-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
-- Date        : Sun Aug 27 21:49:40 2023
-- Host        : Kamal-PC running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Xilinx/workspace/sobel3weightedadd/sobel3weightedadd.gen/sources_1/bd/sobel_design/ip/sobel_design_sobel_accel_0_0/sobel_design_sobel_accel_0_0_sim_netlist.vhdl
-- Design      : sobel_design_sobel_accel_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_Block_entry2_proc is
  port (
    ap_sync_channel_write_p_dstgx_rows_channel : out STD_LOGIC;
    ap_done_reg_reg_rep_0 : out STD_LOGIC;
    ap_sync_reg_channel_write_p_dstgx_rows_channel : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_done_reg : out STD_LOGIC;
    ap_sync_channel_write_p_dstgx_cols_channel : out STD_LOGIC;
    push_0 : out STD_LOGIC;
    ap_sync_ready : out STD_LOGIC;
    ap_sync_Block_entry2_proc_U0_ap_ready : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    if_din : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_rep_1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_done_reg_reg_rep_2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_return_7_preg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_sync_reg_channel_write_p_dstgx_rows_channel_reg : in STD_LOGIC;
    Block_entry2_proc_U0_ap_start : in STD_LOGIC;
    p_dstgx_rows_channel_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    dst_1_cols_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_dst_1_cols_channel : in STD_LOGIC;
    ap_done_reg_reg_rep_3 : in STD_LOGIC;
    \ap_return_0_preg_reg[0]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_p_dstgx_cols_channel : in STD_LOGIC;
    p_dstgx_cols_channel_full_n : in STD_LOGIC;
    p_dst_cols_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_p_dst_cols_channel : in STD_LOGIC;
    ap_done_reg_reg_rep_4 : in STD_LOGIC;
    ap_sync_reg_entry_proc_U0_ap_ready_reg : in STD_LOGIC;
    shift_c_full_n : in STD_LOGIC;
    alpha_c_full_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_Block_entry2_proc_U0_ap_ready : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_return_5_preg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_Block_entry2_proc : entity is "sobel_accel_Block_entry2_proc";
end sobel_design_sobel_accel_0_0_sobel_accel_Block_entry2_proc;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_Block_entry2_proc is
  signal Block_entry2_proc_U0_ap_done : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ap_done_reg\ : STD_LOGIC;
  signal ap_done_reg_i_1_n_9 : STD_LOGIC;
  signal ap_done_reg_i_2_n_9 : STD_LOGIC;
  signal ap_done_reg_i_3_n_9 : STD_LOGIC;
  signal \^ap_done_reg_reg_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_done_reg_reg_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_done_reg_reg_rep_0\ : STD_LOGIC;
  signal \^ap_done_reg_reg_rep_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ap_done_reg_reg_rep_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ap_done_reg_rep_i_1_n_9 : STD_LOGIC;
  signal ap_return_0_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_1_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_2_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_3_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_4_preg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ap_return_5_preg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ap_return_6_preg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ap_return_7_preg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ap_return_7_preg_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal \^ap_sync_block_entry2_proc_u0_ap_ready\ : STD_LOGIC;
  signal \^if_din\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^in\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of ap_done_reg_i_4 : label is "soft_lutpair0";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of ap_done_reg_reg : label is "ap_done_reg_reg";
  attribute ORIG_CELL_NAME of ap_done_reg_reg_rep : label is "ap_done_reg_reg";
  attribute SOFT_HLUTNM of \ap_return_0_preg[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ap_return_0_preg[10]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ap_return_0_preg[11]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ap_return_0_preg[12]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ap_return_0_preg[13]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ap_return_0_preg[14]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ap_return_0_preg[15]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ap_return_0_preg[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \ap_return_0_preg[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \ap_return_0_preg[3]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ap_return_0_preg[4]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \ap_return_0_preg[5]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \ap_return_0_preg[6]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \ap_return_0_preg[7]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ap_return_0_preg[8]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \ap_return_0_preg[9]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \ap_return_1_preg[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ap_return_1_preg[10]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ap_return_1_preg[11]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ap_return_1_preg[12]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ap_return_1_preg[13]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ap_return_1_preg[14]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ap_return_1_preg[15]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \ap_return_1_preg[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ap_return_1_preg[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ap_return_1_preg[3]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ap_return_1_preg[4]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ap_return_1_preg[5]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ap_return_1_preg[6]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ap_return_1_preg[7]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ap_return_1_preg[8]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ap_return_1_preg[9]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ap_return_2_preg[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ap_return_2_preg[10]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ap_return_2_preg[11]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ap_return_2_preg[12]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ap_return_2_preg[13]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ap_return_2_preg[14]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ap_return_2_preg[15]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ap_return_2_preg[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \ap_return_2_preg[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \ap_return_2_preg[3]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ap_return_2_preg[4]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \ap_return_2_preg[5]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \ap_return_2_preg[6]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \ap_return_2_preg[7]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ap_return_2_preg[8]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \ap_return_2_preg[9]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \ap_return_3_preg[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ap_return_3_preg[10]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ap_return_3_preg[11]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ap_return_3_preg[12]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ap_return_3_preg[13]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ap_return_3_preg[14]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ap_return_3_preg[15]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \ap_return_3_preg[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ap_return_3_preg[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ap_return_3_preg[3]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ap_return_3_preg[4]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ap_return_3_preg[5]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ap_return_3_preg[6]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ap_return_3_preg[7]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ap_return_3_preg[8]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ap_return_3_preg[9]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ap_return_4_preg[0]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \ap_return_4_preg[10]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ap_return_4_preg[11]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ap_return_4_preg[12]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ap_return_4_preg[13]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ap_return_4_preg[14]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \ap_return_4_preg[15]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ap_return_4_preg[16]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \ap_return_4_preg[17]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ap_return_4_preg[18]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \ap_return_4_preg[19]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ap_return_4_preg[1]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ap_return_4_preg[20]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \ap_return_4_preg[21]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \ap_return_4_preg[22]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \ap_return_4_preg[23]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ap_return_4_preg[24]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ap_return_4_preg[25]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ap_return_4_preg[26]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \ap_return_4_preg[27]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \ap_return_4_preg[28]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ap_return_4_preg[29]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ap_return_4_preg[2]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ap_return_4_preg[30]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ap_return_4_preg[31]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ap_return_4_preg[3]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \ap_return_4_preg[4]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ap_return_4_preg[5]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ap_return_4_preg[6]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \ap_return_4_preg[7]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \ap_return_4_preg[8]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ap_return_4_preg[9]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ap_return_5_preg[0]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \ap_return_5_preg[10]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \ap_return_5_preg[11]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \ap_return_5_preg[12]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \ap_return_5_preg[13]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \ap_return_5_preg[14]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \ap_return_5_preg[15]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \ap_return_5_preg[16]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \ap_return_5_preg[17]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \ap_return_5_preg[18]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \ap_return_5_preg[19]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \ap_return_5_preg[1]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ap_return_5_preg[20]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \ap_return_5_preg[21]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \ap_return_5_preg[22]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \ap_return_5_preg[23]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \ap_return_5_preg[24]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \ap_return_5_preg[25]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ap_return_5_preg[26]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \ap_return_5_preg[27]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \ap_return_5_preg[28]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \ap_return_5_preg[29]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \ap_return_5_preg[2]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ap_return_5_preg[30]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \ap_return_5_preg[31]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \ap_return_5_preg[3]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \ap_return_5_preg[4]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \ap_return_5_preg[5]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ap_return_5_preg[6]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ap_return_5_preg[7]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \ap_return_5_preg[8]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \ap_return_5_preg[9]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \ap_return_6_preg[0]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \ap_return_6_preg[10]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ap_return_6_preg[11]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ap_return_6_preg[12]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ap_return_6_preg[13]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ap_return_6_preg[14]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \ap_return_6_preg[15]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ap_return_6_preg[16]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \ap_return_6_preg[17]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ap_return_6_preg[18]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \ap_return_6_preg[19]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ap_return_6_preg[1]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ap_return_6_preg[20]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \ap_return_6_preg[21]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \ap_return_6_preg[22]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \ap_return_6_preg[23]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ap_return_6_preg[24]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ap_return_6_preg[25]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ap_return_6_preg[26]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \ap_return_6_preg[27]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \ap_return_6_preg[28]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ap_return_6_preg[29]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ap_return_6_preg[2]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ap_return_6_preg[30]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ap_return_6_preg[31]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ap_return_6_preg[3]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \ap_return_6_preg[4]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ap_return_6_preg[5]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ap_return_6_preg[6]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \ap_return_6_preg[7]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \ap_return_6_preg[8]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ap_return_6_preg[9]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ap_return_7_preg[0]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \ap_return_7_preg[10]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \ap_return_7_preg[11]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \ap_return_7_preg[12]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \ap_return_7_preg[13]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \ap_return_7_preg[14]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \ap_return_7_preg[15]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \ap_return_7_preg[16]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \ap_return_7_preg[17]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \ap_return_7_preg[18]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \ap_return_7_preg[19]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \ap_return_7_preg[1]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ap_return_7_preg[20]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \ap_return_7_preg[21]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \ap_return_7_preg[22]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \ap_return_7_preg[23]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \ap_return_7_preg[24]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \ap_return_7_preg[25]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ap_return_7_preg[26]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \ap_return_7_preg[27]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \ap_return_7_preg[28]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \ap_return_7_preg[29]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \ap_return_7_preg[2]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ap_return_7_preg[30]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \ap_return_7_preg[31]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \ap_return_7_preg[3]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \ap_return_7_preg[4]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \ap_return_7_preg[5]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ap_return_7_preg[6]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ap_return_7_preg[7]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \ap_return_7_preg[8]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \ap_return_7_preg[9]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of ap_sync_reg_Block_entry2_proc_U0_ap_ready_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_p_dstgx_cols_channel_i_1 : label is "soft_lutpair0";
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  ap_done_reg <= \^ap_done_reg\;
  ap_done_reg_reg_0(15 downto 0) <= \^ap_done_reg_reg_0\(15 downto 0);
  ap_done_reg_reg_1(15 downto 0) <= \^ap_done_reg_reg_1\(15 downto 0);
  ap_done_reg_reg_rep_0 <= \^ap_done_reg_reg_rep_0\;
  ap_done_reg_reg_rep_1(31 downto 0) <= \^ap_done_reg_reg_rep_1\(31 downto 0);
  ap_done_reg_reg_rep_2(31 downto 0) <= \^ap_done_reg_reg_rep_2\(31 downto 0);
  \ap_return_7_preg_reg[31]_0\(31 downto 0) <= \^ap_return_7_preg_reg[31]_0\(31 downto 0);
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  ap_sync_Block_entry2_proc_U0_ap_ready <= \^ap_sync_block_entry2_proc_u0_ap_ready\;
  if_din(15 downto 0) <= \^if_din\(15 downto 0);
  \in\(15 downto 0) <= \^in\(15 downto 0);
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\SRL_SIG_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_p_dstgx_rows_channel_reg,
      I1 => \^ap_done_reg\,
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => p_dstgx_rows_channel_full_n,
      O => push
    );
\SRL_SIG_reg[3][0]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_p_dstgx_cols_channel,
      I1 => \^ap_done_reg\,
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => p_dstgx_cols_channel_full_n,
      O => push_0
    );
ap_done_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A800"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ap_done_reg\,
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_done_reg_i_2_n_9,
      I4 => ap_done_reg_i_3_n_9,
      O => ap_done_reg_i_1_n_9
    );
ap_done_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF070757FF"
    )
        port map (
      I0 => Block_entry2_proc_U0_ap_done,
      I1 => p_dst_cols_channel_full_n,
      I2 => ap_sync_reg_channel_write_p_dst_cols_channel,
      I3 => p_dstgx_cols_channel_full_n,
      I4 => ap_sync_reg_channel_write_p_dstgx_cols_channel,
      I5 => ap_done_reg_reg_rep_4,
      O => ap_done_reg_i_2_n_9
    );
ap_done_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF070757FF"
    )
        port map (
      I0 => Block_entry2_proc_U0_ap_done,
      I1 => dst_1_cols_channel_full_n,
      I2 => ap_sync_reg_channel_write_dst_1_cols_channel,
      I3 => p_dstgx_rows_channel_full_n,
      I4 => ap_sync_reg_channel_write_p_dstgx_rows_channel_reg,
      I5 => ap_done_reg_reg_rep_3,
      O => ap_done_reg_i_3_n_9
    );
ap_done_reg_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Block_entry2_proc_U0_ap_start,
      O => Block_entry2_proc_U0_ap_done
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_i_1_n_9,
      Q => \^ap_done_reg\,
      R => '0'
    );
ap_done_reg_reg_rep: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_rep_i_1_n_9,
      Q => \^ap_done_reg_reg_rep_0\,
      R => '0'
    );
ap_done_reg_rep_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A800"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ap_done_reg\,
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_done_reg_i_2_n_9,
      I4 => ap_done_reg_i_3_n_9,
      O => ap_done_reg_rep_i_1_n_9
    );
\ap_return_0_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(0),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_0_preg(0),
      O => \^in\(0)
    );
\ap_return_0_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(10),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_0_preg(10),
      O => \^in\(10)
    );
\ap_return_0_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(11),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_0_preg(11),
      O => \^in\(11)
    );
\ap_return_0_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(12),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_0_preg(12),
      O => \^in\(12)
    );
\ap_return_0_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(13),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_0_preg(13),
      O => \^in\(13)
    );
\ap_return_0_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(14),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_0_preg(14),
      O => \^in\(14)
    );
\ap_return_0_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(15),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_0_preg(15),
      O => \^in\(15)
    );
\ap_return_0_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(1),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_0_preg(1),
      O => \^in\(1)
    );
\ap_return_0_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(2),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_0_preg(2),
      O => \^in\(2)
    );
\ap_return_0_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(3),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_0_preg(3),
      O => \^in\(3)
    );
\ap_return_0_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(4),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_0_preg(4),
      O => \^in\(4)
    );
\ap_return_0_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(5),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_0_preg(5),
      O => \^in\(5)
    );
\ap_return_0_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(6),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_0_preg(6),
      O => \^in\(6)
    );
\ap_return_0_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(7),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_0_preg(7),
      O => \^in\(7)
    );
\ap_return_0_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(8),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_0_preg(8),
      O => \^in\(8)
    );
\ap_return_0_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(9),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_0_preg(9),
      O => \^in\(9)
    );
\ap_return_0_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(0),
      Q => ap_return_0_preg(0),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(10),
      Q => ap_return_0_preg(10),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(11),
      Q => ap_return_0_preg(11),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(12),
      Q => ap_return_0_preg(12),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(13),
      Q => ap_return_0_preg(13),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(14),
      Q => ap_return_0_preg(14),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(15),
      Q => ap_return_0_preg(15),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(1),
      Q => ap_return_0_preg(1),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(2),
      Q => ap_return_0_preg(2),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(3),
      Q => ap_return_0_preg(3),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(4),
      Q => ap_return_0_preg(4),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(5),
      Q => ap_return_0_preg(5),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(6),
      Q => ap_return_0_preg(6),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(7),
      Q => ap_return_0_preg(7),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(8),
      Q => ap_return_0_preg(8),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(9),
      Q => ap_return_0_preg(9),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[31]_0\(0),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_1_preg(0),
      O => \^ap_done_reg_reg_0\(0)
    );
\ap_return_1_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[31]_0\(10),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_1_preg(10),
      O => \^ap_done_reg_reg_0\(10)
    );
\ap_return_1_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[31]_0\(11),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_1_preg(11),
      O => \^ap_done_reg_reg_0\(11)
    );
\ap_return_1_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[31]_0\(12),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_1_preg(12),
      O => \^ap_done_reg_reg_0\(12)
    );
\ap_return_1_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[31]_0\(13),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_1_preg(13),
      O => \^ap_done_reg_reg_0\(13)
    );
\ap_return_1_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[31]_0\(14),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_1_preg(14),
      O => \^ap_done_reg_reg_0\(14)
    );
\ap_return_1_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[31]_0\(15),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_1_preg(15),
      O => \^ap_done_reg_reg_0\(15)
    );
\ap_return_1_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[31]_0\(1),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_1_preg(1),
      O => \^ap_done_reg_reg_0\(1)
    );
\ap_return_1_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[31]_0\(2),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_1_preg(2),
      O => \^ap_done_reg_reg_0\(2)
    );
\ap_return_1_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[31]_0\(3),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_1_preg(3),
      O => \^ap_done_reg_reg_0\(3)
    );
\ap_return_1_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[31]_0\(4),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_1_preg(4),
      O => \^ap_done_reg_reg_0\(4)
    );
\ap_return_1_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[31]_0\(5),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_1_preg(5),
      O => \^ap_done_reg_reg_0\(5)
    );
\ap_return_1_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[31]_0\(6),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_1_preg(6),
      O => \^ap_done_reg_reg_0\(6)
    );
\ap_return_1_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[31]_0\(7),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_1_preg(7),
      O => \^ap_done_reg_reg_0\(7)
    );
\ap_return_1_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[31]_0\(8),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_1_preg(8),
      O => \^ap_done_reg_reg_0\(8)
    );
\ap_return_1_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[31]_0\(9),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_1_preg(9),
      O => \^ap_done_reg_reg_0\(9)
    );
\ap_return_1_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(0),
      Q => ap_return_1_preg(0),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(10),
      Q => ap_return_1_preg(10),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(11),
      Q => ap_return_1_preg(11),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(12),
      Q => ap_return_1_preg(12),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(13),
      Q => ap_return_1_preg(13),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(14),
      Q => ap_return_1_preg(14),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(15),
      Q => ap_return_1_preg(15),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(1),
      Q => ap_return_1_preg(1),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(2),
      Q => ap_return_1_preg(2),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(3),
      Q => ap_return_1_preg(3),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(4),
      Q => ap_return_1_preg(4),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(5),
      Q => ap_return_1_preg(5),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(6),
      Q => ap_return_1_preg(6),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(7),
      Q => ap_return_1_preg(7),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(8),
      Q => ap_return_1_preg(8),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(9),
      Q => ap_return_1_preg(9),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(0),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_2_preg(0),
      O => \^if_din\(0)
    );
\ap_return_2_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(10),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_2_preg(10),
      O => \^if_din\(10)
    );
\ap_return_2_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(11),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_2_preg(11),
      O => \^if_din\(11)
    );
\ap_return_2_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(12),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_2_preg(12),
      O => \^if_din\(12)
    );
\ap_return_2_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(13),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_2_preg(13),
      O => \^if_din\(13)
    );
\ap_return_2_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(14),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_2_preg(14),
      O => \^if_din\(14)
    );
\ap_return_2_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(15),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_2_preg(15),
      O => \^if_din\(15)
    );
\ap_return_2_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(1),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_2_preg(1),
      O => \^if_din\(1)
    );
\ap_return_2_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(2),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_2_preg(2),
      O => \^if_din\(2)
    );
\ap_return_2_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(3),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_2_preg(3),
      O => \^if_din\(3)
    );
\ap_return_2_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(4),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_2_preg(4),
      O => \^if_din\(4)
    );
\ap_return_2_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(5),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_2_preg(5),
      O => \^if_din\(5)
    );
\ap_return_2_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(6),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_2_preg(6),
      O => \^if_din\(6)
    );
\ap_return_2_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(7),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_2_preg(7),
      O => \^if_din\(7)
    );
\ap_return_2_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(8),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_2_preg(8),
      O => \^if_din\(8)
    );
\ap_return_2_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(9),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_2_preg(9),
      O => \^if_din\(9)
    );
\ap_return_2_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(0),
      Q => ap_return_2_preg(0),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(10),
      Q => ap_return_2_preg(10),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(11),
      Q => ap_return_2_preg(11),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(12),
      Q => ap_return_2_preg(12),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(13),
      Q => ap_return_2_preg(13),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(14),
      Q => ap_return_2_preg(14),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(15),
      Q => ap_return_2_preg(15),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(1),
      Q => ap_return_2_preg(1),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(2),
      Q => ap_return_2_preg(2),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(3),
      Q => ap_return_2_preg(3),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(4),
      Q => ap_return_2_preg(4),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(5),
      Q => ap_return_2_preg(5),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(6),
      Q => ap_return_2_preg(6),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(7),
      Q => ap_return_2_preg(7),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(8),
      Q => ap_return_2_preg(8),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^if_din\(9),
      Q => ap_return_2_preg(9),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[31]_0\(0),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_3_preg(0),
      O => \^ap_done_reg_reg_1\(0)
    );
\ap_return_3_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[31]_0\(10),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_3_preg(10),
      O => \^ap_done_reg_reg_1\(10)
    );
\ap_return_3_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[31]_0\(11),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_3_preg(11),
      O => \^ap_done_reg_reg_1\(11)
    );
\ap_return_3_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[31]_0\(12),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_3_preg(12),
      O => \^ap_done_reg_reg_1\(12)
    );
\ap_return_3_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[31]_0\(13),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_3_preg(13),
      O => \^ap_done_reg_reg_1\(13)
    );
\ap_return_3_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[31]_0\(14),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_3_preg(14),
      O => \^ap_done_reg_reg_1\(14)
    );
\ap_return_3_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[31]_0\(15),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_3_preg(15),
      O => \^ap_done_reg_reg_1\(15)
    );
\ap_return_3_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[31]_0\(1),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_3_preg(1),
      O => \^ap_done_reg_reg_1\(1)
    );
\ap_return_3_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[31]_0\(2),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_3_preg(2),
      O => \^ap_done_reg_reg_1\(2)
    );
\ap_return_3_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[31]_0\(3),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_3_preg(3),
      O => \^ap_done_reg_reg_1\(3)
    );
\ap_return_3_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[31]_0\(4),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_3_preg(4),
      O => \^ap_done_reg_reg_1\(4)
    );
\ap_return_3_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[31]_0\(5),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_3_preg(5),
      O => \^ap_done_reg_reg_1\(5)
    );
\ap_return_3_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[31]_0\(6),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_3_preg(6),
      O => \^ap_done_reg_reg_1\(6)
    );
\ap_return_3_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[31]_0\(7),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_3_preg(7),
      O => \^ap_done_reg_reg_1\(7)
    );
\ap_return_3_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[31]_0\(8),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_3_preg(8),
      O => \^ap_done_reg_reg_1\(8)
    );
\ap_return_3_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[31]_0\(9),
      I2 => \ap_return_0_preg_reg[0]_0\,
      I3 => ap_return_3_preg(9),
      O => \^ap_done_reg_reg_1\(9)
    );
\ap_return_3_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(0),
      Q => ap_return_3_preg(0),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(10),
      Q => ap_return_3_preg(10),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(11),
      Q => ap_return_3_preg(11),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(12),
      Q => ap_return_3_preg(12),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(13),
      Q => ap_return_3_preg(13),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(14),
      Q => ap_return_3_preg(14),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(15),
      Q => ap_return_3_preg(15),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(1),
      Q => ap_return_3_preg(1),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(2),
      Q => ap_return_3_preg(2),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(3),
      Q => ap_return_3_preg(3),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(4),
      Q => ap_return_3_preg(4),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(5),
      Q => ap_return_3_preg(5),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(6),
      Q => ap_return_3_preg(6),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(7),
      Q => ap_return_3_preg(7),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(8),
      Q => ap_return_3_preg(8),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(9),
      Q => ap_return_3_preg(9),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(0),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(0),
      O => \^ap_done_reg_reg_rep_1\(0)
    );
\ap_return_4_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(10),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(10),
      O => \^ap_done_reg_reg_rep_1\(10)
    );
\ap_return_4_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(11),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(11),
      O => \^ap_done_reg_reg_rep_1\(11)
    );
\ap_return_4_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(12),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(12),
      O => \^ap_done_reg_reg_rep_1\(12)
    );
\ap_return_4_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(13),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(13),
      O => \^ap_done_reg_reg_rep_1\(13)
    );
\ap_return_4_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(14),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(14),
      O => \^ap_done_reg_reg_rep_1\(14)
    );
\ap_return_4_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(15),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(15),
      O => \^ap_done_reg_reg_rep_1\(15)
    );
\ap_return_4_preg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(16),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(16),
      O => \^ap_done_reg_reg_rep_1\(16)
    );
\ap_return_4_preg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(17),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(17),
      O => \^ap_done_reg_reg_rep_1\(17)
    );
\ap_return_4_preg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(18),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(18),
      O => \^ap_done_reg_reg_rep_1\(18)
    );
\ap_return_4_preg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(19),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(19),
      O => \^ap_done_reg_reg_rep_1\(19)
    );
\ap_return_4_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(1),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(1),
      O => \^ap_done_reg_reg_rep_1\(1)
    );
\ap_return_4_preg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(20),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(20),
      O => \^ap_done_reg_reg_rep_1\(20)
    );
\ap_return_4_preg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(21),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(21),
      O => \^ap_done_reg_reg_rep_1\(21)
    );
\ap_return_4_preg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(22),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(22),
      O => \^ap_done_reg_reg_rep_1\(22)
    );
\ap_return_4_preg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(23),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(23),
      O => \^ap_done_reg_reg_rep_1\(23)
    );
\ap_return_4_preg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(24),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(24),
      O => \^ap_done_reg_reg_rep_1\(24)
    );
\ap_return_4_preg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(25),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(25),
      O => \^ap_done_reg_reg_rep_1\(25)
    );
\ap_return_4_preg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(26),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(26),
      O => \^ap_done_reg_reg_rep_1\(26)
    );
\ap_return_4_preg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(27),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(27),
      O => \^ap_done_reg_reg_rep_1\(27)
    );
\ap_return_4_preg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(28),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(28),
      O => \^ap_done_reg_reg_rep_1\(28)
    );
\ap_return_4_preg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(29),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(29),
      O => \^ap_done_reg_reg_rep_1\(29)
    );
\ap_return_4_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(2),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(2),
      O => \^ap_done_reg_reg_rep_1\(2)
    );
\ap_return_4_preg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(30),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(30),
      O => \^ap_done_reg_reg_rep_1\(30)
    );
\ap_return_4_preg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(31),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(31),
      O => \^ap_done_reg_reg_rep_1\(31)
    );
\ap_return_4_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(3),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(3),
      O => \^ap_done_reg_reg_rep_1\(3)
    );
\ap_return_4_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(4),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(4),
      O => \^ap_done_reg_reg_rep_1\(4)
    );
\ap_return_4_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(5),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(5),
      O => \^ap_done_reg_reg_rep_1\(5)
    );
\ap_return_4_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(6),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(6),
      O => \^ap_done_reg_reg_rep_1\(6)
    );
\ap_return_4_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(7),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(7),
      O => \^ap_done_reg_reg_rep_1\(7)
    );
\ap_return_4_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(8),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(8),
      O => \^ap_done_reg_reg_rep_1\(8)
    );
\ap_return_4_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(9),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_4_preg(9),
      O => \^ap_done_reg_reg_rep_1\(9)
    );
\ap_return_4_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_1\(0),
      Q => ap_return_4_preg(0),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_1\(10),
      Q => ap_return_4_preg(10),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_1\(11),
      Q => ap_return_4_preg(11),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_1\(12),
      Q => ap_return_4_preg(12),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_1\(13),
      Q => ap_return_4_preg(13),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_1\(14),
      Q => ap_return_4_preg(14),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_1\(15),
      Q => ap_return_4_preg(15),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_1\(16),
      Q => ap_return_4_preg(16),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_1\(17),
      Q => ap_return_4_preg(17),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_1\(18),
      Q => ap_return_4_preg(18),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_1\(19),
      Q => ap_return_4_preg(19),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_1\(1),
      Q => ap_return_4_preg(1),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_1\(20),
      Q => ap_return_4_preg(20),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_1\(21),
      Q => ap_return_4_preg(21),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_1\(22),
      Q => ap_return_4_preg(22),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_1\(23),
      Q => ap_return_4_preg(23),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_1\(24),
      Q => ap_return_4_preg(24),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_1\(25),
      Q => ap_return_4_preg(25),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_1\(26),
      Q => ap_return_4_preg(26),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_1\(27),
      Q => ap_return_4_preg(27),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_1\(28),
      Q => ap_return_4_preg(28),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_1\(29),
      Q => ap_return_4_preg(29),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_1\(2),
      Q => ap_return_4_preg(2),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_1\(30),
      Q => ap_return_4_preg(30),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_1\(31),
      Q => ap_return_4_preg(31),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_1\(3),
      Q => ap_return_4_preg(3),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_1\(4),
      Q => ap_return_4_preg(4),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_1\(5),
      Q => ap_return_4_preg(5),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_1\(6),
      Q => ap_return_4_preg(6),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_1\(7),
      Q => ap_return_4_preg(7),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_1\(8),
      Q => ap_return_4_preg(8),
      R => \^ap_rst_n_inv\
    );
\ap_return_4_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_1\(9),
      Q => ap_return_4_preg(9),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => \ap_return_5_preg_reg[31]_0\(0),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_5_preg(0),
      O => \^ap_done_reg_reg_rep_2\(0)
    );
\ap_return_5_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => \ap_return_5_preg_reg[31]_0\(10),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_5_preg(10),
      O => \^ap_done_reg_reg_rep_2\(10)
    );
\ap_return_5_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => \ap_return_5_preg_reg[31]_0\(11),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_5_preg(11),
      O => \^ap_done_reg_reg_rep_2\(11)
    );
\ap_return_5_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => \ap_return_5_preg_reg[31]_0\(12),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_5_preg(12),
      O => \^ap_done_reg_reg_rep_2\(12)
    );
\ap_return_5_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => \ap_return_5_preg_reg[31]_0\(13),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_5_preg(13),
      O => \^ap_done_reg_reg_rep_2\(13)
    );
\ap_return_5_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => \ap_return_5_preg_reg[31]_0\(14),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_5_preg(14),
      O => \^ap_done_reg_reg_rep_2\(14)
    );
\ap_return_5_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => \ap_return_5_preg_reg[31]_0\(15),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_5_preg(15),
      O => \^ap_done_reg_reg_rep_2\(15)
    );
\ap_return_5_preg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => \ap_return_5_preg_reg[31]_0\(16),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_5_preg(16),
      O => \^ap_done_reg_reg_rep_2\(16)
    );
\ap_return_5_preg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => \ap_return_5_preg_reg[31]_0\(17),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_5_preg(17),
      O => \^ap_done_reg_reg_rep_2\(17)
    );
\ap_return_5_preg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => \ap_return_5_preg_reg[31]_0\(18),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_5_preg(18),
      O => \^ap_done_reg_reg_rep_2\(18)
    );
\ap_return_5_preg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => \ap_return_5_preg_reg[31]_0\(19),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_5_preg(19),
      O => \^ap_done_reg_reg_rep_2\(19)
    );
\ap_return_5_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => \ap_return_5_preg_reg[31]_0\(1),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_5_preg(1),
      O => \^ap_done_reg_reg_rep_2\(1)
    );
\ap_return_5_preg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => \ap_return_5_preg_reg[31]_0\(20),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_5_preg(20),
      O => \^ap_done_reg_reg_rep_2\(20)
    );
\ap_return_5_preg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => \ap_return_5_preg_reg[31]_0\(21),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_5_preg(21),
      O => \^ap_done_reg_reg_rep_2\(21)
    );
\ap_return_5_preg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => \ap_return_5_preg_reg[31]_0\(22),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_5_preg(22),
      O => \^ap_done_reg_reg_rep_2\(22)
    );
\ap_return_5_preg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => \ap_return_5_preg_reg[31]_0\(23),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_5_preg(23),
      O => \^ap_done_reg_reg_rep_2\(23)
    );
\ap_return_5_preg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => \ap_return_5_preg_reg[31]_0\(24),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_5_preg(24),
      O => \^ap_done_reg_reg_rep_2\(24)
    );
\ap_return_5_preg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => \ap_return_5_preg_reg[31]_0\(25),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_5_preg(25),
      O => \^ap_done_reg_reg_rep_2\(25)
    );
\ap_return_5_preg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => \ap_return_5_preg_reg[31]_0\(26),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_5_preg(26),
      O => \^ap_done_reg_reg_rep_2\(26)
    );
\ap_return_5_preg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => \ap_return_5_preg_reg[31]_0\(27),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_5_preg(27),
      O => \^ap_done_reg_reg_rep_2\(27)
    );
\ap_return_5_preg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => \ap_return_5_preg_reg[31]_0\(28),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_5_preg(28),
      O => \^ap_done_reg_reg_rep_2\(28)
    );
\ap_return_5_preg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => \ap_return_5_preg_reg[31]_0\(29),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_5_preg(29),
      O => \^ap_done_reg_reg_rep_2\(29)
    );
\ap_return_5_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => \ap_return_5_preg_reg[31]_0\(2),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_5_preg(2),
      O => \^ap_done_reg_reg_rep_2\(2)
    );
\ap_return_5_preg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => \ap_return_5_preg_reg[31]_0\(30),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_5_preg(30),
      O => \^ap_done_reg_reg_rep_2\(30)
    );
\ap_return_5_preg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => \ap_return_5_preg_reg[31]_0\(31),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_5_preg(31),
      O => \^ap_done_reg_reg_rep_2\(31)
    );
\ap_return_5_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => \ap_return_5_preg_reg[31]_0\(3),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_5_preg(3),
      O => \^ap_done_reg_reg_rep_2\(3)
    );
\ap_return_5_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => \ap_return_5_preg_reg[31]_0\(4),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_5_preg(4),
      O => \^ap_done_reg_reg_rep_2\(4)
    );
\ap_return_5_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => \ap_return_5_preg_reg[31]_0\(5),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_5_preg(5),
      O => \^ap_done_reg_reg_rep_2\(5)
    );
\ap_return_5_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => \ap_return_5_preg_reg[31]_0\(6),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_5_preg(6),
      O => \^ap_done_reg_reg_rep_2\(6)
    );
\ap_return_5_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => \ap_return_5_preg_reg[31]_0\(7),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_5_preg(7),
      O => \^ap_done_reg_reg_rep_2\(7)
    );
\ap_return_5_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => \ap_return_5_preg_reg[31]_0\(8),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_5_preg(8),
      O => \^ap_done_reg_reg_rep_2\(8)
    );
\ap_return_5_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => \ap_return_5_preg_reg[31]_0\(9),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_5_preg(9),
      O => \^ap_done_reg_reg_rep_2\(9)
    );
\ap_return_5_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_2\(0),
      Q => ap_return_5_preg(0),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_2\(10),
      Q => ap_return_5_preg(10),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_2\(11),
      Q => ap_return_5_preg(11),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_2\(12),
      Q => ap_return_5_preg(12),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_2\(13),
      Q => ap_return_5_preg(13),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_2\(14),
      Q => ap_return_5_preg(14),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_2\(15),
      Q => ap_return_5_preg(15),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_2\(16),
      Q => ap_return_5_preg(16),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_2\(17),
      Q => ap_return_5_preg(17),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_2\(18),
      Q => ap_return_5_preg(18),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_2\(19),
      Q => ap_return_5_preg(19),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_2\(1),
      Q => ap_return_5_preg(1),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_2\(20),
      Q => ap_return_5_preg(20),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_2\(21),
      Q => ap_return_5_preg(21),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_2\(22),
      Q => ap_return_5_preg(22),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_2\(23),
      Q => ap_return_5_preg(23),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_2\(24),
      Q => ap_return_5_preg(24),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_2\(25),
      Q => ap_return_5_preg(25),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_2\(26),
      Q => ap_return_5_preg(26),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_2\(27),
      Q => ap_return_5_preg(27),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_2\(28),
      Q => ap_return_5_preg(28),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_2\(29),
      Q => ap_return_5_preg(29),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_2\(2),
      Q => ap_return_5_preg(2),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_2\(30),
      Q => ap_return_5_preg(30),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_2\(31),
      Q => ap_return_5_preg(31),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_2\(3),
      Q => ap_return_5_preg(3),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_2\(4),
      Q => ap_return_5_preg(4),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_2\(5),
      Q => ap_return_5_preg(5),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_2\(6),
      Q => ap_return_5_preg(6),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_2\(7),
      Q => ap_return_5_preg(7),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_2\(8),
      Q => ap_return_5_preg(8),
      R => \^ap_rst_n_inv\
    );
\ap_return_5_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_rep_2\(9),
      Q => ap_return_5_preg(9),
      R => \^ap_rst_n_inv\
    );
\ap_return_6_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(0),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_6_preg(0),
      O => \^d\(0)
    );
\ap_return_6_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(10),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_6_preg(10),
      O => \^d\(10)
    );
\ap_return_6_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(11),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_6_preg(11),
      O => \^d\(11)
    );
\ap_return_6_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(12),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_6_preg(12),
      O => \^d\(12)
    );
\ap_return_6_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(13),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_6_preg(13),
      O => \^d\(13)
    );
\ap_return_6_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(14),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_6_preg(14),
      O => \^d\(14)
    );
\ap_return_6_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(15),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_6_preg(15),
      O => \^d\(15)
    );
\ap_return_6_preg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(16),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_6_preg(16),
      O => \^d\(16)
    );
\ap_return_6_preg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(17),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_6_preg(17),
      O => \^d\(17)
    );
\ap_return_6_preg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(18),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_6_preg(18),
      O => \^d\(18)
    );
\ap_return_6_preg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(19),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_6_preg(19),
      O => \^d\(19)
    );
\ap_return_6_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(1),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_6_preg(1),
      O => \^d\(1)
    );
\ap_return_6_preg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(20),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_6_preg(20),
      O => \^d\(20)
    );
\ap_return_6_preg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(21),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_6_preg(21),
      O => \^d\(21)
    );
\ap_return_6_preg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(22),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_6_preg(22),
      O => \^d\(22)
    );
\ap_return_6_preg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(23),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_6_preg(23),
      O => \^d\(23)
    );
\ap_return_6_preg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(24),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_6_preg(24),
      O => \^d\(24)
    );
\ap_return_6_preg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(25),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_6_preg(25),
      O => \^d\(25)
    );
\ap_return_6_preg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(26),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_6_preg(26),
      O => \^d\(26)
    );
\ap_return_6_preg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(27),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_6_preg(27),
      O => \^d\(27)
    );
\ap_return_6_preg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(28),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_6_preg(28),
      O => \^d\(28)
    );
\ap_return_6_preg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(29),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_6_preg(29),
      O => \^d\(29)
    );
\ap_return_6_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(2),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_6_preg(2),
      O => \^d\(2)
    );
\ap_return_6_preg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(30),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_6_preg(30),
      O => \^d\(30)
    );
\ap_return_6_preg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(31),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_6_preg(31),
      O => \^d\(31)
    );
\ap_return_6_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(3),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_6_preg(3),
      O => \^d\(3)
    );
\ap_return_6_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(4),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_6_preg(4),
      O => \^d\(4)
    );
\ap_return_6_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(5),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_6_preg(5),
      O => \^d\(5)
    );
\ap_return_6_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(6),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_6_preg(6),
      O => \^d\(6)
    );
\ap_return_6_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(7),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_6_preg(7),
      O => \^d\(7)
    );
\ap_return_6_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(8),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_6_preg(8),
      O => \^d\(8)
    );
\ap_return_6_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg_reg_rep_0\,
      I1 => Q(9),
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_return_6_preg(9),
      O => \^d\(9)
    );
\ap_return_6_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(0),
      Q => ap_return_6_preg(0),
      R => \^ap_rst_n_inv\
    );
\ap_return_6_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(10),
      Q => ap_return_6_preg(10),
      R => \^ap_rst_n_inv\
    );
\ap_return_6_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(11),
      Q => ap_return_6_preg(11),
      R => \^ap_rst_n_inv\
    );
\ap_return_6_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(12),
      Q => ap_return_6_preg(12),
      R => \^ap_rst_n_inv\
    );
\ap_return_6_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(13),
      Q => ap_return_6_preg(13),
      R => \^ap_rst_n_inv\
    );
\ap_return_6_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(14),
      Q => ap_return_6_preg(14),
      R => \^ap_rst_n_inv\
    );
\ap_return_6_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(15),
      Q => ap_return_6_preg(15),
      R => \^ap_rst_n_inv\
    );
\ap_return_6_preg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(16),
      Q => ap_return_6_preg(16),
      R => \^ap_rst_n_inv\
    );
\ap_return_6_preg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(17),
      Q => ap_return_6_preg(17),
      R => \^ap_rst_n_inv\
    );
\ap_return_6_preg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(18),
      Q => ap_return_6_preg(18),
      R => \^ap_rst_n_inv\
    );
\ap_return_6_preg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(19),
      Q => ap_return_6_preg(19),
      R => \^ap_rst_n_inv\
    );
\ap_return_6_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(1),
      Q => ap_return_6_preg(1),
      R => \^ap_rst_n_inv\
    );
\ap_return_6_preg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(20),
      Q => ap_return_6_preg(20),
      R => \^ap_rst_n_inv\
    );
\ap_return_6_preg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(21),
      Q => ap_return_6_preg(21),
      R => \^ap_rst_n_inv\
    );
\ap_return_6_preg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(22),
      Q => ap_return_6_preg(22),
      R => \^ap_rst_n_inv\
    );
\ap_return_6_preg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(23),
      Q => ap_return_6_preg(23),
      R => \^ap_rst_n_inv\
    );
\ap_return_6_preg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(24),
      Q => ap_return_6_preg(24),
      R => \^ap_rst_n_inv\
    );
\ap_return_6_preg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(25),
      Q => ap_return_6_preg(25),
      R => \^ap_rst_n_inv\
    );
\ap_return_6_preg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(26),
      Q => ap_return_6_preg(26),
      R => \^ap_rst_n_inv\
    );
\ap_return_6_preg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(27),
      Q => ap_return_6_preg(27),
      R => \^ap_rst_n_inv\
    );
\ap_return_6_preg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(28),
      Q => ap_return_6_preg(28),
      R => \^ap_rst_n_inv\
    );
\ap_return_6_preg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(29),
      Q => ap_return_6_preg(29),
      R => \^ap_rst_n_inv\
    );
\ap_return_6_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(2),
      Q => ap_return_6_preg(2),
      R => \^ap_rst_n_inv\
    );
\ap_return_6_preg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(30),
      Q => ap_return_6_preg(30),
      R => \^ap_rst_n_inv\
    );
\ap_return_6_preg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(31),
      Q => ap_return_6_preg(31),
      R => \^ap_rst_n_inv\
    );
\ap_return_6_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(3),
      Q => ap_return_6_preg(3),
      R => \^ap_rst_n_inv\
    );
\ap_return_6_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(4),
      Q => ap_return_6_preg(4),
      R => \^ap_rst_n_inv\
    );
\ap_return_6_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(5),
      Q => ap_return_6_preg(5),
      R => \^ap_rst_n_inv\
    );
\ap_return_6_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(6),
      Q => ap_return_6_preg(6),
      R => \^ap_rst_n_inv\
    );
\ap_return_6_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(7),
      Q => ap_return_6_preg(7),
      R => \^ap_rst_n_inv\
    );
\ap_return_6_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(8),
      Q => ap_return_6_preg(8),
      R => \^ap_rst_n_inv\
    );
\ap_return_6_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(9),
      Q => ap_return_6_preg(9),
      R => \^ap_rst_n_inv\
    );
\ap_return_7_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_7_preg(0),
      I1 => \^ap_done_reg_reg_rep_0\,
      I2 => \ap_return_5_preg_reg[31]_0\(0),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_7_preg_reg[31]_0\(0)
    );
\ap_return_7_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_7_preg(10),
      I1 => \^ap_done_reg_reg_rep_0\,
      I2 => \ap_return_5_preg_reg[31]_0\(10),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_7_preg_reg[31]_0\(10)
    );
\ap_return_7_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_7_preg(11),
      I1 => \^ap_done_reg_reg_rep_0\,
      I2 => \ap_return_5_preg_reg[31]_0\(11),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_7_preg_reg[31]_0\(11)
    );
\ap_return_7_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_7_preg(12),
      I1 => \^ap_done_reg_reg_rep_0\,
      I2 => \ap_return_5_preg_reg[31]_0\(12),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_7_preg_reg[31]_0\(12)
    );
\ap_return_7_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_7_preg(13),
      I1 => \^ap_done_reg_reg_rep_0\,
      I2 => \ap_return_5_preg_reg[31]_0\(13),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_7_preg_reg[31]_0\(13)
    );
\ap_return_7_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_7_preg(14),
      I1 => \^ap_done_reg_reg_rep_0\,
      I2 => \ap_return_5_preg_reg[31]_0\(14),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_7_preg_reg[31]_0\(14)
    );
\ap_return_7_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_7_preg(15),
      I1 => \^ap_done_reg_reg_rep_0\,
      I2 => \ap_return_5_preg_reg[31]_0\(15),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_7_preg_reg[31]_0\(15)
    );
\ap_return_7_preg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_7_preg(16),
      I1 => \^ap_done_reg_reg_rep_0\,
      I2 => \ap_return_5_preg_reg[31]_0\(16),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_7_preg_reg[31]_0\(16)
    );
\ap_return_7_preg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_7_preg(17),
      I1 => \^ap_done_reg_reg_rep_0\,
      I2 => \ap_return_5_preg_reg[31]_0\(17),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_7_preg_reg[31]_0\(17)
    );
\ap_return_7_preg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_7_preg(18),
      I1 => \^ap_done_reg_reg_rep_0\,
      I2 => \ap_return_5_preg_reg[31]_0\(18),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_7_preg_reg[31]_0\(18)
    );
\ap_return_7_preg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_7_preg(19),
      I1 => \^ap_done_reg_reg_rep_0\,
      I2 => \ap_return_5_preg_reg[31]_0\(19),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_7_preg_reg[31]_0\(19)
    );
\ap_return_7_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_7_preg(1),
      I1 => \^ap_done_reg_reg_rep_0\,
      I2 => \ap_return_5_preg_reg[31]_0\(1),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_7_preg_reg[31]_0\(1)
    );
\ap_return_7_preg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_7_preg(20),
      I1 => \^ap_done_reg_reg_rep_0\,
      I2 => \ap_return_5_preg_reg[31]_0\(20),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_7_preg_reg[31]_0\(20)
    );
\ap_return_7_preg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_7_preg(21),
      I1 => \^ap_done_reg_reg_rep_0\,
      I2 => \ap_return_5_preg_reg[31]_0\(21),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_7_preg_reg[31]_0\(21)
    );
\ap_return_7_preg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_7_preg(22),
      I1 => \^ap_done_reg_reg_rep_0\,
      I2 => \ap_return_5_preg_reg[31]_0\(22),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_7_preg_reg[31]_0\(22)
    );
\ap_return_7_preg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_7_preg(23),
      I1 => \^ap_done_reg_reg_rep_0\,
      I2 => \ap_return_5_preg_reg[31]_0\(23),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_7_preg_reg[31]_0\(23)
    );
\ap_return_7_preg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_7_preg(24),
      I1 => \^ap_done_reg_reg_rep_0\,
      I2 => \ap_return_5_preg_reg[31]_0\(24),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_7_preg_reg[31]_0\(24)
    );
\ap_return_7_preg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_7_preg(25),
      I1 => \^ap_done_reg_reg_rep_0\,
      I2 => \ap_return_5_preg_reg[31]_0\(25),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_7_preg_reg[31]_0\(25)
    );
\ap_return_7_preg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_7_preg(26),
      I1 => \^ap_done_reg_reg_rep_0\,
      I2 => \ap_return_5_preg_reg[31]_0\(26),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_7_preg_reg[31]_0\(26)
    );
\ap_return_7_preg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_7_preg(27),
      I1 => \^ap_done_reg_reg_rep_0\,
      I2 => \ap_return_5_preg_reg[31]_0\(27),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_7_preg_reg[31]_0\(27)
    );
\ap_return_7_preg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_7_preg(28),
      I1 => \^ap_done_reg_reg_rep_0\,
      I2 => \ap_return_5_preg_reg[31]_0\(28),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_7_preg_reg[31]_0\(28)
    );
\ap_return_7_preg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_7_preg(29),
      I1 => \^ap_done_reg_reg_rep_0\,
      I2 => \ap_return_5_preg_reg[31]_0\(29),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_7_preg_reg[31]_0\(29)
    );
\ap_return_7_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_7_preg(2),
      I1 => \^ap_done_reg_reg_rep_0\,
      I2 => \ap_return_5_preg_reg[31]_0\(2),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_7_preg_reg[31]_0\(2)
    );
\ap_return_7_preg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_7_preg(30),
      I1 => \^ap_done_reg_reg_rep_0\,
      I2 => \ap_return_5_preg_reg[31]_0\(30),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_7_preg_reg[31]_0\(30)
    );
\ap_return_7_preg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_7_preg(31),
      I1 => \^ap_done_reg_reg_rep_0\,
      I2 => \ap_return_5_preg_reg[31]_0\(31),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_7_preg_reg[31]_0\(31)
    );
\ap_return_7_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_7_preg(3),
      I1 => \^ap_done_reg_reg_rep_0\,
      I2 => \ap_return_5_preg_reg[31]_0\(3),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_7_preg_reg[31]_0\(3)
    );
\ap_return_7_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_7_preg(4),
      I1 => \^ap_done_reg_reg_rep_0\,
      I2 => \ap_return_5_preg_reg[31]_0\(4),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_7_preg_reg[31]_0\(4)
    );
\ap_return_7_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_7_preg(5),
      I1 => \^ap_done_reg_reg_rep_0\,
      I2 => \ap_return_5_preg_reg[31]_0\(5),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_7_preg_reg[31]_0\(5)
    );
\ap_return_7_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_7_preg(6),
      I1 => \^ap_done_reg_reg_rep_0\,
      I2 => \ap_return_5_preg_reg[31]_0\(6),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_7_preg_reg[31]_0\(6)
    );
\ap_return_7_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_7_preg(7),
      I1 => \^ap_done_reg_reg_rep_0\,
      I2 => \ap_return_5_preg_reg[31]_0\(7),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_7_preg_reg[31]_0\(7)
    );
\ap_return_7_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_7_preg(8),
      I1 => \^ap_done_reg_reg_rep_0\,
      I2 => \ap_return_5_preg_reg[31]_0\(8),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_7_preg_reg[31]_0\(8)
    );
\ap_return_7_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_7_preg(9),
      I1 => \^ap_done_reg_reg_rep_0\,
      I2 => \ap_return_5_preg_reg[31]_0\(9),
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^ap_return_7_preg_reg[31]_0\(9)
    );
\ap_return_7_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_7_preg_reg[31]_0\(0),
      Q => ap_return_7_preg(0),
      R => \^ap_rst_n_inv\
    );
\ap_return_7_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_7_preg_reg[31]_0\(10),
      Q => ap_return_7_preg(10),
      R => \^ap_rst_n_inv\
    );
\ap_return_7_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_7_preg_reg[31]_0\(11),
      Q => ap_return_7_preg(11),
      R => \^ap_rst_n_inv\
    );
\ap_return_7_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_7_preg_reg[31]_0\(12),
      Q => ap_return_7_preg(12),
      R => \^ap_rst_n_inv\
    );
\ap_return_7_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_7_preg_reg[31]_0\(13),
      Q => ap_return_7_preg(13),
      R => \^ap_rst_n_inv\
    );
\ap_return_7_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_7_preg_reg[31]_0\(14),
      Q => ap_return_7_preg(14),
      R => \^ap_rst_n_inv\
    );
\ap_return_7_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_7_preg_reg[31]_0\(15),
      Q => ap_return_7_preg(15),
      R => \^ap_rst_n_inv\
    );
\ap_return_7_preg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_7_preg_reg[31]_0\(16),
      Q => ap_return_7_preg(16),
      R => \^ap_rst_n_inv\
    );
\ap_return_7_preg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_7_preg_reg[31]_0\(17),
      Q => ap_return_7_preg(17),
      R => \^ap_rst_n_inv\
    );
\ap_return_7_preg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_7_preg_reg[31]_0\(18),
      Q => ap_return_7_preg(18),
      R => \^ap_rst_n_inv\
    );
\ap_return_7_preg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_7_preg_reg[31]_0\(19),
      Q => ap_return_7_preg(19),
      R => \^ap_rst_n_inv\
    );
\ap_return_7_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_7_preg_reg[31]_0\(1),
      Q => ap_return_7_preg(1),
      R => \^ap_rst_n_inv\
    );
\ap_return_7_preg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_7_preg_reg[31]_0\(20),
      Q => ap_return_7_preg(20),
      R => \^ap_rst_n_inv\
    );
\ap_return_7_preg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_7_preg_reg[31]_0\(21),
      Q => ap_return_7_preg(21),
      R => \^ap_rst_n_inv\
    );
\ap_return_7_preg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_7_preg_reg[31]_0\(22),
      Q => ap_return_7_preg(22),
      R => \^ap_rst_n_inv\
    );
\ap_return_7_preg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_7_preg_reg[31]_0\(23),
      Q => ap_return_7_preg(23),
      R => \^ap_rst_n_inv\
    );
\ap_return_7_preg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_7_preg_reg[31]_0\(24),
      Q => ap_return_7_preg(24),
      R => \^ap_rst_n_inv\
    );
\ap_return_7_preg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_7_preg_reg[31]_0\(25),
      Q => ap_return_7_preg(25),
      R => \^ap_rst_n_inv\
    );
\ap_return_7_preg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_7_preg_reg[31]_0\(26),
      Q => ap_return_7_preg(26),
      R => \^ap_rst_n_inv\
    );
\ap_return_7_preg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_7_preg_reg[31]_0\(27),
      Q => ap_return_7_preg(27),
      R => \^ap_rst_n_inv\
    );
\ap_return_7_preg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_7_preg_reg[31]_0\(28),
      Q => ap_return_7_preg(28),
      R => \^ap_rst_n_inv\
    );
\ap_return_7_preg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_7_preg_reg[31]_0\(29),
      Q => ap_return_7_preg(29),
      R => \^ap_rst_n_inv\
    );
\ap_return_7_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_7_preg_reg[31]_0\(2),
      Q => ap_return_7_preg(2),
      R => \^ap_rst_n_inv\
    );
\ap_return_7_preg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_7_preg_reg[31]_0\(30),
      Q => ap_return_7_preg(30),
      R => \^ap_rst_n_inv\
    );
\ap_return_7_preg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_7_preg_reg[31]_0\(31),
      Q => ap_return_7_preg(31),
      R => \^ap_rst_n_inv\
    );
\ap_return_7_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_7_preg_reg[31]_0\(3),
      Q => ap_return_7_preg(3),
      R => \^ap_rst_n_inv\
    );
\ap_return_7_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_7_preg_reg[31]_0\(4),
      Q => ap_return_7_preg(4),
      R => \^ap_rst_n_inv\
    );
\ap_return_7_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_7_preg_reg[31]_0\(5),
      Q => ap_return_7_preg(5),
      R => \^ap_rst_n_inv\
    );
\ap_return_7_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_7_preg_reg[31]_0\(6),
      Q => ap_return_7_preg(6),
      R => \^ap_rst_n_inv\
    );
\ap_return_7_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_7_preg_reg[31]_0\(7),
      Q => ap_return_7_preg(7),
      R => \^ap_rst_n_inv\
    );
\ap_return_7_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_7_preg_reg[31]_0\(8),
      Q => ap_return_7_preg(8),
      R => \^ap_rst_n_inv\
    );
\ap_return_7_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_7_preg_reg[31]_0\(9),
      Q => ap_return_7_preg(9),
      R => \^ap_rst_n_inv\
    );
ap_sync_reg_Block_entry2_proc_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008080888888888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ap_sync_block_entry2_proc_u0_ap_ready\,
      I2 => ap_sync_reg_entry_proc_U0_ap_ready_reg,
      I3 => shift_c_full_n,
      I4 => alpha_c_full_n,
      I5 => ap_start,
      O => ap_rst_n_1
    );
ap_sync_reg_Block_entry2_proc_U0_ap_ready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      I1 => \^ap_done_reg\,
      I2 => \ap_return_0_preg_reg[0]_0\,
      O => \^ap_sync_block_entry2_proc_u0_ap_ready\
    );
ap_sync_reg_channel_write_p_dstgx_cols_channel_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0054FFFF"
    )
        port map (
      I0 => ap_done_reg_i_3_n_9,
      I1 => Block_entry2_proc_U0_ap_start,
      I2 => \^ap_done_reg_reg_rep_0\,
      I3 => ap_done_reg_i_2_n_9,
      I4 => ap_rst_n,
      O => ap_sync_reg_channel_write_p_dstgx_rows_channel
    );
ap_sync_reg_channel_write_p_dstgx_cols_channel_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_p_dstgx_cols_channel,
      I1 => \^ap_done_reg_reg_rep_0\,
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => p_dstgx_cols_channel_full_n,
      O => ap_sync_channel_write_p_dstgx_cols_channel
    );
ap_sync_reg_channel_write_p_dstgx_rows_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_p_dstgx_rows_channel_reg,
      I1 => \^ap_done_reg_reg_rep_0\,
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => p_dstgx_rows_channel_full_n,
      O => ap_sync_channel_write_p_dstgx_rows_channel
    );
ap_sync_reg_entry_proc_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22202020A0A0A0A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ap_sync_block_entry2_proc_u0_ap_ready\,
      I2 => ap_sync_reg_entry_proc_U0_ap_ready_reg,
      I3 => shift_c_full_n,
      I4 => alpha_c_full_n,
      I5 => ap_start,
      O => ap_rst_n_0
    );
int_ap_start_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8888888"
    )
        port map (
      I0 => \^ap_sync_block_entry2_proc_u0_ap_ready\,
      I1 => ap_sync_reg_entry_proc_U0_ap_ready_reg,
      I2 => shift_c_full_n,
      I3 => alpha_c_full_n,
      I4 => ap_start,
      O => ap_sync_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_control_s_axi is
  port (
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    int_ap_start_reg_0 : out STD_LOGIC;
    ap_sync_reg_entry_proc_U0_ap_ready_reg : out STD_LOGIC;
    ap_start : out STD_LOGIC;
    Block_entry2_proc_U0_ap_start : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    sel : out STD_LOGIC;
    s_axi_control_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_control_RVALID : out STD_LOGIC;
    alpha : out STD_LOGIC_VECTOR ( 31 downto 0 );
    shift : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rows : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cols : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    interrupt : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_dstgx_cols_channel_empty_n : in STD_LOGIC;
    p_dstgx_rows_channel_empty_n : in STD_LOGIC;
    xfMat2axis_8_0_2160_3840_1_U0_ap_start : in STD_LOGIC;
    int_ap_idle_i_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \int_isr_reg[1]_0\ : in STD_LOGIC;
    ap_sync_reg_Block_entry2_proc_U0_ap_ready : in STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    alpha_c_full_n : in STD_LOGIC;
    shift_c_full_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_sync_ready : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    xfMat2axis_8_0_2160_3840_1_U0_ap_done : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    ap_sync_Block_entry2_proc_U0_ap_ready : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    ap_idle : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_control_s_axi : entity is "sobel_accel_control_s_axi";
end sobel_design_sobel_accel_0_0_sobel_accel_control_s_axi;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_control_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_9\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_9\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_2_n_9\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_9\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_9\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^alpha\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_9 : STD_LOGIC;
  signal auto_restart_status_reg_n_9 : STD_LOGIC;
  signal \^cols\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_alpha0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_alpha[31]_i_1_n_9\ : STD_LOGIC;
  signal \int_alpha[31]_i_3_n_9\ : STD_LOGIC;
  signal \int_ap_ready__0\ : STD_LOGIC;
  signal int_ap_ready_i_1_n_9 : STD_LOGIC;
  signal int_ap_start5_out : STD_LOGIC;
  signal int_ap_start_i_1_n_9 : STD_LOGIC;
  signal \^int_ap_start_reg_0\ : STD_LOGIC;
  signal int_auto_restart_i_1_n_9 : STD_LOGIC;
  signal int_cols0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_cols[31]_i_1_n_9\ : STD_LOGIC;
  signal int_gie_i_1_n_9 : STD_LOGIC;
  signal int_gie_reg_n_9 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_9\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_9\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_9\ : STD_LOGIC;
  signal \int_ier_reg_n_9_[0]\ : STD_LOGIC;
  signal int_interrupt0 : STD_LOGIC;
  signal int_isr : STD_LOGIC;
  signal int_isr7_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_9\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_9\ : STD_LOGIC;
  signal \int_isr_reg_n_9_[0]\ : STD_LOGIC;
  signal \int_isr_reg_n_9_[1]\ : STD_LOGIC;
  signal int_rows0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_rows[31]_i_1_n_9\ : STD_LOGIC;
  signal \int_rows[31]_i_3_n_9\ : STD_LOGIC;
  signal int_shift0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_shift[31]_i_1_n_9\ : STD_LOGIC;
  signal int_task_ap_done0 : STD_LOGIC;
  signal \int_task_ap_done__0\ : STD_LOGIC;
  signal int_task_ap_done_i_1_n_9 : STD_LOGIC;
  signal int_task_ap_done_i_3_n_9 : STD_LOGIC;
  signal \^interrupt\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \rdata[0]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_9\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_9\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_9\ : STD_LOGIC;
  signal \rdata[0]_i_5_n_9\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[16]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[17]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[18]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[19]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_9\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_9\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_9\ : STD_LOGIC;
  signal \rdata[1]_i_5_n_9\ : STD_LOGIC;
  signal \rdata[20]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[21]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[22]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[23]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[24]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[25]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[26]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[27]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[28]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[29]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[2]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_9\ : STD_LOGIC;
  signal \rdata[30]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_9\ : STD_LOGIC;
  signal \rdata[3]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_9\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_9\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_9\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_9\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_9\ : STD_LOGIC;
  signal \^rows\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_control_bvalid\ : STD_LOGIC;
  signal \^s_axi_control_rdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_control_rvalid\ : STD_LOGIC;
  signal \^shift\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_9_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_9_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_9_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_9_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_9_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_9_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair234";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_1__1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \ap_return_4_preg[31]_i_2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \int_alpha[0]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \int_alpha[10]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \int_alpha[11]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \int_alpha[12]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \int_alpha[13]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \int_alpha[14]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \int_alpha[15]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \int_alpha[16]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \int_alpha[17]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \int_alpha[18]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \int_alpha[19]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \int_alpha[1]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \int_alpha[20]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \int_alpha[21]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \int_alpha[22]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \int_alpha[23]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \int_alpha[24]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \int_alpha[25]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \int_alpha[26]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \int_alpha[27]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \int_alpha[28]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \int_alpha[29]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \int_alpha[2]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \int_alpha[30]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \int_alpha[31]_i_2\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \int_alpha[31]_i_3\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \int_alpha[3]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \int_alpha[4]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \int_alpha[5]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \int_alpha[6]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \int_alpha[7]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \int_alpha[8]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \int_alpha[9]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of int_ap_idle_i_3 : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of int_ap_start_i_1 : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \int_cols[0]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \int_cols[10]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \int_cols[11]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \int_cols[12]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \int_cols[13]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \int_cols[14]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \int_cols[15]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \int_cols[16]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \int_cols[17]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \int_cols[18]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \int_cols[19]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \int_cols[1]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \int_cols[20]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \int_cols[21]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \int_cols[22]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \int_cols[23]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \int_cols[24]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \int_cols[25]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \int_cols[26]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \int_cols[27]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \int_cols[28]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \int_cols[29]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \int_cols[2]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \int_cols[30]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \int_cols[31]_i_2\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \int_cols[3]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \int_cols[4]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \int_cols[5]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \int_cols[6]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \int_cols[7]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \int_cols[8]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \int_cols[9]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \int_ier[1]_i_2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \int_rows[0]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \int_rows[10]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \int_rows[11]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \int_rows[12]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \int_rows[13]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \int_rows[14]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \int_rows[15]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \int_rows[16]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \int_rows[17]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \int_rows[18]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \int_rows[19]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \int_rows[1]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \int_rows[20]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \int_rows[21]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \int_rows[22]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \int_rows[23]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \int_rows[24]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \int_rows[25]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \int_rows[26]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \int_rows[27]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \int_rows[28]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \int_rows[29]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \int_rows[2]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \int_rows[30]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \int_rows[31]_i_2\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \int_rows[31]_i_3\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \int_rows[3]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \int_rows[4]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \int_rows[5]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \int_rows[6]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \int_rows[7]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \int_rows[8]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \int_rows[9]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \int_shift[0]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \int_shift[10]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \int_shift[11]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \int_shift[12]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \int_shift[13]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \int_shift[14]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \int_shift[15]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \int_shift[16]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \int_shift[17]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \int_shift[18]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \int_shift[19]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \int_shift[1]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \int_shift[20]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \int_shift[21]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \int_shift[22]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \int_shift[23]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \int_shift[24]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \int_shift[25]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \int_shift[26]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \int_shift[27]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \int_shift[28]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \int_shift[29]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \int_shift[2]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \int_shift[30]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \int_shift[31]_i_2\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \int_shift[3]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \int_shift[4]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \int_shift[5]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \int_shift[6]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \int_shift[7]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \int_shift[8]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \int_shift[9]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of int_task_ap_done_i_3 : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \rdata[1]_i_5\ : label is "soft_lutpair231";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  alpha(31 downto 0) <= \^alpha\(31 downto 0);
  ap_start <= \^ap_start\;
  cols(31 downto 0) <= \^cols\(31 downto 0);
  int_ap_start_reg_0 <= \^int_ap_start_reg_0\;
  interrupt <= \^interrupt\;
  rows(31 downto 0) <= \^rows\(31 downto 0);
  s_axi_control_BVALID <= \^s_axi_control_bvalid\;
  s_axi_control_RDATA(31 downto 0) <= \^s_axi_control_rdata\(31 downto 0);
  s_axi_control_RVALID <= \^s_axi_control_rvalid\;
  shift(31 downto 0) <= \^shift\(31 downto 0);
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F277"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_control_ARVALID,
      I2 => s_axi_control_RREADY,
      I3 => \^s_axi_control_rvalid\,
      O => \FSM_onehot_rstate[1]_i_1_n_9\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_control_RREADY,
      I1 => \^s_axi_control_rvalid\,
      I2 => s_axi_control_ARVALID,
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      O => \FSM_onehot_rstate[2]_i_1_n_9\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_9\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_9\,
      Q => \^s_axi_control_rvalid\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0C1D1D"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_control_AWVALID,
      I3 => s_axi_control_BREADY,
      I4 => \^s_axi_control_bvalid\,
      O => \FSM_onehot_wstate[1]_i_2_n_9\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_9\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_control_BREADY,
      I1 => \^s_axi_control_bvalid\,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[3]_i_1_n_9\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_2_n_9\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_9\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_9\,
      Q => \^s_axi_control_bvalid\,
      R => ap_rst_n_inv
    );
\SRL_SIG_reg[4][0]_srl5_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \int_isr_reg[1]_0\,
      I1 => \^ap_start\,
      I2 => alpha_c_full_n,
      I3 => shift_c_full_n,
      O => sel
    );
\ap_return_0_preg[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_start\,
      I1 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      O => \^int_ap_start_reg_0\
    );
\ap_return_4_preg[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_start\,
      I1 => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      O => Block_entry2_proc_U0_ap_start
    );
auto_restart_status_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_4_in(7),
      I1 => ap_idle,
      I2 => auto_restart_status_reg_n_9,
      O => auto_restart_status_i_1_n_9
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_9,
      Q => auto_restart_status_reg_n_9,
      R => ap_rst_n_inv
    );
\int_alpha[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^alpha\(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(0),
      O => int_alpha0(0)
    );
\int_alpha[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^alpha\(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(10),
      O => int_alpha0(10)
    );
\int_alpha[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^alpha\(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(11),
      O => int_alpha0(11)
    );
\int_alpha[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^alpha\(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(12),
      O => int_alpha0(12)
    );
\int_alpha[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^alpha\(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(13),
      O => int_alpha0(13)
    );
\int_alpha[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^alpha\(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(14),
      O => int_alpha0(14)
    );
\int_alpha[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^alpha\(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(15),
      O => int_alpha0(15)
    );
\int_alpha[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^alpha\(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(16),
      O => int_alpha0(16)
    );
\int_alpha[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^alpha\(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(17),
      O => int_alpha0(17)
    );
\int_alpha[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^alpha\(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(18),
      O => int_alpha0(18)
    );
\int_alpha[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^alpha\(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(19),
      O => int_alpha0(19)
    );
\int_alpha[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^alpha\(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(1),
      O => int_alpha0(1)
    );
\int_alpha[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^alpha\(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(20),
      O => int_alpha0(20)
    );
\int_alpha[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^alpha\(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(21),
      O => int_alpha0(21)
    );
\int_alpha[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^alpha\(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(22),
      O => int_alpha0(22)
    );
\int_alpha[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^alpha\(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(23),
      O => int_alpha0(23)
    );
\int_alpha[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^alpha\(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(24),
      O => int_alpha0(24)
    );
\int_alpha[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^alpha\(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(25),
      O => int_alpha0(25)
    );
\int_alpha[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^alpha\(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(26),
      O => int_alpha0(26)
    );
\int_alpha[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^alpha\(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(27),
      O => int_alpha0(27)
    );
\int_alpha[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^alpha\(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(28),
      O => int_alpha0(28)
    );
\int_alpha[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^alpha\(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(29),
      O => int_alpha0(29)
    );
\int_alpha[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^alpha\(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(2),
      O => int_alpha0(2)
    );
\int_alpha[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^alpha\(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(30),
      O => int_alpha0(30)
    );
\int_alpha[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \waddr_reg_n_9_[2]\,
      I1 => \waddr_reg_n_9_[4]\,
      I2 => \waddr_reg_n_9_[3]\,
      I3 => \int_alpha[31]_i_3_n_9\,
      O => \int_alpha[31]_i_1_n_9\
    );
\int_alpha[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^alpha\(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(31),
      O => int_alpha0(31)
    );
\int_alpha[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => s_axi_control_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => \waddr_reg_n_9_[0]\,
      I3 => \waddr_reg_n_9_[1]\,
      I4 => \waddr_reg_n_9_[5]\,
      O => \int_alpha[31]_i_3_n_9\
    );
\int_alpha[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^alpha\(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(3),
      O => int_alpha0(3)
    );
\int_alpha[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^alpha\(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(4),
      O => int_alpha0(4)
    );
\int_alpha[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^alpha\(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(5),
      O => int_alpha0(5)
    );
\int_alpha[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^alpha\(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(6),
      O => int_alpha0(6)
    );
\int_alpha[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^alpha\(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(7),
      O => int_alpha0(7)
    );
\int_alpha[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^alpha\(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(8),
      O => int_alpha0(8)
    );
\int_alpha[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^alpha\(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(9),
      O => int_alpha0(9)
    );
\int_alpha_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(0),
      Q => \^alpha\(0),
      R => ap_rst_n_inv
    );
\int_alpha_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(10),
      Q => \^alpha\(10),
      R => ap_rst_n_inv
    );
\int_alpha_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(11),
      Q => \^alpha\(11),
      R => ap_rst_n_inv
    );
\int_alpha_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(12),
      Q => \^alpha\(12),
      R => ap_rst_n_inv
    );
\int_alpha_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(13),
      Q => \^alpha\(13),
      R => ap_rst_n_inv
    );
\int_alpha_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(14),
      Q => \^alpha\(14),
      R => ap_rst_n_inv
    );
\int_alpha_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(15),
      Q => \^alpha\(15),
      R => ap_rst_n_inv
    );
\int_alpha_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(16),
      Q => \^alpha\(16),
      R => ap_rst_n_inv
    );
\int_alpha_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(17),
      Q => \^alpha\(17),
      R => ap_rst_n_inv
    );
\int_alpha_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(18),
      Q => \^alpha\(18),
      R => ap_rst_n_inv
    );
\int_alpha_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(19),
      Q => \^alpha\(19),
      R => ap_rst_n_inv
    );
\int_alpha_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(1),
      Q => \^alpha\(1),
      R => ap_rst_n_inv
    );
\int_alpha_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(20),
      Q => \^alpha\(20),
      R => ap_rst_n_inv
    );
\int_alpha_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(21),
      Q => \^alpha\(21),
      R => ap_rst_n_inv
    );
\int_alpha_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(22),
      Q => \^alpha\(22),
      R => ap_rst_n_inv
    );
\int_alpha_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(23),
      Q => \^alpha\(23),
      R => ap_rst_n_inv
    );
\int_alpha_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(24),
      Q => \^alpha\(24),
      R => ap_rst_n_inv
    );
\int_alpha_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(25),
      Q => \^alpha\(25),
      R => ap_rst_n_inv
    );
\int_alpha_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(26),
      Q => \^alpha\(26),
      R => ap_rst_n_inv
    );
\int_alpha_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(27),
      Q => \^alpha\(27),
      R => ap_rst_n_inv
    );
\int_alpha_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(28),
      Q => \^alpha\(28),
      R => ap_rst_n_inv
    );
\int_alpha_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(29),
      Q => \^alpha\(29),
      R => ap_rst_n_inv
    );
\int_alpha_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(2),
      Q => \^alpha\(2),
      R => ap_rst_n_inv
    );
\int_alpha_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(30),
      Q => \^alpha\(30),
      R => ap_rst_n_inv
    );
\int_alpha_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(31),
      Q => \^alpha\(31),
      R => ap_rst_n_inv
    );
\int_alpha_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(3),
      Q => \^alpha\(3),
      R => ap_rst_n_inv
    );
\int_alpha_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(4),
      Q => \^alpha\(4),
      R => ap_rst_n_inv
    );
\int_alpha_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(5),
      Q => \^alpha\(5),
      R => ap_rst_n_inv
    );
\int_alpha_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(6),
      Q => \^alpha\(6),
      R => ap_rst_n_inv
    );
\int_alpha_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(7),
      Q => \^alpha\(7),
      R => ap_rst_n_inv
    );
\int_alpha_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(8),
      Q => \^alpha\(8),
      R => ap_rst_n_inv
    );
\int_alpha_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha[31]_i_1_n_9\,
      D => int_alpha0(9),
      Q => \^alpha\(9),
      R => ap_rst_n_inv
    );
int_ap_idle_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \int_isr_reg[1]_0\,
      I1 => \^ap_start\,
      O => ap_sync_reg_entry_proc_U0_ap_ready_reg
    );
int_ap_idle_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000044400000000"
    )
        port map (
      I0 => \^int_ap_start_reg_0\,
      I1 => Q(0),
      I2 => p_dstgx_cols_channel_empty_n,
      I3 => p_dstgx_rows_channel_empty_n,
      I4 => xfMat2axis_8_0_2160_3840_1_U0_ap_start,
      I5 => int_ap_idle_i_2(0),
      O => \ap_CS_fsm_reg[0]\
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => p_4_in(2),
      R => ap_rst_n_inv
    );
int_ap_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => p_4_in(7),
      I1 => ap_sync_ready,
      I2 => int_task_ap_done0,
      I3 => \int_ap_ready__0\,
      O => int_ap_ready_i_1_n_9
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_9,
      Q => \int_ap_ready__0\,
      R => ap_rst_n_inv
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => p_4_in(7),
      I1 => ap_sync_ready,
      I2 => int_ap_start5_out,
      I3 => \^ap_start\,
      O => int_ap_start_i_1_n_9
    );
int_ap_start_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \waddr_reg_n_9_[4]\,
      I3 => \int_alpha[31]_i_3_n_9\,
      I4 => \waddr_reg_n_9_[2]\,
      I5 => \waddr_reg_n_9_[3]\,
      O => int_ap_start5_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_9,
      Q => \^ap_start\,
      R => ap_rst_n_inv
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => \waddr_reg_n_9_[3]\,
      I2 => \waddr_reg_n_9_[2]\,
      I3 => \int_ier[1]_i_2_n_9\,
      I4 => p_4_in(7),
      O => int_auto_restart_i_1_n_9
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_9,
      Q => p_4_in(7),
      R => ap_rst_n_inv
    );
\int_cols[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(0),
      O => int_cols0(0)
    );
\int_cols[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(10),
      O => int_cols0(10)
    );
\int_cols[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(11),
      O => int_cols0(11)
    );
\int_cols[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(12),
      O => int_cols0(12)
    );
\int_cols[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(13),
      O => int_cols0(13)
    );
\int_cols[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(14),
      O => int_cols0(14)
    );
\int_cols[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(15),
      O => int_cols0(15)
    );
\int_cols[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(16),
      O => int_cols0(16)
    );
\int_cols[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(17),
      O => int_cols0(17)
    );
\int_cols[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(18),
      O => int_cols0(18)
    );
\int_cols[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(19),
      O => int_cols0(19)
    );
\int_cols[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(1),
      O => int_cols0(1)
    );
\int_cols[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(20),
      O => int_cols0(20)
    );
\int_cols[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(21),
      O => int_cols0(21)
    );
\int_cols[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(22),
      O => int_cols0(22)
    );
\int_cols[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(23),
      O => int_cols0(23)
    );
\int_cols[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(24),
      O => int_cols0(24)
    );
\int_cols[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(25),
      O => int_cols0(25)
    );
\int_cols[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(26),
      O => int_cols0(26)
    );
\int_cols[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(27),
      O => int_cols0(27)
    );
\int_cols[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(28),
      O => int_cols0(28)
    );
\int_cols[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(29),
      O => int_cols0(29)
    );
\int_cols[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(2),
      O => int_cols0(2)
    );
\int_cols[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(30),
      O => int_cols0(30)
    );
\int_cols[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \waddr_reg_n_9_[3]\,
      I1 => \int_rows[31]_i_3_n_9\,
      I2 => \waddr_reg_n_9_[4]\,
      I3 => \waddr_reg_n_9_[2]\,
      I4 => \waddr_reg_n_9_[5]\,
      O => \int_cols[31]_i_1_n_9\
    );
\int_cols[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(31),
      O => int_cols0(31)
    );
\int_cols[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(3),
      O => int_cols0(3)
    );
\int_cols[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(4),
      O => int_cols0(4)
    );
\int_cols[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(5),
      O => int_cols0(5)
    );
\int_cols[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(6),
      O => int_cols0(6)
    );
\int_cols[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(7),
      O => int_cols0(7)
    );
\int_cols[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(8),
      O => int_cols0(8)
    );
\int_cols[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(9),
      O => int_cols0(9)
    );
\int_cols_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(0),
      Q => \^cols\(0),
      R => ap_rst_n_inv
    );
\int_cols_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(10),
      Q => \^cols\(10),
      R => ap_rst_n_inv
    );
\int_cols_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(11),
      Q => \^cols\(11),
      R => ap_rst_n_inv
    );
\int_cols_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(12),
      Q => \^cols\(12),
      R => ap_rst_n_inv
    );
\int_cols_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(13),
      Q => \^cols\(13),
      R => ap_rst_n_inv
    );
\int_cols_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(14),
      Q => \^cols\(14),
      R => ap_rst_n_inv
    );
\int_cols_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(15),
      Q => \^cols\(15),
      R => ap_rst_n_inv
    );
\int_cols_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(16),
      Q => \^cols\(16),
      R => ap_rst_n_inv
    );
\int_cols_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(17),
      Q => \^cols\(17),
      R => ap_rst_n_inv
    );
\int_cols_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(18),
      Q => \^cols\(18),
      R => ap_rst_n_inv
    );
\int_cols_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(19),
      Q => \^cols\(19),
      R => ap_rst_n_inv
    );
\int_cols_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(1),
      Q => \^cols\(1),
      R => ap_rst_n_inv
    );
\int_cols_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(20),
      Q => \^cols\(20),
      R => ap_rst_n_inv
    );
\int_cols_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(21),
      Q => \^cols\(21),
      R => ap_rst_n_inv
    );
\int_cols_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(22),
      Q => \^cols\(22),
      R => ap_rst_n_inv
    );
\int_cols_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(23),
      Q => \^cols\(23),
      R => ap_rst_n_inv
    );
\int_cols_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(24),
      Q => \^cols\(24),
      R => ap_rst_n_inv
    );
\int_cols_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(25),
      Q => \^cols\(25),
      R => ap_rst_n_inv
    );
\int_cols_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(26),
      Q => \^cols\(26),
      R => ap_rst_n_inv
    );
\int_cols_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(27),
      Q => \^cols\(27),
      R => ap_rst_n_inv
    );
\int_cols_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(28),
      Q => \^cols\(28),
      R => ap_rst_n_inv
    );
\int_cols_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(29),
      Q => \^cols\(29),
      R => ap_rst_n_inv
    );
\int_cols_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(2),
      Q => \^cols\(2),
      R => ap_rst_n_inv
    );
\int_cols_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(30),
      Q => \^cols\(30),
      R => ap_rst_n_inv
    );
\int_cols_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(31),
      Q => \^cols\(31),
      R => ap_rst_n_inv
    );
\int_cols_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(3),
      Q => \^cols\(3),
      R => ap_rst_n_inv
    );
\int_cols_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(4),
      Q => \^cols\(4),
      R => ap_rst_n_inv
    );
\int_cols_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(5),
      Q => \^cols\(5),
      R => ap_rst_n_inv
    );
\int_cols_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(6),
      Q => \^cols\(6),
      R => ap_rst_n_inv
    );
\int_cols_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(7),
      Q => \^cols\(7),
      R => ap_rst_n_inv
    );
\int_cols_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(8),
      Q => \^cols\(8),
      R => ap_rst_n_inv
    );
\int_cols_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_9\,
      D => int_cols0(9),
      Q => \^cols\(9),
      R => ap_rst_n_inv
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => \waddr_reg_n_9_[3]\,
      I2 => \waddr_reg_n_9_[2]\,
      I3 => \int_ier[1]_i_2_n_9\,
      I4 => int_gie_reg_n_9,
      O => int_gie_i_1_n_9
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_9,
      Q => int_gie_reg_n_9,
      R => ap_rst_n_inv
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => \waddr_reg_n_9_[2]\,
      I2 => \waddr_reg_n_9_[3]\,
      I3 => \int_ier[1]_i_2_n_9\,
      I4 => \int_ier_reg_n_9_[0]\,
      O => \int_ier[0]_i_1_n_9\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => \waddr_reg_n_9_[2]\,
      I2 => \waddr_reg_n_9_[3]\,
      I3 => \int_ier[1]_i_2_n_9\,
      I4 => p_0_in,
      O => \int_ier[1]_i_1_n_9\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => \waddr_reg_n_9_[4]\,
      I2 => \int_alpha[31]_i_3_n_9\,
      O => \int_ier[1]_i_2_n_9\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_9\,
      Q => \int_ier_reg_n_9_[0]\,
      R => ap_rst_n_inv
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_9\,
      Q => p_0_in,
      R => ap_rst_n_inv
    );
int_interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \int_isr_reg_n_9_[0]\,
      I1 => \int_isr_reg_n_9_[1]\,
      I2 => int_gie_reg_n_9,
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => ap_rst_n_inv
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_isr7_out,
      I2 => \int_ier_reg_n_9_[0]\,
      I3 => xfMat2axis_8_0_2160_3840_1_U0_ap_done,
      I4 => \int_isr_reg_n_9_[0]\,
      O => \int_isr[0]_i_1_n_9\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \waddr_reg_n_9_[3]\,
      I1 => \waddr_reg_n_9_[2]\,
      I2 => \int_alpha[31]_i_3_n_9\,
      I3 => \waddr_reg_n_9_[4]\,
      I4 => s_axi_control_WSTRB(0),
      O => int_isr7_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFF8000"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => \int_ier[1]_i_2_n_9\,
      I2 => \waddr_reg_n_9_[2]\,
      I3 => \waddr_reg_n_9_[3]\,
      I4 => int_isr,
      I5 => \int_isr_reg_n_9_[1]\,
      O => \int_isr[1]_i_1_n_9\
    );
\int_isr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80000000000000"
    )
        port map (
      I0 => \^ap_start\,
      I1 => alpha_c_full_n,
      I2 => shift_c_full_n,
      I3 => \int_isr_reg[1]_0\,
      I4 => ap_sync_Block_entry2_proc_U0_ap_ready,
      I5 => p_0_in,
      O => int_isr
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_9\,
      Q => \int_isr_reg_n_9_[0]\,
      R => ap_rst_n_inv
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_9\,
      Q => \int_isr_reg_n_9_[1]\,
      R => ap_rst_n_inv
    );
\int_rows[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(0),
      O => int_rows0(0)
    );
\int_rows[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(10),
      O => int_rows0(10)
    );
\int_rows[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(11),
      O => int_rows0(11)
    );
\int_rows[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(12),
      O => int_rows0(12)
    );
\int_rows[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(13),
      O => int_rows0(13)
    );
\int_rows[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(14),
      O => int_rows0(14)
    );
\int_rows[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(15),
      O => int_rows0(15)
    );
\int_rows[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(16),
      O => int_rows0(16)
    );
\int_rows[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(17),
      O => int_rows0(17)
    );
\int_rows[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(18),
      O => int_rows0(18)
    );
\int_rows[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(19),
      O => int_rows0(19)
    );
\int_rows[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(1),
      O => int_rows0(1)
    );
\int_rows[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(20),
      O => int_rows0(20)
    );
\int_rows[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(21),
      O => int_rows0(21)
    );
\int_rows[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(22),
      O => int_rows0(22)
    );
\int_rows[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(23),
      O => int_rows0(23)
    );
\int_rows[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(24),
      O => int_rows0(24)
    );
\int_rows[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(25),
      O => int_rows0(25)
    );
\int_rows[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(26),
      O => int_rows0(26)
    );
\int_rows[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(27),
      O => int_rows0(27)
    );
\int_rows[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(28),
      O => int_rows0(28)
    );
\int_rows[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(29),
      O => int_rows0(29)
    );
\int_rows[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(2),
      O => int_rows0(2)
    );
\int_rows[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(30),
      O => int_rows0(30)
    );
\int_rows[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \waddr_reg_n_9_[3]\,
      I1 => \int_rows[31]_i_3_n_9\,
      I2 => \waddr_reg_n_9_[4]\,
      I3 => \waddr_reg_n_9_[2]\,
      I4 => \waddr_reg_n_9_[5]\,
      O => \int_rows[31]_i_1_n_9\
    );
\int_rows[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(31),
      O => int_rows0(31)
    );
\int_rows[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \waddr_reg_n_9_[1]\,
      I1 => \waddr_reg_n_9_[0]\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_control_WVALID,
      O => \int_rows[31]_i_3_n_9\
    );
\int_rows[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(3),
      O => int_rows0(3)
    );
\int_rows[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(4),
      O => int_rows0(4)
    );
\int_rows[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(5),
      O => int_rows0(5)
    );
\int_rows[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(6),
      O => int_rows0(6)
    );
\int_rows[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(7),
      O => int_rows0(7)
    );
\int_rows[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(8),
      O => int_rows0(8)
    );
\int_rows[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(9),
      O => int_rows0(9)
    );
\int_rows_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(0),
      Q => \^rows\(0),
      R => ap_rst_n_inv
    );
\int_rows_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(10),
      Q => \^rows\(10),
      R => ap_rst_n_inv
    );
\int_rows_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(11),
      Q => \^rows\(11),
      R => ap_rst_n_inv
    );
\int_rows_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(12),
      Q => \^rows\(12),
      R => ap_rst_n_inv
    );
\int_rows_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(13),
      Q => \^rows\(13),
      R => ap_rst_n_inv
    );
\int_rows_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(14),
      Q => \^rows\(14),
      R => ap_rst_n_inv
    );
\int_rows_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(15),
      Q => \^rows\(15),
      R => ap_rst_n_inv
    );
\int_rows_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(16),
      Q => \^rows\(16),
      R => ap_rst_n_inv
    );
\int_rows_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(17),
      Q => \^rows\(17),
      R => ap_rst_n_inv
    );
\int_rows_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(18),
      Q => \^rows\(18),
      R => ap_rst_n_inv
    );
\int_rows_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(19),
      Q => \^rows\(19),
      R => ap_rst_n_inv
    );
\int_rows_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(1),
      Q => \^rows\(1),
      R => ap_rst_n_inv
    );
\int_rows_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(20),
      Q => \^rows\(20),
      R => ap_rst_n_inv
    );
\int_rows_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(21),
      Q => \^rows\(21),
      R => ap_rst_n_inv
    );
\int_rows_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(22),
      Q => \^rows\(22),
      R => ap_rst_n_inv
    );
\int_rows_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(23),
      Q => \^rows\(23),
      R => ap_rst_n_inv
    );
\int_rows_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(24),
      Q => \^rows\(24),
      R => ap_rst_n_inv
    );
\int_rows_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(25),
      Q => \^rows\(25),
      R => ap_rst_n_inv
    );
\int_rows_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(26),
      Q => \^rows\(26),
      R => ap_rst_n_inv
    );
\int_rows_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(27),
      Q => \^rows\(27),
      R => ap_rst_n_inv
    );
\int_rows_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(28),
      Q => \^rows\(28),
      R => ap_rst_n_inv
    );
\int_rows_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(29),
      Q => \^rows\(29),
      R => ap_rst_n_inv
    );
\int_rows_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(2),
      Q => \^rows\(2),
      R => ap_rst_n_inv
    );
\int_rows_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(30),
      Q => \^rows\(30),
      R => ap_rst_n_inv
    );
\int_rows_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(31),
      Q => \^rows\(31),
      R => ap_rst_n_inv
    );
\int_rows_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(3),
      Q => \^rows\(3),
      R => ap_rst_n_inv
    );
\int_rows_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(4),
      Q => \^rows\(4),
      R => ap_rst_n_inv
    );
\int_rows_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(5),
      Q => \^rows\(5),
      R => ap_rst_n_inv
    );
\int_rows_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(6),
      Q => \^rows\(6),
      R => ap_rst_n_inv
    );
\int_rows_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(7),
      Q => \^rows\(7),
      R => ap_rst_n_inv
    );
\int_rows_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(8),
      Q => \^rows\(8),
      R => ap_rst_n_inv
    );
\int_rows_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_9\,
      D => int_rows0(9),
      Q => \^rows\(9),
      R => ap_rst_n_inv
    );
\int_shift[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^shift\(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(0),
      O => int_shift0(0)
    );
\int_shift[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^shift\(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(10),
      O => int_shift0(10)
    );
\int_shift[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^shift\(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(11),
      O => int_shift0(11)
    );
\int_shift[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^shift\(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(12),
      O => int_shift0(12)
    );
\int_shift[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^shift\(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(13),
      O => int_shift0(13)
    );
\int_shift[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^shift\(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(14),
      O => int_shift0(14)
    );
\int_shift[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^shift\(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(15),
      O => int_shift0(15)
    );
\int_shift[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^shift\(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(16),
      O => int_shift0(16)
    );
\int_shift[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^shift\(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(17),
      O => int_shift0(17)
    );
\int_shift[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^shift\(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(18),
      O => int_shift0(18)
    );
\int_shift[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^shift\(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(19),
      O => int_shift0(19)
    );
\int_shift[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^shift\(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(1),
      O => int_shift0(1)
    );
\int_shift[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^shift\(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(20),
      O => int_shift0(20)
    );
\int_shift[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^shift\(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(21),
      O => int_shift0(21)
    );
\int_shift[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^shift\(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(22),
      O => int_shift0(22)
    );
\int_shift[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^shift\(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(23),
      O => int_shift0(23)
    );
\int_shift[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^shift\(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(24),
      O => int_shift0(24)
    );
\int_shift[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^shift\(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(25),
      O => int_shift0(25)
    );
\int_shift[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^shift\(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(26),
      O => int_shift0(26)
    );
\int_shift[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^shift\(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(27),
      O => int_shift0(27)
    );
\int_shift[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^shift\(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(28),
      O => int_shift0(28)
    );
\int_shift[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^shift\(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(29),
      O => int_shift0(29)
    );
\int_shift[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^shift\(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(2),
      O => int_shift0(2)
    );
\int_shift[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^shift\(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(30),
      O => int_shift0(30)
    );
\int_shift[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \waddr_reg_n_9_[2]\,
      I1 => \waddr_reg_n_9_[3]\,
      I2 => \waddr_reg_n_9_[4]\,
      I3 => \int_alpha[31]_i_3_n_9\,
      O => \int_shift[31]_i_1_n_9\
    );
\int_shift[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^shift\(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(31),
      O => int_shift0(31)
    );
\int_shift[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^shift\(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(3),
      O => int_shift0(3)
    );
\int_shift[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^shift\(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(4),
      O => int_shift0(4)
    );
\int_shift[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^shift\(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(5),
      O => int_shift0(5)
    );
\int_shift[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^shift\(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(6),
      O => int_shift0(6)
    );
\int_shift[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^shift\(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(7),
      O => int_shift0(7)
    );
\int_shift[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^shift\(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(8),
      O => int_shift0(8)
    );
\int_shift[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^shift\(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(9),
      O => int_shift0(9)
    );
\int_shift_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(0),
      Q => \^shift\(0),
      R => ap_rst_n_inv
    );
\int_shift_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(10),
      Q => \^shift\(10),
      R => ap_rst_n_inv
    );
\int_shift_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(11),
      Q => \^shift\(11),
      R => ap_rst_n_inv
    );
\int_shift_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(12),
      Q => \^shift\(12),
      R => ap_rst_n_inv
    );
\int_shift_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(13),
      Q => \^shift\(13),
      R => ap_rst_n_inv
    );
\int_shift_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(14),
      Q => \^shift\(14),
      R => ap_rst_n_inv
    );
\int_shift_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(15),
      Q => \^shift\(15),
      R => ap_rst_n_inv
    );
\int_shift_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(16),
      Q => \^shift\(16),
      R => ap_rst_n_inv
    );
\int_shift_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(17),
      Q => \^shift\(17),
      R => ap_rst_n_inv
    );
\int_shift_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(18),
      Q => \^shift\(18),
      R => ap_rst_n_inv
    );
\int_shift_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(19),
      Q => \^shift\(19),
      R => ap_rst_n_inv
    );
\int_shift_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(1),
      Q => \^shift\(1),
      R => ap_rst_n_inv
    );
\int_shift_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(20),
      Q => \^shift\(20),
      R => ap_rst_n_inv
    );
\int_shift_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(21),
      Q => \^shift\(21),
      R => ap_rst_n_inv
    );
\int_shift_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(22),
      Q => \^shift\(22),
      R => ap_rst_n_inv
    );
\int_shift_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(23),
      Q => \^shift\(23),
      R => ap_rst_n_inv
    );
\int_shift_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(24),
      Q => \^shift\(24),
      R => ap_rst_n_inv
    );
\int_shift_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(25),
      Q => \^shift\(25),
      R => ap_rst_n_inv
    );
\int_shift_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(26),
      Q => \^shift\(26),
      R => ap_rst_n_inv
    );
\int_shift_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(27),
      Q => \^shift\(27),
      R => ap_rst_n_inv
    );
\int_shift_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(28),
      Q => \^shift\(28),
      R => ap_rst_n_inv
    );
\int_shift_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(29),
      Q => \^shift\(29),
      R => ap_rst_n_inv
    );
\int_shift_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(2),
      Q => \^shift\(2),
      R => ap_rst_n_inv
    );
\int_shift_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(30),
      Q => \^shift\(30),
      R => ap_rst_n_inv
    );
\int_shift_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(31),
      Q => \^shift\(31),
      R => ap_rst_n_inv
    );
\int_shift_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(3),
      Q => \^shift\(3),
      R => ap_rst_n_inv
    );
\int_shift_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(4),
      Q => \^shift\(4),
      R => ap_rst_n_inv
    );
\int_shift_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(5),
      Q => \^shift\(5),
      R => ap_rst_n_inv
    );
\int_shift_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(6),
      Q => \^shift\(6),
      R => ap_rst_n_inv
    );
\int_shift_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(7),
      Q => \^shift\(7),
      R => ap_rst_n_inv
    );
\int_shift_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(8),
      Q => \^shift\(8),
      R => ap_rst_n_inv
    );
\int_shift_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[31]_i_1_n_9\,
      D => int_shift0(9),
      Q => \^shift\(9),
      R => ap_rst_n_inv
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22FFFF2E222E22"
    )
        port map (
      I0 => xfMat2axis_8_0_2160_3840_1_U0_ap_done,
      I1 => auto_restart_status_reg_n_9,
      I2 => p_4_in(2),
      I3 => ap_idle,
      I4 => int_task_ap_done0,
      I5 => \int_task_ap_done__0\,
      O => int_task_ap_done_i_1_n_9
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(0),
      I2 => int_task_ap_done_i_3_n_9,
      I3 => ar_hs,
      I4 => s_axi_control_ARADDR(2),
      I5 => s_axi_control_ARADDR(5),
      O => int_task_ap_done0
    );
int_task_ap_done_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => s_axi_control_ARADDR(4),
      O => int_task_ap_done_i_3_n_9
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_9,
      Q => \int_task_ap_done__0\,
      R => ap_rst_n_inv
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02FFFFFF02000000"
    )
        port map (
      I0 => \rdata[0]_i_2_n_9\,
      I1 => s_axi_control_ARADDR(0),
      I2 => s_axi_control_ARADDR(1),
      I3 => s_axi_control_ARVALID,
      I4 => \^fsm_onehot_rstate_reg[1]_0\,
      I5 => \^s_axi_control_rdata\(0),
      O => \rdata[0]_i_1_n_9\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3210"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => s_axi_control_ARADDR(2),
      I2 => \rdata[0]_i_3_n_9\,
      I3 => \rdata[0]_i_4_n_9\,
      I4 => \rdata[0]_i_5_n_9\,
      O => \rdata[0]_i_2_n_9\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \^ap_start\,
      I1 => \^alpha\(0),
      I2 => \^rows\(0),
      I3 => s_axi_control_ARADDR(5),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata[0]_i_3_n_9\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \int_ier_reg_n_9_[0]\,
      I1 => \^shift\(0),
      I2 => \^cols\(0),
      I3 => s_axi_control_ARADDR(5),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata[0]_i_4_n_9\
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020000000200"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(5),
      I3 => int_gie_reg_n_9,
      I4 => s_axi_control_ARADDR(3),
      I5 => \int_isr_reg_n_9_[0]\,
      O => \rdata[0]_i_5_n_9\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^alpha\(10),
      I1 => \^shift\(10),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^rows\(10),
      I5 => \^cols\(10),
      O => \rdata[10]_i_1_n_9\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^alpha\(11),
      I1 => \^shift\(11),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^rows\(11),
      I5 => \^cols\(11),
      O => \rdata[11]_i_1_n_9\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^alpha\(12),
      I1 => \^shift\(12),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^rows\(12),
      I5 => \^cols\(12),
      O => \rdata[12]_i_1_n_9\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^alpha\(13),
      I1 => \^shift\(13),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^rows\(13),
      I5 => \^cols\(13),
      O => \rdata[13]_i_1_n_9\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^alpha\(14),
      I1 => \^shift\(14),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^rows\(14),
      I5 => \^cols\(14),
      O => \rdata[14]_i_1_n_9\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^alpha\(15),
      I1 => \^shift\(15),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^rows\(15),
      I5 => \^cols\(15),
      O => \rdata[15]_i_1_n_9\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^alpha\(16),
      I1 => \^shift\(16),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^rows\(16),
      I5 => \^cols\(16),
      O => \rdata[16]_i_1_n_9\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^alpha\(17),
      I1 => \^shift\(17),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^rows\(17),
      I5 => \^cols\(17),
      O => \rdata[17]_i_1_n_9\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^alpha\(18),
      I1 => \^shift\(18),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^rows\(18),
      I5 => \^cols\(18),
      O => \rdata[18]_i_1_n_9\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^alpha\(19),
      I1 => \^shift\(19),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^rows\(19),
      I5 => \^cols\(19),
      O => \rdata[19]_i_1_n_9\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02FFFFFF02000000"
    )
        port map (
      I0 => \rdata[1]_i_2_n_9\,
      I1 => s_axi_control_ARADDR(0),
      I2 => s_axi_control_ARADDR(1),
      I3 => s_axi_control_ARVALID,
      I4 => \^fsm_onehot_rstate_reg[1]_0\,
      I5 => \^s_axi_control_rdata\(1),
      O => \rdata[1]_i_1_n_9\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3210"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => s_axi_control_ARADDR(2),
      I2 => \rdata[1]_i_3_n_9\,
      I3 => \rdata[1]_i_4_n_9\,
      I4 => \rdata[1]_i_5_n_9\,
      O => \rdata[1]_i_2_n_9\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \int_task_ap_done__0\,
      I1 => \^alpha\(1),
      I2 => \^rows\(1),
      I3 => s_axi_control_ARADDR(5),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata[1]_i_3_n_9\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => p_0_in,
      I1 => \^shift\(1),
      I2 => \^cols\(1),
      I3 => s_axi_control_ARADDR(5),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata[1]_i_4_n_9\
    );
\rdata[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \int_isr_reg_n_9_[1]\,
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(3),
      O => \rdata[1]_i_5_n_9\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^alpha\(20),
      I1 => \^shift\(20),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^rows\(20),
      I5 => \^cols\(20),
      O => \rdata[20]_i_1_n_9\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^alpha\(21),
      I1 => \^shift\(21),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^rows\(21),
      I5 => \^cols\(21),
      O => \rdata[21]_i_1_n_9\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^alpha\(22),
      I1 => \^shift\(22),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^rows\(22),
      I5 => \^cols\(22),
      O => \rdata[22]_i_1_n_9\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^alpha\(23),
      I1 => \^shift\(23),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^rows\(23),
      I5 => \^cols\(23),
      O => \rdata[23]_i_1_n_9\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^alpha\(24),
      I1 => \^shift\(24),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^rows\(24),
      I5 => \^cols\(24),
      O => \rdata[24]_i_1_n_9\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^alpha\(25),
      I1 => \^shift\(25),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^rows\(25),
      I5 => \^cols\(25),
      O => \rdata[25]_i_1_n_9\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^alpha\(26),
      I1 => \^shift\(26),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^rows\(26),
      I5 => \^cols\(26),
      O => \rdata[26]_i_1_n_9\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^alpha\(27),
      I1 => \^shift\(27),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^rows\(27),
      I5 => \^cols\(27),
      O => \rdata[27]_i_1_n_9\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^alpha\(28),
      I1 => \^shift\(28),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^rows\(28),
      I5 => \^cols\(28),
      O => \rdata[28]_i_1_n_9\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^alpha\(29),
      I1 => \^shift\(29),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^rows\(29),
      I5 => \^cols\(29),
      O => \rdata[29]_i_1_n_9\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAAAEEAAAAAA"
    )
        port map (
      I0 => \rdata[2]_i_2_n_9\,
      I1 => \^shift\(2),
      I2 => \^cols\(2),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(3),
      I5 => s_axi_control_ARADDR(5),
      O => \rdata[2]_i_1_n_9\
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000073516240"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => s_axi_control_ARADDR(5),
      I2 => \^rows\(2),
      I3 => \^alpha\(2),
      I4 => p_4_in(2),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[2]_i_2_n_9\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^alpha\(30),
      I1 => \^shift\(30),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^rows\(30),
      I5 => \^cols\(30),
      O => \rdata[30]_i_1_n_9\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA88A"
    )
        port map (
      I0 => ar_hs,
      I1 => s_axi_control_ARADDR(1),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(0),
      I5 => s_axi_control_ARADDR(2),
      O => \rdata[31]_i_1_n_9\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^alpha\(31),
      I1 => \^shift\(31),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^rows\(31),
      I5 => \^cols\(31),
      O => \rdata[31]_i_3_n_9\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAAAEEAAAAAA"
    )
        port map (
      I0 => \rdata[3]_i_2_n_9\,
      I1 => \^shift\(3),
      I2 => \^cols\(3),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(3),
      I5 => s_axi_control_ARADDR(5),
      O => \rdata[3]_i_1_n_9\
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000073516240"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => s_axi_control_ARADDR(5),
      I2 => \^rows\(3),
      I3 => \^alpha\(3),
      I4 => \int_ap_ready__0\,
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[3]_i_2_n_9\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^alpha\(4),
      I1 => \^shift\(4),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^rows\(4),
      I5 => \^cols\(4),
      O => \rdata[4]_i_1_n_9\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^alpha\(5),
      I1 => \^shift\(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^rows\(5),
      I5 => \^cols\(5),
      O => \rdata[5]_i_1_n_9\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^alpha\(6),
      I1 => \^shift\(6),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^rows\(6),
      I5 => \^cols\(6),
      O => \rdata[6]_i_1_n_9\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAAAEEAAAAAA"
    )
        port map (
      I0 => \rdata[7]_i_2_n_9\,
      I1 => \^shift\(7),
      I2 => \^cols\(7),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(3),
      I5 => s_axi_control_ARADDR(5),
      O => \rdata[7]_i_1_n_9\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000073516240"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => s_axi_control_ARADDR(5),
      I2 => \^rows\(7),
      I3 => \^alpha\(7),
      I4 => p_4_in(7),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[7]_i_2_n_9\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^alpha\(8),
      I1 => \^shift\(8),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^rows\(8),
      I5 => \^cols\(8),
      O => \rdata[8]_i_1_n_9\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_control_ARVALID,
      I2 => s_axi_control_ARADDR(1),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[9]_i_1_n_9\
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAAAEEAAAAAA"
    )
        port map (
      I0 => \rdata[9]_i_3_n_9\,
      I1 => \^shift\(9),
      I2 => \^cols\(9),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(3),
      I5 => s_axi_control_ARADDR(5),
      O => \rdata[9]_i_2_n_9\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000073516240"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => s_axi_control_ARADDR(5),
      I2 => \^rows\(9),
      I3 => \^alpha\(9),
      I4 => \^interrupt\,
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[9]_i_3_n_9\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rdata[0]_i_1_n_9\,
      Q => \^s_axi_control_rdata\(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[10]_i_1_n_9\,
      Q => \^s_axi_control_rdata\(10),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[11]_i_1_n_9\,
      Q => \^s_axi_control_rdata\(11),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[12]_i_1_n_9\,
      Q => \^s_axi_control_rdata\(12),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[13]_i_1_n_9\,
      Q => \^s_axi_control_rdata\(13),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[14]_i_1_n_9\,
      Q => \^s_axi_control_rdata\(14),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[15]_i_1_n_9\,
      Q => \^s_axi_control_rdata\(15),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[16]_i_1_n_9\,
      Q => \^s_axi_control_rdata\(16),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[17]_i_1_n_9\,
      Q => \^s_axi_control_rdata\(17),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[18]_i_1_n_9\,
      Q => \^s_axi_control_rdata\(18),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[19]_i_1_n_9\,
      Q => \^s_axi_control_rdata\(19),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rdata[1]_i_1_n_9\,
      Q => \^s_axi_control_rdata\(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[20]_i_1_n_9\,
      Q => \^s_axi_control_rdata\(20),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[21]_i_1_n_9\,
      Q => \^s_axi_control_rdata\(21),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[22]_i_1_n_9\,
      Q => \^s_axi_control_rdata\(22),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[23]_i_1_n_9\,
      Q => \^s_axi_control_rdata\(23),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[24]_i_1_n_9\,
      Q => \^s_axi_control_rdata\(24),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[25]_i_1_n_9\,
      Q => \^s_axi_control_rdata\(25),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[26]_i_1_n_9\,
      Q => \^s_axi_control_rdata\(26),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[27]_i_1_n_9\,
      Q => \^s_axi_control_rdata\(27),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[28]_i_1_n_9\,
      Q => \^s_axi_control_rdata\(28),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[29]_i_1_n_9\,
      Q => \^s_axi_control_rdata\(29),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[2]_i_1_n_9\,
      Q => \^s_axi_control_rdata\(2),
      R => \rdata[9]_i_1_n_9\
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[30]_i_1_n_9\,
      Q => \^s_axi_control_rdata\(30),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[31]_i_3_n_9\,
      Q => \^s_axi_control_rdata\(31),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[3]_i_1_n_9\,
      Q => \^s_axi_control_rdata\(3),
      R => \rdata[9]_i_1_n_9\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[4]_i_1_n_9\,
      Q => \^s_axi_control_rdata\(4),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[5]_i_1_n_9\,
      Q => \^s_axi_control_rdata\(5),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[6]_i_1_n_9\,
      Q => \^s_axi_control_rdata\(6),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[7]_i_1_n_9\,
      Q => \^s_axi_control_rdata\(7),
      R => \rdata[9]_i_1_n_9\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[8]_i_1_n_9\,
      Q => \^s_axi_control_rdata\(8),
      R => \rdata[31]_i_1_n_9\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[9]_i_2_n_9\,
      Q => \^s_axi_control_rdata\(9),
      R => \rdata[9]_i_1_n_9\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_control_AWVALID,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(0),
      Q => \waddr_reg_n_9_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(1),
      Q => \waddr_reg_n_9_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(2),
      Q => \waddr_reg_n_9_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(3),
      Q => \waddr_reg_n_9_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(4),
      Q => \waddr_reg_n_9_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(5),
      Q => \waddr_reg_n_9_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_ShiftReg is
  port (
    \SRL_SIG_reg[1][9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    \buf_reg_201_reg[9]\ : in STD_LOGIC;
    \buf_reg_201_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_ShiftReg : entity is "sobel_accel_fifo_w16_d2_S_ShiftReg";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_ShiftReg;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_ShiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 9 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\buf_reg_201[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \buf_reg_201_reg[9]\,
      I3 => \buf_reg_201_reg[0]\,
      O => \SRL_SIG_reg[1][9]_0\(0)
    );
\buf_reg_201[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \buf_reg_201_reg[9]\,
      I3 => \buf_reg_201_reg[0]\,
      O => \SRL_SIG_reg[1][9]_0\(1)
    );
\buf_reg_201[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \buf_reg_201_reg[9]\,
      I3 => \buf_reg_201_reg[0]\,
      O => \SRL_SIG_reg[1][9]_0\(2)
    );
\buf_reg_201[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \buf_reg_201_reg[9]\,
      I3 => \buf_reg_201_reg[0]\,
      O => \SRL_SIG_reg[1][9]_0\(3)
    );
\buf_reg_201[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \buf_reg_201_reg[9]\,
      I3 => \buf_reg_201_reg[0]\,
      O => \SRL_SIG_reg[1][9]_0\(4)
    );
\buf_reg_201[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \buf_reg_201_reg[9]\,
      I3 => \buf_reg_201_reg[0]\,
      O => \SRL_SIG_reg[1][9]_0\(5)
    );
\buf_reg_201[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \buf_reg_201_reg[9]\,
      I3 => \buf_reg_201_reg[0]\,
      O => \SRL_SIG_reg[1][9]_0\(6)
    );
\buf_reg_201[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \buf_reg_201_reg[9]\,
      I3 => \buf_reg_201_reg[0]\,
      O => \SRL_SIG_reg[1][9]_0\(7)
    );
\buf_reg_201[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \buf_reg_201_reg[9]\,
      I3 => \buf_reg_201_reg[0]\,
      O => \SRL_SIG_reg[1][9]_0\(8)
    );
\buf_reg_201[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \buf_reg_201_reg[9]\,
      I3 => \buf_reg_201_reg[0]\,
      O => \SRL_SIG_reg[1][9]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w24_d2_S_ShiftReg is
  port (
    d1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \cmp_i_i603_i_reg_614_reg[0]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \mOutPtr_reg[1]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_2_0 : in STD_LOGIC;
    cmp_i_i603_i_reg_614 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2_1 : in STD_LOGIC;
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w24_d2_S_ShiftReg : entity is "sobel_accel_fifo_w24_d2_S_ShiftReg";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w24_d2_S_ShiftReg;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w24_d2_S_ShiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\ram_reg_0_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(0),
      I5 => \SRL_SIG_reg[1]_1\(0),
      O => \cmp_i_i603_i_reg_614_reg[0]\(0)
    );
\ram_reg_0_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(8),
      I5 => \SRL_SIG_reg[1]_1\(8),
      O => \cmp_i_i603_i_reg_614_reg[0]\(8)
    );
\ram_reg_0_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(7),
      I4 => \SRL_SIG_reg[1]_1\(7),
      O => \mOutPtr_reg[1]\(7)
    );
ram_reg_0_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(7),
      I4 => \SRL_SIG_reg[1]_1\(7),
      O => d1(7)
    );
\ram_reg_0_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(6),
      I4 => \SRL_SIG_reg[1]_1\(6),
      O => \mOutPtr_reg[1]\(6)
    );
ram_reg_0_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(6),
      I4 => \SRL_SIG_reg[1]_1\(6),
      O => d1(6)
    );
\ram_reg_0_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(5),
      I4 => \SRL_SIG_reg[1]_1\(5),
      O => \mOutPtr_reg[1]\(5)
    );
ram_reg_0_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(5),
      I4 => \SRL_SIG_reg[1]_1\(5),
      O => d1(5)
    );
\ram_reg_0_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(4),
      I4 => \SRL_SIG_reg[1]_1\(4),
      O => \mOutPtr_reg[1]\(4)
    );
ram_reg_0_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(4),
      I4 => \SRL_SIG_reg[1]_1\(4),
      O => d1(4)
    );
\ram_reg_0_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(3),
      I4 => \SRL_SIG_reg[1]_1\(3),
      O => \mOutPtr_reg[1]\(3)
    );
ram_reg_0_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(3),
      I4 => \SRL_SIG_reg[1]_1\(3),
      O => d1(3)
    );
\ram_reg_0_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(2),
      I4 => \SRL_SIG_reg[1]_1\(2),
      O => \mOutPtr_reg[1]\(2)
    );
ram_reg_0_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(2),
      I4 => \SRL_SIG_reg[1]_1\(2),
      O => d1(2)
    );
\ram_reg_0_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(1),
      I4 => \SRL_SIG_reg[1]_1\(1),
      O => \mOutPtr_reg[1]\(1)
    );
ram_reg_0_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(1),
      I4 => \SRL_SIG_reg[1]_1\(1),
      O => d1(1)
    );
\ram_reg_0_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(0),
      I4 => \SRL_SIG_reg[1]_1\(0),
      O => \mOutPtr_reg[1]\(0)
    );
ram_reg_0_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(0),
      I4 => \SRL_SIG_reg[1]_1\(0),
      O => d1(0)
    );
\ram_reg_0_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(8),
      I4 => \SRL_SIG_reg[1]_1\(8),
      O => \mOutPtr_reg[1]\(8)
    );
\ram_reg_0_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(8),
      I4 => \SRL_SIG_reg[1]_1\(8),
      O => d1(8)
    );
\ram_reg_0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(7),
      I5 => \SRL_SIG_reg[1]_1\(7),
      O => \cmp_i_i603_i_reg_614_reg[0]\(7)
    );
\ram_reg_0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(6),
      I5 => \SRL_SIG_reg[1]_1\(6),
      O => \cmp_i_i603_i_reg_614_reg[0]\(6)
    );
\ram_reg_0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(5),
      I5 => \SRL_SIG_reg[1]_1\(5),
      O => \cmp_i_i603_i_reg_614_reg[0]\(5)
    );
\ram_reg_0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(4),
      I5 => \SRL_SIG_reg[1]_1\(4),
      O => \cmp_i_i603_i_reg_614_reg[0]\(4)
    );
\ram_reg_0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(3),
      I5 => \SRL_SIG_reg[1]_1\(3),
      O => \cmp_i_i603_i_reg_614_reg[0]\(3)
    );
\ram_reg_0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(2),
      I5 => \SRL_SIG_reg[1]_1\(2),
      O => \cmp_i_i603_i_reg_614_reg[0]\(2)
    );
\ram_reg_0_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(1),
      I5 => \SRL_SIG_reg[1]_1\(1),
      O => \cmp_i_i603_i_reg_614_reg[0]\(1)
    );
ram_reg_1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(16),
      I4 => \SRL_SIG_reg[1]_1\(16),
      O => d1(16)
    );
\ram_reg_1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(16),
      I5 => \SRL_SIG_reg[1]_1\(16),
      O => \cmp_i_i603_i_reg_614_reg[0]\(16)
    );
\ram_reg_1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(16),
      I4 => \SRL_SIG_reg[1]_1\(16),
      O => \mOutPtr_reg[1]\(16)
    );
ram_reg_1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(15),
      I4 => \SRL_SIG_reg[1]_1\(15),
      O => d1(15)
    );
\ram_reg_1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(15),
      I5 => \SRL_SIG_reg[1]_1\(15),
      O => \cmp_i_i603_i_reg_614_reg[0]\(15)
    );
\ram_reg_1_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(15),
      I4 => \SRL_SIG_reg[1]_1\(15),
      O => \mOutPtr_reg[1]\(15)
    );
ram_reg_1_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(14),
      I4 => \SRL_SIG_reg[1]_1\(14),
      O => d1(14)
    );
\ram_reg_1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(14),
      I5 => \SRL_SIG_reg[1]_1\(14),
      O => \cmp_i_i603_i_reg_614_reg[0]\(14)
    );
\ram_reg_1_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(14),
      I4 => \SRL_SIG_reg[1]_1\(14),
      O => \mOutPtr_reg[1]\(14)
    );
ram_reg_1_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(13),
      I4 => \SRL_SIG_reg[1]_1\(13),
      O => d1(13)
    );
\ram_reg_1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(13),
      I5 => \SRL_SIG_reg[1]_1\(13),
      O => \cmp_i_i603_i_reg_614_reg[0]\(13)
    );
\ram_reg_1_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(13),
      I4 => \SRL_SIG_reg[1]_1\(13),
      O => \mOutPtr_reg[1]\(13)
    );
ram_reg_1_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(12),
      I4 => \SRL_SIG_reg[1]_1\(12),
      O => d1(12)
    );
\ram_reg_1_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(12),
      I5 => \SRL_SIG_reg[1]_1\(12),
      O => \cmp_i_i603_i_reg_614_reg[0]\(12)
    );
\ram_reg_1_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(12),
      I4 => \SRL_SIG_reg[1]_1\(12),
      O => \mOutPtr_reg[1]\(12)
    );
ram_reg_1_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(11),
      I4 => \SRL_SIG_reg[1]_1\(11),
      O => d1(11)
    );
\ram_reg_1_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(11),
      I5 => \SRL_SIG_reg[1]_1\(11),
      O => \cmp_i_i603_i_reg_614_reg[0]\(11)
    );
\ram_reg_1_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(11),
      I4 => \SRL_SIG_reg[1]_1\(11),
      O => \mOutPtr_reg[1]\(11)
    );
ram_reg_1_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(10),
      I4 => \SRL_SIG_reg[1]_1\(10),
      O => d1(10)
    );
\ram_reg_1_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(10),
      I5 => \SRL_SIG_reg[1]_1\(10),
      O => \cmp_i_i603_i_reg_614_reg[0]\(10)
    );
\ram_reg_1_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(10),
      I4 => \SRL_SIG_reg[1]_1\(10),
      O => \mOutPtr_reg[1]\(10)
    );
ram_reg_1_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(9),
      I4 => \SRL_SIG_reg[1]_1\(9),
      O => d1(9)
    );
\ram_reg_1_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(9),
      I5 => \SRL_SIG_reg[1]_1\(9),
      O => \cmp_i_i603_i_reg_614_reg[0]\(9)
    );
\ram_reg_1_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(9),
      I4 => \SRL_SIG_reg[1]_1\(9),
      O => \mOutPtr_reg[1]\(9)
    );
ram_reg_1_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(17),
      I4 => \SRL_SIG_reg[1]_1\(17),
      O => d1(17)
    );
\ram_reg_1_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(17),
      I5 => \SRL_SIG_reg[1]_1\(17),
      O => \cmp_i_i603_i_reg_614_reg[0]\(17)
    );
\ram_reg_1_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(17),
      I4 => \SRL_SIG_reg[1]_1\(17),
      O => \mOutPtr_reg[1]\(17)
    );
ram_reg_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(23),
      I4 => \SRL_SIG_reg[1]_1\(23),
      O => d1(23)
    );
\ram_reg_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(23),
      I5 => \SRL_SIG_reg[1]_1\(23),
      O => \cmp_i_i603_i_reg_614_reg[0]\(23)
    );
\ram_reg_2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(23),
      I4 => \SRL_SIG_reg[1]_1\(23),
      O => \mOutPtr_reg[1]\(23)
    );
ram_reg_2_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(22),
      I4 => \SRL_SIG_reg[1]_1\(22),
      O => d1(22)
    );
\ram_reg_2_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(22),
      I5 => \SRL_SIG_reg[1]_1\(22),
      O => \cmp_i_i603_i_reg_614_reg[0]\(22)
    );
\ram_reg_2_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(22),
      I4 => \SRL_SIG_reg[1]_1\(22),
      O => \mOutPtr_reg[1]\(22)
    );
ram_reg_2_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(21),
      I4 => \SRL_SIG_reg[1]_1\(21),
      O => d1(21)
    );
\ram_reg_2_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(21),
      I5 => \SRL_SIG_reg[1]_1\(21),
      O => \cmp_i_i603_i_reg_614_reg[0]\(21)
    );
\ram_reg_2_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(21),
      I4 => \SRL_SIG_reg[1]_1\(21),
      O => \mOutPtr_reg[1]\(21)
    );
ram_reg_2_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(20),
      I4 => \SRL_SIG_reg[1]_1\(20),
      O => d1(20)
    );
\ram_reg_2_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(20),
      I5 => \SRL_SIG_reg[1]_1\(20),
      O => \cmp_i_i603_i_reg_614_reg[0]\(20)
    );
\ram_reg_2_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(20),
      I4 => \SRL_SIG_reg[1]_1\(20),
      O => \mOutPtr_reg[1]\(20)
    );
ram_reg_2_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(19),
      I4 => \SRL_SIG_reg[1]_1\(19),
      O => d1(19)
    );
\ram_reg_2_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(19),
      I5 => \SRL_SIG_reg[1]_1\(19),
      O => \cmp_i_i603_i_reg_614_reg[0]\(19)
    );
\ram_reg_2_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(19),
      I4 => \SRL_SIG_reg[1]_1\(19),
      O => \mOutPtr_reg[1]\(19)
    );
ram_reg_2_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(18),
      I4 => \SRL_SIG_reg[1]_1\(18),
      O => d1(18)
    );
\ram_reg_2_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080080880000"
    )
        port map (
      I0 => cmp_i_i603_i_reg_614,
      I1 => Q(0),
      I2 => ram_reg_0,
      I3 => ram_reg_2_0,
      I4 => \SRL_SIG_reg[0]_0\(18),
      I5 => \SRL_SIG_reg[1]_1\(18),
      O => \cmp_i_i603_i_reg_614_reg[0]\(18)
    );
\ram_reg_2_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => ram_reg_2_1,
      I1 => ram_reg_0,
      I2 => ram_reg_2_0,
      I3 => \SRL_SIG_reg[0]_0\(18),
      I4 => \SRL_SIG_reg[1]_1\(18),
      O => \mOutPtr_reg[1]\(18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg is
  port (
    \SRL_SIG_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    push : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg : entity is "sobel_accel_fifo_w32_d2_S_ShiftReg";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\height_reg_73[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(0)
    );
\height_reg_73[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(10)
    );
\height_reg_73[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(11)
    );
\height_reg_73[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(12)
    );
\height_reg_73[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(13)
    );
\height_reg_73[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(14)
    );
\height_reg_73[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(15)
    );
\height_reg_73[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(1)
    );
\height_reg_73[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(2)
    );
\height_reg_73[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(3)
    );
\height_reg_73[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(4)
    );
\height_reg_73[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(5)
    );
\height_reg_73[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(6)
    );
\height_reg_73[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(7)
    );
\height_reg_73[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(8)
    );
\height_reg_73[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_13 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    push : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    \mOutPtr_reg[1]\ : out STD_LOGIC;
    addr : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_mat_cols_c15_channel_empty_n : in STD_LOGIC;
    start_once_reg_reg : in STD_LOGIC;
    start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_once_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_mat_rows_c14_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_in_mat_rows_c14_channel : in STD_LOGIC;
    \SRL_SIG_reg[0][31]_0\ : in STD_LOGIC;
    Block_entry2_proc_U0_ap_start : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_13 : entity is "sobel_accel_fifo_w32_d2_S_ShiftReg";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_13;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_13 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ap_CS_fsm[2]_i_10__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_11__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_12__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_14_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_15_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_16_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_17_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_18__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_19__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_20__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_21_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_23_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_24_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_25_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_26_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_27_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_28_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_29_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_30_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_31_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_32_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_33_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_34_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_35_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_36_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_37_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_38_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_8_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_9_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_13_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_13_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_13_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_13_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_22_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_22_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_22_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_22_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4_n_9\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[2]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[2]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[2]_i_13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[2]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[2]_i_22\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[2]_i_4\ : label is 11;
begin
  CO(0) <= \^co\(0);
  D(15 downto 0) <= \^d\(15 downto 0);
  push <= \^push\;
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(0)
    );
\SRL_SIG[0][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(10)
    );
\SRL_SIG[0][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(11)
    );
\SRL_SIG[0][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(12)
    );
\SRL_SIG[0][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(13)
    );
\SRL_SIG[0][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(14)
    );
\SRL_SIG[0][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(15)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(1)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(2)
    );
\SRL_SIG[0][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => in_mat_rows_c14_channel_full_n,
      I1 => ap_sync_reg_channel_write_in_mat_rows_c14_channel,
      I2 => \SRL_SIG_reg[0][31]_0\,
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^push\
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(3)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(6)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(7)
    );
\SRL_SIG[0][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(8)
    );
\SRL_SIG[0][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(24),
      Q => \SRL_SIG_reg[0]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(25),
      Q => \SRL_SIG_reg[0]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(26),
      Q => \SRL_SIG_reg[0]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(27),
      Q => \SRL_SIG_reg[0]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(28),
      Q => \SRL_SIG_reg[0]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(29),
      Q => \SRL_SIG_reg[0]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(30),
      Q => \SRL_SIG_reg[0]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(31),
      Q => \SRL_SIG_reg[0]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(24),
      Q => \SRL_SIG_reg[1]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(25),
      Q => \SRL_SIG_reg[1]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(26),
      Q => \SRL_SIG_reg[1]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(27),
      Q => \SRL_SIG_reg[1]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(28),
      Q => \SRL_SIG_reg[1]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(29),
      Q => \SRL_SIG_reg[1]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(30),
      Q => \SRL_SIG_reg[1]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(31),
      Q => \SRL_SIG_reg[1]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\ap_CS_fsm[2]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(28),
      I1 => \SRL_SIG_reg[1]_1\(28),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(29),
      I5 => \SRL_SIG_reg[1]_1\(29),
      O => \ap_CS_fsm[2]_i_10__0_n_9\
    );
\ap_CS_fsm[2]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(26),
      I1 => \SRL_SIG_reg[1]_1\(26),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(27),
      I5 => \SRL_SIG_reg[1]_1\(27),
      O => \ap_CS_fsm[2]_i_11__0_n_9\
    );
\ap_CS_fsm[2]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(24),
      I1 => \SRL_SIG_reg[1]_1\(24),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(25),
      I5 => \SRL_SIG_reg[1]_1\(25),
      O => \ap_CS_fsm[2]_i_12__0_n_9\
    );
\ap_CS_fsm[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(22),
      I1 => \SRL_SIG_reg[0]_0\(22),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(23),
      I5 => \SRL_SIG_reg[1]_1\(23),
      O => \ap_CS_fsm[2]_i_14_n_9\
    );
\ap_CS_fsm[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(20),
      I1 => \SRL_SIG_reg[0]_0\(20),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(21),
      I5 => \SRL_SIG_reg[1]_1\(21),
      O => \ap_CS_fsm[2]_i_15_n_9\
    );
\ap_CS_fsm[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(18),
      I1 => \SRL_SIG_reg[0]_0\(18),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(19),
      I5 => \SRL_SIG_reg[1]_1\(19),
      O => \ap_CS_fsm[2]_i_16_n_9\
    );
\ap_CS_fsm[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(16),
      I1 => \SRL_SIG_reg[0]_0\(16),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(17),
      I5 => \SRL_SIG_reg[1]_1\(17),
      O => \ap_CS_fsm[2]_i_17_n_9\
    );
\ap_CS_fsm[2]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(22),
      I1 => \SRL_SIG_reg[1]_1\(22),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(23),
      I5 => \SRL_SIG_reg[1]_1\(23),
      O => \ap_CS_fsm[2]_i_18__0_n_9\
    );
\ap_CS_fsm[2]_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(20),
      I1 => \SRL_SIG_reg[1]_1\(20),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(21),
      I5 => \SRL_SIG_reg[1]_1\(21),
      O => \ap_CS_fsm[2]_i_19__0_n_9\
    );
\ap_CS_fsm[2]_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(18),
      I1 => \SRL_SIG_reg[1]_1\(18),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(19),
      I5 => \SRL_SIG_reg[1]_1\(19),
      O => \ap_CS_fsm[2]_i_20__0_n_9\
    );
\ap_CS_fsm[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(16),
      I1 => \SRL_SIG_reg[1]_1\(16),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(17),
      I5 => \SRL_SIG_reg[1]_1\(17),
      O => \ap_CS_fsm[2]_i_21_n_9\
    );
\ap_CS_fsm[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(15),
      I5 => \SRL_SIG_reg[1]_1\(15),
      O => \ap_CS_fsm[2]_i_23_n_9\
    );
\ap_CS_fsm[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(13),
      I5 => \SRL_SIG_reg[1]_1\(13),
      O => \ap_CS_fsm[2]_i_24_n_9\
    );
\ap_CS_fsm[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => addr,
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \SRL_SIG_reg[1]_1\(10),
      I3 => \out\(10),
      I4 => \out\(11),
      I5 => \^d\(11),
      O => \ap_CS_fsm[2]_i_25_n_9\
    );
\ap_CS_fsm[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => addr,
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \SRL_SIG_reg[1]_1\(8),
      I3 => \out\(8),
      I4 => \out\(9),
      I5 => \^d\(9),
      O => \ap_CS_fsm[2]_i_26_n_9\
    );
\ap_CS_fsm[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(14),
      I1 => \SRL_SIG_reg[1]_1\(14),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(15),
      I5 => \SRL_SIG_reg[1]_1\(15),
      O => \ap_CS_fsm[2]_i_27_n_9\
    );
\ap_CS_fsm[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(12),
      I1 => \SRL_SIG_reg[1]_1\(12),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(13),
      I5 => \SRL_SIG_reg[1]_1\(13),
      O => \ap_CS_fsm[2]_i_28_n_9\
    );
\ap_CS_fsm[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => addr,
      I3 => \out\(10),
      I4 => \^d\(11),
      I5 => \out\(11),
      O => \ap_CS_fsm[2]_i_29_n_9\
    );
\ap_CS_fsm[2]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => addr,
      I3 => \out\(8),
      I4 => \^d\(9),
      I5 => \out\(9),
      O => \ap_CS_fsm[2]_i_30_n_9\
    );
\ap_CS_fsm[2]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => addr,
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \SRL_SIG_reg[1]_1\(6),
      I3 => \out\(6),
      I4 => \out\(7),
      I5 => \^d\(7),
      O => \ap_CS_fsm[2]_i_31_n_9\
    );
\ap_CS_fsm[2]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => addr,
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \SRL_SIG_reg[1]_1\(4),
      I3 => \out\(4),
      I4 => \out\(5),
      I5 => \^d\(5),
      O => \ap_CS_fsm[2]_i_32_n_9\
    );
\ap_CS_fsm[2]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => addr,
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \SRL_SIG_reg[1]_1\(2),
      I3 => \out\(2),
      I4 => \out\(3),
      I5 => \^d\(3),
      O => \ap_CS_fsm[2]_i_33_n_9\
    );
\ap_CS_fsm[2]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => addr,
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[1]_1\(0),
      I3 => \out\(0),
      I4 => \out\(1),
      I5 => \^d\(1),
      O => \ap_CS_fsm[2]_i_34_n_9\
    );
\ap_CS_fsm[2]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => addr,
      I3 => \out\(6),
      I4 => \^d\(7),
      I5 => \out\(7),
      O => \ap_CS_fsm[2]_i_35_n_9\
    );
\ap_CS_fsm[2]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => addr,
      I3 => \out\(4),
      I4 => \^d\(5),
      I5 => \out\(5),
      O => \ap_CS_fsm[2]_i_36_n_9\
    );
\ap_CS_fsm[2]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => addr,
      I3 => \out\(2),
      I4 => \^d\(3),
      I5 => \out\(3),
      O => \ap_CS_fsm[2]_i_37_n_9\
    );
\ap_CS_fsm[2]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => addr,
      I3 => \out\(0),
      I4 => \^d\(1),
      I5 => \out\(1),
      O => \ap_CS_fsm[2]_i_38_n_9\
    );
\ap_CS_fsm[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0AA0C00ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(30),
      I1 => \SRL_SIG_reg[1]_1\(30),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(31),
      I5 => \SRL_SIG_reg[1]_1\(31),
      O => \ap_CS_fsm[2]_i_5__0_n_9\
    );
\ap_CS_fsm[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(28),
      I1 => \SRL_SIG_reg[0]_0\(28),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(29),
      I5 => \SRL_SIG_reg[1]_1\(29),
      O => \ap_CS_fsm[2]_i_6_n_9\
    );
\ap_CS_fsm[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(26),
      I1 => \SRL_SIG_reg[0]_0\(26),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(27),
      I5 => \SRL_SIG_reg[1]_1\(27),
      O => \ap_CS_fsm[2]_i_7_n_9\
    );
\ap_CS_fsm[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(24),
      I1 => \SRL_SIG_reg[0]_0\(24),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(25),
      I5 => \SRL_SIG_reg[1]_1\(25),
      O => \ap_CS_fsm[2]_i_8_n_9\
    );
\ap_CS_fsm[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(30),
      I1 => \SRL_SIG_reg[1]_1\(30),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(31),
      I5 => \SRL_SIG_reg[1]_1\(31),
      O => \ap_CS_fsm[2]_i_9_n_9\
    );
\ap_CS_fsm_reg[2]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[2]_i_22_n_9\,
      CO(3) => \ap_CS_fsm_reg[2]_i_13_n_9\,
      CO(2) => \ap_CS_fsm_reg[2]_i_13_n_10\,
      CO(1) => \ap_CS_fsm_reg[2]_i_13_n_11\,
      CO(0) => \ap_CS_fsm_reg[2]_i_13_n_12\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[2]_i_23_n_9\,
      DI(2) => \ap_CS_fsm[2]_i_24_n_9\,
      DI(1) => \ap_CS_fsm[2]_i_25_n_9\,
      DI(0) => \ap_CS_fsm[2]_i_26_n_9\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_27_n_9\,
      S(2) => \ap_CS_fsm[2]_i_28_n_9\,
      S(1) => \ap_CS_fsm[2]_i_29_n_9\,
      S(0) => \ap_CS_fsm[2]_i_30_n_9\
    );
\ap_CS_fsm_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[2]_i_4_n_9\,
      CO(3) => \^co\(0),
      CO(2) => \ap_CS_fsm_reg[2]_i_2_n_10\,
      CO(1) => \ap_CS_fsm_reg[2]_i_2_n_11\,
      CO(0) => \ap_CS_fsm_reg[2]_i_2_n_12\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[2]_i_5__0_n_9\,
      DI(2) => \ap_CS_fsm[2]_i_6_n_9\,
      DI(1) => \ap_CS_fsm[2]_i_7_n_9\,
      DI(0) => \ap_CS_fsm[2]_i_8_n_9\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_9_n_9\,
      S(2) => \ap_CS_fsm[2]_i_10__0_n_9\,
      S(1) => \ap_CS_fsm[2]_i_11__0_n_9\,
      S(0) => \ap_CS_fsm[2]_i_12__0_n_9\
    );
\ap_CS_fsm_reg[2]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[2]_i_22_n_9\,
      CO(2) => \ap_CS_fsm_reg[2]_i_22_n_10\,
      CO(1) => \ap_CS_fsm_reg[2]_i_22_n_11\,
      CO(0) => \ap_CS_fsm_reg[2]_i_22_n_12\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[2]_i_31_n_9\,
      DI(2) => \ap_CS_fsm[2]_i_32_n_9\,
      DI(1) => \ap_CS_fsm[2]_i_33_n_9\,
      DI(0) => \ap_CS_fsm[2]_i_34_n_9\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_35_n_9\,
      S(2) => \ap_CS_fsm[2]_i_36_n_9\,
      S(1) => \ap_CS_fsm[2]_i_37_n_9\,
      S(0) => \ap_CS_fsm[2]_i_38_n_9\
    );
\ap_CS_fsm_reg[2]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[2]_i_13_n_9\,
      CO(3) => \ap_CS_fsm_reg[2]_i_4_n_9\,
      CO(2) => \ap_CS_fsm_reg[2]_i_4_n_10\,
      CO(1) => \ap_CS_fsm_reg[2]_i_4_n_11\,
      CO(0) => \ap_CS_fsm_reg[2]_i_4_n_12\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[2]_i_14_n_9\,
      DI(2) => \ap_CS_fsm[2]_i_15_n_9\,
      DI(1) => \ap_CS_fsm[2]_i_16_n_9\,
      DI(0) => \ap_CS_fsm[2]_i_17_n_9\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_18__0_n_9\,
      S(2) => \ap_CS_fsm[2]_i_19__0_n_9\,
      S(1) => \ap_CS_fsm[2]_i_20__0_n_9\,
      S(0) => \ap_CS_fsm[2]_i_21_n_9\
    );
\empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEF0000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => start_once_reg_reg_0(0),
      I3 => \^co\(0),
      I4 => start_once_reg_reg,
      I5 => \^push\,
      O => \mOutPtr_reg[1]\
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20DFDF20"
    )
        port map (
      I0 => start_once_reg_reg_0(0),
      I1 => \^co\(0),
      I2 => start_once_reg_reg,
      I3 => \^push\,
      I4 => mOutPtr(0),
      O => \ap_CS_fsm_reg[1]\
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77E7777788188888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^push\,
      I2 => start_once_reg_reg,
      I3 => \^co\(0),
      I4 => start_once_reg_reg_0(0),
      I5 => mOutPtr(1),
      O => \mOutPtr_reg[0]\
    );
start_once_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF800000FF80FF80"
    )
        port map (
      I0 => in_mat_cols_c15_channel_empty_n,
      I1 => start_once_reg_reg,
      I2 => start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n,
      I3 => start_once_reg,
      I4 => \^co\(0),
      I5 => start_once_reg_reg_0(0),
      O => empty_n_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_14 is
  port (
    \SRL_SIG_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    push : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_14 : entity is "sobel_accel_fifo_w32_d2_S_ShiftReg";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_14;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_14 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\width_reg_68[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(0)
    );
\width_reg_68[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(10)
    );
\width_reg_68[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(11)
    );
\width_reg_68[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(12)
    );
\width_reg_68[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(13)
    );
\width_reg_68[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(14)
    );
\width_reg_68[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(15)
    );
\width_reg_68[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(1)
    );
\width_reg_68[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(2)
    );
\width_reg_68[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(3)
    );
\width_reg_68[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(4)
    );
\width_reg_68[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(5)
    );
\width_reg_68[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(6)
    );
\width_reg_68[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(7)
    );
\width_reg_68[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(8)
    );
\width_reg_68[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_15 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[1][22]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][30]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][22]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][30]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    push : out STD_LOGIC;
    \SRL_SIG_reg[0][11]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    icmp_ln81_fu_107_p2_carry : in STD_LOGIC;
    \icmp_ln81_fu_107_p2_carry__0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_loop_init : in STD_LOGIC;
    icmp_ln81_fu_107_p2_carry_0 : in STD_LOGIC;
    icmp_ln81_fu_107_p2_carry_1 : in STD_LOGIC;
    icmp_ln81_fu_107_p2_carry_2 : in STD_LOGIC;
    icmp_ln81_fu_107_p2_carry_3 : in STD_LOGIC;
    \icmp_ln81_fu_107_p2_carry__0_0\ : in STD_LOGIC;
    \icmp_ln81_fu_107_p2_carry__0_1\ : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_mat_cols_c15_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_in_mat_cols_c15_channel : in STD_LOGIC;
    \SRL_SIG_reg[0][31]_0\ : in STD_LOGIC;
    Block_entry2_proc_U0_ap_start : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_15 : entity is "sobel_accel_fifo_w32_d2_S_ShiftReg";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_15;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_15 is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^srl_sig_reg[0][11]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^push\ : STD_LOGIC;
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  \SRL_SIG_reg[0][11]_0\(5 downto 0) <= \^srl_sig_reg[0][11]_0\(5 downto 0);
  push <= \^push\;
\SRL_SIG[0][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(0)
    );
\SRL_SIG[0][10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(10)
    );
\SRL_SIG[0][11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^srl_sig_reg[0][11]_0\(5),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(11)
    );
\SRL_SIG[0][12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(12)
    );
\SRL_SIG[0][13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(13)
    );
\SRL_SIG[0][14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(14)
    );
\SRL_SIG[0][15]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(15)
    );
\SRL_SIG[0][1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^srl_sig_reg[0][11]_0\(0),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(1)
    );
\SRL_SIG[0][2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(2)
    );
\SRL_SIG[0][31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => in_mat_cols_c15_channel_full_n,
      I1 => ap_sync_reg_channel_write_in_mat_cols_c15_channel,
      I2 => \SRL_SIG_reg[0][31]_0\,
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^push\
    );
\SRL_SIG[0][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^srl_sig_reg[0][11]_0\(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(3)
    );
\SRL_SIG[0][4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(4)
    );
\SRL_SIG[0][5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^srl_sig_reg[0][11]_0\(2),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(5)
    );
\SRL_SIG[0][6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(6)
    );
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^srl_sig_reg[0][11]_0\(3),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(7)
    );
\SRL_SIG[0][8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(8)
    );
\SRL_SIG[0][9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^srl_sig_reg[0][11]_0\(4),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(11),
      Q => \^srl_sig_reg[0][11]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(1),
      Q => \^srl_sig_reg[0][11]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(24),
      Q => \SRL_SIG_reg[0]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(25),
      Q => \SRL_SIG_reg[0]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(26),
      Q => \SRL_SIG_reg[0]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(27),
      Q => \SRL_SIG_reg[0]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(28),
      Q => \SRL_SIG_reg[0]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(29),
      Q => \SRL_SIG_reg[0]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(30),
      Q => \SRL_SIG_reg[0]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(31),
      Q => \SRL_SIG_reg[0]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(3),
      Q => \^srl_sig_reg[0][11]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(5),
      Q => \^srl_sig_reg[0][11]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(7),
      Q => \^srl_sig_reg[0][11]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(9),
      Q => \^srl_sig_reg[0][11]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \^srl_sig_reg[0][11]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \^srl_sig_reg[0][11]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(24),
      Q => \SRL_SIG_reg[1]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(25),
      Q => \SRL_SIG_reg[1]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(26),
      Q => \SRL_SIG_reg[1]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(27),
      Q => \SRL_SIG_reg[1]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(28),
      Q => \SRL_SIG_reg[1]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(29),
      Q => \SRL_SIG_reg[1]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(30),
      Q => \SRL_SIG_reg[1]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(31),
      Q => \SRL_SIG_reg[1]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \^srl_sig_reg[0][11]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \^srl_sig_reg[0][11]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \^srl_sig_reg[0][11]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \^srl_sig_reg[0][11]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\icmp_ln81_fu_107_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(15),
      I5 => \SRL_SIG_reg[1]_1\(15),
      O => DI(1)
    );
\icmp_ln81_fu_107_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(13),
      I5 => \SRL_SIG_reg[1]_1\(13),
      O => DI(0)
    );
\icmp_ln81_fu_107_p2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(14),
      I1 => \SRL_SIG_reg[1]_1\(14),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(15),
      I5 => \SRL_SIG_reg[1]_1\(15),
      O => \SRL_SIG_reg[0][14]_0\(3)
    );
\icmp_ln81_fu_107_p2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(12),
      I1 => \SRL_SIG_reg[1]_1\(12),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(13),
      I5 => \SRL_SIG_reg[1]_1\(13),
      O => \SRL_SIG_reg[0][14]_0\(2)
    );
\icmp_ln81_fu_107_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5353AC5300000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => icmp_ln81_fu_107_p2_carry,
      I3 => \icmp_ln81_fu_107_p2_carry__0\(5),
      I4 => ap_loop_init,
      I5 => \icmp_ln81_fu_107_p2_carry__0_1\,
      O => \SRL_SIG_reg[0][14]_0\(1)
    );
\icmp_ln81_fu_107_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5353AC5300000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => icmp_ln81_fu_107_p2_carry,
      I3 => \icmp_ln81_fu_107_p2_carry__0\(4),
      I4 => ap_loop_init,
      I5 => \icmp_ln81_fu_107_p2_carry__0_0\,
      O => \SRL_SIG_reg[0][14]_0\(0)
    );
\icmp_ln81_fu_107_p2_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(22),
      I1 => \SRL_SIG_reg[0]_0\(22),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(23),
      I5 => \SRL_SIG_reg[1]_1\(23),
      O => \SRL_SIG_reg[1][22]_0\(3)
    );
\icmp_ln81_fu_107_p2_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(20),
      I1 => \SRL_SIG_reg[0]_0\(20),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(21),
      I5 => \SRL_SIG_reg[1]_1\(21),
      O => \SRL_SIG_reg[1][22]_0\(2)
    );
\icmp_ln81_fu_107_p2_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(18),
      I1 => \SRL_SIG_reg[0]_0\(18),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(19),
      I5 => \SRL_SIG_reg[1]_1\(19),
      O => \SRL_SIG_reg[1][22]_0\(1)
    );
\icmp_ln81_fu_107_p2_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(16),
      I1 => \SRL_SIG_reg[0]_0\(16),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(17),
      I5 => \SRL_SIG_reg[1]_1\(17),
      O => \SRL_SIG_reg[1][22]_0\(0)
    );
\icmp_ln81_fu_107_p2_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(22),
      I1 => \SRL_SIG_reg[1]_1\(22),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(23),
      I5 => \SRL_SIG_reg[1]_1\(23),
      O => \SRL_SIG_reg[0][22]_0\(3)
    );
\icmp_ln81_fu_107_p2_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(20),
      I1 => \SRL_SIG_reg[1]_1\(20),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(21),
      I5 => \SRL_SIG_reg[1]_1\(21),
      O => \SRL_SIG_reg[0][22]_0\(2)
    );
\icmp_ln81_fu_107_p2_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(18),
      I1 => \SRL_SIG_reg[1]_1\(18),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(19),
      I5 => \SRL_SIG_reg[1]_1\(19),
      O => \SRL_SIG_reg[0][22]_0\(1)
    );
\icmp_ln81_fu_107_p2_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(16),
      I1 => \SRL_SIG_reg[1]_1\(16),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(17),
      I5 => \SRL_SIG_reg[1]_1\(17),
      O => \SRL_SIG_reg[0][22]_0\(0)
    );
\icmp_ln81_fu_107_p2_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0AA0C00ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(30),
      I1 => \SRL_SIG_reg[1]_1\(30),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(31),
      I5 => \SRL_SIG_reg[1]_1\(31),
      O => \SRL_SIG_reg[0][30]_0\(3)
    );
\icmp_ln81_fu_107_p2_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(28),
      I1 => \SRL_SIG_reg[0]_0\(28),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(29),
      I5 => \SRL_SIG_reg[1]_1\(29),
      O => \SRL_SIG_reg[0][30]_0\(2)
    );
\icmp_ln81_fu_107_p2_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(26),
      I1 => \SRL_SIG_reg[0]_0\(26),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(27),
      I5 => \SRL_SIG_reg[1]_1\(27),
      O => \SRL_SIG_reg[0][30]_0\(1)
    );
\icmp_ln81_fu_107_p2_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(24),
      I1 => \SRL_SIG_reg[0]_0\(24),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(25),
      I5 => \SRL_SIG_reg[1]_1\(25),
      O => \SRL_SIG_reg[0][30]_0\(0)
    );
\icmp_ln81_fu_107_p2_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(30),
      I1 => \SRL_SIG_reg[1]_1\(30),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(31),
      I5 => \SRL_SIG_reg[1]_1\(31),
      O => \SRL_SIG_reg[0][30]_1\(3)
    );
\icmp_ln81_fu_107_p2_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(28),
      I1 => \SRL_SIG_reg[1]_1\(28),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(29),
      I5 => \SRL_SIG_reg[1]_1\(29),
      O => \SRL_SIG_reg[0][30]_1\(2)
    );
\icmp_ln81_fu_107_p2_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(26),
      I1 => \SRL_SIG_reg[1]_1\(26),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(27),
      I5 => \SRL_SIG_reg[1]_1\(27),
      O => \SRL_SIG_reg[0][30]_1\(1)
    );
\icmp_ln81_fu_107_p2_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(24),
      I1 => \SRL_SIG_reg[1]_1\(24),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(25),
      I5 => \SRL_SIG_reg[1]_1\(25),
      O => \SRL_SIG_reg[0][30]_1\(0)
    );
icmp_ln81_fu_107_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5353AC5300000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => icmp_ln81_fu_107_p2_carry,
      I3 => \icmp_ln81_fu_107_p2_carry__0\(3),
      I4 => ap_loop_init,
      I5 => icmp_ln81_fu_107_p2_carry_3,
      O => S(3)
    );
icmp_ln81_fu_107_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5353AC5300000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => icmp_ln81_fu_107_p2_carry,
      I3 => \icmp_ln81_fu_107_p2_carry__0\(2),
      I4 => ap_loop_init,
      I5 => icmp_ln81_fu_107_p2_carry_2,
      O => S(2)
    );
icmp_ln81_fu_107_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5353AC5300000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => icmp_ln81_fu_107_p2_carry,
      I3 => \icmp_ln81_fu_107_p2_carry__0\(1),
      I4 => ap_loop_init,
      I5 => icmp_ln81_fu_107_p2_carry_1,
      O => S(1)
    );
icmp_ln81_fu_107_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5353AC5300000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => icmp_ln81_fu_107_p2_carry,
      I3 => \icmp_ln81_fu_107_p2_carry__0\(0),
      I4 => ap_loop_init,
      I5 => icmp_ln81_fu_107_p2_carry_0,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d4_S_ShiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d4_S_ShiftReg : entity is "sobel_accel_fifo_w32_d4_S_ShiftReg";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d4_S_ShiftReg;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d4_S_ShiftReg is
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3\ : label is "soft_lutpair319";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\p_dstgx_rows_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d4_S_ShiftReg_11 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d4_S_ShiftReg_11 : entity is "sobel_accel_fifo_w32_d4_S_ShiftReg";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d4_S_ShiftReg_11;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d4_S_ShiftReg_11 is
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__0\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3__0\ : label is "soft_lutpair317";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\p_dstgx_cols_channel_U/U_sobel_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_ShiftReg is
  port (
    sel : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \height_reg_165_reg[0]\ : in STD_LOGIC;
    ap_sync_reg_channel_write_p_dst_rows_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \height_reg_165_reg[0]_0\ : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_ShiftReg : entity is "sobel_accel_fifo_w32_d5_S_ShiftReg";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_ShiftReg;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_ShiftReg is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sel\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__0\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_4__0\ : label is "soft_lutpair315";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\p_dst_rows_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
  sel <= \^sel\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => \height_reg_165_reg[0]\,
      I1 => ap_sync_reg_channel_write_p_dst_rows_channel,
      I2 => ap_done_reg,
      I3 => \height_reg_165_reg[0]_0\,
      O => \^sel\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_ShiftReg_12 is
  port (
    sel : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \width_reg_160_reg[0]\ : in STD_LOGIC;
    ap_sync_reg_channel_write_p_dst_cols_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \width_reg_160_reg[0]_0\ : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_ShiftReg_12 : entity is "sobel_accel_fifo_w32_d5_S_ShiftReg";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_ShiftReg_12;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_ShiftReg_12 is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sel\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_4__1\ : label is "soft_lutpair312";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\p_dst_cols_channel_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
  sel <= \^sel\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => \width_reg_160_reg[0]\,
      I1 => ap_sync_reg_channel_write_p_dst_cols_channel,
      I2 => ap_done_reg,
      I3 => \width_reg_160_reg[0]_0\,
      O => \^sel\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_ShiftReg_21 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sel : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_ShiftReg_21 : entity is "sobel_accel_fifo_w32_d5_S_ShiftReg";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_ShiftReg_21;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_ShiftReg_21 is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][16]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][16]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][16]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][17]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][17]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][17]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][18]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][18]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][18]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][19]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][19]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][19]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][20]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][20]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][20]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][21]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][21]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][21]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][22]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][22]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][22]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][23]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][23]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][23]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][24]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][24]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][24]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][25]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][25]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][25]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][26]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][26]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][26]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][27]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][27]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][27]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][28]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][28]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][28]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][29]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][29]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][29]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][30]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][30]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][30]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][31]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][31]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][31]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\alpha_c_U/U_sobel_accel_fifo_w32_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => Q(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => Q(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => Q(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => Q(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => Q(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => Q(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => Q(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => Q(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => Q(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => Q(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => Q(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => Q(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => Q(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => Q(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => Q(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => Q(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => Q(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => Q(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => Q(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => Q(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => Q(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => Q(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => Q(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][30]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => Q(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[4][31]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => Q(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => Q(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => Q(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => Q(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => Q(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => Q(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => Q(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => Q(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rev_fu_108_p2 : out STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sel : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg : entity is "sobel_accel_fifo_w32_d6_S_ShiftReg";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^out\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sub_i377_i_reg_175[11]_i_2_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[11]_i_3_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[11]_i_4_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[11]_i_5_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[15]_i_2_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[15]_i_3_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[15]_i_4_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[15]_i_5_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[19]_i_2_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[19]_i_3_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[19]_i_4_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[19]_i_5_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[23]_i_2_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[23]_i_3_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[23]_i_4_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[23]_i_5_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[27]_i_2_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[27]_i_3_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[27]_i_4_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[27]_i_5_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[31]_i_2_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[31]_i_3_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[31]_i_4_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[31]_i_5_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[3]_i_2_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[3]_i_3_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[3]_i_4_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[7]_i_2_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[7]_i_3_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[7]_i_4_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175[7]_i_5_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[19]_i_1_n_10\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[19]_i_1_n_11\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[19]_i_1_n_12\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[19]_i_1_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[27]_i_1_n_10\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[27]_i_1_n_11\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[27]_i_1_n_12\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[27]_i_1_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[31]_i_1_n_10\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[31]_i_1_n_11\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[31]_i_1_n_12\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \sub_i377_i_reg_175_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_sub_i377_i_reg_175_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[5][0]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[5][0]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][0]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][10]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][10]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][10]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][11]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][11]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][11]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][12]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][12]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][12]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][13]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][13]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][13]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][14]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][14]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][14]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][15]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][15]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][15]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][16]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][16]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][16]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][17]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][17]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][17]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][18]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][18]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][18]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][19]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][19]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][19]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][1]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][1]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][1]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][20]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][20]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][20]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][21]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][21]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][21]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][22]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][22]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][22]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][23]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][23]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][23]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][24]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][24]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][24]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][25]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][25]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][25]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][26]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][26]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][26]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][27]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][27]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][27]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][28]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][28]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][28]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][29]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][29]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][29]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][2]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][2]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][2]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][30]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][30]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][30]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][31]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][31]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][31]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][3]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][3]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][3]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][4]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][4]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][4]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][5]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][5]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][5]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][6]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][6]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][6]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][7]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][7]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][7]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][8]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][8]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][8]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][9]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][9]_srl6\ : label is "inst/\shift_c_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][9]_srl6 ";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sub_i377_i_reg_175_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i377_i_reg_175_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i377_i_reg_175_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i377_i_reg_175_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i377_i_reg_175_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i377_i_reg_175_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i377_i_reg_175_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i377_i_reg_175_reg[7]_i_1\ : label is 35;
begin
  \out\(31 downto 0) <= \^out\(31 downto 0);
\SRL_SIG_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[5][0]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[5][0]_srl6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[5][0]_srl6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[5][10]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(10),
      Q => \^out\(10)
    );
\SRL_SIG_reg[5][11]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(11),
      Q => \^out\(11)
    );
\SRL_SIG_reg[5][12]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(12),
      Q => \^out\(12)
    );
\SRL_SIG_reg[5][13]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(13),
      Q => \^out\(13)
    );
\SRL_SIG_reg[5][14]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(14),
      Q => \^out\(14)
    );
\SRL_SIG_reg[5][15]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(15),
      Q => \^out\(15)
    );
\SRL_SIG_reg[5][16]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(16),
      Q => \^out\(16)
    );
\SRL_SIG_reg[5][17]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(17),
      Q => \^out\(17)
    );
\SRL_SIG_reg[5][18]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(18),
      Q => \^out\(18)
    );
\SRL_SIG_reg[5][19]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(19),
      Q => \^out\(19)
    );
\SRL_SIG_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(1),
      Q => \^out\(1)
    );
\SRL_SIG_reg[5][20]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(20),
      Q => \^out\(20)
    );
\SRL_SIG_reg[5][21]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(21),
      Q => \^out\(21)
    );
\SRL_SIG_reg[5][22]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(22),
      Q => \^out\(22)
    );
\SRL_SIG_reg[5][23]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(23),
      Q => \^out\(23)
    );
\SRL_SIG_reg[5][24]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(24),
      Q => \^out\(24)
    );
\SRL_SIG_reg[5][25]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(25),
      Q => \^out\(25)
    );
\SRL_SIG_reg[5][26]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(26),
      Q => \^out\(26)
    );
\SRL_SIG_reg[5][27]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(27),
      Q => \^out\(27)
    );
\SRL_SIG_reg[5][28]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(28),
      Q => \^out\(28)
    );
\SRL_SIG_reg[5][29]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(29),
      Q => \^out\(29)
    );
\SRL_SIG_reg[5][2]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(2),
      Q => \^out\(2)
    );
\SRL_SIG_reg[5][30]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(30),
      Q => \^out\(30)
    );
\SRL_SIG_reg[5][31]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(31),
      Q => \^out\(31)
    );
\SRL_SIG_reg[5][3]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(3),
      Q => \^out\(3)
    );
\SRL_SIG_reg[5][4]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(4),
      Q => \^out\(4)
    );
\SRL_SIG_reg[5][5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(5),
      Q => \^out\(5)
    );
\SRL_SIG_reg[5][6]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(6),
      Q => \^out\(6)
    );
\SRL_SIG_reg[5][7]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(7),
      Q => \^out\(7)
    );
\SRL_SIG_reg[5][8]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(8),
      Q => \^out\(8)
    );
\SRL_SIG_reg[5][9]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => sel,
      CLK => ap_clk,
      D => \in\(9),
      Q => \^out\(9)
    );
\rev_reg_170[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(31),
      O => rev_fu_108_p2
    );
\sub_i377_i_reg_175[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(11),
      O => \sub_i377_i_reg_175[11]_i_2_n_9\
    );
\sub_i377_i_reg_175[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(10),
      O => \sub_i377_i_reg_175[11]_i_3_n_9\
    );
\sub_i377_i_reg_175[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(9),
      O => \sub_i377_i_reg_175[11]_i_4_n_9\
    );
\sub_i377_i_reg_175[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(8),
      O => \sub_i377_i_reg_175[11]_i_5_n_9\
    );
\sub_i377_i_reg_175[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(15),
      O => \sub_i377_i_reg_175[15]_i_2_n_9\
    );
\sub_i377_i_reg_175[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(14),
      O => \sub_i377_i_reg_175[15]_i_3_n_9\
    );
\sub_i377_i_reg_175[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(13),
      O => \sub_i377_i_reg_175[15]_i_4_n_9\
    );
\sub_i377_i_reg_175[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(12),
      O => \sub_i377_i_reg_175[15]_i_5_n_9\
    );
\sub_i377_i_reg_175[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(19),
      O => \sub_i377_i_reg_175[19]_i_2_n_9\
    );
\sub_i377_i_reg_175[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(18),
      O => \sub_i377_i_reg_175[19]_i_3_n_9\
    );
\sub_i377_i_reg_175[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(17),
      O => \sub_i377_i_reg_175[19]_i_4_n_9\
    );
\sub_i377_i_reg_175[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(16),
      O => \sub_i377_i_reg_175[19]_i_5_n_9\
    );
\sub_i377_i_reg_175[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(23),
      O => \sub_i377_i_reg_175[23]_i_2_n_9\
    );
\sub_i377_i_reg_175[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(22),
      O => \sub_i377_i_reg_175[23]_i_3_n_9\
    );
\sub_i377_i_reg_175[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(21),
      O => \sub_i377_i_reg_175[23]_i_4_n_9\
    );
\sub_i377_i_reg_175[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(20),
      O => \sub_i377_i_reg_175[23]_i_5_n_9\
    );
\sub_i377_i_reg_175[27]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(27),
      O => \sub_i377_i_reg_175[27]_i_2_n_9\
    );
\sub_i377_i_reg_175[27]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(26),
      O => \sub_i377_i_reg_175[27]_i_3_n_9\
    );
\sub_i377_i_reg_175[27]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(25),
      O => \sub_i377_i_reg_175[27]_i_4_n_9\
    );
\sub_i377_i_reg_175[27]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(24),
      O => \sub_i377_i_reg_175[27]_i_5_n_9\
    );
\sub_i377_i_reg_175[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(31),
      O => \sub_i377_i_reg_175[31]_i_2_n_9\
    );
\sub_i377_i_reg_175[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(30),
      O => \sub_i377_i_reg_175[31]_i_3_n_9\
    );
\sub_i377_i_reg_175[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(29),
      O => \sub_i377_i_reg_175[31]_i_4_n_9\
    );
\sub_i377_i_reg_175[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(28),
      O => \sub_i377_i_reg_175[31]_i_5_n_9\
    );
\sub_i377_i_reg_175[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(3),
      O => \sub_i377_i_reg_175[3]_i_2_n_9\
    );
\sub_i377_i_reg_175[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(2),
      O => \sub_i377_i_reg_175[3]_i_3_n_9\
    );
\sub_i377_i_reg_175[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(1),
      O => \sub_i377_i_reg_175[3]_i_4_n_9\
    );
\sub_i377_i_reg_175[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(7),
      O => \sub_i377_i_reg_175[7]_i_2_n_9\
    );
\sub_i377_i_reg_175[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(6),
      O => \sub_i377_i_reg_175[7]_i_3_n_9\
    );
\sub_i377_i_reg_175[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(5),
      O => \sub_i377_i_reg_175[7]_i_4_n_9\
    );
\sub_i377_i_reg_175[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(4),
      O => \sub_i377_i_reg_175[7]_i_5_n_9\
    );
\sub_i377_i_reg_175_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i377_i_reg_175_reg[7]_i_1_n_9\,
      CO(3) => \sub_i377_i_reg_175_reg[11]_i_1_n_9\,
      CO(2) => \sub_i377_i_reg_175_reg[11]_i_1_n_10\,
      CO(1) => \sub_i377_i_reg_175_reg[11]_i_1_n_11\,
      CO(0) => \sub_i377_i_reg_175_reg[11]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(11 downto 8),
      S(3) => \sub_i377_i_reg_175[11]_i_2_n_9\,
      S(2) => \sub_i377_i_reg_175[11]_i_3_n_9\,
      S(1) => \sub_i377_i_reg_175[11]_i_4_n_9\,
      S(0) => \sub_i377_i_reg_175[11]_i_5_n_9\
    );
\sub_i377_i_reg_175_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i377_i_reg_175_reg[11]_i_1_n_9\,
      CO(3) => \sub_i377_i_reg_175_reg[15]_i_1_n_9\,
      CO(2) => \sub_i377_i_reg_175_reg[15]_i_1_n_10\,
      CO(1) => \sub_i377_i_reg_175_reg[15]_i_1_n_11\,
      CO(0) => \sub_i377_i_reg_175_reg[15]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(15 downto 12),
      S(3) => \sub_i377_i_reg_175[15]_i_2_n_9\,
      S(2) => \sub_i377_i_reg_175[15]_i_3_n_9\,
      S(1) => \sub_i377_i_reg_175[15]_i_4_n_9\,
      S(0) => \sub_i377_i_reg_175[15]_i_5_n_9\
    );
\sub_i377_i_reg_175_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i377_i_reg_175_reg[15]_i_1_n_9\,
      CO(3) => \sub_i377_i_reg_175_reg[19]_i_1_n_9\,
      CO(2) => \sub_i377_i_reg_175_reg[19]_i_1_n_10\,
      CO(1) => \sub_i377_i_reg_175_reg[19]_i_1_n_11\,
      CO(0) => \sub_i377_i_reg_175_reg[19]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(19 downto 16),
      S(3) => \sub_i377_i_reg_175[19]_i_2_n_9\,
      S(2) => \sub_i377_i_reg_175[19]_i_3_n_9\,
      S(1) => \sub_i377_i_reg_175[19]_i_4_n_9\,
      S(0) => \sub_i377_i_reg_175[19]_i_5_n_9\
    );
\sub_i377_i_reg_175_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i377_i_reg_175_reg[19]_i_1_n_9\,
      CO(3) => \sub_i377_i_reg_175_reg[23]_i_1_n_9\,
      CO(2) => \sub_i377_i_reg_175_reg[23]_i_1_n_10\,
      CO(1) => \sub_i377_i_reg_175_reg[23]_i_1_n_11\,
      CO(0) => \sub_i377_i_reg_175_reg[23]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(23 downto 20),
      S(3) => \sub_i377_i_reg_175[23]_i_2_n_9\,
      S(2) => \sub_i377_i_reg_175[23]_i_3_n_9\,
      S(1) => \sub_i377_i_reg_175[23]_i_4_n_9\,
      S(0) => \sub_i377_i_reg_175[23]_i_5_n_9\
    );
\sub_i377_i_reg_175_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i377_i_reg_175_reg[23]_i_1_n_9\,
      CO(3) => \sub_i377_i_reg_175_reg[27]_i_1_n_9\,
      CO(2) => \sub_i377_i_reg_175_reg[27]_i_1_n_10\,
      CO(1) => \sub_i377_i_reg_175_reg[27]_i_1_n_11\,
      CO(0) => \sub_i377_i_reg_175_reg[27]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(27 downto 24),
      S(3) => \sub_i377_i_reg_175[27]_i_2_n_9\,
      S(2) => \sub_i377_i_reg_175[27]_i_3_n_9\,
      S(1) => \sub_i377_i_reg_175[27]_i_4_n_9\,
      S(0) => \sub_i377_i_reg_175[27]_i_5_n_9\
    );
\sub_i377_i_reg_175_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i377_i_reg_175_reg[27]_i_1_n_9\,
      CO(3) => \NLW_sub_i377_i_reg_175_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sub_i377_i_reg_175_reg[31]_i_1_n_10\,
      CO(1) => \sub_i377_i_reg_175_reg[31]_i_1_n_11\,
      CO(0) => \sub_i377_i_reg_175_reg[31]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(31 downto 28),
      S(3) => \sub_i377_i_reg_175[31]_i_2_n_9\,
      S(2) => \sub_i377_i_reg_175[31]_i_3_n_9\,
      S(1) => \sub_i377_i_reg_175[31]_i_4_n_9\,
      S(0) => \sub_i377_i_reg_175[31]_i_5_n_9\
    );
\sub_i377_i_reg_175_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sub_i377_i_reg_175_reg[3]_i_1_n_9\,
      CO(2) => \sub_i377_i_reg_175_reg[3]_i_1_n_10\,
      CO(1) => \sub_i377_i_reg_175_reg[3]_i_1_n_11\,
      CO(0) => \sub_i377_i_reg_175_reg[3]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => D(3 downto 0),
      S(3) => \sub_i377_i_reg_175[3]_i_2_n_9\,
      S(2) => \sub_i377_i_reg_175[3]_i_3_n_9\,
      S(1) => \sub_i377_i_reg_175[3]_i_4_n_9\,
      S(0) => \^out\(0)
    );
\sub_i377_i_reg_175_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i377_i_reg_175_reg[3]_i_1_n_9\,
      CO(3) => \sub_i377_i_reg_175_reg[7]_i_1_n_9\,
      CO(2) => \sub_i377_i_reg_175_reg[7]_i_1_n_10\,
      CO(1) => \sub_i377_i_reg_175_reg[7]_i_1_n_11\,
      CO(0) => \sub_i377_i_reg_175_reg[7]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(7 downto 4),
      S(3) => \sub_i377_i_reg_175[7]_i_2_n_9\,
      S(2) => \sub_i377_i_reg_175[7]_i_3_n_9\,
      S(1) => \sub_i377_i_reg_175[7]_i_4_n_9\,
      S(0) => \sub_i377_i_reg_175[7]_i_5_n_9\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg_16 is
  port (
    sel : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    full_n_reg : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_dst_1_rows_channel : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    Block_entry2_proc_U0_ap_start : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \SRL_SIG_reg[5][31]_srl6_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg_16 : entity is "sobel_accel_fifo_w32_d6_S_ShiftReg";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg_16;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg_16 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ap_CS_fsm[3]_i_10_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_11_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_13_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_14_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_15_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_16_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_17_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_18_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_19_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_20_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_4_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_5_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_6_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_7_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_8_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_9_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_9\ : STD_LOGIC;
  signal dst_1_rows_channel_dout : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal \^full_n_reg\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \sub13_reg_169[11]_i_2_n_9\ : STD_LOGIC;
  signal \sub13_reg_169[11]_i_3_n_9\ : STD_LOGIC;
  signal \sub13_reg_169[11]_i_4_n_9\ : STD_LOGIC;
  signal \sub13_reg_169[4]_i_2_n_9\ : STD_LOGIC;
  signal \sub13_reg_169[4]_i_3_n_9\ : STD_LOGIC;
  signal \sub13_reg_169[4]_i_4_n_9\ : STD_LOGIC;
  signal \sub13_reg_169[4]_i_5_n_9\ : STD_LOGIC;
  signal \sub13_reg_169[8]_i_2_n_9\ : STD_LOGIC;
  signal \sub13_reg_169[8]_i_3_n_9\ : STD_LOGIC;
  signal \sub13_reg_169[8]_i_4_n_9\ : STD_LOGIC;
  signal \sub13_reg_169[8]_i_5_n_9\ : STD_LOGIC;
  signal \sub13_reg_169_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \sub13_reg_169_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \sub13_reg_169_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \sub13_reg_169_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \sub13_reg_169_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \sub13_reg_169_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \sub13_reg_169_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \sub13_reg_169_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \sub13_reg_169_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \sub13_reg_169_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sub13_reg_169_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub13_reg_169_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[5][0]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[5][0]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][0]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][10]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][10]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][10]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][11]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][11]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][11]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][12]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][12]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][12]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][13]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][13]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][13]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][14]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][14]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][14]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][15]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][15]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][15]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][16]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][16]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][16]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][17]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][17]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][17]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][18]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][18]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][18]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][19]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][19]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][19]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][1]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][1]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][1]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][20]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][20]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][20]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][21]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][21]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][21]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][22]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][22]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][22]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][23]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][23]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][23]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][24]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][24]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][24]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][25]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][25]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][25]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][26]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][26]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][26]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][27]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][27]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][27]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][28]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][28]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][28]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][29]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][29]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][29]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][2]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][2]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][2]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][30]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][30]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][30]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][31]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][31]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][31]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][3]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][3]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][3]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][4]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][4]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][4]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][5]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][5]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][5]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][6]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][6]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][6]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][7]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][7]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][7]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][8]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][8]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][8]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][9]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][9]_srl6\ : label is "inst/\dst_1_rows_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][9]_srl6 ";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[3]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[3]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sub13_reg_169_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub13_reg_169_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub13_reg_169_reg[8]_i_1\ : label is 35;
begin
  CO(0) <= \^co\(0);
  full_n_reg <= \^full_n_reg\;
  \out\(11 downto 0) <= \^out\(11 downto 0);
\SRL_SIG_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[5][0]_srl6_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => empty_n_reg,
      I1 => ap_sync_reg_channel_write_dst_1_rows_channel,
      I2 => empty_n_reg_0,
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^full_n_reg\
    );
\SRL_SIG_reg[5][0]_srl6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[5][31]_srl6_0\,
      I1 => mOutPtr_reg(2),
      O => addr(0)
    );
\SRL_SIG_reg[5][0]_srl6_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(2),
      O => addr(1)
    );
\SRL_SIG_reg[5][0]_srl6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(2),
      O => addr(2)
    );
\SRL_SIG_reg[5][10]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \^out\(10)
    );
\SRL_SIG_reg[5][11]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \^out\(11)
    );
\SRL_SIG_reg[5][12]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(12),
      Q => dst_1_rows_channel_dout(12)
    );
\SRL_SIG_reg[5][13]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(13),
      Q => dst_1_rows_channel_dout(13)
    );
\SRL_SIG_reg[5][14]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(14),
      Q => dst_1_rows_channel_dout(14)
    );
\SRL_SIG_reg[5][15]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(15),
      Q => dst_1_rows_channel_dout(15)
    );
\SRL_SIG_reg[5][16]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(16),
      Q => dst_1_rows_channel_dout(16)
    );
\SRL_SIG_reg[5][17]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(17),
      Q => dst_1_rows_channel_dout(17)
    );
\SRL_SIG_reg[5][18]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(18),
      Q => dst_1_rows_channel_dout(18)
    );
\SRL_SIG_reg[5][19]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(19),
      Q => dst_1_rows_channel_dout(19)
    );
\SRL_SIG_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \^out\(1)
    );
\SRL_SIG_reg[5][20]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(20),
      Q => dst_1_rows_channel_dout(20)
    );
\SRL_SIG_reg[5][21]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(21),
      Q => dst_1_rows_channel_dout(21)
    );
\SRL_SIG_reg[5][22]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(22),
      Q => dst_1_rows_channel_dout(22)
    );
\SRL_SIG_reg[5][23]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(23),
      Q => dst_1_rows_channel_dout(23)
    );
\SRL_SIG_reg[5][24]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(24),
      Q => dst_1_rows_channel_dout(24)
    );
\SRL_SIG_reg[5][25]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(25),
      Q => dst_1_rows_channel_dout(25)
    );
\SRL_SIG_reg[5][26]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(26),
      Q => dst_1_rows_channel_dout(26)
    );
\SRL_SIG_reg[5][27]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(27),
      Q => dst_1_rows_channel_dout(27)
    );
\SRL_SIG_reg[5][28]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(28),
      Q => dst_1_rows_channel_dout(28)
    );
\SRL_SIG_reg[5][29]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(29),
      Q => dst_1_rows_channel_dout(29)
    );
\SRL_SIG_reg[5][2]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \^out\(2)
    );
\SRL_SIG_reg[5][30]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(30),
      Q => dst_1_rows_channel_dout(30)
    );
\SRL_SIG_reg[5][31]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(31),
      Q => dst_1_rows_channel_dout(31)
    );
\SRL_SIG_reg[5][3]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \^out\(3)
    );
\SRL_SIG_reg[5][4]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \^out\(4)
    );
\SRL_SIG_reg[5][5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \^out\(5)
    );
\SRL_SIG_reg[5][6]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \^out\(6)
    );
\SRL_SIG_reg[5][7]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \^out\(7)
    );
\SRL_SIG_reg[5][8]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \^out\(8)
    );
\SRL_SIG_reg[5][9]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \^out\(9)
    );
\ap_CS_fsm[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_rows_channel_dout(26),
      I1 => dst_1_rows_channel_dout(27),
      O => \ap_CS_fsm[3]_i_10_n_9\
    );
\ap_CS_fsm[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_rows_channel_dout(24),
      I1 => dst_1_rows_channel_dout(25),
      O => \ap_CS_fsm[3]_i_11_n_9\
    );
\ap_CS_fsm[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_rows_channel_dout(23),
      I1 => dst_1_rows_channel_dout(22),
      O => \ap_CS_fsm[3]_i_13_n_9\
    );
\ap_CS_fsm[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_rows_channel_dout(21),
      I1 => dst_1_rows_channel_dout(20),
      O => \ap_CS_fsm[3]_i_14_n_9\
    );
\ap_CS_fsm[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_rows_channel_dout(19),
      I1 => dst_1_rows_channel_dout(18),
      O => \ap_CS_fsm[3]_i_15_n_9\
    );
\ap_CS_fsm[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_rows_channel_dout(17),
      I1 => dst_1_rows_channel_dout(16),
      O => \ap_CS_fsm[3]_i_16_n_9\
    );
\ap_CS_fsm[3]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_rows_channel_dout(22),
      I1 => dst_1_rows_channel_dout(23),
      O => \ap_CS_fsm[3]_i_17_n_9\
    );
\ap_CS_fsm[3]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_rows_channel_dout(20),
      I1 => dst_1_rows_channel_dout(21),
      O => \ap_CS_fsm[3]_i_18_n_9\
    );
\ap_CS_fsm[3]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_rows_channel_dout(18),
      I1 => dst_1_rows_channel_dout(19),
      O => \ap_CS_fsm[3]_i_19_n_9\
    );
\ap_CS_fsm[3]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_rows_channel_dout(16),
      I1 => dst_1_rows_channel_dout(17),
      O => \ap_CS_fsm[3]_i_20_n_9\
    );
\ap_CS_fsm[3]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_rows_channel_dout(15),
      I1 => dst_1_rows_channel_dout(14),
      O => DI(1)
    );
\ap_CS_fsm[3]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_rows_channel_dout(13),
      I1 => dst_1_rows_channel_dout(12),
      O => DI(0)
    );
\ap_CS_fsm[3]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_rows_channel_dout(14),
      I1 => dst_1_rows_channel_dout(15),
      O => S(1)
    );
\ap_CS_fsm[3]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_rows_channel_dout(12),
      I1 => dst_1_rows_channel_dout(13),
      O => S(0)
    );
\ap_CS_fsm[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dst_1_rows_channel_dout(30),
      I1 => dst_1_rows_channel_dout(31),
      O => \ap_CS_fsm[3]_i_4_n_9\
    );
\ap_CS_fsm[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_rows_channel_dout(29),
      I1 => dst_1_rows_channel_dout(28),
      O => \ap_CS_fsm[3]_i_5_n_9\
    );
\ap_CS_fsm[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_rows_channel_dout(27),
      I1 => dst_1_rows_channel_dout(26),
      O => \ap_CS_fsm[3]_i_6_n_9\
    );
\ap_CS_fsm[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_rows_channel_dout(25),
      I1 => dst_1_rows_channel_dout(24),
      O => \ap_CS_fsm[3]_i_7_n_9\
    );
\ap_CS_fsm[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_rows_channel_dout(31),
      I1 => dst_1_rows_channel_dout(30),
      O => \ap_CS_fsm[3]_i_8_n_9\
    );
\ap_CS_fsm[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_rows_channel_dout(28),
      I1 => dst_1_rows_channel_dout(29),
      O => \ap_CS_fsm[3]_i_9_n_9\
    );
\ap_CS_fsm_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[3]_i_3_n_9\,
      CO(3) => \^co\(0),
      CO(2) => \ap_CS_fsm_reg[3]_i_2_n_10\,
      CO(1) => \ap_CS_fsm_reg[3]_i_2_n_11\,
      CO(0) => \ap_CS_fsm_reg[3]_i_2_n_12\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[3]_i_4_n_9\,
      DI(2) => \ap_CS_fsm[3]_i_5_n_9\,
      DI(1) => \ap_CS_fsm[3]_i_6_n_9\,
      DI(0) => \ap_CS_fsm[3]_i_7_n_9\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_8_n_9\,
      S(2) => \ap_CS_fsm[3]_i_9_n_9\,
      S(1) => \ap_CS_fsm[3]_i_10_n_9\,
      S(0) => \ap_CS_fsm[3]_i_11_n_9\
    );
\ap_CS_fsm_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[3]_i_2_0\(0),
      CO(3) => \ap_CS_fsm_reg[3]_i_3_n_9\,
      CO(2) => \ap_CS_fsm_reg[3]_i_3_n_10\,
      CO(1) => \ap_CS_fsm_reg[3]_i_3_n_11\,
      CO(0) => \ap_CS_fsm_reg[3]_i_3_n_12\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[3]_i_13_n_9\,
      DI(2) => \ap_CS_fsm[3]_i_14_n_9\,
      DI(1) => \ap_CS_fsm[3]_i_15_n_9\,
      DI(0) => \ap_CS_fsm[3]_i_16_n_9\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_17_n_9\,
      S(2) => \ap_CS_fsm[3]_i_18_n_9\,
      S(1) => \ap_CS_fsm[3]_i_19_n_9\,
      S(0) => \ap_CS_fsm[3]_i_20_n_9\
    );
\i_fu_62[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => Q(0),
      O => sel
    );
\sub13_reg_169[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      O => D(0)
    );
\sub13_reg_169[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(11),
      O => \sub13_reg_169[11]_i_2_n_9\
    );
\sub13_reg_169[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(10),
      O => \sub13_reg_169[11]_i_3_n_9\
    );
\sub13_reg_169[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(9),
      O => \sub13_reg_169[11]_i_4_n_9\
    );
\sub13_reg_169[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(4),
      O => \sub13_reg_169[4]_i_2_n_9\
    );
\sub13_reg_169[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(3),
      O => \sub13_reg_169[4]_i_3_n_9\
    );
\sub13_reg_169[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(2),
      O => \sub13_reg_169[4]_i_4_n_9\
    );
\sub13_reg_169[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(1),
      O => \sub13_reg_169[4]_i_5_n_9\
    );
\sub13_reg_169[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(8),
      O => \sub13_reg_169[8]_i_2_n_9\
    );
\sub13_reg_169[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(7),
      O => \sub13_reg_169[8]_i_3_n_9\
    );
\sub13_reg_169[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(6),
      O => \sub13_reg_169[8]_i_4_n_9\
    );
\sub13_reg_169[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(5),
      O => \sub13_reg_169[8]_i_5_n_9\
    );
\sub13_reg_169_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub13_reg_169_reg[8]_i_1_n_9\,
      CO(3 downto 2) => \NLW_sub13_reg_169_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub13_reg_169_reg[11]_i_1_n_11\,
      CO(0) => \sub13_reg_169_reg[11]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^out\(10 downto 9),
      O(3) => \NLW_sub13_reg_169_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => D(11 downto 9),
      S(3) => '0',
      S(2) => \sub13_reg_169[11]_i_2_n_9\,
      S(1) => \sub13_reg_169[11]_i_3_n_9\,
      S(0) => \sub13_reg_169[11]_i_4_n_9\
    );
\sub13_reg_169_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sub13_reg_169_reg[4]_i_1_n_9\,
      CO(2) => \sub13_reg_169_reg[4]_i_1_n_10\,
      CO(1) => \sub13_reg_169_reg[4]_i_1_n_11\,
      CO(0) => \sub13_reg_169_reg[4]_i_1_n_12\,
      CYINIT => \^out\(0),
      DI(3 downto 0) => \^out\(4 downto 1),
      O(3 downto 0) => D(4 downto 1),
      S(3) => \sub13_reg_169[4]_i_2_n_9\,
      S(2) => \sub13_reg_169[4]_i_3_n_9\,
      S(1) => \sub13_reg_169[4]_i_4_n_9\,
      S(0) => \sub13_reg_169[4]_i_5_n_9\
    );
\sub13_reg_169_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub13_reg_169_reg[4]_i_1_n_9\,
      CO(3) => \sub13_reg_169_reg[8]_i_1_n_9\,
      CO(2) => \sub13_reg_169_reg[8]_i_1_n_10\,
      CO(1) => \sub13_reg_169_reg[8]_i_1_n_11\,
      CO(0) => \sub13_reg_169_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \^out\(8 downto 5),
      O(3 downto 0) => D(8 downto 5),
      S(3) => \sub13_reg_169[8]_i_2_n_9\,
      S(2) => \sub13_reg_169[8]_i_3_n_9\,
      S(1) => \sub13_reg_169[8]_i_4_n_9\,
      S(0) => \sub13_reg_169[8]_i_5_n_9\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg_18 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sel : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    empty_n_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_dst_1_cols_channel : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    Block_entry2_proc_U0_ap_start : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \SRL_SIG_reg[5][31]_srl6_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg_18 : entity is "sobel_accel_fifo_w32_d6_S_ShiftReg";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg_18;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg_18 is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dst_1_cols_channel_dout : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal \^out\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^sel\ : STD_LOGIC;
  signal \sub_reg_164[12]_i_2_n_9\ : STD_LOGIC;
  signal \sub_reg_164[12]_i_3_n_9\ : STD_LOGIC;
  signal \sub_reg_164[12]_i_4_n_9\ : STD_LOGIC;
  signal \sub_reg_164[12]_i_5_n_9\ : STD_LOGIC;
  signal \sub_reg_164[16]_i_2_n_9\ : STD_LOGIC;
  signal \sub_reg_164[16]_i_3_n_9\ : STD_LOGIC;
  signal \sub_reg_164[16]_i_4_n_9\ : STD_LOGIC;
  signal \sub_reg_164[16]_i_5_n_9\ : STD_LOGIC;
  signal \sub_reg_164[20]_i_2_n_9\ : STD_LOGIC;
  signal \sub_reg_164[20]_i_3_n_9\ : STD_LOGIC;
  signal \sub_reg_164[20]_i_4_n_9\ : STD_LOGIC;
  signal \sub_reg_164[20]_i_5_n_9\ : STD_LOGIC;
  signal \sub_reg_164[24]_i_2_n_9\ : STD_LOGIC;
  signal \sub_reg_164[24]_i_3_n_9\ : STD_LOGIC;
  signal \sub_reg_164[24]_i_4_n_9\ : STD_LOGIC;
  signal \sub_reg_164[24]_i_5_n_9\ : STD_LOGIC;
  signal \sub_reg_164[28]_i_2_n_9\ : STD_LOGIC;
  signal \sub_reg_164[28]_i_3_n_9\ : STD_LOGIC;
  signal \sub_reg_164[28]_i_4_n_9\ : STD_LOGIC;
  signal \sub_reg_164[28]_i_5_n_9\ : STD_LOGIC;
  signal \sub_reg_164[31]_i_3_n_9\ : STD_LOGIC;
  signal \sub_reg_164[31]_i_4_n_9\ : STD_LOGIC;
  signal \sub_reg_164[31]_i_5_n_9\ : STD_LOGIC;
  signal \sub_reg_164[4]_i_2_n_9\ : STD_LOGIC;
  signal \sub_reg_164[4]_i_3_n_9\ : STD_LOGIC;
  signal \sub_reg_164[4]_i_4_n_9\ : STD_LOGIC;
  signal \sub_reg_164[4]_i_5_n_9\ : STD_LOGIC;
  signal \sub_reg_164[8]_i_2_n_9\ : STD_LOGIC;
  signal \sub_reg_164[8]_i_3_n_9\ : STD_LOGIC;
  signal \sub_reg_164[8]_i_4_n_9\ : STD_LOGIC;
  signal \sub_reg_164[8]_i_5_n_9\ : STD_LOGIC;
  signal \sub_reg_164_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \sub_reg_164_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \sub_reg_164_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \sub_reg_164_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \sub_reg_164_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \sub_reg_164_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \sub_reg_164_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \sub_reg_164_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \sub_reg_164_reg[20]_i_1_n_10\ : STD_LOGIC;
  signal \sub_reg_164_reg[20]_i_1_n_11\ : STD_LOGIC;
  signal \sub_reg_164_reg[20]_i_1_n_12\ : STD_LOGIC;
  signal \sub_reg_164_reg[20]_i_1_n_9\ : STD_LOGIC;
  signal \sub_reg_164_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \sub_reg_164_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \sub_reg_164_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \sub_reg_164_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \sub_reg_164_reg[28]_i_1_n_10\ : STD_LOGIC;
  signal \sub_reg_164_reg[28]_i_1_n_11\ : STD_LOGIC;
  signal \sub_reg_164_reg[28]_i_1_n_12\ : STD_LOGIC;
  signal \sub_reg_164_reg[28]_i_1_n_9\ : STD_LOGIC;
  signal \sub_reg_164_reg[31]_i_2_n_11\ : STD_LOGIC;
  signal \sub_reg_164_reg[31]_i_2_n_12\ : STD_LOGIC;
  signal \sub_reg_164_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \sub_reg_164_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \sub_reg_164_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \sub_reg_164_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \sub_reg_164_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \sub_reg_164_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \sub_reg_164_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \sub_reg_164_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_sub_reg_164_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub_reg_164_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[5][0]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[5][0]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][0]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][10]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][10]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][10]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][11]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][11]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][11]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][12]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][12]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][12]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][13]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][13]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][13]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][14]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][14]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][14]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][15]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][15]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][15]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][16]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][16]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][16]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][17]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][17]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][17]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][18]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][18]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][18]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][19]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][19]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][19]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][1]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][1]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][1]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][20]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][20]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][20]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][21]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][21]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][21]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][22]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][22]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][22]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][23]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][23]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][23]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][24]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][24]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][24]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][25]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][25]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][25]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][26]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][26]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][26]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][27]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][27]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][27]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][28]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][28]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][28]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][29]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][29]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][29]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][2]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][2]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][2]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][30]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][30]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][30]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][31]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][31]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][31]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][3]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][3]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][3]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][4]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][4]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][4]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][5]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][5]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][5]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][6]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][6]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][6]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][7]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][7]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][7]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][8]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][8]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][8]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][9]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][9]_srl6\ : label is "inst/\dst_1_cols_channel_U/U_sobel_accel_fifo_w32_d6_S_ShiftReg/SRL_SIG_reg[5][9]_srl6 ";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sub_reg_164_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_164_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_164_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_164_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_164_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_164_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_164_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_164_reg[8]_i_1\ : label is 35;
begin
  \out\(11 downto 0) <= \^out\(11 downto 0);
  sel <= \^sel\;
\SRL_SIG_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[5][0]_srl6_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => empty_n_reg,
      I1 => ap_sync_reg_channel_write_dst_1_cols_channel,
      I2 => empty_n_reg_0,
      I3 => Block_entry2_proc_U0_ap_start,
      O => \^sel\
    );
\SRL_SIG_reg[5][0]_srl6_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[5][31]_srl6_0\,
      I1 => mOutPtr_reg(2),
      O => addr(0)
    );
\SRL_SIG_reg[5][0]_srl6_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(2),
      O => addr(1)
    );
\SRL_SIG_reg[5][0]_srl6_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(2),
      O => addr(2)
    );
\SRL_SIG_reg[5][10]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \^out\(10)
    );
\SRL_SIG_reg[5][11]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \^out\(11)
    );
\SRL_SIG_reg[5][12]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(12),
      Q => dst_1_cols_channel_dout(12)
    );
\SRL_SIG_reg[5][13]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(13),
      Q => dst_1_cols_channel_dout(13)
    );
\SRL_SIG_reg[5][14]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(14),
      Q => dst_1_cols_channel_dout(14)
    );
\SRL_SIG_reg[5][15]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(15),
      Q => dst_1_cols_channel_dout(15)
    );
\SRL_SIG_reg[5][16]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(16),
      Q => dst_1_cols_channel_dout(16)
    );
\SRL_SIG_reg[5][17]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(17),
      Q => dst_1_cols_channel_dout(17)
    );
\SRL_SIG_reg[5][18]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(18),
      Q => dst_1_cols_channel_dout(18)
    );
\SRL_SIG_reg[5][19]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(19),
      Q => dst_1_cols_channel_dout(19)
    );
\SRL_SIG_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \^out\(1)
    );
\SRL_SIG_reg[5][20]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(20),
      Q => dst_1_cols_channel_dout(20)
    );
\SRL_SIG_reg[5][21]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(21),
      Q => dst_1_cols_channel_dout(21)
    );
\SRL_SIG_reg[5][22]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(22),
      Q => dst_1_cols_channel_dout(22)
    );
\SRL_SIG_reg[5][23]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(23),
      Q => dst_1_cols_channel_dout(23)
    );
\SRL_SIG_reg[5][24]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(24),
      Q => dst_1_cols_channel_dout(24)
    );
\SRL_SIG_reg[5][25]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(25),
      Q => dst_1_cols_channel_dout(25)
    );
\SRL_SIG_reg[5][26]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(26),
      Q => dst_1_cols_channel_dout(26)
    );
\SRL_SIG_reg[5][27]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(27),
      Q => dst_1_cols_channel_dout(27)
    );
\SRL_SIG_reg[5][28]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(28),
      Q => dst_1_cols_channel_dout(28)
    );
\SRL_SIG_reg[5][29]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(29),
      Q => dst_1_cols_channel_dout(29)
    );
\SRL_SIG_reg[5][2]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \^out\(2)
    );
\SRL_SIG_reg[5][30]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(30),
      Q => dst_1_cols_channel_dout(30)
    );
\SRL_SIG_reg[5][31]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(31),
      Q => dst_1_cols_channel_dout(31)
    );
\SRL_SIG_reg[5][3]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \^out\(3)
    );
\SRL_SIG_reg[5][4]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \^out\(4)
    );
\SRL_SIG_reg[5][5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \^out\(5)
    );
\SRL_SIG_reg[5][6]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \^out\(6)
    );
\SRL_SIG_reg[5][7]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \^out\(7)
    );
\SRL_SIG_reg[5][8]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \^out\(8)
    );
\SRL_SIG_reg[5][9]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \^out\(9)
    );
\icmp_ln106_fu_149_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_cols_channel_dout(14),
      I1 => dst_1_cols_channel_dout(15),
      O => DI(1)
    );
\icmp_ln106_fu_149_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_cols_channel_dout(12),
      I1 => dst_1_cols_channel_dout(13),
      O => DI(0)
    );
\icmp_ln106_fu_149_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(15),
      I1 => dst_1_cols_channel_dout(14),
      O => S(1)
    );
\icmp_ln106_fu_149_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(13),
      I1 => dst_1_cols_channel_dout(12),
      O => S(0)
    );
\icmp_ln106_fu_149_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_cols_channel_dout(22),
      I1 => dst_1_cols_channel_dout(23),
      O => ap_clk_0(3)
    );
\icmp_ln106_fu_149_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_cols_channel_dout(20),
      I1 => dst_1_cols_channel_dout(21),
      O => ap_clk_0(2)
    );
\icmp_ln106_fu_149_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_cols_channel_dout(18),
      I1 => dst_1_cols_channel_dout(19),
      O => ap_clk_0(1)
    );
\icmp_ln106_fu_149_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_cols_channel_dout(16),
      I1 => dst_1_cols_channel_dout(17),
      O => ap_clk_0(0)
    );
\icmp_ln106_fu_149_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(23),
      I1 => dst_1_cols_channel_dout(22),
      O => ap_clk_2(3)
    );
\icmp_ln106_fu_149_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(21),
      I1 => dst_1_cols_channel_dout(20),
      O => ap_clk_2(2)
    );
\icmp_ln106_fu_149_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(19),
      I1 => dst_1_cols_channel_dout(18),
      O => ap_clk_2(1)
    );
\icmp_ln106_fu_149_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(17),
      I1 => dst_1_cols_channel_dout(16),
      O => ap_clk_2(0)
    );
\icmp_ln106_fu_149_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dst_1_cols_channel_dout(30),
      I1 => dst_1_cols_channel_dout(31),
      O => ap_clk_1(3)
    );
\icmp_ln106_fu_149_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_cols_channel_dout(28),
      I1 => dst_1_cols_channel_dout(29),
      O => ap_clk_1(2)
    );
\icmp_ln106_fu_149_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_cols_channel_dout(26),
      I1 => dst_1_cols_channel_dout(27),
      O => ap_clk_1(1)
    );
\icmp_ln106_fu_149_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dst_1_cols_channel_dout(24),
      I1 => dst_1_cols_channel_dout(25),
      O => ap_clk_1(0)
    );
\icmp_ln106_fu_149_p2_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(30),
      I1 => dst_1_cols_channel_dout(31),
      O => ap_clk_3(3)
    );
\icmp_ln106_fu_149_p2_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(29),
      I1 => dst_1_cols_channel_dout(28),
      O => ap_clk_3(2)
    );
\icmp_ln106_fu_149_p2_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(27),
      I1 => dst_1_cols_channel_dout(26),
      O => ap_clk_3(1)
    );
\icmp_ln106_fu_149_p2_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(25),
      I1 => dst_1_cols_channel_dout(24),
      O => ap_clk_3(0)
    );
\sub_reg_164[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      O => D(0)
    );
\sub_reg_164[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(12),
      O => \sub_reg_164[12]_i_2_n_9\
    );
\sub_reg_164[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(11),
      O => \sub_reg_164[12]_i_3_n_9\
    );
\sub_reg_164[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(10),
      O => \sub_reg_164[12]_i_4_n_9\
    );
\sub_reg_164[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(9),
      O => \sub_reg_164[12]_i_5_n_9\
    );
\sub_reg_164[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(16),
      O => \sub_reg_164[16]_i_2_n_9\
    );
\sub_reg_164[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(15),
      O => \sub_reg_164[16]_i_3_n_9\
    );
\sub_reg_164[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(14),
      O => \sub_reg_164[16]_i_4_n_9\
    );
\sub_reg_164[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(13),
      O => \sub_reg_164[16]_i_5_n_9\
    );
\sub_reg_164[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(20),
      O => \sub_reg_164[20]_i_2_n_9\
    );
\sub_reg_164[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(19),
      O => \sub_reg_164[20]_i_3_n_9\
    );
\sub_reg_164[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(18),
      O => \sub_reg_164[20]_i_4_n_9\
    );
\sub_reg_164[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(17),
      O => \sub_reg_164[20]_i_5_n_9\
    );
\sub_reg_164[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(24),
      O => \sub_reg_164[24]_i_2_n_9\
    );
\sub_reg_164[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(23),
      O => \sub_reg_164[24]_i_3_n_9\
    );
\sub_reg_164[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(22),
      O => \sub_reg_164[24]_i_4_n_9\
    );
\sub_reg_164[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(21),
      O => \sub_reg_164[24]_i_5_n_9\
    );
\sub_reg_164[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(28),
      O => \sub_reg_164[28]_i_2_n_9\
    );
\sub_reg_164[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(27),
      O => \sub_reg_164[28]_i_3_n_9\
    );
\sub_reg_164[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(26),
      O => \sub_reg_164[28]_i_4_n_9\
    );
\sub_reg_164[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(25),
      O => \sub_reg_164[28]_i_5_n_9\
    );
\sub_reg_164[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(31),
      O => \sub_reg_164[31]_i_3_n_9\
    );
\sub_reg_164[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(30),
      O => \sub_reg_164[31]_i_4_n_9\
    );
\sub_reg_164[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dst_1_cols_channel_dout(29),
      O => \sub_reg_164[31]_i_5_n_9\
    );
\sub_reg_164[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(4),
      O => \sub_reg_164[4]_i_2_n_9\
    );
\sub_reg_164[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(3),
      O => \sub_reg_164[4]_i_3_n_9\
    );
\sub_reg_164[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(2),
      O => \sub_reg_164[4]_i_4_n_9\
    );
\sub_reg_164[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(1),
      O => \sub_reg_164[4]_i_5_n_9\
    );
\sub_reg_164[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(8),
      O => \sub_reg_164[8]_i_2_n_9\
    );
\sub_reg_164[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(7),
      O => \sub_reg_164[8]_i_3_n_9\
    );
\sub_reg_164[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(6),
      O => \sub_reg_164[8]_i_4_n_9\
    );
\sub_reg_164[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(5),
      O => \sub_reg_164[8]_i_5_n_9\
    );
\sub_reg_164_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_164_reg[8]_i_1_n_9\,
      CO(3) => \sub_reg_164_reg[12]_i_1_n_9\,
      CO(2) => \sub_reg_164_reg[12]_i_1_n_10\,
      CO(1) => \sub_reg_164_reg[12]_i_1_n_11\,
      CO(0) => \sub_reg_164_reg[12]_i_1_n_12\,
      CYINIT => '0',
      DI(3) => dst_1_cols_channel_dout(12),
      DI(2 downto 0) => \^out\(11 downto 9),
      O(3 downto 0) => D(12 downto 9),
      S(3) => \sub_reg_164[12]_i_2_n_9\,
      S(2) => \sub_reg_164[12]_i_3_n_9\,
      S(1) => \sub_reg_164[12]_i_4_n_9\,
      S(0) => \sub_reg_164[12]_i_5_n_9\
    );
\sub_reg_164_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_164_reg[12]_i_1_n_9\,
      CO(3) => \sub_reg_164_reg[16]_i_1_n_9\,
      CO(2) => \sub_reg_164_reg[16]_i_1_n_10\,
      CO(1) => \sub_reg_164_reg[16]_i_1_n_11\,
      CO(0) => \sub_reg_164_reg[16]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => dst_1_cols_channel_dout(16 downto 13),
      O(3 downto 0) => D(16 downto 13),
      S(3) => \sub_reg_164[16]_i_2_n_9\,
      S(2) => \sub_reg_164[16]_i_3_n_9\,
      S(1) => \sub_reg_164[16]_i_4_n_9\,
      S(0) => \sub_reg_164[16]_i_5_n_9\
    );
\sub_reg_164_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_164_reg[16]_i_1_n_9\,
      CO(3) => \sub_reg_164_reg[20]_i_1_n_9\,
      CO(2) => \sub_reg_164_reg[20]_i_1_n_10\,
      CO(1) => \sub_reg_164_reg[20]_i_1_n_11\,
      CO(0) => \sub_reg_164_reg[20]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => dst_1_cols_channel_dout(20 downto 17),
      O(3 downto 0) => D(20 downto 17),
      S(3) => \sub_reg_164[20]_i_2_n_9\,
      S(2) => \sub_reg_164[20]_i_3_n_9\,
      S(1) => \sub_reg_164[20]_i_4_n_9\,
      S(0) => \sub_reg_164[20]_i_5_n_9\
    );
\sub_reg_164_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_164_reg[20]_i_1_n_9\,
      CO(3) => \sub_reg_164_reg[24]_i_1_n_9\,
      CO(2) => \sub_reg_164_reg[24]_i_1_n_10\,
      CO(1) => \sub_reg_164_reg[24]_i_1_n_11\,
      CO(0) => \sub_reg_164_reg[24]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => dst_1_cols_channel_dout(24 downto 21),
      O(3 downto 0) => D(24 downto 21),
      S(3) => \sub_reg_164[24]_i_2_n_9\,
      S(2) => \sub_reg_164[24]_i_3_n_9\,
      S(1) => \sub_reg_164[24]_i_4_n_9\,
      S(0) => \sub_reg_164[24]_i_5_n_9\
    );
\sub_reg_164_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_164_reg[24]_i_1_n_9\,
      CO(3) => \sub_reg_164_reg[28]_i_1_n_9\,
      CO(2) => \sub_reg_164_reg[28]_i_1_n_10\,
      CO(1) => \sub_reg_164_reg[28]_i_1_n_11\,
      CO(0) => \sub_reg_164_reg[28]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => dst_1_cols_channel_dout(28 downto 25),
      O(3 downto 0) => D(28 downto 25),
      S(3) => \sub_reg_164[28]_i_2_n_9\,
      S(2) => \sub_reg_164[28]_i_3_n_9\,
      S(1) => \sub_reg_164[28]_i_4_n_9\,
      S(0) => \sub_reg_164[28]_i_5_n_9\
    );
\sub_reg_164_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_164_reg[28]_i_1_n_9\,
      CO(3 downto 2) => \NLW_sub_reg_164_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub_reg_164_reg[31]_i_2_n_11\,
      CO(0) => \sub_reg_164_reg[31]_i_2_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => dst_1_cols_channel_dout(30 downto 29),
      O(3) => \NLW_sub_reg_164_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => D(31 downto 29),
      S(3) => '0',
      S(2) => \sub_reg_164[31]_i_3_n_9\,
      S(1) => \sub_reg_164[31]_i_4_n_9\,
      S(0) => \sub_reg_164[31]_i_5_n_9\
    );
\sub_reg_164_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sub_reg_164_reg[4]_i_1_n_9\,
      CO(2) => \sub_reg_164_reg[4]_i_1_n_10\,
      CO(1) => \sub_reg_164_reg[4]_i_1_n_11\,
      CO(0) => \sub_reg_164_reg[4]_i_1_n_12\,
      CYINIT => \^out\(0),
      DI(3 downto 0) => \^out\(4 downto 1),
      O(3 downto 0) => D(4 downto 1),
      S(3) => \sub_reg_164[4]_i_2_n_9\,
      S(2) => \sub_reg_164[4]_i_3_n_9\,
      S(1) => \sub_reg_164[4]_i_4_n_9\,
      S(0) => \sub_reg_164[4]_i_5_n_9\
    );
\sub_reg_164_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_164_reg[4]_i_1_n_9\,
      CO(3) => \sub_reg_164_reg[8]_i_1_n_9\,
      CO(2) => \sub_reg_164_reg[8]_i_1_n_10\,
      CO(1) => \sub_reg_164_reg[8]_i_1_n_11\,
      CO(0) => \sub_reg_164_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \^out\(8 downto 5),
      O(3 downto 0) => D(8 downto 5),
      S(3) => \sub_reg_164[8]_i_2_n_9\,
      S(2) => \sub_reg_164[8]_i_3_n_9\,
      S(1) => \sub_reg_164[8]_i_4_n_9\,
      S(0) => \sub_reg_164[8]_i_5_n_9\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_ShiftReg is
  port (
    p_dstgy_data_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mul_ln78_reg_194_reg : in STD_LOGIC;
    mul_ln78_reg_194_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_ShiftReg : entity is "sobel_accel_fifo_w8_d2_S_ShiftReg";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_ShiftReg;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_ShiftReg is
  signal \SRL_SIG_reg_n_9_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][7]\ : STD_LOGIC;
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \SRL_SIG_reg_n_9_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \SRL_SIG_reg_n_9_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \SRL_SIG_reg_n_9_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \SRL_SIG_reg_n_9_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \SRL_SIG_reg_n_9_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \SRL_SIG_reg_n_9_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \SRL_SIG_reg_n_9_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \SRL_SIG_reg_n_9_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_9_[0][0]\,
      Q => \SRL_SIG_reg_n_9_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_9_[0][1]\,
      Q => \SRL_SIG_reg_n_9_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_9_[0][2]\,
      Q => \SRL_SIG_reg_n_9_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_9_[0][3]\,
      Q => \SRL_SIG_reg_n_9_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_9_[0][4]\,
      Q => \SRL_SIG_reg_n_9_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_9_[0][5]\,
      Q => \SRL_SIG_reg_n_9_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_9_[0][6]\,
      Q => \SRL_SIG_reg_n_9_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_9_[0][7]\,
      Q => \SRL_SIG_reg_n_9_[1][7]\,
      R => '0'
    );
mul_ln78_reg_194_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[1][7]\,
      I1 => mul_ln78_reg_194_reg,
      I2 => mul_ln78_reg_194_reg_0,
      I3 => \SRL_SIG_reg_n_9_[0][7]\,
      O => p_dstgy_data_dout(7)
    );
mul_ln78_reg_194_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[1][6]\,
      I1 => mul_ln78_reg_194_reg,
      I2 => mul_ln78_reg_194_reg_0,
      I3 => \SRL_SIG_reg_n_9_[0][6]\,
      O => p_dstgy_data_dout(6)
    );
mul_ln78_reg_194_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[1][5]\,
      I1 => mul_ln78_reg_194_reg,
      I2 => mul_ln78_reg_194_reg_0,
      I3 => \SRL_SIG_reg_n_9_[0][5]\,
      O => p_dstgy_data_dout(5)
    );
mul_ln78_reg_194_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[1][4]\,
      I1 => mul_ln78_reg_194_reg,
      I2 => mul_ln78_reg_194_reg_0,
      I3 => \SRL_SIG_reg_n_9_[0][4]\,
      O => p_dstgy_data_dout(4)
    );
mul_ln78_reg_194_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[1][3]\,
      I1 => mul_ln78_reg_194_reg,
      I2 => mul_ln78_reg_194_reg_0,
      I3 => \SRL_SIG_reg_n_9_[0][3]\,
      O => p_dstgy_data_dout(3)
    );
mul_ln78_reg_194_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[1][2]\,
      I1 => mul_ln78_reg_194_reg,
      I2 => mul_ln78_reg_194_reg_0,
      I3 => \SRL_SIG_reg_n_9_[0][2]\,
      O => p_dstgy_data_dout(2)
    );
mul_ln78_reg_194_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[1][1]\,
      I1 => mul_ln78_reg_194_reg,
      I2 => mul_ln78_reg_194_reg_0,
      I3 => \SRL_SIG_reg_n_9_[0][1]\,
      O => p_dstgy_data_dout(1)
    );
mul_ln78_reg_194_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[1][0]\,
      I1 => mul_ln78_reg_194_reg,
      I2 => mul_ln78_reg_194_reg_0,
      I3 => \SRL_SIG_reg_n_9_[0][0]\,
      O => p_dstgy_data_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_ShiftReg_10 is
  port (
    p_dstgx_data_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_ShiftReg_10 : entity is "sobel_accel_fifo_w8_d2_S_ShiftReg";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_ShiftReg_10;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_ShiftReg_10 is
  signal \SRL_SIG_reg[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \SRL_SIG_reg[0]\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \SRL_SIG_reg[0]\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \SRL_SIG_reg[0]\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \SRL_SIG_reg[0]\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \SRL_SIG_reg[0]\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \SRL_SIG_reg[0]\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \SRL_SIG_reg[0]\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \SRL_SIG_reg[0]\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]\(0),
      Q => \SRL_SIG_reg[1]\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]\(1),
      Q => \SRL_SIG_reg[1]\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]\(2),
      Q => \SRL_SIG_reg[1]\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]\(3),
      Q => \SRL_SIG_reg[1]\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]\(4),
      Q => \SRL_SIG_reg[1]\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]\(5),
      Q => \SRL_SIG_reg[1]\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]\(6),
      Q => \SRL_SIG_reg[1]\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]\(7),
      Q => \SRL_SIG_reg[1]\(7),
      R => '0'
    );
p_reg_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]\(7),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[0]\(7),
      O => p_dstgx_data_dout(7)
    );
p_reg_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]\(6),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[0]\(6),
      O => p_dstgx_data_dout(6)
    );
p_reg_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]\(5),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[0]\(5),
      O => p_dstgx_data_dout(5)
    );
p_reg_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]\(4),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[0]\(4),
      O => p_dstgx_data_dout(4)
    );
p_reg_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]\(3),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[0]\(3),
      O => p_dstgx_data_dout(3)
    );
p_reg_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]\(2),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[0]\(2),
      O => p_dstgx_data_dout(2)
    );
p_reg_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]\(1),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[0]\(1),
      O => p_dstgx_data_dout(1)
    );
p_reg_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]\(0),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[0]\(0),
      O => p_dstgx_data_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_ShiftReg_17 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    push : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    icmp_ln104_reg_211 : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dst_1_data_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    p_dst_data_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_0 : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[7]\ : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_ShiftReg_17 : entity is "sobel_accel_fifo_w8_d2_S_ShiftReg";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_ShiftReg_17;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_ShiftReg_17 is
  signal \SRL_SIG[0][7]_i_1_n_9\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_9_[1][7]\ : STD_LOGIC;
begin
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[1][0]\,
      I1 => \SRL_SIG_reg_n_9_[0][0]\,
      I2 => \B_V_data_1_payload_B_reg[7]\,
      I3 => \B_V_data_1_payload_B_reg[7]_0\,
      O => D(0)
    );
\B_V_data_1_payload_A[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[1][1]\,
      I1 => \SRL_SIG_reg_n_9_[0][1]\,
      I2 => \B_V_data_1_payload_B_reg[7]\,
      I3 => \B_V_data_1_payload_B_reg[7]_0\,
      O => D(1)
    );
\B_V_data_1_payload_A[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[1][2]\,
      I1 => \SRL_SIG_reg_n_9_[0][2]\,
      I2 => \B_V_data_1_payload_B_reg[7]\,
      I3 => \B_V_data_1_payload_B_reg[7]_0\,
      O => D(2)
    );
\B_V_data_1_payload_A[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[1][3]\,
      I1 => \SRL_SIG_reg_n_9_[0][3]\,
      I2 => \B_V_data_1_payload_B_reg[7]\,
      I3 => \B_V_data_1_payload_B_reg[7]_0\,
      O => D(3)
    );
\B_V_data_1_payload_A[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[1][4]\,
      I1 => \SRL_SIG_reg_n_9_[0][4]\,
      I2 => \B_V_data_1_payload_B_reg[7]\,
      I3 => \B_V_data_1_payload_B_reg[7]_0\,
      O => D(4)
    );
\B_V_data_1_payload_A[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[1][5]\,
      I1 => \SRL_SIG_reg_n_9_[0][5]\,
      I2 => \B_V_data_1_payload_B_reg[7]\,
      I3 => \B_V_data_1_payload_B_reg[7]_0\,
      O => D(5)
    );
\B_V_data_1_payload_A[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[1][6]\,
      I1 => \SRL_SIG_reg_n_9_[0][6]\,
      I2 => \B_V_data_1_payload_B_reg[7]\,
      I3 => \B_V_data_1_payload_B_reg[7]_0\,
      O => D(6)
    );
\B_V_data_1_payload_A[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_9_[1][7]\,
      I1 => \SRL_SIG_reg_n_9_[0][7]\,
      I2 => \B_V_data_1_payload_B_reg[7]\,
      I3 => \B_V_data_1_payload_B_reg[7]_0\,
      O => D(7)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000080008000"
    )
        port map (
      I0 => icmp_ln104_reg_211,
      I1 => \SRL_SIG_reg[0][0]_0\(0),
      I2 => dst_1_data_full_n,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => p_dst_data_empty_n,
      I5 => ap_enable_reg_pp0_iter1_0,
      O => \SRL_SIG[0][7]_i_1_n_9\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][7]_0\(0),
      Q => \SRL_SIG_reg_n_9_[0][0]\,
      S => \SRL_SIG[0][7]_i_1_n_9\
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][7]_0\(1),
      Q => \SRL_SIG_reg_n_9_[0][1]\,
      S => \SRL_SIG[0][7]_i_1_n_9\
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][7]_0\(2),
      Q => \SRL_SIG_reg_n_9_[0][2]\,
      S => \SRL_SIG[0][7]_i_1_n_9\
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][7]_0\(3),
      Q => \SRL_SIG_reg_n_9_[0][3]\,
      S => \SRL_SIG[0][7]_i_1_n_9\
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][7]_0\(4),
      Q => \SRL_SIG_reg_n_9_[0][4]\,
      S => \SRL_SIG[0][7]_i_1_n_9\
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][7]_0\(5),
      Q => \SRL_SIG_reg_n_9_[0][5]\,
      S => \SRL_SIG[0][7]_i_1_n_9\
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][7]_0\(6),
      Q => \SRL_SIG_reg_n_9_[0][6]\,
      S => \SRL_SIG[0][7]_i_1_n_9\
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][7]_0\(7),
      Q => \SRL_SIG_reg_n_9_[0][7]\,
      S => \SRL_SIG[0][7]_i_1_n_9\
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_9_[0][0]\,
      Q => \SRL_SIG_reg_n_9_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_9_[0][1]\,
      Q => \SRL_SIG_reg_n_9_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_9_[0][2]\,
      Q => \SRL_SIG_reg_n_9_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_9_[0][3]\,
      Q => \SRL_SIG_reg_n_9_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_9_[0][4]\,
      Q => \SRL_SIG_reg_n_9_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_9_[0][5]\,
      Q => \SRL_SIG_reg_n_9_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_9_[0][6]\,
      Q => \SRL_SIG_reg_n_9_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_9_[0][7]\,
      Q => \SRL_SIG_reg_n_9_[1][7]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init is
  port (
    ap_done_cache : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_fu_72_reg[10]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sub_reg_164_reg[10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_loop_init_int_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dst_1_rows_channel_empty_n : in STD_LOGIC;
    dst_1_cols_channel_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg : in STD_LOGIC;
    \j_fu_72_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln111_fu_161_p2_carry : in STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln111_fu_161_p2_carry_0 : in STD_LOGIC;
    icmp_ln111_fu_161_p2_carry_1 : in STD_LOGIC;
    icmp_ln111_fu_161_p2_carry_2 : in STD_LOGIC;
    icmp_ln111_fu_161_p2_carry_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init : entity is "sobel_accel_flow_control_loop_pipe_sequential_init";
end sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init is
  signal \ap_CS_fsm[1]_i_2__1_n_9\ : STD_LOGIC;
  signal \^ap_done_cache\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal \j_fu_72_reg[11]_i_3_n_11\ : STD_LOGIC;
  signal \j_fu_72_reg[11]_i_3_n_12\ : STD_LOGIC;
  signal \j_fu_72_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \j_fu_72_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \j_fu_72_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \j_fu_72_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \j_fu_72_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \j_fu_72_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \j_fu_72_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \j_fu_72_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_j_fu_72_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_j_fu_72_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \j_fu_72_reg[11]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \j_fu_72_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \j_fu_72_reg[8]_i_1\ : label is 35;
begin
  ap_done_cache <= \^ap_done_cache\;
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => Q(0),
      I1 => dst_1_rows_channel_empty_n,
      I2 => dst_1_cols_channel_empty_n,
      I3 => \ap_CS_fsm[1]_i_2__1_n_9\,
      O => D(0)
    );
\ap_CS_fsm[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFF08000D000800"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \ap_CS_fsm_reg[1]_0\,
      I2 => CO(0),
      I3 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I4 => Q(1),
      I5 => \^ap_done_cache\,
      O => \ap_CS_fsm[1]_i_2__1_n_9\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_reg_0,
      Q => \^ap_done_cache\,
      R => ap_rst_n_inv
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_reg_1,
      Q => \^ap_loop_init_int_reg_0\,
      R => '0'
    );
\icmp_ln106_fu_149_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4F4F4FCC040404"
    )
        port map (
      I0 => \j_fu_72_reg[11]\(10),
      I1 => \out\(10),
      I2 => \j_fu_72_reg[11]\(11),
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I5 => \out\(11),
      O => \j_fu_72_reg[10]\(1)
    );
\icmp_ln106_fu_149_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444C000FFFFC444"
    )
        port map (
      I0 => \j_fu_72_reg[11]\(8),
      I1 => \out\(8),
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \out\(9),
      I5 => \j_fu_72_reg[11]\(9),
      O => \j_fu_72_reg[10]\(0)
    );
\icmp_ln106_fu_149_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1888144412221111"
    )
        port map (
      I0 => \out\(10),
      I1 => \out\(11),
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \j_fu_72_reg[11]\(10),
      I5 => \j_fu_72_reg[11]\(11),
      O => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg(1)
    );
\icmp_ln106_fu_149_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A40006A15400055"
    )
        port map (
      I0 => \out\(8),
      I1 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \out\(9),
      I4 => \j_fu_72_reg[11]\(9),
      I5 => \j_fu_72_reg[11]\(8),
      O => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg(0)
    );
icmp_ln106_fu_149_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444C000FFFFC444"
    )
        port map (
      I0 => \j_fu_72_reg[11]\(6),
      I1 => \out\(6),
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \out\(7),
      I5 => \j_fu_72_reg[11]\(7),
      O => DI(3)
    );
icmp_ln106_fu_149_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4F4F4FCC040404"
    )
        port map (
      I0 => \j_fu_72_reg[11]\(4),
      I1 => \out\(4),
      I2 => \j_fu_72_reg[11]\(5),
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I5 => \out\(5),
      O => DI(2)
    );
icmp_ln106_fu_149_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444C000FFFFC444"
    )
        port map (
      I0 => \j_fu_72_reg[11]\(2),
      I1 => \out\(2),
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \out\(3),
      I5 => \j_fu_72_reg[11]\(3),
      O => DI(1)
    );
icmp_ln106_fu_149_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444C000FFFFC444"
    )
        port map (
      I0 => \j_fu_72_reg[11]\(0),
      I1 => \out\(0),
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \out\(1),
      I5 => \j_fu_72_reg[11]\(1),
      O => DI(0)
    );
icmp_ln106_fu_149_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A40006A15400055"
    )
        port map (
      I0 => \out\(6),
      I1 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \out\(7),
      I4 => \j_fu_72_reg[11]\(7),
      I5 => \j_fu_72_reg[11]\(6),
      O => S(3)
    );
icmp_ln106_fu_149_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1888144412221111"
    )
        port map (
      I0 => \out\(4),
      I1 => \out\(5),
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \j_fu_72_reg[11]\(4),
      I5 => \j_fu_72_reg[11]\(5),
      O => S(2)
    );
icmp_ln106_fu_149_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A40006A15400055"
    )
        port map (
      I0 => \out\(2),
      I1 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \out\(3),
      I4 => \j_fu_72_reg[11]\(3),
      I5 => \j_fu_72_reg[11]\(2),
      O => S(1)
    );
icmp_ln106_fu_149_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A40006A15400055"
    )
        port map (
      I0 => \out\(0),
      I1 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \out\(1),
      I4 => \j_fu_72_reg[11]\(1),
      I5 => \j_fu_72_reg[11]\(0),
      O => S(0)
    );
icmp_ln111_fu_161_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFF01000000"
    )
        port map (
      I0 => icmp_ln111_fu_161_p2_carry(10),
      I1 => icmp_ln111_fu_161_p2_carry(9),
      I2 => icmp_ln111_fu_161_p2_carry(11),
      I3 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => icmp_ln111_fu_161_p2_carry_3,
      O => \sub_reg_164_reg[10]\(3)
    );
icmp_ln111_fu_161_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFF01000000"
    )
        port map (
      I0 => icmp_ln111_fu_161_p2_carry(7),
      I1 => icmp_ln111_fu_161_p2_carry(6),
      I2 => icmp_ln111_fu_161_p2_carry(8),
      I3 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => icmp_ln111_fu_161_p2_carry_2,
      O => \sub_reg_164_reg[10]\(2)
    );
icmp_ln111_fu_161_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFF01000000"
    )
        port map (
      I0 => icmp_ln111_fu_161_p2_carry(4),
      I1 => icmp_ln111_fu_161_p2_carry(3),
      I2 => icmp_ln111_fu_161_p2_carry(5),
      I3 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => icmp_ln111_fu_161_p2_carry_1,
      O => \sub_reg_164_reg[10]\(1)
    );
icmp_ln111_fu_161_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFF01000000"
    )
        port map (
      I0 => icmp_ln111_fu_161_p2_carry(1),
      I1 => icmp_ln111_fu_161_p2_carry(0),
      I2 => icmp_ln111_fu_161_p2_carry(2),
      I3 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => icmp_ln111_fu_161_p2_carry_0,
      O => \sub_reg_164_reg[10]\(0)
    );
\j_fu_72[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => \j_fu_72_reg[11]\(0),
      O => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg_0(0)
    );
\j_fu_72[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_fu_72_reg[11]\(11),
      O => p_0_in(11)
    );
\j_fu_72[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_fu_72_reg[11]\(10),
      O => p_0_in(10)
    );
\j_fu_72[11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_fu_72_reg[11]\(9),
      O => p_0_in(9)
    );
\j_fu_72[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_fu_72_reg[11]\(0),
      O => p_0_in(0)
    );
\j_fu_72[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_fu_72_reg[11]\(4),
      O => p_0_in(4)
    );
\j_fu_72[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_fu_72_reg[11]\(3),
      O => p_0_in(3)
    );
\j_fu_72[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_fu_72_reg[11]\(2),
      O => p_0_in(2)
    );
\j_fu_72[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_fu_72_reg[11]\(1),
      O => p_0_in(1)
    );
\j_fu_72[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_fu_72_reg[11]\(8),
      O => p_0_in(8)
    );
\j_fu_72[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_fu_72_reg[11]\(7),
      O => p_0_in(7)
    );
\j_fu_72[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_fu_72_reg[11]\(6),
      O => p_0_in(6)
    );
\j_fu_72[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_fu_72_reg[11]\(5),
      O => p_0_in(5)
    );
\j_fu_72_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_fu_72_reg[8]_i_1_n_9\,
      CO(3 downto 2) => \NLW_j_fu_72_reg[11]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \j_fu_72_reg[11]_i_3_n_11\,
      CO(0) => \j_fu_72_reg[11]_i_3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_j_fu_72_reg[11]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg_0(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => p_0_in(11 downto 9)
    );
\j_fu_72_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \j_fu_72_reg[4]_i_1_n_9\,
      CO(2) => \j_fu_72_reg[4]_i_1_n_10\,
      CO(1) => \j_fu_72_reg[4]_i_1_n_11\,
      CO(0) => \j_fu_72_reg[4]_i_1_n_12\,
      CYINIT => p_0_in(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg_0(4 downto 1),
      S(3 downto 0) => p_0_in(4 downto 1)
    );
\j_fu_72_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_fu_72_reg[4]_i_1_n_9\,
      CO(3) => \j_fu_72_reg[8]_i_1_n_9\,
      CO(2) => \j_fu_72_reg[8]_i_1_n_10\,
      CO(1) => \j_fu_72_reg[8]_i_1_n_11\,
      CO(0) => \j_fu_72_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg_0(8 downto 5),
      S(3 downto 0) => p_0_in(8 downto 5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_19 is
  port (
    \ap_block_pp0_stage0_11001__0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \width_reg_160_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \width_reg_160_reg[12]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready : out STD_LOGIC;
    \col_fu_58_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln81_fu_111_p2_carry__0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \col_fu_58_reg[12]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    p_dst_data_empty_n : in STD_LOGIC;
    \col_fu_58_reg[12]_1\ : in STD_LOGIC;
    dst_1_data_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_dst_cols_channel_empty_n : in STD_LOGIC;
    p_dst_rows_channel_empty_n : in STD_LOGIC;
    shift_c_empty_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_19 : entity is "sobel_accel_flow_control_loop_pipe_sequential_init";
end sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_19;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_19 is
  signal \ap_CS_fsm[2]_i_3__0_n_9\ : STD_LOGIC;
  signal \^ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_9\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__4_n_9\ : STD_LOGIC;
  signal ap_sig_allocacmp_col_5 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \col_fu_58_reg[12]_i_3_n_10\ : STD_LOGIC;
  signal \col_fu_58_reg[12]_i_3_n_11\ : STD_LOGIC;
  signal \col_fu_58_reg[12]_i_3_n_12\ : STD_LOGIC;
  signal \col_fu_58_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \col_fu_58_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \col_fu_58_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \col_fu_58_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \col_fu_58_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \col_fu_58_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \col_fu_58_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \col_fu_58_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_col_fu_58_reg[12]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3__0\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \col_fu_58[0]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \col_fu_58[12]_i_1\ : label is "soft_lutpair300";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \col_fu_58_reg[12]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \col_fu_58_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \col_fu_58_reg[8]_i_1\ : label is 35;
begin
  \ap_block_pp0_stage0_11001__0\ <= \^ap_block_pp0_stage0_11001__0\;
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404040404040404"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm[2]_i_3__0_n_9\,
      I2 => Q(0),
      I3 => p_dst_cols_channel_empty_n,
      I4 => p_dst_rows_channel_empty_n,
      I5 => shift_c_empty_n,
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4045"
    )
        port map (
      I0 => Q(0),
      I1 => CO(0),
      I2 => Q(1),
      I3 => \ap_CS_fsm[2]_i_3__0_n_9\,
      O => D(1)
    );
\ap_CS_fsm[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F20000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => ap_loop_exit_ready_pp0_iter2_reg,
      I3 => \^ap_block_pp0_stage0_11001__0\,
      I4 => Q(2),
      O => \ap_CS_fsm[2]_i_3__0_n_9\
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_11001__0\,
      I1 => ap_loop_exit_ready_pp0_iter2_reg,
      I2 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__1_n_9\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__1_n_9\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888C000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => ap_rst_n,
      I2 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I3 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg(0),
      I4 => \^ap_block_pp0_stage0_11001__0\,
      O => ap_enable_reg_pp0_iter1_reg
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I1 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg(0),
      I2 => dst_1_data_full_n,
      I3 => \col_fu_58_reg[12]_1\,
      I4 => p_dst_data_empty_n,
      I5 => ap_enable_reg_pp0_iter1_reg_0,
      O => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready
    );
\ap_loop_init_int_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCFFF4F"
    )
        port map (
      I0 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter2_reg,
      I4 => \^ap_block_pp0_stage0_11001__0\,
      O => \ap_loop_init_int_i_1__4_n_9\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__4_n_9\,
      Q => ap_loop_init_int,
      R => '0'
    );
\col_fu_58[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \col_fu_58_reg[12]_0\(0),
      O => \col_fu_58_reg[12]\(0)
    );
\col_fu_58[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I1 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg(0),
      I2 => ap_loop_init_int,
      I3 => \^ap_block_pp0_stage0_11001__0\,
      O => SR(0)
    );
\col_fu_58[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808880800008808"
    )
        port map (
      I0 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg(0),
      I1 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => p_dst_data_empty_n,
      I4 => \col_fu_58_reg[12]_1\,
      I5 => dst_1_data_full_n,
      O => E(0)
    );
\col_fu_58[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => dst_1_data_full_n,
      I1 => \col_fu_58_reg[12]_1\,
      I2 => p_dst_data_empty_n,
      I3 => ap_enable_reg_pp0_iter1_reg_0,
      O => \^ap_block_pp0_stage0_11001__0\
    );
\col_fu_58[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_58_reg[12]_0\(12),
      I1 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_col_5(12)
    );
\col_fu_58[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_58_reg[12]_0\(11),
      I1 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_col_5(11)
    );
\col_fu_58[12]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_58_reg[12]_0\(10),
      I1 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_col_5(10)
    );
\col_fu_58[12]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_58_reg[12]_0\(9),
      I1 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_col_5(9)
    );
\col_fu_58[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_58_reg[12]_0\(0),
      I1 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_col_5(0)
    );
\col_fu_58[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_58_reg[12]_0\(4),
      I1 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_col_5(4)
    );
\col_fu_58[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_58_reg[12]_0\(3),
      I1 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_col_5(3)
    );
\col_fu_58[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_58_reg[12]_0\(2),
      I1 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_col_5(2)
    );
\col_fu_58[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_58_reg[12]_0\(1),
      I1 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_col_5(1)
    );
\col_fu_58[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_58_reg[12]_0\(8),
      I1 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_col_5(8)
    );
\col_fu_58[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_58_reg[12]_0\(7),
      I1 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_col_5(7)
    );
\col_fu_58[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_58_reg[12]_0\(6),
      I1 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_col_5(6)
    );
\col_fu_58[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_58_reg[12]_0\(5),
      I1 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_col_5(5)
    );
\col_fu_58_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_fu_58_reg[8]_i_1_n_9\,
      CO(3) => \NLW_col_fu_58_reg[12]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \col_fu_58_reg[12]_i_3_n_10\,
      CO(1) => \col_fu_58_reg[12]_i_3_n_11\,
      CO(0) => \col_fu_58_reg[12]_i_3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \col_fu_58_reg[12]\(12 downto 9),
      S(3 downto 0) => ap_sig_allocacmp_col_5(12 downto 9)
    );
\col_fu_58_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \col_fu_58_reg[4]_i_1_n_9\,
      CO(2) => \col_fu_58_reg[4]_i_1_n_10\,
      CO(1) => \col_fu_58_reg[4]_i_1_n_11\,
      CO(0) => \col_fu_58_reg[4]_i_1_n_12\,
      CYINIT => ap_sig_allocacmp_col_5(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \col_fu_58_reg[12]\(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_col_5(4 downto 1)
    );
\col_fu_58_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_fu_58_reg[4]_i_1_n_9\,
      CO(3) => \col_fu_58_reg[8]_i_1_n_9\,
      CO(2) => \col_fu_58_reg[8]_i_1_n_10\,
      CO(1) => \col_fu_58_reg[8]_i_1_n_11\,
      CO(0) => \col_fu_58_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \col_fu_58_reg[12]\(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_col_5(8 downto 5)
    );
grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF88888"
    )
        port map (
      I0 => Q(1),
      I1 => CO(0),
      I2 => \^ap_block_pp0_stage0_11001__0\,
      I3 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg(0),
      I4 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      O => \ap_CS_fsm_reg[1]\
    );
\icmp_ln81_fu_111_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF80AA"
    )
        port map (
      I0 => \icmp_ln81_fu_111_p2_carry__0\(12),
      I1 => ap_loop_init_int,
      I2 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I3 => \col_fu_58_reg[12]_0\(12),
      I4 => \icmp_ln81_fu_111_p2_carry__0\(13),
      O => \width_reg_160_reg[12]\(2)
    );
\icmp_ln81_fu_111_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => \icmp_ln81_fu_111_p2_carry__0\(10),
      I1 => \col_fu_58_reg[12]_0\(10),
      I2 => \col_fu_58_reg[12]_0\(11),
      I3 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln81_fu_111_p2_carry__0\(11),
      O => \width_reg_160_reg[12]\(1)
    );
\icmp_ln81_fu_111_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => \icmp_ln81_fu_111_p2_carry__0\(8),
      I1 => \col_fu_58_reg[12]_0\(8),
      I2 => \col_fu_58_reg[12]_0\(9),
      I3 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln81_fu_111_p2_carry__0\(9),
      O => \width_reg_160_reg[12]\(0)
    );
\icmp_ln81_fu_111_p2_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005999"
    )
        port map (
      I0 => \icmp_ln81_fu_111_p2_carry__0\(12),
      I1 => \col_fu_58_reg[12]_0\(12),
      I2 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \icmp_ln81_fu_111_p2_carry__0\(13),
      O => S(2)
    );
\icmp_ln81_fu_111_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => \icmp_ln81_fu_111_p2_carry__0\(10),
      I1 => \col_fu_58_reg[12]_0\(10),
      I2 => \icmp_ln81_fu_111_p2_carry__0\(11),
      I3 => \col_fu_58_reg[12]_0\(11),
      I4 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I5 => ap_loop_init_int,
      O => S(1)
    );
\icmp_ln81_fu_111_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => \icmp_ln81_fu_111_p2_carry__0\(8),
      I1 => \col_fu_58_reg[12]_0\(8),
      I2 => \icmp_ln81_fu_111_p2_carry__0\(9),
      I3 => \col_fu_58_reg[12]_0\(9),
      I4 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I5 => ap_loop_init_int,
      O => S(0)
    );
icmp_ln81_fu_111_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => \icmp_ln81_fu_111_p2_carry__0\(6),
      I1 => \col_fu_58_reg[12]_0\(6),
      I2 => \col_fu_58_reg[12]_0\(7),
      I3 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln81_fu_111_p2_carry__0\(7),
      O => DI(3)
    );
icmp_ln81_fu_111_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => \icmp_ln81_fu_111_p2_carry__0\(4),
      I1 => \col_fu_58_reg[12]_0\(4),
      I2 => \col_fu_58_reg[12]_0\(5),
      I3 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln81_fu_111_p2_carry__0\(5),
      O => DI(2)
    );
icmp_ln81_fu_111_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => \icmp_ln81_fu_111_p2_carry__0\(2),
      I1 => \col_fu_58_reg[12]_0\(2),
      I2 => \col_fu_58_reg[12]_0\(3),
      I3 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln81_fu_111_p2_carry__0\(3),
      O => DI(1)
    );
icmp_ln81_fu_111_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => \icmp_ln81_fu_111_p2_carry__0\(0),
      I1 => \col_fu_58_reg[12]_0\(0),
      I2 => \col_fu_58_reg[12]_0\(1),
      I3 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln81_fu_111_p2_carry__0\(1),
      O => DI(0)
    );
icmp_ln81_fu_111_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => \icmp_ln81_fu_111_p2_carry__0\(6),
      I1 => \col_fu_58_reg[12]_0\(6),
      I2 => \icmp_ln81_fu_111_p2_carry__0\(7),
      I3 => \col_fu_58_reg[12]_0\(7),
      I4 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \width_reg_160_reg[6]\(3)
    );
icmp_ln81_fu_111_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => \icmp_ln81_fu_111_p2_carry__0\(4),
      I1 => \col_fu_58_reg[12]_0\(4),
      I2 => \icmp_ln81_fu_111_p2_carry__0\(5),
      I3 => \col_fu_58_reg[12]_0\(5),
      I4 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \width_reg_160_reg[6]\(2)
    );
icmp_ln81_fu_111_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => \icmp_ln81_fu_111_p2_carry__0\(2),
      I1 => \col_fu_58_reg[12]_0\(2),
      I2 => \icmp_ln81_fu_111_p2_carry__0\(3),
      I3 => \col_fu_58_reg[12]_0\(3),
      I4 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \width_reg_160_reg[6]\(1)
    );
icmp_ln81_fu_111_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => \icmp_ln81_fu_111_p2_carry__0\(0),
      I1 => \col_fu_58_reg[12]_0\(0),
      I2 => \icmp_ln81_fu_111_p2_carry__0\(1),
      I3 => \col_fu_58_reg[12]_0\(1),
      I4 => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \width_reg_160_reg[6]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_20 is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    ap_loop_init_int_reg_2 : out STD_LOGIC;
    ap_loop_init_int_reg_3 : out STD_LOGIC;
    \j_2_fu_60_reg[10]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_4 : out STD_LOGIC;
    ap_loop_init_int_reg_5 : out STD_LOGIC;
    ap_loop_init : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \j_2_fu_60_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg : in STD_LOGIC;
    addr : in STD_LOGIC;
    \icmp_ln81_fu_107_p2_carry__0_i_7\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \icmp_ln81_fu_107_p2_carry__0_i_7_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    in_mat_data_full_n : in STD_LOGIC;
    \j_2_fu_60_reg[11]_0\ : in STD_LOGIC;
    img_inp_TVALID_int_regslice : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    in_mat_rows_c_full_n : in STD_LOGIC;
    in_mat_cols_c_full_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_20 : entity is "sobel_accel_flow_control_loop_pipe_sequential_init";
end sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_20;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_20 is
  signal \ap_CS_fsm[2]_i_3_n_9\ : STD_LOGIC;
  signal \ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_9 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_9 : STD_LOGIC;
  signal \j_2_fu_60_reg[11]_i_3_n_11\ : STD_LOGIC;
  signal \j_2_fu_60_reg[11]_i_3_n_12\ : STD_LOGIC;
  signal \j_2_fu_60_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \j_2_fu_60_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \j_2_fu_60_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \j_2_fu_60_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \j_2_fu_60_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \j_2_fu_60_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \j_2_fu_60_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \j_2_fu_60_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_j_2_fu_60_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_j_2_fu_60_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of icmp_ln81_fu_107_p2_carry_i_10 : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \j_2_fu_60[11]_i_1\ : label is "soft_lutpair214";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \j_2_fu_60_reg[11]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \j_2_fu_60_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \j_2_fu_60_reg[8]_i_1\ : label is 35;
begin
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000D55500008000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => \ap_CS_fsm_reg[1]_0\,
      I2 => in_mat_rows_c_full_n,
      I3 => in_mat_cols_c_full_n,
      I4 => \ap_CS_fsm_reg[1]\(1),
      I5 => \ap_CS_fsm[2]_i_3_n_9\,
      O => \ap_CS_fsm_reg[0]\(0)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4045"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => \ap_CS_fsm_reg[2]\(0),
      I2 => \ap_CS_fsm_reg[1]\(1),
      I3 => \ap_CS_fsm[2]_i_3_n_9\,
      O => \ap_CS_fsm_reg[0]\(1)
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222E0000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => CO(0),
      I3 => \ap_block_pp0_stage0_11001__0\,
      I4 => \ap_CS_fsm_reg[1]\(2),
      O => \ap_CS_fsm[2]_i_3_n_9\
    );
ap_done_cache_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFF0B00"
    )
        port map (
      I0 => in_mat_data_full_n,
      I1 => \j_2_fu_60_reg[11]_0\,
      I2 => CO(0),
      I3 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I4 => ap_done_cache,
      O => ap_done_cache_i_1_n_9
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_9,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB3FBB"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_rst_n,
      I2 => CO(0),
      I3 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I4 => \ap_block_pp0_stage0_11001__0\,
      O => ap_loop_init_int_i_1_n_9
    );
ap_loop_init_int_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44F44444"
    )
        port map (
      I0 => in_mat_data_full_n,
      I1 => \j_2_fu_60_reg[11]_0\,
      I2 => CO(0),
      I3 => img_inp_TVALID_int_regslice,
      I4 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      O => \ap_block_pp0_stage0_11001__0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_9,
      Q => ap_loop_init_int,
      R => '0'
    );
\icmp_ln81_fu_107_p2_carry__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070708F8F708F8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => Q(9),
      I3 => addr,
      I4 => \icmp_ln81_fu_107_p2_carry__0_i_7\(4),
      I5 => \icmp_ln81_fu_107_p2_carry__0_i_7_0\(4),
      O => ap_loop_init_int_reg_4
    );
\icmp_ln81_fu_107_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => D(10),
      I1 => Q(10),
      I2 => Q(11),
      I3 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => D(11),
      O => \j_2_fu_60_reg[10]\(1)
    );
\icmp_ln81_fu_107_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => D(8),
      I1 => Q(8),
      I2 => Q(9),
      I3 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => D(9),
      O => \j_2_fu_60_reg[10]\(0)
    );
\icmp_ln81_fu_107_p2_carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070708F8F708F8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => Q(11),
      I3 => addr,
      I4 => \icmp_ln81_fu_107_p2_carry__0_i_7\(5),
      I5 => \icmp_ln81_fu_107_p2_carry__0_i_7_0\(5),
      O => ap_loop_init_int_reg_5
    );
icmp_ln81_fu_107_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => D(6),
      I1 => Q(6),
      I2 => Q(7),
      I3 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => D(7),
      O => DI(3)
    );
icmp_ln81_fu_107_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      O => ap_loop_init
    );
icmp_ln81_fu_107_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070708F8F708F8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => Q(7),
      I3 => addr,
      I4 => \icmp_ln81_fu_107_p2_carry__0_i_7\(3),
      I5 => \icmp_ln81_fu_107_p2_carry__0_i_7_0\(3),
      O => ap_loop_init_int_reg_3
    );
icmp_ln81_fu_107_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070708F8F708F8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => Q(5),
      I3 => addr,
      I4 => \icmp_ln81_fu_107_p2_carry__0_i_7\(2),
      I5 => \icmp_ln81_fu_107_p2_carry__0_i_7_0\(2),
      O => ap_loop_init_int_reg_2
    );
icmp_ln81_fu_107_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070708F8F708F8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => Q(3),
      I3 => addr,
      I4 => \icmp_ln81_fu_107_p2_carry__0_i_7\(1),
      I5 => \icmp_ln81_fu_107_p2_carry__0_i_7_0\(1),
      O => ap_loop_init_int_reg_1
    );
icmp_ln81_fu_107_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070708F8F708F8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => Q(1),
      I3 => addr,
      I4 => \icmp_ln81_fu_107_p2_carry__0_i_7\(0),
      I5 => \icmp_ln81_fu_107_p2_carry__0_i_7_0\(0),
      O => ap_loop_init_int_reg_0
    );
icmp_ln81_fu_107_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => D(4),
      I1 => Q(4),
      I2 => Q(5),
      I3 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => D(5),
      O => DI(2)
    );
icmp_ln81_fu_107_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => D(2),
      I1 => Q(2),
      I2 => Q(3),
      I3 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => D(3),
      O => DI(1)
    );
icmp_ln81_fu_107_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => D(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => D(1),
      O => DI(0)
    );
\j_2_fu_60[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      O => \j_2_fu_60_reg[11]\(0)
    );
\j_2_fu_60[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080008"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => CO(0),
      I3 => \j_2_fu_60_reg[11]_0\,
      I4 => in_mat_data_full_n,
      O => SR(0)
    );
\j_2_fu_60[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(11)
    );
\j_2_fu_60[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(10)
    );
\j_2_fu_60[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(9)
    );
\j_2_fu_60[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(0)
    );
\j_2_fu_60[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(4)
    );
\j_2_fu_60[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(3)
    );
\j_2_fu_60[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(2)
    );
\j_2_fu_60[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(1)
    );
\j_2_fu_60[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(8)
    );
\j_2_fu_60[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(7)
    );
\j_2_fu_60[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(6)
    );
\j_2_fu_60[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(5)
    );
\j_2_fu_60_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_2_fu_60_reg[8]_i_1_n_9\,
      CO(3 downto 2) => \NLW_j_2_fu_60_reg[11]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \j_2_fu_60_reg[11]_i_3_n_11\,
      CO(0) => \j_2_fu_60_reg[11]_i_3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_j_2_fu_60_reg[11]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => \j_2_fu_60_reg[11]\(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => p_0_in(11 downto 9)
    );
\j_2_fu_60_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \j_2_fu_60_reg[4]_i_1_n_9\,
      CO(2) => \j_2_fu_60_reg[4]_i_1_n_10\,
      CO(1) => \j_2_fu_60_reg[4]_i_1_n_11\,
      CO(0) => \j_2_fu_60_reg[4]_i_1_n_12\,
      CYINIT => p_0_in(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \j_2_fu_60_reg[11]\(4 downto 1),
      S(3 downto 0) => p_0_in(4 downto 1)
    );
\j_2_fu_60_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_2_fu_60_reg[4]_i_1_n_9\,
      CO(3) => \j_2_fu_60_reg[8]_i_1_n_9\,
      CO(2) => \j_2_fu_60_reg[8]_i_1_n_10\,
      CO(1) => \j_2_fu_60_reg[8]_i_1_n_11\,
      CO(0) => \j_2_fu_60_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \j_2_fu_60_reg[11]\(8 downto 5),
      S(3 downto 0) => p_0_in(8 downto 5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_22 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_fu_52_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_sig_allocacmp_j_load : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready : out STD_LOGIC;
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \icmp_ln64_fu_109_p2_carry__0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_exit_ready_pp0_iter3_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sel : in STD_LOGIC;
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_22 : entity is "sobel_accel_flow_control_loop_pipe_sequential_init";
end sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_22;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_22 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_9\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__3_n_9\ : STD_LOGIC;
  signal \icmp_ln64_fu_109_p2_carry__0_i_3_n_9\ : STD_LOGIC;
  signal icmp_ln64_fu_109_p2_carry_i_5_n_9 : STD_LOGIC;
  signal icmp_ln64_fu_109_p2_carry_i_6_n_9 : STD_LOGIC;
  signal icmp_ln64_fu_109_p2_carry_i_7_n_9 : STD_LOGIC;
  signal icmp_ln64_fu_109_p2_carry_i_8_n_9 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_i_1 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \j_fu_52[0]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \j_fu_52[15]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \j_fu_52[15]_i_2\ : label is "soft_lutpair165";
begin
\add_ln64_fu_115_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => ap_loop_init_int,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      O => ap_sig_allocacmp_j_load(8)
    );
\add_ln64_fu_115_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => ap_loop_init_int,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      O => ap_sig_allocacmp_j_load(7)
    );
\add_ln64_fu_115_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => ap_loop_init_int,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      O => ap_sig_allocacmp_j_load(6)
    );
\add_ln64_fu_115_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => ap_loop_init_int,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      O => ap_sig_allocacmp_j_load(5)
    );
\add_ln64_fu_115_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(12),
      I1 => ap_loop_init_int,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      O => ap_sig_allocacmp_j_load(12)
    );
\add_ln64_fu_115_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => ap_loop_init_int,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      O => ap_sig_allocacmp_j_load(11)
    );
\add_ln64_fu_115_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => ap_loop_init_int,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      O => ap_sig_allocacmp_j_load(10)
    );
\add_ln64_fu_115_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => ap_loop_init_int,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      O => ap_sig_allocacmp_j_load(9)
    );
\add_ln64_fu_115_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(15),
      I1 => ap_loop_init_int,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      O => ap_sig_allocacmp_j_load(15)
    );
\add_ln64_fu_115_p2_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(14),
      I1 => ap_loop_init_int,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      O => ap_sig_allocacmp_j_load(14)
    );
\add_ln64_fu_115_p2_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(13),
      I1 => ap_loop_init_int,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      O => ap_sig_allocacmp_j_load(13)
    );
add_ln64_fu_115_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init_int,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      O => ap_sig_allocacmp_j_load(0)
    );
add_ln64_fu_115_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => ap_loop_init_int,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      O => ap_sig_allocacmp_j_load(4)
    );
add_ln64_fu_115_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => ap_loop_init_int,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      O => ap_sig_allocacmp_j_load(3)
    );
add_ln64_fu_115_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => ap_loop_init_int,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      O => ap_sig_allocacmp_j_load(2)
    );
add_ln64_fu_115_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_init_int,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      O => ap_sig_allocacmp_j_load(1)
    );
\ap_CS_fsm[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAAAAAAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[8]\(0),
      I1 => ap_done_cache_reg_0,
      I2 => ap_loop_exit_ready_pp0_iter3_reg,
      I3 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      I4 => ap_done_cache,
      I5 => \ap_CS_fsm_reg[8]\(2),
      O => D(0)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAABFBFAAAAAAAA"
    )
        port map (
      I0 => sel,
      I1 => ap_done_cache_reg_0,
      I2 => ap_loop_exit_ready_pp0_iter3_reg,
      I3 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      I4 => ap_done_cache,
      I5 => \ap_CS_fsm_reg[8]\(2),
      O => D(1)
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      I1 => ap_done_cache_reg_0,
      I2 => ap_loop_exit_ready_pp0_iter3_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_9\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_9\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0088A088"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      I3 => ap_done_cache_reg_0,
      I4 => CO(0),
      O => ap_rst_n_0
    );
ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CO(0),
      I1 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      O => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready
    );
\ap_loop_init_int_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBF3FBF3"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter3_reg,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => ap_done_cache_reg_0,
      I4 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      O => \ap_loop_init_int_i_1__3_n_9\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__3_n_9\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2A2A2A"
    )
        port map (
      I0 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      I1 => ap_done_cache_reg_0,
      I2 => CO(0),
      I3 => \ap_CS_fsm_reg[8]\(1),
      I4 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg_0(0),
      O => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg
    );
\icmp_ln64_fu_109_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A55"
    )
        port map (
      I0 => \icmp_ln64_fu_109_p2_carry__0\(15),
      I1 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(15),
      O => S(1)
    );
\icmp_ln64_fu_109_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A222"
    )
        port map (
      I0 => \icmp_ln64_fu_109_p2_carry__0_i_3_n_9\,
      I1 => Q(12),
      I2 => ap_loop_init_int,
      I3 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      I4 => \icmp_ln64_fu_109_p2_carry__0\(12),
      O => S(0)
    );
\icmp_ln64_fu_109_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(14),
      I1 => \icmp_ln64_fu_109_p2_carry__0\(14),
      I2 => Q(13),
      I3 => ap_loop_init_int,
      I4 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      I5 => \icmp_ln64_fu_109_p2_carry__0\(13),
      O => \icmp_ln64_fu_109_p2_carry__0_i_3_n_9\
    );
icmp_ln64_fu_109_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A222"
    )
        port map (
      I0 => icmp_ln64_fu_109_p2_carry_i_5_n_9,
      I1 => Q(9),
      I2 => ap_loop_init_int,
      I3 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      I4 => \icmp_ln64_fu_109_p2_carry__0\(9),
      O => \j_fu_52_reg[9]\(3)
    );
icmp_ln64_fu_109_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A222"
    )
        port map (
      I0 => icmp_ln64_fu_109_p2_carry_i_6_n_9,
      I1 => Q(6),
      I2 => ap_loop_init_int,
      I3 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      I4 => \icmp_ln64_fu_109_p2_carry__0\(6),
      O => \j_fu_52_reg[9]\(2)
    );
icmp_ln64_fu_109_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A222"
    )
        port map (
      I0 => icmp_ln64_fu_109_p2_carry_i_7_n_9,
      I1 => Q(3),
      I2 => ap_loop_init_int,
      I3 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      I4 => \icmp_ln64_fu_109_p2_carry__0\(3),
      O => \j_fu_52_reg[9]\(1)
    );
icmp_ln64_fu_109_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002AD5"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init_int,
      I2 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      I3 => \icmp_ln64_fu_109_p2_carry__0\(0),
      I4 => icmp_ln64_fu_109_p2_carry_i_8_n_9,
      O => \j_fu_52_reg[9]\(0)
    );
icmp_ln64_fu_109_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(11),
      I1 => \icmp_ln64_fu_109_p2_carry__0\(11),
      I2 => Q(10),
      I3 => ap_loop_init_int,
      I4 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      I5 => \icmp_ln64_fu_109_p2_carry__0\(10),
      O => icmp_ln64_fu_109_p2_carry_i_5_n_9
    );
icmp_ln64_fu_109_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(8),
      I1 => \icmp_ln64_fu_109_p2_carry__0\(8),
      I2 => Q(7),
      I3 => ap_loop_init_int,
      I4 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      I5 => \icmp_ln64_fu_109_p2_carry__0\(7),
      O => icmp_ln64_fu_109_p2_carry_i_6_n_9
    );
icmp_ln64_fu_109_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(5),
      I1 => \icmp_ln64_fu_109_p2_carry__0\(5),
      I2 => Q(4),
      I3 => ap_loop_init_int,
      I4 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      I5 => \icmp_ln64_fu_109_p2_carry__0\(4),
      O => icmp_ln64_fu_109_p2_carry_i_7_n_9
    );
icmp_ln64_fu_109_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => Q(2),
      I1 => \icmp_ln64_fu_109_p2_carry__0\(2),
      I2 => Q(1),
      I3 => ap_loop_init_int,
      I4 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      I5 => \icmp_ln64_fu_109_p2_carry__0\(1),
      O => icmp_ln64_fu_109_p2_carry_i_8_n_9
    );
\j_fu_52[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      O => ap_loop_init_int_reg_0(0)
    );
\j_fu_52[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      I2 => ap_done_cache_reg_0,
      I3 => CO(0),
      O => SR(0)
    );
\j_fu_52[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      I2 => CO(0),
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_27 is
  port (
    ap_done_cache_1 : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ref_tmp1_reg_775_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ref_tmp_reg_770_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_fu_76_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln432_fu_188_p2 : out STD_LOGIC;
    i_fu_760 : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_ready : out STD_LOGIC;
    i_4_fu_194_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_fu_80_reg[3]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[8]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[8]_1\ : in STD_LOGIC;
    ref_tmp1_reg_775 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GradientValuesY_fu_68_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ref_tmp_reg_770 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GradientValuesX_fu_72_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    \trunc_ln435_reg_743_reg[7]\ : in STD_LOGIC;
    \trunc_ln435_reg_743_reg[7]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    q_fu_80 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_27 : entity is "sobel_accel_flow_control_loop_pipe_sequential_init";
end sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_27;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_27 is
  signal \^ap_done_cache_1\ : STD_LOGIC;
  signal \ap_loop_init_int_i_1__2_n_9\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GradientValuesX_fu_72[7]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \GradientValuesY_fu_68[0]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \GradientValuesY_fu_68[1]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \GradientValuesY_fu_68[2]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \GradientValuesY_fu_68[3]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_1 : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \i_fu_76[0]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \i_fu_76[1]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \i_fu_76[1]_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \icmp_ln432_reg_739[0]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \q_fu_80[3]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \q_fu_80[4]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \trunc_ln435_reg_743[7]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \trunc_ln435_reg_743[7]_i_3\ : label is "soft_lutpair148";
begin
  ap_done_cache_1 <= \^ap_done_cache_1\;
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
\GradientValuesX_fu_72[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ref_tmp_reg_770(0),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \ap_CS_fsm_reg[8]_1\,
      I3 => \GradientValuesX_fu_72_reg[7]\(0),
      O => \ref_tmp_reg_770_reg[7]\(0)
    );
\GradientValuesX_fu_72[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ref_tmp_reg_770(1),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \ap_CS_fsm_reg[8]_1\,
      I3 => \GradientValuesX_fu_72_reg[7]\(1),
      O => \ref_tmp_reg_770_reg[7]\(1)
    );
\GradientValuesX_fu_72[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ref_tmp_reg_770(2),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \ap_CS_fsm_reg[8]_1\,
      I3 => \GradientValuesX_fu_72_reg[7]\(2),
      O => \ref_tmp_reg_770_reg[7]\(2)
    );
\GradientValuesX_fu_72[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ref_tmp_reg_770(3),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \ap_CS_fsm_reg[8]_1\,
      I3 => \GradientValuesX_fu_72_reg[7]\(3),
      O => \ref_tmp_reg_770_reg[7]\(3)
    );
\GradientValuesX_fu_72[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ref_tmp_reg_770(4),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \ap_CS_fsm_reg[8]_1\,
      I3 => \GradientValuesX_fu_72_reg[7]\(4),
      O => \ref_tmp_reg_770_reg[7]\(4)
    );
\GradientValuesX_fu_72[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ref_tmp_reg_770(5),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \ap_CS_fsm_reg[8]_1\,
      I3 => \GradientValuesX_fu_72_reg[7]\(5),
      O => \ref_tmp_reg_770_reg[7]\(5)
    );
\GradientValuesX_fu_72[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ref_tmp_reg_770(6),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \ap_CS_fsm_reg[8]_1\,
      I3 => \GradientValuesX_fu_72_reg[7]\(6),
      O => \ref_tmp_reg_770_reg[7]\(6)
    );
\GradientValuesX_fu_72[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => \ap_CS_fsm_reg[8]_1\,
      I2 => \^ap_loop_init_int_reg_0\,
      O => E(0)
    );
\GradientValuesX_fu_72[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ref_tmp_reg_770(7),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \ap_CS_fsm_reg[8]_1\,
      I3 => \GradientValuesX_fu_72_reg[7]\(7),
      O => \ref_tmp_reg_770_reg[7]\(7)
    );
\GradientValuesY_fu_68[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ref_tmp1_reg_775(0),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \ap_CS_fsm_reg[8]_1\,
      I3 => \GradientValuesY_fu_68_reg[7]\(0),
      O => \ref_tmp1_reg_775_reg[7]\(0)
    );
\GradientValuesY_fu_68[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ref_tmp1_reg_775(1),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \ap_CS_fsm_reg[8]_1\,
      I3 => \GradientValuesY_fu_68_reg[7]\(1),
      O => \ref_tmp1_reg_775_reg[7]\(1)
    );
\GradientValuesY_fu_68[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ref_tmp1_reg_775(2),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \ap_CS_fsm_reg[8]_1\,
      I3 => \GradientValuesY_fu_68_reg[7]\(2),
      O => \ref_tmp1_reg_775_reg[7]\(2)
    );
\GradientValuesY_fu_68[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ref_tmp1_reg_775(3),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \ap_CS_fsm_reg[8]_1\,
      I3 => \GradientValuesY_fu_68_reg[7]\(3),
      O => \ref_tmp1_reg_775_reg[7]\(3)
    );
\GradientValuesY_fu_68[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ref_tmp1_reg_775(4),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \ap_CS_fsm_reg[8]_1\,
      I3 => \GradientValuesY_fu_68_reg[7]\(4),
      O => \ref_tmp1_reg_775_reg[7]\(4)
    );
\GradientValuesY_fu_68[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ref_tmp1_reg_775(5),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \ap_CS_fsm_reg[8]_1\,
      I3 => \GradientValuesY_fu_68_reg[7]\(5),
      O => \ref_tmp1_reg_775_reg[7]\(5)
    );
\GradientValuesY_fu_68[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ref_tmp1_reg_775(6),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \ap_CS_fsm_reg[8]_1\,
      I3 => \GradientValuesY_fu_68_reg[7]\(6),
      O => \ref_tmp1_reg_775_reg[7]\(6)
    );
\GradientValuesY_fu_68[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ref_tmp1_reg_775(7),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \ap_CS_fsm_reg[8]_1\,
      I3 => \GradientValuesY_fu_68_reg[7]\(7),
      O => \ref_tmp1_reg_775_reg[7]\(7)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5100"
    )
        port map (
      I0 => \ap_CS_fsm_reg[8]_0\,
      I1 => \^ap_done_cache_1\,
      I2 => \ap_CS_fsm_reg[8]_1\,
      I3 => Q(1),
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444F4F4F444"
    )
        port map (
      I0 => \ap_CS_fsm_reg[8]\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => \ap_CS_fsm_reg[8]_0\,
      I4 => \^ap_done_cache_1\,
      I5 => \ap_CS_fsm_reg[8]_1\,
      O => D(1)
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_reg_0,
      Q => \^ap_done_cache_1\,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => \ap_CS_fsm_reg[8]_1\,
      I2 => \trunc_ln435_reg_743_reg[7]_0\,
      I3 => \trunc_ln435_reg_743_reg[7]\,
      O => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_ready
    );
\ap_loop_init_int_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \ap_CS_fsm_reg[8]_0\,
      I2 => \ap_CS_fsm_reg[8]_1\,
      I3 => \^ap_loop_init_int_reg_0\,
      O => \ap_loop_init_int_i_1__2_n_9\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__2_n_9\,
      Q => \^ap_loop_init_int_reg_0\,
      R => '0'
    );
\i_fu_76[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \trunc_ln435_reg_743_reg[7]\,
      I1 => \^ap_loop_init_int_reg_0\,
      O => i_4_fu_194_p2(0)
    );
\i_fu_76[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F070"
    )
        port map (
      I0 => \trunc_ln435_reg_743_reg[7]\,
      I1 => \trunc_ln435_reg_743_reg[7]_0\,
      I2 => \ap_CS_fsm_reg[8]_1\,
      I3 => \^ap_loop_init_int_reg_0\,
      O => i_fu_760
    );
\i_fu_76[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \trunc_ln435_reg_743_reg[7]\,
      I1 => \trunc_ln435_reg_743_reg[7]_0\,
      I2 => \^ap_loop_init_int_reg_0\,
      O => i_4_fu_194_p2(1)
    );
\icmp_ln432_reg_739[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[8]_1\,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \trunc_ln435_reg_743_reg[7]_0\,
      I3 => \trunc_ln435_reg_743_reg[7]\,
      O => icmp_ln432_fu_188_p2
    );
\q_fu_80[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => q_fu_80(0),
      O => p_0_in(0)
    );
\q_fu_80[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => q_fu_80(0),
      I1 => q_fu_80(1),
      I2 => \^ap_loop_init_int_reg_0\,
      O => \q_fu_80_reg[3]\
    );
\trunc_ln435_reg_743[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \trunc_ln435_reg_743_reg[7]\,
      I1 => \trunc_ln435_reg_743_reg[7]_0\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \ap_CS_fsm_reg[8]_1\,
      O => \i_fu_76_reg[0]\(0)
    );
\trunc_ln435_reg_743[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => \ap_CS_fsm_reg[8]_1\,
      O => ap_loop_init_int_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_28 is
  port (
    ap_done_cache_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \width_reg_68_reg[12]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0\ : out STD_LOGIC;
    \cmp_i_i603_i_reg_614_reg[0]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GradientValuesX_reg_735_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GradientValuesY_reg_741_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \col_fu_104_reg[12]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_ready : out STD_LOGIC;
    \col_fu_104_reg[12]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_1 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \icmp_ln225_reg_682_reg[0]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \ap_CS_fsm_reg[6]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[6]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[5]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \src_buf3_1_fu_116_reg[0]\ : in STD_LOGIC;
    p_dstgy_data_full_n : in STD_LOGIC;
    p_dstgx_data_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter6 : in STD_LOGIC;
    \ap_CS_fsm_reg[6]_1\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    icmp_ln225_reg_682 : in STD_LOGIC;
    in_mat_data_empty_n : in STD_LOGIC;
    \P0_fu_120_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \P0_fu_120_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \P1_fu_124_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \P1_fu_124_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_28 : entity is "sobel_accel_flow_control_loop_pipe_sequential_init";
end sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_28;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_28 is
  signal \^ap_done_cache_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__1_n_9\ : STD_LOGIC;
  signal ap_sig_allocacmp_col_1 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \^cmp_i_i603_i_reg_614_reg[0]\ : STD_LOGIC;
  signal \col_fu_104[12]_i_4_n_9\ : STD_LOGIC;
  signal \^col_fu_104_reg[12]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \col_fu_104_reg[12]_i_3_n_10\ : STD_LOGIC;
  signal \col_fu_104_reg[12]_i_3_n_11\ : STD_LOGIC;
  signal \col_fu_104_reg[12]_i_3_n_12\ : STD_LOGIC;
  signal \col_fu_104_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \col_fu_104_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \col_fu_104_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \col_fu_104_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \col_fu_104_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \col_fu_104_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \col_fu_104_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \col_fu_104_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \^icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0\ : STD_LOGIC;
  signal \src_buf1_1_fu_132[23]_i_3_n_9\ : STD_LOGIC;
  signal \NLW_col_fu_104_reg[12]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \P0_fu_120[0]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \P0_fu_120[1]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \P0_fu_120[2]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \P0_fu_120[3]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \col_1_reg_674[11]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \col_1_reg_674[12]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \col_fu_104[0]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \col_fu_104[12]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \col_fu_104[12]_i_2\ : label is "soft_lutpair102";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \col_fu_104_reg[12]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \col_fu_104_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \col_fu_104_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \src_buf1_1_fu_132[23]_i_3\ : label is "soft_lutpair104";
begin
  ap_done_cache_0 <= \^ap_done_cache_0\;
  \cmp_i_i603_i_reg_614_reg[0]\ <= \^cmp_i_i603_i_reg_614_reg[0]\;
  \col_fu_104_reg[12]\(1 downto 0) <= \^col_fu_104_reg[12]\(1 downto 0);
  \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0\ <= \^icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0\;
\P0_fu_120[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \P0_fu_120_reg[7]\(0),
      I1 => ap_loop_init_int,
      I2 => \ap_CS_fsm_reg[6]\,
      I3 => \P0_fu_120_reg[7]_0\(0),
      O => \GradientValuesX_reg_735_reg[7]\(0)
    );
\P0_fu_120[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \P0_fu_120_reg[7]\(1),
      I1 => ap_loop_init_int,
      I2 => \ap_CS_fsm_reg[6]\,
      I3 => \P0_fu_120_reg[7]_0\(1),
      O => \GradientValuesX_reg_735_reg[7]\(1)
    );
\P0_fu_120[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \P0_fu_120_reg[7]\(2),
      I1 => ap_loop_init_int,
      I2 => \ap_CS_fsm_reg[6]\,
      I3 => \P0_fu_120_reg[7]_0\(2),
      O => \GradientValuesX_reg_735_reg[7]\(2)
    );
\P0_fu_120[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \P0_fu_120_reg[7]\(3),
      I1 => ap_loop_init_int,
      I2 => \ap_CS_fsm_reg[6]\,
      I3 => \P0_fu_120_reg[7]_0\(3),
      O => \GradientValuesX_reg_735_reg[7]\(3)
    );
\P0_fu_120[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \P0_fu_120_reg[7]\(4),
      I1 => ap_loop_init_int,
      I2 => \ap_CS_fsm_reg[6]\,
      I3 => \P0_fu_120_reg[7]_0\(4),
      O => \GradientValuesX_reg_735_reg[7]\(4)
    );
\P0_fu_120[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \P0_fu_120_reg[7]\(5),
      I1 => ap_loop_init_int,
      I2 => \ap_CS_fsm_reg[6]\,
      I3 => \P0_fu_120_reg[7]_0\(5),
      O => \GradientValuesX_reg_735_reg[7]\(5)
    );
\P0_fu_120[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \P0_fu_120_reg[7]\(6),
      I1 => ap_loop_init_int,
      I2 => \ap_CS_fsm_reg[6]\,
      I3 => \P0_fu_120_reg[7]_0\(6),
      O => \GradientValuesX_reg_735_reg[7]\(6)
    );
\P0_fu_120[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \P0_fu_120_reg[7]\(7),
      I1 => ap_loop_init_int,
      I2 => \ap_CS_fsm_reg[6]\,
      I3 => \P0_fu_120_reg[7]_0\(7),
      O => \GradientValuesX_reg_735_reg[7]\(7)
    );
\P1_fu_124[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \P1_fu_124_reg[7]\(0),
      I1 => ap_loop_init_int,
      I2 => \ap_CS_fsm_reg[6]\,
      I3 => \P1_fu_124_reg[7]_0\(0),
      O => \GradientValuesY_reg_741_reg[7]\(0)
    );
\P1_fu_124[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \P1_fu_124_reg[7]\(1),
      I1 => ap_loop_init_int,
      I2 => \ap_CS_fsm_reg[6]\,
      I3 => \P1_fu_124_reg[7]_0\(1),
      O => \GradientValuesY_reg_741_reg[7]\(1)
    );
\P1_fu_124[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \P1_fu_124_reg[7]\(2),
      I1 => ap_loop_init_int,
      I2 => \ap_CS_fsm_reg[6]\,
      I3 => \P1_fu_124_reg[7]_0\(2),
      O => \GradientValuesY_reg_741_reg[7]\(2)
    );
\P1_fu_124[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \P1_fu_124_reg[7]\(3),
      I1 => ap_loop_init_int,
      I2 => \ap_CS_fsm_reg[6]\,
      I3 => \P1_fu_124_reg[7]_0\(3),
      O => \GradientValuesY_reg_741_reg[7]\(3)
    );
\P1_fu_124[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \P1_fu_124_reg[7]\(4),
      I1 => ap_loop_init_int,
      I2 => \ap_CS_fsm_reg[6]\,
      I3 => \P1_fu_124_reg[7]_0\(4),
      O => \GradientValuesY_reg_741_reg[7]\(4)
    );
\P1_fu_124[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \P1_fu_124_reg[7]\(5),
      I1 => ap_loop_init_int,
      I2 => \ap_CS_fsm_reg[6]\,
      I3 => \P1_fu_124_reg[7]_0\(5),
      O => \GradientValuesY_reg_741_reg[7]\(5)
    );
\P1_fu_124[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \P1_fu_124_reg[7]\(6),
      I1 => ap_loop_init_int,
      I2 => \ap_CS_fsm_reg[6]\,
      I3 => \P1_fu_124_reg[7]_0\(6),
      O => \GradientValuesY_reg_741_reg[7]\(6)
    );
\P1_fu_124[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00EA000000FF00"
    )
        port map (
      I0 => \src_buf3_1_fu_116_reg[0]\,
      I1 => p_dstgy_data_full_n,
      I2 => p_dstgx_data_full_n,
      I3 => \^cmp_i_i603_i_reg_614_reg[0]\,
      I4 => \src_buf1_1_fu_132[23]_i_3_n_9\,
      I5 => ap_enable_reg_pp0_iter6,
      O => E(0)
    );
\P1_fu_124[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \P1_fu_124_reg[7]\(7),
      I1 => ap_loop_init_int,
      I2 => \ap_CS_fsm_reg[6]\,
      I3 => \P1_fu_124_reg[7]_0\(7),
      O => \GradientValuesY_reg_741_reg[7]\(7)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBB0B0000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\,
      I1 => \ap_CS_fsm_reg[6]_0\,
      I2 => \^ap_done_cache_0\,
      I3 => \ap_CS_fsm_reg[6]\,
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \ap_CS_fsm_reg[5]_1\,
      O => D(0)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F400440044004400"
    )
        port map (
      I0 => \ap_CS_fsm_reg[6]\,
      I1 => \^ap_done_cache_0\,
      I2 => \^icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0\,
      I3 => \ap_CS_fsm_reg[5]\(0),
      I4 => \^cmp_i_i603_i_reg_614_reg[0]\,
      I5 => \ap_CS_fsm_reg[6]_0\,
      O => D(1)
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_reg_0,
      Q => \^ap_done_cache_0\,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => CO(0),
      I1 => \ap_CS_fsm_reg[6]\,
      I2 => \^icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0\,
      O => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_ready
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDDDDD5DDDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => \ap_CS_fsm_reg[6]\,
      I3 => \^cmp_i_i603_i_reg_614_reg[0]\,
      I4 => \^icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0\,
      I5 => \ap_CS_fsm_reg[6]_0\,
      O => \ap_loop_init_int_i_1__1_n_9\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__1_n_9\,
      Q => ap_loop_init_int,
      R => '0'
    );
\col_1_reg_674[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init_int,
      I2 => \ap_CS_fsm_reg[6]\,
      O => \^col_fu_104_reg[12]\(0)
    );
\col_1_reg_674[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => \ap_CS_fsm_reg[6]\,
      I2 => ap_loop_init_int,
      O => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_1
    );
\col_1_reg_674[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(12),
      I1 => ap_loop_init_int,
      I2 => \ap_CS_fsm_reg[6]\,
      O => \^col_fu_104_reg[12]\(1)
    );
\col_fu_104[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      O => \col_fu_104_reg[12]_0\(0)
    );
\col_fu_104[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0\,
      I1 => \ap_CS_fsm_reg[6]\,
      I2 => ap_loop_init_int,
      I3 => CO(0),
      I4 => \^cmp_i_i603_i_reg_614_reg[0]\,
      O => SR(0)
    );
\col_fu_104[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => CO(0),
      I1 => \^cmp_i_i603_i_reg_614_reg[0]\,
      I2 => \ap_CS_fsm_reg[6]\,
      I3 => \^icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0\,
      O => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0(0)
    );
\col_fu_104[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(12),
      I1 => ap_loop_init_int,
      I2 => \ap_CS_fsm_reg[6]\,
      O => \col_fu_104[12]_i_4_n_9\
    );
\col_fu_104[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \ap_CS_fsm_reg[6]\,
      I1 => ap_loop_init_int,
      I2 => Q(11),
      O => ap_sig_allocacmp_col_1(11)
    );
\col_fu_104[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \ap_CS_fsm_reg[6]\,
      I1 => ap_loop_init_int,
      I2 => Q(10),
      O => ap_sig_allocacmp_col_1(10)
    );
\col_fu_104[12]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \ap_CS_fsm_reg[6]\,
      I1 => ap_loop_init_int,
      I2 => Q(9),
      O => ap_sig_allocacmp_col_1(9)
    );
\col_fu_104[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \ap_CS_fsm_reg[6]\,
      I1 => ap_loop_init_int,
      I2 => Q(4),
      O => ap_sig_allocacmp_col_1(4)
    );
\col_fu_104[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \ap_CS_fsm_reg[6]\,
      I1 => ap_loop_init_int,
      I2 => Q(3),
      O => ap_sig_allocacmp_col_1(3)
    );
\col_fu_104[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \ap_CS_fsm_reg[6]\,
      I1 => ap_loop_init_int,
      I2 => Q(2),
      O => ap_sig_allocacmp_col_1(2)
    );
\col_fu_104[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \ap_CS_fsm_reg[6]\,
      I1 => ap_loop_init_int,
      I2 => Q(1),
      O => ap_sig_allocacmp_col_1(1)
    );
\col_fu_104[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \ap_CS_fsm_reg[6]\,
      I1 => ap_loop_init_int,
      I2 => Q(8),
      O => ap_sig_allocacmp_col_1(8)
    );
\col_fu_104[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \ap_CS_fsm_reg[6]\,
      I1 => ap_loop_init_int,
      I2 => Q(7),
      O => ap_sig_allocacmp_col_1(7)
    );
\col_fu_104[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \ap_CS_fsm_reg[6]\,
      I1 => ap_loop_init_int,
      I2 => Q(6),
      O => ap_sig_allocacmp_col_1(6)
    );
\col_fu_104[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \ap_CS_fsm_reg[6]\,
      I1 => ap_loop_init_int,
      I2 => Q(5),
      O => ap_sig_allocacmp_col_1(5)
    );
\col_fu_104_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_fu_104_reg[8]_i_1_n_9\,
      CO(3) => \NLW_col_fu_104_reg[12]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \col_fu_104_reg[12]_i_3_n_10\,
      CO(1) => \col_fu_104_reg[12]_i_3_n_11\,
      CO(0) => \col_fu_104_reg[12]_i_3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \col_fu_104_reg[12]_0\(12 downto 9),
      S(3) => \col_fu_104[12]_i_4_n_9\,
      S(2 downto 0) => ap_sig_allocacmp_col_1(11 downto 9)
    );
\col_fu_104_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \col_fu_104_reg[4]_i_1_n_9\,
      CO(2) => \col_fu_104_reg[4]_i_1_n_10\,
      CO(1) => \col_fu_104_reg[4]_i_1_n_11\,
      CO(0) => \col_fu_104_reg[4]_i_1_n_12\,
      CYINIT => \^col_fu_104_reg[12]\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \col_fu_104_reg[12]_0\(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_col_1(4 downto 1)
    );
\col_fu_104_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_fu_104_reg[4]_i_1_n_9\,
      CO(3) => \col_fu_104_reg[8]_i_1_n_9\,
      CO(2) => \col_fu_104_reg[8]_i_1_n_10\,
      CO(1) => \col_fu_104_reg[8]_i_1_n_11\,
      CO(0) => \col_fu_104_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \col_fu_104_reg[12]_0\(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_col_1(8 downto 5)
    );
\icmp_ln225_fu_426_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF80AA"
    )
        port map (
      I0 => \icmp_ln225_reg_682_reg[0]\(12),
      I1 => \ap_CS_fsm_reg[6]\,
      I2 => ap_loop_init_int,
      I3 => Q(12),
      I4 => \icmp_ln225_reg_682_reg[0]\(13),
      O => \width_reg_68_reg[12]\(2)
    );
\icmp_ln225_fu_426_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88FFFF88008F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \ap_CS_fsm_reg[6]\,
      I2 => Q(10),
      I3 => \icmp_ln225_reg_682_reg[0]\(10),
      I4 => Q(11),
      I5 => \icmp_ln225_reg_682_reg[0]\(11),
      O => \width_reg_68_reg[12]\(1)
    );
\icmp_ln225_fu_426_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88FFFF88008F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \ap_CS_fsm_reg[6]\,
      I2 => Q(8),
      I3 => \icmp_ln225_reg_682_reg[0]\(8),
      I4 => Q(9),
      I5 => \icmp_ln225_reg_682_reg[0]\(9),
      O => \width_reg_68_reg[12]\(0)
    );
\icmp_ln225_fu_426_p2_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000708F"
    )
        port map (
      I0 => \ap_CS_fsm_reg[6]\,
      I1 => ap_loop_init_int,
      I2 => Q(12),
      I3 => \icmp_ln225_reg_682_reg[0]\(12),
      I4 => \icmp_ln225_reg_682_reg[0]\(13),
      O => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg(2)
    );
\icmp_ln225_fu_426_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F842184218421"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      I2 => \icmp_ln225_reg_682_reg[0]\(10),
      I3 => \icmp_ln225_reg_682_reg[0]\(11),
      I4 => ap_loop_init_int,
      I5 => \ap_CS_fsm_reg[6]\,
      O => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg(1)
    );
\icmp_ln225_fu_426_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F842184218421"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      I2 => \icmp_ln225_reg_682_reg[0]\(8),
      I3 => \icmp_ln225_reg_682_reg[0]\(9),
      I4 => ap_loop_init_int,
      I5 => \ap_CS_fsm_reg[6]\,
      O => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg(0)
    );
icmp_ln225_fu_426_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88FFFF88008F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \ap_CS_fsm_reg[6]\,
      I2 => Q(6),
      I3 => \icmp_ln225_reg_682_reg[0]\(6),
      I4 => Q(7),
      I5 => \icmp_ln225_reg_682_reg[0]\(7),
      O => DI(3)
    );
icmp_ln225_fu_426_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88FFFF88008F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \ap_CS_fsm_reg[6]\,
      I2 => Q(4),
      I3 => \icmp_ln225_reg_682_reg[0]\(4),
      I4 => Q(5),
      I5 => \icmp_ln225_reg_682_reg[0]\(5),
      O => DI(2)
    );
icmp_ln225_fu_426_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88FFFF88008F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \ap_CS_fsm_reg[6]\,
      I2 => Q(2),
      I3 => \icmp_ln225_reg_682_reg[0]\(2),
      I4 => Q(3),
      I5 => \icmp_ln225_reg_682_reg[0]\(3),
      O => DI(1)
    );
icmp_ln225_fu_426_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88FFFF88008F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \ap_CS_fsm_reg[6]\,
      I2 => Q(0),
      I3 => \icmp_ln225_reg_682_reg[0]\(0),
      I4 => Q(1),
      I5 => \icmp_ln225_reg_682_reg[0]\(1),
      O => DI(0)
    );
icmp_ln225_fu_426_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F842184218421"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => \icmp_ln225_reg_682_reg[0]\(6),
      I3 => \icmp_ln225_reg_682_reg[0]\(7),
      I4 => ap_loop_init_int,
      I5 => \ap_CS_fsm_reg[6]\,
      O => S(3)
    );
icmp_ln225_fu_426_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F842184218421"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => \icmp_ln225_reg_682_reg[0]\(4),
      I3 => \icmp_ln225_reg_682_reg[0]\(5),
      I4 => ap_loop_init_int,
      I5 => \ap_CS_fsm_reg[6]\,
      O => S(2)
    );
icmp_ln225_fu_426_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F842184218421"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \icmp_ln225_reg_682_reg[0]\(2),
      I3 => \icmp_ln225_reg_682_reg[0]\(3),
      I4 => ap_loop_init_int,
      I5 => \ap_CS_fsm_reg[6]\,
      O => S(1)
    );
icmp_ln225_fu_426_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1888122214441111"
    )
        port map (
      I0 => \icmp_ln225_reg_682_reg[0]\(1),
      I1 => \icmp_ln225_reg_682_reg[0]\(0),
      I2 => \ap_CS_fsm_reg[6]\,
      I3 => ap_loop_init_int,
      I4 => Q(0),
      I5 => Q(1),
      O => S(0)
    );
ram_reg_0_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \ap_CS_fsm_reg[6]_1\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln225_reg_682,
      I3 => in_mat_data_empty_n,
      O => \^cmp_i_i603_i_reg_614_reg[0]\
    );
ram_reg_0_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAFF"
    )
        port map (
      I0 => \src_buf3_1_fu_116_reg[0]\,
      I1 => p_dstgy_data_full_n,
      I2 => p_dstgx_data_full_n,
      I3 => ap_enable_reg_pp0_iter6,
      O => \^icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0\
    );
\src_buf1_1_fu_132[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5444555500000000"
    )
        port map (
      I0 => \src_buf1_1_fu_132[23]_i_3_n_9\,
      I1 => \src_buf3_1_fu_116_reg[0]\,
      I2 => p_dstgy_data_full_n,
      I3 => p_dstgx_data_full_n,
      I4 => ap_enable_reg_pp0_iter6,
      I5 => \^cmp_i_i603_i_reg_614_reg[0]\,
      O => \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0\(0)
    );
\src_buf1_1_fu_132[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \ap_CS_fsm_reg[6]\,
      O => \src_buf1_1_fu_132[23]_i_3_n_9\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_33 is
  port (
    ap_done_cache : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    we1 : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    address1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \col_fu_50_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \col_fu_50_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \col_fu_50_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    empty_n_reg : out STD_LOGIC;
    \col_fu_50_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \col_fu_50_reg[0]_0\ : in STD_LOGIC;
    in_mat_data_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    ram_reg_2_0 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \col_fu_50_reg[12]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \icmp_ln354_fu_114_p2_carry__0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_33 : entity is "sobel_accel_flow_control_loop_pipe_sequential_init";
end sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_33;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_33 is
  signal \^ap_done_cache\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_9\ : STD_LOGIC;
  signal ap_sig_allocacmp_col_3 : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \col_fu_50_reg[12]_i_3_n_10\ : STD_LOGIC;
  signal \col_fu_50_reg[12]_i_3_n_11\ : STD_LOGIC;
  signal \col_fu_50_reg[12]_i_3_n_12\ : STD_LOGIC;
  signal \col_fu_50_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \col_fu_50_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \col_fu_50_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \col_fu_50_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \col_fu_50_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \col_fu_50_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \col_fu_50_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \col_fu_50_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \zext_ln360_reg_146[0]_i_2_n_9\ : STD_LOGIC;
  signal \NLW_col_fu_50_reg[12]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \col_fu_50[0]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \col_fu_50[12]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \col_fu_50[12]_i_2\ : label is "soft_lutpair100";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \col_fu_50_reg[12]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \col_fu_50_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \col_fu_50_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \zext_ln360_reg_146[0]_i_2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \zext_ln360_reg_146[11]_i_1\ : label is "soft_lutpair99";
begin
  ap_done_cache <= \^ap_done_cache\;
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFAAAABBBBAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_done_cache\,
      I2 => CO(0),
      I3 => ap_block_pp0_stage0_subdone,
      I4 => Q(1),
      I5 => ap_enable_reg_pp0_iter1_reg,
      O => D(0)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B000B00FF000000"
    )
        port map (
      I0 => in_mat_data_empty_n,
      I1 => \col_fu_50_reg[0]_0\,
      I2 => CO(0),
      I3 => Q(1),
      I4 => \^ap_done_cache\,
      I5 => ap_enable_reg_pp0_iter1_reg,
      O => D(1)
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_reg_0,
      Q => \^ap_done_cache\,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A800A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => CO(0),
      I2 => \col_fu_50_reg[0]_0\,
      I3 => in_mat_data_empty_n,
      I4 => ap_enable_reg_pp0_iter1_reg,
      O => ap_rst_n_0
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777F377F3F3F3F3"
    )
        port map (
      I0 => CO(0),
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => \col_fu_50_reg[0]_0\,
      I4 => in_mat_data_empty_n,
      I5 => ap_enable_reg_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__0_n_9\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_9\,
      Q => ap_loop_init_int,
      R => '0'
    );
\col_fu_50[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \col_fu_50_reg[12]_0\(0),
      O => \col_fu_50_reg[12]\(0)
    );
\col_fu_50[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B000000"
    )
        port map (
      I0 => in_mat_data_empty_n,
      I1 => \col_fu_50_reg[0]_0\,
      I2 => CO(0),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => ap_loop_init_int,
      O => SR(0)
    );
\col_fu_50[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => CO(0),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => in_mat_data_empty_n,
      I3 => \col_fu_50_reg[0]_0\,
      O => E(0)
    );
\col_fu_50[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(12),
      I1 => ap_loop_init_int,
      I2 => ap_enable_reg_pp0_iter1_reg,
      O => ap_sig_allocacmp_col_3(12)
    );
\col_fu_50[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_loop_init_int,
      I2 => \col_fu_50_reg[12]_0\(11),
      O => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(11)
    );
\col_fu_50[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_loop_init_int,
      I2 => \col_fu_50_reg[12]_0\(10),
      O => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(10)
    );
\col_fu_50[12]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_loop_init_int,
      I2 => \col_fu_50_reg[12]_0\(9),
      O => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(9)
    );
\col_fu_50[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(0),
      I1 => ap_loop_init_int,
      I2 => ap_enable_reg_pp0_iter1_reg,
      O => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(0)
    );
\col_fu_50[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_loop_init_int,
      I2 => \col_fu_50_reg[12]_0\(4),
      O => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(4)
    );
\col_fu_50[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_loop_init_int,
      I2 => \col_fu_50_reg[12]_0\(3),
      O => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(3)
    );
\col_fu_50[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_loop_init_int,
      I2 => \col_fu_50_reg[12]_0\(2),
      O => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(2)
    );
\col_fu_50[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_loop_init_int,
      I2 => \col_fu_50_reg[12]_0\(1),
      O => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(1)
    );
\col_fu_50[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_loop_init_int,
      I2 => \col_fu_50_reg[12]_0\(8),
      O => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(8)
    );
\col_fu_50[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_loop_init_int,
      I2 => \col_fu_50_reg[12]_0\(7),
      O => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(7)
    );
\col_fu_50[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_loop_init_int,
      I2 => \col_fu_50_reg[12]_0\(6),
      O => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(6)
    );
\col_fu_50[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_loop_init_int,
      I2 => \col_fu_50_reg[12]_0\(5),
      O => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(5)
    );
\col_fu_50_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_fu_50_reg[8]_i_1_n_9\,
      CO(3) => \NLW_col_fu_50_reg[12]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \col_fu_50_reg[12]_i_3_n_10\,
      CO(1) => \col_fu_50_reg[12]_i_3_n_11\,
      CO(0) => \col_fu_50_reg[12]_i_3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \col_fu_50_reg[12]\(12 downto 9),
      S(3) => ap_sig_allocacmp_col_3(12),
      S(2 downto 0) => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(11 downto 9)
    );
\col_fu_50_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \col_fu_50_reg[4]_i_1_n_9\,
      CO(2) => \col_fu_50_reg[4]_i_1_n_10\,
      CO(1) => \col_fu_50_reg[4]_i_1_n_11\,
      CO(0) => \col_fu_50_reg[4]_i_1_n_12\,
      CYINIT => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \col_fu_50_reg[12]\(4 downto 1),
      S(3 downto 0) => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(4 downto 1)
    );
\col_fu_50_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_fu_50_reg[4]_i_1_n_9\,
      CO(3) => \col_fu_50_reg[8]_i_1_n_9\,
      CO(2) => \col_fu_50_reg[8]_i_1_n_10\,
      CO(1) => \col_fu_50_reg[8]_i_1_n_11\,
      CO(0) => \col_fu_50_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \col_fu_50_reg[12]\(8 downto 5),
      S(3 downto 0) => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_r_address1(8 downto 5)
    );
\icmp_ln354_fu_114_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln354_fu_114_p2_carry__0\(14),
      I1 => \icmp_ln354_fu_114_p2_carry__0\(15),
      O => DI(3)
    );
\icmp_ln354_fu_114_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF80AA"
    )
        port map (
      I0 => \icmp_ln354_fu_114_p2_carry__0\(12),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => ap_loop_init_int,
      I3 => \col_fu_50_reg[12]_0\(12),
      I4 => \icmp_ln354_fu_114_p2_carry__0\(13),
      O => DI(2)
    );
\icmp_ln354_fu_114_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCC4F044F044F04"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(10),
      I1 => \icmp_ln354_fu_114_p2_carry__0\(10),
      I2 => \col_fu_50_reg[12]_0\(11),
      I3 => \icmp_ln354_fu_114_p2_carry__0\(11),
      I4 => ap_enable_reg_pp0_iter1_reg,
      I5 => ap_loop_init_int,
      O => DI(1)
    );
\icmp_ln354_fu_114_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCC4F044F044F04"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(8),
      I1 => \icmp_ln354_fu_114_p2_carry__0\(8),
      I2 => \col_fu_50_reg[12]_0\(9),
      I3 => \icmp_ln354_fu_114_p2_carry__0\(9),
      I4 => ap_enable_reg_pp0_iter1_reg,
      I5 => ap_loop_init_int,
      O => DI(0)
    );
\icmp_ln354_fu_114_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln354_fu_114_p2_carry__0\(15),
      I1 => \icmp_ln354_fu_114_p2_carry__0\(14),
      O => S(3)
    );
\icmp_ln354_fu_114_p2_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000708F"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_loop_init_int,
      I2 => \col_fu_50_reg[12]_0\(12),
      I3 => \icmp_ln354_fu_114_p2_carry__0\(12),
      I4 => \icmp_ln354_fu_114_p2_carry__0\(13),
      O => S(2)
    );
\icmp_ln354_fu_114_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F842184218421"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(10),
      I1 => \col_fu_50_reg[12]_0\(11),
      I2 => \icmp_ln354_fu_114_p2_carry__0\(10),
      I3 => \icmp_ln354_fu_114_p2_carry__0\(11),
      I4 => ap_loop_init_int,
      I5 => ap_enable_reg_pp0_iter1_reg,
      O => S(1)
    );
\icmp_ln354_fu_114_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F842184218421"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(8),
      I1 => \col_fu_50_reg[12]_0\(9),
      I2 => \icmp_ln354_fu_114_p2_carry__0\(8),
      I3 => \icmp_ln354_fu_114_p2_carry__0\(9),
      I4 => ap_loop_init_int,
      I5 => ap_enable_reg_pp0_iter1_reg,
      O => S(0)
    );
icmp_ln354_fu_114_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCC4F044F044F04"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(6),
      I1 => \icmp_ln354_fu_114_p2_carry__0\(6),
      I2 => \col_fu_50_reg[12]_0\(7),
      I3 => \icmp_ln354_fu_114_p2_carry__0\(7),
      I4 => ap_enable_reg_pp0_iter1_reg,
      I5 => ap_loop_init_int,
      O => \col_fu_50_reg[6]_0\(3)
    );
icmp_ln354_fu_114_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCC4F044F044F04"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(4),
      I1 => \icmp_ln354_fu_114_p2_carry__0\(4),
      I2 => \col_fu_50_reg[12]_0\(5),
      I3 => \icmp_ln354_fu_114_p2_carry__0\(5),
      I4 => ap_enable_reg_pp0_iter1_reg,
      I5 => ap_loop_init_int,
      O => \col_fu_50_reg[6]_0\(2)
    );
icmp_ln354_fu_114_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCC4F044F044F04"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(2),
      I1 => \icmp_ln354_fu_114_p2_carry__0\(2),
      I2 => \col_fu_50_reg[12]_0\(3),
      I3 => \icmp_ln354_fu_114_p2_carry__0\(3),
      I4 => ap_enable_reg_pp0_iter1_reg,
      I5 => ap_loop_init_int,
      O => \col_fu_50_reg[6]_0\(1)
    );
icmp_ln354_fu_114_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCC4F044F044F04"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(0),
      I1 => \icmp_ln354_fu_114_p2_carry__0\(0),
      I2 => \col_fu_50_reg[12]_0\(1),
      I3 => \icmp_ln354_fu_114_p2_carry__0\(1),
      I4 => ap_enable_reg_pp0_iter1_reg,
      I5 => ap_loop_init_int,
      O => \col_fu_50_reg[6]_0\(0)
    );
icmp_ln354_fu_114_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F842184218421"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(6),
      I1 => \col_fu_50_reg[12]_0\(7),
      I2 => \icmp_ln354_fu_114_p2_carry__0\(6),
      I3 => \icmp_ln354_fu_114_p2_carry__0\(7),
      I4 => ap_loop_init_int,
      I5 => ap_enable_reg_pp0_iter1_reg,
      O => \col_fu_50_reg[6]\(3)
    );
icmp_ln354_fu_114_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F842184218421"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(4),
      I1 => \col_fu_50_reg[12]_0\(5),
      I2 => \icmp_ln354_fu_114_p2_carry__0\(4),
      I3 => \icmp_ln354_fu_114_p2_carry__0\(5),
      I4 => ap_loop_init_int,
      I5 => ap_enable_reg_pp0_iter1_reg,
      O => \col_fu_50_reg[6]\(2)
    );
icmp_ln354_fu_114_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F842184218421"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(2),
      I1 => \col_fu_50_reg[12]_0\(3),
      I2 => \icmp_ln354_fu_114_p2_carry__0\(2),
      I3 => \icmp_ln354_fu_114_p2_carry__0\(3),
      I4 => ap_loop_init_int,
      I5 => ap_enable_reg_pp0_iter1_reg,
      O => \col_fu_50_reg[6]\(1)
    );
icmp_ln354_fu_114_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1888122214441111"
    )
        port map (
      I0 => \icmp_ln354_fu_114_p2_carry__0\(1),
      I1 => \icmp_ln354_fu_114_p2_carry__0\(0),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => ap_loop_init_int,
      I4 => \col_fu_50_reg[12]_0\(0),
      I5 => \col_fu_50_reg[12]_0\(1),
      O => \col_fu_50_reg[6]\(0)
    );
ram_reg_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_2_0,
      I2 => Q(2),
      I3 => Q(1),
      I4 => CO(0),
      O => we1
    );
ram_reg_0_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CCC"
    )
        port map (
      I0 => ADDRARDADDR(4),
      I1 => \col_fu_50_reg[12]_0\(4),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => address1(4)
    );
ram_reg_0_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CCC"
    )
        port map (
      I0 => ADDRARDADDR(3),
      I1 => \col_fu_50_reg[12]_0\(3),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => address1(3)
    );
ram_reg_0_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CCC"
    )
        port map (
      I0 => ADDRARDADDR(2),
      I1 => \col_fu_50_reg[12]_0\(2),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => address1(2)
    );
ram_reg_0_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CCC"
    )
        port map (
      I0 => ADDRARDADDR(1),
      I1 => \col_fu_50_reg[12]_0\(1),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => address1(1)
    );
ram_reg_0_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CCC"
    )
        port map (
      I0 => ADDRARDADDR(0),
      I1 => \col_fu_50_reg[12]_0\(0),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => address1(0)
    );
ram_reg_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CCC"
    )
        port map (
      I0 => ADDRARDADDR(11),
      I1 => \col_fu_50_reg[12]_0\(11),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => address1(11)
    );
ram_reg_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CCC"
    )
        port map (
      I0 => ADDRARDADDR(10),
      I1 => \col_fu_50_reg[12]_0\(10),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => address1(10)
    );
ram_reg_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CCC"
    )
        port map (
      I0 => ADDRARDADDR(9),
      I1 => \col_fu_50_reg[12]_0\(9),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => address1(9)
    );
ram_reg_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CCC"
    )
        port map (
      I0 => ADDRARDADDR(8),
      I1 => \col_fu_50_reg[12]_0\(8),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => address1(8)
    );
ram_reg_0_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CCC"
    )
        port map (
      I0 => ADDRARDADDR(7),
      I1 => \col_fu_50_reg[12]_0\(7),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => address1(7)
    );
ram_reg_0_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CCC"
    )
        port map (
      I0 => ADDRARDADDR(6),
      I1 => \col_fu_50_reg[12]_0\(6),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => address1(6)
    );
ram_reg_0_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CCC"
    )
        port map (
      I0 => ADDRARDADDR(5),
      I1 => \col_fu_50_reg[12]_0\(5),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      O => address1(5)
    );
\zext_ln360_reg_146[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8FFFF88080000"
    )
        port map (
      I0 => \col_fu_50_reg[12]_0\(0),
      I1 => \zext_ln360_reg_146[0]_i_2_n_9\,
      I2 => \col_fu_50_reg[0]_0\,
      I3 => in_mat_data_empty_n,
      I4 => CO(0),
      I5 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(0),
      O => \col_fu_50_reg[0]\
    );
\zext_ln360_reg_146[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_enable_reg_pp0_iter1_reg,
      O => \zext_ln360_reg_146[0]_i_2_n_9\
    );
\zext_ln360_reg_146[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A000000"
    )
        port map (
      I0 => CO(0),
      I1 => in_mat_data_empty_n,
      I2 => \col_fu_50_reg[0]_0\,
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => ap_loop_init_int,
      O => empty_n_reg
    );
\zext_ln360_reg_146[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \col_fu_50_reg[0]_0\,
      I1 => in_mat_data_empty_n,
      I2 => CO(0),
      O => p_1_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_mac_muladd_24ns_8ns_32ns_33_4_1_DSP48_0 is
  port (
    p_dst_data_din : out STD_LOGIC_VECTOR ( 9 downto 0 );
    empty_n_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_dstgx_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    P : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_dstgx_data_empty_n : in STD_LOGIC;
    p_dstgy_data_empty_n : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC;
    p_dst_data_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_mac_muladd_24ns_8ns_32ns_33_4_1_DSP48_0 : entity is "sobel_accel_mac_muladd_24ns_8ns_32ns_33_4_1_DSP48_0";
end sobel_design_sobel_accel_0_0_sobel_accel_mac_muladd_24ns_8ns_32ns_33_4_1_DSP48_0;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_mac_muladd_24ns_8ns_32ns_33_4_1_DSP48_0 is
  signal \^empty_n_reg\ : STD_LOGIC;
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_111 : STD_LOGIC;
  signal p_reg_reg_n_112 : STD_LOGIC;
  signal p_reg_reg_n_113 : STD_LOGIC;
  signal p_reg_reg_n_114 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  empty_n_reg <= \^empty_n_reg\;
mul_ln78_reg_194_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F008F8F"
    )
        port map (
      I0 => p_dstgx_data_empty_n,
      I1 => p_dstgy_data_empty_n,
      I2 => p_reg_reg_1,
      I3 => p_dst_data_full_n,
      I4 => ap_enable_reg_pp0_iter4,
      O => \^empty_n_reg\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 24) => B"000000",
      A(23 downto 0) => p_reg_reg_0(23 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => p_dstgx_data_dout(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 32) => B"0000000000000000",
      C(31 downto 0) => P(31 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^empty_n_reg\,
      CEA2 => \^empty_n_reg\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^empty_n_reg\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^empty_n_reg\,
      CEP => \^empty_n_reg\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 33),
      P(32 downto 23) => p_dst_data_din(9 downto 0),
      P(22) => p_reg_reg_n_92,
      P(21) => p_reg_reg_n_93,
      P(20) => p_reg_reg_n_94,
      P(19) => p_reg_reg_n_95,
      P(18) => p_reg_reg_n_96,
      P(17) => p_reg_reg_n_97,
      P(16) => p_reg_reg_n_98,
      P(15) => p_reg_reg_n_99,
      P(14) => p_reg_reg_n_100,
      P(13) => p_reg_reg_n_101,
      P(12) => p_reg_reg_n_102,
      P(11) => p_reg_reg_n_103,
      P(10) => p_reg_reg_n_104,
      P(9) => p_reg_reg_n_105,
      P(8) => p_reg_reg_n_106,
      P(7) => p_reg_reg_n_107,
      P(6) => p_reg_reg_n_108,
      P(5) => p_reg_reg_n_109,
      P(4) => p_reg_reg_n_110,
      P(3) => p_reg_reg_n_111,
      P(2) => p_reg_reg_n_112,
      P(1) => p_reg_reg_n_113,
      P(0) => p_reg_reg_n_114,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_regslice_both is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    img_inp_TVALID_int_regslice : out STD_LOGIC;
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    img_inp_TVALID : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    in_mat_data_full_n : in STD_LOGIC;
    pop : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    img_inp_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_regslice_both : entity is "sobel_accel_regslice_both";
end sobel_design_sobel_accel_0_0_sobel_accel_regslice_both;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_regslice_both is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_1_n_9\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[9]\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_1_n_9 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_9 : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1_n_9\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__1_n_9\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^grp_axis2xfmat_24_16_2160_3840_1_pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal img_inp_TREADY_int_regslice : STD_LOGIC;
  signal \^img_inp_tvalid_int_regslice\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_data_reg_138[0]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \axi_data_reg_138[10]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \axi_data_reg_138[11]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \axi_data_reg_138[12]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \axi_data_reg_138[13]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \axi_data_reg_138[14]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \axi_data_reg_138[15]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \axi_data_reg_138[16]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \axi_data_reg_138[17]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \axi_data_reg_138[18]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \axi_data_reg_138[19]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \axi_data_reg_138[1]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \axi_data_reg_138[20]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \axi_data_reg_138[21]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \axi_data_reg_138[22]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \axi_data_reg_138[23]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \axi_data_reg_138[23]_i_2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \axi_data_reg_138[2]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \axi_data_reg_138[3]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \axi_data_reg_138[4]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \axi_data_reg_138[5]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \axi_data_reg_138[6]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \axi_data_reg_138[7]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \axi_data_reg_138[8]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \axi_data_reg_138[9]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \j_2_fu_60[11]_i_2\ : label is "soft_lutpair215";
begin
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg(0) <= \^grp_axis2xfmat_24_16_2160_3840_1_pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg\(0);
  img_inp_TVALID_int_regslice <= \^img_inp_tvalid_int_regslice\;
  push <= \^push\;
\B_V_data_1_payload_A[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^img_inp_tvalid_int_regslice\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[23]_i_1_n_9\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(0),
      Q => \B_V_data_1_payload_A_reg_n_9_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(10),
      Q => \B_V_data_1_payload_A_reg_n_9_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(11),
      Q => \B_V_data_1_payload_A_reg_n_9_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(12),
      Q => \B_V_data_1_payload_A_reg_n_9_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(13),
      Q => \B_V_data_1_payload_A_reg_n_9_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(14),
      Q => \B_V_data_1_payload_A_reg_n_9_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(15),
      Q => \B_V_data_1_payload_A_reg_n_9_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(16),
      Q => \B_V_data_1_payload_A_reg_n_9_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(17),
      Q => \B_V_data_1_payload_A_reg_n_9_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(18),
      Q => \B_V_data_1_payload_A_reg_n_9_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(19),
      Q => \B_V_data_1_payload_A_reg_n_9_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(1),
      Q => \B_V_data_1_payload_A_reg_n_9_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(20),
      Q => \B_V_data_1_payload_A_reg_n_9_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(21),
      Q => \B_V_data_1_payload_A_reg_n_9_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(22),
      Q => \B_V_data_1_payload_A_reg_n_9_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(23),
      Q => \B_V_data_1_payload_A_reg_n_9_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(2),
      Q => \B_V_data_1_payload_A_reg_n_9_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(3),
      Q => \B_V_data_1_payload_A_reg_n_9_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(4),
      Q => \B_V_data_1_payload_A_reg_n_9_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(5),
      Q => \B_V_data_1_payload_A_reg_n_9_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(6),
      Q => \B_V_data_1_payload_A_reg_n_9_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(7),
      Q => \B_V_data_1_payload_A_reg_n_9_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(8),
      Q => \B_V_data_1_payload_A_reg_n_9_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1_n_9\,
      D => img_inp_TDATA(9),
      Q => \B_V_data_1_payload_A_reg_n_9_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^img_inp_tvalid_int_regslice\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(0),
      Q => \B_V_data_1_payload_B_reg_n_9_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(10),
      Q => \B_V_data_1_payload_B_reg_n_9_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(11),
      Q => \B_V_data_1_payload_B_reg_n_9_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(12),
      Q => \B_V_data_1_payload_B_reg_n_9_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(13),
      Q => \B_V_data_1_payload_B_reg_n_9_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(14),
      Q => \B_V_data_1_payload_B_reg_n_9_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(15),
      Q => \B_V_data_1_payload_B_reg_n_9_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(16),
      Q => \B_V_data_1_payload_B_reg_n_9_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(17),
      Q => \B_V_data_1_payload_B_reg_n_9_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(18),
      Q => \B_V_data_1_payload_B_reg_n_9_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(19),
      Q => \B_V_data_1_payload_B_reg_n_9_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(1),
      Q => \B_V_data_1_payload_B_reg_n_9_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(20),
      Q => \B_V_data_1_payload_B_reg_n_9_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(21),
      Q => \B_V_data_1_payload_B_reg_n_9_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(22),
      Q => \B_V_data_1_payload_B_reg_n_9_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(23),
      Q => \B_V_data_1_payload_B_reg_n_9_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(2),
      Q => \B_V_data_1_payload_B_reg_n_9_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(3),
      Q => \B_V_data_1_payload_B_reg_n_9_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(4),
      Q => \B_V_data_1_payload_B_reg_n_9_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(5),
      Q => \B_V_data_1_payload_B_reg_n_9_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(6),
      Q => \B_V_data_1_payload_B_reg_n_9_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(7),
      Q => \B_V_data_1_payload_B_reg_n_9_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(8),
      Q => \B_V_data_1_payload_B_reg_n_9_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(9),
      Q => \B_V_data_1_payload_B_reg_n_9_[9]\,
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => Q(0),
      I1 => \^grp_axis2xfmat_24_16_2160_3840_1_pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg\(0),
      I2 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I3 => \^img_inp_tvalid_int_regslice\,
      I4 => B_V_data_1_sel,
      O => B_V_data_1_sel_rd_i_1_n_9
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_i_1_n_9,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => img_inp_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_9
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_9,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => img_inp_TREADY_int_regslice,
      I2 => img_inp_TVALID,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => \^img_inp_tvalid_int_regslice\,
      O => \B_V_data_1_state[0]_i_1_n_9\
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800000008000"
    )
        port map (
      I0 => Q(0),
      I1 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => \^img_inp_tvalid_int_regslice\,
      I3 => CO(0),
      I4 => ap_enable_reg_pp0_iter1,
      I5 => in_mat_data_full_n,
      O => img_inp_TREADY_int_regslice
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FFFFFF80FF"
    )
        port map (
      I0 => Q(0),
      I1 => \^grp_axis2xfmat_24_16_2160_3840_1_pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg\(0),
      I2 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I3 => \^img_inp_tvalid_int_regslice\,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      I5 => img_inp_TVALID,
      O => \B_V_data_1_state[1]_i_1__1_n_9\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_9\,
      Q => \^img_inp_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__1_n_9\,
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\SRL_SIG[0][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00000000000000"
    )
        port map (
      I0 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I1 => \^img_inp_tvalid_int_regslice\,
      I2 => CO(0),
      I3 => ap_enable_reg_pp0_iter1,
      I4 => in_mat_data_full_n,
      I5 => Q(0),
      O => \^push\
    );
\axi_data_reg_138[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(0)
    );
\axi_data_reg_138[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[10]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(10)
    );
\axi_data_reg_138[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[11]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(11)
    );
\axi_data_reg_138[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[12]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(12)
    );
\axi_data_reg_138[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[13]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(13)
    );
\axi_data_reg_138[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[14]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(14)
    );
\axi_data_reg_138[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[15]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(15)
    );
\axi_data_reg_138[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[16]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(16)
    );
\axi_data_reg_138[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[17]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(17)
    );
\axi_data_reg_138[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[18]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(18)
    );
\axi_data_reg_138[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[19]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(19)
    );
\axi_data_reg_138[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[1]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(1)
    );
\axi_data_reg_138[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[20]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(20)
    );
\axi_data_reg_138[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[21]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(21)
    );
\axi_data_reg_138[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[22]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(22)
    );
\axi_data_reg_138[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0D000D0"
    )
        port map (
      I0 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I1 => \^img_inp_tvalid_int_regslice\,
      I2 => CO(0),
      I3 => ap_enable_reg_pp0_iter1,
      I4 => in_mat_data_full_n,
      O => \^grp_axis2xfmat_24_16_2160_3840_1_pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg\(0)
    );
\axi_data_reg_138[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[23]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(23)
    );
\axi_data_reg_138[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[2]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(2)
    );
\axi_data_reg_138[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[3]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(3)
    );
\axi_data_reg_138[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[4]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(4)
    );
\axi_data_reg_138[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[5]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(5)
    );
\axi_data_reg_138[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[6]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(6)
    );
\axi_data_reg_138[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[7]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(7)
    );
\axi_data_reg_138[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[8]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(8)
    );
\axi_data_reg_138[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[9]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(9)
    );
\j_2_fu_60[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800080"
    )
        port map (
      I0 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I1 => \^img_inp_tvalid_int_regslice\,
      I2 => CO(0),
      I3 => ap_enable_reg_pp0_iter1,
      I4 => in_mat_data_full_n,
      O => E(0)
    );
\mOutPtr[0]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^push\,
      I1 => pop,
      I2 => \mOutPtr_reg[0]_0\,
      O => \mOutPtr_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sobel_design_sobel_accel_0_0_sobel_accel_regslice_both__parameterized1\ is
  port (
    img_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : in STD_LOGIC;
    img_out_TREADY : in STD_LOGIC;
    xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read : in STD_LOGIC;
    axi_last_reg_194 : in STD_LOGIC;
    dst_1_data_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TREADY_int_regslice : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sobel_design_sobel_accel_0_0_sobel_accel_regslice_both__parameterized1\ : entity is "sobel_accel_regslice_both";
end \sobel_design_sobel_accel_0_0_sobel_accel_regslice_both__parameterized1\;

architecture STRUCTURE of \sobel_design_sobel_accel_0_0_sobel_accel_regslice_both__parameterized1\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1_n_9\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1_n_9\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_9\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_9\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_9\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_9_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_9_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__0\ : label is "soft_lutpair332";
begin
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => axi_last_reg_194,
      I1 => \B_V_data_1_state_reg_n_9_[0]\,
      I2 => \B_V_data_1_state_reg_n_9_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1_n_9\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_9\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => axi_last_reg_194,
      I1 => \B_V_data_1_state_reg_n_9_[0]\,
      I2 => \B_V_data_1_state_reg_n_9_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1_n_9\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_9\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => img_out_TREADY,
      I1 => \B_V_data_1_state_reg_n_9_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__1_n_9\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_9\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_9_[1]\,
      I1 => dst_1_data_empty_n,
      I2 => Q(0),
      I3 => img_out_TREADY_int_regslice,
      I4 => B_V_data_1_sel_wr_reg_0,
      I5 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_9\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_9\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7C0"
    )
        port map (
      I0 => img_out_TREADY,
      I1 => \B_V_data_1_state_reg_n_9_[1]\,
      I2 => xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read,
      I3 => \B_V_data_1_state_reg_n_9_[0]\,
      O => \B_V_data_1_state[0]_i_1__0_n_9\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF755"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_9_[0]\,
      I1 => B_V_data_1_sel_wr_reg_0,
      I2 => \B_V_data_1_state_reg[1]_0\,
      I3 => \B_V_data_1_state_reg_n_9_[1]\,
      I4 => img_out_TREADY,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_9\,
      Q => \B_V_data_1_state_reg_n_9_[0]\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_9_[1]\,
      R => ap_rst_n_inv
    );
\img_out_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => img_out_TLAST(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sobel_design_sobel_accel_0_0_sobel_accel_regslice_both__parameterized2\ is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[1]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    xfMat2axis_8_0_2160_3840_1_U0_ap_done : out STD_LOGIC;
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    mOutPtr17_out : out STD_LOGIC;
    mOutPtr0 : out STD_LOGIC;
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    mOutPtr17_out_0 : out STD_LOGIC;
    mOutPtr0_1 : out STD_LOGIC;
    img_out_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dst_1_data_empty_n : in STD_LOGIC;
    img_out_TREADY : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_2\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg : in STD_LOGIC;
    ap_loop_init_int : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dst_1_rows_channel_empty_n : in STD_LOGIC;
    dst_1_cols_channel_empty_n : in STD_LOGIC;
    ap_done_cache : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    push : in STD_LOGIC;
    \mOutPtr_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    push_2 : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sobel_design_sobel_accel_0_0_sobel_accel_regslice_both__parameterized2\ : entity is "sobel_accel_regslice_both";
end \sobel_design_sobel_accel_0_0_sobel_accel_regslice_both__parameterized2\;

architecture STRUCTURE of \sobel_design_sobel_accel_0_0_sobel_accel_regslice_both__parameterized2\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_9_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_9_[7]\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_9\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_9\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__1_n_9\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3__1_n_9\ : STD_LOGIC;
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal \^empty_n_reg\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal \grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1\ : STD_LOGIC;
  signal \^xfmat2axis_8_0_2160_3840_1_u0_ap_done\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__0\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2__0\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_2\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_3\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__2\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3__1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__2\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_2__0\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_i_1 : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \img_out_TDATA[0]_INST_0\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \img_out_TDATA[1]_INST_0\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \img_out_TDATA[2]_INST_0\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \img_out_TDATA[3]_INST_0\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \img_out_TDATA[4]_INST_0\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \img_out_TDATA[5]_INST_0\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \img_out_TDATA[6]_INST_0\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \img_out_TDATA[7]_INST_0\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \int_isr[0]_i_3\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \j_fu_72[11]_i_1\ : label is "soft_lutpair326";
begin
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
  empty_n_reg <= \^empty_n_reg\;
  empty_n_reg_0 <= \^empty_n_reg_0\;
  xfMat2axis_8_0_2160_3840_1_U0_ap_done <= \^xfmat2axis_8_0_2160_3840_1_u0_ap_done\;
\B_V_data_1_payload_A[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[7]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_9_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[7]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_9_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[7]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_9_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[7]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_9_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[7]_0\(4),
      Q => \B_V_data_1_payload_A_reg_n_9_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[7]_0\(5),
      Q => \B_V_data_1_payload_A_reg_n_9_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[7]_0\(6),
      Q => \B_V_data_1_payload_A_reg_n_9_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[7]_0\(7),
      Q => \B_V_data_1_payload_A_reg_n_9_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[7]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_9_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[7]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_9_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[7]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_9_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[7]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_9_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[7]_0\(4),
      Q => \B_V_data_1_payload_B_reg_n_9_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[7]_0\(5),
      Q => \B_V_data_1_payload_B_reg_n_9_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[7]_0\(6),
      Q => \B_V_data_1_payload_B_reg_n_9_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[7]_0\(7),
      Q => \B_V_data_1_payload_B_reg_n_9_[7]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => img_out_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__0_n_9\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_9\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \B_V_data_1_state_reg[1]_2\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => Q(2),
      I3 => dst_1_data_empty_n,
      I4 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_9\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_9\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF5F5F5FC0000000"
    )
        port map (
      I0 => img_out_TREADY,
      I1 => \B_V_data_1_state_reg[1]_2\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => Q(2),
      I4 => dst_1_data_empty_n,
      I5 => \^b_v_data_1_state_reg[0]_0\,
      O => \B_V_data_1_state[0]_i_1__1_n_9\
    );
\B_V_data_1_state[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => dst_1_data_empty_n,
      I1 => Q(2),
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \B_V_data_1_state_reg[1]_2\,
      O => xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFF5555"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => Q(2),
      I2 => dst_1_data_empty_n,
      I3 => \B_V_data_1_state_reg[1]_2\,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      I5 => img_out_TREADY,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(2),
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => dst_1_data_empty_n,
      O => \ap_CS_fsm_reg[2]\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_9\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => dst_1_rows_channel_empty_n,
      I1 => dst_1_cols_channel_empty_n,
      I2 => \^xfmat2axis_8_0_2160_3840_1_u0_ap_done\,
      I3 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => Q(2),
      I2 => dst_1_data_empty_n,
      O => \B_V_data_1_state_reg[1]_1\
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]_1\(0),
      I1 => Q(1),
      I2 => \ap_CS_fsm[2]_i_2__0_n_9\,
      O => D(1)
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E040EF40"
    )
        port map (
      I0 => CO(0),
      I1 => \ap_CS_fsm[2]_i_3__1_n_9\,
      I2 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I3 => Q(2),
      I4 => ap_done_cache,
      O => \ap_CS_fsm[2]_i_2__0_n_9\
    );
\ap_CS_fsm[2]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
        port map (
      I0 => Q(2),
      I1 => dst_1_data_empty_n,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \B_V_data_1_state_reg[1]_2\,
      O => \ap_CS_fsm[2]_i_3__1_n_9\
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4F4F444444444"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]_1\(0),
      I1 => Q(1),
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => img_out_TREADY,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      I5 => Q(3),
      O => D(2)
    );
\ap_done_cache_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1\,
      I1 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I2 => ap_done_cache,
      O => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg
    );
ap_enable_reg_pp0_iter1_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => \^b_v_data_1_state_reg[1]_0\,
      O => \ap_CS_fsm_reg[2]_0\
    );
\ap_loop_init_int_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF7555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => CO(0),
      I2 => \^ap_block_pp0_stage0_subdone\,
      I3 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I4 => ap_loop_init_int,
      O => ap_rst_n_0
    );
\ap_loop_init_int_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => dst_1_data_empty_n,
      I1 => Q(2),
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \B_V_data_1_state_reg[1]_2\,
      O => \^ap_block_pp0_stage0_subdone\
    );
\full_n_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D5000000"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => img_out_TREADY,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => Q(3),
      I4 => dst_1_rows_channel_empty_n,
      I5 => push,
      O => mOutPtr0
    );
\full_n_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D5000000"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => img_out_TREADY,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => Q(3),
      I4 => dst_1_cols_channel_empty_n,
      I5 => push_2,
      O => mOutPtr0_1
    );
grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]_1\(0),
      I1 => Q(1),
      I2 => \grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1\,
      I3 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      O => \ap_CS_fsm_reg[1]\
    );
\img_out_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[0]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(0)
    );
\img_out_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[1]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(1)
    );
\img_out_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[2]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(2)
    );
\img_out_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[3]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(3)
    );
\img_out_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[4]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(4)
    );
\img_out_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[5]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(5)
    );
\img_out_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[6]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(6)
    );
\img_out_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_9_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_9_[7]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(7)
    );
\int_isr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D500"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => img_out_TREADY,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => Q(3),
      O => \^xfmat2axis_8_0_2160_3840_1_u0_ap_done\
    );
\j_fu_72[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1\,
      I1 => ap_loop_init_int,
      O => SR(0)
    );
\j_fu_72[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000AAAA00000000"
    )
        port map (
      I0 => CO(0),
      I1 => dst_1_data_empty_n,
      I2 => Q(2),
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => \B_V_data_1_state_reg[1]_2\,
      I5 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      O => E(0)
    );
\j_fu_72[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000555500000000"
    )
        port map (
      I0 => CO(0),
      I1 => dst_1_data_empty_n,
      I2 => Q(2),
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => \B_V_data_1_state_reg[1]_2\,
      I5 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      O => \grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1\
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^empty_n_reg\,
      I1 => \mOutPtr_reg[0]_1\(0),
      O => \mOutPtr_reg[0]\
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => \mOutPtr_reg[0]_2\(0),
      O => \mOutPtr_reg[0]_0\
    );
\mOutPtr[2]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888AAAAAAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => img_out_TREADY,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => Q(3),
      I5 => dst_1_rows_channel_empty_n,
      O => mOutPtr17_out
    );
\mOutPtr[2]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888AAAAAAAAAAAA"
    )
        port map (
      I0 => push_2,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => img_out_TREADY,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => Q(3),
      I5 => dst_1_cols_channel_empty_n,
      O => mOutPtr17_out_0
    );
\mOutPtr[3]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA6A6A6A6A"
    )
        port map (
      I0 => push,
      I1 => dst_1_rows_channel_empty_n,
      I2 => Q(3),
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => img_out_TREADY,
      I5 => \^b_v_data_1_state_reg[0]_0\,
      O => \^empty_n_reg\
    );
\mOutPtr[3]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA6A6A6A6A"
    )
        port map (
      I0 => push_2,
      I1 => dst_1_cols_channel_empty_n,
      I2 => Q(3),
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => img_out_TREADY,
      I5 => \^b_v_data_1_state_reg[0]_0\,
      O => \^empty_n_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0 is
  port (
    Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start : out STD_LOGIC;
    start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n : out STD_LOGIC;
    Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_mat_rows_c14_channel_empty_n : in STD_LOGIC;
    in_mat_cols_c15_channel_empty_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \height_reg_73_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_mat_cols_c_empty_n : in STD_LOGIC;
    in_mat_rows_c_empty_n : in STD_LOGIC;
    mOutPtr18_out : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0 : entity is "sobel_accel_start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0";
end sobel_design_sobel_accel_0_0_sobel_accel_start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0 is
  signal \^sobel_0_3_16_0_2160_3840_1_false_2_2_2_u0_ap_start\ : STD_LOGIC;
  signal \empty_n_i_1__12_n_9\ : STD_LOGIC;
  signal \full_n_i_1__12_n_9\ : STD_LOGIC;
  signal \mOutPtr0__3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \^start_for_sobel_0_3_16_0_2160_3840_1_false_2_2_2_u0_full_n\ : STD_LOGIC;
begin
  Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start <= \^sobel_0_3_16_0_2160_3840_1_false_2_2_2_u0_ap_start\;
  start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n <= \^start_for_sobel_0_3_16_0_2160_3840_1_false_2_2_2_u0_full_n\;
\empty_n_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFF00"
    )
        port map (
      I0 => \mOutPtr0__3\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => mOutPtr18_out,
      I4 => \^sobel_0_3_16_0_2160_3840_1_false_2_2_2_u0_ap_start\,
      O => \empty_n_i_1__12_n_9\
    );
\empty_n_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF7F"
    )
        port map (
      I0 => \^start_for_sobel_0_3_16_0_2160_3840_1_false_2_2_2_u0_full_n\,
      I1 => in_mat_rows_c14_channel_empty_n,
      I2 => in_mat_cols_c15_channel_empty_n,
      I3 => start_once_reg,
      I4 => \mOutPtr_reg[0]_0\,
      O => \mOutPtr0__3\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__12_n_9\,
      Q => \^sobel_0_3_16_0_2160_3840_1_false_2_2_2_u0_ap_start\,
      R => ap_rst_n_inv
    );
\full_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF0F0F0F0F"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => start_once_reg,
      I5 => \^start_for_sobel_0_3_16_0_2160_3840_1_false_2_2_2_u0_full_n\,
      O => \full_n_i_1__12_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__12_n_9\,
      Q => \^start_for_sobel_0_3_16_0_2160_3840_1_false_2_2_2_u0_full_n\,
      S => ap_rst_n_inv
    );
\height_reg_73[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^sobel_0_3_16_0_2160_3840_1_false_2_2_2_u0_ap_start\,
      I1 => \height_reg_73_reg[15]\(0),
      I2 => in_mat_cols_c_empty_n,
      I3 => in_mat_rows_c_empty_n,
      O => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F00800080FF7F"
    )
        port map (
      I0 => \^start_for_sobel_0_3_16_0_2160_3840_1_false_2_2_2_u0_full_n\,
      I1 => in_mat_rows_c14_channel_empty_n,
      I2 => in_mat_cols_c15_channel_empty_n,
      I3 => start_once_reg,
      I4 => \mOutPtr_reg[0]_0\,
      I5 => \mOutPtr_reg_n_9_[0]\,
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE7EEEEE11811111"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^start_for_sobel_0_3_16_0_2160_3840_1_false_2_2_2_u0_full_n\,
      I3 => start_once_reg,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => \mOutPtr_reg_n_9_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_0_s is
  port (
    \trunc_ln62_reg_223_reg[1]_0\ : out STD_LOGIC;
    \trunc_ln62_reg_223_reg[1]_1\ : out STD_LOGIC;
    \trunc_ln62_reg_223_reg[1]_2\ : out STD_LOGIC;
    \trunc_ln62_reg_223_reg[1]_3\ : out STD_LOGIC;
    \trunc_ln62_reg_223_reg[5]_0\ : out STD_LOGIC;
    \trunc_ln62_reg_223_reg[5]_1\ : out STD_LOGIC;
    \trunc_ln62_reg_223_reg[5]_2\ : out STD_LOGIC;
    \trunc_ln62_reg_223_reg[5]_3\ : out STD_LOGIC;
    \icmp_ln432_reg_739_pp0_iter1_reg_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \ref_tmp_reg_770_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_pix_6_reg_218_reg[14]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_pix_6_reg_218_reg[14]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_0_s : entity is "sobel_accel_xFGradientX3x3_16_0_s";
end sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_0_s;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_0_s is
  signal add_ln69_fu_149_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \add_ln69_fu_149_p2_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \add_ln69_fu_149_p2_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \add_ln69_fu_149_p2_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \add_ln69_fu_149_p2_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \add_ln69_fu_149_p2_carry__0_n_10\ : STD_LOGIC;
  signal \add_ln69_fu_149_p2_carry__0_n_11\ : STD_LOGIC;
  signal \add_ln69_fu_149_p2_carry__0_n_12\ : STD_LOGIC;
  signal add_ln69_fu_149_p2_carry_i_1_n_9 : STD_LOGIC;
  signal add_ln69_fu_149_p2_carry_i_2_n_9 : STD_LOGIC;
  signal add_ln69_fu_149_p2_carry_i_3_n_9 : STD_LOGIC;
  signal add_ln69_fu_149_p2_carry_i_4_n_9 : STD_LOGIC;
  signal add_ln69_fu_149_p2_carry_i_5_n_9 : STD_LOGIC;
  signal add_ln69_fu_149_p2_carry_n_10 : STD_LOGIC;
  signal add_ln69_fu_149_p2_carry_n_11 : STD_LOGIC;
  signal add_ln69_fu_149_p2_carry_n_12 : STD_LOGIC;
  signal add_ln69_fu_149_p2_carry_n_9 : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_10__1_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_11__1_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_12__1_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_1__1_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_2__1_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_3__1_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_4__1_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_5__1_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_6__1_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_7__1_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_8__1_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_9__1_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_n_10\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_n_11\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_n_12\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_n_13\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_n_14\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_n_15\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_n_16\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__1_i_1__1_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__1_i_2__1_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__1_i_3_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__1_i_4_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__1_n_11\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__1_n_12\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__1_n_14\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__1_n_15\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__1_n_16\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_i_1__1_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_i_2__1_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_i_3__1_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_i_5__1_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_i_6__1_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_i_7__1_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_i_8__1_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_n_10\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_n_11\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_n_12\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_n_13\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_n_14\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_n_15\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_n_16\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_n_9\ : STD_LOGIC;
  signal out_pix_6_reg_218 : STD_LOGIC_VECTOR ( 14 downto 8 );
  signal \out_pix_fu_139_p2_carry__0_i_1__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry__0_i_2__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry__0_i_3__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry__0_i_4__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry__0_n_10\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry__0_n_11\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry__0_n_12\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry__1_i_1__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry__1_i_2__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry__1_i_3__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry__1_n_11\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry__1_n_12\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry__1_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry_i_1__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry_i_2__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry_i_3__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry_i_4__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry_i_5__0_n_9\ : STD_LOGIC;
  signal out_pix_fu_139_p2_carry_n_10 : STD_LOGIC;
  signal out_pix_fu_139_p2_carry_n_11 : STD_LOGIC;
  signal out_pix_fu_139_p2_carry_n_12 : STD_LOGIC;
  signal out_pix_fu_139_p2_carry_n_9 : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tmp_10_fu_162_p4 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal trunc_ln62_reg_223 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_add_ln69_fu_149_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_add_ln69_fu_149_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_out_pix_6_fu_100_p2__1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_out_pix_6_fu_100_p2__1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_out_pix_fu_139_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_out_pix_fu_139_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_pix_fu_139_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_out_pix_fu_139_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of add_ln69_fu_149_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln69_fu_149_p2_carry__0\ : label is 35;
begin
add_ln69_fu_149_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln69_fu_149_p2_carry_n_9,
      CO(2) => add_ln69_fu_149_p2_carry_n_10,
      CO(1) => add_ln69_fu_149_p2_carry_n_11,
      CO(0) => add_ln69_fu_149_p2_carry_n_12,
      CYINIT => '1',
      DI(3) => add_ln69_fu_149_p2_carry_i_1_n_9,
      DI(2) => '1',
      DI(1 downto 0) => trunc_ln62_reg_223(1 downto 0),
      O(3 downto 1) => add_ln69_fu_149_p2(3 downto 1),
      O(0) => NLW_add_ln69_fu_149_p2_carry_O_UNCONNECTED(0),
      S(3) => add_ln69_fu_149_p2_carry_i_2_n_9,
      S(2) => add_ln69_fu_149_p2_carry_i_3_n_9,
      S(1) => add_ln69_fu_149_p2_carry_i_4_n_9,
      S(0) => add_ln69_fu_149_p2_carry_i_5_n_9
    );
\add_ln69_fu_149_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln69_fu_149_p2_carry_n_9,
      CO(3) => \NLW_add_ln69_fu_149_p2_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \add_ln69_fu_149_p2_carry__0_n_10\,
      CO(1) => \add_ln69_fu_149_p2_carry__0_n_11\,
      CO(0) => \add_ln69_fu_149_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => trunc_ln62_reg_223(5 downto 3),
      O(3 downto 0) => add_ln69_fu_149_p2(7 downto 4),
      S(3) => \add_ln69_fu_149_p2_carry__0_i_1_n_9\,
      S(2) => \add_ln69_fu_149_p2_carry__0_i_2_n_9\,
      S(1) => \add_ln69_fu_149_p2_carry__0_i_3_n_9\,
      S(0) => \add_ln69_fu_149_p2_carry__0_i_4_n_9\
    );
\add_ln69_fu_149_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln62_reg_223(7),
      I1 => trunc_ln62_reg_223(6),
      O => \add_ln69_fu_149_p2_carry__0_i_1_n_9\
    );
\add_ln69_fu_149_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln62_reg_223(5),
      I1 => trunc_ln62_reg_223(6),
      O => \add_ln69_fu_149_p2_carry__0_i_2_n_9\
    );
\add_ln69_fu_149_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln62_reg_223(4),
      I1 => trunc_ln62_reg_223(5),
      O => \add_ln69_fu_149_p2_carry__0_i_3_n_9\
    );
\add_ln69_fu_149_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln62_reg_223(3),
      I1 => trunc_ln62_reg_223(4),
      O => \add_ln69_fu_149_p2_carry__0_i_4_n_9\
    );
add_ln69_fu_149_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln62_reg_223(3),
      O => add_ln69_fu_149_p2_carry_i_1_n_9
    );
add_ln69_fu_149_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln62_reg_223(3),
      O => add_ln69_fu_149_p2_carry_i_2_n_9
    );
add_ln69_fu_149_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln62_reg_223(2),
      O => add_ln69_fu_149_p2_carry_i_3_n_9
    );
add_ln69_fu_149_p2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln62_reg_223(1),
      O => add_ln69_fu_149_p2_carry_i_4_n_9
    );
add_ln69_fu_149_p2_carry_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln62_reg_223(0),
      O => add_ln69_fu_149_p2_carry_i_5_n_9
    );
\out_pix_6_fu_100_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_pix_6_fu_100_p2__1_carry_n_9\,
      CO(2) => \out_pix_6_fu_100_p2__1_carry_n_10\,
      CO(1) => \out_pix_6_fu_100_p2__1_carry_n_11\,
      CO(0) => \out_pix_6_fu_100_p2__1_carry_n_12\,
      CYINIT => '0',
      DI(3) => \out_pix_6_fu_100_p2__1_carry_i_1__1_n_9\,
      DI(2) => \out_pix_6_fu_100_p2__1_carry_i_2__1_n_9\,
      DI(1) => \out_pix_6_fu_100_p2__1_carry_i_3__1_n_9\,
      DI(0) => p_2_in(0),
      O(3) => \out_pix_6_fu_100_p2__1_carry_n_13\,
      O(2) => \out_pix_6_fu_100_p2__1_carry_n_14\,
      O(1) => \out_pix_6_fu_100_p2__1_carry_n_15\,
      O(0) => \out_pix_6_fu_100_p2__1_carry_n_16\,
      S(3) => \out_pix_6_fu_100_p2__1_carry_i_5__1_n_9\,
      S(2) => \out_pix_6_fu_100_p2__1_carry_i_6__1_n_9\,
      S(1) => \out_pix_6_fu_100_p2__1_carry_i_7__1_n_9\,
      S(0) => \out_pix_6_fu_100_p2__1_carry_i_8__1_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_6_fu_100_p2__1_carry_n_9\,
      CO(3) => \out_pix_6_fu_100_p2__1_carry__0_n_9\,
      CO(2) => \out_pix_6_fu_100_p2__1_carry__0_n_10\,
      CO(1) => \out_pix_6_fu_100_p2__1_carry__0_n_11\,
      CO(0) => \out_pix_6_fu_100_p2__1_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \out_pix_6_fu_100_p2__1_carry__0_i_1__1_n_9\,
      DI(2) => \out_pix_6_fu_100_p2__1_carry__0_i_2__1_n_9\,
      DI(1) => \out_pix_6_fu_100_p2__1_carry__0_i_3__1_n_9\,
      DI(0) => \out_pix_6_fu_100_p2__1_carry__0_i_4__1_n_9\,
      O(3) => \out_pix_6_fu_100_p2__1_carry__0_n_13\,
      O(2) => \out_pix_6_fu_100_p2__1_carry__0_n_14\,
      O(1) => \out_pix_6_fu_100_p2__1_carry__0_n_15\,
      O(0) => \out_pix_6_fu_100_p2__1_carry__0_n_16\,
      S(3) => \out_pix_6_fu_100_p2__1_carry__0_i_5__1_n_9\,
      S(2) => \out_pix_6_fu_100_p2__1_carry__0_i_6__1_n_9\,
      S(1) => \out_pix_6_fu_100_p2__1_carry__0_i_7__1_n_9\,
      S(0) => \out_pix_6_fu_100_p2__1_carry__0_i_8__1_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(6),
      I1 => \out_pix_6_reg_218_reg[14]_1\(6),
      I2 => \out_pix_6_reg_218_reg[14]_0\(5),
      O => \out_pix_6_fu_100_p2__1_carry__0_i_10__1_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(5),
      I1 => \out_pix_6_reg_218_reg[14]_1\(5),
      I2 => \out_pix_6_reg_218_reg[14]_0\(4),
      O => \out_pix_6_fu_100_p2__1_carry__0_i_11__1_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(4),
      I1 => \out_pix_6_reg_218_reg[14]_1\(4),
      I2 => \out_pix_6_reg_218_reg[14]_0\(3),
      O => \out_pix_6_fu_100_p2__1_carry__0_i_12__1_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000006900696969"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[14]_0\(5),
      I1 => \out_pix_6_reg_218_reg[14]_1\(6),
      I2 => Q(6),
      I3 => Q(5),
      I4 => \out_pix_6_reg_218_reg[14]_0\(4),
      I5 => \out_pix_6_reg_218_reg[14]_1\(5),
      O => \out_pix_6_fu_100_p2__1_carry__0_i_1__1_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000006900696969"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[14]_0\(4),
      I1 => \out_pix_6_reg_218_reg[14]_1\(5),
      I2 => Q(5),
      I3 => Q(4),
      I4 => \out_pix_6_reg_218_reg[14]_0\(3),
      I5 => \out_pix_6_reg_218_reg[14]_1\(4),
      O => \out_pix_6_fu_100_p2__1_carry__0_i_2__1_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000006900696969"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[14]_0\(3),
      I1 => \out_pix_6_reg_218_reg[14]_1\(4),
      I2 => Q(4),
      I3 => Q(3),
      I4 => \out_pix_6_reg_218_reg[14]_0\(2),
      I5 => \out_pix_6_reg_218_reg[14]_1\(3),
      O => \out_pix_6_fu_100_p2__1_carry__0_i_3__1_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000069"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[14]_0\(2),
      I1 => \out_pix_6_reg_218_reg[14]_1\(3),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \out_pix_6_reg_218_reg[14]_1\(1),
      I5 => \out_pix_6_reg_218_reg[14]_0\(0),
      O => \out_pix_6_fu_100_p2__1_carry__0_i_4__1_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66696999"
    )
        port map (
      I0 => \out_pix_6_fu_100_p2__1_carry__0_i_1__1_n_9\,
      I1 => \out_pix_6_fu_100_p2__1_carry__0_i_9__1_n_9\,
      I2 => \out_pix_6_reg_218_reg[14]_1\(6),
      I3 => \out_pix_6_reg_218_reg[14]_0\(5),
      I4 => Q(6),
      O => \out_pix_6_fu_100_p2__1_carry__0_i_5__1_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66696999"
    )
        port map (
      I0 => \out_pix_6_fu_100_p2__1_carry__0_i_2__1_n_9\,
      I1 => \out_pix_6_fu_100_p2__1_carry__0_i_10__1_n_9\,
      I2 => \out_pix_6_reg_218_reg[14]_1\(5),
      I3 => \out_pix_6_reg_218_reg[14]_0\(4),
      I4 => Q(5),
      O => \out_pix_6_fu_100_p2__1_carry__0_i_6__1_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66696999"
    )
        port map (
      I0 => \out_pix_6_fu_100_p2__1_carry__0_i_3__1_n_9\,
      I1 => \out_pix_6_fu_100_p2__1_carry__0_i_11__1_n_9\,
      I2 => \out_pix_6_reg_218_reg[14]_1\(4),
      I3 => \out_pix_6_reg_218_reg[14]_0\(3),
      I4 => Q(4),
      O => \out_pix_6_fu_100_p2__1_carry__0_i_7__1_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66696999"
    )
        port map (
      I0 => \out_pix_6_fu_100_p2__1_carry__0_i_4__1_n_9\,
      I1 => \out_pix_6_fu_100_p2__1_carry__0_i_12__1_n_9\,
      I2 => \out_pix_6_reg_218_reg[14]_1\(3),
      I3 => \out_pix_6_reg_218_reg[14]_0\(2),
      I4 => Q(3),
      O => \out_pix_6_fu_100_p2__1_carry__0_i_8__1_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(7),
      I1 => \out_pix_6_reg_218_reg[14]_1\(7),
      I2 => \out_pix_6_reg_218_reg[14]_0\(6),
      O => \out_pix_6_fu_100_p2__1_carry__0_i_9__1_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_6_fu_100_p2__1_carry__0_n_9\,
      CO(3 downto 2) => \NLW_out_pix_6_fu_100_p2__1_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \out_pix_6_fu_100_p2__1_carry__1_n_11\,
      CO(0) => \out_pix_6_fu_100_p2__1_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \out_pix_6_fu_100_p2__1_carry__1_i_1__1_n_9\,
      DI(0) => \out_pix_6_fu_100_p2__1_carry__1_i_2__1_n_9\,
      O(3) => \NLW_out_pix_6_fu_100_p2__1_carry__1_O_UNCONNECTED\(3),
      O(2) => \out_pix_6_fu_100_p2__1_carry__1_n_14\,
      O(1) => \out_pix_6_fu_100_p2__1_carry__1_n_15\,
      O(0) => \out_pix_6_fu_100_p2__1_carry__1_n_16\,
      S(3 downto 2) => B"01",
      S(1) => \out_pix_6_fu_100_p2__1_carry__1_i_3_n_9\,
      S(0) => \out_pix_6_fu_100_p2__1_carry__1_i_4_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0017"
    )
        port map (
      I0 => Q(7),
      I1 => \out_pix_6_reg_218_reg[14]_0\(6),
      I2 => \out_pix_6_reg_218_reg[14]_1\(7),
      I3 => \out_pix_6_reg_218_reg[14]_0\(7),
      O => \out_pix_6_fu_100_p2__1_carry__1_i_1__1_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__1_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000006900696969"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[14]_0\(6),
      I1 => \out_pix_6_reg_218_reg[14]_1\(7),
      I2 => Q(7),
      I3 => Q(6),
      I4 => \out_pix_6_reg_218_reg[14]_0\(5),
      I5 => \out_pix_6_reg_218_reg[14]_1\(6),
      O => \out_pix_6_fu_100_p2__1_carry__1_i_2__1_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0017"
    )
        port map (
      I0 => Q(7),
      I1 => \out_pix_6_reg_218_reg[14]_0\(6),
      I2 => \out_pix_6_reg_218_reg[14]_1\(7),
      I3 => \out_pix_6_reg_218_reg[14]_0\(7),
      O => \out_pix_6_fu_100_p2__1_carry__1_i_3_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \out_pix_6_fu_100_p2__1_carry__1_i_2__1_n_9\,
      I1 => \out_pix_6_reg_218_reg[14]_0\(7),
      I2 => \out_pix_6_reg_218_reg[14]_1\(7),
      I3 => \out_pix_6_reg_218_reg[14]_0\(6),
      I4 => Q(7),
      O => \out_pix_6_fu_100_p2__1_carry__1_i_4_n_9\
    );
\out_pix_6_fu_100_p2__1_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FEFE01FE0101FE"
    )
        port map (
      I0 => Q(2),
      I1 => \out_pix_6_reg_218_reg[14]_1\(1),
      I2 => \out_pix_6_reg_218_reg[14]_0\(0),
      I3 => \out_pix_6_reg_218_reg[14]_0\(2),
      I4 => \out_pix_6_reg_218_reg[14]_1\(3),
      I5 => Q(3),
      O => \out_pix_6_fu_100_p2__1_carry_i_1__1_n_9\
    );
\out_pix_6_fu_100_p2__1_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[14]_1\(2),
      I1 => \out_pix_6_reg_218_reg[14]_0\(1),
      O => \out_pix_6_fu_100_p2__1_carry_i_2__1_n_9\
    );
\out_pix_6_fu_100_p2__1_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[14]_0\(0),
      I1 => \out_pix_6_reg_218_reg[14]_1\(1),
      O => \out_pix_6_fu_100_p2__1_carry_i_3__1_n_9\
    );
\out_pix_6_fu_100_p2__1_carry_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => p_2_in(0)
    );
\out_pix_6_fu_100_p2__1_carry_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \out_pix_6_fu_100_p2__1_carry_i_1__1_n_9\,
      I1 => \out_pix_6_reg_218_reg[14]_1\(2),
      I2 => \out_pix_6_reg_218_reg[14]_0\(1),
      O => \out_pix_6_fu_100_p2__1_carry_i_5__1_n_9\
    );
\out_pix_6_fu_100_p2__1_carry_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969669"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[14]_1\(2),
      I1 => \out_pix_6_reg_218_reg[14]_0\(1),
      I2 => Q(2),
      I3 => \out_pix_6_reg_218_reg[14]_1\(1),
      I4 => \out_pix_6_reg_218_reg[14]_0\(0),
      O => \out_pix_6_fu_100_p2__1_carry_i_6__1_n_9\
    );
\out_pix_6_fu_100_p2__1_carry_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[14]_1\(1),
      I1 => \out_pix_6_reg_218_reg[14]_0\(0),
      I2 => Q(1),
      O => \out_pix_6_fu_100_p2__1_carry_i_7__1_n_9\
    );
\out_pix_6_fu_100_p2__1_carry_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \out_pix_6_reg_218_reg[14]_1\(0),
      O => \out_pix_6_fu_100_p2__1_carry_i_8__1_n_9\
    );
\out_pix_6_reg_218_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_6_fu_100_p2__1_carry__1_n_14\,
      Q => out_pix_6_reg_218(14),
      R => '0'
    );
\out_pix_6_reg_218_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_6_fu_100_p2__1_carry__1_n_16\,
      Q => out_pix_6_reg_218(8),
      R => '0'
    );
\out_pix_6_reg_218_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_6_fu_100_p2__1_carry__1_n_15\,
      Q => out_pix_6_reg_218(9),
      R => '0'
    );
out_pix_fu_139_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => out_pix_fu_139_p2_carry_n_9,
      CO(2) => out_pix_fu_139_p2_carry_n_10,
      CO(1) => out_pix_fu_139_p2_carry_n_11,
      CO(0) => out_pix_fu_139_p2_carry_n_12,
      CYINIT => '1',
      DI(3) => \out_pix_fu_139_p2_carry_i_1__0_n_9\,
      DI(2) => '1',
      DI(1 downto 0) => trunc_ln62_reg_223(1 downto 0),
      O(3 downto 1) => NLW_out_pix_fu_139_p2_carry_O_UNCONNECTED(3 downto 1),
      O(0) => add_ln69_fu_149_p2(0),
      S(3) => \out_pix_fu_139_p2_carry_i_2__0_n_9\,
      S(2) => \out_pix_fu_139_p2_carry_i_3__0_n_9\,
      S(1) => \out_pix_fu_139_p2_carry_i_4__0_n_9\,
      S(0) => \out_pix_fu_139_p2_carry_i_5__0_n_9\
    );
\out_pix_fu_139_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => out_pix_fu_139_p2_carry_n_9,
      CO(3) => \out_pix_fu_139_p2_carry__0_n_9\,
      CO(2) => \out_pix_fu_139_p2_carry__0_n_10\,
      CO(1) => \out_pix_fu_139_p2_carry__0_n_11\,
      CO(0) => \out_pix_fu_139_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln62_reg_223(6 downto 3),
      O(3 downto 0) => \NLW_out_pix_fu_139_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \out_pix_fu_139_p2_carry__0_i_1__0_n_9\,
      S(2) => \out_pix_fu_139_p2_carry__0_i_2__0_n_9\,
      S(1) => \out_pix_fu_139_p2_carry__0_i_3__0_n_9\,
      S(0) => \out_pix_fu_139_p2_carry__0_i_4__0_n_9\
    );
\out_pix_fu_139_p2_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln62_reg_223(6),
      I1 => trunc_ln62_reg_223(7),
      O => \out_pix_fu_139_p2_carry__0_i_1__0_n_9\
    );
\out_pix_fu_139_p2_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln62_reg_223(5),
      I1 => trunc_ln62_reg_223(6),
      O => \out_pix_fu_139_p2_carry__0_i_2__0_n_9\
    );
\out_pix_fu_139_p2_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln62_reg_223(4),
      I1 => trunc_ln62_reg_223(5),
      O => \out_pix_fu_139_p2_carry__0_i_3__0_n_9\
    );
\out_pix_fu_139_p2_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln62_reg_223(3),
      I1 => trunc_ln62_reg_223(4),
      O => \out_pix_fu_139_p2_carry__0_i_4__0_n_9\
    );
\out_pix_fu_139_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_fu_139_p2_carry__0_n_9\,
      CO(3) => \out_pix_fu_139_p2_carry__1_n_9\,
      CO(2) => \NLW_out_pix_fu_139_p2_carry__1_CO_UNCONNECTED\(2),
      CO(1) => \out_pix_fu_139_p2_carry__1_n_11\,
      CO(0) => \out_pix_fu_139_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => out_pix_6_reg_218(9 downto 8),
      DI(0) => trunc_ln62_reg_223(7),
      O(3) => \NLW_out_pix_fu_139_p2_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_10_fu_162_p4(2 downto 0),
      S(3) => '1',
      S(2) => \out_pix_fu_139_p2_carry__1_i_1__0_n_9\,
      S(1) => \out_pix_fu_139_p2_carry__1_i_2__0_n_9\,
      S(0) => \out_pix_fu_139_p2_carry__1_i_3__0_n_9\
    );
\out_pix_fu_139_p2_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => out_pix_6_reg_218(9),
      I1 => out_pix_6_reg_218(14),
      O => \out_pix_fu_139_p2_carry__1_i_1__0_n_9\
    );
\out_pix_fu_139_p2_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => out_pix_6_reg_218(8),
      I1 => out_pix_6_reg_218(9),
      O => \out_pix_fu_139_p2_carry__1_i_2__0_n_9\
    );
\out_pix_fu_139_p2_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln62_reg_223(7),
      I1 => out_pix_6_reg_218(8),
      O => \out_pix_fu_139_p2_carry__1_i_3__0_n_9\
    );
\out_pix_fu_139_p2_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln62_reg_223(3),
      O => \out_pix_fu_139_p2_carry_i_1__0_n_9\
    );
\out_pix_fu_139_p2_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln62_reg_223(3),
      O => \out_pix_fu_139_p2_carry_i_2__0_n_9\
    );
\out_pix_fu_139_p2_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln62_reg_223(2),
      O => \out_pix_fu_139_p2_carry_i_3__0_n_9\
    );
\out_pix_fu_139_p2_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln62_reg_223(1),
      O => \out_pix_fu_139_p2_carry_i_4__0_n_9\
    );
\out_pix_fu_139_p2_carry_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln62_reg_223(0),
      O => \out_pix_fu_139_p2_carry_i_5__0_n_9\
    );
\ref_tmp_reg_770[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => add_ln69_fu_149_p2(0),
      I1 => \out_pix_fu_139_p2_carry__1_n_9\,
      I2 => tmp_10_fu_162_p4(2),
      I3 => tmp_10_fu_162_p4(1),
      I4 => tmp_10_fu_162_p4(0),
      O => \trunc_ln62_reg_223_reg[1]_0\
    );
\ref_tmp_reg_770[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => add_ln69_fu_149_p2(1),
      I1 => \out_pix_fu_139_p2_carry__1_n_9\,
      I2 => tmp_10_fu_162_p4(2),
      I3 => tmp_10_fu_162_p4(1),
      I4 => tmp_10_fu_162_p4(0),
      O => \trunc_ln62_reg_223_reg[1]_1\
    );
\ref_tmp_reg_770[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => add_ln69_fu_149_p2(2),
      I1 => \out_pix_fu_139_p2_carry__1_n_9\,
      I2 => tmp_10_fu_162_p4(2),
      I3 => tmp_10_fu_162_p4(1),
      I4 => tmp_10_fu_162_p4(0),
      O => \trunc_ln62_reg_223_reg[1]_2\
    );
\ref_tmp_reg_770[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => add_ln69_fu_149_p2(3),
      I1 => \out_pix_fu_139_p2_carry__1_n_9\,
      I2 => tmp_10_fu_162_p4(2),
      I3 => tmp_10_fu_162_p4(1),
      I4 => tmp_10_fu_162_p4(0),
      O => \trunc_ln62_reg_223_reg[1]_3\
    );
\ref_tmp_reg_770[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => add_ln69_fu_149_p2(4),
      I1 => \out_pix_fu_139_p2_carry__1_n_9\,
      I2 => tmp_10_fu_162_p4(2),
      I3 => tmp_10_fu_162_p4(1),
      I4 => tmp_10_fu_162_p4(0),
      O => \trunc_ln62_reg_223_reg[5]_0\
    );
\ref_tmp_reg_770[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => add_ln69_fu_149_p2(5),
      I1 => \out_pix_fu_139_p2_carry__1_n_9\,
      I2 => tmp_10_fu_162_p4(2),
      I3 => tmp_10_fu_162_p4(1),
      I4 => tmp_10_fu_162_p4(0),
      O => \trunc_ln62_reg_223_reg[5]_1\
    );
\ref_tmp_reg_770[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => add_ln69_fu_149_p2(6),
      I1 => \out_pix_fu_139_p2_carry__1_n_9\,
      I2 => tmp_10_fu_162_p4(2),
      I3 => tmp_10_fu_162_p4(1),
      I4 => tmp_10_fu_162_p4(0),
      O => \trunc_ln62_reg_223_reg[5]_2\
    );
\ref_tmp_reg_770[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
        port map (
      I0 => tmp_10_fu_162_p4(0),
      I1 => tmp_10_fu_162_p4(1),
      I2 => tmp_10_fu_162_p4(2),
      I3 => \out_pix_fu_139_p2_carry__1_n_9\,
      I4 => \ref_tmp_reg_770_reg[0]\,
      O => \icmp_ln432_reg_739_pp0_iter1_reg_reg[0]\
    );
\ref_tmp_reg_770[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => add_ln69_fu_149_p2(7),
      I1 => \out_pix_fu_139_p2_carry__1_n_9\,
      I2 => tmp_10_fu_162_p4(2),
      I3 => tmp_10_fu_162_p4(1),
      I4 => tmp_10_fu_162_p4(0),
      O => \trunc_ln62_reg_223_reg[5]_3\
    );
\trunc_ln62_reg_223_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_6_fu_100_p2__1_carry_n_16\,
      Q => trunc_ln62_reg_223(0),
      R => '0'
    );
\trunc_ln62_reg_223_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_6_fu_100_p2__1_carry_n_15\,
      Q => trunc_ln62_reg_223(1),
      R => '0'
    );
\trunc_ln62_reg_223_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_6_fu_100_p2__1_carry_n_14\,
      Q => trunc_ln62_reg_223(2),
      R => '0'
    );
\trunc_ln62_reg_223_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_6_fu_100_p2__1_carry_n_13\,
      Q => trunc_ln62_reg_223(3),
      R => '0'
    );
\trunc_ln62_reg_223_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_6_fu_100_p2__1_carry__0_n_16\,
      Q => trunc_ln62_reg_223(4),
      R => '0'
    );
\trunc_ln62_reg_223_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_6_fu_100_p2__1_carry__0_n_15\,
      Q => trunc_ln62_reg_223(5),
      R => '0'
    );
\trunc_ln62_reg_223_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_6_fu_100_p2__1_carry__0_n_14\,
      Q => trunc_ln62_reg_223(6),
      R => '0'
    );
\trunc_ln62_reg_223_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_6_fu_100_p2__1_carry__0_n_13\,
      Q => trunc_ln62_reg_223(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_0_s_29 is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \out_pix_6_reg_218_reg[10]_0\ : out STD_LOGIC;
    \out_pix_6_reg_218_reg[10]_1\ : out STD_LOGIC;
    \out_pix_6_reg_218_reg[10]_2\ : out STD_LOGIC;
    \out_pix_6_reg_218_reg[10]_3\ : out STD_LOGIC;
    \out_pix_6_reg_218_reg[10]_4\ : out STD_LOGIC;
    \out_pix_6_reg_218_reg[10]_5\ : out STD_LOGIC;
    \out_pix_6_reg_218_reg[10]_6\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    \out_pix_6_reg_218_reg[10]_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_pix_6_reg_218_reg[10]_8\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_pix_6_reg_218_reg[10]_9\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_pix_6_reg_218_reg[10]_10\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_return_0_int_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GradientValuesX_reg_735_reg[0]\ : in STD_LOGIC;
    \b2_val_read_reg_206_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m2_val_read_reg_212_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_0_s_29 : entity is "sobel_accel_xFGradientX3x3_16_0_s";
end sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_0_s_29;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_0_s_29 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln69_fu_149_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \ap_return_0_int_reg[3]_i_3_n_9\ : STD_LOGIC;
  signal \ap_return_0_int_reg[3]_i_4_n_9\ : STD_LOGIC;
  signal \ap_return_0_int_reg[3]_i_5_n_9\ : STD_LOGIC;
  signal \ap_return_0_int_reg[3]_i_6_n_9\ : STD_LOGIC;
  signal \ap_return_0_int_reg[3]_i_7_n_9\ : STD_LOGIC;
  signal \ap_return_0_int_reg[6]_i_2_n_9\ : STD_LOGIC;
  signal \ap_return_0_int_reg[6]_i_4_n_9\ : STD_LOGIC;
  signal \ap_return_0_int_reg[6]_i_5_n_9\ : STD_LOGIC;
  signal \ap_return_0_int_reg[6]_i_6_n_9\ : STD_LOGIC;
  signal \ap_return_0_int_reg_reg[3]_i_2_n_10\ : STD_LOGIC;
  signal \ap_return_0_int_reg_reg[3]_i_2_n_11\ : STD_LOGIC;
  signal \ap_return_0_int_reg_reg[3]_i_2_n_12\ : STD_LOGIC;
  signal \ap_return_0_int_reg_reg[3]_i_2_n_9\ : STD_LOGIC;
  signal \ap_return_0_int_reg_reg[6]_i_3_n_11\ : STD_LOGIC;
  signal \ap_return_0_int_reg_reg[6]_i_3_n_12\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_10_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_11_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_12_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_13_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_14_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_15_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_16_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_17_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_18_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_19_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_6_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_7_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_8_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_9_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_n_10\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_n_11\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_n_12\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_n_13\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_n_14\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_n_15\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_n_16\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__1_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__1_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__1_n_12\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__1_n_15\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__1_n_16\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_i_10_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_i_11_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_i_12_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_i_13_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_i_14_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_i_3_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_i_4_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_i_5_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_i_6_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_i_7_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_i_8_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_i_9_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_n_10\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_n_11\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_n_12\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_n_13\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_n_14\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_n_15\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_n_16\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_n_9\ : STD_LOGIC;
  signal out_pix_6_reg_218 : STD_LOGIC_VECTOR ( 10 downto 7 );
  signal \out_pix_fu_139_p2_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry__0_i_6_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry__0_i_7_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry__0_i_8_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry__0_n_10\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry__0_n_11\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry__0_n_12\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry__1_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry__1_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry__1_i_3_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry__1_n_10\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry__1_n_11\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry__1_n_12\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry__1_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry__2_n_10\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry__2_n_11\ : STD_LOGIC;
  signal \out_pix_fu_139_p2_carry__2_n_12\ : STD_LOGIC;
  signal out_pix_fu_139_p2_carry_i_1_n_9 : STD_LOGIC;
  signal out_pix_fu_139_p2_carry_i_2_n_9 : STD_LOGIC;
  signal out_pix_fu_139_p2_carry_i_3_n_9 : STD_LOGIC;
  signal out_pix_fu_139_p2_carry_i_4_n_9 : STD_LOGIC;
  signal out_pix_fu_139_p2_carry_i_5_n_9 : STD_LOGIC;
  signal out_pix_fu_139_p2_carry_i_6_n_9 : STD_LOGIC;
  signal out_pix_fu_139_p2_carry_n_10 : STD_LOGIC;
  signal out_pix_fu_139_p2_carry_n_11 : STD_LOGIC;
  signal out_pix_fu_139_p2_carry_n_12 : STD_LOGIC;
  signal out_pix_fu_139_p2_carry_n_9 : STD_LOGIC;
  signal tmp_10_fu_162_p4 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tmp_10_fu_162_p4_0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal trunc_ln62_reg_223 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \trunc_ln62_reg_223[0]_i_1_n_9\ : STD_LOGIC;
  signal zext_ln60_fu_117_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \NLW_ap_return_0_int_reg_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_ap_return_0_int_reg_reg[6]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ap_return_0_int_reg_reg[6]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_out_pix_6_fu_100_p2__1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_out_pix_6_fu_100_p2__1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_out_pix_fu_139_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_out_pix_fu_139_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_pix_fu_139_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_return_0_int_reg[1]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \ap_return_0_int_reg[2]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \ap_return_0_int_reg[3]_i_1\ : label is "soft_lutpair112";
  attribute HLUTNM : string;
  attribute HLUTNM of \ap_return_0_int_reg[3]_i_4\ : label is "lutpair5";
  attribute HLUTNM of \ap_return_0_int_reg[3]_i_5\ : label is "lutpair4";
  attribute SOFT_HLUTNM of \ap_return_0_int_reg[4]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \ap_return_0_int_reg[5]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \ap_return_0_int_reg[6]_i_1\ : label is "soft_lutpair111";
  attribute HLUTNM of \ap_return_0_int_reg[6]_i_6\ : label is "lutpair6";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ap_return_0_int_reg_reg[3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \ap_return_0_int_reg_reg[6]_i_3\ : label is 35;
  attribute SOFT_HLUTNM of \out_pix_6_fu_100_p2__1_carry__0_i_10\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \out_pix_6_fu_100_p2__1_carry__0_i_12\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \out_pix_6_fu_100_p2__1_carry__0_i_14\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \out_pix_6_fu_100_p2__1_carry__0_i_15\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \out_pix_6_fu_100_p2__1_carry__0_i_16\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \out_pix_6_fu_100_p2__1_carry__0_i_17\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \out_pix_6_fu_100_p2__1_carry__0_i_18\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \out_pix_6_fu_100_p2__1_carry__0_i_9\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \out_pix_6_fu_100_p2__1_carry__1_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \out_pix_6_fu_100_p2__1_carry_i_10\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \out_pix_6_fu_100_p2__1_carry_i_11\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \out_pix_6_fu_100_p2__1_carry_i_12\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \out_pix_6_fu_100_p2__1_carry_i_14\ : label is "soft_lutpair114";
  attribute HLUTNM of \out_pix_6_fu_100_p2__1_carry_i_3\ : label is "lutpair0";
  attribute HLUTNM of \out_pix_6_fu_100_p2__1_carry_i_7\ : label is "lutpair0";
  attribute SOFT_HLUTNM of \out_pix_6_fu_100_p2__1_carry_i_9\ : label is "soft_lutpair108";
  attribute ADDER_THRESHOLD of out_pix_fu_139_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \out_pix_fu_139_p2_carry__0\ : label is 35;
  attribute HLUTNM of \out_pix_fu_139_p2_carry__0_i_1\ : label is "lutpair8";
  attribute HLUTNM of \out_pix_fu_139_p2_carry__0_i_2\ : label is "lutpair7";
  attribute HLUTNM of \out_pix_fu_139_p2_carry__0_i_3\ : label is "lutpair6";
  attribute HLUTNM of \out_pix_fu_139_p2_carry__0_i_4\ : label is "lutpair5";
  attribute HLUTNM of \out_pix_fu_139_p2_carry__0_i_6\ : label is "lutpair8";
  attribute HLUTNM of \out_pix_fu_139_p2_carry__0_i_7\ : label is "lutpair7";
  attribute ADDER_THRESHOLD of \out_pix_fu_139_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \out_pix_fu_139_p2_carry__2\ : label is 35;
  attribute HLUTNM of out_pix_fu_139_p2_carry_i_1 : label is "lutpair4";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\GradientValuesX_reg_735[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55545554FFFF0000"
    )
        port map (
      I0 => tmp_10_fu_162_p4_0(7),
      I1 => \ap_return_0_int_reg[6]_i_2_n_9\,
      I2 => tmp_10_fu_162_p4(6),
      I3 => add_ln69_fu_149_p2(0),
      I4 => ap_return_0_int_reg(0),
      I5 => \GradientValuesX_reg_735_reg[0]\,
      O => D(0)
    );
\GradientValuesX_reg_735[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55545554FFFF0000"
    )
        port map (
      I0 => tmp_10_fu_162_p4_0(7),
      I1 => \ap_return_0_int_reg[6]_i_2_n_9\,
      I2 => tmp_10_fu_162_p4(6),
      I3 => add_ln69_fu_149_p2(1),
      I4 => ap_return_0_int_reg(1),
      I5 => \GradientValuesX_reg_735_reg[0]\,
      O => D(1)
    );
\GradientValuesX_reg_735[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55545554FFFF0000"
    )
        port map (
      I0 => tmp_10_fu_162_p4_0(7),
      I1 => \ap_return_0_int_reg[6]_i_2_n_9\,
      I2 => tmp_10_fu_162_p4(6),
      I3 => add_ln69_fu_149_p2(2),
      I4 => ap_return_0_int_reg(2),
      I5 => \GradientValuesX_reg_735_reg[0]\,
      O => D(2)
    );
\GradientValuesX_reg_735[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55545554FFFF0000"
    )
        port map (
      I0 => tmp_10_fu_162_p4_0(7),
      I1 => \ap_return_0_int_reg[6]_i_2_n_9\,
      I2 => tmp_10_fu_162_p4(6),
      I3 => add_ln69_fu_149_p2(3),
      I4 => ap_return_0_int_reg(3),
      I5 => \GradientValuesX_reg_735_reg[0]\,
      O => D(3)
    );
\GradientValuesX_reg_735[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55545554FFFF0000"
    )
        port map (
      I0 => tmp_10_fu_162_p4_0(7),
      I1 => \ap_return_0_int_reg[6]_i_2_n_9\,
      I2 => tmp_10_fu_162_p4(6),
      I3 => add_ln69_fu_149_p2(4),
      I4 => ap_return_0_int_reg(4),
      I5 => \GradientValuesX_reg_735_reg[0]\,
      O => D(4)
    );
\GradientValuesX_reg_735[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55545554FFFF0000"
    )
        port map (
      I0 => tmp_10_fu_162_p4_0(7),
      I1 => \ap_return_0_int_reg[6]_i_2_n_9\,
      I2 => tmp_10_fu_162_p4(6),
      I3 => add_ln69_fu_149_p2(5),
      I4 => ap_return_0_int_reg(5),
      I5 => \GradientValuesX_reg_735_reg[0]\,
      O => D(5)
    );
\GradientValuesX_reg_735[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55545554FFFF0000"
    )
        port map (
      I0 => tmp_10_fu_162_p4_0(7),
      I1 => \ap_return_0_int_reg[6]_i_2_n_9\,
      I2 => tmp_10_fu_162_p4(6),
      I3 => add_ln69_fu_149_p2(6),
      I4 => ap_return_0_int_reg(6),
      I5 => \GradientValuesX_reg_735_reg[0]\,
      O => D(6)
    );
\ap_return_0_int_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => tmp_10_fu_162_p4_0(7),
      I1 => \ap_return_0_int_reg[6]_i_2_n_9\,
      I2 => tmp_10_fu_162_p4(6),
      I3 => add_ln69_fu_149_p2(0),
      O => \out_pix_6_reg_218_reg[10]_6\
    );
\ap_return_0_int_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => tmp_10_fu_162_p4_0(7),
      I1 => \ap_return_0_int_reg[6]_i_2_n_9\,
      I2 => tmp_10_fu_162_p4(6),
      I3 => add_ln69_fu_149_p2(1),
      O => \out_pix_6_reg_218_reg[10]_5\
    );
\ap_return_0_int_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => tmp_10_fu_162_p4_0(7),
      I1 => \ap_return_0_int_reg[6]_i_2_n_9\,
      I2 => tmp_10_fu_162_p4(6),
      I3 => add_ln69_fu_149_p2(2),
      O => \out_pix_6_reg_218_reg[10]_4\
    );
\ap_return_0_int_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => tmp_10_fu_162_p4_0(7),
      I1 => \ap_return_0_int_reg[6]_i_2_n_9\,
      I2 => tmp_10_fu_162_p4(6),
      I3 => add_ln69_fu_149_p2(3),
      O => \out_pix_6_reg_218_reg[10]_3\
    );
\ap_return_0_int_reg[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => zext_ln60_fu_117_p1(2),
      I1 => \^q\(2),
      I2 => trunc_ln62_reg_223(2),
      O => \ap_return_0_int_reg[3]_i_3_n_9\
    );
\ap_return_0_int_reg[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(3),
      I1 => trunc_ln62_reg_223(3),
      I2 => zext_ln60_fu_117_p1(3),
      I3 => out_pix_fu_139_p2_carry_i_1_n_9,
      O => \ap_return_0_int_reg[3]_i_4_n_9\
    );
\ap_return_0_int_reg[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \^q\(2),
      I1 => trunc_ln62_reg_223(2),
      I2 => zext_ln60_fu_117_p1(2),
      I3 => trunc_ln62_reg_223(1),
      I4 => \^q\(1),
      O => \ap_return_0_int_reg[3]_i_5_n_9\
    );
\ap_return_0_int_reg[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(1),
      I1 => trunc_ln62_reg_223(1),
      I2 => zext_ln60_fu_117_p1(1),
      O => \ap_return_0_int_reg[3]_i_6_n_9\
    );
\ap_return_0_int_reg[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln62_reg_223(0),
      I1 => \^q\(0),
      O => \ap_return_0_int_reg[3]_i_7_n_9\
    );
\ap_return_0_int_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => tmp_10_fu_162_p4_0(7),
      I1 => \ap_return_0_int_reg[6]_i_2_n_9\,
      I2 => tmp_10_fu_162_p4(6),
      I3 => add_ln69_fu_149_p2(4),
      O => \out_pix_6_reg_218_reg[10]_2\
    );
\ap_return_0_int_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => tmp_10_fu_162_p4_0(7),
      I1 => \ap_return_0_int_reg[6]_i_2_n_9\,
      I2 => tmp_10_fu_162_p4(6),
      I3 => add_ln69_fu_149_p2(5),
      O => \out_pix_6_reg_218_reg[10]_1\
    );
\ap_return_0_int_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => tmp_10_fu_162_p4_0(7),
      I1 => \ap_return_0_int_reg[6]_i_2_n_9\,
      I2 => tmp_10_fu_162_p4(6),
      I3 => add_ln69_fu_149_p2(6),
      O => \out_pix_6_reg_218_reg[10]_0\
    );
\ap_return_0_int_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp_10_fu_162_p4(0),
      I1 => tmp_10_fu_162_p4(1),
      I2 => tmp_10_fu_162_p4(2),
      I3 => tmp_10_fu_162_p4(3),
      I4 => tmp_10_fu_162_p4(4),
      I5 => tmp_10_fu_162_p4(5),
      O => \ap_return_0_int_reg[6]_i_2_n_9\
    );
\ap_return_0_int_reg[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \out_pix_fu_139_p2_carry__0_i_2_n_9\,
      I1 => trunc_ln62_reg_223(6),
      I2 => \^q\(6),
      I3 => zext_ln60_fu_117_p1(6),
      O => \ap_return_0_int_reg[6]_i_4_n_9\
    );
\ap_return_0_int_reg[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \out_pix_fu_139_p2_carry__0_i_3_n_9\,
      I1 => trunc_ln62_reg_223(5),
      I2 => \^q\(5),
      I3 => zext_ln60_fu_117_p1(5),
      O => \ap_return_0_int_reg[6]_i_5_n_9\
    );
\ap_return_0_int_reg[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(4),
      I1 => trunc_ln62_reg_223(4),
      I2 => zext_ln60_fu_117_p1(4),
      I3 => \out_pix_fu_139_p2_carry__0_i_4_n_9\,
      O => \ap_return_0_int_reg[6]_i_6_n_9\
    );
\ap_return_0_int_reg_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_return_0_int_reg_reg[3]_i_2_n_9\,
      CO(2) => \ap_return_0_int_reg_reg[3]_i_2_n_10\,
      CO(1) => \ap_return_0_int_reg_reg[3]_i_2_n_11\,
      CO(0) => \ap_return_0_int_reg_reg[3]_i_2_n_12\,
      CYINIT => '0',
      DI(3) => out_pix_fu_139_p2_carry_i_1_n_9,
      DI(2) => \ap_return_0_int_reg[3]_i_3_n_9\,
      DI(1) => zext_ln60_fu_117_p1(1),
      DI(0) => trunc_ln62_reg_223(0),
      O(3 downto 1) => add_ln69_fu_149_p2(3 downto 1),
      O(0) => \NLW_ap_return_0_int_reg_reg[3]_i_2_O_UNCONNECTED\(0),
      S(3) => \ap_return_0_int_reg[3]_i_4_n_9\,
      S(2) => \ap_return_0_int_reg[3]_i_5_n_9\,
      S(1) => \ap_return_0_int_reg[3]_i_6_n_9\,
      S(0) => \ap_return_0_int_reg[3]_i_7_n_9\
    );
\ap_return_0_int_reg_reg[6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_return_0_int_reg_reg[3]_i_2_n_9\,
      CO(3 downto 2) => \NLW_ap_return_0_int_reg_reg[6]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ap_return_0_int_reg_reg[6]_i_3_n_11\,
      CO(0) => \ap_return_0_int_reg_reg[6]_i_3_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \out_pix_fu_139_p2_carry__0_i_3_n_9\,
      DI(0) => \out_pix_fu_139_p2_carry__0_i_4_n_9\,
      O(3) => \NLW_ap_return_0_int_reg_reg[6]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln69_fu_149_p2(6 downto 4),
      S(3) => '0',
      S(2) => \ap_return_0_int_reg[6]_i_4_n_9\,
      S(1) => \ap_return_0_int_reg[6]_i_5_n_9\,
      S(0) => \ap_return_0_int_reg[6]_i_6_n_9\
    );
\b2_val_read_reg_206_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b2_val_read_reg_206_reg[7]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\b2_val_read_reg_206_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b2_val_read_reg_206_reg[7]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\b2_val_read_reg_206_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b2_val_read_reg_206_reg[7]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\b2_val_read_reg_206_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b2_val_read_reg_206_reg[7]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\b2_val_read_reg_206_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b2_val_read_reg_206_reg[7]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\b2_val_read_reg_206_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b2_val_read_reg_206_reg[7]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\b2_val_read_reg_206_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b2_val_read_reg_206_reg[7]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\b2_val_read_reg_206_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b2_val_read_reg_206_reg[7]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\m2_val_read_reg_212_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m2_val_read_reg_212_reg[7]_0\(0),
      Q => zext_ln60_fu_117_p1(1),
      R => '0'
    );
\m2_val_read_reg_212_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m2_val_read_reg_212_reg[7]_0\(1),
      Q => zext_ln60_fu_117_p1(2),
      R => '0'
    );
\m2_val_read_reg_212_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m2_val_read_reg_212_reg[7]_0\(2),
      Q => zext_ln60_fu_117_p1(3),
      R => '0'
    );
\m2_val_read_reg_212_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m2_val_read_reg_212_reg[7]_0\(3),
      Q => zext_ln60_fu_117_p1(4),
      R => '0'
    );
\m2_val_read_reg_212_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m2_val_read_reg_212_reg[7]_0\(4),
      Q => zext_ln60_fu_117_p1(5),
      R => '0'
    );
\m2_val_read_reg_212_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m2_val_read_reg_212_reg[7]_0\(5),
      Q => zext_ln60_fu_117_p1(6),
      R => '0'
    );
\m2_val_read_reg_212_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m2_val_read_reg_212_reg[7]_0\(6),
      Q => zext_ln60_fu_117_p1(7),
      R => '0'
    );
\m2_val_read_reg_212_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m2_val_read_reg_212_reg[7]_0\(7),
      Q => zext_ln60_fu_117_p1(8),
      R => '0'
    );
\out_pix_6_fu_100_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_pix_6_fu_100_p2__1_carry_n_9\,
      CO(2) => \out_pix_6_fu_100_p2__1_carry_n_10\,
      CO(1) => \out_pix_6_fu_100_p2__1_carry_n_11\,
      CO(0) => \out_pix_6_fu_100_p2__1_carry_n_12\,
      CYINIT => '0',
      DI(3) => \out_pix_6_fu_100_p2__1_carry_i_1_n_9\,
      DI(2) => \out_pix_6_fu_100_p2__1_carry_i_2_n_9\,
      DI(1) => \out_pix_6_fu_100_p2__1_carry_i_3_n_9\,
      DI(0) => '0',
      O(3) => \out_pix_6_fu_100_p2__1_carry_n_13\,
      O(2) => \out_pix_6_fu_100_p2__1_carry_n_14\,
      O(1) => \out_pix_6_fu_100_p2__1_carry_n_15\,
      O(0) => \out_pix_6_fu_100_p2__1_carry_n_16\,
      S(3) => \out_pix_6_fu_100_p2__1_carry_i_4_n_9\,
      S(2) => \out_pix_6_fu_100_p2__1_carry_i_5_n_9\,
      S(1) => \out_pix_6_fu_100_p2__1_carry_i_6_n_9\,
      S(0) => \out_pix_6_fu_100_p2__1_carry_i_7_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_6_fu_100_p2__1_carry_n_9\,
      CO(3) => \out_pix_6_fu_100_p2__1_carry__0_n_9\,
      CO(2) => \out_pix_6_fu_100_p2__1_carry__0_n_10\,
      CO(1) => \out_pix_6_fu_100_p2__1_carry__0_n_11\,
      CO(0) => \out_pix_6_fu_100_p2__1_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \out_pix_6_fu_100_p2__1_carry__0_i_1_n_9\,
      DI(2) => \out_pix_6_fu_100_p2__1_carry__0_i_2_n_9\,
      DI(1) => \out_pix_6_fu_100_p2__1_carry__0_i_3_n_9\,
      DI(0) => \out_pix_6_fu_100_p2__1_carry__0_i_4_n_9\,
      O(3) => \out_pix_6_fu_100_p2__1_carry__0_n_13\,
      O(2) => \out_pix_6_fu_100_p2__1_carry__0_n_14\,
      O(1) => \out_pix_6_fu_100_p2__1_carry__0_n_15\,
      O(0) => \out_pix_6_fu_100_p2__1_carry__0_n_16\,
      S(3) => \out_pix_6_fu_100_p2__1_carry__0_i_5_n_9\,
      S(2) => \out_pix_6_fu_100_p2__1_carry__0_i_6_n_9\,
      S(1) => \out_pix_6_fu_100_p2__1_carry__0_i_7_n_9\,
      S(0) => \out_pix_6_fu_100_p2__1_carry__0_i_8_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888E8EEE00000000"
    )
        port map (
      I0 => \out_pix_6_fu_100_p2__1_carry__0_i_9_n_9\,
      I1 => \out_pix_6_reg_218_reg[10]_7\(6),
      I2 => \out_pix_6_reg_218_reg[10]_8\(5),
      I3 => \out_pix_6_reg_218_reg[10]_9\(5),
      I4 => \out_pix_6_reg_218_reg[10]_10\(4),
      I5 => \out_pix_6_fu_100_p2__1_carry__0_i_10_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry__0_i_1_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17E8E817"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_8\(6),
      I1 => \out_pix_6_reg_218_reg[10]_9\(6),
      I2 => \out_pix_6_reg_218_reg[10]_10\(5),
      I3 => \out_pix_6_reg_218_reg[10]_7\(7),
      I4 => \out_pix_6_fu_100_p2__1_carry__0_i_19_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry__0_i_10_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_9\(5),
      I1 => \out_pix_6_reg_218_reg[10]_8\(5),
      I2 => \out_pix_6_reg_218_reg[10]_10\(4),
      O => \out_pix_6_fu_100_p2__1_carry__0_i_11_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17E8E817"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_8\(5),
      I1 => \out_pix_6_reg_218_reg[10]_9\(5),
      I2 => \out_pix_6_reg_218_reg[10]_10\(4),
      I3 => \out_pix_6_reg_218_reg[10]_7\(6),
      I4 => \out_pix_6_fu_100_p2__1_carry__0_i_9_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry__0_i_12_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_9\(4),
      I1 => \out_pix_6_reg_218_reg[10]_8\(4),
      I2 => \out_pix_6_reg_218_reg[10]_10\(3),
      O => \out_pix_6_fu_100_p2__1_carry__0_i_13_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17E8E817"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_8\(4),
      I1 => \out_pix_6_reg_218_reg[10]_9\(4),
      I2 => \out_pix_6_reg_218_reg[10]_10\(3),
      I3 => \out_pix_6_reg_218_reg[10]_7\(5),
      I4 => \out_pix_6_fu_100_p2__1_carry__0_i_11_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry__0_i_14_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF171700"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_10\(5),
      I1 => \out_pix_6_reg_218_reg[10]_9\(6),
      I2 => \out_pix_6_reg_218_reg[10]_8\(6),
      I3 => \out_pix_6_reg_218_reg[10]_7\(7),
      I4 => \out_pix_6_fu_100_p2__1_carry__0_i_19_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry__0_i_15_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF171700"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_10\(4),
      I1 => \out_pix_6_reg_218_reg[10]_9\(5),
      I2 => \out_pix_6_reg_218_reg[10]_8\(5),
      I3 => \out_pix_6_reg_218_reg[10]_7\(6),
      I4 => \out_pix_6_fu_100_p2__1_carry__0_i_9_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry__0_i_16_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF171700"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_10\(3),
      I1 => \out_pix_6_reg_218_reg[10]_9\(4),
      I2 => \out_pix_6_reg_218_reg[10]_8\(4),
      I3 => \out_pix_6_reg_218_reg[10]_7\(5),
      I4 => \out_pix_6_fu_100_p2__1_carry__0_i_11_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry__0_i_17_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF171700"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_10\(2),
      I1 => \out_pix_6_reg_218_reg[10]_9\(3),
      I2 => \out_pix_6_reg_218_reg[10]_8\(3),
      I3 => \out_pix_6_reg_218_reg[10]_7\(4),
      I4 => \out_pix_6_fu_100_p2__1_carry__0_i_13_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry__0_i_18_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_9\(7),
      I1 => \out_pix_6_reg_218_reg[10]_8\(7),
      I2 => \out_pix_6_reg_218_reg[10]_10\(6),
      O => \out_pix_6_fu_100_p2__1_carry__0_i_19_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888E8EEE00000000"
    )
        port map (
      I0 => \out_pix_6_fu_100_p2__1_carry__0_i_11_n_9\,
      I1 => \out_pix_6_reg_218_reg[10]_7\(5),
      I2 => \out_pix_6_reg_218_reg[10]_8\(4),
      I3 => \out_pix_6_reg_218_reg[10]_9\(4),
      I4 => \out_pix_6_reg_218_reg[10]_10\(3),
      I5 => \out_pix_6_fu_100_p2__1_carry__0_i_12_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry__0_i_2_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888E8EEE00000000"
    )
        port map (
      I0 => \out_pix_6_fu_100_p2__1_carry__0_i_13_n_9\,
      I1 => \out_pix_6_reg_218_reg[10]_7\(4),
      I2 => \out_pix_6_reg_218_reg[10]_8\(3),
      I3 => \out_pix_6_reg_218_reg[10]_9\(3),
      I4 => \out_pix_6_reg_218_reg[10]_10\(2),
      I5 => \out_pix_6_fu_100_p2__1_carry__0_i_14_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry__0_i_3_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \out_pix_6_fu_100_p2__1_carry_i_8_n_9\,
      I1 => \out_pix_6_fu_100_p2__1_carry_i_9_n_9\,
      I2 => \out_pix_6_reg_218_reg[10]_8\(2),
      I3 => \out_pix_6_reg_218_reg[10]_10\(1),
      O => \out_pix_6_fu_100_p2__1_carry__0_i_4_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \out_pix_6_fu_100_p2__1_carry__0_i_1_n_9\,
      I1 => \out_pix_6_reg_218_reg[10]_8\(7),
      I2 => \out_pix_6_reg_218_reg[10]_9\(7),
      I3 => \out_pix_6_reg_218_reg[10]_10\(6),
      I4 => \out_pix_6_reg_218_reg[10]_10\(7),
      I5 => \out_pix_6_fu_100_p2__1_carry__0_i_15_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry__0_i_5_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \out_pix_6_fu_100_p2__1_carry__0_i_2_n_9\,
      I1 => \out_pix_6_fu_100_p2__1_carry__0_i_10_n_9\,
      I2 => \out_pix_6_fu_100_p2__1_carry__0_i_16_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry__0_i_6_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \out_pix_6_fu_100_p2__1_carry__0_i_3_n_9\,
      I1 => \out_pix_6_fu_100_p2__1_carry__0_i_12_n_9\,
      I2 => \out_pix_6_fu_100_p2__1_carry__0_i_17_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry__0_i_7_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \out_pix_6_fu_100_p2__1_carry__0_i_4_n_9\,
      I1 => \out_pix_6_fu_100_p2__1_carry__0_i_14_n_9\,
      I2 => \out_pix_6_fu_100_p2__1_carry__0_i_18_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry__0_i_8_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_9\(6),
      I1 => \out_pix_6_reg_218_reg[10]_8\(6),
      I2 => \out_pix_6_reg_218_reg[10]_10\(5),
      O => \out_pix_6_fu_100_p2__1_carry__0_i_9_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_6_fu_100_p2__1_carry__0_n_9\,
      CO(3 downto 1) => \NLW_out_pix_6_fu_100_p2__1_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \out_pix_6_fu_100_p2__1_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_out_pix_6_fu_100_p2__1_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \out_pix_6_fu_100_p2__1_carry__1_n_15\,
      O(0) => \out_pix_6_fu_100_p2__1_carry__1_n_16\,
      S(3 downto 1) => B"001",
      S(0) => \out_pix_6_fu_100_p2__1_carry__1_i_1_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FF017F017F0017"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_8\(7),
      I1 => \out_pix_6_reg_218_reg[10]_9\(7),
      I2 => \out_pix_6_reg_218_reg[10]_10\(6),
      I3 => \out_pix_6_reg_218_reg[10]_10\(7),
      I4 => \out_pix_6_fu_100_p2__1_carry__1_i_2_n_9\,
      I5 => \out_pix_6_reg_218_reg[10]_7\(7),
      O => \out_pix_6_fu_100_p2__1_carry__1_i_1_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_10\(5),
      I1 => \out_pix_6_reg_218_reg[10]_9\(6),
      I2 => \out_pix_6_reg_218_reg[10]_8\(6),
      O => \out_pix_6_fu_100_p2__1_carry__1_i_2_n_9\
    );
\out_pix_6_fu_100_p2__1_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => \out_pix_6_fu_100_p2__1_carry_i_8_n_9\,
      I1 => \out_pix_6_reg_218_reg[10]_10\(1),
      I2 => \out_pix_6_reg_218_reg[10]_8\(2),
      I3 => \out_pix_6_fu_100_p2__1_carry_i_9_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry_i_1_n_9\
    );
\out_pix_6_fu_100_p2__1_carry_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_10\(1),
      I1 => \out_pix_6_reg_218_reg[10]_8\(2),
      O => \out_pix_6_fu_100_p2__1_carry_i_10_n_9\
    );
\out_pix_6_fu_100_p2__1_carry_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_9\(1),
      I1 => \out_pix_6_reg_218_reg[10]_8\(1),
      I2 => \out_pix_6_reg_218_reg[10]_10\(0),
      O => \out_pix_6_fu_100_p2__1_carry_i_11_n_9\
    );
\out_pix_6_fu_100_p2__1_carry_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_10\(1),
      I1 => \out_pix_6_reg_218_reg[10]_8\(2),
      O => \out_pix_6_fu_100_p2__1_carry_i_12_n_9\
    );
\out_pix_6_fu_100_p2__1_carry_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_9\(3),
      I1 => \out_pix_6_reg_218_reg[10]_8\(3),
      I2 => \out_pix_6_reg_218_reg[10]_10\(2),
      O => \out_pix_6_fu_100_p2__1_carry_i_13_n_9\
    );
\out_pix_6_fu_100_p2__1_carry_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_10\(0),
      I1 => \out_pix_6_reg_218_reg[10]_9\(1),
      I2 => \out_pix_6_reg_218_reg[10]_8\(1),
      O => \out_pix_6_fu_100_p2__1_carry_i_14_n_9\
    );
\out_pix_6_fu_100_p2__1_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FF0017001717FF"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_10\(0),
      I1 => \out_pix_6_reg_218_reg[10]_9\(1),
      I2 => \out_pix_6_reg_218_reg[10]_8\(1),
      I3 => \out_pix_6_fu_100_p2__1_carry_i_10_n_9\,
      I4 => \out_pix_6_reg_218_reg[10]_7\(2),
      I5 => \out_pix_6_reg_218_reg[10]_9\(2),
      O => \out_pix_6_fu_100_p2__1_carry_i_2_n_9\
    );
\out_pix_6_fu_100_p2__1_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_7\(1),
      I1 => \out_pix_6_fu_100_p2__1_carry_i_11_n_9\,
      I2 => \out_pix_6_reg_218_reg[10]_8\(0),
      I3 => \out_pix_6_reg_218_reg[10]_7\(0),
      I4 => \out_pix_6_reg_218_reg[10]_9\(0),
      O => \out_pix_6_fu_100_p2__1_carry_i_3_n_9\
    );
\out_pix_6_fu_100_p2__1_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"595565666566A6AA"
    )
        port map (
      I0 => \out_pix_6_fu_100_p2__1_carry_i_9_n_9\,
      I1 => \out_pix_6_fu_100_p2__1_carry_i_12_n_9\,
      I2 => \out_pix_6_reg_218_reg[10]_9\(2),
      I3 => \out_pix_6_reg_218_reg[10]_7\(2),
      I4 => \out_pix_6_reg_218_reg[10]_7\(3),
      I5 => \out_pix_6_fu_100_p2__1_carry_i_13_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry_i_4_n_9\
    );
\out_pix_6_fu_100_p2__1_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => \out_pix_6_fu_100_p2__1_carry_i_2_n_9\,
      I1 => \out_pix_6_reg_218_reg[10]_10\(1),
      I2 => \out_pix_6_reg_218_reg[10]_8\(2),
      I3 => \out_pix_6_fu_100_p2__1_carry_i_8_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry_i_5_n_9\
    );
\out_pix_6_fu_100_p2__1_carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \out_pix_6_fu_100_p2__1_carry_i_3_n_9\,
      I1 => \out_pix_6_reg_218_reg[10]_8\(2),
      I2 => \out_pix_6_reg_218_reg[10]_10\(1),
      I3 => \out_pix_6_reg_218_reg[10]_9\(2),
      I4 => \out_pix_6_reg_218_reg[10]_7\(2),
      I5 => \out_pix_6_fu_100_p2__1_carry_i_14_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry_i_6_n_9\
    );
\out_pix_6_fu_100_p2__1_carry_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69669969"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_7\(1),
      I1 => \out_pix_6_fu_100_p2__1_carry_i_11_n_9\,
      I2 => \out_pix_6_reg_218_reg[10]_8\(0),
      I3 => \out_pix_6_reg_218_reg[10]_7\(0),
      I4 => \out_pix_6_reg_218_reg[10]_9\(0),
      O => \out_pix_6_fu_100_p2__1_carry_i_7_n_9\
    );
\out_pix_6_fu_100_p2__1_carry_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966969969669"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_10\(2),
      I1 => \out_pix_6_reg_218_reg[10]_8\(3),
      I2 => \out_pix_6_reg_218_reg[10]_9\(3),
      I3 => \out_pix_6_reg_218_reg[10]_7\(3),
      I4 => \out_pix_6_reg_218_reg[10]_7\(2),
      I5 => \out_pix_6_reg_218_reg[10]_9\(2),
      O => \out_pix_6_fu_100_p2__1_carry_i_8_n_9\
    );
\out_pix_6_fu_100_p2__1_carry_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17E8E817"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_8\(3),
      I1 => \out_pix_6_reg_218_reg[10]_9\(3),
      I2 => \out_pix_6_reg_218_reg[10]_10\(2),
      I3 => \out_pix_6_reg_218_reg[10]_7\(4),
      I4 => \out_pix_6_fu_100_p2__1_carry__0_i_13_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry_i_9_n_9\
    );
\out_pix_6_reg_218_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_6_fu_100_p2__1_carry__1_n_15\,
      Q => out_pix_6_reg_218(10),
      R => '0'
    );
\out_pix_6_reg_218_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_6_fu_100_p2__1_carry__0_n_14\,
      Q => out_pix_6_reg_218(7),
      R => '0'
    );
\out_pix_6_reg_218_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_6_fu_100_p2__1_carry__0_n_13\,
      Q => out_pix_6_reg_218(8),
      R => '0'
    );
\out_pix_6_reg_218_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_6_fu_100_p2__1_carry__1_n_16\,
      Q => out_pix_6_reg_218(9),
      R => '0'
    );
out_pix_fu_139_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => out_pix_fu_139_p2_carry_n_9,
      CO(2) => out_pix_fu_139_p2_carry_n_10,
      CO(1) => out_pix_fu_139_p2_carry_n_11,
      CO(0) => out_pix_fu_139_p2_carry_n_12,
      CYINIT => '0',
      DI(3) => out_pix_fu_139_p2_carry_i_1_n_9,
      DI(2) => out_pix_fu_139_p2_carry_i_2_n_9,
      DI(1) => zext_ln60_fu_117_p1(1),
      DI(0) => trunc_ln62_reg_223(0),
      O(3 downto 1) => NLW_out_pix_fu_139_p2_carry_O_UNCONNECTED(3 downto 1),
      O(0) => add_ln69_fu_149_p2(0),
      S(3) => out_pix_fu_139_p2_carry_i_3_n_9,
      S(2) => out_pix_fu_139_p2_carry_i_4_n_9,
      S(1) => out_pix_fu_139_p2_carry_i_5_n_9,
      S(0) => out_pix_fu_139_p2_carry_i_6_n_9
    );
\out_pix_fu_139_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => out_pix_fu_139_p2_carry_n_9,
      CO(3) => \out_pix_fu_139_p2_carry__0_n_9\,
      CO(2) => \out_pix_fu_139_p2_carry__0_n_10\,
      CO(1) => \out_pix_fu_139_p2_carry__0_n_11\,
      CO(0) => \out_pix_fu_139_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \out_pix_fu_139_p2_carry__0_i_1_n_9\,
      DI(2) => \out_pix_fu_139_p2_carry__0_i_2_n_9\,
      DI(1) => \out_pix_fu_139_p2_carry__0_i_3_n_9\,
      DI(0) => \out_pix_fu_139_p2_carry__0_i_4_n_9\,
      O(3 downto 0) => \NLW_out_pix_fu_139_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \out_pix_fu_139_p2_carry__0_i_5_n_9\,
      S(2) => \out_pix_fu_139_p2_carry__0_i_6_n_9\,
      S(1) => \out_pix_fu_139_p2_carry__0_i_7_n_9\,
      S(0) => \out_pix_fu_139_p2_carry__0_i_8_n_9\
    );
\out_pix_fu_139_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q\(6),
      I1 => trunc_ln62_reg_223(6),
      I2 => zext_ln60_fu_117_p1(6),
      O => \out_pix_fu_139_p2_carry__0_i_1_n_9\
    );
\out_pix_fu_139_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q\(5),
      I1 => trunc_ln62_reg_223(5),
      I2 => zext_ln60_fu_117_p1(5),
      O => \out_pix_fu_139_p2_carry__0_i_2_n_9\
    );
\out_pix_fu_139_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q\(4),
      I1 => trunc_ln62_reg_223(4),
      I2 => zext_ln60_fu_117_p1(4),
      O => \out_pix_fu_139_p2_carry__0_i_3_n_9\
    );
\out_pix_fu_139_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q\(3),
      I1 => trunc_ln62_reg_223(3),
      I2 => zext_ln60_fu_117_p1(3),
      O => \out_pix_fu_139_p2_carry__0_i_4_n_9\
    );
\out_pix_fu_139_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \out_pix_fu_139_p2_carry__0_i_1_n_9\,
      I1 => out_pix_6_reg_218(7),
      I2 => \^q\(7),
      I3 => zext_ln60_fu_117_p1(7),
      O => \out_pix_fu_139_p2_carry__0_i_5_n_9\
    );
\out_pix_fu_139_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(6),
      I1 => trunc_ln62_reg_223(6),
      I2 => zext_ln60_fu_117_p1(6),
      I3 => \out_pix_fu_139_p2_carry__0_i_2_n_9\,
      O => \out_pix_fu_139_p2_carry__0_i_6_n_9\
    );
\out_pix_fu_139_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(5),
      I1 => trunc_ln62_reg_223(5),
      I2 => zext_ln60_fu_117_p1(5),
      I3 => \out_pix_fu_139_p2_carry__0_i_3_n_9\,
      O => \out_pix_fu_139_p2_carry__0_i_7_n_9\
    );
\out_pix_fu_139_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \out_pix_fu_139_p2_carry__0_i_4_n_9\,
      I1 => trunc_ln62_reg_223(4),
      I2 => \^q\(4),
      I3 => zext_ln60_fu_117_p1(4),
      O => \out_pix_fu_139_p2_carry__0_i_8_n_9\
    );
\out_pix_fu_139_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_fu_139_p2_carry__0_n_9\,
      CO(3) => \out_pix_fu_139_p2_carry__1_n_9\,
      CO(2) => \out_pix_fu_139_p2_carry__1_n_10\,
      CO(1) => \out_pix_fu_139_p2_carry__1_n_11\,
      CO(0) => \out_pix_fu_139_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => out_pix_6_reg_218(9),
      DI(0) => \out_pix_fu_139_p2_carry__1_i_1_n_9\,
      O(3 downto 0) => tmp_10_fu_162_p4(3 downto 0),
      S(3) => out_pix_6_reg_218(10),
      S(2) => out_pix_6_reg_218(10),
      S(1) => \out_pix_fu_139_p2_carry__1_i_2_n_9\,
      S(0) => \out_pix_fu_139_p2_carry__1_i_3_n_9\
    );
\out_pix_fu_139_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q\(7),
      I1 => out_pix_6_reg_218(7),
      I2 => zext_ln60_fu_117_p1(7),
      O => \out_pix_fu_139_p2_carry__1_i_1_n_9\
    );
\out_pix_fu_139_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => zext_ln60_fu_117_p1(8),
      I1 => out_pix_6_reg_218(8),
      I2 => out_pix_6_reg_218(9),
      O => \out_pix_fu_139_p2_carry__1_i_2_n_9\
    );
\out_pix_fu_139_p2_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => zext_ln60_fu_117_p1(7),
      I1 => out_pix_6_reg_218(7),
      I2 => \^q\(7),
      I3 => out_pix_6_reg_218(8),
      I4 => zext_ln60_fu_117_p1(8),
      O => \out_pix_fu_139_p2_carry__1_i_3_n_9\
    );
\out_pix_fu_139_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_fu_139_p2_carry__1_n_9\,
      CO(3) => \NLW_out_pix_fu_139_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \out_pix_fu_139_p2_carry__2_n_10\,
      CO(1) => \out_pix_fu_139_p2_carry__2_n_11\,
      CO(0) => \out_pix_fu_139_p2_carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => tmp_10_fu_162_p4_0(7),
      O(2 downto 0) => tmp_10_fu_162_p4(6 downto 4),
      S(3) => out_pix_6_reg_218(10),
      S(2) => out_pix_6_reg_218(10),
      S(1) => out_pix_6_reg_218(10),
      S(0) => out_pix_6_reg_218(10)
    );
out_pix_fu_139_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q\(2),
      I1 => trunc_ln62_reg_223(2),
      I2 => zext_ln60_fu_117_p1(2),
      O => out_pix_fu_139_p2_carry_i_1_n_9
    );
out_pix_fu_139_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => zext_ln60_fu_117_p1(2),
      I1 => \^q\(2),
      I2 => trunc_ln62_reg_223(2),
      O => out_pix_fu_139_p2_carry_i_2_n_9
    );
out_pix_fu_139_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => out_pix_fu_139_p2_carry_i_1_n_9,
      I1 => trunc_ln62_reg_223(3),
      I2 => \^q\(3),
      I3 => zext_ln60_fu_117_p1(3),
      O => out_pix_fu_139_p2_carry_i_3_n_9
    );
out_pix_fu_139_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => trunc_ln62_reg_223(2),
      I1 => \^q\(2),
      I2 => zext_ln60_fu_117_p1(2),
      I3 => trunc_ln62_reg_223(1),
      I4 => \^q\(1),
      O => out_pix_fu_139_p2_carry_i_4_n_9
    );
out_pix_fu_139_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(1),
      I1 => trunc_ln62_reg_223(1),
      I2 => zext_ln60_fu_117_p1(1),
      O => out_pix_fu_139_p2_carry_i_5_n_9
    );
out_pix_fu_139_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln62_reg_223(0),
      I1 => \^q\(0),
      O => out_pix_fu_139_p2_carry_i_6_n_9
    );
\trunc_ln62_reg_223[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_7\(0),
      I1 => \out_pix_6_reg_218_reg[10]_8\(0),
      I2 => \out_pix_6_reg_218_reg[10]_9\(0),
      O => \trunc_ln62_reg_223[0]_i_1_n_9\
    );
\trunc_ln62_reg_223_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln62_reg_223[0]_i_1_n_9\,
      Q => trunc_ln62_reg_223(0),
      R => '0'
    );
\trunc_ln62_reg_223_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_6_fu_100_p2__1_carry_n_16\,
      Q => trunc_ln62_reg_223(1),
      R => '0'
    );
\trunc_ln62_reg_223_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_6_fu_100_p2__1_carry_n_15\,
      Q => trunc_ln62_reg_223(2),
      R => '0'
    );
\trunc_ln62_reg_223_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_6_fu_100_p2__1_carry_n_14\,
      Q => trunc_ln62_reg_223(3),
      R => '0'
    );
\trunc_ln62_reg_223_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_6_fu_100_p2__1_carry_n_13\,
      Q => trunc_ln62_reg_223(4),
      R => '0'
    );
\trunc_ln62_reg_223_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_6_fu_100_p2__1_carry__0_n_16\,
      Q => trunc_ln62_reg_223(5),
      R => '0'
    );
\trunc_ln62_reg_223_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_6_fu_100_p2__1_carry__0_n_15\,
      Q => trunc_ln62_reg_223(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_0_s_30 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln62_reg_223_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    \out_pix_6_reg_218_reg[10]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_pix_6_reg_218_reg[10]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_pix_6_reg_218_reg[10]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_pix_6_reg_218_reg[10]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_return_0_int_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GradientValuesX_reg_735_reg[7]\ : in STD_LOGIC;
    \b2_val_read_reg_206_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m2_val_read_reg_212_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_0_s_30 : entity is "sobel_accel_xFGradientX3x3_16_0_s";
end sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_0_s_30;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_0_s_30 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_return_0_int_reg[7]_i_3_n_9\ : STD_LOGIC;
  signal \m2_val_read_reg_212_reg_n_9_[0]\ : STD_LOGIC;
  signal \m2_val_read_reg_212_reg_n_9_[1]\ : STD_LOGIC;
  signal \m2_val_read_reg_212_reg_n_9_[2]\ : STD_LOGIC;
  signal \m2_val_read_reg_212_reg_n_9_[3]\ : STD_LOGIC;
  signal \m2_val_read_reg_212_reg_n_9_[4]\ : STD_LOGIC;
  signal \m2_val_read_reg_212_reg_n_9_[5]\ : STD_LOGIC;
  signal \m2_val_read_reg_212_reg_n_9_[6]\ : STD_LOGIC;
  signal \m2_val_read_reg_212_reg_n_9_[7]\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_10__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_11__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_12__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_13__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_14__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_15__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_16__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_17__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_18__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_19__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_1__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_2__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_3__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_4__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_5__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_6__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_7__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_8__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_i_9__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_n_10\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_n_11\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_n_12\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_n_13\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_n_14\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_n_15\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_n_16\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__1_i_1__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__1_i_2__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__1_n_12\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__1_n_15\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry__1_n_16\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_i_10__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_i_11__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_i_12__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_i_13__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_i_14__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_i_1__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_i_2__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_i_3__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_i_4__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_i_5__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_i_6__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_i_7__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_i_8__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_i_9__0_n_9\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_n_10\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_n_11\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_n_12\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_n_13\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_n_14\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_n_15\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_n_16\ : STD_LOGIC;
  signal \out_pix_6_fu_100_p2__1_carry_n_9\ : STD_LOGIC;
  signal \out_pix_6_reg_218_reg_n_9_[10]\ : STD_LOGIC;
  signal \out_pix_6_reg_218_reg_n_9_[1]\ : STD_LOGIC;
  signal \out_pix_6_reg_218_reg_n_9_[2]\ : STD_LOGIC;
  signal \out_pix_6_reg_218_reg_n_9_[3]\ : STD_LOGIC;
  signal \out_pix_6_reg_218_reg_n_9_[4]\ : STD_LOGIC;
  signal \out_pix_6_reg_218_reg_n_9_[5]\ : STD_LOGIC;
  signal \out_pix_6_reg_218_reg_n_9_[6]\ : STD_LOGIC;
  signal \out_pix_6_reg_218_reg_n_9_[7]\ : STD_LOGIC;
  signal \out_pix_6_reg_218_reg_n_9_[8]\ : STD_LOGIC;
  signal \out_pix_6_reg_218_reg_n_9_[9]\ : STD_LOGIC;
  signal \out_pix_fu_139_p2__1_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2__1_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2__1_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2__1_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2__1_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2__1_carry__0_i_6_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2__1_carry__0_i_7_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2__1_carry__0_i_8_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2__1_carry__0_n_10\ : STD_LOGIC;
  signal \out_pix_fu_139_p2__1_carry__0_n_11\ : STD_LOGIC;
  signal \out_pix_fu_139_p2__1_carry__0_n_12\ : STD_LOGIC;
  signal \out_pix_fu_139_p2__1_carry__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2__1_carry__1_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2__1_carry__1_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2__1_carry__1_i_3_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2__1_carry__1_n_10\ : STD_LOGIC;
  signal \out_pix_fu_139_p2__1_carry__1_n_11\ : STD_LOGIC;
  signal \out_pix_fu_139_p2__1_carry__1_n_12\ : STD_LOGIC;
  signal \out_pix_fu_139_p2__1_carry__1_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2__1_carry__2_n_10\ : STD_LOGIC;
  signal \out_pix_fu_139_p2__1_carry__2_n_11\ : STD_LOGIC;
  signal \out_pix_fu_139_p2__1_carry__2_n_12\ : STD_LOGIC;
  signal \out_pix_fu_139_p2__1_carry_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2__1_carry_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2__1_carry_i_3_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2__1_carry_i_4_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2__1_carry_i_5_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2__1_carry_i_6_n_9\ : STD_LOGIC;
  signal \out_pix_fu_139_p2__1_carry_n_10\ : STD_LOGIC;
  signal \out_pix_fu_139_p2__1_carry_n_11\ : STD_LOGIC;
  signal \out_pix_fu_139_p2__1_carry_n_12\ : STD_LOGIC;
  signal \out_pix_fu_139_p2__1_carry_n_9\ : STD_LOGIC;
  signal tmp_10_fu_162_p4 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \tmp_10_fu_162_p4__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \trunc_ln62_reg_223[0]_i_1__0_n_9\ : STD_LOGIC;
  signal \^trunc_ln62_reg_223_reg[0]_0\ : STD_LOGIC;
  signal \trunc_ln62_reg_223_reg_n_9_[0]\ : STD_LOGIC;
  signal \NLW_out_pix_6_fu_100_p2__1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_out_pix_6_fu_100_p2__1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_out_pix_fu_139_p2__1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_pix_fu_139_p2__1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_pix_fu_139_p2__1_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \out_pix_6_fu_100_p2__1_carry__0_i_10__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \out_pix_6_fu_100_p2__1_carry__0_i_12__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \out_pix_6_fu_100_p2__1_carry__0_i_14__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \out_pix_6_fu_100_p2__1_carry__0_i_15__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \out_pix_6_fu_100_p2__1_carry__0_i_16__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \out_pix_6_fu_100_p2__1_carry__0_i_17__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \out_pix_6_fu_100_p2__1_carry__0_i_18__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \out_pix_6_fu_100_p2__1_carry__0_i_9__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \out_pix_6_fu_100_p2__1_carry__1_i_2__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \out_pix_6_fu_100_p2__1_carry_i_10__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \out_pix_6_fu_100_p2__1_carry_i_11__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \out_pix_6_fu_100_p2__1_carry_i_12__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \out_pix_6_fu_100_p2__1_carry_i_14__0\ : label is "soft_lutpair121";
  attribute HLUTNM : string;
  attribute HLUTNM of \out_pix_6_fu_100_p2__1_carry_i_3__0\ : label is "lutpair1";
  attribute HLUTNM of \out_pix_6_fu_100_p2__1_carry_i_7__0\ : label is "lutpair1";
  attribute SOFT_HLUTNM of \out_pix_6_fu_100_p2__1_carry_i_9__0\ : label is "soft_lutpair118";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \out_pix_fu_139_p2__1_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \out_pix_fu_139_p2__1_carry__0\ : label is 35;
  attribute HLUTNM of \out_pix_fu_139_p2__1_carry__0_i_1\ : label is "lutpair13";
  attribute HLUTNM of \out_pix_fu_139_p2__1_carry__0_i_2\ : label is "lutpair12";
  attribute HLUTNM of \out_pix_fu_139_p2__1_carry__0_i_3\ : label is "lutpair11";
  attribute HLUTNM of \out_pix_fu_139_p2__1_carry__0_i_4\ : label is "lutpair10";
  attribute HLUTNM of \out_pix_fu_139_p2__1_carry__0_i_6\ : label is "lutpair13";
  attribute HLUTNM of \out_pix_fu_139_p2__1_carry__0_i_7\ : label is "lutpair12";
  attribute HLUTNM of \out_pix_fu_139_p2__1_carry__0_i_8\ : label is "lutpair11";
  attribute ADDER_THRESHOLD of \out_pix_fu_139_p2__1_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \out_pix_fu_139_p2__1_carry__2\ : label is 35;
  attribute HLUTNM of \out_pix_fu_139_p2__1_carry_i_1\ : label is "lutpair9";
  attribute HLUTNM of \out_pix_fu_139_p2__1_carry_i_3\ : label is "lutpair10";
  attribute HLUTNM of \out_pix_fu_139_p2__1_carry_i_4\ : label is "lutpair9";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \trunc_ln62_reg_223_reg[0]_0\ <= \^trunc_ln62_reg_223_reg[0]_0\;
\GradientValuesX_reg_735[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^trunc_ln62_reg_223_reg[0]_0\,
      I1 => ap_return_0_int_reg(0),
      I2 => \GradientValuesX_reg_735_reg[7]\,
      O => D(0)
    );
\ap_return_0_int_reg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F0F06"
    )
        port map (
      I0 => \trunc_ln62_reg_223_reg_n_9_[0]\,
      I1 => \^q\(0),
      I2 => tmp_10_fu_162_p4(7),
      I3 => \ap_return_0_int_reg[7]_i_3_n_9\,
      I4 => \tmp_10_fu_162_p4__0\(6),
      O => \^trunc_ln62_reg_223_reg[0]_0\
    );
\ap_return_0_int_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \tmp_10_fu_162_p4__0\(0),
      I1 => \tmp_10_fu_162_p4__0\(1),
      I2 => \tmp_10_fu_162_p4__0\(2),
      I3 => \tmp_10_fu_162_p4__0\(3),
      I4 => \tmp_10_fu_162_p4__0\(4),
      I5 => \tmp_10_fu_162_p4__0\(5),
      O => \ap_return_0_int_reg[7]_i_3_n_9\
    );
\b2_val_read_reg_206_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b2_val_read_reg_206_reg[7]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\b2_val_read_reg_206_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b2_val_read_reg_206_reg[7]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\b2_val_read_reg_206_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b2_val_read_reg_206_reg[7]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\b2_val_read_reg_206_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b2_val_read_reg_206_reg[7]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\b2_val_read_reg_206_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b2_val_read_reg_206_reg[7]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\b2_val_read_reg_206_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b2_val_read_reg_206_reg[7]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\b2_val_read_reg_206_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b2_val_read_reg_206_reg[7]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\b2_val_read_reg_206_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b2_val_read_reg_206_reg[7]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\m2_val_read_reg_212_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m2_val_read_reg_212_reg[7]_0\(0),
      Q => \m2_val_read_reg_212_reg_n_9_[0]\,
      R => '0'
    );
\m2_val_read_reg_212_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m2_val_read_reg_212_reg[7]_0\(1),
      Q => \m2_val_read_reg_212_reg_n_9_[1]\,
      R => '0'
    );
\m2_val_read_reg_212_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m2_val_read_reg_212_reg[7]_0\(2),
      Q => \m2_val_read_reg_212_reg_n_9_[2]\,
      R => '0'
    );
\m2_val_read_reg_212_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m2_val_read_reg_212_reg[7]_0\(3),
      Q => \m2_val_read_reg_212_reg_n_9_[3]\,
      R => '0'
    );
\m2_val_read_reg_212_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m2_val_read_reg_212_reg[7]_0\(4),
      Q => \m2_val_read_reg_212_reg_n_9_[4]\,
      R => '0'
    );
\m2_val_read_reg_212_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m2_val_read_reg_212_reg[7]_0\(5),
      Q => \m2_val_read_reg_212_reg_n_9_[5]\,
      R => '0'
    );
\m2_val_read_reg_212_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m2_val_read_reg_212_reg[7]_0\(6),
      Q => \m2_val_read_reg_212_reg_n_9_[6]\,
      R => '0'
    );
\m2_val_read_reg_212_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \m2_val_read_reg_212_reg[7]_0\(7),
      Q => \m2_val_read_reg_212_reg_n_9_[7]\,
      R => '0'
    );
\out_pix_6_fu_100_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_pix_6_fu_100_p2__1_carry_n_9\,
      CO(2) => \out_pix_6_fu_100_p2__1_carry_n_10\,
      CO(1) => \out_pix_6_fu_100_p2__1_carry_n_11\,
      CO(0) => \out_pix_6_fu_100_p2__1_carry_n_12\,
      CYINIT => '0',
      DI(3) => \out_pix_6_fu_100_p2__1_carry_i_1__0_n_9\,
      DI(2) => \out_pix_6_fu_100_p2__1_carry_i_2__0_n_9\,
      DI(1) => \out_pix_6_fu_100_p2__1_carry_i_3__0_n_9\,
      DI(0) => '0',
      O(3) => \out_pix_6_fu_100_p2__1_carry_n_13\,
      O(2) => \out_pix_6_fu_100_p2__1_carry_n_14\,
      O(1) => \out_pix_6_fu_100_p2__1_carry_n_15\,
      O(0) => \out_pix_6_fu_100_p2__1_carry_n_16\,
      S(3) => \out_pix_6_fu_100_p2__1_carry_i_4__0_n_9\,
      S(2) => \out_pix_6_fu_100_p2__1_carry_i_5__0_n_9\,
      S(1) => \out_pix_6_fu_100_p2__1_carry_i_6__0_n_9\,
      S(0) => \out_pix_6_fu_100_p2__1_carry_i_7__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_6_fu_100_p2__1_carry_n_9\,
      CO(3) => \out_pix_6_fu_100_p2__1_carry__0_n_9\,
      CO(2) => \out_pix_6_fu_100_p2__1_carry__0_n_10\,
      CO(1) => \out_pix_6_fu_100_p2__1_carry__0_n_11\,
      CO(0) => \out_pix_6_fu_100_p2__1_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \out_pix_6_fu_100_p2__1_carry__0_i_1__0_n_9\,
      DI(2) => \out_pix_6_fu_100_p2__1_carry__0_i_2__0_n_9\,
      DI(1) => \out_pix_6_fu_100_p2__1_carry__0_i_3__0_n_9\,
      DI(0) => \out_pix_6_fu_100_p2__1_carry__0_i_4__0_n_9\,
      O(3) => \out_pix_6_fu_100_p2__1_carry__0_n_13\,
      O(2) => \out_pix_6_fu_100_p2__1_carry__0_n_14\,
      O(1) => \out_pix_6_fu_100_p2__1_carry__0_n_15\,
      O(0) => \out_pix_6_fu_100_p2__1_carry__0_n_16\,
      S(3) => \out_pix_6_fu_100_p2__1_carry__0_i_5__0_n_9\,
      S(2) => \out_pix_6_fu_100_p2__1_carry__0_i_6__0_n_9\,
      S(1) => \out_pix_6_fu_100_p2__1_carry__0_i_7__0_n_9\,
      S(0) => \out_pix_6_fu_100_p2__1_carry__0_i_8__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17E8E817"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_1\(6),
      I1 => \out_pix_6_reg_218_reg[10]_2\(6),
      I2 => \out_pix_6_reg_218_reg[10]_3\(5),
      I3 => \out_pix_6_reg_218_reg[10]_0\(7),
      I4 => \out_pix_6_fu_100_p2__1_carry__0_i_19__0_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry__0_i_10__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_2\(5),
      I1 => \out_pix_6_reg_218_reg[10]_1\(5),
      I2 => \out_pix_6_reg_218_reg[10]_3\(4),
      O => \out_pix_6_fu_100_p2__1_carry__0_i_11__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17E8E817"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_1\(5),
      I1 => \out_pix_6_reg_218_reg[10]_2\(5),
      I2 => \out_pix_6_reg_218_reg[10]_3\(4),
      I3 => \out_pix_6_reg_218_reg[10]_0\(6),
      I4 => \out_pix_6_fu_100_p2__1_carry__0_i_9__0_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry__0_i_12__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_2\(4),
      I1 => \out_pix_6_reg_218_reg[10]_1\(4),
      I2 => \out_pix_6_reg_218_reg[10]_3\(3),
      O => \out_pix_6_fu_100_p2__1_carry__0_i_13__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17E8E817"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_1\(4),
      I1 => \out_pix_6_reg_218_reg[10]_2\(4),
      I2 => \out_pix_6_reg_218_reg[10]_3\(3),
      I3 => \out_pix_6_reg_218_reg[10]_0\(5),
      I4 => \out_pix_6_fu_100_p2__1_carry__0_i_11__0_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry__0_i_14__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF171700"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_3\(5),
      I1 => \out_pix_6_reg_218_reg[10]_2\(6),
      I2 => \out_pix_6_reg_218_reg[10]_1\(6),
      I3 => \out_pix_6_reg_218_reg[10]_0\(7),
      I4 => \out_pix_6_fu_100_p2__1_carry__0_i_19__0_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry__0_i_15__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF171700"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_3\(4),
      I1 => \out_pix_6_reg_218_reg[10]_2\(5),
      I2 => \out_pix_6_reg_218_reg[10]_1\(5),
      I3 => \out_pix_6_reg_218_reg[10]_0\(6),
      I4 => \out_pix_6_fu_100_p2__1_carry__0_i_9__0_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry__0_i_16__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF171700"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_3\(3),
      I1 => \out_pix_6_reg_218_reg[10]_2\(4),
      I2 => \out_pix_6_reg_218_reg[10]_1\(4),
      I3 => \out_pix_6_reg_218_reg[10]_0\(5),
      I4 => \out_pix_6_fu_100_p2__1_carry__0_i_11__0_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry__0_i_17__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF171700"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_3\(2),
      I1 => \out_pix_6_reg_218_reg[10]_2\(3),
      I2 => \out_pix_6_reg_218_reg[10]_1\(3),
      I3 => \out_pix_6_reg_218_reg[10]_0\(4),
      I4 => \out_pix_6_fu_100_p2__1_carry__0_i_13__0_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry__0_i_18__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_2\(7),
      I1 => \out_pix_6_reg_218_reg[10]_1\(7),
      I2 => \out_pix_6_reg_218_reg[10]_3\(6),
      O => \out_pix_6_fu_100_p2__1_carry__0_i_19__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888E8EEE00000000"
    )
        port map (
      I0 => \out_pix_6_fu_100_p2__1_carry__0_i_9__0_n_9\,
      I1 => \out_pix_6_reg_218_reg[10]_0\(6),
      I2 => \out_pix_6_reg_218_reg[10]_1\(5),
      I3 => \out_pix_6_reg_218_reg[10]_2\(5),
      I4 => \out_pix_6_reg_218_reg[10]_3\(4),
      I5 => \out_pix_6_fu_100_p2__1_carry__0_i_10__0_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry__0_i_1__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888E8EEE00000000"
    )
        port map (
      I0 => \out_pix_6_fu_100_p2__1_carry__0_i_11__0_n_9\,
      I1 => \out_pix_6_reg_218_reg[10]_0\(5),
      I2 => \out_pix_6_reg_218_reg[10]_1\(4),
      I3 => \out_pix_6_reg_218_reg[10]_2\(4),
      I4 => \out_pix_6_reg_218_reg[10]_3\(3),
      I5 => \out_pix_6_fu_100_p2__1_carry__0_i_12__0_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry__0_i_2__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888E8EEE00000000"
    )
        port map (
      I0 => \out_pix_6_fu_100_p2__1_carry__0_i_13__0_n_9\,
      I1 => \out_pix_6_reg_218_reg[10]_0\(4),
      I2 => \out_pix_6_reg_218_reg[10]_1\(3),
      I3 => \out_pix_6_reg_218_reg[10]_2\(3),
      I4 => \out_pix_6_reg_218_reg[10]_3\(2),
      I5 => \out_pix_6_fu_100_p2__1_carry__0_i_14__0_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry__0_i_3__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \out_pix_6_fu_100_p2__1_carry_i_8__0_n_9\,
      I1 => \out_pix_6_fu_100_p2__1_carry_i_9__0_n_9\,
      I2 => \out_pix_6_reg_218_reg[10]_1\(2),
      I3 => \out_pix_6_reg_218_reg[10]_3\(1),
      O => \out_pix_6_fu_100_p2__1_carry__0_i_4__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \out_pix_6_fu_100_p2__1_carry__0_i_1__0_n_9\,
      I1 => \out_pix_6_reg_218_reg[10]_1\(7),
      I2 => \out_pix_6_reg_218_reg[10]_2\(7),
      I3 => \out_pix_6_reg_218_reg[10]_3\(6),
      I4 => \out_pix_6_reg_218_reg[10]_3\(7),
      I5 => \out_pix_6_fu_100_p2__1_carry__0_i_15__0_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry__0_i_5__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \out_pix_6_fu_100_p2__1_carry__0_i_2__0_n_9\,
      I1 => \out_pix_6_fu_100_p2__1_carry__0_i_10__0_n_9\,
      I2 => \out_pix_6_fu_100_p2__1_carry__0_i_16__0_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry__0_i_6__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \out_pix_6_fu_100_p2__1_carry__0_i_3__0_n_9\,
      I1 => \out_pix_6_fu_100_p2__1_carry__0_i_12__0_n_9\,
      I2 => \out_pix_6_fu_100_p2__1_carry__0_i_17__0_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry__0_i_7__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \out_pix_6_fu_100_p2__1_carry__0_i_4__0_n_9\,
      I1 => \out_pix_6_fu_100_p2__1_carry__0_i_14__0_n_9\,
      I2 => \out_pix_6_fu_100_p2__1_carry__0_i_18__0_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry__0_i_8__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__0_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_2\(6),
      I1 => \out_pix_6_reg_218_reg[10]_1\(6),
      I2 => \out_pix_6_reg_218_reg[10]_3\(5),
      O => \out_pix_6_fu_100_p2__1_carry__0_i_9__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_6_fu_100_p2__1_carry__0_n_9\,
      CO(3 downto 1) => \NLW_out_pix_6_fu_100_p2__1_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \out_pix_6_fu_100_p2__1_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_out_pix_6_fu_100_p2__1_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \out_pix_6_fu_100_p2__1_carry__1_n_15\,
      O(0) => \out_pix_6_fu_100_p2__1_carry__1_n_16\,
      S(3 downto 1) => B"001",
      S(0) => \out_pix_6_fu_100_p2__1_carry__1_i_1__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FF017F017F0017"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_1\(7),
      I1 => \out_pix_6_reg_218_reg[10]_2\(7),
      I2 => \out_pix_6_reg_218_reg[10]_3\(6),
      I3 => \out_pix_6_reg_218_reg[10]_3\(7),
      I4 => \out_pix_6_fu_100_p2__1_carry__1_i_2__0_n_9\,
      I5 => \out_pix_6_reg_218_reg[10]_0\(7),
      O => \out_pix_6_fu_100_p2__1_carry__1_i_1__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry__1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_3\(5),
      I1 => \out_pix_6_reg_218_reg[10]_2\(6),
      I2 => \out_pix_6_reg_218_reg[10]_1\(6),
      O => \out_pix_6_fu_100_p2__1_carry__1_i_2__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_3\(1),
      I1 => \out_pix_6_reg_218_reg[10]_1\(2),
      O => \out_pix_6_fu_100_p2__1_carry_i_10__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_2\(1),
      I1 => \out_pix_6_reg_218_reg[10]_1\(1),
      I2 => \out_pix_6_reg_218_reg[10]_3\(0),
      O => \out_pix_6_fu_100_p2__1_carry_i_11__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_3\(1),
      I1 => \out_pix_6_reg_218_reg[10]_1\(2),
      O => \out_pix_6_fu_100_p2__1_carry_i_12__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_2\(3),
      I1 => \out_pix_6_reg_218_reg[10]_1\(3),
      I2 => \out_pix_6_reg_218_reg[10]_3\(2),
      O => \out_pix_6_fu_100_p2__1_carry_i_13__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_3\(0),
      I1 => \out_pix_6_reg_218_reg[10]_2\(1),
      I2 => \out_pix_6_reg_218_reg[10]_1\(1),
      O => \out_pix_6_fu_100_p2__1_carry_i_14__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => \out_pix_6_fu_100_p2__1_carry_i_8__0_n_9\,
      I1 => \out_pix_6_reg_218_reg[10]_3\(1),
      I2 => \out_pix_6_reg_218_reg[10]_1\(2),
      I3 => \out_pix_6_fu_100_p2__1_carry_i_9__0_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry_i_1__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FF0017001717FF"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_3\(0),
      I1 => \out_pix_6_reg_218_reg[10]_2\(1),
      I2 => \out_pix_6_reg_218_reg[10]_1\(1),
      I3 => \out_pix_6_fu_100_p2__1_carry_i_10__0_n_9\,
      I4 => \out_pix_6_reg_218_reg[10]_0\(2),
      I5 => \out_pix_6_reg_218_reg[10]_2\(2),
      O => \out_pix_6_fu_100_p2__1_carry_i_2__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_0\(1),
      I1 => \out_pix_6_fu_100_p2__1_carry_i_11__0_n_9\,
      I2 => \out_pix_6_reg_218_reg[10]_1\(0),
      I3 => \out_pix_6_reg_218_reg[10]_0\(0),
      I4 => \out_pix_6_reg_218_reg[10]_2\(0),
      O => \out_pix_6_fu_100_p2__1_carry_i_3__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"595565666566A6AA"
    )
        port map (
      I0 => \out_pix_6_fu_100_p2__1_carry_i_9__0_n_9\,
      I1 => \out_pix_6_fu_100_p2__1_carry_i_12__0_n_9\,
      I2 => \out_pix_6_reg_218_reg[10]_2\(2),
      I3 => \out_pix_6_reg_218_reg[10]_0\(2),
      I4 => \out_pix_6_reg_218_reg[10]_0\(3),
      I5 => \out_pix_6_fu_100_p2__1_carry_i_13__0_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry_i_4__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => \out_pix_6_fu_100_p2__1_carry_i_2__0_n_9\,
      I1 => \out_pix_6_reg_218_reg[10]_3\(1),
      I2 => \out_pix_6_reg_218_reg[10]_1\(2),
      I3 => \out_pix_6_fu_100_p2__1_carry_i_8__0_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry_i_5__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \out_pix_6_fu_100_p2__1_carry_i_3__0_n_9\,
      I1 => \out_pix_6_reg_218_reg[10]_1\(2),
      I2 => \out_pix_6_reg_218_reg[10]_3\(1),
      I3 => \out_pix_6_reg_218_reg[10]_2\(2),
      I4 => \out_pix_6_reg_218_reg[10]_0\(2),
      I5 => \out_pix_6_fu_100_p2__1_carry_i_14__0_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry_i_6__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69669969"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_0\(1),
      I1 => \out_pix_6_fu_100_p2__1_carry_i_11__0_n_9\,
      I2 => \out_pix_6_reg_218_reg[10]_1\(0),
      I3 => \out_pix_6_reg_218_reg[10]_0\(0),
      I4 => \out_pix_6_reg_218_reg[10]_2\(0),
      O => \out_pix_6_fu_100_p2__1_carry_i_7__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966969969669"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_3\(2),
      I1 => \out_pix_6_reg_218_reg[10]_1\(3),
      I2 => \out_pix_6_reg_218_reg[10]_2\(3),
      I3 => \out_pix_6_reg_218_reg[10]_0\(3),
      I4 => \out_pix_6_reg_218_reg[10]_0\(2),
      I5 => \out_pix_6_reg_218_reg[10]_2\(2),
      O => \out_pix_6_fu_100_p2__1_carry_i_8__0_n_9\
    );
\out_pix_6_fu_100_p2__1_carry_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17E8E817"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_1\(3),
      I1 => \out_pix_6_reg_218_reg[10]_2\(3),
      I2 => \out_pix_6_reg_218_reg[10]_3\(2),
      I3 => \out_pix_6_reg_218_reg[10]_0\(4),
      I4 => \out_pix_6_fu_100_p2__1_carry__0_i_13__0_n_9\,
      O => \out_pix_6_fu_100_p2__1_carry_i_9__0_n_9\
    );
\out_pix_6_reg_218_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_6_fu_100_p2__1_carry__1_n_15\,
      Q => \out_pix_6_reg_218_reg_n_9_[10]\,
      R => '0'
    );
\out_pix_6_reg_218_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_6_fu_100_p2__1_carry_n_16\,
      Q => \out_pix_6_reg_218_reg_n_9_[1]\,
      R => '0'
    );
\out_pix_6_reg_218_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_6_fu_100_p2__1_carry_n_15\,
      Q => \out_pix_6_reg_218_reg_n_9_[2]\,
      R => '0'
    );
\out_pix_6_reg_218_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_6_fu_100_p2__1_carry_n_14\,
      Q => \out_pix_6_reg_218_reg_n_9_[3]\,
      R => '0'
    );
\out_pix_6_reg_218_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_6_fu_100_p2__1_carry_n_13\,
      Q => \out_pix_6_reg_218_reg_n_9_[4]\,
      R => '0'
    );
\out_pix_6_reg_218_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_6_fu_100_p2__1_carry__0_n_16\,
      Q => \out_pix_6_reg_218_reg_n_9_[5]\,
      R => '0'
    );
\out_pix_6_reg_218_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_6_fu_100_p2__1_carry__0_n_15\,
      Q => \out_pix_6_reg_218_reg_n_9_[6]\,
      R => '0'
    );
\out_pix_6_reg_218_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_6_fu_100_p2__1_carry__0_n_14\,
      Q => \out_pix_6_reg_218_reg_n_9_[7]\,
      R => '0'
    );
\out_pix_6_reg_218_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_6_fu_100_p2__1_carry__0_n_13\,
      Q => \out_pix_6_reg_218_reg_n_9_[8]\,
      R => '0'
    );
\out_pix_6_reg_218_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_6_fu_100_p2__1_carry__1_n_16\,
      Q => \out_pix_6_reg_218_reg_n_9_[9]\,
      R => '0'
    );
\out_pix_fu_139_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_pix_fu_139_p2__1_carry_n_9\,
      CO(2) => \out_pix_fu_139_p2__1_carry_n_10\,
      CO(1) => \out_pix_fu_139_p2__1_carry_n_11\,
      CO(0) => \out_pix_fu_139_p2__1_carry_n_12\,
      CYINIT => '0',
      DI(3) => \out_pix_fu_139_p2__1_carry_i_1_n_9\,
      DI(2) => \out_pix_fu_139_p2__1_carry_i_2_n_9\,
      DI(1) => \m2_val_read_reg_212_reg_n_9_[0]\,
      DI(0) => \trunc_ln62_reg_223_reg_n_9_[0]\,
      O(3 downto 0) => \NLW_out_pix_fu_139_p2__1_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \out_pix_fu_139_p2__1_carry_i_3_n_9\,
      S(2) => \out_pix_fu_139_p2__1_carry_i_4_n_9\,
      S(1) => \out_pix_fu_139_p2__1_carry_i_5_n_9\,
      S(0) => \out_pix_fu_139_p2__1_carry_i_6_n_9\
    );
\out_pix_fu_139_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_fu_139_p2__1_carry_n_9\,
      CO(3) => \out_pix_fu_139_p2__1_carry__0_n_9\,
      CO(2) => \out_pix_fu_139_p2__1_carry__0_n_10\,
      CO(1) => \out_pix_fu_139_p2__1_carry__0_n_11\,
      CO(0) => \out_pix_fu_139_p2__1_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \out_pix_fu_139_p2__1_carry__0_i_1_n_9\,
      DI(2) => \out_pix_fu_139_p2__1_carry__0_i_2_n_9\,
      DI(1) => \out_pix_fu_139_p2__1_carry__0_i_3_n_9\,
      DI(0) => \out_pix_fu_139_p2__1_carry__0_i_4_n_9\,
      O(3 downto 0) => \NLW_out_pix_fu_139_p2__1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \out_pix_fu_139_p2__1_carry__0_i_5_n_9\,
      S(2) => \out_pix_fu_139_p2__1_carry__0_i_6_n_9\,
      S(1) => \out_pix_fu_139_p2__1_carry__0_i_7_n_9\,
      S(0) => \out_pix_fu_139_p2__1_carry__0_i_8_n_9\
    );
\out_pix_fu_139_p2__1_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \out_pix_6_reg_218_reg_n_9_[6]\,
      I2 => \m2_val_read_reg_212_reg_n_9_[5]\,
      O => \out_pix_fu_139_p2__1_carry__0_i_1_n_9\
    );
\out_pix_fu_139_p2__1_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q\(5),
      I1 => \out_pix_6_reg_218_reg_n_9_[5]\,
      I2 => \m2_val_read_reg_212_reg_n_9_[4]\,
      O => \out_pix_fu_139_p2__1_carry__0_i_2_n_9\
    );
\out_pix_fu_139_p2__1_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \out_pix_6_reg_218_reg_n_9_[4]\,
      I2 => \m2_val_read_reg_212_reg_n_9_[3]\,
      O => \out_pix_fu_139_p2__1_carry__0_i_3_n_9\
    );
\out_pix_fu_139_p2__1_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \out_pix_6_reg_218_reg_n_9_[3]\,
      I2 => \m2_val_read_reg_212_reg_n_9_[2]\,
      O => \out_pix_fu_139_p2__1_carry__0_i_4_n_9\
    );
\out_pix_fu_139_p2__1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \out_pix_fu_139_p2__1_carry__0_i_1_n_9\,
      I1 => \out_pix_6_reg_218_reg_n_9_[7]\,
      I2 => \^q\(7),
      I3 => \m2_val_read_reg_212_reg_n_9_[6]\,
      O => \out_pix_fu_139_p2__1_carry__0_i_5_n_9\
    );
\out_pix_fu_139_p2__1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(6),
      I1 => \out_pix_6_reg_218_reg_n_9_[6]\,
      I2 => \m2_val_read_reg_212_reg_n_9_[5]\,
      I3 => \out_pix_fu_139_p2__1_carry__0_i_2_n_9\,
      O => \out_pix_fu_139_p2__1_carry__0_i_6_n_9\
    );
\out_pix_fu_139_p2__1_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(5),
      I1 => \out_pix_6_reg_218_reg_n_9_[5]\,
      I2 => \m2_val_read_reg_212_reg_n_9_[4]\,
      I3 => \out_pix_fu_139_p2__1_carry__0_i_3_n_9\,
      O => \out_pix_fu_139_p2__1_carry__0_i_7_n_9\
    );
\out_pix_fu_139_p2__1_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(4),
      I1 => \out_pix_6_reg_218_reg_n_9_[4]\,
      I2 => \m2_val_read_reg_212_reg_n_9_[3]\,
      I3 => \out_pix_fu_139_p2__1_carry__0_i_4_n_9\,
      O => \out_pix_fu_139_p2__1_carry__0_i_8_n_9\
    );
\out_pix_fu_139_p2__1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_fu_139_p2__1_carry__0_n_9\,
      CO(3) => \out_pix_fu_139_p2__1_carry__1_n_9\,
      CO(2) => \out_pix_fu_139_p2__1_carry__1_n_10\,
      CO(1) => \out_pix_fu_139_p2__1_carry__1_n_11\,
      CO(0) => \out_pix_fu_139_p2__1_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \out_pix_6_reg_218_reg_n_9_[9]\,
      DI(0) => \out_pix_fu_139_p2__1_carry__1_i_1_n_9\,
      O(3 downto 0) => \tmp_10_fu_162_p4__0\(3 downto 0),
      S(3) => \out_pix_6_reg_218_reg_n_9_[10]\,
      S(2) => \out_pix_6_reg_218_reg_n_9_[10]\,
      S(1) => \out_pix_fu_139_p2__1_carry__1_i_2_n_9\,
      S(0) => \out_pix_fu_139_p2__1_carry__1_i_3_n_9\
    );
\out_pix_fu_139_p2__1_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q\(7),
      I1 => \out_pix_6_reg_218_reg_n_9_[7]\,
      I2 => \m2_val_read_reg_212_reg_n_9_[6]\,
      O => \out_pix_fu_139_p2__1_carry__1_i_1_n_9\
    );
\out_pix_fu_139_p2__1_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \m2_val_read_reg_212_reg_n_9_[7]\,
      I1 => \out_pix_6_reg_218_reg_n_9_[8]\,
      I2 => \out_pix_6_reg_218_reg_n_9_[9]\,
      O => \out_pix_fu_139_p2__1_carry__1_i_2_n_9\
    );
\out_pix_fu_139_p2__1_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \m2_val_read_reg_212_reg_n_9_[6]\,
      I1 => \out_pix_6_reg_218_reg_n_9_[7]\,
      I2 => \^q\(7),
      I3 => \out_pix_6_reg_218_reg_n_9_[8]\,
      I4 => \m2_val_read_reg_212_reg_n_9_[7]\,
      O => \out_pix_fu_139_p2__1_carry__1_i_3_n_9\
    );
\out_pix_fu_139_p2__1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_fu_139_p2__1_carry__1_n_9\,
      CO(3) => \NLW_out_pix_fu_139_p2__1_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \out_pix_fu_139_p2__1_carry__2_n_10\,
      CO(1) => \out_pix_fu_139_p2__1_carry__2_n_11\,
      CO(0) => \out_pix_fu_139_p2__1_carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => tmp_10_fu_162_p4(7),
      O(2 downto 0) => \tmp_10_fu_162_p4__0\(6 downto 4),
      S(3) => \out_pix_6_reg_218_reg_n_9_[10]\,
      S(2) => \out_pix_6_reg_218_reg_n_9_[10]\,
      S(1) => \out_pix_6_reg_218_reg_n_9_[10]\,
      S(0) => \out_pix_6_reg_218_reg_n_9_[10]\
    );
\out_pix_fu_139_p2__1_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \out_pix_6_reg_218_reg_n_9_[2]\,
      I2 => \m2_val_read_reg_212_reg_n_9_[1]\,
      O => \out_pix_fu_139_p2__1_carry_i_1_n_9\
    );
\out_pix_fu_139_p2__1_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \m2_val_read_reg_212_reg_n_9_[1]\,
      I1 => \^q\(2),
      I2 => \out_pix_6_reg_218_reg_n_9_[2]\,
      O => \out_pix_fu_139_p2__1_carry_i_2_n_9\
    );
\out_pix_fu_139_p2__1_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(3),
      I1 => \out_pix_6_reg_218_reg_n_9_[3]\,
      I2 => \m2_val_read_reg_212_reg_n_9_[2]\,
      I3 => \out_pix_fu_139_p2__1_carry_i_1_n_9\,
      O => \out_pix_fu_139_p2__1_carry_i_3_n_9\
    );
\out_pix_fu_139_p2__1_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \^q\(2),
      I1 => \out_pix_6_reg_218_reg_n_9_[2]\,
      I2 => \m2_val_read_reg_212_reg_n_9_[1]\,
      I3 => \out_pix_6_reg_218_reg_n_9_[1]\,
      I4 => \^q\(1),
      O => \out_pix_fu_139_p2__1_carry_i_4_n_9\
    );
\out_pix_fu_139_p2__1_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(1),
      I1 => \out_pix_6_reg_218_reg_n_9_[1]\,
      I2 => \m2_val_read_reg_212_reg_n_9_[0]\,
      O => \out_pix_fu_139_p2__1_carry_i_5_n_9\
    );
\out_pix_fu_139_p2__1_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln62_reg_223_reg_n_9_[0]\,
      I1 => \^q\(0),
      O => \out_pix_fu_139_p2__1_carry_i_6_n_9\
    );
\trunc_ln62_reg_223[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \out_pix_6_reg_218_reg[10]_0\(0),
      I1 => \out_pix_6_reg_218_reg[10]_1\(0),
      I2 => \out_pix_6_reg_218_reg[10]_2\(0),
      O => \trunc_ln62_reg_223[0]_i_1__0_n_9\
    );
\trunc_ln62_reg_223_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln62_reg_223[0]_i_1__0_n_9\,
      Q => \trunc_ln62_reg_223_reg_n_9_[0]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_0_s is
  port (
    \icmp_ln432_reg_739_pp0_iter1_reg_reg[0]\ : out STD_LOGIC;
    \out_pix_2_reg_213_reg[14]_0\ : out STD_LOGIC;
    \out_pix_2_reg_213_reg[14]_1\ : out STD_LOGIC;
    \out_pix_2_reg_213_reg[14]_2\ : out STD_LOGIC;
    \out_pix_2_reg_213_reg[14]_3\ : out STD_LOGIC;
    \out_pix_2_reg_213_reg[14]_4\ : out STD_LOGIC;
    \out_pix_2_reg_213_reg[14]_5\ : out STD_LOGIC;
    \out_pix_2_reg_213_reg[14]_6\ : out STD_LOGIC;
    \trunc_ln110_1_reg_223_reg[0]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    \out_pix_2_reg_213_reg[14]_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln110_1_reg_223_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln110_1_reg_223_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ref_tmp1_reg_775_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_0_s : entity is "sobel_accel_xFGradientY3x3_16_0_s";
end sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_0_s;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_0_s is
  signal M01_fu_112_p3 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal add_ln117_fu_145_p2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \out_pix_2_fu_98_p2__0_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry__0_i_6_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry__0_i_7_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry__0_i_8_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry__0_n_10\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry__0_n_11\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry__0_n_12\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry__0_n_13\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry__0_n_14\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry__0_n_15\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry__0_n_16\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry__1_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry__1_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry__1_i_3_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry__1_n_11\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry__1_n_12\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry__1_n_14\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry__1_n_15\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry__1_n_16\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry_i_3_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry_i_4_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry_i_5_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry_i_6_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry_i_7_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry_i_8_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry_n_10\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry_n_11\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry_n_12\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry_n_13\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry_n_14\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry_n_15\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry_n_16\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__0_carry_n_9\ : STD_LOGIC;
  signal out_pix_2_reg_213 : STD_LOGIC_VECTOR ( 14 downto 8 );
  signal \out_pix_fu_135_p2_carry__0_i_1__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__0_i_2__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__0_i_3__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__0_i_4__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__0_i_5__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__0_i_6__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__0_i_7__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__0_i_8__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__0_n_10\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__0_n_11\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__0_n_12\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__1_i_1__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__1_n_10\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__1_n_11\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__1_n_12\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__1_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__2_n_11\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__2_n_12\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry_i_1__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry_i_2__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry_i_3__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry_i_4__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry_i_5__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry_i_6__0_n_9\ : STD_LOGIC;
  signal out_pix_fu_135_p2_carry_i_7_n_9 : STD_LOGIC;
  signal out_pix_fu_135_p2_carry_n_10 : STD_LOGIC;
  signal out_pix_fu_135_p2_carry_n_11 : STD_LOGIC;
  signal out_pix_fu_135_p2_carry_n_12 : STD_LOGIC;
  signal out_pix_fu_135_p2_carry_n_9 : STD_LOGIC;
  signal \ref_tmp1_reg_775[4]_i_3_n_9\ : STD_LOGIC;
  signal \ref_tmp1_reg_775[4]_i_4_n_9\ : STD_LOGIC;
  signal \ref_tmp1_reg_775[4]_i_5_n_9\ : STD_LOGIC;
  signal \ref_tmp1_reg_775[4]_i_6_n_9\ : STD_LOGIC;
  signal \ref_tmp1_reg_775[4]_i_7_n_9\ : STD_LOGIC;
  signal \ref_tmp1_reg_775[4]_i_8_n_9\ : STD_LOGIC;
  signal \ref_tmp1_reg_775[4]_i_9_n_9\ : STD_LOGIC;
  signal \ref_tmp1_reg_775[7]_i_3_n_9\ : STD_LOGIC;
  signal \ref_tmp1_reg_775[7]_i_5_n_9\ : STD_LOGIC;
  signal \ref_tmp1_reg_775[7]_i_6_n_9\ : STD_LOGIC;
  signal \ref_tmp1_reg_775[7]_i_7_n_9\ : STD_LOGIC;
  signal \ref_tmp1_reg_775[7]_i_8_n_9\ : STD_LOGIC;
  signal \ref_tmp1_reg_775[7]_i_9_n_9\ : STD_LOGIC;
  signal \ref_tmp1_reg_775_reg[4]_i_2_n_10\ : STD_LOGIC;
  signal \ref_tmp1_reg_775_reg[4]_i_2_n_11\ : STD_LOGIC;
  signal \ref_tmp1_reg_775_reg[4]_i_2_n_12\ : STD_LOGIC;
  signal \ref_tmp1_reg_775_reg[4]_i_2_n_9\ : STD_LOGIC;
  signal \ref_tmp1_reg_775_reg[7]_i_4_n_11\ : STD_LOGIC;
  signal \ref_tmp1_reg_775_reg[7]_i_4_n_12\ : STD_LOGIC;
  signal tmp_9_fu_158_p4 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tmp_9_fu_158_p4_0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal trunc_ln110_1_reg_223 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln_fu_122_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_out_pix_2_fu_98_p2__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_out_pix_2_fu_98_p2__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_out_pix_fu_135_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_out_pix_fu_135_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_out_pix_fu_135_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_out_pix_fu_135_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ref_tmp1_reg_775_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_ref_tmp1_reg_775_reg[7]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ref_tmp1_reg_775_reg[7]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute HLUTNM : string;
  attribute HLUTNM of \out_pix_2_fu_98_p2__0_carry__0_i_1\ : label is "lutpair29";
  attribute HLUTNM of \out_pix_2_fu_98_p2__0_carry__0_i_2\ : label is "lutpair28";
  attribute HLUTNM of \out_pix_2_fu_98_p2__0_carry__0_i_3\ : label is "lutpair27";
  attribute HLUTNM of \out_pix_2_fu_98_p2__0_carry__0_i_4\ : label is "lutpair26";
  attribute HLUTNM of \out_pix_2_fu_98_p2__0_carry__0_i_6\ : label is "lutpair29";
  attribute HLUTNM of \out_pix_2_fu_98_p2__0_carry__0_i_7\ : label is "lutpair28";
  attribute HLUTNM of \out_pix_2_fu_98_p2__0_carry__0_i_8\ : label is "lutpair27";
  attribute HLUTNM of \out_pix_2_fu_98_p2__0_carry_i_1\ : label is "lutpair25";
  attribute HLUTNM of \out_pix_2_fu_98_p2__0_carry_i_2\ : label is "lutpair24";
  attribute HLUTNM of \out_pix_2_fu_98_p2__0_carry_i_3\ : label is "lutpair30";
  attribute HLUTNM of \out_pix_2_fu_98_p2__0_carry_i_5\ : label is "lutpair26";
  attribute HLUTNM of \out_pix_2_fu_98_p2__0_carry_i_6\ : label is "lutpair25";
  attribute HLUTNM of \out_pix_2_fu_98_p2__0_carry_i_7\ : label is "lutpair24";
  attribute HLUTNM of \out_pix_2_fu_98_p2__0_carry_i_8\ : label is "lutpair30";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of out_pix_fu_135_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \out_pix_fu_135_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \out_pix_fu_135_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \out_pix_fu_135_p2_carry__2\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ref_tmp1_reg_775[1]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \ref_tmp1_reg_775[2]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \ref_tmp1_reg_775[3]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \ref_tmp1_reg_775[4]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \ref_tmp1_reg_775[5]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \ref_tmp1_reg_775[6]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \ref_tmp1_reg_775[7]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \ref_tmp1_reg_775[7]_i_2\ : label is "soft_lutpair153";
  attribute ADDER_THRESHOLD of \ref_tmp1_reg_775_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \ref_tmp1_reg_775_reg[7]_i_4\ : label is 35;
begin
\b1_val_read_reg_208_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(7),
      Q => M01_fu_112_p3(8),
      R => '0'
    );
\out_pix_2_fu_98_p2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_pix_2_fu_98_p2__0_carry_n_9\,
      CO(2) => \out_pix_2_fu_98_p2__0_carry_n_10\,
      CO(1) => \out_pix_2_fu_98_p2__0_carry_n_11\,
      CO(0) => \out_pix_2_fu_98_p2__0_carry_n_12\,
      CYINIT => '1',
      DI(3) => \out_pix_2_fu_98_p2__0_carry_i_1_n_9\,
      DI(2) => \out_pix_2_fu_98_p2__0_carry_i_2_n_9\,
      DI(1) => \out_pix_2_fu_98_p2__0_carry_i_3_n_9\,
      DI(0) => \out_pix_2_fu_98_p2__0_carry_i_4_n_9\,
      O(3) => \out_pix_2_fu_98_p2__0_carry_n_13\,
      O(2) => \out_pix_2_fu_98_p2__0_carry_n_14\,
      O(1) => \out_pix_2_fu_98_p2__0_carry_n_15\,
      O(0) => \out_pix_2_fu_98_p2__0_carry_n_16\,
      S(3) => \out_pix_2_fu_98_p2__0_carry_i_5_n_9\,
      S(2) => \out_pix_2_fu_98_p2__0_carry_i_6_n_9\,
      S(1) => \out_pix_2_fu_98_p2__0_carry_i_7_n_9\,
      S(0) => \out_pix_2_fu_98_p2__0_carry_i_8_n_9\
    );
\out_pix_2_fu_98_p2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_2_fu_98_p2__0_carry_n_9\,
      CO(3) => \out_pix_2_fu_98_p2__0_carry__0_n_9\,
      CO(2) => \out_pix_2_fu_98_p2__0_carry__0_n_10\,
      CO(1) => \out_pix_2_fu_98_p2__0_carry__0_n_11\,
      CO(0) => \out_pix_2_fu_98_p2__0_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \out_pix_2_fu_98_p2__0_carry__0_i_1_n_9\,
      DI(2) => \out_pix_2_fu_98_p2__0_carry__0_i_2_n_9\,
      DI(1) => \out_pix_2_fu_98_p2__0_carry__0_i_3_n_9\,
      DI(0) => \out_pix_2_fu_98_p2__0_carry__0_i_4_n_9\,
      O(3) => \out_pix_2_fu_98_p2__0_carry__0_n_13\,
      O(2) => \out_pix_2_fu_98_p2__0_carry__0_n_14\,
      O(1) => \out_pix_2_fu_98_p2__0_carry__0_n_15\,
      O(0) => \out_pix_2_fu_98_p2__0_carry__0_n_16\,
      S(3) => \out_pix_2_fu_98_p2__0_carry__0_i_5_n_9\,
      S(2) => \out_pix_2_fu_98_p2__0_carry__0_i_6_n_9\,
      S(1) => \out_pix_2_fu_98_p2__0_carry__0_i_7_n_9\,
      S(0) => \out_pix_2_fu_98_p2__0_carry__0_i_8_n_9\
    );
\out_pix_2_fu_98_p2__0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \trunc_ln110_1_reg_223_reg[7]_1\(6),
      I1 => \out_pix_2_reg_213_reg[14]_7\(5),
      I2 => \trunc_ln110_1_reg_223_reg[7]_0\(6),
      O => \out_pix_2_fu_98_p2__0_carry__0_i_1_n_9\
    );
\out_pix_2_fu_98_p2__0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \trunc_ln110_1_reg_223_reg[7]_1\(5),
      I1 => \out_pix_2_reg_213_reg[14]_7\(4),
      I2 => \trunc_ln110_1_reg_223_reg[7]_0\(5),
      O => \out_pix_2_fu_98_p2__0_carry__0_i_2_n_9\
    );
\out_pix_2_fu_98_p2__0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \trunc_ln110_1_reg_223_reg[7]_1\(4),
      I1 => \out_pix_2_reg_213_reg[14]_7\(3),
      I2 => \trunc_ln110_1_reg_223_reg[7]_0\(4),
      O => \out_pix_2_fu_98_p2__0_carry__0_i_3_n_9\
    );
\out_pix_2_fu_98_p2__0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \trunc_ln110_1_reg_223_reg[7]_1\(3),
      I1 => \out_pix_2_reg_213_reg[14]_7\(2),
      I2 => \trunc_ln110_1_reg_223_reg[7]_0\(3),
      O => \out_pix_2_fu_98_p2__0_carry__0_i_4_n_9\
    );
\out_pix_2_fu_98_p2__0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \out_pix_2_fu_98_p2__0_carry__0_i_1_n_9\,
      I1 => \out_pix_2_reg_213_reg[14]_7\(6),
      I2 => \trunc_ln110_1_reg_223_reg[7]_1\(7),
      I3 => \trunc_ln110_1_reg_223_reg[7]_0\(7),
      O => \out_pix_2_fu_98_p2__0_carry__0_i_5_n_9\
    );
\out_pix_2_fu_98_p2__0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \trunc_ln110_1_reg_223_reg[7]_1\(6),
      I1 => \out_pix_2_reg_213_reg[14]_7\(5),
      I2 => \trunc_ln110_1_reg_223_reg[7]_0\(6),
      I3 => \out_pix_2_fu_98_p2__0_carry__0_i_2_n_9\,
      O => \out_pix_2_fu_98_p2__0_carry__0_i_6_n_9\
    );
\out_pix_2_fu_98_p2__0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \trunc_ln110_1_reg_223_reg[7]_1\(5),
      I1 => \out_pix_2_reg_213_reg[14]_7\(4),
      I2 => \trunc_ln110_1_reg_223_reg[7]_0\(5),
      I3 => \out_pix_2_fu_98_p2__0_carry__0_i_3_n_9\,
      O => \out_pix_2_fu_98_p2__0_carry__0_i_7_n_9\
    );
\out_pix_2_fu_98_p2__0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \trunc_ln110_1_reg_223_reg[7]_1\(4),
      I1 => \out_pix_2_reg_213_reg[14]_7\(3),
      I2 => \trunc_ln110_1_reg_223_reg[7]_0\(4),
      I3 => \out_pix_2_fu_98_p2__0_carry__0_i_4_n_9\,
      O => \out_pix_2_fu_98_p2__0_carry__0_i_8_n_9\
    );
\out_pix_2_fu_98_p2__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_2_fu_98_p2__0_carry__0_n_9\,
      CO(3 downto 2) => \NLW_out_pix_2_fu_98_p2__0_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \out_pix_2_fu_98_p2__0_carry__1_n_11\,
      CO(0) => \out_pix_2_fu_98_p2__0_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \out_pix_2_fu_98_p2__0_carry__1_i_1_n_9\,
      DI(0) => \out_pix_2_reg_213_reg[14]_7\(7),
      O(3) => \NLW_out_pix_2_fu_98_p2__0_carry__1_O_UNCONNECTED\(3),
      O(2) => \out_pix_2_fu_98_p2__0_carry__1_n_14\,
      O(1) => \out_pix_2_fu_98_p2__0_carry__1_n_15\,
      O(0) => \out_pix_2_fu_98_p2__0_carry__1_n_16\,
      S(3 downto 2) => B"01",
      S(1) => \out_pix_2_fu_98_p2__0_carry__1_i_2_n_9\,
      S(0) => \out_pix_2_fu_98_p2__0_carry__1_i_3_n_9\
    );
\out_pix_2_fu_98_p2__0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[14]_7\(7),
      O => \out_pix_2_fu_98_p2__0_carry__1_i_1_n_9\
    );
\out_pix_2_fu_98_p2__0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[14]_7\(7),
      O => \out_pix_2_fu_98_p2__0_carry__1_i_2_n_9\
    );
\out_pix_2_fu_98_p2__0_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D42B"
    )
        port map (
      I0 => \trunc_ln110_1_reg_223_reg[7]_0\(7),
      I1 => \out_pix_2_reg_213_reg[14]_7\(6),
      I2 => \trunc_ln110_1_reg_223_reg[7]_1\(7),
      I3 => \out_pix_2_reg_213_reg[14]_7\(7),
      O => \out_pix_2_fu_98_p2__0_carry__1_i_3_n_9\
    );
\out_pix_2_fu_98_p2__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \trunc_ln110_1_reg_223_reg[7]_1\(2),
      I1 => \out_pix_2_reg_213_reg[14]_7\(1),
      I2 => \trunc_ln110_1_reg_223_reg[7]_0\(2),
      O => \out_pix_2_fu_98_p2__0_carry_i_1_n_9\
    );
\out_pix_2_fu_98_p2__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \trunc_ln110_1_reg_223_reg[7]_1\(1),
      I1 => \out_pix_2_reg_213_reg[14]_7\(0),
      I2 => \trunc_ln110_1_reg_223_reg[7]_0\(1),
      O => \out_pix_2_fu_98_p2__0_carry_i_2_n_9\
    );
\out_pix_2_fu_98_p2__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \trunc_ln110_1_reg_223_reg[7]_0\(0),
      I1 => \trunc_ln110_1_reg_223_reg[7]_1\(0),
      O => \out_pix_2_fu_98_p2__0_carry_i_3_n_9\
    );
\out_pix_2_fu_98_p2__0_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln110_1_reg_223_reg[7]_0\(0),
      I1 => \trunc_ln110_1_reg_223_reg[7]_1\(0),
      O => \out_pix_2_fu_98_p2__0_carry_i_4_n_9\
    );
\out_pix_2_fu_98_p2__0_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \trunc_ln110_1_reg_223_reg[7]_1\(3),
      I1 => \out_pix_2_reg_213_reg[14]_7\(2),
      I2 => \trunc_ln110_1_reg_223_reg[7]_0\(3),
      I3 => \out_pix_2_fu_98_p2__0_carry_i_1_n_9\,
      O => \out_pix_2_fu_98_p2__0_carry_i_5_n_9\
    );
\out_pix_2_fu_98_p2__0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \trunc_ln110_1_reg_223_reg[7]_1\(2),
      I1 => \out_pix_2_reg_213_reg[14]_7\(1),
      I2 => \trunc_ln110_1_reg_223_reg[7]_0\(2),
      I3 => \out_pix_2_fu_98_p2__0_carry_i_2_n_9\,
      O => \out_pix_2_fu_98_p2__0_carry_i_6_n_9\
    );
\out_pix_2_fu_98_p2__0_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \trunc_ln110_1_reg_223_reg[7]_1\(1),
      I1 => \out_pix_2_reg_213_reg[14]_7\(0),
      I2 => \trunc_ln110_1_reg_223_reg[7]_0\(1),
      I3 => \out_pix_2_fu_98_p2__0_carry_i_3_n_9\,
      O => \out_pix_2_fu_98_p2__0_carry_i_7_n_9\
    );
\out_pix_2_fu_98_p2__0_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \trunc_ln110_1_reg_223_reg[7]_0\(0),
      I1 => \trunc_ln110_1_reg_223_reg[7]_1\(0),
      O => \out_pix_2_fu_98_p2__0_carry_i_8_n_9\
    );
\out_pix_2_reg_213_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_2_fu_98_p2__0_carry__1_n_14\,
      Q => out_pix_2_reg_213(14),
      R => '0'
    );
\out_pix_2_reg_213_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_2_fu_98_p2__0_carry__1_n_16\,
      Q => out_pix_2_reg_213(8),
      R => '0'
    );
\out_pix_2_reg_213_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_2_fu_98_p2__0_carry__1_n_15\,
      Q => out_pix_2_reg_213(9),
      R => '0'
    );
out_pix_fu_135_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => out_pix_fu_135_p2_carry_n_9,
      CO(2) => out_pix_fu_135_p2_carry_n_10,
      CO(1) => out_pix_fu_135_p2_carry_n_11,
      CO(0) => out_pix_fu_135_p2_carry_n_12,
      CYINIT => '0',
      DI(3) => \out_pix_fu_135_p2_carry_i_1__0_n_9\,
      DI(2) => \out_pix_fu_135_p2_carry_i_2__0_n_9\,
      DI(1) => \out_pix_fu_135_p2_carry_i_3__0_n_9\,
      DI(0) => trunc_ln110_1_reg_223(1),
      O(3 downto 1) => NLW_out_pix_fu_135_p2_carry_O_UNCONNECTED(3 downto 1),
      O(0) => add_ln117_fu_145_p2(1),
      S(3) => \out_pix_fu_135_p2_carry_i_4__0_n_9\,
      S(2) => \out_pix_fu_135_p2_carry_i_5__0_n_9\,
      S(1) => \out_pix_fu_135_p2_carry_i_6__0_n_9\,
      S(0) => out_pix_fu_135_p2_carry_i_7_n_9
    );
\out_pix_fu_135_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => out_pix_fu_135_p2_carry_n_9,
      CO(3) => \out_pix_fu_135_p2_carry__0_n_9\,
      CO(2) => \out_pix_fu_135_p2_carry__0_n_10\,
      CO(1) => \out_pix_fu_135_p2_carry__0_n_11\,
      CO(0) => \out_pix_fu_135_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \out_pix_fu_135_p2_carry__0_i_1__0_n_9\,
      DI(2) => \out_pix_fu_135_p2_carry__0_i_2__0_n_9\,
      DI(1) => \out_pix_fu_135_p2_carry__0_i_3__0_n_9\,
      DI(0) => \out_pix_fu_135_p2_carry__0_i_4__0_n_9\,
      O(3) => tmp_9_fu_158_p4(0),
      O(2 downto 0) => \NLW_out_pix_fu_135_p2_carry__0_O_UNCONNECTED\(2 downto 0),
      S(3) => \out_pix_fu_135_p2_carry__0_i_5__0_n_9\,
      S(2) => \out_pix_fu_135_p2_carry__0_i_6__0_n_9\,
      S(1) => \out_pix_fu_135_p2_carry__0_i_7__0_n_9\,
      S(0) => \out_pix_fu_135_p2_carry__0_i_8__0_n_9\
    );
\out_pix_fu_135_p2_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_fu_122_p3(7),
      I1 => trunc_ln110_1_reg_223(7),
      O => \out_pix_fu_135_p2_carry__0_i_1__0_n_9\
    );
\out_pix_fu_135_p2_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_fu_122_p3(6),
      I1 => trunc_ln110_1_reg_223(6),
      O => \out_pix_fu_135_p2_carry__0_i_2__0_n_9\
    );
\out_pix_fu_135_p2_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_fu_122_p3(5),
      I1 => trunc_ln110_1_reg_223(5),
      O => \out_pix_fu_135_p2_carry__0_i_3__0_n_9\
    );
\out_pix_fu_135_p2_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_fu_122_p3(4),
      I1 => trunc_ln110_1_reg_223(4),
      O => \out_pix_fu_135_p2_carry__0_i_4__0_n_9\
    );
\out_pix_fu_135_p2_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => trunc_ln_fu_122_p3(7),
      I1 => trunc_ln110_1_reg_223(7),
      I2 => out_pix_2_reg_213(8),
      I3 => M01_fu_112_p3(8),
      O => \out_pix_fu_135_p2_carry__0_i_5__0_n_9\
    );
\out_pix_fu_135_p2_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => trunc_ln_fu_122_p3(6),
      I1 => trunc_ln110_1_reg_223(6),
      I2 => trunc_ln110_1_reg_223(7),
      I3 => trunc_ln_fu_122_p3(7),
      O => \out_pix_fu_135_p2_carry__0_i_6__0_n_9\
    );
\out_pix_fu_135_p2_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => trunc_ln_fu_122_p3(5),
      I1 => trunc_ln110_1_reg_223(5),
      I2 => trunc_ln110_1_reg_223(6),
      I3 => trunc_ln_fu_122_p3(6),
      O => \out_pix_fu_135_p2_carry__0_i_7__0_n_9\
    );
\out_pix_fu_135_p2_carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => trunc_ln_fu_122_p3(4),
      I1 => trunc_ln110_1_reg_223(4),
      I2 => trunc_ln110_1_reg_223(5),
      I3 => trunc_ln_fu_122_p3(5),
      O => \out_pix_fu_135_p2_carry__0_i_8__0_n_9\
    );
\out_pix_fu_135_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_fu_135_p2_carry__0_n_9\,
      CO(3) => \out_pix_fu_135_p2_carry__1_n_9\,
      CO(2) => \out_pix_fu_135_p2_carry__1_n_10\,
      CO(1) => \out_pix_fu_135_p2_carry__1_n_11\,
      CO(0) => \out_pix_fu_135_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => out_pix_2_reg_213(9),
      O(3 downto 0) => tmp_9_fu_158_p4(4 downto 1),
      S(3) => out_pix_2_reg_213(14),
      S(2) => out_pix_2_reg_213(14),
      S(1) => out_pix_2_reg_213(14),
      S(0) => \out_pix_fu_135_p2_carry__1_i_1__0_n_9\
    );
\out_pix_fu_135_p2_carry__1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => M01_fu_112_p3(8),
      I1 => out_pix_2_reg_213(8),
      I2 => out_pix_2_reg_213(9),
      O => \out_pix_fu_135_p2_carry__1_i_1__0_n_9\
    );
\out_pix_fu_135_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_fu_135_p2_carry__1_n_9\,
      CO(3 downto 2) => \NLW_out_pix_fu_135_p2_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \out_pix_fu_135_p2_carry__2_n_11\,
      CO(0) => \out_pix_fu_135_p2_carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_out_pix_fu_135_p2_carry__2_O_UNCONNECTED\(3),
      O(2) => tmp_9_fu_158_p4_0(7),
      O(1 downto 0) => tmp_9_fu_158_p4(6 downto 5),
      S(3) => '0',
      S(2) => out_pix_2_reg_213(14),
      S(1) => out_pix_2_reg_213(14),
      S(0) => out_pix_2_reg_213(14)
    );
\out_pix_fu_135_p2_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_fu_122_p3(3),
      I1 => trunc_ln110_1_reg_223(3),
      O => \out_pix_fu_135_p2_carry_i_1__0_n_9\
    );
\out_pix_fu_135_p2_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_fu_122_p3(2),
      I1 => trunc_ln110_1_reg_223(2),
      O => \out_pix_fu_135_p2_carry_i_2__0_n_9\
    );
\out_pix_fu_135_p2_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_fu_122_p3(2),
      I1 => trunc_ln110_1_reg_223(2),
      O => \out_pix_fu_135_p2_carry_i_3__0_n_9\
    );
\out_pix_fu_135_p2_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => trunc_ln_fu_122_p3(3),
      I1 => trunc_ln110_1_reg_223(3),
      I2 => trunc_ln110_1_reg_223(4),
      I3 => trunc_ln_fu_122_p3(4),
      O => \out_pix_fu_135_p2_carry_i_4__0_n_9\
    );
\out_pix_fu_135_p2_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => trunc_ln_fu_122_p3(2),
      I1 => trunc_ln110_1_reg_223(2),
      I2 => trunc_ln110_1_reg_223(3),
      I3 => trunc_ln_fu_122_p3(3),
      O => \out_pix_fu_135_p2_carry_i_5__0_n_9\
    );
\out_pix_fu_135_p2_carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_fu_122_p3(2),
      I1 => trunc_ln110_1_reg_223(2),
      O => \out_pix_fu_135_p2_carry_i_6__0_n_9\
    );
out_pix_fu_135_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln110_1_reg_223(1),
      I1 => trunc_ln_fu_122_p3(1),
      O => out_pix_fu_135_p2_carry_i_7_n_9
    );
\ref_tmp1_reg_775[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => tmp_9_fu_158_p4_0(7),
      I1 => \ref_tmp1_reg_775[7]_i_3_n_9\,
      I2 => tmp_9_fu_158_p4(6),
      I3 => trunc_ln110_1_reg_223(0),
      O => \trunc_ln110_1_reg_223_reg[0]_0\
    );
\ref_tmp1_reg_775[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => tmp_9_fu_158_p4_0(7),
      I1 => \ref_tmp1_reg_775[7]_i_3_n_9\,
      I2 => tmp_9_fu_158_p4(6),
      I3 => add_ln117_fu_145_p2(1),
      O => \out_pix_2_reg_213_reg[14]_6\
    );
\ref_tmp1_reg_775[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => tmp_9_fu_158_p4_0(7),
      I1 => \ref_tmp1_reg_775[7]_i_3_n_9\,
      I2 => tmp_9_fu_158_p4(6),
      I3 => add_ln117_fu_145_p2(2),
      O => \out_pix_2_reg_213_reg[14]_5\
    );
\ref_tmp1_reg_775[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => tmp_9_fu_158_p4_0(7),
      I1 => \ref_tmp1_reg_775[7]_i_3_n_9\,
      I2 => tmp_9_fu_158_p4(6),
      I3 => add_ln117_fu_145_p2(3),
      O => \out_pix_2_reg_213_reg[14]_4\
    );
\ref_tmp1_reg_775[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => tmp_9_fu_158_p4_0(7),
      I1 => \ref_tmp1_reg_775[7]_i_3_n_9\,
      I2 => tmp_9_fu_158_p4(6),
      I3 => add_ln117_fu_145_p2(4),
      O => \out_pix_2_reg_213_reg[14]_3\
    );
\ref_tmp1_reg_775[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_fu_122_p3(3),
      I1 => trunc_ln110_1_reg_223(3),
      O => \ref_tmp1_reg_775[4]_i_3_n_9\
    );
\ref_tmp1_reg_775[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_fu_122_p3(2),
      I1 => trunc_ln110_1_reg_223(2),
      O => \ref_tmp1_reg_775[4]_i_4_n_9\
    );
\ref_tmp1_reg_775[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_fu_122_p3(2),
      I1 => trunc_ln110_1_reg_223(2),
      O => \ref_tmp1_reg_775[4]_i_5_n_9\
    );
\ref_tmp1_reg_775[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => trunc_ln_fu_122_p3(3),
      I1 => trunc_ln110_1_reg_223(3),
      I2 => trunc_ln110_1_reg_223(4),
      I3 => trunc_ln_fu_122_p3(4),
      O => \ref_tmp1_reg_775[4]_i_6_n_9\
    );
\ref_tmp1_reg_775[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => trunc_ln_fu_122_p3(2),
      I1 => trunc_ln110_1_reg_223(2),
      I2 => trunc_ln110_1_reg_223(3),
      I3 => trunc_ln_fu_122_p3(3),
      O => \ref_tmp1_reg_775[4]_i_7_n_9\
    );
\ref_tmp1_reg_775[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_fu_122_p3(2),
      I1 => trunc_ln110_1_reg_223(2),
      O => \ref_tmp1_reg_775[4]_i_8_n_9\
    );
\ref_tmp1_reg_775[4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln110_1_reg_223(1),
      I1 => trunc_ln_fu_122_p3(1),
      O => \ref_tmp1_reg_775[4]_i_9_n_9\
    );
\ref_tmp1_reg_775[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => tmp_9_fu_158_p4_0(7),
      I1 => \ref_tmp1_reg_775[7]_i_3_n_9\,
      I2 => tmp_9_fu_158_p4(6),
      I3 => add_ln117_fu_145_p2(5),
      O => \out_pix_2_reg_213_reg[14]_2\
    );
\ref_tmp1_reg_775[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => tmp_9_fu_158_p4_0(7),
      I1 => \ref_tmp1_reg_775[7]_i_3_n_9\,
      I2 => tmp_9_fu_158_p4(6),
      I3 => add_ln117_fu_145_p2(6),
      O => \out_pix_2_reg_213_reg[14]_1\
    );
\ref_tmp1_reg_775[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => tmp_9_fu_158_p4_0(7),
      I1 => \ref_tmp1_reg_775[7]_i_3_n_9\,
      I2 => tmp_9_fu_158_p4(6),
      I3 => \ref_tmp1_reg_775_reg[0]\,
      O => \icmp_ln432_reg_739_pp0_iter1_reg_reg[0]\
    );
\ref_tmp1_reg_775[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => tmp_9_fu_158_p4_0(7),
      I1 => \ref_tmp1_reg_775[7]_i_3_n_9\,
      I2 => tmp_9_fu_158_p4(6),
      I3 => add_ln117_fu_145_p2(7),
      O => \out_pix_2_reg_213_reg[14]_0\
    );
\ref_tmp1_reg_775[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp_9_fu_158_p4(0),
      I1 => tmp_9_fu_158_p4(1),
      I2 => tmp_9_fu_158_p4(2),
      I3 => tmp_9_fu_158_p4(3),
      I4 => tmp_9_fu_158_p4(4),
      I5 => tmp_9_fu_158_p4(5),
      O => \ref_tmp1_reg_775[7]_i_3_n_9\
    );
\ref_tmp1_reg_775[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_fu_122_p3(5),
      I1 => trunc_ln110_1_reg_223(5),
      O => \ref_tmp1_reg_775[7]_i_5_n_9\
    );
\ref_tmp1_reg_775[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_fu_122_p3(4),
      I1 => trunc_ln110_1_reg_223(4),
      O => \ref_tmp1_reg_775[7]_i_6_n_9\
    );
\ref_tmp1_reg_775[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => trunc_ln_fu_122_p3(6),
      I1 => trunc_ln110_1_reg_223(6),
      I2 => trunc_ln110_1_reg_223(7),
      I3 => trunc_ln_fu_122_p3(7),
      O => \ref_tmp1_reg_775[7]_i_7_n_9\
    );
\ref_tmp1_reg_775[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => trunc_ln_fu_122_p3(5),
      I1 => trunc_ln110_1_reg_223(5),
      I2 => trunc_ln110_1_reg_223(6),
      I3 => trunc_ln_fu_122_p3(6),
      O => \ref_tmp1_reg_775[7]_i_8_n_9\
    );
\ref_tmp1_reg_775[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => trunc_ln_fu_122_p3(4),
      I1 => trunc_ln110_1_reg_223(4),
      I2 => trunc_ln110_1_reg_223(5),
      I3 => trunc_ln_fu_122_p3(5),
      O => \ref_tmp1_reg_775[7]_i_9_n_9\
    );
\ref_tmp1_reg_775_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ref_tmp1_reg_775_reg[4]_i_2_n_9\,
      CO(2) => \ref_tmp1_reg_775_reg[4]_i_2_n_10\,
      CO(1) => \ref_tmp1_reg_775_reg[4]_i_2_n_11\,
      CO(0) => \ref_tmp1_reg_775_reg[4]_i_2_n_12\,
      CYINIT => '0',
      DI(3) => \ref_tmp1_reg_775[4]_i_3_n_9\,
      DI(2) => \ref_tmp1_reg_775[4]_i_4_n_9\,
      DI(1) => \ref_tmp1_reg_775[4]_i_5_n_9\,
      DI(0) => trunc_ln110_1_reg_223(1),
      O(3 downto 1) => add_ln117_fu_145_p2(4 downto 2),
      O(0) => \NLW_ref_tmp1_reg_775_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => \ref_tmp1_reg_775[4]_i_6_n_9\,
      S(2) => \ref_tmp1_reg_775[4]_i_7_n_9\,
      S(1) => \ref_tmp1_reg_775[4]_i_8_n_9\,
      S(0) => \ref_tmp1_reg_775[4]_i_9_n_9\
    );
\ref_tmp1_reg_775_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \ref_tmp1_reg_775_reg[4]_i_2_n_9\,
      CO(3 downto 2) => \NLW_ref_tmp1_reg_775_reg[7]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ref_tmp1_reg_775_reg[7]_i_4_n_11\,
      CO(0) => \ref_tmp1_reg_775_reg[7]_i_4_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \ref_tmp1_reg_775[7]_i_5_n_9\,
      DI(0) => \ref_tmp1_reg_775[7]_i_6_n_9\,
      O(3) => \NLW_ref_tmp1_reg_775_reg[7]_i_4_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln117_fu_145_p2(7 downto 5),
      S(3) => '0',
      S(2) => \ref_tmp1_reg_775[7]_i_7_n_9\,
      S(1) => \ref_tmp1_reg_775[7]_i_8_n_9\,
      S(0) => \ref_tmp1_reg_775[7]_i_9_n_9\
    );
\trunc_ln110_1_reg_223_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_2_fu_98_p2__0_carry_n_16\,
      Q => trunc_ln110_1_reg_223(0),
      R => '0'
    );
\trunc_ln110_1_reg_223_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_2_fu_98_p2__0_carry_n_15\,
      Q => trunc_ln110_1_reg_223(1),
      R => '0'
    );
\trunc_ln110_1_reg_223_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_2_fu_98_p2__0_carry_n_14\,
      Q => trunc_ln110_1_reg_223(2),
      R => '0'
    );
\trunc_ln110_1_reg_223_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_2_fu_98_p2__0_carry_n_13\,
      Q => trunc_ln110_1_reg_223(3),
      R => '0'
    );
\trunc_ln110_1_reg_223_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_2_fu_98_p2__0_carry__0_n_16\,
      Q => trunc_ln110_1_reg_223(4),
      R => '0'
    );
\trunc_ln110_1_reg_223_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_2_fu_98_p2__0_carry__0_n_15\,
      Q => trunc_ln110_1_reg_223(5),
      R => '0'
    );
\trunc_ln110_1_reg_223_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_2_fu_98_p2__0_carry__0_n_14\,
      Q => trunc_ln110_1_reg_223(6),
      R => '0'
    );
\trunc_ln110_1_reg_223_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_2_fu_98_p2__0_carry__0_n_13\,
      Q => trunc_ln110_1_reg_223(7),
      R => '0'
    );
\trunc_ln110_reg_218_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => trunc_ln_fu_122_p3(1),
      R => '0'
    );
\trunc_ln110_reg_218_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(1),
      Q => trunc_ln_fu_122_p3(2),
      R => '0'
    );
\trunc_ln110_reg_218_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(2),
      Q => trunc_ln_fu_122_p3(3),
      R => '0'
    );
\trunc_ln110_reg_218_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(3),
      Q => trunc_ln_fu_122_p3(4),
      R => '0'
    );
\trunc_ln110_reg_218_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(4),
      Q => trunc_ln_fu_122_p3(5),
      R => '0'
    );
\trunc_ln110_reg_218_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(5),
      Q => trunc_ln_fu_122_p3(6),
      R => '0'
    );
\trunc_ln110_reg_218_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(6),
      Q => trunc_ln_fu_122_p3(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_0_s_31 is
  port (
    \ap_return_1_int_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \out_pix_2_reg_213_reg[10]_0\ : out STD_LOGIC;
    \out_pix_2_reg_213_reg[10]_1\ : out STD_LOGIC;
    \out_pix_2_reg_213_reg[10]_2\ : out STD_LOGIC;
    \out_pix_2_reg_213_reg[10]_3\ : out STD_LOGIC;
    \out_pix_2_reg_213_reg[10]_4\ : out STD_LOGIC;
    \out_pix_2_reg_213_reg[10]_5\ : out STD_LOGIC;
    \out_pix_2_reg_213_reg[10]_6\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_pix_2_reg_213_reg[10]_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_pix_2_reg_213_reg[10]_8\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_pix_2_reg_213_reg[10]_9\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_pix_2_reg_213_reg[10]_10\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_return_1_int_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GradientValuesY_reg_741_reg[0]\ : in STD_LOGIC;
    \out_pix_fu_135_p2_carry__1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_0_s_31 : entity is "sobel_accel_xFGradientY3x3_16_0_s";
end sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_0_s_31;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_0_s_31 is
  signal M01_fu_112_p3 : STD_LOGIC_VECTOR ( 8 downto 7 );
  signal add_ln117_fu_145_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \ap_return_1_int_reg[3]_i_3_n_9\ : STD_LOGIC;
  signal \ap_return_1_int_reg[3]_i_4_n_9\ : STD_LOGIC;
  signal \ap_return_1_int_reg[3]_i_5_n_9\ : STD_LOGIC;
  signal \ap_return_1_int_reg[3]_i_6_n_9\ : STD_LOGIC;
  signal \ap_return_1_int_reg[3]_i_7_n_9\ : STD_LOGIC;
  signal \ap_return_1_int_reg[6]_i_2_n_9\ : STD_LOGIC;
  signal \ap_return_1_int_reg[6]_i_4_n_9\ : STD_LOGIC;
  signal \ap_return_1_int_reg[6]_i_5_n_9\ : STD_LOGIC;
  signal \ap_return_1_int_reg[6]_i_6_n_9\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg[3]_i_2_n_10\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg[3]_i_2_n_11\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg[3]_i_2_n_12\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg[3]_i_2_n_9\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg[6]_i_3_n_11\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg[6]_i_3_n_12\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_10_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_11_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_12_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_13_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_14_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_15_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_16_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_17_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_18_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_19_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_6_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_7_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_8_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_9_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_n_10\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_n_11\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_n_12\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_n_13\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_n_14\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_n_15\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_n_16\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__1_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__1_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__1_n_12\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__1_n_15\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__1_n_16\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_i_10_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_i_11_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_i_12_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_i_13_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_i_14_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_i_3_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_i_4_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_i_5_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_i_6_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_i_7_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_i_8_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_i_9_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_n_10\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_n_11\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_n_12\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_n_13\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_n_14\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_n_15\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_n_16\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_n_9\ : STD_LOGIC;
  signal out_pix_2_reg_213 : STD_LOGIC_VECTOR ( 10 downto 7 );
  signal \out_pix_fu_135_p2_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__0_i_6_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__0_i_7_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__0_i_8_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__0_n_10\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__0_n_11\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__0_n_12\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__1_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__1_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__1_i_3_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__1_n_10\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__1_n_11\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__1_n_12\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__1_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__2_n_10\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__2_n_11\ : STD_LOGIC;
  signal \out_pix_fu_135_p2_carry__2_n_12\ : STD_LOGIC;
  signal out_pix_fu_135_p2_carry_i_1_n_9 : STD_LOGIC;
  signal out_pix_fu_135_p2_carry_i_2_n_9 : STD_LOGIC;
  signal out_pix_fu_135_p2_carry_i_3_n_9 : STD_LOGIC;
  signal out_pix_fu_135_p2_carry_i_4_n_9 : STD_LOGIC;
  signal out_pix_fu_135_p2_carry_i_5_n_9 : STD_LOGIC;
  signal out_pix_fu_135_p2_carry_i_6_n_9 : STD_LOGIC;
  signal out_pix_fu_135_p2_carry_n_10 : STD_LOGIC;
  signal out_pix_fu_135_p2_carry_n_11 : STD_LOGIC;
  signal out_pix_fu_135_p2_carry_n_12 : STD_LOGIC;
  signal out_pix_fu_135_p2_carry_n_9 : STD_LOGIC;
  signal tmp_9_fu_158_p4 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tmp_9_fu_158_p4_0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal trunc_ln110_1_reg_223 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \trunc_ln110_1_reg_223[0]_i_1_n_9\ : STD_LOGIC;
  signal trunc_ln_fu_122_p3 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \NLW_ap_return_1_int_reg_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_ap_return_1_int_reg_reg[6]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ap_return_1_int_reg_reg[6]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_out_pix_2_fu_98_p2__1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_out_pix_2_fu_98_p2__1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_out_pix_fu_135_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_out_pix_fu_135_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_pix_fu_135_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_return_1_int_reg[1]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \ap_return_1_int_reg[2]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \ap_return_1_int_reg[3]_i_1\ : label is "soft_lutpair129";
  attribute HLUTNM : string;
  attribute HLUTNM of \ap_return_1_int_reg[3]_i_4\ : label is "lutpair15";
  attribute HLUTNM of \ap_return_1_int_reg[3]_i_5\ : label is "lutpair14";
  attribute SOFT_HLUTNM of \ap_return_1_int_reg[4]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \ap_return_1_int_reg[5]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \ap_return_1_int_reg[6]_i_1\ : label is "soft_lutpair128";
  attribute HLUTNM of \ap_return_1_int_reg[6]_i_6\ : label is "lutpair16";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ap_return_1_int_reg_reg[3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \ap_return_1_int_reg_reg[6]_i_3\ : label is 35;
  attribute SOFT_HLUTNM of \out_pix_2_fu_98_p2__1_carry__0_i_10\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \out_pix_2_fu_98_p2__1_carry__0_i_12\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \out_pix_2_fu_98_p2__1_carry__0_i_14\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \out_pix_2_fu_98_p2__1_carry__0_i_15\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \out_pix_2_fu_98_p2__1_carry__0_i_16\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \out_pix_2_fu_98_p2__1_carry__0_i_17\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \out_pix_2_fu_98_p2__1_carry__0_i_18\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \out_pix_2_fu_98_p2__1_carry__0_i_9\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \out_pix_2_fu_98_p2__1_carry__1_i_2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \out_pix_2_fu_98_p2__1_carry_i_10\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \out_pix_2_fu_98_p2__1_carry_i_11\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \out_pix_2_fu_98_p2__1_carry_i_12\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \out_pix_2_fu_98_p2__1_carry_i_14\ : label is "soft_lutpair131";
  attribute HLUTNM of \out_pix_2_fu_98_p2__1_carry_i_3\ : label is "lutpair2";
  attribute HLUTNM of \out_pix_2_fu_98_p2__1_carry_i_7\ : label is "lutpair2";
  attribute SOFT_HLUTNM of \out_pix_2_fu_98_p2__1_carry_i_9\ : label is "soft_lutpair125";
  attribute ADDER_THRESHOLD of out_pix_fu_135_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \out_pix_fu_135_p2_carry__0\ : label is 35;
  attribute HLUTNM of \out_pix_fu_135_p2_carry__0_i_1\ : label is "lutpair18";
  attribute HLUTNM of \out_pix_fu_135_p2_carry__0_i_2\ : label is "lutpair17";
  attribute HLUTNM of \out_pix_fu_135_p2_carry__0_i_3\ : label is "lutpair16";
  attribute HLUTNM of \out_pix_fu_135_p2_carry__0_i_4\ : label is "lutpair15";
  attribute HLUTNM of \out_pix_fu_135_p2_carry__0_i_6\ : label is "lutpair18";
  attribute HLUTNM of \out_pix_fu_135_p2_carry__0_i_7\ : label is "lutpair17";
  attribute ADDER_THRESHOLD of \out_pix_fu_135_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \out_pix_fu_135_p2_carry__2\ : label is 35;
  attribute HLUTNM of out_pix_fu_135_p2_carry_i_1 : label is "lutpair14";
begin
\GradientValuesY_reg_741[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55545554FFFF0000"
    )
        port map (
      I0 => tmp_9_fu_158_p4_0(7),
      I1 => \ap_return_1_int_reg[6]_i_2_n_9\,
      I2 => tmp_9_fu_158_p4(6),
      I3 => add_ln117_fu_145_p2(0),
      I4 => ap_return_1_int_reg(0),
      I5 => \GradientValuesY_reg_741_reg[0]\,
      O => \ap_return_1_int_reg_reg[6]\(0)
    );
\GradientValuesY_reg_741[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55545554FFFF0000"
    )
        port map (
      I0 => tmp_9_fu_158_p4_0(7),
      I1 => \ap_return_1_int_reg[6]_i_2_n_9\,
      I2 => tmp_9_fu_158_p4(6),
      I3 => add_ln117_fu_145_p2(1),
      I4 => ap_return_1_int_reg(1),
      I5 => \GradientValuesY_reg_741_reg[0]\,
      O => \ap_return_1_int_reg_reg[6]\(1)
    );
\GradientValuesY_reg_741[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55545554FFFF0000"
    )
        port map (
      I0 => tmp_9_fu_158_p4_0(7),
      I1 => \ap_return_1_int_reg[6]_i_2_n_9\,
      I2 => tmp_9_fu_158_p4(6),
      I3 => add_ln117_fu_145_p2(2),
      I4 => ap_return_1_int_reg(2),
      I5 => \GradientValuesY_reg_741_reg[0]\,
      O => \ap_return_1_int_reg_reg[6]\(2)
    );
\GradientValuesY_reg_741[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55545554FFFF0000"
    )
        port map (
      I0 => tmp_9_fu_158_p4_0(7),
      I1 => \ap_return_1_int_reg[6]_i_2_n_9\,
      I2 => tmp_9_fu_158_p4(6),
      I3 => add_ln117_fu_145_p2(3),
      I4 => ap_return_1_int_reg(3),
      I5 => \GradientValuesY_reg_741_reg[0]\,
      O => \ap_return_1_int_reg_reg[6]\(3)
    );
\GradientValuesY_reg_741[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55545554FFFF0000"
    )
        port map (
      I0 => tmp_9_fu_158_p4_0(7),
      I1 => \ap_return_1_int_reg[6]_i_2_n_9\,
      I2 => tmp_9_fu_158_p4(6),
      I3 => add_ln117_fu_145_p2(4),
      I4 => ap_return_1_int_reg(4),
      I5 => \GradientValuesY_reg_741_reg[0]\,
      O => \ap_return_1_int_reg_reg[6]\(4)
    );
\GradientValuesY_reg_741[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55545554FFFF0000"
    )
        port map (
      I0 => tmp_9_fu_158_p4_0(7),
      I1 => \ap_return_1_int_reg[6]_i_2_n_9\,
      I2 => tmp_9_fu_158_p4(6),
      I3 => add_ln117_fu_145_p2(5),
      I4 => ap_return_1_int_reg(5),
      I5 => \GradientValuesY_reg_741_reg[0]\,
      O => \ap_return_1_int_reg_reg[6]\(5)
    );
\GradientValuesY_reg_741[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55545554FFFF0000"
    )
        port map (
      I0 => tmp_9_fu_158_p4_0(7),
      I1 => \ap_return_1_int_reg[6]_i_2_n_9\,
      I2 => tmp_9_fu_158_p4(6),
      I3 => add_ln117_fu_145_p2(6),
      I4 => ap_return_1_int_reg(6),
      I5 => \GradientValuesY_reg_741_reg[0]\,
      O => \ap_return_1_int_reg_reg[6]\(6)
    );
\ap_return_1_int_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => tmp_9_fu_158_p4_0(7),
      I1 => \ap_return_1_int_reg[6]_i_2_n_9\,
      I2 => tmp_9_fu_158_p4(6),
      I3 => add_ln117_fu_145_p2(0),
      O => \out_pix_2_reg_213_reg[10]_6\
    );
\ap_return_1_int_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => tmp_9_fu_158_p4_0(7),
      I1 => \ap_return_1_int_reg[6]_i_2_n_9\,
      I2 => tmp_9_fu_158_p4(6),
      I3 => add_ln117_fu_145_p2(1),
      O => \out_pix_2_reg_213_reg[10]_5\
    );
\ap_return_1_int_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => tmp_9_fu_158_p4_0(7),
      I1 => \ap_return_1_int_reg[6]_i_2_n_9\,
      I2 => tmp_9_fu_158_p4(6),
      I3 => add_ln117_fu_145_p2(2),
      O => \out_pix_2_reg_213_reg[10]_4\
    );
\ap_return_1_int_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => tmp_9_fu_158_p4_0(7),
      I1 => \ap_return_1_int_reg[6]_i_2_n_9\,
      I2 => tmp_9_fu_158_p4(6),
      I3 => add_ln117_fu_145_p2(3),
      O => \out_pix_2_reg_213_reg[10]_3\
    );
\ap_return_1_int_reg[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => trunc_ln_fu_122_p3(2),
      I1 => \out_pix_fu_135_p2_carry__1_0\(2),
      I2 => trunc_ln110_1_reg_223(2),
      O => \ap_return_1_int_reg[3]_i_3_n_9\
    );
\ap_return_1_int_reg[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \out_pix_fu_135_p2_carry__1_0\(3),
      I1 => trunc_ln110_1_reg_223(3),
      I2 => trunc_ln_fu_122_p3(3),
      I3 => out_pix_fu_135_p2_carry_i_1_n_9,
      O => \ap_return_1_int_reg[3]_i_4_n_9\
    );
\ap_return_1_int_reg[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \out_pix_fu_135_p2_carry__1_0\(2),
      I1 => trunc_ln110_1_reg_223(2),
      I2 => trunc_ln_fu_122_p3(2),
      I3 => trunc_ln110_1_reg_223(1),
      I4 => \out_pix_fu_135_p2_carry__1_0\(1),
      O => \ap_return_1_int_reg[3]_i_5_n_9\
    );
\ap_return_1_int_reg[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \out_pix_fu_135_p2_carry__1_0\(1),
      I1 => trunc_ln110_1_reg_223(1),
      I2 => trunc_ln_fu_122_p3(1),
      O => \ap_return_1_int_reg[3]_i_6_n_9\
    );
\ap_return_1_int_reg[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln110_1_reg_223(0),
      I1 => \out_pix_fu_135_p2_carry__1_0\(0),
      O => \ap_return_1_int_reg[3]_i_7_n_9\
    );
\ap_return_1_int_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => tmp_9_fu_158_p4_0(7),
      I1 => \ap_return_1_int_reg[6]_i_2_n_9\,
      I2 => tmp_9_fu_158_p4(6),
      I3 => add_ln117_fu_145_p2(4),
      O => \out_pix_2_reg_213_reg[10]_2\
    );
\ap_return_1_int_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => tmp_9_fu_158_p4_0(7),
      I1 => \ap_return_1_int_reg[6]_i_2_n_9\,
      I2 => tmp_9_fu_158_p4(6),
      I3 => add_ln117_fu_145_p2(5),
      O => \out_pix_2_reg_213_reg[10]_1\
    );
\ap_return_1_int_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => tmp_9_fu_158_p4_0(7),
      I1 => \ap_return_1_int_reg[6]_i_2_n_9\,
      I2 => tmp_9_fu_158_p4(6),
      I3 => add_ln117_fu_145_p2(6),
      O => \out_pix_2_reg_213_reg[10]_0\
    );
\ap_return_1_int_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp_9_fu_158_p4(0),
      I1 => tmp_9_fu_158_p4(1),
      I2 => tmp_9_fu_158_p4(2),
      I3 => tmp_9_fu_158_p4(3),
      I4 => tmp_9_fu_158_p4(4),
      I5 => tmp_9_fu_158_p4(5),
      O => \ap_return_1_int_reg[6]_i_2_n_9\
    );
\ap_return_1_int_reg[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \out_pix_fu_135_p2_carry__0_i_2_n_9\,
      I1 => trunc_ln110_1_reg_223(6),
      I2 => \out_pix_fu_135_p2_carry__1_0\(6),
      I3 => trunc_ln_fu_122_p3(6),
      O => \ap_return_1_int_reg[6]_i_4_n_9\
    );
\ap_return_1_int_reg[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \out_pix_fu_135_p2_carry__0_i_3_n_9\,
      I1 => trunc_ln110_1_reg_223(5),
      I2 => \out_pix_fu_135_p2_carry__1_0\(5),
      I3 => trunc_ln_fu_122_p3(5),
      O => \ap_return_1_int_reg[6]_i_5_n_9\
    );
\ap_return_1_int_reg[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \out_pix_fu_135_p2_carry__1_0\(4),
      I1 => trunc_ln110_1_reg_223(4),
      I2 => trunc_ln_fu_122_p3(4),
      I3 => \out_pix_fu_135_p2_carry__0_i_4_n_9\,
      O => \ap_return_1_int_reg[6]_i_6_n_9\
    );
\ap_return_1_int_reg_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_return_1_int_reg_reg[3]_i_2_n_9\,
      CO(2) => \ap_return_1_int_reg_reg[3]_i_2_n_10\,
      CO(1) => \ap_return_1_int_reg_reg[3]_i_2_n_11\,
      CO(0) => \ap_return_1_int_reg_reg[3]_i_2_n_12\,
      CYINIT => '0',
      DI(3) => out_pix_fu_135_p2_carry_i_1_n_9,
      DI(2) => \ap_return_1_int_reg[3]_i_3_n_9\,
      DI(1) => trunc_ln_fu_122_p3(1),
      DI(0) => trunc_ln110_1_reg_223(0),
      O(3 downto 1) => add_ln117_fu_145_p2(3 downto 1),
      O(0) => \NLW_ap_return_1_int_reg_reg[3]_i_2_O_UNCONNECTED\(0),
      S(3) => \ap_return_1_int_reg[3]_i_4_n_9\,
      S(2) => \ap_return_1_int_reg[3]_i_5_n_9\,
      S(1) => \ap_return_1_int_reg[3]_i_6_n_9\,
      S(0) => \ap_return_1_int_reg[3]_i_7_n_9\
    );
\ap_return_1_int_reg_reg[6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_return_1_int_reg_reg[3]_i_2_n_9\,
      CO(3 downto 2) => \NLW_ap_return_1_int_reg_reg[6]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ap_return_1_int_reg_reg[6]_i_3_n_11\,
      CO(0) => \ap_return_1_int_reg_reg[6]_i_3_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \out_pix_fu_135_p2_carry__0_i_3_n_9\,
      DI(0) => \out_pix_fu_135_p2_carry__0_i_4_n_9\,
      O(3) => \NLW_ap_return_1_int_reg_reg[6]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln117_fu_145_p2(6 downto 4),
      S(3) => '0',
      S(2) => \ap_return_1_int_reg[6]_i_4_n_9\,
      S(1) => \ap_return_1_int_reg[6]_i_5_n_9\,
      S(0) => \ap_return_1_int_reg[6]_i_6_n_9\
    );
\b1_val_read_reg_208_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(6),
      Q => M01_fu_112_p3(7),
      R => '0'
    );
\b1_val_read_reg_208_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(7),
      Q => M01_fu_112_p3(8),
      R => '0'
    );
\out_pix_2_fu_98_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_pix_2_fu_98_p2__1_carry_n_9\,
      CO(2) => \out_pix_2_fu_98_p2__1_carry_n_10\,
      CO(1) => \out_pix_2_fu_98_p2__1_carry_n_11\,
      CO(0) => \out_pix_2_fu_98_p2__1_carry_n_12\,
      CYINIT => '0',
      DI(3) => \out_pix_2_fu_98_p2__1_carry_i_1_n_9\,
      DI(2) => \out_pix_2_fu_98_p2__1_carry_i_2_n_9\,
      DI(1) => \out_pix_2_fu_98_p2__1_carry_i_3_n_9\,
      DI(0) => '0',
      O(3) => \out_pix_2_fu_98_p2__1_carry_n_13\,
      O(2) => \out_pix_2_fu_98_p2__1_carry_n_14\,
      O(1) => \out_pix_2_fu_98_p2__1_carry_n_15\,
      O(0) => \out_pix_2_fu_98_p2__1_carry_n_16\,
      S(3) => \out_pix_2_fu_98_p2__1_carry_i_4_n_9\,
      S(2) => \out_pix_2_fu_98_p2__1_carry_i_5_n_9\,
      S(1) => \out_pix_2_fu_98_p2__1_carry_i_6_n_9\,
      S(0) => \out_pix_2_fu_98_p2__1_carry_i_7_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_2_fu_98_p2__1_carry_n_9\,
      CO(3) => \out_pix_2_fu_98_p2__1_carry__0_n_9\,
      CO(2) => \out_pix_2_fu_98_p2__1_carry__0_n_10\,
      CO(1) => \out_pix_2_fu_98_p2__1_carry__0_n_11\,
      CO(0) => \out_pix_2_fu_98_p2__1_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \out_pix_2_fu_98_p2__1_carry__0_i_1_n_9\,
      DI(2) => \out_pix_2_fu_98_p2__1_carry__0_i_2_n_9\,
      DI(1) => \out_pix_2_fu_98_p2__1_carry__0_i_3_n_9\,
      DI(0) => \out_pix_2_fu_98_p2__1_carry__0_i_4_n_9\,
      O(3) => \out_pix_2_fu_98_p2__1_carry__0_n_13\,
      O(2) => \out_pix_2_fu_98_p2__1_carry__0_n_14\,
      O(1) => \out_pix_2_fu_98_p2__1_carry__0_n_15\,
      O(0) => \out_pix_2_fu_98_p2__1_carry__0_n_16\,
      S(3) => \out_pix_2_fu_98_p2__1_carry__0_i_5_n_9\,
      S(2) => \out_pix_2_fu_98_p2__1_carry__0_i_6_n_9\,
      S(1) => \out_pix_2_fu_98_p2__1_carry__0_i_7_n_9\,
      S(0) => \out_pix_2_fu_98_p2__1_carry__0_i_8_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888E8EEE00000000"
    )
        port map (
      I0 => \out_pix_2_fu_98_p2__1_carry__0_i_9_n_9\,
      I1 => \out_pix_2_reg_213_reg[10]_7\(6),
      I2 => \out_pix_2_reg_213_reg[10]_8\(5),
      I3 => \out_pix_2_reg_213_reg[10]_9\(5),
      I4 => \out_pix_2_reg_213_reg[10]_10\(4),
      I5 => \out_pix_2_fu_98_p2__1_carry__0_i_10_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry__0_i_1_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17E8E817"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_8\(6),
      I1 => \out_pix_2_reg_213_reg[10]_9\(6),
      I2 => \out_pix_2_reg_213_reg[10]_10\(5),
      I3 => \out_pix_2_reg_213_reg[10]_7\(7),
      I4 => \out_pix_2_fu_98_p2__1_carry__0_i_19_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry__0_i_10_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_9\(5),
      I1 => \out_pix_2_reg_213_reg[10]_8\(5),
      I2 => \out_pix_2_reg_213_reg[10]_10\(4),
      O => \out_pix_2_fu_98_p2__1_carry__0_i_11_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17E8E817"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_8\(5),
      I1 => \out_pix_2_reg_213_reg[10]_9\(5),
      I2 => \out_pix_2_reg_213_reg[10]_10\(4),
      I3 => \out_pix_2_reg_213_reg[10]_7\(6),
      I4 => \out_pix_2_fu_98_p2__1_carry__0_i_9_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry__0_i_12_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_9\(4),
      I1 => \out_pix_2_reg_213_reg[10]_8\(4),
      I2 => \out_pix_2_reg_213_reg[10]_10\(3),
      O => \out_pix_2_fu_98_p2__1_carry__0_i_13_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17E8E817"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_8\(4),
      I1 => \out_pix_2_reg_213_reg[10]_9\(4),
      I2 => \out_pix_2_reg_213_reg[10]_10\(3),
      I3 => \out_pix_2_reg_213_reg[10]_7\(5),
      I4 => \out_pix_2_fu_98_p2__1_carry__0_i_11_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry__0_i_14_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF171700"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_10\(5),
      I1 => \out_pix_2_reg_213_reg[10]_9\(6),
      I2 => \out_pix_2_reg_213_reg[10]_8\(6),
      I3 => \out_pix_2_reg_213_reg[10]_7\(7),
      I4 => \out_pix_2_fu_98_p2__1_carry__0_i_19_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry__0_i_15_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF171700"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_10\(4),
      I1 => \out_pix_2_reg_213_reg[10]_9\(5),
      I2 => \out_pix_2_reg_213_reg[10]_8\(5),
      I3 => \out_pix_2_reg_213_reg[10]_7\(6),
      I4 => \out_pix_2_fu_98_p2__1_carry__0_i_9_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry__0_i_16_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF171700"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_10\(3),
      I1 => \out_pix_2_reg_213_reg[10]_9\(4),
      I2 => \out_pix_2_reg_213_reg[10]_8\(4),
      I3 => \out_pix_2_reg_213_reg[10]_7\(5),
      I4 => \out_pix_2_fu_98_p2__1_carry__0_i_11_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry__0_i_17_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF171700"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_10\(2),
      I1 => \out_pix_2_reg_213_reg[10]_9\(3),
      I2 => \out_pix_2_reg_213_reg[10]_8\(3),
      I3 => \out_pix_2_reg_213_reg[10]_7\(4),
      I4 => \out_pix_2_fu_98_p2__1_carry__0_i_13_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry__0_i_18_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_9\(7),
      I1 => \out_pix_2_reg_213_reg[10]_8\(7),
      I2 => \out_pix_2_reg_213_reg[10]_10\(6),
      O => \out_pix_2_fu_98_p2__1_carry__0_i_19_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888E8EEE00000000"
    )
        port map (
      I0 => \out_pix_2_fu_98_p2__1_carry__0_i_11_n_9\,
      I1 => \out_pix_2_reg_213_reg[10]_7\(5),
      I2 => \out_pix_2_reg_213_reg[10]_8\(4),
      I3 => \out_pix_2_reg_213_reg[10]_9\(4),
      I4 => \out_pix_2_reg_213_reg[10]_10\(3),
      I5 => \out_pix_2_fu_98_p2__1_carry__0_i_12_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry__0_i_2_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888E8EEE00000000"
    )
        port map (
      I0 => \out_pix_2_fu_98_p2__1_carry__0_i_13_n_9\,
      I1 => \out_pix_2_reg_213_reg[10]_7\(4),
      I2 => \out_pix_2_reg_213_reg[10]_8\(3),
      I3 => \out_pix_2_reg_213_reg[10]_9\(3),
      I4 => \out_pix_2_reg_213_reg[10]_10\(2),
      I5 => \out_pix_2_fu_98_p2__1_carry__0_i_14_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry__0_i_3_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \out_pix_2_fu_98_p2__1_carry_i_8_n_9\,
      I1 => \out_pix_2_fu_98_p2__1_carry_i_9_n_9\,
      I2 => \out_pix_2_reg_213_reg[10]_8\(2),
      I3 => \out_pix_2_reg_213_reg[10]_10\(1),
      O => \out_pix_2_fu_98_p2__1_carry__0_i_4_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \out_pix_2_fu_98_p2__1_carry__0_i_1_n_9\,
      I1 => \out_pix_2_reg_213_reg[10]_8\(7),
      I2 => \out_pix_2_reg_213_reg[10]_9\(7),
      I3 => \out_pix_2_reg_213_reg[10]_10\(6),
      I4 => \out_pix_2_reg_213_reg[10]_10\(7),
      I5 => \out_pix_2_fu_98_p2__1_carry__0_i_15_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry__0_i_5_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \out_pix_2_fu_98_p2__1_carry__0_i_2_n_9\,
      I1 => \out_pix_2_fu_98_p2__1_carry__0_i_10_n_9\,
      I2 => \out_pix_2_fu_98_p2__1_carry__0_i_16_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry__0_i_6_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \out_pix_2_fu_98_p2__1_carry__0_i_3_n_9\,
      I1 => \out_pix_2_fu_98_p2__1_carry__0_i_12_n_9\,
      I2 => \out_pix_2_fu_98_p2__1_carry__0_i_17_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry__0_i_7_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \out_pix_2_fu_98_p2__1_carry__0_i_4_n_9\,
      I1 => \out_pix_2_fu_98_p2__1_carry__0_i_14_n_9\,
      I2 => \out_pix_2_fu_98_p2__1_carry__0_i_18_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry__0_i_8_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_9\(6),
      I1 => \out_pix_2_reg_213_reg[10]_8\(6),
      I2 => \out_pix_2_reg_213_reg[10]_10\(5),
      O => \out_pix_2_fu_98_p2__1_carry__0_i_9_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_2_fu_98_p2__1_carry__0_n_9\,
      CO(3 downto 1) => \NLW_out_pix_2_fu_98_p2__1_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \out_pix_2_fu_98_p2__1_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_out_pix_2_fu_98_p2__1_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \out_pix_2_fu_98_p2__1_carry__1_n_15\,
      O(0) => \out_pix_2_fu_98_p2__1_carry__1_n_16\,
      S(3 downto 1) => B"001",
      S(0) => \out_pix_2_fu_98_p2__1_carry__1_i_1_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080E0E8F0E8F8FEF"
    )
        port map (
      I0 => \out_pix_2_fu_98_p2__1_carry__1_i_2_n_9\,
      I1 => \out_pix_2_reg_213_reg[10]_7\(7),
      I2 => \out_pix_2_reg_213_reg[10]_10\(7),
      I3 => \out_pix_2_reg_213_reg[10]_10\(6),
      I4 => \out_pix_2_reg_213_reg[10]_9\(7),
      I5 => \out_pix_2_reg_213_reg[10]_8\(7),
      O => \out_pix_2_fu_98_p2__1_carry__1_i_1_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_10\(5),
      I1 => \out_pix_2_reg_213_reg[10]_9\(6),
      I2 => \out_pix_2_reg_213_reg[10]_8\(6),
      O => \out_pix_2_fu_98_p2__1_carry__1_i_2_n_9\
    );
\out_pix_2_fu_98_p2__1_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => \out_pix_2_fu_98_p2__1_carry_i_8_n_9\,
      I1 => \out_pix_2_reg_213_reg[10]_10\(1),
      I2 => \out_pix_2_reg_213_reg[10]_8\(2),
      I3 => \out_pix_2_fu_98_p2__1_carry_i_9_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry_i_1_n_9\
    );
\out_pix_2_fu_98_p2__1_carry_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_10\(1),
      I1 => \out_pix_2_reg_213_reg[10]_8\(2),
      O => \out_pix_2_fu_98_p2__1_carry_i_10_n_9\
    );
\out_pix_2_fu_98_p2__1_carry_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_9\(1),
      I1 => \out_pix_2_reg_213_reg[10]_8\(1),
      I2 => \out_pix_2_reg_213_reg[10]_10\(0),
      O => \out_pix_2_fu_98_p2__1_carry_i_11_n_9\
    );
\out_pix_2_fu_98_p2__1_carry_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_10\(1),
      I1 => \out_pix_2_reg_213_reg[10]_8\(2),
      O => \out_pix_2_fu_98_p2__1_carry_i_12_n_9\
    );
\out_pix_2_fu_98_p2__1_carry_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_9\(3),
      I1 => \out_pix_2_reg_213_reg[10]_8\(3),
      I2 => \out_pix_2_reg_213_reg[10]_10\(2),
      O => \out_pix_2_fu_98_p2__1_carry_i_13_n_9\
    );
\out_pix_2_fu_98_p2__1_carry_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_10\(0),
      I1 => \out_pix_2_reg_213_reg[10]_9\(1),
      I2 => \out_pix_2_reg_213_reg[10]_8\(1),
      O => \out_pix_2_fu_98_p2__1_carry_i_14_n_9\
    );
\out_pix_2_fu_98_p2__1_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0909099F099F9F9F"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_9\(2),
      I1 => \out_pix_2_reg_213_reg[10]_7\(2),
      I2 => \out_pix_2_fu_98_p2__1_carry_i_10_n_9\,
      I3 => \out_pix_2_reg_213_reg[10]_10\(0),
      I4 => \out_pix_2_reg_213_reg[10]_9\(1),
      I5 => \out_pix_2_reg_213_reg[10]_8\(1),
      O => \out_pix_2_fu_98_p2__1_carry_i_2_n_9\
    );
\out_pix_2_fu_98_p2__1_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4D4D00"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_9\(0),
      I1 => \out_pix_2_reg_213_reg[10]_7\(0),
      I2 => \out_pix_2_reg_213_reg[10]_8\(0),
      I3 => \out_pix_2_reg_213_reg[10]_7\(1),
      I4 => \out_pix_2_fu_98_p2__1_carry_i_11_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry_i_3_n_9\
    );
\out_pix_2_fu_98_p2__1_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"595565666566A6AA"
    )
        port map (
      I0 => \out_pix_2_fu_98_p2__1_carry_i_9_n_9\,
      I1 => \out_pix_2_fu_98_p2__1_carry_i_12_n_9\,
      I2 => \out_pix_2_reg_213_reg[10]_9\(2),
      I3 => \out_pix_2_reg_213_reg[10]_7\(2),
      I4 => \out_pix_2_reg_213_reg[10]_7\(3),
      I5 => \out_pix_2_fu_98_p2__1_carry_i_13_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry_i_4_n_9\
    );
\out_pix_2_fu_98_p2__1_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => \out_pix_2_fu_98_p2__1_carry_i_2_n_9\,
      I1 => \out_pix_2_reg_213_reg[10]_10\(1),
      I2 => \out_pix_2_reg_213_reg[10]_8\(2),
      I3 => \out_pix_2_fu_98_p2__1_carry_i_8_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry_i_5_n_9\
    );
\out_pix_2_fu_98_p2__1_carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \out_pix_2_fu_98_p2__1_carry_i_3_n_9\,
      I1 => \out_pix_2_reg_213_reg[10]_8\(2),
      I2 => \out_pix_2_reg_213_reg[10]_10\(1),
      I3 => \out_pix_2_reg_213_reg[10]_9\(2),
      I4 => \out_pix_2_reg_213_reg[10]_7\(2),
      I5 => \out_pix_2_fu_98_p2__1_carry_i_14_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry_i_6_n_9\
    );
\out_pix_2_fu_98_p2__1_carry_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_9\(0),
      I1 => \out_pix_2_reg_213_reg[10]_7\(0),
      I2 => \out_pix_2_reg_213_reg[10]_8\(0),
      I3 => \out_pix_2_reg_213_reg[10]_7\(1),
      I4 => \out_pix_2_fu_98_p2__1_carry_i_11_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry_i_7_n_9\
    );
\out_pix_2_fu_98_p2__1_carry_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966969969669"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_10\(2),
      I1 => \out_pix_2_reg_213_reg[10]_8\(3),
      I2 => \out_pix_2_reg_213_reg[10]_9\(3),
      I3 => \out_pix_2_reg_213_reg[10]_7\(3),
      I4 => \out_pix_2_reg_213_reg[10]_7\(2),
      I5 => \out_pix_2_reg_213_reg[10]_9\(2),
      O => \out_pix_2_fu_98_p2__1_carry_i_8_n_9\
    );
\out_pix_2_fu_98_p2__1_carry_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17E8E817"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_8\(3),
      I1 => \out_pix_2_reg_213_reg[10]_9\(3),
      I2 => \out_pix_2_reg_213_reg[10]_10\(2),
      I3 => \out_pix_2_reg_213_reg[10]_7\(4),
      I4 => \out_pix_2_fu_98_p2__1_carry__0_i_13_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry_i_9_n_9\
    );
\out_pix_2_reg_213_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_2_fu_98_p2__1_carry__1_n_15\,
      Q => out_pix_2_reg_213(10),
      R => '0'
    );
\out_pix_2_reg_213_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_2_fu_98_p2__1_carry__0_n_14\,
      Q => out_pix_2_reg_213(7),
      R => '0'
    );
\out_pix_2_reg_213_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_2_fu_98_p2__1_carry__0_n_13\,
      Q => out_pix_2_reg_213(8),
      R => '0'
    );
\out_pix_2_reg_213_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_2_fu_98_p2__1_carry__1_n_16\,
      Q => out_pix_2_reg_213(9),
      R => '0'
    );
out_pix_fu_135_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => out_pix_fu_135_p2_carry_n_9,
      CO(2) => out_pix_fu_135_p2_carry_n_10,
      CO(1) => out_pix_fu_135_p2_carry_n_11,
      CO(0) => out_pix_fu_135_p2_carry_n_12,
      CYINIT => '0',
      DI(3) => out_pix_fu_135_p2_carry_i_1_n_9,
      DI(2) => out_pix_fu_135_p2_carry_i_2_n_9,
      DI(1) => trunc_ln_fu_122_p3(1),
      DI(0) => trunc_ln110_1_reg_223(0),
      O(3 downto 1) => NLW_out_pix_fu_135_p2_carry_O_UNCONNECTED(3 downto 1),
      O(0) => add_ln117_fu_145_p2(0),
      S(3) => out_pix_fu_135_p2_carry_i_3_n_9,
      S(2) => out_pix_fu_135_p2_carry_i_4_n_9,
      S(1) => out_pix_fu_135_p2_carry_i_5_n_9,
      S(0) => out_pix_fu_135_p2_carry_i_6_n_9
    );
\out_pix_fu_135_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => out_pix_fu_135_p2_carry_n_9,
      CO(3) => \out_pix_fu_135_p2_carry__0_n_9\,
      CO(2) => \out_pix_fu_135_p2_carry__0_n_10\,
      CO(1) => \out_pix_fu_135_p2_carry__0_n_11\,
      CO(0) => \out_pix_fu_135_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \out_pix_fu_135_p2_carry__0_i_1_n_9\,
      DI(2) => \out_pix_fu_135_p2_carry__0_i_2_n_9\,
      DI(1) => \out_pix_fu_135_p2_carry__0_i_3_n_9\,
      DI(0) => \out_pix_fu_135_p2_carry__0_i_4_n_9\,
      O(3 downto 0) => \NLW_out_pix_fu_135_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \out_pix_fu_135_p2_carry__0_i_5_n_9\,
      S(2) => \out_pix_fu_135_p2_carry__0_i_6_n_9\,
      S(1) => \out_pix_fu_135_p2_carry__0_i_7_n_9\,
      S(0) => \out_pix_fu_135_p2_carry__0_i_8_n_9\
    );
\out_pix_fu_135_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \out_pix_fu_135_p2_carry__1_0\(6),
      I1 => trunc_ln110_1_reg_223(6),
      I2 => trunc_ln_fu_122_p3(6),
      O => \out_pix_fu_135_p2_carry__0_i_1_n_9\
    );
\out_pix_fu_135_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \out_pix_fu_135_p2_carry__1_0\(5),
      I1 => trunc_ln110_1_reg_223(5),
      I2 => trunc_ln_fu_122_p3(5),
      O => \out_pix_fu_135_p2_carry__0_i_2_n_9\
    );
\out_pix_fu_135_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \out_pix_fu_135_p2_carry__1_0\(4),
      I1 => trunc_ln110_1_reg_223(4),
      I2 => trunc_ln_fu_122_p3(4),
      O => \out_pix_fu_135_p2_carry__0_i_3_n_9\
    );
\out_pix_fu_135_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \out_pix_fu_135_p2_carry__1_0\(3),
      I1 => trunc_ln110_1_reg_223(3),
      I2 => trunc_ln_fu_122_p3(3),
      O => \out_pix_fu_135_p2_carry__0_i_4_n_9\
    );
\out_pix_fu_135_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \out_pix_fu_135_p2_carry__0_i_1_n_9\,
      I1 => out_pix_2_reg_213(7),
      I2 => \out_pix_fu_135_p2_carry__1_0\(7),
      I3 => M01_fu_112_p3(7),
      O => \out_pix_fu_135_p2_carry__0_i_5_n_9\
    );
\out_pix_fu_135_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \out_pix_fu_135_p2_carry__1_0\(6),
      I1 => trunc_ln110_1_reg_223(6),
      I2 => trunc_ln_fu_122_p3(6),
      I3 => \out_pix_fu_135_p2_carry__0_i_2_n_9\,
      O => \out_pix_fu_135_p2_carry__0_i_6_n_9\
    );
\out_pix_fu_135_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \out_pix_fu_135_p2_carry__1_0\(5),
      I1 => trunc_ln110_1_reg_223(5),
      I2 => trunc_ln_fu_122_p3(5),
      I3 => \out_pix_fu_135_p2_carry__0_i_3_n_9\,
      O => \out_pix_fu_135_p2_carry__0_i_7_n_9\
    );
\out_pix_fu_135_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \out_pix_fu_135_p2_carry__0_i_4_n_9\,
      I1 => trunc_ln110_1_reg_223(4),
      I2 => \out_pix_fu_135_p2_carry__1_0\(4),
      I3 => trunc_ln_fu_122_p3(4),
      O => \out_pix_fu_135_p2_carry__0_i_8_n_9\
    );
\out_pix_fu_135_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_fu_135_p2_carry__0_n_9\,
      CO(3) => \out_pix_fu_135_p2_carry__1_n_9\,
      CO(2) => \out_pix_fu_135_p2_carry__1_n_10\,
      CO(1) => \out_pix_fu_135_p2_carry__1_n_11\,
      CO(0) => \out_pix_fu_135_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => out_pix_2_reg_213(9),
      DI(0) => \out_pix_fu_135_p2_carry__1_i_1_n_9\,
      O(3 downto 0) => tmp_9_fu_158_p4(3 downto 0),
      S(3) => out_pix_2_reg_213(10),
      S(2) => out_pix_2_reg_213(10),
      S(1) => \out_pix_fu_135_p2_carry__1_i_2_n_9\,
      S(0) => \out_pix_fu_135_p2_carry__1_i_3_n_9\
    );
\out_pix_fu_135_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \out_pix_fu_135_p2_carry__1_0\(7),
      I1 => out_pix_2_reg_213(7),
      I2 => M01_fu_112_p3(7),
      O => \out_pix_fu_135_p2_carry__1_i_1_n_9\
    );
\out_pix_fu_135_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => M01_fu_112_p3(8),
      I1 => out_pix_2_reg_213(8),
      I2 => out_pix_2_reg_213(9),
      O => \out_pix_fu_135_p2_carry__1_i_2_n_9\
    );
\out_pix_fu_135_p2_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => M01_fu_112_p3(7),
      I1 => out_pix_2_reg_213(7),
      I2 => \out_pix_fu_135_p2_carry__1_0\(7),
      I3 => out_pix_2_reg_213(8),
      I4 => M01_fu_112_p3(8),
      O => \out_pix_fu_135_p2_carry__1_i_3_n_9\
    );
\out_pix_fu_135_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_fu_135_p2_carry__1_n_9\,
      CO(3) => \NLW_out_pix_fu_135_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \out_pix_fu_135_p2_carry__2_n_10\,
      CO(1) => \out_pix_fu_135_p2_carry__2_n_11\,
      CO(0) => \out_pix_fu_135_p2_carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => tmp_9_fu_158_p4_0(7),
      O(2 downto 0) => tmp_9_fu_158_p4(6 downto 4),
      S(3) => out_pix_2_reg_213(10),
      S(2) => out_pix_2_reg_213(10),
      S(1) => out_pix_2_reg_213(10),
      S(0) => out_pix_2_reg_213(10)
    );
out_pix_fu_135_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \out_pix_fu_135_p2_carry__1_0\(2),
      I1 => trunc_ln110_1_reg_223(2),
      I2 => trunc_ln_fu_122_p3(2),
      O => out_pix_fu_135_p2_carry_i_1_n_9
    );
out_pix_fu_135_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => trunc_ln_fu_122_p3(2),
      I1 => \out_pix_fu_135_p2_carry__1_0\(2),
      I2 => trunc_ln110_1_reg_223(2),
      O => out_pix_fu_135_p2_carry_i_2_n_9
    );
out_pix_fu_135_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => out_pix_fu_135_p2_carry_i_1_n_9,
      I1 => trunc_ln110_1_reg_223(3),
      I2 => \out_pix_fu_135_p2_carry__1_0\(3),
      I3 => trunc_ln_fu_122_p3(3),
      O => out_pix_fu_135_p2_carry_i_3_n_9
    );
out_pix_fu_135_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => trunc_ln110_1_reg_223(2),
      I1 => \out_pix_fu_135_p2_carry__1_0\(2),
      I2 => trunc_ln_fu_122_p3(2),
      I3 => trunc_ln110_1_reg_223(1),
      I4 => \out_pix_fu_135_p2_carry__1_0\(1),
      O => out_pix_fu_135_p2_carry_i_4_n_9
    );
out_pix_fu_135_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \out_pix_fu_135_p2_carry__1_0\(1),
      I1 => trunc_ln110_1_reg_223(1),
      I2 => trunc_ln_fu_122_p3(1),
      O => out_pix_fu_135_p2_carry_i_5_n_9
    );
out_pix_fu_135_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln110_1_reg_223(0),
      I1 => \out_pix_fu_135_p2_carry__1_0\(0),
      O => out_pix_fu_135_p2_carry_i_6_n_9
    );
\trunc_ln110_1_reg_223[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_7\(0),
      I1 => \out_pix_2_reg_213_reg[10]_8\(0),
      I2 => \out_pix_2_reg_213_reg[10]_9\(0),
      O => \trunc_ln110_1_reg_223[0]_i_1_n_9\
    );
\trunc_ln110_1_reg_223_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln110_1_reg_223[0]_i_1_n_9\,
      Q => trunc_ln110_1_reg_223(0),
      R => '0'
    );
\trunc_ln110_1_reg_223_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_2_fu_98_p2__1_carry_n_16\,
      Q => trunc_ln110_1_reg_223(1),
      R => '0'
    );
\trunc_ln110_1_reg_223_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_2_fu_98_p2__1_carry_n_15\,
      Q => trunc_ln110_1_reg_223(2),
      R => '0'
    );
\trunc_ln110_1_reg_223_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_2_fu_98_p2__1_carry_n_14\,
      Q => trunc_ln110_1_reg_223(3),
      R => '0'
    );
\trunc_ln110_1_reg_223_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_2_fu_98_p2__1_carry_n_13\,
      Q => trunc_ln110_1_reg_223(4),
      R => '0'
    );
\trunc_ln110_1_reg_223_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_2_fu_98_p2__1_carry__0_n_16\,
      Q => trunc_ln110_1_reg_223(5),
      R => '0'
    );
\trunc_ln110_1_reg_223_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_2_fu_98_p2__1_carry__0_n_15\,
      Q => trunc_ln110_1_reg_223(6),
      R => '0'
    );
\trunc_ln110_reg_218_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => trunc_ln_fu_122_p3(1),
      R => '0'
    );
\trunc_ln110_reg_218_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(1),
      Q => trunc_ln_fu_122_p3(2),
      R => '0'
    );
\trunc_ln110_reg_218_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(2),
      Q => trunc_ln_fu_122_p3(3),
      R => '0'
    );
\trunc_ln110_reg_218_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(3),
      Q => trunc_ln_fu_122_p3(4),
      R => '0'
    );
\trunc_ln110_reg_218_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(4),
      Q => trunc_ln_fu_122_p3(5),
      R => '0'
    );
\trunc_ln110_reg_218_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(5),
      Q => trunc_ln_fu_122_p3(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_0_s_32 is
  port (
    \ap_return_1_int_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln110_1_reg_223_reg[0]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \out_pix_2_reg_213_reg[10]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_pix_2_reg_213_reg[10]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_pix_2_reg_213_reg[10]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_pix_2_reg_213_reg[10]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_return_1_int_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GradientValuesY_reg_741_reg[7]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \b1_val_read_reg_208_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_0_s_32 : entity is "sobel_accel_xFGradientY3x3_16_0_s";
end sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_0_s_32;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_0_s_32 is
  signal \ap_return_1_int_reg[7]_i_3_n_9\ : STD_LOGIC;
  signal \b1_val_read_reg_208_reg_n_9_[0]\ : STD_LOGIC;
  signal \b1_val_read_reg_208_reg_n_9_[1]\ : STD_LOGIC;
  signal \b1_val_read_reg_208_reg_n_9_[2]\ : STD_LOGIC;
  signal \b1_val_read_reg_208_reg_n_9_[3]\ : STD_LOGIC;
  signal \b1_val_read_reg_208_reg_n_9_[4]\ : STD_LOGIC;
  signal \b1_val_read_reg_208_reg_n_9_[5]\ : STD_LOGIC;
  signal \b1_val_read_reg_208_reg_n_9_[6]\ : STD_LOGIC;
  signal \b1_val_read_reg_208_reg_n_9_[7]\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_10__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_11__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_12__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_13__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_14__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_15__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_16__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_17__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_18__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_19__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_1__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_2__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_3__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_4__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_5__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_6__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_7__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_8__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_i_9__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_n_10\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_n_11\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_n_12\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_n_13\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_n_14\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_n_15\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_n_16\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__1_i_1__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__1_i_2__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__1_n_12\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__1_n_15\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry__1_n_16\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_i_10__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_i_11__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_i_12__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_i_13__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_i_14__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_i_1__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_i_2__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_i_3__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_i_4__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_i_5__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_i_6__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_i_7__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_i_8__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_i_9__0_n_9\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_n_10\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_n_11\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_n_12\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_n_13\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_n_14\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_n_15\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_n_16\ : STD_LOGIC;
  signal \out_pix_2_fu_98_p2__1_carry_n_9\ : STD_LOGIC;
  signal \out_pix_2_reg_213_reg_n_9_[10]\ : STD_LOGIC;
  signal \out_pix_2_reg_213_reg_n_9_[1]\ : STD_LOGIC;
  signal \out_pix_2_reg_213_reg_n_9_[2]\ : STD_LOGIC;
  signal \out_pix_2_reg_213_reg_n_9_[3]\ : STD_LOGIC;
  signal \out_pix_2_reg_213_reg_n_9_[4]\ : STD_LOGIC;
  signal \out_pix_2_reg_213_reg_n_9_[5]\ : STD_LOGIC;
  signal \out_pix_2_reg_213_reg_n_9_[6]\ : STD_LOGIC;
  signal \out_pix_2_reg_213_reg_n_9_[7]\ : STD_LOGIC;
  signal \out_pix_2_reg_213_reg_n_9_[8]\ : STD_LOGIC;
  signal \out_pix_2_reg_213_reg_n_9_[9]\ : STD_LOGIC;
  signal \out_pix_fu_135_p2__1_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2__1_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2__1_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2__1_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2__1_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2__1_carry__0_i_6_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2__1_carry__0_i_7_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2__1_carry__0_i_8_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2__1_carry__0_n_10\ : STD_LOGIC;
  signal \out_pix_fu_135_p2__1_carry__0_n_11\ : STD_LOGIC;
  signal \out_pix_fu_135_p2__1_carry__0_n_12\ : STD_LOGIC;
  signal \out_pix_fu_135_p2__1_carry__0_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2__1_carry__1_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2__1_carry__1_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2__1_carry__1_i_3_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2__1_carry__1_n_10\ : STD_LOGIC;
  signal \out_pix_fu_135_p2__1_carry__1_n_11\ : STD_LOGIC;
  signal \out_pix_fu_135_p2__1_carry__1_n_12\ : STD_LOGIC;
  signal \out_pix_fu_135_p2__1_carry__1_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2__1_carry__2_n_10\ : STD_LOGIC;
  signal \out_pix_fu_135_p2__1_carry__2_n_11\ : STD_LOGIC;
  signal \out_pix_fu_135_p2__1_carry__2_n_12\ : STD_LOGIC;
  signal \out_pix_fu_135_p2__1_carry_i_1_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2__1_carry_i_2_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2__1_carry_i_3_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2__1_carry_i_4_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2__1_carry_i_5_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2__1_carry_i_6_n_9\ : STD_LOGIC;
  signal \out_pix_fu_135_p2__1_carry_n_10\ : STD_LOGIC;
  signal \out_pix_fu_135_p2__1_carry_n_11\ : STD_LOGIC;
  signal \out_pix_fu_135_p2__1_carry_n_12\ : STD_LOGIC;
  signal \out_pix_fu_135_p2__1_carry_n_9\ : STD_LOGIC;
  signal tmp_9_fu_158_p4 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \tmp_9_fu_158_p4__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \trunc_ln110_1_reg_223[0]_i_1__0_n_9\ : STD_LOGIC;
  signal \^trunc_ln110_1_reg_223_reg[0]_0\ : STD_LOGIC;
  signal \trunc_ln110_1_reg_223_reg_n_9_[0]\ : STD_LOGIC;
  signal \NLW_out_pix_2_fu_98_p2__1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_out_pix_2_fu_98_p2__1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_out_pix_fu_135_p2__1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_pix_fu_135_p2__1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_pix_fu_135_p2__1_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \out_pix_2_fu_98_p2__1_carry__0_i_10__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \out_pix_2_fu_98_p2__1_carry__0_i_12__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \out_pix_2_fu_98_p2__1_carry__0_i_14__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \out_pix_2_fu_98_p2__1_carry__0_i_15__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \out_pix_2_fu_98_p2__1_carry__0_i_16__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \out_pix_2_fu_98_p2__1_carry__0_i_17__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \out_pix_2_fu_98_p2__1_carry__0_i_18__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \out_pix_2_fu_98_p2__1_carry__0_i_9__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \out_pix_2_fu_98_p2__1_carry__1_i_2__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \out_pix_2_fu_98_p2__1_carry_i_10__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \out_pix_2_fu_98_p2__1_carry_i_11__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \out_pix_2_fu_98_p2__1_carry_i_12__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \out_pix_2_fu_98_p2__1_carry_i_14__0\ : label is "soft_lutpair138";
  attribute HLUTNM : string;
  attribute HLUTNM of \out_pix_2_fu_98_p2__1_carry_i_3__0\ : label is "lutpair3";
  attribute HLUTNM of \out_pix_2_fu_98_p2__1_carry_i_7__0\ : label is "lutpair3";
  attribute SOFT_HLUTNM of \out_pix_2_fu_98_p2__1_carry_i_9__0\ : label is "soft_lutpair135";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \out_pix_fu_135_p2__1_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \out_pix_fu_135_p2__1_carry__0\ : label is 35;
  attribute HLUTNM of \out_pix_fu_135_p2__1_carry__0_i_1\ : label is "lutpair23";
  attribute HLUTNM of \out_pix_fu_135_p2__1_carry__0_i_2\ : label is "lutpair22";
  attribute HLUTNM of \out_pix_fu_135_p2__1_carry__0_i_3\ : label is "lutpair21";
  attribute HLUTNM of \out_pix_fu_135_p2__1_carry__0_i_4\ : label is "lutpair20";
  attribute HLUTNM of \out_pix_fu_135_p2__1_carry__0_i_6\ : label is "lutpair23";
  attribute HLUTNM of \out_pix_fu_135_p2__1_carry__0_i_7\ : label is "lutpair22";
  attribute HLUTNM of \out_pix_fu_135_p2__1_carry__0_i_8\ : label is "lutpair21";
  attribute ADDER_THRESHOLD of \out_pix_fu_135_p2__1_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \out_pix_fu_135_p2__1_carry__2\ : label is 35;
  attribute HLUTNM of \out_pix_fu_135_p2__1_carry_i_1\ : label is "lutpair19";
  attribute HLUTNM of \out_pix_fu_135_p2__1_carry_i_3\ : label is "lutpair20";
  attribute HLUTNM of \out_pix_fu_135_p2__1_carry_i_4\ : label is "lutpair19";
begin
  \trunc_ln110_1_reg_223_reg[0]_0\ <= \^trunc_ln110_1_reg_223_reg[0]_0\;
\GradientValuesY_reg_741[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^trunc_ln110_1_reg_223_reg[0]_0\,
      I1 => ap_return_1_int_reg(0),
      I2 => \GradientValuesY_reg_741_reg[7]\,
      O => \ap_return_1_int_reg_reg[7]\(0)
    );
\ap_return_1_int_reg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F0F06"
    )
        port map (
      I0 => \trunc_ln110_1_reg_223_reg_n_9_[0]\,
      I1 => Q(0),
      I2 => tmp_9_fu_158_p4(7),
      I3 => \ap_return_1_int_reg[7]_i_3_n_9\,
      I4 => \tmp_9_fu_158_p4__0\(6),
      O => \^trunc_ln110_1_reg_223_reg[0]_0\
    );
\ap_return_1_int_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \tmp_9_fu_158_p4__0\(0),
      I1 => \tmp_9_fu_158_p4__0\(1),
      I2 => \tmp_9_fu_158_p4__0\(2),
      I3 => \tmp_9_fu_158_p4__0\(3),
      I4 => \tmp_9_fu_158_p4__0\(4),
      I5 => \tmp_9_fu_158_p4__0\(5),
      O => \ap_return_1_int_reg[7]_i_3_n_9\
    );
\b1_val_read_reg_208_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b1_val_read_reg_208_reg[7]_0\(0),
      Q => \b1_val_read_reg_208_reg_n_9_[0]\,
      R => '0'
    );
\b1_val_read_reg_208_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b1_val_read_reg_208_reg[7]_0\(1),
      Q => \b1_val_read_reg_208_reg_n_9_[1]\,
      R => '0'
    );
\b1_val_read_reg_208_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b1_val_read_reg_208_reg[7]_0\(2),
      Q => \b1_val_read_reg_208_reg_n_9_[2]\,
      R => '0'
    );
\b1_val_read_reg_208_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b1_val_read_reg_208_reg[7]_0\(3),
      Q => \b1_val_read_reg_208_reg_n_9_[3]\,
      R => '0'
    );
\b1_val_read_reg_208_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b1_val_read_reg_208_reg[7]_0\(4),
      Q => \b1_val_read_reg_208_reg_n_9_[4]\,
      R => '0'
    );
\b1_val_read_reg_208_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b1_val_read_reg_208_reg[7]_0\(5),
      Q => \b1_val_read_reg_208_reg_n_9_[5]\,
      R => '0'
    );
\b1_val_read_reg_208_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b1_val_read_reg_208_reg[7]_0\(6),
      Q => \b1_val_read_reg_208_reg_n_9_[6]\,
      R => '0'
    );
\b1_val_read_reg_208_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \b1_val_read_reg_208_reg[7]_0\(7),
      Q => \b1_val_read_reg_208_reg_n_9_[7]\,
      R => '0'
    );
\out_pix_2_fu_98_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_pix_2_fu_98_p2__1_carry_n_9\,
      CO(2) => \out_pix_2_fu_98_p2__1_carry_n_10\,
      CO(1) => \out_pix_2_fu_98_p2__1_carry_n_11\,
      CO(0) => \out_pix_2_fu_98_p2__1_carry_n_12\,
      CYINIT => '0',
      DI(3) => \out_pix_2_fu_98_p2__1_carry_i_1__0_n_9\,
      DI(2) => \out_pix_2_fu_98_p2__1_carry_i_2__0_n_9\,
      DI(1) => \out_pix_2_fu_98_p2__1_carry_i_3__0_n_9\,
      DI(0) => '0',
      O(3) => \out_pix_2_fu_98_p2__1_carry_n_13\,
      O(2) => \out_pix_2_fu_98_p2__1_carry_n_14\,
      O(1) => \out_pix_2_fu_98_p2__1_carry_n_15\,
      O(0) => \out_pix_2_fu_98_p2__1_carry_n_16\,
      S(3) => \out_pix_2_fu_98_p2__1_carry_i_4__0_n_9\,
      S(2) => \out_pix_2_fu_98_p2__1_carry_i_5__0_n_9\,
      S(1) => \out_pix_2_fu_98_p2__1_carry_i_6__0_n_9\,
      S(0) => \out_pix_2_fu_98_p2__1_carry_i_7__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_2_fu_98_p2__1_carry_n_9\,
      CO(3) => \out_pix_2_fu_98_p2__1_carry__0_n_9\,
      CO(2) => \out_pix_2_fu_98_p2__1_carry__0_n_10\,
      CO(1) => \out_pix_2_fu_98_p2__1_carry__0_n_11\,
      CO(0) => \out_pix_2_fu_98_p2__1_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \out_pix_2_fu_98_p2__1_carry__0_i_1__0_n_9\,
      DI(2) => \out_pix_2_fu_98_p2__1_carry__0_i_2__0_n_9\,
      DI(1) => \out_pix_2_fu_98_p2__1_carry__0_i_3__0_n_9\,
      DI(0) => \out_pix_2_fu_98_p2__1_carry__0_i_4__0_n_9\,
      O(3) => \out_pix_2_fu_98_p2__1_carry__0_n_13\,
      O(2) => \out_pix_2_fu_98_p2__1_carry__0_n_14\,
      O(1) => \out_pix_2_fu_98_p2__1_carry__0_n_15\,
      O(0) => \out_pix_2_fu_98_p2__1_carry__0_n_16\,
      S(3) => \out_pix_2_fu_98_p2__1_carry__0_i_5__0_n_9\,
      S(2) => \out_pix_2_fu_98_p2__1_carry__0_i_6__0_n_9\,
      S(1) => \out_pix_2_fu_98_p2__1_carry__0_i_7__0_n_9\,
      S(0) => \out_pix_2_fu_98_p2__1_carry__0_i_8__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17E8E817"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_1\(6),
      I1 => \out_pix_2_reg_213_reg[10]_2\(6),
      I2 => \out_pix_2_reg_213_reg[10]_3\(5),
      I3 => \out_pix_2_reg_213_reg[10]_0\(7),
      I4 => \out_pix_2_fu_98_p2__1_carry__0_i_19__0_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry__0_i_10__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_2\(5),
      I1 => \out_pix_2_reg_213_reg[10]_1\(5),
      I2 => \out_pix_2_reg_213_reg[10]_3\(4),
      O => \out_pix_2_fu_98_p2__1_carry__0_i_11__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17E8E817"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_1\(5),
      I1 => \out_pix_2_reg_213_reg[10]_2\(5),
      I2 => \out_pix_2_reg_213_reg[10]_3\(4),
      I3 => \out_pix_2_reg_213_reg[10]_0\(6),
      I4 => \out_pix_2_fu_98_p2__1_carry__0_i_9__0_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry__0_i_12__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_2\(4),
      I1 => \out_pix_2_reg_213_reg[10]_1\(4),
      I2 => \out_pix_2_reg_213_reg[10]_3\(3),
      O => \out_pix_2_fu_98_p2__1_carry__0_i_13__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17E8E817"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_1\(4),
      I1 => \out_pix_2_reg_213_reg[10]_2\(4),
      I2 => \out_pix_2_reg_213_reg[10]_3\(3),
      I3 => \out_pix_2_reg_213_reg[10]_0\(5),
      I4 => \out_pix_2_fu_98_p2__1_carry__0_i_11__0_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry__0_i_14__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF171700"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_3\(5),
      I1 => \out_pix_2_reg_213_reg[10]_2\(6),
      I2 => \out_pix_2_reg_213_reg[10]_1\(6),
      I3 => \out_pix_2_reg_213_reg[10]_0\(7),
      I4 => \out_pix_2_fu_98_p2__1_carry__0_i_19__0_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry__0_i_15__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF171700"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_3\(4),
      I1 => \out_pix_2_reg_213_reg[10]_2\(5),
      I2 => \out_pix_2_reg_213_reg[10]_1\(5),
      I3 => \out_pix_2_reg_213_reg[10]_0\(6),
      I4 => \out_pix_2_fu_98_p2__1_carry__0_i_9__0_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry__0_i_16__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF171700"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_3\(3),
      I1 => \out_pix_2_reg_213_reg[10]_2\(4),
      I2 => \out_pix_2_reg_213_reg[10]_1\(4),
      I3 => \out_pix_2_reg_213_reg[10]_0\(5),
      I4 => \out_pix_2_fu_98_p2__1_carry__0_i_11__0_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry__0_i_17__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF171700"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_3\(2),
      I1 => \out_pix_2_reg_213_reg[10]_2\(3),
      I2 => \out_pix_2_reg_213_reg[10]_1\(3),
      I3 => \out_pix_2_reg_213_reg[10]_0\(4),
      I4 => \out_pix_2_fu_98_p2__1_carry__0_i_13__0_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry__0_i_18__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_2\(7),
      I1 => \out_pix_2_reg_213_reg[10]_1\(7),
      I2 => \out_pix_2_reg_213_reg[10]_3\(6),
      O => \out_pix_2_fu_98_p2__1_carry__0_i_19__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888E8EEE00000000"
    )
        port map (
      I0 => \out_pix_2_fu_98_p2__1_carry__0_i_9__0_n_9\,
      I1 => \out_pix_2_reg_213_reg[10]_0\(6),
      I2 => \out_pix_2_reg_213_reg[10]_1\(5),
      I3 => \out_pix_2_reg_213_reg[10]_2\(5),
      I4 => \out_pix_2_reg_213_reg[10]_3\(4),
      I5 => \out_pix_2_fu_98_p2__1_carry__0_i_10__0_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry__0_i_1__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888E8EEE00000000"
    )
        port map (
      I0 => \out_pix_2_fu_98_p2__1_carry__0_i_11__0_n_9\,
      I1 => \out_pix_2_reg_213_reg[10]_0\(5),
      I2 => \out_pix_2_reg_213_reg[10]_1\(4),
      I3 => \out_pix_2_reg_213_reg[10]_2\(4),
      I4 => \out_pix_2_reg_213_reg[10]_3\(3),
      I5 => \out_pix_2_fu_98_p2__1_carry__0_i_12__0_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry__0_i_2__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888E8EEE00000000"
    )
        port map (
      I0 => \out_pix_2_fu_98_p2__1_carry__0_i_13__0_n_9\,
      I1 => \out_pix_2_reg_213_reg[10]_0\(4),
      I2 => \out_pix_2_reg_213_reg[10]_1\(3),
      I3 => \out_pix_2_reg_213_reg[10]_2\(3),
      I4 => \out_pix_2_reg_213_reg[10]_3\(2),
      I5 => \out_pix_2_fu_98_p2__1_carry__0_i_14__0_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry__0_i_3__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \out_pix_2_fu_98_p2__1_carry_i_8__0_n_9\,
      I1 => \out_pix_2_fu_98_p2__1_carry_i_9__0_n_9\,
      I2 => \out_pix_2_reg_213_reg[10]_1\(2),
      I3 => \out_pix_2_reg_213_reg[10]_3\(1),
      O => \out_pix_2_fu_98_p2__1_carry__0_i_4__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \out_pix_2_fu_98_p2__1_carry__0_i_1__0_n_9\,
      I1 => \out_pix_2_reg_213_reg[10]_1\(7),
      I2 => \out_pix_2_reg_213_reg[10]_2\(7),
      I3 => \out_pix_2_reg_213_reg[10]_3\(6),
      I4 => \out_pix_2_reg_213_reg[10]_3\(7),
      I5 => \out_pix_2_fu_98_p2__1_carry__0_i_15__0_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry__0_i_5__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \out_pix_2_fu_98_p2__1_carry__0_i_2__0_n_9\,
      I1 => \out_pix_2_fu_98_p2__1_carry__0_i_10__0_n_9\,
      I2 => \out_pix_2_fu_98_p2__1_carry__0_i_16__0_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry__0_i_6__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \out_pix_2_fu_98_p2__1_carry__0_i_3__0_n_9\,
      I1 => \out_pix_2_fu_98_p2__1_carry__0_i_12__0_n_9\,
      I2 => \out_pix_2_fu_98_p2__1_carry__0_i_17__0_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry__0_i_7__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \out_pix_2_fu_98_p2__1_carry__0_i_4__0_n_9\,
      I1 => \out_pix_2_fu_98_p2__1_carry__0_i_14__0_n_9\,
      I2 => \out_pix_2_fu_98_p2__1_carry__0_i_18__0_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry__0_i_8__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__0_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_2\(6),
      I1 => \out_pix_2_reg_213_reg[10]_1\(6),
      I2 => \out_pix_2_reg_213_reg[10]_3\(5),
      O => \out_pix_2_fu_98_p2__1_carry__0_i_9__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_2_fu_98_p2__1_carry__0_n_9\,
      CO(3 downto 1) => \NLW_out_pix_2_fu_98_p2__1_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \out_pix_2_fu_98_p2__1_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_out_pix_2_fu_98_p2__1_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \out_pix_2_fu_98_p2__1_carry__1_n_15\,
      O(0) => \out_pix_2_fu_98_p2__1_carry__1_n_16\,
      S(3 downto 1) => B"001",
      S(0) => \out_pix_2_fu_98_p2__1_carry__1_i_1__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080E0E8F0E8F8FEF"
    )
        port map (
      I0 => \out_pix_2_fu_98_p2__1_carry__1_i_2__0_n_9\,
      I1 => \out_pix_2_reg_213_reg[10]_0\(7),
      I2 => \out_pix_2_reg_213_reg[10]_3\(7),
      I3 => \out_pix_2_reg_213_reg[10]_3\(6),
      I4 => \out_pix_2_reg_213_reg[10]_2\(7),
      I5 => \out_pix_2_reg_213_reg[10]_1\(7),
      O => \out_pix_2_fu_98_p2__1_carry__1_i_1__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry__1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_3\(5),
      I1 => \out_pix_2_reg_213_reg[10]_2\(6),
      I2 => \out_pix_2_reg_213_reg[10]_1\(6),
      O => \out_pix_2_fu_98_p2__1_carry__1_i_2__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_3\(1),
      I1 => \out_pix_2_reg_213_reg[10]_1\(2),
      O => \out_pix_2_fu_98_p2__1_carry_i_10__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_2\(1),
      I1 => \out_pix_2_reg_213_reg[10]_1\(1),
      I2 => \out_pix_2_reg_213_reg[10]_3\(0),
      O => \out_pix_2_fu_98_p2__1_carry_i_11__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_3\(1),
      I1 => \out_pix_2_reg_213_reg[10]_1\(2),
      O => \out_pix_2_fu_98_p2__1_carry_i_12__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_2\(3),
      I1 => \out_pix_2_reg_213_reg[10]_1\(3),
      I2 => \out_pix_2_reg_213_reg[10]_3\(2),
      O => \out_pix_2_fu_98_p2__1_carry_i_13__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_3\(0),
      I1 => \out_pix_2_reg_213_reg[10]_2\(1),
      I2 => \out_pix_2_reg_213_reg[10]_1\(1),
      O => \out_pix_2_fu_98_p2__1_carry_i_14__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => \out_pix_2_fu_98_p2__1_carry_i_8__0_n_9\,
      I1 => \out_pix_2_reg_213_reg[10]_3\(1),
      I2 => \out_pix_2_reg_213_reg[10]_1\(2),
      I3 => \out_pix_2_fu_98_p2__1_carry_i_9__0_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry_i_1__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0909099F099F9F9F"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_2\(2),
      I1 => \out_pix_2_reg_213_reg[10]_0\(2),
      I2 => \out_pix_2_fu_98_p2__1_carry_i_10__0_n_9\,
      I3 => \out_pix_2_reg_213_reg[10]_3\(0),
      I4 => \out_pix_2_reg_213_reg[10]_2\(1),
      I5 => \out_pix_2_reg_213_reg[10]_1\(1),
      O => \out_pix_2_fu_98_p2__1_carry_i_2__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4D4D00"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_2\(0),
      I1 => \out_pix_2_reg_213_reg[10]_0\(0),
      I2 => \out_pix_2_reg_213_reg[10]_1\(0),
      I3 => \out_pix_2_reg_213_reg[10]_0\(1),
      I4 => \out_pix_2_fu_98_p2__1_carry_i_11__0_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry_i_3__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"595565666566A6AA"
    )
        port map (
      I0 => \out_pix_2_fu_98_p2__1_carry_i_9__0_n_9\,
      I1 => \out_pix_2_fu_98_p2__1_carry_i_12__0_n_9\,
      I2 => \out_pix_2_reg_213_reg[10]_2\(2),
      I3 => \out_pix_2_reg_213_reg[10]_0\(2),
      I4 => \out_pix_2_reg_213_reg[10]_0\(3),
      I5 => \out_pix_2_fu_98_p2__1_carry_i_13__0_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry_i_4__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => \out_pix_2_fu_98_p2__1_carry_i_2__0_n_9\,
      I1 => \out_pix_2_reg_213_reg[10]_3\(1),
      I2 => \out_pix_2_reg_213_reg[10]_1\(2),
      I3 => \out_pix_2_fu_98_p2__1_carry_i_8__0_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry_i_5__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \out_pix_2_fu_98_p2__1_carry_i_3__0_n_9\,
      I1 => \out_pix_2_reg_213_reg[10]_1\(2),
      I2 => \out_pix_2_reg_213_reg[10]_3\(1),
      I3 => \out_pix_2_reg_213_reg[10]_2\(2),
      I4 => \out_pix_2_reg_213_reg[10]_0\(2),
      I5 => \out_pix_2_fu_98_p2__1_carry_i_14__0_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry_i_6__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_2\(0),
      I1 => \out_pix_2_reg_213_reg[10]_0\(0),
      I2 => \out_pix_2_reg_213_reg[10]_1\(0),
      I3 => \out_pix_2_reg_213_reg[10]_0\(1),
      I4 => \out_pix_2_fu_98_p2__1_carry_i_11__0_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry_i_7__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966969969669"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_3\(2),
      I1 => \out_pix_2_reg_213_reg[10]_1\(3),
      I2 => \out_pix_2_reg_213_reg[10]_2\(3),
      I3 => \out_pix_2_reg_213_reg[10]_0\(3),
      I4 => \out_pix_2_reg_213_reg[10]_0\(2),
      I5 => \out_pix_2_reg_213_reg[10]_2\(2),
      O => \out_pix_2_fu_98_p2__1_carry_i_8__0_n_9\
    );
\out_pix_2_fu_98_p2__1_carry_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17E8E817"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_1\(3),
      I1 => \out_pix_2_reg_213_reg[10]_2\(3),
      I2 => \out_pix_2_reg_213_reg[10]_3\(2),
      I3 => \out_pix_2_reg_213_reg[10]_0\(4),
      I4 => \out_pix_2_fu_98_p2__1_carry__0_i_13__0_n_9\,
      O => \out_pix_2_fu_98_p2__1_carry_i_9__0_n_9\
    );
\out_pix_2_reg_213_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_2_fu_98_p2__1_carry__1_n_15\,
      Q => \out_pix_2_reg_213_reg_n_9_[10]\,
      R => '0'
    );
\out_pix_2_reg_213_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_2_fu_98_p2__1_carry_n_16\,
      Q => \out_pix_2_reg_213_reg_n_9_[1]\,
      R => '0'
    );
\out_pix_2_reg_213_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_2_fu_98_p2__1_carry_n_15\,
      Q => \out_pix_2_reg_213_reg_n_9_[2]\,
      R => '0'
    );
\out_pix_2_reg_213_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_2_fu_98_p2__1_carry_n_14\,
      Q => \out_pix_2_reg_213_reg_n_9_[3]\,
      R => '0'
    );
\out_pix_2_reg_213_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_2_fu_98_p2__1_carry_n_13\,
      Q => \out_pix_2_reg_213_reg_n_9_[4]\,
      R => '0'
    );
\out_pix_2_reg_213_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_2_fu_98_p2__1_carry__0_n_16\,
      Q => \out_pix_2_reg_213_reg_n_9_[5]\,
      R => '0'
    );
\out_pix_2_reg_213_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_2_fu_98_p2__1_carry__0_n_15\,
      Q => \out_pix_2_reg_213_reg_n_9_[6]\,
      R => '0'
    );
\out_pix_2_reg_213_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_2_fu_98_p2__1_carry__0_n_14\,
      Q => \out_pix_2_reg_213_reg_n_9_[7]\,
      R => '0'
    );
\out_pix_2_reg_213_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_2_fu_98_p2__1_carry__0_n_13\,
      Q => \out_pix_2_reg_213_reg_n_9_[8]\,
      R => '0'
    );
\out_pix_2_reg_213_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_pix_2_fu_98_p2__1_carry__1_n_16\,
      Q => \out_pix_2_reg_213_reg_n_9_[9]\,
      R => '0'
    );
\out_pix_fu_135_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_pix_fu_135_p2__1_carry_n_9\,
      CO(2) => \out_pix_fu_135_p2__1_carry_n_10\,
      CO(1) => \out_pix_fu_135_p2__1_carry_n_11\,
      CO(0) => \out_pix_fu_135_p2__1_carry_n_12\,
      CYINIT => '0',
      DI(3) => \out_pix_fu_135_p2__1_carry_i_1_n_9\,
      DI(2) => \out_pix_fu_135_p2__1_carry_i_2_n_9\,
      DI(1) => \b1_val_read_reg_208_reg_n_9_[0]\,
      DI(0) => \trunc_ln110_1_reg_223_reg_n_9_[0]\,
      O(3 downto 0) => \NLW_out_pix_fu_135_p2__1_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \out_pix_fu_135_p2__1_carry_i_3_n_9\,
      S(2) => \out_pix_fu_135_p2__1_carry_i_4_n_9\,
      S(1) => \out_pix_fu_135_p2__1_carry_i_5_n_9\,
      S(0) => \out_pix_fu_135_p2__1_carry_i_6_n_9\
    );
\out_pix_fu_135_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_fu_135_p2__1_carry_n_9\,
      CO(3) => \out_pix_fu_135_p2__1_carry__0_n_9\,
      CO(2) => \out_pix_fu_135_p2__1_carry__0_n_10\,
      CO(1) => \out_pix_fu_135_p2__1_carry__0_n_11\,
      CO(0) => \out_pix_fu_135_p2__1_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \out_pix_fu_135_p2__1_carry__0_i_1_n_9\,
      DI(2) => \out_pix_fu_135_p2__1_carry__0_i_2_n_9\,
      DI(1) => \out_pix_fu_135_p2__1_carry__0_i_3_n_9\,
      DI(0) => \out_pix_fu_135_p2__1_carry__0_i_4_n_9\,
      O(3 downto 0) => \NLW_out_pix_fu_135_p2__1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \out_pix_fu_135_p2__1_carry__0_i_5_n_9\,
      S(2) => \out_pix_fu_135_p2__1_carry__0_i_6_n_9\,
      S(1) => \out_pix_fu_135_p2__1_carry__0_i_7_n_9\,
      S(0) => \out_pix_fu_135_p2__1_carry__0_i_8_n_9\
    );
\out_pix_fu_135_p2__1_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(6),
      I1 => \out_pix_2_reg_213_reg_n_9_[6]\,
      I2 => \b1_val_read_reg_208_reg_n_9_[5]\,
      O => \out_pix_fu_135_p2__1_carry__0_i_1_n_9\
    );
\out_pix_fu_135_p2__1_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(5),
      I1 => \out_pix_2_reg_213_reg_n_9_[5]\,
      I2 => \b1_val_read_reg_208_reg_n_9_[4]\,
      O => \out_pix_fu_135_p2__1_carry__0_i_2_n_9\
    );
\out_pix_fu_135_p2__1_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(4),
      I1 => \out_pix_2_reg_213_reg_n_9_[4]\,
      I2 => \b1_val_read_reg_208_reg_n_9_[3]\,
      O => \out_pix_fu_135_p2__1_carry__0_i_3_n_9\
    );
\out_pix_fu_135_p2__1_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(3),
      I1 => \out_pix_2_reg_213_reg_n_9_[3]\,
      I2 => \b1_val_read_reg_208_reg_n_9_[2]\,
      O => \out_pix_fu_135_p2__1_carry__0_i_4_n_9\
    );
\out_pix_fu_135_p2__1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \out_pix_fu_135_p2__1_carry__0_i_1_n_9\,
      I1 => \out_pix_2_reg_213_reg_n_9_[7]\,
      I2 => Q(7),
      I3 => \b1_val_read_reg_208_reg_n_9_[6]\,
      O => \out_pix_fu_135_p2__1_carry__0_i_5_n_9\
    );
\out_pix_fu_135_p2__1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(6),
      I1 => \out_pix_2_reg_213_reg_n_9_[6]\,
      I2 => \b1_val_read_reg_208_reg_n_9_[5]\,
      I3 => \out_pix_fu_135_p2__1_carry__0_i_2_n_9\,
      O => \out_pix_fu_135_p2__1_carry__0_i_6_n_9\
    );
\out_pix_fu_135_p2__1_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(5),
      I1 => \out_pix_2_reg_213_reg_n_9_[5]\,
      I2 => \b1_val_read_reg_208_reg_n_9_[4]\,
      I3 => \out_pix_fu_135_p2__1_carry__0_i_3_n_9\,
      O => \out_pix_fu_135_p2__1_carry__0_i_7_n_9\
    );
\out_pix_fu_135_p2__1_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(4),
      I1 => \out_pix_2_reg_213_reg_n_9_[4]\,
      I2 => \b1_val_read_reg_208_reg_n_9_[3]\,
      I3 => \out_pix_fu_135_p2__1_carry__0_i_4_n_9\,
      O => \out_pix_fu_135_p2__1_carry__0_i_8_n_9\
    );
\out_pix_fu_135_p2__1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_fu_135_p2__1_carry__0_n_9\,
      CO(3) => \out_pix_fu_135_p2__1_carry__1_n_9\,
      CO(2) => \out_pix_fu_135_p2__1_carry__1_n_10\,
      CO(1) => \out_pix_fu_135_p2__1_carry__1_n_11\,
      CO(0) => \out_pix_fu_135_p2__1_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \out_pix_2_reg_213_reg_n_9_[9]\,
      DI(0) => \out_pix_fu_135_p2__1_carry__1_i_1_n_9\,
      O(3 downto 0) => \tmp_9_fu_158_p4__0\(3 downto 0),
      S(3) => \out_pix_2_reg_213_reg_n_9_[10]\,
      S(2) => \out_pix_2_reg_213_reg_n_9_[10]\,
      S(1) => \out_pix_fu_135_p2__1_carry__1_i_2_n_9\,
      S(0) => \out_pix_fu_135_p2__1_carry__1_i_3_n_9\
    );
\out_pix_fu_135_p2__1_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(7),
      I1 => \out_pix_2_reg_213_reg_n_9_[7]\,
      I2 => \b1_val_read_reg_208_reg_n_9_[6]\,
      O => \out_pix_fu_135_p2__1_carry__1_i_1_n_9\
    );
\out_pix_fu_135_p2__1_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \b1_val_read_reg_208_reg_n_9_[7]\,
      I1 => \out_pix_2_reg_213_reg_n_9_[8]\,
      I2 => \out_pix_2_reg_213_reg_n_9_[9]\,
      O => \out_pix_fu_135_p2__1_carry__1_i_2_n_9\
    );
\out_pix_fu_135_p2__1_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \b1_val_read_reg_208_reg_n_9_[6]\,
      I1 => \out_pix_2_reg_213_reg_n_9_[7]\,
      I2 => Q(7),
      I3 => \out_pix_2_reg_213_reg_n_9_[8]\,
      I4 => \b1_val_read_reg_208_reg_n_9_[7]\,
      O => \out_pix_fu_135_p2__1_carry__1_i_3_n_9\
    );
\out_pix_fu_135_p2__1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_fu_135_p2__1_carry__1_n_9\,
      CO(3) => \NLW_out_pix_fu_135_p2__1_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \out_pix_fu_135_p2__1_carry__2_n_10\,
      CO(1) => \out_pix_fu_135_p2__1_carry__2_n_11\,
      CO(0) => \out_pix_fu_135_p2__1_carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => tmp_9_fu_158_p4(7),
      O(2 downto 0) => \tmp_9_fu_158_p4__0\(6 downto 4),
      S(3) => \out_pix_2_reg_213_reg_n_9_[10]\,
      S(2) => \out_pix_2_reg_213_reg_n_9_[10]\,
      S(1) => \out_pix_2_reg_213_reg_n_9_[10]\,
      S(0) => \out_pix_2_reg_213_reg_n_9_[10]\
    );
\out_pix_fu_135_p2__1_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(2),
      I1 => \out_pix_2_reg_213_reg_n_9_[2]\,
      I2 => \b1_val_read_reg_208_reg_n_9_[1]\,
      O => \out_pix_fu_135_p2__1_carry_i_1_n_9\
    );
\out_pix_fu_135_p2__1_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \b1_val_read_reg_208_reg_n_9_[1]\,
      I1 => Q(2),
      I2 => \out_pix_2_reg_213_reg_n_9_[2]\,
      O => \out_pix_fu_135_p2__1_carry_i_2_n_9\
    );
\out_pix_fu_135_p2__1_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(3),
      I1 => \out_pix_2_reg_213_reg_n_9_[3]\,
      I2 => \b1_val_read_reg_208_reg_n_9_[2]\,
      I3 => \out_pix_fu_135_p2__1_carry_i_1_n_9\,
      O => \out_pix_fu_135_p2__1_carry_i_3_n_9\
    );
\out_pix_fu_135_p2__1_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => Q(2),
      I1 => \out_pix_2_reg_213_reg_n_9_[2]\,
      I2 => \b1_val_read_reg_208_reg_n_9_[1]\,
      I3 => \out_pix_2_reg_213_reg_n_9_[1]\,
      I4 => Q(1),
      O => \out_pix_fu_135_p2__1_carry_i_4_n_9\
    );
\out_pix_fu_135_p2__1_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(1),
      I1 => \out_pix_2_reg_213_reg_n_9_[1]\,
      I2 => \b1_val_read_reg_208_reg_n_9_[0]\,
      O => \out_pix_fu_135_p2__1_carry_i_5_n_9\
    );
\out_pix_fu_135_p2__1_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln110_1_reg_223_reg_n_9_[0]\,
      I1 => Q(0),
      O => \out_pix_fu_135_p2__1_carry_i_6_n_9\
    );
\trunc_ln110_1_reg_223[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \out_pix_2_reg_213_reg[10]_0\(0),
      I1 => \out_pix_2_reg_213_reg[10]_1\(0),
      I2 => \out_pix_2_reg_213_reg[10]_2\(0),
      O => \trunc_ln110_1_reg_223[0]_i_1__0_n_9\
    );
\trunc_ln110_1_reg_223_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln110_1_reg_223[0]_i_1__0_n_9\,
      Q => \trunc_ln110_1_reg_223_reg_n_9_[0]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_buf_RAM_S2P_bkb is
  port (
    empty_n_reg : out STD_LOGIC;
    \bottom_1_reg_599_reg[0]\ : out STD_LOGIC;
    \trunc_ln311_reg_594_reg[0]\ : out STD_LOGIC;
    q0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    in_mat_data_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_2_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_i_23 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_2_1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    buf_1_we1 : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    address1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_2_2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_2_3 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_buf_RAM_S2P_bkb : entity is "sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_buf_RAM_S2P_bkb";
end sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_buf_RAM_S2P_bkb;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_buf_RAM_S2P_bkb is
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal NLW_ram_reg_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 92160;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "inst/Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_1_U/ram_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 8;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_0_i_24__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \ram_reg_0_i_26__0\ : label is "soft_lutpair98";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 92160;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "inst/Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_1_U/ram_reg_1";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 4095;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 9;
  attribute ram_slice_end of ram_reg_1 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_2 : label is 92160;
  attribute RTL_RAM_NAME of ram_reg_2 : label is "inst/Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_1_U/ram_reg_2";
  attribute RTL_RAM_TYPE of ram_reg_2 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_2 : label is 0;
  attribute ram_addr_end of ram_reg_2 : label is 4095;
  attribute ram_offset of ram_reg_2 : label is 0;
  attribute ram_slice_begin of ram_reg_2 : label is 18;
  attribute ram_slice_end of ram_reg_2 : label is 23;
begin
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => address1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ram_reg_2_2(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => ram_reg_2_3(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => ram_reg_2_3(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => q0(7 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => q0(8),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => buf_1_we1,
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => buf_1_we1,
      WEA(2) => buf_1_we1,
      WEA(1) => buf_1_we1,
      WEA(0) => buf_1_we1,
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_0_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_2_1,
      I2 => Q(1),
      I3 => ram_reg_2_0(0),
      O => \trunc_ln311_reg_594_reg[0]\
    );
\ram_reg_0_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_0_i_23(0),
      I1 => ram_reg_0_i_23(1),
      O => \bottom_1_reg_599_reg[0]\
    );
\ram_reg_0_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => in_mat_data_empty_n,
      I1 => Q(0),
      I2 => Q(1),
      I3 => ram_reg_2_0(0),
      O => empty_n_reg
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => address1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ram_reg_2_2(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => ram_reg_2_3(16 downto 9),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => ram_reg_2_3(17),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => q0(16 downto 9),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => q0(17),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => buf_1_we1,
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => buf_1_we1,
      WEA(2) => buf_1_we1,
      WEA(1) => buf_1_we1,
      WEA(0) => buf_1_we1,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => address1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ram_reg_2_2(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 6) => B"00000000000000000000000000",
      DIADI(5 downto 0) => ram_reg_2_3(23 downto 18),
      DIBDI(31 downto 0) => B"00000000000000000000000000111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_ram_reg_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 6) => NLW_ram_reg_2_DOBDO_UNCONNECTED(31 downto 6),
      DOBDO(5 downto 0) => q0(23 downto 18),
      DOPADOP(3 downto 0) => NLW_ram_reg_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => buf_1_we1,
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_2_SBITERR_UNCONNECTED,
      WEA(3) => buf_1_we1,
      WEA(2) => buf_1_we1,
      WEA(1) => buf_1_we1,
      WEA(0) => buf_1_we1,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_buf_RAM_S2P_bkb_25 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_2_0 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_buf_RAM_S2P_bkb_25 : entity is "sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_buf_RAM_S2P_bkb";
end sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_buf_RAM_S2P_bkb_25;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_buf_RAM_S2P_bkb_25 is
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal NLW_ram_reg_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 92160;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "inst/Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_2_U/ram_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 92160;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "inst/Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_2_U/ram_reg_1";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 4095;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 9;
  attribute ram_slice_end of ram_reg_1 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_2 : label is 92160;
  attribute RTL_RAM_NAME of ram_reg_2 : label is "inst/Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_2_U/ram_reg_2";
  attribute RTL_RAM_TYPE of ram_reg_2 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_2 : label is 0;
  attribute ram_addr_end of ram_reg_2 : label is 4095;
  attribute ram_offset of ram_reg_2 : label is 0;
  attribute ram_slice_begin of ram_reg_2 : label is 18;
  attribute ram_slice_end of ram_reg_2 : label is 23;
begin
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => Q(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => ram_reg_2_0(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => ram_reg_2_0(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => q0(7 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => q0(8),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => Q(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => ram_reg_2_0(16 downto 9),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => ram_reg_2_0(17),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => q0(16 downto 9),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => q0(17),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => Q(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 6) => B"00000000000000000000000000",
      DIADI(5 downto 0) => ram_reg_2_0(23 downto 18),
      DIBDI(31 downto 0) => B"00000000000000000000000000111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_ram_reg_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 6) => NLW_ram_reg_2_DOBDO_UNCONNECTED(31 downto 6),
      DOBDO(5 downto 0) => q0(23 downto 18),
      DOPADOP(3 downto 0) => NLW_ram_reg_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_2_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_buf_RAM_S2P_bkb_26 is
  port (
    \trunc_ln311_reg_594_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \tp_1_reg_609_reg[0]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \mid_1_reg_604_reg[0]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_2_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2_1 : in STD_LOGIC;
    \src_buf3_2_reg_717_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \src_buf3_2_reg_717_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \src_buf1_2_reg_705_reg[23]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_buf2_2_reg_711_reg[23]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    we1 : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    address1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_2_2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    d1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_buf_RAM_S2P_bkb_26 : entity is "sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_buf_RAM_S2P_bkb";
end sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_buf_RAM_S2P_bkb_26;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_buf_RAM_S2P_bkb_26 is
  signal buf_q0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal NLW_ram_reg_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 92160;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "inst/Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_U/ram_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 92160;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "inst/Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_U/ram_reg_1";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 4095;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 9;
  attribute ram_slice_end of ram_reg_1 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_2 : label is 92160;
  attribute RTL_RAM_NAME of ram_reg_2 : label is "inst/Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_U/ram_reg_2";
  attribute RTL_RAM_TYPE of ram_reg_2 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_2 : label is 0;
  attribute ram_addr_end of ram_reg_2 : label is 4095;
  attribute ram_offset of ram_reg_2 : label is 0;
  attribute ram_slice_begin of ram_reg_2 : label is 18;
  attribute ram_slice_end of ram_reg_2 : label is 23;
begin
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => address1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ram_reg_2_2(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => d1(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => d1(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => buf_q0(7 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => buf_q0(8),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we1,
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_2_0(0),
      I2 => Q(1),
      I3 => ram_reg_2_1,
      O => \trunc_ln311_reg_594_reg[0]\
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => address1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ram_reg_2_2(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => d1(16 downto 9),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => d1(17),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => buf_q0(16 downto 9),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => buf_q0(17),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we1,
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => address1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ram_reg_2_2(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 6) => B"00000000000000000000000000",
      DIADI(5 downto 0) => d1(23 downto 18),
      DIBDI(31 downto 0) => B"00000000000000000000000000111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_ram_reg_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 6) => NLW_ram_reg_2_DOBDO_UNCONNECTED(31 downto 6),
      DOBDO(5 downto 0) => buf_q0(23 downto 18),
      DOPADOP(3 downto 0) => NLW_ram_reg_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we1,
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_2_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\src_buf1_2_reg_705[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(0),
      I2 => q0(0),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(0),
      O => \tp_1_reg_609_reg[0]\(0)
    );
\src_buf1_2_reg_705[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(10),
      I2 => q0(10),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(10),
      O => \tp_1_reg_609_reg[0]\(10)
    );
\src_buf1_2_reg_705[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(11),
      I2 => q0(11),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(11),
      O => \tp_1_reg_609_reg[0]\(11)
    );
\src_buf1_2_reg_705[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(12),
      I2 => q0(12),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(12),
      O => \tp_1_reg_609_reg[0]\(12)
    );
\src_buf1_2_reg_705[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(13),
      I2 => q0(13),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(13),
      O => \tp_1_reg_609_reg[0]\(13)
    );
\src_buf1_2_reg_705[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(14),
      I2 => q0(14),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(14),
      O => \tp_1_reg_609_reg[0]\(14)
    );
\src_buf1_2_reg_705[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(15),
      I2 => q0(15),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(15),
      O => \tp_1_reg_609_reg[0]\(15)
    );
\src_buf1_2_reg_705[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(16),
      I2 => q0(16),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(16),
      O => \tp_1_reg_609_reg[0]\(16)
    );
\src_buf1_2_reg_705[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(17),
      I2 => q0(17),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(17),
      O => \tp_1_reg_609_reg[0]\(17)
    );
\src_buf1_2_reg_705[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(18),
      I2 => q0(18),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(18),
      O => \tp_1_reg_609_reg[0]\(18)
    );
\src_buf1_2_reg_705[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(19),
      I2 => q0(19),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(19),
      O => \tp_1_reg_609_reg[0]\(19)
    );
\src_buf1_2_reg_705[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(1),
      I2 => q0(1),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(1),
      O => \tp_1_reg_609_reg[0]\(1)
    );
\src_buf1_2_reg_705[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(20),
      I2 => q0(20),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(20),
      O => \tp_1_reg_609_reg[0]\(20)
    );
\src_buf1_2_reg_705[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(21),
      I2 => q0(21),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(21),
      O => \tp_1_reg_609_reg[0]\(21)
    );
\src_buf1_2_reg_705[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(22),
      I2 => q0(22),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(22),
      O => \tp_1_reg_609_reg[0]\(22)
    );
\src_buf1_2_reg_705[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(23),
      I2 => q0(23),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(23),
      O => \tp_1_reg_609_reg[0]\(23)
    );
\src_buf1_2_reg_705[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(2),
      I2 => q0(2),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(2),
      O => \tp_1_reg_609_reg[0]\(2)
    );
\src_buf1_2_reg_705[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(3),
      I2 => q0(3),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(3),
      O => \tp_1_reg_609_reg[0]\(3)
    );
\src_buf1_2_reg_705[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(4),
      I2 => q0(4),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(4),
      O => \tp_1_reg_609_reg[0]\(4)
    );
\src_buf1_2_reg_705[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(5),
      I2 => q0(5),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(5),
      O => \tp_1_reg_609_reg[0]\(5)
    );
\src_buf1_2_reg_705[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(6),
      I2 => q0(6),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(6),
      O => \tp_1_reg_609_reg[0]\(6)
    );
\src_buf1_2_reg_705[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(7),
      I2 => q0(7),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(7),
      O => \tp_1_reg_609_reg[0]\(7)
    );
\src_buf1_2_reg_705[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(8),
      I2 => q0(8),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(8),
      O => \tp_1_reg_609_reg[0]\(8)
    );
\src_buf1_2_reg_705[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf1_2_reg_705_reg[23]\(0),
      I1 => buf_q0(9),
      I2 => q0(9),
      I3 => \src_buf1_2_reg_705_reg[23]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(9),
      O => \tp_1_reg_609_reg[0]\(9)
    );
\src_buf2_2_reg_711[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(0),
      I2 => q0(0),
      I3 => \src_buf3_2_reg_717_reg[23]\(0),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(0)
    );
\src_buf2_2_reg_711[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(10),
      I2 => q0(10),
      I3 => \src_buf3_2_reg_717_reg[23]\(10),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(10)
    );
\src_buf2_2_reg_711[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(11),
      I2 => q0(11),
      I3 => \src_buf3_2_reg_717_reg[23]\(11),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(11)
    );
\src_buf2_2_reg_711[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(12),
      I2 => q0(12),
      I3 => \src_buf3_2_reg_717_reg[23]\(12),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(12)
    );
\src_buf2_2_reg_711[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(13),
      I2 => q0(13),
      I3 => \src_buf3_2_reg_717_reg[23]\(13),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(13)
    );
\src_buf2_2_reg_711[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(14),
      I2 => q0(14),
      I3 => \src_buf3_2_reg_717_reg[23]\(14),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(14)
    );
\src_buf2_2_reg_711[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(15),
      I2 => q0(15),
      I3 => \src_buf3_2_reg_717_reg[23]\(15),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(15)
    );
\src_buf2_2_reg_711[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(16),
      I2 => q0(16),
      I3 => \src_buf3_2_reg_717_reg[23]\(16),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(16)
    );
\src_buf2_2_reg_711[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(17),
      I2 => q0(17),
      I3 => \src_buf3_2_reg_717_reg[23]\(17),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(17)
    );
\src_buf2_2_reg_711[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(18),
      I2 => q0(18),
      I3 => \src_buf3_2_reg_717_reg[23]\(18),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(18)
    );
\src_buf2_2_reg_711[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(19),
      I2 => q0(19),
      I3 => \src_buf3_2_reg_717_reg[23]\(19),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(19)
    );
\src_buf2_2_reg_711[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(1),
      I2 => q0(1),
      I3 => \src_buf3_2_reg_717_reg[23]\(1),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(1)
    );
\src_buf2_2_reg_711[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(20),
      I2 => q0(20),
      I3 => \src_buf3_2_reg_717_reg[23]\(20),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(20)
    );
\src_buf2_2_reg_711[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(21),
      I2 => q0(21),
      I3 => \src_buf3_2_reg_717_reg[23]\(21),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(21)
    );
\src_buf2_2_reg_711[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(22),
      I2 => q0(22),
      I3 => \src_buf3_2_reg_717_reg[23]\(22),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(22)
    );
\src_buf2_2_reg_711[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(23),
      I2 => q0(23),
      I3 => \src_buf3_2_reg_717_reg[23]\(23),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(23)
    );
\src_buf2_2_reg_711[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(2),
      I2 => q0(2),
      I3 => \src_buf3_2_reg_717_reg[23]\(2),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(2)
    );
\src_buf2_2_reg_711[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(3),
      I2 => q0(3),
      I3 => \src_buf3_2_reg_717_reg[23]\(3),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(3)
    );
\src_buf2_2_reg_711[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(4),
      I2 => q0(4),
      I3 => \src_buf3_2_reg_717_reg[23]\(4),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(4)
    );
\src_buf2_2_reg_711[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(5),
      I2 => q0(5),
      I3 => \src_buf3_2_reg_717_reg[23]\(5),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(5)
    );
\src_buf2_2_reg_711[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(6),
      I2 => q0(6),
      I3 => \src_buf3_2_reg_717_reg[23]\(6),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(6)
    );
\src_buf2_2_reg_711[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(7),
      I2 => q0(7),
      I3 => \src_buf3_2_reg_717_reg[23]\(7),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(7)
    );
\src_buf2_2_reg_711[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(8),
      I2 => q0(8),
      I3 => \src_buf3_2_reg_717_reg[23]\(8),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(8)
    );
\src_buf2_2_reg_711[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \src_buf2_2_reg_711_reg[23]\(0),
      I1 => buf_q0(9),
      I2 => q0(9),
      I3 => \src_buf3_2_reg_717_reg[23]\(9),
      I4 => \src_buf2_2_reg_711_reg[23]\(1),
      O => \mid_1_reg_604_reg[0]\(9)
    );
\src_buf3_2_reg_717[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(0),
      I2 => q0(0),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(0),
      O => D(0)
    );
\src_buf3_2_reg_717[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(10),
      I2 => q0(10),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(10),
      O => D(10)
    );
\src_buf3_2_reg_717[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(11),
      I2 => q0(11),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(11),
      O => D(11)
    );
\src_buf3_2_reg_717[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(12),
      I2 => q0(12),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(12),
      O => D(12)
    );
\src_buf3_2_reg_717[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(13),
      I2 => q0(13),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(13),
      O => D(13)
    );
\src_buf3_2_reg_717[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(14),
      I2 => q0(14),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(14),
      O => D(14)
    );
\src_buf3_2_reg_717[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(15),
      I2 => q0(15),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(15),
      O => D(15)
    );
\src_buf3_2_reg_717[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(16),
      I2 => q0(16),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(16),
      O => D(16)
    );
\src_buf3_2_reg_717[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(17),
      I2 => q0(17),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(17),
      O => D(17)
    );
\src_buf3_2_reg_717[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(18),
      I2 => q0(18),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(18),
      O => D(18)
    );
\src_buf3_2_reg_717[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(19),
      I2 => q0(19),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(19),
      O => D(19)
    );
\src_buf3_2_reg_717[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(1),
      I2 => q0(1),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(1),
      O => D(1)
    );
\src_buf3_2_reg_717[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(20),
      I2 => q0(20),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(20),
      O => D(20)
    );
\src_buf3_2_reg_717[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(21),
      I2 => q0(21),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(21),
      O => D(21)
    );
\src_buf3_2_reg_717[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(22),
      I2 => q0(22),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(22),
      O => D(22)
    );
\src_buf3_2_reg_717[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(23),
      I2 => q0(23),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(23),
      O => D(23)
    );
\src_buf3_2_reg_717[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(2),
      I2 => q0(2),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(2),
      O => D(2)
    );
\src_buf3_2_reg_717[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(3),
      I2 => q0(3),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(3),
      O => D(3)
    );
\src_buf3_2_reg_717[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(4),
      I2 => q0(4),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(4),
      O => D(4)
    );
\src_buf3_2_reg_717[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(5),
      I2 => q0(5),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(5),
      O => D(5)
    );
\src_buf3_2_reg_717[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(6),
      I2 => q0(6),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(6),
      O => D(6)
    );
\src_buf3_2_reg_717[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(7),
      I2 => q0(7),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(7),
      O => D(7)
    );
\src_buf3_2_reg_717[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(8),
      I2 => q0(8),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(8),
      O => D(8)
    );
\src_buf3_2_reg_717[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \src_buf3_2_reg_717_reg[0]\(0),
      I1 => buf_q0(9),
      I2 => q0(9),
      I3 => \src_buf3_2_reg_717_reg[0]\(1),
      I4 => \src_buf3_2_reg_717_reg[23]\(9),
      O => D(9)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
P3MpRSaIJweabAL+7u+Fz7xhZbloIYwgBSk7v0HeDosX5tbm5oTeHFTHumZ+GbN8p1+IgWo0UThp
WdTtaXunP+zbvmkc4vIj2gcO2CNpo8cePcGSYhYd6XK62oY/3ZJACaoEWhFgsIZiQxS0L4IgYkVW
dr8Pe59bXFPXbgvbMYE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
vzSFjgaZN+/0dcoOUPyaPxjX2dO9UeXzB7wMdKSC08TfCClOqQo+cYSn6RjlMfeQHjy87StG6fKn
vbNQ38X75aZEMH53zj79492fgPf1U1ekebBeiWc7Hz/MpY8gcgk3zPbd74F/iiqd74KdyuiDCG1f
pLLwhPOjW2vL4wbrk3lYzSPETriQBkEEmZamaryZaWyC3W/d1z/jcIr+le2bHSdSmEJcpOz1SQNI
xJeu7HwVfN0XyvfCcoVG4JSwv1nBrC5JfjmO/mElHKkwXC+RS8MvkIKoTAoggz3Tz+NtC+UKwvEv
Aq7K0MiZk5QWeRCbFlEwNT8OxuS1ENcrV/aMDQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jlgKPqWPbSNipbOPn8lu/KaHftQgf03S+T8cHGgkncOebH1PsFpwrLodQ7eFAjHDgwwOZyyVwZNJ
MPfD296myhQihNCReBBguV+XkVfxxwbT7EmscuyetqKsGGrZTxIrOw/LRuc568zgr8YWfceFivHq
9ianEmBmw2+mlQ9EII0=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YwUhyV17kwZLuXGky8ffva578ls6MMeDHpamuxROJ+FI5k7tyHm0jX30oRMaPwCW0ysjeztMa6HG
HNUTa9JjxgskazHcH0Sz8ufGGwkf8i2FaI/JQk3AHFysF8C1mvzLWywk/Gp+uqpHyT51euKqW6Pd
XcMAe2U7iBv7cSu/Fsyx8sQvyvO5Kz6PI3/wWWtQwszG5T0bCpkeMPaJy8Bhl/EOcgzQhthJbK0D
jC8DKixtC3wdfz1r/6/RqyJY4MMrP4weX02A4l2fdE55lWxK7nReMoC1QjcPIzQ+EVubUA2r+eWO
yW/gjq4T9QZFsKdyKe247ytZj3cVMsX13iyObg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
d9LQIZLZiqCzsAdbgc3q70D6JAx3iFNU4XAPi3DoZgcEy7hy/57Nz0AeRaiLGkM1cyMlFqegAjdj
ZxRZKJFB1msP0D9d9A+akrHfR4d3+ocVPm/YxkIeAlXlRA8Exd8AQL6ZbY6whZ/qD6RtsB1Vc0Fg
3v55FLuhAFFShIvElH5+mgNY08JfpU0HThTBpvgnqgQqQC3YgZsR8c0XUQ1oa91GoftGRrVJaaRZ
/m4RYVc3UVoPfrn33bGARL8LJfVuYoj6CU7cjmJgtwr2gtyRpA8S75acr0+fEhdGAAoYtibbPXqS
YeMoFZ1vLBypegYgQ4Gwis6YGmOQf5xA0EWzIA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Dgmm86sWBI+qtVERbgOk8gfAmyW8D0wmNQbWgbih26pyAC5N0CC7tdJGkULnoeXp8N+ku0A5KnYU
wjWFW121G5BitiFm48r+mOd9/YeCLlvnasw3rSEqORiiPPtOIdkE7tzjrZCCy2bbpK26+rTeKa3P
7CFoFEELVlx6ChEQ2xofthHTJQNLLPhReR9ofyGWgkJ1/m00TXDbTsejQ54zfJEMwL1QtP+kBmVF
pcegNtHoDGBlQ1sIqaQjt+5XF19nbu1QJr1sZO3wuA+i1oKnoGNclHBfeVwPSVEkHJ1w8HiJwXAZ
8AX13+9XMnLyh+FmXL+/pj0fS/H/h5/vZBExbw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
VwxbY89a7QOZebPMPVuxbaX3AV7xdxnnz5RfSZX+b2jv1+nSNFBNUtQSsCXIxllsIVFomp58uZN4
l+vIc5DV/BbDuyIK1L1PvinS9JUW9frcwroJiZaN0az23iTtiPY4KsG0ytwBN7luDm8fVO+6AD+E
k/ikBIcJWYs87UQQ+d+uN6G12Yo5HMsanVKRZVqZvgqCvywMW6GYVaI1PYS1UhcNSO0ZY5zmQws2
oEVAUS5VEIHV4H/tVB3XwxQcD55v6zEqPKs+CYFtQOrpuro4U/TGKV7/JT+Tkkr6Y1AP3L55Gv2h
mYdv4bCfiVB4xTFZMyj39mBVKybyvK5nDetsZA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
EXDvJqjr6XWpksrH9h/nyutYf0lia/zUqKzypHS04UdNcC3L4VjAIJroxDgGq9qSEXi53tRod6Cp
Bcp+BMjfGRz+XcsfrFVjdz8ITGJHxvXS49eFsDkD9SLs8QENklUVsdjtc0T+TKx6FwXF8MyrNu08
OR6J24TVqh9OJ3XN6RWsFH9H4KwDphGizPvFa2rAkBYBwivOWrM4EfQJEStQNLAkykQAC3DDL5B5
SwfCcqFoicavbCCSlvGLoB1qfbwOnFUJE1xoArrRslpS7MXg93RrL7u4kFlwsqhXJILvwbKkpt+t
o9TkoIrvi4v48T/gxt8CwSSu6vzm5cVRz/KAu6AD36G+ZMCO5GoHRrJfmVSo4KSfp+01qr2ev+B3
QQ4fbedspuYlQAqTXrZpeMt1lrUdtNSCnZkq3LFzIZ2tof3d5OBJxMR2ASEfUkxu4g00c2vEXK+D
NRcFaxO5XRhiRKwtXzhoi4mnaU6UzM79VvE3/PZRzdb9aGh0KydxYYIn

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ag9qqdOrnJS8I8s2i72GsgjZhkGsIZAsL961p8s/FqICSpWp5jdFnqN5gmu+nwX363gkvhBk5d6N
jvdC25WkzA01X1ZBDkVamo/1hQr8SKkb11WFdb/Ny89SIWb9xqnxyZJjEPqhwEAFAZRmK+sASwb/
nvNjapvs7XgMOFnfhczYhWsYzJI3JmI/JPl+3du6PKLk+bOYbf/RS4mZ+9TlhX6QxdlZXfQvcdP9
OqK283777INDCL48RwVnohNX8JTVrFmIQNs0AMhtr1kVqEv/jr4SuFUfpEk3XnWNo2JWzrYguFe0
0Ndn5sC7g1ZJmZNcEAOXWZ/cukIqJR4uZoiMeA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
VO/ndEVk5yRczgZkOAMTj962kOZrFErXNpszDgqMtLeumWqh12NDfd4DMkZTKChYOJQb/2oM+cde
P50N9AnOumXLfcBWZ55XGHV7LOt049MxMPdCmgRHrW082mZIvoN26PPCXpgWT0YwpV5/o5gi+/OA
zzwoeFTjfEUzFkEDqlb02hRsLdde89yqyTpS2/ZlNHI56XYdqGIbUaSpU0tZaeq5NHrj6bB94Nm0
uB8TbNmSCqcd23OjI21+raw3YLg2H+h7xm7aW/K5/RifM4HWUPQGrMWum+iGsSJt6dGhv/3d5K5i
fZl98MF4LKHnEJeL4KVGS6aJELNdekyVX5bXKA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
wSTzxeEeZ4s5ub7v2upzzIKo+vJn4qUkWKvtfOrR5UyY5zgAlZScTOOyDOE5xcaTB6/9Snp2V4qh
usx/tZsWUGhLz0KTZGOupT9IenrHN5dcl/NgProLOHBzVsk76ZV7XsmI2v9+sk5dAUmU7g747yfq
BA0raCU8EqGQl9eZ2lBM2OTnw51o4eM7N287mHbffcL2jsk5k8GHYXsa2sXyq6b7X+AE8r82qdrE
pzjMUXeEklM4KzPkBWUYo8ItAEDhLTfTmK+kcuy3IkEhT0Mcn38vtrrblf2pSUmEC2E1DI2kOZkQ
bmXw06FsQTOKelz1xFFIWAR6/W1+QEpd7Kt54w==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 93216)
`protect data_block
2OJF+ks/9DY5CWuQ2pG2XilEBeVox77XGrLJW6yjeOXtlU993xt2eKPxt5UHQqmMzSvbvl+W3VmC
KsZb2VOlFbSVb3Aw2dTM770uCUHPFlP5Fqz3bfgr7aZ9hITQOCt6VR/pUJjZxiFJkO3yZnEzg86T
EJqhzljgDOCIqTJYA5sG28pNImhmVdImPPLhUUMeOo0H9f1uKZX6Ig40W4zc0fLUTKIg9vHnQP8q
Mr9puk1djbzUoFV1d6v8QFEwLaUh36K8epbJz2USr1LYSPDMxxpdGhtghetAcjn8VR4q5llMAW8m
049+rju5DaVP/4F0RhcVDH7tYGHGnoe31ZDCtL9iQKCJ4H4babZtueKpMJG4PjoC6PDv5Ihf0lRW
5NUgJ3Cnj9gCMrTXKBKuVYDV7C1PPO2po7PFdPvo/CBji+uJCmc9qmQxekT7PgL0g7oI6N3l5s9j
1uJq1SN2fuZQ/HC1M9pR5cuh9ohOm/yb050oy2KlSfFxGzBihrnkQMRFNJg6QA//NefCjfygHB0x
olwBuWtydJVuRk8MNH1TQjB78t1le+ebiqdwk8lk7EuVZ4SNXvlFQ5hx0KmtHHmjGMyJ1JkzWWDF
C45+yfmhwAnKOXBnC5X0e9839kxM0nO9BkqXpdbFhf24bJCqNOMJ0Sz0gVGZE6so4YrtBwtpqIBS
TDLEVzkxWlezF98C0UhmO9unrZWp8rHBaXUJO6TDdS83B6e9SAI4d44e97qr5OT6ps4mKoLjFLD3
QDw8Oqzre4AKHBvGv/Q427pnu/PpoAVpqt93EeQCtMtXumiqeNtlsWl4CWFzczUKfwkLeENI9e4I
cjD+jjTKLwWCE4WRV6hJBR7TVB/U3OO8etU0OvkvfOiFRrm+pT/lBP0u/bGZvQTbUDPElcwV33+H
7CUjYeHBT8KMA7WxcHC2P0l0sqw9pqliSAi9fEPi0n519joegs39YVLLu7Qynt2yIGY6B3PhrPRG
fD/CkhAI82RTu6iNyQo2mNynwhYFbzqA4NWK72+x54EoFnLVfleR4lWzu3GYDgMqHpOi7NBO0ot7
+xSD6dtrNTL5ErX3ZBW36sX5RatL00vTOVLoy8DWvviKjvDaoONNi7pmaYhPBm4bc6rKpBQ7RTvN
dqU3QMQMu4X7bZaUju/esynS63aYhEHcmAjGYyvwLx++hcXAustHhzdMAqjLmVArkr4TiwSr/uXz
LPKDhRZ6SrSH5qFpn2qn1luWJHU8ZNyy9T0QGpCMV8JaLD2zxgQ6Gb0dgx+WBqwpBsSpyUi19o+T
Zd4Gkfw/UXzUAR6d9B78MswpD0y7Qf91+W7O9aGLr8WqZCyXDyJ0Wpl/y1sWFDD5ql5pulF4+pG2
wOArQyQzuSAtS1PAnPstfqSJ+jDSj9dl+du8HKGCVRtRCZc1uZ3OdUVdUukDxfpWBmHSPYtQAHL1
n9+FJUYtk58dbEORuYcTJCMwuD7QenNiHEHelT/UOHLsxepsdlgJLM0AjgyBFaqzV3MSp8GcraRl
RrL35CS08mTBm9KlsVEx/ZtTGoPoz/yvbYXP9/JElekq4WZq/6z4JyjjLcj/C2so2tp+V2R3l2nW
g8lj2nUl+YuYOz7uAbmVc93awmqLauukxubiTKhHBQGVG60XQ/nY2uwJizJai2anOjiWAAJDarCT
jpKz3vLQ8K3RqLTDEfy+hIlseTwlQkMOdOS+fcg7o8pefSlIKDuVKwl6ql5mz90MqF0U51s1AWSF
N46tvw2Tr+mE8GiWCdp64D8xIlYFpz0cR/Hn1KnlpvkIWOUjbAZf2CAcYv1UKz3j0wSXsPNR5Nxz
ZRQOfHmhPmvLRpm64kk+YM4QZ6IDIVNY2UpBY26sqHXiUTQE4s4XJ3Ziu/oktCjQAm7/0ZA29h2C
1CL1TJM6Re65O7ZkvpUAcnN43L9NNx+PlcbnAup552FnvO36AX5Ocl3Z360f6pDR9lMT8E6dEhVE
tBqkFom1pzYkBPnW/bRK/2ivJa4YNHiFa6VIeCVe6UzllIK3WcYG+adg7wv+xTZLbC4RD/5vV6dp
mNg1nZMuRVeIbDjngHqDxc4iAmlWON6tUbyU9Hbpj1Ybj3FLgDwnFWHngHE8BXpQk4CAOZzqS2Av
hIr1CzkVZPkpPeNaCpvqjxO8tGpC+mbwWWbkjTaE3944mbvlhKUgL9qp+WaYUreT9F2rPy7Qa2Cf
xPKErYZZn3zandj7u5qXd/6UG03rLqu2vqHHezfpOf/veETxMfF8EZ1reZz/zD7AIVDfFFVLYKl2
YVQnQ/yuL4wCbd8abbRHalSCcZjz0AcHgtkU2l5IYMLlxc/AUv1YO0FD7q+8npmu0H8w6BGBlU4T
MQgv65apXILDkK6zXE62Gx0oPMxmtFyuuJRSlC8Axn2Tru4f7LOZtUZiZ2FuzD/S6YWYedBJ97ES
F/A4I4g5B+eJfVssaXUUKfdJgx4/4u4J0qb4sNH4s92/6L0S6R3MIah9K78rX9PBwbifEK18Au5L
Yk1oEo5sQbGPYtTBoN6oYdQGG6byoXzQU4I/QwXzyQHD6CLxrZdzzx8sxNAXhZ1lFhm2XtSfqnjF
6S8g4VV+wVNtWhfp0vUo94TuaMI8sz2u9JqOWhO5W0SHrb7T8GWVqt0HopAZV19YggLAYCca+gfG
9ITGAKdChf6/6fai+V4EV2C9nSQtu4MnWLBGKWjId8TE5+K3Aj1AFYccyZ7U3b0IHfx4RMd8dAZ5
NB0OS6VM5FB2l4ir0plYmHccBeGUXBxS4ug56qkd4hQ7eetj34+ZcvSNYBLPCNPwxJhC6ETkitGB
BpZxi86Cvr8ZL19vrlBgAf8UkGqhTSRasl9CsoS6z7r3xnKuUf+pOo3IW39vgSd5k8b7vxawAvzI
oJTnmHiCuaKSm/zW2cF7djWKvW0xRoxobfLW+DE4hu97iB+KScZww2Wf3nbNnKSZjCkn16+sDgdv
xQeHh58mFRSqSllvWVxIDaHMvqnGTDFnhr8Obx2TfZcpX14HBxad8zHqMfdoVU+BHkNLXolgnz+4
habHshI80pbgQ52EIjqVgCIKL1rGwizgSc+G8/ENbTKjigJVcF+TBvf0aJg4vR2nRJ2S8DdVxWdW
6S3VSl1GVMe/oxdjROmJwLeLKhBa7skJ6IRlEXQMyHwqXtCBR+37GsgHm7Rk4Eko8YXym6DOxjdN
9OH0E2vwhxDVXZp+Z2FHLoB38yGA9v+MpursPlITJTVbNbSusILD4v18J1KpvzNrmuBu7X6E+4ji
bs3pJg898Evo6Qd3BCGjMqI8qDKUJ22o+QoUD30TWYK2uHaVPHzqxfzZXA4Nd9zsWEYF6AR9AZCc
UwUWIRGYf7Lvhbv0qJobdI/0458hgtcLDpmWKDA3YHuPC2LxOBbnpr4jaAWLIlpDCFgR6/nRk4eZ
Qv8ymwaNAl3zrJnL2yrYPqJWAF0lS9ZIEdwle9S/iLi1rAyo6IzkvJsgasC+m+We8miOHiMMxRL0
C5kgmG6josU85mO+//pp5fiN4B0e5LQZGwrcHV2qJ5/I9ehWPDMpRuJSWhBOUSB9xTmq2lwJFnB9
4r46wxVxpMVNDGBjQ6mYt29PLcy8D0IERdHwn7I2bkzndXQEWLUbt1pCu8bBg5T8CS4c0uiSy9To
26IUTm/ytlQ+Ej7u7YixIGKomfndZZboJjGbqZfZUqR9mecjxI5JJTXSlo+IY3bzoOzuWP0ICMu3
pEyE3LWfB0u2ExdPIiP6mpzPmkFgZGIZ1KbIwK43v4B+/eS6otJSAmVEYamkbiRGWePTOUvYkICl
Sp8/ybCEoIwx3U5Q31Qy5KD/64xpmGGpMoS0ciryhqHmmbZ95f2jhOF1WyxLWpOL0ECOSEm2CZ7L
DFhpkVTljNmIcajf6UFUO9Vj8NwNhu6VmpDdrwY8icBgZsgJhckSU7Rjt6YTdxU0kXUX+FS9jq8D
ZC3qoGQOJypME9vGdQSiEtulfV6lLZrYnE4mYDNiZmWFvsbHd1ji0QPUO2PmsgQikMi/ckLB5Xq4
VSW6nYfCQjrrGGLkPc3d85sGO8pXGIIXGC1cjxQ19mDpIZx/xzo9Ly3sOi6/rVyBiMZjLWXPxQ2+
dF2qFuDZGll01CqaC1N2tKw43C5DuzILFQ3mzDrErAH69yk9JIUCI4PQQkSFAQS3pn+BmDCslW/4
aLSUt0QfKrTh5ddGKTpoCM1+6QlVK7rUvZ275FgTT5PORkH6Q3k5SerN4VpUoKY6QTgR2Pov4YV6
6frYrUDCsGRt5aYm0y/DNb+MTbhsqbRGMoLG6lgwwO1HhtheXmzgZKMGFyDEUyjwHNxWLkIn19Iq
WDtEEbiCCfYUGGc38TYKR/LLHtjejYgSND045QC4urZayuvC4dgOCrZuNFYbGBYiWUTJRg6KeqCD
lShP4AchFaJVvUBosHgvj10uAMnx7qcznRXhXjFzPHhiFKnio9YbHlGKRpa2oynDW11Rpahh2Gqj
WeQBPT9cLIlusLKClNFJhrGt9qPTNrwq1lP6THjbGH2kzgckkPj9DWBBQretPDIqwERu54iMjaou
9KojgKECi8MAVzNkgXajNnGg6CN+u0EZ4aFkpVuzz5HbG43TdYy81AYbrST6wi8Barur3p9rDM4R
ixU395LO1WJ01MGtpfJ7DrO/uq+Esd+Kafd9dBuMlNxa05HsbT3apgppBFeRZawJbflyrW+JotHS
Y6blTw9uhzKq95WFh/3fusjCSfeZ92lxkk+J8iO8YIi5ZwbQFuz3M8cDFx475prz9pm5wYQ1YC6d
4gqLhwbWH4JMkg3HIYoX4uBNwFAwXopkbSNHrtIgmwZ4awo/uKBU0ciQGS5S8ls2CEuE9QFE5Wly
AWlouVBDO0PPTdue79mtLLOzx5zi7/mJ6nmk8JR+gbP/XJTTOsytPoLnrTEFRh5HvLrQGjVjZBvC
/zcyMAuiiaoGb+kNhVqTmDinE8nguL3hx1a0puBQIzchXeGyU2VnvA/BNJgyvgrFBLMsWMpOMYmY
hIyX9hFz5hBa3AdnVdcpUpIg7r3cglRM3P6R2epUIuUB8jg7lr/XbhJIpwAGRwu/RrosXbfSM6OZ
vkjmyN3ABSGUjQ4fXqyHcSL1/EEk+RwP5/zFm50m6V79Xehgk/PgJt1XaW1qdeHiJMqwbcoLAZo1
CkVk1bGwjTjovbAZxC+2s+FMi1tO5DUho7RuSc7G55effA7W1MZmq1TjHhV+frsL9MUR4Lx91QGD
j7wPuLtf/qr2VG8NW60/yd9eW6YeIdkOQBMQmfiqhpxavFzsA0JEi03VQQNV2sdoZ2euPKgTgYAX
o+1ZYbqxXoheRscB9gJzrctlOO7pLM7esvoxP3nk0lhWNoNEZwtjAtMoFxtcICThivk72wSK20yv
c2ag8en0YlxJ/EEeIaRpDnsiJBcfHhRTHI+9Zje4CyojeMDnNHYKWXHg4fa4uimycY6u2KVcnWUm
KLVHmY7Tve0qOATcbGPhcuHIHHhIfSjK3UNu9k+AkhPHY7whR5ufHC34WKs2dQvanjrfcX23hzjQ
4iuMkp9Nsy+t0GS51b93B7+qIqY4uyPedot4hV003l0AWcDnQRenO/U+pjkS40CZc9PGSBuLQX45
oz0WRnN+eeqG1CVRda2PY4Rg7TgFcmwAismmYrfzgBY5yKmJaXKjD/FUnaPQs2dlNqy2eKHuEW71
nzLEFQTZBcDoRZMIS3TAh/uGUj8qL9DSeD9akoRenZXM+gzHue2jkrEekeQa/t3WR1sMTEgxSQfy
WOw7bBHLOEg/Ijgb0iAAodAvEUGC5RkH5WJ2DsRZPeP1YgNKlxCL1qeVQPrkQr4TkLPaV5X8VmGm
vEdWtJPEriFg6KgTSeudc0AX660oEOra/fFU/FSKfSWlgYBarQNvyTQnvCBtJVBo+SKvOEAdc8nP
wjLI1E86zpXj4NTn37SyUOF91BwXex15WkEO3+eR/SfIP9hk2vtacYywtR4ZYmfIJH7rMv9b9SYv
z+r5Mcnu1lBOF6OLseJKHvwgTKSNP4OzOdFV96+TKiiHpg6JY3v8aHyMfZoxK08T7Vq45aMSFFXc
ogOob9F36unrTfsI535w+Jik2a/5L1pFYcodeIctqB8yQ3EyjIsF1cufgWHNaIZvZlgLHH/8gJL2
69U4gOZQQh7uQZSgx9f4x0FZJsxE/Qt416IfLXtzUUlbxpwjH0rmDXyT0d7mW6ZKLa3IB5aYDop2
978LXy2z9jlYuubo3ZMlymm7dv3hxA6L0w1p/kTrQljEkJcpMpShmgC9E8dTu5zpHPZop9aroJfx
nDVUtCl4EV9NCIgHxXSmbwiLCjMsXOFyzVi2wmCay4J8AHVtYYOoI/fGMUlrGPTAXg/11z3gDKRY
IR/4FOe8iGNZNibHkKtqu8DSozG0uRM60pMsbGcXo0QFSj4StevYpIH42gsW8i5V4RD2g0jwcq0e
+VENTxkREa6gdQNmYaUusijdrmiB6tI2PF6hVlFP0mfwPHuaeUzz1c/nE//NHuyzA15KqA4yhAL+
o8kP4dGeC+ax/fvVX2Ot2zSxoDMuNufvv4PU8yEXgFtyyIbqFoLtK3agYXWKiIQNG6J3hRG8L25I
ZbJTTexhgqyVQmotwHBr5Gh+++72YNLR01CZc3uqM7JR0ui0uionV0G1T+6XUEtPJngp7h6640EY
+y/IeXGB9thxzB4G0MW6V1KTwzHvKKbYAG5bGIawAjd9wgGIFVuXpNjOgfcuzrWpQRTCGHssuyCV
l7vW9C6nzLGGmyKkGokL7ngB9dVD/UErwnnjZU8oEwThg/+XZA2fEYgKLmxAgrkWQ13pqp+hKV85
qaBbK1BWQudzuUtekXgGhBtPROxwq/5YylFgy3mX7FAxHf5Tr47c8+1j09vE2ujgnClj9XDGeLM5
0vshbKHdbOT0UhKE+iqV7dchgysO7C4NbM7jR0Y5dgm+CqWz7IzPt4UlMzGyRjgQRvPoLfWdpboX
uNAdOdjH1iQtKyrG0DmNPLyMc3R3htoivyXFKwNhiMJ1WeCpg+P0AFumVJw050/zhPPaObHsQfGa
uDZNJPJuQyn8zxJd3z+FtvtvVHvJ+CboByz19FKJJgQrzoRnGd2/owsObCjf7qr5pz5s/2Dcj6DO
ZiCSPT7dVEghU9BU+sfHAv5SQKcQzqX3bxvqmdKQA8MCE35iJdDfsaydZ+e1En8Tp+kNeOouRVZd
/5rgke8E4pIdtcCjAX9bQPD7Hz6xUhGv3kBnzyhImSFVKKdDo/1Omi00CSmVhtpK33csPhb+KIwL
bQVczx1si3pXCW+3xCw9UOEv4ewqMu7tgI+tHppulro1OJLF30EKi34OYq2WZVD6yZA1SEVQdGgy
mzQa9icXYzVkNUlOJ8YpxW4gS6dT2YMH2YjuG35lGeVvh+8dKGWwNIofLkht1wvIcs7LxM0XtU8S
dbfpyNvtwbPbI2NQLB6miquz/0SKsoOr9JZWUJMAdTRm/dxUnNG2z5OKVX4RtO288evWk+6YrYh1
M6zZrH1DACtqjVdxp92+Oa83pzYiWLzhnWMdw2poQAogr8BDI6Zx6jDJL3+MxiqF+/UIge4gHn/I
KgW3gmViS2ooO5YT9aigOJVJorGgXTrSQlkeC8LRlNJ7ZVIJGnHv3+5GUcuy57VhS3eSKNIybjZs
2346PCn+cR5308D4JTpaXkkT4thTUX3U+nt7I9Z2I8qKHL9EXsIklHf9dxl+yFJKXSYE1vecagpF
c82JiK709b0CHuUkcrDS8xC+Fd/j0RF2kheOorQzqJu/w0xnfe8qQkeuXt3KZUm8mGASV31s4tot
BRHnsJSqMUWji4UAXZiS7y+PIwluiMeDEtAi2waVP5HSTwYrA+lIHvunwrXzNmdmprszxjmh4Vxi
lmeFltvn3Vh7n6Zjbtxh2othEOZ1sANVk0xOY9voxMdnwm0SJKr30vgUuJxIeGpH/iFt72hSyVNT
f/eu+r61+Imp/XGHro6d2PU9IKFN1hbBbf73oASROwl5RVk5nbDunJ7zr9X/EuPo3qwG0IPLdoyP
6/3SAny919otlai49ndYz6qeOIpbm+Nq9mNRjzW//yAnqRO5H+NtAQ78Da3KOWXuAa3ANUUZ73GU
1ticFzQDurkvpwd4RQl2e3wad15Jutxr2tdFhsnZs68x4mcmIpEfHahYO17cC/zehvMZGrzkdQeC
/8EjuLmSNdQMdsALwAHQSzozioZ2lyx1CSLEYFcNAiTvIxvnyI9Lhj4nYdPaNCRGTwWMmo3KF/tm
erWL0YLJUSRi6/OoxsB+YYZZ+RCNMdZ9dlP0Rv8Uh/ayAECMcPKZKV9ds2olNxBCbB36nwHyZ05E
9X7Vd8nR/V58kcb4AkHbXLAjqAK7jwmSQ4wuW9UgllW2NqfJKbinHliTsh16+QWLC01Z9wzoXbET
8lQynIweZHArzvNjrUKE5hrppQy3CxtHEh5pp5PNOSVsk/LH/QgnD1rqXEQsvg0AYC5uMUsmNRRz
LhrFqyR/bq6qm/xtukrS4DhddB9yVwISoShOvLp/sjdBVNZ72k4A/MNbooyllJMbw1y6b+aBE4mV
jJ1QVm9epZ/slmM6SdUuYSn9Q08lXGc4j6/CHpT4MHB4jIfounobcemuVi8+uLUnc3Eq5mMiWyjW
Jn39rKlpO7nFy+aH2ICK5wRMZ9o0JRXUfHXX2y65gXeAo3vOBkbxXQVnW3kh1vv3PiiDp3tX/ayu
Td6f2AVMnNuy+yhM+xAwsRCiMgVXhliGYbvWarAyln7Su4k9uhwxh7EgfZ+SQmW8APDJF7wyq0YH
5g/Ut6AFXLUSBtKjyS+jdL5Zw/purGg7mzKW3OYt0BtUWCYfvzeCc04iRd2kZNiAZF0uN3jI9P9l
vOc3JOtaRtazoTFumqJTl2gybgQyF04lJyny+He8a0dnMWQddtibQQZVrpcy8LCAbh+Iiw0tPFUz
LuKRFk4Wz4njTa3nU5BG2fykzzknjZO7ZE+pZJzf4BD6njLXR+EfsX+tB4CCqB2jCngfl9+wEHv2
NxVMl9p1JSyhhSwNEwTs2rBp2j6Pmcy8OaTWpJpmHCfqpdTjiobBBhsHFBzhTlVi8e5Wic/igwW4
6/rPvFwTCvBHjXU4qwvkKgVxKvxS7fQayL0ojF1pI2tu+nQLGb9r4N+rCpNM/II1MVWe001nS9we
arRVfogD2IESoSMUCCAWLAoIJfwanBVljmlMv8Wds1VQ+9IHfZ1Pfjrl3fFAuMh3oItg1CYmaP4w
+OeP31qpX+kFzftewWmehRpVEUWxXPbem4c5VsZL0n7wTxQZBzgVEwDyW8Yx1Ycr2TS5nZ/sjG9r
7RJW7hzmIGfBougSuYTzAtV8WEXdd5n1jj2tAXBFLa6yVDaUJY9RyBCw4yy5MbTzEvpjxxeX++Ye
zHsRkC4VX4g4mkWfElZnU6eGcBMUn1j/z9PP5kzu/sD0dOFirJlFnhZMCPK3WpV6dZZU/6jSB/EF
xvXqAKu8/Mz7WIeZQVcSbwMvl+QY3rhGLlV30I/u6OPkayamiRFlAm+fbStwAw/M/jjXGl0M+6UO
W9upIZiVDMrbNy2MlcwgWMFPzAUPQtOS6DFsPg7xNHzAgZrupNs9Ck7cZbRLWURx9pTyxXMeMvXN
sMtd18slOSuiWV20P8VwH1qFA3VKw26TDVmqz8C6K/P6QBSuawAiJ07Dqcff0z26uDwFEd76M3fe
R1YvMPo0nQzVWgKCeGI05xru/j2VX2gwRbWedaWR8FM3z+ULHJP6qY4jl4KriEw0p1lQCntE7swO
wKiZWEzCe0tlbusAH+YTuOv3ehX1aQS1IxVXuFS05zfaZjnmREgKUZxVLn6NP473nkzaUXm7FrQw
qcZljAddLt/YqQlyvfe6mVDM8ZM5TVjSEyWZv45g85RgZGiY/wxwUDu0I8nhFqsx+lQ57D/SdfLO
XuPsvyg0NNFEvA4fqDH18Y58fZw1T/OmHkhA+sGPS3QnFitl0Nhxwx0W/+Ikpk5Naas2hNptMJev
lUmkbw+QdsYwetAAiZLt4ptU6NLDkKZpAOIVPChZHdmpJQVFua2lnRd+e7Me49CXhB19+HfYvhXp
VSIMSZkJF76DYFLpvsDGtVWKZINU3fI6jg1MeG+zoCLQkOtI15jVxWQKGRA9xYy7Gd+8gxqd1NJN
r489gimg0sWX8wfBr6APo+hHxQl2FYoQEnndSm7b9t+z1rdd289k6Wo5I7U9DU7bR0nq3EVHQmnt
bigF97ZlSdc7mJ7bREGicZJT8NH3PVASAgYd2ElFQuRXUpxU2LhjHwrxQUHy1xdrB9mjTWaXDtI7
CgekY2Xwtki9/rM1YhAxMRJ5vVwv/DCaOMCXGY14hoEBbK0aqsvoBhcM7Uc+Slusx/dPKMW0faDF
knWsCfKbUKz1hrSfgmD7+/dyorHVaSG13qnTBOMsrkxbNPodh3XuLvI8j7LPsrsnL63EurV84tyC
sl+f1L+A1/pJDLMjgFQKgtpSZkKR/HI/Us40ggNXGTbbb3fIK0XOmzTHuvc7VaA8cT61zA0KOuEw
e5ArI4LV1dCvKWfjzcEOaXAyIWJsX7G147/nnqyfKDBJEIRxfhHv3CsRFTmcMulNCBhtpvck5Enk
CX7qdwgjApXv7gE3NAdlsxsDyQhSYxHHJGfBqDo1QyArEQx7aWozv3x/U6FtUZzMgttKH2+8rOq5
+yIlHeK77FdhYEe/7Zb4oSlmXSLfg0xOyioDqEv+fj0AfTfeYAsQsC9o79ng3TV3vq5BwocPnOwF
p5OLPZ3a6xEpL7Dk4vPeDNW1jtphwx6750Rb27yJhtu+NEbBx31wSgjbm6TD29k/s2yHSV3eLn2r
WPmzobpT+8o/p90S4kw135dDw/r9k0gES2Nzf8x3XmzD6S5Xo/415yChqBDAdY5YrReBMaAGx9H7
dnPV9OE/uGY954tukwkw9xoC1ZT405K4rSxQiHz4pMK3IVydD4sfWZ1MvLB8iSsNEV/9uKIb/EeE
EQToF8haGMxOVQeD4KoS1d/mOcEVqfI9Ht8afr2OJPQd9lBPVwqkqAhK4c/eS3OdEKp2mmjEb/Uc
c5MhJXzHfWZ5DYOR+8F5YokdT4GeS+J6Tyb6jkNaJ5Zi++/KOr6zDu4ujqJ5IaqNdiToLkbaL357
buckrRwZB0D7nAbe8RhV/n8lpdKsP0aSYBvFJbV6O4sfnzLB8ZcLKuI6xwqZeFoB6rXMpfFENeR8
BQERq55ol/1L0ZEDt2BMimGUYpZugquVUSONgVlt4aR3xsohUJrCvTjG/hw0Ul5lKu0ai37NoluN
8bm7QKDB6jEpaJrl49hbaDKEMc5pZ0qx7RWpUuFHXtZXJLjwp77gDjDqZkss8vHuA/qK37HBF5Io
6PeHzFQ2dQ9G0bA2LoOvLrzKSmaNAlYSQomP+TVaHQ8wOSLaNy3/lX3rsECQXYHzWdiKaThnWalW
2tOVpVup5xNmzcO592APos+ArhvKidL2CANI01zv2vHmwHxqWHhilRG1kArbDRmSdwCjQoSsIeEw
6nyYRHDZ4l6MSje7rC+womGDF3YLad9/7DbN/gXPrbdaL+UYBuOK1wa2H80kJW9IRzo4voPYYJKx
f7D4CUZAmIpiWoGkZb8lx439KG84OaPop4KXp+V5rP4CrCsEb4u9qvrqH8OGu60vBR6be1ErkbNB
8w9y2gWBxS1YLx9oEl0p8OvqqtuZuMm7mRJVrMs03Dpc3CgIP7vyCbe3rYEluuG0juBWxMm4P9F9
SHLaT/oF+hg+oESYhFhqaAFNNF67oMmmBQRSxZK0OwY/jU6/GkAppvsVOPJJakDvyqnYCX4vZLix
za9bYvrbxDWm2afHR2zWi1JOn5haxUKMIJmVF7lMgChn2cLjIlE5R/VisNZsJ6FM457hpT35KRiL
ri1D6hVCE9rdbVQQvboZltlAsGs/jH/7KOmzO3RCjFN91JqdTSf1kmtjt611RQ8X8GA1yLAOzOs6
xryKDv5LqZY1a0R5ZtkxE21A3207W3C/OK/B+1wIMfrnxxfJ9HQJCsAC+j9i4BnFLnD5whNCFHqT
ck8R2twmkpmHyEyK7/+3lyMdesjv3qQYjO7SidUhtz6vx43QhXysbn4xchl6n2fWU16PLZaJ8YT7
+2DOGttiFovaR7dIMyorieuVzMqH4b/YGXAAiSNqIKnN1aH4zPEv/ZRACJs8G0at+0iJ7MxVyEoJ
ym21/uMnVVHoFCXn8LDo+6pyOzwpLPDftz4+zusoSuSai99VHa4agd9Mj3KALZWZCRt86cOXGZ3V
nPM6mfacDoLDd91L0UcN5HWIETeIoISqOp6J8K/KQ9iskc6LhyHDRgyp5XSZLcQk2vBw1sEenQ+R
gcZwHUJKw1cNDKVSzD8fKV7cX4ceo0uxnaZIDWJmPdYk2+dgNOnD1I+cIDO3UXokHIbNzUpRAW2Y
ohXU4z1aQKXYWdYj8r6zeUfDAomBnKA8rf6xTbaHvObsC+p0MgePduo6IN/3vUhj/igjbpoz5/6v
0YwFZXQJ7l7Q2xZV1bdaz5JYz6gbT0oG3USanD+daxrmVP5i8l88M4YR26bUFCF8aADA7m58ojPd
Obi+GvnGyrVorMfgS3OVN88SCWyJHwzjKSvn7VkBe2nDSEMOSolyinuIOblMusuY4QJeh8MsLYlw
fMgmSUnp3N6V1eyKDomsy4+sOiXNYIIrtJpK+5+vAv30MyGPV1YwDquPpkZ3HdX48yF8AIR3d8nt
HIWXXuXKV2fDMT0i0Ila8c9/w0atC8Dd3jUGkwTMFKNhcOdcCNtD5d1cHpuvhVOF0BLIcoOFjjaW
7aTFrDm5Tbn9xPNpU8OzZlBzpJMCRQNISyibXcf05yH/xvxuuKUu3edapBXBqikvpiqHiw58+LPs
OPRXFJdJjra3gYYxBD5fUtSdCEhNVycTRNzFmxGd9J9yxkc/TDzwk8NQrOWS2VB67d/y37FGzIqu
XVXmClek3X/cq5b8gLZxP7CcjrIOgti9eHd7k2UADJb3o7R0caJjOzL65keM1+n6hXeOnqQXMk/E
C6OkArBR9x9MiMMR3GfZ0iweCKoMN4qTh+/51BcByotePjfnbcWifHzig5W3XcweChTwRHvGPris
jG1jeQZBoqmBOZLMhDEeRXNzU5CSSaEeTeydgsDkOAYEWwiylTz4L4w9nbEA/Dm3XxINmPfGZ48r
BKX02eHi138NJBve2+LHR/nsxXTPHGMQeS2Up6WLaviexO5Zj9D8+kRRH8pzhRPVLiK/psnCMZk0
tTdZvpAKzFY+WVQgs0NzKVCDL8UYaeU4m2hKs9zlEYwJhYcyyVfCSFmXzIl9wE97j3BJI/20wuHv
bTXq3mIt//tXPtagoYhacsK5uE6E6569EtdnUF2ig937qIM9F1gpVBdkYJoKwzJz15azave4aOYj
MZk/7mJonvAGWCCtY6x/C0JPc/CDKMvlDLNbDD8lnCNQn7O5PL9rPTE7W7ZmUz/wqKga3i/CsbWo
AASj2hMPjhjdWg2CPJFnFiGwII2Y40aVqSt4pQX/4hKybsANMBf1ngC6ALJdnFRX0BaRtT2CzNqP
CRFqISUHIoJEAeBpd4gKWvPkiFN6Iuir8Xn+BF5obvqzGNzL0agQDXA4Y6BeqpER2gyJqgwi5A3z
kDd3mRZ3jg5ox2iKX7ze/BW3PiRhp+d+ws5qQOSwAvnNmjZeeQkHZctJ0ZE9cH5JGXYzXGoTRnQv
FBk0crOx31pGYD20+WYyqQP3jBxhyXeX8ACeAMAseiFjCCPijYO0p6drLog9ElnEDLJrrWvm0P1K
blXpo3W1+55/I6NTo088OQL2idKMU1xhSLH/H9pLwkYDE5jZiRZihWv877GWKYlcQ3fFq3yTA37R
ab5s1pmnO4gd28LXOFg5bNf6kHdZoUA6ClZjMqTpKpiJBc4f6x49tnbOhTVZsFL6qQPKj3to4/Jq
TZtex/Xi3EEfaCDQztb7BALIkBMG+lBB3RTJixB2TpKPys/Z6U8SMCDw7CzpjzEiAhBWnjwZDh9q
7vEdA9c0v49w7U12pUq44hsElXWwQf/PrO+iwDdGVDwqkUKjJ3I5qUWLtzGydioH7z48G8+4UzaE
MSDELVfAj+hCz5kLsym6fdr+5Y7tQa5zGh454EYwpp36+c6Xsvf6//msp5d6P9cAhc7bPNZ4Muu7
rRwpq3gPB0x0hJK9ZWxSRFIjxQr4XSaRYD7g4cTPHI96eu1AoT8IyXVIAmmdDkVmYrVbi5MjTeM7
NciudNKN8yBORslILWVtTkkzV3Tig616itwZmGERVr+OObce0CB6LTCrBal3DCUAXwTH8UULZAWV
V/tV/bBrFvapEURdnYXV49N8/UMkv/aP4RCkSWxlxzyJbxAXQKsfUSsMQb7CGp5kgjrQ2z/mRGmI
0JpbJuLkdzkyQ8yqRgXl7n0c8qjnX/Ul4ighJAcTMFcohGPatc4Q8wczszLbE7n0G8OgD9vcNNv3
hCIAM/85SEaRg7kja0V3gvw2ym2YcSkTm/2BJwKqy20Rd+cLIbhJy7t/nyObdNt3EcdmnV4oUKYE
4rSjPJRNmUupd8K59lF4jNsTXquwSa0vA3SvU/8Q82B3JkiUYNEAKbvz3l3j6D1rndsCFV1/1hhG
hTITitOD/gx6K4+e3/xeB9pt2f08r/w2V0gfBSrHiKUqa6T+pPMGVeGlOx1bUWrtyFSIIYGoQ+2T
9Jd5q3tA1fnnle2a63EDu/OIKnDqde5RK/O4KzlFJvZmj3u1p6j9faMztbCSPy7j0l1fROKFafZ/
IWlfL+br7uQlxWnpcObH6aSAmB97WOr5+XIVgl43lA+/R0pA2/nQjgaKjTm/BaQb58C8GeW2RN0M
RP21Ni/MxqFYhT5faPHGW7KBg5GKr7JGA8jAHFV2W8PX1WpJB22S/DfiOi5OX72ae8TcuHa/o1mZ
CHK6cMmBU3GPxmHBDA3e5TF/g0g9KuUjVSr3EFJCaTXpLoe6LXJQC23hxZR9vT5VQWMkYSFNetsR
/K7ww902L0la7BDhRwoGTPstySz/iRUbd0sc7O7slFu3jSh+BSAhfG2f5L07yS7rLXDmg0So8bRX
xeTpLwxCVTmHYfIuHWyK/hAGmNw7gviO4hd71HD+ODaIVh1CXnLIlVncVecKg/ePm7s9Ztku4FLM
OjgO0QDj7sQdsxw05x+NVh6BxlKOnvygfdkAKlJsRkV1PHIfKbgpXOf1K8KEqKxsJqDRu6sYyVDt
6itzj66sEepzZpKDBqn72SotI/zlAC9mVZvUwQgAZT+3eVLjpIKZSjpkgUEf9AdYkwEVWTDvie6A
xYSPP/B0LBt6NqxxjYsw/RNAGTg8/El6E8jbSuWi5o8UK0lxGoaxVCKXmLHTA1LLu3GKfVWb4owk
vz2EIgAxF9E75Y7gOSo0QT0sPHIZM72piLKfs05BLu6bQncZu/PiEgktzG/VkW17EdC3TRkj9NCE
A+bJx1LhAwnaTE4JktwVStGtwzf6DgbUJakkAXLYZ8avY4lPlr4XOUP0uanEWVjQOhWdVOxJuPRc
dR9yvFo830Jp8xYFAhvZaCptMPhPibIRAy4BiMR4bbZZqEDBetv4gY5NtEeQQiq7KkRlLT+JaF6Y
BDhGWu5dADQRP2tVd0LcQswjJxkIRtrQgh1AsL7jB7MEFCckLGnXwc1Or9chMxAEXxyKW2682TcA
SkS/o6YNyHUynM5ndcEP9OmEb8BnLjx/7J4wKkvBp0f8FKoI25OFAkcSI9ShCMW3UFOI8stGqn5I
YB/irZBTuZMnuHf0M2QHtOyPGyKoRDjhF8+s43NnyJ4WVSLcjjBPPDvl/zdIYeWgbgBVcKrz+31b
plbW50Pb6sKOZMjb9YDhRlaT7f2nCNIZwWaIJZlXoIo+NGX+ZE6b6cs2JdqJaKwa73ObQimC06Je
K7LNfRsA2HcBrNfc1uoWU8KvzJSRxAEFCVM3xOlqTYA5Y1PbwpvZAViXCu+zxj2rE+JR/aYQvHMh
mlquKgE8cutgFY6aA/jL2BFB5N2EQ6qOuRB3x7y/I4YX4DkKZFVYL8WHfFWAuDy0nY3zpbfbr3E2
DwakOIIQOpwIJGKNwdCiznrs3IsOikw5hDVLbcZaXAAzd3IfrFkKD6g7hu/bYUAo5jjxpZY/GMHs
lv0n3rCuWVr+Kqc5KXYdAJsvP3TqXmjSxfG3/7dymLSBPj60LSOiztT8TqJ4gUgkNBx/2hlPWkSp
p9jtrM+79SBCqzNyLEd3Vk/XjGuJX0jGgruwGUHyqcd1yu4oDaXt6UFJEwjCjMI1FxSq5gJ6l3IP
wvfVjzJOyHscIGt+6IzMy25IOvHSPWupENm9aNbkPyDA64dnD+AXfpFxBQr4EcJdKkacNMqR5SV4
8La/3MDw6DKDyHvcrUPMhaRns0tQVxP9Jq/aav/IEgYadp0y6ibyLcxkRjn+ZgVyTsD/qDBrpQmi
3bR8cdyYkKnHFnLdzAOp25XzDuzLzSGjjeqDa7Ad5bmXDFKJdCCe/CAxfRss8OHqDzkmAOWw8gEG
Wqs2aYZq3parY6jGUInTehEex1LNmkTUVSDraVuinsLeEN7dF+YMc71lGYDvK7CG6rvjz9FvBmUP
+OOQCTAid8tYvXMp3KClJUsRDgxM4a7S+XJZ6JkPgcyxNrQTkmIIujGgaPMs5fViUVzLbDqU98AK
jzjIwH4xVF/WEE7qM4S46c8A03enhJin7VV3ATSMXTwJa8Wp8ThXSB98G3qlQ0LX//yTXY9a3+pY
k9tF/Y8l1RbsTwSQKqdSDWzZOhRKLy1GcQ5SlwpEjQduOApF3L8wABjs7hN1iZ0KGuzaOMOFwlkN
iQcaRjmWJptyIO+jnVZ86kJAfD29XQPR7FWGmiTmHM+5YLXtsbQpnLvztkWiUKNSJxVzgKGTkJ23
f4sas9TcvtTwaodn6C3T8JLBzlrRYplrn3CuRBpCUZVFAEufzSATdDjBwsCyXVOUFE1s8MpmtAmB
3/tnANRhHsnX5jfxqu7jpW3p1QyOZd1cX9MCs5FiyZxJvybvtT6gWKJCeuKyJPj47o7+9jUrMy5G
ivOQ3HHvMvyLS4KQjtjrPHQCC4r8Bh5/3Na8rJEUvb+OAAVLkfHxVd+M94SuhO8bUdnHjGCzrgTf
OYFdUXDfZw8FW4oZ31Ct36/vou7F8ktuXodS5HBoCMqChU0r4iWP24TUMa3ivCnxUiZmspBEyIj7
CTCEclzoA8gRpOpVwJHek0E8LyRpbKku37fYum8/ZpGlG5iVAXlDkldKt/+YvdVOkwc3U+1ob8Zk
YOkIWPc+kH9+LYy4G4trJ/ET/OPgnshDOYVeD4yBw6aiwdeEdUsAlOs9Zy7Tf/aoZmcIQ7Z7uPe8
J4OW97Zx3P/mV6wUW6Gud8BWPGGpj3Rkj+D7ydLpjzmWwRAZQ72+01Pwumi7NDWSnT5yIkeKMFZ0
U6+BDLEerNhU2s6xShY+HYxktqWQqQae0KdbGITVFMHBiM9Ltgd8w9R3NBvqazQGxWXsPdBDbGKy
i57YeFsIq4h55Vvx+/gT3lEEWnYamWUOzSiKXCbpKOxdprUXVrKUGRT7OCwum2HyDdAyEuAVIP3r
K/lYDthQe0cQ1zR2gNck12DYmagbVffZ/BwShS0x7A7zkUGeVh5VDHDY50x6xRS0MzvHi7Fx2nIN
oS6eW/jHBOV4SrP+sFBEUA/MvEMorBwm69ThyA8zpX80XkwudrXb05b6dVTtcWPdPaRRB0+ckJqJ
FflkGmGS/Jt2QqFXaI9+n3qYy8tLMcLVdvV6tWaK/KjNDNFRLszDcNPjL/MbtsVoa4rIL4oHmogV
2JfuLUpHdVsUOvhKpgCc+fUgiDkI+KpkisglyQbgUrgQ6GSSRvNm/aHbL3GOZClTibB5HdE5cVPC
HRHP2xJhKn+yVJZVpQBWTzoYamH7i55MsovhQJNOaTJLmynN5TF2vymkb+n7hFs5oubMZi9QMe1V
MEPnvUld/nO/vqa2Yw+TO6AsziKC6GPCIuP9ekRQlT0dxq6TL4NFkuco8w/4+erEGKDpD6DRmQ6T
VDNpLcBJjzMSTqT1axv1BgRFErX1nIUHwN7anKdluWR3rt6K0ALeHSJPMc6THkbmlqIQYKMt3PCs
c7pAJONSnzngr8H+1myuVzvD8mjSI8GcD0LvZT8F0fWNIWasOM+6WJEYkcVokjL/8ZDQY+ER0CRY
r9ecYPSkzx1RihXF4TDeHWDq+WJKiExxjwW8Yf/das6Tw0IAtImMq3xw+xxIU73CgSUH5xpoJc9R
cvR4Mj2wnQcscy/7TQuSW50BPPOz+FkZ4FMAJOtf9fwpxyqqFmZxa2xfclvwF8VwDCWt20ZmiyLO
rQsg9BF2TNCY1J+Km4de/BM7vdIlwB43cBhJkGHaGpaizVuRo6o6rC+ujcaNPw891TYA95vZhxgU
wMxU4eh+SPRg8IXJENsjHIa19uxajNYNahBi2u2XAP2Kjm18YbhadEyxBoaIeuT7yjdUpJ2DTsHE
bqJ2KIICVjtuMD4o9LGsBwtSb2Si65WmjG52Cz7pDqxjRzSwakz0WqG6d9fTJNy2nlZf3cdnmauF
T9g8S8WWY35Ps2luLmy8XQdBsTcJmBYE5h9wp+MOjX8pbAy8J1vmbnEpxRsiBwmJbo4NSHkVf8dg
2BsubQkcdCewxm6qrPIV4uMkxgKX0j1nVIUlw2hw3T/Z5WwGka0ADXwT/9x/iMwQs9G2Zwy/LVWQ
IY454QJONlZNpSnDPq6GtoAGyV4E+dz6brQJ+yU1Pu7GnNY/Pxl/rvUfscAm5dh34Lu6JMit0n/m
Qvm9Y+CvB4d1voFw0FOQu6cYZzopJ23+DIHfA6WEz9nH24DHm7I9DcSqUtGTtn3uqN29CSvaipiZ
jehToX0QGm/FIMeJeUDytOPQp31nZ8SsbCcz3vF501twngXfaYeMdI0vq+jkhzBOGO45xvdaNqYW
FA2b8pIKSGzdRhvemuw3cDYT5kq304cw8eC0ot2zaEWRGDktb/ZpBRfxZwe/mljC1LX2rttu6Xb+
Ey8YgPyNAsQFdKGsyo41mbqqZTOwDS/aH+N3x6Bc5U9Xv3EuuigxfS2sML0a1av0IOgsH5H/rYrv
F4mTwRZF/1rPqQXrwAZsr0av5Ndju21RoTHXAKxsDy8Zju1+ALw70G9pihxMWPO4/eDfBwHcAwvZ
7inrqkxDWxRKlx7+QEOv5mAQcLSFITQUXTuhjWiHtW/uk9yhp/afaQNFOI44upv7qRXiE2XeAtVO
YBgEF8RBlxY0xk10BMcW9dXUGDrV8QqEDjJfHkriaaUSSXrQkcdsus7n5hKD5a1UlsoWrPKcOZ/d
7tLU99fhMyri+v0EItVbmuDCCfIjsbPO+3Mw/wlPY0qD4oQLphmTnMf85OnSOlN4chN07cD/GkDH
ZljobEe/zs1BRsQ/fOGh6wbgta+45jyS3G0ltGFyTI9LUbdj1SwOiE8JxuvzkU862kg4XFzFg2Mc
cLsEUwju7xzRfshvSk6wKsB/5CMIo1BdJR8bQWsfVDePJeJUHBUaGrRXraVtRVspmcWLtkFZ/WxO
w7YEb2zO39iafqz6H7TasYwzd8Yf2JLu47xx8Sy+DUVF0eQpFZLhBn0Akvu7ai7Tx1tWXX1I1iwc
vHKigzlfTZQbMKOXMAqWbWtp9ZrD93p7VUb0Z0WBfONHmlfmBQN/UwJNdzIeb9qW+l3FL3oR1YKy
JT64S1FNBa01ZJrCt0lTUoGxFSTEfnd38QYJX1ck3v8JXUSH2s6L3V12lZ4CACNQ3yYCfzo3XWeV
WRxrLoHPnHFA3UEtAxjwdF3RmguCxtzap15JelISlc1zXtKCUPQS4RS84CNomCihxF4ShuLHhRqI
jP14hb5OGd714+fm3PGYgl0ClQ5Q9STszkNub9c/ojqQbQ1G+d6bb0XHT7X8Pdgg6MCjwubektjc
8WAkfpEAu22zawlkRL/+LIULot7pPzMgUmvxavtW2lajVABKpZAl4/RqC0yY8w5pVadmQnV6omoy
/C3Gh2qgxvQmUWh1cPoQVrzktDySGY/9yGWgRIZDM1Z7WXHsYonyzWxTdbHQkxu+jMnmc4gNHHuR
dDboKFPeIBqikHh+F7XNYDwYEEZ6NcRiAFEOGkoAwaPBdgIJtrXnhY9jTbvs74OMLuNFMDbl2Jdv
YMeJw0q5Vk9fas+3m8OyCYNShLvk4wd8UQtccu2GyDme1ePocSLd1xKy4V024hDVoa43nj6Y3Pu9
gMkDF1eQ/l9GzcJnPkTXhshgmL6uhbhwqG2ctzc1A/O4AGGknZlQzemfKle+U4IlUVvTwIEXzdQK
4a+atxHyohdQvwzQDNO4lDg4lApF+0ynFnKpXp7NCRt4HBTlzW7t8vfdWC5rgQZfwp8B/Xbj7Hzy
8rqvvMoDCj7Heddf89z9TlmgH2bC6tqjy9ET4r83uD+ZuPOg1SBee2kbYtIUdV5jwjfvbuvkt5K/
DKcce1NH3/1oGW3xhqPuMHeUMEoXq8eMgvDFvViNnsBdlSas9uo5Ly2S4wkKKymuOr8GP7HmKant
3G0HKK7+/PoLyPDIliCOnCY4qoNwHeV40+GZhLyWPqV1hEtjtPOC6eHi2NKAHEh74PC1PnpDA7c8
PyWgLz6YzxAVLEWoQgPCFi8uAMgWRZf6jvc0VHT73VQbLF/2gB3pRFNUJCWAFtrB3karKoaSWyQZ
2OzNR9pj4NKkhgNK/7y7dMMiKZM60PHK27sLTZzkUfCVJv7acFLTFQo3lIaFXciHuoZpn5tYqPwP
gS2zbbYBzlsPdKnW+uniOnQr5xFDFynD6jh+Ee+q+YyEqjFt9h24HVC88b8BQIDcd+8LrVFC2hx4
+29qw1+jAQ02EE69YjiV8sG6Y95NlB3L/ZV5i++tPz/AQL/WJWoiLgOLyeUkLo1unHgPtEbEJYWG
eOkUagksINnG+8g3JtlfzzE82N8a3LfGDfZoQO4Xlld7H9umhrhxSvf4uQRIL8yFLIk9fncca2Rc
62sg3IvpCvgEfFMU0o2O1cVqzUv+6+cm2QgqAw+AQ5yX2DLQeBl9RphK6DFmN/AdAgUtTC5k5y+D
HVXriKsyhUaXVR9u3fQ5yYVLFmIIXSJiH3BWVdOsdP+645NTd3VZLYKF2VvM4MdsKOa84q4uoatR
WZWltLWpcgn9zEKhacjGc+rIgzENciFIzEP3tXSlboRlU6xbdgPglQg4hamOrXFPKWICCeGBL+D0
RJM0i14aZPAHp8URtMNFW8iuWeQXajK5Zueo77OfIO75b1+PT4vGnL6aDp+nnB7GSI2f7Z9ataXV
IoIirrL8dq3JNA3Bm3xyt07lsHREueMfUUfk5PS+cJh9uzz9T42rPx5URVajn6+RhzzWRJtnebwl
714v1esI5wU5dPZQ9tNjU4LsiGjJWkGOtOrqJ2W8E6u9NWIUrN97ga1gUJOe8Wmz5sSh2pyZDQ5y
RNSBlZfarvzJATNIt9FGULm7guLjzaNyI2rTN7nS0/StUY/uj5f/CqKsZZfqvQWYeEqxx5UDkEL1
fvQ2p90WXmIt/eKap6bJGNNWh6kn9U+WXThLNlOvE0Hl6IozlaFRR0gSY53+bPBd0kOHJZBJ69wT
xM/mCvyah2OTXU2Yw65wBEeBAuRdT14hiZB5pKL2pJIFJquU8rFrlRKvA+MNJ8YuW9UUEokmQrdM
ad2lJ4NiwvQeFLyYs5Jx8ffPAQ0iBlYzfIg/1FZjwwDE10EOmsTSvWQZ4/0pKCl0wssu//ycaPqx
5Azp9hcGI6TYRhTNIMVic6Fd5F3E1zyohcWnuOu/S+R2F5kgc+09H6QsR4Yq0Tvh89lZ/A0i3XYv
sWkNqbAZUIMI030xQslpScqTPqNdH64RxynsDIJaMW813Vx2bhDBSYYn/7VhL+qpCyjKYBm0wKJt
qCTyXjQw2/xUY3gmGNdB1MckW+a+lonMM+EtFi8c8U8oY93ktIqu/QpfSLZvaMEK7yE5DalngJKL
zezVJMlzZPJzGzIwhpdvwRqV/pujyUJQppLpc+xETZOujRO9dKwe6uR+CktpQ2lPgRePg8iQ9tdn
Ra/GhYyT3gPKql45Ah5p0hMk7q5tTnPbKvrJm/ld79jF+kHS1GkLQAWe4utzJir9T21VJwFyHSUi
yxiSa46QMaWYXbH4fv5Kv5noYu++6hV37XsYpmYyG0fqvrM0UNx1w6rR1tOZLfSEl8OSES+Tsoc4
FM2sz6X1fe1U19A6fScDyOIYxxLAWoAkx/E2WJJlgFZsIHJhrCZo0A60SYKkH9kwfR57WneQwf4v
arWabHOgTAcGapvNMN8PF7wQ9Sk7r/Lg4SETM7qrLc48bx0pyCrGU94mIErtzEz3e3TjSvsxivwl
2gYfYmKEyIoQcgZpChH2wDGj+7fg2lpbNJgd1nA1DR81vu3TuT9Rg3UVAdOexNF5VKMFTKg816CO
zbTCyRltloEJ8eZCrplJvNJsYoehb5+aTjbFl8vG8dGrBAeVuOLO5zDl+jz+WH8uTnYOGmRvgw+w
0iejFgmJh9WKQkKedXPT+Vxnt4rWDZOp9c0sGufyLifcBYu1d7bfmVsMSLjmSKB0O483kLeihcEm
D1BkEDqxGgaLtqo4Xif5kEjMHAliN9PTsgVfPX/5qZu8SH46vTMKV+8jNtSavzLUbw9HOxtv8CAX
IdeZOqC+uC9L7WbtwHABPg18C6DeOHKw55sIXqYTcPbbqacutZszQ60P1x1Q1y1hC2U3DYixeBHo
OJCfsCuGAE/0MYgmDAb1hGCA+KmpcEnZdZh17aTbFVaczUsiB3uHXSTet9gXI3tQCXyO4rWzbjVw
jacF+uebwXj5azqipc01sSEtB0X7w+htmkKCcZM1EV3wWYsdYPBV+BHukWqR+Jcg+6JnoSG1ASUq
3MTmikTgdT5vKlWTQloVjvrMgDb8qHfX5ceR3AGzq7HPG/u+sU/jLnzXnsvbOu4BLVE1GD/U+8ka
Xb/1BLvFetlKB0Oj03w+KstRs7OJ6HxYud27t4FAHbspJuXywCnqdrMsOx4606LtjaiqMTIeugXN
FdwDb4npPDKanUnrAqka9xB9RqypeEh38YsYs7ofmbfLEV/iISUH7Vlc5ai+KY+5Sey5TN8KCnY+
KpjogzRNW1artCx1gypxmmrCUmB5pBu0azgg5UzJnRSbJPKggKZi2faFKH+ZCl0Fx8Pva7ZZ0yli
ZNlU4ANI6pXk8YfrFbHE48IFyaM0dLxpyognPUu4Verj1ROnCbblX5uVe6t+1ZYDs1jyPGvj7qGB
LZJLQDFBhyCI4i85dZAYJZm9vMjB7zVVjftDzINHw1qnqSPRaH0glgjZHQQ1jxp0Vln227VRnZDP
oY3kbWH8ExBG2k/AZDI7ezYxtn5eulPQMEiBO7UaPHso+2K5YmNrV8PQQqgEJ8YrIp1GwNQs2VKO
tnxsV7bdAatfWZXU5HgL0nUGCFdkLW5VSuQgdbA5rpSUhvDTQDK7ATRF3U1x6mEheVznAq/L3/iT
mtxha6y7BSWYdvUhxvejXTRNvAE5JHZH3gxzd3wjAMR7LzcRRr1725aO+tM5nX67CXUbgmkx0acz
z+lAClyarLf0XWVgJmJG00YPyEFRC3kgRrD/DP503B4T5IWcMckr+nN/mM0OdZeO9vrRGbyiTpNR
BH50q8FsFImqMu/yZ50WQjrojxC3cOkVaRa7nmCy7y1Xhf+isw3lsSD7YendT+ZTiAY6bY2gDnhH
SucsmK98eEf4gPJfyhZdzL/pSOA7jQzgeKhag4DjXGlmdP1lvsF5SuLOEY5ky8VNUpIxfdlywsP2
ltyCUqhLnjDimY88KxInHGas7NB1k1GomQV/91VO1/Fn2DINkUp/QNR7+u9DUHg3b1KwRP8VeU0s
cHKVsW3vN6ShQR8/1eNe6NSMhpypQqcj0j4tedoexDVYHlfnZql5g7qYa61xXS5JbwVP2N3V4oUD
uyOLBW+H1WfylQzbFkzESW4jE0O2LoDHk/7AsYkKd3RWXf9ZLGHB73vutu+pmZS8GzaEb837H0q2
PZJxkVwhB5FZ+eFW26bAXDsr2zAnG30JaNNmIM1vxiQ1ZDHBhv2wWdsxqifTMKeGQv5KzdoB6GrJ
CyaLBqEJ/HlPWh0c0KuLkIrwfB4DC6TZ3FURgvmJNGWVIhB05h9Bp4eXMIrSh1oti2y256al4S6S
lMibOxR9BcpS5fz3KoHRoMLecpRVPit1thben+PSKUm4ehFRlEQIB6alBh/1lC030q+H8i87AynP
9XRlRIp5rko74jTkJXXWmSPJHwxvG7hsFKvKyKd5FoA/QVgQBWdyEJ/ytFCSYERc5ZG7jLnVFffM
Guy+3b97Fbi2pqUjXqW/uOJjP+rNKqZkOJe8/1HrqKA8x9pQ/QLya2z94Exkpsq88GrTmltOqBQw
9a8rqn2F4Qj2cPfj5nGq8dUxWw3T9hsf/CTmlphMOyX4vhGmY1MCmz1tbkusIIlUSSSZpzDqwxxn
fs9/yKjtnW71ApTqHVLtrtPcNe6af0cCLfHqzq2EB2pcCsAyWHr6TWmsH9xYMu5jgSKKCK8/gobS
Ag5G5vLlZPSS848zjW0mUEdW2JWARzi2qeCK6MYl5x3pKmlj/hQBp8i4f2KE1MIfNuYTbNJRVHQV
wVSiL+h4GgFlzQE5lyuPomKc8nusVUANE87spu728CekMR5EZo+9SWyk/n0YbIRTWrFnGeKFKd7N
m8pKAnzoTbVWCMBKAnYst3FaqN8atnkZcDJtD6DFpCtjSpLVE9rw08lqio6be9NQlMb7dKkdDVKq
cxvdNuQiYK3tM60E4mywvqu5Vxb7grN+xVz+jU0LJfm7yabs+w0AXR303Jm+GJTmpYaQvbEyhqm+
ZkY3BPs5DsjCMGAbwu2B8Q0Czy8LM3umzQCbShMw5xObydx2lWdhIrxHbAkFFR4bBYsvSPGUW8Xv
icqztyO5o3D1bTGAJJ0Yk+d21nMLDY3Cakw7+qmUm6WlsCu8+qXLFDqq0IhiMvVQuHkUxho+4GQn
XpZkIsJ8uzAI1tgqY1jGSyLnTrfC5EGnevcRBWH7n9UbSHDSqBjL1gbwafl5M6kUlRwCf2B/gVic
+n1zVizPji8kIVGHKQXr7Qqp7+uT3FaPNWpWO+s3PTm81dpJiT+lVuKF6ZAbG13VrY5GLVMjMbYG
z4Py2eZ7qUHPk7TJcPXc4PQzlvRtE7ZCkOdHJKDW0qqjlKnrV9djTmNcxYqDmPTmZh6ti4GeGXub
XRQ47JjFj20wGm6JhUU0Y9pEH2MU2SNDsw2i25sfADKRmx5EtVvem0foCLecdDkhX8nldCP178ri
YF61Mwe5ymn3O9p/3eLQQP9E0N1R7jMHvIP9BI//tCMGzxie/9XUvGRXbIMHZfYor49flHd4gi7h
QiXgxowXf3qFb/4/D4ve3acMJUBmty+VpG3ZUrS+GzGs+dbkZ48VnAG2bPLT4UIrg0HrsSpNNNU9
nJOD59LzSCqIJd+Ok613qnbaT4mTjj3a3AvOdvnRRXOm3bkknIMj3NkocCWz2wdWyAmRvLbeOU4b
BCkDJJpgWkfl7gb4RgskDziBHjVJDt0B8q7RdJIEcggA/Pydl3QbF9qaFa0y0Nm4VDbC9xykoVVI
XKPaMPtFxXXNIRkqy+rtFnRA3tN1yhT+OfSGp/x7JD+IVmnQ00jzGZcEMlGzH7YMVddVyBwMi+4U
x6L7Pt+TO3zDXPCNRWvy/yjr1ve1Ct3Q1aBGBODshnRjAa9oiLIvV0Y2oE15vYQOfb9NNHsOMcQ9
z+QLCvbWtAZ+yud4x4nE/lnPtLmKxeYCvVxLgkMz7/SQjX8NBPc6g5JTc6Be91ZI5wAbcP5XwrTY
eaQWVakn8Oj3YI0fJQ8sknMJ1IFPwkenB6g4KFO8uXO22l1yBkouluZOymUfMJD5+Y4n2+Fsb85e
06vonUrt8bZKgT28D2OOixEfa8D8yFGD772TDULXik7JVMgiDXNDoC/22MePWjg2yESSCaQquIEK
/P+t3kdDwlpktS7SHkpSdkCw+ZnBU13RRRqbdpJ4haSMnJ4kbz9u93AmdKMAII1ZQgxDPZVohf1C
OQq2a5wIwKt0HcS8Q+6Y6aQfW/t+FU841PCGtyG3KPxSLT2EXolqifOXp81cYBua32tj/Ki6qYL8
a6D7/OclSCEMtnlgx49JXbCHq3fEyeqZFAAvSXdDhhEXe0NnlT0tdn4+m7TRjpFmQNEH7VrWlf87
ZbDEaC6x9nY9PrdXVhPELpVI2cW8A9aKprmWEgutIuUFMzynJ/mtGWjHIVcerQmerVVJ6D0fnxOG
C0iqTQEMNvmvWY8DjVwRmoy0Yw/2woShmEgLhaf330hFjfewrebVyrPh52eM8omf02EGJfGyXOvm
RAdgQ3icrNO38ao98S9hZI3ax5zuAr9hkvQa6tPzqK1arlasSF/1VsZ/YTQbQHktR52rjohyJdZu
dQc7X6QuIicctTN9QGgDpIhci4kjfD2WtgbsH0UnyLVKs5bFR/xCcsDpDEi1/E3SHN1INjpnAPkF
Tfmc8ZMtlEkqaBTPDpVV63L2InunqcbJu96ZeehQhDMWOnj3264WCq+KRMo8xAjv+AnTV88+IxDb
flbEnrxq22MgPG/D1UhMUsBdxye37xrcEtULc+35VwwOyNkownuTXxJeGdcYHBJ7C2T98U7cFiEp
ZbZz79xrBSuL0hVaXEzII0e6XR5mdfAB8fx71UTYO9y81eRcBKJ3cZPUMF29fCGD4v1TLxiIj86a
N33XGjPBi+bxke6gMUNA4CRPXnCKlkh2Mkon0mMH1nL2XSkL9bqcpaz85Gru63av6y7UUm5L2scn
Uq4/vfQmDrbV4wLBGPPq/WR3CogVOf/nYNB9C1j2BYwUsEK1EAbCQyz7W2V2yr2Plp6z2omOBjJM
ScgGTttCfyvP/1DawYM4b3+UpU1HTXMn0adR1izjPGAowpNePWOkXcAFrnEZ3SWJsW0EmvWCF39o
hSx7MHqZoyUcG66Azj6C8JktZ0Yvp/+ynvNSOGbBfcOlHn8idXl2R96UJWuPF0GhUHq1Wvrl2eeg
r+xK4YJpk9hjFgmW5+g1MxuErp9JofhCKuF4OsxAv4nOoo/J40NvnUBp8sSed7DAS6Mn+SFXSLHY
5JW1KXAlz40HenZmaq1AsfD83+liqUDl2BXOV3Cp0KpnBt0KRfa4e7CkltuOw3ItUHzu3EWhSagU
bQhYjOuuh29lvPFFQmGu8YqcZ/48MmzCkvhE6H5Q97XeziJbojYWhu9ERPDoIyUYl+lK/wrR3Y5Y
h7doKtAL4LwupuJHYynAQtCh+Rus1vYDj4r4Nsv6cwB/dv5v2rD6LeBG6KimNaSxmpnF8NTGk+Jf
Nk8GZIRFuTJgbKa08okmM3xAAmheuHwiaMNFMz1df0/ZYruW9J8fkSSQFBGhJG5lIKSdJP7izhS3
ZCCWNlKoRzCsdfGW8vTvPXyo6pxM23tLlV6uj+5BsJ1zA5+4Eb+eg/DrxHBOvORIcY+nJhsRPiGW
FCHAi9yxxWoD9qT+LalcDUctJ2TwUoIM5ltLOeQmLXhxmZzLKdkWSmYXcy63JiNeX08zax5xPD9q
azFt3WyHUAWPkYGsxqWlkEwfDpuweMcsTRy02393JIbsDJevL3BsCnS5L/cntvJHsk5JANQO2E8H
/6rCBfGPLHYMIXlAQHWCKE444nax6LvIvbIIbz54Yz3rq3jrHTCmEbtRFg7s1oxdWxKY4QIx5dCT
13XvRR6v1nKp3sSUCJPeCyaZgyYO7bBhxVyz6M1n9gWiWPm1yQBLVAbyb5+84V7ybhjI7Ecvl6aU
1IfcUwIcCxFtqMYuWw86AnFK5yd3RZox486XHEs7p1tudjvd6z7Q4fAJYMt0N8wmTsiDBe3TCykV
ia96O9B7Z0Zpbx3PY00ckvFP9cqFnFDIZZlUEWd4/5OUpAgI9zvoGqlFUmekUyi2l25P6oiLnUDZ
bsNODryoL/ozQZHdekcUtyeiVUx7q71J+ln0FLQ3JoOwRepoItYKlr0gn8KNqZiwcTbo90FBcf+J
appYP39TlOaNOsxjjQWq7zzerdH5P/crNxdMc3Xd5XXXZpkJaA2Ly07SNRo1UTKvRmw8g/2zNohQ
lRZfy1rXkvakS+GKHhEd9ay8lX0QJwWLu9kHFGOr3ztyuT4A3EN+5dLJJaNXDm3UcoD7o5uDQefF
0CsO3s6M3EtxLmchw1ijciPpt5QRTf/BektwqZxTrO7Hn4dBCzBlXN1GrQgYqwNyxQhf2ksiv3Cq
nPLtlruHWwfLq2mXxxiuBnIvJJKErzy5HlL5vqvjlZ8Qng+MbSSEtwj0USOc0E0S1WsSj5VXHUBv
0sTJLlDIA/d5jXDy4G9CRuVkrbjMDp4Ap817kcxDBwVLJjjnO1idCvRJ66DGYYvBx78nZKybWeuf
qprtgz1PujQBWDiPz/P6pZ6xd7LUk6gPkEHTTW8k9hJNuVuchYu43pDapyt9pULZMQE9eGBNWPN7
bY+QTAzlRRbZlQ0ZrZRdsJYL2ZlQRizN3Jurfnh3kZ8NwHYrjsee09jIxr7pt1Z4RzfCGp+KWdhP
70gurwf2Hj9bkuNKoBvEGApaWXPlfUI5JMNsHz+4OCfbyTAbPGWqyq1i4r/3RmD0Rle5sratu1ys
SeKf5T6AEe/OJ0IkT8F3LkQxl4iZaCuGc/s4t2SM0ki8g8SWeH4EO+3cnHeI9t+HsUOvJuMC/iDf
EKZegHy/H3+ET/wPGbSxESlTDYVWYW4393Wek3vkBP5PRKJOnanoRMWhp0BfxJofM7xyzDW+K/QY
tBvBLvFdF/dP9dQBp9xtVgGHekTCqGXjHIS5fEB9EnNTG+29waX2kbulQBOrnDvLOox6CWY92omZ
s8BjBqk+pVU2xTQbY5IjBCFX+3n/mOTN3RXB5mFJG2h3R4mvKkfqE2gkBNYItHoe8hGnl73sMLj5
FU6eGM5/g9UuKFBbpcaV0dEZ1svKpY7+53N9qsWiecKeYNjinatpwi0kX95kUPc+lq9BQf5TzgI0
WyzZdrTnqa/GieJTQcl4/iyPAXvHmL9jhLnOzqbZGzrwyZwJogbi9IEtJPfnlQ1YeLBDhnbLtiJe
O9F0hW4zBAW+So530Mi6pRy4nlhgWE2plTiHJYtZ95lIyfHMqWz1b4M1o4YbVBiJTAa8mj4P59Zn
xsUXo7ALc6lzsuz+c0BWgowapIHK5hO2jGggdlgqYT4zlV9ucakUeOucQ5lEvA5/LbuOxCs88+qJ
1nVyi1uu3Lpsu6cfQZwG4MwAKZ+Bin9xrKPa5GJUKYx3wKxsZf+67jzlJu+8il0Y6Qn5J3ZXJVNW
S6xhMV779ovzR8GToPEWPhuaDOT0obaPM6nn/uSSPB/miIaTivjoHqoUXl7GJNIJ5HaCu1B0bD7C
up2G8HriLN6DE59R2U17f8Yc8i0IKYZh4mPTJ4kf+Oi9+z1a3bQLTLlkwLVJc7equLbmc2nnuFEe
VBSO2bybo/iS41x9O4pxpW2GXs7yEqUNbvwv/6jn72vtH42R5ScqGAEoWsgHwsmK1vtJcMtj5JeY
SJA4qI6qw3hIYU5ZC4LLUAuSlL6O1STjdZbybYWSbYuKTkOVQDONlkYOtVs5PKcWKF6y6hakXyoa
n0maUrXbLw22jE+yRxDQK4tDcob5CY+6uIewFnHi126M/lcD6auaOCk3I2kELQIHyvWYAOyHMGMv
TmrLAqxbrO4bgCkckT0nGrwCnZo0vi7y0m6FoOd/jjIVs6nOk8rKhLUQKbj7KJL+WiZ/o9qZSNR7
fr6eD49eEWaPvL6ZkaVOIUJtNpRmHqfU4rvN6VP5GbOT+mVXzkGc2/q2G4xwd1rZ8UVCjdUrIufI
vfP0nww8nl6TYt3vwSpWtiXz6CCsP6mQw4XovYK+IYe7hFVsuQz8HNHzE1JitSNv3oMM8dRn+aVz
iDgJiBqpyfvxMxrq9b6W1dva4Df6D5/JUo/TQI0FE2fr8Zz/WqFx9W7ClROH1X8PaA7w8W9rNQH9
07Rsb1ga4dcVS/9PzloZWfnDiIzXsciBlsQKjCPYnWSYStfpGfk5pg+scW68TuA3W0otqOgzAnx+
62utb2Yp1/o+TphD2p60FLsbXrDSbNPNrAlRFHiYXvqLwh1htNR+SdeaIhIhHNfNRBNNic0moJXd
3w8ClR73UcZR4b0eDmpQZj4hv0ruq0yNwIDFPJEtVA0bmvitS1uD90bveQBZI98st+uGt8sPtzQn
JlCfogAX28UENus43lyl05BNUuZINg2WOtAptfqiipiWVXgN3Btlbw1ioYhwzgf169bDb8Zsmp0r
C9b74DftqiFLqrT1iwwx4ORydeKZ78aKyvsw+yp65GJD4g/G6hk08nCFXwJ2F/0b0b5c7oOPoNjg
stjxwG9XW/Wno+OJU1iWagk4iRugcrxkRSgbWVEZ7a01J/SzLQpPMRxugSHZZS3ieH+aIA0wD25l
bwxUkrgpP8o/Kd4Fo97acp+dEUn04rTds0faIwFCMMftIoFnDFycAF03S7TB6Ftc7KfL2/GAQwAx
VqdXhpDFKqMv7tWtN89RAnFoDrFYa1YvRcWRQw9SKJGe7BTKyeW33p2D4r0smWfQmMOTYNao2kHe
3MAMVNGG8HS0GCg97PC0Kb4U42Q0/peuO1ekL0AA3BfQpPC+X9/LU9WnJ8rJBnxmEvi48wEm/Epl
2xCmHEjYNbXhJpkWFCmv0Va71RWLNCZsa46JQsiHEuJVEfhpe+wIQPeqY4yYoNbsvHh2NnWC0zR9
je7FcO0MUoSJ/E3BwVtZb9VLL7FteQ2cFrISNfTRjnne/cqFkAETbUpJELh5AMfCpLGr7YeW4jr2
Bo0yjwVrUksLi73dIKLFEgCszWlILbezrWHANuNWxYVQvdQP1wd6sTNNdjDiVYNppyVnTRGOxJwz
Roo6+b4BnC94sjyd3FB983Pvw+BtmeJ/w2U0EcuFYDFQ/AowqyupqziG8uHyzYGO8TFq0YIpkhAk
+z7Nj9sBLfcqiTla+MfzBSscb5JwQ3f555RKfoKpeF/a9RpMm/BSd45PN7/dqRobh3U28BAZhJ//
f0enYltw4MZUnhKSynVLGUWCQSoS4efUVJ1LvlcvWVUJAjj8sB7tZp5lbDs/6oImyhWcdR1PetKp
s0V4k8uYBgq+nSUoNGXMiVZ22Lu71IlKai53wcyfUAf7/pi5eNbDHEs2UC03q1S+B/Jai+SShskV
i08nyprf0I86NiGXBZHkjVgSvj3kiLElNmvMiPCP+BD651g5iYMQSPY4UXHyA/7Lzix4TRUtCIOx
kLR20u7/eUIux4THK+sRq8D461vB2bwgzEpoJbU4/Lhn8wWenu6tu8LK61RNNo4bHJJGFCfVJaJH
6JLKFUkiSBoVs/feN9rlX5tn+rr1ylvFd/hxd8uwCrKt01khGz2vJMSZ0wMemzXiBC/65uQmDOz/
fpXHSbhQs+VsiuoxCL/FcKEI47ljVsrn2ayjvYIJccFD/ORhPbEEfkuydGE0q1CngxxE96bfnkic
wvjhz4R5TXzS2RH1KPiOvEFIeN+J6hsj5OaTuo/Ba1i5eqPuByHwgBJo6BS5ewPT2Px3q2n3fWBN
8gMuH1DwFihxwsJs0VihC49QVWuihVuT4TDlr/JlCI5bLzLvfqhcpUtfZ4YAFIdnEOrbXueIIN4M
GBMerZp3MNBYRsq2BfzlfAFd+0ykwMd0dARD8Nr3REbOsjhYdTX3N6UpZ4yDDbDtVDz4CPPlQJAM
MmzK7RJc/cwdiFB370aUVxbvbrKE7aIdv/ay1qhyt9okED5NQCf6QvwtWrSQnyTxxO4xJh8b/RyB
6/QIS1ScGrlnxPkdSMLhCvz15asJ7MscvNlZHSpTw6lxqakRQJYsyUTFSe/QcXS+TDgUidlh8ezX
KOhq/8AwACLuSxfQgQFKsO0oLZajkMus+NbLYEnNhYPDYN6tFg5ls34nQ9GWmO8rImOPsbtf+yoo
CGdHQoxj9wvtHtxR+CABtk69Qwu0yokN7dVVUBmb9GbAUOYSuKsArU+k+f+ItqPOqxI7jLowoGKM
IiafMWOZWsV4yOJb+v0779CidK9Faz9PTr8oCPp436dEdeD/OS7pqAO27r0D5AQLid+hNr1kz3TR
x3nqHYT2EIvqWX4/ueuRvzwWR3k8WJC0AsYnLvzjo9O4wPq1caOhgi1H09pXI0PPA26weAZMj6Xu
Pbd/AFhQWJps+N4f97mR5G3HgX8I45DH/W+w+VyqnniIyqxapQSYjgjncG7U8M7AJGR8u5Q+l/1q
hENFuAHs2BKZvL9S1IYoEeItLn0coZlZs+gI4RZJw5DpnCqE7rgSf7TkWqmWnuSnR13sJlsQWFYk
1dR/Q1Ksmy6k/2zbGQAOJ238lFuowiIx2E0cFuWgc6q3oY43KHq8wKgDzIhHWM+3dKzw5989HrFR
+Rw0V9bWABnWmnm+SjhafOxCnbFtWj+sG3ipu6iBkzNUaNziYobNIBtw9SUj95qTv5hVMN0u3T11
GWOrrjnOIjN0rn/+zx9s0sd/vXuSsM40m55FrduVggqgZnOrsMf0y7nxtYV14asXPAwEbRhZoU4I
GEdbQZN1u9je7rFGLkCTjorGnuq+oeOoONBDN6SbhjQVmWPjA96TgudiOHolT3aEm8eB13BnfLfQ
tlee8dEjVV23Os/WyAGN6ff3lYsYdkRFseGhIBuhJhIDIFus2mIuKjdxex/0RbPPnQCB7vg1v9Gv
lbG7w9i3fmetTOn/gDYEim83geJ3lOUevY4ou17cw0v7oEibiFfi2xDETR53/pNcPqhjKZSrIUPu
tbwhFUOPKnMoe6x7RcYkAAs9PrfNZLILsaFbgx9UFs2uuogAKMOlK1s8okl8wtw/9BJ9ZLWe91yI
y0hEk0Xz8lny44xfd+iFpDIQaAoosYRLKwxzKnZUzjtkmnCDYy2DRYJks1Zc5VPDACgC/WsrNwAJ
fbr2iWTEDjVqnyrnKnbeM/r69lWcNi77+AfGsat4nzLnSQi6M3yQzc6XBmPkIPiCWH4HXAiwh3NE
Aji4MhZWFMny5Tsh8siPLHfV4r+8uMzJaskMeJ/yzehNPgS1R1+B8EH/nAPBYd/s3h+8UZlHW+We
nVynOMKuyha14QHvyi+QgDj7mff3vnmE22SS5nYaFEtbFdYfCngCxalGbBCWxN7A4H3KsqV0QNIc
nKTPIhlgx8NdSyhRFpLf+XImoQpG5mkw7cffKglTRhRT7S/ppWfYuJcW5DlZ8YxyMN503iteTOE5
M6MJRShywNBf74s+63G0LfT1GtgYgKIKMYUjul0vButtb6Ob0UTtgeBm+hPc+E7Jgt2LsG/q/xUS
xGIWeuJJGsfenWahxUV72X9jqftz6nmWtmIRgvJrYA3vNihFOAxHis1q3DAPUB2XDwZRDF/Z9Sqb
MFs2zZn9SC7UvzdbU1/cKMeAhdfpl1F3/T3K0bHfDINanTSv5PXu9Ci5IBsFdRPw1iK4eD519fgI
LTOVSDUX+u+HxnJ2GVtBEa/m5cOObnIu40Jhf9tu442PmjHr8ce6g2k7Xn/OdRAXCo06S7rUeirW
5J5o4aU5t49tOasGpTfGubHhh8E7r2S8a5YmZfHu3zf4lSzRFw3wyTISJjMs1j0nrsjGKoQGd3SV
MHi6ryHuS4sxFkXD61ShyKEFqm/uh5Ejq34v++qOBIEVpM+FjTEh2eaqCO/SDuPmcfRJbv7pRGox
Jg/bd2fR1necCYtoqQnk7ofNUR/cIhNTJzmUJFYCOZv/jAnHCgkL3Xvx7IfOB2v2NqcJxuf20H35
UTrYeLz+ElyTcwPpqE5A0w4JOp6794HgM/DSnlQLcAQWpbqAOdmZ16AphtF1Fcvp/mq6652WY7Yw
L/O9ZpDGsDQ9GQDpnFbFULBKtt2/Cb3YQDz95FMyuW2/EEo1uU2AxRNgt/+TnvM2/jf0UIChVTdb
GakeJmR/NtWyz6g/2xJd5i37of5RiL/B0jC7vjWW0QGQsTtW1Zs24CqopR3XBCP8E3Odo4JKdk+G
tMOp+PnHG3RW0OQm2f3JpEQdMax4LahCd6CQQ+m+OYeK/PobjvgXAkrVpSyXcvy0F8JOniUlY1Sy
bdJUEn30DLwJKdBroA1OE63zvuRC7PkkH/N7FwClGULuUPxW0Ah0voQ5iLgH1YEiYbCe7F85OSOp
qcoFZ/ut+exwh9yUjHRRPpfLV8MR/pAL6vnF+0k7XM29Qx/JfE/hndn8eS4L4hUEY+AKyTq0ASqK
WV4NCDaD1zMBo7Ye3PaFNU8yYJY82J52Kv2JmbwHHFc03U+e+6yWzdZ4jNFkBmK3vmLteZllDKAz
Pt8LnDX0xmHLOAy3darBo77TdAfbxwz3Ab3/uohB5abEYbOP7nrKk4ZzSBLwa2cZopasbUqf132s
IL3I604cDeYZxYl561IMIgYxg4I4BndOrs5vZV8obsYM2hlz+Rs08V1lkwyDjISGXDUWCp3+yNiF
UCHL8kI2j7UIiR8QBVTX8ho4Q12U2FYp6MbpQ5K0cYwZqaT71fSmAmPLWOFyE9ZDeV613nu5P7Hz
OFe1aW03gW0MitqGWOVrirTkfG5F9O9I54ldKFqHQYmFcRUpOM5Vb7DHKMw1gh+ihS1ft+PhKYzE
xMZRW5/HHcTYk+0q7M+X+O0GFe71eI84XBqSs8gA/uZjBVgITlrSkoEMJ+yCtQJDT4K55TlyfiFY
GMi/jc8EVYBaPrOan2XNzC8tamkM94odG68Bo9FBk5H+ukWsY4o5nrXryrFmGkbP/Otq6M7yekKH
cE2xw0LfrQCC+0ZHo1+IiY3DoTdcmh2X73eSqu/PdQQU0EAmBz5I+hSOOzESPX6dMy93S5/dUy8p
9CWkoTtWWE6ZeotU1PCGSctnOnHrZZq3Ft1orqDgXiAkqcWl2tx1NC2jwhw+p6bV/QiDJsY7plG4
XOxm2B/LBlC4QifllXI5cc8yHGJLJPJqqsvIUlops87snID8Tq22FjViOcSHZh+HktkOBYuph5hg
oTlwjT8r5/T8XqczT7wbXXa+qyYaQ/ZpOYa0Y0ziCXjMIUoExEsyfrR8SRkh0zRhGTp+bd+PrBJJ
0U/ncT5rOOlDkMyjh1AgkWv/ruwUzkdPqAHzbd4FJm+tf4qcwMKRflZfmXWmyYEU/eFMGKrBIzAh
6xC9GyWLNDsI2AREas2i3fNLgzu7eIrNRIcEGmijvIUv55+OTfwGZrQf3OmtRv0YfKpZJLW9aCu8
Lg2My2xqDem4amKYY4tqvya4GC3trF8gYieQdwVbsR2HMHhcgdpQgexI5IFlP87+zC7k3aodr9D6
rGlQUaQMUN+Q9/lKKM02gm9JuugB8RdkANR9TdYVKRfDgqCJucgXp8iERygZFuRFn/D2AyrGUQZM
RTTEVprbTskCdXdMeeQv+zLOBcwTiajsRK+8DifisK0BnZKDH/md9fbQNJZi0hdUZUr0QyWDcNNp
7Qhbg5oaULJV/7WJVK45S/l/4cFGlx20+TZHKdE265TjYLBwtEvGP4SLQ6/Z6WkDfnTS2SQdAA8i
Izc/qB4K3VQ0Kkg9IKCdeGmv6d1VxLVseTuOcLnzJ7EDlZ1fTtiK0krr8MACBuRCYU/mbmqTueo4
t1gLWvduwMNvd1iftg9uYVTdOFKuoRbQNNYyNHQq3qRnCDYHinOvCniYbRzVUT/JErOcfWvIqfXz
GU5dWWeGSb+2NZuihZFuZ2WaLhsfDp6/oQVt+CmBO3a7Gg5WbOZ8M9REj3OG0cwjbHl37eUE3a0W
0wFBHKk1AGZ9br9OARHMd4w9NHIcwjPCr5/XNCElxS2igsV2c/QuPryFCr/y4mQFyXCOV6irb4X0
yUGTNtHg+fVr3hP5XGU0Qy61aPLyMMTXMbW5ZzsiDxfygHyBFQ90upHVBPfOthEFb5RKuizoDnN2
OJFMLS2okGJc1X4QXg9/1GGwYkFA/qQQ2mzrllpLuXc46pksVt0q54yMZB7w2bVlYsnSZTFuFrln
/g45ZylEgwOiwiZ0KsNoRh7JHbF4bajPpn1zb60Kx6s3iL2qwikM+u9kY85DIAi8FguX8GXDD7th
RsqoYOjL0Ux72XFNJ4BvnbUMDWifX0Ew+ocqJOxD4ZrM/OmTq9C90G8+o+l2zP7PchJAwMbiYlWV
P3PCwhX6cpqprHmvnjQvb/7pzXVRZ9EBD57UNB/22ZoERf7ijku8N4+2XrKOaZ68gcImP6VaHXDl
qinMbXkPzhAYb2f28TeaRf1ANYdvYuxm/18X1TWnrQzyK3xvmEJ20N0LrbNlJPJdmtJX0V7nLcnh
uyKIW4so/sYQi4CQIVON6A/w+NyIbkJ/ZytO9On4fz9lUWjl9W4xGdKMj+ZUHyG16tYMk0baOlFr
RifGwmuclkkTYju93oLF0YJq7ja9BasktewdiiBU+g2GltfRkSI9uTjzz4Ueabkyvo3zB34B+d17
un6pPX9q6G0XFCEhoA9hU5lc9utgT5j4kB87Cc6NRct/34a6OJP9oj3TlJraJl2f3c5TPwL7Iiar
fg8QAdoA+Ys/5HxQPV7i0egbeJUqxHIC6Uwjd8iS8RwD5Pq9BAAKO8w9MW1pPvuYxQ31BFnZF5W2
cCkFhUZyt1sdHPlYx4GKHxmRqY8yCkWAlTu7oRtUwjmxKd3HXLtw9qJ5sMLLvcr9VQay4MRLP/Jo
zLs/lXMD3eg9CG3IsD1rQ+GH7M+BF03kVHM4/1GtzNbxJAZnu55DAyNTmx+l44QwUdDXM+oW5lnr
wJQjW5Rd5WT9WLcJuNvZcVFEI1maYmUGbZpJLPcgsEr+NX6JYGlc8paamUsI/tt0iH7Ba67B6qPg
fskqigWun8zCLIvRWM1RCZJpgmQsjVOYXwaKis0EaihiaBqTocvvVUVt08LIbsaSa1FM9gq15hPU
nmhQBB4xuvjdHnPc6Y9KYbru8PRv+885Pm5y1fXDOrH22k+0PRdNcVwgeE7ayP6Ggr/RpYXmGjZh
g4rslT5JaM0ytH3B3e+PnBl8Bmm7OQpVBLFA+SERIz0nTM3v5PGTi3omH7UwHNkuyHbM43Vk+gAE
Ha8RVa19IAqclii9w4+AjxyFVVFpl2k6oniuT/L9TRzYVVH6yB6kffFMJLGyXKLSlPFPJz2xJcSd
5mlHo1MZ+W7+uuThk6PBchGTo8PwlziE5m9Et6R3wPbv44/PLji1/SrENBJCToz7d+NLs1rYsXgQ
pgcNzTLLy3Z8EGenctQ002AmmP4zraK6vWXJcuICMNqOqrHCBHewhwxSS//2bKsfXsBT2eQ7NBQY
QfV9snuk+Op+IPtSSM75k/DXITqSq9PPQtxS3d6og4pmBnXa5j9OQtjyShXYAu9C0Gq3SoRz+rQ+
qRZ7GBfFdAGkgXt0C08j6M+iD8Q7eyr71SUDHl8VQkuMXTHNnMJoAQ3IGa6JptXxQNYJM14QFnvG
JNds4jqWiBraNlC8zkRau1o3eDpbejrEH97O/I6fgDbtI1WBwigbUOZB1e2q3NHTZlmJ9EfdWeke
HaJAY1mFszXTJ7V9UIy587oBlZj7H2XKY7s8/N+9sKrqSznj20SNyydH1UPf0X+lNuJEsNU2j53T
MFNVLmvsmn4ZDffHaAwbJoOedyGeECkYM1rzDemIfMOeTO4vVQ6/jANU/IODaYQZI+eB6Tak+Zl5
ew8KRz0o4Sz44UiU6GL7FBIxazknHz8nCrCMxq+dE/L+uXHQHp878F8XOiCjTP4a/FugLiRdRASw
NA9WpSUJlTxkwhqMGMSV3nP14c8QeMs5cygeffLI8Q8/2v/wJIuqfsekyfRJIh57svvNPSm6pV0b
pwrU1quCsVCaZ5YzBeNvKN+vaLTZlmmNZIt0lt8WV9t/+X1lnk4u+9zf/s/l8etXgdUFdOCGoFG/
w2UAdLwDT9MU5yRrPV3agCupJr7aOPdP3ta7moEjy+nyEmgCBo01i9pljW/KXWGZ4ERZmN7pNAG5
oraANT55rcEycliOGp9/T1bR5LkuQmE9Ae6CciwlYGh322Ruo8N0UxEP3dFCpbrA1K/T89PbPR5i
8JPEgloB+TEFybyADT8K/MuJyK+tUwO6hALTLks3j8Q11FI6rR1vW15I/HiglzNMMafUeVFARCCs
d719BOjQenQVNCQxSg5Bs2lpftdykthJ1lU9+1N6ryiFqBjWF+no866c7rJ58c0K97DWRrmTqm3o
QKh9uefPDBqUlm7SjhEp/DuSQQm6CPZpssxz/xbxME5mBR0XiIAicvve8blM2RiZuz9ep/avzrU9
KKqS2i7u5S2S4ifxT0jxDsHb9asd508s01wLGb8DoiwVKLvW+CW48xWfS9IbI/DihhNFqVYpWPdf
nU+UN1sf/hC6P7MZGRFmrPZlelhvwXclJyPWNAjRIlfIpR8Td9dyQTjxW6wzaTzX8vrLpX5wtt8g
Jx+D2RQTJdUkN5zPBsGaReRNdVMlQ6N56L9zDEzesHbPVaiPAGFj2A50ViiPmYLJ+bjPaXvfPiiM
nhUr7e6YVUJeWf5yqGp2O33WVl1pL9ryERLdsDiYLo1g5Hj4T+eRRr2tDOe+d3HvV+NziVXwhurj
5U7fMO4V2VdPZ6lHF6/TZvp+NRW38ed0i/DH1I1Oe4CtkTlZn5NvuUq6zfDxUu6N7zJqN8JoEH6z
f0b1QpcwBagVv5JydpPw20YvhQY/eHySQzpZvJWf0tsU42+PMBCtF6Sn0UEKc9+Ily4cURVs6lyR
DJdbtmhiFtdJRIp4xGwde9pihxPQGcrc0c7oGGi4dqomogug3l0SYn/XuR7nLtBHkAai4fBo4u17
M9OjK61e+h/HR8IYtxvQL4yzzKtUAPMx0ovrLe4fI4NdsNFh+WxwWMwMQvgHKZnvbpaH4PrVoXv7
bw8LLZDg5vD4OqfYF8rH28WAoHZpQEPj9xW4I+cyWwsF0ghgYIql7NkJHgKOZUyTjd8E4HPAzeGR
vgWmpZv8TdMvNRLk70eL7RIOVDEcE/f7laC6SxGfQ9HCbQT6kVgB0ehCB26/kqeqledloIXnbIdX
+h0r9082apGDeM/AywSCS5cQ05zOrIRBcGMR5dolzdJiSZeCV0fxKLheKY1mFhcuklTQp10KSplo
VWCPcmnQNYSgPOu2nHmP+/MnA5tjy0j8p077VRcwyEodknPjFxXmMcnq16PjUofPzsiUFKcWwbSj
zHrIbsbnd9dJT0teANNV3N++eMLWuVzUx+hyutLfr1DSh/hFE+zocaGuqpJL/bR7ZPVwrg3Ubx3l
UvXo8W+xPOOiw/yfhTEBOencc5B3+xslbpHf9vfy2Bpvusca6nGWJTxp/4cbLReLZgwzhutHDze0
Dw72wxL4+6/5ejopRDNPf2/8bPYOrIxKWlyfIgMwHDMhOuc1JCNZbVHyCn6+UMhqPiLtCm6HVdpJ
xOFlsw+M4bqa2o14epDVWmrTN+29LDpETBZd8thPunfQW11pWsbeS4Dl8miKPYCpqb8ZL3sKM7KN
SRolg5p5j5yrpmhaaA6A0E/BqqBPOz4JtZgjJ4bg5puPuPip2fURDiyqkV9b6MHfmDZ72t1jaeXX
XjI7lSR6XpzsN3tE1B609lCjXoGs63CrbBaTonUaIQumuLJmApiYOXzE7iBcx0cDDlFgbvSxJQkS
vGLU81tAacHtYsa48GoBAFVQe5Qvh1GlMaGR5yORij2agGznTChGzgBF2vhgvskwy8xVM/nFS+XC
GVbI4zew2rbXMOB/XcN8p1aj7fcPOm7vgCeJ9bGZpLBMtFeA/7rCSLb5fRg92QncS89n0IFoM+OS
K4IOPrzEaEvY13ynrPQVt0PCxmi6uqNXQptzD24sf09tL74Kyhck8Hs48hljDlepjq3A78bba5jY
XJ7bWBFou4kw5yqzj2By1rbMERha7KLXO+Ff4edtuLvkvmhw+TnrQmdNwHJmDUvCV0dRxDsgZGr+
oC8+Ap525VeKHlQ1IMtY+X7G01Yp28gxEt8kdE+4Od2YkJlByn7M6SlFxCeGffUNCqnuZIUd+mzy
oxcVb+Cm0YXgtiZtV+CDdpcPHsTKhdYBwkhIoy4g2HNYK/hN3KKvy6LrKzGKHenL7rrkD9OF8ANB
2rHJW2XMy60NxqeRYTTgfT056LY7ytNS7p5xyHe9XVOaYaLBZ9DWfSIlwqPkYdFO/ePePFZ/Vzou
1MnMu6XfzfbNwIEy229N8fwcmflI+F2n+S+R7KBIz21L6KCTxbjeeCjARdCJKT/HdSQmkq4gmShP
JaCMUhejpDjBTmOnroVpLDnXt8VOaAU4XlJvkC0QikR19Hc7QaTb++W4k7qEZ1ljI8KxJxOwYpIG
ohv4rBe3UjcDahOm4OWgK3QGykGdH1gn7aXaYWnRWbA07kjEYhVm2hVh2D2byPDrJIjPhT7BTedM
EoNBgWm1dY5lZkVHYYTqYPHHuNyNMjJhxiFzFgaRzR4oWqvvMsVwn3KKH1rsXZf0B+E9yXkZEdG7
p2nwieCOzSj1yqtXIlfodCAWXw8Ic0yeXKrygVlsYvz51MOXqFgSxc7uL7NILP9BM+V2PAHgcqyq
NhQfCx6oHvJ+0PE6nEIY7HsF23HdZ3KWO7w5eG6QT0dRwLxSOJ3OF1tgz/nGZ2UNJ/0NawYmjBek
mLKvcc7jYMGUuhnzOO+ckb1KeJjlPA7gL/cJVZr3a0Xv4kOM7SZwtyVcs8Frzxk6Kh7+IJZqR9Vh
XfzZJqdthcLedb219eA57adgay0a1KjRmLFl0l9ocl3ZwUW8I3Idw4xvj1nUpFNl2zDWmhSP+wlI
QpqZUDw19irGuwL7yrit/koCJ6eF0Cy22dtcibYYwcVhUu5DtwnWPd2ip3VviryORTxDbwr/WGw9
v4L7RvyEX5uLSpHyYNVkKu9TgHymWN8DOAAHbdpU6WTnKOnj23V9PBeAIpuIfcp4uITQC/ubwfQc
XZUpHW3aqja2kEX/rPj9Rfs+yye2pUuZT4Nfg0alO6IBM0NA/SekgC25dwi0q4SJSlm/Obq+6zow
mlhOHu4wjx8g7kad06CExTo4QSNBix4u3vq9NbPi2CRfB6StFYe1IGuKkEnENrUYTVX34LZhmI11
Uyk/tLjK0zz6NFl54usOwtd3jGbWz1Ybgv6AtkmZDOY1FLQ6BoxdpuRPFyfnO9VU7zJgX+RL+ASp
7WbksyjdLyeLCpzj+rLnCVlSYixS3bFqYAIk9+99yg/UY7dGxuqVz0Fm7k1PJV2HGW26GwBkc3uo
0x9SEjMPcT3urwdP2JwmVLqKqXE/N3f+Iee0SdK82Y8rhNvVYJC47U5YLh3PAPGfUo47ePbH6Kgf
11VeQb/Fbds27ajFSspLrZZHzCpqbhRtaiTeJ9yEeGgoXkLKtjbLV3ihaVa/76uIjXxtINp2BVJa
F2wKOjGMrEJz3aLnxpCso40hCym8wR0daMacsC3i81Iq4LJlBzV/nJbWEJJpvgr0ehGXTzF1xXd8
4kfogHHTl5Y6QYns6mT2OR6IcdNoMjyWMGg+16K1WjqBq3MpMNbjJ5ooMnF40IdXrxnGIRWeLwrq
uwwDqxQtK+JU2/HmDJKAkCTuRm82H8/vA0gd2gEnJv3Jlxw1c6zqMAhAzOG5PTTQEZf4MyhXreAP
rkACAdYw2pmYlA2SK3e3126zOEknCx6sA7GGDAcBYZ9uG7t+uveNk60HIzuetObOk64faCTcQs5I
0cjcfbjiDGR/wIizg78b18VIpbVW0MiWKHkrubUd+HYEy0SCUxQMJq+VFtAjZDOPy5faN2vwmoq9
g790FzsQjCdNy0TXf2LxAqWX/vA9VaWfLe3ZsNQTFEmIxt++32oQx/y0Cd8QJFTMWP/1U1e+TaM+
nGLjfGLcz+fzwCvACv02h5LH6e//gvLJUBgC3514BNOpjB6yXZ2gkjSOQ2g6gkMRYafMiS0G3B1T
3XyABysIKGCl3Zr1njhzkvEiqZUVAosbAXWLnnvQQFsaeo3kH1s823O6G2Gh9NKMlLNSefGeZp8Y
3/DKsp/LRTaKuLddZWMLRZanAm/RNKxAV04NoynO3/HYe3RJXZbxAbZR1HdDYHPepbkY06BjeSAW
wJKfn5u2sy/FyfG1KEX06LNFrtkacdUlmOrLYmAEeGfBK5HZSDQBi4RxCoqg7zZbrNzB6hTB1M3/
AEr3MWg6zFQrR3ff5ByV0pO7U+SzV7kPZmpkbL0XG1nERfl1XXMT7/IApe0xHjIM+ldKxfI6HzdW
MWMn7TlJwLKsUBP4jXJyajdjp53bWN0vXU0iPe+XgWG1tU6o0INa00EoezpXHEd8XbcKc6xfFqVa
7Di5Vkj2A88oN6Wj468d20PPPK1lZ4kgUBXIp7Xsct8yjBbfE6GNh5Z5/LUWQub3MQ8rJX/wAfO7
PUSkTFDG3cfZfyvvOY1iEdtXB/57q0AIrJY+ilOSdOoDNufO6/q7Sr9Hba9gf+piyFKTQPETwJMK
TwVo5DzNYcqAAqRw0maaUj89NXdXuhHODn1ouxDK56FH+Svi1nLyt3AaGMmHUEwsj47+BdkjVdSt
H3w0enL5NE0pDNFtcLRtzYcjmHoZusV+I2rXzAkJnMzZMOX81qiMWV0PdMEgSKjxFm3xn5qOikoR
sdF/RVf2zcTUVsRnux0cII+RLb++Vyxl/xTUHk6J1HwKf01Dy+/576io8iQGvbk5nb3Qjn9UgEO0
J0Ifx0DR99sosQvwr/5Nca8fzia4+If3N4qszZzTi+h0Tdio8tcshBkmiccQiO54YMZU1bGVBQxL
fOntsckspyI9rq4d7/t+DDRd5HJOadugRxQwz8XkhtORWr4E7VC6rXxlQtlu0iBuIQxzJ8Mvve7T
Ui7lcCHVM1S6wRTPR+Z1qSRvFai64abSv7RdmfBv/EJoLFZhbmXuGjEDbbPephndPhs7iX51wI0E
E/BVKVL4yzzPKM0Zb1WWGjWmMMGx6casEbXaI4gfkIgIxZyfK9UAaKrgabOhac47JRtX3r7nbV2I
+/v2d9ifu8HXq/nA8HJguvyXhl3WPLhRAdyMpB57oCVsShYvF9EymQhvEWIxhOI+L+Y5dKTpigFd
dRezn9VdmLyylX9u4sN6StrPWBVp650fyHQd57ME/eNqW8hMjlnDnH7KZyuRV2oN+sGu1x1X11Op
el2JrDn96qmHVRw6CkXr5/er6JaOyQyn70Ebdqo/SlKAF5YfD3v3/39U0w+er2I7ZbUiW0vcflCa
II9tne32Cmm1/f6Nr9QurBPjLdoNytts9BW9EDFgWqJ7gCePIL+Dt5vd8PMFwqf0E12jcqY2fBxx
B/Hn1qzuL7oJtp1u9iuXjf8Vu3QzuMhAjh6ENgm+62ErER/fVydNsqohT3PxfUVbbmzqJhBUOyFD
DyMupmYIkFqzh+8D0cUekTGghBsau4HUw+fGR3LPbL594JTVqDjLrF79eRyqMjOIgaJbj80QDuPp
LjM/EKDcNjte7tmgpixjqEM6SaZWboX9xshBmGeCKnuC8BJAM7iVhWUilAl8GI+prbpygabGyEYA
8dlFHYCq4npbJvATF4aOFHJ1tVM2Mo4kCaI6TNPt+WaekKghTi66FuC6u7LVmCp0Z9BhxcFG3lW9
u3opF24Mrf7pLF3q3MIHI5E93vGAU+NPieO48tjfpnX31Qe5fhIV2GxVL6PxMcxlmARPdbtzXuST
z06aI/WSOFuWaDTf4SplykXCuxeOmTzjP4sPXi1G75xKUvHep3QVZV2RddTTW/O7diuMskhKY7zk
D6AZb+hFBPS5sG9YLGwTNVMwIphKxKDQuVmq/aVFLTwuLFFU1etGyHmrepWPsO7FWClL7JoGiLVa
U9lwfyn3KuMuADXDiYM4AfUWEqOs0ZMlDK56DwA7zi9FoaLvlsKDC3reK9+lZnN4F6OY4WwExXFC
7m/OIdjC19qcdPprlhjcXZcBSvdhEHAm86Ke4x1Toml6beummwqQwB5cbbJwRHBbBub+2veakhjR
q7ZiOspOsjNAbZrY8GIAoCCH+ASYqgk+x5tWR+TmVNilFbu3hN1BugDJwJuTE7u749u2GVQSrUeQ
Q6CFJ03hbQiS/0t3XA8ayuoj1ZBbnD/gOLxP0LiGCUfe6sMzwM6QuOY+q30jeKq64F+8rzFpFQnd
TA7ayFhl7soOxWkBaiXCUR3Y4vajgEYAg68hbJec+9WwO0uK1xlW8jqk+xBoCduTcl+Cfx47x+JN
KYufBC+V2B2ppyoHLrdKaVjFwPnUhf+pimSu1L64XP/6k1+BjXMxl7UDztDrxs6zl3zhIocu0TLH
7zl/Gvz/lTqkuv3tmcQ4aZxl4gDawW3gbxQ6YD5j52onLAjWcoWSsezYEtCa/jBRLuS4mjUtBZSq
CzJ3FHyDepIje2l0/HvK+idtJFDhlq8DNiraX32u7nMBMJ03QVqoDMzthIY97j7sLHzggIt0G/hs
2kroqd8HfEiOvUoe9dWbxXze680mEA8qOUaWDSBbJaN+Ov7oEVtEmSf41oN9YLlkwJQs8wxkJ+ZI
ys/Zz8XiCQcmOVENy6TRDjF14HSb0mR9osE6pdy4kR8+92S7kD0stEtw9MnHeFt/RK110u8567A6
RPO7cjeusRVf7xqhWC9JXJu34GaQ9/m/ZdBuCbpgoTPpL5N7WJuO7bBzyXbV+nfaVXZo+qarTQCj
ymhXaE0qz2W62L0RMkcYzkFsOVByuPsUEH0+P0eNjQwfXVI3sEPDDclsNU/X5KK4cdSpRy0DXqVV
hSD+71l+j+iwOOlvaJCUZnB9Sjx2VqzsdattMeotw7l9kb4RXM5hZ4Hi6wIcJGKq+Hm9zFzUrxKk
X4+N02PGKLFEXPER8AM3gIfrcStYKUrxvbev6fowu1yg2BTFT+QOdnNS0wQy0S7t6pEJ/QdJvy2X
82BzWeRid1QGEQECwy45YpcGGwUqDYiQBdHX3KKT8Uf0XyT62HoxO1pRXwAji2bJyE4g1eeHTVRQ
t+GqwQvtL5fvshKpQKmrJEzLEBPpthERoUfOuTj1yQmZGRFFspEiuTTtO8TWzy2wTYovGJb1RcwK
R3sFAqEsyi8mM0jz9eMpBOiHRKafqedbl6eAYnT6ki7ZoFIoxtPPO1/1EF+3mHkYGGMZJysn4urK
sWmLt3UMYexOQhJ/++KpVg3qFvF62NVSecV3sT74TUsGxFb99cbsecn2XRnxCyCO0IbWFJzXqJeE
QayFYGRmpT7ACMR+CXgFrBXKf4yfMyl/1dMQkuIgXsN3bf4PlOK+yTrUKKIzsZ/kpWOjbifArvCv
iH9BTNwyatPWE1nHdXKmFOburrlkcdFI5bQZozpbqNOTIq4h7ruAZrBfQ2BNgpe0N7Ac6DiRzUHp
Vh+hT09VwJqeS8ZfRBRg/7JY0mW/aMxLFb9FrOVZs2xkWvGzIK7fkYwAJy1YLaRl94+8hNvReqjw
GzkMN9gCoAx154HEiFSgIRj7og5Ckx2LNGWk/HXmuhczCYo3XVx2EKqWWPbbxLIUcmtY6qJd5yt9
6X9l7g5Kxn2kqvs7navNGnfK5R+WEZrYAfw+H612DZZxZmxARZneQdtn4HpA8qqrz3RFjPhCIyYw
wu1StPIKc+SkBhBAJPH/Y0jBEZ8czaCFRfMBB3AsfKIKARqr0o/LZU3N9y8UliXQezktA6fINb/E
+H6XFThgdPaoiTzpam+v7Uh8aJiaJDdeph3coACI6DSe6/xzW40z0NE024/clKygxfLgg3eIwc3v
Lr6r4ZHGkBeo4b2+qgeNrs/7n+mOpNoZ1+6rRGzkjOXaYkMUFMLu4QThYaoGYigSCuMwAXJNaHPL
UOxgKD2LPttFFtdttpknH55XrxI78I64j1aPSn4m1V/sLGWcLqsl3lF0Uj3OUHnHMeiWN5PIa0dh
WRHoU806qmc+j9o7/TW0iSgoG0D7wX+RVVKpWSx1Fhr/5e89kJBEW4DlBG3dZIJqKoDlRbuShB66
fWl8prUVkHTcF4NRdwcNRoOgf8xq+nt2T5ckfBGsl+U92TsyyD/JoKilkSIU8kdCJR651QTlZ8lx
Z6RjvTkis0gh/vK+2n/HuIXh/uBWfmTX+XsSCk+xULsCjegr7bdUAot4yUQokhKO3Sd1WpW6+hox
bxvtgZn8MXxmBO1SxRskBs5XTGFmeLYTxzuztrndHObYTT0BvzDx9O8+LXNhUP8sMnLuN/sKMekV
sD0eC8WEHJWP/px8aYz+KxRusimNpwkhyS5kKU7dmf2KNjz9L8a4crCF4XgnMTloaaiM1wfeddIx
aLqdq/oMsMaT1+3jQJIHmjlZkyegNn6PFthFBSuj6uRRzxFYQXemgqUEjw/kZlMjf3Qtsw4n39T4
C0AgNZrqwpKlLcRuI72IG1YyG/QIxoVxnSSyoIlaUsLvOvzP4oCgioPeLIWTh+6RryCIgTkAFRBp
S6YEtm0QLbIiC8xyTvyTMuK5V1vkEu5B3S8bRTHDFpCa76wvHW/eg7kKgEMaJDbbqXe9g221vLq2
2sm2BChMs0HaVHqisEKVATRUD+PIsgFk3r/iLbk8ID2ry41OZUltqUUHkVhuw6rDtCGHrOJFZ7vC
LevcJOflsQJIyNBLzpvi1/7E7kgeklziZemc9pJwpGeY1xMpvb/DoL10ud2Rm2XzgCKcf2O91Juv
BTav0uw+plIBh/07z+opENSueh5OBVbUW9wY92fFpiPEgm4+nHrC3CRA1WWlOgjMcogoMSUEO9/G
Yvuh1J8JfCTzVNDQPeDI+5dxDjp1dz30PXF0IovzpcKoF3UzX3NO7Xh/CFmUSGyR8o0IUOeRXY2F
OYA8LxuQ3qmQj3z8cgKNLrRxXFWNdTQhUwNKBd0QlA4tFxwE/+icjc8GTknKhizJ5VM1e9D1nVso
rFEbHhYCSbDoCtJRZkNaztMtujvI/ItMulxc16IChW5w6RjRmxYyQuvnvNioXNw4/rApfxBy5xZF
3eoaStVVJ7W/XTDEe+ySpNB7PZWcV8Vju35T7eS1I2KSzcoZsgfbEIttG64pTmsviiJn2Z5f/xrE
B4IJKQTmWGn7AClqImoByDxTCpvlaDPMuzOY571eg8ckAsEUOh67d4rRkiGmsdRT4q3Xn+if4kD1
/H4bhTLITQGcjq81I6jz8ms9DezGsDHoso3D7dCk1S1oWOj/qxK0Q0mY8Bq6zPlficWJo1NeSD3K
D+F1eSMi379QBNcXV1ggXltPBq+fzyj8uOKe802mLNNKHUWga4v/pMr68FX1EphjEB9hFhE/b2ow
MkB6naFPGq55eOsCQZLJTBzYpo9n2DI8Gl1CxeZl06VpsTpXhBn0moHLBmhRHKCEowbyaBlMfTa6
X1bZQOSztrsVnL3y3XSiNLac1CComg43QHJpknhLJ6DOllc7gi+PCIh31sZNTZxThuBQ5b2va1w9
sLzW5AJfiTeMaVfgUqt8oVGVIC8aQTygLnUXACwxOjhlj/lErJ5xZDmsWSWnYJsapvuT/CcDFOXF
fhkGzQrK0GhjnzKty9QLoh0E//CkSiJV1RGHvERqXKg0dKrsTOBgAeoR1fmgRLCu3l8T49rxJGir
G7qUDqrs9Wpt56tu9nHvwi7Uva1YVLWxjZGUkWoGY+ubFTDGtes5OS+Dd4LHg+ZrHBCDWdxaEBfH
/76Yhb9aqvA6pZncTK6xKjooIoGBijOtR476/6esCvKG0Ra4gabbzsIxu9vLCFWAAIHpKhZhN1bB
KbtCxMliPetdHaFT4WxEFI5Duy4XJ3+jqInTydZHR40qgiGEinS7i9/XegJ913j8ap6QiuDpd9rF
tzByapB8kXmyDKM82ZZ6yY7+lYKUT6HQUJ/Qj+ZrAheF47ynhIvevKuWsSe59aUEL3mqDUh0bXSW
cs20BYhdb2WY4FbDZ3j9dVnRLAMRGIU20gaj40QpWbePRlEgzG4Z5DM748oQOvdvvttL34DgVMcM
bs5xY0vYOnKJ1EJiyNdyAp3Yo6hQk9OKaVoZkPGdNkxTaoHpO4mWyS2Fv3zPbXANGoASjTfunfAC
PT+FCGAqHP5fwuXHysE8JdguoOXxA+qdYZDbvE1m16kUAZ4pS5my9G3XLEQUhWYjVvSXoQOFZXLX
WuA+zTrU/swot0QplI7L+NOB8lxQ2L6Xgsadq4oUtZsLwmQ1aXchaYmH/utYi0t4U/5EzyLycnvz
wO4iN71817piE+NZquVlHqPdoKDulBXleD6iohwTnxtCYrNeuVJid1JqPGH2d6dqy45C+BfRorTu
Fjh4oMJ8BeeTlRK9Zxgb2RXwCk4i1/n4Yw2CHFNl9/4qBCbMX0Bi3BjWUEDzP48QpWpBRca3jLb4
LZc6lvoYfBKewdHRUpAXq3rNpT7y77mOuv4ffNBcpouASboPu028sep7+XUKUVW6ptKsDYdzKOib
IiPb6Q1m0YC3P/F5H2ap6AVla13HjThnbjB83yxPVPXgfdXKlg0eLRNTLPVx85dlMoB2bUQT2CkF
am1tTSx2V6n/s9uzVz8fFtX7JtUOUZ1Vt0viXCvxCynXaZTGwdsRc/psb5VExnLy1pn7/k9GRAa8
3mQMVtkTLwx2QYjT20wulwkDTAsH8K1UVfF0Galzq8Qe5BMO4egGgY45HJ8PdYZ8GQ63fC6WL75w
SMxLNpeYAF5vCeKQ2Aa3RjWPBv28izfFZWT9EJwRlhK00Q5sBhgivNW3GVT4lCZQbWJsO1KXK7/e
0Y1sUPL+N56cZL+LOwS2kHaoozGErsmPbslUc7a/O6tPhr3T5lwlvhUpdLhEfMZTMptX6W+49nNy
BbCh33EVIdObh9qcoWVwwrDtfNqNmJUzfxXv5HgVPCW+bqTncOUV7bje3AIFhNv0U+ll6a7+2j5S
N0kpm9cPG1s07R+5i7/SDCnATmcK+sO+pO2Ai7DddasEhgYgyHUyyiuypK9b4OcJWpNRu6eslWm0
XNqr/unbkZp6mCeE6IYuFWd3c+sKwwLToGNPpUaKz0StdRsIne62oqJrBucrbH43TyMgLFd9VIEc
gIwJ5YvUZ6GhzaF6mD3XAK2JTjjoM4piPGUnQBhB9bkfCHcHR6aHxC9k4nvcMQPyFS/tvMJZszoA
CDzGmwnYqWUKGivNBu0jsYFSYfolSN1UUdu2UBbSOiuYSy2fbKTl4k7XG436+oD7MRXbn8wh/umz
uJvux5zc46XDUEO4JoszAECQFDwiyH2VuZt7J6Aa5AMXZvzcvHkTmVF7bVRr1FepA5Eetmr4IiKv
26SHIHECCVMdd8ty+b8xBYHqx6RZvfdCqmbODbvfcSPxSTztnNcJJJfk/i9VZb4v+24U5k5263Rf
oZqVQRf6WZCUfYcpAMoX+FzpXbtPcWqsXz/cdQd+8YJwKrY1bUvB6QnT/DdV/zJf1L+3X+JT6TY4
pX14a7eIKB/koxcq+71tFwy2MV4ecExnHZcfy5Vm1KvuEn+DPwmulYSEG0TRDcn3vEVAn8uoFIKC
ZKojqRoCfLnNxsF7tyve9orJiZnS0RVkJfmG9KTnw0Ny1JQLLavVZoGwt16ZW6jafNOohuYfAz6R
1bFVIMzS0LX9DxwLnrDaP+u6UhcQAsfVcO7rB/H9JQW8BIixYbaMkiDo72DPGXmLb/OHVmn29BKK
ZphqHdDEatCwwHcQ20dhSe5A+uWaZPc8s/BXPAWST64uhIwtRsaBLQKScAejx1i91hF2EXNf2PQO
djK9WOZjg8TKSVJbSSM8zKwChUN5pSQYSQGSboObdmox00k/wShput/C0kOl3QJ9W4piJCyhpY9p
uNLzvNTnQqWJby7PGMnmU4nMTx57ZRNuWhPWStric3GsgH5hWXNnp+TkU4akAxD4/qdgRFXV9ME8
bnbo6aniJQ5SL7CqepQ4a1kGRVSezdrJLEFS+A6IVSwmgeekgKqIWOjcGt7G9A00DRRyVHJvfQMw
O0KZPu4Tpr166hJJnE81uI1qzjB+IFL+2bY0Zy1iWajJXm33+oJ/Hb5tuh0+QVUu9ydWMII1DQAU
31hF4Zd2VwdWkTtOjcXeOPCylGrer6yT2XA9O8EYwh3rQBzn6+9L/oXUs0NGHvnQH46Xo9Nt4XEF
Gs5DqnGolwoSAQJaNzzNAgq7MJTNW3UCiufE0ezdIJ8uQbOcnGsH4dZtwWucN84p9Y9/9DQpnKOg
RH8BmqMHAJP7L7NOok+FG5e2Vn+/sdw54/YaqqGrs1MzpJV9mn0FYvrsoknPC98begTNrwu41+Xo
jr1bp0IsJp63XYKMt3yA6/tLUmu+S087GP/Sgxqav2h46m58QyzYdGMQGsnMM5KThOjDrzV9o5kL
mBhNTfLpilwvXnu3dOhuxGioP6awt3zjotjPSS9C4D4wOqIGIZFvsO4hG2QSF74OqTHKxqZiNUIJ
/5QZOqwVGwS3NwwPF/lXINfDYJPYr58HyPTI4qNnUMONpvYQz5cB8AWQttfJ24qUnXth+8lZBUld
F3dXh1+DXW61oSrme7ublcw1klRclJFfZyAorLCzaQzjxm8I+E0ggRlCFBSMCcb4CWZJotwT6Wbq
DR5u0q6Js8YoDbZ+RLZPwysQFqM8dC50wqSaQLHYyEaxXFXzf91CLJ0poZ5Fatm3shVCZthpvTKg
HhGP72iuEg8jE2bIF0v9Xy8PPYbaZ3zOTxAc9gptKZWIrYNXLLFBtndu2EWdd75Qv6DeD7ApQDlB
fzZ/HPh+KeX4elSrxXMdNjOCBLdGzj6wkwWvhxQM7iFJeUII2jzv7jhVebejg31GHrIkhOmF9S3G
5BcJKUjykcIphArVOfQ5EmuDegEqoik808wkpXdKePxrogaVFqYRQhYGdCrm7xE3cnm5SjBvkfPH
5cky13Q5mU3V8x3r6bDQla7XyK7HXCkXgHvTA6xBBdE2r90K7onfWXLImmYdsp5kQgA8iFJmlb0C
qWiosqvEgTzBrwjXefbCq6P92EY7+GusFShGtd/6VWg0SzmtECpkNpJQCHSiPOoEiukGnN+J2f9O
FKv+Ckidl2jsHo4P1pFl9mbvYecxdNjEDCEag4XbilPVLlbAy28v5kp1MWsyKGmP7j9lbvnNfx2B
8OoH09R9QcvdlWTwE3DsXXv8nZS10doSSefBVz4jZuf20cT1rgqft3TlKs6wxXytb6o8a4WvuthX
lD4Jw0LqsIPlAqCKIqS42ovc8PuUkb/jmxOMTWiN/SUlj1v99gEaR2ykMEnurgdc2s8NhJrlueMs
NaCrj3Ifral62vJ0fK46ymGuuO/gMxArPiDUikerAZ4COVCWNfwl2Lv2ZqEOVGHxSgkKt7Rn+GOu
w/o1EscaH9odg/PduZN0mgjmPoOJDw7p1QI/tzgJ9eHsXseHbpzkoy58ZTDtTUxrUFUXexQ1wmt0
5Ly1aBbrwaotvHQgvzWnODFQFBvtRl2JeESXwq+LJx5lKLp4AMipe6DNgPYgxLQAy/Y8BWeJX5pi
QprMjPUz1LHlnGPKI1JPQlNT6JMuJr/zu6o+UGY6JlzwN2IWKBSt60xqF36pqH1cleg2+sNeSTkb
oudh8y2d9EJ2RttYGolALABkFDu917rXSmfxlOX1D2mtQ7TeLZvu7b6uipaZfeMdST1sVsvJFjF+
7+jy6ZsXh92E7sN/8nir45JEdQEJ9iyZFPCu4HaemXVs4gpiUs9kaqHj7SQMf9sDTNs9RP9nXZKN
3fB9teEE075XJe4cDiWXe3w/T/+VOopW+L1AhZzrIsrsotMPkZ7/vUBBXMvpKQWtmfeEfyEcHyE2
tWl1pES4V62Ujvvg4PVEd8nhrWPTlP/LuwCK1gUXZ3C1dPgJFV1eCBEhas/KmzQoLoCX0/yverD3
Imw86a8XfARz3wGMLRRh67ZeG8JKjGpy9pXRhPKefhkdQah+jxzwRD6S6PPzDGsDdiKQV8nZiOWr
8ipdn/orO09UB7L5cAF5w2imPmC3EWc2iEoENaCiF9NVpUFI7ew67IOD0iVIxac0xIKzM7yxokW9
roA/MFAOEM20lYE0jhEP3vgVmsNS+wPGtxUt3VJCo4X7vNmYAD0q3nd3kbfukn54J4dDTr0fzb+p
hk9TdXA/RcM6+cCmroyPUDxbey3PRLrbuUgl1AKkng4XRYAK999PdsqXWzqmrCt+1Wf5Kkf+/pzd
DDXDmu6USVmcio0y/uUeF4+rz6L86xiL9EF7m6Muu1cQ+WG2v2eisI9TGuW8gxCF0TKi0jIuRYmV
WbzSg+qdQpZGGxszW/rf5cxu8LT0ZCKVmdUeUz1tt2mR8I+JrL/wDv5hBBznZNVxX2mpoOJHply9
8clidjzEKww35uFen2BSJLK5aAHEIh/0VYqsJ6mc/oZKTAgVEzv0YDw8pq4hjsBlIP2y1Jg4JMVZ
PU6E0gFJiFc6BZcurtZJ381NwbbjS1wZTsQ6WKapUbjqWWMFKf1q3CEKGEPXlLPSRLhwYkDsEbYp
7H+AlUBVFQcJbuyQsgIM9PCEk4TvzXfu79VWMYCxfai4JMSlRPYNC2AEpbcDuBgDQa6aRjgpBux+
Xzhi0Ks26yKNIQLT3D7l6ppUjkJzXAjgl2qCEgWLVgr3iC7CBrh669r1fH4vBsvr5s02oIS1Adph
LDq4GBoSUVbu6UPJirVITio/zj4mYPDLk0sTFpWPuHRJj/vWzvCgBbUy//TInV9uwikeBR+onN31
koUaMF8/JjYY3JVbPKC99jcLdMOdVogRWpiX6DiCWvuXXkmUhkhBjoInKSaAG6R6WubPu/11gBBF
w3CJ8c+pa+SPQPX1eiMJ12VYbcIsrdj17sgTyVGUNF9ww2C4CtXrU7TU9llJarPaz3g1ghaS5mEg
hj7Oi+lh8BqhwyCxg0IEqp+G8Zw6kIF+In2NWoOE+HKq98m5dHZW2X+YbMxbMeGl0W/uCMPsMj6m
5dhMTP4XYz3s0sH5GnTIfSJc74byWmAb9SNHsb9e1Y4LIIZwrFsfGmiARaIz+a6TZNXCvRKnCVEA
VJES8kEif71G6kG7BCv57l2d3OI7RIOjrOV13Y8GfJrqTw/f3uyXWAoLkXLYohwx1ALsZ5zSaPde
sXIk03hvOkOs3XbS/Ad9RjW+gQK7SJfAje4CtgJiHZcO62cWOMww2MEIVQF9sBZHQLT0onudW1TM
W+rpki25EXblirp7/eIIm3nlrnQ534pxaZenavtqYTjjxAMI93FyRL0MyJXtG9vwwKwQKdnXciJF
s//jJ3PjeEWu6ZPliMM3QjsTwq0PceWG1jANUxOmiZeldu1AncPrLSA9gGMqvOrVHQFZ8SNbRVy7
Nebprzhdmst1VXlURggyhFGg/jVTOocAAMSG4krweabm2TfKNIjZER5kvMj1vQ9RItL5EiDPYwG4
MmONbCfH0dlehk6+XNXWUqb4taKpo+05q7ic8RYTglHEdh1nXlZhtxm6LR7MikbYTtWN8acT/6NZ
8p2u7LoTl4hI1IoDwvRNy2SsXZVmveFTDLiVEG45mfgEKiLLiTnC02cq4uLY9h++BelBu2vIr72z
nIZ6RzcECfGqTsdnDldqomI4XZxy3VWYljTxP9eYb9iw0OlvnJBUgCjzOpPchljpn4WlLJmRvm65
H+hVSaNV5UDG47Xs8bsV/DghorHgKNZz5qTGGlLbcm0dqWtctg49gW7pJTNZuaUJicJ9MBVjAcO0
ukCS43VV6UmSdFxkVrPvTcfnoxo3ccSXiAYMI95rrpOtb5PYE4+CzfVQWaiqrp993luDyE4NXJSN
D2p2YzDYaJVAu6vGu54vFm1XbIvlWsfhXXgE80I2RYJuxCRm5RtcC18l/DP77eSCiUw04xL3cHOs
opuXGbcU0kC6mjC/OracI+F98mh9uT0Hoz20bfh0f7JWmGuwMCEvtuI6N1Yi9YklBUB5hFKUziLW
joZSMr/+4rxxpgvW/YaEu6jNowNNv2gWyguaTJuFD5yZ0kHQZAKOfG38IshN07QzI4DLHmgOUCyg
QznnPBrMcwaJuzmmLjrl2DbVL70vHskWCSHSaIrPfmE7FSnnQWRsToCQCqeJZ/XH76iJzKrZoHig
pqx66afDudjUEaD2qQn2MRMZgKpDQRFT2a4ErjaUeEw1+Y9OLyYqUe9aNZEkUehSSZlx3FSeLkqw
/Bz3pz4FwwFxsHjoBA0p/rkp7nTXXqTU0oREzRt7OGpwB61BehzBtqKfSietd/FQtbqA5ryrwaQL
Pekwccourv/QSbRV7OqRIQwAl6FpKn2fi325tigPlYMhLPR3ezOT6yEE+1UFkIxvORsfp/slNAZ6
2GN57LR6mLdoAeKbg2tFaHzWt7fDclnqEvRXE+FqUFbAzgKk4EnTtEAke4MRMNtH7UgY9Ejf6Q1S
wbar/nnNttTh61DGg4psGMbxzWXtIk+/HKtcyQ5PABNDrsNOL9+v+fuqLXth/lT6Z4iJykvOPRii
IKk8zw4M71ddTrTFPm+hx4hPZRwdaLmVRrnHny2dCYGCB1ogHk2NiSBQV+65wpVFh3800YDqM1vM
5M6pcdjGzgx3SdzYndzyL3clTVOFE3tST9V/EfHh2jrm5jMPvLh6sr3eS0VUqy/gSYrLlcdUzHEf
/helW0szl4DJwrOYkQ11dwIdrxkffQWG0K3RQJJL36ABbz6n5estcJf/jK9YtswWr7bnjUdfhiAE
33Eq3CRdgvGgaU8FrZcwwufKTbAGn1wCsiPGKKpbEf4mo89oF05z721dvQktbHIM4L5i5xDHcZfx
yC5qCgtNa0/I+4RbYa9ZZSj0HZcTdtEF7oSb8WO/K4dc4jYFWzI9veBHyMrcQFzjuVthg/TKUkrR
04nxqPRmv7uqKsv7loqk07e7F8mjhV25g7yaPYXvRzw+oThvPnojJGLngIGxo6z8uPjzWSEV6c5E
z/IhWuVLAAsy4BOznO3owVbh6WEqJ3n3y9gAj0iKncontfqOV5M9M66E15caw0WJNUXwPlXJSHHS
8s60s8vRzV46CV46Zp6ffq16ecKs0MWMJip/ZWPgB9lAvrIugI4oVeDUa0ADc4ZZ2GQbhPerTWEH
cg/nCJ24a0ZGbH8zQFCFBXLNboemDCIPb3VrTv4tqpfdggam/2jYtZU8Z8jxvl/Z/lKYXVsQS+Yf
QlMLX87/8BVzJv8Ggy4oEW/fAqY8t47TZfcOMY0+aH/POnAGxg3gzdAJ7Tvyg/+B+kLv3nZPI/Xe
+1iyRjLSSZOiyoo1zIRSvAQhGdH8uXAKjRgJTX1C7PirYMu3b06JNc0H8rW+SVjSbo3fo5yFkoTw
Zcuo42KEoXxDH912kTz3pug2EIFT+00mGR6otRdfCjwtcMiM/oLOoB6QwkZvsQkstBljTbswgPiK
pofHK7MmN5n65fatAg+qPu4xNkti2QmFkRb+JcyLHr1cvbZc/ymw3ZJFJ/V/xgPty1nlvL1of3OA
DKGdT+2qaPC/QlMwcPphcXjT460EQuWcMsjIu1i8y/nUxe5Exvb7aDjmqfm9It8xHfb1extC+z3G
WaHdpGdY9shSm9inzYHLSVJxygSC4kNuJ0gkJ/jnEtMM7r6iWYKScBXLAbUHqyt0Gfev2DDRvdnB
ESYrjKSEh09XxGrb9BBhfe8GiiJDFZdUTZYByb1yGjDUMWy7Ya2PyBKAvc/uPrPYcqgLqb96Bmgc
heQ8KH61/jeNyYh4VYEH6atpA8Ypm1MtXgMN0m0Nvg3t9S/aCJh7JKWmFA05KfPaWubAIi7fOr7f
gsCfaT7ubDsVpi2xmoKqRDVHJgABVRGFuk8CfHs2lrvbJbihisa9UlPkDgHCVmOgJkPypSyAixiT
Ze6+cnUhfcE+pM74KEDMO7WLes91mQ6hOKhcQ0429r0pxR6o2rPkxghvZr1rxvOMtLWvomGSEBH8
a3dqqPQZOoRYLeJfrsUh6IoCeaBQl4Vi4KQX09YPemkFdXYlRjPE1qAY+OrkPYabS2ttS80LIha6
ScskdtAh9wQhvTd9VznLM2BwCuqFBO87Y1pXryjz/KYsnGXIVtnzGas3cg21fldhVu1y/4KYVzGD
38CQG/CM93HQ+vnt35IQtEqFutZQYmgUEEH/zOHkQDp42QP7I6HU/e1BBf2xYY7AdXUfXStVZjA1
zZwUlK0+EaHzUvxhcYKOydIpHxUdKJoRchjyKeXRk7/FaoMXuTtfoLN107Z42u3pQn5v9YEqg1Wb
V6rOlfhlkSsTIMS29XIDIfOvxZzK/ZoFj2a0C26Mybu3nv0K+2XCtuB0ljsQUYG1+Jmh/cQoQdYs
s/NlWPN6te3NKCrvPCJtdkOCrETm8sJZYIhaHE+FOcvY3chxdJShsST+FCThtnuoi4+2nVNWHffh
U7Ujq5bwh8AcmlXK3ibOgSM05VZSwX2ezFgwTEwFxXLGbgRIO0zG9dtcuEnl40uMOx3xIp0vzpPf
RKcxhLU3ChDgla+pJwXUaHikYTxJ2VK2/8Kw/hA6ydNxSL1V6KnMBLniQLB91H0TS0Z//xXH67VT
DRxpflFmkO8CHsUmqLZY9n9n/RebI02OWTjaNFEGn9u9LRNeFgbUU5E9WBtGdRnX0zvtZE7N2RhZ
Ng96ymGib9emot62eyx5aA62bfONQ56hlJKDtkLVP7UPbgcsaw2KixSFdRwtHv0+t3k7ccOETiwN
1jSzWGW6djsMRnS9D7beMBB+G5A8czWXQ0IJMZGqKohieK7kd9xjJ1Z9S+2pQOBM+tVz9kvFan9y
olVkBxqu3loiGye4HTzAQxnBhgcvDlTPuKC2DE9w4zHBl1ZK6G4Z+fsWvH5VLIsybqzqpxFBGeb1
q2ZoJDceobSiuqfX7BukAvFnLjDYETJJJPpxgTX0WgTEz3e5zpAvt66CZLpp4mYlc/Q8nupisdeM
shPqTtJa1iaCStri1h4AuwWcHyWxnyb6fGWy0iy2NOuk8YSzkxUlcCtN7q2uNfWQ7DRhHNwJlInC
FF4yHFSoIt9tJeHigus0WhoOouCwP4tnZuvwsyrJb4Sh1qUFBbb5uEs8kZehs+jLDYyTVGeg0x6I
Xts+EI79z/k9EgzasLitC2Ry1ycg9QcoR10ENtZZtYrUTrKegQ8qbhnnXaokQ5Gv90ADUB4ElGSw
/4kGZfl9aQklEhShtVMgLvx2H4dYuEYAzSEPSSR4NwdIwX4ztNdSvllj7dNR6BMqjaC57Whh1ceS
zziJS6bNrhHp4vMO3ryMbMTaUE7Ru5XC3ecuMDfMJWoRxDOGylBkFsl8A1U2JlZfoG/7QTI+rVhF
UZH5cMocG68ozNRtpqTWF8ji9zrsZTLCudF1GtXDPkIJodZuf8DzjNzCHrDT/Qg+oy3kr9zm4f2a
Mzt+jAB4QFOXNVFFsny/qk+xscNTCurlmsAsJynHMR9TdGzl1OGKnDVDirEWlfdyZQiKp9iPG+0E
SwCOKH12GDyKfzNphaq/wPH9jkkh1SzrHNMR/uYZJXvQsSTOWoUIPWGh/QdSG7sUiyDwpDR6qAtC
xzXGqKXyhbQnDEW9WUlYlR0+jdfCfUB/hGIThr3lI03gJKPb3cDTbEL4l5J/TFkG567WtM+egkmS
Mzo4XNYVIZi6U+e+aZ/4lolfIpqWzW/zvAU/qGaHxKOiGvPe/TbiIgGdVg7tC7mi2BFnN3xASSjq
2NKmijG8gQS2QeITHsr5ZiCSUCxiPwAZBHXjHkDhHpAXDsAXPSeXMN2FY8NxGng+1tjO6prvVg+M
mffy/VsejrOhky1GZ3rAUJPDRdx20Jf3SbIgCGTAJJ5eAMF4A52a1mPAFhR3bi4NFu+0SiKGdqAg
yb9v0lRdefqwsF6N+psBgUSbnND3DVJDbObA3bGn+/6vhhCELqrMsY/gCKfah8vNRJBspfT/MWtW
nWo94idVDQrc7XDKpPi2iucfiIY8Dm8/YGDIrtCCqNiazQ7Kvhjh/EOt9YD7+OMhXj7l+N5TTOkO
sOQRcbJL+Bvpyexw9CSX7yYUMGkAsZKfdtH//pgLRuIlAuBvXdGZlk07ipFm2uXB3/KknEw96fpu
QvmofLm5Q3v1eZPWLPxgX2ZiEFfmuH4pOzgco5cjlgWWTNjp3QYD6PkZkGwT6OT4bWK+nMdHlQpo
DGOsdeczApPKxpEayMeYYFhZg257tuq+sI+9mW/IHYLgqujvy1UwgEAsABkDwQzjkbS1p3v0Z01X
9CgJTzH92Y4WgxKpVtRDOldsjUDdQ/3J68PPSRysK2Aexe1Izz3L3qISO5s7YYja/TKTrf1hCfy9
GG1iBGfg7U58XX2MNIuIXkJ3O22SqXud04dDq7Ep9dVB3lvxBu7zol3NGsD/gb1ctIkxE7OflCIB
253D2BGvE4neU7OhgQX1hVTLBzFLGFQXoz/WBBJvPOlnfucfY6GH1VCUcWuLRuT7I8jCigcQWNhR
IR1fiHce7xQw3tEnGUQBJ5xK0lw4lcCDapCrhKXohymIZ5vUyk0+y7P5w1aIHF14sAdSPMA1TWOo
lZL+JEmIIIWWG4Xy5ngN8EzhVeNYw7zqR5jocFZsA/DlN46Y/hO0nZEXhcR4xYa/2n5uFlohdLNd
eXdHHoXzLsDFt3xaYq9KrnuAIaVh4WJQ1gj97PAZVhssLXVJz1XhQRW0Wg34mtJvH0ChbD3KhVqd
BjKFoBTGlw62vGm5NmsjnfG+/5Ib+W82pE3uRtmLxVslJLcAjOHUe/oe0bkznRhFfbq93oknM7qP
sV470PFi8m4gg3bKvKwR74jVDvOrARA10CoeJYiRD63mwrCbusCfMmvwL+S1OcyOvQnTsFFBNLQP
W87KbZRTCPNF0wUlwv3HqBPEofoH29E13Zpp1q57sktzPGwHwwKqcHY6hMReCkKZbcQhCFc7IWqH
fCN2rmw+/HvXMrfKTGE/ORX/eXs90OCIFYkPwu5Wqw5W8cmg7R2BpVT7rD/5bzqBs4orC2qxYUuw
eIAIRa8mXkW7urS6B6GPu8cRnnKWGHVbVEkgJOLq/8VFk1w1ngCagjzYs+387gu9ahD/inPP2VFu
pvO7trTjNrdCU/CJ8VWLyKFYmTYT3ySbr6RVvbFw0Bct6Yrlf69u5YZNI4t9v7yo13frDn5Nqamn
1tkXG2gk8qvoh69Q14on9a9sf6XMCE9YG364Ci/WNZX2xNTYqSl0L1Ehd+Q8KN99+TQg5J9kFfPe
yvYKymv9iqXWlSrbABf5rG8ySurOxV9VkMhXoAqTzRKbu0R1ihwaaPbuzdJu79Vw5iJ+1f/IXMoQ
JBc1Hvb7ETGjcdPAnPY3P7iZZ2m73BkM5K8gcguzb/SzOGM5NMLc2gMzeS75Z/jSbgIHPEwcVPbj
Wl1TSWrp0D3LtHP8yfnc2hXlg2yvjOksz5I7rm/YJfQEBoNzF7ogg10tkKQABOzyE3IE+ZE7ObQP
JvsjLR3VCiymOCACD6DPHqYH/oXjkuQoHMknCdd0m72arYcQsjlZPKfsTzRQQBP9697KEsGe+JzP
kNMcvMgV4TGdbniNp+0m+o1HLtjj5XUvIjgF2T6UeKuBwU6+Zm8eddFJsBtZSpxcbX2tk/S1TjzU
cMXL7udJ7WGvZB87TvQQEgf6wraQYfscDMEMyD93SFJ6Gugk1NNyo4hQrDKhaZ6CzCnPqmbxY/iR
rsBKU3krSsF2NTATuLang7ez/L6xlFtTcbbLDf62Fnz+9H8OpZs3gmFDISRouMYf6HW+1bf6kONf
HfDWJ/78Y4rRujlvUytut1QKGZGCS3CRu1IC1fa0diXzuhn7Dzj6jMBIcbFn5LdBwjRc73LPLoaS
AKRZ5eo6i76inE5+oh+yqQ2/XtpeJJQntUEym0v84qALIsZxgz3n6Uo2/l6Hv8Rx8+MbfhtQm5NS
iBKFesMXWQl676e8qlsD48JEcWYrGrC+3WegX9XuWfTxhEuRQXe1TyzwNi8e05GbTZrAPqsYumEd
hBa8ZGLfeUhcbPu6GccVETkPtveS2dWWjgChsJ4MjFnyOVzUl/HRyYSFa1ISs5r4i4t4rXWDF5mJ
aMpVZ4hTFyvojuJqX/8nFpZsVGTu4eNuqKfkH57+w6+1qNQbPUsOZEYUvGLWDGVps5N1ALTRfTjq
gnDkLDiwTpqIMZ8KU+SZjQeSwozKmMk/QPO2KkDl3fp63LV0LNNIdhX/E9kmOMDMNrWyGaN7A0gq
WAkjnGPA29lxPrS2gqksOadZSxWIAtnBn0nkTkBuN4lX1hq1ounbO773bRrz5v/jxMQnpl/6AWaB
3DNo5iJn50ajQDUokALQysMEzWAr7vNW9dAb3Evx6yE6LuNtTC6J9s9uFeMgyy7AFz6iZ4ZMu8eZ
u1f58kl+DCEblBnFVeZIh5CA9AO3OQD8GnTKZlMxj1dJUo7BMUOJFIHW0w97w9KieH9rOLTrjJZD
GonNMgdw0ZPO4JhspyAFtvcnQD9mZ+Q1b6SQvPAeGukBciJslZfIIRHx/RDxdCM0dm/+vK3+kBma
+AdXzFiq2lI1bt0lE6EzI0HtjrP40SbRzbSq7AF6mOyTn0IWTtyB5xH4pZ4Y3PPAOsALY42kM6Iw
bYzi38aenS9v5AT5CwegvvdK0Nt6nOzY/1TwZsny5UMVBqLzv924hLkhYBxqquXGK4/bz2xZkExX
IUA3NTIvR2FPGRAhdYn0KNWegk9xqyBKV67sQXz7A2MDW7vxGTckhiY8LaBpuam5LiZcb6SC8FOG
Z7OZ7yq7M+m749eLIf+CQIsas2T9pf9pv8LVNHfBA2HR6LKDxUiErMQyQwYnJGQHotjRLTALRNAJ
zOjg1rxViadzP/MtAmvc66oG9YSnFYBEojLz2kHk2FivI7oH6W4TPw055FNwwBKyqtTlrCPomiwb
BfcmMIUbt+SuOLGGm+b7z0VSA9/7xzlxuWqSBHxSVXx0L1hauy+TQgOWoDhvrG8AJsaqQBVp9xim
VpcS0apijQWo8ZHhUClxbSy9DnqX8N0840vk/gKvLnwDIqPmqL4dY8slttH24rMTWgD7Z8/gDX0o
VHnSUySogtA25+VeurP7wjsuyMr+ClpuGA9QBGIhJkcTEDmz4/OVQ2EPSmyQdphQ+ymFeH3bWvHi
CrEZMQqmcpOJ2WmMY1aMBMOU7rH4/Z5YZFwUFmDvbUUXKpiKxAGcsKG4j38zD+qpj3k4NLNNt5C3
3PYnasTe6mHWuVVUalrn5vURZs2gpt+AkJgc7LstO8X8DZSIYTTdpidNGAwXJSxLYHCV3A998DsP
wE5+CqHRodlaaElE6bIjFH+mkjvn9qnudpV1RomQF+NU/ps4drTqi6QTyimh0snQNfXA6NPtj3Fa
TVd6nvAaGOhF2XcmJmDCXkK6FSd5WPm/2C8xo5AT2/CrgL/mY/OPrCCal5e5iTC9SOHxNAaqOowF
RyFzASgu0xzYxmsV/B9GZc8kQhN7q/5i2KJSwWlzN5qWW+x/XAXZ/47h98k8yoRiLXwmn51vvcDN
+z+4nFd0fuBKsecNWk2610Liwjf909nfPNHC1tBN8/FIi+XMmTabZiXNOnrtrJK8Sz6NYx0V9qy1
FrDUOHK4P5zW3YVhgaHGs6xCzYaa1Q+oX1Y5k9KAlwfYB8aI019Zat+MWMin6XvlYh/SMexU1SJI
djEsgot6qiuZ5sCrtLgWemLHLqSvT2qIbqMwfju5SmJCsl32IOvqyrje0FaUat6vvH1E456HBXa2
xU+wvV46vBgb7wS9ixn4b9dtM0hD3UjzTFsO1gAff9YXR9EwEjsMflArMynqY3FCpnYdoYfVICOh
T7y6dxwYwXgpILdTj/y1FhpYP26IlN1Gm2BkskIa0oTb3tkDLcUyU9M9yDBlLBn3+cmqBWS/3UAC
8IlMmUtACU8WYC2yqDX/7kPkZPNFy3N3nHDV3kjP/7G43fux56zGwhvo+y3dIE/y08xZarc/b/x4
FJl1hzwPIMQj1/BGaVlfyE5TGF3c/SMZgu0HjffGSRlOxL/qun1zPd+27KfToMsTF0cFnLS3qUlT
QhNUzwX+tJgDlglce0+0OjAHSjC/vZYky2b6vjoPgXKlG5ANN2f/bYQivkuKUGbOeRipbQPnQIMA
BhfYuS8F/1Io82eTIdzQE2LonZRYk0rrHnXvNvAP/gsLv1IdE++nAITN1GBw7MxP/2hnV9PKsmN6
Efjuf5/c52NYmgeeBGd+d14RaLbpSxhTQqe4ITRkT+O1D7IGHHzOLELWv287zdZ3lE17cxh+XO9v
fIDFPrzzEyKSmOwczw/5ncjIVaUrrapPIzu/ldOZT/MF0PAQQRORQFMooAsSuLxDqBF9ZUA9FGc+
idToRc+Ozc7cI1PtgV0NpN/ffWbjTnfCTpO5sqWppPlBDMhwqF8EDKtI/eNkQT6MDGpAe+FI/2Hz
1tU0rOzaxT2B9UmVTxJmUgnBshN1a5kM/kTNlWryz6hSR3TCUXyWJYaTbXdwPeLXcxRtSxXygdAy
bd1iHIUbyErOZN1Gaig4sUHONJo7akfeGZ+x2efOHMVLXZ3LeafieI2SNWHC8Vixse9qrxwdSngT
deEE28KnULqtzuWcrEMppfJ/LNIUsdpHWdKBP3DBY1RCI+kLFtr/0ThST0CFFDEG/W/DWTwlmXJb
5gYsIC8AwxIUqT68EinM4ecjbidM2wut5thiTy5anjy+N3uMCzr31XK/SoFnpJcHIjNzYwSiairW
Ha22NhvrwmMLNW3718XgOtDQvGRprCSnC4q5keONHV2w/cM+GAkoPKBYSemR1O7ctrRfIGzMPMIk
m0bpmJASQEVhpXPm18I4YtktkARKs9AQ1AkSYSeRQoCQWpKoAov89ac0hmQ3EEkC7iPKR97YvjLy
3SlO07AxuTJsqgNUU1R7OH5Iin+2wQShKBQvXx9u+mNKX5ELhR1GPRTmHj/OHap/3B6zFdocWmtH
7ApzApBlu+qESqSgOiffRJY5dHLBMPOgwFUQe0vn3IH/7UKDtIEEtokO7fY1KTRXwlW3FEx5FuJP
dVJWmZK43FQ1ak/6U3/0HEgEz/EwOa5mKXFu2OZF7NP/TgMbzAk8QN/+GzOKImoIw0z1b4efF93K
HwiaDwZapnxEfEUWal1oLmeiuScKO7YFq6sZkIhuwsVwi5mWSOUMU35nb8FOfumdTpwsxwT+ZRNm
q+lJ2/sfZLVWTUX5YqtwpxsJ64XXbitGff73xDSfbE+F7uMC3CFLytL++drrYAjzWq/aM0+0S1ei
1drXjEw0bifwVlJRyJBL8rK8FEj3NRv+etLQkD1gwBYe99FTThb1rPIXHA3RAnYBtcRfMbwZQiFZ
Hmt9iNTjbZR6c6abI6MhgpkKUB+ZbQUVkZkjil8w6qpiiExM0+4ckuPUoWzQh26tyzsHIw34eHK+
NHZRFyyF65DSnisHvaWnkTHqLdT+otBweuEIdOS3bJ+UfD0loECX/kKUBxMuqARIk8ZEmGEABwRD
BWtVAyqe/uaDiGFBZRuLugPxUnOh58R7ilm+uxVxG/0xjfcwvBeitO2/CyBICKiuBZNLCMlTFqiF
IWWo7P2XN24aN7Q8dtqRWsYbBSsoUezwAn57HqoAmSl557kUVXgl3wXKmaVaEm5eVZdNCOI31DN3
jzZBxaIuXYtA55blSWQNlqvK/KAY+aohpVK+hFgjuTsPuS3vSQkY12fEwYOjhzAzjRpKlhD1llnc
BogXYP6Sg3Hpt57oiTAxLPRbA8My3jtB5d+B8RRZhnnOS8XN13oxLgYH/CRHjGpJYMM4ujxYlhsF
JpQojuF6Q7h5WjxznuMNpWi0RstgUXbQOTs2hJkW4vmOJhffe4nRi6pa28d9RkVkNrN7b+tSvfT1
/a8yT4+WyVRgmvTLpgRdkofLNz4O655t0HAJhwNyUScIL9PTdEZPBMa4UnwT1zoBIg87YX+IIov2
k2I+hm0udDdqH+d8r+4OkbnvsassK+BvfmsrzQ5sFQi5q3m+YxP24EBMPU7Q/dO1V//cZYsnQenj
5vMTdlODZVzC2gwmKV5BeR5ZPUvIpovLPn50v8Ky5GNzlnqrIFSd5pwGOoHG/SqDG8LBNbOX84kb
wRZrzTqrzxR8UZtpyT6dAy2UkrH2IlUZiHf5PY0WQRhKsl4hHV872ydXaGQaD9Z52MFegTXJgYNw
SCCuwBHagwrRpPYL/PmDIe9PQKMwJUnxo4NRyrsM4Bp2kVTtOt80O3mbA82NoX+owhTMJnD1TJVx
BP35+RS3M79ZGHMfnHkn8BgwrLppIFGwDTVP6pWjPtWw5oKun6D1tooghgSk2dD4lfQtgPXatnI1
Y/RwdhKhGLg78fpHAzIfAeKt59A6DM9GGU5zEuvRzHeUB0s/LWrIeZL9pEyjPqEyGtjqyiHv/Dpd
HKTNbCxGEMJETV6BVap9rlVS9DP7j9NkAia/yeDxs2BuY4UNwAGO4ubsqECnhOzuBMB78vzKhiCy
vsI4NLa71rdK64b/FVPcpa7YOosvNKSZMpa6gEKx19RZwKv17guRNQUPeP6dRIIo3iaA9/JdlfR+
jSaGfmADayjLuM7zwUbGDdNh5fzuJUW7p0hfumYqhbP1xhLx/fkEpJJW7h/xC4cNMmF0Jeq3QBK2
Mt0YDL3vwJZcs+8SaTXX3KuacyeIsi9mwM1NdUaoCwh7T0Of6isCDF77WncgBm8nHiGB+HOlQZXL
Owz9MporcmKih5E5ulwCbfJhtf7ITtrTDLBxmZe7kwG/6hssPrfE9TaaU9nm5ghOeZlwdQu8K+gr
PjHctw5N2JLjk9k0UXXD8a4bJkd1KgQWO8ZCT3yfALe2Mbhpz+e2ROe0fhRa4OkM7rKwdHccH4Kr
j3XcIK8D9Z7d3fOOoiq0USGvbfxslxhOf/K63FwIWir3gVY1QsRWNXoSGZgxo91rJrmg0T2CZGbi
LO93KRkxLHDLu0vkU54FkzWFnRmCrhVdgmK4uHGeZvSBhkmwjcELmGqE9NMT9dS5VK4sir99iZ+O
lndLi6x3KqqpPBZo2aagQ6L6ArPwOdmcBKj685b8JkOePAWOpHzMUVKeaZjTxcGib7z5OedA8NGw
IZMFLkc3exdKIrNFPnUV2zuj6kNVIyDfmv3HaGAidIztpkltSxLcBu0azEtCJkHslzlNiHHPJH9L
jusdz8JNab4vUrYMRrfJRA3rXYPQV9+JQxm5k22oW+yqpxo9uDZfRkBhOxRomalBNluA0msTsLBw
crBJX2U4xN0RhUMfLtqm+Uw69zdpXcOWdsp/tvA7a6SMaigDZWdBN79BoJmV93A8J7ozLYdTBCPS
F8DmmFGXOZ4L/y1HukYniHUfzh/CZdE69U2ytKF/9lQ9z4MPrPAixAP3M8JAzK7W004MMxk7HEZ7
FDFP8HUC194iyE2KxYch+fmNzyddo1wecgPwB6IbjJpR+wihcZH7f8IHamItfL04EWvjIBZFApzL
zyJvbsb8mim1CUDXCh6DoTSA/AAvCfAw/kFCowUU3ectP2sWzlg0JJ3d5BsrkC4kyK+KFteWxbv9
vX9vnBOLKZz9aTmsueO8b2HsaAi9RifiQkE/EFrxsEXErUaQ3zV7kO61oT4PnXR6XUj3lI6T0Lo8
NAa06B/veBP4PaaWe0Dv8c0LqGydvzDB7DmzIf2T+ZtlnsOl3XtVHdLXyia2DEY6MimjHEmgu9Fl
spZ3hztEqA02Jqwa3pudnah1Z+dGoOwpitPGWG+0gMlZIB3DDdsH3N7iq17mlDAW+j2xSyaBJfB0
A+1E2J9kAOOJWo6AGDys34r76pVMw5X+Wa9mA6Fct2IC5b/dWeCsKMNuzh8k8Ea87CeWd5Nghd8z
/pC45jY9nVijxrIGGu9InT9bvy6GJZqt67bNoTzafG4ihtbOSukHGLDdfE6l1285Gq0pxkTyqhy+
ZyI7oLpn/r1iYvuISZLsVY1KBqAqnQawpHKIJkkDc5dRjf4PbE5vZS4PFaps3alwI4Q/NoNoZs4+
SBAjuKHE/k5c+5uuDbKvkoPRhHg6Lt6GxOINsrTbmvNPBS84d35DFWUHYNAf0tE3OjYadonA1QzH
iJQYpXIDb93iKOEiLKWamMvT7mD8I7Vrkw4VFPNWBF/pGqulvyYs4gCe+YxdXMcUjzSVwUbCqPyL
W4czrMFc3dH9zou8294w42IsWzsrKKAC2Mg+og2cAUJvdSifAzQ80ahsezjMLyRrid8Dsv04BMV/
hMq6jC1KMnAk+WXB1c/oHyZdtuEKQ+aRO2mCRZbzA4PFkz9sAbbHus8bUHqPjeJTJ11Ms8J36c3Y
8aCPz6OpdKIvsaRw/S2v+87VdQGeJYvLy6djRAIuJO9eiulPwuUHMTPUygFFt+TCE3j/+5YQzRDH
+Kp1mk1hSAQSc5aW8+z5o5yHEPqu8XqMLFEv1iyPSC674P3uHcxQ9+YAObEDmItumTqO6WH9YTqU
FMbK2Vgi7//tcigRyqAj84/JJb0AF3Lm++1Y7l0ZEBf3Tm4beqp3RdLK/bZyVUPaS4JGe1LmSgeF
uid+hdUvZN+lGrB5M9eSiyYkVue0kYJ+De1Odac8FLQipqxy/JiE6XdRrj9FN1O+BcqadSIte8Mu
16J+gUP+LW8gNi5bguRaBkwWMkSOJd33O9PQvF8oVs36W5TtnYefuClK2i/GghnP5+vC9Len3/wO
g7iQYiwXiTEgdnwWUTgctPlo972Y8VxhMvUKMAgtIpO4F8g/zGv3/p3e4mE6CkXkdKJIHf1gNO09
VYUpT3JaKPdxvojqjlYp+60+Hj2wRvyx9UEs7r87kIIMxxW/eK5HZOMbnT4BDAO5oKjNERvwBkLV
XrKAcWfVvZiv1wU3dAYW+c/GWH5ovyjp79L+rs4yefwIiDlhHovMqYQdUDaQwAfGms8skTtPaD0c
D9lcHXz82iD45CfGPnuyg1cC6EEv8bpbd2nMIBzNQo3LEqTmjnNJcCI1Lq1UQcvzd5WtEbuqw9SA
mBFOZJ2YAwSwa4mKRPTMJMry7dxr9a8QJWI7OltFgSIlYJ0Hu3oPr0e5L1n1/xgQqVkgwJWWTISr
D1OhA2Qvcx6+R1Z0bechfsU/TJLZjNw0/ZteAD4QrihlGfdHcJOM6yEFs+JDV1gWLs13Qr5WFoKc
qoMC6W2FUh6ST1jNVPc0AOdttWkZkpZoBLxvoKBnfLmQvwc25K3UNrmMs0oXUoS15f0l1X1Vqc70
MWLclw0XyW9byZr2uAHNyq0ZffrcILiWc4hXs/0CAwfQOM1fCXARJQcZlx+CKJ18siLlLfYfQSC3
UubyFegXlwYZVNZnknR1j9zmfPQUTmEvWDRXOx13AuyPHghVJSrEEUhOrPuuCR2dT+oX8w+k83hc
vHvCx0/J1qOMUhlyX89gXhA6PG017Co9qd0sZCSTCFLaz8VDWFer09Qem5cjVRQSaQ2334ucSehu
fmM2o+7iL5PfPGuw0j0mDz6lMO0S2gW/J1QN/IwAAYGK4EUWgGzZwgldIcYs/QKkIJHq80hLrPlq
i7vzll0Yvc1P606DIiQ23zO5J2tLO2XM48dD2ADKiIKIWmgwF/LYUs/umbrbqA/sCcxzl/92XEVo
FLGCrBNTNRx7ps7308F1H6fB+7jfooonw8bg/ZtnLCadw5Ky8FJ2dNA1SSq9oCAUkFgqWN0WWQu4
51wdOsvwCYXVKm+bwnoJLX0tXQpDRvoEyYztnaE+43aVi+4sWBg9wqPjNPVx8c6/VzymhpdntK6A
RALe7xi/rpu+ELPVDZQkmCerrjLh2DL9kPgcuHoVPnMbIAdH54bSULywTNJ2aIjXKja/8554G0X3
wVqL2oMEsUnhDr1knD6lFId3tym4/l1sX94Iuec+NmeQcew06+tuAzlBpq2r+bY4nru/Nel5Fr0K
/6aiNRxhG2s461kr2nc401zT1linrIrXROecPLDXG234KZ1+rjBTEtp6k/TVsmJRBl2qTHyImqp7
/U453ljizIggFYN3HTgJgiiknwdgKy+Sm+uoQbirs56GVt7wiVV0wSirYBHxwvmr2ABs3zPu8llT
M+ytwn91hEhmdgsdyJtodsftXVWZbnTU0S/ASGegdD8dMDZuLq3qWpURxq44/4NoAM2wzLN//kph
+/uf8WN3KH8KOHNS2f1WgErUAYKsdEuA/BSdvPExqRFaCo02MUGRk/MHys++6LHoqqFWXYJcGuWf
WD0fajbJViIQd/TCaeBD0wm64UmCLchY/gC3EfCjpQbFwvMwefpVMjdWwul/c4Wt0seHLTLO0xDB
yFuM9wBcbnJgNnuATyGE10HA/D9yZS1WAqb6BK6zS9KlMRCUYXYCdYaKvB8URq8qltfYjZpB1R87
L4lsMjETWgzqn9eV2Y18VwNdrOAFG4PA0j0+f9jcVMD0ynox7dSbM//mvPrkGk5dp4iWzD7urApz
g9yEP0T0z47lO+LYyEsfWUy+zEZGrMm9Ri0O424Ay8okxIPLU2oE/MgEI7C8LWXx/wwU8B82yPBR
2OSt/G22B8+DE0oqj6PO2sx0vcyKkNUZWyRrDXBXXHxDDH8PNAoI7O2B7/x8mSKmedYFG//Qk1+T
1IBSN658oH7Kp+BvjH//4kBVwBqkcHA4/K6ws3N8iMIUXUxVRwUKYk6dI2c+Zc+aPu3eUWYP8Dqp
fsITQCm1uP7leD2xcC1ooGXyBm4mevda8VbRC3fjJr7WA/9CZPIcmkw5Mj9+p8pM0icyGYC7aNnI
IKlcyhRy0aYOZSbOCoNNeETy6YPAmD+LM7jhubIGf+bWwWIINKf7FrJdYO0ULmX9CTT7oKXHFb7P
f2NuNzpBGeL3pG3JxKQ05FL/peZoUCqGKGEycGn7BPhDpq4xBmr4MiWisBkM5NReNQqI9spsFjU1
YoMFIOm3pCxB4eV5gPI0xi4zzeH4f7cALRA5d0k4aGYwpcfZLwyVwrHaJF19N0RMRJEpKIIm+GIK
q1IuOAOA575fmp5YiHgZjxXCBy1Kmh0ZiqY3XJdIuiPp3AZQbMaUfDi1wW6L+bwctyBtBUNLdISo
e1UMlkQtfJasB0CJ/pFEYUUO9iPJYH89eNJtglVKiYVR8PNY0hgt24aX0wufLDHBy1Yg2D6bk1hu
T/z+W2529Yn6fRhZo2uFzUmOBajAwPFptzDqg5q3Lq7q1GY9YBNeKzolxCKP+CEB/JXm/N2T8n2X
tbtvKWHMm3ET52n1hFEQMQGlDNoaf3WJWCadZx85OCC7dmwHpA5HV+Dn1MINB2NJ/KJM9+gCVE3W
3a/MRz2yTVRraVhokKQ5sZ5MSyvbQgayDIBlCtIWBabedmp4O9gOZQUB2P8WZrTfFBM8olHMtaKg
ty2YEgvJf9mb6F6ycNI95r/MEsTzGzH9ChrC7udSVA+tJIy7h05V28IGzTERKBUHbDmnd+Yjo1Qm
2YOK9c1jREyg+7EarpA0TLUJg5vZYBQf660iiBT65eAJvKqMdWrZfmvFyiJB9SNMAHt2Tb8rN/Tz
uATKDKX0HTXJ0CfyOV2eMRLHNy1YPo+n8TnlO1/J0aIfTW3PtWBPMLuFUUPHi7ParfeXTHb+7Jhl
3DhoywgGE51AGxmzFjlrQ3zgSosQeH0vevB9WhGxpGCbdy1GACTMhP63Ukari/Bmn+j3oSL44jYH
WQXZXBzLJfouJIPHDiCqnpahdzpEw89mt2EVes0egw1JsEjCSUdKDtHPT83Sjxdct8hxc0q5s2R3
U4+pgQe51uErNHy7lzaVay3jHX8q68O5UJKmZsoBYy4mehWR3dmSi6GW16kxxy//8yBbq1DzXd2L
+F3stxtFymHdoGAooYL9CO1pIZ88ajHVoQnz8f36fnjfNtCbYbRO/KJQWvi6n34SC8qQscdS1WeM
pwnO3+mnZn3z2g40Q/qDNWk+btEUITpbg45M47As+BudVXqOOtsSKSUdc/nRQmXiKLUgtndiQY6c
SFDXZ4SKqtzrXQOcRQ79AgIPpSG5g+hiGzK/KTEPhwmHMqca50HlDaWZpl5YQDFPRkGPpJgUZp05
7tI+EOjPITYIECob9odwFFa5TD/SUHL0Rvlny6uCuE+ceGAC6S99Olkh2DNiiyeqP8PZpkUYpUrW
vPTeo7HE85tWGNOrfGYod61nJwiJCQYFt0F09eOKIAGnl1u4EByF+iW7PSMNDalWRDC6taGGubHA
aUKUS19JGnf8vBboTNzdMsGYvpd/HdXi+M9xJ/EIXwo4MRK2PLDb5e6/MXIpyrvkH8EakLFSBy3R
8GW9wtBnjiuH4mk7ouN+osws+eALY4xPDxLp0I2PkqNRZSG0KjTcldL7BYeNwXXDXNJ/0Hknn9T4
VCyvk8Gqz5X8zxtJQAEwe9JNevuPtGwf1MF5H74l/WGBaIINikCCyVC4kCT4iFIQDFlkm6IvrRmp
nQPO63k9Bs7MCiwI31XV+NiCrkAnrvOIUvg+pWZlA4UOo0EfyyhzJhEmi9t7ELIOwbfmi8nfID23
qBwy5xFJdrdvofxVgzTaKxmTgEQ5nuY5tQRc8HfhtLbnBFJr96Tep/BbpR01atcIZF2IQWPdZwGp
0qGLwas5WeMC48j27HJz6a+Nq2gMoNt7VVIG/mvStvVbxLf1DCpSOrjR0U/BnqNxrNC9oHUwOJjN
zCyysfyDZDiiBpbhSyP6BsndcnfXZfglXscnjGJqPxK9hoAtjuwaT9o/4t2xWp8+B195bIQ6KHbW
dqAzWdnCV64EMViYJAvsZNEjSCAMBmywH5sDvtcYyVpjWIaW+YT6wpy2c1ZAh8LyWUxWj3FscGKY
4LFZMIQHUxLdgjA1WCzto7MbXuwHQpIBCyAzypi20+a0sTRc/0Sxvju7OBsf23+hzTpRljK26rTO
V7tNfglqsBRuRDr78/O/fc7z57fhV2CEvm2Z2tzmLWbJSFq/QznFiIA8mcrA7WyFMIiDyKm1fK5c
qYAY8ysjtHDeNNxALi0YZ9ZAtsSUUjQ41pD6p9xZ+21rLPty2/qbIzqZVga+O4Eo4cGIuk3zT0UZ
9ZE/a+kh66/OpyG8NDwLns9hmOWNzMw3Btuvz8m18jCkedqi+ETHOzban9oUCOzGngni5Cc614iT
oONFik7KhsqCKq5yNLaSlaeyWxFdsOxB1CwuFiydMxqknjysE3grIxayTSjjh7aO/whALb1nOa2P
DfIQIpxE9UcF75Yg2pkjRDQtLay0XoZ4Ij1XpOEyZ0fdetsDDdznqHeJIondb5znPf9FXgWz1sli
ZPabSrRpBHG8vy685WUq4CwVQA39qiZBRbMss8SAYl/6JJfs1pahrFTTCpV0EghMboF/Im4iCFxr
reCKfBfuYyOVdJDPt6L4HYGwt4D7C96/ZU3De+Fu5QrVJf51BvwbJi7nxz6Kg1c/kRja32LER9/Y
ynB96SGFml/kc0llHEEs1SkBtZikFdLxa3OxRchKuSGp2oenJMLvIiOhllKitlkGfH2uIty1YbVJ
12BnWnvOspTb0OHNzjF16G53vQsuGSHW/QstfXTaM14GWvC5M4RZ2XGrbJtpIDmNtlY3/dQaiqC+
rnu1leJHwL174p5KNR+2ofjwp7Lats8vx5SacrKBTbAMnV/XwRU536CWCECtxXimco0GSzDgnS/g
oQZnPTzKvO08Xo2k5Ha/6ZNBFoTGXUVtBGMpL+4+BFTGUr7REDnhoQiNBGMqj4m5hfmhezVUvyYP
49f0ptof2mwG3fhM802TzonRsMJfVjx+H55pJZhHlNU/6iaidm7LmPWGcrh5VhF6rwXu4/M2je+b
v0q/rtkzRRfKFMqWiwfD37LBhlWHEP9NQlKV97putlk1oWuMpj4hbSmHcg1BHiPDkD5EH2z7LZvn
Wt8zNIO5aqrmevu1H+FzaItS1D7jtvNMC+7FqoV9xajBTnqMvlzEWEpayIEtatCmPP3uZEzM8rCj
fQzkZMf8pWjtCAhOybWVaBr5j8rOVil48T+oI67gpVyi8/frx8F9GACc3DKiCMNp4kIGJ6TGvc/l
LmWpxiK3NdqePyS31dLekTrfT8Aq7XusXHvqZXGL3uxNgFY4tWmg35+pRuhT/XVhuRwG04oIugUf
3WTztaX/2SRRREovfF3Bk1yZpeZd/C6UpCSo0Gs6dkt5QQfadapH3kLQ/zGPHfUaBJv+jA0XXwU2
HM9rDHnnzy7HecRl1uiekS7YBAQNj5KxMd8uOwGeqEdwhGVMXoi3lSIyVkgvj6ugwI5MVhXLQfJ9
oihTQvApg1HqOABDf08dO7NoLlo4gxQfX42T1r1WC37WrI2eVRWf/dN2UyiROnjakMqAVgpz+f6C
XTV7lbGVh2TMxLulLNSmapey0W+sSKimJ/DcmHkF/Cz/7Vb+Rbo/M5rf8DyfmrqWsbnKGzQTm2Mg
bQkNwMfohWqqHu9q1vDkuIObMXUfQAdDkqH+w2QmGXaL78+x17U06Pqjq3hhZQU91uHsqf1AsPf1
U4w5TmPvHGoRE64NNqO1XujsPjSsDpRuYpBc3LJTvZ2XeD8iOX6lO4JHb4Ll/avp1dQqQ2ycUdJV
d8g3bndSYKe+/2VuairfB80P51axRHD5F0YHKvcVAnEASIUpCD0uLFaDT6MvKFm9EtP3PxOmu/fd
GuwThfcBLxCg6Iu2NiakVOp3FqsJjHKchgoYjnyAc4MuZOhBT4tEcnqXSjpQ0S+LXw4BFJeFPgV5
LGzvRi3twwnyoL89IIF/2OO+1eTEkDhu7YfhMFQD4KUrjW2kWvUdxXARuTBTY8EXsEwCdSsXbn3e
k/PnBbyIHGp9PeXI/zQBCjssfjKNxspGiFgNk9x4NqZdHXh2fVhJSdw+t1cjCrA/OA6QtzUhZyYz
arXiLfmSL+KyQ7qPNFhs0TSt46FOanCr9TXhQz2kuN0THXHkig3txjH5B5kZBw0mPs8HGi3xGOpf
9QHGXrYee/MuEfxt17ivpyK12i++/6rPzO1E4r3wJDBbhNP5/06VW9pyoY1Zx6A1chrh9BANtogP
FEyqjIGb5xsNVZ/amS9C2yJ6af7CVStIiDrExultYEMJMUisQJH/iv9TJCVG1lDkOheqBzlb4Sk/
ty6p34/3T37a/QgeTJoQW20tHDKL8FfiCGt1ydes8QFinBh6XFCjrTPwmm/0ORYlJLCk4YNzyzQ5
e+B5POan+3IbZ9xN+Pw+RYB5/3LURKZk/PlIUglv0pCqey2Ite/XnIfXhfdNZzeoHRxd1CXInSX8
ne8UAPobRTTSEch+xZI4maHUIbYzb4d2VpYy4JeHPIQAhWtQJLHXhKZcX5w+JPXYFV2vUM3GPboY
JEm0xBRE9rd6x67jm1WV/V9Ox6UD7taRjLPJU/3iOfGcrTtW9EHfFGcLEyTVzkWxzk4+ICGtzjaa
ZlZ3NE9b8L91EkWae0nechRsa6uR9mzVQ+jq4GrkeAtirdx0bGsmjWfIPw93fzmFfZdQW2FulYex
8oG0HEuMxgyS7nIaXJQwfEsRA6Z90diYr2F/46JpW8ukCSpvEeuq564BkaqUfB/pxdOWe2OiA/NO
6yiFJ5mAezsqSg2HGpp4RAncDRhmyLvFgA+IGDSm9gKxXAQPJx+Ub28IYUcVhrAx2RH9bANdlsph
12FRBF+0iaHTIHmq1wZYZpIT105kKH28NdIkjfOFSa689WrI96GwiGjoh5H3n7HsyRi32BXCMqZ1
cTkGpwD+PPeSPLF/0lld0/C80R2hUdUH+kOJ1jVM1NH3LjCkhFHf4VWChP4cohJKkgqmXzQ5F+ik
HUvugHFIQwghlKEnpoEnLZaNolLjhmOrJNBUMEtfiCr84p4J+UsmMUQC/nhNZGi0XF5VmxSIAtjw
hKSjGiocvEKn4iqX4gpeMuoPBcZqnTrCICu5GwXyr6EqyOzyvcR3Cgk/HfmvBFcjT4T9UyntaWJB
GX/CE81zORpqNwAnN9upfkttzjuubXt6JDUfX/vJuG8Q5ttl3YPdPM2gWbZ27USPYsZdc9dfTT2a
4km99/S87sd+0orfwVALQSnraV1WXETwy9DRhpsilHWew7s8qVH8KweJFAbpN1eUgyjiAF3vUrQu
RmXJeeHTPbdiUG167EHtLlNPxgNOoqXYZEWgS6QJrUKtDFWfUg1ZMlZQ/gZd7slti1Me9dyG6ztZ
irCMAxzaXYQvOBbCcS+rNwYeqM5O/LfnC2brllMtxEz4cVzxp+OsELoihg7cexyl5VUpmgP6dDuy
eKNg8xk/p24OAEdoyn+9dcEUbD3MFSSNxhzVUKexq0iQUjFqCX/mNRH/KhQ4PxNy/rCAO7GZPisv
UJj87tQ7f6Gfe7H1jalPhvu19wo+ngUAHPBGl6nlSVkvnpz4hN2PofQd/01KkrjUcBn0gaeI219T
O3zXdxHCHCRpZ7ivWNq7nhJVE8NCatX1PesP2sbpTqYy8vGZCTucV7OOJWCCH+/F/t6fMJF6BaI5
0yivlL8vIU5COuHa2g6DMKJDbM+SfzZ7z2vdt6gaI64qAR3FQDFoA/UzWm9qvmCMbnjOzY8Rhb6h
Rlu8tWa9gjTZ9gUg2yCFCALEWO1l0YMg6KlWs+gsr5LM0t27gAfbtsleBR7BgYIO9/8cp8HFQcHW
QBafkKc++qCNKtkfSKtqd+vWrSgBDwxf1HXg/CIPySBSN4o7IkaE2/9MF9kfaoZ3NF+C6MaZI01z
PXIHMwtGViYuJKi0AuU+lNP8pk+xpqY9HF/ki1+H/Oc0XhSzyXzdjzTb46/fFXK+e4n1lmotHY5l
1KqMsOIRD5dOd0yni3HWsAGW7r3tB8kLwLgFwlf7LK+dZwmILxGSBs0JqrET6dfUYdFXrFwrxXU8
IeocNJczuEQobpf+WmLuZgTCNE758dWdAGYDjbXnoh+D/2oZ/qJWYI5wbpmLTQvXXLUzt4JcK959
T41l/vktsVimisw6P7Z/lSFxVjw61DrmKgF48go+ex+zmoPXXho8jJFL0krowahLCzxWRB/9//Xh
K80aP/z2WptDX+opp6tySapuHikDZFSPzuKSJdbjYliEPNtBdkl9ct79ZFill27fGK3IhbQss9yr
SNETQgWeuiT6ykz59rwljb9TiAXq3Om0wZhrFMm8CN3DnjjHlLVEEQCWj2nbZ7eTlErShvyB/Tif
zDNNWsmUWVgRtU1gClRgjKDI2ZrmCGs01amzaCb1oLah5wIEHys4x2heL4mhR3znQctOIdo0KcTp
nZhUZKYkeW4usyaUtmrfgZe5UBTZnios2RZHQ5nR81wr4fRTnmuWHvWde+ej12Lu2FldsBOxG5mE
dXq2iBVSIbhxVwGW87mMQIYNGPedCJyDA/l5tKfguBzUmRliIgsBy/63P1l84ASE2JWfwTr0R9bm
WP8ICelcGnzpZw43kT8RwU4Ts3OUgF2WMNQKtSGVFjzo/bIpLpw+1SHYBiZLVFrLDtvKEQYF8G7g
FTwQzL9ezlUTiZ9CAzfolpifYPmGuEZFaEO0rmmEAbhtYB+ogpxiVq7zW7O6L+2Ii1PEKTkpZ0WO
zjT0RoOQSj7hhtXppbl/e6NP4kSFDyUYekZ1NwKdet7XJejyYyI3DKUm5aiEQtNTQUw05sUqwjcr
i9bt3Ncbd+e73dlkoHVYw/6OQG0ubMyJXUR5Z/T9pQJDBXjosGF7Eaf6t3vwW7J+HZ1iseQIsKTu
gDb8Z3wLe8XzvEoqH6EOUDXVCeQVOoeDVDAK3jYQzHHuk3xtMoIf3YtzE4jlxVTJCsgF4fFtr9qZ
7eGIjgeacOWeCkGhz8igLXMxh2Yv8Xhi1E3yAxMRWdfvgxCTnPjC5aF4JPXNjd0IWkB08MviV7rF
/F4ZdgumNR7bhrCzmfTvt5WvTTE41U2sdiw3llSUqC6D9hCTYm2ebOeB7H2XYl8mqGmeLX+Nbs3h
eU2RB/LrAqdA7wOROwH79DsNJm/RetlVXchElkfL5Zd7hdUh9XbMdH12LH+9gRS/O3GR6g/ghnga
fgrfmQSoKt+vHWdIwNlqWtHzpfR0v4s7U0YNdQKb2srxl9CgOMCSGetsq1EFmgj29qb+cYMHn1PD
UUD4JcCmw6lUjRx5mduFsHfiUhUxdyVzABx31XZ806Lv2sHSmDsUNxnLQmiTXQ0a2UAEjZCLCHd+
db3+wPPBpnVyCpQItDk9qel6xQfe6gWs7HFwcJHqL3JgJ/ePFz/mSzbC2pcYCkCN13lmsxgstZAe
ZbnO9WJrYAc4jsZs0upVdIuifDdYpoOjOm98y7QQgdj0IAtkz37hE7KTbNsUxVPbbrWXozFF9KjW
dLpVUHccPqFDmhRHFxR0njutVHhMzv3MqXYkIt2/zstK2XMA/1s89rFT/lN2yt2dPW7E3Si3Y62U
qf6lk95y2ChaWp7I5DVgF37oK41WGCU36gu1WjQuUtLDNqECn20jkmoPLsZTrd9PWlXB5t31z3RJ
FfcU4dz2pz6aB0oqStw6MBd8Z17wpPk2Muv6tIumcyV21AEEYdw+wvFS2R79tTo2qxrGlMxLUp+r
2U2sPIGxXI1UbbLAy1kLhubBUTw7aTuldvqAPCp0pJXqdiE+r2itcAl9FsuJIrS3y5PAckrHRhMj
Nfh1nrMmGV1DdCFu7ADkXKx36VeMNOvxkBwFsW/0/1Q0MZygjeU1DAxOUSmquI/7h728scOVXGCs
0/R95lKujVaD0YvYORaxlHEMpxnGA+6psR2tYM1pPNE59hf5OpltJyROPyw5XWHbzsx0h5BdPRpa
PuPdZPYlr+HX5dAndm46rWAMytBDKsW0UwE51YiBrgA2kK+v0/0KcwKDMUMrd+eIixnMZGtHJT9N
CMOJbgejCA634jXYwmMRZCziBua2VYcA343PW/CsCy6ckcpcGL2CulgfRSEg0YcXG0WXgCxiH6n2
EczmGHb3cRnrL2h2KyuM52ThVmOPBQKfSItC3AKfhVjyD1yotHKBJ79Uor1dswxiMRwHNQZzJSf9
HjEMcbqJcqNu+N/mPzlPmWoORC35q1GIE1GCQ2e5z304OgKAW5xru5iQWxj8J5myafQFgIC5tfUc
Ub7Ir4edrKxR4AJXtwzAZ8DBDCGyJfbPmpGANe9QoIozeA3iZt7XforrrDNuc1CnkT1pP4iQxhWu
voUfW4WIM9bKFy1YLQECgryvMmMmtW1NRSTUrPXG9wVtiVnMs5i49JWB140sPRPC5Y664mH54f7c
kyughzydAW4MCs6idCCx4YrnOzZ27nNPWH/J47MNqvDA41GSuja4hzEERQI0olQwkCo6RsSIaJvF
GbXnFRVH86LLxPSouYQs9MzRjVBeGQlBfAwq9dBK+xw+tNfObXNH64ZbAuTesv1XLiDr+v9X5dc8
I2ss5wpK+1snpIbZi1pcAoCVY/iDZJUGrKyALFagODDEjiWuQ9xknAlpTtGRg6l4RUgTiItXiapb
SH21kl8zX3D8nZ3HU4+UcECmClvo+4QrQDPOyDWFIaoev7U3x+80MBlSk0o2a+1YhWCmvIfBBoVM
zQ3dUz3BhwEFEigbpmiCOG3B0i0K/F2usEyIUXlNq8mMhcSAAVfKbieUuMoRsAE5z4FejXKoX/04
DIHS8I8phb4yQFcPxyKFNzpOSwCjiFsJh4Fpmk+GL1Oi/94L6S8fFRadNV/3n8qG1NySrY5+E0/5
5OaJ8p2HV/+lziWh6tQpjq5+7gZYpf0To3lGIOoDxmnes4mjRwIpLJTBv5J6YEZy+5XjVdQo4yNy
MUTCOGshRPH0zMwkfMHroInZBwNXaJvQxBlCUykn/mZa9NIIBL/Zt3Pd78u+v6DYYjO/Hvf8IGZJ
GaEcBV4SpZ05VxioZn5Khb5YUOLFpvh/OZNsdKzvkOC1pq3sjsfJb0Ac0QFhn+Ufzc4bskF4+ZtB
jm19EOFOpH45BVy0d1Bng7H7nMnvFFqIuuXxzQXSGXnEiZlu1GviY2H3Nk32ZZjyKsYtSAwgXft5
ln62h39ianEGXKruChFQEkkdo9sQL/l8z2FJZ7PQC7sd8JyEJJ9a0LCQXa8dYasFJibQLoTvIE9i
j6+/D/KCUVOlKpDoZlMGYmGlXtgJACeA0iDptLre79ubD9yADvwF9qz5KUCynToGnSo2wu4UPtgO
+Etm7JlHxZ5tIXQSPiU0N6oMgV35hXbbj/BT23wiomPY8MazOx6irLF4ldBJZL6kRfkV+/+H0BKi
R5JwoHlsFbLsKgth+znz862GoLtcOTkk6HBrIouLg5hKCwBDRmf6blwsxKM7Z6aGZoBksrDUJZpc
VJikndAhZCM4V0KKdadggK8+gBGrQhay4ttrVBwTPFmlvbn4d1YPeEoYoub6vfJZZqk8tITsdEMw
cnECWNVwezEu19+XHwIcyLo4Ij3sOMOeyTjzeqz5GVLGKUEe6aaebpLChgDnHLCbn0bIwwPqGZQG
xmMxufvd01dgh7kKosQyALu6opTGEnISOd7yf74j2Df5N9O6QkaiLwOV8uJ9SCQQj2IfSOBnmVpK
bKn8zn1k0cBWa68KoqWTErW6v6lt7Ji6v8bxMkqfXsMIEQyTUYHBB8CaFwTYDmx5rv5LC46XDEdK
JFKsa769vncI27D4ICqCYG5ezddGRtMBFZtH/t1U+V/deWzxJAyxGEpjnGXxRskjNyOnemPIWuBg
lm3jo7UaCHngPtc8HYZdSRD3UnMj7to/VsICaIA2iPBbyL5uwUb1dCDXLN0sDiHf3k0yATPw7eHW
E1wpWpBaZ3+W46xTGhUQZTpW7nPTKKiv3CnQwaUrV13g/2OWh/DDSkV7TWZ2YD5IcjL7+KVGQ7ve
ONzZ3AkOYHtns7AkIvImB4XS4/jOn6XgPaHw+lah//siywe5lKo/jljFFNYXZG2H0UcvmlM0/+H9
qVdQ2H7JHpMkWFreRYQ9wh131iOB6/nQDemIQ8FHC9Z9R5A3ao/BUWeG1oy5D24B2Xp3wtoUACR3
0Xva7Twhi0dJjIJaxXYOfo08G2QPW/A0ZdBResawGIw43Tdt5U65evjNe6uC1fkypafV6CFRpnGz
cw9sVBerhFDI/QeEF30wrlWC31HMmuzq+dieYhp/f29y0AeLzS3P+i+Mjaxcmm/0BXfyCU/1Uo1f
OWJ9pEjNBOdD9hAqHkeDidjYwm2J1f5xRODGOlOVXRG6Pi3iOh1geyoXKrsvWikiq2tEjTIeK+I/
yXy9Hva8A4AO4NLuiqPapHzo/X2kRFdC1/RtheRblcg5oozwvC+ABQY0/voQYXnJW2uTv6j+2T6F
F692hL4gsCLXI+VFSTo3vR3Q6tTTBsetNJrnr30yuzS6mN8bRT6dm67Gl+9U7iOMZhfz7Tf1wS/q
i8/4a9kIKHi/eER42AZcOxocLvN9GNIYaRJaaQBMYGZBr4Tn0SKqB7TVxCkouL77gFOJQ9clGQKI
pdhYxVTH1aWXVDzIAJ5BW0J7Q8XQ0CJsD2+LhAEQKTzyJTT2n9hw0vpsYoUxR0h5npllgof/vhx2
BKyf6gmW3Pcf4xnsu/X7AEr+r+rbEtxO1X2zLPwnXUUnk6wA3eY//zeg1NiHJIcOsV7wmapVNgVk
k+1sjzCV5yaxkfDGrfq2xo+JY8f+FYCOzxeBC+6tI7ftvmqOjW6o1hbbfb5UKfZElkod5FwKO72W
WEwBG/q+F8jRw9W6a2ie+3Fn44uL1y1pnnjrBBdEtV/U/xOciKZhpIDe9RuYfS2KJ9w/8oSU7pZY
fqAEstLgUfrCSpIvnD2j0aQLsimyWz5hsLF/FAMDy/yJf/u2gmOIUXeBtrfeLiO3DunAXsEFirKE
WoYPSsSstu7cukSQqRgafhrWBka8LVRrJSuf8gm2cUUkAFl8I/bzjM+c6djrz/0i509Yp6a1C2yy
pIp5kzFERHmGceJYSBI1lHUkNWMrB8He3/5UtjXOCvldGWJQoqgnT1IuBFqrJ5bY84vEYuCKFLPE
P4VF4PhIG8U6RGNOc+H0PtxJlgAIdZOYcPV/xgltMpxpp0rPuCro8Ksfa/zRLr33/hPgCRGIwfUw
DQIjmYNyw5tzMYYPnLXfUAVxDnSToX9548BtwZzrsMX/pSax53rTl18uvuZCE9b+wYLmdjK3ZeRe
qRJtl4Z8Bx9Ud7Gb0B/HNVL1MEUnmwRBQ1y9JgU1Dt62RZbsYoB1Bi75kOAOMntiaKQvXmkAXKS1
i+CdR0RQYSe5lRtYZM1bb5Sj+ymGaySZqyuwLkvTOVl8EyntgbhOWj/EQf7F2Nq1yOXz6nKvcrFG
127wbhBvrRWt5rRItU50p86fmnmGeSfyHk9WbixhKzobXmn9n42cQDLJluSTEySwS8ip/8Aa2AWL
cghTLNzJche1dBnPeP6aHF2OSM1mAy+XW2A2lj70V5/AscTlwhED2ZOZRje7DoIa9zTifCEdrUTc
Mfsr2+6Y9LslzwsyWCgW7F5Pz5giThm9XZLThK/vYe7vn59ZICTDkWQr92Pzlyysts0sH9jf8+XX
dsra/o/e/75hQmOdph0X6ZvySy8f00L2ekLajzA3e1RTS9m2SWnGaGZpT6PuJ8yTpDAUBqWeS6+n
1u+N5lDY7V2O3nNY7qyi+ltc0YZGcLIYoaC9ckzhdrLxC76OlXev6zgn040f9tK5yqym+jIIaLd2
f0yp96T2wkDs8ARQbR7utwFimzVrJV3RH+RcCbl9T0Vc/CBBhfq/IttsUNh7KfS5TyMvFp+Vkk9W
AJalPuXVQlXIi9Q2uqNaR4Vx3pwwQ1uEe+OYnG/+rMKhJKePZkXH0C3HDZ3u0qKUo/8KJH2ob0K2
MCgL8IwoV7x/XpPQJfZskwsTCgJqhb3DX0O80fyM+XLPbaSlxVrWKNcvCju+BQq7kMhjiNK8s1mj
v9Ll8nJlEithhMShAMUe6NVCGQabQG/K+ckksqO7sOl+EqVMVmeYlVlDzegLY7VRh6HROvj9+KuR
it0PaGobSvwcZjn5CpftR9IhkI8Zzw8DLzvc8XUiZFPySZUlYF8Z+zkJlEqpOX6Q1eDLw7qEZh9Y
hk+97it5+efFhBDrl0cd1A8IWj+TFq5G1Xe4OG5j5F6FtYujOIJ851n7GEDyAVmNshFabpDCRx2+
aMZB63BS2BY00oCEW+XUGf11+v00KtwXGxABJNox2qSk2XK9MouvDPleg/pJx90PNbMQH52F2fd1
cgyhgHUbVimkVy5D4fMiIE3Bid0rNxdEkTCbOCB3Y3d8mMelgXxIbh1NPmMQromYZvBMgyMmcW/x
YAU3Xf9HUt2JkoqAoOy7J00b68zolDhP9LnXKCqgHR4U2KX4do54RHRqUGabNjqKbl/04mfjZHs8
xBisE090NAKa2H1GakfTT8kpKKIAEVqV8nmpPkMl9Bvgw1xi0ybCXPp+yLn3xK9Rl6vN8QiDIBsj
EsRJOW0UA8+HRwmixyKuE4gGeRzX6pkCETCz0OOL9b2375Dpx0OMyBysq40TzFA78bx1ZsYwWRfc
5YU4odyjDfj/DyGTvydFnlKPxg9Ui+9k9FQWDPfLaEAer6VKJZV9MpG5l1fjs4O9WqTLKA6oVl1n
qO2xXbUcQ19GZVXC0ZYzmpi/mZNguEazanjEtr2YXMGOg4hxVB0hroa+Lj3S44NYtX0E/NEBqSOP
gCPCm1duWX1uD1NZQ+MyFiUWKZ5MsqV+5+yQR1gD4XaWqSucsUFudpnFPiG1ZkyKxGVYcZseloHh
UITIgl5t23BKgaIvXH4OrhvPXzxoQLlkc7KE3WoCKA5Psc8UNN9fmfH25yqAcbTF4OijE0SzLOCD
7WV4Qc0NT+9P8zz/2s/Ti86GgDMY1+xXI4K9GXQHiqQVl7ApYrhNxTfUJhTOhPL/HjDIctlwZT4t
oTLZFWrQE9pDzF6adbMWB8lz9SrXvbAhJPfhlOhaSbiCFCTiBMkxbZuBGWpaQ5fvNtdU4cyWQ8F2
x3Alg3SJdGBHpkMS5RVSc2+A/lEukSkxqa4qEz6RXQWadTt387iTrzgVe/yUYjpYJhNDctHVkuB+
n4az3b83q5CGs1hV3R5GvqnxXc6YrU0Wix8Hwxs+NgVNx/P38P4ijSvNZF4ycshM6Uu8Hvt+N8wM
RvIOsWYfoOoC693J9W8AmY9erSH5tmypbPPUVV+Sjmdd139YvY3yc3Ic9bFQqFvi5Pe68JICZBBw
dmyWArtzUo/EpaqF6FZ4NmJOXCRBvE87k9zTaDM8aj7oeRZORlyEWaRkUw8XP6oxUYV6miBfWDMJ
Uj6puNBgR3YWWHxnBLX879DLvLZgRot1QDVYcokGzqReNH8dMN6Yu0gIg09x8GfLWuNr/vGQ+rs9
5jig7AUKyVJvB2VKbQiLa6Ju46MISQv5am9dvrac4paT9MhSnCodrQdGwYon7MoZa9kRJj6R0GbM
KxgOqWsZRobNW2ronDTAeAkPgkwZKD1iBuNnZLTLhAi7p0VV6m2jiE0wJd7s3OVlrrYgeMMXhLQH
1U0pbZE9P/yDUEvgTntJ+k7hTma4I8zKIbkwnn/B66aUcG38heh5QkIqfPu0iSEZEPHS4Je4THfI
08W4Lv3Kqm+Zstan0kDwzBNMSaJOGHCbtQnwJ3TT5LK8r2VCGV+tKBuMirOL/stMzrjfpzVFe/0S
Hf5xEeG6F1j3DAzWujRsKq0WRKzeidZRlctNI9Xd/X4uLDiIM6daRGEDTk7MV1t/RSARhhephFnP
KwitJrGMZBEWcapVFe7egsfz6yExG5MaJdz/Cebd7sKDxorD+2USH9lBK3uUrsr9p5bgZAPC5ZTq
dPKkb8FqbMxdlHZ2dEXppEG0wQwTIQD0xhZtqEDsM7bmNs7zR+9qrmpB3YwIICidN3IU+CyOGkmV
DcpoMu/zlzd7mOMo0CM1oZnlOqWussnOtskbJjFIQqGw72tykmQMA/FQUX2MqPeycD2XMPnXAjqt
jDUTURZR+x7qyWt24bpZzMvo7HCgFQ6nmsU46pmEx+REbqsdwsLkcSl/oEQsAZW1yiJfHpevG2UD
4nca5771BNNGT5BUEKtVMTa8veUGlOsLOIS6irn0QWbx6SwFeiYxongG929itnXz0t/4UNRsOEmk
KdmDOrIMzmmhAiRDxo5rfJePXjtTJPGQez+aH4Oa52mcD4PFU1+gfkS04QN2cjNUSoKgLUZPZqSn
0uEGU32fXtEkfQED/X4ln2IUXfjJv2PvjLd7s5mKgjYaWs2Pi6LiT+mBrNRJmVLBJ8KTW8OTNupm
bLLKGVpAPIRgBqQTQ4o9+1MZtFR4+5ykAh+TLG9mXxdRdHbyXRLhS37Q8Np+UHN+bM/otv4tUH77
1E2KNddftl442FjuejzyB+tJYWdZ2uBFSsufyA/KAL5EqbpfHXZkZi3iN412k6272ixE6bt3VUSr
RE5vJEQITUFBv7HUnjvv+aDKmuMNBwmenJ/pCXBaF6fAlLjocA8mcB7h+8ky8VvkwDCzK3vdzCH2
ZlVqFILq1EZAEo5SYKi/WYlGFXwJHY9uYjLy2flzWV10ziaPlULbRro0dg8wO5pVI6B26XnqgSnH
YHH7qxZ1VJNdQ1b+kQt9OPtlxL53Qqa1BlrxKuMMXeHae9cMOF8CNUHseb/VhLOVr41H7ty8ljMx
zHilx/sw/KLF7NVoXiQfoQFqWUKK2dFEyfnOzltyG7OgNWir0xR9SXvneJYjmfGINtGiHYmX//Nk
9OPxPw/2zY81qRWrtdvz/ATNvCqxU1xBcGn5JDIDww9AB0BYl5IUOH/UUOZ1cZtXIK3Dr/3chOaG
SJTs5MIKvnYbb/35TxC0QpLAclxOkrMb1eN3zanUuXcVcm+EjZ7P3J4YhlBqnTk4NRdKOG4u2oN7
hlDrhQLq3je0qwaOM9mVnk1Trl7g/2dRlGa+olr9rozE1+TT17Vn9mOP9U+drx9CAzFhQBGWB7Je
iH4q3Tz43Anq6TNZs38WSMHepHz7Emmf+UMn+x0lAUwMcD4B5xLcMB83QsgkcTsUYIegyQQK5KP6
ocmyHABcifoUw7YjYoNcLGBnKct2Ao5cdze9MmWGi5o2vojP4aWrEh8ffDUbDqqA7F4Gx+uUulkW
rdGD0FirZ0P9QOXGEOrATYg0Bxz7KZh8IqmLpRVUoZXvuF25UkSRaKEIbUWBkWqK0JW+aI2oa+3k
26pAwcAq++nZ7tnyoUJxzmIKTJcwLPM3lLvHh/c5wmlPA64GA5QnMbEjadJ59NYIfFGCZl34SfF2
RnKMZL/LULQgjJlxq9DE2Ht77yWkFpbIM9I3FEcPN5BiiFbhMHSfkCKCzK0h+o2XH83e9Q+0wwqC
jROtfZzq5y4PPHsAFUKDFDumvsEYLU/6tU+aCwuo7/71lOS6+RWCg5GdPIhaOH59OMc5BQKqjz26
1jtrvNahOBHYiU3mn4k/6+FCa3pwO4NAOm8ticXsFYjf7vsusK9A8xmq0RYB4AJqIUqCNI7WfF9E
4QOwWFFYuAhvj4wjFgY/4VAirL8F8oVapOgh/HbHzlvRplJjGx7qiJ/5VNLMnyB5n1QtJBxtR27Z
XtYjEVmok26Zzx81eO8gW/F3+hl3mZZs4Q3zd3nvS54mPLWqxp1WGZak2nwWwdEEOdBlhRCnjEr8
LsENu9zugcHsVs/V7jmt4RBisCbocg5wxvtQLMfwWrEcqCbl4Wn09Kr2H1fRfaRfPrimCSP0N3NZ
WGMecxkDAZ1gybyyM4m2eMGSGfDKPjiBBVi+CK38FCdwq5I4abaiEv4k3tbfS69rsdZOT3XLOovU
/3fPfhw9jjc1+/8Ymv/6iYrxjs5e6kpQSFLBYHu2yv1qrNKf/JkGjo9GOzxn78BOTJexStwukndm
RZYn0nI/wLnp3Z10g8VLIeHUF2EiF/GLkW32OPwfyTmW8OZf1KB/seyfpaJjsiG54VU0LicV7tZt
P3zRKbxEvvmbyz/Kqy9hLC0BG8JxR/fmHgmdAuKkae9BmvjnicccBJDDeT+cY86yBtnmqrM26wpR
JP7g7bVmtHTe13Ovj134YLUE8IgXokNTuCGRSq2kTPTtYxBlqOpplDxcRBD2TLhqhlvAkB9TblGv
kkztBa0rR4rxTNawnItYF4slKforOT7Yi+QRZAozmwHPPH4R00L7+NOZubZrbFYa4rb74XNho7u4
OyFR6ycJ0XuVrLdnxIZnqTLrA0SkeC29i49gjX1Em4eCREYuaDfBIBi6BEYJPAUJzwV+p8PpEYNQ
aG/O+9SOArci4yjpR8sVbRTH8lq8ir64tDfOYVzm5ff5FTlE3JtP+U98mUHec2yzhbpQUQbW0Zlv
L9iGrH95Qg7UafWHQkSp2zVic2Gg0xwAyTcKFvWDgAWHi2ZU9YW4ISxjvtIL1a7HPKU/sB7NuJna
hDQNamOmFo7Nsp/Or0iQS+KGLmkoX1LrUvz1Mmo11xyxI55L2kiAH29niieqqhD3Ir9di5yE9SCe
CnXdwyh+P1ldgW34TLPbHLU0I13tOjFXVuGLGnrW1eK3KhI1gKwvS4fFSIAB87k9pv1iNz9wvgh3
r4VhawzKg9nrcHmmjiFTqVbRYAAkztJ5xczc1eRRLRkC10DuUo3SjdxajWwlFjSXPYbpmQ4WGhqg
MYSXyZnDmUbWfOETqzk9DsykveqVP4BKIvk3cIn/+vWCPt89uXQdstf0pgYUgmu1ccEsMN7qx6dE
ZDSNUDaC148t+YMs3DR/KD7UWCDZRC0P3jS7SmNaC+61ZLWqEZiw3jFpDr1uLNCRVJgi3oTa3h/Z
Qr7vhRPYgaWqb8rOdQmQP7cOWeNy9Fgh9WcGSrJGPeAtxOhoAbLQaRrYlsveTMwHjfmuiEGsM+U4
WbMt9TRcnyNaFVNtjVWgU9/0ac1uMvrn77INBYCPGiNoMEJsucpyUP2OqAb1SZgsCefmtNewNpOa
eu6Hv5t5RYkeGBXOxdEsLxhDBTCGmdHKnhsWHGnP9Lco/tfIve1oVLpYP8JewXwOSNN7i5FMv5So
I98PMe0UeiacbdqSuy2Yib3KKhb75ZhAICgraZkqYNuoq5t5OFdrljfDCFLAT76ajq4aNalXTrxm
0fzJHYegRg5CN42KfYFgvyX4+/UsFGF6IOp0BikTcd+VI427JmGYmewsLcFnhzSo/TY/2caElJKk
DvTGMOdZCq+m0l6dhfVIRz8Ak40vLMjrAegvj62f1EaT8XxdBJP5dxNCsP5GYzoZwzxIbRRJXhyp
OlWcewe6SpZyEYEirDQ5hJ5HPKm2YroU5dB92tGWBprVR6Hlg7TYlvtMOrgPK28IvH9kziNc66j7
TnCB15j6GU3FlS6JOt0hAgZaZF/JJyy5XstOz8HJHVSDz28QlLtIK46QLtWhqfdKbFy9HFB/Nnxk
lAJgfzSRSlQJg8FWVMfzu2DtJscIAbViW6AR8dAyz3Tn9tBZQygcnWJYqSf0hLOvb5P+ednxT1IP
UXgeM3yZNtrI1ab1QzooMHGJyJ9zCXhq0SOFGlyLUTcMrCjKYJ9QwrZSQ9kloDTFZU2WVGyWLxEf
3OOPso2J29R5YkOw08XAdPmfuVQ/kbJAUZcPWjr4qfErvXYd+GIrFDoGSj6BEd/oxYQDx7KhyjlT
5Wawvu4wL8XwJLPnkYSong1XPpJ5W7nZfZENKe3LHkLJKDzjom1qdD/nAKC8owSsovOSUmHSnFbG
+9ZYc0S6wnRbb6zbfBCYLhq81n9OoEQG8Rn7/T3QK3bchDHufIlw1J1NM6mK0h/1R1YP06tkyMyq
zgVON2W8LTQTRdONpNh5+cGwrJbyEkJJRL9Ww/dn7RQ31HRdixMTLz5HauOFsVYDACLJm4i6F+gd
gw1ypyO+B+vIkXz3ufbv4AOYvxaRMHsY+mHr3qsGu6cMU5oaxgFmsMszS6QZKbdhBww/MHBqd9s3
6etvoXNhzTfT3fV0jm0By02+BgZynH8ZmrkprGGFCh7cVj00HHp9zHyvga5h6Th4Eww/DxARadbS
D+DrPpgv4qhf0KAz7pwKx3tsX8NCn9z9ZOV5tmHohDUk/fQ/2Zu98e3kim4DKlGyXrCFBuAuWnzH
OZ6wfM81ok7giC1dC6xstKaa1LI5yuMHN5Wmc9c5vtb9pIExjcPnXSsKBWayZm7n1qymIuTTsY6k
OF/2S3G8nzXGZepjlFERgPJ0G0PBAsJpgXHpxvjqaNqsOzA+GJjNSkgBgE6SHguWJ135t4XXOhyB
GgITIp1WjgahcI/Pgyn4FcqloGN/40kk9TNm+gBtrJQjwKfWo7e9tbeolVFhRcPUkK8JbpRrjVa5
KQHl18o+wWkv3LhPZ7QRTu6hCHGj+0MadVXJI6a1N6qdNIExjyFWkfi3pHqFtDjvJ072qi0+KXWh
OnAxpox8//dNI0JLXtx3ZBAqpo3sfwQTQEfZ0a5XF/i/B1yHUl5p4P5QO6NbIsiGokKYTIppu9Cv
zUzp4gcHZq3KcEdvWlL1mQLr1f4M6OrQisA78edQUBznlfvodcedkmxU0FLOhgiQQt9Z6jwu2/9l
GAmMqtGk3cOUkla/i/9j9eKuQqijAdqz7dah+XJ193qFRZI3kncAjt03fktT2+MPp4BobLl0tOSq
rWilBI3c0arU5VIdxETfvX5FzxwVfnEn2QW6l8NmnhTfeVTuD/ienS6k5Fq0mdLzw6Ix34QEO2Fn
nSew8Yu7N/hD0vfHwjJwJimfEZH38eOOEMvkBzcsl4wDys1BXeVk7r5vWCI2N9PwhDJ/CrxfldTz
JiJWhUqGtLm1f5r9PGy+rUioL3+jIe5Jz2VJaNQE9Ke1QH/ToJ0mVQdy3u57ux+GL4OiyiiCQKe5
ALhDs6je7D690vClg6EKsX7ASsYJDL5ccSJRRsNqrhI5A0kjos/eqctkZNg16oLjlD8hnFN6RGT2
N2RguzVIa6Eh3W7MxDAbaFyIRVzE7VTD6Roz0ChhOd75vK9HoJ+AZMvFcBdqPsTdSzfMVm6E8Vaj
okgXc5bCVB/FiefXkbVSczWyLju136F7fs8wkalpk51g4X9R82gMvWeBLuQ0cM09Oj8mBP+U9pnj
Fqj9rvHFP3p0qUDim8Z29BUeNr/JAml8sGZx3D7hOCU4Cw5pa2xUSBUX0XniGrUSlxrmhw7/fynG
Ob6qYoKcItyzmrNwCNOhUoK4WwN4bl5EuasTUoSSGndBmXjd0oATPRJ479ZC5B8/wLTVMG8x8cxt
UgDTJ338o0jD/PtsBVjru8fgHBHAi5ixWGIbVk/agqxv5KrUZjOV/zoAZs3YmR+JxFqNOXb2Ox3i
Lik/8F+m1JkpHP5AERDtJ1vSrW8KmrWp8/SpfdfTtDT1R52CWRLLDrhTLnkFdGsTDoh0wuhs3ESl
pXuv77QeontlkA0rwnve570KTeEQCNN3DwXixoe3MFm+POd2t/YnKbygfDUqcW0ZHaLCe3tG1jl6
gP/5ib8YZFrw4EKvG2w8dcP/leuPD1h/3etIbDSBERqm4IyPo5qKpWoP33ERoPkoknx5eb3UT7xU
GqBwE/CP1aQUTbnhr3RHBPFFwpQxWye3KR4JNSDukAwhVnqPPBZ6wqa1w8nAbnIOzetzwvjySBp4
sGJq3CgO+t4KVaOQii6/z0LA5TMPq42moWohZ+OlOIsZ8pPZSCGJYkX2ffpZaEqIafLPF4T0ASif
SJjxy0Lh74PV7XSCEewEJ4BqUG1TnnpAdsXTv3BJLCZ9CkQeyAnHbWSeQMqkFS5EfvuTb25vBdDB
A0G9Y0okWpkKWelquPlyL14URZXgUAcOomba0sfZNfaOM5FjUsQgEOYohnfYILo3dH0HUyadOlFE
te8ZSYFV+zo8PPrRiENC0p57uOsgyUmh9MY0+xmnJOt7Cgk/2BG2p3EQUClO7uTqXuxe4PmHwLFk
oJwpSROU4Z/7Fw/gxMKjw7jpEtkanjAdFsLv4B4IvDvN0Dr7kKyA6RqMmIFMNfGxHwGdOCk2i9TZ
NP6gLHYGYhV8M+tIxZGUdqLaD0zfWJygZVHF5kQGv6rz4N0dEQsX4cuZYDVXKCqyCbrBpjBk+96Z
Qj3G0ggu0rxs2sBO6BX2KWiXnFFvj9QPNo0hZVtn6Y3DMGtr/wDNV1jVAlArVJ8FctB87iQSgQ89
Rvoj+3Ne0gvI1kELYWHRk5GwQijRb0GvHrO6RH+Le08dI645ZvPsSqq1oZhBT/SPs90eHP7R4wuw
tZMiG2mDcfC9FYRnEwN3Es8LSv38Kk0iez+95w66zdeMKLwpvzOj6VQwvi6JOXEVpW5jOC9IIWAM
7gZ6VjR3fsXNhgwrWbNYaQg9+v5JDkZ18/ThBDL72HTRasIAVOlHvvTCFCHz3oKUJBuTbQbWOTeh
41dl5mjUYL/pNbFqXKrJ2L4csXbmWxJpfiRJ7d5poHlC6eTSU3/oTmgQJy+3r9KChdMh4w6YCblo
E9D6nAsCz/UIj8Oix1fF6rzyyqFENlG/XKE77Lnr/IVOt6f4PbscKH5ml9yPpAQUGZ1DDj/h850P
MUoE48Pk3Gq/sr1dfmdiGnxZi0s+V/L0Gem97io0C4WZN1brP7nWa80O3TtNURdy45SJ0dpUB2bh
xPqwtU74UV0EuY4QMLNGY7Wob98Uoq7zJ2bqBkATPbjB0sHtjxbVlMM8IIHNcvLip4BbHbAnHLxB
pBT/2MLg9XiX+4lDB9dlN9skjCA5XlttPAnGaUZu8oeD9ZxE98AoNHGDRrPkv7+nbyncizNZFb5C
UMhpqb94/odBRhC1pKfaoxcwG9ELIDoAVFlBU7SeJ3Uvo8i46fAm4Ndlhap7LPVwGZvZP0Jrltgi
ZNNhmkrJfQ5bQoyzdlwQZHn2V6xxe7m/NSOoxLAkk/WWR2XAWDC+NJXJeHU8Kh4ggNCNCBFWhthl
nnXuhWTYa46p41WZ3PT86fxIIV/sHIO9IgfjAtfn9A+ngoT3yXmSslNqqwofyYpiGekZhfZjJBte
xzQnGIunQZl/2zNVbm4czQEGWoaCEickRU0q6N44nxgV16sRcWRfYhGw89VuA1slv/0c2VwX+GIl
kQWCz7kdB5lSlpuR7AZvL5+fJ8TtJr2NDG95e/gXcwOe0FZIm+7dgJdvC2VSKkKLNmpLTdKtKa4L
NM9t1DyzeKwEubXjfEqi33zYqNmh0Beu4GyeFci0SAQ5+2mGI3ZW6Cpzb2HBPkGw7Ep0GN9Es0qE
7HdBtmKjW+rFK2gq9K1FgwGzDg7sOyvcgH/UEI5f7uDYCH115YVHfe6wB3WQfvwmsgf4T8yiTnqF
W3ov732sQ3PV9t5W3SSwTcHIEoz+i0DdYol4ojReYj6e0c34LfUQKruQTcBtP8WjFFUR1UbsKmT4
O2BwmHnaUcK6KESqDaqzV45EKvimVpcY1MzETGFvYy9POwLW2TMamw8sEjjVyUS3xxsLxvV+loEd
ZFHlXDIr4Q+3UGNtddSd4WpUjAFokBIthrRpbU/lMqGoMNrOTzhGgznbv8cNpHcvkQlbo36Nuk9v
29a+qeg/5/TmgNSRA5QoIv1xRkI74s2ldMdNtBhw0tK/Ht39424weCqq22RvXtrW5hpN3vWVsllb
RdGuSG9z62UxK62+21FuLPWRbfOHQypsHcpfpJUZrZfCt8Su2zmDvw6U2QQsMYskdZvodu5a63v/
1Skgd5v8nEhTb7Z3NM4eqtISs39oqZ8fGp3I3UTt81kNVi9YojPSRkf4JPhwfIiPGGVcE1PZyXem
PO4XJixH40Ohrp0cOMmoINZ+yNuDCHWZxs0VS+wWLz9puR75d2CnzqqRz9mNucPjqRUCAsxyUz5s
ienpvmzjKXaBopFRg5U1aElnabBHBBSWq+VqMnsxB1MM+bNTrdAjIrxoR5ywnnedz9E0iAm6OtuR
6cZZx2BE5CDbfLPQY86ZkCP93+vsbBFs7uM9SyFzznp/NqbSFEj2aegpHOWO23U97yJsXa+LvYg+
LwQU+hKpLzYXxuc5e1vaRnFTaf+/ZTHpobgMjGciEljGgFKB9s/I3IeSrq0UbnKVScEZyb263e5b
AJilAacSkdSrde+K8UEmhrFEbLe0XIq1K4BClUmOrFPyE/6KdAUzlEshrWJFmAHvtmYnLldjjk6y
kMuuKC3xiW+cw2pgaakQxN2Yo8S58u/woyNZSPBCUn5x3jSkiT2vMAtGErxXBud8LwvZ8Gr6bHti
B6RXH//XET0uh/8eVCnIXgMt42tHcJpFWO1HwLDA852uiiWaE8n6MbtcebxDESMB8yieXyJNChqk
8ctgv/bkeRYD2ML3uuq++y62flH70Aa9FijtDIASEle6PNi7gmkgeZqE00yWjJnx6/ep8fUzpi2k
C02kFSiTJCVpm0VXC5TT+LHc5YhAYIdJL9m1xsSFNlGECNtTQxe55tSM0cJ/PSdcia8ysMVqC2e5
DvmXSAfYSG77bCRvOvVPFyjvhh+pB7GFbOSaEy/iu17lKUMKOOuqobPkVJqt/StOEQlIMoFKPsOx
N/4Cwy7H6KzrSfE72r6QCpzIEPxUOBeLRlQ7igc4XHHKLJSKWRY8q+S3p59quKvfVFrmX8Ugv1K8
K2JE+12J9188wHl0les/6PtVPiSQrxRYCnD5AKdEAWevNCPA8+6IMyDiw2yQk4NyjeWfBo3rNWIb
PZ/EfRG8bHkfomGxr2zWTweuTAfdJu+l8UH1UbWZkNpLiSnXhSy9ccAQn89zkRLoPz/wlVtttkcu
eVVNMUKeOft1D0jPXBEzzHjNkunHDcvSH1FaGmyb+koIirAOaJTmbcNeT4yKSXD6EOnjU5bWdY92
ZYzQF88ba36EjIpn0U//J99U5FTpmRijBunm93hr65CscxfRe8oF+dHQ5EAy1rXHYqsFWqpBGujr
lWnuzM5XoIUJs3omHGHYluxZgCGQX2Q14xPhi8OXPh3rR8ZGEHXd0aQg6yMorQy5VGKYccsfD1XA
p0mun/as3qIJyD0KgP+Vg3OqNyErwn1BidkMRG7sHEhjX7eK4vVRAX9oj4ZwkmFo/mLVjfXz+42L
rwMVwr9yrEi4mHUoxJl2ZR+QvBEahblZlBX856CKAqros9ibHAW8yyLWPea9sSe400pamKOdO3Fv
D8Zd0UGeZeiLgZvGCNVHPKF+eq+50C0mYcpOnBYo27lEwxrcWMuWTJ83r4q5SsUPZL7se3OqHfc7
ergEqhOfMyGFNR7fOX98paGTJ4de3t2lmj/hi2sA1iqjUFSuJ1TZAaFyQqEvgepNODNWpEcYmy9k
Ie2WP6L1fBWl5gxPZCvvEnKeURy4iPwZeGcXUPnHP1Q49xohFU4uqRQNKqJLdcs78tx0N4HYJxfe
XiAKvYaRJ/b4SSE9mt53njn2+yfwBEqs8zzkuubnB57sNuBjqgzLLK1exX1fZ9n/nH0yoK+MLNCk
C3GVsSOIIpFn6Ome4mHnWbr3MuTTGCX8iDiCXx5JrlUK2JUNd9Y6IRgiSosWZtbUey2ie2WnZ1Jq
8wW/t5VeA0PA9pZPHsfQTx9w3lYfUUd0nkMu5UNgTSQtx3gYBouuhBLr9xR9ogqR9f2/IugUw5mW
4LavNc5Zk7kIrTF2udBW0aMhMoL7GKDs1dAUnf5SU5/Q/pvHKWqM7ysk+bX6/wkVpQZx9Xx2NZ1r
I8mPsav/c1Usp5rfkM1S8w6refpjih6EYyPjUPtcyPqOugIPkEo9lx/MCppLSy8YMYjGvU6yNDau
NtjWkGHNq0fBOj0pMdYjnoc4C9m6vBoqmTgKeCQtW9cJpz2iLXcFJKGM9QIbrVvbwpKfdPDP2/Or
lxCqX0mI8Pxv/M/iOI1JECynn0vrUa9wHQ3c1P4+eUbPF7ilKeZupn0oUUCcNgIrQp4mmcargyQo
ihhgICmFWxvH3TlZP6Fy7+yF+5z/dOwdA322endvtGq2Y8OLjRGYlWSVZ09W+ZmSh6QF4/9hyzUn
E898Zyx00cONmwy/bf55DJJc5gzksDd8bRu7fRTwAxMQIgjGWjGJ4ir4eWzOOVgT00LvPzzIDiFO
NNdq7yx0uWP0PGCdBRO0Y7qY+5mgl6UJG9d3Fkoj6GUD/MGyM6pBy+yiRW0UYAa1xVxQ8g+oHEYG
bg/Y5oXWyof8NtWegDBM6ct536MaqJ+TMXyg4wgRwD5O+1OsBoOHJAr7F5pVgtt5mixKL3dxyoNt
3VzXQh32SXS1KZZO8Wgvi94RRerBorfOJhy0Q0cp16u9CMYCiYVtFZSteRQp+7/FrzsCpYXEmZHB
Q6V3zOLRUvMy7k2y+QjIoJfHsXo7WYZsGRQhXG8r4FkarjSWqG12BVHMwJ52ZqeurhwJFCheFrFo
/d2w4yH3IoXbkO3Jq1Xw4RAKh85FtYMtZPPwiG5X22eC4NSKoJV+Q49370IekLGkvqi7Ytoma+vM
J3kLDPqHv8xRSyTLnV+y20C27hOh4AI3/aD5H8m+8EGFOHAu68qOFO4xB1+E8tH3++hCvEDN7mGP
mm39VQGhkx9vMBx//PH/lUkMh/DalEDe/QCWqZu4HeMyVyWRSy/3ZDF7ByU2z0iZY71bxn1Y99eg
g0SpF+D/Gs/jKVNFwKtincbwo6hfguzvskUJ01Vhn55G8W0zRNLFpxIBUBvBx8fnmJsJ41DKQlpP
YLPFEbNhcVc34tFivKyYpIK47vieKPZqpF3NtjfZ82HdR/EoyVQTSNFE/fm+7MUtI7PEjRWLIba4
WhZKkeNm4w3+ChkxmEcnaXUB5Pr69tpmeOcFm0HgvAqWKlj06UTfyiW/p7cuzzcZQ0VyBVDiI2vL
IXkAwpLt5skYDR9YB+RfhvHOySyb0ZHf/ROd9PTcXTnRvjZlEoZdurNNxx96lwKFu3Ly8SedcAcZ
CiZCoLXi6jBXiy5g6ATuh0sjj5F5wWrhmPvk6b3bEu+KOLUBZPFhPZfL7h8+TwSFC6+sWgqIvM1l
PCd5r7pDl/ivXIIlgeoulsbvvfO75FtPyANkpQ7LIc21/Up4kyD8XOorATk27qE2HNf3Ar0f8mkF
0mE5+MAr3g1VEbnBrnHhI82ldbh0vbWh8rJa29eyV4QSkYpmlnq1kX3s8jUoTJw8hwG5ukMsMTFr
i8zLpwliJNXokzYRP2UHtd0RKIHP48Xr64ZSkx6ZV0TfMl5VbrbSH6IZDeztlqCJFXlICCTg577q
yf2/S3Xaw/TTMje5hd6nuHYBKg5a8Lc4UmDBu0vKvaWM/fSBOi02DCxohr7a/tuWXeoPda+gJtyH
9xQE2HpmfI7UMF5xc1mYPuy7fSj9qsQS49I4P6ckeJEr2ipzPhfOMOhZVs/D74I3G23pgYkmlsyi
5tht+LoiyZ/urymuHiew7ha3uezFX8GzhJUCMZUicCLI23L2vX+3OeQlCTAwdMWQtnlf9swXPl98
we0Yjd1C24dSst+Fr7mxXthNRHaHURvkczBh5t2zP/2xPnVTB4Ub3NUq3yKQZl0DVFtWFUztorwk
egIxRbwyKKKl1Cm9E2f7Rir9IFNG3/C5z16GR7rWA3moH0eqatEK5WIgf2dZAZ30KAkDGtkcPbdx
riDM706fNBw0qDrvijLrSniixWnnKe8eNvPkTMl720bqx2l0KPp77golK0lq3rDxa1dEL6tSMnBi
Tmzj311wogXZoS9xkfi9CN6/OJ8CtfZ5CFVZ5/WRvNKiw+1KJtJdY1kT1U3yfe/OKJBM4MT1IOlD
1pj+w+AXaoFlWbhVwEq4mooPg+pBq6ENJxPqWFO/C+qHRNsMfRir4YN9kzA9sIMnOo4TOZILXCxD
4KH4Ce34HTiuNnRX5SDFDcjj+atJHPRRDobB5KKBLYgkTTnYSSmSPP69rladNyINRzRbolGVR/6j
XOUlFwHuKaGPjTVsu+CiFLNcQlt9BRzKzqe0IBqvFmISzSihf/mmEOY8Hm6nP481Nj6pkm72d+AI
auPYoS1uX3wmEiqtqq/4yAVd0SumxVpcVYqvrGEhTq7YQEcxQcz/27dpTjQEbaU+JzQNBiLGcNTK
1aCg8MrGYCRYZH82QrGGLmDTeDrdyoNQTGA1lqyOh9XhPOhbAc31J1xtLO+1Yb84oshHJMchdsUd
K7vyO+4/nG05SQvwfOgyS3sUBIOuYfKLte2frg65qILliPYehpK3f+1aSk+rsCf2zEdAJqnoLdep
kA3vXnmYvVHEvIw0fO/+gBYEQrVW20e9BOWFnnx7bKvTE9C+U8J99f7rG4BEoF0tGfjOchNNnrMi
GyO1LesnA8TjJEP9LV3jqwoA8MEHQ3sUQWJdngGCY/MDN02wIyLBHFSTREtRXG9M6EpN/bu5rxqi
SSXwJKpB8UvafpMORCbEj3K672kvLPZiYfz1HiJs0gboIv+fySn0LuycYzLhPUlaaFSp5D8Z7+xD
+AXdELO6UgnVgy9DlblMlNC1+bkE0/SXXrQDT0bQLFFfyy7i6SUYoRhzIjDys2mMzeDsTN5yOAq9
476m9ldwZ4IkF3fxj8FEaxFKmUCqNKJUVHlx7Gcg6eWYf8ct13l1tub3wKCLUDdozTJyUsQlmlf4
B0V2gsAKMmg207ja81OPZQgH3uqZFvQMHJHQOZ+MRPnm41+woaeHVjTifEzZLdzo8reEgHYQGehV
eudWUpOBSnujnptrEBAF886JdIXOg/xf5Icy1Tgj6LNbRIaSwADBs6RxlSblr57et4qrFd8hIeaM
JTXsplitRA4/XgmBng/jIJ+LulV0EE0Q7mGFE0JQb06NjGNUVbZ99Kc6B5DJtXmIA+8paDFeii3Q
7w9XaZreQTWySNyoUu+5tSOoHiiytffcFMtUJnSV+F8y2J8MWRSMLqooh+opD/+sh3dWpGrh+9ex
t1hO142HJZI21MRHtbi4a4eTyU+jD3za2Nb5djlDlyCuq4xKCGvlZVjFfGjEjEAAMsP97RqAqCdC
HjV71taW9DRJ2+sH1F0vXvttN1L0ONpQloyWnR9a+Aj+3m0PY41htLKmDhf6Q9w8IuHdHOXGPRIY
/NfN59o9AmAgmWEh5CBpXOgPYsbF4q5LbNTFZKewq/mSX4EtXa8IbPVE4Mu6WrgPd9mhMhmemo2W
oB5wgmjk8jvCWmj6mJ57SR+OEsLLMJMn8tY05p+N4IAXhNZaPNoE2EwkZOoC7sUMJabG4V37lqtp
3uAKcr2iCaGgl8toCnAcunhRfdnkR+uK/b6Gi9ocv0bB4aRmzS00J245LXH2kD/7ksQ+IHc+toGE
abOgq0hLXefSxfRXSjUaEe2DyMyrjVgQfu7vyxTZCLjuZTicuulTYyHmwA8wQ0DnhpdjF8Iu3rFE
vkO07VtP05hpw42W4h4IbAAbc8d9OXos1TMyPZBQrnjgyWLHCbBC6xYSgjHIzrgnk1YJ3T4sRIOC
garCkhUoKngAtx6vkYYiegTfdlaedf9gTdJGMchS8imslwKIBkS+hGQOu1K1uy7FO3zPuYVEQ9KR
YnRD8T20W+EkCGhzbqaFEAorDTis7+3C6OnOfMDgFvu2N3DZ3yUBnQvcP2P9in3pl7SWcZiwcDWu
WerkY/BFhaHuyFUKyLUzdRMcoWyeyr6PqfuDwPfyzLibcLjUQBELowZnwKnPuQL07TPnt32WuLM8
q0coysMiRZOTLjB3nAFFtUxE1GlD/RRSGF5/yCStVkE7qOcP42V11VOoEub5mb4o0PJRXpDag9Hk
oRoP7O7G5PESER4KNS3e5NZi5lwK9nGpi+DQ4YLHKb+9x4qd/eOTMN5wR8h1bf9G9FLdqjwYfNPU
4SzitChH7hK2gJ9QhqTE+2WuEOk706jsSr1phxoFke1ubFkZ00ru9GontMokp3SjNLlLRKccnJbK
g5rlheJEeKfMjzZWutG7xB5jnOmp7mhL8Qv98wqOHtT6jqz/cciUizbJWue4U4ie6pjGzOZvcdvg
M6By0+yl+AhIg08EKvbRrh01+B3XDa1rhrkfAf/hX73YARYyJNZcEEeaMwN9BbfacpRLwtS6UNsR
Qvhi5lcI8oBOo/yumC6ubhXBK15TG6HcSIbJ2ce2l98pYgXiwi/AibmCrCU6qHqaY8lNO/evaLah
AX55lnohpW8x7Ytgw7jXaktDdKCb2spTZShKVjU3/VsgRoryJYpo2VN8xqOrXqzNqJQBQiLpMfdm
Bx7OPgYvOxj9p4eyqbeZLKjHJFo04m/RDztvZBavc7stDEjBa1JWA1gy4bY/26c1Ca/2C9Qq/zN7
MPo/4nrgBx/EbMU4WyX1UyHOpFePFlouPfnByoLazySWrFNe28kECt1fBXWvlYoEJa857rs8vpFT
E7rs2uNgU/Vu/6taPtbbbh+OHEdS19YvFnruPzpo3NtTpalbY7l4ZKOx7PnP7TdJw6xlShpPHI1Z
tTUhI+oYApoYoudsfF+OF96BVcJyKGXJkcXSZVaX87exCprHVskpihCDKZAyq6G+XI3mvLXIvVmq
AU0/IA0gr89WU4p58Lg4PN6Ns+EAtUaPowh4rsyvidAuCy+rfk+d9Z6+4zeJMgLwtSYAWRHCcvvr
XMsRaq1mfhic2vg59RYVtEFPb6kNkjXO4EHpN3OtGKrH63sOvM+HW2iKSuMdIJjITj0fvPktz5/B
1WHDctrO/KFVW3MGHDROqr9u9UpW3rwDsRcYZ+h/koSkHC7epvrt9wixb5GTU5Ge/9EcINIzyMX8
5OqK2pBNUU5/2YHdwxtWAwIlYiTD1mUeNLOYjYnPYVVgFxsZESG73Nx7AT/QV4MquAjf4HZIDVzv
QoJbpcP/4tG4O1qdY3ebpdJPZJ2xatYpPeT35qzVDKfnvP5gAviRXvD06dvw8+r0eO8Wuq6h7/Yr
U9Yh+FJVZdlJlPRlwPya3EPxTx5HUcH64ZNivKPzV2jsyrMqFjBSS5jEg2GlVw/JJZgK2MP2wqgz
RxDlEJrWfQn5HJzF42ME2mapJtp08NJFREM6mgxL1ryCfjDsKGW2LsKH1q2qDDrulV4sZLWl0zp8
CmZ2VnkcwADHQDMpwr62UQDIQmYsLI5vxQOlkkkMGRhNFPuktCQt+Hdml77/ecPnTViyLPRvViQH
rmrDjnfABdI5Q0Jw7PCks8YkVoD8x6552eP/t28Q/S0NO1tsBE6cy8pXzPfSIGjn6dFOvbecdlTm
bAvaPqvII+4Dq5jYgq9M1sMDiaT5DRG6zdw64V4/zwhro4wef52QFTZin2RcclLHaCJN+VDMuwtS
p+Pxb/C/GbOWT6mV9LTYNM7N3l0u8jlT2YsHlptHv0onvtEfwM3swPbC7UcK77L10N1vD8swiRlt
zVHXXFy+XTa4XkVt8VDXwwLs2Pm4tYQ+UPmhGgBKp+w/wjrAcTL2UP7S4t+Tr8EV4X0peYgtYjAP
RARb3LRMoUtTs/UyjXT5BeeD69P9m1JfHmLS9Bq6EYtgr+WYebX1gEHlkor3VmTnanBqrf01DQXZ
mwi8ZCyJhUv9cuqq3LIAgZ9ksKJuyAxvBPn9okX8eHxjFzhzYhcSLtYnmMUes47fN8urk/rkAgK9
0tjidsyQH/wjO1qKMOgsE6ApAh+OhVzw3yztY41MXxYphRu4JeP7+diUcrTSYTg119rZsOYkVbXf
J4N+mj7Nr96y3R8AUAZai58IdYtfmPz1Ji4Rjb2y77AElvGydCR6IGjGIejxVWKhqgvAYCaSV/St
mJT0IwLSFcFha/+RlFxVJShJOIX6Z63/Li4AoBb84bFSm1rkSiTK3+i4tq2/T1X7d3UvR4LjpidR
rFBIdc/Dj0nvkmQ66gVDYPsEjZpAzu+lm+Vy/Y3HTUNWrb2Z+ZCC/4yyqurgOio4VKsNNTM1vcQ2
nb6KEdRKk/toVlRvX94hPrzNhvg/U04a8D1+UqqHDZYasA2daFGZ8Vbr2so3Es006FYhTrrQ3U45
wpVPTBrhNeo4+ezYaz13tcFGKEPHGC/RYTk9HDJu/NM4oVCfos7oem9yf4vycPYLVYX3QLU7SJuP
5C+iabNwY2jebKNbOmizJzxun9tOKOG8xRGyOx4X01u9HEP/Rum1+dMi0fX6CP64lR0LM+uDbmDq
dgXJpZbkw4H0LCgQiFgBNdOB7Ug84trWo/IqbuIBwd58L8k1LfyudUhvaTdB/dCvRRYlAiGvYFa4
B4a47JHH4j6ol7s6Oz+PTotjumB1Tr7RC1+DE8virLaxgoH3Srv4qp5lCduRbC/UNnk//LMmTYDr
cNQXbw63prD4tpFrfEcSMzu8ywOxcgQXL4njQjDyfS/n7ghN/0NcarVObXW3g6ozJAfr+MhZnb2e
JWEan8sl44wheEfFLOmT1+dOZ8y2Myp58MnUqopy+Tb72lhqDfQhMMfGQExJkQY2ir//voQovPjm
uFy0hXbka3zoWkQG59CmDYryrde11YNJyXqraBq8zL1Er9K61gWu0vx6rPAxLQfjSh0q//WjotuS
S94IaV4e5lmmYqhfITvg8k0eGxKbu8/6hf4ZdE+3ZpSLUJKCj26g1epouWjmGS6MAJrr5Ci3Q/u6
wyHoepAPOYAS2ASkS/ej+OQOtWAX10/hFHcuuhhGaaBEmFyLAjKj8jy09quZIQj5Ru/Wjl73/1PM
e6yWQ0avNVrjPTty1ngmUQakBgwsi8lN2fq3WqkaBzkra+7iJe9EMCwZeJxrTT1Ab9RQlldqm9oL
ADSwEit5R91ixileb8MhPbCPXxUkdvzAXv+ZVCKzKU+YAP9oMYQyryeKd/aoPVrCHlltyZMpJ3pF
4X6VOqHFfZQC7zNOJJ2/2QWbDlrpAVK2U4y5ECIh92XBdCiXeiBL32SCR2B3bD4vsWn5k+neoSpP
GeWtcKPVHWWYbU+tEl6Hb0VrhZNd9NCKV1fZaToX0pjQYb7gpB9T2qOZsn5mWP0Nu6bgLdqLvj49
kpQvwrS/xUxyBlDBUaVN1BtcoHjH4M83ptMyULhJoyFiqcowvjWoqB3Xq6dukioB0rL3qfte9Lmo
Be0KbOHVVIzLAMC1LHiMsywo3IZAE92c+II597SzZHtIZfw2smf7aZo4mZteHH30LwmGwGQ7tTwR
2yP+d8h+rcT82WfuxnztSZE0YjHSuNCzsIVj/GTegpLDeql2SAie0vQmob00t6cNeD4D2/gfJe95
P7lbPt8UWyeFKxcdohv/8b++Nnx5OH5WKBrpX8KU5mcBkhO1IVGWUIfhgNyZZLDGBf4NFKRBQZYu
YuWih6ZOqOO0cKJvWP6gsolxrNRk+CucjTcn+D3PltZfFAJj5eBpfZSfkM5ZA6FpqnIUXlskwdaq
yXTgplXS3c+09TziQSGmMPrFHpHTLwHYB2GFCB+A6jJg98a02FXSm9o+rtl7BDEdOG36O2gR0eT2
ElNy1EFXQL5jLLmgnS7tpLC/gVeUOxR/jDkylB62UynI64R27Z/EH3ghN2bz32iTmT+Adg/e3AIc
dLq8pL4rFM/v1nlxxZYWH0p9qnsoqa34fyGA8RV411F3IM37qXeYlJ7FdUPN8YaI9zkdv9qiziou
rvzCRJrIhTfDK/mS+BGTWLPlGxkIYEPBIREvKWASnHWJfPr6/wbtKrHqDOZ6iBZ3jusAgdt1TIeN
cyRsaFntRw+7paguYRaf2oKBFZ6II4mgr/kYYBNYjVjy47ENeK+QQ4nehHGoWdFqSD2PSMo6OUao
kRKka0W9eMjC+AsyuNcZYwntxkahrJEGJhzY2wKNZBwJSAuHTyYhvFCGE3K/KurVzGuY1/gJ4JhF
UjQJq9r+dIRWR99XXA8Oxdav8urqnnMwB5jeGAGdVH+o9P0bR5Po8Ky5uNLwy1vkdBrrUVtnM1DD
0LSDNjNwTIft/3aYOLVJApJrUYbdchCiqarFLUbVXLWjVBtHJEEZjgeL7vAqz87PzSQG51qwd5+t
+0BPuv0SWxdqMN/MSMxYPwyr5P3jFtNxs+pMlpX1IjtLN9EM9PPBqUHjjVN3Q4pSecWL85JQMNS4
9IxdXJ8CoVAA8lbA8h4FHAe9N+sd1t00t9gnmNhJBFnXmyciJfP4iodLzDqwacvK/nS6gx2tIq+9
6otxG31unOSmLTWSkqt72+/vberId0bDK0h73VSGyGQ34QsAkCcsSNMv6mChC0qhvXRWOGCXoyI5
/lVozQdxAvUZH6MXJTCTadoRaxCCi8llxRlyKZQDy6yyF1Jpk4v/bMCbrzeV4s+iI4eBSZmSlVCV
2dOhIHlq71VbYZBq5okb4kVYfWjsANuzq4txnUe18n/7nCo4gEV+K51f89srvA9R7wr48cHPh3Fn
SZWyTpCKTgo65w4EE1dwnQAswG0EMmxEdBss6d9NpQVU0Qi95GAI3uPT6nzuYk6lqiMAcgoCsB2y
pQOeSpBzTQMbKtGIk24FJctX10knqii063pLt9ebat4XY11wa1MXSiBPHTJxlDgA9DrsaA8nE7O9
pH59CBGf8zBkc4ZfqC1LTn1uEwLNApqbph0JxU3NOPTjDD5uVowvz6I1rNphuFdER4k7oaWNSK7p
fT6xNbVv4nWNNPhuWvnoKYv0gryuHh0/OHsNQP5/L3bUMvYh1lTGm3Tl5QhjbjNKZfK11ZEGQrEW
JuplopneYHDz9QLRY5/kGqz1GBNwCwtT/zNL9UZ6Q13Mlcn+vOc6Zcy2ZfDwmkTkIrjf967P7P5J
vQ1YcwJtDd/Cf1zdAYOcT8qRpVlYgfDcqGoGSip5EsggBQ+421HA6AxPUIVTfC/gJo3aWhwUXMsW
sZ8b47JacCeVojb6clD3teQhH/ZX0CZBdSI/8B8Bl+QkNXOVs3F0LvYgqUiu4LFX2glbKr8zQndq
eb+EK4oNtmrESq45ymIsyu57UwoxHN6Kpgy8WDOQ1zpEIC/MavPXPTZjdTPsO+jQl4CbR4OvsVqU
NF0kg6QlS2bPDxWh4i2OABPrCQoC380fnATj0LbRMvGJ1ryQwC/x2zrZwGxFvs3Iz8er2Qf/K0zK
Ahx4l7xkgpu6ia6PEGveBbBAhWxDyvdWMX36gsy24Xs+Y8SB3OfPg99RTBdDvlhyzFU3HOom0FZP
p0EYL5ZcxYRNqPfiqOnN3t9Dhmv8VrbtGe68KI1T8cxnLuNdDLvBtrDQCIYwppapRzjCG+YANoQT
6OGqHpDWs91niRDD6Rz6jH047hmaJcFz2LzuA2AMQx3cwlk5Lal81SxXoo7YiSHd41KVEtYEgZ5t
H36e88FtWtLILJdNVYN7t7eLk6Yakyj/VEwSfY84Ipaa42hiP/osP4aw+wYmRM7Av1T0K5ydNCA1
QswBPuzWu9eeoKZEkEAEXTEdGhneo8OVjeGYFdqA8fx5qQQD4tpoChaM6AIhGynwyNwmfUtuPOrP
QrSkDGujr1pGtkdvRJBkX1br3SYHEGuyDVNsO1gVpHqrKBxdk3HPFN12DEFR3W7MfywSvyWnp3D3
yFeUqq9fNnQNJwxM36DGM9q882iRh0vEEtPsf6zccGSprUJHEHua1rxyO/FaQ+QOaHuwtCLuGsiE
Q4fpRs4lO5/xnclSxQ/N5IcaghuCqd7AFclEy0vlqLStVwuRnYuO2Geb1UHpPNrKQb41Wdlh9Vge
JBJR4fLADDfBNNk4aH+Ggl47GI4JOO6zhMRDJg6izTVvqPZOoXneqU9PIZ7tu3pKJqBdSBDRQdtt
FvCcwNgzNCqS1ikhqNsh19hRD0kXfC2lqTU5exYnJtrD2Db4EQqHzYN6pufVS0UwnfPCHQlrIRJO
OACqoutrd0JW2SMlyRlBFXshB2orimuOkRRTD7p5DZmrbN5wV7G05KKP2LtfiT0T9WtDMrhyroCy
Eq1uo0wEupwmWyPhib1m+yBqQAvlb81LtGd+mmvB28rgkc+yAn/TE5K1th/sT8SHe5oOUgGDvaTt
AngaWsHy3syd570NAKMucG7hOXO7+8ET55e3OStANvaTrWmxX6yyg6jttByXUXbSXvQu+yEjU5vK
a66/wgMWqLtgb+XtiPW0MXbTtyA5wa4BCAOBo2STH1cl+4b/FxxLIFX7z/AWLy7yKIJCRiOaG81x
S4k8Z9tLrpudg8vC4RsRFxzRdSpP+NQsRIn00aqA0oYUM8t7evRqUtiz77Jd2U93ui1FwkOW8XK1
yqEXEluwsDGWaw5Uw8l81lki9a7VOGdEPub4rbKy1Wc7duEdDnAWdW1uKQdXPqpMiD1nZPh1rrT0
QWu3DELamrMoAM+8s6fjCqy6q3kiVPFBEvgal7+qkI8jeSBvSNg0bHVKeg4C/gNhMTJDS22OLuSw
jiyKUQllaUrcXaD+rYWXPoW5C1ECXVbOUZDeC57xCWIvpt+3yM2G7DYYx7TZlcdUeeV1YkNqz/Bl
bYXKbDZWnJZcm17ewBvSnmszp7i12NBkK0WQ1o3U7xUnyAvxiUQ268NhbEbMmP0Xs7d7IMfsKFDA
nlagRlfILW6OYJNzNmQ15GCXlrGH3W7w7/IxKEucd56A0UMbbfXOOAtaiEaBxnEMdyqSn5MVscYY
mLVjSQx8MZ/mVgGWCSd5gNtqQ7ivwdjIMUvfX6LRdx1xZafM0Kxk+fIYZZkR2RKOiEpyTrg2rQSV
31SiWkMCYUXIahMjprxMtP1pOp6hdlfD3Gog0tt46TeUReXImQ00QPwzei5+OabUP1sWCjAgmC1i
/eJw9t8APf4tQS3NmNCF7o+SRdN7KYAKEfKm6FMUkyiA7hqbz4Yu84aCDMhmso9mVGnkDSYClCv0
PUar+MOEH4LomhWH8qDl0u9mu9QRuFNTd/+krTknU4Xojnpiic5u9mxyDK4+BVX5ZGrRN7UBcW9f
fpP1CgwVd9m/hwQ59nC6h5QpTSOgs7Tr/jFAJcGGE9+Ouch2ThH9WxhRYndomIU8IzlmpQOV+yCi
ATJ3/8WSQMpNoTJ2MVGi+livK/rbvuFGsKLpbbXvf2LEe9QxVl/EvoaNP/rUIHWeR/ZD/2QPTA7Q
tU9Ii508wKZWtQaiwsTKBYVjOYGFYy6UI1nGwFQcf7pV1bGn/J3+trYjUVfnGGeLs8M6JJsCHJzy
hZThrrgVuI9nbl0yEUpbBoDXEqg37SSCv3tNeuSN263ocxD7L4YzHWaLJNZojRJQgyM3b6whUZo2
/OylgyATmW217A/x7vg4fEgqZ1rc0x9u9Pks+oIFvnv8MMsZjHCK03vA8sDRqnc/VMvcTKQ2UOf1
GAQ6Q0MvOmb2f6yv464Am9i8kRrYzrX0RZpo3I0wIlLz9oZq318mVpwUpZ1zi00T3RSJCveCCC62
ZqwQsDeaOrTSv70mk08oH/EXyYt3XRIYoihG0RLRX78CnRDJmEEIj+E0p3FIBOwztWmui6d8fNCj
ZyQ58O4CjS64AUzUCaWsK+fncCZn0k3Z74Ety6mT1RE6y0o+5DEmmE/BGTSYuXP+cKwNMpiHaV3u
TyChEup7gjzh90faxRU22vLpv2OVZK+WuOWUQEqxqiW6sYV5l5sXF6tXqef92Ts5XwGShbiu7BPT
p6JwXdo6cSAf43G7B5Hakb+FU1aGeKT3204ZR6r6V+fjTkypZzig9SrwpY4e8XxGVvNn+1LUqIpc
4elJclPGM3S8uxTcSA9JD6OjtnEUxupKaQBZww9dXFHB+mW6iJu9nvXThVhtU4Z+AIEO1+9uXR8N
iGZjUJnugK+qn/9hKZYh2h/5I+LtHnlGOKUQ8dkg+gdqcBcHU4qFmzPnO3GlStvmczCv3Ywqlqql
qqCDmfRwYgN2haEv2JrjmxyUas2yKVV7bB9VKIJITqDCeCt5MNb4ySiOemrMgAKlIOFgsg/ypExP
BmReAxYiWazgSvqWQir3evBT2UdH8i/Rvg8zEqBsH8qb1vWdJsZjTtQnstlc4tsX8N1JL4e4Nmlz
bOxfOjmmyiKZP97+bLVLq63sjtR/qdAvVMAlBvSpbw47ZfDmSfUbyVdxrQf+Z5HL8yUze31den6f
qvnZLRJ2X2a6QNKPRKXna6taiG5giuzG1f5USg2YkA/cpQukGC1kjppvJGqCjKZqbwu21qhvySwa
4yZGkY+y1/UKxsS3LmKXXJyaiAT30nV6Evg5z1dcRTxpmeehThVZJ52Z6ukkHkXfIRgFZ2e5Ok1C
BAhobx8JddFUu1v23BYAJYdVbql6ElTvpouc4sCq59mMRorhzHAEvfSSY4TEjRsKV8WnfqKLBh48
Z1SskqyHzJgc1asqa1b+MgrEffDS2uLbZbYG6X+T6AJsfnbpwJc6Xi3b8RsokxERDRnq2RTXCUV0
R6zQkMDWI0qLM3lzf9hugqa+UtyjIASSnO8a/qp9OEpIYo0YNyR808QsOL2LbnOejZaEHDzhtQfo
uQqnpjn+NtLBj2YmohZgm4go+jcTXt5L6NHRqts4Smt/vIfwl9YyMJGKNUbmSiIxi0im0K2QDdkX
lcAGnG9Oz21ZK1qTq0nW/U8p6S+M1pEvmSStPRh9R8HzPxonYZKui4eTXr2CjyhuuEq8kUy5F7Kw
pJp5fmzewrbLmnHi73uIZI6yuRi08xjzMgReEsv7wi6OFXjk9mo0H4I3faSCit7Bo1x6X++vZGp4
JyLuHrwq1xWDdFIfdq2UGJ+AbBOI0En3XDhtpguByLKIjvEWd8bph7rGLdOvkI/nhX/Xwmm0tx/g
+yW9DX9erWFn+1foqndk8vJdo2RgMYeStPsc3XSz9uNK9uQ4f5bKjs7HmkYThWMcSywQrA4z6hjt
vp53yATp8nY5b/LGqmjPTYKvHOlocAqtLeFcaOfmeNe1l2eRMaJ7lnvs+Lh/ljlyxqdPTfz2YkrS
AhUYSprks7DeH3/MPlKI/XjeJ+3R8FTpqDOGBGUHIeu143+NzAJL4GCXNo4L/wPPEc2a64fvkuFG
DeX28gxnmzEfC4wcrZ9NjYlpqfYbM9e0FwDEcBK6z8ITqEA5QHTRynVuoQwd3AqnySJLHbtyuemX
rON9NW53eeCokTdI/SHtpeWVtdZti+Z2cO0jJbgon3ZpLkO536/QRALTzVFRPuCX/f+XqU3HKVAn
mAwh6iigHASP6PSkq7VzCH2snqXL8yb63rkjioLKO0EEQK81XDxKK63g95kltEOs0zteFheWOKmm
BKeuJXbi3WOmM5/R1ElhwM5p9EHTSf0ty1IdgN96+MSKMt2n3y8C1tYBRdfXHFeybf+Wna+lBJxy
icPETQYyc8g1Okm12mKg3YHIoLQsyP7G/MRVfhevbC74YNVx4D3dKhGDn9NG5St3CFiEOg15ls3/
seQ/SAkCQ2TapwPR3pW0zgS58FK/rE4L5SOQkyIgqRIS4B5fyzzvWGq/zh8ULloD+Gu0Cg1MX0fG
ExP7oUbaQ/7u9lu74J7lzJ6ss9rUdSTQRE4scVn7FsWoGxVDj/O7ogq/ZrIz/xGkxI+7i2gjtjiO
jWwipcfqshao6Mm+6tvXw8LVZqLPfR9l8ik/55PvAXn/5Az9GlKDxDY1ZwBoSnDWStq/ReeOkhYc
Oh/4p/LTS+j6LuNeCLLe4bWLyMXhpviB8l0EgpU7p4j2Z+UfNSkHlLMZxUTqRz8kpRb8ygVA54S0
XIM0dCzq49wjyifl47IXoKIGiOdEA32L9+e+cPOih7wxv/9NbEcq6LNBsK14JBwzg9gg9QenVZfH
hm6QFJf0+z9tvGHi1sFnC/L2SvadmrGI9Hs8HmXixwxAmsNy6yCUy38lRAtLlwUMVoKepRsn5iu9
G+CxIvTo5GgKWCdb3wjqFcszWkJ6DpA9+w1CNtZ0bFTlHxln4HewK1hkkC4rS6GP/xznV8ti3apX
n4mdTV8+0PuVhq1Eo+UL+X9HFCXhUsspVDsRhHSMeEglvOOE7MKaz3gPr48thRNqV0o8ce0fxrpJ
iRLzfRyvXCS57RgCGUCVdmbeP/SAEju/ZwCx/JW6bMIg1s71cT0oLGyx0QNUHrqtCqEFkwv/otbh
X6uGAPH4Z0ugJqHjKPScY0sGNP4y+4xaOSW4HpRFpIYVSOo0aqXF1FZDziPGNC32ZI6o0B6zBin1
u7LmThH/J3L54eYedEbCUehZtOI4VQgLFkzBNonf854VgjEPD9qWboBBhWmnBE8tFSmn1lj/cDzR
7NRUuravMr90ByD5/v/Pztqi3ZOcsBO/9pTK1ULBdsY2/hT7pMvuSswz8rzFbrWVTvGZzwoPs/Lk
au4+0H1lS9ibXPE/w2Lqi+usjzeAD58cc02e8PKt2jFIWrYxueoTSFzGRpX+gHQswMB/ZjVOGDVR
xGChnAxg4kS2bCT83ziNG/+t6R9TwsMzRR/4u5QPYVhSNFhEK2eE/iCGNZE94vkSki+/ZmJDeJrn
rzxzaUDH9//3116ROTDr4iIw1itgOKD5xsFsVC5CzrccfQOpvVRO1mZ3a9Os6S6Qokx9PV0XWRmN
1Bqvwf83y0SXZdEH9sqpdMDFHFi8HjbsZlOqvAgZTwFSYMy1ZiEu7EVMhYZ1+KaT7rMFdR12ObPO
V7obM1eF7slfKbnAMC6P3ty6kt11v/3XzA6tBuSeOZI/NenYA8un0vT4Qu8aFqBr5AnxvFcMM39c
XAebgq6ZAMSVzjPVjSDTsi0GTGvWGVBa9gSkWq/423OfBspH4KV7SjuyYELcHVl7Lrkq3gR5hoq0
7PJMnc8oMLgDYfZlVjPb7HbtyBaGS17A1SwTJI/K9/bjqeW5EtigI2Xs6ecju8rT99BfWkD5vZGM
Q6Wlp/Fibksn2Ym+7615Dg/hsrz4t1kn79Np0+rEJMM2A/sWN1Se5zz/CwkEd9K7d3YYL88sx2kw
JlFvoS6E62FYeQG7WquDTB8QXTWrgZ/pVIylvZ0FX82puT9pLugxqsSfCfUcRYEr65bW88P2jSn/
W4nAiMZlzC+ORWFhzg/9LLt3SmZMx56ED8kXDtpGbPLwOAU9GKOHksNZyW6n/XDjksAZ3cAfzhJL
c9xVLhGRJA1H/XhFL0ibcVrmiGA+ALCjjSsbDGSyK/+GFipvREwNk940kPVLRqJpwv3mv3dp0Jq8
+4VYCdT/zOMYOTWr3dujnP+Rw7FGCxOVryVNW2Td4D7uquoR/jOPttV9yoPAJ/upzOabEz72RDGV
68n4Q90i3o9BqKSiGvxNI+SgNGi/46nAetif5o3NGjFU4bXszaIcfpcJ6KkQnNyNWN01iWtPFxnW
jls+gYgT9ymVTJro1zWxgmR2A+YaDMe5O4KWMik8BvjxX63Rq9QXIPZUVDVNGa/5+X8jQyTupgYA
ceW7MmL31UTE40GXprN2H/PhE+zp65VJ3pfhyCujhriY8HyLjYajMO7f8xe8hZRRabIFs46iQ8ec
yVXv5Ah+hIKdvgwhi1l46o6p10UZs6LklKSA6qZ5rtmTwQFg/7Y9ZjlTEfYxeS3fzw0STXzh/YU0
UMdALo3rb+Jqi9TuUwLENm0p6TpcW2rh3cAIu30I66Upj2A0Rg1tOj3/Ldppf5Eu9QGqmDiEv88X
fyg/dgDbsLF/NnT5DmNG4hNECPKW9NmBRm6g4jmMmh+/ohEhs96T3PXb/Q+ZEnDZGx4lGfFZMcRx
tn9VqySLLqPkzozoruEh70iDi6+Uw/iX+uxA2UhcehGcK9Mmoagjt7j7Xa/7LAv4rYbWKftivfdz
FtBcNqT5PRSnlADdrshdWncDkUiPOyav4vkTIx6Z8R4WPjVS8R8ssJsRu4KLk0u9vDVTtPzPcXeI
tLkBcl+BOYOYLN8e9mCyi+e0cUvS5/dxaTucrJS/dradlE317Spq0qziJGoPCVAQ4FTKc7BbVDiR
T7J0CZfyIAEDTJVUK2vslc/eWnRxw0toWAiZaPjEvgUb+BW6kIMWBrWTJmyPQa9OA73o2oxtBTm2
1yWaHwdapTk94+wdlKKygdLAhcZFOUJGwvYZ/2Alz2l/uMEeQJm5OtrF7D+D4L2qF0HFfqKCE0Vv
OY5diWFzxqAK7JwSbizSFcRhoClpxRGVvIFYvPWeqcvRiAZeSq0WofYEM2RBZAtpt1aEvdcTBGhn
9YCAYTRYmE7u5LRPjmJx88kNnUlIlrYLA7hj/Oz4cxYcbb76KwQva7Dmwx6it6N504vlF6A0rCJE
Njir1YxTaTKjVsYYgKgA7VYxl3wylzikLifDGki2SEgdt8DIPCHEGQDPE0Lj9ozfiSRZqgU586Y+
Oa06wiT+EXc5eknwsHLcECjymuI8zA/j9Z1OCe7fMzjMBLA8V3/NtxNK64DzcKxG3BqwnwAKcFgA
ViXjrwbz1nnehgrt4PuwvHvmwD4wEBodfA8QqJhRpOYBTuC+awVxsQ7n6COlIPCQSf1BZA+9FBSD
q/IT03EYdA3faL6wUGAQftRj/AA0EZM+Jvq7oAGDCNHDbsv691L/SzIyhSNFLBAz1x7+2YroCC9I
UDij66RuowyP9lc3j4KUiobGfB9Xxme7EkMc4jh5zjUa6mH3L6EJsdMFzVNG6d0roC5QTwwTMhHO
VPiy4qx5yKo+YaCt7o0yAWjy3+EHjLO6w0tnK2m2bL5gjJaxF7/gHBZ5LMv3M3IWAaeDSyBu3cCR
6/Q7kjfmjAh7nn2w3t581nDmmK3pI8uNNNX7K6mLh70IyWgzxss+sFIoiP01Bx8GQm12cJbMBnqp
KW8zRGzhAyBVqLiPvjylrQmV25GLpZEXrGmnV/Hu973JMI3l+BBGXDkA8rq6CrhWoqn9MYIffw6w
6Ye7uwxOZIKfEexyeAMn5yiD/8HJg9iraChTpLsKrS+ptleud/LehiXrfB2lkFydZOPX8cJ9RpIc
YlMw4HlLBgTYjuGQGy8JHGFr8WFZwzVI+KEbDj7RO2Im8fvRENORJQLh3ulSk6BPNmDgA8vX9sI4
Q/8SbjfmpJQF4SMXRwI8t/VFOLoknxBeKxSFbeHWP1/saU3Q0a44YE32V3D1h5bmzWjtdY/QT5yA
A6BcZWr8aFz/aV9AvybGmhRPG6g16P8b1S0rEAjjJC1vXYp9ssqonktCu9CM5K+N01PQ5QC1ksMZ
ZuR70ZYnUl2ZkEg/DvujhxQq0VCpSuspiDAh9iWZ/vYAXIbCrzPAFI/RzjL9n27jMyHFUgecbFRI
Q5OWEjkngdkWgg59YX1bPKIO2Vh4J/Hv+Qg5ojn69L/2NMoYf203Mb/qqTSrS81AHyoq5Rnzi157
c2Z/PUNF4CUwTjldcSYvgzA5z2QZiVAcQ2VQsLimOYD7WYnjsO/RyLG+EkGCE5aucLvaS/DkhzDF
f7CzEYKaVx+nK6xgcEGVvzztVD5lg3arNkLMViQvghWyd/q3aSY7id8LJgFbvrsCieO2DDdXIKQR
gsiHwlZR76oCwuusQa5j7blmtrdzK0xn+6uQycLEP3cCxcjmgSnMJuP2J5VOOjK4sDE1RIyJltku
XmEwgj8kyNIbB8V8GLB+ibcfdjhPOiLjN/khIt/Hmz47t4XjlErCBRjiG7xv+OclOUFmdc+LO/J8
ZADylXG7OcRDfbxvEWHHANJ0unkjvkGEYUqQM56fBClW6cZZZEyDBO1fr9u1vD+UUrqFnHuHC54D
iYwvu3Y8TXdqJeraPhSV6tVxg2gfAuMkeQMX2dguNkN7r/lE8yc/yWnBTBFcYaknhkme8CfZQHAF
/VJ9K7Iuh80HgXWJ8GajOlqk0EzGJZDnaH5TM1vW+rdlrYjKzNrn2kmhJMw5lclnskzGg8v5boo3
0Kg4FN3sSSxWNim6PjOPPMgONQdBEkdgMwBZriHf0mRua92OiO2m49lOdn9FkBL1kRE8Ngx1gj9d
eP2cUKg6c5REcFacTojfUceDXbvlagiu4DlXKD0asAJdxmM/aFuNdUfA3uw7RU+COBpVBAdQJm81
qIV+/ZqPhQZnBHzIhNbgBjkHb9ZB/vkXpdRdEJRcohOWAswAVbhM1af9aOn/4Hs6/lKWHy4AW6Mk
TZnP4jbb7HzK/zV2B6lJL5D5sNG2fPPCvj6L4dBIhrFAdASGO8McHZjx1pr3N+4bH62op5w3i3lL
TmCYywKNSh44s/LcbS46JyvhVLrUHlHAhzTb5T/IrE6wmyBUQ1k1t3E9bEQiTdetzf3IUYyCFPmL
vWsLK0/atVLO9xGvxwniP0L5W4oPKXDNjSyODXcHT+MOtx1vBfIOxmXqIEpxhrujZkbOKksc7nny
9rwhe4341eUMZnBSt25sAZlGzlIWGnmQSmni/rkeSAXVPubfWx96b87AE+56eU7Vgv0V1P9GSP1x
LPIJ/6sFusaB4fr/AoA+ssVgykw5XgT63HSdJV0+zsMbDvjggPS3ZaF2v4Z6VfT8M2dA2stbqwfY
CrJK7kx2iyGPu+V7NdML0tcfM68nOlRDzp9BbP/XYoqm4uXkT853dn0YDWvSmUwWVOdi3hehC+Rv
jMGekJBJ/youPj6UcigF+YGX6oQHVr7NjFFhmihkyTRWGQd8u0VRXMEDBaKCB/Tid7pjBEe+2G7k
wwCMlMd+0u3CTg3i+7m5Cjd9g8xdpnqgOPWG0gWATdL97WCL/mgji+wURrpv8EyeGqkUeNqUJooh
UEixgmaRZaGR3PZMU8YSHLTv1JhrM6mq7AfVUGf9Li1WD5+DnR6uBCmQJRmu1l30+vL5fI+Kxhq7
pTjdfyOamFNV0bY17wqBCXI0+FlNkh1nJkBK4h4jDfMNGvuAIP48hMLq3aAXZSkWKCw2itqlU2ew
ZphBO8NwnuDeeD2KraB1wQhU/+dvrhoz0QaXI2y5ZCSbCE4ysvGFjZe/Zg0LkeJ/1f+Q2Asb7DGj
WxQv7zby9n6OSLk2QYbo3YKDaS1KlFES18/kRc5yDHQrmmJvKS/4fOlxaixFieX0D1lDOM9QEEd4
KrPeS63DylVlD/zeunBpchErJLQEmbVGxaIOeKTg+7NVDCCq5WhWw1a4UR7m0KbK14tczzkMGDQy
G1kiVt/NgdiQUJBemVb0DmaRD8o5sTxTLRSYc1xcvd3XFS34hBsM19385RS59PRb8VOUqpx15ESj
8cVkxMgvh7cgH7DwFI6MQ7I/hvxWhx8Z6bVcgMCQUU2795b+NJ3lfM9dv+/LB2CLtPf5cSisJ8qJ
05EuCiWbuEyRVoRjClL5ZY8oj9z57YA0ptWCB3aHMB+UkgNxMszMpPEATtMKCo8VFj4L5yYEaYWj
hhEfAKqJV0yfP3NNU65FMdwLiu2Qstml82mk9ssHzoHM63AqLjWsBKd9JHeeIDfhY63PIyuy9Bre
WFjg7U/osfPHqc9iGOLE3V4VXDEWAJKXT7g6ToHzsXyUjZI6dCKds35zy8BYUT3nNJqhN100BWhL
S3ZtTFY2RaGY2N2WglLgt8sPp1aVBtZQVjQca35PWH/Xq/DNWvEcmMgPoZvk2SlYo+Ew3J2zrQx5
vMVA4EE+aq9jpzihZA/3Orh0+nPETe8dPsefQs0JLHWYjPUhlCDb+vNZAPAyiJ2XcrIpa5q58xfP
HhjYxWbNPgOrhbsCS5o8gyZFAxxx5/iTOKz6N3yNvPpQJ1PZ+lGrd+oQphrKh+kekPAgFVR3szXJ
+f5SpYAXmqDKumM3ql3LDJ/MKXelzvWEh2Z1hT60MljaHrRb4JjCpFZSsxpwdAxqPMr0xVtBJBA+
bGDalOdI41OKfbH1Hnl/ecJNTRCjYah5DbCX/5fOqhe5Bo0f3kCBcRI1rp0E4QtSMBZ1llPcX6mY
WMHjOtYBHDhwFPx/agvkEwIHq00tkWmFdg4Ff77J6bAfz25GrAnc5vkofA06zSHfw5YHknr2p1jL
pVlWJtMDAwGp5L/Pt3xThRDLjIshdXvxiK3x1S5lZaCFxxJrlW44iCFDAgGlTQXnkZmkzXiemW1f
lIy/SeZlu1wbm3VyeCK/mKBjC3jAh6iVuDb1gS9l9M60rhidCWxl2/NbDVP/xsx5rNf+8pkMxjDg
QTByokhuWOvFJa7AVnGlAV1SuXHA1edp6fQYZZaMWDi1XH0O5h3TaIM65sTDH6BhjpPyijgUJlbQ
gPKCMonDR6y+wguLciQy7i/FdR3y+O3ygDFSx2X+UleTBX6fX4kL8NI0NpLDrtFFwyn5cPV5Hb6C
dk5CWfAE0tLgHF9UBknEjzwL6UsultG0Lxgr6zCSX7XqLUpZoL0OI3ZmOJaS/2QLsYz5o30xj3nO
ytumNfbgT3Z9Y29jSEuNR8vSZ0Z/z954PGeZ4MVmKQlmtngKclQGcrD1B3nHEmvg/jRzftOKF7Zh
wzu0co3bsQcJAPcjJaiDntZ2kfgZcOj7uxvDiplQdtoRs63R+otElxDnUrqJqidnm3L27sSx5vA4
88QfCR4WMNxsqkIG8UnVlE4YG8KLqnT46D7cexdQ9QQ9fpD0LYyKVfE6QocTyyIHkJvccHBjF617
ZRCc57Yreu05FSRivQexPBIN2ldGYmABgWVDUuRJRZ+BL2QX/W3zqca51ELL1Oom0RPeTFQVIxaZ
7Judy8QUcuPxUYxqeiSFP0erDPISMW75oOJXn45LPpNP5rySvDENfX9inHC0aMY450s5Al/lf558
ZCT/LDRITOwKp6db3C0CIPxbUDw8FZmS3n/9ROImP8X+SdakvV4LSgtL3ACPyzEY6tPjFIG43dh/
xfJQiMNF4ysLgrR422jEuwvwATdGCBO6On6W3MyVb5EfC3eYqrB/Xg/VAb4bWujh6rWdChTKCrla
29eCytDXTgznK0iRu6lJnqSrPHMq5rCIrWgGglsCC9hccQ4gl+KgOmBo1opI8zksBjiyD8pQhOAc
uv4EGcBQIILDYCPR3eN4lec9jNKyqP2TU5jNUNbZDJ6siNtnv8l9jmOxSiQC4lFozY5T9v/Z7QKl
hA1E4OQr7lcpm1amRgD5KAaNzzE8g4f0lecHJ5Uz5cyrZQneCJ+RV3xElq2t0yKCxz139KgibxUl
uPpFaZQtxZ1QfI4izwOeB5Fzu2kDrMzgcR6FeKw+Op84YrddghC42HNwSyjGgQwXJd1nhtYmtigv
nEIMxz799fP8zxlBSDrAWVOcU1/T3FL3yCSHXAsmHsR8GG56IpJ1sX5m6z0gth0B/ZmX7gGSoYgj
J3DqAdO/1UDc79SNgJXGcrUyI3TGATu7cT1XJrhhrxcmkWLgFEXs/j7nhkY+pL6k0qL8Zq5Rwgt+
OvnTt3AXLudyYdi/J/iOhEsKgzPAA33hqVoyqVq703qWYZSYzKO7yVP0UzHAsDt0ogBR3IAF3vcJ
+I+py+8D61AMuGSLdUgRgiHC8ES1EPwlCbuMqpjrGxey6g0fRPaYDdi/lqC2cSxZosQPolbXoLZX
aDHDeq3I78ge3pCR2ZVy2y22x9tHjfzyJTExZ8fMY2dvjfnVHnFYSF/0bt4pRcI5dkF/ESHn+aqQ
Jm2wwQUNW9Nf67IzobNYWqnuGoou08L/f+I5GLEn3LWjbaQEmgx3QOWXMdOHD9671Gf8Fc0oovbZ
j9S1Vds0VQOFOAp3ic+WoV7cP6wKcsVRxUxaIr7qm6yY99QjO02WKYuSZFfc/PRBT4JGvCrOW1R7
T6p/IB+xNgpHLH+fTGr0UOAdmBvaCShp2TA7WG5ox/jp2OfhwsqrrikjWxs2DT2p9I+SA0egIbXo
hzHRGjhCjNs7ljHZiCdpjX9DHOIGnLsVGk7bFPT3u9+K1OGTut01BQk9K8GtIn9UsN+y4d0csV/E
67LkVmFKeN/x0sehGvxiCynCUCMgRuXfaTbRF0yuyYyFclR7FejrXP3DUoT5UhkBjWacy8W+zMMG
Py2kd0SjXEnJTjTAM09OZbFDNmGBv4LoOlBooSEMp+D8qIdIAPEuDaMqFf3iSreYJ44mLljExTUb
kl2bQ3iNZp0kFEBFjG7EajeGos7w9zOMwVxK5dSCkxvMp6/B+HNVYlvZsysbi47q47pZTCFp2v3U
4EYV7A+WA4QFRa3g2iLfr0Ki/hyU3iTol2L1B+gQ+dId4+CXUsVgxyEh+ZgO6XyclzhwsWvr4qo+
BeDSW0HrBPjUCWlds+1kB7gsHLm1sANjTW81cegLJ+VxRUx6t/F+Cz5cDORn32Ve06C6sWwba9fB
MhwYuK0yZlCu6D7XhStjJfwIIzhk3p/7oQ40nwONDZvWoLKQu3tRpyq6kDlXVlJEESk8ad4Wx9nY
UmFmdLAHHBsCPuQ/kU/jTfADuiojq3sOUVgSVjbym+X//7AmvPwE+PPCK6s6RzqE/Og84Yks9yz8
/byRYz3yS0HPWR02H1OBf+84y0ZDpRP0TejysRE4nBVXnWutPjSEwnNYphuvnJf387MGqEok1Zl0
EHm4AVkCZQQosziE0gTJJTwBlv8Tl7io9I7UKDib6/kfnFAxnold5LJSEF6Ig/0ET960Pu/+gvvL
QGNnm3JTe9ciLz4haW5CMWfOpSeLDNr3zzLJ91a07cqhdz4hMhZQKd6Q8z7sUvk+k0RpnjLcidFU
hb3v5oxcFtM/2Do8Tj6PHIoNmzm1Kj1EJtMr7u+qA0S+RfzcU+Z8M89tSJO2XvclQyvW5IvBDTqx
h+pv6hDtDCDro3c+R1hneyWiQW7dN6PkIjP39J0LphW0Mhz/v8FhYgHH8PJWXoP8pA0B2TkxdKbh
rPce2m5qxkHRgsL6JNoiNNKYxrx5P2dHCsuNYDFHa0Er9uMgSbcfwQve4V+p5UlWmi/iIZe34p1E
IcL5xcxWR/uLkdgSQ2itLQkIiBlVx+RdhkTNsS5EafGlv6O+8XFWxtuNRMNVRQg6THCzxeISyqls
uEZAQj0WYAEYyojX0RZTC/ROONaKc0A4h+HxabAzvTRRzhZMAITTujcnDPNq4lUUBv5PobF9Ht7z
fg7X6pi7LrzGSk92ufQgxbe6o/qvI/f72Pr5BhfTcXGpsnEQNhr11L7r79NT+VZJOXHEC+jYstpb
ObrWFgjCxPIMpBNBG3Z60bBV/lczXhtjIq36OGEt94aNb4VvWYcKIACADUOg2WB/uJuaXbFKJu9X
v22Zu32FDtW/LihQI9z1peRl+trNdNN/0TClwRpG/5+M+L/ftlxP6h+HrNtlVrix9hWwohhooMCU
TbaDhtjETSDKytE0upcFDsWnKmuBOZIXONMLu+2OZoun4E+aRSpcnKzhSuCbXwmkGt/XnH01ul4T
wWO5/V5oU5tR61I/gcnbgB0ckZY7qpKtGkkeUB9G7Mfig5Esy1XCihi8Q4TE3/ylGlQGcmTKyUmT
Gf8tX0SZQs7PGjA4ZPlovLGnSpwHA8tG3wzhBjsNCRSTibuALkypBQ9TjUAhsWRTe35MxsgbXGJ6
titiMhPHuAA8mbWBh5qcntMGly7P6j91ZwVBzcTBqoz6dBaq43kEkizsgDElYtaI0AA9iGCcyeNj
RSPgD3Rsfb9YSk2ghfS4f4Uvunt3WaEiW4JycWN43C1N7k2OKRCs6rFMeon0pCoyVvxK/Stg/nHE
h2Xmz5DP8QzeDrGpcAkunQger0r/Mo4QWNWQmjuzjVWU0w6B1jQ0BFQ/6Nwc5ZerlIdwcEy8t2gm
5jrGvl7pu85/kxgsLsKaKGK56JqGmZ4+fsKDYlRsIaS7VGVqD41Mzb1QuqflQiZJ0ywEFRW3iHcO
Q6h3BcK5g+n/8hj7otSD+SHOuz1nyB74OfpJZcK/r3oaPnDxDWmsCbfXPKo8GS6aC5aC/fP5PLEz
9RneayQa5zNPmMiGM4yweR/ckV5okACjKmbNcsQpuQ/eSwa66SF9OkPovwxb0+oBg8MSef1JvhON
RQBcEMum1pAnVX7zIr3yDHQwyGdh5xOLJ2sTEKPtk0Y6Padh1qaH9VMOlSgwZhg3GZzx7uK3f65u
thT6D66M8vLsGtz3xYYzzTdtRVHaarurFRUCA2mUWP1aZw12xSahL0kyUH2IBr+Vi+WNEW6iWMMn
yjsMqNPGvXA11S3/4mj/L7Z76N2X/zPNW6VXLJd2UrKwuMNr9+fI8R9l7dxVSRaWlw7DdLP+xEQ9
m1Samurj0OPo2lrD+NF7XbT8/26dfn+c4XKX2QzU3BrJLAQF2zpudcMd2FYw6cmEQJkTRgNn61xV
LFsISCr7OEnHfRgkBFL8v4Bl6j8Q1w0/pUs1Er5onuuEBHUkTaE43VCsPFTod0HyoNq5X4ob4zTZ
30J8wDdJ6YPwBk+/pkYILINqnVm8geC85sDMgl3hYScu/Oy6zwhjUAp2JNRll1EPzurw5jXKS4Cl
OV9GrsUEiVxznNBkmJ2DTWLEoFVf3HugrGZPEw/AjAtnNEPSmnlNEv6ikaIheH3xh/Iw7STR8xPk
8g9p8LqSd6sB3E1Liw4trFx4H5aBz6BzwDK4k/HlcxDGaQcDwQg+dkdGPXMgaNy58jPSi6wAfcEx
cpjDxFKFAzVQJVyMdTT3g4V7UEZHA6erdGNaCPTIQ4e+MuNTki/zy0/5qt5YSOYWMI65ixZVuXHX
RcI4KWPpQceaxtY5c8zFn4ktjQ3uI2ifEbw3oaemUGryqF8xLjist/LdUM8cpew50jPHQTqCMYzh
SurA0yB7TSP3vMvThRlcZlDXMvg/WoVvsqd29WtJYnIl6AVCRoOEi542JVxkU3xxfFfPISb5M2nQ
9cjWeOTKXwIx8SqfoKDUpIJ2FfIw40yYo8t4J4lDO3sbB2XOur7ZhqsTnD4y9KosIBOYdPfHfGvT
QnZXzNd73i6YT7q3p6PczodZmVY8x8O06R+QWD1rjt7yvc4gH8VAGuyjhjpPDMvgDbvwz9Q2azy1
nMR9rE4f4FkIzpa53rlAIesRgEEct0Sg4qsoBBBSMAZD5+qwGmA3zIHf0CfxvAxWN42M2vILmTiQ
L+JrtufFm6GTDPEQwwe8kXV7InTnJTnk2GlgnRpWedbMXDWNqDBujZ1Mfr+icRAIV/ecrx+rc3qB
z4TCuF3PyqqiVz8ebyL2yDk63PH8pSQ/MLsxSBludJMeWcpDXsyiJQ2nqEVaV5goAiz/HIXSfjrb
KMCsGFIojva4DKKnvyYJcDqrJNB6Ngo1JqroAPnWuvwYnu6rdSkVbb4Uvjr6zzId6nb1iJDwGb42
QTPzzJ/ass1mi5tsPoUDy++XOIoRJieeYBLWDK/xSAHT1a46Gr4I6xFyKIVtCIRVHjZgOlbs+yMI
ERzb9ZcpOx/M0XxwMHwfKB2g27z6otSAHept65TOHuKRRs78ecWO7aI5Ka/1gu73JRY49C2Z7IS4
NBSzIZSIAmMKmHFGieBqJVrTJEVqOCxRWzq8BSfoJa/QcVJRXGcqCrYR2GPCVzUpIpAFL53+cxcg
KrJKQWGSS7b+q+bnPUlZ2Us1qwInUNbr+DZY+AVJF4SDLlrAX+H26K1kvLXi5SQ1vRjuFEt9pkzJ
PlBdoqjS13ccESq3QKjXTe4aWA+x+NeI2c+ekG8DrsCCaaabbAAF6LkXqSUmMxVoEm7NPIyRDAkr
pV5Vtvv8c29KN9w7pi0BP5k6WyC4llEvzGiYVvOBrmES/Cf+NZ+RXJH0IgHmpZksrzUTbOk6fiTm
VSwp3LV7GXkiu5vyJ9+SgUHrtt1k6fkWcxgEwPLD5Yr/tc37lT45e4KUcBWj2Lf9N1cbLzaJ8yW8
79Ail6Tgnkh6GAQzBjm+GBTxjZ9SXtDYvEdpNjBAQmzzg+VKEqfJ6ySzdUS0gucOhPVTByI5Ct4N
dc5BdEMe940SoHR/wa3OQg76rkz+N2odEXD4TFb06izwEwN2891jBVwYP05+wqRlhid3WXmug+eu
fcUPGFgbMxagOSy4sk5G3U5kk/NkPuXUayUtoBlXSHMz6B6EYfRfYz0KvTeOg+yCBY2Q+62XpkAl
Gjf2N/wpjIpyF5xlsSsn5oCnaErhBj0OLUXNt1j3ZUZVZyS1/RZEOOlzQ7hIPbZDrH82zCmV+3fO
E7oXiewhA4Db7DCtL+dU/ToOEYbDOgpp49p06ajnChvGz0sv8VwdnrCgC/5Xr+PmnGstXVFuxqWr
5D4iXvo6jOmlDjUEquM02Y5E6nC3LO/BI56+Pjj8iKaLbd1JiOvEztulXqrzU3C5UDscGiCMIYgo
HC89IOh9J37Qqan1nnlUQdygG+Oys9sA2bmO8L+HEdPQhmaSajjluX/ZubnJUQc6HidDV/S9/dZg
/ILsxi2/AQ56hbD365yQ3+gJALummcNwjRuwZUxUXTffQsYlW/3goSrQxza6Xl05EeiWhWsWrarY
4MkgdzSa3fCBsYCgnFCsC5S1KrmrJxB4ArRPITG3/GmsD3JWHxFlCBafAquCymFlv0anfZ2zvFj8
9eY2naLU6KyWAH6+tKSuF9KSRYYjQCWWsTXjpj1Q7exa1x8ufM4lpzRlsYWngtICakpHK2UHz1Ku
xXnJRisDQaupjeoBukn3BwcOIOB1AsvAOqRjbaq5reGumD1rcSA6Oi24nHIe7CQEi1IrvVoI3pLp
6pmDQS5U2oqWPEFmswkdb00LnAOsWRURydMs0ZUdSP7qy6TTQrIajUjzABsY+rvUleN6cSPzTRsw
S2R07PQXtzLaTr6JNlPnqzCLCg+rchXEUBJxCeTLx5wcdIOZS4I7TQtWNOo98xGMI5lQUylDYSvK
goXnBw8TDbsYh4bU+vHtuKeAoIRxmO/sRjcuqrz0+r+rlhfy2p5fJ6rYbEU+a9FbE1SU29L6vrUg
tZYzwzwQnoeoCr38RBzVD5CztLQNNnanpbqmCuvAxTJdbVAD2zfGeaRbEmXhW1vrOjpxcog2q/+8
dn47IW18jNTQloYROHlwBLaQwtUMQIh0KY4a+0Noq5YEi7VvWgRVexDmF9ehMqcONPv46IXyVdSa
+scn2PnkZLQxnMUK29W15rBBtshK7iDMKbItLzS0hwcaaQLUJWfMv9VNLyu7ZJCB9jRdapBe12S4
umJF6Zz4lKYXBvgPyYxeEzIJYylO1ma2wcGjhqYPglT5BlLax880ts3JWTHTxMRm5N0hrPEzBKQt
rMsNLzrhgnlducKwMtCUu2QvPg+VQdSfTf3aIVry7D4tCujLYWrRDMaIgIyul74tg1O6vOH23FN5
ETmRewiZtT2BC619NUCjFI1Dsg3fHA2cbnAodLV2PQfa/vHSfCUE6Hitjc7De+jmAvaCabIroLjG
RAfuMxNSQKVcnY/aQgM9n/S9op1KcxpAmwANJdvM3mzcCW+4Qmt0CFDR2QzhOXMAUMULTOURmrVg
sDDuSnDpLtjuvvZOPQob5wdxA0YcL7C9uukHXh4vSuFKwG/sVji/H/N1u/uO5tLOsQWjxF+vTh4k
plpRc6kiwItt5Wf0E3ZdFi/fBFDwfhq7HB6GTf+ghPjNgU+6K/Ci9WVVTbWlH0Z71ds4aUWq7fxN
b9AVjVakELhF2vW0ffeNfnZfDEO+XjLxsoqBZps1JwCE8RClHCy4tPvKTRVhTk2t4M/N+P/fmMyz
PoNlvKXryKQvvQUktQGsFTIvH3sof2IB4Imhydh/6poSAoKxocY5fLfWnwLzFWnd6Pwehi1pm56K
OPn6QPdakKfPRpNuNq60HJVKdrJPXojO72dJMopga/KaEVqZwDFzUb3yR1m4X39muRKBQkQx5Lpi
6HYpACeEvNwHvdY+P9/+Tvtwh2GUEDtoaCOKo6PB7I/1eXLuBSmNVNIv/yExk9NB0zwF5alGmAaW
27CDFdlJ5SuJ6pxtsnc5LO8TJ5g+VSY4dqnZgzLDiyytc6vARGt5Miwz8GH25/4MRfS61U9iIACX
VdT3Br7ZeZ8PdX7d8FHi+8Nu0upOZjeRNouhroPBspC/AAufIo0+os3oKOu8hnons/Y+KBlak7O3
ExAN6Q7wbObAOYn4Nh4HR9Ol9+YsRZNBEQZnpfisr2Lu9AlgHDvWdv+zgCi21Rq5pUA6ItPifT3W
LyvzkS8TaAcEoJolCTenxdFEGwsc0LLVvuFq4qAqmFwNyxuGui+GA6BDrpSo1xBGVje/8yiOK0VG
u0Ydj7C8ojCBgCNn2/nDZnFePNfeskOe/v79PIH3ULHGWBK6E7Pmfi9k6Kd6e+ubJIMxDl1sM1z+
vR3zc1qug1kJ/Q/DlWC5oTrhNzginJYUGCzarA3w00rc4G9qIcCyW/4mk0NtgCnc27x5XoCCtipU
RC/cEQNLjbDfYCR7SlO5/l8ZO7VqD5R1SJbY43K5l5STWX6iARDb8xQk/lliYW+VQVHw7MhOk44U
OgGPT8mNQ0y6qTOrCmVazPQQ2xi5lTBUgSSWgaHi8OYU1gm/umyv/kQK6QhD1k5SswCHqcC1MpyJ
38iujBr21Y1dYzCMpAlwoyHuEBVm4gTcyJBkUiAod45xANAOyLX5avW0pzldD20bvbiLpY/JgWWw
8PdzXxRBbL1avyUVKhuMEe0s/k79M1BUZe/Slev5kSfYEeUCTy6EyhR5xZK7KOBQfGoxcaCsmZw9
V+zFYb1I6Es1lCD8pv9UsM0FvWopG2IMPLMjOF3J3trHpMFO0RKlE1xqLp+gjHtBufuFzvpuSKBQ
K3GuOdZDSuZN1W4MxAXuvdzUwqTdHsOZUEXCrfL7zf9cc9+8FjuykAMWQlrjjm3u2sehViMi6cwH
HFiRf5c2h3caynH5VahX6MEB2YTybQg9ygYzNpUaqkqkJtj5lgPBrwidrrrMQorN+j5JqB05EqhY
c92uE83YQARcirW+VrYHB3QnMgjiRLGQX0M9FQZckBXXWfmuBpgccbHqggqZCwg6pMwKTdSzW5lC
mahw93Gj8Jy6intFY2a3gkloAAQAGlEhQ6WO2NRPUSfHdbORnX1ZqSxKrnHj+hnfIgxsDZ9D+jzd
g/pA21vJfeReGuROKVEc77LejitF/otles3dJ/fGUG+lkwMyiDx5PvU6L5u2WQlKAJCQRaZatVBw
b8VI5kP6HZff8YaYVPrw4NGEdmSwWjQERMYnunv6iAk0Z5A0eFLEs3s3Aw1JPIU3x3GTzn83+EYK
81oTZN3M3BjU97mcN0XBHu9L5/VVVvldWMtxt37CRXgjjnruqJk/dXhRTTl77AqkybvJKyQ4t0iU
Q04uFZ2j4By8dNvMM5w8/VXf6cmCtwySkqKniKtIxoZl0LBlOWLqHEpSzTea/nsd5hSP2rHTgPAw
RJ4LMrOXRTsl4Hk9XWb4bKn5ptSnU5c/7hNlQD2DkVXjn3rc0MCpyyQt18HMluP7cmo8jhAGjGN6
LDILbfl26XnctmHtnl7WQATaype+NlujzcXn7wm9/+jidujRblJa9K6hTbSz5CaayakSeC7+vnZk
yohTrFsWaxf0gEzNIqTOjVe1GJ6XQT2OWlaudRS3CVBDw2Le30PE6sAjqimPLc0twYbm9a4Jy0S4
ll4IOqhTmeoOAQxVZOnm3yH0w8aN8TEN4iA4Z63Y0Ck0DN/u3gwabadpwa8Bxs1/ZqFpsJcgcLPP
yxt01lMvpuNC3XQaCr/Pxx/qesievWeoKquB2Yr7Zt/HhJhOmpnSbtdaKuKWwbEB3g0JKsrDfxTy
M5bk0KCmkdlyK5qZijiSDxe22NwXcbpIcze63K5JLhknPUgetGKVVkfUTvkFO+PrvzDZgMs72FG4
ohs5263DQAUp1IfvhrK3GqRcofwMOjY9Ypu0oP+8uHyRxreFdKRbK+29+Snn1NC6tL73zgAa7wP1
aTP1xzZaFHzoNZyUgfzDvu46sG9Kfwfqig3yKcTMGEqwO5QDUJ7WiwFqqEh8X5SCjVaqhRpfyN7+
paBaa5MSe8L61HxTFB5QR99Mn8cS9MNyUkS5DRfpg4L4rx4O7Te3ZfMvHKd2N+0zUqQ87NwDZmfT
Qxl+UepzfoXWx/Z97Tw3t9ar8f6o6LuQ+u/MeW9UwvZ+cLaL+ffKJ2FbPjYFpBHGbpQSSNZ+vzKX
r4Tn6mYeSqLi8pwnySTzgcHbNnciB3CTHkLoaXUJTT4V26095ArFavJBSFVaevvZRK9RoCEWKeVM
a/yzc/2UTiPHRG2MoSNegKLQcId3cU+PMVAwFrAwQsCIcWNSNILuzw1w7HP32KRZCUY005zVip/u
BaLUrOFhj8e6HKCbttlBowwVyj36pPcoOxOog0Ch0Pssy1G9ZCQhXKc+Jd98TKVvShljRJxxH3Ro
AaNuFjDowO1w2mDMDb7Jsim4dbS3xL5aiDl0LMjbfmIEKQsdMW8dwHyuBIBYu7NLtFY1QCRfmocA
VlF3fyXjN070gyYuCroFOhvImVc5pLXLuUW7FZlHGnFqgJsHCGZItjjDfvb+DM+wByc/Sfs2godx
cdrN3ftlNckBPRWJ3Ml4IrOc0ASqIpf0QriKqpR1Lp0nFODtTrdi/wPI0rCOZtVPowXheyf05O33
SKaFmbT/WnoV8yDtFwiXHys4b94MQYw5mDz4q430OLW3R4wQrcFXqQ+R6znWbfYw+AAivmDK72L4
+4kMsk/Ys0mKQX6ZLieOkAHaYNvnWgEr5l3nV+sHVB60r+38Wfyzl9j1UYT/D3ES6LT74wVF847I
EmZzNLRleh9R8GHv/zqi058FFFvkhOUDHakN7tn3ZASa2HT6iPVNkwubgalbF0WbHR9rr8vxoVng
AGoimOMFS/79U7jXkBHROpjCUCq09IW0xYOC71QK660KSUha7kvBFooVkGQAk5c1B7w+V61ziorj
vdFC8joHEImYiai7XGkFXmrmSwipbz7Ln8fgBC/3rcGKB65wgatRs2G9kuRj3pNQBqYT2fyebyGb
Um31Qz1Bbqq7WUKK6IhPJrO0pCBDnHjpHVOhYFSlIuIZmQH6dJ2bofuMvzYlYrl3XunCiTJ4QKzT
aQoXIzZ35/uc+bGdAXH9K4PrAOWTrxk2uFPWrdhaWMepYrO8pUZq/+CYcNuvg9HM1J/6Pr4c39T2
8OlllOTQjuf2UFVpv8efVsQ+b2gi6vcbuRL6WMDn7kdLMJCzGrevuN8yvju+Sba6HDIHQm01+p+F
nMtFqq1OaELCo2tQgG55oX5HB02pedwuBy4rWeraju9tPRonR2QeeygeUpL7ud1zjWm/tAZvuM7x
pkWgrxzRfnYLNSajfXIqCL2HbG0mJzZv6BjLmDuwSv0SgrxIh7EoHWn1smUzrTY+YN0kyh99/lDn
4J8GQsa5YYlgTDvrqf5tBm2yxSDHjgBf7KOxCaOcIcUn07CFh0K6uEn67xXhjQfqYmpRaD5dhWBM
5xbFVoLN00b1BQyADm2OU8kVMaaR03QZDKvwyKiZSew+V/gxVTECwC+s0Cs6KVu6xpBQ0TBUnUR7
HZ8KrP+rg7AbEduOzL9odvbdD+y4Ond74TEQzjTc/2BCNQvW5+Nx2cHrAj3gMtk/1q5D049ihasG
io830IT95rnZ34NDvmMHjUCrxM7gmJlxY/eIAUYIAOgz/YeVfiZG8FoucJVahTq7IO2QpM5zxM3T
RwvNzgqfyiNchMBk7V7Fgxm+Mvnckz38W3lugosa9xy1L/jqZ+6E87neDuCjfLOdvCYNMMgELQ2p
m1Zk+LLwG1pVZW81P3ixrl7XXaRyaq93BD8TwejNaTFt0DNXckm5sBJ3MKHV5OSaLWSX1g6qE+OZ
B3N8rjS1G4ud7ekhCBlyoNaUA2e3zelBhajiSYKHmKRI/b1gjNbIP6oSNn5sIFIpM2kP6J42YBo4
bnLI9GCHFpy7XsbyiSrMeIZaZA32
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_loop_init_int_reg : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    ap_loop_init_int_reg_2 : out STD_LOGIC;
    ap_loop_init_int_reg_3 : out STD_LOGIC;
    ap_loop_init_int_reg_4 : out STD_LOGIC;
    ap_loop_init : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \axi_data_reg_138_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln81_fu_107_p2_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln81_fu_107_p2_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln81_fu_107_p2_carry__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_2_fu_60_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_2_fu_60_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_mat_data_full_n : in STD_LOGIC;
    img_inp_TVALID_int_regslice : in STD_LOGIC;
    grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addr : in STD_LOGIC;
    \icmp_ln81_fu_107_p2_carry__0_i_7\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \icmp_ln81_fu_107_p2_carry__0_i_7_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_1\ : in STD_LOGIC;
    in_mat_rows_c_full_n : in STD_LOGIC;
    in_mat_cols_c_full_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_data_reg_138_reg[23]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_data_reg_138_reg[23]_2\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat : entity is "sobel_accel_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat";
end sobel_design_sobel_accel_0_0_sobel_accel_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_9 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal \icmp_ln81_fu_107_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln81_fu_107_p2_carry__0_n_11\ : STD_LOGIC;
  signal \icmp_ln81_fu_107_p2_carry__0_n_12\ : STD_LOGIC;
  signal \icmp_ln81_fu_107_p2_carry__0_n_9\ : STD_LOGIC;
  signal \icmp_ln81_fu_107_p2_carry__1_n_10\ : STD_LOGIC;
  signal \icmp_ln81_fu_107_p2_carry__1_n_11\ : STD_LOGIC;
  signal \icmp_ln81_fu_107_p2_carry__1_n_12\ : STD_LOGIC;
  signal \icmp_ln81_fu_107_p2_carry__1_n_9\ : STD_LOGIC;
  signal \icmp_ln81_fu_107_p2_carry__2_n_10\ : STD_LOGIC;
  signal \icmp_ln81_fu_107_p2_carry__2_n_11\ : STD_LOGIC;
  signal \icmp_ln81_fu_107_p2_carry__2_n_12\ : STD_LOGIC;
  signal icmp_ln81_fu_107_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln81_fu_107_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln81_fu_107_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln81_fu_107_p2_carry_n_9 : STD_LOGIC;
  signal \j_2_fu_60_reg_n_9_[11]\ : STD_LOGIC;
  signal \j_2_fu_60_reg_n_9_[1]\ : STD_LOGIC;
  signal \j_2_fu_60_reg_n_9_[3]\ : STD_LOGIC;
  signal \j_2_fu_60_reg_n_9_[5]\ : STD_LOGIC;
  signal \j_2_fu_60_reg_n_9_[7]\ : STD_LOGIC;
  signal \j_2_fu_60_reg_n_9_[9]\ : STD_LOGIC;
  signal j_3_fu_113_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_icmp_ln81_fu_107_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln81_fu_107_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln81_fu_107_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln81_fu_107_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln81_fu_107_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln81_fu_107_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln81_fu_107_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln81_fu_107_p2_carry__2\ : label is 11;
begin
  CO(0) <= \^co\(0);
  Q(5 downto 0) <= \^q\(5 downto 0);
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A000A000A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^co\(0),
      I2 => in_mat_data_full_n,
      I3 => \^ap_enable_reg_pp0_iter1\,
      I4 => img_inp_TVALID_int_regslice,
      I5 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      O => ap_enable_reg_pp0_iter1_i_1_n_9
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_9,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => '0'
    );
\axi_data_reg_138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(0),
      Q => \axi_data_reg_138_reg[23]_0\(0),
      R => '0'
    );
\axi_data_reg_138_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(10),
      Q => \axi_data_reg_138_reg[23]_0\(10),
      R => '0'
    );
\axi_data_reg_138_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(11),
      Q => \axi_data_reg_138_reg[23]_0\(11),
      R => '0'
    );
\axi_data_reg_138_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(12),
      Q => \axi_data_reg_138_reg[23]_0\(12),
      R => '0'
    );
\axi_data_reg_138_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(13),
      Q => \axi_data_reg_138_reg[23]_0\(13),
      R => '0'
    );
\axi_data_reg_138_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(14),
      Q => \axi_data_reg_138_reg[23]_0\(14),
      R => '0'
    );
\axi_data_reg_138_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(15),
      Q => \axi_data_reg_138_reg[23]_0\(15),
      R => '0'
    );
\axi_data_reg_138_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(16),
      Q => \axi_data_reg_138_reg[23]_0\(16),
      R => '0'
    );
\axi_data_reg_138_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(17),
      Q => \axi_data_reg_138_reg[23]_0\(17),
      R => '0'
    );
\axi_data_reg_138_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(18),
      Q => \axi_data_reg_138_reg[23]_0\(18),
      R => '0'
    );
\axi_data_reg_138_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(19),
      Q => \axi_data_reg_138_reg[23]_0\(19),
      R => '0'
    );
\axi_data_reg_138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(1),
      Q => \axi_data_reg_138_reg[23]_0\(1),
      R => '0'
    );
\axi_data_reg_138_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(20),
      Q => \axi_data_reg_138_reg[23]_0\(20),
      R => '0'
    );
\axi_data_reg_138_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(21),
      Q => \axi_data_reg_138_reg[23]_0\(21),
      R => '0'
    );
\axi_data_reg_138_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(22),
      Q => \axi_data_reg_138_reg[23]_0\(22),
      R => '0'
    );
\axi_data_reg_138_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(23),
      Q => \axi_data_reg_138_reg[23]_0\(23),
      R => '0'
    );
\axi_data_reg_138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(2),
      Q => \axi_data_reg_138_reg[23]_0\(2),
      R => '0'
    );
\axi_data_reg_138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(3),
      Q => \axi_data_reg_138_reg[23]_0\(3),
      R => '0'
    );
\axi_data_reg_138_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(4),
      Q => \axi_data_reg_138_reg[23]_0\(4),
      R => '0'
    );
\axi_data_reg_138_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(5),
      Q => \axi_data_reg_138_reg[23]_0\(5),
      R => '0'
    );
\axi_data_reg_138_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(6),
      Q => \axi_data_reg_138_reg[23]_0\(6),
      R => '0'
    );
\axi_data_reg_138_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(7),
      Q => \axi_data_reg_138_reg[23]_0\(7),
      R => '0'
    );
\axi_data_reg_138_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(8),
      Q => \axi_data_reg_138_reg[23]_0\(8),
      R => '0'
    );
\axi_data_reg_138_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(9),
      Q => \axi_data_reg_138_reg[23]_0\(9),
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_20
     port map (
      CO(0) => \^co\(0),
      D(11 downto 0) => D(11 downto 0),
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_9,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_10,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_11,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_12,
      Q(11) => \j_2_fu_60_reg_n_9_[11]\,
      Q(10) => \^q\(5),
      Q(9) => \j_2_fu_60_reg_n_9_[9]\,
      Q(8) => \^q\(4),
      Q(7) => \j_2_fu_60_reg_n_9_[7]\,
      Q(6) => \^q\(3),
      Q(5) => \j_2_fu_60_reg_n_9_[5]\,
      Q(4) => \^q\(2),
      Q(3) => \j_2_fu_60_reg_n_9_[3]\,
      Q(2) => \^q\(1),
      Q(1) => \j_2_fu_60_reg_n_9_[1]\,
      Q(0) => \^q\(0),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_36,
      addr => addr,
      \ap_CS_fsm_reg[0]\(1 downto 0) => \ap_CS_fsm_reg[0]\(1 downto 0),
      \ap_CS_fsm_reg[1]\(2 downto 0) => \ap_CS_fsm_reg[1]_0\(2 downto 0),
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_1\,
      \ap_CS_fsm_reg[2]\(0) => \ap_CS_fsm_reg[2]\(0),
      ap_clk => ap_clk,
      ap_loop_init => ap_loop_init,
      ap_loop_init_int_reg_0 => ap_loop_init_int_reg,
      ap_loop_init_int_reg_1 => ap_loop_init_int_reg_0,
      ap_loop_init_int_reg_2 => ap_loop_init_int_reg_1,
      ap_loop_init_int_reg_3 => ap_loop_init_int_reg_2,
      ap_loop_init_int_reg_4 => ap_loop_init_int_reg_3,
      ap_loop_init_int_reg_5 => ap_loop_init_int_reg_4,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      \icmp_ln81_fu_107_p2_carry__0_i_7\(5 downto 0) => \icmp_ln81_fu_107_p2_carry__0_i_7\(5 downto 0),
      \icmp_ln81_fu_107_p2_carry__0_i_7_0\(5 downto 0) => \icmp_ln81_fu_107_p2_carry__0_i_7_0\(5 downto 0),
      img_inp_TVALID_int_regslice => img_inp_TVALID_int_regslice,
      in_mat_cols_c_full_n => in_mat_cols_c_full_n,
      in_mat_data_full_n => in_mat_data_full_n,
      in_mat_rows_c_full_n => in_mat_rows_c_full_n,
      \j_2_fu_60_reg[10]\(1) => flow_control_loop_pipe_sequential_init_U_n_17,
      \j_2_fu_60_reg[10]\(0) => flow_control_loop_pipe_sequential_init_U_n_18,
      \j_2_fu_60_reg[11]\(11 downto 0) => j_3_fu_113_p2(11 downto 0),
      \j_2_fu_60_reg[11]_0\ => \^ap_enable_reg_pp0_iter1\
    );
grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F88888F888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_0\(1),
      I1 => \ap_CS_fsm_reg[2]\(0),
      I2 => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I3 => \^ap_enable_reg_pp0_iter1\,
      I4 => in_mat_data_full_n,
      I5 => \^co\(0),
      O => \ap_CS_fsm_reg[1]\
    );
icmp_ln81_fu_107_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln81_fu_107_p2_carry_n_9,
      CO(2) => icmp_ln81_fu_107_p2_carry_n_10,
      CO(1) => icmp_ln81_fu_107_p2_carry_n_11,
      CO(0) => icmp_ln81_fu_107_p2_carry_n_12,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_9,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_10,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_11,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_12,
      O(3 downto 0) => NLW_icmp_ln81_fu_107_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\icmp_ln81_fu_107_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln81_fu_107_p2_carry_n_9,
      CO(3) => \icmp_ln81_fu_107_p2_carry__0_n_9\,
      CO(2) => \icmp_ln81_fu_107_p2_carry__0_n_10\,
      CO(1) => \icmp_ln81_fu_107_p2_carry__0_n_11\,
      CO(0) => \icmp_ln81_fu_107_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => DI(1 downto 0),
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_17,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_18,
      O(3 downto 0) => \NLW_icmp_ln81_fu_107_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \icmp_ln81_fu_107_p2_carry__1_0\(3 downto 0)
    );
\icmp_ln81_fu_107_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln81_fu_107_p2_carry__0_n_9\,
      CO(3) => \icmp_ln81_fu_107_p2_carry__1_n_9\,
      CO(2) => \icmp_ln81_fu_107_p2_carry__1_n_10\,
      CO(1) => \icmp_ln81_fu_107_p2_carry__1_n_11\,
      CO(0) => \icmp_ln81_fu_107_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln81_fu_107_p2_carry__2_0\(3 downto 0),
      O(3 downto 0) => \NLW_icmp_ln81_fu_107_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \icmp_ln81_fu_107_p2_carry__2_1\(3 downto 0)
    );
\icmp_ln81_fu_107_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln81_fu_107_p2_carry__1_n_9\,
      CO(3) => \^co\(0),
      CO(2) => \icmp_ln81_fu_107_p2_carry__2_n_10\,
      CO(1) => \icmp_ln81_fu_107_p2_carry__2_n_11\,
      CO(0) => \icmp_ln81_fu_107_p2_carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \j_2_fu_60_reg[11]_0\(3 downto 0),
      O(3 downto 0) => \NLW_icmp_ln81_fu_107_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \j_2_fu_60_reg[11]_1\(3 downto 0)
    );
\j_2_fu_60_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_3_fu_113_p2(0),
      Q => \^q\(0),
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\j_2_fu_60_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_3_fu_113_p2(10),
      Q => \^q\(5),
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\j_2_fu_60_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_3_fu_113_p2(11),
      Q => \j_2_fu_60_reg_n_9_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\j_2_fu_60_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_3_fu_113_p2(1),
      Q => \j_2_fu_60_reg_n_9_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\j_2_fu_60_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_3_fu_113_p2(2),
      Q => \^q\(1),
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\j_2_fu_60_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_3_fu_113_p2(3),
      Q => \j_2_fu_60_reg_n_9_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\j_2_fu_60_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_3_fu_113_p2(4),
      Q => \^q\(2),
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\j_2_fu_60_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_3_fu_113_p2(5),
      Q => \j_2_fu_60_reg_n_9_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\j_2_fu_60_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_3_fu_113_p2(6),
      Q => \^q\(3),
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\j_2_fu_60_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_3_fu_113_p2(7),
      Q => \j_2_fu_60_reg_n_9_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\j_2_fu_60_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_3_fu_113_p2(8),
      Q => \^q\(4),
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\j_2_fu_60_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_3_fu_113_p2(9),
      Q => \j_2_fu_60_reg_n_9_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP is
  port (
    icmp_ln104_reg_211 : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    mOutPtr0_1 : out STD_LOGIC;
    mOutPtr18_out : out STD_LOGIC;
    push : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \trunc_ln105_reg_206_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_dst_data_empty_n : in STD_LOGIC;
    dst_1_data_full_n : in STD_LOGIC;
    push_4 : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \icmp_ln81_fu_111_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln104_reg_211[0]_i_18_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n : in STD_LOGIC;
    p_dst_cols_channel_empty_n : in STD_LOGIC;
    p_dst_rows_channel_empty_n : in STD_LOGIC;
    shift_c_empty_n : in STD_LOGIC;
    \buf_reg_201_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \icmp_ln104_reg_211[0]_i_21_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rev_reg_170 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP : entity is "sobel_accel_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP";
end sobel_design_sobel_accel_0_0_sobel_accel_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP is
  signal \ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_9 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_1_n_9 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter3_reg_0\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal buf_reg_201 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal col_6_fu_117_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \col_fu_58_reg_n_9_[0]\ : STD_LOGIC;
  signal \col_fu_58_reg_n_9_[10]\ : STD_LOGIC;
  signal \col_fu_58_reg_n_9_[11]\ : STD_LOGIC;
  signal \col_fu_58_reg_n_9_[12]\ : STD_LOGIC;
  signal \col_fu_58_reg_n_9_[1]\ : STD_LOGIC;
  signal \col_fu_58_reg_n_9_[2]\ : STD_LOGIC;
  signal \col_fu_58_reg_n_9_[3]\ : STD_LOGIC;
  signal \col_fu_58_reg_n_9_[4]\ : STD_LOGIC;
  signal \col_fu_58_reg_n_9_[5]\ : STD_LOGIC;
  signal \col_fu_58_reg_n_9_[6]\ : STD_LOGIC;
  signal \col_fu_58_reg_n_9_[7]\ : STD_LOGIC;
  signal \col_fu_58_reg_n_9_[8]\ : STD_LOGIC;
  signal \col_fu_58_reg_n_9_[9]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready : STD_LOGIC;
  signal icmp_ln104_fu_162_p2 : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_10_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_11_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_12_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_13_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_14_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_15_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_16_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_17_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_18_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_19_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_20_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_21_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_22_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_23_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_24_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_25_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_26_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_27_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_28_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_2_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_3_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_4_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_5_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_6_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_7_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_8_n_9\ : STD_LOGIC;
  signal \icmp_ln104_reg_211[0]_i_9_n_9\ : STD_LOGIC;
  signal icmp_ln81_fu_111_p2 : STD_LOGIC;
  signal \icmp_ln81_fu_111_p2_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \icmp_ln81_fu_111_p2_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \icmp_ln81_fu_111_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln81_fu_111_p2_carry__0_n_11\ : STD_LOGIC;
  signal \icmp_ln81_fu_111_p2_carry__0_n_12\ : STD_LOGIC;
  signal icmp_ln81_fu_111_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln81_fu_111_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln81_fu_111_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln81_fu_111_p2_carry_n_9 : STD_LOGIC;
  signal \trunc_ln105_reg_206[0]_i_1_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[0]_i_2_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[0]_i_3_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[0]_i_4_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[1]_i_1_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[1]_i_2_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[1]_i_3_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[1]_i_4_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[2]_i_1_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[2]_i_2_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[2]_i_3_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[2]_i_4_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[3]_i_1_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[3]_i_2_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[3]_i_3_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[3]_i_4_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[3]_i_5_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[4]_i_1_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[4]_i_2_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[4]_i_3_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[4]_i_4_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[5]_i_1_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[5]_i_2_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[5]_i_3_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[5]_i_4_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[5]_i_5_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[6]_i_1_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[6]_i_2_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[6]_i_3_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[7]_i_1_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[7]_i_2_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[7]_i_3_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[7]_i_4_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[7]_i_5_n_9\ : STD_LOGIC;
  signal \trunc_ln105_reg_206[7]_i_6_n_9\ : STD_LOGIC;
  signal NLW_icmp_ln81_fu_111_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln81_fu_111_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter2_i_1 : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter3_i_1 : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \icmp_ln104_reg_211[0]_i_12\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \icmp_ln104_reg_211[0]_i_13\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \icmp_ln104_reg_211[0]_i_14\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \icmp_ln104_reg_211[0]_i_8\ : label is "soft_lutpair305";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln81_fu_111_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln81_fu_111_p2_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \trunc_ln105_reg_206[0]_i_3\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \trunc_ln105_reg_206[3]_i_2\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \trunc_ln105_reg_206[3]_i_4\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \trunc_ln105_reg_206[4]_i_2\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \trunc_ln105_reg_206[5]_i_3\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \trunc_ln105_reg_206[7]_i_6\ : label is "soft_lutpair302";
begin
  ap_enable_reg_pp0_iter1_reg_0 <= \^ap_enable_reg_pp0_iter1_reg_0\;
  ap_enable_reg_pp0_iter3_reg_0 <= \^ap_enable_reg_pp0_iter3_reg_0\;
\SRL_SIG[0][7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0000000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I1 => p_dst_data_empty_n,
      I2 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I3 => dst_1_data_full_n,
      I4 => Q(2),
      O => push
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => \^ap_enable_reg_pp0_iter1_reg_0\,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFA8808"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I1 => p_dst_data_empty_n,
      I2 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I3 => dst_1_data_full_n,
      I4 => ap_enable_reg_pp0_iter2,
      O => ap_enable_reg_pp0_iter2_i_1_n_9
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_9,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEA2FFA2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => p_dst_data_empty_n,
      I3 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I4 => dst_1_data_full_n,
      O => ap_enable_reg_pp0_iter3_i_1_n_9
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3_i_1_n_9,
      Q => \^ap_enable_reg_pp0_iter3_reg_0\,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter1_reg,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
\buf_reg_201[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD0D"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I1 => p_dst_data_empty_n,
      I2 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I3 => dst_1_data_full_n,
      O => ap_block_pp0_stage0_subdone
    );
\buf_reg_201_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \buf_reg_201_reg[9]_0\(0),
      Q => buf_reg_201(0),
      R => '0'
    );
\buf_reg_201_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \buf_reg_201_reg[9]_0\(1),
      Q => buf_reg_201(1),
      R => '0'
    );
\buf_reg_201_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \buf_reg_201_reg[9]_0\(2),
      Q => buf_reg_201(2),
      R => '0'
    );
\buf_reg_201_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \buf_reg_201_reg[9]_0\(3),
      Q => buf_reg_201(3),
      R => '0'
    );
\buf_reg_201_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \buf_reg_201_reg[9]_0\(4),
      Q => buf_reg_201(4),
      R => '0'
    );
\buf_reg_201_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \buf_reg_201_reg[9]_0\(5),
      Q => buf_reg_201(5),
      R => '0'
    );
\buf_reg_201_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \buf_reg_201_reg[9]_0\(6),
      Q => buf_reg_201(6),
      R => '0'
    );
\buf_reg_201_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \buf_reg_201_reg[9]_0\(7),
      Q => buf_reg_201(7),
      R => '0'
    );
\buf_reg_201_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \buf_reg_201_reg[9]_0\(8),
      Q => buf_reg_201(8),
      R => '0'
    );
\buf_reg_201_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \buf_reg_201_reg[9]_0\(9),
      Q => buf_reg_201(9),
      R => '0'
    );
\col_fu_58_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => col_6_fu_117_p2(0),
      Q => \col_fu_58_reg_n_9_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\col_fu_58_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => col_6_fu_117_p2(10),
      Q => \col_fu_58_reg_n_9_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\col_fu_58_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => col_6_fu_117_p2(11),
      Q => \col_fu_58_reg_n_9_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\col_fu_58_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => col_6_fu_117_p2(12),
      Q => \col_fu_58_reg_n_9_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\col_fu_58_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => col_6_fu_117_p2(1),
      Q => \col_fu_58_reg_n_9_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\col_fu_58_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => col_6_fu_117_p2(2),
      Q => \col_fu_58_reg_n_9_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\col_fu_58_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => col_6_fu_117_p2(3),
      Q => \col_fu_58_reg_n_9_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\col_fu_58_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => col_6_fu_117_p2(4),
      Q => \col_fu_58_reg_n_9_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\col_fu_58_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => col_6_fu_117_p2(5),
      Q => \col_fu_58_reg_n_9_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\col_fu_58_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => col_6_fu_117_p2(6),
      Q => \col_fu_58_reg_n_9_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\col_fu_58_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => col_6_fu_117_p2(7),
      Q => \col_fu_58_reg_n_9_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\col_fu_58_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => col_6_fu_117_p2(8),
      Q => \col_fu_58_reg_n_9_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\col_fu_58_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => col_6_fu_117_p2(9),
      Q => \col_fu_58_reg_n_9_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
flow_control_loop_pipe_sequential_init_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_19
     port map (
      CO(0) => CO(0),
      D(1 downto 0) => D(1 downto 0),
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_17,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_18,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_19,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_20,
      E(0) => flow_control_loop_pipe_sequential_init_U_n_15,
      Q(2 downto 0) => Q(2 downto 0),
      S(2) => flow_control_loop_pipe_sequential_init_U_n_11,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_13,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_14,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_block_pp0_stage0_11001__0\ => \ap_block_pp0_stage0_11001__0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => flow_control_loop_pipe_sequential_init_U_n_16,
      ap_enable_reg_pp0_iter1_reg_0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \col_fu_58_reg[12]\(12 downto 0) => col_6_fu_117_p2(12 downto 0),
      \col_fu_58_reg[12]_0\(12) => \col_fu_58_reg_n_9_[12]\,
      \col_fu_58_reg[12]_0\(11) => \col_fu_58_reg_n_9_[11]\,
      \col_fu_58_reg[12]_0\(10) => \col_fu_58_reg_n_9_[10]\,
      \col_fu_58_reg[12]_0\(9) => \col_fu_58_reg_n_9_[9]\,
      \col_fu_58_reg[12]_0\(8) => \col_fu_58_reg_n_9_[8]\,
      \col_fu_58_reg[12]_0\(7) => \col_fu_58_reg_n_9_[7]\,
      \col_fu_58_reg[12]_0\(6) => \col_fu_58_reg_n_9_[6]\,
      \col_fu_58_reg[12]_0\(5) => \col_fu_58_reg_n_9_[5]\,
      \col_fu_58_reg[12]_0\(4) => \col_fu_58_reg_n_9_[4]\,
      \col_fu_58_reg[12]_0\(3) => \col_fu_58_reg_n_9_[3]\,
      \col_fu_58_reg[12]_0\(2) => \col_fu_58_reg_n_9_[2]\,
      \col_fu_58_reg[12]_0\(1) => \col_fu_58_reg_n_9_[1]\,
      \col_fu_58_reg[12]_0\(0) => \col_fu_58_reg_n_9_[0]\,
      \col_fu_58_reg[12]_1\ => \^ap_enable_reg_pp0_iter3_reg_0\,
      dst_1_data_full_n => dst_1_data_full_n,
      grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready,
      grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg(0) => icmp_ln81_fu_111_p2,
      \icmp_ln81_fu_111_p2_carry__0\(13 downto 0) => \icmp_ln81_fu_111_p2_carry__0_0\(13 downto 0),
      p_dst_cols_channel_empty_n => p_dst_cols_channel_empty_n,
      p_dst_data_empty_n => p_dst_data_empty_n,
      p_dst_rows_channel_empty_n => p_dst_rows_channel_empty_n,
      shift_c_empty_n => shift_c_empty_n,
      \width_reg_160_reg[12]\(2) => flow_control_loop_pipe_sequential_init_U_n_25,
      \width_reg_160_reg[12]\(1) => flow_control_loop_pipe_sequential_init_U_n_26,
      \width_reg_160_reg[12]\(0) => flow_control_loop_pipe_sequential_init_U_n_27,
      \width_reg_160_reg[6]\(3) => flow_control_loop_pipe_sequential_init_U_n_21,
      \width_reg_160_reg[6]\(2) => flow_control_loop_pipe_sequential_init_U_n_22,
      \width_reg_160_reg[6]\(1) => flow_control_loop_pipe_sequential_init_U_n_23,
      \width_reg_160_reg[6]\(0) => flow_control_loop_pipe_sequential_init_U_n_24
    );
\icmp_ln104_reg_211[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB00FB00FB00FFFF"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_2_n_9\,
      I1 => \icmp_ln104_reg_211[0]_i_3_n_9\,
      I2 => \icmp_ln104_reg_211[0]_i_4_n_9\,
      I3 => \icmp_ln104_reg_211[0]_i_5_n_9\,
      I4 => \icmp_ln104_reg_211[0]_i_6_n_9\,
      I5 => \icmp_ln104_reg_211[0]_i_7_n_9\,
      O => icmp_ln104_fu_162_p2
    );
\icmp_ln104_reg_211[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FE00"
    )
        port map (
      I0 => buf_reg_201(4),
      I1 => buf_reg_201(3),
      I2 => buf_reg_201(2),
      I3 => \icmp_ln104_reg_211[0]_i_18_0\(3),
      I4 => \icmp_ln104_reg_211[0]_i_18_0\(2),
      I5 => \icmp_ln104_reg_211[0]_i_22_n_9\,
      O => \icmp_ln104_reg_211[0]_i_10_n_9\
    );
\icmp_ln104_reg_211[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => buf_reg_201(4),
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(2),
      I2 => buf_reg_201(0),
      I3 => \icmp_ln104_reg_211[0]_i_18_0\(3),
      I4 => buf_reg_201(8),
      O => \icmp_ln104_reg_211[0]_i_11_n_9\
    );
\icmp_ln104_reg_211[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F00ACAC"
    )
        port map (
      I0 => buf_reg_201(1),
      I1 => buf_reg_201(9),
      I2 => \icmp_ln104_reg_211[0]_i_18_0\(3),
      I3 => buf_reg_201(5),
      I4 => \icmp_ln104_reg_211[0]_i_18_0\(2),
      O => \icmp_ln104_reg_211[0]_i_12_n_9\
    );
\icmp_ln104_reg_211[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => buf_reg_201(1),
      I1 => buf_reg_201(9),
      I2 => \icmp_ln104_reg_211[0]_i_18_0\(2),
      I3 => \icmp_ln104_reg_211[0]_i_18_0\(3),
      I4 => buf_reg_201(5),
      O => \icmp_ln104_reg_211[0]_i_13_n_9\
    );
\icmp_ln104_reg_211[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => buf_reg_201(3),
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(2),
      I2 => buf_reg_201(7),
      O => \icmp_ln104_reg_211[0]_i_14_n_9\
    );
\icmp_ln104_reg_211[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEAEAAAA"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_13_n_9\,
      I1 => buf_reg_201(6),
      I2 => \icmp_ln104_reg_211[0]_i_18_0\(2),
      I3 => buf_reg_201(2),
      I4 => \icmp_ln104_reg_211[0]_i_18_0\(3),
      I5 => \icmp_ln104_reg_211[0]_i_18_0\(1),
      O => \icmp_ln104_reg_211[0]_i_15_n_9\
    );
\icmp_ln104_reg_211[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_18_0\(30),
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(10),
      I2 => \icmp_ln104_reg_211[0]_i_18_0\(24),
      I3 => \icmp_ln104_reg_211[0]_i_18_0\(13),
      O => \icmp_ln104_reg_211[0]_i_16_n_9\
    );
\icmp_ln104_reg_211[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_18_0\(12),
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(25),
      I2 => \icmp_ln104_reg_211[0]_i_18_0\(8),
      I3 => \icmp_ln104_reg_211[0]_i_18_0\(26),
      I4 => \icmp_ln104_reg_211[0]_i_23_n_9\,
      O => \icmp_ln104_reg_211[0]_i_17_n_9\
    );
\icmp_ln104_reg_211[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_24_n_9\,
      I1 => \icmp_ln104_reg_211[0]_i_25_n_9\,
      I2 => \icmp_ln104_reg_211[0]_i_18_0\(7),
      I3 => \icmp_ln104_reg_211[0]_i_18_0\(4),
      I4 => \icmp_ln104_reg_211[0]_i_18_0\(29),
      I5 => \icmp_ln104_reg_211[0]_i_18_0\(17),
      O => \icmp_ln104_reg_211[0]_i_18_n_9\
    );
\icmp_ln104_reg_211[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_21_0\(15),
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(5),
      I2 => \icmp_ln104_reg_211[0]_i_21_0\(13),
      I3 => \icmp_ln104_reg_211[0]_i_21_0\(11),
      O => \icmp_ln104_reg_211[0]_i_19_n_9\
    );
\icmp_ln104_reg_211[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7FFFFF7F7FFF0"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_8_n_9\,
      I1 => \icmp_ln104_reg_211[0]_i_9_n_9\,
      I2 => \icmp_ln104_reg_211[0]_i_10_n_9\,
      I3 => \icmp_ln104_reg_211[0]_i_11_n_9\,
      I4 => \icmp_ln104_reg_211[0]_i_18_0\(1),
      I5 => \icmp_ln104_reg_211[0]_i_12_n_9\,
      O => \icmp_ln104_reg_211[0]_i_2_n_9\
    );
\icmp_ln104_reg_211[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_21_0\(10),
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(12),
      I2 => \icmp_ln104_reg_211[0]_i_21_0\(8),
      I3 => \icmp_ln104_reg_211[0]_i_21_0\(21),
      I4 => \icmp_ln104_reg_211[0]_i_26_n_9\,
      O => \icmp_ln104_reg_211[0]_i_20_n_9\
    );
\icmp_ln104_reg_211[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_27_n_9\,
      I1 => \icmp_ln104_reg_211[0]_i_28_n_9\,
      I2 => \icmp_ln104_reg_211[0]_i_21_0\(7),
      I3 => \icmp_ln104_reg_211[0]_i_21_0\(6),
      I4 => \icmp_ln104_reg_211[0]_i_21_0\(29),
      I5 => \icmp_ln104_reg_211[0]_i_21_0\(27),
      O => \icmp_ln104_reg_211[0]_i_21_n_9\
    );
\icmp_ln104_reg_211[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8A8A8A8A80"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_18_0\(2),
      I1 => buf_reg_201(0),
      I2 => \icmp_ln104_reg_211[0]_i_18_0\(3),
      I3 => buf_reg_201(8),
      I4 => buf_reg_201(7),
      I5 => buf_reg_201(6),
      O => \icmp_ln104_reg_211[0]_i_22_n_9\
    );
\icmp_ln104_reg_211[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_18_0\(28),
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(21),
      I2 => \icmp_ln104_reg_211[0]_i_18_0\(20),
      I3 => \icmp_ln104_reg_211[0]_i_18_0\(15),
      O => \icmp_ln104_reg_211[0]_i_23_n_9\
    );
\icmp_ln104_reg_211[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_18_0\(6),
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(5),
      I2 => \icmp_ln104_reg_211[0]_i_18_0\(14),
      I3 => \icmp_ln104_reg_211[0]_i_18_0\(27),
      I4 => \icmp_ln104_reg_211[0]_i_18_0\(18),
      I5 => rev_reg_170,
      O => \icmp_ln104_reg_211[0]_i_24_n_9\
    );
\icmp_ln104_reg_211[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_18_0\(31),
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(11),
      I2 => \icmp_ln104_reg_211[0]_i_18_0\(19),
      I3 => \icmp_ln104_reg_211[0]_i_18_0\(9),
      O => \icmp_ln104_reg_211[0]_i_25_n_9\
    );
\icmp_ln104_reg_211[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_21_0\(26),
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(24),
      I2 => \icmp_ln104_reg_211[0]_i_21_0\(30),
      I3 => \icmp_ln104_reg_211[0]_i_21_0\(19),
      O => \icmp_ln104_reg_211[0]_i_26_n_9\
    );
\icmp_ln104_reg_211[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => rev_reg_170,
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(4),
      I2 => \icmp_ln104_reg_211[0]_i_21_0\(9),
      I3 => \icmp_ln104_reg_211[0]_i_21_0\(25),
      I4 => \icmp_ln104_reg_211[0]_i_21_0\(18),
      I5 => \icmp_ln104_reg_211[0]_i_21_0\(20),
      O => \icmp_ln104_reg_211[0]_i_27_n_9\
    );
\icmp_ln104_reg_211[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_21_0\(31),
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(16),
      I2 => \icmp_ln104_reg_211[0]_i_21_0\(28),
      I3 => \icmp_ln104_reg_211[0]_i_21_0\(14),
      O => \icmp_ln104_reg_211[0]_i_28_n_9\
    );
\icmp_ln104_reg_211[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBABBBBB"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_18_0\(0),
      I1 => \icmp_ln104_reg_211[0]_i_13_n_9\,
      I2 => \icmp_ln104_reg_211[0]_i_14_n_9\,
      I3 => \icmp_ln104_reg_211[0]_i_18_0\(1),
      I4 => \icmp_ln104_reg_211[0]_i_18_0\(3),
      O => \icmp_ln104_reg_211[0]_i_3_n_9\
    );
\icmp_ln104_reg_211[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD0FFF0F0D0D0"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_18_0\(1),
      I1 => \icmp_ln104_reg_211[0]_i_11_n_9\,
      I2 => \icmp_ln104_reg_211[0]_i_15_n_9\,
      I3 => \trunc_ln105_reg_206[7]_i_3_n_9\,
      I4 => \icmp_ln104_reg_211[0]_i_12_n_9\,
      I5 => \icmp_ln104_reg_211[0]_i_18_0\(0),
      O => \icmp_ln104_reg_211[0]_i_4_n_9\
    );
\icmp_ln104_reg_211[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_18_0\(16),
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(22),
      I2 => \icmp_ln104_reg_211[0]_i_18_0\(23),
      I3 => \icmp_ln104_reg_211[0]_i_16_n_9\,
      I4 => \icmp_ln104_reg_211[0]_i_17_n_9\,
      I5 => \icmp_ln104_reg_211[0]_i_18_n_9\,
      O => \icmp_ln104_reg_211[0]_i_5_n_9\
    );
\icmp_ln104_reg_211[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFEEFFEFFFEF"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_21_0\(1),
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(3),
      I2 => buf_reg_201(9),
      I3 => \icmp_ln104_reg_211[0]_i_21_0\(2),
      I4 => \icmp_ln104_reg_211[0]_i_21_0\(0),
      I5 => buf_reg_201(8),
      O => \icmp_ln104_reg_211[0]_i_6_n_9\
    );
\icmp_ln104_reg_211[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_21_0\(17),
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(22),
      I2 => \icmp_ln104_reg_211[0]_i_21_0\(23),
      I3 => \icmp_ln104_reg_211[0]_i_19_n_9\,
      I4 => \icmp_ln104_reg_211[0]_i_20_n_9\,
      I5 => \icmp_ln104_reg_211[0]_i_21_n_9\,
      O => \icmp_ln104_reg_211[0]_i_7_n_9\
    );
\icmp_ln104_reg_211[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_18_0\(3),
      I1 => buf_reg_201(7),
      I2 => \icmp_ln104_reg_211[0]_i_18_0\(2),
      I3 => buf_reg_201(3),
      O => \icmp_ln104_reg_211[0]_i_8_n_9\
    );
\icmp_ln104_reg_211[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_18_0\(3),
      I1 => buf_reg_201(6),
      I2 => \icmp_ln104_reg_211[0]_i_18_0\(2),
      I3 => buf_reg_201(2),
      O => \icmp_ln104_reg_211[0]_i_9_n_9\
    );
\icmp_ln104_reg_211_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln104_fu_162_p2,
      Q => icmp_ln104_reg_211,
      R => '0'
    );
icmp_ln81_fu_111_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln81_fu_111_p2_carry_n_9,
      CO(2) => icmp_ln81_fu_111_p2_carry_n_10,
      CO(1) => icmp_ln81_fu_111_p2_carry_n_11,
      CO(0) => icmp_ln81_fu_111_p2_carry_n_12,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_17,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_18,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_19,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_20,
      O(3 downto 0) => NLW_icmp_ln81_fu_111_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_21,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_22,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_23,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_24
    );
\icmp_ln81_fu_111_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln81_fu_111_p2_carry_n_9,
      CO(3) => icmp_ln81_fu_111_p2,
      CO(2) => \icmp_ln81_fu_111_p2_carry__0_n_10\,
      CO(1) => \icmp_ln81_fu_111_p2_carry__0_n_11\,
      CO(0) => \icmp_ln81_fu_111_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \icmp_ln81_fu_111_p2_carry__0_i_1_n_9\,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_25,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_26,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_27,
      O(3 downto 0) => \NLW_icmp_ln81_fu_111_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln81_fu_111_p2_carry__0_i_5_n_9\,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_11,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_13
    );
\icmp_ln81_fu_111_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln81_fu_111_p2_carry__0_0\(14),
      I1 => \icmp_ln81_fu_111_p2_carry__0_0\(15),
      O => \icmp_ln81_fu_111_p2_carry__0_i_1_n_9\
    );
\icmp_ln81_fu_111_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln81_fu_111_p2_carry__0_0\(14),
      I1 => \icmp_ln81_fu_111_p2_carry__0_0\(15),
      O => \icmp_ln81_fu_111_p2_carry__0_i_5_n_9\
    );
\mOutPtr[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000DFFFDFFF2000"
    )
        port map (
      I0 => Q(2),
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => p_dst_data_empty_n,
      I4 => push_4,
      I5 => \mOutPtr_reg[0]\,
      O => \ap_CS_fsm_reg[2]\
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A22AAAAAAAAAAAA"
    )
        port map (
      I0 => push_4,
      I1 => Q(2),
      I2 => dst_1_data_full_n,
      I3 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I4 => p_dst_data_empty_n,
      I5 => \^ap_enable_reg_pp0_iter1_reg_0\,
      O => mOutPtr18_out
    );
\mOutPtr[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A000000"
    )
        port map (
      I0 => Q(2),
      I1 => dst_1_data_full_n,
      I2 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I3 => p_dst_data_empty_n,
      I4 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I5 => push_4,
      O => mOutPtr0_1
    );
\trunc_ln105_reg_206[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444F4444"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_7_n_9\,
      I1 => \trunc_ln105_reg_206[0]_i_2_n_9\,
      I2 => \icmp_ln104_reg_211[0]_i_18_0\(0),
      I3 => \trunc_ln105_reg_206[0]_i_3_n_9\,
      I4 => \icmp_ln104_reg_211[0]_i_5_n_9\,
      O => \trunc_ln105_reg_206[0]_i_1_n_9\
    );
\trunc_ln105_reg_206[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \trunc_ln105_reg_206[1]_i_3_n_9\,
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(0),
      I2 => \trunc_ln105_reg_206[2]_i_4_n_9\,
      I3 => \icmp_ln104_reg_211[0]_i_21_0\(1),
      I4 => \trunc_ln105_reg_206[0]_i_4_n_9\,
      O => \trunc_ln105_reg_206[0]_i_2_n_9\
    );
\trunc_ln105_reg_206[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_18_0\(1),
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(3),
      I2 => buf_reg_201(0),
      I3 => \icmp_ln104_reg_211[0]_i_18_0\(2),
      O => \trunc_ln105_reg_206[0]_i_3_n_9\
    );
\trunc_ln105_reg_206[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => buf_reg_201(4),
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(2),
      I2 => buf_reg_201(8),
      I3 => \icmp_ln104_reg_211[0]_i_21_0\(3),
      I4 => buf_reg_201(0),
      O => \trunc_ln105_reg_206[0]_i_4_n_9\
    );
\trunc_ln105_reg_206[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \trunc_ln105_reg_206[1]_i_2_n_9\,
      I1 => \icmp_ln104_reg_211[0]_i_5_n_9\,
      I2 => \icmp_ln104_reg_211[0]_i_7_n_9\,
      I3 => \trunc_ln105_reg_206[2]_i_3_n_9\,
      I4 => \icmp_ln104_reg_211[0]_i_21_0\(0),
      I5 => \trunc_ln105_reg_206[1]_i_3_n_9\,
      O => \trunc_ln105_reg_206[1]_i_1_n_9\
    );
\trunc_ln105_reg_206[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF4FFF7"
    )
        port map (
      I0 => buf_reg_201(0),
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(0),
      I2 => \icmp_ln104_reg_211[0]_i_18_0\(1),
      I3 => \icmp_ln104_reg_211[0]_i_18_0\(3),
      I4 => buf_reg_201(1),
      I5 => \icmp_ln104_reg_211[0]_i_18_0\(2),
      O => \trunc_ln105_reg_206[1]_i_2_n_9\
    );
\trunc_ln105_reg_206[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => buf_reg_201(7),
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(2),
      I2 => buf_reg_201(3),
      I3 => \icmp_ln104_reg_211[0]_i_21_0\(3),
      I4 => \icmp_ln104_reg_211[0]_i_21_0\(1),
      I5 => \trunc_ln105_reg_206[1]_i_4_n_9\,
      O => \trunc_ln105_reg_206[1]_i_3_n_9\
    );
\trunc_ln105_reg_206[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => buf_reg_201(5),
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(2),
      I2 => buf_reg_201(9),
      I3 => \icmp_ln104_reg_211[0]_i_21_0\(3),
      I4 => buf_reg_201(1),
      O => \trunc_ln105_reg_206[1]_i_4_n_9\
    );
\trunc_ln105_reg_206[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4444444F44"
    )
        port map (
      I0 => \trunc_ln105_reg_206[2]_i_2_n_9\,
      I1 => \icmp_ln104_reg_211[0]_i_5_n_9\,
      I2 => \icmp_ln104_reg_211[0]_i_7_n_9\,
      I3 => \trunc_ln105_reg_206[2]_i_3_n_9\,
      I4 => \icmp_ln104_reg_211[0]_i_21_0\(0),
      I5 => \trunc_ln105_reg_206[3]_i_3_n_9\,
      O => \trunc_ln105_reg_206[2]_i_1_n_9\
    );
\trunc_ln105_reg_206[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFEF0000"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_18_0\(1),
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(3),
      I2 => buf_reg_201(1),
      I3 => \icmp_ln104_reg_211[0]_i_18_0\(2),
      I4 => \icmp_ln104_reg_211[0]_i_18_0\(0),
      I5 => \trunc_ln105_reg_206[3]_i_4_n_9\,
      O => \trunc_ln105_reg_206[2]_i_2_n_9\
    );
\trunc_ln105_reg_206[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => buf_reg_201(8),
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(2),
      I2 => buf_reg_201(4),
      I3 => \icmp_ln104_reg_211[0]_i_21_0\(3),
      I4 => \icmp_ln104_reg_211[0]_i_21_0\(1),
      I5 => \trunc_ln105_reg_206[2]_i_4_n_9\,
      O => \trunc_ln105_reg_206[2]_i_3_n_9\
    );
\trunc_ln105_reg_206[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => buf_reg_201(6),
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(2),
      I2 => buf_reg_201(2),
      I3 => \icmp_ln104_reg_211[0]_i_21_0\(3),
      O => \trunc_ln105_reg_206[2]_i_4_n_9\
    );
\trunc_ln105_reg_206[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \trunc_ln105_reg_206[3]_i_2_n_9\,
      I1 => \icmp_ln104_reg_211[0]_i_5_n_9\,
      I2 => \icmp_ln104_reg_211[0]_i_7_n_9\,
      I3 => \trunc_ln105_reg_206[4]_i_3_n_9\,
      I4 => \icmp_ln104_reg_211[0]_i_21_0\(0),
      I5 => \trunc_ln105_reg_206[3]_i_3_n_9\,
      O => \trunc_ln105_reg_206[3]_i_1_n_9\
    );
\trunc_ln105_reg_206[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \trunc_ln105_reg_206[3]_i_4_n_9\,
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(0),
      I2 => \trunc_ln105_reg_206[4]_i_4_n_9\,
      O => \trunc_ln105_reg_206[3]_i_2_n_9\
    );
\trunc_ln105_reg_206[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => buf_reg_201(9),
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(2),
      I2 => buf_reg_201(5),
      I3 => \icmp_ln104_reg_211[0]_i_21_0\(3),
      I4 => \icmp_ln104_reg_211[0]_i_21_0\(1),
      I5 => \trunc_ln105_reg_206[3]_i_5_n_9\,
      O => \trunc_ln105_reg_206[3]_i_3_n_9\
    );
\trunc_ln105_reg_206[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4F7"
    )
        port map (
      I0 => buf_reg_201(0),
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(1),
      I2 => \icmp_ln104_reg_211[0]_i_18_0\(2),
      I3 => buf_reg_201(2),
      I4 => \icmp_ln104_reg_211[0]_i_18_0\(3),
      O => \trunc_ln105_reg_206[3]_i_4_n_9\
    );
\trunc_ln105_reg_206[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => buf_reg_201(7),
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(2),
      I2 => buf_reg_201(3),
      I3 => \icmp_ln104_reg_211[0]_i_21_0\(3),
      O => \trunc_ln105_reg_206[3]_i_5_n_9\
    );
\trunc_ln105_reg_206[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \trunc_ln105_reg_206[4]_i_2_n_9\,
      I1 => \icmp_ln104_reg_211[0]_i_5_n_9\,
      I2 => \icmp_ln104_reg_211[0]_i_7_n_9\,
      I3 => \trunc_ln105_reg_206[5]_i_4_n_9\,
      I4 => \icmp_ln104_reg_211[0]_i_21_0\(0),
      I5 => \trunc_ln105_reg_206[4]_i_3_n_9\,
      O => \trunc_ln105_reg_206[4]_i_1_n_9\
    );
\trunc_ln105_reg_206[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \trunc_ln105_reg_206[4]_i_4_n_9\,
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(0),
      I2 => \trunc_ln105_reg_206[5]_i_5_n_9\,
      O => \trunc_ln105_reg_206[4]_i_2_n_9\
    );
\trunc_ln105_reg_206[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => buf_reg_201(6),
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(1),
      I2 => buf_reg_201(8),
      I3 => \icmp_ln104_reg_211[0]_i_21_0\(2),
      I4 => buf_reg_201(4),
      I5 => \icmp_ln104_reg_211[0]_i_21_0\(3),
      O => \trunc_ln105_reg_206[4]_i_3_n_9\
    );
\trunc_ln105_reg_206[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4F7"
    )
        port map (
      I0 => buf_reg_201(1),
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(1),
      I2 => \icmp_ln104_reg_211[0]_i_18_0\(2),
      I3 => buf_reg_201(3),
      I4 => \icmp_ln104_reg_211[0]_i_18_0\(3),
      O => \trunc_ln105_reg_206[4]_i_4_n_9\
    );
\trunc_ln105_reg_206[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \trunc_ln105_reg_206[5]_i_2_n_9\,
      I1 => \icmp_ln104_reg_211[0]_i_5_n_9\,
      I2 => \icmp_ln104_reg_211[0]_i_7_n_9\,
      I3 => \trunc_ln105_reg_206[5]_i_3_n_9\,
      I4 => \icmp_ln104_reg_211[0]_i_21_0\(0),
      I5 => \trunc_ln105_reg_206[5]_i_4_n_9\,
      O => \trunc_ln105_reg_206[5]_i_1_n_9\
    );
\trunc_ln105_reg_206[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \trunc_ln105_reg_206[5]_i_5_n_9\,
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(0),
      I2 => \trunc_ln105_reg_206[6]_i_2_n_9\,
      O => \trunc_ln105_reg_206[5]_i_2_n_9\
    );
\trunc_ln105_reg_206[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => buf_reg_201(8),
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(1),
      I2 => \icmp_ln104_reg_211[0]_i_21_0\(3),
      I3 => buf_reg_201(6),
      I4 => \icmp_ln104_reg_211[0]_i_21_0\(2),
      O => \trunc_ln105_reg_206[5]_i_3_n_9\
    );
\trunc_ln105_reg_206[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => buf_reg_201(7),
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(1),
      I2 => buf_reg_201(9),
      I3 => \icmp_ln104_reg_211[0]_i_21_0\(2),
      I4 => buf_reg_201(5),
      I5 => \icmp_ln104_reg_211[0]_i_21_0\(3),
      O => \trunc_ln105_reg_206[5]_i_4_n_9\
    );
\trunc_ln105_reg_206[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFFFFF47FF47"
    )
        port map (
      I0 => buf_reg_201(2),
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(1),
      I2 => buf_reg_201(4),
      I3 => \icmp_ln104_reg_211[0]_i_18_0\(3),
      I4 => buf_reg_201(0),
      I5 => \icmp_ln104_reg_211[0]_i_18_0\(2),
      O => \trunc_ln105_reg_206[5]_i_5_n_9\
    );
\trunc_ln105_reg_206[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2070"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_18_0\(0),
      I1 => \trunc_ln105_reg_206[6]_i_2_n_9\,
      I2 => \icmp_ln104_reg_211[0]_i_5_n_9\,
      I3 => \trunc_ln105_reg_206[7]_i_2_n_9\,
      I4 => \trunc_ln105_reg_206[6]_i_3_n_9\,
      O => \trunc_ln105_reg_206[6]_i_1_n_9\
    );
\trunc_ln105_reg_206[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCF44FFFFCF77"
    )
        port map (
      I0 => buf_reg_201(3),
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(1),
      I2 => buf_reg_201(1),
      I3 => \icmp_ln104_reg_211[0]_i_18_0\(2),
      I4 => \icmp_ln104_reg_211[0]_i_18_0\(3),
      I5 => buf_reg_201(5),
      O => \trunc_ln105_reg_206[6]_i_2_n_9\
    );
\trunc_ln105_reg_206[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \trunc_ln105_reg_206[7]_i_5_n_9\,
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(0),
      I2 => \trunc_ln105_reg_206[5]_i_3_n_9\,
      I3 => \icmp_ln104_reg_211[0]_i_7_n_9\,
      O => \trunc_ln105_reg_206[6]_i_3_n_9\
    );
\trunc_ln105_reg_206[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4700"
    )
        port map (
      I0 => \trunc_ln105_reg_206[7]_i_2_n_9\,
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(0),
      I2 => \trunc_ln105_reg_206[7]_i_3_n_9\,
      I3 => \icmp_ln104_reg_211[0]_i_5_n_9\,
      I4 => \trunc_ln105_reg_206[7]_i_4_n_9\,
      O => \trunc_ln105_reg_206[7]_i_1_n_9\
    );
\trunc_ln105_reg_206[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFDDFFFFCFDD0000"
    )
        port map (
      I0 => buf_reg_201(4),
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(3),
      I2 => buf_reg_201(0),
      I3 => \icmp_ln104_reg_211[0]_i_18_0\(2),
      I4 => \icmp_ln104_reg_211[0]_i_18_0\(1),
      I5 => \icmp_ln104_reg_211[0]_i_9_n_9\,
      O => \trunc_ln105_reg_206[7]_i_2_n_9\
    );
\trunc_ln105_reg_206[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => buf_reg_201(1),
      I1 => \icmp_ln104_reg_211[0]_i_18_0\(2),
      I2 => \icmp_ln104_reg_211[0]_i_18_0\(3),
      I3 => buf_reg_201(5),
      I4 => \icmp_ln104_reg_211[0]_i_18_0\(1),
      I5 => \icmp_ln104_reg_211[0]_i_8_n_9\,
      O => \trunc_ln105_reg_206[7]_i_3_n_9\
    );
\trunc_ln105_reg_206[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020232"
    )
        port map (
      I0 => \trunc_ln105_reg_206[7]_i_5_n_9\,
      I1 => \icmp_ln104_reg_211[0]_i_7_n_9\,
      I2 => \icmp_ln104_reg_211[0]_i_21_0\(0),
      I3 => \trunc_ln105_reg_206[7]_i_6_n_9\,
      I4 => \icmp_ln104_reg_211[0]_i_21_0\(1),
      O => \trunc_ln105_reg_206[7]_i_4_n_9\
    );
\trunc_ln105_reg_206[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => buf_reg_201(9),
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(1),
      I2 => \icmp_ln104_reg_211[0]_i_21_0\(3),
      I3 => buf_reg_201(7),
      I4 => \icmp_ln104_reg_211[0]_i_21_0\(2),
      O => \trunc_ln105_reg_206[7]_i_5_n_9\
    );
\trunc_ln105_reg_206[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \icmp_ln104_reg_211[0]_i_21_0\(2),
      I1 => \icmp_ln104_reg_211[0]_i_21_0\(3),
      I2 => buf_reg_201(8),
      O => \trunc_ln105_reg_206[7]_i_6_n_9\
    );
\trunc_ln105_reg_206_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln105_reg_206[0]_i_1_n_9\,
      Q => \trunc_ln105_reg_206_reg[7]_0\(0),
      R => '0'
    );
\trunc_ln105_reg_206_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln105_reg_206[1]_i_1_n_9\,
      Q => \trunc_ln105_reg_206_reg[7]_0\(1),
      R => '0'
    );
\trunc_ln105_reg_206_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln105_reg_206[2]_i_1_n_9\,
      Q => \trunc_ln105_reg_206_reg[7]_0\(2),
      R => '0'
    );
\trunc_ln105_reg_206_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln105_reg_206[3]_i_1_n_9\,
      Q => \trunc_ln105_reg_206_reg[7]_0\(3),
      R => '0'
    );
\trunc_ln105_reg_206_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln105_reg_206[4]_i_1_n_9\,
      Q => \trunc_ln105_reg_206_reg[7]_0\(4),
      R => '0'
    );
\trunc_ln105_reg_206_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln105_reg_206[5]_i_1_n_9\,
      Q => \trunc_ln105_reg_206_reg[7]_0\(5),
      R => '0'
    );
\trunc_ln105_reg_206_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln105_reg_206[6]_i_1_n_9\,
      Q => \trunc_ln105_reg_206_reg[7]_0\(6),
      R => '0'
    );
\trunc_ln105_reg_206_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln105_reg_206[7]_i_1_n_9\,
      Q => \trunc_ln105_reg_206_reg[7]_0\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    p_dst_data_empty_n : out STD_LOGIC;
    p_dst_data_full_n : out STD_LOGIC;
    \SRL_SIG_reg[1][9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    mOutPtr18_out : in STD_LOGIC;
    mOutPtr0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S : entity is "sobel_accel_fifo_w16_d2_S";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S is
  signal \empty_n_i_1__9_n_9\ : STD_LOGIC;
  signal \full_n_i_1__9_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__9_n_9\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \^p_dst_data_empty_n\ : STD_LOGIC;
  signal \^p_dst_data_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_1__9\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__9\ : label is "soft_lutpair314";
begin
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  p_dst_data_empty_n <= \^p_dst_data_empty_n\;
  p_dst_data_full_n <= \^p_dst_data_full_n\;
U_sobel_accel_fifo_w16_d2_S_ShiftReg: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S_ShiftReg
     port map (
      D(9 downto 0) => D(9 downto 0),
      E(0) => E(0),
      \SRL_SIG_reg[1][9]_0\(9 downto 0) => \SRL_SIG_reg[1][9]\(9 downto 0),
      ap_clk => ap_clk,
      \buf_reg_201_reg[0]\ => \mOutPtr_reg_n_9_[1]\,
      \buf_reg_201_reg[9]\ => \^moutptr_reg[0]_0\
    );
\empty_n_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFAAAA"
    )
        port map (
      I0 => mOutPtr18_out,
      I1 => \^moutptr_reg[0]_0\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => mOutPtr0,
      I4 => \^p_dst_data_empty_n\,
      O => \empty_n_i_1__9_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__9_n_9\,
      Q => \^p_dst_data_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEF0F00"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => mOutPtr18_out,
      I3 => mOutPtr0,
      I4 => \^p_dst_data_full_n\,
      O => \full_n_i_1__9_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__9_n_9\,
      Q => \^p_dst_data_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[1]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6798"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => mOutPtr18_out,
      I2 => mOutPtr0,
      I3 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__9_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__9_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w24_d2_S is
  port (
    in_mat_data_empty_n : out STD_LOGIC;
    in_mat_data_full_n : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    d1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    \cmp_i_i603_i_reg_614_reg[0]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \mOutPtr_reg[1]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    cmp_i_i603_i_reg_614 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2_0 : in STD_LOGIC;
    push : in STD_LOGIC;
    pop : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w24_d2_S : entity is "sobel_accel_fifo_w24_d2_S";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w24_d2_S;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w24_d2_S is
  signal \empty_n_i_1__16_n_9\ : STD_LOGIC;
  signal \full_n_i_1__16_n_9\ : STD_LOGIC;
  signal \^in_mat_data_empty_n\ : STD_LOGIC;
  signal \^in_mat_data_full_n\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__10_n_9\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_1__16\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__10\ : label is "soft_lutpair311";
begin
  in_mat_data_empty_n <= \^in_mat_data_empty_n\;
  in_mat_data_full_n <= \^in_mat_data_full_n\;
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
U_sobel_accel_fifo_w24_d2_S_ShiftReg: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w24_d2_S_ShiftReg
     port map (
      D(23 downto 0) => D(23 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      cmp_i_i603_i_reg_614 => cmp_i_i603_i_reg_614,
      \cmp_i_i603_i_reg_614_reg[0]\(23 downto 0) => \cmp_i_i603_i_reg_614_reg[0]\(23 downto 0),
      d1(23 downto 0) => d1(23 downto 0),
      \mOutPtr_reg[1]\(23 downto 0) => \mOutPtr_reg[1]_0\(23 downto 0),
      push => push,
      ram_reg_0 => \mOutPtr_reg_n_9_[1]\,
      ram_reg_2 => ram_reg_2,
      ram_reg_2_0 => \^moutptr_reg[0]_0\,
      ram_reg_2_1 => ram_reg_2_0
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^in_mat_data_empty_n\,
      I1 => ap_enable_reg_pp0_iter1,
      O => ap_block_pp0_stage0_subdone
    );
\empty_n_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB2222"
    )
        port map (
      I0 => push,
      I1 => pop,
      I2 => \^moutptr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_9_[1]\,
      I4 => \^in_mat_data_empty_n\,
      O => \empty_n_i_1__16_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__16_n_9\,
      Q => \^in_mat_data_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD4444"
    )
        port map (
      I0 => push,
      I1 => pop,
      I2 => \^moutptr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_9_[1]\,
      I4 => \^in_mat_data_full_n\,
      O => \full_n_i_1__16_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__16_n_9\,
      Q => \^in_mat_data_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[1]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DB24"
    )
        port map (
      I0 => push,
      I1 => pop,
      I2 => \^moutptr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1__10_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__10_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \SRL_SIG_reg[0][11]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    addr : out STD_LOGIC;
    \SRL_SIG_reg[0][14]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[1][22]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][30]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    empty_n_reg_0 : out STD_LOGIC;
    in_mat_cols_c15_channel_empty_n : out STD_LOGIC;
    ap_sync_reg_channel_write_in_mat_cols_c15_channel_reg : out STD_LOGIC;
    ap_sync_channel_write_in_mat_cols_c15_channel : out STD_LOGIC;
    \SRL_SIG_reg[0][22]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][30]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln81_fu_107_p2_carry__0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_loop_init : in STD_LOGIC;
    icmp_ln81_fu_107_p2_carry : in STD_LOGIC;
    icmp_ln81_fu_107_p2_carry_0 : in STD_LOGIC;
    icmp_ln81_fu_107_p2_carry_1 : in STD_LOGIC;
    icmp_ln81_fu_107_p2_carry_2 : in STD_LOGIC;
    \icmp_ln81_fu_107_p2_carry__0_0\ : in STD_LOGIC;
    \icmp_ln81_fu_107_p2_carry__0_1\ : in STD_LOGIC;
    in_mat_rows_c14_channel_empty_n : in STD_LOGIC;
    start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_in_mat_cols_c15_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_dst_1_rows_channel : in STD_LOGIC;
    dst_1_rows_channel_full_n : in STD_LOGIC;
    Block_entry2_proc_U0_ap_start : in STD_LOGIC;
    \SRL_SIG_reg[0][31]\ : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    full_n_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S : entity is "sobel_accel_fifo_w32_d2_S";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S is
  signal \^addr\ : STD_LOGIC;
  signal \empty_n_i_1__6_n_9\ : STD_LOGIC;
  signal \full_n_i_1__6_n_9\ : STD_LOGIC;
  signal \^in_mat_cols_c15_channel_empty_n\ : STD_LOGIC;
  signal in_mat_cols_c15_channel_full_n : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__6_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__6_n_9\ : STD_LOGIC;
  signal push : STD_LOGIC;
begin
  addr <= \^addr\;
  in_mat_cols_c15_channel_empty_n <= \^in_mat_cols_c15_channel_empty_n\;
U_sobel_accel_fifo_w32_d2_S_ShiftReg: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_15
     port map (
      Block_entry2_proc_U0_ap_start => Block_entry2_proc_U0_ap_start,
      D(15 downto 0) => D(15 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      Q(5 downto 0) => Q(5 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \SRL_SIG_reg[0][11]_0\(5 downto 0) => \SRL_SIG_reg[0][11]\(5 downto 0),
      \SRL_SIG_reg[0][14]_0\(3 downto 0) => \SRL_SIG_reg[0][14]\(3 downto 0),
      \SRL_SIG_reg[0][22]_0\(3 downto 0) => \SRL_SIG_reg[0][22]\(3 downto 0),
      \SRL_SIG_reg[0][30]_0\(3 downto 0) => \SRL_SIG_reg[0][30]\(3 downto 0),
      \SRL_SIG_reg[0][30]_1\(3 downto 0) => \SRL_SIG_reg[0][30]_0\(3 downto 0),
      \SRL_SIG_reg[0][31]_0\ => \SRL_SIG_reg[0][31]\,
      \SRL_SIG_reg[1][22]_0\(3 downto 0) => \SRL_SIG_reg[1][22]\(3 downto 0),
      ap_clk => ap_clk,
      ap_loop_init => ap_loop_init,
      ap_sync_reg_channel_write_in_mat_cols_c15_channel => ap_sync_reg_channel_write_in_mat_cols_c15_channel,
      icmp_ln81_fu_107_p2_carry => \^addr\,
      icmp_ln81_fu_107_p2_carry_0 => icmp_ln81_fu_107_p2_carry,
      icmp_ln81_fu_107_p2_carry_1 => icmp_ln81_fu_107_p2_carry_0,
      icmp_ln81_fu_107_p2_carry_2 => icmp_ln81_fu_107_p2_carry_1,
      icmp_ln81_fu_107_p2_carry_3 => icmp_ln81_fu_107_p2_carry_2,
      \icmp_ln81_fu_107_p2_carry__0\(5 downto 0) => \icmp_ln81_fu_107_p2_carry__0\(5 downto 0),
      \icmp_ln81_fu_107_p2_carry__0_0\ => \icmp_ln81_fu_107_p2_carry__0_0\,
      \icmp_ln81_fu_107_p2_carry__0_1\ => \icmp_ln81_fu_107_p2_carry__0_1\,
      if_din(31 downto 0) => if_din(31 downto 0),
      in_mat_cols_c15_channel_full_n => in_mat_cols_c15_channel_full_n,
      mOutPtr(1 downto 0) => mOutPtr(1 downto 0),
      push => push
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^in_mat_cols_c15_channel_empty_n\,
      I1 => in_mat_rows_c14_channel_empty_n,
      I2 => start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n,
      I3 => start_once_reg,
      O => empty_n_reg_0
    );
ap_done_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111F111F5F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_in_mat_cols_c15_channel,
      I1 => in_mat_cols_c15_channel_full_n,
      I2 => ap_sync_reg_channel_write_dst_1_rows_channel,
      I3 => dst_1_rows_channel_full_n,
      I4 => Block_entry2_proc_U0_ap_start,
      I5 => \SRL_SIG_reg[0][31]\,
      O => ap_sync_reg_channel_write_in_mat_cols_c15_channel_reg
    );
ap_sync_reg_channel_write_in_mat_cols_c15_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_in_mat_cols_c15_channel,
      I1 => in_mat_cols_c15_channel_full_n,
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => \SRL_SIG_reg[0][31]\,
      O => ap_sync_channel_write_in_mat_cols_c15_channel
    );
\empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEF0000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => empty_n_reg_1(0),
      I3 => CO(0),
      I4 => \^in_mat_cols_c15_channel_empty_n\,
      I5 => push,
      O => \empty_n_i_1__6_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__6_n_9\,
      Q => \^in_mat_cols_c15_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => push,
      I3 => full_n_reg_0,
      I4 => \^in_mat_cols_c15_channel_empty_n\,
      I5 => in_mat_cols_c15_channel_full_n,
      O => \full_n_i_1__6_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__6_n_9\,
      Q => in_mat_cols_c15_channel_full_n,
      S => ap_rst_n_inv
    );
icmp_ln81_fu_107_p2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      O => \^addr\
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20DFDF20"
    )
        port map (
      I0 => empty_n_reg_1(0),
      I1 => CO(0),
      I2 => \^in_mat_cols_c15_channel_empty_n\,
      I3 => push,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__6_n_9\
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77E7777788188888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => push,
      I2 => \^in_mat_cols_c15_channel_empty_n\,
      I3 => CO(0),
      I4 => empty_n_reg_1(0),
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__6_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__6_n_9\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__6_n_9\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_1 is
  port (
    in_mat_cols_c_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[1][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    in_mat_cols_c_full_n : out STD_LOGIC;
    Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_mat_rows_c_empty_n : in STD_LOGIC;
    push : in STD_LOGIC;
    Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_1 : entity is "sobel_accel_fifo_w32_d2_S";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_1;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_1 is
  signal \empty_n_i_1__8_n_9\ : STD_LOGIC;
  signal \full_n_i_1__8_n_9\ : STD_LOGIC;
  signal \^in_mat_cols_c_empty_n\ : STD_LOGIC;
  signal \^in_mat_cols_c_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__8_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__8_n_9\ : STD_LOGIC;
begin
  in_mat_cols_c_empty_n <= \^in_mat_cols_c_empty_n\;
  in_mat_cols_c_full_n <= \^in_mat_cols_c_full_n\;
U_sobel_accel_fifo_w32_d2_S_ShiftReg: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_14
     port map (
      \SRL_SIG_reg[1][15]_0\(15 downto 0) => \SRL_SIG_reg[1][15]\(15 downto 0),
      ap_clk => ap_clk,
      if_din(15 downto 0) => if_din(15 downto 0),
      mOutPtr(1 downto 0) => mOutPtr(1 downto 0),
      push => push
    );
\empty_n_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEF00"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      I3 => \^in_mat_cols_c_empty_n\,
      I4 => push,
      O => \empty_n_i_1__8_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__8_n_9\,
      Q => \^in_mat_cols_c_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => push,
      I3 => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      I4 => \^in_mat_cols_c_empty_n\,
      I5 => \^in_mat_cols_c_full_n\,
      O => \full_n_i_1__8_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__8_n_9\,
      Q => \^in_mat_cols_c_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start,
      I1 => \mOutPtr_reg[0]_0\(0),
      I2 => \^in_mat_cols_c_empty_n\,
      I3 => in_mat_rows_c_empty_n,
      I4 => push,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__8_n_9\
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => push,
      I2 => \^in_mat_cols_c_empty_n\,
      I3 => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__8_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__8_n_9\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__8_n_9\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_0 : out STD_LOGIC;
    in_mat_rows_c14_channel_empty_n : out STD_LOGIC;
    ap_sync_reg_channel_write_in_mat_rows_c14_channel_reg : out STD_LOGIC;
    ap_sync_channel_write_in_mat_rows_c14_channel : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    in_mat_cols_c15_channel_empty_n : in STD_LOGIC;
    start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_once_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_channel_write_in_mat_rows_c14_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_p_dst_rows_channel : in STD_LOGIC;
    p_dst_rows_channel_full_n : in STD_LOGIC;
    Block_entry2_proc_U0_ap_start : in STD_LOGIC;
    \SRL_SIG_reg[0][31]\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    full_n_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_2 : entity is "sobel_accel_fifo_w32_d2_S";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_2;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_2 is
  signal U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_27 : STD_LOGIC;
  signal U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_29 : STD_LOGIC;
  signal U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_30 : STD_LOGIC;
  signal addr : STD_LOGIC;
  signal \full_n_i_1__5_n_9\ : STD_LOGIC;
  signal \^in_mat_rows_c14_channel_empty_n\ : STD_LOGIC;
  signal in_mat_rows_c14_channel_full_n : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal push : STD_LOGIC;
begin
  in_mat_rows_c14_channel_empty_n <= \^in_mat_rows_c14_channel_empty_n\;
U_sobel_accel_fifo_w32_d2_S_ShiftReg: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg_13
     port map (
      Block_entry2_proc_U0_ap_start => Block_entry2_proc_U0_ap_start,
      CO(0) => CO(0),
      D(15 downto 0) => D(15 downto 0),
      \SRL_SIG_reg[0][31]_0\ => \SRL_SIG_reg[0][31]\,
      addr => addr,
      \ap_CS_fsm_reg[1]\ => U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_27,
      ap_clk => ap_clk,
      ap_sync_reg_channel_write_in_mat_rows_c14_channel => ap_sync_reg_channel_write_in_mat_rows_c14_channel,
      empty_n_reg => empty_n_reg_0,
      if_din(31 downto 0) => if_din(31 downto 0),
      in_mat_cols_c15_channel_empty_n => in_mat_cols_c15_channel_empty_n,
      in_mat_rows_c14_channel_full_n => in_mat_rows_c14_channel_full_n,
      mOutPtr(1 downto 0) => mOutPtr(1 downto 0),
      \mOutPtr_reg[0]\ => U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_29,
      \mOutPtr_reg[1]\ => U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_30,
      \out\(11 downto 0) => \out\(11 downto 0),
      push => push,
      start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n => start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg => \^in_mat_rows_c14_channel_empty_n\,
      start_once_reg_reg_0(0) => start_once_reg_reg(0)
    );
\ap_CS_fsm[2]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      O => addr
    );
ap_done_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111F111F5F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_in_mat_rows_c14_channel,
      I1 => in_mat_rows_c14_channel_full_n,
      I2 => ap_sync_reg_channel_write_p_dst_rows_channel,
      I3 => p_dst_rows_channel_full_n,
      I4 => Block_entry2_proc_U0_ap_start,
      I5 => \SRL_SIG_reg[0][31]\,
      O => ap_sync_reg_channel_write_in_mat_rows_c14_channel_reg
    );
ap_sync_reg_channel_write_in_mat_rows_c14_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_in_mat_rows_c14_channel,
      I1 => in_mat_rows_c14_channel_full_n,
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => \SRL_SIG_reg[0][31]\,
      O => ap_sync_channel_write_in_mat_rows_c14_channel
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_30,
      Q => \^in_mat_rows_c14_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => push,
      I3 => full_n_reg_0,
      I4 => \^in_mat_rows_c14_channel_empty_n\,
      I5 => in_mat_rows_c14_channel_full_n,
      O => \full_n_i_1__5_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__5_n_9\,
      Q => in_mat_rows_c14_channel_full_n,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_27,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => U_sobel_accel_fifo_w32_d2_S_ShiftReg_n_29,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_3 is
  port (
    in_mat_rows_c_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[1][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    in_mat_rows_c_full_n : out STD_LOGIC;
    Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_mat_cols_c_empty_n : in STD_LOGIC;
    push : in STD_LOGIC;
    Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_3 : entity is "sobel_accel_fifo_w32_d2_S";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_3;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_3 is
  signal \empty_n_i_1__7_n_9\ : STD_LOGIC;
  signal \full_n_i_1__7_n_9\ : STD_LOGIC;
  signal \^in_mat_rows_c_empty_n\ : STD_LOGIC;
  signal \^in_mat_rows_c_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__7_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__7_n_9\ : STD_LOGIC;
begin
  in_mat_rows_c_empty_n <= \^in_mat_rows_c_empty_n\;
  in_mat_rows_c_full_n <= \^in_mat_rows_c_full_n\;
U_sobel_accel_fifo_w32_d2_S_ShiftReg: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_ShiftReg
     port map (
      \SRL_SIG_reg[1][15]_0\(15 downto 0) => \SRL_SIG_reg[1][15]\(15 downto 0),
      ap_clk => ap_clk,
      if_din(15 downto 0) => if_din(15 downto 0),
      mOutPtr(1 downto 0) => mOutPtr(1 downto 0),
      push => push
    );
\empty_n_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEF00"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      I3 => \^in_mat_rows_c_empty_n\,
      I4 => push,
      O => \empty_n_i_1__7_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__7_n_9\,
      Q => \^in_mat_rows_c_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => push,
      I3 => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      I4 => \^in_mat_rows_c_empty_n\,
      I5 => \^in_mat_rows_c_full_n\,
      O => \full_n_i_1__7_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__7_n_9\,
      Q => \^in_mat_rows_c_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start,
      I1 => \mOutPtr_reg[0]_0\(0),
      I2 => in_mat_cols_c_empty_n,
      I3 => \^in_mat_rows_c_empty_n\,
      I4 => push,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__7_n_9\
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => push,
      I2 => \^in_mat_rows_c_empty_n\,
      I3 => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__7_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__7_n_9\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__7_n_9\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d4_S is
  port (
    p_dstgx_cols_channel_empty_n : out STD_LOGIC;
    p_dstgx_cols_channel_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    push : in STD_LOGIC;
    accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready : in STD_LOGIC;
    mOutPtr17_out : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d4_S : entity is "sobel_accel_fifo_w32_d4_S";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d4_S;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d4_S is
  signal \empty_n_i_1__11_n_9\ : STD_LOGIC;
  signal \full_n_i_1__11_n_9\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_9\ : STD_LOGIC;
  signal \^p_dstgx_cols_channel_empty_n\ : STD_LOGIC;
  signal \^p_dstgx_cols_channel_full_n\ : STD_LOGIC;
begin
  p_dstgx_cols_channel_empty_n <= \^p_dstgx_cols_channel_empty_n\;
  p_dstgx_cols_channel_full_n <= \^p_dstgx_cols_channel_full_n\;
U_sobel_accel_fifo_w32_d4_S_ShiftReg: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d4_S_ShiftReg_11
     port map (
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
\empty_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF00FFFFFF00"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => push,
      I4 => \^p_dstgx_cols_channel_empty_n\,
      I5 => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready,
      O => \empty_n_i_1__11_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__11_n_9\,
      Q => \^p_dstgx_cols_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFF00FF0000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr(2),
      I3 => mOutPtr17_out,
      I4 => full_n_reg_0,
      I5 => \^p_dstgx_cols_channel_full_n\,
      O => \full_n_i_1__11_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__11_n_9\,
      Q => \^p_dstgx_cols_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20DFDF20"
    )
        port map (
      I0 => Q(0),
      I1 => CO(0),
      I2 => \^p_dstgx_cols_channel_empty_n\,
      I3 => push,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77E7777788188888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => push,
      I2 => \^p_dstgx_cols_channel_empty_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => push,
      I3 => \^p_dstgx_cols_channel_empty_n\,
      I4 => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_9\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d4_S_7 is
  port (
    p_dstgx_rows_channel_empty_n : out STD_LOGIC;
    p_dstgx_rows_channel_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    push : in STD_LOGIC;
    accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready : in STD_LOGIC;
    mOutPtr17_out : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d4_S_7 : entity is "sobel_accel_fifo_w32_d4_S";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d4_S_7;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d4_S_7 is
  signal \empty_n_i_1__10_n_9\ : STD_LOGIC;
  signal \full_n_i_1__10_n_9\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_9\ : STD_LOGIC;
  signal \^p_dstgx_rows_channel_empty_n\ : STD_LOGIC;
  signal \^p_dstgx_rows_channel_full_n\ : STD_LOGIC;
begin
  p_dstgx_rows_channel_empty_n <= \^p_dstgx_rows_channel_empty_n\;
  p_dstgx_rows_channel_full_n <= \^p_dstgx_rows_channel_full_n\;
U_sobel_accel_fifo_w32_d4_S_ShiftReg: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d4_S_ShiftReg
     port map (
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
\empty_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF00FFFFFF00"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => push,
      I4 => \^p_dstgx_rows_channel_empty_n\,
      I5 => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready,
      O => \empty_n_i_1__10_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__10_n_9\,
      Q => \^p_dstgx_rows_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFF00FF0000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr(2),
      I3 => mOutPtr17_out,
      I4 => full_n_reg_0,
      I5 => \^p_dstgx_rows_channel_full_n\,
      O => \full_n_i_1__10_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__10_n_9\,
      Q => \^p_dstgx_rows_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20DFDF20"
    )
        port map (
      I0 => Q(0),
      I1 => CO(0),
      I2 => \^p_dstgx_rows_channel_empty_n\,
      I3 => push,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77E7777788188888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => push,
      I2 => \^p_dstgx_rows_channel_empty_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => push,
      I3 => \^p_dstgx_rows_channel_empty_n\,
      I4 => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_9\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    alpha_c_empty_n : out STD_LOGIC;
    alpha_c_full_n : out STD_LOGIC;
    sel : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_dstgx_rows_channel_empty_n : in STD_LOGIC;
    p_dstgx_cols_channel_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read : in STD_LOGIC;
    \mOutPtr_reg[3]_0\ : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    shift_c_full_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S : entity is "sobel_accel_fifo_w32_d5_S";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S is
  signal \^alpha_c_empty_n\ : STD_LOGIC;
  signal \^alpha_c_full_n\ : STD_LOGIC;
  signal empty_n_i_1_n_9 : STD_LOGIC;
  signal empty_n_i_2_n_9 : STD_LOGIC;
  signal full_n_i_1_n_9 : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3_n_9\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  alpha_c_empty_n <= \^alpha_c_empty_n\;
  alpha_c_full_n <= \^alpha_c_full_n\;
U_sobel_accel_fifo_w32_d5_S_ShiftReg: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_ShiftReg_21
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      \out\(31 downto 0) => \out\(31 downto 0),
      sel => sel
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => empty_n_i_2_n_9,
      I3 => \^alpha_c_empty_n\,
      I4 => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read,
      I5 => sel,
      O => empty_n_i_1_n_9
    );
empty_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => empty_n_i_2_n_9
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_9,
      Q => \^alpha_c_empty_n\,
      R => ap_rst_n_inv
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => empty_n_i_2_n_9,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => \^alpha_c_full_n\,
      O => full_n_i_1_n_9
    );
full_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808888888"
    )
        port map (
      I0 => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read,
      I1 => \^alpha_c_empty_n\,
      I2 => shift_c_full_n,
      I3 => \^alpha_c_full_n\,
      I4 => ap_start,
      I5 => \mOutPtr_reg[3]_0\,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_9,
      Q => \^alpha_c_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => \mOutPtr_reg[0]_0\(0),
      I1 => \^alpha_c_empty_n\,
      I2 => p_dstgx_rows_channel_empty_n,
      I3 => p_dstgx_cols_channel_empty_n,
      I4 => sel,
      I5 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read,
      I4 => \^alpha_c_empty_n\,
      I5 => sel,
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3_n_9\,
      O => \mOutPtr[2]_i_1_n_9\
    );
\mOutPtr[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000800080"
    )
        port map (
      I0 => shift_c_full_n,
      I1 => \^alpha_c_full_n\,
      I2 => ap_start,
      I3 => \mOutPtr_reg[3]_0\,
      I4 => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read,
      I5 => \^alpha_c_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2_n_9\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3_n_9\,
      O => \mOutPtr[3]_i_1_n_9\
    );
\mOutPtr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00BFAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^alpha_c_empty_n\,
      I2 => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read,
      I3 => sel,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2_n_9\
    );
\mOutPtr[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF400040004000"
    )
        port map (
      I0 => \mOutPtr_reg[3]_0\,
      I1 => ap_start,
      I2 => \^alpha_c_full_n\,
      I3 => shift_c_full_n,
      I4 => \^alpha_c_empty_n\,
      I5 => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read,
      O => \mOutPtr[3]_i_3_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_9\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1_n_9\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_4 is
  port (
    p_dst_cols_channel_empty_n : out STD_LOGIC;
    p_dst_cols_channel_full_n : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_sync_channel_write_p_dst_cols_channel : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_sync_reg_channel_write_p_dst_cols_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \width_reg_160_reg[0]\ : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    mOutPtr0 : in STD_LOGIC;
    Block_entry2_proc_U0_ap_start : in STD_LOGIC;
    ap_sync_reg_channel_write_p_dst_cols_channel_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_4 : entity is "sobel_accel_fifo_w32_d5_S";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_4;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_4 is
  signal \empty_n_i_1__2_n_9\ : STD_LOGIC;
  signal \empty_n_i_2__2_n_9\ : STD_LOGIC;
  signal \full_n_i_1__2_n_9\ : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__2_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__2_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__2_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__2_n_9\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^p_dst_cols_channel_empty_n\ : STD_LOGIC;
  signal \^p_dst_cols_channel_full_n\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__2\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_3__2\ : label is "soft_lutpair313";
begin
  p_dst_cols_channel_empty_n <= \^p_dst_cols_channel_empty_n\;
  p_dst_cols_channel_full_n <= \^p_dst_cols_channel_full_n\;
  push <= \^push\;
U_sobel_accel_fifo_w32_d5_S_ShiftReg: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_ShiftReg_12
     port map (
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_p_dst_cols_channel => ap_sync_reg_channel_write_p_dst_cols_channel,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      sel => \^push\,
      \width_reg_160_reg[0]\ => \^p_dst_cols_channel_full_n\,
      \width_reg_160_reg[0]_0\ => \width_reg_160_reg[0]\
    );
ap_sync_reg_channel_write_p_dst_cols_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_p_dst_cols_channel,
      I1 => \^p_dst_cols_channel_full_n\,
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_p_dst_cols_channel_reg,
      O => ap_sync_channel_write_p_dst_cols_channel
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__2_n_9\,
      I3 => \^p_dst_cols_channel_empty_n\,
      I4 => empty_n_reg_0,
      I5 => \^push\,
      O => \empty_n_i_1__2_n_9\
    );
\empty_n_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__2_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__2_n_9\,
      Q => \^p_dst_cols_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__2_n_9\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => \^p_dst_cols_channel_full_n\,
      O => \full_n_i_1__2_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_9\,
      Q => \^p_dst_cols_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20DFDF20"
    )
        port map (
      I0 => Q(0),
      I1 => CO(0),
      I2 => \^p_dst_cols_channel_empty_n\,
      I3 => \^push\,
      I4 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__2_n_9\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F9FFF0F"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr17_out,
      I2 => ap_rst_n,
      I3 => mOutPtr_reg(1),
      I4 => \mOutPtr[3]_i_3__2_n_9\,
      O => \mOutPtr[1]_i_1__2_n_9\
    );
\mOutPtr[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__2_n_9\,
      O => \mOutPtr[2]_i_1__2_n_9\
    );
\mOutPtr[2]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \^push\,
      I1 => Q(0),
      I2 => CO(0),
      I3 => \^p_dst_cols_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__2_n_9\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__2_n_9\,
      O => \mOutPtr[3]_i_1__2_n_9\
    );
\mOutPtr[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AA0000FBFFAAAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^p_dst_cols_channel_empty_n\,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^push\,
      I5 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__2_n_9\
    );
\mOutPtr[3]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^push\,
      I1 => \^p_dst_cols_channel_empty_n\,
      I2 => CO(0),
      I3 => Q(0),
      O => \mOutPtr[3]_i_3__2_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__2_n_9\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__2_n_9\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__2_n_9\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__2_n_9\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_5 is
  port (
    p_dst_rows_channel_empty_n : out STD_LOGIC;
    p_dst_rows_channel_full_n : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_sync_channel_write_p_dst_rows_channel : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_sync_reg_channel_write_p_dst_rows_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \height_reg_165_reg[0]\ : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    mOutPtr0 : in STD_LOGIC;
    Block_entry2_proc_U0_ap_start : in STD_LOGIC;
    ap_sync_reg_channel_write_p_dst_rows_channel_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_5 : entity is "sobel_accel_fifo_w32_d5_S";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_5;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_5 is
  signal \empty_n_i_1__1_n_9\ : STD_LOGIC;
  signal \empty_n_i_2__1_n_9\ : STD_LOGIC;
  signal \full_n_i_1__1_n_9\ : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__1_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__1_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__1_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__1_n_9\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^p_dst_rows_channel_empty_n\ : STD_LOGIC;
  signal \^p_dst_rows_channel_full_n\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_3__1\ : label is "soft_lutpair316";
begin
  p_dst_rows_channel_empty_n <= \^p_dst_rows_channel_empty_n\;
  p_dst_rows_channel_full_n <= \^p_dst_rows_channel_full_n\;
  push <= \^push\;
U_sobel_accel_fifo_w32_d5_S_ShiftReg: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_ShiftReg
     port map (
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_p_dst_rows_channel => ap_sync_reg_channel_write_p_dst_rows_channel,
      \height_reg_165_reg[0]\ => \^p_dst_rows_channel_full_n\,
      \height_reg_165_reg[0]_0\ => \height_reg_165_reg[0]\,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      sel => \^push\
    );
ap_sync_reg_channel_write_p_dst_rows_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_p_dst_rows_channel,
      I1 => \^p_dst_rows_channel_full_n\,
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_p_dst_rows_channel_reg,
      O => ap_sync_channel_write_p_dst_rows_channel
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__1_n_9\,
      I3 => \^p_dst_rows_channel_empty_n\,
      I4 => empty_n_reg_0,
      I5 => \^push\,
      O => \empty_n_i_1__1_n_9\
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__1_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_9\,
      Q => \^p_dst_rows_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__1_n_9\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => \^p_dst_rows_channel_full_n\,
      O => \full_n_i_1__1_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_9\,
      Q => \^p_dst_rows_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20DFDF20"
    )
        port map (
      I0 => Q(0),
      I1 => CO(0),
      I2 => \^p_dst_rows_channel_empty_n\,
      I3 => \^push\,
      I4 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__1_n_9\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F9FFF0F"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr17_out,
      I2 => ap_rst_n,
      I3 => mOutPtr_reg(1),
      I4 => \mOutPtr[3]_i_3__1_n_9\,
      O => \mOutPtr[1]_i_1__1_n_9\
    );
\mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__1_n_9\,
      O => \mOutPtr[2]_i_1__1_n_9\
    );
\mOutPtr[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \^push\,
      I1 => Q(0),
      I2 => CO(0),
      I3 => \^p_dst_rows_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__1_n_9\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__1_n_9\,
      O => \mOutPtr[3]_i_1__1_n_9\
    );
\mOutPtr[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AA0000FBFFAAAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^p_dst_rows_channel_empty_n\,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^push\,
      I5 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__1_n_9\
    );
\mOutPtr[3]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^push\,
      I1 => \^p_dst_rows_channel_empty_n\,
      I2 => CO(0),
      I3 => Q(0),
      O => \mOutPtr[3]_i_3__1_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__1_n_9\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__1_n_9\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__1_n_9\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__1_n_9\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_1_cols_channel_empty_n : out STD_LOGIC;
    dst_1_cols_channel_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    push : out STD_LOGIC;
    ap_sync_channel_write_dst_1_cols_channel : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xfMat2axis_8_0_2160_3840_1_U0_ap_done : in STD_LOGIC;
    mOutPtr17_out : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_dst_1_cols_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_dst_1_cols_channel_reg : in STD_LOGIC;
    Block_entry2_proc_U0_ap_start : in STD_LOGIC;
    mOutPtr0 : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC;
    Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start : in STD_LOGIC;
    int_ap_idle_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_dstgx_rows_channel_empty_n : in STD_LOGIC;
    p_dstgx_cols_channel_empty_n : in STD_LOGIC;
    dst_1_rows_channel_empty_n : in STD_LOGIC;
    in_mat_cols_c15_channel_empty_n : in STD_LOGIC;
    in_mat_rows_c14_channel_empty_n : in STD_LOGIC;
    int_ap_idle_reg_1 : in STD_LOGIC;
    int_ap_idle_reg_2 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S : entity is "sobel_accel_fifo_w32_d6_S";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S is
  signal \^dst_1_cols_channel_empty_n\ : STD_LOGIC;
  signal \^dst_1_cols_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__4_n_9\ : STD_LOGIC;
  signal \empty_n_i_2__4_n_9\ : STD_LOGIC;
  signal \full_n_i_1__4_n_9\ : STD_LOGIC;
  signal \full_n_i_2__4_n_9\ : STD_LOGIC;
  signal int_ap_idle_i_2_n_9 : STD_LOGIC;
  signal \mOutPtr[1]_i_1__4_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__4_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__4_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__4_n_9\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^moutptr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__4\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__4\ : label is "soft_lutpair308";
begin
  dst_1_cols_channel_empty_n <= \^dst_1_cols_channel_empty_n\;
  dst_1_cols_channel_full_n <= \^dst_1_cols_channel_full_n\;
  \mOutPtr_reg[0]_0\(0) <= \^moutptr_reg[0]_0\(0);
  push <= \^push\;
U_sobel_accel_fifo_w32_d6_S_ShiftReg: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg_18
     port map (
      Block_entry2_proc_U0_ap_start => Block_entry2_proc_U0_ap_start,
      D(31 downto 0) => D(31 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      S(1 downto 0) => S(1 downto 0),
      \SRL_SIG_reg[5][31]_srl6_0\ => \^moutptr_reg[0]_0\(0),
      ap_clk => ap_clk,
      ap_clk_0(3 downto 0) => ap_clk_0(3 downto 0),
      ap_clk_1(3 downto 0) => ap_clk_1(3 downto 0),
      ap_clk_2(3 downto 0) => ap_clk_2(3 downto 0),
      ap_clk_3(3 downto 0) => ap_clk_3(3 downto 0),
      ap_sync_reg_channel_write_dst_1_cols_channel => ap_sync_reg_channel_write_dst_1_cols_channel,
      empty_n_reg => \^dst_1_cols_channel_full_n\,
      empty_n_reg_0 => ap_sync_reg_channel_write_dst_1_cols_channel_reg,
      \in\(31 downto 0) => \in\(31 downto 0),
      mOutPtr_reg(2 downto 0) => mOutPtr_reg(3 downto 1),
      \out\(11 downto 0) => \out\(11 downto 0),
      sel => \^push\
    );
ap_sync_reg_channel_write_dst_1_cols_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_dst_1_cols_channel,
      I1 => \^dst_1_cols_channel_full_n\,
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_dst_1_cols_channel_reg,
      O => ap_sync_channel_write_dst_1_cols_channel
    );
\empty_n_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4C"
    )
        port map (
      I0 => \empty_n_i_2__4_n_9\,
      I1 => \^dst_1_cols_channel_empty_n\,
      I2 => xfMat2axis_8_0_2160_3840_1_U0_ap_done,
      I3 => \^push\,
      O => \empty_n_i_1__4_n_9\
    );
\empty_n_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \^moutptr_reg[0]_0\(0),
      I2 => mOutPtr_reg(3),
      I3 => mOutPtr_reg(2),
      O => \empty_n_i_2__4_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__4_n_9\,
      Q => \^dst_1_cols_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => \^moutptr_reg[0]_0\(0),
      I2 => \full_n_i_2__4_n_9\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => \^dst_1_cols_channel_full_n\,
      O => \full_n_i_1__4_n_9\
    );
\full_n_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(2),
      O => \full_n_i_2__4_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_9\,
      Q => \^dst_1_cols_channel_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => int_ap_idle_i_2_n_9,
      I1 => int_ap_idle_reg,
      I2 => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start,
      I3 => int_ap_idle_reg_0(0),
      I4 => p_dstgx_rows_channel_empty_n,
      I5 => p_dstgx_cols_channel_empty_n,
      O => ap_idle
    );
int_ap_idle_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^dst_1_cols_channel_empty_n\,
      I1 => dst_1_rows_channel_empty_n,
      I2 => in_mat_cols_c15_channel_empty_n,
      I3 => in_mat_rows_c14_channel_empty_n,
      I4 => int_ap_idle_reg_1,
      I5 => int_ap_idle_reg_2,
      O => int_ap_idle_i_2_n_9
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => xfMat2axis_8_0_2160_3840_1_U0_ap_done,
      I4 => \^dst_1_cols_channel_empty_n\,
      I5 => \^push\,
      O => \mOutPtr[1]_i_1__4_n_9\
    );
\mOutPtr[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => \^moutptr_reg[0]_0\(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr_reg[2]_0\,
      O => \mOutPtr[2]_i_1__4_n_9\
    );
\mOutPtr[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(1),
      I2 => \mOutPtr[3]_i_2__4_n_9\,
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr_reg[2]_0\,
      O => \mOutPtr[3]_i_1__4_n_9\
    );
\mOutPtr[3]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__4_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__4_n_9\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__4_n_9\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__4_n_9\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_0 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_1_rows_channel_empty_n : out STD_LOGIC;
    dst_1_rows_channel_full_n : out STD_LOGIC;
    sel : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    push : out STD_LOGIC;
    ap_sync_channel_write_dst_1_rows_channel : out STD_LOGIC;
    xfMat2axis_8_0_2160_3840_1_U0_ap_start : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    xfMat2axis_8_0_2160_3840_1_U0_ap_done : in STD_LOGIC;
    mOutPtr17_out : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_dst_1_rows_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_dst_1_rows_channel_reg : in STD_LOGIC;
    Block_entry2_proc_U0_ap_start : in STD_LOGIC;
    mOutPtr0 : in STD_LOGIC;
    dst_1_cols_channel_empty_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_0 : entity is "sobel_accel_fifo_w32_d6_S";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_0;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_0 is
  signal \^dst_1_rows_channel_empty_n\ : STD_LOGIC;
  signal \^dst_1_rows_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__3_n_9\ : STD_LOGIC;
  signal \empty_n_i_2__3_n_9\ : STD_LOGIC;
  signal \full_n_i_1__3_n_9\ : STD_LOGIC;
  signal \full_n_i_2__3_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__3_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__3_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__3_n_9\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^moutptr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_1__3\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \empty_n_i_2__3\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of int_ap_idle_i_6 : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__3\ : label is "soft_lutpair310";
begin
  dst_1_rows_channel_empty_n <= \^dst_1_rows_channel_empty_n\;
  dst_1_rows_channel_full_n <= \^dst_1_rows_channel_full_n\;
  \mOutPtr_reg[0]_0\(0) <= \^moutptr_reg[0]_0\(0);
  push <= \^push\;
U_sobel_accel_fifo_w32_d6_S_ShiftReg: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg_16
     port map (
      Block_entry2_proc_U0_ap_start => Block_entry2_proc_U0_ap_start,
      CO(0) => CO(0),
      D(11 downto 0) => D(11 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      Q(0) => Q(0),
      S(1 downto 0) => S(1 downto 0),
      \SRL_SIG_reg[5][31]_srl6_0\ => \^moutptr_reg[0]_0\(0),
      \ap_CS_fsm_reg[3]_i_2_0\(0) => \ap_CS_fsm_reg[3]_i_2\(0),
      ap_clk => ap_clk,
      ap_sync_reg_channel_write_dst_1_rows_channel => ap_sync_reg_channel_write_dst_1_rows_channel,
      empty_n_reg => \^dst_1_rows_channel_full_n\,
      empty_n_reg_0 => ap_sync_reg_channel_write_dst_1_rows_channel_reg,
      full_n_reg => \^push\,
      \in\(31 downto 0) => \in\(31 downto 0),
      mOutPtr_reg(2 downto 0) => mOutPtr_reg(3 downto 1),
      \out\(11 downto 0) => \out\(11 downto 0),
      sel => sel
    );
ap_sync_reg_channel_write_dst_1_rows_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_dst_1_rows_channel,
      I1 => \^dst_1_rows_channel_full_n\,
      I2 => Block_entry2_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_dst_1_rows_channel_reg,
      O => ap_sync_channel_write_dst_1_rows_channel
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4C"
    )
        port map (
      I0 => \empty_n_i_2__3_n_9\,
      I1 => \^dst_1_rows_channel_empty_n\,
      I2 => xfMat2axis_8_0_2160_3840_1_U0_ap_done,
      I3 => \^push\,
      O => \empty_n_i_1__3_n_9\
    );
\empty_n_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \^moutptr_reg[0]_0\(0),
      I2 => mOutPtr_reg(3),
      I3 => mOutPtr_reg(2),
      O => \empty_n_i_2__3_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__3_n_9\,
      Q => \^dst_1_rows_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => \^moutptr_reg[0]_0\(0),
      I2 => \full_n_i_2__3_n_9\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => \^dst_1_rows_channel_full_n\,
      O => \full_n_i_1__3_n_9\
    );
\full_n_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(2),
      O => \full_n_i_2__3_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_9\,
      Q => \^dst_1_rows_channel_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dst_1_rows_channel_empty_n\,
      I1 => dst_1_cols_channel_empty_n,
      O => xfMat2axis_8_0_2160_3840_1_U0_ap_start
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => xfMat2axis_8_0_2160_3840_1_U0_ap_done,
      I4 => \^dst_1_rows_channel_empty_n\,
      I5 => \^push\,
      O => \mOutPtr[1]_i_1__3_n_9\
    );
\mOutPtr[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => \^moutptr_reg[0]_0\(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr_reg[2]_0\,
      O => \mOutPtr[2]_i_1__3_n_9\
    );
\mOutPtr[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(1),
      I2 => \mOutPtr[3]_i_2__3_n_9\,
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr_reg[2]_0\,
      O => \mOutPtr[3]_i_1__3_n_9\
    );
\mOutPtr[3]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__3_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__3_n_9\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__3_n_9\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__3_n_9\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_9 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rev_fu_108_p2 : out STD_LOGIC;
    shift_c_empty_n : out STD_LOGIC;
    shift_c_full_n : out STD_LOGIC;
    sel : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_dst_rows_channel_empty_n : in STD_LOGIC;
    p_dst_cols_channel_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read : in STD_LOGIC;
    \mOutPtr_reg[3]_0\ : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    alpha_c_full_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_9 : entity is "sobel_accel_fifo_w32_d6_S";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_9;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_9 is
  signal \empty_n_i_1__0_n_9\ : STD_LOGIC;
  signal \empty_n_i_2__0_n_9\ : STD_LOGIC;
  signal \full_n_i_1__0_n_9\ : STD_LOGIC;
  signal \full_n_i_2__0_n_9\ : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_9\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__0_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__0_n_9\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__0_n_9\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^shift_c_empty_n\ : STD_LOGIC;
  signal \^shift_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__0\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \full_n_i_2__0\ : label is "soft_lutpair321";
begin
  shift_c_empty_n <= \^shift_c_empty_n\;
  shift_c_full_n <= \^shift_c_full_n\;
U_sobel_accel_fifo_w32_d6_S_ShiftReg: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_ShiftReg
     port map (
      D(31 downto 0) => D(31 downto 0),
      ap_clk => ap_clk,
      \in\(31 downto 0) => \in\(31 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      \out\(31 downto 0) => \out\(31 downto 0),
      rev_fu_108_p2 => rev_fu_108_p2,
      sel => sel
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7F00FF00"
    )
        port map (
      I0 => \empty_n_i_2__0_n_9\,
      I1 => p_dst_cols_channel_empty_n,
      I2 => p_dst_rows_channel_empty_n,
      I3 => \^shift_c_empty_n\,
      I4 => Q(0),
      I5 => sel,
      O => \empty_n_i_1__0_n_9\
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(3),
      I3 => mOutPtr_reg(2),
      O => \empty_n_i_2__0_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_9\,
      Q => \^shift_c_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(0),
      I2 => \full_n_i_2__0_n_9\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => \^shift_c_full_n\,
      O => \full_n_i_1__0_n_9\
    );
\full_n_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(2),
      O => \full_n_i_2__0_n_9\
    );
full_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808888888"
    )
        port map (
      I0 => convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read,
      I1 => \^shift_c_empty_n\,
      I2 => \^shift_c_full_n\,
      I3 => alpha_c_full_n,
      I4 => ap_start,
      I5 => \mOutPtr_reg[3]_0\,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_9\,
      Q => \^shift_c_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => Q(0),
      I1 => \^shift_c_empty_n\,
      I2 => p_dst_rows_channel_empty_n,
      I3 => p_dst_cols_channel_empty_n,
      I4 => sel,
      I5 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__0_n_9\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read,
      I4 => \^shift_c_empty_n\,
      I5 => sel,
      O => \mOutPtr[1]_i_1__0_n_9\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__0_n_9\,
      O => \mOutPtr[2]_i_1__0_n_9\
    );
\mOutPtr[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000800080"
    )
        port map (
      I0 => \^shift_c_full_n\,
      I1 => alpha_c_full_n,
      I2 => ap_start,
      I3 => \mOutPtr_reg[3]_0\,
      I4 => convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read,
      I5 => \^shift_c_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(1),
      I2 => \mOutPtr[3]_i_2__0_n_9\,
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__0_n_9\,
      O => \mOutPtr[3]_i_1__0_n_9\
    );
\mOutPtr[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00BFAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^shift_c_empty_n\,
      I2 => convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read,
      I3 => sel,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__0_n_9\
    );
\mOutPtr[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF400040004000"
    )
        port map (
      I0 => \mOutPtr_reg[3]_0\,
      I1 => ap_start,
      I2 => alpha_c_full_n,
      I3 => \^shift_c_full_n\,
      I4 => \^shift_c_empty_n\,
      I5 => convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read,
      O => \mOutPtr[3]_i_3__0_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__0_n_9\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__0_n_9\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__0_n_9\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__0_n_9\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S is
  port (
    dst_1_data_empty_n : out STD_LOGIC;
    dst_1_data_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    push : in STD_LOGIC;
    xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TREADY_int_regslice : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln104_reg_211 : in STD_LOGIC;
    \SRL_SIG_reg[0][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    p_dst_data_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S : entity is "sobel_accel_fifo_w8_d2_S";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S is
  signal \^dst_1_data_empty_n\ : STD_LOGIC;
  signal \^dst_1_data_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__15_n_9\ : STD_LOGIC;
  signal \full_n_i_1__15_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
begin
  dst_1_data_empty_n <= \^dst_1_data_empty_n\;
  dst_1_data_full_n <= \^dst_1_data_full_n\;
U_sobel_accel_fifo_w8_d2_S_ShiftReg: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_ShiftReg_17
     port map (
      \B_V_data_1_payload_B_reg[7]\ => \mOutPtr_reg_n_9_[0]\,
      \B_V_data_1_payload_B_reg[7]_0\ => \mOutPtr_reg_n_9_[1]\,
      D(7 downto 0) => D(7 downto 0),
      \SRL_SIG_reg[0][0]_0\(0) => \SRL_SIG_reg[0][0]\(0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_0 => ap_enable_reg_pp0_iter1_0,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      dst_1_data_full_n => \^dst_1_data_full_n\,
      icmp_ln104_reg_211 => icmp_ln104_reg_211,
      p_dst_data_empty_n => p_dst_data_empty_n,
      push => push
    );
\empty_n_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read,
      I3 => \^dst_1_data_empty_n\,
      I4 => push,
      O => \empty_n_i_1__15_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__15_n_9\,
      Q => \^dst_1_data_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => push,
      I3 => xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read,
      I4 => \^dst_1_data_empty_n\,
      I5 => \^dst_1_data_full_n\,
      O => \full_n_i_1__15_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__15_n_9\,
      Q => \^dst_1_data_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => \^dst_1_data_empty_n\,
      I1 => Q(0),
      I2 => img_out_TREADY_int_regslice,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => push,
      I5 => \mOutPtr_reg_n_9_[0]\,
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => push,
      I2 => \^dst_1_data_empty_n\,
      I3 => xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read,
      I4 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => \mOutPtr_reg_n_9_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_6 is
  port (
    p_dstgx_data_empty_n : out STD_LOGIC;
    p_dstgx_data_full_n : out STD_LOGIC;
    p_dstgx_data_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    mOutPtr18_out : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_6 : entity is "sobel_accel_fifo_w8_d2_S";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_6;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_6 is
  signal \empty_n_i_1__14_n_9\ : STD_LOGIC;
  signal \full_n_i_1__14_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \^p_dstgx_data_empty_n\ : STD_LOGIC;
  signal \^p_dstgx_data_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_1__14\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair318";
begin
  p_dstgx_data_empty_n <= \^p_dstgx_data_empty_n\;
  p_dstgx_data_full_n <= \^p_dstgx_data_full_n\;
U_sobel_accel_fifo_w8_d2_S_ShiftReg: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_ShiftReg_10
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      ap_clk => ap_clk,
      p_dstgx_data_dout(7 downto 0) => p_dstgx_data_dout(7 downto 0),
      p_reg_reg => \mOutPtr_reg_n_9_[0]\,
      p_reg_reg_0 => \mOutPtr_reg_n_9_[1]\
    );
\empty_n_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFF00"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => mOutPtr18_out,
      I4 => \^p_dstgx_data_empty_n\,
      O => \empty_n_i_1__14_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__14_n_9\,
      Q => \^p_dstgx_data_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEF0F00"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => mOutPtr18_out,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^p_dstgx_data_full_n\,
      O => \full_n_i_1__14_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__14_n_9\,
      Q => \^p_dstgx_data_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \^p_dstgx_data_empty_n\,
      I4 => E(0),
      I5 => \mOutPtr_reg_n_9_[0]\,
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5BA4"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => mOutPtr18_out,
      I3 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => \mOutPtr_reg_n_9_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_8 is
  port (
    p_dstgy_data_empty_n : out STD_LOGIC;
    p_dstgy_data_full_n : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    p_dstgy_data_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_dstgx_data_full_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    mOutPtr18_out : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_8 : entity is "sobel_accel_fifo_w8_d2_S";
end sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_8;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_8 is
  signal \empty_n_i_1__13_n_9\ : STD_LOGIC;
  signal \full_n_i_1__13_n_9\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_9_[1]\ : STD_LOGIC;
  signal \^p_dstgy_data_empty_n\ : STD_LOGIC;
  signal \^p_dstgy_data_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_1__13\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair320";
begin
  p_dstgy_data_empty_n <= \^p_dstgy_data_empty_n\;
  p_dstgy_data_full_n <= \^p_dstgy_data_full_n\;
U_sobel_accel_fifo_w8_d2_S_ShiftReg: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_ShiftReg
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      ap_clk => ap_clk,
      mul_ln78_reg_194_reg => \mOutPtr_reg_n_9_[0]\,
      mul_ln78_reg_194_reg_0 => \mOutPtr_reg_n_9_[1]\,
      p_dstgy_data_dout(7 downto 0) => p_dstgy_data_dout(7 downto 0)
    );
\ap_CS_fsm[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_dstgy_data_full_n\,
      I1 => p_dstgx_data_full_n,
      O => full_n_reg_0
    );
\empty_n_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFF00"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg_n_9_[0]\,
      I2 => \mOutPtr_reg_n_9_[1]\,
      I3 => mOutPtr18_out,
      I4 => \^p_dstgy_data_empty_n\,
      O => \empty_n_i_1__13_n_9\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__13_n_9\,
      Q => \^p_dstgy_data_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEF0F00"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg_n_9_[1]\,
      I2 => mOutPtr18_out,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^p_dstgy_data_full_n\,
      O => \full_n_i_1__13_n_9\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__13_n_9\,
      Q => \^p_dstgy_data_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \^p_dstgy_data_empty_n\,
      I4 => E(0),
      I5 => \mOutPtr_reg_n_9_[0]\,
      O => \mOutPtr[0]_i_1_n_9\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5BA4"
    )
        port map (
      I0 => \mOutPtr_reg_n_9_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => mOutPtr18_out,
      I3 => \mOutPtr_reg_n_9_[1]\,
      O => \mOutPtr[1]_i_1_n_9\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_9\,
      Q => \mOutPtr_reg_n_9_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_9\,
      Q => \mOutPtr_reg_n_9_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_mac_muladd_24ns_8ns_32ns_33_4_1 is
  port (
    p_dst_data_din : out STD_LOGIC_VECTOR ( 9 downto 0 );
    empty_n_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_dstgx_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 23 downto 0 );
    P : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_dstgx_data_empty_n : in STD_LOGIC;
    p_dstgy_data_empty_n : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    p_dst_data_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_mac_muladd_24ns_8ns_32ns_33_4_1 : entity is "sobel_accel_mac_muladd_24ns_8ns_32ns_33_4_1";
end sobel_design_sobel_accel_0_0_sobel_accel_mac_muladd_24ns_8ns_32ns_33_4_1;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_mac_muladd_24ns_8ns_32ns_33_4_1 is
begin
sobel_accel_mac_muladd_24ns_8ns_32ns_33_4_1_DSP48_0_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_mac_muladd_24ns_8ns_32ns_33_4_1_DSP48_0
     port map (
      P(31 downto 0) => P(31 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      empty_n_reg => empty_n_reg,
      p_dst_data_din(9 downto 0) => p_dst_data_din(9 downto 0),
      p_dst_data_full_n => p_dst_data_full_n,
      p_dstgx_data_dout(7 downto 0) => p_dstgx_data_dout(7 downto 0),
      p_dstgx_data_empty_n => p_dstgx_data_empty_n,
      p_dstgy_data_empty_n => p_dstgy_data_empty_n,
      p_reg_reg_0(23 downto 0) => p_reg_reg(23 downto 0),
      p_reg_reg_1 => p_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_xFSobel3x3_3_1_16_0_s is
  port (
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_1_int_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_ce_reg_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter6 : in STD_LOGIC;
    p_dstgx_data_full_n : in STD_LOGIC;
    p_dstgy_data_full_n : in STD_LOGIC;
    ap_ce_reg_reg_1 : in STD_LOGIC;
    \out_pix_2_reg_213_reg[10]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out_pix_2_reg_213_reg[10]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out_pix_2_reg_213_reg[10]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out_pix_6_reg_218_reg[10]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out_pix_2_reg_213_reg[10]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \b2_val_read_reg_206_reg[7]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \m2_val_read_reg_212_reg[7]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_xFSobel3x3_3_1_16_0_s : entity is "sobel_accel_xFSobel3x3_3_1_16_0_s";
end sobel_design_sobel_accel_0_0_sobel_accel_xFSobel3x3_3_1_16_0_s;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_xFSobel3x3_3_1_16_0_s is
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal ap_ce_reg_reg_n_9 : STD_LOGIC;
  signal ap_return_0_int_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_return_0_int_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal ap_return_1_int_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_return_1_int_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal b2_val_read_reg_202 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_xFGradientX3x3_16_0_s_fu_82_n_16 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_0_s_fu_82_n_17 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_0_s_fu_82_n_18 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_0_s_fu_82_n_19 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_0_s_fu_82_n_20 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_0_s_fu_82_n_21 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_0_s_fu_82_n_22 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_0_s_fu_92_n_10 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_0_s_fu_92_n_11 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_0_s_fu_92_n_12 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_0_s_fu_92_n_13 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_0_s_fu_92_n_14 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_0_s_fu_92_n_15 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_0_s_fu_92_n_16 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_0_s_fu_92_n_17 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_0_s_fu_92_n_18 : STD_LOGIC;
  signal grp_xFGradientY3x3_16_0_s_fu_102_n_16 : STD_LOGIC;
  signal grp_xFGradientY3x3_16_0_s_fu_102_n_17 : STD_LOGIC;
  signal grp_xFGradientY3x3_16_0_s_fu_102_n_18 : STD_LOGIC;
  signal grp_xFGradientY3x3_16_0_s_fu_102_n_19 : STD_LOGIC;
  signal grp_xFGradientY3x3_16_0_s_fu_102_n_20 : STD_LOGIC;
  signal grp_xFGradientY3x3_16_0_s_fu_102_n_21 : STD_LOGIC;
  signal grp_xFGradientY3x3_16_0_s_fu_102_n_22 : STD_LOGIC;
  signal grp_xFGradientY3x3_16_0_s_fu_112_n_10 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_return_0_int_reg[7]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \ap_return_1_int_reg[7]_i_1\ : label is "soft_lutpair141";
begin
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
ap_ce_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_block_pp0_stage0_subdone\,
      Q => ap_ce_reg_reg_n_9,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA222"
    )
        port map (
      I0 => ap_ce_reg_reg_0,
      I1 => ap_enable_reg_pp0_iter6,
      I2 => p_dstgx_data_full_n,
      I3 => p_dstgy_data_full_n,
      I4 => ap_ce_reg_reg_1,
      O => \^ap_block_pp0_stage0_subdone\
    );
\ap_return_0_int_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_xFGradientX3x3_16_0_s_fu_92_n_10,
      I1 => ap_ce_reg_reg_n_9,
      I2 => ap_return_0_int_reg(7),
      O => \ap_return_0_int_reg[7]_i_1_n_9\
    );
\ap_return_0_int_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => grp_xFGradientX3x3_16_0_s_fu_82_n_22,
      Q => ap_return_0_int_reg(0),
      S => '0'
    );
\ap_return_0_int_reg_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => grp_xFGradientX3x3_16_0_s_fu_82_n_21,
      Q => ap_return_0_int_reg(1),
      S => '0'
    );
\ap_return_0_int_reg_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => grp_xFGradientX3x3_16_0_s_fu_82_n_20,
      Q => ap_return_0_int_reg(2),
      S => '0'
    );
\ap_return_0_int_reg_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => grp_xFGradientX3x3_16_0_s_fu_82_n_19,
      Q => ap_return_0_int_reg(3),
      S => '0'
    );
\ap_return_0_int_reg_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => grp_xFGradientX3x3_16_0_s_fu_82_n_18,
      Q => ap_return_0_int_reg(4),
      S => '0'
    );
\ap_return_0_int_reg_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => grp_xFGradientX3x3_16_0_s_fu_82_n_17,
      Q => ap_return_0_int_reg(5),
      S => '0'
    );
\ap_return_0_int_reg_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => grp_xFGradientX3x3_16_0_s_fu_82_n_16,
      Q => ap_return_0_int_reg(6),
      S => '0'
    );
\ap_return_0_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_0_int_reg[7]_i_1_n_9\,
      Q => ap_return_0_int_reg(7),
      R => '0'
    );
\ap_return_1_int_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_xFGradientY3x3_16_0_s_fu_112_n_10,
      I1 => ap_ce_reg_reg_n_9,
      I2 => ap_return_1_int_reg(7),
      O => \ap_return_1_int_reg[7]_i_1_n_9\
    );
\ap_return_1_int_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => grp_xFGradientY3x3_16_0_s_fu_102_n_22,
      Q => ap_return_1_int_reg(0),
      S => '0'
    );
\ap_return_1_int_reg_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => grp_xFGradientY3x3_16_0_s_fu_102_n_21,
      Q => ap_return_1_int_reg(1),
      S => '0'
    );
\ap_return_1_int_reg_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => grp_xFGradientY3x3_16_0_s_fu_102_n_20,
      Q => ap_return_1_int_reg(2),
      S => '0'
    );
\ap_return_1_int_reg_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => grp_xFGradientY3x3_16_0_s_fu_102_n_19,
      Q => ap_return_1_int_reg(3),
      S => '0'
    );
\ap_return_1_int_reg_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => grp_xFGradientY3x3_16_0_s_fu_102_n_18,
      Q => ap_return_1_int_reg(4),
      S => '0'
    );
\ap_return_1_int_reg_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => grp_xFGradientY3x3_16_0_s_fu_102_n_17,
      Q => ap_return_1_int_reg(5),
      S => '0'
    );
\ap_return_1_int_reg_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_9,
      D => grp_xFGradientY3x3_16_0_s_fu_102_n_16,
      Q => ap_return_1_int_reg(6),
      S => '0'
    );
\ap_return_1_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_1_int_reg[7]_i_1_n_9\,
      Q => ap_return_1_int_reg(7),
      R => '0'
    );
grp_xFGradientX3x3_16_0_s_fu_82: entity work.sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_0_s_29
     port map (
      D(6 downto 0) => D(6 downto 0),
      \GradientValuesX_reg_735_reg[0]\ => ap_ce_reg_reg_n_9,
      Q(7 downto 0) => b2_val_read_reg_202(7 downto 0),
      ap_clk => ap_clk,
      ap_return_0_int_reg(6 downto 0) => ap_return_0_int_reg(6 downto 0),
      \b2_val_read_reg_206_reg[7]_0\(7 downto 0) => \b2_val_read_reg_206_reg[7]\(7 downto 0),
      \m2_val_read_reg_212_reg[7]_0\(7 downto 0) => \m2_val_read_reg_212_reg[7]\(7 downto 0),
      \out_pix_6_reg_218_reg[10]_0\ => grp_xFGradientX3x3_16_0_s_fu_82_n_16,
      \out_pix_6_reg_218_reg[10]_1\ => grp_xFGradientX3x3_16_0_s_fu_82_n_17,
      \out_pix_6_reg_218_reg[10]_10\(7 downto 0) => \out_pix_6_reg_218_reg[10]\(7 downto 0),
      \out_pix_6_reg_218_reg[10]_2\ => grp_xFGradientX3x3_16_0_s_fu_82_n_18,
      \out_pix_6_reg_218_reg[10]_3\ => grp_xFGradientX3x3_16_0_s_fu_82_n_19,
      \out_pix_6_reg_218_reg[10]_4\ => grp_xFGradientX3x3_16_0_s_fu_82_n_20,
      \out_pix_6_reg_218_reg[10]_5\ => grp_xFGradientX3x3_16_0_s_fu_82_n_21,
      \out_pix_6_reg_218_reg[10]_6\ => grp_xFGradientX3x3_16_0_s_fu_82_n_22,
      \out_pix_6_reg_218_reg[10]_7\(7 downto 0) => \out_pix_2_reg_213_reg[10]\(7 downto 0),
      \out_pix_6_reg_218_reg[10]_8\(7 downto 0) => \out_pix_2_reg_213_reg[10]_0\(7 downto 0),
      \out_pix_6_reg_218_reg[10]_9\(7 downto 0) => \out_pix_2_reg_213_reg[10]_1\(7 downto 0)
    );
grp_xFGradientX3x3_16_0_s_fu_92: entity work.sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_0_s_30
     port map (
      D(0) => D(7),
      \GradientValuesX_reg_735_reg[7]\ => ap_ce_reg_reg_n_9,
      Q(7) => grp_xFGradientX3x3_16_0_s_fu_92_n_11,
      Q(6) => grp_xFGradientX3x3_16_0_s_fu_92_n_12,
      Q(5) => grp_xFGradientX3x3_16_0_s_fu_92_n_13,
      Q(4) => grp_xFGradientX3x3_16_0_s_fu_92_n_14,
      Q(3) => grp_xFGradientX3x3_16_0_s_fu_92_n_15,
      Q(2) => grp_xFGradientX3x3_16_0_s_fu_92_n_16,
      Q(1) => grp_xFGradientX3x3_16_0_s_fu_92_n_17,
      Q(0) => grp_xFGradientX3x3_16_0_s_fu_92_n_18,
      ap_clk => ap_clk,
      ap_return_0_int_reg(0) => ap_return_0_int_reg(7),
      \b2_val_read_reg_206_reg[7]_0\(7 downto 0) => \b2_val_read_reg_206_reg[7]\(15 downto 8),
      \m2_val_read_reg_212_reg[7]_0\(7 downto 0) => \m2_val_read_reg_212_reg[7]\(15 downto 8),
      \out_pix_6_reg_218_reg[10]_0\(7 downto 0) => \out_pix_2_reg_213_reg[10]\(15 downto 8),
      \out_pix_6_reg_218_reg[10]_1\(7 downto 0) => \out_pix_2_reg_213_reg[10]_0\(15 downto 8),
      \out_pix_6_reg_218_reg[10]_2\(7 downto 0) => \out_pix_2_reg_213_reg[10]_1\(15 downto 8),
      \out_pix_6_reg_218_reg[10]_3\(7 downto 0) => \out_pix_6_reg_218_reg[10]\(15 downto 8),
      \trunc_ln62_reg_223_reg[0]_0\ => grp_xFGradientX3x3_16_0_s_fu_92_n_10
    );
grp_xFGradientY3x3_16_0_s_fu_102: entity work.sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_0_s_31
     port map (
      \GradientValuesY_reg_741_reg[0]\ => ap_ce_reg_reg_n_9,
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      ap_return_1_int_reg(6 downto 0) => ap_return_1_int_reg(6 downto 0),
      \ap_return_1_int_reg_reg[6]\(6 downto 0) => \ap_return_1_int_reg_reg[7]_0\(6 downto 0),
      \out_pix_2_reg_213_reg[10]_0\ => grp_xFGradientY3x3_16_0_s_fu_102_n_16,
      \out_pix_2_reg_213_reg[10]_1\ => grp_xFGradientY3x3_16_0_s_fu_102_n_17,
      \out_pix_2_reg_213_reg[10]_10\(7 downto 0) => \out_pix_2_reg_213_reg[10]_2\(7 downto 0),
      \out_pix_2_reg_213_reg[10]_2\ => grp_xFGradientY3x3_16_0_s_fu_102_n_18,
      \out_pix_2_reg_213_reg[10]_3\ => grp_xFGradientY3x3_16_0_s_fu_102_n_19,
      \out_pix_2_reg_213_reg[10]_4\ => grp_xFGradientY3x3_16_0_s_fu_102_n_20,
      \out_pix_2_reg_213_reg[10]_5\ => grp_xFGradientY3x3_16_0_s_fu_102_n_21,
      \out_pix_2_reg_213_reg[10]_6\ => grp_xFGradientY3x3_16_0_s_fu_102_n_22,
      \out_pix_2_reg_213_reg[10]_7\(7 downto 0) => \out_pix_2_reg_213_reg[10]_1\(7 downto 0),
      \out_pix_2_reg_213_reg[10]_8\(7 downto 0) => \out_pix_2_reg_213_reg[10]_0\(7 downto 0),
      \out_pix_2_reg_213_reg[10]_9\(7 downto 0) => \out_pix_2_reg_213_reg[10]\(7 downto 0),
      \out_pix_fu_135_p2_carry__1_0\(7 downto 0) => b2_val_read_reg_202(7 downto 0)
    );
grp_xFGradientY3x3_16_0_s_fu_112: entity work.sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_0_s_32
     port map (
      \GradientValuesY_reg_741_reg[7]\ => ap_ce_reg_reg_n_9,
      Q(7) => grp_xFGradientX3x3_16_0_s_fu_92_n_11,
      Q(6) => grp_xFGradientX3x3_16_0_s_fu_92_n_12,
      Q(5) => grp_xFGradientX3x3_16_0_s_fu_92_n_13,
      Q(4) => grp_xFGradientX3x3_16_0_s_fu_92_n_14,
      Q(3) => grp_xFGradientX3x3_16_0_s_fu_92_n_15,
      Q(2) => grp_xFGradientX3x3_16_0_s_fu_92_n_16,
      Q(1) => grp_xFGradientX3x3_16_0_s_fu_92_n_17,
      Q(0) => grp_xFGradientX3x3_16_0_s_fu_92_n_18,
      ap_clk => ap_clk,
      ap_return_1_int_reg(0) => ap_return_1_int_reg(7),
      \ap_return_1_int_reg_reg[7]\(0) => \ap_return_1_int_reg_reg[7]_0\(7),
      \b1_val_read_reg_208_reg[7]_0\(7 downto 0) => Q(15 downto 8),
      \out_pix_2_reg_213_reg[10]_0\(7 downto 0) => \out_pix_2_reg_213_reg[10]_1\(15 downto 8),
      \out_pix_2_reg_213_reg[10]_1\(7 downto 0) => \out_pix_2_reg_213_reg[10]_0\(15 downto 8),
      \out_pix_2_reg_213_reg[10]_2\(7 downto 0) => \out_pix_2_reg_213_reg[10]\(15 downto 8),
      \out_pix_2_reg_213_reg[10]_3\(7 downto 0) => \out_pix_2_reg_213_reg[10]_2\(15 downto 8),
      \trunc_ln110_1_reg_223_reg[0]_0\ => grp_xFGradientY3x3_16_0_s_fu_112_n_10
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    we1 : out STD_LOGIC;
    address1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    buf_1_we1 : out STD_LOGIC;
    \zext_ln360_reg_146_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_mat_data_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln354_fu_114_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop : entity is "sobel_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop";
end sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_enable_reg_pp0_iter1_reg_0\ : STD_LOGIC;
  signal col_4_fu_120_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal col_fu_50 : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[0]\ : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[10]\ : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[11]\ : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[12]\ : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[1]\ : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[2]\ : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[3]\ : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[4]\ : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[5]\ : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[6]\ : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[7]\ : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[8]\ : STD_LOGIC;
  signal \col_fu_50_reg_n_9_[9]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_58 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_59 : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \icmp_ln354_fu_114_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln354_fu_114_p2_carry__0_n_11\ : STD_LOGIC;
  signal \icmp_ln354_fu_114_p2_carry__0_n_12\ : STD_LOGIC;
  signal icmp_ln354_fu_114_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln354_fu_114_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln354_fu_114_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln354_fu_114_p2_carry_n_9 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal ram_reg_0_i_26_n_9 : STD_LOGIC;
  signal NLW_icmp_ln354_fu_114_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln354_fu_114_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln354_fu_114_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln354_fu_114_p2_carry__0\ : label is 11;
begin
  CO(0) <= \^co\(0);
  ap_enable_reg_pp0_iter1_reg_0 <= \^ap_enable_reg_pp0_iter1_reg_0\;
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_10,
      Q => \^ap_enable_reg_pp0_iter1_reg_0\,
      R => '0'
    );
\col_fu_50_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(0),
      Q => \col_fu_50_reg_n_9_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\col_fu_50_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(10),
      Q => \col_fu_50_reg_n_9_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\col_fu_50_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(11),
      Q => \col_fu_50_reg_n_9_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\col_fu_50_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(12),
      Q => \col_fu_50_reg_n_9_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\col_fu_50_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(1),
      Q => \col_fu_50_reg_n_9_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\col_fu_50_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(2),
      Q => \col_fu_50_reg_n_9_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\col_fu_50_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(3),
      Q => \col_fu_50_reg_n_9_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\col_fu_50_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(4),
      Q => \col_fu_50_reg_n_9_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\col_fu_50_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(5),
      Q => \col_fu_50_reg_n_9_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\col_fu_50_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(6),
      Q => \col_fu_50_reg_n_9_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\col_fu_50_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(7),
      Q => \col_fu_50_reg_n_9_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\col_fu_50_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(8),
      Q => \col_fu_50_reg_n_9_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\col_fu_50_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_50,
      D => col_4_fu_120_p2(9),
      Q => \col_fu_50_reg_n_9_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
flow_control_loop_pipe_sequential_init_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_33
     port map (
      ADDRARDADDR(11 downto 0) => ADDRARDADDR(11 downto 0),
      CO(0) => \^co\(0),
      D(1 downto 0) => D(1 downto 0),
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_33,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_34,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_35,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_36,
      E(0) => col_fu_50,
      Q(2 downto 0) => Q(2 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_29,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_30,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_31,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_32,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_16,
      address1(11 downto 0) => address1(11 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_10,
      ap_rst_n_inv => ap_rst_n_inv,
      \col_fu_50_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_59,
      \col_fu_50_reg[0]_0\ => \^ap_enable_reg_pp0_iter1_reg_0\,
      \col_fu_50_reg[12]\(12 downto 0) => col_4_fu_120_p2(12 downto 0),
      \col_fu_50_reg[12]_0\(12) => \col_fu_50_reg_n_9_[12]\,
      \col_fu_50_reg[12]_0\(11) => \col_fu_50_reg_n_9_[11]\,
      \col_fu_50_reg[12]_0\(10) => \col_fu_50_reg_n_9_[10]\,
      \col_fu_50_reg[12]_0\(9) => \col_fu_50_reg_n_9_[9]\,
      \col_fu_50_reg[12]_0\(8) => \col_fu_50_reg_n_9_[8]\,
      \col_fu_50_reg[12]_0\(7) => \col_fu_50_reg_n_9_[7]\,
      \col_fu_50_reg[12]_0\(6) => \col_fu_50_reg_n_9_[6]\,
      \col_fu_50_reg[12]_0\(5) => \col_fu_50_reg_n_9_[5]\,
      \col_fu_50_reg[12]_0\(4) => \col_fu_50_reg_n_9_[4]\,
      \col_fu_50_reg[12]_0\(3) => \col_fu_50_reg_n_9_[3]\,
      \col_fu_50_reg[12]_0\(2) => \col_fu_50_reg_n_9_[2]\,
      \col_fu_50_reg[12]_0\(1) => \col_fu_50_reg_n_9_[1]\,
      \col_fu_50_reg[12]_0\(0) => \col_fu_50_reg_n_9_[0]\,
      \col_fu_50_reg[6]\(3) => flow_control_loop_pipe_sequential_init_U_n_37,
      \col_fu_50_reg[6]\(2) => flow_control_loop_pipe_sequential_init_U_n_38,
      \col_fu_50_reg[6]\(1) => flow_control_loop_pipe_sequential_init_U_n_39,
      \col_fu_50_reg[6]\(0) => flow_control_loop_pipe_sequential_init_U_n_40,
      \col_fu_50_reg[6]_0\(3) => flow_control_loop_pipe_sequential_init_U_n_41,
      \col_fu_50_reg[6]_0\(2) => flow_control_loop_pipe_sequential_init_U_n_42,
      \col_fu_50_reg[6]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_43,
      \col_fu_50_reg[6]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_44,
      empty_n_reg => flow_control_loop_pipe_sequential_init_U_n_58,
      grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(0) => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(0),
      \icmp_ln354_fu_114_p2_carry__0\(15 downto 0) => \icmp_ln354_fu_114_p2_carry__0_0\(15 downto 0),
      in_mat_data_empty_n => in_mat_data_empty_n,
      p_1_in => p_1_in,
      ram_reg_2 => ram_reg_2,
      ram_reg_2_0 => ram_reg_0_i_26_n_9,
      we1 => we1
    );
icmp_ln354_fu_114_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln354_fu_114_p2_carry_n_9,
      CO(2) => icmp_ln354_fu_114_p2_carry_n_10,
      CO(1) => icmp_ln354_fu_114_p2_carry_n_11,
      CO(0) => icmp_ln354_fu_114_p2_carry_n_12,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_41,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_42,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_43,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_44,
      O(3 downto 0) => NLW_icmp_ln354_fu_114_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_37,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_38,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_39,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_40
    );
\icmp_ln354_fu_114_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln354_fu_114_p2_carry_n_9,
      CO(3) => \^co\(0),
      CO(2) => \icmp_ln354_fu_114_p2_carry__0_n_10\,
      CO(1) => \icmp_ln354_fu_114_p2_carry__0_n_11\,
      CO(0) => \icmp_ln354_fu_114_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_33,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_34,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_35,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_36,
      O(3 downto 0) => \NLW_icmp_ln354_fu_114_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_29,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_30,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_31,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_32
    );
\ram_reg_0_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(3),
      I1 => ADDRARDADDR(3),
      I2 => Q(2),
      O => \zext_ln360_reg_146_reg[11]_0\(3)
    );
\ram_reg_0_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(2),
      I1 => ADDRARDADDR(2),
      I2 => Q(2),
      O => \zext_ln360_reg_146_reg[11]_0\(2)
    );
\ram_reg_0_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(1),
      I1 => ADDRARDADDR(1),
      I2 => Q(2),
      O => \zext_ln360_reg_146_reg[11]_0\(1)
    );
\ram_reg_0_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(0),
      I1 => ADDRARDADDR(0),
      I2 => Q(2),
      O => \zext_ln360_reg_146_reg[11]_0\(0)
    );
\ram_reg_0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => in_mat_data_empty_n,
      I4 => ram_reg_0,
      O => buf_1_we1
    );
ram_reg_0_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I1 => in_mat_data_empty_n,
      I2 => ap_enable_reg_pp0_iter1_reg_1,
      O => ram_reg_0_i_26_n_9
    );
\ram_reg_0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(11),
      I1 => ADDRARDADDR(11),
      I2 => Q(2),
      O => \zext_ln360_reg_146_reg[11]_0\(11)
    );
\ram_reg_0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(10),
      I1 => ADDRARDADDR(10),
      I2 => Q(2),
      O => \zext_ln360_reg_146_reg[11]_0\(10)
    );
\ram_reg_0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(9),
      I1 => ADDRARDADDR(9),
      I2 => Q(2),
      O => \zext_ln360_reg_146_reg[11]_0\(9)
    );
\ram_reg_0_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(8),
      I1 => ADDRARDADDR(8),
      I2 => Q(2),
      O => \zext_ln360_reg_146_reg[11]_0\(8)
    );
\ram_reg_0_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(7),
      I1 => ADDRARDADDR(7),
      I2 => Q(2),
      O => \zext_ln360_reg_146_reg[11]_0\(7)
    );
\ram_reg_0_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(6),
      I1 => ADDRARDADDR(6),
      I2 => Q(2),
      O => \zext_ln360_reg_146_reg[11]_0\(6)
    );
\ram_reg_0_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(5),
      I1 => ADDRARDADDR(5),
      I2 => Q(2),
      O => \zext_ln360_reg_146_reg[11]_0\(5)
    );
\ram_reg_0_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(4),
      I1 => ADDRARDADDR(4),
      I2 => Q(2),
      O => \zext_ln360_reg_146_reg[11]_0\(4)
    );
\zext_ln360_reg_146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_59,
      Q => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(0),
      R => '0'
    );
\zext_ln360_reg_146_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \col_fu_50_reg_n_9_[10]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(10),
      R => flow_control_loop_pipe_sequential_init_U_n_58
    );
\zext_ln360_reg_146_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \col_fu_50_reg_n_9_[11]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(11),
      R => flow_control_loop_pipe_sequential_init_U_n_58
    );
\zext_ln360_reg_146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \col_fu_50_reg_n_9_[1]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(1),
      R => flow_control_loop_pipe_sequential_init_U_n_58
    );
\zext_ln360_reg_146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \col_fu_50_reg_n_9_[2]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(2),
      R => flow_control_loop_pipe_sequential_init_U_n_58
    );
\zext_ln360_reg_146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \col_fu_50_reg_n_9_[3]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(3),
      R => flow_control_loop_pipe_sequential_init_U_n_58
    );
\zext_ln360_reg_146_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \col_fu_50_reg_n_9_[4]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(4),
      R => flow_control_loop_pipe_sequential_init_U_n_58
    );
\zext_ln360_reg_146_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \col_fu_50_reg_n_9_[5]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(5),
      R => flow_control_loop_pipe_sequential_init_U_n_58
    );
\zext_ln360_reg_146_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \col_fu_50_reg_n_9_[6]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(6),
      R => flow_control_loop_pipe_sequential_init_U_n_58
    );
\zext_ln360_reg_146_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \col_fu_50_reg_n_9_[7]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(7),
      R => flow_control_loop_pipe_sequential_init_U_n_58
    );
\zext_ln360_reg_146_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \col_fu_50_reg_n_9_[8]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(8),
      R => flow_control_loop_pipe_sequential_init_U_n_58
    );
\zext_ln360_reg_146_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \col_fu_50_reg_n_9_[9]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_buf_1_address1(9),
      R => flow_control_loop_pipe_sequential_init_U_n_58
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2 is
  port (
    ap_done_cache_1 : out STD_LOGIC;
    ap_loop_init_int_reg : out STD_LOGIC;
    \icmp_ln432_reg_739_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_fu_76_reg[0]_0\ : out STD_LOGIC;
    \i_fu_76_reg[1]_0\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    q_fu_80 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GradientValuesX_fu_72_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GradientValuesY_fu_68_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[8]_0\ : in STD_LOGIC;
    \GradientValuesY_fu_68_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GradientValuesX_fu_72_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \trunc_ln435_reg_743_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln436_reg_749_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln433_reg_754_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln441_reg_760_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln438_reg_765_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ref_tmp1_reg_775_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2 : entity is "sobel_accel_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2";
end sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2 is
  signal GradientValuesY_fu_68 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal \^ap_loop_exit_ready_pp0_iter2_reg_reg_0\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_0_s_fu_140_n_10 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_0_s_fu_140_n_11 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_0_s_fu_140_n_12 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_0_s_fu_140_n_13 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_0_s_fu_140_n_14 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_0_s_fu_140_n_15 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_0_s_fu_140_n_16 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_0_s_fu_140_n_17 : STD_LOGIC;
  signal grp_xFGradientX3x3_16_0_s_fu_140_n_9 : STD_LOGIC;
  signal grp_xFGradientY3x3_16_0_s_fu_153_n_10 : STD_LOGIC;
  signal grp_xFGradientY3x3_16_0_s_fu_153_n_11 : STD_LOGIC;
  signal grp_xFGradientY3x3_16_0_s_fu_153_n_12 : STD_LOGIC;
  signal grp_xFGradientY3x3_16_0_s_fu_153_n_13 : STD_LOGIC;
  signal grp_xFGradientY3x3_16_0_s_fu_153_n_14 : STD_LOGIC;
  signal grp_xFGradientY3x3_16_0_s_fu_153_n_15 : STD_LOGIC;
  signal grp_xFGradientY3x3_16_0_s_fu_153_n_16 : STD_LOGIC;
  signal grp_xFGradientY3x3_16_0_s_fu_153_n_17 : STD_LOGIC;
  signal grp_xFGradientY3x3_16_0_s_fu_153_n_9 : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_ready : STD_LOGIC;
  signal i_4_fu_194_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i_fu_760 : STD_LOGIC;
  signal i_fu_761 : STD_LOGIC;
  signal \^i_fu_76_reg[0]_0\ : STD_LOGIC;
  signal \^i_fu_76_reg[1]_0\ : STD_LOGIC;
  signal icmp_ln432_fu_188_p2 : STD_LOGIC;
  signal icmp_ln432_reg_739 : STD_LOGIC;
  signal \^icmp_ln432_reg_739_pp0_iter1_reg_reg[0]_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^q_fu_80\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ref_tmp1_reg_775 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ref_tmp_reg_770 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln433_reg_754 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln435_reg_743 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln436_reg_749 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln438_reg_765 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln441_reg_760 : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  ap_loop_exit_ready_pp0_iter2_reg_reg_0 <= \^ap_loop_exit_ready_pp0_iter2_reg_reg_0\;
  \i_fu_76_reg[0]_0\ <= \^i_fu_76_reg[0]_0\;
  \i_fu_76_reg[1]_0\ <= \^i_fu_76_reg[1]_0\;
  \icmp_ln432_reg_739_pp0_iter1_reg_reg[0]_0\ <= \^icmp_ln432_reg_739_pp0_iter1_reg_reg[0]_0\;
  q_fu_80(1 downto 0) <= \^q_fu_80\(1 downto 0);
\GradientValuesX_fu_72_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => \GradientValuesX_fu_72_reg[7]_0\(0),
      R => '0'
    );
\GradientValuesX_fu_72_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => \GradientValuesX_fu_72_reg[7]_0\(1),
      R => '0'
    );
\GradientValuesX_fu_72_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => \GradientValuesX_fu_72_reg[7]_0\(2),
      R => '0'
    );
\GradientValuesX_fu_72_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => \GradientValuesX_fu_72_reg[7]_0\(3),
      R => '0'
    );
\GradientValuesX_fu_72_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => \GradientValuesX_fu_72_reg[7]_0\(4),
      R => '0'
    );
\GradientValuesX_fu_72_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => \GradientValuesX_fu_72_reg[7]_0\(5),
      R => '0'
    );
\GradientValuesX_fu_72_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => \GradientValuesX_fu_72_reg[7]_0\(6),
      R => '0'
    );
\GradientValuesX_fu_72_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => \GradientValuesX_fu_72_reg[7]_0\(7),
      R => '0'
    );
\GradientValuesY_fu_68_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => \GradientValuesY_fu_68_reg[7]_0\(0),
      R => '0'
    );
\GradientValuesY_fu_68_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => \GradientValuesY_fu_68_reg[7]_0\(1),
      R => '0'
    );
\GradientValuesY_fu_68_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => \GradientValuesY_fu_68_reg[7]_0\(2),
      R => '0'
    );
\GradientValuesY_fu_68_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => flow_control_loop_pipe_sequential_init_U_n_17,
      Q => \GradientValuesY_fu_68_reg[7]_0\(3),
      R => '0'
    );
\GradientValuesY_fu_68_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => \GradientValuesY_fu_68_reg[7]_0\(4),
      R => '0'
    );
\GradientValuesY_fu_68_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => \GradientValuesY_fu_68_reg[7]_0\(5),
      R => '0'
    );
\GradientValuesY_fu_68_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => \GradientValuesY_fu_68_reg[7]_0\(6),
      R => '0'
    );
\GradientValuesY_fu_68_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => GradientValuesY_fu_68,
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => \GradientValuesY_fu_68_reg[7]_0\(7),
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => i_fu_760,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter1_reg,
      Q => \^ap_loop_exit_ready_pp0_iter2_reg_reg_0\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_27
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => GradientValuesY_fu_68,
      \GradientValuesX_fu_72_reg[7]\(7 downto 0) => \GradientValuesX_fu_72_reg[7]_1\(7 downto 0),
      \GradientValuesY_fu_68_reg[7]\(7 downto 0) => \GradientValuesY_fu_68_reg[7]_1\(7 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      \ap_CS_fsm_reg[8]\ => \ap_CS_fsm_reg[8]\,
      \ap_CS_fsm_reg[8]_0\ => \^ap_loop_exit_ready_pp0_iter2_reg_reg_0\,
      \ap_CS_fsm_reg[8]_1\ => \ap_CS_fsm_reg[8]_0\,
      ap_clk => ap_clk,
      ap_done_cache_1 => ap_done_cache_1,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_loop_init_int_reg_0 => ap_loop_init_int_reg,
      ap_loop_init_int_reg_1 => ap_loop_init_int_reg_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_ready => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_ready,
      i_4_fu_194_p2(1 downto 0) => i_4_fu_194_p2(1 downto 0),
      i_fu_760 => i_fu_760,
      \i_fu_76_reg[0]\(0) => i_fu_761,
      icmp_ln432_fu_188_p2 => icmp_ln432_fu_188_p2,
      p_0_in(0) => p_0_in(3),
      q_fu_80(1 downto 0) => \^q_fu_80\(1 downto 0),
      \q_fu_80_reg[3]\ => flow_control_loop_pipe_sequential_init_U_n_38,
      ref_tmp1_reg_775(7 downto 0) => ref_tmp1_reg_775(7 downto 0),
      \ref_tmp1_reg_775_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_13,
      \ref_tmp1_reg_775_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_14,
      \ref_tmp1_reg_775_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_15,
      \ref_tmp1_reg_775_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_16,
      \ref_tmp1_reg_775_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_17,
      \ref_tmp1_reg_775_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_18,
      \ref_tmp1_reg_775_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_19,
      \ref_tmp1_reg_775_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_20,
      ref_tmp_reg_770(7 downto 0) => ref_tmp_reg_770(7 downto 0),
      \ref_tmp_reg_770_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_21,
      \ref_tmp_reg_770_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_22,
      \ref_tmp_reg_770_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_23,
      \ref_tmp_reg_770_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_24,
      \ref_tmp_reg_770_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_25,
      \ref_tmp_reg_770_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_26,
      \ref_tmp_reg_770_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_27,
      \ref_tmp_reg_770_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_28,
      \trunc_ln435_reg_743_reg[7]\ => \^i_fu_76_reg[0]_0\,
      \trunc_ln435_reg_743_reg[7]_0\ => \^i_fu_76_reg[1]_0\
    );
grp_xFGradientX3x3_16_0_s_fu_140: entity work.sobel_design_sobel_accel_0_0_sobel_accel_xFGradientX3x3_16_0_s
     port map (
      Q(7 downto 0) => trunc_ln433_reg_754(7 downto 0),
      ap_clk => ap_clk,
      \icmp_ln432_reg_739_pp0_iter1_reg_reg[0]\ => grp_xFGradientX3x3_16_0_s_fu_140_n_17,
      \out_pix_6_reg_218_reg[14]_0\(7 downto 0) => trunc_ln436_reg_749(7 downto 0),
      \out_pix_6_reg_218_reg[14]_1\(7 downto 0) => trunc_ln435_reg_743(7 downto 0),
      \ref_tmp_reg_770_reg[0]\ => \^icmp_ln432_reg_739_pp0_iter1_reg_reg[0]_0\,
      \trunc_ln62_reg_223_reg[1]_0\ => grp_xFGradientX3x3_16_0_s_fu_140_n_9,
      \trunc_ln62_reg_223_reg[1]_1\ => grp_xFGradientX3x3_16_0_s_fu_140_n_10,
      \trunc_ln62_reg_223_reg[1]_2\ => grp_xFGradientX3x3_16_0_s_fu_140_n_11,
      \trunc_ln62_reg_223_reg[1]_3\ => grp_xFGradientX3x3_16_0_s_fu_140_n_12,
      \trunc_ln62_reg_223_reg[5]_0\ => grp_xFGradientX3x3_16_0_s_fu_140_n_13,
      \trunc_ln62_reg_223_reg[5]_1\ => grp_xFGradientX3x3_16_0_s_fu_140_n_14,
      \trunc_ln62_reg_223_reg[5]_2\ => grp_xFGradientX3x3_16_0_s_fu_140_n_15,
      \trunc_ln62_reg_223_reg[5]_3\ => grp_xFGradientX3x3_16_0_s_fu_140_n_16
    );
grp_xFGradientY3x3_16_0_s_fu_153: entity work.sobel_design_sobel_accel_0_0_sobel_accel_xFGradientY3x3_16_0_s
     port map (
      Q(7 downto 0) => trunc_ln438_reg_765(7 downto 0),
      ap_clk => ap_clk,
      \icmp_ln432_reg_739_pp0_iter1_reg_reg[0]\ => grp_xFGradientY3x3_16_0_s_fu_153_n_9,
      \out_pix_2_reg_213_reg[14]_0\ => grp_xFGradientY3x3_16_0_s_fu_153_n_10,
      \out_pix_2_reg_213_reg[14]_1\ => grp_xFGradientY3x3_16_0_s_fu_153_n_11,
      \out_pix_2_reg_213_reg[14]_2\ => grp_xFGradientY3x3_16_0_s_fu_153_n_12,
      \out_pix_2_reg_213_reg[14]_3\ => grp_xFGradientY3x3_16_0_s_fu_153_n_13,
      \out_pix_2_reg_213_reg[14]_4\ => grp_xFGradientY3x3_16_0_s_fu_153_n_14,
      \out_pix_2_reg_213_reg[14]_5\ => grp_xFGradientY3x3_16_0_s_fu_153_n_15,
      \out_pix_2_reg_213_reg[14]_6\ => grp_xFGradientY3x3_16_0_s_fu_153_n_16,
      \out_pix_2_reg_213_reg[14]_7\(7 downto 0) => trunc_ln441_reg_760(7 downto 0),
      \ref_tmp1_reg_775_reg[0]\ => \^icmp_ln432_reg_739_pp0_iter1_reg_reg[0]_0\,
      \trunc_ln110_1_reg_223_reg[0]_0\ => grp_xFGradientY3x3_16_0_s_fu_153_n_17,
      \trunc_ln110_1_reg_223_reg[7]_0\(7 downto 0) => trunc_ln433_reg_754(7 downto 0),
      \trunc_ln110_1_reg_223_reg[7]_1\(7 downto 0) => trunc_ln435_reg_743(7 downto 0)
    );
\i_fu_76_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_760,
      D => i_4_fu_194_p2(0),
      Q => \^i_fu_76_reg[0]_0\,
      R => '0'
    );
\i_fu_76_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_760,
      D => i_4_fu_194_p2(1),
      Q => \^i_fu_76_reg[1]_0\,
      R => '0'
    );
\icmp_ln432_reg_739_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln432_reg_739,
      Q => \^icmp_ln432_reg_739_pp0_iter1_reg_reg[0]_0\,
      R => '0'
    );
\icmp_ln432_reg_739_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln432_fu_188_p2,
      Q => icmp_ln432_reg_739,
      R => '0'
    );
\q_fu_80_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_760,
      D => p_0_in(3),
      Q => \^q_fu_80\(0),
      R => '0'
    );
\q_fu_80_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_760,
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => \^q_fu_80\(1),
      R => '0'
    );
\ref_tmp1_reg_775_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ref_tmp1_reg_775_reg[0]_0\,
      D => grp_xFGradientY3x3_16_0_s_fu_153_n_17,
      Q => ref_tmp1_reg_775(0),
      S => grp_xFGradientY3x3_16_0_s_fu_153_n_9
    );
\ref_tmp1_reg_775_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ref_tmp1_reg_775_reg[0]_0\,
      D => grp_xFGradientY3x3_16_0_s_fu_153_n_16,
      Q => ref_tmp1_reg_775(1),
      S => grp_xFGradientY3x3_16_0_s_fu_153_n_9
    );
\ref_tmp1_reg_775_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ref_tmp1_reg_775_reg[0]_0\,
      D => grp_xFGradientY3x3_16_0_s_fu_153_n_15,
      Q => ref_tmp1_reg_775(2),
      S => grp_xFGradientY3x3_16_0_s_fu_153_n_9
    );
\ref_tmp1_reg_775_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ref_tmp1_reg_775_reg[0]_0\,
      D => grp_xFGradientY3x3_16_0_s_fu_153_n_14,
      Q => ref_tmp1_reg_775(3),
      S => grp_xFGradientY3x3_16_0_s_fu_153_n_9
    );
\ref_tmp1_reg_775_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ref_tmp1_reg_775_reg[0]_0\,
      D => grp_xFGradientY3x3_16_0_s_fu_153_n_13,
      Q => ref_tmp1_reg_775(4),
      S => grp_xFGradientY3x3_16_0_s_fu_153_n_9
    );
\ref_tmp1_reg_775_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ref_tmp1_reg_775_reg[0]_0\,
      D => grp_xFGradientY3x3_16_0_s_fu_153_n_12,
      Q => ref_tmp1_reg_775(5),
      S => grp_xFGradientY3x3_16_0_s_fu_153_n_9
    );
\ref_tmp1_reg_775_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ref_tmp1_reg_775_reg[0]_0\,
      D => grp_xFGradientY3x3_16_0_s_fu_153_n_11,
      Q => ref_tmp1_reg_775(6),
      S => grp_xFGradientY3x3_16_0_s_fu_153_n_9
    );
\ref_tmp1_reg_775_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ref_tmp1_reg_775_reg[0]_0\,
      D => grp_xFGradientY3x3_16_0_s_fu_153_n_10,
      Q => ref_tmp1_reg_775(7),
      S => grp_xFGradientY3x3_16_0_s_fu_153_n_9
    );
\ref_tmp_reg_770_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ref_tmp1_reg_775_reg[0]_0\,
      D => grp_xFGradientX3x3_16_0_s_fu_140_n_9,
      Q => ref_tmp_reg_770(0),
      S => grp_xFGradientX3x3_16_0_s_fu_140_n_17
    );
\ref_tmp_reg_770_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ref_tmp1_reg_775_reg[0]_0\,
      D => grp_xFGradientX3x3_16_0_s_fu_140_n_10,
      Q => ref_tmp_reg_770(1),
      S => grp_xFGradientX3x3_16_0_s_fu_140_n_17
    );
\ref_tmp_reg_770_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ref_tmp1_reg_775_reg[0]_0\,
      D => grp_xFGradientX3x3_16_0_s_fu_140_n_11,
      Q => ref_tmp_reg_770(2),
      S => grp_xFGradientX3x3_16_0_s_fu_140_n_17
    );
\ref_tmp_reg_770_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ref_tmp1_reg_775_reg[0]_0\,
      D => grp_xFGradientX3x3_16_0_s_fu_140_n_12,
      Q => ref_tmp_reg_770(3),
      S => grp_xFGradientX3x3_16_0_s_fu_140_n_17
    );
\ref_tmp_reg_770_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ref_tmp1_reg_775_reg[0]_0\,
      D => grp_xFGradientX3x3_16_0_s_fu_140_n_13,
      Q => ref_tmp_reg_770(4),
      S => grp_xFGradientX3x3_16_0_s_fu_140_n_17
    );
\ref_tmp_reg_770_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ref_tmp1_reg_775_reg[0]_0\,
      D => grp_xFGradientX3x3_16_0_s_fu_140_n_14,
      Q => ref_tmp_reg_770(5),
      S => grp_xFGradientX3x3_16_0_s_fu_140_n_17
    );
\ref_tmp_reg_770_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ref_tmp1_reg_775_reg[0]_0\,
      D => grp_xFGradientX3x3_16_0_s_fu_140_n_15,
      Q => ref_tmp_reg_770(6),
      S => grp_xFGradientX3x3_16_0_s_fu_140_n_17
    );
\ref_tmp_reg_770_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ref_tmp1_reg_775_reg[0]_0\,
      D => grp_xFGradientX3x3_16_0_s_fu_140_n_16,
      Q => ref_tmp_reg_770(7),
      S => grp_xFGradientX3x3_16_0_s_fu_140_n_17
    );
\trunc_ln433_reg_754_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln433_reg_754_reg[7]_0\(0),
      Q => trunc_ln433_reg_754(0),
      R => '0'
    );
\trunc_ln433_reg_754_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln433_reg_754_reg[7]_0\(1),
      Q => trunc_ln433_reg_754(1),
      R => '0'
    );
\trunc_ln433_reg_754_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln433_reg_754_reg[7]_0\(2),
      Q => trunc_ln433_reg_754(2),
      R => '0'
    );
\trunc_ln433_reg_754_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln433_reg_754_reg[7]_0\(3),
      Q => trunc_ln433_reg_754(3),
      R => '0'
    );
\trunc_ln433_reg_754_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln433_reg_754_reg[7]_0\(4),
      Q => trunc_ln433_reg_754(4),
      R => '0'
    );
\trunc_ln433_reg_754_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln433_reg_754_reg[7]_0\(5),
      Q => trunc_ln433_reg_754(5),
      R => '0'
    );
\trunc_ln433_reg_754_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln433_reg_754_reg[7]_0\(6),
      Q => trunc_ln433_reg_754(6),
      R => '0'
    );
\trunc_ln433_reg_754_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln433_reg_754_reg[7]_0\(7),
      Q => trunc_ln433_reg_754(7),
      R => '0'
    );
\trunc_ln435_reg_743_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln435_reg_743_reg[7]_0\(0),
      Q => trunc_ln435_reg_743(0),
      R => '0'
    );
\trunc_ln435_reg_743_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln435_reg_743_reg[7]_0\(1),
      Q => trunc_ln435_reg_743(1),
      R => '0'
    );
\trunc_ln435_reg_743_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln435_reg_743_reg[7]_0\(2),
      Q => trunc_ln435_reg_743(2),
      R => '0'
    );
\trunc_ln435_reg_743_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln435_reg_743_reg[7]_0\(3),
      Q => trunc_ln435_reg_743(3),
      R => '0'
    );
\trunc_ln435_reg_743_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln435_reg_743_reg[7]_0\(4),
      Q => trunc_ln435_reg_743(4),
      R => '0'
    );
\trunc_ln435_reg_743_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln435_reg_743_reg[7]_0\(5),
      Q => trunc_ln435_reg_743(5),
      R => '0'
    );
\trunc_ln435_reg_743_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln435_reg_743_reg[7]_0\(6),
      Q => trunc_ln435_reg_743(6),
      R => '0'
    );
\trunc_ln435_reg_743_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln435_reg_743_reg[7]_0\(7),
      Q => trunc_ln435_reg_743(7),
      R => '0'
    );
\trunc_ln436_reg_749_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln436_reg_749_reg[7]_0\(0),
      Q => trunc_ln436_reg_749(0),
      R => '0'
    );
\trunc_ln436_reg_749_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln436_reg_749_reg[7]_0\(1),
      Q => trunc_ln436_reg_749(1),
      R => '0'
    );
\trunc_ln436_reg_749_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln436_reg_749_reg[7]_0\(2),
      Q => trunc_ln436_reg_749(2),
      R => '0'
    );
\trunc_ln436_reg_749_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln436_reg_749_reg[7]_0\(3),
      Q => trunc_ln436_reg_749(3),
      R => '0'
    );
\trunc_ln436_reg_749_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln436_reg_749_reg[7]_0\(4),
      Q => trunc_ln436_reg_749(4),
      R => '0'
    );
\trunc_ln436_reg_749_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln436_reg_749_reg[7]_0\(5),
      Q => trunc_ln436_reg_749(5),
      R => '0'
    );
\trunc_ln436_reg_749_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln436_reg_749_reg[7]_0\(6),
      Q => trunc_ln436_reg_749(6),
      R => '0'
    );
\trunc_ln436_reg_749_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln436_reg_749_reg[7]_0\(7),
      Q => trunc_ln436_reg_749(7),
      R => '0'
    );
\trunc_ln438_reg_765_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln438_reg_765_reg[7]_0\(0),
      Q => trunc_ln438_reg_765(0),
      R => '0'
    );
\trunc_ln438_reg_765_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln438_reg_765_reg[7]_0\(1),
      Q => trunc_ln438_reg_765(1),
      R => '0'
    );
\trunc_ln438_reg_765_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln438_reg_765_reg[7]_0\(2),
      Q => trunc_ln438_reg_765(2),
      R => '0'
    );
\trunc_ln438_reg_765_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln438_reg_765_reg[7]_0\(3),
      Q => trunc_ln438_reg_765(3),
      R => '0'
    );
\trunc_ln438_reg_765_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln438_reg_765_reg[7]_0\(4),
      Q => trunc_ln438_reg_765(4),
      R => '0'
    );
\trunc_ln438_reg_765_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln438_reg_765_reg[7]_0\(5),
      Q => trunc_ln438_reg_765(5),
      R => '0'
    );
\trunc_ln438_reg_765_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln438_reg_765_reg[7]_0\(6),
      Q => trunc_ln438_reg_765(6),
      R => '0'
    );
\trunc_ln438_reg_765_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln438_reg_765_reg[7]_0\(7),
      Q => trunc_ln438_reg_765(7),
      R => '0'
    );
\trunc_ln441_reg_760_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln441_reg_760_reg[7]_0\(0),
      Q => trunc_ln441_reg_760(0),
      R => '0'
    );
\trunc_ln441_reg_760_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln441_reg_760_reg[7]_0\(1),
      Q => trunc_ln441_reg_760(1),
      R => '0'
    );
\trunc_ln441_reg_760_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln441_reg_760_reg[7]_0\(2),
      Q => trunc_ln441_reg_760(2),
      R => '0'
    );
\trunc_ln441_reg_760_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln441_reg_760_reg[7]_0\(3),
      Q => trunc_ln441_reg_760(3),
      R => '0'
    );
\trunc_ln441_reg_760_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln441_reg_760_reg[7]_0\(4),
      Q => trunc_ln441_reg_760(4),
      R => '0'
    );
\trunc_ln441_reg_760_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln441_reg_760_reg[7]_0\(5),
      Q => trunc_ln441_reg_760(5),
      R => '0'
    );
\trunc_ln441_reg_760_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln441_reg_760_reg[7]_0\(6),
      Q => trunc_ln441_reg_760(6),
      R => '0'
    );
\trunc_ln441_reg_760_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_761,
      D => \trunc_ln441_reg_760_reg[7]_0\(7),
      Q => trunc_ln441_reg_760(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache : out STD_LOGIC;
    ap_loop_init_int : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    axi_last_reg_194 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln106_fu_149_p2_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln106_fu_149_p2_carry__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter1_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter1_reg_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_loop_init_int_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_3 : in STD_LOGIC;
    dst_1_data_empty_n : in STD_LOGIC;
    grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dst_1_rows_channel_empty_n : in STD_LOGIC;
    dst_1_cols_channel_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln111_fu_161_p2_carry__1_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    icmp_ln111_1_fu_167_p2_carry_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln111_1_fu_167_p2_carry_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi : entity is "sobel_accel_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi";
end sobel_design_sobel_accel_0_0_sobel_accel_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_enable_reg_pp0_iter1_i_1__4_n_9\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg_0\ : STD_LOGIC;
  signal \^axi_last_reg_194\ : STD_LOGIC;
  signal \axi_last_reg_194[0]_i_1_n_9\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal \icmp_ln106_fu_149_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln106_fu_149_p2_carry__0_n_11\ : STD_LOGIC;
  signal \icmp_ln106_fu_149_p2_carry__0_n_12\ : STD_LOGIC;
  signal \icmp_ln106_fu_149_p2_carry__0_n_9\ : STD_LOGIC;
  signal \icmp_ln106_fu_149_p2_carry__1_n_10\ : STD_LOGIC;
  signal \icmp_ln106_fu_149_p2_carry__1_n_11\ : STD_LOGIC;
  signal \icmp_ln106_fu_149_p2_carry__1_n_12\ : STD_LOGIC;
  signal \icmp_ln106_fu_149_p2_carry__1_n_9\ : STD_LOGIC;
  signal \icmp_ln106_fu_149_p2_carry__2_n_10\ : STD_LOGIC;
  signal \icmp_ln106_fu_149_p2_carry__2_n_11\ : STD_LOGIC;
  signal \icmp_ln106_fu_149_p2_carry__2_n_12\ : STD_LOGIC;
  signal icmp_ln106_fu_149_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln106_fu_149_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln106_fu_149_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln106_fu_149_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln111_1_fu_167_p2 : STD_LOGIC;
  signal icmp_ln111_1_fu_167_p2_carry_i_1_n_9 : STD_LOGIC;
  signal icmp_ln111_1_fu_167_p2_carry_i_2_n_9 : STD_LOGIC;
  signal icmp_ln111_1_fu_167_p2_carry_i_3_n_9 : STD_LOGIC;
  signal icmp_ln111_1_fu_167_p2_carry_i_4_n_9 : STD_LOGIC;
  signal icmp_ln111_1_fu_167_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln111_1_fu_167_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln111_1_fu_167_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln111_fu_161_p2 : STD_LOGIC;
  signal \icmp_ln111_fu_161_p2_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \icmp_ln111_fu_161_p2_carry__0_i_2_n_9\ : STD_LOGIC;
  signal \icmp_ln111_fu_161_p2_carry__0_i_3_n_9\ : STD_LOGIC;
  signal \icmp_ln111_fu_161_p2_carry__0_i_4_n_9\ : STD_LOGIC;
  signal \icmp_ln111_fu_161_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln111_fu_161_p2_carry__0_n_11\ : STD_LOGIC;
  signal \icmp_ln111_fu_161_p2_carry__0_n_12\ : STD_LOGIC;
  signal \icmp_ln111_fu_161_p2_carry__0_n_9\ : STD_LOGIC;
  signal \icmp_ln111_fu_161_p2_carry__1_i_1_n_9\ : STD_LOGIC;
  signal \icmp_ln111_fu_161_p2_carry__1_i_2_n_9\ : STD_LOGIC;
  signal \icmp_ln111_fu_161_p2_carry__1_i_3_n_9\ : STD_LOGIC;
  signal \icmp_ln111_fu_161_p2_carry__1_n_11\ : STD_LOGIC;
  signal \icmp_ln111_fu_161_p2_carry__1_n_12\ : STD_LOGIC;
  signal icmp_ln111_fu_161_p2_carry_i_5_n_9 : STD_LOGIC;
  signal icmp_ln111_fu_161_p2_carry_i_6_n_9 : STD_LOGIC;
  signal icmp_ln111_fu_161_p2_carry_i_7_n_9 : STD_LOGIC;
  signal icmp_ln111_fu_161_p2_carry_i_8_n_9 : STD_LOGIC;
  signal icmp_ln111_fu_161_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln111_fu_161_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln111_fu_161_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln111_fu_161_p2_carry_n_9 : STD_LOGIC;
  signal j_2_fu_155_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \j_fu_72_reg_n_9_[0]\ : STD_LOGIC;
  signal \j_fu_72_reg_n_9_[10]\ : STD_LOGIC;
  signal \j_fu_72_reg_n_9_[11]\ : STD_LOGIC;
  signal \j_fu_72_reg_n_9_[1]\ : STD_LOGIC;
  signal \j_fu_72_reg_n_9_[2]\ : STD_LOGIC;
  signal \j_fu_72_reg_n_9_[3]\ : STD_LOGIC;
  signal \j_fu_72_reg_n_9_[4]\ : STD_LOGIC;
  signal \j_fu_72_reg_n_9_[5]\ : STD_LOGIC;
  signal \j_fu_72_reg_n_9_[6]\ : STD_LOGIC;
  signal \j_fu_72_reg_n_9_[7]\ : STD_LOGIC;
  signal \j_fu_72_reg_n_9_[8]\ : STD_LOGIC;
  signal \j_fu_72_reg_n_9_[9]\ : STD_LOGIC;
  signal NLW_icmp_ln106_fu_149_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln106_fu_149_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln106_fu_149_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln106_fu_149_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln111_1_fu_167_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln111_fu_161_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln111_fu_161_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln111_fu_161_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln111_fu_161_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln106_fu_149_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln106_fu_149_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln106_fu_149_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln106_fu_149_p2_carry__2\ : label is 11;
begin
  CO(0) <= \^co\(0);
  ap_enable_reg_pp0_iter1_reg_0 <= \^ap_enable_reg_pp0_iter1_reg_0\;
  axi_last_reg_194 <= \^axi_last_reg_194\;
\ap_enable_reg_pp0_iter1_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8A8A800A0A0A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^co\(0),
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => ap_enable_reg_pp0_iter1_reg_3,
      I4 => dst_1_data_empty_n,
      I5 => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      O => \ap_enable_reg_pp0_iter1_i_1__4_n_9\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__4_n_9\,
      Q => \^ap_enable_reg_pp0_iter1_reg_0\,
      R => '0'
    );
\axi_last_reg_194[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => icmp_ln111_1_fu_167_p2,
      I1 => icmp_ln111_fu_161_p2,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => \^co\(0),
      I4 => \^axi_last_reg_194\,
      O => \axi_last_reg_194[0]_i_1_n_9\
    );
\axi_last_reg_194_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \axi_last_reg_194[0]_i_1_n_9\,
      Q => \^axi_last_reg_194\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init
     port map (
      CO(0) => \^co\(0),
      D(0) => D(0),
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_15,
      Q(1 downto 0) => Q(1 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_16,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_17,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_18,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_19,
      \ap_CS_fsm_reg[1]\ => \^ap_enable_reg_pp0_iter1_reg_0\,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]\,
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_loop_init_int_reg_0 => ap_loop_init_int,
      ap_loop_init_int_reg_1 => ap_loop_init_int_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      dst_1_cols_channel_empty_n => dst_1_cols_channel_empty_n,
      dst_1_rows_channel_empty_n => dst_1_rows_channel_empty_n,
      grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg(1) => flow_control_loop_pipe_sequential_init_U_n_22,
      grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg(0) => flow_control_loop_pipe_sequential_init_U_n_23,
      grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg_0(11 downto 0) => j_2_fu_155_p2(11 downto 0),
      icmp_ln111_fu_161_p2_carry(11 downto 0) => \icmp_ln111_fu_161_p2_carry__1_0\(11 downto 0),
      icmp_ln111_fu_161_p2_carry_0 => icmp_ln111_fu_161_p2_carry_i_8_n_9,
      icmp_ln111_fu_161_p2_carry_1 => icmp_ln111_fu_161_p2_carry_i_7_n_9,
      icmp_ln111_fu_161_p2_carry_2 => icmp_ln111_fu_161_p2_carry_i_6_n_9,
      icmp_ln111_fu_161_p2_carry_3 => icmp_ln111_fu_161_p2_carry_i_5_n_9,
      \j_fu_72_reg[10]\(1) => flow_control_loop_pipe_sequential_init_U_n_20,
      \j_fu_72_reg[10]\(0) => flow_control_loop_pipe_sequential_init_U_n_21,
      \j_fu_72_reg[11]\(11) => \j_fu_72_reg_n_9_[11]\,
      \j_fu_72_reg[11]\(10) => \j_fu_72_reg_n_9_[10]\,
      \j_fu_72_reg[11]\(9) => \j_fu_72_reg_n_9_[9]\,
      \j_fu_72_reg[11]\(8) => \j_fu_72_reg_n_9_[8]\,
      \j_fu_72_reg[11]\(7) => \j_fu_72_reg_n_9_[7]\,
      \j_fu_72_reg[11]\(6) => \j_fu_72_reg_n_9_[6]\,
      \j_fu_72_reg[11]\(5) => \j_fu_72_reg_n_9_[5]\,
      \j_fu_72_reg[11]\(4) => \j_fu_72_reg_n_9_[4]\,
      \j_fu_72_reg[11]\(3) => \j_fu_72_reg_n_9_[3]\,
      \j_fu_72_reg[11]\(2) => \j_fu_72_reg_n_9_[2]\,
      \j_fu_72_reg[11]\(1) => \j_fu_72_reg_n_9_[1]\,
      \j_fu_72_reg[11]\(0) => \j_fu_72_reg_n_9_[0]\,
      \out\(11 downto 0) => \out\(11 downto 0),
      \sub_reg_164_reg[10]\(3) => flow_control_loop_pipe_sequential_init_U_n_24,
      \sub_reg_164_reg[10]\(2) => flow_control_loop_pipe_sequential_init_U_n_25,
      \sub_reg_164_reg[10]\(1) => flow_control_loop_pipe_sequential_init_U_n_26,
      \sub_reg_164_reg[10]\(0) => flow_control_loop_pipe_sequential_init_U_n_27
    );
icmp_ln106_fu_149_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln106_fu_149_p2_carry_n_9,
      CO(2) => icmp_ln106_fu_149_p2_carry_n_10,
      CO(1) => icmp_ln106_fu_149_p2_carry_n_11,
      CO(0) => icmp_ln106_fu_149_p2_carry_n_12,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_15,
      O(3 downto 0) => NLW_icmp_ln106_fu_149_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_16,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_17,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_18,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_19
    );
\icmp_ln106_fu_149_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln106_fu_149_p2_carry_n_9,
      CO(3) => \icmp_ln106_fu_149_p2_carry__0_n_9\,
      CO(2) => \icmp_ln106_fu_149_p2_carry__0_n_10\,
      CO(1) => \icmp_ln106_fu_149_p2_carry__0_n_11\,
      CO(0) => \icmp_ln106_fu_149_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => DI(1 downto 0),
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_20,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_21,
      O(3 downto 0) => \NLW_icmp_ln106_fu_149_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => S(1 downto 0),
      S(1) => flow_control_loop_pipe_sequential_init_U_n_22,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_23
    );
\icmp_ln106_fu_149_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln106_fu_149_p2_carry__0_n_9\,
      CO(3) => \icmp_ln106_fu_149_p2_carry__1_n_9\,
      CO(2) => \icmp_ln106_fu_149_p2_carry__1_n_10\,
      CO(1) => \icmp_ln106_fu_149_p2_carry__1_n_11\,
      CO(0) => \icmp_ln106_fu_149_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln106_fu_149_p2_carry__2_0\(3 downto 0),
      O(3 downto 0) => \NLW_icmp_ln106_fu_149_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \icmp_ln106_fu_149_p2_carry__2_1\(3 downto 0)
    );
\icmp_ln106_fu_149_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln106_fu_149_p2_carry__1_n_9\,
      CO(3) => \^co\(0),
      CO(2) => \icmp_ln106_fu_149_p2_carry__2_n_10\,
      CO(1) => \icmp_ln106_fu_149_p2_carry__2_n_11\,
      CO(0) => \icmp_ln106_fu_149_p2_carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => ap_enable_reg_pp0_iter1_reg_1(3 downto 0),
      O(3 downto 0) => \NLW_icmp_ln106_fu_149_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => ap_enable_reg_pp0_iter1_reg_2(3 downto 0)
    );
icmp_ln111_1_fu_167_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln111_1_fu_167_p2,
      CO(2) => icmp_ln111_1_fu_167_p2_carry_n_10,
      CO(1) => icmp_ln111_1_fu_167_p2_carry_n_11,
      CO(0) => icmp_ln111_1_fu_167_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln111_1_fu_167_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln111_1_fu_167_p2_carry_i_1_n_9,
      S(2) => icmp_ln111_1_fu_167_p2_carry_i_2_n_9,
      S(1) => icmp_ln111_1_fu_167_p2_carry_i_3_n_9,
      S(0) => icmp_ln111_1_fu_167_p2_carry_i_4_n_9
    );
icmp_ln111_1_fu_167_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => icmp_ln111_1_fu_167_p2_carry_0(11),
      I1 => icmp_ln111_1_fu_167_p2_carry_0(10),
      I2 => icmp_ln111_1_fu_167_p2_carry_1(9),
      I3 => icmp_ln111_1_fu_167_p2_carry_0(9),
      I4 => icmp_ln111_1_fu_167_p2_carry_1(10),
      I5 => icmp_ln111_1_fu_167_p2_carry_1(11),
      O => icmp_ln111_1_fu_167_p2_carry_i_1_n_9
    );
icmp_ln111_1_fu_167_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => icmp_ln111_1_fu_167_p2_carry_0(8),
      I1 => icmp_ln111_1_fu_167_p2_carry_0(7),
      I2 => icmp_ln111_1_fu_167_p2_carry_1(6),
      I3 => icmp_ln111_1_fu_167_p2_carry_0(6),
      I4 => icmp_ln111_1_fu_167_p2_carry_1(7),
      I5 => icmp_ln111_1_fu_167_p2_carry_1(8),
      O => icmp_ln111_1_fu_167_p2_carry_i_2_n_9
    );
icmp_ln111_1_fu_167_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => icmp_ln111_1_fu_167_p2_carry_0(5),
      I1 => icmp_ln111_1_fu_167_p2_carry_0(4),
      I2 => icmp_ln111_1_fu_167_p2_carry_1(3),
      I3 => icmp_ln111_1_fu_167_p2_carry_0(3),
      I4 => icmp_ln111_1_fu_167_p2_carry_1(4),
      I5 => icmp_ln111_1_fu_167_p2_carry_1(5),
      O => icmp_ln111_1_fu_167_p2_carry_i_3_n_9
    );
icmp_ln111_1_fu_167_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => icmp_ln111_1_fu_167_p2_carry_0(2),
      I1 => icmp_ln111_1_fu_167_p2_carry_0(1),
      I2 => icmp_ln111_1_fu_167_p2_carry_1(0),
      I3 => icmp_ln111_1_fu_167_p2_carry_0(0),
      I4 => icmp_ln111_1_fu_167_p2_carry_1(1),
      I5 => icmp_ln111_1_fu_167_p2_carry_1(2),
      O => icmp_ln111_1_fu_167_p2_carry_i_4_n_9
    );
icmp_ln111_fu_161_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln111_fu_161_p2_carry_n_9,
      CO(2) => icmp_ln111_fu_161_p2_carry_n_10,
      CO(1) => icmp_ln111_fu_161_p2_carry_n_11,
      CO(0) => icmp_ln111_fu_161_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln111_fu_161_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_24,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_25,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_26,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_27
    );
\icmp_ln111_fu_161_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln111_fu_161_p2_carry_n_9,
      CO(3) => \icmp_ln111_fu_161_p2_carry__0_n_9\,
      CO(2) => \icmp_ln111_fu_161_p2_carry__0_n_10\,
      CO(1) => \icmp_ln111_fu_161_p2_carry__0_n_11\,
      CO(0) => \icmp_ln111_fu_161_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln111_fu_161_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln111_fu_161_p2_carry__0_i_1_n_9\,
      S(2) => \icmp_ln111_fu_161_p2_carry__0_i_2_n_9\,
      S(1) => \icmp_ln111_fu_161_p2_carry__0_i_3_n_9\,
      S(0) => \icmp_ln111_fu_161_p2_carry__0_i_4_n_9\
    );
\icmp_ln111_fu_161_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \icmp_ln111_fu_161_p2_carry__1_0\(22),
      I1 => \icmp_ln111_fu_161_p2_carry__1_0\(23),
      I2 => \icmp_ln111_fu_161_p2_carry__1_0\(21),
      O => \icmp_ln111_fu_161_p2_carry__0_i_1_n_9\
    );
\icmp_ln111_fu_161_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \icmp_ln111_fu_161_p2_carry__1_0\(19),
      I1 => \icmp_ln111_fu_161_p2_carry__1_0\(20),
      I2 => \icmp_ln111_fu_161_p2_carry__1_0\(18),
      O => \icmp_ln111_fu_161_p2_carry__0_i_2_n_9\
    );
\icmp_ln111_fu_161_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \icmp_ln111_fu_161_p2_carry__1_0\(16),
      I1 => \icmp_ln111_fu_161_p2_carry__1_0\(17),
      I2 => \icmp_ln111_fu_161_p2_carry__1_0\(15),
      O => \icmp_ln111_fu_161_p2_carry__0_i_3_n_9\
    );
\icmp_ln111_fu_161_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \icmp_ln111_fu_161_p2_carry__1_0\(13),
      I1 => \icmp_ln111_fu_161_p2_carry__1_0\(14),
      I2 => \icmp_ln111_fu_161_p2_carry__1_0\(12),
      O => \icmp_ln111_fu_161_p2_carry__0_i_4_n_9\
    );
\icmp_ln111_fu_161_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln111_fu_161_p2_carry__0_n_9\,
      CO(3) => \NLW_icmp_ln111_fu_161_p2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => icmp_ln111_fu_161_p2,
      CO(1) => \icmp_ln111_fu_161_p2_carry__1_n_11\,
      CO(0) => \icmp_ln111_fu_161_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln111_fu_161_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln111_fu_161_p2_carry__1_i_1_n_9\,
      S(1) => \icmp_ln111_fu_161_p2_carry__1_i_2_n_9\,
      S(0) => \icmp_ln111_fu_161_p2_carry__1_i_3_n_9\
    );
\icmp_ln111_fu_161_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln111_fu_161_p2_carry__1_0\(30),
      I1 => \icmp_ln111_fu_161_p2_carry__1_0\(31),
      O => \icmp_ln111_fu_161_p2_carry__1_i_1_n_9\
    );
\icmp_ln111_fu_161_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \icmp_ln111_fu_161_p2_carry__1_0\(29),
      I1 => \icmp_ln111_fu_161_p2_carry__1_0\(28),
      I2 => \icmp_ln111_fu_161_p2_carry__1_0\(27),
      O => \icmp_ln111_fu_161_p2_carry__1_i_2_n_9\
    );
\icmp_ln111_fu_161_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \icmp_ln111_fu_161_p2_carry__1_0\(25),
      I1 => \icmp_ln111_fu_161_p2_carry__1_0\(26),
      I2 => \icmp_ln111_fu_161_p2_carry__1_0\(24),
      O => \icmp_ln111_fu_161_p2_carry__1_i_3_n_9\
    );
icmp_ln111_fu_161_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => \j_fu_72_reg_n_9_[11]\,
      I1 => \icmp_ln111_fu_161_p2_carry__1_0\(10),
      I2 => \j_fu_72_reg_n_9_[9]\,
      I3 => \icmp_ln111_fu_161_p2_carry__1_0\(9),
      I4 => \j_fu_72_reg_n_9_[10]\,
      I5 => \icmp_ln111_fu_161_p2_carry__1_0\(11),
      O => icmp_ln111_fu_161_p2_carry_i_5_n_9
    );
icmp_ln111_fu_161_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8020080240100401"
    )
        port map (
      I0 => \j_fu_72_reg_n_9_[8]\,
      I1 => \icmp_ln111_fu_161_p2_carry__1_0\(7),
      I2 => \icmp_ln111_fu_161_p2_carry__1_0\(6),
      I3 => \j_fu_72_reg_n_9_[7]\,
      I4 => \j_fu_72_reg_n_9_[6]\,
      I5 => \icmp_ln111_fu_161_p2_carry__1_0\(8),
      O => icmp_ln111_fu_161_p2_carry_i_6_n_9
    );
icmp_ln111_fu_161_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => \j_fu_72_reg_n_9_[5]\,
      I1 => \icmp_ln111_fu_161_p2_carry__1_0\(4),
      I2 => \j_fu_72_reg_n_9_[3]\,
      I3 => \icmp_ln111_fu_161_p2_carry__1_0\(3),
      I4 => \j_fu_72_reg_n_9_[4]\,
      I5 => \icmp_ln111_fu_161_p2_carry__1_0\(5),
      O => icmp_ln111_fu_161_p2_carry_i_7_n_9
    );
icmp_ln111_fu_161_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8020080240100401"
    )
        port map (
      I0 => \j_fu_72_reg_n_9_[2]\,
      I1 => \icmp_ln111_fu_161_p2_carry__1_0\(1),
      I2 => \icmp_ln111_fu_161_p2_carry__1_0\(0),
      I3 => \j_fu_72_reg_n_9_[1]\,
      I4 => \j_fu_72_reg_n_9_[0]\,
      I5 => \icmp_ln111_fu_161_p2_carry__1_0\(2),
      O => icmp_ln111_fu_161_p2_carry_i_8_n_9
    );
\j_fu_72_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_2_fu_155_p2(0),
      Q => \j_fu_72_reg_n_9_[0]\,
      R => SR(0)
    );
\j_fu_72_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_2_fu_155_p2(10),
      Q => \j_fu_72_reg_n_9_[10]\,
      R => SR(0)
    );
\j_fu_72_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_2_fu_155_p2(11),
      Q => \j_fu_72_reg_n_9_[11]\,
      R => SR(0)
    );
\j_fu_72_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_2_fu_155_p2(1),
      Q => \j_fu_72_reg_n_9_[1]\,
      R => SR(0)
    );
\j_fu_72_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_2_fu_155_p2(2),
      Q => \j_fu_72_reg_n_9_[2]\,
      R => SR(0)
    );
\j_fu_72_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_2_fu_155_p2(3),
      Q => \j_fu_72_reg_n_9_[3]\,
      R => SR(0)
    );
\j_fu_72_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_2_fu_155_p2(4),
      Q => \j_fu_72_reg_n_9_[4]\,
      R => SR(0)
    );
\j_fu_72_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_2_fu_155_p2(5),
      Q => \j_fu_72_reg_n_9_[5]\,
      R => SR(0)
    );
\j_fu_72_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_2_fu_155_p2(6),
      Q => \j_fu_72_reg_n_9_[6]\,
      R => SR(0)
    );
\j_fu_72_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_2_fu_155_p2(7),
      Q => \j_fu_72_reg_n_9_[7]\,
      R => SR(0)
    );
\j_fu_72_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_2_fu_155_p2(8),
      Q => \j_fu_72_reg_n_9_[8]\,
      R => SR(0)
    );
\j_fu_72_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_2_fu_155_p2(9),
      Q => \j_fu_72_reg_n_9_[9]\,
      R => SR(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
P3MpRSaIJweabAL+7u+Fz7xhZbloIYwgBSk7v0HeDosX5tbm5oTeHFTHumZ+GbN8p1+IgWo0UThp
WdTtaXunP+zbvmkc4vIj2gcO2CNpo8cePcGSYhYd6XK62oY/3ZJACaoEWhFgsIZiQxS0L4IgYkVW
dr8Pe59bXFPXbgvbMYE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
vzSFjgaZN+/0dcoOUPyaPxjX2dO9UeXzB7wMdKSC08TfCClOqQo+cYSn6RjlMfeQHjy87StG6fKn
vbNQ38X75aZEMH53zj79492fgPf1U1ekebBeiWc7Hz/MpY8gcgk3zPbd74F/iiqd74KdyuiDCG1f
pLLwhPOjW2vL4wbrk3lYzSPETriQBkEEmZamaryZaWyC3W/d1z/jcIr+le2bHSdSmEJcpOz1SQNI
xJeu7HwVfN0XyvfCcoVG4JSwv1nBrC5JfjmO/mElHKkwXC+RS8MvkIKoTAoggz3Tz+NtC+UKwvEv
Aq7K0MiZk5QWeRCbFlEwNT8OxuS1ENcrV/aMDQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jlgKPqWPbSNipbOPn8lu/KaHftQgf03S+T8cHGgkncOebH1PsFpwrLodQ7eFAjHDgwwOZyyVwZNJ
MPfD296myhQihNCReBBguV+XkVfxxwbT7EmscuyetqKsGGrZTxIrOw/LRuc568zgr8YWfceFivHq
9ianEmBmw2+mlQ9EII0=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YwUhyV17kwZLuXGky8ffva578ls6MMeDHpamuxROJ+FI5k7tyHm0jX30oRMaPwCW0ysjeztMa6HG
HNUTa9JjxgskazHcH0Sz8ufGGwkf8i2FaI/JQk3AHFysF8C1mvzLWywk/Gp+uqpHyT51euKqW6Pd
XcMAe2U7iBv7cSu/Fsyx8sQvyvO5Kz6PI3/wWWtQwszG5T0bCpkeMPaJy8Bhl/EOcgzQhthJbK0D
jC8DKixtC3wdfz1r/6/RqyJY4MMrP4weX02A4l2fdE55lWxK7nReMoC1QjcPIzQ+EVubUA2r+eWO
yW/gjq4T9QZFsKdyKe247ytZj3cVMsX13iyObg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
d9LQIZLZiqCzsAdbgc3q70D6JAx3iFNU4XAPi3DoZgcEy7hy/57Nz0AeRaiLGkM1cyMlFqegAjdj
ZxRZKJFB1msP0D9d9A+akrHfR4d3+ocVPm/YxkIeAlXlRA8Exd8AQL6ZbY6whZ/qD6RtsB1Vc0Fg
3v55FLuhAFFShIvElH5+mgNY08JfpU0HThTBpvgnqgQqQC3YgZsR8c0XUQ1oa91GoftGRrVJaaRZ
/m4RYVc3UVoPfrn33bGARL8LJfVuYoj6CU7cjmJgtwr2gtyRpA8S75acr0+fEhdGAAoYtibbPXqS
YeMoFZ1vLBypegYgQ4Gwis6YGmOQf5xA0EWzIA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Dgmm86sWBI+qtVERbgOk8gfAmyW8D0wmNQbWgbih26pyAC5N0CC7tdJGkULnoeXp8N+ku0A5KnYU
wjWFW121G5BitiFm48r+mOd9/YeCLlvnasw3rSEqORiiPPtOIdkE7tzjrZCCy2bbpK26+rTeKa3P
7CFoFEELVlx6ChEQ2xofthHTJQNLLPhReR9ofyGWgkJ1/m00TXDbTsejQ54zfJEMwL1QtP+kBmVF
pcegNtHoDGBlQ1sIqaQjt+5XF19nbu1QJr1sZO3wuA+i1oKnoGNclHBfeVwPSVEkHJ1w8HiJwXAZ
8AX13+9XMnLyh+FmXL+/pj0fS/H/h5/vZBExbw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
VwxbY89a7QOZebPMPVuxbaX3AV7xdxnnz5RfSZX+b2jv1+nSNFBNUtQSsCXIxllsIVFomp58uZN4
l+vIc5DV/BbDuyIK1L1PvinS9JUW9frcwroJiZaN0az23iTtiPY4KsG0ytwBN7luDm8fVO+6AD+E
k/ikBIcJWYs87UQQ+d+uN6G12Yo5HMsanVKRZVqZvgqCvywMW6GYVaI1PYS1UhcNSO0ZY5zmQws2
oEVAUS5VEIHV4H/tVB3XwxQcD55v6zEqPKs+CYFtQOrpuro4U/TGKV7/JT+Tkkr6Y1AP3L55Gv2h
mYdv4bCfiVB4xTFZMyj39mBVKybyvK5nDetsZA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
EXDvJqjr6XWpksrH9h/nyutYf0lia/zUqKzypHS04UdNcC3L4VjAIJroxDgGq9qSEXi53tRod6Cp
Bcp+BMjfGRz+XcsfrFVjdz8ITGJHxvXS49eFsDkD9SLs8QENklUVsdjtc0T+TKx6FwXF8MyrNu08
OR6J24TVqh9OJ3XN6RWsFH9H4KwDphGizPvFa2rAkBYBwivOWrM4EfQJEStQNLAkykQAC3DDL5B5
SwfCcqFoicavbCCSlvGLoB1qfbwOnFUJE1xoArrRslpS7MXg93RrL7u4kFlwsqhXJILvwbKkpt+t
o9TkoIrvi4v48T/gxt8CwSSu6vzm5cVRz/KAu6AD36G+ZMCO5GoHRrJfmVSo4KSfp+01qr2ev+B3
QQ4fbedspuYlQAqTXrZpeMt1lrUdtNSCnZkq3LFzIZ2tof3d5OBJxMR2ASEfUkxu4g00c2vEXK+D
NRcFaxO5XRhiRKwtXzhoi4mnaU6UzM79VvE3/PZRzdb9aGh0KydxYYIn

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ag9qqdOrnJS8I8s2i72GsgjZhkGsIZAsL961p8s/FqICSpWp5jdFnqN5gmu+nwX363gkvhBk5d6N
jvdC25WkzA01X1ZBDkVamo/1hQr8SKkb11WFdb/Ny89SIWb9xqnxyZJjEPqhwEAFAZRmK+sASwb/
nvNjapvs7XgMOFnfhczYhWsYzJI3JmI/JPl+3du6PKLk+bOYbf/RS4mZ+9TlhX6QxdlZXfQvcdP9
OqK283777INDCL48RwVnohNX8JTVrFmIQNs0AMhtr1kVqEv/jr4SuFUfpEk3XnWNo2JWzrYguFe0
0Ndn5sC7g1ZJmZNcEAOXWZ/cukIqJR4uZoiMeA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HCz31B4z5IEMLmSgGPUu6rFXurZ3XnPbV31Xe7zqsFpVeiZ53/zmjpgY1+a+7SQlqXuvTmylyQ4s
yG3z0Z0w8bWpj2zNPOeXLm65oFykLNRZG7FrTCyv6byuARqhDwMvrRpFbzRwkHb8H998J0OLq2cS
AI6dyap/28YMKOSapM4eLHLmJXYvflY/OWKcxkA6wYkOro/XjD4q6CDko07pJeFpganDfTrWN6RY
t2fcyyFNS1zKq8eUpJ33GcUTX9Jt8L6jVpSGFW2k/LyR3MEBBQFG32J9DjVy/z60ZG0+Vga3Tt1l
d3WDGpyx2o6Ujn20IM9UYYNqQTIaiW7bfdxyNw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
F/p4LOcaeURkBEoeV6fxk91zpu6q0z41JkZhYiRxnAItNothKPbsYnGVH/B3oz8wpMW7moA+qO3o
1VuY8ytj2dTjufqS9FUsoRuQ/+2Fkmr4ekkHClwp7Rsx4utBE569GEGhPbk4ETT5DDF8aqhLZVPr
Nunp29gnlssy+aSEqL5rm/AgMXHRuS9+nrTL9AjAOb7kSnEU2NU9YHdAuv5cm48i2K0tqeDPwnf2
HAqYh5ZoqoJ0z1YAt6Br7p6ywmLLHOP1Zv50GW/a5j0FygczSGyYxjdXCMJZP3SqPnydkiBMKGE4
pn2jcWJxB4Rl3Iv+8gF2kcwHqy/+ckHCIeLOVw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 12096)
`protect data_block
2OJF+ks/9DY5CWuQ2pG2XilEBeVox77XGrLJW6yjeOXtlU993xt2eKPxt5UHQqmMzSvbvl+W3VmC
KsZb2VOlFbSVb3Aw2dTM770uCUHPFlP5Fqz3bfgr7aZ9hITQOCt6VR/pUJjZxiFJkO3yZnEzg86T
EJqhzljgDOCIqTJYA5upHbaFdiIzHwFxILt6Jzy7L+Bbuw/x2QmX2RiFHH5ObH6uovMFKZGi+y9h
rrVA/o0nth8mGjnoJ03+WKYwwx33Uo7/zfl2yuNrsSgAqZaQeSAe4/SUIi2xU/CCiH3NrmgpVkCr
KXJjbWOJfBM0m5e/COExg4c8hgEO824HeAAWeDOY2qVcGYyd4nzn7IDX7CBmpJ7k/rwEZAsWkJuT
2vtP+eXX0B4QkJn27DDSzCkPLQmLNWPJZ5uReFjzBh2zuW5xhVlxy1ZXTQQ3KtcnupsyyyOPAk1o
vgxJZF5OBJE2fK8gPdDlD5CAiA4mPLH5xkuddkKkgFeIBH/8Xgz+UHt/2Zd9M79UeJKR3i9vVG+s
Y0XMIbx662zhXI5sLAytNXu2l9MVgRpmRS/eA462px6ve999p4XuwXDP2DsjLrGhJF9POKuT8RnM
VG1l5/wjnEJfLguEn5pYHvKuBJswJd5RyMsaaqKoGi6nlWMptu5dEdHNv8AIzwuxmV4AkVzrJxDG
QBc0PCiGjbvc4Q+MN0+o7I/FqYjTw6Ee3YhCS+LrWCITS+r4wT9F9Id2W4nMNeBprBZvBywtWYon
oJWCmleqf9jk5Nqzq8OjHHOba47GOuLQHqWsbfYfGw59r1fMv8PxspMU823uKrI+HqUi8kf4xcXg
mbPKLE21OIwGUyjRx4lYQK70Gcr687A7liFANViPLmKa0IfF1YKbdi4UWUy9qxvDA+vW5/SzWOsO
ve/TZtvtkRGzrPJ68otwHeMZHWT5j6znMGpQPljoT9UP0PfhVFQmUk3O3NDL6wp9HpBN5QINUE1/
7LYxF6N4ZX90o87Ukv5qSbUC41zv3yKQXZ4LbGWGk2H3S4rg/h4nYOriNFiqKsvW+JkQNbY+I/+/
7Jsmgxr4d77m7FDtBbxTqjZSa+kBORS/CjVo7rexZtLNEdfufj0Brq2FUeb9ySCggYcKKuiZ0FfQ
mGOTWA1fKjBkJdo0hhg0zypZ5lPpzVgE8Iqe1INQdtLmdOODICXgH42WPqHDkIbfN5FyrbROscYd
dlmgZXSzdibCUQJtctBDqxn6cM1g90QXroxMyFKPBEi+0jnBN+9snVYUiTajTvPv0S3LpdyWJ4W4
guWy/xZ1i4lK6eiYkqg4GLXvBNWKvzdcZZKwbPhxs67HvnBufm3z4ShM3YF76vIXBeckXKFKCsyu
9dDIhBFb8O9yLlI37+w0WrVDh+6KRXoGJy+71oqM1O5MkE0vier9TdftmY9dRmhNkpzM0D5CwoE7
ZFKIXrOn0fySDEiDnnierenANLeFl1Tw/dNTrF1vbuCYnTWPYgR420rTlv5ajXzGghKyegJF/Kol
UOcoqBEqdfrrnWENiqXthJAcdyMX/nAzWij+Y8GvqGu5xK+V+pDtJpJt1hXSUoIBVXfK7RypTeJh
iayQdyZSFwM5M9dXp1Bdtzq0RJRPe1Pd3AhKjlSSLArSx88ACQ2LNItE0Ni//id7u63bo6lDym5z
vDatdsJurEA+JLyZmtMM4J7mLuq76MmNnkRJkTrctJLINbq2mxwFlvGd3OCW5RliG4ExEY0Ku3IY
AFW9vk/batFWxnKFSi0dJTTZvxcHPdjuoYpqVA5TWPXJ07+yILU5oRjJEP40dxOrtBa+m9WJMnoh
RcfZ1AFMQo+C5OKrEm99zyd3vhQNl2soQxgziymvup2hfiOoFLjUd7KkRsCCoJ9hCeLSt7LgixZZ
2WF6b7sCUdh7BxIqnfAXZEWgQzJA+F5/rbnytfSiL2Nh+AdSBT4tqcGYBcILfhcN9tHsv3yKAyaH
xNrFbJqv5gx5aI7ja9g9dkeB2bvPro0wSTente6LX+h8DC+qrkjmof8dwL74XDQLW+kCsOEO9PDI
MdrPhlBW5MakMhUeKa50gyiXzpD7Ki/E7tlEgn+aECUt9M+vuyR0kvh6B5cWom9Bn0+w3kreYD+O
b6X9kMgdE5paB0na4cYJU5pEMkpiDdViS16TSp9BYBA8b62fGDkusgTM/oavFaLTJ74llQj9dB1E
v0Dy6aIHc5/bwfY+yzRgkCsNbk3Vq9NZEkBtpsHk3QeqY08j/HrOqvKwgegT7IpodcpS+dnVimRS
NandL+3j8qRYswVvkX78IBqUgAipEs46G91gu3UsZ8UBqJ74qJ36avRHseXrGSb1CV950p5B4pLF
+zWkXhuzLlvG7tuoU4WneUA1Znnnx0JM2t8LrZsXE9gh+gxyogIbj7Uam4hhPhpAzHe2/Xmt6qYD
cdY/nOLop551cGDW+bmNubrR5CN8VXXVefoFbp8xNwSAb2jqAve4InhF4dwQuw5rGhoQf756KPBH
JG4MWbOpjl5Tt8l20eMzaElwTh77mkJgG5yg0PtKGRzdmZUB3Rb3CSb/iu82aPCrDseMdZGNw3pn
+LbMrfRoZd8XI5PfpdBzXF4PtPFNHPt+Kj+x7PfIbizXxd9WAYGkcFiYo/dF9dE9mSFEHuTHxSJP
cJq04+EgXgp0Fxjp6YfDBvUfh0HreL4QPRK/rmajJEnhan3xxLS1raY++imqNi6foBtDZHiV9SKC
AUY+RmsRKonxOPHiVmshjvrCcI87qtGaetNXvzVeDJ8v19bqcUM8CXriKP4N1ABWh+i8l6NikkIR
M+lYRTxa/RQ1e/1dGaNrKkKToAq9er/TZNl+S79Fnlupq3DbkuJAnZ8lb0R+B4aNsS/ET8K6IHTa
737oJBnqNeisP9YGtyoe31tZETkEFhYh5cij5CI9oo01/Lnx03pm7SNIaEkwAgY84gqEGs1HIr2J
jhmXgU1QfMVvvjCWr+wIExZOYvBig8WoToDvAY11pR/1k7VX+U9oCRKZwUgweiIlHdArRyXpU4FV
3V7SyM638DGpFKk7Iie3otzHnlrKsEDNIbqDcqvpgXmWMbQankFi//DVzjoLHNpHAxkvsw0stK0O
smSl9YDeieXc8uObdf+LbqSZCt96I79WfbtWqHTtmLoZiWeyFmPOEQHxu0WKehGzybJUWy1fJo23
TehMXsiFC3C9kAKokr0j+fyK48CVclnNDq8qKix3rYbiJ7JgLow3uRCky3dsfxWfnNVkn1ccwIgk
g6ozZXEXtet3FAfWGCEAwyaCQCaNZ0mPtXBiWJoPXFs6DaoUDlYAGb5DPSjoJBcvQBUE05D7FxTR
YyEcA2GufyJu1wQ1QA1VMLo62uiieVDTAJ/vHOxy5/Nqadu5ugahO1FNsAM8EIZmwDcto9IaI2bF
N6Vk2nNq6lexhCysLQpJrJuWegky/LPMOa07nAYgNnGQcjgoZd65/Rlb8bVsV8SThLdPOMu8c/dM
o9d6buTKM5lQWkOa7n2END9eFGjUwqzZ0qf9rpeK+SLRe3+2lxuww6OFLmHCImpiDWU1Qf4TNBoL
9AEwU49oczeZ8ThqwwfZK7TcoeSApdSeNrG+ag82WUQlVfqBnb02dX43yUpM5K8xtToz6N1CxQFS
gzuJOMk+cBESut602ne3J9FTbxuIUqLexJf9agK2s0i09jcJVCXV6NiEcqgTzEAzWthaIX9/RhxO
aZXvIVIoYJv4l4D5WZEUr5gUvGpARGy7m9KBPNxdBYOHaZgjsT1u/5c5NWU2ZxYOSx1K7wS9Iwv2
Gp/HC3htuV47B/s/9eGltbwcr+CTWQmvHV64FMH+2/Bm61BIpWaDUC+RE998W53h6p5Q3KEn1qhM
C5IDYIIb4xDKlnGBRrmac/2MRPEi/00mZ1IXADmQWZPCo2/8aL5WY/AHcPkZQ+/b92bXEHaMxe8N
y8L7p4IYOpkFWss/Rgl0CxCC54ArCaLJHau44pVKxatXxPkpoLfLBqA7ugw4Mqinxh+GvcabxpyD
DKZKhvjSeAbRPSxemuvJVrJ6nExHgBxxuIUSwwpMD4A/BkebNCUu/7P3mX6GNQrGmnLj1oHQ1G8/
jR014TLCpM4oCfrjJ5Hv/uQpnTajErMWVPgT4cE3DrR9jevLn3/0imL/LpCGYr3dVHixzbKM0BxX
0WNaM70Bnhp0MX5By00uTQEciLSBw1+rQoqJDnXI8brt53k/tU64GgzToQjCdSeqJq/51XzmE2Ba
m9PTS6beo88/vTWm6KlV2SB3bkBgWdVR5TYskCG/CJzWl6jIz+AsqEETLz7jsS06Hk2mhH9xaYnY
PgQmia1EdRQkxCOJeSdqcG7byvlgxLkyEC7OT5wHAS8XeAihcg/fdKSCXWz0db7FZEs4e3sNL01j
lVsplFDCmZslMEt0yJ8xVbhy0Bd2F0zkIHrBleOe5IdWIWWwC1Eq+VoPSsEFWoY1Xe0pV1SgLZr3
bpzRXPE6DMOApMYJuj1ovRri97jguz42H2S8pmNJEIBewwTyDivZEutSAeUsvEyjQqeUVMKwsy24
IdGIygySlnVmVUI+ws/LIVOReNS/rD4Oy60CrYCIKgWOzXQFDemXX9Tvo7KWgezn4nkefwLFKYBR
QIZQNDHTZBjEhfCr8KGxn26apYBqYV7jwSCZEuwF5P5pR+/luTkxaoicc8bFR1q2/JF5xT4HyJZI
DCa9IcT7Z+TmqBIhiB/CDH4Hy5j5G1ZnH+75N84h5aLCNYponG3XXSm0gkoh/hw0dkKYg8ZbZdly
AOAhG/Z2XDwkbZyXQgReC6OErHGzDjQm9DYAISRUVmoHu8EsoRwPeHROHnLLrKNV+TQIZIr9Dn8f
9tjqTlERb7RlxPXSHExYBI7VAWUh8Fe+MI9C0BtF2m55kwSMig0cvg9XZ2wMdQhXOaqw1KI78PrO
TXpOe9n4A5In8qxOlLP5OScjzfQjL+fstJymqscuYgXXUBs2HWS1A4U17lIBOiLWjvQdtUM5q+Im
QNbPrimoEiFHIyxrQ1JNp2QYVMyMRKj0bvuUv2PiG9Ozeg26vWxaHLkYqowFo1fDSbU/Us9y2dT7
gCx5L/uguagz8eFbraOkAa7Sq6a1qTLq3gMp1byG4+uf2kUg+4fPp/ZsKQZMV6WCnb+zd1iw+zXr
uj+8YPDuI41mz6V9fLpsIgUsA9EXxnNotsWlsbaC8/WBX7bsYIrv211V3174PPUMKA9TIadw+S7O
vVOW9Y1Rn2sDCBcJZ5CGaAWPkPuJ9/0hj735mcuQqy3ooOoCD2fFej2BXOyVE+IbdR3u8que0hGS
KKUkPJc4IjRftSZZBWoE1X6yd/bvnB8GjI41UuVTNBSGaSvdv+7lYf7GdYMR+FCH7X8/2XLvrsb3
ot9T0TtrPWfgkUGcK1ZftnZCJyh+4VxO6jJ82nPKthJhnlovBUisbbZ/gB/5evB4+M//oVoHILzc
0KSwrCG+hcr8S6JsUXAgCYArahnOoOLs52Ui0IPTxbD9cyaHE1NWj/WH6VwR9RzFqiXJvTr6EC35
VV6yS16QIEIlxCqaLTe1TiV2BIQQsJpR1LjY9JO5p4uyeYGd/AiF16zYYO+Lbpw+2jzJd942zE/5
pD/HZ6o4H2I9At+r/tDcTU/8zzzgoShACM+j9Rmu+odnUrC5C1nk5Bzb+CBiPzF0wCIGxYnThAnD
x1M/zMJ1U2RFL53dDOwzFSxsSr1ECCuo4/KWCBwDt4AGwH6ZZEEaKBSVEguR91rD48HO6LZoZaEy
Xayv6xLGVqBdb0WrBTz05z/JyfceGkA34E1vOAXZeV6uCIR6QSYRmp4LfMapRvwfEiSe4MoJcMyK
rVolk+NWITOXF5YIELGSSALfYyfJA7quInynDie2aqnpPYjEJ5zxWiLVl4l5/VGGxFgM6ZCpctay
UbQWnb719roY4EaMOboVZo6XP713/X/e4Xa4+/Xgkfgc1dTgTAhM9oFS/tn8X7gT7iVw3mXzaQmD
tmXDwvM00AUmY0p8EU6ZVIRHDOKlU20YXXIsbS7WCMVItVtmrv8ozVO9Hj+kSaxmuyEvJea3YsIL
i+lBPXlF9qOSBLwd9idrudXxQjE5pNW94yVTk+Pn25w51vgDZW3hIksroF1yUVUFliNxBr6cV07u
OYUObDmGI5RiouAP2NxESDwKjodp0mcwJnTWOmlv7iwpL+97899y0pKhObL83MPfiY5XNxKSEFcM
E9vfi/w9g8ZLU3H5V9qI/Mfj+ZtD+szunh4SF0r90v5MJP/Bs/ys/xG3Z04oyrPYEuTk3booXhpK
pLYYNFgNXko4iK+KC1jzDLgiqeXQndJqw5Txq6MJulwaT7t9venLhad8/KYTg9gdmhujYqtBmX07
JRYJoes7lVzXcns+AmaGw4lsuijiaDXbDB08HrxtocG6+PmD3o0OnvaHgPne/jRozyBtnT8Xjsa5
Rf4+Qp4RX0eYhY1OJujThzx+PIWIdCbUPVQhaZV2v9mX5CzeQPIlvbYfsZ0Hl5eGGC8J+IbXgB59
G+YAQijcVlKQ5UO/OPmK+4jbXW+KwK8ta4ApnV8b4iY0xoimokoLccPbr3x8kElIEcK+Wvdtdnq2
ODn4TfKxYMJX9vDnEtAiGq15FlKGcFq2Gdy6ez67VPvciJKkF1ak2f8cZo18PG6JjimHx5V/lCXs
3M8JAm2FxIqgAqNwptu7IT11P5eW1D6B/72pmsyv+WVnP+ePxBTf7Iuq9ZLBvA3ZdZkY4y3suE21
swjBif2z+WcsPkUUMSRwrAFnlTrUD//oI2mqd9fVDQFzkghijKtA08x+w5kC8WeizgmhctillK6/
mXXP7MJLnq4+/ri3GnHzxhPtTsJkNEIdcpnoWY1FB0Ny5juWTT7WHvns5PcGP1wQRD2Z5OJSSWlh
+BuZTmrJNgVtJ5Y8SMy2TrTvJq+8Vew1Hj5KQSfejAsJZzGcqrfTH1S9AWRiOE1QyB6irkPzkoPB
D33hmaiaxMpib/r3xwU6Ic0dsXoQ48PS4BnlmgKwHGgHmlkygixhVo3HoUuPREX6XVDUJjLJT6a6
iQSoo3IHyGe9pVW0lCOdhWGnP8KXMHVOoG6nMNWhIdcFbXbuOjEl+TBnezlQi/GJwWNrj82ycFEw
NXxZeT0epUD++hs8DLjayjYwltYns1oSo8D3wvaHMt4YJ0ukIMFX+/SMZtA9NMGaLtJ0V4XKvfjl
wDjtXjeo3J5K8h0s2MGdBec3z224CxBKEFmXIki6/wyI+wewq0JR1XBCMO/egD+ipypgeaDMjAu5
RNB0l0DFxb89VzP/NPLFbLaEQQzXW9Dv7bgpHN/MoaarqwIF1OK25Sqoi6J6e12cnO92+qjHhIUJ
ThHwVJZnV3jSGyzUwi5zfCKpk/9nrb+4ztqoGy+Cnbp5CbFgx8eBA2+jddVWMqHZFGanpxQ0g2fp
bIIP17OvTVMbih4c4M0UhufTZ0fcyvC0zJNmd/yvyxqo857XWsUjlWfSGiWasV6r+WExZxlTYdmG
S54cHbFs9l7beV+YsUvcMFKjzQnc1mMjhmQdlyk0mRwzHXLbZySDW1Sz171Zw8nNPq3z5vRBtem1
MWsUR4qmnj+sChsviUi2uh4V2z+0tuFJMbaXJQyHMErQRIL1Gb2DXE7rvWdbv/OZP8sklP2nyhLX
8NPlmfljILR9LKMFw0WnD6xmCjF3/YaMI9JBP7E9IXSqdxrWOHATzR2bL8LdO6RDQLIskrlEmzRZ
SPozp/udtPheipp2rCTAgOr2UIp55sccxPPQVJ8jDDac5irfpdaOZHEpVQrkR4YUErGuErU0SlR8
YYiiaAoDgAjT1rUuMOKP9+Hsz/n54qYhrMknwtf++uZIf/FK6A6cPmj1Dh7y6084R8OH+0GwXOUy
RrsjXc4kknB20Dkzn0UBU73WI3VdRNh5CxofDCr8YqdtRccKNC7tjCGrSWr91mooY4F6NYFAeiXn
Iz+z2xaznaMRnlBUIOEBuNSfElt7L+CXqcSIrCsiewLwriuLydQzVg7gkQq6YsvSaiEe6Z5ADIaK
C5nC24oZiA1dfKcwWUrdF8Tc2uZSJszd3VNFjPHtWD/5BzGgsWqUx0TKXBsSzSEL4vpX+cN8HBs2
RyHS/3sJ/RkTdq1iYNlUsA36Ip38mzUpunx1VM7GOf6j2q+5URxEi63r9q3Mum9NcOrD9+CQrhkn
tMOb8h//A9HQM7iMw2KS9edn4n2n7HoPtsZSJQqkC084RqH50BCR/UdL/jQF77alN+JMeKs/GF40
ksr+urmtxypSAVWiZTqs7C7eNBNKFI/Al66dawj/uS+YnNAI7zMd1xjpJDC2prwT06gGnF7O7oSB
ws/R98Uc+a6oE+qFVq2YXGDdKCG3XsFLBdUbq8Rk4+F2UfEjKWI7blse7pVJy6R0Ek1n5r/VDvse
L1gfKGMFLDNkSTlbvj6LqyJQfK4mZs2RUtSyeHyC3Cf6AqG5wyCKHJRSuVqZFdRvUTItwryWNzU6
1LGcxj0z6x4BxDc1j+2aTkKBX2n6MSJ0dbc45yMnHTLMRVySiOj4TvmXqx9ehI0RpqF1rwRYF7KP
dvuSMwo1GVBiqe3cEyhU7fQoYpFjddy/TAkuzSU9h9hPyP2fpARJTWT2ho3JdqwzM7HcOCfaOAYk
fuix5hKhmzqJHMyo7bXJoS6CnE+1GiI66LfvNpsJpJ7v9ZmUkaDSX+iR5Ykcg5pTUilw7u8eUQQU
BJgsPWExyWB3Gstcc1S1tRnUu8P5vfwOogA3nE5K6WzWJJwEZhk+Xb5DMHtSX0guvWZcG2X9WOLM
QaMauXAKlK57UC0YD9xvSptwGaLiJKRKFPVmVihB8pvTh0Lp/Uvil6SOgBAfSW1hReMIlqC1vTbT
5nNNb7EtixpfNlHiVtd62i2inr9412pbHxtug6RdrrCXYXuuVzBb4KJ3lSTWRiM3C8GpavRj209y
zcYJEATDYjE2X8Pk+l0Q549I4YS+pK8IH8vLLedC+3lDkVgfMQFt5oaziP0o7FJTQq58kWo1mfXR
OqqVp+NGhM6dtnOKmUg4+FjQRtPx4zwNqaAOR7k0vu2AdK6DCpDZDfeITEqBfMGMazShTo9uYYFm
YdW4g/o483O5W/Azm7EvnjksXTXFoq6CtnmMejVxu4ly/2jdLZHODIsreDu4Za3J32WdgrBUpevY
BY+7UdqijIdNuQ1H39uR+/GyngULoAWzvV6rt1YOao8Ngs5ti9rMvlI1B3y8MsMam1/muQYkWxqv
WRuxCNGyIUlo7kRvFeGtn+aw0Z3p3P/TpARu4fQTq0QvKIlbMM1XKJs6+FcewV2gYKZw1He0LGrn
Fn4mH3uxehTygN9dPuc2HaSHI3jsNqrs9hXuKLo+BkVZ6RrgawAFNdfE+/8jaCY/lpUK3eSzzLNY
umY0jz8cpqyS45Jsg6vJRCw0pDSbQC7b9vVRODpvtq4NQ4N3UWR5sa/+S6HkCMnba4pp2qou4gAc
SRc399RxFwlU6upIQNc9r7R48QbjqiMtVcK7VX2Odgx+THRahScUZD9RyDdVY0bsmG9LPsvkl+2p
We8MTjmSbqPYH/Yqb+mI7zHWXyTZEl+mg1+SgvLIwgztHFmumWDD9OtEl3cuXKmm1iWvxhBXSJh2
ERJnK/hfg6dt8U7tXFaZdbhjizCNcvmJultLTOzY4OxPOItQnLB6a4Exzd9VW/5T+tdKTuc9Zlml
IXej7xEyVxWeVQDZIRxT1P0S63tGWTfRILqveN47e9c2pxV4mT2r+53siPbqrktyhhhmURJQHPgv
QZoXnT0UJU0y6VVpGs6tFlIJdbAHaxnC3gBTd3oO9ZD4QepOAG4tjfSon5FcrqaBeGb2asq9KlaS
shwrkHnuzYxM2+yiU0BxBw313iwH4FtOVQ9VloSpRWiIQKqCfTgfIQ/BVp32ArK13KdleBI7msPV
gPUUE1Ux+G6vauSjSgJ4S1xJB9dq+fWc3FXPQ0s4kXzQzhQWC/q5/q7uEe7qI2wGdbIGtGXfohil
OSTnHdfOm9TWdqrqhJiRujQGaypVsThS6k0OBMi76crfJBz2k0yl/GvwzWOId07snl8KPpdVsOoV
BjDjycF+to1ol9H2QF/QZ6NS3HhW3OFlYsIK+HCqUKbfJ6xu3wBwijlP2/QOubrrdPaSKhR3yHJ5
CYW2RUSZZ9D53uXyOffoxL4vTwf/bwqsra3iQP8uKL5VigBznPpUCcNProbaRfH6v45UnBHJIe7j
6Tr0KminuTdhxVB4D+c3eb4uWkWkscZ3rBLgxfSsWs+5JEP5WRNS+5Va2abudKNWwWhwDIlK1xZi
O8HrFcalaKVedbZ3IlOx9nLvWgbvIyhRKHG2PvrqNCgNLGoe4rAgRQTypQK81H+89glfOxIOr6X7
aZqu7Xm+MPyov7kjw3up5i6gjz8CgxufrII9uVxc2TZYLSvpIbbg/KApg54eSwXuKEHUqdgzpIxI
9BGPkI7673CpcG3LWW0qbIjrrMSBahpKCXnuVX5dXUMeREP4Gnu3koxvpwQ2bttt1WY76tDe2wF3
L4v9oB/5y6b9r2flo3VCJeJ/bUSHZcA9UtL+IjbURHn0g/OvA5kjx7lZR0rKRdNTmao3O5LxYeNW
xleEj4CWVwWkviet84mrb79OexIl+RCBNG/5tEXEjH1W1VaH0iDovpn4u9FUstQf7m/0VF75gsYE
qmHmbSdnfl/ed0Q6VOUuPMf+woPhTdr4CEouC2v5uEGhfbJhIwlvCv4Q6GNt+ObkQZxGxylGLd+P
PgMezUignkDUT5EtK0+YSr1HJOXAwGjNg4t/Rc4TQzsGNfK8VJzIf1yVu/5qtGjVApVntpXc2jhe
SH2DBXPzAYVe2NOK84MKSe9hvJmfd4RQEafm3/Znv1wzHMpL7eFzrXgMdM3vaq1J8O0a092KMMBN
UcxQ0gbjdxGMTwFmiahO6lFt3iJQsarV8LsK+WfJxi3UXQ1cZgSWsyaZ24few1Pn26q/1bkNAoJL
fCQ1jLocqbUzB2vnEiIgY7XT+cSzXBGlNPKsrCPgMaKuggoJbVIFmBDP80Ayw8l8s6N6q6HH6iCq
YF3bwtZY9SVO/phNDrSXeOUKTB5EnQSq8itNfu1TMa7qhsnSIZTCdwlNcLzXSIan8waqgX4Ebupk
YUn7FvE4jvaHF1LUaiX7lRZkCp60UJed7yxnGHENhXytSRRh9m1J1yCyJTWox1BGh165D6vucGiZ
1td47JBfNQSvH1B9iRrt5VJLz1G/fuSOl9sNrXe3j5q1C5LsR1c8cbAnmWokGbAO9n7uwOMCH8Hc
mf1cnRQoN0Q6eAxoUoZSqoI4ucT/Co5VyNqsrIIvAXFggEPidn1vyMn5DaUS0/cGIVhcMqreTAM8
0d0hkdUElRtcL41aCCaSIptmwc20OPhCjvWxEhKnk+bx3z3VFfuI4e/qVI1cEA3BK8ib9qJ8zFz+
m8eyhg+a/SAhLTFW9hZmI5qdD7Bry3n3Wc7YTeOHE6e3sqhtAJ38zvidqgXq5EckP6+M2YTfcv/K
4EOnj+uBj2k7mNimZ9Q+t/EyRc285v/cvD3f+jpOfuritdSTESsH7GhIw3c+rgIsmiVnbMYAmcj3
Q7X9olhzSueHfmQLvVKMedEbXm6OVbf3yWQEYy3lRXYnuZr4J/LzB2XGwvDlJzL8x1l3Ea/+ni7c
JOECwSqCnQ03qyd8uXrer/WFF7ZvhcZcpMKeP1wY2KTQUiaQ/rt6BGmCiUmLX/Uc7x+w8EgEaGDe
u1ehZlHsUFuLmJ9T/iQal1t1klg8OPUtD+psD6fa5ZKX15vhwuc/LRJcm1o374RkPmNT5VefVwld
My442NHpZZPLvakmdnj1f11PqeflxcrKqj+Ck6NH9SzbrkqNTtql+gW+qZAD9cdjKgXkzPiIkzg1
BmqiSGejYqaNnP0tAfwQVVyP+TYRNS2kM0u4yNCjm9p/eRYWVKSrgC2C+TRuzXrhrgs31QY7Md37
LUVuBmfvYYpKS4ai4uLfPxhbpKjjQoDXa+ZnLZNtot9S9oV86iBsrcldDvVoLL4HvecM/o+VEnFj
G7Ytr8DmSylWepAk2rt/SW6am9bKLNOpfi5HmKmmk4mvtdMbjg7xsUXabxMLxtexuqgoT1jpWGur
CyKvvasXBidfQE5rp8ZQmAuU5E3PQViWlmhlUvEGKoqUFp/OzZYQGDqshN0qfEQ0uVI9WLk+BEOx
tAxRnIaK7S2Zms+HcKPSQ2GXQ8+yYeteI46XMgw9gX7kB4EtBD5qXdXfV2C85OBiAwagHIA/2j7J
4A2WD6Q+x/KW1AEjHWEEZAHU3PhQowhi8VsoqBkZn4DJfu+bCTz0JVlQgK+gR4k5KwPAwXbyVT9+
kB2pSdJ3F59v1FcYPhUCP8azCkzTdIETvF+n4IF3SWL538jeLpBOC7nQcWk6dG0HdkhuSsYnELtb
xbssfyuiCV0hcqS3NJEP9braNhiBBPCrPj3K4RPgTt8nr2n9powxSfnLOG9zVSsb6bCPA7sGIfSW
D9kvpMPkh0di+CVxbUi+QL+YWUSxeNGiNrn33ZZZ1SVc3wF9C5LPtgrenD1kNQgSG4SiF9fD5JvE
1OoFTtNClLduZdbk9lEL7QR94jp7XFY19FB9RN7bDzGRHsA6xuvzBAngRWtunK3bOZ78XaJDl3ho
i4DoFrlzE7Jljbri76yU+k8uQseeze+p+crl9sbBv3f++DVcyM1GYXe6Yht8sxnTPQDpPezrOxXD
bN3GWv9bzHhHx9O/p9C5uN/sEvgoBUFsGWmitHIpcAZIAJzTxa637DIYbW9IjZ/dzH6urbl4J25L
WTzSEqjO957t269gfqL9u8kasMYBeYeX9Amj+HxyBW+zL6Lg1NUuNCA2fxIPnBwzpJF1YfB4jBH7
sEUZgEujqkpuJ6qckHk5PLUpcWkxpmnkQ3VErdF5p5xSlY54DbFgg7vha8EDDNzO3pUvabSBecKg
WafBTqmRW9YNEhs29Z7RzTS+Pj6beVdm2aXLbNbrfccxOD2QSx/qhHmnsqbw61SDP/ykfcUrYbAQ
5D5C8+RQviHCpJ7utnnV5rR1DkazemeBPPxcB90T4KC8jNs5PITX7vtu96T+KS6bxvohn9wRtKv2
aECT64FbYCxV98Rd/6/aZJX1Pya7PBqjL54p+84dvRJ5h04yTyLqoAk6yEvamDDgxzPaLq/gOHIA
kiLZE68mH0OgROtneD8JYtiv3KRHmiNZTV59wiZ/b3+mAaaRpmB25XNHrYTl6qh4E20KzQBzziBL
eQPCbgOx5o+RU78E2Kk+fUU0a/JTUrY16NmTLlC9GH9rqEhpfEw1oIaV281Yrt5x/tbkOCGk7z7r
yXWYKtgFKuLWZnrmDzcQArj+LgPjGMWDKZpXYfxCDcG2fm1HHzPf5YD8pw3Nak7eTQRh/6pSpYZe
aZ+T8nD1y+KEIH+wo7NqM79f3jf4iY1UVuTv/OZGCS0kHjj8H7VRH0kK8ABaXnEF3sFJD6te3iWL
U7fkWButV4LyBqyxr9YFlDHYXHehfAh5y/a1JJfoiun28ZZvc+bGwVKt1FaMOVSpUd+RDvMWqtJT
VAtUolgdmB0rrcQPB6XzxjHr4EwzP4eBfOxV0qYqw/b2qzodAB23/wTzIJ6rr8uHOV9D81/Bk4ZE
zjDrAlSUfc8OwoQEb9TovtfqvlFzYLz6sD1FZunYyA/kiDMViJylezsTo3xTujZs6gHvFPkkkxyh
RD174rtdeYIB0oyuHUbEz00hIsdF0p4AlYTX7X8hXztrk+m8+C28vhXmbGEapKyEwMJYD9r8ldMY
vT4axvKBCTmPTZgrbDdKCclETu/30yDohJmAPrLq+XzKNE+dMaplHYc17ZRvs/2e+UNPD4rMWlIV
4guhU6S/LVi7kuoT4cUIzYPt1A6l3mIMpMw3emOSHPksr/zty1uEikKI06w4Ki1uP1pE4LjhxHGd
uB/ohDaWbcZyi0NjWXH/lMh6XAxZKveyO5cW1tHYI8SCoNJvTFMx6itFTq84c8O0KD0eSU15amuz
TRF+O1c8G49LCVsZGvDdJxfSlBzFnuHDjbJCMa47iVWG2TN8iAEKRKAS9nlYc9rPQN9mOzSE20BW
a0ngflHbwR7rnL3CIxRu1xAQhCErPKlRQ3aFjqVb4SEn2IC+e/l88YZy5c649k/QVFXT665PCYvH
ioT59CmuO85G4PPcirCdYK5Xw1RWyucoaCuyxHPPfgMj8ikRcD0Esxg0Kg4JsxCBJCws7vcaFm8A
baJ5tYbfh4AhIO15dDzhqjPfzmsaR6RC+xFJ84ImZ8jAvNqI+LozSQx9Z3U4IglcukrooGtkF5tO
zRqzW/XHWvcVbonV96N/fMOqBzuZH2KriJyg6rQfOOZZdjjNc/PW1X7xfXB8gDxMjENfiEzsKhM9
eQzQMzEBV0dJsjoOWcw1DSzd6AEtaBFDaIZw8nSL6HRgT05RmEcrW2PZQiG0NDAa/PUSpjvIejK6
gF2Yac93b3h+e8fmhWHASi7imB09HKT9kR4ELG7IBPnM6RsxXr9mBfM3+912t2uiuLwGW/5qSIhP
Sy3lI5RP0WKd1Fke7NbX2Adkv1gwyUWK/qk+xeM2I+Hai0vw+CqccCQKBoBMI/ZgfC8RSFA1tHBe
WMeaQlPDKHBw3jW7KSQ9RSB0awPQULCgADtlnKJRK7+dVdMFiQnmEvVKH00MrBY3sk4NAzXiG6t3
iDM1C4S5ykXIfnaOZGZuDXu5uSOga7Ci4XZM4q1i4Kznwx1uKaFJOLpx+AXGImcnKImBul8MZONZ
zm0xdhWX7+VvXE5f7LMyYbKiq/dGhSMGnRTzOZlIA8MNgY7xM8p6G4GizFHpFTCbqXwdrzKZjPSc
yIzdb3wPUjcPbwHbZngb7bVwoa2sm4eKnRUXo3IGfb5+uLcnsvlJXpZAd7QjqRAXUSalL1xky49f
Tz5d1dSUEV4X5W8T592rEsgDhjBWnK4M+uOC4pMdJOCyadUnYnZSq7IcTrRsO9WOftHBSGMqbuyq
a1a2vivXBdVA18su0+GaAD/3U72HbG1mOArEOLK+zLo8/9R9DnJg2isYzPq4nauYLvQYe5bX7xsR
lYJ+V1pKce3hr8K3BXcw4FiS/UlXcqpZSeanq3EDQfeSHKa1bsgUim+LBEsf9ohlVIS4k/hcmRrY
QplIyytH7A3TrHYToVlzmNxg2YgYcXN+0/H40HCHTNhl7S0xSred1eINNvyfuZSuniOw4slLdEuh
b8/UK1fXKIzLuxjPfltSuX5laq3LtO/BgkK4Lq4BLzk8Dw2ME19Jd4TogSx7gyiVYcDnxHPdfOao
u+n5flnQJzDcuCNdL9ZEYziZ+KvNDI2VKARe5767I6a217YaYrgSyXfENsf0eysFa4GIhFbUlR2V
5jESNss3kdfOn6VYCJZUnjr2nG5LxPr9emas2hYdXfDNFQ+D2dNR2i4N+sNyDdghP3JFJd1ysW/g
m3RhB7iv5p7z+5nzZx7tJUUtJSnlF0xKZWbQZ1wS7NyekwKRRxvE6qXhZhaxFtsCzFWr4kg6aYgT
iAxT3HdKZhb+N1Tk59qwZbeJ2YwUoWazXUrA48fwYHnjD8eujwxEb1gVP9GrdzeLyUDMbauku9cH
wUyr6DA7/LWSeJxVsHS1WwTuBBOdNfQ00QEOT3CjnPOz/Q96dWpv7h+skHJxXzjikqvuJapcD4S0
Zr7A7cz8UQLZOwxsA4GZDZxa1W40M/Xftj1RuKMYFAxfiVYQvbPVu87xUzGqyFE4YnGD6iy1WRPo
fHE9xXJQhzrY7G0EzIGFnPuLRRSjg2+DD8hROv7e4+HyS0LHXffjcFjdoO7BoySe87w5mWIe05Qq
bMeuNdk40rzD4YjBg4aoTr5nR93Okc16qSnSit4gLtQZlNx+dikkvHMcuSqsApnVF6Mk4UVgYwNO
uiab9JfhuPNZyS6XwGlyWe3THIMX+ZSsKs2YGrnXK2ofXMtjZzBMQ6dEZXzcHAha68JSH1WwSRvI
iDzFm0qAfixcQhpabYr4zewhHVSceR8YPlo+tMrWhTTg9na2iLBmgUurA5hQDlWM1+uFA+IA3eTT
0huVQMkIBUhNeqng
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop is
  port (
    empty_n_reg : out STD_LOGIC;
    p_dst_data_din : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    push : out STD_LOGIC;
    mOutPtr18_out : out STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    mOutPtr18_out_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[9]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    temp_4_fu_317_p2 : out STD_LOGIC_VECTOR ( 22 downto 0 );
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_dstgy_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_dstgx_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    p_dstgx_data_empty_n : in STD_LOGIC;
    p_dstgy_data_empty_n : in STD_LOGIC;
    p_dst_data_full_n : in STD_LOGIC;
    push_4 : in STD_LOGIC;
    push_5 : in STD_LOGIC;
    \icmp_ln64_fu_109_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    sel : in STD_LOGIC;
    mul_ln78_reg_194_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_reg_384 : in STD_LOGIC;
    mul_ln78_reg_194_reg_1 : in STD_LOGIC;
    mul_ln78_reg_194_reg_2 : in STD_LOGIC;
    mul_ln78_reg_194_reg_3 : in STD_LOGIC;
    mul_ln78_reg_194_reg_4 : in STD_LOGIC;
    mul_ln78_reg_194_reg_5 : in STD_LOGIC;
    mul_ln78_reg_194_reg_6 : in STD_LOGIC;
    mul_ln78_reg_194_reg_7 : in STD_LOGIC;
    mul_ln78_reg_194_reg_8 : in STD_LOGIC;
    mul_ln78_reg_194_reg_9 : in STD_LOGIC;
    mul_ln78_reg_194_reg_10 : in STD_LOGIC;
    mul_ln78_reg_194_reg_11 : in STD_LOGIC;
    mul_ln78_reg_194_reg_12 : in STD_LOGIC;
    mul_ln78_reg_194_reg_13 : in STD_LOGIC;
    mul_ln78_reg_194_reg_14 : in STD_LOGIC;
    mul_ln78_reg_194_reg_15 : in STD_LOGIC;
    mul_ln78_reg_194_reg_16 : in STD_LOGIC;
    mul_ln78_reg_194_reg_17 : in STD_LOGIC;
    mul_ln78_reg_194_reg_18 : in STD_LOGIC;
    mul_ln78_reg_194_reg_19 : in STD_LOGIC;
    mul_ln78_reg_194_reg_20 : in STD_LOGIC;
    mul_ln78_reg_194_reg_21 : in STD_LOGIC;
    mul_ln78_reg_194_reg_22 : in STD_LOGIC;
    mul_ln78_reg_194_reg_23 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop : entity is "sobel_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop";
end sobel_design_sobel_accel_0_0_sobel_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop is
  signal add_ln64_fu_115_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \add_ln64_fu_115_p2_carry__0_n_10\ : STD_LOGIC;
  signal \add_ln64_fu_115_p2_carry__0_n_11\ : STD_LOGIC;
  signal \add_ln64_fu_115_p2_carry__0_n_12\ : STD_LOGIC;
  signal \add_ln64_fu_115_p2_carry__0_n_9\ : STD_LOGIC;
  signal \add_ln64_fu_115_p2_carry__1_n_10\ : STD_LOGIC;
  signal \add_ln64_fu_115_p2_carry__1_n_11\ : STD_LOGIC;
  signal \add_ln64_fu_115_p2_carry__1_n_12\ : STD_LOGIC;
  signal \add_ln64_fu_115_p2_carry__1_n_9\ : STD_LOGIC;
  signal \add_ln64_fu_115_p2_carry__2_n_11\ : STD_LOGIC;
  signal \add_ln64_fu_115_p2_carry__2_n_12\ : STD_LOGIC;
  signal add_ln64_fu_115_p2_carry_n_10 : STD_LOGIC;
  signal add_ln64_fu_115_p2_carry_n_11 : STD_LOGIC;
  signal add_ln64_fu_115_p2_carry_n_12 : STD_LOGIC;
  signal add_ln64_fu_115_p2_carry_n_9 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_9 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
  signal ap_sig_allocacmp_j_load : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^empty_n_reg\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready : STD_LOGIC;
  signal icmp_ln64_fu_109_p2 : STD_LOGIC;
  signal \icmp_ln64_fu_109_p2_carry__0_n_12\ : STD_LOGIC;
  signal icmp_ln64_fu_109_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln64_fu_109_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln64_fu_109_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln64_fu_109_p2_carry_n_9 : STD_LOGIC;
  signal j_fu_52 : STD_LOGIC;
  signal \j_fu_52_reg_n_9_[0]\ : STD_LOGIC;
  signal \j_fu_52_reg_n_9_[10]\ : STD_LOGIC;
  signal \j_fu_52_reg_n_9_[11]\ : STD_LOGIC;
  signal \j_fu_52_reg_n_9_[12]\ : STD_LOGIC;
  signal \j_fu_52_reg_n_9_[13]\ : STD_LOGIC;
  signal \j_fu_52_reg_n_9_[14]\ : STD_LOGIC;
  signal \j_fu_52_reg_n_9_[15]\ : STD_LOGIC;
  signal \j_fu_52_reg_n_9_[1]\ : STD_LOGIC;
  signal \j_fu_52_reg_n_9_[2]\ : STD_LOGIC;
  signal \j_fu_52_reg_n_9_[3]\ : STD_LOGIC;
  signal \j_fu_52_reg_n_9_[4]\ : STD_LOGIC;
  signal \j_fu_52_reg_n_9_[5]\ : STD_LOGIC;
  signal \j_fu_52_reg_n_9_[6]\ : STD_LOGIC;
  signal \j_fu_52_reg_n_9_[7]\ : STD_LOGIC;
  signal \j_fu_52_reg_n_9_[8]\ : STD_LOGIC;
  signal \j_fu_52_reg_n_9_[9]\ : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_11_n_10 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_11_n_11 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_11_n_12 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_12_n_10 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_12_n_11 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_12_n_12 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_12_n_9 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_13_n_10 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_13_n_11 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_13_n_12 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_13_n_9 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_14_n_10 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_14_n_11 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_14_n_12 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_14_n_9 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_15_n_10 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_15_n_11 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_15_n_12 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_15_n_9 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_16_n_10 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_16_n_11 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_16_n_12 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_16_n_9 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_17_n_9 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_18_n_9 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_19_n_9 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_20_n_9 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_21_n_9 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_22_n_9 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_23_n_9 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_24_n_9 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_25_n_9 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_26_n_9 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_27_n_9 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_28_n_9 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_29_n_9 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_30_n_9 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_31_n_9 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_32_n_9 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_33_n_9 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_34_n_9 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_35_n_9 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_36_n_9 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_37_n_9 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_38_n_9 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_39_n_9 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_i_40_n_9 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_100 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_101 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_102 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_103 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_104 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_105 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_106 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_107 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_108 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_109 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_110 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_111 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_112 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_113 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_114 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_83 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_84 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_85 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_86 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_87 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_88 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_89 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_90 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_91 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_92 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_93 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_94 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_95 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_96 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_97 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_98 : STD_LOGIC;
  signal mul_ln78_reg_194_reg_n_99 : STD_LOGIC;
  signal temp1_fu_334_p2 : STD_LOGIC_VECTOR ( 23 to 23 );
  signal \^temp_4_fu_317_p2\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \temp_5_reg_429[12]_i_3_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[12]_i_4_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[12]_i_5_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[12]_i_6_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[16]_i_3_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[16]_i_4_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[16]_i_5_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[16]_i_6_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[20]_i_3_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[20]_i_4_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[20]_i_5_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[20]_i_6_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[23]_i_3_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[23]_i_4_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[23]_i_5_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[4]_i_3_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[4]_i_4_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[4]_i_5_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[4]_i_6_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[4]_i_7_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[8]_i_3_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[8]_i_4_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[8]_i_5_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429[8]_i_6_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[12]_i_2_n_10\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[12]_i_2_n_11\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[12]_i_2_n_12\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[12]_i_2_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[16]_i_2_n_10\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[16]_i_2_n_11\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[16]_i_2_n_12\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[16]_i_2_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[20]_i_2_n_10\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[20]_i_2_n_11\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[20]_i_2_n_12\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[20]_i_2_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[23]_i_2_n_11\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[23]_i_2_n_12\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[4]_i_2_n_10\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[4]_i_2_n_11\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[4]_i_2_n_12\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[4]_i_2_n_9\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[8]_i_2_n_10\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[8]_i_2_n_11\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[8]_i_2_n_12\ : STD_LOGIC;
  signal \temp_5_reg_429_reg[8]_i_2_n_9\ : STD_LOGIC;
  signal temp_i_1_neg_fu_328_p2 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \temp_i_1_neg_fu_328_p2__0\ : STD_LOGIC_VECTOR ( 23 to 23 );
  signal \NLW_add_ln64_fu_115_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln64_fu_115_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_icmp_ln64_fu_109_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln64_fu_109_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln64_fu_109_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln78_reg_194_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln78_reg_194_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln78_reg_194_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln78_reg_194_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln78_reg_194_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln78_reg_194_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln78_reg_194_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln78_reg_194_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln78_reg_194_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln78_reg_194_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_mul_ln78_reg_194_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mul_ln78_reg_194_reg_i_11_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_temp_5_reg_429_reg[23]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_temp_5_reg_429_reg[23]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of add_ln64_fu_115_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln64_fu_115_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln64_fu_115_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln64_fu_115_p2_carry__2\ : label is 35;
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 : label is "inst/\accumulateWeighted_0_2_2160_3840_1_2_2_2_U0/grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__2\ : label is "soft_lutpair169";
  attribute ADDER_THRESHOLD of mul_ln78_reg_194_reg_i_11 : label is 35;
  attribute ADDER_THRESHOLD of mul_ln78_reg_194_reg_i_12 : label is 35;
  attribute ADDER_THRESHOLD of mul_ln78_reg_194_reg_i_13 : label is 35;
  attribute ADDER_THRESHOLD of mul_ln78_reg_194_reg_i_14 : label is 35;
  attribute ADDER_THRESHOLD of mul_ln78_reg_194_reg_i_15 : label is 35;
  attribute ADDER_THRESHOLD of mul_ln78_reg_194_reg_i_16 : label is 35;
  attribute ADDER_THRESHOLD of \temp_5_reg_429_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \temp_5_reg_429_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \temp_5_reg_429_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \temp_5_reg_429_reg[23]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \temp_5_reg_429_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \temp_5_reg_429_reg[8]_i_2\ : label is 35;
begin
  ap_enable_reg_pp0_iter1_reg_0 <= \^ap_enable_reg_pp0_iter1_reg_0\;
  empty_n_reg <= \^empty_n_reg\;
  temp_4_fu_317_p2(22 downto 0) <= \^temp_4_fu_317_p2\(22 downto 0);
\SRL_SIG[0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000888800000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => Q(2),
      I2 => p_dstgx_data_empty_n,
      I3 => p_dstgy_data_empty_n,
      I4 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I5 => p_dst_data_full_n,
      O => push
    );
add_ln64_fu_115_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln64_fu_115_p2_carry_n_9,
      CO(2) => add_ln64_fu_115_p2_carry_n_10,
      CO(1) => add_ln64_fu_115_p2_carry_n_11,
      CO(0) => add_ln64_fu_115_p2_carry_n_12,
      CYINIT => ap_sig_allocacmp_j_load(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln64_fu_115_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_j_load(4 downto 1)
    );
\add_ln64_fu_115_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln64_fu_115_p2_carry_n_9,
      CO(3) => \add_ln64_fu_115_p2_carry__0_n_9\,
      CO(2) => \add_ln64_fu_115_p2_carry__0_n_10\,
      CO(1) => \add_ln64_fu_115_p2_carry__0_n_11\,
      CO(0) => \add_ln64_fu_115_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln64_fu_115_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_j_load(8 downto 5)
    );
\add_ln64_fu_115_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln64_fu_115_p2_carry__0_n_9\,
      CO(3) => \add_ln64_fu_115_p2_carry__1_n_9\,
      CO(2) => \add_ln64_fu_115_p2_carry__1_n_10\,
      CO(1) => \add_ln64_fu_115_p2_carry__1_n_11\,
      CO(0) => \add_ln64_fu_115_p2_carry__1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln64_fu_115_p2(12 downto 9),
      S(3 downto 0) => ap_sig_allocacmp_j_load(12 downto 9)
    );
\add_ln64_fu_115_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln64_fu_115_p2_carry__1_n_9\,
      CO(3 downto 2) => \NLW_add_ln64_fu_115_p2_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln64_fu_115_p2_carry__2_n_11\,
      CO(0) => \add_ln64_fu_115_p2_carry__2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln64_fu_115_p2_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln64_fu_115_p2(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_j_load(15 downto 13)
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => \^ap_enable_reg_pp0_iter1_reg_0\,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^empty_n_reg\,
      D => \^ap_enable_reg_pp0_iter1_reg_0\,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^empty_n_reg\,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^empty_n_reg\,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter2_reg_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^empty_n_reg\,
      CLK => ap_clk,
      D => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_9
    );
\ap_loop_exit_ready_pp0_iter3_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^empty_n_reg\,
      D => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_9,
      Q => ap_loop_exit_ready_pp0_iter3_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_22
     port map (
      CO(0) => icmp_ln64_fu_109_p2,
      D(1 downto 0) => D(1 downto 0),
      E(0) => j_fu_52,
      Q(15) => \j_fu_52_reg_n_9_[15]\,
      Q(14) => \j_fu_52_reg_n_9_[14]\,
      Q(13) => \j_fu_52_reg_n_9_[13]\,
      Q(12) => \j_fu_52_reg_n_9_[12]\,
      Q(11) => \j_fu_52_reg_n_9_[11]\,
      Q(10) => \j_fu_52_reg_n_9_[10]\,
      Q(9) => \j_fu_52_reg_n_9_[9]\,
      Q(8) => \j_fu_52_reg_n_9_[8]\,
      Q(7) => \j_fu_52_reg_n_9_[7]\,
      Q(6) => \j_fu_52_reg_n_9_[6]\,
      Q(5) => \j_fu_52_reg_n_9_[5]\,
      Q(4) => \j_fu_52_reg_n_9_[4]\,
      Q(3) => \j_fu_52_reg_n_9_[3]\,
      Q(2) => \j_fu_52_reg_n_9_[2]\,
      Q(1) => \j_fu_52_reg_n_9_[1]\,
      Q(0) => \j_fu_52_reg_n_9_[0]\,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_9,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_10,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_15,
      \ap_CS_fsm_reg[8]\(2 downto 0) => Q(2 downto 0),
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => \^empty_n_reg\,
      ap_enable_reg_pp0_iter1_reg => \^ap_enable_reg_pp0_iter1_reg_0\,
      ap_loop_exit_ready_pp0_iter3_reg => ap_loop_exit_ready_pp0_iter3_reg,
      ap_loop_init_int_reg_0(0) => add_ln64_fu_115_p2(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_11,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sig_allocacmp_j_load(15 downto 0) => ap_sig_allocacmp_j_load(15 downto 0),
      grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_ready,
      grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg,
      grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg_0(0) => CO(0),
      \icmp_ln64_fu_109_p2_carry__0\(15 downto 0) => \icmp_ln64_fu_109_p2_carry__0_0\(15 downto 0),
      \j_fu_52_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_16,
      \j_fu_52_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_17,
      \j_fu_52_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_18,
      \j_fu_52_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_19,
      sel => sel
    );
icmp_ln64_fu_109_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln64_fu_109_p2_carry_n_9,
      CO(2) => icmp_ln64_fu_109_p2_carry_n_10,
      CO(1) => icmp_ln64_fu_109_p2_carry_n_11,
      CO(0) => icmp_ln64_fu_109_p2_carry_n_12,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln64_fu_109_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_16,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_17,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_18,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_19
    );
\icmp_ln64_fu_109_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln64_fu_109_p2_carry_n_9,
      CO(3 downto 2) => \NLW_icmp_ln64_fu_109_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln64_fu_109_p2,
      CO(0) => \icmp_ln64_fu_109_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln64_fu_109_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => flow_control_loop_pipe_sequential_init_U_n_9,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_52_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_52,
      D => add_ln64_fu_115_p2(0),
      Q => \j_fu_52_reg_n_9_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\j_fu_52_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_52,
      D => add_ln64_fu_115_p2(10),
      Q => \j_fu_52_reg_n_9_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\j_fu_52_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_52,
      D => add_ln64_fu_115_p2(11),
      Q => \j_fu_52_reg_n_9_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\j_fu_52_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_52,
      D => add_ln64_fu_115_p2(12),
      Q => \j_fu_52_reg_n_9_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\j_fu_52_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_52,
      D => add_ln64_fu_115_p2(13),
      Q => \j_fu_52_reg_n_9_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\j_fu_52_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_52,
      D => add_ln64_fu_115_p2(14),
      Q => \j_fu_52_reg_n_9_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\j_fu_52_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_52,
      D => add_ln64_fu_115_p2(15),
      Q => \j_fu_52_reg_n_9_[15]\,
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\j_fu_52_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_52,
      D => add_ln64_fu_115_p2(1),
      Q => \j_fu_52_reg_n_9_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\j_fu_52_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_52,
      D => add_ln64_fu_115_p2(2),
      Q => \j_fu_52_reg_n_9_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\j_fu_52_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_52,
      D => add_ln64_fu_115_p2(3),
      Q => \j_fu_52_reg_n_9_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\j_fu_52_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_52,
      D => add_ln64_fu_115_p2(4),
      Q => \j_fu_52_reg_n_9_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\j_fu_52_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_52,
      D => add_ln64_fu_115_p2(5),
      Q => \j_fu_52_reg_n_9_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\j_fu_52_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_52,
      D => add_ln64_fu_115_p2(6),
      Q => \j_fu_52_reg_n_9_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\j_fu_52_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_52,
      D => add_ln64_fu_115_p2(7),
      Q => \j_fu_52_reg_n_9_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\j_fu_52_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_52,
      D => add_ln64_fu_115_p2(8),
      Q => \j_fu_52_reg_n_9_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\j_fu_52_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_52,
      D => add_ln64_fu_115_p2(9),
      Q => \j_fu_52_reg_n_9_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\mOutPtr[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^empty_n_reg\,
      I1 => Q(2),
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => p_dstgy_data_empty_n,
      I4 => push_4,
      O => \ap_CS_fsm_reg[9]\
    );
\mOutPtr[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^empty_n_reg\,
      I1 => Q(2),
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => p_dstgx_data_empty_n,
      I4 => push_5,
      O => \ap_CS_fsm_reg[9]_0\
    );
\mOutPtr[1]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => \^empty_n_reg\,
      I1 => Q(2),
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => p_dstgy_data_empty_n,
      I4 => push_4,
      O => mOutPtr18_out
    );
\mOutPtr[1]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => \^empty_n_reg\,
      I1 => Q(2),
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => p_dstgx_data_empty_n,
      I4 => push_5,
      O => mOutPtr18_out_1
    );
mac_muladd_24ns_8ns_32ns_33_4_1_U105: entity work.sobel_design_sobel_accel_0_0_sobel_accel_mac_muladd_24ns_8ns_32ns_33_4_1
     port map (
      P(31) => mul_ln78_reg_194_reg_n_83,
      P(30) => mul_ln78_reg_194_reg_n_84,
      P(29) => mul_ln78_reg_194_reg_n_85,
      P(28) => mul_ln78_reg_194_reg_n_86,
      P(27) => mul_ln78_reg_194_reg_n_87,
      P(26) => mul_ln78_reg_194_reg_n_88,
      P(25) => mul_ln78_reg_194_reg_n_89,
      P(24) => mul_ln78_reg_194_reg_n_90,
      P(23) => mul_ln78_reg_194_reg_n_91,
      P(22) => mul_ln78_reg_194_reg_n_92,
      P(21) => mul_ln78_reg_194_reg_n_93,
      P(20) => mul_ln78_reg_194_reg_n_94,
      P(19) => mul_ln78_reg_194_reg_n_95,
      P(18) => mul_ln78_reg_194_reg_n_96,
      P(17) => mul_ln78_reg_194_reg_n_97,
      P(16) => mul_ln78_reg_194_reg_n_98,
      P(15) => mul_ln78_reg_194_reg_n_99,
      P(14) => mul_ln78_reg_194_reg_n_100,
      P(13) => mul_ln78_reg_194_reg_n_101,
      P(12) => mul_ln78_reg_194_reg_n_102,
      P(11) => mul_ln78_reg_194_reg_n_103,
      P(10) => mul_ln78_reg_194_reg_n_104,
      P(9) => mul_ln78_reg_194_reg_n_105,
      P(8) => mul_ln78_reg_194_reg_n_106,
      P(7) => mul_ln78_reg_194_reg_n_107,
      P(6) => mul_ln78_reg_194_reg_n_108,
      P(5) => mul_ln78_reg_194_reg_n_109,
      P(4) => mul_ln78_reg_194_reg_n_110,
      P(3) => mul_ln78_reg_194_reg_n_111,
      P(2) => mul_ln78_reg_194_reg_n_112,
      P(1) => mul_ln78_reg_194_reg_n_113,
      P(0) => mul_ln78_reg_194_reg_n_114,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      empty_n_reg => \^empty_n_reg\,
      p_dst_data_din(9 downto 0) => p_dst_data_din(9 downto 0),
      p_dst_data_full_n => p_dst_data_full_n,
      p_dstgx_data_dout(7 downto 0) => p_dstgx_data_dout(7 downto 0),
      p_dstgx_data_empty_n => p_dstgx_data_empty_n,
      p_dstgy_data_empty_n => p_dstgy_data_empty_n,
      p_reg_reg(23 downto 0) => p_reg_reg(23 downto 0),
      p_reg_reg_0 => \^ap_enable_reg_pp0_iter1_reg_0\
    );
mul_ln78_reg_194_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 24) => B"000000",
      A(23) => temp1_fu_334_p2(23),
      A(22 downto 0) => temp_i_1_neg_fu_328_p2(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln78_reg_194_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => p_dstgy_data_dout(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln78_reg_194_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln78_reg_194_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln78_reg_194_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => Q(0),
      CEA2 => \^empty_n_reg\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^empty_n_reg\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^empty_n_reg\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln78_reg_194_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln78_reg_194_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_mul_ln78_reg_194_reg_P_UNCONNECTED(47 downto 32),
      P(31) => mul_ln78_reg_194_reg_n_83,
      P(30) => mul_ln78_reg_194_reg_n_84,
      P(29) => mul_ln78_reg_194_reg_n_85,
      P(28) => mul_ln78_reg_194_reg_n_86,
      P(27) => mul_ln78_reg_194_reg_n_87,
      P(26) => mul_ln78_reg_194_reg_n_88,
      P(25) => mul_ln78_reg_194_reg_n_89,
      P(24) => mul_ln78_reg_194_reg_n_90,
      P(23) => mul_ln78_reg_194_reg_n_91,
      P(22) => mul_ln78_reg_194_reg_n_92,
      P(21) => mul_ln78_reg_194_reg_n_93,
      P(20) => mul_ln78_reg_194_reg_n_94,
      P(19) => mul_ln78_reg_194_reg_n_95,
      P(18) => mul_ln78_reg_194_reg_n_96,
      P(17) => mul_ln78_reg_194_reg_n_97,
      P(16) => mul_ln78_reg_194_reg_n_98,
      P(15) => mul_ln78_reg_194_reg_n_99,
      P(14) => mul_ln78_reg_194_reg_n_100,
      P(13) => mul_ln78_reg_194_reg_n_101,
      P(12) => mul_ln78_reg_194_reg_n_102,
      P(11) => mul_ln78_reg_194_reg_n_103,
      P(10) => mul_ln78_reg_194_reg_n_104,
      P(9) => mul_ln78_reg_194_reg_n_105,
      P(8) => mul_ln78_reg_194_reg_n_106,
      P(7) => mul_ln78_reg_194_reg_n_107,
      P(6) => mul_ln78_reg_194_reg_n_108,
      P(5) => mul_ln78_reg_194_reg_n_109,
      P(4) => mul_ln78_reg_194_reg_n_110,
      P(3) => mul_ln78_reg_194_reg_n_111,
      P(2) => mul_ln78_reg_194_reg_n_112,
      P(1) => mul_ln78_reg_194_reg_n_113,
      P(0) => mul_ln78_reg_194_reg_n_114,
      PATTERNBDETECT => NLW_mul_ln78_reg_194_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln78_reg_194_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_ln78_reg_194_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln78_reg_194_reg_UNDERFLOW_UNCONNECTED
    );
mul_ln78_reg_194_reg_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \temp_i_1_neg_fu_328_p2__0\(23),
      O => temp1_fu_334_p2(23)
    );
mul_ln78_reg_194_reg_i_11: unisim.vcomponents.CARRY4
     port map (
      CI => mul_ln78_reg_194_reg_i_12_n_9,
      CO(3) => NLW_mul_ln78_reg_194_reg_i_11_CO_UNCONNECTED(3),
      CO(2) => mul_ln78_reg_194_reg_i_11_n_10,
      CO(1) => mul_ln78_reg_194_reg_i_11_n_11,
      CO(0) => mul_ln78_reg_194_reg_i_11_n_12,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \temp_i_1_neg_fu_328_p2__0\(23),
      O(2 downto 0) => temp_i_1_neg_fu_328_p2(22 downto 20),
      S(3) => mul_ln78_reg_194_reg_i_17_n_9,
      S(2) => mul_ln78_reg_194_reg_i_18_n_9,
      S(1) => mul_ln78_reg_194_reg_i_19_n_9,
      S(0) => mul_ln78_reg_194_reg_i_20_n_9
    );
mul_ln78_reg_194_reg_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => mul_ln78_reg_194_reg_i_13_n_9,
      CO(3) => mul_ln78_reg_194_reg_i_12_n_9,
      CO(2) => mul_ln78_reg_194_reg_i_12_n_10,
      CO(1) => mul_ln78_reg_194_reg_i_12_n_11,
      CO(0) => mul_ln78_reg_194_reg_i_12_n_12,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => temp_i_1_neg_fu_328_p2(19 downto 16),
      S(3) => mul_ln78_reg_194_reg_i_21_n_9,
      S(2) => mul_ln78_reg_194_reg_i_22_n_9,
      S(1) => mul_ln78_reg_194_reg_i_23_n_9,
      S(0) => mul_ln78_reg_194_reg_i_24_n_9
    );
mul_ln78_reg_194_reg_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => mul_ln78_reg_194_reg_i_14_n_9,
      CO(3) => mul_ln78_reg_194_reg_i_13_n_9,
      CO(2) => mul_ln78_reg_194_reg_i_13_n_10,
      CO(1) => mul_ln78_reg_194_reg_i_13_n_11,
      CO(0) => mul_ln78_reg_194_reg_i_13_n_12,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => temp_i_1_neg_fu_328_p2(15 downto 12),
      S(3) => mul_ln78_reg_194_reg_i_25_n_9,
      S(2) => mul_ln78_reg_194_reg_i_26_n_9,
      S(1) => mul_ln78_reg_194_reg_i_27_n_9,
      S(0) => mul_ln78_reg_194_reg_i_28_n_9
    );
mul_ln78_reg_194_reg_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => mul_ln78_reg_194_reg_i_15_n_9,
      CO(3) => mul_ln78_reg_194_reg_i_14_n_9,
      CO(2) => mul_ln78_reg_194_reg_i_14_n_10,
      CO(1) => mul_ln78_reg_194_reg_i_14_n_11,
      CO(0) => mul_ln78_reg_194_reg_i_14_n_12,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => temp_i_1_neg_fu_328_p2(11 downto 8),
      S(3) => mul_ln78_reg_194_reg_i_29_n_9,
      S(2) => mul_ln78_reg_194_reg_i_30_n_9,
      S(1) => mul_ln78_reg_194_reg_i_31_n_9,
      S(0) => mul_ln78_reg_194_reg_i_32_n_9
    );
mul_ln78_reg_194_reg_i_15: unisim.vcomponents.CARRY4
     port map (
      CI => mul_ln78_reg_194_reg_i_16_n_9,
      CO(3) => mul_ln78_reg_194_reg_i_15_n_9,
      CO(2) => mul_ln78_reg_194_reg_i_15_n_10,
      CO(1) => mul_ln78_reg_194_reg_i_15_n_11,
      CO(0) => mul_ln78_reg_194_reg_i_15_n_12,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => temp_i_1_neg_fu_328_p2(7 downto 4),
      S(3) => mul_ln78_reg_194_reg_i_33_n_9,
      S(2) => mul_ln78_reg_194_reg_i_34_n_9,
      S(1) => mul_ln78_reg_194_reg_i_35_n_9,
      S(0) => mul_ln78_reg_194_reg_i_36_n_9
    );
mul_ln78_reg_194_reg_i_16: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => mul_ln78_reg_194_reg_i_16_n_9,
      CO(2) => mul_ln78_reg_194_reg_i_16_n_10,
      CO(1) => mul_ln78_reg_194_reg_i_16_n_11,
      CO(0) => mul_ln78_reg_194_reg_i_16_n_12,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => temp_i_1_neg_fu_328_p2(3 downto 0),
      S(3) => mul_ln78_reg_194_reg_i_37_n_9,
      S(2) => mul_ln78_reg_194_reg_i_38_n_9,
      S(1) => mul_ln78_reg_194_reg_i_39_n_9,
      S(0) => mul_ln78_reg_194_reg_i_40_n_9
    );
mul_ln78_reg_194_reg_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => mul_ln78_reg_194_reg_23,
      I2 => \^temp_4_fu_317_p2\(22),
      O => mul_ln78_reg_194_reg_i_17_n_9
    );
mul_ln78_reg_194_reg_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => mul_ln78_reg_194_reg_22,
      I2 => \^temp_4_fu_317_p2\(21),
      O => mul_ln78_reg_194_reg_i_18_n_9
    );
mul_ln78_reg_194_reg_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => mul_ln78_reg_194_reg_21,
      I2 => \^temp_4_fu_317_p2\(20),
      O => mul_ln78_reg_194_reg_i_19_n_9
    );
mul_ln78_reg_194_reg_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => mul_ln78_reg_194_reg_20,
      I2 => \^temp_4_fu_317_p2\(19),
      O => mul_ln78_reg_194_reg_i_20_n_9
    );
mul_ln78_reg_194_reg_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => mul_ln78_reg_194_reg_19,
      I2 => \^temp_4_fu_317_p2\(18),
      O => mul_ln78_reg_194_reg_i_21_n_9
    );
mul_ln78_reg_194_reg_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => mul_ln78_reg_194_reg_18,
      I2 => \^temp_4_fu_317_p2\(17),
      O => mul_ln78_reg_194_reg_i_22_n_9
    );
mul_ln78_reg_194_reg_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => mul_ln78_reg_194_reg_17,
      I2 => \^temp_4_fu_317_p2\(16),
      O => mul_ln78_reg_194_reg_i_23_n_9
    );
mul_ln78_reg_194_reg_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => mul_ln78_reg_194_reg_16,
      I2 => \^temp_4_fu_317_p2\(15),
      O => mul_ln78_reg_194_reg_i_24_n_9
    );
mul_ln78_reg_194_reg_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => mul_ln78_reg_194_reg_15,
      I2 => \^temp_4_fu_317_p2\(14),
      O => mul_ln78_reg_194_reg_i_25_n_9
    );
mul_ln78_reg_194_reg_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => mul_ln78_reg_194_reg_14,
      I2 => \^temp_4_fu_317_p2\(13),
      O => mul_ln78_reg_194_reg_i_26_n_9
    );
mul_ln78_reg_194_reg_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => mul_ln78_reg_194_reg_13,
      I2 => \^temp_4_fu_317_p2\(12),
      O => mul_ln78_reg_194_reg_i_27_n_9
    );
mul_ln78_reg_194_reg_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => mul_ln78_reg_194_reg_12,
      I2 => \^temp_4_fu_317_p2\(11),
      O => mul_ln78_reg_194_reg_i_28_n_9
    );
mul_ln78_reg_194_reg_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => mul_ln78_reg_194_reg_11,
      I2 => \^temp_4_fu_317_p2\(10),
      O => mul_ln78_reg_194_reg_i_29_n_9
    );
mul_ln78_reg_194_reg_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => mul_ln78_reg_194_reg_10,
      I2 => \^temp_4_fu_317_p2\(9),
      O => mul_ln78_reg_194_reg_i_30_n_9
    );
mul_ln78_reg_194_reg_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => mul_ln78_reg_194_reg_9,
      I2 => \^temp_4_fu_317_p2\(8),
      O => mul_ln78_reg_194_reg_i_31_n_9
    );
mul_ln78_reg_194_reg_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => mul_ln78_reg_194_reg_8,
      I2 => \^temp_4_fu_317_p2\(7),
      O => mul_ln78_reg_194_reg_i_32_n_9
    );
mul_ln78_reg_194_reg_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => mul_ln78_reg_194_reg_7,
      I2 => \^temp_4_fu_317_p2\(6),
      O => mul_ln78_reg_194_reg_i_33_n_9
    );
mul_ln78_reg_194_reg_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => mul_ln78_reg_194_reg_6,
      I2 => \^temp_4_fu_317_p2\(5),
      O => mul_ln78_reg_194_reg_i_34_n_9
    );
mul_ln78_reg_194_reg_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => mul_ln78_reg_194_reg_5,
      I2 => \^temp_4_fu_317_p2\(4),
      O => mul_ln78_reg_194_reg_i_35_n_9
    );
mul_ln78_reg_194_reg_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => mul_ln78_reg_194_reg_4,
      I2 => \^temp_4_fu_317_p2\(3),
      O => mul_ln78_reg_194_reg_i_36_n_9
    );
mul_ln78_reg_194_reg_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => mul_ln78_reg_194_reg_3,
      I2 => \^temp_4_fu_317_p2\(2),
      O => mul_ln78_reg_194_reg_i_37_n_9
    );
mul_ln78_reg_194_reg_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => mul_ln78_reg_194_reg_2,
      I2 => \^temp_4_fu_317_p2\(1),
      O => mul_ln78_reg_194_reg_i_38_n_9
    );
mul_ln78_reg_194_reg_i_39: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_reg_384,
      I1 => mul_ln78_reg_194_reg_1,
      I2 => \^temp_4_fu_317_p2\(0),
      O => mul_ln78_reg_194_reg_i_39_n_9
    );
mul_ln78_reg_194_reg_i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mul_ln78_reg_194_reg_0(0),
      O => mul_ln78_reg_194_reg_i_40_n_9
    );
\temp_5_reg_429[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln78_reg_194_reg_12,
      O => \temp_5_reg_429[12]_i_3_n_9\
    );
\temp_5_reg_429[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln78_reg_194_reg_11,
      O => \temp_5_reg_429[12]_i_4_n_9\
    );
\temp_5_reg_429[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln78_reg_194_reg_10,
      O => \temp_5_reg_429[12]_i_5_n_9\
    );
\temp_5_reg_429[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln78_reg_194_reg_9,
      O => \temp_5_reg_429[12]_i_6_n_9\
    );
\temp_5_reg_429[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln78_reg_194_reg_16,
      O => \temp_5_reg_429[16]_i_3_n_9\
    );
\temp_5_reg_429[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln78_reg_194_reg_15,
      O => \temp_5_reg_429[16]_i_4_n_9\
    );
\temp_5_reg_429[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln78_reg_194_reg_14,
      O => \temp_5_reg_429[16]_i_5_n_9\
    );
\temp_5_reg_429[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln78_reg_194_reg_13,
      O => \temp_5_reg_429[16]_i_6_n_9\
    );
\temp_5_reg_429[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln78_reg_194_reg_20,
      O => \temp_5_reg_429[20]_i_3_n_9\
    );
\temp_5_reg_429[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln78_reg_194_reg_19,
      O => \temp_5_reg_429[20]_i_4_n_9\
    );
\temp_5_reg_429[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln78_reg_194_reg_18,
      O => \temp_5_reg_429[20]_i_5_n_9\
    );
\temp_5_reg_429[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln78_reg_194_reg_17,
      O => \temp_5_reg_429[20]_i_6_n_9\
    );
\temp_5_reg_429[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln78_reg_194_reg_23,
      O => \temp_5_reg_429[23]_i_3_n_9\
    );
\temp_5_reg_429[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln78_reg_194_reg_22,
      O => \temp_5_reg_429[23]_i_4_n_9\
    );
\temp_5_reg_429[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln78_reg_194_reg_21,
      O => \temp_5_reg_429[23]_i_5_n_9\
    );
\temp_5_reg_429[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln78_reg_194_reg_0(0),
      O => \temp_5_reg_429[4]_i_3_n_9\
    );
\temp_5_reg_429[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln78_reg_194_reg_4,
      O => \temp_5_reg_429[4]_i_4_n_9\
    );
\temp_5_reg_429[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln78_reg_194_reg_3,
      O => \temp_5_reg_429[4]_i_5_n_9\
    );
\temp_5_reg_429[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln78_reg_194_reg_2,
      O => \temp_5_reg_429[4]_i_6_n_9\
    );
\temp_5_reg_429[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln78_reg_194_reg_1,
      O => \temp_5_reg_429[4]_i_7_n_9\
    );
\temp_5_reg_429[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln78_reg_194_reg_8,
      O => \temp_5_reg_429[8]_i_3_n_9\
    );
\temp_5_reg_429[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln78_reg_194_reg_7,
      O => \temp_5_reg_429[8]_i_4_n_9\
    );
\temp_5_reg_429[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln78_reg_194_reg_6,
      O => \temp_5_reg_429[8]_i_5_n_9\
    );
\temp_5_reg_429[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln78_reg_194_reg_5,
      O => \temp_5_reg_429[8]_i_6_n_9\
    );
\temp_5_reg_429_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_5_reg_429_reg[8]_i_2_n_9\,
      CO(3) => \temp_5_reg_429_reg[12]_i_2_n_9\,
      CO(2) => \temp_5_reg_429_reg[12]_i_2_n_10\,
      CO(1) => \temp_5_reg_429_reg[12]_i_2_n_11\,
      CO(0) => \temp_5_reg_429_reg[12]_i_2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^temp_4_fu_317_p2\(11 downto 8),
      S(3) => \temp_5_reg_429[12]_i_3_n_9\,
      S(2) => \temp_5_reg_429[12]_i_4_n_9\,
      S(1) => \temp_5_reg_429[12]_i_5_n_9\,
      S(0) => \temp_5_reg_429[12]_i_6_n_9\
    );
\temp_5_reg_429_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_5_reg_429_reg[12]_i_2_n_9\,
      CO(3) => \temp_5_reg_429_reg[16]_i_2_n_9\,
      CO(2) => \temp_5_reg_429_reg[16]_i_2_n_10\,
      CO(1) => \temp_5_reg_429_reg[16]_i_2_n_11\,
      CO(0) => \temp_5_reg_429_reg[16]_i_2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^temp_4_fu_317_p2\(15 downto 12),
      S(3) => \temp_5_reg_429[16]_i_3_n_9\,
      S(2) => \temp_5_reg_429[16]_i_4_n_9\,
      S(1) => \temp_5_reg_429[16]_i_5_n_9\,
      S(0) => \temp_5_reg_429[16]_i_6_n_9\
    );
\temp_5_reg_429_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_5_reg_429_reg[16]_i_2_n_9\,
      CO(3) => \temp_5_reg_429_reg[20]_i_2_n_9\,
      CO(2) => \temp_5_reg_429_reg[20]_i_2_n_10\,
      CO(1) => \temp_5_reg_429_reg[20]_i_2_n_11\,
      CO(0) => \temp_5_reg_429_reg[20]_i_2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^temp_4_fu_317_p2\(19 downto 16),
      S(3) => \temp_5_reg_429[20]_i_3_n_9\,
      S(2) => \temp_5_reg_429[20]_i_4_n_9\,
      S(1) => \temp_5_reg_429[20]_i_5_n_9\,
      S(0) => \temp_5_reg_429[20]_i_6_n_9\
    );
\temp_5_reg_429_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_5_reg_429_reg[20]_i_2_n_9\,
      CO(3 downto 2) => \NLW_temp_5_reg_429_reg[23]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \temp_5_reg_429_reg[23]_i_2_n_11\,
      CO(0) => \temp_5_reg_429_reg[23]_i_2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_temp_5_reg_429_reg[23]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => \^temp_4_fu_317_p2\(22 downto 20),
      S(3) => '0',
      S(2) => \temp_5_reg_429[23]_i_3_n_9\,
      S(1) => \temp_5_reg_429[23]_i_4_n_9\,
      S(0) => \temp_5_reg_429[23]_i_5_n_9\
    );
\temp_5_reg_429_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \temp_5_reg_429_reg[4]_i_2_n_9\,
      CO(2) => \temp_5_reg_429_reg[4]_i_2_n_10\,
      CO(1) => \temp_5_reg_429_reg[4]_i_2_n_11\,
      CO(0) => \temp_5_reg_429_reg[4]_i_2_n_12\,
      CYINIT => \temp_5_reg_429[4]_i_3_n_9\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^temp_4_fu_317_p2\(3 downto 0),
      S(3) => \temp_5_reg_429[4]_i_4_n_9\,
      S(2) => \temp_5_reg_429[4]_i_5_n_9\,
      S(1) => \temp_5_reg_429[4]_i_6_n_9\,
      S(0) => \temp_5_reg_429[4]_i_7_n_9\
    );
\temp_5_reg_429_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_5_reg_429_reg[4]_i_2_n_9\,
      CO(3) => \temp_5_reg_429_reg[8]_i_2_n_9\,
      CO(2) => \temp_5_reg_429_reg[8]_i_2_n_10\,
      CO(1) => \temp_5_reg_429_reg[8]_i_2_n_11\,
      CO(0) => \temp_5_reg_429_reg[8]_i_2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^temp_4_fu_317_p2\(7 downto 4),
      S(3) => \temp_5_reg_429[8]_i_3_n_9\,
      S(2) => \temp_5_reg_429[8]_i_4_n_9\,
      S(1) => \temp_5_reg_429[8]_i_5_n_9\,
      S(0) => \temp_5_reg_429[8]_i_6_n_9\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_axis2xfMat_24_16_2160_3840_1_s is
  port (
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_loop_init_int_reg : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    ap_loop_init_int_reg_2 : out STD_LOGIC;
    ap_loop_init_int_reg_3 : out STD_LOGIC;
    ap_loop_init_int_reg_4 : out STD_LOGIC;
    ap_loop_init : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    push : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    push_0 : out STD_LOGIC;
    push_1 : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    \axi_data_reg_138_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln81_fu_107_p2_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln81_fu_107_p2_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln81_fu_107_p2_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_2_fu_60_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_2_fu_60_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    start_once_reg_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_mat_data_full_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addr : in STD_LOGIC;
    \icmp_ln81_fu_107_p2_carry__0_i_7\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \icmp_ln81_fu_107_p2_carry__0_i_7_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    img_inp_TVALID : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_2\ : in STD_LOGIC;
    in_mat_rows_c_full_n : in STD_LOGIC;
    in_mat_cols_c_full_n : in STD_LOGIC;
    pop : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    img_inp_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_axis2xfMat_24_16_2160_3840_1_s : entity is "sobel_accel_axis2xfMat_24_16_2160_3840_1_s";
end sobel_design_sobel_accel_0_0_sobel_accel_axis2xfMat_24_16_2160_3840_1_s;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_axis2xfMat_24_16_2160_3840_1_s is
  signal B_V_data_1_data_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \ap_CS_fsm[0]_i_1__4_n_9\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write : STD_LOGIC;
  signal grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg : STD_LOGIC;
  signal grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0 : STD_LOGIC;
  signal grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_24 : STD_LOGIC;
  signal grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_25 : STD_LOGIC;
  signal grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_26 : STD_LOGIC;
  signal \i_fu_76[0]_i_4_n_9\ : STD_LOGIC;
  signal \i_fu_76_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \i_fu_76_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \i_fu_76_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \i_fu_76_reg[0]_i_3_n_13\ : STD_LOGIC;
  signal \i_fu_76_reg[0]_i_3_n_14\ : STD_LOGIC;
  signal \i_fu_76_reg[0]_i_3_n_15\ : STD_LOGIC;
  signal \i_fu_76_reg[0]_i_3_n_16\ : STD_LOGIC;
  signal \i_fu_76_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \i_fu_76_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_76_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_76_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_76_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \i_fu_76_reg[4]_i_1_n_14\ : STD_LOGIC;
  signal \i_fu_76_reg[4]_i_1_n_15\ : STD_LOGIC;
  signal \i_fu_76_reg[4]_i_1_n_16\ : STD_LOGIC;
  signal \i_fu_76_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \i_fu_76_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_76_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_76_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_76_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \i_fu_76_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \i_fu_76_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \i_fu_76_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal icmp_ln81_fu_107_p2 : STD_LOGIC;
  signal img_inp_TVALID_int_regslice : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal regslice_both_img_inp_V_data_V_U_n_11 : STD_LOGIC;
  signal regslice_both_img_inp_V_data_V_U_n_13 : STD_LOGIC;
  signal \NLW_i_fu_76_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_1__0\ : label is "soft_lutpair228";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_fu_76_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_76_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_76_reg[8]_i_1\ : label is 11;
begin
  \ap_CS_fsm_reg[1]_0\(1 downto 0) <= \^ap_cs_fsm_reg[1]_0\(1 downto 0);
  \out\(11 downto 0) <= \^out\(11 downto 0);
\SRL_SIG[0][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => \ap_CS_fsm_reg[1]_2\,
      I2 => in_mat_rows_c_full_n,
      I3 => in_mat_cols_c_full_n,
      O => push_0
    );
\SRL_SIG[0][15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => \ap_CS_fsm_reg[1]_2\,
      I2 => in_mat_rows_c_full_n,
      I3 => in_mat_cols_c_full_n,
      O => push_1
    );
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFF2AAA2AAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => \ap_CS_fsm_reg[1]_2\,
      I2 => in_mat_rows_c_full_n,
      I3 => in_mat_cols_c_full_n,
      I4 => CO(0),
      I5 => \^ap_cs_fsm_reg[1]_0\(1),
      O => \ap_CS_fsm[0]_i_1__4_n_9\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__4_n_9\,
      Q => \^ap_cs_fsm_reg[1]_0\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_25,
      Q => \^ap_cs_fsm_reg[1]_0\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_24,
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\full_n_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(1),
      I1 => CO(0),
      O => \ap_CS_fsm_reg[1]_1\
    );
grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108: entity work.sobel_design_sobel_accel_0_0_sobel_accel_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat
     port map (
      CO(0) => icmp_ln81_fu_107_p2,
      D(11 downto 0) => D(11 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      E(0) => regslice_both_img_inp_V_data_V_U_n_13,
      Q(5 downto 0) => Q(5 downto 0),
      S(3 downto 0) => S(3 downto 0),
      addr => addr,
      \ap_CS_fsm_reg[0]\(1) => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_24,
      \ap_CS_fsm_reg[0]\(0) => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_25,
      \ap_CS_fsm_reg[1]\ => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_26,
      \ap_CS_fsm_reg[1]_0\(2) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[1]_0\(1 downto 0) => \^ap_cs_fsm_reg[1]_0\(1 downto 0),
      \ap_CS_fsm_reg[1]_1\ => \ap_CS_fsm_reg[1]_2\,
      \ap_CS_fsm_reg[2]\(0) => CO(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init => ap_loop_init,
      ap_loop_init_int_reg => ap_loop_init_int_reg,
      ap_loop_init_int_reg_0 => ap_loop_init_int_reg_0,
      ap_loop_init_int_reg_1 => ap_loop_init_int_reg_1,
      ap_loop_init_int_reg_2 => ap_loop_init_int_reg_2,
      ap_loop_init_int_reg_3 => ap_loop_init_int_reg_3,
      ap_loop_init_int_reg_4 => ap_loop_init_int_reg_4,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_reg_138_reg[23]_0\(23 downto 0) => \axi_data_reg_138_reg[23]\(23 downto 0),
      \axi_data_reg_138_reg[23]_1\(0) => regslice_both_img_inp_V_data_V_U_n_11,
      \axi_data_reg_138_reg[23]_2\(23 downto 0) => B_V_data_1_data_out(23 downto 0),
      grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      \icmp_ln81_fu_107_p2_carry__0_i_7\(5 downto 0) => \icmp_ln81_fu_107_p2_carry__0_i_7\(5 downto 0),
      \icmp_ln81_fu_107_p2_carry__0_i_7_0\(5 downto 0) => \icmp_ln81_fu_107_p2_carry__0_i_7_0\(5 downto 0),
      \icmp_ln81_fu_107_p2_carry__1_0\(3 downto 0) => \icmp_ln81_fu_107_p2_carry__1\(3 downto 0),
      \icmp_ln81_fu_107_p2_carry__2_0\(3 downto 0) => \icmp_ln81_fu_107_p2_carry__2\(3 downto 0),
      \icmp_ln81_fu_107_p2_carry__2_1\(3 downto 0) => \icmp_ln81_fu_107_p2_carry__2_0\(3 downto 0),
      img_inp_TVALID_int_regslice => img_inp_TVALID_int_regslice,
      in_mat_cols_c_full_n => in_mat_cols_c_full_n,
      in_mat_data_full_n => in_mat_data_full_n,
      in_mat_rows_c_full_n => in_mat_rows_c_full_n,
      \j_2_fu_60_reg[11]_0\(3 downto 0) => \j_2_fu_60_reg[11]\(3 downto 0),
      \j_2_fu_60_reg[11]_1\(3 downto 0) => \j_2_fu_60_reg[11]_0\(3 downto 0)
    );
grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_n_26,
      Q => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      R => ap_rst_n_inv
    );
\i_fu_76[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => \ap_CS_fsm_reg[1]_2\,
      I2 => in_mat_rows_c_full_n,
      I3 => in_mat_cols_c_full_n,
      O => axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write
    );
\i_fu_76[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(1),
      I1 => CO(0),
      O => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0
    );
\i_fu_76[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      O => \i_fu_76[0]_i_4_n_9\
    );
\i_fu_76_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0,
      D => \i_fu_76_reg[0]_i_3_n_16\,
      Q => \^out\(0),
      R => axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write
    );
\i_fu_76_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_fu_76_reg[0]_i_3_n_9\,
      CO(2) => \i_fu_76_reg[0]_i_3_n_10\,
      CO(1) => \i_fu_76_reg[0]_i_3_n_11\,
      CO(0) => \i_fu_76_reg[0]_i_3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_fu_76_reg[0]_i_3_n_13\,
      O(2) => \i_fu_76_reg[0]_i_3_n_14\,
      O(1) => \i_fu_76_reg[0]_i_3_n_15\,
      O(0) => \i_fu_76_reg[0]_i_3_n_16\,
      S(3 downto 1) => \^out\(3 downto 1),
      S(0) => \i_fu_76[0]_i_4_n_9\
    );
\i_fu_76_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0,
      D => \i_fu_76_reg[8]_i_1_n_14\,
      Q => \^out\(10),
      R => axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write
    );
\i_fu_76_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0,
      D => \i_fu_76_reg[8]_i_1_n_13\,
      Q => \^out\(11),
      R => axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write
    );
\i_fu_76_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0,
      D => \i_fu_76_reg[0]_i_3_n_15\,
      Q => \^out\(1),
      R => axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write
    );
\i_fu_76_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0,
      D => \i_fu_76_reg[0]_i_3_n_14\,
      Q => \^out\(2),
      R => axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write
    );
\i_fu_76_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0,
      D => \i_fu_76_reg[0]_i_3_n_13\,
      Q => \^out\(3),
      R => axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write
    );
\i_fu_76_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0,
      D => \i_fu_76_reg[4]_i_1_n_16\,
      Q => \^out\(4),
      R => axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write
    );
\i_fu_76_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_76_reg[0]_i_3_n_9\,
      CO(3) => \i_fu_76_reg[4]_i_1_n_9\,
      CO(2) => \i_fu_76_reg[4]_i_1_n_10\,
      CO(1) => \i_fu_76_reg[4]_i_1_n_11\,
      CO(0) => \i_fu_76_reg[4]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_76_reg[4]_i_1_n_13\,
      O(2) => \i_fu_76_reg[4]_i_1_n_14\,
      O(1) => \i_fu_76_reg[4]_i_1_n_15\,
      O(0) => \i_fu_76_reg[4]_i_1_n_16\,
      S(3 downto 0) => \^out\(7 downto 4)
    );
\i_fu_76_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0,
      D => \i_fu_76_reg[4]_i_1_n_15\,
      Q => \^out\(5),
      R => axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write
    );
\i_fu_76_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0,
      D => \i_fu_76_reg[4]_i_1_n_14\,
      Q => \^out\(6),
      R => axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write
    );
\i_fu_76_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0,
      D => \i_fu_76_reg[4]_i_1_n_13\,
      Q => \^out\(7),
      R => axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write
    );
\i_fu_76_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0,
      D => \i_fu_76_reg[8]_i_1_n_16\,
      Q => \^out\(8),
      R => axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write
    );
\i_fu_76_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_76_reg[4]_i_1_n_9\,
      CO(3) => \NLW_i_fu_76_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \i_fu_76_reg[8]_i_1_n_10\,
      CO(1) => \i_fu_76_reg[8]_i_1_n_11\,
      CO(0) => \i_fu_76_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_76_reg[8]_i_1_n_13\,
      O(2) => \i_fu_76_reg[8]_i_1_n_14\,
      O(1) => \i_fu_76_reg[8]_i_1_n_15\,
      O(0) => \i_fu_76_reg[8]_i_1_n_16\,
      S(3 downto 0) => \^out\(11 downto 8)
    );
\i_fu_76_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0,
      D => \i_fu_76_reg[8]_i_1_n_15\,
      Q => \^out\(9),
      R => axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write
    );
regslice_both_img_inp_V_data_V_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_regslice_both
     port map (
      \B_V_data_1_payload_B_reg[23]_0\(23 downto 0) => B_V_data_1_data_out(23 downto 0),
      \B_V_data_1_state_reg[1]_0\ => \B_V_data_1_state_reg[1]\,
      CO(0) => icmp_ln81_fu_107_p2,
      E(0) => regslice_both_img_inp_V_data_V_U_n_13,
      Q(0) => ap_CS_fsm_state3,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg => grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg(0) => regslice_both_img_inp_V_data_V_U_n_11,
      img_inp_TDATA(23 downto 0) => img_inp_TDATA(23 downto 0),
      img_inp_TVALID => img_inp_TVALID,
      img_inp_TVALID_int_regslice => img_inp_TVALID_int_regslice,
      in_mat_data_full_n => in_mat_data_full_n,
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      \mOutPtr_reg[0]_0\ => \mOutPtr_reg[0]_0\,
      pop => pop,
      push => push
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_reg_0,
      Q => start_once_reg,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_convertTo_2_0_2160_3840_1_2_2_8 is
  port (
    convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read : out STD_LOGIC;
    icmp_ln104_reg_211 : out STD_LOGIC;
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter3 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr0 : out STD_LOGIC;
    mOutPtr0_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    mOutPtr0_1 : out STD_LOGIC;
    mOutPtr18_out : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    push : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \trunc_ln105_reg_206_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rev_fu_108_p2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    p_dst_data_empty_n : in STD_LOGIC;
    dst_1_data_full_n : in STD_LOGIC;
    p_dst_rows_channel_empty_n : in STD_LOGIC;
    push_2 : in STD_LOGIC;
    p_dst_cols_channel_empty_n : in STD_LOGIC;
    push_3 : in STD_LOGIC;
    push_4 : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    int_ap_idle_i_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_idle_i_2_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \buf_reg_201_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    if_dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \height_reg_165_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC;
    shift_c_empty_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_convertTo_2_0_2160_3840_1_2_2_8 : entity is "sobel_accel_convertTo_2_0_2160_3840_1_2_2_8";
end sobel_design_sobel_accel_0_0_sobel_accel_convertTo_2_0_2160_3840_1_2_2_8;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_convertTo_2_0_2160_3840_1_2_2_8 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ap_CS_fsm[0]_i_1__1_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_10_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_11_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_12_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_13_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_14__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_15__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_16__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_17__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_18_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_19_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_20_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_8__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_9__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__0_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__0_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__0_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4__0_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4__0_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4__0_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4__0_n_9\ : STD_LOGIC;
  signal \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\ : STD_LOGIC;
  signal grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg : STD_LOGIC;
  signal grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0 : STD_LOGIC;
  signal grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_12 : STD_LOGIC;
  signal grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_17 : STD_LOGIC;
  signal grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_18 : STD_LOGIC;
  signal height_reg_165 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_shift_read_reg_155 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rev_reg_170 : STD_LOGIC;
  signal \row_fu_58[0]_i_3_n_9\ : STD_LOGIC;
  signal row_fu_58_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \row_fu_58_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \row_fu_58_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \row_fu_58_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \row_fu_58_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \row_fu_58_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \row_fu_58_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \row_fu_58_reg[0]_i_2_n_16\ : STD_LOGIC;
  signal \row_fu_58_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \row_fu_58_reg[12]_i_1_n_16\ : STD_LOGIC;
  signal \row_fu_58_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \row_fu_58_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \row_fu_58_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \row_fu_58_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \row_fu_58_reg[4]_i_1_n_14\ : STD_LOGIC;
  signal \row_fu_58_reg[4]_i_1_n_15\ : STD_LOGIC;
  signal \row_fu_58_reg[4]_i_1_n_16\ : STD_LOGIC;
  signal \row_fu_58_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \row_fu_58_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \row_fu_58_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \row_fu_58_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \row_fu_58_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \row_fu_58_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \row_fu_58_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \row_fu_58_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \row_fu_58_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal sub_i377_i_reg_175 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal width_reg_160 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[2]_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_fu_58_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_fu_58_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[2]_i_2__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[2]_i_4__0\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_3__0\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \full_n_i_2__1\ : label is "soft_lutpair307";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \row_fu_58_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \row_fu_58_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \row_fu_58_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \row_fu_58_reg[8]_i_1\ : label is 11;
begin
  CO(0) <= \^co\(0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read <= \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\;
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF55553FFF0000"
    )
        port map (
      I0 => \^co\(0),
      I1 => p_dst_cols_channel_empty_n,
      I2 => p_dst_rows_channel_empty_n,
      I3 => shift_c_empty_n,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \ap_CS_fsm[0]_i_1__1_n_9\
    );
\ap_CS_fsm[2]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => height_reg_165(12),
      I1 => row_fu_58_reg(12),
      I2 => height_reg_165(13),
      O => \ap_CS_fsm[2]_i_10_n_9\
    );
\ap_CS_fsm[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => height_reg_165(10),
      I1 => row_fu_58_reg(10),
      I2 => height_reg_165(11),
      I3 => row_fu_58_reg(11),
      O => \ap_CS_fsm[2]_i_11_n_9\
    );
\ap_CS_fsm[2]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => height_reg_165(8),
      I1 => row_fu_58_reg(8),
      I2 => height_reg_165(9),
      I3 => row_fu_58_reg(9),
      O => \ap_CS_fsm[2]_i_12_n_9\
    );
\ap_CS_fsm[2]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => height_reg_165(6),
      I1 => row_fu_58_reg(6),
      I2 => row_fu_58_reg(7),
      I3 => height_reg_165(7),
      O => \ap_CS_fsm[2]_i_13_n_9\
    );
\ap_CS_fsm[2]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => height_reg_165(4),
      I1 => row_fu_58_reg(4),
      I2 => row_fu_58_reg(5),
      I3 => height_reg_165(5),
      O => \ap_CS_fsm[2]_i_14__0_n_9\
    );
\ap_CS_fsm[2]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => height_reg_165(2),
      I1 => row_fu_58_reg(2),
      I2 => row_fu_58_reg(3),
      I3 => height_reg_165(3),
      O => \ap_CS_fsm[2]_i_15__0_n_9\
    );
\ap_CS_fsm[2]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => height_reg_165(0),
      I1 => row_fu_58_reg(0),
      I2 => row_fu_58_reg(1),
      I3 => height_reg_165(1),
      O => \ap_CS_fsm[2]_i_16__0_n_9\
    );
\ap_CS_fsm[2]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => height_reg_165(6),
      I1 => row_fu_58_reg(6),
      I2 => height_reg_165(7),
      I3 => row_fu_58_reg(7),
      O => \ap_CS_fsm[2]_i_17__0_n_9\
    );
\ap_CS_fsm[2]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => height_reg_165(4),
      I1 => row_fu_58_reg(4),
      I2 => height_reg_165(5),
      I3 => row_fu_58_reg(5),
      O => \ap_CS_fsm[2]_i_18_n_9\
    );
\ap_CS_fsm[2]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => height_reg_165(2),
      I1 => row_fu_58_reg(2),
      I2 => height_reg_165(3),
      I3 => row_fu_58_reg(3),
      O => \ap_CS_fsm[2]_i_19_n_9\
    );
\ap_CS_fsm[2]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => height_reg_165(0),
      I1 => row_fu_58_reg(0),
      I2 => height_reg_165(1),
      I3 => row_fu_58_reg(1),
      O => \ap_CS_fsm[2]_i_20_n_9\
    );
\ap_CS_fsm[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => height_reg_165(14),
      I1 => height_reg_165(15),
      O => \ap_CS_fsm[2]_i_5_n_9\
    );
\ap_CS_fsm[2]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => height_reg_165(12),
      I1 => row_fu_58_reg(12),
      I2 => height_reg_165(13),
      O => \ap_CS_fsm[2]_i_6__0_n_9\
    );
\ap_CS_fsm[2]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => height_reg_165(10),
      I1 => row_fu_58_reg(10),
      I2 => row_fu_58_reg(11),
      I3 => height_reg_165(11),
      O => \ap_CS_fsm[2]_i_7__0_n_9\
    );
\ap_CS_fsm[2]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => height_reg_165(8),
      I1 => row_fu_58_reg(8),
      I2 => row_fu_58_reg(9),
      I3 => height_reg_165(9),
      O => \ap_CS_fsm[2]_i_8__0_n_9\
    );
\ap_CS_fsm[2]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => height_reg_165(14),
      I1 => height_reg_165(15),
      O => \ap_CS_fsm[2]_i_9__0_n_9\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__1_n_9\,
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_18,
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_17,
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[2]_i_4__0_n_9\,
      CO(3) => \^co\(0),
      CO(2) => \ap_CS_fsm_reg[2]_i_2__0_n_10\,
      CO(1) => \ap_CS_fsm_reg[2]_i_2__0_n_11\,
      CO(0) => \ap_CS_fsm_reg[2]_i_2__0_n_12\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[2]_i_5_n_9\,
      DI(2) => \ap_CS_fsm[2]_i_6__0_n_9\,
      DI(1) => \ap_CS_fsm[2]_i_7__0_n_9\,
      DI(0) => \ap_CS_fsm[2]_i_8__0_n_9\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_9__0_n_9\,
      S(2) => \ap_CS_fsm[2]_i_10_n_9\,
      S(1) => \ap_CS_fsm[2]_i_11_n_9\,
      S(0) => \ap_CS_fsm[2]_i_12_n_9\
    );
\ap_CS_fsm_reg[2]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[2]_i_4__0_n_9\,
      CO(2) => \ap_CS_fsm_reg[2]_i_4__0_n_10\,
      CO(1) => \ap_CS_fsm_reg[2]_i_4__0_n_11\,
      CO(0) => \ap_CS_fsm_reg[2]_i_4__0_n_12\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[2]_i_13_n_9\,
      DI(2) => \ap_CS_fsm[2]_i_14__0_n_9\,
      DI(1) => \ap_CS_fsm[2]_i_15__0_n_9\,
      DI(0) => \ap_CS_fsm[2]_i_16__0_n_9\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_4__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_17__0_n_9\,
      S(2) => \ap_CS_fsm[2]_i_18_n_9\,
      S(1) => \ap_CS_fsm[2]_i_19_n_9\,
      S(0) => \ap_CS_fsm[2]_i_20_n_9\
    );
\empty_n_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      O => \ap_CS_fsm_reg[1]_0\
    );
\full_n_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => p_dst_rows_channel_empty_n,
      I3 => push_2,
      O => mOutPtr0
    );
\full_n_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => p_dst_cols_channel_empty_n,
      I3 => push_3,
      O => mOutPtr0_0
    );
grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80: entity work.sobel_design_sobel_accel_0_0_sobel_accel_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP
     port map (
      CO(0) => \^co\(0),
      D(1) => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_17,
      D(0) => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_18,
      Q(2 downto 0) => \^q\(2 downto 0),
      \ap_CS_fsm_reg[1]\ => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_12,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]_0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter3_reg_0 => ap_enable_reg_pp0_iter3,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \buf_reg_201_reg[9]_0\(9 downto 0) => \buf_reg_201_reg[9]\(9 downto 0),
      dst_1_data_full_n => dst_1_data_full_n,
      grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      icmp_ln104_reg_211 => icmp_ln104_reg_211,
      \icmp_ln104_reg_211[0]_i_18_0\(31 downto 0) => sub_i377_i_reg_175(31 downto 0),
      \icmp_ln104_reg_211[0]_i_21_0\(31 downto 0) => p_shift_read_reg_155(31 downto 0),
      \icmp_ln81_fu_111_p2_carry__0_0\(15 downto 0) => width_reg_160(15 downto 0),
      mOutPtr0_1 => mOutPtr0_1,
      mOutPtr18_out => mOutPtr18_out,
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      p_dst_cols_channel_empty_n => p_dst_cols_channel_empty_n,
      p_dst_data_empty_n => p_dst_data_empty_n,
      p_dst_rows_channel_empty_n => p_dst_rows_channel_empty_n,
      push => push,
      push_4 => push_4,
      rev_reg_170 => rev_reg_170,
      shift_c_empty_n => shift_c_empty_n,
      \trunc_ln105_reg_206_reg[7]_0\(7 downto 0) => \trunc_ln105_reg_206_reg[7]\(7 downto 0)
    );
grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_n_12,
      Q => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg,
      R => ap_rst_n_inv
    );
\height_reg_165_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(0),
      Q => height_reg_165(0),
      R => '0'
    );
\height_reg_165_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(10),
      Q => height_reg_165(10),
      R => '0'
    );
\height_reg_165_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(11),
      Q => height_reg_165(11),
      R => '0'
    );
\height_reg_165_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(12),
      Q => height_reg_165(12),
      R => '0'
    );
\height_reg_165_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(13),
      Q => height_reg_165(13),
      R => '0'
    );
\height_reg_165_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(14),
      Q => height_reg_165(14),
      R => '0'
    );
\height_reg_165_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(15),
      Q => height_reg_165(15),
      R => '0'
    );
\height_reg_165_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(1),
      Q => height_reg_165(1),
      R => '0'
    );
\height_reg_165_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(2),
      Q => height_reg_165(2),
      R => '0'
    );
\height_reg_165_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(3),
      Q => height_reg_165(3),
      R => '0'
    );
\height_reg_165_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(4),
      Q => height_reg_165(4),
      R => '0'
    );
\height_reg_165_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(5),
      Q => height_reg_165(5),
      R => '0'
    );
\height_reg_165_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(6),
      Q => height_reg_165(6),
      R => '0'
    );
\height_reg_165_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(7),
      Q => height_reg_165(7),
      R => '0'
    );
\height_reg_165_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(8),
      Q => height_reg_165(8),
      R => '0'
    );
\height_reg_165_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \height_reg_165_reg[15]_0\(9),
      Q => height_reg_165(9),
      R => '0'
    );
int_ap_idle_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_dst_cols_channel_empty_n,
      I2 => p_dst_rows_channel_empty_n,
      I3 => int_ap_idle_i_2(0),
      I4 => int_ap_idle_i_2_0,
      O => \ap_CS_fsm_reg[0]_0\
    );
\p_shift_read_reg_155_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(0),
      Q => p_shift_read_reg_155(0),
      R => '0'
    );
\p_shift_read_reg_155_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(10),
      Q => p_shift_read_reg_155(10),
      R => '0'
    );
\p_shift_read_reg_155_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(11),
      Q => p_shift_read_reg_155(11),
      R => '0'
    );
\p_shift_read_reg_155_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(12),
      Q => p_shift_read_reg_155(12),
      R => '0'
    );
\p_shift_read_reg_155_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(13),
      Q => p_shift_read_reg_155(13),
      R => '0'
    );
\p_shift_read_reg_155_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(14),
      Q => p_shift_read_reg_155(14),
      R => '0'
    );
\p_shift_read_reg_155_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(15),
      Q => p_shift_read_reg_155(15),
      R => '0'
    );
\p_shift_read_reg_155_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(16),
      Q => p_shift_read_reg_155(16),
      R => '0'
    );
\p_shift_read_reg_155_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(17),
      Q => p_shift_read_reg_155(17),
      R => '0'
    );
\p_shift_read_reg_155_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(18),
      Q => p_shift_read_reg_155(18),
      R => '0'
    );
\p_shift_read_reg_155_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(19),
      Q => p_shift_read_reg_155(19),
      R => '0'
    );
\p_shift_read_reg_155_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(1),
      Q => p_shift_read_reg_155(1),
      R => '0'
    );
\p_shift_read_reg_155_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(20),
      Q => p_shift_read_reg_155(20),
      R => '0'
    );
\p_shift_read_reg_155_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(21),
      Q => p_shift_read_reg_155(21),
      R => '0'
    );
\p_shift_read_reg_155_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(22),
      Q => p_shift_read_reg_155(22),
      R => '0'
    );
\p_shift_read_reg_155_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(23),
      Q => p_shift_read_reg_155(23),
      R => '0'
    );
\p_shift_read_reg_155_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(24),
      Q => p_shift_read_reg_155(24),
      R => '0'
    );
\p_shift_read_reg_155_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(25),
      Q => p_shift_read_reg_155(25),
      R => '0'
    );
\p_shift_read_reg_155_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(26),
      Q => p_shift_read_reg_155(26),
      R => '0'
    );
\p_shift_read_reg_155_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(27),
      Q => p_shift_read_reg_155(27),
      R => '0'
    );
\p_shift_read_reg_155_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(28),
      Q => p_shift_read_reg_155(28),
      R => '0'
    );
\p_shift_read_reg_155_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(29),
      Q => p_shift_read_reg_155(29),
      R => '0'
    );
\p_shift_read_reg_155_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(2),
      Q => p_shift_read_reg_155(2),
      R => '0'
    );
\p_shift_read_reg_155_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(30),
      Q => p_shift_read_reg_155(30),
      R => '0'
    );
\p_shift_read_reg_155_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(31),
      Q => p_shift_read_reg_155(31),
      R => '0'
    );
\p_shift_read_reg_155_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(3),
      Q => p_shift_read_reg_155(3),
      R => '0'
    );
\p_shift_read_reg_155_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(4),
      Q => p_shift_read_reg_155(4),
      R => '0'
    );
\p_shift_read_reg_155_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(5),
      Q => p_shift_read_reg_155(5),
      R => '0'
    );
\p_shift_read_reg_155_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(6),
      Q => p_shift_read_reg_155(6),
      R => '0'
    );
\p_shift_read_reg_155_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(7),
      Q => p_shift_read_reg_155(7),
      R => '0'
    );
\p_shift_read_reg_155_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(8),
      Q => p_shift_read_reg_155(8),
      R => '0'
    );
\p_shift_read_reg_155_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => if_dout(9),
      Q => p_shift_read_reg_155(9),
      R => '0'
    );
\rev_reg_170_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => rev_fu_108_p2,
      Q => rev_reg_170,
      R => '0'
    );
\row_fu_58[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      O => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0
    );
\row_fu_58[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => row_fu_58_reg(0),
      O => \row_fu_58[0]_i_3_n_9\
    );
\row_fu_58_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[0]_i_2_n_16\,
      Q => row_fu_58_reg(0),
      R => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\row_fu_58_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \row_fu_58_reg[0]_i_2_n_9\,
      CO(2) => \row_fu_58_reg[0]_i_2_n_10\,
      CO(1) => \row_fu_58_reg[0]_i_2_n_11\,
      CO(0) => \row_fu_58_reg[0]_i_2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \row_fu_58_reg[0]_i_2_n_13\,
      O(2) => \row_fu_58_reg[0]_i_2_n_14\,
      O(1) => \row_fu_58_reg[0]_i_2_n_15\,
      O(0) => \row_fu_58_reg[0]_i_2_n_16\,
      S(3 downto 1) => row_fu_58_reg(3 downto 1),
      S(0) => \row_fu_58[0]_i_3_n_9\
    );
\row_fu_58_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[8]_i_1_n_14\,
      Q => row_fu_58_reg(10),
      R => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\row_fu_58_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[8]_i_1_n_13\,
      Q => row_fu_58_reg(11),
      R => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\row_fu_58_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[12]_i_1_n_16\,
      Q => row_fu_58_reg(12),
      R => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\row_fu_58_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_fu_58_reg[8]_i_1_n_9\,
      CO(3 downto 0) => \NLW_row_fu_58_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_row_fu_58_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \row_fu_58_reg[12]_i_1_n_16\,
      S(3 downto 1) => B"000",
      S(0) => row_fu_58_reg(12)
    );
\row_fu_58_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[0]_i_2_n_15\,
      Q => row_fu_58_reg(1),
      R => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\row_fu_58_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[0]_i_2_n_14\,
      Q => row_fu_58_reg(2),
      R => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\row_fu_58_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[0]_i_2_n_13\,
      Q => row_fu_58_reg(3),
      R => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\row_fu_58_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[4]_i_1_n_16\,
      Q => row_fu_58_reg(4),
      R => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\row_fu_58_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_fu_58_reg[0]_i_2_n_9\,
      CO(3) => \row_fu_58_reg[4]_i_1_n_9\,
      CO(2) => \row_fu_58_reg[4]_i_1_n_10\,
      CO(1) => \row_fu_58_reg[4]_i_1_n_11\,
      CO(0) => \row_fu_58_reg[4]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \row_fu_58_reg[4]_i_1_n_13\,
      O(2) => \row_fu_58_reg[4]_i_1_n_14\,
      O(1) => \row_fu_58_reg[4]_i_1_n_15\,
      O(0) => \row_fu_58_reg[4]_i_1_n_16\,
      S(3 downto 0) => row_fu_58_reg(7 downto 4)
    );
\row_fu_58_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[4]_i_1_n_15\,
      Q => row_fu_58_reg(5),
      R => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\row_fu_58_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[4]_i_1_n_14\,
      Q => row_fu_58_reg(6),
      R => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\row_fu_58_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[4]_i_1_n_13\,
      Q => row_fu_58_reg(7),
      R => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\row_fu_58_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[8]_i_1_n_16\,
      Q => row_fu_58_reg(8),
      R => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\row_fu_58_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_fu_58_reg[4]_i_1_n_9\,
      CO(3) => \row_fu_58_reg[8]_i_1_n_9\,
      CO(2) => \row_fu_58_reg[8]_i_1_n_10\,
      CO(1) => \row_fu_58_reg[8]_i_1_n_11\,
      CO(0) => \row_fu_58_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \row_fu_58_reg[8]_i_1_n_13\,
      O(2) => \row_fu_58_reg[8]_i_1_n_14\,
      O(1) => \row_fu_58_reg[8]_i_1_n_15\,
      O(0) => \row_fu_58_reg[8]_i_1_n_16\,
      S(3 downto 0) => row_fu_58_reg(11 downto 8)
    );
\row_fu_58_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg0,
      D => \row_fu_58_reg[8]_i_1_n_15\,
      Q => row_fu_58_reg(9),
      R => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\sub_i377_i_reg_175_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(0),
      Q => sub_i377_i_reg_175(0),
      R => '0'
    );
\sub_i377_i_reg_175_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(10),
      Q => sub_i377_i_reg_175(10),
      R => '0'
    );
\sub_i377_i_reg_175_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(11),
      Q => sub_i377_i_reg_175(11),
      R => '0'
    );
\sub_i377_i_reg_175_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(12),
      Q => sub_i377_i_reg_175(12),
      R => '0'
    );
\sub_i377_i_reg_175_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(13),
      Q => sub_i377_i_reg_175(13),
      R => '0'
    );
\sub_i377_i_reg_175_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(14),
      Q => sub_i377_i_reg_175(14),
      R => '0'
    );
\sub_i377_i_reg_175_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(15),
      Q => sub_i377_i_reg_175(15),
      R => '0'
    );
\sub_i377_i_reg_175_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(16),
      Q => sub_i377_i_reg_175(16),
      R => '0'
    );
\sub_i377_i_reg_175_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(17),
      Q => sub_i377_i_reg_175(17),
      R => '0'
    );
\sub_i377_i_reg_175_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(18),
      Q => sub_i377_i_reg_175(18),
      R => '0'
    );
\sub_i377_i_reg_175_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(19),
      Q => sub_i377_i_reg_175(19),
      R => '0'
    );
\sub_i377_i_reg_175_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(1),
      Q => sub_i377_i_reg_175(1),
      R => '0'
    );
\sub_i377_i_reg_175_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(20),
      Q => sub_i377_i_reg_175(20),
      R => '0'
    );
\sub_i377_i_reg_175_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(21),
      Q => sub_i377_i_reg_175(21),
      R => '0'
    );
\sub_i377_i_reg_175_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(22),
      Q => sub_i377_i_reg_175(22),
      R => '0'
    );
\sub_i377_i_reg_175_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(23),
      Q => sub_i377_i_reg_175(23),
      R => '0'
    );
\sub_i377_i_reg_175_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(24),
      Q => sub_i377_i_reg_175(24),
      R => '0'
    );
\sub_i377_i_reg_175_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(25),
      Q => sub_i377_i_reg_175(25),
      R => '0'
    );
\sub_i377_i_reg_175_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(26),
      Q => sub_i377_i_reg_175(26),
      R => '0'
    );
\sub_i377_i_reg_175_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(27),
      Q => sub_i377_i_reg_175(27),
      R => '0'
    );
\sub_i377_i_reg_175_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(28),
      Q => sub_i377_i_reg_175(28),
      R => '0'
    );
\sub_i377_i_reg_175_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(29),
      Q => sub_i377_i_reg_175(29),
      R => '0'
    );
\sub_i377_i_reg_175_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(2),
      Q => sub_i377_i_reg_175(2),
      R => '0'
    );
\sub_i377_i_reg_175_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(30),
      Q => sub_i377_i_reg_175(30),
      R => '0'
    );
\sub_i377_i_reg_175_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(31),
      Q => sub_i377_i_reg_175(31),
      R => '0'
    );
\sub_i377_i_reg_175_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(3),
      Q => sub_i377_i_reg_175(3),
      R => '0'
    );
\sub_i377_i_reg_175_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(4),
      Q => sub_i377_i_reg_175(4),
      R => '0'
    );
\sub_i377_i_reg_175_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(5),
      Q => sub_i377_i_reg_175(5),
      R => '0'
    );
\sub_i377_i_reg_175_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(6),
      Q => sub_i377_i_reg_175(6),
      R => '0'
    );
\sub_i377_i_reg_175_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(7),
      Q => sub_i377_i_reg_175(7),
      R => '0'
    );
\sub_i377_i_reg_175_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(8),
      Q => sub_i377_i_reg_175(8),
      R => '0'
    );
\sub_i377_i_reg_175_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => D(9),
      Q => sub_i377_i_reg_175(9),
      R => '0'
    );
\width_reg_160[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => shift_c_empty_n,
      I2 => p_dst_rows_channel_empty_n,
      I3 => p_dst_cols_channel_empty_n,
      O => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\
    );
\width_reg_160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(0),
      Q => width_reg_160(0),
      R => '0'
    );
\width_reg_160_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(10),
      Q => width_reg_160(10),
      R => '0'
    );
\width_reg_160_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(11),
      Q => width_reg_160(11),
      R => '0'
    );
\width_reg_160_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(12),
      Q => width_reg_160(12),
      R => '0'
    );
\width_reg_160_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(13),
      Q => width_reg_160(13),
      R => '0'
    );
\width_reg_160_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(14),
      Q => width_reg_160(14),
      R => '0'
    );
\width_reg_160_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(15),
      Q => width_reg_160(15),
      R => '0'
    );
\width_reg_160_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(1),
      Q => width_reg_160(1),
      R => '0'
    );
\width_reg_160_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(2),
      Q => width_reg_160(2),
      R => '0'
    );
\width_reg_160_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(3),
      Q => width_reg_160(3),
      R => '0'
    );
\width_reg_160_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(4),
      Q => width_reg_160(4),
      R => '0'
    );
\width_reg_160_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(5),
      Q => width_reg_160(5),
      R => '0'
    );
\width_reg_160_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(6),
      Q => width_reg_160(6),
      R => '0'
    );
\width_reg_160_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(7),
      Q => width_reg_160(7),
      R => '0'
    );
\width_reg_160_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(8),
      Q => width_reg_160(8),
      R => '0'
    );
\width_reg_160_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^convertto_2_0_2160_3840_1_2_2_8_u0_p_shift_read\,
      D => \out\(9),
      Q => width_reg_160(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_Col_Loop is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache_0 : out STD_LOGIC;
    \ap_loop_exit_ready_pp0_iter5_reg_reg__0_0\ : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln311_reg_594_reg[0]\ : out STD_LOGIC;
    \bottom_1_reg_599_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmp_i_i603_i_reg_614_reg[0]\ : out STD_LOGIC;
    ce0 : out STD_LOGIC;
    \col_1_reg_674_pp0_iter1_reg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC;
    \src_buf3_3_reg_729_reg[15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf1_3_reg_723_reg[15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf3_1_fu_116_reg[23]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf2_fu_112_reg[23]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf1_fu_108_reg[23]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GradientValuesX_reg_735_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GradientValuesY_reg_741_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pop : out STD_LOGIC;
    push : out STD_LOGIC;
    push_0 : out STD_LOGIC;
    \col_1_reg_674_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \P1_fu_124_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \P0_fu_120_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    in_mat_data_empty_n : in STD_LOGIC;
    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln225_reg_682_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_2_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_2_1 : in STD_LOGIC;
    ram_reg_2_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : in STD_LOGIC;
    p_dstgy_data_full_n : in STD_LOGIC;
    p_dstgx_data_full_n : in STD_LOGIC;
    \P0_fu_120_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \P1_fu_124_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q_fu_80 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \trunc_ln438_reg_765_reg[0]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    full_n_reg : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    \src_buf1_2_reg_705_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \src_buf2_2_reg_711_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \src_buf3_2_reg_717_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_Col_Loop : entity is "sobel_accel_xFSobelFilter3x3_Pipeline_Col_Loop";
end sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_Col_Loop;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_Col_Loop is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal P0_fu_120 : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_3_n_9\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_4_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_2_n_9\ : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5_i_1_n_9 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_9 : STD_LOGIC;
  signal \^ap_loop_exit_ready_pp0_iter5_reg_reg__0_0\ : STD_LOGIC;
  signal ap_return_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_return_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_sig_allocacmp_col_1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal b2_val : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^cmp_i_i603_i_reg_614_reg[0]\ : STD_LOGIC;
  signal col_1_reg_674 : STD_LOGIC_VECTOR ( 12 to 12 );
  signal col_1_reg_674_pp0_iter1_reg : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^col_1_reg_674_reg[11]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal col_2_fu_432_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal col_fu_104 : STD_LOGIC;
  signal col_fu_1040_in : STD_LOGIC;
  signal \col_fu_104_reg_n_9_[0]\ : STD_LOGIC;
  signal \col_fu_104_reg_n_9_[10]\ : STD_LOGIC;
  signal \col_fu_104_reg_n_9_[11]\ : STD_LOGIC;
  signal \col_fu_104_reg_n_9_[12]\ : STD_LOGIC;
  signal \col_fu_104_reg_n_9_[1]\ : STD_LOGIC;
  signal \col_fu_104_reg_n_9_[2]\ : STD_LOGIC;
  signal \col_fu_104_reg_n_9_[3]\ : STD_LOGIC;
  signal \col_fu_104_reg_n_9_[4]\ : STD_LOGIC;
  signal \col_fu_104_reg_n_9_[5]\ : STD_LOGIC;
  signal \col_fu_104_reg_n_9_[6]\ : STD_LOGIC;
  signal \col_fu_104_reg_n_9_[7]\ : STD_LOGIC;
  signal \col_fu_104_reg_n_9_[8]\ : STD_LOGIC;
  signal \col_fu_104_reg_n_9_[9]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_64 : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_ready : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \icmp_ln225_fu_426_p2_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \icmp_ln225_fu_426_p2_carry__0_i_5_n_9\ : STD_LOGIC;
  signal \icmp_ln225_fu_426_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln225_fu_426_p2_carry__0_n_11\ : STD_LOGIC;
  signal \icmp_ln225_fu_426_p2_carry__0_n_12\ : STD_LOGIC;
  signal icmp_ln225_fu_426_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln225_fu_426_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln225_fu_426_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln225_fu_426_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln225_reg_682 : STD_LOGIC;
  signal icmp_ln225_reg_682_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln225_reg_682_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln225_reg_682_pp0_iter3_reg : STD_LOGIC;
  signal \icmp_ln250_reg_701[0]_i_1_n_9\ : STD_LOGIC;
  signal \icmp_ln250_reg_701[0]_i_2_n_9\ : STD_LOGIC;
  signal \icmp_ln250_reg_701[0]_i_3_n_9\ : STD_LOGIC;
  signal \icmp_ln250_reg_701[0]_i_4_n_9\ : STD_LOGIC;
  signal \icmp_ln250_reg_701_pp0_iter4_reg_reg[0]_srl2_n_9\ : STD_LOGIC;
  signal \^icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0\ : STD_LOGIC;
  signal \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9\ : STD_LOGIC;
  signal \icmp_ln250_reg_701_reg_n_9_[0]\ : STD_LOGIC;
  signal m2_val : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mOutPtr[1]_i_3_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_4_n_9\ : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal \ram_reg_0_i_12__0_n_9\ : STD_LOGIC;
  signal ram_reg_0_i_30_n_9 : STD_LOGIC;
  signal ram_reg_0_i_31_n_9 : STD_LOGIC;
  signal src_buf1_1_fu_132 : STD_LOGIC;
  signal src_buf1_1_fu_1320_in : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[0]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[10]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[11]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[12]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[13]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[14]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[15]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[16]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[17]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[18]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[19]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[1]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[20]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[21]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[22]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[23]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[2]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[3]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[4]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[5]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[6]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[7]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[8]\ : STD_LOGIC;
  signal \src_buf1_1_fu_132_reg_n_9_[9]\ : STD_LOGIC;
  signal src_buf1_2_reg_705 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal src_buf1_2_reg_7050 : STD_LOGIC;
  signal src_buf2_1_fu_128 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \src_buf2_2_reg_711_reg_n_9_[0]\ : STD_LOGIC;
  signal \src_buf2_2_reg_711_reg_n_9_[10]\ : STD_LOGIC;
  signal \src_buf2_2_reg_711_reg_n_9_[11]\ : STD_LOGIC;
  signal \src_buf2_2_reg_711_reg_n_9_[12]\ : STD_LOGIC;
  signal \src_buf2_2_reg_711_reg_n_9_[13]\ : STD_LOGIC;
  signal \src_buf2_2_reg_711_reg_n_9_[14]\ : STD_LOGIC;
  signal \src_buf2_2_reg_711_reg_n_9_[15]\ : STD_LOGIC;
  signal \src_buf2_2_reg_711_reg_n_9_[1]\ : STD_LOGIC;
  signal \src_buf2_2_reg_711_reg_n_9_[2]\ : STD_LOGIC;
  signal \src_buf2_2_reg_711_reg_n_9_[3]\ : STD_LOGIC;
  signal \src_buf2_2_reg_711_reg_n_9_[4]\ : STD_LOGIC;
  signal \src_buf2_2_reg_711_reg_n_9_[5]\ : STD_LOGIC;
  signal \src_buf2_2_reg_711_reg_n_9_[6]\ : STD_LOGIC;
  signal \src_buf2_2_reg_711_reg_n_9_[7]\ : STD_LOGIC;
  signal \src_buf2_2_reg_711_reg_n_9_[8]\ : STD_LOGIC;
  signal \src_buf2_2_reg_711_reg_n_9_[9]\ : STD_LOGIC;
  signal \src_buf3_2_reg_717_reg_n_9_[0]\ : STD_LOGIC;
  signal \src_buf3_2_reg_717_reg_n_9_[10]\ : STD_LOGIC;
  signal \src_buf3_2_reg_717_reg_n_9_[11]\ : STD_LOGIC;
  signal \src_buf3_2_reg_717_reg_n_9_[12]\ : STD_LOGIC;
  signal \src_buf3_2_reg_717_reg_n_9_[13]\ : STD_LOGIC;
  signal \src_buf3_2_reg_717_reg_n_9_[14]\ : STD_LOGIC;
  signal \src_buf3_2_reg_717_reg_n_9_[15]\ : STD_LOGIC;
  signal \src_buf3_2_reg_717_reg_n_9_[1]\ : STD_LOGIC;
  signal \src_buf3_2_reg_717_reg_n_9_[2]\ : STD_LOGIC;
  signal \src_buf3_2_reg_717_reg_n_9_[3]\ : STD_LOGIC;
  signal \src_buf3_2_reg_717_reg_n_9_[4]\ : STD_LOGIC;
  signal \src_buf3_2_reg_717_reg_n_9_[5]\ : STD_LOGIC;
  signal \src_buf3_2_reg_717_reg_n_9_[6]\ : STD_LOGIC;
  signal \src_buf3_2_reg_717_reg_n_9_[7]\ : STD_LOGIC;
  signal \src_buf3_2_reg_717_reg_n_9_[8]\ : STD_LOGIC;
  signal \src_buf3_2_reg_717_reg_n_9_[9]\ : STD_LOGIC;
  signal src_buf3_fu_136 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^trunc_ln311_reg_594_reg[0]\ : STD_LOGIC;
  signal NLW_icmp_ln225_fu_426_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln225_fu_426_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_4\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_2\ : label is "soft_lutpair142";
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter4_reg_reg_srl4 : label is "inst/\Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/ap_loop_exit_ready_pp0_iter4_reg_reg_srl4 ";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln225_fu_426_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln225_fu_426_p2_carry__0\ : label is 11;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \icmp_ln250_reg_701_pp0_iter4_reg_reg[0]_srl2\ : label is "inst/\Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/icmp_ln250_reg_701_pp0_iter4_reg_reg ";
  attribute srl_name of \icmp_ln250_reg_701_pp0_iter4_reg_reg[0]_srl2\ : label is "inst/\Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/icmp_ln250_reg_701_pp0_iter4_reg_reg[0]_srl2 ";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_4\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of ram_reg_0_i_30 : label is "soft_lutpair143";
begin
  CO(0) <= \^co\(0);
  \ap_loop_exit_ready_pp0_iter5_reg_reg__0_0\ <= \^ap_loop_exit_ready_pp0_iter5_reg_reg__0_0\;
  \cmp_i_i603_i_reg_614_reg[0]\ <= \^cmp_i_i603_i_reg_614_reg[0]\;
  \col_1_reg_674_pp0_iter1_reg_reg[11]_0\(11 downto 0) <= \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(11 downto 0);
  \col_1_reg_674_reg[11]_0\(11 downto 0) <= \^col_1_reg_674_reg[11]_0\(11 downto 0);
  \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0\ <= \^icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0\;
  \trunc_ln311_reg_594_reg[0]\ <= \^trunc_ln311_reg_594_reg[0]\;
\GradientValuesX_reg_735_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_return_0(0),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(0),
      R => '0'
    );
\GradientValuesX_reg_735_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_return_0(1),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(1),
      R => '0'
    );
\GradientValuesX_reg_735_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_return_0(2),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(2),
      R => '0'
    );
\GradientValuesX_reg_735_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_return_0(3),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(3),
      R => '0'
    );
\GradientValuesX_reg_735_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_return_0(4),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(4),
      R => '0'
    );
\GradientValuesX_reg_735_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_return_0(5),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(5),
      R => '0'
    );
\GradientValuesX_reg_735_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_return_0(6),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(6),
      R => '0'
    );
\GradientValuesX_reg_735_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_return_0(7),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(7),
      R => '0'
    );
\GradientValuesY_reg_741_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_return_1(0),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(0),
      R => '0'
    );
\GradientValuesY_reg_741_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_return_1(1),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(1),
      R => '0'
    );
\GradientValuesY_reg_741_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_return_1(2),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(2),
      R => '0'
    );
\GradientValuesY_reg_741_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_return_1(3),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(3),
      R => '0'
    );
\GradientValuesY_reg_741_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_return_1(4),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(4),
      R => '0'
    );
\GradientValuesY_reg_741_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_return_1(5),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(5),
      R => '0'
    );
\GradientValuesY_reg_741_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_return_1(6),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(6),
      R => '0'
    );
\GradientValuesY_reg_741_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_return_1(7),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(7),
      R => '0'
    );
\P0_fu_120_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_120,
      D => flow_control_loop_pipe_sequential_init_U_n_39,
      Q => \P0_fu_120_reg[7]_0\(0),
      R => '0'
    );
\P0_fu_120_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_120,
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => \P0_fu_120_reg[7]_0\(1),
      R => '0'
    );
\P0_fu_120_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_120,
      D => flow_control_loop_pipe_sequential_init_U_n_37,
      Q => \P0_fu_120_reg[7]_0\(2),
      R => '0'
    );
\P0_fu_120_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_120,
      D => flow_control_loop_pipe_sequential_init_U_n_36,
      Q => \P0_fu_120_reg[7]_0\(3),
      R => '0'
    );
\P0_fu_120_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_120,
      D => flow_control_loop_pipe_sequential_init_U_n_35,
      Q => \P0_fu_120_reg[7]_0\(4),
      R => '0'
    );
\P0_fu_120_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_120,
      D => flow_control_loop_pipe_sequential_init_U_n_34,
      Q => \P0_fu_120_reg[7]_0\(5),
      R => '0'
    );
\P0_fu_120_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_120,
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => \P0_fu_120_reg[7]_0\(6),
      R => '0'
    );
\P0_fu_120_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_120,
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => \P0_fu_120_reg[7]_0\(7),
      R => '0'
    );
\P1_fu_124_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_120,
      D => flow_control_loop_pipe_sequential_init_U_n_47,
      Q => \P1_fu_124_reg[7]_0\(0),
      R => '0'
    );
\P1_fu_124_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_120,
      D => flow_control_loop_pipe_sequential_init_U_n_46,
      Q => \P1_fu_124_reg[7]_0\(1),
      R => '0'
    );
\P1_fu_124_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_120,
      D => flow_control_loop_pipe_sequential_init_U_n_45,
      Q => \P1_fu_124_reg[7]_0\(2),
      R => '0'
    );
\P1_fu_124_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_120,
      D => flow_control_loop_pipe_sequential_init_U_n_44,
      Q => \P1_fu_124_reg[7]_0\(3),
      R => '0'
    );
\P1_fu_124_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_120,
      D => flow_control_loop_pipe_sequential_init_U_n_43,
      Q => \P1_fu_124_reg[7]_0\(4),
      R => '0'
    );
\P1_fu_124_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_120,
      D => flow_control_loop_pipe_sequential_init_U_n_42,
      Q => \P1_fu_124_reg[7]_0\(5),
      R => '0'
    );
\P1_fu_124_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_120,
      D => flow_control_loop_pipe_sequential_init_U_n_41,
      Q => \P1_fu_124_reg[7]_0\(6),
      R => '0'
    );
\P1_fu_124_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => P0_fu_120,
      D => flow_control_loop_pipe_sequential_init_U_n_40,
      Q => \P1_fu_124_reg[7]_0\(7),
      R => '0'
    );
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(0),
      I1 => p_dstgy_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][7]\(0),
      O => \GradientValuesX_reg_735_reg[7]_0\(0)
    );
\SRL_SIG[0][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(0),
      I1 => p_dstgx_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][7]_0\(0),
      O => \GradientValuesY_reg_741_reg[7]_0\(0)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(1),
      I1 => p_dstgy_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][7]\(1),
      O => \GradientValuesX_reg_735_reg[7]_0\(1)
    );
\SRL_SIG[0][1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(1),
      I1 => p_dstgx_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][7]_0\(1),
      O => \GradientValuesY_reg_741_reg[7]_0\(1)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(2),
      I1 => p_dstgy_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][7]\(2),
      O => \GradientValuesX_reg_735_reg[7]_0\(2)
    );
\SRL_SIG[0][2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(2),
      I1 => p_dstgx_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][7]_0\(2),
      O => \GradientValuesY_reg_741_reg[7]_0\(2)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(3),
      I1 => p_dstgy_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][7]\(3),
      O => \GradientValuesX_reg_735_reg[7]_0\(3)
    );
\SRL_SIG[0][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(3),
      I1 => p_dstgx_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][7]_0\(3),
      O => \GradientValuesY_reg_741_reg[7]_0\(3)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(4),
      I1 => p_dstgy_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][7]\(4),
      O => \GradientValuesX_reg_735_reg[7]_0\(4)
    );
\SRL_SIG[0][4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(4),
      I1 => p_dstgx_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][7]_0\(4),
      O => \GradientValuesY_reg_741_reg[7]_0\(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(5),
      I1 => p_dstgy_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][7]\(5),
      O => \GradientValuesX_reg_735_reg[7]_0\(5)
    );
\SRL_SIG[0][5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(5),
      I1 => p_dstgx_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][7]_0\(5),
      O => \GradientValuesY_reg_741_reg[7]_0\(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(6),
      I1 => p_dstgy_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][7]\(6),
      O => \GradientValuesX_reg_735_reg[7]_0\(6)
    );
\SRL_SIG[0][6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(6),
      I1 => p_dstgx_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][7]_0\(6),
      O => \GradientValuesY_reg_741_reg[7]_0\(6)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_3_n_9\,
      I1 => p_dstgy_data_full_n,
      O => push
    );
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_3_n_9\,
      I1 => p_dstgx_data_full_n,
      O => push_0
    );
\SRL_SIG[0][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(7),
      I1 => p_dstgy_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][7]\(7),
      O => \GradientValuesX_reg_735_reg[7]_0\(7)
    );
\SRL_SIG[0][7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(7),
      I1 => p_dstgx_data_full_n,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[0][7]_0\(7),
      O => \GradientValuesY_reg_741_reg[7]_0\(7)
    );
\SRL_SIG[0][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888888800000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => Q(2),
      I2 => \SRL_SIG[0][7]_i_4_n_9\,
      I3 => Q(1),
      I4 => \^cmp_i_i603_i_reg_614_reg[0]\,
      I5 => \SRL_SIG_reg[1][0]\(0),
      O => \SRL_SIG[0][7]_i_3_n_9\
    );
\SRL_SIG[0][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter6,
      I1 => \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9\,
      O => \SRL_SIG[0][7]_i_4_n_9\
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0070FFFF"
    )
        port map (
      I0 => p_dstgy_data_full_n,
      I1 => p_dstgx_data_full_n,
      I2 => ap_enable_reg_pp0_iter6,
      I3 => \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9\,
      I4 => \^cmp_i_i603_i_reg_614_reg[0]\,
      O => \ap_CS_fsm[5]_i_2_n_9\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1_reg_0,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A80020202020"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter5,
      I3 => \ap_CS_fsm[5]_i_2_n_9\,
      I4 => icmp_ln225_reg_682_pp0_iter3_reg,
      I5 => ap_enable_reg_pp0_iter4,
      O => ap_enable_reg_pp0_iter5_i_1_n_9
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter5_i_1_n_9,
      Q => ap_enable_reg_pp0_iter5,
      R => '0'
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter4_reg_reg_srl4: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_9
    );
\ap_loop_exit_ready_pp0_iter5_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_9,
      Q => \^ap_loop_exit_ready_pp0_iter5_reg_reg__0_0\,
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^col_1_reg_674_reg[11]_0\(0),
      Q => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(0),
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^col_1_reg_674_reg[11]_0\(10),
      Q => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(10),
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^col_1_reg_674_reg[11]_0\(11),
      Q => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(11),
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => col_1_reg_674(12),
      Q => col_1_reg_674_pp0_iter1_reg(12),
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^col_1_reg_674_reg[11]_0\(1),
      Q => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(1),
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^col_1_reg_674_reg[11]_0\(2),
      Q => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(2),
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^col_1_reg_674_reg[11]_0\(3),
      Q => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(3),
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^col_1_reg_674_reg[11]_0\(4),
      Q => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(4),
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^col_1_reg_674_reg[11]_0\(5),
      Q => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(5),
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^col_1_reg_674_reg[11]_0\(6),
      Q => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(6),
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^col_1_reg_674_reg[11]_0\(7),
      Q => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(7),
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^col_1_reg_674_reg[11]_0\(8),
      Q => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(8),
      R => '0'
    );
\col_1_reg_674_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^col_1_reg_674_reg[11]_0\(9),
      Q => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(9),
      R => '0'
    );
\col_1_reg_674_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_col_1(0),
      Q => \^col_1_reg_674_reg[11]_0\(0),
      R => '0'
    );
\col_1_reg_674_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \col_fu_104_reg_n_9_[10]\,
      Q => \^col_1_reg_674_reg[11]_0\(10),
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\col_1_reg_674_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \col_fu_104_reg_n_9_[11]\,
      Q => \^col_1_reg_674_reg[11]_0\(11),
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\col_1_reg_674_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_col_1(12),
      Q => col_1_reg_674(12),
      R => '0'
    );
\col_1_reg_674_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \col_fu_104_reg_n_9_[1]\,
      Q => \^col_1_reg_674_reg[11]_0\(1),
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\col_1_reg_674_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \col_fu_104_reg_n_9_[2]\,
      Q => \^col_1_reg_674_reg[11]_0\(2),
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\col_1_reg_674_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \col_fu_104_reg_n_9_[3]\,
      Q => \^col_1_reg_674_reg[11]_0\(3),
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\col_1_reg_674_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \col_fu_104_reg_n_9_[4]\,
      Q => \^col_1_reg_674_reg[11]_0\(4),
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\col_1_reg_674_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \col_fu_104_reg_n_9_[5]\,
      Q => \^col_1_reg_674_reg[11]_0\(5),
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\col_1_reg_674_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \col_fu_104_reg_n_9_[6]\,
      Q => \^col_1_reg_674_reg[11]_0\(6),
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\col_1_reg_674_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \col_fu_104_reg_n_9_[7]\,
      Q => \^col_1_reg_674_reg[11]_0\(7),
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\col_1_reg_674_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \col_fu_104_reg_n_9_[8]\,
      Q => \^col_1_reg_674_reg[11]_0\(8),
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\col_1_reg_674_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \col_fu_104_reg_n_9_[9]\,
      Q => \^col_1_reg_674_reg[11]_0\(9),
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\col_fu_104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1040_in,
      D => col_2_fu_432_p2(0),
      Q => \col_fu_104_reg_n_9_[0]\,
      R => col_fu_104
    );
\col_fu_104_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1040_in,
      D => col_2_fu_432_p2(10),
      Q => \col_fu_104_reg_n_9_[10]\,
      R => col_fu_104
    );
\col_fu_104_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1040_in,
      D => col_2_fu_432_p2(11),
      Q => \col_fu_104_reg_n_9_[11]\,
      R => col_fu_104
    );
\col_fu_104_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1040_in,
      D => col_2_fu_432_p2(12),
      Q => \col_fu_104_reg_n_9_[12]\,
      R => col_fu_104
    );
\col_fu_104_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1040_in,
      D => col_2_fu_432_p2(1),
      Q => \col_fu_104_reg_n_9_[1]\,
      R => col_fu_104
    );
\col_fu_104_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1040_in,
      D => col_2_fu_432_p2(2),
      Q => \col_fu_104_reg_n_9_[2]\,
      R => col_fu_104
    );
\col_fu_104_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1040_in,
      D => col_2_fu_432_p2(3),
      Q => \col_fu_104_reg_n_9_[3]\,
      R => col_fu_104
    );
\col_fu_104_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1040_in,
      D => col_2_fu_432_p2(4),
      Q => \col_fu_104_reg_n_9_[4]\,
      R => col_fu_104
    );
\col_fu_104_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1040_in,
      D => col_2_fu_432_p2(5),
      Q => \col_fu_104_reg_n_9_[5]\,
      R => col_fu_104
    );
\col_fu_104_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1040_in,
      D => col_2_fu_432_p2(6),
      Q => \col_fu_104_reg_n_9_[6]\,
      R => col_fu_104
    );
\col_fu_104_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1040_in,
      D => col_2_fu_432_p2(7),
      Q => \col_fu_104_reg_n_9_[7]\,
      R => col_fu_104
    );
\col_fu_104_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1040_in,
      D => col_2_fu_432_p2(8),
      Q => \col_fu_104_reg_n_9_[8]\,
      R => col_fu_104
    );
\col_fu_104_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_fu_1040_in,
      D => col_2_fu_432_p2(9),
      Q => \col_fu_104_reg_n_9_[9]\,
      R => col_fu_104
    );
flow_control_loop_pipe_sequential_init_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_flow_control_loop_pipe_sequential_init_28
     port map (
      CO(0) => \^co\(0),
      D(1 downto 0) => D(1 downto 0),
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_14,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_15,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_16,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_17,
      E(0) => P0_fu_120,
      \GradientValuesX_reg_735_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_32,
      \GradientValuesX_reg_735_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_33,
      \GradientValuesX_reg_735_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_34,
      \GradientValuesX_reg_735_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_35,
      \GradientValuesX_reg_735_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_36,
      \GradientValuesX_reg_735_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_37,
      \GradientValuesX_reg_735_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_38,
      \GradientValuesX_reg_735_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_39,
      \GradientValuesY_reg_741_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_40,
      \GradientValuesY_reg_741_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_41,
      \GradientValuesY_reg_741_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_42,
      \GradientValuesY_reg_741_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_43,
      \GradientValuesY_reg_741_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_44,
      \GradientValuesY_reg_741_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_45,
      \GradientValuesY_reg_741_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_46,
      \GradientValuesY_reg_741_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_47,
      \P0_fu_120_reg[7]\(7 downto 0) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgx_data_din(7 downto 0),
      \P0_fu_120_reg[7]_0\(7 downto 0) => \P0_fu_120_reg[7]_1\(7 downto 0),
      \P1_fu_124_reg[7]\(7 downto 0) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_p_dstgy_data_din(7 downto 0),
      \P1_fu_124_reg[7]_0\(7 downto 0) => \P1_fu_124_reg[7]_1\(7 downto 0),
      Q(12) => \col_fu_104_reg_n_9_[12]\,
      Q(11) => \col_fu_104_reg_n_9_[11]\,
      Q(10) => \col_fu_104_reg_n_9_[10]\,
      Q(9) => \col_fu_104_reg_n_9_[9]\,
      Q(8) => \col_fu_104_reg_n_9_[8]\,
      Q(7) => \col_fu_104_reg_n_9_[7]\,
      Q(6) => \col_fu_104_reg_n_9_[6]\,
      Q(5) => \col_fu_104_reg_n_9_[5]\,
      Q(4) => \col_fu_104_reg_n_9_[4]\,
      Q(3) => \col_fu_104_reg_n_9_[3]\,
      Q(2) => \col_fu_104_reg_n_9_[2]\,
      Q(1) => \col_fu_104_reg_n_9_[1]\,
      Q(0) => \col_fu_104_reg_n_9_[0]\,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_10,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_11,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_13,
      SR(0) => col_fu_104,
      \ap_CS_fsm_reg[5]\(0) => Q(1),
      \ap_CS_fsm_reg[5]_0\ => \ap_CS_fsm[5]_i_2_n_9\,
      \ap_CS_fsm_reg[5]_1\ => \ap_CS_fsm_reg[5]_0\,
      \ap_CS_fsm_reg[6]\ => ap_enable_reg_pp0_iter1_reg_0,
      \ap_CS_fsm_reg[6]_0\ => \^ap_loop_exit_ready_pp0_iter5_reg_reg__0_0\,
      \ap_CS_fsm_reg[6]_1\ => ram_reg_2_1,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_done_cache_0 => ap_done_cache_0,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter6 => ap_enable_reg_pp0_iter6,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \cmp_i_i603_i_reg_614_reg[0]\ => \^cmp_i_i603_i_reg_614_reg[0]\,
      \col_fu_104_reg[12]\(1) => ap_sig_allocacmp_col_1(12),
      \col_fu_104_reg[12]\(0) => ap_sig_allocacmp_col_1(0),
      \col_fu_104_reg[12]_0\(12 downto 0) => col_2_fu_432_p2(12 downto 0),
      grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_ready => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_ready,
      grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg(2) => flow_control_loop_pipe_sequential_init_U_n_18,
      grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg(1) => flow_control_loop_pipe_sequential_init_U_n_19,
      grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg(0) => flow_control_loop_pipe_sequential_init_U_n_20,
      grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0(0) => col_fu_1040_in,
      grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_1 => flow_control_loop_pipe_sequential_init_U_n_64,
      icmp_ln225_reg_682 => icmp_ln225_reg_682,
      \icmp_ln225_reg_682_reg[0]\(13 downto 0) => \icmp_ln225_reg_682_reg[0]_0\(13 downto 0),
      \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0\ => \^icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0\,
      \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0\(0) => src_buf1_1_fu_132,
      in_mat_data_empty_n => in_mat_data_empty_n,
      p_dstgx_data_full_n => p_dstgx_data_full_n,
      p_dstgy_data_full_n => p_dstgy_data_full_n,
      \src_buf3_1_fu_116_reg[0]\ => \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9\,
      \width_reg_68_reg[12]\(2) => flow_control_loop_pipe_sequential_init_U_n_21,
      \width_reg_68_reg[12]\(1) => flow_control_loop_pipe_sequential_init_U_n_22,
      \width_reg_68_reg[12]\(0) => flow_control_loop_pipe_sequential_init_U_n_23
    );
grp_xFSobel3x3_3_1_16_0_s_fu_362: entity work.sobel_design_sobel_accel_0_0_sobel_accel_xFSobel3x3_3_1_16_0_s
     port map (
      D(7 downto 0) => ap_return_0(7 downto 0),
      Q(15 downto 8) => src_buf3_fu_136(23 downto 16),
      Q(7 downto 0) => src_buf3_fu_136(7 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_ce_reg_reg_0 => \^cmp_i_i603_i_reg_614_reg[0]\,
      ap_ce_reg_reg_1 => \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter6 => ap_enable_reg_pp0_iter6,
      \ap_return_1_int_reg_reg[7]_0\(7 downto 0) => ap_return_1(7 downto 0),
      \b2_val_read_reg_206_reg[7]\(15 downto 8) => b2_val(7 downto 0),
      \b2_val_read_reg_206_reg[7]\(7) => \src_buf3_2_reg_717_reg_n_9_[7]\,
      \b2_val_read_reg_206_reg[7]\(6) => \src_buf3_2_reg_717_reg_n_9_[6]\,
      \b2_val_read_reg_206_reg[7]\(5) => \src_buf3_2_reg_717_reg_n_9_[5]\,
      \b2_val_read_reg_206_reg[7]\(4) => \src_buf3_2_reg_717_reg_n_9_[4]\,
      \b2_val_read_reg_206_reg[7]\(3) => \src_buf3_2_reg_717_reg_n_9_[3]\,
      \b2_val_read_reg_206_reg[7]\(2) => \src_buf3_2_reg_717_reg_n_9_[2]\,
      \b2_val_read_reg_206_reg[7]\(1) => \src_buf3_2_reg_717_reg_n_9_[1]\,
      \b2_val_read_reg_206_reg[7]\(0) => \src_buf3_2_reg_717_reg_n_9_[0]\,
      \m2_val_read_reg_212_reg[7]\(15 downto 8) => m2_val(7 downto 0),
      \m2_val_read_reg_212_reg[7]\(7) => \src_buf2_2_reg_711_reg_n_9_[7]\,
      \m2_val_read_reg_212_reg[7]\(6) => \src_buf2_2_reg_711_reg_n_9_[6]\,
      \m2_val_read_reg_212_reg[7]\(5) => \src_buf2_2_reg_711_reg_n_9_[5]\,
      \m2_val_read_reg_212_reg[7]\(4) => \src_buf2_2_reg_711_reg_n_9_[4]\,
      \m2_val_read_reg_212_reg[7]\(3) => \src_buf2_2_reg_711_reg_n_9_[3]\,
      \m2_val_read_reg_212_reg[7]\(2) => \src_buf2_2_reg_711_reg_n_9_[2]\,
      \m2_val_read_reg_212_reg[7]\(1) => \src_buf2_2_reg_711_reg_n_9_[1]\,
      \m2_val_read_reg_212_reg[7]\(0) => \src_buf2_2_reg_711_reg_n_9_[0]\,
      \out_pix_2_reg_213_reg[10]\(15 downto 8) => src_buf1_2_reg_705(23 downto 16),
      \out_pix_2_reg_213_reg[10]\(7 downto 0) => src_buf1_2_reg_705(7 downto 0),
      \out_pix_2_reg_213_reg[10]_0\(15 downto 8) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(23 downto 16),
      \out_pix_2_reg_213_reg[10]_0\(7 downto 0) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(7 downto 0),
      \out_pix_2_reg_213_reg[10]_1\(15 downto 8) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(23 downto 16),
      \out_pix_2_reg_213_reg[10]_1\(7 downto 0) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(7 downto 0),
      \out_pix_2_reg_213_reg[10]_2\(15) => \src_buf1_1_fu_132_reg_n_9_[23]\,
      \out_pix_2_reg_213_reg[10]_2\(14) => \src_buf1_1_fu_132_reg_n_9_[22]\,
      \out_pix_2_reg_213_reg[10]_2\(13) => \src_buf1_1_fu_132_reg_n_9_[21]\,
      \out_pix_2_reg_213_reg[10]_2\(12) => \src_buf1_1_fu_132_reg_n_9_[20]\,
      \out_pix_2_reg_213_reg[10]_2\(11) => \src_buf1_1_fu_132_reg_n_9_[19]\,
      \out_pix_2_reg_213_reg[10]_2\(10) => \src_buf1_1_fu_132_reg_n_9_[18]\,
      \out_pix_2_reg_213_reg[10]_2\(9) => \src_buf1_1_fu_132_reg_n_9_[17]\,
      \out_pix_2_reg_213_reg[10]_2\(8) => \src_buf1_1_fu_132_reg_n_9_[16]\,
      \out_pix_2_reg_213_reg[10]_2\(7) => \src_buf1_1_fu_132_reg_n_9_[7]\,
      \out_pix_2_reg_213_reg[10]_2\(6) => \src_buf1_1_fu_132_reg_n_9_[6]\,
      \out_pix_2_reg_213_reg[10]_2\(5) => \src_buf1_1_fu_132_reg_n_9_[5]\,
      \out_pix_2_reg_213_reg[10]_2\(4) => \src_buf1_1_fu_132_reg_n_9_[4]\,
      \out_pix_2_reg_213_reg[10]_2\(3) => \src_buf1_1_fu_132_reg_n_9_[3]\,
      \out_pix_2_reg_213_reg[10]_2\(2) => \src_buf1_1_fu_132_reg_n_9_[2]\,
      \out_pix_2_reg_213_reg[10]_2\(1) => \src_buf1_1_fu_132_reg_n_9_[1]\,
      \out_pix_2_reg_213_reg[10]_2\(0) => \src_buf1_1_fu_132_reg_n_9_[0]\,
      \out_pix_6_reg_218_reg[10]\(15 downto 8) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(23 downto 16),
      \out_pix_6_reg_218_reg[10]\(7 downto 0) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(7 downto 0),
      p_dstgx_data_full_n => p_dstgx_data_full_n,
      p_dstgy_data_full_n => p_dstgy_data_full_n
    );
icmp_ln225_fu_426_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln225_fu_426_p2_carry_n_9,
      CO(2) => icmp_ln225_fu_426_p2_carry_n_10,
      CO(1) => icmp_ln225_fu_426_p2_carry_n_11,
      CO(0) => icmp_ln225_fu_426_p2_carry_n_12,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_14,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_15,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_16,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_17,
      O(3 downto 0) => NLW_icmp_ln225_fu_426_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_10,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_11,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_13
    );
\icmp_ln225_fu_426_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln225_fu_426_p2_carry_n_9,
      CO(3) => \^co\(0),
      CO(2) => \icmp_ln225_fu_426_p2_carry__0_n_10\,
      CO(1) => \icmp_ln225_fu_426_p2_carry__0_n_11\,
      CO(0) => \icmp_ln225_fu_426_p2_carry__0_n_12\,
      CYINIT => '0',
      DI(3) => \icmp_ln225_fu_426_p2_carry__0_i_1_n_9\,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_21,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_22,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_23,
      O(3 downto 0) => \NLW_icmp_ln225_fu_426_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln225_fu_426_p2_carry__0_i_5_n_9\,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_18,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_19,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_20
    );
\icmp_ln225_fu_426_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln225_reg_682_reg[0]_0\(14),
      I1 => \icmp_ln225_reg_682_reg[0]_0\(15),
      O => \icmp_ln225_fu_426_p2_carry__0_i_1_n_9\
    );
\icmp_ln225_fu_426_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln225_reg_682_reg[0]_0\(15),
      I1 => \icmp_ln225_reg_682_reg[0]_0\(14),
      O => \icmp_ln225_fu_426_p2_carry__0_i_5_n_9\
    );
\icmp_ln225_reg_682_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln225_reg_682,
      Q => icmp_ln225_reg_682_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln225_reg_682_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln225_reg_682_pp0_iter1_reg,
      Q => icmp_ln225_reg_682_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln225_reg_682_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln225_reg_682_pp0_iter2_reg,
      Q => icmp_ln225_reg_682_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln225_reg_682_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^co\(0),
      Q => icmp_ln225_reg_682,
      R => '0'
    );
\icmp_ln250_reg_701[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => \icmp_ln250_reg_701[0]_i_2_n_9\,
      I1 => icmp_ln225_reg_682_pp0_iter1_reg,
      I2 => \^icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0\,
      I3 => \^cmp_i_i603_i_reg_614_reg[0]\,
      I4 => \icmp_ln250_reg_701_reg_n_9_[0]\,
      O => \icmp_ln250_reg_701[0]_i_1_n_9\
    );
\icmp_ln250_reg_701[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \icmp_ln250_reg_701[0]_i_3_n_9\,
      I1 => \icmp_ln250_reg_701[0]_i_4_n_9\,
      I2 => \^cmp_i_i603_i_reg_614_reg[0]\,
      I3 => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(1),
      I4 => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(0),
      I5 => \^icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0\,
      O => \icmp_ln250_reg_701[0]_i_2_n_9\
    );
\icmp_ln250_reg_701[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(10),
      I1 => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(11),
      I2 => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(8),
      I3 => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(9),
      I4 => col_1_reg_674_pp0_iter1_reg(12),
      I5 => icmp_ln225_reg_682_pp0_iter1_reg,
      O => \icmp_ln250_reg_701[0]_i_3_n_9\
    );
\icmp_ln250_reg_701[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(4),
      I1 => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(5),
      I2 => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(2),
      I3 => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(3),
      I4 => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(7),
      I5 => \^col_1_reg_674_pp0_iter1_reg_reg[11]_0\(6),
      O => \icmp_ln250_reg_701[0]_i_4_n_9\
    );
\icmp_ln250_reg_701_pp0_iter4_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \icmp_ln250_reg_701_reg_n_9_[0]\,
      Q => \icmp_ln250_reg_701_pp0_iter4_reg_reg[0]_srl2_n_9\
    );
\icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln250_reg_701_pp0_iter4_reg_reg[0]_srl2_n_9\,
      Q => \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9\,
      R => '0'
    );
\icmp_ln250_reg_701_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln250_reg_701[0]_i_1_n_9\,
      Q => \icmp_ln250_reg_701_reg_n_9_[0]\,
      R => '0'
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F200220000000000"
    )
        port map (
      I0 => \mOutPtr[1]_i_3_n_9\,
      I1 => \mOutPtr[1]_i_4_n_9\,
      I2 => full_n_reg,
      I3 => in_mat_data_empty_n,
      I4 => ram_reg_2,
      I5 => \SRL_SIG_reg[1][0]\(0),
      O => pop
    );
\mOutPtr[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD50000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter6,
      I1 => p_dstgx_data_full_n,
      I2 => p_dstgy_data_full_n,
      I3 => \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9\,
      I4 => Q(1),
      O => \mOutPtr[1]_i_3_n_9\
    );
\mOutPtr[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => icmp_ln225_reg_682,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ram_reg_2_1,
      O => \mOutPtr[1]_i_4_n_9\
    );
\ram_reg_0_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => icmp_ln225_reg_682,
      O => \ram_reg_0_i_12__0_n_9\
    );
\ram_reg_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3202020200000000"
    )
        port map (
      I0 => ram_reg_2_0(1),
      I1 => \ram_reg_0_i_12__0_n_9\,
      I2 => ram_reg_2_1,
      I3 => in_mat_data_empty_n,
      I4 => ram_reg_2_2(1),
      I5 => \^icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0\,
      O => \bottom_1_reg_599_reg[1]\(0)
    );
ram_reg_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \^cmp_i_i603_i_reg_614_reg[0]\,
      I2 => Q(1),
      I3 => \^icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0\,
      O => ce0
    );
ram_reg_0_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F08000800000000"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_0,
      I2 => \ram_reg_0_i_12__0_n_9\,
      I3 => ram_reg_2_1,
      I4 => ram_reg_0_0,
      I5 => \^icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0\,
      O => \ap_CS_fsm_reg[5]\
    );
ram_reg_0_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFBAAAAAA"
    )
        port map (
      I0 => \^trunc_ln311_reg_594_reg[0]\,
      I1 => ram_reg_2,
      I2 => in_mat_data_empty_n,
      I3 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I4 => Q(0),
      I5 => Q(1),
      O => WEA(0)
    );
ram_reg_0_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF002000000000"
    )
        port map (
      I0 => ram_reg_0_i_30_n_9,
      I1 => ram_reg_2_2(0),
      I2 => Q(1),
      I3 => ram_reg_2_2(1),
      I4 => ram_reg_0_i_31_n_9,
      I5 => \^icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0\,
      O => \^trunc_ln311_reg_594_reg[0]\
    );
\ram_reg_0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888AAAA00000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9\,
      I2 => p_dstgy_data_full_n,
      I3 => p_dstgx_data_full_n,
      I4 => ap_enable_reg_pp0_iter6,
      I5 => \^cmp_i_i603_i_reg_614_reg[0]\,
      O => ap_enable_reg_pp0_iter2_reg_0
    );
ram_reg_0_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => in_mat_data_empty_n,
      I1 => ram_reg_2_1,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln225_reg_682,
      O => ram_reg_0_i_30_n_9
    );
ram_reg_0_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => icmp_ln225_reg_682,
      I2 => Q(1),
      I3 => ram_reg_2_1,
      I4 => ram_reg_2_0(1),
      I5 => ram_reg_2_0(0),
      O => ram_reg_0_i_31_n_9
    );
\src_buf1_1_fu_132[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0\,
      I1 => icmp_ln225_reg_682_pp0_iter3_reg,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => \^cmp_i_i603_i_reg_614_reg[0]\,
      O => src_buf1_1_fu_1320_in
    );
\src_buf1_1_fu_132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(0),
      Q => \src_buf1_1_fu_132_reg_n_9_[0]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(10),
      Q => \src_buf1_1_fu_132_reg_n_9_[10]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(11),
      Q => \src_buf1_1_fu_132_reg_n_9_[11]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(12),
      Q => \src_buf1_1_fu_132_reg_n_9_[12]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(13),
      Q => \src_buf1_1_fu_132_reg_n_9_[13]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(14),
      Q => \src_buf1_1_fu_132_reg_n_9_[14]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(15),
      Q => \src_buf1_1_fu_132_reg_n_9_[15]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(16),
      Q => \src_buf1_1_fu_132_reg_n_9_[16]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(17),
      Q => \src_buf1_1_fu_132_reg_n_9_[17]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(18),
      Q => \src_buf1_1_fu_132_reg_n_9_[18]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(19),
      Q => \src_buf1_1_fu_132_reg_n_9_[19]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(1),
      Q => \src_buf1_1_fu_132_reg_n_9_[1]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(20),
      Q => \src_buf1_1_fu_132_reg_n_9_[20]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(21),
      Q => \src_buf1_1_fu_132_reg_n_9_[21]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(22),
      Q => \src_buf1_1_fu_132_reg_n_9_[22]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(23),
      Q => \src_buf1_1_fu_132_reg_n_9_[23]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(2),
      Q => \src_buf1_1_fu_132_reg_n_9_[2]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(3),
      Q => \src_buf1_1_fu_132_reg_n_9_[3]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(4),
      Q => \src_buf1_1_fu_132_reg_n_9_[4]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(5),
      Q => \src_buf1_1_fu_132_reg_n_9_[5]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(6),
      Q => \src_buf1_1_fu_132_reg_n_9_[6]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(7),
      Q => \src_buf1_1_fu_132_reg_n_9_[7]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(8),
      Q => \src_buf1_1_fu_132_reg_n_9_[8]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_1_fu_132_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf1_2_reg_705(9),
      Q => \src_buf1_1_fu_132_reg_n_9_[9]\,
      R => src_buf1_1_fu_132
    );
\src_buf1_2_reg_705[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888AAAA00000000"
    )
        port map (
      I0 => icmp_ln225_reg_682_pp0_iter2_reg,
      I1 => \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9\,
      I2 => p_dstgy_data_full_n,
      I3 => p_dstgx_data_full_n,
      I4 => ap_enable_reg_pp0_iter6,
      I5 => \^cmp_i_i603_i_reg_614_reg[0]\,
      O => src_buf1_2_reg_7050
    );
\src_buf1_2_reg_705_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(0),
      Q => src_buf1_2_reg_705(0),
      R => '0'
    );
\src_buf1_2_reg_705_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(10),
      Q => src_buf1_2_reg_705(10),
      R => '0'
    );
\src_buf1_2_reg_705_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(11),
      Q => src_buf1_2_reg_705(11),
      R => '0'
    );
\src_buf1_2_reg_705_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(12),
      Q => src_buf1_2_reg_705(12),
      R => '0'
    );
\src_buf1_2_reg_705_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(13),
      Q => src_buf1_2_reg_705(13),
      R => '0'
    );
\src_buf1_2_reg_705_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(14),
      Q => src_buf1_2_reg_705(14),
      R => '0'
    );
\src_buf1_2_reg_705_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(15),
      Q => src_buf1_2_reg_705(15),
      R => '0'
    );
\src_buf1_2_reg_705_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(16),
      Q => src_buf1_2_reg_705(16),
      R => '0'
    );
\src_buf1_2_reg_705_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(17),
      Q => src_buf1_2_reg_705(17),
      R => '0'
    );
\src_buf1_2_reg_705_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(18),
      Q => src_buf1_2_reg_705(18),
      R => '0'
    );
\src_buf1_2_reg_705_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(19),
      Q => src_buf1_2_reg_705(19),
      R => '0'
    );
\src_buf1_2_reg_705_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(1),
      Q => src_buf1_2_reg_705(1),
      R => '0'
    );
\src_buf1_2_reg_705_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(20),
      Q => src_buf1_2_reg_705(20),
      R => '0'
    );
\src_buf1_2_reg_705_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(21),
      Q => src_buf1_2_reg_705(21),
      R => '0'
    );
\src_buf1_2_reg_705_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(22),
      Q => src_buf1_2_reg_705(22),
      R => '0'
    );
\src_buf1_2_reg_705_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(23),
      Q => src_buf1_2_reg_705(23),
      R => '0'
    );
\src_buf1_2_reg_705_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(2),
      Q => src_buf1_2_reg_705(2),
      R => '0'
    );
\src_buf1_2_reg_705_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(3),
      Q => src_buf1_2_reg_705(3),
      R => '0'
    );
\src_buf1_2_reg_705_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(4),
      Q => src_buf1_2_reg_705(4),
      R => '0'
    );
\src_buf1_2_reg_705_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(5),
      Q => src_buf1_2_reg_705(5),
      R => '0'
    );
\src_buf1_2_reg_705_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(6),
      Q => src_buf1_2_reg_705(6),
      R => '0'
    );
\src_buf1_2_reg_705_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(7),
      Q => src_buf1_2_reg_705(7),
      R => '0'
    );
\src_buf1_2_reg_705_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(8),
      Q => src_buf1_2_reg_705(8),
      R => '0'
    );
\src_buf1_2_reg_705_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf1_2_reg_705_reg[23]_0\(9),
      Q => src_buf1_2_reg_705(9),
      R => '0'
    );
\src_buf1_3_reg_723_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_132_reg_n_9_[0]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(0),
      R => '0'
    );
\src_buf1_3_reg_723_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_132_reg_n_9_[10]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(10),
      R => '0'
    );
\src_buf1_3_reg_723_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_132_reg_n_9_[11]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(11),
      R => '0'
    );
\src_buf1_3_reg_723_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_132_reg_n_9_[12]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(12),
      R => '0'
    );
\src_buf1_3_reg_723_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_132_reg_n_9_[13]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(13),
      R => '0'
    );
\src_buf1_3_reg_723_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_132_reg_n_9_[14]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(14),
      R => '0'
    );
\src_buf1_3_reg_723_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_132_reg_n_9_[15]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(15),
      R => '0'
    );
\src_buf1_3_reg_723_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_132_reg_n_9_[16]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(16),
      R => '0'
    );
\src_buf1_3_reg_723_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_132_reg_n_9_[17]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(17),
      R => '0'
    );
\src_buf1_3_reg_723_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_132_reg_n_9_[18]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(18),
      R => '0'
    );
\src_buf1_3_reg_723_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_132_reg_n_9_[19]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(19),
      R => '0'
    );
\src_buf1_3_reg_723_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_132_reg_n_9_[1]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(1),
      R => '0'
    );
\src_buf1_3_reg_723_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_132_reg_n_9_[20]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(20),
      R => '0'
    );
\src_buf1_3_reg_723_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_132_reg_n_9_[21]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(21),
      R => '0'
    );
\src_buf1_3_reg_723_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_132_reg_n_9_[22]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(22),
      R => '0'
    );
\src_buf1_3_reg_723_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_132_reg_n_9_[23]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(23),
      R => '0'
    );
\src_buf1_3_reg_723_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_132_reg_n_9_[2]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(2),
      R => '0'
    );
\src_buf1_3_reg_723_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_132_reg_n_9_[3]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(3),
      R => '0'
    );
\src_buf1_3_reg_723_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_132_reg_n_9_[4]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(4),
      R => '0'
    );
\src_buf1_3_reg_723_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_132_reg_n_9_[5]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(5),
      R => '0'
    );
\src_buf1_3_reg_723_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_132_reg_n_9_[6]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(6),
      R => '0'
    );
\src_buf1_3_reg_723_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_132_reg_n_9_[7]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(7),
      R => '0'
    );
\src_buf1_3_reg_723_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_132_reg_n_9_[8]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(8),
      R => '0'
    );
\src_buf1_3_reg_723_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \src_buf1_1_fu_132_reg_n_9_[9]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(9),
      R => '0'
    );
\src_buf1_fu_108_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[0]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(0),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[10]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(10),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[11]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(11),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[12]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(12),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[13]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(13),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[14]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(14),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[15]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(15),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[16]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(16),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[17]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(17),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[18]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(18),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[19]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(19),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[1]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(1),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[20]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(20),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[21]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(21),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[22]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(22),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[23]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(23),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[2]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(2),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[3]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(3),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[4]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(4),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[5]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(5),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[6]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(6),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[7]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(7),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[8]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(8),
      R => src_buf1_1_fu_132
    );
\src_buf1_fu_108_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf1_1_fu_132_reg_n_9_[9]\,
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(9),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf2_2_reg_711_reg_n_9_[0]\,
      Q => src_buf2_1_fu_128(0),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf2_2_reg_711_reg_n_9_[10]\,
      Q => src_buf2_1_fu_128(10),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf2_2_reg_711_reg_n_9_[11]\,
      Q => src_buf2_1_fu_128(11),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf2_2_reg_711_reg_n_9_[12]\,
      Q => src_buf2_1_fu_128(12),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf2_2_reg_711_reg_n_9_[13]\,
      Q => src_buf2_1_fu_128(13),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf2_2_reg_711_reg_n_9_[14]\,
      Q => src_buf2_1_fu_128(14),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf2_2_reg_711_reg_n_9_[15]\,
      Q => src_buf2_1_fu_128(15),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => m2_val(0),
      Q => src_buf2_1_fu_128(16),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => m2_val(1),
      Q => src_buf2_1_fu_128(17),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => m2_val(2),
      Q => src_buf2_1_fu_128(18),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => m2_val(3),
      Q => src_buf2_1_fu_128(19),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf2_2_reg_711_reg_n_9_[1]\,
      Q => src_buf2_1_fu_128(1),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => m2_val(4),
      Q => src_buf2_1_fu_128(20),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => m2_val(5),
      Q => src_buf2_1_fu_128(21),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => m2_val(6),
      Q => src_buf2_1_fu_128(22),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => m2_val(7),
      Q => src_buf2_1_fu_128(23),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf2_2_reg_711_reg_n_9_[2]\,
      Q => src_buf2_1_fu_128(2),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf2_2_reg_711_reg_n_9_[3]\,
      Q => src_buf2_1_fu_128(3),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf2_2_reg_711_reg_n_9_[4]\,
      Q => src_buf2_1_fu_128(4),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf2_2_reg_711_reg_n_9_[5]\,
      Q => src_buf2_1_fu_128(5),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf2_2_reg_711_reg_n_9_[6]\,
      Q => src_buf2_1_fu_128(6),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf2_2_reg_711_reg_n_9_[7]\,
      Q => src_buf2_1_fu_128(7),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf2_2_reg_711_reg_n_9_[8]\,
      Q => src_buf2_1_fu_128(8),
      R => src_buf1_1_fu_132
    );
\src_buf2_1_fu_128_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf2_2_reg_711_reg_n_9_[9]\,
      Q => src_buf2_1_fu_128(9),
      R => src_buf1_1_fu_132
    );
\src_buf2_2_reg_711_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(0),
      Q => \src_buf2_2_reg_711_reg_n_9_[0]\,
      R => '0'
    );
\src_buf2_2_reg_711_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(10),
      Q => \src_buf2_2_reg_711_reg_n_9_[10]\,
      R => '0'
    );
\src_buf2_2_reg_711_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(11),
      Q => \src_buf2_2_reg_711_reg_n_9_[11]\,
      R => '0'
    );
\src_buf2_2_reg_711_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(12),
      Q => \src_buf2_2_reg_711_reg_n_9_[12]\,
      R => '0'
    );
\src_buf2_2_reg_711_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(13),
      Q => \src_buf2_2_reg_711_reg_n_9_[13]\,
      R => '0'
    );
\src_buf2_2_reg_711_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(14),
      Q => \src_buf2_2_reg_711_reg_n_9_[14]\,
      R => '0'
    );
\src_buf2_2_reg_711_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(15),
      Q => \src_buf2_2_reg_711_reg_n_9_[15]\,
      R => '0'
    );
\src_buf2_2_reg_711_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(16),
      Q => m2_val(0),
      R => '0'
    );
\src_buf2_2_reg_711_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(17),
      Q => m2_val(1),
      R => '0'
    );
\src_buf2_2_reg_711_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(18),
      Q => m2_val(2),
      R => '0'
    );
\src_buf2_2_reg_711_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(19),
      Q => m2_val(3),
      R => '0'
    );
\src_buf2_2_reg_711_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(1),
      Q => \src_buf2_2_reg_711_reg_n_9_[1]\,
      R => '0'
    );
\src_buf2_2_reg_711_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(20),
      Q => m2_val(4),
      R => '0'
    );
\src_buf2_2_reg_711_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(21),
      Q => m2_val(5),
      R => '0'
    );
\src_buf2_2_reg_711_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(22),
      Q => m2_val(6),
      R => '0'
    );
\src_buf2_2_reg_711_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(23),
      Q => m2_val(7),
      R => '0'
    );
\src_buf2_2_reg_711_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(2),
      Q => \src_buf2_2_reg_711_reg_n_9_[2]\,
      R => '0'
    );
\src_buf2_2_reg_711_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(3),
      Q => \src_buf2_2_reg_711_reg_n_9_[3]\,
      R => '0'
    );
\src_buf2_2_reg_711_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(4),
      Q => \src_buf2_2_reg_711_reg_n_9_[4]\,
      R => '0'
    );
\src_buf2_2_reg_711_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(5),
      Q => \src_buf2_2_reg_711_reg_n_9_[5]\,
      R => '0'
    );
\src_buf2_2_reg_711_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(6),
      Q => \src_buf2_2_reg_711_reg_n_9_[6]\,
      R => '0'
    );
\src_buf2_2_reg_711_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(7),
      Q => \src_buf2_2_reg_711_reg_n_9_[7]\,
      R => '0'
    );
\src_buf2_2_reg_711_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(8),
      Q => \src_buf2_2_reg_711_reg_n_9_[8]\,
      R => '0'
    );
\src_buf2_2_reg_711_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf2_2_reg_711_reg[23]_0\(9),
      Q => \src_buf2_2_reg_711_reg_n_9_[9]\,
      R => '0'
    );
\src_buf2_fu_112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(0),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(0),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(10),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(10),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(11),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(11),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(12),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(12),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(13),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(13),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(14),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(14),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(15),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(15),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(16),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(16),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(17),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(17),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(18),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(18),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(19),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(19),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(1),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(1),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(20),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(20),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(21),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(21),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(22),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(22),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(23),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(23),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(2),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(2),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(3),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(3),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(4),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(4),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(5),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(5),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(6),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(6),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(7),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(7),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(8),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(8),
      R => src_buf1_1_fu_132
    );
\src_buf2_fu_112_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf2_1_fu_128(9),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(9),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(0),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(0),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(10),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(10),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(11),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(11),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(12),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(12),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(13),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(13),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(14),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(14),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(15),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(15),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(16),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(16),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(17),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(17),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(18),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(18),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(19),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(19),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(1),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(1),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(20),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(20),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(21),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(21),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(22),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(22),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(23),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(23),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(2),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(2),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(3),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(3),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(4),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(4),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(5),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(5),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(6),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(6),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(7),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(7),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(8),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(8),
      R => src_buf1_1_fu_132
    );
\src_buf3_1_fu_116_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => src_buf3_fu_136(9),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(9),
      R => src_buf1_1_fu_132
    );
\src_buf3_2_reg_717_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(0),
      Q => \src_buf3_2_reg_717_reg_n_9_[0]\,
      R => '0'
    );
\src_buf3_2_reg_717_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(10),
      Q => \src_buf3_2_reg_717_reg_n_9_[10]\,
      R => '0'
    );
\src_buf3_2_reg_717_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(11),
      Q => \src_buf3_2_reg_717_reg_n_9_[11]\,
      R => '0'
    );
\src_buf3_2_reg_717_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(12),
      Q => \src_buf3_2_reg_717_reg_n_9_[12]\,
      R => '0'
    );
\src_buf3_2_reg_717_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(13),
      Q => \src_buf3_2_reg_717_reg_n_9_[13]\,
      R => '0'
    );
\src_buf3_2_reg_717_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(14),
      Q => \src_buf3_2_reg_717_reg_n_9_[14]\,
      R => '0'
    );
\src_buf3_2_reg_717_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(15),
      Q => \src_buf3_2_reg_717_reg_n_9_[15]\,
      R => '0'
    );
\src_buf3_2_reg_717_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(16),
      Q => b2_val(0),
      R => '0'
    );
\src_buf3_2_reg_717_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(17),
      Q => b2_val(1),
      R => '0'
    );
\src_buf3_2_reg_717_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(18),
      Q => b2_val(2),
      R => '0'
    );
\src_buf3_2_reg_717_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(19),
      Q => b2_val(3),
      R => '0'
    );
\src_buf3_2_reg_717_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(1),
      Q => \src_buf3_2_reg_717_reg_n_9_[1]\,
      R => '0'
    );
\src_buf3_2_reg_717_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(20),
      Q => b2_val(4),
      R => '0'
    );
\src_buf3_2_reg_717_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(21),
      Q => b2_val(5),
      R => '0'
    );
\src_buf3_2_reg_717_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(22),
      Q => b2_val(6),
      R => '0'
    );
\src_buf3_2_reg_717_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(23),
      Q => b2_val(7),
      R => '0'
    );
\src_buf3_2_reg_717_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(2),
      Q => \src_buf3_2_reg_717_reg_n_9_[2]\,
      R => '0'
    );
\src_buf3_2_reg_717_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(3),
      Q => \src_buf3_2_reg_717_reg_n_9_[3]\,
      R => '0'
    );
\src_buf3_2_reg_717_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(4),
      Q => \src_buf3_2_reg_717_reg_n_9_[4]\,
      R => '0'
    );
\src_buf3_2_reg_717_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(5),
      Q => \src_buf3_2_reg_717_reg_n_9_[5]\,
      R => '0'
    );
\src_buf3_2_reg_717_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(6),
      Q => \src_buf3_2_reg_717_reg_n_9_[6]\,
      R => '0'
    );
\src_buf3_2_reg_717_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(7),
      Q => \src_buf3_2_reg_717_reg_n_9_[7]\,
      R => '0'
    );
\src_buf3_2_reg_717_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(8),
      Q => \src_buf3_2_reg_717_reg_n_9_[8]\,
      R => '0'
    );
\src_buf3_2_reg_717_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_reg_7050,
      D => \src_buf3_2_reg_717_reg[23]_0\(9),
      Q => \src_buf3_2_reg_717_reg_n_9_[9]\,
      R => '0'
    );
\src_buf3_3_reg_729[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888AAAA00000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_n_9\,
      I2 => p_dstgy_data_full_n,
      I3 => p_dstgx_data_full_n,
      I4 => ap_enable_reg_pp0_iter6,
      I5 => \^cmp_i_i603_i_reg_614_reg[0]\,
      O => p_3_in
    );
\src_buf3_3_reg_729_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_136(0),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(0),
      R => '0'
    );
\src_buf3_3_reg_729_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_136(10),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(10),
      R => '0'
    );
\src_buf3_3_reg_729_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_136(11),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(11),
      R => '0'
    );
\src_buf3_3_reg_729_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_136(12),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(12),
      R => '0'
    );
\src_buf3_3_reg_729_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_136(13),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(13),
      R => '0'
    );
\src_buf3_3_reg_729_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_136(14),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(14),
      R => '0'
    );
\src_buf3_3_reg_729_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_136(15),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(15),
      R => '0'
    );
\src_buf3_3_reg_729_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_136(16),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(16),
      R => '0'
    );
\src_buf3_3_reg_729_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_136(17),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(17),
      R => '0'
    );
\src_buf3_3_reg_729_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_136(18),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(18),
      R => '0'
    );
\src_buf3_3_reg_729_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_136(19),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(19),
      R => '0'
    );
\src_buf3_3_reg_729_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_136(1),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(1),
      R => '0'
    );
\src_buf3_3_reg_729_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_136(20),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(20),
      R => '0'
    );
\src_buf3_3_reg_729_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_136(21),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(21),
      R => '0'
    );
\src_buf3_3_reg_729_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_136(22),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(22),
      R => '0'
    );
\src_buf3_3_reg_729_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_136(23),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(23),
      R => '0'
    );
\src_buf3_3_reg_729_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_136(2),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(2),
      R => '0'
    );
\src_buf3_3_reg_729_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_136(3),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(3),
      R => '0'
    );
\src_buf3_3_reg_729_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_136(4),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(4),
      R => '0'
    );
\src_buf3_3_reg_729_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_136(5),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(5),
      R => '0'
    );
\src_buf3_3_reg_729_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_136(6),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(6),
      R => '0'
    );
\src_buf3_3_reg_729_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_136(7),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(7),
      R => '0'
    );
\src_buf3_3_reg_729_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_136(8),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(8),
      R => '0'
    );
\src_buf3_3_reg_729_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => src_buf3_fu_136(9),
      Q => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(9),
      R => '0'
    );
\src_buf3_fu_136_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf3_2_reg_717_reg_n_9_[0]\,
      Q => src_buf3_fu_136(0),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf3_2_reg_717_reg_n_9_[10]\,
      Q => src_buf3_fu_136(10),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf3_2_reg_717_reg_n_9_[11]\,
      Q => src_buf3_fu_136(11),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf3_2_reg_717_reg_n_9_[12]\,
      Q => src_buf3_fu_136(12),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf3_2_reg_717_reg_n_9_[13]\,
      Q => src_buf3_fu_136(13),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf3_2_reg_717_reg_n_9_[14]\,
      Q => src_buf3_fu_136(14),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf3_2_reg_717_reg_n_9_[15]\,
      Q => src_buf3_fu_136(15),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => b2_val(0),
      Q => src_buf3_fu_136(16),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => b2_val(1),
      Q => src_buf3_fu_136(17),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => b2_val(2),
      Q => src_buf3_fu_136(18),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => b2_val(3),
      Q => src_buf3_fu_136(19),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf3_2_reg_717_reg_n_9_[1]\,
      Q => src_buf3_fu_136(1),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => b2_val(4),
      Q => src_buf3_fu_136(20),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => b2_val(5),
      Q => src_buf3_fu_136(21),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => b2_val(6),
      Q => src_buf3_fu_136(22),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => b2_val(7),
      Q => src_buf3_fu_136(23),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf3_2_reg_717_reg_n_9_[2]\,
      Q => src_buf3_fu_136(2),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf3_2_reg_717_reg_n_9_[3]\,
      Q => src_buf3_fu_136(3),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf3_2_reg_717_reg_n_9_[4]\,
      Q => src_buf3_fu_136(4),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf3_2_reg_717_reg_n_9_[5]\,
      Q => src_buf3_fu_136(5),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf3_2_reg_717_reg_n_9_[6]\,
      Q => src_buf3_fu_136(6),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf3_2_reg_717_reg_n_9_[7]\,
      Q => src_buf3_fu_136(7),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf3_2_reg_717_reg_n_9_[8]\,
      Q => src_buf3_fu_136(8),
      R => src_buf1_1_fu_132
    );
\src_buf3_fu_136_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_1_fu_1320_in,
      D => \src_buf3_2_reg_717_reg_n_9_[9]\,
      Q => src_buf3_fu_136(9),
      R => src_buf1_1_fu_132
    );
\trunc_ln433_reg_754[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(16),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(8),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(0),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf3_1_fu_116_reg[23]_0\(0)
    );
\trunc_ln433_reg_754[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(17),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(9),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(1),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf3_1_fu_116_reg[23]_0\(1)
    );
\trunc_ln433_reg_754[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(18),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(10),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(2),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf3_1_fu_116_reg[23]_0\(2)
    );
\trunc_ln433_reg_754[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(19),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(11),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(3),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf3_1_fu_116_reg[23]_0\(3)
    );
\trunc_ln433_reg_754[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(20),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(12),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(4),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf3_1_fu_116_reg[23]_0\(4)
    );
\trunc_ln433_reg_754[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(21),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(13),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(5),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf3_1_fu_116_reg[23]_0\(5)
    );
\trunc_ln433_reg_754[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(22),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(14),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(6),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf3_1_fu_116_reg[23]_0\(6)
    );
\trunc_ln433_reg_754[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(23),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(15),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_1_out(7),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf3_1_fu_116_reg[23]_0\(7)
    );
\trunc_ln435_reg_743[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(16),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(8),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(0),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf1_fu_108_reg[23]_0\(0)
    );
\trunc_ln435_reg_743[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(17),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(9),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(1),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf1_fu_108_reg[23]_0\(1)
    );
\trunc_ln435_reg_743[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(18),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(10),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(2),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf1_fu_108_reg[23]_0\(2)
    );
\trunc_ln435_reg_743[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(19),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(11),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(3),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf1_fu_108_reg[23]_0\(3)
    );
\trunc_ln435_reg_743[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(20),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(12),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(4),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf1_fu_108_reg[23]_0\(4)
    );
\trunc_ln435_reg_743[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(21),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(13),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(5),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf1_fu_108_reg[23]_0\(5)
    );
\trunc_ln435_reg_743[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(22),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(14),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(6),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf1_fu_108_reg[23]_0\(6)
    );
\trunc_ln435_reg_743[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(23),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(15),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_out(7),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf1_fu_108_reg[23]_0\(7)
    );
\trunc_ln436_reg_749[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(16),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(8),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(0),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf2_fu_112_reg[23]_0\(0)
    );
\trunc_ln436_reg_749[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(17),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(9),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(1),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf2_fu_112_reg[23]_0\(1)
    );
\trunc_ln436_reg_749[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(18),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(10),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(2),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf2_fu_112_reg[23]_0\(2)
    );
\trunc_ln436_reg_749[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(19),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(11),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(3),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf2_fu_112_reg[23]_0\(3)
    );
\trunc_ln436_reg_749[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(20),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(12),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(4),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf2_fu_112_reg[23]_0\(4)
    );
\trunc_ln436_reg_749[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(21),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(13),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(5),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf2_fu_112_reg[23]_0\(5)
    );
\trunc_ln436_reg_749[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(22),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(14),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(6),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf2_fu_112_reg[23]_0\(6)
    );
\trunc_ln436_reg_749[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(23),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(15),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf2_out(7),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf2_fu_112_reg[23]_0\(7)
    );
\trunc_ln438_reg_765[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(8),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(16),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(0),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf3_3_reg_729_reg[15]_0\(0)
    );
\trunc_ln438_reg_765[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(9),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(17),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(1),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf3_3_reg_729_reg[15]_0\(1)
    );
\trunc_ln438_reg_765[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(10),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(18),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(2),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf3_3_reg_729_reg[15]_0\(2)
    );
\trunc_ln438_reg_765[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(11),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(19),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(3),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf3_3_reg_729_reg[15]_0\(3)
    );
\trunc_ln438_reg_765[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(12),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(20),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(4),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf3_3_reg_729_reg[15]_0\(4)
    );
\trunc_ln438_reg_765[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(13),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(21),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(5),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf3_3_reg_729_reg[15]_0\(5)
    );
\trunc_ln438_reg_765[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(14),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(22),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(6),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf3_3_reg_729_reg[15]_0\(6)
    );
\trunc_ln438_reg_765[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(15),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(23),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf3_out(7),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf3_3_reg_729_reg[15]_0\(7)
    );
\trunc_ln441_reg_760[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(8),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(16),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(0),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf1_3_reg_723_reg[15]_0\(0)
    );
\trunc_ln441_reg_760[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(9),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(17),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(1),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf1_3_reg_723_reg[15]_0\(1)
    );
\trunc_ln441_reg_760[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(10),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(18),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(2),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf1_3_reg_723_reg[15]_0\(2)
    );
\trunc_ln441_reg_760[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(11),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(19),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(3),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf1_3_reg_723_reg[15]_0\(3)
    );
\trunc_ln441_reg_760[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(12),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(20),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(4),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf1_3_reg_723_reg[15]_0\(4)
    );
\trunc_ln441_reg_760[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(13),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(21),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(5),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf1_3_reg_723_reg[15]_0\(5)
    );
\trunc_ln441_reg_760[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(14),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(22),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(6),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf1_3_reg_723_reg[15]_0\(6)
    );
\trunc_ln441_reg_760[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0F0F0F0F0"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(15),
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(23),
      I2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_src_buf1_1_out(7),
      I3 => q_fu_80(1),
      I4 => q_fu_80(0),
      I5 => \trunc_ln438_reg_765_reg[0]\,
      O => \src_buf1_3_reg_723_reg[15]_0\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_xfMat2axis_8_0_2160_3840_1_s is
  port (
    img_out_TREADY_int_regslice : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read : out STD_LOGIC;
    xfMat2axis_8_0_2160_3840_1_U0_ap_done : out STD_LOGIC;
    \i_fu_62_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    mOutPtr17_out : out STD_LOGIC;
    mOutPtr0 : out STD_LOGIC;
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    mOutPtr17_out_0 : out STD_LOGIC;
    mOutPtr0_1 : out STD_LOGIC;
    img_out_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln106_fu_149_p2_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln106_fu_149_p2_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC;
    dst_1_data_empty_n : in STD_LOGIC;
    img_out_TREADY : in STD_LOGIC;
    dst_1_rows_channel_empty_n : in STD_LOGIC;
    dst_1_cols_channel_empty_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[3]_i_12_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[3]_i_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]_i_3_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mOutPtr_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    push : in STD_LOGIC;
    \mOutPtr_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    push_2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \sub13_reg_169_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \B_V_data_1_payload_B_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sel : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_xfMat2axis_8_0_2160_3840_1_s : entity is "sobel_accel_xfMat2axis_8_0_2160_3840_1_s";
end sobel_design_sobel_accel_0_0_sobel_accel_xfMat2axis_8_0_2160_3840_1_s;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_xfMat2axis_8_0_2160_3840_1_s is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ap_CS_fsm[3]_i_24_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_25_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_28_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_29_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_30_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_31_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_32_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_33_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_34_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_35_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_36_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_37_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_12_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_12_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_12_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_21_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_21_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_21_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_21_n_9\ : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm12_out : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal axi_last_reg_194 : STD_LOGIC;
  signal \flow_control_loop_pipe_sequential_init_U/ap_done_cache\ : STD_LOGIC;
  signal \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\ : STD_LOGIC;
  signal grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg : STD_LOGIC;
  signal i_1_reg_174 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i_fu_62[0]_i_3_n_9\ : STD_LOGIC;
  signal i_fu_62_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i_fu_62_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \i_fu_62_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \i_fu_62_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \i_fu_62_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \i_fu_62_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \i_fu_62_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \i_fu_62_reg[0]_i_2_n_16\ : STD_LOGIC;
  signal \i_fu_62_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \i_fu_62_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_62_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_62_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_62_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \i_fu_62_reg[4]_i_1_n_14\ : STD_LOGIC;
  signal \i_fu_62_reg[4]_i_1_n_15\ : STD_LOGIC;
  signal \i_fu_62_reg[4]_i_1_n_16\ : STD_LOGIC;
  signal \i_fu_62_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \i_fu_62_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_62_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_62_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_62_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \i_fu_62_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \i_fu_62_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \i_fu_62_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal icmp_ln106_fu_149_p2 : STD_LOGIC;
  signal \^img_out_tready_int_regslice\ : STD_LOGIC;
  signal j_fu_72 : STD_LOGIC;
  signal regslice_both_img_out_V_data_V_U_n_11 : STD_LOGIC;
  signal regslice_both_img_out_V_data_V_U_n_13 : STD_LOGIC;
  signal regslice_both_img_out_V_data_V_U_n_15 : STD_LOGIC;
  signal regslice_both_img_out_V_data_V_U_n_17 : STD_LOGIC;
  signal regslice_both_img_out_V_data_V_U_n_18 : STD_LOGIC;
  signal regslice_both_img_out_V_data_V_U_n_23 : STD_LOGIC;
  signal regslice_both_img_out_V_data_V_U_n_24 : STD_LOGIC;
  signal sub13_reg_169 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sub_reg_164 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^xfmat2axis_8_0_2160_3840_1_u0_dst_1_data_read\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[3]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_fu_62_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[3]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[3]_i_21\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_fu_62_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_62_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_62_reg[8]_i_1\ : label is 11;
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
  img_out_TREADY_int_regslice <= \^img_out_tready_int_regslice\;
  xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read <= \^xfmat2axis_8_0_2160_3840_1_u0_dst_1_data_read\;
\ap_CS_fsm[3]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => i_fu_62_reg(11),
      I1 => i_fu_62_reg(10),
      I2 => \ap_CS_fsm_reg[3]_i_12_0\(10),
      I3 => \ap_CS_fsm_reg[3]_i_12_0\(11),
      O => \ap_CS_fsm[3]_i_24_n_9\
    );
\ap_CS_fsm[3]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => i_fu_62_reg(9),
      I1 => i_fu_62_reg(8),
      I2 => \ap_CS_fsm_reg[3]_i_12_0\(8),
      I3 => \ap_CS_fsm_reg[3]_i_12_0\(9),
      O => \ap_CS_fsm[3]_i_25_n_9\
    );
\ap_CS_fsm[3]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => i_fu_62_reg(11),
      I1 => \ap_CS_fsm_reg[3]_i_12_0\(10),
      I2 => i_fu_62_reg(10),
      I3 => \ap_CS_fsm_reg[3]_i_12_0\(11),
      O => \ap_CS_fsm[3]_i_28_n_9\
    );
\ap_CS_fsm[3]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => i_fu_62_reg(9),
      I1 => \ap_CS_fsm_reg[3]_i_12_0\(8),
      I2 => i_fu_62_reg(8),
      I3 => \ap_CS_fsm_reg[3]_i_12_0\(9),
      O => \ap_CS_fsm[3]_i_29_n_9\
    );
\ap_CS_fsm[3]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => i_fu_62_reg(7),
      I1 => i_fu_62_reg(6),
      I2 => \ap_CS_fsm_reg[3]_i_12_0\(6),
      I3 => \ap_CS_fsm_reg[3]_i_12_0\(7),
      O => \ap_CS_fsm[3]_i_30_n_9\
    );
\ap_CS_fsm[3]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => i_fu_62_reg(5),
      I1 => i_fu_62_reg(4),
      I2 => \ap_CS_fsm_reg[3]_i_12_0\(4),
      I3 => \ap_CS_fsm_reg[3]_i_12_0\(5),
      O => \ap_CS_fsm[3]_i_31_n_9\
    );
\ap_CS_fsm[3]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => i_fu_62_reg(3),
      I1 => i_fu_62_reg(2),
      I2 => \ap_CS_fsm_reg[3]_i_12_0\(2),
      I3 => \ap_CS_fsm_reg[3]_i_12_0\(3),
      O => \ap_CS_fsm[3]_i_32_n_9\
    );
\ap_CS_fsm[3]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => i_fu_62_reg(1),
      I1 => i_fu_62_reg(0),
      I2 => \ap_CS_fsm_reg[3]_i_12_0\(0),
      I3 => \ap_CS_fsm_reg[3]_i_12_0\(1),
      O => \ap_CS_fsm[3]_i_33_n_9\
    );
\ap_CS_fsm[3]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => i_fu_62_reg(7),
      I1 => \ap_CS_fsm_reg[3]_i_12_0\(6),
      I2 => i_fu_62_reg(6),
      I3 => \ap_CS_fsm_reg[3]_i_12_0\(7),
      O => \ap_CS_fsm[3]_i_34_n_9\
    );
\ap_CS_fsm[3]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => i_fu_62_reg(5),
      I1 => \ap_CS_fsm_reg[3]_i_12_0\(4),
      I2 => i_fu_62_reg(4),
      I3 => \ap_CS_fsm_reg[3]_i_12_0\(5),
      O => \ap_CS_fsm[3]_i_35_n_9\
    );
\ap_CS_fsm[3]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => i_fu_62_reg(3),
      I1 => \ap_CS_fsm_reg[3]_i_12_0\(2),
      I2 => i_fu_62_reg(2),
      I3 => \ap_CS_fsm_reg[3]_i_12_0\(3),
      O => \ap_CS_fsm[3]_i_36_n_9\
    );
\ap_CS_fsm[3]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => i_fu_62_reg(1),
      I1 => \ap_CS_fsm_reg[3]_i_12_0\(0),
      I2 => i_fu_62_reg(0),
      I3 => \ap_CS_fsm_reg[3]_i_12_0\(1),
      O => \ap_CS_fsm[3]_i_37_n_9\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[3]_i_21_n_9\,
      CO(3) => \i_fu_62_reg[11]_0\(0),
      CO(2) => \ap_CS_fsm_reg[3]_i_12_n_10\,
      CO(1) => \ap_CS_fsm_reg[3]_i_12_n_11\,
      CO(0) => \ap_CS_fsm_reg[3]_i_12_n_12\,
      CYINIT => '0',
      DI(3 downto 2) => \ap_CS_fsm_reg[3]_i_3\(1 downto 0),
      DI(1) => \ap_CS_fsm[3]_i_24_n_9\,
      DI(0) => \ap_CS_fsm[3]_i_25_n_9\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \ap_CS_fsm_reg[3]_i_3_0\(1 downto 0),
      S(1) => \ap_CS_fsm[3]_i_28_n_9\,
      S(0) => \ap_CS_fsm[3]_i_29_n_9\
    );
\ap_CS_fsm_reg[3]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[3]_i_21_n_9\,
      CO(2) => \ap_CS_fsm_reg[3]_i_21_n_10\,
      CO(1) => \ap_CS_fsm_reg[3]_i_21_n_11\,
      CO(0) => \ap_CS_fsm_reg[3]_i_21_n_12\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[3]_i_30_n_9\,
      DI(2) => \ap_CS_fsm[3]_i_31_n_9\,
      DI(1) => \ap_CS_fsm[3]_i_32_n_9\,
      DI(0) => \ap_CS_fsm[3]_i_33_n_9\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_34_n_9\,
      S(2) => \ap_CS_fsm[3]_i_35_n_9\,
      S(1) => \ap_CS_fsm[3]_i_36_n_9\,
      S(0) => \ap_CS_fsm[3]_i_37_n_9\
    );
grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78: entity work.sobel_design_sobel_accel_0_0_sobel_accel_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi
     port map (
      CO(0) => icmp_ln106_fu_149_p2,
      D(0) => ap_NS_fsm(1),
      DI(1 downto 0) => DI(1 downto 0),
      E(0) => j_fu_72,
      Q(1) => \^q\(2),
      Q(0) => \^q\(0),
      S(1 downto 0) => S(1 downto 0),
      SR(0) => regslice_both_img_out_V_data_V_U_n_15,
      \ap_CS_fsm_reg[1]\ => regslice_both_img_out_V_data_V_U_n_17,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_done_cache_reg => regslice_both_img_out_V_data_V_U_n_23,
      ap_enable_reg_pp0_iter1_reg_0 => \^ap_enable_reg_pp0_iter1\,
      ap_enable_reg_pp0_iter1_reg_1(3 downto 0) => ap_enable_reg_pp0_iter1_reg(3 downto 0),
      ap_enable_reg_pp0_iter1_reg_2(3 downto 0) => ap_enable_reg_pp0_iter1_reg_0(3 downto 0),
      ap_enable_reg_pp0_iter1_reg_3 => regslice_both_img_out_V_data_V_U_n_18,
      ap_loop_init_int => \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_loop_init_int_reg => regslice_both_img_out_V_data_V_U_n_13,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_reg_194 => axi_last_reg_194,
      dst_1_cols_channel_empty_n => dst_1_cols_channel_empty_n,
      dst_1_data_empty_n => dst_1_data_empty_n,
      dst_1_rows_channel_empty_n => dst_1_rows_channel_empty_n,
      grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      \icmp_ln106_fu_149_p2_carry__2_0\(3 downto 0) => \icmp_ln106_fu_149_p2_carry__2\(3 downto 0),
      \icmp_ln106_fu_149_p2_carry__2_1\(3 downto 0) => \icmp_ln106_fu_149_p2_carry__2_0\(3 downto 0),
      icmp_ln111_1_fu_167_p2_carry_0(11 downto 0) => i_1_reg_174(11 downto 0),
      icmp_ln111_1_fu_167_p2_carry_1(11 downto 0) => sub13_reg_169(11 downto 0),
      \icmp_ln111_fu_161_p2_carry__1_0\(31 downto 0) => sub_reg_164(31 downto 0),
      \out\(11 downto 0) => \out\(11 downto 0)
    );
grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_img_out_V_data_V_U_n_24,
      Q => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      R => ap_rst_n_inv
    );
\i_1_reg_174_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_62_reg(0),
      Q => i_1_reg_174(0),
      R => '0'
    );
\i_1_reg_174_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_62_reg(10),
      Q => i_1_reg_174(10),
      R => '0'
    );
\i_1_reg_174_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_62_reg(11),
      Q => i_1_reg_174(11),
      R => '0'
    );
\i_1_reg_174_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_62_reg(1),
      Q => i_1_reg_174(1),
      R => '0'
    );
\i_1_reg_174_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_62_reg(2),
      Q => i_1_reg_174(2),
      R => '0'
    );
\i_1_reg_174_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_62_reg(3),
      Q => i_1_reg_174(3),
      R => '0'
    );
\i_1_reg_174_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_62_reg(4),
      Q => i_1_reg_174(4),
      R => '0'
    );
\i_1_reg_174_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_62_reg(5),
      Q => i_1_reg_174(5),
      R => '0'
    );
\i_1_reg_174_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_62_reg(6),
      Q => i_1_reg_174(6),
      R => '0'
    );
\i_1_reg_174_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_62_reg(7),
      Q => i_1_reg_174(7),
      R => '0'
    );
\i_1_reg_174_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_62_reg(8),
      Q => i_1_reg_174(8),
      R => '0'
    );
\i_1_reg_174_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_62_reg(9),
      Q => i_1_reg_174(9),
      R => '0'
    );
\i_fu_62[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_62_reg(0),
      O => \i_fu_62[0]_i_3_n_9\
    );
\i_fu_62_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_62_reg[0]_i_2_n_16\,
      Q => i_fu_62_reg(0),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_fu_62_reg[0]_i_2_n_9\,
      CO(2) => \i_fu_62_reg[0]_i_2_n_10\,
      CO(1) => \i_fu_62_reg[0]_i_2_n_11\,
      CO(0) => \i_fu_62_reg[0]_i_2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_fu_62_reg[0]_i_2_n_13\,
      O(2) => \i_fu_62_reg[0]_i_2_n_14\,
      O(1) => \i_fu_62_reg[0]_i_2_n_15\,
      O(0) => \i_fu_62_reg[0]_i_2_n_16\,
      S(3 downto 1) => i_fu_62_reg(3 downto 1),
      S(0) => \i_fu_62[0]_i_3_n_9\
    );
\i_fu_62_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_62_reg[8]_i_1_n_14\,
      Q => i_fu_62_reg(10),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_62_reg[8]_i_1_n_13\,
      Q => i_fu_62_reg(11),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_62_reg[0]_i_2_n_15\,
      Q => i_fu_62_reg(1),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_62_reg[0]_i_2_n_14\,
      Q => i_fu_62_reg(2),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_62_reg[0]_i_2_n_13\,
      Q => i_fu_62_reg(3),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_62_reg[4]_i_1_n_16\,
      Q => i_fu_62_reg(4),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_62_reg[0]_i_2_n_9\,
      CO(3) => \i_fu_62_reg[4]_i_1_n_9\,
      CO(2) => \i_fu_62_reg[4]_i_1_n_10\,
      CO(1) => \i_fu_62_reg[4]_i_1_n_11\,
      CO(0) => \i_fu_62_reg[4]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_62_reg[4]_i_1_n_13\,
      O(2) => \i_fu_62_reg[4]_i_1_n_14\,
      O(1) => \i_fu_62_reg[4]_i_1_n_15\,
      O(0) => \i_fu_62_reg[4]_i_1_n_16\,
      S(3 downto 0) => i_fu_62_reg(7 downto 4)
    );
\i_fu_62_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_62_reg[4]_i_1_n_15\,
      Q => i_fu_62_reg(5),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_62_reg[4]_i_1_n_14\,
      Q => i_fu_62_reg(6),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_62_reg[4]_i_1_n_13\,
      Q => i_fu_62_reg(7),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_62_reg[8]_i_1_n_16\,
      Q => i_fu_62_reg(8),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_62_reg[4]_i_1_n_9\,
      CO(3) => \NLW_i_fu_62_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \i_fu_62_reg[8]_i_1_n_10\,
      CO(1) => \i_fu_62_reg[8]_i_1_n_11\,
      CO(0) => \i_fu_62_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_62_reg[8]_i_1_n_13\,
      O(2) => \i_fu_62_reg[8]_i_1_n_14\,
      O(1) => \i_fu_62_reg[8]_i_1_n_15\,
      O(0) => \i_fu_62_reg[8]_i_1_n_16\,
      S(3 downto 0) => i_fu_62_reg(11 downto 8)
    );
\i_fu_62_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_62_reg[8]_i_1_n_15\,
      Q => i_fu_62_reg(9),
      R => ap_NS_fsm12_out
    );
regslice_both_img_out_V_data_V_U: entity work.\sobel_design_sobel_accel_0_0_sobel_accel_regslice_both__parameterized2\
     port map (
      \B_V_data_1_payload_B_reg[7]_0\(7 downto 0) => \B_V_data_1_payload_B_reg[7]\(7 downto 0),
      \B_V_data_1_state_reg[0]_0\ => \B_V_data_1_state_reg[0]\,
      \B_V_data_1_state_reg[1]_0\ => \^img_out_tready_int_regslice\,
      \B_V_data_1_state_reg[1]_1\ => regslice_both_img_out_V_data_V_U_n_17,
      \B_V_data_1_state_reg[1]_2\ => \^ap_enable_reg_pp0_iter1\,
      CO(0) => icmp_ln106_fu_149_p2,
      D(2 downto 1) => ap_NS_fsm(3 downto 2),
      D(0) => ap_NS_fsm(0),
      E(0) => j_fu_72,
      Q(3) => ap_CS_fsm_state4,
      Q(2 downto 0) => \^q\(2 downto 0),
      SR(0) => regslice_both_img_out_V_data_V_U_n_15,
      \ap_CS_fsm_reg[1]\ => regslice_both_img_out_V_data_V_U_n_24,
      \ap_CS_fsm_reg[2]\ => regslice_both_img_out_V_data_V_U_n_11,
      \ap_CS_fsm_reg[2]_0\ => regslice_both_img_out_V_data_V_U_n_18,
      \ap_CS_fsm_reg[2]_1\(0) => CO(0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_loop_init_int => \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => regslice_both_img_out_V_data_V_U_n_13,
      ap_rst_n_inv => ap_rst_n_inv,
      dst_1_cols_channel_empty_n => dst_1_cols_channel_empty_n,
      dst_1_data_empty_n => dst_1_data_empty_n,
      dst_1_rows_channel_empty_n => dst_1_rows_channel_empty_n,
      empty_n_reg => empty_n_reg,
      empty_n_reg_0 => empty_n_reg_0,
      grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg => regslice_both_img_out_V_data_V_U_n_23,
      img_out_TDATA(7 downto 0) => img_out_TDATA(7 downto 0),
      img_out_TREADY => img_out_TREADY,
      mOutPtr0 => mOutPtr0,
      mOutPtr0_1 => mOutPtr0_1,
      mOutPtr17_out => mOutPtr17_out,
      mOutPtr17_out_0 => mOutPtr17_out_0,
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      \mOutPtr_reg[0]_0\ => \mOutPtr_reg[0]_0\,
      \mOutPtr_reg[0]_1\(0) => \mOutPtr_reg[0]_1\(0),
      \mOutPtr_reg[0]_2\(0) => \mOutPtr_reg[0]_2\(0),
      push => push,
      push_2 => push_2,
      xfMat2axis_8_0_2160_3840_1_U0_ap_done => xfMat2axis_8_0_2160_3840_1_U0_ap_done,
      xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read => \^xfmat2axis_8_0_2160_3840_1_u0_dst_1_data_read\
    );
regslice_both_img_out_V_last_V_U: entity work.\sobel_design_sobel_accel_0_0_sobel_accel_regslice_both__parameterized1\
     port map (
      B_V_data_1_sel_wr_reg_0 => \^ap_enable_reg_pp0_iter1\,
      \B_V_data_1_state_reg[1]_0\ => regslice_both_img_out_V_data_V_U_n_11,
      Q(0) => \^q\(2),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_reg_194 => axi_last_reg_194,
      dst_1_data_empty_n => dst_1_data_empty_n,
      img_out_TLAST(0) => img_out_TLAST(0),
      img_out_TREADY => img_out_TREADY,
      img_out_TREADY_int_regslice => \^img_out_tready_int_regslice\,
      xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read => \^xfmat2axis_8_0_2160_3840_1_u0_dst_1_data_read\
    );
\sub13_reg_169_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[11]_0\(0),
      Q => sub13_reg_169(0),
      R => '0'
    );
\sub13_reg_169_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[11]_0\(10),
      Q => sub13_reg_169(10),
      R => '0'
    );
\sub13_reg_169_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[11]_0\(11),
      Q => sub13_reg_169(11),
      R => '0'
    );
\sub13_reg_169_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[11]_0\(1),
      Q => sub13_reg_169(1),
      R => '0'
    );
\sub13_reg_169_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[11]_0\(2),
      Q => sub13_reg_169(2),
      R => '0'
    );
\sub13_reg_169_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[11]_0\(3),
      Q => sub13_reg_169(3),
      R => '0'
    );
\sub13_reg_169_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[11]_0\(4),
      Q => sub13_reg_169(4),
      R => '0'
    );
\sub13_reg_169_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[11]_0\(5),
      Q => sub13_reg_169(5),
      R => '0'
    );
\sub13_reg_169_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[11]_0\(6),
      Q => sub13_reg_169(6),
      R => '0'
    );
\sub13_reg_169_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[11]_0\(7),
      Q => sub13_reg_169(7),
      R => '0'
    );
\sub13_reg_169_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[11]_0\(8),
      Q => sub13_reg_169(8),
      R => '0'
    );
\sub13_reg_169_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[11]_0\(9),
      Q => sub13_reg_169(9),
      R => '0'
    );
\sub_reg_164[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(0),
      I1 => dst_1_cols_channel_empty_n,
      I2 => dst_1_rows_channel_empty_n,
      O => ap_NS_fsm12_out
    );
\sub_reg_164_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(0),
      Q => sub_reg_164(0),
      R => '0'
    );
\sub_reg_164_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(10),
      Q => sub_reg_164(10),
      R => '0'
    );
\sub_reg_164_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(11),
      Q => sub_reg_164(11),
      R => '0'
    );
\sub_reg_164_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(12),
      Q => sub_reg_164(12),
      R => '0'
    );
\sub_reg_164_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(13),
      Q => sub_reg_164(13),
      R => '0'
    );
\sub_reg_164_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(14),
      Q => sub_reg_164(14),
      R => '0'
    );
\sub_reg_164_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(15),
      Q => sub_reg_164(15),
      R => '0'
    );
\sub_reg_164_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(16),
      Q => sub_reg_164(16),
      R => '0'
    );
\sub_reg_164_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(17),
      Q => sub_reg_164(17),
      R => '0'
    );
\sub_reg_164_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(18),
      Q => sub_reg_164(18),
      R => '0'
    );
\sub_reg_164_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(19),
      Q => sub_reg_164(19),
      R => '0'
    );
\sub_reg_164_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(1),
      Q => sub_reg_164(1),
      R => '0'
    );
\sub_reg_164_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(20),
      Q => sub_reg_164(20),
      R => '0'
    );
\sub_reg_164_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(21),
      Q => sub_reg_164(21),
      R => '0'
    );
\sub_reg_164_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(22),
      Q => sub_reg_164(22),
      R => '0'
    );
\sub_reg_164_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(23),
      Q => sub_reg_164(23),
      R => '0'
    );
\sub_reg_164_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(24),
      Q => sub_reg_164(24),
      R => '0'
    );
\sub_reg_164_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(25),
      Q => sub_reg_164(25),
      R => '0'
    );
\sub_reg_164_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(26),
      Q => sub_reg_164(26),
      R => '0'
    );
\sub_reg_164_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(27),
      Q => sub_reg_164(27),
      R => '0'
    );
\sub_reg_164_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(28),
      Q => sub_reg_164(28),
      R => '0'
    );
\sub_reg_164_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(29),
      Q => sub_reg_164(29),
      R => '0'
    );
\sub_reg_164_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(2),
      Q => sub_reg_164(2),
      R => '0'
    );
\sub_reg_164_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(30),
      Q => sub_reg_164(30),
      R => '0'
    );
\sub_reg_164_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(31),
      Q => sub_reg_164(31),
      R => '0'
    );
\sub_reg_164_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(3),
      Q => sub_reg_164(3),
      R => '0'
    );
\sub_reg_164_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(4),
      Q => sub_reg_164(4),
      R => '0'
    );
\sub_reg_164_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(5),
      Q => sub_reg_164(5),
      R => '0'
    );
\sub_reg_164_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(6),
      Q => sub_reg_164(6),
      R => '0'
    );
\sub_reg_164_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(7),
      Q => sub_reg_164(7),
      R => '0'
    );
\sub_reg_164_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(8),
      Q => sub_reg_164(8),
      R => '0'
    );
\sub_reg_164_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(9),
      Q => sub_reg_164(9),
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
P3MpRSaIJweabAL+7u+Fz7xhZbloIYwgBSk7v0HeDosX5tbm5oTeHFTHumZ+GbN8p1+IgWo0UThp
WdTtaXunP+zbvmkc4vIj2gcO2CNpo8cePcGSYhYd6XK62oY/3ZJACaoEWhFgsIZiQxS0L4IgYkVW
dr8Pe59bXFPXbgvbMYE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
vzSFjgaZN+/0dcoOUPyaPxjX2dO9UeXzB7wMdKSC08TfCClOqQo+cYSn6RjlMfeQHjy87StG6fKn
vbNQ38X75aZEMH53zj79492fgPf1U1ekebBeiWc7Hz/MpY8gcgk3zPbd74F/iiqd74KdyuiDCG1f
pLLwhPOjW2vL4wbrk3lYzSPETriQBkEEmZamaryZaWyC3W/d1z/jcIr+le2bHSdSmEJcpOz1SQNI
xJeu7HwVfN0XyvfCcoVG4JSwv1nBrC5JfjmO/mElHKkwXC+RS8MvkIKoTAoggz3Tz+NtC+UKwvEv
Aq7K0MiZk5QWeRCbFlEwNT8OxuS1ENcrV/aMDQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jlgKPqWPbSNipbOPn8lu/KaHftQgf03S+T8cHGgkncOebH1PsFpwrLodQ7eFAjHDgwwOZyyVwZNJ
MPfD296myhQihNCReBBguV+XkVfxxwbT7EmscuyetqKsGGrZTxIrOw/LRuc568zgr8YWfceFivHq
9ianEmBmw2+mlQ9EII0=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YwUhyV17kwZLuXGky8ffva578ls6MMeDHpamuxROJ+FI5k7tyHm0jX30oRMaPwCW0ysjeztMa6HG
HNUTa9JjxgskazHcH0Sz8ufGGwkf8i2FaI/JQk3AHFysF8C1mvzLWywk/Gp+uqpHyT51euKqW6Pd
XcMAe2U7iBv7cSu/Fsyx8sQvyvO5Kz6PI3/wWWtQwszG5T0bCpkeMPaJy8Bhl/EOcgzQhthJbK0D
jC8DKixtC3wdfz1r/6/RqyJY4MMrP4weX02A4l2fdE55lWxK7nReMoC1QjcPIzQ+EVubUA2r+eWO
yW/gjq4T9QZFsKdyKe247ytZj3cVMsX13iyObg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
d9LQIZLZiqCzsAdbgc3q70D6JAx3iFNU4XAPi3DoZgcEy7hy/57Nz0AeRaiLGkM1cyMlFqegAjdj
ZxRZKJFB1msP0D9d9A+akrHfR4d3+ocVPm/YxkIeAlXlRA8Exd8AQL6ZbY6whZ/qD6RtsB1Vc0Fg
3v55FLuhAFFShIvElH5+mgNY08JfpU0HThTBpvgnqgQqQC3YgZsR8c0XUQ1oa91GoftGRrVJaaRZ
/m4RYVc3UVoPfrn33bGARL8LJfVuYoj6CU7cjmJgtwr2gtyRpA8S75acr0+fEhdGAAoYtibbPXqS
YeMoFZ1vLBypegYgQ4Gwis6YGmOQf5xA0EWzIA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Dgmm86sWBI+qtVERbgOk8gfAmyW8D0wmNQbWgbih26pyAC5N0CC7tdJGkULnoeXp8N+ku0A5KnYU
wjWFW121G5BitiFm48r+mOd9/YeCLlvnasw3rSEqORiiPPtOIdkE7tzjrZCCy2bbpK26+rTeKa3P
7CFoFEELVlx6ChEQ2xofthHTJQNLLPhReR9ofyGWgkJ1/m00TXDbTsejQ54zfJEMwL1QtP+kBmVF
pcegNtHoDGBlQ1sIqaQjt+5XF19nbu1QJr1sZO3wuA+i1oKnoGNclHBfeVwPSVEkHJ1w8HiJwXAZ
8AX13+9XMnLyh+FmXL+/pj0fS/H/h5/vZBExbw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
VwxbY89a7QOZebPMPVuxbaX3AV7xdxnnz5RfSZX+b2jv1+nSNFBNUtQSsCXIxllsIVFomp58uZN4
l+vIc5DV/BbDuyIK1L1PvinS9JUW9frcwroJiZaN0az23iTtiPY4KsG0ytwBN7luDm8fVO+6AD+E
k/ikBIcJWYs87UQQ+d+uN6G12Yo5HMsanVKRZVqZvgqCvywMW6GYVaI1PYS1UhcNSO0ZY5zmQws2
oEVAUS5VEIHV4H/tVB3XwxQcD55v6zEqPKs+CYFtQOrpuro4U/TGKV7/JT+Tkkr6Y1AP3L55Gv2h
mYdv4bCfiVB4xTFZMyj39mBVKybyvK5nDetsZA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
EXDvJqjr6XWpksrH9h/nyutYf0lia/zUqKzypHS04UdNcC3L4VjAIJroxDgGq9qSEXi53tRod6Cp
Bcp+BMjfGRz+XcsfrFVjdz8ITGJHxvXS49eFsDkD9SLs8QENklUVsdjtc0T+TKx6FwXF8MyrNu08
OR6J24TVqh9OJ3XN6RWsFH9H4KwDphGizPvFa2rAkBYBwivOWrM4EfQJEStQNLAkykQAC3DDL5B5
SwfCcqFoicavbCCSlvGLoB1qfbwOnFUJE1xoArrRslpS7MXg93RrL7u4kFlwsqhXJILvwbKkpt+t
o9TkoIrvi4v48T/gxt8CwSSu6vzm5cVRz/KAu6AD36G+ZMCO5GoHRrJfmVSo4KSfp+01qr2ev+B3
QQ4fbedspuYlQAqTXrZpeMt1lrUdtNSCnZkq3LFzIZ2tof3d5OBJxMR2ASEfUkxu4g00c2vEXK+D
NRcFaxO5XRhiRKwtXzhoi4mnaU6UzM79VvE3/PZRzdb9aGh0KydxYYIn

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ag9qqdOrnJS8I8s2i72GsgjZhkGsIZAsL961p8s/FqICSpWp5jdFnqN5gmu+nwX363gkvhBk5d6N
jvdC25WkzA01X1ZBDkVamo/1hQr8SKkb11WFdb/Ny89SIWb9xqnxyZJjEPqhwEAFAZRmK+sASwb/
nvNjapvs7XgMOFnfhczYhWsYzJI3JmI/JPl+3du6PKLk+bOYbf/RS4mZ+9TlhX6QxdlZXfQvcdP9
OqK283777INDCL48RwVnohNX8JTVrFmIQNs0AMhtr1kVqEv/jr4SuFUfpEk3XnWNo2JWzrYguFe0
0Ndn5sC7g1ZJmZNcEAOXWZ/cukIqJR4uZoiMeA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
d5PHtmm7Mu0jldTJEYbSODuLOBwL1bMG/mnVWcH76lMMFLhCdDcu/Ti3w/f62t4zBMIg4LQtITeN
6QFYGJCo+g8PG3tx/7Qh3sCWECRCPB8ithpmUuOu6NzhMIBLo4O2mIBFHUldcYnGvrgFvTNdrqq5
D7llSPQHOW3VXFMUv+PxYHOzjukn9Btn541xzwXgnXa/DiUfqvUQaSBFPhPIE4LfRPsWJl+ZuLui
TfuQivlGti2hZTTjjI7bt4T94MGhrNOtrxYseSZ0ETXzxsOa6lPKVinFpn8DrUMAFU6/EbJ3ZFdn
cjsaxk8uxfeW8mENuMk149x6QcRd7ISMd61gpQ==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ZcaZbmOFPhrGdgFFvcUPtHeFtaSf/QU8dxBh3GSzM8FD2cJMJTuDwdKoj0axPf6aOyDVWeLBbHSu
5OOHxwuaHMKEzlx0+ZoIfdfNBaqc9aCGihvcReol/id09g6pwkG3ag9tymUNwud48bakiTbHX9cY
0cSgTKboGdlShNVXmLTlHUNJZpVECSZrazIVL8htQCW4AtiRaz+9yu/OJbMyoq0BnTufJHIBjGG1
Mm4JiD45mSP1clDtRcSzlc7jgaO6POb8HGCV5+ZwtXUC/MXElT7kcuZxIbJpiz1QsP+F8YrkgN1Z
J7oENLBpuhFC1LIYKZcNCpcAoj0zNxeIoRAehw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 3312)
`protect data_block
2OJF+ks/9DY5CWuQ2pG2XilEBeVox77XGrLJW6yjeOXtlU993xt2eKPxt5UHQqmMzSvbvl+W3VmC
KsZb2VOlFbSVb3Aw2dTM770uCUHPFlP5Fqz3bfgr7aZ9hITQOCt6VR/pUJjZxiFJkO3yZnEzg86T
EJqhzljgDOCIqTJYA5s42t2CQnbbqwIkrh7mOGgjHACCFLIz6gsveW7NlF0iwfoAi/cdoQY7auU/
ZQV0FWhzfZzIk2ll7Y6bqU6sjHGTbBDPJ1KKuojQrPj/ENBl6CVSCxWAknux2H//rTLtYLP00svs
2sKHGoYTKnJxZRmrCyjs5DpcFxkNnpUKZwcaO2H7DD0yHG7td6RYyObBWAxTEd+4MyFSYi5+yWFw
OIisqMQrkPAM2CVWg+QSE5vw0jQfq4eztxJ8qFvQUBDoHzkcpbHkspma51wzbcqGWajPFDvI98ro
dxPEDwMr/RFABdjfgMR7ixwlYR3gLwo5MJYhC2w+dKH53mMk7Xd8kjIJy5i74BDmowGqzvfxotoF
espF9kNeTC1YspX8CqoRlJfiaVQdFNmTz9TtedLrg/Go5qb9BL6bqbG5WdIx1Ftbn/nN3jcrpR/k
Rfiu/jfxtg2lSLLf4vf0En4fklDjwJYI0kE3RQ213isNQ45AguhI16OceVv7L+VlQw1lqtyy1+BH
LbaCJqKAz5AsEEgO6CkABjMiU+G62jMLT5s3kruxgS7v4CZIItjNuplrbesBiyUe2KRGIjqoAgOU
q1EQsGKej69fIVPURFRL9om+MXeRszJPTZAqV/os9bhyYhVw5EjktStNayUTSEhKlhDANAgRBCgq
PfWmkWM9Eo2CkxwLbiwIZcO68kV1C5Iu+UFQIolX54SbUBBL/eca5UXk4ipdEgxBrqvd/ErvK/tw
94uw6HLQ656Pm1Ogp1JbHFHapLu2unpRlk9jm2Xes20i7CBrpC/ym1gkRq1TBkrfSV5Dd9TX2t/P
c4rgskE8mugSaLWcrgdHCWz9O3giXY4RjH3wqpczEd7tBljmLXICFOR1pyLHU9v5nbivw+w4fvmp
49xmEtF2h7fy+nd66zWVSN7q+NjdBELy3IsWVm3z4xYYGdf09rU3BLls/yXWe8P+iBjcCTCvr7+K
8bEZpcSZX7c7XfyccYNlFXNzKgHme/7kuQ+co/tnbzimVpqGsNEo6R/1AL9KMZJkoNKwZftOnhJL
48u7crr5a43+yuwWrLxrfDJtQypHPpXoX9D9ZcYWqgK2TzG1fQyVo56d4SREjPz/SODQeiEQq64l
MNPEBkO78U84yVsvlK7opCcPDikaMP25u9bHImG8SeFQcb2RYYCdawZQJk+I0svDCuQmOvmNE/08
YupIuExSdrqoOMYGCTC/ZBTP5ZaEuuDRDHBpJ+bEFN3m1n86vffNdLdk2fNYhcYVcNxwphRltoXX
i5i8Rlydc2riCqL0Dt8v4RmpCPH9jmtcqGmguVtTJkWiFzdXnU3wP7RuzM/8NvCUgXhrMmt+d/gF
Fxu5WQkufgxQRwA9CIEFtO7airepDxW7Ev2BXFLP7FnSVBwsF0BSL65O/ejmkI7CK1fCn76Cf3/L
sGwooSDRjNOpr/9FrNxedY4kjy5trz0/Vom5KGJ6F5dEmzSUP6/obmiKgAbbOoAq103A+CED6+Vt
7DXOSSwZ6+vNtlYUyMa7CgAf6JPtXdXCYNfJUuSari1UNQO8C5OEcYxqAC1PLcUeH+F3BJwD8IV3
sHL3BvoG15LXJjZmihBLxEOgG+yPTAjamS1OwP0boXreA+6pd9GQ/VyEMIdIhSPX4TogiJp+gQGR
eTznLvo+vl9U1jns5wo+J0I6pzempY+4euLDFzevgLnaO8MDiFsZ9MSnkvRyFv9hEXvEDWtvZ9TC
KcVhlk7ckudEo0Lu70AYq15mWktliyGeH9x7uiZ5ffFTAeDhhtzhASh4OfnP5COBMF0XQOsyYRkN
C5EJFlW3LA7KBmly1ti05qHLmCO1T4t0sbIKkw2zj0C28y/WQUB6fsiyFVmxF/B1+Xuh6ucaAFgp
OT9zXXD1u95hMENclWJu409zVB1Z+ePGvPDZPptByB29oyMUSMCEXJj94GRhkn2+GarG9WD5pHKF
Yib9dh8C+LFoKQm+rxwHQY8gtxfyQ3rgYRF94BGmpUuSryADLie7e2pHJUuPZLEyH7/R5FBn6wgJ
dUYzMlPCr4U5BjNkctdukwLesDW5hk5TzdSEAJuNQ/dszW/bRQCLlIzfwpkcl1f0Q602JLG5DCOS
Otsy2WMF640w0ZZBCNDDi29sUjRKnCIZRKrnkvw4Ez4BKUYih5hpmoDrDW4+x6OppfibqufxVp4S
lXmXOeFGblMyjLL71b4U9SzpO9hhbb0n9OqE6DbGhSb99bfQTQZ1eubb2XRvmtwTRpKOE4xhk2xP
kW4LQ8M4a++fJb1CCRQUmgfakFPOUxPmsDsf607NMdX8MXAoeE5O2qSLMLaHApSz2s2+vP8P3Tie
rI+TG1y5kRanvfoqbJ/tkA6wY2g5Hih1jXKh1xfeKAuiksGSRbO6SaVunJQteiN2QryK2hqkAfsI
Ugpki6BuV1HtZsCnSWnGyL6yCv4KpH+lNc46hFFdaTvMwidXN2Mxk+BSQtEKS75HpW7vDNAkVLGo
Nmu1TcwMPruXRNAcNbQoK15fb8QBbEKWl1aiabMvaRwO23F9yGtHeh4+ZigaV/BrbSyN/XcRcpXm
UFPoOSvcrHBVpUw2QnrH6X0PN9QFLpdtV+mqAcONrihNUP3//Kf7T4O0w3LbL6mD4nGPLs6j2uz7
0k6U9s/cTUDtWWstTz6rhgECRkp079AfOhO2hYff+AkW3XcO04G7+KljT/UnZ+BIcys8VoZ787ba
4DIq6PzmfFbrHFYjDS9DvCyf6OTWYaQPVz0OeT/kXJBZk7Ks72jUbNlRwD3zmACS0he/ZpWXbnDG
A4uZoeNWWzOQNRfpZHZeNQ2NehaGILNAedO3HNcp9QbvYf3BvlovXl3/sSU2CLeZTZmPGWe9VLVb
YXvXJaHz+vq0pnBYmNtIhqRmMPXOh0JUewlRndr9RSkVf4cemh9aVI8yhLb1yIw52MNyKGeqw6OI
urbd/P3SK6djPH6Km8yXV/n9WLodJnGCRGg3b/YYLoeb8pMNNjscQdPszxbR3tnUJxcxmzxCCwjn
DRuyR0RVzG9m+i/Oveq6W7Le7AWYaN1KhVvuZzt2hrX2KBuK/6creftIP9SgIem6DYQfVvx3M+YN
uG4noDXq+X3vXOqNuPluzuwM5sf6X8p/xbmp75MIyQQ+wR0+6sTKXeQbCN8QcJnTF+UoTHGgaF9m
sg3jBJxsmZhWnSHoUiIW4lYH1A31utzgiHO5dCD5cMSF2vY0lWyvE3GDj9oKfVzyr7/TXsZZPp8N
jNRxYwaYnoNb7DVhNRJ+CRQ8xdtyA0eemUHwNNbTUaqXLg6qPmphqttfiM3qhzFu4VGCDWymtNV8
arU0yRROefMWn14NMKnBAwRQFs8zXVV8Azi3PoG6nImOUgPYVuolGm6gSXF4mQP4rhyVBLOhdgh4
QJP/avb4BU1nmIFj45+6OTkh3Ln8fup1raPQl40SHk7HcMR4f9yGtR5iRIt4M6XrSN7h615UiMag
VScf7X8TDuw25bY76elztYw7JW/HN+NId1jj7aZ+oPlXlzcq6jXTSp/6lpPpxqsGeRYDMTeQ8Mqg
BzKdcKu5UhFMRSooaTGfXdgI1CTsghUwVju2/d9qfmfPloEX9MBbsSfL9Gz7gP88mKyorxXt0NsU
1/uWicA6KkPiI+/+UfJePGaDEDfuB55brAXtdwxMKIqK6hIjQrjgArdTC1rdo3qth6rqhoyKRM1f
yD0cwRzs6qjHNNif1ejECOKoJXC12KG2MsDbc4UwNdh0hBtRIg4OzvBj4iXsOGmjm4IAr+dszjh2
bHshL1fPuI0MG7NG6dfwnbIkZs/JP61Dvo7EN12fVa6M/ujXO2Hba/HJo8NN9kl/IL2z1FmgJJVZ
rUx3iFT5t88ZcLLQKhSmHTYl2hEQHPUoTWYNHnoqD6RKUSD1f/iynDv+ww0v+xbaUZXNZ9HZUWud
RMgzEvFzBPE8s7C8S4kwDUfmMEbHI79xYyrlp1n5/xm6WvJcAzxhoFmzra6OctOVPU0cI3tVdGbf
tSqHL9yIgO8tdAUShs9z3NLqd5hPNAl7UPTVKhCpxBDKfbH1rGvp+nyplWxOpbbmetqL/8iQlNGm
TN1t0l8HhUxOAsWtKxZxXtmrFyiUw4/DTALpbE6u3Cz0+mI/MVv12xPDuYLTPcnbNbuo4t5ipEcJ
TfWYCQP88K4QWLHLHE2fWfWapACdzkaqnkziQXlnIhyHPv2DHulfKqRkcOnT+gYofdmHwmRP1Lqs
KPXh26hz
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s is
  port (
    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmp_i_i603_i_reg_614_reg[0]_0\ : out STD_LOGIC;
    \width_reg_68_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    ap_done_cache_0 : out STD_LOGIC;
    ap_done_cache_1 : out STD_LOGIC;
    ap_loop_init_int : out STD_LOGIC;
    \icmp_ln432_reg_739_pp0_iter1_reg_reg[0]\ : out STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg : out STD_LOGIC;
    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg : out STD_LOGIC;
    grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg : out STD_LOGIC;
    ap_loop_exit_ready_pp0_iter5_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \trunc_ln311_reg_594_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0\ : out STD_LOGIC;
    \cmp_i_i603_i_reg_614_reg[0]_1\ : out STD_LOGIC;
    \i_fu_76_reg[0]\ : out STD_LOGIC;
    \i_fu_76_reg[1]\ : out STD_LOGIC;
    \height_reg_73_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln311_reg_594_reg[0]_0\ : out STD_LOGIC;
    \trunc_ln311_reg_594_reg[0]_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GradientValuesY_reg_741_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pop : out STD_LOGIC;
    mOutPtr18_out : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    push : out STD_LOGIC;
    push_0 : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_done_cache_reg_1 : in STD_LOGIC;
    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_reg_0 : in STD_LOGIC;
    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0 : in STD_LOGIC;
    grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_mat_data_empty_n : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    \icmp_ln225_reg_682_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_dstgy_data_full_n : in STD_LOGIC;
    p_dstgx_data_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[8]_0\ : in STD_LOGIC;
    grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg : in STD_LOGIC;
    \cmp_i_i603_i_reg_614_reg[0]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n : in STD_LOGIC;
    in_mat_rows_c14_channel_empty_n : in STD_LOGIC;
    in_mat_cols_c15_channel_empty_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    in_mat_rows_c_empty_n : in STD_LOGIC;
    in_mat_cols_c_empty_n : in STD_LOGIC;
    Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start : in STD_LOGIC;
    Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read : in STD_LOGIC;
    d1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_2_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ref_tmp1_reg_775_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s : entity is "sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s";
end sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s is
  signal GradientValuesX_0_fu_86 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal GradientValuesY_0_fu_90 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ap_CS_fsm[0]_i_10_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_11_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_12_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_13_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_14_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_15_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_16_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_17_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_18_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_4_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_5_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_6_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_7__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_8_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_9_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__2_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_9_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_9_[3]\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal ap_NS_fsm12_out : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg\ : STD_LOGIC;
  signal bottom_1_fu_301_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal bottom_fu_82 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal buf_1_U_n_10 : STD_LOGIC;
  signal buf_1_U_n_9 : STD_LOGIC;
  signal buf_1_address1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal buf_1_q0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal buf_1_we1 : STD_LOGIC;
  signal buf_2_q0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal buf_address1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal buf_ce0 : STD_LOGIC;
  signal buf_ce1 : STD_LOGIC;
  signal buf_we1 : STD_LOGIC;
  signal cmp_i_i603_i_fu_372_p2 : STD_LOGIC;
  signal \cmp_i_i603_i_reg_614[0]_i_10_n_9\ : STD_LOGIC;
  signal \cmp_i_i603_i_reg_614[0]_i_11_n_9\ : STD_LOGIC;
  signal \cmp_i_i603_i_reg_614[0]_i_12_n_9\ : STD_LOGIC;
  signal \cmp_i_i603_i_reg_614[0]_i_13_n_9\ : STD_LOGIC;
  signal \cmp_i_i603_i_reg_614[0]_i_14_n_9\ : STD_LOGIC;
  signal \cmp_i_i603_i_reg_614[0]_i_15_n_9\ : STD_LOGIC;
  signal \cmp_i_i603_i_reg_614[0]_i_16_n_9\ : STD_LOGIC;
  signal \cmp_i_i603_i_reg_614[0]_i_17_n_9\ : STD_LOGIC;
  signal \cmp_i_i603_i_reg_614[0]_i_18_n_9\ : STD_LOGIC;
  signal \cmp_i_i603_i_reg_614[0]_i_3_n_9\ : STD_LOGIC;
  signal \cmp_i_i603_i_reg_614[0]_i_4_n_9\ : STD_LOGIC;
  signal \cmp_i_i603_i_reg_614[0]_i_5_n_9\ : STD_LOGIC;
  signal \cmp_i_i603_i_reg_614[0]_i_6_n_9\ : STD_LOGIC;
  signal \cmp_i_i603_i_reg_614[0]_i_7_n_9\ : STD_LOGIC;
  signal \cmp_i_i603_i_reg_614[0]_i_8_n_9\ : STD_LOGIC;
  signal \cmp_i_i603_i_reg_614[0]_i_9_n_9\ : STD_LOGIC;
  signal \^cmp_i_i603_i_reg_614_reg[0]_0\ : STD_LOGIC;
  signal \cmp_i_i603_i_reg_614_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \cmp_i_i603_i_reg_614_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \cmp_i_i603_i_reg_614_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \cmp_i_i603_i_reg_614_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \cmp_i_i603_i_reg_614_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \cmp_i_i603_i_reg_614_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \cmp_i_i603_i_reg_614_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_done : STD_LOGIC;
  signal \^grp_xfsobelfilter3x3_pipeline_clear_row_loop_fu_168_ap_start_reg\ : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesY_18_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^grp_xfsobelfilter3x3_pipeline_col_loop_fu_177_ap_start_reg\ : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_ce0 : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_we1 : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_13 : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_16 : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^grp_xfsobelfilter3x3_pipeline_vitis_loop_432_2_fu_205_ap_start_reg\ : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_n_17 : STD_LOGIC;
  signal \^height_reg_73_reg[13]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal lshr_ln434_fu_281_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lshr_ln435_fu_375_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lshr_ln436_fu_469_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lshr_ln439_fu_563_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lshr_ln441_fu_657_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mOutPtr[1]_i_5_n_9\ : STD_LOGIC;
  signal mid_1_fu_332_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mid_fu_78 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal q_fu_80 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \row_fu_70[0]_i_2_n_9\ : STD_LOGIC;
  signal row_fu_70_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \row_fu_70_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \row_fu_70_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \row_fu_70_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \row_fu_70_reg[0]_i_1_n_13\ : STD_LOGIC;
  signal \row_fu_70_reg[0]_i_1_n_14\ : STD_LOGIC;
  signal \row_fu_70_reg[0]_i_1_n_15\ : STD_LOGIC;
  signal \row_fu_70_reg[0]_i_1_n_16\ : STD_LOGIC;
  signal \row_fu_70_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \row_fu_70_reg[12]_i_1_n_16\ : STD_LOGIC;
  signal \row_fu_70_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \row_fu_70_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \row_fu_70_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \row_fu_70_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \row_fu_70_reg[4]_i_1_n_14\ : STD_LOGIC;
  signal \row_fu_70_reg[4]_i_1_n_15\ : STD_LOGIC;
  signal \row_fu_70_reg[4]_i_1_n_16\ : STD_LOGIC;
  signal \row_fu_70_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \row_fu_70_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \row_fu_70_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \row_fu_70_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \row_fu_70_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \row_fu_70_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \row_fu_70_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \row_fu_70_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \row_fu_70_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal row_ind_1_fu_378_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal row_ind_fu_660_in : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \row_ind_fu_66[12]_i_2_n_9\ : STD_LOGIC;
  signal \row_ind_fu_66[12]_i_4_n_9\ : STD_LOGIC;
  signal \row_ind_fu_66[12]_i_5_n_9\ : STD_LOGIC;
  signal \row_ind_fu_66[12]_i_6_n_9\ : STD_LOGIC;
  signal \row_ind_fu_66[1]_i_1_n_9\ : STD_LOGIC;
  signal \row_ind_fu_66_reg[12]_i_3_n_10\ : STD_LOGIC;
  signal \row_ind_fu_66_reg[12]_i_3_n_11\ : STD_LOGIC;
  signal \row_ind_fu_66_reg[12]_i_3_n_12\ : STD_LOGIC;
  signal \row_ind_fu_66_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \row_ind_fu_66_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \row_ind_fu_66_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \row_ind_fu_66_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \row_ind_fu_66_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \row_ind_fu_66_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \row_ind_fu_66_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \row_ind_fu_66_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[0]\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[10]\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[11]\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[12]\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[1]\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[2]\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[3]\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[4]\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[5]\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[6]\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[7]\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[8]\ : STD_LOGIC;
  signal \row_ind_fu_66_reg_n_9_[9]\ : STD_LOGIC;
  signal src_buf1_2_fu_466_p5 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal src_buf2_2_fu_477_p5 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal src_buf3_2_fu_488_p5 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal tp_1_fu_363_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tp_1_reg_609[1]_i_2_n_9\ : STD_LOGIC;
  signal \tp_1_reg_609[1]_i_3_n_9\ : STD_LOGIC;
  signal \tp_1_reg_609[1]_i_4_n_9\ : STD_LOGIC;
  signal tp_fu_74 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln311_reg_594 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^trunc_ln311_reg_594_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_ap_CS_fsm_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp_i_i603_i_reg_614_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp_i_i603_i_reg_614_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_fu_70_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_fu_70_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_row_ind_fu_66_reg[12]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__3\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__3\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2__2\ : label is "soft_lutpair158";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[0]_i_3\ : label is 11;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute SOFT_HLUTNM of \bottom_1_reg_599[0]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \bottom_1_reg_599[1]_i_1\ : label is "soft_lutpair161";
  attribute COMPARATOR_THRESHOLD of \cmp_i_i603_i_reg_614_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp_i_i603_i_reg_614_reg[0]_i_2\ : label is 11;
  attribute SOFT_HLUTNM of \mid_1_reg_604[0]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \mid_1_reg_604[1]_i_1\ : label is "soft_lutpair159";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \row_fu_70_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \row_fu_70_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \row_fu_70_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \row_fu_70_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \row_ind_fu_66_reg[12]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \row_ind_fu_66_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \row_ind_fu_66_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \tp_1_reg_609[0]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \tp_1_reg_609[1]_i_1\ : label is "soft_lutpair161";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \ap_CS_fsm_reg[1]_0\ <= \^ap_cs_fsm_reg[1]_0\;
  ap_enable_reg_pp0_iter1_reg <= \^ap_enable_reg_pp0_iter1_reg\;
  \cmp_i_i603_i_reg_614_reg[0]_0\ <= \^cmp_i_i603_i_reg_614_reg[0]_0\;
  grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg <= \^grp_xfsobelfilter3x3_pipeline_clear_row_loop_fu_168_ap_start_reg\;
  grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg <= \^grp_xfsobelfilter3x3_pipeline_col_loop_fu_177_ap_start_reg\;
  grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg <= \^grp_xfsobelfilter3x3_pipeline_vitis_loop_432_2_fu_205_ap_start_reg\;
  \height_reg_73_reg[13]\(0) <= \^height_reg_73_reg[13]\(0);
  \trunc_ln311_reg_594_reg[1]_0\(0) <= \^trunc_ln311_reg_594_reg[1]_0\(0);
\GradientValuesX_0_fu_86_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out(0),
      Q => GradientValuesX_0_fu_86(0),
      R => '0'
    );
\GradientValuesX_0_fu_86_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out(1),
      Q => GradientValuesX_0_fu_86(1),
      R => '0'
    );
\GradientValuesX_0_fu_86_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out(2),
      Q => GradientValuesX_0_fu_86(2),
      R => '0'
    );
\GradientValuesX_0_fu_86_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out(3),
      Q => GradientValuesX_0_fu_86(3),
      R => '0'
    );
\GradientValuesX_0_fu_86_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out(4),
      Q => GradientValuesX_0_fu_86(4),
      R => '0'
    );
\GradientValuesX_0_fu_86_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out(5),
      Q => GradientValuesX_0_fu_86(5),
      R => '0'
    );
\GradientValuesX_0_fu_86_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out(6),
      Q => GradientValuesX_0_fu_86(6),
      R => '0'
    );
\GradientValuesX_0_fu_86_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out(7),
      Q => GradientValuesX_0_fu_86(7),
      R => '0'
    );
\GradientValuesY_0_fu_90[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => p_dstgy_data_full_n,
      I2 => p_dstgx_data_full_n,
      O => ap_NS_fsm12_out
    );
\GradientValuesY_0_fu_90_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out(0),
      Q => GradientValuesY_0_fu_90(0),
      R => '0'
    );
\GradientValuesY_0_fu_90_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out(1),
      Q => GradientValuesY_0_fu_90(1),
      R => '0'
    );
\GradientValuesY_0_fu_90_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out(2),
      Q => GradientValuesY_0_fu_90(2),
      R => '0'
    );
\GradientValuesY_0_fu_90_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out(3),
      Q => GradientValuesY_0_fu_90(3),
      R => '0'
    );
\GradientValuesY_0_fu_90_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out(4),
      Q => GradientValuesY_0_fu_90(4),
      R => '0'
    );
\GradientValuesY_0_fu_90_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out(5),
      Q => GradientValuesY_0_fu_90(5),
      R => '0'
    );
\GradientValuesY_0_fu_90_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out(6),
      Q => GradientValuesY_0_fu_90(6),
      R => '0'
    );
\GradientValuesY_0_fu_90_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out(7),
      Q => GradientValuesY_0_fu_90(7),
      R => '0'
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^height_reg_73_reg[13]\(0),
      I2 => grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_9_[0]\,
      O => grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_done
    );
\ap_CS_fsm[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_70_reg(8),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_2\(8),
      I2 => row_fu_70_reg(9),
      I3 => \cmp_i_i603_i_reg_614_reg[0]_2\(9),
      O => \ap_CS_fsm[0]_i_10_n_9\
    );
\ap_CS_fsm[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => row_fu_70_reg(6),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_2\(6),
      I2 => row_fu_70_reg(7),
      I3 => \cmp_i_i603_i_reg_614_reg[0]_2\(7),
      O => \ap_CS_fsm[0]_i_11_n_9\
    );
\ap_CS_fsm[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => row_fu_70_reg(4),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_2\(4),
      I2 => row_fu_70_reg(5),
      I3 => \cmp_i_i603_i_reg_614_reg[0]_2\(5),
      O => \ap_CS_fsm[0]_i_12_n_9\
    );
\ap_CS_fsm[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => row_fu_70_reg(2),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_2\(2),
      I2 => row_fu_70_reg(3),
      I3 => \cmp_i_i603_i_reg_614_reg[0]_2\(3),
      O => \ap_CS_fsm[0]_i_13_n_9\
    );
\ap_CS_fsm[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => row_fu_70_reg(0),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_2\(0),
      I2 => row_fu_70_reg(1),
      I3 => \cmp_i_i603_i_reg_614_reg[0]_2\(1),
      O => \ap_CS_fsm[0]_i_14_n_9\
    );
\ap_CS_fsm[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_70_reg(6),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_2\(6),
      I2 => row_fu_70_reg(7),
      I3 => \cmp_i_i603_i_reg_614_reg[0]_2\(7),
      O => \ap_CS_fsm[0]_i_15_n_9\
    );
\ap_CS_fsm[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_70_reg(4),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_2\(4),
      I2 => row_fu_70_reg(5),
      I3 => \cmp_i_i603_i_reg_614_reg[0]_2\(5),
      O => \ap_CS_fsm[0]_i_16_n_9\
    );
\ap_CS_fsm[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_70_reg(2),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_2\(2),
      I2 => row_fu_70_reg(3),
      I3 => \cmp_i_i603_i_reg_614_reg[0]_2\(3),
      O => \ap_CS_fsm[0]_i_17_n_9\
    );
\ap_CS_fsm[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_70_reg(0),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_2\(0),
      I2 => row_fu_70_reg(1),
      I3 => \cmp_i_i603_i_reg_614_reg[0]_2\(1),
      O => \ap_CS_fsm[0]_i_18_n_9\
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1DDDDDDD"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__2_n_9\,
      I1 => \SRL_SIG_reg[1][0]\(0),
      I2 => in_mat_rows_c_empty_n,
      I3 => in_mat_cols_c_empty_n,
      I4 => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start,
      O => empty_n_reg(0)
    );
\ap_CS_fsm[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \cmp_i_i603_i_reg_614_reg[0]_2\(13),
      I1 => row_fu_70_reg(12),
      I2 => \cmp_i_i603_i_reg_614_reg[0]_2\(12),
      O => \ap_CS_fsm[0]_i_4_n_9\
    );
\ap_CS_fsm[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => row_fu_70_reg(10),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_2\(10),
      I2 => row_fu_70_reg(11),
      I3 => \cmp_i_i603_i_reg_614_reg[0]_2\(11),
      O => \ap_CS_fsm[0]_i_5_n_9\
    );
\ap_CS_fsm[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => row_fu_70_reg(8),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_2\(8),
      I2 => row_fu_70_reg(9),
      I3 => \cmp_i_i603_i_reg_614_reg[0]_2\(9),
      O => \ap_CS_fsm[0]_i_6_n_9\
    );
\ap_CS_fsm[0]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cmp_i_i603_i_reg_614_reg[0]_2\(14),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_2\(15),
      O => \ap_CS_fsm[0]_i_7__0_n_9\
    );
\ap_CS_fsm[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => row_fu_70_reg(12),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_2\(12),
      I2 => \cmp_i_i603_i_reg_614_reg[0]_2\(13),
      O => \ap_CS_fsm[0]_i_8_n_9\
    );
\ap_CS_fsm[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_70_reg(10),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_2\(10),
      I2 => row_fu_70_reg(11),
      I3 => \cmp_i_i603_i_reg_614_reg[0]_2\(11),
      O => \ap_CS_fsm[0]_i_9_n_9\
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_9_[0]\,
      I1 => grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start,
      I1 => in_mat_cols_c_empty_n,
      I2 => in_mat_rows_c_empty_n,
      I3 => \SRL_SIG_reg[1][0]\(0),
      I4 => \ap_CS_fsm[1]_i_2__2_n_9\,
      O => empty_n_reg(1)
    );
\ap_CS_fsm[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0DDDFFFF"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_9_[0]\,
      I1 => grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg,
      I2 => \^height_reg_73_reg[13]\(0),
      I3 => \^q\(1),
      I4 => \SRL_SIG_reg[1][0]\(1),
      O => \ap_CS_fsm[1]_i_2__2_n_9\
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_9_[3]\,
      I1 => ap_CS_fsm_state9,
      I2 => p_dstgy_data_full_n,
      I3 => p_dstgx_data_full_n,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_done,
      Q => \ap_CS_fsm_reg_n_9_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[0]_i_3_n_9\,
      CO(3) => \^height_reg_73_reg[13]\(0),
      CO(2) => \ap_CS_fsm_reg[0]_i_2_n_10\,
      CO(1) => \ap_CS_fsm_reg[0]_i_2_n_11\,
      CO(0) => \ap_CS_fsm_reg[0]_i_2_n_12\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \ap_CS_fsm[0]_i_4_n_9\,
      DI(1) => \ap_CS_fsm[0]_i_5_n_9\,
      DI(0) => \ap_CS_fsm[0]_i_6_n_9\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[0]_i_7__0_n_9\,
      S(2) => \ap_CS_fsm[0]_i_8_n_9\,
      S(1) => \ap_CS_fsm[0]_i_9_n_9\,
      S(0) => \ap_CS_fsm[0]_i_10_n_9\
    );
\ap_CS_fsm_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[0]_i_3_n_9\,
      CO(2) => \ap_CS_fsm_reg[0]_i_3_n_10\,
      CO(1) => \ap_CS_fsm_reg[0]_i_3_n_11\,
      CO(0) => \ap_CS_fsm_reg[0]_i_3_n_12\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[0]_i_11_n_9\,
      DI(2) => \ap_CS_fsm[0]_i_12_n_9\,
      DI(1) => \ap_CS_fsm[0]_i_13_n_9\,
      DI(0) => \ap_CS_fsm[0]_i_14_n_9\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[0]_i_15_n_9\,
      S(2) => \ap_CS_fsm[0]_i_16_n_9\,
      S(1) => \ap_CS_fsm[0]_i_17_n_9\,
      S(0) => \ap_CS_fsm[0]_i_18_n_9\
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \ap_CS_fsm_reg_n_9_[3]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\bottom_1_reg_599[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB88"
    )
        port map (
      I0 => bottom_fu_82(0),
      I1 => \tp_1_reg_609[1]_i_2_n_9\,
      I2 => \row_ind_fu_66_reg_n_9_[1]\,
      I3 => \row_ind_fu_66_reg_n_9_[0]\,
      O => bottom_1_fu_301_p3(0)
    );
\bottom_1_reg_599[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB88"
    )
        port map (
      I0 => bottom_fu_82(1),
      I1 => \tp_1_reg_609[1]_i_2_n_9\,
      I2 => \row_ind_fu_66_reg_n_9_[0]\,
      I3 => \row_ind_fu_66_reg_n_9_[1]\,
      O => bottom_1_fu_301_p3(1)
    );
\bottom_1_reg_599_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => bottom_1_fu_301_p3(0),
      Q => bottom_fu_82(0),
      R => '0'
    );
\bottom_1_reg_599_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => bottom_1_fu_301_p3(1),
      Q => bottom_fu_82(1),
      R => '0'
    );
buf_1_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_buf_RAM_S2P_bkb
     port map (
      Q(1) => \^trunc_ln311_reg_594_reg[1]_0\(0),
      Q(0) => trunc_ln311_reg_594(0),
      address1(11 downto 0) => buf_1_address1(11 downto 0),
      ap_clk => ap_clk,
      \bottom_1_reg_599_reg[0]\ => buf_1_U_n_10,
      buf_1_we1 => buf_1_we1,
      ce0 => buf_ce0,
      empty_n_reg => buf_1_U_n_9,
      in_mat_data_empty_n => in_mat_data_empty_n,
      q0(23 downto 0) => buf_1_q0(23 downto 0),
      ram_reg_0_i_23(1 downto 0) => bottom_fu_82(1 downto 0),
      ram_reg_2_0(0) => ap_CS_fsm_state6,
      ram_reg_2_1 => \^cmp_i_i603_i_reg_614_reg[0]_0\,
      ram_reg_2_2(11 downto 0) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address0(11 downto 0),
      ram_reg_2_3(23 downto 0) => ram_reg_2(23 downto 0),
      \trunc_ln311_reg_594_reg[0]\ => \trunc_ln311_reg_594_reg[0]_1\
    );
buf_2_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_buf_RAM_S2P_bkb_25
     port map (
      ADDRARDADDR(11 downto 0) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address1(11 downto 0),
      Q(11 downto 0) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address0(11 downto 0),
      WEA(0) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_we1,
      ap_clk => ap_clk,
      ce0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_ce0,
      q0(23 downto 0) => buf_2_q0(23 downto 0),
      ram_reg_2_0(23 downto 0) => ram_reg_2_0(23 downto 0)
    );
buf_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_buf_RAM_S2P_bkb_26
     port map (
      D(23 downto 0) => src_buf3_2_fu_488_p5(23 downto 0),
      Q(1) => \^trunc_ln311_reg_594_reg[1]_0\(0),
      Q(0) => trunc_ln311_reg_594(0),
      WEA(0) => buf_ce1,
      address1(11 downto 0) => buf_address1(11 downto 0),
      ap_clk => ap_clk,
      ce0 => buf_ce0,
      d1(23 downto 0) => d1(23 downto 0),
      \mid_1_reg_604_reg[0]\(23 downto 0) => src_buf2_2_fu_477_p5(23 downto 0),
      q0(23 downto 0) => buf_1_q0(23 downto 0),
      ram_reg_2_0(0) => ap_CS_fsm_state6,
      ram_reg_2_1 => \^cmp_i_i603_i_reg_614_reg[0]_0\,
      ram_reg_2_2(11 downto 0) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address0(11 downto 0),
      \src_buf1_2_reg_705_reg[23]\(1 downto 0) => tp_fu_74(1 downto 0),
      \src_buf2_2_reg_711_reg[23]\(1 downto 0) => mid_fu_78(1 downto 0),
      \src_buf3_2_reg_717_reg[0]\(1 downto 0) => bottom_fu_82(1 downto 0),
      \src_buf3_2_reg_717_reg[23]\(23 downto 0) => buf_2_q0(23 downto 0),
      \tp_1_reg_609_reg[0]\(23 downto 0) => src_buf1_2_fu_466_p5(23 downto 0),
      \trunc_ln311_reg_594_reg[0]\ => \trunc_ln311_reg_594_reg[0]_0\,
      we1 => buf_we1
    );
\cmp_i_i603_i_reg_614[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_70_reg(8),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_2\(8),
      I2 => row_fu_70_reg(9),
      I3 => \cmp_i_i603_i_reg_614_reg[0]_2\(9),
      O => \cmp_i_i603_i_reg_614[0]_i_10_n_9\
    );
\cmp_i_i603_i_reg_614[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \cmp_i_i603_i_reg_614_reg[0]_2\(6),
      I1 => row_fu_70_reg(6),
      I2 => \cmp_i_i603_i_reg_614_reg[0]_2\(7),
      I3 => row_fu_70_reg(7),
      O => \cmp_i_i603_i_reg_614[0]_i_11_n_9\
    );
\cmp_i_i603_i_reg_614[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \cmp_i_i603_i_reg_614_reg[0]_2\(4),
      I1 => row_fu_70_reg(4),
      I2 => \cmp_i_i603_i_reg_614_reg[0]_2\(5),
      I3 => row_fu_70_reg(5),
      O => \cmp_i_i603_i_reg_614[0]_i_12_n_9\
    );
\cmp_i_i603_i_reg_614[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \cmp_i_i603_i_reg_614_reg[0]_2\(2),
      I1 => row_fu_70_reg(2),
      I2 => \cmp_i_i603_i_reg_614_reg[0]_2\(3),
      I3 => row_fu_70_reg(3),
      O => \cmp_i_i603_i_reg_614[0]_i_13_n_9\
    );
\cmp_i_i603_i_reg_614[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \cmp_i_i603_i_reg_614_reg[0]_2\(0),
      I1 => row_fu_70_reg(0),
      I2 => \cmp_i_i603_i_reg_614_reg[0]_2\(1),
      I3 => row_fu_70_reg(1),
      O => \cmp_i_i603_i_reg_614[0]_i_14_n_9\
    );
\cmp_i_i603_i_reg_614[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_70_reg(6),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_2\(6),
      I2 => row_fu_70_reg(7),
      I3 => \cmp_i_i603_i_reg_614_reg[0]_2\(7),
      O => \cmp_i_i603_i_reg_614[0]_i_15_n_9\
    );
\cmp_i_i603_i_reg_614[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_70_reg(4),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_2\(4),
      I2 => row_fu_70_reg(5),
      I3 => \cmp_i_i603_i_reg_614_reg[0]_2\(5),
      O => \cmp_i_i603_i_reg_614[0]_i_16_n_9\
    );
\cmp_i_i603_i_reg_614[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_70_reg(2),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_2\(2),
      I2 => row_fu_70_reg(3),
      I3 => \cmp_i_i603_i_reg_614_reg[0]_2\(3),
      O => \cmp_i_i603_i_reg_614[0]_i_17_n_9\
    );
\cmp_i_i603_i_reg_614[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_70_reg(0),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_2\(0),
      I2 => row_fu_70_reg(1),
      I3 => \cmp_i_i603_i_reg_614_reg[0]_2\(1),
      O => \cmp_i_i603_i_reg_614[0]_i_18_n_9\
    );
\cmp_i_i603_i_reg_614[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \cmp_i_i603_i_reg_614_reg[0]_2\(15),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_2\(14),
      O => \cmp_i_i603_i_reg_614[0]_i_3_n_9\
    );
\cmp_i_i603_i_reg_614[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => row_fu_70_reg(12),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_2\(12),
      I2 => \cmp_i_i603_i_reg_614_reg[0]_2\(13),
      O => \cmp_i_i603_i_reg_614[0]_i_4_n_9\
    );
\cmp_i_i603_i_reg_614[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \cmp_i_i603_i_reg_614_reg[0]_2\(10),
      I1 => row_fu_70_reg(10),
      I2 => \cmp_i_i603_i_reg_614_reg[0]_2\(11),
      I3 => row_fu_70_reg(11),
      O => \cmp_i_i603_i_reg_614[0]_i_5_n_9\
    );
\cmp_i_i603_i_reg_614[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \cmp_i_i603_i_reg_614_reg[0]_2\(8),
      I1 => row_fu_70_reg(8),
      I2 => \cmp_i_i603_i_reg_614_reg[0]_2\(9),
      I3 => row_fu_70_reg(9),
      O => \cmp_i_i603_i_reg_614[0]_i_6_n_9\
    );
\cmp_i_i603_i_reg_614[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cmp_i_i603_i_reg_614_reg[0]_2\(14),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_2\(15),
      O => \cmp_i_i603_i_reg_614[0]_i_7_n_9\
    );
\cmp_i_i603_i_reg_614[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => row_fu_70_reg(12),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_2\(12),
      I2 => \cmp_i_i603_i_reg_614_reg[0]_2\(13),
      O => \cmp_i_i603_i_reg_614[0]_i_8_n_9\
    );
\cmp_i_i603_i_reg_614[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_fu_70_reg(10),
      I1 => \cmp_i_i603_i_reg_614_reg[0]_2\(10),
      I2 => row_fu_70_reg(11),
      I3 => \cmp_i_i603_i_reg_614_reg[0]_2\(11),
      O => \cmp_i_i603_i_reg_614[0]_i_9_n_9\
    );
\cmp_i_i603_i_reg_614_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => cmp_i_i603_i_fu_372_p2,
      Q => \^cmp_i_i603_i_reg_614_reg[0]_0\,
      R => '0'
    );
\cmp_i_i603_i_reg_614_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp_i_i603_i_reg_614_reg[0]_i_2_n_9\,
      CO(3) => cmp_i_i603_i_fu_372_p2,
      CO(2) => \cmp_i_i603_i_reg_614_reg[0]_i_1_n_10\,
      CO(1) => \cmp_i_i603_i_reg_614_reg[0]_i_1_n_11\,
      CO(0) => \cmp_i_i603_i_reg_614_reg[0]_i_1_n_12\,
      CYINIT => '0',
      DI(3) => \cmp_i_i603_i_reg_614[0]_i_3_n_9\,
      DI(2) => \cmp_i_i603_i_reg_614[0]_i_4_n_9\,
      DI(1) => \cmp_i_i603_i_reg_614[0]_i_5_n_9\,
      DI(0) => \cmp_i_i603_i_reg_614[0]_i_6_n_9\,
      O(3 downto 0) => \NLW_cmp_i_i603_i_reg_614_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp_i_i603_i_reg_614[0]_i_7_n_9\,
      S(2) => \cmp_i_i603_i_reg_614[0]_i_8_n_9\,
      S(1) => \cmp_i_i603_i_reg_614[0]_i_9_n_9\,
      S(0) => \cmp_i_i603_i_reg_614[0]_i_10_n_9\
    );
\cmp_i_i603_i_reg_614_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cmp_i_i603_i_reg_614_reg[0]_i_2_n_9\,
      CO(2) => \cmp_i_i603_i_reg_614_reg[0]_i_2_n_10\,
      CO(1) => \cmp_i_i603_i_reg_614_reg[0]_i_2_n_11\,
      CO(0) => \cmp_i_i603_i_reg_614_reg[0]_i_2_n_12\,
      CYINIT => '0',
      DI(3) => \cmp_i_i603_i_reg_614[0]_i_11_n_9\,
      DI(2) => \cmp_i_i603_i_reg_614[0]_i_12_n_9\,
      DI(1) => \cmp_i_i603_i_reg_614[0]_i_13_n_9\,
      DI(0) => \cmp_i_i603_i_reg_614[0]_i_14_n_9\,
      O(3 downto 0) => \NLW_cmp_i_i603_i_reg_614_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp_i_i603_i_reg_614[0]_i_15_n_9\,
      S(2) => \cmp_i_i603_i_reg_614[0]_i_16_n_9\,
      S(1) => \cmp_i_i603_i_reg_614[0]_i_17_n_9\,
      S(0) => \cmp_i_i603_i_reg_614[0]_i_18_n_9\
    );
empty_n_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\,
      I1 => start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n,
      I2 => in_mat_rows_c14_channel_empty_n,
      I3 => in_mat_cols_c15_channel_empty_n,
      I4 => start_once_reg,
      O => mOutPtr18_out
    );
grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      I1 => \^q\(1),
      I2 => \^height_reg_73_reg[13]\(0),
      I3 => grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg,
      O => \ap_CS_fsm_reg[4]_0\
    );
grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168: entity work.sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop
     port map (
      ADDRARDADDR(11 downto 0) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address1(11 downto 0),
      CO(0) => \width_reg_68_reg[14]\(0),
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      Q(2) => ap_CS_fsm_state6,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => \^q\(0),
      address1(11 downto 0) => buf_address1(11 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_done_cache_reg => ap_done_cache_reg,
      ap_enable_reg_pp0_iter1_reg_0 => \^ap_enable_reg_pp0_iter1_reg\,
      ap_enable_reg_pp0_iter1_reg_1 => \^grp_xfsobelfilter3x3_pipeline_clear_row_loop_fu_168_ap_start_reg\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      buf_1_we1 => buf_1_we1,
      \icmp_ln354_fu_114_p2_carry__0_0\(15 downto 0) => \icmp_ln225_reg_682_reg[0]\(15 downto 0),
      in_mat_data_empty_n => in_mat_data_empty_n,
      ram_reg_0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_16,
      ram_reg_2 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_13,
      we1 => buf_we1,
      \zext_ln360_reg_146_reg[11]_0\(11 downto 0) => buf_1_address1(11 downto 0)
    );
grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_reg_0,
      Q => \^grp_xfsobelfilter3x3_pipeline_clear_row_loop_fu_168_ap_start_reg\,
      R => ap_rst_n_inv
    );
grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177: entity work.sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_Col_Loop
     port map (
      CO(0) => CO(0),
      D(1 downto 0) => ap_NS_fsm(6 downto 5),
      \GradientValuesX_reg_735_reg[7]_0\(7 downto 0) => D(7 downto 0),
      \GradientValuesY_reg_741_reg[7]_0\(7 downto 0) => \GradientValuesY_reg_741_reg[7]\(7 downto 0),
      \P0_fu_120_reg[7]_0\(7 downto 0) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out(7 downto 0),
      \P0_fu_120_reg[7]_1\(7 downto 0) => GradientValuesX_0_fu_86(7 downto 0),
      \P1_fu_124_reg[7]_0\(7 downto 0) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesY_18_out(7 downto 0),
      \P1_fu_124_reg[7]_1\(7 downto 0) => GradientValuesY_0_fu_90(7 downto 0),
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state3,
      \SRL_SIG_reg[0][7]\(7 downto 0) => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out(7 downto 0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out(7 downto 0),
      \SRL_SIG_reg[1][0]\(0) => \SRL_SIG_reg[1][0]\(1),
      \SRL_SIG_reg[1][0]_0\ => \ap_CS_fsm_reg[8]_0\,
      WEA(0) => buf_ce1,
      \ap_CS_fsm_reg[5]\ => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_16,
      \ap_CS_fsm_reg[5]_0\ => \row_ind_fu_66[12]_i_2_n_9\,
      ap_clk => ap_clk,
      ap_done_cache_0 => ap_done_cache_0,
      ap_done_cache_reg => ap_done_cache_reg_0,
      ap_enable_reg_pp0_iter1_reg_0 => \^grp_xfsobelfilter3x3_pipeline_col_loop_fu_177_ap_start_reg\,
      ap_enable_reg_pp0_iter2_reg_0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_ce0,
      \ap_loop_exit_ready_pp0_iter5_reg_reg__0_0\ => ap_loop_exit_ready_pp0_iter5_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \bottom_1_reg_599_reg[1]\(0) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_we1,
      ce0 => buf_ce0,
      \cmp_i_i603_i_reg_614_reg[0]\ => \cmp_i_i603_i_reg_614_reg[0]_1\,
      \col_1_reg_674_pp0_iter1_reg_reg[11]_0\(11 downto 0) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address0(11 downto 0),
      \col_1_reg_674_reg[11]_0\(11 downto 0) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_address1(11 downto 0),
      full_n_reg => \mOutPtr[1]_i_5_n_9\,
      grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg => \^grp_xfsobelfilter3x3_pipeline_clear_row_loop_fu_168_ap_start_reg\,
      \icmp_ln225_reg_682_reg[0]_0\(15 downto 0) => \icmp_ln225_reg_682_reg[0]\(15 downto 0),
      \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0_0\ => \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0\,
      in_mat_data_empty_n => in_mat_data_empty_n,
      p_dstgx_data_full_n => p_dstgx_data_full_n,
      p_dstgy_data_full_n => p_dstgy_data_full_n,
      pop => pop,
      push => push,
      push_0 => push_0,
      q_fu_80(1 downto 0) => q_fu_80(4 downto 3),
      ram_reg_0 => buf_1_U_n_10,
      ram_reg_0_0 => buf_1_U_n_9,
      ram_reg_2 => \^ap_enable_reg_pp0_iter1_reg\,
      ram_reg_2_0(1 downto 0) => bottom_fu_82(1 downto 0),
      ram_reg_2_1 => \^cmp_i_i603_i_reg_614_reg[0]_0\,
      ram_reg_2_2(1) => \^trunc_ln311_reg_594_reg[1]_0\(0),
      ram_reg_2_2(0) => trunc_ln311_reg_594(0),
      \src_buf1_2_reg_705_reg[23]_0\(23 downto 0) => src_buf1_2_fu_466_p5(23 downto 0),
      \src_buf1_3_reg_723_reg[15]_0\(7 downto 0) => lshr_ln439_fu_563_p2(7 downto 0),
      \src_buf1_fu_108_reg[23]_0\(7 downto 0) => lshr_ln434_fu_281_p2(7 downto 0),
      \src_buf2_2_reg_711_reg[23]_0\(23 downto 0) => src_buf2_2_fu_477_p5(23 downto 0),
      \src_buf2_fu_112_reg[23]_0\(7 downto 0) => lshr_ln435_fu_375_p2(7 downto 0),
      \src_buf3_1_fu_116_reg[23]_0\(7 downto 0) => lshr_ln436_fu_469_p2(7 downto 0),
      \src_buf3_2_reg_717_reg[23]_0\(23 downto 0) => src_buf3_2_fu_488_p5(23 downto 0),
      \src_buf3_3_reg_729_reg[15]_0\(7 downto 0) => lshr_ln441_fu_657_p2(7 downto 0),
      \trunc_ln311_reg_594_reg[0]\ => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_n_13,
      \trunc_ln438_reg_765_reg[0]\ => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_n_17
    );
grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0,
      Q => \^grp_xfsobelfilter3x3_pipeline_col_loop_fu_177_ap_start_reg\,
      R => ap_rst_n_inv
    );
grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205: entity work.sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2
     port map (
      D(1 downto 0) => ap_NS_fsm(8 downto 7),
      \GradientValuesX_fu_72_reg[7]_0\(7 downto 0) => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesX_out(7 downto 0),
      \GradientValuesX_fu_72_reg[7]_1\(7 downto 0) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesX_17_out(7 downto 0),
      \GradientValuesY_fu_68_reg[7]_0\(7 downto 0) => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_GradientValuesY_out(7 downto 0),
      \GradientValuesY_fu_68_reg[7]_1\(7 downto 0) => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_GradientValuesY_18_out(7 downto 0),
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state8,
      Q(0) => \^q\(2),
      \ap_CS_fsm_reg[8]\ => \ap_CS_fsm_reg[8]_0\,
      \ap_CS_fsm_reg[8]_0\ => \^grp_xfsobelfilter3x3_pipeline_vitis_loop_432_2_fu_205_ap_start_reg\,
      ap_clk => ap_clk,
      ap_done_cache_1 => ap_done_cache_1,
      ap_done_cache_reg => ap_done_cache_reg_1,
      ap_loop_exit_ready_pp0_iter2_reg_reg_0 => ap_loop_exit_ready_pp0_iter2_reg,
      ap_loop_init_int_reg => ap_loop_init_int,
      ap_loop_init_int_reg_0 => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_n_17,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \i_fu_76_reg[0]_0\ => \i_fu_76_reg[0]\,
      \i_fu_76_reg[1]_0\ => \i_fu_76_reg[1]\,
      \icmp_ln432_reg_739_pp0_iter1_reg_reg[0]_0\ => \icmp_ln432_reg_739_pp0_iter1_reg_reg[0]\,
      q_fu_80(1 downto 0) => q_fu_80(4 downto 3),
      \ref_tmp1_reg_775_reg[0]_0\ => \ref_tmp1_reg_775_reg[0]\,
      \trunc_ln433_reg_754_reg[7]_0\(7 downto 0) => lshr_ln436_fu_469_p2(7 downto 0),
      \trunc_ln435_reg_743_reg[7]_0\(7 downto 0) => lshr_ln434_fu_281_p2(7 downto 0),
      \trunc_ln436_reg_749_reg[7]_0\(7 downto 0) => lshr_ln435_fu_375_p2(7 downto 0),
      \trunc_ln438_reg_765_reg[7]_0\(7 downto 0) => lshr_ln441_fu_657_p2(7 downto 0),
      \trunc_ln441_reg_760_reg[7]_0\(7 downto 0) => lshr_ln439_fu_563_p2(7 downto 0)
    );
grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_reg_0,
      Q => \^grp_xfsobelfilter3x3_pipeline_vitis_loop_432_2_fu_205_ap_start_reg\,
      R => ap_rst_n_inv
    );
\mOutPtr[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F557F7FFFFFFFFF"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]\(1),
      I1 => \^q\(1),
      I2 => \^height_reg_73_reg[13]\(0),
      I3 => grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_9_[0]\,
      I5 => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start,
      O => \^ap_cs_fsm_reg[1]_0\
    );
\mOutPtr[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state6,
      O => \mOutPtr[1]_i_5_n_9\
    );
\mid_1_reg_604[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB88"
    )
        port map (
      I0 => mid_fu_78(0),
      I1 => \tp_1_reg_609[1]_i_2_n_9\,
      I2 => \row_ind_fu_66_reg_n_9_[0]\,
      I3 => \row_ind_fu_66_reg_n_9_[1]\,
      O => mid_1_fu_332_p3(0)
    );
\mid_1_reg_604[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8A3"
    )
        port map (
      I0 => mid_fu_78(1),
      I1 => \row_ind_fu_66_reg_n_9_[0]\,
      I2 => \tp_1_reg_609[1]_i_2_n_9\,
      I3 => \row_ind_fu_66_reg_n_9_[1]\,
      O => mid_1_fu_332_p3(1)
    );
\mid_1_reg_604_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => mid_1_fu_332_p3(0),
      Q => mid_fu_78(0),
      R => '0'
    );
\mid_1_reg_604_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => mid_1_fu_332_p3(1),
      Q => mid_fu_78(1),
      R => '0'
    );
\row_fu_70[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => row_fu_70_reg(0),
      O => \row_fu_70[0]_i_2_n_9\
    );
\row_fu_70_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => \row_fu_70_reg[0]_i_1_n_16\,
      Q => row_fu_70_reg(0),
      S => ap_NS_fsm(1)
    );
\row_fu_70_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \row_fu_70_reg[0]_i_1_n_9\,
      CO(2) => \row_fu_70_reg[0]_i_1_n_10\,
      CO(1) => \row_fu_70_reg[0]_i_1_n_11\,
      CO(0) => \row_fu_70_reg[0]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \row_fu_70_reg[0]_i_1_n_13\,
      O(2) => \row_fu_70_reg[0]_i_1_n_14\,
      O(1) => \row_fu_70_reg[0]_i_1_n_15\,
      O(0) => \row_fu_70_reg[0]_i_1_n_16\,
      S(3 downto 1) => row_fu_70_reg(3 downto 1),
      S(0) => \row_fu_70[0]_i_2_n_9\
    );
\row_fu_70_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => \row_fu_70_reg[8]_i_1_n_14\,
      Q => row_fu_70_reg(10),
      R => ap_NS_fsm(1)
    );
\row_fu_70_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => \row_fu_70_reg[8]_i_1_n_13\,
      Q => row_fu_70_reg(11),
      R => ap_NS_fsm(1)
    );
\row_fu_70_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => \row_fu_70_reg[12]_i_1_n_16\,
      Q => row_fu_70_reg(12),
      R => ap_NS_fsm(1)
    );
\row_fu_70_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_fu_70_reg[8]_i_1_n_9\,
      CO(3 downto 0) => \NLW_row_fu_70_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_row_fu_70_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \row_fu_70_reg[12]_i_1_n_16\,
      S(3 downto 1) => B"000",
      S(0) => row_fu_70_reg(12)
    );
\row_fu_70_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => \row_fu_70_reg[0]_i_1_n_15\,
      Q => row_fu_70_reg(1),
      R => ap_NS_fsm(1)
    );
\row_fu_70_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => \row_fu_70_reg[0]_i_1_n_14\,
      Q => row_fu_70_reg(2),
      R => ap_NS_fsm(1)
    );
\row_fu_70_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => \row_fu_70_reg[0]_i_1_n_13\,
      Q => row_fu_70_reg(3),
      R => ap_NS_fsm(1)
    );
\row_fu_70_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => \row_fu_70_reg[4]_i_1_n_16\,
      Q => row_fu_70_reg(4),
      R => ap_NS_fsm(1)
    );
\row_fu_70_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_fu_70_reg[0]_i_1_n_9\,
      CO(3) => \row_fu_70_reg[4]_i_1_n_9\,
      CO(2) => \row_fu_70_reg[4]_i_1_n_10\,
      CO(1) => \row_fu_70_reg[4]_i_1_n_11\,
      CO(0) => \row_fu_70_reg[4]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \row_fu_70_reg[4]_i_1_n_13\,
      O(2) => \row_fu_70_reg[4]_i_1_n_14\,
      O(1) => \row_fu_70_reg[4]_i_1_n_15\,
      O(0) => \row_fu_70_reg[4]_i_1_n_16\,
      S(3 downto 0) => row_fu_70_reg(7 downto 4)
    );
\row_fu_70_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => \row_fu_70_reg[4]_i_1_n_15\,
      Q => row_fu_70_reg(5),
      R => ap_NS_fsm(1)
    );
\row_fu_70_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => \row_fu_70_reg[4]_i_1_n_14\,
      Q => row_fu_70_reg(6),
      R => ap_NS_fsm(1)
    );
\row_fu_70_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => \row_fu_70_reg[4]_i_1_n_13\,
      Q => row_fu_70_reg(7),
      R => ap_NS_fsm(1)
    );
\row_fu_70_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => \row_fu_70_reg[8]_i_1_n_16\,
      Q => row_fu_70_reg(8),
      R => ap_NS_fsm(1)
    );
\row_fu_70_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_fu_70_reg[4]_i_1_n_9\,
      CO(3) => \row_fu_70_reg[8]_i_1_n_9\,
      CO(2) => \row_fu_70_reg[8]_i_1_n_10\,
      CO(1) => \row_fu_70_reg[8]_i_1_n_11\,
      CO(0) => \row_fu_70_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \row_fu_70_reg[8]_i_1_n_13\,
      O(2) => \row_fu_70_reg[8]_i_1_n_14\,
      O(1) => \row_fu_70_reg[8]_i_1_n_15\,
      O(0) => \row_fu_70_reg[8]_i_1_n_16\,
      S(3 downto 0) => row_fu_70_reg(11 downto 8)
    );
\row_fu_70_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => \row_fu_70_reg[8]_i_1_n_15\,
      Q => row_fu_70_reg(9),
      R => ap_NS_fsm(1)
    );
\row_ind_fu_66[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \row_ind_fu_66_reg_n_9_[0]\,
      O => row_ind_1_fu_378_p2(0)
    );
\row_ind_fu_66[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_9_[0]\,
      I2 => \row_ind_fu_66[12]_i_4_n_9\,
      O => row_ind_fu_660_in(12)
    );
\row_ind_fu_66[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^height_reg_73_reg[13]\(0),
      O => \row_ind_fu_66[12]_i_2_n_9\
    );
\row_ind_fu_66[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \row_ind_fu_66[12]_i_5_n_9\,
      I1 => \^height_reg_73_reg[13]\(0),
      I2 => \^q\(1),
      I3 => row_ind_1_fu_378_p2(1),
      I4 => \row_ind_fu_66[12]_i_6_n_9\,
      O => \row_ind_fu_66[12]_i_4_n_9\
    );
\row_ind_fu_66[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => row_ind_1_fu_378_p2(10),
      I1 => row_ind_1_fu_378_p2(11),
      I2 => row_ind_1_fu_378_p2(8),
      I3 => row_ind_1_fu_378_p2(9),
      I4 => \row_ind_fu_66_reg_n_9_[0]\,
      I5 => row_ind_1_fu_378_p2(12),
      O => \row_ind_fu_66[12]_i_5_n_9\
    );
\row_ind_fu_66[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => row_ind_1_fu_378_p2(4),
      I1 => row_ind_1_fu_378_p2(5),
      I2 => row_ind_1_fu_378_p2(2),
      I3 => row_ind_1_fu_378_p2(3),
      I4 => row_ind_1_fu_378_p2(7),
      I5 => row_ind_1_fu_378_p2(6),
      O => \row_ind_fu_66[12]_i_6_n_9\
    );
\row_ind_fu_66[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF320232023202"
    )
        port map (
      I0 => \row_ind_fu_66_reg_n_9_[1]\,
      I1 => \row_ind_fu_66[12]_i_4_n_9\,
      I2 => \row_ind_fu_66[12]_i_2_n_9\,
      I3 => row_ind_1_fu_378_p2(1),
      I4 => grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg,
      I5 => \ap_CS_fsm_reg_n_9_[0]\,
      O => \row_ind_fu_66[1]_i_1_n_9\
    );
\row_ind_fu_66_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => row_ind_1_fu_378_p2(0),
      Q => \row_ind_fu_66_reg_n_9_[0]\,
      R => row_ind_fu_660_in(12)
    );
\row_ind_fu_66_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => row_ind_1_fu_378_p2(10),
      Q => \row_ind_fu_66_reg_n_9_[10]\,
      R => row_ind_fu_660_in(12)
    );
\row_ind_fu_66_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => row_ind_1_fu_378_p2(11),
      Q => \row_ind_fu_66_reg_n_9_[11]\,
      R => row_ind_fu_660_in(12)
    );
\row_ind_fu_66_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => row_ind_1_fu_378_p2(12),
      Q => \row_ind_fu_66_reg_n_9_[12]\,
      R => row_ind_fu_660_in(12)
    );
\row_ind_fu_66_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_ind_fu_66_reg[8]_i_1_n_9\,
      CO(3) => \NLW_row_ind_fu_66_reg[12]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \row_ind_fu_66_reg[12]_i_3_n_10\,
      CO(1) => \row_ind_fu_66_reg[12]_i_3_n_11\,
      CO(0) => \row_ind_fu_66_reg[12]_i_3_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => row_ind_1_fu_378_p2(12 downto 9),
      S(3) => \row_ind_fu_66_reg_n_9_[12]\,
      S(2) => \row_ind_fu_66_reg_n_9_[11]\,
      S(1) => \row_ind_fu_66_reg_n_9_[10]\,
      S(0) => \row_ind_fu_66_reg_n_9_[9]\
    );
\row_ind_fu_66_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \row_ind_fu_66[1]_i_1_n_9\,
      Q => \row_ind_fu_66_reg_n_9_[1]\,
      R => '0'
    );
\row_ind_fu_66_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => row_ind_1_fu_378_p2(2),
      Q => \row_ind_fu_66_reg_n_9_[2]\,
      R => row_ind_fu_660_in(12)
    );
\row_ind_fu_66_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => row_ind_1_fu_378_p2(3),
      Q => \row_ind_fu_66_reg_n_9_[3]\,
      R => row_ind_fu_660_in(12)
    );
\row_ind_fu_66_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => row_ind_1_fu_378_p2(4),
      Q => \row_ind_fu_66_reg_n_9_[4]\,
      R => row_ind_fu_660_in(12)
    );
\row_ind_fu_66_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \row_ind_fu_66_reg[4]_i_1_n_9\,
      CO(2) => \row_ind_fu_66_reg[4]_i_1_n_10\,
      CO(1) => \row_ind_fu_66_reg[4]_i_1_n_11\,
      CO(0) => \row_ind_fu_66_reg[4]_i_1_n_12\,
      CYINIT => \row_ind_fu_66_reg_n_9_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => row_ind_1_fu_378_p2(4 downto 1),
      S(3) => \row_ind_fu_66_reg_n_9_[4]\,
      S(2) => \row_ind_fu_66_reg_n_9_[3]\,
      S(1) => \row_ind_fu_66_reg_n_9_[2]\,
      S(0) => \row_ind_fu_66_reg_n_9_[1]\
    );
\row_ind_fu_66_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => row_ind_1_fu_378_p2(5),
      Q => \row_ind_fu_66_reg_n_9_[5]\,
      R => row_ind_fu_660_in(12)
    );
\row_ind_fu_66_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => row_ind_1_fu_378_p2(6),
      Q => \row_ind_fu_66_reg_n_9_[6]\,
      R => row_ind_fu_660_in(12)
    );
\row_ind_fu_66_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => row_ind_1_fu_378_p2(7),
      Q => \row_ind_fu_66_reg_n_9_[7]\,
      R => row_ind_fu_660_in(12)
    );
\row_ind_fu_66_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => row_ind_1_fu_378_p2(8),
      Q => \row_ind_fu_66_reg_n_9_[8]\,
      R => row_ind_fu_660_in(12)
    );
\row_ind_fu_66_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_ind_fu_66_reg[4]_i_1_n_9\,
      CO(3) => \row_ind_fu_66_reg[8]_i_1_n_9\,
      CO(2) => \row_ind_fu_66_reg[8]_i_1_n_10\,
      CO(1) => \row_ind_fu_66_reg[8]_i_1_n_11\,
      CO(0) => \row_ind_fu_66_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => row_ind_1_fu_378_p2(8 downto 5),
      S(3) => \row_ind_fu_66_reg_n_9_[8]\,
      S(2) => \row_ind_fu_66_reg_n_9_[7]\,
      S(1) => \row_ind_fu_66_reg_n_9_[6]\,
      S(0) => \row_ind_fu_66_reg_n_9_[5]\
    );
\row_ind_fu_66_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => row_ind_1_fu_378_p2(9),
      Q => \row_ind_fu_66_reg_n_9_[9]\,
      R => row_ind_fu_660_in(12)
    );
\tp_1_reg_609[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8A3"
    )
        port map (
      I0 => tp_fu_74(0),
      I1 => \row_ind_fu_66_reg_n_9_[0]\,
      I2 => \tp_1_reg_609[1]_i_2_n_9\,
      I3 => \row_ind_fu_66_reg_n_9_[1]\,
      O => tp_1_fu_363_p3(0)
    );
\tp_1_reg_609[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB88"
    )
        port map (
      I0 => tp_fu_74(1),
      I1 => \tp_1_reg_609[1]_i_2_n_9\,
      I2 => \row_ind_fu_66_reg_n_9_[1]\,
      I3 => \row_ind_fu_66_reg_n_9_[0]\,
      O => tp_1_fu_363_p3(1)
    );
\tp_1_reg_609[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \row_ind_fu_66_reg_n_9_[12]\,
      I1 => \row_ind_fu_66_reg_n_9_[11]\,
      I2 => \row_ind_fu_66_reg_n_9_[2]\,
      I3 => \tp_1_reg_609[1]_i_3_n_9\,
      I4 => \tp_1_reg_609[1]_i_4_n_9\,
      O => \tp_1_reg_609[1]_i_2_n_9\
    );
\tp_1_reg_609[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \row_ind_fu_66_reg_n_9_[8]\,
      I1 => \row_ind_fu_66_reg_n_9_[7]\,
      I2 => \row_ind_fu_66_reg_n_9_[10]\,
      I3 => \row_ind_fu_66_reg_n_9_[9]\,
      O => \tp_1_reg_609[1]_i_3_n_9\
    );
\tp_1_reg_609[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \row_ind_fu_66_reg_n_9_[4]\,
      I1 => \row_ind_fu_66_reg_n_9_[3]\,
      I2 => \row_ind_fu_66_reg_n_9_[6]\,
      I3 => \row_ind_fu_66_reg_n_9_[5]\,
      O => \tp_1_reg_609[1]_i_4_n_9\
    );
\tp_1_reg_609_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => tp_1_fu_363_p3(0),
      Q => tp_fu_74(0),
      R => '0'
    );
\tp_1_reg_609_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => tp_1_fu_363_p3(1),
      Q => tp_fu_74(1),
      R => '0'
    );
\trunc_ln311_reg_594_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => \row_ind_fu_66_reg_n_9_[0]\,
      Q => trunc_ln311_reg_594(0),
      R => '0'
    );
\trunc_ln311_reg_594_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \row_ind_fu_66[12]_i_2_n_9\,
      D => \row_ind_fu_66_reg_n_9_[1]\,
      Q => \^trunc_ln311_reg_594_reg[1]_0\(0),
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
P3MpRSaIJweabAL+7u+Fz7xhZbloIYwgBSk7v0HeDosX5tbm5oTeHFTHumZ+GbN8p1+IgWo0UThp
WdTtaXunP+zbvmkc4vIj2gcO2CNpo8cePcGSYhYd6XK62oY/3ZJACaoEWhFgsIZiQxS0L4IgYkVW
dr8Pe59bXFPXbgvbMYE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
vzSFjgaZN+/0dcoOUPyaPxjX2dO9UeXzB7wMdKSC08TfCClOqQo+cYSn6RjlMfeQHjy87StG6fKn
vbNQ38X75aZEMH53zj79492fgPf1U1ekebBeiWc7Hz/MpY8gcgk3zPbd74F/iiqd74KdyuiDCG1f
pLLwhPOjW2vL4wbrk3lYzSPETriQBkEEmZamaryZaWyC3W/d1z/jcIr+le2bHSdSmEJcpOz1SQNI
xJeu7HwVfN0XyvfCcoVG4JSwv1nBrC5JfjmO/mElHKkwXC+RS8MvkIKoTAoggz3Tz+NtC+UKwvEv
Aq7K0MiZk5QWeRCbFlEwNT8OxuS1ENcrV/aMDQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jlgKPqWPbSNipbOPn8lu/KaHftQgf03S+T8cHGgkncOebH1PsFpwrLodQ7eFAjHDgwwOZyyVwZNJ
MPfD296myhQihNCReBBguV+XkVfxxwbT7EmscuyetqKsGGrZTxIrOw/LRuc568zgr8YWfceFivHq
9ianEmBmw2+mlQ9EII0=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YwUhyV17kwZLuXGky8ffva578ls6MMeDHpamuxROJ+FI5k7tyHm0jX30oRMaPwCW0ysjeztMa6HG
HNUTa9JjxgskazHcH0Sz8ufGGwkf8i2FaI/JQk3AHFysF8C1mvzLWywk/Gp+uqpHyT51euKqW6Pd
XcMAe2U7iBv7cSu/Fsyx8sQvyvO5Kz6PI3/wWWtQwszG5T0bCpkeMPaJy8Bhl/EOcgzQhthJbK0D
jC8DKixtC3wdfz1r/6/RqyJY4MMrP4weX02A4l2fdE55lWxK7nReMoC1QjcPIzQ+EVubUA2r+eWO
yW/gjq4T9QZFsKdyKe247ytZj3cVMsX13iyObg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
d9LQIZLZiqCzsAdbgc3q70D6JAx3iFNU4XAPi3DoZgcEy7hy/57Nz0AeRaiLGkM1cyMlFqegAjdj
ZxRZKJFB1msP0D9d9A+akrHfR4d3+ocVPm/YxkIeAlXlRA8Exd8AQL6ZbY6whZ/qD6RtsB1Vc0Fg
3v55FLuhAFFShIvElH5+mgNY08JfpU0HThTBpvgnqgQqQC3YgZsR8c0XUQ1oa91GoftGRrVJaaRZ
/m4RYVc3UVoPfrn33bGARL8LJfVuYoj6CU7cjmJgtwr2gtyRpA8S75acr0+fEhdGAAoYtibbPXqS
YeMoFZ1vLBypegYgQ4Gwis6YGmOQf5xA0EWzIA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Dgmm86sWBI+qtVERbgOk8gfAmyW8D0wmNQbWgbih26pyAC5N0CC7tdJGkULnoeXp8N+ku0A5KnYU
wjWFW121G5BitiFm48r+mOd9/YeCLlvnasw3rSEqORiiPPtOIdkE7tzjrZCCy2bbpK26+rTeKa3P
7CFoFEELVlx6ChEQ2xofthHTJQNLLPhReR9ofyGWgkJ1/m00TXDbTsejQ54zfJEMwL1QtP+kBmVF
pcegNtHoDGBlQ1sIqaQjt+5XF19nbu1QJr1sZO3wuA+i1oKnoGNclHBfeVwPSVEkHJ1w8HiJwXAZ
8AX13+9XMnLyh+FmXL+/pj0fS/H/h5/vZBExbw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
VwxbY89a7QOZebPMPVuxbaX3AV7xdxnnz5RfSZX+b2jv1+nSNFBNUtQSsCXIxllsIVFomp58uZN4
l+vIc5DV/BbDuyIK1L1PvinS9JUW9frcwroJiZaN0az23iTtiPY4KsG0ytwBN7luDm8fVO+6AD+E
k/ikBIcJWYs87UQQ+d+uN6G12Yo5HMsanVKRZVqZvgqCvywMW6GYVaI1PYS1UhcNSO0ZY5zmQws2
oEVAUS5VEIHV4H/tVB3XwxQcD55v6zEqPKs+CYFtQOrpuro4U/TGKV7/JT+Tkkr6Y1AP3L55Gv2h
mYdv4bCfiVB4xTFZMyj39mBVKybyvK5nDetsZA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
EXDvJqjr6XWpksrH9h/nyutYf0lia/zUqKzypHS04UdNcC3L4VjAIJroxDgGq9qSEXi53tRod6Cp
Bcp+BMjfGRz+XcsfrFVjdz8ITGJHxvXS49eFsDkD9SLs8QENklUVsdjtc0T+TKx6FwXF8MyrNu08
OR6J24TVqh9OJ3XN6RWsFH9H4KwDphGizPvFa2rAkBYBwivOWrM4EfQJEStQNLAkykQAC3DDL5B5
SwfCcqFoicavbCCSlvGLoB1qfbwOnFUJE1xoArrRslpS7MXg93RrL7u4kFlwsqhXJILvwbKkpt+t
o9TkoIrvi4v48T/gxt8CwSSu6vzm5cVRz/KAu6AD36G+ZMCO5GoHRrJfmVSo4KSfp+01qr2ev+B3
QQ4fbedspuYlQAqTXrZpeMt1lrUdtNSCnZkq3LFzIZ2tof3d5OBJxMR2ASEfUkxu4g00c2vEXK+D
NRcFaxO5XRhiRKwtXzhoi4mnaU6UzM79VvE3/PZRzdb9aGh0KydxYYIn

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ag9qqdOrnJS8I8s2i72GsgjZhkGsIZAsL961p8s/FqICSpWp5jdFnqN5gmu+nwX363gkvhBk5d6N
jvdC25WkzA01X1ZBDkVamo/1hQr8SKkb11WFdb/Ny89SIWb9xqnxyZJjEPqhwEAFAZRmK+sASwb/
nvNjapvs7XgMOFnfhczYhWsYzJI3JmI/JPl+3du6PKLk+bOYbf/RS4mZ+9TlhX6QxdlZXfQvcdP9
OqK283777INDCL48RwVnohNX8JTVrFmIQNs0AMhtr1kVqEv/jr4SuFUfpEk3XnWNo2JWzrYguFe0
0Ndn5sC7g1ZJmZNcEAOXWZ/cukIqJR4uZoiMeA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
b7bDeND8sHNy7hNoosMHyQOav+JOQ/3OTkZnTDqvpu9obTINZqgOFpSS+1Ig7s/F+bH3TyxmqO1N
CTCm3wAGHSdeh3uN/oaaIM23d8+rgJADjnsCoUvgSB5rmueUG3oOCUGUId3qzTM+swlatT6ZIpT3
DZx+UPx1L1RJscVMhunOlDmdOVvh7TSm7+Jx47+SpgQiToMLbEr6kQPdsdYIh0NF3YRPlbYwfLSi
6FwrobjNqk1JDxvq9we+Uf3KMgBS4/tT6BKfAp6Zo12XBzMMds4CEiNuzZCFwDw171bH+DLxMJf2
5zOlcBC0E727xJ69FrP/Q+oko1iFK0nuw3aqAQ==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
qLhA/Ud/sla3BGWcJP58zs/7mbi24yl79ekvwgld7SpBtsD0Vo6FMc8HrQaRRO+spDzmyHQZgN/6
RUNrf+R41fecIatsHjeFUFkVmJadbJLTsrW/aT92xE8rWT7Nh+0v01XQEvyflPy4JtnXomZtfICY
jzVVI7E6IWvYjsHUd5M/h9AlNThnvM88n8R4+w1miHKtOgpsX6J9BI294ihopq1WFsQKYFxPSuu2
9QTHGEyPhSvdEqUDoy2nw1U8bBK+L2xl5IXRVbCVfmrUXIn6oQcXnwDJ4WB+pzEHB6ZS5h2CpvxG
+YvrC+y56xNdluVZckwUwxaVFo1gt9yGnhK5uQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 6112)
`protect data_block
2OJF+ks/9DY5CWuQ2pG2XilEBeVox77XGrLJW6yjeOXtlU993xt2eKPxt5UHQqmMzSvbvl+W3VmC
KsZb2VOlFbSVb3Aw2dTM770uCUHPFlP5Fqz3bfgr7aZ9hITQOCt6VR/pUJjZxiFJkO3yZnEzg86T
EJqhzljgDOCIqTJYA5urUYc8CF34fN0i0NUawolEXDcQW8m4xXQfChWmIt+4aZMARlGakqZ5ZS0C
1c8ZWv0ejdD0hsbnqG6IeNFgrrHkHEV75Wd9S7NomIfjZWj+D4EMfxxnWGIj6ZHzjmwF2ioMeuKk
WKi5bOYfchXoAZtFDaS+TpAYh1YmqlVpg/y4OxE8v1yU4mXAEOV35pwqZbVViGDWJBQUzpWhDWa2
K/flC2jg8aCBl5lk59vCCitQ8fL92pvgJaLpWrQx80PwVfQiQQR0/1IEQYq6zm6afe67bXXh/B/5
o96qxHPztDhWCLJkitVOaPmAsgWa6/Cqmn1LUEp6P5BMj/NnQb3QG0ZsYsd6JukfoH4y4Uv8ZaJY
RSiziIg17df2eOHmNDKcBjUNFHwi+dVRpsqVO70v/oztIa+bz9L9NBmg2sRhRmQdrkJDgkSwRTP1
Jg5cik/KFkh2vKZhV4M6fz2gpvz9Os9oVm5gd8joQr/IQvCfmFmHdpqV6RvM2e//mYkqibW6fF89
rN9Q8m4/SPLzow857MXBg3JWZXtH3NIsU6d1nFSW8q1Hl+j/PCgpI673dQ6/iPvkAM/ZZB9S8quh
Til/YrQz9mTifiVe7ez/qGoVAiXvtrGkV8lI1gLkztOLAtHxcSCANuDjYwRkHAkIYEyejlOiBYrJ
6qIb6DF4Ijcu9xhGtxnU9IgzaXJORfkUPdsVoW9WIEtde4IWxmUtqvWzitnIheCulr3tVXwH9GWo
dW8LOXao0jbtGTN8XUz073milcuSiFQi+l6JxLvljqFH1HdzIhuwbkHU8iRaCGN/4C2A0v0TDv/y
bfGeXF/01hk0P5uBREUZDMQ2M+fjflzkQSnjZTLHZlqdXPPlyZ3VDEJdYL/obl2f2tErHSljKH7c
HEOvGgCyNUp1OYqxkP5ezloVUwMfPZt8WnfUcPfMn46pgWuS/wrvX/ol70IWWu/subEWbzHpUdr2
zhc4kplq4xSyXOA0KvSADRbjMYzlUeSCn4YVp1aNxlT8qW7yKBu6IicsFfUWv5IBl+wklBhhUibx
JIi2o5KlTiO7NJmL/KIH7ciyRpRrrzNw9NYyguBLemDR3dVb7wDl+Jblr1dMrgMJVh97shfaNrWe
b+BY+3vJpnkvRBYBEEVlEInN90v0ZVml7ndi8xcrNKFw32/W8G6iFGI2HFDbXDf8pgHPYxYqxtq7
jesjyQC173qYyTyTNFDZjZBAzpcOEzTereHCmL4BzO+bu/FH45UY7egf04RapD9+QTadAmABFgoq
oT59NRuXWY/vdJDnX/Ftd9ve1bCOtKbtLwcpUsnF00PHa3DtvmYSnhQqOmUw3m8JC7QvqypiwmVd
C303pWznVwgE+ha0L7qHmhQ1mLP2C8Tvr2/IQo0yPwSpziOtLY1OaUgTFZLwHR3YpOU97VxrYl4r
NPFpPJT2kd1hfTCyowO2ZzPTBhPX61FCFpIoPPB89tvX3psgrpO9P2cVNRuFei+xm84b7AY384BM
Rkoetg/X9n29Uj/nZFPp/E/f0qiVLm2QPCadZ0qXVDVm77/1ry/BDQ5aHG9kzBBBHaAZy14ivsGT
I2Oia9218zGIE5qTAtLhKaj+7d1z27M3Lw8TIICfZ8ao46tPtGHq3ZVaGxbKG8y8BrmRxmNLqDfL
4CJ12FQuYq9I/rtxzFqsDYcP/mq2yWFa4OFb90K8Yt9QpCVBscZq9dzgj7YzGaPDOMFWRuR5XVV9
62NXrbyAH0sJzKkklillM8hKKdfcFV2mmDDVdtHU2DybVHNCAB+cJzPNl3GdSGeCxAM8vyHU0luz
bRXnGO+/EGb67Oml0fjVvzJqQWWSvYb7icbFo1HJlC5gT4ZanjhGej2Idl6rZtN7/jSPf/JiXVYT
DRSQZ06nfvbYVPKvHuFuSLropuV5RlvZmulwPEcJkC9zUjIqMDyxQVKAPjXq2YwbbAsVWYkP/ps+
e5uFway7kfx9EznBrhFiDZuHtYrxzYn4ER2CyqIoAzpH9JuNktHF/J9PUFdm+CEQQIXIOpxU4KHz
FwGhH0NTen+ctr7dj1VMnAReafpnbsUQavZPSekSEgN/rtdgQ7j6qLnk3llSK3nqZqbKUuQ2JIHi
xD0XNw9LFEGYn8nEWESbP+AJvTGpbXviBm4TjKEP++Ho9PNjgy4ycXpkDaSk4s2wAXkCCHmB6xnB
nQk45IJXL5QDSreS93rp7MaeaAUwXWU5bdqSVmSsjTlhF99KRI9SNRx097ffrudACulQWPhtv9Ww
l6Odi7nt0WcNaPZN5UJanSSjV+pghGp50kgACDBud69Z8ImeQjCvFZRjHY1FJPjdz6qcdLRKUgDS
QMRHd+kZCXkBLYUkCiZcQZUOJpSFHd/s3qF15TgWAV/zafEOKoIDa1LPXnnULiUErHo+QihoQ7+1
nwMGZ6qFR0H/B0KW23ZUceAPQKuuc8hiBY/PKQm8sSQ1Sb+A/K6PJhYmAN0a+ysF7k+WJTyxeaZ2
9Uqfid7PCwACZ6l9Q151Ck4pWtR35GZEW/J9crMUsKV5C4ujm64GtzEAOjcz+BTxN+E1jXqDns1l
PT8LF2Ko5jwpSm025Jnk4uvkRhtamfT5cYWeOP9S9issiCFqeBcQKsASJ7e5n/FH3/PRKe+f8f0m
ugXG6xz1Mz7K+OrGXqyZUymJPF5OllERxf2BYPhr/aio4yosajPsFvb9/40XHUJrVBylcNIsNZYb
JGTT36K6/RqvqJx4wV+vybktooEvUR/CBpTaLtvTHeODJv1JsN2Vxi46pvDBScU8UHFI+mCUapcK
NbXFJybzO91nRDI8zY9PGdVXR4O2tGn1BP/xEIZ+NItoUFT7IS5WqsAf/gqWMFQ4qElImzRbROKU
jXVuYEtqp5FvZNqkvv0CJ4rP2FLoTJhboaPrp9TFiyALCzyZ49Z68mD4KUih3Fr1YY8gmvTZERiR
cTG/INm6eCm+hTmxjxiyT3ULmAd4J0L6L56F0nTic/ZaADQiu5E+TL4kzJzqoE0XYzCiuhHZG/8i
2nWzCoISOTfzlNDdtZCEVwjdC6A7gvOmzNWbF55K/8iHNFDLON6HT07rJ11GaA1S5gijFfgEmpI3
tCAt2MOvHlZrs2zAd9Zo4exy4XOZ1TxghQ6GQOQPj2I3X8AlGNw6wnfjj97HDWG3/fn1TluLZCKm
x/eVBs3X6cT1+wRInoWoyjfUA9Y07dmKiDofp7FTG9cNnCPWRmtHaP+lm2MhH0+1i4Az9lNi1dQ4
FzPDO0Fa+bDIMTzayaHPa+EXOz8aI+MxCEO5sI+mNkDIjDEzmlA5Hn1c+gFAR4vwOzgVuUtaFZrz
s3d8Rk5/Rb85eqwpIrSzOGNCujPROT8k+heLog4jn3QzexvvHVw/TQT6ybQwQNH9zJtwT0JEt7zO
B0qOVG+eG98kw1WZl4hCh7iyG5LQOEza7vMs8PolwNOd7idCz6rq5F6an64AbJbMGSIJoITFeyPL
JkUgyXHwgOTdBzP3B8KN9K6qqkl6N2GY9s049SKBcCvZsNDpV0cuXzR1HM+XcWmgmtrH/lXZoHx8
d684GNfwf3au/cgRM+BUv1z/2MkG1j8meh3QGS3v8/trWnNn6NMflYMArfy7tMu60CFSVJwsohMM
4ToMhCvMXN+9WgN1ejkk+elBgdbjwIdCMg5GwkuHiIgM9CZHPYIAn167BK3kepuUM/TWtxw8UCkA
yS3yFxwIP2Kpg17yW7poxHYoYYbeFL89nLhn84kLxTiczCqKD3jYE5dYn9+spNLS7LOJJPduUxrt
8NdqfULkKt2rLXTMLZ5rSDmPi8P5/vTEGGxbr6qXKbm/hZ6q9W7AhjfBTmRV7CczsTOnzG5k6oM/
JjAh+sqfVAPr07i0KOOJpCPP3nbg2aofSF1Y6771hpt4rt/aeL9NTm4ykWwclD2mb7LSLbMx2Hrf
J2jhzaylOK4nd0KPr3HOidfaRKJb+QwZn26UMvl51BEiIHq+PULyEGjTHZz3c5byphEUNyXTrILA
HzOJrppnM6mJSnH0cC3gN2fFQuxNQXvZRo8OMSfr5gVC0PeDTFOamktQH4CHlhG4hAbwEOuiebgZ
PY4Nq5Y1MqypFYxRECpBTGi+yNclDh1m1VpyOhzUQ5OCBFuzpQrT9BAnlwFiT2awJUedI+lecOVq
sUUimkzbWpi00Lj6rrAbDV9lL+C5PS87s4cAbtFEJh2GzKLTQpK8PVixxEjpaRC3/XOLFzSEbiB9
P9O3mPk1Mva6AG1+c1CBsIklvLmV1xc1fLqM8BKvwdG5rsLYtxlM2lF6qkpP0wEZRUXJ4Qs4jUrI
QUEYJz096LnzTLUYXwZgM/u5NGHiSd7T+la058LM13+PbuYCd/UZmoOiwvp2MZcUMb3sVUWyie7w
KNEbnHGkkSmWzOlpt9KhqcMmaK6su71fRWrfUdokIY/P3CwHmsrccnHirM7FIHZKmeTYQWgAFQtd
2WtVTPOm2Z743Yi4l4vVSyFZktfuI5dYVNLIxsZlCaqgOX8dBfTNrkj0Imv8t/I/pQmv6/5qKHQB
Ptevd2BFNmrKtYezJ/35RcQOwEACPI/Czcf6TgqkSZYxN/lmXZVSaZ0DqQKb+gEb6ge47vBSTy63
xTCw6j5X79uzBeOi4HDbEkjM/GPnMwDLmFTIzoOwBH2ug2hDnNX49lckjk8TS5abIa6ElcWNrg2Y
veofU+5FyWBBTKMU+WLOZlHZDYAEYVfK62M4E/hhO5tRMAaWUKifs9o9voG0IaNDpr84B+uDsSAP
nGkFvKjPu1QIYGBJ5IwRhUfRsvmFfYxf3LkyqCoG2n3aU9JdqGtJ3m2baD/CL9DuYzb+l01T3PjQ
NgvSowk3ZIcfMfaU+MQvbrnaYmfchRToJmzGLRrPZ/MRQ27zxK0pFehAezpb2yDnBTKrpXEbqFi/
XGIqJ2419j7aL8ecV6tFxqmTEn3BrJGzlK5r74NKybUwGDTYoHaXS9/y1iMv8vESVR9dQwDNGdix
CUw5uj7QnHUIu/5TkXfrBpAg6d5MZVHCF9Ef9W2XoJDzfeoDppQD05C5LfiABKc+eWirt8h/fW4P
XvCTJmmOYvAQ8Gruga/PJpT85C+Uxs5Gu3qeyZxnMaOdCUXmEQY5Uf18lKViAL4m17VCMpMrbbH+
JMo1oq0BmABt2/W+12Shs63vD+I3hK/mU6axX4IW6v7m+Mm8yI9zyfWH02c+M+Xbvrl1XHMU3zCo
tVfY90LbU58sopmtvesCJn4JzoI1zEHKriyDMzClga3yrFmBWpFm3lcacv2Fym4sOW1GbLfmQxfr
bkCqA3nMyBhpLWrMWHvr+qsxWEJq+nzmytZxPFiklXhNYBykC0c9ku8auvR5NBpTjZwo/01+lfjY
BOvGXjEiLeavckDheoolERQ3AuqbDIY87X6z+BqdPX0r4HVpSXhV4/kgiO+YaYLJppvUQBDbEofb
Pzz1gIMrlocf2rhYyUDgwIn5J5FgNTSMIzxkvFFWlTml0rCqtL4+MRAFIQlw5QxdEn0YM8iqY1nz
p7BWPYfOg5oS1fcCLbbV+SRAHOgoLLY8fkh4ubknR6vwvzrKUym4ThSH+mjj5eZbX/Q/VPGS7e/O
pjaUz9Jw++PdSINnbgzAEpCpfr7zsE08qGtJlnIdctozpZeQeIjojyOLyt8uFCijRFG5AGd5/XWX
nzE/XDDNWSkzTR7GGHhZ/91j0mP6kxkfbE+hQ2hJKxya5pePJPAe1CoxcZaB/1/17yIxBGGEnw32
y40pYqUwpqZU7dtRjk4M4pL1CQWDtl+g/jovrS7Wl3iTtX7famIx9Myv1B6/UZ7UsIJ79KtqrtIw
uGPKD1yMaqE7t9rGPmIrd26RtxAeEqkVxO4pe/lj6aSIunp6sfGKmBUuaK0Lpp3XxP6hEXyIEeB4
FlWVThchdgkJLnLj3o2sSdmxIpwJVGbvd/fynBmjmQ4kgFU6cvq+3OAbVO5lXxOrjnM3u9j1AIjW
4GdIgWHOadLpfKvgwYg4YgCTRgUevSbXn5mzXT2lrUXfu8hvM1bLyCZlGMTBfPbUa6bLlu0yEtxO
KtzdTBKLO7Y3XuTqjsm7T2qb+ROW9e9qo5DG4ugIUCTIQFaudZlGjrJuHN/l+ExlQsrzS3mSuI+y
keTCDhJ4k1Tou885hTZwwmlJwE40hFb61B1rePNV0/xBBjmRR7sKsmwkD15GXuiffJRwAyjjwRnO
Qma+8T0atK/P5mXovs0fi1+WkjwKbl0qp+OO2pHNyM/eMPwH8I3SeMiQ6khKpiwW8e5OMtLWo8/i
C0oEPsysJOJz1jOFw8xcL7wQ5wwWYprxaO+1l30k/mpqK8TalyLs/lRozall7gFBLXMDiBYrV/Ui
P4d82DrQSUABkhyzUcuEOkpe2HlojrWDIaSvYk2aZHcHYLD/U+QIxhDe/SIsHh8Hn7OwSZWy1c6l
oF6WbyZFtKP6X1WZQdJZxjJkmOI3OQpG4driYtwkPD6wacX/DMxFstgvhwBsOZ/+khcdd4i2VkP7
tYmpTsML2oglTPGvV+ixHiNInvqg7P7X2vC89b6YiV8lMIDmD1bN+HIaBOdRiB44aVxJco/AHBcF
tvVFUbShAHMDI921u2tNqaMwtqS1+7qeai/EgwfzesS+PnOuw56O/qIyEuvpjj6CSnBarBa83tIH
BCH/2hzIlC6Hd6/fzYCpHxtzzbyfcnNAyfBkpnhR9Zc33UKcVytnhUDr1x84J3s9vCz55uA7+ygW
04HGHPoHDyIGLhhVyifF4iNZZSTG/IOfbQ6tFoROONbNd6O04uPuIy83i6zceSy44vCW1PINrk1L
8JYveV85AviaGnzPs7Jq3Dz4lhMuy4GsVdGYs7lCfIVSfwfju71Ss6sXfccRlllAwxbivPJS8qcT
xmCVI9mty13IYtNyu8zB2FGAr9gQtQG71Y3V+tslKd8PkIKOzqNqhpG4oTxltu3aekuGpwb1oRog
XiVHVAMjO8nNjSVHHoBVnyB1XsT5tTttMSh/utMrL+L4m0DvuHzKE3NKylLyxwz4MjGf4rHKXBai
3jUvM3ZZVTF5qu9ZudwI+c2uuZYEbOvxNISatLjilvXNDjurrF1LCasoSzE0gxQrLlLio6i0dM/Z
fJqMn0C0L53qUP2v7r7Kf29WT/QjA9EwK0G07r4hllS/SqMkyiiQphquqkvYc2Lbd9XJ8QYCU3g5
1iagx6JoocgkTLR2BAazW8KPUl/ClUQOlmav/o9rsdKd7gu5EjM/McD75gDZZ6FCmbjRrLZk9lp1
bpjEQSJWErZ7hdgpMiL++Ts1rBeIJy+UCdxLeKA/ZwT4FWIPCWWX/1XhqFKcOryH2jJ6LlSizd1+
39e2mDhmMqgrk0izuIdd9VKs6ZcJtxEkVdwkmGrMlCi0OUPPo81Rw8HZF4r/ha0KAduBTFIZXHJs
Ee/Gjw8Un3uAI69JjLM2A/ulHB67PJpBIkhNURtAjFARgI6kNan6QYfINGuAkFgVBOCFt2JnpfCv
bQesfHb8Ksdm+6Yn39b8eqv3gJNvLo5liSOwCIjhKlv8mGHtcEky2TOsVcB56dR4YO7IGO/ucFKA
owbh5orjp3GtrZpAjD8r/Lrubxwh0KtYjcLtza8rau+ilsuLUQgRp2aCfo8Hw1VomtSr5LMjaPmD
6pdz4ARnUJ6/XWDUHAFMR+IM6W3uOKp0qlCWybsjuMmgjhnm9GrIwAOiRay5vwwUgR2adZCUiCzj
oYEDpBTWKB1OWlZ3KjyaY9icWZvWVmL/0WEb/XzFl4d1BwKMcKZ9rv0wgjVdrwph40cROwzJzNNH
TS2CsoLF3KhQlNxxv03wqT3Hnmh3uDFadIsO0XxN8BGTXRG2W4SUveVMmlnbU4C/BNNAeLjIyjnF
DLNgJS+KYMnMhDiTCB2qQfcuxacHc5rj3EFX+/S0nibZrQAdq3mAX2UcDlc/noA9IKNCiHPNZZkq
MuFmslQNrMwsuh1gZg==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_s is
  port (
    cmp_i_i603_i_reg_614 : out STD_LOGIC;
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln311_reg_594_reg[0]\ : out STD_LOGIC;
    \trunc_ln311_reg_594_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GradientValuesY_reg_741_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pop : out STD_LOGIC;
    mOutPtr18_out : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    push : out STD_LOGIC;
    push_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_mat_data_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    p_dstgy_data_full_n : in STD_LOGIC;
    p_dstgx_data_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : in STD_LOGIC;
    start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n : in STD_LOGIC;
    in_mat_rows_c14_channel_empty_n : in STD_LOGIC;
    in_mat_cols_c15_channel_empty_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    in_mat_rows_c_empty_n : in STD_LOGIC;
    in_mat_cols_c_empty_n : in STD_LOGIC;
    Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start : in STD_LOGIC;
    Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read : in STD_LOGIC;
    d1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_2_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \height_reg_73_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \width_reg_68_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_s : entity is "sobel_accel_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_s";
end sobel_design_sobel_accel_0_0_sobel_accel_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_s;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_s is
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state2_0 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_done_cache_i_1__0_n_9\ : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_9\ : STD_LOGIC;
  signal ap_done_cache_i_1_n_9 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg : STD_LOGIC;
  signal grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_18 : STD_LOGIC;
  signal grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_27 : STD_LOGIC;
  signal grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_28 : STD_LOGIC;
  signal grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_29 : STD_LOGIC;
  signal grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_30 : STD_LOGIC;
  signal grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_57 : STD_LOGIC;
  signal \grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/flow_control_loop_pipe_sequential_init_U/ap_done_cache\ : STD_LOGIC;
  signal \grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/icmp_ln354_fu_114_p2\ : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_i_1_n_9 : STD_LOGIC;
  signal \grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/ap_loop_exit_ready_pp0_iter5_reg\ : STD_LOGIC;
  signal \grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/flow_control_loop_pipe_sequential_init_U/ap_done_cache\ : STD_LOGIC;
  signal \grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/icmp_ln225_fu_426_p2\ : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_i_1_n_9 : STD_LOGIC;
  signal \grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/ap_loop_exit_ready_pp0_iter2_reg\ : STD_LOGIC;
  signal \grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/flow_control_loop_pipe_sequential_init_U/ap_done_cache\ : STD_LOGIC;
  signal \grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\ : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg : STD_LOGIC;
  signal grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_i_1_n_9 : STD_LOGIC;
  signal height_reg_73 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal icmp_ln366_fu_235_p2 : STD_LOGIC;
  signal \ref_tmp_reg_770[7]_i_2_n_9\ : STD_LOGIC;
  signal width_reg_68 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
  \ap_CS_fsm_reg[0]_0\(0) <= \^ap_cs_fsm_reg[0]_0\(0);
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_cs_fsm_reg[0]_0\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
ap_done_cache_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51FF5100"
    )
        port map (
      I0 => \grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/icmp_ln354_fu_114_p2\,
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => in_mat_data_empty_n,
      I3 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      I4 => \grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      O => ap_done_cache_i_1_n_9
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_28,
      I1 => grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_27,
      I2 => \grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/ap_loop_exit_ready_pp0_iter5_reg\,
      I3 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I4 => \grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      O => \ap_done_cache_i_1__0_n_9\
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg,
      I1 => \grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/ap_loop_exit_ready_pp0_iter2_reg\,
      I2 => \grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      O => \ap_done_cache_i_1__1_n_9\
    );
grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46: entity work.sobel_design_sobel_accel_0_0_sobel_accel_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s
     port map (
      CO(0) => \grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/icmp_ln225_fu_426_p2\,
      D(7 downto 0) => D(7 downto 0),
      \GradientValuesY_reg_741_reg[7]\(7 downto 0) => \GradientValuesY_reg_741_reg[7]\(7 downto 0),
      Q(2) => ap_CS_fsm_state7,
      Q(1) => ap_CS_fsm_state5,
      Q(0) => ap_CS_fsm_state2_0,
      \SRL_SIG_reg[1][0]\(1) => ap_CS_fsm_state2,
      \SRL_SIG_reg[1][0]\(0) => \^ap_cs_fsm_reg[0]_0\(0),
      Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start,
      Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_0\,
      \ap_CS_fsm_reg[4]_0\ => grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_57,
      \ap_CS_fsm_reg[8]_0\ => \ap_CS_fsm_reg[8]\,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_done_cache => \grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_done_cache_0 => \grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_done_cache_1 => \grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_done_cache_reg => ap_done_cache_i_1_n_9,
      ap_done_cache_reg_0 => \ap_done_cache_i_1__0_n_9\,
      ap_done_cache_reg_1 => \ap_done_cache_i_1__1_n_9\,
      ap_enable_reg_pp0_iter1_reg => \^ap_enable_reg_pp0_iter1\,
      ap_loop_exit_ready_pp0_iter2_reg => \grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/ap_loop_exit_ready_pp0_iter2_reg\,
      ap_loop_exit_ready_pp0_iter5_reg => \grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/ap_loop_exit_ready_pp0_iter5_reg\,
      ap_loop_init_int => \grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \cmp_i_i603_i_reg_614_reg[0]_0\ => cmp_i_i603_i_reg_614,
      \cmp_i_i603_i_reg_614_reg[0]_1\ => grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_28,
      \cmp_i_i603_i_reg_614_reg[0]_2\(15 downto 0) => height_reg_73(15 downto 0),
      d1(23 downto 0) => d1(23 downto 0),
      empty_n_reg(1 downto 0) => ap_NS_fsm(1 downto 0),
      grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg => grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg,
      grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_reg_0 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_i_1_n_9,
      grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg,
      grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_reg_0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_i_1_n_9,
      grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg,
      grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_reg_0 => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_i_1_n_9,
      \height_reg_73_reg[13]\(0) => icmp_ln366_fu_235_p2,
      \i_fu_76_reg[0]\ => grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_29,
      \i_fu_76_reg[1]\ => grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_30,
      \icmp_ln225_reg_682_reg[0]\(15 downto 0) => width_reg_68(15 downto 0),
      \icmp_ln250_reg_701_pp0_iter5_reg_reg[0]__0\ => grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_27,
      \icmp_ln432_reg_739_pp0_iter1_reg_reg[0]\ => grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_18,
      in_mat_cols_c15_channel_empty_n => in_mat_cols_c15_channel_empty_n,
      in_mat_cols_c_empty_n => in_mat_cols_c_empty_n,
      in_mat_data_empty_n => in_mat_data_empty_n,
      in_mat_rows_c14_channel_empty_n => in_mat_rows_c14_channel_empty_n,
      in_mat_rows_c_empty_n => in_mat_rows_c_empty_n,
      mOutPtr18_out => mOutPtr18_out,
      p_dstgx_data_full_n => p_dstgx_data_full_n,
      p_dstgy_data_full_n => p_dstgy_data_full_n,
      pop => pop,
      push => push,
      push_0 => push_0,
      ram_reg_2(23 downto 0) => ram_reg_2(23 downto 0),
      ram_reg_2_0(23 downto 0) => ram_reg_2_0(23 downto 0),
      \ref_tmp1_reg_775_reg[0]\ => \ref_tmp_reg_770[7]_i_2_n_9\,
      start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n => start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n,
      start_once_reg => start_once_reg,
      \trunc_ln311_reg_594_reg[0]_0\ => \trunc_ln311_reg_594_reg[0]\,
      \trunc_ln311_reg_594_reg[0]_1\ => \trunc_ln311_reg_594_reg[0]_0\,
      \trunc_ln311_reg_594_reg[1]_0\(0) => Q(0),
      \width_reg_68_reg[14]\(0) => \grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/icmp_ln354_fu_114_p2\
    );
grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_57,
      Q => grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFEAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state2_0,
      I1 => \grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/icmp_ln354_fu_114_p2\,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => in_mat_data_empty_n,
      I4 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg,
      O => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168_ap_start_reg_i_1_n_9
    );
grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC4CFFFFCC4CCC4C"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_27,
      I1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg,
      I2 => grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_28,
      I3 => \grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177/icmp_ln225_fu_426_p2\,
      I4 => icmp_ln366_fu_235_p2,
      I5 => ap_CS_fsm_state5,
      O => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_ap_start_reg_i_1_n_9
    );
grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF070"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_29,
      I1 => grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_30,
      I2 => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg,
      I3 => \grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      I4 => ap_CS_fsm_state7,
      O => grp_xFSobelFilter3x3_Pipeline_VITIS_LOOP_432_2_fu_205_ap_start_reg_i_1_n_9
    );
\height_reg_73_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      D => \height_reg_73_reg[15]_0\(0),
      Q => height_reg_73(0),
      R => '0'
    );
\height_reg_73_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      D => \height_reg_73_reg[15]_0\(10),
      Q => height_reg_73(10),
      R => '0'
    );
\height_reg_73_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      D => \height_reg_73_reg[15]_0\(11),
      Q => height_reg_73(11),
      R => '0'
    );
\height_reg_73_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      D => \height_reg_73_reg[15]_0\(12),
      Q => height_reg_73(12),
      R => '0'
    );
\height_reg_73_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      D => \height_reg_73_reg[15]_0\(13),
      Q => height_reg_73(13),
      R => '0'
    );
\height_reg_73_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      D => \height_reg_73_reg[15]_0\(14),
      Q => height_reg_73(14),
      R => '0'
    );
\height_reg_73_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      D => \height_reg_73_reg[15]_0\(15),
      Q => height_reg_73(15),
      R => '0'
    );
\height_reg_73_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      D => \height_reg_73_reg[15]_0\(1),
      Q => height_reg_73(1),
      R => '0'
    );
\height_reg_73_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      D => \height_reg_73_reg[15]_0\(2),
      Q => height_reg_73(2),
      R => '0'
    );
\height_reg_73_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      D => \height_reg_73_reg[15]_0\(3),
      Q => height_reg_73(3),
      R => '0'
    );
\height_reg_73_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      D => \height_reg_73_reg[15]_0\(4),
      Q => height_reg_73(4),
      R => '0'
    );
\height_reg_73_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      D => \height_reg_73_reg[15]_0\(5),
      Q => height_reg_73(5),
      R => '0'
    );
\height_reg_73_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      D => \height_reg_73_reg[15]_0\(6),
      Q => height_reg_73(6),
      R => '0'
    );
\height_reg_73_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      D => \height_reg_73_reg[15]_0\(7),
      Q => height_reg_73(7),
      R => '0'
    );
\height_reg_73_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      D => \height_reg_73_reg[15]_0\(8),
      Q => height_reg_73(8),
      R => '0'
    );
\height_reg_73_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      D => \height_reg_73_reg[15]_0\(9),
      Q => height_reg_73(9),
      R => '0'
    );
\ref_tmp_reg_770[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46_n_18,
      O => \ref_tmp_reg_770[7]_i_2_n_9\
    );
\width_reg_68_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      D => \width_reg_68_reg[15]_0\(0),
      Q => width_reg_68(0),
      R => '0'
    );
\width_reg_68_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      D => \width_reg_68_reg[15]_0\(10),
      Q => width_reg_68(10),
      R => '0'
    );
\width_reg_68_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      D => \width_reg_68_reg[15]_0\(11),
      Q => width_reg_68(11),
      R => '0'
    );
\width_reg_68_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      D => \width_reg_68_reg[15]_0\(12),
      Q => width_reg_68(12),
      R => '0'
    );
\width_reg_68_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      D => \width_reg_68_reg[15]_0\(13),
      Q => width_reg_68(13),
      R => '0'
    );
\width_reg_68_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      D => \width_reg_68_reg[15]_0\(14),
      Q => width_reg_68(14),
      R => '0'
    );
\width_reg_68_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      D => \width_reg_68_reg[15]_0\(15),
      Q => width_reg_68(15),
      R => '0'
    );
\width_reg_68_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      D => \width_reg_68_reg[15]_0\(1),
      Q => width_reg_68(1),
      R => '0'
    );
\width_reg_68_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      D => \width_reg_68_reg[15]_0\(2),
      Q => width_reg_68(2),
      R => '0'
    );
\width_reg_68_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      D => \width_reg_68_reg[15]_0\(3),
      Q => width_reg_68(3),
      R => '0'
    );
\width_reg_68_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      D => \width_reg_68_reg[15]_0\(4),
      Q => width_reg_68(4),
      R => '0'
    );
\width_reg_68_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      D => \width_reg_68_reg[15]_0\(5),
      Q => width_reg_68(5),
      R => '0'
    );
\width_reg_68_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      D => \width_reg_68_reg[15]_0\(6),
      Q => width_reg_68(6),
      R => '0'
    );
\width_reg_68_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      D => \width_reg_68_reg[15]_0\(7),
      Q => width_reg_68(7),
      R => '0'
    );
\width_reg_68_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      D => \width_reg_68_reg[15]_0\(8),
      Q => width_reg_68(8),
      R => '0'
    );
\width_reg_68_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      D => \width_reg_68_reg[15]_0\(9),
      Q => width_reg_68(9),
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
P3MpRSaIJweabAL+7u+Fz7xhZbloIYwgBSk7v0HeDosX5tbm5oTeHFTHumZ+GbN8p1+IgWo0UThp
WdTtaXunP+zbvmkc4vIj2gcO2CNpo8cePcGSYhYd6XK62oY/3ZJACaoEWhFgsIZiQxS0L4IgYkVW
dr8Pe59bXFPXbgvbMYE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
vzSFjgaZN+/0dcoOUPyaPxjX2dO9UeXzB7wMdKSC08TfCClOqQo+cYSn6RjlMfeQHjy87StG6fKn
vbNQ38X75aZEMH53zj79492fgPf1U1ekebBeiWc7Hz/MpY8gcgk3zPbd74F/iiqd74KdyuiDCG1f
pLLwhPOjW2vL4wbrk3lYzSPETriQBkEEmZamaryZaWyC3W/d1z/jcIr+le2bHSdSmEJcpOz1SQNI
xJeu7HwVfN0XyvfCcoVG4JSwv1nBrC5JfjmO/mElHKkwXC+RS8MvkIKoTAoggz3Tz+NtC+UKwvEv
Aq7K0MiZk5QWeRCbFlEwNT8OxuS1ENcrV/aMDQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jlgKPqWPbSNipbOPn8lu/KaHftQgf03S+T8cHGgkncOebH1PsFpwrLodQ7eFAjHDgwwOZyyVwZNJ
MPfD296myhQihNCReBBguV+XkVfxxwbT7EmscuyetqKsGGrZTxIrOw/LRuc568zgr8YWfceFivHq
9ianEmBmw2+mlQ9EII0=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YwUhyV17kwZLuXGky8ffva578ls6MMeDHpamuxROJ+FI5k7tyHm0jX30oRMaPwCW0ysjeztMa6HG
HNUTa9JjxgskazHcH0Sz8ufGGwkf8i2FaI/JQk3AHFysF8C1mvzLWywk/Gp+uqpHyT51euKqW6Pd
XcMAe2U7iBv7cSu/Fsyx8sQvyvO5Kz6PI3/wWWtQwszG5T0bCpkeMPaJy8Bhl/EOcgzQhthJbK0D
jC8DKixtC3wdfz1r/6/RqyJY4MMrP4weX02A4l2fdE55lWxK7nReMoC1QjcPIzQ+EVubUA2r+eWO
yW/gjq4T9QZFsKdyKe247ytZj3cVMsX13iyObg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
d9LQIZLZiqCzsAdbgc3q70D6JAx3iFNU4XAPi3DoZgcEy7hy/57Nz0AeRaiLGkM1cyMlFqegAjdj
ZxRZKJFB1msP0D9d9A+akrHfR4d3+ocVPm/YxkIeAlXlRA8Exd8AQL6ZbY6whZ/qD6RtsB1Vc0Fg
3v55FLuhAFFShIvElH5+mgNY08JfpU0HThTBpvgnqgQqQC3YgZsR8c0XUQ1oa91GoftGRrVJaaRZ
/m4RYVc3UVoPfrn33bGARL8LJfVuYoj6CU7cjmJgtwr2gtyRpA8S75acr0+fEhdGAAoYtibbPXqS
YeMoFZ1vLBypegYgQ4Gwis6YGmOQf5xA0EWzIA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Dgmm86sWBI+qtVERbgOk8gfAmyW8D0wmNQbWgbih26pyAC5N0CC7tdJGkULnoeXp8N+ku0A5KnYU
wjWFW121G5BitiFm48r+mOd9/YeCLlvnasw3rSEqORiiPPtOIdkE7tzjrZCCy2bbpK26+rTeKa3P
7CFoFEELVlx6ChEQ2xofthHTJQNLLPhReR9ofyGWgkJ1/m00TXDbTsejQ54zfJEMwL1QtP+kBmVF
pcegNtHoDGBlQ1sIqaQjt+5XF19nbu1QJr1sZO3wuA+i1oKnoGNclHBfeVwPSVEkHJ1w8HiJwXAZ
8AX13+9XMnLyh+FmXL+/pj0fS/H/h5/vZBExbw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
VwxbY89a7QOZebPMPVuxbaX3AV7xdxnnz5RfSZX+b2jv1+nSNFBNUtQSsCXIxllsIVFomp58uZN4
l+vIc5DV/BbDuyIK1L1PvinS9JUW9frcwroJiZaN0az23iTtiPY4KsG0ytwBN7luDm8fVO+6AD+E
k/ikBIcJWYs87UQQ+d+uN6G12Yo5HMsanVKRZVqZvgqCvywMW6GYVaI1PYS1UhcNSO0ZY5zmQws2
oEVAUS5VEIHV4H/tVB3XwxQcD55v6zEqPKs+CYFtQOrpuro4U/TGKV7/JT+Tkkr6Y1AP3L55Gv2h
mYdv4bCfiVB4xTFZMyj39mBVKybyvK5nDetsZA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
EXDvJqjr6XWpksrH9h/nyutYf0lia/zUqKzypHS04UdNcC3L4VjAIJroxDgGq9qSEXi53tRod6Cp
Bcp+BMjfGRz+XcsfrFVjdz8ITGJHxvXS49eFsDkD9SLs8QENklUVsdjtc0T+TKx6FwXF8MyrNu08
OR6J24TVqh9OJ3XN6RWsFH9H4KwDphGizPvFa2rAkBYBwivOWrM4EfQJEStQNLAkykQAC3DDL5B5
SwfCcqFoicavbCCSlvGLoB1qfbwOnFUJE1xoArrRslpS7MXg93RrL7u4kFlwsqhXJILvwbKkpt+t
o9TkoIrvi4v48T/gxt8CwSSu6vzm5cVRz/KAu6AD36G+ZMCO5GoHRrJfmVSo4KSfp+01qr2ev+B3
QQ4fbedspuYlQAqTXrZpeMt1lrUdtNSCnZkq3LFzIZ2tof3d5OBJxMR2ASEfUkxu4g00c2vEXK+D
NRcFaxO5XRhiRKwtXzhoi4mnaU6UzM79VvE3/PZRzdb9aGh0KydxYYIn

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ag9qqdOrnJS8I8s2i72GsgjZhkGsIZAsL961p8s/FqICSpWp5jdFnqN5gmu+nwX363gkvhBk5d6N
jvdC25WkzA01X1ZBDkVamo/1hQr8SKkb11WFdb/Ny89SIWb9xqnxyZJjEPqhwEAFAZRmK+sASwb/
nvNjapvs7XgMOFnfhczYhWsYzJI3JmI/JPl+3du6PKLk+bOYbf/RS4mZ+9TlhX6QxdlZXfQvcdP9
OqK283777INDCL48RwVnohNX8JTVrFmIQNs0AMhtr1kVqEv/jr4SuFUfpEk3XnWNo2JWzrYguFe0
0Ndn5sC7g1ZJmZNcEAOXWZ/cukIqJR4uZoiMeA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
iOcsn0UnQ6Qp4s21VoGvYpoz/IIp/aImjoHcZNfXPra5Q5/9MLG6nXspPlZlJILonUEqrcX8gGrw
/gt8u4sW59NvkiGbQ6fCItEHpo0esTlsZPsfnPnpYTE+obLAVDB+VYPNCDCZlAegv6hBGu1ykAIT
duUU/H+AoiD+BPMRKs9NY8jniBlPwfyU1vgAezPRSgZXfzcVxzVgoN6IVAlKnGAIp+nh5hGShKty
bfuk+D7ATMSEvNzv6KKhen8x5TVKPDw4ETQy6EsC5EyLnnTGl36nFznelKPbzRnq5d3caImnxQBN
V0pk7ORXYmWrybPm2L2Pe4Vf0fDoEgSj8hLRNA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Rm6zpE7SPhfCSq7eQhbnfNTWuUm125JXFyr83jhQsG02q0Qd19eMwCxcvS+L/xNWVmAuuiHjoIdN
bIhrJMWXJ5TnZBL80zTQ0yNmalrUCMObXmA+6SrNue2ZCA2KduoH1jzJPO0LyJX+xLua24ekZpwM
DYKpHJvLO0DoJBPLZzFIIFMlC+SX6IvsoepjImYdqDeYpIBWD1feTz7Vt9VHlvZE9O2g/eFAwIt4
vWvweYCUWEvoXzj2nS/ARQaA59GfAcJbNtlw4VdBU1+oncUZ7kDX7S50YPF7w6JO/QunNFArGi6p
bjCJyjM6Lxe5aUHkhTadIU99AGL+GREWPN2IoQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 39360)
`protect data_block
2OJF+ks/9DY5CWuQ2pG2XilEBeVox77XGrLJW6yjeOXtlU993xt2eKPxt5UHQqmMzSvbvl+W3VmC
KsZb2VOlFbSVb3Aw2dTM770uCUHPFlP5Fqz3bfgr7aZ9hITQOCt6VR/pUJjZxiFJkO3yZnEzg86T
EJqhzljgDOCIqTJYA5urUYc8CF34fN0i0NUawolEAIF53zyYiWNLlKNTkzGKkmx2JOfaQvP2X/g0
RfNLnZtrPMdRWugE2maUXK72PP7Avh3c1SlUcWrJCnxwTISL23Y4dJPbLY5crqi1q6tEXu31flTd
FTXdrCs/mRDJL9bwFdjxTvb6VyFxmPaGpRR7bMyM+LzzzIyYZ5Qbn5p81r4lRXvi8Z5/76vyuCsu
BcJDJSaL0AJ32RCAtOridz+f27vspqumdeJJa0+g2tYPCeFpl6CMQ/eD2JCHyxkjxdXw2MCGcKba
0wPSO7A5Uoi9MvCibMV7k7DdwsR0kkNFtVo3HX5RCevdbLOzLw97MrWMyNkHUguzj8XLzNnPUJuM
jYbyGlE+xSqmYDOfTE/iFlg71gBb/t8mjy7PGBUY8qKpIVscgcmtN06WC/f7Ig5AhmAzcFSo9lr5
heatPlT8V9J6mlfjczC9lRPNcu9kRdbpzgT8AoesEMP3EjhSW8psl+VvdCm+G+I+qf/tk5KppXES
KTPImz/PaAFZj2QLBC6+e0h1tzgTNj1OKEpqRtPtwutQf3MJD7RF0Z2nga28wdRJ0hMugYgfW1WM
fn6Cmz5wsHnCA7/fAAZWjVkrNpKWyrTztX0JlODYaXVnmTBMs77uPkz7137Dc+1X4/lzlu5jsEOH
IG5Mr02OVdcgcmYeioUbqslCC5rkKuEqw7ATXlnOkPuzeNfB4K5oi4YIMXFSfxmSWCzWgYf1Gjkx
MSFjUo5gTz5loL4Q0f6ZTNcjJlrbgArOC1IsxUegnpu6h7KaLKCYPhTWW0DcleqdkNW4hDzpKv40
aT4gjQ5U2AQHyS/QiAW7h++wq04Ikl55+3qpcq8GcAy1Rvde6Jflf4QLL3XJlsQ9IiElY1nz7iVu
i7E6sbblh/E5w1G1t/L/FZFtdgynQm9icOiPngKs271Cr+yolS8b+nqZ2nQg2VsOkfKOPah7paKu
nmGYqUgbv+xcch9sQoR+NFB224xp5DNJgvcenyzhOgY8JfmEIKDI1fvrsZFeQYEzq6f1k99ZYxpT
gEbXB/nAxOPPPJEovY3JPn4YGZ3pLVYiv85Ff4b9EHKFoMLargoJZPSRLtH+aOOODJxwg3zz5sdM
gTzlw2sq39Koyod4YHnfrKMIggm7frn5a8XQPlXXVm91tpwcGpWJCbHucLgGMEPw00VwvSX6JkuD
Yz2khNZoZqGJn0Bb7+Q2IXzLsUDRv4xd0FIALGbLSXqALUUz4eZBIgiTJAa+Qipp47EeoMbPJil+
UnUKSI5BtrorK19rU4S1w5Urm2Nk/V1A4jvz+IRZOmOpMHQgdfVwX72ehkzzNbRzizP9/oNMwJVp
qSWXGXxSc7EkAnUtvneLHp6Pk5d3WiKi3zHkj8ugq/APpmwYgI6WhYItW6495/n/P8989gHtQVWo
5/jnEaw+7PciGWgPW85EIDVCgSBes2jZDpR2gHT5f6zNqUSMd9lVX90DHuMBXoKvw7FulzAYn5na
V8KKdTZqVcbCufFi+TCJYv41cCLOr/w/+0YZrgA0HPHqWbGQfYo2rCCmVS2XypE6IKNukwIDJTjV
nerpg9s3ke2wO9JFmOlsJmIYR3wq8aJc+Co/MV3yidFtWqwJfxQE1P5JgqYn+IzAJ1g16FQgjSte
fzeYz25OACvpzwxpZM6acVhHaJk68sXmJUvabPUjM5Y07cRO2RmEuKNA50qq7mKZuU+JwOmLkMYo
/wWIVMGA77q+dx8Cu/NAfjGVZ3AYqh9C3iwK0cKZbOgLjiwW0vUz24I551VPMXc67K42lu/tMPmM
ifXO86KJ1hc8j+9yRPYeAxDW5PB98pLHJdl+nGcYjFIFNw7RoHlNJa46l+pLfSc0cJHHWMl77DzB
KUqvCrTwG6TRt+I/6OnWQxsu/5J9HIdapyXh6ei/4fzI1HjSUFxYIS/bfdw4J9bmZc0rMjx+dEEJ
KKEVbscid6yJ0bW2GkKU8zdVUq+VNS9mtvYeW8fK+iMmWqPwRK+NwsrweWT4dr5afBGREDlr35ms
5lUHg69OfMQu4glIOeLMRlCptOvGZvyg3icBieBAxeSrOkD1GmvJ1C1kuEeWKC72kz1LOxE9jS9o
mqJafshcjErgi9VE5Y9ZzYp3wQuQNJjpHqexCJD0XvDNmphWW/7gWqgtcUZf+gdNMdmmZqBdocDX
9mAwphvRUKBMuvHs5bJoyhkN7D9mS0yM+kuGnPfjDZ8aeuHgOQpBYaoDfGiukq3PX/GGGYR3s30v
6D9YcLQG8ANzLor1ZV1VoxqDa/b9nR60AZJfQrZpWQsgRbt+NSz97J8msPYbX/9QGihvEso9p3aM
mQsQTBHB5FsP1C1AwzVOjS0ZqMmUqAIQaF0Y8d6bgxKNoBtied82lWCIMNq53Z2swpWtGWAMl5ex
l2P7Z3OHJX2vgAbCG5WLYPmtn/Odi6qh1SiksYpd3xpt1besb9lTTArTl51BbtYbY67dTJZdqeIz
BNym4kqN6jlqfMm+E2ap0OxoDYrkN059Urjnc5zvUjev59F31rwfY8RDSL3hvGkWmp28KGk1AjJo
URA7FyjxT+3R+jYbiXi4McNI5qlq7SZG284HzQy4LQJihnS6WCyk5x9tGri6YEB65OW8nRjSrnVW
6cmzYc3cffylXoE+nMRwaDZFBaYV0FzTrpbtTqmpCEKmJXvYmIzv6wid0bwzlCZpwGkrvV5xFH9k
2aa/lb4TD6fRyvkTVQ6t2SplVAwvnDRsHp2KnIRPk5CG43Sh4mBGvWjN/RpNWpli6s7fYvCtsB0d
T0V/Zbc/jU1Vm/W+b2C8PPoo3zw2gha34FRPdxdDKEkZG8BJAkPjfT6RRgkE7nGuhYf5ZjzVZ8JD
xV9sBat8VCOK7JGMgmTVb2ioiLXs6XpkOtbZjgeEMN8Bb8nKUsqETgFiYRa9yWdvo9Gh+83eylqe
3Rb0SL3BWpaHVHtPOmJtdfiETJkk3Wb/I/ykhzhdl1r6WQbBIXCGViilWpwEd6TnrV/U+L3JeW3z
iqen0d08Viz72oCbo4MAykG7sxhb3JEwNiLjbdKBtPqTfWBjgqwwvLhpFXHTfPiPn6UJnqQO8X/d
LuwSm9/5DHmnw9MHch7N3QmESGLfuLqY9HW/S0WCldeRBfFYShZumjZOUJTSG4018iKkeeCng6G3
gE4I8CL6X5BXgHQdi8PZWsqKHgj39pyrCvdCpsuwnYnBxnHUlxvqORQI2YhfVtaRLDdu1RATtGpC
Ku2tPxy0cbcacB2ULULwQ3NgXE5An/dcPLnADe6VUCy41gl28xBeeQ1RQgAHguwcS4vne485X9CC
WYLUhbqTJNMFsTpXQx7z7Kk1jJ815/7sPWNG6ftS3bJIfmat6vE9kRh4GAcmMR6c9ka7dGtz+iNc
8SelXoxgMuTNrBvRXuQ4+X37JC3voc45NxlcyAyUbQNaamghItUCF7eNAvOYhk3Ach/dX2cvIl5u
0rkKqLfdZtgrrlRFlr9IlpYP1JVAz1JE81mcNuXt3ghGlp3nkZuRN2UoMxjNH9qHDlQ1qAsotloY
ykvRctBNB0Eldu5FV99cER09NY4ssvyp5f69sm8Dgnz4SkHEUBDcS9DhL/k+BXupu8VBbwn92utz
NViQ4xptnIuO1pebryaYxkOWwbsbM2M/PA0ycrO6nr7UOaDo9iCgrOOJFvIfEIU8F1xNjfdCx0WI
CUs2pQDp09NDCbYtyeKlqGCSISFzm07Z0gHyPxtR/tV8vDmhi2TowjSyhEI9e8hydRK8UBDnRXNS
5YvPuQhh0g17Nk9sUu51PucQ0eK03rvhxvmBNvjBRt1jPd1IS6m/w+usPydkJOIm8OQUjaFgX8Th
hlkkdIcI2Cbx9mYXOLLwK/v/oDETY5yLBIn8de9taRZ2WbxVwnUCQNom538dFeq8VMAcAP89xCZi
1UsbfFuu06lu97cfkN/SoIxFOMbcLZ+rR4nTACjjRIkZRwRTs+RkK2Lp9TNu6KxlczQGZ3C229Yt
V98oMlGt7kkqsRxPdG/wmRPNA8m3snCuV10XgkhlP5S7i/9g4/d5TlmRjAo+KTZhLmwke3xc14ke
VTL+lmzHGErhlbXxhT8k08CqzN1e0EzZ21AJf59Ei5kM26R/+6fa8lQltVB6dCBGBGL9JLf+STBC
zYarMZQ2/f4SWokQOGQDOnXnCj692TYrB+EPwgqLbBKwxh+K3waT2V6MuuIV1sNuG/GGjHGx97x2
Ya6BqiSvihpCsuizZSoxhczUkw1OmBFRRghuPUtlzcR6brH5dBnbhF2hptvzT0hq8QtCNOmB0QOB
IRrd5HXuVGNCbvrDPUbIJ0TB5L+sj7NjvJ1E360vchjYpzC6zNbFdkmZ7zfqWgYxkRliz6mfEuOK
3sNbNBmaE6Ub9F7fYWRW9FMGIQnHClAjs5xKx60VXca+4iz9+JgLLVa1QwRJxwUMw9e9cT8Um5EL
WJwcVv6XGfm2uDRdcslx5/obvC+rSPtHOx2kpZGJgvvIZFdCTPmsUcbyniQ/SneAONCYcmAqQreZ
/UetHBDZm3h6dtVErhjtd5snKKiI3K9GjstHxhsKNHeK8f4fiujxclh1hvo27kidQccePV2DjOKZ
gZ+NRpjIjIlW5glbbTN0dOeR+5oR3kW4ONf4MMfqcvaRD0/KktsIWOorH+ZurxQZEfFXfNU/c1/f
hzzZc3X7slGfnQmxzh0ILqYzHBwQmbOH6qVhsLrD6QMDlUwk4bZmv0zfV+ngLC9DZeijnBg+bzZb
3pHct8OOR5azKYv8PHHKfVk16KtJATyQk43xEs7Qc1PGYZf0qfylcy1yXnH7qvvDKZbsmZCxHv5t
SbUhHixFW2UXJFEfSpVj8DfGttIxytN7yxq7cSNBoTaUIVVjvMTLY98WezS19tdkPvWC7Eu5G9kq
3+kAdZ+vIwG3zmUc1f3Dzv1bnqYXPiEFnu+FytYLhMNcDI9ck5mnp7wUYIHAikQvbw+8I/OCeKMx
zCBUAzgE2L3aRgQX3k/VIaFrR5JXlEYE9VhyR28egbDYRDFmB55DsKr51ep5J6h2vhcduF8HDEwh
0C1V6zR9HVRAhM78NJWxVPdeHNx/dOEo+t5zWxC3I2T1T/kgMLrwzm66EhTGSOZgNOAM+BMWqZ66
Kp4yK4eNLDGRxzH7Xqiha9irXWNHd6wo16jB5/IxHIJXYOa67OmNFP6OO6EQ25wBv8XUtCuqmlCf
PYYQVXGfaNYrqREKEQxQCruGvcAy93yboqc+CXr8Mup+ao6INVb6qXvUN3P2ZUF9Xu61r1G1IZr1
XKLCWuhz23HZyUtcxivRZtlp1fVYE3TON6J7RpAvodbhvoW8ibd/CkBFhbPqCyOYaLgIJCi93dIo
S/9x1HxAj7z8U2u6pyu2G9j8BlVYhwEaNKyl3gOJu0kqJP031WPPV0P+K+EjiuLak3hCtFwqlYpW
s206jx569oIYpXSje4gYiH3VtIwYdarL5NjCi5+/+4TQHWM5TAex87l+HLwGfpwDcDOY4HtbAkUR
1roh8EvX8uG+80LqaVQ9s5mc+rmmzVfZF02G9ByQ3DyXb1HUSiLMPTbfx/8KF26U5ogu1M0oZ/tv
+e1cYEJh4L0RHOKu7k5Jw1a/DydS/Z/r4ZINgQB+7mnRbJbcu2+RmD4EomSwFSehMjPy+1BDP9r9
nwcJIcinOE8NOPm6lDeZ1uxO3vn1fksQPAIK1TwEY00nSme686x2KAAk9Zd8RAXtNUAi0yA4Kj7a
Bu27C0EbgcTxOUMzsmqw2N2MxR+6AQx4f79RCw1YbAgx7JbJLjP+Flx5cIBEERg8Cl9YyMSANe5D
huUGtkrz2i9jOHmbD9fT4hkLF/wZ+o1L5Zoochsga3VLkXJ2s1KFVDsqpUjECdy4pjcTTEGupNLv
7TXm+3gtoObk2EKMOCn68+KcEdOwc7MgqpNaBcp1fO9X42b6sdF9LHiYL8JNYIU5W6Uj600i0Ab7
8cY1RwZO9+CpfT7hzWSh1t5op7v0GFTaZwOEWzCHXw7XANonLQcXSt/XngzcOMUJLkIyJWjpXolQ
G1YoE1lCx8sa3lPPZEpnPT/enPqaUFoGuIpNePt+8916BbZBVFLClgmeig9Ytad/hnaROqchoYwy
GlUODqikJgPMmHv/GrLCX0gxdLBtQFaJWHa6XvJ9L3XhDrbn92inISQhbq/z3f4vZRfqRuoTCDim
JbM7S1FDurekC5jZpp6YjXuuy6H8cZGnvS6k+mZc2a4BFIA8AX7VDQM9a0qtcPppxk/nZWWBXszb
855vHPMYkFtoL1rj6tWjc1tqy8x1BZqzeXrQKS0p5775peveA1cmQmcQTsoa0fEQWG9OrJnmzRUD
6BipTljpCyO5JMrhJrYo0Io9BgmCbHX0l0PvMqgGnFwfWcBGYkHNj76PEDry85C0DLwxj3JeQypo
5fklyP/ivODNdMkyDooNbGNVbRSOFvF6ruy/rAX5cQ1lEQUTX8TqhH5rzjAao/8jQdHv2LtoykeH
HDPAfXwol5h2Ck/+hKGCq/ZF1d5ZLv1WXBXoZMnxv3LVpJBhYyok/Ec/M+90r9ZnDlm5443Fu2T+
BVedjC2gGLFQyiNBsz3kagSUS31SjPuJt2PEmpIOLbil6dHHqqVbRepNqXc4KXOf2CaZPEtPgSJY
eRzPrEPSK8RW7hBe8X0y6xCEVCS3Oz7iZigxh0dtArLU+DzsmcrfBI8IBGNFUgOn5eWlvQgz27/Z
7RB/xjGDgpVHCKNcK4fN/hET3cJwEx7qMQiYDmeqDtpnJL8guUZfS/GmEZvg1PsZttnKd0GHAkOB
Ab6RRQNRtFJr9fcUw3AjSVyBVfuEeBPQymSn6apgPQpn1t4oxiDZV89LugGk9i0TqVv2HskxaWq1
Rd9Z9FweWNSPtxmkmbl7zAAWPV91uUC9cJ4i/4/a1J0yDE11EckRyZyKjL8OJ/neWBJZQsxH3E1u
G5oI5YBEMuKX3UXflcUa5Pj5Wq1r38tWPRPqCSEGlkuoKA2cHo+UMLb0gb5x5v+yTNvU7xY5N3hY
QYqL3jAC8dJ9NjUM5u4Up9o8n1bzc/NqVq+IbT9WSLqrhIAYkkI6D1Je/8h5nC2EBP1D6aOxlE85
51RJZxeTc5Gz6U9UDI0uGOLVL6X8eyFaDgfECcPk223szq+dTRb+PRcf1vDxugGegoGwWRN1BS85
L1x7HOZY0MZbLN0umISwgvlTJFkpRT8XHO/O+eS9HZwktdBsrcOyiChuh93q9P5BCX63Pj96Dbnp
KEbJC/D1GI/W92TEgA3XbPo3OzEzmBfN5mFR4jKkEXyT7Vvvk+cPBXxwaWTQrIVmrQO2t4fQtetH
L8dGxZJdtNLDPlaFcUvNCmYVgzX+ZUmyugsdrX318n5JcvYIYIyDVwWdnczJ5iP+gE3iy7TvAWn0
a7/coY6A8LHWZKTFEgksPOxdxvbfewi+IRE2iMsc/IgFkEr18OWct+6zA6Zb03ENkkoQjA8PZ9Xm
6lQhLeW8vxcMBTtIXBI0QLppeFVQxfMtQkIM3PqaovkJ3Wjn3gMEvUzaeFLnaQs7IQF4FwBMEk5L
4Bg3gJG5KSgOSIQOqubsb+tF0Su6/NCLV/8DIVhqePZj58QzyQRmrWEbO50tpvnR+OvqHiJEZKKN
4m3qGFWdDcXtFoeP+a5lkyfGOj8UIbWT73JAZK7ZH/Y/sW9zhbDbeXNrtlAUtn/gdFR5actTVfAG
yzvhYPPvoVer13YlE/q8h1qS0Jt3i1VTwCpearSZc6V6dFEpSxPOoCR6stHINusiO2wLQXGzJMnx
FkoSwWZ/q7jLeVlGQUavVoiv1YgQtMu9Cms1d9jVoOLRwgzU/5pb407AVfJ6JpyN04lh+1KwGriy
+Tfz0mKOzCw1qWD6WAEulvqoj8MkhQEnP9S+iAQrbCrfYAyfDWnL77JanpC1AgbV6T6DOFGvcUtO
g4URqE/XLBi1qDeCU8kee+u0akW3DmUuKONbB2iQQ42sE2Ow9YiD4ldUFtU7rb2ILyiHlQ0KZBaM
LpXXudnyFEguhBJilpWZdCTHc6Hi9L6yGavPO8RoyH75hSBvNo+euIwdVpvKqgbKNOiJkBqitqqX
2TdohIvRPAqGtDRal6nK0mK6vuPv23hMRAOsp1nkTjsXGUfEbmQjRB1vM1m+kXtuf9/MQQgyYT2f
f4icTI7E6HfqgBrzWhnkf21gjvXXlH6spREgpCiURJF8PVvo7DdVUvnYCCZ1DDOs5l9fjDMcfRrF
xkXrGWq6i/lj95uVA/pOfp2kKwmJTfvJW64DUtnnCPkCrQNHONKBWkR5bqm4a7NKtxvKyKEzha4N
s62pKi5vCLhEerjdoLGXrddYY6aQmwb6myTktNru30qLFksODUiYsC6jqsWWiAWwdgOY0lSgiY0Y
V5psbCnC06U+BojMTjnuoL5zQMh8Mwz1S5CjFKVOVBUVZnLIYGVi4aiJkfQwD/tbIXNIZknGoLdn
dRtX26n9XvHysdPVCVfmQkiFwUtrGURIR6OiKQu6xPvkxow7iwJuL0fXDnnKdmGkf96ttuV0JGY+
TkshfW5P+6c/i0uuHAF8sVNIo2OXVAoErqJQEBcUXpSXlCWSs32VJao9t7GnmPP8Q6DPkkwVlYl+
Qnd7Xc4QSH0KVcgXD01UPvQwuYgAyuTa9nSEkxbcMYJOabaJJTBArCSjZxlma/RuO0MlO68giyaZ
KCGgmKZsOA1q4jaymTJdpQ0I140MmoU7L8fNCLQCslQ71jGBBaHMg7enBAv6Ea8lPc2s+FG+cAhD
oboTjiueSxvaMMPdrUvAiHwkQNvRJF8GZOWRVsfjuTSK47dLq9F6d94P1Vp2ylsINcAjN/6tjojd
MXby7Ju+VMrkGzyS28NyAATtvH4StfyBQUJV2Ll074eHNAf5KlNP0qC5O6/t1axVZyhmbCkPwyuG
P6ZfYEwAZT47B6S+2XZY9EGxao3ZezFdi5CquAEn6N2GeeWvV3tmivmbgXJBeFsNw3BqJjrCHRR8
skx4WU+svENebVsTTB8X/CzxX14lix4u/yDB+70OjWouZWR9S7vRBbXcyHMeakxERV7Vr/vYUYfU
EnlzT3EKuZYyM5oyzFs9dsMlo/WS4CvgQoZhZEElS6KpOxAb97SJwvjZbR49+y1Pot9eY6VYgAbG
v/ciiJetZPOzGm4EAus7GvMm8f6jgXFDvR+8p4fDc0wCiyYbknPR96jnDz93N8y7hvrKgFBWDAkg
XjpNSS7EBh2HBOzQWqxqoB7aPceH8KJfOTu9/3+/yW4JpXJZlhmTq5Mu+DlhHUhYtdRvEU5Z3UxA
nZMhmM2/84sWS3uB7F5zWP6p9NOaaDTFFheZSgNIHA4G1K4OyTigtfX9zocqYu9swhgpqluSzkgn
SOC50XzHS8yscS2m7PDdid1LMgismd20U4jwhgIRjm+X6aJQ7WNGpn6xis4o+3ox/5pROPsTk+H4
9L3SfKo8ZJR9mlFbxB8wY1wgkFlvnhLe+wScOTrlRIDCSY1q7JrpS60cWz56CLziplEq4WE118RO
T/vpcsCahZUo5fSUzzEgXPrB6vTW6z49UCbJjYtVR51+4zeMm+/t8RWBcmw89s+xTIEH7/XJlBIo
WHo+oTcbUIr19RF90KN8pIPfkmH+KMMkb9cIfgGGmYnEVucG5h65fctJl84ijMvXLA/kydTA5qy0
eiJTK3Cm3FwSJGLxy8gG5xhl94gz9duBRjDEJbcJcc3OM+AiXN0ZizBE76R//L3lr/zryE+0YIBn
EsoGHWvZ78VDbpH8XCbQxE3bYNie8K/YwEw3bycTqfBZNFJgBGnkGwfgN9yDvnJtzZlI0LgYYLvR
0NQf2rlq6qA3/CWsRHwRtSVAOpVPROGKLE5z5oDZm/ye/qKhCb4ffGJ7rtdFU2yYCevBz92ODAjx
mwQPY+HWaZYM9DCYpsL/SJoRC5s+JN+Lo671MShpBqwr9YcQ+iX+FvnL0ZAQ8uzJPwSoTGLnGa7D
qxrEVGKJ9+Oeimm6iYWEUg8+yNHfLTxXsUWTc1C3a6Zl2UTRyn1TN4437mKnMxDGt1CNWxbjtAnu
vHKK4yzHMH0UKPFeNLuPFmTbem2aMEBuXzqBYvQt48u8PK0htVk7soFcnEbuVp0N9x6cLYkpptYe
jriSOpF8dsXfKjSs5I0mRaNoEwcyWQZkq/lyrZOyhRoKcO4mPGYnuaDL5kK/oMBvjsnC71moY3ks
GEtfWd94cMY5PNnixFboCa317t3WVjY0LaqkbGAUSS9bMnOoCIjEk1CMICL7IbKLqEK4vUX4g/7Y
a9H2zWCMqKxZQcPteNo3QRoU6vJDgzMw0YM80DqRo+gwSUo7PIuHxZm9gHhNNa2FnsoPez4KztIR
CrE/SnSeuubpQyRcHRCSFzoUbS1JOcwf8d1ZUNp6t9Dpy6TWbPtFyxgjZeyUoNLohbCIQJ3SDGbO
/xS/HYcGX2LVG2Y+8pUyFu0zd3CDrtyYGFEum+Q4p8ZPFR0P/lfg83Cd27yqp15Sv0pFthoGjL6C
QrBAHFMwhOR2mwRhovFwdqAY8VeMbmeGCG1CcDRT1L0+feVShq1n0v9SkGqOBfhtoLLmcoMSZjK4
2+BFBwIJGW2GmKXCSjdi8ttFmoveJEFFdpAS63sgb6I91WnjiKAU0rFydPPaqgJ9GVSlvJAZZ4nQ
5qgDxX3yccDf/FhzW3UsJq7eORmDR8JY4fMsnCj7z7mElhUI1vo60kykL4CpcfGnJQFnZ0rOg+y4
C1HFzLmc04OCwyoX0gb6gEc7DlKpw2+zLh4Ku7iQqoQvAjJJFuE9/hyX3bdhYSjFH3RDpCkQSMIR
4y69DHnUUy1xDdbBVeAt1PE2yICMriBzNE9agQJ+lojtv2TLPv1VxLKrZ6iDSPznTMh93ASLb87Q
y6VKNpizpXixYMtT5aoyZ9imQBM5M57EfPZX4uowEu0rVqfr3a+P1U9qRgC7Lprw3oTwn+fqLL+3
BzOxN9AdqksUSbZSyvaaowwSsgN++v5EHeC4dNiNf2GEg8DPdQW3MqaxIaSx+lC3DUaabo5VLdFK
kCwb+7MDXnPRiydRVhh1Cu0tysv1h8kZymm+I71bdQN2tUIrjaH2i+Y1w+OYPYjtHFzA/Xx2+UE+
QEWZM2J+pIKNJmFksvwuf8bxNhuk/Zn0ydLxskCU2vgiUjp3hBpfOuxE2dfgG9huDNo2Ke6EW+9G
BJK0rcScsN5YZsfnaMDAeDCSx85Yq7f0A+HtB6T9yuCLK7Abgdv8COCVjGwF2iXcIyftmyc56DsV
1lleVWzcHJsjCUVn1Ca1SDmjBRxgbT2fKyt00FWHDnYx153+BwdpYTOOEWg+/XscGgAQTacHjImZ
Nghcw1+A48tGOuLVEqVgU/ZYFPyNZ8bmJfV5nhHNIvrvFDeYhh8DFFLyt4g0XKwC8C2TEoX5jnI+
z9BiZVlCKj2lV2wHS5NAXZZjYCl2TeGyNCJtHirrWmHJ2FUMZOUJwjQH6p0bo3DQd+S0m4y6zhSV
9+sNaddsAG+D5u3bU2BvUi8PizwaoZerpVqC4nFPc+9Lmm3q05jvQoCXeKddZF4GyJtfD/58mqAz
N2E7+OJZ6cIgKFjw9znOcBcboXdlZ93ZG0YjJvmKZp7sbapcezIRu0NV/6dtW4jxvjDXhZWhsq6u
vyVXBcu5XLSF7WM9jwUp9I/YTcEsK7bmKx5Qi6jCWDkkvLp++fbLDKd6AlU7dVUbJ/oI+pDRySPp
D5wIMVN5qH5jv81f7VhgSoxfhHL4rcyLRBi2EcnL6tv/063+sReGBgVN/TsJxwA9wg3qzm424uOc
eFSPM0UwXt59mSmy/mPtYh60F8ZVC+nsSqU484AM9de9h8vD9oJxMVz31wCLS7MKAy+1VTBq7cs0
p7FToPFP3tV/EO1R32TTNZ1DoZDmGCVJKw6jKyGiXqAYsqiDVgUfAM4bID3k3HnjcXi3F0JKv4pn
gfDrXqlTtJRi0OEqVfmcJ3QICm7xSJDhXmULXwiVNTRWxI333zQdPP/+XapW2H0xGSx+kla5trMo
8OU/u7LpdSaGXdUj6x5aafaDwZi4Jo/zB1bULB7eVvIRVAiCpla54/nXxPtvrgaEGGVDnU3OrrRI
ooExP3ZtF3hUTTYV7clhw+DNlEPVbKmpXYs5MJn1thhwC8uV/5iwXNts7eCrTeZF8B+wlWfeS/uG
nNcHTdmGgbIosqGpUGpl8ZohZdhteA7JePI1w8ONUmx/tIeWNkNYbZnawOflTEb/yBfRNjNVMqr0
wpLPAAltdmBRQfiSvAJ6DM5htWP6wikeANFASAhGn1fp7MIWnOhHosqOPbhnD1UYUd9nSlwFs2t/
bRyoUg/iarlC2fNnKBtqSst3ImW1dnjzf+QuxRWmDwMv9wfyNVzBJ3cOr+2Ukk5Z5FemVh0GBctr
WdZoh79cfWTwHSrktOvOWpRUfr0+hofT/CKpSb06pb52EAyUFkV/X8Ca+wpJM3s9ley0VePsL1w8
ZcU+XzFIYCi89ctjnsFNjVQrfkLIq9MszxZp919e30v6PU3a/SfGCpcvHix7j72EIoJUkSFDlj5p
5f0sAD299W1Ub0W6I512hkRNXW096uNs/fjfdaxoNDNnnH69EypHcfsThn5ELXJSRS/l4qHdtJRc
3LpLhRjBjKA+ARHrw7R6EBVLytFSwX2hNNtJHjWyglgSKHMPBJUQn+InlfGf3eEAiGZJ5uORhP/J
ZuJb9IC9Q56C3sxcqD/rpqZ+V5Y/y2K//SChffgSEMmx7rbfhFoT+mJRX2P+zFKOGuqTIp8+3bsd
snqhEFALTN4HUertLd/yIjX7RxYG6mYdClzHbUgnn9hR0TfQmnv656/qMF6Zbj96tkXZkqyeoZ/A
BNOmM9hLpayLF6+bEQIO5RaMRkNdPY6+/w4MvZSFBd6dFO1uYKUv7yK3s+zhVl//m43BHWkbXw/d
r0V1ha8iUZ+OKizsotqJX7IyOlMDjvPMTIgP/U6QAOx5HY9Bo/IDLendmX/BYWGn21yeofQeOLtQ
0kJEZnLoj7/uUUCh7uFhvwLsM4hZzu4JwNLQYgBFuxGAs2ZpTKKSeJ40no0B581eoYYBbZlN7Gw3
BbKF9LpsGWFT2rOeMRlX3FXJq5Jo/n8JjyTDbXvEcN7Ose2JjZhGBqCnaW2Q7MYGPsNi77xgRPan
TcW7u9DuAOVjIcOvMLOnTAxUjHh9p3Mev+eftCYYrQRgDlBX/ZlLC8JPxKVaac1k/ccrVBBU33jQ
WtMSmotADM9ApZj72mnHX0Mq9bnfuOfGxnqdtyb8klY4gQDlcY0RJJTkKR8sBgKPSW8HC6g1U5Xo
uc5MI9m8Tmhy1314uhDCZuZqtiyiMwpd9/IU2RmL7IPkn3bViHpF6P/OUOtx6mIzVIEylJQr/gpP
QRBIrQQ5t+3V5x7d4mI5orvEwZx1Z9+OqqTuvGNKW/pd32xxV9Mfr+nk8P3cIuCP8MqZ5JWZ0W7N
9A4NBak6QANeiT3pnaD1vvWpPbCLjL9RGmSd6ZkwEjuz4pEuM2MaRgUgnaEiQ7Egr/0SnzAnz6Wr
gBuEc50jmS4tRTPq1K7jOwnqz3XWjg5aAb4wQgq4pQ8t6sKM5v8qjtY8UI2MMR2lc80YEyL9MN80
vmktnSCwXF8uyFpAbMjvTlT1GVaVl0m83f9HE0Mvlzhyz2WEpoPZtxZ0ETbmr1JXhWaQ6iBfFIyC
ttuC+ZeWYhHy6ZLskqIyOb3KxbN+05CcmCVdiAQ5pIz1HnIVgN5NudJICMMErFwNAstg1vkCO5DJ
RAbVMCM3O7yERtb6mHJJVSOh/iCLbwf1EoKhRl8IyQmqwfncSnEnJ6dunPJyazFxQKin0ICzhiZC
DAJgstPuDWMlN0McrfW0YfHKdWce7t0o29fMMqo1dE2DHa1wwSs49doKPcNlV/W1ufUwDMFOUOeo
hyR1INvcMZMXQr7bodbMetELqQWIvjKyxpq8RGB3Z2gn13cvNQdrrPsDZ9moJENCfXV/LtmaimOz
/15pAc0zoO/ckF74UBk7fdT+QCPvap6ZKKW0LEFaRIVn4Eu7hp/W/aw5hglz9xbsPsKOPeqWcy8D
2v6NNfJ6LeLsffCFq4nwhb4ShFaQXxoIf9q7ZQyLNoDLZZwVUwrlOd5v/M9pEnFbvFAfUIT84ADq
3tzdlKwg6NVNQPIcRizgTF80wJwiWSoNPqgSr8IPAXZOhqcjToejqBV7bFJCz1BTV0RsXWnkZvU1
XxNOx6xl4r5Us/OVnThGYVU9ZtTveAPiv7ompfyFYfFgS2ob22scQb19kwYmDkQ2bm+Vm6jJnuXm
BWH87qyRsCiV+W5lJJMpyqvUAI05DacZZ9AbtWS1bTLN5pASGRoOzJSZU3fObr8uXwQh7oUUj3z8
/vR3sKXWk5EKQN1mdKNJ/jFWTC52kEkYSl4UAlUUYWIZgpn4TLNRDdST03vKOvT+fqu19UcSy7SB
DECCksrL4j5mibawLX6Z7vvhext/2xRqRO2jM/Pc93BwdQzFbr1pH9LdWgaWHj0XdOlyjwnMVzAy
KacjsmshGJ69ONsBeDC+waZ299BTFClP74dhbHmrKUG82CrhAuHTY9sjLr76a1p2xFGCTq6+xWxo
jza07aQdE/zlnptMp09k2WIcTlzxMgfTSnXuoxUT9LGrZXdFtWx/oCywtahdwFXiah2HBZNm3dkh
nQasE19a2BD1Wnc7v16EsR5N7Cb4qn325dD90IElFH0NJEBrapdNO9F4ywmzK3Pd7bNxgV+pQF9s
11jCSyk5cNhexZ6cmd+aQc5bd2njSK5k5fr3U4Ky+2R/62FSnaoo/j+47kgi0h75UPLHkC0cWs8C
H7m9vgG1Euiry6k690AJCyhf4E7T6MXnycrrB4LjChU0J7sn9QLV69MLOg3E2swGa1aC3ny3lQbX
lYi0RaZT5IMbNpLT7nKOVDR/i12fPivDLf306jTuWzl9+cnAOAefdMq7O/WiWIxVjgUjNy6MO7ZX
FD2zolJbjiXXIufyl0ivmcFiX6qLC5KMXgzyoxBW2jS+TaLJMD+jns/T/syLoBPGsjJK3/m/hAsT
8g+EE3tw4OKAHppr3dAh2fnujCKRWmSmaijDz10s4FgnIePhb7eFAYimEGpamjz0v9M8XCx+6XmV
A0YCCjG6ucFERiBWE09OMgOpxBFr77xf+Lf8KGc2+oyc7sV2aamy6r9yduLH/tRgUr4yB4Dw+lza
o2RjJHroL9879ilxJM9SXTgucvGRR1ClZdZ/rQ/g06vh9DEDK5EZT2c9FXvLcF1KBRkTkRqfDDf1
DSgNzOCxmk32+JlwXr6O9YAYiChYuT9ciibGLJpIRF8uV++MMFNdZpuw7zqW1p+jTY+8ABi0cokD
i0Sqi1YHwVAyU+K0UERn6g81Wv2uQ4HMc4BYPXf6tq20NzncKxCri0fm0av8zbIjTGcVI+HgDiYx
9FfRl2wA17ZFpbUGVzSpyDzlPRcntJ7Y+kMsrDgBg7tuYlmIR+eKkYnyrjvO4M002+2rkM4t5gqI
IALwsGYv66Jmqcyh9jRO6buVw6rUUPNPh3FvNf/w99YaOPAzx4S0MAyq+gwrWmYMDER9P1tfBOEj
X3trgpFmYePFrB+G32qg3MI/keOUfeWCSDAUzOnbv8BKFxq610l6moe6g4XIu1MlpI966mmm9+4b
+z5EO72D4joxogOym6xjN4ADiSBYYe0RW/f8T2Pt2JjfuQQFUrt66CfOEG05XQeeOxhP/be9zv7O
iAZ/K0KxaNPu1o2nu8HSo3ymqVdoKvMlRtpsMmWoOHRBU7IMXABuZy7r7Rr7j3QRbscFoT5glyRt
RQXck91pP1AFILyaK5+JUvkMC0HyI7Dz/l6L9CDYyvN6Dd8uKzZIRMYyTQzct1KjzURC/51SEurA
QgvC+Ox5VjWXrttBYN3s+/CuctXMH+WO7PsR9ccn/LdSh3wpFOm74jZncSKxdFwGLRTSEWLtkGq7
fSksR3Sfipz6GeUtEUA4eS+sMm1DNbG5lfuFvwLEZ/Bfq4BvqX1Jb6ajHUtnrJTwO23ST1qVha4q
I61ZU/3l/debWUKPMRJI+apDLoOO3h2sXPoYmW60ENEW22R3pMVsAuplyfY7pNy6vaWUphvBEntN
0Aiz+5eBNKqxWDfg2Yq7HuUaYCUjyeFkFZB3NlshIuZkdGxwtKjaIoX0xQDJlwrJFAXNUPJRflsq
9ePHY5Xp9MCp6JWQFfQYDXXJ4pypgOoe51eb+DfV5X7V+aKebUlt/sMjpMs+hmmapUt3Yq6x7d13
RhAU+zFQjhI08UyiRpsVvsDg8AcrrZl1iO9urGj2xIHdC7KJKJaydgNFqXwha66JZmLnao1MI0s1
+CIxg6ol6gia5mQgvnfkRGnHToF1Vx35Nvr+eJjA5WzshuvggT4t67+qKatcN5qlDoUpvsL58ric
bDLJDUo3XPzT+9z8faIhRWtgwcVN7X9fVJIi7hhQdRC9Bk5MGATR/qlTy5J8YdNo3askiCCDOHhn
DZHtVBTGgplU3KRal+jmn1285I0CfBH9fcTEVNL7Qj9MlABGlTg8mm+BHc2Vn90Bj7s7V72+myun
FY5o0AcbXVAPL+A6exPL+pcJ2jy1IHA8gQ2wJiMht2dhCqjfriLedmimXHgJParFjdel1q+VP1aW
Pe+nQgY9mkx0sCG4RDg2mjnWL23hh6bopNM4cFG4MlTB0BV1gRLswWbrsX+aJoKcjPQJxJGCLFCH
twjB0IthnYR5SC6nEFamzkfk7AY7P7CZMoE9l9TqTzZ0HjoZ4XSFBQdbxuKRHRUpVVW7jVXX36jC
CKpph28AFDwhV+a8M81PjDmch1KPXHXNrbJiOF+yLFSJ/j3bORNbuBvtYxrAjS0UnmpgbC6rAJ9W
SB8eDAPxfO6heA9KtIldsMSB4C25aII6UoPw4QgDxNenoz7c8U8At7aJDxwVOfYJz230NuhW3o8+
kSsJRRS11FKpzRjwQ8swiNUfIsQWVgOomEjg6OK7fjBamuxJZr27uj5qo0kMiTVBaR71rxclX1RV
PpXonOQeat6eYKxB/rkAVUiYuVX4g7yuf7QHb/sb7U/Y019qKS6txTq12lAD1P6op4DHkH4wVWNG
ifFxHbAlvts7C7BG6wNNJRndzTe8527KM4KcX2VygFp3P9IQ8663DS3dlfUGZsZXKh8F5tWpNMlv
t9pqLJ175kc8+6d4HBeK8fgsBrzHMI0xiUq0NlWYP0K3yEDe/y7HIPKQ77l1EJI8/pTbhgMuDBGN
Yh42IE/dUQppw6EG92AROESklTdBX/mIYkURUYFIKE7N7CKrZnXo2zExmPb/ZU0WfM5dYQI6+Xdv
uy2J8A6eVC6oDyTc92MA/MirX2OMttiEfTsah6SC2Ty7X/i2mmVLholXIl/fmvffgat7POvJvIVV
KuskEyv/6ANJqQ1Z4ED3YskfMYmvfTNafWlpepQJUb8unjag/i+zxBhC5nPcGBZlfLE4Zyv/EXFH
yzExTolJ7p2bOCT2/l/P2+2pySEzoF5hX+NheRU872+98QrHtpOtJHz0uIMiHNdLQ0Gn5lhHfOiv
aKfxzMCt8sxXRbtjPzI25euRtpocyBjxpRUtN/BnZvwfjJPWGsjZgmoTtdToLyBE2y6xwvz9o2ha
nxKvH7ZCOXvD41FhvU74Qy/psdhlsDsATKXBs7tsFzeDkATAFbyIDatZ36t688OochaF0/UOaHE5
Yvxd/IKfXUvoAETNuvBfqmwOEWf9frrTeTN+Wm3dPaD2ITCObl++rsMWMqanhcGLk0bv4xf10sSS
NWer7j+RHTxOVOitnwIzHlb1Y4CHcFbjO46ffRzp5Y+YFtdo5nSksjH8srZ4PJ7PMsl6pI/RmoD6
/1Y93FPeOPyjX+pTTPau9QP3Djuc2RXD1jOL7tZL81C+hrRj+mFvmLi9Kx52jx4siFiaZ7TQpuPE
i9fmz7tHy4m/BLnG/vO0TKtnDZqPxu3/DPgeTuTjrltVh8Eqcq2omfSzuxbnJlW9vkwvk8Ddmcei
Fe0NurIz39DXTrnr2M0mblbP+1qJLpe2r52Gghfid4dWCVCzUAtQsais7epZM7CCwd6wVH1GmhGq
rA5GpyIPbblBSSgpCCu5CQF9y2INaVGy8clwPZazO9aXQ7Nyk2wMW1mQQErFkzZE3+0jM1sVAb5P
t3utlMsgSMCRTHPheE04vRoIWbgLHFykAf7PDQ7o5AmW31Hp3CO6fwkZFhJ4iaXJ/8u0PdMFa/2e
ywlBk8MOxgU/jnKi4TQEWHn6sEOSKkoJJSlW6QZg9sYrHDOOZBPe0Uzm/o97a3QyJrNHVgNPPxGH
wFOxZgkyssr7K3rdocvAtasQySc+U/j4zd+o4jKy6lZqbF08foVQTBFvPrExL0o1LUqjkyuR35s8
wqINlUm7z+t8gPBZaVKpRAKP9hhbUBP4WIy5esmcQZG9lxS2cjGWrKWlvW0IsM4KlgI3ywTYdqHy
Z9X7lJSQVAYP1kZA1MSsIvo+TzrCRPc0t4lwrPpP7bIBIzMv3pPN/e/6bk5FEVFk1Rkt5N3ofwxI
0IJWaP55cWpNZPbxRAp3rFfa1CpxlfPK0NQD0disHe03OOdsRNlsLXXun61PX26pKGZ1foajqy+q
7nM32CD4OOgh64MddLI+K/z22PaWS2xll/zwymdfs1cx4LPlScw3WTq6dGuOOErHclI13P33xtZx
lR6Un9pfOG8WIxBh8q8vS0XDpqXkfXoqZdMbiXQqcDeBdH+Mwx0w7+Ta5aAIFB2jn1yQwzJOAVi+
JkqYDtRofhtmPtjCFUN/c0f5Snz5xVCwkw7epv+gciCTxywGh/1Agd00fKVOclwiS4PT8cV1O9Xa
lCR/TGNwD4jGtOgO1hsWuDKZA2LM6wXVKuB9Ts/BnMjCr+KrJmULkESo7c2QOqRl7u9j0kMjUoCy
m+0zZba5HbB8fu43UVMP+DLZhozdiwHEo4zmlwtxsK0043h+y8VyuzJ/Bpu9CXDGrYqwGSk56jjb
iNDjzXOMDEf2acgctgba1+0ZFD9VeEn31+0Tq3YUceYQU5vnd8/cTf9yuesKl1WTt8lhtEUb6qUu
1a1JkTRPIsCSHg3V007xu6vp5PJSrRatc5JkiXkt+p01iHkxAlLeKxqRI8PZYognisyEr6Z7PS3A
0SETnlOvG7g8iKWzmnCsvtbM1D/jpp4MuB8m3McaXi4ubcWDFdlm7A6paBbc4i0MwWo5C6hJ8Pld
LaZB3S84IveI2eusfYIgvnFBQMq1NJAOeBMvEL8fHH40SaYUOy5DwGtF2qpBAwvCZzlfm04EG+bn
r/yw6eLkvEHIzWiObvCbMJ8ANEl5gNsqhJisTQB5o7tRrE1Yclk84CzV1YdrE4saBKgZC7rF+Ekj
PBl/g7gm4qy6gGs7m4jPQdI4ZFWYslfEueb6UBROvMvK3DS0TqAS7zoFLryEkStshixb1cLn3se5
iZQ+yBTjpzsvM5CDXum2tIUQOhJZ3qu8mgY+Pf9ECSYVE7LYdROHF9Eb2Bplvp/mZ+LHsyBTNwID
01Uiqut+193TMXeACsaDirhqPK/SWuhnk/evUAL2EBySetWaWtHbXiiamnyCJoeLZP5lt2BF5WyL
jfwq+Yls7UjKd0SHskttDn8LF8aAiK0WDN76h31brVBuHaLSjbeZztGdrxmmY3HynB+APLBu+xTL
qs113kh6blU0PlS1+biZlH3aLFZOjyNzKvfoH2FuEO10FO6YpGa4RRLOMIbG6hsRBZhP/NxujUaG
HlIJetT6KC0fsmG1anWepu1cQgngOEnf6VmtLO+VTTd0lk6zrNTAEyQBc/J+FGaWubwkKWBO60Ym
IVCPO82tlMHmqj8f/onweuB8fKDIA8Klo6oq8YYCAXoHUwCvoWDeLZn4K+3Y5bZd8OL5CAXybwPI
6W7WvrlJglDwhflCQjR1tasJxwbHI2jVKVMkQHfk0b8Z0mFzrruPIB3dIcd+/yB39vnuYqJFy9O4
fuUaHLLlc+IgHJ1V/8IBmQq6sVsW9LuTytFm0gsSwA4QwjOoHGzpWy8I2GCw4CLAbX42dqAvfAr/
FzEemz2jQV0vmTSBGrSSspd75W1N/UjIWO0IY9Vpho/Zc0ZBehRs0XfAe5iStyVYOA9dV46xNb7C
hoC33dCRgg7jtlZezC4g2WwvlvCSwwbI2PH9YZRvm/XInl+KpcC4aaGdVwJDTdAs/jGr5AokRFxI
ZcZ0+qql5qrh8fkuaJVdzT08DdsxiLH4nHU+vBw48aPlcUQLp8Wvx64FrCpHDc84IyELu21wX5je
NQEsZmuNmwhM/0APmDahbG72bftR6HXB4HfbDoQfCaukbvIUqdONbWTGVPIZihPzdm3NyF926xAT
jGYcem5WQYMmVTaXHdQ2JFGyhZZRsCqelTV3gXrXPWTef5qTsKj6vtEt1tq2zQ6PKa7fIQi2v5Bg
9pp2T2XBS1KTy/I0C50Aytsq5RHHNh2efK3UxJv1k4gDVqa2dtqb73d0nA2Xrqq3s7WQDXrL8SRo
6FL8+QF5uFdqq7xozKBLc9Pemfp7M+xaImrpzo2o7xeyiMKaBt73WZnz9zmuJAllIv9icaCRr/8v
iGFrPFG0z4RqMjaHLQeEU7a29iQOaGWL4FHh27BI0MgO3XzSlyoKRxC1LNWHhfAe8aoQrpkv8/KJ
uCsDyU6wNvBEz4ym5HRZ5n3pG1EeZ0/SpJaYIX4aK+9kyvbe3GElTLkaI1uC3/srA4J6RU72y9cB
pa0ootWh4IdR/2gqv5SVyu4dAEy+0XtMQm2HY4OsyyhfX6fbN6wXMbt0ciyBp1/rFS/5/Ydw35W9
iKpik10CJhAj2mQNP+MfK8nlO7vgSpdMS6PKrebO2r2Ptf/Svyd96BH2vYDIqS2UD6Cbd+oc4kW6
3JWIAQU/Nlb5A0yX4DY8SzVFmepPsEO+ccXWQ+XeICI1YIA9KyAIiosPhmlFXtqa3AM+Isfz1u17
cySDUw7xfErUqiFdXUJUNHn7dhOiVx8Qro7C3k4MPekVHUmmhXltDyw69LVSaY4WvLPTM6pvx+8J
hmp3csAmuU6hBsFg+94cTXvSp3hllyZKt+odtIbpdCac5fQILzDHcpHBR2oZI6MdBUezbuC9uLcz
EJqS/ETCSFTF9MCXETGB94s5AEElscen3/RGFfHxUBC/S8Wo0EfQVP+iPVMhrK0bWbHJFz6Smzv9
7Z2BcbtfDnspfLDfnC+bFrm533KU5d93SgP5mmIBMTOg3/NirQ3DOSsodl6wEYIKRH3kUTGTebQk
XqgwCmM7t9vxBR0WskCl4PwceRF5+RY+LYBy3ub9KyCPP7tg2vW6K8XJN56i+7RrZcQxYGrorJBB
/AUwshbR/QBt0RmJ79+wzLWZldV+u6F64N4To1FRbg29evAH9em7N3SsPv+W9v3zlvyWG+E6D2xZ
YUOfawF1MVudMyWh3eeyt9XwWQwldSFq2U0pQL1iyAUwbULHwIvvJkc56MJnq3sDmnQYq1Ko75j1
kx2LstP/IQqE+4bzAB1l4xndpiwMAfYn9rLiBVtnRBa7hl6nkwyYA9NfK4Aelldqq/g+LZIK5o2+
yG04cGvPfzFzN5FSenWOOECA67SU60H4f2zsaBJvnSgvmdpV1vqWIxYeNUNiOhFDIXU3om55Awuo
JQDjBXQB+qYGQ9zBEy+9KGOGl8F7uXUZEojwmtZoTliY8gV6uOkIsyhDhUfF4autx0VFq6+o3jw8
FjUt43TTRxTu+yZbHLmJbOjJ3wgHb1Omn4MDSuPYMKZQiWcbUXpLa04822n3hGajFZ51O67ndhmi
rJ9T01lZWf6B4G4k+IUO2W4hXX8Gh4M09dHfGqokJxMBJ8/t1nJgyB0Ex3kS1GerQazHaOWo27WP
EXcjU/vTh7fa88C30eLpQFVlzOheaONHFxzhNLaHjCCGVOIrGNW643AA4qLiIRJWpmZ1J5VtRlJY
OUEyFDzbv/YmCko2mh3T/Q6ZD1LOkCgrYe732R4Wt0BM2xcpKVil3h7DdW2yMblw7tpQA4qb9lrl
7whky9KSMf2W6+NN062+zvkzOulgHgx+QWfpddvvZoPmNUAULJEt5gUIMtwQjZsIdGqdG6SdJgwk
RAr7dRO+avCPPgWqK7bqp2JQBVbHfZpB351jSLRdwsHvHgmxfdkM6WUWwkQSSvNzxu/Sqyl9GB1b
Fmc6ME0bAcSCWzFOJbf0bN4jWFxuNxDRQRBiyw1sjxAPk2HFfBJzstFjaPG4YfKSQJXNUMIYUbR9
di13FlAURk4DRs3bKwwK+oEwuSCjQMe6sPBLFJ7aLVZpVKKbJX+jxy9DD1A6BQlTs0ghEAfiiOCZ
GgekvMIXry4wvPkdrAJQmDYogevFUwmJSOnfrPtXBvRZl1LqtIBZdeSMRQwSnYhpO9qMxhVX2HzH
VVbcUo5Nj3zKp8T9W5v4Td9nvld7Kh/HXyPmdd6sGbBSKY1BlX3plt+jCix2WMc9ohRDODGzXUcW
WD+LMSTERThlxbQZyv/Di01sJM7+tue96YlTTaENyG+iwiPjtbE1YfIu5xNF3Xs00VeJd0G3O1RR
HJwqoIjr+Jj4iEG6n+SLhKJCG2R8dRwrUDdti9PqbuV2g+ubtSTDaksYd0nprXQNrn6rjKus+R89
V9GmbNd+RwfVuXac1wPJqzZaoFs97hYC8JT6oDMIRPncZLdpNI8NZqmhN6/La3JGqdUUoVsIOwGV
xY1F4DNdj2b8SIYJOPH4ioT4P46B4KqNFH0B0eKdumPskBlznnEzw3fNzDsoOnAEwJ4Twbacjxer
DxtoapQ/pdHe8MnvJdKpqp1SqTqNmb9UrCfkePCu7CFO/nY7qe5wnQqIZZWw+cK3q3BpdsecI19f
FMwWl0Tc6bkAcqLhTk6OLjV+NHZUWaXDH3+EHiezqe8ZT2ZM7TyJ1gL578kc02pk6DlT7hAt9KNu
i6q8xeFnK+sQjd46VsW5TpSepVo6iiJ5lQNJve76s2Q7NRCaw9argyaZVP/daHTKeujqVPdHf2L7
mZzgL97uQWyaQwMwUMsyCGc/rZhq+1BsleFFOoungePWhpL293+a2dS20o0cAJHqLFuMWyvbAtTa
thZhZeN4ztAOmuQFMvChBJtuhgpwZ/S4pV16okfM2A/zJZQ+Wl9MZr++byUC9UOobvnMjCO80EjW
xMnSvsTddL2ZO8Hh5kQal7yicgkj5Rj3eScxfTLIMrDeOFkYvLqqa/PqBkKuGqEPMEd6TuFCVJwE
HIGqGDRsCT4gqwUAkJZu0X/7oS7ENBeB5lR0kVki1Zsmlhbik96MhrbRVVdOYlql0krpnvR1zShG
ztCoPJnG2t4DqwduvsRFULePU6JE0X3HHxuxX5QL+9pRNYeICi6RTcsuNob7LHzkSAl1ugAHaIvO
itBi3Pkbydl3umYk+6VzFBc6LmYC5rW0lKbFKW97+YqsvA92vxwwzJthLNTllj64JFiBX8Y63JNV
50VZkyTHKNL317o1uXNtiMfscigE9EsW+R/EgjwbUUqcsy8jF1WW7YEOEv+TQWN516fteZfn3eKT
xTOzePv83mBkGF2QC1oKQa5CmTkI/PYPbBy0f4S0ylbSryVLqMa49AK+FPgeCkSo2jVKPlkl3Fca
h6+WscyTGlGgIlctuxOrdqXBHKHuYymSs8+0rRMhjgVZdZQgJWEcKY+22fgRYz27TqYrK+y31yt6
alBqY5aLFzBP8P1TuSuCl+BqDqGaWonHu3B8tgomjQ8i7zqdY03c27CvI4ymEFKHKLbTHjHXWQzL
H1bc+dDcghqcf1onOjT9QrTw57ghqwR82Zl7bO0DVVOQc6ybioH4Q6xr47XXJyKIWEhPPOD3Pepc
3Q0B7OFCBdJu2fNKV0EoB7oZafEMs1uH6VgOmQmsLlCXqTXqCJGhTUQ6Iax2ygwuQ9H1ww/3ro92
FiQMYG7VuGMGn/qQgdenLf/f2xkUcO+g8K8HEfGcnQ7YTVJQhLuGguHJEFAxGzBjKE76m4+/PlCP
AnakfZBRAukP5fZhlMb006TpYqi3tkREqpZtG+GU9BlzwZcL+PNBYfqbgVgvdwWTc0Pd4kGbetST
GibSYQf7RzDZcixDtn54KyjJh+z4sK2OicaWjD1gbeTXUO7hUKuF4PjfQwmzEuZLNJ5n6R+9o3Ve
71eZDcq+auLh7kGkHMKgGFkHGRfqKGYZrSFfB6g/ZIv6z0tH29aBrVM+ATxFpr+96ZmBH+YZFYpK
P9GfLzOlo4yygXbQopgQrJyV1+OVGY1r3+lt4IxUl6oPT4EQc3DGHCu1nmLz4g1SY+bttM2wJIVN
XVqlJp1rsCw5lTdfZNmIAETDa7+wCXtHnmB3n7PlAqbgIiYMe25aH6qNH6vQXtTEXEruAAQGDvHu
mflPG7cREi5UgGIjPdouNaxNP5d0hp9rWCxL5srBSI+ig6B5OQ21BFIZNqq22YCPttLF+hWjAQ9M
NHvuU2CZjNJ0pIQM/bkAf0w2k911qAnuX94Yn0Hde94L5nfAJb3eGR3uf+dkcBRIQW7XJzgQaD0P
j75AtGHNMHGplmt73pq4qBVPYHx75qoHf27N4CemTrQIPsV/411boAqxylJ8M9ouiG+0AuY9t1zG
evje9hEyWQE61+q9JImOsqJ2hsSh4y3G7lFIFVVTB7JonuhGfsN0XSA0m7FqmRtKkzC4QlrYj4gK
VERls4NUPZsCnRMKycwzNHyGN3QCOj4STug9GTLMuTr7glYQWxBxu7rYte/CMZlQXOoPFJRLorYf
7yUM4J9u4calhE2sEBFafm3Ti5vpjyLe3tJyw+qTsGZcHjQ/xvhhJQU7xQVRUYpfiXkASgpLIBtB
qyxFncu9c+EcLSjmwBLOc5Nyj/r3DRVR4JDP2U0AjsHCmzIQxQncejiJ5sLPkyEcJcCuE25YB0lB
CIj3LnR2C5wCs81riR6b5Ctlu1qLhDRfygfUHlsTK2/LK71oamL2Mj9pM6G5QPNckuZ0/ACCohfm
ou2aUxyX9PBYzmu8//tpvp8O1n6c2r9CBWVdhgKatgBrWH0/yzsOy0w6d0OtmTazakPrmfC9EDqG
K1Y3XNiJg6Q6OzqEt5jUYyTS4ZQfGjOI9z+ps1bEzi5j5uBQLOx7QfB/zEgDEbBMYB5XUpZdatXC
E4uDxZGWIYMVAZz5NmvUDzmA1XmZPs+H7nkQC3luNxeJKUiGplAkfp//MKTw8uI2EDzZtsoeAsbs
olgyu0RCoa2Oc9ZdtmgAosoR/Fs9X3kDG3WniFY3H1PYysiazH3xxVZU3qKC8dyOSCxIjLqMCbBK
/RyQSsgn7JwURhQlLQMndfPUEnPDYOQ6xSL2lESht+lj1J/0PnudCVyOIzxGvjowsFeR+MpnaN24
ZG0QClq/Mw6DCE576ijx/LykluKIlg6KOXEjCgY8J8yuKLL3rWTU5lkb+3/VK7utaXzCEZqNiqqj
yktIpJyEnVTdXDr+w+Dbpr4mwJxT3Ap0rpsGvcIf97UFKqogHTkPs3oKTIaBP2DfV9i3GLEze8As
ae6D+xdQGWoljMl1KLw7d3DBNlNo7JKELma6v4Zqfv7mqjdFV07oFJBdDAMhwE2XLGdIwwYJ7DaZ
KoHUsyAcosmjANdxhM9vQwIKMYOmyvYiLCs+EnkbtNopactxn1tLiVgeQlsN5JOJAEF58pVtNHYH
xtDmHEPNRQROhWw607Lc3GKzKBPLAqb5u7rlSFwOFvLRP/iYi0ZdugANqqtTADejKYCjhuBjVYC8
JD8Bg7AbvrnVG/4SG/TMdad2R8Q8YJK9LMQTChawJi4zaTTTRE6vd5HZLHTlKRsceimaly+H5iDI
TLHvo70HP/o81WgRTQjAuD1/G9Waa0UC6Ppyi0w3otyIuqX9a8SYVwoVo2Y+7VQopdifUA/eR/1I
2ss/0AXJPaW1VXOkcJCaQClZSc9vsH3qXnu8avfIa9nsCNYgdkIQqdrETjqhMV8zrx5YMb51xPVS
ZX/afQra+cnVpu6ltnAo50MStTomyHkhcH5SImEWpTR/TQqnQNuzdfM4LHnRUFzT7lqQn0Z2PbKe
h8ragkuqDNNMCf5kHNGNtBCLVmQXZ8Wkw8OHvT7nO6dkWEhM5DSRsoCXEfTWxXS/Mr6QFtvh7MD6
0xtb6BU12Ef9aVloZw/dOOHbSoF1oxsig9izd/56skMotGUV3Vih6TQ5+uf5x8Mq0wkQ13V0GGaq
TA128pyar7MFNwttYW2wboaDlA2j4EVR/lytReqd5+JxqcovUJJGeu3sujehb9YovMVOnH0ugOsF
pKbiAee2jHx0SLHX4DpqZEfy7/LvAaNsnkt3bTO7wBq4fPuyvIdS9134XUrkoNbbPyqNy6y1GIW+
Gq12de7uoiHUyxSTpec5On/4+0yJnW9LA6CEYRYWd4HtZJU9nPQ65VmcIw78Mt3smvzSpDnK7wKG
yJqv7/X/wWUvZlWvnkf1KB+YbLaAGgQbxph6wl2/aaETWq4NJ7sY1g0sgqeeinpon8bGclgN4uRx
SIclkSJv6HxFBjP3LbT68uS5ELkbWNOVUduhRTbNXkpwYIKOQiaiFwg608qD2u2otxEDP4/4yeH3
cwaA0sExzBs998rbufbqZ94DBcLm6D2RQpTp2lyoBdXG3JRSz/huN1FZ31JLycEKV5tob1fhPsN+
sv3Y/KCjTpUl/XIuh9NBxvB9k1L2p1fClFv0E4Qx1JwQxbPLVpBctMS81SYX5BjgEGrIXzDE8Unh
lzyasUpFPoPV1Rg8w4LeQ6DWxfluE4bn7hUryOSuzYFameRuqV7kqrPExIQEm5qpmdW+OOswpXq7
ZTziBQZrFrjDNofXfpASurNeWlR6Fvew2X64JHKfth6BGbAJQpdXUDPn4Ob+RUKvOEmuSFoQsE6Y
hq4Xo18x1JZE9gSB+OvfTPGFwFta0lOdbGwi1kXx0B+1T9lxVNqntbT5FOJG5EaP+p4hy4aPYMQ3
X0w5pUe8jhMrtLqu/geyhBJ6abIeEOvA/SQGjsV0gpYca1oZ+tKAaeCO5R21E4DnzsVG1q4OnIh9
v1WkGq/UnmkirLWuCpzF7kJEWYap+NrE/dXnEhr7y5YaCp2NE/PJfVRjYRQ+ONpr2FQXJHqeyx8T
mG0bSIcBn8B6KHC35cc0VgXPtOIfDgfaH+UfBhXNZ6mJryGTYXjKM+cyp+nT639orDNsOa6yK29q
5dZLYq5IvnOq1ddU3jY0/5P1E3y28iza6UP9CB4sUdnBb7VeMjNZ+Xxr4tb74Yyyn+uk9Kj00aib
Mz5DegAXecr9Uy8StG9DxbT10MFXgPayqdh9bCtfmVlArtfrmYpn+P73u3BLEYLxhNS8UopDJAp0
PELXfHzsa9KOJ6SAYzxJzcrO0bDbo3xyabosvUYsaVZtL3m6pz3cKJB/LQRM/d29LYtjmJ8RqCyt
zmByACNeUkFPcMfqST1rdcXI+Alp/qaOnwXx1iyvwrHRO6wmW1zt2eoY5ECXqmCyn2VY5nvllkwB
iICzrIL+7veLK0WdG2ZPRBj3a0M1LxKZc2GdBNBMF0abxeeTdQmOyzgR0Jg/0a2XiKek1Ujqcjge
H8kgAMsZAbDLi1EczC6J5nSzIyhSOoqCQQY045TfPhCz/xWzajOUZntbEriGxor/Ikoerrsdi06z
AsRNGJVu6ndgUVcyNxSkqRdOfwI7J2lZexBQfazWinN18vSsTBBRWXOxYqUqaaGEjN40QE6voimR
jPq0JBTuvrZ/By5G/AI4iUyJ6EnY+jrsxbzpDs3ARasJAj8G0NRVseIratIUx7O+hkX6xeptspzU
ekV9QEiAtQC8gFrz0Se3T/pcbpg+WG9UQ+xLn5BpzHwk6NgCUXU3nxdvHE/vPZMrCDhiGB6atDlH
76/7L12onEQwYtUDvF0lv6Vk1Euweh02ICe8D8kCixgdbfZJOITr+eyb2uXoY69N37WInUbXZcAm
Ido4S0Qr1y66E8wzH6fC/uTMpgulfFea8tYwKj6M5Bukk0/vOGKzk5s+VM6oVb8ngaHU2yQCAyqi
/pxwj+jg90CjGNJzCUSlpYAigDzHPJelEf0bhB2Y6M3awYnmb33XFpUjUjIM51Lv5xi+7ruuq/rh
8tbO4tfWEAWFkGGcgnUrnu8852S+WvSG8+jUUOBJPoakhcsAFLJ1f60NjxhqdiYnmGanbM04/jls
Y1XK5AUdo3X1OxUKVZry+r02+oiGL0mx79wXLYneMafZSR4HYsm7k27BqnYuhSmCWIpcY+z5mM6C
MDVcC2RH5moR4rcNzcnXBp+5mideNBbi1SYwF5XVGSkxmZHvga/ytnLwFLmYfJVmZ7EijaaR/cqC
9E0KAXi6AVKrR3ZLl03oH+jQViCHus5nCo6yNvDdVDMIXvuRmvh4U8zPVDufPUpFrnWKMdSZGHKx
o/grJwoj04L1639v8dunhaF3pdpekiTta/b26Mf+M9BM9ADvqZ3/szmoIJgdQ8WzHD4UmYptzyLZ
FzLtnwnEZmIHJzwD6ZTXVY+M2pvxQIPgapuCP8FL5rrYTFYIItbQOho1EFXa3Xcch3KJso1YM4T8
NdC0ZiNCO5c7RRXEgFjkADNDZDJXLZnz0WLBhi8vGs886CSk9hkTz0VGVLoIQW8oEQVlAR//pQQw
NcDWT9OMgia48crT6MBmkRj4HAJb56p9v+WNzb0p9wUEZYHAmGQfhfZVx4a3xNQZe2q4Htv/V6b/
uDGCOAhWzVIopkM87h4n0kqF2gRiQWDe9kkJr9QIJugzTVT/lpATkttbBPhAL9q0Bwzk18xuuvst
+xvpZTHjRtVrZe2vbTAV28pfpw4WGeAV8WfKuaXXwlwEhFv+sU0TmMPZraAIceR1S0viKYkZEsGm
U2dSKXtLfVO1x+KpOoYptGPrf9tooEq7L4SkAbUM2oRIhSRYZtEqDkBDRRBJUs3jSpcNx2/SZEHZ
jOAja2FRydmrnD4sVLbQgiiRleJdPWQVq50N6ryIMZCqE/kEN1iB9VfQwwyq6SsKwHyHyE9vaCkp
XDK7Mx0qXkmk7rkRoP87rmdR7exyODOhhF5ywkAlGneUXABtD3VPJ1z5HzO0URTYDbj9u4TQ2CNq
CPR0PonuWNg+8ClQ0q5iCgVeRm2ZWfCaE68Xb6luTU18iAri5vKSjCSaM365Nb++RqtIvP6t4zTg
ObXXOyhITRa7WVNkaDvYtL3ak52jX+gRBz6YoO/YNdGW0BietyfcvE3BDjhA4ZZdcNtBpgutJuh7
depl62IF09tq6no7pUulSHDrgW2VUcoWqBQVJdOIh/q4WZkH2QvMy2eGqBvVBEsqJtw1kBU+lzCH
TiQ+861N+ANoc8q5u5zrRmmiQGrIwTHKzISmveYqI9JJ7ammMv+4VTstRLfyyTl3wiMJReeb/iav
2M3r1d7ismdrYvQRvC+XsDMb5zPv4+pg2K3bwqC0E4IUNJPlSyEpYSQp8Y4kvXkDrZrLMFxObfFw
pTOyO39Y1Z8CNF3yBTBIDZ1J7+6bghjWIVB8X7sfp3U27mjDZm6XT7C8NPp80RpTi3wV0UC27LOq
o8ufhwiFzHNy9s5Vda64hzt/otSZaGPs4OASOLpbGjbZky4xCo+YFwAgEBzluGZ8Tn5GZMmEI7eu
o4+EsMzf3FaYwJ45W4utcxS+bbVO1pdspePK3IP905obGiaI73V9tK4qxFeAQu+Unv07KjUekdaf
2v3cb+XCkRWQ8QRgomBwRYACxaHQF6zv4jxmfGhRVBJMAONLLXYUNRZ85WnaPfuVV4h5i3lPvZgP
kCq0gb0eAzAd3CHOh0d4S7YIiCwciewdphpYJzeXGWrLCF3vYQQvFofO8WWxuB4x9xJHONJTwIuc
uRCCYcUj8FdfNQ36spw8oCaBIV+KUWyd9KtIiQb0uUVtPfMN90GPxLAZ9yXOg9M7ThZh+Vzsd1jE
SZULBOPwjDEdEYvHZcEmY54vIewUtR4/DR90bHNOKkoIh/KiJ2fuIlqX4i6okSa8DdTD1FBZJCY4
jDPLZa6rHjTPsc15bIgsTVDoMY25QYs0mE+sMlZefJRA+Y2UXfgFPOGKmrYRFyJTBCBeEK6i5QcX
RMTODSMKpFTfT/qNkWV4/ygqvmxPPo8ZY56EyHMSRRWVq65wzBfBLcxwcar1SMxRZhCZXK2yCmvn
gm74FZszlpv5p9Fqhre8bRT3to7xN4Y54xCTDTj5HJKLe+HgkAIwkHcrx7b/elZeufhxDrctAuiK
hgvy9qhuAe5pvONTyHl1b67Kn3ib3bsbAAecxpXawz6R/pFmEj4ymh+wym3P/AKIhOaa2/RLndjq
tqkeRKCCd2cLqlnU5fk8bkbfMiPKrvXQbdryALW+uVmiMmZQkZid57t4tW++E+wIAf6YPP+81efi
/E1Z2Yzv1HkeoDg+wLrnF5nBpOFlbfz4nl+L0MqKYPXl6rYZvz5IcdAkq/puVn9HZsUYIoNvDWyF
D4zIaVklYkuG4Y+5R5WELjzc8BWElpokH7yvp+iGniOyGu6vC3SPN9NMzlrPgblgXkWzlBtv4/T0
RdD87gkOATbUYMzucyO+qP+mpAd1WxNSWwOn0sTGYpJj7XrJSfDSLnaQH/59mV5ykTUe1/ycYYtg
HAYLBPQDrBnPQAIYnNT1lui9wAzCgBCO1QAI0058bGDHJ3Wd+DP1rCT0yvhYXL80DNy6gKRBD2hs
948JVzymUNJLcz57GQ2zx+Q1vCWgtb1XaH0o11ejVIp98q9Ot+yW7oM3MKZRiy7Kz3NALbxv1+7O
JZI3gAjqkcvdBifvV6HuMNA+NSu66K8gbgKnJeRSEh9fxY7Yu1nxAc6PLj9AEQuI8wQSdrHsbYfz
g3c9CMOFaPBIM6evgbGEIVrxSApZ8Y2Ewss6aZHlg9O2BRzg94KZV6J8SnL0awE5hv68se3Kh+CZ
QD6HF5F9vmk9plD4xKdjuBYENDJ94lk9RhKmwGGRuwEmVETQRWGfywKrMFE7IjvMzz9y87HrQn9t
KDc8XYA2MchT/h3zLZ56y98/MqW7DgUOral6dKguexRk0zPn12vmGQB8vy3+IMrK3gw+a/Ik5V/9
TKmjBnILmYttl5P5riCdv96OocST1N1BDho3HCK9ssrrMuxBEH9ZqYHQMto7zVl+K6vmFxPTuUAy
S5I/KK7O/7OoGlefnzTHgJak+XCJRAUBQadY+tN5xuBmxYjYD0l4C3xuU2exXsZMZlrRviBRmbnK
CPlfG9F+uMOC6VxMJS3Suig+aV1WFf0GEV6KKF8Gd/Oy8xQVLHkPFayuOoApR77mMk7BmPO7RicZ
zjfRGRdwcqKz5d/5TX5wKkFV45T8d1LkSUC0MLG+sYe9NFaYRPbfVWYW3ngQMpFo+dGJFgB/aGAj
3O58Y207hwUzMQnZbXNmqVcLtdgUw/9OuIRu1zWpyZWcANaFuat0+i4DBVLXmws+Sjssm4FHFbs5
zv860kx2PCPe5tki+L/7kmoh/AIkv+94GTfB1T5X7ECZAKQLWzlmy4iPA9ZriXpGo/8UFbWmcc37
ZHutBDlNhxFOG7mppyMLfAX2wVvIvB9WUhKGrJ2CB+zCM/ICvRpdyqlD1BymQUB5i5OAXDV8HBcO
HkMJkHgT57YptkXxRwvZ92DmwKO5LKplrFVtPoZ2Vw2h7vkdBMlRdalTXhEguw4axUNL9odlyyIa
QXcrnqyMx2JnUWptq0Ye5LbgzB7mXviQ90fBeKBLrMwHmd6NYMVI19a1kdQb/PhJ3OBnHThImfeU
Fld8SjGyj5bWvVXxE0EIIShtEhLd3LiEEo87uqtWHbeCoNFLSFwEvIDJZNCLsrn7TPhZkEaNlWYy
3gPMYuhVccvUaok7CEOqCALnKtxtRAyLIPAH0p1vtlmPO49tWinxkO5e0GqaVNv8Ec41SF92v+90
lhHcPrf3Uv8bSHAr2qCdfCEAz1eUwbni0G5qHCyDXyxsUE8uLHF2/3+678wNpNb1ERb24miKlMj6
AfQkf2+TiWnydUQo53MfheAjI60ktX3OGnn3Tilg3GL0pAwmouxqV0gMUelvGqOjHctcUo27/chn
gHUjH9HiRMNMY6a7YeoyV4rSxYe59eiqgWS6oCdXhqgo9qXtggVYUppPfk9PIRieikJsoKhkvYWi
Vua1NMMUsfGComPeT3sHJKKps10xNvuhlPwNXlMVlIi55SZqUmFjGHBcEHDcdS8hQrR3UpVa+ge7
fms3zA2fBpjU/Uw4IjWUOW8S0lDKN4rGMUqs+Tk0G1lc/9fb1Dm+qBeSBjNx/p033+4HPNrVLXeQ
wDCyK03wFP6nsGGWK3sLltWACP7zJ8y98Pi+UmN5tX0yrZFwJo5VvYt9a55mb7pc1zV48VUKy3fh
+frR+5vW7UbbhkXlkyLL0i1CK0TcFcqLyab2ZjuacnZ9YMeW5Cw5nPbifVcOLztVbnxnpQLNWOTi
MBjsWSE8QhM3/bEe530z/KzksNeLt+DgeKG9l4EJc0zWiqNXB9KWCuD/8ZjSOMBkF8EjN2B/okMg
Yfh7fkIEy2ft/J9yhvZTDPqjcatV08lJq5jfqhpij190nBBL0iUy9ilKmBaiXWIVXfi/zHAjx+KL
eSbx82vQN3wvasCkjhhAGL2Q/irZ4IWPnaX7fMbXNjQmF8NdAMVRiZEg6+AKgvZCVv1Glkf6hhhE
FGxqQ4fI+I1OF4ROZf5H5YXnjZc4x55k8l5WcJnpCtejuPTJNlezEA8jZrHzylFVDWOp+IvvNMUp
8NtA7JiDmK8DYXvu8UMFxAm4IRF63gD8BdPXPHNOOqxfqSettpyNshQSvsHWr1E8u6QMfzOjEf1D
MEmEdXcRgo0bG9Ik/MjByOc0sLYIashSAROUArBn9DFKrcKyrPdJJQ+6cVM9qdQmZf3O9ufgz8jY
S31sc0fQ1HG/RAWTDkzaQQkaeEvguvJzBqi4NyG/SUWm1zop4M7iqJ5Eq/kckdGWWyTwvTekG0IA
dUyYux+8VEm0qMf7Xg3cu+yR987G8MdDp2Vk8iyAJ1Nis/c7WWjFOf0vL+IeVITdTGnG2sHvMuCZ
vH35JAp+hnhQCw2NOf0/+fmnM2x/0xB8Rw/Bb5nhtazzSH0BhD79qF2cDTHVMNCoF0u3mez38LFp
IoSSzcbxM7+wqpz2mxg+pj0uiflUjnqXt0PB87Ycal+SwYg915i0jZbGmvb0vll4zhSUGjil4LwA
C2epbgFubnZiAL192jE4idoYWym2ui+P28+5ER8pFxMRht/BWHY/LHlSP+ujYRw/jsk+qsVx2pb0
rhwFVjab/mjDRcAp2dsPB5Cwh6TqnQpBQs1hKxKI9QYSOkFbxcffLpynWZz+2NynKDGCxhtfQwNq
D/3KE/ovH/vbV29yKUDva8eu/N1wU8ofGFE3/A8q0O580Voeqh2k7iqHWZjGGM5nNptHCZL7EQcY
GnOBkCKLNBrvVLnHce6gzjm78BTSGqDXKkL25rxpwGQIUDtutOpvgqsQTofzd3axCNPd0EZFo9Kx
jZ+Kr3WbfMI7cb4xO246GC5ZWi5+uN+5irtCfQYybCzDtZCKRHbvujyC7ES5imisEfEqZX8cOsnS
notVYJ46d4KvU4Q0FnkovVlZT7kGMKQi+u/4BdxXSswR55Trb6tBi7eFhT/BGA3ksSBy5mXD8WLc
X8Zz80OmPR5zKLuVuX0ZrV4pc9USNNDCXEnIbPyRHs0UEr/HksdwkyeFdBMW94gbaxzuYg4Q8ndj
uvJ2UclXjJTy5OiC7EYsaz4743d0LeGuGXIyn0eec0kwXPGqu7awMQkVMU+862moRKN5Ewyy3Wie
XiPrFrQRTAC/G0QA39x+M+Vgvfk9b44c9clHmLBvtqNiS4lZLXCCBLqC4gyk3eyFN0lxEoL18L11
/SKfbzObiRbUaMqOkgAtpG9jli6k0WalC9YGDEngOFEtqE/Aq8j5p4SN6LVhPlqr42oZSSdPltEe
kqlF3SJPClaOfWfoXkUOTYuIE5TIQbdXaqMVJM8BAUinUtMah3GH43wNAG7ONviI8sn1tC7j80/c
Q3q7yvp8rpTCVOKKU26Z14QStLJjl5r9n7rVlzK2v5yuh/r6Uwdhj3z+xJ1jQNo+DmMHunBJZNbc
cQ0rDOu8KRWClKgjVczuXM4TCCX5firffalHQ8B6hxx4mLXhsykfwPHWJZ1D6yA69I6ZOlXA++Bg
mXcmlOr/64CrS6lPUcoCk6aoJfATfWejcrrQWxT+ZArXW/NQ+yfG1lmEkbUIDkpLeXK0DbhoZlG2
du30z3HnzwjfKiccGZPwgFu0ZiLCyCvzCKSuU1LtirR3eNURwMJM7t0hH0JC1XJzK1oakvFqEtRl
+wI2NtSRLw4Vqv+bKLZIx9cyCt0NA67yptvemI3/YER1h5Z2/lrPApVtnsvwXHQkM2xbJOBxbN/k
mkOuPsf2Mu6ZV2h/7DqIiw5Qh4dblq2fOBYbGl6imHkLxZTjnxRgoX9ICTOFBSwKBcU99P2yyuj4
ZZfpCZCPjuLSTbN0LtVbug8Vn8GVVSbF09xtIIyoCYO5P0yxWmP00xJM2/SHqClQVKIFWPi9a5ge
/0ijhwYw2AKh7jNsb40q0/OTc0+kRfxM+glw6kXbG0W6BZO6GTIJS7ZAAbo2Z7RxOUubJ4yUx/UQ
pSXok2DNChAxtBLf5Llwm7GFFjacfnLxYdAspFdXHH6hchiftcbQND0/GNOLpza9OOIiKl3t/ZGz
olDWWZfd/tMpaXW9KhoD6tlkZInpFvevyQSGsXRDbxCG6GBNXdqkpwDm+AoNPgkc6XwIJrX02OK2
Ocm0E7pIIz0cbsxjMqTGifQT25CIfxNzX7DQy9yY2D/oT5xlqBbVaHPdPPBSEfUougxAKPH2UXQA
cera2FhPKHoflyMSgBYUw2CsCAy3LCE6vpUlLDP0H1sWDxMfgVxLR0aapCswV++cQeNE93f7rT2h
EgNUIrhDww6VITRlaQjhgJ2alo/Zzl0x1cc32hpqVrOWuZ9/N7ojHUuHIN/GuByhmQd/UHuaH3Sr
3FNFe3dpa6Xp1KzPyPa/8n1q1+5i2LGVtecKvnQ7y8LyAQ0YUaXCLwms5rnu0U498KCd2wC5EgL/
DKW+UZPiiMwcKu3Ja3ILQCxEr7OtXutn0O/NHuwlBeHj73Lu5ic6ruMkQFApyHbGYQ2oAAif9Wvt
L6pzUYNnhXdpXkRfEThDoYNw9nhT6fZsGZIc54Ml+AkJBkekotyDhQenrZIxT5k0QBGGr4oXp903
E/R1cH72OpzURKs1Alz8CFo7EtgJpdg0joMMYHtJcMF5okYashk7Ar5x9zqS++vv3vAWuMrR2CNN
P6c8t3be+6vquDlgN/AQKnj3NZ9krESE4H5NxmqqiKR5Ij6On3cOHAICuMC8pw0NvLpSLqz557qZ
PQ5PhHvKDH/LVBHLm93l/VWC8rfd2lzvHUzgsyaB81c2/gtngHdlwEohbDMKyANwbtYL+3AS9eXS
l5FC1IBoKRs0J7vqBWXiIDtNtcfRjS6BD48XyBnJEB2zBqZOGpNVEg2noDrQDHFHDd8aGZuJibX4
IchhznnXbmM9fSz3NwFyNQ9lxQ2rVnLUruzfVuDqACS3rMP/tXfeyI5E0SoU4uR01Bs63upDRSZ9
Tfxp3qgU7T8UtgLLEd4OaPjYbafLmAVqkstgX7BAsAhF7nV/7obff0iiwmjjwg7nUPHxOciz0xob
rJrnpFZixmrX5F9xHAnkzrYWMyhkaIwSUXbZgv8IervFyh9oN+IbdfxzVhfcewKh6qHIXA1M+X9X
mc8eidojYCFgbfdLzgcbSVpigy5LqESgaIu4TUrRf2P9S4s5HmrMLf458wPS/jOnqxgjCQhMMCQ5
N1332hev2OlM8tyRbMFOPTjPT5ywt2OMjhvf4i/gIRwW7t+eQ4kobADepwBcx9GG7NftMYPunXIF
F9cX1bA6BEn8OIrieCKfjGf2wfxyiEQW2wzdIaEihzeCbOogtUxHYIEEDw871ClPiJ+EtGgqqUPW
GfT+pPixDODZW10FkngvrTg8f27IbXy+3NpVXDDQcROI7qMj/w1w2YX60bNlQtFqxjlA/lH8sPV/
YlTBzXlYqjEdVL6IS2nC0Mt/HZxBCq4bHe90BJ7Ecje/G1Hg/Yr3lHolHNCuRK3lifFCzD2iFmDc
1M/SSEXYuqo6bmV5gWon76adMyf2TkLr+/FIIduUbhxzQJQeRH7bhnk4UE7aW83U9CMPrvrFqkBL
im6TPSSxZqp9J5rRXZTcOF95XzlC5Jd1bJ0prSzi1cu7c1voLGI/sWZQ6Nob/iO6Mr/hDWGYBlrj
zrK5ogNxOgB8CPbV0B18rNtogWTC5e90KLhkQVZmxE5/qGttJ4yqq9AKDSCe1Wd2hDcX425hiq+U
2Etgb/GZ0ut25YmhExFTB5SzmIbEelDEL/JZx7fcSNlpIWtJ+tcT30V6/lzvSL7n8kNdMjDHbWEo
nUk9TZ5EcmmW6wEvM1kbMR+aoqz5/u5KzS65vIZUkhoGLgVPfhsq1k5i/eNjS9jF93/Eox9THZja
k5W3771cKb8aqe1isc8jdP6qODiuT4V9X4GwaOM3hr7rgBp+kXVjMo+rLnd7KA7UuU9DbdWXG7Kl
2j3zRWII+RFT/GcRkuXYjoeodIZu3YIBOojso3C1KN/t+mPP4ZiD/qDsuhUUeC8F4l765sdQ1nBA
bNhFSMicxa6r3Qkp+3/rINKbUjs4OnXRvtT2Zd42X+hfK3MuRzEl95shMC6HWkr+D5wqB/q9rWU4
E6l2h1QN53QlgPrBCg65EBpuzH70lrvPZUJoN79Bv1awU9Tvbc3HApOYQPIf7MxHf4hS0x+HsaxM
luhf45u7N9i1oIp5Hdlse7Lv905lmYh0zTcQRvn0GVqPcoX2wT6yL/VmDuiOIPcxOyH8hJwZAO4d
WeHgS+mbIdCgUh/n6ePDpqdKROaFkpyKW+QI8c0NTz8myVkrPbybW7EZsj5gD2DVklPCuiuRlc96
iG5UI7gSuZy0ewO9SgByP00qeXZl2Zo/k90UAmVcTS0b87VjjYhDP6DkwmZHnNN1AG8QkTt1dU4u
KPhIvN0zBf+RaFNwoeu9epUoi+OyHsNkab3q5itnYS9qYxkYcJBGDyuZLUagDHeMcYl1TIFFb0U2
PNjA6b/fNcXQIxlJsC6zqG+L6vh66yff0shbHK2/CwLXbiy2ITVleWfoCH7SwXXSO4/5QGDrH92T
eEwq2mv00klvr6qC1LYi0gfg7A0KyDEwsbU6wWTyBon4ZgEf3r3TfVkuXyJPWDTw+Yn4hC4c9F/Z
rvBAlOaZMe+qg3blRVgpMgcVc2fPEdMHzB3Vtf22JgS9NecMdfmZRKp1Mh5chs5t/7gupsIYIM6F
XKI31I7HD2Z6rdcS+5kNdgYQQVJB6Wd88Cs2auW2ulGnEVTseVyvMj4t/qh3SNbWtTsulfUtKFy/
9h/I47Ux+WDp/MQPuTFBH4sJWCzVfycOrr8PSFjCSD9SriEfQTtvHdrOj6Y0y4oc6P0i+ocU4jat
Rh0+sruUTVPfT1OemnIBlhxPdJ87cSY0710FDxKKGETNaAmu8psgsXsGUbpy9jw68P1cK8PYUote
ihMWBT1V+t1kyKvNaTs2iGFRsk+dLSq859EyUxyMK2zgPwhkmzEz0n71oBLb6oWHvQ8gHlFvWSDb
MFgYRTtaMBvbCujQ0YrkIZkgPVh/M2FpaPPCBtZvpEFhEXLCD6EXC9A6sFgYXsXlj17GWuOBFqrR
nIX0OFgwZeIDYb49hiJmdhk7JKoZpzcIZKuwY7lXsyrUgWttqFKAp+BWNVLmcvifSkuzE0nYYeO4
drAlQ5AGDTnr+qf8JJt9RRCj/ADHMKP6448LpCoyP9qTDMjxN0B5Fs0pyq2V3A/7MkEkmKxubUdN
01/tebRnszWF3B3rW3zl/V6qnLOfBcUV5EAC52hPuiZt7H9cVqHy94C2QhyR3JA1GqM+j4hRoMEM
P+aTiCV8ySfNLHuS308EwE4AbhbCviCJdCl1YqkxbR4AdZOlx7+2B2lreCsvz1FebRF50k6niUS1
BNJc1Y7LG/c7A2lDLnjbn9axtCbkfPnY0vbdT9FiaV0B4HLz7E5sXG5Jjmb4YBwFpEUsHyZF9ma/
lD1B6XbYualrqlJ3orpGwy/v4QhUra5J9CMT4wbZFz9l5dnsbCC7s1j8vDS1w50ow5VglZYqIRId
m0qhYpD9oS+/lRIv9Hc7SlFXXYrAgIQuJvigQJTcbnvHkfzfkZDnefC7zdZFA5qRRE13L5XC5pt8
ZsZUA98xLdC8ePEP87rnGsw2su+o2zfgtAwiavATG7VnA/ik+E2TfnWHAXphk+fOioG0LcodFpPs
x8MXOmqJ89ERsHQ207cdRgIVr05YrWuOHPNzS2Z1p/tholFKpVgWiqoply6WXuthTBZkNCFH6k3H
zmgNjb+Mevzwf9QRidD80OevSpzr0vuXn0KOqaA77ObOTxcX4OfXpEDshiBIuXlAEg+49n3wOoqg
3Ge8iU/cGjkhL2PDfnqFjB5b4Dor6IcdFob+92F6kSTliviL1f0zL5lusLX7DI8DZz+smoR/xCmu
7jb6g9orFKiRvpucHwRB0BZzL4UvyVQNGui2rRJ27Qq0VU9MguNIGbDpeeUiz11h7aj2Hh5gZBy3
fBp5uQb7LIq+49GzVQijL3v2NJ/w+2U7T7LK24nXgS0ACt4c8D6yVAWse7y2oMzZ6+1306P+t+zI
xH22KLG9ogNGXByY62tqGHbDRnd+YM9xN/QATOsZ1b6kshubBfdbDPpkoWpc7OtJNJoDbOskzRsO
AIetXhsOPDLCFxGZ95m0452Qbxj+PrBLidnmaEpHHdlonguejoC/S40A+X58J2Hw7jcvbxji1klS
oaZflF3MAD5c7wOaZV0HSvM9wV+UGv37tsqlANpaikoNe9KhYG0d1hNDwwTKidk5NX6Mrm80uwJg
FoRXjAXpjBggYNoEiJzYC/Sc6KiPtnZVURO6hcbBiP3WnLS/hTzwGFdBo6QhuVoVuGZZ2ZpIBwvh
hhkbKll/Stkv0kn0hGc7GL+OR0Qb4JEh+NNQsf/dhdx1Sx/956tMssuX6sDpxf6DvxKUuEC3dRcg
ZdZ4YZWLvxg/yDNDxKJdTNjjzyG7WTWBoxeEk0qZCcf1gsvm/I9R/nXrCUwvT5Gw+O+mxz9vdleA
5iWy9pbsPxpz9MsfFg5IwkxC4/jOmrme6WIErBzuTQwxEtzUPXua9OCO1TNe+eG88qnpUChervg1
vp+Kj7g+t3/soMZXkHn1ONiPbQGNk0yAy/8keobU0wTRYbo4whIQWBJBaUuP+d1GQdyFOKaIPIhn
Fv1LxzH7qM4NTwsY+YwNWqc2/J0mOoFGsqUEiLf4QSYcJoqxgyva9nZETdN4h5F3NgdOzA4Zpeds
++EaWsEUSsD1vg8eaDoNb7+O0FkE5YMwzP/h9Nt4ntwI04YvLylLQZB148eLNUFqBI/jnV+twTeA
kmaMMMFzrwz1+dNW5zIl3K7dxuMNiWvjzQYvKVBuWW41xzbtqTnv5EZpb2Lq4HLxpYpFGIN3M8ji
SDHXgQdUCDt9dzKDzdKj5drgjRJ3ZB1a/ffrM2iXFez9uFa0NWkrMtj090/bJs3gK01LQ/U4bcfQ
bTRvbVUpzu2C3Owwo68KVsxfycUcW/UKxNWg6GgvEkNLUomEunt4N+FBeEla0fk8or/AS9rnlYkq
IPWsvat2ndLHhUtdkRkinH/Zv2eifrppSPAsgQzdNu3zImsz4qRSD65YI2ygA1Z77X0u6RMRVEN+
pxeAuWC6Tqvji9uGAt+jNJPpAajBio8uK1bpEB6ZirMBXZShMu291/VDPsSSSN60ZITbzvaiS8aW
8tcWbrlyPeqi6M9ipTY7D61x4r5UyzkqmNEOArr3wqoawA0S69XGGh8CcY8YYzo9ZVCLPj5emhdE
BB9lFezpJ04Ih7qPvKMz6Aaz19ih7tDf6dLVX63wFAOQeUwx5O+y7xUEsYBvm+Va8vjpM7MB/oCI
TkSusbL1OuKtDNXJfI4E2+qoDBYmwwEHqiwr9lXmfzwvPkJrjdcxGlnF0pf2qyNHAhc2Br7j7Xdk
hhqtgvwFoA0qGpJLiwwCLtOltJwjvTXMD1vD8rwoDILnFpuqum+hlSFCHLq3q68LTQjgZmWojw43
P/zPdtU34RTTKPipJO9wSaxiElmDPqRDBAcZJ7aaNlqm9I961omQof2EVoO3/p9R1kGUdSDDTmiv
pLMgcyRCXLxEWYm6ZFokdfW7LE0IRnJn3t13/9Bu0esD8t7I8PjSAmahznmK4uKEeTUijDoCoBEF
6pCUJPWXTBnMSPVL5YtGth+NuzzqIoPDncIpztszQC4PCnpGi7WxKGdon0SY7qr+z5PwQqvYjigM
67H1qhEMEvCSDX9/Jd7IDMd/YvxkUXSSfiGpVGU8/Vk1bi+GC20947vT8JHGiyNIWwJ9Fpqt3hKh
1EJ80kkKzCFGGhA7gJw6dt1OxCN67vPRknjQFbsgPXYWn/BfrW8Egrv7V6eusZZxTVroQvQWYy8I
bSQgfNgSAMzYSZ6BGIp2Qw97uGX8xos5ycrhF+ixOj89f40yiF4YJExjHJBvIxF/yrA+Hsw+MVys
D2kLmceQ3zVO9SkY5Vmz3QisDH5Ncql55TfmKDhhc3OIafnc6MsrVR476tLcgyYBB0YmEApZCekq
/Z6x3I68gvwuVWZ3XcxcSbqiRSY3ENx8oFRXi9K6zqD8HmoA/Yx4g2WYOsQS+L0EPchaHw2XZJ50
zzfVfk44ZmEagz4vf6p1RAWQp8RRSdRj0FujyX+6EH88nT5MODnUwsBOUYFEuC2SX12RPhRW4nd3
XA/zkQhgbFVjnOyVhtAQNCTe8GOY5YzcFiqxkRmFCZFYzAgMG40XzKgEaOvPyWEJuLDjr3nxTBSI
CtFX1xdYtOkRBNGphRN6gPkDngbpXfaulDHNPSfWMS2Xn2CV6uulnd45c4GmFOfWSroCXIaHwOtb
wwi+90lmtONpLfWyg5iPy5TINyaA2iaP0MAeeOowpniZRR47G0veOFFNkO54qPwwcRGqowrE8JEO
3AuwGXOCFfFjVKOey6S1AA7zIibTCNzqJDQHCwazis/f5583Xi/YJtl4kThw9ByOo2xCXQPTIMpj
/tJ0b4QYhKy6Ob6Whg7xcze5TDUsZKcrcVc1eZT3kWxAapHPGLvOtMCQS+wMcqJV+WawhBP0/Fc7
Q6LZo07GQ6E/3zfBa/kUwTsSY9lmYbUOQAl16V3I2QkHj5dKvad0E1G+tLoA8M3hveaoQSFGSai+
slKYjyQmxIE+R2UKvIRoB3K0c/HecJdNg3X5jLJsNhTXNtYBbaFOXqK92BGN8nOYneHl/vYOjINS
0HpyYbwdvCrC1U99cIyiT8seTSXI1RAgGowHsMcMHGwTWvVdWMEkRRs9wbf8qyKXgeN1F5+elwkc
69KPw1lNhh2g0tOCvcwc0H3gXaqXvBVzhUT8jsXQ8Q/bD5qSGpHudlO6R8eEfFor3ZzlZV+HuD5j
b80bTrSSElGJVsO14OXhRqzNG0OMMqq/2gvMq/2HpK6O95DNcim29jneg3s16T4wNP/uz+15EUVv
Lbn7VwUi5BAnbXB1nd2F+2tPm2Dp1mrGVrx/yAesh6MGiZMPs8wGxAyKGYQU4qO6+exIkJid6bJL
1hSK90uwAsjGaRMBfM4QCxQrNn4E0rIIOnGn/9NlVcFqzvlpDhzvyg+nVIqPPDGDyQc8kn4PO70h
Ia1OhjsdgSUyffbnzjWU2g7vmbCOz/ToVP9Z8+bgLg5JCczdhFT5eF2BjcA7Kefoam4WHi2PPnbK
ldy2jYuTUazC8zSziPEt+MTuaU79pnwDKrT/MPe6JfHWyx9w5Ammn+/4LM6bDFNwSSDFYRU7Y3Pk
7BLiMhs0h6FKldW9S+w1IhBaiJB5LxHz1quLOLOk7acFmxx+YUGYR4vB1eX+hRwB1Hl7IhNTIow6
n1TljA2eu7arNrXnXK21aceLaBOZ3wzepkTjtsdTWBmmpTcK0PyIed26Rozagg+0+89TRvexYieA
ok+MaSFkoDnoZ+GYBEF/o/2xLB6+gqxDXAWf68oq5DLSXJarTak5b1J6WgJBC25TezPjHbv8aq+N
Yvz2OZOopcNooPrP7lGzY4SOzRUNd10xOtsd4ohybnB0ytjN393xQuYijOja9Y93ak8lm8mERwqr
uY/xNrYXQnyEmZ55B7eQ8dZ7xQEYy3zx2r/4ygB/MWNWiRhK8p2ScKAIJ0j1mhJPoiU0mfGICVRj
CLADmGzKxes5lagviSLHX4bBo6CuNhp1yB5UilRigTwiwCXcjJ5D98Uw9hbU8ksts2KtLd1SyysY
ofjqIB7lQ/sDCoYQ7xK5zx2ywJI0QStWQheExWqlXzdaSAkzeZaV4sY97toECc+1vr+UdhgTaXbk
kbDVAwHPB5QZXL6F8a1nasohixTXSIUV9RKbtLmhlLjcYyDTROR8XnYNOddufUd+uNBeSIVaycLU
i/6RjJhAJlwgIwTq7pWfkCQhhGK97l5UTHjADnznpzC9cmYLMBV+Xmn5EzG5+rdMzK/nKxgtgT5g
q+S2iHr9gByqy2wckCX4bigPJ2/ILlMkgYlvAi95RGl1DnwaEtUoTiEHUyFLaKrB0E6hHInJeAVs
dWnUCwVQkrobwzf7r3YiSVjpC1OMJogNtgUVemz2vTbPuZ/KoYhWiys22lYKaixd72OACKtny9bu
luGadcZkIvMUyYKSxbhxjCYsH9RHcGst6vGIfO1REzhXYDi0W9gxEGf8SWOtLck1Sa/sMAQ6gQCb
HU3etmoPVtyAzLOjEKJnRfPWOd8jRP943K7zZQbyxJht29IynndrQ3Ve5WA8S4Vf4SVdGkqqDOu/
OQL5njBXWf9bl5T61h5D0HtHS8VEj+LpK3lPJBilmxY5bUgVtM7NP26uQQnKEBsI+uvwcN92n3Hv
7IQ/sg5aqktKc962V6YQOuhu8qU2OCeKwCL7SK5zFZ1/hn2jdT/ceLWO+3Y9w+oQ9iLcXEFPTCBU
Miyub/hHduVEsV0s1QQUI0+ymvKtTZ6XrheWveL7+H8WhUnxR5i+JjGvnzX6lmTut8EwZknHXqHd
gY/62ELpdJi35PXgAo71jbc/VJYq1Fa/+OD5Ex8lmSZD/8Rrvb2yTlaWykGMVSUg+9V5dqJoj+NQ
yVe04N7JSUTXoUE5plx6My3qJ21u66qqzLtiUBatnrV2MFRSwk7LPg1auj2SDBJJmHlTrTo0joH8
HSYZKTRMa9Iu/WlVAR0tHSuZgeZfQu5X5MA2bbKnnFlZdrQ8wnIDWq2ed37L2oQNQB5CQA+LiLmx
gG8WsW+nVzjoLhoBlghntExgz7oCIbsCIZiCbmRwoxGT1+sRPJQkLsgOwhmJp5dNbUzNTBRi4d4X
+kafTg7PHaPafPCTZjIgBXj1Bb9NAifhvyjBaDQMHVO57r6t/iAxqu12K2KEkzT4t/8YjUvxThKV
83vKUv4BIHM/Wb3Gz4mlhp04vOY2xGb3rW6z2YOBgGLeXFL0mNZwYbZ5cbN2JVO3BoRLlh3bNAt/
8Vd1gvQosr/ZcTnIAGaeK+PJ4/CpqN5dj7LKN5P2IR0JwkeSPsQWmy82AvTkT8x6ZPVJifuDfuGF
bJEFkm9wpmyuvaFoVO1k6/TzPYqI8h2jRgaGAcFBlGsO1jDv+NMQuEF94xesx6TLnRmkYC1hIisZ
3YyJPd9oiIK7SH7W2bS9saKDXdXx4rlCX4yvXON2NFzvK+fNuuBSoseGseqeAZcAmmm8M11HfITf
zN1ieu2PqzRzSQEKFP8Yxh6HUf/3j9Fz5xBT/r+HbfOSsH0D/2jhGNlhaN9tBfu3XXem26gJ2qdu
qW7aDlmcFpLejY7j/oRWukkFVugaYXdXcsd/kyDtybihYJyip4HOGwb40PEsgy5X0MHBwxYeiulN
+5bROqMBOOOyj0PPh8eearTaFaf/hzERbnPX6B/IQcbnX1cMJMSVVgnoggjpHIv+23aarXuoZHif
cQBQCGpssjXMLte2hlgUxW0JhfmTdx1/G7uIyY95cV202/GD/W8ycbzRIdEibJ60XAOm9WDBuBAL
oSFckNCU54fs5SvCavyQLtHbjAQxVUKS6HlG0bMIdtMJd16EPMxtcu5M0WqFHDID+oTWLqnrO7HI
ehkkdEcpLjK28WfVbv0tFnsjX3XgSJIKgOuZlY4ttwjk/fcahO4IUVmYidMlwIdjY0JT6klFQ93I
taeO6ZAush7XLmXclbjLQqLM0V9UDKGRegnAPS2zZmpMV22IkUoxt9jVgpJK9Ytvc4atKujqhaNy
jmTjluvtApJB2YM9/HoGjZroukVwVoRN0XijYyjtWf3Wtnog90Yz1vlqsPf11CoitcgHrgA1c+QI
NPiBaiKnDdGoNt8zZcrENDrlj4+Lt0GfyFEou2Geac0R6SYlLDpRIlfq3F2UZH2OZ+AfrPtlbPNN
Zeev5fFbvZHVkYf4IDGohLZrhrpsHhRrgc5YyOO3ZGd6PQUnGJgnV4KqdqioXv17EWlsr/KdWtqy
qnccHDpTxDwkkXBLvsKkU70L09QiLvUDZvibctdoqSYkJ67F1E1OpyefiRHHPe/A/ieT+RA8wzt7
9DPYZzwlhN+Hr5wci1DBf8xlEZj4V1W1knqW87DJzDbKaCqGmpK+jM6QEUehIALJU0eLwODtXB25
lWM4WcAYFlIGlQVBRTa478JSYCH1qYYaV2HImKAQAk6+WnZTa+AHru27cn8Z8Z/ATdovPYmEmcrs
XgaweVNY8lKrVdOBjzHsjxSt/+tswBlnNPUJ1VYXbOLwco/QB/WW7lIcrBFD+wbRUqsOK+3VxrhH
mSz9AKQNu4UOERzm9Kzi5EZ4ijHcDu3fjR2ozdaMotvFrW7f9c/vEE7kmU1TCEKgG41mVdf4YbYe
G1ZyhMzTHtKtebiEaMLm9sRphSV7ZEB8816p7Kk1N9mGuKxfMWhV8rmSJZHbIsefgsessH791+iD
IyQaDMBPRj8/XXMa05V3MJRt+XhTwsDzqEaj0RCHIA06wC6pQAJIvdF3bJ1zldQQtVnnGYd9ea3b
9GxwfAmwcinL1E29xY0UEk1GlfwUeyWImM5pMT4acaLCNq8tKqp1NSZfcdenDl8gMNVYk3cc9Qiy
s7roLGQjrqthz+leVJyd3PXcMww4n+W43lXjyYLpSSW0akjYL/vpAAi1xZwfSyxs1M7pq1oxl7n4
rqM5hRWfk2H4id5UOLWn0qdRbymksD7/gTjV1k8/hqsa9PkP4Iic7l1KBMKh+ghEtxfbb5CMF4R+
ZyUw6Ec1X76dpiAd9A8+3xmW0kOrbHA2WBUs9fgezz5Lw8UQOzW1yC+I26lhQpJ/iyCXfy7HAaFX
ccjyziWU1ML9e0SbKvr64WxjjmjZ0mU/L5HhQxnlihOfrGj5OLQU0C49kVV+UHvQLsF6wcbqHMWr
4KMBk73Vio5ARk/omF5eRbuTZH/OhBPEXlRCgbbM7zG1TiYIsl3OA0ivHMDNSSRKhlX0cbA6glDQ
Vo0LKXTfiiR14r1xqw1LbXuPm1E4L5a+Obais5BR6dRRhN5oo3+hjWYs3lhwXW5+5PqdoGGrSEm6
2AxEodbhgiaNyqE07zLhTV2Fuobfrxw+JayUkOMSoRTzOG28Obpclw+EYZLUVxT2KHgN8RZ4kYYt
kwUCkHZURDd9gifMSW8KwWUuz/eHIKNRruNB53m7igSGN065KbsJr2A0amSC1UrcDN9ZAk/HcA+s
7IgfucEyFoTF33Y5EfuzZ4kShC24Htl7c/l4/nYk8vpmL9JEGE6Y3nubm72rILcktyL7WRzEQ712
WIdPbJUJ4dSoAN9aEXmKGqUN9BCeqk7ntkGI471aA/CLvnazS5Ov1KfT/KBwNe7oi8ADeOQy7/uK
hUjcAncRBomppknYpNRQiS+nvg4ay8bY4VIFwEuS5vd7zCUVX0TcKRj95Kan6fmBrbi/6fAOJY8k
hSjabRIZsZ7HJrALn2v8ABa1+hJ0A6nNLlYYkc5tu6rY3kj1QP6QKcs7DCpzTpWp0smTPRbSYRQk
n1LTui6C/wE+pYcs58npikAiBG+b2QZbu7SfSpdxAAUqR5Uuac0jXqyCrhSQ9fxsbu6C/VV0QkgN
TTRws8Z277nAGqbI1QGiJqlqN2fRSQPhwjySPtpwvenbwUFtjLh8xiNG/IlisSp/iEOz4/f3uFxy
b3DGcovHLmVnAAVGXQR8LHgriHTgNKUUL1y16dme6bkY35FNwsvLwuCcHZ4BeZ8VxB6bNl+RU1dR
m16txLDuCbj5FKm6XnZTCEvioqJsHo+Jx+uBzRE/aXi8eSJ8A6a8U32pisQdFC5K4PgyKVrXZJyi
DwXf2E7QjG1w291v50p3Z6rpoDVbUgzen+rFQy8Z12Yd4IqJQPUL2hJ+B/pcirD2hLfuVfL+4cVD
dNsq2Ra4XrOJMZoHJs7z/IKH5sD3cuZDHhZd8PsLGDUASv0fPWu1/XVvG9pmNttbZm0JGueMSH0D
cNzWmxurDVyId4RQjj/q+nzBzFFkbJBMn3ogsnnguZxGy+99/CFtW2DTXHpKn3pDpJdFmoBCoMsy
W1xvCLmdaTXsO10wU9MT5SWi51I6i94cBDgQ6hLsfOu8GwSLWXfJEJz/r6/CxCduOU9jyOsSafjT
JDPz3zaGqb+oQa02LiweCLcVIRWJmPaQ5uzUT4JuPELC79dh5+bUAyeOmt8V8O8rZp7wZFRsf7cf
yGxhH6yqdnPe2IXGN9g6yVuQ8vSADZDkxVp25vIjF5D2PwV8mMucLmyURjCk2FFIeC9LDXSecUIJ
aVBYAOkrZaLajPh4qvFNhWKbCAan2M0ZRafK25fGAT6gW8ZgJvCh/Xa+0wMRiITZpSaHSh/NRFc6
oUuvUWE4YK/saNBQ8/IliPyrcSbhtpJUUYYZtS7UMAqG5xCBm4fxiuRZS1sn5XXi0H40PUZrZ/66
epcNxJUOIdIm6V9kSxS8KfcTeX71Tj3LJ7usyonAVytXJ9uma8bNZqYqomOf6ckDW3WH7p1GXEMc
PfqfTiYybL8pgvd6VipBcf5Vsy5x/GaHLwRF8ww7RBQTLbxUlb3cghh1ypFky/T/s52gPy7fi7hi
XTKFBM/Sc7Ys5nSlwhkvEHb9lQOVatFYDqu6Fqs4XybYqBObZnwwcbl6u5/L+lLr+yHZ7iec+79P
vuK+J2Dhy4qMuNtdICy/QR6xG5K4vxF+liTQarGedufY9JO9ZiMI0hB0yElmFrqGRwBreTp6u51z
/h0GPpYSrs+TAkF3veLd5/oAPt4+TiKqu9OADNloxw4qoq/xP7578w1Hyb9gGMkG9DfWqFv0uRaO
zr/rlRmklyQBNj13RlLI6a0Pf48c+ON6xdPTbBHe3mo8AjaOxxWkN+mpJN33SZ9esEsCPBo1Lazw
Ez26fOCKaL1W2ZQqjhUdxrjrQSa4Ethnu3rDHPqsrwtUQCaxALkgJZfkbEsJiAIggfusWbhFKEv6
wXoL9mGUfDABqWgewrleu1r1i4bR3bGWjZR2EW61TLg+NXrJBWrceb1peEryTlPicJBmQPFFkTAw
wdEM/6k0cDLCU55kmQ+CDqDWKvcaUqyQpkn3iO5Jq6bKCqbvteFXz37wwfRClJ5wNp8gES23FzfC
PJ+NDGFjn/rt4gHjKoayDEnZng9+s0UCxGdhMhx5dYt9lsosrgH0WCWRlQwtq/qbtFGQFqJrJwQ7
hetyNQj+2ictZsHLnRvnldYWwd1reU1C5SOWzrjWUKfrMSFTKRQCFflqmOV1gqQ+ZpCMpw9YEkF8
Q48MGHJCs8HIOXHbxv0DJ//RKH89wBABcZmU1yPm3Y6iq5fIEUl48DwpRvQQTmbQB08bsURotBr7
bYNje4awcxNQNwBEGVNGleGmDvDdaKJ82hLDkbmYIDyQsFmGK73Inx2pBaNiLk3zWpHGA1T5kxBA
c21wjObCITRBnWiM1Dex9xNkTIsOMW46vYFufPZmJo3Hs7OU2Rh7E2//z2ZesHI2QbvzzQ0LFQKb
sObFHWJf26SQJK/u9nsIP3SbMdFF/VHYgrW2QQOs2L3S45wgUi1grk4+sm5ak7Qp7VULALQHSOrv
EsNqXPjaz7IAghueNYo/4/YvaaVpMSHyweHAGteC0nbsk9ThTrKCITLe4Zg7XDRLZLp0YzhDswGn
ffyh1HeqQV9l6aVP3qE2PTqMegUUanBhj/iB01cboBv3txvKQXa0ZTURXU8ad37Va4GjzQ57IOaG
I0xW7Sev0t0hjBl7dWXN+8hBzqCwaQIFodaW4wgZyH6SMcOIgZ3QOZNoJ5CtNIVu+PFhtunY/q+C
8dS+wR0M1dsEVRJi9OGolNu8qn7bfnm305SZnXXiw5hmZ1vhf5zdjy6lw8NixLjD6/K8dkh4RaTQ
lHKXeFtMAgaHvMwi6M4bOjw3QRnd/6Rimv9+iSwn1dJuEo0w+QnqFJZ0v8QJ9qifP7m5km4+2WAv
jQoIZ6U8OL7W3/38mvlTpuuhDuIAZR+SC3xlmXqI1kMdXx2mxQBTtsy4vZFBgJcVvVfObTOrTDtD
MgemOyhjSl5YgihVSl/nFDEFIrAoCz9HnI+ozid1B+sPaI4P3ajy5NyqYf09IIvKCwdPTv2XgNIs
Pc7ww/6Dq9HGssfU65zkoHazGCFi4auGRx+2F4/dDoS1dAz/ScBHrR7mkU9KWZq/Iu2yxaCxvXN4
B14/HXMaGyRFyZFk6nwIrmbkPR4ToQieiiODRAU3B5Tp3fNDJq/sjZzkqG82EVlpnbzg6O7UL6UI
4T05xRM54ut4jLO3GtgFKZ30mbz76UoF323e5V8z4VI2w2JbEgqNOqWNLPMJa+1FwW95pJ2Do0V+
Hv+uZf9Ik39rSyFnInWQozVAT/MQUi4fLXyzTN+a7OmI5IN+Ox4nn/1PK2IA3ACGyt5SeKQW/sfN
NMqt89nh3HMNGSy/TT/kEYXnY0BgRkOPR1nD2L122nVwL9PVm9jcJtojgU6Wto2br9ZOMSQkxoYH
ssBejcVA92bnpR3tFpDivfhA9p1S/qp4VTRKOoZ1Vx9Ha8cYmG/yxLTgOOFV6U5BdZml/eU9NHGj
WQyoMzqSNz7AVIcXmCSqpAMzO7pG3+LA/xHP9vThi41Okn16uBFzWlfg590txdMxCkskIxhqPimq
wCe2mNcEw/oCCNNmEBAtcGv4HNH3VKKMAlVdrEUU/qpr7Rg1b0tto84Uv6FS0Es1KBfq5WLya6m+
k3DV/RlF8uCbc0kPZibDNRlRhWz2p1yGrBZxXd52dh0j9F42TCF0VNJW8RwXAJ71CUIQysNe05M+
6t5Mia5IaRm9bojuuFpiQMEqomnLNs4P56UtreCXJUaXtWkXFMz4/yGKuM8mIvXOpw+hekt6lXCs
RYRwsd3T4MjGC1ydbdjv/VmMSkCkkAwEkfeJXI/Ke+K682r/B6MhBSpK+pWzNdWGLsM2CT//LGa2
xwMxsH1nLcBwdF8vlxiiwA0kNahnUm1qwacZ///WmN4ZSSNtRt83150qzMyoQQpAqM4CnOgUjXf8
+1Z+mGuOzP5BXvsGmOkCNqqDM2+R4GZYQjwt1ijfk7NalgI4dPf/vM0dEb1A7jyOxVBgKy2MgRBb
e1Q+kviVmvlBBDYZw6ey/6K+thkeZePrKYKobLVMpuM/GvyIN/kQbanyORBkItzFCXNAOkInYsqY
NDilDpBZBsjOU2hZ1h53IrpCDsUMwq6vSEYqA6HPXWJ6yGWvrUIbOkrot+d8ENJiLOBUen4jtJHY
9IkBEMVcIw0OHQEFY4/7etaokJ+ozioOoDNoaAHPeZZ6ImL0VOXo+W+H+1s5mdr74j45ywVpVFKN
G+vHjJNwfjjETNkkbapFves4jy3epBBSdFNXpByTEg9ircsEmZRZyR+jZT7bFeF2cJvp2JBKBQ8s
UjSrAcabU6HabGvZ5xpVHs2Z2EUOKrAFK7MJ0lleg8n12w2+QdoOO4fL4KUTpyCNzvvm67or0koX
yai4JZHJLavT3haVgtwVMhQbCzB4TMJLZPckHKjwDAi+5NqsdO4Iv7IFOY5/3KDs7dV87Qm0bYx/
brT+F+TXEplKNjLzSH76B41o7F5i8KXicSZiTrbTuTJf/9xclnfWR3DkFZdc749dNfPTR5jejpVo
oW3u38cAZP7ds1hhkHdzBBO6Mqg9DPURkdHxkLZMi9l+7hf1g2ZLaInBhkUyVoHonwMt5VQbxbPn
4b4foiFxrYni2kU5osN8rPMfuLG5HJfzlu7aYqExYv0HXdBhbIC/10GMkmuawoQGmc6bqxXBwy80
8zelFyonxrDy1t7p3d9oftAsE8ApeWoWeTX4phLZbztIlsCDygtBI+/ZaMW6J7JaAmX842JE2gvD
QDdDZ2oBmyuBkTfjnQ1gxBZfhDeGr1SKgzrfUZqdX3tZwS04sxQz2aCrOM2F375B2UTQI5VmCVz6
ojMpST/40/2dkEc9tZTTO640FzIX/G30kZPbJO86y/NtEQrC1NN35JXSc18F1yBw5wXd70xQlJIB
GuoFAsXSNv3fNB0xZzdXEmFJK+eOaUNKR1k8A6ulwBPKCPynzSf6fESUnXXyAt3YjuLRyW3aFCU4
LePlrv06CsBPQtQhVwvv+zKBZgG84JsVhWJyyDIOaLobmgiJHe9qgyR53Ofw7XMn/g9J57f73YFR
LxSSjS4VZgMQIV+xjCHG05sTyAiRmf82PIGz7kB6dtSqyiJ4ssCRaIqSVBn0S+EMg6PXBKQD18Fu
KXPFU1GZtYghEIign3+R4X4k/1aaFEpzr+hYz3IuSxEaiLRFv/6P1xq/iZ/b4wLf6i8fNrI5vjeM
QXEKgE9h9zC3J9Ss0+J8S8jir99nf1Ddl3cJUktjIqN4YtxqN2zX4XOeeUKreSqBTvEiwtOdt3EP
C9yqcg8veNHlLTVXOAeIbaT90MF3RqXkmPTxj5XK/VAFAQhRWpl/gziab0VjbxRWcg9d/jMxCYUO
6ZgWF/IaH8ylenEHrVvXTHCkDewQn4ZsUfIWAX37ymqedprovrn+px5pGNHA/p2grc16TKp6Yiot
YHml5UUHSyR0ke9POBCYple5yidaX73M3BzhdyMGJUmw10PzVOpcS+MfgEnTv+jrdkdsAiJZKdzo
hVjuxQW0sHb50f/K7dEZsXwUdJHlDUW03FSAkJxUQeQmCrl2GO1RjQGg4q+P2k9QugTbg2ORmgvj
E4DHWU6fNDX29BUY9JyZJ+qnhQ+72QOO4nbRda36xhbaB16uWQX62aMNE1dhc4wKMNb2RiFSkOqS
PKZQP6gT5vA1dVE5wqi+Q5U67Gyycc5SXWdYctajmTj6kMuNTtPZjgr/S1tgnrJv5Qjryh1t77pr
f6kOol3WJxfWUPBhjOQTwt7yslY45Ez0Ft9+J6SwFD5wAb7t0QEYCgxJh7JalSsBTOn1iXQLOOK4
cKR1sBU+pfiadRpsuy3V7mNlUs4RP5RFTO9FPbpKRuEtEcy7JyIsA5RqUUE2HBeMtgxR3N+eApzD
YkwviQ764mrdYeS1Y7CTJwXyN5EAx+t0mVeU2uU/c94nGMtTEAsjqDJkyJyGyLpKgtRdlb1mehiD
ZtOiioEvp3eAqpIeQH4oYaX8p86C+PGBjJ02t38UnfxzRZCAf2cURo5vStqNeftCrgT0XyVWqOxz
nMoTAdPjgOETQj5gkxvLRcgN1Anst3eHuTl+BfFz5CW8F5ONVyCgQpadUJMczae6KgnadOqwMVLY
skFwbILxRqklKcTBwe8VaOCyqg0GuO5vpSMTrGNV9BWH5i0QfseeaZntwyoUsYXqJ9kJJAZ8DXP4
s8ZvDMl+nCAsk6b737mnM8CfAa/cBAVpmkTF6UX8HWsXH/6fUymVmT9vsvM02xSoVrwjcTsvSCnK
nXw+w/HaZ0s24Qr5BukD5OcGiqEqlYH8H+ZWRpPmk8LdlGag8hsbaZ2qWyfMWBaZQcM6lBOlc63p
XgRBoRDiYNJul37ZxlPM4ug6Cp/P7eTVhWyr2fig1G1BLUfcrCgn939fGSc6nd0+sCaHr1z2ZqRf
IHzLAqwX8A5UzJ86JTpdiJeAi72Pqhp1KAMivbgVZB87yXekgbwP95rRTlNE4H28TwicyyeJOmw/
BmA+usd/ihUyl13pjcCp6YZcdpISVbTLwz4j9bXg
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip : entity is "sobel_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip";
end sobel_design_sobel_accel_0_0_sobel_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip is
  signal NLW_inst_m_axis_result_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axis_result_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axis_a_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axis_b_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axis_c_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axis_operation_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axis_result_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ACCUM_INPUT_MSB : integer;
  attribute C_ACCUM_INPUT_MSB of inst : label is 32;
  attribute C_ACCUM_LSB : integer;
  attribute C_ACCUM_LSB of inst : label is -31;
  attribute C_ACCUM_MSB : integer;
  attribute C_ACCUM_MSB of inst : label is 32;
  attribute C_A_FRACTION_WIDTH : integer;
  attribute C_A_FRACTION_WIDTH of inst : label is 24;
  attribute C_A_TDATA_WIDTH : integer;
  attribute C_A_TDATA_WIDTH of inst : label is 32;
  attribute C_A_TUSER_WIDTH : integer;
  attribute C_A_TUSER_WIDTH of inst : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of inst : label is 32;
  attribute C_BRAM_USAGE : integer;
  attribute C_BRAM_USAGE of inst : label is 0;
  attribute C_B_FRACTION_WIDTH : integer;
  attribute C_B_FRACTION_WIDTH of inst : label is 24;
  attribute C_B_TDATA_WIDTH : integer;
  attribute C_B_TDATA_WIDTH of inst : label is 32;
  attribute C_B_TUSER_WIDTH : integer;
  attribute C_B_TUSER_WIDTH of inst : label is 1;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of inst : label is 32;
  attribute C_COMPARE_OPERATION : integer;
  attribute C_COMPARE_OPERATION of inst : label is 8;
  attribute C_C_FRACTION_WIDTH : integer;
  attribute C_C_FRACTION_WIDTH of inst : label is 24;
  attribute C_C_TDATA_WIDTH : integer;
  attribute C_C_TDATA_WIDTH of inst : label is 32;
  attribute C_C_TUSER_WIDTH : integer;
  attribute C_C_TUSER_WIDTH of inst : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of inst : label is 32;
  attribute C_FIXED_DATA_UNSIGNED : integer;
  attribute C_FIXED_DATA_UNSIGNED of inst : label is 0;
  attribute C_HAS_ABSOLUTE : integer;
  attribute C_HAS_ABSOLUTE of inst : label is 0;
  attribute C_HAS_ACCUMULATOR_A : integer;
  attribute C_HAS_ACCUMULATOR_A of inst : label is 0;
  attribute C_HAS_ACCUMULATOR_PRIMITIVE_A : integer;
  attribute C_HAS_ACCUMULATOR_PRIMITIVE_A of inst : label is 0;
  attribute C_HAS_ACCUMULATOR_PRIMITIVE_S : integer;
  attribute C_HAS_ACCUMULATOR_PRIMITIVE_S of inst : label is 0;
  attribute C_HAS_ACCUMULATOR_S : integer;
  attribute C_HAS_ACCUMULATOR_S of inst : label is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW : integer;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of inst : label is 0;
  attribute C_HAS_ACCUM_OVERFLOW : integer;
  attribute C_HAS_ACCUM_OVERFLOW of inst : label is 0;
  attribute C_HAS_ACLKEN : integer;
  attribute C_HAS_ACLKEN of inst : label is 1;
  attribute C_HAS_ADD : integer;
  attribute C_HAS_ADD of inst : label is 0;
  attribute C_HAS_ARESETN : integer;
  attribute C_HAS_ARESETN of inst : label is 0;
  attribute C_HAS_A_TLAST : integer;
  attribute C_HAS_A_TLAST of inst : label is 0;
  attribute C_HAS_A_TUSER : integer;
  attribute C_HAS_A_TUSER of inst : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of inst : label is 1;
  attribute C_HAS_B_TLAST : integer;
  attribute C_HAS_B_TLAST of inst : label is 0;
  attribute C_HAS_B_TUSER : integer;
  attribute C_HAS_B_TUSER of inst : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of inst : label is 0;
  attribute C_HAS_COMPARE : integer;
  attribute C_HAS_COMPARE of inst : label is 0;
  attribute C_HAS_C_TLAST : integer;
  attribute C_HAS_C_TLAST of inst : label is 0;
  attribute C_HAS_C_TUSER : integer;
  attribute C_HAS_C_TUSER of inst : label is 0;
  attribute C_HAS_DIVIDE : integer;
  attribute C_HAS_DIVIDE of inst : label is 0;
  attribute C_HAS_DIVIDE_BY_ZERO : integer;
  attribute C_HAS_DIVIDE_BY_ZERO of inst : label is 0;
  attribute C_HAS_EXPONENTIAL : integer;
  attribute C_HAS_EXPONENTIAL of inst : label is 0;
  attribute C_HAS_FIX_TO_FLT : integer;
  attribute C_HAS_FIX_TO_FLT of inst : label is 0;
  attribute C_HAS_FLT_TO_FIX : integer;
  attribute C_HAS_FLT_TO_FIX of inst : label is 0;
  attribute C_HAS_FLT_TO_FLT : integer;
  attribute C_HAS_FLT_TO_FLT of inst : label is 0;
  attribute C_HAS_FMA : integer;
  attribute C_HAS_FMA of inst : label is 0;
  attribute C_HAS_FMS : integer;
  attribute C_HAS_FMS of inst : label is 0;
  attribute C_HAS_INVALID_OP : integer;
  attribute C_HAS_INVALID_OP of inst : label is 0;
  attribute C_HAS_LOGARITHM : integer;
  attribute C_HAS_LOGARITHM of inst : label is 0;
  attribute C_HAS_MULTIPLY : integer;
  attribute C_HAS_MULTIPLY of inst : label is 1;
  attribute C_HAS_OPERATION : integer;
  attribute C_HAS_OPERATION of inst : label is 0;
  attribute C_HAS_OPERATION_TLAST : integer;
  attribute C_HAS_OPERATION_TLAST of inst : label is 0;
  attribute C_HAS_OPERATION_TUSER : integer;
  attribute C_HAS_OPERATION_TUSER of inst : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of inst : label is 0;
  attribute C_HAS_RECIP : integer;
  attribute C_HAS_RECIP of inst : label is 0;
  attribute C_HAS_RECIP_SQRT : integer;
  attribute C_HAS_RECIP_SQRT of inst : label is 0;
  attribute C_HAS_RESULT_TLAST : integer;
  attribute C_HAS_RESULT_TLAST of inst : label is 0;
  attribute C_HAS_RESULT_TUSER : integer;
  attribute C_HAS_RESULT_TUSER of inst : label is 0;
  attribute C_HAS_SQRT : integer;
  attribute C_HAS_SQRT of inst : label is 0;
  attribute C_HAS_SUBTRACT : integer;
  attribute C_HAS_SUBTRACT of inst : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of inst : label is 0;
  attribute C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A : integer;
  attribute C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A of inst : label is 0;
  attribute C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S : integer;
  attribute C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S of inst : label is 0;
  attribute C_HAS_UNFUSED_MULTIPLY_ADD : integer;
  attribute C_HAS_UNFUSED_MULTIPLY_ADD of inst : label is 0;
  attribute C_HAS_UNFUSED_MULTIPLY_SUB : integer;
  attribute C_HAS_UNFUSED_MULTIPLY_SUB of inst : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of inst : label is 2;
  attribute C_MULT_USAGE : integer;
  attribute C_MULT_USAGE of inst : label is 3;
  attribute C_OPERATION_TDATA_WIDTH : integer;
  attribute C_OPERATION_TDATA_WIDTH of inst : label is 8;
  attribute C_OPERATION_TUSER_WIDTH : integer;
  attribute C_OPERATION_TUSER_WIDTH of inst : label is 1;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of inst : label is 1;
  attribute C_PART : string;
  attribute C_PART of inst : label is "xc7z020clg400-1";
  attribute C_RATE : integer;
  attribute C_RATE of inst : label is 1;
  attribute C_RESULT_FRACTION_WIDTH : integer;
  attribute C_RESULT_FRACTION_WIDTH of inst : label is 24;
  attribute C_RESULT_TDATA_WIDTH : integer;
  attribute C_RESULT_TDATA_WIDTH of inst : label is 32;
  attribute C_RESULT_TUSER_WIDTH : integer;
  attribute C_RESULT_TUSER_WIDTH of inst : label is 1;
  attribute C_RESULT_WIDTH : integer;
  attribute C_RESULT_WIDTH of inst : label is 32;
  attribute C_THROTTLE_SCHEME : integer;
  attribute C_THROTTLE_SCHEME of inst : label is 3;
  attribute C_TLAST_RESOLUTION : integer;
  attribute C_TLAST_RESOLUTION of inst : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of inst : label is "zynq";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of inst : label is "soft";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of inst : label is "yes";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of inst : label is "true";
begin
inst: entity work.sobel_design_sobel_accel_0_0_floating_point_v7_1_15
     port map (
      aclk => ap_clk,
      aclken => '1',
      aresetn => '1',
      m_axis_result_tdata(31 downto 0) => D(31 downto 0),
      m_axis_result_tlast => NLW_inst_m_axis_result_tlast_UNCONNECTED,
      m_axis_result_tready => '0',
      m_axis_result_tuser(0) => NLW_inst_m_axis_result_tuser_UNCONNECTED(0),
      m_axis_result_tvalid => NLW_inst_m_axis_result_tvalid_UNCONNECTED,
      s_axis_a_tdata(31 downto 0) => Q(31 downto 0),
      s_axis_a_tlast => '0',
      s_axis_a_tready => NLW_inst_s_axis_a_tready_UNCONNECTED,
      s_axis_a_tuser(0) => '0',
      s_axis_a_tvalid => '1',
      s_axis_b_tdata(31 downto 0) => B"01001010111111111111111111111110",
      s_axis_b_tlast => '0',
      s_axis_b_tready => NLW_inst_s_axis_b_tready_UNCONNECTED,
      s_axis_b_tuser(0) => '0',
      s_axis_b_tvalid => '1',
      s_axis_c_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_c_tlast => '0',
      s_axis_c_tready => NLW_inst_s_axis_c_tready_UNCONNECTED,
      s_axis_c_tuser(0) => '0',
      s_axis_c_tvalid => '0',
      s_axis_operation_tdata(7 downto 0) => B"00000000",
      s_axis_operation_tlast => '0',
      s_axis_operation_tready => NLW_inst_s_axis_operation_tready_UNCONNECTED,
      s_axis_operation_tuser(0) => '0',
      s_axis_operation_tvalid => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_fmul_32ns_32ns_32_4_max_dsp_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_fmul_32ns_32ns_32_4_max_dsp_1 : entity is "sobel_accel_fmul_32ns_32ns_32_4_max_dsp_1";
end sobel_design_sobel_accel_0_0_sobel_accel_fmul_32ns_32ns_32_4_max_dsp_1;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_fmul_32ns_32ns_32_4_max_dsp_1 is
  signal din0_buf1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of sobel_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u : label is "floating_point_v7_1_15,Vivado 2023.1";
begin
\din0_buf1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => din0_buf1(0),
      R => '0'
    );
\din0_buf1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(10),
      Q => din0_buf1(10),
      R => '0'
    );
\din0_buf1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(11),
      Q => din0_buf1(11),
      R => '0'
    );
\din0_buf1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(12),
      Q => din0_buf1(12),
      R => '0'
    );
\din0_buf1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(13),
      Q => din0_buf1(13),
      R => '0'
    );
\din0_buf1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(14),
      Q => din0_buf1(14),
      R => '0'
    );
\din0_buf1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(15),
      Q => din0_buf1(15),
      R => '0'
    );
\din0_buf1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(16),
      Q => din0_buf1(16),
      R => '0'
    );
\din0_buf1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(17),
      Q => din0_buf1(17),
      R => '0'
    );
\din0_buf1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(18),
      Q => din0_buf1(18),
      R => '0'
    );
\din0_buf1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(19),
      Q => din0_buf1(19),
      R => '0'
    );
\din0_buf1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(1),
      Q => din0_buf1(1),
      R => '0'
    );
\din0_buf1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(20),
      Q => din0_buf1(20),
      R => '0'
    );
\din0_buf1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(21),
      Q => din0_buf1(21),
      R => '0'
    );
\din0_buf1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(22),
      Q => din0_buf1(22),
      R => '0'
    );
\din0_buf1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(23),
      Q => din0_buf1(23),
      R => '0'
    );
\din0_buf1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(24),
      Q => din0_buf1(24),
      R => '0'
    );
\din0_buf1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(25),
      Q => din0_buf1(25),
      R => '0'
    );
\din0_buf1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(26),
      Q => din0_buf1(26),
      R => '0'
    );
\din0_buf1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(27),
      Q => din0_buf1(27),
      R => '0'
    );
\din0_buf1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(28),
      Q => din0_buf1(28),
      R => '0'
    );
\din0_buf1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(29),
      Q => din0_buf1(29),
      R => '0'
    );
\din0_buf1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(2),
      Q => din0_buf1(2),
      R => '0'
    );
\din0_buf1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(30),
      Q => din0_buf1(30),
      R => '0'
    );
\din0_buf1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(31),
      Q => din0_buf1(31),
      R => '0'
    );
\din0_buf1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(3),
      Q => din0_buf1(3),
      R => '0'
    );
\din0_buf1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(4),
      Q => din0_buf1(4),
      R => '0'
    );
\din0_buf1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(5),
      Q => din0_buf1(5),
      R => '0'
    );
\din0_buf1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(6),
      Q => din0_buf1(6),
      R => '0'
    );
\din0_buf1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(7),
      Q => din0_buf1(7),
      R => '0'
    );
\din0_buf1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(8),
      Q => din0_buf1(8),
      R => '0'
    );
\din0_buf1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(9),
      Q => din0_buf1(9),
      R => '0'
    );
sobel_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => din0_buf1(31 downto 0),
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_s is
  port (
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    push : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    mOutPtr17_out : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[8]_0\ : out STD_LOGIC;
    mOutPtr17_out_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[8]_1\ : out STD_LOGIC;
    mOutPtr18_out : out STD_LOGIC;
    \ap_CS_fsm_reg[9]_0\ : out STD_LOGIC;
    mOutPtr18_out_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[9]_1\ : out STD_LOGIC;
    p_dst_data_din : out STD_LOGIC_VECTOR ( 9 downto 0 );
    accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read : out STD_LOGIC;
    accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_dstgx_data_empty_n : in STD_LOGIC;
    p_dstgy_data_empty_n : in STD_LOGIC;
    p_dst_data_full_n : in STD_LOGIC;
    p_dstgx_rows_channel_empty_n : in STD_LOGIC;
    push_2 : in STD_LOGIC;
    p_dstgx_cols_channel_empty_n : in STD_LOGIC;
    push_3 : in STD_LOGIC;
    push_4 : in STD_LOGIC;
    push_5 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    p_dstgy_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_dstgx_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    if_dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \trunc_ln119_reg_424_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC;
    alpha_c_empty_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_s : entity is "sobel_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_s";
end sobel_design_sobel_accel_0_0_sobel_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_s;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_s is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\ : STD_LOGIC;
  signal alpha_read_reg_374 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ap_CS_fsm[0]_i_10__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_11__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_12__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_13__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_14__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_15__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_16__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_17__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_18__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_19_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_4__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_5__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_6__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_7_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_8__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_9__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_2__0_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_2__0_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_2__0_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_3__0_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_3__0_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_3__0_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_3__0_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_9_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_9_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_9_[3]\ : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal empty_reg_439 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg : STD_LOGIC;
  signal grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0 : STD_LOGIC;
  signal grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_51 : STD_LOGIC;
  signal \i_fu_88[0]_i_3_n_9\ : STD_LOGIC;
  signal i_fu_88_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \i_fu_88_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \i_fu_88_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \i_fu_88_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \i_fu_88_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \i_fu_88_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \i_fu_88_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \i_fu_88_reg[0]_i_2_n_16\ : STD_LOGIC;
  signal \i_fu_88_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \i_fu_88_reg[12]_i_1_n_16\ : STD_LOGIC;
  signal \i_fu_88_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_88_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_88_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_88_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \i_fu_88_reg[4]_i_1_n_14\ : STD_LOGIC;
  signal \i_fu_88_reg[4]_i_1_n_15\ : STD_LOGIC;
  signal \i_fu_88_reg[4]_i_1_n_16\ : STD_LOGIC;
  signal \i_fu_88_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \i_fu_88_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_88_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_88_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_88_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \i_fu_88_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \i_fu_88_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \i_fu_88_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \i_fu_88_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \icmp_ln295_1_reg_412[0]_i_1_n_9\ : STD_LOGIC;
  signal \icmp_ln295_1_reg_412[0]_i_2_n_9\ : STD_LOGIC;
  signal \icmp_ln295_1_reg_412_reg_n_9_[0]\ : STD_LOGIC;
  signal \icmp_ln295_reg_394[0]_i_10_n_9\ : STD_LOGIC;
  signal \icmp_ln295_reg_394[0]_i_1_n_9\ : STD_LOGIC;
  signal \icmp_ln295_reg_394[0]_i_2_n_9\ : STD_LOGIC;
  signal \icmp_ln295_reg_394[0]_i_3_n_9\ : STD_LOGIC;
  signal \icmp_ln295_reg_394[0]_i_4_n_9\ : STD_LOGIC;
  signal \icmp_ln295_reg_394[0]_i_5_n_9\ : STD_LOGIC;
  signal \icmp_ln295_reg_394[0]_i_6_n_9\ : STD_LOGIC;
  signal \icmp_ln295_reg_394[0]_i_7_n_9\ : STD_LOGIC;
  signal \icmp_ln295_reg_394[0]_i_8_n_9\ : STD_LOGIC;
  signal \icmp_ln295_reg_394[0]_i_9_n_9\ : STD_LOGIC;
  signal \icmp_ln295_reg_394_reg_n_9_[0]\ : STD_LOGIC;
  signal r_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sub_ln295_reg_400 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \sub_ln295_reg_400[1]_i_1_n_9\ : STD_LOGIC;
  signal \sub_ln295_reg_400[2]_i_1_n_9\ : STD_LOGIC;
  signal \sub_ln295_reg_400[3]_i_1_n_9\ : STD_LOGIC;
  signal \sub_ln295_reg_400[4]_i_1_n_9\ : STD_LOGIC;
  signal \sub_ln295_reg_400[5]_i_1_n_9\ : STD_LOGIC;
  signal \sub_ln295_reg_400[6]_i_1_n_9\ : STD_LOGIC;
  signal \sub_ln295_reg_400[7]_i_1_n_9\ : STD_LOGIC;
  signal \sub_ln295_reg_400[8]_i_1_n_9\ : STD_LOGIC;
  signal \sub_ln295_reg_400[8]_i_2_n_9\ : STD_LOGIC;
  signal temp_3_fu_305_p3 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal temp_3_reg_418 : STD_LOGIC_VECTOR ( 23 to 23 );
  signal \temp_3_reg_418[0]_i_10_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[0]_i_11_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[0]_i_12_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[0]_i_13_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[0]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[0]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[0]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[0]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[0]_i_6_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[0]_i_7_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[0]_i_8_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[0]_i_9_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[10]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[10]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[10]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[10]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[10]_i_6_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[10]_i_7_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[11]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[11]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[11]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[11]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[11]_i_6_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[12]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[12]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[12]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[12]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[12]_i_6_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[13]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[13]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[13]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[13]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[13]_i_6_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[14]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[14]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[14]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[14]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[14]_i_6_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[15]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[15]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[15]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[15]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[15]_i_6_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[15]_i_7_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[16]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[16]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[16]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[16]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[16]_i_6_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[16]_i_7_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[17]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[17]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[17]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[17]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[17]_i_6_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[17]_i_7_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[18]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[18]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[18]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[18]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[18]_i_6_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[18]_i_7_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[19]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[19]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[19]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[19]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[1]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[1]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[20]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[20]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[20]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[20]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[20]_i_6_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[21]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[21]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[21]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[21]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_10_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_11_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_12_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_13_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_14_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_15_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_16_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_17_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_18_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_19_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_20_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_21_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_22_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_23_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_24_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_25_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_26_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_27_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_6_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_7_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_8_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[22]_i_9_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[23]_i_1_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[23]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[23]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[2]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[2]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[2]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[3]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[3]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[3]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[4]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[4]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[4]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[4]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[5]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[5]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[5]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[5]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[6]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[6]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[6]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[6]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[6]_i_6_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[7]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[7]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[7]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[7]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[7]_i_6_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[7]_i_7_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[8]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[8]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[8]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[8]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[8]_i_6_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[8]_i_7_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[9]_i_2_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[9]_i_3_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[9]_i_4_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[9]_i_5_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[9]_i_6_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418[9]_i_7_n_9\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[10]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[11]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[12]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[13]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[14]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[15]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[16]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[17]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[18]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[19]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[1]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[20]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[21]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[22]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[23]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[2]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[3]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[4]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[5]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[6]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[7]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[8]\ : STD_LOGIC;
  signal \temp_3_reg_418_reg_n_9_[9]\ : STD_LOGIC;
  signal temp_4_fu_317_p2 : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal temp_5_fu_322_p3 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal temp_5_reg_429 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal temp_fu_188_p3 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal tmp_reg_384 : STD_LOGIC;
  signal trunc_ln119_reg_424 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \val_reg_379_reg_n_9_[0]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[10]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[11]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[12]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[13]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[14]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[15]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[16]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[17]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[18]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[19]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[1]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[20]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[21]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[22]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[23]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[24]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[25]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[26]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[27]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[28]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[29]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[2]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[30]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[31]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[3]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[4]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[5]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[6]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[7]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[8]\ : STD_LOGIC;
  signal \val_reg_379_reg_n_9_[9]\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[0]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[0]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_fu_88_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_fu_88_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[0]_i_2__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[0]_i_3__0\ : label is 11;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__5\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \full_n_i_2__6\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \full_n_i_3__2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \full_n_i_3__3\ : label is "soft_lutpair183";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_fu_88_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_88_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_88_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_88_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \icmp_ln295_reg_394[0]_i_7\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \icmp_ln295_reg_394[0]_i_8\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sub_ln295_reg_400[1]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sub_ln295_reg_400[2]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \sub_ln295_reg_400[3]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \sub_ln295_reg_400[4]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \sub_ln295_reg_400[6]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \sub_ln295_reg_400[7]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \sub_ln295_reg_400[8]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \sub_ln295_reg_400[8]_i_2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \temp_3_reg_418[0]_i_12\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \temp_3_reg_418[0]_i_13\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \temp_3_reg_418[0]_i_7\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \temp_3_reg_418[0]_i_8\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \temp_3_reg_418[10]_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \temp_3_reg_418[10]_i_5\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \temp_3_reg_418[10]_i_7\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \temp_3_reg_418[11]_i_2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \temp_3_reg_418[11]_i_5\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \temp_3_reg_418[12]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \temp_3_reg_418[12]_i_5\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \temp_3_reg_418[13]_i_3\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \temp_3_reg_418[13]_i_4\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \temp_3_reg_418[14]_i_3\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \temp_3_reg_418[14]_i_4\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \temp_3_reg_418[15]_i_2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \temp_3_reg_418[15]_i_6\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \temp_3_reg_418[16]_i_2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \temp_3_reg_418[16]_i_5\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \temp_3_reg_418[16]_i_6\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \temp_3_reg_418[16]_i_7\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \temp_3_reg_418[17]_i_3\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \temp_3_reg_418[17]_i_7\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \temp_3_reg_418[18]_i_3\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \temp_3_reg_418[19]_i_3\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \temp_3_reg_418[20]_i_3\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \temp_3_reg_418[22]_i_11\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \temp_3_reg_418[22]_i_12\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \temp_3_reg_418[22]_i_14\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \temp_3_reg_418[22]_i_15\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \temp_3_reg_418[22]_i_17\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \temp_3_reg_418[22]_i_18\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \temp_3_reg_418[22]_i_20\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \temp_3_reg_418[22]_i_21\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \temp_3_reg_418[22]_i_23\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \temp_3_reg_418[22]_i_24\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \temp_3_reg_418[22]_i_27\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \temp_3_reg_418[22]_i_8\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \temp_3_reg_418[22]_i_9\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \temp_3_reg_418[2]_i_4\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \temp_3_reg_418[3]_i_4\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \temp_3_reg_418[4]_i_4\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \temp_3_reg_418[5]_i_4\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \temp_3_reg_418[6]_i_4\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \temp_3_reg_418[7]_i_2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \temp_3_reg_418[7]_i_5\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \temp_3_reg_418[8]_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \temp_3_reg_418[8]_i_5\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \temp_3_reg_418[8]_i_7\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \temp_3_reg_418[9]_i_3\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \temp_3_reg_418[9]_i_4\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \temp_3_reg_418[9]_i_7\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \temp_5_reg_429[10]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \temp_5_reg_429[11]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \temp_5_reg_429[12]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \temp_5_reg_429[13]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \temp_5_reg_429[14]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \temp_5_reg_429[15]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \temp_5_reg_429[16]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \temp_5_reg_429[17]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \temp_5_reg_429[18]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \temp_5_reg_429[19]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \temp_5_reg_429[20]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \temp_5_reg_429[21]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \temp_5_reg_429[22]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \temp_5_reg_429[23]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \temp_5_reg_429[2]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \temp_5_reg_429[3]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \temp_5_reg_429[4]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \temp_5_reg_429[5]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \temp_5_reg_429[6]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \temp_5_reg_429[7]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \temp_5_reg_429[8]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \temp_5_reg_429[9]_i_1\ : label is "soft_lutpair202";
begin
  CO(0) <= \^co\(0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read <= \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\;
\alpha_read_reg_374[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => alpha_c_empty_n,
      I2 => p_dstgx_rows_channel_empty_n,
      I3 => p_dstgx_cols_channel_empty_n,
      O => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\
    );
\alpha_read_reg_374_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => if_dout(0),
      Q => alpha_read_reg_374(0),
      R => '0'
    );
\alpha_read_reg_374_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => if_dout(10),
      Q => alpha_read_reg_374(10),
      R => '0'
    );
\alpha_read_reg_374_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => if_dout(11),
      Q => alpha_read_reg_374(11),
      R => '0'
    );
\alpha_read_reg_374_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => if_dout(12),
      Q => alpha_read_reg_374(12),
      R => '0'
    );
\alpha_read_reg_374_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => if_dout(13),
      Q => alpha_read_reg_374(13),
      R => '0'
    );
\alpha_read_reg_374_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => if_dout(14),
      Q => alpha_read_reg_374(14),
      R => '0'
    );
\alpha_read_reg_374_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => if_dout(15),
      Q => alpha_read_reg_374(15),
      R => '0'
    );
\alpha_read_reg_374_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => if_dout(16),
      Q => alpha_read_reg_374(16),
      R => '0'
    );
\alpha_read_reg_374_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => if_dout(17),
      Q => alpha_read_reg_374(17),
      R => '0'
    );
\alpha_read_reg_374_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => if_dout(18),
      Q => alpha_read_reg_374(18),
      R => '0'
    );
\alpha_read_reg_374_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => if_dout(19),
      Q => alpha_read_reg_374(19),
      R => '0'
    );
\alpha_read_reg_374_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => if_dout(1),
      Q => alpha_read_reg_374(1),
      R => '0'
    );
\alpha_read_reg_374_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => if_dout(20),
      Q => alpha_read_reg_374(20),
      R => '0'
    );
\alpha_read_reg_374_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => if_dout(21),
      Q => alpha_read_reg_374(21),
      R => '0'
    );
\alpha_read_reg_374_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => if_dout(22),
      Q => alpha_read_reg_374(22),
      R => '0'
    );
\alpha_read_reg_374_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => if_dout(23),
      Q => alpha_read_reg_374(23),
      R => '0'
    );
\alpha_read_reg_374_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => if_dout(24),
      Q => alpha_read_reg_374(24),
      R => '0'
    );
\alpha_read_reg_374_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => if_dout(25),
      Q => alpha_read_reg_374(25),
      R => '0'
    );
\alpha_read_reg_374_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => if_dout(26),
      Q => alpha_read_reg_374(26),
      R => '0'
    );
\alpha_read_reg_374_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => if_dout(27),
      Q => alpha_read_reg_374(27),
      R => '0'
    );
\alpha_read_reg_374_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => if_dout(28),
      Q => alpha_read_reg_374(28),
      R => '0'
    );
\alpha_read_reg_374_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => if_dout(29),
      Q => alpha_read_reg_374(29),
      R => '0'
    );
\alpha_read_reg_374_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => if_dout(2),
      Q => alpha_read_reg_374(2),
      R => '0'
    );
\alpha_read_reg_374_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => if_dout(30),
      Q => alpha_read_reg_374(30),
      R => '0'
    );
\alpha_read_reg_374_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => if_dout(31),
      Q => alpha_read_reg_374(31),
      R => '0'
    );
\alpha_read_reg_374_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => if_dout(3),
      Q => alpha_read_reg_374(3),
      R => '0'
    );
\alpha_read_reg_374_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => if_dout(4),
      Q => alpha_read_reg_374(4),
      R => '0'
    );
\alpha_read_reg_374_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => if_dout(5),
      Q => alpha_read_reg_374(5),
      R => '0'
    );
\alpha_read_reg_374_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => if_dout(6),
      Q => alpha_read_reg_374(6),
      R => '0'
    );
\alpha_read_reg_374_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => if_dout(7),
      Q => alpha_read_reg_374(7),
      R => '0'
    );
\alpha_read_reg_374_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => if_dout(8),
      Q => alpha_read_reg_374(8),
      R => '0'
    );
\alpha_read_reg_374_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      D => if_dout(9),
      Q => alpha_read_reg_374(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_88_reg(11),
      I1 => trunc_ln119_reg_424(11),
      I2 => i_fu_88_reg(10),
      I3 => trunc_ln119_reg_424(10),
      O => \ap_CS_fsm[0]_i_10__0_n_9\
    );
\ap_CS_fsm[0]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_88_reg(9),
      I1 => trunc_ln119_reg_424(9),
      I2 => i_fu_88_reg(8),
      I3 => trunc_ln119_reg_424(8),
      O => \ap_CS_fsm[0]_i_11__0_n_9\
    );
\ap_CS_fsm[0]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => trunc_ln119_reg_424(7),
      I1 => i_fu_88_reg(7),
      I2 => trunc_ln119_reg_424(6),
      I3 => i_fu_88_reg(6),
      O => \ap_CS_fsm[0]_i_12__0_n_9\
    );
\ap_CS_fsm[0]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => trunc_ln119_reg_424(5),
      I1 => i_fu_88_reg(5),
      I2 => trunc_ln119_reg_424(4),
      I3 => i_fu_88_reg(4),
      O => \ap_CS_fsm[0]_i_13__0_n_9\
    );
\ap_CS_fsm[0]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => trunc_ln119_reg_424(3),
      I1 => i_fu_88_reg(3),
      I2 => trunc_ln119_reg_424(2),
      I3 => i_fu_88_reg(2),
      O => \ap_CS_fsm[0]_i_14__0_n_9\
    );
\ap_CS_fsm[0]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => trunc_ln119_reg_424(1),
      I1 => i_fu_88_reg(1),
      I2 => trunc_ln119_reg_424(0),
      I3 => i_fu_88_reg(0),
      O => \ap_CS_fsm[0]_i_15__0_n_9\
    );
\ap_CS_fsm[0]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_88_reg(7),
      I1 => trunc_ln119_reg_424(7),
      I2 => i_fu_88_reg(6),
      I3 => trunc_ln119_reg_424(6),
      O => \ap_CS_fsm[0]_i_16__0_n_9\
    );
\ap_CS_fsm[0]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_88_reg(5),
      I1 => trunc_ln119_reg_424(5),
      I2 => i_fu_88_reg(4),
      I3 => trunc_ln119_reg_424(4),
      O => \ap_CS_fsm[0]_i_17__0_n_9\
    );
\ap_CS_fsm[0]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_88_reg(3),
      I1 => trunc_ln119_reg_424(3),
      I2 => i_fu_88_reg(2),
      I3 => trunc_ln119_reg_424(2),
      O => \ap_CS_fsm[0]_i_18__0_n_9\
    );
\ap_CS_fsm[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_88_reg(1),
      I1 => trunc_ln119_reg_424(1),
      I2 => i_fu_88_reg(0),
      I3 => trunc_ln119_reg_424(0),
      O => \ap_CS_fsm[0]_i_19_n_9\
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFFFFF44444444"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => p_dstgx_cols_channel_empty_n,
      I3 => p_dstgx_rows_channel_empty_n,
      I4 => alpha_c_empty_n,
      I5 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => trunc_ln119_reg_424(15),
      I1 => trunc_ln119_reg_424(14),
      O => \ap_CS_fsm[0]_i_4__0_n_9\
    );
\ap_CS_fsm[0]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => trunc_ln119_reg_424(13),
      I1 => i_fu_88_reg(12),
      I2 => trunc_ln119_reg_424(12),
      O => \ap_CS_fsm[0]_i_5__0_n_9\
    );
\ap_CS_fsm[0]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => trunc_ln119_reg_424(11),
      I1 => i_fu_88_reg(11),
      I2 => trunc_ln119_reg_424(10),
      I3 => i_fu_88_reg(10),
      O => \ap_CS_fsm[0]_i_6__0_n_9\
    );
\ap_CS_fsm[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => trunc_ln119_reg_424(9),
      I1 => i_fu_88_reg(9),
      I2 => trunc_ln119_reg_424(8),
      I3 => i_fu_88_reg(8),
      O => \ap_CS_fsm[0]_i_7_n_9\
    );
\ap_CS_fsm[0]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln119_reg_424(14),
      I1 => trunc_ln119_reg_424(15),
      O => \ap_CS_fsm[0]_i_8__0_n_9\
    );
\ap_CS_fsm[0]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => trunc_ln119_reg_424(13),
      I1 => i_fu_88_reg(12),
      I2 => trunc_ln119_reg_424(12),
      O => \ap_CS_fsm[0]_i_9__0_n_9\
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__0_n_9\,
      I1 => ap_CS_fsm_state8,
      I2 => ap_CS_fsm_state7,
      I3 => ap_CS_fsm_state5,
      I4 => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_9_[1]\,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => ap_CS_fsm_state6,
      I4 => \ap_CS_fsm_reg_n_9_[2]\,
      I5 => \ap_CS_fsm_reg_n_9_[3]\,
      O => \ap_CS_fsm[1]_i_2__0_n_9\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[0]_i_3__0_n_9\,
      CO(3) => \^co\(0),
      CO(2) => \ap_CS_fsm_reg[0]_i_2__0_n_10\,
      CO(1) => \ap_CS_fsm_reg[0]_i_2__0_n_11\,
      CO(0) => \ap_CS_fsm_reg[0]_i_2__0_n_12\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[0]_i_4__0_n_9\,
      DI(2) => \ap_CS_fsm[0]_i_5__0_n_9\,
      DI(1) => \ap_CS_fsm[0]_i_6__0_n_9\,
      DI(0) => \ap_CS_fsm[0]_i_7_n_9\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[0]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[0]_i_8__0_n_9\,
      S(2) => \ap_CS_fsm[0]_i_9__0_n_9\,
      S(1) => \ap_CS_fsm[0]_i_10__0_n_9\,
      S(0) => \ap_CS_fsm[0]_i_11__0_n_9\
    );
\ap_CS_fsm_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[0]_i_3__0_n_9\,
      CO(2) => \ap_CS_fsm_reg[0]_i_3__0_n_10\,
      CO(1) => \ap_CS_fsm_reg[0]_i_3__0_n_11\,
      CO(0) => \ap_CS_fsm_reg[0]_i_3__0_n_12\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[0]_i_12__0_n_9\,
      DI(2) => \ap_CS_fsm[0]_i_13__0_n_9\,
      DI(1) => \ap_CS_fsm[0]_i_14__0_n_9\,
      DI(0) => \ap_CS_fsm[0]_i_15__0_n_9\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[0]_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[0]_i_16__0_n_9\,
      S(2) => \ap_CS_fsm[0]_i_17__0_n_9\,
      S(1) => \ap_CS_fsm[0]_i_18__0_n_9\,
      S(0) => \ap_CS_fsm[0]_i_19_n_9\
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_9_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_9_[1]\,
      Q => \ap_CS_fsm_reg_n_9_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_9_[2]\,
      Q => \ap_CS_fsm_reg_n_9_[3]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_9_[3]\,
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state5,
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state6,
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\empty_reg_439_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \out\(0),
      Q => empty_reg_439(0),
      R => '0'
    );
\empty_reg_439_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \out\(10),
      Q => empty_reg_439(10),
      R => '0'
    );
\empty_reg_439_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \out\(11),
      Q => empty_reg_439(11),
      R => '0'
    );
\empty_reg_439_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \out\(12),
      Q => empty_reg_439(12),
      R => '0'
    );
\empty_reg_439_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \out\(13),
      Q => empty_reg_439(13),
      R => '0'
    );
\empty_reg_439_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \out\(14),
      Q => empty_reg_439(14),
      R => '0'
    );
\empty_reg_439_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \out\(15),
      Q => empty_reg_439(15),
      R => '0'
    );
\empty_reg_439_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \out\(1),
      Q => empty_reg_439(1),
      R => '0'
    );
\empty_reg_439_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \out\(2),
      Q => empty_reg_439(2),
      R => '0'
    );
\empty_reg_439_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \out\(3),
      Q => empty_reg_439(3),
      R => '0'
    );
\empty_reg_439_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \out\(4),
      Q => empty_reg_439(4),
      R => '0'
    );
\empty_reg_439_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \out\(5),
      Q => empty_reg_439(5),
      R => '0'
    );
\empty_reg_439_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \out\(6),
      Q => empty_reg_439(6),
      R => '0'
    );
\empty_reg_439_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \out\(7),
      Q => empty_reg_439(7),
      R => '0'
    );
\empty_reg_439_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \out\(8),
      Q => empty_reg_439(8),
      R => '0'
    );
\empty_reg_439_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \out\(9),
      Q => empty_reg_439(9),
      R => '0'
    );
fmul_32ns_32ns_32_4_max_dsp_1_U114: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fmul_32ns_32ns_32_4_max_dsp_1
     port map (
      D(31 downto 0) => r_tdata(31 downto 0),
      Q(31 downto 0) => alpha_read_reg_374(31 downto 0),
      ap_clk => ap_clk
    );
\full_n_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => p_dstgx_rows_channel_empty_n,
      I3 => push_2,
      O => mOutPtr17_out
    );
\full_n_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => p_dstgx_cols_channel_empty_n,
      I3 => push_3,
      O => mOutPtr17_out_0
    );
\full_n_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => p_dstgx_rows_channel_empty_n,
      I3 => push_2,
      O => \ap_CS_fsm_reg[8]_0\
    );
\full_n_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => p_dstgx_cols_channel_empty_n,
      I3 => push_3,
      O => \ap_CS_fsm_reg[8]_1\
    );
grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110: entity work.sobel_design_sobel_accel_0_0_sobel_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop
     port map (
      CO(0) => \^co\(0),
      D(1 downto 0) => ap_NS_fsm(9 downto 8),
      Q(2 downto 1) => \^q\(2 downto 1),
      Q(0) => ap_CS_fsm_state8,
      \ap_CS_fsm_reg[9]\ => \ap_CS_fsm_reg[9]_0\,
      \ap_CS_fsm_reg[9]_0\ => \ap_CS_fsm_reg[9]_1\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      empty_n_reg => ap_block_pp0_stage0_subdone,
      grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_51,
      \icmp_ln64_fu_109_p2_carry__0_0\(15 downto 0) => empty_reg_439(15 downto 0),
      mOutPtr18_out => mOutPtr18_out,
      mOutPtr18_out_1 => mOutPtr18_out_1,
      mul_ln78_reg_194_reg_0(0) => temp_5_fu_322_p3(0),
      mul_ln78_reg_194_reg_1 => \temp_3_reg_418_reg_n_9_[1]\,
      mul_ln78_reg_194_reg_10 => \temp_3_reg_418_reg_n_9_[10]\,
      mul_ln78_reg_194_reg_11 => \temp_3_reg_418_reg_n_9_[11]\,
      mul_ln78_reg_194_reg_12 => \temp_3_reg_418_reg_n_9_[12]\,
      mul_ln78_reg_194_reg_13 => \temp_3_reg_418_reg_n_9_[13]\,
      mul_ln78_reg_194_reg_14 => \temp_3_reg_418_reg_n_9_[14]\,
      mul_ln78_reg_194_reg_15 => \temp_3_reg_418_reg_n_9_[15]\,
      mul_ln78_reg_194_reg_16 => \temp_3_reg_418_reg_n_9_[16]\,
      mul_ln78_reg_194_reg_17 => \temp_3_reg_418_reg_n_9_[17]\,
      mul_ln78_reg_194_reg_18 => \temp_3_reg_418_reg_n_9_[18]\,
      mul_ln78_reg_194_reg_19 => \temp_3_reg_418_reg_n_9_[19]\,
      mul_ln78_reg_194_reg_2 => \temp_3_reg_418_reg_n_9_[2]\,
      mul_ln78_reg_194_reg_20 => \temp_3_reg_418_reg_n_9_[20]\,
      mul_ln78_reg_194_reg_21 => \temp_3_reg_418_reg_n_9_[21]\,
      mul_ln78_reg_194_reg_22 => \temp_3_reg_418_reg_n_9_[22]\,
      mul_ln78_reg_194_reg_23 => \temp_3_reg_418_reg_n_9_[23]\,
      mul_ln78_reg_194_reg_3 => \temp_3_reg_418_reg_n_9_[3]\,
      mul_ln78_reg_194_reg_4 => \temp_3_reg_418_reg_n_9_[4]\,
      mul_ln78_reg_194_reg_5 => \temp_3_reg_418_reg_n_9_[5]\,
      mul_ln78_reg_194_reg_6 => \temp_3_reg_418_reg_n_9_[6]\,
      mul_ln78_reg_194_reg_7 => \temp_3_reg_418_reg_n_9_[7]\,
      mul_ln78_reg_194_reg_8 => \temp_3_reg_418_reg_n_9_[8]\,
      mul_ln78_reg_194_reg_9 => \temp_3_reg_418_reg_n_9_[9]\,
      p_dst_data_din(9 downto 0) => p_dst_data_din(9 downto 0),
      p_dst_data_full_n => p_dst_data_full_n,
      p_dstgx_data_dout(7 downto 0) => p_dstgx_data_dout(7 downto 0),
      p_dstgx_data_empty_n => p_dstgx_data_empty_n,
      p_dstgy_data_dout(7 downto 0) => p_dstgy_data_dout(7 downto 0),
      p_dstgy_data_empty_n => p_dstgy_data_empty_n,
      p_reg_reg(23 downto 0) => temp_5_reg_429(23 downto 0),
      push => push,
      push_4 => push_4,
      push_5 => push_5,
      sel => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0,
      temp_4_fu_317_p2(22 downto 0) => temp_4_fu_317_p2(23 downto 1),
      tmp_reg_384 => tmp_reg_384
    );
grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_n_51,
      Q => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg,
      R => ap_rst_n_inv
    );
\i_fu_88[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      O => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0
    );
\i_fu_88[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_88_reg(0),
      O => \i_fu_88[0]_i_3_n_9\
    );
\i_fu_88_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0,
      D => \i_fu_88_reg[0]_i_2_n_16\,
      Q => i_fu_88_reg(0),
      R => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\
    );
\i_fu_88_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_fu_88_reg[0]_i_2_n_9\,
      CO(2) => \i_fu_88_reg[0]_i_2_n_10\,
      CO(1) => \i_fu_88_reg[0]_i_2_n_11\,
      CO(0) => \i_fu_88_reg[0]_i_2_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_fu_88_reg[0]_i_2_n_13\,
      O(2) => \i_fu_88_reg[0]_i_2_n_14\,
      O(1) => \i_fu_88_reg[0]_i_2_n_15\,
      O(0) => \i_fu_88_reg[0]_i_2_n_16\,
      S(3 downto 1) => i_fu_88_reg(3 downto 1),
      S(0) => \i_fu_88[0]_i_3_n_9\
    );
\i_fu_88_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0,
      D => \i_fu_88_reg[8]_i_1_n_14\,
      Q => i_fu_88_reg(10),
      R => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\
    );
\i_fu_88_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0,
      D => \i_fu_88_reg[8]_i_1_n_13\,
      Q => i_fu_88_reg(11),
      R => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\
    );
\i_fu_88_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0,
      D => \i_fu_88_reg[12]_i_1_n_16\,
      Q => i_fu_88_reg(12),
      R => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\
    );
\i_fu_88_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_88_reg[8]_i_1_n_9\,
      CO(3 downto 0) => \NLW_i_fu_88_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_i_fu_88_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \i_fu_88_reg[12]_i_1_n_16\,
      S(3 downto 1) => B"000",
      S(0) => i_fu_88_reg(12)
    );
\i_fu_88_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0,
      D => \i_fu_88_reg[0]_i_2_n_15\,
      Q => i_fu_88_reg(1),
      R => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\
    );
\i_fu_88_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0,
      D => \i_fu_88_reg[0]_i_2_n_14\,
      Q => i_fu_88_reg(2),
      R => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\
    );
\i_fu_88_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0,
      D => \i_fu_88_reg[0]_i_2_n_13\,
      Q => i_fu_88_reg(3),
      R => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\
    );
\i_fu_88_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0,
      D => \i_fu_88_reg[4]_i_1_n_16\,
      Q => i_fu_88_reg(4),
      R => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\
    );
\i_fu_88_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_88_reg[0]_i_2_n_9\,
      CO(3) => \i_fu_88_reg[4]_i_1_n_9\,
      CO(2) => \i_fu_88_reg[4]_i_1_n_10\,
      CO(1) => \i_fu_88_reg[4]_i_1_n_11\,
      CO(0) => \i_fu_88_reg[4]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_88_reg[4]_i_1_n_13\,
      O(2) => \i_fu_88_reg[4]_i_1_n_14\,
      O(1) => \i_fu_88_reg[4]_i_1_n_15\,
      O(0) => \i_fu_88_reg[4]_i_1_n_16\,
      S(3 downto 0) => i_fu_88_reg(7 downto 4)
    );
\i_fu_88_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0,
      D => \i_fu_88_reg[4]_i_1_n_15\,
      Q => i_fu_88_reg(5),
      R => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\
    );
\i_fu_88_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0,
      D => \i_fu_88_reg[4]_i_1_n_14\,
      Q => i_fu_88_reg(6),
      R => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\
    );
\i_fu_88_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0,
      D => \i_fu_88_reg[4]_i_1_n_13\,
      Q => i_fu_88_reg(7),
      R => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\
    );
\i_fu_88_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0,
      D => \i_fu_88_reg[8]_i_1_n_16\,
      Q => i_fu_88_reg(8),
      R => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\
    );
\i_fu_88_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_88_reg[4]_i_1_n_9\,
      CO(3) => \i_fu_88_reg[8]_i_1_n_9\,
      CO(2) => \i_fu_88_reg[8]_i_1_n_10\,
      CO(1) => \i_fu_88_reg[8]_i_1_n_11\,
      CO(0) => \i_fu_88_reg[8]_i_1_n_12\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_88_reg[8]_i_1_n_13\,
      O(2) => \i_fu_88_reg[8]_i_1_n_14\,
      O(1) => \i_fu_88_reg[8]_i_1_n_15\,
      O(0) => \i_fu_88_reg[8]_i_1_n_16\,
      S(3 downto 0) => i_fu_88_reg(11 downto 8)
    );
\i_fu_88_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110_ap_start_reg0,
      D => \i_fu_88_reg[8]_i_1_n_15\,
      Q => i_fu_88_reg(9),
      R => \^accumulateweighted_0_2_2160_3840_1_2_2_2_u0_alpha_read\
    );
\icmp_ln295_1_reg_412[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F444444444444"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \icmp_ln295_1_reg_412_reg_n_9_[0]\,
      I2 => \icmp_ln295_1_reg_412[0]_i_2_n_9\,
      I3 => \val_reg_379_reg_n_9_[26]\,
      I4 => \val_reg_379_reg_n_9_[30]\,
      I5 => \val_reg_379_reg_n_9_[25]\,
      O => \icmp_ln295_1_reg_412[0]_i_1_n_9\
    );
\icmp_ln295_1_reg_412[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \val_reg_379_reg_n_9_[23]\,
      I2 => \val_reg_379_reg_n_9_[24]\,
      I3 => \val_reg_379_reg_n_9_[27]\,
      I4 => \val_reg_379_reg_n_9_[28]\,
      I5 => \val_reg_379_reg_n_9_[29]\,
      O => \icmp_ln295_1_reg_412[0]_i_2_n_9\
    );
\icmp_ln295_1_reg_412_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln295_1_reg_412[0]_i_1_n_9\,
      Q => \icmp_ln295_1_reg_412_reg_n_9_[0]\,
      R => '0'
    );
\icmp_ln295_reg_394[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \icmp_ln295_reg_394_reg_n_9_[0]\,
      I2 => \icmp_ln295_reg_394[0]_i_2_n_9\,
      I3 => \icmp_ln295_reg_394[0]_i_3_n_9\,
      I4 => \icmp_ln295_reg_394[0]_i_4_n_9\,
      I5 => \icmp_ln295_reg_394[0]_i_5_n_9\,
      O => \icmp_ln295_reg_394[0]_i_1_n_9\
    );
\icmp_ln295_reg_394[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \val_reg_379_reg_n_9_[10]\,
      I1 => \val_reg_379_reg_n_9_[11]\,
      I2 => \val_reg_379_reg_n_9_[16]\,
      I3 => \val_reg_379_reg_n_9_[3]\,
      O => \icmp_ln295_reg_394[0]_i_10_n_9\
    );
\icmp_ln295_reg_394[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \val_reg_379_reg_n_9_[14]\,
      I1 => \val_reg_379_reg_n_9_[18]\,
      I2 => \val_reg_379_reg_n_9_[25]\,
      I3 => \val_reg_379_reg_n_9_[15]\,
      I4 => \icmp_ln295_reg_394[0]_i_6_n_9\,
      I5 => \icmp_ln295_reg_394[0]_i_7_n_9\,
      O => \icmp_ln295_reg_394[0]_i_2_n_9\
    );
\icmp_ln295_reg_394[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \val_reg_379_reg_n_9_[30]\,
      I1 => \val_reg_379_reg_n_9_[6]\,
      I2 => \val_reg_379_reg_n_9_[27]\,
      I3 => \val_reg_379_reg_n_9_[0]\,
      I4 => \icmp_ln295_reg_394[0]_i_8_n_9\,
      O => \icmp_ln295_reg_394[0]_i_3_n_9\
    );
\icmp_ln295_reg_394[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \val_reg_379_reg_n_9_[12]\,
      I1 => \val_reg_379_reg_n_9_[20]\,
      I2 => \val_reg_379_reg_n_9_[1]\,
      I3 => \val_reg_379_reg_n_9_[13]\,
      I4 => \icmp_ln295_reg_394[0]_i_9_n_9\,
      O => \icmp_ln295_reg_394[0]_i_4_n_9\
    );
\icmp_ln295_reg_394[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \val_reg_379_reg_n_9_[22]\,
      I1 => \val_reg_379_reg_n_9_[21]\,
      I2 => \val_reg_379_reg_n_9_[5]\,
      I3 => \val_reg_379_reg_n_9_[4]\,
      I4 => \icmp_ln295_reg_394[0]_i_10_n_9\,
      O => \icmp_ln295_reg_394[0]_i_5_n_9\
    );
\icmp_ln295_reg_394[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \val_reg_379_reg_n_9_[23]\,
      I1 => ap_CS_fsm_state6,
      O => \icmp_ln295_reg_394[0]_i_6_n_9\
    );
\icmp_ln295_reg_394[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \val_reg_379_reg_n_9_[28]\,
      I1 => \val_reg_379_reg_n_9_[29]\,
      O => \icmp_ln295_reg_394[0]_i_7_n_9\
    );
\icmp_ln295_reg_394[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \val_reg_379_reg_n_9_[9]\,
      I1 => \val_reg_379_reg_n_9_[2]\,
      I2 => \val_reg_379_reg_n_9_[17]\,
      I3 => \val_reg_379_reg_n_9_[24]\,
      O => \icmp_ln295_reg_394[0]_i_8_n_9\
    );
\icmp_ln295_reg_394[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \val_reg_379_reg_n_9_[7]\,
      I1 => \val_reg_379_reg_n_9_[8]\,
      I2 => \val_reg_379_reg_n_9_[19]\,
      I3 => \val_reg_379_reg_n_9_[26]\,
      O => \icmp_ln295_reg_394[0]_i_9_n_9\
    );
\icmp_ln295_reg_394_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln295_reg_394[0]_i_1_n_9\,
      Q => \icmp_ln295_reg_394_reg_n_9_[0]\,
      R => '0'
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      O => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready
    );
\sub_ln295_reg_400[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \val_reg_379_reg_n_9_[24]\,
      I1 => \val_reg_379_reg_n_9_[23]\,
      O => \sub_ln295_reg_400[1]_i_1_n_9\
    );
\sub_ln295_reg_400[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \val_reg_379_reg_n_9_[25]\,
      I1 => \val_reg_379_reg_n_9_[24]\,
      I2 => \val_reg_379_reg_n_9_[23]\,
      O => \sub_ln295_reg_400[2]_i_1_n_9\
    );
\sub_ln295_reg_400[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \val_reg_379_reg_n_9_[26]\,
      I1 => \val_reg_379_reg_n_9_[25]\,
      I2 => \val_reg_379_reg_n_9_[23]\,
      I3 => \val_reg_379_reg_n_9_[24]\,
      O => \sub_ln295_reg_400[3]_i_1_n_9\
    );
\sub_ln295_reg_400[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA9555"
    )
        port map (
      I0 => \val_reg_379_reg_n_9_[27]\,
      I1 => \val_reg_379_reg_n_9_[24]\,
      I2 => \val_reg_379_reg_n_9_[23]\,
      I3 => \val_reg_379_reg_n_9_[25]\,
      I4 => \val_reg_379_reg_n_9_[26]\,
      O => \sub_ln295_reg_400[4]_i_1_n_9\
    );
\sub_ln295_reg_400[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56666666AAAAAAAA"
    )
        port map (
      I0 => \val_reg_379_reg_n_9_[28]\,
      I1 => \val_reg_379_reg_n_9_[26]\,
      I2 => \val_reg_379_reg_n_9_[25]\,
      I3 => \val_reg_379_reg_n_9_[23]\,
      I4 => \val_reg_379_reg_n_9_[24]\,
      I5 => \val_reg_379_reg_n_9_[27]\,
      O => \sub_ln295_reg_400[5]_i_1_n_9\
    );
\sub_ln295_reg_400[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \val_reg_379_reg_n_9_[29]\,
      I1 => \sub_ln295_reg_400[8]_i_2_n_9\,
      I2 => \val_reg_379_reg_n_9_[28]\,
      O => \sub_ln295_reg_400[6]_i_1_n_9\
    );
\sub_ln295_reg_400[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \val_reg_379_reg_n_9_[30]\,
      I1 => \sub_ln295_reg_400[8]_i_2_n_9\,
      I2 => \val_reg_379_reg_n_9_[28]\,
      I3 => \val_reg_379_reg_n_9_[29]\,
      O => \sub_ln295_reg_400[7]_i_1_n_9\
    );
\sub_ln295_reg_400[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \val_reg_379_reg_n_9_[30]\,
      I1 => \sub_ln295_reg_400[8]_i_2_n_9\,
      I2 => \val_reg_379_reg_n_9_[28]\,
      I3 => \val_reg_379_reg_n_9_[29]\,
      O => \sub_ln295_reg_400[8]_i_1_n_9\
    );
\sub_ln295_reg_400[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8000"
    )
        port map (
      I0 => \val_reg_379_reg_n_9_[27]\,
      I1 => \val_reg_379_reg_n_9_[24]\,
      I2 => \val_reg_379_reg_n_9_[23]\,
      I3 => \val_reg_379_reg_n_9_[25]\,
      I4 => \val_reg_379_reg_n_9_[26]\,
      O => \sub_ln295_reg_400[8]_i_2_n_9\
    );
\sub_ln295_reg_400_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[23]\,
      Q => sub_ln295_reg_400(0),
      R => '0'
    );
\sub_ln295_reg_400_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \sub_ln295_reg_400[1]_i_1_n_9\,
      Q => sub_ln295_reg_400(1),
      R => '0'
    );
\sub_ln295_reg_400_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \sub_ln295_reg_400[2]_i_1_n_9\,
      Q => sub_ln295_reg_400(2),
      R => '0'
    );
\sub_ln295_reg_400_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \sub_ln295_reg_400[3]_i_1_n_9\,
      Q => sub_ln295_reg_400(3),
      R => '0'
    );
\sub_ln295_reg_400_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \sub_ln295_reg_400[4]_i_1_n_9\,
      Q => sub_ln295_reg_400(4),
      R => '0'
    );
\sub_ln295_reg_400_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \sub_ln295_reg_400[5]_i_1_n_9\,
      Q => sub_ln295_reg_400(5),
      R => '0'
    );
\sub_ln295_reg_400_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \sub_ln295_reg_400[6]_i_1_n_9\,
      Q => sub_ln295_reg_400(6),
      R => '0'
    );
\sub_ln295_reg_400_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \sub_ln295_reg_400[7]_i_1_n_9\,
      Q => sub_ln295_reg_400(7),
      R => '0'
    );
\sub_ln295_reg_400_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \sub_ln295_reg_400[8]_i_1_n_9\,
      Q => sub_ln295_reg_400(8),
      R => '0'
    );
\temp_3_reg_418[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00F8"
    )
        port map (
      I0 => \temp_3_reg_418[0]_i_2_n_9\,
      I1 => sub_ln295_reg_400(0),
      I2 => \temp_3_reg_418[0]_i_3_n_9\,
      I3 => \temp_3_reg_418[22]_i_3_n_9\,
      I4 => \temp_3_reg_418[0]_i_4_n_9\,
      O => temp_3_fu_305_p3(0)
    );
\temp_3_reg_418[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \temp_3_reg_418[0]_i_12_n_9\,
      I1 => sub_ln295_reg_400(2),
      I2 => \temp_3_reg_418[0]_i_13_n_9\,
      O => \temp_3_reg_418[0]_i_10_n_9\
    );
\temp_3_reg_418[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => temp_fu_188_p3(11),
      I1 => sub_ln295_reg_400(3),
      I2 => temp_fu_188_p3(19),
      I3 => sub_ln295_reg_400(4),
      I4 => temp_fu_188_p3(3),
      O => \temp_3_reg_418[0]_i_11_n_9\
    );
\temp_3_reg_418[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => temp_fu_188_p3(14),
      I1 => sub_ln295_reg_400(3),
      I2 => temp_fu_188_p3(22),
      I3 => sub_ln295_reg_400(4),
      I4 => temp_fu_188_p3(6),
      O => \temp_3_reg_418[0]_i_12_n_9\
    );
\temp_3_reg_418[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => temp_fu_188_p3(10),
      I1 => sub_ln295_reg_400(3),
      I2 => temp_fu_188_p3(18),
      I3 => sub_ln295_reg_400(4),
      I4 => temp_fu_188_p3(2),
      O => \temp_3_reg_418[0]_i_13_n_9\
    );
\temp_3_reg_418[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \temp_3_reg_418[0]_i_5_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => \temp_3_reg_418[0]_i_6_n_9\,
      I3 => sub_ln295_reg_400(2),
      I4 => \temp_3_reg_418[0]_i_7_n_9\,
      O => \temp_3_reg_418[0]_i_2_n_9\
    );
\temp_3_reg_418[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \temp_3_reg_418[0]_i_8_n_9\,
      I1 => sub_ln295_reg_400(2),
      I2 => \temp_3_reg_418[0]_i_9_n_9\,
      I3 => sub_ln295_reg_400(1),
      I4 => \temp_3_reg_418[0]_i_10_n_9\,
      I5 => sub_ln295_reg_400(0),
      O => \temp_3_reg_418[0]_i_3_n_9\
    );
\temp_3_reg_418[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080808080B0"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_3_n_9\,
      I1 => \temp_3_reg_418[22]_i_4_n_9\,
      I2 => temp_fu_188_p3(0),
      I3 => sub_ln295_reg_400(3),
      I4 => \temp_3_reg_418[22]_i_12_n_9\,
      I5 => sub_ln295_reg_400(4),
      O => \temp_3_reg_418[0]_i_4_n_9\
    );
\temp_3_reg_418[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B38FFFF3B380000"
    )
        port map (
      I0 => temp_fu_188_p3(15),
      I1 => sub_ln295_reg_400(3),
      I2 => sub_ln295_reg_400(4),
      I3 => temp_fu_188_p3(7),
      I4 => sub_ln295_reg_400(2),
      I5 => \temp_3_reg_418[0]_i_11_n_9\,
      O => \temp_3_reg_418[0]_i_5_n_9\
    );
\temp_3_reg_418[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => temp_fu_188_p3(13),
      I1 => sub_ln295_reg_400(3),
      I2 => temp_fu_188_p3(21),
      I3 => sub_ln295_reg_400(4),
      I4 => temp_fu_188_p3(5),
      O => \temp_3_reg_418[0]_i_6_n_9\
    );
\temp_3_reg_418[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => temp_fu_188_p3(9),
      I1 => sub_ln295_reg_400(3),
      I2 => temp_fu_188_p3(17),
      I3 => sub_ln295_reg_400(4),
      I4 => temp_fu_188_p3(1),
      O => \temp_3_reg_418[0]_i_7_n_9\
    );
\temp_3_reg_418[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => temp_fu_188_p3(8),
      I1 => sub_ln295_reg_400(3),
      I2 => temp_fu_188_p3(16),
      I3 => sub_ln295_reg_400(4),
      I4 => temp_fu_188_p3(0),
      O => \temp_3_reg_418[0]_i_8_n_9\
    );
\temp_3_reg_418[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => temp_fu_188_p3(12),
      I1 => sub_ln295_reg_400(3),
      I2 => temp_fu_188_p3(20),
      I3 => sub_ln295_reg_400(4),
      I4 => temp_fu_188_p3(4),
      O => \temp_3_reg_418[0]_i_9_n_9\
    );
\temp_3_reg_418[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5404"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_4_n_9\,
      I1 => \temp_3_reg_418[11]_i_2_n_9\,
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[10]_i_2_n_9\,
      I4 => \temp_3_reg_418[10]_i_3_n_9\,
      O => temp_3_fu_305_p3(10)
    );
\temp_3_reg_418[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \temp_3_reg_418[10]_i_4_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[12]_i_4_n_9\,
      O => \temp_3_reg_418[10]_i_2_n_9\
    );
\temp_3_reg_418[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B80000B8B8"
    )
        port map (
      I0 => \temp_3_reg_418[11]_i_5_n_9\,
      I1 => sub_ln295_reg_400(0),
      I2 => \temp_3_reg_418[10]_i_5_n_9\,
      I3 => \temp_3_reg_418[22]_i_4_n_9\,
      I4 => \temp_3_reg_418[22]_i_3_n_9\,
      I5 => temp_fu_188_p3(10),
      O => \temp_3_reg_418[10]_i_3_n_9\
    );
\temp_3_reg_418[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00220030"
    )
        port map (
      I0 => temp_fu_188_p3(3),
      I1 => \temp_3_reg_418[22]_i_13_n_9\,
      I2 => temp_fu_188_p3(7),
      I3 => \temp_3_reg_418[6]_i_5_n_9\,
      I4 => \temp_3_reg_418[22]_i_20_n_9\,
      O => \temp_3_reg_418[10]_i_4_n_9\
    );
\temp_3_reg_418[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \temp_3_reg_418[12]_i_6_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => \temp_3_reg_418[10]_i_6_n_9\,
      O => \temp_3_reg_418[10]_i_5_n_9\
    );
\temp_3_reg_418[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3022FFFF30220000"
    )
        port map (
      I0 => temp_fu_188_p3(14),
      I1 => sub_ln295_reg_400(4),
      I2 => temp_fu_188_p3(22),
      I3 => sub_ln295_reg_400(3),
      I4 => sub_ln295_reg_400(2),
      I5 => \temp_3_reg_418[10]_i_7_n_9\,
      O => \temp_3_reg_418[10]_i_6_n_9\
    );
\temp_3_reg_418[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => temp_fu_188_p3(18),
      I1 => sub_ln295_reg_400(3),
      I2 => temp_fu_188_p3(10),
      I3 => sub_ln295_reg_400(4),
      O => \temp_3_reg_418[10]_i_7_n_9\
    );
\temp_3_reg_418[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5404"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_4_n_9\,
      I1 => \temp_3_reg_418[12]_i_2_n_9\,
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[11]_i_2_n_9\,
      I4 => \temp_3_reg_418[11]_i_3_n_9\,
      O => temp_3_fu_305_p3(11)
    );
\temp_3_reg_418[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \temp_3_reg_418[11]_i_4_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[13]_i_5_n_9\,
      O => \temp_3_reg_418[11]_i_2_n_9\
    );
\temp_3_reg_418[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B80000B8B8"
    )
        port map (
      I0 => \temp_3_reg_418[12]_i_5_n_9\,
      I1 => sub_ln295_reg_400(0),
      I2 => \temp_3_reg_418[11]_i_5_n_9\,
      I3 => \temp_3_reg_418[22]_i_4_n_9\,
      I4 => \temp_3_reg_418[22]_i_3_n_9\,
      I5 => temp_fu_188_p3(11),
      O => \temp_3_reg_418[11]_i_3_n_9\
    );
\temp_3_reg_418[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A00CF00C0"
    )
        port map (
      I0 => temp_fu_188_p3(4),
      I1 => temp_fu_188_p3(0),
      I2 => \temp_3_reg_418[22]_i_13_n_9\,
      I3 => \temp_3_reg_418[6]_i_5_n_9\,
      I4 => temp_fu_188_p3(8),
      I5 => \temp_3_reg_418[22]_i_20_n_9\,
      O => \temp_3_reg_418[11]_i_4_n_9\
    );
\temp_3_reg_418[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \temp_3_reg_418[13]_i_6_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => \temp_3_reg_418[11]_i_6_n_9\,
      O => \temp_3_reg_418[11]_i_5_n_9\
    );
\temp_3_reg_418[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCBBFC88"
    )
        port map (
      I0 => temp_fu_188_p3(15),
      I1 => sub_ln295_reg_400(2),
      I2 => temp_fu_188_p3(19),
      I3 => sub_ln295_reg_400(3),
      I4 => temp_fu_188_p3(11),
      I5 => sub_ln295_reg_400(4),
      O => \temp_3_reg_418[11]_i_6_n_9\
    );
\temp_3_reg_418[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4501"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_4_n_9\,
      I1 => sub_ln295_reg_400(0),
      I2 => \temp_3_reg_418[13]_i_3_n_9\,
      I3 => \temp_3_reg_418[12]_i_2_n_9\,
      I4 => \temp_3_reg_418[12]_i_3_n_9\,
      O => temp_3_fu_305_p3(12)
    );
\temp_3_reg_418[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \temp_3_reg_418[12]_i_4_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[14]_i_5_n_9\,
      O => \temp_3_reg_418[12]_i_2_n_9\
    );
\temp_3_reg_418[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00727200007272"
    )
        port map (
      I0 => sub_ln295_reg_400(0),
      I1 => \temp_3_reg_418[13]_i_4_n_9\,
      I2 => \temp_3_reg_418[12]_i_5_n_9\,
      I3 => \temp_3_reg_418[22]_i_4_n_9\,
      I4 => \temp_3_reg_418[22]_i_3_n_9\,
      I5 => temp_fu_188_p3(12),
      O => \temp_3_reg_418[12]_i_3_n_9\
    );
\temp_3_reg_418[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A00CF00C0"
    )
        port map (
      I0 => temp_fu_188_p3(5),
      I1 => temp_fu_188_p3(1),
      I2 => \temp_3_reg_418[22]_i_13_n_9\,
      I3 => \temp_3_reg_418[6]_i_5_n_9\,
      I4 => temp_fu_188_p3(9),
      I5 => \temp_3_reg_418[22]_i_20_n_9\,
      O => \temp_3_reg_418[12]_i_4_n_9\
    );
\temp_3_reg_418[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \temp_3_reg_418[14]_i_6_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => \temp_3_reg_418[12]_i_6_n_9\,
      O => \temp_3_reg_418[12]_i_5_n_9\
    );
\temp_3_reg_418[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => temp_fu_188_p3(16),
      I1 => sub_ln295_reg_400(2),
      I2 => temp_fu_188_p3(20),
      I3 => sub_ln295_reg_400(3),
      I4 => temp_fu_188_p3(12),
      I5 => sub_ln295_reg_400(4),
      O => \temp_3_reg_418[12]_i_6_n_9\
    );
\temp_3_reg_418[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B8B8B888B8"
    )
        port map (
      I0 => \temp_3_reg_418[13]_i_2_n_9\,
      I1 => \temp_3_reg_418[22]_i_4_n_9\,
      I2 => \temp_3_reg_418[22]_i_6_n_9\,
      I3 => \temp_3_reg_418[14]_i_3_n_9\,
      I4 => sub_ln295_reg_400(0),
      I5 => \temp_3_reg_418[13]_i_3_n_9\,
      O => temp_3_fu_305_p3(13)
    );
\temp_3_reg_418[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B8B8B888B8"
    )
        port map (
      I0 => temp_fu_188_p3(13),
      I1 => \temp_3_reg_418[22]_i_3_n_9\,
      I2 => \temp_3_reg_418[22]_i_11_n_9\,
      I3 => \temp_3_reg_418[13]_i_4_n_9\,
      I4 => sub_ln295_reg_400(0),
      I5 => \temp_3_reg_418[14]_i_4_n_9\,
      O => \temp_3_reg_418[13]_i_2_n_9\
    );
\temp_3_reg_418[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D714"
    )
        port map (
      I0 => \temp_3_reg_418[13]_i_5_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[15]_i_4_n_9\,
      O => \temp_3_reg_418[13]_i_3_n_9\
    );
\temp_3_reg_418[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \temp_3_reg_418[15]_i_7_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => \temp_3_reg_418[13]_i_6_n_9\,
      O => \temp_3_reg_418[13]_i_4_n_9\
    );
\temp_3_reg_418[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A00CF00C0"
    )
        port map (
      I0 => temp_fu_188_p3(6),
      I1 => temp_fu_188_p3(2),
      I2 => \temp_3_reg_418[22]_i_13_n_9\,
      I3 => \temp_3_reg_418[6]_i_5_n_9\,
      I4 => temp_fu_188_p3(10),
      I5 => \temp_3_reg_418[22]_i_20_n_9\,
      O => \temp_3_reg_418[13]_i_5_n_9\
    );
\temp_3_reg_418[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => temp_fu_188_p3(17),
      I1 => sub_ln295_reg_400(2),
      I2 => temp_fu_188_p3(21),
      I3 => sub_ln295_reg_400(3),
      I4 => temp_fu_188_p3(13),
      I5 => sub_ln295_reg_400(4),
      O => \temp_3_reg_418[13]_i_6_n_9\
    );
\temp_3_reg_418[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B8B8B888B8"
    )
        port map (
      I0 => \temp_3_reg_418[14]_i_2_n_9\,
      I1 => \temp_3_reg_418[22]_i_4_n_9\,
      I2 => \temp_3_reg_418[22]_i_6_n_9\,
      I3 => \temp_3_reg_418[15]_i_2_n_9\,
      I4 => sub_ln295_reg_400(0),
      I5 => \temp_3_reg_418[14]_i_3_n_9\,
      O => temp_3_fu_305_p3(14)
    );
\temp_3_reg_418[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008B8B"
    )
        port map (
      I0 => \temp_3_reg_418[15]_i_5_n_9\,
      I1 => sub_ln295_reg_400(0),
      I2 => \temp_3_reg_418[14]_i_4_n_9\,
      I3 => temp_fu_188_p3(14),
      I4 => \temp_3_reg_418[22]_i_3_n_9\,
      O => \temp_3_reg_418[14]_i_2_n_9\
    );
\temp_3_reg_418[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D714"
    )
        port map (
      I0 => \temp_3_reg_418[14]_i_5_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[16]_i_4_n_9\,
      O => \temp_3_reg_418[14]_i_3_n_9\
    );
\temp_3_reg_418[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \temp_3_reg_418[16]_i_7_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => \temp_3_reg_418[14]_i_6_n_9\,
      O => \temp_3_reg_418[14]_i_4_n_9\
    );
\temp_3_reg_418[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A00CF00C0"
    )
        port map (
      I0 => temp_fu_188_p3(7),
      I1 => temp_fu_188_p3(3),
      I2 => \temp_3_reg_418[22]_i_13_n_9\,
      I3 => \temp_3_reg_418[6]_i_5_n_9\,
      I4 => temp_fu_188_p3(11),
      I5 => \temp_3_reg_418[22]_i_20_n_9\,
      O => \temp_3_reg_418[14]_i_5_n_9\
    );
\temp_3_reg_418[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033000000B800B8"
    )
        port map (
      I0 => temp_fu_188_p3(18),
      I1 => sub_ln295_reg_400(2),
      I2 => temp_fu_188_p3(14),
      I3 => sub_ln295_reg_400(4),
      I4 => temp_fu_188_p3(22),
      I5 => sub_ln295_reg_400(3),
      O => \temp_3_reg_418[14]_i_6_n_9\
    );
\temp_3_reg_418[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0454"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_4_n_9\,
      I1 => \temp_3_reg_418[16]_i_2_n_9\,
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[15]_i_2_n_9\,
      I4 => \temp_3_reg_418[15]_i_3_n_9\,
      O => temp_3_fu_305_p3(15)
    );
\temp_3_reg_418[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \temp_3_reg_418[15]_i_4_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[17]_i_5_n_9\,
      O => \temp_3_reg_418[15]_i_2_n_9\
    );
\temp_3_reg_418[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF002E2E00002E2E"
    )
        port map (
      I0 => \temp_3_reg_418[15]_i_5_n_9\,
      I1 => sub_ln295_reg_400(0),
      I2 => \temp_3_reg_418[16]_i_5_n_9\,
      I3 => \temp_3_reg_418[22]_i_4_n_9\,
      I4 => \temp_3_reg_418[22]_i_3_n_9\,
      I5 => temp_fu_188_p3(15),
      O => \temp_3_reg_418[15]_i_3_n_9\
    );
\temp_3_reg_418[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => temp_fu_188_p3(0),
      I1 => \temp_3_reg_418[22]_i_13_n_9\,
      I2 => \temp_3_reg_418[6]_i_5_n_9\,
      I3 => temp_fu_188_p3(8),
      I4 => \temp_3_reg_418[22]_i_20_n_9\,
      I5 => \temp_3_reg_418[15]_i_6_n_9\,
      O => \temp_3_reg_418[15]_i_4_n_9\
    );
\temp_3_reg_418[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \temp_3_reg_418[17]_i_6_n_9\,
      I1 => \temp_3_reg_418[15]_i_7_n_9\,
      I2 => sub_ln295_reg_400(1),
      O => \temp_3_reg_418[15]_i_5_n_9\
    );
\temp_3_reg_418[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => temp_fu_188_p3(4),
      I1 => \temp_3_reg_418[22]_i_13_n_9\,
      I2 => \temp_3_reg_418[6]_i_5_n_9\,
      I3 => temp_fu_188_p3(12),
      O => \temp_3_reg_418[15]_i_6_n_9\
    );
\temp_3_reg_418[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFCF1FD"
    )
        port map (
      I0 => temp_fu_188_p3(15),
      I1 => sub_ln295_reg_400(2),
      I2 => sub_ln295_reg_400(4),
      I3 => temp_fu_188_p3(19),
      I4 => sub_ln295_reg_400(3),
      O => \temp_3_reg_418[15]_i_7_n_9\
    );
\temp_3_reg_418[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4045"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_4_n_9\,
      I1 => \temp_3_reg_418[16]_i_2_n_9\,
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[17]_i_3_n_9\,
      I4 => \temp_3_reg_418[16]_i_3_n_9\,
      O => temp_3_fu_305_p3(16)
    );
\temp_3_reg_418[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D714"
    )
        port map (
      I0 => \temp_3_reg_418[16]_i_4_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[18]_i_5_n_9\,
      O => \temp_3_reg_418[16]_i_2_n_9\
    );
\temp_3_reg_418[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF008B8B00008B8B"
    )
        port map (
      I0 => \temp_3_reg_418[17]_i_4_n_9\,
      I1 => sub_ln295_reg_400(0),
      I2 => \temp_3_reg_418[16]_i_5_n_9\,
      I3 => \temp_3_reg_418[22]_i_4_n_9\,
      I4 => \temp_3_reg_418[22]_i_3_n_9\,
      I5 => temp_fu_188_p3(16),
      O => \temp_3_reg_418[16]_i_3_n_9\
    );
\temp_3_reg_418[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7F4F7FFFF0000"
    )
        port map (
      I0 => temp_fu_188_p3(1),
      I1 => \temp_3_reg_418[22]_i_13_n_9\,
      I2 => \temp_3_reg_418[6]_i_5_n_9\,
      I3 => temp_fu_188_p3(9),
      I4 => \temp_3_reg_418[16]_i_6_n_9\,
      I5 => \temp_3_reg_418[22]_i_20_n_9\,
      O => \temp_3_reg_418[16]_i_4_n_9\
    );
\temp_3_reg_418[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \temp_3_reg_418[18]_i_6_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => \temp_3_reg_418[16]_i_7_n_9\,
      O => \temp_3_reg_418[16]_i_5_n_9\
    );
\temp_3_reg_418[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => temp_fu_188_p3(5),
      I1 => \temp_3_reg_418[22]_i_13_n_9\,
      I2 => \temp_3_reg_418[6]_i_5_n_9\,
      I3 => temp_fu_188_p3(13),
      O => \temp_3_reg_418[16]_i_6_n_9\
    );
\temp_3_reg_418[16]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => temp_fu_188_p3(20),
      I1 => sub_ln295_reg_400(2),
      I2 => temp_fu_188_p3(16),
      I3 => sub_ln295_reg_400(3),
      I4 => sub_ln295_reg_400(4),
      O => \temp_3_reg_418[16]_i_7_n_9\
    );
\temp_3_reg_418[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B8B8B888B8"
    )
        port map (
      I0 => \temp_3_reg_418[17]_i_2_n_9\,
      I1 => \temp_3_reg_418[22]_i_4_n_9\,
      I2 => \temp_3_reg_418[22]_i_6_n_9\,
      I3 => \temp_3_reg_418[18]_i_3_n_9\,
      I4 => sub_ln295_reg_400(0),
      I5 => \temp_3_reg_418[17]_i_3_n_9\,
      O => temp_3_fu_305_p3(17)
    );
\temp_3_reg_418[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8B8B88888B888"
    )
        port map (
      I0 => temp_fu_188_p3(17),
      I1 => \temp_3_reg_418[22]_i_3_n_9\,
      I2 => \temp_3_reg_418[22]_i_11_n_9\,
      I3 => sub_ln295_reg_400(0),
      I4 => \temp_3_reg_418[18]_i_4_n_9\,
      I5 => \temp_3_reg_418[17]_i_4_n_9\,
      O => \temp_3_reg_418[17]_i_2_n_9\
    );
\temp_3_reg_418[17]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \temp_3_reg_418[17]_i_5_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[19]_i_5_n_9\,
      O => \temp_3_reg_418[17]_i_3_n_9\
    );
\temp_3_reg_418[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110FFFF11100000"
    )
        port map (
      I0 => sub_ln295_reg_400(3),
      I1 => sub_ln295_reg_400(4),
      I2 => temp_fu_188_p3(19),
      I3 => sub_ln295_reg_400(2),
      I4 => sub_ln295_reg_400(1),
      I5 => \temp_3_reg_418[17]_i_6_n_9\,
      O => \temp_3_reg_418[17]_i_4_n_9\
    );
\temp_3_reg_418[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => temp_fu_188_p3(2),
      I1 => \temp_3_reg_418[22]_i_13_n_9\,
      I2 => \temp_3_reg_418[6]_i_5_n_9\,
      I3 => temp_fu_188_p3(10),
      I4 => \temp_3_reg_418[22]_i_20_n_9\,
      I5 => \temp_3_reg_418[17]_i_7_n_9\,
      O => \temp_3_reg_418[17]_i_5_n_9\
    );
\temp_3_reg_418[17]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => temp_fu_188_p3(21),
      I1 => sub_ln295_reg_400(2),
      I2 => temp_fu_188_p3(17),
      I3 => sub_ln295_reg_400(3),
      I4 => sub_ln295_reg_400(4),
      O => \temp_3_reg_418[17]_i_6_n_9\
    );
\temp_3_reg_418[17]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => temp_fu_188_p3(6),
      I1 => \temp_3_reg_418[22]_i_13_n_9\,
      I2 => \temp_3_reg_418[6]_i_5_n_9\,
      I3 => temp_fu_188_p3(14),
      O => \temp_3_reg_418[17]_i_7_n_9\
    );
\temp_3_reg_418[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B8B8B888B8"
    )
        port map (
      I0 => \temp_3_reg_418[18]_i_2_n_9\,
      I1 => \temp_3_reg_418[22]_i_4_n_9\,
      I2 => \temp_3_reg_418[22]_i_6_n_9\,
      I3 => \temp_3_reg_418[19]_i_3_n_9\,
      I4 => sub_ln295_reg_400(0),
      I5 => \temp_3_reg_418[18]_i_3_n_9\,
      O => temp_3_fu_305_p3(18)
    );
\temp_3_reg_418[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B8B8B888B8"
    )
        port map (
      I0 => temp_fu_188_p3(18),
      I1 => \temp_3_reg_418[22]_i_3_n_9\,
      I2 => \temp_3_reg_418[22]_i_11_n_9\,
      I3 => \temp_3_reg_418[18]_i_4_n_9\,
      I4 => sub_ln295_reg_400(0),
      I5 => \temp_3_reg_418[19]_i_4_n_9\,
      O => \temp_3_reg_418[18]_i_2_n_9\
    );
\temp_3_reg_418[18]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D714"
    )
        port map (
      I0 => \temp_3_reg_418[18]_i_5_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[20]_i_6_n_9\,
      O => \temp_3_reg_418[18]_i_3_n_9\
    );
\temp_3_reg_418[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFF0000FEFFFFFF"
    )
        port map (
      I0 => sub_ln295_reg_400(4),
      I1 => sub_ln295_reg_400(3),
      I2 => sub_ln295_reg_400(2),
      I3 => temp_fu_188_p3(20),
      I4 => sub_ln295_reg_400(1),
      I5 => \temp_3_reg_418[18]_i_6_n_9\,
      O => \temp_3_reg_418[18]_i_4_n_9\
    );
\temp_3_reg_418[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B080B080000FFFF"
    )
        port map (
      I0 => temp_fu_188_p3(3),
      I1 => \temp_3_reg_418[22]_i_13_n_9\,
      I2 => \temp_3_reg_418[6]_i_5_n_9\,
      I3 => temp_fu_188_p3(11),
      I4 => \temp_3_reg_418[18]_i_7_n_9\,
      I5 => \temp_3_reg_418[22]_i_20_n_9\,
      O => \temp_3_reg_418[18]_i_5_n_9\
    );
\temp_3_reg_418[18]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => temp_fu_188_p3(22),
      I1 => sub_ln295_reg_400(2),
      I2 => temp_fu_188_p3(18),
      I3 => sub_ln295_reg_400(3),
      I4 => sub_ln295_reg_400(4),
      O => \temp_3_reg_418[18]_i_6_n_9\
    );
\temp_3_reg_418[18]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => temp_fu_188_p3(7),
      I1 => \temp_3_reg_418[22]_i_13_n_9\,
      I2 => \temp_3_reg_418[6]_i_5_n_9\,
      I3 => temp_fu_188_p3(15),
      O => \temp_3_reg_418[18]_i_7_n_9\
    );
\temp_3_reg_418[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B8B8B888B8"
    )
        port map (
      I0 => \temp_3_reg_418[19]_i_2_n_9\,
      I1 => \temp_3_reg_418[22]_i_4_n_9\,
      I2 => \temp_3_reg_418[22]_i_6_n_9\,
      I3 => \temp_3_reg_418[20]_i_3_n_9\,
      I4 => sub_ln295_reg_400(0),
      I5 => \temp_3_reg_418[19]_i_3_n_9\,
      O => temp_3_fu_305_p3(19)
    );
\temp_3_reg_418[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B8B8B888B8"
    )
        port map (
      I0 => temp_fu_188_p3(19),
      I1 => \temp_3_reg_418[22]_i_3_n_9\,
      I2 => \temp_3_reg_418[22]_i_11_n_9\,
      I3 => \temp_3_reg_418[19]_i_4_n_9\,
      I4 => sub_ln295_reg_400(0),
      I5 => \temp_3_reg_418[20]_i_4_n_9\,
      O => \temp_3_reg_418[19]_i_2_n_9\
    );
\temp_3_reg_418[19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \temp_3_reg_418[19]_i_5_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[21]_i_5_n_9\,
      O => \temp_3_reg_418[19]_i_3_n_9\
    );
\temp_3_reg_418[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFCFFF4FFF7"
    )
        port map (
      I0 => temp_fu_188_p3(21),
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(3),
      I3 => sub_ln295_reg_400(4),
      I4 => temp_fu_188_p3(19),
      I5 => sub_ln295_reg_400(2),
      O => \temp_3_reg_418[19]_i_4_n_9\
    );
\temp_3_reg_418[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => temp_fu_188_p3(4),
      I1 => \temp_3_reg_418[22]_i_13_n_9\,
      I2 => \temp_3_reg_418[6]_i_5_n_9\,
      I3 => temp_fu_188_p3(12),
      I4 => \temp_3_reg_418[22]_i_20_n_9\,
      I5 => \temp_3_reg_418[22]_i_16_n_9\,
      O => \temp_3_reg_418[19]_i_5_n_9\
    );
\temp_3_reg_418[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000202F"
    )
        port map (
      I0 => sub_ln295_reg_400(1),
      I1 => \temp_3_reg_418[1]_i_2_n_9\,
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[2]_i_2_n_9\,
      I4 => \temp_3_reg_418[22]_i_4_n_9\,
      I5 => \temp_3_reg_418[1]_i_3_n_9\,
      O => temp_3_fu_305_p3(1)
    );
\temp_3_reg_418[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777FFFFEFFFFFFFF"
    )
        port map (
      I0 => sub_ln295_reg_400(4),
      I1 => sub_ln295_reg_400(2),
      I2 => sub_ln295_reg_400(0),
      I3 => sub_ln295_reg_400(1),
      I4 => sub_ln295_reg_400(3),
      I5 => temp_fu_188_p3(0),
      O => \temp_3_reg_418[1]_i_2_n_9\
    );
\temp_3_reg_418[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E2E20000E2E2"
    )
        port map (
      I0 => \temp_3_reg_418[0]_i_2_n_9\,
      I1 => sub_ln295_reg_400(0),
      I2 => \temp_3_reg_418[2]_i_4_n_9\,
      I3 => \temp_3_reg_418[22]_i_4_n_9\,
      I4 => \temp_3_reg_418[22]_i_3_n_9\,
      I5 => temp_fu_188_p3(1),
      O => \temp_3_reg_418[1]_i_3_n_9\
    );
\temp_3_reg_418[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B8B8B888B8"
    )
        port map (
      I0 => \temp_3_reg_418[20]_i_2_n_9\,
      I1 => \temp_3_reg_418[22]_i_4_n_9\,
      I2 => \temp_3_reg_418[22]_i_6_n_9\,
      I3 => \temp_3_reg_418[21]_i_3_n_9\,
      I4 => sub_ln295_reg_400(0),
      I5 => \temp_3_reg_418[20]_i_3_n_9\,
      O => temp_3_fu_305_p3(20)
    );
\temp_3_reg_418[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B8B8B888B8"
    )
        port map (
      I0 => temp_fu_188_p3(20),
      I1 => \temp_3_reg_418[22]_i_3_n_9\,
      I2 => \temp_3_reg_418[22]_i_11_n_9\,
      I3 => \temp_3_reg_418[20]_i_4_n_9\,
      I4 => sub_ln295_reg_400(0),
      I5 => \temp_3_reg_418[20]_i_5_n_9\,
      O => \temp_3_reg_418[20]_i_2_n_9\
    );
\temp_3_reg_418[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \temp_3_reg_418[20]_i_6_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[22]_i_22_n_9\,
      O => \temp_3_reg_418[20]_i_3_n_9\
    );
\temp_3_reg_418[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFFFFFF7"
    )
        port map (
      I0 => temp_fu_188_p3(22),
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(4),
      I3 => sub_ln295_reg_400(3),
      I4 => sub_ln295_reg_400(2),
      I5 => temp_fu_188_p3(20),
      O => \temp_3_reg_418[20]_i_4_n_9\
    );
\temp_3_reg_418[20]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCFFFD"
    )
        port map (
      I0 => sub_ln295_reg_400(1),
      I1 => sub_ln295_reg_400(2),
      I2 => sub_ln295_reg_400(3),
      I3 => sub_ln295_reg_400(4),
      I4 => temp_fu_188_p3(21),
      O => \temp_3_reg_418[20]_i_5_n_9\
    );
\temp_3_reg_418[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => temp_fu_188_p3(5),
      I1 => \temp_3_reg_418[22]_i_13_n_9\,
      I2 => \temp_3_reg_418[6]_i_5_n_9\,
      I3 => temp_fu_188_p3(13),
      I4 => \temp_3_reg_418[22]_i_20_n_9\,
      I5 => \temp_3_reg_418[22]_i_26_n_9\,
      O => \temp_3_reg_418[20]_i_6_n_9\
    );
\temp_3_reg_418[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B8B8B888B8"
    )
        port map (
      I0 => \temp_3_reg_418[21]_i_2_n_9\,
      I1 => \temp_3_reg_418[22]_i_4_n_9\,
      I2 => \temp_3_reg_418[22]_i_6_n_9\,
      I3 => \temp_3_reg_418[22]_i_8_n_9\,
      I4 => sub_ln295_reg_400(0),
      I5 => \temp_3_reg_418[21]_i_3_n_9\,
      O => temp_3_fu_305_p3(21)
    );
\temp_3_reg_418[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => temp_fu_188_p3(21),
      I1 => \temp_3_reg_418[22]_i_3_n_9\,
      I2 => \temp_3_reg_418[22]_i_11_n_9\,
      I3 => \temp_3_reg_418[21]_i_4_n_9\,
      O => \temp_3_reg_418[21]_i_2_n_9\
    );
\temp_3_reg_418[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFB2FF8E00B2008"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_16_n_9\,
      I1 => sub_ln295_reg_400(2),
      I2 => sub_ln295_reg_400(0),
      I3 => sub_ln295_reg_400(1),
      I4 => \temp_3_reg_418[22]_i_17_n_9\,
      I5 => \temp_3_reg_418[21]_i_5_n_9\,
      O => \temp_3_reg_418[21]_i_3_n_9\
    );
\temp_3_reg_418[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFC4FFFFFFC7"
    )
        port map (
      I0 => temp_fu_188_p3(22),
      I1 => sub_ln295_reg_400(0),
      I2 => sub_ln295_reg_400(1),
      I3 => sub_ln295_reg_400(2),
      I4 => \temp_3_reg_418[22]_i_15_n_9\,
      I5 => temp_fu_188_p3(21),
      O => \temp_3_reg_418[21]_i_4_n_9\
    );
\temp_3_reg_418[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => temp_fu_188_p3(6),
      I1 => \temp_3_reg_418[22]_i_13_n_9\,
      I2 => \temp_3_reg_418[6]_i_5_n_9\,
      I3 => temp_fu_188_p3(14),
      I4 => \temp_3_reg_418[22]_i_20_n_9\,
      I5 => \temp_3_reg_418[22]_i_19_n_9\,
      O => \temp_3_reg_418[21]_i_5_n_9\
    );
\temp_3_reg_418[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0000000"
    )
        port map (
      I0 => \icmp_ln295_reg_394_reg_n_9_[0]\,
      I1 => \icmp_ln295_1_reg_412_reg_n_9_[0]\,
      I2 => ap_CS_fsm_state7,
      I3 => \temp_3_reg_418[22]_i_3_n_9\,
      I4 => \temp_3_reg_418[22]_i_4_n_9\,
      O => temp_3_reg_418(23)
    );
\temp_3_reg_418[22]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln295_reg_394_reg_n_9_[0]\,
      I1 => \icmp_ln295_1_reg_412_reg_n_9_[0]\,
      O => \temp_3_reg_418[22]_i_10_n_9\
    );
\temp_3_reg_418[22]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sub_ln295_reg_400(5),
      I1 => sub_ln295_reg_400(6),
      I2 => sub_ln295_reg_400(7),
      I3 => sub_ln295_reg_400(8),
      O => \temp_3_reg_418[22]_i_11_n_9\
    );
\temp_3_reg_418[22]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sub_ln295_reg_400(2),
      I1 => sub_ln295_reg_400(0),
      I2 => sub_ln295_reg_400(1),
      O => \temp_3_reg_418[22]_i_12_n_9\
    );
\temp_3_reg_418[22]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => sub_ln295_reg_400(3),
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(0),
      I3 => sub_ln295_reg_400(2),
      O => \temp_3_reg_418[22]_i_13_n_9\
    );
\temp_3_reg_418[22]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sub_ln295_reg_400(2),
      I1 => sub_ln295_reg_400(3),
      I2 => sub_ln295_reg_400(4),
      O => \temp_3_reg_418[22]_i_14_n_9\
    );
\temp_3_reg_418[22]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sub_ln295_reg_400(4),
      I1 => sub_ln295_reg_400(3),
      O => \temp_3_reg_418[22]_i_15_n_9\
    );
\temp_3_reg_418[22]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => temp_fu_188_p3(8),
      I1 => \temp_3_reg_418[22]_i_13_n_9\,
      I2 => temp_fu_188_p3(0),
      I3 => \temp_3_reg_418[6]_i_5_n_9\,
      I4 => temp_fu_188_p3(16),
      O => \temp_3_reg_418[22]_i_16_n_9\
    );
\temp_3_reg_418[22]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => temp_fu_188_p3(12),
      I1 => \temp_3_reg_418[22]_i_13_n_9\,
      I2 => temp_fu_188_p3(4),
      I3 => \temp_3_reg_418[6]_i_5_n_9\,
      I4 => temp_fu_188_p3(20),
      O => \temp_3_reg_418[22]_i_17_n_9\
    );
\temp_3_reg_418[22]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln295_reg_400(1),
      I1 => sub_ln295_reg_400(0),
      O => \temp_3_reg_418[22]_i_18_n_9\
    );
\temp_3_reg_418[22]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => temp_fu_188_p3(10),
      I1 => \temp_3_reg_418[22]_i_13_n_9\,
      I2 => temp_fu_188_p3(2),
      I3 => \temp_3_reg_418[6]_i_5_n_9\,
      I4 => temp_fu_188_p3(18),
      O => \temp_3_reg_418[22]_i_19_n_9\
    );
\temp_3_reg_418[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B8B8B888B8"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_5_n_9\,
      I1 => \temp_3_reg_418[22]_i_4_n_9\,
      I2 => \temp_3_reg_418[22]_i_6_n_9\,
      I3 => \temp_3_reg_418[22]_i_7_n_9\,
      I4 => sub_ln295_reg_400(0),
      I5 => \temp_3_reg_418[22]_i_8_n_9\,
      O => temp_3_fu_305_p3(22)
    );
\temp_3_reg_418[22]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sub_ln295_reg_400(2),
      I1 => sub_ln295_reg_400(0),
      I2 => sub_ln295_reg_400(1),
      O => \temp_3_reg_418[22]_i_20_n_9\
    );
\temp_3_reg_418[22]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => temp_fu_188_p3(14),
      I1 => \temp_3_reg_418[22]_i_13_n_9\,
      I2 => temp_fu_188_p3(6),
      I3 => \temp_3_reg_418[6]_i_5_n_9\,
      I4 => temp_fu_188_p3(22),
      O => \temp_3_reg_418[22]_i_21_n_9\
    );
\temp_3_reg_418[22]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => temp_fu_188_p3(7),
      I1 => \temp_3_reg_418[22]_i_13_n_9\,
      I2 => \temp_3_reg_418[6]_i_5_n_9\,
      I3 => temp_fu_188_p3(15),
      I4 => \temp_3_reg_418[22]_i_20_n_9\,
      I5 => \temp_3_reg_418[22]_i_25_n_9\,
      O => \temp_3_reg_418[22]_i_22_n_9\
    );
\temp_3_reg_418[22]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEB2228"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_26_n_9\,
      I1 => sub_ln295_reg_400(2),
      I2 => sub_ln295_reg_400(0),
      I3 => sub_ln295_reg_400(1),
      I4 => \temp_3_reg_418[22]_i_27_n_9\,
      O => \temp_3_reg_418[22]_i_23_n_9\
    );
\temp_3_reg_418[22]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln295_reg_400(1),
      I1 => sub_ln295_reg_400(0),
      I2 => sub_ln295_reg_400(2),
      I3 => sub_ln295_reg_400(3),
      I4 => sub_ln295_reg_400(4),
      O => \temp_3_reg_418[22]_i_24_n_9\
    );
\temp_3_reg_418[22]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => temp_fu_188_p3(11),
      I1 => \temp_3_reg_418[22]_i_13_n_9\,
      I2 => temp_fu_188_p3(3),
      I3 => \temp_3_reg_418[6]_i_5_n_9\,
      I4 => temp_fu_188_p3(19),
      O => \temp_3_reg_418[22]_i_25_n_9\
    );
\temp_3_reg_418[22]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => temp_fu_188_p3(9),
      I1 => \temp_3_reg_418[22]_i_13_n_9\,
      I2 => temp_fu_188_p3(1),
      I3 => \temp_3_reg_418[6]_i_5_n_9\,
      I4 => temp_fu_188_p3(17),
      O => \temp_3_reg_418[22]_i_26_n_9\
    );
\temp_3_reg_418[22]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => temp_fu_188_p3(13),
      I1 => \temp_3_reg_418[22]_i_13_n_9\,
      I2 => temp_fu_188_p3(5),
      I3 => \temp_3_reg_418[6]_i_5_n_9\,
      I4 => temp_fu_188_p3(21),
      O => \temp_3_reg_418[22]_i_27_n_9\
    );
\temp_3_reg_418[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEFEFEFEFEF"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_9_n_9\,
      I1 => \temp_3_reg_418[22]_i_10_n_9\,
      I2 => \temp_3_reg_418[22]_i_11_n_9\,
      I3 => sub_ln295_reg_400(4),
      I4 => \temp_3_reg_418[22]_i_12_n_9\,
      I5 => sub_ln295_reg_400(3),
      O => \temp_3_reg_418[22]_i_3_n_9\
    );
\temp_3_reg_418[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF75FFFFFFFF"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_6_n_9\,
      I1 => sub_ln295_reg_400(4),
      I2 => \temp_3_reg_418[22]_i_13_n_9\,
      I3 => \icmp_ln295_1_reg_412_reg_n_9_[0]\,
      I4 => \icmp_ln295_reg_394_reg_n_9_[0]\,
      I5 => \temp_3_reg_418[22]_i_9_n_9\,
      O => \temp_3_reg_418[22]_i_4_n_9\
    );
\temp_3_reg_418[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA00AA00EE40"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_3_n_9\,
      I1 => \temp_3_reg_418[22]_i_11_n_9\,
      I2 => sub_ln295_reg_400(0),
      I3 => temp_fu_188_p3(22),
      I4 => sub_ln295_reg_400(1),
      I5 => \temp_3_reg_418[22]_i_14_n_9\,
      O => \temp_3_reg_418[22]_i_5_n_9\
    );
\temp_3_reg_418[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000001"
    )
        port map (
      I0 => sub_ln295_reg_400(1),
      I1 => sub_ln295_reg_400(0),
      I2 => sub_ln295_reg_400(2),
      I3 => \temp_3_reg_418[22]_i_15_n_9\,
      I4 => sub_ln295_reg_400(6),
      I5 => sub_ln295_reg_400(5),
      O => \temp_3_reg_418[22]_i_6_n_9\
    );
\temp_3_reg_418[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_16_n_9\,
      I1 => \temp_3_reg_418[22]_i_17_n_9\,
      I2 => \temp_3_reg_418[22]_i_18_n_9\,
      I3 => \temp_3_reg_418[22]_i_19_n_9\,
      I4 => \temp_3_reg_418[22]_i_20_n_9\,
      I5 => \temp_3_reg_418[22]_i_21_n_9\,
      O => \temp_3_reg_418[22]_i_7_n_9\
    );
\temp_3_reg_418[22]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_22_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[22]_i_23_n_9\,
      O => \temp_3_reg_418[22]_i_8_n_9\
    );
\temp_3_reg_418[22]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => sub_ln295_reg_400(8),
      I1 => sub_ln295_reg_400(7),
      I2 => sub_ln295_reg_400(5),
      I3 => sub_ln295_reg_400(6),
      I4 => \temp_3_reg_418[22]_i_24_n_9\,
      O => \temp_3_reg_418[22]_i_9_n_9\
    );
\temp_3_reg_418[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30FF303022222222"
    )
        port map (
      I0 => \temp_3_reg_418_reg_n_9_[23]\,
      I1 => temp_3_reg_418(23),
      I2 => \temp_3_reg_418[23]_i_2_n_9\,
      I3 => \icmp_ln295_reg_394_reg_n_9_[0]\,
      I4 => \icmp_ln295_1_reg_412_reg_n_9_[0]\,
      I5 => ap_CS_fsm_state7,
      O => \temp_3_reg_418[23]_i_1_n_9\
    );
\temp_3_reg_418[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_4_n_9\,
      I1 => \temp_3_reg_418[23]_i_3_n_9\,
      I2 => sub_ln295_reg_400(1),
      I3 => \temp_3_reg_418[22]_i_23_n_9\,
      I4 => sub_ln295_reg_400(0),
      I5 => \temp_3_reg_418[22]_i_7_n_9\,
      O => \temp_3_reg_418[23]_i_2_n_9\
    );
\temp_3_reg_418[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8B8888BB8BBB88"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_25_n_9\,
      I1 => \temp_3_reg_418[22]_i_20_n_9\,
      I2 => temp_fu_188_p3(7),
      I3 => \temp_3_reg_418[22]_i_13_n_9\,
      I4 => \temp_3_reg_418[6]_i_5_n_9\,
      I5 => temp_fu_188_p3(15),
      O => \temp_3_reg_418[23]_i_3_n_9\
    );
\temp_3_reg_418[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0047"
    )
        port map (
      I0 => \temp_3_reg_418[2]_i_2_n_9\,
      I1 => sub_ln295_reg_400(0),
      I2 => \temp_3_reg_418[3]_i_2_n_9\,
      I3 => \temp_3_reg_418[22]_i_4_n_9\,
      I4 => \temp_3_reg_418[2]_i_3_n_9\,
      O => temp_3_fu_305_p3(2)
    );
\temp_3_reg_418[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFD"
    )
        port map (
      I0 => temp_fu_188_p3(1),
      I1 => sub_ln295_reg_400(3),
      I2 => sub_ln295_reg_400(1),
      I3 => sub_ln295_reg_400(0),
      I4 => sub_ln295_reg_400(2),
      I5 => sub_ln295_reg_400(4),
      O => \temp_3_reg_418[2]_i_2_n_9\
    );
\temp_3_reg_418[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E2E20000E2E2"
    )
        port map (
      I0 => \temp_3_reg_418[2]_i_4_n_9\,
      I1 => sub_ln295_reg_400(0),
      I2 => \temp_3_reg_418[3]_i_4_n_9\,
      I3 => \temp_3_reg_418[22]_i_4_n_9\,
      I4 => \temp_3_reg_418[22]_i_3_n_9\,
      I5 => temp_fu_188_p3(2),
      O => \temp_3_reg_418[2]_i_3_n_9\
    );
\temp_3_reg_418[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \temp_3_reg_418[4]_i_5_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => \temp_3_reg_418[0]_i_10_n_9\,
      O => \temp_3_reg_418[2]_i_4_n_9\
    );
\temp_3_reg_418[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0454"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_4_n_9\,
      I1 => \temp_3_reg_418[4]_i_2_n_9\,
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[3]_i_2_n_9\,
      I4 => \temp_3_reg_418[3]_i_3_n_9\,
      O => temp_3_fu_305_p3(3)
    );
\temp_3_reg_418[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF4FFF7"
    )
        port map (
      I0 => temp_fu_188_p3(0),
      I1 => \temp_3_reg_418[22]_i_18_n_9\,
      I2 => \temp_3_reg_418[22]_i_20_n_9\,
      I3 => \temp_3_reg_418[6]_i_5_n_9\,
      I4 => temp_fu_188_p3(2),
      I5 => \temp_3_reg_418[22]_i_13_n_9\,
      O => \temp_3_reg_418[3]_i_2_n_9\
    );
\temp_3_reg_418[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E2E20000E2E2"
    )
        port map (
      I0 => \temp_3_reg_418[3]_i_4_n_9\,
      I1 => sub_ln295_reg_400(0),
      I2 => \temp_3_reg_418[4]_i_4_n_9\,
      I3 => \temp_3_reg_418[22]_i_4_n_9\,
      I4 => \temp_3_reg_418[22]_i_3_n_9\,
      I5 => temp_fu_188_p3(3),
      O => \temp_3_reg_418[3]_i_3_n_9\
    );
\temp_3_reg_418[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \temp_3_reg_418[5]_i_5_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => \temp_3_reg_418[0]_i_5_n_9\,
      O => \temp_3_reg_418[3]_i_4_n_9\
    );
\temp_3_reg_418[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4045"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_4_n_9\,
      I1 => \temp_3_reg_418[4]_i_2_n_9\,
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[5]_i_3_n_9\,
      I4 => \temp_3_reg_418[4]_i_3_n_9\,
      O => temp_3_fu_305_p3(4)
    );
\temp_3_reg_418[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000B0008"
    )
        port map (
      I0 => temp_fu_188_p3(1),
      I1 => \temp_3_reg_418[22]_i_18_n_9\,
      I2 => \temp_3_reg_418[22]_i_20_n_9\,
      I3 => \temp_3_reg_418[6]_i_5_n_9\,
      I4 => temp_fu_188_p3(3),
      I5 => \temp_3_reg_418[22]_i_13_n_9\,
      O => \temp_3_reg_418[4]_i_2_n_9\
    );
\temp_3_reg_418[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E2E20000E2E2"
    )
        port map (
      I0 => \temp_3_reg_418[4]_i_4_n_9\,
      I1 => sub_ln295_reg_400(0),
      I2 => \temp_3_reg_418[5]_i_4_n_9\,
      I3 => \temp_3_reg_418[22]_i_4_n_9\,
      I4 => \temp_3_reg_418[22]_i_3_n_9\,
      I5 => temp_fu_188_p3(4),
      O => \temp_3_reg_418[4]_i_3_n_9\
    );
\temp_3_reg_418[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \temp_3_reg_418[6]_i_6_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => \temp_3_reg_418[4]_i_5_n_9\,
      O => \temp_3_reg_418[4]_i_4_n_9\
    );
\temp_3_reg_418[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => temp_fu_188_p3(16),
      I1 => sub_ln295_reg_400(3),
      I2 => temp_fu_188_p3(8),
      I3 => sub_ln295_reg_400(4),
      I4 => sub_ln295_reg_400(2),
      I5 => \temp_3_reg_418[0]_i_9_n_9\,
      O => \temp_3_reg_418[4]_i_5_n_9\
    );
\temp_3_reg_418[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B8B8B888B8"
    )
        port map (
      I0 => \temp_3_reg_418[5]_i_2_n_9\,
      I1 => \temp_3_reg_418[22]_i_4_n_9\,
      I2 => \temp_3_reg_418[22]_i_6_n_9\,
      I3 => \temp_3_reg_418[6]_i_3_n_9\,
      I4 => sub_ln295_reg_400(0),
      I5 => \temp_3_reg_418[5]_i_3_n_9\,
      O => temp_3_fu_305_p3(5)
    );
\temp_3_reg_418[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => temp_fu_188_p3(5),
      I1 => \temp_3_reg_418[22]_i_3_n_9\,
      I2 => \temp_3_reg_418[22]_i_11_n_9\,
      I3 => \temp_3_reg_418[5]_i_4_n_9\,
      I4 => sub_ln295_reg_400(0),
      I5 => \temp_3_reg_418[6]_i_4_n_9\,
      O => \temp_3_reg_418[5]_i_2_n_9\
    );
\temp_3_reg_418[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFEF0000"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_20_n_9\,
      I1 => \temp_3_reg_418[6]_i_5_n_9\,
      I2 => temp_fu_188_p3(2),
      I3 => \temp_3_reg_418[22]_i_13_n_9\,
      I4 => \temp_3_reg_418[22]_i_18_n_9\,
      I5 => \temp_3_reg_418[7]_i_4_n_9\,
      O => \temp_3_reg_418[5]_i_3_n_9\
    );
\temp_3_reg_418[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \temp_3_reg_418[7]_i_6_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => \temp_3_reg_418[5]_i_5_n_9\,
      O => \temp_3_reg_418[5]_i_4_n_9\
    );
\temp_3_reg_418[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => temp_fu_188_p3(17),
      I1 => sub_ln295_reg_400(3),
      I2 => temp_fu_188_p3(9),
      I3 => sub_ln295_reg_400(4),
      I4 => sub_ln295_reg_400(2),
      I5 => \temp_3_reg_418[0]_i_6_n_9\,
      O => \temp_3_reg_418[5]_i_5_n_9\
    );
\temp_3_reg_418[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B8B8B888B8"
    )
        port map (
      I0 => \temp_3_reg_418[6]_i_2_n_9\,
      I1 => \temp_3_reg_418[22]_i_4_n_9\,
      I2 => \temp_3_reg_418[22]_i_6_n_9\,
      I3 => \temp_3_reg_418[7]_i_2_n_9\,
      I4 => sub_ln295_reg_400(0),
      I5 => \temp_3_reg_418[6]_i_3_n_9\,
      O => temp_3_fu_305_p3(6)
    );
\temp_3_reg_418[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => temp_fu_188_p3(6),
      I1 => \temp_3_reg_418[22]_i_3_n_9\,
      I2 => \temp_3_reg_418[22]_i_11_n_9\,
      I3 => \temp_3_reg_418[6]_i_4_n_9\,
      I4 => sub_ln295_reg_400(0),
      I5 => \temp_3_reg_418[7]_i_5_n_9\,
      O => \temp_3_reg_418[6]_i_2_n_9\
    );
\temp_3_reg_418[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCFF55555555"
    )
        port map (
      I0 => \temp_3_reg_418[8]_i_4_n_9\,
      I1 => \temp_3_reg_418[22]_i_20_n_9\,
      I2 => \temp_3_reg_418[6]_i_5_n_9\,
      I3 => temp_fu_188_p3(3),
      I4 => \temp_3_reg_418[22]_i_13_n_9\,
      I5 => \temp_3_reg_418[22]_i_18_n_9\,
      O => \temp_3_reg_418[6]_i_3_n_9\
    );
\temp_3_reg_418[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \temp_3_reg_418[8]_i_6_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => \temp_3_reg_418[6]_i_6_n_9\,
      O => \temp_3_reg_418[6]_i_4_n_9\
    );
\temp_3_reg_418[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => sub_ln295_reg_400(3),
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(0),
      I3 => sub_ln295_reg_400(2),
      I4 => sub_ln295_reg_400(4),
      O => \temp_3_reg_418[6]_i_5_n_9\
    );
\temp_3_reg_418[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => temp_fu_188_p3(18),
      I1 => sub_ln295_reg_400(3),
      I2 => temp_fu_188_p3(10),
      I3 => sub_ln295_reg_400(4),
      I4 => sub_ln295_reg_400(2),
      I5 => \temp_3_reg_418[0]_i_12_n_9\,
      O => \temp_3_reg_418[6]_i_6_n_9\
    );
\temp_3_reg_418[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0454"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_4_n_9\,
      I1 => \temp_3_reg_418[8]_i_2_n_9\,
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[7]_i_2_n_9\,
      I4 => \temp_3_reg_418[7]_i_3_n_9\,
      O => temp_3_fu_305_p3(7)
    );
\temp_3_reg_418[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \temp_3_reg_418[7]_i_4_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[9]_i_5_n_9\,
      O => \temp_3_reg_418[7]_i_2_n_9\
    );
\temp_3_reg_418[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B80000B8B8"
    )
        port map (
      I0 => \temp_3_reg_418[8]_i_5_n_9\,
      I1 => sub_ln295_reg_400(0),
      I2 => \temp_3_reg_418[7]_i_5_n_9\,
      I3 => \temp_3_reg_418[22]_i_4_n_9\,
      I4 => \temp_3_reg_418[22]_i_3_n_9\,
      I5 => temp_fu_188_p3(7),
      O => \temp_3_reg_418[7]_i_3_n_9\
    );
\temp_3_reg_418[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4F7"
    )
        port map (
      I0 => temp_fu_188_p3(0),
      I1 => \temp_3_reg_418[22]_i_20_n_9\,
      I2 => \temp_3_reg_418[22]_i_13_n_9\,
      I3 => temp_fu_188_p3(4),
      I4 => \temp_3_reg_418[6]_i_5_n_9\,
      O => \temp_3_reg_418[7]_i_4_n_9\
    );
\temp_3_reg_418[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \temp_3_reg_418[9]_i_6_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => \temp_3_reg_418[7]_i_6_n_9\,
      O => \temp_3_reg_418[7]_i_5_n_9\
    );
\temp_3_reg_418[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => temp_fu_188_p3(19),
      I1 => sub_ln295_reg_400(3),
      I2 => temp_fu_188_p3(11),
      I3 => sub_ln295_reg_400(4),
      I4 => sub_ln295_reg_400(2),
      I5 => \temp_3_reg_418[7]_i_7_n_9\,
      O => \temp_3_reg_418[7]_i_6_n_9\
    );
\temp_3_reg_418[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3B38"
    )
        port map (
      I0 => temp_fu_188_p3(15),
      I1 => sub_ln295_reg_400(3),
      I2 => sub_ln295_reg_400(4),
      I3 => temp_fu_188_p3(7),
      O => \temp_3_reg_418[7]_i_7_n_9\
    );
\temp_3_reg_418[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \temp_3_reg_418[22]_i_4_n_9\,
      I1 => \temp_3_reg_418[8]_i_2_n_9\,
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[9]_i_3_n_9\,
      I4 => \temp_3_reg_418[8]_i_3_n_9\,
      O => temp_3_fu_305_p3(8)
    );
\temp_3_reg_418[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \temp_3_reg_418[8]_i_4_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[10]_i_4_n_9\,
      O => \temp_3_reg_418[8]_i_2_n_9\
    );
\temp_3_reg_418[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B80000B8B8"
    )
        port map (
      I0 => \temp_3_reg_418[9]_i_4_n_9\,
      I1 => sub_ln295_reg_400(0),
      I2 => \temp_3_reg_418[8]_i_5_n_9\,
      I3 => \temp_3_reg_418[22]_i_4_n_9\,
      I4 => \temp_3_reg_418[22]_i_3_n_9\,
      I5 => temp_fu_188_p3(8),
      O => \temp_3_reg_418[8]_i_3_n_9\
    );
\temp_3_reg_418[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00220030"
    )
        port map (
      I0 => temp_fu_188_p3(1),
      I1 => \temp_3_reg_418[22]_i_13_n_9\,
      I2 => temp_fu_188_p3(5),
      I3 => \temp_3_reg_418[6]_i_5_n_9\,
      I4 => \temp_3_reg_418[22]_i_20_n_9\,
      O => \temp_3_reg_418[8]_i_4_n_9\
    );
\temp_3_reg_418[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \temp_3_reg_418[10]_i_6_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => \temp_3_reg_418[8]_i_6_n_9\,
      O => \temp_3_reg_418[8]_i_5_n_9\
    );
\temp_3_reg_418[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => temp_fu_188_p3(20),
      I1 => sub_ln295_reg_400(3),
      I2 => temp_fu_188_p3(12),
      I3 => sub_ln295_reg_400(4),
      I4 => sub_ln295_reg_400(2),
      I5 => \temp_3_reg_418[8]_i_7_n_9\,
      O => \temp_3_reg_418[8]_i_6_n_9\
    );
\temp_3_reg_418[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => temp_fu_188_p3(16),
      I1 => sub_ln295_reg_400(3),
      I2 => temp_fu_188_p3(8),
      I3 => sub_ln295_reg_400(4),
      O => \temp_3_reg_418[8]_i_7_n_9\
    );
\temp_3_reg_418[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \temp_3_reg_418[9]_i_2_n_9\,
      I1 => \temp_3_reg_418[22]_i_4_n_9\,
      I2 => \temp_3_reg_418[9]_i_3_n_9\,
      I3 => sub_ln295_reg_400(0),
      I4 => \temp_3_reg_418[10]_i_2_n_9\,
      O => temp_3_fu_305_p3(9)
    );
\temp_3_reg_418[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E2E20000E2E2"
    )
        port map (
      I0 => \temp_3_reg_418[9]_i_4_n_9\,
      I1 => sub_ln295_reg_400(0),
      I2 => \temp_3_reg_418[10]_i_5_n_9\,
      I3 => \temp_3_reg_418[22]_i_4_n_9\,
      I4 => \temp_3_reg_418[22]_i_3_n_9\,
      I5 => temp_fu_188_p3(9),
      O => \temp_3_reg_418[9]_i_2_n_9\
    );
\temp_3_reg_418[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D714"
    )
        port map (
      I0 => \temp_3_reg_418[9]_i_5_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => sub_ln295_reg_400(0),
      I3 => \temp_3_reg_418[11]_i_4_n_9\,
      O => \temp_3_reg_418[9]_i_3_n_9\
    );
\temp_3_reg_418[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \temp_3_reg_418[11]_i_6_n_9\,
      I1 => sub_ln295_reg_400(1),
      I2 => \temp_3_reg_418[9]_i_6_n_9\,
      O => \temp_3_reg_418[9]_i_4_n_9\
    );
\temp_3_reg_418[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDDFFCF"
    )
        port map (
      I0 => temp_fu_188_p3(2),
      I1 => \temp_3_reg_418[22]_i_13_n_9\,
      I2 => temp_fu_188_p3(6),
      I3 => \temp_3_reg_418[6]_i_5_n_9\,
      I4 => \temp_3_reg_418[22]_i_20_n_9\,
      O => \temp_3_reg_418[9]_i_5_n_9\
    );
\temp_3_reg_418[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => temp_fu_188_p3(21),
      I1 => sub_ln295_reg_400(3),
      I2 => temp_fu_188_p3(13),
      I3 => sub_ln295_reg_400(4),
      I4 => sub_ln295_reg_400(2),
      I5 => \temp_3_reg_418[9]_i_7_n_9\,
      O => \temp_3_reg_418[9]_i_6_n_9\
    );
\temp_3_reg_418[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => temp_fu_188_p3(17),
      I1 => sub_ln295_reg_400(3),
      I2 => temp_fu_188_p3(9),
      I3 => sub_ln295_reg_400(4),
      O => \temp_3_reg_418[9]_i_7_n_9\
    );
\temp_3_reg_418_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(0),
      Q => temp_5_fu_322_p3(0),
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(10),
      Q => \temp_3_reg_418_reg_n_9_[10]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(11),
      Q => \temp_3_reg_418_reg_n_9_[11]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(12),
      Q => \temp_3_reg_418_reg_n_9_[12]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(13),
      Q => \temp_3_reg_418_reg_n_9_[13]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(14),
      Q => \temp_3_reg_418_reg_n_9_[14]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(15),
      Q => \temp_3_reg_418_reg_n_9_[15]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(16),
      Q => \temp_3_reg_418_reg_n_9_[16]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(17),
      Q => \temp_3_reg_418_reg_n_9_[17]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(18),
      Q => \temp_3_reg_418_reg_n_9_[18]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(19),
      Q => \temp_3_reg_418_reg_n_9_[19]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(1),
      Q => \temp_3_reg_418_reg_n_9_[1]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(20),
      Q => \temp_3_reg_418_reg_n_9_[20]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(21),
      Q => \temp_3_reg_418_reg_n_9_[21]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(22),
      Q => \temp_3_reg_418_reg_n_9_[22]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \temp_3_reg_418[23]_i_1_n_9\,
      Q => \temp_3_reg_418_reg_n_9_[23]\,
      R => '0'
    );
\temp_3_reg_418_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(2),
      Q => \temp_3_reg_418_reg_n_9_[2]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(3),
      Q => \temp_3_reg_418_reg_n_9_[3]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(4),
      Q => \temp_3_reg_418_reg_n_9_[4]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(5),
      Q => \temp_3_reg_418_reg_n_9_[5]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(6),
      Q => \temp_3_reg_418_reg_n_9_[6]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(7),
      Q => \temp_3_reg_418_reg_n_9_[7]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(8),
      Q => \temp_3_reg_418_reg_n_9_[8]\,
      R => temp_3_reg_418(23)
    );
\temp_3_reg_418_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => temp_3_fu_305_p3(9),
      Q => \temp_3_reg_418_reg_n_9_[9]\,
      R => temp_3_reg_418(23)
    );
\temp_5_reg_429[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(10),
      I1 => \temp_3_reg_418_reg_n_9_[10]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(10)
    );
\temp_5_reg_429[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(11),
      I1 => \temp_3_reg_418_reg_n_9_[11]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(11)
    );
\temp_5_reg_429[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(12),
      I1 => \temp_3_reg_418_reg_n_9_[12]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(12)
    );
\temp_5_reg_429[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(13),
      I1 => \temp_3_reg_418_reg_n_9_[13]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(13)
    );
\temp_5_reg_429[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(14),
      I1 => \temp_3_reg_418_reg_n_9_[14]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(14)
    );
\temp_5_reg_429[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(15),
      I1 => \temp_3_reg_418_reg_n_9_[15]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(15)
    );
\temp_5_reg_429[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(16),
      I1 => \temp_3_reg_418_reg_n_9_[16]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(16)
    );
\temp_5_reg_429[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(17),
      I1 => \temp_3_reg_418_reg_n_9_[17]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(17)
    );
\temp_5_reg_429[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(18),
      I1 => \temp_3_reg_418_reg_n_9_[18]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(18)
    );
\temp_5_reg_429[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(19),
      I1 => \temp_3_reg_418_reg_n_9_[19]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(19)
    );
\temp_5_reg_429[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(1),
      I1 => \temp_3_reg_418_reg_n_9_[1]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(1)
    );
\temp_5_reg_429[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(20),
      I1 => \temp_3_reg_418_reg_n_9_[20]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(20)
    );
\temp_5_reg_429[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(21),
      I1 => \temp_3_reg_418_reg_n_9_[21]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(21)
    );
\temp_5_reg_429[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(22),
      I1 => \temp_3_reg_418_reg_n_9_[22]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(22)
    );
\temp_5_reg_429[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(23),
      I1 => \temp_3_reg_418_reg_n_9_[23]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(23)
    );
\temp_5_reg_429[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(2),
      I1 => \temp_3_reg_418_reg_n_9_[2]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(2)
    );
\temp_5_reg_429[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(3),
      I1 => \temp_3_reg_418_reg_n_9_[3]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(3)
    );
\temp_5_reg_429[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(4),
      I1 => \temp_3_reg_418_reg_n_9_[4]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(4)
    );
\temp_5_reg_429[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(5),
      I1 => \temp_3_reg_418_reg_n_9_[5]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(5)
    );
\temp_5_reg_429[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(6),
      I1 => \temp_3_reg_418_reg_n_9_[6]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(6)
    );
\temp_5_reg_429[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(7),
      I1 => \temp_3_reg_418_reg_n_9_[7]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(7)
    );
\temp_5_reg_429[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(8),
      I1 => \temp_3_reg_418_reg_n_9_[8]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(8)
    );
\temp_5_reg_429[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => temp_4_fu_317_p2(9),
      I1 => \temp_3_reg_418_reg_n_9_[9]\,
      I2 => tmp_reg_384,
      O => temp_5_fu_322_p3(9)
    );
\temp_5_reg_429_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(0),
      Q => temp_5_reg_429(0),
      R => '0'
    );
\temp_5_reg_429_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(10),
      Q => temp_5_reg_429(10),
      R => '0'
    );
\temp_5_reg_429_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(11),
      Q => temp_5_reg_429(11),
      R => '0'
    );
\temp_5_reg_429_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(12),
      Q => temp_5_reg_429(12),
      R => '0'
    );
\temp_5_reg_429_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(13),
      Q => temp_5_reg_429(13),
      R => '0'
    );
\temp_5_reg_429_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(14),
      Q => temp_5_reg_429(14),
      R => '0'
    );
\temp_5_reg_429_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(15),
      Q => temp_5_reg_429(15),
      R => '0'
    );
\temp_5_reg_429_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(16),
      Q => temp_5_reg_429(16),
      R => '0'
    );
\temp_5_reg_429_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(17),
      Q => temp_5_reg_429(17),
      R => '0'
    );
\temp_5_reg_429_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(18),
      Q => temp_5_reg_429(18),
      R => '0'
    );
\temp_5_reg_429_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(19),
      Q => temp_5_reg_429(19),
      R => '0'
    );
\temp_5_reg_429_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(1),
      Q => temp_5_reg_429(1),
      R => '0'
    );
\temp_5_reg_429_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(20),
      Q => temp_5_reg_429(20),
      R => '0'
    );
\temp_5_reg_429_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(21),
      Q => temp_5_reg_429(21),
      R => '0'
    );
\temp_5_reg_429_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(22),
      Q => temp_5_reg_429(22),
      R => '0'
    );
\temp_5_reg_429_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(23),
      Q => temp_5_reg_429(23),
      R => '0'
    );
\temp_5_reg_429_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(2),
      Q => temp_5_reg_429(2),
      R => '0'
    );
\temp_5_reg_429_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(3),
      Q => temp_5_reg_429(3),
      R => '0'
    );
\temp_5_reg_429_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(4),
      Q => temp_5_reg_429(4),
      R => '0'
    );
\temp_5_reg_429_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(5),
      Q => temp_5_reg_429(5),
      R => '0'
    );
\temp_5_reg_429_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(6),
      Q => temp_5_reg_429(6),
      R => '0'
    );
\temp_5_reg_429_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(7),
      Q => temp_5_reg_429(7),
      R => '0'
    );
\temp_5_reg_429_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(8),
      Q => temp_5_reg_429(8),
      R => '0'
    );
\temp_5_reg_429_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => temp_5_fu_322_p3(9),
      Q => temp_5_reg_429(9),
      R => '0'
    );
\tmp_reg_384_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[31]\,
      Q => tmp_reg_384,
      R => '0'
    );
\trunc_ln119_reg_424_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \trunc_ln119_reg_424_reg[15]_0\(0),
      Q => trunc_ln119_reg_424(0),
      R => '0'
    );
\trunc_ln119_reg_424_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \trunc_ln119_reg_424_reg[15]_0\(10),
      Q => trunc_ln119_reg_424(10),
      R => '0'
    );
\trunc_ln119_reg_424_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \trunc_ln119_reg_424_reg[15]_0\(11),
      Q => trunc_ln119_reg_424(11),
      R => '0'
    );
\trunc_ln119_reg_424_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \trunc_ln119_reg_424_reg[15]_0\(12),
      Q => trunc_ln119_reg_424(12),
      R => '0'
    );
\trunc_ln119_reg_424_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \trunc_ln119_reg_424_reg[15]_0\(13),
      Q => trunc_ln119_reg_424(13),
      R => '0'
    );
\trunc_ln119_reg_424_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \trunc_ln119_reg_424_reg[15]_0\(14),
      Q => trunc_ln119_reg_424(14),
      R => '0'
    );
\trunc_ln119_reg_424_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \trunc_ln119_reg_424_reg[15]_0\(15),
      Q => trunc_ln119_reg_424(15),
      R => '0'
    );
\trunc_ln119_reg_424_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \trunc_ln119_reg_424_reg[15]_0\(1),
      Q => trunc_ln119_reg_424(1),
      R => '0'
    );
\trunc_ln119_reg_424_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \trunc_ln119_reg_424_reg[15]_0\(2),
      Q => trunc_ln119_reg_424(2),
      R => '0'
    );
\trunc_ln119_reg_424_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \trunc_ln119_reg_424_reg[15]_0\(3),
      Q => trunc_ln119_reg_424(3),
      R => '0'
    );
\trunc_ln119_reg_424_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \trunc_ln119_reg_424_reg[15]_0\(4),
      Q => trunc_ln119_reg_424(4),
      R => '0'
    );
\trunc_ln119_reg_424_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \trunc_ln119_reg_424_reg[15]_0\(5),
      Q => trunc_ln119_reg_424(5),
      R => '0'
    );
\trunc_ln119_reg_424_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \trunc_ln119_reg_424_reg[15]_0\(6),
      Q => trunc_ln119_reg_424(6),
      R => '0'
    );
\trunc_ln119_reg_424_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \trunc_ln119_reg_424_reg[15]_0\(7),
      Q => trunc_ln119_reg_424(7),
      R => '0'
    );
\trunc_ln119_reg_424_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \trunc_ln119_reg_424_reg[15]_0\(8),
      Q => trunc_ln119_reg_424(8),
      R => '0'
    );
\trunc_ln119_reg_424_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \trunc_ln119_reg_424_reg[15]_0\(9),
      Q => trunc_ln119_reg_424(9),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[0]\,
      Q => temp_fu_188_p3(0),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[10]\,
      Q => temp_fu_188_p3(10),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[11]\,
      Q => temp_fu_188_p3(11),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[12]\,
      Q => temp_fu_188_p3(12),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[13]\,
      Q => temp_fu_188_p3(13),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[14]\,
      Q => temp_fu_188_p3(14),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[15]\,
      Q => temp_fu_188_p3(15),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[16]\,
      Q => temp_fu_188_p3(16),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[17]\,
      Q => temp_fu_188_p3(17),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[18]\,
      Q => temp_fu_188_p3(18),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[19]\,
      Q => temp_fu_188_p3(19),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[1]\,
      Q => temp_fu_188_p3(1),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[20]\,
      Q => temp_fu_188_p3(20),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[21]\,
      Q => temp_fu_188_p3(21),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[22]\,
      Q => temp_fu_188_p3(22),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[2]\,
      Q => temp_fu_188_p3(2),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[3]\,
      Q => temp_fu_188_p3(3),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[4]\,
      Q => temp_fu_188_p3(4),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[5]\,
      Q => temp_fu_188_p3(5),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[6]\,
      Q => temp_fu_188_p3(6),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[7]\,
      Q => temp_fu_188_p3(7),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[8]\,
      Q => temp_fu_188_p3(8),
      R => '0'
    );
\trunc_ln295_1_reg_389_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \val_reg_379_reg_n_9_[9]\,
      Q => temp_fu_188_p3(9),
      R => '0'
    );
\val_reg_379_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(0),
      Q => \val_reg_379_reg_n_9_[0]\,
      R => '0'
    );
\val_reg_379_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(10),
      Q => \val_reg_379_reg_n_9_[10]\,
      R => '0'
    );
\val_reg_379_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(11),
      Q => \val_reg_379_reg_n_9_[11]\,
      R => '0'
    );
\val_reg_379_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(12),
      Q => \val_reg_379_reg_n_9_[12]\,
      R => '0'
    );
\val_reg_379_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(13),
      Q => \val_reg_379_reg_n_9_[13]\,
      R => '0'
    );
\val_reg_379_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(14),
      Q => \val_reg_379_reg_n_9_[14]\,
      R => '0'
    );
\val_reg_379_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(15),
      Q => \val_reg_379_reg_n_9_[15]\,
      R => '0'
    );
\val_reg_379_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(16),
      Q => \val_reg_379_reg_n_9_[16]\,
      R => '0'
    );
\val_reg_379_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(17),
      Q => \val_reg_379_reg_n_9_[17]\,
      R => '0'
    );
\val_reg_379_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(18),
      Q => \val_reg_379_reg_n_9_[18]\,
      R => '0'
    );
\val_reg_379_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(19),
      Q => \val_reg_379_reg_n_9_[19]\,
      R => '0'
    );
\val_reg_379_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(1),
      Q => \val_reg_379_reg_n_9_[1]\,
      R => '0'
    );
\val_reg_379_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(20),
      Q => \val_reg_379_reg_n_9_[20]\,
      R => '0'
    );
\val_reg_379_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(21),
      Q => \val_reg_379_reg_n_9_[21]\,
      R => '0'
    );
\val_reg_379_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(22),
      Q => \val_reg_379_reg_n_9_[22]\,
      R => '0'
    );
\val_reg_379_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(23),
      Q => \val_reg_379_reg_n_9_[23]\,
      R => '0'
    );
\val_reg_379_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(24),
      Q => \val_reg_379_reg_n_9_[24]\,
      R => '0'
    );
\val_reg_379_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(25),
      Q => \val_reg_379_reg_n_9_[25]\,
      R => '0'
    );
\val_reg_379_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(26),
      Q => \val_reg_379_reg_n_9_[26]\,
      R => '0'
    );
\val_reg_379_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(27),
      Q => \val_reg_379_reg_n_9_[27]\,
      R => '0'
    );
\val_reg_379_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(28),
      Q => \val_reg_379_reg_n_9_[28]\,
      R => '0'
    );
\val_reg_379_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(29),
      Q => \val_reg_379_reg_n_9_[29]\,
      R => '0'
    );
\val_reg_379_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(2),
      Q => \val_reg_379_reg_n_9_[2]\,
      R => '0'
    );
\val_reg_379_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(30),
      Q => \val_reg_379_reg_n_9_[30]\,
      R => '0'
    );
\val_reg_379_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(31),
      Q => \val_reg_379_reg_n_9_[31]\,
      R => '0'
    );
\val_reg_379_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(3),
      Q => \val_reg_379_reg_n_9_[3]\,
      R => '0'
    );
\val_reg_379_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(4),
      Q => \val_reg_379_reg_n_9_[4]\,
      R => '0'
    );
\val_reg_379_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(5),
      Q => \val_reg_379_reg_n_9_[5]\,
      R => '0'
    );
\val_reg_379_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(6),
      Q => \val_reg_379_reg_n_9_[6]\,
      R => '0'
    );
\val_reg_379_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(7),
      Q => \val_reg_379_reg_n_9_[7]\,
      R => '0'
    );
\val_reg_379_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(8),
      Q => \val_reg_379_reg_n_9_[8]\,
      R => '0'
    );
\val_reg_379_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => r_tdata(9),
      Q => \val_reg_379_reg_n_9_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0_sobel_accel is
  port (
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    img_inp_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    img_inp_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    img_inp_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    img_inp_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_inp_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_inp_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_inp_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    img_out_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_inp_TVALID : in STD_LOGIC;
    img_inp_TREADY : out STD_LOGIC;
    img_out_TVALID : out STD_LOGIC;
    img_out_TREADY : in STD_LOGIC
  );
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of sobel_design_sobel_accel_0_0_sobel_accel : entity is 6;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of sobel_design_sobel_accel_0_0_sobel_accel : entity is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of sobel_design_sobel_accel_0_0_sobel_accel : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of sobel_design_sobel_accel_0_0_sobel_accel : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of sobel_design_sobel_accel_0_0_sobel_accel : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sobel_design_sobel_accel_0_0_sobel_accel : entity is "sobel_accel";
  attribute hls_module : string;
  attribute hls_module of sobel_design_sobel_accel_0_0_sobel_accel : entity is "yes";
end sobel_design_sobel_accel_0_0_sobel_accel;

architecture STRUCTURE of sobel_design_sobel_accel_0_0_sobel_accel is
  signal \<const0>\ : STD_LOGIC;
  signal Block_entry2_proc_U0_ap_return_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry2_proc_U0_ap_return_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry2_proc_U0_ap_return_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry2_proc_U0_ap_return_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry2_proc_U0_ap_return_4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Block_entry2_proc_U0_ap_return_5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Block_entry2_proc_U0_ap_return_6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Block_entry2_proc_U0_ap_return_7 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Block_entry2_proc_U0_ap_start : STD_LOGIC;
  signal Block_entry2_proc_U0_n_10 : STD_LOGIC;
  signal Block_entry2_proc_U0_n_19 : STD_LOGIC;
  signal Block_entry2_proc_U0_n_20 : STD_LOGIC;
  signal \SRL_SIG_reg[0]_19\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \SRL_SIG_reg[1]_20\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start : STD_LOGIC;
  signal Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_12 : STD_LOGIC;
  signal Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_13 : STD_LOGIC;
  signal Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_32 : STD_LOGIC;
  signal Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_35 : STD_LOGIC;
  signal Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_dstgx_data_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_dstgy_data_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read : STD_LOGIC;
  signal accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read : STD_LOGIC;
  signal accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready : STD_LOGIC;
  signal accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_13 : STD_LOGIC;
  signal accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_17 : STD_LOGIC;
  signal accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_19 : STD_LOGIC;
  signal accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_21 : STD_LOGIC;
  signal accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_23 : STD_LOGIC;
  signal accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_p_dst_data_din : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal addr : STD_LOGIC;
  signal alpha : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal alpha_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal alpha_c_empty_n : STD_LOGIC;
  signal alpha_c_full_n : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state2_15 : STD_LOGIC;
  signal ap_CS_fsm_state2_27 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state3_28 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ap_sync_Block_entry2_proc_U0_ap_ready : STD_LOGIC;
  signal ap_sync_channel_write_dst_1_cols_channel : STD_LOGIC;
  signal ap_sync_channel_write_dst_1_rows_channel : STD_LOGIC;
  signal ap_sync_channel_write_in_mat_cols_c15_channel : STD_LOGIC;
  signal ap_sync_channel_write_in_mat_rows_c14_channel : STD_LOGIC;
  signal ap_sync_channel_write_p_dst_cols_channel : STD_LOGIC;
  signal ap_sync_channel_write_p_dst_rows_channel : STD_LOGIC;
  signal ap_sync_channel_write_p_dstgx_cols_channel : STD_LOGIC;
  signal ap_sync_channel_write_p_dstgx_rows_channel : STD_LOGIC;
  signal ap_sync_ready : STD_LOGIC;
  signal ap_sync_reg_Block_entry2_proc_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_channel_write_dst_1_cols_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_dst_1_rows_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_in_mat_cols_c15_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_in_mat_rows_c14_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_p_dst_cols_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_p_dst_rows_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_p_dstgx_cols_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_p_dstgx_rows_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_p_dstgx_rows_channel_reg_n_9 : STD_LOGIC;
  signal ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_in_mat_data_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axis2xfMat_24_16_2160_3840_1_U0_n_11 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_12 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_13 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_14 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_15 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_16 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_17 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_18 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_19 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_20 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_21 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_22 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_25 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_39 : STD_LOGIC;
  signal axis2xfMat_24_16_2160_3840_1_U0_n_42 : STD_LOGIC;
  signal cols : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal control_s_axi_U_n_10 : STD_LOGIC;
  signal control_s_axi_U_n_11 : STD_LOGIC;
  signal control_s_axi_U_n_9 : STD_LOGIC;
  signal convertTo_2_0_2160_3840_1_2_2_8_U0_n_15 : STD_LOGIC;
  signal convertTo_2_0_2160_3840_1_2_2_8_U0_n_19 : STD_LOGIC;
  signal convertTo_2_0_2160_3840_1_2_2_8_U0_n_22 : STD_LOGIC;
  signal convertTo_2_0_2160_3840_1_2_2_8_U0_n_24 : STD_LOGIC;
  signal convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read : STD_LOGIC;
  signal dst_1_cols_channel_U_n_24 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_25 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_26 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_27 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_28 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_29 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_30 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_31 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_32 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_33 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_69 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_70 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_71 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_72 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_73 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_74 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_75 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_76 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_77 : STD_LOGIC;
  signal dst_1_cols_channel_U_n_78 : STD_LOGIC;
  signal dst_1_cols_channel_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal dst_1_cols_channel_empty_n : STD_LOGIC;
  signal dst_1_cols_channel_full_n : STD_LOGIC;
  signal dst_1_data_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dst_1_data_empty_n : STD_LOGIC;
  signal dst_1_data_full_n : STD_LOGIC;
  signal dst_1_rows_channel_U_n_38 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_39 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_43 : STD_LOGIC;
  signal dst_1_rows_channel_U_n_44 : STD_LOGIC;
  signal dst_1_rows_channel_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal dst_1_rows_channel_empty_n : STD_LOGIC;
  signal dst_1_rows_channel_full_n : STD_LOGIC;
  signal \grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110/ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal \grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110/ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal \grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108/ap_loop_init\ : STD_LOGIC;
  signal \grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal \grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_enable_reg_pp0_iter3\ : STD_LOGIC;
  signal \grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_1_d1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_d1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/cmp_i_i603_i_reg_614\ : STD_LOGIC;
  signal \grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal \grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal \grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_d1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/trunc_ln311_reg_594\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0 : STD_LOGIC;
  signal i_fu_76_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal icmp_ln104_fu_131_p2 : STD_LOGIC;
  signal icmp_ln104_reg_211 : STD_LOGIC;
  signal icmp_ln58_fu_351_p2 : STD_LOGIC;
  signal icmp_ln75_fu_132_p2 : STD_LOGIC;
  signal icmp_ln79_fu_141_p2 : STD_LOGIC;
  signal img_out_TREADY_int_regslice : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_10 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_11 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_12 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_26 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_27 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_28 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_29 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_30 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_31 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_32 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_33 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_34 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_35 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_36 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_37 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_38 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_39 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_40 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_42 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_44 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_45 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_46 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_47 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_48 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_49 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_50 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_51 : STD_LOGIC;
  signal in_mat_cols_c15_channel_U_n_9 : STD_LOGIC;
  signal in_mat_cols_c15_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_mat_cols_c15_channel_empty_n : STD_LOGIC;
  signal in_mat_cols_c_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_mat_cols_c_empty_n : STD_LOGIC;
  signal in_mat_cols_c_full_n : STD_LOGIC;
  signal in_mat_data_U_n_36 : STD_LOGIC;
  signal in_mat_data_empty_n : STD_LOGIC;
  signal in_mat_data_full_n : STD_LOGIC;
  signal in_mat_rows_c14_channel_U_n_26 : STD_LOGIC;
  signal in_mat_rows_c14_channel_U_n_28 : STD_LOGIC;
  signal in_mat_rows_c14_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_mat_rows_c14_channel_empty_n : STD_LOGIC;
  signal in_mat_rows_c_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_mat_rows_c_empty_n : STD_LOGIC;
  signal in_mat_rows_c_full_n : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr0_13 : STD_LOGIC;
  signal mOutPtr0_14 : STD_LOGIC;
  signal mOutPtr0_23 : STD_LOGIC;
  signal mOutPtr0_25 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal mOutPtr17_out_24 : STD_LOGIC;
  signal mOutPtr17_out_26 : STD_LOGIC;
  signal mOutPtr17_out_5 : STD_LOGIC;
  signal mOutPtr18_out : STD_LOGIC;
  signal mOutPtr18_out_12 : STD_LOGIC;
  signal mOutPtr18_out_3 : STD_LOGIC;
  signal mOutPtr18_out_4 : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mOutPtr_reg_18 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_dst_cols_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_dst_cols_channel_empty_n : STD_LOGIC;
  signal p_dst_cols_channel_full_n : STD_LOGIC;
  signal p_dst_data_U_n_9 : STD_LOGIC;
  signal p_dst_data_dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_dst_data_empty_n : STD_LOGIC;
  signal p_dst_data_full_n : STD_LOGIC;
  signal p_dst_rows_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_dst_rows_channel_empty_n : STD_LOGIC;
  signal p_dst_rows_channel_full_n : STD_LOGIC;
  signal p_dstgx_cols_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_dstgx_cols_channel_empty_n : STD_LOGIC;
  signal p_dstgx_cols_channel_full_n : STD_LOGIC;
  signal p_dstgx_data_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_dstgx_data_empty_n : STD_LOGIC;
  signal p_dstgx_data_full_n : STD_LOGIC;
  signal p_dstgx_rows_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_dstgx_rows_channel_empty_n : STD_LOGIC;
  signal p_dstgx_rows_channel_full_n : STD_LOGIC;
  signal p_dstgy_data_U_n_11 : STD_LOGIC;
  signal p_dstgy_data_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_dstgy_data_empty_n : STD_LOGIC;
  signal p_dstgy_data_full_n : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal push_0 : STD_LOGIC;
  signal push_1 : STD_LOGIC;
  signal push_10 : STD_LOGIC;
  signal push_11 : STD_LOGIC;
  signal push_16 : STD_LOGIC;
  signal push_17 : STD_LOGIC;
  signal push_2 : STD_LOGIC;
  signal push_21 : STD_LOGIC;
  signal push_22 : STD_LOGIC;
  signal push_6 : STD_LOGIC;
  signal push_7 : STD_LOGIC;
  signal push_8 : STD_LOGIC;
  signal push_9 : STD_LOGIC;
  signal rev_fu_108_p2 : STD_LOGIC;
  signal rows : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shift : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shift_c_U_n_10 : STD_LOGIC;
  signal shift_c_U_n_11 : STD_LOGIC;
  signal shift_c_U_n_12 : STD_LOGIC;
  signal shift_c_U_n_13 : STD_LOGIC;
  signal shift_c_U_n_14 : STD_LOGIC;
  signal shift_c_U_n_15 : STD_LOGIC;
  signal shift_c_U_n_16 : STD_LOGIC;
  signal shift_c_U_n_17 : STD_LOGIC;
  signal shift_c_U_n_18 : STD_LOGIC;
  signal shift_c_U_n_19 : STD_LOGIC;
  signal shift_c_U_n_20 : STD_LOGIC;
  signal shift_c_U_n_21 : STD_LOGIC;
  signal shift_c_U_n_22 : STD_LOGIC;
  signal shift_c_U_n_23 : STD_LOGIC;
  signal shift_c_U_n_24 : STD_LOGIC;
  signal shift_c_U_n_25 : STD_LOGIC;
  signal shift_c_U_n_26 : STD_LOGIC;
  signal shift_c_U_n_27 : STD_LOGIC;
  signal shift_c_U_n_28 : STD_LOGIC;
  signal shift_c_U_n_29 : STD_LOGIC;
  signal shift_c_U_n_30 : STD_LOGIC;
  signal shift_c_U_n_31 : STD_LOGIC;
  signal shift_c_U_n_32 : STD_LOGIC;
  signal shift_c_U_n_33 : STD_LOGIC;
  signal shift_c_U_n_34 : STD_LOGIC;
  signal shift_c_U_n_35 : STD_LOGIC;
  signal shift_c_U_n_36 : STD_LOGIC;
  signal shift_c_U_n_37 : STD_LOGIC;
  signal shift_c_U_n_38 : STD_LOGIC;
  signal shift_c_U_n_39 : STD_LOGIC;
  signal shift_c_U_n_40 : STD_LOGIC;
  signal shift_c_U_n_9 : STD_LOGIC;
  signal shift_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shift_c_empty_n : STD_LOGIC;
  signal shift_c_full_n : STD_LOGIC;
  signal start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal sub13_fu_112_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sub_fu_106_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal trunc_ln105_reg_206 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xfMat2axis_8_0_2160_3840_1_U0_ap_done : STD_LOGIC;
  signal xfMat2axis_8_0_2160_3840_1_U0_ap_start : STD_LOGIC;
  signal xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read : STD_LOGIC;
  signal xfMat2axis_8_0_2160_3840_1_U0_n_14 : STD_LOGIC;
  signal xfMat2axis_8_0_2160_3840_1_U0_n_17 : STD_LOGIC;
  signal xfMat2axis_8_0_2160_3840_1_U0_n_19 : STD_LOGIC;
  signal xfMat2axis_8_0_2160_3840_1_U0_n_20 : STD_LOGIC;
  signal xfMat2axis_8_0_2160_3840_1_U0_n_23 : STD_LOGIC;
  signal xfMat2axis_8_0_2160_3840_1_U0_n_24 : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 aclk_intf CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME aclk_intf, ASSOCIATED_BUSIF S_AXIS_OPERATION:M_AXIS_RESULT:S_AXIS_C:S_AXIS_B:S_AXIS_A, ASSOCIATED_RESET aresetn, ASSOCIATED_CLKEN aclken, FREQ_HZ 10000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
begin
  img_out_TDEST(0) <= \<const0>\;
  img_out_TID(0) <= \<const0>\;
  img_out_TKEEP(0) <= \<const0>\;
  img_out_TSTRB(0) <= \<const0>\;
  img_out_TUSER(0) <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
Block_entry2_proc_U0: entity work.sobel_design_sobel_accel_0_0_sobel_accel_Block_entry2_proc
     port map (
      Block_entry2_proc_U0_ap_start => Block_entry2_proc_U0_ap_start,
      D(31 downto 0) => Block_entry2_proc_U0_ap_return_6(31 downto 0),
      Q(31 downto 0) => rows(31 downto 0),
      alpha_c_full_n => alpha_c_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg_0(15 downto 0) => Block_entry2_proc_U0_ap_return_1(15 downto 0),
      ap_done_reg_reg_1(15 downto 0) => Block_entry2_proc_U0_ap_return_3(15 downto 0),
      ap_done_reg_reg_rep_0 => Block_entry2_proc_U0_n_10,
      ap_done_reg_reg_rep_1(31 downto 0) => Block_entry2_proc_U0_ap_return_4(31 downto 0),
      ap_done_reg_reg_rep_2(31 downto 0) => Block_entry2_proc_U0_ap_return_5(31 downto 0),
      ap_done_reg_reg_rep_3 => in_mat_cols_c15_channel_U_n_42,
      ap_done_reg_reg_rep_4 => in_mat_rows_c14_channel_U_n_28,
      \ap_return_0_preg_reg[0]_0\ => control_s_axi_U_n_10,
      \ap_return_5_preg_reg[31]_0\(31 downto 0) => cols(31 downto 0),
      \ap_return_7_preg_reg[31]_0\(31 downto 0) => Block_entry2_proc_U0_ap_return_7(31 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => Block_entry2_proc_U0_n_19,
      ap_rst_n_1 => Block_entry2_proc_U0_n_20,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_Block_entry2_proc_U0_ap_ready => ap_sync_Block_entry2_proc_U0_ap_ready,
      ap_sync_channel_write_p_dstgx_cols_channel => ap_sync_channel_write_p_dstgx_cols_channel,
      ap_sync_channel_write_p_dstgx_rows_channel => ap_sync_channel_write_p_dstgx_rows_channel,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Block_entry2_proc_U0_ap_ready => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      ap_sync_reg_channel_write_dst_1_cols_channel => ap_sync_reg_channel_write_dst_1_cols_channel,
      ap_sync_reg_channel_write_p_dst_cols_channel => ap_sync_reg_channel_write_p_dst_cols_channel,
      ap_sync_reg_channel_write_p_dstgx_cols_channel => ap_sync_reg_channel_write_p_dstgx_cols_channel,
      ap_sync_reg_channel_write_p_dstgx_rows_channel => ap_sync_reg_channel_write_p_dstgx_rows_channel,
      ap_sync_reg_channel_write_p_dstgx_rows_channel_reg => ap_sync_reg_channel_write_p_dstgx_rows_channel_reg_n_9,
      ap_sync_reg_entry_proc_U0_ap_ready_reg => ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9,
      dst_1_cols_channel_full_n => dst_1_cols_channel_full_n,
      if_din(15 downto 0) => Block_entry2_proc_U0_ap_return_2(15 downto 0),
      \in\(15 downto 0) => Block_entry2_proc_U0_ap_return_0(15 downto 0),
      p_dst_cols_channel_full_n => p_dst_cols_channel_full_n,
      p_dstgx_cols_channel_full_n => p_dstgx_cols_channel_full_n,
      p_dstgx_rows_channel_full_n => p_dstgx_rows_channel_full_n,
      push => push_0,
      push_0 => push,
      shift_c_full_n => shift_c_full_n
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0: entity work.sobel_design_sobel_accel_0_0_sobel_accel_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_s
     port map (
      D(7 downto 0) => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_dstgx_data_din(7 downto 0),
      \GradientValuesY_reg_741_reg[7]\(7 downto 0) => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_dstgy_data_din(7 downto 0),
      Q(0) => \grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/trunc_ln311_reg_594\(1),
      Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start,
      Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      \ap_CS_fsm_reg[0]_0\(0) => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_35,
      \ap_CS_fsm_reg[1]_0\ => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_32,
      \ap_CS_fsm_reg[8]\ => p_dstgy_data_U_n_11,
      ap_block_pp0_stage0_subdone => \grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/ap_block_pp0_stage0_subdone\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => \grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/ap_enable_reg_pp0_iter1\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cmp_i_i603_i_reg_614 => \grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/cmp_i_i603_i_reg_614\,
      d1(23 downto 0) => \grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_d1\(23 downto 0),
      \height_reg_73_reg[15]_0\(15 downto 0) => in_mat_rows_c_dout(15 downto 0),
      in_mat_cols_c15_channel_empty_n => in_mat_cols_c15_channel_empty_n,
      in_mat_cols_c_empty_n => in_mat_cols_c_empty_n,
      in_mat_data_empty_n => in_mat_data_empty_n,
      in_mat_rows_c14_channel_empty_n => in_mat_rows_c14_channel_empty_n,
      in_mat_rows_c_empty_n => in_mat_rows_c_empty_n,
      mOutPtr18_out => mOutPtr18_out,
      p_dstgx_data_full_n => p_dstgx_data_full_n,
      p_dstgy_data_full_n => p_dstgy_data_full_n,
      pop => pop,
      push => push_2,
      push_0 => push_1,
      ram_reg_2(23 downto 0) => \grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_1_d1\(23 downto 0),
      ram_reg_2_0(23 downto 0) => \grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_d1\(23 downto 0),
      start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n => start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n,
      start_once_reg => start_once_reg,
      \trunc_ln311_reg_594_reg[0]\ => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_12,
      \trunc_ln311_reg_594_reg[0]_0\ => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_13,
      \width_reg_68_reg[15]_0\(15 downto 0) => in_mat_cols_c_dout(15 downto 0)
    );
accumulateWeighted_0_2_2160_3840_1_2_2_2_U0: entity work.sobel_design_sobel_accel_0_0_sobel_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_s
     port map (
      CO(0) => icmp_ln58_fu_351_p2,
      Q(2) => ap_CS_fsm_state10,
      Q(1) => ap_CS_fsm_state9,
      Q(0) => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_13,
      accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read,
      accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready,
      alpha_c_empty_n => alpha_c_empty_n,
      \ap_CS_fsm_reg[8]_0\ => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_17,
      \ap_CS_fsm_reg[8]_1\ => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_19,
      \ap_CS_fsm_reg[9]_0\ => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_21,
      \ap_CS_fsm_reg[9]_1\ => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_23,
      ap_block_pp0_stage0_subdone => \grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110/ap_block_pp0_stage0_subdone\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => \grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110/ap_enable_reg_pp0_iter1\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      if_dout(31 downto 0) => alpha_c_dout(31 downto 0),
      mOutPtr17_out => mOutPtr17_out_5,
      mOutPtr17_out_0 => mOutPtr17_out,
      mOutPtr18_out => mOutPtr18_out_4,
      mOutPtr18_out_1 => mOutPtr18_out_3,
      \out\(15 downto 0) => p_dstgx_cols_channel_dout(15 downto 0),
      p_dst_data_din(9 downto 0) => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_p_dst_data_din(9 downto 0),
      p_dst_data_full_n => p_dst_data_full_n,
      p_dstgx_cols_channel_empty_n => p_dstgx_cols_channel_empty_n,
      p_dstgx_data_dout(7 downto 0) => p_dstgx_data_dout(7 downto 0),
      p_dstgx_data_empty_n => p_dstgx_data_empty_n,
      p_dstgx_rows_channel_empty_n => p_dstgx_rows_channel_empty_n,
      p_dstgy_data_dout(7 downto 0) => p_dstgy_data_dout(7 downto 0),
      p_dstgy_data_empty_n => p_dstgy_data_empty_n,
      push => push_6,
      push_2 => push_0,
      push_3 => push,
      push_4 => push_2,
      push_5 => push_1,
      \trunc_ln119_reg_424_reg[15]_0\(15 downto 0) => p_dstgx_rows_channel_dout(15 downto 0)
    );
alpha_c_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S
     port map (
      Q(31 downto 0) => alpha(31 downto 0),
      accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read,
      alpha_c_empty_n => alpha_c_empty_n,
      alpha_c_full_n => alpha_c_full_n,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      \mOutPtr_reg[0]_0\(0) => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_13,
      \mOutPtr_reg[3]_0\ => ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9,
      \out\(31 downto 0) => alpha_c_dout(31 downto 0),
      p_dstgx_cols_channel_empty_n => p_dstgx_cols_channel_empty_n,
      p_dstgx_rows_channel_empty_n => p_dstgx_rows_channel_empty_n,
      sel => push_10,
      shift_c_full_n => shift_c_full_n
    );
ap_sync_reg_Block_entry2_proc_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => Block_entry2_proc_U0_n_20,
      Q => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      R => '0'
    );
ap_sync_reg_channel_write_dst_1_cols_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_dst_1_cols_channel,
      Q => ap_sync_reg_channel_write_dst_1_cols_channel,
      R => ap_sync_reg_channel_write_p_dstgx_rows_channel
    );
ap_sync_reg_channel_write_dst_1_rows_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_dst_1_rows_channel,
      Q => ap_sync_reg_channel_write_dst_1_rows_channel,
      R => ap_sync_reg_channel_write_p_dstgx_rows_channel
    );
ap_sync_reg_channel_write_in_mat_cols_c15_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_in_mat_cols_c15_channel,
      Q => ap_sync_reg_channel_write_in_mat_cols_c15_channel,
      R => ap_sync_reg_channel_write_p_dstgx_rows_channel
    );
ap_sync_reg_channel_write_in_mat_rows_c14_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_in_mat_rows_c14_channel,
      Q => ap_sync_reg_channel_write_in_mat_rows_c14_channel,
      R => ap_sync_reg_channel_write_p_dstgx_rows_channel
    );
ap_sync_reg_channel_write_p_dst_cols_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_p_dst_cols_channel,
      Q => ap_sync_reg_channel_write_p_dst_cols_channel,
      R => ap_sync_reg_channel_write_p_dstgx_rows_channel
    );
ap_sync_reg_channel_write_p_dst_rows_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_p_dst_rows_channel,
      Q => ap_sync_reg_channel_write_p_dst_rows_channel,
      R => ap_sync_reg_channel_write_p_dstgx_rows_channel
    );
ap_sync_reg_channel_write_p_dstgx_cols_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_p_dstgx_cols_channel,
      Q => ap_sync_reg_channel_write_p_dstgx_cols_channel,
      R => ap_sync_reg_channel_write_p_dstgx_rows_channel
    );
ap_sync_reg_channel_write_p_dstgx_rows_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_p_dstgx_rows_channel,
      Q => ap_sync_reg_channel_write_p_dstgx_rows_channel_reg_n_9,
      R => ap_sync_reg_channel_write_p_dstgx_rows_channel
    );
ap_sync_reg_entry_proc_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => Block_entry2_proc_U0_n_19,
      Q => ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9,
      R => '0'
    );
axis2xfMat_24_16_2160_3840_1_U0: entity work.sobel_design_sobel_accel_0_0_sobel_accel_axis2xfMat_24_16_2160_3840_1_s
     port map (
      \B_V_data_1_state_reg[1]\ => img_inp_TREADY,
      CO(0) => icmp_ln79_fu_141_p2,
      D(11 downto 0) => in_mat_cols_c15_channel_dout(11 downto 0),
      DI(1) => in_mat_cols_c15_channel_U_n_30,
      DI(0) => in_mat_cols_c15_channel_U_n_31,
      Q(5) => axis2xfMat_24_16_2160_3840_1_U0_n_11,
      Q(4) => axis2xfMat_24_16_2160_3840_1_U0_n_12,
      Q(3) => axis2xfMat_24_16_2160_3840_1_U0_n_13,
      Q(2) => axis2xfMat_24_16_2160_3840_1_U0_n_14,
      Q(1) => axis2xfMat_24_16_2160_3840_1_U0_n_15,
      Q(0) => axis2xfMat_24_16_2160_3840_1_U0_n_16,
      S(3) => in_mat_cols_c15_channel_U_n_9,
      S(2) => in_mat_cols_c15_channel_U_n_10,
      S(1) => in_mat_cols_c15_channel_U_n_11,
      S(0) => in_mat_cols_c15_channel_U_n_12,
      addr => addr,
      \ap_CS_fsm_reg[1]_0\(1) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[1]_0\(0) => axis2xfMat_24_16_2160_3840_1_U0_n_25,
      \ap_CS_fsm_reg[1]_1\ => axis2xfMat_24_16_2160_3840_1_U0_n_39,
      \ap_CS_fsm_reg[1]_2\ => in_mat_cols_c15_channel_U_n_40,
      ap_clk => ap_clk,
      ap_loop_init => \grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108/ap_loop_init\,
      ap_loop_init_int_reg => axis2xfMat_24_16_2160_3840_1_U0_n_17,
      ap_loop_init_int_reg_0 => axis2xfMat_24_16_2160_3840_1_U0_n_18,
      ap_loop_init_int_reg_1 => axis2xfMat_24_16_2160_3840_1_U0_n_19,
      ap_loop_init_int_reg_2 => axis2xfMat_24_16_2160_3840_1_U0_n_20,
      ap_loop_init_int_reg_3 => axis2xfMat_24_16_2160_3840_1_U0_n_21,
      ap_loop_init_int_reg_4 => axis2xfMat_24_16_2160_3840_1_U0_n_22,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_reg_138_reg[23]\(23 downto 0) => axis2xfMat_24_16_2160_3840_1_U0_in_mat_data_din(23 downto 0),
      \icmp_ln81_fu_107_p2_carry__0_i_7\(5) => \SRL_SIG_reg[0]_19\(11),
      \icmp_ln81_fu_107_p2_carry__0_i_7\(4) => \SRL_SIG_reg[0]_19\(9),
      \icmp_ln81_fu_107_p2_carry__0_i_7\(3) => \SRL_SIG_reg[0]_19\(7),
      \icmp_ln81_fu_107_p2_carry__0_i_7\(2) => \SRL_SIG_reg[0]_19\(5),
      \icmp_ln81_fu_107_p2_carry__0_i_7\(1) => \SRL_SIG_reg[0]_19\(3),
      \icmp_ln81_fu_107_p2_carry__0_i_7\(0) => \SRL_SIG_reg[0]_19\(1),
      \icmp_ln81_fu_107_p2_carry__0_i_7_0\(5) => \SRL_SIG_reg[1]_20\(11),
      \icmp_ln81_fu_107_p2_carry__0_i_7_0\(4) => \SRL_SIG_reg[1]_20\(9),
      \icmp_ln81_fu_107_p2_carry__0_i_7_0\(3) => \SRL_SIG_reg[1]_20\(7),
      \icmp_ln81_fu_107_p2_carry__0_i_7_0\(2) => \SRL_SIG_reg[1]_20\(5),
      \icmp_ln81_fu_107_p2_carry__0_i_7_0\(1) => \SRL_SIG_reg[1]_20\(3),
      \icmp_ln81_fu_107_p2_carry__0_i_7_0\(0) => \SRL_SIG_reg[1]_20\(1),
      \icmp_ln81_fu_107_p2_carry__1\(3) => in_mat_cols_c15_channel_U_n_26,
      \icmp_ln81_fu_107_p2_carry__1\(2) => in_mat_cols_c15_channel_U_n_27,
      \icmp_ln81_fu_107_p2_carry__1\(1) => in_mat_cols_c15_channel_U_n_28,
      \icmp_ln81_fu_107_p2_carry__1\(0) => in_mat_cols_c15_channel_U_n_29,
      \icmp_ln81_fu_107_p2_carry__2\(3) => in_mat_cols_c15_channel_U_n_32,
      \icmp_ln81_fu_107_p2_carry__2\(2) => in_mat_cols_c15_channel_U_n_33,
      \icmp_ln81_fu_107_p2_carry__2\(1) => in_mat_cols_c15_channel_U_n_34,
      \icmp_ln81_fu_107_p2_carry__2\(0) => in_mat_cols_c15_channel_U_n_35,
      \icmp_ln81_fu_107_p2_carry__2_0\(3) => in_mat_cols_c15_channel_U_n_44,
      \icmp_ln81_fu_107_p2_carry__2_0\(2) => in_mat_cols_c15_channel_U_n_45,
      \icmp_ln81_fu_107_p2_carry__2_0\(1) => in_mat_cols_c15_channel_U_n_46,
      \icmp_ln81_fu_107_p2_carry__2_0\(0) => in_mat_cols_c15_channel_U_n_47,
      img_inp_TDATA(23 downto 0) => img_inp_TDATA(23 downto 0),
      img_inp_TVALID => img_inp_TVALID,
      in_mat_cols_c_full_n => in_mat_cols_c_full_n,
      in_mat_data_full_n => in_mat_data_full_n,
      in_mat_rows_c_full_n => in_mat_rows_c_full_n,
      \j_2_fu_60_reg[11]\(3) => in_mat_cols_c15_channel_U_n_36,
      \j_2_fu_60_reg[11]\(2) => in_mat_cols_c15_channel_U_n_37,
      \j_2_fu_60_reg[11]\(1) => in_mat_cols_c15_channel_U_n_38,
      \j_2_fu_60_reg[11]\(0) => in_mat_cols_c15_channel_U_n_39,
      \j_2_fu_60_reg[11]_0\(3) => in_mat_cols_c15_channel_U_n_48,
      \j_2_fu_60_reg[11]_0\(2) => in_mat_cols_c15_channel_U_n_49,
      \j_2_fu_60_reg[11]_0\(1) => in_mat_cols_c15_channel_U_n_50,
      \j_2_fu_60_reg[11]_0\(0) => in_mat_cols_c15_channel_U_n_51,
      \mOutPtr_reg[0]\ => axis2xfMat_24_16_2160_3840_1_U0_n_42,
      \mOutPtr_reg[0]_0\ => in_mat_data_U_n_36,
      \out\(11 downto 0) => i_fu_76_reg(11 downto 0),
      pop => pop,
      push => push_9,
      push_0 => push_8,
      push_1 => push_7,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0 => in_mat_rows_c14_channel_U_n_26
    );
control_s_axi_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_control_s_axi
     port map (
      Block_entry2_proc_U0_ap_start => Block_entry2_proc_U0_ap_start,
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_control_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_control_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_control_WREADY,
      Q(0) => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_13,
      alpha(31 downto 0) => alpha(31 downto 0),
      alpha_c_full_n => alpha_c_full_n,
      \ap_CS_fsm_reg[0]\ => control_s_axi_U_n_9,
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_Block_entry2_proc_U0_ap_ready => ap_sync_Block_entry2_proc_U0_ap_ready,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Block_entry2_proc_U0_ap_ready => ap_sync_reg_Block_entry2_proc_U0_ap_ready,
      ap_sync_reg_entry_proc_U0_ap_ready_reg => control_s_axi_U_n_11,
      cols(31 downto 0) => cols(31 downto 0),
      int_ap_idle_i_2(0) => xfMat2axis_8_0_2160_3840_1_U0_n_14,
      int_ap_start_reg_0 => control_s_axi_U_n_10,
      \int_isr_reg[1]_0\ => ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9,
      interrupt => interrupt,
      p_dstgx_cols_channel_empty_n => p_dstgx_cols_channel_empty_n,
      p_dstgx_rows_channel_empty_n => p_dstgx_rows_channel_empty_n,
      rows(31 downto 0) => rows(31 downto 0),
      s_axi_control_ARADDR(5 downto 0) => s_axi_control_ARADDR(5 downto 0),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(5 downto 0) => s_axi_control_AWADDR(5 downto 0),
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      sel => push_10,
      shift(31 downto 0) => shift(31 downto 0),
      shift_c_full_n => shift_c_full_n,
      xfMat2axis_8_0_2160_3840_1_U0_ap_done => xfMat2axis_8_0_2160_3840_1_U0_ap_done,
      xfMat2axis_8_0_2160_3840_1_U0_ap_start => xfMat2axis_8_0_2160_3840_1_U0_ap_start
    );
convertTo_2_0_2160_3840_1_2_2_8_U0: entity work.sobel_design_sobel_accel_0_0_sobel_accel_convertTo_2_0_2160_3840_1_2_2_8
     port map (
      CO(0) => icmp_ln75_fu_132_p2,
      D(31) => shift_c_U_n_9,
      D(30) => shift_c_U_n_10,
      D(29) => shift_c_U_n_11,
      D(28) => shift_c_U_n_12,
      D(27) => shift_c_U_n_13,
      D(26) => shift_c_U_n_14,
      D(25) => shift_c_U_n_15,
      D(24) => shift_c_U_n_16,
      D(23) => shift_c_U_n_17,
      D(22) => shift_c_U_n_18,
      D(21) => shift_c_U_n_19,
      D(20) => shift_c_U_n_20,
      D(19) => shift_c_U_n_21,
      D(18) => shift_c_U_n_22,
      D(17) => shift_c_U_n_23,
      D(16) => shift_c_U_n_24,
      D(15) => shift_c_U_n_25,
      D(14) => shift_c_U_n_26,
      D(13) => shift_c_U_n_27,
      D(12) => shift_c_U_n_28,
      D(11) => shift_c_U_n_29,
      D(10) => shift_c_U_n_30,
      D(9) => shift_c_U_n_31,
      D(8) => shift_c_U_n_32,
      D(7) => shift_c_U_n_33,
      D(6) => shift_c_U_n_34,
      D(5) => shift_c_U_n_35,
      D(4) => shift_c_U_n_36,
      D(3) => shift_c_U_n_37,
      D(2) => shift_c_U_n_38,
      D(1) => shift_c_U_n_39,
      D(0) => shift_c_U_n_40,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2_15,
      Q(0) => convertTo_2_0_2160_3840_1_2_2_8_U0_n_15,
      \ap_CS_fsm_reg[0]_0\ => convertTo_2_0_2160_3840_1_2_2_8_U0_n_22,
      \ap_CS_fsm_reg[1]_0\ => convertTo_2_0_2160_3840_1_2_2_8_U0_n_24,
      \ap_CS_fsm_reg[2]_0\ => convertTo_2_0_2160_3840_1_2_2_8_U0_n_19,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => \grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_enable_reg_pp0_iter1\,
      ap_enable_reg_pp0_iter3 => \grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_enable_reg_pp0_iter3\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \buf_reg_201_reg[9]\(9 downto 0) => p_dst_data_dout(9 downto 0),
      convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read => convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read,
      dst_1_data_full_n => dst_1_data_full_n,
      \height_reg_165_reg[15]_0\(15 downto 0) => p_dst_rows_channel_dout(15 downto 0),
      icmp_ln104_reg_211 => icmp_ln104_reg_211,
      if_dout(31 downto 0) => shift_c_dout(31 downto 0),
      int_ap_idle_i_2(0) => axis2xfMat_24_16_2160_3840_1_U0_n_25,
      int_ap_idle_i_2_0 => in_mat_cols_c15_channel_U_n_40,
      mOutPtr0 => mOutPtr0_14,
      mOutPtr0_0 => mOutPtr0_13,
      mOutPtr0_1 => mOutPtr0,
      mOutPtr18_out => mOutPtr18_out_12,
      \mOutPtr_reg[0]\ => p_dst_data_U_n_9,
      \out\(15 downto 0) => p_dst_cols_channel_dout(15 downto 0),
      p_dst_cols_channel_empty_n => p_dst_cols_channel_empty_n,
      p_dst_data_empty_n => p_dst_data_empty_n,
      p_dst_rows_channel_empty_n => p_dst_rows_channel_empty_n,
      push => push_11,
      push_2 => push_22,
      push_3 => push_21,
      push_4 => push_6,
      rev_fu_108_p2 => rev_fu_108_p2,
      shift_c_empty_n => shift_c_empty_n,
      \trunc_ln105_reg_206_reg[7]\(7 downto 0) => trunc_ln105_reg_206(7 downto 0)
    );
dst_1_cols_channel_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S
     port map (
      Block_entry2_proc_U0_ap_start => Block_entry2_proc_U0_ap_start,
      D(31 downto 0) => sub_fu_106_p2(31 downto 0),
      DI(1) => dst_1_cols_channel_U_n_24,
      DI(0) => dst_1_cols_channel_U_n_25,
      S(1) => dst_1_cols_channel_U_n_69,
      S(0) => dst_1_cols_channel_U_n_70,
      Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start,
      ap_clk => ap_clk,
      ap_clk_0(3) => dst_1_cols_channel_U_n_26,
      ap_clk_0(2) => dst_1_cols_channel_U_n_27,
      ap_clk_0(1) => dst_1_cols_channel_U_n_28,
      ap_clk_0(0) => dst_1_cols_channel_U_n_29,
      ap_clk_1(3) => dst_1_cols_channel_U_n_30,
      ap_clk_1(2) => dst_1_cols_channel_U_n_31,
      ap_clk_1(1) => dst_1_cols_channel_U_n_32,
      ap_clk_1(0) => dst_1_cols_channel_U_n_33,
      ap_clk_2(3) => dst_1_cols_channel_U_n_71,
      ap_clk_2(2) => dst_1_cols_channel_U_n_72,
      ap_clk_2(1) => dst_1_cols_channel_U_n_73,
      ap_clk_2(0) => dst_1_cols_channel_U_n_74,
      ap_clk_3(3) => dst_1_cols_channel_U_n_75,
      ap_clk_3(2) => dst_1_cols_channel_U_n_76,
      ap_clk_3(1) => dst_1_cols_channel_U_n_77,
      ap_clk_3(0) => dst_1_cols_channel_U_n_78,
      ap_idle => ap_idle,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_dst_1_cols_channel => ap_sync_channel_write_dst_1_cols_channel,
      ap_sync_reg_channel_write_dst_1_cols_channel => ap_sync_reg_channel_write_dst_1_cols_channel,
      ap_sync_reg_channel_write_dst_1_cols_channel_reg => Block_entry2_proc_U0_n_10,
      dst_1_cols_channel_empty_n => dst_1_cols_channel_empty_n,
      dst_1_cols_channel_full_n => dst_1_cols_channel_full_n,
      dst_1_rows_channel_empty_n => dst_1_rows_channel_empty_n,
      \in\(31 downto 0) => Block_entry2_proc_U0_ap_return_5(31 downto 0),
      in_mat_cols_c15_channel_empty_n => in_mat_cols_c15_channel_empty_n,
      in_mat_rows_c14_channel_empty_n => in_mat_rows_c14_channel_empty_n,
      int_ap_idle_reg => control_s_axi_U_n_11,
      int_ap_idle_reg_0(0) => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_35,
      int_ap_idle_reg_1 => convertTo_2_0_2160_3840_1_2_2_8_U0_n_22,
      int_ap_idle_reg_2 => control_s_axi_U_n_9,
      mOutPtr0 => mOutPtr0_23,
      mOutPtr17_out => mOutPtr17_out_24,
      \mOutPtr_reg[0]_0\(0) => mOutPtr_reg(0),
      \mOutPtr_reg[0]_1\ => xfMat2axis_8_0_2160_3840_1_U0_n_23,
      \mOutPtr_reg[2]_0\ => xfMat2axis_8_0_2160_3840_1_U0_n_24,
      \out\(11 downto 0) => dst_1_cols_channel_dout(11 downto 0),
      p_dstgx_cols_channel_empty_n => p_dstgx_cols_channel_empty_n,
      p_dstgx_rows_channel_empty_n => p_dstgx_rows_channel_empty_n,
      push => push_16,
      xfMat2axis_8_0_2160_3840_1_U0_ap_done => xfMat2axis_8_0_2160_3840_1_U0_ap_done
    );
dst_1_data_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S
     port map (
      D(7 downto 0) => dst_1_data_dout(7 downto 0),
      Q(0) => ap_CS_fsm_state3_28,
      \SRL_SIG_reg[0][0]\(0) => ap_CS_fsm_state3,
      \SRL_SIG_reg[0][7]\(7 downto 0) => trunc_ln105_reg_206(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => \grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_enable_reg_pp0_iter1\,
      ap_enable_reg_pp0_iter1_0 => \grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_enable_reg_pp0_iter1\,
      ap_enable_reg_pp0_iter3 => \grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80/ap_enable_reg_pp0_iter3\,
      ap_rst_n_inv => ap_rst_n_inv,
      dst_1_data_empty_n => dst_1_data_empty_n,
      dst_1_data_full_n => dst_1_data_full_n,
      icmp_ln104_reg_211 => icmp_ln104_reg_211,
      img_out_TREADY_int_regslice => img_out_TREADY_int_regslice,
      p_dst_data_empty_n => p_dst_data_empty_n,
      push => push_11,
      xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read => xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read
    );
dst_1_rows_channel_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_0
     port map (
      Block_entry2_proc_U0_ap_start => Block_entry2_proc_U0_ap_start,
      CO(0) => icmp_ln104_fu_131_p2,
      D(11 downto 0) => sub13_fu_112_p2(11 downto 0),
      DI(1) => dst_1_rows_channel_U_n_38,
      DI(0) => dst_1_rows_channel_U_n_39,
      Q(0) => ap_CS_fsm_state2_27,
      S(1) => dst_1_rows_channel_U_n_43,
      S(0) => dst_1_rows_channel_U_n_44,
      \ap_CS_fsm_reg[3]_i_2\(0) => xfMat2axis_8_0_2160_3840_1_U0_n_17,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_dst_1_rows_channel => ap_sync_channel_write_dst_1_rows_channel,
      ap_sync_reg_channel_write_dst_1_rows_channel => ap_sync_reg_channel_write_dst_1_rows_channel,
      ap_sync_reg_channel_write_dst_1_rows_channel_reg => Block_entry2_proc_U0_n_10,
      dst_1_cols_channel_empty_n => dst_1_cols_channel_empty_n,
      dst_1_rows_channel_empty_n => dst_1_rows_channel_empty_n,
      dst_1_rows_channel_full_n => dst_1_rows_channel_full_n,
      \in\(31 downto 0) => Block_entry2_proc_U0_ap_return_4(31 downto 0),
      mOutPtr0 => mOutPtr0_25,
      mOutPtr17_out => mOutPtr17_out_26,
      \mOutPtr_reg[0]_0\(0) => mOutPtr_reg_18(0),
      \mOutPtr_reg[0]_1\ => xfMat2axis_8_0_2160_3840_1_U0_n_19,
      \mOutPtr_reg[2]_0\ => xfMat2axis_8_0_2160_3840_1_U0_n_20,
      \out\(11 downto 0) => dst_1_rows_channel_dout(11 downto 0),
      push => push_17,
      sel => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0,
      xfMat2axis_8_0_2160_3840_1_U0_ap_done => xfMat2axis_8_0_2160_3840_1_U0_ap_done,
      xfMat2axis_8_0_2160_3840_1_U0_ap_start => xfMat2axis_8_0_2160_3840_1_U0_ap_start
    );
in_mat_cols_c15_channel_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S
     port map (
      Block_entry2_proc_U0_ap_start => Block_entry2_proc_U0_ap_start,
      CO(0) => icmp_ln79_fu_141_p2,
      D(15 downto 0) => in_mat_cols_c15_channel_dout(15 downto 0),
      DI(1) => in_mat_cols_c15_channel_U_n_30,
      DI(0) => in_mat_cols_c15_channel_U_n_31,
      Q(5) => \SRL_SIG_reg[1]_20\(11),
      Q(4) => \SRL_SIG_reg[1]_20\(9),
      Q(3) => \SRL_SIG_reg[1]_20\(7),
      Q(2) => \SRL_SIG_reg[1]_20\(5),
      Q(1) => \SRL_SIG_reg[1]_20\(3),
      Q(0) => \SRL_SIG_reg[1]_20\(1),
      S(3) => in_mat_cols_c15_channel_U_n_9,
      S(2) => in_mat_cols_c15_channel_U_n_10,
      S(1) => in_mat_cols_c15_channel_U_n_11,
      S(0) => in_mat_cols_c15_channel_U_n_12,
      \SRL_SIG_reg[0][11]\(5) => \SRL_SIG_reg[0]_19\(11),
      \SRL_SIG_reg[0][11]\(4) => \SRL_SIG_reg[0]_19\(9),
      \SRL_SIG_reg[0][11]\(3) => \SRL_SIG_reg[0]_19\(7),
      \SRL_SIG_reg[0][11]\(2) => \SRL_SIG_reg[0]_19\(5),
      \SRL_SIG_reg[0][11]\(1) => \SRL_SIG_reg[0]_19\(3),
      \SRL_SIG_reg[0][11]\(0) => \SRL_SIG_reg[0]_19\(1),
      \SRL_SIG_reg[0][14]\(3) => in_mat_cols_c15_channel_U_n_26,
      \SRL_SIG_reg[0][14]\(2) => in_mat_cols_c15_channel_U_n_27,
      \SRL_SIG_reg[0][14]\(1) => in_mat_cols_c15_channel_U_n_28,
      \SRL_SIG_reg[0][14]\(0) => in_mat_cols_c15_channel_U_n_29,
      \SRL_SIG_reg[0][22]\(3) => in_mat_cols_c15_channel_U_n_44,
      \SRL_SIG_reg[0][22]\(2) => in_mat_cols_c15_channel_U_n_45,
      \SRL_SIG_reg[0][22]\(1) => in_mat_cols_c15_channel_U_n_46,
      \SRL_SIG_reg[0][22]\(0) => in_mat_cols_c15_channel_U_n_47,
      \SRL_SIG_reg[0][30]\(3) => in_mat_cols_c15_channel_U_n_36,
      \SRL_SIG_reg[0][30]\(2) => in_mat_cols_c15_channel_U_n_37,
      \SRL_SIG_reg[0][30]\(1) => in_mat_cols_c15_channel_U_n_38,
      \SRL_SIG_reg[0][30]\(0) => in_mat_cols_c15_channel_U_n_39,
      \SRL_SIG_reg[0][30]_0\(3) => in_mat_cols_c15_channel_U_n_48,
      \SRL_SIG_reg[0][30]_0\(2) => in_mat_cols_c15_channel_U_n_49,
      \SRL_SIG_reg[0][30]_0\(1) => in_mat_cols_c15_channel_U_n_50,
      \SRL_SIG_reg[0][30]_0\(0) => in_mat_cols_c15_channel_U_n_51,
      \SRL_SIG_reg[0][31]\ => Block_entry2_proc_U0_n_10,
      \SRL_SIG_reg[1][22]\(3) => in_mat_cols_c15_channel_U_n_32,
      \SRL_SIG_reg[1][22]\(2) => in_mat_cols_c15_channel_U_n_33,
      \SRL_SIG_reg[1][22]\(1) => in_mat_cols_c15_channel_U_n_34,
      \SRL_SIG_reg[1][22]\(0) => in_mat_cols_c15_channel_U_n_35,
      addr => addr,
      ap_clk => ap_clk,
      ap_loop_init => \grp_axis2xfMat_24_16_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_108/ap_loop_init\,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_in_mat_cols_c15_channel => ap_sync_channel_write_in_mat_cols_c15_channel,
      ap_sync_reg_channel_write_dst_1_rows_channel => ap_sync_reg_channel_write_dst_1_rows_channel,
      ap_sync_reg_channel_write_in_mat_cols_c15_channel => ap_sync_reg_channel_write_in_mat_cols_c15_channel,
      ap_sync_reg_channel_write_in_mat_cols_c15_channel_reg => in_mat_cols_c15_channel_U_n_42,
      dst_1_rows_channel_full_n => dst_1_rows_channel_full_n,
      empty_n_reg_0 => in_mat_cols_c15_channel_U_n_40,
      empty_n_reg_1(0) => ap_CS_fsm_state2,
      full_n_reg_0 => axis2xfMat_24_16_2160_3840_1_U0_n_39,
      icmp_ln81_fu_107_p2_carry => axis2xfMat_24_16_2160_3840_1_U0_n_17,
      icmp_ln81_fu_107_p2_carry_0 => axis2xfMat_24_16_2160_3840_1_U0_n_18,
      icmp_ln81_fu_107_p2_carry_1 => axis2xfMat_24_16_2160_3840_1_U0_n_19,
      icmp_ln81_fu_107_p2_carry_2 => axis2xfMat_24_16_2160_3840_1_U0_n_20,
      \icmp_ln81_fu_107_p2_carry__0\(5) => axis2xfMat_24_16_2160_3840_1_U0_n_11,
      \icmp_ln81_fu_107_p2_carry__0\(4) => axis2xfMat_24_16_2160_3840_1_U0_n_12,
      \icmp_ln81_fu_107_p2_carry__0\(3) => axis2xfMat_24_16_2160_3840_1_U0_n_13,
      \icmp_ln81_fu_107_p2_carry__0\(2) => axis2xfMat_24_16_2160_3840_1_U0_n_14,
      \icmp_ln81_fu_107_p2_carry__0\(1) => axis2xfMat_24_16_2160_3840_1_U0_n_15,
      \icmp_ln81_fu_107_p2_carry__0\(0) => axis2xfMat_24_16_2160_3840_1_U0_n_16,
      \icmp_ln81_fu_107_p2_carry__0_0\ => axis2xfMat_24_16_2160_3840_1_U0_n_21,
      \icmp_ln81_fu_107_p2_carry__0_1\ => axis2xfMat_24_16_2160_3840_1_U0_n_22,
      if_din(31 downto 0) => Block_entry2_proc_U0_ap_return_7(31 downto 0),
      in_mat_cols_c15_channel_empty_n => in_mat_cols_c15_channel_empty_n,
      in_mat_rows_c14_channel_empty_n => in_mat_rows_c14_channel_empty_n,
      start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n => start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n,
      start_once_reg => start_once_reg
    );
in_mat_cols_c_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_1
     port map (
      \SRL_SIG_reg[1][15]\(15 downto 0) => in_mat_cols_c_dout(15 downto 0),
      Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start,
      Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      if_din(15 downto 0) => in_mat_cols_c15_channel_dout(15 downto 0),
      in_mat_cols_c_empty_n => in_mat_cols_c_empty_n,
      in_mat_cols_c_full_n => in_mat_cols_c_full_n,
      in_mat_rows_c_empty_n => in_mat_rows_c_empty_n,
      \mOutPtr_reg[0]_0\(0) => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_35,
      push => push_7
    );
in_mat_data_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w24_d2_S
     port map (
      D(23 downto 0) => axis2xfMat_24_16_2160_3840_1_U0_in_mat_data_din(23 downto 0),
      Q(0) => \grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/trunc_ln311_reg_594\(1),
      ap_block_pp0_stage0_subdone => \grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/ap_block_pp0_stage0_subdone\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => \grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_168/ap_enable_reg_pp0_iter1\,
      ap_rst_n_inv => ap_rst_n_inv,
      cmp_i_i603_i_reg_614 => \grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/cmp_i_i603_i_reg_614\,
      \cmp_i_i603_i_reg_614_reg[0]\(23 downto 0) => \grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_177_buf_2_d1\(23 downto 0),
      d1(23 downto 0) => \grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_d1\(23 downto 0),
      in_mat_data_empty_n => in_mat_data_empty_n,
      in_mat_data_full_n => in_mat_data_full_n,
      \mOutPtr_reg[0]_0\ => in_mat_data_U_n_36,
      \mOutPtr_reg[0]_1\ => axis2xfMat_24_16_2160_3840_1_U0_n_42,
      \mOutPtr_reg[1]_0\(23 downto 0) => \grp_xFSobelFilter3x3_16_0_2160_3840_3_16_0_1_2_2_2_10_1_3840_false_s_fu_46/buf_1_d1\(23 downto 0),
      pop => pop,
      push => push_9,
      ram_reg_2 => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_12,
      ram_reg_2_0 => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_13
    );
in_mat_rows_c14_channel_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_2
     port map (
      Block_entry2_proc_U0_ap_start => Block_entry2_proc_U0_ap_start,
      CO(0) => icmp_ln79_fu_141_p2,
      D(15 downto 0) => in_mat_rows_c14_channel_dout(15 downto 0),
      \SRL_SIG_reg[0][31]\ => Block_entry2_proc_U0_n_10,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_in_mat_rows_c14_channel => ap_sync_channel_write_in_mat_rows_c14_channel,
      ap_sync_reg_channel_write_in_mat_rows_c14_channel => ap_sync_reg_channel_write_in_mat_rows_c14_channel,
      ap_sync_reg_channel_write_in_mat_rows_c14_channel_reg => in_mat_rows_c14_channel_U_n_28,
      ap_sync_reg_channel_write_p_dst_rows_channel => ap_sync_reg_channel_write_p_dst_rows_channel,
      empty_n_reg_0 => in_mat_rows_c14_channel_U_n_26,
      full_n_reg_0 => axis2xfMat_24_16_2160_3840_1_U0_n_39,
      if_din(31 downto 0) => Block_entry2_proc_U0_ap_return_6(31 downto 0),
      in_mat_cols_c15_channel_empty_n => in_mat_cols_c15_channel_empty_n,
      in_mat_rows_c14_channel_empty_n => in_mat_rows_c14_channel_empty_n,
      \out\(11 downto 0) => i_fu_76_reg(11 downto 0),
      p_dst_rows_channel_full_n => p_dst_rows_channel_full_n,
      start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n => start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg(0) => ap_CS_fsm_state2
    );
in_mat_rows_c_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d2_S_3
     port map (
      \SRL_SIG_reg[1][15]\(15 downto 0) => in_mat_rows_c_dout(15 downto 0),
      Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start,
      Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      if_din(15 downto 0) => in_mat_rows_c14_channel_dout(15 downto 0),
      in_mat_cols_c_empty_n => in_mat_cols_c_empty_n,
      in_mat_rows_c_empty_n => in_mat_rows_c_empty_n,
      in_mat_rows_c_full_n => in_mat_rows_c_full_n,
      \mOutPtr_reg[0]_0\(0) => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_35,
      push => push_8
    );
p_dst_cols_channel_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_4
     port map (
      Block_entry2_proc_U0_ap_start => Block_entry2_proc_U0_ap_start,
      CO(0) => icmp_ln75_fu_132_p2,
      Q(0) => ap_CS_fsm_state2_15,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_p_dst_cols_channel => ap_sync_channel_write_p_dst_cols_channel,
      ap_sync_reg_channel_write_p_dst_cols_channel => ap_sync_reg_channel_write_p_dst_cols_channel,
      ap_sync_reg_channel_write_p_dst_cols_channel_reg => Block_entry2_proc_U0_n_10,
      empty_n_reg_0 => convertTo_2_0_2160_3840_1_2_2_8_U0_n_24,
      \in\(15 downto 0) => Block_entry2_proc_U0_ap_return_3(15 downto 0),
      mOutPtr0 => mOutPtr0_13,
      \out\(15 downto 0) => p_dst_cols_channel_dout(15 downto 0),
      p_dst_cols_channel_empty_n => p_dst_cols_channel_empty_n,
      p_dst_cols_channel_full_n => p_dst_cols_channel_full_n,
      push => push_21,
      \width_reg_160_reg[0]\ => control_s_axi_U_n_10
    );
p_dst_data_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w16_d2_S
     port map (
      D(9 downto 0) => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_p_dst_data_din(9 downto 0),
      E(0) => push_6,
      \SRL_SIG_reg[1][9]\(9 downto 0) => p_dst_data_dout(9 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      mOutPtr0 => mOutPtr0,
      mOutPtr18_out => mOutPtr18_out_12,
      \mOutPtr_reg[0]_0\ => p_dst_data_U_n_9,
      \mOutPtr_reg[0]_1\ => convertTo_2_0_2160_3840_1_2_2_8_U0_n_19,
      p_dst_data_empty_n => p_dst_data_empty_n,
      p_dst_data_full_n => p_dst_data_full_n
    );
p_dst_rows_channel_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d5_S_5
     port map (
      Block_entry2_proc_U0_ap_start => Block_entry2_proc_U0_ap_start,
      CO(0) => icmp_ln75_fu_132_p2,
      Q(0) => ap_CS_fsm_state2_15,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_p_dst_rows_channel => ap_sync_channel_write_p_dst_rows_channel,
      ap_sync_reg_channel_write_p_dst_rows_channel => ap_sync_reg_channel_write_p_dst_rows_channel,
      ap_sync_reg_channel_write_p_dst_rows_channel_reg => Block_entry2_proc_U0_n_10,
      empty_n_reg_0 => convertTo_2_0_2160_3840_1_2_2_8_U0_n_24,
      \height_reg_165_reg[0]\ => control_s_axi_U_n_10,
      \in\(15 downto 0) => Block_entry2_proc_U0_ap_return_2(15 downto 0),
      mOutPtr0 => mOutPtr0_14,
      \out\(15 downto 0) => p_dst_rows_channel_dout(15 downto 0),
      p_dst_rows_channel_empty_n => p_dst_rows_channel_empty_n,
      p_dst_rows_channel_full_n => p_dst_rows_channel_full_n,
      push => push_22
    );
p_dstgx_cols_channel_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d4_S
     port map (
      CO(0) => icmp_ln58_fu_351_p2,
      Q(0) => ap_CS_fsm_state9,
      accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      full_n_reg_0 => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_19,
      \in\(15 downto 0) => Block_entry2_proc_U0_ap_return_1(15 downto 0),
      mOutPtr17_out => mOutPtr17_out,
      \out\(15 downto 0) => p_dstgx_cols_channel_dout(15 downto 0),
      p_dstgx_cols_channel_empty_n => p_dstgx_cols_channel_empty_n,
      p_dstgx_cols_channel_full_n => p_dstgx_cols_channel_full_n,
      push => push
    );
p_dstgx_data_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_6
     port map (
      D(7 downto 0) => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_dstgx_data_din(7 downto 0),
      E(0) => push_1,
      Q(0) => ap_CS_fsm_state10,
      ap_block_pp0_stage0_subdone => \grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110/ap_block_pp0_stage0_subdone\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => \grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110/ap_enable_reg_pp0_iter1\,
      ap_rst_n_inv => ap_rst_n_inv,
      mOutPtr18_out => mOutPtr18_out_3,
      \mOutPtr_reg[1]_0\ => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_23,
      p_dstgx_data_dout(7 downto 0) => p_dstgx_data_dout(7 downto 0),
      p_dstgx_data_empty_n => p_dstgx_data_empty_n,
      p_dstgx_data_full_n => p_dstgx_data_full_n
    );
p_dstgx_rows_channel_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d4_S_7
     port map (
      CO(0) => icmp_ln58_fu_351_p2,
      Q(0) => ap_CS_fsm_state9,
      accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      full_n_reg_0 => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_17,
      \in\(15 downto 0) => Block_entry2_proc_U0_ap_return_0(15 downto 0),
      mOutPtr17_out => mOutPtr17_out_5,
      \out\(15 downto 0) => p_dstgx_rows_channel_dout(15 downto 0),
      p_dstgx_rows_channel_empty_n => p_dstgx_rows_channel_empty_n,
      p_dstgx_rows_channel_full_n => p_dstgx_rows_channel_full_n,
      push => push_0
    );
p_dstgy_data_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w8_d2_S_8
     port map (
      D(7 downto 0) => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_dstgy_data_din(7 downto 0),
      E(0) => push_2,
      Q(0) => ap_CS_fsm_state10,
      ap_block_pp0_stage0_subdone => \grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110/ap_block_pp0_stage0_subdone\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => \grp_accumulateWeighted_0_2_2160_3840_1_2_2_2_Pipeline_ColLoop_fu_110/ap_enable_reg_pp0_iter1\,
      ap_rst_n_inv => ap_rst_n_inv,
      full_n_reg_0 => p_dstgy_data_U_n_11,
      mOutPtr18_out => mOutPtr18_out_4,
      \mOutPtr_reg[1]_0\ => accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_n_21,
      p_dstgx_data_full_n => p_dstgx_data_full_n,
      p_dstgy_data_dout(7 downto 0) => p_dstgy_data_dout(7 downto 0),
      p_dstgy_data_empty_n => p_dstgy_data_empty_n,
      p_dstgy_data_full_n => p_dstgy_data_full_n
    );
shift_c_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_fifo_w32_d6_S_9
     port map (
      D(31) => shift_c_U_n_9,
      D(30) => shift_c_U_n_10,
      D(29) => shift_c_U_n_11,
      D(28) => shift_c_U_n_12,
      D(27) => shift_c_U_n_13,
      D(26) => shift_c_U_n_14,
      D(25) => shift_c_U_n_15,
      D(24) => shift_c_U_n_16,
      D(23) => shift_c_U_n_17,
      D(22) => shift_c_U_n_18,
      D(21) => shift_c_U_n_19,
      D(20) => shift_c_U_n_20,
      D(19) => shift_c_U_n_21,
      D(18) => shift_c_U_n_22,
      D(17) => shift_c_U_n_23,
      D(16) => shift_c_U_n_24,
      D(15) => shift_c_U_n_25,
      D(14) => shift_c_U_n_26,
      D(13) => shift_c_U_n_27,
      D(12) => shift_c_U_n_28,
      D(11) => shift_c_U_n_29,
      D(10) => shift_c_U_n_30,
      D(9) => shift_c_U_n_31,
      D(8) => shift_c_U_n_32,
      D(7) => shift_c_U_n_33,
      D(6) => shift_c_U_n_34,
      D(5) => shift_c_U_n_35,
      D(4) => shift_c_U_n_36,
      D(3) => shift_c_U_n_37,
      D(2) => shift_c_U_n_38,
      D(1) => shift_c_U_n_39,
      D(0) => shift_c_U_n_40,
      Q(0) => convertTo_2_0_2160_3840_1_2_2_8_U0_n_15,
      alpha_c_full_n => alpha_c_full_n,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read => convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read,
      \in\(31 downto 0) => shift(31 downto 0),
      \mOutPtr_reg[3]_0\ => ap_sync_reg_entry_proc_U0_ap_ready_reg_n_9,
      \out\(31 downto 0) => shift_c_dout(31 downto 0),
      p_dst_cols_channel_empty_n => p_dst_cols_channel_empty_n,
      p_dst_rows_channel_empty_n => p_dst_rows_channel_empty_n,
      rev_fu_108_p2 => rev_fu_108_p2,
      sel => push_10,
      shift_c_empty_n => shift_c_empty_n,
      shift_c_full_n => shift_c_full_n
    );
start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_U: entity work.sobel_design_sobel_accel_0_0_sobel_accel_start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0
     port map (
      Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_ap_start,
      Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_p_src_mat_cols_read,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \height_reg_73_reg[15]\(0) => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_35,
      in_mat_cols_c15_channel_empty_n => in_mat_cols_c15_channel_empty_n,
      in_mat_cols_c_empty_n => in_mat_cols_c_empty_n,
      in_mat_rows_c14_channel_empty_n => in_mat_rows_c14_channel_empty_n,
      in_mat_rows_c_empty_n => in_mat_rows_c_empty_n,
      mOutPtr18_out => mOutPtr18_out,
      \mOutPtr_reg[0]_0\ => Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_n_32,
      \mOutPtr_reg[1]_0\ => in_mat_cols_c15_channel_U_n_40,
      start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n => start_for_Sobel_0_3_16_0_2160_3840_1_false_2_2_2_U0_full_n,
      start_once_reg => start_once_reg
    );
xfMat2axis_8_0_2160_3840_1_U0: entity work.sobel_design_sobel_accel_0_0_sobel_accel_xfMat2axis_8_0_2160_3840_1_s
     port map (
      \B_V_data_1_payload_B_reg[7]\(7 downto 0) => dst_1_data_dout(7 downto 0),
      \B_V_data_1_state_reg[0]\ => img_out_TVALID,
      CO(0) => icmp_ln104_fu_131_p2,
      D(31 downto 0) => sub_fu_106_p2(31 downto 0),
      DI(1) => dst_1_cols_channel_U_n_24,
      DI(0) => dst_1_cols_channel_U_n_25,
      Q(2) => ap_CS_fsm_state3_28,
      Q(1) => ap_CS_fsm_state2_27,
      Q(0) => xfMat2axis_8_0_2160_3840_1_U0_n_14,
      S(1) => dst_1_cols_channel_U_n_69,
      S(0) => dst_1_cols_channel_U_n_70,
      \ap_CS_fsm_reg[3]_i_12_0\(11 downto 0) => dst_1_rows_channel_dout(11 downto 0),
      \ap_CS_fsm_reg[3]_i_3\(1) => dst_1_rows_channel_U_n_38,
      \ap_CS_fsm_reg[3]_i_3\(0) => dst_1_rows_channel_U_n_39,
      \ap_CS_fsm_reg[3]_i_3_0\(1) => dst_1_rows_channel_U_n_43,
      \ap_CS_fsm_reg[3]_i_3_0\(0) => dst_1_rows_channel_U_n_44,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => \grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78/ap_enable_reg_pp0_iter1\,
      ap_enable_reg_pp0_iter1_reg(3) => dst_1_cols_channel_U_n_30,
      ap_enable_reg_pp0_iter1_reg(2) => dst_1_cols_channel_U_n_31,
      ap_enable_reg_pp0_iter1_reg(1) => dst_1_cols_channel_U_n_32,
      ap_enable_reg_pp0_iter1_reg(0) => dst_1_cols_channel_U_n_33,
      ap_enable_reg_pp0_iter1_reg_0(3) => dst_1_cols_channel_U_n_75,
      ap_enable_reg_pp0_iter1_reg_0(2) => dst_1_cols_channel_U_n_76,
      ap_enable_reg_pp0_iter1_reg_0(1) => dst_1_cols_channel_U_n_77,
      ap_enable_reg_pp0_iter1_reg_0(0) => dst_1_cols_channel_U_n_78,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dst_1_cols_channel_empty_n => dst_1_cols_channel_empty_n,
      dst_1_data_empty_n => dst_1_data_empty_n,
      dst_1_rows_channel_empty_n => dst_1_rows_channel_empty_n,
      empty_n_reg => xfMat2axis_8_0_2160_3840_1_U0_n_20,
      empty_n_reg_0 => xfMat2axis_8_0_2160_3840_1_U0_n_24,
      \i_fu_62_reg[11]_0\(0) => xfMat2axis_8_0_2160_3840_1_U0_n_17,
      \icmp_ln106_fu_149_p2_carry__2\(3) => dst_1_cols_channel_U_n_26,
      \icmp_ln106_fu_149_p2_carry__2\(2) => dst_1_cols_channel_U_n_27,
      \icmp_ln106_fu_149_p2_carry__2\(1) => dst_1_cols_channel_U_n_28,
      \icmp_ln106_fu_149_p2_carry__2\(0) => dst_1_cols_channel_U_n_29,
      \icmp_ln106_fu_149_p2_carry__2_0\(3) => dst_1_cols_channel_U_n_71,
      \icmp_ln106_fu_149_p2_carry__2_0\(2) => dst_1_cols_channel_U_n_72,
      \icmp_ln106_fu_149_p2_carry__2_0\(1) => dst_1_cols_channel_U_n_73,
      \icmp_ln106_fu_149_p2_carry__2_0\(0) => dst_1_cols_channel_U_n_74,
      img_out_TDATA(7 downto 0) => img_out_TDATA(7 downto 0),
      img_out_TLAST(0) => img_out_TLAST(0),
      img_out_TREADY => img_out_TREADY,
      img_out_TREADY_int_regslice => img_out_TREADY_int_regslice,
      mOutPtr0 => mOutPtr0_25,
      mOutPtr0_1 => mOutPtr0_23,
      mOutPtr17_out => mOutPtr17_out_26,
      mOutPtr17_out_0 => mOutPtr17_out_24,
      \mOutPtr_reg[0]\ => xfMat2axis_8_0_2160_3840_1_U0_n_19,
      \mOutPtr_reg[0]_0\ => xfMat2axis_8_0_2160_3840_1_U0_n_23,
      \mOutPtr_reg[0]_1\(0) => mOutPtr_reg_18(0),
      \mOutPtr_reg[0]_2\(0) => mOutPtr_reg(0),
      \out\(11 downto 0) => dst_1_cols_channel_dout(11 downto 0),
      push => push_17,
      push_2 => push_16,
      sel => grp_xfMat2axis_8_0_2160_3840_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0,
      \sub13_reg_169_reg[11]_0\(11 downto 0) => sub13_fu_112_p2(11 downto 0),
      xfMat2axis_8_0_2160_3840_1_U0_ap_done => xfMat2axis_8_0_2160_3840_1_U0_ap_done,
      xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read => xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sobel_design_sobel_accel_0_0 is
  port (
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    img_inp_TVALID : in STD_LOGIC;
    img_inp_TREADY : out STD_LOGIC;
    img_inp_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    img_inp_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    img_inp_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    img_inp_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_inp_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_inp_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_inp_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TVALID : out STD_LOGIC;
    img_out_TREADY : in STD_LOGIC;
    img_out_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    img_out_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of sobel_design_sobel_accel_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of sobel_design_sobel_accel_0_0 : entity is "sobel_design_sobel_accel_0_0,sobel_accel,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of sobel_design_sobel_accel_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of sobel_design_sobel_accel_0_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of sobel_design_sobel_accel_0_0 : entity is "sobel_accel,Vivado 2023.1";
  attribute hls_module : string;
  attribute hls_module of sobel_design_sobel_accel_0_0 : entity is "yes";
end sobel_design_sobel_accel_0_0;

architecture STRUCTURE of sobel_design_sobel_accel_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal NLW_inst_img_out_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_img_out_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_img_out_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_img_out_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_img_out_TUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_control_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of inst : label is 6;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:img_inp:img_out, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN sobel_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of img_inp_TREADY : signal is "xilinx.com:interface:axis:1.0 img_inp TREADY";
  attribute X_INTERFACE_INFO of img_inp_TVALID : signal is "xilinx.com:interface:axis:1.0 img_inp TVALID";
  attribute X_INTERFACE_INFO of img_out_TREADY : signal is "xilinx.com:interface:axis:1.0 img_out TREADY";
  attribute X_INTERFACE_INFO of img_out_TVALID : signal is "xilinx.com:interface:axis:1.0 img_out TVALID";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of s_axi_control_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_control_RREADY : signal is "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN sobel_design_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WVALID";
  attribute X_INTERFACE_INFO of img_inp_TDATA : signal is "xilinx.com:interface:axis:1.0 img_inp TDATA";
  attribute X_INTERFACE_INFO of img_inp_TDEST : signal is "xilinx.com:interface:axis:1.0 img_inp TDEST";
  attribute X_INTERFACE_PARAMETER of img_inp_TDEST : signal is "XIL_INTERFACENAME img_inp, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN sobel_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of img_inp_TID : signal is "xilinx.com:interface:axis:1.0 img_inp TID";
  attribute X_INTERFACE_INFO of img_inp_TKEEP : signal is "xilinx.com:interface:axis:1.0 img_inp TKEEP";
  attribute X_INTERFACE_INFO of img_inp_TLAST : signal is "xilinx.com:interface:axis:1.0 img_inp TLAST";
  attribute X_INTERFACE_INFO of img_inp_TSTRB : signal is "xilinx.com:interface:axis:1.0 img_inp TSTRB";
  attribute X_INTERFACE_INFO of img_inp_TUSER : signal is "xilinx.com:interface:axis:1.0 img_inp TUSER";
  attribute X_INTERFACE_INFO of img_out_TDATA : signal is "xilinx.com:interface:axis:1.0 img_out TDATA";
  attribute X_INTERFACE_INFO of img_out_TDEST : signal is "xilinx.com:interface:axis:1.0 img_out TDEST";
  attribute X_INTERFACE_PARAMETER of img_out_TDEST : signal is "XIL_INTERFACENAME img_out, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN sobel_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of img_out_TID : signal is "xilinx.com:interface:axis:1.0 img_out TID";
  attribute X_INTERFACE_INFO of img_out_TKEEP : signal is "xilinx.com:interface:axis:1.0 img_out TKEEP";
  attribute X_INTERFACE_INFO of img_out_TLAST : signal is "xilinx.com:interface:axis:1.0 img_out TLAST";
  attribute X_INTERFACE_INFO of img_out_TSTRB : signal is "xilinx.com:interface:axis:1.0 img_out TSTRB";
  attribute X_INTERFACE_INFO of img_out_TUSER : signal is "xilinx.com:interface:axis:1.0 img_out TUSER";
  attribute X_INTERFACE_INFO of s_axi_control_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR";
  attribute X_INTERFACE_INFO of s_axi_control_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB";
begin
  img_out_TDEST(0) <= \<const0>\;
  img_out_TID(0) <= \<const0>\;
  img_out_TKEEP(0) <= \<const1>\;
  img_out_TSTRB(0) <= \<const0>\;
  img_out_TUSER(0) <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.sobel_design_sobel_accel_0_0_sobel_accel
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      img_inp_TDATA(23 downto 0) => img_inp_TDATA(23 downto 0),
      img_inp_TDEST(0) => '0',
      img_inp_TID(0) => '0',
      img_inp_TKEEP(2 downto 0) => B"000",
      img_inp_TLAST(0) => '0',
      img_inp_TREADY => img_inp_TREADY,
      img_inp_TSTRB(2 downto 0) => B"000",
      img_inp_TUSER(0) => '0',
      img_inp_TVALID => img_inp_TVALID,
      img_out_TDATA(7 downto 0) => img_out_TDATA(7 downto 0),
      img_out_TDEST(0) => NLW_inst_img_out_TDEST_UNCONNECTED(0),
      img_out_TID(0) => NLW_inst_img_out_TID_UNCONNECTED(0),
      img_out_TKEEP(0) => NLW_inst_img_out_TKEEP_UNCONNECTED(0),
      img_out_TLAST(0) => img_out_TLAST(0),
      img_out_TREADY => img_out_TREADY,
      img_out_TSTRB(0) => NLW_inst_img_out_TSTRB_UNCONNECTED(0),
      img_out_TUSER(0) => NLW_inst_img_out_TUSER_UNCONNECTED(0),
      img_out_TVALID => img_out_TVALID,
      interrupt => interrupt,
      s_axi_control_ARADDR(5 downto 0) => s_axi_control_ARADDR(5 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(5 downto 0) => s_axi_control_AWADDR(5 downto 0),
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BRESP(1 downto 0) => NLW_inst_s_axi_control_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RRESP(1 downto 0) => NLW_inst_s_axi_control_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
end STRUCTURE;
