{
  "DESIGN_NAME": "uart_top",
  "VERILOG_FILES": ["dir::src/uart_top.v", "dir::src/uart_tx.v", "dir::src/uart_rx.v"],
  "CLOCK_PORT": "clk",
  "CLOCK_NET": "ref::$CLOCK_PORT",
  "CLOCK_PERIOD": 20.0,

  "FP_CORE_UTIL": 45,
  "FP_PDN_VOFFSET": 7,
  "FP_PDN_HOFFSET": 7,
  "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
  "FP_PDN_SKIPTRIM": true,

  "SYNTH_STRATEGY": "AREA 0",
  "PL_TARGET_DENSITY": 0.55,
  "PL_BASIC_PLACEMENT": false,

  "pdk::sky130*": {
    "scl::sky130_fd_sc_hd": {
      "CLOCK_PERIOD": 20.0
    },
    "scl::sky130_fd_sc_hdll": {
      "CLOCK_PERIOD": 20.0
    },
    "scl::sky130_fd_sc_hs": {
      "CLOCK_PERIOD": 15.0
    },
    "scl::sky130_fd_sc_ls": {
      "CLOCK_PERIOD": 20.0,
      "MAX_FANOUT_CONSTRAINT": 5
    },
    "scl::sky130_fd_sc_ms": {
      "CLOCK_PERIOD": 20.0
    }
  },

  "pdk::gf180mcu*": {
    "CLOCK_PERIOD": 40.0,
    "FP_CORE_UTIL": 40,
    "MAX_FANOUT_CONSTRAINT": 4,
    "PL_TARGET_DENSITY": 0.5
  }
}
