{"Source Block": ["oh/elink/dv/elink_e16_model.v@1754:1764@HdlIdDef", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\taccess_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\taccess_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n"], "Clone Blocks": [["oh/elink/hdl/ememory.v@40:50", "   reg [3:0] \t    ctrlmode_out;   \n   reg [AW-1:0]     dstaddr_out;   \n\n   wire [AW-1:0]    srcaddr_out;\n   wire [AW-1:0]    data_out;   \n   reg \t\t    hilo_sel;\n\n   wire \t    write_in;   \n   wire [1:0] \t    datamode_in;\n   wire [3:0] \t    ctrlmode_in;   \n   wire [AW-1:0]    dstaddr_in;\n"], ["oh/elink/dv/elink_e16_model.v@3610:3620", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\taccess_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\taccess_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\tcheck_next_dstaddr_tlc;\t// From link_txo_launcher of link_txo_launcher.v\n   wire [3:0]\t\tctrlmode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n"], ["oh/elink/dv/elink_e16_model.v@3610:3620", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\taccess_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\taccess_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\tcheck_next_dstaddr_tlc;\t// From link_txo_launcher of link_txo_launcher.v\n   wire [3:0]\t\tctrlmode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n"], ["oh/elink/dv/elink_e16_model.v@3612:3622", "   wire\t\t\taccess_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\tcheck_next_dstaddr_tlc;\t// From link_txo_launcher of link_txo_launcher.v\n   wire [3:0]\t\tctrlmode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [2*LW-1:0]\tfifo_out_tlc;\t\t// From link_txo_fifo of link_txo_fifo.v\n"], ["oh/elink/dv/elink_e16_model.v@3608:3618", "   // End of automatics\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\taccess_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\taccess_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\tcheck_next_dstaddr_tlc;\t// From link_txo_launcher of link_txo_launcher.v\n   wire [3:0]\t\tctrlmode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n"], ["oh/elink/dv/elink_e16_model.v@1756:1766", "   wire\t\t\taccess_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\taccess_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\tfifo_empty;\t\t// From link_rxi_fifo of link_rxi_fifo.v\n"], ["oh/elink/dv/elink_e16_model.v@3609:3619", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\taccess_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\taccess_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\tcheck_next_dstaddr_tlc;\t// From link_txo_launcher of link_txo_launcher.v\n   wire [3:0]\t\tctrlmode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n"], ["oh/elink/dv/elink_e16_model.v@1753:1763", "   // End of automatics\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\taccess_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\taccess_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n"], ["oh/elink/dv/elink_e16_model.v@3608:3618", "   // End of automatics\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\taccess_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\taccess_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\tcheck_next_dstaddr_tlc;\t// From link_txo_launcher of link_txo_launcher.v\n   wire [3:0]\t\tctrlmode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n"], ["oh/elink/dv/elink_e16_model.v@3611:3621", "   wire\t\t\taccess_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\taccess_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\tcheck_next_dstaddr_tlc;\t// From link_txo_launcher of link_txo_launcher.v\n   wire [3:0]\t\tctrlmode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n"], ["oh/elink/dv/elink_e16_model.v@1755:1765", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\taccess_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\taccess_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n"], ["oh/elink/hdl/ememory.v@39:49", "   reg [1:0] \t    datamode_out;\n   reg [3:0] \t    ctrlmode_out;   \n   reg [AW-1:0]     dstaddr_out;   \n\n   wire [AW-1:0]    srcaddr_out;\n   wire [AW-1:0]    data_out;   \n   reg \t\t    hilo_sel;\n\n   wire \t    write_in;   \n   wire [1:0] \t    datamode_in;\n   wire [3:0] \t    ctrlmode_in;   \n"], ["oh/elink/dv/elink_e16_model.v@1752:1762", "   input\t\twrite_in;\t\t// To rde16_mesh_interface of e16_mesh_interface.v\n   // End of automatics\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\taccess_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\taccess_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n"], ["oh/elink/dv/elink_e16_model.v@3612:3622", "   wire\t\t\taccess_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\tcheck_next_dstaddr_tlc;\t// From link_txo_launcher of link_txo_launcher.v\n   wire [3:0]\t\tctrlmode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [2*LW-1:0]\tfifo_out_tlc;\t\t// From link_txo_fifo of link_txo_fifo.v\n"], ["oh/elink/dv/elink_e16_model.v@1757:1767", "   wire\t\t\taccess_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [3:0]\t\tctrlmode_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [DW-1:0]\tdata_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [1:0]\t\tdatamode_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tdstaddr_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\tfifo_empty;\t\t// From link_rxi_fifo of link_rxi_fifo.v\n   wire\t\t\tfifo_read;\t\t// From link_rxi_launcher of link_rxi_launcher.v\n"]], "Diff Content": {"Delete": [[1759, "   wire [3:0]\t\tctrlmode_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n"]], "Add": []}}