<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_S_U_af5a9b11</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_S_U_af5a9b11'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_S_U_af5a9b11')">rsnoc_z_H_R_G_G2_S_U_af5a9b11</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.81</td>
<td class="s6 cl rt"><a href="mod622.html#Line" > 66.00</a></td>
<td class="s5 cl rt"><a href="mod622.html#Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod622.html#Toggle" > 33.43</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/users/muhammad.sufyan/dma_work/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/home/users/muhammad.sufyan/dma_work/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod622.html#inst_tag_187839"  onclick="showContent('inst_tag_187839')">config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ist</a></td>
<td class="s4 cl rt"> 49.81</td>
<td class="s6 cl rt"><a href="mod622.html#Line" > 66.00</a></td>
<td class="s5 cl rt"><a href="mod622.html#Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod622.html#Toggle" > 33.43</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_G2_S_U_af5a9b11'>
<hr>
<a name="inst_tag_187839"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_187839" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ist</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.81</td>
<td class="s6 cl rt"><a href="mod622.html#Line" > 66.00</a></td>
<td class="s5 cl rt"><a href="mod622.html#Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod622.html#Toggle" > 33.43</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.46</td>
<td class="s6 cl rt"> 67.09</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 31.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 80.43</td>
<td class="s8 cl rt"> 88.41</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 52.89</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1160.html#inst_tag_345505" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod634.html#inst_tag_190296" id="tag_urg_inst_190296">Icb</a></td>
<td class="s4 cl rt"> 49.08</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_298345" id="tag_urg_inst_298345">ud</a></td>
<td class="s5 cl rt"> 50.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod966.html#inst_tag_298344" id="tag_urg_inst_298344">ud222</a></td>
<td class="s2 cl rt"> 26.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod262_0.html#inst_tag_44880" id="tag_urg_inst_44880">ursrrerg</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_S_U_af5a9b11'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod622.html" >rsnoc_z_H_R_G_G2_S_U_af5a9b11</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>150</td><td>99</td><td>66.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99471</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>99494</td><td>17</td><td>7</td><td>41.18</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>99532</td><td>17</td><td>10</td><td>58.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99552</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>99574</td><td>17</td><td>7</td><td>41.18</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>99611</td><td>17</td><td>10</td><td>58.82</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>99648</td><td>17</td><td>7</td><td>41.18</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>99685</td><td>17</td><td>10</td><td>58.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99736</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99754</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99760</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99767</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99772</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99788</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99796</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99803</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99809</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99816</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
99470                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
99471      1/1          		if ( ! Sys_Clk_RstN )
99472      1/1          			Acc_Addr &lt;= #1.0 ( 32'b0 );
99473      1/1          		else if ( CmdTx_Vld &amp; NextTx )
99474      1/1          			Acc_Addr &lt;= #1.0 ( Cur_NextAddr );
                        MISSING_ELSE
99475                   	rsnoc_z_T_C_S_C_L_R_D_z_F4t15 ud222( .I( Acc_MatchId ) , .O( u_221 ) );
99476                   	assign uAcc_CrossB1_caseSel =
99477                   		{		u_221 [14]
99478                   			,	u_221 [13]
99479                   			,	u_221 [12]
99480                   			,	u_221 [11]
99481                   			,	u_221 [10]
99482                   			,	u_221 [9]
99483                   			,	u_221 [8]
99484                   			,	u_221 [7]
99485                   			,	u_221 [6]
99486                   			,	u_221 [5]
99487                   			,	u_221 [4]
99488                   			,	u_221 [3]
99489                   			,	u_221 [2]
99490                   			,	u_221 [1]
99491                   		}
99492                   		;
99493                   	always @( uAcc_CrossB1_caseSel ) begin
99494      1/1          		case ( uAcc_CrossB1_caseSel )
99495      <font color = "red">0/1     ==>  			14'b00000000000001 : Acc_CrossB1 = 63'b000000000000000000000000000000000000000000000000000001111111111 ;</font>
99496      1/1          			14'b00000000000010 : Acc_CrossB1 = 63'b000000000000000000000000000000000000000000000001111111111111111 ;
99497      1/1          			14'b00000000000100 : Acc_CrossB1 = 63'b000000000000000000000000000000000000000000000001111111111111111 ;
99498      <font color = "red">0/1     ==>  			14'b00000000001000 : Acc_CrossB1 = 63'b000000000000000000000000000000000000000000000001111111111111111 ;</font>
99499      <font color = "red">0/1     ==>  			14'b00000000010000 : Acc_CrossB1 = 63'b000000000000000000000000000000000000000000000001111111111111111 ;</font>
99500      <font color = "red">0/1     ==>  			14'b00000000100000 : Acc_CrossB1 = 63'b000000000000000000000000000000000000000000000001111111111111111 ;</font>
99501      1/1          			14'b00000001000000 : Acc_CrossB1 = 63'b000000000000000000000000000000000000000000000001111111111111111 ;
99502      <font color = "red">0/1     ==>  			14'b00000010000000 : Acc_CrossB1 = 63'b000000000000000000000000000000000000000000000001111111111111111 ;</font>
99503      <font color = "red">0/1     ==>  			14'b00000100000000 : Acc_CrossB1 = 63'b000000000000000000000000000000000000000000000000000111111111111 ;</font>
99504      <font color = "red">0/1     ==>  			14'b00001000000000 : Acc_CrossB1 = 63'b000000000000000000000000000000000000000000000000000111111111111 ;</font>
99505      <font color = "red">0/1     ==>  			14'b00010000000000 : Acc_CrossB1 = 63'b000000000000000000000000000000000000000000000000000111111111111 ;</font>
99506      <font color = "red">0/1     ==>  			14'b00100000000000 : Acc_CrossB1 = 63'b000000000000000000000000000000000000000000000000000111111111111 ;</font>
99507      <font color = "red">0/1     ==>  			14'b01000000000000 : Acc_CrossB1 = 63'b000000000000000000000000000000000000000000000000000001111111111 ;</font>
99508      1/1          			14'b10000000000000 : Acc_CrossB1 = 63'b000000000000000000000000000000000000000000000000000111111111111 ;
99509      1/1          			14'b0              : Acc_CrossB1 = 63'b000000000000000000000000000000000000000000000000000001111111111 ;
99510      1/1          			default            : Acc_CrossB1 = 63'b0 ;
99511                   		endcase
99512                   	end
99513                   	rsnoc_z_T_C_S_C_L_R_D_z_F4t15 ud( .I( CmdRx_MatchId ) , .O( u_64 ) );
99514                   	assign uGen_CrossB1_caseSel =
99515                   		{		u_64 [14]
99516                   			,	u_64 [13]
99517                   			,	u_64 [12]
99518                   			,	u_64 [11]
99519                   			,	u_64 [10]
99520                   			,	u_64 [9]
99521                   			,	u_64 [8]
99522                   			,	u_64 [7]
99523                   			,	u_64 [6]
99524                   			,	u_64 [5]
99525                   			,	u_64 [4]
99526                   			,	u_64 [3]
99527                   			,	u_64 [2]
99528                   			,	u_64 [1]
99529                   		}
99530                   		;
99531                   	always @( uGen_CrossB1_caseSel ) begin
99532      1/1          		case ( uGen_CrossB1_caseSel )
99533      <font color = "red">0/1     ==>  			14'b00000000000001 : Gen_CrossB1 = 63'b000000000000000000000000000000000000000000000000000001111111111 ;</font>
99534      1/1          			14'b00000000000010 : Gen_CrossB1 = 63'b000000000000000000000000000000000000000000000001111111111111111 ;
99535      1/1          			14'b00000000000100 : Gen_CrossB1 = 63'b000000000000000000000000000000000000000000000001111111111111111 ;
99536      <font color = "red">0/1     ==>  			14'b00000000001000 : Gen_CrossB1 = 63'b000000000000000000000000000000000000000000000001111111111111111 ;</font>
99537      <font color = "red">0/1     ==>  			14'b00000000010000 : Gen_CrossB1 = 63'b000000000000000000000000000000000000000000000001111111111111111 ;</font>
99538      <font color = "red">0/1     ==>  			14'b00000000100000 : Gen_CrossB1 = 63'b000000000000000000000000000000000000000000000001111111111111111 ;</font>
99539      1/1          			14'b00000001000000 : Gen_CrossB1 = 63'b000000000000000000000000000000000000000000000001111111111111111 ;
99540      <font color = "red">0/1     ==>  			14'b00000010000000 : Gen_CrossB1 = 63'b000000000000000000000000000000000000000000000001111111111111111 ;</font>
99541      1/1          			14'b00000100000000 : Gen_CrossB1 = 63'b000000000000000000000000000000000000000000000000000111111111111 ;
99542      <font color = "red">0/1     ==>  			14'b00001000000000 : Gen_CrossB1 = 63'b000000000000000000000000000000000000000000000000000111111111111 ;</font>
99543      1/1          			14'b00010000000000 : Gen_CrossB1 = 63'b000000000000000000000000000000000000000000000000000111111111111 ;
99544      1/1          			14'b00100000000000 : Gen_CrossB1 = 63'b000000000000000000000000000000000000000000000000000111111111111 ;
99545      <font color = "red">0/1     ==>  			14'b01000000000000 : Gen_CrossB1 = 63'b000000000000000000000000000000000000000000000000000001111111111 ;</font>
99546      1/1          			14'b10000000000000 : Gen_CrossB1 = 63'b000000000000000000000000000000000000000000000000000111111111111 ;
99547      1/1          			14'b0              : Gen_CrossB1 = 63'b000000000000000000000000000000000000000000000000000001111111111 ;
99548      1/1          			default            : Gen_CrossB1 = 63'b0 ;
99549                   		endcase
99550                   	end
99551                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
99552      1/1          		if ( ! Sys_Clk_RstN )
99553      1/1          			Acc_Len1 &lt;= #1.0 ( 6'b0 );
99554      1/1          		else if ( CmdTx_Vld &amp; NextTx )
99555      1/1          			Acc_Len1 &lt;= #1.0 ( Cur_NextLen1 );
                        MISSING_ELSE
99556                   	assign uAcc_MaxLen1_caseSel =
99557                   		{		u_221 [14]
99558                   			,	u_221 [13]
99559                   			,	u_221 [12]
99560                   			,	u_221 [11]
99561                   			,	u_221 [10]
99562                   			,	u_221 [9]
99563                   			,	u_221 [8]
99564                   			,	u_221 [7]
99565                   			,	u_221 [6]
99566                   			,	u_221 [5]
99567                   			,	u_221 [4]
99568                   			,	u_221 [3]
99569                   			,	u_221 [2]
99570                   			,	u_221 [1]
99571                   		}
99572                   		;
99573                   	always @( uAcc_MaxLen1_caseSel ) begin
99574      1/1          		case ( uAcc_MaxLen1_caseSel )
99575      <font color = "red">0/1     ==>  			14'b00000000000001 : Acc_MaxLen1 = 12'b000000111111 ;</font>
99576      1/1          			14'b00000000000010 : Acc_MaxLen1 = 12'b000001111111 ;
99577      1/1          			14'b00000000000100 : Acc_MaxLen1 = 12'b000001111111 ;
99578      <font color = "red">0/1     ==>  			14'b00000000001000 : Acc_MaxLen1 = 12'b000001111111 ;</font>
99579      <font color = "red">0/1     ==>  			14'b00000000010000 : Acc_MaxLen1 = 12'b000001111111 ;</font>
99580      <font color = "red">0/1     ==>  			14'b00000000100000 : Acc_MaxLen1 = 12'b000001111111 ;</font>
99581      1/1          			14'b00000001000000 : Acc_MaxLen1 = 12'b000001111111 ;
99582      <font color = "red">0/1     ==>  			14'b00000010000000 : Acc_MaxLen1 = 12'b000001111111 ;</font>
99583      <font color = "red">0/1     ==>  			14'b00000100000000 : Acc_MaxLen1 = 12'b000000111111 ;</font>
99584      <font color = "red">0/1     ==>  			14'b00001000000000 : Acc_MaxLen1 = 12'b000000111111 ;</font>
99585      <font color = "red">0/1     ==>  			14'b00010000000000 : Acc_MaxLen1 = 12'b000000111111 ;</font>
99586      <font color = "red">0/1     ==>  			14'b00100000000000 : Acc_MaxLen1 = 12'b000000111111 ;</font>
99587      <font color = "red">0/1     ==>  			14'b01000000000000 : Acc_MaxLen1 = 12'b000000111111 ;</font>
99588      1/1          			14'b10000000000000 : Acc_MaxLen1 = 12'b000001111111 ;
99589      1/1          			14'b0              : Acc_MaxLen1 = 12'b000000111111 ;
99590      1/1          			default            : Acc_MaxLen1 = 12'b0 ;
99591                   		endcase
99592                   	end
99593                   	assign uGen_MaxLen1_caseSel =
99594                   		{		u_64 [14]
99595                   			,	u_64 [13]
99596                   			,	u_64 [12]
99597                   			,	u_64 [11]
99598                   			,	u_64 [10]
99599                   			,	u_64 [9]
99600                   			,	u_64 [8]
99601                   			,	u_64 [7]
99602                   			,	u_64 [6]
99603                   			,	u_64 [5]
99604                   			,	u_64 [4]
99605                   			,	u_64 [3]
99606                   			,	u_64 [2]
99607                   			,	u_64 [1]
99608                   		}
99609                   		;
99610                   	always @( uGen_MaxLen1_caseSel ) begin
99611      1/1          		case ( uGen_MaxLen1_caseSel )
99612      <font color = "red">0/1     ==>  			14'b00000000000001 : Gen_MaxLen1 = 12'b000000111111 ;</font>
99613      1/1          			14'b00000000000010 : Gen_MaxLen1 = 12'b000001111111 ;
99614      1/1          			14'b00000000000100 : Gen_MaxLen1 = 12'b000001111111 ;
99615      <font color = "red">0/1     ==>  			14'b00000000001000 : Gen_MaxLen1 = 12'b000001111111 ;</font>
99616      <font color = "red">0/1     ==>  			14'b00000000010000 : Gen_MaxLen1 = 12'b000001111111 ;</font>
99617      <font color = "red">0/1     ==>  			14'b00000000100000 : Gen_MaxLen1 = 12'b000001111111 ;</font>
99618      1/1          			14'b00000001000000 : Gen_MaxLen1 = 12'b000001111111 ;
99619      <font color = "red">0/1     ==>  			14'b00000010000000 : Gen_MaxLen1 = 12'b000001111111 ;</font>
99620      1/1          			14'b00000100000000 : Gen_MaxLen1 = 12'b000000111111 ;
99621      <font color = "red">0/1     ==>  			14'b00001000000000 : Gen_MaxLen1 = 12'b000000111111 ;</font>
99622      1/1          			14'b00010000000000 : Gen_MaxLen1 = 12'b000000111111 ;
99623      1/1          			14'b00100000000000 : Gen_MaxLen1 = 12'b000000111111 ;
99624      <font color = "red">0/1     ==>  			14'b01000000000000 : Gen_MaxLen1 = 12'b000000111111 ;</font>
99625      1/1          			14'b10000000000000 : Gen_MaxLen1 = 12'b000001111111 ;
99626      1/1          			14'b0              : Gen_MaxLen1 = 12'b000000111111 ;
99627      1/1          			default            : Gen_MaxLen1 = 12'b0 ;
99628                   		endcase
99629                   	end
99630                   	assign uAcc_Width1_caseSel =
99631                   		{		u_221 [14]
99632                   			,	u_221 [13]
99633                   			,	u_221 [12]
99634                   			,	u_221 [11]
99635                   			,	u_221 [10]
99636                   			,	u_221 [9]
99637                   			,	u_221 [8]
99638                   			,	u_221 [7]
99639                   			,	u_221 [6]
99640                   			,	u_221 [5]
99641                   			,	u_221 [4]
99642                   			,	u_221 [3]
99643                   			,	u_221 [2]
99644                   			,	u_221 [1]
99645                   		}
99646                   		;
99647                   	always @( uAcc_Width1_caseSel ) begin
99648      1/1          		case ( uAcc_Width1_caseSel )
99649      <font color = "red">0/1     ==>  			14'b00000000000001 : Acc_Width1 = 8'b00000011 ;</font>
99650      1/1          			14'b00000000000010 : Acc_Width1 = 8'b00000011 ;
99651      1/1          			14'b00000000000100 : Acc_Width1 = 8'b00000011 ;
99652      <font color = "red">0/1     ==>  			14'b00000000001000 : Acc_Width1 = 8'b00000011 ;</font>
99653      <font color = "red">0/1     ==>  			14'b00000000010000 : Acc_Width1 = 8'b00000011 ;</font>
99654      <font color = "red">0/1     ==>  			14'b00000000100000 : Acc_Width1 = 8'b00000011 ;</font>
99655      1/1          			14'b00000001000000 : Acc_Width1 = 8'b00000011 ;
99656      <font color = "red">0/1     ==>  			14'b00000010000000 : Acc_Width1 = 8'b00000011 ;</font>
99657      <font color = "red">0/1     ==>  			14'b00000100000000 : Acc_Width1 = 8'b00000011 ;</font>
99658      <font color = "red">0/1     ==>  			14'b00001000000000 : Acc_Width1 = 8'b00000011 ;</font>
99659      <font color = "red">0/1     ==>  			14'b00010000000000 : Acc_Width1 = 8'b00000011 ;</font>
99660      <font color = "red">0/1     ==>  			14'b00100000000000 : Acc_Width1 = 8'b00000011 ;</font>
99661      <font color = "red">0/1     ==>  			14'b01000000000000 : Acc_Width1 = 8'b00000011 ;</font>
99662      1/1          			14'b10000000000000 : Acc_Width1 = 8'b00001111 ;
99663      1/1          			14'b0              : Acc_Width1 = 8'b00000011 ;
99664      1/1          			default            : Acc_Width1 = 8'b0 ;
99665                   		endcase
99666                   	end
99667                   	assign uGen_Width1_caseSel =
99668                   		{		u_64 [14]
99669                   			,	u_64 [13]
99670                   			,	u_64 [12]
99671                   			,	u_64 [11]
99672                   			,	u_64 [10]
99673                   			,	u_64 [9]
99674                   			,	u_64 [8]
99675                   			,	u_64 [7]
99676                   			,	u_64 [6]
99677                   			,	u_64 [5]
99678                   			,	u_64 [4]
99679                   			,	u_64 [3]
99680                   			,	u_64 [2]
99681                   			,	u_64 [1]
99682                   		}
99683                   		;
99684                   	always @( uGen_Width1_caseSel ) begin
99685      1/1          		case ( uGen_Width1_caseSel )
99686      <font color = "red">0/1     ==>  			14'b00000000000001 : Gen_Width1 = 8'b00000011 ;</font>
99687      1/1          			14'b00000000000010 : Gen_Width1 = 8'b00000011 ;
99688      1/1          			14'b00000000000100 : Gen_Width1 = 8'b00000011 ;
99689      <font color = "red">0/1     ==>  			14'b00000000001000 : Gen_Width1 = 8'b00000011 ;</font>
99690      <font color = "red">0/1     ==>  			14'b00000000010000 : Gen_Width1 = 8'b00000011 ;</font>
99691      <font color = "red">0/1     ==>  			14'b00000000100000 : Gen_Width1 = 8'b00000011 ;</font>
99692      1/1          			14'b00000001000000 : Gen_Width1 = 8'b00000011 ;
99693      <font color = "red">0/1     ==>  			14'b00000010000000 : Gen_Width1 = 8'b00000011 ;</font>
99694      1/1          			14'b00000100000000 : Gen_Width1 = 8'b00000011 ;
99695      <font color = "red">0/1     ==>  			14'b00001000000000 : Gen_Width1 = 8'b00000011 ;</font>
99696      1/1          			14'b00010000000000 : Gen_Width1 = 8'b00000011 ;
99697      1/1          			14'b00100000000000 : Gen_Width1 = 8'b00000011 ;
99698      <font color = "red">0/1     ==>  			14'b01000000000000 : Gen_Width1 = 8'b00000011 ;</font>
99699      1/1          			14'b10000000000000 : Gen_Width1 = 8'b00001111 ;
99700      1/1          			14'b0              : Gen_Width1 = 8'b00000011 ;
99701      1/1          			default            : Gen_Width1 = 8'b0 ;
99702                   		endcase
99703                   	end
99704                   	rsnoc_z_H_R_G_G2_Sa_Cb_9049ef3d Icb(
99705                   		.Addr( Cur_Addr )
99706                   	,	.CrossB1( Cur_CrossB1 )
99707                   	,	.Len1( Cur_Len1 )
99708                   	,	.Len1S( Len1S_Cross )
99709                   	,	.MaxLen1( Cur_MaxLen1 )
99710                   	,	.Split( Split_Cross )
99711                   	,	.Sys_Clk( Sys_Clk )
99712                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
99713                   	,	.Sys_Clk_En( Sys_Clk_En )
99714                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
99715                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
99716                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
99717                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
99718                   	,	.Sys_Pwr_Idle( )
99719                   	,	.Sys_Pwr_WakeUp( )
99720                   	,	.Width1( Cur_Width1 )
99721                   	);
99722                   	assign Bypass = ( GenRx_Req_BurstType == 1'b1 &amp; ~ RxPre | RxPre | Cur_Strm ) &amp; Idle;
99723                   	assign RxWrap = CmdRx_Vld &amp; GenRx_Req_BurstType == 1'b1;
99724                   	assign WdCnt = CmdTx_Vld ? Cur_Len1S [5:2] | { 4 { ( Err | RxWrap ) }  } : u_3873;
99725                   	assign GenTx_Req_Last =
99726                   		GenRx_Req_Last
99727                   		|		~ Idle &amp; Ret_Opc == 3'b000
99728                   		|			~ Idle &amp; Ret_Opc == 3'b100 &amp; WdCnt == 4'b0
99729                   		|			Idle &amp; CmdRx_Vld &amp; GenRx_Req_Opc == 3'b100 &amp; WdCnt == 4'b0;
99730                   	assign CmdTx_Vld = u_9b73;
99731                   	assign Cur_BurstAlign = Idle ? 1'b0 : 1'b0;
99732                   	assign CurSplit = ~ Cur_BurstAlign &amp; Split_Cross &amp; ~ Bypass;
99733                   	assign Err = CurSplit &amp; Idle &amp; CmdRx_Vld &amp; ( u_6afb | u_fa7a | Cur_Strm );
99734                   	assign CmdTx_Err = Err;
99735                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
99736      1/1          		if ( ! Sys_Clk_RstN )
99737      1/1          			Ret_Opc &lt;= #1.0 ( 3'b0 );
99738      1/1          		else if ( CmdRx_Vld &amp; Idle &amp; NextTx )
99739      1/1          			Ret_Opc &lt;= #1.0 ( GenRx_Req_Opc );
                        MISSING_ELSE
99740                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
99741                   		.Clk( Sys_Clk )
99742                   	,	.Clk_ClkS( Sys_Clk_ClkS )
99743                   	,	.Clk_En( Sys_Clk_En )
99744                   	,	.Clk_EnS( Sys_Clk_EnS )
99745                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
99746                   	,	.Clk_RstN( Sys_Clk_RstN )
99747                   	,	.Clk_Tm( Sys_Clk_Tm )
99748                   	,	.En( CmdRx_Vld &amp; Idle &amp; NextTx )
99749                   	,	.O( Cur_Strm )
99750                   	,	.Reset( ~ GenRx_Req_Lock )
99751                   	,	.Set( RxPreStrm )
99752                   	);
99753                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
99754      1/1          		if ( ! Sys_Clk_RstN )
99755      1/1          			u_3873 &lt;= #1.0 ( 4'b0 );
99756      1/1          		else if ( NextTx )
99757      1/1          			u_3873 &lt;= #1.0 ( WdCnt - 4'b0001 );
                        MISSING_ELSE
99758                   	assign uCur_Len1S_caseSel = { ~ Cur_BurstAlign &amp; Split_Cross &amp; ~ Bypass } ;
99759                   	always @( Cur_Len1 or Len1S_Cross or uCur_Len1S_caseSel ) begin
99760      1/1          		case ( uCur_Len1S_caseSel )
99761      1/1          			1'b1    : Cur_Len1S = Len1S_Cross ;
99762      1/1          			1'b0    : Cur_Len1S = Cur_Len1 ;
99763      1/1          			default : Cur_Len1S = 6'b0 ;
99764                   		endcase
99765                   	end
99766                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
99767      1/1          		if ( ! Sys_Clk_RstN )
99768      1/1          			u_9b73 &lt;= #1.0 ( 1'b1 );
99769      1/1          		else if ( NextTx )
99770      1/1          			u_9b73 &lt;= #1.0 ( GenTx_Req_Last );
                        MISSING_ELSE
99771                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
99772      1/1          		if ( ! Sys_Clk_RstN )
99773      1/1          			Idle &lt;= #1.0 ( 1'b1 );
99774      1/1          		else if ( NextTx &amp; CmdTx_Vld )
99775      1/1          			Idle &lt;= #1.0 ( End );
                        MISSING_ELSE
99776                   	assign CmdTx_MatchId = Idle ? CmdRx_MatchId : Acc_MatchId;
99777                   	assign CmdTx_Split = ~ End;
99778                   	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
99779                   	assign CmdTx_StrmRatio = CmdRx_StrmRatio;
99780                   	assign CmdTx_StrmType = CmdRx_StrmType;
99781                   	assign CmdTx_StrmValid = CmdRx_StrmValid;
99782                   	assign CmdTx_SubWord = 1'b0;
99783                   	assign GenRx_Req_Rdy = GenTx_Req_Rdy &amp; ( Idle | ~ CmdRx_Vld );
99784                   	assign GenTx_Req_Addr = Cur_Addr;
99785                   	assign GenTx_Req_Be = GenRx_Req_Be;
99786                   	assign GenTx_Req_BurstType = Idle ? GenRx_Req_BurstType : Ret_BurstType;
99787                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
99788      1/1          		if ( ! Sys_Clk_RstN )
99789      1/1          			Ret_BurstType &lt;= #1.0 ( 1'b0 );
99790      1/1          		else if ( CmdRx_Vld &amp; Idle &amp; NextTx )
99791      1/1          			Ret_BurstType &lt;= #1.0 ( GenRx_Req_BurstType );
                        MISSING_ELSE
99792                   	assign GenTx_Req_Data = GenRx_Req_Data;
99793                   	assign GenTx_Req_Len1 = Err ? GenRx_Req_Len1 : Cur_Len1S;
99794                   	assign GenTx_Req_Lock = ( Idle ? GenRx_Req_Lock : Ret_Lock );
99795                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
99796      1/1          		if ( ! Sys_Clk_RstN )
99797      1/1          			Ret_Lock &lt;= #1.0 ( 1'b0 );
99798      1/1          		else if ( CmdRx_Vld &amp; Idle &amp; NextTx )
99799      1/1          			Ret_Lock &lt;= #1.0 ( GenRx_Req_Lock );
                        MISSING_ELSE
99800                   	assign GenTx_Req_Opc = Idle ? GenRx_Req_Opc : Ret_Opc;
99801                   	assign GenTx_Req_SeqId = Idle ? GenRx_Req_SeqId : Ret_SeqId;
99802                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
99803      1/1          		if ( ! Sys_Clk_RstN )
99804      1/1          			Ret_SeqId &lt;= #1.0 ( 4'b0 );
99805      1/1          		else if ( CmdRx_Vld &amp; Idle &amp; NextTx )
99806      1/1          			Ret_SeqId &lt;= #1.0 ( GenRx_Req_SeqId );
                        MISSING_ELSE
99807                   	assign GenTx_Req_SeqUnOrdered = Idle ? GenRx_Req_SeqUnOrdered : Ret_SeqUnOrdered;
99808                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
99809      1/1          		if ( ! Sys_Clk_RstN )
99810      1/1          			Ret_SeqUnOrdered &lt;= #1.0 ( 1'b0 );
99811      1/1          		else if ( CmdRx_Vld &amp; Idle &amp; NextTx )
99812      1/1          			Ret_SeqUnOrdered &lt;= #1.0 ( GenRx_Req_SeqUnOrdered );
                        MISSING_ELSE
99813                   	assign GenTx_Req_SeqUnique = GenRx_Req_SeqUnique &amp; Idle &amp; ( ~ CurSplit | Err );
99814                   	assign GenTx_Req_User = Idle ? GenRx_Req_User : Ret_User;
99815                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
99816      1/1          		if ( ! Sys_Clk_RstN )
99817      1/1          			Ret_User &lt;= #1.0 ( 8'b0 );
99818      1/1          		else if ( CmdRx_Vld &amp; Idle &amp; NextTx )
99819      1/1          			Ret_User &lt;= #1.0 ( GenRx_Req_User );
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod622.html" >rsnoc_z_H_R_G_G2_S_U_af5a9b11</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>30</td><td>15</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>30</td><td>15</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       99462
 EXPRESSION (Idle ? GenRx_Req_Addr : Acc_Addr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       99464
 EXPRESSION (Idle ? Gen_CrossB1 : Acc_CrossB1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       99467
 EXPRESSION (Idle ? GenRx_Req_Len1 : Acc_Len1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       99468
 EXPRESSION (Idle ? Gen_MaxLen1 : Acc_MaxLen1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       99469
 EXPRESSION (Idle ? Gen_Width1 : Acc_Width1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       99724
 EXPRESSION (CmdTx_Vld ? ((Cur_Len1S[5:2] | {4 {(Err | RxWrap)}})) : u_3873)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       99731
 EXPRESSION (Idle ? 1'b0 : 1'b0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       99776
 EXPRESSION (Idle ? CmdRx_MatchId : Acc_MatchId)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       99786
 EXPRESSION (Idle ? GenRx_Req_BurstType : Ret_BurstType)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       99793
 EXPRESSION (Err ? GenRx_Req_Len1 : Cur_Len1S)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       99794
 EXPRESSION (Idle ? GenRx_Req_Lock : Ret_Lock)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       99800
 EXPRESSION (Idle ? GenRx_Req_Opc : Ret_Opc)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       99801
 EXPRESSION (Idle ? GenRx_Req_SeqId : Ret_SeqId)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       99807
 EXPRESSION (Idle ? GenRx_Req_SeqUnOrdered : Ret_SeqUnOrdered)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       99814
 EXPRESSION (Idle ? GenRx_Req_User : Ret_User)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod622.html" >rsnoc_z_H_R_G_G2_S_U_af5a9b11</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">111</td>
<td class="rt">25</td>
<td class="rt">22.52 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">1642</td>
<td class="rt">549</td>
<td class="rt">33.43 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">821</td>
<td class="rt">304</td>
<td class="rt">37.03 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">821</td>
<td class="rt">245</td>
<td class="rt">29.84 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">57</td>
<td class="rt">21</td>
<td class="rt">36.84 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">526</td>
<td class="rt">299</td>
<td class="rt">56.84 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">263</td>
<td class="rt">163</td>
<td class="rt">61.98 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">263</td>
<td class="rt">136</td>
<td class="rt">51.71 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">54</td>
<td class="rt">4</td>
<td class="rt">7.41  </td>
</tr><tr class="s2">
<td>Signal Bits</td>
<td class="rt">1116</td>
<td class="rt">250</td>
<td class="rt">22.40 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">558</td>
<td class="rt">141</td>
<td class="rt">25.27 </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">558</td>
<td class="rt">109</td>
<td class="rt">19.53 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx_CurIsWrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_MatchId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmLen1MSB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmRatio[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmRatio[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmValid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx_CurIsWrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_MatchId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_StrmLen1MSB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_StrmRatio[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_StrmRatio[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_StrmType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_StrmValid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_SubWord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenRx_Req_Addr[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Addr[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Addr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Addr[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Addr[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Addr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Addr[15:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Addr[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Addr[23:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Addr[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Addr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Be[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Be[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Data[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Data[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Data[11:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Data[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Data[30:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Data[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenRx_Req_SeqId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_SeqId[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Req_Addr[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Addr[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Addr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Addr[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Addr[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Addr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Addr[15:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Addr[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Addr[23:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Addr[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Addr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Be[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Be[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Data[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Data[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Data[11:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Data[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Data[30:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Data[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Req_SeqId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_SeqId[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_Found</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_Key[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_Key[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_Key[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_Key[13:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_Key[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_Key[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_Key[21:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_Key[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_Key[25:23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_Key[29:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_MatchId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_MatchId[3:1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_221[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_221[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_221[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_221[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_221[13:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_221[14]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3873[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_64[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_64[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_64[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_64[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_64[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_64[13:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_64[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_6afb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9b73</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b175[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b175[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_fa7a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Acc_Addr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Acc_Addr[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Acc_Addr[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Acc_Addr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Acc_Addr[6:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Acc_Addr[15:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Acc_Addr[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Acc_Addr[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Acc_Addr[23:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Acc_Addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Acc_Addr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Acc_Addr[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Acc_CrossB1[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Acc_CrossB1[11:10]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Acc_CrossB1[15:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Acc_CrossB1[62:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Acc_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Acc_MatchId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Acc_MatchId[3:1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Acc_MaxLen1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Acc_MaxLen1[6]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Acc_MaxLen1[11:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Acc_Width1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Acc_Width1[3:2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Acc_Width1[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Bypass</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_Addr[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cur_Addr[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_Addr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cur_Addr[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cur_Addr[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_Addr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cur_Addr[15:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_Addr[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cur_Addr[23:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_Addr[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cur_Addr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_Addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cur_AddrInc[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cur_AddrInc[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cur_AddrInc[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_AddrInc[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cur_AddrInc[11:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_BurstAlign</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_CrossB1[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_CrossB1[15:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cur_CrossB1[62:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cur_Len1Dec[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cur_Len1Dec[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_Len1Dec[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cur_Len1S[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cur_MaxLen1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_MaxLen1[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cur_MaxLen1[11:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_NextAddr[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cur_NextAddr[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_NextAddr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cur_NextAddr[9:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cur_NextAddr[15:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_NextAddr[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cur_NextAddr[23:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_NextAddr[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cur_NextAddr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_NextAddr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cur_NextLen1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_Strm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_Width1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_Width1[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cur_Width1[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurSplit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>End</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen_CrossB1[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen_CrossB1[15:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Gen_CrossB1[62:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen_MaxLen1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen_MaxLen1[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Gen_MaxLen1[11:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen_Width1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen_Width1[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Gen_Width1[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1S_Cross[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextTx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_Split_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ret_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ret_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ret_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ret_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Ret_SeqId[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Ret_SeqId[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Ret_SeqId[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ret_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ret_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPreStrm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWrap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Split_Cross</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WdCnt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uAcc_CrossB1_caseSel[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAcc_CrossB1_caseSel[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uAcc_CrossB1_caseSel[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uAcc_CrossB1_caseSel[12:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAcc_CrossB1_caseSel[13]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAcc_MaxLen1_caseSel[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAcc_MaxLen1_caseSel[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uAcc_MaxLen1_caseSel[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uAcc_MaxLen1_caseSel[12:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAcc_MaxLen1_caseSel[13]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAcc_Width1_caseSel[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAcc_Width1_caseSel[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uAcc_Width1_caseSel[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uAcc_Width1_caseSel[12:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAcc_Width1_caseSel[13]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uCur_Len1S_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uGen_CrossB1_caseSel[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uGen_CrossB1_caseSel[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uGen_CrossB1_caseSel[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uGen_CrossB1_caseSel[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uGen_CrossB1_caseSel[12:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uGen_CrossB1_caseSel[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uGen_MaxLen1_caseSel[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uGen_MaxLen1_caseSel[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uGen_MaxLen1_caseSel[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uGen_MaxLen1_caseSel[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uGen_MaxLen1_caseSel[12:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uGen_MaxLen1_caseSel[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uGen_Width1_caseSel[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uGen_Width1_caseSel[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uGen_Width1_caseSel[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uGen_Width1_caseSel[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uGen_Width1_caseSel[12:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uGen_Width1_caseSel[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_187839">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_S_U_af5a9b11">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
