Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!
Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition
    Info: Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Fri May  8 23:17:11 2020
Info: Command: quartus_sh -t /usr/lib/legup-7.5/legup/examples/setup_proj.tcl Arria10 Arria10-PAC RoutMib top 0
Info: Quartus(args): Arria10 Arria10-PAC RoutMib top 0
Using /usr/lib/legup-7.5/legup/boards/Arria10/Arria10-PAC/Arria10-PAC.qsf
Info (23030): Evaluation of Tcl script /usr/lib/legup-7.5/legup/examples/setup_proj.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1038 megabytes
    Info: Processing ended: Fri May  8 23:17:11 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00
Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!
Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition
    Info: Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Fri May  8 23:17:12 2020
Info: Command: quartus_sh --64bit --flow compile top
Info: Quartus(args): compile top
Info: Project Name = /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/top
Info: Revision Name = top
Info: *******************************************************************
Info: Running Quartus Prime IP Generation Tool
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition
    Info: Processing started: Fri May  8 23:17:12 2020
Info: Command: quartus_ipgenerate top -c top --run_default_mode_op
Info: Quartus Prime IP Generation Tool was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1231 megabytes
    Info: Processing ended: Fri May  8 23:17:13 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00
Info: *******************************************************************
Info: Running Quartus Prime Spectra-Q Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition
    Info: Processing started: Fri May  8 23:17:14 2020
Info: Command: quartus_syn --read_settings_files=off --write_settings_files=off top -c top
Info: qis_default_flow_script.tcl version: #1
Info: Initializing Spectra-Q Synthesis...
Info: Project = "top"
Info: Revision = "top"
Info: Analyzing source files
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Info: Elaborating from top-level entity "top"
Warning (13469): Verilog HDL assignment warning at RoutMib.v(1554): truncated value with size 7 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 1554
Warning (13469): Verilog HDL assignment warning at RoutMib.v(1626): truncated value with size 7 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 1626
Warning (13469): Verilog HDL assignment warning at RoutMib.v(1698): truncated value with size 7 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 1698
Warning (13469): Verilog HDL assignment warning at RoutMib.v(1789): truncated value with size 4 to match size of target (3) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 1789
Warning (13469): Verilog HDL assignment warning at RoutMib.v(1810): truncated value with size 32 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 1810
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2028): truncated value with size 7 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2028
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2670): truncated value with size 32 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2670
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2672): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2672
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2675): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2675
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2678): truncated value with size 32 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2678
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2680): truncated value with size 32 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2680
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2682): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2682
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2685): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2685
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2688): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2688
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2691): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2691
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2713): truncated value with size 32 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2713
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2715): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2715
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2718): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2718
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2734): truncated value with size 32 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2734
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2736): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2736
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2739): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2739
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2742): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2742
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2745): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2745
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2767): truncated value with size 32 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2767
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2769): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2769
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2772): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2772
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2775): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2775
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2778): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2778
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2800): truncated value with size 32 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2800
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2802): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2802
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2805): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2805
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2808): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2808
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2811): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2811
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2814): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2814
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2817): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2817
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2820): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2820
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2823): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2823
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2826): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2826
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2829): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2829
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2832): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2832
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2835): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2835
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2838): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2838
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2841): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2841
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2844): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2844
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2847): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2847
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2850): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2850
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2853): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2853
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2965): truncated value with size 32 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2965
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2967): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2967
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2970): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2970
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2973): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2973
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2976): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2976
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2979): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2979
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2982): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2982
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2985): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2985
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2988): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2988
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2991): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2991
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2994): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2994
Warning (13469): Verilog HDL assignment warning at RoutMib.v(2997): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 2997
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3000): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3000
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3003): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3003
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3006): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3006
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3100): truncated value with size 32 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3100
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3102): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3102
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3105): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3105
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3108): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3108
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3130): truncated value with size 32 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3130
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3132): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3132
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3135): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3135
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3138): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3138
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3160): truncated value with size 32 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3160
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3162): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3162
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3165): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3165
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3168): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3168
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3171): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3171
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3174): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3174
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3177): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3177
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3180): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3180
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3183): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3183
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3186): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3186
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3189): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3189
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3192): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3192
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3195): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3195
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3198): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3198
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3201): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3201
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3204): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3204
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3207): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3207
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3210): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3210
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3316): truncated value with size 32 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3316
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3318): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3318
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3321): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3321
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3324): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3324
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3327): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3327
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3330): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3330
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3333): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3333
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3336): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3336
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3339): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3339
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3342): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3342
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3345): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3345
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3348): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3348
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3351): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3351
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3354): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3354
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3357): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3357
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3360): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3360
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3363): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3363
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3469): truncated value with size 32 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3469
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3471): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3471
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3474): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3474
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3477): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3477
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3480): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3480
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3483): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3483
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3486): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3486
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3489): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3489
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3492): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3492
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3495): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3495
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3498): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3498
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3501): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3501
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3504): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3504
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3507): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3507
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3510): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3510
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3513): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3513
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3516): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3516
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3519): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3519
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3625): truncated value with size 32 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3625
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3627): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3627
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3630): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3630
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3633): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3633
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3636): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3636
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3639): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3639
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3642): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3642
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3645): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3645
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3648): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3648
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3651): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3651
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3654): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3654
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3657): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3657
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3660): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3660
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3663): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3663
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3666): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3666
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3669): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3669
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3672): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3672
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3778): truncated value with size 32 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3778
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3780): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3780
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3783): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3783
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3799): truncated value with size 32 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3799
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3801): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3801
Warning (13469): Verilog HDL assignment warning at RoutMib.v(3804): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 3804
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_52j2.tdf Line: 35
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_4pl1.tdf Line: 33
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_4pl1.tdf Line: 33
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_fbj2.tdf Line: 35
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_4pl1.tdf Line: 33
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_4pl1.tdf Line: 33
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_r1j2.tdf Line: 35
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_r1j2.tdf Line: 35
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 33
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 33
Info: Found 12 design entities
Info: There are 33 partitions after elaboration.
Info: Creating instance-specific data models and dissolving soft partitions
Info (18299): Expanding entity and wildcard assignments.
Info (18300): Expanded entity and wildcard assignments. Elapsed time: 00:00:00
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "main_inst|main_entry_vla65321|altsyncram_component|auto_generated|q_a[6]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 172
        Warning (14320): Synthesized away node "main_inst|main_entry_vla65321|altsyncram_component|auto_generated|q_a[7]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 194
        Warning (14320): Synthesized away node "main_inst|main_entry_vla65321|altsyncram_component|auto_generated|q_a[8]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 216
        Warning (14320): Synthesized away node "main_inst|main_entry_vla65321|altsyncram_component|auto_generated|q_a[9]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 238
        Warning (14320): Synthesized away node "main_inst|main_entry_vla65321|altsyncram_component|auto_generated|q_a[10]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 260
        Warning (14320): Synthesized away node "main_inst|main_entry_vla65321|altsyncram_component|auto_generated|q_a[11]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 282
        Warning (14320): Synthesized away node "main_inst|main_entry_vla65321|altsyncram_component|auto_generated|q_a[12]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 304
        Warning (14320): Synthesized away node "main_inst|main_entry_vla65321|altsyncram_component|auto_generated|q_a[13]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 326
        Warning (14320): Synthesized away node "main_inst|main_entry_vla65321|altsyncram_component|auto_generated|q_a[14]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 348
        Warning (14320): Synthesized away node "main_inst|main_entry_vla65321|altsyncram_component|auto_generated|q_a[15]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 370
        Warning (14320): Synthesized away node "main_inst|main_entry_vla65321|altsyncram_component|auto_generated|q_a[16]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 392
        Warning (14320): Synthesized away node "main_inst|main_entry_vla65321|altsyncram_component|auto_generated|q_a[17]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 414
        Warning (14320): Synthesized away node "main_inst|main_entry_vla65321|altsyncram_component|auto_generated|q_a[18]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 436
        Warning (14320): Synthesized away node "main_inst|main_entry_vla65321|altsyncram_component|auto_generated|q_a[19]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 458
        Warning (14320): Synthesized away node "main_inst|main_entry_vla65321|altsyncram_component|auto_generated|q_a[20]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 480
        Warning (14320): Synthesized away node "main_inst|main_entry_vla65321|altsyncram_component|auto_generated|q_a[21]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 502
        Warning (14320): Synthesized away node "main_inst|main_entry_vla65321|altsyncram_component|auto_generated|q_a[22]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 524
        Warning (14320): Synthesized away node "main_inst|main_entry_vla65321|altsyncram_component|auto_generated|q_a[23]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 546
        Warning (14320): Synthesized away node "main_inst|main_entry_vla65321|altsyncram_component|auto_generated|q_a[24]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 568
        Warning (14320): Synthesized away node "main_inst|main_entry_vla65321|altsyncram_component|auto_generated|q_a[25]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 590
        Warning (14320): Synthesized away node "main_inst|main_entry_vla65321|altsyncram_component|auto_generated|q_a[26]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 612
        Warning (14320): Synthesized away node "main_inst|main_entry_vla65321|altsyncram_component|auto_generated|q_a[27]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 634
        Warning (14320): Synthesized away node "main_inst|main_entry_vla65321|altsyncram_component|auto_generated|q_a[28]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 656
        Warning (14320): Synthesized away node "main_inst|main_entry_vla65321|altsyncram_component|auto_generated|q_a[29]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 678
        Warning (14320): Synthesized away node "main_inst|main_entry_vla65321|altsyncram_component|auto_generated|q_a[30]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 700
        Warning (14320): Synthesized away node "main_inst|main_entry_vla65321|altsyncram_component|auto_generated|q_a[31]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 722
        Warning (14320): Synthesized away node "main_inst|main_entry_vla66322|altsyncram_component|auto_generated|q_a[6]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 172
        Warning (14320): Synthesized away node "main_inst|main_entry_vla66322|altsyncram_component|auto_generated|q_a[7]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 194
        Warning (14320): Synthesized away node "main_inst|main_entry_vla66322|altsyncram_component|auto_generated|q_a[8]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 216
        Warning (14320): Synthesized away node "main_inst|main_entry_vla66322|altsyncram_component|auto_generated|q_a[9]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 238
        Warning (14320): Synthesized away node "main_inst|main_entry_vla66322|altsyncram_component|auto_generated|q_a[10]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 260
        Warning (14320): Synthesized away node "main_inst|main_entry_vla66322|altsyncram_component|auto_generated|q_a[11]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 282
        Warning (14320): Synthesized away node "main_inst|main_entry_vla66322|altsyncram_component|auto_generated|q_a[12]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 304
        Warning (14320): Synthesized away node "main_inst|main_entry_vla66322|altsyncram_component|auto_generated|q_a[13]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 326
        Warning (14320): Synthesized away node "main_inst|main_entry_vla66322|altsyncram_component|auto_generated|q_a[14]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 348
        Warning (14320): Synthesized away node "main_inst|main_entry_vla66322|altsyncram_component|auto_generated|q_a[15]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 370
        Warning (14320): Synthesized away node "main_inst|main_entry_vla66322|altsyncram_component|auto_generated|q_a[16]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 392
        Warning (14320): Synthesized away node "main_inst|main_entry_vla66322|altsyncram_component|auto_generated|q_a[17]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 414
        Warning (14320): Synthesized away node "main_inst|main_entry_vla66322|altsyncram_component|auto_generated|q_a[18]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 436
        Warning (14320): Synthesized away node "main_inst|main_entry_vla66322|altsyncram_component|auto_generated|q_a[19]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 458
        Warning (14320): Synthesized away node "main_inst|main_entry_vla66322|altsyncram_component|auto_generated|q_a[20]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 480
        Warning (14320): Synthesized away node "main_inst|main_entry_vla66322|altsyncram_component|auto_generated|q_a[21]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 502
        Warning (14320): Synthesized away node "main_inst|main_entry_vla66322|altsyncram_component|auto_generated|q_a[22]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 524
        Warning (14320): Synthesized away node "main_inst|main_entry_vla66322|altsyncram_component|auto_generated|q_a[23]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 546
        Warning (14320): Synthesized away node "main_inst|main_entry_vla66322|altsyncram_component|auto_generated|q_a[24]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 568
        Warning (14320): Synthesized away node "main_inst|main_entry_vla66322|altsyncram_component|auto_generated|q_a[25]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 590
        Warning (14320): Synthesized away node "main_inst|main_entry_vla66322|altsyncram_component|auto_generated|q_a[26]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 612
        Warning (14320): Synthesized away node "main_inst|main_entry_vla66322|altsyncram_component|auto_generated|q_a[27]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 634
        Warning (14320): Synthesized away node "main_inst|main_entry_vla66322|altsyncram_component|auto_generated|q_a[28]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 656
        Warning (14320): Synthesized away node "main_inst|main_entry_vla66322|altsyncram_component|auto_generated|q_a[29]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 678
        Warning (14320): Synthesized away node "main_inst|main_entry_vla66322|altsyncram_component|auto_generated|q_a[30]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 700
        Warning (14320): Synthesized away node "main_inst|main_entry_vla66322|altsyncram_component|auto_generated|q_a[31]" File: /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/tmp-clearbox/top/79602/altsyncram_vol1.tdf Line: 722
Info: Saving pre-synthesis snapshots for 1 partition(s)
Info: Synthesizing partition "|"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "main_inst|main_grid|ram" is uninferred due to inappropriate RAM size File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 4065
Info (286030): Timing-Driven Synthesis is running
Critical Warning (127005): Memory depth (64) in the design file differs from memory depth (36) in the Memory Initialization File "/home/dalila/SDAccel/routing/LegUp/RoutMib/mem_init/main_grid.mif" -- setting initial value for remaining addresses to 0
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "return_val[0]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 27
    Warning (13410): Pin "return_val[1]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 27
    Warning (13410): Pin "return_val[2]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 27
    Warning (13410): Pin "return_val[3]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 27
    Warning (13410): Pin "return_val[4]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 27
    Warning (13410): Pin "return_val[5]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 27
    Warning (13410): Pin "return_val[6]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 27
    Warning (13410): Pin "return_val[7]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 27
    Warning (13410): Pin "return_val[8]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 27
    Warning (13410): Pin "return_val[9]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 27
    Warning (13410): Pin "return_val[10]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 27
    Warning (13410): Pin "return_val[11]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 27
    Warning (13410): Pin "return_val[12]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 27
    Warning (13410): Pin "return_val[13]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 27
    Warning (13410): Pin "return_val[14]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 27
    Warning (13410): Pin "return_val[15]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 27
    Warning (13410): Pin "return_val[16]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 27
    Warning (13410): Pin "return_val[17]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 27
    Warning (13410): Pin "return_val[18]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 27
    Warning (13410): Pin "return_val[19]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 27
    Warning (13410): Pin "return_val[20]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 27
    Warning (13410): Pin "return_val[21]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 27
    Warning (13410): Pin "return_val[22]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 27
    Warning (13410): Pin "return_val[23]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 27
    Warning (13410): Pin "return_val[24]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 27
    Warning (13410): Pin "return_val[25]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 27
    Warning (13410): Pin "return_val[26]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 27
    Warning (13410): Pin "return_val[27]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 27
    Warning (13410): Pin "return_val[28]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 27
    Warning (13410): Pin "return_val[29]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 27
    Warning (13410): Pin "return_val[30]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 27
    Warning (13410): Pin "return_val[31]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutMib/RoutMib.v Line: 27
Info (17049): 158 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 2546 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 2242 logic cells
    Info (21064): Implemented 268 RAM segments
Info: Successfully synthesized partition
Info: Saving post-synthesis snapshots for 1 partition(s)
Info: Quartus Prime Spectra-Q Synthesis was successful. 0 errors, 245 warnings
    Info: Peak virtual memory: 1793 megabytes
    Info: Processing ended: Fri May  8 23:17:33 2020
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:46
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition
    Info: Processing started: Fri May  8 23:17:34 2020
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = top
Info (12262): Starting Fitter periphery placement operations
Info (16677): Loading synthesized database
Info (16734): Loading "synthesized" snapshot for partition "|".
Info (16678): Successfully loaded synthesized database: elapsed time is 00:00:02
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (119006): Selected device 10AX115N2F40E2LG for design "top"
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (12290): Loading the periphery placement data.
Info (12291): Periphery placement data loaded: elapsed time is 00:00:23
Info (12627): Pin ~ALTERA_DATA0~ is reserved at location AH18
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (16210): Plan updated with currently enabled project assignments.
Info (12295): Periphery placement of all unplaced cells complete: elapsed time is 00:00:00
Critical Warning (17951): There are 48 unused RX channels in the device. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of specified channels over time.
Critical Warning (18655): There are 48 unused TX channels in the device. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of such channels over time.
Info (11191): Automatically promoted 1 clock (1 global)
    Info (13173): clk~CLKENA0 (1410 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3D_G_I17
Info (176233): Starting register packing
Info (332104): Reading SDC File: 'RoutMib.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332158): Clock uncertainty characteristics of the Arria 10 device family are preliminary
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    5.000          clk
Info (176235): Finished register packing
    Extra Info (176218): Packed 76 registers into blocks of type Block RAM
Info (12263): Fitter periphery placement operations ending: elapsed time is 00:01:04
Info (11165): Fitter preparation operations ending: elapsed time is 00:00:58
Info (18252): The Fitter is using Spectra-Q Physical Synthesis.
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:10
Info (11888): Total time spent on timing analysis during Global Placement is 4.05 seconds.
Info (18258): Fitter Spectra-Q Physical Synthesis operations beginning
Info (18259): Fitter Spectra-Q Physical Synthesis operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during Physical Synthesis is 0.00 seconds.
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:05
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:41
Info (11888): Total time spent on timing analysis during Global Placement is 1.84 seconds.
Info (18258): Fitter Spectra-Q Physical Synthesis operations beginning
Info (18259): Fitter Spectra-Q Physical Synthesis operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during Physical Synthesis is 0.00 seconds.
Info (170189): Fitter placement preparation operations beginning
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during Placement is 3.62 seconds.
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X94_Y106 to location X105_Y117
Info (18289): Started post-fitting delay annotation
Info (18290): Delay annotation completed successfully
Info (18289): Started post-fitting delay annotation
Info (18290): Delay annotation completed successfully
Info (11888): Total time spent on timing analysis during Routing is 1.33 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:00:44
Info (18289): Started post-fitting delay annotation
Info (18290): Delay annotation completed successfully
Info (18289): Started post-fitting delay annotation
Info (18290): Delay annotation completed successfully
Info (18289): Started post-fitting delay annotation
Info (18290): Delay annotation completed successfully
Info (11888): Total time spent on timing analysis during Post-Routing is 0.06 seconds.
Info (16557): Fitter post-fit operations ending: elapsed time is 00:00:14
Info (144001): Generated suppressed messages file /home/dalila/SDAccel/routing/LegUp/RoutMib/synthesis/output_files/top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 7572 megabytes
    Info: Processing ended: Fri May  8 23:21:34 2020
    Info: Elapsed time: 00:04:00
    Info: Total CPU time (on all processors): 00:11:29
Info (293026): Skipped module Assembler due to the assignment FLOW_DISABLE_ASSEMBLER
Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition
    Info: Processing started: Fri May  8 23:21:37 2020
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database
Info (16734): Loading "final" snapshot for partition "|".
Info (16678): Successfully loaded final database: elapsed time is 00:00:05
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (18289): Started post-fitting delay annotation
Info (18290): Delay annotation completed successfully
Info (332104): Reading SDC File: 'RoutMib.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332158): Clock uncertainty characteristics of the Arria 10 device family are preliminary
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 900mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.002
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.002              -0.002 clk 
Info (332146): Worst-case hold slack is 0.076
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.076               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.087
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.087               0.000 clk 
Info: Analyzing Slow 900mV 0C Model
Info (332146): Worst-case setup slack is -0.061
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.061              -0.109 clk 
Info (332146): Worst-case hold slack is 0.070
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.070               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.081
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.081               0.000 clk 
Info: Analyzing Fast 900mV 100C Model
Info (332146): Worst-case setup slack is 2.046
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.046               0.000 clk 
Info (332146): Worst-case hold slack is 0.020
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.020               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.162
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.162               0.000 clk 
Info: Analyzing Fast 900mV 0C Model
Info (332146): Worst-case setup slack is 2.521
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.521               0.000 clk 
Info (332146): Worst-case hold slack is 0.020
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.020               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.188
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.188               0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4132 megabytes
    Info: Processing ended: Fri May  8 23:21:59 2020
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:28
Info (293000): Quartus Prime Full Compilation was successful. 0 errors, 252 warnings
Info (23030): Evaluation of Tcl script /opt/altera_pro/16.0.0/quartus/common/tcl/internal/qsh_flow.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 252 warnings
    Info: Peak virtual memory: 1082 megabytes
    Info: Processing ended: Fri May  8 23:22:00 2020
    Info: Elapsed time: 00:04:48
    Info: Total CPU time (on all processors): 00:12:49
