// Seed: 505545902
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output supply0 id_1;
  assign id_1 = 1'b0;
  wire id_7;
  wire id_8;
endmodule
module module_1 #(
    parameter id_5 = 32'd41
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire _id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_8,
      id_3,
      id_7,
      id_1
  );
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_9[id_5 : -1 'b0];
  ;
endmodule
