{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669205542166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669205542166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 23 12:12:22 2022 " "Processing started: Wed Nov 23 12:12:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669205542166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205542166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205542166 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669205542402 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669205542402 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "hello_adc.qsys " "Elaborating Platform Designer system entity \"hello_adc.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205548729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.23.12:12:31 Progress: Loading quartus/hello_adc.qsys " "2022.11.23.12:12:31 Progress: Loading quartus/hello_adc.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205551142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.23.12:12:31 Progress: Reading input file " "2022.11.23.12:12:31 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205551336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.23.12:12:31 Progress: Adding adc_control_core \[altera_modular_adc 20.1\] " "2022.11.23.12:12:31 Progress: Adding adc_control_core \[altera_modular_adc 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205551382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.23.12:12:31 Progress: Parameterizing module adc_control_core " "2022.11.23.12:12:31 Progress: Parameterizing module adc_control_core" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205551626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.23.12:12:31 Progress: Adding altpll \[altpll 20.1\] " "2022.11.23.12:12:31 Progress: Adding altpll \[altpll 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205551635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.23.12:12:32 Progress: Parameterizing module altpll " "2022.11.23.12:12:32 Progress: Parameterizing module altpll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205552270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.23.12:12:32 Progress: Adding clk_50 \[clock_source 20.1\] " "2022.11.23.12:12:32 Progress: Adding clk_50 \[clock_source 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205552271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.23.12:12:32 Progress: Parameterizing module clk_50 " "2022.11.23.12:12:32 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205552340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.23.12:12:32 Progress: Adding clock_bridge \[altera_clock_bridge 20.1\] " "2022.11.23.12:12:32 Progress: Adding clock_bridge \[altera_clock_bridge 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205552341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.23.12:12:32 Progress: Parameterizing module clock_bridge " "2022.11.23.12:12:32 Progress: Parameterizing module clock_bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205552372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.23.12:12:32 Progress: Building connections " "2022.11.23.12:12:32 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205552372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.23.12:12:32 Progress: Parameterizing connections " "2022.11.23.12:12:32 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205552403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.23.12:12:32 Progress: Validating " "2022.11.23.12:12:32 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205552406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.23.12:12:32 Progress: Done reading input file " "2022.11.23.12:12:32 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205552971 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hello_adc.altpll: altpll.areset_conduit must be exported, or connected to a matching conduit. " "Hello_adc.altpll: altpll.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205553183 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hello_adc.altpll: altpll.pll_slave must be connected to an Avalon-MM master " "Hello_adc.altpll: altpll.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205553183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hello_adc: Generating hello_adc \"hello_adc\" for QUARTUS_SYNTH " "Hello_adc: Generating hello_adc \"hello_adc\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205553817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_control_core: \"hello_adc\" instantiated altera_modular_adc \"adc_control_core\" " "Adc_control_core: \"hello_adc\" instantiated altera_modular_adc \"adc_control_core\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205554128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll: \"hello_adc\" instantiated altpll \"altpll\" " "Altpll: \"hello_adc\" instantiated altpll \"altpll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205555084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"hello_adc\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"hello_adc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205555087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Control_internal: \"adc_control_core\" instantiated altera_modular_adc_control \"control_internal\" " "Control_internal: \"adc_control_core\" instantiated altera_modular_adc_control \"control_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205555093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hello_adc: Done \"hello_adc\" with 5 modules, 13 files " "Hello_adc: Done \"hello_adc\" with 5 modules, 13 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205555093 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "hello_adc.qsys " "Finished elaborating Platform Designer system entity \"hello_adc.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205555810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus/hello_adc/synthesis/hello_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file quartus/hello_adc/synthesis/hello_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hello_adc " "Found entity 1: hello_adc" {  } { { "quartus/hello_adc/synthesis/hello_adc.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/hello_adc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205555844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205555844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus/hello_adc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file quartus/hello_adc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "quartus/hello_adc/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205555845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205555845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus/hello_adc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file quartus/hello_adc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "quartus/hello_adc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205555845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205555845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v 4 4 " "Found 4 design units, including 4 entities, in source file quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 hello_adc_altpll_dffpipe_l2c " "Found entity 1: hello_adc_altpll_dffpipe_l2c" {  } { { "quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205555846 ""} { "Info" "ISGN_ENTITY_NAME" "2 hello_adc_altpll_stdsync_sv6 " "Found entity 2: hello_adc_altpll_stdsync_sv6" {  } { { "quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205555846 ""} { "Info" "ISGN_ENTITY_NAME" "3 hello_adc_altpll_altpll_5b92 " "Found entity 3: hello_adc_altpll_altpll_5b92" {  } { { "quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205555846 ""} { "Info" "ISGN_ENTITY_NAME" "4 hello_adc_altpll " "Found entity 4: hello_adc_altpll" {  } { { "quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205555846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205555846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v 1 1 " "Found 1 design units, including 1 entities, in source file quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 hello_adc_adc_control_core " "Found entity 1: hello_adc_adc_control_core" {  } { { "quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205555847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205555847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205555847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205555847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205555848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205555848 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(716) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using \"x\" or \"z\"" {  } { { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 716 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1669205555849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205555850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205555850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus/hello_adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file quartus/hello_adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "quartus/hello_adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205555851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205555851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205555852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205555852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205555853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205555853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga/src/paddle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga/src/paddle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 paddles-A " "Found design unit 1: paddles-A" {  } { { "fpga/src/paddle.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/fpga/src/paddle.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205556192 ""} { "Info" "ISGN_ENTITY_NAME" "1 paddles " "Found entity 1: paddles" {  } { { "fpga/src/paddle.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/fpga/src/paddle.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205556192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205556192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevsegxdec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevsegxdec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevSegxDec-bhv " "Found design unit 1: sevSegxDec-bhv" {  } { { "sevsegxdec.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sevsegxdec.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205556192 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevSegxDec " "Found entity 1: sevSegxDec" {  } { { "sevsegxdec.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sevsegxdec.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205556192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205556192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadrature_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file quadrature_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quadrature_decoder-logic " "Found design unit 1: quadrature_decoder-logic" {  } { { "quadrature_decoder.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/quadrature_decoder.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205556193 ""} { "Info" "ISGN_ENTITY_NAME" "1 quadrature_decoder " "Found entity 1: quadrature_decoder" {  } { { "quadrature_decoder.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/quadrature_decoder.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205556193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205556193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNC-MAIN " "Found design unit 1: SYNC-MAIN" {  } { { "sync.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205556194 ""} { "Info" "ISGN_ENTITY_NAME" "1 SYNC " "Found entity 1: SYNC" {  } { { "sync.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205556194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205556194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VGA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-MAIN " "Found design unit 1: VGA-MAIN" {  } { { "VGA.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/VGA.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205556195 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/VGA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205556195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205556195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "/home/asr/Documents/GitHub/city2077/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205556196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205556196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcgsprite.vhd 2 0 " "Found 2 design units, including 0 entities, in source file pcgsprite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DW " "Found design unit 1: DW" {  } { { "pcgsprite.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/pcgsprite.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205556196 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DW-body " "Found design unit 2: DW-body" {  } { { "pcgsprite.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/pcgsprite.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205556196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205556196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_LITE_Golden_Top.v 1 1 " "Found 1 design units, including 1 entities, in source file DE10_LITE_Golden_Top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205556197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205556197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "txtscreen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file txtscreen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 txtScreen-RTL " "Found design unit 1: txtScreen-RTL" {  } { { "txtscreen.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/txtscreen.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205556197 ""} { "Info" "ISGN_ENTITY_NAME" "1 txtScreen " "Found entity 1: txtScreen" {  } { { "txtscreen.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/txtscreen.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205556197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205556197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dispmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispmem " "Found entity 1: dispmem" {  } { { "dispmem.v" "" { Text "/home/asr/Documents/GitHub/city2077/dispmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205556198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205556198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "charrom.v 1 1 " "Found 1 design units, including 1 entities, in source file charrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 charrom " "Found entity 1: charrom" {  } { { "charrom.v" "" { Text "/home/asr/Documents/GitHub/city2077/charrom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205556199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205556199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcgsprite2.vhd 2 0 " "Found 2 design units, including 0 entities, in source file pcgsprite2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DW2 " "Found design unit 1: DW2" {  } { { "pcgsprite2.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/pcgsprite2.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205556199 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DW2-body " "Found design unit 2: DW2-body" {  } { { "pcgsprite2.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/pcgsprite2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205556199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205556199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char2std.vhd 2 0 " "Found 2 design units, including 0 entities, in source file char2std.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CHAR2STD " "Found design unit 1: CHAR2STD" {  } { { "char2std.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/char2std.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205556200 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CHAR2STD-body " "Found design unit 2: CHAR2STD-body" {  } { { "char2std.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/char2std.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205556200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205556200 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/asr/Documents/GitHub/city2077/db/ip/hello_adc/hello_adc.v /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/hello_adc.v " "File \"/home/asr/Documents/GitHub/city2077/db/ip/hello_adc/hello_adc.v\" is a duplicate of already analyzed file \"/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/hello_adc.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1669205556200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/hello_adc.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hello_adc/hello_adc.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205556200 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/asr/Documents/GitHub/city2077/db/ip/hello_adc/submodules/altera_modular_adc_control.v /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v " "File \"/home/asr/Documents/GitHub/city2077/db/ip/hello_adc/submodules/altera_modular_adc_control.v\" is a duplicate of already analyzed file \"/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1669205556200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/altera_modular_adc_control.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hello_adc/submodules/altera_modular_adc_control.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205556201 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/asr/Documents/GitHub/city2077/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v " "File \"/home/asr/Documents/GitHub/city2077/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v\" is a duplicate of already analyzed file \"/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1669205556201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205556201 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/asr/Documents/GitHub/city2077/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v " "File \"/home/asr/Documents/GitHub/city2077/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v\" is a duplicate of already analyzed file \"/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1669205556201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205556201 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/asr/Documents/GitHub/city2077/db/ip/hello_adc/submodules/altera_reset_controller.v /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_reset_controller.v " "File \"/home/asr/Documents/GitHub/city2077/db/ip/hello_adc/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1669205556202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hello_adc/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205556202 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/asr/Documents/GitHub/city2077/db/ip/hello_adc/submodules/altera_reset_synchronizer.v /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_reset_synchronizer.v " "File \"/home/asr/Documents/GitHub/city2077/db/ip/hello_adc/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1669205556202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hello_adc/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205556202 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/asr/Documents/GitHub/city2077/db/ip/hello_adc/submodules/chsel_code_converter_sw_to_hw.v /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v " "File \"/home/asr/Documents/GitHub/city2077/db/ip/hello_adc/submodules/chsel_code_converter_sw_to_hw.v\" is a duplicate of already analyzed file \"/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1669205556202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/chsel_code_converter_sw_to_hw.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hello_adc/submodules/chsel_code_converter_sw_to_hw.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205556202 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/asr/Documents/GitHub/city2077/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v " "File \"/home/asr/Documents/GitHub/city2077/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v\" is a duplicate of already analyzed file \"/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1669205556202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hello_adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205556203 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/asr/Documents/GitHub/city2077/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v " "File \"/home/asr/Documents/GitHub/city2077/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v\" is a duplicate of already analyzed file \"/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1669205556203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205556203 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/asr/Documents/GitHub/city2077/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v " "File \"/home/asr/Documents/GitHub/city2077/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v\" is a duplicate of already analyzed file \"/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1669205556203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205556203 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/asr/Documents/GitHub/city2077/db/ip/hello_adc/submodules/hello_adc_altpll.v /home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v " "File \"/home/asr/Documents/GitHub/city2077/db/ip/hello_adc/submodules/hello_adc_altpll.v\" is a duplicate of already analyzed file \"/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1669205556203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/hello_adc_altpll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hello_adc/submodules/hello_adc_altpll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205556203 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669205556255 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE10_LITE_Golden_Top.v(46) " "Output port \"DRAM_ADDR\" at DE10_LITE_Golden_Top.v(46) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669205556256 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE10_LITE_Golden_Top.v(47) " "Output port \"DRAM_BA\" at DE10_LITE_Golden_Top.v(47) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669205556256 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE10_LITE_Golden_Top.v(48) " "Output port \"DRAM_CAS_N\" at DE10_LITE_Golden_Top.v(48) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669205556256 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE10_LITE_Golden_Top.v(49) " "Output port \"DRAM_CKE\" at DE10_LITE_Golden_Top.v(49) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669205556256 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE10_LITE_Golden_Top.v(50) " "Output port \"DRAM_CLK\" at DE10_LITE_Golden_Top.v(50) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669205556257 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE10_LITE_Golden_Top.v(51) " "Output port \"DRAM_CS_N\" at DE10_LITE_Golden_Top.v(51) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669205556257 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE10_LITE_Golden_Top.v(53) " "Output port \"DRAM_LDQM\" at DE10_LITE_Golden_Top.v(53) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669205556257 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE10_LITE_Golden_Top.v(54) " "Output port \"DRAM_RAS_N\" at DE10_LITE_Golden_Top.v(54) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669205556257 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE10_LITE_Golden_Top.v(55) " "Output port \"DRAM_UDQM\" at DE10_LITE_Golden_Top.v(55) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669205556257 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE10_LITE_Golden_Top.v(56) " "Output port \"DRAM_WE_N\" at DE10_LITE_Golden_Top.v(56) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669205556257 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N DE10_LITE_Golden_Top.v(105) " "Output port \"GSENSOR_CS_N\" at DE10_LITE_Golden_Top.v(105) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669205556257 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK DE10_LITE_Golden_Top.v(107) " "Output port \"GSENSOR_SCLK\" at DE10_LITE_Golden_Top.v(107) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669205556257 "|DE10_LITE_Golden_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:VGA_DISP " "Elaborating entity \"VGA\" for hierarchy \"VGA:VGA_DISP\"" {  } { { "DE10_LITE_Golden_Top.v" "VGA_DISP" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll VGA:VGA_DISP\|pll:C " "Elaborating entity \"pll\" for hierarchy \"VGA:VGA_DISP\|pll:C\"" {  } { { "VGA.vhd" "C" { Text "/home/asr/Documents/GitHub/city2077/VGA.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA:VGA_DISP\|pll:C\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA:VGA_DISP\|pll:C\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "/home/asr/Documents/GitHub/city2077/pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:VGA_DISP\|pll:C\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA:VGA_DISP\|pll:C\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "/home/asr/Documents/GitHub/city2077/pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:VGA_DISP\|pll:C\|altpll:altpll_component " "Instantiated megafunction \"VGA:VGA_DISP\|pll:C\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2000 " "Parameter \"clk0_divide_by\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556318 ""}  } { { "pll.v" "" { Text "/home/asr/Documents/GitHub/city2077/pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669205556318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/asr/Documents/GitHub/city2077/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205556352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205556352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll VGA:VGA_DISP\|pll:C\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"VGA:VGA_DISP\|pll:C\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYNC VGA:VGA_DISP\|SYNC:C1 " "Elaborating entity \"SYNC\" for hierarchy \"VGA:VGA_DISP\|SYNC:C1\"" {  } { { "VGA.vhd" "C1" { Text "/home/asr/Documents/GitHub/city2077/VGA.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556359 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "P_X1 sync.vhd(91) " "VHDL Signal Declaration warning at sync.vhd(91): used explicit default value for signal \"P_X1\" because signal was never assigned a value" {  } { { "sync.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 91 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1669205556360 "|DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "P_X2 sync.vhd(93) " "VHDL Signal Declaration warning at sync.vhd(93): used explicit default value for signal \"P_X2\" because signal was never assigned a value" {  } { { "sync.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 93 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1669205556360 "|DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "scaleP sync.vhd(136) " "VHDL Signal Declaration warning at sync.vhd(136): used explicit default value for signal \"scaleP\" because signal was never assigned a value" {  } { { "sync.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 136 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1669205556360 "|DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "scaleBL sync.vhd(137) " "VHDL Signal Declaration warning at sync.vhd(137): used explicit default value for signal \"scaleBL\" because signal was never assigned a value" {  } { { "sync.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 137 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1669205556360 "|DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "paddle sync.vhd(165) " "VHDL Signal Declaration warning at sync.vhd(165): used explicit default value for signal \"paddle\" because signal was never assigned a value" {  } { { "sync.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 165 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1669205556360 "|DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ball sync.vhd(177) " "VHDL Signal Declaration warning at sync.vhd(177): used explicit default value for signal \"ball\" because signal was never assigned a value" {  } { { "sync.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 177 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1669205556360 "|DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "led\[4..1\] sync.vhd(20) " "Using initial value X (don't care) for net \"led\[4..1\]\" at sync.vhd(20)" {  } { { "sync.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 20 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205556374 "|DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "HEX2\[7\] sync.vhd(23) " "Using initial value X (don't care) for net \"HEX2\[7\]\" at sync.vhd(23)" {  } { { "sync.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205556374 "|DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "HEX3\[7\] sync.vhd(24) " "Using initial value X (don't care) for net \"HEX3\[7\]\" at sync.vhd(24)" {  } { { "sync.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 24 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205556374 "|DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txtScreen VGA:VGA_DISP\|SYNC:C1\|txtScreen:txtscr " "Elaborating entity \"txtScreen\" for hierarchy \"VGA:VGA_DISP\|SYNC:C1\|txtScreen:txtscr\"" {  } { { "sync.vhd" "txtscr" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556421 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q_8x12 txtscreen.vhd(89) " "VHDL Process Statement warning at txtscreen.vhd(89): signal \"q_8x12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "txtscreen.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/txtscreen.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669205556423 "|DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|txtScreen:txtscr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "charrom VGA:VGA_DISP\|SYNC:C1\|txtScreen:txtscr\|charrom:font8x12_inst " "Elaborating entity \"charrom\" for hierarchy \"VGA:VGA_DISP\|SYNC:C1\|txtScreen:txtscr\|charrom:font8x12_inst\"" {  } { { "txtscreen.vhd" "font8x12_inst" { Text "/home/asr/Documents/GitHub/city2077/txtscreen.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA:VGA_DISP\|SYNC:C1\|txtScreen:txtscr\|charrom:font8x12_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA:VGA_DISP\|SYNC:C1\|txtScreen:txtscr\|charrom:font8x12_inst\|altsyncram:altsyncram_component\"" {  } { { "charrom.v" "altsyncram_component" { Text "/home/asr/Documents/GitHub/city2077/charrom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:VGA_DISP\|SYNC:C1\|txtScreen:txtscr\|charrom:font8x12_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA:VGA_DISP\|SYNC:C1\|txtScreen:txtscr\|charrom:font8x12_inst\|altsyncram:altsyncram_component\"" {  } { { "charrom.v" "" { Text "/home/asr/Documents/GitHub/city2077/charrom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:VGA_DISP\|SYNC:C1\|txtScreen:txtscr\|charrom:font8x12_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA:VGA_DISP\|SYNC:C1\|txtScreen:txtscr\|charrom:font8x12_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file font18x12.hex " "Parameter \"init_file\" = \"font18x12.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556465 ""}  } { { "charrom.v" "" { Text "/home/asr/Documents/GitHub/city2077/charrom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669205556465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ag91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ag91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ag91 " "Found entity 1: altsyncram_ag91" {  } { { "db/altsyncram_ag91.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/altsyncram_ag91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205556496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205556496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ag91 VGA:VGA_DISP\|SYNC:C1\|txtScreen:txtscr\|charrom:font8x12_inst\|altsyncram:altsyncram_component\|altsyncram_ag91:auto_generated " "Elaborating entity \"altsyncram_ag91\" for hierarchy \"VGA:VGA_DISP\|SYNC:C1\|txtScreen:txtscr\|charrom:font8x12_inst\|altsyncram:altsyncram_component\|altsyncram_ag91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556497 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "font18x12.hex 72 10 " "Width of data items in \"font18x12.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 72 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 font18x12.hex " "Data at line (1) of memory initialization file \"font18x12.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/asr/Documents/GitHub/city2077/font18x12.hex" "" { Text "/home/asr/Documents/GitHub/city2077/font18x12.hex" 1 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1669205556501 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 font18x12.hex " "Data at line (2) of memory initialization file \"font18x12.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/asr/Documents/GitHub/city2077/font18x12.hex" "" { Text "/home/asr/Documents/GitHub/city2077/font18x12.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1669205556501 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 font18x12.hex " "Data at line (3) of memory initialization file \"font18x12.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/asr/Documents/GitHub/city2077/font18x12.hex" "" { Text "/home/asr/Documents/GitHub/city2077/font18x12.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1669205556501 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 font18x12.hex " "Data at line (4) of memory initialization file \"font18x12.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/asr/Documents/GitHub/city2077/font18x12.hex" "" { Text "/home/asr/Documents/GitHub/city2077/font18x12.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1669205556501 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 font18x12.hex " "Data at line (5) of memory initialization file \"font18x12.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/asr/Documents/GitHub/city2077/font18x12.hex" "" { Text "/home/asr/Documents/GitHub/city2077/font18x12.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1669205556501 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 font18x12.hex " "Data at line (6) of memory initialization file \"font18x12.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/asr/Documents/GitHub/city2077/font18x12.hex" "" { Text "/home/asr/Documents/GitHub/city2077/font18x12.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1669205556501 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 font18x12.hex " "Data at line (7) of memory initialization file \"font18x12.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/asr/Documents/GitHub/city2077/font18x12.hex" "" { Text "/home/asr/Documents/GitHub/city2077/font18x12.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1669205556501 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 font18x12.hex " "Data at line (8) of memory initialization file \"font18x12.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/asr/Documents/GitHub/city2077/font18x12.hex" "" { Text "/home/asr/Documents/GitHub/city2077/font18x12.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1669205556501 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 font18x12.hex " "Data at line (9) of memory initialization file \"font18x12.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/asr/Documents/GitHub/city2077/font18x12.hex" "" { Text "/home/asr/Documents/GitHub/city2077/font18x12.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1669205556501 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 font18x12.hex " "Data at line (10) of memory initialization file \"font18x12.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/asr/Documents/GitHub/city2077/font18x12.hex" "" { Text "/home/asr/Documents/GitHub/city2077/font18x12.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1669205556501 ""}  } { { "/home/asr/Documents/GitHub/city2077/font18x12.hex" "" { Text "/home/asr/Documents/GitHub/city2077/font18x12.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1669205556501 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1152 /home/asr/Documents/GitHub/city2077/font18x12.hex " "Memory depth (2048) in the design file differs from memory depth (1152) in the Memory Initialization File \"/home/asr/Documents/GitHub/city2077/font18x12.hex\" -- setting initial value for remaining addresses to 0" {  } { { "charrom.v" "" { Text "/home/asr/Documents/GitHub/city2077/charrom.v" 82 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1669205556502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispmem VGA:VGA_DISP\|SYNC:C1\|txtScreen:txtscr\|dispmem:dispmem_inst " "Elaborating entity \"dispmem\" for hierarchy \"VGA:VGA_DISP\|SYNC:C1\|txtScreen:txtscr\|dispmem:dispmem_inst\"" {  } { { "txtscreen.vhd" "dispmem_inst" { Text "/home/asr/Documents/GitHub/city2077/txtscreen.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA:VGA_DISP\|SYNC:C1\|txtScreen:txtscr\|dispmem:dispmem_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA:VGA_DISP\|SYNC:C1\|txtScreen:txtscr\|dispmem:dispmem_inst\|altsyncram:altsyncram_component\"" {  } { { "dispmem.v" "altsyncram_component" { Text "/home/asr/Documents/GitHub/city2077/dispmem.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:VGA_DISP\|SYNC:C1\|txtScreen:txtscr\|dispmem:dispmem_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA:VGA_DISP\|SYNC:C1\|txtScreen:txtscr\|dispmem:dispmem_inst\|altsyncram:altsyncram_component\"" {  } { { "dispmem.v" "" { Text "/home/asr/Documents/GitHub/city2077/dispmem.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:VGA_DISP\|SYNC:C1\|txtScreen:txtscr\|dispmem:dispmem_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA:VGA_DISP\|SYNC:C1\|txtScreen:txtscr\|dispmem:dispmem_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ramstart.mif " "Parameter \"init_file\" = \"ramstart.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556534 ""}  } { { "dispmem.v" "" { Text "/home/asr/Documents/GitHub/city2077/dispmem.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669205556534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0tp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0tp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0tp1 " "Found entity 1: altsyncram_0tp1" {  } { { "db/altsyncram_0tp1.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/altsyncram_0tp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205556565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205556565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0tp1 VGA:VGA_DISP\|SYNC:C1\|txtScreen:txtscr\|dispmem:dispmem_inst\|altsyncram:altsyncram_component\|altsyncram_0tp1:auto_generated " "Elaborating entity \"altsyncram_0tp1\" for hierarchy \"VGA:VGA_DISP\|SYNC:C1\|txtScreen:txtscr\|dispmem:dispmem_inst\|altsyncram:altsyncram_component\|altsyncram_0tp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paddles VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions " "Elaborating entity \"paddles\" for hierarchy \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\"" {  } { { "sync.vhd" "paddlePositions" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556584 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cur_channel paddle.vhd(54) " "Verilog HDL or VHDL warning at paddle.vhd(54): object \"cur_channel\" assigned a value but never read" {  } { { "fpga/src/paddle.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/fpga/src/paddle.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669205556584 "|DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0 " "Elaborating entity \"hello_adc\" for hierarchy \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\"" {  } { { "fpga/src/paddle.vhd" "qsys_u0" { Text "/home/asr/Documents/GitHub/city2077/fpga/src/paddle.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc_adc_control_core VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core " "Elaborating entity \"hello_adc_adc_control_core\" for hierarchy \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\"" {  } { { "quartus/hello_adc/synthesis/hello_adc.v" "adc_control_core" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/hello_adc.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\"" {  } { { "quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v" "control_internal" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556599 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(70) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669205556601 "|DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556629 ""}  } { { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669205556629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205556807 ""}  } { { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669205556807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/scfifo_ds61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205556837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205556837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/a_dpfifo_3o41.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205556840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205556840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "/home/asr/Documents/GitHub/city2077/db/scfifo_ds61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/a_fefifo_c6e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205556844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205556844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "/home/asr/Documents/GitHub/city2077/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205556876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205556876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "/home/asr/Documents/GitHub/city2077/db/a_fefifo_c6e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/altsyncram_rqn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205556911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205556911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "/home/asr/Documents/GitHub/city2077/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205556948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205556948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "/home/asr/Documents/GitHub/city2077/db/a_dpfifo_3o41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc_altpll VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_altpll:altpll " "Elaborating entity \"hello_adc_altpll\" for hierarchy \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\"" {  } { { "quartus/hello_adc/synthesis/hello_adc.v" "altpll" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/hello_adc.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc_altpll_stdsync_sv6 VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_stdsync_sv6:stdsync2 " "Elaborating entity \"hello_adc_altpll_stdsync_sv6\" for hierarchy \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_stdsync_sv6:stdsync2\"" {  } { { "quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v" "stdsync2" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc_altpll_dffpipe_l2c VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_stdsync_sv6:stdsync2\|hello_adc_altpll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"hello_adc_altpll_dffpipe_l2c\" for hierarchy \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_stdsync_sv6:stdsync2\|hello_adc_altpll_dffpipe_l2c:dffpipe3\"" {  } { { "quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v" "dffpipe3" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc_altpll_altpll_5b92 VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_altpll_5b92:sd1 " "Elaborating entity \"hello_adc_altpll_altpll_5b92\" for hierarchy \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_altpll_5b92:sd1\"" {  } { { "quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v" "sd1" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|altera_reset_controller:rst_controller\"" {  } { { "quartus/hello_adc/synthesis/hello_adc.v" "rst_controller" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/hello_adc.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "quartus/hello_adc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "quartus/hello_adc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevSegxDec VGA:VGA_DISP\|SYNC:C1\|sevSegxDec:digit0 " "Elaborating entity \"sevSegxDec\" for hierarchy \"VGA:VGA_DISP\|SYNC:C1\|sevSegxDec:digit0\"" {  } { { "sync.vhd" "digit0" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205556992 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "quartus/hello_adc/synthesis/hello_adc.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/hello_adc.v" 44 0 0 } } { "fpga/src/paddle.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/fpga/src/paddle.vhd" 117 0 0 } } { "sync.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 196 0 0 } } { "VGA.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/VGA.vhd" 80 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205557132 "|DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "quartus/hello_adc/synthesis/hello_adc.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/hello_adc.v" 44 0 0 } } { "fpga/src/paddle.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/fpga/src/paddle.vhd" 117 0 0 } } { "sync.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 196 0 0 } } { "VGA.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/VGA.vhd" 80 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205557132 "|DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "quartus/hello_adc/synthesis/hello_adc.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/hello_adc.v" 44 0 0 } } { "fpga/src/paddle.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/fpga/src/paddle.vhd" 117 0 0 } } { "sync.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 196 0 0 } } { "VGA.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/VGA.vhd" 80 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205557132 "|DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "quartus/hello_adc/synthesis/hello_adc.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/hello_adc.v" 44 0 0 } } { "fpga/src/paddle.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/fpga/src/paddle.vhd" 117 0 0 } } { "sync.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 196 0 0 } } { "VGA.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/VGA.vhd" 80 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205557132 "|DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "quartus/hello_adc/synthesis/hello_adc.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/hello_adc.v" 44 0 0 } } { "fpga/src/paddle.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/fpga/src/paddle.vhd" 117 0 0 } } { "sync.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 196 0 0 } } { "VGA.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/VGA.vhd" 80 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205557132 "|DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "quartus/hello_adc/synthesis/hello_adc.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/hello_adc.v" 44 0 0 } } { "fpga/src/paddle.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/fpga/src/paddle.vhd" 117 0 0 } } { "sync.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 196 0 0 } } { "VGA.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/VGA.vhd" 80 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205557132 "|DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "quartus/hello_adc/synthesis/hello_adc.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/hello_adc.v" 44 0 0 } } { "fpga/src/paddle.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/fpga/src/paddle.vhd" 117 0 0 } } { "sync.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 196 0 0 } } { "VGA.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/VGA.vhd" 80 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205557132 "|DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "quartus/hello_adc/synthesis/hello_adc.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/hello_adc.v" 44 0 0 } } { "fpga/src/paddle.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/fpga/src/paddle.vhd" 117 0 0 } } { "sync.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 196 0 0 } } { "VGA.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/VGA.vhd" 80 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205557132 "|DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "quartus/hello_adc/synthesis/hello_adc.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/hello_adc.v" 44 0 0 } } { "fpga/src/paddle.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/fpga/src/paddle.vhd" 117 0 0 } } { "sync.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 196 0 0 } } { "VGA.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/VGA.vhd" 80 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205557132 "|DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "quartus/hello_adc/synthesis/hello_adc.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/hello_adc.v" 44 0 0 } } { "fpga/src/paddle.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/fpga/src/paddle.vhd" 117 0 0 } } { "sync.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 196 0 0 } } { "VGA.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/VGA.vhd" 80 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205557132 "|DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "quartus/hello_adc/synthesis/hello_adc.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/hello_adc.v" 44 0 0 } } { "fpga/src/paddle.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/fpga/src/paddle.vhd" 117 0 0 } } { "sync.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 196 0 0 } } { "VGA.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/VGA.vhd" 80 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205557132 "|DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"VGA:VGA_DISP\|SYNC:C1\|paddles:paddlePositions\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/asr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "quartus/hello_adc/synthesis/hello_adc.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/hello_adc.v" 44 0 0 } } { "fpga/src/paddle.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/fpga/src/paddle.vhd" 117 0 0 } } { "sync.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 196 0 0 } } { "VGA.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/VGA.vhd" 80 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205557132 "|DE10_LITE_Golden_Top|VGA:VGA_DISP|SYNC:C1|paddles:paddlePositions|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1669205557132 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1669205557132 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA:VGA_DISP\|SYNC:C1\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA:VGA_DISP\|SYNC:C1\|Mod6\"" {  } { { "sync.vhd" "Mod6" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 213 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205557901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA:VGA_DISP\|SYNC:C1\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA:VGA_DISP\|SYNC:C1\|Div2\"" {  } { { "sync.vhd" "Div2" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 214 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205557901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA:VGA_DISP\|SYNC:C1\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA:VGA_DISP\|SYNC:C1\|Mod7\"" {  } { { "sync.vhd" "Mod7" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 214 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205557901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA:VGA_DISP\|SYNC:C1\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA:VGA_DISP\|SYNC:C1\|Mod8\"" {  } { { "sync.vhd" "Mod8" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 215 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205557901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA:VGA_DISP\|SYNC:C1\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA:VGA_DISP\|SYNC:C1\|Mod9\"" {  } { { "sync.vhd" "Mod9" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 216 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205557901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA:VGA_DISP\|SYNC:C1\|Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA:VGA_DISP\|SYNC:C1\|Mod10\"" {  } { { "sync.vhd" "Mod10" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 217 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205557901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA:VGA_DISP\|SYNC:C1\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA:VGA_DISP\|SYNC:C1\|Div3\"" {  } { { "sync.vhd" "Div3" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 218 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205557901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA:VGA_DISP\|SYNC:C1\|Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA:VGA_DISP\|SYNC:C1\|Mod11\"" {  } { { "sync.vhd" "Mod11" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 218 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205557901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA:VGA_DISP\|SYNC:C1\|txtScreen:txtscr\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA:VGA_DISP\|SYNC:C1\|txtScreen:txtscr\|Mod0\"" {  } { { "txtscreen.vhd" "Mod0" { Text "/home/asr/Documents/GitHub/city2077/txtscreen.vhd" 68 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205557901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA:VGA_DISP\|SYNC:C1\|Mod14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA:VGA_DISP\|SYNC:C1\|Mod14\"" {  } { { "sync.vhd" "Mod14" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 254 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205557901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA:VGA_DISP\|SYNC:C1\|Mod13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA:VGA_DISP\|SYNC:C1\|Mod13\"" {  } { { "sync.vhd" "Mod13" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 240 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205557901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA:VGA_DISP\|SYNC:C1\|Mod12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA:VGA_DISP\|SYNC:C1\|Mod12\"" {  } { { "sync.vhd" "Mod12" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 226 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205557901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA:VGA_DISP\|SYNC:C1\|Mod15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA:VGA_DISP\|SYNC:C1\|Mod15\"" {  } { { "sync.vhd" "Mod15" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 592 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205557901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA:VGA_DISP\|SYNC:C1\|txtScreen:txtscr\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA:VGA_DISP\|SYNC:C1\|txtScreen:txtscr\|Div0\"" {  } { { "txtscreen.vhd" "Div0" { Text "/home/asr/Documents/GitHub/city2077/txtscreen.vhd" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205557901 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1669205557901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:VGA_DISP\|SYNC:C1\|lpm_divide:Mod6 " "Elaborated megafunction instantiation \"VGA:VGA_DISP\|SYNC:C1\|lpm_divide:Mod6\"" {  } { { "sync.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 213 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205557941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:VGA_DISP\|SYNC:C1\|lpm_divide:Mod6 " "Instantiated megafunction \"VGA:VGA_DISP\|SYNC:C1\|lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205557941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205557941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205557941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205557941 ""}  } { { "sync.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 213 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669205557941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ekl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ekl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ekl " "Found entity 1: lpm_divide_ekl" {  } { { "db/lpm_divide_ekl.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/lpm_divide_ekl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205557972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205557972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/sign_div_unsign_dkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205557975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205557975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4fe " "Found entity 1: alt_u_div_4fe" {  } { { "db/alt_u_div_4fe.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/alt_u_div_4fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205557981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205557981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205558018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205558018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205558050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205558050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:VGA_DISP\|SYNC:C1\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"VGA:VGA_DISP\|SYNC:C1\|lpm_divide:Div2\"" {  } { { "sync.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 214 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205558067 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:VGA_DISP\|SYNC:C1\|lpm_divide:Div2 " "Instantiated megafunction \"VGA:VGA_DISP\|SYNC:C1\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205558067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205558067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205558067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205558067 ""}  } { { "sync.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 214 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669205558067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8sl " "Found entity 1: lpm_divide_8sl" {  } { { "db/lpm_divide_8sl.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/lpm_divide_8sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205558097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205558097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205558100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205558100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uee " "Found entity 1: alt_u_div_uee" {  } { { "db/alt_u_div_uee.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/alt_u_div_uee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205558106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205558106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:VGA_DISP\|SYNC:C1\|txtScreen:txtscr\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"VGA:VGA_DISP\|SYNC:C1\|txtScreen:txtscr\|lpm_divide:Mod0\"" {  } { { "txtscreen.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/txtscreen.vhd" 68 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205558538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:VGA_DISP\|SYNC:C1\|txtScreen:txtscr\|lpm_divide:Mod0 " "Instantiated megafunction \"VGA:VGA_DISP\|SYNC:C1\|txtScreen:txtscr\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205558538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205558538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205558538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205558538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205558538 ""}  } { { "txtscreen.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/txtscreen.vhd" 68 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669205558538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25o " "Found entity 1: lpm_divide_25o" {  } { { "db/lpm_divide_25o.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/lpm_divide_25o.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205558567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205558567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205558573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205558573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/alt_u_div_ske.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205558628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205558628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/lpm_abs_8b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205558738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205558738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:VGA_DISP\|SYNC:C1\|lpm_divide:Mod14 " "Elaborated megafunction instantiation \"VGA:VGA_DISP\|SYNC:C1\|lpm_divide:Mod14\"" {  } { { "sync.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 254 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205558933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:VGA_DISP\|SYNC:C1\|lpm_divide:Mod14 " "Instantiated megafunction \"VGA:VGA_DISP\|SYNC:C1\|lpm_divide:Mod14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 27 " "Parameter \"LPM_WIDTHN\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205558933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 27 " "Parameter \"LPM_WIDTHD\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205558933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205558933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205558933 ""}  } { { "sync.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 254 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669205558933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_inl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_inl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_inl " "Found entity 1: lpm_divide_inl" {  } { { "db/lpm_divide_inl.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/lpm_divide_inl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205558963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205558963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hnh " "Found entity 1: sign_div_unsign_hnh" {  } { { "db/sign_div_unsign_hnh.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/sign_div_unsign_hnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205558967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205558967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_cle.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_cle.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_cle " "Found entity 1: alt_u_div_cle" {  } { { "db/alt_u_div_cle.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/alt_u_div_cle.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205559003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205559003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:VGA_DISP\|SYNC:C1\|lpm_divide:Mod13 " "Elaborated megafunction instantiation \"VGA:VGA_DISP\|SYNC:C1\|lpm_divide:Mod13\"" {  } { { "sync.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 240 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205559086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:VGA_DISP\|SYNC:C1\|lpm_divide:Mod13 " "Instantiated megafunction \"VGA:VGA_DISP\|SYNC:C1\|lpm_divide:Mod13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 27 " "Parameter \"LPM_WIDTHN\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205559086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 27 " "Parameter \"LPM_WIDTHD\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205559086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205559086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205559086 ""}  } { { "sync.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 240 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669205559086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:VGA_DISP\|SYNC:C1\|lpm_divide:Mod12 " "Elaborated megafunction instantiation \"VGA:VGA_DISP\|SYNC:C1\|lpm_divide:Mod12\"" {  } { { "sync.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 226 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205559097 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:VGA_DISP\|SYNC:C1\|lpm_divide:Mod12 " "Instantiated megafunction \"VGA:VGA_DISP\|SYNC:C1\|lpm_divide:Mod12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 27 " "Parameter \"LPM_WIDTHN\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205559097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 27 " "Parameter \"LPM_WIDTHD\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205559097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205559097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205559097 ""}  } { { "sync.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 226 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669205559097 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:VGA_DISP\|SYNC:C1\|lpm_divide:Mod15 " "Elaborated megafunction instantiation \"VGA:VGA_DISP\|SYNC:C1\|lpm_divide:Mod15\"" {  } { { "sync.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 592 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205559145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:VGA_DISP\|SYNC:C1\|lpm_divide:Mod15 " "Instantiated megafunction \"VGA:VGA_DISP\|SYNC:C1\|lpm_divide:Mod15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205559145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205559145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205559145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205559145 ""}  } { { "sync.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/sync.vhd" 592 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669205559145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8nl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8nl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8nl " "Found entity 1: lpm_divide_8nl" {  } { { "db/lpm_divide_8nl.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/lpm_divide_8nl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205559175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205559175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205559179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205559179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_oke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_oke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_oke " "Found entity 1: alt_u_div_oke" {  } { { "db/alt_u_div_oke.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/alt_u_div_oke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205559191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205559191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:VGA_DISP\|SYNC:C1\|txtScreen:txtscr\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"VGA:VGA_DISP\|SYNC:C1\|txtScreen:txtscr\|lpm_divide:Div0\"" {  } { { "txtscreen.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/txtscreen.vhd" 67 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205559534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:VGA_DISP\|SYNC:C1\|txtScreen:txtscr\|lpm_divide:Div0 " "Instantiated megafunction \"VGA:VGA_DISP\|SYNC:C1\|txtScreen:txtscr\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205559534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205559534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205559534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205559534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669205559534 ""}  } { { "txtscreen.vhd" "" { Text "/home/asr/Documents/GitHub/city2077/txtscreen.vhd" 67 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669205559534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbo " "Found entity 1: lpm_divide_fbo" {  } { { "db/lpm_divide_fbo.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/lpm_divide_fbo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205559564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205559564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205559569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205559569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/alt_u_div_she.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205559595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205559595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_o99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_o99 " "Found entity 1: lpm_abs_o99" {  } { { "db/lpm_abs_o99.tdf" "" { Text "/home/asr/Documents/GitHub/city2077/db/lpm_abs_o99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669205559647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205559647 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO\[9\]\" and its non-tri-state driver." {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1669205560586 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1669205560586 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 109 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669205560586 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1669205560586 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "quartus/hello_adc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 42 -1 0 } } { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/asr/Documents/GitHub/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 735 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1669205560609 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1669205560609 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205563148 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[9\]~synth " "Node \"GPIO\[9\]~synth\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205563148 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669205563148 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669205563149 "|DE10_LITE_Golden_Top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669205563149 "|DE10_LITE_Golden_Top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669205563149 "|DE10_LITE_Golden_Top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669205563149 "|DE10_LITE_Golden_Top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669205563149 "|DE10_LITE_Golden_Top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669205563149 "|DE10_LITE_Golden_Top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669205563149 "|DE10_LITE_Golden_Top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669205563149 "|DE10_LITE_Golden_Top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669205563149 "|DE10_LITE_Golden_Top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669205563149 "|DE10_LITE_Golden_Top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669205563149 "|DE10_LITE_Golden_Top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669205563149 "|DE10_LITE_Golden_Top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669205563149 "|DE10_LITE_Golden_Top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669205563149 "|DE10_LITE_Golden_Top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669205563149 "|DE10_LITE_Golden_Top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669205563149 "|DE10_LITE_Golden_Top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669205563149 "|DE10_LITE_Golden_Top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669205563149 "|DE10_LITE_Golden_Top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669205563149 "|DE10_LITE_Golden_Top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669205563149 "|DE10_LITE_Golden_Top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669205563149 "|DE10_LITE_Golden_Top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669205563149 "|DE10_LITE_Golden_Top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669205563149 "|DE10_LITE_Golden_Top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669205563149 "|DE10_LITE_Golden_Top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669205563149 "|DE10_LITE_Golden_Top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669205563149 "|DE10_LITE_Golden_Top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669205563149 "|DE10_LITE_Golden_Top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669205563149 "|DE10_LITE_Golden_Top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669205563149 "|DE10_LITE_Golden_Top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669205563149 "|DE10_LITE_Golden_Top|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669205563149 "|DE10_LITE_Golden_Top|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669205563149 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669205563297 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "56 " "56 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669205565559 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "VGA:VGA_DISP\|SYNC:C1\|lpm_divide:Mod7\|lpm_divide_ekl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_4fe:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"VGA:VGA_DISP\|SYNC:C1\|lpm_divide:Mod7\|lpm_divide_ekl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_4fe:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_4fe.tdf" "add_sub_6_result_int\[0\]~0" { Text "/home/asr/Documents/GitHub/city2077/db/alt_u_div_4fe.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205565578 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA:VGA_DISP\|SYNC:C1\|lpm_divide:Mod11\|lpm_divide_ekl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_4fe:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"VGA:VGA_DISP\|SYNC:C1\|lpm_divide:Mod11\|lpm_divide_ekl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_4fe:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_4fe.tdf" "add_sub_6_result_int\[0\]~0" { Text "/home/asr/Documents/GitHub/city2077/db/alt_u_div_4fe.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205565578 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA:VGA_DISP\|SYNC:C1\|lpm_divide:Mod15\|lpm_divide_8nl:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_oke:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"VGA:VGA_DISP\|SYNC:C1\|lpm_divide:Mod15\|lpm_divide_8nl:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_oke:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_oke.tdf" "add_sub_12_result_int\[0\]~26" { Text "/home/asr/Documents/GitHub/city2077/db/alt_u_div_oke.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205565578 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1669205565578 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/asr/Documents/GitHub/city2077/output_files/vga.map.smsg " "Generated suppressed messages file /home/asr/Documents/GitHub/city2077/output_files/vga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205565677 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669205565971 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669205565971 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205566214 "|DE10_LITE_Golden_Top|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205566214 "|DE10_LITE_Golden_Top|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205566214 "|DE10_LITE_Golden_Top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205566214 "|DE10_LITE_Golden_Top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205566214 "|DE10_LITE_Golden_Top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205566214 "|DE10_LITE_Golden_Top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205566214 "|DE10_LITE_Golden_Top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205566214 "|DE10_LITE_Golden_Top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205566214 "|DE10_LITE_Golden_Top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205566214 "|DE10_LITE_Golden_Top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205566214 "|DE10_LITE_Golden_Top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205566214 "|DE10_LITE_Golden_Top|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/asr/Documents/GitHub/city2077/DE10_LITE_Golden_Top.v" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669205566214 "|DE10_LITE_Golden_Top|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669205566214 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4510 " "Implemented 4510 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669205566214 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669205566214 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1669205566214 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4306 " "Implemented 4306 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669205566214 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1669205566214 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1669205566214 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669205566214 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 175 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 175 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669205566236 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 23 12:12:46 2022 " "Processing ended: Wed Nov 23 12:12:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669205566236 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669205566236 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669205566236 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669205566236 ""}
