Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/Simulacion_TOP_isim_beh.exe" -prj "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/Simulacion_TOP_beh.prj" "work.Simulacion_TOP" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/SM_CTRL.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/Lectura.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/Escritura_SM.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/DIV_FREQ.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/Contador2.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/Contador.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/CNT2S.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/Borrado.vhd" into library work
Parsing VHDL file "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/TOP.vhd" into library work
WARNING:HDLCompiler:946 - "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/TOP.vhd" Line 171: Actual for formal port rst_sm_ctrl is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/TOP.vhd" Line 186: Actual for formal port en_contador2 is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/TOP.vhd" Line 210: Actual for formal port en_contador is neither a static name nor a globally static expression
Parsing VHDL file "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/Simulacion_TOP.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98356 KB
Fuse CPU Usage: 2030 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity SM_CTRL [sm_ctrl_default]
Compiling architecture behavioral of entity Contador2 [contador2_default]
Compiling architecture behavioral of entity Borrado [borrado_default]
Compiling architecture behavioral of entity Contador [contador_default]
Compiling architecture behavioral of entity DIV_FREQ [div_freq_default]
Compiling architecture behavioral of entity Escritura_SM [escritura_sm_default]
Compiling architecture behavioral of entity Lectura [lectura_default]
Compiling architecture behavioral of entity CNT2S [cnt2s_default]
Compiling architecture behavioral of entity TP [tp_default]
Compiling architecture behavior of entity simulacion_top
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 24 VHDL Units
Built simulation executable /home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/Simulacion_TOP_isim_beh.exe
Fuse Memory Usage: 412568 KB
Fuse CPU Usage: 2520 ms
GCC CPU Usage: 500 ms
