// Generated by CIRCT unknown git version
module serv_rf_if(	// file.cleaned.mlir:2:3
  input        i_cnt_en,	// file.cleaned.mlir:2:28
               i_rdata0,	// file.cleaned.mlir:2:47
               i_rdata1,	// file.cleaned.mlir:2:66
               i_trap,	// file.cleaned.mlir:2:85
               i_mret,	// file.cleaned.mlir:2:102
               i_mepc,	// file.cleaned.mlir:2:119
               i_mtval_pc,	// file.cleaned.mlir:2:136
               i_bufreg_q,	// file.cleaned.mlir:2:157
               i_bad_pc,	// file.cleaned.mlir:2:178
               i_csr_en,	// file.cleaned.mlir:2:197
  input  [1:0] i_csr_addr,	// file.cleaned.mlir:2:216
  input        i_csr,	// file.cleaned.mlir:2:237
               i_rd_wen,	// file.cleaned.mlir:2:253
  input  [4:0] i_rd_waddr,	// file.cleaned.mlir:2:272
  input        i_ctrl_rd,	// file.cleaned.mlir:2:293
               i_alu_rd,	// file.cleaned.mlir:2:313
               i_rd_alu_en,	// file.cleaned.mlir:2:332
               i_csr_rd,	// file.cleaned.mlir:2:354
               i_rd_csr_en,	// file.cleaned.mlir:2:373
               i_mem_rd,	// file.cleaned.mlir:2:395
               i_rd_mem_en,	// file.cleaned.mlir:2:414
  input  [4:0] i_rs1_raddr,	// file.cleaned.mlir:2:436
               i_rs2_raddr,	// file.cleaned.mlir:2:458
  output [5:0] o_wreg0,	// file.cleaned.mlir:2:481
               o_wreg1,	// file.cleaned.mlir:2:499
  output       o_wen0,	// file.cleaned.mlir:2:517
               o_wen1,	// file.cleaned.mlir:2:534
               o_wdata0,	// file.cleaned.mlir:2:551
               o_wdata1,	// file.cleaned.mlir:2:570
  output [5:0] o_rreg0,	// file.cleaned.mlir:2:589
               o_rreg1,	// file.cleaned.mlir:2:607
  output       o_csr_pc,	// file.cleaned.mlir:2:625
               o_csr,	// file.cleaned.mlir:2:644
               o_rs1,	// file.cleaned.mlir:2:660
               o_rs2	// file.cleaned.mlir:2:676
);

  wire _GEN = i_trap | i_mret | i_csr_en;	// file.cleaned.mlir:27:11
  assign o_wreg0 = i_trap ? 6'h23 : {1'h0, i_rd_waddr};	// file.cleaned.mlir:6:14, :7:16, :18:10, :19:11, :42:5
  assign o_wreg1 = i_trap ? 6'h22 : {4'h8, i_csr_addr};	// file.cleaned.mlir:4:15, :5:16, :20:11, :21:11, :42:5
  assign o_wen0 = i_cnt_en & (i_trap | i_rd_wen & (|i_rd_waddr));	// file.cleaned.mlir:9:10, :10:10, :22:11, :23:11, :42:5
  assign o_wen1 = i_cnt_en & (i_trap | i_csr_en);	// file.cleaned.mlir:24:11, :25:11, :42:5
  assign o_wdata0 =
    i_trap
      ? (i_mtval_pc ? i_bad_pc : i_bufreg_q)
      : i_rd_alu_en & i_alu_rd | i_rd_csr_en & i_csr_rd | i_rd_mem_en & i_mem_rd
        | i_ctrl_rd;	// file.cleaned.mlir:11:10, :12:10, :13:10, :14:10, :15:10, :16:10, :42:5
  assign o_wdata1 = i_trap ? i_mepc : i_csr;	// file.cleaned.mlir:17:10, :42:5
  assign o_rreg0 = {1'h0, i_rs1_raddr};	// file.cleaned.mlir:6:14, :26:11, :42:5
  assign o_rreg1 =
    {_GEN,
     i_rs2_raddr[4:2] & {3{~_GEN}},
     {1'h0, i_trap} | {i_mret, 1'h0} | {2{i_csr_en}} & i_csr_addr | {2{~_GEN}}
       & i_rs2_raddr[1:0]};	// file.cleaned.mlir:6:14, :27:11, :28:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11, :37:11, :38:11, :39:11, :40:11, :42:5
  assign o_csr_pc = i_rdata1;	// file.cleaned.mlir:42:5
  assign o_csr = i_rdata1 & i_csr_en;	// file.cleaned.mlir:41:11, :42:5
  assign o_rs1 = i_rdata0;	// file.cleaned.mlir:42:5
  assign o_rs2 = i_rdata1;	// file.cleaned.mlir:42:5
endmodule

