============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Apr 11 2022  06:44:22 pm
  Module:                 z80_top_direct_n
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
-----------------------------------------------------------------------
            Category            Number   %   Average Toggle Saving %   
-----------------------------------------------------------------------
 RC Clock Gating Instances          41  100            87.16           
 Non-RC Clock Gating Instances       0    0            0.00            
-----------------------------------------------------------------------
 RC Gated Flip-flops               328   90            86.06           
 Non-RC Gated Flip-flops             0    0            0.00            
-----------------------------------------------------------------------
 Total Ungated Flip-flops           36   10              -             
 Enable signal is constant           7   19              -             
 Enable not found                    1    3              -             
 Register bank width too small      28   78              -             
-----------------------------------------------------------------------
 Total Flip-flops                  364  100              -             
-----------------------------------------------------------------------

