DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "U_6"
duLibraryName "SAYEH_lib"
duName "Reservation"
elements [
]
mwi 0
uid 699,0
)
(Instance
name "U_7"
duLibraryName "moduleware"
duName "regfile"
elements [
]
mwi 1
uid 778,0
)
(Instance
name "U_3"
duLibraryName "SAYEH_lib"
duName "Write_Back_Stage"
elements [
]
mwi 0
uid 935,0
)
(Instance
name "U_4"
duLibraryName "SAYEH_lib"
duName "Fetch_Stage"
elements [
]
mwi 0
uid 1204,0
)
(Instance
name "U_2"
duLibraryName "SAYEH_lib"
duName "Memory_Stage"
elements [
]
mwi 0
uid 2373,0
)
(Instance
name "U_5"
duLibraryName "SAYEH_lib"
duName "Arbiter"
elements [
]
mwi 0
uid 2445,0
)
(Instance
name "U_8"
duLibraryName "moduleware"
duName "gnd"
elements [
]
mwi 1
uid 4887,0
)
(Instance
name "U_9"
duLibraryName "moduleware"
duName "gnd"
elements [
]
mwi 1
uid 4906,0
)
(Instance
name "U_0"
duLibraryName "SAYEH_lib"
duName "Decode_Stage"
elements [
]
mwi 0
uid 5115,0
)
(Instance
name "U_1"
duLibraryName "SAYEH_lib"
duName "Execute_Stage"
elements [
]
mwi 0
uid 5179,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2010.2a (Build 7)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\Barrel\\Documents\\HDL Designs\\HDS\\SAYEH\\SAYEH_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\Barrel\\Documents\\HDL Designs\\HDS\\SAYEH\\SAYEH_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\Barrel\\Documents\\HDL Designs\\HDS\\SAYEH\\SAYEH_lib\\hds\\@sayeh\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\Barrel\\Documents\\HDL Designs\\HDS\\SAYEH\\SAYEH_lib\\hds\\@sayeh\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\Barrel\\Documents\\HDL Designs\\HDS\\SAYEH\\SAYEH_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\Barrel\\Documents\\HDL Designs\\HDS\\SAYEH\\SAYEH_lib\\hds\\@sayeh"
)
(vvPair
variable "d_logical"
value "C:\\Users\\Barrel\\Documents\\HDL Designs\\HDS\\SAYEH\\SAYEH_lib\\hds\\Sayeh"
)
(vvPair
variable "date"
value "03/20/2012"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "20"
)
(vvPair
variable "entity_name"
value "Sayeh"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "BARREL-PC"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "SAYEH_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/SAYEH_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/SAYEH_lib/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/SAYEH_lib/ps"
)
(vvPair
variable "mm"
value "03"
)
(vvPair
variable "module_name"
value "Sayeh"
)
(vvPair
variable "month"
value "Mar"
)
(vvPair
variable "month_long"
value "March"
)
(vvPair
variable "p"
value "C:\\Users\\Barrel\\Documents\\HDL Designs\\HDS\\SAYEH\\SAYEH_lib\\hds\\@sayeh\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\Barrel\\Documents\\HDL Designs\\HDS\\SAYEH\\SAYEH_lib\\hds\\Sayeh\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "SAYEH"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech64_10.0b\\win64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "C:\\Program Files\\Mentor Graphics\\Precision_Synthesis 2011a.61\\Mgc_home\\bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "17:10:00"
)
(vvPair
variable "unit"
value "Sayeh"
)
(vvPair
variable "user"
value "Barrel"
)
(vvPair
variable "version"
value "2010.2a (Build 7)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2012"
)
(vvPair
variable "yy"
value "12"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 196,0
optionalChildren [
*1 (PortIoOut
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "113500,7625,115000,8375"
)
(Line
uid 12,0
sl 0
ro 270
xt "113000,8000,113500,8000"
pts [
"113000,8000"
"113500,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
font "arial,8,0"
)
xt "116000,7500,120800,8500"
st "Addressbus"
blo "116000,8300"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "Addressbus"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 1
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,27200,-5500,28000"
st "Addressbus      : std_logic_vector(15 downto 0)"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "-4000,8625,-2500,9375"
)
(Line
uid 26,0
sl 0
ro 270
xt "-2500,9000,-2000,9000"
pts [
"-2500,9000"
"-2000,9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
font "arial,8,0"
)
xt "-6300,8500,-5000,9500"
st "clk"
ju 2
blo "-5000,9300"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,25600,-16000,26400"
st "clk             : std_logic"
)
)
*5 (PortIoInOut
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 39,0
sl 0
ro 180
xt "-4000,12625,-2500,13375"
)
(Line
uid 40,0
sl 0
ro 180
xt "-2500,13000,-2000,13000"
pts [
"-2000,13000"
"-2500,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
font "arial,8,0"
)
xt "-8200,12500,-5000,13500"
st "Databus"
ju 2
blo "-5000,13300"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 49,0
decl (Decl
n "Databus"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 3
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,31200,-5500,32000"
st "Databus         : std_logic_vector(15 downto 0)"
)
)
*7 (PortIoIn
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "-4000,16625,-2500,17375"
)
(Line
uid 54,0
sl 0
ro 270
xt "-2500,17000,-2000,17000"
pts [
"-2500,17000"
"-2000,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
font "arial,8,0"
)
xt "-10500,16500,-5000,17500"
st "ExternalReset"
ju 2
blo "-5000,17300"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 63,0
decl (Decl
n "ExternalReset"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,24800,-16000,25600"
st "ExternalReset   : std_logic"
)
)
*9 (PortIoIn
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "-4000,20625,-2500,21375"
)
(Line
uid 68,0
sl 0
ro 270
xt "-2500,21000,-2000,21000"
pts [
"-2500,21000"
"-2000,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
font "arial,8,0"
)
xt "-10600,20500,-5000,21500"
st "memdataready"
ju 2
blo "-5000,21300"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 77,0
decl (Decl
n "memdataready"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,26400,-16000,27200"
st "memdataready    : std_logic"
)
)
*11 (PortIoOut
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "113500,11625,115000,12375"
)
(Line
uid 82,0
sl 0
ro 270
xt "113000,12000,113500,12000"
pts [
"113000,12000"
"113500,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
font "arial,8,0"
)
xt "116000,11500,119000,12500"
st "ReadIO"
blo "116000,12300"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 91,0
decl (Decl
n "ReadIO"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,28000,-16000,28800"
st "ReadIO          : std_logic"
)
)
*13 (PortIoOut
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "113500,15625,115000,16375"
)
(Line
uid 96,0
sl 0
ro 270
xt "113000,16000,113500,16000"
pts [
"113000,16000"
"113500,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
font "arial,8,0"
)
xt "116000,15500,119900,16500"
st "ReadMem"
blo "116000,16300"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 105,0
decl (Decl
n "ReadMem"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 7,0
)
declText (MLText
uid 106,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,28800,-16000,29600"
st "ReadMem         : std_logic"
)
)
*15 (PortIoOut
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 270
xt "113500,19625,115000,20375"
)
(Line
uid 110,0
sl 0
ro 270
xt "113000,20000,113500,20000"
pts [
"113000,20000"
"113500,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 112,0
va (VaSet
font "arial,8,0"
)
xt "116000,19500,119000,20500"
st "WriteIO"
blo "116000,20300"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 119,0
decl (Decl
n "WriteIO"
t "std_logic"
preAdd 0
posAdd 0
o 8
suid 8,0
)
declText (MLText
uid 120,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,29600,-16000,30400"
st "WriteIO         : std_logic"
)
)
*17 (PortIoOut
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "113500,23625,115000,24375"
)
(Line
uid 124,0
sl 0
ro 270
xt "113000,24000,113500,24000"
pts [
"113000,24000"
"113500,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
font "arial,8,0"
)
xt "116000,23500,119900,24500"
st "WriteMem"
blo "116000,24300"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 133,0
decl (Decl
n "WriteMem"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 9,0
)
declText (MLText
uid 134,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,30400,-16000,31200"
st "WriteMem        : std_logic"
)
)
*19 (Grouping
uid 153,0
optionalChildren [
*20 (CommentText
uid 155,0
shape (Rectangle
uid 156,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-51000,5000,-34000,6000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 157,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-50800,5000,-39400,6000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*21 (CommentText
uid 158,0
shape (Rectangle
uid 159,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-34000,1000,-30000,2000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 160,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-33800,1000,-30800,2000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*22 (CommentText
uid 161,0
shape (Rectangle
uid 162,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-51000,3000,-34000,4000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 163,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-50800,3000,-40800,4000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*23 (CommentText
uid 164,0
shape (Rectangle
uid 165,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-55000,3000,-51000,4000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 166,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-54800,3000,-52700,4000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*24 (CommentText
uid 167,0
shape (Rectangle
uid 168,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-34000,2000,-14000,6000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 169,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-33800,2200,-24600,3200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*25 (CommentText
uid 170,0
shape (Rectangle
uid 171,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-30000,1000,-14000,2000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 172,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-29800,1000,-26800,2000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*26 (CommentText
uid 173,0
shape (Rectangle
uid 174,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-55000,1000,-34000,3000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 175,0
va (VaSet
fg "32768,0,0"
)
xt "-47850,1500,-41150,2500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*27 (CommentText
uid 176,0
shape (Rectangle
uid 177,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-55000,4000,-51000,5000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 178,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-54800,4000,-52700,5000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*28 (CommentText
uid 179,0
shape (Rectangle
uid 180,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-55000,5000,-51000,6000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 181,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-54800,5000,-52100,6000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*29 (CommentText
uid 182,0
shape (Rectangle
uid 183,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-51000,4000,-34000,5000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 184,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-50800,4000,-41500,5000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 154,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-55000,1000,-14000,6000"
)
oxt "14000,66000,55000,71000"
)
*30 (SaComponent
uid 699,0
optionalChildren [
*31 (CptPort
uid 663,0
ps "OnEdgeStrategy"
shape (Triangle
uid 664,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,42625,64000,43375"
)
tg (CPTG
uid 665,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 666,0
va (VaSet
font "arial,8,0"
)
xt "65000,42500,69500,43500"
st "RA0 : (2:0)"
blo "65000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "RA0"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 1
)
)
)
*32 (CptPort
uid 667,0
ps "OnEdgeStrategy"
shape (Triangle
uid 668,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,43625,64000,44375"
)
tg (CPTG
uid 669,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 670,0
va (VaSet
font "arial,8,0"
)
xt "65000,43500,69500,44500"
st "RA1 : (2:0)"
blo "65000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "RA1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 2
)
)
)
*33 (CptPort
uid 671,0
ps "OnEdgeStrategy"
shape (Triangle
uid 672,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,44625,64000,45375"
)
tg (CPTG
uid 673,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 674,0
va (VaSet
font "arial,8,0"
)
xt "65000,44500,69200,45500"
st "WA : (2:0)"
blo "65000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "WA"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 3
)
)
)
*34 (CptPort
uid 675,0
ps "OnEdgeStrategy"
shape (Triangle
uid 676,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,45625,64000,46375"
)
tg (CPTG
uid 677,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 678,0
va (VaSet
font "arial,8,0"
)
xt "65000,45500,66400,46500"
st "R0"
blo "65000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "R0"
t "std_logic"
o 4
)
)
)
*35 (CptPort
uid 679,0
ps "OnEdgeStrategy"
shape (Triangle
uid 680,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,46625,64000,47375"
)
tg (CPTG
uid 681,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 682,0
va (VaSet
font "arial,8,0"
)
xt "65000,46500,66400,47500"
st "R1"
blo "65000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "R1"
t "std_logic"
o 5
)
)
)
*36 (CptPort
uid 683,0
ps "OnEdgeStrategy"
shape (Triangle
uid 684,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,47625,64000,48375"
)
tg (CPTG
uid 685,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 686,0
va (VaSet
font "arial,8,0"
)
xt "65000,47500,68200,48500"
st "Reserve"
blo "65000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "Reserve"
t "std_logic"
o 6
)
)
)
*37 (CptPort
uid 687,0
ps "OnEdgeStrategy"
shape (Triangle
uid 688,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,48625,64000,49375"
)
tg (CPTG
uid 689,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 690,0
va (VaSet
font "arial,8,0"
)
xt "65000,48500,67300,49500"
st "Clear"
blo "65000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "Clear"
t "std_logic"
o 7
)
)
)
*38 (CptPort
uid 691,0
ps "OnEdgeStrategy"
shape (Triangle
uid 692,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,49625,64000,50375"
)
tg (CPTG
uid 693,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 694,0
va (VaSet
font "arial,8,0"
)
xt "65000,49500,67100,50500"
st "clock"
blo "65000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_logic"
o 8
)
)
)
*39 (CptPort
uid 695,0
ps "OnEdgeStrategy"
shape (Triangle
uid 696,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,42625,73750,43375"
)
tg (CPTG
uid 697,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 698,0
va (VaSet
font "arial,8,0"
)
xt "70200,42500,72000,43500"
st "stall"
ju 2
blo "72000,43300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "stall"
t "std_logic"
o 9
)
)
)
]
shape (Rectangle
uid 700,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "64000,42000,73000,51000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 701,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*40 (Text
uid 702,0
va (VaSet
font "arial,8,1"
)
xt "65850,51000,70150,52000"
st "SAYEH_lib"
blo "65850,51800"
tm "BdLibraryNameMgr"
)
*41 (Text
uid 703,0
va (VaSet
font "arial,8,1"
)
xt "65850,52000,71150,53000"
st "Reservation"
blo "65850,52800"
tm "CptNameMgr"
)
*42 (Text
uid 704,0
va (VaSet
font "arial,8,1"
)
xt "65850,53000,67650,54000"
st "U_6"
blo "65850,53800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 705,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 706,0
text (MLText
uid 707,0
va (VaSet
font "Courier New,8,0"
)
xt "68500,42000,68500,42000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 708,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "64250,49250,65750,50750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*43 (MWC
uid 778,0
optionalChildren [
*44 (CptPort
uid 713,0
optionalChildren [
*45 (Line
uid 717,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "42000,38000,43000,38000"
pts [
"42000,38000"
"43000,38000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 714,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "41250,37625,42000,38375"
)
tg (CPTG
uid 715,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 716,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "43355,37435,44755,38435"
st "din"
blo "43355,38235"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 43
suid 1,0
)
)
)
*46 (CptPort
uid 718,0
optionalChildren [
*47 (Line
uid 722,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,38000,51000,38000"
pts [
"51000,38000"
"50000,38000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 719,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "51000,37625,51750,38375"
)
tg (CPTG
uid 720,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 721,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "47415,37435,49615,38435"
st "dout0"
ju 2
blo "49615,38235"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 14
suid 2,0
)
)
)
*48 (CptPort
uid 723,0
optionalChildren [
*49 (Line
uid 727,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "42000,40000,43000,40000"
pts [
"42000,40000"
"43000,40000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 724,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "41250,39625,42000,40375"
)
tg (CPTG
uid 725,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 726,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "43300,39405,45400,40405"
st "wena"
blo "43300,40205"
)
)
thePort (LogicalPort
decl (Decl
n "wena"
t "std_logic"
o 40
suid 3,0
)
)
)
*50 (CptPort
uid 728,0
optionalChildren [
*51 (Line
uid 732,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "42000,42000,43000,42000"
pts [
"42000,42000"
"43000,42000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 729,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "41250,41625,42000,42375"
)
tg (CPTG
uid 730,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 731,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "43190,41385,45490,42385"
st "rena0"
blo "43190,42185"
)
)
thePort (LogicalPort
decl (Decl
n "rena0"
t "std_logic"
o 20
suid 4,0
)
)
)
*52 (CptPort
uid 733,0
optionalChildren [
*53 (Line
uid 737,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "42000,47000,43001,47000"
pts [
"42000,47000"
"43001,47000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 734,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "41250,46625,42000,47375"
)
tg (CPTG
uid 735,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 736,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "43355,46325,45755,47325"
st "waddr"
blo "43355,47125"
)
)
thePort (LogicalPort
decl (Decl
n "waddr"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 41
suid 5,0
)
)
)
*54 (CptPort
uid 738,0
optionalChildren [
*55 (Line
uid 742,0
layer 5
sl 0
va (VaSet
vasetType 3
transparent 1
)
xt "50000,50000,51000,50000"
pts [
"51000,50000"
"50000,50000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 739,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,65535"
)
xt "51000,49625,51750,50375"
)
tg (CPTG
uid 740,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 741,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "44570,49275,49670,50275"
st "raddr1_error"
ju 2
blo "49670,50075"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "raddr1_error"
t "std_logic"
o 0
suid 6,0
)
)
)
*56 (CptPort
uid 743,0
optionalChildren [
*57 (Line
uid 747,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "42000,49000,43000,49000"
pts [
"42000,49000"
"43000,49000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 744,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "41250,48625,42000,49375"
)
tg (CPTG
uid 745,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 746,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "43355,48305,45955,49305"
st "raddr0"
blo "43355,49105"
)
)
thePort (LogicalPort
decl (Decl
n "raddr0"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 17
suid 7,0
)
)
)
*58 (CptPort
uid 748,0
optionalChildren [
*59 (Line
uid 752,0
layer 5
sl 0
va (VaSet
vasetType 3
transparent 1
)
xt "50000,48000,51000,48000"
pts [
"51000,48000"
"50000,48000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 749,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,65535"
)
xt "51000,47625,51750,48375"
)
tg (CPTG
uid 750,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 751,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "44680,47405,49780,48405"
st "raddr0_error"
ju 2
blo "49780,48205"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "raddr0_error"
t "std_logic"
o 0
suid 8,0
)
)
)
*60 (CptPort
uid 753,0
optionalChildren [
*61 (Line
uid 757,0
layer 5
sl 0
va (VaSet
vasetType 3
transparent 1
)
xt "50000,46000,51000,46000"
pts [
"51000,46000"
"50000,46000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 754,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,65535"
)
xt "51000,45625,51750,46375"
)
tg (CPTG
uid 755,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 756,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "44770,45260,49670,46260"
st "waddr_error"
ju 2
blo "49670,46060"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "waddr_error"
t "std_logic"
o 0
suid 9,0
)
)
)
*62 (CptPort
uid 758,0
optionalChildren [
*63 (Line
uid 762,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,40000,51000,40000"
pts [
"51000,40000"
"50000,40000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 759,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "51000,39625,51750,40375"
)
tg (CPTG
uid 760,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 761,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "47415,39360,49615,40360"
st "dout1"
ju 2
blo "49615,40160"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 15
suid 10,0
)
)
)
*64 (CptPort
uid 763,0
optionalChildren [
*65 (Line
uid 767,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "42000,44000,43000,44000"
pts [
"42000,44000"
"43000,44000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 764,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "41250,43625,42000,44375"
)
tg (CPTG
uid 765,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 766,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "43245,43310,45545,44310"
st "rena1"
blo "43245,44110"
)
)
thePort (LogicalPort
decl (Decl
n "rena1"
t "std_logic"
o 19
suid 11,0
)
)
)
*66 (CptPort
uid 768,0
optionalChildren [
*67 (Line
uid 772,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "42000,51000,43000,51000"
pts [
"42000,51000"
"43000,51000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 769,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "41250,50625,42000,51375"
)
tg (CPTG
uid 770,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 771,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "43300,50340,45900,51340"
st "raddr1"
blo "43300,51140"
)
)
thePort (LogicalPort
decl (Decl
n "raddr1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 18
suid 12,0
)
)
)
*68 (CommentText
uid 773,0
shape (Rectangle
uid 774,0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65280,65280,46080"
lineColor "0,0,32768"
lineWidth -1
fillStyle 1
)
xt "42934,40390,50950,41390"
)
oxt "6934,9390,14950,10390"
text (MLText
uid 775,0
sl 0
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "43134,40590,45834,41590"
st "
size=$regfile_size(8)
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 8016
)
)
*69 (CommentGraphic
uid 776,0
shape (CustomPolygon
pts [
"43000,37000"
"50000,37000"
"50000,52000"
"43000,52000"
"43000,37000"
]
uid 777,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "43000,37000,50000,52000"
)
oxt "7000,6000,14000,21000"
)
]
shape (Rectangle
uid 779,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "42000,37000,51000,52000"
fos 1
)
showPorts 0
oxt "6000,6000,15000,21000"
ttg (MlTextGroup
uid 780,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*70 (Text
uid 781,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "45350,51100,50150,52100"
st "moduleware"
blo "45350,51900"
)
*71 (Text
uid 782,0
va (VaSet
font "arial,8,0"
)
xt "45350,52100,47950,53100"
st "regfile"
blo "45350,52900"
)
*72 (Text
uid 783,0
va (VaSet
font "arial,8,0"
)
xt "45350,53100,47150,54100"
st "U_7"
blo "45350,53900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 784,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 785,0
text (MLText
uid 786,0
va (VaSet
font "arial,8,0"
)
xt "40000,29400,40000,29400"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*73 (SaComponent
uid 935,0
optionalChildren [
*74 (CptPort
uid 911,0
ps "OnEdgeStrategy"
shape (Triangle
uid 912,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74250,33625,75000,34375"
)
tg (CPTG
uid 913,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 914,0
va (VaSet
font "arial,8,0"
)
xt "76000,33500,81800,34500"
st "data_in : (15:0)"
blo "76000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "data_in"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
suid 1,0
)
)
)
*75 (CptPort
uid 915,0
ps "OnEdgeStrategy"
shape (Triangle
uid 916,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93000,33625,93750,34375"
)
tg (CPTG
uid 917,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 918,0
va (VaSet
font "arial,8,0"
)
xt "85800,33500,92000,34500"
st "data_out : (15:0)"
ju 2
blo "92000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 5,0
)
)
)
*76 (CptPort
uid 919,0
ps "OnEdgeStrategy"
shape (Triangle
uid 920,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93000,34625,93750,35375"
)
tg (CPTG
uid 921,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 922,0
va (VaSet
font "arial,8,0"
)
xt "87500,34500,92000,35500"
st "addr : (2:0)"
ju 2
blo "92000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "addr"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 4
suid 6,0
)
)
)
*77 (CptPort
uid 923,0
ps "OnEdgeStrategy"
shape (Triangle
uid 924,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93000,35625,93750,36375"
)
tg (CPTG
uid 925,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 926,0
va (VaSet
font "arial,8,0"
)
xt "87000,35500,92000,36500"
st "write_enable"
ju 2
blo "92000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "write_enable"
t "std_logic"
o 6
suid 7,0
)
)
)
*78 (CptPort
uid 927,0
ps "OnEdgeStrategy"
shape (Triangle
uid 928,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74250,37625,75000,38375"
)
tg (CPTG
uid 929,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 930,0
va (VaSet
font "arial,8,0"
)
xt "77500,37500,79000,38500"
st "ctrl"
blo "77500,38300"
)
)
thePort (LogicalPort
decl (Decl
n "ctrl"
t "std_logic"
o 1
suid 8,0
)
)
)
*79 (CptPort
uid 931,0
ps "OnEdgeStrategy"
shape (Triangle
uid 932,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74250,38625,75000,39375"
)
tg (CPTG
uid 933,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 934,0
va (VaSet
font "arial,8,0"
)
xt "76000,38500,82100,39500"
st "reg_addr : (2:0)"
blo "76000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "reg_addr"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 3
suid 9,0
)
)
)
]
shape (Rectangle
uid 936,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "75000,33000,93000,41000"
)
oxt "15000,6000,33000,26000"
ttg (MlTextGroup
uid 937,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*80 (Text
uid 938,0
va (VaSet
font "arial,8,1"
)
xt "82200,37000,86500,38000"
st "SAYEH_lib"
blo "82200,37800"
tm "BdLibraryNameMgr"
)
*81 (Text
uid 939,0
va (VaSet
font "arial,8,1"
)
xt "82200,38000,89800,39000"
st "Write_Back_Stage"
blo "82200,38800"
tm "CptNameMgr"
)
*82 (Text
uid 940,0
va (VaSet
font "arial,8,1"
)
xt "82200,39000,84000,40000"
st "U_3"
blo "82200,39800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 941,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 942,0
text (MLText
uid 943,0
va (VaSet
font "Courier New,8,0"
)
xt "60000,39000,60000,39000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 944,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "75250,39250,76750,40750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*83 (SaComponent
uid 1204,0
optionalChildren [
*84 (CptPort
uid 1164,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1165,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,28625,9000,29375"
)
tg (CPTG
uid 1166,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1167,0
va (VaSet
font "arial,8,0"
)
xt "10000,28500,19100,29500"
st "data_from_mem : (15:0)"
blo "10000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "data_from_mem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
suid 1,0
)
)
)
*85 (CptPort
uid 1168,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1169,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,29625,9000,30375"
)
tg (CPTG
uid 1170,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1171,0
va (VaSet
font "arial,8,0"
)
xt "10000,29500,16900,30500"
st "jump_addr : (15:0)"
blo "10000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "jump_addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 2,0
)
)
)
*86 (CptPort
uid 1172,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1173,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,30625,9000,31375"
)
tg (CPTG
uid 1174,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1175,0
va (VaSet
font "arial,8,0"
)
xt "10000,30500,12100,31500"
st "clock"
blo "10000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_logic"
o 1
suid 3,0
)
)
)
*87 (CptPort
uid 1176,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1177,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,31625,9000,32375"
)
tg (CPTG
uid 1178,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1179,0
va (VaSet
font "arial,8,0"
)
xt "10000,31500,11800,32500"
st "stall"
blo "10000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "stall"
t "std_logic"
o 7
suid 4,0
)
)
)
*88 (CptPort
uid 1180,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1181,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,32625,9000,33375"
)
tg (CPTG
uid 1182,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1183,0
va (VaSet
font "arial,8,0"
)
xt "10000,32500,12100,33500"
st "reset"
blo "10000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_logic"
o 6
suid 5,0
)
)
)
*89 (CptPort
uid 1184,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1185,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,33625,9000,34375"
)
tg (CPTG
uid 1186,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1187,0
va (VaSet
font "arial,8,0"
)
xt "10000,33500,12000,34500"
st "jump"
blo "10000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "jump"
t "std_logic"
o 3
suid 6,0
)
)
)
*90 (CptPort
uid 1188,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1189,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,34625,9000,35375"
)
tg (CPTG
uid 1190,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1191,0
va (VaSet
font "arial,8,0"
)
xt "10000,34500,14100,35500"
st "mem_delay"
blo "10000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "mem_delay"
t "std_logic"
o 5
suid 7,0
)
)
)
*91 (CptPort
uid 1192,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1193,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,29625,28750,30375"
)
tg (CPTG
uid 1194,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1195,0
va (VaSet
font "arial,8,0"
)
xt "20100,29500,27000,30500"
st "mem_addr : (15:0)"
ju 2
blo "27000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mem_addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
suid 8,0
)
)
)
*92 (CptPort
uid 1196,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1197,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,31625,28750,32375"
)
tg (CPTG
uid 1198,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1199,0
va (VaSet
font "arial,8,0"
)
xt "22400,31500,27000,32500"
st "inst : (15:0)"
ju 2
blo "27000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "inst"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 9,0
)
)
)
*93 (CptPort
uid 1200,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1201,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,33625,28750,34375"
)
tg (CPTG
uid 1202,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1203,0
va (VaSet
font "arial,8,0"
)
xt "21900,33500,27000,34500"
st "pcval : (15:0)"
ju 2
blo "27000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pcval"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
suid 10,0
)
)
)
]
shape (Rectangle
uid 1205,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "9000,28000,28000,37000"
)
oxt "15000,6000,34000,26000"
ttg (MlTextGroup
uid 1206,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*94 (Text
uid 1207,0
va (VaSet
font "arial,8,1"
)
xt "16200,32000,20500,33000"
st "SAYEH_lib"
blo "16200,32800"
tm "BdLibraryNameMgr"
)
*95 (Text
uid 1208,0
va (VaSet
font "arial,8,1"
)
xt "16200,33000,21600,34000"
st "Fetch_Stage"
blo "16200,33800"
tm "CptNameMgr"
)
*96 (Text
uid 1209,0
va (VaSet
font "arial,8,1"
)
xt "16200,34000,18000,35000"
st "U_4"
blo "16200,34800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1210,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1211,0
text (MLText
uid 1212,0
va (VaSet
font "Courier New,8,0"
)
xt "-6000,34000,-6000,34000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1213,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "9250,35250,10750,36750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*97 (Net
uid 1358,0
decl (Decl
n "mem_wait"
t "std_logic"
o 10
suid 10,0
)
declText (MLText
uid 1359,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,49800,-12500,50600"
st "SIGNAL mem_wait        : std_logic"
)
)
*98 (Net
uid 1418,0
decl (Decl
n "inst"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
suid 11,0
)
declText (MLText
uid 1419,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,45000,-2000,45800"
st "SIGNAL inst            : std_logic_vector(15 DOWNTO 0)"
)
)
*99 (Net
uid 1424,0
decl (Decl
n "mem_addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 12
suid 12,0
)
declText (MLText
uid 1425,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,46600,-2000,47400"
st "SIGNAL mem_addr        : std_logic_vector(15 DOWNTO 0)"
)
)
*100 (Net
uid 1430,0
decl (Decl
n "pcval"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 13
suid 13,0
)
declText (MLText
uid 1431,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,53000,-2000,53800"
st "SIGNAL pcval           : std_logic_vector(15 DOWNTO 0)"
)
)
*101 (Net
uid 1444,0
decl (Decl
n "dout0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 14
suid 14,0
)
declText (MLText
uid 1445,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,43400,-2000,44200"
st "SIGNAL dout0           : std_logic_vector(15 DOWNTO 0)"
)
)
*102 (Net
uid 1450,0
decl (Decl
n "dout1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 15
suid 15,0
)
declText (MLText
uid 1451,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,44200,-2000,45000"
st "SIGNAL dout1           : std_logic_vector(15 DOWNTO 0)"
)
)
*103 (Net
uid 1456,0
decl (Decl
n "stall"
t "std_logic"
o 16
suid 16,0
)
declText (MLText
uid 1457,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,57800,-12500,58600"
st "SIGNAL stall           : std_logic"
)
)
*104 (Net
uid 1474,0
decl (Decl
n "RF_addr0"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 17
suid 17,0
)
declText (MLText
uid 1475,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,33000,-2500,33800"
st "SIGNAL RF_addr0        : std_logic_vector(2 DOWNTO 0)"
)
)
*105 (Net
uid 1480,0
decl (Decl
n "RF_addr1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 18
suid 18,0
)
declText (MLText
uid 1481,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,33800,-2500,34600"
st "SIGNAL RF_addr1        : std_logic_vector(2 DOWNTO 0)"
)
)
*106 (Net
uid 1486,0
decl (Decl
n "RF_read_enable1"
t "std_logic"
o 19
suid 19,0
)
declText (MLText
uid 1487,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,35400,-12500,36200"
st "SIGNAL RF_read_enable1 : std_logic"
)
)
*107 (Net
uid 1492,0
decl (Decl
n "RF_read_enable0"
t "std_logic"
o 20
suid 20,0
)
declText (MLText
uid 1493,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,34600,-12500,35400"
st "SIGNAL RF_read_enable0 : std_logic"
)
)
*108 (Net
uid 1498,0
decl (Decl
n "stall_out"
t "std_logic"
o 21
suid 21,0
)
declText (MLText
uid 1499,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,58600,-12500,59400"
st "SIGNAL stall_out       : std_logic"
)
)
*109 (Net
uid 1504,0
decl (Decl
n "op0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 22
suid 22,0
)
declText (MLText
uid 1505,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,51400,-2000,52200"
st "SIGNAL op0             : std_logic_vector(15 DOWNTO 0)"
)
)
*110 (Net
uid 1510,0
decl (Decl
n "op1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 23
suid 23,0
)
declText (MLText
uid 1511,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,52200,-2000,53000"
st "SIGNAL op1             : std_logic_vector(15 DOWNTO 0)"
)
)
*111 (Net
uid 1516,0
decl (Decl
n "mem_addr1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 24
suid 24,0
)
declText (MLText
uid 1517,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,47400,-2000,48200"
st "SIGNAL mem_addr1       : std_logic_vector(15 DOWNTO 0)"
)
)
*112 (Net
uid 1522,0
decl (Decl
n "reg_addr"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 25
suid 25,0
)
declText (MLText
uid 1523,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,54600,-2500,55400"
st "SIGNAL reg_addr        : std_logic_vector(2 DOWNTO 0)"
)
)
*113 (Net
uid 1528,0
decl (Decl
n "ctrl"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 26
suid 26,0
)
declText (MLText
uid 1529,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,37000,-2000,37800"
st "SIGNAL ctrl            : std_logic_vector(15 DOWNTO 0)"
)
)
*114 (Net
uid 1540,0
decl (Decl
n "data_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 27
suid 27,0
)
declText (MLText
uid 1541,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,40200,-2000,41000"
st "SIGNAL data_out        : std_logic_vector(15 DOWNTO 0)"
)
)
*115 (Net
uid 1546,0
decl (Decl
n "ctrl_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 28
suid 28,0
)
declText (MLText
uid 1547,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,37800,-2000,38600"
st "SIGNAL ctrl_out        : std_logic_vector(15 DOWNTO 0)"
)
)
*116 (Net
uid 1552,0
decl (Decl
n "reg_addr_out"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 29
suid 29,0
)
declText (MLText
uid 1553,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,55400,-2500,56200"
st "SIGNAL reg_addr_out    : std_logic_vector(2 DOWNTO 0)"
)
)
*117 (Net
uid 1558,0
decl (Decl
n "mem_addr_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 30
suid 30,0
)
declText (MLText
uid 1559,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,48200,-2000,49000"
st "SIGNAL mem_addr_out    : std_logic_vector(15 DOWNTO 0)"
)
)
*118 (Net
uid 1564,0
decl (Decl
n "jump"
t "std_logic"
o 31
suid 31,0
)
declText (MLText
uid 1565,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,45800,-12500,46600"
st "SIGNAL jump            : std_logic"
)
)
*119 (Net
uid 1576,0
decl (Decl
n "data_from_mem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 32
suid 32,0
)
declText (MLText
uid 1577,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,39400,-2000,40200"
st "SIGNAL data_from_mem   : std_logic_vector(15 DOWNTO 0)"
)
)
*120 (Net
uid 2107,0
decl (Decl
n "data_out1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 33
suid 33,0
)
declText (MLText
uid 2108,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,41000,-2000,41800"
st "SIGNAL data_out1       : std_logic_vector(15 DOWNTO 0)"
)
)
*121 (Net
uid 2113,0
decl (Decl
n "data_to_mem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 34
suid 34,0
)
declText (MLText
uid 2114,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,42600,-2000,43400"
st "SIGNAL data_to_mem     : std_logic_vector(15 DOWNTO 0)"
)
)
*122 (Net
uid 2119,0
decl (Decl
n "write_enable"
t "std_logic"
o 35
suid 35,0
)
declText (MLText
uid 2120,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,59400,-12500,60200"
st "SIGNAL write_enable    : std_logic"
)
)
*123 (Net
uid 2125,0
decl (Decl
n "read_enable"
t "std_logic"
o 36
suid 36,0
)
declText (MLText
uid 2126,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,53800,-12500,54600"
st "SIGNAL read_enable     : std_logic"
)
)
*124 (Net
uid 2131,0
decl (Decl
n "mem_addr_out1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 37
suid 37,0
)
declText (MLText
uid 2132,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,49000,-2000,49800"
st "SIGNAL mem_addr_out1   : std_logic_vector(15 DOWNTO 0)"
)
)
*125 (Net
uid 2137,0
decl (Decl
n "ctrl_out1"
t "std_logic"
o 38
suid 38,0
)
declText (MLText
uid 2138,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,38600,-12500,39400"
st "SIGNAL ctrl_out1       : std_logic"
)
)
*126 (Net
uid 2143,0
decl (Decl
n "reg_addr_out1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 39
suid 39,0
)
declText (MLText
uid 2144,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,56200,-2500,57000"
st "SIGNAL reg_addr_out1   : std_logic_vector(2 DOWNTO 0)"
)
)
*127 (Net
uid 2179,0
decl (Decl
n "write_enable1"
t "std_logic"
o 40
suid 41,0
)
declText (MLText
uid 2180,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,60200,-12500,61000"
st "SIGNAL write_enable1   : std_logic"
)
)
*128 (Net
uid 2185,0
decl (Decl
n "addr"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 41
suid 42,0
)
declText (MLText
uid 2186,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,36200,-2500,37000"
st "SIGNAL addr            : std_logic_vector(2 DOWNTO 0)"
)
)
*129 (Net
uid 2269,0
decl (Decl
n "reserve"
t "std_logic"
o 42
suid 43,0
)
declText (MLText
uid 2270,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,57000,-12500,57800"
st "SIGNAL reserve         : std_logic"
)
)
*130 (Net
uid 2275,0
decl (Decl
n "data_out2"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 43
suid 44,0
)
declText (MLText
uid 2276,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,41800,-2000,42600"
st "SIGNAL data_out2       : std_logic_vector(15 DOWNTO 0)"
)
)
*131 (SaComponent
uid 2373,0
optionalChildren [
*132 (CptPort
uid 2321,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2322,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73250,15625,74000,16375"
)
tg (CPTG
uid 2323,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2324,0
va (VaSet
font "arial,8,0"
)
xt "75000,15500,85000,16500"
st "data_from_execute : (15:0)"
blo "75000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "data_from_execute"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
suid 1,0
)
)
)
*133 (CptPort
uid 2325,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2326,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73250,16625,74000,17375"
)
tg (CPTG
uid 2327,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2328,0
va (VaSet
font "arial,8,0"
)
xt "75000,16500,84100,17500"
st "data_from_mem : (15:0)"
blo "75000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "data_from_mem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
suid 2,0
)
)
)
*134 (CptPort
uid 2329,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2330,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73250,17625,74000,18375"
)
tg (CPTG
uid 2331,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2332,0
va (VaSet
font "arial,8,0"
)
xt "75000,17500,79500,18500"
st "ctrl : (15:0)"
blo "75000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "ctrl"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 6,0
)
)
)
*135 (CptPort
uid 2333,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2334,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,16625,95750,17375"
)
tg (CPTG
uid 2335,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2336,0
va (VaSet
font "arial,8,0"
)
xt "85800,16500,94000,17500"
st "data_to_mem : (15:0)"
ju 2
blo "94000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_to_mem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
suid 7,0
)
)
)
*136 (CptPort
uid 2337,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2338,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73250,19625,74000,20375"
)
tg (CPTG
uid 2339,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2340,0
va (VaSet
font "arial,8,0"
)
xt "75000,19500,81900,20500"
st "mem_addr : (15:0)"
blo "75000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "mem_addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 8,0
)
)
)
*137 (CptPort
uid 2341,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2342,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,15625,95750,16375"
)
tg (CPTG
uid 2343,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2344,0
va (VaSet
font "arial,8,0"
)
xt "87800,15500,94000,16500"
st "data_out : (15:0)"
ju 2
blo "94000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 9,0
)
)
)
*138 (CptPort
uid 2345,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2346,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,18625,95750,19375"
)
tg (CPTG
uid 2347,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2348,0
va (VaSet
font "arial,8,0"
)
xt "89000,18500,94000,19500"
st "write_enable"
ju 2
blo "94000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "write_enable"
t "std_logic"
o 13
suid 10,0
)
)
)
*139 (CptPort
uid 2349,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2350,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,19625,95750,20375"
)
tg (CPTG
uid 2351,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2352,0
va (VaSet
font "arial,8,0"
)
xt "89100,19500,94000,20500"
st "read_enable"
ju 2
blo "94000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "read_enable"
t "std_logic"
o 11
suid 11,0
)
)
)
*140 (CptPort
uid 2353,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2354,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,20625,95750,21375"
)
tg (CPTG
uid 2355,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2356,0
va (VaSet
font "arial,8,0"
)
xt "89600,20500,92500,21500"
st "ctrl_out"
ju 2
blo "92500,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ctrl_out"
t "std_logic"
o 7
suid 12,0
)
)
)
*141 (CptPort
uid 2357,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2358,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73250,18625,74000,19375"
)
tg (CPTG
uid 2359,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2360,0
va (VaSet
font "arial,8,0"
)
xt "75000,18500,81100,19500"
st "reg_addr : (2:0)"
blo "75000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "reg_addr"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 6
suid 14,0
)
)
)
*142 (CptPort
uid 2361,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2362,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,21625,95750,22375"
)
tg (CPTG
uid 2363,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2364,0
va (VaSet
font "arial,8,0"
)
xt "86100,21500,94000,22500"
st "reg_addr_out : (2:0)"
ju 2
blo "94000,22300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reg_addr_out"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 12
suid 15,0
)
)
)
*143 (CptPort
uid 2365,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2366,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,23625,95750,24375"
)
tg (CPTG
uid 2367,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2368,0
va (VaSet
font "arial,8,0"
)
xt "85300,23500,94000,24500"
st "mem_addr_out : (15:0)"
ju 2
blo "94000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mem_addr_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
suid 16,0
)
)
)
*144 (CptPort
uid 2369,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2370,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73250,20625,74000,21375"
)
tg (CPTG
uid 2371,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2372,0
va (VaSet
font "arial,8,0"
)
xt "75000,20500,79100,21500"
st "mem_delay"
blo "75000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "mem_delay"
t "std_logic"
o 5
suid 17,0
)
)
)
]
shape (Rectangle
uid 2374,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "74000,15000,95000,26000"
)
oxt "15000,6000,38000,26000"
ttg (MlTextGroup
uid 2375,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*145 (Text
uid 2376,0
va (VaSet
font "arial,8,1"
)
xt "76200,22000,80500,23000"
st "SAYEH_lib"
blo "76200,22800"
tm "BdLibraryNameMgr"
)
*146 (Text
uid 2377,0
va (VaSet
font "arial,8,1"
)
xt "76200,23000,82400,24000"
st "Memory_Stage"
blo "76200,23800"
tm "CptNameMgr"
)
*147 (Text
uid 2378,0
va (VaSet
font "arial,8,1"
)
xt "76200,24000,78000,25000"
st "U_2"
blo "76200,24800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2379,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2380,0
text (MLText
uid 2381,0
va (VaSet
font "Courier New,8,0"
)
xt "59000,21000,59000,21000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 2382,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "74250,24250,75750,25750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*148 (Net
uid 2383,0
decl (Decl
n "mem_wait1"
t "std_logic"
o 44
suid 45,0
)
declText (MLText
uid 2384,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,50600,-12500,51400"
st "SIGNAL mem_wait1       : std_logic"
)
)
*149 (SaComponent
uid 2445,0
optionalChildren [
*150 (CptPort
uid 2389,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2390,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,5625,17000,6375"
)
tg (CPTG
uid 2391,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2392,0
va (VaSet
font "arial,8,0"
)
xt "18000,5500,27600,6500"
st "fetch_stage_addr : (15:0)"
blo "18000,6300"
)
)
thePort (LogicalPort
decl (Decl
n "fetch_stage_addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 1,0
)
)
)
*151 (CptPort
uid 2393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2394,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,6625,17000,7375"
)
tg (CPTG
uid 2395,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2396,0
va (VaSet
font "arial,8,0"
)
xt "18000,6500,27600,7500"
st "mem_stage_addr : (15:0)"
blo "18000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "mem_stage_addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
suid 2,0
)
)
)
*152 (CptPort
uid 2397,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2398,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,7625,17000,8375"
)
tg (CPTG
uid 2399,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2400,0
va (VaSet
font "arial,8,0"
)
xt "18000,7500,27500,8500"
st "mem_stage_data : (15:0)"
blo "18000,8300"
)
)
thePort (LogicalPort
decl (Decl
n "mem_stage_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
suid 3,0
)
)
)
*153 (CptPort
uid 2401,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2402,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,8625,17000,9375"
)
tg (CPTG
uid 2403,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2404,0
va (VaSet
font "arial,8,0"
)
xt "18000,8500,26200,9500"
st "memory_data : (15:0)"
blo "18000,9300"
)
)
thePort (LogicalPort
decl (Decl
n "memory_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 4,0
)
)
)
*154 (CptPort
uid 2405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2406,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39000,5625,39750,6375"
)
tg (CPTG
uid 2407,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2408,0
va (VaSet
font "arial,8,0"
)
xt "28800,5500,38000,6500"
st "data_to_memory : (15:0)"
ju 2
blo "38000,6300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_to_memory"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
suid 5,0
)
)
)
*155 (CptPort
uid 2409,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2410,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39000,6625,39750,7375"
)
tg (CPTG
uid 2411,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2412,0
va (VaSet
font "arial,8,0"
)
xt "29100,6500,38000,7500"
st "data_to_stages : (15:0)"
ju 2
blo "38000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_to_stages"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
suid 6,0
)
)
)
*156 (CptPort
uid 2413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2414,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,9625,17000,10375"
)
tg (CPTG
uid 2415,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2416,0
va (VaSet
font "arial,8,0"
)
xt "18000,9500,22900,10500"
st "read_enable"
blo "18000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "read_enable"
t "std_logic"
o 6
suid 7,0
)
)
)
*157 (CptPort
uid 2417,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2418,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,10625,17000,11375"
)
tg (CPTG
uid 2419,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2420,0
va (VaSet
font "arial,8,0"
)
xt "18000,10500,23000,11500"
st "write_enable"
blo "18000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "write_enable"
t "std_logic"
o 7
suid 8,0
)
)
)
*158 (CptPort
uid 2421,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2422,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39000,7625,39750,8375"
)
tg (CPTG
uid 2423,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2424,0
va (VaSet
font "arial,8,0"
)
xt "36000,7500,38000,8500"
st "write"
ju 2
blo "38000,8300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "write"
t "std_logic"
o 14
suid 9,0
)
)
)
*159 (CptPort
uid 2425,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2426,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,11625,17000,12375"
)
tg (CPTG
uid 2427,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2428,0
va (VaSet
font "arial,8,0"
)
xt "18000,11500,23600,12500"
st "memory_ready"
blo "18000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "memory_ready"
t "std_logic"
o 5
suid 10,0
)
)
)
*160 (CptPort
uid 2429,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2430,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39000,8625,39750,9375"
)
tg (CPTG
uid 2431,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2432,0
va (VaSet
font "arial,8,0"
)
xt "33900,8500,38000,9500"
st "fetch_wait"
ju 2
blo "38000,9300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fetch_wait"
t "std_logic"
o 11
suid 11,0
)
)
)
*161 (CptPort
uid 2433,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2434,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39000,9625,39750,10375"
)
tg (CPTG
uid 2435,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2436,0
va (VaSet
font "arial,8,0"
)
xt "28700,9500,38000,10500"
st "addr_to_memory : (15:0)"
ju 2
blo "38000,10300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "addr_to_memory"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 12,0
)
)
)
*162 (CptPort
uid 2437,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2438,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39000,10625,39750,11375"
)
tg (CPTG
uid 2439,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2440,0
va (VaSet
font "arial,8,0"
)
xt "34300,10500,38000,11500"
st "mem_wait"
ju 2
blo "38000,11300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mem_wait"
t "std_logic"
o 12
suid 13,0
)
)
)
*163 (CptPort
uid 2441,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2442,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39000,11625,39750,12375"
)
tg (CPTG
uid 2443,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2444,0
va (VaSet
font "arial,8,0"
)
xt "36100,11500,38000,12500"
st "read"
ju 2
blo "38000,12300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "read"
t "std_logic"
o 13
suid 14,0
)
)
)
]
shape (Rectangle
uid 2446,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "17000,5000,39000,14000"
)
oxt "15000,6000,37000,26000"
ttg (MlTextGroup
uid 2447,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*164 (Text
uid 2448,0
va (VaSet
font "arial,8,1"
)
xt "25200,11000,29500,12000"
st "SAYEH_lib"
blo "25200,11800"
tm "BdLibraryNameMgr"
)
*165 (Text
uid 2449,0
va (VaSet
font "arial,8,1"
)
xt "25200,12000,28100,13000"
st "Arbiter"
blo "25200,12800"
tm "CptNameMgr"
)
*166 (Text
uid 2450,0
va (VaSet
font "arial,8,1"
)
xt "25200,13000,27000,14000"
st "U_5"
blo "25200,13800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2451,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2452,0
text (MLText
uid 2453,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,11000,2000,11000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 2454,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "17250,12250,18750,13750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*167 (MWC
uid 4887,0
optionalChildren [
*168 (CptPort
uid 4878,0
optionalChildren [
*169 (Line
uid 4882,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "107000,20000,109000,20000"
pts [
"109000,20000"
"107000,20000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4879,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "109000,19625,109750,20375"
)
tg (CPTG
uid 4880,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4881,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "110164,19595,111964,20595"
st "dout"
ju 2
blo "111964,20395"
)
s (Text
uid 4896,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "111964,20595,111964,20595"
ju 2
blo "111964,20595"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
preAdd 0
posAdd 0
o 8
suid 1,0
)
)
)
*170 (CommentGraphic
uid 4883,0
shape (PolyLine2D
pts [
"107000,20000"
"107000,21000"
]
uid 4884,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "107000,20000,107000,21000"
)
oxt "7000,7000,7000,8000"
)
*171 (CommentGraphic
uid 4885,0
shape (CustomPolygon
pts [
"106000,21000"
"108000,21000"
"107000,22000"
"106000,21000"
]
uid 4886,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "32768,32768,32768"
bg "0,0,0"
lineWidth -1
)
xt "106000,21000,108000,22000"
)
oxt "6000,8000,8000,9000"
)
]
shape (Rectangle
uid 4888,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "106000,19000,109000,22000"
fos 1
)
showPorts 0
oxt "6000,6000,9000,9000"
ttg (MlTextGroup
uid 4889,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*172 (Text
uid 4890,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "108450,19695,113250,20695"
st "moduleware"
blo "108450,20495"
)
*173 (Text
uid 4891,0
va (VaSet
font "arial,8,0"
)
xt "108450,20695,110150,21695"
st "gnd"
blo "108450,21495"
)
*174 (Text
uid 4892,0
va (VaSet
font "arial,8,0"
)
xt "108450,21695,110250,22695"
st "U_8"
blo "108450,22495"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4893,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4894,0
text (MLText
uid 4895,0
va (VaSet
font "arial,8,0"
)
xt "101000,-600,101000,-600"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*175 (MWC
uid 4906,0
optionalChildren [
*176 (CptPort
uid 4897,0
optionalChildren [
*177 (Line
uid 4901,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "105000,12000,107000,12000"
pts [
"107000,12000"
"105000,12000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4898,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "107000,11625,107750,12375"
)
tg (CPTG
uid 4899,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4900,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "108164,11595,109964,12595"
st "dout"
ju 2
blo "109964,12395"
)
s (Text
uid 4915,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "109964,12595,109964,12595"
ju 2
blo "109964,12595"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 1,0
)
)
)
*178 (CommentGraphic
uid 4902,0
shape (PolyLine2D
pts [
"105000,12000"
"105000,13000"
]
uid 4903,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "105000,12000,105000,13000"
)
oxt "7000,7000,7000,8000"
)
*179 (CommentGraphic
uid 4904,0
shape (CustomPolygon
pts [
"104000,13000"
"106000,13000"
"105000,14000"
"104000,13000"
]
uid 4905,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "32768,32768,32768"
bg "0,0,0"
lineWidth -1
)
xt "104000,13000,106000,14000"
)
oxt "6000,8000,8000,9000"
)
]
shape (Rectangle
uid 4907,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "104000,11000,107000,14000"
fos 1
)
showPorts 0
oxt "6000,6000,9000,9000"
ttg (MlTextGroup
uid 4908,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*180 (Text
uid 4909,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "106450,11695,111250,12695"
st "moduleware"
blo "106450,12495"
)
*181 (Text
uid 4910,0
va (VaSet
font "arial,8,0"
)
xt "106450,12695,108150,13695"
st "gnd"
blo "106450,13495"
)
*182 (Text
uid 4911,0
va (VaSet
font "arial,8,0"
)
xt "106450,13695,108250,14695"
st "U_9"
blo "106450,14495"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4912,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4913,0
text (MLText
uid 4914,0
va (VaSet
font "arial,8,0"
)
xt "99000,-8600,99000,-8600"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*183 (SaComponent
uid 5115,0
optionalChildren [
*184 (CptPort
uid 5043,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5044,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,18625,38000,19375"
)
tg (CPTG
uid 5045,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5046,0
va (VaSet
font "arial,8,0"
)
xt "39000,18500,43600,19500"
st "inst : (15:0)"
blo "39000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "inst"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 1,0
)
)
)
*185 (CptPort
uid 5047,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5048,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,19625,38000,20375"
)
tg (CPTG
uid 5049,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5050,0
va (VaSet
font "arial,8,0"
)
xt "39000,19500,44100,20500"
st "pcval : (15:0)"
blo "39000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "pcval"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 2,0
)
)
)
*186 (CptPort
uid 5051,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5052,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,20625,38000,21375"
)
tg (CPTG
uid 5053,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5054,0
va (VaSet
font "arial,8,0"
)
xt "39000,20500,45700,21500"
st "RF_data0 : (15:0)"
blo "39000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "RF_data0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 3,0
)
)
)
*187 (CptPort
uid 5055,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5056,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,21625,38000,22375"
)
tg (CPTG
uid 5057,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5058,0
va (VaSet
font "arial,8,0"
)
xt "39000,21500,45700,22500"
st "RF_data1 : (15:0)"
blo "39000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "RF_data1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
suid 4,0
)
)
)
*188 (CptPort
uid 5059,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5060,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,23625,38000,24375"
)
tg (CPTG
uid 5061,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5062,0
va (VaSet
font "arial,8,0"
)
xt "39000,23500,40800,24500"
st "stall"
blo "39000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "stall"
t "std_logic"
o 7
suid 6,0
)
)
)
*189 (CptPort
uid 5063,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5064,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56000,18625,56750,19375"
)
tg (CPTG
uid 5065,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5066,0
va (VaSet
font "arial,8,0"
)
xt "48600,18500,55000,19500"
st "RF_addr0 : (2:0)"
ju 2
blo "55000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RF_addr0"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 8
suid 8,0
)
)
)
*190 (CptPort
uid 5067,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5068,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56000,19625,56750,20375"
)
tg (CPTG
uid 5069,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5070,0
va (VaSet
font "arial,8,0"
)
xt "48600,19500,55000,20500"
st "RF_addr1 : (2:0)"
ju 2
blo "55000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RF_addr1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 9
suid 9,0
)
)
)
*191 (CptPort
uid 5071,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5072,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56000,21625,56750,22375"
)
tg (CPTG
uid 5073,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5074,0
va (VaSet
font "arial,8,0"
)
xt "50400,21500,55000,22500"
st "op0 : (15:0)"
ju 2
blo "55000,22300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "op0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 14
suid 11,0
)
)
)
*192 (CptPort
uid 5075,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5076,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56000,22625,56750,23375"
)
tg (CPTG
uid 5077,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5078,0
va (VaSet
font "arial,8,0"
)
xt "50400,22500,55000,23500"
st "op1 : (15:0)"
ju 2
blo "55000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "op1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 15
suid 12,0
)
)
)
*193 (CptPort
uid 5079,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5080,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56000,23625,56750,24375"
)
tg (CPTG
uid 5081,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5082,0
va (VaSet
font "arial,8,0"
)
xt "50500,23500,55000,24500"
st "ctrl : (15:0)"
ju 2
blo "55000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ctrl"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 12
suid 13,0
)
)
)
*194 (CptPort
uid 5083,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5084,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56000,24625,56750,25375"
)
tg (CPTG
uid 5085,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5086,0
va (VaSet
font "arial,8,0"
)
xt "48900,24500,55000,25500"
st "reg_addr : (2:0)"
ju 2
blo "55000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reg_addr"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 16
suid 14,0
)
)
)
*195 (CptPort
uid 5087,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5088,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56000,25625,56750,26375"
)
tg (CPTG
uid 5089,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5090,0
va (VaSet
font "arial,8,0"
)
xt "48100,25500,55000,26500"
st "mem_addr : (15:0)"
ju 2
blo "55000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mem_addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 13
suid 15,0
)
)
)
*196 (CptPort
uid 5091,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5092,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56000,26625,56750,27375"
)
tg (CPTG
uid 5093,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5094,0
va (VaSet
font "arial,8,0"
)
xt "48200,26500,55000,27500"
st "RF_read_enable1"
ju 2
blo "55000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RF_read_enable1"
t "std_logic"
o 11
suid 17,0
)
)
)
*197 (CptPort
uid 5095,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5096,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56000,27625,56750,28375"
)
tg (CPTG
uid 5097,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5098,0
va (VaSet
font "arial,8,0"
)
xt "48200,27500,55000,28500"
st "RF_read_enable0"
ju 2
blo "55000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RF_read_enable0"
t "std_logic"
o 10
suid 18,0
)
)
)
*198 (CptPort
uid 5099,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5100,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56000,28625,56750,29375"
)
tg (CPTG
uid 5101,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5102,0
va (VaSet
font "arial,8,0"
)
xt "51800,28500,55000,29500"
st "stall_out"
ju 2
blo "55000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "stall_out"
t "std_logic"
o 18
suid 19,0
)
)
)
*199 (CptPort
uid 5103,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5104,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,24625,38000,25375"
)
tg (CPTG
uid 5105,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5106,0
va (VaSet
font "arial,8,0"
)
xt "39000,24500,41100,25500"
st "clock"
blo "39000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_logic"
o 3
suid 20,0
)
)
)
*200 (CptPort
uid 5107,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5108,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56000,29625,56750,30375"
)
tg (CPTG
uid 5109,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5110,0
va (VaSet
font "arial,8,0"
)
xt "52100,29500,55000,30500"
st "reserve"
ju 2
blo "55000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reserve"
t "std_logic"
o 17
suid 21,0
)
)
)
*201 (CptPort
uid 5111,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5112,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,25625,38000,26375"
)
tg (CPTG
uid 5113,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5114,0
va (VaSet
font "arial,8,0"
)
xt "39000,25500,41100,26500"
st "reset"
blo "39000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_logic"
o 6
suid 22,0
)
)
)
]
shape (Rectangle
uid 5116,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "38000,18000,56000,31000"
)
oxt "15000,6000,33000,26000"
ttg (MlTextGroup
uid 5117,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*202 (Text
uid 5118,0
va (VaSet
font "arial,8,1"
)
xt "42200,26000,46500,27000"
st "SAYEH_lib"
blo "42200,26800"
tm "BdLibraryNameMgr"
)
*203 (Text
uid 5119,0
va (VaSet
font "arial,8,1"
)
xt "42200,27000,48300,28000"
st "Decode_Stage"
blo "42200,27800"
tm "CptNameMgr"
)
*204 (Text
uid 5120,0
va (VaSet
font "arial,8,1"
)
xt "42200,28000,44000,29000"
st "U_0"
blo "42200,28800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5121,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5122,0
text (MLText
uid 5123,0
va (VaSet
font "Courier New,8,0"
)
xt "23000,24000,23000,24000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 5124,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "38250,29250,39750,30750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*205 (SaComponent
uid 5179,0
optionalChildren [
*206 (CptPort
uid 5131,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5132,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,2625,72000,3375"
)
tg (CPTG
uid 5133,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5134,0
va (VaSet
font "arial,8,0"
)
xt "73000,2500,77600,3500"
st "op0 : (15:0)"
blo "73000,3300"
)
)
thePort (LogicalPort
decl (Decl
n "op0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 1,0
)
)
)
*207 (CptPort
uid 5135,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5136,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,3625,72000,4375"
)
tg (CPTG
uid 5137,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5138,0
va (VaSet
font "arial,8,0"
)
xt "73000,3500,77600,4500"
st "op1 : (15:0)"
blo "73000,4300"
)
)
thePort (LogicalPort
decl (Decl
n "op1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 2,0
)
)
)
*208 (CptPort
uid 5139,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5140,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,4625,72000,5375"
)
tg (CPTG
uid 5141,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5142,0
va (VaSet
font "arial,8,0"
)
xt "73000,4500,75100,5500"
st "clock"
blo "73000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_logic"
o 1
suid 3,0
)
)
)
*209 (CptPort
uid 5143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5144,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,7625,72000,8375"
)
tg (CPTG
uid 5145,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5146,0
va (VaSet
font "arial,8,0"
)
xt "73000,7500,77500,8500"
st "ctrl : (15:0)"
blo "73000,8300"
)
)
thePort (LogicalPort
decl (Decl
n "ctrl"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
suid 6,0
)
)
)
*210 (CptPort
uid 5147,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5148,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91000,3625,91750,4375"
)
tg (CPTG
uid 5149,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5150,0
va (VaSet
font "arial,8,0"
)
xt "83800,3500,90000,4500"
st "data_out : (15:0)"
ju 2
blo "90000,4300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
suid 7,0
)
)
)
*211 (CptPort
uid 5151,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5152,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91000,2625,91750,3375"
)
tg (CPTG
uid 5153,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5154,0
va (VaSet
font "arial,8,0"
)
xt "84100,2500,90000,3500"
st "ctrl_out : (15:0)"
ju 2
blo "90000,3300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ctrl_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 8,0
)
)
)
*212 (CptPort
uid 5155,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5156,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,8625,72000,9375"
)
tg (CPTG
uid 5157,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5158,0
va (VaSet
font "arial,8,0"
)
xt "73000,8500,79100,9500"
st "reg_addr : (2:0)"
blo "73000,9300"
)
)
thePort (LogicalPort
decl (Decl
n "reg_addr"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 6
suid 9,0
)
)
)
*213 (CptPort
uid 5159,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5160,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,9625,72000,10375"
)
tg (CPTG
uid 5161,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5162,0
va (VaSet
font "arial,8,0"
)
xt "73000,9500,79900,10500"
st "mem_addr : (15:0)"
blo "73000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "mem_addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
suid 11,0
)
)
)
*214 (CptPort
uid 5163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5164,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91000,7625,91750,8375"
)
tg (CPTG
uid 5165,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5166,0
va (VaSet
font "arial,8,0"
)
xt "88000,7500,90000,8500"
st "jump"
ju 2
blo "90000,8300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "jump"
t "std_logic"
o 10
suid 14,0
)
)
)
*215 (CptPort
uid 5167,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5168,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91000,5625,91750,6375"
)
tg (CPTG
uid 5169,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5170,0
va (VaSet
font "arial,8,0"
)
xt "81300,5500,90000,6500"
st "mem_addr_out : (15:0)"
ju 2
blo "90000,6300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mem_addr_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
suid 15,0
)
)
)
*216 (CptPort
uid 5171,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5172,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91000,4625,91750,5375"
)
tg (CPTG
uid 5173,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5174,0
va (VaSet
font "arial,8,0"
)
xt "82100,4500,90000,5500"
st "reg_addr_out : (2:0)"
ju 2
blo "90000,5300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reg_addr_out"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 12
suid 16,0
)
)
)
*217 (CptPort
uid 5175,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5176,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,5625,72000,6375"
)
tg (CPTG
uid 5177,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5178,0
va (VaSet
font "arial,8,0"
)
xt "73000,5500,75100,6500"
st "reset"
blo "73000,6300"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_logic"
o 7
suid 17,0
)
)
)
]
shape (Rectangle
uid 5180,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "72000,2000,91000,12000"
)
oxt "15000,6000,34000,26000"
ttg (MlTextGroup
uid 5181,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*218 (Text
uid 5182,0
va (VaSet
font "arial,8,1"
)
xt "80200,8000,84500,9000"
st "SAYEH_lib"
blo "80200,8800"
tm "BdLibraryNameMgr"
)
*219 (Text
uid 5183,0
va (VaSet
font "arial,8,1"
)
xt "80200,9000,86400,10000"
st "Execute_Stage"
blo "80200,9800"
tm "CptNameMgr"
)
*220 (Text
uid 5184,0
va (VaSet
font "arial,8,1"
)
xt "80200,10000,82000,11000"
st "U_1"
blo "80200,10800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5185,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5186,0
text (MLText
uid 5187,0
va (VaSet
font "Courier New,8,0"
)
xt "59000,8000,59000,8000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 5188,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "72250,10250,73750,11750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*221 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "39750,-10000,113000,10000"
pts [
"113000,8000"
"110000,8000"
"110000,-10000"
"45000,-10000"
"45000,10000"
"39750,10000"
]
)
start &1
end &161
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "112000,7000,116800,8000"
st "Addressbus"
blo "112000,7800"
tm "WireNameMgr"
)
)
on &2
)
*222 (Wire
uid 29,0
optionalChildren [
*223 (BdJunction
uid 1466,0
ps "OnConnectorStrategy"
shape (Circle
uid 1467,0
va (VaSet
vasetType 1
)
xt "1600,8600,2400,9400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
)
xt "-2000,9000,8250,31000"
pts [
"-2000,9000"
"2000,9000"
"2000,31000"
"8250,31000"
]
)
start &3
end &86
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "0,8000,1300,9000"
st "clk"
blo "0,8800"
tm "WireNameMgr"
)
)
on &4
)
*224 (Wire
uid 43,0
optionalChildren [
*225 (BdJunction
uid 5018,0
ps "OnConnectorStrategy"
shape (Circle
uid 5019,0
va (VaSet
vasetType 1
)
xt "6600,12600,7400,13400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,9000,16250,13000"
pts [
"-2000,13000"
"7000,13000"
"7000,9000"
"16250,9000"
]
)
start &5
end &153
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "0,12000,3200,13000"
st "Databus"
blo "0,12800"
tm "WireNameMgr"
)
)
on &6
)
*226 (Wire
uid 57,0
optionalChildren [
*227 (BdJunction
uid 5129,0
ps "OnConnectorStrategy"
shape (Circle
uid 5130,0
va (VaSet
vasetType 1
)
xt "2600,25600,3400,26400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
)
xt "-2000,17000,8250,33000"
pts [
"-2000,17000"
"3000,17000"
"3000,33000"
"8250,33000"
]
)
start &7
end &88
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "0,16000,5500,17000"
st "ExternalReset"
blo "0,16800"
tm "WireNameMgr"
)
)
on &8
)
*228 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
)
xt "-2000,12000,16250,21000"
pts [
"-2000,21000"
"4000,21000"
"4000,12000"
"16250,12000"
]
)
start &9
end &159
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "0,20000,5600,21000"
st "memdataready"
blo "0,20800"
tm "WireNameMgr"
)
)
on &10
)
*229 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
)
xt "107000,12000,113000,12000"
pts [
"113000,12000"
"107000,12000"
]
)
start &11
end &176
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "112000,11000,115000,12000"
st "ReadIO"
blo "112000,11800"
tm "WireNameMgr"
)
)
on &12
)
*230 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
)
xt "39750,-11000,113000,16000"
pts [
"113000,16000"
"109000,16000"
"109000,-11000"
"47000,-11000"
"47000,12000"
"39750,12000"
]
)
start &13
end &163
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "112000,15000,115900,16000"
st "ReadMem"
blo "112000,15800"
tm "WireNameMgr"
)
)
on &14
)
*231 (Wire
uid 113,0
shape (OrthoPolyLine
uid 114,0
va (VaSet
vasetType 3
)
xt "109000,20000,113000,20000"
pts [
"113000,20000"
"109000,20000"
]
)
start &15
end &168
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 118,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "112000,19000,115000,20000"
st "WriteIO"
blo "112000,19800"
tm "WireNameMgr"
)
)
on &16
)
*232 (Wire
uid 127,0
shape (OrthoPolyLine
uid 128,0
va (VaSet
vasetType 3
)
xt "39750,-5000,113000,24000"
pts [
"113000,24000"
"108000,24000"
"108000,-5000"
"46000,-5000"
"46000,8000"
"39750,8000"
]
)
start &17
end &158
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "112000,23000,115900,24000"
st "WriteMem"
blo "112000,23800"
tm "WireNameMgr"
)
)
on &18
)
*233 (Wire
uid 1360,0
shape (OrthoPolyLine
uid 1361,0
va (VaSet
vasetType 3
)
xt "1000,4000,43000,35000"
pts [
"39750,9000"
"43000,9000"
"43000,4000"
"1000,4000"
"1000,35000"
"8250,35000"
]
)
start &160
end &90
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1362,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1363,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "38750,11000,39750,14700"
st "mem_wait"
blo "39550,14700"
tm "WireNameMgr"
)
)
on &97
)
*234 (Wire
uid 1420,0
shape (OrthoPolyLine
uid 1421,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "28750,19000,37250,32000"
pts [
"37250,19000"
"34000,19000"
"34000,32000"
"28750,32000"
]
)
start &184
end &92
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1422,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1423,0
va (VaSet
font "arial,8,0"
)
xt "31250,18000,35850,19000"
st "inst : (15:0)"
blo "31250,18800"
tm "WireNameMgr"
)
)
on &98
)
*235 (Wire
uid 1426,0
shape (OrthoPolyLine
uid 1427,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13000,6000,30000,30000"
pts [
"28750,30000"
"30000,30000"
"30000,18000"
"13000,18000"
"13000,6000"
"16250,6000"
]
)
start &91
end &150
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1428,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1429,0
va (VaSet
font "arial,8,0"
)
xt "30750,29000,37650,30000"
st "mem_addr : (15:0)"
blo "30750,29800"
tm "WireNameMgr"
)
)
on &99
)
*236 (Wire
uid 1432,0
shape (OrthoPolyLine
uid 1433,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "28750,20000,37250,34000"
pts [
"28750,34000"
"35000,34000"
"35000,20000"
"37250,20000"
]
)
start &93
end &185
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1434,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1435,0
va (VaSet
font "arial,8,0"
)
xt "33750,23000,38850,24000"
st "pcval : (15:0)"
blo "33750,23800"
tm "WireNameMgr"
)
)
on &100
)
*237 (Wire
uid 1446,0
shape (OrthoPolyLine
uid 1447,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "32000,21000,55000,54000"
pts [
"51000,38000"
"55000,38000"
"55000,54000"
"32000,54000"
"32000,21000"
"37250,21000"
]
)
start &46
end &186
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1448,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1449,0
va (VaSet
font "arial,8,0"
)
xt "53000,37000,55200,38000"
st "dout0"
blo "53000,37800"
tm "WireNameMgr"
)
)
on &101
)
*238 (Wire
uid 1452,0
shape (OrthoPolyLine
uid 1453,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "33000,22000,54000,53000"
pts [
"51000,40000"
"54000,40000"
"54000,53000"
"33000,53000"
"33000,22000"
"37250,22000"
]
)
start &62
end &187
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1454,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1455,0
va (VaSet
font "arial,8,0"
)
xt "53000,39000,55200,40000"
st "dout1"
blo "53000,39800"
tm "WireNameMgr"
)
)
on &102
)
*239 (Wire
uid 1458,0
shape (OrthoPolyLine
uid 1459,0
va (VaSet
vasetType 3
)
xt "31000,24000,77000,57000"
pts [
"73750,43000"
"77000,43000"
"77000,57000"
"31000,57000"
"31000,24000"
"37250,24000"
]
)
start &39
end &188
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1460,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1461,0
va (VaSet
font "arial,8,0"
)
xt "75750,42000,77550,43000"
st "stall"
blo "75750,42800"
tm "WireNameMgr"
)
)
on &103
)
*240 (Wire
uid 1462,0
optionalChildren [
*241 (BdJunction
uid 1472,0
ps "OnConnectorStrategy"
shape (Circle
uid 1473,0
va (VaSet
vasetType 1
)
xt "4600,16600,5400,17400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1463,0
va (VaSet
vasetType 3
)
xt "2000,9000,37250,25000"
pts [
"2000,9000"
"5000,9000"
"5000,25000"
"37250,25000"
]
)
start &223
end &199
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1464,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1465,0
va (VaSet
font "arial,8,0"
)
xt "35250,24000,36550,25000"
st "clk"
blo "35250,24800"
tm "WireNameMgr"
)
)
on &4
)
*242 (Wire
uid 1468,0
optionalChildren [
*243 (BdJunction
uid 1538,0
ps "OnConnectorStrategy"
shape (Circle
uid 1539,0
va (VaSet
vasetType 1
)
xt "28600,16600,29400,17400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1469,0
va (VaSet
vasetType 3
)
xt "5000,17000,63250,56000"
pts [
"63250,50000"
"60000,50000"
"60000,56000"
"29000,56000"
"29000,17000"
"5000,17000"
]
)
start &38
end &241
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1470,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1471,0
va (VaSet
font "arial,8,0"
)
xt "61250,49000,62550,50000"
st "clk"
blo "61250,49800"
tm "WireNameMgr"
)
)
on &4
)
*244 (Wire
uid 1476,0
optionalChildren [
*245 (BdJunction
uid 2153,0
ps "OnConnectorStrategy"
shape (Circle
uid 2154,0
va (VaSet
vasetType 1
)
xt "60600,31600,61400,32400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1477,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37000,19000,61000,49000"
pts [
"56750,19000"
"61000,19000"
"61000,32000"
"37000,32000"
"37000,49000"
"42000,49000"
]
)
start &189
end &56
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1478,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1479,0
va (VaSet
font "arial,8,0"
)
xt "58750,18000,65150,19000"
st "RF_addr0 : (2:0)"
blo "58750,18800"
tm "WireNameMgr"
)
)
on &104
)
*246 (Wire
uid 1482,0
optionalChildren [
*247 (BdJunction
uid 2159,0
ps "OnConnectorStrategy"
shape (Circle
uid 2160,0
va (VaSet
vasetType 1
)
xt "61600,32600,62400,33400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1483,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38000,20000,62000,51000"
pts [
"56750,20000"
"62000,20000"
"62000,33000"
"38000,33000"
"38000,51000"
"42000,51000"
]
)
start &190
end &66
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1484,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1485,0
va (VaSet
font "arial,8,0"
)
xt "58750,19000,65150,20000"
st "RF_addr1 : (2:0)"
blo "58750,19800"
tm "WireNameMgr"
)
)
on &105
)
*248 (Wire
uid 1488,0
optionalChildren [
*249 (BdJunction
uid 2177,0
ps "OnConnectorStrategy"
shape (Circle
uid 2178,0
va (VaSet
vasetType 1
)
xt "57600,33600,58400,34400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1489,0
va (VaSet
vasetType 3
)
xt "39000,27000,58000,44000"
pts [
"56750,27000"
"58000,27000"
"58000,34000"
"39000,34000"
"39000,44000"
"42000,44000"
]
)
start &196
end &64
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1490,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1491,0
va (VaSet
font "arial,8,0"
)
xt "58750,26000,65550,27000"
st "RF_read_enable1"
blo "58750,26800"
tm "WireNameMgr"
)
)
on &106
)
*250 (Wire
uid 1494,0
optionalChildren [
*251 (BdJunction
uid 2171,0
ps "OnConnectorStrategy"
shape (Circle
uid 2172,0
va (VaSet
vasetType 1
)
xt "58600,34600,59400,35400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1495,0
va (VaSet
vasetType 3
)
xt "40000,28000,59000,42000"
pts [
"56750,28000"
"59000,28000"
"59000,35000"
"40000,35000"
"40000,42000"
"42000,42000"
]
)
start &197
end &50
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1496,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1497,0
va (VaSet
font "arial,8,0"
)
xt "58750,27000,65550,28000"
st "RF_read_enable0"
blo "58750,27800"
tm "WireNameMgr"
)
)
on &107
)
*252 (Wire
uid 1500,0
shape (OrthoPolyLine
uid 1501,0
va (VaSet
vasetType 3
)
xt "7000,29000,57000,55000"
pts [
"56750,29000"
"57000,29000"
"57000,55000"
"7000,55000"
"7000,32000"
"8250,32000"
]
)
start &198
end &87
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1502,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1503,0
va (VaSet
font "arial,8,0"
)
xt "58750,28000,61950,29000"
st "stall_out"
blo "58750,28800"
tm "WireNameMgr"
)
)
on &108
)
*253 (Wire
uid 1506,0
shape (OrthoPolyLine
uid 1507,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "56750,3000,71250,22000"
pts [
"56750,22000"
"63000,22000"
"63000,3000"
"71250,3000"
]
)
start &191
end &206
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1508,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1509,0
va (VaSet
font "arial,8,0"
)
xt "58750,21000,63350,22000"
st "op0 : (15:0)"
blo "58750,21800"
tm "WireNameMgr"
)
)
on &109
)
*254 (Wire
uid 1512,0
shape (OrthoPolyLine
uid 1513,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "56750,4000,71250,23000"
pts [
"56750,23000"
"64000,23000"
"64000,4000"
"71250,4000"
]
)
start &192
end &207
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1514,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1515,0
va (VaSet
font "arial,8,0"
)
xt "58750,22000,63350,23000"
st "op1 : (15:0)"
blo "58750,22800"
tm "WireNameMgr"
)
)
on &110
)
*255 (Wire
uid 1518,0
shape (OrthoPolyLine
uid 1519,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "56750,10000,71250,26000"
pts [
"56750,26000"
"68000,26000"
"68000,10000"
"71250,10000"
]
)
start &195
end &213
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1520,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1521,0
va (VaSet
font "arial,8,0"
)
xt "58750,25000,66050,26000"
st "mem_addr1 : (15:0)"
blo "58750,25800"
tm "WireNameMgr"
)
)
on &111
)
*256 (Wire
uid 1524,0
shape (OrthoPolyLine
uid 1525,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "56750,9000,71250,25000"
pts [
"56750,25000"
"67000,25000"
"67000,9000"
"71250,9000"
]
)
start &194
end &212
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1526,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1527,0
va (VaSet
font "arial,8,0"
)
xt "58750,24000,64850,25000"
st "reg_addr : (2:0)"
blo "58750,24800"
tm "WireNameMgr"
)
)
on &112
)
*257 (Wire
uid 1530,0
shape (OrthoPolyLine
uid 1531,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "56750,8000,71250,24000"
pts [
"56750,24000"
"66000,24000"
"66000,8000"
"71250,8000"
]
)
start &193
end &209
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1532,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1533,0
va (VaSet
font "arial,8,0"
)
xt "58750,23000,63250,24000"
st "ctrl : (15:0)"
blo "58750,23800"
tm "WireNameMgr"
)
)
on &113
)
*258 (Wire
uid 1534,0
shape (OrthoPolyLine
uid 1535,0
va (VaSet
vasetType 3
)
xt "29000,5000,71250,17000"
pts [
"29000,17000"
"65000,17000"
"65000,5000"
"71250,5000"
]
)
start &243
end &208
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1536,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1537,0
va (VaSet
font "arial,8,0"
)
xt "69250,4000,70550,5000"
st "clk"
blo "69250,4800"
tm "WireNameMgr"
)
)
on &4
)
*259 (Wire
uid 1542,0
optionalChildren [
*260 (BdJunction
uid 1574,0
ps "OnConnectorStrategy"
shape (Circle
uid 1575,0
va (VaSet
vasetType 1
)
xt "94600,3600,95400,4400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1543,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "70000,-3000,95000,16000"
pts [
"91750,4000"
"95000,4000"
"95000,-3000"
"70000,-3000"
"70000,16000"
"73250,16000"
]
)
start &210
end &132
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1544,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1545,0
va (VaSet
font "arial,8,0"
)
xt "93750,3000,99950,4000"
st "data_out : (15:0)"
blo "93750,3800"
tm "WireNameMgr"
)
)
on &114
)
*261 (Wire
uid 1548,0
shape (OrthoPolyLine
uid 1549,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "69000,1000,99000,18000"
pts [
"91750,3000"
"99000,3000"
"99000,1000"
"69000,1000"
"69000,18000"
"73250,18000"
]
)
start &211
end &134
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1550,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1551,0
va (VaSet
font "arial,8,0"
)
xt "93750,2000,99650,3000"
st "ctrl_out : (15:0)"
blo "93750,2800"
tm "WireNameMgr"
)
)
on &115
)
*262 (Wire
uid 1554,0
shape (OrthoPolyLine
uid 1555,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "62000,0,98000,19000"
pts [
"91750,5000"
"98000,5000"
"98000,0"
"62000,0"
"62000,19000"
"73250,19000"
]
)
start &216
end &141
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1556,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1557,0
va (VaSet
font "arial,8,0"
)
xt "93750,4000,101650,5000"
st "reg_addr_out : (2:0)"
blo "93750,4800"
tm "WireNameMgr"
)
)
on &116
)
*263 (Wire
uid 1560,0
shape (OrthoPolyLine
uid 1561,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "67000,-6000,97000,20000"
pts [
"91750,6000"
"97000,6000"
"97000,-6000"
"67000,-6000"
"67000,20000"
"73250,20000"
]
)
start &215
end &136
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1562,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1563,0
va (VaSet
font "arial,8,0"
)
xt "93750,5000,102450,6000"
st "mem_addr_out : (15:0)"
blo "93750,5800"
tm "WireNameMgr"
)
)
on &117
)
*264 (Wire
uid 1566,0
shape (OrthoPolyLine
uid 1567,0
va (VaSet
vasetType 3
)
xt "6000,-1000,96000,34000"
pts [
"91750,8000"
"96000,8000"
"96000,-1000"
"6000,-1000"
"6000,34000"
"8250,34000"
]
)
start &214
end &89
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1568,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1569,0
va (VaSet
font "arial,8,0"
)
xt "93750,7000,95750,8000"
st "jump"
blo "93750,7800"
tm "WireNameMgr"
)
)
on &118
)
*265 (Wire
uid 1570,0
shape (OrthoPolyLine
uid 1571,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8250,-2000,95000,30000"
pts [
"95000,4000"
"95000,-2000"
"9000,-2000"
"9000,30000"
"8250,30000"
]
)
start &260
end &85
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1572,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1573,0
va (VaSet
font "arial,8,0"
)
xt "4250,29000,7450,30000"
st "data_out"
blo "4250,29800"
tm "WireNameMgr"
)
)
on &114
)
*266 (Wire
uid 1578,0
optionalChildren [
*267 (BdJunction
uid 1586,0
ps "OnConnectorStrategy"
shape (Circle
uid 1587,0
va (VaSet
vasetType 1
)
xt "41600,2600,42400,3400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1579,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,3000,42000,29000"
pts [
"8250,29000"
"8000,29000"
"8000,3000"
"42000,3000"
"42000,7000"
"39750,7000"
]
)
start &84
end &155
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1580,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1581,0
va (VaSet
font "arial,8,0"
)
xt "-1750,28000,7350,29000"
st "data_from_mem : (15:0)"
blo "-1750,28800"
tm "WireNameMgr"
)
)
on &119
)
*268 (Wire
uid 1582,0
shape (OrthoPolyLine
uid 1583,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "42000,3000,73250,17000"
pts [
"42000,3000"
"61000,3000"
"61000,17000"
"73250,17000"
]
)
start &267
end &133
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1584,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1585,0
va (VaSet
font "arial,8,0"
)
xt "66250,16000,72350,17000"
st "data_from_mem"
blo "66250,16800"
tm "WireNameMgr"
)
)
on &119
)
*269 (Wire
uid 2109,0
shape (OrthoPolyLine
uid 2110,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "70000,16000,101000,34000"
pts [
"95750,16000"
"101000,16000"
"101000,28000"
"70000,28000"
"70000,34000"
"74250,34000"
]
)
start &137
end &74
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2111,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2112,0
va (VaSet
font "arial,8,0"
)
xt "97750,15000,104350,16000"
st "data_out1 : (15:0)"
blo "97750,15800"
tm "WireNameMgr"
)
)
on &120
)
*270 (Wire
uid 2115,0
shape (OrthoPolyLine
uid 2116,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "14000,-4000,98000,17000"
pts [
"95750,17000"
"98000,17000"
"98000,-4000"
"14000,-4000"
"14000,8000"
"16250,8000"
]
)
start &135
end &152
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2118,0
va (VaSet
font "arial,8,0"
)
xt "97750,16000,105950,17000"
st "data_to_mem : (15:0)"
blo "97750,16800"
tm "WireNameMgr"
)
)
on &121
)
*271 (Wire
uid 2121,0
shape (OrthoPolyLine
uid 2122,0
va (VaSet
vasetType 3
)
xt "11000,-7000,100000,19000"
pts [
"95750,19000"
"100000,19000"
"100000,-7000"
"11000,-7000"
"11000,11000"
"16250,11000"
]
)
start &138
end &157
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2123,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2124,0
va (VaSet
font "arial,8,0"
)
xt "97750,18000,102750,19000"
st "write_enable"
blo "97750,18800"
tm "WireNameMgr"
)
)
on &122
)
*272 (Wire
uid 2127,0
shape (OrthoPolyLine
uid 2128,0
va (VaSet
vasetType 3
)
xt "10000,-8000,101000,20000"
pts [
"95750,20000"
"101000,20000"
"101000,-8000"
"10000,-8000"
"10000,10000"
"16250,10000"
]
)
start &139
end &156
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2129,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2130,0
va (VaSet
font "arial,8,0"
)
xt "97750,19000,102650,20000"
st "read_enable"
blo "97750,19800"
tm "WireNameMgr"
)
)
on &123
)
*273 (Wire
uid 2133,0
shape (OrthoPolyLine
uid 2134,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "12000,-9000,102000,24000"
pts [
"95750,24000"
"102000,24000"
"102000,-9000"
"12000,-9000"
"12000,7000"
"16250,7000"
]
)
start &143
end &151
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2135,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2136,0
va (VaSet
font "arial,8,0"
)
xt "97750,23000,106850,24000"
st "mem_addr_out1 : (15:0)"
blo "97750,23800"
tm "WireNameMgr"
)
)
on &124
)
*274 (Wire
uid 2139,0
shape (OrthoPolyLine
uid 2140,0
va (VaSet
vasetType 3
)
xt "71000,21000,102000,38000"
pts [
"95750,21000"
"102000,21000"
"102000,29000"
"71000,29000"
"71000,38000"
"74250,38000"
]
)
start &140
end &78
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2141,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2142,0
va (VaSet
font "arial,8,0"
)
xt "97750,20000,101050,21000"
st "ctrl_out1"
blo "97750,20800"
tm "WireNameMgr"
)
)
on &125
)
*275 (Wire
uid 2145,0
shape (OrthoPolyLine
uid 2146,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "72000,22000,103000,39000"
pts [
"95750,22000"
"103000,22000"
"103000,30000"
"72000,30000"
"72000,39000"
"74250,39000"
]
)
start &142
end &79
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2147,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2148,0
va (VaSet
font "arial,8,0"
)
xt "97750,21000,106050,22000"
st "reg_addr_out1 : (2:0)"
blo "97750,21800"
tm "WireNameMgr"
)
)
on &126
)
*276 (Wire
uid 2149,0
shape (OrthoPolyLine
uid 2150,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "61000,32000,63250,43000"
pts [
"61000,32000"
"61000,43000"
"63250,43000"
"63250,43000"
]
)
start &245
end &31
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2151,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2152,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "62250,38000,63250,41800"
st "RF_addr0"
blo "63050,41800"
tm "WireNameMgr"
)
)
on &104
)
*277 (Wire
uid 2155,0
shape (OrthoPolyLine
uid 2156,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "62000,33000,63250,44000"
pts [
"62000,33000"
"62000,44000"
"63250,44000"
"63250,44000"
]
)
start &247
end &32
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2157,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2158,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "62250,39000,63250,42800"
st "RF_addr1"
blo "63050,42800"
tm "WireNameMgr"
)
)
on &105
)
*278 (Wire
uid 2167,0
shape (OrthoPolyLine
uid 2168,0
va (VaSet
vasetType 3
)
xt "59000,35000,63250,46000"
pts [
"59000,35000"
"59000,46000"
"63250,46000"
"63250,46000"
]
)
start &251
end &34
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2169,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2170,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "62250,38000,63250,44800"
st "RF_read_enable0"
blo "63050,44800"
tm "WireNameMgr"
)
)
on &107
)
*279 (Wire
uid 2173,0
shape (OrthoPolyLine
uid 2174,0
va (VaSet
vasetType 3
)
xt "58000,34000,63250,47000"
pts [
"58000,34000"
"58000,47000"
"63250,47000"
]
)
start &249
end &35
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2175,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2176,0
va (VaSet
font "arial,8,0"
)
xt "55250,46000,62050,47000"
st "RF_read_enable1"
blo "55250,46800"
tm "WireNameMgr"
)
)
on &106
)
*280 (Wire
uid 2181,0
optionalChildren [
*281 (BdJunction
uid 2285,0
ps "OnConnectorStrategy"
shape (Circle
uid 2286,0
va (VaSet
vasetType 1
)
xt "95600,55600,96400,56400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2182,0
va (VaSet
vasetType 3
)
xt "61000,36000,96000,56000"
pts [
"93750,36000"
"96000,36000"
"96000,56000"
"61000,56000"
"61000,49000"
"63250,49000"
]
)
start &77
end &37
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2183,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2184,0
va (VaSet
font "arial,8,0"
)
xt "95750,35000,101150,36000"
st "write_enable1"
blo "95750,35800"
tm "WireNameMgr"
)
)
on &127
)
*282 (Wire
uid 2187,0
optionalChildren [
*283 (BdJunction
uid 2291,0
ps "OnConnectorStrategy"
shape (Circle
uid 2292,0
va (VaSet
vasetType 1
)
xt "94600,54600,95400,55400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2188,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "62000,35000,95000,55000"
pts [
"93750,35000"
"95000,35000"
"95000,55000"
"62000,55000"
"62000,45000"
"63250,45000"
]
)
start &76
end &33
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2189,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2190,0
va (VaSet
font "arial,8,0"
)
xt "95750,34000,100250,35000"
st "addr : (2:0)"
blo "95750,34800"
tm "WireNameMgr"
)
)
on &128
)
*284 (Wire
uid 2271,0
shape (OrthoPolyLine
uid 2272,0
va (VaSet
vasetType 3
)
xt "56750,30000,63250,48000"
pts [
"56750,30000"
"60000,30000"
"60000,48000"
"63250,48000"
]
)
start &200
end &36
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2273,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2274,0
va (VaSet
font "arial,8,0"
)
xt "58750,29000,61650,30000"
st "reserve"
blo "58750,29800"
tm "WireNameMgr"
)
)
on &129
)
*285 (Wire
uid 2277,0
shape (OrthoPolyLine
uid 2278,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34000,34000,97000,58000"
pts [
"93750,34000"
"97000,34000"
"97000,58000"
"34000,58000"
"34000,38000"
"42000,38000"
]
)
start &75
end &44
es 0
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2279,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2280,0
va (VaSet
font "arial,8,0"
)
xt "95750,33000,102350,34000"
st "data_out2 : (15:0)"
blo "95750,33800"
tm "WireNameMgr"
)
)
on &130
)
*286 (Wire
uid 2281,0
shape (OrthoPolyLine
uid 2282,0
va (VaSet
vasetType 3
)
xt "42000,40000,96000,59000"
pts [
"96000,56000"
"96000,59000"
"42000,59000"
"42000,40000"
]
)
start &281
end &48
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2283,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2284,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "41000,42000,42000,47400"
st "write_enable1"
blo "41800,47400"
tm "WireNameMgr"
)
)
on &127
)
*287 (Wire
uid 2287,0
shape (OrthoPolyLine
uid 2288,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35000,47000,95000,60000"
pts [
"95000,55000"
"95000,60000"
"35000,60000"
"35000,47000"
"42000,47000"
]
)
start &283
end &52
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2289,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2290,0
va (VaSet
font "arial,8,0"
)
xt "39000,46000,40900,47000"
st "addr"
blo "39000,46800"
tm "WireNameMgr"
)
)
on &128
)
*288 (Wire
uid 2385,0
shape (OrthoPolyLine
uid 2386,0
va (VaSet
vasetType 3
)
xt "39750,11000,73250,21000"
pts [
"39750,11000"
"71000,11000"
"71000,21000"
"73250,21000"
]
)
start &162
end &144
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2387,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2388,0
va (VaSet
font "arial,8,0"
)
xt "41750,10000,45850,11000"
st "mem_wait1"
blo "41750,10800"
tm "WireNameMgr"
)
)
on &148
)
*289 (Wire
uid 5014,0
shape (OrthoPolyLine
uid 5015,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7000,6000,41000,15000"
pts [
"39750,6000"
"41000,6000"
"41000,15000"
"7000,15000"
"7000,13000"
]
)
start &154
end &225
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5016,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5017,0
va (VaSet
font "arial,8,0"
)
xt "41750,5000,44950,6000"
st "Databus"
blo "41750,5800"
tm "WireNameMgr"
)
)
on &6
)
*290 (Wire
uid 5125,0
optionalChildren [
*291 (BdJunction
uid 5193,0
ps "OnConnectorStrategy"
shape (Circle
uid 5194,0
va (VaSet
vasetType 1
)
xt "27600,25600,28400,26400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 5126,0
va (VaSet
vasetType 3
)
xt "3000,26000,37250,26000"
pts [
"3000,26000"
"37250,26000"
]
)
start &227
end &201
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5127,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5128,0
va (VaSet
font "arial,8,0"
)
xt "30250,25000,35750,26000"
st "ExternalReset"
blo "30250,25800"
tm "WireNameMgr"
)
)
on &8
)
*292 (Wire
uid 5189,0
shape (OrthoPolyLine
uid 5190,0
va (VaSet
vasetType 3
)
xt "28000,6000,71250,26000"
pts [
"28000,26000"
"28000,16000"
"60000,16000"
"60000,6000"
"71250,6000"
]
)
start &291
end &217
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5191,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5192,0
va (VaSet
font "arial,8,0"
)
xt "64250,5000,69750,6000"
st "ExternalReset"
blo "64250,5800"
tm "WireNameMgr"
)
)
on &8
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *293 (PackageList
uid 185,0
stg "VerticalLayoutStrategy"
textVec [
*294 (Text
uid 186,0
va (VaSet
font "arial,8,1"
)
xt "-33000,14000,-27600,15000"
st "Package List"
blo "-33000,14800"
)
*295 (MLText
uid 187,0
va (VaSet
font "arial,8,0"
)
xt "-33000,15000,-22100,18000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 188,0
stg "VerticalLayoutStrategy"
textVec [
*296 (Text
uid 189,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*297 (Text
uid 190,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*298 (MLText
uid 191,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*299 (Text
uid 192,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*300 (MLText
uid 193,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*301 (Text
uid 194,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*302 (MLText
uid 195,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1282,768"
viewArea "19080,1518,91806,43953"
cachedDiagramExtent "-55000,-11000,120800,61000"
hasePageBreakOrigin 1
pageBreakOrigin "-77000,-51000"
lastUid 5194,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*303 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*304 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*305 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*306 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*307 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*308 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*309 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*310 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*311 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*312 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*313 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*314 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*315 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*316 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*317 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*318 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*319 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*320 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*321 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*322 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*323 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "-33000,22800,-27600,23800"
st "Declarations"
blo "-33000,23600"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "-33000,23800,-30300,24800"
st "Ports:"
blo "-33000,24600"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "-33000,22800,-29200,23800"
st "Pre User:"
blo "-33000,23600"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-33000,22800,-33000,22800"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "-33000,32000,-25900,33000"
st "Diagram Signals:"
blo "-33000,32800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "-33000,22800,-28300,23800"
st "Post User:"
blo "-33000,23600"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-33000,22800,-33000,22800"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 47,0
usingSuid 1
emptyRow *324 (LEmptyRow
)
uid 198,0
optionalChildren [
*325 (RefLabelRowHdr
)
*326 (TitleRowHdr
)
*327 (FilterRowHdr
)
*328 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*329 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*330 (GroupColHdr
tm "GroupColHdrMgr"
)
*331 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*332 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*333 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*334 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*335 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*336 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*337 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "Addressbus"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
uid 135,0
)
*338 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
uid 137,0
)
*339 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "Databus"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
uid 139,0
)
*340 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExternalReset"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
uid 141,0
)
*341 (LeafLogPort
port (LogicalPort
decl (Decl
n "memdataready"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
uid 143,0
)
*342 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ReadIO"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
uid 145,0
)
*343 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ReadMem"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
uid 147,0
)
*344 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "WriteIO"
t "std_logic"
preAdd 0
posAdd 0
o 8
suid 8,0
)
)
uid 149,0
)
*345 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "WriteMem"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 9,0
)
)
uid 151,0
)
*346 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mem_wait"
t "std_logic"
o 10
suid 10,0
)
)
uid 1436,0
)
*347 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "inst"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
suid 11,0
)
)
uid 1438,0
)
*348 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mem_addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 12
suid 12,0
)
)
uid 1440,0
)
*349 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pcval"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 13
suid 13,0
)
)
uid 1442,0
)
*350 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dout0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 14
suid 14,0
)
)
uid 1588,0
)
*351 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dout1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 15
suid 15,0
)
)
uid 1590,0
)
*352 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stall"
t "std_logic"
o 16
suid 16,0
)
)
uid 1592,0
)
*353 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RF_addr0"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 17
suid 17,0
)
)
uid 1594,0
)
*354 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RF_addr1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 18
suid 18,0
)
)
uid 1596,0
)
*355 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RF_read_enable1"
t "std_logic"
o 19
suid 19,0
)
)
uid 1598,0
)
*356 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RF_read_enable0"
t "std_logic"
o 20
suid 20,0
)
)
uid 1600,0
)
*357 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stall_out"
t "std_logic"
o 21
suid 21,0
)
)
uid 1602,0
)
*358 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "op0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 22
suid 22,0
)
)
uid 1604,0
)
*359 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "op1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 23
suid 23,0
)
)
uid 1606,0
)
*360 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mem_addr1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 24
suid 24,0
)
)
uid 1608,0
)
*361 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg_addr"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 25
suid 25,0
)
)
uid 1610,0
)
*362 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ctrl"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 26
suid 26,0
)
)
uid 1612,0
)
*363 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "data_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 27
suid 27,0
)
)
uid 1614,0
)
*364 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ctrl_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 28
suid 28,0
)
)
uid 1616,0
)
*365 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg_addr_out"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 29
suid 29,0
)
)
uid 1618,0
)
*366 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mem_addr_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 30
suid 30,0
)
)
uid 1620,0
)
*367 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "jump"
t "std_logic"
o 31
suid 31,0
)
)
uid 1622,0
)
*368 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "data_from_mem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 32
suid 32,0
)
)
uid 1624,0
)
*369 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "data_out1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 33
suid 33,0
)
)
uid 2293,0
)
*370 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "data_to_mem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 34
suid 34,0
)
)
uid 2295,0
)
*371 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "write_enable"
t "std_logic"
o 35
suid 35,0
)
)
uid 2297,0
)
*372 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "read_enable"
t "std_logic"
o 36
suid 36,0
)
)
uid 2299,0
)
*373 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mem_addr_out1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 37
suid 37,0
)
)
uid 2301,0
)
*374 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ctrl_out1"
t "std_logic"
o 38
suid 38,0
)
)
uid 2303,0
)
*375 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg_addr_out1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 39
suid 39,0
)
)
uid 2305,0
)
*376 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "write_enable1"
t "std_logic"
o 40
suid 41,0
)
)
uid 2307,0
)
*377 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "addr"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 41
suid 42,0
)
)
uid 2309,0
)
*378 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reserve"
t "std_logic"
o 42
suid 43,0
)
)
uid 2311,0
)
*379 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "data_out2"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 43
suid 44,0
)
)
uid 2313,0
)
*380 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mem_wait1"
t "std_logic"
o 44
suid 45,0
)
)
uid 2455,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 211,0
optionalChildren [
*381 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *382 (MRCItem
litem &324
pos 44
dimension 20
)
uid 213,0
optionalChildren [
*383 (MRCItem
litem &325
pos 0
dimension 20
uid 214,0
)
*384 (MRCItem
litem &326
pos 1
dimension 23
uid 215,0
)
*385 (MRCItem
litem &327
pos 2
hidden 1
dimension 20
uid 216,0
)
*386 (MRCItem
litem &337
pos 0
dimension 20
uid 136,0
)
*387 (MRCItem
litem &338
pos 1
dimension 20
uid 138,0
)
*388 (MRCItem
litem &339
pos 2
dimension 20
uid 140,0
)
*389 (MRCItem
litem &340
pos 3
dimension 20
uid 142,0
)
*390 (MRCItem
litem &341
pos 4
dimension 20
uid 144,0
)
*391 (MRCItem
litem &342
pos 5
dimension 20
uid 146,0
)
*392 (MRCItem
litem &343
pos 6
dimension 20
uid 148,0
)
*393 (MRCItem
litem &344
pos 7
dimension 20
uid 150,0
)
*394 (MRCItem
litem &345
pos 8
dimension 20
uid 152,0
)
*395 (MRCItem
litem &346
pos 9
dimension 20
uid 1437,0
)
*396 (MRCItem
litem &347
pos 10
dimension 20
uid 1439,0
)
*397 (MRCItem
litem &348
pos 11
dimension 20
uid 1441,0
)
*398 (MRCItem
litem &349
pos 12
dimension 20
uid 1443,0
)
*399 (MRCItem
litem &350
pos 13
dimension 20
uid 1589,0
)
*400 (MRCItem
litem &351
pos 14
dimension 20
uid 1591,0
)
*401 (MRCItem
litem &352
pos 15
dimension 20
uid 1593,0
)
*402 (MRCItem
litem &353
pos 16
dimension 20
uid 1595,0
)
*403 (MRCItem
litem &354
pos 17
dimension 20
uid 1597,0
)
*404 (MRCItem
litem &355
pos 18
dimension 20
uid 1599,0
)
*405 (MRCItem
litem &356
pos 19
dimension 20
uid 1601,0
)
*406 (MRCItem
litem &357
pos 20
dimension 20
uid 1603,0
)
*407 (MRCItem
litem &358
pos 21
dimension 20
uid 1605,0
)
*408 (MRCItem
litem &359
pos 22
dimension 20
uid 1607,0
)
*409 (MRCItem
litem &360
pos 23
dimension 20
uid 1609,0
)
*410 (MRCItem
litem &361
pos 24
dimension 20
uid 1611,0
)
*411 (MRCItem
litem &362
pos 25
dimension 20
uid 1613,0
)
*412 (MRCItem
litem &363
pos 26
dimension 20
uid 1615,0
)
*413 (MRCItem
litem &364
pos 27
dimension 20
uid 1617,0
)
*414 (MRCItem
litem &365
pos 28
dimension 20
uid 1619,0
)
*415 (MRCItem
litem &366
pos 29
dimension 20
uid 1621,0
)
*416 (MRCItem
litem &367
pos 30
dimension 20
uid 1623,0
)
*417 (MRCItem
litem &368
pos 31
dimension 20
uid 1625,0
)
*418 (MRCItem
litem &369
pos 32
dimension 20
uid 2294,0
)
*419 (MRCItem
litem &370
pos 33
dimension 20
uid 2296,0
)
*420 (MRCItem
litem &371
pos 34
dimension 20
uid 2298,0
)
*421 (MRCItem
litem &372
pos 35
dimension 20
uid 2300,0
)
*422 (MRCItem
litem &373
pos 36
dimension 20
uid 2302,0
)
*423 (MRCItem
litem &374
pos 37
dimension 20
uid 2304,0
)
*424 (MRCItem
litem &375
pos 38
dimension 20
uid 2306,0
)
*425 (MRCItem
litem &376
pos 39
dimension 20
uid 2308,0
)
*426 (MRCItem
litem &377
pos 40
dimension 20
uid 2310,0
)
*427 (MRCItem
litem &378
pos 41
dimension 20
uid 2312,0
)
*428 (MRCItem
litem &379
pos 42
dimension 20
uid 2314,0
)
*429 (MRCItem
litem &380
pos 43
dimension 20
uid 2456,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 217,0
optionalChildren [
*430 (MRCItem
litem &328
pos 0
dimension 20
uid 218,0
)
*431 (MRCItem
litem &330
pos 1
dimension 50
uid 219,0
)
*432 (MRCItem
litem &331
pos 2
dimension 100
uid 220,0
)
*433 (MRCItem
litem &332
pos 3
dimension 50
uid 221,0
)
*434 (MRCItem
litem &333
pos 4
dimension 100
uid 222,0
)
*435 (MRCItem
litem &334
pos 5
dimension 100
uid 223,0
)
*436 (MRCItem
litem &335
pos 6
dimension 50
uid 224,0
)
*437 (MRCItem
litem &336
pos 7
dimension 80
uid 225,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 212,0
vaOverrides [
]
)
]
)
uid 197,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *438 (LEmptyRow
)
uid 227,0
optionalChildren [
*439 (RefLabelRowHdr
)
*440 (TitleRowHdr
)
*441 (FilterRowHdr
)
*442 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*443 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*444 (GroupColHdr
tm "GroupColHdrMgr"
)
*445 (NameColHdr
tm "GenericNameColHdrMgr"
)
*446 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*447 (InitColHdr
tm "GenericValueColHdrMgr"
)
*448 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*449 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 239,0
optionalChildren [
*450 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *451 (MRCItem
litem &438
pos 0
dimension 20
)
uid 241,0
optionalChildren [
*452 (MRCItem
litem &439
pos 0
dimension 20
uid 242,0
)
*453 (MRCItem
litem &440
pos 1
dimension 23
uid 243,0
)
*454 (MRCItem
litem &441
pos 2
hidden 1
dimension 20
uid 244,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 245,0
optionalChildren [
*455 (MRCItem
litem &442
pos 0
dimension 20
uid 246,0
)
*456 (MRCItem
litem &444
pos 1
dimension 50
uid 247,0
)
*457 (MRCItem
litem &445
pos 2
dimension 100
uid 248,0
)
*458 (MRCItem
litem &446
pos 3
dimension 100
uid 249,0
)
*459 (MRCItem
litem &447
pos 4
dimension 50
uid 250,0
)
*460 (MRCItem
litem &448
pos 5
dimension 50
uid 251,0
)
*461 (MRCItem
litem &449
pos 6
dimension 80
uid 252,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 240,0
vaOverrides [
]
)
]
)
uid 226,0
type 1
)
activeModelName "BlockDiag"
)
