%!PS-Adobe-3.0
%%Title: (Int_Map_0.9)
%%Creator: (FrameMaker5 PPC\244: LaserWriter 8 8.4)
%%CreationDate: (08:45 Friday, July 12, 1996)
%%For: (Ron Hochsprung)
%%Routing: (mailto:\000ron@apple.com)
%%Pages: 11
%%DocumentFonts: Times-Bold Times-Roman Times-Italic Courier Courier-Bold
%%DocumentNeededFonts: Times-Bold Times-Roman Times-Italic Courier Courier-Bold
%%DocumentSuppliedFonts:
%%DocumentData: Clean7Bit
%%PageOrder: Ascend
%%Orientation: Portrait
%%DocumentMedia: Default 612 792 0 () ()
%ADO_ImageableArea: 30 33 582 761
%%EndComments
userdict/dscInfo 5 dict dup begin
/Title(Int_Map_0.9)def
/Creator(FrameMaker5 PPC\244: LaserWriter 8 8.4)def
/CreationDate(08:45 Friday, July 12, 1996)def
/For(Ron Hochsprung)def
/Pages 11 def
end put
%%BeginFeature: *JobPatchFile 2
/filterLineCapBugCTM where {pop false} {true} ifelse
statusdict begin version cvi 2014 eq revision 1.1 lt end and and
{ userdict begin
 /sysdictSc systemdict /scale get def
 /sysdictSa systemdict /setstrokeadjust get def
 /sysdictLc systemdict /setlinecap get def
 /sysdictIm systemdict /initmatrix get def
 /sysdictCc systemdict /concat get def
 /sysdictSm systemdict /setmatrix get def
 /filterLineCapBugCTM matrix def
 /filterLCBCTM {
	currentstrokeadjust currentlinecap 2 eq and
	{
		filterLineCapBugCTM currentmatrix
		dup dup 0 get abs exch 3 get abs ne
		exch dup 1 get abs exch 2 get abs ne or
		{1 sysdictLc} if
	} if
 } bind def
 /scale {sysdictSc filterLCBCTM} bind def
 /setlinecap {sysdictLc filterLCBCTM} bind def
 /setstrokeadjust {sysdictSa filterLCBCTM} bind def
 /initmatrix {sysdictIm filterLCBCTM} bind def
 /concat {sysdictCc filterLCBCTM} bind def
 /setmatrix {sysdictSm filterLCBCTM} bind def
end 
/sysdictSc /sysdictSa /sysdictLc
/sysdictIm /sysdictCc /sysdictSm
6 {userdict exch undef} repeat
} if 
%%EndFeature
/md 226 dict def md begin/currentpacking where {pop /sc_oldpacking currentpacking def true setpacking}if
%%BeginFile: lw8_basic-2.0
%%Copyright: Copyright 1990-1996 Adobe Systems Incorporated and Apple Computer Incorporated. All Rights Reserved.
/bd{bind def}bind def
/xdf{exch def}bd
/xs{exch store}bd
/ld{load def}bd
/Z{0 def}bd
/T/true
/F/false
/:L/lineto
/lw/setlinewidth
/:M/moveto
/rl/rlineto
/rm/rmoveto
/:C/curveto
/:T/translate
/:K/closepath
/:mf/makefont
/gS/gsave
/gR/grestore
/np/newpath
14{ld}repeat
/framewidth -1 def
/QDframwid -1 def
/numframes Z
/mTS matrix def
/$m matrix def
/av 84 def
/por T def
/normland F def
/psb-nosave{}def
/pse-nosave{}def
/us Z
/psb{/us save store}bd
/pse{us restore}bd
/level2
/languagelevel where
{
pop languagelevel 2 ge
}{
F
}ifelse
def
/odictstk Z
/oopstk Z
/fcl
{
count oopstk sub dup 0 gt
{
{pop}repeat
}{
pop
}ifelse
countdictstack odictstk sub dup 0 gt
{
{end}repeat
}{
pop
}ifelse
}bd
/sfcl2
{
/odictstk countdictstack store
count/oopstk xs
}bd
/efcl2
{
stopped{$error/newerror F put}if
fcl
}bd
/noload Z
/startnoload
{
{/noload save store}if
}bd
/endnoload
{
{noload restore}if
}bd
level2 startnoload
/setjob
{
statusdict/jobname 3 -1 roll put
}bd
/setcopies
{
userdict/#copies 3 -1 roll put
}bd
/devg/DeviceGray def
/devr/DeviceRGB def
/devc/DeviceCMYK def
/ststpgdev{}def
/dopgdev{}def
/stpgdev{}def
/buf Z
/didstop T def
/sfcl
{
/didstop T store
/odictstk countdictstack store
count/oopstk xs
currentfile cvx stopped
{
$error/newerror F put
didstop
{
save/didstop xs
/buf vmstatus exch sub exch pop dup 0 lt{pop 0}if
dup 64000 gt{pop 64000}if string store
{
currentfile buf readline
{
(}efcl)eq{exit}if
}{
/UnexpectedEOF errordict/rangecheck get exec
}ifelse
}loop
didstop restore
}if
}if
fcl
}bd
/efcl
{
/didstop F store
exec
stop
}bd
level2 endnoload level2 not startnoload
/setjob
{
1 dict begin/JobName xdf currentdict end setuserparams
}bd
/setcopies
{
1 dict begin/NumCopies xdf currentdict end setpagedevice
}bd
/devg[/DeviceGray]def
/devr[/DeviceRGB]def
/devc[/DeviceCMYK]def
/setpagedevice where{pop/realstpgdev/setpagedevice ld}if
/SC_topddict Z
/SC_spdict Z
/dopgdev
{
userdict/setpagedevice undef
SC_topddict realstpgdev
}bd
/stpgdev
{
SC_topddict dup 3 -1 roll
{
SC_spdict 2 index known
{
SC_spdict 2 index get
dup 3 -1 roll
{
put dup
}forall
pop put dup
}{
put dup
}ifelse
}forall
pop pop
}bd
/ststpgdev
{
userdict/setpagedevice/stpgdev load put
/SC_topddict 0 dict store
/SC_spdict 3 dict begin
/InputAttributes 0 dict def
/Policies 0 dict def
/OutputAttributes 0 dict def
currentdict
end
store
}def
/sfcl/sfcl2 ld
/efcl/efcl2 ld
level2 not endnoload
/pm Z
/mT Z
/sD Z
/realshowpage Z
/initializepage
{
mT $m currentmatrix mTS concatmatrix pop
/pm save store mT concat
}bd
/endp
{
pm restore showpage
}def
/adjRect
{
dup 2 mul 6 2 roll
4 index sub exch 5 -1 roll sub exch
4 2 roll
4 index add exch 5 -1 roll add exch
4 2 roll
}bd
/frame1up
{
gS
mTS setmatrix
QDframwid lw
/setstrokeadjust where{pop T setstrokeadjust}if
clippath pathbbox
2 index sub exch
3 index sub exch
currentlinewidth framewidth mul
adjRect
numframes dup 0 lt{pop 0}if
{
4 copy
rS
currentlinewidth framewidth
mul 4 mul
adjRect
}repeat
pop pop pop pop
gR
}bd
/$c devr def
/rectclip where
{
pop/rC/rectclip ld
}{
/rC
{
np 4 2 roll
:M
1 index 0 rl
0 exch rl
neg 0 rl
:K
clip np
}bd
}ifelse
/rectfill where
{
pop/rF/rectfill ld
}{
/rF
{
gS
np
4 2 roll
:M
1 index 0 rl
0 exch rl
neg 0 rl
fill
gR
}bd
}ifelse
/rectstroke where
{
pop/rS/rectstroke ld
}{
/rS
{
gS
np
4 2 roll
:M
1 index 0 rl
0 exch rl
neg 0 rl
:K
stroke
gR
}bd
}ifelse
%%EndFile
%%BeginFile: lw8_level1_colorspace-2.0
/G/setgray ld
/:F1/setgray ld
/:F/setrgbcolor ld
/:F4/setcmykcolor where
{
pop
/setcmykcolor ld
}{
{
3
{
dup
3 -1 roll add
dup 1 gt{pop 1}if
1 exch sub
4 1 roll
}repeat
pop
setrgbcolor
}bd
}ifelse
/:Fx
{
counttomark
{0{G}0{:F}{:F4}}
exch get
exec
pop
}bd
/$cs Z
/:rg{devr :ss}bd
/:sc{$cs :ss}bd
/:dc
{
dup type/arraytype eq{0 get}if
dup/DeviceCMYK eq
{
pop devc
}{
/DeviceGray eq
{
devg
}{
devr
}ifelse
}ifelse
/$cs xdf
}bd
/:sgl{}def
/:dr{}bd
/:fCRD{pop}bd
/:ckcs{}bd
/:ss{/$c xdf}bd
%%EndFile
%%BeginFile: lw8_bubn-2.0
/$t Z
/$p Z
/$s Z
/$o 1. def
/2state? F def
/ps Z
level2 startnoload
/pushcolor/currentrgbcolor ld
/popcolor/setrgbcolor ld
/setcmykcolor where
{
pop/currentcmykcolor where
{
pop/pushcolor/currentcmykcolor ld
/popcolor/setcmykcolor ld
}if
}if
level2 endnoload level2 not startnoload
/pushcolor
{
currentcolorspace $c eq
{
currentcolor currentcolorspace T
}{
currentcmykcolor F
}ifelse
}bd
/popcolor
{
{
setcolorspace setcolor
}{
setcmykcolor
}ifelse
}bd
level2 not endnoload
/pushstatic
{
2state?
$o
$t
$p
$s
$cs
ps
}bd
/popstatic
{
/ps xs
/$cs xs
/$s xs
/$p xs
/$t xs
/$o xs
/2state? xs
}bd
/pushgstate
{
save errordict/nocurrentpoint{pop 0 0}put
currentpoint
3 -1 roll restore
pushcolor
currentlinewidth
currentlinecap
currentlinejoin
currentdash exch aload length
np clippath pathbbox
$m currentmatrix aload pop
}bd
/popgstate
{
$m astore setmatrix
2 index sub exch
3 index sub exch
rC
array astore exch setdash
setlinejoin
setlinecap
lw
popcolor
np :M
}bd
/bu
{
pushgstate
gR
pushgstate
2state?
{
gR
pushgstate
}if
pushstatic
pm restore
mTS setmatrix
}bd
/bn
{
/pm save store
popstatic
popgstate
gS
popgstate
2state?
{
gS
popgstate
}if
}bd
/cpat{pop 64 div setgray 8{pop}repeat}bd
%%EndFile
%%BeginFile: lw8_basic_text-2.0
/S/show ld
/A{
0.0 exch ashow
}bd
/R{
0.0 exch 32 exch widthshow
}bd
/W{
0.0 3 1 roll widthshow
}bd
/J{
0.0 32 4 2 roll 0.0 exch awidthshow
}bd
/V{
0.0 4 1 roll 0.0 exch awidthshow
}bd
/fcflg T def
/fc{
fcflg{
vmstatus exch sub 50000 lt{
(%%[ Warning: Running out of memory ]%%\r)print flush/fcflg F store
}if pop
}if
}bd
/$f[1 0 0 -1 0 0]def
/:ff{$f :mf}bd
/MacEncoding StandardEncoding 256 array copy def
MacEncoding dup 9/space put dup 39/quotesingle put 96/grave put
/Adieresis/Aring/Ccedilla/Eacute/Ntilde/Odieresis/Udieresis/aacute
/agrave/acircumflex/adieresis/atilde/aring/ccedilla/eacute/egrave
/ecircumflex/edieresis/iacute/igrave/icircumflex/idieresis/ntilde/oacute
/ograve/ocircumflex/odieresis/otilde/uacute/ugrave/ucircumflex/udieresis
/dagger/degree/cent/sterling/section/bullet/paragraph/germandbls
/registered/copyright/trademark/acute/dieresis/notequal/AE/Oslash
/infinity/plusminus/lessequal/greaterequal/yen/mu/partialdiff/summation
/product/pi/integral/ordfeminine/ordmasculine/Omega/ae/oslash
/questiondown/exclamdown/logicalnot/radical/florin/approxequal/Delta/guillemotleft
/guillemotright/ellipsis/space/Agrave/Atilde/Otilde/OE/oe
/endash/emdash/quotedblleft/quotedblright/quoteleft/quoteright/divide/lozenge
/ydieresis/Ydieresis/fraction/currency/guilsinglleft/guilsinglright/fi/fl
/daggerdbl/periodcentered/quotesinglbase/quotedblbase/perthousand
/Acircumflex/Ecircumflex/Aacute/Edieresis/Egrave/Iacute/Icircumflex/Idieresis/Igrave
/Oacute/Ocircumflex/apple/Ograve/Uacute/Ucircumflex/Ugrave/dotlessi/circumflex/tilde
/macron/breve/dotaccent/ring/cedilla/hungarumlaut/ogonek/caron
MacEncoding 128 128 getinterval astore pop
level2 startnoload
/copyfontdict
{
findfont dup length dict
begin
{
1 index/FID ne{def}{pop pop}ifelse
}forall
}bd
/$ckeyd md def
/:skey
{
1 index maxlength 2 index
length sub
ge
{
begin
/$mkeys 20 dict def
/$mkeys load
end
dup/$ckeyd xs
}if
3 1 roll put
}bd
/fD1pass
{
40
$ckeyd
//md
ne
{
pop 1
}if
$ckeyd exch
:skey
}bd
/:searchdict Z
/:searchdict
{
exch 2 copy
known
{
get
}{
exch/$mkeys
2 copy known
{
get
:searchdict
}{
pop
//$error begin
/command xdf
/errorname/undefinedfontkey def
end
stop
}ifelse
}ifelse
}bd
/:searchdict
{
exch 2 copy
known
{
get
}{
exch/$mkeys
get
:searchdict
}ifelse
}bd
/lU
{
//md exch 2 copy
known
{
get
}{
exch
/$mkeys 2 copy
known
{
get
:searchdict
}{
pop
//$error begin
/command xdf
/errorname/undefinedfontkey def
end
stop
}ifelse
}ifelse
}bd
/lU
{
//md exch 2 copy
known
{
get
}{
exch
/$mkeys get
:searchdict
}ifelse
}bd
level2 endnoload level2 not startnoload
/copyfontdict
{
findfont dup length dict
copy
begin
}bd
/fD1pass
{
//md 3 1 roll put
}bd
/fD1pass/def ld
/lU/load ld
level2 not endnoload
/fD Z
/sf Z
/scf Z
/sf1pass
{
lU setfont
}bd
/scf1pass
{
exch lU exch scalefont fD
}bd
/scf2pass
{
scalefont fD
}bd
md/fontname known not{
/fontname/customfont def
}if
/Encoding Z
/:mre
{
copyfontdict
/Encoding MacEncoding def
fontname currentdict
end
definefont :ff fD
}bd
/:bsr
{
copyfontdict
/Encoding Encoding 256 array copy def
Encoding dup
}bd
/pd{put dup}bd
/:esr
{
pop pop
fontname currentdict
end
definefont :ff fD
}bd
/ps Z
/fz{/ps xs}bd
/cF/currentfont ld
/mbf
{
/makeblendedfont where
{
pop
makeblendedfont
/ABlend exch definefont
}{
pop
}ifelse
fD
}def
%%EndFile
%%BeginFile: lw8_nup-2.0
/nx Z
/ny Z
/pagew Z
/pageh Z
/angle Z
/paperw Z
/paperh Z
/nups Z
/pgx Z
/pgy Z
/papermarg 1 def
/pagemarg 10 def
/framewidth 1 def
/numframes 2 def
/stepdirection F def
/startpage{
gS
0 0 mT transform pagew pageh mT dtransform rC
}bd
/startNup{
/ny xs
/nx xs
/pageh xs
/pagew xs
dup/angle xs
rotate
angle 180 mod 0 ne
{
/por por not store
}if
clippath/nups pathbbox
3 -1 roll sub
papermarg sub
ny div pagemarg sub
pageh div exch
3 -1 roll sub
papermarg sub nx div
pagemarg sub pagew div
2 copy gt{exch}if pop store
nups dup scale
/paperw pagew pagemarg nups div add store
/paperh pageh pagemarg nups div add store
pathbbox mT aload pop
pagemarg nups div dup
8 index 11 index sub
paperh ny mul sub
add 2 div exch
9 index 12 index sub paperw nx mul sub add 2 div
8 -2 roll add 0 gt{9}{neg 7}ifelse index add 4 -1 roll sub exch
5 -2 roll add 0 gt{5}{neg 3}ifelse index add 3 -1 roll sub :T pop pop pop pop
/paperw paperw paperh mT idtransform abs/paperh xs abs store
/pagew pagew pageh mT idtransform abs/pageh xs abs store
mT 0 get abs mT 1 get abs lt{/nx ny/ny nx store store}if
.48 framewidth div nups div lw
/pgx 0 store/pgy 0 store
np
stepdirection
{
paperw nx 1 sub mul 0 mT dtransform :T
/paperw paperw neg store
}if
startpage
}bd
/startnup{
angle
pagew
pageh
mT dtransform abs exch abs exch
nx
ny
mT 0 get abs mT 1 get abs lt{exch}if
startNup
}bd
/realshowpage/showpage ld
/nupshowpage{
gR
mT concat
numframes 0 gt
{
/setstrokeadjust where{pop currentstrokeadjust T setstrokeadjust}if
pagemarg 2 div nups div dup mT idtransform
abs neg exch abs neg exch paperw
stepdirection{neg}if
paperh
currentlinewidth framewidth mul 4 mul
adjRect
numframes
{
4 copy
rS
currentlinewidth framewidth
mul 4 mul
adjRect
}repeat
pop pop pop pop
/setstrokeadjust where{pop setstrokeadjust}if
}if
/pgx pgx 1 add dup nx eq{
pop 0 store
paperw
1 nx sub mul
/pgy pgy 1 add dup ny eq{
gS realshowpage gR
pop 0 store
paperh 1 ny sub mul
}{
store paperh
}ifelse
}{
store paperw
0
}ifelse :T
mT $m invertmatrix concat startpage
}bd
userdict/showpage/nupshowpage load put
/finalpage{
gR
pgx 0 gt pgx nx lt and pgy 0 gt pgy ny lt and or{realshowpage}if
/showpage/realshowpage ld
}bd
%%EndFile
/currentpacking where {pop sc_oldpacking setpacking}if end
%%EndProlog
%%BeginSetup
md begin
/fD/def ld/sf/setfont ld /scf/scf2pass ld
sfcl{
%%BeginFeature: *Smoothing False

  2 dict dup /PostRenderingEnhance false put setpagedevice

%%EndFeature

}efcl

sfcl{
%%BeginFeature: *BitsPerPixel None

  2 dict dup /PreRenderingEnhance false put setpagedevice

%%EndFeature

}efcl

sfcl{
%%BeginFeature: *TraySwitch False
1 dict dup /TraySwitch false put setpagedevice
%%EndFeature

}efcl

sfcl{
%%BeginFeature: *ManualFeed False
1 dict dup /ManualFeed false put setpagedevice
%%EndFeature

}efcl

sfcl{
%%BeginFeature: *PageSize Letter

   2 dict dup /PageSize [612 792] put dup /ImagingBBox null put setpagedevice
%%EndFeature

}efcl

(Ron Hochsprung)setjob
sfcl{/currentdistillerparams where{pop 1 dict dup/Orientation 1 put setpagedevice}if
}efcl

/mT[1 0 0 -1 30 761]def
/framewidth -1 store/numframes 0 store/stepdirection F store
-90 552 728 2 1 startNup
/sD 16 dict def
 600 level2{1 dict dup/WaitTimeout 4 -1 roll put setuserparams}{statusdict/waittimeout 3 -1 roll put}ifelse
%%IncludeFont: Times-Bold
/f42/Times-Bold
:mre
/f56 f42 36 scf
/f67 f42 24 scf
/f78 f42 18 scf
%%IncludeFont: Times-Roman
/f89/Times-Roman
:mre
/f103 f89 36 scf
/f114 f89 12 scf
%%IncludeFont: Times-Italic
/f125/Times-Italic
:mre
/f140 f125 24 scf
/f151 f89 10 scf
%%IncludeFont: Courier
/f171/Courier
:mre
/f183 f171 10 scf
/f194 f42 12 scf
/f205 f125 12 scf
/f216 f171 12 scf
/f227 f42 14 scf
%%IncludeFont: Courier-Bold
/f238/Courier-Bold
:mre
/f253 f238 12 scf
/f264 f238 14 scf
/f275 f171 10.8 scf
/Courier findfont[10 0 0 -10 0 0]:mf setfont
% Frame PostScript Prolog for use with Macintosh Frame Products 5.0.1
% Copyright (c) 1986-95 Frame Technology Corp.  All rights reserved.
%%BeginProcSet: "FrameMacDict" 501 1
userdict/FrameMacDict 250 dict put FrameMacDict begin systemdict/setpacking
known{/fMSP currentpacking def true setpacking}if[/fM1/fM18/fM2/fM3/fM4/fMAB
/fM5/fM6/fM8/fM9/fMBC/fMBM/fMC/fMCD/fMCG/fMCK/fMCM/fMCl/fMCO/fMef/fMet/fMeh
/fMew/fMey/fMex/fMei/fMej/fMek/fMel/fMFl/fMGC/fMGL/fMGM/fMIx/fMJB/fMJC/fMJG
/fMJK/fMJM/fMJR/fMJY/fMK/fML1/fMM/fMN/fMNC/fMNg/fMND/fMOx/fMPC/fMPH/fMPt/fMRC
/fMS/fMSJ/fMUC/fMUM/fMUY/fMY/fMdm/fM2x/fMa2/fMi/fMk/fms/fmBS/fMdp/freq/sangle
/sflipx/sflipy/pflipx/pflipy/xx/yy/xindex/yindex/fM1B/fM0B/fMdc/fMds]{0 def}
forall/fML1/languagelevel where{pop languagelevel}{1}ifelse 2 lt def/fMCl fML1{
/statusdict where{pop statusdict/processcolors known{statusdict/processcolors
get exec 1 gt}{F}ifelse}{F}ifelse}{T}ifelse def/fMXN/statusdict where{pop
statusdict/product known{statusdict/product get}{(Unknown)}ifelse}{(Unknown)}
ifelse def/fMHq fMXN(LaserWriter-Sim)eq def/FmBD{bind def}bind def/fmBx{[exch{
dup/FrameMacDict eq{pop FrameMacDict}{dup type dup/arraytype eq exch
/packedarraytype eq or{dup xcheck{fmBi}if}if}ifelse}forall]cvx}FmBD/fmBi{bind
fmBx}FmBD fML1{userdict/FrMacBegin{FrameMacDict begin}fmBi put/FmE{end}FmBD}{
/fMdc 6 array def userdict/FrMacBegin{FrameMacDict begin/fMds currentcolorspace
store mark 0 0 0 0 0 currentcolor fMdc astore pop cleartomark}fmBi put/FmE{fMds
setcolorspace mark fMdc aload pop setcolor cleartomark end}FmBD}ifelse/fMEd 35
dict def/fmPE{fMEd 3 1 roll fmBi put}bind def/T true def/F false def userdict
/FrameSuccessfull F put userdict/FrameEndPictSave F put userdict
/FrameEndPictStopped F put userdict/fM7 known not{userdict/fM7 0 put}if/fmXD{
exch def}FmBD/FmG/gsave load def/FmR/grestore load def/fm_l/grestoreall load
def/fm_v/save load def/fm_g/setgray load def/fm_r/setrgbcolor load def/fm_h
/sethsbcolor load def/fm_f/fill load def/fm_e/eofill load def/fm_t/stroke load
def/fm_m/imagemask load def/fm_i/image load def/fm_s/show load def/fm_a/ashow
load def/fm_w/widthshow load def/fm_y/awidthshow load def/RealKshow/kshow load
def/fMdm matrix defaultmatrix def/fM2x matrix def/fMa2 matrix def/fmSM{fM2x
currentmatrix pop}FmBD/fmRM{fM2x setmatrix}FmBD/FmRF{currentpoint 2 copy
translate 4 2 roll{-1 1 scale}if rotate neg exch neg exch translate}FmBD/fmax{2
copy lt{exch}if pop}FmBD/fmin{2 copy gt{exch}if pop}FmBD systemdict/pdfmark
known{/fMAB true def/FmPD/pdfmark load def/FmPT/fm_s load def
currentdistillerparams/CoreDistVersion get 2000 ge{/FmPD2/pdfmark load def/FmPA
{mark exch/Dest exch 5 3 roll/View[/XYZ null 6 -2 roll FmDC exch pop null]/DEST
FmPD}FmBD}{/FmPD2/cleartomark load def/FmPA{pop pop pop}FmBD}ifelse}{/fMAB
false def/FmPD/cleartomark load def/FmPD2/cleartomark load def/FmPT/pop load
def/FmPA{pop pop pop}FmBD}ifelse/FmDC{transform fMdm itransform cvi exch cvi
exch}FmBD/FmBx{dup 3 index lt{3 1 roll exch}if 1 index 4 index lt{4 -1 roll 3 1
roll exch 4 1 roll}if}FmBD/fmgS 32 array def/fMgt 0 def/fMtp 0 def/fmSG{fmgS
fMgt get dup null eq{pop fmgS fMgt 10 dict dup 4 1 roll put}if 3 1 roll put}
FmBD/fmGG{fMgt -1 -1{fmgS exch get dup null ne{2 copy exch known{2 copy exch
get/_notdef ne{exch get dup exit}if}if}if pop}for pop}FmBD/gsave{FrameMacDict
begin FmG/fMgt fMgt 1 add def fmgS fMgt get dup null eq{pop}{dup dup{pop
/_notdef put dup}forall pop pop}ifelse end}fmPE/grestore{FrameMacDict begin
fMgt fMtp gt{/fMgt fMgt 1 sub def}if FmR null fmCN end}fmPE/grestoreall{
FrameMacDict begin/fMgt fMtp def fm_l null fmCN end}fmPE/save{FrameMacDict/fm_v
get exec FrameMacDict begin/fMgt fMgt 1 add def fmgS fMgt get dup null eq{pop}{
dup dup{pop/_notdef put dup}forall pop pop}ifelse/fMtp fMgt def end}fmPE/fMND F
def/fMCC null fmSG/fMOP F fmSG/fMKO F fmSG/fmRY{1 exch sub 3 1 roll 1 exch sub
3 1 roll 1 exch sub 3 1 roll 3 copy 2 copy le{pop}{exch pop}ifelse 2 copy le{
pop}{exch pop}ifelse dup dup dup 6 1 roll 4 1 roll 7 1 roll sub 6 1 roll sub 5
1 roll sub 4 1 roll}fmSG/fmkn{2 copy known{get T}{pop pop false}ifelse}FmBD
/fmfp{exch currentfont dup/FontMatrix get exch/FontInfo fmkn{T}{currentfont/df
fmkn{dup/FontInfo fmkn{3 1 roll/FontMatrix get mtx concatmatrix exch T}{pop pop
pop F}ifelse}{pop pop F}ifelse}ifelse{3 -1 roll fmkn{exch 0 3 1 roll dtransform
neg exch pop exch pop}{pop exec}ifelse}{exec}ifelse}FmBD/fmdl{3 index 16 and 0
ne{FmG currentlinewidth 2. div dup rmoveto currentpoint newpath moveto 2 index
0 rlineto fm_t FmR}if 3 index 24 and 0 ne{FmG currentrgbcolor dup 4 1 roll eq 3
1 roll eq and{1 currentgray sub setgray}{1 setgray}ifelse 2 index 0 rlineto
fm_t FmR FmG 2 index 0 rlineto strokepath .24 setlinewidth fm_t FmR}{2 index 0
rlineto fm_t 0 0 moveto}ifelse}FmBD/FmUl{FmG/fM2 fmXD currentpoint
/UnderlineThickness{fM2 15 div}fmfp abs dup setlinewidth/fM1 fmXD 4 index 1 and
0 ne{newpath 2 copy moveto 0/UnderlinePosition{fM2 10 div neg}fmfp neg rmoveto
fmdl}if 4 index 2 and 0 ne{newpath 2 copy moveto 0/XHeight{FmG newpath 0 0
moveto(x)F charpath flattenpath pathbbox 4 -1 roll pop pop pop FmR dup 0 eq{pop
fM2 2. mul 3. div neg}if}fmfp 2. div rmoveto fmdl}if 4 index 4 and 0 ne{newpath
2 copy moveto 0/CapHeight{FmG newpath 0 0 moveto(H)F charpath flattenpath
pathbbox 4 -1 roll pop pop pop FmR dup 0 eq{pop fM2 3. mul 4. div neg}if}fmfp
fM1 sub rmoveto fmdl}if pop pop pop pop pop FmR}FmBD/FmTx{/fM3 fmXD/fM2 fmXD
/fM1 fmXD 0 32 fM1 fM3 stringwidth pop fM2 sub fM3 length div sub 0 fM3 fm_y}
FmBD/fMN 0 def/fMC 1 def/fMM 2 def/fMY 3 def/fMK 4 def/fMS 5 def/fMNg 0
currenttransfer exec .5 gt def/fMCM fMN def/fMJK 0 def/fMJY 0 def/fMJM 0 def
/fMJC 0 def/fMJR 1 def/fMJG 1 def/fMJB 1 def/fMCG 1 def/fMPt null def/fMCK[0 0
0 1 0 0 0]def/fmCH{fML1{14 dict dup begin fMCl{/HalftoneType 2 def
currentcolorscreen[/GraySpotFunction/GrayAngle/GrayFrequency/BlueSpotFunction
/BlueAngle/BlueFrequency/GreenSpotFunction/GreenAngle/GreenFrequency
/RedSpotFunction/RedAngle/RedFrequency]{exch def}forall}{/HalftoneType 1 def
currentscreen[/SpotFunction/Angle/Frequency]{exch def}forall}ifelse statusdict
/checkscreen known{statusdict/accuratescreens get exec}{F}ifelse
/AccurateScreens exch def end}{currenthalftone}ifelse}FmBD/fmSH{fML1{begin
statusdict/checkscreen known{currentdict/AccurateScreens known{AccurateScreens}
{F}ifelse statusdict/setaccuratescreens get exec}if HalftoneType 1 eq{Frequency
Angle currentdict/SpotFunction get setscreen}{HalftoneType 2 eq{fMCl{
RedFrequency RedAngle currentdict/RedSpotFunction get GreenFrequency GreenAngle
currentdict/GreenSpotFunction get BlueFrequency BlueAngle currentdict
/BlueSpotFunction get GrayFrequency GrayAngle currentdict/GraySpotFunction get
setcolorscreen}{GrayFrequency GrayAngle currentdict/GraySpotFunction get
setscreen}ifelse}if}ifelse end}{sethalftone}ifelse}FmBD/FmCS{14 dict begin
/HalftoneType 2 def/AccurateScreens exch def/GraySpotFunction exch def
/GrayAngle exch def/GrayFrequency exch def/BlueSpotFunction exch def/BlueAngle
exch def/BlueFrequency exch def/GreenSpotFunction exch def/GreenAngle exch def
/GreenFrequency exch def/RedSpotFunction exch def/RedAngle exch def
/RedFrequency exch def currentdict dup end/fMPH exch def fmSH}FmBD/FmSS{5 dict
begin/HalftoneType 1 def/AccurateScreens exch def/SpotFunction exch def/Angle
exch def/Frequency exch def currentdict dup end/fMPH exch def fmSH}FmBD/fMPH
fmCH def/fmcp{/FmPr2 exch cvlit def/FmPr1 exch cvlit def/FmPrn FmPr1 length
FmPr2 length add array def FmPrn 0 FmPr1 putinterval FmPrn FmPr1 length FmPr2
putinterval FmPrn cvx}FmBD/fmEp{sub dup 0 lt{neg}if .001 le}FmBD/fmQC{2 copy 0
get exch 0 get fmEp{2 copy 1 get exch 1 get fmEp{2 copy 2 get exch 2 get fmEp{3
get exch 3 get fmEp}{pop pop F}ifelse}{pop pop F}ifelse}{pop pop F}ifelse}FmBD
/fmQR{2 copy 4 get exch 0 get fmEp{2 copy 5 get exch 1 get fmEp{6 get exch 2
get fmEp}{pop pop F}ifelse}{pop pop F}ifelse}FmBD/FmSC{/fMCM fmXD/fMJB fmXD
/fMJG fmXD/fMJR fmXD/fMJK fmXD/fMJY fmXD/fMJM fmXD/fMJC fmXD fmCC}FmBD/FmSP{
/fMCM fmXD fmCC}FmBD/FrameSetSepColors{FrameMacDict begin[exch 1 add 1 roll]
/fMSC exch def end}fmBi def/fmLC{fMSC{exch dup 3 -1 roll fmQC{pop T exit}if}
forall dup T ne{pop F}if}FmBD/fmLR{fMSC{exch dup 3 -1 roll fmQR{pop T exit}if}
forall dup T ne{pop F}if}FmBD/fmLM{fMSC{exch dup 3 -1 roll dup 7 get 3 -1 roll
eq{exch pop T exit}{pop}ifelse}forall dup T ne{pop F}if}FmBD/fmCN{fMND F fMCM
fMN ne{/fMOP fmGG{/fMKO fmGG{pop T}if}if}if dup/fMND exch def{pop pop}{exch dup
null ne{exch pop dup type dup/integertype eq exch/realtype eq or{fm_g}{setcolor
}ifelse}{pop{1 fm_g}if}ifelse}ifelse}FmBD/fill{FrameMacDict begin fMND{newpath}
{fm_f}ifelse end}fmPE/eofill{FrameMacDict begin fMND{newpath}{fm_e}ifelse end}
fmPE/stroke{FrameMacDict begin fMND{newpath}{fm_t}ifelse end}fmPE/imagemask{
FrameMacDict begin fMND{FmG nulldevive fm_m FmR}{fm_m}ifelse end}fmPE/fmNX{load
fMND{FmG fMa2 currentmatrix end nulldevice setmatrix exec currentpoint
FrameMacDict/FmR get exec moveto}{end exec}ifelse}fmBi def/show{FrameMacDict
begin/fm_s fmNX}fmPE/ashow{FrameMacDict begin/fm_a fmNX}fmPE/widthshow{
FrameMacDict begin/fm_w fmNX}fmPE/awidthshow{FrameMacDict begin/fm_y fmNX}fmPE
/kshow{FrameMacDict begin/RealKshow fmNX}fmPE/image{FrameMacDict begin fMCM fMN
ne fMCM fMK ne and{FmG/fMOP fmGG{nulldevice}{fMNg{{pop 0}}{{pop 1}}ifelse
settransfer}ifelse/fm_i load end exec FmR}{/fm_i load end exec}ifelse}fmPE/fMGM
T def/fMBM F def/findcmykcustomcolor{0 0 0 4 -1 roll 8 array astore}fmPE
/findrgbcustomcolor{FrameMacDict begin 4 1 roll 3 copy/fmRY fmGG exec 8 4 roll
4 -1 roll 8 array astore end}fmPE/findgraycustomcolor{0 0 0 exch 1 exch sub
exch findcmykcustomcolor}fmPE/findhsbcustomcolor{FrameMacDict begin 4 1 roll
gsave fm_h currentrgbcolor grestore 4 -1 roll findrgbcustomcolor end}fmPE
/setcustomcolor{FrameMacDict begin dup type dup/integertype eq exch/realtype eq
or not{1.0}if exch dup/fMCC exch fmSG/fMBM F def fMCM fMN eq{0 4 getinterval
aload pop 4{4 index mul 4 1 roll}repeat fmSK pop}{dup{7 get}stopped{pop 4 get}
if fmLM{exch pop 0 4 getinterval aload pop fMCM fMS eq{fMJK eq exch fMJY eq and
exch fMJM eq and exch fMJC eq and{1 exch sub F}{pop 1 T}ifelse}{5{pop}repeat 1
T}ifelse}{fMCM fMK eq{3 get F}{fMCM fMY eq{2 get F}{fMCM fMM eq{1 get F}{fMCM
fMC eq{0 get F}{pop 0 T}ifelse}ifelse}ifelse}ifelse 3 1 roll mul 1 exch sub
exch}ifelse/fMKO exch fmSG fmCN}ifelse end}fmPE/setoverprint{FrameMacDict begin
/fMOP exch fmSG null fmCN end}fmPE/currentoverprint{FrameMacDict begin/fMOP
fmGG end}fmPE/fmCC{fMCM fMN eq{fMGM fML1 or not{[/Pattern[/DeviceCMYK]]
setcolorspace fMCK 0 4 getinterval aload pop fMPt setcolor}{fMCK 3 get 1.0 ge{
fMCG fm_g}{fMAB not fMCl fMGM and and{0 1 3{fMCK exch get 1 fMCG sub mul}for
fmSK}{4 1 6{fMCK exch get fMGM{1 exch sub 1 fMCG sub mul 1 exch sub}{1.0 lt{
fMCG}{1}ifelse}ifelse}for fm_r}ifelse}ifelse}ifelse null/fMKO F fmSG}{fMBM{fMCG
F}{fMCK 0 4 getinterval aload fmLC{fMCM fMS eq{fMJK eq exch fMJY eq and exch
fMJM eq and exch fMJC eq and{fMCG F}{1 T}ifelse}{pop pop pop pop 1 T}ifelse}{
fMCM fMK eq{fMCG 1.0 exch sub mul 1.0 exch sub 4 1 roll pop pop pop F}{fMCM fMY
eq{pop fMCG 1.0 exch sub mul 1.0 exch sub 3 1 roll pop pop F}{fMCM fMM eq{pop
pop fMCG 1.0 exch sub mul 1.0 exch sub exch pop F}{fMCM fMC eq{pop pop pop fMCG
1.0 exch sub mul 1.0 exch sub F}{pop pop pop pop 1 T}ifelse}ifelse}ifelse}
ifelse}ifelse}ifelse/fMKO exch fmSG fMGM fML1 or not{[/Pattern[/DeviceGray]]
setcolorspace fMPt}{fMGM not fML1 and{dup 1 lt{pop fMCG}if}if}ifelse}ifelse
fmCN}FmBD/setgray{FrameMacDict begin fMCM fMN eq{F}{fMCM fMK eq{F}{fMCM fMS eq
fMJR 0 eq and fMJG 0 eq and fMJB 0 eq and{F}{pop 1 T}ifelse}ifelse}ifelse/fMKO
exch fmSG fmCN end}fmPE/setrgbcolor{FrameMacDict begin/fMBM F def fMCM fMN eq{
fm_r}{3 copy[4 1 roll]fmLR{fMCM fMS eq{fMJB eq exch fMJG eq and exch fMJR eq
and{0 F}{1 T}ifelse}{pop pop pop 1 T}ifelse}{/fmRY fmGG exec fMCM fMK eq{1.0
exch sub 4 1 roll pop pop pop F}{fMCM fMY eq{pop 1.0 exch sub 3 1 roll pop pop
F}{fMCM fMM eq{pop pop 1.0 exch sub exch pop F}{fMCM fMC eq{pop pop pop 1.0
exch sub F}{pop pop pop pop 1 T}ifelse}ifelse}ifelse}ifelse}ifelse/fMKO exch
fmSG fmCN}ifelse end}fmPE/sethsbcolor{FrameMacDict begin fMCM fMN eq{fm_h}{fm_h
currentrgbcolor setrgbcolor}ifelse end}fmPE/setcmykcolor where{pop/fmSK
/setcmykcolor load def}{/fmSK{4 1 roll 3{3 index add 0 fmax 1 fmin 1 exch sub 3
1 roll}repeat fm_r pop}FmBD}ifelse/currentcmykcolor where{pop}{
/currentcmykcolor{FrameMacDict begin currentrgbcolor/fmRY fmGG exec end}fmPE}
ifelse/setcmykcolor{FrameMacDict begin/fMBM F def fMCM fMN eq{fmSK}{4 copy[5 1
roll]fmLC{fMCM fMS eq{fMJK eq exch fMJY eq and exch fMJM eq and exch fMJC eq
and{0 F}{1 T}ifelse}{pop pop pop pop 1 T}ifelse}{fMCM fMK eq{1.0 exch sub 4 1
roll pop pop pop dup 1.0 ge}{fMCM fMY eq{pop 1.0 exch sub 3 1 roll pop pop dup
1.0 ge}{fMCM fMM eq{pop pop 1.0 exch sub exch pop dup 1.0 ge}{fMCM fMC eq{pop
pop pop 1.0 exch sub dup 1.0 ge}{pop pop pop pop 1 T}ifelse}ifelse}ifelse}
ifelse}ifelse/fMKO exch fmSG fmCN}ifelse end}fmPE/fMFl[0 .1 .3 .5 .7 .9 .97 1<
0f1e3c78f0e1c387><0f87c3e1f0783c1e><cccccccccccccccc><ffff0000ffff0000><814224
1818244281><0102040810204080><8040201008040201>]def fML1{/patScreenDict 7 dict
dup begin<0f1e3c78f0e1c387>[45{pop}{exch pop}.5 2 sqrt]FmBD<0f87c3e1f0783c1e>[
135{pop}{exch pop}.5 2 sqrt]FmBD<cccccccccccccccc>[0{pop}dup .5 2]FmBD<ffff0000
ffff0000>[90{pop}dup .5 2]FmBD<8142241818244281>[45{2 copy lt{exch}if pop}dup
.75 2 sqrt]FmBD<0102040810204080>[45{pop}{exch pop}.875 2 sqrt]FmBD<8040201008
040201>[135{pop}{exch pop}.875 2 sqrt]FmBD end def}{/fMPP 5 dict dup begin<0f87
c3e1f0783c1e>{3 setlinewidth -1 -1 moveto 9 9 lineto fm_t 4 -4 moveto 12 4
lineto fm_t -4 4 moveto 4 12 lineto fm_t}FmBD<0f1e3c78f0e1c387>{3 setlinewidth
-1 9 moveto 9 -1 lineto fm_t -4 4 moveto 4 -4 lineto fm_t 4 12 moveto 12 4
lineto fm_t}FmBD<8142241818244281>{1 setlinewidth -1 9 moveto 9 -1 lineto fm_t
-1 -1 moveto 9 9 lineto fm_t}FmBD<8040201008040201>{1 setlinewidth -1 -1 moveto
9 9 lineto fm_t 4 -4 moveto 12 4 lineto fm_t -4 4 moveto 4 12 lineto fm_t}FmBD<
0102040810204080>{1 setlinewidth -1 9 moveto 9 -1 lineto fm_t -4 4 moveto 4 -4
lineto fm_t 4 12 moveto 12 4 lineto fm_t}FmBD end def/fMPD 15 dict dup begin
/PatternType 1 def/PaintType 2 def/TilingType 3 def/BBox[0 0 8 8]def/XStep 8
def/YStep 8 def/PaintProc{begin fMPP fmBS known{fMPP fmBS get exec}{8 8 T[1 0 0
-1 0 8]fmBS fm_m}ifelse end}FmBD end def}ifelse/fMdp 72 0 fMdm dtransform dup
mul exch dup mul add sqrt def/freq fMdp dup 72 div round dup 0 eq{pop 1}if 8
mul div def/sangle 1 0 fMdm dtransform exch atan def sangle fMa2 rotate fMdm
fMa2 concatmatrix dup 0 get/sflipx exch def 3 get/sflipy exch def fML1{/fmgF{
fMa2 exch get mul 0 lt{-1}{1}ifelse}FmBD}if/fmPM fML1{{dup patScreenDict exch
known{patScreenDict exch get aload pop freq mul 5 2 roll fMa2 currentmatrix 1
get 0 ne{3 -1 roll 90 add 3 1 roll sflipx 1 fmgF sflipy 2 fmgF mul}{sflipx 0
fmgF sflipy 3 fmgF neg mul}ifelse 0 lt{exch pop}{pop}ifelse fMNg{{neg}fmcp}if
bind systemdict/setscreen get exec}{/fmBS fmXD/fM1B 0 def/fM0B 0 def freq 0
fMa2 currentmatrix 1 get 0 ne{90 add/pflipx sflipx 1 fmgF def/pflipy sflipy 2
fmgF def}{/pflipx sflipx 0 fmgF def/pflipy sflipy 3 fmgF neg def}ifelse{pflipy
mul/yy fmXD pflipx mul/xx fmXD/xindex xx 1 add 2 div 8 mul cvi def/yindex yy 1
add 2 div 8 mul cvi def fmBS yindex xindex 8 idiv add get 1 7 xindex 8 mod sub
bitshift and 0 ne fMNg{not}if{/fM1B fM1B 1 add def 1}{/fM0B fM0B 1 add def 0}
ifelse}setscreen fM0B fM0B fM1B add div fMNg{1.0 exch sub}if}ifelse/fMCG exch
def/fMGM F def fmCC}}{/fMPC 8 dict def{dup fMPC exch known{fMPC exch get}{dup
fMPD/fmBS 3 -1 roll put fMPD matrix makepattern dup fMPC 4 -1 roll 3 -1 roll
put}ifelse/fMCG 0 def/fMPt exch def/fMGM F def fmCC}}ifelse FmBD/fmgr{fMGM not{
/fMGM T def fML1{fMPH fmSH}if}if/fMCG exch def fmCC}FmBD/FmP{fMFl exch get dup
type/stringtype eq{fmPM}{fmgr}ifelse}FmBD/FmK{fMCK astore pop/fMBM F def fmCC}
FmBD/FmFB{0 0 0 1 0 0 0 fMCK astore pop/fMCG 0 def/fMBM T def fmCC}FmBD/fMOx
matrix def fMOx currentmatrix pop/FmSO{/FmOs save def fmSM fMOx setmatrix}FmBD
/FmIO{fmRM}FmBD/FmEO{FmOs restore}FmBD/fm3R[{.3 mul add 1}bind{.59 mul add 2}
bind{.11 mul add round cvi fMs exch fMi exch put/fMi fMi 1 add def 0 0}bind]def
/fm31{/fMi 0 def 0 exch 0 exch{exch fm3R exch get exec}forall pop pop fMs}FmBD
/fm41{0 exch 4 exch{exch 1 sub dup 0 eq{pop 4 1 roll 3 index add 255 fmin 255
exch sub .11 mul 3 1 roll 3 index add 255 fmin 255 exch sub .59 mul 3 1 roll 3
index add 255 fmin 255 exch sub .3 mul add add 255 fmin round cvi fMs exch 3
index exch put pop 1 add 4}if}forall pop pop fMs}FmBD fML1{/Fmi{save userdict
/fM7 3 -1 roll put/fM9 F def{{dup length 1 sub/fMGL fmXD/fMBC fmXD/fMNC fmXD
/fMRC fmXD/fMGC fMGL 1 add array def/setcolortransfer where{pop
currentcolortransfer/gryt fmXD/blut fmXD/grnt fmXD/redt fmXD 0 1 fMGL{/fMIx
fmXD/fMUC 1 fMRC fMIx get sub def/fMUM 1 fMNC fMIx get sub def/fMUY 1 fMBC fMIx
get sub def/fMk fMUC fMUM fmin fMUY fmin def/FmU fMk currentundercolorremoval
exec def fMRC fMIx 1 0 fMUC FmU sub fmax sub redt exec put fMNC fMIx 1 0 fMUM
FmU sub fmax sub grnt exec put fMBC fMIx 1 0 fMUY FmU sub fmax sub blut exec
put fMGC fMIx 1 fMk currentblackgeneration exec sub gryt exec put}for{fMGL mul
cvi fMRC exch get}{fMGL mul cvi fMNC exch get}{fMGL mul cvi fMBC exch get}{fMGL
mul cvi fMGC exch get}setcolortransfer{pop 0}setundercolorremoval{}
setblackgeneration/fM9 T def}{0 1 fMGL{fMGC exch dup dup fMRC exch get .3 mul
exch dup fMNC exch get .59 mul exch fMBC exch get .11 mul add add put}for{fMGL
mul cvi fMGC exch get}currenttransfer fmcp settransfer}ifelse}{dup length 1 sub
/fMGL fmXD/fMGC fmXD{fMGL mul cvi fMGC exch get}currenttransfer fmcp
settransfer}ifelse}{{{1 exch sub}currenttransfer fmcp settransfer}if}ifelse/fM5
fmXD/fM8 fmXD/fM6 fmXD/fM3 fmXD/fM4 fmXD translate rotate scale{-1 1 scale}if
/fM18 fM8 string def fM4 fM3 fM6[fM4 0 0 fM3 fM4 2 div fM3 2 div]{currentfile
fM18 fM5{readstring}{readhexstring}ifelse pop}fM9{{fM18}{fM18}T 3 colorimage}{
fm_i}ifelse fM7 restore}FmBD}{/Fmi{save userdict/fM7 3 -1 roll put/fM9 F def{{
dup length 1 sub/fMGL fmXD/fMBC fmXD/fMNC fmXD/fMRC fmXD[/Indexed/DeviceRGB
fMGL{dup fMRC exch get exch dup fMNC exch get exch fMBC exch get}]setcolorspace
}{dup length 1 sub/fMGL fmXD/fMGC fmXD[/Indexed/DeviceGray fMGL{fMGC exch get}]
setcolorspace}ifelse}{1 4 index bitshift 1 sub/fMGL fmXD[/Indexed/DeviceGray
fMGL 5 -1 roll{{fMGL div 1 exch sub}}{{fMGL div}}ifelse]setcolorspace}ifelse
/fM5 fmXD/fM8 fmXD/fM6 fmXD/fM3 fmXD/fM4 fmXD translate rotate scale{-1 1 scale
}if/fM18 fM8 string def 7 dict begin/ImageType 1 def/Width fM4 def/Height fM3
def/ImageMatrix[fM4 0 0 fM3 fM4 2 div fM3 2 div]def/DataSource{currentfile fM18
fM5{readstring}{readhexstring}ifelse pop}def/BitsPerComponent fM6 def/Decode[0
fMGL]def currentdict end fm_i fM7 restore}FmBD}ifelse/Fmci{save userdict/fM7 3
-1 roll put/fM5 fmXD/fM8 fmXD/fM6 fmXD/fM3 fmXD/fM4 fmXD/fM18 fM8 string def
/fMs fM18 0 fM18 length 3 idiv getinterval def translate rotate scale{-1 1
scale}if fM4 fM3 fM6[fM4 0 0 fM3 fM4 2 div fM3 2 div]fMCl{{currentfile fM18 fM5
{readstring}{readhexstring}ifelse pop}F 3 colorimage}{{currentfile fM18 fM5{
readstring}{readhexstring}ifelse pop fm31}fm_i}ifelse fM7 restore}FmBD/Fmc4{
save userdict/fM7 3 -1 roll put/fM5 fmXD/fM8 fmXD/fM6 fmXD/fM3 fmXD/fM4 fmXD
/fM18 fM8 string def/fMs fM18 0 fM18 length 4 idiv getinterval def translate
rotate scale{-1 1 scale}if fM4 fM3 fM6[fM4 0 0 fM3 fM4 2 div fM3 2 div]fMCl{{
currentfile fM18 fM5{readstring}{readhexstring}ifelse pop}F 4 colorimage}{{
currentfile fM18 fM5{readstring}{readhexstring}ifelse pop fm41}fm_i}ifelse fM7
restore}FmBD fML1{/fmAn{transform round .5 sub exch round .5 sub exch
itransform}FmBD/fmAc{transform round 1.5 sub exch round 1.5 sub exch itransform
}FmBD/fmDn{dtransform round exch round exch idtransform}FmBD/fmLn{0 dtransform
exch cvi 2 idiv 2 mul .1 add exch idtransform pop}FmBD/FmCv{fmDn 6 2 roll fmDn
6 2 roll fmDn 6 2 roll rcurveto}FmBD}{T setstrokeadjust/fmAn{}FmBD/fmAc{}FmBD
/fmDn{}FmBD/fmLn{}FmBD/FmCv{rcurveto}FmBD}ifelse/FmM{fmAn moveto}FmBD/M{moveto}
FmBD/N{0 rmoveto}FmBD/S{fm_s}FmBD/A{0 exch fm_a}FmBD/W{0 exch 32 exch fm_w}FmBD
/X{0 exch 0 32 5 2 roll fm_y}FmBD/fmQP{fML1 fMGM or not{FmG dup 1 fm_g exec FmR
}if exec}FmBD/FmB{newpath fmAn moveto}FmBD/FmL{rlineto}FmBD/FmAL{fmAn lineto}
FmBD/FmSo{fmLn setlinewidth setlinecap{fm_t}fmQP 0 0 moveto}FmBD/FmS{fmLn
setlinewidth closepath{fm_t}fmQP 0 0 moveto}FmBD/FmDS{fmLn setlinewidth
setlinecap{closepath}if setdash{fm_t}fmQP[]0 setdash 0 0 moveto}FmBD/FmFl{FmG{
fm_e}fmQP FmR}FmBD/fmq{fmDn 4 2 roll fmAn newpath moveto 1 index 0 rlineto 0
exch rlineto neg 0 rlineto closepath}FmBD/FmqP{fmq fmLn setlinewidth{fm_t}fmQP
0 0 moveto}FmBD/FmqF{fmq FmG{fm_f}fmQP FmR}FmBD/FmKp{{currentpoint}stopped{F 5
1 roll}{T 7 3 roll}ifelse fmDn 4 2 roll fmAn newpath moveto 1 index 0 rlineto 0
exch rlineto neg 0 rlineto closepath clip{moveto}{newpath}ifelse}FmBD/FmKb{{
currentpoint}stopped}FmBD/FmKe{clip{newpath}{moveto}ifelse}FmBD/FmAF{FmG
newpath fmAn translate not{0.0 0.0 moveto}if rotate fmDn scale 0.0 0.0 1.0 5 3
roll arc closepath{fm_f}fmQP FmR}FmBD/FmAP{FmG{setdash}if fmLn setlinewidth
setlinecap fmSM newpath 2 index 2 div add exch 3 index 2 div sub exch fmAn 2
index 2 div sub exch 3 index 2 div add exch translate rotate scale 0.0 0.0 1.0
5 3 roll exch arcn{closepath}if fmRM{fm_t}fmQP FmR}FmBD/FmST{FmG fmAn translate
.3 fmLn setlinewidth 0 setlinecap 0 setlinejoin newpath 1 fm_g 0 0 10 0 360 arc
fm_f 0 fm_g 0 0 10 0 360 arc fm_t 36{1 0 moveto 0 0 10 -2.5 2.5 arc fm_f 10
rotate}repeat FmR}FmBD/FmSL{FmG fmAn translate .25 fmLn setlinewidth 0
setlinecap 0 setlinejoin newpath 1 fm_g 0 0 10 0 360 arc fm_f 0 fm_g 10 .5 fmLn
neg .1{0 0 3 -1 roll 0 360 arc fm_t}for FmR}FmBD/FrameEr where{pop}{userdict
/FrameEr(\000)put}ifelse/fMSJ 100 string def/fmXC{userdict/FrameEndPictSave 2
index put FmE{countdictstack userdict begin/showpage{}def/FrameDictStackDepth
exch def count/FrameStackDepth exch def}if userdict/FrameSuccessfull false put
FrameMacDict/fMHq get/$brkpage where dup{exch pop}if or{userdict
/FrameEndPictStopped false put}{userdict/FrameEndPictStopped true put
currentfile cvx stopped pop FrameSuccessfull not{systemdict/clear get exec
userdict/FrameEr get 0 1 put FrameMacDict begin FmG systemdict/initmatrix get
exec 0 systemdict/setgray get exec clippath{pathbbox}stopped{100 100 512 692}if
exch pop add 2. div newpath moveto(Courier-BoldOblique)findfont 18 scalefont
setfont FrameEr1 fm_s( \()fm_s $error begin errorname 20 string cvs fm_s(, )
fm_s/command load 128 string cvs fm_s end(\))fm_s FrameEr2 print flush
FrameMacDict/fMSJ get{dup currentfile exch{readline}stopped{pop exch pop T}if
not{exit}if(EndFrame5Picture)eq{exit}if}loop grestore end}if userdict
/FrameSuccessfull false put userdict/FrameEndPictStopped false put FrameMacDict
/fmIR get exec}ifelse}fmBi def/FmEP{save userdict/fM7 3 -1 roll put fMEd{
userdict 3 1 roll put}forall setoverprint{fMN FmSP}if[/fMef/fMet/fMeh/fMew/fMey
/fMex/fMei/fMej/fMek/fMel]{fmXD}forall fMex fMey translate fMet rotate fMew
fMeh scale fMef{-1 1 scale}if 1 fMej fMel sub div 1 fMek fMei sub div scale
fMej fMel add 2 div neg fMei fMek add 2 div neg translate 0 setgray 0
setlinecap 1 setlinewidth 0 setlinejoin 10 setmiterlimit[]0 setdash newpath
fML1 not{F setstrokeadjust}if T fmXC}FmBD/FmPI{newpath 0 0 moveto F fmXC}FmBD
/FmPc{save userdict/fM7 3 -1 roll put newpath 3 index neg 3 index neg translate
1 -1 scale 0.0 0.0 moveto T fmXC}FmBD/fmIR{FrameEndPictSave{fM7 type/savetype
eq{end/FrameDictStackDepth where{pop countdictstack FrameDictStackDepth sub dup
0 gt{{end}repeat}{pop}ifelse count FrameStackDepth sub dup 0 gt{{pop}repeat}{
pop}ifelse}if fM7 restore}if}if FrMacBegin}FmBD userdict/EndFrame5Picture{
userdict/FrameEndPictSave 3 -1 roll put userdict/FrameEndPictStopped get{
userdict/FrameSuccessfull true put stop}{FrameMacDict/fmIR get exec}ifelse}fmBi
put/alphaimage where{pop}{/alphaimage{1 ne{limitcheck}if not{limitcheck}if pop
image}fmPE}ifelse/fmDE{systemdict/initgraphics get exec clippath{pathbbox}
stopped{100 100 512 692}if exch pop add 2. div newpath moveto
(Courier-BoldOblique)findfont 18 scalefont setfont currentpoint 2 copy FrameEr3
fm_s 20 sub 2 copy moveto FrameEr4 fm_s 20 sub 2 copy moveto(\()fm_s statusdict
/jobname get fm_s(\))fm_s 20 sub moveto FrameEr5 fm_s showpage}FmBD/cd where{
dup/cd get/fmRC fmXD/cd{FrameMacDict begin FrameEr 0 get 0 ne{fmDE}if/fmRC load
end exec}fmBi put}{/endp where{dup/endp get/fMRE fmXD/endp{FrameMacDict/fMRE
get exec FrameEr 0 get 0 ne{FrameMacDict begin currentfile fMSJ{readline}
stopped{pop exch pop true}if pop(%%Trailer)eq{fmDE}if end}if}fmBi put}if}ifelse
systemdict/setpacking known{fMSP setpacking}if end
%%EndProcSet
%%FRMSetup
FrameMacDict begin
/FrameEr1(PostScript error)def
/FrameEr2(A PostScript error occurred. FrameMaker is attempting recovery.)def
/FrameEr3(FrameMaker has detected one or more)def
/FrameEr4(PostScript errors in this document.)def
/FrameEr5(Please check your output.)def
end
%%FRMEndSetup
%%EndSetup
%%Page: 1 1
%%BeginPageSetup
initializepage
(Ron Hochsprung; page: 1 of 11)setjob
%%EndPageSetup
gS 0 0 552 728 rC
0 0 :M
FrMacBegin
0 FmP
0 FmSP
42 -95/G81 FmPA
42 -70/G83 FmPA
42 -45/G85 FmPA
42 -20/G87 FmPA
FmE
0 0 :M
f56 sf
( )S
9 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
152.531 165 M (Open Firmware)S
42 21/G89 FmPA
FmE
9 0 :M
f67 sf
( )S
15 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
152.076 206 M (Recommended Practice)S
FmE
15 0 :M
f78 sf
( )S
19 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
393.934 206 M (:)S
42 62/G91 FmPA
42 91/G93 FmPA
FmE
20 0 :M
f103 sf
( )S
29 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
143.531 276 M (Interrupt Mapping)S
42 132/G95 FmPA
FmE
29 0 :M
f114 sf
( )S
32 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
248.008 335 M (Version 0.9)S
42 191/G97 FmPA
42 216/G99 FmPA
FmE
32 0 :M
f140 sf
( )S
38 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
175.693 393 M (Unapproved DRAFT)S
42 249/G1322 FmPA
42 291/G107 FmPA
42 316/G640 FmPA
42 341/G111 FmPA
42 366/G113 FmPA
42 391/G115 FmPA
42 416/G117 FmPA
42 441/G393 FmPA
42 466/G663 FmPA
42 491/G664 FmPA
42 516/G394 FmPA
42 541/G395 FmPA
[/Creator(FrameMaker 5.1)/DOCINFO FmPD2
[/CropBox[-30 761 FmDC 582 -31 FmDC FmBx]/PAGE FmPD
[/Dest/P.1/DEST FmPD2
[/Title(A)/Rect[33 698 519 32]/ARTICLE FmPD2
FmE
endp
%%Page: 2 2
%%BeginPageSetup
initializepage
(Ron Hochsprung; page: 2 of 11)setjob
%%EndPageSetup
gS 0 0 552 728 rC
38 0 :M
FrMacBegin
0 FmP
0 FmSP
FmE
38 0 :M
f114 sf
( )S
41 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
157.034 49 M (Published by the Open Firmware Working Group)S
42 -95/G119 FmPA
42 -71/G565 FmPA
FmE
41 0 :M
f151 sf
( )S
43 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 93.667 M -0.269(This document is a voluntary-use recommended practice of the Open Firmware Working Group. The Open Firmware )W
42 -50/G731 FmPA
42 104.667 M (Working Group is an ad hoc committee composed of individuals interested in Open Firmware as defined by IEEE )S
42 115.667 M (1275-1994, related standards, and their application to various computer systems.)S
42 136.667 M -0.108(The Open Firmware Working Group is involved both in IEEE sanctioned standards activities, whose final results are )W
42 -7/G529 FmPA
42 147.667 M (published by IEEE, and in informal recommendations such as this, which are published on the Internet at:)S
FmE
44 0 :M
f183 sf
( )S
50 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
78 168.667 M 0 0 156(http://playground.sun.com/)FmTx
0 0 6(1)FmTx
0 0 18(275)FmTx
42 25/G533 FmPA
FmE
50 0 :M
f151 sf
( )S
52 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 189.667 M (Membership in the Open Firmware Working Group is open to all interested parties. The working group meets at reg-)S
42 46/G530 FmPA
42 200.667 M (ular intervals at various locations. For more information send email to:)S
FmE
52 0 :M
f183 sf
( )S
58 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
78 221.667 M 0 0 150(p1275-wg@risc.sps.mot.com)FmTx
42 78/G539 FmPA
42 99/G732 FmPA
FmE
58 0 :M
f194 sf
( )S
61 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 265 M (Revision History)S
42 121/G733 FmPA
[/CropBox[-30 761 FmDC 582 -31 FmDC FmBx]/PAGE FmPD
[/Dest/P.2/DEST FmPD2
[/Title(A)/Rect[33 698 519 32]/ARTICLE FmPD2
FmE
endp
%%Page: 3 3
%%BeginPageSetup
initializepage
(Ron Hochsprung; page: 3 of 11)setjob
%%EndPageSetup
gS 0 0 552 728 rC
61 0 :M
FrMacBegin
0 FmP
0 FmSP
FmE
61 0 :M
f114 sf
( )S
64 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 13 M (Open Firmware Recommended Practice)S
128.473 N (Interrupt Mapping)S
( )S
(Version 0.9)S
42 -131/G63 FmPA
42 733 M (7/12/96)S
FmE
64 0 :M
f205 sf
( )S
67 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
225.847 733 M (Unapproved DRAFT)S
FmE
67 0 :M
f114 sf
( )S
70 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
504 733 M (3)S
42 589/G66 FmPA
FmE
70 0 :M
f216 sf
( )S
77 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
1 39.548 M 0 0 14( 1)FmTx
1 51.548 M 0 0 14( 2)FmTx
1 63.548 M 0 0 14( 3)FmTx
1 75.548 M 0 0 14( 4)FmTx
1 87.548 M 0 0 14( 5)FmTx
1 99.548 M 0 0 14( 6)FmTx
1 111.548 M 0 0 14( 7)FmTx
1 123.548 M 0 0 14( 8)FmTx
1 135.548 M 0 0 14( 9)FmTx
1 147.548 M 0 0 14(10)FmTx
1 159.548 M 0 0 14(11)FmTx
1 171.548 M 0 0 14(12)FmTx
1 183.548 M 0 0 14(13)FmTx
1 195.548 M 0 0 14(14)FmTx
1 207.548 M 0 0 14(15)FmTx
1 219.548 M 0 0 14(16)FmTx
1 231.548 M 0 0 14(17)FmTx
1 243.548 M 0 0 14(18)FmTx
1 255.548 M 0 0 14(19)FmTx
1 267.548 M 0 0 14(20)FmTx
1 279.548 M 0 0 14(21)FmTx
1 291.548 M 0 0 14(22)FmTx
1 303.548 M 0 0 14(23)FmTx
1 315.548 M 0 0 14(24)FmTx
1 327.548 M 0 0 14(25)FmTx
1 339.548 M 0 0 14(26)FmTx
1 351.548 M 0 0 14(27)FmTx
1 363.548 M 0 0 14(28)FmTx
1 375.548 M 0 0 14(29)FmTx
1 387.548 M 0 0 14(30)FmTx
1 399.548 M 0 0 14(31)FmTx
1 411.548 M 0 0 14(32)FmTx
1 423.548 M 0 0 14(33)FmTx
1 435.548 M 0 0 14(34)FmTx
1 447.548 M 0 0 14(35)FmTx
1 459.548 M 0 0 14(36)FmTx
1 471.548 M 0 0 14(37)FmTx
1 483.548 M 0 0 14(38)FmTx
1 495.548 M 0 0 14(39)FmTx
1 507.548 M 0 0 14(40)FmTx
1 519.548 M 0 0 14(41)FmTx
1 531.548 M 0 0 14(42)FmTx
1 543.548 M 0 0 14(43)FmTx
1 555.548 M 0 0 14(44)FmTx
1 567.548 M 0 0 14(45)FmTx
1 579.548 M 0 0 14(46)FmTx
1 591.548 M 0 0 14(47)FmTx
1 603.548 M 0 0 14(48)FmTx
1 615.548 M 0 0 14(49)FmTx
1 627.548 M 0 0 14(50)FmTx
1 639.548 M 0 0 14(51)FmTx
1 651.548 M 0 0 14(52)FmTx
1 663.548 M 0 0 14(53)FmTx
1 675.548 M 0 0 14(54)FmTx
1 687.548 M 0 0 14(55)FmTx
1 699.548 M 0 0 14(56)FmTx
1 711.548 M 0 0 14(57)FmTx
FmE
77 0 :M
f78 sf
( )S
81 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 44 M (1.  Introduction)S
42 -100/G546 FmPA
FmE
82 0 :M
f114 sf
( )S
85 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 68 M -0.163(This recommended practice defines a mapping mechanism between bus-specific interrupt values, )W
42 -76/G1001 FmPA
42 81 M -0.664(as reported via the )W
FmE
85 0 :M
f216 sf
( )S
92 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
130.629 81 M 0 0 77(\"interrupts)FmTx
FmE
92 0 :M
f114 sf
( )S
95 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
207.629 81 M -0.664(\" property of the bus\325s child nodes, and a system platform\325s \"na-)W
42 94 M (tive\" interrupt facility.)S
FmE
95 0 :M
f227 sf
( )S
98 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 122.333 M (1.1.  Purpose)S
42 -22/G541 FmPA
FmE
98 0 :M
f114 sf
( )S
101 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 143 M -0.259(The base Open Firmware specification \(IEEE Std 1275-1994\) defines a generic bus-specific prop-)W
42 -1/G1004 FmPA
42 156 M (erty \()S
FmE
101 0 :M
f216 sf
( )S
108 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
67.646 156 M 0 0 84(\"interrupts\")FmTx
FmE
108 0 :M
f114 sf
( )S
111 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
151.646 156 M (\) that is used to report )S
FmE
111 0 :M
f205 sf
( )S
114 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
259.608 156 M (interrupt specifiers)S
FmE
114 0 :M
f114 sf
( )S
117 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
351.252 156 M (  used by that bus\325s devices.  )S
(An)S
( )S
FmE
117 0 :M
f205 sf
( )S
120 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 169 M -0.012(interrupt specifier)W
FmE
120 0 :M
f114 sf
( )S
123 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
128.965 169 M -0.012( usually )W
-0.012(has a)W
-0.012( component that represents a)W
-0.012( n)W
(umber)S
-0.012( that corresponds to an input )W
42 182 M -0.26(of an interrupt controller;  it may also supply other information about the interrupt \(e.g., an indica-)W
42 195 M (tion of whether the interupt is edge or level sensitive\). E)S
(ach bus binding to Open Firmware must )S
42 208 M (define the format and interpretation of its )S
FmE
123 0 :M
f216 sf
( )S
130 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
242.909 208 M 0 0 84(\"interrupts\")FmTx
FmE
130 0 :M
f114 sf
( )S
133 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
326.909 208 M ( properties.)S
42 233 M -0.19(Platforms \(e.g., CHRP\) contain )W
FmE
133 0 :M
f205 sf
( )S
136 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
194.868 233 M -0.19(interrupt controllers)W
FmE
136 0 :M
f114 sf
( )S
139 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
292.996 233 M -0.19(  to which interrupts from devices are wired.  )W
42 89/G2630 FmPA
42 246 M (In some cases, the interpretation of how an )S
FmE
139 0 :M
f205 sf
( )S
142 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
250.91 246 M (interrupt specifier)S
FmE
142 0 :M
f114 sf
( )S
145 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
337.887 246 M ( relates to an )S
FmE
145 0 :M
f205 sf
( )S
148 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
401.854 246 M (interrupt controller)S
FmE
148 0 :M
f114 sf
( )S
151 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
495.504 246 M ( is )S
42 259 M -0.174(simple.  However, many platform architectures allow somewhat aribitrary \"wiring\" of interrupts.  )W
42 272 M -0.322(The )W
FmE
151 0 :M
f205 sf
( )S
154 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
63.335 272 M -0.322(interrupt specifiers)W
FmE
154 0 :M
f114 sf
( )S
157 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
154.656 272 M -0.322( \(i.e., the )W
FmE
157 0 :M
f216 sf
( )S
164 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
199.005 272 M 0 0 77(\"interrupt\")FmTx
FmE
164 0 :M
f114 sf
( )S
167 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
276.005 272 M -0.322( property values\) do not contain enough informa-)W
42 285 M -0.207(tion in and of themselves to convey the information that an operating system needs to manage the )W
42 298 M (handling of interrupts.)S
42 323 M (This recommended practice defines an architecture that provides the additional platform-specific )S
42 179/G1005 FmPA
42 336 M (information about interrupts and how they are wired.)S
FmE
167 0 :M
f227 sf
( )S
170 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 364.333 M (1.2.  Scope)S
42 220/G135 FmPA
FmE
171 0 :M
f78 sf
( )S
175 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 400 M (2.  References and Definitions)S
42 256/G139 FmPA
FmE
175 0 :M
f227 sf
( )S
178 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 430.333 M (2.1.  References)S
42 286/G141 FmPA
FmE
179 0 :M
f114 sf
( )S
182 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 451 M ([1] )S
FmE
182 0 :M
f205 sf
( )S
185 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
58.986 451 M (IEEE Standard for Boot \(Initialization Configuration\) Firmware: Core Requirements and )S
42 307/G2829 FmPA
42 464 M (Practices)S
FmE
185 0 :M
f114 sf
( )S
188 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
87.311 464 M (, published by IEEE as IEEE Std 1275-1994.)S
42 489 M ([2]  )S
FmE
188 0 :M
f205 sf
( )S
191 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
61.986 489 M (PCI Local Bus Specification, Revision 2.1)S
FmE
191 0 :M
f114 sf
( )S
194 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
263.607 489 M (, published by the PCI Special Interest Group.)S
42 345/G2830 FmPA
42 514 M -0.449([3]  )W
FmE
194 0 :M
f205 sf
( )S
197 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
61.088 514 M -0.449(PowerPC\252 Microprocessor Common Hardware Reference Platform: A System Architecture)W
FmE
197 0 :M
f114 sf
( )S
200 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
504.449 514 M -0.449(, )W
42 370/G2831 FmPA
42 527 M (published by Morgan Kaufmann.)S
42 552 M -0.405([4]  )W
FmE
200 0 :M
f205 sf
( )S
203 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
61.177 552 M -0.405(PowerPC\252 Microprocessor Common Hardware Reference Platform \(CHRP\252\) System bind-)W
42 408/G2833 FmPA
42 565 M (ing to:  IEEE Std 1275-1994)S
FmE
203 0 :M
f114 sf
( )S
206 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
178.972 565 M (, published by theOpen Firmware Working Group.)S
FmE
206 0 :M
f227 sf
( )S
209 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 593.333 M (2.2.  Definitions)S
42 449/G579 FmPA
FmE
209 0 :M
f78 sf
( )S
213 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 629 M (3.  The )S
(interrupt tree m)S
(odel)S
42 485/G1018 FmPA
FmE
214 0 :M
f114 sf
( )S
217 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 653 M (The)S
( model presented by this recommended practice is the representation of an )S
FmE
217 0 :M
f205 sf
( )S
220 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
419.83 653 M (interrupt tree)S
FmE
220 0 :M
f114 sf
( )S
223 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
484.146 653 M ( that )S
42 509/G1156 FmPA
42 666 M -0.163(describes how interrupts are wired, )W
(cascaded,)S
-0.163( etc. on a platform, and the manner in which a client )W
42 679 M (\(e.g., an operating system\) can use this information.)S
22 148 2 51 FmqF
22 225 2 115 FmqF
22 443 2 126 FmqF
22 658 2 12 FmqF
[/CropBox[-30 761 FmDC 582 -31 FmDC FmBx]/PAGE FmPD
[/Dest/P.3/DEST FmPD2
[/Title(A)/Rect[33 716 519 23]/ARTICLE FmPD2
FmE
endp
%%Page: 4 4
%%BeginPageSetup
initializepage
(Ron Hochsprung; page: 4 of 11)setjob
%%EndPageSetup
gS 0 0 552 728 rC
223 0 :M
FrMacBegin
0 FmP
0 FmSP
FmE
223 0 :M
f114 sf
( )S
226 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 13 M (Interrupt Mapping)S
( )S
(Version 0.9)S
128.473 N (O)S
(pen Firmware Recommended Practice)S
42 -131/G589 FmPA
42 733 M (4)S
FmE
226 0 :M
f205 sf
( )S
229 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
225.847 733 M (Unapproved DRAFT)S
FmE
229 0 :M
f114 sf
( )S
232 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
476.666 733 M (712/96)S
42 589/G590 FmPA
FmE
232 0 :M
f216 sf
( )S
239 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
1 39.548 M 0 0 14( 1)FmTx
1 51.548 M 0 0 14( 2)FmTx
1 63.548 M 0 0 14( 3)FmTx
1 75.548 M 0 0 14( 4)FmTx
1 87.548 M 0 0 14( 5)FmTx
1 99.548 M 0 0 14( 6)FmTx
1 111.548 M 0 0 14( 7)FmTx
1 123.548 M 0 0 14( 8)FmTx
1 135.548 M 0 0 14( 9)FmTx
1 147.548 M 0 0 14(10)FmTx
1 159.548 M 0 0 14(11)FmTx
1 171.548 M 0 0 14(12)FmTx
1 183.548 M 0 0 14(13)FmTx
1 195.548 M 0 0 14(14)FmTx
1 207.548 M 0 0 14(15)FmTx
1 219.548 M 0 0 14(16)FmTx
1 231.548 M 0 0 14(17)FmTx
1 243.548 M 0 0 14(18)FmTx
1 255.548 M 0 0 14(19)FmTx
1 267.548 M 0 0 14(20)FmTx
1 279.548 M 0 0 14(21)FmTx
1 291.548 M 0 0 14(22)FmTx
1 303.548 M 0 0 14(23)FmTx
1 315.548 M 0 0 14(24)FmTx
1 327.548 M 0 0 14(25)FmTx
1 339.548 M 0 0 14(26)FmTx
1 351.548 M 0 0 14(27)FmTx
1 363.548 M 0 0 14(28)FmTx
1 375.548 M 0 0 14(29)FmTx
1 387.548 M 0 0 14(30)FmTx
1 399.548 M 0 0 14(31)FmTx
1 411.548 M 0 0 14(32)FmTx
1 423.548 M 0 0 14(33)FmTx
1 435.548 M 0 0 14(34)FmTx
1 447.548 M 0 0 14(35)FmTx
1 459.548 M 0 0 14(36)FmTx
1 471.548 M 0 0 14(37)FmTx
1 483.548 M 0 0 14(38)FmTx
1 495.548 M 0 0 14(39)FmTx
1 507.548 M 0 0 14(40)FmTx
1 519.548 M 0 0 14(41)FmTx
1 531.548 M 0 0 14(42)FmTx
1 543.548 M 0 0 14(43)FmTx
1 555.548 M 0 0 14(44)FmTx
1 567.548 M 0 0 14(45)FmTx
1 579.548 M 0 0 14(46)FmTx
1 591.548 M 0 0 14(47)FmTx
1 603.548 M 0 0 14(48)FmTx
1 615.548 M 0 0 14(49)FmTx
1 627.548 M 0 0 14(50)FmTx
1 639.548 M 0 0 14(51)FmTx
1 651.548 M 0 0 14(52)FmTx
1 663.548 M 0 0 14(53)FmTx
1 675.548 M 0 0 14(54)FmTx
1 687.548 M 0 0 14(55)FmTx
1 699.548 M 0 0 14(56)FmTx
1 711.548 M 0 0 14(57)FmTx
FmE
239 0 :M
f114 sf
( )S
242 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 40 M (The interrupt tree is represented by means of new properties, defined by this recommended prac-)S
42 -104/G2117 FmPA
42 53 M -0.395(tice, contained within the Open Firmware device tree for a platform.)W
-0.395(  Note that the interrupt tree is )W
42 66 M (represented \(and searched\) by properties from leaf \(device\) nodes \"upwards\" towards the root of )S
42 79 M (the interrupt tree;  this is unlike the device tree that has explicit links from the root \"downwards\" )S
42 92 M (towards leaf nodes.)S
42 117 M -0.481(In order to represent arbitrary platform wiring, where interrupts may be \"distributed\" amoung mul-)W
42 -27/G2761 FmPA
42 130 M -0.216(tiple interrupt controllers, the term )W
FmE
242 0 :M
f205 sf
( )S
245 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
209.516 130 M -0.216(interrupt tree)W
FmE
245 0 :M
f114 sf
( )S
248 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
273.616 130 M -0.216(  is technically incorrect.  In such cases, the struc-)W
42 143 M (ture is more correctly called an )S
FmE
248 0 :M
f205 sf
( )S
251 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
193.913 143 M (interrupt graph)S
FmE
251 0 :M
f114 sf
( )S
254 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
268.242 143 M (.  However, since many platforms have a simpler )S
42 156 M (model, we will generically refer to the structure as a tree.)S
42 181 M -0.409(Each sub-tree of the interrupt tree represents interrupts within an )W
FmE
254 0 :M
f205 sf
( )S
257 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
351.085 181 M -0.409(interrupt domain)W
FmE
257 0 :M
f114 sf
( )S
260 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
432.335 181 M -0.409( that defines the )W
42 37/G1748 FmPA
42 194 M (format and interpretation of )S
FmE
260 0 :M
f216 sf
( )S
267 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
177.935 194 M 0 0 84(\"interrupts\")FmTx
FmE
267 0 :M
f114 sf
( )S
270 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
261.935 194 M ( properties for )S
(devices that are members of the d)S
(o-)S
42 207 M (main.  Since multiple busses may exist in a given platform, each of which has its own interrupt )S
42 220 M -0.197(domain, the interrupt tree consists of multiple interrupt domains.  The root of the interrupt tree de-)W
42 233 M (fines the platform\325s interrupt domain)S
(.)S
42 258 M (The base document defines the value of each )S
FmE
270 0 :M
f216 sf
( )S
277 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
260.561 258 M 0 0 84(\"interrupts\")FmTx
FmE
277 0 :M
f114 sf
( )S
280 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
344.561 258 M ( property entry to be an )S
FmE
280 0 :M
f205 sf
( )S
283 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
459.847 258 M (interrupt )S
42 114/G2687 FmPA
42 271 M (specifier)S
FmE
283 0 :M
f114 sf
( )S
286 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
83.314 271 M -0.066(.  In practice, however, this value may have to be interpreted with respect to the device\325s )W
FmE
286 0 :M
f205 sf
( )S
289 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 284 M -0.699(unit address)W
FmE
289 0 :M
f114 sf
( )S
292 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
100.296 284 M -0.699(.  For example, most PCI devices will have an )W
FmE
292 0 :M
f216 sf
( )S
299 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
317.246 284 M 0 0 84(\"interrupts\")FmTx
FmE
299 0 :M
f114 sf
( )S
302 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
401.246 284 M -0.699( value of 1, as required )W
42 297 M -0.433(by the [2].  However, the wiring of interrupts, at least for plug-in devices, is determined by the par-)W
42 310 M -0.495(ticular slot in which the device is plugged.  On PCI, the slot is implied by the device\325s )W
FmE
302 0 :M
f205 sf
( )S
305 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
448.993 310 M -0.495(unit address)W
FmE
305 0 :M
f114 sf
( )S
308 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
507.494 310 M -0.495( )W
42 323 M (\(which contains the relevant )S
FmE
308 0 :M
f253 sf
( )S
315 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
180.604 323 M 0 0 49(device#)FmTx
FmE
315 0 :M
f114 sf
( )S
318 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
229.604 323 M ( information\).)S
42 348 M (Because of this general coupling of )S
FmE
318 0 :M
f205 sf
( )S
321 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
214.597 348 M (unit address)S
FmE
321 0 :M
f114 sf
( )S
324 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
273.592 348 M ( and )S
FmE
324 0 :M
f205 sf
( )S
327 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
296.918 348 M (interrupt specifier)S
FmE
327 0 :M
f114 sf
( )S
330 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
383.895 348 M (, the term )S
FmE
330 0 :M
f205 sf
( )S
333 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
432.542 348 M (unit interrupt )S
42 204/G2690 FmPA
42 361 M (specifier)S
FmE
333 0 :M
f114 sf
( )S
336 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
83.314 361 M -0.992(  is used when discussing a value that consists of the pair \()W
FmE
336 0 :M
f205 sf
( )S
339 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
349.996 361 M -0.992(unit address)W
FmE
339 0 :M
f114 sf
( )S
342 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
407.999 361 M -0.992(, )W
FmE
342 0 :M
f205 sf
( )S
345 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
413.007 361 M -0.992(interrupt specifier)W
FmE
345 0 :M
f114 sf
( )S
348 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
498.991 361 M -0.992(\).  )W
42 374 M (For nodes that represent devices, the number of cells to represent a )S
FmE
348 0 :M
f205 sf
( )S
351 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
365.517 374 M (unit interrupt specifier)S
FmE
351 0 :M
f114 sf
( )S
354 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
474.161 374 M (  is the )S
42 387 M (sum of the )S
FmE
354 0 :M
f216 sf
( )S
361 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
95.654 387 M 0 0 112(\"#address-cells\")FmTx
FmE
361 0 :M
f114 sf
( )S
364 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
207.654 387 M (  and )S
FmE
364 0 :M
f216 sf
( )S
371 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
233.98 387 M 0 0 126(\"#interrupt-cells\")FmTx
FmE
371 0 :M
f114 sf
( )S
374 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
359.98 387 M (  properties; for nodes that do )S
42 400 M -0.865(not represent devices, there is no relevant )W
FmE
374 0 :M
f216 sf
( )S
381 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
237.844 400 M 0 0 63(\"#address)FmTx
0 0 14(-c)FmTx
0 0 35(ells\")FmTx
FmE
381 0 :M
f114 sf
( )S
384 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
349.844 400 M -0.865(  value, so that the number of cells )W
42 413 M (is solely determined by the )S
FmE
384 0 :M
f216 sf
( )S
391 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
174.296 413 M 0 0 7(\")FmTx
0 0 119(#interrupt-cells\")FmTx
FmE
391 0 :M
f114 sf
( )S
394 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
300.296 413 M ( value.  The latter case exists due to the na-)S
42 426 M (ture of representing interrupt mapping outside the context of the normal device tree.)S
42 451 M (E)S
(ach)S
( n)S
(exus in a)S
(n i)S
(nterrupt tree represents where some )S
(interpretation)S
( and/or transformation o)S
(f)S
( an)S
( )S
42 307/G1737 FmPA
FmE
394 0 :M
f216 sf
( )S
401 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 464 M 0 0 84(\"interrupts\")FmTx
FmE
401 0 :M
f114 sf
( )S
404 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
126 464 M ( property)S
( v)S
(alue)S
( might b)S
(e done)S
(.  This interpretation is either direct because the )S
42 477 M -0.165(node )W
-0.165(is the interrupt tree\325s root, it r)W
-0.165(epresents an )W
FmE
404 0 :M
f205 sf
( )S
407 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
270.406 477 M -0.165(interrupt controller)W
FmE
407 0 :M
f114 sf
( )S
410 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
363.891 477 M -0.165(, )W
-0.165(or it requires a )W
(\322)S
(mapping)S
(\323)S
-0.165( of )W
42 490 M (a)S
-0.626( )W
FmE
410 0 :M
f205 sf
( )S
413 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
49.701 490 M -0.626(unit i)W
-0.626(nterrupt specifier)W
FmE
413 0 :M
f114 sf
( )S
416 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
157.094 490 M -0.626( )W
-0.626( )W
(i)S
-0.626(n one interrupt domain into a)W
-0.626( )W
FmE
416 0 :M
f205 sf
( )S
419 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
304.052 490 M -0.626(unit i)W
-0.626(nterrupt specifier)W
FmE
419 0 :M
f114 sf
( )S
422 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
411.446 490 M -0.626( )W
-0.626( )W
(i)S
-0.626(n another domain.  )W
42 503 M (In some cases \(e.g., PCI-PCI bridge\), the domains are essentially the same, but some mapping )S
42 516 M (might be n)S
(ecessary because of wiring.)S
42 541 M -0.359(The result of mapping)W
-0.359( )W
-0.359(an interrupt  to the t)W
-0.359(op of )W
-0.359(the i)W
-0.359(nterrupt tree)W
-0.359( results in a)W
-0.359( )W
(platform)S
(-)S
-0.359(specific v)W
(al-)S
42 397/G1558 FmPA
42 554 M (ue)S
(;)S
(  )S
(the)S
( platform\325s b)S
(inding)S
( m)S
(ust define the interpretation of this value \(e.g., source number)S
( and )S
42 567 M (sense)S
( for )S
(an )S
(Open PIC)S
( interrupt controller\))S
(.)S
FmE
422 0 :M
f227 sf
( )S
425 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 595.333 M (3.1.  )S
FmE
426 0 :M
f264 sf
( )S
434 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
70 595.333 M 0 0 144(\"#interrupt-cells\")FmTx
FmE
434 0 :M
f227 sf
( )S
437 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
214 595.333 M ( property)S
42 451/G2101 FmPA
FmE
437 0 :M
f114 sf
( )S
440 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 616 M (The assumption of the base document was that the interpretation of )S
FmE
440 0 :M
f216 sf
( )S
447 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
367.55 616 M 0 0 84(\"interrupts\")FmTx
FmE
447 0 :M
f114 sf
( )S
450 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
451.55 616 M ( values, in-)S
42 472/G2704 FmPA
42 629 M -0.432(cluding their format, was totally specified by a bus binding.  However, this recommended practice )W
42 642 M -0.226(is designed to allow the traversal of the interrupt tree without such implicit knowledge.  This is af-)W
42 655 M -0.322(forded by means of a new )W
(property)S
-0.322( \()W
FmE
450 0 :M
f216 sf
( )S
457 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
214.661 655 M 0 0 126(\"#interrupt-cells\")FmTx
FmE
457 0 :M
f114 sf
( )S
460 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
340.661 655 M -0.322(\) that )W
(explicitly)S
-0.322( defines the number )W
42 668 M (of )S
(c)S
(ells required for the representation of a single )S
FmE
460 0 :M
f205 sf
( )S
463 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
281.54 668 M (interrupt specifier)S
FmE
463 0 :M
f114 sf
( )S
466 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
368.517 668 M (.)S
22 45 2 449 FmqF
22 660 2 12 FmqF
[/CropBox[-30 761 FmDC 582 -31 FmDC FmBx]/PAGE FmPD
[/Dest/P.4/DEST FmPD2
[/Title(A)/Rect[33 716 519 23]/ARTICLE FmPD2
FmE
endp
%%Page: 5 5
%%BeginPageSetup
initializepage
(Ron Hochsprung; page: 5 of 11)setjob
%%EndPageSetup
gS 0 0 552 728 rC
466 0 :M
FrMacBegin
0 FmP
0 FmSP
FmE
466 0 :M
f114 sf
( )S
469 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 13 M (Open Firmware Recommended Practice)S
128.473 N (Interrupt Mapping)S
( )S
(Version 0.9)S
42 -131/G63 FmPA
42 733 M (7/12/96)S
FmE
469 0 :M
f205 sf
( )S
472 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
225.847 733 M (Unapproved DRAFT)S
FmE
472 0 :M
f114 sf
( )S
475 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
504 733 M (5)S
42 589/G66 FmPA
FmE
475 0 :M
f216 sf
( )S
482 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
1 39.548 M 0 0 14( 1)FmTx
1 51.548 M 0 0 14( 2)FmTx
1 63.548 M 0 0 14( 3)FmTx
1 75.548 M 0 0 14( 4)FmTx
1 87.548 M 0 0 14( 5)FmTx
1 99.548 M 0 0 14( 6)FmTx
1 111.548 M 0 0 14( 7)FmTx
1 123.548 M 0 0 14( 8)FmTx
1 135.548 M 0 0 14( 9)FmTx
1 147.548 M 0 0 14(10)FmTx
1 159.548 M 0 0 14(11)FmTx
1 171.548 M 0 0 14(12)FmTx
1 183.548 M 0 0 14(13)FmTx
1 195.548 M 0 0 14(14)FmTx
1 207.548 M 0 0 14(15)FmTx
1 219.548 M 0 0 14(16)FmTx
1 231.548 M 0 0 14(17)FmTx
1 243.548 M 0 0 14(18)FmTx
1 255.548 M 0 0 14(19)FmTx
1 267.548 M 0 0 14(20)FmTx
1 279.548 M 0 0 14(21)FmTx
1 291.548 M 0 0 14(22)FmTx
1 303.548 M 0 0 14(23)FmTx
1 315.548 M 0 0 14(24)FmTx
1 327.548 M 0 0 14(25)FmTx
1 339.548 M 0 0 14(26)FmTx
1 351.548 M 0 0 14(27)FmTx
1 363.548 M 0 0 14(28)FmTx
1 375.548 M 0 0 14(29)FmTx
1 387.548 M 0 0 14(30)FmTx
1 399.548 M 0 0 14(31)FmTx
1 411.548 M 0 0 14(32)FmTx
1 423.548 M 0 0 14(33)FmTx
1 435.548 M 0 0 14(34)FmTx
1 447.548 M 0 0 14(35)FmTx
1 459.548 M 0 0 14(36)FmTx
1 471.548 M 0 0 14(37)FmTx
1 483.548 M 0 0 14(38)FmTx
1 495.548 M 0 0 14(39)FmTx
1 507.548 M 0 0 14(40)FmTx
1 519.548 M 0 0 14(41)FmTx
1 531.548 M 0 0 14(42)FmTx
1 543.548 M 0 0 14(43)FmTx
1 555.548 M 0 0 14(44)FmTx
1 567.548 M 0 0 14(45)FmTx
1 579.548 M 0 0 14(46)FmTx
1 591.548 M 0 0 14(47)FmTx
1 603.548 M 0 0 14(48)FmTx
1 615.548 M 0 0 14(49)FmTx
1 627.548 M 0 0 14(50)FmTx
1 639.548 M 0 0 14(51)FmTx
1 651.548 M 0 0 14(52)FmTx
1 663.548 M 0 0 14(53)FmTx
1 675.548 M 0 0 14(54)FmTx
1 687.548 M 0 0 14(55)FmTx
1 699.548 M 0 0 14(56)FmTx
1 711.548 M 0 0 14(57)FmTx
FmE
482 0 :M
f227 sf
( )S
485 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 41.333 M (3.2.  )S
FmE
486 0 :M
f264 sf
( )S
494 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
70 41.333 M 0 0 144(\"interrupt-parent\")FmTx
FmE
494 0 :M
f227 sf
( )S
497 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
214 41.333 M ( property)S
42 -103/G2705 FmPA
FmE
497 0 :M
f114 sf
( )S
500 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 62 M (S)S
-0.322(ince the interrupt tree)W
-0.322( m)W
-0.322(ay not match the )W
-0.322(physical )W
-0.322(bus tree)W
-0.322( \(w)W
-0.322(hich is what the Open Firmware de-)W
42 -82/G2098 FmPA
42 75 M -0.396(vice tree represents)W
(\))S
-0.396(, a new property )W
(\()S
FmE
500 0 :M
f216 sf
( )S
507 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
221.171 75 M 0 0 126(\"interrupt-parent\")FmTx
FmE
507 0 :M
f114 sf
( )S
510 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
347.171 75 M -0.396(\) )W
-0.396(is introduced that )W
-0.396(can )W
(denote)S
-0.396( t)W
-0.396(he )W
42 88 M (interrupt tree hierarchy)S
( f)S
(rom device)S
(-tree nodes u)S
(pwards )S
(within the interrupt tree)S
(.)S
42 113 M (I)S
(f a )S
(device )S
(node does not )S
(specify a)S
(n explicit )S
(interrupt )S
(parent \(i.e., does not the )S
FmE
510 0 :M
f216 sf
( )S
517 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
419.174 113 M 0 0 77(\"interrupt-)FmTx
42 -31/G2072 FmPA
42 126 M 0 0 49(parent\")FmTx
FmE
517 0 :M
f114 sf
( )S
520 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
91 126 M ( property\), )S
(and it is not an interrupt controller \(i.e., it does not have an )S
FmE
520 0 :M
f216 sf
( )S
527 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
429.877 126 M 0 0 77(\"interrupt-)FmTx
42 139 M 0 0 77(controller\")FmTx
FmE
527 0 :M
f114 sf
( )S
530 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
119 139 M ( property\), t)S
(hat node\325s)S
( interrupt)S
( )S
(p)S
(arent )S
(is assumed to be )S
(its )S
(device tree p)S
(arent)S
(.)S
FmE
530 0 :M
f227 sf
( )S
533 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 167.333 M (3.3.  )S
FmE
534 0 :M
f264 sf
( )S
542 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
70 167.333 M 0 0 120(\"interrupt-map\")FmTx
FmE
542 0 :M
f227 sf
( )S
545 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
190 167.333 M ( property)S
42 23/G2089 FmPA
FmE
545 0 :M
f114 sf
( )S
548 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 188 M -0.341(At )W
-0.341(any l)W
-0.341(evel in the interrupt tree, a mapping may need to take place between the child interrupt )W
(do-)S
42 44/G1165 FmPA
42 201 M -0.07(main a)W
-0.07(nd the parent\325s.  This is represented by a new property called )W
FmE
548 0 :M
f216 sf
( )S
555 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
368.947 201 M 0 0 105(\"interrupt-map\")FmTx
FmE
555 0 :M
f114 sf
( )S
558 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
473.947 201 M -0.07(.   This )W
42 214 M -0.39(property defines the mapping of )W
FmE
558 0 :M
f205 sf
( )S
561 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
196.989 214 M -0.39(unit )W
(i)S
(n)S
-0.39(terrupt specifiers)W
FmE
561 0 :M
f114 sf
( )S
564 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
309.52 214 M (,)S
-0.39( as reported )W
-0.39(by the )W
FmE
564 0 :M
f205 sf
( )S
567 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
402.195 214 M -0.39(unit address)W
FmE
567 0 :M
f114 sf
( )S
570 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
460.8 214 M -0.39( and )W
FmE
570 0 :M
f205 sf
( )S
573 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
483.346 214 M (inter-)S
42 227 M (rupt specifiers)S
FmE
573 0 :M
f114 sf
( )S
576 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
110.982 227 M ( o)S
(f)S
( devices on a bus \(as defined by that bus\325s binding\), or as transformed by the )S
FmE
576 0 :M
f216 sf
( )S
583 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 240 M 0 0 7(\")FmTx
0 0 98(interrupt-map\")FmTx
FmE
583 0 :M
f114 sf
( )S
586 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
147 240 M -0.015( )W
-0.015( )W
-0.015(property of the interrupt child of the node containing this property,)W
-0.015( to )W
FmE
586 0 :M
f205 sf
( )S
589 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
488.347 240 M -0.015(unit )W
42 253 M (interrupt specifiers)S
FmE
589 0 :M
f114 sf
( )S
592 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
133.644 253 M ( )S
( )S
(i)S
(n some other interrupt domain.)S
(  The )S
FmE
592 0 :M
f216 sf
( )S
599 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
318.923 253 M 0 0 105(\"interrupt-map\")FmTx
FmE
599 0 :M
f114 sf
( )S
602 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
423.923 253 M ( property can rep-)S
42 266 M -0.065(resent wiring conventions \(e.g., PCI cards with on-board PCI-to-PCI bridges)W
(,)S
-0.065( or platform routing )W
42 279 M (of PCI interrupt pins\))S
( or )S
(might s)S
(imply indicate a change of interrupt domain representation.)S
42 304 M -0.679(The )W
FmE
602 0 :M
f216 sf
( )S
609 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
62.978 304 M 0 0 105(\"interrupt-map\")FmTx
FmE
609 0 :M
f114 sf
( )S
612 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
167.978 304 M -0.679( )W
-0.679( )W
-0.679(property is a table)W
-0.679(, )W
-0.679(each entry of which consists of a child )W
FmE
612 0 :M
f205 sf
( )S
615 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
444.027 304 M -0.679(unit interrupt )W
42 160/G1189 FmPA
42 317 M (specifier)S
FmE
615 0 :M
f114 sf
( )S
618 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
83.314 317 M (, an interrupt parent )S
FmE
618 0 :M
f205 sf
( )S
621 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
180.935 317 M (phandle)S
FmE
621 0 :M
f114 sf
( )S
624 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
219.595 317 M (  and a parent )S
FmE
624 0 :M
f205 sf
( )S
627 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
287.227 317 M (unit interrupt specifier)S
FmE
627 0 :M
f114 sf
( )S
630 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
395.871 317 M (.  The )S
FmE
630 0 :M
f216 sf
( )S
637 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
426.527 317 M 0 0 77(\"interrupt-)FmTx
42 330 M 0 0 28(map\")FmTx
FmE
637 0 :M
f114 sf
( )S
640 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
70 330 M -0.182( table is looked up by matching a )W
FmE
640 0 :M
f205 sf
( )S
643 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
230.509 330 M -0.182(unit interrupt specifier)W
FmE
643 0 :M
f114 sf
( )S
646 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
338.79 330 M -0.182(  \(as masked by the )W
FmE
646 0 :M
f216 sf
( )S
653 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
433 330 M 0 0 77(\"interrupt-)FmTx
42 343 M 0 0 63(map-mask\")FmTx
FmE
653 0 :M
f114 sf
( )S
656 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
105 343 M ( defined below\) against child components.  When a match is found, the lookup pro-)S
42 356 M -0.203(ceeds up the interrupt tree by traversing upwards to the interrupt parent \(as specified by the the in-)W
42 369 M (terrupt parent )S
FmE
656 0 :M
f205 sf
( )S
659 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
109.96 369 M (phandle)S
FmE
659 0 :M
f114 sf
( )S
662 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
148.62 369 M ( component of the matching entry\) with the parent )S
FmE
662 0 :M
f205 sf
( )S
665 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
392.865 369 M (unit interrupt specifier)S
FmE
665 0 :M
f114 sf
( )S
668 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
501.51 369 M ( )S
42 382 M (component as the working interrupt value.)S
42 407 M (Note that since the interrupt parent of each entry may be a different interrupt tree node, with dif-)S
42 263/G2836 FmPA
42 420 M -0.432(ferent values for )W
FmE
668 0 :M
f216 sf
( )S
675 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
122.317 420 M 0 0 112(\"#address-cells\")FmTx
FmE
675 0 :M
f114 sf
( )S
678 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
234.317 420 M -0.432( and )W
FmE
678 0 :M
f216 sf
( )S
685 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
256.78 420 M 0 0 126(\"#interrupt-cells\")FmTx
FmE
685 0 :M
f114 sf
( )S
688 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
382.78 420 M -0.432(, the interrupt parent )W
FmE
688 0 :M
f205 sf
( )S
691 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
482.007 420 M (phan-)S
42 433 M (dle)S
FmE
691 0 :M
f114 sf
( )S
694 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
56.66 433 M -0.745( of each entry must be used to determine the number of cells in the parent )W
FmE
694 0 :M
f205 sf
( )S
697 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
400.591 433 M -0.745(unit interrupt specifier)W
FmE
697 0 :M
f114 sf
( )S
700 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
507.745 433 M -0.745( )W
42 446 M (component.  )S
FmE
700 0 :M
f227 sf
( )S
703 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 474.333 M (3.4.  )S
FmE
704 0 :M
f264 sf
( )S
712 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
70 474.333 M 0 0 8(\")FmTx
0 0 152(interrupt-map-mask\")FmTx
FmE
712 0 :M
f227 sf
( )S
715 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
230 474.333 M ( property)S
42 330/G2090 FmPA
FmE
715 0 :M
f114 sf
( )S
718 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 495 M -0.369(When performing interrupt mapping via the )W
FmE
718 0 :M
f216 sf
( )S
725 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
253.04 495 M 0 0 105(\"interrupt-map\")FmTx
FmE
725 0 :M
f114 sf
( )S
728 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
358.04 495 M -0.369( property, not all of the bits of a )W
42 351/G2041 FmPA
FmE
728 0 :M
f205 sf
( )S
731 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 508 M -0.364(unit interrupt specifier)W
FmE
731 0 :M
f114 sf
( )S
734 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
149.917 508 M -0.364(  may be relevant to the lookup.  For example, a PCI )W
FmE
734 0 :M
f205 sf
( )S
737 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
399.447 508 M -0.364(unit interrupt specifier)W
FmE
737 0 :M
f114 sf
( )S
740 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
507.364 508 M -0.364( )W
42 521 M -0.343(consists of 4 cells \(3 for the )W
FmE
740 0 :M
f205 sf
( )S
743 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
175.214 521 M -0.343(unit address)W
FmE
743 0 :M
f114 sf
( )S
746 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
233.866 521 M -0.343( and 1 for the )W
FmE
746 0 :M
f205 sf
( )S
749 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
299.123 521 M -0.343(interrupt specifier)W
FmE
749 0 :M
f114 sf
( )S
752 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
385.756 521 M -0.343(\).  However, only the )W
FmE
752 0 :M
f253 sf
( )S
759 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
489 521 M 0 0 21(de-)FmTx
42 534 M 0 0 35(vice#)FmTx
FmE
759 0 :M
f114 sf
( )S
762 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
77 534 M -0.326( component of the )W
FmE
762 0 :M
f205 sf
( )S
765 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
165.672 534 M -0.326(unit address)W
FmE
765 0 :M
f114 sf
( )S
768 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
224.341 534 M -0.326( is relevant.  The )W
FmE
768 0 :M
f216 sf
( )S
775 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
306.01 534 M 0 0 140(\"interrupt-map-mask\")FmTx
FmE
775 0 :M
f114 sf
( )S
778 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
446.01 534 M -0.326(  property de-)W
42 547 M (fines a mask that is applied to the )S
FmE
778 0 :M
f205 sf
( )S
781 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
205.283 547 M (unit address specifier)S
FmE
781 0 :M
f114 sf
( )S
784 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
308.593 547 M ( before using it to look up values in the )S
FmE
784 0 :M
f216 sf
( )S
791 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 560 M 0 0 105(\"interrupt-map\")FmTx
FmE
791 0 :M
f114 sf
( )S
794 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
147 560 M ( table.)S
42 585 M (When the )S
FmE
794 0 :M
f216 sf
( )S
801 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
91.313 585 M 0 0 140(\"interrupt-map-mask\")FmTx
FmE
801 0 :M
f114 sf
( )S
804 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
231.313 585 M ( )S
(p)S
(roperty is present, the )S
(device\325s )S
FmE
804 0 :M
f205 sf
( )S
807 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
390.239 585 M (unit interrupt specifier)S
FmE
807 0 :M
f114 sf
( )S
810 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
498.884 585 M ( )S
42 441/G2044 FmPA
42 598 M (\(i.e., the c)S
(oncatenation of a device\325s )S
FmE
810 0 :M
f205 sf
( )S
813 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
218.238 598 M (unit address)S
FmE
813 0 :M
f114 sf
( )S
816 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
277.233 598 M ( and )S
FmE
816 0 :M
f205 sf
( )S
819 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
300.56 598 M (interrupt specifier)S
FmE
819 0 :M
f114 sf
( )S
822 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
387.536 598 M ( \) i)S
(s the starting point for )S
42 611 M -0.491(generating a lookup value.  The )W
FmE
822 0 :M
f216 sf
( )S
829 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
193.997 611 M 0 0 140(\"interrupt-map-mask\")FmTx
FmE
829 0 :M
f114 sf
( )S
832 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
333.997 611 M -0.491( )W
-0.491( )W
-0.491(property is a bit-mask that specifies )W
42 624 M (which bits are to be considered in the looking up of )S
FmE
832 0 :M
f216 sf
( )S
839 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
291.592 624 M 0 0 105(\"interrupt-map\")FmTx
FmE
839 0 :M
f114 sf
( )S
842 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
396.592 624 M ( entries \(i.e., the child )S
42 637 M -0.54(component\).  )W
-0.54(The )W
FmE
842 0 :M
f205 sf
( )S
845 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
128.35 637 M -0.54(unit interrupt specifier)W
FmE
845 0 :M
f114 sf
( )S
848 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
235.915 637 M -0.54( value is masked by ANDing each of its cells with the cor-)W
42 650 M -0.753(responding cell of the )W
FmE
848 0 :M
f216 sf
( )S
855 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
146.282 650 M -1.757 0 147(\"interrupt-map-mask\" )FmTx
FmE
855 0 :M
f114 sf
( )S
858 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
291.525 650 M -0.753( value.  The resulting value is matched against )W
42 663 M (child values in the )S
FmE
858 0 :M
f216 sf
( )S
865 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
132.642 663 M 0 0 105(\"interrupt-map\")FmTx
FmE
865 0 :M
f114 sf
( )S
868 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
237.642 663 M ( table.)S
22 54 2 613 FmqF
[/CropBox[-30 761 FmDC 582 -31 FmDC FmBx]/PAGE FmPD
[/Dest/P.5/DEST FmPD2
[/Title(A)/Rect[33 716 519 23]/ARTICLE FmPD2
FmE
endp
%%Page: 6 6
%%BeginPageSetup
initializepage
(Ron Hochsprung; page: 6 of 11)setjob
%%EndPageSetup
gS 0 0 552 728 rC
868 0 :M
FrMacBegin
0 FmP
0 FmSP
FmE
868 0 :M
f114 sf
( )S
871 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 13 M (Interrupt Mapping)S
( )S
(Version 0.9)S
128.473 N (O)S
(pen Firmware Recommended Practice)S
42 -131/G589 FmPA
42 733 M (6)S
FmE
871 0 :M
f205 sf
( )S
874 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
225.847 733 M (Unapproved DRAFT)S
FmE
874 0 :M
f114 sf
( )S
877 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
476.666 733 M (712/96)S
42 589/G590 FmPA
FmE
877 0 :M
f216 sf
( )S
884 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
1 39.548 M 0 0 14( 1)FmTx
1 51.548 M 0 0 14( 2)FmTx
1 63.548 M 0 0 14( 3)FmTx
1 75.548 M 0 0 14( 4)FmTx
1 87.548 M 0 0 14( 5)FmTx
1 99.548 M 0 0 14( 6)FmTx
1 111.548 M 0 0 14( 7)FmTx
1 123.548 M 0 0 14( 8)FmTx
1 135.548 M 0 0 14( 9)FmTx
1 147.548 M 0 0 14(10)FmTx
1 159.548 M 0 0 14(11)FmTx
1 171.548 M 0 0 14(12)FmTx
1 183.548 M 0 0 14(13)FmTx
1 195.548 M 0 0 14(14)FmTx
1 207.548 M 0 0 14(15)FmTx
1 219.548 M 0 0 14(16)FmTx
1 231.548 M 0 0 14(17)FmTx
1 243.548 M 0 0 14(18)FmTx
1 255.548 M 0 0 14(19)FmTx
1 267.548 M 0 0 14(20)FmTx
1 279.548 M 0 0 14(21)FmTx
1 291.548 M 0 0 14(22)FmTx
1 303.548 M 0 0 14(23)FmTx
1 315.548 M 0 0 14(24)FmTx
1 327.548 M 0 0 14(25)FmTx
1 339.548 M 0 0 14(26)FmTx
1 351.548 M 0 0 14(27)FmTx
1 363.548 M 0 0 14(28)FmTx
1 375.548 M 0 0 14(29)FmTx
1 387.548 M 0 0 14(30)FmTx
1 399.548 M 0 0 14(31)FmTx
1 411.548 M 0 0 14(32)FmTx
1 423.548 M 0 0 14(33)FmTx
1 435.548 M 0 0 14(34)FmTx
1 447.548 M 0 0 14(35)FmTx
1 459.548 M 0 0 14(36)FmTx
1 471.548 M 0 0 14(37)FmTx
1 483.548 M 0 0 14(38)FmTx
1 495.548 M 0 0 14(39)FmTx
1 507.548 M 0 0 14(40)FmTx
1 519.548 M 0 0 14(41)FmTx
1 531.548 M 0 0 14(42)FmTx
1 543.548 M 0 0 14(43)FmTx
1 555.548 M 0 0 14(44)FmTx
1 567.548 M 0 0 14(45)FmTx
1 579.548 M 0 0 14(46)FmTx
1 591.548 M 0 0 14(47)FmTx
1 603.548 M 0 0 14(48)FmTx
1 615.548 M 0 0 14(49)FmTx
1 627.548 M 0 0 14(50)FmTx
1 639.548 M 0 0 14(51)FmTx
1 651.548 M 0 0 14(52)FmTx
1 663.548 M 0 0 14(53)FmTx
1 675.548 M 0 0 14(54)FmTx
1 687.548 M 0 0 14(55)FmTx
1 699.548 M 0 0 14(56)FmTx
1 711.548 M 0 0 14(57)FmTx
FmE
884 0 :M
f227 sf
( )S
887 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 41.333 M (3.5.  )S
FmE
888 0 :M
f264 sf
( )S
896 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
70 41.333 M 0 0 8(\")FmTx
0 0 168(interrupt-controller\")FmTx
FmE
896 0 :M
f227 sf
( )S
899 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
246 41.333 M ( property)S
42 -103/G2129 FmPA
FmE
899 0 :M
f114 sf
( )S
902 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 62 M -0.568(A sub-tree root is denoted by the presence of )W
(an)S
-0.568( )W
FmE
902 0 :M
f216 sf
( )S
909 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
268.881 62 M 0 0 7(\")FmTx
0 0 147(interrupt-controller\")FmTx
FmE
909 0 :M
f114 sf
( )S
912 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
422.881 62 M -0.568( )W
-0.568( )W
(property)S
(.)S
-0.568(  In gen-)W
42 -82/G1775 FmPA
42 75 M -0.026(eral, )W
-0.026(such a n)W
-0.026(ode represents where some sort of processing is required to respond to an interrupt.  )W
42 88 M (The programming model of this interrupt controller is determined by the )S
FmE
912 0 :M
f216 sf
( )S
919 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
392.883 88 M 0 0 42(\"name\")FmTx
FmE
919 0 :M
f114 sf
( )S
922 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
434.883 88 M (, )S
FmE
922 0 :M
f216 sf
( )S
929 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 101 M 0 0 91(\"device_type\")FmTx
FmE
929 0 :M
f114 sf
( )S
932 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
133 101 M ( and/or )S
FmE
932 0 :M
f216 sf
( )S
939 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
169.653 101 M 0 0 84(\"compatible\")FmTx
FmE
939 0 :M
f114 sf
( )S
942 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
253.653 101 M ( properties of the node)S
(.)S
42 126 M -0.357(The root of the interrupt tree is determined when the traversal of the interrupt tree reaches a)W
-0.357(n inter-)W
42 -18/G1990 FmPA
42 139 M -0.49(rupt controller)W
-0.49( node that )W
-0.49(does not have an explicit)W
-0.49( interrupt parent)W
-0.49( \(i.e., does not have an )W
FmE
942 0 :M
f216 sf
( )S
949 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
461 139 M 0 0 49(\"inter-)FmTx
42 152 M 0 0 84(rupt-parent\")FmTx
FmE
949 0 :M
f114 sf
( )S
952 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
126 152 M ( property\).)S
42 177 M (On)S
( some platforms, the interrupts from one interrupt controller are )S
(\322)S
(cascaded)S
(\323)S
( into )S
(an)S
(other inter-)S
42 33/G1381 FmPA
42 190 M -0.111(rupt controller)W
-0.111( h)W
-0.111(igher up the interrupt tree.  In these cases, the sub-tree\325s interrupt controller node )W
42 203 M (will, itself, have an )S
FmE
952 0 :M
f216 sf
( )S
959 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
136.632 203 M 0 0 7(\")FmTx
0 0 77(interrupts\")FmTx
FmE
959 0 :M
f114 sf
( )S
962 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
220.632 203 M ( property that is interpreted in the interrupt domain of its in-)S
42 216 M (terrupt parent.)S
42 241 M -0.524(Some platforms may not have a)W
-0.524( single i)W
-0.524(nterrupt controller into which lower-level interrupt control-)W
42 97/G1615 FmPA
42 254 M (lers are wired.  E.g., independent interrupt controllers may report interrupts by sending interrupt )S
42 267 M (\322)S
(messages)S
(\323)S
-0.462( )W
-0.462(directly )W
-0.462(to processors.  In this case, a single device tree node can still be defined as the )W
42 280 M -0.533(root of the platform\325s interrupt tree in order to define the interrupt domain of the platform.  I.e., the )W
42 293 M (interrupt tree root does not necessarily represent a physical interrupt controller.)S
FmE
962 0 :M
f78 sf
( )S
966 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 328 M (4.  Interrupt tree parent properties)S
42 184/G1056 FmPA
FmE
967 0 :M
f114 sf
( )S
970 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
60 352 M -0.143(Note: interrupt controllers that are cascaded are both the parents of its child nodes and )W
42 208/G1412 FmPA
60 365 M -0.863(the child of an interrupt controller higher up the interrupt tree.  Therefore, they will have )W
60 378 M (both parent and child properties.)S
42 403 M (The following properties are defined for interrupt nexus nodes by this recommended practice.)S
42 259/G1057 FmPA
FmE
970 0 :M
f216 sf
( )S
977 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 428 M 0 0 126(\"#interrupt-cells\")FmTx
306 N 0 0 7(S)FmTx
42 284/G1803 FmPA
FmE
977 0 :M
f114 sf
( )S
980 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
78 453 M -0.465(Standard )W
FmE
980 0 :M
f205 sf
( )S
983 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
123.185 453 M (property-name)S
FmE
983 0 :M
f114 sf
( )S
986 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
194.488 453 M -0.465( to define the number of cells in an )W
FmE
986 0 :M
f205 sf
( )S
989 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
360.567 453 M -0.465(interrupt specifier)W
FmE
989 0 :M
f114 sf
( )S
992 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
447.078 453 M -0.465( within an in-)W
42 309/G1804 FmPA
78 466 M (terrupt domain.)S
FmE
992 0 :M
f205 sf
( )S
995 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
78 491 M (prop-encoded-array)S
FmE
995 0 :M
f114 sf
( )S
998 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
175.292 491 M (:)S
42 347/G1805 FmPA
114 504 M (An integer, encoded as with )S
FmE
998 0 :M
f253 sf
( )S
1005 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
251.279 504 M 0 0 70(encode-int)FmTx
FmE
1005 0 :M
f114 sf
( )S
1008 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
321.279 504 M (, that denotes the number of cells re-)S
42 360/G1806 FmPA
114 517 M (quired to represent an )S
FmE
1008 0 :M
f205 sf
( )S
1011 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
221.279 517 M (interrupt specifier)S
FmE
1011 0 :M
f114 sf
( )S
1014 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
308.256 517 M ( in its child nodes.)S
FmE
1014 0 :M
f216 sf
( )S
1021 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 542 M 0 0 140(\"interrupt-map-mask\")FmTx
292 N 0 0 7(S)FmTx
42 398/G1833 FmPA
FmE
1021 0 :M
f114 sf
( )S
1024 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
78 567 M (Standard )S
FmE
1024 0 :M
f205 sf
( )S
1027 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
123.65 567 M (property-name)S
FmE
1027 0 :M
f114 sf
( )S
1030 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
194.953 567 M ( to define the transformation of )S
FmE
1030 0 :M
f205 sf
( )S
1033 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
347.555 567 M (unit )S
(i)S
(n)S
(terrupt specifiers)S
FmE
1033 0 :M
f114 sf
( )S
1036 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
460.866 567 M ( )S
( )S
(of child )S
42 423/G1834 FmPA
78 580 M -0.574(nodes into values that correspond to )W
FmE
1036 0 :M
f205 sf
( )S
1039 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
250.506 580 M (child-interrupt)S
FmE
1039 0 :M
f114 sf
( )S
1042 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
321.155 580 M -0.574( )W
-0.574( )W
-0.574(entries of the )W
FmE
1042 0 :M
f216 sf
( )S
1049 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
389.92 580 M 0 0 105(\"interrupt-map\")FmTx
FmE
1049 0 :M
f114 sf
( )S
1052 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
494.92 580 M -0.574( ta-)W
78 593 M (ble entries.)S
78 618 M (prop-encoded-array:)S
42 474/G1837 FmPA
114 631 M (An array of integers, each encoded as with )S
FmE
1052 0 :M
f253 sf
( )S
1059 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
321.557 631 M 0 0 70(encode-int)FmTx
FmE
1059 0 :M
f114 sf
( )S
1062 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
391.557 631 M (.)S
42 487/G1838 FmPA
78 656 M -0.286(The value of this )W
(property)S
-0.286( is a bit-mask that is applied to the concatenation of )W
FmE
1062 0 :M
f205 sf
( )S
1065 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
448.577 656 M -0.286(unit address)W
FmE
1065 0 :M
f114 sf
( )S
1068 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
507.286 656 M -0.286( )W
42 512/G1839 FmPA
78 669 M -0.132(and )W
FmE
1068 0 :M
f205 sf
( )S
1071 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
98.194 669 M -0.132(interrupt specifier)W
FmE
1071 0 :M
f114 sf
( )S
1074 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
185.039 669 M -0.132( for a device.  The number of cells of this property is the sum of the )W
78 682 M (values of the )S
FmE
1074 0 :M
f216 sf
( )S
1081 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
142.307 682 M 0 0 112(\"#address-cells\")FmTx
FmE
1081 0 :M
f114 sf
( )S
1084 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
254.307 682 M ( and )S
FmE
1084 0 :M
f216 sf
( )S
1091 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
277.633 682 M 0 0 126(\"#interrupt-cells\")FmTx
FmE
1091 0 :M
f114 sf
( )S
1094 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
403.633 682 M ( for this interrupt do-)S
78 695 M (main)S
(.)S
22 54 2 12 FmqF
22 233 2 12 FmqF
22 559 2 25 FmqF
22 687 2 12 FmqF
[/CropBox[-30 761 FmDC 582 -31 FmDC FmBx]/PAGE FmPD
[/Dest/P.6/DEST FmPD2
[/Title(A)/Rect[33 716 519 23]/ARTICLE FmPD2
FmE
endp
%%Page: 7 7
%%BeginPageSetup
initializepage
(Ron Hochsprung; page: 7 of 11)setjob
%%EndPageSetup
gS 0 0 552 728 rC
1094 0 :M
FrMacBegin
0 FmP
0 FmSP
FmE
1094 0 :M
f114 sf
( )S
1097 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 13 M (Open Firmware Recommended Practice)S
128.473 N (Interrupt Mapping)S
( )S
(Version 0.9)S
42 -131/G63 FmPA
42 733 M (7/12/96)S
FmE
1097 0 :M
f205 sf
( )S
1100 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
225.847 733 M (Unapproved DRAFT)S
FmE
1100 0 :M
f114 sf
( )S
1103 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
504 733 M (7)S
42 589/G66 FmPA
FmE
1103 0 :M
f216 sf
( )S
1110 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
1 39.548 M 0 0 14( 1)FmTx
1 51.548 M 0 0 14( 2)FmTx
1 63.548 M 0 0 14( 3)FmTx
1 75.548 M 0 0 14( 4)FmTx
1 87.548 M 0 0 14( 5)FmTx
1 99.548 M 0 0 14( 6)FmTx
1 111.548 M 0 0 14( 7)FmTx
1 123.548 M 0 0 14( 8)FmTx
1 135.548 M 0 0 14( 9)FmTx
1 147.548 M 0 0 14(10)FmTx
1 159.548 M 0 0 14(11)FmTx
1 171.548 M 0 0 14(12)FmTx
1 183.548 M 0 0 14(13)FmTx
1 195.548 M 0 0 14(14)FmTx
1 207.548 M 0 0 14(15)FmTx
1 219.548 M 0 0 14(16)FmTx
1 231.548 M 0 0 14(17)FmTx
1 243.548 M 0 0 14(18)FmTx
1 255.548 M 0 0 14(19)FmTx
1 267.548 M 0 0 14(20)FmTx
1 279.548 M 0 0 14(21)FmTx
1 291.548 M 0 0 14(22)FmTx
1 303.548 M 0 0 14(23)FmTx
1 315.548 M 0 0 14(24)FmTx
1 327.548 M 0 0 14(25)FmTx
1 339.548 M 0 0 14(26)FmTx
1 351.548 M 0 0 14(27)FmTx
1 363.548 M 0 0 14(28)FmTx
1 375.548 M 0 0 14(29)FmTx
1 387.548 M 0 0 14(30)FmTx
1 399.548 M 0 0 14(31)FmTx
1 411.548 M 0 0 14(32)FmTx
1 423.548 M 0 0 14(33)FmTx
1 435.548 M 0 0 14(34)FmTx
1 447.548 M 0 0 14(35)FmTx
1 459.548 M 0 0 14(36)FmTx
1 471.548 M 0 0 14(37)FmTx
1 483.548 M 0 0 14(38)FmTx
1 495.548 M 0 0 14(39)FmTx
1 507.548 M 0 0 14(40)FmTx
1 519.548 M 0 0 14(41)FmTx
1 531.548 M 0 0 14(42)FmTx
1 543.548 M 0 0 14(43)FmTx
1 555.548 M 0 0 14(44)FmTx
1 567.548 M 0 0 14(45)FmTx
1 579.548 M 0 0 14(46)FmTx
1 591.548 M 0 0 14(47)FmTx
1 603.548 M 0 0 14(48)FmTx
1 615.548 M 0 0 14(49)FmTx
1 627.548 M 0 0 14(50)FmTx
1 639.548 M 0 0 14(51)FmTx
1 651.548 M 0 0 14(52)FmTx
1 663.548 M 0 0 14(53)FmTx
1 675.548 M 0 0 14(54)FmTx
1 687.548 M 0 0 14(55)FmTx
1 699.548 M 0 0 14(56)FmTx
1 711.548 M 0 0 14(57)FmTx
42 40 M 0 0 7(\")FmTx
0 0 98(interrupt-map\")FmTx
327 N 0 0 7(S)FmTx
42 -104/G1058 FmPA
FmE
1110 0 :M
f114 sf
( )S
1113 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
78 65 M (Standard )S
FmE
1113 0 :M
f205 sf
( )S
1116 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
123.65 65 M (property-name)S
FmE
1116 0 :M
f114 sf
( )S
1119 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
194.953 65 M ( to define)S
( )S
FmE
1119 0 :M
f205 sf
( )S
1122 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
243.267 65 M (interrupt specifier)S
FmE
1122 0 :M
f114 sf
( )S
1125 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
330.243 65 M ( )S
(mappings.)S
42 -79/G1059 FmPA
FmE
1125 0 :M
f205 sf
( )S
1128 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
78 90 M (prop-encoded-array)S
FmE
1128 0 :M
f114 sf
( )S
1131 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
175.292 90 M (:)S
42 -54/G1062 FmPA
114 103 M (Arbitrary number of interrupt mapping entries)S
(.)S
42 -41/G1066 FmPA
78 120 M -0.652(Each mapping entry con)W
-0.652(sists of a )W
-0.652(3-tuple o)W
-0.652(f )W
(\()S
FmE
1131 0 :M
f205 sf
( )S
1134 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
288.698 120 M (child-interrupt)S
FmE
1134 0 :M
f114 sf
( )S
1137 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
359.348 120 M -0.652(, )W
FmE
1137 0 :M
f205 sf
( )S
1140 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
364.695 120 M -0.652(interrupt-parent, parent-inter-)W
42 -24/G1077 FmPA
78 133 M (rupt)S
FmE
1140 0 :M
f114 sf
( )S
1143 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
98.001 133 M (\).)S
(  T)S
(he number of cells for the )S
FmE
1143 0 :M
f205 sf
( )S
1146 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
244.931 133 M (child-interrupt)S
FmE
1146 0 :M
f114 sf
( )S
1149 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
315.58 133 M ( )S
( specifier i)S
(s determined by the)S
( )S
FmE
1149 0 :M
f216 sf
( )S
1156 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
466.515 133 M 0 0 35(\"#ad-)FmTx
78 146 M 0 0 84(dress-cells\")FmTx
FmE
1156 0 :M
f114 sf
( )S
1159 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
162 146 M ( and )S
( )S
FmE
1159 0 :M
f216 sf
( )S
1166 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
188.326 146 M 0 0 126(\"#interrupt-cells\")FmTx
FmE
1166 0 :M
f114 sf
( )S
1169 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
314.326 146 M ( property of this node)S
(.)S
(  T)S
(he number of )S
78 159 M (cells for the )S
FmE
1169 0 :M
f205 sf
( )S
1172 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
137.634 159 M (parent-interrupt)S
FmE
1172 0 :M
f114 sf
( )S
1175 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
215.616 159 M ( )S
( value i)S
(s determined by the )S
FmE
1175 0 :M
f216 sf
( )S
1182 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
351.237 159 M 0 0 112(\"#address-cells\")FmTx
FmE
1182 0 :M
f114 sf
( )S
1185 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
463.237 159 M ( and )S
FmE
1185 0 :M
f216 sf
( )S
1192 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
78 172 M 0 0 7(\")FmTx
0 0 7(#)FmTx
0 0 112(interrupt-cells\")FmTx
FmE
1192 0 :M
f114 sf
( )S
1195 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
204 172 M ( property value)S
(s)S
( of this node\325s interrupt-parent)S
(.)S
FmE
1195 0 :M
f216 sf
( )S
1202 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 197 M 0 0 7(\")FmTx
0 0 147(interrupt-controller\")FmTx
42 53/G1388 FmPA
FmE
1202 0 :M
f114 sf
( )S
1205 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
78 222 M (Standard )S
FmE
1205 0 :M
f205 sf
( )S
1208 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
123.65 222 M (property-name)S
FmE
1208 0 :M
f114 sf
( )S
1211 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
194.953 222 M ( to indicate an interrupt)S
( )S
(\(sub-\))S
(t)S
(ree)S
( )S
(root.)S
42 78/G1389 FmPA
FmE
1211 0 :M
f205 sf
( )S
1214 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
78 247 M (prop-encoded-array)S
FmE
1214 0 :M
f114 sf
( )S
1217 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
175.292 247 M (.)S
42 103/G1390 FmPA
114 260 M -0.44(None.  The presence of this property indicates that this node represents an )W
(interrupt)S
-0.44( )W
42 116/G1396 FmPA
114 273 M (controller.)S
78 298 M (The interpretation of an )S
FmE
1217 0 :M
f205 sf
( )S
1220 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
194.61 298 M (interrupt specifier)S
FmE
1220 0 :M
f114 sf
( )S
1223 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
281.587 298 M ( within the interrupt domain defined by the in-)S
42 154/G1824 FmPA
78 311 M (terrupt controller is defined by other properties of this node \(e.g., its )S
FmE
1223 0 :M
f216 sf
( )S
1230 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
407.537 311 M 0 0 91(\"device_type\")FmTx
FmE
1230 0 :M
f114 sf
( )S
1233 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
498.537 311 M (\).)S
FmE
1233 0 :M
f78 sf
( )S
1237 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 346 M (5.  Interrupt tree child properties)S
42 202/G1224 FmPA
FmE
1238 0 :M
f114 sf
( )S
1241 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 370 M (The following )S
(property is d)S
(efined for children of an interrupt nexus node.)S
42 226/G1225 FmPA
60 395 M -0.143(Note: interrupt controllers that are cascaded are both the parents of its child nodes and )W
42 251/G2029 FmPA
60 408 M -0.863(the child of an interrupt controller higher up the interrupt tree.  Therefore, they will have )W
60 421 M (both parent and child properties.)S
FmE
1241 0 :M
f216 sf
( )S
1248 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 446 M 0 0 126(\"interrupt-parent\")FmTx
306 N 0 0 7(S)FmTx
42 302/G1228 FmPA
FmE
1248 0 :M
f114 sf
( )S
1251 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
78 471 M (Standard )S
FmE
1251 0 :M
f205 sf
( )S
1254 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
123.65 471 M (property-name)S
FmE
1254 0 :M
f114 sf
( )S
1257 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
194.953 471 M ( to denote the interrupt tree parent of this node.)S
42 327/G1229 FmPA
FmE
1257 0 :M
f205 sf
( )S
1260 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
78 496 M (prop-encoded-array)S
FmE
1260 0 :M
f114 sf
( )S
1263 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
175.292 496 M (:)S
42 352/G1230 FmPA
114 509 M -0.376(An integer, encoded as with )W
FmE
1263 0 :M
f253 sf
( )S
1270 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
249.402 509 M 0 0 70(encode-int)FmTx
FmE
1270 0 :M
f114 sf
( )S
1273 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
319.402 509 M (,)S
-0.376( that is the )W
FmE
1273 0 :M
f205 sf
( )S
1276 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
373.555 509 M (phandle)S
FmE
1276 0 :M
f114 sf
( )S
1279 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
412.215 509 M -0.376( of the interrupt nex-)W
42 365/G1232 FmPA
114 522 M (us node that is the )S
(interrupt p)S
(arent)S
( o)S
(f )S
(the n)S
(ode.)S
42 547 M -0.06(The absence of an )W
FmE
1279 0 :M
f216 sf
( )S
1286 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
131.707 547 M 0 0 126(\"interrupt-parent\")FmTx
FmE
1286 0 :M
f114 sf
( )S
1289 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
257.707 547 M -0.06( property )W
-0.06(in an interrupt controller node \(i.e., a node )W
42 403/G1600 FmPA
42 560 M (that has the )S
FmE
1289 0 :M
f216 sf
( )S
1296 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
99.647 560 M 0 0 154(\"interrupt-controller\")FmTx
FmE
1296 0 :M
f114 sf
( )S
1299 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
253.647 560 M ( property\) indicates that this node represents the plat-)S
42 573 M -0.576(form\325s interrupt tree root.  The absence of an \"interrupt-parent\" property in a device node indicates )W
42 586 M (that the interrupt tree parent is the device tree parent of this node.)S
42 467/G2790 FmPA
22 32 2 12 FmqF
22 95 2 81 FmqF
22 539 2 76 FmqF
[/CropBox[-30 761 FmDC 582 -31 FmDC FmBx]/PAGE FmPD
[/Dest/P.7/DEST FmPD2
[/Title(A)/Rect[33 716 519 23]/ARTICLE FmPD2
FmE
endp
%%Page: 8 8
%%BeginPageSetup
initializepage
(Ron Hochsprung; page: 8 of 11)setjob
%%EndPageSetup
gS 0 0 552 728 rC
1299 0 :M
FrMacBegin
0 FmP
0 FmSP
FmE
1299 0 :M
f114 sf
( )S
1302 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 13 M (Interrupt Mapping)S
( )S
(Version 0.9)S
128.473 N (O)S
(pen Firmware Recommended Practice)S
42 -131/G589 FmPA
42 733 M (8)S
FmE
1302 0 :M
f205 sf
( )S
1305 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
225.847 733 M (Unapproved DRAFT)S
FmE
1305 0 :M
f114 sf
( )S
1308 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
476.666 733 M (712/96)S
42 589/G590 FmPA
FmE
1308 0 :M
f216 sf
( )S
1315 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
1 39.548 M 0 0 14( 1)FmTx
1 51.548 M 0 0 14( 2)FmTx
1 63.548 M 0 0 14( 3)FmTx
1 75.548 M 0 0 14( 4)FmTx
1 87.548 M 0 0 14( 5)FmTx
1 99.548 M 0 0 14( 6)FmTx
1 111.548 M 0 0 14( 7)FmTx
1 123.548 M 0 0 14( 8)FmTx
1 135.548 M 0 0 14( 9)FmTx
1 147.548 M 0 0 14(10)FmTx
1 159.548 M 0 0 14(11)FmTx
1 171.548 M 0 0 14(12)FmTx
1 183.548 M 0 0 14(13)FmTx
1 195.548 M 0 0 14(14)FmTx
1 207.548 M 0 0 14(15)FmTx
1 219.548 M 0 0 14(16)FmTx
1 231.548 M 0 0 14(17)FmTx
1 243.548 M 0 0 14(18)FmTx
1 255.548 M 0 0 14(19)FmTx
1 267.548 M 0 0 14(20)FmTx
1 279.548 M 0 0 14(21)FmTx
1 291.548 M 0 0 14(22)FmTx
1 303.548 M 0 0 14(23)FmTx
1 315.548 M 0 0 14(24)FmTx
1 327.548 M 0 0 14(25)FmTx
1 339.548 M 0 0 14(26)FmTx
1 351.548 M 0 0 14(27)FmTx
1 363.548 M 0 0 14(28)FmTx
1 375.548 M 0 0 14(29)FmTx
1 387.548 M 0 0 14(30)FmTx
1 399.548 M 0 0 14(31)FmTx
1 411.548 M 0 0 14(32)FmTx
1 423.548 M 0 0 14(33)FmTx
1 435.548 M 0 0 14(34)FmTx
1 447.548 M 0 0 14(35)FmTx
1 459.548 M 0 0 14(36)FmTx
1 471.548 M 0 0 14(37)FmTx
1 483.548 M 0 0 14(38)FmTx
1 495.548 M 0 0 14(39)FmTx
1 507.548 M 0 0 14(40)FmTx
1 519.548 M 0 0 14(41)FmTx
1 531.548 M 0 0 14(42)FmTx
1 543.548 M 0 0 14(43)FmTx
1 555.548 M 0 0 14(44)FmTx
1 567.548 M 0 0 14(45)FmTx
1 579.548 M 0 0 14(46)FmTx
1 591.548 M 0 0 14(47)FmTx
1 603.548 M 0 0 14(48)FmTx
1 615.548 M 0 0 14(49)FmTx
1 627.548 M 0 0 14(50)FmTx
1 639.548 M 0 0 14(51)FmTx
1 651.548 M 0 0 14(52)FmTx
1 663.548 M 0 0 14(53)FmTx
1 675.548 M 0 0 14(54)FmTx
1 687.548 M 0 0 14(55)FmTx
1 699.548 M 0 0 14(56)FmTx
1 711.548 M 0 0 14(57)FmTx
FmE
1315 0 :M
f78 sf
( )S
1319 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 44 M (6.  Examples)S
42 -100/G595 FmPA
FmE
1320 0 :M
f227 sf
( )S
1323 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 74.333 M (6.1.  PCI bus)S
42 -70/G1083 FmPA
FmE
1323 0 :M
f114 sf
( )S
1326 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 95 M -0.728(The PCI binding defines an )W
FmE
1326 0 :M
f216 sf
( )S
1333 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
173.322 95 M 0 0 84(\"interrupts\")FmTx
FmE
1333 0 :M
f114 sf
( )S
1336 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
257.322 95 M -0.728( property to consist of one cell, which encodes wheth-)W
42 -49/G2161 FmPA
42 108 M -0.879(er the PCI device\325s interrupt is connected to the PCI connector\325s )W
FmE
1336 0 :M
f216 sf
( )S
1343 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
344.531 108 M 0 0 35(INTA#)FmTx
FmE
1343 0 :M
f114 sf
( )S
1346 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
379.531 108 M (\311)S
FmE
1346 0 :M
f216 sf
( )S
1353 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
391.531 108 M 0 0 35(INTD#)FmTx
FmE
1353 0 :M
f114 sf
( )S
1356 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
426.531 108 M -0.879( pins, with values )W
42 121 M (1\3114, respectively \(assuming that the device is on a plug-in PCI card\).)S
42 146 M -0.105(However, platforms typically wire the interrupts between connectors in a manner that attempts to )W
42 2/G2162 FmPA
42 159 M -0.576(distribute the interrupts from multiple cards across different interrupt inputs to its interrupt control-)W
42 172 M -0.807(ler.  An operating system does not obtain much information by just looking at the )W
FmE
1356 0 :M
f216 sf
( )S
1363 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
423.807 172 M 0 0 84(\"interrupts\")FmTx
FmE
1363 0 :M
f114 sf
( )S
1366 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
507.807 172 M -0.807( )W
42 185 M (property of a device.)S
42 210 M (The )S
FmE
1366 0 :M
f216 sf
( )S
1373 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
63.656 210 M 0 0 84(\"interrupts\")FmTx
FmE
1373 0 :M
f114 sf
( )S
1376 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
147.656 210 M ( value is insufficient to be used as the child lookup value in an )S
FmE
1376 0 :M
f216 sf
( )S
1383 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
449.566 210 M 0 0 49(\"inter-)FmTx
42 66/G2241 FmPA
42 223 M 0 0 63(rupt-map\")FmTx
FmE
1383 0 :M
f114 sf
( )S
1386 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
105 223 M ( table, since the device\325s device number \(which determines the card connector into )S
42 236 M -0.476(which the device is plugged\) must be included in the mapping.  So, for )W
FmE
1386 0 :M
f216 sf
( )S
1393 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
377.917 236 M 0 0 35(\"pci\")FmTx
FmE
1393 0 :M
f114 sf
( )S
1396 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
412.917 236 M -0.476( bus nodes, an )W
FmE
1396 0 :M
f216 sf
( )S
1403 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
482 236 M 0 0 28(\"in-)FmTx
42 249 M 0 0 119(terrupt-map-mask\")FmTx
FmE
1403 0 :M
f114 sf
( )S
1406 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
161 249 M ( property must be used.  The addition of this property allows the device )S
42 262 M -0.235(number component of a device\325s )W
FmE
1406 0 :M
f205 sf
( )S
1409 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
201.09 262 M -0.235(unit address)W
FmE
1409 0 :M
f114 sf
( )S
1412 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
259.85 262 M -0.235( to participate in the child )W
FmE
1412 0 :M
f205 sf
( )S
1415 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
384.394 262 M -0.235(interrupt specifier)W
FmE
1415 0 :M
f114 sf
( )S
1418 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
471.136 262 M -0.235( lookup )W
42 275 M (value.)S
42 300 M (The )S
FmE
1418 0 :M
f216 sf
( )S
1425 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
63.656 300 M 0 0 140(\"interrupt-map-mask\")FmTx
FmE
1425 0 :M
f114 sf
( )S
1428 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
203.656 300 M ( value for )S
FmE
1428 0 :M
f216 sf
( )S
1435 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
252.629 300 M 0 0 35(\"pci\")FmTx
FmE
1435 0 :M
f114 sf
( )S
1438 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
287.629 300 M ( would be \(in hex\):)S
42 156/G2244 FmPA
42 367 M -0.031(The bits in the )W
FmE
1438 0 :M
f205 sf
( )S
1441 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
113.861 367 M (phys.hi)S
FmE
1441 0 :M
f114 sf
( )S
1444 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
148.189 367 M -0.031( component of the )W
FmE
1444 0 :M
f205 sf
( )S
1447 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
238.038 367 M -0.031(unit address)W
FmE
1447 0 :M
f114 sf
( )S
1450 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
297.002 367 M -0.031( mask masks off the )W
FmE
1450 0 :M
f253 sf
( )S
1457 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
395.815 367 M 0 0 49(device#)FmTx
FmE
1457 0 :M
f114 sf
( )S
1460 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
444.815 367 M -0.031( field;  the )W
FmE
1460 0 :M
f205 sf
( )S
1463 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
496.673 367 M (in-)S
42 223/G2278 FmPA
42 380 M (terrupt specifier)S
FmE
1463 0 :M
f114 sf
( )S
1466 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
119.643 380 M ( mask masks off the low-order 3 bits, which is sufficient to cover the values 1-4.)S
FmE
1466 0 :M
f227 sf
( )S
1469 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 408.333 M (6.2.  CHRP platform)S
42 264/G2475 FmPA
FmE
1470 0 :M
f114 sf
( )S
1473 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 429 M (This section gives an example of how a typical CHRP)S
( \([3],[4]\) p)S
(latform\325s device tree would rep-)S
42 285/G2135 FmPA
42 442 M (resent its interrupt tree.  In order to understand the example, a basic introduction to the CHRP in-)S
42 455 M (terrupt controllers is presented below.)S
FmE
1473 0 :M
f227 sf
( )S
1476 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 483.333 M (6.2.1.  Open PIC interrupts)S
42 339/G2134 FmPA
FmE
1476 0 :M
f114 sf
( )S
1479 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 504 M (The CHRP platform defines the platforms primary interrupt controller to be the Open PIC.  This )S
42 360/G2136 FmPA
42 517 M -0.517(controller has a number of interrupts, each of which is represented by a )W
FmE
1479 0 :M
f205 sf
( )S
1482 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
379.785 517 M -0.517(source number)W
FmE
1482 0 :M
f114 sf
( )S
1485 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
450.911 517 M -0.517( and a )W
FmE
1485 0 :M
f205 sf
( )S
1488 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
481.013 517 M (sense)S
FmE
1488 0 :M
f114 sf
( )S
1491 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
507 517 M (.)S
42 542 M (Each Open PIC interrupt source is described by its source number that corresponds to a register )S
42 398/G2145 FmPA
42 555 M -0.491(pair for that interrupt within the Open PIC.  Various fields within the register pair allow the setting )W
42 568 M (of the interrupts priority, masking of the interrupt, etc.  One important piece of information that )S
42 581 M (must be programmed for an interrupt source is its sense;  i.e., whether the interrupt is considered )S
42 594 M (triggered by a positive edge or a low level.)S
42 619 M -0.526(Therefore, to represent interrupts within the domain of Open PIC, two cells are used.  The first cell )W
42 475/G2156 FmPA
42 632 M -0.486(represents the interrupt source number, while the second specifies whether the interrupt is positive )W
42 645 M (edge triggered \(0\) or active low level triggered \(1\).)S
FmE
1491 0 :M
f227 sf
( )S
1494 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 673.333 M (6.2.2.  ISA interrupt controller)S
42 529/G2158 FmPA
FmE
1495 0 :M
f114 sf
( )S
1498 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 694 M (In addition to the Open PIC, a CHRP platform also has a \322legacy\323 ISA interrupt controller.  This )S
42 550/G2159 FmPA
FmE
42 303 466 43 rC
1498 0 :M
( )S
1501 0 :M
FrMacBegin
42 304 466 42 FmKp
0 0 0 1 0 0 0 FmK
0 FmP
119 321 M (0000F800  00000000  00000000     00000007)S
120 325 FmB
151 0 FmL
2 0.5 FmSo
167 319 M (  )S
FmE
1501 0 :M
f205 sf
( )S
1504 0 :M
FrMacBegin
42 304 466 42 FmKp
0 0 0 1 0 0 0 FmK
0 FmP
148 335 M (unit address)S
FmE
1504 0 :M
f114 sf
( )S
1507 0 :M
FrMacBegin
42 304 466 42 FmKp
0 0 0 1 0 0 0 FmK
0 FmP
206.995 335 M ( mask)S
291 324 FmB
46 0 FmL
2 0.5 FmSo
FmE
1507 0 :M
f205 sf
( )S
1510 0 :M
FrMacBegin
42 304 466 42 FmKp
0 0 0 1 0 0 0 FmK
0 FmP
272 337 M (interrupt specifier)S
FmE
1510 0 :M
f114 sf
( )S
1513 0 :M
FrMacBegin
42 304 466 42 FmKp
0 0 0 1 0 0 0 FmK
0 FmP
358.977 337 M ( mask)S
FmE
gR
gS 0 0 552 728 rC
1513 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
22 359 2 25 FmqF
22 421 2 12 FmqF
[/CropBox[-30 761 FmDC 582 -31 FmDC FmBx]/PAGE FmPD
[/Dest/P.8/DEST FmPD2
[/Title(A)/Rect[33 716 519 23]/ARTICLE FmPD2
FmE
endp
%%Page: 9 9
%%BeginPageSetup
initializepage
(Ron Hochsprung; page: 9 of 11)setjob
%%EndPageSetup
gS 0 0 552 728 rC
1513 0 :M
FrMacBegin
0 FmP
0 FmSP
FmE
1513 0 :M
f114 sf
( )S
1516 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 13 M (Open Firmware Recommended Practice)S
128.473 N (Interrupt Mapping)S
( )S
(Version 0.9)S
42 -131/G63 FmPA
42 733 M (7/12/96)S
FmE
1516 0 :M
f205 sf
( )S
1519 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
225.847 733 M (Unapproved DRAFT)S
FmE
1519 0 :M
f114 sf
( )S
1522 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
504 733 M (9)S
42 589/G66 FmPA
FmE
1522 0 :M
f216 sf
( )S
1529 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
1 39.548 M 0 0 14( 1)FmTx
1 51.548 M 0 0 14( 2)FmTx
1 63.548 M 0 0 14( 3)FmTx
1 75.548 M 0 0 14( 4)FmTx
1 87.548 M 0 0 14( 5)FmTx
1 99.548 M 0 0 14( 6)FmTx
1 111.548 M 0 0 14( 7)FmTx
1 123.548 M 0 0 14( 8)FmTx
1 135.548 M 0 0 14( 9)FmTx
1 147.548 M 0 0 14(10)FmTx
1 159.548 M 0 0 14(11)FmTx
1 171.548 M 0 0 14(12)FmTx
1 183.548 M 0 0 14(13)FmTx
1 195.548 M 0 0 14(14)FmTx
1 207.548 M 0 0 14(15)FmTx
1 219.548 M 0 0 14(16)FmTx
1 231.548 M 0 0 14(17)FmTx
1 243.548 M 0 0 14(18)FmTx
1 255.548 M 0 0 14(19)FmTx
1 267.548 M 0 0 14(20)FmTx
1 279.548 M 0 0 14(21)FmTx
1 291.548 M 0 0 14(22)FmTx
1 303.548 M 0 0 14(23)FmTx
1 315.548 M 0 0 14(24)FmTx
1 327.548 M 0 0 14(25)FmTx
1 339.548 M 0 0 14(26)FmTx
1 351.548 M 0 0 14(27)FmTx
1 363.548 M 0 0 14(28)FmTx
1 375.548 M 0 0 14(29)FmTx
1 387.548 M 0 0 14(30)FmTx
1 399.548 M 0 0 14(31)FmTx
1 411.548 M 0 0 14(32)FmTx
1 423.548 M 0 0 14(33)FmTx
1 435.548 M 0 0 14(34)FmTx
1 447.548 M 0 0 14(35)FmTx
1 459.548 M 0 0 14(36)FmTx
1 471.548 M 0 0 14(37)FmTx
1 483.548 M 0 0 14(38)FmTx
1 495.548 M 0 0 14(39)FmTx
1 507.548 M 0 0 14(40)FmTx
1 519.548 M 0 0 14(41)FmTx
1 531.548 M 0 0 14(42)FmTx
1 543.548 M 0 0 14(43)FmTx
1 555.548 M 0 0 14(44)FmTx
1 567.548 M 0 0 14(45)FmTx
1 579.548 M 0 0 14(46)FmTx
1 591.548 M 0 0 14(47)FmTx
1 603.548 M 0 0 14(48)FmTx
1 615.548 M 0 0 14(49)FmTx
1 627.548 M 0 0 14(50)FmTx
1 639.548 M 0 0 14(51)FmTx
1 651.548 M 0 0 14(52)FmTx
1 663.548 M 0 0 14(53)FmTx
1 675.548 M 0 0 14(54)FmTx
1 687.548 M 0 0 14(55)FmTx
1 699.548 M 0 0 14(56)FmTx
1 711.548 M 0 0 14(57)FmTx
FmE
1529 0 :M
f114 sf
( )S
1532 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 40 M -0.087(controller \(basically, an 8259\) is cascaded into the Open PIC.  I.e., when an ISA interrupt occurs, )W
42 53 M (an Open PIC interrupt will be generated.  The processing of this interrupt will discover that the )S
42 66 M -0.883(source was from the ISA interrupt controller, which must then be accessed to determine the original )W
42 79 M (source of the interrupt.)S
42 104 M -0.049(The ISA binding defines the format of ISA interrupts, which consists of two cells, where the first )W
42 -40/G2160 FmPA
42 117 M (is the interrupt level \(0\31115\) and the second cell indicates the type \(e.g., positive edge\).)S
FmE
1532 0 :M
f227 sf
( )S
1535 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 145.333 M (6.2.3.  CHRP platform example )S
42 1/G2157 FmPA
FmE
1536 0 :M
f114 sf
( )S
1539 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 166 M -0.428(The following diagram shows how the interrupt tree for a CHRP platform would look.  This exam-)W
42 22/G1647 FmPA
42 179 M -0.486(ple assumes that the Open PIC is contained within the )W
FmE
1539 0 :M
f216 sf
( )S
1546 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
299.073 179 M 0 0 56(\"mac-io\")FmTx
FmE
1546 0 :M
f114 sf
( )S
1549 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
355.073 179 M -0.486( chip.  It is not important for this )W
42 192 M -0.268(example to understand the details of the )W
FmE
1549 0 :M
f216 sf
( )S
1556 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
234.388 192 M 0 0 56(\"mac-io\")FmTx
FmE
1556 0 :M
f114 sf
( )S
1559 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
290.388 192 M -0.268(;  rather, it is the structure of the interrupt tree )W
42 205 M -0.302(that is being conveyed.  The only important pieces of information about the )W
FmE
1559 0 :M
f216 sf
( )S
1566 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
403.292 205 M 0 0 70(\"open-pic\")FmTx
FmE
1566 0 :M
f114 sf
( )S
1569 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
473.292 205 M -0.302( device )W
42 218 M -0.214(within )W
FmE
1569 0 :M
f216 sf
( )S
1576 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
75.451 218 M 0 0 56(\"mac-io\")FmTx
FmE
1576 0 :M
f114 sf
( )S
1579 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
131.451 218 M -0.214( is that it represents interrupts with )W
-0.214(2 c)W
(ell)S
(s)S
-0.214( per interrupt \(indicated by its )W
FmE
1579 0 :M
f216 sf
( )S
1586 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
475 218 M 0 0 35(\"#in-)FmTx
42 231 M 0 0 98(terrupt-cells\")FmTx
FmE
1586 0 :M
f114 sf
( )S
1589 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
140 231 M ( property)S
( value)S
(\) and that it is marked as an interrupt controller \(by means of )S
42 244 M (the )S
FmE
1589 0 :M
f216 sf
( )S
1596 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
59.66 244 M 0 0 154(\"interrupt-controller\")FmTx
FmE
1596 0 :M
f114 sf
( )S
1599 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
213.66 244 M ( property\))S
(.)S
42 553 M (The PCI devices \()S
FmE
1599 0 :M
f216 sf
( )S
1606 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
128.297 553 M 0 0 42(mac-io)FmTx
FmE
1606 0 :M
f114 sf
( )S
1609 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
170.297 553 M (,)S
FmE
1609 0 :M
f216 sf
( )S
1616 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
173.297 553 M 0 0 21(xyz)FmTx
FmE
1616 0 :M
f114 sf
( )S
1619 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
194.297 553 M (,)S
FmE
1619 0 :M
f216 sf
( )S
1626 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
197.297 553 M 0 0 21(abc)FmTx
FmE
1626 0 :M
f114 sf
( )S
1629 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
218.297 553 M (\) have in implicit interrupt parent that is the )S
FmE
1629 0 :M
f216 sf
( )S
1636 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
430.556 553 M 0 0 35(\"pci\")FmTx
FmE
1636 0 :M
f114 sf
( )S
1639 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
465.556 553 M ( host )S
42 409/G1526 FmPA
42 566 M (bridge.  The interrupt domain of PCI has )S
FmE
1639 0 :M
f205 sf
( )S
1642 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
240.272 566 M (interrupt specifiers)S
FmE
1642 0 :M
f114 sf
( )S
1645 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
331.916 566 M ( that are 1 cell each, as indicated by )S
42 579 M -0.638(the )W
FmE
1645 0 :M
f216 sf
( )S
1652 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
59.022 579 M 0 0 126(\"#interrupt-cells\")FmTx
FmE
1652 0 :M
f114 sf
( )S
1655 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
185.022 579 M -0.638( value in the )W
FmE
1655 0 :M
f216 sf
( )S
1662 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
244.448 579 M 0 0 35(\"pci\")FmTx
FmE
1662 0 :M
f114 sf
( )S
1665 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
279.448 579 M -0.638( node.  The )W
FmE
1665 0 :M
f216 sf
( )S
1672 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
333.877 579 M 0 0 42(mac-io)FmTx
FmE
1672 0 :M
f114 sf
( )S
1675 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
375.877 579 M -0.638( node does not generate PCI )W
42 592 M -0.191(interrupts;  it has no )W
FmE
1675 0 :M
f216 sf
( )S
1682 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
140.02 592 M 0 0 84(\"interrupts\")FmTx
FmE
1682 0 :M
f114 sf
( )S
1685 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
224.02 592 M -0.191( property.  However, )W
FmE
1685 0 :M
f216 sf
( )S
1692 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
325.873 592 M 0 0 21(xyz)FmTx
FmE
1692 0 :M
f114 sf
( )S
1695 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
346.873 592 M -0.191( and )W
FmE
1695 0 :M
f216 sf
( )S
1702 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
369.817 592 M 0 0 21(abc)FmTx
FmE
1702 0 :M
f114 sf
( )S
1705 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
390.817 592 M -0.191( both generate interrupts )W
42 605 M (on )S
FmE
1705 0 :M
f216 sf
( )S
1712 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
57 605 M 0 0 35(INTA#)FmTx
FmE
1712 0 :M
f114 sf
( )S
1715 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
92 605 M (, as indicated by their )S
FmE
1715 0 :M
f216 sf
( )S
1722 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
197.961 605 M 0 0 84(\"interrupts\")FmTx
FmE
1722 0 :M
f114 sf
( )S
1725 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
281.961 605 M ( values of 1.)S
42 630 M (The )S
FmE
1725 0 :M
f216 sf
( )S
1732 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
63.656 630 M 0 0 35(\"pci\")FmTx
FmE
1732 0 :M
f114 sf
( )S
1735 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
98.656 630 M ( node contains a )S
FmE
1735 0 :M
f216 sf
( )S
1742 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
179.296 630 M 0 0 140(\"interrupt-map-mask\")FmTx
FmE
1742 0 :M
f114 sf
( )S
1745 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
319.296 630 M ( property that indicates that the lookup )S
42 486/G2017 FmPA
42 643 M -0.17(of child )W
FmE
1745 0 :M
f205 sf
( )S
1748 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
81.647 643 M -0.17(interrupt specifiers)W
FmE
1748 0 :M
f114 sf
( )S
1751 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
173.121 643 M -0.17( is done by a combination of bits from their )W
FmE
1751 0 :M
f205 sf
( )S
1754 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
382.697 643 M -0.17(unit address)W
FmE
1754 0 :M
f114 sf
( )S
1757 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
441.522 643 M -0.17( and )W
FmE
1757 0 :M
f205 sf
( )S
1760 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
464.508 643 M -0.17(interrupt )W
42 656 M (specifiers)S
FmE
1760 0 :M
f114 sf
( )S
1763 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
87.981 656 M -0.66(.  The number of cells of the )W
FmE
1763 0 :M
f216 sf
( )S
1770 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
221.646 656 M 0 0 7(\")FmTx
0 0 91(interrupt-map)FmTx
0 0 42(-mask\")FmTx
FmE
1770 0 :M
f114 sf
( )S
1773 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
361.646 656 M -0.66( property is 4, which is the sum )W
42 669 M (of its )S
FmE
1773 0 :M
f216 sf
( )S
1780 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
69.328 669 M 0 0 112(\"#address-cells\")FmTx
FmE
1780 0 :M
f114 sf
( )S
1783 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
181.328 669 M ( \(3\) and )S
FmE
1783 0 :M
f216 sf
( )S
1790 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
221.641 669 M 0 0 126(\"#interrupt-cells\")FmTx
FmE
1790 0 :M
f114 sf
( )S
1793 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
347.641 669 M ( \(1\) properties.)S
FmE
1793 0 :M
f216 sf
( )S
1800 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 694 M 0 0 21(xyz)FmTx
FmE
1800 0 :M
f114 sf
( )S
1803 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
63 694 M (\325s )S
FmE
1803 0 :M
f253 sf
( )S
1810 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
74.66 694 M 0 0 49(device#)FmTx
FmE
1810 0 :M
f114 sf
( )S
1813 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
123.66 694 M ( is 16, which )S
(corresponds to a )S
FmE
1813 0 :M
f205 sf
( )S
1816 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
269.617 694 M (phys.hi)S
FmE
1816 0 :M
f114 sf
( )S
1819 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
303.944 694 M ( of )S
FmE
1819 0 :M
f216 sf
( )S
1826 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
319.938 694 M 0 0 42(0x2000)FmTx
FmE
1826 0 :M
f114 sf
( )S
1829 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
361.938 694 M (.  T)S
(he corresponding entry in )S
42 550/G1919 FmPA
FmE
42 247 469 285 rC
1829 0 :M
FrMacBegin
42 248 469 284 FmKp
0 0 0 1 0 0 0 FmK
7 FmP
102 255 FmB
-4.971 0 -9 4.029 -9 9 FmCv
0 0 0 0 0 0 FmCv
0 4.971 4.029 9 9 9 FmCv
6 0 12 0 18 0 FmCv
4.971 0 9 -4.029 9 -9 FmCv
0 0 0 0 0 0 FmCv
0 -4.971 -4.029 -9 -9 -9 FmCv
-6 0 -12 0 -18 0 FmCv
FmFl
0 FmP
0.5 FmS
FmE
1829 0 :M
( )S
1832 0 :M
FrMacBegin
42 248 469 284 FmKp
0 0 0 1 0 0 0 FmK
0 FmP
102 267.396 M (root)S
7 FmP
102 296 FmB
-4.971 0 -9 4.029 -9 9 FmCv
0 0 0 0 0 0 FmCv
0 4.971 4.029 9 9 9 FmCv
6 0 12 0 18 0 FmCv
4.971 0 9 -4.029 9 -9 FmCv
0 0 0 0 0 0 FmCv
0 -4.971 -4.029 -9 -9 -9 FmCv
-6 0 -12 0 -18 0 FmCv
FmFl
0 FmP
0.5 FmS
105 308 M (pci)S
7 FmP
140 439 FmB
-4.971 0 -9 4.029 -9 9 FmCv
0 0 0 0 0 0 FmCv
0 4.971 4.029 9 9 9 FmCv
5 0 10 0 15 0 FmCv
4.971 0 9 -4.029 9 -9 FmCv
0 0 0 0 0 0 FmCv
0 -4.971 -4.029 -9 -9 -9 FmCv
-5 0 -10 0 -15 0 FmCv
FmFl
0 FmP
0.5 FmS
142 451 M (isa)S
149 457 FmB
0 69 FmL
2 0.5 FmSo
150 516 FmB
29 0 FmL
2 0.5 FmSo
187 508 FmB
-4.418 0 -8 3.582 -8 8 FmCv
0 0 0 0 0 0 FmCv
0 4.418 3.582 8 8 8 FmCv
4.667 0 9.333 0 14 0 FmCv
4.418 0 8 -3.582 8 -8 FmCv
0 0 0 0 0 0 FmCv
0 -4.418 -3.582 -8 -8 -8 FmCv
-4.667 0 -9.333 0 -14 0 FmCv
0.5 FmS
FmE
1832 0 :M
f275 sf
( )S
1838 0 :M
FrMacBegin
42 248 469 284 FmKp
0 0 0 1 0 0 0 FmK
0 FmP
214 518 M 0 0 96(\"interrupts\"=5,1)FmTx
167 450 M 0 0 120(\"#interrupt-cells\"=2)FmTx
FmE
1838 0 :M
f114 sf
( )S
1841 0 :M
FrMacBegin
42 248 469 284 FmKp
0 0 0 1 0 0 0 FmK
0 FmP
190 518 M (??)S
110 455 FmB
0 -141 FmL
2 0.5 FmSo
165.5 336 FmB
-5.247 0 -9.5 4.253 -9.5 9.5 FmCv
0 0 0 0 0 0 FmCv
0 5.247 4.253 9.5 9.5 9.5 FmCv
10.333 0 20.667 0 31 0 FmCv
5.247 0 9.5 -4.253 9.5 -9.5 FmCv
0 0 0 0 0 0 FmCv
0 -5.247 -4.253 -9.5 -9.5 -9.5 FmCv
-10.333 0 -20.667 0 -31 0 FmCv
0.5 FmS
110 347 FmB
46 0 FmL
2 0.5 FmSo
167 348 M (mac-io)S
181 355 FmB
0 15 FmL
2 0.5 FmSo
289.5 358 FmB
-4.142 0 -7.5 3.358 -7.5 7.5 FmCv
0 0 0 0 0 0 FmCv
0 4.142 3.358 7.5 7.5 7.5 FmCv
13.667 0 27.333 0 41 0 FmCv
4.142 0 7.5 -3.358 7.5 -7.5 FmCv
0 0 0 0 0 0 FmCv
0 -4.142 -3.358 -7.5 -7.5 -7.5 FmCv
-13.667 0 -27.333 0 -41 0 FmCv
0.5 FmS
291 368 M (open-pic)S
181 367 FmB
102 0 FmL
2 0.5 FmSo
FmE
1841 0 :M
f275 sf
( )S
1847 0 :M
FrMacBegin
42 248 469 284 FmKp
0 0 0 1 0 0 0 FmK
0 FmP
343 363 M 0 0 132(\"interrupt-controller\")FmTx
168.13 460.796 M 0 0 108(\"interrupt-parent\")FmTx
134.073 302.796 M 0 0 120(\"#interrupt-cells\"=1)FmTx
242.5 481 FmB
-4.694 0 -8.5 3.806 -8.5 8.5 FmCv
0 0 0 0 0 0 FmCv
0 4.694 3.806 8.5 8.5 8.5 FmCv
8.333 0 16.667 0 25 0 FmCv
4.694 0 8.5 -3.806 8.5 -8.5 FmCv
0 0 0 0 0 0 FmCv
0 -4.694 -3.806 -8.5 -8.5 -8.5 FmCv
-8.333 0 -16.667 0 -25 0 FmCv
0.5 FmS
FmE
1847 0 :M
f114 sf
( )S
1850 0 :M
FrMacBegin
42 248 469 284 FmKp
0 0 0 1 0 0 0 FmK
0 FmP
240 492 M (isa-pic)S
110 449 FmB
21 0 FmL
2 0.5 FmSo
233 489 FmB
-84 0 FmL
2 0.5 FmSo
170.5 381 FmB
-5.247 0 -9.5 4.253 -9.5 9.5 FmCv
0 0 0 0 0 0 FmCv
0 5.247 4.253 9.5 9.5 9.5 FmCv
8 0 16 0 24 0 FmCv
5.247 0 9.5 -4.253 9.5 -9.5 FmCv
0 0 0 0 0 0 FmCv
0 -5.247 -4.253 -9.5 -9.5 -9.5 FmCv
-8 0 -16 0 -24 0 FmCv
0.5 FmS
176 393 M (xyz)S
161 391 FmB
-50 0 FmL
2 0.5 FmSo
FmE
1850 0 :M
f275 sf
( )S
1856 0 :M
FrMacBegin
42 248 469 284 FmKp
0 0 0 1 0 0 0 FmK
0 FmP
209 395 M 0 0 84(\"interrupts\"=1)FmTx
343 373 M 0 0 120(\"#interrupt-cells\"=2)FmTx
134 282.333 M 0 0 90(\"interrupt-map\")FmTx
309.5 275.5 M 0 0 72(0x2800,0,0,1)FmTx
309.5 267 M 0 0 72(0x2000,0,0,1)FmTx
291.483 269.835 FmB
-0.396 -2.949 FmL
10.682 1.568 FmL
-9.89 4.33 FmL
0.5 FmS
291.483 269.835 FmB
-0.396 -2.949 FmL
10.682 1.568 FmL
-9.89 4.33 FmL
FmFl
219.5 279.5 FmB
71.735 -9.632 FmL
2 0.5 FmSo
FmE
1856 0 :M
f114 sf
( )S
1859 0 :M
FrMacBegin
42 248 469 284 FmKp
0 0 0 1 0 0 0 FmK
0 FmP
378.5 264.667 M (  )S
171.5 407 FmB
-5.247 0 -9.5 4.253 -9.5 9.5 FmCv
0 0 0 0 0 0 FmCv
0 5.247 4.253 9.5 9.5 9.5 FmCv
7 0 14 0 21 0 FmCv
5.247 0 9.5 -4.253 9.5 -9.5 FmCv
0 0 0 0 0 0 FmCv
0 -5.247 -4.253 -9.5 -9.5 -9.5 FmCv
-7 0 -14 0 -21 0 FmCv
0.5 FmS
176 420 M (abc)S
162 416 FmB
-50 0 FmL
2 0.5 FmSo
FmE
1859 0 :M
f275 sf
( )S
1865 0 :M
FrMacBegin
42 248 469 284 FmKp
0 0 0 1 0 0 0 FmK
0 FmP
210 421 M 0 0 84(\"interrupts\"=1)FmTx
286 506 M 0 0 132(\"interrupt-controller\")FmTx
286 495 M 0 0 108(\"interrupt-parent\")FmTx
387 493.5 FmB
13.296 0.983 41 -16.5 22 -36 FmCv
2 0.5 FmSo
323.504 382.418 FmB
-1.956 2.242 FmL
-5.864 -9.065 FmL
9.777 4.58 FmL
0.5 FmS
323.504 382.418 FmB
-1.956 2.242 FmL
-5.864 -9.065 FmL
9.777 4.58 FmL
FmFl
409 457 FmB
-85.308 -74.418 FmL
2 0.5 FmSo
278.128 473.142 FmB
2.072 2.144 FmL
-9.548 5.084 FmL
5.403 -9.371 FmL
0.5 FmS
278.128 473.142 FmB
2.072 2.144 FmL
-9.548 5.084 FmL
5.403 -9.371 FmL
FmFl
268 459.667 FmB
8.568 -0.857 15.158 8.612 10.308 13.301 FmCv
2 0.5 FmSo
132 389 M 0 0 12(16)FmTx
133 414 M 0 0 12(17)FmTx
134 313 M 0 0 198(\"interrupt-map-mask\"=0xF800,0,0,7)FmTx
286.073 483.796 M 0 0 120(\"#interrupt-cells\"=2)FmTx
286 473 M 0 0 96(\"interrupts\"=0,0)FmTx
110 273 FmB
0 23 FmL
2 0.5 FmSo
134.167 292.334 M 0 0 108(\"#address-cells\"=3)FmTx
7 FmP
0 360 2 2.333 0 T 394.667 264.667 FmAF
0 FmP
T 0 360 2 2.333 0 394.667 264.667 2 0.5 F FmAP
7 FmP
0 360 2 2.333 0 T 394 273.667 FmAF
0 FmP
T 0 360 2 2.333 0 394 273.667 2 0.5 F FmAP
324.343 348.729 FmB
2.181 2.024 FmL
-9.241 5.583 FmL
4.878 -9.631 FmL
0.5 FmS
324.343 348.729 FmB
2.181 2.024 FmL
-9.241 5.583 FmL
4.878 -9.631 FmL
FmFl
394 273.667 FmB
-69.487 74.879 FmL
2 0.5 FmSo
324.526 348.306 FmB
2.293 1.897 FmL
-8.908 6.099 FmL
4.323 -9.893 FmL
0.5 FmS
324.526 348.306 FmB
2.293 1.897 FmL
-8.908 6.099 FmL
4.323 -9.893 FmL
FmFl
394 264.333 FmB
-69.314 83.78 FmL
2 0.5 FmSo
167 439 M 0 0 108(\"#address-cells\"=2)FmTx
406 267 M 0 0 24(13,1)FmTx
406 275.5 M 0 0 24(12,1)FmTx
FmE
gR
gS 0 0 552 728 rC
1865 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
22 661 2 37 FmqF
[/CropBox[-30 761 FmDC 582 -31 FmDC FmBx]/PAGE FmPD
[/Dest/P.9/DEST FmPD2
[/Title(A)/Rect[33 716 519 23]/ARTICLE FmPD2
FmE
endp
%%Page: 10 10
%%BeginPageSetup
initializepage
(Ron Hochsprung; page: 10 of 11)setjob
%%EndPageSetup
gS 0 0 552 728 rC
1865 0 :M
FrMacBegin
0 FmP
0 FmSP
FmE
1865 0 :M
f114 sf
( )S
1868 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 13 M (Interrupt Mapping)S
( )S
(Version 0.9)S
128.473 N (O)S
(pen Firmware Recommended Practice)S
42 -131/G589 FmPA
42 733 M (10)S
FmE
1868 0 :M
f205 sf
( )S
1871 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
225.847 733 M (Unapproved DRAFT)S
FmE
1871 0 :M
f114 sf
( )S
1874 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
476.666 733 M (712/96)S
42 589/G590 FmPA
FmE
1874 0 :M
f216 sf
( )S
1881 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
1 39.548 M 0 0 14( 1)FmTx
1 51.548 M 0 0 14( 2)FmTx
1 63.548 M 0 0 14( 3)FmTx
1 75.548 M 0 0 14( 4)FmTx
1 87.548 M 0 0 14( 5)FmTx
1 99.548 M 0 0 14( 6)FmTx
1 111.548 M 0 0 14( 7)FmTx
1 123.548 M 0 0 14( 8)FmTx
1 135.548 M 0 0 14( 9)FmTx
1 147.548 M 0 0 14(10)FmTx
1 159.548 M 0 0 14(11)FmTx
1 171.548 M 0 0 14(12)FmTx
1 183.548 M 0 0 14(13)FmTx
1 195.548 M 0 0 14(14)FmTx
1 207.548 M 0 0 14(15)FmTx
1 219.548 M 0 0 14(16)FmTx
1 231.548 M 0 0 14(17)FmTx
1 243.548 M 0 0 14(18)FmTx
1 255.548 M 0 0 14(19)FmTx
1 267.548 M 0 0 14(20)FmTx
1 279.548 M 0 0 14(21)FmTx
1 291.548 M 0 0 14(22)FmTx
1 303.548 M 0 0 14(23)FmTx
1 315.548 M 0 0 14(24)FmTx
1 327.548 M 0 0 14(25)FmTx
1 339.548 M 0 0 14(26)FmTx
1 351.548 M 0 0 14(27)FmTx
1 363.548 M 0 0 14(28)FmTx
1 375.548 M 0 0 14(29)FmTx
1 387.548 M 0 0 14(30)FmTx
1 399.548 M 0 0 14(31)FmTx
1 411.548 M 0 0 14(32)FmTx
1 423.548 M 0 0 14(33)FmTx
1 435.548 M 0 0 14(34)FmTx
1 447.548 M 0 0 14(35)FmTx
1 459.548 M 0 0 14(36)FmTx
1 471.548 M 0 0 14(37)FmTx
1 483.548 M 0 0 14(38)FmTx
1 495.548 M 0 0 14(39)FmTx
1 507.548 M 0 0 14(40)FmTx
1 519.548 M 0 0 14(41)FmTx
1 531.548 M 0 0 14(42)FmTx
1 543.548 M 0 0 14(43)FmTx
1 555.548 M 0 0 14(44)FmTx
1 567.548 M 0 0 14(45)FmTx
1 579.548 M 0 0 14(46)FmTx
1 591.548 M 0 0 14(47)FmTx
1 603.548 M 0 0 14(48)FmTx
1 615.548 M 0 0 14(49)FmTx
1 627.548 M 0 0 14(50)FmTx
1 639.548 M 0 0 14(51)FmTx
1 651.548 M 0 0 14(52)FmTx
1 663.548 M 0 0 14(53)FmTx
1 675.548 M 0 0 14(54)FmTx
1 687.548 M 0 0 14(55)FmTx
1 699.548 M 0 0 14(56)FmTx
1 711.548 M 0 0 14(57)FmTx
FmE
1881 0 :M
f114 sf
( )S
1884 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 40 M (the )S
FmE
1884 0 :M
f216 sf
( )S
1891 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
59.66 40 M 0 0 105(\"interrupt-map\")FmTx
FmE
1891 0 :M
f114 sf
( )S
1894 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
164.66 40 M ( table indicates that its interrupt gets mapped to )S
FmE
1894 0 :M
f216 sf
( )S
1901 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
394.919 40 M 0 0 28(13,1)FmTx
FmE
1901 0 :M
f114 sf
( )S
1904 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
422.919 40 M ( \(i.e., interrupt )S
42 53 M -0.867(source 13, active low level\) in the )W
FmE
1904 0 :M
f216 sf
( )S
1911 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
201.197 53 M 0 0 70(\"open-pic\")FmTx
FmE
1911 0 :M
f114 sf
( )S
1914 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
271.197 53 M -0.867(.  Likewise, )W
FmE
1914 0 :M
f216 sf
( )S
1921 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
327.577 53 M 0 0 21(abc)FmTx
FmE
1921 0 :M
f114 sf
( )S
1924 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
348.577 53 M -0.867(\325s interrupt is mapped)W
-0.867( by masking )W
42 66 M -0.355(its )W
FmE
1924 0 :M
f205 sf
( )S
1927 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
55.98 66 M -0.355(unit address)W
FmE
1927 0 :M
f114 sf
( )S
1930 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
114.621 66 M -0.355( with )W
FmE
1930 0 :M
f216 sf
( )S
1937 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
141.242 66 M 0 0 70(0xF800,0,0)FmTx
FmE
1937 0 :M
f114 sf
( )S
1940 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
211.242 66 M -0.355( giving )W
FmE
1940 0 :M
f216 sf
( )S
1947 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
247.201 66 M 0 0 70(0x2800,0,0)FmTx
FmE
1947 0 :M
f114 sf
( )S
1950 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
317.201 66 M -0.355( and its )W
FmE
1950 0 :M
f205 sf
( )S
1953 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
353.798 66 M -0.355(interrupt specifier)W
FmE
1953 0 :M
f114 sf
( )S
1956 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
440.42 66 M -0.355( with )W
FmE
1956 0 :M
f216 sf
( )S
1963 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
467.041 66 M 0 0 7(7)FmTx
FmE
1963 0 :M
f114 sf
( )S
1966 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
474.041 66 M -0.355( giving )W
42 79 M (a combined child lookup value of )S
FmE
1966 0 :M
f216 sf
( )S
1973 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
205.954 79 M 0 0 84(0x2800,0,0,1)FmTx
FmE
1973 0 :M
f114 sf
( )S
1976 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
289.954 79 M (.  The corresponding entry in the )S
FmE
1976 0 :M
f216 sf
( )S
1983 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
449.897 79 M 0 0 49(\"inter-)FmTx
42 92 M 0 0 63(rupt-map\")FmTx
FmE
1983 0 :M
f114 sf
( )S
1986 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
105 92 M -0.098( table denotes the )W
FmE
1986 0 :M
f216 sf
( )S
1993 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
191.243 92 M 0 0 70(\"open-pic\")FmTx
FmE
1993 0 :M
f114 sf
( )S
1996 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
261.243 92 M -0.098( node as its parent with a )W
FmE
1996 0 :M
f205 sf
( )S
1999 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
382.85 92 M -0.098(unit interrupt specifier)W
FmE
1999 0 :M
f114 sf
( )S
2002 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
491.299 92 M -0.098(  of )W
FmE
2002 0 :M
f216 sf
( )S
2009 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 105 M 0 0 28(12,1)FmTx
FmE
2009 0 :M
f114 sf
( )S
2012 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
70 105 M -0.461(.  Note that the )W
FmE
2012 0 :M
f216 sf
( )S
2019 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
141.672 105 M 0 0 70(\"open-pic\")FmTx
FmE
2019 0 :M
f114 sf
( )S
2022 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
211.672 105 M -0.461( node does not have a )W
FmE
2022 0 :M
f216 sf
( )S
2029 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
315.537 105 M 0 0 112(\"#address-cells\")FmTx
FmE
2029 0 :M
f114 sf
( )S
2032 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
427.537 105 M -0.461( property, so that )W
42 118 M -0.474(the number of cells for the parent )W
FmE
2032 0 :M
f205 sf
( )S
2035 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
201.605 118 M -0.474(unit interrupt specifiers)W
FmE
2035 0 :M
f114 sf
( )S
2038 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
313.969 118 M -0.474( is 2 \(which is the value of its )W
FmE
2038 0 :M
f216 sf
( )S
2045 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
454 118 M 0 0 56(\"#inter-)FmTx
42 131 M 0 0 77(rupt-cells\")FmTx
FmE
2045 0 :M
f114 sf
( )S
2048 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
119 131 M ( property\).)S
42 156 M (If)S
-0.526( the platform wired all of the INTA#s together, the interrupts would be shared.  To represent this, )W
42 12/G1956 FmPA
42 169 M (the )S
FmE
2048 0 :M
f216 sf
( )S
2055 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
59.66 169 M 0 0 7(\")FmTx
0 0 91(interrupt-map)FmTx
0 0 7(\")FmTx
FmE
2055 0 :M
f114 sf
( )S
2058 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
164.66 169 M ( table would show that the different PCI interrupts mapped to the same )S
FmE
2058 0 :M
f205 sf
( )S
2061 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 182 M (interrupt specifier)S
FmE
2061 0 :M
f114 sf
( )S
2064 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
128.977 182 M ( value.  For example, the )S
FmE
2064 0 :M
f216 sf
( )S
2071 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
250.934 182 M 0 0 7(\")FmTx
0 0 91(interrupt-map)FmTx
0 0 7(\")FmTx
FmE
2071 0 :M
f114 sf
( )S
2074 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
355.934 182 M ( table above )S
(c)S
(ould have entries )S
42 195 M -0.438(for \()W
FmE
2074 0 :M
f216 sf
( )S
2081 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
62.542 195 M -1.021 0 161(0x2000,0,0,1 open-pic 1)FmTx
0 0 21(2,1)FmTx
FmE
2081 0 :M
f114 sf
( )S
2084 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
242.499 195 M -0.438(\) and \()W
FmE
2084 0 :M
f216 sf
( )S
2091 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
272.936 195 M -1.021 0 161(0x2800,0,0,1 open-pic 1)FmTx
0 0 21(2,1)FmTx
FmE
2091 0 :M
f114 sf
( )S
2094 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
452.894 195 M -0.438(\) indicating )W
42 208 M (that the INTA#s for both )S
FmE
2094 0 :M
f216 sf
( )S
2101 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
164.291 208 M 0 0 21(xyz)FmTx
FmE
2101 0 :M
f114 sf
( )S
2104 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
185.291 208 M ( and )S
FmE
2104 0 :M
f216 sf
( )S
2111 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
208.617 208 M 0 0 21(abc)FmTx
FmE
2111 0 :M
f114 sf
( )S
2114 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
229.617 208 M ( are shared.)S
42 233 M (T)S
-0.698(he nodes under the )W
FmE
2114 0 :M
f216 sf
( )S
2121 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
139.836 233 M 0 0 35(\"isa\")FmTx
FmE
2121 0 :M
f114 sf
( )S
2124 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
174.836 233 M -0.698( bridge have interrupts encoded as specified by the ISA binding, which )W
42 89/G1918 FmPA
42 246 M -0.761(states that )W
FmE
2124 0 :M
f216 sf
( )S
2131 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
91.127 246 M 0 0 84(\"interrupts\")FmTx
FmE
2131 0 :M
f114 sf
( )S
2134 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
175.127 246 M -0.761( properties consist of 2 )W
(cells,)S
-0.761( where the first )W
-0.761(cell i)W
-0.761(s the interrupt number )W
42 259 M -0.19(\(0\31115\) and the second )W
-0.19(cell i)W
-0.19(ndicates type \(i.e., low level, rising edge, etc.\);  the )W
FmE
2134 0 :M
f216 sf
( )S
2141 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
426 259 M 0 0 77(\"#interrupt)FmTx
0 0 7(-)FmTx
42 272 M 0 0 35(cells)FmTx
0 0 7(\")FmTx
FmE
2141 0 :M
f114 sf
( )S
2144 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
84 272 M -0.12( property of the bridge indicates the number of cells required to represent interrupts \(i.e., )W
42 285 M (2\).)S
42 310 M -0.636(All of the ISA devices )W
-0.636(\(with the exception of the )W
FmE
2144 0 :M
f216 sf
( )S
2151 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
272.21 310 M 0 0 63(\"isa-pic\")FmTx
FmE
2151 0 :M
f114 sf
( )S
2154 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
335.21 310 M -0.636(, which is an interrupt controller\) a)W
-0.636(re )W
42 166/G1535 FmPA
42 323 M -0.28(children of the )W
FmE
2154 0 :M
f216 sf
( )S
2161 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
114.126 323 M 0 0 35(\"isa\")FmTx
FmE
2161 0 :M
f114 sf
( )S
2164 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
149.126 323 M -0.28( node which becomes the default interrupt)W
-0.28( p)W
-0.28(arent, since none of its children )W
42 336 M -0.689(have explicit )W
FmE
2164 0 :M
f216 sf
( )S
2171 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
105.263 336 M 0 0 126(\"interrupt-parent\")FmTx
FmE
2171 0 :M
f114 sf
( )S
2174 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
231.263 336 M -0.689( properties)W
-0.689(.  Since an )W
FmE
2174 0 :M
f216 sf
( )S
2181 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
331.774 336 M 0 0 7(\")FmTx
0 0 98(interrupt-map\")FmTx
FmE
2181 0 :M
f114 sf
( )S
2184 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
436.774 336 M -0.689( property is not )W
42 349 M -0.656(present in this node, no transformation of )W
FmE
2184 0 :M
f205 sf
( )S
2187 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
238.678 349 M -0.656(interrupt specifiers)W
FmE
2187 0 :M
f114 sf
( )S
2190 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
329.666 349 M -0.656( is made when traversing the interrupt )W
42 362 M (tree to its parent.)S
42 387 M (T)S
-0.01(he interrupt)W
-0.01( p)W
-0.01(arent of the )W
FmE
2190 0 :M
f216 sf
( )S
2197 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
171.553 387 M 0 0 35(\"isa\")FmTx
FmE
2197 0 :M
f114 sf
( )S
2200 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
206.553 387 M -0.01( node)W
-0.01( i)W
-0.01(s the )W
FmE
2200 0 :M
f216 sf
( )S
2207 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
264.501 387 M 0 0 7(\")FmTx
0 0 56(isa-pic\")FmTx
FmE
2207 0 :M
f114 sf
( )S
2210 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
327.501 387 M -0.01( )W
-0.01(interrupt controller.  The presence of )W
42 243/G1543 FmPA
42 400 M (the )S
FmE
2210 0 :M
f216 sf
( )S
2217 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
59.66 400 M 0 0 154(\"interrupt-controller\")FmTx
FmE
2217 0 :M
f114 sf
( )S
2220 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
213.66 400 M ( property in the )S
FmE
2220 0 :M
f216 sf
( )S
2227 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
290.301 400 M 0 0 63(\"isa-pic\")FmTx
FmE
2227 0 :M
f114 sf
( )S
2230 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
353.301 400 M ( node indicates that this is an in-)S
42 413 M (terrupt controller, thus defining an interrupt sub-tree root.  Since it has an )S
FmE
2230 0 :M
f216 sf
( )S
2237 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
396.861 413 M 0 0 105(\"interrupt-par-)FmTx
42 426 M 0 0 28(ent\")FmTx
FmE
2237 0 :M
f114 sf
( )S
2240 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
70 426 M ( property, this interrupt controller is cascaded into its parent, which is the platform\325s Open )S
42 439 M -0.239(PIC.  The )W
FmE
2240 0 :M
f216 sf
( )S
2247 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
90.607 439 M 0 0 63(\"isa-pic\")FmTx
FmE
2247 0 :M
f114 sf
( )S
2250 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
153.607 439 M -0.239( interrupt is presented as interrupt source 0)W
-0.239( \()W
-0.239(positive edge triggered)W
(\))S
-0.239( of the )W
FmE
2250 0 :M
f216 sf
( )S
2257 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 452 M 0 0 70(\"open-pic\")FmTx
FmE
2257 0 :M
f114 sf
( )S
2260 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
112 452 M (, as indicated by its )S
FmE
2260 0 :M
f216 sf
( )S
2267 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
207.309 452 M 0 0 84(\"interrupts\")FmTx
FmE
2267 0 :M
f114 sf
( )S
2270 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
291.309 452 M ( value)S
(.)S
FmE
2270 0 :M
f78 sf
( )S
2274 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 487 M (7.  )S
(Interrupt mapping algortithm)S
42 343/G2837 FmPA
FmE
2275 0 :M
f114 sf
( )S
2278 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 511 M (The following psuedo-code shows the steps necessary to translate an interrupt specification from )S
42 367/G2838 FmPA
42 524 M (a device into a platform specific value.)S
42 549 M (The psuedo-code is written at a very high level, with some liberty taken with details.  The argu-)S
42 405/G2839 FmPA
42 562 M -0.14(ments to the procedure are the device\325s device-node pointer and its interrupt-specifier.  Note that, )W
42 575 M (in general, separate calls to map each interrupt specifier would be required.)S
42 600 M (The code is basically a large loop that terminates when an )S
FmE
2278 0 :M
f205 sf
( )S
2281 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
322.881 600 M (interrupt-controller)S
FmE
2281 0 :M
f114 sf
( )S
2284 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
417.524 600 M ( node is found that )S
42 456/G3151 FmPA
42 613 M (has no interrupt-parent.  )S
22 45 2 115 FmqF
22 187 2 12 FmqF
22 444 2 173 FmqF
[/CropBox[-30 761 FmDC 582 -31 FmDC FmBx]/PAGE FmPD
[/Dest/P.10/DEST FmPD2
[/Title(A)/Rect[33 716 519 23]/ARTICLE FmPD2
FmE
endp
%%Page: 11 11
%%BeginPageSetup
initializepage
(Ron Hochsprung; page: 11 of 11)setjob
%%EndPageSetup
gS 0 0 552 728 rC
2284 0 :M
FrMacBegin
0 FmP
0 FmSP
FmE
2284 0 :M
f114 sf
( )S
2287 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 13 M (Open Firmware Recommended Practice)S
128.473 N (Interrupt Mapping)S
( )S
(Version 0.9)S
42 -131/G63 FmPA
42 733 M (7/12/96)S
FmE
2287 0 :M
f205 sf
( )S
2290 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
225.847 733 M (Unapproved DRAFT)S
FmE
2290 0 :M
f114 sf
( )S
2293 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
498 733 M (11)S
42 589/G66 FmPA
FmE
2293 0 :M
f216 sf
( )S
2300 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
1 39.548 M 0 0 14( 1)FmTx
1 51.548 M 0 0 14( 2)FmTx
1 63.548 M 0 0 14( 3)FmTx
1 75.548 M 0 0 14( 4)FmTx
1 87.548 M 0 0 14( 5)FmTx
1 99.548 M 0 0 14( 6)FmTx
1 111.548 M 0 0 14( 7)FmTx
1 123.548 M 0 0 14( 8)FmTx
1 135.548 M 0 0 14( 9)FmTx
1 147.548 M 0 0 14(10)FmTx
1 159.548 M 0 0 14(11)FmTx
1 171.548 M 0 0 14(12)FmTx
1 183.548 M 0 0 14(13)FmTx
1 195.548 M 0 0 14(14)FmTx
1 207.548 M 0 0 14(15)FmTx
1 219.548 M 0 0 14(16)FmTx
1 231.548 M 0 0 14(17)FmTx
1 243.548 M 0 0 14(18)FmTx
1 255.548 M 0 0 14(19)FmTx
1 267.548 M 0 0 14(20)FmTx
1 279.548 M 0 0 14(21)FmTx
1 291.548 M 0 0 14(22)FmTx
1 303.548 M 0 0 14(23)FmTx
1 315.548 M 0 0 14(24)FmTx
1 327.548 M 0 0 14(25)FmTx
1 339.548 M 0 0 14(26)FmTx
1 351.548 M 0 0 14(27)FmTx
1 363.548 M 0 0 14(28)FmTx
1 375.548 M 0 0 14(29)FmTx
1 387.548 M 0 0 14(30)FmTx
1 399.548 M 0 0 14(31)FmTx
1 411.548 M 0 0 14(32)FmTx
1 423.548 M 0 0 14(33)FmTx
1 435.548 M 0 0 14(34)FmTx
1 447.548 M 0 0 14(35)FmTx
1 459.548 M 0 0 14(36)FmTx
1 471.548 M 0 0 14(37)FmTx
1 483.548 M 0 0 14(38)FmTx
1 495.548 M 0 0 14(39)FmTx
1 507.548 M 0 0 14(40)FmTx
1 519.548 M 0 0 14(41)FmTx
1 531.548 M 0 0 14(42)FmTx
1 543.548 M 0 0 14(43)FmTx
1 555.548 M 0 0 14(44)FmTx
1 567.548 M 0 0 14(45)FmTx
1 579.548 M 0 0 14(46)FmTx
1 591.548 M 0 0 14(47)FmTx
1 603.548 M 0 0 14(48)FmTx
1 615.548 M 0 0 14(49)FmTx
1 627.548 M 0 0 14(50)FmTx
1 639.548 M 0 0 14(51)FmTx
1 651.548 M 0 0 14(52)FmTx
1 663.548 M 0 0 14(53)FmTx
1 675.548 M 0 0 14(54)FmTx
1 687.548 M 0 0 14(55)FmTx
1 699.548 M 0 0 14(56)FmTx
1 711.548 M 0 0 14(57)FmTx
FmE
2300 0 :M
f183 sf
( )S
2306 0 :M
FrMacBegin
0 0 0 1 0 0 0 FmK
0 FmP
42 38.667 M 0 0 354(procedure map-interrupt\( device-node, interrupt-specifier \))FmTx
42 -105/G2844 FmPA
42 -95/G2845 FmPA
51 58.667 M 0 0 282(unit-address = valueof\( \"reg\"[0], device-node \))FmTx
42 -85/G2846 FmPA
51 68.667 M 0 0 402(unit-interrupt-specifier = cat\( unit-address, interrupt-specifier \))FmTx
42 -75/G2847 FmPA
51 78.667 M 0 0 270(this-node = device-tree-parent\( device-node \))FmTx
42 -65/G2848 FmPA
42 -55/G2849 FmPA
51 98.667 M 0 0 30(begin)FmTx
42 N 0 0 228(\\ loop up tree until we reach the root)FmTx
42 -45/G2850 FmPA
42 -35/G3153 FmPA
69 118.667 M 0 0 282(if present\( \"interrupt-controller\", this-node \))FmTx
42 -25/G2851 FmPA
88 128.667 M 0 0 258(if present\( \"interrupt-parent\", this-node \))FmTx
42 -15/G2852 FmPA
105 138.667 M 0 0 324(parent-node = valueof\( \"interrupt-parent\", this-node \))FmTx
42 -5/G2853 FmPA
105 148.666 M 0 0 258(if present\( \"#address-cells\", parent-node \))FmTx
42 5/G2854 FmPA
123 158.666 M 0 0 270(unit-address = valueof\( \"reg\"[0], this-node \))FmTx
42 15/G2855 FmPA
105 168.666 M 0 0 30( else)FmTx
42 25/G2856 FmPA
123 178.666 M 0 0 114(unit-address = NULL)FmTx
42 35/G2857 FmPA
105 188.666 M 0 0 30( then)FmTx
42 45/G2858 FmPA
105 198.666 M 0 0 336(interrupt-specifier = valueof\( \"interrupts\", this-node \))FmTx
42 55/G2859 FmPA
105 208.666 M 0 0 402(unit-interrupt-specifier = cat\( unit-address, interrupt-specifier \))FmTx
42 65/G2860 FmPA
105 218.666 M 0 0 138(this-node = parent-node)FmTx
42 75/G2861 FmPA
88 228.666 M 0 0 30( else)FmTx
5 N 0 0 210(\\ this is the root node, we\'re done)FmTx
42 85/G2862 FmPA
105 238.666 M 0 0 204(return\( unit-interrupt-specifier \))FmTx
42 95/G2863 FmPA
88 248.666 M 0 0 30( then)FmTx
42 105/G2864 FmPA
42 115/G3152 FmPA
69 268.666 M 0 0 24(else)FmTx
30 N 0 0 168(\\ not \"interrupt-controller\")FmTx
42 125/G2865 FmPA
69 278.666 M 0 0 240(if present\( \"interrupt-map\", this-node \))FmTx
0 0 12(  )FmTx
0 0 180(\\ we have a mapping to perform)FmTx
42 135/G2866 FmPA
88 288.666 M 0 0 270(if present\( \"interrupt-map-mask\", this-node \))FmTx
42 145/G2867 FmPA
105 298.666 M 0 0 228(mask = valueof\( \"interrupt-map-mask\" \))FmTx
42 155/G2868 FmPA
105 308.666 M 0 0 348(unit-interrupt-specifier = unit-interrupt-specifier & mask)FmTx
42 165/G2869 FmPA
88 318.666 M 0 0 30( then)FmTx
42 175/G2870 FmPA
88 328.666 M 0 0 282(init-decode-cells\( \"interrupt-map\", this-node \))FmTx
42 185/G2871 FmPA
88 338.666 M 0 0 84(found? = false)FmTx
42 195/G2872 FmPA
88 348.666 M 0 0 30(begin)FmTx
42 205/G2873 FmPA
105 358.666 M -0.5 0 408(child-specifier = decode-cells\( sizeof\( unit-interrupt-specifier \) \))FmTx
42 215/G2874 FmPA
105 368.666 M 0 0 186(parent-node = decode-cells\( 1 \))FmTx
42 225/G2875 FmPA
105 378.666 M 0 0 258(if present\( \"#address-cells\", parent-node \))FmTx
42 235/G2876 FmPA
123 388.666 M 0 0 294(#cells = valueof\( \"#address-cells\", parent-node \))FmTx
42 245/G2877 FmPA
105 398.666 M 0 0 36(  else)FmTx
42 255/G2878 FmPA
123 408.666 M 0 0 60(#cells = 0)FmTx
42 265/G2879 FmPA
105 418.666 M 0 0 36(  then)FmTx
42 275/G2880 FmPA
105 428.666 M 0 0 360(#cells = #cells + valueof\( \"#interrupt-cells\", parent-node \))FmTx
42 285/G2881 FmPA
105 438.666 M 0 0 276(if child-specifier == unit-interrupt-specifier)FmTx
42 295/G2882 FmPA
123 448.666 M 0 0 78(found? = true)FmTx
42 305/G2883 FmPA
105 458.666 M 0 0 36(  else)FmTx
42 315/G2884 FmPA
123 468.666 M 0 0 180(dummy = decode-cells\( #cells \))FmTx
42 325/G2885 FmPA
105 478.666 M 0 0 36(  then)FmTx
42 335/G2886 FmPA
105 488.666 M 0 0 72(until found?)FmTx
42 345/G2887 FmPA
88 498.666 M 0 0 264(interrupt-specifier = decode-cells\( #cells \))FmTx
42 355/G2888 FmPA
88 508.666 M 0 0 252(if present\( \"#address-cells\", parent-node\))FmTx
42 365/G2889 FmPA
105 518.666 M 0 0 270(unit-address = valueof\( \"reg\"[0], this-node \))FmTx
42 375/G2890 FmPA
88 528.666 M 0 0 30( else)FmTx
42 385/G2891 FmPA
105 538.666 M 0 0 114(unit-address = NULL)FmTx
42 395/G2892 FmPA
88 548.666 M 0 0 30( then)FmTx
42 405/G2893 FmPA
88 558.666 M 0 0 402(unit-interrupt-specifier = cat\( unit-address, interrupt-specifier \))FmTx
42 415/G2894 FmPA
88 568.666 M 0 0 138(this-node = parent-node)FmTx
42 425/G2895 FmPA
42 435/G3154 FmPA
69 588.666 M 0 0 24(else)FmTx
30 N 0 0 156(\\ no \"interrupt-map\" table)FmTx
42 445/G2896 FmPA
69 598.666 M 0 0 258(if present\( \"interrupt-parent\", this-node \))FmTx
42 455/G2897 FmPA
88 608.666 M 0 0 312(this-node = valueof\( \"interrupt-parent\", this-node \))FmTx
42 465/G2898 FmPA
42 475/G3155 FmPA
69 628.666 M 0 0 24(else)FmTx
30 N 0 0 192(\\ no \"interrupt-parent\" property)FmTx
42 485/G2899 FmPA
88 638.666 M 0 0 258(this-node = device-tree-parent\( this-node \))FmTx
42 495/G2900 FmPA
69 648.666 M 0 0 24(then)FmTx
42 505/G2901 FmPA
42 515/G3156 FmPA
69 668.666 M 0 0 30(again)FmTx
42 525/G2902 FmPA
42 536/G2842 FmPA
22 32 2 651.999 FmqF
[/CropBox[-30 761 FmDC 582 -31 FmDC FmBx]/PAGE FmPD
[/Dest/P.11/DEST FmPD2
[/Title(A)/Rect[33 716 519 23]/ARTICLE FmPD2
[/Page 3/View[/XYZ null 65 -112 FmDC exch pop null]/Title(1. Introduction)/Count 2/OUT FmPD
[/Page 3/View[/XYZ null 70 -31 FmDC exch pop null]/Title(1.1. Purpose)/OUT FmPD
[/Page 3/View[/XYZ null 70 211 FmDC exch pop null]/Title(1.2. Scope)/OUT FmPD
[/Page 3/View[/XYZ null 65 244 FmDC exch pop null]/Title(2. References and Definitions)/Count 2/OUT FmPD
[/Page 3/View[/XYZ null 70 277 FmDC exch pop null]/Title(2.1. References)/OUT FmPD
[/Page 3/View[/XYZ null 70 440 FmDC exch pop null]/Title(2.2. Definitions)/OUT FmPD
[/Page 3/View[/XYZ null 65 473 FmDC exch pop null]/Title(3. The interrupt tree model)/Count 5/OUT FmPD
[/Page 4/View[/XYZ null 70 442 FmDC exch pop null]/Title(3.1. \"#interrupt-cells\" property)/OUT FmPD
[/Page 5/View[/XYZ null 70 -112 FmDC exch pop null]/Title(3.2. \"interrupt-parent\" property)/OUT FmPD
[/Page 5/View[/XYZ null 70 14 FmDC exch pop null]/Title(3.3. \"interrupt-map\" property)/OUT FmPD
[/Page 5/View[/XYZ null 70 321 FmDC exch pop null]/Title(3.4. \"interrupt-map-mask\" property)/OUT FmPD
[/Page 6/View[/XYZ null 70 -112 FmDC exch pop null]/Title(3.5. \"interrupt-controller\" property)/OUT FmPD
[/Page 6/View[/XYZ null 65 172 FmDC exch pop null]/Title(4. Interrupt tree parent properties)/OUT FmPD
[/Page 7/View[/XYZ null 65 190 FmDC exch pop null]/Title(5. Interrupt tree child properties)/OUT FmPD
[/Page 8/View[/XYZ null 65 -112 FmDC exch pop null]/Title(6. Examples)/Count 2/OUT FmPD
[/Page 8/View[/XYZ null 70 -79 FmDC exch pop null]/Title(6.1. PCI bus)/OUT FmPD
[/Page 8/View[/XYZ null 70 255 FmDC exch pop null]/Title(6.2. CHRP platform)/Count 3/OUT FmPD
[/Page 8/View[/XYZ null 81 330 FmDC exch pop null]/Title(6.2.1. Open PIC interrupts)/OUT FmPD
[/Page 8/View[/XYZ null 81 520 FmDC exch pop null]/Title(6.2.2. ISA interrupt controller)/OUT FmPD
[/Page 9/View[/XYZ null 81 -8 FmDC exch pop null]/Title(6.2.3. CHRP platform example)/OUT FmPD
[/Page 10/View[/XYZ null 65 331 FmDC exch pop null]/Title(7. Interrupt mapping algortithm)/OUT FmPD
FmE
endp
%%Trailer
finalpage
end
%%EOF
