<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>PWM_Generator_v1_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>s_axi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s_axi"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_BUSIF">s_axi</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_RESET">s_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s_axi</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4096</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>PWM_Generator_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a2dfedd5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>PWM_Generator_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a2dfedd5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>05b8bb7b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>pwm_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>HDL/PWM_Generator_v1_0_S_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>HDL/pwm_gen.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>HDL/PWM_Generator_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_6b96e114</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>HDL/PWM_Generator_v1_0_S_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>HDL/pwm_gen.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>HDL/PWM_Generator_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/PWM_Generator_v1_0_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_05b8bb7b</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>PWM_Generator_v1_0_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_ADDR_WIDTH">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">PWM_Generator_v1_0_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>PWM_Generator_v1_0_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2023-03-26T01:35:26Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71622c5d_ARCHIVE_LOCATION">d:/pulse-width-modulation-ip-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f2f7b97_ARCHIVE_LOCATION">d:/pulse-width-modulation-ip-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@590c23ae_ARCHIVE_LOCATION">d:/pulse-width-modulation-ip-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40a9c2b3_ARCHIVE_LOCATION">d:/pulse-width-modulation-ip-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bcafa04_ARCHIVE_LOCATION">d:/pulse-width-modulation-ip-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@490412c3_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b47f1a9_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b8f2ee4_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c5f24ea_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@187e2880_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@93c24e5_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@604e04f7_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cd64acd_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33592954_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@616deee4_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3818f761_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@532a9f8d_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b4b4eb6_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f27c7a1_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67f54b6e_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e744ca_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c487539_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f575a65_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1837713_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44823b19_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61342b0_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f654d34_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d997d94_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aab243c_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b10ce22_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@588597aa_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56904674_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@119560a9_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a3a4352_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f2b9ce0_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6206476c_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a027ab1_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@135250cf_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b36d329_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f4dc77d_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bd49f44_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@153dd3ad_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@db2c250_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47f140e8_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f770e57_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24dc84a8_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dac374f_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12164111_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5130290d_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46b7ac16_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25d3cfc9_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2902ef81_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c43de69_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2efe819_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ff1fb9_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@293579f2_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37b711ec_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@470cb6de_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f544096_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59f5ca08_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b8b243d_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d20fecb_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@282166d5_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53aa13ae_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@765f8b9d_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6007d75_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48bdfcd5_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3543078c_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cbc70a_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d92ec35_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eb9c4a4_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66aae000_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7344dfc7_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@130f8e9e_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cb637aa_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a4fbc83_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@456b2e67_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57c896b0_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5643da1f_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63e3ca7f_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@706cb738_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72efeed7_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69402520_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14682b48_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2daa84b5_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f1919c_ARCHIVE_LOCATION">d:/Pulse-Width-Modulation-IP-master/project_1.srcs/sources_1/imports</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="5dd0c285"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="45b13d09"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="3d63fda7"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="d802325c"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="cd9ec9b5"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="14c16020"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
