<profile>

<section name = "Vitis HLS Report for 'muls_2_Pipeline_VITIS_LOOP_153_2'" level="0">
<item name = "Date">Wed Jun 14 16:04:45 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">cemit_replaced</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.322 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_153_2">?, ?, 6, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 94, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 6, 286, 156, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 77, -</column>
<column name="Register">-, -, 335, 32, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U78">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U79">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="l_outCount_6_fu_258_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_state6_pp0_stage0_iter5">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln181_fu_247_p2">icmp, 0, 0, 15, 22, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="l_outCount_5_fu_229_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">9, 2, 1, 2</column>
<column name="empty_fu_78">9, 2, 32, 64</column>
<column name="l_aVal_fu_82">9, 2, 32, 64</column>
<column name="l_dataA_1_blk_n">9, 2, 1, 2</column>
<column name="l_dataB_1_blk_n">9, 2, 1, 2</column>
<column name="l_mul1_blk_n">9, 2, 1, 2</column>
<column name="l_outCount_fu_74">14, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="DataIn_assign_2_reg_375">32, 0, 32, 0</column>
<column name="DataIn_assign_3_reg_370">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="empty_fu_78">32, 0, 32, 0</column>
<column name="icmp_ln181_reg_380">1, 0, 1, 0</column>
<column name="l_aVal_fu_82">32, 0, 32, 0</column>
<column name="l_outCount_fu_74">32, 0, 32, 0</column>
<column name="l_val_9_reg_345">32, 0, 32, 0</column>
<column name="l_val_reg_340">32, 0, 32, 0</column>
<column name="p_Result_s_reg_335">1, 0, 1, 0</column>
<column name="tmp3_reg_330">32, 0, 32, 0</column>
<column name="trunc_ln628_reg_326">1, 0, 1, 0</column>
<column name="p_Result_s_reg_335">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, muls.2_Pipeline_VITIS_LOOP_153_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, muls.2_Pipeline_VITIS_LOOP_153_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, muls.2_Pipeline_VITIS_LOOP_153_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, muls.2_Pipeline_VITIS_LOOP_153_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, muls.2_Pipeline_VITIS_LOOP_153_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, muls.2_Pipeline_VITIS_LOOP_153_2, return value</column>
<column name="l_dataA_1_dout">in, 34, ap_fifo, l_dataA_1, pointer</column>
<column name="l_dataA_1_num_data_valid">in, 3, ap_fifo, l_dataA_1, pointer</column>
<column name="l_dataA_1_fifo_cap">in, 3, ap_fifo, l_dataA_1, pointer</column>
<column name="l_dataA_1_empty_n">in, 1, ap_fifo, l_dataA_1, pointer</column>
<column name="l_dataA_1_read">out, 1, ap_fifo, l_dataA_1, pointer</column>
<column name="l_dataB_1_dout">in, 64, ap_fifo, l_dataB_1, pointer</column>
<column name="l_dataB_1_num_data_valid">in, 2, ap_fifo, l_dataB_1, pointer</column>
<column name="l_dataB_1_fifo_cap">in, 2, ap_fifo, l_dataB_1, pointer</column>
<column name="l_dataB_1_empty_n">in, 1, ap_fifo, l_dataB_1, pointer</column>
<column name="l_dataB_1_read">out, 1, ap_fifo, l_dataB_1, pointer</column>
<column name="l_mul1_din">out, 64, ap_fifo, l_mul1, pointer</column>
<column name="l_mul1_num_data_valid">in, 2, ap_fifo, l_mul1, pointer</column>
<column name="l_mul1_fifo_cap">in, 2, ap_fifo, l_mul1, pointer</column>
<column name="l_mul1_full_n">in, 1, ap_fifo, l_mul1, pointer</column>
<column name="l_mul1_write">out, 1, ap_fifo, l_mul1, pointer</column>
<column name="l_Tc_m_Sreg_Array_1_address0">out, 1, ap_memory, l_Tc_m_Sreg_Array_1, array</column>
<column name="l_Tc_m_Sreg_Array_1_ce0">out, 1, ap_memory, l_Tc_m_Sreg_Array_1, array</column>
<column name="l_Tc_m_Sreg_Array_1_we0">out, 1, ap_memory, l_Tc_m_Sreg_Array_1, array</column>
<column name="l_Tc_m_Sreg_Array_1_d0">out, 32, ap_memory, l_Tc_m_Sreg_Array_1, array</column>
<column name="l_Tc_m_Sreg_Array_1_q0">in, 32, ap_memory, l_Tc_m_Sreg_Array_1, array</column>
<column name="l_Tc_m_Sreg_Array_address0">out, 1, ap_memory, l_Tc_m_Sreg_Array, array</column>
<column name="l_Tc_m_Sreg_Array_ce0">out, 1, ap_memory, l_Tc_m_Sreg_Array, array</column>
<column name="l_Tc_m_Sreg_Array_we0">out, 1, ap_memory, l_Tc_m_Sreg_Array, array</column>
<column name="l_Tc_m_Sreg_Array_d0">out, 32, ap_memory, l_Tc_m_Sreg_Array, array</column>
<column name="l_Tc_m_Sreg_Array_q0">in, 32, ap_memory, l_Tc_m_Sreg_Array, array</column>
<column name="l_flush_Array_address0">out, 1, ap_memory, l_flush_Array, array</column>
<column name="l_flush_Array_ce0">out, 1, ap_memory, l_flush_Array, array</column>
<column name="l_flush_Array_we0">out, 1, ap_memory, l_flush_Array, array</column>
<column name="l_flush_Array_d0">out, 1, ap_memory, l_flush_Array, array</column>
<column name="l_flush_Array_q0">in, 1, ap_memory, l_flush_Array, array</column>
</table>
</item>
</section>
</profile>
