###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx06.ecn.purdue.edu)
#  Generated on:      Tue Dec 15 23:35:32 2015
#  Command:           optDesign -postCTS -drv
###############################################################
Path 1: MET Recovery Check with Pin I0/transmit/CRC_GENERATOR/\out_tmp_reg[13] /
CLK 
Endpoint:   I0/transmit/CRC_GENERATOR/\out_tmp_reg[13] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.896
- Recovery                      0.033
+ Phase Shift                   6.000
= Required Time                 6.864
- Arrival Time                  3.945
= Slack Time                    2.918
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    4.018 | 
     | U10                                        | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.267 |    4.186 | 
     | I0/FE_OFC0_nn_rst                          | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    4.988 | 
     | I0/FE_OFC4_nn_rst                          | A v -> Y ^     | INVX8  | 1.172 | 0.898 |   2.968 |    5.886 | 
     | I0/FE_OFC8_nn_rst                          | A ^ -> Y ^     | BUFX2  | 0.792 | 0.959 |   3.928 |    6.846 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[13] | S ^            | DFFSR  | 0.795 | 0.018 |   3.945 |    6.864 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -2.818 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -2.664 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -2.339 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.289 | 0.302 |   0.881 |   -2.038 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[13] | CLK ^          | DFFSR  | 0.296 | 0.016 |   0.897 |   -2.022 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 2: MET Recovery Check with Pin I0/transmit/CRC_GENERATOR/\out_tmp_reg[7] /
CLK 
Endpoint:   I0/transmit/CRC_GENERATOR/\out_tmp_reg[7] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                        (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.897
- Recovery                      0.033
+ Phase Shift                   6.000
= Required Time                 6.864
- Arrival Time                  3.945
= Slack Time                    2.919
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | n_rst ^        |        | 0.161 |       |   1.100 |    4.019 | 
     | U10                                       | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.267 |    4.186 | 
     | I0/FE_OFC0_nn_rst                         | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    4.989 | 
     | I0/FE_OFC4_nn_rst                         | A v -> Y ^     | INVX8  | 1.172 | 0.898 |   2.968 |    5.887 | 
     | I0/FE_OFC8_nn_rst                         | A ^ -> Y ^     | BUFX2  | 0.792 | 0.959 |   3.928 |    6.846 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[7] | S ^            | DFFSR  | 0.795 | 0.018 |   3.945 |    6.864 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.161 |       |   0.100 |   -2.819 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -2.665 | 
     | nclk__L1_I0                               | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -2.340 | 
     | nclk__L2_I3                               | A v -> Y ^     | INVX8  | 0.289 | 0.302 |   0.881 |   -2.038 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[7] | CLK ^          | DFFSR  | 0.296 | 0.016 |   0.897 |   -2.022 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Recovery Check with Pin I0/transmit/CRC_GENERATOR/\out_tmp_reg[5] /
CLK 
Endpoint:   I0/transmit/CRC_GENERATOR/\out_tmp_reg[5] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                        (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.900
- Recovery                      0.033
+ Phase Shift                   6.000
= Required Time                 6.867
- Arrival Time                  3.947
= Slack Time                    2.920
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | n_rst ^        |        | 0.161 |       |   1.100 |    4.020 | 
     | U10                                       | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.267 |    4.188 | 
     | I0/FE_OFC0_nn_rst                         | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    4.990 | 
     | I0/FE_OFC4_nn_rst                         | A v -> Y ^     | INVX8  | 1.172 | 0.898 |   2.968 |    5.888 | 
     | I0/FE_OFC8_nn_rst                         | A ^ -> Y ^     | BUFX2  | 0.792 | 0.959 |   3.928 |    6.848 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[5] | S ^            | DFFSR  | 0.795 | 0.020 |   3.947 |    6.867 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.161 |       |   0.100 |   -2.820 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -2.666 | 
     | nclk__L1_I0                               | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -2.341 | 
     | nclk__L2_I3                               | A v -> Y ^     | INVX8  | 0.289 | 0.302 |   0.881 |   -2.040 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[5] | CLK ^          | DFFSR  | 0.296 | 0.020 |   0.900 |   -2.020 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Recovery Check with Pin I0/transmit/CRC_GENERATOR/\out_tmp_reg[6] /
CLK 
Endpoint:   I0/transmit/CRC_GENERATOR/\out_tmp_reg[6] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                        (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.899
- Recovery                      0.033
+ Phase Shift                   6.000
= Required Time                 6.866
- Arrival Time                  3.945
= Slack Time                    2.921
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | n_rst ^        |        | 0.161 |       |   1.100 |    4.021 | 
     | U10                                       | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |    4.188 | 
     | I0/FE_OFC0_nn_rst                         | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    4.991 | 
     | I0/FE_OFC4_nn_rst                         | A v -> Y ^     | INVX8  | 1.172 | 0.898 |   2.968 |    5.889 | 
     | I0/FE_OFC8_nn_rst                         | A ^ -> Y ^     | BUFX2  | 0.792 | 0.959 |   3.928 |    6.848 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[6] | S ^            | DFFSR  | 0.795 | 0.018 |   3.945 |    6.866 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.161 |       |   0.100 |   -2.821 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -2.667 | 
     | nclk__L1_I0                               | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -2.342 | 
     | nclk__L2_I3                               | A v -> Y ^     | INVX8  | 0.289 | 0.302 |   0.881 |   -2.040 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[6] | CLK ^          | DFFSR  | 0.296 | 0.019 |   0.899 |   -2.022 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Recovery Check with Pin I0/transmit/CRC_GENERATOR/\out_tmp_reg[8] /
CLK 
Endpoint:   I0/transmit/CRC_GENERATOR/\out_tmp_reg[8] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                        (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.899
- Recovery                      0.033
+ Phase Shift                   6.000
= Required Time                 6.866
- Arrival Time                  3.945
= Slack Time                    2.921
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | n_rst ^        |        | 0.161 |       |   1.100 |    4.021 | 
     | U10                                       | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.267 |    4.188 | 
     | I0/FE_OFC0_nn_rst                         | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    4.991 | 
     | I0/FE_OFC4_nn_rst                         | A v -> Y ^     | INVX8  | 1.172 | 0.898 |   2.968 |    5.889 | 
     | I0/FE_OFC8_nn_rst                         | A ^ -> Y ^     | BUFX2  | 0.792 | 0.959 |   3.928 |    6.849 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[8] | S ^            | DFFSR  | 0.795 | 0.017 |   3.945 |    6.866 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.161 |       |   0.100 |   -2.821 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -2.667 | 
     | nclk__L1_I0                               | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -2.342 | 
     | nclk__L2_I3                               | A v -> Y ^     | INVX8  | 0.289 | 0.302 |   0.881 |   -2.040 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[8] | CLK ^          | DFFSR  | 0.296 | 0.018 |   0.899 |   -2.022 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 6: MET Recovery Check with Pin I0/transmit/CRC_GENERATOR/\out_tmp_reg[9] /
CLK 
Endpoint:   I0/transmit/CRC_GENERATOR/\out_tmp_reg[9] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                        (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.899
- Recovery                      0.033
+ Phase Shift                   6.000
= Required Time                 6.866
- Arrival Time                  3.942
= Slack Time                    2.925
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | n_rst ^        |        | 0.161 |       |   1.100 |    4.025 | 
     | U10                                       | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |    4.192 | 
     | I0/FE_OFC0_nn_rst                         | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    4.995 | 
     | I0/FE_OFC4_nn_rst                         | A v -> Y ^     | INVX8  | 1.172 | 0.898 |   2.968 |    5.893 | 
     | I0/FE_OFC8_nn_rst                         | A ^ -> Y ^     | BUFX2  | 0.792 | 0.959 |   3.928 |    6.852 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[9] | S ^            | DFFSR  | 0.795 | 0.014 |   3.942 |    6.866 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.161 |       |   0.100 |   -2.825 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -2.671 | 
     | nclk__L1_I1                               | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -2.357 | 
     | nclk__L2_I5                               | A v -> Y ^     | INVX8  | 0.292 | 0.308 |   0.876 |   -2.049 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[9] | CLK ^          | DFFSR  | 0.302 | 0.023 |   0.899 |   -2.026 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Recovery Check with Pin I0/transmit/CRC_GENERATOR/\out_tmp_reg[14] /
CLK 
Endpoint:   I0/transmit/CRC_GENERATOR/\out_tmp_reg[14] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.899
- Recovery                      0.032
+ Phase Shift                   6.000
= Required Time                 6.867
- Arrival Time                  3.940
= Slack Time                    2.927
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    4.026 | 
     | U10                                        | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.267 |    4.194 | 
     | I0/FE_OFC0_nn_rst                          | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    4.996 | 
     | I0/FE_OFC4_nn_rst                          | A v -> Y ^     | INVX8  | 1.172 | 0.898 |   2.968 |    5.895 | 
     | I0/FE_OFC8_nn_rst                          | A ^ -> Y ^     | BUFX2  | 0.792 | 0.959 |   3.928 |    6.854 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[14] | S ^            | DFFSR  | 0.795 | 0.013 |   3.940 |    6.867 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -2.826 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -2.672 | 
     | nclk__L1_I1                                | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -2.359 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8  | 0.292 | 0.308 |   0.876 |   -2.051 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[14] | CLK ^          | DFFSR  | 0.302 | 0.023 |   0.899 |   -2.027 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Recovery Check with Pin I0/SD/myFIFO/ReadCnt/\cur_count_reg[11] /
CLK 
Endpoint:   I0/SD/myFIFO/ReadCnt/\cur_count_reg[11] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.901
- Recovery                     -0.130
+ Phase Shift                   6.000
= Required Time                 7.031
- Arrival Time                  3.947
= Slack Time                    3.084
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    4.184 | 
     | U10                                     | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |    4.352 | 
     | I0/FE_OFC0_nn_rst                       | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.154 | 
     | I0/FE_OFC4_nn_rst                       | A v -> Y ^     | INVX8  | 1.172 | 0.898 |   2.968 |    6.052 | 
     | I0/FE_OFC8_nn_rst                       | A ^ -> Y ^     | BUFX2  | 0.792 | 0.959 |   3.928 |    7.011 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[11] | R ^            | DFFSR  | 0.795 | 0.020 |   3.947 |    7.031 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |   -2.984 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -2.830 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -2.505 | 
     | nclk__L2_I3                             | A v -> Y ^     | INVX8  | 0.289 | 0.302 |   0.881 |   -2.203 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[11] | CLK ^          | DFFSR  | 0.296 | 0.020 |   0.901 |   -2.183 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 9: MET Recovery Check with Pin I0/SD/myFIFO/ReadCnt/\cur_count_reg[9] /CLK 
Endpoint:   I0/SD/myFIFO/ReadCnt/\cur_count_reg[9] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.900
- Recovery                     -0.130
+ Phase Shift                   6.000
= Required Time                 7.030
- Arrival Time                  3.946
= Slack Time                    3.085
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                        | n_rst ^        |        | 0.161 |       |   1.100 |    4.185 | 
     | U10                                    | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.267 |    4.352 | 
     | I0/FE_OFC0_nn_rst                      | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.155 | 
     | I0/FE_OFC4_nn_rst                      | A v -> Y ^     | INVX8  | 1.172 | 0.898 |   2.968 |    6.053 | 
     | I0/FE_OFC8_nn_rst                      | A ^ -> Y ^     | BUFX2  | 0.792 | 0.959 |   3.928 |    7.012 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[9] | R ^            | DFFSR  | 0.795 | 0.018 |   3.946 |    7.030 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                        | clk ^          |        | 0.161 |       |   0.100 |   -2.985 | 
     | U7                                     | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -2.831 | 
     | nclk__L1_I0                            | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -2.506 | 
     | nclk__L2_I3                            | A v -> Y ^     | INVX8  | 0.289 | 0.302 |   0.881 |   -2.204 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[9] | CLK ^          | DFFSR  | 0.296 | 0.020 |   0.900 |   -2.184 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 10: MET Recovery Check with Pin I0/SD/myFIFO/ReadCnt/\cur_count_reg[8] /
CLK 
Endpoint:   I0/SD/myFIFO/ReadCnt/\cur_count_reg[8] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.901
- Recovery                     -0.130
+ Phase Shift                   6.000
= Required Time                 7.031
- Arrival Time                  3.945
= Slack Time                    3.086
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                        | n_rst ^        |        | 0.161 |       |   1.100 |    4.186 | 
     | U10                                    | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.267 |    4.353 | 
     | I0/FE_OFC0_nn_rst                      | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.156 | 
     | I0/FE_OFC4_nn_rst                      | A v -> Y ^     | INVX8  | 1.172 | 0.898 |   2.968 |    6.054 | 
     | I0/FE_OFC8_nn_rst                      | A ^ -> Y ^     | BUFX2  | 0.792 | 0.959 |   3.928 |    7.014 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[8] | R ^            | DFFSR  | 0.795 | 0.017 |   3.945 |    7.031 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                        | clk ^          |        | 0.161 |       |   0.100 |   -2.986 | 
     | U7                                     | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -2.832 | 
     | nclk__L1_I0                            | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -2.507 | 
     | nclk__L2_I3                            | A v -> Y ^     | INVX8  | 0.289 | 0.302 |   0.881 |   -2.205 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[8] | CLK ^          | DFFSR  | 0.296 | 0.020 |   0.901 |   -2.185 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 11: MET Recovery Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[14] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[14] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.876
- Recovery                      0.048
+ Phase Shift                   6.000
= Required Time                 6.828
- Arrival Time                  3.269
= Slack Time                    3.559
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | n_rst ^        |        | 0.161 |       |   1.100 |    4.659 | 
     | U10                                            | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.267 |    4.827 | 
     | I0/FE_OFC0_nn_rst                              | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.629 | 
     | I0/FE_OFC6_nn_rst                              | A v -> Y ^     | INVX8  | 1.171 | 0.881 |   2.951 |    6.510 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[14] | R ^            | DFFSR  | 1.315 | 0.318 |   3.269 |    6.828 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.161 |       |   0.100 |   -3.459 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.305 | 
     | nclk__L1_I0                                    | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -2.980 | 
     | nclk__L2_I0                                    | A v -> Y ^     | INVX8  | 0.292 | 0.282 |   0.861 |   -2.698 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[14] | CLK ^          | DFFSR  | 0.299 | 0.015 |   0.876 |   -2.683 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Recovery Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[12] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[12] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.876
- Recovery                      0.048
+ Phase Shift                   6.000
= Required Time                 6.828
- Arrival Time                  3.269
= Slack Time                    3.560
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | n_rst ^        |        | 0.161 |       |   1.100 |    4.660 | 
     | U10                                            | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.267 |    4.827 | 
     | I0/FE_OFC0_nn_rst                              | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.629 | 
     | I0/FE_OFC6_nn_rst                              | A v -> Y ^     | INVX8  | 1.171 | 0.881 |   2.951 |    6.511 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[12] | R ^            | DFFSR  | 1.315 | 0.318 |   3.269 |    6.828 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.161 |       |   0.100 |   -3.460 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.305 | 
     | nclk__L1_I0                                    | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -2.981 | 
     | nclk__L2_I0                                    | A v -> Y ^     | INVX8  | 0.292 | 0.282 |   0.861 |   -2.698 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[12] | CLK ^          | DFFSR  | 0.299 | 0.015 |   0.876 |   -2.683 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Recovery Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[10] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[10] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.877
- Recovery                      0.047
+ Phase Shift                   6.000
= Required Time                 6.830
- Arrival Time                  3.263
= Slack Time                    3.566
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | n_rst ^        |        | 0.161 |       |   1.100 |    4.667 | 
     | U10                                            | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |    4.834 | 
     | I0/FE_OFC0_nn_rst                              | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.636 | 
     | I0/FE_OFC6_nn_rst                              | A v -> Y ^     | INVX8  | 1.171 | 0.881 |   2.951 |    6.518 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[10] | R ^            | DFFSR  | 1.313 | 0.312 |   3.263 |    6.830 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.161 |       |   0.100 |   -3.466 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.312 | 
     | nclk__L1_I0                                    | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -2.988 | 
     | nclk__L2_I0                                    | A v -> Y ^     | INVX8  | 0.292 | 0.282 |   0.861 |   -2.705 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[10] | CLK ^          | DFFSR  | 0.299 | 0.016 |   0.877 |   -2.689 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Recovery Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[8] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[8] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.878
- Recovery                      0.047
+ Phase Shift                   6.000
= Required Time                 6.830
- Arrival Time                  3.262
= Slack Time                    3.568
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    4.668 | 
     | U10                                           | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |    4.836 | 
     | I0/FE_OFC0_nn_rst                             | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.638 | 
     | I0/FE_OFC6_nn_rst                             | A v -> Y ^     | INVX8  | 1.171 | 0.881 |   2.951 |    6.519 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[8] | R ^            | DFFSR  | 1.312 | 0.311 |   3.262 |    6.830 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -3.468 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.314 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -2.989 | 
     | nclk__L2_I0                                   | A v -> Y ^     | INVX8  | 0.292 | 0.282 |   0.861 |   -2.707 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[8] | CLK ^          | DFFSR  | 0.299 | 0.016 |   0.878 |   -2.691 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Recovery Check with Pin I0/SD/myFIFO/ReadCnt/\cur_count_reg[2] /
CLK 
Endpoint:   I0/SD/myFIFO/ReadCnt/\cur_count_reg[2] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.897
- Recovery                      0.047
+ Phase Shift                   6.000
= Required Time                 6.850
- Arrival Time                  3.257
= Slack Time                    3.593
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                        | n_rst ^        |        | 0.161 |       |   1.100 |    4.693 | 
     | U10                                    | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.267 |    4.861 | 
     | I0/FE_OFC0_nn_rst                      | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.663 | 
     | I0/FE_OFC6_nn_rst                      | A v -> Y ^     | INVX8  | 1.171 | 0.881 |   2.951 |    6.544 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[2] | R ^            | DFFSR  | 1.310 | 0.305 |   3.257 |    6.850 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                        | clk ^          |        | 0.161 |       |   0.100 |   -3.493 | 
     | U7                                     | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.339 | 
     | nclk__L1_I0                            | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -3.014 | 
     | nclk__L2_I3                            | A v -> Y ^     | INVX8  | 0.289 | 0.302 |   0.881 |   -2.713 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[2] | CLK ^          | DFFSR  | 0.295 | 0.016 |   0.897 |   -2.696 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 16: MET Recovery Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[13] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[13] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.908
- Recovery                      0.046
+ Phase Shift                   6.000
= Required Time                 6.862
- Arrival Time                  3.268
= Slack Time                    3.595
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | n_rst ^        |        | 0.161 |       |   1.100 |    4.695 | 
     | U10                                            | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.267 |    4.862 | 
     | I0/FE_OFC0_nn_rst                              | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.665 | 
     | I0/FE_OFC6_nn_rst                              | A v -> Y ^     | INVX8  | 1.171 | 0.881 |   2.951 |    6.546 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[13] | R ^            | DFFSR  | 1.315 | 0.316 |   3.268 |    6.862 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.161 |       |   0.100 |   -3.495 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.340 | 
     | nclk__L1_I0                                    | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -3.016 | 
     | nclk__L2_I1                                    | A v -> Y ^     | INVX8  | 0.302 | 0.308 |   0.887 |   -2.707 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[13] | CLK ^          | DFFSR  | 0.311 | 0.021 |   0.908 |   -2.687 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Recovery Check with Pin I0/SD/myFIFO/WriteCnt/\cur_count_reg[0] /
CLK 
Endpoint:   I0/SD/myFIFO/WriteCnt/\cur_count_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.908
- Recovery                      0.046
+ Phase Shift                   6.000
= Required Time                 6.862
- Arrival Time                  3.267
= Slack Time                    3.596
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    4.696 | 
     | U10                                     | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.267 |    4.863 | 
     | I0/FE_OFC0_nn_rst                       | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.665 | 
     | I0/FE_OFC6_nn_rst                       | A v -> Y ^     | INVX8  | 1.171 | 0.881 |   2.951 |    6.547 | 
     | I0/SD/myFIFO/WriteCnt/\cur_count_reg[0] | R ^            | DFFSR  | 1.314 | 0.316 |   3.267 |    6.862 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |   -3.496 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.341 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -3.017 | 
     | nclk__L2_I1                             | A v -> Y ^     | INVX8  | 0.302 | 0.308 |   0.887 |   -2.708 | 
     | I0/SD/myFIFO/WriteCnt/\cur_count_reg[0] | CLK ^          | DFFSR  | 0.311 | 0.021 |   0.908 |   -2.688 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 18: MET Recovery Check with Pin I0/SD/myFIFO/ReadCnt/\cur_count_reg[0] /
CLK 
Endpoint:   I0/SD/myFIFO/ReadCnt/\cur_count_reg[0] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.896
- Recovery                      0.047
+ Phase Shift                   6.000
= Required Time                 6.849
- Arrival Time                  3.253
= Slack Time                    3.596
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                        | n_rst ^        |        | 0.161 |       |   1.100 |    4.696 | 
     | U10                                    | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.267 |    4.863 | 
     | I0/FE_OFC0_nn_rst                      | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.666 | 
     | I0/FE_OFC6_nn_rst                      | A v -> Y ^     | INVX8  | 1.171 | 0.881 |   2.951 |    6.547 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[0] | R ^            | DFFSR  | 1.309 | 0.302 |   3.253 |    6.849 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                        | clk ^          |        | 0.161 |       |   0.100 |   -3.496 | 
     | U7                                     | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.342 | 
     | nclk__L1_I0                            | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -3.017 | 
     | nclk__L2_I3                            | A v -> Y ^     | INVX8  | 0.289 | 0.302 |   0.881 |   -2.715 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[0] | CLK ^          | DFFSR  | 0.295 | 0.015 |   0.896 |   -2.700 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 19: MET Recovery Check with Pin I0/SD/myFIFO/WriteCnt/\cur_count_reg[2] /
CLK 
Endpoint:   I0/SD/myFIFO/WriteCnt/\cur_count_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.907
- Recovery                      0.045
+ Phase Shift                   6.000
= Required Time                 6.861
- Arrival Time                  3.265
= Slack Time                    3.596
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    4.696 | 
     | U10                                     | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |    4.864 | 
     | I0/FE_OFC0_nn_rst                       | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.666 | 
     | I0/FE_OFC6_nn_rst                       | A v -> Y ^     | INVX8  | 1.171 | 0.881 |   2.951 |    6.547 | 
     | I0/SD/myFIFO/WriteCnt/\cur_count_reg[2] | R ^            | DFFSR  | 1.314 | 0.314 |   3.265 |    6.861 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |   -3.496 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.342 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -3.017 | 
     | nclk__L2_I1                             | A v -> Y ^     | INVX8  | 0.302 | 0.308 |   0.887 |   -2.709 | 
     | I0/SD/myFIFO/WriteCnt/\cur_count_reg[2] | CLK ^          | DFFSR  | 0.311 | 0.019 |   0.907 |   -2.690 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 20: MET Recovery Check with Pin I0/transmit/TCU/\current_state_reg[2] /CLK 
Endpoint:   I0/transmit/TCU/\current_state_reg[2] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.894
- Recovery                      0.046
+ Phase Shift                   6.000
= Required Time                 6.848
- Arrival Time                  3.251
= Slack Time                    3.597
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                       |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                       | n_rst ^        |        | 0.161 |       |   1.100 |    4.697 | 
     | U10                                   | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |    4.865 | 
     | I0/FE_OFC0_nn_rst                     | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.667 | 
     | I0/FE_OFC6_nn_rst                     | A v -> Y ^     | INVX8  | 1.171 | 0.881 |   2.951 |    6.548 | 
     | I0/transmit/TCU/\current_state_reg[2] | R ^            | DFFSR  | 1.308 | 0.300 |   3.251 |    6.848 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                       |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                       | clk ^          |        | 0.161 |       |   0.100 |   -3.497 | 
     | U7                                    | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.343 | 
     | nclk__L1_I0                           | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -3.018 | 
     | nclk__L2_I3                           | A v -> Y ^     | INVX8  | 0.289 | 0.302 |   0.881 |   -2.716 | 
     | I0/transmit/TCU/\current_state_reg[2] | CLK ^          | DFFSR  | 0.295 | 0.014 |   0.894 |   -2.703 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 21: MET Recovery Check with Pin I0/transmit/TCU/\current_state_reg[1] /CLK 
Endpoint:   I0/transmit/TCU/\current_state_reg[1] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.894
- Recovery                      0.046
+ Phase Shift                   6.000
= Required Time                 6.848
- Arrival Time                  3.251
= Slack Time                    3.597
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                       |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                       | n_rst ^        |        | 0.161 |       |   1.100 |    4.697 | 
     | U10                                   | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.267 |    4.865 | 
     | I0/FE_OFC0_nn_rst                     | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.667 | 
     | I0/FE_OFC6_nn_rst                     | A v -> Y ^     | INVX8  | 1.171 | 0.881 |   2.951 |    6.548 | 
     | I0/transmit/TCU/\current_state_reg[1] | R ^            | DFFSR  | 1.308 | 0.300 |   3.251 |    6.848 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                       |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                       | clk ^          |        | 0.161 |       |   0.100 |   -3.497 | 
     | U7                                    | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.343 | 
     | nclk__L1_I0                           | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -3.018 | 
     | nclk__L2_I3                           | A v -> Y ^     | INVX8  | 0.289 | 0.302 |   0.881 |   -2.717 | 
     | I0/transmit/TCU/\current_state_reg[1] | CLK ^          | DFFSR  | 0.295 | 0.014 |   0.894 |   -2.703 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[15] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[15] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.908
- Recovery                      0.045
+ Phase Shift                   6.000
= Required Time                 6.863
- Arrival Time                  3.263
= Slack Time                    3.600
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | n_rst ^        |        | 0.161 |       |   1.100 |    4.700 | 
     | U10                                            | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |    4.867 | 
     | I0/FE_OFC0_nn_rst                              | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.670 | 
     | I0/FE_OFC6_nn_rst                              | A v -> Y ^     | INVX8  | 1.171 | 0.881 |   2.951 |    6.551 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[15] | R ^            | DFFSR  | 1.313 | 0.312 |   3.263 |    6.863 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.161 |       |   0.100 |   -3.500 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.346 | 
     | nclk__L1_I0                                    | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -3.021 | 
     | nclk__L2_I1                                    | A v -> Y ^     | INVX8  | 0.302 | 0.308 |   0.887 |   -2.713 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[15] | CLK ^          | DFFSR  | 0.311 | 0.021 |   0.908 |   -2.692 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[11] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[11] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.908
- Recovery                      0.045
+ Phase Shift                   6.000
= Required Time                 6.863
- Arrival Time                  3.263
= Slack Time                    3.600
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | n_rst ^        |        | 0.161 |       |   1.100 |    4.700 | 
     | U10                                            | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.267 |    4.868 | 
     | I0/FE_OFC0_nn_rst                              | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.670 | 
     | I0/FE_OFC6_nn_rst                              | A v -> Y ^     | INVX8  | 1.171 | 0.881 |   2.951 |    6.551 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[11] | R ^            | DFFSR  | 1.313 | 0.312 |   3.263 |    6.863 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.161 |       |   0.100 |   -3.500 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.346 | 
     | nclk__L1_I0                                    | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -3.021 | 
     | nclk__L2_I1                                    | A v -> Y ^     | INVX8  | 0.302 | 0.308 |   0.887 |   -2.713 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[11] | CLK ^          | DFFSR  | 0.311 | 0.021 |   0.908 |   -2.692 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin I0/SD/myFIFO/WriteCnt/\cur_count_reg[1] /
CLK 
Endpoint:   I0/SD/myFIFO/WriteCnt/\cur_count_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.909
- Recovery                      0.045
+ Phase Shift                   6.000
= Required Time                 6.864
- Arrival Time                  3.262
= Slack Time                    3.602
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    4.702 | 
     | U10                                     | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.267 |    4.869 | 
     | I0/FE_OFC0_nn_rst                       | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.672 | 
     | I0/FE_OFC6_nn_rst                       | A v -> Y ^     | INVX8  | 1.171 | 0.881 |   2.951 |    6.553 | 
     | I0/SD/myFIFO/WriteCnt/\cur_count_reg[1] | R ^            | DFFSR  | 1.312 | 0.311 |   3.262 |    6.864 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |   -3.502 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.348 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -3.023 | 
     | nclk__L2_I1                             | A v -> Y ^     | INVX8  | 0.302 | 0.308 |   0.887 |   -2.714 | 
     | I0/SD/myFIFO/WriteCnt/\cur_count_reg[1] | CLK ^          | DFFSR  | 0.311 | 0.021 |   0.909 |   -2.693 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin I0/transmit/TCU/\current_state_reg[0] /CLK 
Endpoint:   I0/transmit/TCU/\current_state_reg[0] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.892
- Recovery                      0.045
+ Phase Shift                   6.000
= Required Time                 6.847
- Arrival Time                  3.245
= Slack Time                    3.602
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                       |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                       | n_rst ^        |        | 0.161 |       |   1.100 |    4.702 | 
     | U10                                   | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |    4.869 | 
     | I0/FE_OFC0_nn_rst                     | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.672 | 
     | I0/FE_OFC6_nn_rst                     | A v -> Y ^     | INVX8  | 1.171 | 0.881 |   2.951 |    6.553 | 
     | I0/transmit/TCU/\current_state_reg[0] | R ^            | DFFSR  | 1.305 | 0.294 |   3.245 |    6.847 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                       |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                       | clk ^          |        | 0.161 |       |   0.100 |   -3.502 | 
     | U7                                    | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.348 | 
     | nclk__L1_I0                           | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -3.023 | 
     | nclk__L2_I3                           | A v -> Y ^     | INVX8  | 0.289 | 0.302 |   0.881 |   -2.721 | 
     | I0/transmit/TCU/\current_state_reg[0] | CLK ^          | DFFSR  | 0.295 | 0.011 |   0.892 |   -2.710 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[9] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[9] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.910
- Recovery                      0.045
+ Phase Shift                   6.000
= Required Time                 6.865
- Arrival Time                  3.262
= Slack Time                    3.603
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    4.703 | 
     | U10                                           | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.267 |    4.871 | 
     | I0/FE_OFC0_nn_rst                             | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.673 | 
     | I0/FE_OFC6_nn_rst                             | A v -> Y ^     | INVX8  | 1.171 | 0.881 |   2.951 |    6.554 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[9] | R ^            | DFFSR  | 1.312 | 0.310 |   3.262 |    6.865 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -3.503 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.349 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -3.024 | 
     | nclk__L2_I1                                   | A v -> Y ^     | INVX8  | 0.302 | 0.308 |   0.887 |   -2.716 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[9] | CLK ^          | DFFSR  | 0.311 | 0.023 |   0.910 |   -2.693 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[6] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[6] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.895
- Recovery                      0.045
+ Phase Shift                   6.000
= Required Time                 6.850
- Arrival Time                  3.246
= Slack Time                    3.604
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    4.704 | 
     | U10                                           | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.267 |    4.871 | 
     | I0/FE_OFC0_nn_rst                             | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.674 | 
     | I0/FE_OFC6_nn_rst                             | A v -> Y ^     | INVX8  | 1.171 | 0.881 |   2.951 |    6.555 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[6] | R ^            | DFFSR  | 1.306 | 0.295 |   3.246 |    6.850 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -3.504 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.350 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -3.025 | 
     | nclk__L2_I3                                   | A v -> Y ^     | INVX8  | 0.289 | 0.302 |   0.881 |   -2.723 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[6] | CLK ^          | DFFSR  | 0.295 | 0.014 |   0.895 |   -2.708 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[4] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[4] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.894
- Recovery                      0.045
+ Phase Shift                   6.000
= Required Time                 6.849
- Arrival Time                  3.246
= Slack Time                    3.604
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    4.704 | 
     | U10                                           | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.267 |    4.871 | 
     | I0/FE_OFC0_nn_rst                             | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.674 | 
     | I0/FE_OFC6_nn_rst                             | A v -> Y ^     | INVX8  | 1.171 | 0.881 |   2.951 |    6.555 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[4] | R ^            | DFFSR  | 1.305 | 0.294 |   3.246 |    6.849 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -3.504 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.350 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -3.025 | 
     | nclk__L2_I3                                   | A v -> Y ^     | INVX8  | 0.289 | 0.302 |   0.881 |   -2.723 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[4] | CLK ^          | DFFSR  | 0.295 | 0.014 |   0.895 |   -2.709 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin I0/transmit/TCU/\current_state_reg[3] /CLK 
Endpoint:   I0/transmit/TCU/\current_state_reg[3] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.891
- Recovery                      0.044
+ Phase Shift                   6.000
= Required Time                 6.847
- Arrival Time                  3.243
= Slack Time                    3.604
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                       |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                       | n_rst ^        |        | 0.161 |       |   1.100 |    4.704 | 
     | U10                                   | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |    4.872 | 
     | I0/FE_OFC0_nn_rst                     | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.674 | 
     | I0/FE_OFC6_nn_rst                     | A v -> Y ^     | INVX8  | 1.171 | 0.881 |   2.951 |    6.556 | 
     | I0/transmit/TCU/\current_state_reg[3] | R ^            | DFFSR  | 1.303 | 0.291 |   3.243 |    6.847 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                       |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                       | clk ^          |        | 0.161 |       |   0.100 |   -3.504 | 
     | U7                                    | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.350 | 
     | nclk__L1_I0                           | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -3.025 | 
     | nclk__L2_I3                           | A v -> Y ^     | INVX8  | 0.289 | 0.302 |   0.881 |   -2.724 | 
     | I0/transmit/TCU/\current_state_reg[3] | CLK ^          | DFFSR  | 0.295 | 0.011 |   0.891 |   -2.713 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[7] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[7] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.911
- Recovery                      0.045
+ Phase Shift                   6.000
= Required Time                 6.866
- Arrival Time                  3.262
= Slack Time                    3.605
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    4.705 | 
     | U10                                           | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |    4.872 | 
     | I0/FE_OFC0_nn_rst                             | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.675 | 
     | I0/FE_OFC6_nn_rst                             | A v -> Y ^     | INVX8  | 1.171 | 0.881 |   2.951 |    6.556 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[7] | R ^            | DFFSR  | 1.312 | 0.310 |   3.262 |    6.866 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -3.505 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.351 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -3.026 | 
     | nclk__L2_I1                                   | A v -> Y ^     | INVX8  | 0.302 | 0.308 |   0.887 |   -2.717 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[7] | CLK ^          | DFFSR  | 0.311 | 0.024 |   0.911 |   -2.694 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[5] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[5] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.912
- Recovery                      0.044
+ Phase Shift                   6.000
= Required Time                 6.867
- Arrival Time                  3.259
= Slack Time                    3.608
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    4.708 | 
     | U10                                           | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |    4.876 | 
     | I0/FE_OFC0_nn_rst                             | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.678 | 
     | I0/FE_OFC6_nn_rst                             | A v -> Y ^     | INVX8  | 1.171 | 0.881 |   2.951 |    6.559 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[5] | R ^            | DFFSR  | 1.311 | 0.308 |   3.259 |    6.867 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -3.508 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.354 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -3.029 | 
     | nclk__L2_I1                                   | A v -> Y ^     | INVX8  | 0.302 | 0.308 |   0.887 |   -2.721 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[5] | CLK ^          | DFFSR  | 0.311 | 0.024 |   0.912 |   -2.697 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin I0/SD/myFIFO/ReadCnt/\cur_count_reg[1] /
CLK 
Endpoint:   I0/SD/myFIFO/ReadCnt/\cur_count_reg[1] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.912
- Recovery                      0.044
+ Phase Shift                   6.000
= Required Time                 6.867
- Arrival Time                  3.258
= Slack Time                    3.609
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                        | n_rst ^        |        | 0.161 |       |   1.100 |    4.709 | 
     | U10                                    | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |    4.877 | 
     | I0/FE_OFC0_nn_rst                      | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.679 | 
     | I0/FE_OFC6_nn_rst                      | A v -> Y ^     | INVX8  | 1.171 | 0.881 |   2.951 |    6.560 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[1] | R ^            | DFFSR  | 1.311 | 0.307 |   3.258 |    6.867 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                        | clk ^          |        | 0.161 |       |   0.100 |   -3.509 | 
     | U7                                     | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.355 | 
     | nclk__L1_I0                            | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -3.030 | 
     | nclk__L2_I1                            | A v -> Y ^     | INVX8  | 0.302 | 0.308 |   0.887 |   -2.722 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[1] | CLK ^          | DFFSR  | 0.311 | 0.025 |   0.912 |   -2.697 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[3] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.912
- Recovery                      0.044
+ Phase Shift                   6.000
= Required Time                 6.867
- Arrival Time                  3.258
= Slack Time                    3.610
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    4.710 | 
     | U10                                           | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.267 |    4.877 | 
     | I0/FE_OFC0_nn_rst                             | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.679 | 
     | I0/FE_OFC6_nn_rst                             | A v -> Y ^     | INVX8  | 1.171 | 0.881 |   2.951 |    6.561 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[3] | R ^            | DFFSR  | 1.311 | 0.307 |   3.258 |    6.867 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -3.510 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.355 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -3.031 | 
     | nclk__L2_I1                                   | A v -> Y ^     | INVX8  | 0.302 | 0.308 |   0.887 |   -2.722 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[3] | CLK ^          | DFFSR  | 0.311 | 0.025 |   0.912 |   -2.698 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin I0/transmit/TCU/\reg_data_reg[4] /CLK 
Endpoint:   I0/transmit/TCU/\reg_data_reg[4] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                               (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.889
- Recovery                      0.042
+ Phase Shift                   6.000
= Required Time                 6.847
- Arrival Time                  3.234
= Slack Time                    3.613
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                  |                |        |       |       |  Time   |   Time   | 
     |----------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                  | n_rst ^        |        | 0.161 |       |   1.100 |    4.713 | 
     | U10                              | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |    4.880 | 
     | I0/FE_OFC0_nn_rst                | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.683 | 
     | I0/FE_OFC6_nn_rst                | A v -> Y ^     | INVX8  | 1.171 | 0.881 |   2.951 |    6.564 | 
     | I0/transmit/TCU/\reg_data_reg[4] | R ^            | DFFSR  | 1.298 | 0.283 |   3.234 |    6.847 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                  |                |        |       |       |  Time   |   Time   | 
     |----------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                  | clk ^          |        | 0.161 |       |   0.100 |   -3.513 | 
     | U7                               | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.359 | 
     | nclk__L1_I0                      | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -3.034 | 
     | nclk__L2_I3                      | A v -> Y ^     | INVX8  | 0.289 | 0.302 |   0.881 |   -2.732 | 
     | I0/transmit/TCU/\reg_data_reg[4] | CLK ^          | DFFSR  | 0.294 | 0.009 |   0.889 |   -2.723 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin I0/transmit/SHIFT_REGISTER/\Q_out_reg[2] /
CLK 
Endpoint:   I0/transmit/SHIFT_REGISTER/\Q_out_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.889
- Recovery                      0.024
+ Phase Shift                   6.000
= Required Time                 6.865
- Arrival Time                  3.233
= Slack Time                    3.632
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | n_rst ^        |        | 0.161 |       |   1.100 |    4.732 | 
     | U10                                      | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.267 |    4.900 | 
     | I0/FE_OFC0_nn_rst                        | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.702 | 
     | I0/FE_OFC4_nn_rst                        | A v -> Y ^     | INVX8  | 1.172 | 0.898 |   2.968 |    6.600 | 
     | I0/transmit/SHIFT_REGISTER/\Q_out_reg[2] | R ^            | DFFSR  | 1.259 | 0.265 |   3.233 |    6.865 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |   -3.532 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.378 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -3.065 | 
     | nclk__L2_I5                              | A v -> Y ^     | INVX8  | 0.292 | 0.308 |   0.876 |   -2.756 | 
     | I0/transmit/SHIFT_REGISTER/\Q_out_reg[2] | CLK ^          | DFFSR  | 0.300 | 0.014 |   0.889 |   -2.743 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin I0/transmit/STOP_CLOCK_GEN/CLOCKS/cur_flag_
reg/CLK 
Endpoint:   I0/transmit/STOP_CLOCK_GEN/CLOCKS/cur_flag_reg/R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.899
- Recovery                      0.021
+ Phase Shift                   6.000
= Required Time                 6.878
- Arrival Time                  3.242
= Slack Time                    3.636
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | n_rst ^        |        | 0.161 |       |   1.100 |    4.736 | 
     | U10                                            | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.267 |    4.903 | 
     | I0/FE_OFC0_nn_rst                              | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.706 | 
     | I0/FE_OFC4_nn_rst                              | A v -> Y ^     | INVX8  | 1.172 | 0.898 |   2.968 |    6.604 | 
     | I0/transmit/STOP_CLOCK_GEN/CLOCKS/cur_flag_reg | R ^            | DFFSR  | 1.255 | 0.274 |   3.242 |    6.878 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.161 |       |   0.100 |   -3.536 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.382 | 
     | nclk__L1_I1                                    | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -3.069 | 
     | nclk__L2_I8                                    | A v -> Y ^     | INVX8  | 0.313 | 0.328 |   0.895 |   -2.741 | 
     | I0/transmit/STOP_CLOCK_GEN/CLOCKS/cur_flag_reg | CLK ^          | DFFSR  | 0.316 | 0.004 |   0.899 |   -2.737 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin I0/transmit/SHIFT_ENABLE_GEN/load_enable_
gen/\cur_count_reg[0] /CLK 
Endpoint:   I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/\cur_count_reg[0] /R 
(^) checked with  leading edge of 'clk'
Beginpoint: n_rst                                                             
(^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.901
- Recovery                      0.020
+ Phase Shift                   6.000
= Required Time                 6.881
- Arrival Time                  3.244
= Slack Time                    3.637
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                    | n_rst ^        |        | 0.161 |       |   1.100 |    4.737 | 
     | U10                                                | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.267 |    4.904 | 
     | I0/FE_OFC0_nn_rst                                  | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.707 | 
     | I0/FE_OFC4_nn_rst                                  | A v -> Y ^     | INVX8  | 1.172 | 0.898 |   2.968 |    6.605 | 
     | I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/\cur_ | R ^            | DFFSR  | 1.255 | 0.276 |   3.244 |    6.881 | 
     | count_reg[0]                                       |                |        |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                    | clk ^          |        | 0.161 |       |   0.100 |   -3.537 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.382 | 
     | nclk__L1_I1                                        | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -3.069 | 
     | nclk__L2_I8                                        | A v -> Y ^     | INVX8  | 0.313 | 0.328 |   0.895 |   -2.742 | 
     | I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/\cur_ | CLK ^          | DFFSR  | 0.318 | 0.006 |   0.901 |   -2.736 | 
     | count_reg[0]                                       |                |        |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin I0/transmit/CRC_GENERATOR/\out_tmp_reg[11] 
/CLK 
Endpoint:   I0/transmit/CRC_GENERATOR/\out_tmp_reg[11] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.893
- Recovery                      0.026
+ Phase Shift                   6.000
= Required Time                 6.867
- Arrival Time                  3.230
= Slack Time                    3.637
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    4.737 | 
     | U10                                        | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.267 |    4.904 | 
     | I0/FE_OFC0_nn_rst                          | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.707 | 
     | I0/FE_OFC6_nn_rst                          | A v -> Y ^     | INVX8  | 1.171 | 0.881 |   2.951 |    6.588 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[11] | S ^            | DFFSR  | 1.295 | 0.279 |   3.230 |    6.867 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -3.537 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.383 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -3.058 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.289 | 0.302 |   0.881 |   -2.756 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[11] | CLK ^          | DFFSR  | 0.295 | 0.013 |   0.894 |   -2.743 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin I0/transmit/SHIFT_ENABLE_GEN/load_enable_
gen/\cur_count_reg[2] /CLK 
Endpoint:   I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/\cur_count_reg[2] /R 
(^) checked with  leading edge of 'clk'
Beginpoint: n_rst                                                             
(^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.904
- Recovery                      0.020
+ Phase Shift                   6.000
= Required Time                 6.885
- Arrival Time                  3.247
= Slack Time                    3.638
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                    | n_rst ^        |        | 0.161 |       |   1.100 |    4.738 | 
     | U10                                                | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.267 |    4.905 | 
     | I0/FE_OFC0_nn_rst                                  | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.708 | 
     | I0/FE_OFC4_nn_rst                                  | A v -> Y ^     | INVX8  | 1.172 | 0.898 |   2.968 |    6.606 | 
     | I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/\cur_ | R ^            | DFFSR  | 1.253 | 0.279 |   3.247 |    6.885 | 
     | count_reg[2]                                       |                |        |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                    | clk ^          |        | 0.161 |       |   0.100 |   -3.538 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.384 | 
     | nclk__L1_I1                                        | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -3.070 | 
     | nclk__L2_I8                                        | A v -> Y ^     | INVX8  | 0.313 | 0.328 |   0.895 |   -2.743 | 
     | I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/\cur_ | CLK ^          | DFFSR  | 0.320 | 0.009 |   0.904 |   -2.733 | 
     | count_reg[2]                                       |                |        |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin I0/receiveTOP/OFIF/WriteCnt/\cur_count_
reg[8] /CLK 
Endpoint:   I0/receiveTOP/OFIF/WriteCnt/\cur_count_reg[8] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.905
- Recovery                      0.019
+ Phase Shift                   6.000
= Required Time                 6.886
- Arrival Time                  3.247
= Slack Time                    3.638
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    4.738 | 
     | U10                                           | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |    4.906 | 
     | I0/FE_OFC0_nn_rst                             | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.708 | 
     | I0/FE_OFC4_nn_rst                             | A v -> Y ^     | INVX8  | 1.172 | 0.898 |   2.968 |    6.607 | 
     | I0/receiveTOP/OFIF/WriteCnt/\cur_count_reg[8] | R ^            | DFFSR  | 1.253 | 0.279 |   3.247 |    6.886 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -3.538 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.384 | 
     | nclk__L1_I1                                   | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -3.071 | 
     | nclk__L2_I8                                   | A v -> Y ^     | INVX8  | 0.313 | 0.328 |   0.895 |   -2.743 | 
     | I0/receiveTOP/OFIF/WriteCnt/\cur_count_reg[8] | CLK ^          | DFFSR  | 0.320 | 0.010 |   0.905 |   -2.733 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin I0/receiveTOP/OFIF/WriteCnt/\cur_count_
reg[11] /CLK 
Endpoint:   I0/receiveTOP/OFIF/WriteCnt/\cur_count_reg[11] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.906
- Recovery                      0.019
+ Phase Shift                   6.000
= Required Time                 6.887
- Arrival Time                  3.247
= Slack Time                    3.639
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | n_rst ^        |        | 0.161 |       |   1.100 |    4.740 | 
     | U10                                            | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |    4.907 | 
     | I0/FE_OFC0_nn_rst                              | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.709 | 
     | I0/FE_OFC4_nn_rst                              | A v -> Y ^     | INVX8  | 1.172 | 0.898 |   2.968 |    6.608 | 
     | I0/receiveTOP/OFIF/WriteCnt/\cur_count_reg[11] | R ^            | DFFSR  | 1.253 | 0.279 |   3.247 |    6.887 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.161 |       |   0.100 |   -3.539 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.385 | 
     | nclk__L1_I1                                    | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -3.072 | 
     | nclk__L2_I8                                    | A v -> Y ^     | INVX8  | 0.313 | 0.328 |   0.895 |   -2.744 | 
     | I0/receiveTOP/OFIF/WriteCnt/\cur_count_reg[11] | CLK ^          | DFFSR  | 0.320 | 0.011 |   0.906 |   -2.733 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin I0/transmit/SHIFT_ENABLE_GEN/load_enable_
gen/\cur_count_reg[1] /CLK 
Endpoint:   I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/\cur_count_reg[1] /R 
(^) checked with  leading edge of 'clk'
Beginpoint: n_rst                                                             
(^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.906
- Recovery                      0.019
+ Phase Shift                   6.000
= Required Time                 6.887
- Arrival Time                  3.247
= Slack Time                    3.640
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                    | n_rst ^        |        | 0.161 |       |   1.100 |    4.740 | 
     | U10                                                | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.267 |    4.907 | 
     | I0/FE_OFC0_nn_rst                                  | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.710 | 
     | I0/FE_OFC4_nn_rst                                  | A v -> Y ^     | INVX8  | 1.172 | 0.898 |   2.968 |    6.608 | 
     | I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/\cur_ | R ^            | DFFSR  | 1.253 | 0.279 |   3.247 |    6.887 | 
     | count_reg[1]                                       |                |        |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                    | clk ^          |        | 0.161 |       |   0.100 |   -3.540 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.386 | 
     | nclk__L1_I1                                        | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -3.072 | 
     | nclk__L2_I8                                        | A v -> Y ^     | INVX8  | 0.313 | 0.328 |   0.895 |   -2.745 | 
     | I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/\cur_ | CLK ^          | DFFSR  | 0.320 | 0.012 |   0.907 |   -2.733 | 
     | count_reg[1]                                       |                |        |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin I0/transmit/STOP_CLOCK_GEN/\cur_state_
reg[1] /CLK 
Endpoint:   I0/transmit/STOP_CLOCK_GEN/\cur_state_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.900
- Recovery                      0.021
+ Phase Shift                   6.000
= Required Time                 6.878
- Arrival Time                  3.238
= Slack Time                    3.640
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                              |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                              | n_rst ^        |        | 0.161 |       |   1.100 |    4.740 | 
     | U10                                          | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.267 |    4.908 | 
     | I0/FE_OFC0_nn_rst                            | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.710 | 
     | I0/FE_OFC4_nn_rst                            | A v -> Y ^     | INVX8  | 1.172 | 0.898 |   2.968 |    6.609 | 
     | I0/transmit/STOP_CLOCK_GEN/\cur_state_reg[1] | R ^            | DFFSR  | 1.257 | 0.270 |   3.238 |    6.878 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                              |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                              | clk ^          |        | 0.161 |       |   0.100 |   -3.540 | 
     | U7                                           | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.386 | 
     | nclk__L1_I1                                  | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -3.073 | 
     | nclk__L2_I8                                  | A v -> Y ^     | INVX8  | 0.313 | 0.328 |   0.895 |   -2.745 | 
     | I0/transmit/STOP_CLOCK_GEN/\cur_state_reg[1] | CLK ^          | DFFSR  | 0.317 | 0.005 |   0.900 |   -2.741 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin I0/transmit/SHIFT_ENABLE_GEN/load_enable_
gen/\cur_count_reg[3] /CLK 
Endpoint:   I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/\cur_count_reg[3] /R 
(^) checked with  leading edge of 'clk'
Beginpoint: n_rst                                                             
(^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.903
- Recovery                      0.021
+ Phase Shift                   6.000
= Required Time                 6.881
- Arrival Time                  3.238
= Slack Time                    3.644
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                    | n_rst ^        |        | 0.161 |       |   1.100 |    4.744 | 
     | U10                                                | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.267 |    4.911 | 
     | I0/FE_OFC0_nn_rst                                  | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.714 | 
     | I0/FE_OFC4_nn_rst                                  | A v -> Y ^     | INVX8  | 1.172 | 0.898 |   2.968 |    6.612 | 
     | I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/\cur_ | R ^            | DFFSR  | 1.257 | 0.269 |   3.238 |    6.881 | 
     | count_reg[3]                                       |                |        |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                    | clk ^          |        | 0.161 |       |   0.100 |   -3.544 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.390 | 
     | nclk__L1_I1                                        | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -3.077 | 
     | nclk__L2_I8                                        | A v -> Y ^     | INVX8  | 0.313 | 0.328 |   0.895 |   -2.749 | 
     | I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/\cur_ | CLK ^          | DFFSR  | 0.319 | 0.008 |   0.903 |   -2.741 | 
     | count_reg[3]                                       |                |        |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin I0/transmit/CRC_GENERATOR/\out_tmp_reg[4] /
CLK 
Endpoint:   I0/transmit/CRC_GENERATOR/\out_tmp_reg[4] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                        (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.894
- Recovery                      0.025
+ Phase Shift                   6.000
= Required Time                 6.869
- Arrival Time                  3.225
= Slack Time                    3.644
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | n_rst ^        |        | 0.161 |       |   1.100 |    4.744 | 
     | U10                                       | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.268 |    4.912 | 
     | I0/FE_OFC0_nn_rst                         | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.714 | 
     | I0/FE_OFC6_nn_rst                         | A v -> Y ^     | INVX8  | 1.171 | 0.881 |   2.951 |    6.595 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[4] | S ^            | DFFSR  | 1.291 | 0.274 |   3.225 |    6.869 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.161 |       |   0.100 |   -3.544 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.390 | 
     | nclk__L1_I0                               | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -3.065 | 
     | nclk__L2_I3                               | A v -> Y ^     | INVX8  | 0.289 | 0.302 |   0.881 |   -2.763 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[4] | CLK ^          | DFFSR  | 0.295 | 0.014 |   0.894 |   -2.750 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin I0/transmit/STOP_CLOCK_GEN/GENERATE_STOP_
CLOCK/cur_flag_reg/CLK 
Endpoint:   I0/transmit/STOP_CLOCK_GEN/GENERATE_STOP_CLOCK/cur_flag_reg/R (^) 
checked with  leading edge of 'clk'
Beginpoint: n_rst                                                         (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.902
- Recovery                      0.021
+ Phase Shift                   6.000
= Required Time                 6.881
- Arrival Time                  3.237
= Slack Time                    3.644
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                    | n_rst ^        |        | 0.161 |       |   1.100 |    4.744 | 
     | U10                                                | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.267 |    4.912 | 
     | I0/FE_OFC0_nn_rst                                  | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.714 | 
     | I0/FE_OFC4_nn_rst                                  | A v -> Y ^     | INVX8  | 1.172 | 0.898 |   2.968 |    6.612 | 
     | I0/transmit/STOP_CLOCK_GEN/GENERATE_STOP_CLOCK/cur | R ^            | DFFSR  | 1.257 | 0.269 |   3.237 |    6.881 | 
     | _flag_reg                                          |                |        |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                    | clk ^          |        | 0.161 |       |   0.100 |   -3.544 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.390 | 
     | nclk__L1_I1                                        | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -3.077 | 
     | nclk__L2_I8                                        | A v -> Y ^     | INVX8  | 0.313 | 0.328 |   0.895 |   -2.749 | 
     | I0/transmit/STOP_CLOCK_GEN/GENERATE_STOP_CLOCK/cur | CLK ^          | DFFSR  | 0.319 | 0.007 |   0.902 |   -2.742 | 
     | _flag_reg                                          |                |        |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin I0/transmit/STOP_CLOCK_GEN/GENERATE_STOP_
CLOCK/\cur_count_reg[0] /CLK 
Endpoint:   I0/transmit/STOP_CLOCK_GEN/GENERATE_STOP_CLOCK/\cur_count_reg[0] /R 
(^) checked with  leading edge of 'clk'
Beginpoint: n_rst                                                               
(^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.903
- Recovery                      0.022
+ Phase Shift                   6.000
= Required Time                 6.881
- Arrival Time                  3.234
= Slack Time                    3.647
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                    | n_rst ^        |        | 0.161 |       |   1.100 |    4.747 | 
     | U10                                                | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.267 |    4.915 | 
     | I0/FE_OFC0_nn_rst                                  | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.717 | 
     | I0/FE_OFC4_nn_rst                                  | A v -> Y ^     | INVX8  | 1.172 | 0.898 |   2.968 |    6.615 | 
     | I0/transmit/STOP_CLOCK_GEN/GENERATE_STOP_CLOCK/\cu | R ^            | DFFSR  | 1.258 | 0.266 |   3.234 |    6.881 | 
     | r_count_reg[0]                                     |                |        |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                    | clk ^          |        | 0.161 |       |   0.100 |   -3.547 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.393 | 
     | nclk__L1_I1                                        | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -3.080 | 
     | nclk__L2_I8                                        | A v -> Y ^     | INVX8  | 0.313 | 0.328 |   0.895 |   -2.752 | 
     | I0/transmit/STOP_CLOCK_GEN/GENERATE_STOP_CLOCK/\cu | CLK ^          | DFFSR  | 0.319 | 0.008 |   0.903 |   -2.744 | 
     | r_count_reg[0]                                     |                |        |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin I0/transmit/SHIFT_REGISTER/\Q_out_reg[1] /
CLK 
Endpoint:   I0/transmit/SHIFT_REGISTER/\Q_out_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.906
- Recovery                      0.022
+ Phase Shift                   6.000
= Required Time                 6.884
- Arrival Time                  3.230
= Slack Time                    3.654
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | n_rst ^        |        | 0.161 |       |   1.100 |    4.754 | 
     | U10                                      | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.267 |    4.922 | 
     | I0/FE_OFC0_nn_rst                        | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.724 | 
     | I0/FE_OFC4_nn_rst                        | A v -> Y ^     | INVX8  | 1.172 | 0.898 |   2.968 |    6.622 | 
     | I0/transmit/SHIFT_REGISTER/\Q_out_reg[1] | R ^            | DFFSR  | 1.260 | 0.262 |   3.230 |    6.884 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |   -3.554 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.400 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -3.087 | 
     | nclk__L2_I8                              | A v -> Y ^     | INVX8  | 0.313 | 0.328 |   0.895 |   -2.759 | 
     | I0/transmit/SHIFT_REGISTER/\Q_out_reg[1] | CLK ^          | DFFSR  | 0.321 | 0.011 |   0.906 |   -2.748 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin I0/transmit/SHIFT_REGISTER/\Q_out_reg[6] /
CLK 
Endpoint:   I0/transmit/SHIFT_REGISTER/\Q_out_reg[6] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.899
- Recovery                      0.026
+ Phase Shift                   6.000
= Required Time                 6.873
- Arrival Time                  3.217
= Slack Time                    3.656
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | n_rst ^        |        | 0.161 |       |   1.100 |    4.756 | 
     | U10                                      | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.267 |    4.923 | 
     | I0/FE_OFC0_nn_rst                        | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.726 | 
     | I0/FE_OFC4_nn_rst                        | A v -> Y ^     | INVX8  | 1.172 | 0.898 |   2.968 |    6.624 | 
     | I0/transmit/SHIFT_REGISTER/\Q_out_reg[6] | R ^            | DFFSR  | 1.264 | 0.249 |   3.217 |    6.873 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |   -3.556 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.402 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -3.089 | 
     | nclk__L2_I5                              | A v -> Y ^     | INVX8  | 0.292 | 0.308 |   0.876 |   -2.780 | 
     | I0/transmit/SHIFT_REGISTER/\Q_out_reg[6] | CLK ^          | DFFSR  | 0.302 | 0.023 |   0.899 |   -2.757 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin I0/transmit/SHIFT_REGISTER/\Q_out_reg[0] /
CLK 
Endpoint:   I0/transmit/SHIFT_REGISTER/\Q_out_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.909
- Recovery                      0.022
+ Phase Shift                   6.000
= Required Time                 6.887
- Arrival Time                  3.228
= Slack Time                    3.659
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | n_rst ^        |        | 0.161 |       |   1.100 |    4.759 | 
     | U10                                      | YPAD ^ -> DI ^ | PADINC | 0.117 | 0.168 |   1.267 |    4.926 | 
     | I0/FE_OFC0_nn_rst                        | A ^ -> Y v     | INVX2  | 1.103 | 0.802 |   2.070 |    5.729 | 
     | I0/FE_OFC4_nn_rst                        | A v -> Y ^     | INVX8  | 1.172 | 0.898 |   2.968 |    6.627 | 
     | I0/transmit/SHIFT_REGISTER/\Q_out_reg[0] | R ^            | DFFSR  | 1.260 | 0.260 |   3.228 |    6.887 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |   -3.559 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -3.405 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -3.091 | 
     | nclk__L2_I8                              | A v -> Y ^     | INVX8  | 0.313 | 0.328 |   0.895 |   -2.764 | 
     | I0/transmit/SHIFT_REGISTER/\Q_out_reg[0] | CLK ^          | DFFSR  | 0.322 | 0.014 |   0.909 |   -2.750 | 
     +---------------------------------------------------------------------------------------------------------+ 

