AArch64 SB+dmb.sys+pos
"DMB.SYsWR Fre PosWR Fre"
Cycle=Fre PosWR Fre DMB.SYsWR
Relax=
Safe=Fre PosWR DMB.SYsWR
Prefetch=
Com=Fr Fr
Orig=DMB.SYsWR Fre PosWR Fre
{
0:X1=x;
1:X1=x;
}
 P0          | P1          ;
 MOV W0,#1   | MOV W0,#2   ;
 STR W0,[X1] | STR W0,[X1] ;
 DMB SY      | LDR W2,[X1] ;
 LDR W2,[X1] |             ;
exists (not (0:X2=1 /\ (1:X2=2 /\ (x=1 \/ x=2) \/ 1:X2=1 /\ x=1) \/ 0:X2=2 /\ 1:X2=2 /\ x=2))
