#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x102f4a600 .scope module, "tb" "tb" 2 3;
 .timescale -9 -12;
v0x102f4fea0_0 .var "clk", 0 0;
v0x102f4ff40_0 .net "done", 0 0, v0x102f4eed0_0;  1 drivers
v0x102f4ffe0_0 .var "rst", 0 0;
v0x102f50080_0 .net "total_count", 63 0, v0x102f4fe00_0;  1 drivers
E_0x95140c080 .event anyedge, v0x102f4eed0_0;
S_0x102f46b50 .scope module, "uut" "solution" 2 10, 3 3 0, S_0x102f4a600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 64 "total_count";
    .port_info 3 /OUTPUT 1 "done";
v0x102f4a7e0_0 .net "clk", 0 0, v0x102f4fea0_0;  1 drivers
v0x102f4eed0_0 .var "done", 0 0;
v0x102f4ef70_0 .net "rst", 0 0, v0x102f4ffe0_0;  1 drivers
v0x102f4fe00_0 .var "total_count", 63 0;
E_0x95140c0c0 .event posedge, v0x102f4a7e0_0;
    .scope S_0x102f46b50;
T_0 ;
    %wait E_0x95140c0c0;
    %load/vec4 v0x102f4ef70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x102f4fe00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x102f4eed0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 2, 0, 64;
    %assign/vec4 v0x102f4fe00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x102f4eed0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x102f4a600;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x102f4fea0_0, 0, 1;
T_1.0 ;
    %delay 5000, 0;
    %load/vec4 v0x102f4fea0_0;
    %inv;
    %store/vec4 v0x102f4fea0_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x102f4a600;
T_2 ;
    %vpi_call 2 23 "$dumpfile", "build/wave.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x102f4a600 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x102f4ffe0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x102f4ffe0_0, 0, 1;
T_2.0 ;
    %load/vec4 v0x102f4ff40_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.1, 6;
    %wait E_0x95140c080;
    %jmp T_2.0;
T_2.1 ;
    %delay 100000, 0;
    %vpi_call 2 33 "$display", "--------------------------------" {0 0 0};
    %vpi_call 2 34 "$display", "Simulation Done." {0 0 0};
    %vpi_call 2 35 "$display", "Valid Regions: %d", v0x102f50080_0 {0 0 0};
    %vpi_call 2 36 "$display", "--------------------------------" {0 0 0};
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x102f4a600;
T_3 ;
    %delay 1410065408, 2;
    %vpi_call 2 43 "$display", "Timeout!" {0 0 0};
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sim/tb.v";
    "src/solution.v";
