# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do decoder_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {decoder.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:31:52 on Nov 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." decoder.vo 
# -- Compiling module decoder
# -- Compiling module hard_block
# 
# Top level modules:
# 	decoder
# End time: 19:31:52 on Nov 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/innopolis\ 1st\ semestr/Computer\ Architecture/week13 {D:/innopolis 1st semestr/Computer Architecture/week13/alu_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:31:52 on Nov 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/innopolis 1st semestr/Computer Architecture/week13" D:/innopolis 1st semestr/Computer Architecture/week13/alu_decoder.v 
# -- Compiling module alu_decoder
# 
# Top level modules:
# 	alu_decoder
# End time: 19:31:52 on Nov 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/innopolis\ 1st\ semestr/Computer\ Architecture/week13 {D:/innopolis 1st semestr/Computer Architecture/week13/main_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:31:52 on Nov 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/innopolis 1st semestr/Computer Architecture/week13" D:/innopolis 1st semestr/Computer Architecture/week13/main_decoder.v 
# -- Compiling module main_decoder
# 
# Top level modules:
# 	main_decoder
# End time: 19:31:52 on Nov 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/innopolis\ 1st\ semestr/Computer\ Architecture/week13 {D:/innopolis 1st semestr/Computer Architecture/week13/decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:31:52 on Nov 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/innopolis 1st semestr/Computer Architecture/week13" D:/innopolis 1st semestr/Computer Architecture/week13/decoder.v 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 19:31:52 on Nov 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/innopolis\ 1st\ semestr/Computer\ Architecture/week13 {D:/innopolis 1st semestr/Computer Architecture/week13/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:31:53 on Nov 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/innopolis 1st semestr/Computer Architecture/week13" D:/innopolis 1st semestr/Computer Architecture/week13/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:31:53 on Nov 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs="+acc"  test
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" test 
# Start time: 19:31:54 on Nov 26,2020
# ** Error: (vsim-3170) Could not find 'test'.
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/fiftyfivenm
#             D:/innopolis 1st semestr/Computer Architecture/week13/simulation/modelsim/gate_work
#             D:/innopolis 1st semestr/Computer Architecture/week13/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./decoder_run_msim_gate_verilog.do PAUSED at line 15
vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\"+acc\" work.main_decoder
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" work.main_decoder 
# Start time: 19:31:54 on Nov 26,2020
# Loading work.main_decoder
run -all
vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\"+acc\" work.alu_decoder
# End time: 19:32:59 on Nov 26,2020, Elapsed time: 0:01:05
# Errors: 1, Warnings: 0
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" work.alu_decoder 
# Start time: 19:32:59 on Nov 26,2020
# Loading work.alu_decoder
run -all
vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\"+acc\" work.alu_decoder work.main_decoder
# End time: 19:34:08 on Nov 26,2020, Elapsed time: 0:01:09
# Errors: 0, Warnings: 0
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" work.alu_decoder work.main_decoder 
# Start time: 19:34:08 on Nov 26,2020
# Loading work.alu_decoder
# Loading work.main_decoder
run -all
# Load canceled
