--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml photon.twx photon.ncd -o photon.twr photon.pcf -ucf
xem6010.ucf

Design file:              photon.ncd
Physical constraint file: photon.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X30Y17.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.543ns (Levels of Logic = 0)
  Clock Path Skew:      -0.043ns (0.497 - 0.540)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y15.AQ      Tcko                  0.525   okHI/rst2
                                                       okHI/flop2
    SLICE_X30Y17.CX      net (fanout=2)        0.933   okHI/rst2
    SLICE_X30Y17.CLK     Tdick                 0.085   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.543ns (0.610ns logic, 0.933ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X30Y17.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.208ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y17.CQ      Tcko                  0.525   okHI/rst4
                                                       okHI/flop3
    SLICE_X30Y17.DX      net (fanout=2)        0.598   okHI/rst3
    SLICE_X30Y17.CLK     Tdick                 0.085   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.208ns (0.610ns logic, 0.598ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X30Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.099ns (Levels of Logic = 0)
  Clock Path Skew:      0.384ns (0.510 - 0.126)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y14.AQ      Tcko                  0.525   okHI/rst1
                                                       okHI/flop1
    SLICE_X30Y15.AX      net (fanout=1)        0.489   okHI/rst1
    SLICE_X30Y15.CLK     Tdick                 0.085   okHI/rst2
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.099ns (0.610ns logic, 0.489ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X30Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.233ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.493ns (Levels of Logic = 0)
  Clock Path Skew:      0.260ns (0.260 - 0.000)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y14.AQ      Tcko                  0.234   okHI/rst1
                                                       okHI/flop1
    SLICE_X30Y15.AX      net (fanout=1)        0.218   okHI/rst1
    SLICE_X30Y15.CLK     Tckdi       (-Th)    -0.041   okHI/rst2
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (0.275ns logic, 0.218ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X30Y17.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y17.CQ      Tcko                  0.234   okHI/rst4
                                                       okHI/flop3
    SLICE_X30Y17.DX      net (fanout=2)        0.164   okHI/rst3
    SLICE_X30Y17.CLK     Tckdi       (-Th)    -0.041   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.275ns logic, 0.164ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X30Y17.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.759ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.740ns (Levels of Logic = 0)
  Clock Path Skew:      -0.019ns (0.226 - 0.245)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y15.AQ      Tcko                  0.234   okHI/rst2
                                                       okHI/flop2
    SLICE_X30Y17.CX      net (fanout=2)        0.465   okHI/rst2
    SLICE_X30Y17.CLK     Tckdi       (-Th)    -0.041   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.740ns (0.275ns logic, 0.465ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk1 = PERIOD TIMEGRP "clk1" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk1 = PERIOD TIMEGRP "clk1" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.010ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.990ns (334.448MHz) (Tdcmper_CLKOUT)
  Physical resource: pll/dcm_sp_inst/CLK2X
  Logical resource: pll/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: pll/clk2x
--------------------------------------------------------------------------------
Slack: 4.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_CLKIN)
  Physical resource: pll/dcm_sp_inst/CLKIN
  Logical resource: pll/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_CLKOUT)
  Physical resource: pll/dcm_sp_inst/CLK0
  Logical resource: pll/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: pll/clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.480ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<31>/CLK
  Logical resource: fifo_photon_din_24/CK
  Location pin: SLICE_X38Y61.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<31>/CLK
  Logical resource: fifo_photon_din_28/CK
  Location pin: SLICE_X38Y61.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<31>/CLK
  Logical resource: fifo_photon_din_25/CK
  Location pin: SLICE_X38Y61.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk_100 = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.480ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk_100 = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: normal_pmt_auto_count_clk/CLK
  Logical resource: normal_pmt_auto_count_clk/CK
  Location pin: SLICE_X6Y72.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pmt_readout_count_var_11_C_11/CLK
  Logical resource: pmt_readout_count_var_11_C_11/CK
  Location pin: SLICE_X6Y84.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 9.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: pmt_readout_count_var_11_C_11/SR
  Logical resource: pmt_readout_count_var_11_C_11/SR
  Location pin: SLICE_X6Y84.SR
  Clock network: readout_should_count_pmt_readout_count[11]_AND_627_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" 
TS_okHostClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 26893 paths analyzed, 6173 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.321ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hi_dataout_reg_10 (SLICE_X27Y39.C2), 97 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_10 (FF)
  Requirement:          20.830ns
  Data Path Delay:      16.129ns (Levels of Logic = 4)
  Clock Path Skew:      -0.057ns (0.694 - 0.751)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y58.DOB3    Trcko_DOB             2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X52Y110.D3     net (fanout=1)        5.863   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.ram_doutb<3>
    SLICE_X52Y110.D      Tilo                  0.254   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_84
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_84
    SLICE_X32Y76.C5      net (fanout=1)        3.324   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_84
    SLICE_X32Y76.CMUX    Tilo                  0.403   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_71
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_31
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_0
    SLICE_X27Y39.A6      net (fanout=1)        3.132   time_resolved_pipe_out_data<10>
    SLICE_X27Y39.A       Tilo                  0.259   okHI/hi_dataout_reg<9>
                                                       okWO/ok2_int<95>
    SLICE_X27Y39.C2      net (fanout=1)        0.530   ok2<10>
    SLICE_X27Y39.CLK     Tas                   0.264   okHI/hi_dataout_reg<9>
                                                       okHI/core0/core0/Mmux_hi_dataout611
                                                       okHI/hi_dataout_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     16.129ns (3.280ns logic, 12.849ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 (FF)
  Destination:          okHI/hi_dataout_reg_10 (FF)
  Requirement:          20.830ns
  Data Path Delay:      13.077ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.694 - 0.745)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 to okHI/hi_dataout_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y76.AQ      Tcko                  0.430   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0
    SLICE_X52Y110.D2     net (fanout=72)       4.481   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<0>
    SLICE_X52Y110.D      Tilo                  0.254   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_84
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_84
    SLICE_X32Y76.C5      net (fanout=1)        3.324   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_84
    SLICE_X32Y76.CMUX    Tilo                  0.403   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_71
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_31
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_0
    SLICE_X27Y39.A6      net (fanout=1)        3.132   time_resolved_pipe_out_data<10>
    SLICE_X27Y39.A       Tilo                  0.259   okHI/hi_dataout_reg<9>
                                                       okWO/ok2_int<95>
    SLICE_X27Y39.C2      net (fanout=1)        0.530   ok2<10>
    SLICE_X27Y39.CLK     Tas                   0.264   okHI/hi_dataout_reg<9>
                                                       okHI/core0/core0/Mmux_hi_dataout611
                                                       okHI/hi_dataout_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     13.077ns (1.610ns logic, 11.467ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 (FF)
  Destination:          okHI/hi_dataout_reg_10 (FF)
  Requirement:          20.830ns
  Data Path Delay:      13.061ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.694 - 0.745)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 to okHI/hi_dataout_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y76.AQ      Tcko                  0.430   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0
    SLICE_X5Y104.D3      net (fanout=72)       4.256   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<0>
    SLICE_X5Y104.D       Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_101
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_101
    SLICE_X32Y76.D6      net (fanout=1)        3.529   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_101
    SLICE_X32Y76.CMUX    Topdc                 0.402   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_71
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_41
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_0
    SLICE_X27Y39.A6      net (fanout=1)        3.132   time_resolved_pipe_out_data<10>
    SLICE_X27Y39.A       Tilo                  0.259   okHI/hi_dataout_reg<9>
                                                       okWO/ok2_int<95>
    SLICE_X27Y39.C2      net (fanout=1)        0.530   ok2<10>
    SLICE_X27Y39.CLK     Tas                   0.264   okHI/hi_dataout_reg<9>
                                                       okHI/core0/core0/Mmux_hi_dataout611
                                                       okHI/hi_dataout_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     13.061ns (1.614ns logic, 11.447ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_dataout_reg_8 (SLICE_X26Y40.C1), 97 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_8 (FF)
  Requirement:          20.830ns
  Data Path Delay:      16.046ns (Levels of Logic = 4)
  Clock Path Skew:      -0.057ns (0.694 - 0.751)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y58.DOB1    Trcko_DOB             2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X49Y110.D3     net (fanout=1)        5.295   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.ram_doutb<1>
    SLICE_X49Y110.D      Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_843
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_843
    SLICE_X28Y76.C3      net (fanout=1)        3.998   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_843
    SLICE_X28Y76.CMUX    Tilo                  0.403   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_714
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_314
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_13
    SLICE_X26Y40.A5      net (fanout=1)        2.858   time_resolved_pipe_out_data<8>
    SLICE_X26Y40.A       Tilo                  0.254   okHI/hi_dataout_reg<8>
                                                       okWO/ok2_int<93>
    SLICE_X26Y40.C1      net (fanout=1)        0.540   ok2<8>
    SLICE_X26Y40.CLK     Tas                   0.339   okHI/hi_dataout_reg<8>
                                                       okHI/core0/core0/Mmux_hi_dataout811
                                                       okHI/hi_dataout_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     16.046ns (3.355ns logic, 12.691ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 (FF)
  Destination:          okHI/hi_dataout_reg_8 (FF)
  Requirement:          20.830ns
  Data Path Delay:      12.831ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.694 - 0.745)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 to okHI/hi_dataout_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y76.AQ      Tcko                  0.430   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0
    SLICE_X49Y110.D6     net (fanout=72)       3.750   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<0>
    SLICE_X49Y110.D      Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_843
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_843
    SLICE_X28Y76.C3      net (fanout=1)        3.998   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_843
    SLICE_X28Y76.CMUX    Tilo                  0.403   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_714
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_314
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_13
    SLICE_X26Y40.A5      net (fanout=1)        2.858   time_resolved_pipe_out_data<8>
    SLICE_X26Y40.A       Tilo                  0.254   okHI/hi_dataout_reg<8>
                                                       okWO/ok2_int<93>
    SLICE_X26Y40.C1      net (fanout=1)        0.540   ok2<8>
    SLICE_X26Y40.CLK     Tas                   0.339   okHI/hi_dataout_reg<8>
                                                       okHI/core0/core0/Mmux_hi_dataout811
                                                       okHI/hi_dataout_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     12.831ns (1.685ns logic, 11.146ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 (FF)
  Destination:          okHI/hi_dataout_reg_8 (FF)
  Requirement:          20.830ns
  Data Path Delay:      12.815ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.694 - 0.745)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 to okHI/hi_dataout_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y76.BQ      Tcko                  0.430   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1
    SLICE_X49Y110.D4     net (fanout=72)       3.734   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
    SLICE_X49Y110.D      Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_843
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_843
    SLICE_X28Y76.C3      net (fanout=1)        3.998   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_843
    SLICE_X28Y76.CMUX    Tilo                  0.403   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_714
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_314
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_13
    SLICE_X26Y40.A5      net (fanout=1)        2.858   time_resolved_pipe_out_data<8>
    SLICE_X26Y40.A       Tilo                  0.254   okHI/hi_dataout_reg<8>
                                                       okWO/ok2_int<93>
    SLICE_X26Y40.C1      net (fanout=1)        0.540   ok2<8>
    SLICE_X26Y40.CLK     Tas                   0.339   okHI/hi_dataout_reg<8>
                                                       okHI/core0/core0/Mmux_hi_dataout811
                                                       okHI/hi_dataout_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     12.815ns (1.685ns logic, 11.130ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_dataout_reg_13 (SLICE_X33Y40.C4), 97 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_13 (FF)
  Requirement:          20.830ns
  Data Path Delay:      15.691ns (Levels of Logic = 4)
  Clock Path Skew:      -0.078ns (0.673 - 0.751)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y58.DOB6    Trcko_DOB             2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X53Y110.D5     net (fanout=1)        5.736   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.ram_doutb<6>
    SLICE_X53Y110.D      Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_813
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_813
    SLICE_X36Y76.C6      net (fanout=1)        3.193   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_813
    SLICE_X36Y76.CMUX    Tilo                  0.403   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_74
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_34
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_3
    SLICE_X33Y40.B6      net (fanout=1)        3.048   time_resolved_pipe_out_data<13>
    SLICE_X33Y40.B       Tilo                  0.259   okHI/hi_dataout_reg<13>
                                                       okWO/ok2_int<98>
    SLICE_X33Y40.C4      net (fanout=1)        0.320   ok2<13>
    SLICE_X33Y40.CLK     Tas                   0.373   okHI/hi_dataout_reg<13>
                                                       okHI/core0/core0/Mmux_hi_dataout311
                                                       okHI/hi_dataout_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     15.691ns (3.394ns logic, 12.297ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 (FF)
  Destination:          okHI/hi_dataout_reg_13 (FF)
  Requirement:          20.830ns
  Data Path Delay:      12.859ns (Levels of Logic = 4)
  Clock Path Skew:      -0.072ns (0.673 - 0.745)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 to okHI/hi_dataout_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y76.AQ      Tcko                  0.430   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0
    SLICE_X4Y103.D3      net (fanout=72)       3.969   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<0>
    SLICE_X4Y103.D       Tilo                  0.235   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_104
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_104
    SLICE_X36Y76.D4      net (fanout=1)        3.823   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_104
    SLICE_X36Y76.CMUX    Topdc                 0.402   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_74
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_44
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_3
    SLICE_X33Y40.B6      net (fanout=1)        3.048   time_resolved_pipe_out_data<13>
    SLICE_X33Y40.B       Tilo                  0.259   okHI/hi_dataout_reg<13>
                                                       okWO/ok2_int<98>
    SLICE_X33Y40.C4      net (fanout=1)        0.320   ok2<13>
    SLICE_X33Y40.CLK     Tas                   0.373   okHI/hi_dataout_reg<13>
                                                       okHI/core0/core0/Mmux_hi_dataout311
                                                       okHI/hi_dataout_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     12.859ns (1.699ns logic, 11.160ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 (FF)
  Destination:          okHI/hi_dataout_reg_13 (FF)
  Requirement:          20.830ns
  Data Path Delay:      12.803ns (Levels of Logic = 4)
  Clock Path Skew:      -0.072ns (0.673 - 0.745)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 to okHI/hi_dataout_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y76.BQ      Tcko                  0.430   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1
    SLICE_X4Y103.D4      net (fanout=72)       3.913   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
    SLICE_X4Y103.D       Tilo                  0.235   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_104
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_104
    SLICE_X36Y76.D4      net (fanout=1)        3.823   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_104
    SLICE_X36Y76.CMUX    Topdc                 0.402   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_74
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_44
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_3
    SLICE_X33Y40.B6      net (fanout=1)        3.048   time_resolved_pipe_out_data<13>
    SLICE_X33Y40.B       Tilo                  0.259   okHI/hi_dataout_reg<13>
                                                       okWO/ok2_int<98>
    SLICE_X33Y40.C4      net (fanout=1)        0.320   ok2<13>
    SLICE_X33Y40.CLK     Tas                   0.373   okHI/hi_dataout_reg<13>
                                                       okHI/core0/core0/Mmux_hi_dataout311
                                                       okHI/hi_dataout_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     12.803ns (1.699ns logic, 11.104ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y26.DIA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep81/ep_dataout_2 (FF)
  Destination:          fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep81/ep_dataout_2 to fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y51.CQ      Tcko                  0.200   pipe_in_data_dds<3>
                                                       ep81/ep_dataout_2
    RAMB16_X2Y26.DIA2    net (fanout=1)        0.125   pipe_in_data_dds<2>
    RAMB16_X2Y26.CLKA    Trckd_DIA   (-Th)     0.053   fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.272ns (0.147ns logic, 0.125ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA (SLICE_X18Y15.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.282ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_4 (FF)
  Destination:          okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.319ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.249 - 0.212)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_4 to okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y16.AQ      Tcko                  0.198   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<5>
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_4
    SLICE_X18Y15.D5      net (fanout=6)        0.178   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<4>
    SLICE_X18Y15.CLK     Tah         (-Th)     0.057   okHI/core0/core0/a0/tok_mem_dataout<2>
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (0.141ns logic, 0.178ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB (SLICE_X18Y15.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.282ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_4 (FF)
  Destination:          okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.319ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.249 - 0.212)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_4 to okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y16.AQ      Tcko                  0.198   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<5>
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_4
    SLICE_X18Y15.D5      net (fanout=6)        0.178   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<4>
    SLICE_X18Y15.CLK     Tah         (-Th)     0.057   okHI/core0/core0/a0/tok_mem_dataout<2>
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (0.141ns logic, 0.178ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Logical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y18.CLKB
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y16.CLKB
  Clock network: ok1<24>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 65 paths analyzed, 65 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.630ns.
--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_3 (SLICE_X41Y51.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               photon_time_tag_3 (FF)
  Destination:          fifo_photon_din_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.744ns (Levels of Logic = 0)
  Clock Path Skew:      -0.501ns (2.659 - 3.160)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: photon_time_tag_3 to fifo_photon_din_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y52.DQ      Tcko                  0.430   photon_time_tag<3>
                                                       photon_time_tag_3
    SLICE_X41Y51.DX      net (fanout=1)        2.200   photon_time_tag<3>
    SLICE_X41Y51.CLK     Tdick                 0.114   fifo_photon_din<3>
                                                       fifo_photon_din_3
    -------------------------------------------------  ---------------------------
    Total                                      2.744ns (0.544ns logic, 2.200ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_0 (SLICE_X41Y51.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               photon_time_tag_0 (FF)
  Destination:          fifo_photon_din_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.466ns (Levels of Logic = 0)
  Clock Path Skew:      -0.501ns (2.659 - 3.160)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: photon_time_tag_0 to fifo_photon_din_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y52.AQ      Tcko                  0.430   photon_time_tag<3>
                                                       photon_time_tag_0
    SLICE_X41Y51.AX      net (fanout=1)        1.922   photon_time_tag<0>
    SLICE_X41Y51.CLK     Tdick                 0.114   fifo_photon_din<3>
                                                       fifo_photon_din_0
    -------------------------------------------------  ---------------------------
    Total                                      2.466ns (0.544ns logic, 1.922ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_1 (SLICE_X41Y51.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               photon_time_tag_1 (FF)
  Destination:          fifo_photon_din_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.279ns (Levels of Logic = 0)
  Clock Path Skew:      -0.501ns (2.659 - 3.160)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: photon_time_tag_1 to fifo_photon_din_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y52.BQ      Tcko                  0.430   photon_time_tag<3>
                                                       photon_time_tag_1
    SLICE_X41Y51.BX      net (fanout=1)        1.735   photon_time_tag<1>
    SLICE_X41Y51.CLK     Tdick                 0.114   fifo_photon_din<3>
                                                       fifo_photon_din_1
    -------------------------------------------------  ---------------------------
    Total                                      2.279ns (0.544ns logic, 1.735ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_31 (SLICE_X38Y61.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photon_time_tag_31 (FF)
  Destination:          fifo_photon_din_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.901ns (Levels of Logic = 0)
  Clock Path Skew:      0.504ns (3.162 - 2.658)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Slow Process Corner: photon_time_tag_31 to fifo_photon_din_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y59.DQ      Tcko                  0.405   photon_time_tag<31>
                                                       photon_time_tag_31
    SLICE_X38Y61.DX      net (fanout=1)        0.486   photon_time_tag<31>
    SLICE_X38Y61.CLK     Tckdi       (-Th)    -0.010   fifo_photon_din<31>
                                                       fifo_photon_din_31
    -------------------------------------------------  ---------------------------
    Total                                      0.901ns (0.415ns logic, 0.486ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_29 (SLICE_X38Y61.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photon_time_tag_29 (FF)
  Destination:          fifo_photon_din_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.909ns (Levels of Logic = 0)
  Clock Path Skew:      0.504ns (3.162 - 2.658)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Slow Process Corner: photon_time_tag_29 to fifo_photon_din_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y59.BQ      Tcko                  0.405   photon_time_tag<31>
                                                       photon_time_tag_29
    SLICE_X38Y61.BX      net (fanout=1)        0.494   photon_time_tag<29>
    SLICE_X38Y61.CLK     Tckdi       (-Th)    -0.010   fifo_photon_din<31>
                                                       fifo_photon_din_29
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.415ns logic, 0.494ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_28 (SLICE_X38Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photon_time_tag_28 (FF)
  Destination:          fifo_photon_din_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.521ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (1.221 - 1.153)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: photon_time_tag_28 to fifo_photon_din_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y59.AQ      Tcko                  0.198   photon_time_tag<31>
                                                       photon_time_tag_28
    SLICE_X38Y61.AX      net (fanout=1)        0.282   photon_time_tag<28>
    SLICE_X38Y61.CLK     Tckdi       (-Th)    -0.041   fifo_photon_din<31>
                                                       fifo_photon_din_28
    -------------------------------------------------  ---------------------------
    Total                                      0.521ns (0.239ns logic, 0.282ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll/clkout1_buf/I0
  Logical resource: pll/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: pll/clk2x
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<31>/CLK
  Logical resource: fifo_photon_din_24/CK
  Location pin: SLICE_X38Y61.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<31>/CLK
  Logical resource: fifo_photon_din_28/CK
  Location pin: SLICE_X38Y61.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 225503 paths analyzed, 1944 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.349ns.
--------------------------------------------------------------------------------

Paths for end point ram_read_address_6 (SLICE_X46Y57.CX), 1164 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_0 (FF)
  Destination:          ram_read_address_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.193ns (Levels of Logic = 8)
  Clock Path Skew:      -0.021ns (0.286 - 0.307)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_0 to ram_read_address_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y53.DQ      Tcko                  0.476   time_count<0>
                                                       time_count_0
    SLICE_X40Y52.A3      net (fanout=2)        0.544   time_count<0>
    SLICE_X40Y52.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_lut<0>_INV_0
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X40Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X40Y53.COUT    Tbyp                  0.091   time_count<0>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X40Y54.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X40Y54.DMUX    Tcind                 0.289   seq_count<4>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X42Y54.D2      net (fanout=2)        1.383   time_count[31]_GND_8_o_add_25_OUT<11>
    SLICE_X42Y54.COUT    Topcyd                0.290   Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<3>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_lut<3>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<3>
    SLICE_X42Y55.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<3>
    SLICE_X42Y55.COUT    Tbyp                  0.091   Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<7>
    SLICE_X42Y56.CIN     net (fanout=1)        0.082   Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<7>
    SLICE_X42Y56.CMUX    Tcinc                 0.296   Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT1011_cy
    SLICE_X53Y58.B1      net (fanout=10)       1.416   time_stamp[31]_time_count[31]_equal_27_o
    SLICE_X53Y58.BMUX    Tilo                  0.337   time_stamp<2>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT1111
    SLICE_X49Y57.A3      net (fanout=8)        0.919   Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT111
    SLICE_X49Y57.A       Tilo                  0.259   pulser_ram_addrb<9>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT14
    SLICE_X46Y57.CX      net (fanout=1)        1.125   ram_read_address[9]_ram_process_count[3]_mux_121_OUT<6>
    SLICE_X46Y57.CLK     Tdick                 0.114   ram_read_address<7>
                                                       ram_read_address_6
    -------------------------------------------------  ---------------------------
    Total                                      8.193ns (2.715ns logic, 5.478ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_0 (FF)
  Destination:          ram_read_address_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.185ns (Levels of Logic = 11)
  Clock Path Skew:      -0.021ns (0.286 - 0.307)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_0 to ram_read_address_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y53.DQ      Tcko                  0.476   time_count<0>
                                                       time_count_0
    SLICE_X40Y52.A3      net (fanout=2)        0.544   time_count<0>
    SLICE_X40Y52.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_lut<0>_INV_0
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X40Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X40Y53.COUT    Tbyp                  0.091   time_count<0>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X40Y54.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X40Y54.COUT    Tbyp                  0.091   seq_count<4>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X40Y55.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X40Y55.COUT    Tbyp                  0.091   pipe_in_data_dds<8>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X40Y56.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X40Y56.COUT    Tbyp                  0.091   seq_count<12>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X40Y57.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X40Y57.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X40Y58.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X40Y58.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
    SLICE_X40Y59.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
    SLICE_X40Y59.BMUX    Tcinb                 0.277   time_count[31]_GND_8_o_add_25_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_xor<31>
    SLICE_X42Y56.B6      net (fanout=2)        0.999   time_count[31]_GND_8_o_add_25_OUT<29>
    SLICE_X42Y56.CMUX    Topbc                 0.601   Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT1011_cy
    SLICE_X53Y58.B1      net (fanout=10)       1.416   time_stamp[31]_time_count[31]_equal_27_o
    SLICE_X53Y58.BMUX    Tilo                  0.337   time_stamp<2>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT1111
    SLICE_X49Y57.A3      net (fanout=8)        0.919   Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT111
    SLICE_X49Y57.A       Tilo                  0.259   pulser_ram_addrb<9>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT14
    SLICE_X46Y57.CX      net (fanout=1)        1.125   ram_read_address[9]_ram_process_count[3]_mux_121_OUT<6>
    SLICE_X46Y57.CLK     Tdick                 0.114   ram_read_address<7>
                                                       ram_read_address_6
    -------------------------------------------------  ---------------------------
    Total                                      8.185ns (3.082ns logic, 5.103ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_0 (FF)
  Destination:          ram_read_address_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.180ns (Levels of Logic = 9)
  Clock Path Skew:      -0.021ns (0.286 - 0.307)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_0 to ram_read_address_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y53.DQ      Tcko                  0.476   time_count<0>
                                                       time_count_0
    SLICE_X40Y52.A3      net (fanout=2)        0.544   time_count<0>
    SLICE_X40Y52.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_lut<0>_INV_0
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X40Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X40Y53.COUT    Tbyp                  0.091   time_count<0>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X40Y54.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X40Y54.COUT    Tbyp                  0.091   seq_count<4>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X40Y55.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X40Y55.COUT    Tbyp                  0.091   pipe_in_data_dds<8>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X40Y56.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X40Y56.AMUX    Tcina                 0.210   seq_count<12>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X42Y55.B3      net (fanout=2)        1.118   time_count[31]_GND_8_o_add_25_OUT<16>
    SLICE_X42Y55.COUT    Topcyb                0.448   Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_lut<5>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<7>
    SLICE_X42Y56.CIN     net (fanout=1)        0.082   Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<7>
    SLICE_X42Y56.CMUX    Tcinc                 0.296   Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT1011_cy
    SLICE_X53Y58.B1      net (fanout=10)       1.416   time_stamp[31]_time_count[31]_equal_27_o
    SLICE_X53Y58.BMUX    Tilo                  0.337   time_stamp<2>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT1111
    SLICE_X49Y57.A3      net (fanout=8)        0.919   Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT111
    SLICE_X49Y57.A       Tilo                  0.259   pulser_ram_addrb<9>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT14
    SLICE_X46Y57.CX      net (fanout=1)        1.125   ram_read_address[9]_ram_process_count[3]_mux_121_OUT<6>
    SLICE_X46Y57.CLK     Tdick                 0.114   ram_read_address<7>
                                                       ram_read_address_6
    -------------------------------------------------  ---------------------------
    Total                                      8.180ns (2.885ns logic, 5.295ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point pulser_ram_addrb_8 (SLICE_X49Y57.CX), 1166 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_0 (FF)
  Destination:          pulser_ram_addrb_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.045ns (Levels of Logic = 8)
  Clock Path Skew:      -0.021ns (0.286 - 0.307)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_0 to pulser_ram_addrb_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y53.DQ      Tcko                  0.476   time_count<0>
                                                       time_count_0
    SLICE_X40Y52.A3      net (fanout=2)        0.544   time_count<0>
    SLICE_X40Y52.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_lut<0>_INV_0
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X40Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X40Y53.COUT    Tbyp                  0.091   time_count<0>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X40Y54.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X40Y54.DMUX    Tcind                 0.289   seq_count<4>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X42Y54.D2      net (fanout=2)        1.383   time_count[31]_GND_8_o_add_25_OUT<11>
    SLICE_X42Y54.COUT    Topcyd                0.290   Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<3>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_lut<3>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<3>
    SLICE_X42Y55.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<3>
    SLICE_X42Y55.COUT    Tbyp                  0.091   Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<7>
    SLICE_X42Y56.CIN     net (fanout=1)        0.082   Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<7>
    SLICE_X42Y56.CMUX    Tcinc                 0.296   Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT1011_cy
    SLICE_X53Y58.B1      net (fanout=10)       1.416   time_stamp[31]_time_count[31]_equal_27_o
    SLICE_X53Y58.BMUX    Tilo                  0.337   time_stamp<2>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT1111
    SLICE_X48Y57.B3      net (fanout=8)        0.979   Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT111
    SLICE_X48Y57.B       Tilo                  0.254   ram_read_address<9>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT181
    SLICE_X49Y57.CX      net (fanout=1)        0.922   ram_read_address[9]_ram_process_count[3]_mux_121_OUT<8>
    SLICE_X49Y57.CLK     Tdick                 0.114   pulser_ram_addrb<9>
                                                       pulser_ram_addrb_8
    -------------------------------------------------  ---------------------------
    Total                                      8.045ns (2.710ns logic, 5.335ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_0 (FF)
  Destination:          pulser_ram_addrb_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.037ns (Levels of Logic = 11)
  Clock Path Skew:      -0.021ns (0.286 - 0.307)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_0 to pulser_ram_addrb_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y53.DQ      Tcko                  0.476   time_count<0>
                                                       time_count_0
    SLICE_X40Y52.A3      net (fanout=2)        0.544   time_count<0>
    SLICE_X40Y52.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_lut<0>_INV_0
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X40Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X40Y53.COUT    Tbyp                  0.091   time_count<0>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X40Y54.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X40Y54.COUT    Tbyp                  0.091   seq_count<4>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X40Y55.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X40Y55.COUT    Tbyp                  0.091   pipe_in_data_dds<8>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X40Y56.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X40Y56.COUT    Tbyp                  0.091   seq_count<12>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X40Y57.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X40Y57.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X40Y58.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X40Y58.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
    SLICE_X40Y59.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
    SLICE_X40Y59.BMUX    Tcinb                 0.277   time_count[31]_GND_8_o_add_25_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_xor<31>
    SLICE_X42Y56.B6      net (fanout=2)        0.999   time_count[31]_GND_8_o_add_25_OUT<29>
    SLICE_X42Y56.CMUX    Topbc                 0.601   Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT1011_cy
    SLICE_X53Y58.B1      net (fanout=10)       1.416   time_stamp[31]_time_count[31]_equal_27_o
    SLICE_X53Y58.BMUX    Tilo                  0.337   time_stamp<2>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT1111
    SLICE_X48Y57.B3      net (fanout=8)        0.979   Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT111
    SLICE_X48Y57.B       Tilo                  0.254   ram_read_address<9>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT181
    SLICE_X49Y57.CX      net (fanout=1)        0.922   ram_read_address[9]_ram_process_count[3]_mux_121_OUT<8>
    SLICE_X49Y57.CLK     Tdick                 0.114   pulser_ram_addrb<9>
                                                       pulser_ram_addrb_8
    -------------------------------------------------  ---------------------------
    Total                                      8.037ns (3.077ns logic, 4.960ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_0 (FF)
  Destination:          pulser_ram_addrb_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.032ns (Levels of Logic = 9)
  Clock Path Skew:      -0.021ns (0.286 - 0.307)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_0 to pulser_ram_addrb_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y53.DQ      Tcko                  0.476   time_count<0>
                                                       time_count_0
    SLICE_X40Y52.A3      net (fanout=2)        0.544   time_count<0>
    SLICE_X40Y52.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_lut<0>_INV_0
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X40Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X40Y53.COUT    Tbyp                  0.091   time_count<0>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X40Y54.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X40Y54.COUT    Tbyp                  0.091   seq_count<4>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X40Y55.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X40Y55.COUT    Tbyp                  0.091   pipe_in_data_dds<8>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X40Y56.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X40Y56.AMUX    Tcina                 0.210   seq_count<12>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X42Y55.B3      net (fanout=2)        1.118   time_count[31]_GND_8_o_add_25_OUT<16>
    SLICE_X42Y55.COUT    Topcyb                0.448   Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_lut<5>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<7>
    SLICE_X42Y56.CIN     net (fanout=1)        0.082   Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<7>
    SLICE_X42Y56.CMUX    Tcinc                 0.296   Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT1011_cy
    SLICE_X53Y58.B1      net (fanout=10)       1.416   time_stamp[31]_time_count[31]_equal_27_o
    SLICE_X53Y58.BMUX    Tilo                  0.337   time_stamp<2>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT1111
    SLICE_X48Y57.B3      net (fanout=8)        0.979   Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT111
    SLICE_X48Y57.B       Tilo                  0.254   ram_read_address<9>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT181
    SLICE_X49Y57.CX      net (fanout=1)        0.922   ram_read_address[9]_ram_process_count[3]_mux_121_OUT<8>
    SLICE_X49Y57.CLK     Tdick                 0.114   pulser_ram_addrb<9>
                                                       pulser_ram_addrb_8
    -------------------------------------------------  ---------------------------
    Total                                      8.032ns (2.880ns logic, 5.152ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point ram_read_address_3 (SLICE_X50Y58.DX), 1161 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_0 (FF)
  Destination:          ram_read_address_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.941ns (Levels of Logic = 8)
  Clock Path Skew:      -0.019ns (0.288 - 0.307)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_0 to ram_read_address_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y53.DQ      Tcko                  0.476   time_count<0>
                                                       time_count_0
    SLICE_X40Y52.A3      net (fanout=2)        0.544   time_count<0>
    SLICE_X40Y52.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_lut<0>_INV_0
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X40Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X40Y53.COUT    Tbyp                  0.091   time_count<0>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X40Y54.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X40Y54.DMUX    Tcind                 0.289   seq_count<4>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X42Y54.D2      net (fanout=2)        1.383   time_count[31]_GND_8_o_add_25_OUT<11>
    SLICE_X42Y54.COUT    Topcyd                0.290   Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<3>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_lut<3>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<3>
    SLICE_X42Y55.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<3>
    SLICE_X42Y55.COUT    Tbyp                  0.091   Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<7>
    SLICE_X42Y56.CIN     net (fanout=1)        0.082   Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<7>
    SLICE_X42Y56.CMUX    Tcinc                 0.296   Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT1011_cy
    SLICE_X53Y58.B1      net (fanout=10)       1.416   time_stamp[31]_time_count[31]_equal_27_o
    SLICE_X53Y58.BMUX    Tilo                  0.337   time_stamp<2>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT1111
    SLICE_X49Y58.B4      net (fanout=8)        0.899   Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT111
    SLICE_X49Y58.B       Tilo                  0.259   pulser_ram_addrb<5>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT8
    SLICE_X50Y58.DX      net (fanout=1)        0.893   ram_read_address[9]_ram_process_count[3]_mux_121_OUT<3>
    SLICE_X50Y58.CLK     Tdick                 0.114   ram_read_address<3>
                                                       ram_read_address_3
    -------------------------------------------------  ---------------------------
    Total                                      7.941ns (2.715ns logic, 5.226ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_0 (FF)
  Destination:          ram_read_address_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.933ns (Levels of Logic = 11)
  Clock Path Skew:      -0.019ns (0.288 - 0.307)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_0 to ram_read_address_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y53.DQ      Tcko                  0.476   time_count<0>
                                                       time_count_0
    SLICE_X40Y52.A3      net (fanout=2)        0.544   time_count<0>
    SLICE_X40Y52.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_lut<0>_INV_0
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X40Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X40Y53.COUT    Tbyp                  0.091   time_count<0>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X40Y54.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X40Y54.COUT    Tbyp                  0.091   seq_count<4>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X40Y55.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X40Y55.COUT    Tbyp                  0.091   pipe_in_data_dds<8>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X40Y56.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X40Y56.COUT    Tbyp                  0.091   seq_count<12>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X40Y57.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X40Y57.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X40Y58.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X40Y58.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
    SLICE_X40Y59.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
    SLICE_X40Y59.BMUX    Tcinb                 0.277   time_count[31]_GND_8_o_add_25_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_xor<31>
    SLICE_X42Y56.B6      net (fanout=2)        0.999   time_count[31]_GND_8_o_add_25_OUT<29>
    SLICE_X42Y56.CMUX    Topbc                 0.601   Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT1011_cy
    SLICE_X53Y58.B1      net (fanout=10)       1.416   time_stamp[31]_time_count[31]_equal_27_o
    SLICE_X53Y58.BMUX    Tilo                  0.337   time_stamp<2>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT1111
    SLICE_X49Y58.B4      net (fanout=8)        0.899   Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT111
    SLICE_X49Y58.B       Tilo                  0.259   pulser_ram_addrb<5>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT8
    SLICE_X50Y58.DX      net (fanout=1)        0.893   ram_read_address[9]_ram_process_count[3]_mux_121_OUT<3>
    SLICE_X50Y58.CLK     Tdick                 0.114   ram_read_address<3>
                                                       ram_read_address_3
    -------------------------------------------------  ---------------------------
    Total                                      7.933ns (3.082ns logic, 4.851ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_0 (FF)
  Destination:          ram_read_address_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.928ns (Levels of Logic = 9)
  Clock Path Skew:      -0.019ns (0.288 - 0.307)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_0 to ram_read_address_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y53.DQ      Tcko                  0.476   time_count<0>
                                                       time_count_0
    SLICE_X40Y52.A3      net (fanout=2)        0.544   time_count<0>
    SLICE_X40Y52.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_lut<0>_INV_0
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X40Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X40Y53.COUT    Tbyp                  0.091   time_count<0>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X40Y54.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X40Y54.COUT    Tbyp                  0.091   seq_count<4>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X40Y55.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X40Y55.COUT    Tbyp                  0.091   pipe_in_data_dds<8>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X40Y56.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X40Y56.AMUX    Tcina                 0.210   seq_count<12>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X42Y55.B3      net (fanout=2)        1.118   time_count[31]_GND_8_o_add_25_OUT<16>
    SLICE_X42Y55.COUT    Topcyb                0.448   Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_lut<5>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<7>
    SLICE_X42Y56.CIN     net (fanout=1)        0.082   Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<7>
    SLICE_X42Y56.CMUX    Tcinc                 0.296   Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT1011_cy
    SLICE_X53Y58.B1      net (fanout=10)       1.416   time_stamp[31]_time_count[31]_equal_27_o
    SLICE_X53Y58.BMUX    Tilo                  0.337   time_stamp<2>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT1111
    SLICE_X49Y58.B4      net (fanout=8)        0.899   Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT111
    SLICE_X49Y58.B       Tilo                  0.259   pulser_ram_addrb<5>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT8
    SLICE_X50Y58.DX      net (fanout=1)        0.893   ram_read_address[9]_ram_process_count[3]_mux_121_OUT<3>
    SLICE_X50Y58.CLK     Tdick                 0.114   ram_read_address<3>
                                                       ram_read_address_3
    -------------------------------------------------  ---------------------------
    Total                                      7.928ns (2.885ns logic, 5.043ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pulser_ram_clka (SLICE_X44Y59.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _i000132_FSM_FFd3 (FF)
  Destination:          pulser_ram_clka (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _i000132_FSM_FFd3 to pulser_ram_clka
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y59.BQ      Tcko                  0.198   _i000132_FSM_FFd4
                                                       _i000132_FSM_FFd3
    SLICE_X44Y59.A5      net (fanout=6)        0.085   _i000132_FSM_FFd3
    SLICE_X44Y59.CLK     Tah         (-Th)    -0.131   _n0705
                                                       pulser_ram_clka_rstpot
                                                       pulser_ram_clka
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.329ns logic, 0.085ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------

Paths for end point ep40/trigff1_6 (SLICE_X29Y62.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep40/trigff0_6 (FF)
  Destination:          ep40/trigff1_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep40/trigff0_6 to ep40/trigff1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y62.CQ      Tcko                  0.198   ep40/trigff0<7>
                                                       ep40/trigff0_6
    SLICE_X29Y62.C5      net (fanout=2)        0.061   ep40/trigff0<6>
    SLICE_X29Y62.CLK     Tah         (-Th)    -0.155   ep40/trigff0<7>
                                                       ep40/trigff0<6>_rt
                                                       ep40/trigff1_6
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.353ns logic, 0.061ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Paths for end point _i000239_31 (SLICE_X46Y39.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _i000239_31 (FF)
  Destination:          _i000239_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _i000239_31 to _i000239_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y39.AQ      Tcko                  0.200   wr_en_var
                                                       _i000239_31
    SLICE_X46Y39.A6      net (fanout=2)        0.026   _i000239<31>
    SLICE_X46Y39.CLK     Tah         (-Th)    -0.190   wr_en_var
                                                       Mmux_count[3]_X_8_o_wide_mux_185_OUT251
                                                       _i000239_31
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll/clkout2_buf/I0
  Logical resource: pll/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: pll/clk0
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: normal_pmt_auto_count_clk/CLK
  Logical resource: normal_pmt_auto_count_clk/CK
  Location pin: SLICE_X6Y72.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pmt_readout_count_var_11_C_11/CLK
  Logical resource: pmt_readout_count_var_11_C_11/CK
  Location pin: SLICE_X6Y84.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.272ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.658ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      9.413ns (Levels of Logic = 1)
  Clock Path Delay:     1.584ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.160   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y46.CLK     net (fanout=439)      1.723   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.584ns (-5.204ns logic, 6.788ns route)

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y46.CQ      Tcko                  0.525   okHI/okCH<0>
                                                       okHI/core0/core0/hi_busy
    Y19.O                net (fanout=1)        6.166   okHI/okCH<0>
    Y19.PAD              Tioop                 2.722   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      9.413ns (3.247ns logic, 6.166ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.663ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      4.865ns (Levels of Logic = 1)
  Clock Path Delay:     1.073ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.512   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y46.CLK     net (fanout=439)      0.679   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.073ns (-1.568ns logic, 2.641ns route)

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y46.CQ      Tcko                  0.234   okHI/okCH<0>
                                                       okHI/core0/core0/hi_busy
    Y19.O                net (fanout=1)        3.235   okHI/okCH<0>
    Y19.PAD              Tioop                 1.396   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.865ns (1.630ns logic, 3.235ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.714ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_11 (SLICE_X27Y28.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.616ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.759ns (Levels of Logic = 5)
  Clock Path Delay:     1.320ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/ti_dataout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp491.IMUX.9
    SLICE_X30Y25.B2      net (fanout=15)       5.646   hi_in_7_IBUF
    SLICE_X30Y25.BMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X30Y25.A3      net (fanout=2)        0.390   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X30Y25.A       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X30Y24.A5      net (fanout=1)        0.431   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X30Y24.A       Tilo                  0.254   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X27Y28.B1      net (fanout=16)       1.528   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X27Y28.CLK     Tas                   0.373   ok1<13>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<11>1
                                                       okHI/core0/core0/ti_dataout_11
    -------------------------------------------------  ---------------------------
    Total                                     10.759ns (2.764ns logic, 7.995ns route)
                                                       (25.7% logic, 74.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y28.CLK     net (fanout=439)      1.397   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (-4.479ns logic, 5.799ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_5 (SLICE_X30Y24.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.688ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.656ns (Levels of Logic = 4)
  Clock Path Delay:     1.289ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/ti_dataout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp491.IMUX.9
    SLICE_X30Y25.B2      net (fanout=15)       5.646   hi_in_7_IBUF
    SLICE_X30Y25.BMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y27.D4      net (fanout=2)        1.016   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y27.D       Tilo                  0.259   ok1<2>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<10>11
    SLICE_X30Y24.D2      net (fanout=9)        1.513   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<10>1
    SLICE_X30Y24.CLK     Tas                   0.339   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<5>1
                                                       okHI/core0/core0/ti_dataout_5
    -------------------------------------------------  ---------------------------
    Total                                     10.656ns (2.481ns logic, 8.175ns route)
                                                       (23.3% logic, 76.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y24.CLK     net (fanout=439)      1.366   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.289ns (-4.479ns logic, 5.768ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_12 (SLICE_X27Y28.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.779ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.596ns (Levels of Logic = 5)
  Clock Path Delay:     1.320ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/ti_dataout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp491.IMUX.9
    SLICE_X30Y25.B2      net (fanout=15)       5.646   hi_in_7_IBUF
    SLICE_X30Y25.BMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X30Y25.A3      net (fanout=2)        0.390   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X30Y25.A       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X30Y24.A5      net (fanout=1)        0.431   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X30Y24.A       Tilo                  0.254   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X27Y28.C3      net (fanout=16)       1.365   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X27Y28.CLK     Tas                   0.373   ok1<13>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<12>1
                                                       okHI/core0/core0/ti_dataout_12
    -------------------------------------------------  ---------------------------
    Total                                     10.596ns (2.764ns logic, 7.832ns route)
                                                       (26.1% logic, 73.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y28.CLK     net (fanout=439)      1.397   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (-4.479ns logic, 5.799ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X29Y20.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.269ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.184ns (Levels of Logic = 2)
  Clock Path Delay:     1.140ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp491.IMUX.9
    SLICE_X28Y19.A5      net (fanout=15)       2.146   hi_in_7_IBUF
    SLICE_X28Y19.A       Tilo                  0.142   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X29Y20.SR      net (fanout=2)        0.261   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X29Y20.CLK     Tcksr       (-Th)     0.128   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.184ns (0.777ns logic, 2.407ns route)
                                                       (24.4% logic, 75.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y20.CLK     net (fanout=439)      0.719   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.140ns (-1.685ns logic, 2.825ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X28Y20.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.306ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.221ns (Levels of Logic = 2)
  Clock Path Delay:     1.140ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp491.IMUX.9
    SLICE_X28Y19.A5      net (fanout=15)       2.146   hi_in_7_IBUF
    SLICE_X28Y19.AMUX    Tilo                  0.183   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X28Y20.SR      net (fanout=2)        0.128   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X28Y20.CLK     Tcksr       (-Th)    -0.001   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.221ns (0.947ns logic, 2.274ns route)
                                                       (29.4% logic, 70.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y20.CLK     net (fanout=439)      0.719   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.140ns (-1.685ns logic, 2.825ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X29Y19.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.341ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.258ns (Levels of Logic = 2)
  Clock Path Delay:     1.142ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp491.IMUX.9
    SLICE_X28Y19.A5      net (fanout=15)       2.146   hi_in_7_IBUF
    SLICE_X28Y19.A       Tilo                  0.142   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X29Y19.SR      net (fanout=2)        0.334   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X29Y19.CLK     Tcksr       (-Th)     0.127   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.258ns (0.778ns logic, 2.480ns route)
                                                       (23.9% logic, 76.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y19.CLK     net (fanout=439)      0.721   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.142ns (-1.685ns logic, 2.827ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.136ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_11 (SLICE_X27Y28.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.194ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.181ns (Levels of Logic = 5)
  Clock Path Delay:     1.320ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/ti_dataout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp491.IMUX.8
    SLICE_X30Y25.B3      net (fanout=14)       6.068   hi_in_6_IBUF
    SLICE_X30Y25.BMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X30Y25.A3      net (fanout=2)        0.390   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X30Y25.A       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X30Y24.A5      net (fanout=1)        0.431   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X30Y24.A       Tilo                  0.254   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X27Y28.B1      net (fanout=16)       1.528   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X27Y28.CLK     Tas                   0.373   ok1<13>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<11>1
                                                       okHI/core0/core0/ti_dataout_11
    -------------------------------------------------  ---------------------------
    Total                                     11.181ns (2.764ns logic, 8.417ns route)
                                                       (24.7% logic, 75.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y28.CLK     net (fanout=439)      1.397   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (-4.479ns logic, 5.799ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_4 (SLICE_X30Y24.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.234ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_4 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.110ns (Levels of Logic = 2)
  Clock Path Delay:     1.289ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/ti_dataout_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp491.IMUX.8
    SLICE_X11Y44.D5      net (fanout=14)       6.144   hi_in_6_IBUF
    SLICE_X11Y44.D       Tilo                  0.259   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/reset_inv1
    SLICE_X30Y24.CE      net (fanout=7)        2.881   okHI/core0/core0/reset_inv
    SLICE_X30Y24.CLK     Tceck                 0.269   ok1<5>
                                                       okHI/core0/core0/ti_dataout_4
    -------------------------------------------------  ---------------------------
    Total                                     11.110ns (2.085ns logic, 9.025ns route)
                                                       (18.8% logic, 81.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y24.CLK     net (fanout=439)      1.366   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.289ns (-4.479ns logic, 5.768ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_5 (SLICE_X30Y24.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.237ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.107ns (Levels of Logic = 2)
  Clock Path Delay:     1.289ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/ti_dataout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp491.IMUX.8
    SLICE_X11Y44.D5      net (fanout=14)       6.144   hi_in_6_IBUF
    SLICE_X11Y44.D       Tilo                  0.259   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/reset_inv1
    SLICE_X30Y24.CE      net (fanout=7)        2.881   okHI/core0/core0/reset_inv
    SLICE_X30Y24.CLK     Tceck                 0.266   ok1<5>
                                                       okHI/core0/core0/ti_dataout_5
    -------------------------------------------------  ---------------------------
    Total                                     11.107ns (2.082ns logic, 9.025ns route)
                                                       (18.7% logic, 81.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y24.CLK     net (fanout=439)      1.366   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.289ns (-4.479ns logic, 5.768ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X29Y20.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.700ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.615ns (Levels of Logic = 2)
  Clock Path Delay:     1.140ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp491.IMUX.8
    SLICE_X28Y19.A4      net (fanout=14)       2.577   hi_in_6_IBUF
    SLICE_X28Y19.A       Tilo                  0.142   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X29Y20.SR      net (fanout=2)        0.261   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X29Y20.CLK     Tcksr       (-Th)     0.128   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.615ns (0.777ns logic, 2.838ns route)
                                                       (21.5% logic, 78.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y20.CLK     net (fanout=439)      0.719   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.140ns (-1.685ns logic, 2.825ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X28Y20.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.737ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.652ns (Levels of Logic = 2)
  Clock Path Delay:     1.140ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp491.IMUX.8
    SLICE_X28Y19.A4      net (fanout=14)       2.577   hi_in_6_IBUF
    SLICE_X28Y19.AMUX    Tilo                  0.183   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X28Y20.SR      net (fanout=2)        0.128   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X28Y20.CLK     Tcksr       (-Th)    -0.001   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.652ns (0.947ns logic, 2.705ns route)
                                                       (25.9% logic, 74.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y20.CLK     net (fanout=439)      0.719   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.140ns (-1.685ns logic, 2.825ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X29Y19.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.772ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.689ns (Levels of Logic = 2)
  Clock Path Delay:     1.142ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp491.IMUX.8
    SLICE_X28Y19.A4      net (fanout=14)       2.577   hi_in_6_IBUF
    SLICE_X28Y19.A       Tilo                  0.142   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X29Y19.SR      net (fanout=2)        0.334   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X29Y19.CLK     Tcksr       (-Th)     0.127   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.689ns (0.778ns logic, 2.911ns route)
                                                       (21.1% logic, 78.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y19.CLK     net (fanout=439)      0.721   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.142ns (-1.685ns logic, 2.827ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.011ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_4 (SLICE_X30Y24.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.319ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_4 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.025ns (Levels of Logic = 2)
  Clock Path Delay:     1.289ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/ti_dataout_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp491.IMUX.7
    SLICE_X11Y44.D1      net (fanout=14)       6.059   hi_in_5_IBUF
    SLICE_X11Y44.D       Tilo                  0.259   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/reset_inv1
    SLICE_X30Y24.CE      net (fanout=7)        2.881   okHI/core0/core0/reset_inv
    SLICE_X30Y24.CLK     Tceck                 0.269   ok1<5>
                                                       okHI/core0/core0/ti_dataout_4
    -------------------------------------------------  ---------------------------
    Total                                     11.025ns (2.085ns logic, 8.940ns route)
                                                       (18.9% logic, 81.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y24.CLK     net (fanout=439)      1.366   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.289ns (-4.479ns logic, 5.768ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_5 (SLICE_X30Y24.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.322ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.022ns (Levels of Logic = 2)
  Clock Path Delay:     1.289ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/ti_dataout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp491.IMUX.7
    SLICE_X11Y44.D1      net (fanout=14)       6.059   hi_in_5_IBUF
    SLICE_X11Y44.D       Tilo                  0.259   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/reset_inv1
    SLICE_X30Y24.CE      net (fanout=7)        2.881   okHI/core0/core0/reset_inv
    SLICE_X30Y24.CLK     Tceck                 0.266   ok1<5>
                                                       okHI/core0/core0/ti_dataout_5
    -------------------------------------------------  ---------------------------
    Total                                     11.022ns (2.082ns logic, 8.940ns route)
                                                       (18.9% logic, 81.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y24.CLK     net (fanout=439)      1.366   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.289ns (-4.479ns logic, 5.768ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_3 (SLICE_X30Y24.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.335ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.009ns (Levels of Logic = 2)
  Clock Path Delay:     1.289ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/ti_dataout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp491.IMUX.7
    SLICE_X11Y44.D1      net (fanout=14)       6.059   hi_in_5_IBUF
    SLICE_X11Y44.D       Tilo                  0.259   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/reset_inv1
    SLICE_X30Y24.CE      net (fanout=7)        2.881   okHI/core0/core0/reset_inv
    SLICE_X30Y24.CLK     Tceck                 0.253   ok1<5>
                                                       okHI/core0/core0/ti_dataout_3
    -------------------------------------------------  ---------------------------
    Total                                     11.009ns (2.069ns logic, 8.940ns route)
                                                       (18.8% logic, 81.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y24.CLK     net (fanout=439)      1.366   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.289ns (-4.479ns logic, 5.768ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_wireupdate (SLICE_X27Y23.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.398ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_wireupdate (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.304ns (Levels of Logic = 2)
  Clock Path Delay:     1.131ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp491.IMUX.7
    SLICE_X27Y23.D6      net (fanout=14)       2.326   hi_in_5_IBUF
    SLICE_X27Y23.CLK     Tah         (-Th)    -0.215   ok1<28>
                                                       okHI/core0/core0/Mmux_GND_2_o_host_datain[1]_MUX_727_o11
                                                       okHI/core0/core0/ti_wireupdate
    -------------------------------------------------  ---------------------------
    Total                                      3.304ns (0.978ns logic, 2.326ns route)
                                                       (29.6% logic, 70.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y23.CLK     net (fanout=439)      0.710   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.131ns (-1.685ns logic, 2.816ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd11 (SLICE_X26Y22.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.517ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.425ns (Levels of Logic = 2)
  Clock Path Delay:     1.133ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp491.IMUX.7
    SLICE_X26Y22.A2      net (fanout=14)       2.531   hi_in_5_IBUF
    SLICE_X26Y22.CLK     Tah         (-Th)    -0.131   okHI/core0/core0/state_FSM_FFd12
                                                       okHI/core0/core0/state_FSM_FFd11_rstpot
                                                       okHI/core0/core0/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      3.425ns (0.894ns logic, 2.531ns route)
                                                       (26.1% logic, 73.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y22.CLK     net (fanout=439)      0.712   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.133ns (-1.685ns logic, 2.818ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_reset (SLICE_X28Y22.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.548ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.457ns (Levels of Logic = 2)
  Clock Path Delay:     1.134ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp491.IMUX.7
    SLICE_X28Y22.B1      net (fanout=14)       2.573   hi_in_5_IBUF
    SLICE_X28Y22.CLK     Tah         (-Th)    -0.121   okHI/core0/N4
                                                       okHI/core0/core0/Mmux_GND_2_o_host_datain[0]_MUX_726_o11
                                                       okHI/core0/core0/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (0.884ns logic, 2.573ns route)
                                                       (25.6% logic, 74.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y22.CLK     net (fanout=439)      0.713   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.134ns (-1.685ns logic, 2.819ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.953ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_11 (SLICE_X27Y28.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.377ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.998ns (Levels of Logic = 5)
  Clock Path Delay:     1.320ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/ti_dataout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp491.IMUX.6
    SLICE_X30Y25.B1      net (fanout=14)       5.885   hi_in_4_IBUF
    SLICE_X30Y25.BMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X30Y25.A3      net (fanout=2)        0.390   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X30Y25.A       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X30Y24.A5      net (fanout=1)        0.431   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X30Y24.A       Tilo                  0.254   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X27Y28.B1      net (fanout=16)       1.528   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X27Y28.CLK     Tas                   0.373   ok1<13>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<11>1
                                                       okHI/core0/core0/ti_dataout_11
    -------------------------------------------------  ---------------------------
    Total                                     10.998ns (2.764ns logic, 8.234ns route)
                                                       (25.1% logic, 74.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y28.CLK     net (fanout=439)      1.397   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (-4.479ns logic, 5.799ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_5 (SLICE_X30Y24.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.449ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.895ns (Levels of Logic = 4)
  Clock Path Delay:     1.289ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/ti_dataout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp491.IMUX.6
    SLICE_X30Y25.B1      net (fanout=14)       5.885   hi_in_4_IBUF
    SLICE_X30Y25.BMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y27.D4      net (fanout=2)        1.016   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y27.D       Tilo                  0.259   ok1<2>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<10>11
    SLICE_X30Y24.D2      net (fanout=9)        1.513   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<10>1
    SLICE_X30Y24.CLK     Tas                   0.339   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<5>1
                                                       okHI/core0/core0/ti_dataout_5
    -------------------------------------------------  ---------------------------
    Total                                     10.895ns (2.481ns logic, 8.414ns route)
                                                       (22.8% logic, 77.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y24.CLK     net (fanout=439)      1.366   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.289ns (-4.479ns logic, 5.768ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_12 (SLICE_X27Y28.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.540ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.835ns (Levels of Logic = 5)
  Clock Path Delay:     1.320ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/ti_dataout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp491.IMUX.6
    SLICE_X30Y25.B1      net (fanout=14)       5.885   hi_in_4_IBUF
    SLICE_X30Y25.BMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X30Y25.A3      net (fanout=2)        0.390   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X30Y25.A       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X30Y24.A5      net (fanout=1)        0.431   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X30Y24.A       Tilo                  0.254   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X27Y28.C3      net (fanout=16)       1.365   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X27Y28.CLK     Tas                   0.373   ok1<13>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<12>1
                                                       okHI/core0/core0/ti_dataout_12
    -------------------------------------------------  ---------------------------
    Total                                     10.835ns (2.764ns logic, 8.071ns route)
                                                       (25.5% logic, 74.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y28.CLK     net (fanout=439)      1.397   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (-4.479ns logic, 5.799ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd11 (SLICE_X26Y22.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.446ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.354ns (Levels of Logic = 2)
  Clock Path Delay:     1.133ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp491.IMUX.6
    SLICE_X26Y22.A5      net (fanout=14)       2.460   hi_in_4_IBUF
    SLICE_X26Y22.CLK     Tah         (-Th)    -0.131   okHI/core0/core0/state_FSM_FFd12
                                                       okHI/core0/core0/state_FSM_FFd11_rstpot
                                                       okHI/core0/core0/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      3.354ns (0.894ns logic, 2.460ns route)
                                                       (26.7% logic, 73.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y22.CLK     net (fanout=439)      0.712   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.133ns (-1.685ns logic, 2.818ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd12 (SLICE_X26Y22.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.512ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.420ns (Levels of Logic = 2)
  Clock Path Delay:     1.133ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp491.IMUX.6
    SLICE_X26Y22.A5      net (fanout=14)       2.460   hi_in_4_IBUF
    SLICE_X26Y22.CLK     Tah         (-Th)    -0.197   okHI/core0/core0/state_FSM_FFd12
                                                       okHI/core0/core0/state_FSM_FFd12_rstpot
                                                       okHI/core0/core0/state_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      3.420ns (0.960ns logic, 2.460ns route)
                                                       (28.1% logic, 71.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y22.CLK     net (fanout=439)      0.712   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.133ns (-1.685ns logic, 2.818ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_reset (SLICE_X28Y22.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.563ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.472ns (Levels of Logic = 2)
  Clock Path Delay:     1.134ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp491.IMUX.6
    SLICE_X28Y22.B3      net (fanout=14)       2.588   hi_in_4_IBUF
    SLICE_X28Y22.CLK     Tah         (-Th)    -0.121   okHI/core0/N4
                                                       okHI/core0/core0/Mmux_GND_2_o_host_datain[0]_MUX_726_o11
                                                       okHI/core0/core0/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      3.472ns (0.884ns logic, 2.588ns route)
                                                       (25.5% logic, 74.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y22.CLK     net (fanout=439)      0.713   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.134ns (-1.685ns logic, 2.819ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.620ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X29Y19.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.510ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.667ns (Levels of Logic = 2)
  Clock Path Delay:     1.322ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp491.IMUX.5
    SLICE_X28Y19.A3      net (fanout=1)        3.650   hi_in_3_IBUF
    SLICE_X28Y19.A       Tilo                  0.235   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X29Y19.SR      net (fanout=2)        0.757   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X29Y19.CLK     Tsrck                 0.468   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.667ns (2.260ns logic, 4.407ns route)
                                                       (33.9% logic, 66.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y19.CLK     net (fanout=439)      1.399   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.322ns (-4.479ns logic, 5.801ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X28Y19.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.646ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.531ns (Levels of Logic = 2)
  Clock Path Delay:     1.322ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp491.IMUX.5
    SLICE_X28Y19.A3      net (fanout=1)        3.650   hi_in_3_IBUF
    SLICE_X28Y19.AMUX    Tilo                  0.298   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X28Y19.SR      net (fanout=2)        0.608   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X28Y19.CLK     Tsrck                 0.418   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.531ns (2.273ns logic, 4.258ns route)
                                                       (34.8% logic, 65.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y19.CLK     net (fanout=439)      1.399   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.322ns (-4.479ns logic, 5.801ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X29Y20.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.758ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.417ns (Levels of Logic = 2)
  Clock Path Delay:     1.320ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp491.IMUX.5
    SLICE_X28Y19.A3      net (fanout=1)        3.650   hi_in_3_IBUF
    SLICE_X28Y19.A       Tilo                  0.235   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X29Y20.SR      net (fanout=2)        0.562   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X29Y20.CLK     Tsrck                 0.413   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.417ns (2.205ns logic, 4.212ns route)
                                                       (34.4% logic, 65.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y20.CLK     net (fanout=439)      1.397   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (-4.479ns logic, 5.799ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X29Y20.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.068ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.783ns (Levels of Logic = 2)
  Clock Path Delay:     1.140ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp491.IMUX.5
    SLICE_X28Y19.A3      net (fanout=1)        1.745   hi_in_3_IBUF
    SLICE_X28Y19.A       Tilo                  0.142   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X29Y20.SR      net (fanout=2)        0.261   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X29Y20.CLK     Tcksr       (-Th)     0.128   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.783ns (0.777ns logic, 2.006ns route)
                                                       (27.9% logic, 72.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y20.CLK     net (fanout=439)      0.719   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.140ns (-1.685ns logic, 2.825ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X28Y20.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.105ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.820ns (Levels of Logic = 2)
  Clock Path Delay:     1.140ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp491.IMUX.5
    SLICE_X28Y19.A3      net (fanout=1)        1.745   hi_in_3_IBUF
    SLICE_X28Y19.AMUX    Tilo                  0.183   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X28Y20.SR      net (fanout=2)        0.128   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X28Y20.CLK     Tcksr       (-Th)    -0.001   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      2.820ns (0.947ns logic, 1.873ns route)
                                                       (33.6% logic, 66.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y20.CLK     net (fanout=439)      0.719   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.140ns (-1.685ns logic, 2.825ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X29Y19.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.140ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.857ns (Levels of Logic = 2)
  Clock Path Delay:     1.142ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp491.IMUX.5
    SLICE_X28Y19.A3      net (fanout=1)        1.745   hi_in_3_IBUF
    SLICE_X28Y19.A       Tilo                  0.142   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X29Y19.SR      net (fanout=2)        0.334   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X29Y19.CLK     Tcksr       (-Th)     0.127   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.857ns (0.778ns logic, 2.079ns route)
                                                       (27.2% logic, 72.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y19.CLK     net (fanout=439)      0.721   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.142ns (-1.685ns logic, 2.827ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.428ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X26Y18.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.702ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.476ns (Levels of Logic = 4)
  Clock Path Delay:     1.323ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp491.IMUX.4
    SLICE_X29Y19.D4      net (fanout=2)        4.352   hi_in_2_IBUF
    SLICE_X29Y19.DMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X26Y18.B5      net (fanout=1)        0.446   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X26Y18.B       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X26Y18.C4      net (fanout=1)        0.330   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X26Y18.CLK     Tas                   0.200   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      7.476ns (2.348ns logic, 5.128ns route)
                                                       (31.4% logic, 68.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y18.CLK     net (fanout=439)      1.400   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.323ns (-4.479ns logic, 5.802ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X28Y19.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.997ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.180ns (Levels of Logic = 2)
  Clock Path Delay:     1.322ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp491.IMUX.4
    SLICE_X29Y19.D4      net (fanout=2)        4.352   hi_in_2_IBUF
    SLICE_X29Y19.D       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X28Y19.AX      net (fanout=1)        0.898   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X28Y19.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      7.180ns (1.930ns logic, 5.250ns route)
                                                       (26.9% logic, 73.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y19.CLK     net (fanout=439)      1.399   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.322ns (-4.479ns logic, 5.801ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X28Y20.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.111ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.064ns (Levels of Logic = 2)
  Clock Path Delay:     1.320ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp491.IMUX.4
    SLICE_X29Y20.B3      net (fanout=2)        4.675   hi_in_2_IBUF
    SLICE_X29Y20.B       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X28Y20.DX      net (fanout=1)        0.459   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X28Y20.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      7.064ns (1.930ns logic, 5.134ns route)
                                                       (27.3% logic, 72.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y20.CLK     net (fanout=439)      1.397   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (-4.479ns logic, 5.799ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X29Y19.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.609ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.326ns (Levels of Logic = 2)
  Clock Path Delay:     1.142ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp491.IMUX.4
    SLICE_X29Y19.D4      net (fanout=2)        2.348   hi_in_2_IBUF
    SLICE_X29Y19.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.326ns (0.978ns logic, 2.348ns route)
                                                       (29.4% logic, 70.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y19.CLK     net (fanout=439)      0.721   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.142ns (-1.685ns logic, 2.827ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X29Y20.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.813ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.528ns (Levels of Logic = 2)
  Clock Path Delay:     1.140ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp491.IMUX.4
    SLICE_X29Y20.B3      net (fanout=2)        2.550   hi_in_2_IBUF
    SLICE_X29Y20.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.528ns (0.978ns logic, 2.550ns route)
                                                       (27.7% logic, 72.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y20.CLK     net (fanout=439)      0.719   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.140ns (-1.685ns logic, 2.825ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X28Y20.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.014ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.729ns (Levels of Logic = 2)
  Clock Path Delay:     1.140ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp491.IMUX.4
    SLICE_X29Y20.B3      net (fanout=2)        2.550   hi_in_2_IBUF
    SLICE_X29Y20.B       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X28Y20.DX      net (fanout=1)        0.212   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X28Y20.CLK     Tckdi       (-Th)    -0.048   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.729ns (0.967ns logic, 2.762ns route)
                                                       (25.9% logic, 74.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y20.CLK     net (fanout=439)      0.719   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.140ns (-1.685ns logic, 2.825ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.109ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X26Y18.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.021ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      8.157ns (Levels of Logic = 4)
  Clock Path Delay:     1.323ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp491.IMUX.3
    SLICE_X29Y19.D3      net (fanout=2)        5.033   hi_in_1_IBUF
    SLICE_X29Y19.DMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X26Y18.B5      net (fanout=1)        0.446   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X26Y18.B       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X26Y18.C4      net (fanout=1)        0.330   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X26Y18.CLK     Tas                   0.200   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      8.157ns (2.348ns logic, 5.809ns route)
                                                       (28.8% logic, 71.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y18.CLK     net (fanout=439)      1.400   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.323ns (-4.479ns logic, 5.802ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X28Y19.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.316ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.861ns (Levels of Logic = 2)
  Clock Path Delay:     1.322ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp491.IMUX.3
    SLICE_X29Y19.D3      net (fanout=2)        5.033   hi_in_1_IBUF
    SLICE_X29Y19.D       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X28Y19.AX      net (fanout=1)        0.898   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X28Y19.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      7.861ns (1.930ns logic, 5.931ns route)
                                                       (24.6% logic, 75.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y19.CLK     net (fanout=439)      1.399   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.322ns (-4.479ns logic, 5.801ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X28Y20.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.440ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.735ns (Levels of Logic = 2)
  Clock Path Delay:     1.320ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp491.IMUX.3
    SLICE_X29Y20.B1      net (fanout=2)        5.346   hi_in_1_IBUF
    SLICE_X29Y20.B       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X28Y20.DX      net (fanout=1)        0.459   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X28Y20.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      7.735ns (1.930ns logic, 5.805ns route)
                                                       (25.0% logic, 75.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y20.CLK     net (fanout=439)      1.397   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (-4.479ns logic, 5.799ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X29Y19.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.961ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.678ns (Levels of Logic = 2)
  Clock Path Delay:     1.142ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp491.IMUX.3
    SLICE_X29Y19.D3      net (fanout=2)        2.700   hi_in_1_IBUF
    SLICE_X29Y19.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.678ns (0.978ns logic, 2.700ns route)
                                                       (26.6% logic, 73.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y19.CLK     net (fanout=439)      0.721   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.142ns (-1.685ns logic, 2.827ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X29Y20.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.145ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.860ns (Levels of Logic = 2)
  Clock Path Delay:     1.140ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp491.IMUX.3
    SLICE_X29Y20.B1      net (fanout=2)        2.882   hi_in_1_IBUF
    SLICE_X29Y20.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.860ns (0.978ns logic, 2.882ns route)
                                                       (25.3% logic, 74.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y20.CLK     net (fanout=439)      0.719   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.140ns (-1.685ns logic, 2.825ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X28Y20.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.346ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      4.061ns (Levels of Logic = 2)
  Clock Path Delay:     1.140ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp491.IMUX.3
    SLICE_X29Y20.B1      net (fanout=2)        2.882   hi_in_1_IBUF
    SLICE_X29Y20.B       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X28Y20.DX      net (fanout=1)        0.212   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X28Y20.CLK     Tckdi       (-Th)    -0.048   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      4.061ns (0.967ns logic, 3.094ns route)
                                                       (23.8% logic, 76.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y20.CLK     net (fanout=439)      0.719   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.140ns (-1.685ns logic, 2.825ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.720ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_5 (ILOGIC_X20Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.110ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<5> (PAD)
  Destination:          okHI/hi_datain_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.886ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<5> to okHI/hi_datain_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V15.I                Tiopi                 1.557   hi_inout<5>
                                                       hi_inout<5>
                                                       hi_inout_5_IOBUF/IBUF
                                                       ProtoComp492.IMUX.5
    IODELAY_X20Y0.IDATAINnet (fanout=1)        0.153   N78
    IODELAY_X20Y0.DATAOUTTioddo_IDATAIN        5.082   okHI/g1[5].idcomp
                                                       okHI/g1[5].idcomp
    ILOGIC_X20Y0.DDLY    net (fanout=1)        0.007   okHI/hi_datain_delay<5>
    ILOGIC_X20Y0.CLK0    Tidockd               0.532   okHI/hi_datain<5>
                                                       ProtoComp493.D2OFFBYP_SRC.5
                                                       okHI/hi_datain_5
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X20Y0.CLK0    net (fanout=439)      1.963   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (-4.479ns logic, 6.365ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_15 (ILOGIC_X25Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.110ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<15> (PAD)
  Destination:          okHI/hi_datain_15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.886ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<15> to okHI/hi_datain_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA20.I               Tiopi                 1.557   hi_inout<15>
                                                       hi_inout<15>
                                                       hi_inout_15_IOBUF/IBUF
                                                       ProtoComp492.IMUX.16
    IODELAY_X25Y1.IDATAINnet (fanout=1)        0.153   N68
    IODELAY_X25Y1.DATAOUTTioddo_IDATAIN        5.082   okHI/g1[15].idcomp
                                                       okHI/g1[15].idcomp
    ILOGIC_X25Y1.DDLY    net (fanout=1)        0.007   okHI/hi_datain_delay<15>
    ILOGIC_X25Y1.CLK0    Tidockd               0.532   okHI/hi_datain<15>
                                                       ProtoComp493.D2OFFBYP_SRC.15
                                                       okHI/hi_datain_15
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X25Y1.CLK0    net (fanout=439)      1.963   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (-4.479ns logic, 6.365ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_6 (ILOGIC_X1Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.132ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<6> (PAD)
  Destination:          okHI/hi_datain_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.908ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<6> to okHI/hi_datain_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB2.I                Tiopi                 1.557   hi_inout<6>
                                                       hi_inout<6>
                                                       hi_inout_6_IOBUF/IBUF
                                                       ProtoComp492.IMUX.6
    IODELAY_X1Y0.IDATAIN net (fanout=1)        0.153   N77
    IODELAY_X1Y0.DATAOUT Tioddo_IDATAIN        5.082   okHI/g1[6].idcomp
                                                       okHI/g1[6].idcomp
    ILOGIC_X1Y0.DDLY     net (fanout=1)        0.007   okHI/hi_datain_delay<6>
    ILOGIC_X1Y0.CLK0     Tidockd               0.532   okHI/hi_datain<6>
                                                       ProtoComp493.D2OFFBYP_SRC.6
                                                       okHI/hi_datain_6
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X1Y0.CLK0     net (fanout=439)      1.985   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.908ns (-4.479ns logic, 6.387ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_8 (ILOGIC_X8Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<8> (PAD)
  Destination:          okHI/hi_datain_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.429ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<8> to okHI/hi_datain_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y7.I                 Tiopi                 0.763   hi_inout<8>
                                                       hi_inout<8>
                                                       hi_inout_8_IOBUF/IBUF
                                                       ProtoComp492.IMUX.8
    IODELAY_X8Y3.IDATAIN net (fanout=1)        0.093   N75
    IODELAY_X8Y3.DATAOUT Tioddo_IDATAIN        1.178   okHI/g1[8].idcomp
                                                       okHI/g1[8].idcomp
    ILOGIC_X8Y3.DDLY     net (fanout=1)        0.005   okHI/hi_datain_delay<8>
    ILOGIC_X8Y3.CLK0     Tiockdd     (-Th)    -0.136   okHI/hi_datain<8>
                                                       ProtoComp493.D2OFFBYP_SRC.8
                                                       okHI/hi_datain_8
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X8Y3.CLK0     net (fanout=439)      1.008   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.429ns (-1.685ns logic, 3.114ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_2 (ILOGIC_X14Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<2> (PAD)
  Destination:          okHI/hi_datain_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<2> to okHI/hi_datain_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y13.I                Tiopi                 0.763   hi_inout<2>
                                                       hi_inout<2>
                                                       hi_inout_2_IOBUF/IBUF
                                                       ProtoComp492.IMUX.2
    IODELAY_X14Y3.IDATAINnet (fanout=1)        0.093   N81
    IODELAY_X14Y3.DATAOUTTioddo_IDATAIN        1.178   okHI/g1[2].idcomp
                                                       okHI/g1[2].idcomp
    ILOGIC_X14Y3.DDLY    net (fanout=1)        0.005   okHI/hi_datain_delay<2>
    ILOGIC_X14Y3.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<2>
                                                       ProtoComp493.D2OFFBYP_SRC.2
                                                       okHI/hi_datain_2
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X14Y3.CLK0    net (fanout=439)      0.989   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-1.685ns logic, 3.095ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_3 (ILOGIC_X20Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<3> (PAD)
  Destination:          okHI/hi_datain_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.173ns (Levels of Logic = 3)
  Clock Path Delay:     1.408ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<3> to okHI/hi_datain_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB18.I               Tiopi                 0.763   hi_inout<3>
                                                       hi_inout<3>
                                                       hi_inout_3_IOBUF/IBUF
                                                       ProtoComp492.IMUX.3
    IODELAY_X20Y2.IDATAINnet (fanout=1)        0.091   N80
    IODELAY_X20Y2.DATAOUTTioddo_IDATAIN        1.178   okHI/g1[3].idcomp
                                                       okHI/g1[3].idcomp
    ILOGIC_X20Y2.DDLY    net (fanout=1)        0.005   okHI/hi_datain_delay<3>
    ILOGIC_X20Y2.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<3>
                                                       ProtoComp493.D2OFFBYP_SRC.3
                                                       okHI/hi_datain_3
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (2.077ns logic, 0.096ns route)
                                                       (95.6% logic, 4.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X20Y2.CLK0    net (fanout=439)      0.987   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.408ns (-1.685ns logic, 3.093ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.206ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<6> (AB2.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.424ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_6 (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      9.357ns (Levels of Logic = 1)
  Clock Path Delay:     1.574ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.160   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y38.CLK     net (fanout=439)      1.713   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.574ns (-5.204ns logic, 6.778ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_6 to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y38.CQ      Tcko                  0.430   okHI/hi_dataout_reg<6>
                                                       okHI/hi_dataout_reg_6
    AB2.O                net (fanout=1)        6.205   okHI/hi_dataout_reg<6>
    AB2.PAD              Tioop                 2.722   hi_inout<6>
                                                       hi_inout_6_IOBUF/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      9.357ns (3.152ns logic, 6.205ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.704ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.050ns (Levels of Logic = 1)
  Clock Path Delay:     1.601ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.160   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y21.CLK     net (fanout=439)      1.740   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.601ns (-5.204ns logic, 6.805ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y21.AQ      Tcko                  0.430   okHI/hi_drive
                                                       okHI/hi_drive
    AB2.T                net (fanout=16)       4.898   okHI/hi_drive
    AB2.PAD              Tiotp                 2.722   hi_inout<6>
                                                       hi_inout_6_IOBUF/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      8.050ns (3.152ns logic, 4.898ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<15> (AA20.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.444ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_15 (FF)
  Destination:          hi_inout<15> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      9.337ns (Levels of Logic = 1)
  Clock Path Delay:     1.574ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.160   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y38.CLK     net (fanout=439)      1.713   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.574ns (-5.204ns logic, 6.778ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_15 to hi_inout<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y38.CMUX    Tshcko                0.518   okHI/hi_dataout_reg<6>
                                                       okHI/hi_dataout_reg_15
    AA20.O               net (fanout=1)        6.097   okHI/hi_dataout_reg<15>
    AA20.PAD             Tioop                 2.722   hi_inout<15>
                                                       hi_inout_15_IOBUF/OBUFT
                                                       hi_inout<15>
    -------------------------------------------------  ---------------------------
    Total                                      9.337ns (3.240ns logic, 6.097ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.139ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<15> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.615ns (Levels of Logic = 1)
  Clock Path Delay:     1.601ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.160   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y21.CLK     net (fanout=439)      1.740   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.601ns (-5.204ns logic, 6.805ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y21.AQ      Tcko                  0.430   okHI/hi_drive
                                                       okHI/hi_drive
    AA20.T               net (fanout=16)       5.463   okHI/hi_drive
    AA20.PAD             Tiotp                 2.722   hi_inout<15>
                                                       hi_inout_15_IOBUF/OBUFT
                                                       hi_inout<15>
    -------------------------------------------------  ---------------------------
    Total                                      8.615ns (3.152ns logic, 5.463ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<9> (Y4.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.558ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_9 (FF)
  Destination:          hi_inout<9> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      9.204ns (Levels of Logic = 1)
  Clock Path Delay:     1.593ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.160   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y39.CLK     net (fanout=439)      1.732   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.593ns (-5.204ns logic, 6.797ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_9 to hi_inout<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y39.CQ      Tcko                  0.430   okHI/hi_dataout_reg<9>
                                                       okHI/hi_dataout_reg_9
    Y4.O                 net (fanout=1)        6.052   okHI/hi_dataout_reg<9>
    Y4.PAD               Tioop                 2.722   hi_inout<9>
                                                       hi_inout_9_IOBUF/OBUFT
                                                       hi_inout<9>
    -------------------------------------------------  ---------------------------
    Total                                      9.204ns (3.152ns logic, 6.052ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.654ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<9> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.100ns (Levels of Logic = 1)
  Clock Path Delay:     1.601ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.160   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y21.CLK     net (fanout=439)      1.740   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.601ns (-5.204ns logic, 6.805ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y21.AQ      Tcko                  0.430   okHI/hi_drive
                                                       okHI/hi_drive
    Y4.T                 net (fanout=16)       4.948   okHI/hi_drive
    Y4.PAD               Tiotp                 2.722   hi_inout<9>
                                                       hi_inout_9_IOBUF/OBUFT
                                                       hi_inout<9>
    -------------------------------------------------  ---------------------------
    Total                                      8.100ns (3.152ns logic, 4.948ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<0> (AB12.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.185ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_0 (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      4.399ns (Levels of Logic = 1)
  Clock Path Delay:     1.061ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.512   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y40.CLK     net (fanout=439)      0.667   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.061ns (-1.568ns logic, 2.629ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_0 to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y40.CQ      Tcko                  0.198   okHI/hi_dataout_reg<0>
                                                       okHI/hi_dataout_reg_0
    AB12.O               net (fanout=1)        2.805   okHI/hi_dataout_reg<0>
    AB12.PAD             Tioop                 1.396   hi_inout<0>
                                                       hi_inout_0_IOBUF/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.399ns (1.594ns logic, 2.805ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.958ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.143ns (Levels of Logic = 1)
  Clock Path Delay:     1.090ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.512   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y21.CLK     net (fanout=439)      0.696   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.090ns (-1.568ns logic, 2.658ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y21.AQ      Tcko                  0.198   okHI/hi_drive
                                                       okHI/hi_drive
    AB12.T               net (fanout=16)       1.549   okHI/hi_drive
    AB12.PAD             Tiotp                 1.396   hi_inout<0>
                                                       hi_inout_0_IOBUF/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.143ns (1.594ns logic, 1.549ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<1> (AA12.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.058ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_1 (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      4.265ns (Levels of Logic = 1)
  Clock Path Delay:     1.068ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.512   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y36.CLK     net (fanout=439)      0.674   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.068ns (-1.568ns logic, 2.636ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_1 to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y36.CMUX    Tshcko                0.266   okHI/hi_dataout_reg<4>
                                                       okHI/hi_dataout_reg_1
    AA12.O               net (fanout=1)        2.603   okHI/hi_dataout_reg<1>
    AA12.PAD             Tioop                 1.396   hi_inout<1>
                                                       hi_inout_1_IOBUF/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      4.265ns (1.662ns logic, 2.603ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.958ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.143ns (Levels of Logic = 1)
  Clock Path Delay:     1.090ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.512   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y21.CLK     net (fanout=439)      0.696   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.090ns (-1.568ns logic, 2.658ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y21.AQ      Tcko                  0.198   okHI/hi_drive
                                                       okHI/hi_drive
    AA12.T               net (fanout=16)       1.549   okHI/hi_drive
    AA12.PAD             Tiotp                 1.396   hi_inout<1>
                                                       hi_inout_1_IOBUF/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.143ns (1.594ns logic, 1.549ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<8> (Y7.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.038ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_8 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      4.231ns (Levels of Logic = 1)
  Clock Path Delay:     1.082ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.512   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y40.CLK     net (fanout=439)      0.688   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.082ns (-1.568ns logic, 2.650ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_8 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y40.CQ      Tcko                  0.234   okHI/hi_dataout_reg<8>
                                                       okHI/hi_dataout_reg_8
    Y7.O                 net (fanout=1)        2.601   okHI/hi_dataout_reg<8>
    Y7.PAD               Tioop                 1.396   hi_inout<8>
                                                       hi_inout_8_IOBUF/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      4.231ns (1.630ns logic, 2.601ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.310ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.495ns (Levels of Logic = 1)
  Clock Path Delay:     1.090ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp491.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.512   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y21.CLK     net (fanout=439)      0.696   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.090ns (-1.568ns logic, 2.658ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y21.AQ      Tcko                  0.198   okHI/hi_drive
                                                       okHI/hi_drive
    Y7.T                 net (fanout=16)       1.901   okHI/hi_drive
    Y7.PAD               Tiotp                 1.396   hi_inout<8>
                                                       hi_inout_8_IOBUF/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      3.495ns (1.594ns logic, 1.901ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|     16.321ns|            0|            0|            3|        26893|
| TS_okHI_dcm_clk0              |     20.830ns|     16.321ns|          N/A|            0|            0|        26893|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_Clk1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_Clk1                        |     10.000ns|      5.340ns|      8.349ns|            0|            0|            0|       225568|
| TS_pll_clk2x                  |      5.000ns|      3.630ns|          N/A|            0|            0|           65|            0|
| TS_pll_clk0                   |     10.000ns|      8.349ns|          N/A|            0|            0|       225503|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |    7.109(R)|      SLOW  |   -2.261(R)|      FAST  |ok1<24>           |   0.000|
hi_in<2>    |    6.428(R)|      SLOW  |   -1.909(R)|      FAST  |ok1<24>           |   0.000|
hi_in<3>    |    5.620(R)|      SLOW  |   -1.368(R)|      FAST  |ok1<24>           |   0.000|
hi_in<4>    |    9.953(R)|      SLOW  |   -1.946(R)|      FAST  |ok1<24>           |   0.000|
hi_in<5>    |   10.011(R)|      SLOW  |   -1.898(R)|      FAST  |ok1<24>           |   0.000|
hi_in<6>    |   10.136(R)|      SLOW  |   -2.200(R)|      FAST  |ok1<24>           |   0.000|
hi_in<7>    |    9.714(R)|      SLOW  |   -1.769(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<0> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |    5.642(R)|      SLOW  |   -0.471(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |ok1<24>           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |        10.226(R)|      SLOW  |         3.958(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |        10.081(R)|      SLOW  |         3.958(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |         9.856(R)|      SLOW  |         4.399(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |         9.983(R)|      SLOW  |         4.987(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |        10.094(R)|      SLOW  |         4.987(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |        10.017(R)|      SLOW  |         4.852(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |        11.206(R)|      SLOW  |         5.073(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |        10.995(R)|      SLOW  |         5.073(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |        10.096(R)|      SLOW  |         4.310(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |        11.072(R)|      SLOW  |         5.108(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|        10.990(R)|      SLOW  |         5.108(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|        10.533(R)|      SLOW  |         4.483(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|        10.522(R)|      SLOW  |         4.483(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|        10.481(R)|      SLOW  |         4.954(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|        10.518(R)|      SLOW  |         4.954(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|        11.186(R)|      SLOW  |         5.479(R)|      FAST  |ok1<24>           |   0.000|
hi_out<0>   |        11.272(R)|      SLOW  |         5.663(R)|      FAST  |ok1<24>           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |    8.349|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |   16.321|         |         |         |
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.945; Ideal Clock Offset To Actual Clock 2.827; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |    9.714(R)|      SLOW  |   -1.769(R)|      FAST  |    3.616|    9.269|       -2.827|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.714|         -  |      -1.769|         -  |    3.616|    9.269|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.936; Ideal Clock Offset To Actual Clock 3.253; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |   10.136(R)|      SLOW  |   -2.200(R)|      FAST  |    3.194|    9.700|       -3.253|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.136|         -  |      -2.200|         -  |    3.194|    9.700|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 8.113; Ideal Clock Offset To Actual Clock 3.040; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |   10.011(R)|      SLOW  |   -1.898(R)|      FAST  |    3.319|    9.398|       -3.040|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.011|         -  |      -1.898|         -  |    3.319|    9.398|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 8.007; Ideal Clock Offset To Actual Clock 3.035; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |    9.953(R)|      SLOW  |   -1.946(R)|      FAST  |    3.377|    9.446|       -3.035|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.953|         -  |      -1.946|         -  |    3.377|    9.446|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.252; Ideal Clock Offset To Actual Clock -0.221; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    5.620(R)|      SLOW  |   -1.368(R)|      FAST  |    8.510|    8.068|        0.221|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.620|         -  |      -1.368|         -  |    8.510|    8.068|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.519; Ideal Clock Offset To Actual Clock 0.454; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    6.428(R)|      SLOW  |   -1.909(R)|      FAST  |    7.702|    8.609|       -0.454|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.428|         -  |      -1.909|         -  |    7.702|    8.609|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.848; Ideal Clock Offset To Actual Clock 0.970; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |    7.109(R)|      SLOW  |   -2.261(R)|      FAST  |    7.021|    8.961|       -0.970|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.109|         -  |      -2.261|         -  |    7.021|    8.961|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 5.249; Ideal Clock Offset To Actual Clock -1.820; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<1>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<2>       |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<3>       |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<4>       |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |    4.167|    0.492|        1.838|
hi_inout<5>       |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |    4.110|    0.549|        1.781|
hi_inout<6>       |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<7>       |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<8>       |    5.642(R)|      SLOW  |   -0.471(R)|      FAST  |    4.188|    0.471|        1.859|
hi_inout<9>       |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<10>      |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<11>      |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<12>      |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<13>      |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<14>      |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |    4.167|    0.492|        1.838|
hi_inout<15>      |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |    4.110|    0.549|        1.781|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.720|         -  |      -0.471|         -  |    4.110|    0.471|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |       11.272|      SLOW  |        5.663|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 1.350 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |       10.226|      SLOW  |        3.958|      FAST  |         0.370|
hi_inout<1>                                    |       10.081|      SLOW  |        3.958|      FAST  |         0.225|
hi_inout<2>                                    |        9.856|      SLOW  |        4.399|      FAST  |         0.000|
hi_inout<3>                                    |        9.983|      SLOW  |        4.987|      FAST  |         0.127|
hi_inout<4>                                    |       10.094|      SLOW  |        4.987|      FAST  |         0.238|
hi_inout<5>                                    |       10.017|      SLOW  |        4.852|      FAST  |         0.161|
hi_inout<6>                                    |       11.206|      SLOW  |        5.073|      FAST  |         1.350|
hi_inout<7>                                    |       10.995|      SLOW  |        5.073|      FAST  |         1.139|
hi_inout<8>                                    |       10.096|      SLOW  |        4.310|      FAST  |         0.240|
hi_inout<9>                                    |       11.072|      SLOW  |        5.108|      FAST  |         1.216|
hi_inout<10>                                   |       10.990|      SLOW  |        5.108|      FAST  |         1.134|
hi_inout<11>                                   |       10.533|      SLOW  |        4.483|      FAST  |         0.677|
hi_inout<12>                                   |       10.522|      SLOW  |        4.483|      FAST  |         0.666|
hi_inout<13>                                   |       10.481|      SLOW  |        4.954|      FAST  |         0.625|
hi_inout<14>                                   |       10.518|      SLOW  |        4.954|      FAST  |         0.662|
hi_inout<15>                                   |       11.186|      SLOW  |        5.479|      FAST  |         1.330|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 253523 paths, 0 nets, and 9859 connections

Design statistics:
   Minimum period:  16.321ns{1}   (Maximum frequency:  61.271MHz)
   Minimum input required time before clock:  10.136ns
   Minimum output required time after clock:  11.272ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jul 24 17:50:14 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 327 MB



