--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/iseconfig/filter.filter
-intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o
glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk125_1_p = PERIOD TIMEGRP "clk125_1_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_1_p = PERIOD TIMEGRP "clk125_1_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y3.MGTREFCLKRX1
  Clock network: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/gt_refclk
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y3.MGTREFCLKTX1
  Clock network: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/gt_refclk
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.MGTREFCLKRX1
  Clock network: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/gt_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_1_n = PERIOD TIMEGRP "clk125_1_n" TS_clk125_1_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_1_n = PERIOD TIMEGRP "clk125_1_n" TS_clk125_1_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y3.MGTREFCLKRX1
  Clock network: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/gt_refclk
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y3.MGTREFCLKTX1
  Clock network: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/gt_refclk
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.MGTREFCLKRX1
  Clock network: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/gt_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y4.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y4.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 78861 paths analyzed, 6360 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.256ns.
--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_3 (SLICE_X76Y98.CE), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_eth/basex/v6_emac_v1_5_basex_inst/v6_emac (CPU)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.149ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.848 - 0.920)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_eth/basex/v6_emac_v1_5_basex_inst/v6_emac to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_3
    Location                        Delay type         Delay(ns)  Physical Resource
                                                                  Logical Resource(s)
    ------------------------------------------------------------  -------------------
    TEMAC_X0Y1.EMACPHYSYNCACQSTATUS Tmaccko_SYNC          1.019   system/eth_B.fmc2_eth/basex/v6_emac_v1_5_basex_inst/v6_emac
                                                                  system/eth_B.fmc2_eth/basex/v6_emac_v1_5_basex_inst/v6_emac
    SLICE_X86Y90.A3                 net (fanout=1)        1.211   user_mac_syncacqstatus<3>
    SLICE_X86Y90.A                  Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/addr<2>
                                                                  system/Mmux_ipb_rst<3>11
    SLICE_X96Y111.B1                net (fanout=111)      2.175   system/ipb_rst<3>
    SLICE_X96Y111.B                 Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_txa<5>
                                                                  system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv_SW0
    SLICE_X91Y107.A2                net (fanout=1)        0.942   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/N4
    SLICE_X91Y107.A                 Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
                                                                  system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X76Y98.CE                 net (fanout=3)        1.314   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X76Y98.CLK                Tceck                 0.284   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr<0>
                                                                  system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_3
    ------------------------------------------------------------  ---------------------------
    Total                                                 7.149ns (1.507ns logic, 5.642ns route)
                                                                  (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_mac (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.456ns (Levels of Logic = 3)
  Clock Path Skew:      -0.112ns (1.434 - 1.546)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_mac to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y114.DQ     Tcko                  0.337   system/rst_mac
                                                       system/rst/rst_mac
    SLICE_X86Y90.A5      net (fanout=6)        1.200   system/rst_mac
    SLICE_X86Y90.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/addr<2>
                                                       system/Mmux_ipb_rst<3>11
    SLICE_X96Y111.B1     net (fanout=111)      2.175   system/ipb_rst<3>
    SLICE_X96Y111.B      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_txa<5>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv_SW0
    SLICE_X91Y107.A2     net (fanout=1)        0.942   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/N4
    SLICE_X91Y107.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X76Y98.CE      net (fanout=3)        1.314   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X76Y98.CLK     Tceck                 0.284   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr<0>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_3
    -------------------------------------------------  ---------------------------
    Total                                      6.456ns (0.825ns logic, 5.631ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_r (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.494ns (Levels of Logic = 3)
  Clock Path Skew:      -0.066ns (0.848 - 0.914)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_r to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y98.AQ      Tcko                  0.337   system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_r
                                                       system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_r
    SLICE_X86Y90.A2      net (fanout=1)        1.238   system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_r
    SLICE_X86Y90.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/addr<2>
                                                       system/Mmux_ipb_rst<3>11
    SLICE_X96Y111.B1     net (fanout=111)      2.175   system/ipb_rst<3>
    SLICE_X96Y111.B      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_txa<5>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv_SW0
    SLICE_X91Y107.A2     net (fanout=1)        0.942   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/N4
    SLICE_X91Y107.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X76Y98.CE      net (fanout=3)        1.314   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X76Y98.CLK     Tceck                 0.284   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr<0>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_3
    -------------------------------------------------  ---------------------------
    Total                                      6.494ns (0.825ns logic, 5.669ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_7 (SLICE_X76Y98.CE), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_eth/basex/v6_emac_v1_5_basex_inst/v6_emac (CPU)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.149ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.848 - 0.920)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_eth/basex/v6_emac_v1_5_basex_inst/v6_emac to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_7
    Location                        Delay type         Delay(ns)  Physical Resource
                                                                  Logical Resource(s)
    ------------------------------------------------------------  -------------------
    TEMAC_X0Y1.EMACPHYSYNCACQSTATUS Tmaccko_SYNC          1.019   system/eth_B.fmc2_eth/basex/v6_emac_v1_5_basex_inst/v6_emac
                                                                  system/eth_B.fmc2_eth/basex/v6_emac_v1_5_basex_inst/v6_emac
    SLICE_X86Y90.A3                 net (fanout=1)        1.211   user_mac_syncacqstatus<3>
    SLICE_X86Y90.A                  Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/addr<2>
                                                                  system/Mmux_ipb_rst<3>11
    SLICE_X96Y111.B1                net (fanout=111)      2.175   system/ipb_rst<3>
    SLICE_X96Y111.B                 Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_txa<5>
                                                                  system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv_SW0
    SLICE_X91Y107.A2                net (fanout=1)        0.942   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/N4
    SLICE_X91Y107.A                 Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
                                                                  system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X76Y98.CE                 net (fanout=3)        1.314   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X76Y98.CLK                Tceck                 0.284   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr<0>
                                                                  system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_7
    ------------------------------------------------------------  ---------------------------
    Total                                                 7.149ns (1.507ns logic, 5.642ns route)
                                                                  (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_mac (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.456ns (Levels of Logic = 3)
  Clock Path Skew:      -0.112ns (1.434 - 1.546)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_mac to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y114.DQ     Tcko                  0.337   system/rst_mac
                                                       system/rst/rst_mac
    SLICE_X86Y90.A5      net (fanout=6)        1.200   system/rst_mac
    SLICE_X86Y90.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/addr<2>
                                                       system/Mmux_ipb_rst<3>11
    SLICE_X96Y111.B1     net (fanout=111)      2.175   system/ipb_rst<3>
    SLICE_X96Y111.B      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_txa<5>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv_SW0
    SLICE_X91Y107.A2     net (fanout=1)        0.942   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/N4
    SLICE_X91Y107.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X76Y98.CE      net (fanout=3)        1.314   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X76Y98.CLK     Tceck                 0.284   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr<0>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_7
    -------------------------------------------------  ---------------------------
    Total                                      6.456ns (0.825ns logic, 5.631ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_r (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.494ns (Levels of Logic = 3)
  Clock Path Skew:      -0.066ns (0.848 - 0.914)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_r to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y98.AQ      Tcko                  0.337   system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_r
                                                       system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_r
    SLICE_X86Y90.A2      net (fanout=1)        1.238   system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_r
    SLICE_X86Y90.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/addr<2>
                                                       system/Mmux_ipb_rst<3>11
    SLICE_X96Y111.B1     net (fanout=111)      2.175   system/ipb_rst<3>
    SLICE_X96Y111.B      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_txa<5>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv_SW0
    SLICE_X91Y107.A2     net (fanout=1)        0.942   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/N4
    SLICE_X91Y107.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X76Y98.CE      net (fanout=3)        1.314   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X76Y98.CLK     Tceck                 0.284   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr<0>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_7
    -------------------------------------------------  ---------------------------
    Total                                      6.494ns (0.825ns logic, 5.669ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_0 (SLICE_X76Y98.CE), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_eth/basex/v6_emac_v1_5_basex_inst/v6_emac (CPU)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.149ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.848 - 0.920)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_eth/basex/v6_emac_v1_5_basex_inst/v6_emac to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_0
    Location                        Delay type         Delay(ns)  Physical Resource
                                                                  Logical Resource(s)
    ------------------------------------------------------------  -------------------
    TEMAC_X0Y1.EMACPHYSYNCACQSTATUS Tmaccko_SYNC          1.019   system/eth_B.fmc2_eth/basex/v6_emac_v1_5_basex_inst/v6_emac
                                                                  system/eth_B.fmc2_eth/basex/v6_emac_v1_5_basex_inst/v6_emac
    SLICE_X86Y90.A3                 net (fanout=1)        1.211   user_mac_syncacqstatus<3>
    SLICE_X86Y90.A                  Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/addr<2>
                                                                  system/Mmux_ipb_rst<3>11
    SLICE_X96Y111.B1                net (fanout=111)      2.175   system/ipb_rst<3>
    SLICE_X96Y111.B                 Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_txa<5>
                                                                  system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv_SW0
    SLICE_X91Y107.A2                net (fanout=1)        0.942   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/N4
    SLICE_X91Y107.A                 Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
                                                                  system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X76Y98.CE                 net (fanout=3)        1.314   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X76Y98.CLK                Tceck                 0.284   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr<0>
                                                                  system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_0
    ------------------------------------------------------------  ---------------------------
    Total                                                 7.149ns (1.507ns logic, 5.642ns route)
                                                                  (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_mac (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.456ns (Levels of Logic = 3)
  Clock Path Skew:      -0.112ns (1.434 - 1.546)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_mac to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y114.DQ     Tcko                  0.337   system/rst_mac
                                                       system/rst/rst_mac
    SLICE_X86Y90.A5      net (fanout=6)        1.200   system/rst_mac
    SLICE_X86Y90.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/addr<2>
                                                       system/Mmux_ipb_rst<3>11
    SLICE_X96Y111.B1     net (fanout=111)      2.175   system/ipb_rst<3>
    SLICE_X96Y111.B      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_txa<5>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv_SW0
    SLICE_X91Y107.A2     net (fanout=1)        0.942   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/N4
    SLICE_X91Y107.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X76Y98.CE      net (fanout=3)        1.314   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X76Y98.CLK     Tceck                 0.284   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr<0>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_0
    -------------------------------------------------  ---------------------------
    Total                                      6.456ns (0.825ns logic, 5.631ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_r (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.494ns (Levels of Logic = 3)
  Clock Path Skew:      -0.066ns (0.848 - 0.914)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_r to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y98.AQ      Tcko                  0.337   system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_r
                                                       system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_r
    SLICE_X86Y90.A2      net (fanout=1)        1.238   system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_r
    SLICE_X86Y90.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/addr<2>
                                                       system/Mmux_ipb_rst<3>11
    SLICE_X96Y111.B1     net (fanout=111)      2.175   system/ipb_rst<3>
    SLICE_X96Y111.B      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_txa<5>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv_SW0
    SLICE_X91Y107.A2     net (fanout=1)        0.942   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/N4
    SLICE_X91Y107.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X76Y98.CE      net (fanout=3)        1.314   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X76Y98.CLK     Tceck                 0.284   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr<0>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_0
    -------------------------------------------------  ---------------------------
    Total                                      6.494ns (0.825ns logic, 5.669ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/ip_len_8 (SLICE_X80Y83.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/eth_B.phy_ipb_ctrl/shim/packet_len_o_5 (FF)
  Destination:          system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/ip_len_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.686 - 0.654)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 4.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Minimum Data Path at Fast Process Corner: system/eth_B.phy_ipb_ctrl/shim/packet_len_o_5 to system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/ip_len_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y83.CQ      Tcko                  0.098   system/eth_B.phy_ipb_ctrl/packet_resp_len<5>
                                                       system/eth_B.phy_ipb_ctrl/shim/packet_len_o_5
    SLICE_X80Y83.A4      net (fanout=7)        0.381   system/eth_B.phy_ipb_ctrl/packet_resp_len<5>
    SLICE_X80Y83.CLK     Tah         (-Th)     0.076   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/ip_len<4>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/Madd_n0180[11:0]_xor<8>11
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/ip_len_8
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.022ns logic, 0.381ns route)
                                                       (5.5% logic, 94.5% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len_11 (SLICE_X82Y84.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/eth_B.phy_ipb_ctrl/shim/packet_len_o_2 (FF)
  Destination:          system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.687 - 0.654)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 4.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Minimum Data Path at Fast Process Corner: system/eth_B.phy_ipb_ctrl/shim/packet_len_o_2 to system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y80.DQ      Tcko                  0.115   system/eth_B.phy_ipb_ctrl/packet_resp_len<2>
                                                       system/eth_B.phy_ipb_ctrl/shim/packet_len_o_2
    SLICE_X82Y84.D6      net (fanout=13)       0.366   system/eth_B.phy_ipb_ctrl/packet_resp_len<2>
    SLICE_X82Y84.CLK     Tah         (-Th)     0.077   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len<11>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/Madd_n0182[11:0]_cy<10>11
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len_11
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.038ns logic, 0.366ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/ip_len_9 (SLICE_X80Y82.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/eth_B.phy_ipb_ctrl/shim/packet_len_o_4 (FF)
  Destination:          system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/ip_len_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.027ns (0.686 - 0.659)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 4.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Minimum Data Path at Fast Process Corner: system/eth_B.phy_ipb_ctrl/shim/packet_len_o_4 to system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/ip_len_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y80.CQ      Tcko                  0.115   system/eth_B.phy_ipb_ctrl/packet_resp_len<4>
                                                       system/eth_B.phy_ipb_ctrl/shim/packet_len_o_4
    SLICE_X80Y82.B6      net (fanout=9)        0.361   system/eth_B.phy_ipb_ctrl/packet_resp_len<4>
    SLICE_X80Y82.CLK     Tah         (-Th)     0.077   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/ip_len<11>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/Madd_n0180[11:0]_xor<9>11
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/ip_len_9
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.038ns logic, 0.361ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y4.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y4.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: user_pri_clk
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: user_pri_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4610 paths analyzed, 523 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/hb/heartbeat_process.pwm_timer_7 (SLICE_X13Y19.B4), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/hb/heartbeat_process.pwm_timer_3 (FF)
  Destination:          system/hb/heartbeat_process.pwm_timer_7 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.187ns (Levels of Logic = 3)
  Clock Path Skew:      -0.160ns (0.193 - 0.353)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/hb/heartbeat_process.pwm_timer_3 to system/hb/heartbeat_process.pwm_timer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.CQ      Tcko                  0.337   system/hb/heartbeat_process.pwm_timer<4>
                                                       system/hb/heartbeat_process.pwm_timer_3
    SLICE_X12Y17.D5      net (fanout=3)        2.464   system/hb/heartbeat_process.pwm_timer<3>
    SLICE_X12Y17.COUT    Topcyd                0.319   system/hb/Msub_heartbeat_process.pwm_timer[31]_GND_51_o_sub_3_OUT<31:0>_cy<3>
                                                       system/hb/Msub_heartbeat_process.pwm_timer[31]_GND_51_o_sub_3_OUT<31:0>_lut<3>_INV_0
                                                       system/hb/Msub_heartbeat_process.pwm_timer[31]_GND_51_o_sub_3_OUT<31:0>_cy<3>
    SLICE_X12Y18.CIN     net (fanout=1)        0.000   system/hb/Msub_heartbeat_process.pwm_timer[31]_GND_51_o_sub_3_OUT<31:0>_cy<3>
    SLICE_X12Y18.DMUX    Tcind                 0.316   system/hb/Msub_heartbeat_process.pwm_timer[31]_GND_51_o_sub_3_OUT<31:0>_cy<7>
                                                       system/hb/Msub_heartbeat_process.pwm_timer[31]_GND_51_o_sub_3_OUT<31:0>_cy<7>
    SLICE_X13Y19.B4      net (fanout=1)        2.710   system/hb/heartbeat_process.pwm_timer[31]_GND_51_o_sub_3_OUT<7>
    SLICE_X13Y19.CLK     Tas                   0.041   system/hb/heartbeat_process.pwm_timer<9>
                                                       system/hb/Mmux_heartbeat_process.pwm_timer[31]_GND_51_o_mux_3_OUT301
                                                       system/hb/heartbeat_process.pwm_timer_7
    -------------------------------------------------  ---------------------------
    Total                                      6.187ns (1.013ns logic, 5.174ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/hb/heartbeat_process.pwm_timer_2 (FF)
  Destination:          system/hb/heartbeat_process.pwm_timer_7 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.112ns (Levels of Logic = 3)
  Clock Path Skew:      -0.160ns (0.193 - 0.353)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/hb/heartbeat_process.pwm_timer_2 to system/hb/heartbeat_process.pwm_timer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.BQ      Tcko                  0.337   system/hb/heartbeat_process.pwm_timer<4>
                                                       system/hb/heartbeat_process.pwm_timer_2
    SLICE_X12Y17.C3      net (fanout=3)        2.368   system/hb/heartbeat_process.pwm_timer<2>
    SLICE_X12Y17.COUT    Topcyc                0.340   system/hb/Msub_heartbeat_process.pwm_timer[31]_GND_51_o_sub_3_OUT<31:0>_cy<3>
                                                       system/hb/Msub_heartbeat_process.pwm_timer[31]_GND_51_o_sub_3_OUT<31:0>_lut<2>_INV_0
                                                       system/hb/Msub_heartbeat_process.pwm_timer[31]_GND_51_o_sub_3_OUT<31:0>_cy<3>
    SLICE_X12Y18.CIN     net (fanout=1)        0.000   system/hb/Msub_heartbeat_process.pwm_timer[31]_GND_51_o_sub_3_OUT<31:0>_cy<3>
    SLICE_X12Y18.DMUX    Tcind                 0.316   system/hb/Msub_heartbeat_process.pwm_timer[31]_GND_51_o_sub_3_OUT<31:0>_cy<7>
                                                       system/hb/Msub_heartbeat_process.pwm_timer[31]_GND_51_o_sub_3_OUT<31:0>_cy<7>
    SLICE_X13Y19.B4      net (fanout=1)        2.710   system/hb/heartbeat_process.pwm_timer[31]_GND_51_o_sub_3_OUT<7>
    SLICE_X13Y19.CLK     Tas                   0.041   system/hb/heartbeat_process.pwm_timer<9>
                                                       system/hb/Mmux_heartbeat_process.pwm_timer[31]_GND_51_o_mux_3_OUT301
                                                       system/hb/heartbeat_process.pwm_timer_7
    -------------------------------------------------  ---------------------------
    Total                                      6.112ns (1.034ns logic, 5.078ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/hb/heartbeat_process.pwm_timer_6 (FF)
  Destination:          system/hb/heartbeat_process.pwm_timer_7 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.024ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/hb/heartbeat_process.pwm_timer_6 to system/hb/heartbeat_process.pwm_timer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y19.AQ      Tcko                  0.337   system/hb/heartbeat_process.pwm_timer<9>
                                                       system/hb/heartbeat_process.pwm_timer_6
    SLICE_X12Y18.C5      net (fanout=3)        2.497   system/hb/heartbeat_process.pwm_timer<6>
    SLICE_X12Y18.DMUX    Topcd                 0.439   system/hb/Msub_heartbeat_process.pwm_timer[31]_GND_51_o_sub_3_OUT<31:0>_cy<7>
                                                       system/hb/Msub_heartbeat_process.pwm_timer[31]_GND_51_o_sub_3_OUT<31:0>_lut<6>_INV_0
                                                       system/hb/Msub_heartbeat_process.pwm_timer[31]_GND_51_o_sub_3_OUT<31:0>_cy<7>
    SLICE_X13Y19.B4      net (fanout=1)        2.710   system/hb/heartbeat_process.pwm_timer[31]_GND_51_o_sub_3_OUT<7>
    SLICE_X13Y19.CLK     Tas                   0.041   system/hb/heartbeat_process.pwm_timer<9>
                                                       system/hb/Mmux_heartbeat_process.pwm_timer[31]_GND_51_o_mux_3_OUT301
                                                       system/hb/heartbeat_process.pwm_timer_7
    -------------------------------------------------  ---------------------------
    Total                                      6.024ns (0.817ns logic, 5.207ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point system/hb/heartbeat_process.pwm_timer_6 (SLICE_X13Y19.A3), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/hb/heartbeat_process.pwm_timer_30 (FF)
  Destination:          system/hb/heartbeat_process.pwm_timer_6 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.048ns (Levels of Logic = 3)
  Clock Path Skew:      -0.160ns (0.193 - 0.353)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/hb/heartbeat_process.pwm_timer_30 to system/hb/heartbeat_process.pwm_timer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.CMUX    Tshcko                0.420   system/hb/heartbeat_process.pwm_timer<4>
                                                       system/hb/heartbeat_process.pwm_timer_30
    SLICE_X15Y29.D5      net (fanout=3)        0.785   system/hb/heartbeat_process.pwm_timer<30>
    SLICE_X15Y29.D       Tilo                  0.068   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>5
                                                       system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>6
    SLICE_X13Y19.C6      net (fanout=1)        0.693   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>5
    SLICE_X13Y19.C       Tilo                  0.068   system/hb/heartbeat_process.pwm_timer<9>
                                                       system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>7
    SLICE_X13Y19.A3      net (fanout=16)       3.941   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o
    SLICE_X13Y19.CLK     Tas                   0.073   system/hb/heartbeat_process.pwm_timer<9>
                                                       system/hb/Mmux_heartbeat_process.pwm_timer[31]_GND_51_o_mux_3_OUT291
                                                       system/hb/heartbeat_process.pwm_timer_6
    -------------------------------------------------  ---------------------------
    Total                                      6.048ns (0.629ns logic, 5.419ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/hb/heartbeat_process.pwm_timer_12 (FF)
  Destination:          system/hb/heartbeat_process.pwm_timer_6 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.212ns (Levels of Logic = 3)
  Clock Path Skew:      0.082ns (0.297 - 0.215)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/hb/heartbeat_process.pwm_timer_12 to system/hb/heartbeat_process.pwm_timer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.BMUX    Tshcko                0.468   system/hb/heartbeat_process.pwm_timer<17>
                                                       system/hb/heartbeat_process.pwm_timer_12
    SLICE_X15Y20.A1      net (fanout=3)        0.874   system/hb/heartbeat_process.pwm_timer<12>
    SLICE_X15Y20.A       Tilo                  0.068   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>3
                                                       system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>1
    SLICE_X13Y19.C1      net (fanout=1)        0.720   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>
    SLICE_X13Y19.C       Tilo                  0.068   system/hb/heartbeat_process.pwm_timer<9>
                                                       system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>7
    SLICE_X13Y19.A3      net (fanout=16)       3.941   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o
    SLICE_X13Y19.CLK     Tas                   0.073   system/hb/heartbeat_process.pwm_timer<9>
                                                       system/hb/Mmux_heartbeat_process.pwm_timer[31]_GND_51_o_mux_3_OUT291
                                                       system/hb/heartbeat_process.pwm_timer_6
    -------------------------------------------------  ---------------------------
    Total                                      6.212ns (0.677ns logic, 5.535ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/hb/heartbeat_process.pwm_timer_29 (FF)
  Destination:          system/hb/heartbeat_process.pwm_timer_6 (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.939ns (Levels of Logic = 3)
  Clock Path Skew:      -0.160ns (0.193 - 0.353)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/hb/heartbeat_process.pwm_timer_29 to system/hb/heartbeat_process.pwm_timer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.BMUX    Tshcko                0.420   system/hb/heartbeat_process.pwm_timer<4>
                                                       system/hb/heartbeat_process.pwm_timer_29
    SLICE_X13Y23.A1      net (fanout=3)        0.761   system/hb/heartbeat_process.pwm_timer<29>
    SLICE_X13Y23.A       Tilo                  0.068   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>4
                                                       system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>5
    SLICE_X13Y19.C3      net (fanout=1)        0.608   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>4
    SLICE_X13Y19.C       Tilo                  0.068   system/hb/heartbeat_process.pwm_timer<9>
                                                       system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>7
    SLICE_X13Y19.A3      net (fanout=16)       3.941   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o
    SLICE_X13Y19.CLK     Tas                   0.073   system/hb/heartbeat_process.pwm_timer<9>
                                                       system/hb/Mmux_heartbeat_process.pwm_timer[31]_GND_51_o_mux_3_OUT291
                                                       system/hb/heartbeat_process.pwm_timer_6
    -------------------------------------------------  ---------------------------
    Total                                      5.939ns (0.629ns logic, 5.310ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Paths for end point system/hb/heartbeat_process.pwm_timer_5 (SLICE_X13Y19.A3), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/hb/heartbeat_process.pwm_timer_30 (FF)
  Destination:          system/hb/heartbeat_process.pwm_timer_5 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.008ns (Levels of Logic = 3)
  Clock Path Skew:      -0.160ns (0.193 - 0.353)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/hb/heartbeat_process.pwm_timer_30 to system/hb/heartbeat_process.pwm_timer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.CMUX    Tshcko                0.420   system/hb/heartbeat_process.pwm_timer<4>
                                                       system/hb/heartbeat_process.pwm_timer_30
    SLICE_X15Y29.D5      net (fanout=3)        0.785   system/hb/heartbeat_process.pwm_timer<30>
    SLICE_X15Y29.D       Tilo                  0.068   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>5
                                                       system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>6
    SLICE_X13Y19.C6      net (fanout=1)        0.693   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>5
    SLICE_X13Y19.C       Tilo                  0.068   system/hb/heartbeat_process.pwm_timer<9>
                                                       system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>7
    SLICE_X13Y19.A3      net (fanout=16)       3.941   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o
    SLICE_X13Y19.CLK     Tas                   0.033   system/hb/heartbeat_process.pwm_timer<9>
                                                       system/hb/Mmux_heartbeat_process.pwm_timer[31]_GND_51_o_mux_3_OUT281
                                                       system/hb/heartbeat_process.pwm_timer_5
    -------------------------------------------------  ---------------------------
    Total                                      6.008ns (0.589ns logic, 5.419ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/hb/heartbeat_process.pwm_timer_12 (FF)
  Destination:          system/hb/heartbeat_process.pwm_timer_5 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.172ns (Levels of Logic = 3)
  Clock Path Skew:      0.082ns (0.297 - 0.215)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/hb/heartbeat_process.pwm_timer_12 to system/hb/heartbeat_process.pwm_timer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.BMUX    Tshcko                0.468   system/hb/heartbeat_process.pwm_timer<17>
                                                       system/hb/heartbeat_process.pwm_timer_12
    SLICE_X15Y20.A1      net (fanout=3)        0.874   system/hb/heartbeat_process.pwm_timer<12>
    SLICE_X15Y20.A       Tilo                  0.068   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>3
                                                       system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>1
    SLICE_X13Y19.C1      net (fanout=1)        0.720   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>
    SLICE_X13Y19.C       Tilo                  0.068   system/hb/heartbeat_process.pwm_timer<9>
                                                       system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>7
    SLICE_X13Y19.A3      net (fanout=16)       3.941   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o
    SLICE_X13Y19.CLK     Tas                   0.033   system/hb/heartbeat_process.pwm_timer<9>
                                                       system/hb/Mmux_heartbeat_process.pwm_timer[31]_GND_51_o_mux_3_OUT281
                                                       system/hb/heartbeat_process.pwm_timer_5
    -------------------------------------------------  ---------------------------
    Total                                      6.172ns (0.637ns logic, 5.535ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/hb/heartbeat_process.pwm_timer_29 (FF)
  Destination:          system/hb/heartbeat_process.pwm_timer_5 (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.899ns (Levels of Logic = 3)
  Clock Path Skew:      -0.160ns (0.193 - 0.353)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/hb/heartbeat_process.pwm_timer_29 to system/hb/heartbeat_process.pwm_timer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.BMUX    Tshcko                0.420   system/hb/heartbeat_process.pwm_timer<4>
                                                       system/hb/heartbeat_process.pwm_timer_29
    SLICE_X13Y23.A1      net (fanout=3)        0.761   system/hb/heartbeat_process.pwm_timer<29>
    SLICE_X13Y23.A       Tilo                  0.068   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>4
                                                       system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>5
    SLICE_X13Y19.C3      net (fanout=1)        0.608   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>4
    SLICE_X13Y19.C       Tilo                  0.068   system/hb/heartbeat_process.pwm_timer<9>
                                                       system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>7
    SLICE_X13Y19.A3      net (fanout=16)       3.941   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o
    SLICE_X13Y19.CLK     Tas                   0.033   system/hb/heartbeat_process.pwm_timer<9>
                                                       system/hb/Mmux_heartbeat_process.pwm_timer[31]_GND_51_o_mux_3_OUT281
                                                       system/hb/heartbeat_process.pwm_timer_5
    -------------------------------------------------  ---------------------------
    Total                                      5.899ns (0.589ns logic, 5.310ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_10 (SLICE_X71Y117.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_10 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_10 to system/cdce_synch/cdce_control.timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y117.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_10
    SLICE_X71Y117.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_10
    SLICE_X71Y117.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT21
                                                       system/cdce_synch/cdce_control.timer_10
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_8 (SLICE_X71Y117.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_8 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_8 to system/cdce_synch/cdce_control.timer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y117.AQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_8
    SLICE_X71Y117.A5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_8
    SLICE_X71Y117.CLK    Tah         (-Th)     0.055   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT191
                                                       system/cdce_synch/cdce_control.timer_8
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.043ns logic, 0.066ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_12 (SLICE_X72Y117.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_12 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_12 to system/cdce_synch/cdce_control.timer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y117.AQ     Tcko                  0.115   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/cdce_control.timer_12
    SLICE_X72Y117.A5     net (fanout=3)        0.072   system/cdce_synch/cdce_control.timer_12
    SLICE_X72Y117.CLK    Tah         (-Th)     0.076   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT41
                                                       system/cdce_synch/cdce_control.timer_12
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: user_pri_clk
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: user_pri_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_clk_31_25_C_from_glib_pll = PERIOD TIMEGRP         
"system_clk_31_25_C_from_glib_pll" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_clk_31_25_C_from_glib_pll = PERIOD TIMEGRP
        "system_clk_31_25_C_from_glib_pll" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: system/clk_31_25_C_from_glib_pll
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X12Y67.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout1 = PERIOD TIMEGRP 
"system_glib_pll_clkout1"         TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout1 = PERIOD TIMEGRP "system_glib_pll_clkout1"
        TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.500ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y17.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.500ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y16.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.500ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y19.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_clk_31_25_B_from_glib_pll = PERIOD TIMEGRP         
"system_clk_31_25_B_from_glib_pll" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_clk_31_25_B_from_glib_pll = PERIOD TIMEGRP
        "system_clk_31_25_B_from_glib_pll" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: system/clk_31_25_B_from_glib_pll
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X38Y57.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_clk_31_25_C_from_glib_pll_0 = PERIOD TIMEGRP       
  "system_clk_31_25_C_from_glib_pll_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 72400 paths analyzed, 1683 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.808ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X44Y79.SR), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_19 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.562ns (Levels of Logic = 10)
  Clock Path Skew:      -0.041ns (2.498 - 2.539)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_19 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y81.DQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_19
    SLICE_X61Y88.C1      net (fanout=5)        0.902   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X61Y88.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X61Y85.A3      net (fanout=2)        0.720   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X61Y85.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<27>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X63Y82.C2      net (fanout=7)        0.722   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X63Y82.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<19>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y84.B6      net (fanout=1)        0.625   system/ipb_fabric/N01
    SLICE_X58Y84.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y84.C2      net (fanout=39)       0.604   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y84.CMUX    Tilo                  0.191   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X60Y88.B2      net (fanout=1)        1.107   system/ipb_fabric/N36
    SLICE_X60Y88.B       Tilo                  0.068   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y88.C2      net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y88.C       Tilo                  0.068   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y98.B2      net (fanout=4)        1.818   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y98.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X32Y98.A5      net (fanout=7)        0.318   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X32Y98.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X34Y100.A6     net (fanout=7)        0.541   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X34Y100.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X44Y79.SR      net (fanout=15)       1.806   system/sram2_if/sramInterface/_n0147
    SLICE_X44Y79.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     11.562ns (1.790ns logic, 9.772ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_27 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.396ns (Levels of Logic = 10)
  Clock Path Skew:      -0.040ns (2.498 - 2.538)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_27 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y85.DQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<27>
                                                       system/ipb_arb/addr_to_slave_27
    SLICE_X61Y88.C2      net (fanout=5)        0.736   user_ipb_mosi[0]_ipb_addr<27>
    SLICE_X61Y88.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X61Y85.A3      net (fanout=2)        0.720   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X61Y85.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<27>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X63Y82.C2      net (fanout=7)        0.722   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X63Y82.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<19>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y84.B6      net (fanout=1)        0.625   system/ipb_fabric/N01
    SLICE_X58Y84.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y84.C2      net (fanout=39)       0.604   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y84.CMUX    Tilo                  0.191   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X60Y88.B2      net (fanout=1)        1.107   system/ipb_fabric/N36
    SLICE_X60Y88.B       Tilo                  0.068   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y88.C2      net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y88.C       Tilo                  0.068   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y98.B2      net (fanout=4)        1.818   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y98.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X32Y98.A5      net (fanout=7)        0.318   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X32Y98.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X34Y100.A6     net (fanout=7)        0.541   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X34Y100.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X44Y79.SR      net (fanout=15)       1.806   system/sram2_if/sramInterface/_n0147
    SLICE_X44Y79.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     11.396ns (1.790ns logic, 9.606ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_20 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.290ns (Levels of Logic = 10)
  Clock Path Skew:      -0.039ns (2.498 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_20 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.AQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_arb/addr_to_slave_20
    SLICE_X61Y88.C3      net (fanout=5)        0.586   user_ipb_mosi[0]_ipb_addr<20>
    SLICE_X61Y88.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X61Y85.A3      net (fanout=2)        0.720   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X61Y85.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<27>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X63Y82.C2      net (fanout=7)        0.722   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X63Y82.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<19>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y84.B6      net (fanout=1)        0.625   system/ipb_fabric/N01
    SLICE_X58Y84.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y84.C2      net (fanout=39)       0.604   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y84.CMUX    Tilo                  0.191   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X60Y88.B2      net (fanout=1)        1.107   system/ipb_fabric/N36
    SLICE_X60Y88.B       Tilo                  0.068   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y88.C2      net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y88.C       Tilo                  0.068   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y98.B2      net (fanout=4)        1.818   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y98.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X32Y98.A5      net (fanout=7)        0.318   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X32Y98.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X34Y100.A6     net (fanout=7)        0.541   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X34Y100.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X44Y79.SR      net (fanout=15)       1.806   system/sram2_if/sramInterface/_n0147
    SLICE_X44Y79.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     11.290ns (1.834ns logic, 9.456ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_27 (SLICE_X44Y79.SR), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_19 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.562ns (Levels of Logic = 10)
  Clock Path Skew:      -0.041ns (2.498 - 2.539)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_19 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y81.DQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_19
    SLICE_X61Y88.C1      net (fanout=5)        0.902   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X61Y88.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X61Y85.A3      net (fanout=2)        0.720   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X61Y85.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<27>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X63Y82.C2      net (fanout=7)        0.722   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X63Y82.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<19>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y84.B6      net (fanout=1)        0.625   system/ipb_fabric/N01
    SLICE_X58Y84.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y84.C2      net (fanout=39)       0.604   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y84.CMUX    Tilo                  0.191   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X60Y88.B2      net (fanout=1)        1.107   system/ipb_fabric/N36
    SLICE_X60Y88.B       Tilo                  0.068   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y88.C2      net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y88.C       Tilo                  0.068   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y98.B2      net (fanout=4)        1.818   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y98.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X32Y98.A5      net (fanout=7)        0.318   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X32Y98.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X34Y100.A6     net (fanout=7)        0.541   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X34Y100.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X44Y79.SR      net (fanout=15)       1.806   system/sram2_if/sramInterface/_n0147
    SLICE_X44Y79.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     11.562ns (1.790ns logic, 9.772ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_27 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.396ns (Levels of Logic = 10)
  Clock Path Skew:      -0.040ns (2.498 - 2.538)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_27 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y85.DQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<27>
                                                       system/ipb_arb/addr_to_slave_27
    SLICE_X61Y88.C2      net (fanout=5)        0.736   user_ipb_mosi[0]_ipb_addr<27>
    SLICE_X61Y88.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X61Y85.A3      net (fanout=2)        0.720   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X61Y85.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<27>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X63Y82.C2      net (fanout=7)        0.722   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X63Y82.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<19>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y84.B6      net (fanout=1)        0.625   system/ipb_fabric/N01
    SLICE_X58Y84.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y84.C2      net (fanout=39)       0.604   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y84.CMUX    Tilo                  0.191   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X60Y88.B2      net (fanout=1)        1.107   system/ipb_fabric/N36
    SLICE_X60Y88.B       Tilo                  0.068   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y88.C2      net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y88.C       Tilo                  0.068   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y98.B2      net (fanout=4)        1.818   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y98.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X32Y98.A5      net (fanout=7)        0.318   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X32Y98.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X34Y100.A6     net (fanout=7)        0.541   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X34Y100.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X44Y79.SR      net (fanout=15)       1.806   system/sram2_if/sramInterface/_n0147
    SLICE_X44Y79.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     11.396ns (1.790ns logic, 9.606ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_20 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.290ns (Levels of Logic = 10)
  Clock Path Skew:      -0.039ns (2.498 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_20 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.AQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_arb/addr_to_slave_20
    SLICE_X61Y88.C3      net (fanout=5)        0.586   user_ipb_mosi[0]_ipb_addr<20>
    SLICE_X61Y88.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X61Y85.A3      net (fanout=2)        0.720   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X61Y85.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<27>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X63Y82.C2      net (fanout=7)        0.722   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X63Y82.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<19>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y84.B6      net (fanout=1)        0.625   system/ipb_fabric/N01
    SLICE_X58Y84.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y84.C2      net (fanout=39)       0.604   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y84.CMUX    Tilo                  0.191   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X60Y88.B2      net (fanout=1)        1.107   system/ipb_fabric/N36
    SLICE_X60Y88.B       Tilo                  0.068   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y88.C2      net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y88.C       Tilo                  0.068   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y98.B2      net (fanout=4)        1.818   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y98.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X32Y98.A5      net (fanout=7)        0.318   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X32Y98.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X34Y100.A6     net (fanout=7)        0.541   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X34Y100.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X44Y79.SR      net (fanout=15)       1.806   system/sram2_if/sramInterface/_n0147
    SLICE_X44Y79.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     11.290ns (1.834ns logic, 9.456ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_34 (SLICE_X45Y79.SR), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_19 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.562ns (Levels of Logic = 10)
  Clock Path Skew:      -0.041ns (2.498 - 2.539)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_19 to system/sram2_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y81.DQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_19
    SLICE_X61Y88.C1      net (fanout=5)        0.902   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X61Y88.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X61Y85.A3      net (fanout=2)        0.720   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X61Y85.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<27>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X63Y82.C2      net (fanout=7)        0.722   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X63Y82.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<19>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y84.B6      net (fanout=1)        0.625   system/ipb_fabric/N01
    SLICE_X58Y84.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y84.C2      net (fanout=39)       0.604   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y84.CMUX    Tilo                  0.191   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X60Y88.B2      net (fanout=1)        1.107   system/ipb_fabric/N36
    SLICE_X60Y88.B       Tilo                  0.068   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y88.C2      net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y88.C       Tilo                  0.068   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y98.B2      net (fanout=4)        1.818   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y98.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X32Y98.A5      net (fanout=7)        0.318   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X32Y98.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X34Y100.A6     net (fanout=7)        0.541   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X34Y100.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X45Y79.SR      net (fanout=15)       1.806   system/sram2_if/sramInterface/_n0147
    SLICE_X45Y79.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<33>
                                                       system/sram2_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     11.562ns (1.790ns logic, 9.772ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_27 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.396ns (Levels of Logic = 10)
  Clock Path Skew:      -0.040ns (2.498 - 2.538)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_27 to system/sram2_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y85.DQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<27>
                                                       system/ipb_arb/addr_to_slave_27
    SLICE_X61Y88.C2      net (fanout=5)        0.736   user_ipb_mosi[0]_ipb_addr<27>
    SLICE_X61Y88.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X61Y85.A3      net (fanout=2)        0.720   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X61Y85.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<27>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X63Y82.C2      net (fanout=7)        0.722   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X63Y82.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<19>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y84.B6      net (fanout=1)        0.625   system/ipb_fabric/N01
    SLICE_X58Y84.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y84.C2      net (fanout=39)       0.604   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y84.CMUX    Tilo                  0.191   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X60Y88.B2      net (fanout=1)        1.107   system/ipb_fabric/N36
    SLICE_X60Y88.B       Tilo                  0.068   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y88.C2      net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y88.C       Tilo                  0.068   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y98.B2      net (fanout=4)        1.818   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y98.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X32Y98.A5      net (fanout=7)        0.318   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X32Y98.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X34Y100.A6     net (fanout=7)        0.541   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X34Y100.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X45Y79.SR      net (fanout=15)       1.806   system/sram2_if/sramInterface/_n0147
    SLICE_X45Y79.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<33>
                                                       system/sram2_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     11.396ns (1.790ns logic, 9.606ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_20 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.290ns (Levels of Logic = 10)
  Clock Path Skew:      -0.039ns (2.498 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_20 to system/sram2_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.AQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_arb/addr_to_slave_20
    SLICE_X61Y88.C3      net (fanout=5)        0.586   user_ipb_mosi[0]_ipb_addr<20>
    SLICE_X61Y88.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X61Y85.A3      net (fanout=2)        0.720   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X61Y85.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<27>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X63Y82.C2      net (fanout=7)        0.722   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X63Y82.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<19>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y84.B6      net (fanout=1)        0.625   system/ipb_fabric/N01
    SLICE_X58Y84.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y84.C2      net (fanout=39)       0.604   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y84.CMUX    Tilo                  0.191   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X60Y88.B2      net (fanout=1)        1.107   system/ipb_fabric/N36
    SLICE_X60Y88.B       Tilo                  0.068   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y88.C2      net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y88.C       Tilo                  0.068   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y98.B2      net (fanout=4)        1.818   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y98.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X32Y98.A5      net (fanout=7)        0.318   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X32Y98.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X34Y100.A6     net (fanout=7)        0.541   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X34Y100.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X45Y79.SR      net (fanout=15)       1.806   system/sram2_if/sramInterface/_n0147
    SLICE_X45Y79.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<33>
                                                       system/sram2_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     11.290ns (1.834ns logic, 9.456ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_clk_31_25_C_from_glib_pll_0 = PERIOD TIMEGRP
        "system_clk_31_25_C_from_glib_pll_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_10 (SLICE_X55Y79.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/addr_to_slave_10 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.352ns (Levels of Logic = 1)
  Clock Path Skew:      0.135ns (1.197 - 1.062)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/addr_to_slave_10 to system/sram2_if/sramInterface/ADDR_O_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y80.CQ      Tcko                  0.115   user_ipb_mosi[0]_ipb_addr<11>
                                                       system/ipb_arb/addr_to_slave_10
    SLICE_X55Y79.C4      net (fanout=5)        0.293   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X55Y79.CLK     Tah         (-Th)     0.056   system/sram_w[2]_addr<11>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O21
                                                       system/sram2_if/sramInterface/ADDR_O_10
    -------------------------------------------------  ---------------------------
    Total                                      0.352ns (0.059ns logic, 0.293ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/CS_O (SLICE_X26Y91.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/cs_r (FF)
  Destination:          system/sram2_if/bist/CS_O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.077ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.061 - 0.050)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/cs_r to system/sram2_if/bist/CS_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y91.AQ      Tcko                  0.098   system/sram2_if/bist/cs_r
                                                       system/sram2_if/bist/cs_r
    SLICE_X26Y91.DX      net (fanout=1)        0.092   system/sram2_if/bist/cs_r
    SLICE_X26Y91.CLK     Tckdi       (-Th)     0.113   system/sram2_if/sramInterface/data_i_r<15>
                                                       system/sram2_if/bist/CS_O
    -------------------------------------------------  ---------------------------
    Total                                      0.077ns (-0.015ns logic, 0.092ns route)
                                                       (-19.5% logic, 119.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_8 (SLICE_X55Y79.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/addr_to_slave_8 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 1)
  Clock Path Skew:      0.135ns (1.197 - 1.062)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/addr_to_slave_8 to system/sram2_if/sramInterface/ADDR_O_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y80.AQ      Tcko                  0.115   user_ipb_mosi[0]_ipb_addr<11>
                                                       system/ipb_arb/addr_to_slave_8
    SLICE_X55Y79.A1      net (fanout=8)        0.362   user_ipb_mosi[0]_ipb_addr<8>
    SLICE_X55Y79.CLK     Tah         (-Th)     0.055   system/sram_w[2]_addr<11>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O201
                                                       system/sram2_if/sramInterface/ADDR_O_8
    -------------------------------------------------  ---------------------------
    Total                                      0.422ns (0.060ns logic, 0.362ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_clk_31_25_C_from_glib_pll_0 = PERIOD TIMEGRP
        "system_clk_31_25_C_from_glib_pll_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: system/clk_31_25_C_from_glib_pll
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X12Y67.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout1_0 = PERIOD TIMEGRP 
"system_glib_pll_clkout1_0"         TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 212887 paths analyzed, 11648 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  26.904ns.
--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_29 (SLICE_X66Y86.B2), 781 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.324ns (Levels of Logic = 11)
  Clock Path Skew:      -0.037ns (1.486 - 1.523)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half to system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y95.AQ      Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X72Y92.C1      net (fanout=11)       1.264   system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X72Y92.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_req_len<5>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMC_D1
    SLICE_X72Y91.C2      net (fanout=1)        0.593   system/eth_B.fmc2_ipb_ctrl/packet_req_len<5>
    SLICE_X72Y91.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/moti_rdata<5>
                                                       system/eth_B.fmc2_ipb_ctrl/shim/Mmux_moti_rdata281
    SLICE_X72Y91.B3      net (fanout=4)        0.472   system/eth_B.fmc2_ipb_ctrl/moti_rdata<5>
    SLICE_X72Y91.B       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/moti_rdata<5>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/Mmux_rx_data281
    SLICE_X64Y82.B1      net (fanout=18)       1.543   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<5>
    SLICE_X64Y82.COUT    Topcyb                0.406   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<4>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_lut<5>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X64Y83.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X64Y83.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<12>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X64Y84.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X64Y84.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X64Y85.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X64Y85.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<21>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X64Y86.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X64Y86.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<4>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X64Y87.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X64Y87.COUT    Tbyp                  0.078   system/ipb_sys_regs/regs_5<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X64Y88.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X64Y88.BMUX    Tcinb                 0.276   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<24>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_xor<31>
    SLICE_X66Y86.B2      net (fanout=1)        0.725   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input[31]_rx_data[31]_add_51_OUT<29>
    SLICE_X66Y86.CLK     Tas                   0.070   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result<31>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mmux__n0600221
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_29
    -------------------------------------------------  ---------------------------
    Total                                      6.324ns (1.727ns logic, 4.597ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.293ns (Levels of Logic = 12)
  Clock Path Skew:      -0.037ns (1.486 - 1.523)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half to system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y95.AQ      Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X72Y92.B1      net (fanout=11)       1.386   system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X72Y92.BMUX    Tilo                  0.205   system/eth_B.fmc2_ipb_ctrl/packet_req_len<5>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMB
    SLICE_X73Y90.C3      net (fanout=1)        0.580   system/eth_B.fmc2_ipb_ctrl/packet_req_len<2>
    SLICE_X73Y90.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/rx/addr_end<3>
                                                       system/eth_B.fmc2_ipb_ctrl/shim/Mmux_moti_rdata231
    SLICE_X73Y88.C2      net (fanout=5)        0.605   system/eth_B.fmc2_ipb_ctrl/moti_rdata<2>
    SLICE_X73Y88.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<2>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/Mmux_rx_data231
    SLICE_X64Y81.C3      net (fanout=5)        1.121   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<2>
    SLICE_X64Y81.COUT    Topcyc                0.340   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<16>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_lut<2>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<3>
    SLICE_X64Y82.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<3>
    SLICE_X64Y82.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<4>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X64Y83.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X64Y83.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<12>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X64Y84.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X64Y84.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X64Y85.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X64Y85.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<21>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X64Y86.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X64Y86.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<4>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X64Y87.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X64Y87.COUT    Tbyp                  0.078   system/ipb_sys_regs/regs_5<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X64Y88.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X64Y88.BMUX    Tcinb                 0.276   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<24>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_xor<31>
    SLICE_X66Y86.B2      net (fanout=1)        0.725   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input[31]_rx_data[31]_add_51_OUT<29>
    SLICE_X66Y86.CLK     Tas                   0.070   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result<31>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mmux__n0600221
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_29
    -------------------------------------------------  ---------------------------
    Total                                      6.293ns (1.876ns logic, 4.417ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.258ns (Levels of Logic = 12)
  Clock Path Skew:      -0.037ns (1.486 - 1.523)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half to system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y95.AQ      Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X72Y92.A1      net (fanout=11)       1.216   system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X72Y92.AMUX    Tilo                  0.196   system/eth_B.fmc2_ipb_ctrl/packet_req_len<5>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMA
    SLICE_X73Y90.A3      net (fanout=1)        0.469   system/eth_B.fmc2_ipb_ctrl/packet_req_len<0>
    SLICE_X73Y90.AMUX    Tilo                  0.208   system/eth_B.fmc2_ipb_ctrl/trans/rx/addr_end<3>
                                                       system/eth_B.fmc2_ipb_ctrl/shim/Mmux_moti_rdata11
    SLICE_X68Y83.C4      net (fanout=5)        0.841   system/eth_B.fmc2_ipb_ctrl/trans/rx/pkt_rdata[9]_GND_147_o_add_2_OUT<0>
    SLICE_X68Y83.CMUX    Tilo                  0.221   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/Mmux_rx_data11
    SLICE_X64Y81.A3      net (fanout=4)        0.777   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<0>
    SLICE_X64Y81.COUT    Topcya                0.410   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<16>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_lut<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<3>
    SLICE_X64Y82.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<3>
    SLICE_X64Y82.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<4>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X64Y83.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X64Y83.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<12>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X64Y84.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X64Y84.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X64Y85.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X64Y85.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<21>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X64Y86.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X64Y86.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<4>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X64Y87.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X64Y87.COUT    Tbyp                  0.078   system/ipb_sys_regs/regs_5<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X64Y88.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X64Y88.BMUX    Tcinb                 0.276   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<24>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_xor<31>
    SLICE_X66Y86.B2      net (fanout=1)        0.725   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input[31]_rx_data[31]_add_51_OUT<29>
    SLICE_X66Y86.CLK     Tas                   0.070   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result<31>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mmux__n0600221
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_29
    -------------------------------------------------  ---------------------------
    Total                                      6.258ns (2.230ns logic, 4.028ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_25 (SLICE_X66Y84.B2), 673 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.256ns (Levels of Logic = 10)
  Clock Path Skew:      -0.036ns (1.487 - 1.523)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half to system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y95.AQ      Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X72Y92.C1      net (fanout=11)       1.264   system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X72Y92.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_req_len<5>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMC_D1
    SLICE_X72Y91.C2      net (fanout=1)        0.593   system/eth_B.fmc2_ipb_ctrl/packet_req_len<5>
    SLICE_X72Y91.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/moti_rdata<5>
                                                       system/eth_B.fmc2_ipb_ctrl/shim/Mmux_moti_rdata281
    SLICE_X72Y91.B3      net (fanout=4)        0.472   system/eth_B.fmc2_ipb_ctrl/moti_rdata<5>
    SLICE_X72Y91.B       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/moti_rdata<5>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/Mmux_rx_data281
    SLICE_X64Y82.B1      net (fanout=18)       1.543   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<5>
    SLICE_X64Y82.COUT    Topcyb                0.406   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<4>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_lut<5>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X64Y83.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X64Y83.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<12>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X64Y84.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X64Y84.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X64Y85.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X64Y85.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<21>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X64Y86.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X64Y86.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<4>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X64Y87.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X64Y87.BMUX    Tcinb                 0.276   system/ipb_sys_regs/regs_5<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X66Y84.B2      net (fanout=1)        0.735   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input[31]_rx_data[31]_add_51_OUT<25>
    SLICE_X66Y84.CLK     Tas                   0.070   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result<27>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mmux__n0600181
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_25
    -------------------------------------------------  ---------------------------
    Total                                      6.256ns (1.649ns logic, 4.607ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.225ns (Levels of Logic = 11)
  Clock Path Skew:      -0.036ns (1.487 - 1.523)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half to system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y95.AQ      Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X72Y92.B1      net (fanout=11)       1.386   system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X72Y92.BMUX    Tilo                  0.205   system/eth_B.fmc2_ipb_ctrl/packet_req_len<5>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMB
    SLICE_X73Y90.C3      net (fanout=1)        0.580   system/eth_B.fmc2_ipb_ctrl/packet_req_len<2>
    SLICE_X73Y90.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/rx/addr_end<3>
                                                       system/eth_B.fmc2_ipb_ctrl/shim/Mmux_moti_rdata231
    SLICE_X73Y88.C2      net (fanout=5)        0.605   system/eth_B.fmc2_ipb_ctrl/moti_rdata<2>
    SLICE_X73Y88.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<2>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/Mmux_rx_data231
    SLICE_X64Y81.C3      net (fanout=5)        1.121   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<2>
    SLICE_X64Y81.COUT    Topcyc                0.340   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<16>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_lut<2>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<3>
    SLICE_X64Y82.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<3>
    SLICE_X64Y82.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<4>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X64Y83.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X64Y83.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<12>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X64Y84.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X64Y84.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X64Y85.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X64Y85.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<21>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X64Y86.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X64Y86.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<4>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X64Y87.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X64Y87.BMUX    Tcinb                 0.276   system/ipb_sys_regs/regs_5<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X66Y84.B2      net (fanout=1)        0.735   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input[31]_rx_data[31]_add_51_OUT<25>
    SLICE_X66Y84.CLK     Tas                   0.070   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result<27>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mmux__n0600181
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_25
    -------------------------------------------------  ---------------------------
    Total                                      6.225ns (1.798ns logic, 4.427ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.190ns (Levels of Logic = 11)
  Clock Path Skew:      -0.036ns (1.487 - 1.523)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half to system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y95.AQ      Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X72Y92.A1      net (fanout=11)       1.216   system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X72Y92.AMUX    Tilo                  0.196   system/eth_B.fmc2_ipb_ctrl/packet_req_len<5>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMA
    SLICE_X73Y90.A3      net (fanout=1)        0.469   system/eth_B.fmc2_ipb_ctrl/packet_req_len<0>
    SLICE_X73Y90.AMUX    Tilo                  0.208   system/eth_B.fmc2_ipb_ctrl/trans/rx/addr_end<3>
                                                       system/eth_B.fmc2_ipb_ctrl/shim/Mmux_moti_rdata11
    SLICE_X68Y83.C4      net (fanout=5)        0.841   system/eth_B.fmc2_ipb_ctrl/trans/rx/pkt_rdata[9]_GND_147_o_add_2_OUT<0>
    SLICE_X68Y83.CMUX    Tilo                  0.221   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/Mmux_rx_data11
    SLICE_X64Y81.A3      net (fanout=4)        0.777   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<0>
    SLICE_X64Y81.COUT    Topcya                0.410   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<16>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_lut<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<3>
    SLICE_X64Y82.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<3>
    SLICE_X64Y82.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<4>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X64Y83.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X64Y83.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<12>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X64Y84.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X64Y84.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X64Y85.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X64Y85.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<21>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X64Y86.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X64Y86.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<4>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X64Y87.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X64Y87.BMUX    Tcinb                 0.276   system/ipb_sys_regs/regs_5<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X66Y84.B2      net (fanout=1)        0.735   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input[31]_rx_data[31]_add_51_OUT<25>
    SLICE_X66Y84.CLK     Tas                   0.070   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result<27>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mmux__n0600181
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_25
    -------------------------------------------------  ---------------------------
    Total                                      6.190ns (2.152ns logic, 4.038ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_31 (SLICE_X66Y86.D3), 835 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.230ns (Levels of Logic = 11)
  Clock Path Skew:      -0.037ns (1.486 - 1.523)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half to system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y95.AQ      Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X72Y92.C1      net (fanout=11)       1.264   system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X72Y92.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_req_len<5>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMC_D1
    SLICE_X72Y91.C2      net (fanout=1)        0.593   system/eth_B.fmc2_ipb_ctrl/packet_req_len<5>
    SLICE_X72Y91.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/moti_rdata<5>
                                                       system/eth_B.fmc2_ipb_ctrl/shim/Mmux_moti_rdata281
    SLICE_X72Y91.B3      net (fanout=4)        0.472   system/eth_B.fmc2_ipb_ctrl/moti_rdata<5>
    SLICE_X72Y91.B       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/moti_rdata<5>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/Mmux_rx_data281
    SLICE_X64Y82.B1      net (fanout=18)       1.543   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<5>
    SLICE_X64Y82.COUT    Topcyb                0.406   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<4>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_lut<5>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X64Y83.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X64Y83.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<12>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X64Y84.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X64Y84.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X64Y85.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X64Y85.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<21>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X64Y86.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X64Y86.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<4>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X64Y87.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X64Y87.COUT    Tbyp                  0.078   system/ipb_sys_regs/regs_5<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X64Y88.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X64Y88.DMUX    Tcind                 0.316   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<24>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_xor<31>
    SLICE_X66Y86.D3      net (fanout=1)        0.591   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input[31]_rx_data[31]_add_51_OUT<31>
    SLICE_X66Y86.CLK     Tas                   0.070   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result<31>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mmux__n0600251
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_31
    -------------------------------------------------  ---------------------------
    Total                                      6.230ns (1.767ns logic, 4.463ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.199ns (Levels of Logic = 12)
  Clock Path Skew:      -0.037ns (1.486 - 1.523)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half to system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y95.AQ      Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X72Y92.B1      net (fanout=11)       1.386   system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X72Y92.BMUX    Tilo                  0.205   system/eth_B.fmc2_ipb_ctrl/packet_req_len<5>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMB
    SLICE_X73Y90.C3      net (fanout=1)        0.580   system/eth_B.fmc2_ipb_ctrl/packet_req_len<2>
    SLICE_X73Y90.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/rx/addr_end<3>
                                                       system/eth_B.fmc2_ipb_ctrl/shim/Mmux_moti_rdata231
    SLICE_X73Y88.C2      net (fanout=5)        0.605   system/eth_B.fmc2_ipb_ctrl/moti_rdata<2>
    SLICE_X73Y88.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<2>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/Mmux_rx_data231
    SLICE_X64Y81.C3      net (fanout=5)        1.121   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<2>
    SLICE_X64Y81.COUT    Topcyc                0.340   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<16>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_lut<2>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<3>
    SLICE_X64Y82.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<3>
    SLICE_X64Y82.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<4>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X64Y83.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X64Y83.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<12>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X64Y84.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X64Y84.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X64Y85.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X64Y85.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<21>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X64Y86.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X64Y86.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<4>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X64Y87.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X64Y87.COUT    Tbyp                  0.078   system/ipb_sys_regs/regs_5<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X64Y88.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X64Y88.DMUX    Tcind                 0.316   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<24>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_xor<31>
    SLICE_X66Y86.D3      net (fanout=1)        0.591   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input[31]_rx_data[31]_add_51_OUT<31>
    SLICE_X66Y86.CLK     Tas                   0.070   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result<31>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mmux__n0600251
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_31
    -------------------------------------------------  ---------------------------
    Total                                      6.199ns (1.916ns logic, 4.283ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.164ns (Levels of Logic = 12)
  Clock Path Skew:      -0.037ns (1.486 - 1.523)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half to system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y95.AQ      Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X72Y92.A1      net (fanout=11)       1.216   system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X72Y92.AMUX    Tilo                  0.196   system/eth_B.fmc2_ipb_ctrl/packet_req_len<5>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMA
    SLICE_X73Y90.A3      net (fanout=1)        0.469   system/eth_B.fmc2_ipb_ctrl/packet_req_len<0>
    SLICE_X73Y90.AMUX    Tilo                  0.208   system/eth_B.fmc2_ipb_ctrl/trans/rx/addr_end<3>
                                                       system/eth_B.fmc2_ipb_ctrl/shim/Mmux_moti_rdata11
    SLICE_X68Y83.C4      net (fanout=5)        0.841   system/eth_B.fmc2_ipb_ctrl/trans/rx/pkt_rdata[9]_GND_147_o_add_2_OUT<0>
    SLICE_X68Y83.CMUX    Tilo                  0.221   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/Mmux_rx_data11
    SLICE_X64Y81.A3      net (fanout=4)        0.777   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<0>
    SLICE_X64Y81.COUT    Topcya                0.410   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<16>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_lut<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<3>
    SLICE_X64Y82.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<3>
    SLICE_X64Y82.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<4>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X64Y83.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X64Y83.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<12>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X64Y84.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X64Y84.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X64Y85.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X64Y85.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<21>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X64Y86.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X64Y86.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<4>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X64Y87.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X64Y87.COUT    Tbyp                  0.078   system/ipb_sys_regs/regs_5<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X64Y88.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X64Y88.DMUX    Tcind                 0.316   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<24>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_xor<31>
    SLICE_X66Y86.D3      net (fanout=1)        0.591   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input[31]_rx_data[31]_add_51_OUT<31>
    SLICE_X66Y86.CLK     Tas                   0.070   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result<31>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mmux__n0600251
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_31
    -------------------------------------------------  ---------------------------
    Total                                      6.164ns (2.270ns logic, 3.894ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout1_0 = PERIOD TIMEGRP "system_glib_pll_clkout1_0"
        TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9 (SLICE_X103Y1.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9 (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.094ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.435 - 0.401)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9 to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y1.BQ      Tcko                  0.098   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<9>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9
    SLICE_X103Y1.BX      net (fanout=1)        0.098   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<9>
    SLICE_X103Y1.CLK     Tckdi       (-Th)     0.102   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<3>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.094ns (-0.004ns logic, 0.098ns route)
                                                       (-4.3% logic, 104.3% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X4Y19.ADDRARDADDRL14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 0)
  Clock Path Skew:      0.165ns (0.802 - 0.637)
  Source Clock:         user_clk125_2_bufg rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Minimum Data Path at Fast Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X90Y103.AQ            Tcko                  0.115   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                              system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    RAMB36_X4Y19.ADDRARDADDRL14 net (fanout=4)        0.574   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    RAMB36_X4Y19.CLKARDCLKL     Trckc_ADDRA (-Th)     0.097   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
                                                              system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.592ns (0.018ns logic, 0.574ns route)
                                                              (3.0% logic, 97.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y3.ADDRBWRADDRL13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8 (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.214ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (0.555 - 0.403)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8 to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X29Y18.DQ            Tcko                  0.098   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<8>
                                                             usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8
    RAMB36_X2Y3.ADDRBWRADDRL13 net (fanout=4)        0.213   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<8>
    RAMB36_X2Y3.CLKBWRCLKL     Trckc_ADDRB (-Th)     0.097   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.214ns (0.001ns logic, 0.213ns route)
                                                             (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout1_0 = PERIOD TIMEGRP "system_glib_pll_clkout1_0"
        TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.500ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y17.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.500ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y16.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.500ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y19.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_clk_31_25_B_from_glib_pll_0 = PERIOD TIMEGRP       
  "system_clk_31_25_B_from_glib_pll_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 62566 paths analyzed, 1643 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.108ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_0 (SLICE_X37Y70.SR), 82 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_19 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.855ns (Levels of Logic = 9)
  Clock Path Skew:      -0.048ns (2.491 - 2.539)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_19 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y81.DQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_19
    SLICE_X61Y88.C1      net (fanout=5)        0.902   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X61Y88.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X61Y85.A3      net (fanout=2)        0.720   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X61Y85.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<27>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X63Y82.C2      net (fanout=7)        0.722   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X63Y82.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<19>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y84.B6      net (fanout=1)        0.625   system/ipb_fabric/N01
    SLICE_X58Y84.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y88.B1      net (fanout=39)       0.874   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y88.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y83.B5      net (fanout=33)       0.493   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y83.B       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X59Y83.D2      net (fanout=4)        0.483   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X59Y83.DMUX    Tilo                  0.191   system/eth_B.fmc2_ipb_ctrl/trans/tx/words<8>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X52Y47.B1      net (fanout=7)        2.079   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X52Y47.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X51Y48.A2      net (fanout=7)        0.611   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X51Y48.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X37Y70.SR      net (fanout=7)        1.761   system/sram1_if/sramInterface/_n0147
    SLICE_X37Y70.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     10.855ns (1.585ns logic, 9.270ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_27 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.689ns (Levels of Logic = 9)
  Clock Path Skew:      -0.047ns (2.491 - 2.538)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_27 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y85.DQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<27>
                                                       system/ipb_arb/addr_to_slave_27
    SLICE_X61Y88.C2      net (fanout=5)        0.736   user_ipb_mosi[0]_ipb_addr<27>
    SLICE_X61Y88.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X61Y85.A3      net (fanout=2)        0.720   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X61Y85.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<27>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X63Y82.C2      net (fanout=7)        0.722   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X63Y82.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<19>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y84.B6      net (fanout=1)        0.625   system/ipb_fabric/N01
    SLICE_X58Y84.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y88.B1      net (fanout=39)       0.874   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y88.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y83.B5      net (fanout=33)       0.493   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y83.B       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X59Y83.D2      net (fanout=4)        0.483   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X59Y83.DMUX    Tilo                  0.191   system/eth_B.fmc2_ipb_ctrl/trans/tx/words<8>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X52Y47.B1      net (fanout=7)        2.079   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X52Y47.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X51Y48.A2      net (fanout=7)        0.611   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X51Y48.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X37Y70.SR      net (fanout=7)        1.761   system/sram1_if/sramInterface/_n0147
    SLICE_X37Y70.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     10.689ns (1.585ns logic, 9.104ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_20 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.583ns (Levels of Logic = 9)
  Clock Path Skew:      -0.046ns (2.491 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_20 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.AQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_arb/addr_to_slave_20
    SLICE_X61Y88.C3      net (fanout=5)        0.586   user_ipb_mosi[0]_ipb_addr<20>
    SLICE_X61Y88.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X61Y85.A3      net (fanout=2)        0.720   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X61Y85.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<27>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X63Y82.C2      net (fanout=7)        0.722   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X63Y82.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<19>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y84.B6      net (fanout=1)        0.625   system/ipb_fabric/N01
    SLICE_X58Y84.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y88.B1      net (fanout=39)       0.874   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y88.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y83.B5      net (fanout=33)       0.493   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y83.B       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X59Y83.D2      net (fanout=4)        0.483   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X59Y83.DMUX    Tilo                  0.191   system/eth_B.fmc2_ipb_ctrl/trans/tx/words<8>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X52Y47.B1      net (fanout=7)        2.079   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X52Y47.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X51Y48.A2      net (fanout=7)        0.611   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X51Y48.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X37Y70.SR      net (fanout=7)        1.761   system/sram1_if/sramInterface/_n0147
    SLICE_X37Y70.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     10.583ns (1.629ns logic, 8.954ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_1 (SLICE_X37Y70.SR), 82 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_19 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.855ns (Levels of Logic = 9)
  Clock Path Skew:      -0.048ns (2.491 - 2.539)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_19 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y81.DQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_19
    SLICE_X61Y88.C1      net (fanout=5)        0.902   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X61Y88.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X61Y85.A3      net (fanout=2)        0.720   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X61Y85.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<27>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X63Y82.C2      net (fanout=7)        0.722   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X63Y82.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<19>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y84.B6      net (fanout=1)        0.625   system/ipb_fabric/N01
    SLICE_X58Y84.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y88.B1      net (fanout=39)       0.874   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y88.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y83.B5      net (fanout=33)       0.493   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y83.B       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X59Y83.D2      net (fanout=4)        0.483   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X59Y83.DMUX    Tilo                  0.191   system/eth_B.fmc2_ipb_ctrl/trans/tx/words<8>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X52Y47.B1      net (fanout=7)        2.079   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X52Y47.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X51Y48.A2      net (fanout=7)        0.611   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X51Y48.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X37Y70.SR      net (fanout=7)        1.761   system/sram1_if/sramInterface/_n0147
    SLICE_X37Y70.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     10.855ns (1.585ns logic, 9.270ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_27 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.689ns (Levels of Logic = 9)
  Clock Path Skew:      -0.047ns (2.491 - 2.538)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_27 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y85.DQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<27>
                                                       system/ipb_arb/addr_to_slave_27
    SLICE_X61Y88.C2      net (fanout=5)        0.736   user_ipb_mosi[0]_ipb_addr<27>
    SLICE_X61Y88.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X61Y85.A3      net (fanout=2)        0.720   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X61Y85.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<27>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X63Y82.C2      net (fanout=7)        0.722   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X63Y82.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<19>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y84.B6      net (fanout=1)        0.625   system/ipb_fabric/N01
    SLICE_X58Y84.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y88.B1      net (fanout=39)       0.874   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y88.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y83.B5      net (fanout=33)       0.493   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y83.B       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X59Y83.D2      net (fanout=4)        0.483   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X59Y83.DMUX    Tilo                  0.191   system/eth_B.fmc2_ipb_ctrl/trans/tx/words<8>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X52Y47.B1      net (fanout=7)        2.079   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X52Y47.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X51Y48.A2      net (fanout=7)        0.611   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X51Y48.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X37Y70.SR      net (fanout=7)        1.761   system/sram1_if/sramInterface/_n0147
    SLICE_X37Y70.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     10.689ns (1.585ns logic, 9.104ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_20 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.583ns (Levels of Logic = 9)
  Clock Path Skew:      -0.046ns (2.491 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_20 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.AQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_arb/addr_to_slave_20
    SLICE_X61Y88.C3      net (fanout=5)        0.586   user_ipb_mosi[0]_ipb_addr<20>
    SLICE_X61Y88.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X61Y85.A3      net (fanout=2)        0.720   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X61Y85.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<27>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X63Y82.C2      net (fanout=7)        0.722   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X63Y82.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<19>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y84.B6      net (fanout=1)        0.625   system/ipb_fabric/N01
    SLICE_X58Y84.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y88.B1      net (fanout=39)       0.874   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y88.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y83.B5      net (fanout=33)       0.493   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y83.B       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X59Y83.D2      net (fanout=4)        0.483   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X59Y83.DMUX    Tilo                  0.191   system/eth_B.fmc2_ipb_ctrl/trans/tx/words<8>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X52Y47.B1      net (fanout=7)        2.079   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X52Y47.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X51Y48.A2      net (fanout=7)        0.611   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X51Y48.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X37Y70.SR      net (fanout=7)        1.761   system/sram1_if/sramInterface/_n0147
    SLICE_X37Y70.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     10.583ns (1.629ns logic, 8.954ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_2 (SLICE_X37Y70.SR), 82 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_19 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.855ns (Levels of Logic = 9)
  Clock Path Skew:      -0.048ns (2.491 - 2.539)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_19 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y81.DQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_19
    SLICE_X61Y88.C1      net (fanout=5)        0.902   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X61Y88.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X61Y85.A3      net (fanout=2)        0.720   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X61Y85.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<27>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X63Y82.C2      net (fanout=7)        0.722   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X63Y82.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<19>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y84.B6      net (fanout=1)        0.625   system/ipb_fabric/N01
    SLICE_X58Y84.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y88.B1      net (fanout=39)       0.874   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y88.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y83.B5      net (fanout=33)       0.493   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y83.B       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X59Y83.D2      net (fanout=4)        0.483   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X59Y83.DMUX    Tilo                  0.191   system/eth_B.fmc2_ipb_ctrl/trans/tx/words<8>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X52Y47.B1      net (fanout=7)        2.079   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X52Y47.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X51Y48.A2      net (fanout=7)        0.611   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X51Y48.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X37Y70.SR      net (fanout=7)        1.761   system/sram1_if/sramInterface/_n0147
    SLICE_X37Y70.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     10.855ns (1.585ns logic, 9.270ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_27 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.689ns (Levels of Logic = 9)
  Clock Path Skew:      -0.047ns (2.491 - 2.538)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_27 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y85.DQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<27>
                                                       system/ipb_arb/addr_to_slave_27
    SLICE_X61Y88.C2      net (fanout=5)        0.736   user_ipb_mosi[0]_ipb_addr<27>
    SLICE_X61Y88.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X61Y85.A3      net (fanout=2)        0.720   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X61Y85.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<27>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X63Y82.C2      net (fanout=7)        0.722   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X63Y82.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<19>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y84.B6      net (fanout=1)        0.625   system/ipb_fabric/N01
    SLICE_X58Y84.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y88.B1      net (fanout=39)       0.874   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y88.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y83.B5      net (fanout=33)       0.493   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y83.B       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X59Y83.D2      net (fanout=4)        0.483   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X59Y83.DMUX    Tilo                  0.191   system/eth_B.fmc2_ipb_ctrl/trans/tx/words<8>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X52Y47.B1      net (fanout=7)        2.079   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X52Y47.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X51Y48.A2      net (fanout=7)        0.611   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X51Y48.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X37Y70.SR      net (fanout=7)        1.761   system/sram1_if/sramInterface/_n0147
    SLICE_X37Y70.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     10.689ns (1.585ns logic, 9.104ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_20 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.583ns (Levels of Logic = 9)
  Clock Path Skew:      -0.046ns (2.491 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_20 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.AQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_arb/addr_to_slave_20
    SLICE_X61Y88.C3      net (fanout=5)        0.586   user_ipb_mosi[0]_ipb_addr<20>
    SLICE_X61Y88.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X61Y85.A3      net (fanout=2)        0.720   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X61Y85.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<27>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X63Y82.C2      net (fanout=7)        0.722   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X63Y82.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<19>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y84.B6      net (fanout=1)        0.625   system/ipb_fabric/N01
    SLICE_X58Y84.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y88.B1      net (fanout=39)       0.874   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y88.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y83.B5      net (fanout=33)       0.493   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y83.B       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X59Y83.D2      net (fanout=4)        0.483   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X59Y83.DMUX    Tilo                  0.191   system/eth_B.fmc2_ipb_ctrl/trans/tx/words<8>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X52Y47.B1      net (fanout=7)        2.079   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X52Y47.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X51Y48.A2      net (fanout=7)        0.611   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X51Y48.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X37Y70.SR      net (fanout=7)        1.761   system/sram1_if/sramInterface/_n0147
    SLICE_X37Y70.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     10.583ns (1.629ns logic, 8.954ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_clk_31_25_B_from_glib_pll_0 = PERIOD TIMEGRP
        "system_clk_31_25_B_from_glib_pll_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/addr_rr_7 (SLICE_X40Y58.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/addr_rrr_7 (FF)
  Destination:          system/sram1_if/bist/addr_rr_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.106ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.460 - 0.428)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/addr_rrr_7 to system/sram1_if/bist/addr_rr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y58.CQ      Tcko                  0.098   system/sram1_if/bist/addr_rrr<20>
                                                       system/sram1_if/bist/addr_rrr_7
    SLICE_X40Y58.DX      net (fanout=1)        0.097   system/sram1_if/bist/addr_rrr<7>
    SLICE_X40Y58.CLK     Tckdi       (-Th)     0.089   system/sram1_if/bist/addr_rr<7>
                                                       system/sram1_if/bist/addr_rr_7
    -------------------------------------------------  ---------------------------
    Total                                      0.106ns (0.009ns logic, 0.097ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/pdata_8 (SLICE_X31Y56.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_8 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/pdata_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.440 - 0.407)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_8 to system/sram1_if/bist/prbsPatterGenerator/pdata_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y55.DQ      Tcko                  0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<8>
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_8
    SLICE_X31Y56.AX      net (fanout=1)        0.097   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<8>
    SLICE_X31Y56.CLK     Tckdi       (-Th)     0.076   system/sram1_if/data_from_bist<11>
                                                       system/sram1_if/bist/prbsPatterGenerator/pdata_8
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/control_process.counter_1 (SLICE_X51Y45.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterface/control_process.counter_0 (FF)
  Destination:          system/sram1_if/sramInterface/control_process.counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.087ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterface/control_process.counter_0 to system/sram1_if/sramInterface/control_process.counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y45.AQ      Tcko                  0.098   system/sram1_if/sramInterface/control_process.counter<0>
                                                       system/sram1_if/sramInterface/control_process.counter_0
    SLICE_X51Y45.A5      net (fanout=6)        0.071   system/sram1_if/sramInterface/control_process.counter<0>
    SLICE_X51Y45.CLK     Tah         (-Th)     0.082   system/sram1_if/sramInterface/control_process.counter<0>
                                                       system/sram1_if/sramInterface/Mmux_control_process.readState[1]_X_63_o_wide_mux_29_OUT21
                                                       system/sram1_if/sramInterface/control_process.counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.087ns (0.016ns logic, 0.071ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_clk_31_25_B_from_glib_pll_0 = PERIOD TIMEGRP
        "system_clk_31_25_B_from_glib_pll_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: system/clk_31_25_B_from_glib_pll
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X38Y57.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y111.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y111.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y111.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.294ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (SLICE_X61Y114.A6), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.190ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y116.BQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9
    SLICE_X60Y115.C2     net (fanout=1)        0.973   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<9>
    SLICE_X60Y115.C      Tilo                  0.068   system/regs_from_ipbus<10><31>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X60Y115.D3     net (fanout=1)        0.342   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X60Y115.DMUX   Tilo                  0.190   system/regs_from_ipbus<10><31>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X60Y114.D6     net (fanout=1)        0.242   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X60Y114.D      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X61Y114.B1     net (fanout=2)        0.719   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X61Y114.B      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o12
    SLICE_X61Y114.A6     net (fanout=1)        0.110   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o11
    SLICE_X61Y114.CLK    Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.190ns (0.804ns logic, 2.386ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.855ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y115.BMUX   Tshcko                0.420   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10
    SLICE_X60Y115.C5     net (fanout=1)        0.555   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<10>
    SLICE_X60Y115.C      Tilo                  0.068   system/regs_from_ipbus<10><31>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X60Y115.D3     net (fanout=1)        0.342   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X60Y115.DMUX   Tilo                  0.190   system/regs_from_ipbus<10><31>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X60Y114.D6     net (fanout=1)        0.242   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X60Y114.D      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X61Y114.B1     net (fanout=2)        0.719   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X61Y114.B      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o12
    SLICE_X61Y114.A6     net (fanout=1)        0.110   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o11
    SLICE_X61Y114.CLK    Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.855ns (0.887ns logic, 1.968ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.820ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y116.AQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8
    SLICE_X60Y115.C1     net (fanout=1)        0.603   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<8>
    SLICE_X60Y115.C      Tilo                  0.068   system/regs_from_ipbus<10><31>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X60Y115.D3     net (fanout=1)        0.342   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X60Y115.DMUX   Tilo                  0.190   system/regs_from_ipbus<10><31>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X60Y114.D6     net (fanout=1)        0.242   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X60Y114.D      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X61Y114.B1     net (fanout=2)        0.719   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X61Y114.B      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o12
    SLICE_X61Y114.A6     net (fanout=1)        0.110   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o11
    SLICE_X61Y114.CLK    Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.820ns (0.804ns logic, 2.016ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12 (SLICE_X73Y119.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.824ns (Levels of Logic = 1)
  Clock Path Skew:      -0.074ns (0.877 - 0.951)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y100.AQ     Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_xor_mclk_o
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd
    SLICE_X74Y115.C6     net (fanout=1)        1.590   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_xor_mclk_o
    SLICE_X74Y115.C      Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X73Y119.CE     net (fanout=4)        0.511   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X73Y119.CLK    Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12
    -------------------------------------------------  ---------------------------
    Total                                      2.824ns (0.723ns logic, 2.101ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_14 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.555ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.877 - 0.936)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_14 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y118.CQ     Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_14
    SLICE_X74Y118.A2     net (fanout=2)        0.727   system/gbt_phase_monitoring/sfp_cdce_pm/timer<14>
    SLICE_X74Y118.A      Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_323_o_INV_745_o<16>2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_323_o_INV_745_o<16>3
    SLICE_X74Y115.C4     net (fanout=2)        0.526   system/gbt_phase_monitoring/sfp_cdce_pm/GND_323_o_INV_745_o<16>2
    SLICE_X74Y115.C      Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X73Y119.CE     net (fanout=4)        0.511   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X73Y119.CLK    Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12
    -------------------------------------------------  ---------------------------
    Total                                      2.555ns (0.791ns logic, 1.764ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_6 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.370ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.877 - 0.935)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_6 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y116.CQ     Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_6
    SLICE_X74Y117.C1     net (fanout=2)        0.749   system/gbt_phase_monitoring/sfp_cdce_pm/timer<6>
    SLICE_X74Y117.C      Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_323_o_INV_745_o<16>1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_323_o_INV_745_o<16>2
    SLICE_X74Y115.C5     net (fanout=2)        0.319   system/gbt_phase_monitoring/sfp_cdce_pm/GND_323_o_INV_745_o<16>1
    SLICE_X74Y115.C      Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X73Y119.CE     net (fanout=4)        0.511   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X73Y119.CLK    Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12
    -------------------------------------------------  ---------------------------
    Total                                      2.370ns (0.791ns logic, 1.579ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_13 (SLICE_X73Y119.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_13 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.824ns (Levels of Logic = 1)
  Clock Path Skew:      -0.074ns (0.877 - 0.951)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y100.AQ     Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_xor_mclk_o
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd
    SLICE_X74Y115.C6     net (fanout=1)        1.590   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_xor_mclk_o
    SLICE_X74Y115.C      Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X73Y119.CE     net (fanout=4)        0.511   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X73Y119.CLK    Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_13
    -------------------------------------------------  ---------------------------
    Total                                      2.824ns (0.723ns logic, 2.101ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_14 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_13 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.555ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.877 - 0.936)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_14 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y118.CQ     Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_14
    SLICE_X74Y118.A2     net (fanout=2)        0.727   system/gbt_phase_monitoring/sfp_cdce_pm/timer<14>
    SLICE_X74Y118.A      Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_323_o_INV_745_o<16>2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_323_o_INV_745_o<16>3
    SLICE_X74Y115.C4     net (fanout=2)        0.526   system/gbt_phase_monitoring/sfp_cdce_pm/GND_323_o_INV_745_o<16>2
    SLICE_X74Y115.C      Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X73Y119.CE     net (fanout=4)        0.511   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X73Y119.CLK    Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_13
    -------------------------------------------------  ---------------------------
    Total                                      2.555ns (0.791ns logic, 1.764ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_6 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_13 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.370ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.877 - 0.935)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_6 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y116.CQ     Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_6
    SLICE_X74Y117.C1     net (fanout=2)        0.749   system/gbt_phase_monitoring/sfp_cdce_pm/timer<6>
    SLICE_X74Y117.C      Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_323_o_INV_745_o<16>1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_323_o_INV_745_o<16>2
    SLICE_X74Y115.C5     net (fanout=2)        0.319   system/gbt_phase_monitoring/sfp_cdce_pm/GND_323_o_INV_745_o<16>1
    SLICE_X74Y115.C      Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X73Y119.CE     net (fanout=4)        0.511   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X73Y119.CLK    Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_13
    -------------------------------------------------  ---------------------------
    Total                                      2.370ns (0.791ns logic, 1.579ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB (SLICE_X56Y114.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.454 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y115.AQ     Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8
    SLICE_X56Y114.BI     net (fanout=4)        0.114   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<8>
    SLICE_X56Y114.CLK    Tdh         (-Th)     0.086   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.012ns logic, 0.114ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC (SLICE_X56Y114.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.454 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y115.CQ     Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10
    SLICE_X56Y114.CI     net (fanout=4)        0.114   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<10>
    SLICE_X56Y114.CLK    Tdh         (-Th)     0.085   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.013ns logic, 0.114ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA (SLICE_X56Y114.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_6 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.157ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.454 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_6 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y114.CQ     Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_6
    SLICE_X56Y114.AI     net (fanout=2)        0.146   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<6>
    SLICE_X56Y114.CLK    Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.157ns (0.011ns logic, 0.146ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y111.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y111.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y111.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.534ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X79Y97.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    29.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.534ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_187_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y106.DQ     Tcko                  0.337   system/regs_from_ipbus<11><12>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X76Y97.A3      net (fanout=5)        1.349   system/regs_from_ipbus<11><12>
    SLICE_X76Y97.AMUX    Tilo                  0.189   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_188_o1
    SLICE_X79Y97.SR      net (fanout=2)        0.362   system/spi/reset_i_cpol_i_AND_188_o
    SLICE_X79Y97.CLK     Trck                  0.297   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.534ns (0.823ns logic, 1.711ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    29.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.055ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_187_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y88.BQ      Tcko                  0.381   user_reset
                                                       system/rst/rst
    SLICE_X76Y97.A5      net (fanout=348)      0.819   user_reset
    SLICE_X76Y97.AMUX    Tilo                  0.196   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_188_o1
    SLICE_X79Y97.SR      net (fanout=2)        0.362   system/spi/reset_i_cpol_i_AND_188_o
    SLICE_X79Y97.CLK     Trck                  0.297   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.055ns (0.874ns logic, 1.181ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X79Y97.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  30.015ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.985ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y106.DQ     Tcko                  0.337   system/regs_from_ipbus<11><12>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X76Y97.A3      net (fanout=5)        1.349   system/regs_from_ipbus<11><12>
    SLICE_X76Y97.A       Tilo                  0.068   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_187_o1
    SLICE_X79Y97.CLK     net (fanout=2)        0.231   system/spi/reset_i_cpol_i_AND_187_o
    -------------------------------------------------  ---------------------------
    Total                                      1.985ns (0.405ns logic, 1.580ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  30.501ns (requirement - data path)
  Source:               system/rst/rst (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.499ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y88.BQ      Tcko                  0.381   user_reset
                                                       system/rst/rst
    SLICE_X76Y97.A5      net (fanout=348)      0.819   user_reset
    SLICE_X76Y97.A       Tilo                  0.068   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_187_o1
    SLICE_X79Y97.CLK     net (fanout=2)        0.231   system/spi/reset_i_cpol_i_AND_187_o
    -------------------------------------------------  ---------------------------
    Total                                      1.499ns (0.449ns logic, 1.050ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X79Y97.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.747ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.747ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_187_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y88.BQ      Tcko                  0.115   user_reset
                                                       system/rst/rst
    SLICE_X76Y97.A5      net (fanout=348)      0.339   user_reset
    SLICE_X76Y97.AMUX    Tilo                  0.079   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_188_o1
    SLICE_X79Y97.SR      net (fanout=2)        0.139   system/spi/reset_i_cpol_i_AND_188_o
    SLICE_X79Y97.CLK     Tremck      (-Th)    -0.075   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.747ns (0.269ns logic, 0.478ns route)
                                                       (36.0% logic, 64.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.002ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_187_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y106.DQ     Tcko                  0.098   system/regs_from_ipbus<11><12>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X76Y97.A3      net (fanout=5)        0.610   system/regs_from_ipbus<11><12>
    SLICE_X76Y97.AMUX    Tilo                  0.080   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_188_o1
    SLICE_X79Y97.SR      net (fanout=2)        0.139   system/spi/reset_i_cpol_i_AND_188_o
    SLICE_X79Y97.CLK     Tremck      (-Th)    -0.075   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.002ns (0.253ns logic, 0.749ns route)
                                                       (25.2% logic, 74.8% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X79Y97.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.585ns (data path)
  Source:               system/rst/rst (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y88.BQ      Tcko                  0.115   user_reset
                                                       system/rst/rst
    SLICE_X76Y97.A5      net (fanout=348)      0.339   user_reset
    SLICE_X76Y97.A       Tilo                  0.034   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_187_o1
    SLICE_X79Y97.CLK     net (fanout=2)        0.097   system/spi/reset_i_cpol_i_AND_187_o
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.149ns logic, 0.436ns route)
                                                       (25.5% logic, 74.5% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X79Y97.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.839ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.839ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y106.DQ     Tcko                  0.098   system/regs_from_ipbus<11><12>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X76Y97.A3      net (fanout=5)        0.610   system/regs_from_ipbus<11><12>
    SLICE_X76Y97.A       Tilo                  0.034   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_187_o1
    SLICE_X79Y97.CLK     net (fanout=2)        0.097   system/spi/reset_i_cpol_i_AND_187_o
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.132ns logic, 0.707ns route)
                                                       (15.7% logic, 84.3% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_1_p                  |      8.000ns|      1.538ns|      1.538ns|            0|            0|            0|            0|
| TS_clk125_1_n                 |      8.000ns|      1.538ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      7.256ns|            0|            0|            0|       426718|
| TS_clk125_2_n                 |      8.000ns|      7.256ns|      6.726ns|            0|            0|        78861|       347853|
|  TS_system_clk_31_25_C_from_gl|     32.000ns|     11.808ns|          N/A|            0|            0|        72400|            0|
|  ib_pll_0                     |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout1_0 |     32.000ns|     26.904ns|          N/A|            0|            0|       212887|            0|
|  TS_system_clk_31_25_B_from_gl|     32.000ns|     11.108ns|          N/A|            0|            0|        62566|            0|
|  ib_pll_0                     |             |             |             |             |             |             |             |
| TS_system_clk_31_25_C_from_gli|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| b_pll                         |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout1    |     32.000ns|      2.500ns|      2.534ns|            0|            0|            0|            4|
|  TS_TO_systemspisck_LDC       |     32.000ns|      2.534ns|          N/A|            0|            0|            4|            0|
| TS_system_clk_31_25_B_from_gli|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| b_pll                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     19.764ns|            0|            0|            0|         6532|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     19.764ns|            0|            0|         4610|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.294ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   11.808|    7.649|    6.306|    5.680|
clk125_2_p     |   11.808|    7.649|    6.306|    5.680|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   11.808|    7.649|    6.306|    5.680|
clk125_2_p     |   11.808|    7.649|    6.306|    5.680|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    6.382|         |         |         |
xpoint1_clk1_p |    6.382|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    6.382|         |         |         |
xpoint1_clk1_p |    6.382|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 433250 paths, 0 nets, and 27920 connections

Design statistics:
   Minimum period:  26.904ns{1}   (Maximum frequency:  37.169MHz)
   Maximum path delay from/to any node:   2.534ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb 19 20:04:43 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 632 MB



