// Seed: 634161002
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  final begin : LABEL_0
    assign id_2 = id_2;
  end
endmodule
module module_1 (
    output tri1  id_0,
    input  uwire id_1
);
  wire [-1 : 1] id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 #(
    parameter id_5 = 32'd37
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8
);
  output supply0 id_8;
  input wire id_7;
  output wire id_6;
  input wire _id_5;
  output wire id_4;
  inout logic [7:0] id_3;
  inout wire id_2;
  inout logic [7:0] id_1;
  assign id_8 = -1 ~^ 1;
  assign id_1[-1'h0] = id_3[(id_5)];
  final $clog2(51);
  ;
  logic [7:0] id_9;
  wire [1 : -1] id_10;
  wire [id_5 : {  -1  , "" ,  1  }] id_11;
  logic id_12;
  module_0 modCall_1 (
      id_12,
      id_2,
      id_10,
      id_7,
      id_7
  );
  parameter id_13 = 1;
  supply1 id_14 = 1;
  assign id_9[-1] = id_13 | -1'b0;
endmodule
