/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [8:0] _02_;
  wire [7:0] _03_;
  wire [13:0] _04_;
  wire [13:0] _05_;
  wire [20:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [13:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [13:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_34z;
  wire [7:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [18:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [5:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_62z;
  wire [3:0] celloutsig_0_68z;
  wire celloutsig_0_70z;
  wire celloutsig_0_72z;
  wire celloutsig_0_74z;
  wire [10:0] celloutsig_0_7z;
  wire celloutsig_0_84z;
  wire celloutsig_0_86z;
  wire [25:0] celloutsig_0_88z;
  wire celloutsig_0_89z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [16:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_1z[3] ? celloutsig_0_1z[7] : in_data[51];
  assign celloutsig_0_10z = celloutsig_0_1z[5] ? celloutsig_0_8z : celloutsig_0_4z;
  assign celloutsig_0_19z = celloutsig_0_16z[0] ? celloutsig_0_9z : celloutsig_0_16z[1];
  assign celloutsig_0_26z = celloutsig_0_18z ? celloutsig_0_3z : celloutsig_0_14z;
  assign celloutsig_0_27z = celloutsig_0_13z ? celloutsig_0_2z : celloutsig_0_1z[8];
  assign celloutsig_0_32z = ~celloutsig_0_14z;
  assign celloutsig_0_56z = ~celloutsig_0_17z[7];
  assign celloutsig_1_2z = ~celloutsig_1_1z;
  assign celloutsig_1_5z = ~celloutsig_1_4z;
  assign celloutsig_0_51z = ~((celloutsig_0_45z | celloutsig_0_28z[13]) & (celloutsig_0_11z | celloutsig_0_3z));
  assign celloutsig_0_70z = ~((celloutsig_0_43z | celloutsig_0_33z) & (celloutsig_0_27z | celloutsig_0_45z));
  assign celloutsig_0_89z = ~((celloutsig_0_23z | celloutsig_0_25z) & (celloutsig_0_28z[2] | celloutsig_0_62z[1]));
  assign celloutsig_1_19z = ~((celloutsig_1_0z | celloutsig_1_9z) & (celloutsig_1_1z | celloutsig_1_18z));
  assign celloutsig_0_14z = ~((celloutsig_0_2z | in_data[0]) & (celloutsig_0_4z | celloutsig_0_2z));
  assign celloutsig_0_2z = ~((in_data[64] | in_data[44]) & (celloutsig_0_1z[2] | celloutsig_0_1z[8]));
  assign celloutsig_0_30z = celloutsig_0_9z ^ celloutsig_0_8z;
  assign celloutsig_1_4z = celloutsig_1_1z ^ in_data[133];
  assign celloutsig_0_20z = celloutsig_0_3z ^ celloutsig_0_19z;
  assign celloutsig_0_23z = celloutsig_0_14z ^ celloutsig_0_21z;
  assign celloutsig_0_39z = ~(celloutsig_0_38z ^ celloutsig_0_36z);
  assign celloutsig_0_45z = ~(celloutsig_0_25z ^ celloutsig_0_35z[4]);
  assign celloutsig_1_1z = ~(in_data[102] ^ celloutsig_1_0z);
  assign celloutsig_1_9z = ~(in_data[101] ^ celloutsig_1_4z);
  assign celloutsig_1_10z = ~(_01_ ^ in_data[109]);
  assign celloutsig_0_62z = _03_ + { celloutsig_0_52z, celloutsig_0_57z, celloutsig_0_49z };
  assign celloutsig_0_88z = { celloutsig_0_62z[5:4], celloutsig_0_86z, celloutsig_0_56z, celloutsig_0_12z, celloutsig_0_35z, celloutsig_0_84z } + { celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_27z, celloutsig_0_68z, celloutsig_0_39z, celloutsig_0_86z, celloutsig_0_74z, celloutsig_0_70z, celloutsig_0_28z, celloutsig_0_11z };
  assign celloutsig_0_12z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_8z } + { celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_28z = { celloutsig_0_1z[7:0], celloutsig_0_4z, celloutsig_0_25z, celloutsig_0_3z, celloutsig_0_26z, celloutsig_0_9z, celloutsig_0_13z } + { _02_[8:6], _00_, _02_[4], _05_[8], _03_ };
  reg [4:0] _35_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _35_ <= 5'h00;
    else _35_ <= in_data[121:117];
  assign { _04_[8:6], _01_, _04_[4] } = _35_;
  reg [14:0] _36_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _36_ <= 15'h0000;
    else _36_ <= in_data[83:69];
  assign { _06_[14], _02_[8:6], _00_, _02_[4], _05_[8], _03_ } = _36_;
  assign celloutsig_1_6z = { in_data[157:149], celloutsig_1_4z } == { in_data[160:157], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_22z = in_data[86:68] == in_data[42:24];
  assign celloutsig_0_0z = in_data[13:9] === in_data[22:18];
  assign celloutsig_0_31z = celloutsig_0_7z[9:3] === { celloutsig_0_30z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_0_72z = { celloutsig_0_34z[3:1], celloutsig_0_46z } === celloutsig_0_28z[7:4];
  assign celloutsig_1_0z = in_data[102:98] === in_data[156:152];
  assign celloutsig_1_15z = in_data[150:140] === { celloutsig_1_14z[4:1], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_8z };
  assign celloutsig_0_3z = { celloutsig_0_1z[3:2], celloutsig_0_0z } <= in_data[10:8];
  assign celloutsig_0_13z = { celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_2z } <= { celloutsig_0_1z[6:5], 1'h0 };
  assign celloutsig_0_57z = ! { celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_13z };
  assign celloutsig_0_21z = { in_data[61], celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_8z } || { in_data[26:16], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_34z = { celloutsig_0_1z[5:3], celloutsig_0_0z } % { 1'h1, celloutsig_0_19z, celloutsig_0_33z, celloutsig_0_19z };
  assign celloutsig_0_68z = celloutsig_0_12z[9:6] % { 1'h1, celloutsig_0_26z, celloutsig_0_51z, celloutsig_0_39z };
  assign celloutsig_0_16z = { celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_11z } % { 1'h1, celloutsig_0_1z[5:4] };
  assign celloutsig_0_29z = celloutsig_0_28z[12:0] != { in_data[33], celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_36z = { celloutsig_0_28z[10:6], celloutsig_0_27z, celloutsig_0_27z, celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_4z } != { celloutsig_0_5z, celloutsig_0_32z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_33z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_38z = { celloutsig_0_12z[5:0], celloutsig_0_4z } !== celloutsig_0_28z[7:1];
  assign celloutsig_0_84z = celloutsig_0_28z[5:0] !== { celloutsig_0_26z, celloutsig_0_46z, celloutsig_0_13z, celloutsig_0_23z, celloutsig_0_0z, celloutsig_0_57z };
  assign celloutsig_1_8z = in_data[107:100] !== celloutsig_1_7z[11:4];
  assign celloutsig_0_11z = { celloutsig_0_1z[2:1], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_3z } !== { celloutsig_0_1z[8:7], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_43z = & celloutsig_0_42z[15:1];
  assign celloutsig_0_74z = & { celloutsig_0_32z, celloutsig_0_16z[1], celloutsig_0_1z };
  assign celloutsig_0_52z = celloutsig_0_17z[3] & celloutsig_0_31z;
  assign celloutsig_1_12z = _04_[4] & celloutsig_1_7z[12];
  assign celloutsig_0_46z = | { celloutsig_0_25z, in_data[30:29] };
  assign celloutsig_0_4z = | celloutsig_0_1z[6:2];
  assign celloutsig_0_8z = | celloutsig_0_7z[6:3];
  assign celloutsig_0_42z = { celloutsig_0_34z, celloutsig_0_28z, celloutsig_0_5z } >> { celloutsig_0_28z[11:7], celloutsig_0_4z, celloutsig_0_39z, celloutsig_0_1z, celloutsig_0_15z };
  assign celloutsig_0_49z = { _02_[7:6], _00_, _02_[4], _05_[8], celloutsig_0_0z } >> { celloutsig_0_31z, celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_43z, celloutsig_0_29z, celloutsig_0_25z };
  assign celloutsig_0_7z = { in_data[72:63], 1'h0 } >> { celloutsig_0_1z[6:5], celloutsig_0_1z };
  assign celloutsig_1_7z = { celloutsig_1_6z, _04_[8:6], _01_, _04_[4], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z } >> { in_data[164:155], celloutsig_1_0z, celloutsig_1_0z, _04_[8:6], _01_, _04_[4] };
  assign celloutsig_1_14z = { celloutsig_1_7z[13:11], celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_2z } >> { celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[27:19] >> in_data[58:50];
  assign celloutsig_0_15z = { celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_10z } >> { celloutsig_0_12z[3], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_35z = { celloutsig_0_34z[2:0], celloutsig_0_26z, celloutsig_0_13z, celloutsig_0_32z, celloutsig_0_33z, celloutsig_0_10z } << _03_;
  assign celloutsig_0_17z = { celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_14z } ^ { in_data[77:68], celloutsig_0_16z, celloutsig_0_9z };
  assign celloutsig_0_33z = ~((celloutsig_0_4z & celloutsig_0_23z) | celloutsig_0_8z);
  assign celloutsig_0_86z = ~((celloutsig_0_51z & _03_[2]) | celloutsig_0_72z);
  assign celloutsig_0_9z = ~((celloutsig_0_4z & celloutsig_0_2z) | celloutsig_0_3z);
  assign celloutsig_1_18z = ~((in_data[181] & in_data[133]) | celloutsig_1_15z);
  assign celloutsig_0_18z = ~((celloutsig_0_10z & celloutsig_0_2z) | celloutsig_0_3z);
  assign celloutsig_0_25z = ~((celloutsig_0_23z & celloutsig_0_11z) | celloutsig_0_1z[6]);
  assign { _02_[5], _02_[3:0] } = { _00_, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_52z, 1'h0 };
  assign { _04_[13:9], _04_[5], _04_[3:0] } = { celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_0z, _01_, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_8z };
  assign { _05_[13:9], _05_[7:0] } = { _02_[8:6], _00_, _02_[4], _03_ };
  assign { _06_[20], _06_[18:15], _06_[13:0] } = { in_data[75], celloutsig_0_39z, celloutsig_0_26z, celloutsig_0_39z, celloutsig_0_8z, _02_[8:6], _00_, _02_[4], _05_[8], _03_ };
  assign { out_data[128], out_data[96], out_data[57:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_88z, celloutsig_0_89z };
endmodule
