{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1727229415810 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab1_qsim EP4CE115F29C8 " "Selected device EP4CE115F29C8 for design \"lab1_qsim\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1727229415816 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1727229415848 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1727229415848 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1727229416036 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1727229416051 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C8 " "Device EP4CE40F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1727229416452 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C8 " "Device EP4CE30F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1727229416452 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C8 " "Device EP4CE55F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1727229416452 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C8 " "Device EP4CE75F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1727229416452 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1727229416452 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3155/Lab1/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1727229416466 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3155/Lab1/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1727229416466 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3155/Lab1/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1727229416466 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3155/Lab1/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1727229416466 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1727229416466 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1727229416470 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 37 " "No exact pin location assignment(s) for 18 pins of 37 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LeqR " "Pin LeqR not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LeqR } } } { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 464 1016 1192 480 "LeqR" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LeqR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3155/Lab1/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1727229417409 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display\[7\] " "Pin display\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { display[7] } } } { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 256 1248 1424 272 "display" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3155/Lab1/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1727229417409 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rm\[7\] " "Pin Rm\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Rm[7] } } } { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 432 112 280 448 "Rm" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rm[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3155/Lab1/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1727229417409 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rm\[6\] " "Pin Rm\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Rm[6] } } } { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 432 112 280 448 "Rm" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rm[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3155/Lab1/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1727229417409 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rm\[5\] " "Pin Rm\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Rm[5] } } } { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 432 112 280 448 "Rm" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rm[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3155/Lab1/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1727229417409 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rm\[4\] " "Pin Rm\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Rm[4] } } } { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 432 112 280 448 "Rm" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rm[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3155/Lab1/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1727229417409 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rm\[3\] " "Pin Rm\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Rm[3] } } } { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 432 112 280 448 "Rm" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rm[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3155/Lab1/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1727229417409 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rm\[2\] " "Pin Rm\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Rm[2] } } } { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 432 112 280 448 "Rm" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rm[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3155/Lab1/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1727229417409 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rm\[1\] " "Pin Rm\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Rm[1] } } } { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 432 112 280 448 "Rm" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rm[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3155/Lab1/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1727229417409 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rm\[0\] " "Pin Rm\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Rm[0] } } } { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 432 112 280 448 "Rm" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rm[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3155/Lab1/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1727229417409 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "setGND\[7\] " "Pin setGND\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { setGND[7] } } } { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 560 400 568 576 "setGND" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { setGND[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3155/Lab1/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1727229417409 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "setGND\[6\] " "Pin setGND\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { setGND[6] } } } { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 560 400 568 576 "setGND" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { setGND[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3155/Lab1/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1727229417409 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "setGND\[5\] " "Pin setGND\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { setGND[5] } } } { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 560 400 568 576 "setGND" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { setGND[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3155/Lab1/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1727229417409 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "setGND\[4\] " "Pin setGND\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { setGND[4] } } } { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 560 400 568 576 "setGND" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { setGND[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3155/Lab1/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1727229417409 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "setGND\[3\] " "Pin setGND\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { setGND[3] } } } { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 560 400 568 576 "setGND" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { setGND[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3155/Lab1/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1727229417409 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "setGND\[2\] " "Pin setGND\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { setGND[2] } } } { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 560 400 568 576 "setGND" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { setGND[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3155/Lab1/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1727229417409 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "setGND\[1\] " "Pin setGND\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { setGND[1] } } } { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 560 400 568 576 "setGND" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { setGND[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3155/Lab1/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1727229417409 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "setGND\[0\] " "Pin setGND\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { setGND[0] } } } { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 560 400 568 576 "setGND" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { setGND[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3155/Lab1/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1727229417409 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1727229417409 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab1_qsim.sdc " "Synopsys Design Constraints File file not found: 'lab1_qsim.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1727229417673 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1727229417674 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1727229417675 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1727229417675 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1727229417675 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1727229417680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register8bit:inst2\|DFF_Enable:b7\|int_q " "Destination node register8bit:inst2\|DFF_Enable:b7\|int_q" {  } { { "dff_enable.vhd" "" { Text "H:/CEG3155/Lab1/dff_enable.vhd" 20 -1 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register8bit:inst2|DFF_Enable:b7|int_q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3155/Lab1/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1727229417680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register8bit:inst2\|DFF_Enable:b6\|int_q " "Destination node register8bit:inst2\|DFF_Enable:b6\|int_q" {  } { { "dff_enable.vhd" "" { Text "H:/CEG3155/Lab1/dff_enable.vhd" 20 -1 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register8bit:inst2|DFF_Enable:b6|int_q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3155/Lab1/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1727229417680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register8bit:inst2\|DFF_Enable:b5\|int_q " "Destination node register8bit:inst2\|DFF_Enable:b5\|int_q" {  } { { "dff_enable.vhd" "" { Text "H:/CEG3155/Lab1/dff_enable.vhd" 20 -1 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register8bit:inst2|DFF_Enable:b5|int_q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3155/Lab1/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1727229417680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register8bit:inst2\|DFF_Enable:b4\|int_q " "Destination node register8bit:inst2\|DFF_Enable:b4\|int_q" {  } { { "dff_enable.vhd" "" { Text "H:/CEG3155/Lab1/dff_enable.vhd" 20 -1 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register8bit:inst2|DFF_Enable:b4|int_q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3155/Lab1/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1727229417680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register8bit:inst2\|DFF_Enable:b3\|int_q " "Destination node register8bit:inst2\|DFF_Enable:b3\|int_q" {  } { { "dff_enable.vhd" "" { Text "H:/CEG3155/Lab1/dff_enable.vhd" 20 -1 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register8bit:inst2|DFF_Enable:b3|int_q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3155/Lab1/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1727229417680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register8bit:inst2\|DFF_Enable:b2\|int_q " "Destination node register8bit:inst2\|DFF_Enable:b2\|int_q" {  } { { "dff_enable.vhd" "" { Text "H:/CEG3155/Lab1/dff_enable.vhd" 20 -1 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register8bit:inst2|DFF_Enable:b2|int_q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3155/Lab1/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1727229417680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register8bit:inst2\|DFF_Enable:b1\|int_q " "Destination node register8bit:inst2\|DFF_Enable:b1\|int_q" {  } { { "dff_enable.vhd" "" { Text "H:/CEG3155/Lab1/dff_enable.vhd" 20 -1 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register8bit:inst2|DFF_Enable:b1|int_q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3155/Lab1/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1727229417680 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register8bit:inst2\|DFF_Enable:b0\|int_q " "Destination node register8bit:inst2\|DFF_Enable:b0\|int_q" {  } { { "dff_enable.vhd" "" { Text "H:/CEG3155/Lab1/dff_enable.vhd" 20 -1 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register8bit:inst2|DFF_Enable:b0|int_q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3155/Lab1/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1727229417680 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1727229417680 ""}  } { { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 536 400 568 552 "clock" "" } } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/CEG3155/Lab1/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1727229417680 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1727229431614 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1727229431615 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1727229431615 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1727229431616 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1727229431616 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1727229431617 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1727229431617 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1727229431617 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1727229431624 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1727229431624 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1727229431624 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 2.5V 16 2 0 " "Number of I/O pins in group: 18 (unused VREF, 2.5V VCCIO, 16 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1727229431628 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1727229431628 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1727229431628 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1727229431629 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1727229431629 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1727229431629 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1727229431629 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 8 57 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1727229431629 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 7 51 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1727229431629 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 3 69 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1727229431629 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1727229431629 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1727229431629 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1727229431629 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Rm0\[0\] " "Node \"Rm0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rm0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1727229431649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Rm0\[1\] " "Node \"Rm0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rm0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1727229431649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Rm0\[2\] " "Node \"Rm0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rm0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1727229431649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Rm0\[3\] " "Node \"Rm0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rm0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1727229431649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Rm0\[4\] " "Node \"Rm0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rm0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1727229431649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Rm0\[5\] " "Node \"Rm0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rm0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1727229431649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Rm0\[6\] " "Node \"Rm0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rm0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1727229431649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Rm0\[7\] " "Node \"Rm0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rm0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1727229431649 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1727229431649 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727229431651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1727229504238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727229504392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1727229504403 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1727229505929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitt