// Seed: 1367150737
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input logic id_4,
    input id_5,
    output logic id_6,
    input logic id_7,
    output logic id_8,
    output logic id_9,
    input logic id_10,
    input id_11,
    output id_12,
    input id_13,
    input id_14,
    input id_15,
    output id_16,
    input reg id_17,
    input logic id_18,
    input id_19,
    output logic id_20
);
  assign id_8 = 1;
  assign id_8 = id_13;
  if (id_10) begin
    logic id_21;
  end else begin
    logic id_22;
    logic id_23, id_24, id_25, id_26;
    type_46 id_27 (
        1,
        id_10,
        1,
        id_19,
        id_23
    );
    logic id_28 = id_7;
  end
  always @(negedge id_19) id_12 <= id_17;
  type_48(
      id_11, 1, 1
  );
  logic id_29;
  logic id_30;
  logic id_31;
  logic id_32;
endmodule
