=====
SETUP
28.779
15.471
44.250
uvga/ucharbufinit/initState_0_s1
2.627
3.085
uvga/ucharbufinit/initData_6_s4
4.585
5.684
uvga/charBufferRdRow_4_s3
7.017
8.049
uvga/charBufferRdRow_1_s0
8.868
9.494
uvga/ucharBuffer/sp_inst_0
15.471
=====
SETUP
29.105
15.146
44.250
uvga/ucharbufinit/initState_0_s1
2.627
3.085
uvga/ucharbufinit/initData_6_s4
4.585
5.684
uvga/charBufferRdRow_4_s3
7.017
8.049
uvga/charBufferRdRow_0_s0
8.868
9.494
uvga/ucharBuffer/sp_inst_1
15.146
=====
SETUP
29.264
14.987
44.250
uvga/ucharbufinit/initState_0_s1
2.627
3.085
uvga/ucharbufinit/initData_6_s4
4.585
5.684
uvga/charBufferRdRow_4_s3
7.017
8.049
uvga/charBufferRdRow_1_s0
8.868
9.494
uvga/ucharBuffer/sp_inst_1
14.987
=====
SETUP
29.910
14.340
44.250
uvga/ucharbufinit/initState_0_s1
2.627
3.085
uvga/ucharbufinit/initData_6_s4
4.585
5.684
uvga/charBufferRdRow_4_s3
7.017
8.049
uvga/charBufferRdRow_0_s0
8.868
9.494
uvga/ucharBuffer/sp_inst_0
14.340
=====
SETUP
30.239
14.011
44.250
uvga/rowDMARdCol_0_s1
2.627
3.085
uvga/n671_s
4.570
5.528
uvga/n670_s
5.528
5.585
uvga/n669_s
5.585
6.113
uvga/nextRowDMARdCol_2_s11
6.534
7.356
uvga/nextRowDMARdCol_2_s9
7.361
8.393
uvga/n792_s2
9.203
10.302
uvga/n792_s0
11.441
12.067
uvga/ucharBuffer/sp_inst_1
14.011
=====
SETUP
30.560
13.333
43.893
uvga/rowDMARdCol_0_s1
2.627
3.085
uvga/n671_s
4.570
5.528
uvga/n670_s
5.528
6.056
uvga/nextRowDMARdCol_1_s11
6.475
7.536
uvga/nextRowDMARdCol_1_s8
7.955
8.581
uvga/nextRowDMARdCol_6_s14
9.408
10.434
uvga/nextRowDMARdCol_6_s11
10.854
11.886
uvga/nextRowDMARdCol_6_s8
12.707
13.333
uvga/rowDMARdCol_6_s1
13.333
=====
SETUP
30.687
13.207
43.893
uvga/rowDMARdCol_0_s1
2.627
3.085
uvga/n671_s
4.570
5.528
uvga/n670_s
5.528
6.056
uvga/nextRowDMARdCol_1_s11
6.475
7.536
uvga/nextRowDMARdCol_1_s8
7.955
8.581
uvga/nextRowDMARdCol_6_s14
9.408
10.440
uvga/nextRowDMARdCol_4_s9
10.940
11.966
uvga/nextRowDMARdCol_4_s6
12.385
13.207
uvga/rowDMARdCol_4_s1
13.207
=====
SETUP
30.707
13.543
44.250
uvga/rowDMARdCol_0_s1
2.627
3.085
uvga/n671_s
4.570
5.528
uvga/n670_s
5.528
5.585
uvga/n669_s
5.585
6.113
uvga/nextRowDMARdCol_2_s11
6.534
7.356
uvga/nextRowDMARdCol_2_s9
7.361
8.393
uvga/n792_s2
9.203
10.302
uvga/n792_s0
11.441
12.067
uvga/ucharBuffer/sp_inst_0
13.543
=====
SETUP
30.852
13.042
43.893
uvga/inputCmdMemWrData_1_s0
2.627
3.085
uvga/ucharbufinit/n82_s3
7.014
7.836
uvga/n551_s20
8.986
9.612
uvga/n551_s15
9.617
10.419
uvga/n551_s12
10.838
11.937
uvga/n551_s11
11.943
13.042
uvga/currentCursorCol_6_s1
13.042
=====
SETUP
30.856
13.394
44.250
uuart0/rxClockDividerReg_0_s1
2.627
3.085
uuart0/n226_s4
3.905
5.004
uuart0/n215_s3
5.825
6.924
uuart0/n212_s3
7.740
8.772
uuart0/n154_s3
8.788
9.820
uuart0/rxClockDividerReg_10_s4
10.663
11.485
uuart0/rxDataReg_7_s4
11.980
12.605
uuart0/rxDataReg_0_s0
13.394
=====
SETUP
30.856
13.394
44.250
uuart0/rxClockDividerReg_0_s1
2.627
3.085
uuart0/n226_s4
3.905
5.004
uuart0/n215_s3
5.825
6.924
uuart0/n212_s3
7.740
8.772
uuart0/n154_s3
8.788
9.820
uuart0/rxClockDividerReg_10_s4
10.663
11.485
uuart0/rxDataReg_7_s4
11.980
12.605
uuart0/rxDataReg_4_s0
13.394
=====
SETUP
30.892
13.002
43.893
uvga/inputCmdMemWrData_3_s0
2.627
3.085
uvga/inputCmdCursorToggle_s3
4.736
5.835
uvga/nextRowDMARdCol_0_s9
7.135
8.234
uvga/nextRowDMARdCol_2_s10
8.748
9.847
uvga/nextRowDMARdCol_2_s7
11.136
11.761
uvga/nextRowDMARdCol_2_s6
12.180
13.002
uvga/rowDMARdCol_2_s1
13.002
=====
SETUP
30.924
13.326
44.250
uuart0/rxClockDividerReg_0_s1
2.627
3.085
uuart0/n226_s4
3.905
5.004
uuart0/n215_s3
5.825
6.924
uuart0/n212_s3
7.740
8.772
uuart0/n154_s3
8.788
9.820
uuart0/rxClockDividerReg_10_s4
10.663
11.485
uuart0/rxDataReg_7_s4
11.980
12.605
uuart0/rxDataReg_1_s0
13.326
=====
SETUP
30.924
13.326
44.250
uuart0/rxClockDividerReg_0_s1
2.627
3.085
uuart0/n226_s4
3.905
5.004
uuart0/n215_s3
5.825
6.924
uuart0/n212_s3
7.740
8.772
uuart0/n154_s3
8.788
9.820
uuart0/rxClockDividerReg_10_s4
10.663
11.485
uuart0/rxDataReg_7_s4
11.980
12.605
uuart0/rxDataReg_2_s0
13.326
=====
SETUP
30.924
13.326
44.250
uuart0/rxClockDividerReg_0_s1
2.627
3.085
uuart0/n226_s4
3.905
5.004
uuart0/n215_s3
5.825
6.924
uuart0/n212_s3
7.740
8.772
uuart0/n154_s3
8.788
9.820
uuart0/rxClockDividerReg_10_s4
10.663
11.485
uuart0/rxDataReg_7_s4
11.980
12.605
uuart0/rxDataReg_3_s0
13.326
=====
SETUP
30.924
13.326
44.250
uuart0/rxClockDividerReg_0_s1
2.627
3.085
uuart0/n226_s4
3.905
5.004
uuart0/n215_s3
5.825
6.924
uuart0/n212_s3
7.740
8.772
uuart0/n154_s3
8.788
9.820
uuart0/rxClockDividerReg_10_s4
10.663
11.485
uuart0/rxDataReg_7_s4
11.980
12.605
uuart0/rxDataReg_5_s0
13.326
=====
SETUP
30.924
13.326
44.250
uuart0/rxClockDividerReg_0_s1
2.627
3.085
uuart0/n226_s4
3.905
5.004
uuart0/n215_s3
5.825
6.924
uuart0/n212_s3
7.740
8.772
uuart0/n154_s3
8.788
9.820
uuart0/rxClockDividerReg_10_s4
10.663
11.485
uuart0/rxDataReg_7_s4
11.980
12.605
uuart0/rxDataReg_6_s0
13.326
=====
SETUP
30.924
13.326
44.250
uuart0/rxClockDividerReg_0_s1
2.627
3.085
uuart0/n226_s4
3.905
5.004
uuart0/n215_s3
5.825
6.924
uuart0/n212_s3
7.740
8.772
uuart0/n154_s3
8.788
9.820
uuart0/rxClockDividerReg_10_s4
10.663
11.485
uuart0/rxDataReg_7_s4
11.980
12.605
uuart0/rxDataReg_7_s0
13.326
=====
SETUP
31.058
13.192
44.250
uvga/inputCmdMemWrData_1_s0
2.627
3.085
uvga/ucharbufinit/n82_s3
7.014
7.836
uvga/currentCursorCol_6_s8
8.821
9.447
uvga/currentCursorCol_2_s9
10.741
11.773
uvga/currentCursorCol_2_s7
11.778
12.403
uvga/currentCursorCol_2_s1
13.192
=====
SETUP
31.060
12.833
43.893
uvga/rowDMARdCol_0_s1
2.627
3.085
uvga/n671_s
4.570
5.528
uvga/n670_s
5.528
6.056
uvga/nextRowDMARdCol_1_s11
6.475
7.536
uvga/nextRowDMARdCol_1_s8
7.955
8.580
uvga/nextRowDMARdCol_2_s8
9.003
10.035
uvga/nextRowDMARdCol_3_s9
11.170
11.796
uvga/nextRowDMARdCol_3_s6
11.801
12.833
uvga/rowDMARdCol_3_s1
12.833
=====
SETUP
31.094
12.799
43.893
uvga/rowDMARdCol_0_s1
2.627
3.085
uvga/n671_s
4.570
5.528
uvga/n670_s
5.528
6.056
uvga/nextRowDMARdCol_1_s11
6.475
7.536
uvga/nextRowDMARdCol_1_s8
7.955
8.581
uvga/nextRowDMARdCol_6_s14
9.408
10.440
uvga/nextRowDMARdCol_5_s8
10.940
11.972
uvga/nextRowDMARdCol_5_s6
11.977
12.799
uvga/rowDMARdCol_5_s1
12.799
=====
SETUP
31.134
13.117
44.250
uvga/inputCmdMemWrData_1_s0
2.627
3.085
uvga/ucharbufinit/n82_s3
7.014
7.836
uvga/currentCursorCol_6_s8
8.821
9.447
uvga/currentCursorCol_2_s9
10.741
11.773
uvga/currentCursorCol_2_s7
11.778
12.403
uvga/currentCursorCol_0_s1
13.117
=====
SETUP
31.134
13.117
44.250
uvga/inputCmdMemWrData_1_s0
2.627
3.085
uvga/ucharbufinit/n82_s3
7.014
7.836
uvga/currentCursorCol_6_s8
8.821
9.447
uvga/currentCursorCol_2_s9
10.741
11.773
uvga/currentCursorCol_2_s7
11.778
12.403
uvga/currentCursorCol_1_s1
13.117
=====
SETUP
31.161
12.733
43.893
uvga/inputCmdMemWrData_0_s0
2.627
3.085
uvga/n200_s5
8.126
8.752
uvga/n200_s4
8.757
9.789
uvga/n200_s6
9.795
10.617
uvga/n200_s0
11.911
12.733
uvga/ucharbufinit/enable_r0_s0
12.733
=====
SETUP
31.239
13.011
44.250
uuart0/rxClockDividerReg_0_s1
2.627
3.085
uuart0/n226_s4
3.905
5.004
uuart0/n215_s3
5.825
6.924
uuart0/n212_s3
7.740
8.772
uuart0/n154_s3
8.788
9.820
uuart0/rxClockDividerReg_10_s4
10.663
11.465
uuart0/rxClockDividerReg_4_s1
13.011
=====
HOLD
0.586
3.168
2.582
uvga/uheartbeat/heartbeatCounter_1_s1
2.567
2.901
uvga/uheartbeat/userResetn_s1
3.168
=====
HOLD
0.708
3.275
2.567
uvga/uhvsync/counterX_0_s0
2.567
2.901
uvga/uhvsync/n25_s2
2.903
3.275
uvga/uhvsync/counterX_0_s0
3.275
=====
HOLD
0.708
3.275
2.567
uvga/uheartbeat/heartbeatCounter_0_s1
2.567
2.901
uvga/uheartbeat/n15_s3
2.903
3.275
uvga/uheartbeat/heartbeatCounter_0_s1
3.275
=====
HOLD
0.708
3.275
2.567
uvga/uheartbeat/heartbeatCounter_3_s0
2.567
2.901
uvga/uheartbeat/n12_s0
2.903
3.275
uvga/uheartbeat/heartbeatCounter_3_s0
3.275
=====
HOLD
0.708
3.275
2.567
uvga/cursorInvisible_s2
2.567
2.901
uvga/n236_s3
2.903
3.275
uvga/cursorInvisible_s2
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/rxClockDividerReg_1_s1
2.567
2.901
uuart0/n229_s2
2.903
3.275
uuart0/rxClockDividerReg_1_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/rxClockDividerReg_3_s1
2.567
2.901
uuart0/n227_s2
2.903
3.275
uuart0/rxClockDividerReg_3_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/rxClockDividerReg_18_s1
2.567
2.901
uuart0/n212_s2
2.903
3.275
uuart0/rxClockDividerReg_18_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/txClockDividerReg_1_s1
2.567
2.901
uuart0/n453_s1
2.903
3.275
uuart0/txClockDividerReg_1_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/txClockDividerReg_4_s1
2.567
2.901
uuart0/n450_s1
2.903
3.275
uuart0/txClockDividerReg_4_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/txClockDividerReg_5_s1
2.567
2.901
uuart0/n449_s2
2.903
3.275
uuart0/txClockDividerReg_5_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/txBitCount_0_s0
2.567
2.901
uuart0/n488_s4
2.903
3.275
uuart0/txBitCount_0_s0
3.275
=====
HOLD
0.708
3.275
2.567
uarb/ArbFifo/cnt_2_s2
2.567
2.901
uarb/ArbFifo/cnt_c_2_s16
2.903
3.275
uarb/ArbFifo/cnt_2_s2
3.275
=====
HOLD
0.708
3.275
2.567
uarb/dfifo0/cnt_0_s1
2.567
2.901
uarb/dfifo0/cnt_c_0_s15
2.903
3.275
uarb/dfifo0/cnt_0_s1
3.275
=====
HOLD
0.708
3.275
2.567
ukbd/ps2kbd/data_count_2_s1
2.567
2.901
ukbd/ps2kbd/n50_s1
2.903
3.275
ukbd/ps2kbd/data_count_2_s1
3.275
=====
HOLD
0.708
3.275
2.567
ukbd/ps2kbd/data_count_3_s1
2.567
2.901
ukbd/ps2kbd/n49_s1
2.903
3.275
ukbd/ps2kbd/data_count_3_s1
3.275
=====
HOLD
0.709
3.276
2.567
uvga/uhvsync/counterY_0_s0
2.567
2.901
uvga/uhvsync/n68_s2
2.904
3.276
uvga/uhvsync/counterY_0_s0
3.276
=====
HOLD
0.709
3.276
2.567
uvga/ucharbufinit/initData_3_s1
2.567
2.901
uvga/ucharbufinit/n177_s4
2.904
3.276
uvga/ucharbufinit/initData_3_s1
3.276
=====
HOLD
0.709
3.276
2.567
uvga/ucharbufinit/initData_5_s1
2.567
2.901
uvga/ucharbufinit/n175_s2
2.904
3.276
uvga/ucharbufinit/initData_5_s1
3.276
=====
HOLD
0.709
3.276
2.567
uvga/ucharbufinit/initCursorRow_3_s1
2.567
2.901
uvga/ucharbufinit/n163_s0
2.904
3.276
uvga/ucharbufinit/initCursorRow_3_s1
3.276
=====
HOLD
0.709
3.276
2.567
uvga/ucharbufinit/initCursorRow_4_s1
2.567
2.901
uvga/ucharbufinit/n162_s0
2.904
3.276
uvga/ucharbufinit/initCursorRow_4_s1
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/rxClockDividerReg_7_s1
2.567
2.901
uuart0/n223_s3
2.904
3.276
uuart0/rxClockDividerReg_7_s1
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/rxClockDividerReg_16_s1
2.567
2.901
uuart0/n214_s2
2.904
3.276
uuart0/rxClockDividerReg_16_s1
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/txClockDividerReg_13_s1
2.567
2.901
uuart0/n441_s1
2.904
3.276
uuart0/txClockDividerReg_13_s1
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/rxClockDividerReg_10_s1
2.567
2.901
uuart0/n154_s1
2.904
3.276
uuart0/rxClockDividerReg_10_s1
3.276
