--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top_level_vga.twx top_level_vga.ncd -o top_level_vga.twr
top_level_vga.pcf -ucf pins.ucf

Design file:              top_level_vga.ncd
Physical constraint file: top_level_vga.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
ps2_clk     |    0.645(R)|      SLOW  |    0.591(R)|      SLOW  |clk_BUFGP         |   0.000|
ps2_data    |    2.823(R)|      SLOW  |   -0.293(R)|      SLOW  |clk_BUFGP         |   0.000|
rst_n       |    9.417(R)|      SLOW  |   -3.362(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
ack           |         9.628(R)|      SLOW  |         3.988(R)|      FAST  |clk_BUFGP         |   0.000|
cpld_clk_o    |         8.614(R)|      SLOW  |         3.369(R)|      FAST  |clk_BUFGP         |   0.000|
cpld_load_o   |         9.108(R)|      SLOW  |         3.672(R)|      FAST  |clk_BUFGP         |   0.000|
cpld_mosi_o   |         9.557(R)|      SLOW  |         3.942(R)|      FAST  |clk_BUFGP         |   0.000|
state_led_o<0>|         9.539(R)|      SLOW  |         4.067(R)|      FAST  |clk_BUFGP         |   0.000|
state_led_o<1>|         9.643(R)|      SLOW  |         4.129(R)|      FAST  |clk_BUFGP         |   0.000|
state_led_o<2>|         8.726(R)|      SLOW  |         3.511(R)|      FAST  |clk_BUFGP         |   0.000|
state_led_o<3>|         9.034(R)|      SLOW  |         3.672(R)|      FAST  |clk_BUFGP         |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.984|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
rst_n          |cpld_rstn_o    |    7.388|
---------------+---------------+---------+


Analysis completed Thu Dec 12 23:06:06 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4573 MB



