debImport "-sv" "-f" "run.f"
verdiSetActWin -dock widgetDock_MTB_SOURCE_TAB_1
verdiWindowResize -win $_Verdi_1 "634" "858" "1210" "771"
verdiWindowResize -win $_Verdi_1 "634" "858" "1210" "771"
srcHBSelect "cpu_tb" -win $_nTrace1
srcHBSelect "cpu_tb" -win $_nTrace1
verdiSetActWin -dock widgetDock_<Inst._Tree>
schCreateWindow -delim "." -win $_nSchema1 -scope "flopenr"
wvCreateWindow
verdiWindowResize -win $_Verdi_1 "144" "19" "1210" "704"
verdiSetActWin -win $_nSchema_2
srcHBSelect "flopenr" -win $_nTrace1
verdiSetActWin -dock widgetDock_<Inst._Tree>
srcHBSelect "cpu_tb" -win $_nTrace1
schCreateWindow -delim "." -win $_nSchema1 -scope "flopenr"
wvCreateWindow
srcHBSelect "cpu_tb" -win $_nTrace1
srcSetScope "cpu_tb" -delim "." -win $_nTrace1
srcHBSelect "cpu_tb" -win $_nTrace1
verdiSetActWin -dock widgetDock_<Inst._Tree>
verdiDockWidgetSetCurTab -dock windowDock_nSchema_2
verdiSetActWin -win $_nSchema_2
verdiDockWidgetSetCurTab -dock windowDock_nSchema_4
verdiSetActWin -win $_nSchema_4
srcHBSelect "cpu_tb.CPU" -win $_nTrace1
verdiSetActWin -dock widgetDock_<Inst._Tree>
schCreateWindow -delim "." -win $_nSchema1 -scope "cpu_tb"
wvCreateWindow
wvSetPosition -win $_nWave7 {("G1" 0)}
wvOpenFile -win $_nWave7 \
           {/home2/s1_student3/project1/2024fa_cpu_design/week08_midterm/02.RV32I_Integrated_Test/sim/func_sim/wave.fsdb}
wvGetSignalOpen -win $_nWave7
wvGetSignalSetScope -win $_nWave7 "/cpu_tb"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU"
wvSetPosition -win $_nWave7 {("G1" 32)}
wvSetPosition -win $_nWave7 {("G1" 32)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 {( "G1" 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 \
           18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 )} 
wvSetPosition -win $_nWave7 {("G1" 32)}
wvSetPosition -win $_nWave7 {("G1" 32)}
wvSetPosition -win $_nWave7 {("G1" 32)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 {( "G1" 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 \
           18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 )} 
wvSetPosition -win $_nWave7 {("G1" 32)}
wvGetSignalClose -win $_nWave7
wvGetSignalOpen -win $_nWave7
wvGetSignalSetScope -win $_nWave7 "/cpu_tb"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU"
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
verdiWindowResize -win $_Verdi_1 -154 "219" "1219" "704"
verdiWindowResize -win $_Verdi_1 -154 "332" "1219" "591"
verdiWindowResize -win $_Verdi_1 "130" "19" "1091" "591"
verdiWindowResize -win $_Verdi_1 "128" "19" "1093" "591"
verdiWindowResize -win $_Verdi_1 "39" "19" "1182" "591"
wvGetSignalOpen -win $_nWave7
wvGetSignalSetScope -win $_nWave7 "/cpu_tb"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU"
wvSelectSignal -win $_nWave7 {( "G1" 28 )} 
wvSetCursor -win $_nWave7 6.675456 -snap {("G1" 28)}
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller/adec"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath"
wvSetPosition -win $_nWave7 {("G1" 61)}
wvSetPosition -win $_nWave7 {("G1" 61)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 {( "G1" 33 34 35 36 37 38 39 40 41 42 43 44 45 46 \
           47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 )} 
wvSetPosition -win $_nWave7 {("G1" 61)}
wvSetPosition -win $_nWave7 {("G1" 61)}
wvSetPosition -win $_nWave7 {("G1" 61)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 {( "G1" 33 34 35 36 37 38 39 40 41 42 43 44 45 46 \
           47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 )} 
wvSetPosition -win $_nWave7 {("G1" 61)}
wvGetSignalClose -win $_nWave7
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
verdiDockWidgetMaximize -dock windowDock_nWave_7
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollDown -win $_nWave7 0
wvScrollUp -win $_nWave7 3
wvScrollUp -win $_nWave7 2
wvScrollUp -win $_nWave7 2
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 2
wvScrollUp -win $_nWave7 2
wvScrollUp -win $_nWave7 2
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 2
wvScrollDown -win $_nWave7 2
wvScrollDown -win $_nWave7 2
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 2
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 3
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 2
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 2
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvSetCursor -win $_nWave7 10.994869 -snap {("G1" 53)}
wvSelectGroup -win $_nWave7 {G2}
wvSelectSignal -win $_nWave7 {( "G1" 61 )} 
wvSelectGroup -win $_nWave7 {G2}
wvSelectSignal -win $_nWave7 {( "G1" 61 )} 
wvScrollUp -win $_nWave7 40
wvGetSignalOpen -win $_nWave7
wvGetSignalSetScope -win $_nWave7 "/cpu_tb"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/rf"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_ALU"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_Extend"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_branch"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/imem"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_branch"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller/adec"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller/mdec"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller/adec"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller/mdec"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_ALU"
wvSetPosition -win $_nWave7 {("G1" 82)}
wvSetPosition -win $_nWave7 {("G1" 82)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 {( "G1" 62 63 64 65 66 67 68 69 70 71 72 73 74 75 \
           76 77 78 79 80 81 82 )} 
wvSetPosition -win $_nWave7 {("G1" 82)}
wvSetPosition -win $_nWave7 {("G1" 82)}
wvSetPosition -win $_nWave7 {("G1" 82)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 {( "G1" 62 63 64 65 66 67 68 69 70 71 72 73 74 75 \
           76 77 78 79 80 81 82 )} 
wvSetPosition -win $_nWave7 {("G1" 82)}
wvGetSignalClose -win $_nWave7
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvSetCursor -win $_nWave7 26.996330 -snap {("G1" 57)}
wvZoomAll -win $_nWave7
wvSetCursor -win $_nWave7 202.805146 -snap {("G1" 52)}
wvSetCursor -win $_nWave7 952.477901 -snap {("G1" 51)}
wvGetSignalOpen -win $_nWave7
wvGetSignalSetScope -win $_nWave7 "/cpu_tb"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_ALU"
wvGetSignalSetScope -win $_nWave7 \
           "/cpu_tb/CPU/icpu/i_datapath/u_ALU/u_add_32bit_add"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_Extend"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2"
wvSetCursor -win $_nWave7 109.978910 -snap {("G1" 59)}
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvSelectSignal -win $_nWave7 {( "G1" 62 )} 
wvSetPosition -win $_nWave7 {("G1" 62)}
wvSetPosition -win $_nWave7 {("G1" 61)}
wvSetPosition -win $_nWave7 {("G1" 60)}
wvSetPosition -win $_nWave7 {("G1" 61)}
wvMoveSelected -win $_nWave7
wvSetPosition -win $_nWave7 {("G1" 61)}
wvSetPosition -win $_nWave7 {("G1" 62)}
wvScrollDown -win $_nWave7 7
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvGetSignalOpen -win $_nWave7
wvGetSignalSetScope -win $_nWave7 "/cpu_tb"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_ALU"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb"
wvSetPosition -win $_nWave7 {("G1" 100)}
wvSetPosition -win $_nWave7 {("G1" 100)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 {( "G1" 63 64 65 66 67 68 69 70 71 72 73 74 75 76 \
           77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 \
           99 100 )} 
wvSetPosition -win $_nWave7 {("G1" 100)}
wvSetPosition -win $_nWave7 {("G1" 100)}
wvSetPosition -win $_nWave7 {("G1" 100)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 {( "G1" 63 64 65 66 67 68 69 70 71 72 73 74 75 76 \
           77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 \
           99 100 )} 
wvSetPosition -win $_nWave7 {("G1" 100)}
wvGetSignalClose -win $_nWave7
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvZoomIn -win $_nWave7
wvZoomIn -win $_nWave7
wvZoomIn -win $_nWave7
wvZoomIn -win $_nWave7
wvZoomIn -win $_nWave7
wvZoomIn -win $_nWave7
wvZoomIn -win $_nWave7
wvZoomOut -win $_nWave7
wvZoomOut -win $_nWave7
wvZoomOut -win $_nWave7
wvZoomOut -win $_nWave7
wvZoomOut -win $_nWave7
wvZoomOut -win $_nWave7
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvZoomOut -win $_nWave7
wvZoomOut -win $_nWave7
wvZoomOut -win $_nWave7
wvZoomOut -win $_nWave7
wvZoomOut -win $_nWave7
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvSetCursor -win $_nWave7 241.146418 -snap {("G1" 116)}
wvGetSignalOpen -win $_nWave7
wvGetSignalSetScope -win $_nWave7 "/cpu_tb"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_ALU"
wvGetSignalSetScope -win $_nWave7 \
           "/cpu_tb/CPU/icpu/i_datapath/u_ALU/u_add_32bit_add"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu"
wvSetPosition -win $_nWave7 {("G1" 121)}
wvSetPosition -win $_nWave7 {("G1" 121)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 \
           {( "G1" 101 102 103 104 105 106 107 108 109 110 111 \
           112 113 114 115 116 117 118 119 120 121 )} 
wvSetPosition -win $_nWave7 {("G1" 121)}
wvSetPosition -win $_nWave7 {("G1" 121)}
wvSetPosition -win $_nWave7 {("G1" 121)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 \
           {( "G1" 101 102 103 104 105 106 107 108 109 110 111 \
           112 113 114 115 116 117 118 119 120 121 )} 
wvSetPosition -win $_nWave7 {("G1" 121)}
wvGetSignalClose -win $_nWave7
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvSelectSignal -win $_nWave7 {( "G1" 101 )} 
wvSelectSignal -win $_nWave7 {( "G1" 101 )} 
wvSetRadix -win $_nWave7 -format Bin
wvSelectSignal -win $_nWave7 {( "G1" 101 )} 
wvSetRadix -win $_nWave7 -format UDec
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvGetSignalOpen -win $_nWave7
wvGetSignalSetScope -win $_nWave7 "/cpu_tb"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_ALU"
wvGetSignalSetScope -win $_nWave7 \
           "/cpu_tb/CPU/icpu/i_datapath/u_ALU/u_add_32bit_add"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/rf"
wvSetPosition -win $_nWave7 {("G1" 157)}
wvSetPosition -win $_nWave7 {("G1" 157)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/rf/clk} \
{/cpu_tb/CPU/icpu/i_datapath/rf/clkb} \
{/cpu_tb/CPU/icpu/i_datapath/rf/ra1\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/ra2\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/rd1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/rd2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/wa\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/wd\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/we} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x3\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x5\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x6\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x7\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x8\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x9\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x10\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x11\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x12\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x13\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x14\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x15\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x16\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x17\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x18\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x19\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x20\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x21\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x22\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x23\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x24\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x25\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x26\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x27\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 \
           {( "G1" 122 123 124 125 126 127 128 129 130 131 132 \
           133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 \
           150 151 152 153 154 155 156 157 )} 
wvSetPosition -win $_nWave7 {("G1" 157)}
wvSetPosition -win $_nWave7 {("G1" 157)}
wvSetPosition -win $_nWave7 {("G1" 157)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/rf/clk} \
{/cpu_tb/CPU/icpu/i_datapath/rf/clkb} \
{/cpu_tb/CPU/icpu/i_datapath/rf/ra1\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/ra2\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/rd1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/rd2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/wa\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/wd\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/we} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x3\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x5\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x6\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x7\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x8\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x9\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x10\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x11\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x12\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x13\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x14\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x15\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x16\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x17\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x18\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x19\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x20\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x21\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x22\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x23\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x24\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x25\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x26\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/rf/x27\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 \
           {( "G1" 122 123 124 125 126 127 128 129 130 131 132 \
           133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 \
           150 151 152 153 154 155 156 157 )} 
wvSetPosition -win $_nWave7 {("G1" 157)}
wvGetSignalClose -win $_nWave7
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvZoomOut -win $_nWave7
wvZoomOut -win $_nWave7
wvZoomOut -win $_nWave7
wvCut -win $_nWave7
wvSetPosition -win $_nWave7 {("G1" 121)}
wvGetSignalOpen -win $_nWave7
wvGetSignalSetScope -win $_nWave7 "/cpu_tb"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_ALU"
wvGetSignalSetScope -win $_nWave7 \
           "/cpu_tb/CPU/icpu/i_datapath/u_ALU/u_add_32bit_add"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/rf"
wvGetSignalSetScope -win $_nWave7 \
           "/cpu_tb/CPU/icpu/i_datapath/rf/Unnamed_\$reg_file_async_v_16"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_ALU"
wvGetSignalSetScope -win $_nWave7 \
           "/cpu_tb/CPU/icpu/i_datapath/rf/Unnamed_\$reg_file_async_v_16"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/rf"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_Extend"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_branch"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller"
wvSetPosition -win $_nWave7 {("G1" 136)}
wvSetPosition -win $_nWave7 {("G1" 136)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 \
           {( "G1" 122 123 124 125 126 127 128 129 130 131 132 \
           133 134 135 136 )} 
wvSetPosition -win $_nWave7 {("G1" 136)}
wvSetPosition -win $_nWave7 {("G1" 136)}
wvSetPosition -win $_nWave7 {("G1" 136)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 \
           {( "G1" 122 123 124 125 126 127 128 129 130 131 132 \
           133 134 135 136 )} 
wvSetPosition -win $_nWave7 {("G1" 136)}
wvGetSignalClose -win $_nWave7
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvSetPosition -win $_nWave7 {("G1" 134)}
wvSetPosition -win $_nWave7 {("G1" 133)}
wvSetPosition -win $_nWave7 {("G1" 132)}
wvSetPosition -win $_nWave7 {("G1" 131)}
wvSetPosition -win $_nWave7 {("G1" 130)}
wvSetPosition -win $_nWave7 {("G1" 129)}
wvSetPosition -win $_nWave7 {("G1" 128)}
wvSetPosition -win $_nWave7 {("G1" 126)}
wvSetPosition -win $_nWave7 {("G1" 124)}
wvSetPosition -win $_nWave7 {("G1" 123)}
wvSetPosition -win $_nWave7 {("G1" 122)}
wvSetPosition -win $_nWave7 {("G1" 123)}
wvSetPosition -win $_nWave7 {("G1" 124)}
wvSetPosition -win $_nWave7 {("G1" 125)}
wvSetPosition -win $_nWave7 {("G1" 127)}
wvSetPosition -win $_nWave7 {("G1" 129)}
wvSetPosition -win $_nWave7 {("G1" 130)}
wvSetPosition -win $_nWave7 {("G1" 129)}
wvSetPosition -win $_nWave7 {("G1" 128)}
wvSetPosition -win $_nWave7 {("G1" 127)}
wvSetPosition -win $_nWave7 {("G1" 126)}
wvSetPosition -win $_nWave7 {("G1" 125)}
wvSetPosition -win $_nWave7 {("G1" 124)}
wvSetPosition -win $_nWave7 {("G1" 123)}
wvSetPosition -win $_nWave7 {("G1" 122)}
wvSetPosition -win $_nWave7 {("G1" 123)}
wvSetPosition -win $_nWave7 {("G1" 126)}
wvSetPosition -win $_nWave7 {("G1" 129)}
wvSetPosition -win $_nWave7 {("G1" 130)}
wvSetPosition -win $_nWave7 {("G1" 131)}
wvSetPosition -win $_nWave7 {("G1" 132)}
wvSetPosition -win $_nWave7 {("G1" 133)}
wvSetPosition -win $_nWave7 {("G1" 135)}
wvSetPosition -win $_nWave7 {("G1" 136)}
wvMoveSelected -win $_nWave7
wvSetPosition -win $_nWave7 {("G1" 136)}
wvScrollDown -win $_nWave7 8
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 6
wvScrollUp -win $_nWave7 4
wvScrollDown -win $_nWave7 5
wvScrollDown -win $_nWave7 3
wvScrollUp -win $_nWave7 2
wvSelectSignal -win $_nWave7 {( "G1" 148 )} 
wvZoomIn -win $_nWave7
wvZoomIn -win $_nWave7
wvZoomOut -win $_nWave7
wvSetCursor -win $_nWave7 710.532291 -snap {("G1" 144)}
wvSelectSignal -win $_nWave7 {( "G1" 148 )} 
wvSelectSignal -win $_nWave7 {( "G1" 149 )} 
wvScrollUp -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvSetCursor -win $_nWave7 420.106315 -snap {("G1" 146)}
wvScrollDown -win $_nWave7 1
wvSelectSignal -win $_nWave7 {( "G1" 152 )} 
wvSetPosition -win $_nWave7 {("G1" 152)}
wvSetPosition -win $_nWave7 {("G1" 151)}
wvSetPosition -win $_nWave7 {("G1" 150)}
wvSetPosition -win $_nWave7 {("G1" 149)}
wvSetPosition -win $_nWave7 {("G1" 148)}
wvSetPosition -win $_nWave7 {("G1" 149)}
wvSetPosition -win $_nWave7 {("G1" 150)}
wvSetPosition -win $_nWave7 {("G1" 151)}
wvSetPosition -win $_nWave7 {("G1" 150)}
wvSetPosition -win $_nWave7 {("G1" 149)}
wvSetPosition -win $_nWave7 {("G1" 148)}
wvSetPosition -win $_nWave7 {("G1" 147)}
wvSetPosition -win $_nWave7 {("G1" 146)}
wvSetPosition -win $_nWave7 {("G1" 145)}
wvSetPosition -win $_nWave7 {("G1" 144)}
wvSetPosition -win $_nWave7 {("G1" 142)}
wvSetPosition -win $_nWave7 {("G1" 141)}
wvSetPosition -win $_nWave7 {("G1" 140)}
wvSetPosition -win $_nWave7 {("G1" 139)}
wvSetPosition -win $_nWave7 {("G1" 138)}
wvSetPosition -win $_nWave7 {("G1" 137)}
wvSetPosition -win $_nWave7 {("G1" 136)}
wvSetPosition -win $_nWave7 {("G1" 135)}
wvSetPosition -win $_nWave7 {("G1" 134)}
wvSetPosition -win $_nWave7 {("G1" 133)}
wvSetPosition -win $_nWave7 {("G1" 132)}
wvSetPosition -win $_nWave7 {("G1" 131)}
wvSetPosition -win $_nWave7 {("G1" 130)}
wvSetPosition -win $_nWave7 {("G1" 129)}
wvSetPosition -win $_nWave7 {("G1" 128)}
wvSetPosition -win $_nWave7 {("G1" 127)}
wvSetPosition -win $_nWave7 {("G1" 126)}
wvSetPosition -win $_nWave7 {("G1" 125)}
wvSetPosition -win $_nWave7 {("G1" 124)}
wvSetPosition -win $_nWave7 {("G1" 123)}
wvSetPosition -win $_nWave7 {("G1" 122)}
wvSetPosition -win $_nWave7 {("G1" 121)}
wvSetPosition -win $_nWave7 {("G1" 122)}
wvSetPosition -win $_nWave7 {("G1" 123)}
wvSetPosition -win $_nWave7 {("G1" 124)}
wvSetPosition -win $_nWave7 {("G1" 125)}
wvSetPosition -win $_nWave7 {("G1" 126)}
wvSetPosition -win $_nWave7 {("G1" 127)}
wvSetPosition -win $_nWave7 {("G1" 126)}
wvSetPosition -win $_nWave7 {("G1" 127)}
wvSetPosition -win $_nWave7 {("G1" 128)}
wvSetPosition -win $_nWave7 {("G1" 129)}
wvSetPosition -win $_nWave7 {("G1" 130)}
wvSetPosition -win $_nWave7 {("G1" 131)}
wvSetPosition -win $_nWave7 {("G1" 132)}
wvSetPosition -win $_nWave7 {("G1" 134)}
wvSetPosition -win $_nWave7 {("G1" 135)}
wvSetPosition -win $_nWave7 {("G1" 134)}
wvSetPosition -win $_nWave7 {("G1" 133)}
wvSetPosition -win $_nWave7 {("G1" 134)}
wvSetPosition -win $_nWave7 {("G1" 135)}
wvSetPosition -win $_nWave7 {("G1" 136)}
wvSetPosition -win $_nWave7 {("G1" 135)}
wvSetPosition -win $_nWave7 {("G1" 134)}
wvSetPosition -win $_nWave7 {("G1" 133)}
wvSetPosition -win $_nWave7 {("G1" 134)}
wvSetPosition -win $_nWave7 {("G1" 135)}
wvSetPosition -win $_nWave7 {("G1" 134)}
wvMoveSelected -win $_nWave7
wvSetPosition -win $_nWave7 {("G1" 134)}
wvSetPosition -win $_nWave7 {("G1" 135)}
wvSetCursor -win $_nWave7 587.459480 -snap {("G1" 127)}
wvGetSignalOpen -win $_nWave7
wvGetSignalSetScope -win $_nWave7 "/cpu_tb"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/imem"
wvSetPosition -win $_nWave7 {("G1" 149)}
wvSetPosition -win $_nWave7 {("G1" 149)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/imem/addr0\[11:0\]} \
{/cpu_tb/CPU/imem/addr1\[11:0\]} \
{/cpu_tb/CPU/imem/clk} \
{/cpu_tb/CPU/imem/d0\[31:0\]} \
{/cpu_tb/CPU/imem/d1\[31:0\]} \
{/cpu_tb/CPU/imem/i\[31:0\]} \
{/cpu_tb/CPU/imem/q0\[31:0\]} \
{/cpu_tb/CPU/imem/q1\[31:0\]} \
{/cpu_tb/CPU/imem/read_data0_reg\[31:0\]} \
{/cpu_tb/CPU/imem/read_data1_reg\[31:0\]} \
{/cpu_tb/CPU/imem/wbe0\[3:0\]} \
{/cpu_tb/CPU/imem/wbe1\[3:0\]} \
{/cpu_tb/CPU/imem/wen0} \
{/cpu_tb/CPU/imem/wen1} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 \
           {( "G1" 136 137 138 139 140 141 142 143 144 145 146 \
           147 148 149 )} 
wvSetPosition -win $_nWave7 {("G1" 149)}
wvSetPosition -win $_nWave7 {("G1" 149)}
wvSetPosition -win $_nWave7 {("G1" 149)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/imem/addr0\[11:0\]} \
{/cpu_tb/CPU/imem/addr1\[11:0\]} \
{/cpu_tb/CPU/imem/clk} \
{/cpu_tb/CPU/imem/d0\[31:0\]} \
{/cpu_tb/CPU/imem/d1\[31:0\]} \
{/cpu_tb/CPU/imem/i\[31:0\]} \
{/cpu_tb/CPU/imem/q0\[31:0\]} \
{/cpu_tb/CPU/imem/q1\[31:0\]} \
{/cpu_tb/CPU/imem/read_data0_reg\[31:0\]} \
{/cpu_tb/CPU/imem/read_data1_reg\[31:0\]} \
{/cpu_tb/CPU/imem/wbe0\[3:0\]} \
{/cpu_tb/CPU/imem/wbe1\[3:0\]} \
{/cpu_tb/CPU/imem/wen0} \
{/cpu_tb/CPU/imem/wen1} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 \
           {( "G1" 136 137 138 139 140 141 142 143 144 145 146 \
           147 148 149 )} 
wvSetPosition -win $_nWave7 {("G1" 149)}
wvGetSignalClose -win $_nWave7
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvSetCursor -win $_nWave7 178.545184 -snap {("G1" 142)}
wvZoomAll -win $_nWave7
wvScrollUp -win $_nWave7 1
wvZoomIn -win $_nWave7
wvZoomIn -win $_nWave7
wvSetCursor -win $_nWave7 475.436849 -snap {("G1" 138)}
wvScrollDown -win $_nWave7 1
wvCut -win $_nWave7
wvSetPosition -win $_nWave7 {("G1" 149)}
wvSetPosition -win $_nWave7 {("G1" 135)}
wvGetSignalOpen -win $_nWave7
wvGetSignalSetScope -win $_nWave7 "/cpu_tb"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/imem"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/rf"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_ALU"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_branch"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller/mdec"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/imem"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu"
wvSetPosition -win $_nWave7 {("G1" 156)}
wvSetPosition -win $_nWave7 {("G1" 156)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 \
           {( "G1" 136 137 138 139 140 141 142 143 144 145 146 \
           147 148 149 150 151 152 153 154 155 156 )} 
wvSetPosition -win $_nWave7 {("G1" 156)}
wvSetPosition -win $_nWave7 {("G1" 156)}
wvSetPosition -win $_nWave7 {("G1" 156)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 \
           {( "G1" 136 137 138 139 140 141 142 143 144 145 146 \
           147 148 149 150 151 152 153 154 155 156 )} 
wvSetPosition -win $_nWave7 {("G1" 156)}
wvGetSignalClose -win $_nWave7
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvZoomAll -win $_nWave7
wvZoomAll -win $_nWave7
wvGetSignalOpen -win $_nWave7
wvGetSignalSetScope -win $_nWave7 "/cpu_tb"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/imem"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath"
wvSetPosition -win $_nWave7 {("G1" 186)}
wvSetPosition -win $_nWave7 {("G1" 186)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 \
           {( "G1" 157 158 159 160 161 162 163 164 165 166 167 \
           168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 \
           185 186 )} 
wvSetPosition -win $_nWave7 {("G1" 186)}
wvSetPosition -win $_nWave7 {("G1" 186)}
wvSetPosition -win $_nWave7 {("G1" 186)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 \
           {( "G1" 157 158 159 160 161 162 163 164 165 166 167 \
           168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 \
           185 186 )} 
wvSetPosition -win $_nWave7 {("G1" 186)}
wvGetSignalClose -win $_nWave7
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvUndo -win $_nWave7
wvGetSignalOpen -win $_nWave7
wvGetSignalSetScope -win $_nWave7 "/cpu_tb"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/imem"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/rf"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_ALU"
wvSetPosition -win $_nWave7 {("G1" 207)}
wvSetPosition -win $_nWave7 {("G1" 207)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 \
           {( "G1" 187 188 189 190 191 192 193 194 195 196 197 \
           198 199 200 201 202 203 204 205 206 207 )} 
wvSetPosition -win $_nWave7 {("G1" 207)}
wvSetPosition -win $_nWave7 {("G1" 207)}
wvSetPosition -win $_nWave7 {("G1" 207)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 \
           {( "G1" 187 188 189 190 191 192 193 194 195 196 197 \
           198 199 200 201 202 203 204 205 206 207 )} 
wvSetPosition -win $_nWave7 {("G1" 207)}
wvGetSignalClose -win $_nWave7
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvGetSignalOpen -win $_nWave7
wvGetSignalSetScope -win $_nWave7 "/cpu_tb"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/imem"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_ALU"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_Extend"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_be"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_be"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_pc_register"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb"
wvSetPosition -win $_nWave7 {("G1" 240)}
wvSetPosition -win $_nWave7 {("G1" 240)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 \
           {( "G1" 208 209 210 211 212 213 214 215 216 217 218 \
           219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 \
           236 237 238 239 240 )} 
wvSetPosition -win $_nWave7 {("G1" 240)}
wvSetPosition -win $_nWave7 {("G1" 240)}
wvSetPosition -win $_nWave7 {("G1" 240)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 \
           {( "G1" 208 209 210 211 212 213 214 215 216 217 218 \
           219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 \
           236 237 238 239 240 )} 
wvSetPosition -win $_nWave7 {("G1" 240)}
wvGetSignalClose -win $_nWave7
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvGetSignalOpen -win $_nWave7
wvGetSignalSetScope -win $_nWave7 "/cpu_tb"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_ALU"
wvGetSignalSetScope -win $_nWave7 \
           "/cpu_tb/CPU/icpu/i_datapath/u_ALU/u_add_32bit_add"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/imem"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller/adec"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller"
wvSetPosition -win $_nWave7 {("G1" 255)}
wvSetPosition -win $_nWave7 {("G1" 255)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 \
           {( "G1" 241 242 243 244 245 246 247 248 249 250 251 \
           252 253 254 255 )} 
wvSetPosition -win $_nWave7 {("G1" 255)}
wvSetPosition -win $_nWave7 {("G1" 255)}
wvSetPosition -win $_nWave7 {("G1" 255)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 \
           {( "G1" 241 242 243 244 245 246 247 248 249 250 251 \
           252 253 254 255 )} 
wvSetPosition -win $_nWave7 {("G1" 255)}
wvGetSignalClose -win $_nWave7
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 3
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvGetSignalOpen -win $_nWave7
wvGetSignalSetScope -win $_nWave7 "/cpu_tb"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_ALU"
wvGetSignalSetScope -win $_nWave7 \
           "/cpu_tb/CPU/icpu/i_datapath/u_ALU/u_add_32bit_add"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/imem"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller/adec"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller/mdec"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/imem"
wvSetPosition -win $_nWave7 {("G1" 269)}
wvSetPosition -win $_nWave7 {("G1" 269)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/imem/addr0\[11:0\]} \
{/cpu_tb/CPU/imem/addr1\[11:0\]} \
{/cpu_tb/CPU/imem/clk} \
{/cpu_tb/CPU/imem/d0\[31:0\]} \
{/cpu_tb/CPU/imem/d1\[31:0\]} \
{/cpu_tb/CPU/imem/i\[31:0\]} \
{/cpu_tb/CPU/imem/q0\[31:0\]} \
{/cpu_tb/CPU/imem/q1\[31:0\]} \
{/cpu_tb/CPU/imem/read_data0_reg\[31:0\]} \
{/cpu_tb/CPU/imem/read_data1_reg\[31:0\]} \
{/cpu_tb/CPU/imem/wbe0\[3:0\]} \
{/cpu_tb/CPU/imem/wbe1\[3:0\]} \
{/cpu_tb/CPU/imem/wen0} \
{/cpu_tb/CPU/imem/wen1} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 \
           {( "G1" 256 257 258 259 260 261 262 263 264 265 266 \
           267 268 269 )} 
wvSetPosition -win $_nWave7 {("G1" 269)}
wvSetPosition -win $_nWave7 {("G1" 269)}
wvSetPosition -win $_nWave7 {("G1" 269)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/imem/addr0\[11:0\]} \
{/cpu_tb/CPU/imem/addr1\[11:0\]} \
{/cpu_tb/CPU/imem/clk} \
{/cpu_tb/CPU/imem/d0\[31:0\]} \
{/cpu_tb/CPU/imem/d1\[31:0\]} \
{/cpu_tb/CPU/imem/i\[31:0\]} \
{/cpu_tb/CPU/imem/q0\[31:0\]} \
{/cpu_tb/CPU/imem/q1\[31:0\]} \
{/cpu_tb/CPU/imem/read_data0_reg\[31:0\]} \
{/cpu_tb/CPU/imem/read_data1_reg\[31:0\]} \
{/cpu_tb/CPU/imem/wbe0\[3:0\]} \
{/cpu_tb/CPU/imem/wbe1\[3:0\]} \
{/cpu_tb/CPU/imem/wen0} \
{/cpu_tb/CPU/imem/wen1} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 \
           {( "G1" 256 257 258 259 260 261 262 263 264 265 266 \
           267 268 269 )} 
wvSetPosition -win $_nWave7 {("G1" 269)}
wvGetSignalClose -win $_nWave7
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 1
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollDown -win $_nWave7 0
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvSetCursor -win $_nWave7 978.115686 -snap {("G1" 259)}
wvGetSignalOpen -win $_nWave7
wvGetSignalSetScope -win $_nWave7 "/cpu_tb"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_ALU"
wvGetSignalSetScope -win $_nWave7 \
           "/cpu_tb/CPU/icpu/i_datapath/u_ALU/u_add_32bit_add"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/imem"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/imem"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/rf"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_ALU"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_be"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_Extend"
wvSetPosition -win $_nWave7 {("G1" 272)}
wvSetPosition -win $_nWave7 {("G1" 272)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/imem/addr0\[11:0\]} \
{/cpu_tb/CPU/imem/addr1\[11:0\]} \
{/cpu_tb/CPU/imem/clk} \
{/cpu_tb/CPU/imem/d0\[31:0\]} \
{/cpu_tb/CPU/imem/d1\[31:0\]} \
{/cpu_tb/CPU/imem/i\[31:0\]} \
{/cpu_tb/CPU/imem/q0\[31:0\]} \
{/cpu_tb/CPU/imem/q1\[31:0\]} \
{/cpu_tb/CPU/imem/read_data0_reg\[31:0\]} \
{/cpu_tb/CPU/imem/read_data1_reg\[31:0\]} \
{/cpu_tb/CPU/imem/wbe0\[3:0\]} \
{/cpu_tb/CPU/imem/wbe1\[3:0\]} \
{/cpu_tb/CPU/imem/wen0} \
{/cpu_tb/CPU/imem/wen1} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/in\[24:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/out\[31:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 {( "G1" 270 271 272 )} 
wvSetPosition -win $_nWave7 {("G1" 272)}
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvSetCursor -win $_nWave7 31.587255 -snap {("G1" 272)}
wvSetCursor -win $_nWave7 101.297059 -snap {("G1" 272)}
wvZoomIn -win $_nWave7
wvZoomIn -win $_nWave7
wvZoomOut -win $_nWave7
wvZoomOut -win $_nWave7
wvGetSignalOpen -win $_nWave7
wvGetSignalSetScope -win $_nWave7 "/cpu_tb"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_ALU"
wvGetSignalSetScope -win $_nWave7 \
           "/cpu_tb/CPU/icpu/i_datapath/u_ALU/u_add_32bit_add"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/imem"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/imem"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2"
wvSetPosition -win $_nWave7 {("G1" 276)}
wvSetPosition -win $_nWave7 {("G1" 276)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/imem/addr0\[11:0\]} \
{/cpu_tb/CPU/imem/addr1\[11:0\]} \
{/cpu_tb/CPU/imem/clk} \
{/cpu_tb/CPU/imem/d0\[31:0\]} \
{/cpu_tb/CPU/imem/d1\[31:0\]} \
{/cpu_tb/CPU/imem/i\[31:0\]} \
{/cpu_tb/CPU/imem/q0\[31:0\]} \
{/cpu_tb/CPU/imem/q1\[31:0\]} \
{/cpu_tb/CPU/imem/read_data0_reg\[31:0\]} \
{/cpu_tb/CPU/imem/read_data1_reg\[31:0\]} \
{/cpu_tb/CPU/imem/wbe0\[3:0\]} \
{/cpu_tb/CPU/imem/wbe1\[3:0\]} \
{/cpu_tb/CPU/imem/wen0} \
{/cpu_tb/CPU/imem/wen1} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/in\[24:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/sel} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 {( "G1" 273 274 275 276 )} 
wvSetPosition -win $_nWave7 {("G1" 276)}
wvSetPosition -win $_nWave7 {("G1" 276)}
wvSetPosition -win $_nWave7 {("G1" 276)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/imem/addr0\[11:0\]} \
{/cpu_tb/CPU/imem/addr1\[11:0\]} \
{/cpu_tb/CPU/imem/clk} \
{/cpu_tb/CPU/imem/d0\[31:0\]} \
{/cpu_tb/CPU/imem/d1\[31:0\]} \
{/cpu_tb/CPU/imem/i\[31:0\]} \
{/cpu_tb/CPU/imem/q0\[31:0\]} \
{/cpu_tb/CPU/imem/q1\[31:0\]} \
{/cpu_tb/CPU/imem/read_data0_reg\[31:0\]} \
{/cpu_tb/CPU/imem/read_data1_reg\[31:0\]} \
{/cpu_tb/CPU/imem/wbe0\[3:0\]} \
{/cpu_tb/CPU/imem/wbe1\[3:0\]} \
{/cpu_tb/CPU/imem/wen0} \
{/cpu_tb/CPU/imem/wen1} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/in\[24:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/sel} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 {( "G1" 273 274 275 276 )} 
wvSetPosition -win $_nWave7 {("G1" 276)}
wvGetSignalClose -win $_nWave7
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvGetSignalOpen -win $_nWave7
wvGetSignalSetScope -win $_nWave7 "/cpu_tb"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_ALU"
wvGetSignalSetScope -win $_nWave7 \
           "/cpu_tb/CPU/icpu/i_datapath/u_ALU/u_add_32bit_add"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/imem"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3"
wvSetPosition -win $_nWave7 {("G1" 281)}
wvSetPosition -win $_nWave7 {("G1" 281)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/imem/addr0\[11:0\]} \
{/cpu_tb/CPU/imem/addr1\[11:0\]} \
{/cpu_tb/CPU/imem/clk} \
{/cpu_tb/CPU/imem/d0\[31:0\]} \
{/cpu_tb/CPU/imem/d1\[31:0\]} \
{/cpu_tb/CPU/imem/i\[31:0\]} \
{/cpu_tb/CPU/imem/q0\[31:0\]} \
{/cpu_tb/CPU/imem/q1\[31:0\]} \
{/cpu_tb/CPU/imem/read_data0_reg\[31:0\]} \
{/cpu_tb/CPU/imem/read_data1_reg\[31:0\]} \
{/cpu_tb/CPU/imem/wbe0\[3:0\]} \
{/cpu_tb/CPU/imem/wbe1\[3:0\]} \
{/cpu_tb/CPU/imem/wen0} \
{/cpu_tb/CPU/imem/wen1} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/in\[24:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/sel} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 {( "G1" 277 278 279 280 281 )} 
wvSetPosition -win $_nWave7 {("G1" 281)}
wvSetPosition -win $_nWave7 {("G1" 281)}
wvSetPosition -win $_nWave7 {("G1" 281)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/imem/addr0\[11:0\]} \
{/cpu_tb/CPU/imem/addr1\[11:0\]} \
{/cpu_tb/CPU/imem/clk} \
{/cpu_tb/CPU/imem/d0\[31:0\]} \
{/cpu_tb/CPU/imem/d1\[31:0\]} \
{/cpu_tb/CPU/imem/i\[31:0\]} \
{/cpu_tb/CPU/imem/q0\[31:0\]} \
{/cpu_tb/CPU/imem/q1\[31:0\]} \
{/cpu_tb/CPU/imem/read_data0_reg\[31:0\]} \
{/cpu_tb/CPU/imem/read_data1_reg\[31:0\]} \
{/cpu_tb/CPU/imem/wbe0\[3:0\]} \
{/cpu_tb/CPU/imem/wbe1\[3:0\]} \
{/cpu_tb/CPU/imem/wen0} \
{/cpu_tb/CPU/imem/wen1} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/in\[24:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/sel} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 {( "G1" 277 278 279 280 281 )} 
wvSetPosition -win $_nWave7 {("G1" 281)}
wvGetSignalClose -win $_nWave7
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvGetSignalOpen -win $_nWave7
wvGetSignalSetScope -win $_nWave7 "/cpu_tb"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_ALU"
wvGetSignalSetScope -win $_nWave7 \
           "/cpu_tb/CPU/icpu/i_datapath/u_ALU/u_add_32bit_add"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/imem"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_be"
wvSetPosition -win $_nWave7 {("G1" 288)}
wvSetPosition -win $_nWave7 {("G1" 288)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/imem/addr0\[11:0\]} \
{/cpu_tb/CPU/imem/addr1\[11:0\]} \
{/cpu_tb/CPU/imem/clk} \
{/cpu_tb/CPU/imem/d0\[31:0\]} \
{/cpu_tb/CPU/imem/d1\[31:0\]} \
{/cpu_tb/CPU/imem/i\[31:0\]} \
{/cpu_tb/CPU/imem/q0\[31:0\]} \
{/cpu_tb/CPU/imem/q1\[31:0\]} \
{/cpu_tb/CPU/imem/read_data0_reg\[31:0\]} \
{/cpu_tb/CPU/imem/read_data1_reg\[31:0\]} \
{/cpu_tb/CPU/imem/wbe0\[3:0\]} \
{/cpu_tb/CPU/imem/wbe1\[3:0\]} \
{/cpu_tb/CPU/imem/wen0} \
{/cpu_tb/CPU/imem/wen1} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/in\[24:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/sel} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/Addr_Last2\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 {( "G1" 282 283 284 285 286 287 288 )} 
wvSetPosition -win $_nWave7 {("G1" 288)}
wvSetPosition -win $_nWave7 {("G1" 288)}
wvSetPosition -win $_nWave7 {("G1" 288)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/imem/addr0\[11:0\]} \
{/cpu_tb/CPU/imem/addr1\[11:0\]} \
{/cpu_tb/CPU/imem/clk} \
{/cpu_tb/CPU/imem/d0\[31:0\]} \
{/cpu_tb/CPU/imem/d1\[31:0\]} \
{/cpu_tb/CPU/imem/i\[31:0\]} \
{/cpu_tb/CPU/imem/q0\[31:0\]} \
{/cpu_tb/CPU/imem/q1\[31:0\]} \
{/cpu_tb/CPU/imem/read_data0_reg\[31:0\]} \
{/cpu_tb/CPU/imem/read_data1_reg\[31:0\]} \
{/cpu_tb/CPU/imem/wbe0\[3:0\]} \
{/cpu_tb/CPU/imem/wbe1\[3:0\]} \
{/cpu_tb/CPU/imem/wen0} \
{/cpu_tb/CPU/imem/wen1} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/in\[24:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/sel} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/Addr_Last2\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 {( "G1" 282 283 284 285 286 287 288 )} 
wvSetPosition -win $_nWave7 {("G1" 288)}
wvGetSignalClose -win $_nWave7
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvZoomIn -win $_nWave7
wvZoomOut -win $_nWave7
wvZoomIn -win $_nWave7
wvZoomIn -win $_nWave7
wvZoomOut -win $_nWave7
wvZoomOut -win $_nWave7
wvGetSignalOpen -win $_nWave7
wvGetSignalSetScope -win $_nWave7 "/cpu_tb"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_ALU"
wvGetSignalSetScope -win $_nWave7 \
           "/cpu_tb/CPU/icpu/i_datapath/u_ALU/u_add_32bit_add"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/imem"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_be"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3"
wvSetPosition -win $_nWave7 {("G1" 293)}
wvSetPosition -win $_nWave7 {("G1" 293)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/imem/addr0\[11:0\]} \
{/cpu_tb/CPU/imem/addr1\[11:0\]} \
{/cpu_tb/CPU/imem/clk} \
{/cpu_tb/CPU/imem/d0\[31:0\]} \
{/cpu_tb/CPU/imem/d1\[31:0\]} \
{/cpu_tb/CPU/imem/i\[31:0\]} \
{/cpu_tb/CPU/imem/q0\[31:0\]} \
{/cpu_tb/CPU/imem/q1\[31:0\]} \
{/cpu_tb/CPU/imem/read_data0_reg\[31:0\]} \
{/cpu_tb/CPU/imem/read_data1_reg\[31:0\]} \
{/cpu_tb/CPU/imem/wbe0\[3:0\]} \
{/cpu_tb/CPU/imem/wbe1\[3:0\]} \
{/cpu_tb/CPU/imem/wen0} \
{/cpu_tb/CPU/imem/wen1} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/in\[24:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/sel} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/Addr_Last2\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 {( "G1" 289 290 291 292 293 )} 
wvSetPosition -win $_nWave7 {("G1" 293)}
wvSetPosition -win $_nWave7 {("G1" 293)}
wvSetPosition -win $_nWave7 {("G1" 293)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/imem/addr0\[11:0\]} \
{/cpu_tb/CPU/imem/addr1\[11:0\]} \
{/cpu_tb/CPU/imem/clk} \
{/cpu_tb/CPU/imem/d0\[31:0\]} \
{/cpu_tb/CPU/imem/d1\[31:0\]} \
{/cpu_tb/CPU/imem/i\[31:0\]} \
{/cpu_tb/CPU/imem/q0\[31:0\]} \
{/cpu_tb/CPU/imem/q1\[31:0\]} \
{/cpu_tb/CPU/imem/read_data0_reg\[31:0\]} \
{/cpu_tb/CPU/imem/read_data1_reg\[31:0\]} \
{/cpu_tb/CPU/imem/wbe0\[3:0\]} \
{/cpu_tb/CPU/imem/wbe1\[3:0\]} \
{/cpu_tb/CPU/imem/wen0} \
{/cpu_tb/CPU/imem/wen1} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/in\[24:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/sel} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/Addr_Last2\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 {( "G1" 289 290 291 292 293 )} 
wvSetPosition -win $_nWave7 {("G1" 293)}
wvGetSignalClose -win $_nWave7
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvZoomIn -win $_nWave7
wvZoomOut -win $_nWave7
wvGetSignalOpen -win $_nWave7
wvGetSignalSetScope -win $_nWave7 "/cpu_tb"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_ALU"
wvGetSignalSetScope -win $_nWave7 \
           "/cpu_tb/CPU/icpu/i_datapath/u_ALU/u_add_32bit_add"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_be"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/imem"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4"
wvSetPosition -win $_nWave7 {("G1" 304)}
wvSetPosition -win $_nWave7 {("G1" 304)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/imem/addr0\[11:0\]} \
{/cpu_tb/CPU/imem/addr1\[11:0\]} \
{/cpu_tb/CPU/imem/clk} \
{/cpu_tb/CPU/imem/d0\[31:0\]} \
{/cpu_tb/CPU/imem/d1\[31:0\]} \
{/cpu_tb/CPU/imem/i\[31:0\]} \
{/cpu_tb/CPU/imem/q0\[31:0\]} \
{/cpu_tb/CPU/imem/q1\[31:0\]} \
{/cpu_tb/CPU/imem/read_data0_reg\[31:0\]} \
{/cpu_tb/CPU/imem/read_data1_reg\[31:0\]} \
{/cpu_tb/CPU/imem/wbe0\[3:0\]} \
{/cpu_tb/CPU/imem/wbe1\[3:0\]} \
{/cpu_tb/CPU/imem/wen0} \
{/cpu_tb/CPU/imem/wen1} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/in\[24:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/sel} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/Addr_Last2\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/a\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/c_30} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/c_msb} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/ci} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/sum\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/w_carry\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 \
           {( "G1" 294 295 296 297 298 299 300 301 302 303 304 \
           )} 
wvSetPosition -win $_nWave7 {("G1" 304)}
wvSetPosition -win $_nWave7 {("G1" 304)}
wvSetPosition -win $_nWave7 {("G1" 304)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/imem/addr0\[11:0\]} \
{/cpu_tb/CPU/imem/addr1\[11:0\]} \
{/cpu_tb/CPU/imem/clk} \
{/cpu_tb/CPU/imem/d0\[31:0\]} \
{/cpu_tb/CPU/imem/d1\[31:0\]} \
{/cpu_tb/CPU/imem/i\[31:0\]} \
{/cpu_tb/CPU/imem/q0\[31:0\]} \
{/cpu_tb/CPU/imem/q1\[31:0\]} \
{/cpu_tb/CPU/imem/read_data0_reg\[31:0\]} \
{/cpu_tb/CPU/imem/read_data1_reg\[31:0\]} \
{/cpu_tb/CPU/imem/wbe0\[3:0\]} \
{/cpu_tb/CPU/imem/wbe1\[3:0\]} \
{/cpu_tb/CPU/imem/wen0} \
{/cpu_tb/CPU/imem/wen1} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/in\[24:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/sel} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/Addr_Last2\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/a\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/c_30} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/c_msb} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/ci} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/sum\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/w_carry\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 \
           {( "G1" 294 295 296 297 298 299 300 301 302 303 304 \
           )} 
wvSetPosition -win $_nWave7 {("G1" 304)}
wvGetSignalClose -win $_nWave7
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvZoomOut -win $_nWave7
wvZoomOut -win $_nWave7
wvZoomIn -win $_nWave7
wvGetSignalOpen -win $_nWave7
wvGetSignalSetScope -win $_nWave7 "/cpu_tb"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_ALU"
wvGetSignalSetScope -win $_nWave7 \
           "/cpu_tb/CPU/icpu/i_datapath/u_ALU/u_add_32bit_add"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_be"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/imem"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4"
wvGetSignalSetScope -win $_nWave7 \
           "/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/CLA_8bit_01"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_pc_register"
wvSetPosition -win $_nWave7 {("G1" 308)}
wvSetPosition -win $_nWave7 {("G1" 308)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/imem/addr0\[11:0\]} \
{/cpu_tb/CPU/imem/addr1\[11:0\]} \
{/cpu_tb/CPU/imem/clk} \
{/cpu_tb/CPU/imem/d0\[31:0\]} \
{/cpu_tb/CPU/imem/d1\[31:0\]} \
{/cpu_tb/CPU/imem/i\[31:0\]} \
{/cpu_tb/CPU/imem/q0\[31:0\]} \
{/cpu_tb/CPU/imem/q1\[31:0\]} \
{/cpu_tb/CPU/imem/read_data0_reg\[31:0\]} \
{/cpu_tb/CPU/imem/read_data1_reg\[31:0\]} \
{/cpu_tb/CPU/imem/wbe0\[3:0\]} \
{/cpu_tb/CPU/imem/wbe1\[3:0\]} \
{/cpu_tb/CPU/imem/wen0} \
{/cpu_tb/CPU/imem/wen1} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/in\[24:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/sel} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/Addr_Last2\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/a\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/c_30} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/c_msb} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/ci} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/sum\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/w_carry\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/d\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/q\[31:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 {( "G1" 305 306 307 308 )} 
wvSetPosition -win $_nWave7 {("G1" 308)}
wvSetPosition -win $_nWave7 {("G1" 308)}
wvSetPosition -win $_nWave7 {("G1" 308)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/imem/addr0\[11:0\]} \
{/cpu_tb/CPU/imem/addr1\[11:0\]} \
{/cpu_tb/CPU/imem/clk} \
{/cpu_tb/CPU/imem/d0\[31:0\]} \
{/cpu_tb/CPU/imem/d1\[31:0\]} \
{/cpu_tb/CPU/imem/i\[31:0\]} \
{/cpu_tb/CPU/imem/q0\[31:0\]} \
{/cpu_tb/CPU/imem/q1\[31:0\]} \
{/cpu_tb/CPU/imem/read_data0_reg\[31:0\]} \
{/cpu_tb/CPU/imem/read_data1_reg\[31:0\]} \
{/cpu_tb/CPU/imem/wbe0\[3:0\]} \
{/cpu_tb/CPU/imem/wbe1\[3:0\]} \
{/cpu_tb/CPU/imem/wen0} \
{/cpu_tb/CPU/imem/wen1} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/in\[24:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/sel} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/Addr_Last2\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/a\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/c_30} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/c_msb} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/ci} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/sum\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/w_carry\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/d\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/q\[31:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 {( "G1" 305 306 307 308 )} 
wvSetPosition -win $_nWave7 {("G1" 308)}
wvGetSignalClose -win $_nWave7
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvGetSignalOpen -win $_nWave7
wvGetSignalSetScope -win $_nWave7 "/cpu_tb"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_ALU"
wvGetSignalSetScope -win $_nWave7 \
           "/cpu_tb/CPU/icpu/i_datapath/u_ALU/u_add_32bit_add"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_be"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/imem"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_pc_register"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_pc_target"
wvSetPosition -win $_nWave7 {("G1" 319)}
wvSetPosition -win $_nWave7 {("G1" 319)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/imem/addr0\[11:0\]} \
{/cpu_tb/CPU/imem/addr1\[11:0\]} \
{/cpu_tb/CPU/imem/clk} \
{/cpu_tb/CPU/imem/d0\[31:0\]} \
{/cpu_tb/CPU/imem/d1\[31:0\]} \
{/cpu_tb/CPU/imem/i\[31:0\]} \
{/cpu_tb/CPU/imem/q0\[31:0\]} \
{/cpu_tb/CPU/imem/q1\[31:0\]} \
{/cpu_tb/CPU/imem/read_data0_reg\[31:0\]} \
{/cpu_tb/CPU/imem/read_data1_reg\[31:0\]} \
{/cpu_tb/CPU/imem/wbe0\[3:0\]} \
{/cpu_tb/CPU/imem/wbe1\[3:0\]} \
{/cpu_tb/CPU/imem/wen0} \
{/cpu_tb/CPU/imem/wen1} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/in\[24:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/sel} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/Addr_Last2\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/a\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/c_30} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/c_msb} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/ci} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/sum\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/w_carry\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/d\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/q\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/a\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/c_30} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/c_msb} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/ci} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/sum\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/w_carry\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 \
           {( "G1" 309 310 311 312 313 314 315 316 317 318 319 \
           )} 
wvSetPosition -win $_nWave7 {("G1" 319)}
wvSetPosition -win $_nWave7 {("G1" 319)}
wvSetPosition -win $_nWave7 {("G1" 319)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/imem/addr0\[11:0\]} \
{/cpu_tb/CPU/imem/addr1\[11:0\]} \
{/cpu_tb/CPU/imem/clk} \
{/cpu_tb/CPU/imem/d0\[31:0\]} \
{/cpu_tb/CPU/imem/d1\[31:0\]} \
{/cpu_tb/CPU/imem/i\[31:0\]} \
{/cpu_tb/CPU/imem/q0\[31:0\]} \
{/cpu_tb/CPU/imem/q1\[31:0\]} \
{/cpu_tb/CPU/imem/read_data0_reg\[31:0\]} \
{/cpu_tb/CPU/imem/read_data1_reg\[31:0\]} \
{/cpu_tb/CPU/imem/wbe0\[3:0\]} \
{/cpu_tb/CPU/imem/wbe1\[3:0\]} \
{/cpu_tb/CPU/imem/wen0} \
{/cpu_tb/CPU/imem/wen1} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/in\[24:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/sel} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/Addr_Last2\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/a\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/c_30} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/c_msb} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/ci} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/sum\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/w_carry\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/d\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/q\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/a\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/c_30} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/c_msb} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/ci} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/sum\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/w_carry\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 \
           {( "G1" 309 310 311 312 313 314 315 316 317 318 319 \
           )} 
wvSetPosition -win $_nWave7 {("G1" 319)}
wvGetSignalClose -win $_nWave7
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvGetSignalOpen -win $_nWave7
wvGetSignalSetScope -win $_nWave7 "/cpu_tb"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_ALU"
wvGetSignalSetScope -win $_nWave7 \
           "/cpu_tb/CPU/icpu/i_datapath/u_ALU/u_add_32bit_add"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_be"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_pc_register"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/imem"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_pc_target"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_result_mux3"
wvSetPosition -win $_nWave7 {("G1" 324)}
wvSetPosition -win $_nWave7 {("G1" 324)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/imem/addr0\[11:0\]} \
{/cpu_tb/CPU/imem/addr1\[11:0\]} \
{/cpu_tb/CPU/imem/clk} \
{/cpu_tb/CPU/imem/d0\[31:0\]} \
{/cpu_tb/CPU/imem/d1\[31:0\]} \
{/cpu_tb/CPU/imem/i\[31:0\]} \
{/cpu_tb/CPU/imem/q0\[31:0\]} \
{/cpu_tb/CPU/imem/q1\[31:0\]} \
{/cpu_tb/CPU/imem/read_data0_reg\[31:0\]} \
{/cpu_tb/CPU/imem/read_data1_reg\[31:0\]} \
{/cpu_tb/CPU/imem/wbe0\[3:0\]} \
{/cpu_tb/CPU/imem/wbe1\[3:0\]} \
{/cpu_tb/CPU/imem/wen0} \
{/cpu_tb/CPU/imem/wen1} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/in\[24:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/sel} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/Addr_Last2\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/a\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/c_30} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/c_msb} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/ci} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/sum\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/w_carry\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/d\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/q\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/a\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/c_30} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/c_msb} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/ci} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/sum\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/w_carry\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_result_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_result_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_result_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_result_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_result_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 {( "G1" 320 321 322 323 324 )} 
wvSetPosition -win $_nWave7 {("G1" 324)}
wvSetPosition -win $_nWave7 {("G1" 324)}
wvSetPosition -win $_nWave7 {("G1" 324)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/imem/addr0\[11:0\]} \
{/cpu_tb/CPU/imem/addr1\[11:0\]} \
{/cpu_tb/CPU/imem/clk} \
{/cpu_tb/CPU/imem/d0\[31:0\]} \
{/cpu_tb/CPU/imem/d1\[31:0\]} \
{/cpu_tb/CPU/imem/i\[31:0\]} \
{/cpu_tb/CPU/imem/q0\[31:0\]} \
{/cpu_tb/CPU/imem/q1\[31:0\]} \
{/cpu_tb/CPU/imem/read_data0_reg\[31:0\]} \
{/cpu_tb/CPU/imem/read_data1_reg\[31:0\]} \
{/cpu_tb/CPU/imem/wbe0\[3:0\]} \
{/cpu_tb/CPU/imem/wbe1\[3:0\]} \
{/cpu_tb/CPU/imem/wen0} \
{/cpu_tb/CPU/imem/wen1} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/in\[24:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/sel} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/Addr_Last2\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/a\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/c_30} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/c_msb} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/ci} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/sum\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/w_carry\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/d\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/q\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/a\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/c_30} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/c_msb} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/ci} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/sum\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/w_carry\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_result_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_result_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_result_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_result_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_result_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 {( "G1" 320 321 322 323 324 )} 
wvSetPosition -win $_nWave7 {("G1" 324)}
wvGetSignalClose -win $_nWave7
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvGetSignalOpen -win $_nWave7
wvGetSignalSetScope -win $_nWave7 "/cpu_tb"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_ALU"
wvGetSignalSetScope -win $_nWave7 \
           "/cpu_tb/CPU/icpu/i_datapath/u_ALU/u_add_32bit_add"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_be"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_pc_register"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_pc_target"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/imem"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_result_mux3"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_branch"
wvSetPosition -win $_nWave7 {("G1" 331)}
wvSetPosition -win $_nWave7 {("G1" 331)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/imem/addr0\[11:0\]} \
{/cpu_tb/CPU/imem/addr1\[11:0\]} \
{/cpu_tb/CPU/imem/clk} \
{/cpu_tb/CPU/imem/d0\[31:0\]} \
{/cpu_tb/CPU/imem/d1\[31:0\]} \
{/cpu_tb/CPU/imem/i\[31:0\]} \
{/cpu_tb/CPU/imem/q0\[31:0\]} \
{/cpu_tb/CPU/imem/q1\[31:0\]} \
{/cpu_tb/CPU/imem/read_data0_reg\[31:0\]} \
{/cpu_tb/CPU/imem/read_data1_reg\[31:0\]} \
{/cpu_tb/CPU/imem/wbe0\[3:0\]} \
{/cpu_tb/CPU/imem/wbe1\[3:0\]} \
{/cpu_tb/CPU/imem/wen0} \
{/cpu_tb/CPU/imem/wen1} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/in\[24:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/sel} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/Addr_Last2\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/a\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/c_30} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/c_msb} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/ci} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/sum\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/w_carry\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/d\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/q\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/a\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/c_30} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/c_msb} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/ci} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/sum\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/w_carry\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_result_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_result_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_result_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_result_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_result_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/u_branch/Branch} \
{/cpu_tb/CPU/icpu/u_branch/Btaken} \
{/cpu_tb/CPU/icpu/u_branch/C} \
{/cpu_tb/CPU/icpu/u_branch/N} \
{/cpu_tb/CPU/icpu/u_branch/V} \
{/cpu_tb/CPU/icpu/u_branch/Z} \
{/cpu_tb/CPU/icpu/u_branch/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 {( "G1" 325 326 327 328 329 330 331 )} 
wvSetPosition -win $_nWave7 {("G1" 331)}
wvSetPosition -win $_nWave7 {("G1" 331)}
wvSetPosition -win $_nWave7 {("G1" 331)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/imem/addr0\[11:0\]} \
{/cpu_tb/CPU/imem/addr1\[11:0\]} \
{/cpu_tb/CPU/imem/clk} \
{/cpu_tb/CPU/imem/d0\[31:0\]} \
{/cpu_tb/CPU/imem/d1\[31:0\]} \
{/cpu_tb/CPU/imem/i\[31:0\]} \
{/cpu_tb/CPU/imem/q0\[31:0\]} \
{/cpu_tb/CPU/imem/q1\[31:0\]} \
{/cpu_tb/CPU/imem/read_data0_reg\[31:0\]} \
{/cpu_tb/CPU/imem/read_data1_reg\[31:0\]} \
{/cpu_tb/CPU/imem/wbe0\[3:0\]} \
{/cpu_tb/CPU/imem/wbe1\[3:0\]} \
{/cpu_tb/CPU/imem/wen0} \
{/cpu_tb/CPU/imem/wen1} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/in\[24:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/sel} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/Addr_Last2\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/a\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/c_30} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/c_msb} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/ci} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/sum\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/w_carry\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/d\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/q\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/a\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/c_30} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/c_msb} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/ci} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/sum\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/w_carry\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_result_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_result_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_result_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_result_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_result_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/u_branch/Branch} \
{/cpu_tb/CPU/icpu/u_branch/Btaken} \
{/cpu_tb/CPU/icpu/u_branch/C} \
{/cpu_tb/CPU/icpu/u_branch/N} \
{/cpu_tb/CPU/icpu/u_branch/V} \
{/cpu_tb/CPU/icpu/u_branch/Z} \
{/cpu_tb/CPU/icpu/u_branch/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 {( "G1" 325 326 327 328 329 330 331 )} 
wvSetPosition -win $_nWave7 {("G1" 331)}
wvGetSignalClose -win $_nWave7
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvGetSignalOpen -win $_nWave7
wvGetSignalSetScope -win $_nWave7 "/cpu_tb"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_ALU"
wvGetSignalSetScope -win $_nWave7 \
           "/cpu_tb/CPU/icpu/i_datapath/u_ALU/u_add_32bit_add"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_be"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_pc_register"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_pc_target"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_result_mux3"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/imem"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_branch"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller/adec"
wvSetPosition -win $_nWave7 {("G1" 336)}
wvSetPosition -win $_nWave7 {("G1" 336)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/imem/addr0\[11:0\]} \
{/cpu_tb/CPU/imem/addr1\[11:0\]} \
{/cpu_tb/CPU/imem/clk} \
{/cpu_tb/CPU/imem/d0\[31:0\]} \
{/cpu_tb/CPU/imem/d1\[31:0\]} \
{/cpu_tb/CPU/imem/i\[31:0\]} \
{/cpu_tb/CPU/imem/q0\[31:0\]} \
{/cpu_tb/CPU/imem/q1\[31:0\]} \
{/cpu_tb/CPU/imem/read_data0_reg\[31:0\]} \
{/cpu_tb/CPU/imem/read_data1_reg\[31:0\]} \
{/cpu_tb/CPU/imem/wbe0\[3:0\]} \
{/cpu_tb/CPU/imem/wbe1\[3:0\]} \
{/cpu_tb/CPU/imem/wen0} \
{/cpu_tb/CPU/imem/wen1} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/in\[24:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/sel} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/Addr_Last2\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/a\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/c_30} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/c_msb} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/ci} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/sum\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/w_carry\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/d\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/q\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/a\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/c_30} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/c_msb} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/ci} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/sum\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/w_carry\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_result_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_result_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_result_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_result_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_result_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/u_branch/Branch} \
{/cpu_tb/CPU/icpu/u_branch/Btaken} \
{/cpu_tb/CPU/icpu/u_branch/C} \
{/cpu_tb/CPU/icpu/u_branch/N} \
{/cpu_tb/CPU/icpu/u_branch/V} \
{/cpu_tb/CPU/icpu/u_branch/Z} \
{/cpu_tb/CPU/icpu/u_branch/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/adec/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/adec/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/adec/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/adec/funct7} \
{/cpu_tb/CPU/icpu/u_controller/adec/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 {( "G1" 332 333 334 335 336 )} 
wvSetPosition -win $_nWave7 {("G1" 336)}
wvSetPosition -win $_nWave7 {("G1" 336)}
wvSetPosition -win $_nWave7 {("G1" 336)}
wvAddSignal -win $_nWave7 -clear
wvAddSignal -win $_nWave7 -group {"G1" \
{/cpu_tb/CPU/BUTTON\[2:0\]} \
{/cpu_tb/CPU/ByteEnable\[3:0\]} \
{/cpu_tb/CPU/CLOCK_50} \
{/cpu_tb/CPU/DataAdr\[31:0\]} \
{/cpu_tb/CPU/HEX0\[6:0\]} \
{/cpu_tb/CPU/HEX1\[6:0\]} \
{/cpu_tb/CPU/HEX2\[6:0\]} \
{/cpu_tb/CPU/HEX3\[6:0\]} \
{/cpu_tb/CPU/Instr\[31:0\]} \
{/cpu_tb/CPU/LEDR\[9:0\]} \
{/cpu_tb/CPU/MemWrite} \
{/cpu_tb/CPU/PC\[31:0\]} \
{/cpu_tb/CPU/ReadData\[31:0\]} \
{/cpu_tb/CPU/SW\[9:0\]} \
{/cpu_tb/CPU/UART_RXD} \
{/cpu_tb/CPU/UART_TXD} \
{/cpu_tb/CPU/WriteData\[31:0\]} \
{/cpu_tb/CPU/clk} \
{/cpu_tb/CPU/clkb} \
{/cpu_tb/CPU/cs_gpio_n} \
{/cpu_tb/CPU/cs_mem_n} \
{/cpu_tb/CPU/cs_timer_n} \
{/cpu_tb/CPU/cs_uart_n} \
{/cpu_tb/CPU/data_addr\[31:0\]} \
{/cpu_tb/CPU/data_re} \
{/cpu_tb/CPU/data_we} \
{/cpu_tb/CPU/n_rst} \
{/cpu_tb/CPU/read_data\[31:0\]} \
{/cpu_tb/CPU/reset} \
{/cpu_tb/CPU/reset_ff} \
{/cpu_tb/CPU/reset_poweron} \
{/cpu_tb/CPU/write_data\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/i\[31:0\]} \
{/cpu_tb/num_cycles\[31:0\]} \
{/cpu_tb/num_insts\[31:0\]} \
{/cpu_tb/rst} \
{/cpu_tb/timeout_cycle\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/ALUSrcB} \
{/cpu_tb/CPU/icpu/Branch} \
{/cpu_tb/CPU/icpu/Btaken} \
{/cpu_tb/CPU/icpu/C} \
{/cpu_tb/CPU/icpu/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/MemWrite} \
{/cpu_tb/CPU/icpu/N} \
{/cpu_tb/CPU/icpu/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/RegWrite} \
{/cpu_tb/CPU/icpu/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/V} \
{/cpu_tb/CPU/icpu/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/Z} \
{/cpu_tb/CPU/icpu/clk} \
{/cpu_tb/CPU/icpu/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUResult\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ALUSrcB} \
{/cpu_tb/CPU/icpu/i_datapath/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/C} \
{/cpu_tb/CPU/icpu/i_datapath/ImmExt\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Instr\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/N} \
{/cpu_tb/CPU/icpu/i_datapath/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_next\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_plus4\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/PC_target\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/ReadData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/RegWrite} \
{/cpu_tb/CPU/icpu/i_datapath/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/V} \
{/cpu_tb/CPU/icpu/i_datapath/WriteData\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/Z} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcA\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/bef_SrcB\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/clk} \
{/cpu_tb/CPU/icpu/i_datapath/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
{/cpu_tb/DATA_ADDR0\[14:0\]} \
{/cpu_tb/DATA_ADDR1\[14:0\]} \
{/cpu_tb/DATA_ADDR2\[14:0\]} \
{/cpu_tb/DATA_ADDR3\[14:0\]} \
{/cpu_tb/DATA_ADDR4\[14:0\]} \
{/cpu_tb/DATA_ADDR5\[14:0\]} \
{/cpu_tb/DATA_ADDR6\[14:0\]} \
{/cpu_tb/DATA_ADDR7\[14:0\]} \
{/cpu_tb/DATA_ADDR8\[14:0\]} \
{/cpu_tb/DATA_ADDR9\[14:0\]} \
{/cpu_tb/DATA_ADDR\[14:0\]} \
{/cpu_tb/IMM0\[31:0\]} \
{/cpu_tb/IMM1\[31:0\]} \
{/cpu_tb/IMM2\[31:0\]} \
{/cpu_tb/IMM3\[31:0\]} \
{/cpu_tb/IMM\[31:0\]} \
{/cpu_tb/INST_ADDR\[14:0\]} \
{/cpu_tb/JUMP_ADDR\[31:0\]} \
{/cpu_tb/RD1\[31:0\]} \
{/cpu_tb/RD2\[31:0\]} \
{/cpu_tb/RD\[4:0\]} \
{/cpu_tb/RS1\[4:0\]} \
{/cpu_tb/RS2\[4:0\]} \
{/cpu_tb/SHAMT\[4:0\]} \
{/cpu_tb/all_tests_passed} \
{/cpu_tb/clk} \
{/cpu_tb/csr\[31:0\]} \
{/cpu_tb/current_output\[31:0\]} \
{/cpu_tb/current_result\[31:0\]} \
{/cpu_tb/current_test_id\[31:0\]} \
{/cpu_tb/current_test_type\[255:0\]} \
{/cpu_tb/cycle\[31:0\]} \
{/cpu_tb/done} \
{/cpu_tb/CPU/icpu/u_controller/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcA\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/ALUSrcB} \
{/cpu_tb/CPU/icpu/u_controller/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Branch} \
{/cpu_tb/CPU/icpu/u_controller/Btaken} \
{/cpu_tb/CPU/icpu/u_controller/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/Jump} \
{/cpu_tb/CPU/icpu/u_controller/MemWrite} \
{/cpu_tb/CPU/icpu/u_controller/PCSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/RegWrite} \
{/cpu_tb/CPU/icpu/u_controller/ResultSrc\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/imem/addr0\[11:0\]} \
{/cpu_tb/CPU/imem/addr1\[11:0\]} \
{/cpu_tb/CPU/imem/clk} \
{/cpu_tb/CPU/imem/d0\[31:0\]} \
{/cpu_tb/CPU/imem/d1\[31:0\]} \
{/cpu_tb/CPU/imem/i\[31:0\]} \
{/cpu_tb/CPU/imem/q0\[31:0\]} \
{/cpu_tb/CPU/imem/q1\[31:0\]} \
{/cpu_tb/CPU/imem/read_data0_reg\[31:0\]} \
{/cpu_tb/CPU/imem/read_data1_reg\[31:0\]} \
{/cpu_tb/CPU/imem/wbe0\[3:0\]} \
{/cpu_tb/CPU/imem/wbe1\[3:0\]} \
{/cpu_tb/CPU/imem/wen0} \
{/cpu_tb/CPU/imem/wen1} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/ImmSrc\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/in\[24:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_Extend/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2/sel} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/Addr_Last2\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/BE_RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/BE_WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/RD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/WD\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/byte_en\[3:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_be/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/a\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/c_30} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/c_msb} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/ci} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/sum\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_plus4/w_carry\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/clk} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/d\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/n_rst} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_register/q\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/a\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/c_30} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/c_msb} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/ci} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/sum\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_pc_target/w_carry\[2:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_result_mux3/in0\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_result_mux3/in1\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_result_mux3/in2\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_result_mux3/out\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_result_mux3/sel\[1:0\]} \
{/cpu_tb/CPU/icpu/u_branch/Branch} \
{/cpu_tb/CPU/icpu/u_branch/Btaken} \
{/cpu_tb/CPU/icpu/u_branch/C} \
{/cpu_tb/CPU/icpu/u_branch/N} \
{/cpu_tb/CPU/icpu/u_branch/V} \
{/cpu_tb/CPU/icpu/u_branch/Z} \
{/cpu_tb/CPU/icpu/u_branch/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/adec/ALUControl\[4:0\]} \
{/cpu_tb/CPU/icpu/u_controller/adec/ALUop\[1:0\]} \
{/cpu_tb/CPU/icpu/u_controller/adec/funct3\[2:0\]} \
{/cpu_tb/CPU/icpu/u_controller/adec/funct7} \
{/cpu_tb/CPU/icpu/u_controller/adec/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/u_controller/funct7} \
{/cpu_tb/CPU/icpu/u_controller/opcode\[6:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/C} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/N} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/SLT_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/V} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/Z} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aC} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aN} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aV} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/aZ} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/a_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/add_sub_b\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/adder_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/and_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/b_in\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/or_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sll_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/sra_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/srl_result\[31:0\]} \
{/cpu_tb/CPU/icpu/i_datapath/u_ALU/xor_result\[31:0\]} \
}
wvAddSignal -win $_nWave7 -group {"G2" \
}
wvSelectSignal -win $_nWave7 {( "G1" 332 333 334 335 336 )} 
wvSetPosition -win $_nWave7 {("G1" 336)}
wvGetSignalClose -win $_nWave7
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvScrollUp -win $_nWave7 1
wvSetCursor -win $_nWave7 727.941176 -snap {("G1" 333)}
wvGetSignalOpen -win $_nWave7
wvGetSignalSetScope -win $_nWave7 "/cpu_tb"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_ALU"
wvGetSignalSetScope -win $_nWave7 \
           "/cpu_tb/CPU/icpu/i_datapath/u_ALU/u_add_32bit_add"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_alu_mux2"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_alu_mux3"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_be"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_pc_next_mux3"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_pc_register"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_pc_target"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_result_mux3"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_branch"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/imem"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller/adec"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/imem"
wvGetSignalSetScope -win $_nWave7 "/flopenr"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/imem"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller/adec"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/u_controller/mdec"
wvGetSignalSetScope -win $_nWave7 "/cpu_tb/CPU/icpu/i_datapath/u_result_mux3"
wvScrollUp -win $_nWave7 17
wvSetCursor -win $_nWave7 275.000000 -snap {("G1" 314)}
debExit
