vendor_name = ModelSim
source_file = 1, C:/Users/HP/Desktop/Final_Project/Final_Project/clock_divider.vhd
source_file = 1, C:/Users/HP/Desktop/Final_Project/Final_Project/SevSeg_Decoder.vhd
source_file = 1, C:/Users/HP/Desktop/Final_Project/Final_Project/SevSeg_Driver.vhd
source_file = 1, C:/Users/HP/Desktop/Final_Project/Final_Project/washing_machine.vhd
source_file = 1, C:/Users/HP/Desktop/Final_Project/Final_Project/main.vhd
source_file = 1, C:/Users/HP/Desktop/Final_Project/Final_Project/SevSeg_Driver_TB.vhd
source_file = 1, C:/Users/HP/Desktop/Final_Project/Final_Project/SevSeg_Decoder_tb.vhd
source_file = 1, C:/Users/HP/Desktop/Final_Project/Final_Project/clock_divider_tb.vhd
source_file = 1, C:/Users/HP/Desktop/Final_Project/Final_Project/washing_machine_tb.vhd
source_file = 1, C:/Users/HP/Desktop/Final_Project/Final_Project/main_tb.vhd
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/HP/Desktop/Final_Project/Final_Project/db/FinalProject.cbx.xml
design_name = clock_divider
instance = comp, \MCLK~I\, MCLK, clock_divider, 1
instance = comp, \Add0~15\, Add0~15, clock_divider, 1
instance = comp, \reset~I\, reset, clock_divider, 1
instance = comp, \counter[5]\, counter[5], clock_divider, 1
instance = comp, \Add0~10\, Add0~10, clock_divider, 1
instance = comp, \Add0~5\, Add0~5, clock_divider, 1
instance = comp, \counter[7]\, counter[7], clock_divider, 1
instance = comp, \Add0~0\, Add0~0, clock_divider, 1
instance = comp, \counter[0]\, counter[0], clock_divider, 1
instance = comp, \Add0~35\, Add0~35, clock_divider, 1
instance = comp, \counter[1]\, counter[1], clock_divider, 1
instance = comp, \Add0~30\, Add0~30, clock_divider, 1
instance = comp, \counter[2]\, counter[2], clock_divider, 1
instance = comp, \Add0~25\, Add0~25, clock_divider, 1
instance = comp, \counter[3]\, counter[3], clock_divider, 1
instance = comp, \Add0~20\, Add0~20, clock_divider, 1
instance = comp, \counter[4]\, counter[4], clock_divider, 1
instance = comp, \counter[6]\, counter[6], clock_divider, 1
instance = comp, \HUNDREDHZCLOCK~reg0\, HUNDREDHZCLOCK~reg0, clock_divider, 1
instance = comp, \HUNDREDHZCLOCK~I\, HUNDREDHZCLOCK, clock_divider, 1
