$date
	Sun Nov 22 13:32:30 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 13 ! q [12:0] $end
$var reg 7 " d [6:0] $end
$scope module a1 $end
$var wire 7 # address [6:0] $end
$var wire 13 $ control_signals [12:0] $end
$var reg 13 % q [12:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
bx #
bx "
bx !
$end
#1
b1000000001000 !
b1000000001000 $
b1000000001000 %
b0 "
b0 #
#2
bz0 "
bz0 #
#3
b100000001000 !
b100000001000 $
b100000001000 %
b1z1 "
b1z1 #
#4
b1000000001000 !
b1000000001000 $
b1000000001000 %
b0z1 "
b0z1 #
#5
b11z1 "
b11z1 #
#6
b100000001000 !
b100000001000 $
b100000001000 %
b10z1 "
b10z1 #
#7
b1001000010 !
b1001000010 $
b1001000010 %
b10zz1 "
b10zz1 #
#8
b1001001100000 !
b1001001100000 $
b1001001100000 %
b11zz1 "
b11zz1 #
#9
b11010000010 !
b11010000010 $
b11010000010 %
b100zz1 "
b100zz1 #
#10
b11010000100 !
b11010000100 $
b11010000100 %
b101zz1 "
b101zz1 #
#11
b1011010100000 !
b1011010100000 $
b1011010100000 %
b110zz1 "
b110zz1 #
#12
b1000000111000 !
b1000000111000 $
b1000000111000 %
b111zz1 "
b111zz1 #
#13
b100000001000 !
b100000001000 $
b100000001000 %
b1000z11 "
b1000z11 #
#14
b1000000001000 !
b1000000001000 $
b1000000001000 %
b1000z01 "
b1000z01 #
#15
b1001z11 "
b1001z11 #
#16
b100000001000 !
b100000001000 $
b100000001000 %
b1001z01 "
b1001z01 #
#17
b11011000010 !
b11011000010 $
b11011000010 %
b1010zz1 "
b1010zz1 #
#18
b1011011100000 !
b1011011100000 $
b1011011100000 %
b1011zz1 "
b1011zz1 #
#19
b100000001000 !
b100000001000 $
b100000001000 %
b1100zz1 "
b1100zz1 #
#20
b1001 !
b1001 $
b1001 %
b1101zz1 "
b1101zz1 #
#21
b11100000010 !
b11100000010 $
b11100000010 %
b1110zz1 "
b1110zz1 #
#22
b1011100100000 !
b1011100100000 $
b1011100100000 %
b1111zz1 "
b1111zz1 #
#23
b1000000001000 !
b1000000001000 $
b1000000001000 %
b101010 "
b101010 #
#24
b11100000010 !
b11100000010 $
b11100000010 %
b1110001 "
b1110001 #
#25
b1000000001000 !
b1000000001000 $
b1000000001000 %
b0 "
b0 #
#26
b1100110 "
b1100110 #
#27
b1110000 "
b1110000 #
#57
