Release 10.1.03 - xst K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /tmp/infinibandfpga/Prototyping/RocketIO_Demo_HW/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 
Parameter xsthdpdir set to /tmp/infinibandfpga/Prototyping/RocketIO_Demo_HW/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 
Reading design: RocketIO_Demo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RocketIO_Demo.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RocketIO_Demo"
Output Format                      : NGC
Target Device                      : xc5vfx70t-1-ff1136

---- Source Options
Top Module Name                    : RocketIO_Demo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : off
Reduce Control Sets                : off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Library Search Order               : RocketIO_Demo.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/tmp/infinibandfpga/Prototyping/RocketIO_Demo_HW/rocketio_gtx/src/rocketio_gtx_tile.vhd" in Library work.
Architecture rtl of Entity rocketio_gtx_tile is up to date.
Compiling vhdl file "/tmp/infinibandfpga/Physical/Physlayer.vhd" in Library work.
Architecture physlayer of Entity physlayer is up to date.
Compiling vhdl file "/tmp/infinibandfpga/Prototyping/RocketIO_Demo_HW/ip_compatibility.vhd" in Library work.
Compiling vhdl file "/tmp/infinibandfpga/Prototyping/RocketIO_Demo_HW/rocketio_gtx/src/mgt_usrclk_source_pll.vhd" in Library work.
Architecture rtl of Entity mgt_usrclk_source_pll is up to date.
Compiling vhdl file "/tmp/infinibandfpga/Prototyping/RocketIO_Demo_HW/rocketio_gtx/src/rocketio_gtx.vhd" in Library work.
Architecture rtl of Entity rocketio_gtx is up to date.
Compiling vhdl file "/tmp/infinibandfpga/Physical/Idle_LFSR.vhd" in Library work.
Architecture behavioral of Entity idle_lfsr is up to date.
Compiling vhdl file "/tmp/infinibandfpga/Prototyping/RocketIO_Demo_HW/uart_components.vhd" in Library work.
Compiling vhdl file "/tmp/infinibandfpga/Prototyping/RocketIO_Demo_HW/baud_pulse_generator.vhd" in Library work.
Architecture behavioral of Entity baud_pulse_generator is up to date.
Compiling vhdl file "/tmp/infinibandfpga/Prototyping/RocketIO_Demo_HW/xmit_fifo.vhd" in Library work.
Architecture xmit_fifo_a of Entity xmit_fifo is up to date.
Compiling vhdl file "/tmp/infinibandfpga/Prototyping/RocketIO_Demo_HW/receiver.vhd" in Library work.
Architecture behavioral of Entity receiver is up to date.
Compiling vhdl file "/tmp/infinibandfpga/Prototyping/RocketIO_Demo_HW/xmitter.vhd" in Library work.
Architecture behavioral of Entity xmitter is up to date.
Compiling vhdl file "/tmp/infinibandfpga/Prototyping/RocketIO_Demo_HW/demo_rx_fsm.vhd" in Library work.
Architecture behavioral of Entity demo_rx_fsm is up to date.
Compiling vhdl file "/tmp/infinibandfpga/Prototyping/RocketIO_Demo_HW/demo_tx_fsm.vhd" in Library work.
Architecture behavioral of Entity demo_tx_fsm is up to date.
Compiling vhdl file "/tmp/infinibandfpga/Physical/RocketIO_Wrapper.vhd" in Library work.
Entity <rocketio_wrapper> compiled.
Entity <rocketio_wrapper> (Architecture <rtl>) compiled.
Compiling vhdl file "/tmp/infinibandfpga/Prototyping/RocketIO_Demo_HW/RocketIO_Demo.vhd" in Library work.
WARNING:HDLParsers:817 - "/tmp/infinibandfpga/Prototyping/RocketIO_Demo_HW/RocketIO_Demo.vhd" Line 119. Choice aggregate is not a locally static expression.
WARNING:HDLParsers:817 - "/tmp/infinibandfpga/Prototyping/RocketIO_Demo_HW/RocketIO_Demo.vhd" Line 121. Choice aggregate is not a locally static expression.
WARNING:HDLParsers:817 - "/tmp/infinibandfpga/Prototyping/RocketIO_Demo_HW/RocketIO_Demo.vhd" Line 123. Choice aggregate is not a locally static expression.
WARNING:HDLParsers:817 - "/tmp/infinibandfpga/Prototyping/RocketIO_Demo_HW/RocketIO_Demo.vhd" Line 125. Choice aggregate is not a locally static expression.
Architecture behavioral of Entity rocketio_demo is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <RocketIO_Demo> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <receiver> in library <work> (architecture <behavioral>) with generics.
	baud = 115200
	clk_freq = 78125000

Analyzing hierarchy for entity <xmitter> in library <work> (architecture <behavioral>) with generics.
	baud = 115200
	clk_freq = 39062500

Analyzing hierarchy for entity <demo_rx_fsm> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <demo_tx_fsm> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RocketIO_Wrapper> in library <work> (architecture <rtl>) with generics.
	EXAMPLE_CONFIG_INDEPENDENT_LANES = 1
	EXAMPLE_LANE_WITH_START_CHAR = 0
	EXAMPLE_SIM_GTXRESET_SPEEDUP = 1
	EXAMPLE_SIM_MODE = "FAST"
	EXAMPLE_SIM_PLL_PERDIV2 = "000101000000"
	EXAMPLE_WORDS_IN_BRAM = 512
	GTX_SELECT = 1

Analyzing hierarchy for entity <baud_pulse_generator> in library <work> (architecture <behavioral>) with generics.
	baud = 1843200
	clk_freq = 78125000

Analyzing hierarchy for entity <baud_pulse_generator> in library <work> (architecture <behavioral>) with generics.
	baud = 115200
	clk_freq = 39062500

Analyzing hierarchy for entity <Idle_LFSR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MGT_USRCLK_SOURCE_PLL> in library <work> (architecture <rtl>) with generics.
	CLK_PERIOD = 16.000000
	DIVIDE = 4
	LOCK_WAIT_COUNT = "0011110100001001"
	MULT = 45
	OUT0_DIVIDE = 18
	OUT1_DIVIDE = 9
	OUT2_DIVIDE = 1
	OUT3_DIVIDE = 1
	SIMULATION_P = 0

Analyzing hierarchy for entity <ROCKETIO_GTX> in library <work> (architecture <rtl>) with generics.
	WRAPPER_SIM_GTXRESET_SPEEDUP = 1
	WRAPPER_SIM_MODE = "FAST"
	WRAPPER_SIM_PLL_PERDIV2 = "000101000000"

Analyzing hierarchy for entity <ROCKETIO_GTX_TILE> in library <work> (architecture <rtl>) with generics.
	TILE_CHAN_BOND_LEVEL_0 = 0
	TILE_CHAN_BOND_LEVEL_1 = 0
	TILE_CHAN_BOND_MODE_0 = "OFF"
	TILE_CHAN_BOND_MODE_1 = "OFF"
	TILE_SIM_GTXRESET_SPEEDUP = 1
	TILE_SIM_MODE = "FAST"
	TILE_SIM_PLL_PERDIV2 = "000101000000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <RocketIO_Demo> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/tmp/infinibandfpga/Prototyping/RocketIO_Demo_HW/RocketIO_Demo.vhd" line 105: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <uart_fifo_data>, <uart_xmit_data>, <uart_recv_data>, <sync>, <gtx_rx_data.k>, <gtx_rx_data.high>, <gtx_rx_data.low>, <uart_xmit_req>, <uart_xmit_en>, <uart_recv_rdy>, <uart_xmit_rdy>, <fifo_empty>, <fifo_full>, <reset_or_unlocked>, <fifo_wr_en>
WARNING:Xst:2211 - "/tmp/infinibandfpga/Prototyping/RocketIO_Demo_HW/RocketIO_Demo.vhd" line 137: Instantiating black box module <xmit_fifo>.
Entity <RocketIO_Demo> analyzed. Unit <RocketIO_Demo> generated.

Analyzing generic Entity <receiver> in library <work> (Architecture <behavioral>).
	baud = 115200
	clk_freq = 78125000
Entity <receiver> analyzed. Unit <receiver> generated.

Analyzing generic Entity <baud_pulse_generator.1> in library <work> (Architecture <behavioral>).
	baud = 1843200
	clk_freq = 78125000
Entity <baud_pulse_generator.1> analyzed. Unit <baud_pulse_generator.1> generated.

Analyzing generic Entity <xmitter> in library <work> (Architecture <behavioral>).
	baud = 115200
	clk_freq = 39062500
Entity <xmitter> analyzed. Unit <xmitter> generated.

Analyzing generic Entity <baud_pulse_generator.2> in library <work> (Architecture <behavioral>).
	baud = 115200
	clk_freq = 39062500
Entity <baud_pulse_generator.2> analyzed. Unit <baud_pulse_generator.2> generated.

Analyzing Entity <demo_rx_fsm> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/tmp/infinibandfpga/Prototyping/RocketIO_Demo_HW/demo_rx_fsm.vhd" line 80: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <recvd_char.k>, <recvd_char.high>, <recvd_char.low>
INFO:Xst:2679 - Register <recvd_char.k> in unit <demo_rx_fsm> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <demo_rx_fsm> analyzed. Unit <demo_rx_fsm> generated.

Analyzing Entity <Idle_LFSR> in library <work> (Architecture <behavioral>).
Entity <Idle_LFSR> analyzed. Unit <Idle_LFSR> generated.

Analyzing Entity <demo_tx_fsm> in library <work> (Architecture <behavioral>).
Entity <demo_tx_fsm> analyzed. Unit <demo_tx_fsm> generated.

Analyzing generic Entity <RocketIO_Wrapper> in library <work> (Architecture <rtl>).
	EXAMPLE_CONFIG_INDEPENDENT_LANES = 1
	EXAMPLE_LANE_WITH_START_CHAR = 0
	EXAMPLE_SIM_GTXRESET_SPEEDUP = 1
	EXAMPLE_SIM_MODE = "FAST"
	EXAMPLE_SIM_PLL_PERDIV2 = "000101000000"
	EXAMPLE_WORDS_IN_BRAM = 512
	GTX_SELECT = 1
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tile0_refclk_ibufds_i> in unit <RocketIO_Wrapper>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <tile0_refclk_ibufds_i> in unit <RocketIO_Wrapper>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <tile0_refclk_ibufds_i> in unit <RocketIO_Wrapper>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <tile0_refclk_ibufds_i> in unit <RocketIO_Wrapper>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tile0_refclk_ibufds_i> in unit <RocketIO_Wrapper>.
WARNING:Xst:753 - "/tmp/infinibandfpga/Physical/RocketIO_Wrapper.vhd" line 424: Unconnected output port 'CLK2_OUT' of component 'MGT_USRCLK_SOURCE_PLL'.
WARNING:Xst:753 - "/tmp/infinibandfpga/Physical/RocketIO_Wrapper.vhd" line 424: Unconnected output port 'CLK3_OUT' of component 'MGT_USRCLK_SOURCE_PLL'.
Entity <RocketIO_Wrapper> analyzed. Unit <RocketIO_Wrapper> generated.

Analyzing generic Entity <MGT_USRCLK_SOURCE_PLL> in library <work> (Architecture <rtl>).
	CLK_PERIOD = 16.000000
	DIVIDE = 4
	LOCK_WAIT_COUNT = "0011110100001001"
	MULT = 45
	OUT0_DIVIDE = 18
	OUT1_DIVIDE = 9
	OUT2_DIVIDE = 1
	OUT3_DIVIDE = 1
	SIMULATION_P = 0
    Set user-defined property "BANDWIDTH =  OPTIMIZED" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKFBOUT_DESKEW_ADJUST =  NONE" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKFBOUT_MULT =  45" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKFBOUT_PHASE =  0.0000000000000000" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKIN1_PERIOD =  16.0000000000000000" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKIN2_PERIOD =  10.0000000000000000" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT0_DESKEW_ADJUST =  NONE" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT0_DIVIDE =  18" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT0_DUTY_CYCLE =  0.5000000000000000" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT0_PHASE =  0.0000000000000000" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT1_DESKEW_ADJUST =  NONE" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT1_DIVIDE =  9" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT1_DUTY_CYCLE =  0.5000000000000000" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT1_PHASE =  0.0000000000000000" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT2_DESKEW_ADJUST =  NONE" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT2_DIVIDE =  1" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT2_DUTY_CYCLE =  0.5000000000000000" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT2_PHASE =  0.0000000000000000" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT3_DESKEW_ADJUST =  NONE" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT3_DIVIDE =  1" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT3_DUTY_CYCLE =  0.5000000000000000" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT3_PHASE =  0.0000000000000000" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT4_DESKEW_ADJUST =  NONE" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT4_DIVIDE =  1" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT4_DUTY_CYCLE =  0.5000000000000000" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT4_PHASE =  0.0000000000000000" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT5_DESKEW_ADJUST =  NONE" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT5_DIVIDE =  1" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT5_DUTY_CYCLE =  0.5000000000000000" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT5_PHASE =  0.0000000000000000" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "COMPENSATION =  SYSTEM_SYNCHRONOUS" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "DIVCLK_DIVIDE =  4" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "EN_REL =  FALSE" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "PLL_PMCD_MODE =  FALSE" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "REF_JITTER =  0.1000000000000000" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "RESET_ON_LOSS_OF_LOCK =  FALSE" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "RST_DEASSERT_CLK =  CLKIN1" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
Entity <MGT_USRCLK_SOURCE_PLL> analyzed. Unit <MGT_USRCLK_SOURCE_PLL> generated.

Analyzing generic Entity <ROCKETIO_GTX> in library <work> (Architecture <rtl>).
	WRAPPER_SIM_GTXRESET_SPEEDUP = 1
	WRAPPER_SIM_MODE = "FAST"
	WRAPPER_SIM_PLL_PERDIV2 = "000101000000"
Entity <ROCKETIO_GTX> analyzed. Unit <ROCKETIO_GTX> generated.

Analyzing generic Entity <ROCKETIO_GTX_TILE> in library <work> (Architecture <rtl>).
	TILE_CHAN_BOND_LEVEL_0 = 0
	TILE_CHAN_BOND_LEVEL_1 = 0
	TILE_CHAN_BOND_MODE_0 = "OFF"
	TILE_CHAN_BOND_MODE_1 = "OFF"
	TILE_SIM_GTXRESET_SPEEDUP = 1
	TILE_SIM_MODE = "FAST"
	TILE_SIM_PLL_PERDIV2 = "000101000000"
    Set user-defined property "AC_CAP_DIS_0 =  TRUE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "AC_CAP_DIS_1 =  TRUE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "ALIGN_COMMA_WORD_0 =  1" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "ALIGN_COMMA_WORD_1 =  1" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CB2_INH_CC_PERIOD_0 =  8" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CB2_INH_CC_PERIOD_1 =  8" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CDR_PH_ADJ_TIME =  01010" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CHAN_BOND_1_MAX_SKEW_0 =  1" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CHAN_BOND_1_MAX_SKEW_1 =  1" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CHAN_BOND_2_MAX_SKEW_0 =  1" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CHAN_BOND_2_MAX_SKEW_1 =  1" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CHAN_BOND_KEEP_ALIGN_0 =  FALSE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CHAN_BOND_KEEP_ALIGN_1 =  FALSE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CHAN_BOND_LEVEL_0 =  0" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CHAN_BOND_LEVEL_1 =  0" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CHAN_BOND_MODE_0 =  OFF" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CHAN_BOND_MODE_1 =  OFF" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_1_0 =  0000000000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_1_1 =  0000000000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_2_0 =  0000000000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_2_1 =  0000000000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_3_0 =  0000000000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_3_1 =  0000000000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_4_0 =  0000000000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_4_1 =  0000000000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_ENABLE_0 =  0000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_ENABLE_1 =  0000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_1_0 =  0000000000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_1_1 =  0000000000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_2_0 =  0000000000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_2_1 =  0000000000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_3_0 =  0000000000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_3_1 =  0000000000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_4_0 =  0000000000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_4_1 =  0000000000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_ENABLE_0 =  0000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_ENABLE_1 =  0000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_USE_0 =  FALSE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_USE_1 =  FALSE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_LEN_0 =  1" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_LEN_1 =  1" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK25_DIVIDER =  3" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLKINDC_B =  TRUE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLKRCV_TRST =  TRUE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_CORRECT_USE_0 =  FALSE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_CORRECT_USE_1 =  TRUE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_ADJ_LEN_0 =  1" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_ADJ_LEN_1 =  1" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_DET_LEN_0 =  1" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_DET_LEN_1 =  1" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_INSERT_IDLE_FLAG_0 =  FALSE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_INSERT_IDLE_FLAG_1 =  FALSE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_KEEP_IDLE_0 =  FALSE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_KEEP_IDLE_1 =  FALSE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_MAX_LAT_0 =  18" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_MAX_LAT_1 =  18" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_MIN_LAT_0 =  16" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_MIN_LAT_1 =  16" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_PRECEDENCE_0 =  TRUE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_PRECEDENCE_1 =  TRUE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_REPEAT_WAIT_0 =  0" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_REPEAT_WAIT_1 =  0" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_1_0 =  0000000000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_1_1 =  0100011100" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_2_0 =  0000000000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_2_1 =  0000000000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_3_0 =  0000000000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_3_1 =  0000000000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_4_0 =  0000000000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_4_1 =  0000000000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_ENABLE_0 =  0000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_ENABLE_1 =  0001" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_1_0 =  0000000000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_1_1 =  0000000000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_2_0 =  0000000000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_2_1 =  0000000000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_3_0 =  0000000000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_3_1 =  0000000000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_4_0 =  0000000000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_4_1 =  0000000000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_ENABLE_0 =  0000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_ENABLE_1 =  0000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_USE_0 =  FALSE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_USE_1 =  FALSE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CM_TRIM_0 =  10" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "CM_TRIM_1 =  10" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "COMMA_10B_ENABLE_0 =  1111111111" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "COMMA_10B_ENABLE_1 =  1111111111" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "COMMA_DOUBLE_0 =  FALSE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "COMMA_DOUBLE_1 =  FALSE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "COM_BURST_VAL_0 =  1111" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "COM_BURST_VAL_1 =  1111" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "DEC_MCOMMA_DETECT_0 =  TRUE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "DEC_MCOMMA_DETECT_1 =  TRUE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "DEC_PCOMMA_DETECT_0 =  TRUE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "DEC_PCOMMA_DETECT_1 =  TRUE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "DEC_VALID_COMMA_ONLY_0 =  TRUE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "DEC_VALID_COMMA_ONLY_1 =  TRUE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "DFE_CAL_TIME =  00110" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "DFE_CFG_0 =  1001111011" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "DFE_CFG_1 =  1001111011" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "GEARBOX_ENDEC_0 =  000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "GEARBOX_ENDEC_1 =  000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "MCOMMA_10B_VALUE_0 =  1010000011" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "MCOMMA_10B_VALUE_1 =  1010000011" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "MCOMMA_DETECT_0 =  TRUE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "MCOMMA_DETECT_1 =  TRUE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "OOBDETECT_THRESHOLD_0 =  111" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "OOBDETECT_THRESHOLD_1 =  111" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "OOB_CLK_DIVIDER =  2" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "OVERSAMPLE_MODE =  FALSE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "PCI_EXPRESS_MODE_0 =  FALSE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "PCI_EXPRESS_MODE_1 =  FALSE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "PCOMMA_10B_VALUE_0 =  0101111100" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "PCOMMA_10B_VALUE_1 =  0101111100" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "PCOMMA_DETECT_0 =  TRUE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "PCOMMA_DETECT_1 =  TRUE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "PLL_COM_CFG =  21680A" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "PLL_CP_CFG =  00" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "PLL_DIVSEL_FB =  5" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "PLL_DIVSEL_REF =  1" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "PLL_FB_DCCEN =  FALSE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "PLL_LKDET_CFG =  101" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "PLL_RXDIVSEL_OUT_0 =  1" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "PLL_RXDIVSEL_OUT_1 =  4" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "PLL_SATA_0 =  FALSE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "PLL_SATA_1 =  FALSE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "PLL_TDCC_CFG =  000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "PLL_TXDIVSEL_OUT_0 =  1" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "PLL_TXDIVSEL_OUT_1 =  4" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "PMA_CDR_SCAN_0 =  6404035" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "PMA_CDR_SCAN_1 =  6404035" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "PMA_COM_CFG =  000000000000000000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "PMA_RXSYNC_CFG_0 =  00" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "PMA_RXSYNC_CFG_1 =  00" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "PMA_RX_CFG_0 =  0F44088" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "PMA_RX_CFG_1 =  0F44088" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "PMA_TX_CFG_0 =  80082" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "PMA_TX_CFG_1 =  80082" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "PRBS_ERR_THRESHOLD_0 =  00000001" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "PRBS_ERR_THRESHOLD_1 =  00000001" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "RCV_TERM_GND_0 =  FALSE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "RCV_TERM_GND_1 =  FALSE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "RCV_TERM_VTTRX_0 =  TRUE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "RCV_TERM_VTTRX_1 =  TRUE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "RXGEARBOX_USE_0 =  FALSE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "RXGEARBOX_USE_1 =  FALSE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "RX_BUFFER_USE_0 =  TRUE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "RX_BUFFER_USE_1 =  TRUE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "RX_DECODE_SEQ_MATCH_0 =  FALSE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "RX_DECODE_SEQ_MATCH_1 =  FALSE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "RX_EN_IDLE_HOLD_CDR =  FALSE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "RX_EN_IDLE_HOLD_DFE_0 =  TRUE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "RX_EN_IDLE_HOLD_DFE_1 =  TRUE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "RX_EN_IDLE_RESET_BUF_0 =  TRUE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "RX_EN_IDLE_RESET_BUF_1 =  TRUE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "RX_EN_IDLE_RESET_FR =  TRUE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "RX_EN_IDLE_RESET_PH =  TRUE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "RX_IDLE_HI_CNT_0 =  1000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "RX_IDLE_HI_CNT_1 =  1000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "RX_IDLE_LO_CNT_0 =  0000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "RX_IDLE_LO_CNT_1 =  0000" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "RX_LOSS_OF_SYNC_FSM_0 =  FALSE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "RX_LOSS_OF_SYNC_FSM_1 =  FALSE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "RX_LOS_INVALID_INCR_0 =  8" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "RX_LOS_INVALID_INCR_1 =  8" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "RX_LOS_THRESHOLD_0 =  128" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "RX_LOS_THRESHOLD_1 =  128" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "RX_SLIDE_MODE_0 =  PCS" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "RX_SLIDE_MODE_1 =  PCS" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "RX_STATUS_FMT_0 =  PCIE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "RX_STATUS_FMT_1 =  PCIE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "RX_XCLK_SEL_0 =  RXREC" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "RX_XCLK_SEL_1 =  RXREC" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "SATA_BURST_VAL_0 =  100" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "SATA_BURST_VAL_1 =  100" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "SATA_IDLE_VAL_0 =  100" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "SATA_IDLE_VAL_1 =  100" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "SATA_MAX_BURST_0 =  9" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "SATA_MAX_BURST_1 =  9" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "SATA_MAX_INIT_0 =  27" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "SATA_MAX_INIT_1 =  27" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "SATA_MAX_WAKE_0 =  9" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "SATA_MAX_WAKE_1 =  9" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "SATA_MIN_BURST_0 =  5" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "SATA_MIN_BURST_1 =  5" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "SATA_MIN_INIT_0 =  15" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "SATA_MIN_INIT_1 =  15" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "SATA_MIN_WAKE_0 =  5" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "SATA_MIN_WAKE_1 =  5" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "SIM_GTXRESET_SPEEDUP =  1" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "SIM_MODE =  FAST" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "SIM_PLL_PERDIV2 =  140" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "SIM_RECEIVER_DETECT_PASS_0 =  TRUE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "SIM_RECEIVER_DETECT_PASS_1 =  TRUE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "TERMINATION_CTRL =  10100" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "TERMINATION_IMP_0 =  50" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "TERMINATION_IMP_1 =  50" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "TERMINATION_OVRD =  FALSE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "TRANS_TIME_FROM_P2_0 =  03C" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "TRANS_TIME_FROM_P2_1 =  03C" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "TRANS_TIME_NON_P2_0 =  19" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "TRANS_TIME_NON_P2_1 =  19" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "TRANS_TIME_TO_P2_0 =  064" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "TRANS_TIME_TO_P2_1 =  064" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "TXGEARBOX_USE_0 =  FALSE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "TXGEARBOX_USE_1 =  FALSE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "TXRX_INVERT_0 =  011" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "TXRX_INVERT_1 =  011" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "TX_BUFFER_USE_0 =  TRUE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "TX_BUFFER_USE_1 =  TRUE" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "TX_DETECT_RX_CFG_0 =  1832" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "TX_DETECT_RX_CFG_1 =  1832" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "TX_IDLE_DELAY_0 =  010" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "TX_IDLE_DELAY_1 =  010" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "TX_XCLK_SEL_0 =  TXOUT" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
    Set user-defined property "TX_XCLK_SEL_1 =  TXOUT" for instance <gtx_dual_i> in unit <ROCKETIO_GTX_TILE>.
Entity <ROCKETIO_GTX_TILE> analyzed. Unit <ROCKETIO_GTX_TILE> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <demo_tx_fsm>.
    Related source file is "/tmp/infinibandfpga/Prototyping/RocketIO_Demo_HW/demo_tx_fsm.vhd".
    Found 1-bit register for signal <cstate<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <demo_tx_fsm> synthesized.


Synthesizing Unit <baud_pulse_generator_1>.
    Related source file is "/tmp/infinibandfpga/Prototyping/RocketIO_Demo_HW/baud_pulse_generator.vhd".
    Found 6-bit up counter for signal <counter>.
    Found 6-bit comparator greatequal for signal <counter$cmp_ge0000> created at line 30.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <baud_pulse_generator_1> synthesized.


Synthesizing Unit <baud_pulse_generator_2>.
    Related source file is "/tmp/infinibandfpga/Prototyping/RocketIO_Demo_HW/baud_pulse_generator.vhd".
    Found 9-bit up counter for signal <counter>.
    Found 9-bit comparator greatequal for signal <counter$cmp_ge0000> created at line 30.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <baud_pulse_generator_2> synthesized.


Synthesizing Unit <Idle_LFSR>.
    Related source file is "/tmp/infinibandfpga/Physical/Idle_LFSR.vhd".
    Found 11-bit register for signal <current_value>.
    Found 1-bit xor2 for signal <next_value$xor0000> created at line 74.
Unit <Idle_LFSR> synthesized.


Synthesizing Unit <receiver>.
    Related source file is "/tmp/infinibandfpga/Prototyping/RocketIO_Demo_HW/receiver.vhd".
    Found 8-bit register for signal <RX_DATA>.
    Found 4-bit register for signal <bit_counter>.
    Found 4-bit adder for signal <bit_counter$addsub0000> created at line 71.
    Found 1-bit register for signal <done_pulse>.
    Found 4-bit register for signal <half_counter>.
    Found 4-bit comparator less for signal <half_counter$cmp_lt0000> created at line 51.
    Found 4-bit adder for signal <half_counter$share0000> created at line 46.
    Found 8-bit register for signal <rx_register>.
    Summary:
	inferred  25 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <receiver> synthesized.


Synthesizing Unit <xmitter>.
    Related source file is "/tmp/infinibandfpga/Prototyping/RocketIO_Demo_HW/xmitter.vhd".
    Found 1-bit register for signal <bgen_reset>.
    Found 1-bit register for signal <last_bpulse>.
    Found 4-bit up counter for signal <tx_count>.
    Found 1-bit register for signal <tx_finished>.
    Found 4-bit comparator less for signal <tx_finished$cmp_lt0000> created at line 52.
    Found 9-bit register for signal <tx_register>.
    Found 4-bit comparator greatequal for signal <tx_register$cmp_ge0000> created at line 52.
    Summary:
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <xmitter> synthesized.


Synthesizing Unit <demo_rx_fsm>.
    Related source file is "/tmp/infinibandfpga/Prototyping/RocketIO_Demo_HW/demo_rx_fsm.vhd".
    Found finite state machine <FSM_0> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | GTX_USR_CLK (rising_edge)                      |
    | Reset              | cstate$or0000 (positive)                       |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit up counter for signal <counter>.
    Found 12-bit comparator less for signal <counter$cmp_lt0000> created at line 66.
    Found 5-bit register for signal <recvd_char.high>.
    Found 3-bit register for signal <recvd_char.low>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <demo_rx_fsm> synthesized.


Synthesizing Unit <MGT_USRCLK_SOURCE_PLL>.
    Related source file is "/tmp/infinibandfpga/Prototyping/RocketIO_Demo_HW/rocketio_gtx/src/mgt_usrclk_source_pll.vhd".
WARNING:Xst:1780 - Signal <time_elapsed> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pll_locked_out_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <lock_wait_counter> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <MGT_USRCLK_SOURCE_PLL> synthesized.


Synthesizing Unit <ROCKETIO_GTX_TILE>.
    Related source file is "/tmp/infinibandfpga/Prototyping/RocketIO_Demo_HW/rocketio_gtx/src/rocketio_gtx_tile.vhd".
WARNING:Xst:1780 - Signal <txrundisp1_float_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <txkerr1_float_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tied_to_ground_vec_i<63:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rxrundisp1_float_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxnotintable1_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxdisperr1_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxdata1_i<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxcharisk1_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rxchariscomma1_float_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <ROCKETIO_GTX_TILE> synthesized.


Synthesizing Unit <ROCKETIO_GTX>.
    Related source file is "/tmp/infinibandfpga/Prototyping/RocketIO_Demo_HW/rocketio_gtx/src/rocketio_gtx.vhd".
WARNING:Xst:1780 - Signal <tile0_rxchbondo1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tied_to_vcc_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tied_to_ground_vec_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tied_to_ground_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ROCKETIO_GTX> synthesized.


Synthesizing Unit <RocketIO_Wrapper>.
    Related source file is "/tmp/infinibandfpga/Physical/RocketIO_Wrapper.vhd".
WARNING:Xst:646 - Signal <user_tx_reset_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <user_rx_reset_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_data_vio_out1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_data_vio_out0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_data_vio_in1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_data_vio_in0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_data_vio_control1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_data_vio_control0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_unscrambled_data1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_unscrambled_data0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_txreset1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_txreset0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_txdata1_float_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_txdata0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_txdata0_float_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_txcharisk1_float_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_txcharisk0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_txcharisk0_float_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_tx_system_reset1_c> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_tx_system_reset0_c> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_tx_data_vio_out1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_tx_data_vio_out0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_tx_data_vio_in1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_tx_data_vio_in0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_rxnotintable1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_rxnotintable0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <tile0_rxenpcommaalign1_i> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <tile0_rxenpcommaalign0_i> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <tile0_rxenmcommaalign1_i> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <tile0_rxenmcommaalign0_i> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <tile0_rxdisperr1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_rxdisperr0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_rxdata0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_rxclkcorcnt1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_rxclkcorcnt0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_rxcharisk0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_rx_system_reset1_c> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_rx_system_reset0_c> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_rx_data_vio_out1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_rx_data_vio_out0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_rx_data_vio_in1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_rx_data_vio_in0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_refclkout_bufg_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_matchn1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_matchn0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_inc_out1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_inc_out0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_inc_in1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_inc_in0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_ila_in1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_ila_in0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_frame_check1_reset_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_frame_check0_reset_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_error_count1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_error_count0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_block_sync1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_block_sync0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tied_to_vcc_vec_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tied_to_vcc_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tied_to_ground_vec_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <shared_vio_out_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <shared_vio_in_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <shared_vio_control_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rx_data_vio_out1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rx_data_vio_out0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rx_data_vio_in1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rx_data_vio_in0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rx_data_vio_control1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rx_data_vio_control0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reset_on_data_error_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ila_in1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ila_in0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ila_control1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ila_control0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ila_clk_mux_out1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ila_clk_mux_out0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ila_clk1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ila_clk0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <gtxreset_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <drp_clk_in_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <RocketIO_Wrapper> synthesized.


Synthesizing Unit <RocketIO_Demo>.
    Related source file is "/tmp/infinibandfpga/Prototyping/RocketIO_Demo_HW/RocketIO_Demo.vhd".
Unit <RocketIO_Demo> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 2
# Counters                                             : 4
 12-bit up counter                                     : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 13
 1-bit register                                        : 5
 11-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 2
 5-bit register                                        : 1
 8-bit register                                        : 2
 9-bit register                                        : 1
# Comparators                                          : 6
 12-bit comparator less                                : 1
 4-bit comparator greatequal                           : 1
 4-bit comparator less                                 : 2
 6-bit comparator greatequal                           : 1
 9-bit comparator greatequal                           : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <uart_rx_fsm_i/cstate/FSM> on signal <cstate[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 start | 01
 send  | 11
 stop  | 10
-------------------
Loading device for application Rf_Device from file '5vfx70t.nph' in environment /remote/Xilinx/ISE.
Reading core <xmit_fifo.ngc>.
Loading core <xmit_fifo> for timing and area information for instance <xmit_fifo_i>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 2
# Counters                                             : 4
 12-bit up counter                                     : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 59
 Flip-Flops                                            : 59
# Comparators                                          : 6
 12-bit comparator less                                : 1
 4-bit comparator greatequal                           : 1
 4-bit comparator less                                 : 2
 6-bit comparator greatequal                           : 1
 9-bit comparator greatequal                           : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <RocketIO_Demo> ...

Optimizing unit <receiver> ...

Optimizing unit <xmitter> ...

Optimizing unit <demo_rx_fsm> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RocketIO_Demo, actual ratio is 0.
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 90
 Flip-Flops                                            : 90

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : RocketIO_Demo.ngr
Top Level Output File Name         : RocketIO_Demo
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 25

Cell Usage :
# BELS                             : 323
#      GND                         : 2
#      INV                         : 2
#      LUT1                        : 20
#      LUT2                        : 31
#      LUT3                        : 29
#      LUT4                        : 42
#      LUT5                        : 17
#      LUT6                        : 73
#      MUXCY                       : 57
#      MUXF7                       : 7
#      VCC                         : 2
#      XORCY                       : 41
# FlipFlops/Latches                : 246
#      FD                          : 9
#      FDC                         : 114
#      FDCE                        : 87
#      FDE                         : 12
#      FDP                         : 19
#      FDPE                        : 5
# RAMS                             : 1
#      RAMB18                      : 1
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 24
#      IBUF                        : 10
#      IBUFDS                      : 1
#      OBUF                        : 13
# GigabitIOs                       : 1
#      GTX_DUAL                    : 1
# Others                           : 1
#      PLL_ADV                     : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vfx70tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:             246  out of  44800     0%  
 Number of Slice LUTs:                  214  out of  44800     0%  
    Number used as Logic:               214  out of  44800     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    329
   Number with an unused Flip Flop:      83  out of    329    25%  
   Number with an unused LUT:           115  out of    329    34%  
   Number of fully used LUT-FF pairs:   131  out of    329    39%  
   Number of unique control sets:        24

IO Utilization: 
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    640     3%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    148     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                5  out of     32    15%  
 Number of PLL_ADVs:                      1  out of      6    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gtx_i/refclkout_pll0_i/clkout0_i   | BUFG                   | 105   |
gtx_i/refclkout_pll0_i/clkout1_i   | BUFG                   | 143   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------+------------------------------------------------------------+-------+
Control Signal                                                                                 | Buffer(FF name)                                            | Load  |
-----------------------------------------------------------------------------------------------+------------------------------------------------------------+-------+
reset_or_unlocked(reset_or_unlocked1:O)                                                        | NONE(xmit_i/last_bpulse)                                   | 65    |
xmit_fifo_i/BU2/U0/grf.rf/rstblk/rd_rst_reg<1>(xmit_fifo_i/BU2/U0/grf.rf/rstblk/rd_rst_reg_1:Q)| NONE(xmit_fifo_i/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2)      | 40    |
xmit_fifo_i/BU2/U0/grf.rf/rstblk/wr_rst_reg<0>(xmit_fifo_i/BU2/U0/grf.rf/rstblk/wr_rst_reg_0:Q)| NONE(xmit_fifo_i/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1)| 40    |
xmit_fifo_i/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>(xmit_fifo_i/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(xmit_fifo_i/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1)    | 32    |
xmit_fifo_i/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>(xmit_fifo_i/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(xmit_fifo_i/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_9)    | 25    |
xmit_i/bgen_reset(xmit_i/bgen_reset:Q)                                                         | NONE(xmit_i/bpulse_gen/counter_5)                          | 9     |
xmit_fifo_i/BU2/U0/grf.rf/rstblk/rd_rst_reg<0>(xmit_fifo_i/BU2/U0/grf.rf/rstblk/rd_rst_reg_0:Q)| NONE(xmit_fifo_i/BU2/U0/grf.rf/mem/dout_i_3)               | 8     |
xmit_fifo_i/BU2/U0/grf.rf/rstblk/rd_rst_comb(xmit_fifo_i/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(xmit_fifo_i/BU2/U0/grf.rf/rstblk/rd_rst_reg_1)        | 3     |
xmit_fifo_i/BU2/U0/grf.rf/rstblk/wr_rst_comb(xmit_fifo_i/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(xmit_fifo_i/BU2/U0/grf.rf/rstblk/wr_rst_reg_0)        | 2     |
gtx_rx_fsm_i/cstate_0_or0000(gtx_rx_fsm_i/cstate_0_or00001:O)                                  | NONE(gtx_rx_fsm_i/cstate_0)                                | 1     |
-----------------------------------------------------------------------------------------------+------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.370ns (Maximum Frequency: 296.736MHz)
   Minimum input arrival time before clock: 3.395ns
   Maximum output required time after clock: 5.822ns
   Maximum combinational path delay: 6.610ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'gtx_i/refclkout_pll0_i/clkout0_i'
  Clock period: 3.095ns (frequency: 323.102MHz)
  Total number of paths / destination ports: 1083 / 131
-------------------------------------------------------------------------
Delay:               3.095ns (Levels of Logic = 4)
  Source:            xmit_fifo_i/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:       xmit_fifo_i/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Source Clock:      gtx_i/refclkout_pll0_i/clkout0_i rising
  Destination Clock: gtx_i/refclkout_pll0_i/clkout0_i rising

  Data Path: xmit_fifo_i/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i to xmit_fifo_i/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             14   0.471   0.647  U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i (empty)
     end scope: 'BU2'
     end scope: 'xmit_fifo_i'
     LUT2:I0->O           13   0.094   1.039  uart_xmit_en1 (uart_xmit_en)
     begin scope: 'xmit_fifo_i'
     begin scope: 'BU2'
     LUT5:I0->O            1   0.094   0.336  U0/grf.rf/mem/tmp_ram_rd_en1 (U0/grf.rf/mem/tmp_ram_rd_en)
     RAMB18:ENB                0.414          U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ----------------------------------------
    Total                      3.095ns (1.073ns logic, 2.022ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'gtx_i/refclkout_pll0_i/clkout1_i'
  Clock period: 3.370ns (frequency: 296.736MHz)
  Total number of paths / destination ports: 1947 / 215
-------------------------------------------------------------------------
Delay:               3.370ns (Levels of Logic = 14)
  Source:            uart_rx_fsm_i/counter_11 (FF)
  Destination:       uart_rx_fsm_i/counter_11 (FF)
  Source Clock:      gtx_i/refclkout_pll0_i/clkout1_i rising
  Destination Clock: gtx_i/refclkout_pll0_i/clkout1_i rising

  Data Path: uart_rx_fsm_i/counter_11 to uart_rx_fsm_i/counter_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.471   1.080  uart_rx_fsm_i/counter_11 (uart_rx_fsm_i/counter_11)
     LUT6:I0->O           13   0.094   0.642  uart_rx_fsm_i/counter_not0001_inv135 (uart_rx_fsm_i/counter_not0001_inv135)
     LUT3:I1->O            1   0.094   0.000  uart_rx_fsm_i/Mcount_counter_lut<0> (uart_rx_fsm_i/Mcount_counter_lut<0>)
     MUXCY:S->O            1   0.372   0.000  uart_rx_fsm_i/Mcount_counter_cy<0> (uart_rx_fsm_i/Mcount_counter_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  uart_rx_fsm_i/Mcount_counter_cy<1> (uart_rx_fsm_i/Mcount_counter_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  uart_rx_fsm_i/Mcount_counter_cy<2> (uart_rx_fsm_i/Mcount_counter_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  uart_rx_fsm_i/Mcount_counter_cy<3> (uart_rx_fsm_i/Mcount_counter_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  uart_rx_fsm_i/Mcount_counter_cy<4> (uart_rx_fsm_i/Mcount_counter_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  uart_rx_fsm_i/Mcount_counter_cy<5> (uart_rx_fsm_i/Mcount_counter_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  uart_rx_fsm_i/Mcount_counter_cy<6> (uart_rx_fsm_i/Mcount_counter_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  uart_rx_fsm_i/Mcount_counter_cy<7> (uart_rx_fsm_i/Mcount_counter_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  uart_rx_fsm_i/Mcount_counter_cy<8> (uart_rx_fsm_i/Mcount_counter_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  uart_rx_fsm_i/Mcount_counter_cy<9> (uart_rx_fsm_i/Mcount_counter_cy<9>)
     MUXCY:CI->O           0   0.026   0.000  uart_rx_fsm_i/Mcount_counter_cy<10> (uart_rx_fsm_i/Mcount_counter_cy<10>)
     XORCY:CI->O           1   0.357   0.000  uart_rx_fsm_i/Mcount_counter_xor<11> (uart_rx_fsm_i/Mcount_counter11)
     FDE:D                    -0.018          uart_rx_fsm_i/counter_11
    ----------------------------------------
    Total                      3.370ns (1.648ns logic, 1.722ns route)
                                       (48.9% logic, 51.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gtx_i/refclkout_pll0_i/clkout1_i'
  Total number of paths / destination ports: 64 / 62
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 4)
  Source:            TX_INHIBIT (PAD)
  Destination:       xmit_fifo_i/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Destination Clock: gtx_i/refclkout_pll0_i/clkout1_i rising

  Data Path: TX_INHIBIT to xmit_fifo_i/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.818   0.715  TX_INHIBIT_IBUF (TX_INHIBIT_IBUF)
     LUT6:I3->O            3   0.094   0.587  fifo_wr_en1 (fifo_wr_en)
     begin scope: 'xmit_fifo_i'
     begin scope: 'BU2'
     LUT2:I0->O           32   0.094   0.463  U0/grf.rf/gl0.wr/ram_wr_en_i1 (U0/grf.rf/ram_wr_en)
     RAMB18:WEA1               0.624          U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ----------------------------------------
    Total                      3.395ns (1.630ns logic, 1.765ns route)
                                       (48.0% logic, 52.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gtx_i/refclkout_pll0_i/clkout0_i'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.818ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       xmit_i/tx_count_0 (FF)
  Destination Clock: gtx_i/refclkout_pll0_i/clkout0_i rising

  Data Path: RESET to xmit_i/tx_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.818   0.609  RESET_IBUF (RESET_IBUF)
     LUT2:I0->O           67   0.094   1.203  reset_or_unlocked1 (reset_or_unlocked)
     LUT6:I0->O            1   0.094   0.000  xmit_i/tx_count_0_rstpot (xmit_i/tx_count_0_rstpot)
     FD:D                     -0.018          xmit_i/tx_count_0
    ----------------------------------------
    Total                      2.818ns (1.006ns logic, 1.812ns route)
                                       (35.7% logic, 64.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'gtx_i/refclkout_pll0_i/clkout0_i'
  Total number of paths / destination ports: 14 / 9
-------------------------------------------------------------------------
Offset:              5.163ns (Levels of Logic = 4)
  Source:            xmit_fifo_i/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:       LEDS<3> (PAD)
  Source Clock:      gtx_i/refclkout_pll0_i/clkout0_i rising

  Data Path: xmit_fifo_i/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i to LEDS<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             14   0.471   1.140  U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i (empty)
     end scope: 'BU2'
     end scope: 'xmit_fifo_i'
     LUT6:I0->O            1   0.094   0.576  LEDS_3_mux0000_SW0 (N14)
     LUT6:I4->O            1   0.094   0.336  LEDS_3_mux0000 (LEDS_3_OBUF)
     OBUF:I->O                 2.452          LEDS_3_OBUF (LEDS<3>)
    ----------------------------------------
    Total                      5.163ns (3.111ns logic, 2.052ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'gtx_i/refclkout_pll0_i/clkout1_i'
  Total number of paths / destination ports: 17 / 8
-------------------------------------------------------------------------
Offset:              5.822ns (Levels of Logic = 5)
  Source:            xmit_fifo_i/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i (FF)
  Destination:       LEDS<0> (PAD)
  Source Clock:      gtx_i/refclkout_pll0_i/clkout1_i rising

  Data Path: xmit_fifo_i/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i to LEDS<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.471   0.587  U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i (full)
     end scope: 'BU2'
     end scope: 'xmit_fifo_i'
     LUT6:I4->O            3   0.094   0.721  fifo_wr_en1 (fifo_wr_en)
     LUT3:I0->O            1   0.094   0.973  LEDS_0_mux0000_SW1 (N37)
     LUT6:I1->O            1   0.094   0.336  LEDS_0_mux0000 (LEDS_0_OBUF)
     OBUF:I->O                 2.452          LEDS_0_OBUF (LEDS<0>)
    ----------------------------------------
    Total                      5.822ns (3.205ns logic, 2.617ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 55 / 9
-------------------------------------------------------------------------
Delay:               6.610ns (Levels of Logic = 5)
  Source:            SW<1> (PAD)
  Destination:       LEDS<3> (PAD)

  Data Path: SW<1> to LEDS<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   0.818   0.653  SW_1_IBUF (SW_1_IBUF)
     LUT2:I0->O            5   0.094   0.995  LEDS_0_cmp_eq000011 (N4)
     LUT6:I1->O            2   0.094   1.074  LEDS_0_mux00001 (N31)
     LUT6:I0->O            1   0.094   0.336  LEDS_3_mux0000 (LEDS_3_OBUF)
     OBUF:I->O                 2.452          LEDS_3_OBUF (LEDS<3>)
    ----------------------------------------
    Total                      6.610ns (3.552ns logic, 3.058ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================


Total REAL time to Xst completion: 44.00 secs
Total CPU time to Xst completion: 41.08 secs
 
--> 


Total memory usage is 324064 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  105 (   0 filtered)
Number of infos    :   10 (   0 filtered)

