<module name="PCIE0_CORE_VMAP_HP_MMRS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PCIE_VMAP_HP_CTRL_j" acronym="PCIE_VMAP_HP_CTRL_j" offset="0x0" width="32" description="Control register Offset = 0h + (j * Ch); where j = 0h to 1Fh">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EN" width="1" begin="0" end="0" resetval="0x0" description="ID enable" range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_VMAP_HP_REQID_j" acronym="PCIE_VMAP_HP_REQID_j" offset="0x4" width="32" description="Requester ID mask and value register Offset = 4h + (j * Ch); where j = 0h to 1Fh">
    <bitfield id="MASK" width="16" begin="31" end="16" resetval="0x0" description="RequesterID mask" range="" rwaccess="RW"/>
    <bitfield id="RID" width="16" begin="15" end="0" resetval="0x0" description="RequesterID" range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_VMAP_HP_VIRTID_j" acronym="PCIE_VMAP_HP_VIRTID_j" offset="0x8" width="32" description="Virt ID register Offset = 8h + (j * Ch); where j = 0h to 1Fh">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VID" width="12" begin="11" end="0" resetval="0xFFF" description="Match ID" range="" rwaccess="RW"/>
  </register>
</module>
