## list of settings for present release
set rel "1.00a"
set vcrel "1.00a"
set layout_tag "Final release"
set p4_release_root "products/lpddr54/project/d852-lpddr54-tsmc6ff18"
#set releaseBranch "rel1.10_1.10a_rel_"
set process "tsmc6ff-18"
set metal_stack "13M_1X_h_1Xa_v_1Ya_h_5Y_vhvhv_2Yy2R"
set metal_stack_ip "6M_1X_h_1Xa_v_1Ya_h_2Y_vh"
set metal_stack_cover "13M_1X_h_1Xa_v_1Ya_h_5Y_vhvhv_2Yy2R 13M_1X_h_1Xa_v_1Ya_h_5Y_vhvhv_2Yy2Z 11M_1X_h_1Xa_v_1Ya_h_5Y_vhvhv_2Z 10M_1X_h_1Xa_v_1Ya_h_4Y_vhvh_2Z 13M_1X_h_1Xa_v_1Ya_h_5Y_vhvhv_2Yy2Z_MIM"
## legal pin layers
set layers "M0 M1 M2 M3 M4 M5 M6 OVERLAP"
## legal supply pin layers
set supply_pins "M6"
set supply_pins_override(dwc_ddrphy_lcdl) "M4"
#set supply_pins_override(dwc_ddrphy_bdl) "M4"
#set supply_pins_override(dwc_ddrphy_techrevision) "M4"
## reference GDS files for DI
#set reference_gds(dwc_ddrphy_sec_io) {dwc_ddrphy_sec_io_IntLoadFill.gds.gz dwc_ddrphy_sec_io_InternalLoad.gds.gz}
## days since release files were created, for pin check/timing collateral validation
set reference_date_time "14 days ago"
## release GDS/CDL, default 'calibre'
##   allows using 'icv' GDS/CDL files for release, **only** applies to TSMC N7 where Calibre is waived
##   allows using 'HIPRE' GDS/CDL files from GenHiprePkg
set release_gds_cdl "icv"
## release GDS of shim macros, default 'drcint'
#set release_gds_shim "drcint"
## version for LEF comparison
#set lef_diff_rel "1.00a_pre1"
## cells to prune from CDL
set cdl_prune_cells "cvcp* cvpp* vflag*"
## macros that are PHYV only and can have autogen Verilog/LIB files
#set releasePhyvMacro {dwc_ddrphy_decapvddq_ew dwc_ddrphy_decapvddq_ns dwc_ddrphy_decapvaa dwc_ddrphy_decapvaa_tile dwc_ddrphy_vddqclamp_ns maesdclamp18 dwc_ddrphy_vddclamp}
## macros that are only shims, only LEF/GDS
set releaseShimMacro {dwc_ddrphy_gradient_master_ew}
## macros to ignore for CKT release to DI
#set releaseIgnoreMacro {dwc_ddrphy_rxac_ns dwc_ddrphy_rxdq_ns dwc_ddrphy_rxdqs_ns dwc_ddrphy_txfe_ns dwc_ddrphy_txfedqs_ns dwc_ddrphy_txbe_ns dwc_ddrphy_bdl dwc_ddrphy_dqsenreplica_ns}
## name of UTILITY library macro for CKT release to customer, defaults to dwc_ddrphy_utility_cells
set utility_name {dwc_ddrphy_utility_blocks}
set repeater_name {dwc_ddrphy_repeater_blocks} 
## for cells
#set releaseRepeaterMacro { dwc_ddrphy_rpt1ch_cell_ns dwc_ddrphy_rpt2ch_cell_ns dwc_ddrphy_rpt1ch_ns dwc_ddrphy_rpt2ch_ns dwc_ddrphy_rpt1ch_cell_ew dwc_ddrphy_rpt2ch_cell_ew dwc_ddrphy_rpt1ch_ew dwc_ddrphy_rpt2ch_ew}
## for blocks
set releaseRepeaterMacro { dwc_ddrphy_rpt1ch_ns dwc_ddrphy_rpt2ch_ns dwc_ddrphy_rpt1ch_ew dwc_ddrphy_rpt2ch_ew}
## contents of UTILITY library macro for CKT release to customer
#for cells
#set releaseUtilityMacro { dwc_ddrphy_decapvdd2_1by4x1_cell_ns dwc_ddrphy_decapvdd2_1x1_cell_ns dwc_ddrphy_decapvdd2_4x1_cell_ns dwc_ddrphy_decapvdd_1by4x1_cell_ns dwc_ddrphy_decapvdd_1x1_cell_ns dwc_ddrphy_decapvdd_4x1_cell_ns dwc_ddrphy_decapvddhd_1by4x1_cell_ns dwc_ddrphy_decapvddhd_1x1_cell_ns dwc_ddrphy_decapvddhd_4x1_cell_ns dwc_ddrphy_decapvddq_1by4x1_cell_ns dwc_ddrphy_decapvddq_1x1_cell_ns dwc_ddrphy_decapvddq_4x1_cell_ns dwc_ddrphy_decapvddqhd_1by4x1_cell_ns dwc_ddrphy_decapvddqhd_1x1_cell_ns dwc_ddrphy_decapvddqhd_4x1_cell_ns dwc_ddrphy_endcell_cell_ns  dwc_ddrphy_endcell_ns  dwc_ddrphy_decapvdd2_1by4x1_cell_ew dwc_ddrphy_decapvdd2_1x1_cell_ew dwc_ddrphy_decapvdd2_4x1_cell_ew dwc_ddrphy_decapvdd_1by4x1_cell_ew dwc_ddrphy_decapvdd_1x1_cell_ew dwc_ddrphy_decapvdd_4x1_cell_ew dwc_ddrphy_decapvddhd_1by4x1_cell_ew dwc_ddrphy_decapvddhd_1x1_cell_ew dwc_ddrphy_decapvddhd_4x1_cell_ew dwc_ddrphy_decapvddq_1by4x1_cell_ew dwc_ddrphy_decapvddq_1x1_cell_ew dwc_ddrphy_decapvddq_4x1_cell_ew dwc_ddrphy_decapvddqhd_1by4x1_cell_ew dwc_ddrphy_decapvddqhd_1x1_cell_ew dwc_ddrphy_decapvddqhd_4x1_cell_ew dwc_ddrphy_endcell_cell_ew   dwc_ddrphy_endcell_ew }
#for blocks
set releaseUtilityMacro { dwc_ddrphy_decapvddq_1by4x1_ns  dwc_ddrphy_decapvddq_1x1_ns  dwc_ddrphy_decapvddq_4x1_ns  dwc_ddrphy_decapvdd_1by4x1_ns  dwc_ddrphy_decapvdd_1x1_ns  dwc_ddrphy_decapvdd_4x1_ns  dwc_ddrphy_decapvddqhd_1by4x1_ns  dwc_ddrphy_decapvddqhd_1x1_ns  dwc_ddrphy_decapvddqhd_4x1_ns  dwc_ddrphy_decapvddhd_1by4x1_ns  dwc_ddrphy_decapvddhd_1x1_ns  dwc_ddrphy_decapvddhd_4x1_ns  dwc_ddrphy_endcell_ns  dwc_ddrphy_clamp_dbyte13_ns  dwc_ddrphy_clamp_dbyte12_ns  dwc_ddrphy_clamp_dbyte11_ns  dwc_ddrphy_clamp_dbyte10_ns  dwc_ddrphy_clamp_ac2r_ns  dwc_ddrphy_clamp_ac1r_ns  dwc_ddrphy_clamp_master_ns  dwc_ddrphy_vaaclamp_master_ns  dwc_ddrphy_decap_ac2r_ns  dwc_ddrphy_decap_ac1r_ns  dwc_ddrphy_decap_master_ns  dwc_ddrphy_decapvddq_1by4x1_ew  dwc_ddrphy_decapvddq_1x1_ew  dwc_ddrphy_decapvddq_4x1_ew  dwc_ddrphy_decapvdd_1by4x1_ew  dwc_ddrphy_decapvdd_1x1_ew  dwc_ddrphy_decapvdd_4x1_ew  dwc_ddrphy_decapvddqhd_1by4x1_ew  dwc_ddrphy_decapvddqhd_1x1_ew  dwc_ddrphy_decapvddqhd_4x1_ew  dwc_ddrphy_decapvddhd_1by4x1_ew  dwc_ddrphy_decapvddhd_1x1_ew  dwc_ddrphy_decapvddhd_4x1_ew  dwc_ddrphy_endcell_ew  dwc_ddrphy_clamp_dbyte13_ew  dwc_ddrphy_clamp_dbyte12_ew  dwc_ddrphy_clamp_dbyte11_ew  dwc_ddrphy_clamp_dbyte10_ew  dwc_ddrphy_clamp_ac2r_ew  dwc_ddrphy_clamp_ac1r_ew  dwc_ddrphy_clamp_master_ew  dwc_ddrphy_vaaclamp_master_ew  dwc_ddrphy_decap_ac2r_ew  dwc_ddrphy_decap_ac1r_ew  dwc_ddrphy_decap_master_ew}
## DEF
set releaseDefMacro {dwc_ddrphy_testbenches/dwc_ddrphydiff_top_ns dwc_ddrphy_testbenches/dwc_ddrphymaster_top_ns dwc_ddrphy_testbenches/dwc_ddrphysec_top_ns dwc_ddrphy_testbenches/dwc_ddrphyse_top_ns dwc_ddrphy_testbenches/dwc_ddrphydiff_top_ew dwc_ddrphy_testbenches/dwc_ddrphymaster_top_ew dwc_ddrphy_testbenches/dwc_ddrphysec_top_ew dwc_ddrphy_testbenches/dwc_ddrphyse_top_ew}
## layers to tag in UTILITY library macro for CKT release to customer
##   Note -tsmc read from 'process' variable, so not necessary for TSMC processes unless needing extra layers
set utility_tag_layers "63:63 60:63"
## email list for CKT release to DI
set releaseMailDist "mladd,gowan,golnar,mmohse,aeltaw,ddr_di@synopsys.com,sg-ddr-ckt-release@synopsys.com"
## email list for CKT release of HSPICE, IBIS, and UTILITY release
set releasePmMailDist "mladd,gowan,golnar,mmohse,aeltaw,sg-ddr-ckt-release@synopsys.com"
set calibre_verifs "true"