<profile>

<section name = "Vitis HLS Report for 'sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8'" level="0">
<item name = "Date">Thu Nov  7 18:22:57 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">sobel_hls</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.726 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">65538, 65538, 0.655 ms, 0.655 ms, 65538, 65538, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_55_7_VITIS_LOOP_56_8">65536, 65536, 2, 1, 1, 65536, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 156, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 65, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 63, -</column>
<column name="Register">-, -, 44, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sparsemux_33_4_8_1_1_U267">sparsemux_33_4_8_1_1, 0, 0, 0, 65, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln55_1_fu_396_p2">+, 0, 0, 24, 17, 1</column>
<column name="add_ln55_fu_408_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln56_fu_500_p2">+, 0, 0, 16, 9, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="write_output_last_fu_494_p2">and, 0, 0, 2, 1, 1</column>
<column name="cmp94_fu_440_p2">icmp, 0, 0, 16, 9, 8</column>
<column name="icmp_ln55_fu_390_p2">icmp, 0, 0, 25, 17, 18</column>
<column name="icmp_ln56_fu_414_p2">icmp, 0, 0, 17, 9, 10</column>
<column name="icmp_ln58_fu_488_p2">icmp, 0, 0, 16, 9, 8</column>
<column name="select_ln55_1_fu_428_p3">select, 0, 0, 9, 1, 9</column>
<column name="select_ln55_fu_420_p3">select, 0, 0, 9, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="M_AXIS_TDATA_blk_n">9, 2, 1, 2</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="i_fu_138">9, 2, 9, 18</column>
<column name="indvar_flatten13_fu_142">9, 2, 17, 34</column>
<column name="j_fu_134">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="i_fu_138">9, 0, 9, 0</column>
<column name="indvar_flatten13_fu_142">17, 0, 17, 0</column>
<column name="j_fu_134">9, 0, 9, 0</column>
<column name="trunc_ln7_reg_701">4, 0, 4, 0</column>
<column name="write_output_last_reg_706">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8, return value</column>
<column name="M_AXIS_TREADY">in, 1, axis, M_AXIS_V_data_V, pointer</column>
<column name="M_AXIS_TDATA">out, 32, axis, M_AXIS_V_data_V, pointer</column>
<column name="output_r_address0">out, 12, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_q0">in, 8, ap_memory, output_r, array</column>
<column name="output_1_address0">out, 12, ap_memory, output_1, array</column>
<column name="output_1_ce0">out, 1, ap_memory, output_1, array</column>
<column name="output_1_q0">in, 8, ap_memory, output_1, array</column>
<column name="output_2_address0">out, 12, ap_memory, output_2, array</column>
<column name="output_2_ce0">out, 1, ap_memory, output_2, array</column>
<column name="output_2_q0">in, 8, ap_memory, output_2, array</column>
<column name="output_3_address0">out, 12, ap_memory, output_3, array</column>
<column name="output_3_ce0">out, 1, ap_memory, output_3, array</column>
<column name="output_3_q0">in, 8, ap_memory, output_3, array</column>
<column name="output_4_address0">out, 12, ap_memory, output_4, array</column>
<column name="output_4_ce0">out, 1, ap_memory, output_4, array</column>
<column name="output_4_q0">in, 8, ap_memory, output_4, array</column>
<column name="output_5_address0">out, 12, ap_memory, output_5, array</column>
<column name="output_5_ce0">out, 1, ap_memory, output_5, array</column>
<column name="output_5_q0">in, 8, ap_memory, output_5, array</column>
<column name="output_6_address0">out, 12, ap_memory, output_6, array</column>
<column name="output_6_ce0">out, 1, ap_memory, output_6, array</column>
<column name="output_6_q0">in, 8, ap_memory, output_6, array</column>
<column name="output_7_address0">out, 12, ap_memory, output_7, array</column>
<column name="output_7_ce0">out, 1, ap_memory, output_7, array</column>
<column name="output_7_q0">in, 8, ap_memory, output_7, array</column>
<column name="output_8_address0">out, 12, ap_memory, output_8, array</column>
<column name="output_8_ce0">out, 1, ap_memory, output_8, array</column>
<column name="output_8_q0">in, 8, ap_memory, output_8, array</column>
<column name="output_9_address0">out, 12, ap_memory, output_9, array</column>
<column name="output_9_ce0">out, 1, ap_memory, output_9, array</column>
<column name="output_9_q0">in, 8, ap_memory, output_9, array</column>
<column name="output_10_address0">out, 12, ap_memory, output_10, array</column>
<column name="output_10_ce0">out, 1, ap_memory, output_10, array</column>
<column name="output_10_q0">in, 8, ap_memory, output_10, array</column>
<column name="output_11_address0">out, 12, ap_memory, output_11, array</column>
<column name="output_11_ce0">out, 1, ap_memory, output_11, array</column>
<column name="output_11_q0">in, 8, ap_memory, output_11, array</column>
<column name="output_12_address0">out, 12, ap_memory, output_12, array</column>
<column name="output_12_ce0">out, 1, ap_memory, output_12, array</column>
<column name="output_12_q0">in, 8, ap_memory, output_12, array</column>
<column name="output_13_address0">out, 12, ap_memory, output_13, array</column>
<column name="output_13_ce0">out, 1, ap_memory, output_13, array</column>
<column name="output_13_q0">in, 8, ap_memory, output_13, array</column>
<column name="output_14_address0">out, 12, ap_memory, output_14, array</column>
<column name="output_14_ce0">out, 1, ap_memory, output_14, array</column>
<column name="output_14_q0">in, 8, ap_memory, output_14, array</column>
<column name="output_15_address0">out, 12, ap_memory, output_15, array</column>
<column name="output_15_ce0">out, 1, ap_memory, output_15, array</column>
<column name="output_15_q0">in, 8, ap_memory, output_15, array</column>
<column name="M_AXIS_TVALID">out, 1, axis, M_AXIS_V_last_V, pointer</column>
<column name="M_AXIS_TLAST">out, 1, axis, M_AXIS_V_last_V, pointer</column>
<column name="M_AXIS_TKEEP">out, 4, axis, M_AXIS_V_keep_V, pointer</column>
<column name="M_AXIS_TSTRB">out, 4, axis, M_AXIS_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
