// Seed: 852393004
module module_0 #(
    parameter id_3 = 32'd92
) (
    input  id_1,
    output id_2,
    input  _id_3,
    input  id_4
);
  assign id_2[1 : id_3] = id_1[id_3[1]];
  logic id_5;
  type_7 id_6 (
      id_5 ^ id_2,
      1,
      1
  );
endmodule
module module_1 (
    input logic id_1,
    output id_2,
    input id_3,
    input logic id_4,
    input logic id_5,
    input id_6,
    input id_7,
    input id_8,
    input logic id_9,
    output logic id_10,
    input logic id_11,
    input id_12,
    input id_13,
    output logic id_14,
    input id_15,
    input id_16,
    input logic id_17,
    input id_18,
    input id_19,
    input logic id_20,
    output logic id_21,
    output id_22
);
  type_0 id_23 (
      .id_0(1),
      .id_1(id_11),
      .id_2(id_7 & id_12),
      .id_3((SystemTFIdentifier))
  );
  assign id_21 = 'b0 - 1'd0;
  initial id_20 = id_22;
endmodule
