m255
K4
z2
!s11f vlog 2021.1 2021.02, Feb  3 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dc:/Users/hunto_efxy22i/jupyterProjects/HUBERT/hubert/test-fpga.prj/verification/tb/sim
vsp_cstart_avalon_split_multibit_conduit_10_dlmo3na
DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
!s110 1631631354
!i10b 1
!s100 ^Dg9gH9Fln?R5T5eeWB;?0
I>RRj0D]4RhMlESmOloS7g3
S1
R0
w1631631294
8../../ip/tb/sp_cstart/avalon_split_multibit_conduit_10/sim/sp_cstart_avalon_split_multibit_conduit_10_dlmo3na.sv
F../../ip/tb/sp_cstart/avalon_split_multibit_conduit_10/sim/sp_cstart_avalon_split_multibit_conduit_10_dlmo3na.sv
!i122 0
L0 36 17
VDg1SIo80bB@j0V0VzS_@n1
OV;L;2021.1;73
r1
!s85 0
31
!s108 1631631354.000000
!s107 ../../ip/tb/sp_cstart/avalon_split_multibit_conduit_10/sim/sp_cstart_avalon_split_multibit_conduit_10_dlmo3na.sv|
!s90 -sv|+incdir+.|+define+COSIM_LIB|../../ip/tb/sp_cstart/avalon_split_multibit_conduit_10/sim/sp_cstart_avalon_split_multibit_conduit_10_dlmo3na.sv|-work|avalon_split_multibit_conduit_10|
!i113 1
o-sv -work avalon_split_multibit_conduit_10
!s92 -sv +incdir+. +define+COSIM_LIB -work avalon_split_multibit_conduit_10
tCvgOpt 0
