{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698501558488 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698501558488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 28 10:59:18 2023 " "Processing started: Sat Oct 28 10:59:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698501558488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698501558488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sinalizador -c sinalizador " "Command: quartus_map --read_settings_files=on --write_settings_files=off sinalizador -c sinalizador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698501558488 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1698501558769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dudah/onedrive/Área de trabalho/ufmg/lab sistemas digitais/pratica8e9/lab_sd/práticas 8 e 9/bcd_7seg/bcd_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dudah/onedrive/Área de trabalho/ufmg/lab sistemas digitais/pratica8e9/lab_sd/práticas 8 e 9/bcd_7seg/bcd_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bcd_7seg-with_select_bcd7seg " "Found design unit 1: Bcd_7seg-with_select_bcd7seg" {  } { { "../BCD_7seg/BCD_7seg.vhd" "" { Text "C:/Users/dudah/OneDrive/Área de Trabalho/UFMG/Lab Sistemas Digitais/Pratica8e9/LAB_SD/Práticas 8 e 9/BCD_7seg/BCD_7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698501559198 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bcd_7seg " "Found entity 1: Bcd_7seg" {  } { { "../BCD_7seg/BCD_7seg.vhd" "" { Text "C:/Users/dudah/OneDrive/Área de Trabalho/UFMG/Lab Sistemas Digitais/Pratica8e9/LAB_SD/Práticas 8 e 9/BCD_7seg/BCD_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698501559198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698501559198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dudah/onedrive/Área de trabalho/ufmg/lab sistemas digitais/pratica8e9/lab_sd/práticas 8 e 9/comparador/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dudah/onedrive/Área de trabalho/ufmg/lab sistemas digitais/pratica8e9/lab_sd/práticas 8 e 9/comparador/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-estrutural " "Found design unit 1: comparador-estrutural" {  } { { "../Comparador/comparador.vhd" "" { Text "C:/Users/dudah/OneDrive/Área de Trabalho/UFMG/Lab Sistemas Digitais/Pratica8e9/LAB_SD/Práticas 8 e 9/Comparador/comparador.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698501559201 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "../Comparador/comparador.vhd" "" { Text "C:/Users/dudah/OneDrive/Área de Trabalho/UFMG/Lab Sistemas Digitais/Pratica8e9/LAB_SD/Práticas 8 e 9/Comparador/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698501559201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698501559201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dudah/onedrive/Área de trabalho/ufmg/lab sistemas digitais/pratica8e9/lab_sd/práticas 8 e 9/controladora/controladora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dudah/onedrive/Área de trabalho/ufmg/lab sistemas digitais/pratica8e9/lab_sd/práticas 8 e 9/controladora/controladora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controladora-rtl " "Found design unit 1: controladora-rtl" {  } { { "../Controladora/controladora.vhd" "" { Text "C:/Users/dudah/OneDrive/Área de Trabalho/UFMG/Lab Sistemas Digitais/Pratica8e9/LAB_SD/Práticas 8 e 9/Controladora/controladora.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698501559205 ""} { "Info" "ISGN_ENTITY_NAME" "1 controladora " "Found entity 1: controladora" {  } { { "../Controladora/controladora.vhd" "" { Text "C:/Users/dudah/OneDrive/Área de Trabalho/UFMG/Lab Sistemas Digitais/Pratica8e9/LAB_SD/Práticas 8 e 9/Controladora/controladora.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698501559205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698501559205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dudah/onedrive/Área de trabalho/ufmg/lab sistemas digitais/pratica8e9/lab_sd/práticas 8 e 9/datapath/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dudah/onedrive/Área de trabalho/ufmg/lab sistemas digitais/pratica8e9/lab_sd/práticas 8 e 9/datapath/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-arch " "Found design unit 1: datapath-arch" {  } { { "../Datapath/datapath.vhd" "" { Text "C:/Users/dudah/OneDrive/Área de Trabalho/UFMG/Lab Sistemas Digitais/Pratica8e9/LAB_SD/Práticas 8 e 9/Datapath/datapath.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698501559209 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../Datapath/datapath.vhd" "" { Text "C:/Users/dudah/OneDrive/Área de Trabalho/UFMG/Lab Sistemas Digitais/Pratica8e9/LAB_SD/Práticas 8 e 9/Datapath/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698501559209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698501559209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dudah/onedrive/Área de trabalho/ufmg/lab sistemas digitais/pratica8e9/lab_sd/práticas 8 e 9/reg_ma/mean_4_clocks.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dudah/onedrive/Área de trabalho/ufmg/lab sistemas digitais/pratica8e9/lab_sd/práticas 8 e 9/reg_ma/mean_4_clocks.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mean_4_clocks-arch " "Found design unit 1: mean_4_clocks-arch" {  } { { "../Reg_MA/mean_4_clocks.vhd" "" { Text "C:/Users/dudah/OneDrive/Área de Trabalho/UFMG/Lab Sistemas Digitais/Pratica8e9/LAB_SD/Práticas 8 e 9/Reg_MA/mean_4_clocks.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698501559212 ""} { "Info" "ISGN_ENTITY_NAME" "1 mean_4_clocks " "Found entity 1: mean_4_clocks" {  } { { "../Reg_MA/mean_4_clocks.vhd" "" { Text "C:/Users/dudah/OneDrive/Área de Trabalho/UFMG/Lab Sistemas Digitais/Pratica8e9/LAB_SD/Práticas 8 e 9/Reg_MA/mean_4_clocks.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698501559212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698501559212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dudah/onedrive/Área de trabalho/ufmg/lab sistemas digitais/pratica8e9/lab_sd/práticas 8 e 9/regw/registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dudah/onedrive/Área de trabalho/ufmg/lab sistemas digitais/pratica8e9/lab_sd/práticas 8 e 9/regw/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-RTL " "Found design unit 1: registrador-RTL" {  } { { "../RegW/registrador.vhd" "" { Text "C:/Users/dudah/OneDrive/Área de Trabalho/UFMG/Lab Sistemas Digitais/Pratica8e9/LAB_SD/Práticas 8 e 9/RegW/registrador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698501559215 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "../RegW/registrador.vhd" "" { Text "C:/Users/dudah/OneDrive/Área de Trabalho/UFMG/Lab Sistemas Digitais/Pratica8e9/LAB_SD/Práticas 8 e 9/RegW/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698501559215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698501559215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinalizador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sinalizador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sinalizador-arch " "Found design unit 1: Sinalizador-arch" {  } { { "sinalizador.vhd" "" { Text "C:/Users/dudah/OneDrive/Área de Trabalho/UFMG/Lab Sistemas Digitais/Pratica8e9/LAB_SD/Práticas 8 e 9/Sinalizador/sinalizador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698501559218 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sinalizador " "Found entity 1: Sinalizador" {  } { { "sinalizador.vhd" "" { Text "C:/Users/dudah/OneDrive/Área de Trabalho/UFMG/Lab Sistemas Digitais/Pratica8e9/LAB_SD/Práticas 8 e 9/Sinalizador/sinalizador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698501559218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698501559218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sinalizador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_sinalizador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_sinalizador-sim " "Found design unit 1: tb_sinalizador-sim" {  } { { "tb_sinalizador.vhd" "" { Text "C:/Users/dudah/OneDrive/Área de Trabalho/UFMG/Lab Sistemas Digitais/Pratica8e9/LAB_SD/Práticas 8 e 9/Sinalizador/tb_sinalizador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698501559222 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_sinalizador " "Found entity 1: tb_sinalizador" {  } { { "tb_sinalizador.vhd" "" { Text "C:/Users/dudah/OneDrive/Área de Trabalho/UFMG/Lab Sistemas Digitais/Pratica8e9/LAB_SD/Práticas 8 e 9/Sinalizador/tb_sinalizador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698501559222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698501559222 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "registrador " "Elaborating entity \"registrador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1698501559250 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D registrador.vhd(27) " "VHDL Process Statement warning at registrador.vhd(27): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegW/registrador.vhd" "" { Text "C:/Users/dudah/OneDrive/Área de Trabalho/UFMG/Lab Sistemas Digitais/Pratica8e9/LAB_SD/Práticas 8 e 9/RegW/registrador.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1698501559252 "|registrador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registro registrador.vhd(29) " "VHDL Process Statement warning at registrador.vhd(29): signal \"registro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegW/registrador.vhd" "" { Text "C:/Users/dudah/OneDrive/Área de Trabalho/UFMG/Lab Sistemas Digitais/Pratica8e9/LAB_SD/Práticas 8 e 9/RegW/registrador.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1698501559252 "|registrador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registro registrador.vhd(32) " "VHDL Process Statement warning at registrador.vhd(32): signal \"registro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegW/registrador.vhd" "" { Text "C:/Users/dudah/OneDrive/Área de Trabalho/UFMG/Lab Sistemas Digitais/Pratica8e9/LAB_SD/Práticas 8 e 9/RegW/registrador.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1698501559252 "|registrador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registro registrador.vhd(34) " "VHDL Process Statement warning at registrador.vhd(34): signal \"registro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegW/registrador.vhd" "" { Text "C:/Users/dudah/OneDrive/Área de Trabalho/UFMG/Lab Sistemas Digitais/Pratica8e9/LAB_SD/Práticas 8 e 9/RegW/registrador.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1698501559252 "|registrador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "registro registrador.vhd(21) " "VHDL Process Statement warning at registrador.vhd(21): inferring latch(es) for signal or variable \"registro\", which holds its previous value in one or more paths through the process" {  } { { "../RegW/registrador.vhd" "" { Text "C:/Users/dudah/OneDrive/Área de Trabalho/UFMG/Lab Sistemas Digitais/Pratica8e9/LAB_SD/Práticas 8 e 9/RegW/registrador.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1698501559252 "|registrador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registro\[0\] registrador.vhd(21) " "Inferred latch for \"registro\[0\]\" at registrador.vhd(21)" {  } { { "../RegW/registrador.vhd" "" { Text "C:/Users/dudah/OneDrive/Área de Trabalho/UFMG/Lab Sistemas Digitais/Pratica8e9/LAB_SD/Práticas 8 e 9/RegW/registrador.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698501559253 "|registrador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registro\[1\] registrador.vhd(21) " "Inferred latch for \"registro\[1\]\" at registrador.vhd(21)" {  } { { "../RegW/registrador.vhd" "" { Text "C:/Users/dudah/OneDrive/Área de Trabalho/UFMG/Lab Sistemas Digitais/Pratica8e9/LAB_SD/Práticas 8 e 9/RegW/registrador.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698501559253 "|registrador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registro\[2\] registrador.vhd(21) " "Inferred latch for \"registro\[2\]\" at registrador.vhd(21)" {  } { { "../RegW/registrador.vhd" "" { Text "C:/Users/dudah/OneDrive/Área de Trabalho/UFMG/Lab Sistemas Digitais/Pratica8e9/LAB_SD/Práticas 8 e 9/RegW/registrador.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698501559253 "|registrador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registro\[3\] registrador.vhd(21) " "Inferred latch for \"registro\[3\]\" at registrador.vhd(21)" {  } { { "../RegW/registrador.vhd" "" { Text "C:/Users/dudah/OneDrive/Área de Trabalho/UFMG/Lab Sistemas Digitais/Pratica8e9/LAB_SD/Práticas 8 e 9/RegW/registrador.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698501559253 "|registrador"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1698501559770 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698501559770 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "../RegW/registrador.vhd" "" { Text "C:/Users/dudah/OneDrive/Área de Trabalho/UFMG/Lab Sistemas Digitais/Pratica8e9/LAB_SD/Práticas 8 e 9/RegW/registrador.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698501559822 "|registrador|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1698501559822 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1698501559823 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1698501559823 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1698501559823 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1698501559823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698501559850 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 28 10:59:19 2023 " "Processing ended: Sat Oct 28 10:59:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698501559850 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698501559850 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698501559850 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698501559850 ""}
