
*** Running vivado
    with args -log design_1_add_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_add_0_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_add_0_0.tcl -notrace
Command: synth_design -top design_1_add_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8632 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 337.156 ; gain = 127.879
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_add_0_0' [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ip/design_1_add_0_0/synth/design_1_add_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'add' [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ipshared/e3ee/hdl/verilog/add.v:12]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state10 bound to: 3'b100 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv2_2 bound to: 2'b10 
	Parameter ap_const_lv2_3 bound to: 2'b11 
	Parameter ap_const_lv2_1 bound to: 2'b01 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter C_S_AXI_CRTL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ap_const_int64_8 bound to: 8 - type: integer 
	Parameter C_S_AXI_CRTL_BUS_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ap_const_lv10_0 bound to: 10'b0000000000 
	Parameter ap_const_lv10_3E8 bound to: 10'b1111101000 
	Parameter ap_const_lv10_1 bound to: 10'b0000000001 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter C_S_AXI_CRTL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ipshared/e3ee/hdl/verilog/add.v:117]
INFO: [Synth 8-638] synthesizing module 'add_CRTL_BUS_s_axi' [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ipshared/e3ee/hdl/verilog/add_CRTL_BUS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_GAIN_DATA_0 bound to: 5'b10000 
	Parameter ADDR_GAIN_CTRL bound to: 5'b10100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ipshared/e3ee/hdl/verilog/add_CRTL_BUS_s_axi.v:194]
INFO: [Synth 8-256] done synthesizing module 'add_CRTL_BUS_s_axi' (1#1) [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ipshared/e3ee/hdl/verilog/add_CRTL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'add_mul_32s_32s_3bkb' [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ipshared/e3ee/hdl/verilog/add_mul_32s_32s_3bkb.v:41]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'add_mul_32s_32s_3bkb_MulnS_0' [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ipshared/e3ee/hdl/verilog/add_mul_32s_32s_3bkb.v:11]
INFO: [Synth 8-256] done synthesizing module 'add_mul_32s_32s_3bkb_MulnS_0' (2#1) [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ipshared/e3ee/hdl/verilog/add_mul_32s_32s_3bkb.v:11]
INFO: [Synth 8-256] done synthesizing module 'add_mul_32s_32s_3bkb' (3#1) [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ipshared/e3ee/hdl/verilog/add_mul_32s_32s_3bkb.v:41]
INFO: [Synth 8-256] done synthesizing module 'add' (4#1) [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ipshared/e3ee/hdl/verilog/add.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_add_0_0' (5#1) [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ip/design_1_add_0_0/synth/design_1_add_0_0.v:57]
WARNING: [Synth 8-3331] design add_mul_32s_32s_3bkb has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 374.551 ; gain = 165.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 374.551 ; gain = 165.273
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ip/design_1_add_0_0/constraints/add_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ip/design_1_add_0_0/constraints/add_ooc.xdc] for cell 'inst'
Parsing XDC File [A:/PYNQ_Projects/ACP_try/ACP_try.runs/design_1_add_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [A:/PYNQ_Projects/ACP_try/ACP_try.runs/design_1_add_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 699.699 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 699.699 ; gain = 490.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 699.699 ; gain = 490.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 699.699 ; gain = 490.422
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_138_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 699.699 ; gain = 490.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 13    
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 18    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 25    
	                1 Bit    Registers := 59    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 17    
	   4 Input      2 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 22    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module add_CRTL_BUS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module add_mul_32s_32s_3bkb_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 18    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 23    
	                1 Bit    Registers := 52    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 17    
	   4 Input      2 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exitcond_fu_138_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg is absorbed into DSP add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[47]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[46]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[45]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[44]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[43]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[42]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[41]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[40]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[39]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[38]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[37]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[36]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[35]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[34]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[33]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[32]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[31]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[30]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[29]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[28]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[27]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[26]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[25]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[24]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[23]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[22]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[21]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[20]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[19]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[18]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[17]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[47]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[46]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[45]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[44]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[43]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[42]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[41]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[40]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[39]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[38]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[37]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[36]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[35]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[34]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[33]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[32]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[31]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[30]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[29]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[28]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[27]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[26]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[25]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[24]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[23]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[22]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[21]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[20]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[19]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[18]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[17]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff3_reg[47]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff3_reg[46]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff3_reg[45]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff3_reg[44]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff3_reg[43]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff3_reg[42]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff3_reg[41]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff3_reg[40]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff3_reg[39]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff3_reg[38]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff3_reg[37]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff3_reg[36]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff3_reg[35]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff3_reg[34]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff3_reg[33]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff3_reg[32]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff3_reg[31]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff3_reg[30]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff3_reg[29]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff3_reg[28]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff3_reg[27]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff3_reg[26]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff3_reg[25]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff3_reg[24]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff3_reg[23]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff3_reg[22]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff3_reg[21]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff3_reg[20]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff3_reg[19]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff3_reg[18]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff3_reg[17]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/b_reg0_reg[16]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/b_reg0_reg[15]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/b_reg0_reg[14]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/b_reg0_reg[13]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/b_reg0_reg[12]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/b_reg0_reg[11]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/b_reg0_reg[10]) is unused and will be removed from module add.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 699.699 ; gain = 490.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|add         | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|add         | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|add         | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:13 . Memory (MB): peak = 699.699 ; gain = 490.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:13 . Memory (MB): peak = 701.215 ; gain = 491.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:14 . Memory (MB): peak = 724.504 ; gain = 515.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:15 . Memory (MB): peak = 724.504 ; gain = 515.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:15 . Memory (MB): peak = 724.504 ; gain = 515.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:15 . Memory (MB): peak = 724.504 ; gain = 515.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:15 . Memory (MB): peak = 724.504 ; gain = 515.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:15 . Memory (MB): peak = 724.504 ; gain = 515.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:15 . Memory (MB): peak = 724.504 ; gain = 515.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|add         | ap_pipeline_reg_pp0_iter5_exitcond_reg_189_reg[0]                    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|add         | add_mul_32s_32s_3bkb_U0/add_mul_32s_32s_3bkb_MulnS_0_U/buff3_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|add         | ap_pipeline_reg_pp0_iter5_tmp_keep_V_reg_203_reg[3]                  | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|add         | ap_pipeline_reg_pp0_iter5_tmp_strb_V_reg_208_reg[3]                  | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|add         | ap_pipeline_reg_pp0_iter5_tmp_user_V_reg_213_reg[1]                  | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|add         | ap_pipeline_reg_pp0_iter5_tmp_last_V_reg_218_reg[0]                  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|add         | ap_pipeline_reg_pp0_iter5_tmp_id_V_reg_223_reg[4]                    | 4      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|add         | ap_pipeline_reg_pp0_iter5_tmp_dest_V_reg_228_reg[5]                  | 4      | 6     | NO           | NO                 | YES               | 6      | 0       | 
+------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |DSP48E1   |     1|
|2     |DSP48E1_2 |     1|
|3     |DSP48E1_3 |     1|
|4     |LUT1      |     3|
|5     |LUT2      |     8|
|6     |LUT3      |   204|
|7     |LUT4      |    27|
|8     |LUT5      |    47|
|9     |LUT6      |    15|
|10    |SRL16E    |    40|
|11    |FDRE      |   499|
|12    |FDSE      |     1|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------------+-----------------------------+------+
|      |Instance                             |Module                       |Cells |
+------+-------------------------------------+-----------------------------+------+
|1     |top                                  |                             |   847|
|2     |  inst                               |add                          |   847|
|3     |    add_CRTL_BUS_s_axi_U             |add_CRTL_BUS_s_axi           |   160|
|4     |    add_mul_32s_32s_3bkb_U0          |add_mul_32s_32s_3bkb         |   101|
|5     |      add_mul_32s_32s_3bkb_MulnS_0_U |add_mul_32s_32s_3bkb_MulnS_0 |   101|
+------+-------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:15 . Memory (MB): peak = 724.504 ; gain = 515.227
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 160 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 724.504 ; gain = 140.324
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:01:16 . Memory (MB): peak = 724.504 ; gain = 515.227
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ip/design_1_add_0_0/constraints/add_ooc.xdc] for cell 'inst'
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ip/design_1_add_0_0/constraints/add_ooc.xdc:6]
Finished Parsing XDC File [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ip/design_1_add_0_0/constraints/add_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:09 . Memory (MB): peak = 725.609 ; gain = 466.578
INFO: [Common 17-1381] The checkpoint 'A:/PYNQ_Projects/ACP_try/ACP_try.runs/design_1_add_0_0_synth_1/design_1_add_0_0.dcp' has been generated.
