
*** Running vivado
    with args -log swerv_soc_ptc_wrapper_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source swerv_soc_ptc_wrapper_0_0.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source swerv_soc_ptc_wrapper_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 471.031 ; gain = 199.848
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Miles/Desktop/Interface_Technology/lab_src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Miles/Desktop/Interface_Technology/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Miles/Desktop/Interface_Technology/PWM'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/APP/Vivado/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: swerv_soc_ptc_wrapper_0_0
Command: synth_design -top swerv_soc_ptc_wrapper_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4172
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1310.980 ; gain = 409.125
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'swerv_soc_ptc_wrapper_0_0' [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_ptc_wrapper_0_0/synth/swerv_soc_ptc_wrapper_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ptc_wrapper' [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/imports/ptc/ptc_wrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'ptc_top' [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/imports/ptc/ptc_top.v:67]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/imports/ptc/ptc_top.v:313]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/imports/ptc/ptc_top.v:314]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/imports/ptc/ptc_top.v:317]
INFO: [Synth 8-6155] done synthesizing module 'ptc_top' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/imports/ptc/ptc_top.v:67]
INFO: [Synth 8-6155] done synthesizing module 'ptc_wrapper' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/imports/ptc/ptc_wrapper.v:23]
INFO: [Synth 8-6155] done synthesizing module 'swerv_soc_ptc_wrapper_0_0' (0#1) [c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_ptc_wrapper_0_0/synth/swerv_soc_ptc_wrapper_0_0.v:53]
WARNING: [Synth 8-7129] Port wb_adr_i[15] in module ptc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[14] in module ptc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[13] in module ptc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[12] in module ptc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[11] in module ptc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[10] in module ptc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[9] in module ptc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[8] in module ptc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[7] in module ptc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[6] in module ptc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[5] in module ptc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[1] in module ptc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[0] in module ptc_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[31] in module ptc_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[30] in module ptc_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[29] in module ptc_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[28] in module ptc_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[27] in module ptc_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[26] in module ptc_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[25] in module ptc_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[24] in module ptc_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[23] in module ptc_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[22] in module ptc_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[21] in module ptc_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[20] in module ptc_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[19] in module ptc_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[18] in module ptc_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[17] in module ptc_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[16] in module ptc_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[15] in module ptc_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[14] in module ptc_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[13] in module ptc_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[12] in module ptc_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[11] in module ptc_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[10] in module ptc_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[9] in module ptc_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[8] in module ptc_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[7] in module ptc_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[6] in module ptc_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[1] in module ptc_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[0] in module ptc_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[3] in module ptc_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[2] in module ptc_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[1] in module ptc_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[0] in module ptc_wrapper is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1404.750 ; gain = 502.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1404.750 ; gain = 502.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1404.750 ; gain = 502.895
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1404.750 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1506.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1506.594 ; gain = 0.004
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1506.594 ; gain = 604.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1506.594 ; gain = 604.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1506.594 ; gain = 604.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 1506.594 ; gain = 604.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port wb_adr_i[31] in module swerv_soc_ptc_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[30] in module swerv_soc_ptc_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[29] in module swerv_soc_ptc_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[28] in module swerv_soc_ptc_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[27] in module swerv_soc_ptc_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[26] in module swerv_soc_ptc_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[25] in module swerv_soc_ptc_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[24] in module swerv_soc_ptc_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[23] in module swerv_soc_ptc_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[22] in module swerv_soc_ptc_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[21] in module swerv_soc_ptc_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[20] in module swerv_soc_ptc_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[19] in module swerv_soc_ptc_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[18] in module swerv_soc_ptc_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[17] in module swerv_soc_ptc_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[16] in module swerv_soc_ptc_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[15] in module swerv_soc_ptc_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[14] in module swerv_soc_ptc_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[13] in module swerv_soc_ptc_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[12] in module swerv_soc_ptc_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[11] in module swerv_soc_ptc_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[10] in module swerv_soc_ptc_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[9] in module swerv_soc_ptc_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[8] in module swerv_soc_ptc_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[7] in module swerv_soc_ptc_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[6] in module swerv_soc_ptc_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[5] in module swerv_soc_ptc_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[1] in module swerv_soc_ptc_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[0] in module swerv_soc_ptc_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[3] in module swerv_soc_ptc_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[2] in module swerv_soc_ptc_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[1] in module swerv_soc_ptc_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[0] in module swerv_soc_ptc_wrapper_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 1506.594 ; gain = 604.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:51 . Memory (MB): peak = 1506.594 ; gain = 604.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:51 . Memory (MB): peak = 1506.594 ; gain = 604.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:51 . Memory (MB): peak = 1506.594 ; gain = 604.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 1506.594 ; gain = 604.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 1506.594 ; gain = 604.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:01:02 . Memory (MB): peak = 1506.594 ; gain = 604.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:01:02 . Memory (MB): peak = 1506.594 ; gain = 604.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:01:02 . Memory (MB): peak = 1506.594 ; gain = 604.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:01:02 . Memory (MB): peak = 1506.594 ; gain = 604.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    14|
|2     |LUT1   |     1|
|3     |LUT2   |     5|
|4     |LUT3   |    65|
|5     |LUT4   |    35|
|6     |LUT5   |    12|
|7     |LUT6   |    57|
|8     |FDCE   |   106|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:01:02 . Memory (MB): peak = 1506.594 ; gain = 604.738
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 1506.594 ; gain = 502.895
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:01:02 . Memory (MB): peak = 1506.594 ; gain = 604.738
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1506.594 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1506.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 2ebda776
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 82 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:13 . Memory (MB): peak = 1506.594 ; gain = 1001.691
INFO: [Common 17-1381] The checkpoint 'C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/swerv_soc_ptc_wrapper_0_0_synth_1/swerv_soc_ptc_wrapper_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP swerv_soc_ptc_wrapper_0_0, cache-ID = 23a145803d286a3e
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.runs/swerv_soc_ptc_wrapper_0_0_synth_1/swerv_soc_ptc_wrapper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file swerv_soc_ptc_wrapper_0_0_utilization_synth.rpt -pb swerv_soc_ptc_wrapper_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 14 11:20:16 2023...
