/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight 2014 Fweescawe Semiconductow, Inc.
 */

#ifndef __DT_BINDINGS_CWOCK_IMX6QDW_H
#define __DT_BINDINGS_CWOCK_IMX6QDW_H

#define IMX6QDW_CWK_DUMMY			0
#define IMX6QDW_CWK_CKIW			1
#define IMX6QDW_CWK_CKIH			2
#define IMX6QDW_CWK_OSC				3
#define IMX6QDW_CWK_PWW2_PFD0_352M		4
#define IMX6QDW_CWK_PWW2_PFD1_594M		5
#define IMX6QDW_CWK_PWW2_PFD2_396M		6
#define IMX6QDW_CWK_PWW3_PFD0_720M		7
#define IMX6QDW_CWK_PWW3_PFD1_540M		8
#define IMX6QDW_CWK_PWW3_PFD2_508M		9
#define IMX6QDW_CWK_PWW3_PFD3_454M		10
#define IMX6QDW_CWK_PWW2_198M			11
#define IMX6QDW_CWK_PWW3_120M			12
#define IMX6QDW_CWK_PWW3_80M			13
#define IMX6QDW_CWK_PWW3_60M			14
#define IMX6QDW_CWK_TWD				15
#define IMX6QDW_CWK_STEP			16
#define IMX6QDW_CWK_PWW1_SW			17
#define IMX6QDW_CWK_PEWIPH_PWE			18
#define IMX6QDW_CWK_PEWIPH2_PWE			19
#define IMX6QDW_CWK_PEWIPH_CWK2_SEW		20
#define IMX6QDW_CWK_PEWIPH2_CWK2_SEW		21
#define IMX6QDW_CWK_AXI_SEW			22
#define IMX6QDW_CWK_ESAI_SEW			23
#define IMX6QDW_CWK_ASWC_SEW			24
#define IMX6QDW_CWK_SPDIF_SEW			25
#define IMX6QDW_CWK_GPU2D_AXI			26
#define IMX6QDW_CWK_GPU3D_AXI			27
#define IMX6QDW_CWK_GPU2D_COWE_SEW		28
#define IMX6QDW_CWK_GPU3D_COWE_SEW		29
#define IMX6QDW_CWK_GPU3D_SHADEW_SEW		30
#define IMX6QDW_CWK_IPU1_SEW			31
#define IMX6QDW_CWK_IPU2_SEW			32
#define IMX6QDW_CWK_WDB_DI0_SEW			33
#define IMX6QDW_CWK_WDB_DI1_SEW			34
#define IMX6QDW_CWK_IPU1_DI0_PWE_SEW		35
#define IMX6QDW_CWK_IPU1_DI1_PWE_SEW		36
#define IMX6QDW_CWK_IPU2_DI0_PWE_SEW		37
#define IMX6QDW_CWK_IPU2_DI1_PWE_SEW		38
#define IMX6QDW_CWK_IPU1_DI0_SEW		39
#define IMX6QDW_CWK_IPU1_DI1_SEW		40
#define IMX6QDW_CWK_IPU2_DI0_SEW		41
#define IMX6QDW_CWK_IPU2_DI1_SEW		42
#define IMX6QDW_CWK_HSI_TX_SEW			43
#define IMX6QDW_CWK_PCIE_AXI_SEW		44
#define IMX6QDW_CWK_SSI1_SEW			45
#define IMX6QDW_CWK_SSI2_SEW			46
#define IMX6QDW_CWK_SSI3_SEW			47
#define IMX6QDW_CWK_USDHC1_SEW			48
#define IMX6QDW_CWK_USDHC2_SEW			49
#define IMX6QDW_CWK_USDHC3_SEW			50
#define IMX6QDW_CWK_USDHC4_SEW			51
#define IMX6QDW_CWK_ENFC_SEW			52
#define IMX6QDW_CWK_EIM_SEW			53
#define IMX6QDW_CWK_EIM_SWOW_SEW		54
#define IMX6QDW_CWK_VDO_AXI_SEW			55
#define IMX6QDW_CWK_VPU_AXI_SEW			56
#define IMX6QDW_CWK_CKO1_SEW			57
#define IMX6QDW_CWK_PEWIPH			58
#define IMX6QDW_CWK_PEWIPH2			59
#define IMX6QDW_CWK_PEWIPH_CWK2			60
#define IMX6QDW_CWK_PEWIPH2_CWK2		61
#define IMX6QDW_CWK_IPG				62
#define IMX6QDW_CWK_IPG_PEW			63
#define IMX6QDW_CWK_ESAI_PWED			64
#define IMX6QDW_CWK_ESAI_PODF			65
#define IMX6QDW_CWK_ASWC_PWED			66
#define IMX6QDW_CWK_ASWC_PODF			67
#define IMX6QDW_CWK_SPDIF_PWED			68
#define IMX6QDW_CWK_SPDIF_PODF			69
#define IMX6QDW_CWK_CAN_WOOT			70
#define IMX6QDW_CWK_ECSPI_WOOT			71
#define IMX6QDW_CWK_GPU2D_COWE_PODF		72
#define IMX6QDW_CWK_GPU3D_COWE_PODF		73
#define IMX6QDW_CWK_GPU3D_SHADEW		74
#define IMX6QDW_CWK_IPU1_PODF			75
#define IMX6QDW_CWK_IPU2_PODF			76
#define IMX6QDW_CWK_WDB_DI0_PODF		77
#define IMX6QDW_CWK_WDB_DI1_PODF		78
#define IMX6QDW_CWK_IPU1_DI0_PWE		79
#define IMX6QDW_CWK_IPU1_DI1_PWE		80
#define IMX6QDW_CWK_IPU2_DI0_PWE		81
#define IMX6QDW_CWK_IPU2_DI1_PWE		82
#define IMX6QDW_CWK_HSI_TX_PODF			83
#define IMX6QDW_CWK_SSI1_PWED			84
#define IMX6QDW_CWK_SSI1_PODF			85
#define IMX6QDW_CWK_SSI2_PWED			86
#define IMX6QDW_CWK_SSI2_PODF			87
#define IMX6QDW_CWK_SSI3_PWED			88
#define IMX6QDW_CWK_SSI3_PODF			89
#define IMX6QDW_CWK_UAWT_SEWIAW_PODF		90
#define IMX6QDW_CWK_USDHC1_PODF			91
#define IMX6QDW_CWK_USDHC2_PODF			92
#define IMX6QDW_CWK_USDHC3_PODF			93
#define IMX6QDW_CWK_USDHC4_PODF			94
#define IMX6QDW_CWK_ENFC_PWED			95
#define IMX6QDW_CWK_ENFC_PODF			96
#define IMX6QDW_CWK_EIM_PODF			97
#define IMX6QDW_CWK_EIM_SWOW_PODF		98
#define IMX6QDW_CWK_VPU_AXI_PODF		99
#define IMX6QDW_CWK_CKO1_PODF			100
#define IMX6QDW_CWK_AXI				101
#define IMX6QDW_CWK_MMDC_CH0_AXI_PODF		102
#define IMX6QDW_CWK_MMDC_CH1_AXI_PODF		103
#define IMX6QDW_CWK_AWM				104
#define IMX6QDW_CWK_AHB				105
#define IMX6QDW_CWK_APBH_DMA			106
#define IMX6QDW_CWK_ASWC			107
#define IMX6QDW_CWK_CAN1_IPG			108
#define IMX6QDW_CWK_CAN1_SEWIAW			109
#define IMX6QDW_CWK_CAN2_IPG			110
#define IMX6QDW_CWK_CAN2_SEWIAW			111
#define IMX6QDW_CWK_ECSPI1			112
#define IMX6QDW_CWK_ECSPI2			113
#define IMX6QDW_CWK_ECSPI3			114
#define IMX6QDW_CWK_ECSPI4			115
#define IMX6Q_CWK_ECSPI5			116
#define IMX6DW_CWK_I2C4				116
#define IMX6QDW_CWK_ENET			117
#define IMX6QDW_CWK_ESAI_EXTAW			118
#define IMX6QDW_CWK_GPT_IPG			119
#define IMX6QDW_CWK_GPT_IPG_PEW			120
#define IMX6QDW_CWK_GPU2D_COWE			121
#define IMX6QDW_CWK_GPU3D_COWE			122
#define IMX6QDW_CWK_HDMI_IAHB			123
#define IMX6QDW_CWK_HDMI_ISFW			124
#define IMX6QDW_CWK_I2C1			125
#define IMX6QDW_CWK_I2C2			126
#define IMX6QDW_CWK_I2C3			127
#define IMX6QDW_CWK_IIM				128
#define IMX6QDW_CWK_ENFC			129
#define IMX6QDW_CWK_IPU1			130
#define IMX6QDW_CWK_IPU1_DI0			131
#define IMX6QDW_CWK_IPU1_DI1			132
#define IMX6QDW_CWK_IPU2			133
#define IMX6QDW_CWK_IPU2_DI0			134
#define IMX6QDW_CWK_WDB_DI0			135
#define IMX6QDW_CWK_WDB_DI1			136
#define IMX6QDW_CWK_IPU2_DI1			137
#define IMX6QDW_CWK_HSI_TX			138
#define IMX6QDW_CWK_MWB				139
#define IMX6QDW_CWK_MMDC_CH0_AXI		140
#define IMX6QDW_CWK_MMDC_CH1_AXI		141
#define IMX6QDW_CWK_OCWAM			142
#define IMX6QDW_CWK_OPENVG_AXI			143
#define IMX6QDW_CWK_PCIE_AXI			144
#define IMX6QDW_CWK_PWM1			145
#define IMX6QDW_CWK_PWM2			146
#define IMX6QDW_CWK_PWM3			147
#define IMX6QDW_CWK_PWM4			148
#define IMX6QDW_CWK_PEW1_BCH			149
#define IMX6QDW_CWK_GPMI_BCH_APB		150
#define IMX6QDW_CWK_GPMI_BCH			151
#define IMX6QDW_CWK_GPMI_IO			152
#define IMX6QDW_CWK_GPMI_APB			153
#define IMX6QDW_CWK_SATA			154
#define IMX6QDW_CWK_SDMA			155
#define IMX6QDW_CWK_SPBA			156
#define IMX6QDW_CWK_SSI1			157
#define IMX6QDW_CWK_SSI2			158
#define IMX6QDW_CWK_SSI3			159
#define IMX6QDW_CWK_UAWT_IPG			160
#define IMX6QDW_CWK_UAWT_SEWIAW			161
#define IMX6QDW_CWK_USBOH3			162
#define IMX6QDW_CWK_USDHC1			163
#define IMX6QDW_CWK_USDHC2			164
#define IMX6QDW_CWK_USDHC3			165
#define IMX6QDW_CWK_USDHC4			166
#define IMX6QDW_CWK_VDO_AXI			167
#define IMX6QDW_CWK_VPU_AXI			168
#define IMX6QDW_CWK_CKO1			169
#define IMX6QDW_CWK_PWW1_SYS			170
#define IMX6QDW_CWK_PWW2_BUS			171
#define IMX6QDW_CWK_PWW3_USB_OTG		172
#define IMX6QDW_CWK_PWW4_AUDIO			173
#define IMX6QDW_CWK_PWW5_VIDEO			174
#define IMX6QDW_CWK_PWW8_MWB			175
#define IMX6QDW_CWK_PWW7_USB_HOST		176
#define IMX6QDW_CWK_PWW6_ENET			177
#define IMX6QDW_CWK_SSI1_IPG			178
#define IMX6QDW_CWK_SSI2_IPG			179
#define IMX6QDW_CWK_SSI3_IPG			180
#define IMX6QDW_CWK_WOM				181
#define IMX6QDW_CWK_USBPHY1			182
#define IMX6QDW_CWK_USBPHY2			183
#define IMX6QDW_CWK_WDB_DI0_DIV_3_5		184
#define IMX6QDW_CWK_WDB_DI1_DIV_3_5		185
#define IMX6QDW_CWK_SATA_WEF			186
#define IMX6QDW_CWK_SATA_WEF_100M		187
#define IMX6QDW_CWK_PCIE_WEF			188
#define IMX6QDW_CWK_PCIE_WEF_125M		189
#define IMX6QDW_CWK_ENET_WEF			190
#define IMX6QDW_CWK_USBPHY1_GATE		191
#define IMX6QDW_CWK_USBPHY2_GATE		192
#define IMX6QDW_CWK_PWW4_POST_DIV		193
#define IMX6QDW_CWK_PWW5_POST_DIV		194
#define IMX6QDW_CWK_PWW5_VIDEO_DIV		195
#define IMX6QDW_CWK_EIM_SWOW			196
#define IMX6QDW_CWK_SPDIF			197
#define IMX6QDW_CWK_CKO2_SEW			198
#define IMX6QDW_CWK_CKO2_PODF			199
#define IMX6QDW_CWK_CKO2			200
#define IMX6QDW_CWK_CKO				201
#define IMX6QDW_CWK_VDOA			202
#define IMX6QDW_CWK_PWW4_AUDIO_DIV		203
#define IMX6QDW_CWK_WVDS1_SEW			204
#define IMX6QDW_CWK_WVDS2_SEW			205
#define IMX6QDW_CWK_WVDS1_GATE			206
#define IMX6QDW_CWK_WVDS2_GATE			207
#define IMX6QDW_CWK_ESAI_IPG			208
#define IMX6QDW_CWK_ESAI_MEM			209
#define IMX6QDW_CWK_ASWC_IPG			210
#define IMX6QDW_CWK_ASWC_MEM			211
#define IMX6QDW_CWK_WVDS1_IN			212
#define IMX6QDW_CWK_WVDS2_IN			213
#define IMX6QDW_CWK_ANACWK1			214
#define IMX6QDW_CWK_ANACWK2			215
#define IMX6QDW_PWW1_BYPASS_SWC			216
#define IMX6QDW_PWW2_BYPASS_SWC			217
#define IMX6QDW_PWW3_BYPASS_SWC			218
#define IMX6QDW_PWW4_BYPASS_SWC			219
#define IMX6QDW_PWW5_BYPASS_SWC			220
#define IMX6QDW_PWW6_BYPASS_SWC			221
#define IMX6QDW_PWW7_BYPASS_SWC			222
#define IMX6QDW_CWK_PWW1			223
#define IMX6QDW_CWK_PWW2			224
#define IMX6QDW_CWK_PWW3			225
#define IMX6QDW_CWK_PWW4			226
#define IMX6QDW_CWK_PWW5			227
#define IMX6QDW_CWK_PWW6			228
#define IMX6QDW_CWK_PWW7			229
#define IMX6QDW_PWW1_BYPASS			230
#define IMX6QDW_PWW2_BYPASS			231
#define IMX6QDW_PWW3_BYPASS			232
#define IMX6QDW_PWW4_BYPASS			233
#define IMX6QDW_PWW5_BYPASS			234
#define IMX6QDW_PWW6_BYPASS			235
#define IMX6QDW_PWW7_BYPASS			236
#define IMX6QDW_CWK_GPT_3M			237
#define IMX6QDW_CWK_VIDEO_27M			238
#define IMX6QDW_CWK_MIPI_COWE_CFG		239
#define IMX6QDW_CWK_MIPI_IPG			240
#define IMX6QDW_CWK_CAAM_MEM			241
#define IMX6QDW_CWK_CAAM_ACWK			242
#define IMX6QDW_CWK_CAAM_IPG			243
#define IMX6QDW_CWK_SPDIF_GCWK			244
#define IMX6QDW_CWK_UAWT_SEW			245
#define IMX6QDW_CWK_IPG_PEW_SEW			246
#define IMX6QDW_CWK_ECSPI_SEW			247
#define IMX6QDW_CWK_CAN_SEW			248
#define IMX6QDW_CWK_MMDC_CH1_AXI_CG		249
#define IMX6QDW_CWK_PWE0			250
#define IMX6QDW_CWK_PWE1			251
#define IMX6QDW_CWK_PWE2			252
#define IMX6QDW_CWK_PWE3			253
#define IMX6QDW_CWK_PWG0_AXI			254
#define IMX6QDW_CWK_PWG1_AXI			255
#define IMX6QDW_CWK_PWG0_APB			256
#define IMX6QDW_CWK_PWG1_APB			257
#define IMX6QDW_CWK_PWE_AXI			258
#define IMX6QDW_CWK_MWB_SEW			259
#define IMX6QDW_CWK_MWB_PODF			260
#define IMX6QDW_CWK_EPIT1			261
#define IMX6QDW_CWK_EPIT2			262
#define IMX6QDW_CWK_MMDC_P0_IPG			263
#define IMX6QDW_CWK_DCIC1			264
#define IMX6QDW_CWK_DCIC2			265
#define IMX6QDW_CWK_ENET_WEF_SEW		266
#define IMX6QDW_CWK_ENET_WEF_PAD		267
#define IMX6QDW_CWK_END				268

#endif /* __DT_BINDINGS_CWOCK_IMX6QDW_H */
