 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: RIPPLE                              Date:  9- 3-2023,  8:18PM
Device Used: XC9572XL-10-VQ64
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
26 /72  ( 36%) 127 /360  ( 35%) 99 /216 ( 46%)   14 /72  ( 19%) 43 /52  ( 83%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           1/18        2/54        2/90       8/13
FB2           8/18       32/54       42/90      13/13*
FB3           9/18       32/54       33/90      13/14
FB4           8/18       33/54       50/90       9/12
             -----       -----       -----      -----    
             26/72       99/216     127/360     43/52 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Signal 'RESET_n' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   27          27    |  I/O              :    38      46
Output        :   12          12    |  GCK/IO           :     2       3
Bidirectional :    3           3    |  GTS/IO           :     2       2
GCK           :    0           0    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     43          43

** Power Data **

There are 26 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'RIPPLE.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'ADDR<12>' based upon the LOC
   constraint 'P16'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'ADDR<13>' based upon the LOC
   constraint 'P15'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'ADDR<11>' based upon the LOC
   constraint 'P17'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:1007 - Removing unused input(s) 'ADDR<10>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'ADDR<11>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'ADDR<14>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'ADDR<15>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'ADDR<9>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'CDACn'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'ADDR_13_IBUF'
   is ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'ADDR_12_IBUF'
   is ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
*************************  Summary of Mapped Logic  ************************

** 15 Outputs **

Signal                                Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                  Pts   Inps          No.  Type    Use     Mode Rate State
DBUS<15>                              7     21    FB2_3   58   I/O     I/O     STD  SLOW RESET
IDEBUF_OE                             23    17    FB2_4   59   I/O     O       STD  SLOW 
DTACK_n                               0     0     FB2_10  1    I/O     O       STD  SLOW 
OVR_n_1                               0     0     FB3_6   34   I/O     O       STD  SLOW 
IDE_ROMEN                             13    14    FB3_11  33   I/O     O       STD  SLOW 
OVR_n_2                               0     0     FB3_14  35   I/O     O       STD  SLOW 
CFGOUT_n                              2     3     FB3_16  42   I/O     O       STD  SLOW SET
SLAVE_n                               9     15    FB4_2   43   I/O     O       STD  SLOW 
IOR_n                                 2     5     FB4_5   44   I/O     O       STD  SLOW 
IDECS2_n                              8     14    FB4_6   49   I/O     O       STD  SLOW 
IOW_n                                 2     5     FB4_8   45   I/O     O       STD  SLOW 
DBUS<12>                              8     22    FB4_12  52   I/O     O       STD  SLOW RESET
IDECS1_n                              8     14    FB4_14  50   I/O     O       STD  SLOW 
DBUS<13>                              6     21    FB4_15  56   I/O     I/O     STD  SLOW RESET
DBUS<14>                              7     21    FB4_17  57   I/O     I/O     STD  SLOW RESET

** 11 Buried Nodes **

Signal                                Total Total Loc     Pwr  Reg Init
Name                                  Pts   Inps          Mode State
IDE/ide_enabled/IDE/ide_enabled_CLKF  2     2     FB1_18  STD  
$OpTx$$OpTx$FX_DC$26_INV$107          1     3     FB2_1   STD  
AUTOCONFIG/ide_configured             2     22    FB2_2   STD  RESET
AUTOCONFIG/ide_base<2>                3     23    FB2_8   STD  RESET
AUTOCONFIG/ide_base<1>                3     23    FB2_9   STD  RESET
AUTOCONFIG/ide_base<0>                3     23    FB2_11  STD  RESET
ide_enable                            2     2     FB3_12  STD  RESET
IDE/as_delay<0>                       2     2     FB3_13  STD  RESET
AUTOCONFIG/shutup                     2     22    FB3_15  STD  RESET
IDE/as_delay<1>                       3     3     FB3_17  STD  RESET
IDE/ide_enabled                       9     17    FB3_18  STD  RESET

** 28 Inputs **

Signal                                Loc     Pin  Pin     Pin     
Name                                          No.  Type    Use     
ADDR<18>                              FB1_2   8    I/O     I
ADDR<17>                              FB1_5   9    I/O     I
ADDR<16>                              FB1_6   10   I/O     I
BERR_n                                FB1_8   11   I/O     I
ADDR<13>                              FB1_9   15   GCK/I/O I
ADDR<12>                              FB1_11  16   GCK/I/O I
ADDR<2>                               FB1_12  23   I/O     I
ADDR<1>                               FB1_17  20   I/O     I
AS_n                                  FB2_2   60   I/O     I
UDS_n                                 FB2_5   61   I/O     I
LDS_n                                 FB2_6   62   I/O     I
RW                                    FB2_8   63   I/O     I
RESET_n                               FB2_9   64   GSR/I/O GSR/I
ADDR<23>                              FB2_11  2    GTS/I/O I
ADDR<21>                              FB2_12  4    I/O     I
ADDR<22>                              FB2_14  5    GTS/I/O I
ADDR<20>                              FB2_15  6    I/O     I
ADDR<19>                              FB2_17  7    I/O     I
ADDR<8>                               FB3_2   22   I/O     I
ADDR<4>                               FB3_3   31   I/O     I
ADDR<5>                               FB3_4   32   I/O     I
ADDR<7>                               FB3_5   24   I/O     I
ADDR<3>                               FB3_8   25   I/O     I
ADDR<6>                               FB3_9   27   I/O     I
C3n                                   FB3_10  39   I/O     I
CFGIN_n                               FB3_12  40   I/O     I
C1n                                   FB3_17  38   I/O     I
IDE_OFF_n                             FB4_10  51   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               2/52
Number of signals used by logic mapping into function block:  2
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
(unused)              0       0     0   5     FB1_2   8     I/O     I
(unused)              0       0     0   5     FB1_3   12    I/O     
(unused)              0       0     0   5     FB1_4   13    I/O     
(unused)              0       0     0   5     FB1_5   9     I/O     I
(unused)              0       0     0   5     FB1_6   10    I/O     I
(unused)              0       0     0   5     FB1_7         (b)     
(unused)              0       0     0   5     FB1_8   11    I/O     I
(unused)              0       0     0   5     FB1_9   15    GCK/I/O I
(unused)              0       0     0   5     FB1_10  18    I/O     
(unused)              0       0     0   5     FB1_11  16    GCK/I/O I
(unused)              0       0     0   5     FB1_12  23    I/O     I
(unused)              0       0     0   5     FB1_13        (b)     
(unused)              0       0     0   5     FB1_14  17    GCK/I/O 
(unused)              0       0     0   5     FB1_15  19    I/O     
(unused)              0       0     0   5     FB1_16        (b)     
(unused)              0       0     0   5     FB1_17  20    I/O     I
IDE/ide_enabled/IDE/ide_enabled_CLKF
                      2       0     0   3     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: C1n                2: C3n              

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
IDE/ide_enabled/IDE/ide_enabled_CLKF 
                     XX...................................... 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               32/22
Number of signals used by logic mapping into function block:  32
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
$OpTx$$OpTx$FX_DC$26_INV$107
                      1       0     0   4     FB2_1         (b)     (b)
AUTOCONFIG/ide_configured
                      2       0   \/3   0     FB2_2   60    I/O     I
DBUS<15>              7       3<- \/1   0     FB2_3   58    I/O     I/O
IDEBUF_OE            23      18<-   0   0     FB2_4   59    I/O     O
(unused)              0       0   /\5   0     FB2_5   61    I/O     I
(unused)              0       0   /\5   0     FB2_6   62    I/O     I
(unused)              0       0   /\5   0     FB2_7         (b)     (b)
AUTOCONFIG/ide_base<2>
                      3       0   /\2   0     FB2_8   63    I/O     I
AUTOCONFIG/ide_base<1>
                      3       0     0   2     FB2_9   64    GSR/I/O GSR/I
DTACK_n               0       0     0   5     FB2_10  1     I/O     O
AUTOCONFIG/ide_base<0>
                      3       0     0   2     FB2_11  2     GTS/I/O I
(unused)              0       0     0   5     FB2_12  4     I/O     I
(unused)              0       0     0   5     FB2_13        (b)     
(unused)              0       0     0   5     FB2_14  5     GTS/I/O I
(unused)              0       0     0   5     FB2_15  6     I/O     I
(unused)              0       0     0   5     FB2_16        (b)     
(unused)              0       0     0   5     FB2_17  7     I/O     I
(unused)              0       0     0   5     FB2_18        (b)     

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$26_INV$107  12: ADDR<3>                    23: BERR_n 
  2: ADDR<16>                      13: ADDR<4>                    24: CFGIN_n 
  3: ADDR<17>                      14: ADDR<5>                    25: CFGOUT_n 
  4: ADDR<18>                      15: ADDR<6>                    26: LDS_n 
  5: ADDR<19>                      16: ADDR<7>                    27: DBUS<15>.PIN 
  6: ADDR<1>                       17: ADDR<8>                    28: DBUS<14>.PIN 
  7: ADDR<20>                      18: AS_n                       29: DBUS<13>.PIN 
  8: ADDR<21>                      19: AUTOCONFIG/ide_base<0>     30: RESET_n 
  9: ADDR<22>                      20: AUTOCONFIG/ide_base<1>     31: RW 
 10: ADDR<23>                      21: AUTOCONFIG/ide_base<2>     32: UDS_n 
 11: ADDR<2>                       22: AUTOCONFIG/ide_configured 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
$OpTx$$OpTx$FX_DC$26_INV$107 
                     .X.....................XX............... 3
AUTOCONFIG/ide_configured 
                     .XXXXXXXXXXXXXXXXX...X.XX.....XX........ 22
DBUS<15>             .XXXXXXXXXXXXXXXX......XX....XXX........ 21
IDEBUF_OE            X.XXX.XXXX.......XXXXXX..X....XX........ 17
AUTOCONFIG/ide_base<2> 
                     .XXXXXXXXXXXXXXXXX...X.XX.X...XX........ 23
AUTOCONFIG/ide_base<1> 
                     .XXXXXXXXXXXXXXXXX...X.XX..X..XX........ 23
DTACK_n              ........................................ 0
AUTOCONFIG/ide_base<0> 
                     .XXXXXXXXXXXXXXXXX...X.XX...X.XX........ 23
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               32/22
Number of signals used by logic mapping into function block:  32
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\3   2     FB3_1         (b)     (b)
(unused)              0       0     0   5     FB3_2   22    I/O     I
(unused)              0       0     0   5     FB3_3   31    I/O     I
(unused)              0       0     0   5     FB3_4   32    I/O     I
(unused)              0       0     0   5     FB3_5   24    I/O     I
OVR_n_1               0       0     0   5     FB3_6   34    I/O     O
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   25    I/O     I
(unused)              0       0     0   5     FB3_9   27    I/O     I
(unused)              0       0   \/5   0     FB3_10  39    I/O     I
IDE_ROMEN            13       8<-   0   0     FB3_11  33    I/O     O
ide_enable            2       0   /\3   0     FB3_12  40    I/O     I
IDE/as_delay<0>       2       0     0   3     FB3_13        (b)     (b)
OVR_n_2               0       0     0   5     FB3_14  35    I/O     O
AUTOCONFIG/shutup     2       0     0   3     FB3_15  36    I/O     (b)
CFGOUT_n              2       0     0   3     FB3_16  42    I/O     O
IDE/as_delay<1>       3       0   \/1   1     FB3_17  38    I/O     I
IDE/ide_enabled       9       4<-   0   0     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ADDR<16>          12: ADDR<4>                    23: CFGIN_n 
  2: ADDR<17>          13: ADDR<5>                    24: CFGOUT_n 
  3: ADDR<18>          14: ADDR<6>                    25: IDE/as_delay<0> 
  4: ADDR<19>          15: ADDR<7>                    26: IDE/ide_enabled 
  5: ADDR<1>           16: ADDR<8>                    27: IDE/ide_enabled/IDE/ide_enabled_CLKF 
  6: ADDR<20>          17: AS_n                       28: IDE_OFF_n 
  7: ADDR<21>          18: AUTOCONFIG/ide_base<0>     29: RESET_n 
  8: ADDR<22>          19: AUTOCONFIG/ide_base<1>     30: RW 
  9: ADDR<23>          20: AUTOCONFIG/ide_base<2>     31: UDS_n 
 10: ADDR<2>           21: AUTOCONFIG/ide_configured  32: ide_enable 
 11: ADDR<3>           22: AUTOCONFIG/shutup         

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
OVR_n_1              ........................................ 0
IDE_ROMEN            XXXX.XXXX.......XXXXX....X.............. 14
ide_enable           ...........................XX........... 2
IDE/as_delay<0>      ................X.........X............. 2
OVR_n_2              ........................................ 0
AUTOCONFIG/shutup    XXXXXXXXXXXXXXXXX....XXX.....XX......... 22
CFGOUT_n             ................X...XX.................. 3
IDE/as_delay<1>      ................X.......X.X............. 3
IDE/ide_enabled      .XXX.XXXX.......XXXXX....XX..XXX........ 17
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               33/21
Number of signals used by logic mapping into function block:  33
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/2   3     FB4_1         (b)     (b)
SLAVE_n               9       4<-   0   0     FB4_2   43    I/O     O
(unused)              0       0   /\2   3     FB4_3   46    I/O     (b)
(unused)              0       0     0   5     FB4_4   47    I/O     
IOR_n                 2       0   \/2   1     FB4_5   44    I/O     O
IDECS2_n              8       3<-   0   0     FB4_6   49    I/O     O
(unused)              0       0   /\1   4     FB4_7         (b)     (b)
IOW_n                 2       0     0   3     FB4_8   45    I/O     O
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10  51    I/O     I
(unused)              0       0   \/3   2     FB4_11  48    I/O     (b)
DBUS<12>              8       3<-   0   0     FB4_12  52    I/O     O
(unused)              0       0   \/4   1     FB4_13        (b)     (b)
IDECS1_n              8       4<- \/1   0     FB4_14  50    I/O     O
DBUS<13>              6       1<-   0   0     FB4_15  56    I/O     I/O
(unused)              0       0   \/1   4     FB4_16        (b)     (b)
DBUS<14>              7       2<-   0   0     FB4_17  57    I/O     I/O
(unused)              0       0   /\1   4     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ADDR<12>          12: ADDR<2>                 23: AUTOCONFIG/ide_configured 
  2: ADDR<13>          13: ADDR<3>                 24: CFGIN_n 
  3: ADDR<16>          14: ADDR<4>                 25: CFGOUT_n 
  4: ADDR<17>          15: ADDR<5>                 26: IDE/as_delay<0> 
  5: ADDR<18>          16: ADDR<6>                 27: IDE/as_delay<1> 
  6: ADDR<19>          17: ADDR<7>                 28: IDE/ide_enabled 
  7: ADDR<1>           18: ADDR<8>                 29: LDS_n 
  8: ADDR<20>          19: AS_n                    30: RESET_n 
  9: ADDR<21>          20: AUTOCONFIG/ide_base<0>  31: RW 
 10: ADDR<22>          21: AUTOCONFIG/ide_base<1>  32: UDS_n 
 11: ADDR<23>          22: AUTOCONFIG/ide_base<2>  33: ide_enable 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
SLAVE_n              ..XXXX.XXXX.......XXXXXXX............... 15
IOR_n                ..................X......X..X.XX........ 5
IDECS2_n             .XXXXX.XXXX........XXXX....X............ 14
IOW_n                ..................X.......X.X.XX........ 5
DBUS<12>             ..XXXXXXXXXXXXXXXX.....XX....XXXX....... 22
IDECS1_n             X.XXXX.XXXX........XXXX....X............ 14
DBUS<13>             ..XXXXXXXXXXXXXXXX.....XX....XXX........ 21
DBUS<14>             ..XXXXXXXXXXXXXXXX.....XX....XXX........ 21
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

$OpTx$$OpTx$FX_DC$26_INV$107 = !ADDR<16> & !CFGIN_n & CFGOUT_n;    

AUTOCONFIG/ide_base<0>.D = DBUS<13>.PIN;
   AUTOCONFIG/ide_base<0>.CLK = !UDS_n;
   !AUTOCONFIG/ide_base<0>.AR = RESET_n;	// GSR
   AUTOCONFIG/ide_base<0>.CE = !ADDR<16> & !RW & !AUTOCONFIG/ide_configured & 
	!AS_n & !ADDR<5> & ADDR<3> & !ADDR<4> & ADDR<6> & 
	!ADDR<2> & ADDR<1> & !ADDR<7> & !CFGIN_n & !ADDR<20> & 
	ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<23> & ADDR<22> & 
	ADDR<21> & !ADDR<8> & CFGOUT_n;    

AUTOCONFIG/ide_base<1>.D = DBUS<14>.PIN;
   AUTOCONFIG/ide_base<1>.CLK = !UDS_n;
   !AUTOCONFIG/ide_base<1>.AR = RESET_n;	// GSR
   AUTOCONFIG/ide_base<1>.CE = !ADDR<16> & !RW & !AUTOCONFIG/ide_configured & 
	!AS_n & !ADDR<5> & ADDR<3> & !ADDR<4> & ADDR<6> & 
	!ADDR<2> & ADDR<1> & !ADDR<7> & !CFGIN_n & !ADDR<20> & 
	ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<23> & ADDR<22> & 
	ADDR<21> & !ADDR<8> & CFGOUT_n;    

AUTOCONFIG/ide_base<2>.D = DBUS<15>.PIN;
   AUTOCONFIG/ide_base<2>.CLK = !UDS_n;
   !AUTOCONFIG/ide_base<2>.AR = RESET_n;	// GSR
   AUTOCONFIG/ide_base<2>.CE = !ADDR<16> & !RW & !AUTOCONFIG/ide_configured & 
	!AS_n & !ADDR<5> & ADDR<3> & !ADDR<4> & ADDR<6> & 
	!ADDR<2> & ADDR<1> & !ADDR<7> & !CFGIN_n & !ADDR<20> & 
	ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<23> & ADDR<22> & 
	ADDR<21> & !ADDR<8> & CFGOUT_n;    

AUTOCONFIG/ide_configured.D = Vcc;
   AUTOCONFIG/ide_configured.CLK = !UDS_n;
   !AUTOCONFIG/ide_configured.AR = RESET_n;	// GSR
   AUTOCONFIG/ide_configured.CE = !ADDR<16> & !RW & !AUTOCONFIG/ide_configured & 
	!AS_n & !ADDR<5> & ADDR<3> & !ADDR<4> & ADDR<6> & 
	!ADDR<2> & !ADDR<1> & !ADDR<7> & !CFGIN_n & !ADDR<20> & 
	ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<23> & ADDR<22> & 
	ADDR<21> & !ADDR<8> & CFGOUT_n;    

AUTOCONFIG/shutup.D = Vcc;
   AUTOCONFIG/shutup.CLK = !UDS_n;
   !AUTOCONFIG/shutup.AR = RESET_n;	// GSR
   AUTOCONFIG/shutup.CE = !ADDR<16> & !RW & !AUTOCONFIG/shutup & !AS_n & 
	!ADDR<5> & ADDR<3> & !ADDR<4> & ADDR<6> & ADDR<2> & 
	!ADDR<1> & !ADDR<7> & !CFGIN_n & !ADDR<20> & ADDR<19> & 
	!ADDR<18> & !ADDR<17> & ADDR<23> & ADDR<22> & ADDR<21> & 
	!ADDR<8> & CFGOUT_n;    

CFGOUT_n.D = !AUTOCONFIG/ide_configured & !AUTOCONFIG/shutup;
   CFGOUT_n.CLK = AS_n;
   !CFGOUT_n.AP = RESET_n;	// GSR    

!DBUS<12>.D = !ADDR<5> & !ADDR<3> & !ADDR<4> & !ADDR<6> & 
	ADDR<1> & !ADDR<7> & !ADDR<8>
	# !ADDR<5> & !ADDR<3> & !ADDR<4> & !ADDR<2> & 
	!ADDR<7> & !ide_enable & !ADDR<8>
;Imported pterms FB4_11
	# !ADDR<5> & !ADDR<3> & !ADDR<4> & ADDR<6> & 
	!ADDR<2> & !ADDR<7> & !ADDR<8>
	# !ADDR<3> & !ADDR<4> & !ADDR<6> & ADDR<2> & 
	ADDR<1> & !ADDR<7> & !ADDR<8>
	# !ADDR<5> & !ADDR<3> & ADDR<4> & !ADDR<6> & 
	!ADDR<2> & !ADDR<1> & !ADDR<7> & !ADDR<8>;
   DBUS<12>.CLK = !UDS_n;
   !DBUS<12>.AR = RESET_n;	// GSR
   DBUS<12>.OE = RESET_n & !ADDR<16> & RW & !CFGIN_n & !ADDR<20> & 
	ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<23> & ADDR<22> & 
	ADDR<21> & CFGOUT_n;
   DBUS<12>.CE = !ADDR<16> & RW & !CFGIN_n & !ADDR<20> & ADDR<19> & 
	!ADDR<18> & !ADDR<17> & ADDR<23> & ADDR<22> & ADDR<21> & 
	CFGOUT_n;    

!DBUS<13>.D = !ADDR<5> & !ADDR<3> & !ADDR<4> & ADDR<6> & 
	!ADDR<2> & !ADDR<7> & !ADDR<8>
	# !ADDR<5> & !ADDR<3> & !ADDR<4> & !ADDR<2> & 
	!ADDR<1> & !ADDR<7> & !ADDR<8>
;Imported pterms FB4_14
	# !ADDR<5> & !ADDR<3> & ADDR<4> & !ADDR<6> & 
	ADDR<2> & ADDR<1> & !ADDR<7> & !ADDR<8>;
   DBUS<13>.CLK = !UDS_n;
   !DBUS<13>.AR = RESET_n;	// GSR
   DBUS<13>.OE = RESET_n & !ADDR<16> & RW & !CFGIN_n & !ADDR<20> & 
	ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<23> & ADDR<22> & 
	ADDR<21> & CFGOUT_n;
   DBUS<13>.CE = !ADDR<16> & RW & !CFGIN_n & !ADDR<20> & ADDR<19> & 
	!ADDR<18> & !ADDR<17> & ADDR<23> & ADDR<22> & ADDR<21> & 
	CFGOUT_n;    

!DBUS<14>.D = !ADDR<5> & !ADDR<3> & !ADDR<4> & ADDR<6> & 
	!ADDR<2> & !ADDR<7> & !ADDR<8>
	# !ADDR<5> & !ADDR<3> & !ADDR<4> & !ADDR<6> & 
	ADDR<1> & !ADDR<7> & !ADDR<8>
;Imported pterms FB4_16
	# !ADDR<5> & !ADDR<3> & !ADDR<6> & !ADDR<2> & 
	ADDR<1> & !ADDR<7> & !ADDR<8>
;Imported pterms FB4_18
	# !ADDR<5> & !ADDR<3> & ADDR<4> & !ADDR<6> & 
	ADDR<2> & !ADDR<1> & !ADDR<7> & !ADDR<8>;
   DBUS<14>.CLK = !UDS_n;
   !DBUS<14>.AR = RESET_n;	// GSR
   DBUS<14>.OE = RESET_n & !ADDR<16> & RW & !CFGIN_n & !ADDR<20> & 
	ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<23> & ADDR<22> & 
	ADDR<21> & CFGOUT_n;
   DBUS<14>.CE = !ADDR<16> & RW & !CFGIN_n & !ADDR<20> & ADDR<19> & 
	!ADDR<18> & !ADDR<17> & ADDR<23> & ADDR<22> & ADDR<21> & 
	CFGOUT_n;    

!DBUS<15>.D = !ADDR<5> & !ADDR<3> & !ADDR<4> & !ADDR<2> & 
	ADDR<1> & !ADDR<7> & !ADDR<8>
;Imported pterms FB2_2
	# !ADDR<5> & !ADDR<3> & !ADDR<4> & ADDR<6> & 
	!ADDR<2> & !ADDR<7> & !ADDR<8>
	# ADDR<5> & ADDR<3> & !ADDR<4> & !ADDR<6> & 
	ADDR<2> & ADDR<1> & !ADDR<7> & !ADDR<8>
	# !ADDR<5> & !ADDR<3> & ADDR<4> & !ADDR<6> & 
	ADDR<2> & ADDR<1> & !ADDR<7> & !ADDR<8>;
   DBUS<15>.CLK = !UDS_n;
   !DBUS<15>.AR = RESET_n;	// GSR
   DBUS<15>.OE = RESET_n & !ADDR<16> & RW & !CFGIN_n & !ADDR<20> & 
	ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<23> & ADDR<22> & 
	ADDR<21> & CFGOUT_n;
   DBUS<15>.CE = !ADDR<16> & RW & !CFGIN_n & !ADDR<20> & ADDR<19> & 
	!ADDR<18> & !ADDR<17> & ADDR<23> & ADDR<22> & ADDR<21> & 
	CFGOUT_n;    

DTACK_n = Gnd;
   DTACK_n.OE = Gnd;    

IDE/as_delay<0>.D = Gnd;
   IDE/as_delay<0>.CLK = IDE/ide_enabled/IDE/ide_enabled_CLKF;
   IDE/as_delay<0>.AP = AS_n;    

IDE/as_delay<1>.D = IDE/as_delay<0>;
   IDE/as_delay<1>.CLK = IDE/ide_enabled/IDE/ide_enabled_CLKF;
   IDE/as_delay<1>.AP = AS_n;    

IDE/ide_enabled.T = !UDS_n & AUTOCONFIG/ide_base<0> & 
	AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & !RW & 
	AUTOCONFIG/ide_configured & !IDE/ide_enabled & !AS_n & !ADDR<20> & ADDR<19> & 
	ADDR<18> & ADDR<17> & ADDR<23> & ADDR<22> & ADDR<21> & 
	ide_enable
	# !UDS_n & AUTOCONFIG/ide_base<0> & 
	AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & !RW & 
	AUTOCONFIG/ide_configured & !IDE/ide_enabled & !AS_n & !ADDR<20> & !ADDR<19> & 
	ADDR<18> & ADDR<17> & ADDR<23> & ADDR<22> & ADDR<21> & 
	ide_enable
	# !UDS_n & AUTOCONFIG/ide_base<0> & 
	!AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & !RW & 
	AUTOCONFIG/ide_configured & !IDE/ide_enabled & !AS_n & !ADDR<20> & ADDR<19> & 
	!ADDR<18> & ADDR<17> & ADDR<23> & ADDR<22> & ADDR<21> & 
	ide_enable
	# !UDS_n & AUTOCONFIG/ide_base<0> & 
	!AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & !RW & 
	AUTOCONFIG/ide_configured & !IDE/ide_enabled & !AS_n & !ADDR<20> & !ADDR<19> & 
	!ADDR<18> & ADDR<17> & ADDR<23> & ADDR<22> & ADDR<21> & 
	ide_enable
;Imported pterms FB3_1
	# !UDS_n & !AUTOCONFIG/ide_base<0> & 
	AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & !RW & 
	AUTOCONFIG/ide_configured & !IDE/ide_enabled & !AS_n & !ADDR<20> & !ADDR<19> & 
	ADDR<18> & !ADDR<17> & ADDR<23> & ADDR<22> & ADDR<21> & 
	ide_enable
	# !UDS_n & !AUTOCONFIG/ide_base<0> & 
	!AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & !RW & 
	AUTOCONFIG/ide_configured & !IDE/ide_enabled & !AS_n & !ADDR<20> & ADDR<19> & 
	!ADDR<18> & !ADDR<17> & ADDR<23> & ADDR<22> & ADDR<21> & 
	ide_enable
	# !UDS_n & !AUTOCONFIG/ide_base<0> & 
	!AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & !RW & 
	AUTOCONFIG/ide_configured & !IDE/ide_enabled & !AS_n & !ADDR<20> & !ADDR<19> & 
	!ADDR<18> & !ADDR<17> & ADDR<23> & ADDR<22> & ADDR<21> & 
	ide_enable
;Imported pterms FB3_17
	# !UDS_n & !AUTOCONFIG/ide_base<0> & 
	AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & !RW & 
	AUTOCONFIG/ide_configured & !IDE/ide_enabled & !AS_n & !ADDR<20> & ADDR<19> & 
	ADDR<18> & !ADDR<17> & ADDR<23> & ADDR<22> & ADDR<21> & 
	ide_enable;
   IDE/ide_enabled.CLK = IDE/ide_enabled/IDE/ide_enabled_CLKF;
   !IDE/ide_enabled.AR = RESET_n;	// GSR    

!IDE/ide_enabled/IDE/ide_enabled_CLKF = C1n
	$ C3n;    

IDEBUF_OE = AS_n
	# ADDR<20>
	# !ADDR<23>
	# !ADDR<22>
	# !ADDR<21>
;Imported pterms FB2_3
	# !BERR_n
;Imported pterms FB2_5
	# !AUTOCONFIG/ide_base<0> & ADDR<17>
	# AUTOCONFIG/ide_base<2> & !ADDR<19>
	# !AUTOCONFIG/ide_configured & !ADDR<19>
	# !AUTOCONFIG/ide_configured & ADDR<18>
	# !AUTOCONFIG/ide_configured & ADDR<17>
;Imported pterms FB2_6
	# !AUTOCONFIG/ide_base<1> & ADDR<18>
	# !AUTOCONFIG/ide_configured & 
	!$OpTx$$OpTx$FX_DC$26_INV$107
	# AUTOCONFIG/ide_base<0> & !ADDR<19> & !ADDR<17>
	# AUTOCONFIG/ide_base<0> & ADDR<18> & !ADDR<17>
	# !AUTOCONFIG/ide_base<2> & ADDR<19> & ADDR<17>
;Imported pterms FB2_7
	# AUTOCONFIG/ide_base<0> & !ADDR<17> & 
	!$OpTx$$OpTx$FX_DC$26_INV$107
	# AUTOCONFIG/ide_base<1> & !ADDR<19> & !ADDR<18>
	# AUTOCONFIG/ide_base<1> & !ADDR<18> & ADDR<17>
	# !AUTOCONFIG/ide_base<2> & ADDR<19> & ADDR<18>
	# !AUTOCONFIG/ide_base<2> & ADDR<19> & 
	!$OpTx$$OpTx$FX_DC$26_INV$107
;Imported pterms FB2_8
	# UDS_n & RW & LDS_n
	# AUTOCONFIG/ide_base<1> & !ADDR<18> & 
	!$OpTx$$OpTx$FX_DC$26_INV$107;    

!IDECS1_n = AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & 
	AUTOCONFIG/ide_base<2> & !ADDR<16> & ADDR<12> & AUTOCONFIG/ide_configured & 
	IDE/ide_enabled & !ADDR<20> & ADDR<19> & ADDR<18> & ADDR<17> & 
	ADDR<23> & ADDR<22> & ADDR<21>
	# AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & 
	!AUTOCONFIG/ide_base<2> & !ADDR<16> & ADDR<12> & AUTOCONFIG/ide_configured & 
	IDE/ide_enabled & !ADDR<20> & !ADDR<19> & ADDR<18> & ADDR<17> & 
	ADDR<23> & ADDR<22> & ADDR<21>
	# AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & 
	AUTOCONFIG/ide_base<2> & !ADDR<16> & ADDR<12> & AUTOCONFIG/ide_configured & 
	IDE/ide_enabled & !ADDR<20> & ADDR<19> & !ADDR<18> & ADDR<17> & 
	ADDR<23> & ADDR<22> & ADDR<21>
	# AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & 
	!AUTOCONFIG/ide_base<2> & !ADDR<16> & ADDR<12> & AUTOCONFIG/ide_configured & 
	IDE/ide_enabled & !ADDR<20> & !ADDR<19> & !ADDR<18> & ADDR<17> & 
	ADDR<23> & ADDR<22> & ADDR<21>
;Imported pterms FB4_13
	# !AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & 
	AUTOCONFIG/ide_base<2> & !ADDR<16> & ADDR<12> & AUTOCONFIG/ide_configured & 
	IDE/ide_enabled & !ADDR<20> & ADDR<19> & ADDR<18> & !ADDR<17> & 
	ADDR<23> & ADDR<22> & ADDR<21>
	# !AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & 
	!AUTOCONFIG/ide_base<2> & !ADDR<16> & ADDR<12> & AUTOCONFIG/ide_configured & 
	IDE/ide_enabled & !ADDR<20> & !ADDR<19> & ADDR<18> & !ADDR<17> & 
	ADDR<23> & ADDR<22> & ADDR<21>
	# !AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & 
	AUTOCONFIG/ide_base<2> & !ADDR<16> & ADDR<12> & AUTOCONFIG/ide_configured & 
	IDE/ide_enabled & !ADDR<20> & ADDR<19> & !ADDR<18> & !ADDR<17> & 
	ADDR<23> & ADDR<22> & ADDR<21>
	# !AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & 
	!AUTOCONFIG/ide_base<2> & !ADDR<16> & ADDR<12> & AUTOCONFIG/ide_configured & 
	IDE/ide_enabled & !ADDR<20> & !ADDR<19> & !ADDR<18> & !ADDR<17> & 
	ADDR<23> & ADDR<22> & ADDR<21>;    

!IDECS2_n = AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & 
	AUTOCONFIG/ide_base<2> & !ADDR<16> & ADDR<13> & AUTOCONFIG/ide_configured & 
	IDE/ide_enabled & !ADDR<20> & ADDR<19> & ADDR<18> & ADDR<17> & 
	ADDR<23> & ADDR<22> & ADDR<21>
	# AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & 
	!AUTOCONFIG/ide_base<2> & !ADDR<16> & ADDR<13> & AUTOCONFIG/ide_configured & 
	IDE/ide_enabled & !ADDR<20> & !ADDR<19> & ADDR<18> & ADDR<17> & 
	ADDR<23> & ADDR<22> & ADDR<21>
	# AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & 
	AUTOCONFIG/ide_base<2> & !ADDR<16> & ADDR<13> & AUTOCONFIG/ide_configured & 
	IDE/ide_enabled & !ADDR<20> & ADDR<19> & !ADDR<18> & ADDR<17> & 
	ADDR<23> & ADDR<22> & ADDR<21>
	# AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & 
	!AUTOCONFIG/ide_base<2> & !ADDR<16> & ADDR<13> & AUTOCONFIG/ide_configured & 
	IDE/ide_enabled & !ADDR<20> & !ADDR<19> & !ADDR<18> & ADDR<17> & 
	ADDR<23> & ADDR<22> & ADDR<21>
	# !AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & 
	AUTOCONFIG/ide_base<2> & !ADDR<16> & ADDR<13> & AUTOCONFIG/ide_configured & 
	IDE/ide_enabled & !ADDR<20> & ADDR<19> & ADDR<18> & !ADDR<17> & 
	ADDR<23> & ADDR<22> & ADDR<21>
;Imported pterms FB4_5
	# !AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & 
	!AUTOCONFIG/ide_base<2> & !ADDR<16> & ADDR<13> & AUTOCONFIG/ide_configured & 
	IDE/ide_enabled & !ADDR<20> & !ADDR<19> & ADDR<18> & !ADDR<17> & 
	ADDR<23> & ADDR<22> & ADDR<21>
	# !AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & 
	AUTOCONFIG/ide_base<2> & !ADDR<16> & ADDR<13> & AUTOCONFIG/ide_configured & 
	IDE/ide_enabled & !ADDR<20> & ADDR<19> & !ADDR<18> & !ADDR<17> & 
	ADDR<23> & ADDR<22> & ADDR<21>
;Imported pterms FB4_7
	# !AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & 
	!AUTOCONFIG/ide_base<2> & !ADDR<16> & ADDR<13> & AUTOCONFIG/ide_configured & 
	IDE/ide_enabled & !ADDR<20> & !ADDR<19> & !ADDR<18> & !ADDR<17> & 
	ADDR<23> & ADDR<22> & ADDR<21>;    

IDE_ROMEN = !AUTOCONFIG/ide_configured
	# ADDR<20>
	# !ADDR<23>
	# !ADDR<22>
	# !ADDR<21>
;Imported pterms FB3_10
	# AS_n
	# AUTOCONFIG/ide_base<1> & !ADDR<18>
	# !AUTOCONFIG/ide_base<1> & ADDR<18>
	# AUTOCONFIG/ide_base<2> & !ADDR<19>
	# !AUTOCONFIG/ide_base<2> & ADDR<19>
;Imported pterms FB3_12
	# AUTOCONFIG/ide_base<0> & !ADDR<17>
	# !AUTOCONFIG/ide_base<0> & ADDR<17>
	# !ADDR<16> & IDE/ide_enabled;    

!IOR_n = !UDS_n & RW & !AS_n & !IDE/as_delay<0>
	# RW & !AS_n & !LDS_n & !IDE/as_delay<0>;    

!IOW_n = !UDS_n & !RW & !AS_n & !IDE/as_delay<1>
	# !RW & !AS_n & !IDE/as_delay<1> & !LDS_n;    

OVR_n_1 = Gnd;
   OVR_n_1.OE = Gnd;    

OVR_n_2 = Gnd;
   OVR_n_2.OE = Gnd;    

!SLAVE_n = !ADDR<16> & !AS_n & !CFGIN_n & !ADDR<20> & 
	ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<23> & ADDR<22> & 
	ADDR<21> & CFGOUT_n
	# AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & 
	AUTOCONFIG/ide_base<2> & AUTOCONFIG/ide_configured & !AS_n & !ADDR<20> & 
	ADDR<19> & ADDR<18> & ADDR<17> & ADDR<23> & ADDR<22> & 
	ADDR<21>
	# AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & 
	!AUTOCONFIG/ide_base<2> & AUTOCONFIG/ide_configured & !AS_n & !ADDR<20> & 
	!ADDR<19> & ADDR<18> & ADDR<17> & ADDR<23> & ADDR<22> & 
	ADDR<21>
	# AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & 
	AUTOCONFIG/ide_base<2> & AUTOCONFIG/ide_configured & !AS_n & !ADDR<20> & 
	ADDR<19> & !ADDR<18> & ADDR<17> & ADDR<23> & ADDR<22> & 
	ADDR<21>
	# AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & 
	!AUTOCONFIG/ide_base<2> & AUTOCONFIG/ide_configured & !AS_n & !ADDR<20> & 
	!ADDR<19> & !ADDR<18> & ADDR<17> & ADDR<23> & ADDR<22> & 
	ADDR<21>
;Imported pterms FB4_1
	# !AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & 
	AUTOCONFIG/ide_base<2> & AUTOCONFIG/ide_configured & !AS_n & !ADDR<20> & 
	ADDR<19> & ADDR<18> & !ADDR<17> & ADDR<23> & ADDR<22> & 
	ADDR<21>
	# !AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & 
	AUTOCONFIG/ide_base<2> & AUTOCONFIG/ide_configured & !AS_n & !ADDR<20> & 
	ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<23> & ADDR<22> & 
	ADDR<21>
;Imported pterms FB4_3
	# !AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & 
	!AUTOCONFIG/ide_base<2> & AUTOCONFIG/ide_configured & !AS_n & !ADDR<20> & 
	!ADDR<19> & ADDR<18> & !ADDR<17> & ADDR<23> & ADDR<22> & 
	ADDR<21>
	# !AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & 
	!AUTOCONFIG/ide_base<2> & AUTOCONFIG/ide_configured & !AS_n & !ADDR<20> & 
	!ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<23> & ADDR<22> & 
	ADDR<21>;    

ide_enable.D = IDE_OFF_n;
   ide_enable.CLK = !RESET_n;    

******************************  Device Pin Out *****************************

Device : XC9572XL-10-VQ64


   -----------------------------------------------  
  /48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 \
 | 49                                           32 | 
 | 50                                           31 | 
 | 51                                           30 | 
 | 52                                           29 | 
 | 53                                           28 | 
 | 54                                           27 | 
 | 55                                           26 | 
 | 56              XC9572XL-10-VQ64             25 | 
 | 57                                           24 | 
 | 58                                           23 | 
 | 59                                           22 | 
 | 60                                           21 | 
 | 61                                           20 | 
 | 62                                           19 | 
 | 63                                           18 | 
 | 64                                           17 | 
 \ 1  2  3  4  5  6  7  8  9  10 11 12 13 14 15 16 /
   -----------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 DTACK_n                          33 IDE_ROMEN                     
  2 ADDR<23>                         34 OVR_n_1                       
  3 VCC                              35 OVR_n_2                       
  4 ADDR<21>                         36 KPR                           
  5 ADDR<22>                         37 VCC                           
  6 ADDR<20>                         38 C1n                           
  7 ADDR<19>                         39 C3n                           
  8 ADDR<18>                         40 CFGIN_n                       
  9 ADDR<17>                         41 GND                           
 10 ADDR<16>                         42 CFGOUT_n                      
 11 BERR_n                           43 SLAVE_n                       
 12 KPR                              44 IOR_n                         
 13 KPR                              45 IOW_n                         
 14 GND                              46 KPR                           
 15 ADDR<13>                         47 KPR                           
 16 ADDR<12>                         48 KPR                           
 17 KPR                              49 IDECS2_n                      
 18 KPR                              50 IDECS1_n                      
 19 KPR                              51 IDE_OFF_n                     
 20 ADDR<1>                          52 DBUS<12>                      
 21 GND                              53 TDO                           
 22 ADDR<8>                          54 GND                           
 23 ADDR<2>                          55 VCC                           
 24 ADDR<7>                          56 DBUS<13>                      
 25 ADDR<3>                          57 DBUS<14>                      
 26 VCC                              58 DBUS<15>                      
 27 ADDR<6>                          59 IDEBUF_OE                     
 28 TDI                              60 AS_n                          
 29 TMS                              61 UDS_n                         
 30 TCK                              62 LDS_n                         
 31 ADDR<4>                          63 RW                            
 32 ADDR<5>                          64 RESET_n                       


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : XC9572XL-10-VQ64
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : SLOW
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
