// Seed: 2652556203
module module_0;
  initial begin
    begin
      id_1 = 1;
    end
    begin
      $display;
      id_2 <= "";
      $display(1'h0);
      id_2 = id_2;
    end
    #id_3 id_3 = id_3;
  end
  wire id_5;
endmodule
module module_1 ();
  reg id_1;
  initial begin
    begin
      @(posedge 1 or 1) begin
        begin
          id_1 <= id_1;
        end : id_2
        `define pp_3 0
        `pp_3 = id_2;
        if (1 - 1'b0 - id_1) id_2 = id_2;
        else `pp_3 = 1;
      end
    end
  end
  module_0();
  assign id_1 = 1'b0;
  wire id_4;
  wire id_5;
  wire id_6;
  assign id_5 = id_4;
  wire id_7;
  wire id_8;
endmodule
