*credit : https://www.fpga4student.com/2017/08/verilog-code-for-clock-divider-on-fpga.html
