verilog work "half_adder.v"
verilog work "full_adder.v"
verilog work "fout_bit_adder_sub.v"
verilog work "test.v"
verilog work "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v"
