{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635941177371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635941177372 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 03 09:06:17 2021 " "Processing started: Wed Nov 03 09:06:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635941177372 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635941177372 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off detector_de_padrao -c detector_de_padrao " "Command: quartus_map --read_settings_files=on --write_settings_files=off detector_de_padrao -c detector_de_padrao" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635941177372 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635941178071 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635941178071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detector_de_padrao.sv 1 1 " "Found 1 design units, including 1 entities, in source file detector_de_padrao.sv" { { "Info" "ISGN_ENTITY_NAME" "1 detector_de_padrao " "Found entity 1: detector_de_padrao" {  } { { "detector_de_padrao.sv" "" { Text "D:/Projetos/detector_de_padrao/detector_de_padrao.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635941185898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635941185898 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "detector_de_padrao " "Elaborating entity \"detector_de_padrao\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635941185982 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "detector_de_padrao.sv(21) " "Verilog HDL Case Statement warning at detector_de_padrao.sv(21): case item expression never matches the case expression" {  } { { "detector_de_padrao.sv" "" { Text "D:/Projetos/detector_de_padrao/detector_de_padrao.sv" 21 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1635941185983 "|detector_de_padrao"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "detector_de_padrao.sv(24) " "Verilog HDL Case Statement warning at detector_de_padrao.sv(24): case item expression never matches the case expression" {  } { { "detector_de_padrao.sv" "" { Text "D:/Projetos/detector_de_padrao/detector_de_padrao.sv" 24 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1635941185984 "|detector_de_padrao"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 detector_de_padrao.sv(35) " "Verilog HDL assignment warning at detector_de_padrao.sv(35): truncated value with size 32 to match size of target (1)" {  } { { "detector_de_padrao.sv" "" { Text "D:/Projetos/detector_de_padrao/detector_de_padrao.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635941185984 "|detector_de_padrao"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 detector_de_padrao.sv(40) " "Verilog HDL assignment warning at detector_de_padrao.sv(40): truncated value with size 32 to match size of target (1)" {  } { { "detector_de_padrao.sv" "" { Text "D:/Projetos/detector_de_padrao/detector_de_padrao.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635941185984 "|detector_de_padrao"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 detector_de_padrao.sv(42) " "Verilog HDL assignment warning at detector_de_padrao.sv(42): truncated value with size 32 to match size of target (1)" {  } { { "detector_de_padrao.sv" "" { Text "D:/Projetos/detector_de_padrao/detector_de_padrao.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635941185984 "|detector_de_padrao"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 detector_de_padrao.sv(45) " "Verilog HDL assignment warning at detector_de_padrao.sv(45): truncated value with size 32 to match size of target (1)" {  } { { "detector_de_padrao.sv" "" { Text "D:/Projetos/detector_de_padrao/detector_de_padrao.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635941185984 "|detector_de_padrao"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "detector_de_padrao.sv(47) " "Verilog HDL Case Statement warning at detector_de_padrao.sv(47): case item expression never matches the case expression" {  } { { "detector_de_padrao.sv" "" { Text "D:/Projetos/detector_de_padrao/detector_de_padrao.sv" 47 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1635941185984 "|detector_de_padrao"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "detector_de_padrao.sv(53) " "Verilog HDL Case Statement warning at detector_de_padrao.sv(53): case item expression never matches the case expression" {  } { { "detector_de_padrao.sv" "" { Text "D:/Projetos/detector_de_padrao/detector_de_padrao.sv" 53 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1635941185984 "|detector_de_padrao"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S GND " "Pin \"S\" is stuck at GND" {  } { { "detector_de_padrao.sv" "" { Text "D:/Projetos/detector_de_padrao/detector_de_padrao.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635941186520 "|detector_de_padrao|S"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1635941186520 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635941186646 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635941186646 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "detector_de_padrao.sv" "" { Text "D:/Projetos/detector_de_padrao/detector_de_padrao.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635941186665 "|detector_de_padrao|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I " "No output dependent on input pin \"I\"" {  } { { "detector_de_padrao.sv" "" { Text "D:/Projetos/detector_de_padrao/detector_de_padrao.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635941186665 "|detector_de_padrao|I"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "detector_de_padrao.sv" "" { Text "D:/Projetos/detector_de_padrao/detector_de_padrao.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635941186665 "|detector_de_padrao|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1635941186665 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635941186665 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635941186665 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635941186665 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635941186683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 03 09:06:26 2021 " "Processing ended: Wed Nov 03 09:06:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635941186683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635941186683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635941186683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635941186683 ""}
