/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [20:0] _01_;
  wire [3:0] _02_;
  reg [9:0] _03_;
  reg [4:0] _04_;
  reg [4:0] _05_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [24:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire [14:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire [21:0] celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire [5:0] celloutsig_0_28z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [5:0] celloutsig_0_35z;
  wire [2:0] celloutsig_0_36z;
  wire [5:0] celloutsig_0_38z;
  wire [11:0] celloutsig_0_39z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [36:0] celloutsig_0_42z;
  wire [9:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_52z;
  wire [15:0] celloutsig_0_53z;
  wire [5:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire [17:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_11z;
  wire [29:0] celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [21:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [15:0] celloutsig_1_2z;
  wire [22:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [17:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire [11:0] celloutsig_1_9z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~(celloutsig_1_0z[6] ^ celloutsig_1_3z[3]);
  assign celloutsig_1_19z = ~(_00_ ^ celloutsig_1_13z[29]);
  assign celloutsig_0_11z = ~(celloutsig_0_6z[5] ^ celloutsig_0_6z[7]);
  reg [3:0] _09_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _09_ <= 4'h0;
    else _09_ <= in_data[133:130];
  assign { _00_, _02_[2:0] } = _09_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 10'h000;
    else _03_ <= { celloutsig_1_8z[4], _00_, _02_[2:0], celloutsig_1_11z };
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 5'h00;
    else _04_ <= celloutsig_1_14z[5:1];
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _05_ <= 5'h00;
    else _05_ <= celloutsig_0_14z[5:1];
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _01_ <= 21'h000000;
    else _01_ <= in_data[45:25];
  assign celloutsig_0_42z = { celloutsig_0_28z[5], celloutsig_0_23z, celloutsig_0_41z, celloutsig_0_26z, celloutsig_0_22z, celloutsig_0_30z } & { celloutsig_0_22z[0], celloutsig_0_27z, celloutsig_0_36z, celloutsig_0_41z, celloutsig_0_38z, celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_0_5z = { celloutsig_0_4z[4:0], celloutsig_0_1z } & { celloutsig_0_0z[2:1], celloutsig_0_3z };
  assign celloutsig_1_11z = in_data[104:100] & celloutsig_1_9z[6:2];
  assign celloutsig_0_12z = { _01_[3:2], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_3z } & { celloutsig_0_7z[11:4], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_14z = { celloutsig_0_3z[2:1], celloutsig_0_13z } & celloutsig_0_6z[6:1];
  assign celloutsig_0_24z = { celloutsig_0_18z[6:2], celloutsig_0_4z } & celloutsig_0_12z[23:9];
  assign celloutsig_0_25z = celloutsig_0_12z[15:13] & celloutsig_0_3z[2:0];
  assign celloutsig_0_26z = { celloutsig_0_6z[4:3], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_1z } & { celloutsig_0_17z[9:3], celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_25z, celloutsig_0_23z };
  assign celloutsig_0_28z = celloutsig_0_26z[10:5] & { celloutsig_0_18z[4:2], celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_15z };
  assign celloutsig_0_38z = { celloutsig_0_31z, _05_ } / { 1'h1, celloutsig_0_23z[3:0], celloutsig_0_20z };
  assign celloutsig_0_4z = _01_[17:8] / { 1'h1, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_53z = celloutsig_0_7z[15:0] / { 1'h1, celloutsig_0_24z[13:11], celloutsig_0_39z };
  assign celloutsig_1_0z = in_data[188:182] / { 1'h1, in_data[153:148] };
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_2z } / { 1'h1, _02_[2:1], _00_, _02_[2:0], celloutsig_1_2z[15:1], in_data[96] };
  assign celloutsig_0_27z = celloutsig_0_18z[3:0] / { 1'h1, celloutsig_0_25z };
  assign celloutsig_0_3z = { _01_[6:4], celloutsig_0_1z } % { 1'h1, in_data[10:8] };
  assign celloutsig_1_18z = { _03_[8:4], _04_, celloutsig_1_0z, celloutsig_1_11z } % { 1'h1, _00_, _02_[2:0], celloutsig_1_2z, celloutsig_1_17z };
  assign celloutsig_0_23z = { celloutsig_0_5z[5], celloutsig_0_3z } % { 1'h1, celloutsig_0_7z[7:4] };
  assign celloutsig_0_0z = in_data[79:75] * in_data[75:71];
  assign celloutsig_0_36z = celloutsig_0_6z[7:5] * celloutsig_0_35z[4:2];
  assign celloutsig_1_9z = in_data[123:112] * { celloutsig_1_2z[8:2], celloutsig_1_4z };
  assign celloutsig_1_13z = { celloutsig_1_4z[4], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_7z } * { celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_11z };
  assign celloutsig_1_14z = in_data[183:178] * in_data[122:117];
  assign celloutsig_0_8z = celloutsig_0_4z[9:2] * { celloutsig_0_7z[6:5], celloutsig_0_5z };
  assign celloutsig_0_17z = { celloutsig_0_12z[8:7], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_16z } * { celloutsig_0_6z[5:4], celloutsig_0_13z, celloutsig_0_14z };
  assign celloutsig_1_8z = { celloutsig_1_6z[15:8], celloutsig_1_7z } | { celloutsig_1_0z[3:0], celloutsig_1_4z };
  assign celloutsig_0_6z = { celloutsig_0_0z[1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } | in_data[50:43];
  assign celloutsig_0_7z = in_data[62:45] | { _01_[19:3], celloutsig_0_1z };
  assign celloutsig_1_17z = celloutsig_1_4z[3] & celloutsig_1_13z[1];
  assign celloutsig_0_10z = celloutsig_0_4z[8] & celloutsig_0_6z[2];
  assign celloutsig_0_1z = in_data[94] & in_data[53];
  assign celloutsig_0_16z = celloutsig_0_8z[7] & in_data[56];
  assign celloutsig_0_30z = celloutsig_0_22z[0] & in_data[93];
  assign celloutsig_0_31z = celloutsig_0_18z[1] & celloutsig_0_19z;
  assign celloutsig_0_41z = ^ { celloutsig_0_35z[5:4], celloutsig_0_28z };
  assign celloutsig_1_5z = ^ { celloutsig_1_2z[12:11], _00_, _02_[2:0] };
  assign celloutsig_0_9z = ^ celloutsig_0_6z[6:4];
  assign celloutsig_0_15z = ^ { celloutsig_0_7z[12:9], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_19z = ^ { celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_13z };
  assign celloutsig_0_20z = ^ { celloutsig_0_7z[17:1], celloutsig_0_11z };
  assign celloutsig_0_35z = { in_data[15], celloutsig_0_9z, celloutsig_0_27z } << { celloutsig_0_17z[11:8], celloutsig_0_1z, celloutsig_0_20z };
  assign celloutsig_0_39z = { celloutsig_0_3z[2:0], celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_20z } << celloutsig_0_24z[12:1];
  assign celloutsig_0_52z = { celloutsig_0_35z[1:0], celloutsig_0_31z } << celloutsig_0_42z[10:8];
  assign celloutsig_1_4z = celloutsig_1_0z[4:0] << in_data[148:144];
  assign celloutsig_0_13z = celloutsig_0_8z[3:0] << { in_data[55:53], celloutsig_0_11z };
  assign celloutsig_0_18z = { celloutsig_0_5z, celloutsig_0_10z } << { celloutsig_0_17z[2], celloutsig_0_15z, celloutsig_0_0z };
  assign celloutsig_0_22z = in_data[88:82] << celloutsig_0_18z;
  always_latch
    if (clkin_data[64]) celloutsig_1_2z = 16'h0000;
    else if (!clkin_data[192]) celloutsig_1_2z = { celloutsig_1_0z[0], celloutsig_1_0z, _00_, _02_[2:0], _00_, _02_[2:0] };
  always_latch
    if (clkin_data[96]) celloutsig_1_6z = 18'h00000;
    else if (clkin_data[160]) celloutsig_1_6z = celloutsig_1_3z[20:3];
  assign _02_[3] = _00_;
  assign { out_data[149:128], out_data[96], out_data[34:32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
