
;; Function main (main)

deleting insn with uid = 61.
deleting insn with uid = 62.
deleting insn with uid = 63.
deleting insn with uid = 64.
deleting insn with uid = 2.
changing reg in insn 5
changing reg in insn 6
changing reg in insn 42
changing reg in insn 42
changing reg in insn 43
changing reg in insn 6
changing reg in insn 8
changing reg in insn 7
changing reg in insn 11
changing reg in insn 9
changing reg in insn 10
changing reg in insn 66
changing reg in insn 60
changing reg in insn 60
changing reg in insn 59
changing reg in insn 27
changing reg in insn 26
changing reg in insn 25
changing reg in insn 23
changing reg in insn 21
changing reg in insn 20
changing reg in insn 16
changing reg in insn 15
changing reg in insn 13
changing reg in insn 11
changing reg in insn 10
changing reg in insn 8
changing reg in insn 15
changing reg in insn 12
changing reg in insn 59
changing reg in insn 15
changing reg in insn 16
changing reg in insn 17
changing reg in insn 21
changing reg in insn 22
changing reg in insn 48
changing reg in insn 48
changing reg in insn 49
changing reg in insn 22
changing reg in insn 25
changing reg in insn 23
changing reg in insn 26
changing reg in insn 24
changing reg in insn 27
changing reg in insn 28
changing reg in insn 31
no bb for insn with uid = 45.
no bb for insn with uid = 12.
no bb for insn with uid = 51.
no bb for insn with uid = 28.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 9 count 14 (  1.6)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r63: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    a3 (r63,l0) best GENERAL_REGS, cover GENERAL_REGS
    r62: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    a2 (r62,l0) best GENERAL_REGS, cover GENERAL_REGS
    r61: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    a1 (r61,l0) best GENERAL_REGS, cover GENERAL_REGS
    r56: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    a0 (r56,l0) best GENERAL_REGS, cover GENERAL_REGS

  a0(r56,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 GENERAL_REGS:0,0 MEM:60
  a1(r61,l0) costs: AREG:2000000,2000000 DREG:2000000,2000000 CREG:2000000,2000000 BREG:2000000,2000000 SIREG:2000000,2000000 DIREG:2000000,2000000 AD_REGS:2000000,2000000 CLOBBERED_REGS:2000000,2000000 Q_REGS:2000000,2000000 NON_Q_REGS:2000000,2000000 GENERAL_REGS:2000000,2000000 MEM:2000057
  a2(r62,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 GENERAL_REGS:0,0 MEM:40
  a3(r63,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 GENERAL_REGS:0,0 MEM:8

   Insn 67(l0): point = 0
   Insn 66(l0): point = 2
   Insn 39(l0): point = 4
   Insn 31(l0): point = 6
   Insn 28(l0): point = 9
   Insn 27(l0): point = 11
   Insn 26(l0): point = 13
   Insn 25(l0): point = 15
   Insn 24(l0): point = 17
   Insn 23(l0): point = 19
   Insn 22(l0): point = 21
   Insn 51(l0): point = 24
   Insn 50(l0): point = 27
   Insn 49(l0): point = 29
   Insn 48(l0): point = 31
   Insn 21(l0): point = 33
   Insn 20(l0): point = 35
   Insn 18(l0): point = 38
   Insn 17(l0): point = 40
   Insn 16(l0): point = 42
   Insn 15(l0): point = 44
   Insn 59(l0): point = 46
   Insn 13(l0): point = 48
   Insn 12(l0): point = 50
   Insn 11(l0): point = 52
   Insn 10(l0): point = 54
   Insn 9(l0): point = 56
   Insn 8(l0): point = 58
   Insn 7(l0): point = 60
   Insn 6(l0): point = 62
   Insn 45(l0): point = 65
   Insn 44(l0): point = 68
   Insn 43(l0): point = 70
   Insn 42(l0): point = 72
   Insn 5(l0): point = 74
   Insn 60(l0): point = 76
 a0(r56): [68..78] [27..64] [12..23] [2..2]
 a1(r61): [68..74] [63..64] [53..60] [50..50] [45..46] [41..42] [27..33] [22..23] [12..17] [9..9] [6..6]
 a2(r62): [71..72] [59..62] [55..56] [30..31] [14..19]
 a3(r63): [16..21]
Compressing live ranges: from 79 to 33 - 41%
Ranges after the compression:
 a0(r56): [28..32] [11..27] [3..10] [0..0]
 a1(r61): [28..31] [26..27] [20..24] [19..19] [17..18] [15..16] [11..14] [9..10] [3..6] [2..2] [1..1]
 a2(r62): [29..30] [23..25] [21..22] [12..13] [4..7]
 a3(r63): [5..8]
  regions=1, blocks=9, points=33
    allocnos=4, copies=0, conflicts=0, ranges=21
Disposition:
    0:r56  l0     3    1:r61  l0     1    2:r62  l0     2    3:r63  l0     4
+++Costs: overall 2000000, reg 2000000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0
insn=60, live_throughout: 7, dead_or_set: 6, 56
insn=5, live_throughout: 7, 56, dead_or_set: 6, 61
insn=42, live_throughout: 7, 56, 61, dead_or_set: 62
insn=43, live_throughout: 7, 56, 61, dead_or_set: 62
insn=44, live_throughout: 7, 56, 61, dead_or_set: 
insn=60, live_throughout: 7, dead_or_set: 
insn=5, live_throughout: 7, dead_or_set: 
insn=42, live_throughout: 7, dead_or_set: 
insn=43, live_throughout: 7, dead_or_set: 
insn=44, live_throughout: 7, dead_or_set: 
insn=45, live_throughout: 7, dead_or_set: 
insn=60, live_throughout: 7, 56, 61, dead_or_set: 
insn=5, live_throughout: 7, 56, 61, dead_or_set: 
insn=42, live_throughout: 7, 56, 61, dead_or_set: 
insn=43, live_throughout: 7, 56, 61, dead_or_set: 
insn=44, live_throughout: 7, 56, 61, dead_or_set: 
insn=45, live_throughout: 7, 56, 61, dead_or_set: 
insn=47, live_throughout: 7, 56, 61, dead_or_set: 
insn=47, live_throughout: 7, 56, 61, dead_or_set: 
insn=6, live_throughout: 7, 56, dead_or_set: 61, 62
insn=7, live_throughout: 7, 56, 62, dead_or_set: 61
insn=8, live_throughout: 7, 56, 61, dead_or_set: 62
insn=9, live_throughout: 7, 56, 61, dead_or_set: 6, 62
insn=10, live_throughout: 7, 56, 61, dead_or_set: 62
insn=11, live_throughout: 7, 56, dead_or_set: 61
insn=12, live_throughout: 7, 56, dead_or_set: 61
insn=13, live_throughout: 0, 7, 56, dead_or_set: 
insn=59, live_throughout: 0, 7, 56, dead_or_set: 61
insn=15, live_throughout: 0, 7, 56, dead_or_set: 61
insn=16, live_throughout: 0, 7, 56, dead_or_set: 61
insn=17, live_throughout: 0, 7, 56, dead_or_set: 61
insn=18, live_throughout: 0, 7, 56, dead_or_set: 
insn=60, live_throughout: 7, 56, dead_or_set: 
insn=5, live_throughout: 7, 56, dead_or_set: 
insn=42, live_throughout: 7, 56, dead_or_set: 
insn=43, live_throughout: 7, 56, dead_or_set: 
insn=44, live_throughout: 7, 56, dead_or_set: 
insn=45, live_throughout: 7, 56, dead_or_set: 
insn=47, live_throughout: 7, 56, dead_or_set: 
insn=6, live_throughout: 7, 56, dead_or_set: 
insn=7, live_throughout: 7, 56, dead_or_set: 
insn=8, live_throughout: 7, 56, dead_or_set: 
insn=9, live_throughout: 7, 56, dead_or_set: 
insn=10, live_throughout: 7, 56, dead_or_set: 
insn=11, live_throughout: 7, 56, dead_or_set: 
insn=12, live_throughout: 7, 56, dead_or_set: 
insn=13, live_throughout: 7, 56, dead_or_set: 
insn=59, live_throughout: 7, 56, dead_or_set: 
insn=15, live_throughout: 7, 56, dead_or_set: 
insn=16, live_throughout: 7, 56, dead_or_set: 
insn=17, live_throughout: 7, 56, dead_or_set: 
insn=18, live_throughout: 7, 56, dead_or_set: 
insn=20, live_throughout: 7, 56, dead_or_set: 
insn=21, live_throughout: 7, 56, dead_or_set: 61
insn=48, live_throughout: 7, 56, 61, dead_or_set: 62
insn=49, live_throughout: 7, 56, 61, dead_or_set: 62
insn=50, live_throughout: 7, 56, 61, dead_or_set: 
insn=60, live_throughout: 7, dead_or_set: 
insn=5, live_throughout: 7, dead_or_set: 
insn=42, live_throughout: 7, dead_or_set: 
insn=43, live_throughout: 7, dead_or_set: 
insn=44, live_throughout: 7, dead_or_set: 
insn=45, live_throughout: 7, dead_or_set: 
insn=47, live_throughout: 7, dead_or_set: 
insn=6, live_throughout: 7, dead_or_set: 
insn=7, live_throughout: 7, dead_or_set: 
insn=8, live_throughout: 7, dead_or_set: 
insn=9, live_throughout: 7, dead_or_set: 
insn=10, live_throughout: 7, dead_or_set: 
insn=11, live_throughout: 7, dead_or_set: 
insn=12, live_throughout: 7, dead_or_set: 
insn=13, live_throughout: 7, dead_or_set: 
insn=59, live_throughout: 7, dead_or_set: 
insn=15, live_throughout: 7, dead_or_set: 
insn=16, live_throughout: 7, dead_or_set: 
insn=17, live_throughout: 7, dead_or_set: 
insn=18, live_throughout: 7, dead_or_set: 
insn=20, live_throughout: 7, dead_or_set: 
insn=21, live_throughout: 7, dead_or_set: 
insn=48, live_throughout: 7, dead_or_set: 
insn=49, live_throughout: 7, dead_or_set: 
insn=50, live_throughout: 7, dead_or_set: 
insn=51, live_throughout: 7, dead_or_set: 
insn=60, live_throughout: 7, 56, 61, dead_or_set: 
insn=5, live_throughout: 7, 56, 61, dead_or_set: 
insn=42, live_throughout: 7, 56, 61, dead_or_set: 
insn=43, live_throughout: 7, 56, 61, dead_or_set: 
insn=44, live_throughout: 7, 56, 61, dead_or_set: 
insn=45, live_throughout: 7, 56, 61, dead_or_set: 
insn=47, live_throughout: 7, 56, 61, dead_or_set: 
insn=6, live_throughout: 7, 56, 61, dead_or_set: 
insn=7, live_throughout: 7, 56, 61, dead_or_set: 
insn=8, live_throughout: 7, 56, 61, dead_or_set: 
insn=9, live_throughout: 7, 56, 61, dead_or_set: 
insn=10, live_throughout: 7, 56, 61, dead_or_set: 
insn=11, live_throughout: 7, 56, 61, dead_or_set: 
insn=12, live_throughout: 7, 56, 61, dead_or_set: 
insn=13, live_throughout: 7, 56, 61, dead_or_set: 
insn=59, live_throughout: 7, 56, 61, dead_or_set: 
insn=15, live_throughout: 7, 56, 61, dead_or_set: 
insn=16, live_throughout: 7, 56, 61, dead_or_set: 
insn=17, live_throughout: 7, 56, 61, dead_or_set: 
insn=18, live_throughout: 7, 56, 61, dead_or_set: 
insn=20, live_throughout: 7, 56, 61, dead_or_set: 
insn=21, live_throughout: 7, 56, 61, dead_or_set: 
insn=48, live_throughout: 7, 56, 61, dead_or_set: 
insn=49, live_throughout: 7, 56, 61, dead_or_set: 
insn=50, live_throughout: 7, 56, 61, dead_or_set: 
insn=51, live_throughout: 7, 56, 61, dead_or_set: 
insn=53, live_throughout: 7, 56, 61, dead_or_set: 
insn=53, live_throughout: 7, 56, 61, dead_or_set: 
insn=22, live_throughout: 7, 56, dead_or_set: 61, 63
insn=23, live_throughout: 7, 56, 63, dead_or_set: 62
insn=24, live_throughout: 7, 56, 62, 63, dead_or_set: 61
insn=25, live_throughout: 7, 56, 61, 62, dead_or_set: 63
insn=26, live_throughout: 7, 56, 61, dead_or_set: 62
insn=27, live_throughout: 7, dead_or_set: 56, 61
insn=28, live_throughout: 7, dead_or_set: 61
insn=60, live_throughout: 0, 7, dead_or_set: 
insn=5, live_throughout: 0, 7, dead_or_set: 
insn=42, live_throughout: 0, 7, dead_or_set: 
insn=43, live_throughout: 0, 7, dead_or_set: 
insn=44, live_throughout: 0, 7, dead_or_set: 
insn=45, live_throughout: 0, 7, dead_or_set: 
insn=47, live_throughout: 0, 7, dead_or_set: 
insn=6, live_throughout: 0, 7, dead_or_set: 
insn=7, live_throughout: 0, 7, dead_or_set: 
insn=8, live_throughout: 0, 7, dead_or_set: 
insn=9, live_throughout: 0, 7, dead_or_set: 
insn=10, live_throughout: 0, 7, dead_or_set: 
insn=11, live_throughout: 0, 7, dead_or_set: 
insn=12, live_throughout: 0, 7, dead_or_set: 
insn=13, live_throughout: 0, 7, dead_or_set: 
insn=59, live_throughout: 0, 7, dead_or_set: 
insn=15, live_throughout: 0, 7, dead_or_set: 
insn=16, live_throughout: 0, 7, dead_or_set: 
insn=17, live_throughout: 0, 7, dead_or_set: 
insn=18, live_throughout: 0, 7, dead_or_set: 
insn=20, live_throughout: 0, 7, dead_or_set: 
insn=21, live_throughout: 0, 7, dead_or_set: 
insn=48, live_throughout: 0, 7, dead_or_set: 
insn=49, live_throughout: 0, 7, dead_or_set: 
insn=50, live_throughout: 0, 7, dead_or_set: 
insn=51, live_throughout: 0, 7, dead_or_set: 
insn=53, live_throughout: 0, 7, dead_or_set: 
insn=22, live_throughout: 0, 7, dead_or_set: 
insn=23, live_throughout: 0, 7, dead_or_set: 
insn=24, live_throughout: 0, 7, dead_or_set: 
insn=25, live_throughout: 0, 7, dead_or_set: 
insn=26, live_throughout: 0, 7, dead_or_set: 
insn=27, live_throughout: 0, 7, dead_or_set: 
insn=28, live_throughout: 0, 7, dead_or_set: 
insn=29, live_throughout: 0, 7, dead_or_set: 
insn=29, live_throughout: 0, 7, dead_or_set: 
insn=31, live_throughout: 0, 7, dead_or_set: 61
insn=39, live_throughout: 0, 7, dead_or_set: 
insn=66, live_throughout: 0, 7, dead_or_set: 6, 56
insn=67, live_throughout: 0, 7, dead_or_set: 
changing reg in insn 6
changing reg in insn 8
changing reg in insn 7
changing reg in insn 11
changing reg in insn 16
changing reg in insn 17
changing reg in insn 22
changing reg in insn 25
changing reg in insn 23
changing reg in insn 26
changing reg in insn 24
changing reg in insn 27
changing reg in insn 31
changing reg in insn 5
changing reg in insn 6
changing reg in insn 42
changing reg in insn 9
changing reg in insn 10
changing reg in insn 59
changing reg in insn 15
changing reg in insn 21
changing reg in insn 22
changing reg in insn 48
changing reg in insn 42
changing reg in insn 43
changing reg in insn 48
changing reg in insn 49
Spilling for insn 11.
Using reg 0 for reload 0
Spilling for insn 11.
Using reg 0 for reload 0
Spilling for insn 11.
Using reg 0 for reload 0
Spilling for insn 11.
Using reg 0 for reload 0
Spilling for insn 27.
Using reg 0 for reload 0
Spilling for insn 11.
Using reg 1 for reload 0
Spilling for insn 27.
Using reg 1 for reload 0

Reloads for insn # 11
Reload 0: reload_in (SI) = (reg/f:SI 56 virtual-outgoing-args [7])
	GENERAL_REGS, RELOAD_FOR_OPERAND_ADDRESS (opnum = 0)
	reload_in_reg: (reg/f:SI 56 virtual-outgoing-args [7])
	reload_reg_rtx: (reg:SI 0 ax)

Reloads for insn # 27
Reload 0: reload_in (SI) = (reg/f:SI 56 virtual-outgoing-args [7])
	GENERAL_REGS, RELOAD_FOR_OPERAND_ADDRESS (opnum = 0)
	reload_in_reg: (reg/f:SI 56 virtual-outgoing-args [7])
	reload_reg_rtx: (reg:SI 1 dx)
starting the processing of deferred insns
ending the processing of deferred insns
no bb for insn with uid = 45.
no bb for insn with uid = 12.
no bb for insn with uid = 51.
no bb for insn with uid = 28.
(note 1 0 3 NOTE_INSN_DELETED)

(note 3 1 60 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 60 3 5 pointer1.c:6 (set (mem:SI (pre_dec:SI (reg/f:SI 56 virtual-outgoing-args [7])) [0 S4 A8])
        (reg/f:SI 6 bp)) 38 {*pushsi2} (nil))

(insn 5 60 42 pointer1.c:7 (set (reg/f:SI 0 ax [66])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 6 bp)
                (const_int 12 [0xc])) [0 argv+0 S4 A32])) 44 {*movsi_1} (nil))

(insn 42 5 43 (set:SI (reg:SI 1 dx [71])
        (reg/f:SI 0 ax [66])) 44 {*movsi_1} (nil))

(insn 43 42 44 (set (reg:CCZ 17 flags [0])
        (compare:CCZ (reg:SI 1 dx [71])
            (const_int 0 [0x0]))) 2 {*cmpsi_ccno_1} (nil))

(jump_insn 44 43 54 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags [0])
                (const_int 0 [0x0]))
            (label_ref 47)
            (pc))) 465 {*jcc_1} (nil)
 -> 47)

(note 54 44 45 [bb 3] NOTE_INSN_BASIC_BLOCK)

(call_insn 45 54 46 pointer1.c:7 (call (mem:QI (symbol_ref:SI ("abort")) [0 S1 A8])
        (const_int 0 [0x0])) 484 {*call_0} (nil)
    (nil))

(barrier 46 45 47)

(code_label 47 46 55 3 "" [1 uses])

(note 55 47 6 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 6 55 7 pointer1.c:7 (set (reg/f:SI 1 dx [orig:58 D.3784 ] [58])
        (mem/f:SI (reg/f:SI 0 ax [66]) [0 S4 A32])) 44 {*movsi_1} (nil))

(insn 7 6 8 pointer1.c:7 (set (reg/f:SI 0 ax [orig:59 D.3785 ] [59])
        (symbol_ref/f:SI ("*.LC0") [flags 0x2]  <string_cst 0xb7631134>)) 44 {*movsi_1} (nil))

(insn 8 7 9 pointer1.c:7 (set (mem:SI (plus:SI (reg/f:SI 56 virtual-outgoing-args [7])
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 1 dx [orig:58 D.3784 ] [58])) 44 {*movsi_1} (nil))

(insn 9 8 10 pointer1.c:7 (set (reg:SI 1 dx [67])
        (mem/c/i:SI (plus:SI (reg/f:SI 6 bp)
                (const_int 8 [0x8])) [0 argc+0 S4 A32])) 44 {*movsi_1} (nil))

(insn 10 9 70 pointer1.c:7 (set (mem:SI (plus:SI (reg/f:SI 56 virtual-outgoing-args [7])
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 1 dx [67])) 44 {*movsi_1} (nil))

(insn 70 10 11 pointer1.c:7 (set (reg:SI 0 ax)
        (reg/f:SI 56 virtual-outgoing-args [7])) 44 {*movsi_1} (nil))

(insn 11 70 12 pointer1.c:7 (set (mem:SI (reg:SI 0 ax) [0 S4 A32])
        (reg/f:SI 0 ax [orig:59 D.3785 ] [59])) 44 {*movsi_1} (nil))

(call_insn 12 11 13 pointer1.c:7 (set (reg:SI 61 [0])
        (call (mem:QI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0xb7759f00 printf>) [0 S1 A8])
            (const_int 12 [0xc]))) 697 {*call_value_0} (nil)
    (nil))

(insn 13 12 59 pointer1.c:9 (set (mem/c/i:SI (plus:SI (reg/f:SI 56 virtual-outgoing-args [7])
                (const_int 24 [0x18])) [0 i+0 S4 A64])
        (const_int 100 [0x64])) 44 {*movsi_1} (nil))

(insn 59 13 15 pointer1.c:10 (set (reg:SI 0 ax [68])
        (plus:SI (reg/f:SI 56 virtual-outgoing-args [7])
            (const_int 24 [0x18]))) 196 {*lea_1} (nil))

(insn 15 59 16 pointer1.c:10 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 56 virtual-outgoing-args [7])
                (const_int 28 [0x1c])) [0 l+0 S4 A32])
        (reg:SI 0 ax [68])) 44 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 56 virtual-outgoing-args [7])
            (const_int 24 [0x18]))
        (nil)))

(insn 16 15 17 pointer1.c:12 (set (reg:SI 0 ax [orig:60 i.0 ] [60])
        (mem/c/i:SI (plus:SI (reg/f:SI 56 virtual-outgoing-args [7])
                (const_int 24 [0x18])) [0 i+0 S4 A64])) 44 {*movsi_1} (nil))

(insn 17 16 18 pointer1.c:12 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:60 i.0 ] [60])
            (const_int 10 [0xa]))) 6 {*cmpsi_1} (nil))

(jump_insn 18 17 19 pointer1.c:12 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 29)
            (pc))) 465 {*jcc_1} (nil)
 -> 29)

(note 19 18 20 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 pointer1.c:13 (set (mem/c/i:SI (plus:SI (reg/f:SI 56 virtual-outgoing-args [7])
                (const_int 24 [0x18])) [0 i+0 S4 A64])
        (const_int 200 [0xc8])) 44 {*movsi_1} (nil))

(insn 21 20 48 pointer1.c:14 (set (reg/f:SI 0 ax [69])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 56 virtual-outgoing-args [7])
                (const_int 28 [0x1c])) [0 l+0 S4 A32])) 44 {*movsi_1} (nil))

(insn 48 21 49 (set:SI (reg:SI 1 dx [72])
        (reg/f:SI 0 ax [69])) 44 {*movsi_1} (nil))

(insn 49 48 50 (set (reg:CCZ 17 flags [0])
        (compare:CCZ (reg:SI 1 dx [72])
            (const_int 0 [0x0]))) 2 {*cmpsi_ccno_1} (nil))

(jump_insn 50 49 56 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags [0])
                (const_int 0 [0x0]))
            (label_ref 53)
            (pc))) 465 {*jcc_1} (nil)
 -> 53)

(note 56 50 51 [bb 6] NOTE_INSN_BASIC_BLOCK)

(call_insn 51 56 52 pointer1.c:14 (call (mem:QI (symbol_ref:SI ("abort")) [0 S1 A8])
        (const_int 0 [0x0])) 484 {*call_0} (nil)
    (nil))

(barrier 52 51 53)

(code_label 53 52 57 4 "" [1 uses])

(note 57 53 22 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 22 57 23 pointer1.c:14 (set (reg:SI 4 si [orig:61 D.3789 ] [61])
        (mem:SI (reg/f:SI 0 ax [69]) [0 S4 A32])) 44 {*movsi_1} (nil))

(insn 23 22 24 pointer1.c:14 (set (reg:SI 2 cx [orig:62 i.1 ] [62])
        (mem/c/i:SI (plus:SI (reg/f:SI 56 virtual-outgoing-args [7])
                (const_int 24 [0x18])) [0 i+0 S4 A64])) 44 {*movsi_1} (nil))

(insn 24 23 25 pointer1.c:14 (set (reg/f:SI 1 dx [orig:63 D.3791 ] [63])
        (symbol_ref/f:SI ("*.LC1") [flags 0x2]  <string_cst 0xb7631150>)) 44 {*movsi_1} (nil))

(insn 25 24 26 pointer1.c:14 (set (mem:SI (plus:SI (reg/f:SI 56 virtual-outgoing-args [7])
                (const_int 8 [0x8])) [0 S4 A32])
        (reg:SI 4 si [orig:61 D.3789 ] [61])) 44 {*movsi_1} (nil))

(insn 26 25 71 pointer1.c:14 (set (mem:SI (plus:SI (reg/f:SI 56 virtual-outgoing-args [7])
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 2 cx [orig:62 i.1 ] [62])) 44 {*movsi_1} (nil))

(insn 71 26 27 pointer1.c:14 (set (reg:SI 1 dx)
        (reg/f:SI 56 virtual-outgoing-args [7])) 44 {*movsi_1} (nil))

(insn 27 71 28 pointer1.c:14 (set (mem:SI (reg:SI 1 dx) [0 S4 A32])
        (reg/f:SI 1 dx [orig:63 D.3791 ] [63])) 44 {*movsi_1} (nil))

(call_insn 28 27 29 pointer1.c:14 (set (reg:SI 61 [0])
        (call (mem:QI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0xb7759f00 printf>) [0 S1 A8])
            (const_int 12 [0xc]))) 697 {*call_value_0} (nil)
    (nil))

(code_label 29 28 30 2 "" [1 uses])

(note 30 29 31 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 31 30 39 pointer1.c:16 (set (reg:SI 0 ax [orig:64 D.3792 ] [64])
        (const_int 0 [0x0])) 44 {*movsi_1} (nil))

(insn 39 31 65 pointer1.c:17 (use (reg/i:SI 0 ax)) -1 (nil))

(note 65 39 66 NOTE_INSN_EPILOGUE_BEG)

(insn/f 66 65 67 pointer1.c:17 (parallel [
            (set (reg/f:SI 56 virtual-outgoing-args [7])
                (plus:SI (reg/f:SI 6 bp)
                    (const_int 4 [0x4])))
            (set (reg/f:SI 6 bp)
                (mem:SI (reg/f:SI 6 bp) [0 S4 A8]))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 500 {leave} (expr_list:REG_CFA_RESTORE (reg/f:SI 6 bp)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 56 virtual-outgoing-args [7])
                (plus:SI (reg/f:SI 6 bp)
                    (const_int 4 [0x4])))
            (nil))))

(jump_insn 67 66 68 pointer1.c:17 (return) 490 {return_internal} (nil))

(barrier 68 67 58)

(note 58 68 69 NOTE_INSN_DELETED)

(note 69 58 0 NOTE_INSN_DELETED)
