
swont_ide.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a158  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000404  0800a2e8  0800a2e8  0001a2e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a6ec  0800a6ec  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  0800a6ec  0800a6ec  0001a6ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a6f4  0800a6f4  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a6f4  0800a6f4  0001a6f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a6f8  0800a6f8  0001a6f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  0800a6fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000134a8  20000088  0800a784  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20013530  0800a784  00023530  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017b41  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000038fd  00000000  00000000  00037bf9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013d8  00000000  00000000  0003b4f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001230  00000000  00000000  0003c8d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026b33  00000000  00000000  0003db00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001da2d  00000000  00000000  00064633  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d1389  00000000  00000000  00082060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001533e9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a44  00000000  00000000  0015343c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a2d0 	.word	0x0800a2d0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	0800a2d0 	.word	0x0800a2d0

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_d2f>:
 8000618:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800061c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000620:	bf24      	itt	cs
 8000622:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000626:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800062a:	d90d      	bls.n	8000648 <__aeabi_d2f+0x30>
 800062c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000630:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000634:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000638:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 800063c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000640:	bf08      	it	eq
 8000642:	f020 0001 	biceq.w	r0, r0, #1
 8000646:	4770      	bx	lr
 8000648:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 800064c:	d121      	bne.n	8000692 <__aeabi_d2f+0x7a>
 800064e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000652:	bfbc      	itt	lt
 8000654:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000658:	4770      	bxlt	lr
 800065a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800065e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000662:	f1c2 0218 	rsb	r2, r2, #24
 8000666:	f1c2 0c20 	rsb	ip, r2, #32
 800066a:	fa10 f30c 	lsls.w	r3, r0, ip
 800066e:	fa20 f002 	lsr.w	r0, r0, r2
 8000672:	bf18      	it	ne
 8000674:	f040 0001 	orrne.w	r0, r0, #1
 8000678:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800067c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000680:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000684:	ea40 000c 	orr.w	r0, r0, ip
 8000688:	fa23 f302 	lsr.w	r3, r3, r2
 800068c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000690:	e7cc      	b.n	800062c <__aeabi_d2f+0x14>
 8000692:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000696:	d107      	bne.n	80006a8 <__aeabi_d2f+0x90>
 8000698:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800069c:	bf1e      	ittt	ne
 800069e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80006a2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80006a6:	4770      	bxne	lr
 80006a8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80006ac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80006b0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80006b4:	4770      	bx	lr
 80006b6:	bf00      	nop

080006b8 <__aeabi_uldivmod>:
 80006b8:	b953      	cbnz	r3, 80006d0 <__aeabi_uldivmod+0x18>
 80006ba:	b94a      	cbnz	r2, 80006d0 <__aeabi_uldivmod+0x18>
 80006bc:	2900      	cmp	r1, #0
 80006be:	bf08      	it	eq
 80006c0:	2800      	cmpeq	r0, #0
 80006c2:	bf1c      	itt	ne
 80006c4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80006c8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80006cc:	f000 b974 	b.w	80009b8 <__aeabi_idiv0>
 80006d0:	f1ad 0c08 	sub.w	ip, sp, #8
 80006d4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80006d8:	f000 f806 	bl	80006e8 <__udivmoddi4>
 80006dc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006e4:	b004      	add	sp, #16
 80006e6:	4770      	bx	lr

080006e8 <__udivmoddi4>:
 80006e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80006ec:	9d08      	ldr	r5, [sp, #32]
 80006ee:	4604      	mov	r4, r0
 80006f0:	468e      	mov	lr, r1
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d14d      	bne.n	8000792 <__udivmoddi4+0xaa>
 80006f6:	428a      	cmp	r2, r1
 80006f8:	4694      	mov	ip, r2
 80006fa:	d969      	bls.n	80007d0 <__udivmoddi4+0xe8>
 80006fc:	fab2 f282 	clz	r2, r2
 8000700:	b152      	cbz	r2, 8000718 <__udivmoddi4+0x30>
 8000702:	fa01 f302 	lsl.w	r3, r1, r2
 8000706:	f1c2 0120 	rsb	r1, r2, #32
 800070a:	fa20 f101 	lsr.w	r1, r0, r1
 800070e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000712:	ea41 0e03 	orr.w	lr, r1, r3
 8000716:	4094      	lsls	r4, r2
 8000718:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800071c:	0c21      	lsrs	r1, r4, #16
 800071e:	fbbe f6f8 	udiv	r6, lr, r8
 8000722:	fa1f f78c 	uxth.w	r7, ip
 8000726:	fb08 e316 	mls	r3, r8, r6, lr
 800072a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800072e:	fb06 f107 	mul.w	r1, r6, r7
 8000732:	4299      	cmp	r1, r3
 8000734:	d90a      	bls.n	800074c <__udivmoddi4+0x64>
 8000736:	eb1c 0303 	adds.w	r3, ip, r3
 800073a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 800073e:	f080 811f 	bcs.w	8000980 <__udivmoddi4+0x298>
 8000742:	4299      	cmp	r1, r3
 8000744:	f240 811c 	bls.w	8000980 <__udivmoddi4+0x298>
 8000748:	3e02      	subs	r6, #2
 800074a:	4463      	add	r3, ip
 800074c:	1a5b      	subs	r3, r3, r1
 800074e:	b2a4      	uxth	r4, r4
 8000750:	fbb3 f0f8 	udiv	r0, r3, r8
 8000754:	fb08 3310 	mls	r3, r8, r0, r3
 8000758:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800075c:	fb00 f707 	mul.w	r7, r0, r7
 8000760:	42a7      	cmp	r7, r4
 8000762:	d90a      	bls.n	800077a <__udivmoddi4+0x92>
 8000764:	eb1c 0404 	adds.w	r4, ip, r4
 8000768:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800076c:	f080 810a 	bcs.w	8000984 <__udivmoddi4+0x29c>
 8000770:	42a7      	cmp	r7, r4
 8000772:	f240 8107 	bls.w	8000984 <__udivmoddi4+0x29c>
 8000776:	4464      	add	r4, ip
 8000778:	3802      	subs	r0, #2
 800077a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800077e:	1be4      	subs	r4, r4, r7
 8000780:	2600      	movs	r6, #0
 8000782:	b11d      	cbz	r5, 800078c <__udivmoddi4+0xa4>
 8000784:	40d4      	lsrs	r4, r2
 8000786:	2300      	movs	r3, #0
 8000788:	e9c5 4300 	strd	r4, r3, [r5]
 800078c:	4631      	mov	r1, r6
 800078e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000792:	428b      	cmp	r3, r1
 8000794:	d909      	bls.n	80007aa <__udivmoddi4+0xc2>
 8000796:	2d00      	cmp	r5, #0
 8000798:	f000 80ef 	beq.w	800097a <__udivmoddi4+0x292>
 800079c:	2600      	movs	r6, #0
 800079e:	e9c5 0100 	strd	r0, r1, [r5]
 80007a2:	4630      	mov	r0, r6
 80007a4:	4631      	mov	r1, r6
 80007a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007aa:	fab3 f683 	clz	r6, r3
 80007ae:	2e00      	cmp	r6, #0
 80007b0:	d14a      	bne.n	8000848 <__udivmoddi4+0x160>
 80007b2:	428b      	cmp	r3, r1
 80007b4:	d302      	bcc.n	80007bc <__udivmoddi4+0xd4>
 80007b6:	4282      	cmp	r2, r0
 80007b8:	f200 80f9 	bhi.w	80009ae <__udivmoddi4+0x2c6>
 80007bc:	1a84      	subs	r4, r0, r2
 80007be:	eb61 0303 	sbc.w	r3, r1, r3
 80007c2:	2001      	movs	r0, #1
 80007c4:	469e      	mov	lr, r3
 80007c6:	2d00      	cmp	r5, #0
 80007c8:	d0e0      	beq.n	800078c <__udivmoddi4+0xa4>
 80007ca:	e9c5 4e00 	strd	r4, lr, [r5]
 80007ce:	e7dd      	b.n	800078c <__udivmoddi4+0xa4>
 80007d0:	b902      	cbnz	r2, 80007d4 <__udivmoddi4+0xec>
 80007d2:	deff      	udf	#255	; 0xff
 80007d4:	fab2 f282 	clz	r2, r2
 80007d8:	2a00      	cmp	r2, #0
 80007da:	f040 8092 	bne.w	8000902 <__udivmoddi4+0x21a>
 80007de:	eba1 010c 	sub.w	r1, r1, ip
 80007e2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80007e6:	fa1f fe8c 	uxth.w	lr, ip
 80007ea:	2601      	movs	r6, #1
 80007ec:	0c20      	lsrs	r0, r4, #16
 80007ee:	fbb1 f3f7 	udiv	r3, r1, r7
 80007f2:	fb07 1113 	mls	r1, r7, r3, r1
 80007f6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80007fa:	fb0e f003 	mul.w	r0, lr, r3
 80007fe:	4288      	cmp	r0, r1
 8000800:	d908      	bls.n	8000814 <__udivmoddi4+0x12c>
 8000802:	eb1c 0101 	adds.w	r1, ip, r1
 8000806:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 800080a:	d202      	bcs.n	8000812 <__udivmoddi4+0x12a>
 800080c:	4288      	cmp	r0, r1
 800080e:	f200 80cb 	bhi.w	80009a8 <__udivmoddi4+0x2c0>
 8000812:	4643      	mov	r3, r8
 8000814:	1a09      	subs	r1, r1, r0
 8000816:	b2a4      	uxth	r4, r4
 8000818:	fbb1 f0f7 	udiv	r0, r1, r7
 800081c:	fb07 1110 	mls	r1, r7, r0, r1
 8000820:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000824:	fb0e fe00 	mul.w	lr, lr, r0
 8000828:	45a6      	cmp	lr, r4
 800082a:	d908      	bls.n	800083e <__udivmoddi4+0x156>
 800082c:	eb1c 0404 	adds.w	r4, ip, r4
 8000830:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000834:	d202      	bcs.n	800083c <__udivmoddi4+0x154>
 8000836:	45a6      	cmp	lr, r4
 8000838:	f200 80bb 	bhi.w	80009b2 <__udivmoddi4+0x2ca>
 800083c:	4608      	mov	r0, r1
 800083e:	eba4 040e 	sub.w	r4, r4, lr
 8000842:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000846:	e79c      	b.n	8000782 <__udivmoddi4+0x9a>
 8000848:	f1c6 0720 	rsb	r7, r6, #32
 800084c:	40b3      	lsls	r3, r6
 800084e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000852:	ea4c 0c03 	orr.w	ip, ip, r3
 8000856:	fa20 f407 	lsr.w	r4, r0, r7
 800085a:	fa01 f306 	lsl.w	r3, r1, r6
 800085e:	431c      	orrs	r4, r3
 8000860:	40f9      	lsrs	r1, r7
 8000862:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000866:	fa00 f306 	lsl.w	r3, r0, r6
 800086a:	fbb1 f8f9 	udiv	r8, r1, r9
 800086e:	0c20      	lsrs	r0, r4, #16
 8000870:	fa1f fe8c 	uxth.w	lr, ip
 8000874:	fb09 1118 	mls	r1, r9, r8, r1
 8000878:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800087c:	fb08 f00e 	mul.w	r0, r8, lr
 8000880:	4288      	cmp	r0, r1
 8000882:	fa02 f206 	lsl.w	r2, r2, r6
 8000886:	d90b      	bls.n	80008a0 <__udivmoddi4+0x1b8>
 8000888:	eb1c 0101 	adds.w	r1, ip, r1
 800088c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000890:	f080 8088 	bcs.w	80009a4 <__udivmoddi4+0x2bc>
 8000894:	4288      	cmp	r0, r1
 8000896:	f240 8085 	bls.w	80009a4 <__udivmoddi4+0x2bc>
 800089a:	f1a8 0802 	sub.w	r8, r8, #2
 800089e:	4461      	add	r1, ip
 80008a0:	1a09      	subs	r1, r1, r0
 80008a2:	b2a4      	uxth	r4, r4
 80008a4:	fbb1 f0f9 	udiv	r0, r1, r9
 80008a8:	fb09 1110 	mls	r1, r9, r0, r1
 80008ac:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80008b0:	fb00 fe0e 	mul.w	lr, r0, lr
 80008b4:	458e      	cmp	lr, r1
 80008b6:	d908      	bls.n	80008ca <__udivmoddi4+0x1e2>
 80008b8:	eb1c 0101 	adds.w	r1, ip, r1
 80008bc:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80008c0:	d26c      	bcs.n	800099c <__udivmoddi4+0x2b4>
 80008c2:	458e      	cmp	lr, r1
 80008c4:	d96a      	bls.n	800099c <__udivmoddi4+0x2b4>
 80008c6:	3802      	subs	r0, #2
 80008c8:	4461      	add	r1, ip
 80008ca:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80008ce:	fba0 9402 	umull	r9, r4, r0, r2
 80008d2:	eba1 010e 	sub.w	r1, r1, lr
 80008d6:	42a1      	cmp	r1, r4
 80008d8:	46c8      	mov	r8, r9
 80008da:	46a6      	mov	lr, r4
 80008dc:	d356      	bcc.n	800098c <__udivmoddi4+0x2a4>
 80008de:	d053      	beq.n	8000988 <__udivmoddi4+0x2a0>
 80008e0:	b15d      	cbz	r5, 80008fa <__udivmoddi4+0x212>
 80008e2:	ebb3 0208 	subs.w	r2, r3, r8
 80008e6:	eb61 010e 	sbc.w	r1, r1, lr
 80008ea:	fa01 f707 	lsl.w	r7, r1, r7
 80008ee:	fa22 f306 	lsr.w	r3, r2, r6
 80008f2:	40f1      	lsrs	r1, r6
 80008f4:	431f      	orrs	r7, r3
 80008f6:	e9c5 7100 	strd	r7, r1, [r5]
 80008fa:	2600      	movs	r6, #0
 80008fc:	4631      	mov	r1, r6
 80008fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000902:	f1c2 0320 	rsb	r3, r2, #32
 8000906:	40d8      	lsrs	r0, r3
 8000908:	fa0c fc02 	lsl.w	ip, ip, r2
 800090c:	fa21 f303 	lsr.w	r3, r1, r3
 8000910:	4091      	lsls	r1, r2
 8000912:	4301      	orrs	r1, r0
 8000914:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000918:	fa1f fe8c 	uxth.w	lr, ip
 800091c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000920:	fb07 3610 	mls	r6, r7, r0, r3
 8000924:	0c0b      	lsrs	r3, r1, #16
 8000926:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800092a:	fb00 f60e 	mul.w	r6, r0, lr
 800092e:	429e      	cmp	r6, r3
 8000930:	fa04 f402 	lsl.w	r4, r4, r2
 8000934:	d908      	bls.n	8000948 <__udivmoddi4+0x260>
 8000936:	eb1c 0303 	adds.w	r3, ip, r3
 800093a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800093e:	d22f      	bcs.n	80009a0 <__udivmoddi4+0x2b8>
 8000940:	429e      	cmp	r6, r3
 8000942:	d92d      	bls.n	80009a0 <__udivmoddi4+0x2b8>
 8000944:	3802      	subs	r0, #2
 8000946:	4463      	add	r3, ip
 8000948:	1b9b      	subs	r3, r3, r6
 800094a:	b289      	uxth	r1, r1
 800094c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000950:	fb07 3316 	mls	r3, r7, r6, r3
 8000954:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000958:	fb06 f30e 	mul.w	r3, r6, lr
 800095c:	428b      	cmp	r3, r1
 800095e:	d908      	bls.n	8000972 <__udivmoddi4+0x28a>
 8000960:	eb1c 0101 	adds.w	r1, ip, r1
 8000964:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000968:	d216      	bcs.n	8000998 <__udivmoddi4+0x2b0>
 800096a:	428b      	cmp	r3, r1
 800096c:	d914      	bls.n	8000998 <__udivmoddi4+0x2b0>
 800096e:	3e02      	subs	r6, #2
 8000970:	4461      	add	r1, ip
 8000972:	1ac9      	subs	r1, r1, r3
 8000974:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000978:	e738      	b.n	80007ec <__udivmoddi4+0x104>
 800097a:	462e      	mov	r6, r5
 800097c:	4628      	mov	r0, r5
 800097e:	e705      	b.n	800078c <__udivmoddi4+0xa4>
 8000980:	4606      	mov	r6, r0
 8000982:	e6e3      	b.n	800074c <__udivmoddi4+0x64>
 8000984:	4618      	mov	r0, r3
 8000986:	e6f8      	b.n	800077a <__udivmoddi4+0x92>
 8000988:	454b      	cmp	r3, r9
 800098a:	d2a9      	bcs.n	80008e0 <__udivmoddi4+0x1f8>
 800098c:	ebb9 0802 	subs.w	r8, r9, r2
 8000990:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000994:	3801      	subs	r0, #1
 8000996:	e7a3      	b.n	80008e0 <__udivmoddi4+0x1f8>
 8000998:	4646      	mov	r6, r8
 800099a:	e7ea      	b.n	8000972 <__udivmoddi4+0x28a>
 800099c:	4620      	mov	r0, r4
 800099e:	e794      	b.n	80008ca <__udivmoddi4+0x1e2>
 80009a0:	4640      	mov	r0, r8
 80009a2:	e7d1      	b.n	8000948 <__udivmoddi4+0x260>
 80009a4:	46d0      	mov	r8, sl
 80009a6:	e77b      	b.n	80008a0 <__udivmoddi4+0x1b8>
 80009a8:	3b02      	subs	r3, #2
 80009aa:	4461      	add	r1, ip
 80009ac:	e732      	b.n	8000814 <__udivmoddi4+0x12c>
 80009ae:	4630      	mov	r0, r6
 80009b0:	e709      	b.n	80007c6 <__udivmoddi4+0xde>
 80009b2:	4464      	add	r4, ip
 80009b4:	3802      	subs	r0, #2
 80009b6:	e742      	b.n	800083e <__udivmoddi4+0x156>

080009b8 <__aeabi_idiv0>:
 80009b8:	4770      	bx	lr
 80009ba:	bf00      	nop

080009bc <API_draw_line>:
 * 	bitmap:
 *
 */

int API_draw_line(uint16_t x_1, uint16_t y_1, uint16_t x_2, uint16_t y_2, uint8_t dikte, uint8_t color)
{
 80009bc:	b590      	push	{r4, r7, lr}
 80009be:	b08d      	sub	sp, #52	; 0x34
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	4604      	mov	r4, r0
 80009c4:	4608      	mov	r0, r1
 80009c6:	4611      	mov	r1, r2
 80009c8:	461a      	mov	r2, r3
 80009ca:	4623      	mov	r3, r4
 80009cc:	80fb      	strh	r3, [r7, #6]
 80009ce:	4603      	mov	r3, r0
 80009d0:	80bb      	strh	r3, [r7, #4]
 80009d2:	460b      	mov	r3, r1
 80009d4:	807b      	strh	r3, [r7, #2]
 80009d6:	4613      	mov	r3, r2
 80009d8:	803b      	strh	r3, [r7, #0]
	int error = 0;
 80009da:	2300      	movs	r3, #0
 80009dc:	61bb      	str	r3, [r7, #24]
	//error checks
//	if(checkcolor(color))
//		return error;

	int dx = x_2 - x_1;
 80009de:	887a      	ldrh	r2, [r7, #2]
 80009e0:	88fb      	ldrh	r3, [r7, #6]
 80009e2:	1ad3      	subs	r3, r2, r3
 80009e4:	617b      	str	r3, [r7, #20]
	int dy = y_2 - y_1;
 80009e6:	883a      	ldrh	r2, [r7, #0]
 80009e8:	88bb      	ldrh	r3, [r7, #4]
 80009ea:	1ad3      	subs	r3, r2, r3
 80009ec:	613b      	str	r3, [r7, #16]
	int steps;
	if(abs(dx)>abs(dy))
 80009ee:	697b      	ldr	r3, [r7, #20]
 80009f0:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80009f4:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80009f8:	693b      	ldr	r3, [r7, #16]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	bfb8      	it	lt
 80009fe:	425b      	neglt	r3, r3
 8000a00:	429a      	cmp	r2, r3
 8000a02:	dd05      	ble.n	8000a10 <API_draw_line+0x54>
	{
		steps = abs(dx);
 8000a04:	697b      	ldr	r3, [r7, #20]
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	bfb8      	it	lt
 8000a0a:	425b      	neglt	r3, r3
 8000a0c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000a0e:	e00f      	b.n	8000a30 <API_draw_line+0x74>
	}
	else if(abs(dy)>abs(dx))
 8000a10:	693b      	ldr	r3, [r7, #16]
 8000a12:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8000a16:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8000a1a:	697b      	ldr	r3, [r7, #20]
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	bfb8      	it	lt
 8000a20:	425b      	neglt	r3, r3
 8000a22:	429a      	cmp	r2, r3
 8000a24:	dd04      	ble.n	8000a30 <API_draw_line+0x74>
	{
		steps = abs(dy);
 8000a26:	693b      	ldr	r3, [r7, #16]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	bfb8      	it	lt
 8000a2c:	425b      	neglt	r3, r3
 8000a2e:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

	float xIncrement = (float) dx / steps;
 8000a30:	697b      	ldr	r3, [r7, #20]
 8000a32:	ee07 3a90 	vmov	s15, r3
 8000a36:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000a3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a3c:	ee07 3a90 	vmov	s15, r3
 8000a40:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000a44:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000a48:	edc7 7a03 	vstr	s15, [r7, #12]
	float yIncrement = (float) dy / steps;
 8000a4c:	693b      	ldr	r3, [r7, #16]
 8000a4e:	ee07 3a90 	vmov	s15, r3
 8000a52:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000a56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a58:	ee07 3a90 	vmov	s15, r3
 8000a5c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000a60:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000a64:	edc7 7a02 	vstr	s15, [r7, #8]
	int i;

	// Set the pixels along the center line of the given thickness
	for (i = 0-abs(dikte/2); i <= abs(dikte/2); i++) {
 8000a68:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8000a6c:	085b      	lsrs	r3, r3, #1
 8000a6e:	b2db      	uxtb	r3, r3
 8000a70:	425b      	negs	r3, r3
 8000a72:	62bb      	str	r3, [r7, #40]	; 0x28
 8000a74:	e053      	b.n	8000b1e <API_draw_line+0x162>
		float x = x_1 + 0.5;
 8000a76:	88fb      	ldrh	r3, [r7, #6]
 8000a78:	4618      	mov	r0, r3
 8000a7a:	f7ff fd63 	bl	8000544 <__aeabi_i2d>
 8000a7e:	f04f 0200 	mov.w	r2, #0
 8000a82:	4b2d      	ldr	r3, [pc, #180]	; (8000b38 <API_draw_line+0x17c>)
 8000a84:	f7ff fc12 	bl	80002ac <__adddf3>
 8000a88:	4602      	mov	r2, r0
 8000a8a:	460b      	mov	r3, r1
 8000a8c:	4610      	mov	r0, r2
 8000a8e:	4619      	mov	r1, r3
 8000a90:	f7ff fdc2 	bl	8000618 <__aeabi_d2f>
 8000a94:	4603      	mov	r3, r0
 8000a96:	627b      	str	r3, [r7, #36]	; 0x24
		float y = y_1 + i + 0.5;
 8000a98:	88ba      	ldrh	r2, [r7, #4]
 8000a9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a9c:	4413      	add	r3, r2
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f7ff fd50 	bl	8000544 <__aeabi_i2d>
 8000aa4:	f04f 0200 	mov.w	r2, #0
 8000aa8:	4b23      	ldr	r3, [pc, #140]	; (8000b38 <API_draw_line+0x17c>)
 8000aaa:	f7ff fbff 	bl	80002ac <__adddf3>
 8000aae:	4602      	mov	r2, r0
 8000ab0:	460b      	mov	r3, r1
 8000ab2:	4610      	mov	r0, r2
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	f7ff fdaf 	bl	8000618 <__aeabi_d2f>
 8000aba:	4603      	mov	r3, r0
 8000abc:	623b      	str	r3, [r7, #32]
		int j;
		for (j = 0; j < steps; j++) {
 8000abe:	2300      	movs	r3, #0
 8000ac0:	61fb      	str	r3, [r7, #28]
 8000ac2:	e025      	b.n	8000b10 <API_draw_line+0x154>
			UB_VGA_SetPixel(x, y, color);
 8000ac4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8000ac8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000acc:	ee17 3a90 	vmov	r3, s15
 8000ad0:	b29b      	uxth	r3, r3
 8000ad2:	edd7 7a08 	vldr	s15, [r7, #32]
 8000ad6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000ada:	ee17 2a90 	vmov	r2, s15
 8000ade:	b291      	uxth	r1, r2
 8000ae0:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f001 fbf7 	bl	80022d8 <UB_VGA_SetPixel>
			x += xIncrement;
 8000aea:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8000aee:	edd7 7a03 	vldr	s15, [r7, #12]
 8000af2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000af6:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
			y += yIncrement;
 8000afa:	ed97 7a08 	vldr	s14, [r7, #32]
 8000afe:	edd7 7a02 	vldr	s15, [r7, #8]
 8000b02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b06:	edc7 7a08 	vstr	s15, [r7, #32]
		for (j = 0; j < steps; j++) {
 8000b0a:	69fb      	ldr	r3, [r7, #28]
 8000b0c:	3301      	adds	r3, #1
 8000b0e:	61fb      	str	r3, [r7, #28]
 8000b10:	69fa      	ldr	r2, [r7, #28]
 8000b12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b14:	429a      	cmp	r2, r3
 8000b16:	dbd5      	blt.n	8000ac4 <API_draw_line+0x108>
	for (i = 0-abs(dikte/2); i <= abs(dikte/2); i++) {
 8000b18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b1a:	3301      	adds	r3, #1
 8000b1c:	62bb      	str	r3, [r7, #40]	; 0x28
 8000b1e:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8000b22:	085b      	lsrs	r3, r3, #1
 8000b24:	b2db      	uxtb	r3, r3
 8000b26:	461a      	mov	r2, r3
 8000b28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b2a:	4293      	cmp	r3, r2
 8000b2c:	dda3      	ble.n	8000a76 <API_draw_line+0xba>
		}
	}
	return error;
 8000b2e:	69bb      	ldr	r3, [r7, #24]
}
 8000b30:	4618      	mov	r0, r3
 8000b32:	3734      	adds	r7, #52	; 0x34
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd90      	pop	{r4, r7, pc}
 8000b38:	3fe00000 	.word	0x3fe00000

08000b3c <API_draw_rectangle>:
}



int API_draw_rectangle(uint16_t x_lup, uint16_t y_lup, uint16_t breedte, uint16_t hoogte, uint8_t color, uint8_t gevuld)
{
 8000b3c:	b590      	push	{r4, r7, lr}
 8000b3e:	b085      	sub	sp, #20
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	4604      	mov	r4, r0
 8000b44:	4608      	mov	r0, r1
 8000b46:	4611      	mov	r1, r2
 8000b48:	461a      	mov	r2, r3
 8000b4a:	4623      	mov	r3, r4
 8000b4c:	80fb      	strh	r3, [r7, #6]
 8000b4e:	4603      	mov	r3, r0
 8000b50:	80bb      	strh	r3, [r7, #4]
 8000b52:	460b      	mov	r3, r1
 8000b54:	807b      	strh	r3, [r7, #2]
 8000b56:	4613      	mov	r3, r2
 8000b58:	803b      	strh	r3, [r7, #0]
	int xp = 0;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	60fb      	str	r3, [r7, #12]
	int yp = 0;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	60bb      	str	r3, [r7, #8]

	//draw lines along screen every y-value
	if(gevuld == 1)
 8000b62:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000b66:	2b01      	cmp	r3, #1
 8000b68:	d121      	bne.n	8000bae <API_draw_rectangle+0x72>
	{
		for(yp = y_lup; yp < y_lup + hoogte; yp++)
 8000b6a:	88bb      	ldrh	r3, [r7, #4]
 8000b6c:	60bb      	str	r3, [r7, #8]
 8000b6e:	e017      	b.n	8000ba0 <API_draw_rectangle+0x64>
		{
			for(xp = x_lup; xp < x_lup + breedte; xp++)
 8000b70:	88fb      	ldrh	r3, [r7, #6]
 8000b72:	60fb      	str	r3, [r7, #12]
 8000b74:	e00b      	b.n	8000b8e <API_draw_rectangle+0x52>
			{
				UB_VGA_SetPixel(xp, yp, color);
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	b29b      	uxth	r3, r3
 8000b7a:	68ba      	ldr	r2, [r7, #8]
 8000b7c:	b291      	uxth	r1, r2
 8000b7e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000b82:	4618      	mov	r0, r3
 8000b84:	f001 fba8 	bl	80022d8 <UB_VGA_SetPixel>
			for(xp = x_lup; xp < x_lup + breedte; xp++)
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	3301      	adds	r3, #1
 8000b8c:	60fb      	str	r3, [r7, #12]
 8000b8e:	88fa      	ldrh	r2, [r7, #6]
 8000b90:	887b      	ldrh	r3, [r7, #2]
 8000b92:	4413      	add	r3, r2
 8000b94:	68fa      	ldr	r2, [r7, #12]
 8000b96:	429a      	cmp	r2, r3
 8000b98:	dbed      	blt.n	8000b76 <API_draw_rectangle+0x3a>
		for(yp = y_lup; yp < y_lup + hoogte; yp++)
 8000b9a:	68bb      	ldr	r3, [r7, #8]
 8000b9c:	3301      	adds	r3, #1
 8000b9e:	60bb      	str	r3, [r7, #8]
 8000ba0:	88ba      	ldrh	r2, [r7, #4]
 8000ba2:	883b      	ldrh	r3, [r7, #0]
 8000ba4:	4413      	add	r3, r2
 8000ba6:	68ba      	ldr	r2, [r7, #8]
 8000ba8:	429a      	cmp	r2, r3
 8000baa:	dbe1      	blt.n	8000b70 <API_draw_rectangle+0x34>
 8000bac:	e042      	b.n	8000c34 <API_draw_rectangle+0xf8>
			}
		}
	}

	else if(gevuld == 0)
 8000bae:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d13e      	bne.n	8000c34 <API_draw_rectangle+0xf8>
	{

			for(yp = y_lup; yp <= y_lup + hoogte; yp++)
 8000bb6:	88bb      	ldrh	r3, [r7, #4]
 8000bb8:	60bb      	str	r3, [r7, #8]
 8000bba:	e035      	b.n	8000c28 <API_draw_rectangle+0xec>
			{
				for(xp = x_lup; xp <= x_lup + breedte; xp++)
 8000bbc:	88fb      	ldrh	r3, [r7, #6]
 8000bbe:	60fb      	str	r3, [r7, #12]
 8000bc0:	e029      	b.n	8000c16 <API_draw_rectangle+0xda>
				{
					//draw lines along screen every y-value
					if ((yp == y_lup) || (yp == (y_lup + hoogte)))
 8000bc2:	88bb      	ldrh	r3, [r7, #4]
 8000bc4:	68ba      	ldr	r2, [r7, #8]
 8000bc6:	429a      	cmp	r2, r3
 8000bc8:	d005      	beq.n	8000bd6 <API_draw_rectangle+0x9a>
 8000bca:	88ba      	ldrh	r2, [r7, #4]
 8000bcc:	883b      	ldrh	r3, [r7, #0]
 8000bce:	4413      	add	r3, r2
 8000bd0:	68ba      	ldr	r2, [r7, #8]
 8000bd2:	429a      	cmp	r2, r3
 8000bd4:	d109      	bne.n	8000bea <API_draw_rectangle+0xae>
					{
						UB_VGA_SetPixel(xp, yp, color);
 8000bd6:	68fb      	ldr	r3, [r7, #12]
 8000bd8:	b29b      	uxth	r3, r3
 8000bda:	68ba      	ldr	r2, [r7, #8]
 8000bdc:	b291      	uxth	r1, r2
 8000bde:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000be2:	4618      	mov	r0, r3
 8000be4:	f001 fb78 	bl	80022d8 <UB_VGA_SetPixel>
 8000be8:	e012      	b.n	8000c10 <API_draw_rectangle+0xd4>
					}

					//Draw pixels along screen only at edges
					else if((xp == x_lup) || (xp == (x_lup + breedte)))
 8000bea:	88fb      	ldrh	r3, [r7, #6]
 8000bec:	68fa      	ldr	r2, [r7, #12]
 8000bee:	429a      	cmp	r2, r3
 8000bf0:	d005      	beq.n	8000bfe <API_draw_rectangle+0xc2>
 8000bf2:	88fa      	ldrh	r2, [r7, #6]
 8000bf4:	887b      	ldrh	r3, [r7, #2]
 8000bf6:	4413      	add	r3, r2
 8000bf8:	68fa      	ldr	r2, [r7, #12]
 8000bfa:	429a      	cmp	r2, r3
 8000bfc:	d108      	bne.n	8000c10 <API_draw_rectangle+0xd4>
					{
						UB_VGA_SetPixel(xp, yp, color);
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	b29b      	uxth	r3, r3
 8000c02:	68ba      	ldr	r2, [r7, #8]
 8000c04:	b291      	uxth	r1, r2
 8000c06:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f001 fb64 	bl	80022d8 <UB_VGA_SetPixel>
				for(xp = x_lup; xp <= x_lup + breedte; xp++)
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	3301      	adds	r3, #1
 8000c14:	60fb      	str	r3, [r7, #12]
 8000c16:	88fa      	ldrh	r2, [r7, #6]
 8000c18:	887b      	ldrh	r3, [r7, #2]
 8000c1a:	4413      	add	r3, r2
 8000c1c:	68fa      	ldr	r2, [r7, #12]
 8000c1e:	429a      	cmp	r2, r3
 8000c20:	ddcf      	ble.n	8000bc2 <API_draw_rectangle+0x86>
			for(yp = y_lup; yp <= y_lup + hoogte; yp++)
 8000c22:	68bb      	ldr	r3, [r7, #8]
 8000c24:	3301      	adds	r3, #1
 8000c26:	60bb      	str	r3, [r7, #8]
 8000c28:	88ba      	ldrh	r2, [r7, #4]
 8000c2a:	883b      	ldrh	r3, [r7, #0]
 8000c2c:	4413      	add	r3, r2
 8000c2e:	68ba      	ldr	r2, [r7, #8]
 8000c30:	429a      	cmp	r2, r3
 8000c32:	ddc3      	ble.n	8000bbc <API_draw_rectangle+0x80>
					}
				}
			}
	}
}
 8000c34:	bf00      	nop
 8000c36:	4618      	mov	r0, r3
 8000c38:	3714      	adds	r7, #20
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd90      	pop	{r4, r7, pc}
	...

08000c40 <API_read_bitmap_SD>:
 *
 * @return Returns an error if error or returns nothing
 *
 *****************************************************************************/
int API_read_bitmap_SD(char *nr, uint16_t x_lup, uint16_t y_lup)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	f5ad 6d97 	sub.w	sp, sp, #1208	; 0x4b8
 8000c46:	af00      	add	r7, sp, #0
 8000c48:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 8000c4c:	f2a3 43b4 	subw	r3, r3, #1204	; 0x4b4
 8000c50:	6018      	str	r0, [r3, #0]
 8000c52:	4608      	mov	r0, r1
 8000c54:	4611      	mov	r1, r2
 8000c56:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 8000c5a:	f2a3 43b6 	subw	r3, r3, #1206	; 0x4b6
 8000c5e:	4602      	mov	r2, r0
 8000c60:	801a      	strh	r2, [r3, #0]
 8000c62:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 8000c66:	f5a3 6397 	sub.w	r3, r3, #1208	; 0x4b8
 8000c6a:	460a      	mov	r2, r1
 8000c6c:	801a      	strh	r2, [r3, #0]

	// Fatfs variables
	FATFS FatFs;
    FIL fil; 		//File handle
    FRESULT fres; 	//Result after operations
    UINT SizeofBuffer = 30;
 8000c6e:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 8000c72:	f5a3 6391 	sub.w	r3, r3, #1160	; 0x488
 8000c76:	221e      	movs	r2, #30
 8000c78:	601a      	str	r2, [r3, #0]

    //Reading buffer
    uint k = 0; // kijken welk variable we zijn
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	f8c7 34b4 	str.w	r3, [r7, #1204]	; 0x4b4

    //Position vga
    uint16_t xp,yp,xp2,yp2;

    xp2 = 0;
 8000c80:	2300      	movs	r3, #0
 8000c82:	f8a7 34ae 	strh.w	r3, [r7, #1198]	; 0x4ae
    yp2 = 0;
 8000c86:	2300      	movs	r3, #0
 8000c88:	f8a7 34ac 	strh.w	r3, [r7, #1196]	; 0x4ac

    //Information from file system
    unsigned int Height,Width;

    //Creating decimal shift register
	unsigned int ColourFile = 0;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	f8c7 34a0 	str.w	r3, [r7, #1184]	; 0x4a0
	unsigned int DecimalshiftBuff = 0;
 8000c92:	2300      	movs	r3, #0
 8000c94:	f8c7 3498 	str.w	r3, [r7, #1176]	; 0x498

	unsigned char i;

	char readBuf[30];

	TCHAR File[] = "00.txt";
 8000c98:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 8000c9c:	f5a3 6396 	sub.w	r3, r3, #1200	; 0x4b0
 8000ca0:	4a92      	ldr	r2, [pc, #584]	; (8000eec <API_read_bitmap_SD+0x2ac>)
 8000ca2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ca6:	6018      	str	r0, [r3, #0]
 8000ca8:	3304      	adds	r3, #4
 8000caa:	8019      	strh	r1, [r3, #0]
 8000cac:	3302      	adds	r3, #2
 8000cae:	0c0a      	lsrs	r2, r1, #16
 8000cb0:	701a      	strb	r2, [r3, #0]

	File[0] = nr[0];		// checked
 8000cb2:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 8000cb6:	f2a3 43b4 	subw	r3, r3, #1204	; 0x4b4
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	781a      	ldrb	r2, [r3, #0]
 8000cbe:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 8000cc2:	f5a3 6396 	sub.w	r3, r3, #1200	; 0x4b0
 8000cc6:	701a      	strb	r2, [r3, #0]
	File[1] = nr[1];
 8000cc8:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 8000ccc:	f2a3 43b4 	subw	r3, r3, #1204	; 0x4b4
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	785a      	ldrb	r2, [r3, #1]
 8000cd4:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 8000cd8:	f5a3 6396 	sub.w	r3, r3, #1200	; 0x4b0
 8000cdc:	705a      	strb	r2, [r3, #1]

	xp = x_lup;
 8000cde:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 8000ce2:	f2a3 43b6 	subw	r3, r3, #1206	; 0x4b6
 8000ce6:	881b      	ldrh	r3, [r3, #0]
 8000ce8:	f8a7 34b2 	strh.w	r3, [r7, #1202]	; 0x4b2
	yp = y_lup;
 8000cec:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 8000cf0:	f5a3 6397 	sub.w	r3, r3, #1208	; 0x4b8
 8000cf4:	881b      	ldrh	r3, [r3, #0]
 8000cf6:	f8a7 34b0 	strh.w	r3, [r7, #1200]	; 0x4b0


    fres = f_mount(&FatFs, "", 1); //1=mount now
 8000cfa:	f507 7319 	add.w	r3, r7, #612	; 0x264
 8000cfe:	2201      	movs	r2, #1
 8000d00:	497b      	ldr	r1, [pc, #492]	; (8000ef0 <API_read_bitmap_SD+0x2b0>)
 8000d02:	4618      	mov	r0, r3
 8000d04:	f007 fe58 	bl	80089b8 <f_mount>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	f887 3497 	strb.w	r3, [r7, #1175]	; 0x497
    if (fres != FR_OK)
 8000d0e:	f897 3497 	ldrb.w	r3, [r7, #1175]	; 0x497
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d007      	beq.n	8000d26 <API_read_bitmap_SD+0xe6>
    {
    	printf("f_mount error (%i)\r\n", fres);
 8000d16:	f897 3497 	ldrb.w	r3, [r7, #1175]	; 0x497
 8000d1a:	4619      	mov	r1, r3
 8000d1c:	4875      	ldr	r0, [pc, #468]	; (8000ef4 <API_read_bitmap_SD+0x2b4>)
 8000d1e:	f008 fad3 	bl	80092c8 <iprintf>
    	return 0; //error
 8000d22:	2300      	movs	r3, #0
 8000d24:	e0dc      	b.n	8000ee0 <API_read_bitmap_SD+0x2a0>
    }

	fres = f_open(&fil, File, FA_READ);
 8000d26:	f107 0108 	add.w	r1, r7, #8
 8000d2a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000d2e:	2201      	movs	r2, #1
 8000d30:	4618      	mov	r0, r3
 8000d32:	f007 fe87 	bl	8008a44 <f_open>
 8000d36:	4603      	mov	r3, r0
 8000d38:	f887 3497 	strb.w	r3, [r7, #1175]	; 0x497
	if (fres != FR_OK)
 8000d3c:	f897 3497 	ldrb.w	r3, [r7, #1175]	; 0x497
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	f000 80ba 	beq.w	8000eba <API_read_bitmap_SD+0x27a>
	{
		printf("f_open error (%i)\r\n",fres);
 8000d46:	f897 3497 	ldrb.w	r3, [r7, #1175]	; 0x497
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	486a      	ldr	r0, [pc, #424]	; (8000ef8 <API_read_bitmap_SD+0x2b8>)
 8000d4e:	f008 fabb 	bl	80092c8 <iprintf>
		return 0; //error
 8000d52:	2300      	movs	r3, #0
 8000d54:	e0c4      	b.n	8000ee0 <API_read_bitmap_SD+0x2a0>
	}


	while (SizeofBuffer == 30)
	{
		f_read(&fil,(void*)readBuf, 30, &SizeofBuffer);
 8000d56:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000d5a:	f107 0110 	add.w	r1, r7, #16
 8000d5e:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8000d62:	221e      	movs	r2, #30
 8000d64:	f008 f82c 	bl	8008dc0 <f_read>
		for (i=0; i<SizeofBuffer; i++)
 8000d68:	2300      	movs	r3, #0
 8000d6a:	f887 349f 	strb.w	r3, [r7, #1183]	; 0x49f
 8000d6e:	e09a      	b.n	8000ea6 <API_read_bitmap_SD+0x266>
		{

			if (readBuf[i] != 32)
 8000d70:	f897 349f 	ldrb.w	r3, [r7, #1183]	; 0x49f
 8000d74:	f507 6297 	add.w	r2, r7, #1208	; 0x4b8
 8000d78:	f5a2 6295 	sub.w	r2, r2, #1192	; 0x4a8
 8000d7c:	5cd3      	ldrb	r3, [r2, r3]
 8000d7e:	2b20      	cmp	r3, #32
 8000d80:	d019      	beq.n	8000db6 <API_read_bitmap_SD+0x176>
			{
				DecimalshiftBuff = readBuf[i]-'0';
 8000d82:	f897 349f 	ldrb.w	r3, [r7, #1183]	; 0x49f
 8000d86:	f507 6297 	add.w	r2, r7, #1208	; 0x4b8
 8000d8a:	f5a2 6295 	sub.w	r2, r2, #1192	; 0x4a8
 8000d8e:	5cd3      	ldrb	r3, [r2, r3]
 8000d90:	3b30      	subs	r3, #48	; 0x30
 8000d92:	f8c7 3498 	str.w	r3, [r7, #1176]	; 0x498
				ColourFile *= 10;
 8000d96:	f8d7 24a0 	ldr.w	r2, [r7, #1184]	; 0x4a0
 8000d9a:	4613      	mov	r3, r2
 8000d9c:	009b      	lsls	r3, r3, #2
 8000d9e:	4413      	add	r3, r2
 8000da0:	005b      	lsls	r3, r3, #1
 8000da2:	f8c7 34a0 	str.w	r3, [r7, #1184]	; 0x4a0
				ColourFile += DecimalshiftBuff;
 8000da6:	f8d7 24a0 	ldr.w	r2, [r7, #1184]	; 0x4a0
 8000daa:	f8d7 3498 	ldr.w	r3, [r7, #1176]	; 0x498
 8000dae:	4413      	add	r3, r2
 8000db0:	f8c7 34a0 	str.w	r3, [r7, #1184]	; 0x4a0
 8000db4:	e072      	b.n	8000e9c <API_read_bitmap_SD+0x25c>
			}

			else if(readBuf[i] == 32)
 8000db6:	f897 349f 	ldrb.w	r3, [r7, #1183]	; 0x49f
 8000dba:	f507 6297 	add.w	r2, r7, #1208	; 0x4b8
 8000dbe:	f5a2 6295 	sub.w	r2, r2, #1192	; 0x4a8
 8000dc2:	5cd3      	ldrb	r3, [r2, r3]
 8000dc4:	2b20      	cmp	r3, #32
 8000dc6:	d169      	bne.n	8000e9c <API_read_bitmap_SD+0x25c>
			{
				if (k > 1)
 8000dc8:	f8d7 34b4 	ldr.w	r3, [r7, #1204]	; 0x4b4
 8000dcc:	2b01      	cmp	r3, #1
 8000dce:	d94c      	bls.n	8000e6a <API_read_bitmap_SD+0x22a>
				{
					if (xp < VGA_DISPLAY_X && yp < VGA_DISPLAY_Y)
 8000dd0:	f8b7 34b2 	ldrh.w	r3, [r7, #1202]	; 0x4b2
 8000dd4:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000dd8:	d212      	bcs.n	8000e00 <API_read_bitmap_SD+0x1c0>
 8000dda:	f8b7 34b0 	ldrh.w	r3, [r7, #1200]	; 0x4b0
 8000dde:	2bef      	cmp	r3, #239	; 0xef
 8000de0:	d80e      	bhi.n	8000e00 <API_read_bitmap_SD+0x1c0>
					{
						VGA_RAM1[(yp * (VGA_DISPLAY_X + 1)) + xp] = ColourFile;
 8000de2:	f8b7 24b0 	ldrh.w	r2, [r7, #1200]	; 0x4b0
 8000de6:	4613      	mov	r3, r2
 8000de8:	009b      	lsls	r3, r3, #2
 8000dea:	4413      	add	r3, r2
 8000dec:	019b      	lsls	r3, r3, #6
 8000dee:	441a      	add	r2, r3
 8000df0:	f8b7 34b2 	ldrh.w	r3, [r7, #1202]	; 0x4b2
 8000df4:	4413      	add	r3, r2
 8000df6:	f8d7 24a0 	ldr.w	r2, [r7, #1184]	; 0x4a0
 8000dfa:	b2d1      	uxtb	r1, r2
 8000dfc:	4a3f      	ldr	r2, [pc, #252]	; (8000efc <API_read_bitmap_SD+0x2bc>)
 8000dfe:	54d1      	strb	r1, [r2, r3]
					}

					UB_VGA_SetPixel(xp, yp, ColourFile);
 8000e00:	f8d7 34a0 	ldr.w	r3, [r7, #1184]	; 0x4a0
 8000e04:	b2da      	uxtb	r2, r3
 8000e06:	f8b7 14b0 	ldrh.w	r1, [r7, #1200]	; 0x4b0
 8000e0a:	f8b7 34b2 	ldrh.w	r3, [r7, #1202]	; 0x4b2
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f001 fa62 	bl	80022d8 <UB_VGA_SetPixel>
					xp++;
 8000e14:	f8b7 34b2 	ldrh.w	r3, [r7, #1202]	; 0x4b2
 8000e18:	3301      	adds	r3, #1
 8000e1a:	f8a7 34b2 	strh.w	r3, [r7, #1202]	; 0x4b2
					xp2++;
 8000e1e:	f8b7 34ae 	ldrh.w	r3, [r7, #1198]	; 0x4ae
 8000e22:	3301      	adds	r3, #1
 8000e24:	f8a7 34ae 	strh.w	r3, [r7, #1198]	; 0x4ae
					if (xp2 >= Width)
 8000e28:	f8b7 34ae 	ldrh.w	r3, [r7, #1198]	; 0x4ae
 8000e2c:	f8d7 24a4 	ldr.w	r2, [r7, #1188]	; 0x4a4
 8000e30:	429a      	cmp	r2, r3
 8000e32:	d813      	bhi.n	8000e5c <API_read_bitmap_SD+0x21c>
					{
						yp++;
 8000e34:	f8b7 34b0 	ldrh.w	r3, [r7, #1200]	; 0x4b0
 8000e38:	3301      	adds	r3, #1
 8000e3a:	f8a7 34b0 	strh.w	r3, [r7, #1200]	; 0x4b0
						yp2++;
 8000e3e:	f8b7 34ac 	ldrh.w	r3, [r7, #1196]	; 0x4ac
 8000e42:	3301      	adds	r3, #1
 8000e44:	f8a7 34ac 	strh.w	r3, [r7, #1196]	; 0x4ac
						xp = x_lup;
 8000e48:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 8000e4c:	f2a3 43b6 	subw	r3, r3, #1206	; 0x4b6
 8000e50:	881b      	ldrh	r3, [r3, #0]
 8000e52:	f8a7 34b2 	strh.w	r3, [r7, #1202]	; 0x4b2
						xp2 = 0;
 8000e56:	2300      	movs	r3, #0
 8000e58:	f8a7 34ae 	strh.w	r3, [r7, #1198]	; 0x4ae
					}
					if (yp2 == Height)
 8000e5c:	f8b7 34ac 	ldrh.w	r3, [r7, #1196]	; 0x4ac
 8000e60:	f8d7 24a8 	ldr.w	r2, [r7, #1192]	; 0x4a8
 8000e64:	429a      	cmp	r2, r3
 8000e66:	d111      	bne.n	8000e8c <API_read_bitmap_SD+0x24c>
					{
						break;
 8000e68:	e027      	b.n	8000eba <API_read_bitmap_SD+0x27a>
					}
				}
				else if (k == 0) // Hoogte van de bit map
 8000e6a:	f8d7 34b4 	ldr.w	r3, [r7, #1204]	; 0x4b4
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d104      	bne.n	8000e7c <API_read_bitmap_SD+0x23c>
				{
					Height = ColourFile;
 8000e72:	f8d7 34a0 	ldr.w	r3, [r7, #1184]	; 0x4a0
 8000e76:	f8c7 34a8 	str.w	r3, [r7, #1192]	; 0x4a8
 8000e7a:	e007      	b.n	8000e8c <API_read_bitmap_SD+0x24c>
				}
				else if (k == 1)
 8000e7c:	f8d7 34b4 	ldr.w	r3, [r7, #1204]	; 0x4b4
 8000e80:	2b01      	cmp	r3, #1
 8000e82:	d103      	bne.n	8000e8c <API_read_bitmap_SD+0x24c>
				{
					Width = ColourFile;
 8000e84:	f8d7 34a0 	ldr.w	r3, [r7, #1184]	; 0x4a0
 8000e88:	f8c7 34a4 	str.w	r3, [r7, #1188]	; 0x4a4
				}

				k++;
 8000e8c:	f8d7 34b4 	ldr.w	r3, [r7, #1204]	; 0x4b4
 8000e90:	3301      	adds	r3, #1
 8000e92:	f8c7 34b4 	str.w	r3, [r7, #1204]	; 0x4b4
				ColourFile = 0;
 8000e96:	2300      	movs	r3, #0
 8000e98:	f8c7 34a0 	str.w	r3, [r7, #1184]	; 0x4a0
		for (i=0; i<SizeofBuffer; i++)
 8000e9c:	f897 349f 	ldrb.w	r3, [r7, #1183]	; 0x49f
 8000ea0:	3301      	adds	r3, #1
 8000ea2:	f887 349f 	strb.w	r3, [r7, #1183]	; 0x49f
 8000ea6:	f897 249f 	ldrb.w	r2, [r7, #1183]	; 0x49f
 8000eaa:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 8000eae:	f5a3 6391 	sub.w	r3, r3, #1160	; 0x488
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	429a      	cmp	r2, r3
 8000eb6:	f4ff af5b 	bcc.w	8000d70 <API_read_bitmap_SD+0x130>
	while (SizeofBuffer == 30)
 8000eba:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 8000ebe:	f5a3 6391 	sub.w	r3, r3, #1160	; 0x488
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	2b1e      	cmp	r3, #30
 8000ec6:	f43f af46 	beq.w	8000d56 <API_read_bitmap_SD+0x116>
			}

		}
	}

	f_close(&fil);
 8000eca:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f008 f933 	bl	800913a <f_close>

    f_mount(NULL, "", 0);
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	4906      	ldr	r1, [pc, #24]	; (8000ef0 <API_read_bitmap_SD+0x2b0>)
 8000ed8:	2000      	movs	r0, #0
 8000eda:	f007 fd6d 	bl	80089b8 <f_mount>

	return 0;
 8000ede:	2300      	movs	r3, #0
}
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f507 6797 	add.w	r7, r7, #1208	; 0x4b8
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	0800a32c 	.word	0x0800a32c
 8000ef0:	0800a2fc 	.word	0x0800a2fc
 8000ef4:	0800a300 	.word	0x0800a300
 8000ef8:	0800a318 	.word	0x0800a318
 8000efc:	200007d8 	.word	0x200007d8

08000f00 <API_blur_screen>:
 *
 * @return Returns an error if error or returns nothing
 *
 *****************************************************************************/
int API_blur_screen()
{
 8000f00:	b480      	push	{r7}
 8000f02:	b085      	sub	sp, #20
 8000f04:	af00      	add	r7, sp, #0
	uint16_t xp, yp;
	uint16_t xp_2, yp_2;
	uint16_t sum = 0;
 8000f06:	2300      	movs	r3, #0
 8000f08:	80fb      	strh	r3, [r7, #6]
	int i = 0;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	603b      	str	r3, [r7, #0]
	for (yp = 0; yp < VGA_DISPLAY_Y; yp++)
 8000f0e:	2300      	movs	r3, #0
 8000f10:	81bb      	strh	r3, [r7, #12]
 8000f12:	e06d      	b.n	8000ff0 <API_blur_screen+0xf0>
	{
	  for (xp = 0; xp < VGA_DISPLAY_X; xp++)
 8000f14:	2300      	movs	r3, #0
 8000f16:	81fb      	strh	r3, [r7, #14]
 8000f18:	e063      	b.n	8000fe2 <API_blur_screen+0xe2>
	  {
	    sum = 0;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	80fb      	strh	r3, [r7, #6]
	    i = 0;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	603b      	str	r3, [r7, #0]
	    for (yp_2 = yp; yp_2 < yp + 3 && yp_2 < VGA_DISPLAY_Y; yp_2++)
 8000f22:	89bb      	ldrh	r3, [r7, #12]
 8000f24:	813b      	strh	r3, [r7, #8]
 8000f26:	e022      	b.n	8000f6e <API_blur_screen+0x6e>
	    {
	      for (xp_2 = xp; xp_2 < xp + 3 && xp_2 < VGA_DISPLAY_X; xp_2++)
 8000f28:	89fb      	ldrh	r3, [r7, #14]
 8000f2a:	817b      	strh	r3, [r7, #10]
 8000f2c:	e013      	b.n	8000f56 <API_blur_screen+0x56>
	      {
	        sum += VGA_RAM1[(yp_2 * (VGA_DISPLAY_X + 1)) + xp_2];
 8000f2e:	893a      	ldrh	r2, [r7, #8]
 8000f30:	4613      	mov	r3, r2
 8000f32:	009b      	lsls	r3, r3, #2
 8000f34:	4413      	add	r3, r2
 8000f36:	019b      	lsls	r3, r3, #6
 8000f38:	441a      	add	r2, r3
 8000f3a:	897b      	ldrh	r3, [r7, #10]
 8000f3c:	4413      	add	r3, r2
 8000f3e:	4a31      	ldr	r2, [pc, #196]	; (8001004 <API_blur_screen+0x104>)
 8000f40:	5cd3      	ldrb	r3, [r2, r3]
 8000f42:	b29a      	uxth	r2, r3
 8000f44:	88fb      	ldrh	r3, [r7, #6]
 8000f46:	4413      	add	r3, r2
 8000f48:	80fb      	strh	r3, [r7, #6]
	        i++;
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	3301      	adds	r3, #1
 8000f4e:	603b      	str	r3, [r7, #0]
	      for (xp_2 = xp; xp_2 < xp + 3 && xp_2 < VGA_DISPLAY_X; xp_2++)
 8000f50:	897b      	ldrh	r3, [r7, #10]
 8000f52:	3301      	adds	r3, #1
 8000f54:	817b      	strh	r3, [r7, #10]
 8000f56:	89fb      	ldrh	r3, [r7, #14]
 8000f58:	1c9a      	adds	r2, r3, #2
 8000f5a:	897b      	ldrh	r3, [r7, #10]
 8000f5c:	429a      	cmp	r2, r3
 8000f5e:	db03      	blt.n	8000f68 <API_blur_screen+0x68>
 8000f60:	897b      	ldrh	r3, [r7, #10]
 8000f62:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000f66:	d3e2      	bcc.n	8000f2e <API_blur_screen+0x2e>
	    for (yp_2 = yp; yp_2 < yp + 3 && yp_2 < VGA_DISPLAY_Y; yp_2++)
 8000f68:	893b      	ldrh	r3, [r7, #8]
 8000f6a:	3301      	adds	r3, #1
 8000f6c:	813b      	strh	r3, [r7, #8]
 8000f6e:	89bb      	ldrh	r3, [r7, #12]
 8000f70:	1c9a      	adds	r2, r3, #2
 8000f72:	893b      	ldrh	r3, [r7, #8]
 8000f74:	429a      	cmp	r2, r3
 8000f76:	db02      	blt.n	8000f7e <API_blur_screen+0x7e>
 8000f78:	893b      	ldrh	r3, [r7, #8]
 8000f7a:	2bef      	cmp	r3, #239	; 0xef
 8000f7c:	d9d4      	bls.n	8000f28 <API_blur_screen+0x28>
	      }
	    }
	    sum /= 9;
 8000f7e:	88fb      	ldrh	r3, [r7, #6]
 8000f80:	4a21      	ldr	r2, [pc, #132]	; (8001008 <API_blur_screen+0x108>)
 8000f82:	fba2 2303 	umull	r2, r3, r2, r3
 8000f86:	085b      	lsrs	r3, r3, #1
 8000f88:	80fb      	strh	r3, [r7, #6]
	    for (yp_2 = yp; yp_2 < yp + 3 && yp_2 < VGA_DISPLAY_Y; yp_2++)
 8000f8a:	89bb      	ldrh	r3, [r7, #12]
 8000f8c:	813b      	strh	r3, [r7, #8]
 8000f8e:	e01d      	b.n	8000fcc <API_blur_screen+0xcc>
	    {
	      for (xp_2 = xp; xp_2 < xp + 3 && xp_2 < VGA_DISPLAY_X; xp_2++)
 8000f90:	89fb      	ldrh	r3, [r7, #14]
 8000f92:	817b      	strh	r3, [r7, #10]
 8000f94:	e00e      	b.n	8000fb4 <API_blur_screen+0xb4>
	      {
	        VGA_RAM1[(yp_2 * (VGA_DISPLAY_X + 1)) + xp_2] = sum;
 8000f96:	893a      	ldrh	r2, [r7, #8]
 8000f98:	4613      	mov	r3, r2
 8000f9a:	009b      	lsls	r3, r3, #2
 8000f9c:	4413      	add	r3, r2
 8000f9e:	019b      	lsls	r3, r3, #6
 8000fa0:	441a      	add	r2, r3
 8000fa2:	897b      	ldrh	r3, [r7, #10]
 8000fa4:	4413      	add	r3, r2
 8000fa6:	88fa      	ldrh	r2, [r7, #6]
 8000fa8:	b2d1      	uxtb	r1, r2
 8000faa:	4a16      	ldr	r2, [pc, #88]	; (8001004 <API_blur_screen+0x104>)
 8000fac:	54d1      	strb	r1, [r2, r3]
	      for (xp_2 = xp; xp_2 < xp + 3 && xp_2 < VGA_DISPLAY_X; xp_2++)
 8000fae:	897b      	ldrh	r3, [r7, #10]
 8000fb0:	3301      	adds	r3, #1
 8000fb2:	817b      	strh	r3, [r7, #10]
 8000fb4:	89fb      	ldrh	r3, [r7, #14]
 8000fb6:	1c9a      	adds	r2, r3, #2
 8000fb8:	897b      	ldrh	r3, [r7, #10]
 8000fba:	429a      	cmp	r2, r3
 8000fbc:	db03      	blt.n	8000fc6 <API_blur_screen+0xc6>
 8000fbe:	897b      	ldrh	r3, [r7, #10]
 8000fc0:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000fc4:	d3e7      	bcc.n	8000f96 <API_blur_screen+0x96>
	    for (yp_2 = yp; yp_2 < yp + 3 && yp_2 < VGA_DISPLAY_Y; yp_2++)
 8000fc6:	893b      	ldrh	r3, [r7, #8]
 8000fc8:	3301      	adds	r3, #1
 8000fca:	813b      	strh	r3, [r7, #8]
 8000fcc:	89bb      	ldrh	r3, [r7, #12]
 8000fce:	1c9a      	adds	r2, r3, #2
 8000fd0:	893b      	ldrh	r3, [r7, #8]
 8000fd2:	429a      	cmp	r2, r3
 8000fd4:	db02      	blt.n	8000fdc <API_blur_screen+0xdc>
 8000fd6:	893b      	ldrh	r3, [r7, #8]
 8000fd8:	2bef      	cmp	r3, #239	; 0xef
 8000fda:	d9d9      	bls.n	8000f90 <API_blur_screen+0x90>
	  for (xp = 0; xp < VGA_DISPLAY_X; xp++)
 8000fdc:	89fb      	ldrh	r3, [r7, #14]
 8000fde:	3301      	adds	r3, #1
 8000fe0:	81fb      	strh	r3, [r7, #14]
 8000fe2:	89fb      	ldrh	r3, [r7, #14]
 8000fe4:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000fe8:	d397      	bcc.n	8000f1a <API_blur_screen+0x1a>
	for (yp = 0; yp < VGA_DISPLAY_Y; yp++)
 8000fea:	89bb      	ldrh	r3, [r7, #12]
 8000fec:	3301      	adds	r3, #1
 8000fee:	81bb      	strh	r3, [r7, #12]
 8000ff0:	89bb      	ldrh	r3, [r7, #12]
 8000ff2:	2bef      	cmp	r3, #239	; 0xef
 8000ff4:	d98e      	bls.n	8000f14 <API_blur_screen+0x14>
	      }
	    }
	  }
	}
	return 0;
 8000ff6:	2300      	movs	r3, #0
	}
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	3714      	adds	r7, #20
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001002:	4770      	bx	lr
 8001004:	200007d8 	.word	0x200007d8
 8001008:	38e38e39 	.word	0x38e38e39

0800100c <wacht>:
 *
 * @return
 *
 *****************************************************************************/
unsigned int wacht(uint16_t msecs)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
 8001012:	4603      	mov	r3, r0
 8001014:	80fb      	strh	r3, [r7, #6]
	HAL_Delay(msecs);
 8001016:	88fb      	ldrh	r3, [r7, #6]
 8001018:	4618      	mov	r0, r3
 800101a:	f001 f9f7 	bl	800240c <HAL_Delay>
	return 1;
 800101e:	2301      	movs	r3, #1
}
 8001020:	4618      	mov	r0, r3
 8001022:	3708      	adds	r7, #8
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}

08001028 <LogicLayer_Parser>:




Message_parser LogicLayer_Parser(char *Message, unsigned int Messagelength)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b0ee      	sub	sp, #440	; 0x1b8
 800102c:	af00      	add	r7, sp, #0
 800102e:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 8001032:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001036:	6018      	str	r0, [r3, #0]
 8001038:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 800103c:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001040:	6019      	str	r1, [r3, #0]
 8001042:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 8001046:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800104a:	601a      	str	r2, [r3, #0]
	unsigned int i,j,k,l = 0;			// Maak iterators aan voor het maken van een moving window langs de buffer message
 800104c:	2300      	movs	r3, #0
 800104e:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
	i = 0;
 8001052:	2300      	movs	r3, #0
 8001054:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
	j = 0;
 8001058:	2300      	movs	r3, #0
 800105a:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
	k = 0;
 800105e:	2300      	movs	r3, #0
 8001060:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac


	Message_parser localParser;

	  while (Message[i] != 0) 	// Kijk voor line end
 8001064:	e08d      	b.n	8001182 <LogicLayer_Parser+0x15a>
	  {

		  while (Message[i] != 44 && Message[i] != 0)		//Detectie van de comma seperator
		  {
			  i++;
 8001066:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 800106a:	3301      	adds	r3, #1
 800106c:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4

			  if (i > Messagelength) // Error detectie tegen oneindige while loop
 8001070:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 8001074:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001078:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	429a      	cmp	r2, r3
 8001080:	d903      	bls.n	800108a <LogicLayer_Parser+0x62>
			  {
				  printf("Error , not detected \n");
 8001082:	4856      	ldr	r0, [pc, #344]	; (80011dc <LogicLayer_Parser+0x1b4>)
 8001084:	f008 f9a6 	bl	80093d4 <puts>
				  break;
 8001088:	e015      	b.n	80010b6 <LogicLayer_Parser+0x8e>
		  while (Message[i] != 44 && Message[i] != 0)		//Detectie van de comma seperator
 800108a:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 800108e:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001092:	681a      	ldr	r2, [r3, #0]
 8001094:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8001098:	4413      	add	r3, r2
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	2b2c      	cmp	r3, #44	; 0x2c
 800109e:	d00a      	beq.n	80010b6 <LogicLayer_Parser+0x8e>
 80010a0:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 80010a4:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80010a8:	681a      	ldr	r2, [r3, #0]
 80010aa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80010ae:	4413      	add	r3, r2
 80010b0:	781b      	ldrb	r3, [r3, #0]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d1d7      	bne.n	8001066 <LogicLayer_Parser+0x3e>
			  }
		  }

	  	  for (l=0; j<i; j++)
 80010b6:	2300      	movs	r3, #0
 80010b8:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80010bc:	e023      	b.n	8001106 <LogicLayer_Parser+0xde>
	  	  {
	  		localParser.Parser_Message[k][l] = Message[j];
 80010be:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 80010c2:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80010cc:	4413      	add	r3, r2
 80010ce:	7818      	ldrb	r0, [r3, #0]
 80010d0:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 80010d4:	f5a3 71d2 	sub.w	r1, r3, #420	; 0x1a4
 80010d8:	f8d7 21ac 	ldr.w	r2, [r7, #428]	; 0x1ac
 80010dc:	4613      	mov	r3, r2
 80010de:	009b      	lsls	r3, r3, #2
 80010e0:	4413      	add	r3, r2
 80010e2:	009b      	lsls	r3, r3, #2
 80010e4:	18ca      	adds	r2, r1, r3
 80010e6:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80010ea:	4413      	add	r3, r2
 80010ec:	3301      	adds	r3, #1
 80010ee:	4602      	mov	r2, r0
 80010f0:	701a      	strb	r2, [r3, #0]
	  		l++;
 80010f2:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80010f6:	3301      	adds	r3, #1
 80010f8:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
	  	  for (l=0; j<i; j++)
 80010fc:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8001100:	3301      	adds	r3, #1
 8001102:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
 8001106:	f8d7 21b0 	ldr.w	r2, [r7, #432]	; 0x1b0
 800110a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 800110e:	429a      	cmp	r2, r3
 8001110:	d3d5      	bcc.n	80010be <LogicLayer_Parser+0x96>
	  	  }

	  	  j = i+1;
 8001112:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8001116:	3301      	adds	r3, #1
 8001118:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0

	  	  if (Message[j] == 0x20)	// checking for spaces between lines
 800111c:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 8001120:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001124:	681a      	ldr	r2, [r3, #0]
 8001126:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 800112a:	4413      	add	r3, r2
 800112c:	781b      	ldrb	r3, [r3, #0]
 800112e:	2b20      	cmp	r3, #32
 8001130:	d104      	bne.n	800113c <LogicLayer_Parser+0x114>
	  	  {
	  		  j++;
 8001132:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8001136:	3301      	adds	r3, #1
 8001138:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
	  	  }

	  	  localParser.Parser_Message[k][l] = '\0';
 800113c:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 8001140:	f5a3 71d2 	sub.w	r1, r3, #420	; 0x1a4
 8001144:	f8d7 21ac 	ldr.w	r2, [r7, #428]	; 0x1ac
 8001148:	4613      	mov	r3, r2
 800114a:	009b      	lsls	r3, r3, #2
 800114c:	4413      	add	r3, r2
 800114e:	009b      	lsls	r3, r3, #2
 8001150:	18ca      	adds	r2, r1, r3
 8001152:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8001156:	4413      	add	r3, r2
 8001158:	3301      	adds	r3, #1
 800115a:	2200      	movs	r2, #0
 800115c:	701a      	strb	r2, [r3, #0]

	  	  i++;		//verhoog de iterator om niet in een oneindige loop te komen ivm while loop en komma detectie
 800115e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8001162:	3301      	adds	r3, #1
 8001164:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4

	  	  k=(k+1);	//verhoog iterator voor meerdere berichten opslag
 8001168:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 800116c:	3301      	adds	r3, #1
 800116e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac

	  	  if (k > BUFFER_LEN) // Error detectie tegen oneindige while loop
 8001172:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8001176:	2b14      	cmp	r3, #20
 8001178:	d903      	bls.n	8001182 <LogicLayer_Parser+0x15a>
	  	  	  {
	  		  	  printf("Error no message end detected \n");
 800117a:	4819      	ldr	r0, [pc, #100]	; (80011e0 <LogicLayer_Parser+0x1b8>)
 800117c:	f008 f92a 	bl	80093d4 <puts>
	  		  	  break;
 8001180:	e00b      	b.n	800119a <LogicLayer_Parser+0x172>
	  while (Message[i] != 0) 	// Kijk voor line end
 8001182:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 8001186:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800118a:	681a      	ldr	r2, [r3, #0]
 800118c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8001190:	4413      	add	r3, r2
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	2b00      	cmp	r3, #0
 8001196:	f47f af78 	bne.w	800108a <LogicLayer_Parser+0x62>
	  	  	  }

	  }

	localParser.Variable_length = k;
 800119a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 800119e:	b2da      	uxtb	r2, r3
 80011a0:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 80011a4:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 80011a8:	701a      	strb	r2, [r3, #0]

	return localParser;
 80011aa:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 80011ae:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80011b2:	681a      	ldr	r2, [r3, #0]
 80011b4:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 80011b8:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 80011bc:	4610      	mov	r0, r2
 80011be:	4619      	mov	r1, r3
 80011c0:	f240 1391 	movw	r3, #401	; 0x191
 80011c4:	461a      	mov	r2, r3
 80011c6:	f008 f869 	bl	800929c <memcpy>
}
 80011ca:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 80011ce:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80011d2:	6818      	ldr	r0, [r3, #0]
 80011d4:	f507 77dc 	add.w	r7, r7, #440	; 0x1b8
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	0800a334 	.word	0x0800a334
 80011e0:	0800a34c 	.word	0x0800a34c

080011e4 <LogicLayer_CommandCheck>:

int LogicLayer_CommandCheck(Message_parser *localParser)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b084      	sub	sp, #16
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
	int i;
	unsigned char stringLength = sizeof(commands_check) / sizeof(commands_check[0]);
 80011ec:	2309      	movs	r3, #9
 80011ee:	72bb      	strb	r3, [r7, #10]
	unsigned char stringCheck = 0;
 80011f0:	2300      	movs	r3, #0
 80011f2:	727b      	strb	r3, [r7, #9]
	unsigned char stringCorrect = 0;
 80011f4:	2300      	movs	r3, #0
 80011f6:	72fb      	strb	r3, [r7, #11]

	for (i = 1; i <= stringLength; i++)
 80011f8:	2301      	movs	r3, #1
 80011fa:	60fb      	str	r3, [r7, #12]
 80011fc:	e016      	b.n	800122c <LogicLayer_CommandCheck+0x48>
	{
		stringCheck = strcmp(localParser->Parser_Message[0],commands_check[i-1]);
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	1c58      	adds	r0, r3, #1
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	1e5a      	subs	r2, r3, #1
 8001206:	4613      	mov	r3, r2
 8001208:	009b      	lsls	r3, r3, #2
 800120a:	4413      	add	r3, r2
 800120c:	009b      	lsls	r3, r3, #2
 800120e:	4a0e      	ldr	r2, [pc, #56]	; (8001248 <LogicLayer_CommandCheck+0x64>)
 8001210:	4413      	add	r3, r2
 8001212:	4619      	mov	r1, r3
 8001214:	f7fe ffdc 	bl	80001d0 <strcmp>
 8001218:	4603      	mov	r3, r0
 800121a:	727b      	strb	r3, [r7, #9]
		if (stringCheck == 0)
 800121c:	7a7b      	ldrb	r3, [r7, #9]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d101      	bne.n	8001226 <LogicLayer_CommandCheck+0x42>
		{
			stringCorrect = i;
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	72fb      	strb	r3, [r7, #11]
	for (i = 1; i <= stringLength; i++)
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	3301      	adds	r3, #1
 800122a:	60fb      	str	r3, [r7, #12]
 800122c:	7abb      	ldrb	r3, [r7, #10]
 800122e:	68fa      	ldr	r2, [r7, #12]
 8001230:	429a      	cmp	r2, r3
 8001232:	dde4      	ble.n	80011fe <LogicLayer_CommandCheck+0x1a>
		}
	}

	if (stringCorrect != 0)
 8001234:	7afb      	ldrb	r3, [r7, #11]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <LogicLayer_CommandCheck+0x5a>
	{
		return stringCorrect;
 800123a:	7afb      	ldrb	r3, [r7, #11]
 800123c:	e000      	b.n	8001240 <LogicLayer_CommandCheck+0x5c>
	}
	else return 0;
 800123e:	2300      	movs	r3, #0

}
 8001240:	4618      	mov	r0, r3
 8001242:	3710      	adds	r7, #16
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	0800a3c0 	.word	0x0800a3c0

0800124c <LogicLayer_CommandSwitch>:

int LogicLayer_CommandSwitch(Message_parser *localParser, unsigned char Command)
{
 800124c:	b590      	push	{r4, r7, lr}
 800124e:	b08d      	sub	sp, #52	; 0x34
 8001250:	af02      	add	r7, sp, #8
 8001252:	6078      	str	r0, [r7, #4]
 8001254:	460b      	mov	r3, r1
 8001256:	70fb      	strb	r3, [r7, #3]


	switch (Command)
 8001258:	78fb      	ldrb	r3, [r7, #3]
 800125a:	3b01      	subs	r3, #1
 800125c:	2b08      	cmp	r3, #8
 800125e:	f200 8105 	bhi.w	800146c <LogicLayer_CommandSwitch+0x220>
 8001262:	a201      	add	r2, pc, #4	; (adr r2, 8001268 <LogicLayer_CommandSwitch+0x1c>)
 8001264:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001268:	0800128d 	.word	0x0800128d
 800126c:	0800133f 	.word	0x0800133f
 8001270:	08001471 	.word	0x08001471
 8001274:	080013e5 	.word	0x080013e5
 8001278:	08001429 	.word	0x08001429
 800127c:	08001443 	.word	0x08001443
 8001280:	0800146d 	.word	0x0800146d
 8001284:	0800146d 	.word	0x0800146d
 8001288:	08001467 	.word	0x08001467
	{
		case 1:	//lijn
		{
			if (localParser->Variable_length-1 == 6)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	2b07      	cmp	r3, #7
 8001292:	d152      	bne.n	800133a <LogicLayer_CommandSwitch+0xee>
			{
			unsigned short x_1, y_1, x_2, y_2;
			unsigned char dikte, color;

			x_1 = LogicLayer_intToAscii(localParser, strlen(localParser->Parser_Message[1]), 1);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	3315      	adds	r3, #21
 8001298:	4618      	mov	r0, r3
 800129a:	f7fe ffa3 	bl	80001e4 <strlen>
 800129e:	4603      	mov	r3, r0
 80012a0:	2201      	movs	r2, #1
 80012a2:	4619      	mov	r1, r3
 80012a4:	6878      	ldr	r0, [r7, #4]
 80012a6:	f000 f927 	bl	80014f8 <LogicLayer_intToAscii>
 80012aa:	4603      	mov	r3, r0
 80012ac:	827b      	strh	r3, [r7, #18]
			y_1 = LogicLayer_intToAscii(localParser, strlen(localParser->Parser_Message[2]), 2);
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	3329      	adds	r3, #41	; 0x29
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7fe ff96 	bl	80001e4 <strlen>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2202      	movs	r2, #2
 80012bc:	4619      	mov	r1, r3
 80012be:	6878      	ldr	r0, [r7, #4]
 80012c0:	f000 f91a 	bl	80014f8 <LogicLayer_intToAscii>
 80012c4:	4603      	mov	r3, r0
 80012c6:	823b      	strh	r3, [r7, #16]
			x_2 = LogicLayer_intToAscii(localParser, strlen(localParser->Parser_Message[3]), 3);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	333d      	adds	r3, #61	; 0x3d
 80012cc:	4618      	mov	r0, r3
 80012ce:	f7fe ff89 	bl	80001e4 <strlen>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2203      	movs	r2, #3
 80012d6:	4619      	mov	r1, r3
 80012d8:	6878      	ldr	r0, [r7, #4]
 80012da:	f000 f90d 	bl	80014f8 <LogicLayer_intToAscii>
 80012de:	4603      	mov	r3, r0
 80012e0:	81fb      	strh	r3, [r7, #14]
			y_2 = LogicLayer_intToAscii(localParser, strlen(localParser->Parser_Message[4]), 4);
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	3351      	adds	r3, #81	; 0x51
 80012e6:	4618      	mov	r0, r3
 80012e8:	f7fe ff7c 	bl	80001e4 <strlen>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2204      	movs	r2, #4
 80012f0:	4619      	mov	r1, r3
 80012f2:	6878      	ldr	r0, [r7, #4]
 80012f4:	f000 f900 	bl	80014f8 <LogicLayer_intToAscii>
 80012f8:	4603      	mov	r3, r0
 80012fa:	81bb      	strh	r3, [r7, #12]
			color = LogicLayer_ColourCheck(localParser, 5);
 80012fc:	2105      	movs	r1, #5
 80012fe:	6878      	ldr	r0, [r7, #4]
 8001300:	f000 f8bc 	bl	800147c <LogicLayer_ColourCheck>
 8001304:	4603      	mov	r3, r0
 8001306:	72fb      	strb	r3, [r7, #11]
			dikte = LogicLayer_intToAscii(localParser, strlen(localParser->Parser_Message[6]), 6);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	3379      	adds	r3, #121	; 0x79
 800130c:	4618      	mov	r0, r3
 800130e:	f7fe ff69 	bl	80001e4 <strlen>
 8001312:	4603      	mov	r3, r0
 8001314:	2206      	movs	r2, #6
 8001316:	4619      	mov	r1, r3
 8001318:	6878      	ldr	r0, [r7, #4]
 800131a:	f000 f8ed 	bl	80014f8 <LogicLayer_intToAscii>
 800131e:	4603      	mov	r3, r0
 8001320:	72bb      	strb	r3, [r7, #10]



			API_draw_line(x_1, y_1, x_2, y_2, dikte, color);
 8001322:	89bc      	ldrh	r4, [r7, #12]
 8001324:	89fa      	ldrh	r2, [r7, #14]
 8001326:	8a39      	ldrh	r1, [r7, #16]
 8001328:	8a78      	ldrh	r0, [r7, #18]
 800132a:	7afb      	ldrb	r3, [r7, #11]
 800132c:	9301      	str	r3, [sp, #4]
 800132e:	7abb      	ldrb	r3, [r7, #10]
 8001330:	9300      	str	r3, [sp, #0]
 8001332:	4623      	mov	r3, r4
 8001334:	f7ff fb42 	bl	80009bc <API_draw_line>

			break;
 8001338:	e09b      	b.n	8001472 <LogicLayer_CommandSwitch+0x226>
			}
			else return 0;
 800133a:	2300      	movs	r3, #0
 800133c:	e09a      	b.n	8001474 <LogicLayer_CommandSwitch+0x228>
		{
			unsigned short x_lup,  y_lup,  breedte,  hoogte;
			unsigned char color, gevuld;


			x_lup = LogicLayer_intToAscii(localParser, strlen(localParser->Parser_Message[1]), 1);
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	3315      	adds	r3, #21
 8001342:	4618      	mov	r0, r3
 8001344:	f7fe ff4e 	bl	80001e4 <strlen>
 8001348:	4603      	mov	r3, r0
 800134a:	2201      	movs	r2, #1
 800134c:	4619      	mov	r1, r3
 800134e:	6878      	ldr	r0, [r7, #4]
 8001350:	f000 f8d2 	bl	80014f8 <LogicLayer_intToAscii>
 8001354:	4603      	mov	r3, r0
 8001356:	83bb      	strh	r3, [r7, #28]
			y_lup = LogicLayer_intToAscii(localParser, strlen(localParser->Parser_Message[2]), 2);
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	3329      	adds	r3, #41	; 0x29
 800135c:	4618      	mov	r0, r3
 800135e:	f7fe ff41 	bl	80001e4 <strlen>
 8001362:	4603      	mov	r3, r0
 8001364:	2202      	movs	r2, #2
 8001366:	4619      	mov	r1, r3
 8001368:	6878      	ldr	r0, [r7, #4]
 800136a:	f000 f8c5 	bl	80014f8 <LogicLayer_intToAscii>
 800136e:	4603      	mov	r3, r0
 8001370:	837b      	strh	r3, [r7, #26]
			breedte = LogicLayer_intToAscii(localParser, strlen(localParser->Parser_Message[3]), 3);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	333d      	adds	r3, #61	; 0x3d
 8001376:	4618      	mov	r0, r3
 8001378:	f7fe ff34 	bl	80001e4 <strlen>
 800137c:	4603      	mov	r3, r0
 800137e:	2203      	movs	r2, #3
 8001380:	4619      	mov	r1, r3
 8001382:	6878      	ldr	r0, [r7, #4]
 8001384:	f000 f8b8 	bl	80014f8 <LogicLayer_intToAscii>
 8001388:	4603      	mov	r3, r0
 800138a:	833b      	strh	r3, [r7, #24]
			hoogte = LogicLayer_intToAscii(localParser, strlen(localParser->Parser_Message[4]), 4);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	3351      	adds	r3, #81	; 0x51
 8001390:	4618      	mov	r0, r3
 8001392:	f7fe ff27 	bl	80001e4 <strlen>
 8001396:	4603      	mov	r3, r0
 8001398:	2204      	movs	r2, #4
 800139a:	4619      	mov	r1, r3
 800139c:	6878      	ldr	r0, [r7, #4]
 800139e:	f000 f8ab 	bl	80014f8 <LogicLayer_intToAscii>
 80013a2:	4603      	mov	r3, r0
 80013a4:	82fb      	strh	r3, [r7, #22]

			color = LogicLayer_ColourCheck(localParser, 5);
 80013a6:	2105      	movs	r1, #5
 80013a8:	6878      	ldr	r0, [r7, #4]
 80013aa:	f000 f867 	bl	800147c <LogicLayer_ColourCheck>
 80013ae:	4603      	mov	r3, r0
 80013b0:	757b      	strb	r3, [r7, #21]
			gevuld = LogicLayer_intToAscii(localParser, strlen(localParser->Parser_Message[6]), 6);
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	3379      	adds	r3, #121	; 0x79
 80013b6:	4618      	mov	r0, r3
 80013b8:	f7fe ff14 	bl	80001e4 <strlen>
 80013bc:	4603      	mov	r3, r0
 80013be:	2206      	movs	r2, #6
 80013c0:	4619      	mov	r1, r3
 80013c2:	6878      	ldr	r0, [r7, #4]
 80013c4:	f000 f898 	bl	80014f8 <LogicLayer_intToAscii>
 80013c8:	4603      	mov	r3, r0
 80013ca:	753b      	strb	r3, [r7, #20]

			API_draw_rectangle(x_lup, y_lup, breedte, hoogte, color, gevuld);
 80013cc:	8afc      	ldrh	r4, [r7, #22]
 80013ce:	8b3a      	ldrh	r2, [r7, #24]
 80013d0:	8b79      	ldrh	r1, [r7, #26]
 80013d2:	8bb8      	ldrh	r0, [r7, #28]
 80013d4:	7d3b      	ldrb	r3, [r7, #20]
 80013d6:	9301      	str	r3, [sp, #4]
 80013d8:	7d7b      	ldrb	r3, [r7, #21]
 80013da:	9300      	str	r3, [sp, #0]
 80013dc:	4623      	mov	r3, r4
 80013de:	f7ff fbad 	bl	8000b3c <API_draw_rectangle>

			break;
 80013e2:	e046      	b.n	8001472 <LogicLayer_CommandSwitch+0x226>
			break;
		}

		case 4: //bitmap
		{
			unsigned short x_lup = LogicLayer_intToAscii(localParser, strlen(localParser->Parser_Message[2]), 2);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	3329      	adds	r3, #41	; 0x29
 80013e8:	4618      	mov	r0, r3
 80013ea:	f7fe fefb 	bl	80001e4 <strlen>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2202      	movs	r2, #2
 80013f2:	4619      	mov	r1, r3
 80013f4:	6878      	ldr	r0, [r7, #4]
 80013f6:	f000 f87f 	bl	80014f8 <LogicLayer_intToAscii>
 80013fa:	4603      	mov	r3, r0
 80013fc:	843b      	strh	r3, [r7, #32]
			unsigned short y_lup = LogicLayer_intToAscii(localParser, strlen(localParser->Parser_Message[3]), 3);
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	333d      	adds	r3, #61	; 0x3d
 8001402:	4618      	mov	r0, r3
 8001404:	f7fe feee 	bl	80001e4 <strlen>
 8001408:	4603      	mov	r3, r0
 800140a:	2203      	movs	r2, #3
 800140c:	4619      	mov	r1, r3
 800140e:	6878      	ldr	r0, [r7, #4]
 8001410:	f000 f872 	bl	80014f8 <LogicLayer_intToAscii>
 8001414:	4603      	mov	r3, r0
 8001416:	83fb      	strh	r3, [r7, #30]
			API_read_bitmap_SD(localParser->Parser_Message[1], x_lup, y_lup);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	3315      	adds	r3, #21
 800141c:	8bfa      	ldrh	r2, [r7, #30]
 800141e:	8c39      	ldrh	r1, [r7, #32]
 8001420:	4618      	mov	r0, r3
 8001422:	f7ff fc0d 	bl	8000c40 <API_read_bitmap_SD>
			break;
 8001426:	e024      	b.n	8001472 <LogicLayer_CommandSwitch+0x226>
		}

		case 5: //clearscherm
		{
			unsigned char color;
			color = LogicLayer_ColourCheck(localParser, 1);
 8001428:	2101      	movs	r1, #1
 800142a:	6878      	ldr	r0, [r7, #4]
 800142c:	f000 f826 	bl	800147c <LogicLayer_ColourCheck>
 8001430:	4603      	mov	r3, r0
 8001432:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			UB_VGA_FillScreen(color);
 8001436:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800143a:	4618      	mov	r0, r3
 800143c:	f000 ff28 	bl	8002290 <UB_VGA_FillScreen>
			break;
 8001440:	e017      	b.n	8001472 <LogicLayer_CommandSwitch+0x226>
		}
		case 6:
		{
			unsigned int msecs = LogicLayer_intToAscii(localParser, strlen(localParser->Parser_Message[1]), 1);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	3315      	adds	r3, #21
 8001446:	4618      	mov	r0, r3
 8001448:	f7fe fecc 	bl	80001e4 <strlen>
 800144c:	4603      	mov	r3, r0
 800144e:	2201      	movs	r2, #1
 8001450:	4619      	mov	r1, r3
 8001452:	6878      	ldr	r0, [r7, #4]
 8001454:	f000 f850 	bl	80014f8 <LogicLayer_intToAscii>
 8001458:	6278      	str	r0, [r7, #36]	; 0x24
			wacht(msecs);
 800145a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800145c:	b29b      	uxth	r3, r3
 800145e:	4618      	mov	r0, r3
 8001460:	f7ff fdd4 	bl	800100c <wacht>
			break;
 8001464:	e005      	b.n	8001472 <LogicLayer_CommandSwitch+0x226>
		}
		case 9:
		{
			API_blur_screen();
 8001466:	f7ff fd4b 	bl	8000f00 <API_blur_screen>
			break;
 800146a:	e002      	b.n	8001472 <LogicLayer_CommandSwitch+0x226>
		}
		default:
		{
			return 0;
 800146c:	2300      	movs	r3, #0
 800146e:	e001      	b.n	8001474 <LogicLayer_CommandSwitch+0x228>
			break;
 8001470:	bf00      	nop
		}
	}
	return 1;
 8001472:	2301      	movs	r3, #1
}
 8001474:	4618      	mov	r0, r3
 8001476:	372c      	adds	r7, #44	; 0x2c
 8001478:	46bd      	mov	sp, r7
 800147a:	bd90      	pop	{r4, r7, pc}

0800147c <LogicLayer_ColourCheck>:

int LogicLayer_ColourCheck(Message_parser* localParser, unsigned char StructLocation)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b084      	sub	sp, #16
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
 8001484:	460b      	mov	r3, r1
 8001486:	70fb      	strb	r3, [r7, #3]
	int i;
	unsigned char stringLength = sizeof(message_col_string) / sizeof(message_col_string[0])+1;
 8001488:	2310      	movs	r3, #16
 800148a:	72fb      	strb	r3, [r7, #11]
	unsigned char stringCheck = 0;
 800148c:	2300      	movs	r3, #0
 800148e:	72bb      	strb	r3, [r7, #10]
	unsigned char stringCorrect = 0;
 8001490:	2300      	movs	r3, #0
 8001492:	727b      	strb	r3, [r7, #9]

	for (i = 1; i < stringLength; i++)
 8001494:	2301      	movs	r3, #1
 8001496:	60fb      	str	r3, [r7, #12]
 8001498:	e021      	b.n	80014de <LogicLayer_ColourCheck+0x62>
	{
		stringCheck = strcmp(localParser->Parser_Message[StructLocation],message_col_string[i-1]);
 800149a:	78fa      	ldrb	r2, [r7, #3]
 800149c:	4613      	mov	r3, r2
 800149e:	009b      	lsls	r3, r3, #2
 80014a0:	4413      	add	r3, r2
 80014a2:	009b      	lsls	r3, r3, #2
 80014a4:	687a      	ldr	r2, [r7, #4]
 80014a6:	4413      	add	r3, r2
 80014a8:	1c58      	adds	r0, r3, #1
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	1e5a      	subs	r2, r3, #1
 80014ae:	4613      	mov	r3, r2
 80014b0:	009b      	lsls	r3, r3, #2
 80014b2:	4413      	add	r3, r2
 80014b4:	009b      	lsls	r3, r3, #2
 80014b6:	4a0e      	ldr	r2, [pc, #56]	; (80014f0 <LogicLayer_ColourCheck+0x74>)
 80014b8:	4413      	add	r3, r2
 80014ba:	4619      	mov	r1, r3
 80014bc:	f7fe fe88 	bl	80001d0 <strcmp>
 80014c0:	4603      	mov	r3, r0
 80014c2:	72bb      	strb	r3, [r7, #10]
		if (stringCheck == 0)
 80014c4:	7abb      	ldrb	r3, [r7, #10]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d106      	bne.n	80014d8 <LogicLayer_ColourCheck+0x5c>
		{
			return stringCorrect = message_col[i-1];
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	3b01      	subs	r3, #1
 80014ce:	4a09      	ldr	r2, [pc, #36]	; (80014f4 <LogicLayer_ColourCheck+0x78>)
 80014d0:	5cd3      	ldrb	r3, [r2, r3]
 80014d2:	727b      	strb	r3, [r7, #9]
 80014d4:	7a7b      	ldrb	r3, [r7, #9]
 80014d6:	e007      	b.n	80014e8 <LogicLayer_ColourCheck+0x6c>
	for (i = 1; i < stringLength; i++)
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	3301      	adds	r3, #1
 80014dc:	60fb      	str	r3, [r7, #12]
 80014de:	7afb      	ldrb	r3, [r7, #11]
 80014e0:	68fa      	ldr	r2, [r7, #12]
 80014e2:	429a      	cmp	r2, r3
 80014e4:	dbd9      	blt.n	800149a <LogicLayer_ColourCheck+0x1e>
		}
	}


	return 0;
 80014e6:	2300      	movs	r3, #0

}
 80014e8:	4618      	mov	r0, r3
 80014ea:	3710      	adds	r7, #16
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	0800a474 	.word	0x0800a474
 80014f4:	0800a5a0 	.word	0x0800a5a0

080014f8 <LogicLayer_intToAscii>:

unsigned int LogicLayer_intToAscii(Message_parser* localParser, int numbersize, int StructLocation)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b088      	sub	sp, #32
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	60f8      	str	r0, [r7, #12]
 8001500:	60b9      	str	r1, [r7, #8]
 8001502:	607a      	str	r2, [r7, #4]
	unsigned char i = 0;
 8001504:	2300      	movs	r3, #0
 8001506:	77fb      	strb	r3, [r7, #31]
	unsigned char DecimalshiftBuff = 0;
 8001508:	2300      	movs	r3, #0
 800150a:	75fb      	strb	r3, [r7, #23]
	unsigned int decimalvalue = 0;
 800150c:	2300      	movs	r3, #0
 800150e:	61bb      	str	r3, [r7, #24]
	for (i = 0; i < numbersize; i++)
 8001510:	2300      	movs	r3, #0
 8001512:	77fb      	strb	r3, [r7, #31]
 8001514:	e025      	b.n	8001562 <LogicLayer_intToAscii+0x6a>
	{

			DecimalshiftBuff = localParser->Parser_Message[StructLocation][i];	// making sure array doesnt have a negative number
 8001516:	7ff9      	ldrb	r1, [r7, #31]
 8001518:	68f8      	ldr	r0, [r7, #12]
 800151a:	687a      	ldr	r2, [r7, #4]
 800151c:	4613      	mov	r3, r2
 800151e:	009b      	lsls	r3, r3, #2
 8001520:	4413      	add	r3, r2
 8001522:	009b      	lsls	r3, r3, #2
 8001524:	4403      	add	r3, r0
 8001526:	440b      	add	r3, r1
 8001528:	3301      	adds	r3, #1
 800152a:	781b      	ldrb	r3, [r3, #0]
 800152c:	75fb      	strb	r3, [r7, #23]
			if (DecimalshiftBuff < '0' ||  DecimalshiftBuff > '9')
 800152e:	7dfb      	ldrb	r3, [r7, #23]
 8001530:	2b2f      	cmp	r3, #47	; 0x2f
 8001532:	d902      	bls.n	800153a <LogicLayer_intToAscii+0x42>
 8001534:	7dfb      	ldrb	r3, [r7, #23]
 8001536:	2b39      	cmp	r3, #57	; 0x39
 8001538:	d903      	bls.n	8001542 <LogicLayer_intToAscii+0x4a>
		{
				printf("Error NaN");
 800153a:	480e      	ldr	r0, [pc, #56]	; (8001574 <LogicLayer_intToAscii+0x7c>)
 800153c:	f007 fec4 	bl	80092c8 <iprintf>
 8001540:	e00c      	b.n	800155c <LogicLayer_intToAscii+0x64>
		}
			else
		{
			DecimalshiftBuff -= '0';
 8001542:	7dfb      	ldrb	r3, [r7, #23]
 8001544:	3b30      	subs	r3, #48	; 0x30
 8001546:	75fb      	strb	r3, [r7, #23]

			decimalvalue *= 10;
 8001548:	69ba      	ldr	r2, [r7, #24]
 800154a:	4613      	mov	r3, r2
 800154c:	009b      	lsls	r3, r3, #2
 800154e:	4413      	add	r3, r2
 8001550:	005b      	lsls	r3, r3, #1
 8001552:	61bb      	str	r3, [r7, #24]
			decimalvalue += DecimalshiftBuff;
 8001554:	7dfb      	ldrb	r3, [r7, #23]
 8001556:	69ba      	ldr	r2, [r7, #24]
 8001558:	4413      	add	r3, r2
 800155a:	61bb      	str	r3, [r7, #24]
	for (i = 0; i < numbersize; i++)
 800155c:	7ffb      	ldrb	r3, [r7, #31]
 800155e:	3301      	adds	r3, #1
 8001560:	77fb      	strb	r3, [r7, #31]
 8001562:	7ffb      	ldrb	r3, [r7, #31]
 8001564:	68ba      	ldr	r2, [r7, #8]
 8001566:	429a      	cmp	r2, r3
 8001568:	dcd5      	bgt.n	8001516 <LogicLayer_intToAscii+0x1e>
		}
	}
	return decimalvalue;
 800156a:	69bb      	ldr	r3, [r7, #24]
}
 800156c:	4618      	mov	r0, r3
 800156e:	3720      	adds	r7, #32
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	0800a36c 	.word	0x0800a36c

08001578 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800157e:	2300      	movs	r3, #0
 8001580:	607b      	str	r3, [r7, #4]
 8001582:	4b0c      	ldr	r3, [pc, #48]	; (80015b4 <MX_DMA_Init+0x3c>)
 8001584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001586:	4a0b      	ldr	r2, [pc, #44]	; (80015b4 <MX_DMA_Init+0x3c>)
 8001588:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800158c:	6313      	str	r3, [r2, #48]	; 0x30
 800158e:	4b09      	ldr	r3, [pc, #36]	; (80015b4 <MX_DMA_Init+0x3c>)
 8001590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001592:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001596:	607b      	str	r3, [r7, #4]
 8001598:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 0, 0);
 800159a:	2200      	movs	r2, #0
 800159c:	2100      	movs	r1, #0
 800159e:	2044      	movs	r0, #68	; 0x44
 80015a0:	f001 f833 	bl	800260a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 80015a4:	2044      	movs	r0, #68	; 0x44
 80015a6:	f001 f84c 	bl	8002642 <HAL_NVIC_EnableIRQ>

}
 80015aa:	bf00      	nop
 80015ac:	3708      	adds	r7, #8
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	40023800 	.word	0x40023800

080015b8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b08a      	sub	sp, #40	; 0x28
 80015bc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015be:	f107 0314 	add.w	r3, r7, #20
 80015c2:	2200      	movs	r2, #0
 80015c4:	601a      	str	r2, [r3, #0]
 80015c6:	605a      	str	r2, [r3, #4]
 80015c8:	609a      	str	r2, [r3, #8]
 80015ca:	60da      	str	r2, [r3, #12]
 80015cc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015ce:	2300      	movs	r3, #0
 80015d0:	613b      	str	r3, [r7, #16]
 80015d2:	4b3b      	ldr	r3, [pc, #236]	; (80016c0 <MX_GPIO_Init+0x108>)
 80015d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015d6:	4a3a      	ldr	r2, [pc, #232]	; (80016c0 <MX_GPIO_Init+0x108>)
 80015d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80015dc:	6313      	str	r3, [r2, #48]	; 0x30
 80015de:	4b38      	ldr	r3, [pc, #224]	; (80016c0 <MX_GPIO_Init+0x108>)
 80015e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015e6:	613b      	str	r3, [r7, #16]
 80015e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ea:	2300      	movs	r3, #0
 80015ec:	60fb      	str	r3, [r7, #12]
 80015ee:	4b34      	ldr	r3, [pc, #208]	; (80016c0 <MX_GPIO_Init+0x108>)
 80015f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015f2:	4a33      	ldr	r2, [pc, #204]	; (80016c0 <MX_GPIO_Init+0x108>)
 80015f4:	f043 0301 	orr.w	r3, r3, #1
 80015f8:	6313      	str	r3, [r2, #48]	; 0x30
 80015fa:	4b31      	ldr	r3, [pc, #196]	; (80016c0 <MX_GPIO_Init+0x108>)
 80015fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015fe:	f003 0301 	and.w	r3, r3, #1
 8001602:	60fb      	str	r3, [r7, #12]
 8001604:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001606:	2300      	movs	r3, #0
 8001608:	60bb      	str	r3, [r7, #8]
 800160a:	4b2d      	ldr	r3, [pc, #180]	; (80016c0 <MX_GPIO_Init+0x108>)
 800160c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160e:	4a2c      	ldr	r2, [pc, #176]	; (80016c0 <MX_GPIO_Init+0x108>)
 8001610:	f043 0310 	orr.w	r3, r3, #16
 8001614:	6313      	str	r3, [r2, #48]	; 0x30
 8001616:	4b2a      	ldr	r3, [pc, #168]	; (80016c0 <MX_GPIO_Init+0x108>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161a:	f003 0310 	and.w	r3, r3, #16
 800161e:	60bb      	str	r3, [r7, #8]
 8001620:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001622:	2300      	movs	r3, #0
 8001624:	607b      	str	r3, [r7, #4]
 8001626:	4b26      	ldr	r3, [pc, #152]	; (80016c0 <MX_GPIO_Init+0x108>)
 8001628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162a:	4a25      	ldr	r2, [pc, #148]	; (80016c0 <MX_GPIO_Init+0x108>)
 800162c:	f043 0302 	orr.w	r3, r3, #2
 8001630:	6313      	str	r3, [r2, #48]	; 0x30
 8001632:	4b23      	ldr	r3, [pc, #140]	; (80016c0 <MX_GPIO_Init+0x108>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001636:	f003 0302 	and.w	r3, r3, #2
 800163a:	607b      	str	r3, [r7, #4]
 800163c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 800163e:	2200      	movs	r2, #0
 8001640:	2102      	movs	r1, #2
 8001642:	4820      	ldr	r0, [pc, #128]	; (80016c4 <MX_GPIO_Init+0x10c>)
 8001644:	f001 fdb6 	bl	80031b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, VGA_BLUE0_Pin|VGA_BLUE1_Pin|VGA_GREEN0_Pin|VGA_GREEN1_Pin
 8001648:	2200      	movs	r2, #0
 800164a:	f44f 417f 	mov.w	r1, #65280	; 0xff00
 800164e:	481e      	ldr	r0, [pc, #120]	; (80016c8 <MX_GPIO_Init+0x110>)
 8001650:	f001 fdb0 	bl	80031b4 <HAL_GPIO_WritePin>
                          |VGA_GREEN2_Pin|VGA_RED0_Pin|VGA_RED1_Pin|VGA_RED2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VGA_VSYNC_GPIO_Port, VGA_VSYNC_Pin, GPIO_PIN_RESET);
 8001654:	2200      	movs	r2, #0
 8001656:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800165a:	481c      	ldr	r0, [pc, #112]	; (80016cc <MX_GPIO_Init+0x114>)
 800165c:	f001 fdaa 	bl	80031b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8001660:	2302      	movs	r3, #2
 8001662:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001664:	2301      	movs	r3, #1
 8001666:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001668:	2301      	movs	r3, #1
 800166a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800166c:	2300      	movs	r3, #0
 800166e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8001670:	f107 0314 	add.w	r3, r7, #20
 8001674:	4619      	mov	r1, r3
 8001676:	4813      	ldr	r0, [pc, #76]	; (80016c4 <MX_GPIO_Init+0x10c>)
 8001678:	f001 fc00 	bl	8002e7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = VGA_BLUE0_Pin|VGA_BLUE1_Pin|VGA_GREEN0_Pin|VGA_GREEN1_Pin
 800167c:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8001680:	617b      	str	r3, [r7, #20]
                          |VGA_GREEN2_Pin|VGA_RED0_Pin|VGA_RED1_Pin|VGA_RED2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001682:	2301      	movs	r3, #1
 8001684:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001686:	2300      	movs	r3, #0
 8001688:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800168a:	2303      	movs	r3, #3
 800168c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800168e:	f107 0314 	add.w	r3, r7, #20
 8001692:	4619      	mov	r1, r3
 8001694:	480c      	ldr	r0, [pc, #48]	; (80016c8 <MX_GPIO_Init+0x110>)
 8001696:	f001 fbf1 	bl	8002e7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VGA_VSYNC_Pin;
 800169a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800169e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016a0:	2301      	movs	r3, #1
 80016a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a4:	2300      	movs	r3, #0
 80016a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016a8:	2303      	movs	r3, #3
 80016aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VGA_VSYNC_GPIO_Port, &GPIO_InitStruct);
 80016ac:	f107 0314 	add.w	r3, r7, #20
 80016b0:	4619      	mov	r1, r3
 80016b2:	4806      	ldr	r0, [pc, #24]	; (80016cc <MX_GPIO_Init+0x114>)
 80016b4:	f001 fbe2 	bl	8002e7c <HAL_GPIO_Init>

}
 80016b8:	bf00      	nop
 80016ba:	3728      	adds	r7, #40	; 0x28
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	40023800 	.word	0x40023800
 80016c4:	40020000 	.word	0x40020000
 80016c8:	40021000 	.word	0x40021000
 80016cc:	40020400 	.word	0x40020400

080016d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016d0:	b590      	push	{r4, r7, lr}
 80016d2:	b0e9      	sub	sp, #420	; 0x1a4
 80016d4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80016d6:	f000 fe27 	bl	8002328 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016da:	f000 f889 	bl	80017f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016de:	f7ff ff6b 	bl	80015b8 <MX_GPIO_Init>
  MX_DMA_Init();
 80016e2:	f7ff ff49 	bl	8001578 <MX_DMA_Init>
  MX_TIM1_Init();
 80016e6:	f000 fb75 	bl	8001dd4 <MX_TIM1_Init>
  MX_TIM2_Init();
 80016ea:	f000 fbc3 	bl	8001e74 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80016ee:	f000 fcd9 	bl	80020a4 <MX_USART2_UART_Init>
  MX_FATFS_Init();
 80016f2:	f004 fed3 	bl	800649c <MX_FATFS_Init>
  MX_SPI1_Init();
 80016f6:	f000 f8ff 	bl	80018f8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  UB_VGA_Screen_Init(); // Init VGA-Screen
 80016fa:	f000 fd77 	bl	80021ec <UB_VGA_Screen_Init>

  UB_VGA_FillScreen(VGA_COL_BLACK);
 80016fe:	2000      	movs	r0, #0
 8001700:	f000 fdc6 	bl	8002290 <UB_VGA_FillScreen>
  UB_VGA_SetPixel(10,10,10);
 8001704:	220a      	movs	r2, #10
 8001706:	210a      	movs	r1, #10
 8001708:	200a      	movs	r0, #10
 800170a:	f000 fde5 	bl	80022d8 <UB_VGA_SetPixel>
  UB_VGA_SetPixel(0,0,0x00);
 800170e:	2200      	movs	r2, #0
 8001710:	2100      	movs	r1, #0
 8001712:	2000      	movs	r0, #0
 8001714:	f000 fde0 	bl	80022d8 <UB_VGA_SetPixel>
  UB_VGA_SetPixel(319,0,0x00);
 8001718:	2200      	movs	r2, #0
 800171a:	2100      	movs	r1, #0
 800171c:	f240 103f 	movw	r0, #319	; 0x13f
 8001720:	f000 fdda 	bl	80022d8 <UB_VGA_SetPixel>




  unsigned int i = 0;
 8001724:	2300      	movs	r3, #0
 8001726:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c



  for(i = 0; i < LINE_BUFLEN; i++)
 800172a:	2300      	movs	r3, #0
 800172c:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8001730:	e00b      	b.n	800174a <main+0x7a>
	  input.line_rx_buffer[i] = 0;
 8001732:	4a2a      	ldr	r2, [pc, #168]	; (80017dc <main+0x10c>)
 8001734:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8001738:	4413      	add	r3, r2
 800173a:	3301      	adds	r3, #1
 800173c:	2200      	movs	r2, #0
 800173e:	701a      	strb	r2, [r3, #0]
  for(i = 0; i < LINE_BUFLEN; i++)
 8001740:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8001744:	3301      	adds	r3, #1
 8001746:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 800174a:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 800174e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001752:	d3ee      	bcc.n	8001732 <main+0x62>

  // Reset some stuff
  input.byte_buffer_rx[0] = 0;
 8001754:	4b21      	ldr	r3, [pc, #132]	; (80017dc <main+0x10c>)
 8001756:	2200      	movs	r2, #0
 8001758:	701a      	strb	r2, [r3, #0]
  input.char_counter = 0;
 800175a:	4b20      	ldr	r3, [pc, #128]	; (80017dc <main+0x10c>)
 800175c:	2200      	movs	r2, #0
 800175e:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
  input.command_execute_flag = FALSE;
 8001762:	4b1e      	ldr	r3, [pc, #120]	; (80017dc <main+0x10c>)
 8001764:	2200      	movs	r2, #0
 8001766:	f883 240c 	strb.w	r2, [r3, #1036]	; 0x40c

  // HAl wants a memory location to store the charachter it receives from the UART
  // We will pass it an array, but we will not use it. We declare our own variable in the interupt handler
  // See stm32f4xx_it.c
  HAL_UART_Receive_IT(&huart2, input.byte_buffer_rx, LINE_BUFLEN);
 800176a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800176e:	491b      	ldr	r1, [pc, #108]	; (80017dc <main+0x10c>)
 8001770:	481b      	ldr	r0, [pc, #108]	; (80017e0 <main+0x110>)
 8001772:	f003 fef0 	bl	8005556 <HAL_UART_Receive_IT>



  int Test = 0;
 8001776:	2300      	movs	r3, #0
 8001778:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  if(input.command_execute_flag == TRUE)
 800177c:	4b17      	ldr	r3, [pc, #92]	; (80017dc <main+0x10c>)
 800177e:	f893 340c 	ldrb.w	r3, [r3, #1036]	; 0x40c
 8001782:	2bff      	cmp	r3, #255	; 0xff
 8001784:	d1fa      	bne.n	800177c <main+0xac>
	  {
	//	  API_read_bitmap_SD(&input.line_rx_buffer, j, 0);
		  Debugging = LogicLayer_Parser(input.line_rx_buffer, LINE_BUFLEN);
 8001786:	4c17      	ldr	r4, [pc, #92]	; (80017e4 <main+0x114>)
 8001788:	463b      	mov	r3, r7
 800178a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800178e:	4916      	ldr	r1, [pc, #88]	; (80017e8 <main+0x118>)
 8001790:	4618      	mov	r0, r3
 8001792:	f7ff fc49 	bl	8001028 <LogicLayer_Parser>
 8001796:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 800179a:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 800179e:	4620      	mov	r0, r4
 80017a0:	4619      	mov	r1, r3
 80017a2:	f240 1391 	movw	r3, #401	; 0x191
 80017a6:	461a      	mov	r2, r3
 80017a8:	f007 fd78 	bl	800929c <memcpy>
		  Test = LogicLayer_CommandCheck(&Debugging);
 80017ac:	480d      	ldr	r0, [pc, #52]	; (80017e4 <main+0x114>)
 80017ae:	f7ff fd19 	bl	80011e4 <LogicLayer_CommandCheck>
 80017b2:	f8c7 0198 	str.w	r0, [r7, #408]	; 0x198
		  if (Test == 0)
 80017b6:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d006      	beq.n	80017cc <main+0xfc>
		  {
			  //error handler
		  }
		  else
		  {
			  LogicLayer_CommandSwitch(&Debugging, Test);
 80017be:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 80017c2:	b2db      	uxtb	r3, r3
 80017c4:	4619      	mov	r1, r3
 80017c6:	4807      	ldr	r0, [pc, #28]	; (80017e4 <main+0x114>)
 80017c8:	f7ff fd40 	bl	800124c <LogicLayer_CommandSwitch>




		  // Do some stuff
		  printf("yes\n");
 80017cc:	4807      	ldr	r0, [pc, #28]	; (80017ec <main+0x11c>)
 80017ce:	f007 fe01 	bl	80093d4 <puts>
		  //UB_VGA_FillScreen(colorTest);


		  // When finished reset the flag
		  input.command_execute_flag = FALSE;
 80017d2:	4b02      	ldr	r3, [pc, #8]	; (80017dc <main+0x10c>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	f883 240c 	strb.w	r2, [r3, #1036]	; 0x40c
	  if(input.command_execute_flag == TRUE)
 80017da:	e7cf      	b.n	800177c <main+0xac>
 80017dc:	200000a4 	.word	0x200000a4
 80017e0:	20000794 	.word	0x20000794
 80017e4:	200004b4 	.word	0x200004b4
 80017e8:	200000a5 	.word	0x200000a5
 80017ec:	0800a378 	.word	0x0800a378

080017f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b094      	sub	sp, #80	; 0x50
 80017f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017f6:	f107 0320 	add.w	r3, r7, #32
 80017fa:	2230      	movs	r2, #48	; 0x30
 80017fc:	2100      	movs	r1, #0
 80017fe:	4618      	mov	r0, r3
 8001800:	f007 fd5a 	bl	80092b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001804:	f107 030c 	add.w	r3, r7, #12
 8001808:	2200      	movs	r2, #0
 800180a:	601a      	str	r2, [r3, #0]
 800180c:	605a      	str	r2, [r3, #4]
 800180e:	609a      	str	r2, [r3, #8]
 8001810:	60da      	str	r2, [r3, #12]
 8001812:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001814:	2300      	movs	r3, #0
 8001816:	60bb      	str	r3, [r7, #8]
 8001818:	4b28      	ldr	r3, [pc, #160]	; (80018bc <SystemClock_Config+0xcc>)
 800181a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800181c:	4a27      	ldr	r2, [pc, #156]	; (80018bc <SystemClock_Config+0xcc>)
 800181e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001822:	6413      	str	r3, [r2, #64]	; 0x40
 8001824:	4b25      	ldr	r3, [pc, #148]	; (80018bc <SystemClock_Config+0xcc>)
 8001826:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001828:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800182c:	60bb      	str	r3, [r7, #8]
 800182e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001830:	2300      	movs	r3, #0
 8001832:	607b      	str	r3, [r7, #4]
 8001834:	4b22      	ldr	r3, [pc, #136]	; (80018c0 <SystemClock_Config+0xd0>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a21      	ldr	r2, [pc, #132]	; (80018c0 <SystemClock_Config+0xd0>)
 800183a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800183e:	6013      	str	r3, [r2, #0]
 8001840:	4b1f      	ldr	r3, [pc, #124]	; (80018c0 <SystemClock_Config+0xd0>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001848:	607b      	str	r3, [r7, #4]
 800184a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800184c:	2301      	movs	r3, #1
 800184e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001850:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001854:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001856:	2302      	movs	r3, #2
 8001858:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800185a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800185e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001860:	2304      	movs	r3, #4
 8001862:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001864:	23a8      	movs	r3, #168	; 0xa8
 8001866:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001868:	2302      	movs	r3, #2
 800186a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800186c:	2307      	movs	r3, #7
 800186e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001870:	f107 0320 	add.w	r3, r7, #32
 8001874:	4618      	mov	r0, r3
 8001876:	f001 fcb7 	bl	80031e8 <HAL_RCC_OscConfig>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d001      	beq.n	8001884 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001880:	f000 f832 	bl	80018e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001884:	230f      	movs	r3, #15
 8001886:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001888:	2302      	movs	r3, #2
 800188a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800188c:	2300      	movs	r3, #0
 800188e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001890:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001894:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001896:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800189a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800189c:	f107 030c 	add.w	r3, r7, #12
 80018a0:	2105      	movs	r1, #5
 80018a2:	4618      	mov	r0, r3
 80018a4:	f001 ff18 	bl	80036d8 <HAL_RCC_ClockConfig>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d001      	beq.n	80018b2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80018ae:	f000 f81b 	bl	80018e8 <Error_Handler>
  }
}
 80018b2:	bf00      	nop
 80018b4:	3750      	adds	r7, #80	; 0x50
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	40023800 	.word	0x40023800
 80018c0:	40007000 	.word	0x40007000

080018c4 <__io_putchar>:
	#define USART_PRINTF int fputc(int ch, FILE *f)		//With other compiler printf calls fputc()
#endif /* __GNUC__ */

//Retargets the C library printf function to the USART
USART_PRINTF
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);	//Write character to UART2
 80018cc:	1d39      	adds	r1, r7, #4
 80018ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018d2:	2201      	movs	r2, #1
 80018d4:	4803      	ldr	r0, [pc, #12]	; (80018e4 <__io_putchar+0x20>)
 80018d6:	f003 fdac 	bl	8005432 <HAL_UART_Transmit>
	return ch;												//Return the character
 80018da:	687b      	ldr	r3, [r7, #4]
}
 80018dc:	4618      	mov	r0, r3
 80018de:	3708      	adds	r7, #8
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	20000794 	.word	0x20000794

080018e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80018ec:	bf00      	nop
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr
	...

080018f8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80018fc:	4b17      	ldr	r3, [pc, #92]	; (800195c <MX_SPI1_Init+0x64>)
 80018fe:	4a18      	ldr	r2, [pc, #96]	; (8001960 <MX_SPI1_Init+0x68>)
 8001900:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001902:	4b16      	ldr	r3, [pc, #88]	; (800195c <MX_SPI1_Init+0x64>)
 8001904:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001908:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800190a:	4b14      	ldr	r3, [pc, #80]	; (800195c <MX_SPI1_Init+0x64>)
 800190c:	2200      	movs	r2, #0
 800190e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001910:	4b12      	ldr	r3, [pc, #72]	; (800195c <MX_SPI1_Init+0x64>)
 8001912:	2200      	movs	r2, #0
 8001914:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001916:	4b11      	ldr	r3, [pc, #68]	; (800195c <MX_SPI1_Init+0x64>)
 8001918:	2200      	movs	r2, #0
 800191a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800191c:	4b0f      	ldr	r3, [pc, #60]	; (800195c <MX_SPI1_Init+0x64>)
 800191e:	2200      	movs	r2, #0
 8001920:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001922:	4b0e      	ldr	r3, [pc, #56]	; (800195c <MX_SPI1_Init+0x64>)
 8001924:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001928:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800192a:	4b0c      	ldr	r3, [pc, #48]	; (800195c <MX_SPI1_Init+0x64>)
 800192c:	2238      	movs	r2, #56	; 0x38
 800192e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001930:	4b0a      	ldr	r3, [pc, #40]	; (800195c <MX_SPI1_Init+0x64>)
 8001932:	2200      	movs	r2, #0
 8001934:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001936:	4b09      	ldr	r3, [pc, #36]	; (800195c <MX_SPI1_Init+0x64>)
 8001938:	2200      	movs	r2, #0
 800193a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800193c:	4b07      	ldr	r3, [pc, #28]	; (800195c <MX_SPI1_Init+0x64>)
 800193e:	2200      	movs	r2, #0
 8001940:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001942:	4b06      	ldr	r3, [pc, #24]	; (800195c <MX_SPI1_Init+0x64>)
 8001944:	220a      	movs	r2, #10
 8001946:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001948:	4804      	ldr	r0, [pc, #16]	; (800195c <MX_SPI1_Init+0x64>)
 800194a:	f002 f8e5 	bl	8003b18 <HAL_SPI_Init>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d001      	beq.n	8001958 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001954:	f7ff ffc8 	bl	80018e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001958:	bf00      	nop
 800195a:	bd80      	pop	{r7, pc}
 800195c:	20000648 	.word	0x20000648
 8001960:	40013000 	.word	0x40013000

08001964 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b08a      	sub	sp, #40	; 0x28
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800196c:	f107 0314 	add.w	r3, r7, #20
 8001970:	2200      	movs	r2, #0
 8001972:	601a      	str	r2, [r3, #0]
 8001974:	605a      	str	r2, [r3, #4]
 8001976:	609a      	str	r2, [r3, #8]
 8001978:	60da      	str	r2, [r3, #12]
 800197a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a28      	ldr	r2, [pc, #160]	; (8001a24 <HAL_SPI_MspInit+0xc0>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d149      	bne.n	8001a1a <HAL_SPI_MspInit+0xb6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001986:	2300      	movs	r3, #0
 8001988:	613b      	str	r3, [r7, #16]
 800198a:	4b27      	ldr	r3, [pc, #156]	; (8001a28 <HAL_SPI_MspInit+0xc4>)
 800198c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800198e:	4a26      	ldr	r2, [pc, #152]	; (8001a28 <HAL_SPI_MspInit+0xc4>)
 8001990:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001994:	6453      	str	r3, [r2, #68]	; 0x44
 8001996:	4b24      	ldr	r3, [pc, #144]	; (8001a28 <HAL_SPI_MspInit+0xc4>)
 8001998:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800199a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800199e:	613b      	str	r3, [r7, #16]
 80019a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019a2:	2300      	movs	r3, #0
 80019a4:	60fb      	str	r3, [r7, #12]
 80019a6:	4b20      	ldr	r3, [pc, #128]	; (8001a28 <HAL_SPI_MspInit+0xc4>)
 80019a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019aa:	4a1f      	ldr	r2, [pc, #124]	; (8001a28 <HAL_SPI_MspInit+0xc4>)
 80019ac:	f043 0301 	orr.w	r3, r3, #1
 80019b0:	6313      	str	r3, [r2, #48]	; 0x30
 80019b2:	4b1d      	ldr	r3, [pc, #116]	; (8001a28 <HAL_SPI_MspInit+0xc4>)
 80019b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b6:	f003 0301 	and.w	r3, r3, #1
 80019ba:	60fb      	str	r3, [r7, #12]
 80019bc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019be:	2300      	movs	r3, #0
 80019c0:	60bb      	str	r3, [r7, #8]
 80019c2:	4b19      	ldr	r3, [pc, #100]	; (8001a28 <HAL_SPI_MspInit+0xc4>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c6:	4a18      	ldr	r2, [pc, #96]	; (8001a28 <HAL_SPI_MspInit+0xc4>)
 80019c8:	f043 0302 	orr.w	r3, r3, #2
 80019cc:	6313      	str	r3, [r2, #48]	; 0x30
 80019ce:	4b16      	ldr	r3, [pc, #88]	; (8001a28 <HAL_SPI_MspInit+0xc4>)
 80019d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d2:	f003 0302 	and.w	r3, r3, #2
 80019d6:	60bb      	str	r3, [r7, #8]
 80019d8:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80019da:	23c0      	movs	r3, #192	; 0xc0
 80019dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019de:	2302      	movs	r3, #2
 80019e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019e2:	2301      	movs	r3, #1
 80019e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019e6:	2303      	movs	r3, #3
 80019e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80019ea:	2305      	movs	r3, #5
 80019ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ee:	f107 0314 	add.w	r3, r7, #20
 80019f2:	4619      	mov	r1, r3
 80019f4:	480d      	ldr	r0, [pc, #52]	; (8001a2c <HAL_SPI_MspInit+0xc8>)
 80019f6:	f001 fa41 	bl	8002e7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80019fa:	2308      	movs	r3, #8
 80019fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019fe:	2302      	movs	r3, #2
 8001a00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a02:	2301      	movs	r3, #1
 8001a04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a06:	2303      	movs	r3, #3
 8001a08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a0a:	2305      	movs	r3, #5
 8001a0c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a0e:	f107 0314 	add.w	r3, r7, #20
 8001a12:	4619      	mov	r1, r3
 8001a14:	4806      	ldr	r0, [pc, #24]	; (8001a30 <HAL_SPI_MspInit+0xcc>)
 8001a16:	f001 fa31 	bl	8002e7c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001a1a:	bf00      	nop
 8001a1c:	3728      	adds	r7, #40	; 0x28
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	40013000 	.word	0x40013000
 8001a28:	40023800 	.word	0x40023800
 8001a2c:	40020000 	.word	0x40020000
 8001a30:	40020400 	.word	0x40020400

08001a34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b083      	sub	sp, #12
 8001a38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	607b      	str	r3, [r7, #4]
 8001a3e:	4b10      	ldr	r3, [pc, #64]	; (8001a80 <HAL_MspInit+0x4c>)
 8001a40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a42:	4a0f      	ldr	r2, [pc, #60]	; (8001a80 <HAL_MspInit+0x4c>)
 8001a44:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a48:	6453      	str	r3, [r2, #68]	; 0x44
 8001a4a:	4b0d      	ldr	r3, [pc, #52]	; (8001a80 <HAL_MspInit+0x4c>)
 8001a4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a52:	607b      	str	r3, [r7, #4]
 8001a54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a56:	2300      	movs	r3, #0
 8001a58:	603b      	str	r3, [r7, #0]
 8001a5a:	4b09      	ldr	r3, [pc, #36]	; (8001a80 <HAL_MspInit+0x4c>)
 8001a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a5e:	4a08      	ldr	r2, [pc, #32]	; (8001a80 <HAL_MspInit+0x4c>)
 8001a60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a64:	6413      	str	r3, [r2, #64]	; 0x40
 8001a66:	4b06      	ldr	r3, [pc, #24]	; (8001a80 <HAL_MspInit+0x4c>)
 8001a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a6e:	603b      	str	r3, [r7, #0]
 8001a70:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a72:	bf00      	nop
 8001a74:	370c      	adds	r7, #12
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr
 8001a7e:	bf00      	nop
 8001a80:	40023800 	.word	0x40023800

08001a84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001a88:	bf00      	nop
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr

08001a92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a92:	b480      	push	{r7}
 8001a94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a96:	e7fe      	b.n	8001a96 <HardFault_Handler+0x4>

08001a98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a9c:	e7fe      	b.n	8001a9c <MemManage_Handler+0x4>

08001a9e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a9e:	b480      	push	{r7}
 8001aa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001aa2:	e7fe      	b.n	8001aa2 <BusFault_Handler+0x4>

08001aa4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001aa8:	e7fe      	b.n	8001aa8 <UsageFault_Handler+0x4>

08001aaa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001aaa:	b480      	push	{r7}
 8001aac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001aae:	bf00      	nop
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr

08001ab8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001abc:	bf00      	nop
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr

08001ac6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ac6:	b480      	push	{r7}
 8001ac8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001aca:	bf00      	nop
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr

08001ad4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ad8:	f000 fc78 	bl	80023cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001adc:	bf00      	nop
 8001ade:	bd80      	pop	{r7, pc}

08001ae0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001ae4:	4828      	ldr	r0, [pc, #160]	; (8001b88 <TIM2_IRQHandler+0xa8>)
 8001ae6:	f002 fdf3 	bl	80046d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  __HAL_TIM_CLEAR_IT(&htim2, TIM_IT_CC3); // uncomment HAL_TIM_IRQHandler(&htim2); ^^
 8001aea:	4b27      	ldr	r3, [pc, #156]	; (8001b88 <TIM2_IRQHandler+0xa8>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f06f 0208 	mvn.w	r2, #8
 8001af2:	611a      	str	r2, [r3, #16]

  VGA.hsync_cnt++;
 8001af4:	4b25      	ldr	r3, [pc, #148]	; (8001b8c <TIM2_IRQHandler+0xac>)
 8001af6:	881b      	ldrh	r3, [r3, #0]
 8001af8:	3301      	adds	r3, #1
 8001afa:	b29a      	uxth	r2, r3
 8001afc:	4b23      	ldr	r3, [pc, #140]	; (8001b8c <TIM2_IRQHandler+0xac>)
 8001afe:	801a      	strh	r2, [r3, #0]
  if (VGA.hsync_cnt >= VGA_VSYNC_PERIODE)
 8001b00:	4b22      	ldr	r3, [pc, #136]	; (8001b8c <TIM2_IRQHandler+0xac>)
 8001b02:	881b      	ldrh	r3, [r3, #0]
 8001b04:	f5b3 7f03 	cmp.w	r3, #524	; 0x20c
 8001b08:	d905      	bls.n	8001b16 <TIM2_IRQHandler+0x36>
  {
    // -----------
    VGA.hsync_cnt = 0;
 8001b0a:	4b20      	ldr	r3, [pc, #128]	; (8001b8c <TIM2_IRQHandler+0xac>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	801a      	strh	r2, [r3, #0]
    // Adresspointer first dot
    VGA.start_adr = (uint32_t)(&VGA_RAM1[0]);
 8001b10:	4a1f      	ldr	r2, [pc, #124]	; (8001b90 <TIM2_IRQHandler+0xb0>)
 8001b12:	4b1e      	ldr	r3, [pc, #120]	; (8001b8c <TIM2_IRQHandler+0xac>)
 8001b14:	605a      	str	r2, [r3, #4]
  }

  // HSync-Pixel
  GPIOB->BSRR = (VGA.hsync_cnt < VGA_VSYNC_IMP) ? VGA_VSYNC_Pin << 16u: VGA_VSYNC_Pin;
 8001b16:	4b1d      	ldr	r3, [pc, #116]	; (8001b8c <TIM2_IRQHandler+0xac>)
 8001b18:	881b      	ldrh	r3, [r3, #0]
 8001b1a:	2b01      	cmp	r3, #1
 8001b1c:	d802      	bhi.n	8001b24 <TIM2_IRQHandler+0x44>
 8001b1e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001b22:	e001      	b.n	8001b28 <TIM2_IRQHandler+0x48>
 8001b24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b28:	4a1a      	ldr	r2, [pc, #104]	; (8001b94 <TIM2_IRQHandler+0xb4>)
 8001b2a:	6193      	str	r3, [r2, #24]

  // Test for DMA start
  if((VGA.hsync_cnt >= VGA_VSYNC_BILD_START) && (VGA.hsync_cnt <= VGA_VSYNC_BILD_STOP))
 8001b2c:	4b17      	ldr	r3, [pc, #92]	; (8001b8c <TIM2_IRQHandler+0xac>)
 8001b2e:	881b      	ldrh	r3, [r3, #0]
 8001b30:	2b23      	cmp	r3, #35	; 0x23
 8001b32:	d927      	bls.n	8001b84 <TIM2_IRQHandler+0xa4>
 8001b34:	4b15      	ldr	r3, [pc, #84]	; (8001b8c <TIM2_IRQHandler+0xac>)
 8001b36:	881b      	ldrh	r3, [r3, #0]
 8001b38:	f240 2202 	movw	r2, #514	; 0x202
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d821      	bhi.n	8001b84 <TIM2_IRQHandler+0xa4>
  {
    // after FP start => DMA Transfer

    // DMA2 init
	  DMA2_Stream5->CR = VGA.dma2_cr_reg;
 8001b40:	4a15      	ldr	r2, [pc, #84]	; (8001b98 <TIM2_IRQHandler+0xb8>)
 8001b42:	4b12      	ldr	r3, [pc, #72]	; (8001b8c <TIM2_IRQHandler+0xac>)
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	6013      	str	r3, [r2, #0]
    // set adress
    DMA2_Stream5->M0AR = VGA.start_adr;
 8001b48:	4a13      	ldr	r2, [pc, #76]	; (8001b98 <TIM2_IRQHandler+0xb8>)
 8001b4a:	4b10      	ldr	r3, [pc, #64]	; (8001b8c <TIM2_IRQHandler+0xac>)
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	60d3      	str	r3, [r2, #12]
    // Timer1 start
    TIM1->CR1 |= TIM_CR1_CEN; // __HAL_TIM_ENABLE(&htim1); // too slow?
 8001b50:	4b12      	ldr	r3, [pc, #72]	; (8001b9c <TIM2_IRQHandler+0xbc>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a11      	ldr	r2, [pc, #68]	; (8001b9c <TIM2_IRQHandler+0xbc>)
 8001b56:	f043 0301 	orr.w	r3, r3, #1
 8001b5a:	6013      	str	r3, [r2, #0]
    // DMA2 enable
    __HAL_DMA_ENABLE(&hdma_tim1_up);
 8001b5c:	4b10      	ldr	r3, [pc, #64]	; (8001ba0 <TIM2_IRQHandler+0xc0>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	4b0f      	ldr	r3, [pc, #60]	; (8001ba0 <TIM2_IRQHandler+0xc0>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f042 0201 	orr.w	r2, r2, #1
 8001b6a:	601a      	str	r2, [r3, #0]
    // Test Adrespointer for high
    if(VGA.hsync_cnt & 0x01)
 8001b6c:	4b07      	ldr	r3, [pc, #28]	; (8001b8c <TIM2_IRQHandler+0xac>)
 8001b6e:	881b      	ldrh	r3, [r3, #0]
 8001b70:	f003 0301 	and.w	r3, r3, #1
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d005      	beq.n	8001b84 <TIM2_IRQHandler+0xa4>
      VGA.start_adr += (VGA_DISPLAY_X + 1); // inc after Hsync
 8001b78:	4b04      	ldr	r3, [pc, #16]	; (8001b8c <TIM2_IRQHandler+0xac>)
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	f203 1341 	addw	r3, r3, #321	; 0x141
 8001b80:	4a02      	ldr	r2, [pc, #8]	; (8001b8c <TIM2_IRQHandler+0xac>)
 8001b82:	6053      	str	r3, [r2, #4]
  }
  /* USER CODE END TIM2_IRQn 1 */
}
 8001b84:	bf00      	nop
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	200006ec 	.word	0x200006ec
 8001b8c:	200134c8 	.word	0x200134c8
 8001b90:	200007d8 	.word	0x200007d8
 8001b94:	40020400 	.word	0x40020400
 8001b98:	40026488 	.word	0x40026488
 8001b9c:	40010000 	.word	0x40010000
 8001ba0:	20000734 	.word	0x20000734

08001ba4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

	// Store the byte we received on the UART
	char uart_char = USART2->DR;
 8001baa:	4b1a      	ldr	r3, [pc, #104]	; (8001c14 <USART2_IRQHandler+0x70>)
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	71fb      	strb	r3, [r7, #7]

	//Ignore the '\n' character
	if(uart_char != LINE_FEED)
 8001bb0:	79fb      	ldrb	r3, [r7, #7]
 8001bb2:	2b0a      	cmp	r3, #10
 8001bb4:	d026      	beq.n	8001c04 <USART2_IRQHandler+0x60>
	{
		//Check for CR or a dot
		// There was a small bug in the terminal program.
		// By terminating your message with a dot you can ignore the CR (Enter) character
		if((uart_char == CARRIAGE_RETURN) || (uart_char == '.'))
 8001bb6:	79fb      	ldrb	r3, [r7, #7]
 8001bb8:	2b0d      	cmp	r3, #13
 8001bba:	d002      	beq.n	8001bc2 <USART2_IRQHandler+0x1e>
 8001bbc:	79fb      	ldrb	r3, [r7, #7]
 8001bbe:	2b2e      	cmp	r3, #46	; 0x2e
 8001bc0:	d10e      	bne.n	8001be0 <USART2_IRQHandler+0x3c>
		{
			input.command_execute_flag = TRUE;
 8001bc2:	4b15      	ldr	r3, [pc, #84]	; (8001c18 <USART2_IRQHandler+0x74>)
 8001bc4:	22ff      	movs	r2, #255	; 0xff
 8001bc6:	f883 240c 	strb.w	r2, [r3, #1036]	; 0x40c
			// Store the message length for processing
			input.msglen = input.char_counter;
 8001bca:	4b13      	ldr	r3, [pc, #76]	; (8001c18 <USART2_IRQHandler+0x74>)
 8001bcc:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8001bd0:	4a11      	ldr	r2, [pc, #68]	; (8001c18 <USART2_IRQHandler+0x74>)
 8001bd2:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
			// Reset the counter for the next line
			input.char_counter = 0;
 8001bd6:	4b10      	ldr	r3, [pc, #64]	; (8001c18 <USART2_IRQHandler+0x74>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
 8001bde:	e011      	b.n	8001c04 <USART2_IRQHandler+0x60>
			//Gently exit interrupt
		}
		else
		{
			input.command_execute_flag = FALSE;
 8001be0:	4b0d      	ldr	r3, [pc, #52]	; (8001c18 <USART2_IRQHandler+0x74>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	f883 240c 	strb.w	r2, [r3, #1036]	; 0x40c
			input.line_rx_buffer[input.char_counter] = uart_char;
 8001be8:	4b0b      	ldr	r3, [pc, #44]	; (8001c18 <USART2_IRQHandler+0x74>)
 8001bea:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8001bee:	4a0a      	ldr	r2, [pc, #40]	; (8001c18 <USART2_IRQHandler+0x74>)
 8001bf0:	4413      	add	r3, r2
 8001bf2:	79fa      	ldrb	r2, [r7, #7]
 8001bf4:	705a      	strb	r2, [r3, #1]
			input.char_counter++;
 8001bf6:	4b08      	ldr	r3, [pc, #32]	; (8001c18 <USART2_IRQHandler+0x74>)
 8001bf8:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8001bfc:	3301      	adds	r3, #1
 8001bfe:	4a06      	ldr	r2, [pc, #24]	; (8001c18 <USART2_IRQHandler+0x74>)
 8001c00:	f8c2 3408 	str.w	r3, [r2, #1032]	; 0x408
		}
	}

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001c04:	4805      	ldr	r0, [pc, #20]	; (8001c1c <USART2_IRQHandler+0x78>)
 8001c06:	f003 fcd7 	bl	80055b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001c0a:	bf00      	nop
 8001c0c:	3708      	adds	r7, #8
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	40004400 	.word	0x40004400
 8001c18:	200000a4 	.word	0x200000a4
 8001c1c:	20000794 	.word	0x20000794

08001c20 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

    // Timer1 stop
    __HAL_TIM_DISABLE(&htim1);
 8001c24:	4b10      	ldr	r3, [pc, #64]	; (8001c68 <DMA2_Stream5_IRQHandler+0x48>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	6a1a      	ldr	r2, [r3, #32]
 8001c2a:	f241 1311 	movw	r3, #4369	; 0x1111
 8001c2e:	4013      	ands	r3, r2
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d10f      	bne.n	8001c54 <DMA2_Stream5_IRQHandler+0x34>
 8001c34:	4b0c      	ldr	r3, [pc, #48]	; (8001c68 <DMA2_Stream5_IRQHandler+0x48>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	6a1a      	ldr	r2, [r3, #32]
 8001c3a:	f240 4344 	movw	r3, #1092	; 0x444
 8001c3e:	4013      	ands	r3, r2
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d107      	bne.n	8001c54 <DMA2_Stream5_IRQHandler+0x34>
 8001c44:	4b08      	ldr	r3, [pc, #32]	; (8001c68 <DMA2_Stream5_IRQHandler+0x48>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	681a      	ldr	r2, [r3, #0]
 8001c4a:	4b07      	ldr	r3, [pc, #28]	; (8001c68 <DMA2_Stream5_IRQHandler+0x48>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f022 0201 	bic.w	r2, r2, #1
 8001c52:	601a      	str	r2, [r3, #0]
    // DMA2 disable
    // __HAL_DMA_DISABLE(&hdma_tim1_up); // not needed?
    // switch on black
    GPIOE->BSRR = VGA_GPIO_HINIBBLE << 16u;
 8001c54:	4b05      	ldr	r3, [pc, #20]	; (8001c6c <DMA2_Stream5_IRQHandler+0x4c>)
 8001c56:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8001c5a:	619a      	str	r2, [r3, #24]

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_up);
 8001c5c:	4804      	ldr	r0, [pc, #16]	; (8001c70 <DMA2_Stream5_IRQHandler+0x50>)
 8001c5e:	f000 fea3 	bl	80029a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 8001c62:	bf00      	nop
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	200006a4 	.word	0x200006a4
 8001c6c:	40021000 	.word	0x40021000
 8001c70:	20000734 	.word	0x20000734

08001c74 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b086      	sub	sp, #24
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	60f8      	str	r0, [r7, #12]
 8001c7c:	60b9      	str	r1, [r7, #8]
 8001c7e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c80:	2300      	movs	r3, #0
 8001c82:	617b      	str	r3, [r7, #20]
 8001c84:	e00a      	b.n	8001c9c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001c86:	f3af 8000 	nop.w
 8001c8a:	4601      	mov	r1, r0
 8001c8c:	68bb      	ldr	r3, [r7, #8]
 8001c8e:	1c5a      	adds	r2, r3, #1
 8001c90:	60ba      	str	r2, [r7, #8]
 8001c92:	b2ca      	uxtb	r2, r1
 8001c94:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c96:	697b      	ldr	r3, [r7, #20]
 8001c98:	3301      	adds	r3, #1
 8001c9a:	617b      	str	r3, [r7, #20]
 8001c9c:	697a      	ldr	r2, [r7, #20]
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	429a      	cmp	r2, r3
 8001ca2:	dbf0      	blt.n	8001c86 <_read+0x12>
	}

return len;
 8001ca4:	687b      	ldr	r3, [r7, #4]
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3718      	adds	r7, #24
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}

08001cae <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cae:	b580      	push	{r7, lr}
 8001cb0:	b086      	sub	sp, #24
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	60f8      	str	r0, [r7, #12]
 8001cb6:	60b9      	str	r1, [r7, #8]
 8001cb8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cba:	2300      	movs	r3, #0
 8001cbc:	617b      	str	r3, [r7, #20]
 8001cbe:	e009      	b.n	8001cd4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001cc0:	68bb      	ldr	r3, [r7, #8]
 8001cc2:	1c5a      	adds	r2, r3, #1
 8001cc4:	60ba      	str	r2, [r7, #8]
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f7ff fdfb 	bl	80018c4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	3301      	adds	r3, #1
 8001cd2:	617b      	str	r3, [r7, #20]
 8001cd4:	697a      	ldr	r2, [r7, #20]
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	429a      	cmp	r2, r3
 8001cda:	dbf1      	blt.n	8001cc0 <_write+0x12>
	}
	return len;
 8001cdc:	687b      	ldr	r3, [r7, #4]
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	3718      	adds	r7, #24
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}

08001ce6 <_close>:

int _close(int file)
{
 8001ce6:	b480      	push	{r7}
 8001ce8:	b083      	sub	sp, #12
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	6078      	str	r0, [r7, #4]
	return -1;
 8001cee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	370c      	adds	r7, #12
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfc:	4770      	bx	lr

08001cfe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001cfe:	b480      	push	{r7}
 8001d00:	b083      	sub	sp, #12
 8001d02:	af00      	add	r7, sp, #0
 8001d04:	6078      	str	r0, [r7, #4]
 8001d06:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d0e:	605a      	str	r2, [r3, #4]
	return 0;
 8001d10:	2300      	movs	r3, #0
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	370c      	adds	r7, #12
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr

08001d1e <_isatty>:

int _isatty(int file)
{
 8001d1e:	b480      	push	{r7}
 8001d20:	b083      	sub	sp, #12
 8001d22:	af00      	add	r7, sp, #0
 8001d24:	6078      	str	r0, [r7, #4]
	return 1;
 8001d26:	2301      	movs	r3, #1
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	370c      	adds	r7, #12
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr

08001d34 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b085      	sub	sp, #20
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	60f8      	str	r0, [r7, #12]
 8001d3c:	60b9      	str	r1, [r7, #8]
 8001d3e:	607a      	str	r2, [r7, #4]
	return 0;
 8001d40:	2300      	movs	r3, #0
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	3714      	adds	r7, #20
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr
	...

08001d50 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b084      	sub	sp, #16
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001d58:	4b11      	ldr	r3, [pc, #68]	; (8001da0 <_sbrk+0x50>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d102      	bne.n	8001d66 <_sbrk+0x16>
		heap_end = &end;
 8001d60:	4b0f      	ldr	r3, [pc, #60]	; (8001da0 <_sbrk+0x50>)
 8001d62:	4a10      	ldr	r2, [pc, #64]	; (8001da4 <_sbrk+0x54>)
 8001d64:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001d66:	4b0e      	ldr	r3, [pc, #56]	; (8001da0 <_sbrk+0x50>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001d6c:	4b0c      	ldr	r3, [pc, #48]	; (8001da0 <_sbrk+0x50>)
 8001d6e:	681a      	ldr	r2, [r3, #0]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	4413      	add	r3, r2
 8001d74:	466a      	mov	r2, sp
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d907      	bls.n	8001d8a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001d7a:	f007 fa65 	bl	8009248 <__errno>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	220c      	movs	r2, #12
 8001d82:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001d84:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001d88:	e006      	b.n	8001d98 <_sbrk+0x48>
	}

	heap_end += incr;
 8001d8a:	4b05      	ldr	r3, [pc, #20]	; (8001da0 <_sbrk+0x50>)
 8001d8c:	681a      	ldr	r2, [r3, #0]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	4413      	add	r3, r2
 8001d92:	4a03      	ldr	r2, [pc, #12]	; (8001da0 <_sbrk+0x50>)
 8001d94:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001d96:	68fb      	ldr	r3, [r7, #12]
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	3710      	adds	r7, #16
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	200006a0 	.word	0x200006a0
 8001da4:	20013530 	.word	0x20013530

08001da8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001dac:	4b08      	ldr	r3, [pc, #32]	; (8001dd0 <SystemInit+0x28>)
 8001dae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001db2:	4a07      	ldr	r2, [pc, #28]	; (8001dd0 <SystemInit+0x28>)
 8001db4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001db8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001dbc:	4b04      	ldr	r3, [pc, #16]	; (8001dd0 <SystemInit+0x28>)
 8001dbe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001dc2:	609a      	str	r2, [r3, #8]
#endif
}
 8001dc4:	bf00      	nop
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop
 8001dd0:	e000ed00 	.word	0xe000ed00

08001dd4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
DMA_HandleTypeDef hdma_tim1_up;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b086      	sub	sp, #24
 8001dd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dda:	f107 0308 	add.w	r3, r7, #8
 8001dde:	2200      	movs	r2, #0
 8001de0:	601a      	str	r2, [r3, #0]
 8001de2:	605a      	str	r2, [r3, #4]
 8001de4:	609a      	str	r2, [r3, #8]
 8001de6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001de8:	463b      	mov	r3, r7
 8001dea:	2200      	movs	r2, #0
 8001dec:	601a      	str	r2, [r3, #0]
 8001dee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001df0:	4b1e      	ldr	r3, [pc, #120]	; (8001e6c <MX_TIM1_Init+0x98>)
 8001df2:	4a1f      	ldr	r2, [pc, #124]	; (8001e70 <MX_TIM1_Init+0x9c>)
 8001df4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = VGA_TIM1_PRESCALE;
 8001df6:	4b1d      	ldr	r3, [pc, #116]	; (8001e6c <MX_TIM1_Init+0x98>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dfc:	4b1b      	ldr	r3, [pc, #108]	; (8001e6c <MX_TIM1_Init+0x98>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = VGA_TIM1_PERIODE;
 8001e02:	4b1a      	ldr	r3, [pc, #104]	; (8001e6c <MX_TIM1_Init+0x98>)
 8001e04:	220b      	movs	r2, #11
 8001e06:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e08:	4b18      	ldr	r3, [pc, #96]	; (8001e6c <MX_TIM1_Init+0x98>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001e0e:	4b17      	ldr	r3, [pc, #92]	; (8001e6c <MX_TIM1_Init+0x98>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e14:	4b15      	ldr	r3, [pc, #84]	; (8001e6c <MX_TIM1_Init+0x98>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001e1a:	4814      	ldr	r0, [pc, #80]	; (8001e6c <MX_TIM1_Init+0x98>)
 8001e1c:	f002 f972 	bl	8004104 <HAL_TIM_Base_Init>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d001      	beq.n	8001e2a <MX_TIM1_Init+0x56>
  {
    Error_Handler();
 8001e26:	f7ff fd5f 	bl	80018e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e2e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001e30:	f107 0308 	add.w	r3, r7, #8
 8001e34:	4619      	mov	r1, r3
 8001e36:	480d      	ldr	r0, [pc, #52]	; (8001e6c <MX_TIM1_Init+0x98>)
 8001e38:	f002 fe14 	bl	8004a64 <HAL_TIM_ConfigClockSource>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d001      	beq.n	8001e46 <MX_TIM1_Init+0x72>
  {
    Error_Handler();
 8001e42:	f7ff fd51 	bl	80018e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e46:	2300      	movs	r3, #0
 8001e48:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e4e:	463b      	mov	r3, r7
 8001e50:	4619      	mov	r1, r3
 8001e52:	4806      	ldr	r0, [pc, #24]	; (8001e6c <MX_TIM1_Init+0x98>)
 8001e54:	f003 fa10 	bl	8005278 <HAL_TIMEx_MasterConfigSynchronization>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d001      	beq.n	8001e62 <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 8001e5e:	f7ff fd43 	bl	80018e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001e62:	bf00      	nop
 8001e64:	3718      	adds	r7, #24
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	200006a4 	.word	0x200006a4
 8001e70:	40010000 	.word	0x40010000

08001e74 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b08a      	sub	sp, #40	; 0x28
 8001e78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e7a:	f107 0320 	add.w	r3, r7, #32
 8001e7e:	2200      	movs	r2, #0
 8001e80:	601a      	str	r2, [r3, #0]
 8001e82:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e84:	1d3b      	adds	r3, r7, #4
 8001e86:	2200      	movs	r2, #0
 8001e88:	601a      	str	r2, [r3, #0]
 8001e8a:	605a      	str	r2, [r3, #4]
 8001e8c:	609a      	str	r2, [r3, #8]
 8001e8e:	60da      	str	r2, [r3, #12]
 8001e90:	611a      	str	r2, [r3, #16]
 8001e92:	615a      	str	r2, [r3, #20]
 8001e94:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001e96:	4b2a      	ldr	r3, [pc, #168]	; (8001f40 <MX_TIM2_Init+0xcc>)
 8001e98:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e9c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = VGA_TIM2_HSYNC_PRESCALE;
 8001e9e:	4b28      	ldr	r3, [pc, #160]	; (8001f40 <MX_TIM2_Init+0xcc>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ea4:	4b26      	ldr	r3, [pc, #152]	; (8001f40 <MX_TIM2_Init+0xcc>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = VGA_TIM2_HSYNC_PERIODE;
 8001eaa:	4b25      	ldr	r3, [pc, #148]	; (8001f40 <MX_TIM2_Init+0xcc>)
 8001eac:	f640 226b 	movw	r2, #2667	; 0xa6b
 8001eb0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001eb2:	4b23      	ldr	r3, [pc, #140]	; (8001f40 <MX_TIM2_Init+0xcc>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001eb8:	4b21      	ldr	r3, [pc, #132]	; (8001f40 <MX_TIM2_Init+0xcc>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001ebe:	4820      	ldr	r0, [pc, #128]	; (8001f40 <MX_TIM2_Init+0xcc>)
 8001ec0:	f002 f9d8 	bl	8004274 <HAL_TIM_PWM_Init>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d001      	beq.n	8001ece <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001eca:	f7ff fd0d 	bl	80018e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ed6:	f107 0320 	add.w	r3, r7, #32
 8001eda:	4619      	mov	r1, r3
 8001edc:	4818      	ldr	r0, [pc, #96]	; (8001f40 <MX_TIM2_Init+0xcc>)
 8001ede:	f003 f9cb 	bl	8005278 <HAL_TIMEx_MasterConfigSynchronization>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d001      	beq.n	8001eec <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001ee8:	f7ff fcfe 	bl	80018e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001eec:	2360      	movs	r3, #96	; 0x60
 8001eee:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = VGA_TIM2_HTRIGGER_START - VGA_TIM2_DMA_DELAY;
 8001ef0:	f240 13bb 	movw	r3, #443	; 0x1bb
 8001ef4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8001ef6:	2302      	movs	r3, #2
 8001ef8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001efa:	2300      	movs	r3, #0
 8001efc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001efe:	1d3b      	adds	r3, r7, #4
 8001f00:	2208      	movs	r2, #8
 8001f02:	4619      	mov	r1, r3
 8001f04:	480e      	ldr	r0, [pc, #56]	; (8001f40 <MX_TIM2_Init+0xcc>)
 8001f06:	f002 fceb 	bl	80048e0 <HAL_TIM_PWM_ConfigChannel>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d001      	beq.n	8001f14 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8001f10:	f7ff fcea 	bl	80018e8 <Error_Handler>
  }
  sConfigOC.Pulse = VGA_TIM2_HSYNC_IMP;
 8001f14:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001f18:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001f1a:	1d3b      	adds	r3, r7, #4
 8001f1c:	220c      	movs	r2, #12
 8001f1e:	4619      	mov	r1, r3
 8001f20:	4807      	ldr	r0, [pc, #28]	; (8001f40 <MX_TIM2_Init+0xcc>)
 8001f22:	f002 fcdd 	bl	80048e0 <HAL_TIM_PWM_ConfigChannel>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d001      	beq.n	8001f30 <MX_TIM2_Init+0xbc>
  {
    Error_Handler();
 8001f2c:	f7ff fcdc 	bl	80018e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001f30:	4803      	ldr	r0, [pc, #12]	; (8001f40 <MX_TIM2_Init+0xcc>)
 8001f32:	f000 f87f 	bl	8002034 <HAL_TIM_MspPostInit>

}
 8001f36:	bf00      	nop
 8001f38:	3728      	adds	r7, #40	; 0x28
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	200006ec 	.word	0x200006ec

08001f44 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b084      	sub	sp, #16
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a21      	ldr	r2, [pc, #132]	; (8001fd8 <HAL_TIM_Base_MspInit+0x94>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d13c      	bne.n	8001fd0 <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f56:	2300      	movs	r3, #0
 8001f58:	60fb      	str	r3, [r7, #12]
 8001f5a:	4b20      	ldr	r3, [pc, #128]	; (8001fdc <HAL_TIM_Base_MspInit+0x98>)
 8001f5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f5e:	4a1f      	ldr	r2, [pc, #124]	; (8001fdc <HAL_TIM_Base_MspInit+0x98>)
 8001f60:	f043 0301 	orr.w	r3, r3, #1
 8001f64:	6453      	str	r3, [r2, #68]	; 0x44
 8001f66:	4b1d      	ldr	r3, [pc, #116]	; (8001fdc <HAL_TIM_Base_MspInit+0x98>)
 8001f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f6a:	f003 0301 	and.w	r3, r3, #1
 8001f6e:	60fb      	str	r3, [r7, #12]
 8001f70:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_UP Init */
    hdma_tim1_up.Instance = DMA2_Stream5;
 8001f72:	4b1b      	ldr	r3, [pc, #108]	; (8001fe0 <HAL_TIM_Base_MspInit+0x9c>)
 8001f74:	4a1b      	ldr	r2, [pc, #108]	; (8001fe4 <HAL_TIM_Base_MspInit+0xa0>)
 8001f76:	601a      	str	r2, [r3, #0]
    hdma_tim1_up.Init.Channel = DMA_CHANNEL_6;
 8001f78:	4b19      	ldr	r3, [pc, #100]	; (8001fe0 <HAL_TIM_Base_MspInit+0x9c>)
 8001f7a:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 8001f7e:	605a      	str	r2, [r3, #4]
    hdma_tim1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f80:	4b17      	ldr	r3, [pc, #92]	; (8001fe0 <HAL_TIM_Base_MspInit+0x9c>)
 8001f82:	2240      	movs	r2, #64	; 0x40
 8001f84:	609a      	str	r2, [r3, #8]
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f86:	4b16      	ldr	r3, [pc, #88]	; (8001fe0 <HAL_TIM_Base_MspInit+0x9c>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	60da      	str	r2, [r3, #12]
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 8001f8c:	4b14      	ldr	r3, [pc, #80]	; (8001fe0 <HAL_TIM_Base_MspInit+0x9c>)
 8001f8e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f92:	611a      	str	r2, [r3, #16]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f94:	4b12      	ldr	r3, [pc, #72]	; (8001fe0 <HAL_TIM_Base_MspInit+0x9c>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	615a      	str	r2, [r3, #20]
    hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f9a:	4b11      	ldr	r3, [pc, #68]	; (8001fe0 <HAL_TIM_Base_MspInit+0x9c>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	619a      	str	r2, [r3, #24]
    hdma_tim1_up.Init.Mode = DMA_NORMAL;
 8001fa0:	4b0f      	ldr	r3, [pc, #60]	; (8001fe0 <HAL_TIM_Base_MspInit+0x9c>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	61da      	str	r2, [r3, #28]
    hdma_tim1_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001fa6:	4b0e      	ldr	r3, [pc, #56]	; (8001fe0 <HAL_TIM_Base_MspInit+0x9c>)
 8001fa8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001fac:	621a      	str	r2, [r3, #32]
    hdma_tim1_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001fae:	4b0c      	ldr	r3, [pc, #48]	; (8001fe0 <HAL_TIM_Base_MspInit+0x9c>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim1_up) != HAL_OK)
 8001fb4:	480a      	ldr	r0, [pc, #40]	; (8001fe0 <HAL_TIM_Base_MspInit+0x9c>)
 8001fb6:	f000 fb5f 	bl	8002678 <HAL_DMA_Init>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d001      	beq.n	8001fc4 <HAL_TIM_Base_MspInit+0x80>
    {
      Error_Handler();
 8001fc0:	f7ff fc92 	bl	80018e8 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	4a06      	ldr	r2, [pc, #24]	; (8001fe0 <HAL_TIM_Base_MspInit+0x9c>)
 8001fc8:	621a      	str	r2, [r3, #32]
 8001fca:	4a05      	ldr	r2, [pc, #20]	; (8001fe0 <HAL_TIM_Base_MspInit+0x9c>)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001fd0:	bf00      	nop
 8001fd2:	3710      	adds	r7, #16
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	40010000 	.word	0x40010000
 8001fdc:	40023800 	.word	0x40023800
 8001fe0:	20000734 	.word	0x20000734
 8001fe4:	40026488 	.word	0x40026488

08001fe8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b084      	sub	sp, #16
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ff8:	d115      	bne.n	8002026 <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	60fb      	str	r3, [r7, #12]
 8001ffe:	4b0c      	ldr	r3, [pc, #48]	; (8002030 <HAL_TIM_PWM_MspInit+0x48>)
 8002000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002002:	4a0b      	ldr	r2, [pc, #44]	; (8002030 <HAL_TIM_PWM_MspInit+0x48>)
 8002004:	f043 0301 	orr.w	r3, r3, #1
 8002008:	6413      	str	r3, [r2, #64]	; 0x40
 800200a:	4b09      	ldr	r3, [pc, #36]	; (8002030 <HAL_TIM_PWM_MspInit+0x48>)
 800200c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800200e:	f003 0301 	and.w	r3, r3, #1
 8002012:	60fb      	str	r3, [r7, #12]
 8002014:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002016:	2200      	movs	r2, #0
 8002018:	2100      	movs	r1, #0
 800201a:	201c      	movs	r0, #28
 800201c:	f000 faf5 	bl	800260a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002020:	201c      	movs	r0, #28
 8002022:	f000 fb0e 	bl	8002642 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002026:	bf00      	nop
 8002028:	3710      	adds	r7, #16
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	40023800 	.word	0x40023800

08002034 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b088      	sub	sp, #32
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800203c:	f107 030c 	add.w	r3, r7, #12
 8002040:	2200      	movs	r2, #0
 8002042:	601a      	str	r2, [r3, #0]
 8002044:	605a      	str	r2, [r3, #4]
 8002046:	609a      	str	r2, [r3, #8]
 8002048:	60da      	str	r2, [r3, #12]
 800204a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002054:	d11e      	bne.n	8002094 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002056:	2300      	movs	r3, #0
 8002058:	60bb      	str	r3, [r7, #8]
 800205a:	4b10      	ldr	r3, [pc, #64]	; (800209c <HAL_TIM_MspPostInit+0x68>)
 800205c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800205e:	4a0f      	ldr	r2, [pc, #60]	; (800209c <HAL_TIM_MspPostInit+0x68>)
 8002060:	f043 0302 	orr.w	r3, r3, #2
 8002064:	6313      	str	r3, [r2, #48]	; 0x30
 8002066:	4b0d      	ldr	r3, [pc, #52]	; (800209c <HAL_TIM_MspPostInit+0x68>)
 8002068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206a:	f003 0302 	and.w	r3, r3, #2
 800206e:	60bb      	str	r3, [r7, #8]
 8002070:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = VGA_HSYNC_Pin;
 8002072:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002076:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002078:	2302      	movs	r3, #2
 800207a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800207c:	2300      	movs	r3, #0
 800207e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002080:	2303      	movs	r3, #3
 8002082:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002084:	2301      	movs	r3, #1
 8002086:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VGA_HSYNC_GPIO_Port, &GPIO_InitStruct);
 8002088:	f107 030c 	add.w	r3, r7, #12
 800208c:	4619      	mov	r1, r3
 800208e:	4804      	ldr	r0, [pc, #16]	; (80020a0 <HAL_TIM_MspPostInit+0x6c>)
 8002090:	f000 fef4 	bl	8002e7c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002094:	bf00      	nop
 8002096:	3720      	adds	r7, #32
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}
 800209c:	40023800 	.word	0x40023800
 80020a0:	40020400 	.word	0x40020400

080020a4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80020a8:	4b11      	ldr	r3, [pc, #68]	; (80020f0 <MX_USART2_UART_Init+0x4c>)
 80020aa:	4a12      	ldr	r2, [pc, #72]	; (80020f4 <MX_USART2_UART_Init+0x50>)
 80020ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80020ae:	4b10      	ldr	r3, [pc, #64]	; (80020f0 <MX_USART2_UART_Init+0x4c>)
 80020b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80020b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80020b6:	4b0e      	ldr	r3, [pc, #56]	; (80020f0 <MX_USART2_UART_Init+0x4c>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80020bc:	4b0c      	ldr	r3, [pc, #48]	; (80020f0 <MX_USART2_UART_Init+0x4c>)
 80020be:	2200      	movs	r2, #0
 80020c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80020c2:	4b0b      	ldr	r3, [pc, #44]	; (80020f0 <MX_USART2_UART_Init+0x4c>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80020c8:	4b09      	ldr	r3, [pc, #36]	; (80020f0 <MX_USART2_UART_Init+0x4c>)
 80020ca:	220c      	movs	r2, #12
 80020cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020ce:	4b08      	ldr	r3, [pc, #32]	; (80020f0 <MX_USART2_UART_Init+0x4c>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80020d4:	4b06      	ldr	r3, [pc, #24]	; (80020f0 <MX_USART2_UART_Init+0x4c>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80020da:	4805      	ldr	r0, [pc, #20]	; (80020f0 <MX_USART2_UART_Init+0x4c>)
 80020dc:	f003 f95c 	bl	8005398 <HAL_UART_Init>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d001      	beq.n	80020ea <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80020e6:	f7ff fbff 	bl	80018e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80020ea:	bf00      	nop
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	20000794 	.word	0x20000794
 80020f4:	40004400 	.word	0x40004400

080020f8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b08a      	sub	sp, #40	; 0x28
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002100:	f107 0314 	add.w	r3, r7, #20
 8002104:	2200      	movs	r2, #0
 8002106:	601a      	str	r2, [r3, #0]
 8002108:	605a      	str	r2, [r3, #4]
 800210a:	609a      	str	r2, [r3, #8]
 800210c:	60da      	str	r2, [r3, #12]
 800210e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a1d      	ldr	r2, [pc, #116]	; (800218c <HAL_UART_MspInit+0x94>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d133      	bne.n	8002182 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800211a:	2300      	movs	r3, #0
 800211c:	613b      	str	r3, [r7, #16]
 800211e:	4b1c      	ldr	r3, [pc, #112]	; (8002190 <HAL_UART_MspInit+0x98>)
 8002120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002122:	4a1b      	ldr	r2, [pc, #108]	; (8002190 <HAL_UART_MspInit+0x98>)
 8002124:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002128:	6413      	str	r3, [r2, #64]	; 0x40
 800212a:	4b19      	ldr	r3, [pc, #100]	; (8002190 <HAL_UART_MspInit+0x98>)
 800212c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800212e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002132:	613b      	str	r3, [r7, #16]
 8002134:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002136:	2300      	movs	r3, #0
 8002138:	60fb      	str	r3, [r7, #12]
 800213a:	4b15      	ldr	r3, [pc, #84]	; (8002190 <HAL_UART_MspInit+0x98>)
 800213c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800213e:	4a14      	ldr	r2, [pc, #80]	; (8002190 <HAL_UART_MspInit+0x98>)
 8002140:	f043 0301 	orr.w	r3, r3, #1
 8002144:	6313      	str	r3, [r2, #48]	; 0x30
 8002146:	4b12      	ldr	r3, [pc, #72]	; (8002190 <HAL_UART_MspInit+0x98>)
 8002148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800214a:	f003 0301 	and.w	r3, r3, #1
 800214e:	60fb      	str	r3, [r7, #12]
 8002150:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002152:	230c      	movs	r3, #12
 8002154:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002156:	2302      	movs	r3, #2
 8002158:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800215a:	2300      	movs	r3, #0
 800215c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800215e:	2303      	movs	r3, #3
 8002160:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002162:	2307      	movs	r3, #7
 8002164:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002166:	f107 0314 	add.w	r3, r7, #20
 800216a:	4619      	mov	r1, r3
 800216c:	4809      	ldr	r0, [pc, #36]	; (8002194 <HAL_UART_MspInit+0x9c>)
 800216e:	f000 fe85 	bl	8002e7c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002172:	2200      	movs	r2, #0
 8002174:	2100      	movs	r1, #0
 8002176:	2026      	movs	r0, #38	; 0x26
 8002178:	f000 fa47 	bl	800260a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800217c:	2026      	movs	r0, #38	; 0x26
 800217e:	f000 fa60 	bl	8002642 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002182:	bf00      	nop
 8002184:	3728      	adds	r7, #40	; 0x28
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	40004400 	.word	0x40004400
 8002190:	40023800 	.word	0x40023800
 8002194:	40020000 	.word	0x40020000

08002198 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002198:	f8df d034 	ldr.w	sp, [pc, #52]	; 80021d0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800219c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800219e:	e003      	b.n	80021a8 <LoopCopyDataInit>

080021a0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80021a0:	4b0c      	ldr	r3, [pc, #48]	; (80021d4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80021a2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80021a4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80021a6:	3104      	adds	r1, #4

080021a8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80021a8:	480b      	ldr	r0, [pc, #44]	; (80021d8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80021aa:	4b0c      	ldr	r3, [pc, #48]	; (80021dc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80021ac:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80021ae:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80021b0:	d3f6      	bcc.n	80021a0 <CopyDataInit>
  ldr  r2, =_sbss
 80021b2:	4a0b      	ldr	r2, [pc, #44]	; (80021e0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80021b4:	e002      	b.n	80021bc <LoopFillZerobss>

080021b6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80021b6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80021b8:	f842 3b04 	str.w	r3, [r2], #4

080021bc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80021bc:	4b09      	ldr	r3, [pc, #36]	; (80021e4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80021be:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80021c0:	d3f9      	bcc.n	80021b6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80021c2:	f7ff fdf1 	bl	8001da8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80021c6:	f007 f845 	bl	8009254 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021ca:	f7ff fa81 	bl	80016d0 <main>
  bx  lr    
 80021ce:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80021d0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80021d4:	0800a6fc 	.word	0x0800a6fc
  ldr  r0, =_sdata
 80021d8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80021dc:	20000088 	.word	0x20000088
  ldr  r2, =_sbss
 80021e0:	20000088 	.word	0x20000088
  ldr  r3, = _ebss
 80021e4:	20013530 	.word	0x20013530

080021e8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021e8:	e7fe      	b.n	80021e8 <ADC_IRQHandler>
	...

080021ec <UB_VGA_Screen_Init>:
VGA_t VGA;
//--------------------------------------------------------------
// Init VGA-Module
//--------------------------------------------------------------
void UB_VGA_Screen_Init(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
  VGA.hsync_cnt = 0;
 80021f0:	4b1f      	ldr	r3, [pc, #124]	; (8002270 <UB_VGA_Screen_Init+0x84>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	801a      	strh	r2, [r3, #0]
  VGA.start_adr = 0;
 80021f6:	4b1e      	ldr	r3, [pc, #120]	; (8002270 <UB_VGA_Screen_Init+0x84>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	605a      	str	r2, [r3, #4]
  VGA.dma2_cr_reg = 0;
 80021fc:	4b1c      	ldr	r3, [pc, #112]	; (8002270 <UB_VGA_Screen_Init+0x84>)
 80021fe:	2200      	movs	r2, #0
 8002200:	609a      	str	r2, [r3, #8]

  GPIOB->BSRR = VGA_VSYNC_Pin;
 8002202:	4b1c      	ldr	r3, [pc, #112]	; (8002274 <UB_VGA_Screen_Init+0x88>)
 8002204:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002208:	619a      	str	r2, [r3, #24]

  // TIM2
  HAL_TIM_Base_Start(&htim2);
 800220a:	481b      	ldr	r0, [pc, #108]	; (8002278 <UB_VGA_Screen_Init+0x8c>)
 800220c:	f001 ffca 	bl	80041a4 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8002210:	210c      	movs	r1, #12
 8002212:	4819      	ldr	r0, [pc, #100]	; (8002278 <UB_VGA_Screen_Init+0x8c>)
 8002214:	f002 f87e 	bl	8004314 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_3);
 8002218:	2108      	movs	r1, #8
 800221a:	4817      	ldr	r0, [pc, #92]	; (8002278 <UB_VGA_Screen_Init+0x8c>)
 800221c:	f002 f942 	bl	80044a4 <HAL_TIM_PWM_Start_IT>

  // TIM1
  __HAL_TIM_ENABLE_DMA(&htim1, TIM_DMA_UPDATE);
 8002220:	4b16      	ldr	r3, [pc, #88]	; (800227c <UB_VGA_Screen_Init+0x90>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	68da      	ldr	r2, [r3, #12]
 8002226:	4b15      	ldr	r3, [pc, #84]	; (800227c <UB_VGA_Screen_Init+0x90>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800222e:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(&htim1);
 8002230:	4b12      	ldr	r3, [pc, #72]	; (800227c <UB_VGA_Screen_Init+0x90>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	681a      	ldr	r2, [r3, #0]
 8002236:	4b11      	ldr	r3, [pc, #68]	; (800227c <UB_VGA_Screen_Init+0x90>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f042 0201 	orr.w	r2, r2, #1
 800223e:	601a      	str	r2, [r3, #0]
  HAL_DMA_Start_IT(&hdma_tim1_up, (uint32_t)&VGA_RAM1[0], VGA_GPIOE_ODR_ADDRESS, VGA_DISPLAY_X + 1);
 8002240:	490f      	ldr	r1, [pc, #60]	; (8002280 <UB_VGA_Screen_Init+0x94>)
 8002242:	f240 1341 	movw	r3, #321	; 0x141
 8002246:	4a0f      	ldr	r2, [pc, #60]	; (8002284 <UB_VGA_Screen_Init+0x98>)
 8002248:	480f      	ldr	r0, [pc, #60]	; (8002288 <UB_VGA_Screen_Init+0x9c>)
 800224a:	f000 fac3 	bl	80027d4 <HAL_DMA_Start_IT>

  HAL_DMA_Init(&hdma_tim1_up);
 800224e:	480e      	ldr	r0, [pc, #56]	; (8002288 <UB_VGA_Screen_Init+0x9c>)
 8002250:	f000 fa12 	bl	8002678 <HAL_DMA_Init>
  __HAL_DMA_ENABLE_IT(&hdma_tim1_up, DMA_IT_TC);
 8002254:	4b0c      	ldr	r3, [pc, #48]	; (8002288 <UB_VGA_Screen_Init+0x9c>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	681a      	ldr	r2, [r3, #0]
 800225a:	4b0b      	ldr	r3, [pc, #44]	; (8002288 <UB_VGA_Screen_Init+0x9c>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f042 0210 	orr.w	r2, r2, #16
 8002262:	601a      	str	r2, [r3, #0]

  //-----------------------
  // Register swap and safe
  //-----------------------
  // content of CR-Register read and save
  VGA.dma2_cr_reg = DMA2_Stream5->CR;
 8002264:	4b09      	ldr	r3, [pc, #36]	; (800228c <UB_VGA_Screen_Init+0xa0>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a01      	ldr	r2, [pc, #4]	; (8002270 <UB_VGA_Screen_Init+0x84>)
 800226a:	6093      	str	r3, [r2, #8]
}
 800226c:	bf00      	nop
 800226e:	bd80      	pop	{r7, pc}
 8002270:	200134c8 	.word	0x200134c8
 8002274:	40020400 	.word	0x40020400
 8002278:	200006ec 	.word	0x200006ec
 800227c:	200006a4 	.word	0x200006a4
 8002280:	200007d8 	.word	0x200007d8
 8002284:	40021015 	.word	0x40021015
 8002288:	20000734 	.word	0x20000734
 800228c:	40026488 	.word	0x40026488

08002290 <UB_VGA_FillScreen>:

//--------------------------------------------------------------
// fill the DMA RAM buffer with one color
//--------------------------------------------------------------
void UB_VGA_FillScreen(uint8_t color)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b084      	sub	sp, #16
 8002294:	af00      	add	r7, sp, #0
 8002296:	4603      	mov	r3, r0
 8002298:	71fb      	strb	r3, [r7, #7]
  uint16_t xp,yp;

  for(yp = 0; yp < VGA_DISPLAY_Y; yp++) {
 800229a:	2300      	movs	r3, #0
 800229c:	81bb      	strh	r3, [r7, #12]
 800229e:	e012      	b.n	80022c6 <UB_VGA_FillScreen+0x36>
    for(xp = 0; xp < VGA_DISPLAY_X; xp++) {
 80022a0:	2300      	movs	r3, #0
 80022a2:	81fb      	strh	r3, [r7, #14]
 80022a4:	e008      	b.n	80022b8 <UB_VGA_FillScreen+0x28>
      UB_VGA_SetPixel(xp, yp, color);
 80022a6:	79fa      	ldrb	r2, [r7, #7]
 80022a8:	89b9      	ldrh	r1, [r7, #12]
 80022aa:	89fb      	ldrh	r3, [r7, #14]
 80022ac:	4618      	mov	r0, r3
 80022ae:	f000 f813 	bl	80022d8 <UB_VGA_SetPixel>
    for(xp = 0; xp < VGA_DISPLAY_X; xp++) {
 80022b2:	89fb      	ldrh	r3, [r7, #14]
 80022b4:	3301      	adds	r3, #1
 80022b6:	81fb      	strh	r3, [r7, #14]
 80022b8:	89fb      	ldrh	r3, [r7, #14]
 80022ba:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80022be:	d3f2      	bcc.n	80022a6 <UB_VGA_FillScreen+0x16>
  for(yp = 0; yp < VGA_DISPLAY_Y; yp++) {
 80022c0:	89bb      	ldrh	r3, [r7, #12]
 80022c2:	3301      	adds	r3, #1
 80022c4:	81bb      	strh	r3, [r7, #12]
 80022c6:	89bb      	ldrh	r3, [r7, #12]
 80022c8:	2bef      	cmp	r3, #239	; 0xef
 80022ca:	d9e9      	bls.n	80022a0 <UB_VGA_FillScreen+0x10>
    }
  }
}
 80022cc:	bf00      	nop
 80022ce:	bf00      	nop
 80022d0:	3710      	adds	r7, #16
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
	...

080022d8 <UB_VGA_SetPixel>:
//--------------------------------------------------------------
// put one Pixel on the screen with one color
// Important : the last Pixel+1 from every line must be black (don't know why??)
//--------------------------------------------------------------
void UB_VGA_SetPixel(uint16_t xp, uint16_t yp, uint8_t color)
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	4603      	mov	r3, r0
 80022e0:	80fb      	strh	r3, [r7, #6]
 80022e2:	460b      	mov	r3, r1
 80022e4:	80bb      	strh	r3, [r7, #4]
 80022e6:	4613      	mov	r3, r2
 80022e8:	70fb      	strb	r3, [r7, #3]
  if(xp >= VGA_DISPLAY_X)
 80022ea:	88fb      	ldrh	r3, [r7, #6]
 80022ec:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80022f0:	d301      	bcc.n	80022f6 <UB_VGA_SetPixel+0x1e>
    xp = 0;
 80022f2:	2300      	movs	r3, #0
 80022f4:	80fb      	strh	r3, [r7, #6]
  if(yp >= VGA_DISPLAY_Y)
 80022f6:	88bb      	ldrh	r3, [r7, #4]
 80022f8:	2bef      	cmp	r3, #239	; 0xef
 80022fa:	d901      	bls.n	8002300 <UB_VGA_SetPixel+0x28>
    yp = 0;
 80022fc:	2300      	movs	r3, #0
 80022fe:	80bb      	strh	r3, [r7, #4]

  // Write pixel to ram
  VGA_RAM1[(yp * (VGA_DISPLAY_X + 1)) + xp] = color;
 8002300:	88ba      	ldrh	r2, [r7, #4]
 8002302:	4613      	mov	r3, r2
 8002304:	009b      	lsls	r3, r3, #2
 8002306:	4413      	add	r3, r2
 8002308:	019b      	lsls	r3, r3, #6
 800230a:	441a      	add	r2, r3
 800230c:	88fb      	ldrh	r3, [r7, #6]
 800230e:	4413      	add	r3, r2
 8002310:	4904      	ldr	r1, [pc, #16]	; (8002324 <UB_VGA_SetPixel+0x4c>)
 8002312:	78fa      	ldrb	r2, [r7, #3]
 8002314:	54ca      	strb	r2, [r1, r3]
}
 8002316:	bf00      	nop
 8002318:	370c      	adds	r7, #12
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	200007d8 	.word	0x200007d8

08002328 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800232c:	4b0e      	ldr	r3, [pc, #56]	; (8002368 <HAL_Init+0x40>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a0d      	ldr	r2, [pc, #52]	; (8002368 <HAL_Init+0x40>)
 8002332:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002336:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002338:	4b0b      	ldr	r3, [pc, #44]	; (8002368 <HAL_Init+0x40>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a0a      	ldr	r2, [pc, #40]	; (8002368 <HAL_Init+0x40>)
 800233e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002342:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002344:	4b08      	ldr	r3, [pc, #32]	; (8002368 <HAL_Init+0x40>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a07      	ldr	r2, [pc, #28]	; (8002368 <HAL_Init+0x40>)
 800234a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800234e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002350:	2003      	movs	r0, #3
 8002352:	f000 f94f 	bl	80025f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002356:	2000      	movs	r0, #0
 8002358:	f000 f808 	bl	800236c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800235c:	f7ff fb6a 	bl	8001a34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002360:	2300      	movs	r3, #0
}
 8002362:	4618      	mov	r0, r3
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	40023c00 	.word	0x40023c00

0800236c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b082      	sub	sp, #8
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002374:	4b12      	ldr	r3, [pc, #72]	; (80023c0 <HAL_InitTick+0x54>)
 8002376:	681a      	ldr	r2, [r3, #0]
 8002378:	4b12      	ldr	r3, [pc, #72]	; (80023c4 <HAL_InitTick+0x58>)
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	4619      	mov	r1, r3
 800237e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002382:	fbb3 f3f1 	udiv	r3, r3, r1
 8002386:	fbb2 f3f3 	udiv	r3, r2, r3
 800238a:	4618      	mov	r0, r3
 800238c:	f000 f967 	bl	800265e <HAL_SYSTICK_Config>
 8002390:	4603      	mov	r3, r0
 8002392:	2b00      	cmp	r3, #0
 8002394:	d001      	beq.n	800239a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e00e      	b.n	80023b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2b0f      	cmp	r3, #15
 800239e:	d80a      	bhi.n	80023b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023a0:	2200      	movs	r2, #0
 80023a2:	6879      	ldr	r1, [r7, #4]
 80023a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80023a8:	f000 f92f 	bl	800260a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023ac:	4a06      	ldr	r2, [pc, #24]	; (80023c8 <HAL_InitTick+0x5c>)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023b2:	2300      	movs	r3, #0
 80023b4:	e000      	b.n	80023b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	3708      	adds	r7, #8
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}
 80023c0:	20000000 	.word	0x20000000
 80023c4:	20000008 	.word	0x20000008
 80023c8:	20000004 	.word	0x20000004

080023cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023d0:	4b06      	ldr	r3, [pc, #24]	; (80023ec <HAL_IncTick+0x20>)
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	461a      	mov	r2, r3
 80023d6:	4b06      	ldr	r3, [pc, #24]	; (80023f0 <HAL_IncTick+0x24>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4413      	add	r3, r2
 80023dc:	4a04      	ldr	r2, [pc, #16]	; (80023f0 <HAL_IncTick+0x24>)
 80023de:	6013      	str	r3, [r2, #0]
}
 80023e0:	bf00      	nop
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop
 80023ec:	20000008 	.word	0x20000008
 80023f0:	200134d4 	.word	0x200134d4

080023f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0
  return uwTick;
 80023f8:	4b03      	ldr	r3, [pc, #12]	; (8002408 <HAL_GetTick+0x14>)
 80023fa:	681b      	ldr	r3, [r3, #0]
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr
 8002406:	bf00      	nop
 8002408:	200134d4 	.word	0x200134d4

0800240c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b084      	sub	sp, #16
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002414:	f7ff ffee 	bl	80023f4 <HAL_GetTick>
 8002418:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002424:	d005      	beq.n	8002432 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002426:	4b0a      	ldr	r3, [pc, #40]	; (8002450 <HAL_Delay+0x44>)
 8002428:	781b      	ldrb	r3, [r3, #0]
 800242a:	461a      	mov	r2, r3
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	4413      	add	r3, r2
 8002430:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002432:	bf00      	nop
 8002434:	f7ff ffde 	bl	80023f4 <HAL_GetTick>
 8002438:	4602      	mov	r2, r0
 800243a:	68bb      	ldr	r3, [r7, #8]
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	68fa      	ldr	r2, [r7, #12]
 8002440:	429a      	cmp	r2, r3
 8002442:	d8f7      	bhi.n	8002434 <HAL_Delay+0x28>
  {
  }
}
 8002444:	bf00      	nop
 8002446:	bf00      	nop
 8002448:	3710      	adds	r7, #16
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	20000008 	.word	0x20000008

08002454 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002454:	b480      	push	{r7}
 8002456:	b085      	sub	sp, #20
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	f003 0307 	and.w	r3, r3, #7
 8002462:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002464:	4b0c      	ldr	r3, [pc, #48]	; (8002498 <__NVIC_SetPriorityGrouping+0x44>)
 8002466:	68db      	ldr	r3, [r3, #12]
 8002468:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800246a:	68ba      	ldr	r2, [r7, #8]
 800246c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002470:	4013      	ands	r3, r2
 8002472:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800247c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002480:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002484:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002486:	4a04      	ldr	r2, [pc, #16]	; (8002498 <__NVIC_SetPriorityGrouping+0x44>)
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	60d3      	str	r3, [r2, #12]
}
 800248c:	bf00      	nop
 800248e:	3714      	adds	r7, #20
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr
 8002498:	e000ed00 	.word	0xe000ed00

0800249c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800249c:	b480      	push	{r7}
 800249e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024a0:	4b04      	ldr	r3, [pc, #16]	; (80024b4 <__NVIC_GetPriorityGrouping+0x18>)
 80024a2:	68db      	ldr	r3, [r3, #12]
 80024a4:	0a1b      	lsrs	r3, r3, #8
 80024a6:	f003 0307 	and.w	r3, r3, #7
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr
 80024b4:	e000ed00 	.word	0xe000ed00

080024b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b083      	sub	sp, #12
 80024bc:	af00      	add	r7, sp, #0
 80024be:	4603      	mov	r3, r0
 80024c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	db0b      	blt.n	80024e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024ca:	79fb      	ldrb	r3, [r7, #7]
 80024cc:	f003 021f 	and.w	r2, r3, #31
 80024d0:	4907      	ldr	r1, [pc, #28]	; (80024f0 <__NVIC_EnableIRQ+0x38>)
 80024d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d6:	095b      	lsrs	r3, r3, #5
 80024d8:	2001      	movs	r0, #1
 80024da:	fa00 f202 	lsl.w	r2, r0, r2
 80024de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024e2:	bf00      	nop
 80024e4:	370c      	adds	r7, #12
 80024e6:	46bd      	mov	sp, r7
 80024e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ec:	4770      	bx	lr
 80024ee:	bf00      	nop
 80024f0:	e000e100 	.word	0xe000e100

080024f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b083      	sub	sp, #12
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	4603      	mov	r3, r0
 80024fc:	6039      	str	r1, [r7, #0]
 80024fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002500:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002504:	2b00      	cmp	r3, #0
 8002506:	db0a      	blt.n	800251e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	b2da      	uxtb	r2, r3
 800250c:	490c      	ldr	r1, [pc, #48]	; (8002540 <__NVIC_SetPriority+0x4c>)
 800250e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002512:	0112      	lsls	r2, r2, #4
 8002514:	b2d2      	uxtb	r2, r2
 8002516:	440b      	add	r3, r1
 8002518:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800251c:	e00a      	b.n	8002534 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	b2da      	uxtb	r2, r3
 8002522:	4908      	ldr	r1, [pc, #32]	; (8002544 <__NVIC_SetPriority+0x50>)
 8002524:	79fb      	ldrb	r3, [r7, #7]
 8002526:	f003 030f 	and.w	r3, r3, #15
 800252a:	3b04      	subs	r3, #4
 800252c:	0112      	lsls	r2, r2, #4
 800252e:	b2d2      	uxtb	r2, r2
 8002530:	440b      	add	r3, r1
 8002532:	761a      	strb	r2, [r3, #24]
}
 8002534:	bf00      	nop
 8002536:	370c      	adds	r7, #12
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr
 8002540:	e000e100 	.word	0xe000e100
 8002544:	e000ed00 	.word	0xe000ed00

08002548 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002548:	b480      	push	{r7}
 800254a:	b089      	sub	sp, #36	; 0x24
 800254c:	af00      	add	r7, sp, #0
 800254e:	60f8      	str	r0, [r7, #12]
 8002550:	60b9      	str	r1, [r7, #8]
 8002552:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	f003 0307 	and.w	r3, r3, #7
 800255a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800255c:	69fb      	ldr	r3, [r7, #28]
 800255e:	f1c3 0307 	rsb	r3, r3, #7
 8002562:	2b04      	cmp	r3, #4
 8002564:	bf28      	it	cs
 8002566:	2304      	movcs	r3, #4
 8002568:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800256a:	69fb      	ldr	r3, [r7, #28]
 800256c:	3304      	adds	r3, #4
 800256e:	2b06      	cmp	r3, #6
 8002570:	d902      	bls.n	8002578 <NVIC_EncodePriority+0x30>
 8002572:	69fb      	ldr	r3, [r7, #28]
 8002574:	3b03      	subs	r3, #3
 8002576:	e000      	b.n	800257a <NVIC_EncodePriority+0x32>
 8002578:	2300      	movs	r3, #0
 800257a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800257c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002580:	69bb      	ldr	r3, [r7, #24]
 8002582:	fa02 f303 	lsl.w	r3, r2, r3
 8002586:	43da      	mvns	r2, r3
 8002588:	68bb      	ldr	r3, [r7, #8]
 800258a:	401a      	ands	r2, r3
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002590:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	fa01 f303 	lsl.w	r3, r1, r3
 800259a:	43d9      	mvns	r1, r3
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025a0:	4313      	orrs	r3, r2
         );
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3724      	adds	r7, #36	; 0x24
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr
	...

080025b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	3b01      	subs	r3, #1
 80025bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025c0:	d301      	bcc.n	80025c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025c2:	2301      	movs	r3, #1
 80025c4:	e00f      	b.n	80025e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025c6:	4a0a      	ldr	r2, [pc, #40]	; (80025f0 <SysTick_Config+0x40>)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	3b01      	subs	r3, #1
 80025cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025ce:	210f      	movs	r1, #15
 80025d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80025d4:	f7ff ff8e 	bl	80024f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025d8:	4b05      	ldr	r3, [pc, #20]	; (80025f0 <SysTick_Config+0x40>)
 80025da:	2200      	movs	r2, #0
 80025dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025de:	4b04      	ldr	r3, [pc, #16]	; (80025f0 <SysTick_Config+0x40>)
 80025e0:	2207      	movs	r2, #7
 80025e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025e4:	2300      	movs	r3, #0
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3708      	adds	r7, #8
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	e000e010 	.word	0xe000e010

080025f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b082      	sub	sp, #8
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025fc:	6878      	ldr	r0, [r7, #4]
 80025fe:	f7ff ff29 	bl	8002454 <__NVIC_SetPriorityGrouping>
}
 8002602:	bf00      	nop
 8002604:	3708      	adds	r7, #8
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}

0800260a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800260a:	b580      	push	{r7, lr}
 800260c:	b086      	sub	sp, #24
 800260e:	af00      	add	r7, sp, #0
 8002610:	4603      	mov	r3, r0
 8002612:	60b9      	str	r1, [r7, #8]
 8002614:	607a      	str	r2, [r7, #4]
 8002616:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002618:	2300      	movs	r3, #0
 800261a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800261c:	f7ff ff3e 	bl	800249c <__NVIC_GetPriorityGrouping>
 8002620:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002622:	687a      	ldr	r2, [r7, #4]
 8002624:	68b9      	ldr	r1, [r7, #8]
 8002626:	6978      	ldr	r0, [r7, #20]
 8002628:	f7ff ff8e 	bl	8002548 <NVIC_EncodePriority>
 800262c:	4602      	mov	r2, r0
 800262e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002632:	4611      	mov	r1, r2
 8002634:	4618      	mov	r0, r3
 8002636:	f7ff ff5d 	bl	80024f4 <__NVIC_SetPriority>
}
 800263a:	bf00      	nop
 800263c:	3718      	adds	r7, #24
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}

08002642 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002642:	b580      	push	{r7, lr}
 8002644:	b082      	sub	sp, #8
 8002646:	af00      	add	r7, sp, #0
 8002648:	4603      	mov	r3, r0
 800264a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800264c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002650:	4618      	mov	r0, r3
 8002652:	f7ff ff31 	bl	80024b8 <__NVIC_EnableIRQ>
}
 8002656:	bf00      	nop
 8002658:	3708      	adds	r7, #8
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}

0800265e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800265e:	b580      	push	{r7, lr}
 8002660:	b082      	sub	sp, #8
 8002662:	af00      	add	r7, sp, #0
 8002664:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	f7ff ffa2 	bl	80025b0 <SysTick_Config>
 800266c:	4603      	mov	r3, r0
}
 800266e:	4618      	mov	r0, r3
 8002670:	3708      	adds	r7, #8
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}
	...

08002678 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b086      	sub	sp, #24
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002680:	2300      	movs	r3, #0
 8002682:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002684:	f7ff feb6 	bl	80023f4 <HAL_GetTick>
 8002688:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d101      	bne.n	8002694 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002690:	2301      	movs	r3, #1
 8002692:	e099      	b.n	80027c8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2202      	movs	r2, #2
 8002698:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2200      	movs	r2, #0
 80026a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f022 0201 	bic.w	r2, r2, #1
 80026b2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026b4:	e00f      	b.n	80026d6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80026b6:	f7ff fe9d 	bl	80023f4 <HAL_GetTick>
 80026ba:	4602      	mov	r2, r0
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	1ad3      	subs	r3, r2, r3
 80026c0:	2b05      	cmp	r3, #5
 80026c2:	d908      	bls.n	80026d6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2220      	movs	r2, #32
 80026c8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2203      	movs	r2, #3
 80026ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80026d2:	2303      	movs	r3, #3
 80026d4:	e078      	b.n	80027c8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f003 0301 	and.w	r3, r3, #1
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d1e8      	bne.n	80026b6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80026ec:	697a      	ldr	r2, [r7, #20]
 80026ee:	4b38      	ldr	r3, [pc, #224]	; (80027d0 <HAL_DMA_Init+0x158>)
 80026f0:	4013      	ands	r3, r2
 80026f2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	685a      	ldr	r2, [r3, #4]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002702:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	691b      	ldr	r3, [r3, #16]
 8002708:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800270e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	699b      	ldr	r3, [r3, #24]
 8002714:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800271a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6a1b      	ldr	r3, [r3, #32]
 8002720:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002722:	697a      	ldr	r2, [r7, #20]
 8002724:	4313      	orrs	r3, r2
 8002726:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800272c:	2b04      	cmp	r3, #4
 800272e:	d107      	bne.n	8002740 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002738:	4313      	orrs	r3, r2
 800273a:	697a      	ldr	r2, [r7, #20]
 800273c:	4313      	orrs	r3, r2
 800273e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	697a      	ldr	r2, [r7, #20]
 8002746:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	695b      	ldr	r3, [r3, #20]
 800274e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	f023 0307 	bic.w	r3, r3, #7
 8002756:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800275c:	697a      	ldr	r2, [r7, #20]
 800275e:	4313      	orrs	r3, r2
 8002760:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002766:	2b04      	cmp	r3, #4
 8002768:	d117      	bne.n	800279a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800276e:	697a      	ldr	r2, [r7, #20]
 8002770:	4313      	orrs	r3, r2
 8002772:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002778:	2b00      	cmp	r3, #0
 800277a:	d00e      	beq.n	800279a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800277c:	6878      	ldr	r0, [r7, #4]
 800277e:	f000 fb01 	bl	8002d84 <DMA_CheckFifoParam>
 8002782:	4603      	mov	r3, r0
 8002784:	2b00      	cmp	r3, #0
 8002786:	d008      	beq.n	800279a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2240      	movs	r2, #64	; 0x40
 800278c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2201      	movs	r2, #1
 8002792:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002796:	2301      	movs	r3, #1
 8002798:	e016      	b.n	80027c8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	697a      	ldr	r2, [r7, #20]
 80027a0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80027a2:	6878      	ldr	r0, [r7, #4]
 80027a4:	f000 fab8 	bl	8002d18 <DMA_CalcBaseAndBitshift>
 80027a8:	4603      	mov	r3, r0
 80027aa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027b0:	223f      	movs	r2, #63	; 0x3f
 80027b2:	409a      	lsls	r2, r3
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2200      	movs	r2, #0
 80027bc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2201      	movs	r2, #1
 80027c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80027c6:	2300      	movs	r3, #0
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	3718      	adds	r7, #24
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}
 80027d0:	f010803f 	.word	0xf010803f

080027d4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b086      	sub	sp, #24
 80027d8:	af00      	add	r7, sp, #0
 80027da:	60f8      	str	r0, [r7, #12]
 80027dc:	60b9      	str	r1, [r7, #8]
 80027de:	607a      	str	r2, [r7, #4]
 80027e0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80027e2:	2300      	movs	r3, #0
 80027e4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027ea:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80027f2:	2b01      	cmp	r3, #1
 80027f4:	d101      	bne.n	80027fa <HAL_DMA_Start_IT+0x26>
 80027f6:	2302      	movs	r3, #2
 80027f8:	e040      	b.n	800287c <HAL_DMA_Start_IT+0xa8>
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	2201      	movs	r2, #1
 80027fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002808:	b2db      	uxtb	r3, r3
 800280a:	2b01      	cmp	r3, #1
 800280c:	d12f      	bne.n	800286e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	2202      	movs	r2, #2
 8002812:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	2200      	movs	r2, #0
 800281a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	687a      	ldr	r2, [r7, #4]
 8002820:	68b9      	ldr	r1, [r7, #8]
 8002822:	68f8      	ldr	r0, [r7, #12]
 8002824:	f000 fa4a 	bl	8002cbc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800282c:	223f      	movs	r2, #63	; 0x3f
 800282e:	409a      	lsls	r2, r3
 8002830:	693b      	ldr	r3, [r7, #16]
 8002832:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	681a      	ldr	r2, [r3, #0]
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f042 0216 	orr.w	r2, r2, #22
 8002842:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002848:	2b00      	cmp	r3, #0
 800284a:	d007      	beq.n	800285c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f042 0208 	orr.w	r2, r2, #8
 800285a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f042 0201 	orr.w	r2, r2, #1
 800286a:	601a      	str	r2, [r3, #0]
 800286c:	e005      	b.n	800287a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	2200      	movs	r2, #0
 8002872:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002876:	2302      	movs	r3, #2
 8002878:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800287a:	7dfb      	ldrb	r3, [r7, #23]
}
 800287c:	4618      	mov	r0, r3
 800287e:	3718      	adds	r7, #24
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}

08002884 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b084      	sub	sp, #16
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002890:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002892:	f7ff fdaf 	bl	80023f4 <HAL_GetTick>
 8002896:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800289e:	b2db      	uxtb	r3, r3
 80028a0:	2b02      	cmp	r3, #2
 80028a2:	d008      	beq.n	80028b6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2280      	movs	r2, #128	; 0x80
 80028a8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2200      	movs	r2, #0
 80028ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	e052      	b.n	800295c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	681a      	ldr	r2, [r3, #0]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f022 0216 	bic.w	r2, r2, #22
 80028c4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	695a      	ldr	r2, [r3, #20]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80028d4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d103      	bne.n	80028e6 <HAL_DMA_Abort+0x62>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d007      	beq.n	80028f6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	681a      	ldr	r2, [r3, #0]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f022 0208 	bic.w	r2, r2, #8
 80028f4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	681a      	ldr	r2, [r3, #0]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f022 0201 	bic.w	r2, r2, #1
 8002904:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002906:	e013      	b.n	8002930 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002908:	f7ff fd74 	bl	80023f4 <HAL_GetTick>
 800290c:	4602      	mov	r2, r0
 800290e:	68bb      	ldr	r3, [r7, #8]
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	2b05      	cmp	r3, #5
 8002914:	d90c      	bls.n	8002930 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2220      	movs	r2, #32
 800291a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2203      	movs	r2, #3
 8002920:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2200      	movs	r2, #0
 8002928:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800292c:	2303      	movs	r3, #3
 800292e:	e015      	b.n	800295c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 0301 	and.w	r3, r3, #1
 800293a:	2b00      	cmp	r3, #0
 800293c:	d1e4      	bne.n	8002908 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002942:	223f      	movs	r2, #63	; 0x3f
 8002944:	409a      	lsls	r2, r3
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2201      	movs	r2, #1
 800294e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2200      	movs	r2, #0
 8002956:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800295a:	2300      	movs	r3, #0
}
 800295c:	4618      	mov	r0, r3
 800295e:	3710      	adds	r7, #16
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}

08002964 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002964:	b480      	push	{r7}
 8002966:	b083      	sub	sp, #12
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002972:	b2db      	uxtb	r3, r3
 8002974:	2b02      	cmp	r3, #2
 8002976:	d004      	beq.n	8002982 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2280      	movs	r2, #128	; 0x80
 800297c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800297e:	2301      	movs	r3, #1
 8002980:	e00c      	b.n	800299c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2205      	movs	r2, #5
 8002986:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f022 0201 	bic.w	r2, r2, #1
 8002998:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800299a:	2300      	movs	r3, #0
}
 800299c:	4618      	mov	r0, r3
 800299e:	370c      	adds	r7, #12
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr

080029a8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b086      	sub	sp, #24
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80029b0:	2300      	movs	r3, #0
 80029b2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80029b4:	4b8e      	ldr	r3, [pc, #568]	; (8002bf0 <HAL_DMA_IRQHandler+0x248>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a8e      	ldr	r2, [pc, #568]	; (8002bf4 <HAL_DMA_IRQHandler+0x24c>)
 80029ba:	fba2 2303 	umull	r2, r3, r2, r3
 80029be:	0a9b      	lsrs	r3, r3, #10
 80029c0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029c6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80029c8:	693b      	ldr	r3, [r7, #16]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029d2:	2208      	movs	r2, #8
 80029d4:	409a      	lsls	r2, r3
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	4013      	ands	r3, r2
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d01a      	beq.n	8002a14 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f003 0304 	and.w	r3, r3, #4
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d013      	beq.n	8002a14 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f022 0204 	bic.w	r2, r2, #4
 80029fa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a00:	2208      	movs	r2, #8
 8002a02:	409a      	lsls	r2, r3
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a0c:	f043 0201 	orr.w	r2, r3, #1
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a18:	2201      	movs	r2, #1
 8002a1a:	409a      	lsls	r2, r3
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	4013      	ands	r3, r2
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d012      	beq.n	8002a4a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	695b      	ldr	r3, [r3, #20]
 8002a2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d00b      	beq.n	8002a4a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a36:	2201      	movs	r2, #1
 8002a38:	409a      	lsls	r2, r3
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a42:	f043 0202 	orr.w	r2, r3, #2
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a4e:	2204      	movs	r2, #4
 8002a50:	409a      	lsls	r2, r3
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	4013      	ands	r3, r2
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d012      	beq.n	8002a80 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f003 0302 	and.w	r3, r3, #2
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d00b      	beq.n	8002a80 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a6c:	2204      	movs	r2, #4
 8002a6e:	409a      	lsls	r2, r3
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a78:	f043 0204 	orr.w	r2, r3, #4
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a84:	2210      	movs	r2, #16
 8002a86:	409a      	lsls	r2, r3
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	4013      	ands	r3, r2
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d043      	beq.n	8002b18 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f003 0308 	and.w	r3, r3, #8
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d03c      	beq.n	8002b18 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aa2:	2210      	movs	r2, #16
 8002aa4:	409a      	lsls	r2, r3
 8002aa6:	693b      	ldr	r3, [r7, #16]
 8002aa8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d018      	beq.n	8002aea <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d108      	bne.n	8002ad8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d024      	beq.n	8002b18 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	4798      	blx	r3
 8002ad6:	e01f      	b.n	8002b18 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d01b      	beq.n	8002b18 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ae4:	6878      	ldr	r0, [r7, #4]
 8002ae6:	4798      	blx	r3
 8002ae8:	e016      	b.n	8002b18 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d107      	bne.n	8002b08 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	681a      	ldr	r2, [r3, #0]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f022 0208 	bic.w	r2, r2, #8
 8002b06:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d003      	beq.n	8002b18 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b14:	6878      	ldr	r0, [r7, #4]
 8002b16:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b1c:	2220      	movs	r2, #32
 8002b1e:	409a      	lsls	r2, r3
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	4013      	ands	r3, r2
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	f000 808f 	beq.w	8002c48 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f003 0310 	and.w	r3, r3, #16
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	f000 8087 	beq.w	8002c48 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b3e:	2220      	movs	r2, #32
 8002b40:	409a      	lsls	r2, r3
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b4c:	b2db      	uxtb	r3, r3
 8002b4e:	2b05      	cmp	r3, #5
 8002b50:	d136      	bne.n	8002bc0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	681a      	ldr	r2, [r3, #0]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f022 0216 	bic.w	r2, r2, #22
 8002b60:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	695a      	ldr	r2, [r3, #20]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b70:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d103      	bne.n	8002b82 <HAL_DMA_IRQHandler+0x1da>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d007      	beq.n	8002b92 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	681a      	ldr	r2, [r3, #0]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f022 0208 	bic.w	r2, r2, #8
 8002b90:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b96:	223f      	movs	r2, #63	; 0x3f
 8002b98:	409a      	lsls	r2, r3
 8002b9a:	693b      	ldr	r3, [r7, #16]
 8002b9c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d07e      	beq.n	8002cb4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002bba:	6878      	ldr	r0, [r7, #4]
 8002bbc:	4798      	blx	r3
        }
        return;
 8002bbe:	e079      	b.n	8002cb4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d01d      	beq.n	8002c0a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d10d      	bne.n	8002bf8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d031      	beq.n	8002c48 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002be8:	6878      	ldr	r0, [r7, #4]
 8002bea:	4798      	blx	r3
 8002bec:	e02c      	b.n	8002c48 <HAL_DMA_IRQHandler+0x2a0>
 8002bee:	bf00      	nop
 8002bf0:	20000000 	.word	0x20000000
 8002bf4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d023      	beq.n	8002c48 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c04:	6878      	ldr	r0, [r7, #4]
 8002c06:	4798      	blx	r3
 8002c08:	e01e      	b.n	8002c48 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d10f      	bne.n	8002c38 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f022 0210 	bic.w	r2, r2, #16
 8002c26:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2201      	movs	r2, #1
 8002c2c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2200      	movs	r2, #0
 8002c34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d003      	beq.n	8002c48 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c44:	6878      	ldr	r0, [r7, #4]
 8002c46:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d032      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c54:	f003 0301 	and.w	r3, r3, #1
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d022      	beq.n	8002ca2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2205      	movs	r2, #5
 8002c60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f022 0201 	bic.w	r2, r2, #1
 8002c72:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002c74:	68bb      	ldr	r3, [r7, #8]
 8002c76:	3301      	adds	r3, #1
 8002c78:	60bb      	str	r3, [r7, #8]
 8002c7a:	697a      	ldr	r2, [r7, #20]
 8002c7c:	429a      	cmp	r2, r3
 8002c7e:	d307      	bcc.n	8002c90 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f003 0301 	and.w	r3, r3, #1
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d1f2      	bne.n	8002c74 <HAL_DMA_IRQHandler+0x2cc>
 8002c8e:	e000      	b.n	8002c92 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002c90:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2201      	movs	r2, #1
 8002c96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d005      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cae:	6878      	ldr	r0, [r7, #4]
 8002cb0:	4798      	blx	r3
 8002cb2:	e000      	b.n	8002cb6 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002cb4:	bf00      	nop
    }
  }
}
 8002cb6:	3718      	adds	r7, #24
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd80      	pop	{r7, pc}

08002cbc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b085      	sub	sp, #20
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	60f8      	str	r0, [r7, #12]
 8002cc4:	60b9      	str	r1, [r7, #8]
 8002cc6:	607a      	str	r2, [r7, #4]
 8002cc8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	681a      	ldr	r2, [r3, #0]
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002cd8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	683a      	ldr	r2, [r7, #0]
 8002ce0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	689b      	ldr	r3, [r3, #8]
 8002ce6:	2b40      	cmp	r3, #64	; 0x40
 8002ce8:	d108      	bne.n	8002cfc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	687a      	ldr	r2, [r7, #4]
 8002cf0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	68ba      	ldr	r2, [r7, #8]
 8002cf8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002cfa:	e007      	b.n	8002d0c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	68ba      	ldr	r2, [r7, #8]
 8002d02:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	687a      	ldr	r2, [r7, #4]
 8002d0a:	60da      	str	r2, [r3, #12]
}
 8002d0c:	bf00      	nop
 8002d0e:	3714      	adds	r7, #20
 8002d10:	46bd      	mov	sp, r7
 8002d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d16:	4770      	bx	lr

08002d18 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b085      	sub	sp, #20
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	3b10      	subs	r3, #16
 8002d28:	4a14      	ldr	r2, [pc, #80]	; (8002d7c <DMA_CalcBaseAndBitshift+0x64>)
 8002d2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d2e:	091b      	lsrs	r3, r3, #4
 8002d30:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002d32:	4a13      	ldr	r2, [pc, #76]	; (8002d80 <DMA_CalcBaseAndBitshift+0x68>)
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	4413      	add	r3, r2
 8002d38:	781b      	ldrb	r3, [r3, #0]
 8002d3a:	461a      	mov	r2, r3
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	2b03      	cmp	r3, #3
 8002d44:	d909      	bls.n	8002d5a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002d4e:	f023 0303 	bic.w	r3, r3, #3
 8002d52:	1d1a      	adds	r2, r3, #4
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	659a      	str	r2, [r3, #88]	; 0x58
 8002d58:	e007      	b.n	8002d6a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002d62:	f023 0303 	bic.w	r3, r3, #3
 8002d66:	687a      	ldr	r2, [r7, #4]
 8002d68:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	3714      	adds	r7, #20
 8002d72:	46bd      	mov	sp, r7
 8002d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d78:	4770      	bx	lr
 8002d7a:	bf00      	nop
 8002d7c:	aaaaaaab 	.word	0xaaaaaaab
 8002d80:	0800a5cc 	.word	0x0800a5cc

08002d84 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b085      	sub	sp, #20
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d94:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	699b      	ldr	r3, [r3, #24]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d11f      	bne.n	8002dde <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002d9e:	68bb      	ldr	r3, [r7, #8]
 8002da0:	2b03      	cmp	r3, #3
 8002da2:	d856      	bhi.n	8002e52 <DMA_CheckFifoParam+0xce>
 8002da4:	a201      	add	r2, pc, #4	; (adr r2, 8002dac <DMA_CheckFifoParam+0x28>)
 8002da6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002daa:	bf00      	nop
 8002dac:	08002dbd 	.word	0x08002dbd
 8002db0:	08002dcf 	.word	0x08002dcf
 8002db4:	08002dbd 	.word	0x08002dbd
 8002db8:	08002e53 	.word	0x08002e53
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dc0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d046      	beq.n	8002e56 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002dcc:	e043      	b.n	8002e56 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dd2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002dd6:	d140      	bne.n	8002e5a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ddc:	e03d      	b.n	8002e5a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	699b      	ldr	r3, [r3, #24]
 8002de2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002de6:	d121      	bne.n	8002e2c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002de8:	68bb      	ldr	r3, [r7, #8]
 8002dea:	2b03      	cmp	r3, #3
 8002dec:	d837      	bhi.n	8002e5e <DMA_CheckFifoParam+0xda>
 8002dee:	a201      	add	r2, pc, #4	; (adr r2, 8002df4 <DMA_CheckFifoParam+0x70>)
 8002df0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002df4:	08002e05 	.word	0x08002e05
 8002df8:	08002e0b 	.word	0x08002e0b
 8002dfc:	08002e05 	.word	0x08002e05
 8002e00:	08002e1d 	.word	0x08002e1d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	73fb      	strb	r3, [r7, #15]
      break;
 8002e08:	e030      	b.n	8002e6c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e0e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d025      	beq.n	8002e62 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e1a:	e022      	b.n	8002e62 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e20:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002e24:	d11f      	bne.n	8002e66 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002e2a:	e01c      	b.n	8002e66 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	2b02      	cmp	r3, #2
 8002e30:	d903      	bls.n	8002e3a <DMA_CheckFifoParam+0xb6>
 8002e32:	68bb      	ldr	r3, [r7, #8]
 8002e34:	2b03      	cmp	r3, #3
 8002e36:	d003      	beq.n	8002e40 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002e38:	e018      	b.n	8002e6c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	73fb      	strb	r3, [r7, #15]
      break;
 8002e3e:	e015      	b.n	8002e6c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e44:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d00e      	beq.n	8002e6a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	73fb      	strb	r3, [r7, #15]
      break;
 8002e50:	e00b      	b.n	8002e6a <DMA_CheckFifoParam+0xe6>
      break;
 8002e52:	bf00      	nop
 8002e54:	e00a      	b.n	8002e6c <DMA_CheckFifoParam+0xe8>
      break;
 8002e56:	bf00      	nop
 8002e58:	e008      	b.n	8002e6c <DMA_CheckFifoParam+0xe8>
      break;
 8002e5a:	bf00      	nop
 8002e5c:	e006      	b.n	8002e6c <DMA_CheckFifoParam+0xe8>
      break;
 8002e5e:	bf00      	nop
 8002e60:	e004      	b.n	8002e6c <DMA_CheckFifoParam+0xe8>
      break;
 8002e62:	bf00      	nop
 8002e64:	e002      	b.n	8002e6c <DMA_CheckFifoParam+0xe8>
      break;   
 8002e66:	bf00      	nop
 8002e68:	e000      	b.n	8002e6c <DMA_CheckFifoParam+0xe8>
      break;
 8002e6a:	bf00      	nop
    }
  } 
  
  return status; 
 8002e6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	3714      	adds	r7, #20
 8002e72:	46bd      	mov	sp, r7
 8002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e78:	4770      	bx	lr
 8002e7a:	bf00      	nop

08002e7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b089      	sub	sp, #36	; 0x24
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
 8002e84:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002e86:	2300      	movs	r3, #0
 8002e88:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e92:	2300      	movs	r3, #0
 8002e94:	61fb      	str	r3, [r7, #28]
 8002e96:	e16b      	b.n	8003170 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e98:	2201      	movs	r2, #1
 8002e9a:	69fb      	ldr	r3, [r7, #28]
 8002e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	697a      	ldr	r2, [r7, #20]
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002eac:	693a      	ldr	r2, [r7, #16]
 8002eae:	697b      	ldr	r3, [r7, #20]
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	f040 815a 	bne.w	800316a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	f003 0303 	and.w	r3, r3, #3
 8002ebe:	2b01      	cmp	r3, #1
 8002ec0:	d005      	beq.n	8002ece <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002eca:	2b02      	cmp	r3, #2
 8002ecc:	d130      	bne.n	8002f30 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	689b      	ldr	r3, [r3, #8]
 8002ed2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ed4:	69fb      	ldr	r3, [r7, #28]
 8002ed6:	005b      	lsls	r3, r3, #1
 8002ed8:	2203      	movs	r2, #3
 8002eda:	fa02 f303 	lsl.w	r3, r2, r3
 8002ede:	43db      	mvns	r3, r3
 8002ee0:	69ba      	ldr	r2, [r7, #24]
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	68da      	ldr	r2, [r3, #12]
 8002eea:	69fb      	ldr	r3, [r7, #28]
 8002eec:	005b      	lsls	r3, r3, #1
 8002eee:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef2:	69ba      	ldr	r2, [r7, #24]
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	69ba      	ldr	r2, [r7, #24]
 8002efc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f04:	2201      	movs	r2, #1
 8002f06:	69fb      	ldr	r3, [r7, #28]
 8002f08:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0c:	43db      	mvns	r3, r3
 8002f0e:	69ba      	ldr	r2, [r7, #24]
 8002f10:	4013      	ands	r3, r2
 8002f12:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	091b      	lsrs	r3, r3, #4
 8002f1a:	f003 0201 	and.w	r2, r3, #1
 8002f1e:	69fb      	ldr	r3, [r7, #28]
 8002f20:	fa02 f303 	lsl.w	r3, r2, r3
 8002f24:	69ba      	ldr	r2, [r7, #24]
 8002f26:	4313      	orrs	r3, r2
 8002f28:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	69ba      	ldr	r2, [r7, #24]
 8002f2e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	f003 0303 	and.w	r3, r3, #3
 8002f38:	2b03      	cmp	r3, #3
 8002f3a:	d017      	beq.n	8002f6c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	68db      	ldr	r3, [r3, #12]
 8002f40:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f42:	69fb      	ldr	r3, [r7, #28]
 8002f44:	005b      	lsls	r3, r3, #1
 8002f46:	2203      	movs	r2, #3
 8002f48:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4c:	43db      	mvns	r3, r3
 8002f4e:	69ba      	ldr	r2, [r7, #24]
 8002f50:	4013      	ands	r3, r2
 8002f52:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	689a      	ldr	r2, [r3, #8]
 8002f58:	69fb      	ldr	r3, [r7, #28]
 8002f5a:	005b      	lsls	r3, r3, #1
 8002f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f60:	69ba      	ldr	r2, [r7, #24]
 8002f62:	4313      	orrs	r3, r2
 8002f64:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	69ba      	ldr	r2, [r7, #24]
 8002f6a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	f003 0303 	and.w	r3, r3, #3
 8002f74:	2b02      	cmp	r3, #2
 8002f76:	d123      	bne.n	8002fc0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f78:	69fb      	ldr	r3, [r7, #28]
 8002f7a:	08da      	lsrs	r2, r3, #3
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	3208      	adds	r2, #8
 8002f80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f84:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f86:	69fb      	ldr	r3, [r7, #28]
 8002f88:	f003 0307 	and.w	r3, r3, #7
 8002f8c:	009b      	lsls	r3, r3, #2
 8002f8e:	220f      	movs	r2, #15
 8002f90:	fa02 f303 	lsl.w	r3, r2, r3
 8002f94:	43db      	mvns	r3, r3
 8002f96:	69ba      	ldr	r2, [r7, #24]
 8002f98:	4013      	ands	r3, r2
 8002f9a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	691a      	ldr	r2, [r3, #16]
 8002fa0:	69fb      	ldr	r3, [r7, #28]
 8002fa2:	f003 0307 	and.w	r3, r3, #7
 8002fa6:	009b      	lsls	r3, r3, #2
 8002fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fac:	69ba      	ldr	r2, [r7, #24]
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002fb2:	69fb      	ldr	r3, [r7, #28]
 8002fb4:	08da      	lsrs	r2, r3, #3
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	3208      	adds	r2, #8
 8002fba:	69b9      	ldr	r1, [r7, #24]
 8002fbc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002fc6:	69fb      	ldr	r3, [r7, #28]
 8002fc8:	005b      	lsls	r3, r3, #1
 8002fca:	2203      	movs	r2, #3
 8002fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd0:	43db      	mvns	r3, r3
 8002fd2:	69ba      	ldr	r2, [r7, #24]
 8002fd4:	4013      	ands	r3, r2
 8002fd6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	f003 0203 	and.w	r2, r3, #3
 8002fe0:	69fb      	ldr	r3, [r7, #28]
 8002fe2:	005b      	lsls	r3, r3, #1
 8002fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe8:	69ba      	ldr	r2, [r7, #24]
 8002fea:	4313      	orrs	r3, r2
 8002fec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	69ba      	ldr	r2, [r7, #24]
 8002ff2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	f000 80b4 	beq.w	800316a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003002:	2300      	movs	r3, #0
 8003004:	60fb      	str	r3, [r7, #12]
 8003006:	4b60      	ldr	r3, [pc, #384]	; (8003188 <HAL_GPIO_Init+0x30c>)
 8003008:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800300a:	4a5f      	ldr	r2, [pc, #380]	; (8003188 <HAL_GPIO_Init+0x30c>)
 800300c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003010:	6453      	str	r3, [r2, #68]	; 0x44
 8003012:	4b5d      	ldr	r3, [pc, #372]	; (8003188 <HAL_GPIO_Init+0x30c>)
 8003014:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003016:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800301a:	60fb      	str	r3, [r7, #12]
 800301c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800301e:	4a5b      	ldr	r2, [pc, #364]	; (800318c <HAL_GPIO_Init+0x310>)
 8003020:	69fb      	ldr	r3, [r7, #28]
 8003022:	089b      	lsrs	r3, r3, #2
 8003024:	3302      	adds	r3, #2
 8003026:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800302a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800302c:	69fb      	ldr	r3, [r7, #28]
 800302e:	f003 0303 	and.w	r3, r3, #3
 8003032:	009b      	lsls	r3, r3, #2
 8003034:	220f      	movs	r2, #15
 8003036:	fa02 f303 	lsl.w	r3, r2, r3
 800303a:	43db      	mvns	r3, r3
 800303c:	69ba      	ldr	r2, [r7, #24]
 800303e:	4013      	ands	r3, r2
 8003040:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	4a52      	ldr	r2, [pc, #328]	; (8003190 <HAL_GPIO_Init+0x314>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d02b      	beq.n	80030a2 <HAL_GPIO_Init+0x226>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	4a51      	ldr	r2, [pc, #324]	; (8003194 <HAL_GPIO_Init+0x318>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d025      	beq.n	800309e <HAL_GPIO_Init+0x222>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	4a50      	ldr	r2, [pc, #320]	; (8003198 <HAL_GPIO_Init+0x31c>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d01f      	beq.n	800309a <HAL_GPIO_Init+0x21e>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	4a4f      	ldr	r2, [pc, #316]	; (800319c <HAL_GPIO_Init+0x320>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d019      	beq.n	8003096 <HAL_GPIO_Init+0x21a>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	4a4e      	ldr	r2, [pc, #312]	; (80031a0 <HAL_GPIO_Init+0x324>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d013      	beq.n	8003092 <HAL_GPIO_Init+0x216>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	4a4d      	ldr	r2, [pc, #308]	; (80031a4 <HAL_GPIO_Init+0x328>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d00d      	beq.n	800308e <HAL_GPIO_Init+0x212>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	4a4c      	ldr	r2, [pc, #304]	; (80031a8 <HAL_GPIO_Init+0x32c>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d007      	beq.n	800308a <HAL_GPIO_Init+0x20e>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	4a4b      	ldr	r2, [pc, #300]	; (80031ac <HAL_GPIO_Init+0x330>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d101      	bne.n	8003086 <HAL_GPIO_Init+0x20a>
 8003082:	2307      	movs	r3, #7
 8003084:	e00e      	b.n	80030a4 <HAL_GPIO_Init+0x228>
 8003086:	2308      	movs	r3, #8
 8003088:	e00c      	b.n	80030a4 <HAL_GPIO_Init+0x228>
 800308a:	2306      	movs	r3, #6
 800308c:	e00a      	b.n	80030a4 <HAL_GPIO_Init+0x228>
 800308e:	2305      	movs	r3, #5
 8003090:	e008      	b.n	80030a4 <HAL_GPIO_Init+0x228>
 8003092:	2304      	movs	r3, #4
 8003094:	e006      	b.n	80030a4 <HAL_GPIO_Init+0x228>
 8003096:	2303      	movs	r3, #3
 8003098:	e004      	b.n	80030a4 <HAL_GPIO_Init+0x228>
 800309a:	2302      	movs	r3, #2
 800309c:	e002      	b.n	80030a4 <HAL_GPIO_Init+0x228>
 800309e:	2301      	movs	r3, #1
 80030a0:	e000      	b.n	80030a4 <HAL_GPIO_Init+0x228>
 80030a2:	2300      	movs	r3, #0
 80030a4:	69fa      	ldr	r2, [r7, #28]
 80030a6:	f002 0203 	and.w	r2, r2, #3
 80030aa:	0092      	lsls	r2, r2, #2
 80030ac:	4093      	lsls	r3, r2
 80030ae:	69ba      	ldr	r2, [r7, #24]
 80030b0:	4313      	orrs	r3, r2
 80030b2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80030b4:	4935      	ldr	r1, [pc, #212]	; (800318c <HAL_GPIO_Init+0x310>)
 80030b6:	69fb      	ldr	r3, [r7, #28]
 80030b8:	089b      	lsrs	r3, r3, #2
 80030ba:	3302      	adds	r3, #2
 80030bc:	69ba      	ldr	r2, [r7, #24]
 80030be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80030c2:	4b3b      	ldr	r3, [pc, #236]	; (80031b0 <HAL_GPIO_Init+0x334>)
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030c8:	693b      	ldr	r3, [r7, #16]
 80030ca:	43db      	mvns	r3, r3
 80030cc:	69ba      	ldr	r2, [r7, #24]
 80030ce:	4013      	ands	r3, r2
 80030d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d003      	beq.n	80030e6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80030de:	69ba      	ldr	r2, [r7, #24]
 80030e0:	693b      	ldr	r3, [r7, #16]
 80030e2:	4313      	orrs	r3, r2
 80030e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80030e6:	4a32      	ldr	r2, [pc, #200]	; (80031b0 <HAL_GPIO_Init+0x334>)
 80030e8:	69bb      	ldr	r3, [r7, #24]
 80030ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80030ec:	4b30      	ldr	r3, [pc, #192]	; (80031b0 <HAL_GPIO_Init+0x334>)
 80030ee:	68db      	ldr	r3, [r3, #12]
 80030f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030f2:	693b      	ldr	r3, [r7, #16]
 80030f4:	43db      	mvns	r3, r3
 80030f6:	69ba      	ldr	r2, [r7, #24]
 80030f8:	4013      	ands	r3, r2
 80030fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003104:	2b00      	cmp	r3, #0
 8003106:	d003      	beq.n	8003110 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003108:	69ba      	ldr	r2, [r7, #24]
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	4313      	orrs	r3, r2
 800310e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003110:	4a27      	ldr	r2, [pc, #156]	; (80031b0 <HAL_GPIO_Init+0x334>)
 8003112:	69bb      	ldr	r3, [r7, #24]
 8003114:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003116:	4b26      	ldr	r3, [pc, #152]	; (80031b0 <HAL_GPIO_Init+0x334>)
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800311c:	693b      	ldr	r3, [r7, #16]
 800311e:	43db      	mvns	r3, r3
 8003120:	69ba      	ldr	r2, [r7, #24]
 8003122:	4013      	ands	r3, r2
 8003124:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800312e:	2b00      	cmp	r3, #0
 8003130:	d003      	beq.n	800313a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003132:	69ba      	ldr	r2, [r7, #24]
 8003134:	693b      	ldr	r3, [r7, #16]
 8003136:	4313      	orrs	r3, r2
 8003138:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800313a:	4a1d      	ldr	r2, [pc, #116]	; (80031b0 <HAL_GPIO_Init+0x334>)
 800313c:	69bb      	ldr	r3, [r7, #24]
 800313e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003140:	4b1b      	ldr	r3, [pc, #108]	; (80031b0 <HAL_GPIO_Init+0x334>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	43db      	mvns	r3, r3
 800314a:	69ba      	ldr	r2, [r7, #24]
 800314c:	4013      	ands	r3, r2
 800314e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003158:	2b00      	cmp	r3, #0
 800315a:	d003      	beq.n	8003164 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800315c:	69ba      	ldr	r2, [r7, #24]
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	4313      	orrs	r3, r2
 8003162:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003164:	4a12      	ldr	r2, [pc, #72]	; (80031b0 <HAL_GPIO_Init+0x334>)
 8003166:	69bb      	ldr	r3, [r7, #24]
 8003168:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800316a:	69fb      	ldr	r3, [r7, #28]
 800316c:	3301      	adds	r3, #1
 800316e:	61fb      	str	r3, [r7, #28]
 8003170:	69fb      	ldr	r3, [r7, #28]
 8003172:	2b0f      	cmp	r3, #15
 8003174:	f67f ae90 	bls.w	8002e98 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003178:	bf00      	nop
 800317a:	bf00      	nop
 800317c:	3724      	adds	r7, #36	; 0x24
 800317e:	46bd      	mov	sp, r7
 8003180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003184:	4770      	bx	lr
 8003186:	bf00      	nop
 8003188:	40023800 	.word	0x40023800
 800318c:	40013800 	.word	0x40013800
 8003190:	40020000 	.word	0x40020000
 8003194:	40020400 	.word	0x40020400
 8003198:	40020800 	.word	0x40020800
 800319c:	40020c00 	.word	0x40020c00
 80031a0:	40021000 	.word	0x40021000
 80031a4:	40021400 	.word	0x40021400
 80031a8:	40021800 	.word	0x40021800
 80031ac:	40021c00 	.word	0x40021c00
 80031b0:	40013c00 	.word	0x40013c00

080031b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b083      	sub	sp, #12
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
 80031bc:	460b      	mov	r3, r1
 80031be:	807b      	strh	r3, [r7, #2]
 80031c0:	4613      	mov	r3, r2
 80031c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80031c4:	787b      	ldrb	r3, [r7, #1]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d003      	beq.n	80031d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80031ca:	887a      	ldrh	r2, [r7, #2]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80031d0:	e003      	b.n	80031da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80031d2:	887b      	ldrh	r3, [r7, #2]
 80031d4:	041a      	lsls	r2, r3, #16
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	619a      	str	r2, [r3, #24]
}
 80031da:	bf00      	nop
 80031dc:	370c      	adds	r7, #12
 80031de:	46bd      	mov	sp, r7
 80031e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e4:	4770      	bx	lr
	...

080031e8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b086      	sub	sp, #24
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d101      	bne.n	80031fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	e267      	b.n	80036ca <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f003 0301 	and.w	r3, r3, #1
 8003202:	2b00      	cmp	r3, #0
 8003204:	d075      	beq.n	80032f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003206:	4b88      	ldr	r3, [pc, #544]	; (8003428 <HAL_RCC_OscConfig+0x240>)
 8003208:	689b      	ldr	r3, [r3, #8]
 800320a:	f003 030c 	and.w	r3, r3, #12
 800320e:	2b04      	cmp	r3, #4
 8003210:	d00c      	beq.n	800322c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003212:	4b85      	ldr	r3, [pc, #532]	; (8003428 <HAL_RCC_OscConfig+0x240>)
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800321a:	2b08      	cmp	r3, #8
 800321c:	d112      	bne.n	8003244 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800321e:	4b82      	ldr	r3, [pc, #520]	; (8003428 <HAL_RCC_OscConfig+0x240>)
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003226:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800322a:	d10b      	bne.n	8003244 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800322c:	4b7e      	ldr	r3, [pc, #504]	; (8003428 <HAL_RCC_OscConfig+0x240>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003234:	2b00      	cmp	r3, #0
 8003236:	d05b      	beq.n	80032f0 <HAL_RCC_OscConfig+0x108>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d157      	bne.n	80032f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003240:	2301      	movs	r3, #1
 8003242:	e242      	b.n	80036ca <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800324c:	d106      	bne.n	800325c <HAL_RCC_OscConfig+0x74>
 800324e:	4b76      	ldr	r3, [pc, #472]	; (8003428 <HAL_RCC_OscConfig+0x240>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a75      	ldr	r2, [pc, #468]	; (8003428 <HAL_RCC_OscConfig+0x240>)
 8003254:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003258:	6013      	str	r3, [r2, #0]
 800325a:	e01d      	b.n	8003298 <HAL_RCC_OscConfig+0xb0>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003264:	d10c      	bne.n	8003280 <HAL_RCC_OscConfig+0x98>
 8003266:	4b70      	ldr	r3, [pc, #448]	; (8003428 <HAL_RCC_OscConfig+0x240>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4a6f      	ldr	r2, [pc, #444]	; (8003428 <HAL_RCC_OscConfig+0x240>)
 800326c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003270:	6013      	str	r3, [r2, #0]
 8003272:	4b6d      	ldr	r3, [pc, #436]	; (8003428 <HAL_RCC_OscConfig+0x240>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a6c      	ldr	r2, [pc, #432]	; (8003428 <HAL_RCC_OscConfig+0x240>)
 8003278:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800327c:	6013      	str	r3, [r2, #0]
 800327e:	e00b      	b.n	8003298 <HAL_RCC_OscConfig+0xb0>
 8003280:	4b69      	ldr	r3, [pc, #420]	; (8003428 <HAL_RCC_OscConfig+0x240>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a68      	ldr	r2, [pc, #416]	; (8003428 <HAL_RCC_OscConfig+0x240>)
 8003286:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800328a:	6013      	str	r3, [r2, #0]
 800328c:	4b66      	ldr	r3, [pc, #408]	; (8003428 <HAL_RCC_OscConfig+0x240>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a65      	ldr	r2, [pc, #404]	; (8003428 <HAL_RCC_OscConfig+0x240>)
 8003292:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003296:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d013      	beq.n	80032c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032a0:	f7ff f8a8 	bl	80023f4 <HAL_GetTick>
 80032a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032a6:	e008      	b.n	80032ba <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032a8:	f7ff f8a4 	bl	80023f4 <HAL_GetTick>
 80032ac:	4602      	mov	r2, r0
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	2b64      	cmp	r3, #100	; 0x64
 80032b4:	d901      	bls.n	80032ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80032b6:	2303      	movs	r3, #3
 80032b8:	e207      	b.n	80036ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032ba:	4b5b      	ldr	r3, [pc, #364]	; (8003428 <HAL_RCC_OscConfig+0x240>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d0f0      	beq.n	80032a8 <HAL_RCC_OscConfig+0xc0>
 80032c6:	e014      	b.n	80032f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032c8:	f7ff f894 	bl	80023f4 <HAL_GetTick>
 80032cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032ce:	e008      	b.n	80032e2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032d0:	f7ff f890 	bl	80023f4 <HAL_GetTick>
 80032d4:	4602      	mov	r2, r0
 80032d6:	693b      	ldr	r3, [r7, #16]
 80032d8:	1ad3      	subs	r3, r2, r3
 80032da:	2b64      	cmp	r3, #100	; 0x64
 80032dc:	d901      	bls.n	80032e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80032de:	2303      	movs	r3, #3
 80032e0:	e1f3      	b.n	80036ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032e2:	4b51      	ldr	r3, [pc, #324]	; (8003428 <HAL_RCC_OscConfig+0x240>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d1f0      	bne.n	80032d0 <HAL_RCC_OscConfig+0xe8>
 80032ee:	e000      	b.n	80032f2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 0302 	and.w	r3, r3, #2
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d063      	beq.n	80033c6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80032fe:	4b4a      	ldr	r3, [pc, #296]	; (8003428 <HAL_RCC_OscConfig+0x240>)
 8003300:	689b      	ldr	r3, [r3, #8]
 8003302:	f003 030c 	and.w	r3, r3, #12
 8003306:	2b00      	cmp	r3, #0
 8003308:	d00b      	beq.n	8003322 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800330a:	4b47      	ldr	r3, [pc, #284]	; (8003428 <HAL_RCC_OscConfig+0x240>)
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003312:	2b08      	cmp	r3, #8
 8003314:	d11c      	bne.n	8003350 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003316:	4b44      	ldr	r3, [pc, #272]	; (8003428 <HAL_RCC_OscConfig+0x240>)
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800331e:	2b00      	cmp	r3, #0
 8003320:	d116      	bne.n	8003350 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003322:	4b41      	ldr	r3, [pc, #260]	; (8003428 <HAL_RCC_OscConfig+0x240>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f003 0302 	and.w	r3, r3, #2
 800332a:	2b00      	cmp	r3, #0
 800332c:	d005      	beq.n	800333a <HAL_RCC_OscConfig+0x152>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	68db      	ldr	r3, [r3, #12]
 8003332:	2b01      	cmp	r3, #1
 8003334:	d001      	beq.n	800333a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	e1c7      	b.n	80036ca <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800333a:	4b3b      	ldr	r3, [pc, #236]	; (8003428 <HAL_RCC_OscConfig+0x240>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	691b      	ldr	r3, [r3, #16]
 8003346:	00db      	lsls	r3, r3, #3
 8003348:	4937      	ldr	r1, [pc, #220]	; (8003428 <HAL_RCC_OscConfig+0x240>)
 800334a:	4313      	orrs	r3, r2
 800334c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800334e:	e03a      	b.n	80033c6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	68db      	ldr	r3, [r3, #12]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d020      	beq.n	800339a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003358:	4b34      	ldr	r3, [pc, #208]	; (800342c <HAL_RCC_OscConfig+0x244>)
 800335a:	2201      	movs	r2, #1
 800335c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800335e:	f7ff f849 	bl	80023f4 <HAL_GetTick>
 8003362:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003364:	e008      	b.n	8003378 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003366:	f7ff f845 	bl	80023f4 <HAL_GetTick>
 800336a:	4602      	mov	r2, r0
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	2b02      	cmp	r3, #2
 8003372:	d901      	bls.n	8003378 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003374:	2303      	movs	r3, #3
 8003376:	e1a8      	b.n	80036ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003378:	4b2b      	ldr	r3, [pc, #172]	; (8003428 <HAL_RCC_OscConfig+0x240>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f003 0302 	and.w	r3, r3, #2
 8003380:	2b00      	cmp	r3, #0
 8003382:	d0f0      	beq.n	8003366 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003384:	4b28      	ldr	r3, [pc, #160]	; (8003428 <HAL_RCC_OscConfig+0x240>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	691b      	ldr	r3, [r3, #16]
 8003390:	00db      	lsls	r3, r3, #3
 8003392:	4925      	ldr	r1, [pc, #148]	; (8003428 <HAL_RCC_OscConfig+0x240>)
 8003394:	4313      	orrs	r3, r2
 8003396:	600b      	str	r3, [r1, #0]
 8003398:	e015      	b.n	80033c6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800339a:	4b24      	ldr	r3, [pc, #144]	; (800342c <HAL_RCC_OscConfig+0x244>)
 800339c:	2200      	movs	r2, #0
 800339e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033a0:	f7ff f828 	bl	80023f4 <HAL_GetTick>
 80033a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033a6:	e008      	b.n	80033ba <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80033a8:	f7ff f824 	bl	80023f4 <HAL_GetTick>
 80033ac:	4602      	mov	r2, r0
 80033ae:	693b      	ldr	r3, [r7, #16]
 80033b0:	1ad3      	subs	r3, r2, r3
 80033b2:	2b02      	cmp	r3, #2
 80033b4:	d901      	bls.n	80033ba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80033b6:	2303      	movs	r3, #3
 80033b8:	e187      	b.n	80036ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033ba:	4b1b      	ldr	r3, [pc, #108]	; (8003428 <HAL_RCC_OscConfig+0x240>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f003 0302 	and.w	r3, r3, #2
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d1f0      	bne.n	80033a8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f003 0308 	and.w	r3, r3, #8
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d036      	beq.n	8003440 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	695b      	ldr	r3, [r3, #20]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d016      	beq.n	8003408 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033da:	4b15      	ldr	r3, [pc, #84]	; (8003430 <HAL_RCC_OscConfig+0x248>)
 80033dc:	2201      	movs	r2, #1
 80033de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033e0:	f7ff f808 	bl	80023f4 <HAL_GetTick>
 80033e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033e6:	e008      	b.n	80033fa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80033e8:	f7ff f804 	bl	80023f4 <HAL_GetTick>
 80033ec:	4602      	mov	r2, r0
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d901      	bls.n	80033fa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80033f6:	2303      	movs	r3, #3
 80033f8:	e167      	b.n	80036ca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033fa:	4b0b      	ldr	r3, [pc, #44]	; (8003428 <HAL_RCC_OscConfig+0x240>)
 80033fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033fe:	f003 0302 	and.w	r3, r3, #2
 8003402:	2b00      	cmp	r3, #0
 8003404:	d0f0      	beq.n	80033e8 <HAL_RCC_OscConfig+0x200>
 8003406:	e01b      	b.n	8003440 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003408:	4b09      	ldr	r3, [pc, #36]	; (8003430 <HAL_RCC_OscConfig+0x248>)
 800340a:	2200      	movs	r2, #0
 800340c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800340e:	f7fe fff1 	bl	80023f4 <HAL_GetTick>
 8003412:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003414:	e00e      	b.n	8003434 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003416:	f7fe ffed 	bl	80023f4 <HAL_GetTick>
 800341a:	4602      	mov	r2, r0
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	1ad3      	subs	r3, r2, r3
 8003420:	2b02      	cmp	r3, #2
 8003422:	d907      	bls.n	8003434 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003424:	2303      	movs	r3, #3
 8003426:	e150      	b.n	80036ca <HAL_RCC_OscConfig+0x4e2>
 8003428:	40023800 	.word	0x40023800
 800342c:	42470000 	.word	0x42470000
 8003430:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003434:	4b88      	ldr	r3, [pc, #544]	; (8003658 <HAL_RCC_OscConfig+0x470>)
 8003436:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003438:	f003 0302 	and.w	r3, r3, #2
 800343c:	2b00      	cmp	r3, #0
 800343e:	d1ea      	bne.n	8003416 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f003 0304 	and.w	r3, r3, #4
 8003448:	2b00      	cmp	r3, #0
 800344a:	f000 8097 	beq.w	800357c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800344e:	2300      	movs	r3, #0
 8003450:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003452:	4b81      	ldr	r3, [pc, #516]	; (8003658 <HAL_RCC_OscConfig+0x470>)
 8003454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003456:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800345a:	2b00      	cmp	r3, #0
 800345c:	d10f      	bne.n	800347e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800345e:	2300      	movs	r3, #0
 8003460:	60bb      	str	r3, [r7, #8]
 8003462:	4b7d      	ldr	r3, [pc, #500]	; (8003658 <HAL_RCC_OscConfig+0x470>)
 8003464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003466:	4a7c      	ldr	r2, [pc, #496]	; (8003658 <HAL_RCC_OscConfig+0x470>)
 8003468:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800346c:	6413      	str	r3, [r2, #64]	; 0x40
 800346e:	4b7a      	ldr	r3, [pc, #488]	; (8003658 <HAL_RCC_OscConfig+0x470>)
 8003470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003472:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003476:	60bb      	str	r3, [r7, #8]
 8003478:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800347a:	2301      	movs	r3, #1
 800347c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800347e:	4b77      	ldr	r3, [pc, #476]	; (800365c <HAL_RCC_OscConfig+0x474>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003486:	2b00      	cmp	r3, #0
 8003488:	d118      	bne.n	80034bc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800348a:	4b74      	ldr	r3, [pc, #464]	; (800365c <HAL_RCC_OscConfig+0x474>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a73      	ldr	r2, [pc, #460]	; (800365c <HAL_RCC_OscConfig+0x474>)
 8003490:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003494:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003496:	f7fe ffad 	bl	80023f4 <HAL_GetTick>
 800349a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800349c:	e008      	b.n	80034b0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800349e:	f7fe ffa9 	bl	80023f4 <HAL_GetTick>
 80034a2:	4602      	mov	r2, r0
 80034a4:	693b      	ldr	r3, [r7, #16]
 80034a6:	1ad3      	subs	r3, r2, r3
 80034a8:	2b02      	cmp	r3, #2
 80034aa:	d901      	bls.n	80034b0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80034ac:	2303      	movs	r3, #3
 80034ae:	e10c      	b.n	80036ca <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034b0:	4b6a      	ldr	r3, [pc, #424]	; (800365c <HAL_RCC_OscConfig+0x474>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d0f0      	beq.n	800349e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	2b01      	cmp	r3, #1
 80034c2:	d106      	bne.n	80034d2 <HAL_RCC_OscConfig+0x2ea>
 80034c4:	4b64      	ldr	r3, [pc, #400]	; (8003658 <HAL_RCC_OscConfig+0x470>)
 80034c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034c8:	4a63      	ldr	r2, [pc, #396]	; (8003658 <HAL_RCC_OscConfig+0x470>)
 80034ca:	f043 0301 	orr.w	r3, r3, #1
 80034ce:	6713      	str	r3, [r2, #112]	; 0x70
 80034d0:	e01c      	b.n	800350c <HAL_RCC_OscConfig+0x324>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	2b05      	cmp	r3, #5
 80034d8:	d10c      	bne.n	80034f4 <HAL_RCC_OscConfig+0x30c>
 80034da:	4b5f      	ldr	r3, [pc, #380]	; (8003658 <HAL_RCC_OscConfig+0x470>)
 80034dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034de:	4a5e      	ldr	r2, [pc, #376]	; (8003658 <HAL_RCC_OscConfig+0x470>)
 80034e0:	f043 0304 	orr.w	r3, r3, #4
 80034e4:	6713      	str	r3, [r2, #112]	; 0x70
 80034e6:	4b5c      	ldr	r3, [pc, #368]	; (8003658 <HAL_RCC_OscConfig+0x470>)
 80034e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034ea:	4a5b      	ldr	r2, [pc, #364]	; (8003658 <HAL_RCC_OscConfig+0x470>)
 80034ec:	f043 0301 	orr.w	r3, r3, #1
 80034f0:	6713      	str	r3, [r2, #112]	; 0x70
 80034f2:	e00b      	b.n	800350c <HAL_RCC_OscConfig+0x324>
 80034f4:	4b58      	ldr	r3, [pc, #352]	; (8003658 <HAL_RCC_OscConfig+0x470>)
 80034f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034f8:	4a57      	ldr	r2, [pc, #348]	; (8003658 <HAL_RCC_OscConfig+0x470>)
 80034fa:	f023 0301 	bic.w	r3, r3, #1
 80034fe:	6713      	str	r3, [r2, #112]	; 0x70
 8003500:	4b55      	ldr	r3, [pc, #340]	; (8003658 <HAL_RCC_OscConfig+0x470>)
 8003502:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003504:	4a54      	ldr	r2, [pc, #336]	; (8003658 <HAL_RCC_OscConfig+0x470>)
 8003506:	f023 0304 	bic.w	r3, r3, #4
 800350a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d015      	beq.n	8003540 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003514:	f7fe ff6e 	bl	80023f4 <HAL_GetTick>
 8003518:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800351a:	e00a      	b.n	8003532 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800351c:	f7fe ff6a 	bl	80023f4 <HAL_GetTick>
 8003520:	4602      	mov	r2, r0
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	1ad3      	subs	r3, r2, r3
 8003526:	f241 3288 	movw	r2, #5000	; 0x1388
 800352a:	4293      	cmp	r3, r2
 800352c:	d901      	bls.n	8003532 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800352e:	2303      	movs	r3, #3
 8003530:	e0cb      	b.n	80036ca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003532:	4b49      	ldr	r3, [pc, #292]	; (8003658 <HAL_RCC_OscConfig+0x470>)
 8003534:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003536:	f003 0302 	and.w	r3, r3, #2
 800353a:	2b00      	cmp	r3, #0
 800353c:	d0ee      	beq.n	800351c <HAL_RCC_OscConfig+0x334>
 800353e:	e014      	b.n	800356a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003540:	f7fe ff58 	bl	80023f4 <HAL_GetTick>
 8003544:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003546:	e00a      	b.n	800355e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003548:	f7fe ff54 	bl	80023f4 <HAL_GetTick>
 800354c:	4602      	mov	r2, r0
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	1ad3      	subs	r3, r2, r3
 8003552:	f241 3288 	movw	r2, #5000	; 0x1388
 8003556:	4293      	cmp	r3, r2
 8003558:	d901      	bls.n	800355e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800355a:	2303      	movs	r3, #3
 800355c:	e0b5      	b.n	80036ca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800355e:	4b3e      	ldr	r3, [pc, #248]	; (8003658 <HAL_RCC_OscConfig+0x470>)
 8003560:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003562:	f003 0302 	and.w	r3, r3, #2
 8003566:	2b00      	cmp	r3, #0
 8003568:	d1ee      	bne.n	8003548 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800356a:	7dfb      	ldrb	r3, [r7, #23]
 800356c:	2b01      	cmp	r3, #1
 800356e:	d105      	bne.n	800357c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003570:	4b39      	ldr	r3, [pc, #228]	; (8003658 <HAL_RCC_OscConfig+0x470>)
 8003572:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003574:	4a38      	ldr	r2, [pc, #224]	; (8003658 <HAL_RCC_OscConfig+0x470>)
 8003576:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800357a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	699b      	ldr	r3, [r3, #24]
 8003580:	2b00      	cmp	r3, #0
 8003582:	f000 80a1 	beq.w	80036c8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003586:	4b34      	ldr	r3, [pc, #208]	; (8003658 <HAL_RCC_OscConfig+0x470>)
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	f003 030c 	and.w	r3, r3, #12
 800358e:	2b08      	cmp	r3, #8
 8003590:	d05c      	beq.n	800364c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	699b      	ldr	r3, [r3, #24]
 8003596:	2b02      	cmp	r3, #2
 8003598:	d141      	bne.n	800361e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800359a:	4b31      	ldr	r3, [pc, #196]	; (8003660 <HAL_RCC_OscConfig+0x478>)
 800359c:	2200      	movs	r2, #0
 800359e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035a0:	f7fe ff28 	bl	80023f4 <HAL_GetTick>
 80035a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035a6:	e008      	b.n	80035ba <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035a8:	f7fe ff24 	bl	80023f4 <HAL_GetTick>
 80035ac:	4602      	mov	r2, r0
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	1ad3      	subs	r3, r2, r3
 80035b2:	2b02      	cmp	r3, #2
 80035b4:	d901      	bls.n	80035ba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80035b6:	2303      	movs	r3, #3
 80035b8:	e087      	b.n	80036ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035ba:	4b27      	ldr	r3, [pc, #156]	; (8003658 <HAL_RCC_OscConfig+0x470>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d1f0      	bne.n	80035a8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	69da      	ldr	r2, [r3, #28]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6a1b      	ldr	r3, [r3, #32]
 80035ce:	431a      	orrs	r2, r3
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d4:	019b      	lsls	r3, r3, #6
 80035d6:	431a      	orrs	r2, r3
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035dc:	085b      	lsrs	r3, r3, #1
 80035de:	3b01      	subs	r3, #1
 80035e0:	041b      	lsls	r3, r3, #16
 80035e2:	431a      	orrs	r2, r3
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035e8:	061b      	lsls	r3, r3, #24
 80035ea:	491b      	ldr	r1, [pc, #108]	; (8003658 <HAL_RCC_OscConfig+0x470>)
 80035ec:	4313      	orrs	r3, r2
 80035ee:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035f0:	4b1b      	ldr	r3, [pc, #108]	; (8003660 <HAL_RCC_OscConfig+0x478>)
 80035f2:	2201      	movs	r2, #1
 80035f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035f6:	f7fe fefd 	bl	80023f4 <HAL_GetTick>
 80035fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035fc:	e008      	b.n	8003610 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035fe:	f7fe fef9 	bl	80023f4 <HAL_GetTick>
 8003602:	4602      	mov	r2, r0
 8003604:	693b      	ldr	r3, [r7, #16]
 8003606:	1ad3      	subs	r3, r2, r3
 8003608:	2b02      	cmp	r3, #2
 800360a:	d901      	bls.n	8003610 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800360c:	2303      	movs	r3, #3
 800360e:	e05c      	b.n	80036ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003610:	4b11      	ldr	r3, [pc, #68]	; (8003658 <HAL_RCC_OscConfig+0x470>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003618:	2b00      	cmp	r3, #0
 800361a:	d0f0      	beq.n	80035fe <HAL_RCC_OscConfig+0x416>
 800361c:	e054      	b.n	80036c8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800361e:	4b10      	ldr	r3, [pc, #64]	; (8003660 <HAL_RCC_OscConfig+0x478>)
 8003620:	2200      	movs	r2, #0
 8003622:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003624:	f7fe fee6 	bl	80023f4 <HAL_GetTick>
 8003628:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800362a:	e008      	b.n	800363e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800362c:	f7fe fee2 	bl	80023f4 <HAL_GetTick>
 8003630:	4602      	mov	r2, r0
 8003632:	693b      	ldr	r3, [r7, #16]
 8003634:	1ad3      	subs	r3, r2, r3
 8003636:	2b02      	cmp	r3, #2
 8003638:	d901      	bls.n	800363e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800363a:	2303      	movs	r3, #3
 800363c:	e045      	b.n	80036ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800363e:	4b06      	ldr	r3, [pc, #24]	; (8003658 <HAL_RCC_OscConfig+0x470>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003646:	2b00      	cmp	r3, #0
 8003648:	d1f0      	bne.n	800362c <HAL_RCC_OscConfig+0x444>
 800364a:	e03d      	b.n	80036c8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	699b      	ldr	r3, [r3, #24]
 8003650:	2b01      	cmp	r3, #1
 8003652:	d107      	bne.n	8003664 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003654:	2301      	movs	r3, #1
 8003656:	e038      	b.n	80036ca <HAL_RCC_OscConfig+0x4e2>
 8003658:	40023800 	.word	0x40023800
 800365c:	40007000 	.word	0x40007000
 8003660:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003664:	4b1b      	ldr	r3, [pc, #108]	; (80036d4 <HAL_RCC_OscConfig+0x4ec>)
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	699b      	ldr	r3, [r3, #24]
 800366e:	2b01      	cmp	r3, #1
 8003670:	d028      	beq.n	80036c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800367c:	429a      	cmp	r2, r3
 800367e:	d121      	bne.n	80036c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800368a:	429a      	cmp	r2, r3
 800368c:	d11a      	bne.n	80036c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800368e:	68fa      	ldr	r2, [r7, #12]
 8003690:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003694:	4013      	ands	r3, r2
 8003696:	687a      	ldr	r2, [r7, #4]
 8003698:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800369a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800369c:	4293      	cmp	r3, r2
 800369e:	d111      	bne.n	80036c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036aa:	085b      	lsrs	r3, r3, #1
 80036ac:	3b01      	subs	r3, #1
 80036ae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80036b0:	429a      	cmp	r2, r3
 80036b2:	d107      	bne.n	80036c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036be:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d001      	beq.n	80036c8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	e000      	b.n	80036ca <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80036c8:	2300      	movs	r3, #0
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	3718      	adds	r7, #24
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}
 80036d2:	bf00      	nop
 80036d4:	40023800 	.word	0x40023800

080036d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b084      	sub	sp, #16
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
 80036e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d101      	bne.n	80036ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	e0cc      	b.n	8003886 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80036ec:	4b68      	ldr	r3, [pc, #416]	; (8003890 <HAL_RCC_ClockConfig+0x1b8>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 0307 	and.w	r3, r3, #7
 80036f4:	683a      	ldr	r2, [r7, #0]
 80036f6:	429a      	cmp	r2, r3
 80036f8:	d90c      	bls.n	8003714 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036fa:	4b65      	ldr	r3, [pc, #404]	; (8003890 <HAL_RCC_ClockConfig+0x1b8>)
 80036fc:	683a      	ldr	r2, [r7, #0]
 80036fe:	b2d2      	uxtb	r2, r2
 8003700:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003702:	4b63      	ldr	r3, [pc, #396]	; (8003890 <HAL_RCC_ClockConfig+0x1b8>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f003 0307 	and.w	r3, r3, #7
 800370a:	683a      	ldr	r2, [r7, #0]
 800370c:	429a      	cmp	r2, r3
 800370e:	d001      	beq.n	8003714 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	e0b8      	b.n	8003886 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f003 0302 	and.w	r3, r3, #2
 800371c:	2b00      	cmp	r3, #0
 800371e:	d020      	beq.n	8003762 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 0304 	and.w	r3, r3, #4
 8003728:	2b00      	cmp	r3, #0
 800372a:	d005      	beq.n	8003738 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800372c:	4b59      	ldr	r3, [pc, #356]	; (8003894 <HAL_RCC_ClockConfig+0x1bc>)
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	4a58      	ldr	r2, [pc, #352]	; (8003894 <HAL_RCC_ClockConfig+0x1bc>)
 8003732:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003736:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f003 0308 	and.w	r3, r3, #8
 8003740:	2b00      	cmp	r3, #0
 8003742:	d005      	beq.n	8003750 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003744:	4b53      	ldr	r3, [pc, #332]	; (8003894 <HAL_RCC_ClockConfig+0x1bc>)
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	4a52      	ldr	r2, [pc, #328]	; (8003894 <HAL_RCC_ClockConfig+0x1bc>)
 800374a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800374e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003750:	4b50      	ldr	r3, [pc, #320]	; (8003894 <HAL_RCC_ClockConfig+0x1bc>)
 8003752:	689b      	ldr	r3, [r3, #8]
 8003754:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	689b      	ldr	r3, [r3, #8]
 800375c:	494d      	ldr	r1, [pc, #308]	; (8003894 <HAL_RCC_ClockConfig+0x1bc>)
 800375e:	4313      	orrs	r3, r2
 8003760:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 0301 	and.w	r3, r3, #1
 800376a:	2b00      	cmp	r3, #0
 800376c:	d044      	beq.n	80037f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	2b01      	cmp	r3, #1
 8003774:	d107      	bne.n	8003786 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003776:	4b47      	ldr	r3, [pc, #284]	; (8003894 <HAL_RCC_ClockConfig+0x1bc>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800377e:	2b00      	cmp	r3, #0
 8003780:	d119      	bne.n	80037b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	e07f      	b.n	8003886 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	2b02      	cmp	r3, #2
 800378c:	d003      	beq.n	8003796 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003792:	2b03      	cmp	r3, #3
 8003794:	d107      	bne.n	80037a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003796:	4b3f      	ldr	r3, [pc, #252]	; (8003894 <HAL_RCC_ClockConfig+0x1bc>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d109      	bne.n	80037b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e06f      	b.n	8003886 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037a6:	4b3b      	ldr	r3, [pc, #236]	; (8003894 <HAL_RCC_ClockConfig+0x1bc>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f003 0302 	and.w	r3, r3, #2
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d101      	bne.n	80037b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	e067      	b.n	8003886 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80037b6:	4b37      	ldr	r3, [pc, #220]	; (8003894 <HAL_RCC_ClockConfig+0x1bc>)
 80037b8:	689b      	ldr	r3, [r3, #8]
 80037ba:	f023 0203 	bic.w	r2, r3, #3
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	4934      	ldr	r1, [pc, #208]	; (8003894 <HAL_RCC_ClockConfig+0x1bc>)
 80037c4:	4313      	orrs	r3, r2
 80037c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80037c8:	f7fe fe14 	bl	80023f4 <HAL_GetTick>
 80037cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037ce:	e00a      	b.n	80037e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037d0:	f7fe fe10 	bl	80023f4 <HAL_GetTick>
 80037d4:	4602      	mov	r2, r0
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	1ad3      	subs	r3, r2, r3
 80037da:	f241 3288 	movw	r2, #5000	; 0x1388
 80037de:	4293      	cmp	r3, r2
 80037e0:	d901      	bls.n	80037e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80037e2:	2303      	movs	r3, #3
 80037e4:	e04f      	b.n	8003886 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037e6:	4b2b      	ldr	r3, [pc, #172]	; (8003894 <HAL_RCC_ClockConfig+0x1bc>)
 80037e8:	689b      	ldr	r3, [r3, #8]
 80037ea:	f003 020c 	and.w	r2, r3, #12
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	009b      	lsls	r3, r3, #2
 80037f4:	429a      	cmp	r2, r3
 80037f6:	d1eb      	bne.n	80037d0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80037f8:	4b25      	ldr	r3, [pc, #148]	; (8003890 <HAL_RCC_ClockConfig+0x1b8>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f003 0307 	and.w	r3, r3, #7
 8003800:	683a      	ldr	r2, [r7, #0]
 8003802:	429a      	cmp	r2, r3
 8003804:	d20c      	bcs.n	8003820 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003806:	4b22      	ldr	r3, [pc, #136]	; (8003890 <HAL_RCC_ClockConfig+0x1b8>)
 8003808:	683a      	ldr	r2, [r7, #0]
 800380a:	b2d2      	uxtb	r2, r2
 800380c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800380e:	4b20      	ldr	r3, [pc, #128]	; (8003890 <HAL_RCC_ClockConfig+0x1b8>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f003 0307 	and.w	r3, r3, #7
 8003816:	683a      	ldr	r2, [r7, #0]
 8003818:	429a      	cmp	r2, r3
 800381a:	d001      	beq.n	8003820 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800381c:	2301      	movs	r3, #1
 800381e:	e032      	b.n	8003886 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f003 0304 	and.w	r3, r3, #4
 8003828:	2b00      	cmp	r3, #0
 800382a:	d008      	beq.n	800383e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800382c:	4b19      	ldr	r3, [pc, #100]	; (8003894 <HAL_RCC_ClockConfig+0x1bc>)
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	68db      	ldr	r3, [r3, #12]
 8003838:	4916      	ldr	r1, [pc, #88]	; (8003894 <HAL_RCC_ClockConfig+0x1bc>)
 800383a:	4313      	orrs	r3, r2
 800383c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f003 0308 	and.w	r3, r3, #8
 8003846:	2b00      	cmp	r3, #0
 8003848:	d009      	beq.n	800385e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800384a:	4b12      	ldr	r3, [pc, #72]	; (8003894 <HAL_RCC_ClockConfig+0x1bc>)
 800384c:	689b      	ldr	r3, [r3, #8]
 800384e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	691b      	ldr	r3, [r3, #16]
 8003856:	00db      	lsls	r3, r3, #3
 8003858:	490e      	ldr	r1, [pc, #56]	; (8003894 <HAL_RCC_ClockConfig+0x1bc>)
 800385a:	4313      	orrs	r3, r2
 800385c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800385e:	f000 f821 	bl	80038a4 <HAL_RCC_GetSysClockFreq>
 8003862:	4602      	mov	r2, r0
 8003864:	4b0b      	ldr	r3, [pc, #44]	; (8003894 <HAL_RCC_ClockConfig+0x1bc>)
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	091b      	lsrs	r3, r3, #4
 800386a:	f003 030f 	and.w	r3, r3, #15
 800386e:	490a      	ldr	r1, [pc, #40]	; (8003898 <HAL_RCC_ClockConfig+0x1c0>)
 8003870:	5ccb      	ldrb	r3, [r1, r3]
 8003872:	fa22 f303 	lsr.w	r3, r2, r3
 8003876:	4a09      	ldr	r2, [pc, #36]	; (800389c <HAL_RCC_ClockConfig+0x1c4>)
 8003878:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800387a:	4b09      	ldr	r3, [pc, #36]	; (80038a0 <HAL_RCC_ClockConfig+0x1c8>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4618      	mov	r0, r3
 8003880:	f7fe fd74 	bl	800236c <HAL_InitTick>

  return HAL_OK;
 8003884:	2300      	movs	r3, #0
}
 8003886:	4618      	mov	r0, r3
 8003888:	3710      	adds	r7, #16
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}
 800388e:	bf00      	nop
 8003890:	40023c00 	.word	0x40023c00
 8003894:	40023800 	.word	0x40023800
 8003898:	0800a5b4 	.word	0x0800a5b4
 800389c:	20000000 	.word	0x20000000
 80038a0:	20000004 	.word	0x20000004

080038a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80038a8:	b094      	sub	sp, #80	; 0x50
 80038aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80038ac:	2300      	movs	r3, #0
 80038ae:	647b      	str	r3, [r7, #68]	; 0x44
 80038b0:	2300      	movs	r3, #0
 80038b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80038b4:	2300      	movs	r3, #0
 80038b6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80038b8:	2300      	movs	r3, #0
 80038ba:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80038bc:	4b79      	ldr	r3, [pc, #484]	; (8003aa4 <HAL_RCC_GetSysClockFreq+0x200>)
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	f003 030c 	and.w	r3, r3, #12
 80038c4:	2b08      	cmp	r3, #8
 80038c6:	d00d      	beq.n	80038e4 <HAL_RCC_GetSysClockFreq+0x40>
 80038c8:	2b08      	cmp	r3, #8
 80038ca:	f200 80e1 	bhi.w	8003a90 <HAL_RCC_GetSysClockFreq+0x1ec>
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d002      	beq.n	80038d8 <HAL_RCC_GetSysClockFreq+0x34>
 80038d2:	2b04      	cmp	r3, #4
 80038d4:	d003      	beq.n	80038de <HAL_RCC_GetSysClockFreq+0x3a>
 80038d6:	e0db      	b.n	8003a90 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80038d8:	4b73      	ldr	r3, [pc, #460]	; (8003aa8 <HAL_RCC_GetSysClockFreq+0x204>)
 80038da:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80038dc:	e0db      	b.n	8003a96 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80038de:	4b73      	ldr	r3, [pc, #460]	; (8003aac <HAL_RCC_GetSysClockFreq+0x208>)
 80038e0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80038e2:	e0d8      	b.n	8003a96 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80038e4:	4b6f      	ldr	r3, [pc, #444]	; (8003aa4 <HAL_RCC_GetSysClockFreq+0x200>)
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80038ec:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80038ee:	4b6d      	ldr	r3, [pc, #436]	; (8003aa4 <HAL_RCC_GetSysClockFreq+0x200>)
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d063      	beq.n	80039c2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038fa:	4b6a      	ldr	r3, [pc, #424]	; (8003aa4 <HAL_RCC_GetSysClockFreq+0x200>)
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	099b      	lsrs	r3, r3, #6
 8003900:	2200      	movs	r2, #0
 8003902:	63bb      	str	r3, [r7, #56]	; 0x38
 8003904:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003906:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003908:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800390c:	633b      	str	r3, [r7, #48]	; 0x30
 800390e:	2300      	movs	r3, #0
 8003910:	637b      	str	r3, [r7, #52]	; 0x34
 8003912:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003916:	4622      	mov	r2, r4
 8003918:	462b      	mov	r3, r5
 800391a:	f04f 0000 	mov.w	r0, #0
 800391e:	f04f 0100 	mov.w	r1, #0
 8003922:	0159      	lsls	r1, r3, #5
 8003924:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003928:	0150      	lsls	r0, r2, #5
 800392a:	4602      	mov	r2, r0
 800392c:	460b      	mov	r3, r1
 800392e:	4621      	mov	r1, r4
 8003930:	1a51      	subs	r1, r2, r1
 8003932:	6139      	str	r1, [r7, #16]
 8003934:	4629      	mov	r1, r5
 8003936:	eb63 0301 	sbc.w	r3, r3, r1
 800393a:	617b      	str	r3, [r7, #20]
 800393c:	f04f 0200 	mov.w	r2, #0
 8003940:	f04f 0300 	mov.w	r3, #0
 8003944:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003948:	4659      	mov	r1, fp
 800394a:	018b      	lsls	r3, r1, #6
 800394c:	4651      	mov	r1, sl
 800394e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003952:	4651      	mov	r1, sl
 8003954:	018a      	lsls	r2, r1, #6
 8003956:	4651      	mov	r1, sl
 8003958:	ebb2 0801 	subs.w	r8, r2, r1
 800395c:	4659      	mov	r1, fp
 800395e:	eb63 0901 	sbc.w	r9, r3, r1
 8003962:	f04f 0200 	mov.w	r2, #0
 8003966:	f04f 0300 	mov.w	r3, #0
 800396a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800396e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003972:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003976:	4690      	mov	r8, r2
 8003978:	4699      	mov	r9, r3
 800397a:	4623      	mov	r3, r4
 800397c:	eb18 0303 	adds.w	r3, r8, r3
 8003980:	60bb      	str	r3, [r7, #8]
 8003982:	462b      	mov	r3, r5
 8003984:	eb49 0303 	adc.w	r3, r9, r3
 8003988:	60fb      	str	r3, [r7, #12]
 800398a:	f04f 0200 	mov.w	r2, #0
 800398e:	f04f 0300 	mov.w	r3, #0
 8003992:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003996:	4629      	mov	r1, r5
 8003998:	024b      	lsls	r3, r1, #9
 800399a:	4621      	mov	r1, r4
 800399c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80039a0:	4621      	mov	r1, r4
 80039a2:	024a      	lsls	r2, r1, #9
 80039a4:	4610      	mov	r0, r2
 80039a6:	4619      	mov	r1, r3
 80039a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80039aa:	2200      	movs	r2, #0
 80039ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80039ae:	62fa      	str	r2, [r7, #44]	; 0x2c
 80039b0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80039b4:	f7fc fe80 	bl	80006b8 <__aeabi_uldivmod>
 80039b8:	4602      	mov	r2, r0
 80039ba:	460b      	mov	r3, r1
 80039bc:	4613      	mov	r3, r2
 80039be:	64fb      	str	r3, [r7, #76]	; 0x4c
 80039c0:	e058      	b.n	8003a74 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039c2:	4b38      	ldr	r3, [pc, #224]	; (8003aa4 <HAL_RCC_GetSysClockFreq+0x200>)
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	099b      	lsrs	r3, r3, #6
 80039c8:	2200      	movs	r2, #0
 80039ca:	4618      	mov	r0, r3
 80039cc:	4611      	mov	r1, r2
 80039ce:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80039d2:	623b      	str	r3, [r7, #32]
 80039d4:	2300      	movs	r3, #0
 80039d6:	627b      	str	r3, [r7, #36]	; 0x24
 80039d8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80039dc:	4642      	mov	r2, r8
 80039de:	464b      	mov	r3, r9
 80039e0:	f04f 0000 	mov.w	r0, #0
 80039e4:	f04f 0100 	mov.w	r1, #0
 80039e8:	0159      	lsls	r1, r3, #5
 80039ea:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80039ee:	0150      	lsls	r0, r2, #5
 80039f0:	4602      	mov	r2, r0
 80039f2:	460b      	mov	r3, r1
 80039f4:	4641      	mov	r1, r8
 80039f6:	ebb2 0a01 	subs.w	sl, r2, r1
 80039fa:	4649      	mov	r1, r9
 80039fc:	eb63 0b01 	sbc.w	fp, r3, r1
 8003a00:	f04f 0200 	mov.w	r2, #0
 8003a04:	f04f 0300 	mov.w	r3, #0
 8003a08:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003a0c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003a10:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003a14:	ebb2 040a 	subs.w	r4, r2, sl
 8003a18:	eb63 050b 	sbc.w	r5, r3, fp
 8003a1c:	f04f 0200 	mov.w	r2, #0
 8003a20:	f04f 0300 	mov.w	r3, #0
 8003a24:	00eb      	lsls	r3, r5, #3
 8003a26:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a2a:	00e2      	lsls	r2, r4, #3
 8003a2c:	4614      	mov	r4, r2
 8003a2e:	461d      	mov	r5, r3
 8003a30:	4643      	mov	r3, r8
 8003a32:	18e3      	adds	r3, r4, r3
 8003a34:	603b      	str	r3, [r7, #0]
 8003a36:	464b      	mov	r3, r9
 8003a38:	eb45 0303 	adc.w	r3, r5, r3
 8003a3c:	607b      	str	r3, [r7, #4]
 8003a3e:	f04f 0200 	mov.w	r2, #0
 8003a42:	f04f 0300 	mov.w	r3, #0
 8003a46:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003a4a:	4629      	mov	r1, r5
 8003a4c:	028b      	lsls	r3, r1, #10
 8003a4e:	4621      	mov	r1, r4
 8003a50:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003a54:	4621      	mov	r1, r4
 8003a56:	028a      	lsls	r2, r1, #10
 8003a58:	4610      	mov	r0, r2
 8003a5a:	4619      	mov	r1, r3
 8003a5c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a5e:	2200      	movs	r2, #0
 8003a60:	61bb      	str	r3, [r7, #24]
 8003a62:	61fa      	str	r2, [r7, #28]
 8003a64:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003a68:	f7fc fe26 	bl	80006b8 <__aeabi_uldivmod>
 8003a6c:	4602      	mov	r2, r0
 8003a6e:	460b      	mov	r3, r1
 8003a70:	4613      	mov	r3, r2
 8003a72:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003a74:	4b0b      	ldr	r3, [pc, #44]	; (8003aa4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	0c1b      	lsrs	r3, r3, #16
 8003a7a:	f003 0303 	and.w	r3, r3, #3
 8003a7e:	3301      	adds	r3, #1
 8003a80:	005b      	lsls	r3, r3, #1
 8003a82:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003a84:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003a86:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a88:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a8c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003a8e:	e002      	b.n	8003a96 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003a90:	4b05      	ldr	r3, [pc, #20]	; (8003aa8 <HAL_RCC_GetSysClockFreq+0x204>)
 8003a92:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003a94:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	3750      	adds	r7, #80	; 0x50
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003aa2:	bf00      	nop
 8003aa4:	40023800 	.word	0x40023800
 8003aa8:	00f42400 	.word	0x00f42400
 8003aac:	007a1200 	.word	0x007a1200

08003ab0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ab4:	4b03      	ldr	r3, [pc, #12]	; (8003ac4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	46bd      	mov	sp, r7
 8003abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac0:	4770      	bx	lr
 8003ac2:	bf00      	nop
 8003ac4:	20000000 	.word	0x20000000

08003ac8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003acc:	f7ff fff0 	bl	8003ab0 <HAL_RCC_GetHCLKFreq>
 8003ad0:	4602      	mov	r2, r0
 8003ad2:	4b05      	ldr	r3, [pc, #20]	; (8003ae8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	0a9b      	lsrs	r3, r3, #10
 8003ad8:	f003 0307 	and.w	r3, r3, #7
 8003adc:	4903      	ldr	r1, [pc, #12]	; (8003aec <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ade:	5ccb      	ldrb	r3, [r1, r3]
 8003ae0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	bd80      	pop	{r7, pc}
 8003ae8:	40023800 	.word	0x40023800
 8003aec:	0800a5c4 	.word	0x0800a5c4

08003af0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003af4:	f7ff ffdc 	bl	8003ab0 <HAL_RCC_GetHCLKFreq>
 8003af8:	4602      	mov	r2, r0
 8003afa:	4b05      	ldr	r3, [pc, #20]	; (8003b10 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003afc:	689b      	ldr	r3, [r3, #8]
 8003afe:	0b5b      	lsrs	r3, r3, #13
 8003b00:	f003 0307 	and.w	r3, r3, #7
 8003b04:	4903      	ldr	r1, [pc, #12]	; (8003b14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b06:	5ccb      	ldrb	r3, [r1, r3]
 8003b08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	bd80      	pop	{r7, pc}
 8003b10:	40023800 	.word	0x40023800
 8003b14:	0800a5c4 	.word	0x0800a5c4

08003b18 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b082      	sub	sp, #8
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d101      	bne.n	8003b2a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003b26:	2301      	movs	r3, #1
 8003b28:	e07b      	b.n	8003c22 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d108      	bne.n	8003b44 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003b3a:	d009      	beq.n	8003b50 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	61da      	str	r2, [r3, #28]
 8003b42:	e005      	b.n	8003b50 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2200      	movs	r2, #0
 8003b48:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2200      	movs	r2, #0
 8003b54:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b5c:	b2db      	uxtb	r3, r3
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d106      	bne.n	8003b70 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2200      	movs	r2, #0
 8003b66:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003b6a:	6878      	ldr	r0, [r7, #4]
 8003b6c:	f7fd fefa 	bl	8001964 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2202      	movs	r2, #2
 8003b74:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	681a      	ldr	r2, [r3, #0]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b86:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	689b      	ldr	r3, [r3, #8]
 8003b94:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003b98:	431a      	orrs	r2, r3
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	68db      	ldr	r3, [r3, #12]
 8003b9e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003ba2:	431a      	orrs	r2, r3
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	691b      	ldr	r3, [r3, #16]
 8003ba8:	f003 0302 	and.w	r3, r3, #2
 8003bac:	431a      	orrs	r2, r3
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	695b      	ldr	r3, [r3, #20]
 8003bb2:	f003 0301 	and.w	r3, r3, #1
 8003bb6:	431a      	orrs	r2, r3
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	699b      	ldr	r3, [r3, #24]
 8003bbc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003bc0:	431a      	orrs	r2, r3
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	69db      	ldr	r3, [r3, #28]
 8003bc6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003bca:	431a      	orrs	r2, r3
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6a1b      	ldr	r3, [r3, #32]
 8003bd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bd4:	ea42 0103 	orr.w	r1, r2, r3
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bdc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	430a      	orrs	r2, r1
 8003be6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	699b      	ldr	r3, [r3, #24]
 8003bec:	0c1b      	lsrs	r3, r3, #16
 8003bee:	f003 0104 	and.w	r1, r3, #4
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf6:	f003 0210 	and.w	r2, r3, #16
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	430a      	orrs	r2, r1
 8003c00:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	69da      	ldr	r2, [r3, #28]
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c10:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2200      	movs	r2, #0
 8003c16:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2201      	movs	r2, #1
 8003c1c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003c20:	2300      	movs	r3, #0
}
 8003c22:	4618      	mov	r0, r3
 8003c24:	3708      	adds	r7, #8
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}

08003c2a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003c2a:	b580      	push	{r7, lr}
 8003c2c:	b08c      	sub	sp, #48	; 0x30
 8003c2e:	af00      	add	r7, sp, #0
 8003c30:	60f8      	str	r0, [r7, #12]
 8003c32:	60b9      	str	r1, [r7, #8]
 8003c34:	607a      	str	r2, [r7, #4]
 8003c36:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003c48:	2b01      	cmp	r3, #1
 8003c4a:	d101      	bne.n	8003c50 <HAL_SPI_TransmitReceive+0x26>
 8003c4c:	2302      	movs	r3, #2
 8003c4e:	e18a      	b.n	8003f66 <HAL_SPI_TransmitReceive+0x33c>
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	2201      	movs	r2, #1
 8003c54:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003c58:	f7fe fbcc 	bl	80023f4 <HAL_GetTick>
 8003c5c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003c64:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003c6e:	887b      	ldrh	r3, [r7, #2]
 8003c70:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003c72:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003c76:	2b01      	cmp	r3, #1
 8003c78:	d00f      	beq.n	8003c9a <HAL_SPI_TransmitReceive+0x70>
 8003c7a:	69fb      	ldr	r3, [r7, #28]
 8003c7c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003c80:	d107      	bne.n	8003c92 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	689b      	ldr	r3, [r3, #8]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d103      	bne.n	8003c92 <HAL_SPI_TransmitReceive+0x68>
 8003c8a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003c8e:	2b04      	cmp	r3, #4
 8003c90:	d003      	beq.n	8003c9a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003c92:	2302      	movs	r3, #2
 8003c94:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003c98:	e15b      	b.n	8003f52 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003c9a:	68bb      	ldr	r3, [r7, #8]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d005      	beq.n	8003cac <HAL_SPI_TransmitReceive+0x82>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d002      	beq.n	8003cac <HAL_SPI_TransmitReceive+0x82>
 8003ca6:	887b      	ldrh	r3, [r7, #2]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d103      	bne.n	8003cb4 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003cac:	2301      	movs	r3, #1
 8003cae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003cb2:	e14e      	b.n	8003f52 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003cba:	b2db      	uxtb	r3, r3
 8003cbc:	2b04      	cmp	r3, #4
 8003cbe:	d003      	beq.n	8003cc8 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	2205      	movs	r2, #5
 8003cc4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	687a      	ldr	r2, [r7, #4]
 8003cd2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	887a      	ldrh	r2, [r7, #2]
 8003cd8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	887a      	ldrh	r2, [r7, #2]
 8003cde:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	68ba      	ldr	r2, [r7, #8]
 8003ce4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	887a      	ldrh	r2, [r7, #2]
 8003cea:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	887a      	ldrh	r2, [r7, #2]
 8003cf0:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d08:	2b40      	cmp	r3, #64	; 0x40
 8003d0a:	d007      	beq.n	8003d1c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003d1a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	68db      	ldr	r3, [r3, #12]
 8003d20:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d24:	d178      	bne.n	8003e18 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d002      	beq.n	8003d34 <HAL_SPI_TransmitReceive+0x10a>
 8003d2e:	8b7b      	ldrh	r3, [r7, #26]
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	d166      	bne.n	8003e02 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d38:	881a      	ldrh	r2, [r3, #0]
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d44:	1c9a      	adds	r2, r3, #2
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d4e:	b29b      	uxth	r3, r3
 8003d50:	3b01      	subs	r3, #1
 8003d52:	b29a      	uxth	r2, r3
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003d58:	e053      	b.n	8003e02 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	689b      	ldr	r3, [r3, #8]
 8003d60:	f003 0302 	and.w	r3, r3, #2
 8003d64:	2b02      	cmp	r3, #2
 8003d66:	d11b      	bne.n	8003da0 <HAL_SPI_TransmitReceive+0x176>
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d6c:	b29b      	uxth	r3, r3
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d016      	beq.n	8003da0 <HAL_SPI_TransmitReceive+0x176>
 8003d72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d74:	2b01      	cmp	r3, #1
 8003d76:	d113      	bne.n	8003da0 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d7c:	881a      	ldrh	r2, [r3, #0]
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d88:	1c9a      	adds	r2, r3, #2
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d92:	b29b      	uxth	r3, r3
 8003d94:	3b01      	subs	r3, #1
 8003d96:	b29a      	uxth	r2, r3
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	689b      	ldr	r3, [r3, #8]
 8003da6:	f003 0301 	and.w	r3, r3, #1
 8003daa:	2b01      	cmp	r3, #1
 8003dac:	d119      	bne.n	8003de2 <HAL_SPI_TransmitReceive+0x1b8>
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003db2:	b29b      	uxth	r3, r3
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d014      	beq.n	8003de2 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	68da      	ldr	r2, [r3, #12]
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dc2:	b292      	uxth	r2, r2
 8003dc4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dca:	1c9a      	adds	r2, r3, #2
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003dd4:	b29b      	uxth	r3, r3
 8003dd6:	3b01      	subs	r3, #1
 8003dd8:	b29a      	uxth	r2, r3
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003dde:	2301      	movs	r3, #1
 8003de0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003de2:	f7fe fb07 	bl	80023f4 <HAL_GetTick>
 8003de6:	4602      	mov	r2, r0
 8003de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dea:	1ad3      	subs	r3, r2, r3
 8003dec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003dee:	429a      	cmp	r2, r3
 8003df0:	d807      	bhi.n	8003e02 <HAL_SPI_TransmitReceive+0x1d8>
 8003df2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003df4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003df8:	d003      	beq.n	8003e02 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8003dfa:	2303      	movs	r3, #3
 8003dfc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003e00:	e0a7      	b.n	8003f52 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e06:	b29b      	uxth	r3, r3
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d1a6      	bne.n	8003d5a <HAL_SPI_TransmitReceive+0x130>
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e10:	b29b      	uxth	r3, r3
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d1a1      	bne.n	8003d5a <HAL_SPI_TransmitReceive+0x130>
 8003e16:	e07c      	b.n	8003f12 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d002      	beq.n	8003e26 <HAL_SPI_TransmitReceive+0x1fc>
 8003e20:	8b7b      	ldrh	r3, [r7, #26]
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d16b      	bne.n	8003efe <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	330c      	adds	r3, #12
 8003e30:	7812      	ldrb	r2, [r2, #0]
 8003e32:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e38:	1c5a      	adds	r2, r3, #1
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e42:	b29b      	uxth	r3, r3
 8003e44:	3b01      	subs	r3, #1
 8003e46:	b29a      	uxth	r2, r3
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e4c:	e057      	b.n	8003efe <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	f003 0302 	and.w	r3, r3, #2
 8003e58:	2b02      	cmp	r3, #2
 8003e5a:	d11c      	bne.n	8003e96 <HAL_SPI_TransmitReceive+0x26c>
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e60:	b29b      	uxth	r3, r3
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d017      	beq.n	8003e96 <HAL_SPI_TransmitReceive+0x26c>
 8003e66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e68:	2b01      	cmp	r3, #1
 8003e6a:	d114      	bne.n	8003e96 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	330c      	adds	r3, #12
 8003e76:	7812      	ldrb	r2, [r2, #0]
 8003e78:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e7e:	1c5a      	adds	r2, r3, #1
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e88:	b29b      	uxth	r3, r3
 8003e8a:	3b01      	subs	r3, #1
 8003e8c:	b29a      	uxth	r2, r3
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003e92:	2300      	movs	r3, #0
 8003e94:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	689b      	ldr	r3, [r3, #8]
 8003e9c:	f003 0301 	and.w	r3, r3, #1
 8003ea0:	2b01      	cmp	r3, #1
 8003ea2:	d119      	bne.n	8003ed8 <HAL_SPI_TransmitReceive+0x2ae>
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ea8:	b29b      	uxth	r3, r3
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d014      	beq.n	8003ed8 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	68da      	ldr	r2, [r3, #12]
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003eb8:	b2d2      	uxtb	r2, r2
 8003eba:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ec0:	1c5a      	adds	r2, r3, #1
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003eca:	b29b      	uxth	r3, r3
 8003ecc:	3b01      	subs	r3, #1
 8003ece:	b29a      	uxth	r2, r3
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003ed8:	f7fe fa8c 	bl	80023f4 <HAL_GetTick>
 8003edc:	4602      	mov	r2, r0
 8003ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ee0:	1ad3      	subs	r3, r2, r3
 8003ee2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003ee4:	429a      	cmp	r2, r3
 8003ee6:	d803      	bhi.n	8003ef0 <HAL_SPI_TransmitReceive+0x2c6>
 8003ee8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003eea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003eee:	d102      	bne.n	8003ef6 <HAL_SPI_TransmitReceive+0x2cc>
 8003ef0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d103      	bne.n	8003efe <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8003ef6:	2303      	movs	r3, #3
 8003ef8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003efc:	e029      	b.n	8003f52 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f02:	b29b      	uxth	r3, r3
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d1a2      	bne.n	8003e4e <HAL_SPI_TransmitReceive+0x224>
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f0c:	b29b      	uxth	r3, r3
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d19d      	bne.n	8003e4e <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003f12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f14:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003f16:	68f8      	ldr	r0, [r7, #12]
 8003f18:	f000 f8b2 	bl	8004080 <SPI_EndRxTxTransaction>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d006      	beq.n	8003f30 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8003f22:	2301      	movs	r3, #1
 8003f24:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2220      	movs	r2, #32
 8003f2c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003f2e:	e010      	b.n	8003f52 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d10b      	bne.n	8003f50 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003f38:	2300      	movs	r3, #0
 8003f3a:	617b      	str	r3, [r7, #20]
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	68db      	ldr	r3, [r3, #12]
 8003f42:	617b      	str	r3, [r7, #20]
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	617b      	str	r3, [r7, #20]
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	e000      	b.n	8003f52 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8003f50:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2201      	movs	r2, #1
 8003f56:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003f62:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003f66:	4618      	mov	r0, r3
 8003f68:	3730      	adds	r7, #48	; 0x30
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bd80      	pop	{r7, pc}
	...

08003f70 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b088      	sub	sp, #32
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	60f8      	str	r0, [r7, #12]
 8003f78:	60b9      	str	r1, [r7, #8]
 8003f7a:	603b      	str	r3, [r7, #0]
 8003f7c:	4613      	mov	r3, r2
 8003f7e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003f80:	f7fe fa38 	bl	80023f4 <HAL_GetTick>
 8003f84:	4602      	mov	r2, r0
 8003f86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f88:	1a9b      	subs	r3, r3, r2
 8003f8a:	683a      	ldr	r2, [r7, #0]
 8003f8c:	4413      	add	r3, r2
 8003f8e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003f90:	f7fe fa30 	bl	80023f4 <HAL_GetTick>
 8003f94:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003f96:	4b39      	ldr	r3, [pc, #228]	; (800407c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	015b      	lsls	r3, r3, #5
 8003f9c:	0d1b      	lsrs	r3, r3, #20
 8003f9e:	69fa      	ldr	r2, [r7, #28]
 8003fa0:	fb02 f303 	mul.w	r3, r2, r3
 8003fa4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003fa6:	e054      	b.n	8004052 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003fae:	d050      	beq.n	8004052 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003fb0:	f7fe fa20 	bl	80023f4 <HAL_GetTick>
 8003fb4:	4602      	mov	r2, r0
 8003fb6:	69bb      	ldr	r3, [r7, #24]
 8003fb8:	1ad3      	subs	r3, r2, r3
 8003fba:	69fa      	ldr	r2, [r7, #28]
 8003fbc:	429a      	cmp	r2, r3
 8003fbe:	d902      	bls.n	8003fc6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003fc0:	69fb      	ldr	r3, [r7, #28]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d13d      	bne.n	8004042 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	685a      	ldr	r2, [r3, #4]
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003fd4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003fde:	d111      	bne.n	8004004 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	689b      	ldr	r3, [r3, #8]
 8003fe4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003fe8:	d004      	beq.n	8003ff4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	689b      	ldr	r3, [r3, #8]
 8003fee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ff2:	d107      	bne.n	8004004 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	681a      	ldr	r2, [r3, #0]
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004002:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004008:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800400c:	d10f      	bne.n	800402e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	681a      	ldr	r2, [r3, #0]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800401c:	601a      	str	r2, [r3, #0]
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	681a      	ldr	r2, [r3, #0]
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800402c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2201      	movs	r2, #1
 8004032:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2200      	movs	r2, #0
 800403a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800403e:	2303      	movs	r3, #3
 8004040:	e017      	b.n	8004072 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004042:	697b      	ldr	r3, [r7, #20]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d101      	bne.n	800404c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004048:	2300      	movs	r3, #0
 800404a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800404c:	697b      	ldr	r3, [r7, #20]
 800404e:	3b01      	subs	r3, #1
 8004050:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	689a      	ldr	r2, [r3, #8]
 8004058:	68bb      	ldr	r3, [r7, #8]
 800405a:	4013      	ands	r3, r2
 800405c:	68ba      	ldr	r2, [r7, #8]
 800405e:	429a      	cmp	r2, r3
 8004060:	bf0c      	ite	eq
 8004062:	2301      	moveq	r3, #1
 8004064:	2300      	movne	r3, #0
 8004066:	b2db      	uxtb	r3, r3
 8004068:	461a      	mov	r2, r3
 800406a:	79fb      	ldrb	r3, [r7, #7]
 800406c:	429a      	cmp	r2, r3
 800406e:	d19b      	bne.n	8003fa8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004070:	2300      	movs	r3, #0
}
 8004072:	4618      	mov	r0, r3
 8004074:	3720      	adds	r7, #32
 8004076:	46bd      	mov	sp, r7
 8004078:	bd80      	pop	{r7, pc}
 800407a:	bf00      	nop
 800407c:	20000000 	.word	0x20000000

08004080 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b088      	sub	sp, #32
 8004084:	af02      	add	r7, sp, #8
 8004086:	60f8      	str	r0, [r7, #12]
 8004088:	60b9      	str	r1, [r7, #8]
 800408a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800408c:	4b1b      	ldr	r3, [pc, #108]	; (80040fc <SPI_EndRxTxTransaction+0x7c>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a1b      	ldr	r2, [pc, #108]	; (8004100 <SPI_EndRxTxTransaction+0x80>)
 8004092:	fba2 2303 	umull	r2, r3, r2, r3
 8004096:	0d5b      	lsrs	r3, r3, #21
 8004098:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800409c:	fb02 f303 	mul.w	r3, r2, r3
 80040a0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80040aa:	d112      	bne.n	80040d2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	9300      	str	r3, [sp, #0]
 80040b0:	68bb      	ldr	r3, [r7, #8]
 80040b2:	2200      	movs	r2, #0
 80040b4:	2180      	movs	r1, #128	; 0x80
 80040b6:	68f8      	ldr	r0, [r7, #12]
 80040b8:	f7ff ff5a 	bl	8003f70 <SPI_WaitFlagStateUntilTimeout>
 80040bc:	4603      	mov	r3, r0
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d016      	beq.n	80040f0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040c6:	f043 0220 	orr.w	r2, r3, #32
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80040ce:	2303      	movs	r3, #3
 80040d0:	e00f      	b.n	80040f2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80040d2:	697b      	ldr	r3, [r7, #20]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d00a      	beq.n	80040ee <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	3b01      	subs	r3, #1
 80040dc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	689b      	ldr	r3, [r3, #8]
 80040e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040e8:	2b80      	cmp	r3, #128	; 0x80
 80040ea:	d0f2      	beq.n	80040d2 <SPI_EndRxTxTransaction+0x52>
 80040ec:	e000      	b.n	80040f0 <SPI_EndRxTxTransaction+0x70>
        break;
 80040ee:	bf00      	nop
  }

  return HAL_OK;
 80040f0:	2300      	movs	r3, #0
}
 80040f2:	4618      	mov	r0, r3
 80040f4:	3718      	adds	r7, #24
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}
 80040fa:	bf00      	nop
 80040fc:	20000000 	.word	0x20000000
 8004100:	165e9f81 	.word	0x165e9f81

08004104 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b082      	sub	sp, #8
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d101      	bne.n	8004116 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	e041      	b.n	800419a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800411c:	b2db      	uxtb	r3, r3
 800411e:	2b00      	cmp	r3, #0
 8004120:	d106      	bne.n	8004130 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2200      	movs	r2, #0
 8004126:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800412a:	6878      	ldr	r0, [r7, #4]
 800412c:	f7fd ff0a 	bl	8001f44 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2202      	movs	r2, #2
 8004134:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681a      	ldr	r2, [r3, #0]
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	3304      	adds	r3, #4
 8004140:	4619      	mov	r1, r3
 8004142:	4610      	mov	r0, r2
 8004144:	f000 fd88 	bl	8004c58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2201      	movs	r2, #1
 800414c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2201      	movs	r2, #1
 8004154:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2201      	movs	r2, #1
 800415c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2201      	movs	r2, #1
 8004164:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2201      	movs	r2, #1
 800416c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2201      	movs	r2, #1
 8004174:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2201      	movs	r2, #1
 800417c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2201      	movs	r2, #1
 8004184:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2201      	movs	r2, #1
 800418c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2201      	movs	r2, #1
 8004194:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004198:	2300      	movs	r3, #0
}
 800419a:	4618      	mov	r0, r3
 800419c:	3708      	adds	r7, #8
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}
	...

080041a4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80041a4:	b480      	push	{r7}
 80041a6:	b085      	sub	sp, #20
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041b2:	b2db      	uxtb	r3, r3
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	d001      	beq.n	80041bc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80041b8:	2301      	movs	r3, #1
 80041ba:	e046      	b.n	800424a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2202      	movs	r2, #2
 80041c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4a23      	ldr	r2, [pc, #140]	; (8004258 <HAL_TIM_Base_Start+0xb4>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d022      	beq.n	8004214 <HAL_TIM_Base_Start+0x70>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041d6:	d01d      	beq.n	8004214 <HAL_TIM_Base_Start+0x70>
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	4a1f      	ldr	r2, [pc, #124]	; (800425c <HAL_TIM_Base_Start+0xb8>)
 80041de:	4293      	cmp	r3, r2
 80041e0:	d018      	beq.n	8004214 <HAL_TIM_Base_Start+0x70>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	4a1e      	ldr	r2, [pc, #120]	; (8004260 <HAL_TIM_Base_Start+0xbc>)
 80041e8:	4293      	cmp	r3, r2
 80041ea:	d013      	beq.n	8004214 <HAL_TIM_Base_Start+0x70>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4a1c      	ldr	r2, [pc, #112]	; (8004264 <HAL_TIM_Base_Start+0xc0>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d00e      	beq.n	8004214 <HAL_TIM_Base_Start+0x70>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4a1b      	ldr	r2, [pc, #108]	; (8004268 <HAL_TIM_Base_Start+0xc4>)
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d009      	beq.n	8004214 <HAL_TIM_Base_Start+0x70>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a19      	ldr	r2, [pc, #100]	; (800426c <HAL_TIM_Base_Start+0xc8>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d004      	beq.n	8004214 <HAL_TIM_Base_Start+0x70>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4a18      	ldr	r2, [pc, #96]	; (8004270 <HAL_TIM_Base_Start+0xcc>)
 8004210:	4293      	cmp	r3, r2
 8004212:	d111      	bne.n	8004238 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	689b      	ldr	r3, [r3, #8]
 800421a:	f003 0307 	and.w	r3, r3, #7
 800421e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2b06      	cmp	r3, #6
 8004224:	d010      	beq.n	8004248 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f042 0201 	orr.w	r2, r2, #1
 8004234:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004236:	e007      	b.n	8004248 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f042 0201 	orr.w	r2, r2, #1
 8004246:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004248:	2300      	movs	r3, #0
}
 800424a:	4618      	mov	r0, r3
 800424c:	3714      	adds	r7, #20
 800424e:	46bd      	mov	sp, r7
 8004250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004254:	4770      	bx	lr
 8004256:	bf00      	nop
 8004258:	40010000 	.word	0x40010000
 800425c:	40000400 	.word	0x40000400
 8004260:	40000800 	.word	0x40000800
 8004264:	40000c00 	.word	0x40000c00
 8004268:	40010400 	.word	0x40010400
 800426c:	40014000 	.word	0x40014000
 8004270:	40001800 	.word	0x40001800

08004274 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b082      	sub	sp, #8
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d101      	bne.n	8004286 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004282:	2301      	movs	r3, #1
 8004284:	e041      	b.n	800430a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800428c:	b2db      	uxtb	r3, r3
 800428e:	2b00      	cmp	r3, #0
 8004290:	d106      	bne.n	80042a0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2200      	movs	r2, #0
 8004296:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800429a:	6878      	ldr	r0, [r7, #4]
 800429c:	f7fd fea4 	bl	8001fe8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2202      	movs	r2, #2
 80042a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681a      	ldr	r2, [r3, #0]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	3304      	adds	r3, #4
 80042b0:	4619      	mov	r1, r3
 80042b2:	4610      	mov	r0, r2
 80042b4:	f000 fcd0 	bl	8004c58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2201      	movs	r2, #1
 80042bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2201      	movs	r2, #1
 80042c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2201      	movs	r2, #1
 80042cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2201      	movs	r2, #1
 80042d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2201      	movs	r2, #1
 80042dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2201      	movs	r2, #1
 80042e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2201      	movs	r2, #1
 80042ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2201      	movs	r2, #1
 80042f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2201      	movs	r2, #1
 80042fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2201      	movs	r2, #1
 8004304:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004308:	2300      	movs	r3, #0
}
 800430a:	4618      	mov	r0, r3
 800430c:	3708      	adds	r7, #8
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}
	...

08004314 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b084      	sub	sp, #16
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
 800431c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d109      	bne.n	8004338 <HAL_TIM_PWM_Start+0x24>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800432a:	b2db      	uxtb	r3, r3
 800432c:	2b01      	cmp	r3, #1
 800432e:	bf14      	ite	ne
 8004330:	2301      	movne	r3, #1
 8004332:	2300      	moveq	r3, #0
 8004334:	b2db      	uxtb	r3, r3
 8004336:	e022      	b.n	800437e <HAL_TIM_PWM_Start+0x6a>
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	2b04      	cmp	r3, #4
 800433c:	d109      	bne.n	8004352 <HAL_TIM_PWM_Start+0x3e>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004344:	b2db      	uxtb	r3, r3
 8004346:	2b01      	cmp	r3, #1
 8004348:	bf14      	ite	ne
 800434a:	2301      	movne	r3, #1
 800434c:	2300      	moveq	r3, #0
 800434e:	b2db      	uxtb	r3, r3
 8004350:	e015      	b.n	800437e <HAL_TIM_PWM_Start+0x6a>
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	2b08      	cmp	r3, #8
 8004356:	d109      	bne.n	800436c <HAL_TIM_PWM_Start+0x58>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800435e:	b2db      	uxtb	r3, r3
 8004360:	2b01      	cmp	r3, #1
 8004362:	bf14      	ite	ne
 8004364:	2301      	movne	r3, #1
 8004366:	2300      	moveq	r3, #0
 8004368:	b2db      	uxtb	r3, r3
 800436a:	e008      	b.n	800437e <HAL_TIM_PWM_Start+0x6a>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004372:	b2db      	uxtb	r3, r3
 8004374:	2b01      	cmp	r3, #1
 8004376:	bf14      	ite	ne
 8004378:	2301      	movne	r3, #1
 800437a:	2300      	moveq	r3, #0
 800437c:	b2db      	uxtb	r3, r3
 800437e:	2b00      	cmp	r3, #0
 8004380:	d001      	beq.n	8004386 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004382:	2301      	movs	r3, #1
 8004384:	e07c      	b.n	8004480 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d104      	bne.n	8004396 <HAL_TIM_PWM_Start+0x82>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2202      	movs	r2, #2
 8004390:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004394:	e013      	b.n	80043be <HAL_TIM_PWM_Start+0xaa>
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	2b04      	cmp	r3, #4
 800439a:	d104      	bne.n	80043a6 <HAL_TIM_PWM_Start+0x92>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2202      	movs	r2, #2
 80043a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80043a4:	e00b      	b.n	80043be <HAL_TIM_PWM_Start+0xaa>
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	2b08      	cmp	r3, #8
 80043aa:	d104      	bne.n	80043b6 <HAL_TIM_PWM_Start+0xa2>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2202      	movs	r2, #2
 80043b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80043b4:	e003      	b.n	80043be <HAL_TIM_PWM_Start+0xaa>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2202      	movs	r2, #2
 80043ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	2201      	movs	r2, #1
 80043c4:	6839      	ldr	r1, [r7, #0]
 80043c6:	4618      	mov	r0, r3
 80043c8:	f000 ff30 	bl	800522c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4a2d      	ldr	r2, [pc, #180]	; (8004488 <HAL_TIM_PWM_Start+0x174>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d004      	beq.n	80043e0 <HAL_TIM_PWM_Start+0xcc>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4a2c      	ldr	r2, [pc, #176]	; (800448c <HAL_TIM_PWM_Start+0x178>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d101      	bne.n	80043e4 <HAL_TIM_PWM_Start+0xd0>
 80043e0:	2301      	movs	r3, #1
 80043e2:	e000      	b.n	80043e6 <HAL_TIM_PWM_Start+0xd2>
 80043e4:	2300      	movs	r3, #0
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d007      	beq.n	80043fa <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80043f8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4a22      	ldr	r2, [pc, #136]	; (8004488 <HAL_TIM_PWM_Start+0x174>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d022      	beq.n	800444a <HAL_TIM_PWM_Start+0x136>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800440c:	d01d      	beq.n	800444a <HAL_TIM_PWM_Start+0x136>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a1f      	ldr	r2, [pc, #124]	; (8004490 <HAL_TIM_PWM_Start+0x17c>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d018      	beq.n	800444a <HAL_TIM_PWM_Start+0x136>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a1d      	ldr	r2, [pc, #116]	; (8004494 <HAL_TIM_PWM_Start+0x180>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d013      	beq.n	800444a <HAL_TIM_PWM_Start+0x136>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4a1c      	ldr	r2, [pc, #112]	; (8004498 <HAL_TIM_PWM_Start+0x184>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d00e      	beq.n	800444a <HAL_TIM_PWM_Start+0x136>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4a16      	ldr	r2, [pc, #88]	; (800448c <HAL_TIM_PWM_Start+0x178>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d009      	beq.n	800444a <HAL_TIM_PWM_Start+0x136>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a18      	ldr	r2, [pc, #96]	; (800449c <HAL_TIM_PWM_Start+0x188>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d004      	beq.n	800444a <HAL_TIM_PWM_Start+0x136>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a16      	ldr	r2, [pc, #88]	; (80044a0 <HAL_TIM_PWM_Start+0x18c>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d111      	bne.n	800446e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	f003 0307 	and.w	r3, r3, #7
 8004454:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2b06      	cmp	r3, #6
 800445a:	d010      	beq.n	800447e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	681a      	ldr	r2, [r3, #0]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f042 0201 	orr.w	r2, r2, #1
 800446a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800446c:	e007      	b.n	800447e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	681a      	ldr	r2, [r3, #0]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f042 0201 	orr.w	r2, r2, #1
 800447c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800447e:	2300      	movs	r3, #0
}
 8004480:	4618      	mov	r0, r3
 8004482:	3710      	adds	r7, #16
 8004484:	46bd      	mov	sp, r7
 8004486:	bd80      	pop	{r7, pc}
 8004488:	40010000 	.word	0x40010000
 800448c:	40010400 	.word	0x40010400
 8004490:	40000400 	.word	0x40000400
 8004494:	40000800 	.word	0x40000800
 8004498:	40000c00 	.word	0x40000c00
 800449c:	40014000 	.word	0x40014000
 80044a0:	40001800 	.word	0x40001800

080044a4 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b084      	sub	sp, #16
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
 80044ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80044ae:	2300      	movs	r3, #0
 80044b0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d109      	bne.n	80044cc <HAL_TIM_PWM_Start_IT+0x28>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80044be:	b2db      	uxtb	r3, r3
 80044c0:	2b01      	cmp	r3, #1
 80044c2:	bf14      	ite	ne
 80044c4:	2301      	movne	r3, #1
 80044c6:	2300      	moveq	r3, #0
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	e022      	b.n	8004512 <HAL_TIM_PWM_Start_IT+0x6e>
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	2b04      	cmp	r3, #4
 80044d0:	d109      	bne.n	80044e6 <HAL_TIM_PWM_Start_IT+0x42>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80044d8:	b2db      	uxtb	r3, r3
 80044da:	2b01      	cmp	r3, #1
 80044dc:	bf14      	ite	ne
 80044de:	2301      	movne	r3, #1
 80044e0:	2300      	moveq	r3, #0
 80044e2:	b2db      	uxtb	r3, r3
 80044e4:	e015      	b.n	8004512 <HAL_TIM_PWM_Start_IT+0x6e>
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	2b08      	cmp	r3, #8
 80044ea:	d109      	bne.n	8004500 <HAL_TIM_PWM_Start_IT+0x5c>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80044f2:	b2db      	uxtb	r3, r3
 80044f4:	2b01      	cmp	r3, #1
 80044f6:	bf14      	ite	ne
 80044f8:	2301      	movne	r3, #1
 80044fa:	2300      	moveq	r3, #0
 80044fc:	b2db      	uxtb	r3, r3
 80044fe:	e008      	b.n	8004512 <HAL_TIM_PWM_Start_IT+0x6e>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004506:	b2db      	uxtb	r3, r3
 8004508:	2b01      	cmp	r3, #1
 800450a:	bf14      	ite	ne
 800450c:	2301      	movne	r3, #1
 800450e:	2300      	moveq	r3, #0
 8004510:	b2db      	uxtb	r3, r3
 8004512:	2b00      	cmp	r3, #0
 8004514:	d001      	beq.n	800451a <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	e0c7      	b.n	80046aa <HAL_TIM_PWM_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d104      	bne.n	800452a <HAL_TIM_PWM_Start_IT+0x86>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2202      	movs	r2, #2
 8004524:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004528:	e013      	b.n	8004552 <HAL_TIM_PWM_Start_IT+0xae>
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	2b04      	cmp	r3, #4
 800452e:	d104      	bne.n	800453a <HAL_TIM_PWM_Start_IT+0x96>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2202      	movs	r2, #2
 8004534:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004538:	e00b      	b.n	8004552 <HAL_TIM_PWM_Start_IT+0xae>
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	2b08      	cmp	r3, #8
 800453e:	d104      	bne.n	800454a <HAL_TIM_PWM_Start_IT+0xa6>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2202      	movs	r2, #2
 8004544:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004548:	e003      	b.n	8004552 <HAL_TIM_PWM_Start_IT+0xae>
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2202      	movs	r2, #2
 800454e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	2b0c      	cmp	r3, #12
 8004556:	d841      	bhi.n	80045dc <HAL_TIM_PWM_Start_IT+0x138>
 8004558:	a201      	add	r2, pc, #4	; (adr r2, 8004560 <HAL_TIM_PWM_Start_IT+0xbc>)
 800455a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800455e:	bf00      	nop
 8004560:	08004595 	.word	0x08004595
 8004564:	080045dd 	.word	0x080045dd
 8004568:	080045dd 	.word	0x080045dd
 800456c:	080045dd 	.word	0x080045dd
 8004570:	080045a7 	.word	0x080045a7
 8004574:	080045dd 	.word	0x080045dd
 8004578:	080045dd 	.word	0x080045dd
 800457c:	080045dd 	.word	0x080045dd
 8004580:	080045b9 	.word	0x080045b9
 8004584:	080045dd 	.word	0x080045dd
 8004588:	080045dd 	.word	0x080045dd
 800458c:	080045dd 	.word	0x080045dd
 8004590:	080045cb 	.word	0x080045cb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	68da      	ldr	r2, [r3, #12]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f042 0202 	orr.w	r2, r2, #2
 80045a2:	60da      	str	r2, [r3, #12]
      break;
 80045a4:	e01d      	b.n	80045e2 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	68da      	ldr	r2, [r3, #12]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f042 0204 	orr.w	r2, r2, #4
 80045b4:	60da      	str	r2, [r3, #12]
      break;
 80045b6:	e014      	b.n	80045e2 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	68da      	ldr	r2, [r3, #12]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f042 0208 	orr.w	r2, r2, #8
 80045c6:	60da      	str	r2, [r3, #12]
      break;
 80045c8:	e00b      	b.n	80045e2 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	68da      	ldr	r2, [r3, #12]
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f042 0210 	orr.w	r2, r2, #16
 80045d8:	60da      	str	r2, [r3, #12]
      break;
 80045da:	e002      	b.n	80045e2 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	73fb      	strb	r3, [r7, #15]
      break;
 80045e0:	bf00      	nop
  }

  if (status == HAL_OK)
 80045e2:	7bfb      	ldrb	r3, [r7, #15]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d15f      	bne.n	80046a8 <HAL_TIM_PWM_Start_IT+0x204>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	2201      	movs	r2, #1
 80045ee:	6839      	ldr	r1, [r7, #0]
 80045f0:	4618      	mov	r0, r3
 80045f2:	f000 fe1b 	bl	800522c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a2e      	ldr	r2, [pc, #184]	; (80046b4 <HAL_TIM_PWM_Start_IT+0x210>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d004      	beq.n	800460a <HAL_TIM_PWM_Start_IT+0x166>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a2c      	ldr	r2, [pc, #176]	; (80046b8 <HAL_TIM_PWM_Start_IT+0x214>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d101      	bne.n	800460e <HAL_TIM_PWM_Start_IT+0x16a>
 800460a:	2301      	movs	r3, #1
 800460c:	e000      	b.n	8004610 <HAL_TIM_PWM_Start_IT+0x16c>
 800460e:	2300      	movs	r3, #0
 8004610:	2b00      	cmp	r3, #0
 8004612:	d007      	beq.n	8004624 <HAL_TIM_PWM_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004622:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a22      	ldr	r2, [pc, #136]	; (80046b4 <HAL_TIM_PWM_Start_IT+0x210>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d022      	beq.n	8004674 <HAL_TIM_PWM_Start_IT+0x1d0>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004636:	d01d      	beq.n	8004674 <HAL_TIM_PWM_Start_IT+0x1d0>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4a1f      	ldr	r2, [pc, #124]	; (80046bc <HAL_TIM_PWM_Start_IT+0x218>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d018      	beq.n	8004674 <HAL_TIM_PWM_Start_IT+0x1d0>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a1e      	ldr	r2, [pc, #120]	; (80046c0 <HAL_TIM_PWM_Start_IT+0x21c>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d013      	beq.n	8004674 <HAL_TIM_PWM_Start_IT+0x1d0>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a1c      	ldr	r2, [pc, #112]	; (80046c4 <HAL_TIM_PWM_Start_IT+0x220>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d00e      	beq.n	8004674 <HAL_TIM_PWM_Start_IT+0x1d0>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4a17      	ldr	r2, [pc, #92]	; (80046b8 <HAL_TIM_PWM_Start_IT+0x214>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d009      	beq.n	8004674 <HAL_TIM_PWM_Start_IT+0x1d0>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a18      	ldr	r2, [pc, #96]	; (80046c8 <HAL_TIM_PWM_Start_IT+0x224>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d004      	beq.n	8004674 <HAL_TIM_PWM_Start_IT+0x1d0>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a17      	ldr	r2, [pc, #92]	; (80046cc <HAL_TIM_PWM_Start_IT+0x228>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d111      	bne.n	8004698 <HAL_TIM_PWM_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	689b      	ldr	r3, [r3, #8]
 800467a:	f003 0307 	and.w	r3, r3, #7
 800467e:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004680:	68bb      	ldr	r3, [r7, #8]
 8004682:	2b06      	cmp	r3, #6
 8004684:	d010      	beq.n	80046a8 <HAL_TIM_PWM_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	681a      	ldr	r2, [r3, #0]
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f042 0201 	orr.w	r2, r2, #1
 8004694:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004696:	e007      	b.n	80046a8 <HAL_TIM_PWM_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681a      	ldr	r2, [r3, #0]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f042 0201 	orr.w	r2, r2, #1
 80046a6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80046a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3710      	adds	r7, #16
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}
 80046b2:	bf00      	nop
 80046b4:	40010000 	.word	0x40010000
 80046b8:	40010400 	.word	0x40010400
 80046bc:	40000400 	.word	0x40000400
 80046c0:	40000800 	.word	0x40000800
 80046c4:	40000c00 	.word	0x40000c00
 80046c8:	40014000 	.word	0x40014000
 80046cc:	40001800 	.word	0x40001800

080046d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b082      	sub	sp, #8
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	691b      	ldr	r3, [r3, #16]
 80046de:	f003 0302 	and.w	r3, r3, #2
 80046e2:	2b02      	cmp	r3, #2
 80046e4:	d122      	bne.n	800472c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	68db      	ldr	r3, [r3, #12]
 80046ec:	f003 0302 	and.w	r3, r3, #2
 80046f0:	2b02      	cmp	r3, #2
 80046f2:	d11b      	bne.n	800472c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f06f 0202 	mvn.w	r2, #2
 80046fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2201      	movs	r2, #1
 8004702:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	699b      	ldr	r3, [r3, #24]
 800470a:	f003 0303 	and.w	r3, r3, #3
 800470e:	2b00      	cmp	r3, #0
 8004710:	d003      	beq.n	800471a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004712:	6878      	ldr	r0, [r7, #4]
 8004714:	f000 fa81 	bl	8004c1a <HAL_TIM_IC_CaptureCallback>
 8004718:	e005      	b.n	8004726 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800471a:	6878      	ldr	r0, [r7, #4]
 800471c:	f000 fa73 	bl	8004c06 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004720:	6878      	ldr	r0, [r7, #4]
 8004722:	f000 fa84 	bl	8004c2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2200      	movs	r2, #0
 800472a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	691b      	ldr	r3, [r3, #16]
 8004732:	f003 0304 	and.w	r3, r3, #4
 8004736:	2b04      	cmp	r3, #4
 8004738:	d122      	bne.n	8004780 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	68db      	ldr	r3, [r3, #12]
 8004740:	f003 0304 	and.w	r3, r3, #4
 8004744:	2b04      	cmp	r3, #4
 8004746:	d11b      	bne.n	8004780 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f06f 0204 	mvn.w	r2, #4
 8004750:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2202      	movs	r2, #2
 8004756:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	699b      	ldr	r3, [r3, #24]
 800475e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004762:	2b00      	cmp	r3, #0
 8004764:	d003      	beq.n	800476e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004766:	6878      	ldr	r0, [r7, #4]
 8004768:	f000 fa57 	bl	8004c1a <HAL_TIM_IC_CaptureCallback>
 800476c:	e005      	b.n	800477a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800476e:	6878      	ldr	r0, [r7, #4]
 8004770:	f000 fa49 	bl	8004c06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004774:	6878      	ldr	r0, [r7, #4]
 8004776:	f000 fa5a 	bl	8004c2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2200      	movs	r2, #0
 800477e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	691b      	ldr	r3, [r3, #16]
 8004786:	f003 0308 	and.w	r3, r3, #8
 800478a:	2b08      	cmp	r3, #8
 800478c:	d122      	bne.n	80047d4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	68db      	ldr	r3, [r3, #12]
 8004794:	f003 0308 	and.w	r3, r3, #8
 8004798:	2b08      	cmp	r3, #8
 800479a:	d11b      	bne.n	80047d4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f06f 0208 	mvn.w	r2, #8
 80047a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2204      	movs	r2, #4
 80047aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	69db      	ldr	r3, [r3, #28]
 80047b2:	f003 0303 	and.w	r3, r3, #3
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d003      	beq.n	80047c2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047ba:	6878      	ldr	r0, [r7, #4]
 80047bc:	f000 fa2d 	bl	8004c1a <HAL_TIM_IC_CaptureCallback>
 80047c0:	e005      	b.n	80047ce <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	f000 fa1f 	bl	8004c06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047c8:	6878      	ldr	r0, [r7, #4]
 80047ca:	f000 fa30 	bl	8004c2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2200      	movs	r2, #0
 80047d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	691b      	ldr	r3, [r3, #16]
 80047da:	f003 0310 	and.w	r3, r3, #16
 80047de:	2b10      	cmp	r3, #16
 80047e0:	d122      	bne.n	8004828 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	68db      	ldr	r3, [r3, #12]
 80047e8:	f003 0310 	and.w	r3, r3, #16
 80047ec:	2b10      	cmp	r3, #16
 80047ee:	d11b      	bne.n	8004828 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f06f 0210 	mvn.w	r2, #16
 80047f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2208      	movs	r2, #8
 80047fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	69db      	ldr	r3, [r3, #28]
 8004806:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800480a:	2b00      	cmp	r3, #0
 800480c:	d003      	beq.n	8004816 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800480e:	6878      	ldr	r0, [r7, #4]
 8004810:	f000 fa03 	bl	8004c1a <HAL_TIM_IC_CaptureCallback>
 8004814:	e005      	b.n	8004822 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004816:	6878      	ldr	r0, [r7, #4]
 8004818:	f000 f9f5 	bl	8004c06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800481c:	6878      	ldr	r0, [r7, #4]
 800481e:	f000 fa06 	bl	8004c2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2200      	movs	r2, #0
 8004826:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	691b      	ldr	r3, [r3, #16]
 800482e:	f003 0301 	and.w	r3, r3, #1
 8004832:	2b01      	cmp	r3, #1
 8004834:	d10e      	bne.n	8004854 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	68db      	ldr	r3, [r3, #12]
 800483c:	f003 0301 	and.w	r3, r3, #1
 8004840:	2b01      	cmp	r3, #1
 8004842:	d107      	bne.n	8004854 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f06f 0201 	mvn.w	r2, #1
 800484c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800484e:	6878      	ldr	r0, [r7, #4]
 8004850:	f000 f9cf 	bl	8004bf2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	691b      	ldr	r3, [r3, #16]
 800485a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800485e:	2b80      	cmp	r3, #128	; 0x80
 8004860:	d10e      	bne.n	8004880 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	68db      	ldr	r3, [r3, #12]
 8004868:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800486c:	2b80      	cmp	r3, #128	; 0x80
 800486e:	d107      	bne.n	8004880 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004878:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800487a:	6878      	ldr	r0, [r7, #4]
 800487c:	f000 fd82 	bl	8005384 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	691b      	ldr	r3, [r3, #16]
 8004886:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800488a:	2b40      	cmp	r3, #64	; 0x40
 800488c:	d10e      	bne.n	80048ac <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	68db      	ldr	r3, [r3, #12]
 8004894:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004898:	2b40      	cmp	r3, #64	; 0x40
 800489a:	d107      	bne.n	80048ac <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80048a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80048a6:	6878      	ldr	r0, [r7, #4]
 80048a8:	f000 f9cb 	bl	8004c42 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	691b      	ldr	r3, [r3, #16]
 80048b2:	f003 0320 	and.w	r3, r3, #32
 80048b6:	2b20      	cmp	r3, #32
 80048b8:	d10e      	bne.n	80048d8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	68db      	ldr	r3, [r3, #12]
 80048c0:	f003 0320 	and.w	r3, r3, #32
 80048c4:	2b20      	cmp	r3, #32
 80048c6:	d107      	bne.n	80048d8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f06f 0220 	mvn.w	r2, #32
 80048d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80048d2:	6878      	ldr	r0, [r7, #4]
 80048d4:	f000 fd4c 	bl	8005370 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80048d8:	bf00      	nop
 80048da:	3708      	adds	r7, #8
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}

080048e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b086      	sub	sp, #24
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	60f8      	str	r0, [r7, #12]
 80048e8:	60b9      	str	r1, [r7, #8]
 80048ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048ec:	2300      	movs	r3, #0
 80048ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048f6:	2b01      	cmp	r3, #1
 80048f8:	d101      	bne.n	80048fe <HAL_TIM_PWM_ConfigChannel+0x1e>
 80048fa:	2302      	movs	r3, #2
 80048fc:	e0ae      	b.n	8004a5c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2201      	movs	r2, #1
 8004902:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2b0c      	cmp	r3, #12
 800490a:	f200 809f 	bhi.w	8004a4c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800490e:	a201      	add	r2, pc, #4	; (adr r2, 8004914 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004910:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004914:	08004949 	.word	0x08004949
 8004918:	08004a4d 	.word	0x08004a4d
 800491c:	08004a4d 	.word	0x08004a4d
 8004920:	08004a4d 	.word	0x08004a4d
 8004924:	08004989 	.word	0x08004989
 8004928:	08004a4d 	.word	0x08004a4d
 800492c:	08004a4d 	.word	0x08004a4d
 8004930:	08004a4d 	.word	0x08004a4d
 8004934:	080049cb 	.word	0x080049cb
 8004938:	08004a4d 	.word	0x08004a4d
 800493c:	08004a4d 	.word	0x08004a4d
 8004940:	08004a4d 	.word	0x08004a4d
 8004944:	08004a0b 	.word	0x08004a0b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	68b9      	ldr	r1, [r7, #8]
 800494e:	4618      	mov	r0, r3
 8004950:	f000 fa22 	bl	8004d98 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	699a      	ldr	r2, [r3, #24]
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f042 0208 	orr.w	r2, r2, #8
 8004962:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	699a      	ldr	r2, [r3, #24]
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f022 0204 	bic.w	r2, r2, #4
 8004972:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	6999      	ldr	r1, [r3, #24]
 800497a:	68bb      	ldr	r3, [r7, #8]
 800497c:	691a      	ldr	r2, [r3, #16]
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	430a      	orrs	r2, r1
 8004984:	619a      	str	r2, [r3, #24]
      break;
 8004986:	e064      	b.n	8004a52 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	68b9      	ldr	r1, [r7, #8]
 800498e:	4618      	mov	r0, r3
 8004990:	f000 fa72 	bl	8004e78 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	699a      	ldr	r2, [r3, #24]
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80049a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	699a      	ldr	r2, [r3, #24]
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	6999      	ldr	r1, [r3, #24]
 80049ba:	68bb      	ldr	r3, [r7, #8]
 80049bc:	691b      	ldr	r3, [r3, #16]
 80049be:	021a      	lsls	r2, r3, #8
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	430a      	orrs	r2, r1
 80049c6:	619a      	str	r2, [r3, #24]
      break;
 80049c8:	e043      	b.n	8004a52 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	68b9      	ldr	r1, [r7, #8]
 80049d0:	4618      	mov	r0, r3
 80049d2:	f000 fac7 	bl	8004f64 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	69da      	ldr	r2, [r3, #28]
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f042 0208 	orr.w	r2, r2, #8
 80049e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	69da      	ldr	r2, [r3, #28]
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f022 0204 	bic.w	r2, r2, #4
 80049f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	69d9      	ldr	r1, [r3, #28]
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	691a      	ldr	r2, [r3, #16]
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	430a      	orrs	r2, r1
 8004a06:	61da      	str	r2, [r3, #28]
      break;
 8004a08:	e023      	b.n	8004a52 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	68b9      	ldr	r1, [r7, #8]
 8004a10:	4618      	mov	r0, r3
 8004a12:	f000 fb1b 	bl	800504c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	69da      	ldr	r2, [r3, #28]
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004a24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	69da      	ldr	r2, [r3, #28]
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	69d9      	ldr	r1, [r3, #28]
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	691b      	ldr	r3, [r3, #16]
 8004a40:	021a      	lsls	r2, r3, #8
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	430a      	orrs	r2, r1
 8004a48:	61da      	str	r2, [r3, #28]
      break;
 8004a4a:	e002      	b.n	8004a52 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	75fb      	strb	r3, [r7, #23]
      break;
 8004a50:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	2200      	movs	r2, #0
 8004a56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004a5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	3718      	adds	r7, #24
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}

08004a64 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b084      	sub	sp, #16
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
 8004a6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a6e:	2300      	movs	r3, #0
 8004a70:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a78:	2b01      	cmp	r3, #1
 8004a7a:	d101      	bne.n	8004a80 <HAL_TIM_ConfigClockSource+0x1c>
 8004a7c:	2302      	movs	r3, #2
 8004a7e:	e0b4      	b.n	8004bea <HAL_TIM_ConfigClockSource+0x186>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2201      	movs	r2, #1
 8004a84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2202      	movs	r2, #2
 8004a8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004a9e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004aa6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	68ba      	ldr	r2, [r7, #8]
 8004aae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ab8:	d03e      	beq.n	8004b38 <HAL_TIM_ConfigClockSource+0xd4>
 8004aba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004abe:	f200 8087 	bhi.w	8004bd0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ac2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ac6:	f000 8086 	beq.w	8004bd6 <HAL_TIM_ConfigClockSource+0x172>
 8004aca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ace:	d87f      	bhi.n	8004bd0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ad0:	2b70      	cmp	r3, #112	; 0x70
 8004ad2:	d01a      	beq.n	8004b0a <HAL_TIM_ConfigClockSource+0xa6>
 8004ad4:	2b70      	cmp	r3, #112	; 0x70
 8004ad6:	d87b      	bhi.n	8004bd0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ad8:	2b60      	cmp	r3, #96	; 0x60
 8004ada:	d050      	beq.n	8004b7e <HAL_TIM_ConfigClockSource+0x11a>
 8004adc:	2b60      	cmp	r3, #96	; 0x60
 8004ade:	d877      	bhi.n	8004bd0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ae0:	2b50      	cmp	r3, #80	; 0x50
 8004ae2:	d03c      	beq.n	8004b5e <HAL_TIM_ConfigClockSource+0xfa>
 8004ae4:	2b50      	cmp	r3, #80	; 0x50
 8004ae6:	d873      	bhi.n	8004bd0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ae8:	2b40      	cmp	r3, #64	; 0x40
 8004aea:	d058      	beq.n	8004b9e <HAL_TIM_ConfigClockSource+0x13a>
 8004aec:	2b40      	cmp	r3, #64	; 0x40
 8004aee:	d86f      	bhi.n	8004bd0 <HAL_TIM_ConfigClockSource+0x16c>
 8004af0:	2b30      	cmp	r3, #48	; 0x30
 8004af2:	d064      	beq.n	8004bbe <HAL_TIM_ConfigClockSource+0x15a>
 8004af4:	2b30      	cmp	r3, #48	; 0x30
 8004af6:	d86b      	bhi.n	8004bd0 <HAL_TIM_ConfigClockSource+0x16c>
 8004af8:	2b20      	cmp	r3, #32
 8004afa:	d060      	beq.n	8004bbe <HAL_TIM_ConfigClockSource+0x15a>
 8004afc:	2b20      	cmp	r3, #32
 8004afe:	d867      	bhi.n	8004bd0 <HAL_TIM_ConfigClockSource+0x16c>
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d05c      	beq.n	8004bbe <HAL_TIM_ConfigClockSource+0x15a>
 8004b04:	2b10      	cmp	r3, #16
 8004b06:	d05a      	beq.n	8004bbe <HAL_TIM_ConfigClockSource+0x15a>
 8004b08:	e062      	b.n	8004bd0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6818      	ldr	r0, [r3, #0]
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	6899      	ldr	r1, [r3, #8]
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	685a      	ldr	r2, [r3, #4]
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	68db      	ldr	r3, [r3, #12]
 8004b1a:	f000 fb67 	bl	80051ec <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004b2c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	68ba      	ldr	r2, [r7, #8]
 8004b34:	609a      	str	r2, [r3, #8]
      break;
 8004b36:	e04f      	b.n	8004bd8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6818      	ldr	r0, [r3, #0]
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	6899      	ldr	r1, [r3, #8]
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	685a      	ldr	r2, [r3, #4]
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	68db      	ldr	r3, [r3, #12]
 8004b48:	f000 fb50 	bl	80051ec <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	689a      	ldr	r2, [r3, #8]
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004b5a:	609a      	str	r2, [r3, #8]
      break;
 8004b5c:	e03c      	b.n	8004bd8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6818      	ldr	r0, [r3, #0]
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	6859      	ldr	r1, [r3, #4]
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	68db      	ldr	r3, [r3, #12]
 8004b6a:	461a      	mov	r2, r3
 8004b6c:	f000 fac4 	bl	80050f8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	2150      	movs	r1, #80	; 0x50
 8004b76:	4618      	mov	r0, r3
 8004b78:	f000 fb1d 	bl	80051b6 <TIM_ITRx_SetConfig>
      break;
 8004b7c:	e02c      	b.n	8004bd8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6818      	ldr	r0, [r3, #0]
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	6859      	ldr	r1, [r3, #4]
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	68db      	ldr	r3, [r3, #12]
 8004b8a:	461a      	mov	r2, r3
 8004b8c:	f000 fae3 	bl	8005156 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	2160      	movs	r1, #96	; 0x60
 8004b96:	4618      	mov	r0, r3
 8004b98:	f000 fb0d 	bl	80051b6 <TIM_ITRx_SetConfig>
      break;
 8004b9c:	e01c      	b.n	8004bd8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6818      	ldr	r0, [r3, #0]
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	6859      	ldr	r1, [r3, #4]
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	68db      	ldr	r3, [r3, #12]
 8004baa:	461a      	mov	r2, r3
 8004bac:	f000 faa4 	bl	80050f8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	2140      	movs	r1, #64	; 0x40
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	f000 fafd 	bl	80051b6 <TIM_ITRx_SetConfig>
      break;
 8004bbc:	e00c      	b.n	8004bd8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681a      	ldr	r2, [r3, #0]
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	4619      	mov	r1, r3
 8004bc8:	4610      	mov	r0, r2
 8004bca:	f000 faf4 	bl	80051b6 <TIM_ITRx_SetConfig>
      break;
 8004bce:	e003      	b.n	8004bd8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	73fb      	strb	r3, [r7, #15]
      break;
 8004bd4:	e000      	b.n	8004bd8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004bd6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2201      	movs	r2, #1
 8004bdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2200      	movs	r2, #0
 8004be4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004be8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bea:	4618      	mov	r0, r3
 8004bec:	3710      	adds	r7, #16
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}

08004bf2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004bf2:	b480      	push	{r7}
 8004bf4:	b083      	sub	sp, #12
 8004bf6:	af00      	add	r7, sp, #0
 8004bf8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004bfa:	bf00      	nop
 8004bfc:	370c      	adds	r7, #12
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c04:	4770      	bx	lr

08004c06 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c06:	b480      	push	{r7}
 8004c08:	b083      	sub	sp, #12
 8004c0a:	af00      	add	r7, sp, #0
 8004c0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004c0e:	bf00      	nop
 8004c10:	370c      	adds	r7, #12
 8004c12:	46bd      	mov	sp, r7
 8004c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c18:	4770      	bx	lr

08004c1a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004c1a:	b480      	push	{r7}
 8004c1c:	b083      	sub	sp, #12
 8004c1e:	af00      	add	r7, sp, #0
 8004c20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004c22:	bf00      	nop
 8004c24:	370c      	adds	r7, #12
 8004c26:	46bd      	mov	sp, r7
 8004c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2c:	4770      	bx	lr

08004c2e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004c2e:	b480      	push	{r7}
 8004c30:	b083      	sub	sp, #12
 8004c32:	af00      	add	r7, sp, #0
 8004c34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004c36:	bf00      	nop
 8004c38:	370c      	adds	r7, #12
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c40:	4770      	bx	lr

08004c42 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004c42:	b480      	push	{r7}
 8004c44:	b083      	sub	sp, #12
 8004c46:	af00      	add	r7, sp, #0
 8004c48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004c4a:	bf00      	nop
 8004c4c:	370c      	adds	r7, #12
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c54:	4770      	bx	lr
	...

08004c58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004c58:	b480      	push	{r7}
 8004c5a:	b085      	sub	sp, #20
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
 8004c60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	4a40      	ldr	r2, [pc, #256]	; (8004d6c <TIM_Base_SetConfig+0x114>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d013      	beq.n	8004c98 <TIM_Base_SetConfig+0x40>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c76:	d00f      	beq.n	8004c98 <TIM_Base_SetConfig+0x40>
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	4a3d      	ldr	r2, [pc, #244]	; (8004d70 <TIM_Base_SetConfig+0x118>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d00b      	beq.n	8004c98 <TIM_Base_SetConfig+0x40>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	4a3c      	ldr	r2, [pc, #240]	; (8004d74 <TIM_Base_SetConfig+0x11c>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d007      	beq.n	8004c98 <TIM_Base_SetConfig+0x40>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	4a3b      	ldr	r2, [pc, #236]	; (8004d78 <TIM_Base_SetConfig+0x120>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d003      	beq.n	8004c98 <TIM_Base_SetConfig+0x40>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	4a3a      	ldr	r2, [pc, #232]	; (8004d7c <TIM_Base_SetConfig+0x124>)
 8004c94:	4293      	cmp	r3, r2
 8004c96:	d108      	bne.n	8004caa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	68fa      	ldr	r2, [r7, #12]
 8004ca6:	4313      	orrs	r3, r2
 8004ca8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	4a2f      	ldr	r2, [pc, #188]	; (8004d6c <TIM_Base_SetConfig+0x114>)
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	d02b      	beq.n	8004d0a <TIM_Base_SetConfig+0xb2>
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cb8:	d027      	beq.n	8004d0a <TIM_Base_SetConfig+0xb2>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	4a2c      	ldr	r2, [pc, #176]	; (8004d70 <TIM_Base_SetConfig+0x118>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d023      	beq.n	8004d0a <TIM_Base_SetConfig+0xb2>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	4a2b      	ldr	r2, [pc, #172]	; (8004d74 <TIM_Base_SetConfig+0x11c>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d01f      	beq.n	8004d0a <TIM_Base_SetConfig+0xb2>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	4a2a      	ldr	r2, [pc, #168]	; (8004d78 <TIM_Base_SetConfig+0x120>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d01b      	beq.n	8004d0a <TIM_Base_SetConfig+0xb2>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	4a29      	ldr	r2, [pc, #164]	; (8004d7c <TIM_Base_SetConfig+0x124>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d017      	beq.n	8004d0a <TIM_Base_SetConfig+0xb2>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	4a28      	ldr	r2, [pc, #160]	; (8004d80 <TIM_Base_SetConfig+0x128>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d013      	beq.n	8004d0a <TIM_Base_SetConfig+0xb2>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	4a27      	ldr	r2, [pc, #156]	; (8004d84 <TIM_Base_SetConfig+0x12c>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d00f      	beq.n	8004d0a <TIM_Base_SetConfig+0xb2>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	4a26      	ldr	r2, [pc, #152]	; (8004d88 <TIM_Base_SetConfig+0x130>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d00b      	beq.n	8004d0a <TIM_Base_SetConfig+0xb2>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	4a25      	ldr	r2, [pc, #148]	; (8004d8c <TIM_Base_SetConfig+0x134>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d007      	beq.n	8004d0a <TIM_Base_SetConfig+0xb2>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	4a24      	ldr	r2, [pc, #144]	; (8004d90 <TIM_Base_SetConfig+0x138>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d003      	beq.n	8004d0a <TIM_Base_SetConfig+0xb2>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	4a23      	ldr	r2, [pc, #140]	; (8004d94 <TIM_Base_SetConfig+0x13c>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d108      	bne.n	8004d1c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	68db      	ldr	r3, [r3, #12]
 8004d16:	68fa      	ldr	r2, [r7, #12]
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	695b      	ldr	r3, [r3, #20]
 8004d26:	4313      	orrs	r3, r2
 8004d28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	68fa      	ldr	r2, [r7, #12]
 8004d2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	689a      	ldr	r2, [r3, #8]
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	681a      	ldr	r2, [r3, #0]
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	4a0a      	ldr	r2, [pc, #40]	; (8004d6c <TIM_Base_SetConfig+0x114>)
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d003      	beq.n	8004d50 <TIM_Base_SetConfig+0xf8>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	4a0c      	ldr	r2, [pc, #48]	; (8004d7c <TIM_Base_SetConfig+0x124>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d103      	bne.n	8004d58 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	691a      	ldr	r2, [r3, #16]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	615a      	str	r2, [r3, #20]
}
 8004d5e:	bf00      	nop
 8004d60:	3714      	adds	r7, #20
 8004d62:	46bd      	mov	sp, r7
 8004d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d68:	4770      	bx	lr
 8004d6a:	bf00      	nop
 8004d6c:	40010000 	.word	0x40010000
 8004d70:	40000400 	.word	0x40000400
 8004d74:	40000800 	.word	0x40000800
 8004d78:	40000c00 	.word	0x40000c00
 8004d7c:	40010400 	.word	0x40010400
 8004d80:	40014000 	.word	0x40014000
 8004d84:	40014400 	.word	0x40014400
 8004d88:	40014800 	.word	0x40014800
 8004d8c:	40001800 	.word	0x40001800
 8004d90:	40001c00 	.word	0x40001c00
 8004d94:	40002000 	.word	0x40002000

08004d98 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b087      	sub	sp, #28
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
 8004da0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6a1b      	ldr	r3, [r3, #32]
 8004da6:	f023 0201 	bic.w	r2, r3, #1
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6a1b      	ldr	r3, [r3, #32]
 8004db2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	685b      	ldr	r3, [r3, #4]
 8004db8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	699b      	ldr	r3, [r3, #24]
 8004dbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004dc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	f023 0303 	bic.w	r3, r3, #3
 8004dce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	68fa      	ldr	r2, [r7, #12]
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	f023 0302 	bic.w	r3, r3, #2
 8004de0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	689b      	ldr	r3, [r3, #8]
 8004de6:	697a      	ldr	r2, [r7, #20]
 8004de8:	4313      	orrs	r3, r2
 8004dea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	4a20      	ldr	r2, [pc, #128]	; (8004e70 <TIM_OC1_SetConfig+0xd8>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d003      	beq.n	8004dfc <TIM_OC1_SetConfig+0x64>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	4a1f      	ldr	r2, [pc, #124]	; (8004e74 <TIM_OC1_SetConfig+0xdc>)
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d10c      	bne.n	8004e16 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	f023 0308 	bic.w	r3, r3, #8
 8004e02:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	68db      	ldr	r3, [r3, #12]
 8004e08:	697a      	ldr	r2, [r7, #20]
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	f023 0304 	bic.w	r3, r3, #4
 8004e14:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	4a15      	ldr	r2, [pc, #84]	; (8004e70 <TIM_OC1_SetConfig+0xd8>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d003      	beq.n	8004e26 <TIM_OC1_SetConfig+0x8e>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	4a14      	ldr	r2, [pc, #80]	; (8004e74 <TIM_OC1_SetConfig+0xdc>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d111      	bne.n	8004e4a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004e26:	693b      	ldr	r3, [r7, #16]
 8004e28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004e2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004e2e:	693b      	ldr	r3, [r7, #16]
 8004e30:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004e34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	695b      	ldr	r3, [r3, #20]
 8004e3a:	693a      	ldr	r2, [r7, #16]
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	699b      	ldr	r3, [r3, #24]
 8004e44:	693a      	ldr	r2, [r7, #16]
 8004e46:	4313      	orrs	r3, r2
 8004e48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	693a      	ldr	r2, [r7, #16]
 8004e4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	68fa      	ldr	r2, [r7, #12]
 8004e54:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	685a      	ldr	r2, [r3, #4]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	697a      	ldr	r2, [r7, #20]
 8004e62:	621a      	str	r2, [r3, #32]
}
 8004e64:	bf00      	nop
 8004e66:	371c      	adds	r7, #28
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6e:	4770      	bx	lr
 8004e70:	40010000 	.word	0x40010000
 8004e74:	40010400 	.word	0x40010400

08004e78 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	b087      	sub	sp, #28
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
 8004e80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6a1b      	ldr	r3, [r3, #32]
 8004e86:	f023 0210 	bic.w	r2, r3, #16
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6a1b      	ldr	r3, [r3, #32]
 8004e92:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	699b      	ldr	r3, [r3, #24]
 8004e9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ea6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004eae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	021b      	lsls	r3, r3, #8
 8004eb6:	68fa      	ldr	r2, [r7, #12]
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	f023 0320 	bic.w	r3, r3, #32
 8004ec2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	011b      	lsls	r3, r3, #4
 8004eca:	697a      	ldr	r2, [r7, #20]
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	4a22      	ldr	r2, [pc, #136]	; (8004f5c <TIM_OC2_SetConfig+0xe4>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d003      	beq.n	8004ee0 <TIM_OC2_SetConfig+0x68>
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	4a21      	ldr	r2, [pc, #132]	; (8004f60 <TIM_OC2_SetConfig+0xe8>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d10d      	bne.n	8004efc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004ee0:	697b      	ldr	r3, [r7, #20]
 8004ee2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ee6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	68db      	ldr	r3, [r3, #12]
 8004eec:	011b      	lsls	r3, r3, #4
 8004eee:	697a      	ldr	r2, [r7, #20]
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004efa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	4a17      	ldr	r2, [pc, #92]	; (8004f5c <TIM_OC2_SetConfig+0xe4>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d003      	beq.n	8004f0c <TIM_OC2_SetConfig+0x94>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	4a16      	ldr	r2, [pc, #88]	; (8004f60 <TIM_OC2_SetConfig+0xe8>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d113      	bne.n	8004f34 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004f0c:	693b      	ldr	r3, [r7, #16]
 8004f0e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004f12:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004f14:	693b      	ldr	r3, [r7, #16]
 8004f16:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004f1a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	695b      	ldr	r3, [r3, #20]
 8004f20:	009b      	lsls	r3, r3, #2
 8004f22:	693a      	ldr	r2, [r7, #16]
 8004f24:	4313      	orrs	r3, r2
 8004f26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	699b      	ldr	r3, [r3, #24]
 8004f2c:	009b      	lsls	r3, r3, #2
 8004f2e:	693a      	ldr	r2, [r7, #16]
 8004f30:	4313      	orrs	r3, r2
 8004f32:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	693a      	ldr	r2, [r7, #16]
 8004f38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	68fa      	ldr	r2, [r7, #12]
 8004f3e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	685a      	ldr	r2, [r3, #4]
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	697a      	ldr	r2, [r7, #20]
 8004f4c:	621a      	str	r2, [r3, #32]
}
 8004f4e:	bf00      	nop
 8004f50:	371c      	adds	r7, #28
 8004f52:	46bd      	mov	sp, r7
 8004f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f58:	4770      	bx	lr
 8004f5a:	bf00      	nop
 8004f5c:	40010000 	.word	0x40010000
 8004f60:	40010400 	.word	0x40010400

08004f64 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004f64:	b480      	push	{r7}
 8004f66:	b087      	sub	sp, #28
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
 8004f6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6a1b      	ldr	r3, [r3, #32]
 8004f72:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6a1b      	ldr	r3, [r3, #32]
 8004f7e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	69db      	ldr	r3, [r3, #28]
 8004f8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	f023 0303 	bic.w	r3, r3, #3
 8004f9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	68fa      	ldr	r2, [r7, #12]
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004fac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	689b      	ldr	r3, [r3, #8]
 8004fb2:	021b      	lsls	r3, r3, #8
 8004fb4:	697a      	ldr	r2, [r7, #20]
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	4a21      	ldr	r2, [pc, #132]	; (8005044 <TIM_OC3_SetConfig+0xe0>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d003      	beq.n	8004fca <TIM_OC3_SetConfig+0x66>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	4a20      	ldr	r2, [pc, #128]	; (8005048 <TIM_OC3_SetConfig+0xe4>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d10d      	bne.n	8004fe6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004fd0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	68db      	ldr	r3, [r3, #12]
 8004fd6:	021b      	lsls	r3, r3, #8
 8004fd8:	697a      	ldr	r2, [r7, #20]
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004fe4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	4a16      	ldr	r2, [pc, #88]	; (8005044 <TIM_OC3_SetConfig+0xe0>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d003      	beq.n	8004ff6 <TIM_OC3_SetConfig+0x92>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	4a15      	ldr	r2, [pc, #84]	; (8005048 <TIM_OC3_SetConfig+0xe4>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d113      	bne.n	800501e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004ffc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004ffe:	693b      	ldr	r3, [r7, #16]
 8005000:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005004:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	695b      	ldr	r3, [r3, #20]
 800500a:	011b      	lsls	r3, r3, #4
 800500c:	693a      	ldr	r2, [r7, #16]
 800500e:	4313      	orrs	r3, r2
 8005010:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	699b      	ldr	r3, [r3, #24]
 8005016:	011b      	lsls	r3, r3, #4
 8005018:	693a      	ldr	r2, [r7, #16]
 800501a:	4313      	orrs	r3, r2
 800501c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	693a      	ldr	r2, [r7, #16]
 8005022:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	68fa      	ldr	r2, [r7, #12]
 8005028:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	685a      	ldr	r2, [r3, #4]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	697a      	ldr	r2, [r7, #20]
 8005036:	621a      	str	r2, [r3, #32]
}
 8005038:	bf00      	nop
 800503a:	371c      	adds	r7, #28
 800503c:	46bd      	mov	sp, r7
 800503e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005042:	4770      	bx	lr
 8005044:	40010000 	.word	0x40010000
 8005048:	40010400 	.word	0x40010400

0800504c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800504c:	b480      	push	{r7}
 800504e:	b087      	sub	sp, #28
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
 8005054:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6a1b      	ldr	r3, [r3, #32]
 800505a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6a1b      	ldr	r3, [r3, #32]
 8005066:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	685b      	ldr	r3, [r3, #4]
 800506c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	69db      	ldr	r3, [r3, #28]
 8005072:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800507a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005082:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	021b      	lsls	r3, r3, #8
 800508a:	68fa      	ldr	r2, [r7, #12]
 800508c:	4313      	orrs	r3, r2
 800508e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005090:	693b      	ldr	r3, [r7, #16]
 8005092:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005096:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	689b      	ldr	r3, [r3, #8]
 800509c:	031b      	lsls	r3, r3, #12
 800509e:	693a      	ldr	r2, [r7, #16]
 80050a0:	4313      	orrs	r3, r2
 80050a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	4a12      	ldr	r2, [pc, #72]	; (80050f0 <TIM_OC4_SetConfig+0xa4>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d003      	beq.n	80050b4 <TIM_OC4_SetConfig+0x68>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	4a11      	ldr	r2, [pc, #68]	; (80050f4 <TIM_OC4_SetConfig+0xa8>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d109      	bne.n	80050c8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80050b4:	697b      	ldr	r3, [r7, #20]
 80050b6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80050ba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	695b      	ldr	r3, [r3, #20]
 80050c0:	019b      	lsls	r3, r3, #6
 80050c2:	697a      	ldr	r2, [r7, #20]
 80050c4:	4313      	orrs	r3, r2
 80050c6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	697a      	ldr	r2, [r7, #20]
 80050cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	68fa      	ldr	r2, [r7, #12]
 80050d2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	685a      	ldr	r2, [r3, #4]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	693a      	ldr	r2, [r7, #16]
 80050e0:	621a      	str	r2, [r3, #32]
}
 80050e2:	bf00      	nop
 80050e4:	371c      	adds	r7, #28
 80050e6:	46bd      	mov	sp, r7
 80050e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ec:	4770      	bx	lr
 80050ee:	bf00      	nop
 80050f0:	40010000 	.word	0x40010000
 80050f4:	40010400 	.word	0x40010400

080050f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050f8:	b480      	push	{r7}
 80050fa:	b087      	sub	sp, #28
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	60f8      	str	r0, [r7, #12]
 8005100:	60b9      	str	r1, [r7, #8]
 8005102:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	6a1b      	ldr	r3, [r3, #32]
 8005108:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	6a1b      	ldr	r3, [r3, #32]
 800510e:	f023 0201 	bic.w	r2, r3, #1
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	699b      	ldr	r3, [r3, #24]
 800511a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005122:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	011b      	lsls	r3, r3, #4
 8005128:	693a      	ldr	r2, [r7, #16]
 800512a:	4313      	orrs	r3, r2
 800512c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800512e:	697b      	ldr	r3, [r7, #20]
 8005130:	f023 030a 	bic.w	r3, r3, #10
 8005134:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005136:	697a      	ldr	r2, [r7, #20]
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	4313      	orrs	r3, r2
 800513c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	693a      	ldr	r2, [r7, #16]
 8005142:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	697a      	ldr	r2, [r7, #20]
 8005148:	621a      	str	r2, [r3, #32]
}
 800514a:	bf00      	nop
 800514c:	371c      	adds	r7, #28
 800514e:	46bd      	mov	sp, r7
 8005150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005154:	4770      	bx	lr

08005156 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005156:	b480      	push	{r7}
 8005158:	b087      	sub	sp, #28
 800515a:	af00      	add	r7, sp, #0
 800515c:	60f8      	str	r0, [r7, #12]
 800515e:	60b9      	str	r1, [r7, #8]
 8005160:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	6a1b      	ldr	r3, [r3, #32]
 8005166:	f023 0210 	bic.w	r2, r3, #16
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	699b      	ldr	r3, [r3, #24]
 8005172:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	6a1b      	ldr	r3, [r3, #32]
 8005178:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005180:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	031b      	lsls	r3, r3, #12
 8005186:	697a      	ldr	r2, [r7, #20]
 8005188:	4313      	orrs	r3, r2
 800518a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800518c:	693b      	ldr	r3, [r7, #16]
 800518e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005192:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	011b      	lsls	r3, r3, #4
 8005198:	693a      	ldr	r2, [r7, #16]
 800519a:	4313      	orrs	r3, r2
 800519c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	697a      	ldr	r2, [r7, #20]
 80051a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	693a      	ldr	r2, [r7, #16]
 80051a8:	621a      	str	r2, [r3, #32]
}
 80051aa:	bf00      	nop
 80051ac:	371c      	adds	r7, #28
 80051ae:	46bd      	mov	sp, r7
 80051b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b4:	4770      	bx	lr

080051b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80051b6:	b480      	push	{r7}
 80051b8:	b085      	sub	sp, #20
 80051ba:	af00      	add	r7, sp, #0
 80051bc:	6078      	str	r0, [r7, #4]
 80051be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	689b      	ldr	r3, [r3, #8]
 80051c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80051ce:	683a      	ldr	r2, [r7, #0]
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	4313      	orrs	r3, r2
 80051d4:	f043 0307 	orr.w	r3, r3, #7
 80051d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	68fa      	ldr	r2, [r7, #12]
 80051de:	609a      	str	r2, [r3, #8]
}
 80051e0:	bf00      	nop
 80051e2:	3714      	adds	r7, #20
 80051e4:	46bd      	mov	sp, r7
 80051e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ea:	4770      	bx	lr

080051ec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b087      	sub	sp, #28
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	60f8      	str	r0, [r7, #12]
 80051f4:	60b9      	str	r1, [r7, #8]
 80051f6:	607a      	str	r2, [r7, #4]
 80051f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	689b      	ldr	r3, [r3, #8]
 80051fe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005200:	697b      	ldr	r3, [r7, #20]
 8005202:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005206:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	021a      	lsls	r2, r3, #8
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	431a      	orrs	r2, r3
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	4313      	orrs	r3, r2
 8005214:	697a      	ldr	r2, [r7, #20]
 8005216:	4313      	orrs	r3, r2
 8005218:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	697a      	ldr	r2, [r7, #20]
 800521e:	609a      	str	r2, [r3, #8]
}
 8005220:	bf00      	nop
 8005222:	371c      	adds	r7, #28
 8005224:	46bd      	mov	sp, r7
 8005226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522a:	4770      	bx	lr

0800522c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800522c:	b480      	push	{r7}
 800522e:	b087      	sub	sp, #28
 8005230:	af00      	add	r7, sp, #0
 8005232:	60f8      	str	r0, [r7, #12]
 8005234:	60b9      	str	r1, [r7, #8]
 8005236:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005238:	68bb      	ldr	r3, [r7, #8]
 800523a:	f003 031f 	and.w	r3, r3, #31
 800523e:	2201      	movs	r2, #1
 8005240:	fa02 f303 	lsl.w	r3, r2, r3
 8005244:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	6a1a      	ldr	r2, [r3, #32]
 800524a:	697b      	ldr	r3, [r7, #20]
 800524c:	43db      	mvns	r3, r3
 800524e:	401a      	ands	r2, r3
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	6a1a      	ldr	r2, [r3, #32]
 8005258:	68bb      	ldr	r3, [r7, #8]
 800525a:	f003 031f 	and.w	r3, r3, #31
 800525e:	6879      	ldr	r1, [r7, #4]
 8005260:	fa01 f303 	lsl.w	r3, r1, r3
 8005264:	431a      	orrs	r2, r3
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	621a      	str	r2, [r3, #32]
}
 800526a:	bf00      	nop
 800526c:	371c      	adds	r7, #28
 800526e:	46bd      	mov	sp, r7
 8005270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005274:	4770      	bx	lr
	...

08005278 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005278:	b480      	push	{r7}
 800527a:	b085      	sub	sp, #20
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
 8005280:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005288:	2b01      	cmp	r3, #1
 800528a:	d101      	bne.n	8005290 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800528c:	2302      	movs	r3, #2
 800528e:	e05a      	b.n	8005346 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2201      	movs	r2, #1
 8005294:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2202      	movs	r2, #2
 800529c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	685b      	ldr	r3, [r3, #4]
 80052a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	689b      	ldr	r3, [r3, #8]
 80052ae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052b6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	68fa      	ldr	r2, [r7, #12]
 80052be:	4313      	orrs	r3, r2
 80052c0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	68fa      	ldr	r2, [r7, #12]
 80052c8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a21      	ldr	r2, [pc, #132]	; (8005354 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d022      	beq.n	800531a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052dc:	d01d      	beq.n	800531a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a1d      	ldr	r2, [pc, #116]	; (8005358 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d018      	beq.n	800531a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4a1b      	ldr	r2, [pc, #108]	; (800535c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d013      	beq.n	800531a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	4a1a      	ldr	r2, [pc, #104]	; (8005360 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d00e      	beq.n	800531a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a18      	ldr	r2, [pc, #96]	; (8005364 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d009      	beq.n	800531a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4a17      	ldr	r2, [pc, #92]	; (8005368 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800530c:	4293      	cmp	r3, r2
 800530e:	d004      	beq.n	800531a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	4a15      	ldr	r2, [pc, #84]	; (800536c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d10c      	bne.n	8005334 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800531a:	68bb      	ldr	r3, [r7, #8]
 800531c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005320:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	68ba      	ldr	r2, [r7, #8]
 8005328:	4313      	orrs	r3, r2
 800532a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	68ba      	ldr	r2, [r7, #8]
 8005332:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2201      	movs	r2, #1
 8005338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2200      	movs	r2, #0
 8005340:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005344:	2300      	movs	r3, #0
}
 8005346:	4618      	mov	r0, r3
 8005348:	3714      	adds	r7, #20
 800534a:	46bd      	mov	sp, r7
 800534c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005350:	4770      	bx	lr
 8005352:	bf00      	nop
 8005354:	40010000 	.word	0x40010000
 8005358:	40000400 	.word	0x40000400
 800535c:	40000800 	.word	0x40000800
 8005360:	40000c00 	.word	0x40000c00
 8005364:	40010400 	.word	0x40010400
 8005368:	40014000 	.word	0x40014000
 800536c:	40001800 	.word	0x40001800

08005370 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005370:	b480      	push	{r7}
 8005372:	b083      	sub	sp, #12
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005378:	bf00      	nop
 800537a:	370c      	adds	r7, #12
 800537c:	46bd      	mov	sp, r7
 800537e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005382:	4770      	bx	lr

08005384 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005384:	b480      	push	{r7}
 8005386:	b083      	sub	sp, #12
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800538c:	bf00      	nop
 800538e:	370c      	adds	r7, #12
 8005390:	46bd      	mov	sp, r7
 8005392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005396:	4770      	bx	lr

08005398 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b082      	sub	sp, #8
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d101      	bne.n	80053aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80053a6:	2301      	movs	r3, #1
 80053a8:	e03f      	b.n	800542a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053b0:	b2db      	uxtb	r3, r3
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d106      	bne.n	80053c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2200      	movs	r2, #0
 80053ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	f7fc fe9a 	bl	80020f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2224      	movs	r2, #36	; 0x24
 80053c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	68da      	ldr	r2, [r3, #12]
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80053da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80053dc:	6878      	ldr	r0, [r7, #4]
 80053de:	f000 fde9 	bl	8005fb4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	691a      	ldr	r2, [r3, #16]
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80053f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	695a      	ldr	r2, [r3, #20]
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005400:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	68da      	ldr	r2, [r3, #12]
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005410:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2200      	movs	r2, #0
 8005416:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2220      	movs	r2, #32
 800541c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2220      	movs	r2, #32
 8005424:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005428:	2300      	movs	r3, #0
}
 800542a:	4618      	mov	r0, r3
 800542c:	3708      	adds	r7, #8
 800542e:	46bd      	mov	sp, r7
 8005430:	bd80      	pop	{r7, pc}

08005432 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005432:	b580      	push	{r7, lr}
 8005434:	b08a      	sub	sp, #40	; 0x28
 8005436:	af02      	add	r7, sp, #8
 8005438:	60f8      	str	r0, [r7, #12]
 800543a:	60b9      	str	r1, [r7, #8]
 800543c:	603b      	str	r3, [r7, #0]
 800543e:	4613      	mov	r3, r2
 8005440:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005442:	2300      	movs	r3, #0
 8005444:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800544c:	b2db      	uxtb	r3, r3
 800544e:	2b20      	cmp	r3, #32
 8005450:	d17c      	bne.n	800554c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d002      	beq.n	800545e <HAL_UART_Transmit+0x2c>
 8005458:	88fb      	ldrh	r3, [r7, #6]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d101      	bne.n	8005462 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800545e:	2301      	movs	r3, #1
 8005460:	e075      	b.n	800554e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005468:	2b01      	cmp	r3, #1
 800546a:	d101      	bne.n	8005470 <HAL_UART_Transmit+0x3e>
 800546c:	2302      	movs	r3, #2
 800546e:	e06e      	b.n	800554e <HAL_UART_Transmit+0x11c>
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	2201      	movs	r2, #1
 8005474:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2200      	movs	r2, #0
 800547c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	2221      	movs	r2, #33	; 0x21
 8005482:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005486:	f7fc ffb5 	bl	80023f4 <HAL_GetTick>
 800548a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	88fa      	ldrh	r2, [r7, #6]
 8005490:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	88fa      	ldrh	r2, [r7, #6]
 8005496:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	689b      	ldr	r3, [r3, #8]
 800549c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054a0:	d108      	bne.n	80054b4 <HAL_UART_Transmit+0x82>
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	691b      	ldr	r3, [r3, #16]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d104      	bne.n	80054b4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80054aa:	2300      	movs	r3, #0
 80054ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80054ae:	68bb      	ldr	r3, [r7, #8]
 80054b0:	61bb      	str	r3, [r7, #24]
 80054b2:	e003      	b.n	80054bc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80054b8:	2300      	movs	r3, #0
 80054ba:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	2200      	movs	r2, #0
 80054c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80054c4:	e02a      	b.n	800551c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	9300      	str	r3, [sp, #0]
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	2200      	movs	r2, #0
 80054ce:	2180      	movs	r1, #128	; 0x80
 80054d0:	68f8      	ldr	r0, [r7, #12]
 80054d2:	f000 fb29 	bl	8005b28 <UART_WaitOnFlagUntilTimeout>
 80054d6:	4603      	mov	r3, r0
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d001      	beq.n	80054e0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80054dc:	2303      	movs	r3, #3
 80054de:	e036      	b.n	800554e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80054e0:	69fb      	ldr	r3, [r7, #28]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d10b      	bne.n	80054fe <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80054e6:	69bb      	ldr	r3, [r7, #24]
 80054e8:	881b      	ldrh	r3, [r3, #0]
 80054ea:	461a      	mov	r2, r3
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80054f4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80054f6:	69bb      	ldr	r3, [r7, #24]
 80054f8:	3302      	adds	r3, #2
 80054fa:	61bb      	str	r3, [r7, #24]
 80054fc:	e007      	b.n	800550e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80054fe:	69fb      	ldr	r3, [r7, #28]
 8005500:	781a      	ldrb	r2, [r3, #0]
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005508:	69fb      	ldr	r3, [r7, #28]
 800550a:	3301      	adds	r3, #1
 800550c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005512:	b29b      	uxth	r3, r3
 8005514:	3b01      	subs	r3, #1
 8005516:	b29a      	uxth	r2, r3
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005520:	b29b      	uxth	r3, r3
 8005522:	2b00      	cmp	r3, #0
 8005524:	d1cf      	bne.n	80054c6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	9300      	str	r3, [sp, #0]
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	2200      	movs	r2, #0
 800552e:	2140      	movs	r1, #64	; 0x40
 8005530:	68f8      	ldr	r0, [r7, #12]
 8005532:	f000 faf9 	bl	8005b28 <UART_WaitOnFlagUntilTimeout>
 8005536:	4603      	mov	r3, r0
 8005538:	2b00      	cmp	r3, #0
 800553a:	d001      	beq.n	8005540 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800553c:	2303      	movs	r3, #3
 800553e:	e006      	b.n	800554e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2220      	movs	r2, #32
 8005544:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005548:	2300      	movs	r3, #0
 800554a:	e000      	b.n	800554e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800554c:	2302      	movs	r3, #2
  }
}
 800554e:	4618      	mov	r0, r3
 8005550:	3720      	adds	r7, #32
 8005552:	46bd      	mov	sp, r7
 8005554:	bd80      	pop	{r7, pc}

08005556 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005556:	b580      	push	{r7, lr}
 8005558:	b084      	sub	sp, #16
 800555a:	af00      	add	r7, sp, #0
 800555c:	60f8      	str	r0, [r7, #12]
 800555e:	60b9      	str	r1, [r7, #8]
 8005560:	4613      	mov	r3, r2
 8005562:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800556a:	b2db      	uxtb	r3, r3
 800556c:	2b20      	cmp	r3, #32
 800556e:	d11d      	bne.n	80055ac <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d002      	beq.n	800557c <HAL_UART_Receive_IT+0x26>
 8005576:	88fb      	ldrh	r3, [r7, #6]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d101      	bne.n	8005580 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800557c:	2301      	movs	r3, #1
 800557e:	e016      	b.n	80055ae <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005586:	2b01      	cmp	r3, #1
 8005588:	d101      	bne.n	800558e <HAL_UART_Receive_IT+0x38>
 800558a:	2302      	movs	r3, #2
 800558c:	e00f      	b.n	80055ae <HAL_UART_Receive_IT+0x58>
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	2201      	movs	r2, #1
 8005592:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	2200      	movs	r2, #0
 800559a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800559c:	88fb      	ldrh	r3, [r7, #6]
 800559e:	461a      	mov	r2, r3
 80055a0:	68b9      	ldr	r1, [r7, #8]
 80055a2:	68f8      	ldr	r0, [r7, #12]
 80055a4:	f000 fb2e 	bl	8005c04 <UART_Start_Receive_IT>
 80055a8:	4603      	mov	r3, r0
 80055aa:	e000      	b.n	80055ae <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80055ac:	2302      	movs	r3, #2
  }
}
 80055ae:	4618      	mov	r0, r3
 80055b0:	3710      	adds	r7, #16
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bd80      	pop	{r7, pc}
	...

080055b8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b0ba      	sub	sp, #232	; 0xe8
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	68db      	ldr	r3, [r3, #12]
 80055d0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	695b      	ldr	r3, [r3, #20]
 80055da:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80055de:	2300      	movs	r3, #0
 80055e0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80055e4:	2300      	movs	r3, #0
 80055e6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80055ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055ee:	f003 030f 	and.w	r3, r3, #15
 80055f2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80055f6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d10f      	bne.n	800561e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80055fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005602:	f003 0320 	and.w	r3, r3, #32
 8005606:	2b00      	cmp	r3, #0
 8005608:	d009      	beq.n	800561e <HAL_UART_IRQHandler+0x66>
 800560a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800560e:	f003 0320 	and.w	r3, r3, #32
 8005612:	2b00      	cmp	r3, #0
 8005614:	d003      	beq.n	800561e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	f000 fc11 	bl	8005e3e <UART_Receive_IT>
      return;
 800561c:	e256      	b.n	8005acc <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800561e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005622:	2b00      	cmp	r3, #0
 8005624:	f000 80de 	beq.w	80057e4 <HAL_UART_IRQHandler+0x22c>
 8005628:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800562c:	f003 0301 	and.w	r3, r3, #1
 8005630:	2b00      	cmp	r3, #0
 8005632:	d106      	bne.n	8005642 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005634:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005638:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800563c:	2b00      	cmp	r3, #0
 800563e:	f000 80d1 	beq.w	80057e4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005642:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005646:	f003 0301 	and.w	r3, r3, #1
 800564a:	2b00      	cmp	r3, #0
 800564c:	d00b      	beq.n	8005666 <HAL_UART_IRQHandler+0xae>
 800564e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005652:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005656:	2b00      	cmp	r3, #0
 8005658:	d005      	beq.n	8005666 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800565e:	f043 0201 	orr.w	r2, r3, #1
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005666:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800566a:	f003 0304 	and.w	r3, r3, #4
 800566e:	2b00      	cmp	r3, #0
 8005670:	d00b      	beq.n	800568a <HAL_UART_IRQHandler+0xd2>
 8005672:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005676:	f003 0301 	and.w	r3, r3, #1
 800567a:	2b00      	cmp	r3, #0
 800567c:	d005      	beq.n	800568a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005682:	f043 0202 	orr.w	r2, r3, #2
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800568a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800568e:	f003 0302 	and.w	r3, r3, #2
 8005692:	2b00      	cmp	r3, #0
 8005694:	d00b      	beq.n	80056ae <HAL_UART_IRQHandler+0xf6>
 8005696:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800569a:	f003 0301 	and.w	r3, r3, #1
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d005      	beq.n	80056ae <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056a6:	f043 0204 	orr.w	r2, r3, #4
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80056ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056b2:	f003 0308 	and.w	r3, r3, #8
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d011      	beq.n	80056de <HAL_UART_IRQHandler+0x126>
 80056ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80056be:	f003 0320 	and.w	r3, r3, #32
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d105      	bne.n	80056d2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80056c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80056ca:	f003 0301 	and.w	r3, r3, #1
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d005      	beq.n	80056de <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056d6:	f043 0208 	orr.w	r2, r3, #8
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	f000 81ed 	beq.w	8005ac2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80056e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056ec:	f003 0320 	and.w	r3, r3, #32
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d008      	beq.n	8005706 <HAL_UART_IRQHandler+0x14e>
 80056f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80056f8:	f003 0320 	and.w	r3, r3, #32
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d002      	beq.n	8005706 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005700:	6878      	ldr	r0, [r7, #4]
 8005702:	f000 fb9c 	bl	8005e3e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	695b      	ldr	r3, [r3, #20]
 800570c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005710:	2b40      	cmp	r3, #64	; 0x40
 8005712:	bf0c      	ite	eq
 8005714:	2301      	moveq	r3, #1
 8005716:	2300      	movne	r3, #0
 8005718:	b2db      	uxtb	r3, r3
 800571a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005722:	f003 0308 	and.w	r3, r3, #8
 8005726:	2b00      	cmp	r3, #0
 8005728:	d103      	bne.n	8005732 <HAL_UART_IRQHandler+0x17a>
 800572a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800572e:	2b00      	cmp	r3, #0
 8005730:	d04f      	beq.n	80057d2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005732:	6878      	ldr	r0, [r7, #4]
 8005734:	f000 faa4 	bl	8005c80 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	695b      	ldr	r3, [r3, #20]
 800573e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005742:	2b40      	cmp	r3, #64	; 0x40
 8005744:	d141      	bne.n	80057ca <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	3314      	adds	r3, #20
 800574c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005750:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005754:	e853 3f00 	ldrex	r3, [r3]
 8005758:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800575c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005760:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005764:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	3314      	adds	r3, #20
 800576e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005772:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005776:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800577a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800577e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005782:	e841 2300 	strex	r3, r2, [r1]
 8005786:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800578a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800578e:	2b00      	cmp	r3, #0
 8005790:	d1d9      	bne.n	8005746 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005796:	2b00      	cmp	r3, #0
 8005798:	d013      	beq.n	80057c2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800579e:	4a7d      	ldr	r2, [pc, #500]	; (8005994 <HAL_UART_IRQHandler+0x3dc>)
 80057a0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057a6:	4618      	mov	r0, r3
 80057a8:	f7fd f8dc 	bl	8002964 <HAL_DMA_Abort_IT>
 80057ac:	4603      	mov	r3, r0
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d016      	beq.n	80057e0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057b8:	687a      	ldr	r2, [r7, #4]
 80057ba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80057bc:	4610      	mov	r0, r2
 80057be:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057c0:	e00e      	b.n	80057e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	f000 f99a 	bl	8005afc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057c8:	e00a      	b.n	80057e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80057ca:	6878      	ldr	r0, [r7, #4]
 80057cc:	f000 f996 	bl	8005afc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057d0:	e006      	b.n	80057e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80057d2:	6878      	ldr	r0, [r7, #4]
 80057d4:	f000 f992 	bl	8005afc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2200      	movs	r2, #0
 80057dc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80057de:	e170      	b.n	8005ac2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057e0:	bf00      	nop
    return;
 80057e2:	e16e      	b.n	8005ac2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057e8:	2b01      	cmp	r3, #1
 80057ea:	f040 814a 	bne.w	8005a82 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80057ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057f2:	f003 0310 	and.w	r3, r3, #16
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	f000 8143 	beq.w	8005a82 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80057fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005800:	f003 0310 	and.w	r3, r3, #16
 8005804:	2b00      	cmp	r3, #0
 8005806:	f000 813c 	beq.w	8005a82 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800580a:	2300      	movs	r3, #0
 800580c:	60bb      	str	r3, [r7, #8]
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	60bb      	str	r3, [r7, #8]
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	685b      	ldr	r3, [r3, #4]
 800581c:	60bb      	str	r3, [r7, #8]
 800581e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	695b      	ldr	r3, [r3, #20]
 8005826:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800582a:	2b40      	cmp	r3, #64	; 0x40
 800582c:	f040 80b4 	bne.w	8005998 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	685b      	ldr	r3, [r3, #4]
 8005838:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800583c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005840:	2b00      	cmp	r3, #0
 8005842:	f000 8140 	beq.w	8005ac6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800584a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800584e:	429a      	cmp	r2, r3
 8005850:	f080 8139 	bcs.w	8005ac6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800585a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005860:	69db      	ldr	r3, [r3, #28]
 8005862:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005866:	f000 8088 	beq.w	800597a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	330c      	adds	r3, #12
 8005870:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005874:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005878:	e853 3f00 	ldrex	r3, [r3]
 800587c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005880:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005884:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005888:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	330c      	adds	r3, #12
 8005892:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005896:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800589a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800589e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80058a2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80058a6:	e841 2300 	strex	r3, r2, [r1]
 80058aa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80058ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d1d9      	bne.n	800586a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	3314      	adds	r3, #20
 80058bc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058be:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80058c0:	e853 3f00 	ldrex	r3, [r3]
 80058c4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80058c6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80058c8:	f023 0301 	bic.w	r3, r3, #1
 80058cc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	3314      	adds	r3, #20
 80058d6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80058da:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80058de:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058e0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80058e2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80058e6:	e841 2300 	strex	r3, r2, [r1]
 80058ea:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80058ec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d1e1      	bne.n	80058b6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	3314      	adds	r3, #20
 80058f8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80058fc:	e853 3f00 	ldrex	r3, [r3]
 8005900:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005902:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005904:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005908:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	3314      	adds	r3, #20
 8005912:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005916:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005918:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800591a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800591c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800591e:	e841 2300 	strex	r3, r2, [r1]
 8005922:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005924:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005926:	2b00      	cmp	r3, #0
 8005928:	d1e3      	bne.n	80058f2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2220      	movs	r2, #32
 800592e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2200      	movs	r2, #0
 8005936:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	330c      	adds	r3, #12
 800593e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005940:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005942:	e853 3f00 	ldrex	r3, [r3]
 8005946:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005948:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800594a:	f023 0310 	bic.w	r3, r3, #16
 800594e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	330c      	adds	r3, #12
 8005958:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800595c:	65ba      	str	r2, [r7, #88]	; 0x58
 800595e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005960:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005962:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005964:	e841 2300 	strex	r3, r2, [r1]
 8005968:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800596a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800596c:	2b00      	cmp	r3, #0
 800596e:	d1e3      	bne.n	8005938 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005974:	4618      	mov	r0, r3
 8005976:	f7fc ff85 	bl	8002884 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005982:	b29b      	uxth	r3, r3
 8005984:	1ad3      	subs	r3, r2, r3
 8005986:	b29b      	uxth	r3, r3
 8005988:	4619      	mov	r1, r3
 800598a:	6878      	ldr	r0, [r7, #4]
 800598c:	f000 f8c0 	bl	8005b10 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005990:	e099      	b.n	8005ac6 <HAL_UART_IRQHandler+0x50e>
 8005992:	bf00      	nop
 8005994:	08005d47 	.word	0x08005d47
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80059a0:	b29b      	uxth	r3, r3
 80059a2:	1ad3      	subs	r3, r2, r3
 80059a4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80059ac:	b29b      	uxth	r3, r3
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	f000 808b 	beq.w	8005aca <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80059b4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	f000 8086 	beq.w	8005aca <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	330c      	adds	r3, #12
 80059c4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059c8:	e853 3f00 	ldrex	r3, [r3]
 80059cc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80059ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059d0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80059d4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	330c      	adds	r3, #12
 80059de:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80059e2:	647a      	str	r2, [r7, #68]	; 0x44
 80059e4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059e6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80059e8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80059ea:	e841 2300 	strex	r3, r2, [r1]
 80059ee:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80059f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d1e3      	bne.n	80059be <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	3314      	adds	r3, #20
 80059fc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a00:	e853 3f00 	ldrex	r3, [r3]
 8005a04:	623b      	str	r3, [r7, #32]
   return(result);
 8005a06:	6a3b      	ldr	r3, [r7, #32]
 8005a08:	f023 0301 	bic.w	r3, r3, #1
 8005a0c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	3314      	adds	r3, #20
 8005a16:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005a1a:	633a      	str	r2, [r7, #48]	; 0x30
 8005a1c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a1e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005a20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005a22:	e841 2300 	strex	r3, r2, [r1]
 8005a26:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005a28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d1e3      	bne.n	80059f6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2220      	movs	r2, #32
 8005a32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	330c      	adds	r3, #12
 8005a42:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	e853 3f00 	ldrex	r3, [r3]
 8005a4a:	60fb      	str	r3, [r7, #12]
   return(result);
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	f023 0310 	bic.w	r3, r3, #16
 8005a52:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	330c      	adds	r3, #12
 8005a5c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005a60:	61fa      	str	r2, [r7, #28]
 8005a62:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a64:	69b9      	ldr	r1, [r7, #24]
 8005a66:	69fa      	ldr	r2, [r7, #28]
 8005a68:	e841 2300 	strex	r3, r2, [r1]
 8005a6c:	617b      	str	r3, [r7, #20]
   return(result);
 8005a6e:	697b      	ldr	r3, [r7, #20]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d1e3      	bne.n	8005a3c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005a74:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005a78:	4619      	mov	r1, r3
 8005a7a:	6878      	ldr	r0, [r7, #4]
 8005a7c:	f000 f848 	bl	8005b10 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005a80:	e023      	b.n	8005aca <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005a82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d009      	beq.n	8005aa2 <HAL_UART_IRQHandler+0x4ea>
 8005a8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d003      	beq.n	8005aa2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005a9a:	6878      	ldr	r0, [r7, #4]
 8005a9c:	f000 f967 	bl	8005d6e <UART_Transmit_IT>
    return;
 8005aa0:	e014      	b.n	8005acc <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005aa2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005aa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d00e      	beq.n	8005acc <HAL_UART_IRQHandler+0x514>
 8005aae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ab2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d008      	beq.n	8005acc <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005aba:	6878      	ldr	r0, [r7, #4]
 8005abc:	f000 f9a7 	bl	8005e0e <UART_EndTransmit_IT>
    return;
 8005ac0:	e004      	b.n	8005acc <HAL_UART_IRQHandler+0x514>
    return;
 8005ac2:	bf00      	nop
 8005ac4:	e002      	b.n	8005acc <HAL_UART_IRQHandler+0x514>
      return;
 8005ac6:	bf00      	nop
 8005ac8:	e000      	b.n	8005acc <HAL_UART_IRQHandler+0x514>
      return;
 8005aca:	bf00      	nop
  }
}
 8005acc:	37e8      	adds	r7, #232	; 0xe8
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bd80      	pop	{r7, pc}
 8005ad2:	bf00      	nop

08005ad4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	b083      	sub	sp, #12
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005adc:	bf00      	nop
 8005ade:	370c      	adds	r7, #12
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae6:	4770      	bx	lr

08005ae8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005ae8:	b480      	push	{r7}
 8005aea:	b083      	sub	sp, #12
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005af0:	bf00      	nop
 8005af2:	370c      	adds	r7, #12
 8005af4:	46bd      	mov	sp, r7
 8005af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afa:	4770      	bx	lr

08005afc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005afc:	b480      	push	{r7}
 8005afe:	b083      	sub	sp, #12
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005b04:	bf00      	nop
 8005b06:	370c      	adds	r7, #12
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0e:	4770      	bx	lr

08005b10 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005b10:	b480      	push	{r7}
 8005b12:	b083      	sub	sp, #12
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
 8005b18:	460b      	mov	r3, r1
 8005b1a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005b1c:	bf00      	nop
 8005b1e:	370c      	adds	r7, #12
 8005b20:	46bd      	mov	sp, r7
 8005b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b26:	4770      	bx	lr

08005b28 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b090      	sub	sp, #64	; 0x40
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	60f8      	str	r0, [r7, #12]
 8005b30:	60b9      	str	r1, [r7, #8]
 8005b32:	603b      	str	r3, [r7, #0]
 8005b34:	4613      	mov	r3, r2
 8005b36:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b38:	e050      	b.n	8005bdc <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b3a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b3c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005b40:	d04c      	beq.n	8005bdc <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005b42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d007      	beq.n	8005b58 <UART_WaitOnFlagUntilTimeout+0x30>
 8005b48:	f7fc fc54 	bl	80023f4 <HAL_GetTick>
 8005b4c:	4602      	mov	r2, r0
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	1ad3      	subs	r3, r2, r3
 8005b52:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005b54:	429a      	cmp	r2, r3
 8005b56:	d241      	bcs.n	8005bdc <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	330c      	adds	r3, #12
 8005b5e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b62:	e853 3f00 	ldrex	r3, [r3]
 8005b66:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b6a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005b6e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	330c      	adds	r3, #12
 8005b76:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005b78:	637a      	str	r2, [r7, #52]	; 0x34
 8005b7a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b7c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005b7e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005b80:	e841 2300 	strex	r3, r2, [r1]
 8005b84:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005b86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d1e5      	bne.n	8005b58 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	3314      	adds	r3, #20
 8005b92:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b94:	697b      	ldr	r3, [r7, #20]
 8005b96:	e853 3f00 	ldrex	r3, [r3]
 8005b9a:	613b      	str	r3, [r7, #16]
   return(result);
 8005b9c:	693b      	ldr	r3, [r7, #16]
 8005b9e:	f023 0301 	bic.w	r3, r3, #1
 8005ba2:	63bb      	str	r3, [r7, #56]	; 0x38
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	3314      	adds	r3, #20
 8005baa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005bac:	623a      	str	r2, [r7, #32]
 8005bae:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bb0:	69f9      	ldr	r1, [r7, #28]
 8005bb2:	6a3a      	ldr	r2, [r7, #32]
 8005bb4:	e841 2300 	strex	r3, r2, [r1]
 8005bb8:	61bb      	str	r3, [r7, #24]
   return(result);
 8005bba:	69bb      	ldr	r3, [r7, #24]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d1e5      	bne.n	8005b8c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	2220      	movs	r2, #32
 8005bc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	2220      	movs	r2, #32
 8005bcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005bd8:	2303      	movs	r3, #3
 8005bda:	e00f      	b.n	8005bfc <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	681a      	ldr	r2, [r3, #0]
 8005be2:	68bb      	ldr	r3, [r7, #8]
 8005be4:	4013      	ands	r3, r2
 8005be6:	68ba      	ldr	r2, [r7, #8]
 8005be8:	429a      	cmp	r2, r3
 8005bea:	bf0c      	ite	eq
 8005bec:	2301      	moveq	r3, #1
 8005bee:	2300      	movne	r3, #0
 8005bf0:	b2db      	uxtb	r3, r3
 8005bf2:	461a      	mov	r2, r3
 8005bf4:	79fb      	ldrb	r3, [r7, #7]
 8005bf6:	429a      	cmp	r2, r3
 8005bf8:	d09f      	beq.n	8005b3a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005bfa:	2300      	movs	r3, #0
}
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	3740      	adds	r7, #64	; 0x40
 8005c00:	46bd      	mov	sp, r7
 8005c02:	bd80      	pop	{r7, pc}

08005c04 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005c04:	b480      	push	{r7}
 8005c06:	b085      	sub	sp, #20
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	60f8      	str	r0, [r7, #12]
 8005c0c:	60b9      	str	r1, [r7, #8]
 8005c0e:	4613      	mov	r3, r2
 8005c10:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	68ba      	ldr	r2, [r7, #8]
 8005c16:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	88fa      	ldrh	r2, [r7, #6]
 8005c1c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	88fa      	ldrh	r2, [r7, #6]
 8005c22:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	2200      	movs	r2, #0
 8005c28:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	2222      	movs	r2, #34	; 0x22
 8005c2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	2200      	movs	r2, #0
 8005c36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	691b      	ldr	r3, [r3, #16]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d007      	beq.n	8005c52 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	68da      	ldr	r2, [r3, #12]
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c50:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	695a      	ldr	r2, [r3, #20]
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f042 0201 	orr.w	r2, r2, #1
 8005c60:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	68da      	ldr	r2, [r3, #12]
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f042 0220 	orr.w	r2, r2, #32
 8005c70:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005c72:	2300      	movs	r3, #0
}
 8005c74:	4618      	mov	r0, r3
 8005c76:	3714      	adds	r7, #20
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7e:	4770      	bx	lr

08005c80 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c80:	b480      	push	{r7}
 8005c82:	b095      	sub	sp, #84	; 0x54
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	330c      	adds	r3, #12
 8005c8e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c92:	e853 3f00 	ldrex	r3, [r3]
 8005c96:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005c98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c9a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005c9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	330c      	adds	r3, #12
 8005ca6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005ca8:	643a      	str	r2, [r7, #64]	; 0x40
 8005caa:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cac:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005cae:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005cb0:	e841 2300 	strex	r3, r2, [r1]
 8005cb4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005cb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d1e5      	bne.n	8005c88 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	3314      	adds	r3, #20
 8005cc2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cc4:	6a3b      	ldr	r3, [r7, #32]
 8005cc6:	e853 3f00 	ldrex	r3, [r3]
 8005cca:	61fb      	str	r3, [r7, #28]
   return(result);
 8005ccc:	69fb      	ldr	r3, [r7, #28]
 8005cce:	f023 0301 	bic.w	r3, r3, #1
 8005cd2:	64bb      	str	r3, [r7, #72]	; 0x48
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	3314      	adds	r3, #20
 8005cda:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005cdc:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005cde:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ce0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005ce2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ce4:	e841 2300 	strex	r3, r2, [r1]
 8005ce8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d1e5      	bne.n	8005cbc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cf4:	2b01      	cmp	r3, #1
 8005cf6:	d119      	bne.n	8005d2c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	330c      	adds	r3, #12
 8005cfe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	e853 3f00 	ldrex	r3, [r3]
 8005d06:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	f023 0310 	bic.w	r3, r3, #16
 8005d0e:	647b      	str	r3, [r7, #68]	; 0x44
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	330c      	adds	r3, #12
 8005d16:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005d18:	61ba      	str	r2, [r7, #24]
 8005d1a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d1c:	6979      	ldr	r1, [r7, #20]
 8005d1e:	69ba      	ldr	r2, [r7, #24]
 8005d20:	e841 2300 	strex	r3, r2, [r1]
 8005d24:	613b      	str	r3, [r7, #16]
   return(result);
 8005d26:	693b      	ldr	r3, [r7, #16]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d1e5      	bne.n	8005cf8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2220      	movs	r2, #32
 8005d30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2200      	movs	r2, #0
 8005d38:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005d3a:	bf00      	nop
 8005d3c:	3754      	adds	r7, #84	; 0x54
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d44:	4770      	bx	lr

08005d46 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005d46:	b580      	push	{r7, lr}
 8005d48:	b084      	sub	sp, #16
 8005d4a:	af00      	add	r7, sp, #0
 8005d4c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d52:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	2200      	movs	r2, #0
 8005d58:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005d60:	68f8      	ldr	r0, [r7, #12]
 8005d62:	f7ff fecb 	bl	8005afc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005d66:	bf00      	nop
 8005d68:	3710      	adds	r7, #16
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	bd80      	pop	{r7, pc}

08005d6e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005d6e:	b480      	push	{r7}
 8005d70:	b085      	sub	sp, #20
 8005d72:	af00      	add	r7, sp, #0
 8005d74:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d7c:	b2db      	uxtb	r3, r3
 8005d7e:	2b21      	cmp	r3, #33	; 0x21
 8005d80:	d13e      	bne.n	8005e00 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	689b      	ldr	r3, [r3, #8]
 8005d86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d8a:	d114      	bne.n	8005db6 <UART_Transmit_IT+0x48>
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	691b      	ldr	r3, [r3, #16]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d110      	bne.n	8005db6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6a1b      	ldr	r3, [r3, #32]
 8005d98:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	881b      	ldrh	r3, [r3, #0]
 8005d9e:	461a      	mov	r2, r3
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005da8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6a1b      	ldr	r3, [r3, #32]
 8005dae:	1c9a      	adds	r2, r3, #2
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	621a      	str	r2, [r3, #32]
 8005db4:	e008      	b.n	8005dc8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6a1b      	ldr	r3, [r3, #32]
 8005dba:	1c59      	adds	r1, r3, #1
 8005dbc:	687a      	ldr	r2, [r7, #4]
 8005dbe:	6211      	str	r1, [r2, #32]
 8005dc0:	781a      	ldrb	r2, [r3, #0]
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005dcc:	b29b      	uxth	r3, r3
 8005dce:	3b01      	subs	r3, #1
 8005dd0:	b29b      	uxth	r3, r3
 8005dd2:	687a      	ldr	r2, [r7, #4]
 8005dd4:	4619      	mov	r1, r3
 8005dd6:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d10f      	bne.n	8005dfc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	68da      	ldr	r2, [r3, #12]
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005dea:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	68da      	ldr	r2, [r3, #12]
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005dfa:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	e000      	b.n	8005e02 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005e00:	2302      	movs	r3, #2
  }
}
 8005e02:	4618      	mov	r0, r3
 8005e04:	3714      	adds	r7, #20
 8005e06:	46bd      	mov	sp, r7
 8005e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0c:	4770      	bx	lr

08005e0e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005e0e:	b580      	push	{r7, lr}
 8005e10:	b082      	sub	sp, #8
 8005e12:	af00      	add	r7, sp, #0
 8005e14:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	68da      	ldr	r2, [r3, #12]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e24:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2220      	movs	r2, #32
 8005e2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005e2e:	6878      	ldr	r0, [r7, #4]
 8005e30:	f7ff fe50 	bl	8005ad4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005e34:	2300      	movs	r3, #0
}
 8005e36:	4618      	mov	r0, r3
 8005e38:	3708      	adds	r7, #8
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bd80      	pop	{r7, pc}

08005e3e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005e3e:	b580      	push	{r7, lr}
 8005e40:	b08c      	sub	sp, #48	; 0x30
 8005e42:	af00      	add	r7, sp, #0
 8005e44:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005e4c:	b2db      	uxtb	r3, r3
 8005e4e:	2b22      	cmp	r3, #34	; 0x22
 8005e50:	f040 80ab 	bne.w	8005faa <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	689b      	ldr	r3, [r3, #8]
 8005e58:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e5c:	d117      	bne.n	8005e8e <UART_Receive_IT+0x50>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	691b      	ldr	r3, [r3, #16]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d113      	bne.n	8005e8e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005e66:	2300      	movs	r3, #0
 8005e68:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e6e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	685b      	ldr	r3, [r3, #4]
 8005e76:	b29b      	uxth	r3, r3
 8005e78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e7c:	b29a      	uxth	r2, r3
 8005e7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e80:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e86:	1c9a      	adds	r2, r3, #2
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	629a      	str	r2, [r3, #40]	; 0x28
 8005e8c:	e026      	b.n	8005edc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e92:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005e94:	2300      	movs	r3, #0
 8005e96:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	689b      	ldr	r3, [r3, #8]
 8005e9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ea0:	d007      	beq.n	8005eb2 <UART_Receive_IT+0x74>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	689b      	ldr	r3, [r3, #8]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d10a      	bne.n	8005ec0 <UART_Receive_IT+0x82>
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	691b      	ldr	r3, [r3, #16]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d106      	bne.n	8005ec0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	685b      	ldr	r3, [r3, #4]
 8005eb8:	b2da      	uxtb	r2, r3
 8005eba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ebc:	701a      	strb	r2, [r3, #0]
 8005ebe:	e008      	b.n	8005ed2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	685b      	ldr	r3, [r3, #4]
 8005ec6:	b2db      	uxtb	r3, r3
 8005ec8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005ecc:	b2da      	uxtb	r2, r3
 8005ece:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ed0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ed6:	1c5a      	adds	r2, r3, #1
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005ee0:	b29b      	uxth	r3, r3
 8005ee2:	3b01      	subs	r3, #1
 8005ee4:	b29b      	uxth	r3, r3
 8005ee6:	687a      	ldr	r2, [r7, #4]
 8005ee8:	4619      	mov	r1, r3
 8005eea:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d15a      	bne.n	8005fa6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	68da      	ldr	r2, [r3, #12]
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f022 0220 	bic.w	r2, r2, #32
 8005efe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	68da      	ldr	r2, [r3, #12]
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005f0e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	695a      	ldr	r2, [r3, #20]
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f022 0201 	bic.w	r2, r2, #1
 8005f1e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2220      	movs	r2, #32
 8005f24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f2c:	2b01      	cmp	r3, #1
 8005f2e:	d135      	bne.n	8005f9c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2200      	movs	r2, #0
 8005f34:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	330c      	adds	r3, #12
 8005f3c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f3e:	697b      	ldr	r3, [r7, #20]
 8005f40:	e853 3f00 	ldrex	r3, [r3]
 8005f44:	613b      	str	r3, [r7, #16]
   return(result);
 8005f46:	693b      	ldr	r3, [r7, #16]
 8005f48:	f023 0310 	bic.w	r3, r3, #16
 8005f4c:	627b      	str	r3, [r7, #36]	; 0x24
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	330c      	adds	r3, #12
 8005f54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f56:	623a      	str	r2, [r7, #32]
 8005f58:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f5a:	69f9      	ldr	r1, [r7, #28]
 8005f5c:	6a3a      	ldr	r2, [r7, #32]
 8005f5e:	e841 2300 	strex	r3, r2, [r1]
 8005f62:	61bb      	str	r3, [r7, #24]
   return(result);
 8005f64:	69bb      	ldr	r3, [r7, #24]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d1e5      	bne.n	8005f36 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f003 0310 	and.w	r3, r3, #16
 8005f74:	2b10      	cmp	r3, #16
 8005f76:	d10a      	bne.n	8005f8e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005f78:	2300      	movs	r3, #0
 8005f7a:	60fb      	str	r3, [r7, #12]
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	60fb      	str	r3, [r7, #12]
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	60fb      	str	r3, [r7, #12]
 8005f8c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005f92:	4619      	mov	r1, r3
 8005f94:	6878      	ldr	r0, [r7, #4]
 8005f96:	f7ff fdbb 	bl	8005b10 <HAL_UARTEx_RxEventCallback>
 8005f9a:	e002      	b.n	8005fa2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005f9c:	6878      	ldr	r0, [r7, #4]
 8005f9e:	f7ff fda3 	bl	8005ae8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	e002      	b.n	8005fac <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	e000      	b.n	8005fac <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005faa:	2302      	movs	r3, #2
  }
}
 8005fac:	4618      	mov	r0, r3
 8005fae:	3730      	adds	r7, #48	; 0x30
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bd80      	pop	{r7, pc}

08005fb4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005fb4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005fb8:	b0c0      	sub	sp, #256	; 0x100
 8005fba:	af00      	add	r7, sp, #0
 8005fbc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005fc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	691b      	ldr	r3, [r3, #16]
 8005fc8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005fcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fd0:	68d9      	ldr	r1, [r3, #12]
 8005fd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fd6:	681a      	ldr	r2, [r3, #0]
 8005fd8:	ea40 0301 	orr.w	r3, r0, r1
 8005fdc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005fde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fe2:	689a      	ldr	r2, [r3, #8]
 8005fe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fe8:	691b      	ldr	r3, [r3, #16]
 8005fea:	431a      	orrs	r2, r3
 8005fec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ff0:	695b      	ldr	r3, [r3, #20]
 8005ff2:	431a      	orrs	r2, r3
 8005ff4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ff8:	69db      	ldr	r3, [r3, #28]
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	68db      	ldr	r3, [r3, #12]
 8006008:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800600c:	f021 010c 	bic.w	r1, r1, #12
 8006010:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006014:	681a      	ldr	r2, [r3, #0]
 8006016:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800601a:	430b      	orrs	r3, r1
 800601c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800601e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	695b      	ldr	r3, [r3, #20]
 8006026:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800602a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800602e:	6999      	ldr	r1, [r3, #24]
 8006030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006034:	681a      	ldr	r2, [r3, #0]
 8006036:	ea40 0301 	orr.w	r3, r0, r1
 800603a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800603c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006040:	681a      	ldr	r2, [r3, #0]
 8006042:	4b8f      	ldr	r3, [pc, #572]	; (8006280 <UART_SetConfig+0x2cc>)
 8006044:	429a      	cmp	r2, r3
 8006046:	d005      	beq.n	8006054 <UART_SetConfig+0xa0>
 8006048:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800604c:	681a      	ldr	r2, [r3, #0]
 800604e:	4b8d      	ldr	r3, [pc, #564]	; (8006284 <UART_SetConfig+0x2d0>)
 8006050:	429a      	cmp	r2, r3
 8006052:	d104      	bne.n	800605e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006054:	f7fd fd4c 	bl	8003af0 <HAL_RCC_GetPCLK2Freq>
 8006058:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800605c:	e003      	b.n	8006066 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800605e:	f7fd fd33 	bl	8003ac8 <HAL_RCC_GetPCLK1Freq>
 8006062:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006066:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800606a:	69db      	ldr	r3, [r3, #28]
 800606c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006070:	f040 810c 	bne.w	800628c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006074:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006078:	2200      	movs	r2, #0
 800607a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800607e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006082:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006086:	4622      	mov	r2, r4
 8006088:	462b      	mov	r3, r5
 800608a:	1891      	adds	r1, r2, r2
 800608c:	65b9      	str	r1, [r7, #88]	; 0x58
 800608e:	415b      	adcs	r3, r3
 8006090:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006092:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006096:	4621      	mov	r1, r4
 8006098:	eb12 0801 	adds.w	r8, r2, r1
 800609c:	4629      	mov	r1, r5
 800609e:	eb43 0901 	adc.w	r9, r3, r1
 80060a2:	f04f 0200 	mov.w	r2, #0
 80060a6:	f04f 0300 	mov.w	r3, #0
 80060aa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80060ae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80060b2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80060b6:	4690      	mov	r8, r2
 80060b8:	4699      	mov	r9, r3
 80060ba:	4623      	mov	r3, r4
 80060bc:	eb18 0303 	adds.w	r3, r8, r3
 80060c0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80060c4:	462b      	mov	r3, r5
 80060c6:	eb49 0303 	adc.w	r3, r9, r3
 80060ca:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80060ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060d2:	685b      	ldr	r3, [r3, #4]
 80060d4:	2200      	movs	r2, #0
 80060d6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80060da:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80060de:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80060e2:	460b      	mov	r3, r1
 80060e4:	18db      	adds	r3, r3, r3
 80060e6:	653b      	str	r3, [r7, #80]	; 0x50
 80060e8:	4613      	mov	r3, r2
 80060ea:	eb42 0303 	adc.w	r3, r2, r3
 80060ee:	657b      	str	r3, [r7, #84]	; 0x54
 80060f0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80060f4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80060f8:	f7fa fade 	bl	80006b8 <__aeabi_uldivmod>
 80060fc:	4602      	mov	r2, r0
 80060fe:	460b      	mov	r3, r1
 8006100:	4b61      	ldr	r3, [pc, #388]	; (8006288 <UART_SetConfig+0x2d4>)
 8006102:	fba3 2302 	umull	r2, r3, r3, r2
 8006106:	095b      	lsrs	r3, r3, #5
 8006108:	011c      	lsls	r4, r3, #4
 800610a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800610e:	2200      	movs	r2, #0
 8006110:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006114:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006118:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800611c:	4642      	mov	r2, r8
 800611e:	464b      	mov	r3, r9
 8006120:	1891      	adds	r1, r2, r2
 8006122:	64b9      	str	r1, [r7, #72]	; 0x48
 8006124:	415b      	adcs	r3, r3
 8006126:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006128:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800612c:	4641      	mov	r1, r8
 800612e:	eb12 0a01 	adds.w	sl, r2, r1
 8006132:	4649      	mov	r1, r9
 8006134:	eb43 0b01 	adc.w	fp, r3, r1
 8006138:	f04f 0200 	mov.w	r2, #0
 800613c:	f04f 0300 	mov.w	r3, #0
 8006140:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006144:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006148:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800614c:	4692      	mov	sl, r2
 800614e:	469b      	mov	fp, r3
 8006150:	4643      	mov	r3, r8
 8006152:	eb1a 0303 	adds.w	r3, sl, r3
 8006156:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800615a:	464b      	mov	r3, r9
 800615c:	eb4b 0303 	adc.w	r3, fp, r3
 8006160:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006164:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006168:	685b      	ldr	r3, [r3, #4]
 800616a:	2200      	movs	r2, #0
 800616c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006170:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006174:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006178:	460b      	mov	r3, r1
 800617a:	18db      	adds	r3, r3, r3
 800617c:	643b      	str	r3, [r7, #64]	; 0x40
 800617e:	4613      	mov	r3, r2
 8006180:	eb42 0303 	adc.w	r3, r2, r3
 8006184:	647b      	str	r3, [r7, #68]	; 0x44
 8006186:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800618a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800618e:	f7fa fa93 	bl	80006b8 <__aeabi_uldivmod>
 8006192:	4602      	mov	r2, r0
 8006194:	460b      	mov	r3, r1
 8006196:	4611      	mov	r1, r2
 8006198:	4b3b      	ldr	r3, [pc, #236]	; (8006288 <UART_SetConfig+0x2d4>)
 800619a:	fba3 2301 	umull	r2, r3, r3, r1
 800619e:	095b      	lsrs	r3, r3, #5
 80061a0:	2264      	movs	r2, #100	; 0x64
 80061a2:	fb02 f303 	mul.w	r3, r2, r3
 80061a6:	1acb      	subs	r3, r1, r3
 80061a8:	00db      	lsls	r3, r3, #3
 80061aa:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80061ae:	4b36      	ldr	r3, [pc, #216]	; (8006288 <UART_SetConfig+0x2d4>)
 80061b0:	fba3 2302 	umull	r2, r3, r3, r2
 80061b4:	095b      	lsrs	r3, r3, #5
 80061b6:	005b      	lsls	r3, r3, #1
 80061b8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80061bc:	441c      	add	r4, r3
 80061be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80061c2:	2200      	movs	r2, #0
 80061c4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80061c8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80061cc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80061d0:	4642      	mov	r2, r8
 80061d2:	464b      	mov	r3, r9
 80061d4:	1891      	adds	r1, r2, r2
 80061d6:	63b9      	str	r1, [r7, #56]	; 0x38
 80061d8:	415b      	adcs	r3, r3
 80061da:	63fb      	str	r3, [r7, #60]	; 0x3c
 80061dc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80061e0:	4641      	mov	r1, r8
 80061e2:	1851      	adds	r1, r2, r1
 80061e4:	6339      	str	r1, [r7, #48]	; 0x30
 80061e6:	4649      	mov	r1, r9
 80061e8:	414b      	adcs	r3, r1
 80061ea:	637b      	str	r3, [r7, #52]	; 0x34
 80061ec:	f04f 0200 	mov.w	r2, #0
 80061f0:	f04f 0300 	mov.w	r3, #0
 80061f4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80061f8:	4659      	mov	r1, fp
 80061fa:	00cb      	lsls	r3, r1, #3
 80061fc:	4651      	mov	r1, sl
 80061fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006202:	4651      	mov	r1, sl
 8006204:	00ca      	lsls	r2, r1, #3
 8006206:	4610      	mov	r0, r2
 8006208:	4619      	mov	r1, r3
 800620a:	4603      	mov	r3, r0
 800620c:	4642      	mov	r2, r8
 800620e:	189b      	adds	r3, r3, r2
 8006210:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006214:	464b      	mov	r3, r9
 8006216:	460a      	mov	r2, r1
 8006218:	eb42 0303 	adc.w	r3, r2, r3
 800621c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006220:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006224:	685b      	ldr	r3, [r3, #4]
 8006226:	2200      	movs	r2, #0
 8006228:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800622c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006230:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006234:	460b      	mov	r3, r1
 8006236:	18db      	adds	r3, r3, r3
 8006238:	62bb      	str	r3, [r7, #40]	; 0x28
 800623a:	4613      	mov	r3, r2
 800623c:	eb42 0303 	adc.w	r3, r2, r3
 8006240:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006242:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006246:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800624a:	f7fa fa35 	bl	80006b8 <__aeabi_uldivmod>
 800624e:	4602      	mov	r2, r0
 8006250:	460b      	mov	r3, r1
 8006252:	4b0d      	ldr	r3, [pc, #52]	; (8006288 <UART_SetConfig+0x2d4>)
 8006254:	fba3 1302 	umull	r1, r3, r3, r2
 8006258:	095b      	lsrs	r3, r3, #5
 800625a:	2164      	movs	r1, #100	; 0x64
 800625c:	fb01 f303 	mul.w	r3, r1, r3
 8006260:	1ad3      	subs	r3, r2, r3
 8006262:	00db      	lsls	r3, r3, #3
 8006264:	3332      	adds	r3, #50	; 0x32
 8006266:	4a08      	ldr	r2, [pc, #32]	; (8006288 <UART_SetConfig+0x2d4>)
 8006268:	fba2 2303 	umull	r2, r3, r2, r3
 800626c:	095b      	lsrs	r3, r3, #5
 800626e:	f003 0207 	and.w	r2, r3, #7
 8006272:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4422      	add	r2, r4
 800627a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800627c:	e105      	b.n	800648a <UART_SetConfig+0x4d6>
 800627e:	bf00      	nop
 8006280:	40011000 	.word	0x40011000
 8006284:	40011400 	.word	0x40011400
 8006288:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800628c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006290:	2200      	movs	r2, #0
 8006292:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006296:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800629a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800629e:	4642      	mov	r2, r8
 80062a0:	464b      	mov	r3, r9
 80062a2:	1891      	adds	r1, r2, r2
 80062a4:	6239      	str	r1, [r7, #32]
 80062a6:	415b      	adcs	r3, r3
 80062a8:	627b      	str	r3, [r7, #36]	; 0x24
 80062aa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80062ae:	4641      	mov	r1, r8
 80062b0:	1854      	adds	r4, r2, r1
 80062b2:	4649      	mov	r1, r9
 80062b4:	eb43 0501 	adc.w	r5, r3, r1
 80062b8:	f04f 0200 	mov.w	r2, #0
 80062bc:	f04f 0300 	mov.w	r3, #0
 80062c0:	00eb      	lsls	r3, r5, #3
 80062c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80062c6:	00e2      	lsls	r2, r4, #3
 80062c8:	4614      	mov	r4, r2
 80062ca:	461d      	mov	r5, r3
 80062cc:	4643      	mov	r3, r8
 80062ce:	18e3      	adds	r3, r4, r3
 80062d0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80062d4:	464b      	mov	r3, r9
 80062d6:	eb45 0303 	adc.w	r3, r5, r3
 80062da:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80062de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062e2:	685b      	ldr	r3, [r3, #4]
 80062e4:	2200      	movs	r2, #0
 80062e6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80062ea:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80062ee:	f04f 0200 	mov.w	r2, #0
 80062f2:	f04f 0300 	mov.w	r3, #0
 80062f6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80062fa:	4629      	mov	r1, r5
 80062fc:	008b      	lsls	r3, r1, #2
 80062fe:	4621      	mov	r1, r4
 8006300:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006304:	4621      	mov	r1, r4
 8006306:	008a      	lsls	r2, r1, #2
 8006308:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800630c:	f7fa f9d4 	bl	80006b8 <__aeabi_uldivmod>
 8006310:	4602      	mov	r2, r0
 8006312:	460b      	mov	r3, r1
 8006314:	4b60      	ldr	r3, [pc, #384]	; (8006498 <UART_SetConfig+0x4e4>)
 8006316:	fba3 2302 	umull	r2, r3, r3, r2
 800631a:	095b      	lsrs	r3, r3, #5
 800631c:	011c      	lsls	r4, r3, #4
 800631e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006322:	2200      	movs	r2, #0
 8006324:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006328:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800632c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006330:	4642      	mov	r2, r8
 8006332:	464b      	mov	r3, r9
 8006334:	1891      	adds	r1, r2, r2
 8006336:	61b9      	str	r1, [r7, #24]
 8006338:	415b      	adcs	r3, r3
 800633a:	61fb      	str	r3, [r7, #28]
 800633c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006340:	4641      	mov	r1, r8
 8006342:	1851      	adds	r1, r2, r1
 8006344:	6139      	str	r1, [r7, #16]
 8006346:	4649      	mov	r1, r9
 8006348:	414b      	adcs	r3, r1
 800634a:	617b      	str	r3, [r7, #20]
 800634c:	f04f 0200 	mov.w	r2, #0
 8006350:	f04f 0300 	mov.w	r3, #0
 8006354:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006358:	4659      	mov	r1, fp
 800635a:	00cb      	lsls	r3, r1, #3
 800635c:	4651      	mov	r1, sl
 800635e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006362:	4651      	mov	r1, sl
 8006364:	00ca      	lsls	r2, r1, #3
 8006366:	4610      	mov	r0, r2
 8006368:	4619      	mov	r1, r3
 800636a:	4603      	mov	r3, r0
 800636c:	4642      	mov	r2, r8
 800636e:	189b      	adds	r3, r3, r2
 8006370:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006374:	464b      	mov	r3, r9
 8006376:	460a      	mov	r2, r1
 8006378:	eb42 0303 	adc.w	r3, r2, r3
 800637c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006380:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006384:	685b      	ldr	r3, [r3, #4]
 8006386:	2200      	movs	r2, #0
 8006388:	67bb      	str	r3, [r7, #120]	; 0x78
 800638a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800638c:	f04f 0200 	mov.w	r2, #0
 8006390:	f04f 0300 	mov.w	r3, #0
 8006394:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006398:	4649      	mov	r1, r9
 800639a:	008b      	lsls	r3, r1, #2
 800639c:	4641      	mov	r1, r8
 800639e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80063a2:	4641      	mov	r1, r8
 80063a4:	008a      	lsls	r2, r1, #2
 80063a6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80063aa:	f7fa f985 	bl	80006b8 <__aeabi_uldivmod>
 80063ae:	4602      	mov	r2, r0
 80063b0:	460b      	mov	r3, r1
 80063b2:	4b39      	ldr	r3, [pc, #228]	; (8006498 <UART_SetConfig+0x4e4>)
 80063b4:	fba3 1302 	umull	r1, r3, r3, r2
 80063b8:	095b      	lsrs	r3, r3, #5
 80063ba:	2164      	movs	r1, #100	; 0x64
 80063bc:	fb01 f303 	mul.w	r3, r1, r3
 80063c0:	1ad3      	subs	r3, r2, r3
 80063c2:	011b      	lsls	r3, r3, #4
 80063c4:	3332      	adds	r3, #50	; 0x32
 80063c6:	4a34      	ldr	r2, [pc, #208]	; (8006498 <UART_SetConfig+0x4e4>)
 80063c8:	fba2 2303 	umull	r2, r3, r2, r3
 80063cc:	095b      	lsrs	r3, r3, #5
 80063ce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80063d2:	441c      	add	r4, r3
 80063d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80063d8:	2200      	movs	r2, #0
 80063da:	673b      	str	r3, [r7, #112]	; 0x70
 80063dc:	677a      	str	r2, [r7, #116]	; 0x74
 80063de:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80063e2:	4642      	mov	r2, r8
 80063e4:	464b      	mov	r3, r9
 80063e6:	1891      	adds	r1, r2, r2
 80063e8:	60b9      	str	r1, [r7, #8]
 80063ea:	415b      	adcs	r3, r3
 80063ec:	60fb      	str	r3, [r7, #12]
 80063ee:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80063f2:	4641      	mov	r1, r8
 80063f4:	1851      	adds	r1, r2, r1
 80063f6:	6039      	str	r1, [r7, #0]
 80063f8:	4649      	mov	r1, r9
 80063fa:	414b      	adcs	r3, r1
 80063fc:	607b      	str	r3, [r7, #4]
 80063fe:	f04f 0200 	mov.w	r2, #0
 8006402:	f04f 0300 	mov.w	r3, #0
 8006406:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800640a:	4659      	mov	r1, fp
 800640c:	00cb      	lsls	r3, r1, #3
 800640e:	4651      	mov	r1, sl
 8006410:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006414:	4651      	mov	r1, sl
 8006416:	00ca      	lsls	r2, r1, #3
 8006418:	4610      	mov	r0, r2
 800641a:	4619      	mov	r1, r3
 800641c:	4603      	mov	r3, r0
 800641e:	4642      	mov	r2, r8
 8006420:	189b      	adds	r3, r3, r2
 8006422:	66bb      	str	r3, [r7, #104]	; 0x68
 8006424:	464b      	mov	r3, r9
 8006426:	460a      	mov	r2, r1
 8006428:	eb42 0303 	adc.w	r3, r2, r3
 800642c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800642e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006432:	685b      	ldr	r3, [r3, #4]
 8006434:	2200      	movs	r2, #0
 8006436:	663b      	str	r3, [r7, #96]	; 0x60
 8006438:	667a      	str	r2, [r7, #100]	; 0x64
 800643a:	f04f 0200 	mov.w	r2, #0
 800643e:	f04f 0300 	mov.w	r3, #0
 8006442:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006446:	4649      	mov	r1, r9
 8006448:	008b      	lsls	r3, r1, #2
 800644a:	4641      	mov	r1, r8
 800644c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006450:	4641      	mov	r1, r8
 8006452:	008a      	lsls	r2, r1, #2
 8006454:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006458:	f7fa f92e 	bl	80006b8 <__aeabi_uldivmod>
 800645c:	4602      	mov	r2, r0
 800645e:	460b      	mov	r3, r1
 8006460:	4b0d      	ldr	r3, [pc, #52]	; (8006498 <UART_SetConfig+0x4e4>)
 8006462:	fba3 1302 	umull	r1, r3, r3, r2
 8006466:	095b      	lsrs	r3, r3, #5
 8006468:	2164      	movs	r1, #100	; 0x64
 800646a:	fb01 f303 	mul.w	r3, r1, r3
 800646e:	1ad3      	subs	r3, r2, r3
 8006470:	011b      	lsls	r3, r3, #4
 8006472:	3332      	adds	r3, #50	; 0x32
 8006474:	4a08      	ldr	r2, [pc, #32]	; (8006498 <UART_SetConfig+0x4e4>)
 8006476:	fba2 2303 	umull	r2, r3, r2, r3
 800647a:	095b      	lsrs	r3, r3, #5
 800647c:	f003 020f 	and.w	r2, r3, #15
 8006480:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	4422      	add	r2, r4
 8006488:	609a      	str	r2, [r3, #8]
}
 800648a:	bf00      	nop
 800648c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006490:	46bd      	mov	sp, r7
 8006492:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006496:	bf00      	nop
 8006498:	51eb851f 	.word	0x51eb851f

0800649c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80064a0:	4904      	ldr	r1, [pc, #16]	; (80064b4 <MX_FATFS_Init+0x18>)
 80064a2:	4805      	ldr	r0, [pc, #20]	; (80064b8 <MX_FATFS_Init+0x1c>)
 80064a4:	f002 fec0 	bl	8009228 <FATFS_LinkDriver>
 80064a8:	4603      	mov	r3, r0
 80064aa:	461a      	mov	r2, r3
 80064ac:	4b03      	ldr	r3, [pc, #12]	; (80064bc <MX_FATFS_Init+0x20>)
 80064ae:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80064b0:	bf00      	nop
 80064b2:	bd80      	pop	{r7, pc}
 80064b4:	200134dc 	.word	0x200134dc
 80064b8:	2000000c 	.word	0x2000000c
 80064bc:	200134d8 	.word	0x200134d8

080064c0 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80064c0:	b480      	push	{r7}
 80064c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80064c4:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80064c6:	4618      	mov	r0, r3
 80064c8:	46bd      	mov	sp, r7
 80064ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ce:	4770      	bx	lr

080064d0 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b082      	sub	sp, #8
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	4603      	mov	r3, r0
 80064d8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 80064da:	79fb      	ldrb	r3, [r7, #7]
 80064dc:	4618      	mov	r0, r3
 80064de:	f000 f9d9 	bl	8006894 <USER_SPI_initialize>
 80064e2:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 80064e4:	4618      	mov	r0, r3
 80064e6:	3708      	adds	r7, #8
 80064e8:	46bd      	mov	sp, r7
 80064ea:	bd80      	pop	{r7, pc}

080064ec <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b082      	sub	sp, #8
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	4603      	mov	r3, r0
 80064f4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 80064f6:	79fb      	ldrb	r3, [r7, #7]
 80064f8:	4618      	mov	r0, r3
 80064fa:	f000 fab7 	bl	8006a6c <USER_SPI_status>
 80064fe:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8006500:	4618      	mov	r0, r3
 8006502:	3708      	adds	r7, #8
 8006504:	46bd      	mov	sp, r7
 8006506:	bd80      	pop	{r7, pc}

08006508 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b084      	sub	sp, #16
 800650c:	af00      	add	r7, sp, #0
 800650e:	60b9      	str	r1, [r7, #8]
 8006510:	607a      	str	r2, [r7, #4]
 8006512:	603b      	str	r3, [r7, #0]
 8006514:	4603      	mov	r3, r0
 8006516:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 8006518:	7bf8      	ldrb	r0, [r7, #15]
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	687a      	ldr	r2, [r7, #4]
 800651e:	68b9      	ldr	r1, [r7, #8]
 8006520:	f000 faba 	bl	8006a98 <USER_SPI_read>
 8006524:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8006526:	4618      	mov	r0, r3
 8006528:	3710      	adds	r7, #16
 800652a:	46bd      	mov	sp, r7
 800652c:	bd80      	pop	{r7, pc}

0800652e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800652e:	b580      	push	{r7, lr}
 8006530:	b084      	sub	sp, #16
 8006532:	af00      	add	r7, sp, #0
 8006534:	60b9      	str	r1, [r7, #8]
 8006536:	607a      	str	r2, [r7, #4]
 8006538:	603b      	str	r3, [r7, #0]
 800653a:	4603      	mov	r3, r0
 800653c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 800653e:	7bf8      	ldrb	r0, [r7, #15]
 8006540:	683b      	ldr	r3, [r7, #0]
 8006542:	687a      	ldr	r2, [r7, #4]
 8006544:	68b9      	ldr	r1, [r7, #8]
 8006546:	f000 fb0d 	bl	8006b64 <USER_SPI_write>
 800654a:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800654c:	4618      	mov	r0, r3
 800654e:	3710      	adds	r7, #16
 8006550:	46bd      	mov	sp, r7
 8006552:	bd80      	pop	{r7, pc}

08006554 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8006554:	b580      	push	{r7, lr}
 8006556:	b082      	sub	sp, #8
 8006558:	af00      	add	r7, sp, #0
 800655a:	4603      	mov	r3, r0
 800655c:	603a      	str	r2, [r7, #0]
 800655e:	71fb      	strb	r3, [r7, #7]
 8006560:	460b      	mov	r3, r1
 8006562:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 8006564:	79b9      	ldrb	r1, [r7, #6]
 8006566:	79fb      	ldrb	r3, [r7, #7]
 8006568:	683a      	ldr	r2, [r7, #0]
 800656a:	4618      	mov	r0, r3
 800656c:	f000 fb76 	bl	8006c5c <USER_SPI_ioctl>
 8006570:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8006572:	4618      	mov	r0, r3
 8006574:	3708      	adds	r7, #8
 8006576:	46bd      	mov	sp, r7
 8006578:	bd80      	pop	{r7, pc}
	...

0800657c <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 800657c:	b580      	push	{r7, lr}
 800657e:	b082      	sub	sp, #8
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8006584:	f7fb ff36 	bl	80023f4 <HAL_GetTick>
 8006588:	4603      	mov	r3, r0
 800658a:	4a04      	ldr	r2, [pc, #16]	; (800659c <SPI_Timer_On+0x20>)
 800658c:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 800658e:	4a04      	ldr	r2, [pc, #16]	; (80065a0 <SPI_Timer_On+0x24>)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6013      	str	r3, [r2, #0]
}
 8006594:	bf00      	nop
 8006596:	3708      	adds	r7, #8
 8006598:	46bd      	mov	sp, r7
 800659a:	bd80      	pop	{r7, pc}
 800659c:	200134e4 	.word	0x200134e4
 80065a0:	200134e8 	.word	0x200134e8

080065a4 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 80065a4:	b580      	push	{r7, lr}
 80065a6:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 80065a8:	f7fb ff24 	bl	80023f4 <HAL_GetTick>
 80065ac:	4602      	mov	r2, r0
 80065ae:	4b06      	ldr	r3, [pc, #24]	; (80065c8 <SPI_Timer_Status+0x24>)
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	1ad2      	subs	r2, r2, r3
 80065b4:	4b05      	ldr	r3, [pc, #20]	; (80065cc <SPI_Timer_Status+0x28>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	429a      	cmp	r2, r3
 80065ba:	bf34      	ite	cc
 80065bc:	2301      	movcc	r3, #1
 80065be:	2300      	movcs	r3, #0
 80065c0:	b2db      	uxtb	r3, r3
}
 80065c2:	4618      	mov	r0, r3
 80065c4:	bd80      	pop	{r7, pc}
 80065c6:	bf00      	nop
 80065c8:	200134e4 	.word	0x200134e4
 80065cc:	200134e8 	.word	0x200134e8

080065d0 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b086      	sub	sp, #24
 80065d4:	af02      	add	r7, sp, #8
 80065d6:	4603      	mov	r3, r0
 80065d8:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80065da:	f107 020f 	add.w	r2, r7, #15
 80065de:	1df9      	adds	r1, r7, #7
 80065e0:	2332      	movs	r3, #50	; 0x32
 80065e2:	9300      	str	r3, [sp, #0]
 80065e4:	2301      	movs	r3, #1
 80065e6:	4804      	ldr	r0, [pc, #16]	; (80065f8 <xchg_spi+0x28>)
 80065e8:	f7fd fb1f 	bl	8003c2a <HAL_SPI_TransmitReceive>
    return rxDat;
 80065ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80065ee:	4618      	mov	r0, r3
 80065f0:	3710      	adds	r7, #16
 80065f2:	46bd      	mov	sp, r7
 80065f4:	bd80      	pop	{r7, pc}
 80065f6:	bf00      	nop
 80065f8:	20000648 	.word	0x20000648

080065fc <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 80065fc:	b590      	push	{r4, r7, lr}
 80065fe:	b085      	sub	sp, #20
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
 8006604:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8006606:	2300      	movs	r3, #0
 8006608:	60fb      	str	r3, [r7, #12]
 800660a:	e00a      	b.n	8006622 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 800660c:	687a      	ldr	r2, [r7, #4]
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	18d4      	adds	r4, r2, r3
 8006612:	20ff      	movs	r0, #255	; 0xff
 8006614:	f7ff ffdc 	bl	80065d0 <xchg_spi>
 8006618:	4603      	mov	r3, r0
 800661a:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	3301      	adds	r3, #1
 8006620:	60fb      	str	r3, [r7, #12]
 8006622:	68fa      	ldr	r2, [r7, #12]
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	429a      	cmp	r2, r3
 8006628:	d3f0      	bcc.n	800660c <rcvr_spi_multi+0x10>
	}
}
 800662a:	bf00      	nop
 800662c:	bf00      	nop
 800662e:	3714      	adds	r7, #20
 8006630:	46bd      	mov	sp, r7
 8006632:	bd90      	pop	{r4, r7, pc}

08006634 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b084      	sub	sp, #16
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
 800663c:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 800663e:	2300      	movs	r3, #0
 8006640:	60fb      	str	r3, [r7, #12]
 8006642:	e009      	b.n	8006658 <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 8006644:	687a      	ldr	r2, [r7, #4]
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	4413      	add	r3, r2
 800664a:	781b      	ldrb	r3, [r3, #0]
 800664c:	4618      	mov	r0, r3
 800664e:	f7ff ffbf 	bl	80065d0 <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	3301      	adds	r3, #1
 8006656:	60fb      	str	r3, [r7, #12]
 8006658:	68fa      	ldr	r2, [r7, #12]
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	429a      	cmp	r2, r3
 800665e:	d3f1      	bcc.n	8006644 <xmit_spi_multi+0x10>
	}
}
 8006660:	bf00      	nop
 8006662:	bf00      	nop
 8006664:	3710      	adds	r7, #16
 8006666:	46bd      	mov	sp, r7
 8006668:	bd80      	pop	{r7, pc}

0800666a <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 800666a:	b580      	push	{r7, lr}
 800666c:	b086      	sub	sp, #24
 800666e:	af00      	add	r7, sp, #0
 8006670:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8006672:	f7fb febf 	bl	80023f4 <HAL_GetTick>
 8006676:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 800667c:	20ff      	movs	r0, #255	; 0xff
 800667e:	f7ff ffa7 	bl	80065d0 <xchg_spi>
 8006682:	4603      	mov	r3, r0
 8006684:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8006686:	7bfb      	ldrb	r3, [r7, #15]
 8006688:	2bff      	cmp	r3, #255	; 0xff
 800668a:	d007      	beq.n	800669c <wait_ready+0x32>
 800668c:	f7fb feb2 	bl	80023f4 <HAL_GetTick>
 8006690:	4602      	mov	r2, r0
 8006692:	697b      	ldr	r3, [r7, #20]
 8006694:	1ad3      	subs	r3, r2, r3
 8006696:	693a      	ldr	r2, [r7, #16]
 8006698:	429a      	cmp	r2, r3
 800669a:	d8ef      	bhi.n	800667c <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 800669c:	7bfb      	ldrb	r3, [r7, #15]
 800669e:	2bff      	cmp	r3, #255	; 0xff
 80066a0:	bf0c      	ite	eq
 80066a2:	2301      	moveq	r3, #1
 80066a4:	2300      	movne	r3, #0
 80066a6:	b2db      	uxtb	r3, r3
}
 80066a8:	4618      	mov	r0, r3
 80066aa:	3718      	adds	r7, #24
 80066ac:	46bd      	mov	sp, r7
 80066ae:	bd80      	pop	{r7, pc}

080066b0 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 80066b4:	2201      	movs	r2, #1
 80066b6:	2102      	movs	r1, #2
 80066b8:	4803      	ldr	r0, [pc, #12]	; (80066c8 <despiselect+0x18>)
 80066ba:	f7fc fd7b 	bl	80031b4 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 80066be:	20ff      	movs	r0, #255	; 0xff
 80066c0:	f7ff ff86 	bl	80065d0 <xchg_spi>

}
 80066c4:	bf00      	nop
 80066c6:	bd80      	pop	{r7, pc}
 80066c8:	40020000 	.word	0x40020000

080066cc <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 80066d0:	2200      	movs	r2, #0
 80066d2:	2102      	movs	r1, #2
 80066d4:	4809      	ldr	r0, [pc, #36]	; (80066fc <spiselect+0x30>)
 80066d6:	f7fc fd6d 	bl	80031b4 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 80066da:	20ff      	movs	r0, #255	; 0xff
 80066dc:	f7ff ff78 	bl	80065d0 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 80066e0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80066e4:	f7ff ffc1 	bl	800666a <wait_ready>
 80066e8:	4603      	mov	r3, r0
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d001      	beq.n	80066f2 <spiselect+0x26>
 80066ee:	2301      	movs	r3, #1
 80066f0:	e002      	b.n	80066f8 <spiselect+0x2c>

	despiselect();
 80066f2:	f7ff ffdd 	bl	80066b0 <despiselect>
	return 0;	/* Timeout */
 80066f6:	2300      	movs	r3, #0
}
 80066f8:	4618      	mov	r0, r3
 80066fa:	bd80      	pop	{r7, pc}
 80066fc:	40020000 	.word	0x40020000

08006700 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8006700:	b580      	push	{r7, lr}
 8006702:	b084      	sub	sp, #16
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
 8006708:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 800670a:	20c8      	movs	r0, #200	; 0xc8
 800670c:	f7ff ff36 	bl	800657c <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8006710:	20ff      	movs	r0, #255	; 0xff
 8006712:	f7ff ff5d 	bl	80065d0 <xchg_spi>
 8006716:	4603      	mov	r3, r0
 8006718:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 800671a:	7bfb      	ldrb	r3, [r7, #15]
 800671c:	2bff      	cmp	r3, #255	; 0xff
 800671e:	d104      	bne.n	800672a <rcvr_datablock+0x2a>
 8006720:	f7ff ff40 	bl	80065a4 <SPI_Timer_Status>
 8006724:	4603      	mov	r3, r0
 8006726:	2b00      	cmp	r3, #0
 8006728:	d1f2      	bne.n	8006710 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 800672a:	7bfb      	ldrb	r3, [r7, #15]
 800672c:	2bfe      	cmp	r3, #254	; 0xfe
 800672e:	d001      	beq.n	8006734 <rcvr_datablock+0x34>
 8006730:	2300      	movs	r3, #0
 8006732:	e00a      	b.n	800674a <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8006734:	6839      	ldr	r1, [r7, #0]
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f7ff ff60 	bl	80065fc <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 800673c:	20ff      	movs	r0, #255	; 0xff
 800673e:	f7ff ff47 	bl	80065d0 <xchg_spi>
 8006742:	20ff      	movs	r0, #255	; 0xff
 8006744:	f7ff ff44 	bl	80065d0 <xchg_spi>

	return 1;						/* Function succeeded */
 8006748:	2301      	movs	r3, #1
}
 800674a:	4618      	mov	r0, r3
 800674c:	3710      	adds	r7, #16
 800674e:	46bd      	mov	sp, r7
 8006750:	bd80      	pop	{r7, pc}

08006752 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8006752:	b580      	push	{r7, lr}
 8006754:	b084      	sub	sp, #16
 8006756:	af00      	add	r7, sp, #0
 8006758:	6078      	str	r0, [r7, #4]
 800675a:	460b      	mov	r3, r1
 800675c:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 800675e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006762:	f7ff ff82 	bl	800666a <wait_ready>
 8006766:	4603      	mov	r3, r0
 8006768:	2b00      	cmp	r3, #0
 800676a:	d101      	bne.n	8006770 <xmit_datablock+0x1e>
 800676c:	2300      	movs	r3, #0
 800676e:	e01e      	b.n	80067ae <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8006770:	78fb      	ldrb	r3, [r7, #3]
 8006772:	4618      	mov	r0, r3
 8006774:	f7ff ff2c 	bl	80065d0 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8006778:	78fb      	ldrb	r3, [r7, #3]
 800677a:	2bfd      	cmp	r3, #253	; 0xfd
 800677c:	d016      	beq.n	80067ac <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 800677e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006782:	6878      	ldr	r0, [r7, #4]
 8006784:	f7ff ff56 	bl	8006634 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8006788:	20ff      	movs	r0, #255	; 0xff
 800678a:	f7ff ff21 	bl	80065d0 <xchg_spi>
 800678e:	20ff      	movs	r0, #255	; 0xff
 8006790:	f7ff ff1e 	bl	80065d0 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8006794:	20ff      	movs	r0, #255	; 0xff
 8006796:	f7ff ff1b 	bl	80065d0 <xchg_spi>
 800679a:	4603      	mov	r3, r0
 800679c:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 800679e:	7bfb      	ldrb	r3, [r7, #15]
 80067a0:	f003 031f 	and.w	r3, r3, #31
 80067a4:	2b05      	cmp	r3, #5
 80067a6:	d001      	beq.n	80067ac <xmit_datablock+0x5a>
 80067a8:	2300      	movs	r3, #0
 80067aa:	e000      	b.n	80067ae <xmit_datablock+0x5c>
	}
	return 1;
 80067ac:	2301      	movs	r3, #1
}
 80067ae:	4618      	mov	r0, r3
 80067b0:	3710      	adds	r7, #16
 80067b2:	46bd      	mov	sp, r7
 80067b4:	bd80      	pop	{r7, pc}

080067b6 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 80067b6:	b580      	push	{r7, lr}
 80067b8:	b084      	sub	sp, #16
 80067ba:	af00      	add	r7, sp, #0
 80067bc:	4603      	mov	r3, r0
 80067be:	6039      	str	r1, [r7, #0]
 80067c0:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 80067c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	da0e      	bge.n	80067e8 <send_cmd+0x32>
		cmd &= 0x7F;
 80067ca:	79fb      	ldrb	r3, [r7, #7]
 80067cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80067d0:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 80067d2:	2100      	movs	r1, #0
 80067d4:	2037      	movs	r0, #55	; 0x37
 80067d6:	f7ff ffee 	bl	80067b6 <send_cmd>
 80067da:	4603      	mov	r3, r0
 80067dc:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 80067de:	7bbb      	ldrb	r3, [r7, #14]
 80067e0:	2b01      	cmp	r3, #1
 80067e2:	d901      	bls.n	80067e8 <send_cmd+0x32>
 80067e4:	7bbb      	ldrb	r3, [r7, #14]
 80067e6:	e051      	b.n	800688c <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 80067e8:	79fb      	ldrb	r3, [r7, #7]
 80067ea:	2b0c      	cmp	r3, #12
 80067ec:	d008      	beq.n	8006800 <send_cmd+0x4a>
		despiselect();
 80067ee:	f7ff ff5f 	bl	80066b0 <despiselect>
		if (!spiselect()) return 0xFF;
 80067f2:	f7ff ff6b 	bl	80066cc <spiselect>
 80067f6:	4603      	mov	r3, r0
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d101      	bne.n	8006800 <send_cmd+0x4a>
 80067fc:	23ff      	movs	r3, #255	; 0xff
 80067fe:	e045      	b.n	800688c <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8006800:	79fb      	ldrb	r3, [r7, #7]
 8006802:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006806:	b2db      	uxtb	r3, r3
 8006808:	4618      	mov	r0, r3
 800680a:	f7ff fee1 	bl	80065d0 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	0e1b      	lsrs	r3, r3, #24
 8006812:	b2db      	uxtb	r3, r3
 8006814:	4618      	mov	r0, r3
 8006816:	f7ff fedb 	bl	80065d0 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	0c1b      	lsrs	r3, r3, #16
 800681e:	b2db      	uxtb	r3, r3
 8006820:	4618      	mov	r0, r3
 8006822:	f7ff fed5 	bl	80065d0 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	0a1b      	lsrs	r3, r3, #8
 800682a:	b2db      	uxtb	r3, r3
 800682c:	4618      	mov	r0, r3
 800682e:	f7ff fecf 	bl	80065d0 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	b2db      	uxtb	r3, r3
 8006836:	4618      	mov	r0, r3
 8006838:	f7ff feca 	bl	80065d0 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 800683c:	2301      	movs	r3, #1
 800683e:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8006840:	79fb      	ldrb	r3, [r7, #7]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d101      	bne.n	800684a <send_cmd+0x94>
 8006846:	2395      	movs	r3, #149	; 0x95
 8006848:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 800684a:	79fb      	ldrb	r3, [r7, #7]
 800684c:	2b08      	cmp	r3, #8
 800684e:	d101      	bne.n	8006854 <send_cmd+0x9e>
 8006850:	2387      	movs	r3, #135	; 0x87
 8006852:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8006854:	7bfb      	ldrb	r3, [r7, #15]
 8006856:	4618      	mov	r0, r3
 8006858:	f7ff feba 	bl	80065d0 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 800685c:	79fb      	ldrb	r3, [r7, #7]
 800685e:	2b0c      	cmp	r3, #12
 8006860:	d102      	bne.n	8006868 <send_cmd+0xb2>
 8006862:	20ff      	movs	r0, #255	; 0xff
 8006864:	f7ff feb4 	bl	80065d0 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8006868:	230a      	movs	r3, #10
 800686a:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 800686c:	20ff      	movs	r0, #255	; 0xff
 800686e:	f7ff feaf 	bl	80065d0 <xchg_spi>
 8006872:	4603      	mov	r3, r0
 8006874:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8006876:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800687a:	2b00      	cmp	r3, #0
 800687c:	da05      	bge.n	800688a <send_cmd+0xd4>
 800687e:	7bfb      	ldrb	r3, [r7, #15]
 8006880:	3b01      	subs	r3, #1
 8006882:	73fb      	strb	r3, [r7, #15]
 8006884:	7bfb      	ldrb	r3, [r7, #15]
 8006886:	2b00      	cmp	r3, #0
 8006888:	d1f0      	bne.n	800686c <send_cmd+0xb6>

	return res;							/* Return received response */
 800688a:	7bbb      	ldrb	r3, [r7, #14]
}
 800688c:	4618      	mov	r0, r3
 800688e:	3710      	adds	r7, #16
 8006890:	46bd      	mov	sp, r7
 8006892:	bd80      	pop	{r7, pc}

08006894 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8006894:	b590      	push	{r4, r7, lr}
 8006896:	b085      	sub	sp, #20
 8006898:	af00      	add	r7, sp, #0
 800689a:	4603      	mov	r3, r0
 800689c:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 800689e:	79fb      	ldrb	r3, [r7, #7]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d001      	beq.n	80068a8 <USER_SPI_initialize+0x14>
 80068a4:	2301      	movs	r3, #1
 80068a6:	e0d6      	b.n	8006a56 <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 80068a8:	4b6d      	ldr	r3, [pc, #436]	; (8006a60 <USER_SPI_initialize+0x1cc>)
 80068aa:	781b      	ldrb	r3, [r3, #0]
 80068ac:	b2db      	uxtb	r3, r3
 80068ae:	f003 0302 	and.w	r3, r3, #2
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d003      	beq.n	80068be <USER_SPI_initialize+0x2a>
 80068b6:	4b6a      	ldr	r3, [pc, #424]	; (8006a60 <USER_SPI_initialize+0x1cc>)
 80068b8:	781b      	ldrb	r3, [r3, #0]
 80068ba:	b2db      	uxtb	r3, r3
 80068bc:	e0cb      	b.n	8006a56 <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 80068be:	4b69      	ldr	r3, [pc, #420]	; (8006a64 <USER_SPI_initialize+0x1d0>)
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80068c8:	4b66      	ldr	r3, [pc, #408]	; (8006a64 <USER_SPI_initialize+0x1d0>)
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 80068d0:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 80068d2:	230a      	movs	r3, #10
 80068d4:	73fb      	strb	r3, [r7, #15]
 80068d6:	e005      	b.n	80068e4 <USER_SPI_initialize+0x50>
 80068d8:	20ff      	movs	r0, #255	; 0xff
 80068da:	f7ff fe79 	bl	80065d0 <xchg_spi>
 80068de:	7bfb      	ldrb	r3, [r7, #15]
 80068e0:	3b01      	subs	r3, #1
 80068e2:	73fb      	strb	r3, [r7, #15]
 80068e4:	7bfb      	ldrb	r3, [r7, #15]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d1f6      	bne.n	80068d8 <USER_SPI_initialize+0x44>

	ty = 0;
 80068ea:	2300      	movs	r3, #0
 80068ec:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 80068ee:	2100      	movs	r1, #0
 80068f0:	2000      	movs	r0, #0
 80068f2:	f7ff ff60 	bl	80067b6 <send_cmd>
 80068f6:	4603      	mov	r3, r0
 80068f8:	2b01      	cmp	r3, #1
 80068fa:	f040 808b 	bne.w	8006a14 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 80068fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006902:	f7ff fe3b 	bl	800657c <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8006906:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800690a:	2008      	movs	r0, #8
 800690c:	f7ff ff53 	bl	80067b6 <send_cmd>
 8006910:	4603      	mov	r3, r0
 8006912:	2b01      	cmp	r3, #1
 8006914:	d151      	bne.n	80069ba <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8006916:	2300      	movs	r3, #0
 8006918:	73fb      	strb	r3, [r7, #15]
 800691a:	e00d      	b.n	8006938 <USER_SPI_initialize+0xa4>
 800691c:	7bfc      	ldrb	r4, [r7, #15]
 800691e:	20ff      	movs	r0, #255	; 0xff
 8006920:	f7ff fe56 	bl	80065d0 <xchg_spi>
 8006924:	4603      	mov	r3, r0
 8006926:	461a      	mov	r2, r3
 8006928:	f104 0310 	add.w	r3, r4, #16
 800692c:	443b      	add	r3, r7
 800692e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8006932:	7bfb      	ldrb	r3, [r7, #15]
 8006934:	3301      	adds	r3, #1
 8006936:	73fb      	strb	r3, [r7, #15]
 8006938:	7bfb      	ldrb	r3, [r7, #15]
 800693a:	2b03      	cmp	r3, #3
 800693c:	d9ee      	bls.n	800691c <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 800693e:	7abb      	ldrb	r3, [r7, #10]
 8006940:	2b01      	cmp	r3, #1
 8006942:	d167      	bne.n	8006a14 <USER_SPI_initialize+0x180>
 8006944:	7afb      	ldrb	r3, [r7, #11]
 8006946:	2baa      	cmp	r3, #170	; 0xaa
 8006948:	d164      	bne.n	8006a14 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 800694a:	bf00      	nop
 800694c:	f7ff fe2a 	bl	80065a4 <SPI_Timer_Status>
 8006950:	4603      	mov	r3, r0
 8006952:	2b00      	cmp	r3, #0
 8006954:	d007      	beq.n	8006966 <USER_SPI_initialize+0xd2>
 8006956:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800695a:	20a9      	movs	r0, #169	; 0xa9
 800695c:	f7ff ff2b 	bl	80067b6 <send_cmd>
 8006960:	4603      	mov	r3, r0
 8006962:	2b00      	cmp	r3, #0
 8006964:	d1f2      	bne.n	800694c <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8006966:	f7ff fe1d 	bl	80065a4 <SPI_Timer_Status>
 800696a:	4603      	mov	r3, r0
 800696c:	2b00      	cmp	r3, #0
 800696e:	d051      	beq.n	8006a14 <USER_SPI_initialize+0x180>
 8006970:	2100      	movs	r1, #0
 8006972:	203a      	movs	r0, #58	; 0x3a
 8006974:	f7ff ff1f 	bl	80067b6 <send_cmd>
 8006978:	4603      	mov	r3, r0
 800697a:	2b00      	cmp	r3, #0
 800697c:	d14a      	bne.n	8006a14 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800697e:	2300      	movs	r3, #0
 8006980:	73fb      	strb	r3, [r7, #15]
 8006982:	e00d      	b.n	80069a0 <USER_SPI_initialize+0x10c>
 8006984:	7bfc      	ldrb	r4, [r7, #15]
 8006986:	20ff      	movs	r0, #255	; 0xff
 8006988:	f7ff fe22 	bl	80065d0 <xchg_spi>
 800698c:	4603      	mov	r3, r0
 800698e:	461a      	mov	r2, r3
 8006990:	f104 0310 	add.w	r3, r4, #16
 8006994:	443b      	add	r3, r7
 8006996:	f803 2c08 	strb.w	r2, [r3, #-8]
 800699a:	7bfb      	ldrb	r3, [r7, #15]
 800699c:	3301      	adds	r3, #1
 800699e:	73fb      	strb	r3, [r7, #15]
 80069a0:	7bfb      	ldrb	r3, [r7, #15]
 80069a2:	2b03      	cmp	r3, #3
 80069a4:	d9ee      	bls.n	8006984 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 80069a6:	7a3b      	ldrb	r3, [r7, #8]
 80069a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d001      	beq.n	80069b4 <USER_SPI_initialize+0x120>
 80069b0:	230c      	movs	r3, #12
 80069b2:	e000      	b.n	80069b6 <USER_SPI_initialize+0x122>
 80069b4:	2304      	movs	r3, #4
 80069b6:	737b      	strb	r3, [r7, #13]
 80069b8:	e02c      	b.n	8006a14 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 80069ba:	2100      	movs	r1, #0
 80069bc:	20a9      	movs	r0, #169	; 0xa9
 80069be:	f7ff fefa 	bl	80067b6 <send_cmd>
 80069c2:	4603      	mov	r3, r0
 80069c4:	2b01      	cmp	r3, #1
 80069c6:	d804      	bhi.n	80069d2 <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 80069c8:	2302      	movs	r3, #2
 80069ca:	737b      	strb	r3, [r7, #13]
 80069cc:	23a9      	movs	r3, #169	; 0xa9
 80069ce:	73bb      	strb	r3, [r7, #14]
 80069d0:	e003      	b.n	80069da <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 80069d2:	2301      	movs	r3, #1
 80069d4:	737b      	strb	r3, [r7, #13]
 80069d6:	2301      	movs	r3, #1
 80069d8:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 80069da:	bf00      	nop
 80069dc:	f7ff fde2 	bl	80065a4 <SPI_Timer_Status>
 80069e0:	4603      	mov	r3, r0
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d007      	beq.n	80069f6 <USER_SPI_initialize+0x162>
 80069e6:	7bbb      	ldrb	r3, [r7, #14]
 80069e8:	2100      	movs	r1, #0
 80069ea:	4618      	mov	r0, r3
 80069ec:	f7ff fee3 	bl	80067b6 <send_cmd>
 80069f0:	4603      	mov	r3, r0
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d1f2      	bne.n	80069dc <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 80069f6:	f7ff fdd5 	bl	80065a4 <SPI_Timer_Status>
 80069fa:	4603      	mov	r3, r0
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d007      	beq.n	8006a10 <USER_SPI_initialize+0x17c>
 8006a00:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006a04:	2010      	movs	r0, #16
 8006a06:	f7ff fed6 	bl	80067b6 <send_cmd>
 8006a0a:	4603      	mov	r3, r0
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d001      	beq.n	8006a14 <USER_SPI_initialize+0x180>
				ty = 0;
 8006a10:	2300      	movs	r3, #0
 8006a12:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8006a14:	4a14      	ldr	r2, [pc, #80]	; (8006a68 <USER_SPI_initialize+0x1d4>)
 8006a16:	7b7b      	ldrb	r3, [r7, #13]
 8006a18:	7013      	strb	r3, [r2, #0]
	despiselect();
 8006a1a:	f7ff fe49 	bl	80066b0 <despiselect>

	if (ty) {			/* OK */
 8006a1e:	7b7b      	ldrb	r3, [r7, #13]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d012      	beq.n	8006a4a <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8006a24:	4b0f      	ldr	r3, [pc, #60]	; (8006a64 <USER_SPI_initialize+0x1d0>)
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8006a2e:	4b0d      	ldr	r3, [pc, #52]	; (8006a64 <USER_SPI_initialize+0x1d0>)
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f042 0210 	orr.w	r2, r2, #16
 8006a36:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8006a38:	4b09      	ldr	r3, [pc, #36]	; (8006a60 <USER_SPI_initialize+0x1cc>)
 8006a3a:	781b      	ldrb	r3, [r3, #0]
 8006a3c:	b2db      	uxtb	r3, r3
 8006a3e:	f023 0301 	bic.w	r3, r3, #1
 8006a42:	b2da      	uxtb	r2, r3
 8006a44:	4b06      	ldr	r3, [pc, #24]	; (8006a60 <USER_SPI_initialize+0x1cc>)
 8006a46:	701a      	strb	r2, [r3, #0]
 8006a48:	e002      	b.n	8006a50 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8006a4a:	4b05      	ldr	r3, [pc, #20]	; (8006a60 <USER_SPI_initialize+0x1cc>)
 8006a4c:	2201      	movs	r2, #1
 8006a4e:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8006a50:	4b03      	ldr	r3, [pc, #12]	; (8006a60 <USER_SPI_initialize+0x1cc>)
 8006a52:	781b      	ldrb	r3, [r3, #0]
 8006a54:	b2db      	uxtb	r3, r3
}
 8006a56:	4618      	mov	r0, r3
 8006a58:	3714      	adds	r7, #20
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	bd90      	pop	{r4, r7, pc}
 8006a5e:	bf00      	nop
 8006a60:	20000020 	.word	0x20000020
 8006a64:	20000648 	.word	0x20000648
 8006a68:	200134e0 	.word	0x200134e0

08006a6c <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8006a6c:	b480      	push	{r7}
 8006a6e:	b083      	sub	sp, #12
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	4603      	mov	r3, r0
 8006a74:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8006a76:	79fb      	ldrb	r3, [r7, #7]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d001      	beq.n	8006a80 <USER_SPI_status+0x14>
 8006a7c:	2301      	movs	r3, #1
 8006a7e:	e002      	b.n	8006a86 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8006a80:	4b04      	ldr	r3, [pc, #16]	; (8006a94 <USER_SPI_status+0x28>)
 8006a82:	781b      	ldrb	r3, [r3, #0]
 8006a84:	b2db      	uxtb	r3, r3
}
 8006a86:	4618      	mov	r0, r3
 8006a88:	370c      	adds	r7, #12
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a90:	4770      	bx	lr
 8006a92:	bf00      	nop
 8006a94:	20000020 	.word	0x20000020

08006a98 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b084      	sub	sp, #16
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	60b9      	str	r1, [r7, #8]
 8006aa0:	607a      	str	r2, [r7, #4]
 8006aa2:	603b      	str	r3, [r7, #0]
 8006aa4:	4603      	mov	r3, r0
 8006aa6:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8006aa8:	7bfb      	ldrb	r3, [r7, #15]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d102      	bne.n	8006ab4 <USER_SPI_read+0x1c>
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d101      	bne.n	8006ab8 <USER_SPI_read+0x20>
 8006ab4:	2304      	movs	r3, #4
 8006ab6:	e04d      	b.n	8006b54 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8006ab8:	4b28      	ldr	r3, [pc, #160]	; (8006b5c <USER_SPI_read+0xc4>)
 8006aba:	781b      	ldrb	r3, [r3, #0]
 8006abc:	b2db      	uxtb	r3, r3
 8006abe:	f003 0301 	and.w	r3, r3, #1
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d001      	beq.n	8006aca <USER_SPI_read+0x32>
 8006ac6:	2303      	movs	r3, #3
 8006ac8:	e044      	b.n	8006b54 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8006aca:	4b25      	ldr	r3, [pc, #148]	; (8006b60 <USER_SPI_read+0xc8>)
 8006acc:	781b      	ldrb	r3, [r3, #0]
 8006ace:	f003 0308 	and.w	r3, r3, #8
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d102      	bne.n	8006adc <USER_SPI_read+0x44>
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	025b      	lsls	r3, r3, #9
 8006ada:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	2b01      	cmp	r3, #1
 8006ae0:	d111      	bne.n	8006b06 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8006ae2:	6879      	ldr	r1, [r7, #4]
 8006ae4:	2011      	movs	r0, #17
 8006ae6:	f7ff fe66 	bl	80067b6 <send_cmd>
 8006aea:	4603      	mov	r3, r0
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d129      	bne.n	8006b44 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8006af0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006af4:	68b8      	ldr	r0, [r7, #8]
 8006af6:	f7ff fe03 	bl	8006700 <rcvr_datablock>
 8006afa:	4603      	mov	r3, r0
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d021      	beq.n	8006b44 <USER_SPI_read+0xac>
			count = 0;
 8006b00:	2300      	movs	r3, #0
 8006b02:	603b      	str	r3, [r7, #0]
 8006b04:	e01e      	b.n	8006b44 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8006b06:	6879      	ldr	r1, [r7, #4]
 8006b08:	2012      	movs	r0, #18
 8006b0a:	f7ff fe54 	bl	80067b6 <send_cmd>
 8006b0e:	4603      	mov	r3, r0
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d117      	bne.n	8006b44 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8006b14:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006b18:	68b8      	ldr	r0, [r7, #8]
 8006b1a:	f7ff fdf1 	bl	8006700 <rcvr_datablock>
 8006b1e:	4603      	mov	r3, r0
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d00a      	beq.n	8006b3a <USER_SPI_read+0xa2>
				buff += 512;
 8006b24:	68bb      	ldr	r3, [r7, #8]
 8006b26:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8006b2a:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	3b01      	subs	r3, #1
 8006b30:	603b      	str	r3, [r7, #0]
 8006b32:	683b      	ldr	r3, [r7, #0]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d1ed      	bne.n	8006b14 <USER_SPI_read+0x7c>
 8006b38:	e000      	b.n	8006b3c <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8006b3a:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8006b3c:	2100      	movs	r1, #0
 8006b3e:	200c      	movs	r0, #12
 8006b40:	f7ff fe39 	bl	80067b6 <send_cmd>
		}
	}
	despiselect();
 8006b44:	f7ff fdb4 	bl	80066b0 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	bf14      	ite	ne
 8006b4e:	2301      	movne	r3, #1
 8006b50:	2300      	moveq	r3, #0
 8006b52:	b2db      	uxtb	r3, r3
}
 8006b54:	4618      	mov	r0, r3
 8006b56:	3710      	adds	r7, #16
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	bd80      	pop	{r7, pc}
 8006b5c:	20000020 	.word	0x20000020
 8006b60:	200134e0 	.word	0x200134e0

08006b64 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	b084      	sub	sp, #16
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	60b9      	str	r1, [r7, #8]
 8006b6c:	607a      	str	r2, [r7, #4]
 8006b6e:	603b      	str	r3, [r7, #0]
 8006b70:	4603      	mov	r3, r0
 8006b72:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8006b74:	7bfb      	ldrb	r3, [r7, #15]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d102      	bne.n	8006b80 <USER_SPI_write+0x1c>
 8006b7a:	683b      	ldr	r3, [r7, #0]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d101      	bne.n	8006b84 <USER_SPI_write+0x20>
 8006b80:	2304      	movs	r3, #4
 8006b82:	e063      	b.n	8006c4c <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8006b84:	4b33      	ldr	r3, [pc, #204]	; (8006c54 <USER_SPI_write+0xf0>)
 8006b86:	781b      	ldrb	r3, [r3, #0]
 8006b88:	b2db      	uxtb	r3, r3
 8006b8a:	f003 0301 	and.w	r3, r3, #1
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d001      	beq.n	8006b96 <USER_SPI_write+0x32>
 8006b92:	2303      	movs	r3, #3
 8006b94:	e05a      	b.n	8006c4c <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8006b96:	4b2f      	ldr	r3, [pc, #188]	; (8006c54 <USER_SPI_write+0xf0>)
 8006b98:	781b      	ldrb	r3, [r3, #0]
 8006b9a:	b2db      	uxtb	r3, r3
 8006b9c:	f003 0304 	and.w	r3, r3, #4
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d001      	beq.n	8006ba8 <USER_SPI_write+0x44>
 8006ba4:	2302      	movs	r3, #2
 8006ba6:	e051      	b.n	8006c4c <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8006ba8:	4b2b      	ldr	r3, [pc, #172]	; (8006c58 <USER_SPI_write+0xf4>)
 8006baa:	781b      	ldrb	r3, [r3, #0]
 8006bac:	f003 0308 	and.w	r3, r3, #8
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d102      	bne.n	8006bba <USER_SPI_write+0x56>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	025b      	lsls	r3, r3, #9
 8006bb8:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8006bba:	683b      	ldr	r3, [r7, #0]
 8006bbc:	2b01      	cmp	r3, #1
 8006bbe:	d110      	bne.n	8006be2 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8006bc0:	6879      	ldr	r1, [r7, #4]
 8006bc2:	2018      	movs	r0, #24
 8006bc4:	f7ff fdf7 	bl	80067b6 <send_cmd>
 8006bc8:	4603      	mov	r3, r0
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d136      	bne.n	8006c3c <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8006bce:	21fe      	movs	r1, #254	; 0xfe
 8006bd0:	68b8      	ldr	r0, [r7, #8]
 8006bd2:	f7ff fdbe 	bl	8006752 <xmit_datablock>
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d02f      	beq.n	8006c3c <USER_SPI_write+0xd8>
			count = 0;
 8006bdc:	2300      	movs	r3, #0
 8006bde:	603b      	str	r3, [r7, #0]
 8006be0:	e02c      	b.n	8006c3c <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8006be2:	4b1d      	ldr	r3, [pc, #116]	; (8006c58 <USER_SPI_write+0xf4>)
 8006be4:	781b      	ldrb	r3, [r3, #0]
 8006be6:	f003 0306 	and.w	r3, r3, #6
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d003      	beq.n	8006bf6 <USER_SPI_write+0x92>
 8006bee:	6839      	ldr	r1, [r7, #0]
 8006bf0:	2097      	movs	r0, #151	; 0x97
 8006bf2:	f7ff fde0 	bl	80067b6 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8006bf6:	6879      	ldr	r1, [r7, #4]
 8006bf8:	2019      	movs	r0, #25
 8006bfa:	f7ff fddc 	bl	80067b6 <send_cmd>
 8006bfe:	4603      	mov	r3, r0
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d11b      	bne.n	8006c3c <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8006c04:	21fc      	movs	r1, #252	; 0xfc
 8006c06:	68b8      	ldr	r0, [r7, #8]
 8006c08:	f7ff fda3 	bl	8006752 <xmit_datablock>
 8006c0c:	4603      	mov	r3, r0
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d00a      	beq.n	8006c28 <USER_SPI_write+0xc4>
				buff += 512;
 8006c12:	68bb      	ldr	r3, [r7, #8]
 8006c14:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8006c18:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	3b01      	subs	r3, #1
 8006c1e:	603b      	str	r3, [r7, #0]
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d1ee      	bne.n	8006c04 <USER_SPI_write+0xa0>
 8006c26:	e000      	b.n	8006c2a <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8006c28:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8006c2a:	21fd      	movs	r1, #253	; 0xfd
 8006c2c:	2000      	movs	r0, #0
 8006c2e:	f7ff fd90 	bl	8006752 <xmit_datablock>
 8006c32:	4603      	mov	r3, r0
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d101      	bne.n	8006c3c <USER_SPI_write+0xd8>
 8006c38:	2301      	movs	r3, #1
 8006c3a:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8006c3c:	f7ff fd38 	bl	80066b0 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	bf14      	ite	ne
 8006c46:	2301      	movne	r3, #1
 8006c48:	2300      	moveq	r3, #0
 8006c4a:	b2db      	uxtb	r3, r3
}
 8006c4c:	4618      	mov	r0, r3
 8006c4e:	3710      	adds	r7, #16
 8006c50:	46bd      	mov	sp, r7
 8006c52:	bd80      	pop	{r7, pc}
 8006c54:	20000020 	.word	0x20000020
 8006c58:	200134e0 	.word	0x200134e0

08006c5c <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b08c      	sub	sp, #48	; 0x30
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	4603      	mov	r3, r0
 8006c64:	603a      	str	r2, [r7, #0]
 8006c66:	71fb      	strb	r3, [r7, #7]
 8006c68:	460b      	mov	r3, r1
 8006c6a:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8006c6c:	79fb      	ldrb	r3, [r7, #7]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d001      	beq.n	8006c76 <USER_SPI_ioctl+0x1a>
 8006c72:	2304      	movs	r3, #4
 8006c74:	e15a      	b.n	8006f2c <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8006c76:	4baf      	ldr	r3, [pc, #700]	; (8006f34 <USER_SPI_ioctl+0x2d8>)
 8006c78:	781b      	ldrb	r3, [r3, #0]
 8006c7a:	b2db      	uxtb	r3, r3
 8006c7c:	f003 0301 	and.w	r3, r3, #1
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d001      	beq.n	8006c88 <USER_SPI_ioctl+0x2c>
 8006c84:	2303      	movs	r3, #3
 8006c86:	e151      	b.n	8006f2c <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8006c88:	2301      	movs	r3, #1
 8006c8a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 8006c8e:	79bb      	ldrb	r3, [r7, #6]
 8006c90:	2b04      	cmp	r3, #4
 8006c92:	f200 8136 	bhi.w	8006f02 <USER_SPI_ioctl+0x2a6>
 8006c96:	a201      	add	r2, pc, #4	; (adr r2, 8006c9c <USER_SPI_ioctl+0x40>)
 8006c98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c9c:	08006cb1 	.word	0x08006cb1
 8006ca0:	08006cc5 	.word	0x08006cc5
 8006ca4:	08006f03 	.word	0x08006f03
 8006ca8:	08006d71 	.word	0x08006d71
 8006cac:	08006e67 	.word	0x08006e67
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8006cb0:	f7ff fd0c 	bl	80066cc <spiselect>
 8006cb4:	4603      	mov	r3, r0
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	f000 8127 	beq.w	8006f0a <USER_SPI_ioctl+0x2ae>
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8006cc2:	e122      	b.n	8006f0a <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8006cc4:	2100      	movs	r1, #0
 8006cc6:	2009      	movs	r0, #9
 8006cc8:	f7ff fd75 	bl	80067b6 <send_cmd>
 8006ccc:	4603      	mov	r3, r0
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	f040 811d 	bne.w	8006f0e <USER_SPI_ioctl+0x2b2>
 8006cd4:	f107 030c 	add.w	r3, r7, #12
 8006cd8:	2110      	movs	r1, #16
 8006cda:	4618      	mov	r0, r3
 8006cdc:	f7ff fd10 	bl	8006700 <rcvr_datablock>
 8006ce0:	4603      	mov	r3, r0
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	f000 8113 	beq.w	8006f0e <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8006ce8:	7b3b      	ldrb	r3, [r7, #12]
 8006cea:	099b      	lsrs	r3, r3, #6
 8006cec:	b2db      	uxtb	r3, r3
 8006cee:	2b01      	cmp	r3, #1
 8006cf0:	d111      	bne.n	8006d16 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8006cf2:	7d7b      	ldrb	r3, [r7, #21]
 8006cf4:	461a      	mov	r2, r3
 8006cf6:	7d3b      	ldrb	r3, [r7, #20]
 8006cf8:	021b      	lsls	r3, r3, #8
 8006cfa:	4413      	add	r3, r2
 8006cfc:	461a      	mov	r2, r3
 8006cfe:	7cfb      	ldrb	r3, [r7, #19]
 8006d00:	041b      	lsls	r3, r3, #16
 8006d02:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8006d06:	4413      	add	r3, r2
 8006d08:	3301      	adds	r3, #1
 8006d0a:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8006d0c:	69fb      	ldr	r3, [r7, #28]
 8006d0e:	029a      	lsls	r2, r3, #10
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	601a      	str	r2, [r3, #0]
 8006d14:	e028      	b.n	8006d68 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8006d16:	7c7b      	ldrb	r3, [r7, #17]
 8006d18:	f003 030f 	and.w	r3, r3, #15
 8006d1c:	b2da      	uxtb	r2, r3
 8006d1e:	7dbb      	ldrb	r3, [r7, #22]
 8006d20:	09db      	lsrs	r3, r3, #7
 8006d22:	b2db      	uxtb	r3, r3
 8006d24:	4413      	add	r3, r2
 8006d26:	b2da      	uxtb	r2, r3
 8006d28:	7d7b      	ldrb	r3, [r7, #21]
 8006d2a:	005b      	lsls	r3, r3, #1
 8006d2c:	b2db      	uxtb	r3, r3
 8006d2e:	f003 0306 	and.w	r3, r3, #6
 8006d32:	b2db      	uxtb	r3, r3
 8006d34:	4413      	add	r3, r2
 8006d36:	b2db      	uxtb	r3, r3
 8006d38:	3302      	adds	r3, #2
 8006d3a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8006d3e:	7d3b      	ldrb	r3, [r7, #20]
 8006d40:	099b      	lsrs	r3, r3, #6
 8006d42:	b2db      	uxtb	r3, r3
 8006d44:	461a      	mov	r2, r3
 8006d46:	7cfb      	ldrb	r3, [r7, #19]
 8006d48:	009b      	lsls	r3, r3, #2
 8006d4a:	441a      	add	r2, r3
 8006d4c:	7cbb      	ldrb	r3, [r7, #18]
 8006d4e:	029b      	lsls	r3, r3, #10
 8006d50:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006d54:	4413      	add	r3, r2
 8006d56:	3301      	adds	r3, #1
 8006d58:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8006d5a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8006d5e:	3b09      	subs	r3, #9
 8006d60:	69fa      	ldr	r2, [r7, #28]
 8006d62:	409a      	lsls	r2, r3
 8006d64:	683b      	ldr	r3, [r7, #0]
 8006d66:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8006d68:	2300      	movs	r3, #0
 8006d6a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8006d6e:	e0ce      	b.n	8006f0e <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8006d70:	4b71      	ldr	r3, [pc, #452]	; (8006f38 <USER_SPI_ioctl+0x2dc>)
 8006d72:	781b      	ldrb	r3, [r3, #0]
 8006d74:	f003 0304 	and.w	r3, r3, #4
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d031      	beq.n	8006de0 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8006d7c:	2100      	movs	r1, #0
 8006d7e:	208d      	movs	r0, #141	; 0x8d
 8006d80:	f7ff fd19 	bl	80067b6 <send_cmd>
 8006d84:	4603      	mov	r3, r0
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	f040 80c3 	bne.w	8006f12 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8006d8c:	20ff      	movs	r0, #255	; 0xff
 8006d8e:	f7ff fc1f 	bl	80065d0 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8006d92:	f107 030c 	add.w	r3, r7, #12
 8006d96:	2110      	movs	r1, #16
 8006d98:	4618      	mov	r0, r3
 8006d9a:	f7ff fcb1 	bl	8006700 <rcvr_datablock>
 8006d9e:	4603      	mov	r3, r0
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	f000 80b6 	beq.w	8006f12 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8006da6:	2330      	movs	r3, #48	; 0x30
 8006da8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8006dac:	e007      	b.n	8006dbe <USER_SPI_ioctl+0x162>
 8006dae:	20ff      	movs	r0, #255	; 0xff
 8006db0:	f7ff fc0e 	bl	80065d0 <xchg_spi>
 8006db4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8006db8:	3b01      	subs	r3, #1
 8006dba:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8006dbe:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d1f3      	bne.n	8006dae <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8006dc6:	7dbb      	ldrb	r3, [r7, #22]
 8006dc8:	091b      	lsrs	r3, r3, #4
 8006dca:	b2db      	uxtb	r3, r3
 8006dcc:	461a      	mov	r2, r3
 8006dce:	2310      	movs	r3, #16
 8006dd0:	fa03 f202 	lsl.w	r2, r3, r2
 8006dd4:	683b      	ldr	r3, [r7, #0]
 8006dd6:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8006dd8:	2300      	movs	r3, #0
 8006dda:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8006dde:	e098      	b.n	8006f12 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8006de0:	2100      	movs	r1, #0
 8006de2:	2009      	movs	r0, #9
 8006de4:	f7ff fce7 	bl	80067b6 <send_cmd>
 8006de8:	4603      	mov	r3, r0
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	f040 8091 	bne.w	8006f12 <USER_SPI_ioctl+0x2b6>
 8006df0:	f107 030c 	add.w	r3, r7, #12
 8006df4:	2110      	movs	r1, #16
 8006df6:	4618      	mov	r0, r3
 8006df8:	f7ff fc82 	bl	8006700 <rcvr_datablock>
 8006dfc:	4603      	mov	r3, r0
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	f000 8087 	beq.w	8006f12 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8006e04:	4b4c      	ldr	r3, [pc, #304]	; (8006f38 <USER_SPI_ioctl+0x2dc>)
 8006e06:	781b      	ldrb	r3, [r3, #0]
 8006e08:	f003 0302 	and.w	r3, r3, #2
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d012      	beq.n	8006e36 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8006e10:	7dbb      	ldrb	r3, [r7, #22]
 8006e12:	005b      	lsls	r3, r3, #1
 8006e14:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8006e18:	7dfa      	ldrb	r2, [r7, #23]
 8006e1a:	09d2      	lsrs	r2, r2, #7
 8006e1c:	b2d2      	uxtb	r2, r2
 8006e1e:	4413      	add	r3, r2
 8006e20:	1c5a      	adds	r2, r3, #1
 8006e22:	7e7b      	ldrb	r3, [r7, #25]
 8006e24:	099b      	lsrs	r3, r3, #6
 8006e26:	b2db      	uxtb	r3, r3
 8006e28:	3b01      	subs	r3, #1
 8006e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8006e2e:	461a      	mov	r2, r3
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	601a      	str	r2, [r3, #0]
 8006e34:	e013      	b.n	8006e5e <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8006e36:	7dbb      	ldrb	r3, [r7, #22]
 8006e38:	109b      	asrs	r3, r3, #2
 8006e3a:	b29b      	uxth	r3, r3
 8006e3c:	f003 031f 	and.w	r3, r3, #31
 8006e40:	3301      	adds	r3, #1
 8006e42:	7dfa      	ldrb	r2, [r7, #23]
 8006e44:	00d2      	lsls	r2, r2, #3
 8006e46:	f002 0218 	and.w	r2, r2, #24
 8006e4a:	7df9      	ldrb	r1, [r7, #23]
 8006e4c:	0949      	lsrs	r1, r1, #5
 8006e4e:	b2c9      	uxtb	r1, r1
 8006e50:	440a      	add	r2, r1
 8006e52:	3201      	adds	r2, #1
 8006e54:	fb02 f303 	mul.w	r3, r2, r3
 8006e58:	461a      	mov	r2, r3
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8006e5e:	2300      	movs	r3, #0
 8006e60:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8006e64:	e055      	b.n	8006f12 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8006e66:	4b34      	ldr	r3, [pc, #208]	; (8006f38 <USER_SPI_ioctl+0x2dc>)
 8006e68:	781b      	ldrb	r3, [r3, #0]
 8006e6a:	f003 0306 	and.w	r3, r3, #6
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d051      	beq.n	8006f16 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8006e72:	f107 020c 	add.w	r2, r7, #12
 8006e76:	79fb      	ldrb	r3, [r7, #7]
 8006e78:	210b      	movs	r1, #11
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	f7ff feee 	bl	8006c5c <USER_SPI_ioctl>
 8006e80:	4603      	mov	r3, r0
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d149      	bne.n	8006f1a <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8006e86:	7b3b      	ldrb	r3, [r7, #12]
 8006e88:	099b      	lsrs	r3, r3, #6
 8006e8a:	b2db      	uxtb	r3, r3
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d104      	bne.n	8006e9a <USER_SPI_ioctl+0x23e>
 8006e90:	7dbb      	ldrb	r3, [r7, #22]
 8006e92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d041      	beq.n	8006f1e <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	623b      	str	r3, [r7, #32]
 8006e9e:	6a3b      	ldr	r3, [r7, #32]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	62bb      	str	r3, [r7, #40]	; 0x28
 8006ea4:	6a3b      	ldr	r3, [r7, #32]
 8006ea6:	685b      	ldr	r3, [r3, #4]
 8006ea8:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 8006eaa:	4b23      	ldr	r3, [pc, #140]	; (8006f38 <USER_SPI_ioctl+0x2dc>)
 8006eac:	781b      	ldrb	r3, [r3, #0]
 8006eae:	f003 0308 	and.w	r3, r3, #8
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d105      	bne.n	8006ec2 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8006eb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006eb8:	025b      	lsls	r3, r3, #9
 8006eba:	62bb      	str	r3, [r7, #40]	; 0x28
 8006ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ebe:	025b      	lsls	r3, r3, #9
 8006ec0:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8006ec2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006ec4:	2020      	movs	r0, #32
 8006ec6:	f7ff fc76 	bl	80067b6 <send_cmd>
 8006eca:	4603      	mov	r3, r0
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d128      	bne.n	8006f22 <USER_SPI_ioctl+0x2c6>
 8006ed0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006ed2:	2021      	movs	r0, #33	; 0x21
 8006ed4:	f7ff fc6f 	bl	80067b6 <send_cmd>
 8006ed8:	4603      	mov	r3, r0
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d121      	bne.n	8006f22 <USER_SPI_ioctl+0x2c6>
 8006ede:	2100      	movs	r1, #0
 8006ee0:	2026      	movs	r0, #38	; 0x26
 8006ee2:	f7ff fc68 	bl	80067b6 <send_cmd>
 8006ee6:	4603      	mov	r3, r0
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d11a      	bne.n	8006f22 <USER_SPI_ioctl+0x2c6>
 8006eec:	f247 5030 	movw	r0, #30000	; 0x7530
 8006ef0:	f7ff fbbb 	bl	800666a <wait_ready>
 8006ef4:	4603      	mov	r3, r0
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d013      	beq.n	8006f22 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8006efa:	2300      	movs	r3, #0
 8006efc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8006f00:	e00f      	b.n	8006f22 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8006f02:	2304      	movs	r3, #4
 8006f04:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8006f08:	e00c      	b.n	8006f24 <USER_SPI_ioctl+0x2c8>
		break;
 8006f0a:	bf00      	nop
 8006f0c:	e00a      	b.n	8006f24 <USER_SPI_ioctl+0x2c8>
		break;
 8006f0e:	bf00      	nop
 8006f10:	e008      	b.n	8006f24 <USER_SPI_ioctl+0x2c8>
		break;
 8006f12:	bf00      	nop
 8006f14:	e006      	b.n	8006f24 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8006f16:	bf00      	nop
 8006f18:	e004      	b.n	8006f24 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8006f1a:	bf00      	nop
 8006f1c:	e002      	b.n	8006f24 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8006f1e:	bf00      	nop
 8006f20:	e000      	b.n	8006f24 <USER_SPI_ioctl+0x2c8>
		break;
 8006f22:	bf00      	nop
	}

	despiselect();
 8006f24:	f7ff fbc4 	bl	80066b0 <despiselect>

	return res;
 8006f28:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8006f2c:	4618      	mov	r0, r3
 8006f2e:	3730      	adds	r7, #48	; 0x30
 8006f30:	46bd      	mov	sp, r7
 8006f32:	bd80      	pop	{r7, pc}
 8006f34:	20000020 	.word	0x20000020
 8006f38:	200134e0 	.word	0x200134e0

08006f3c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8006f3c:	b580      	push	{r7, lr}
 8006f3e:	b084      	sub	sp, #16
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	4603      	mov	r3, r0
 8006f44:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8006f46:	79fb      	ldrb	r3, [r7, #7]
 8006f48:	4a08      	ldr	r2, [pc, #32]	; (8006f6c <disk_status+0x30>)
 8006f4a:	009b      	lsls	r3, r3, #2
 8006f4c:	4413      	add	r3, r2
 8006f4e:	685b      	ldr	r3, [r3, #4]
 8006f50:	685b      	ldr	r3, [r3, #4]
 8006f52:	79fa      	ldrb	r2, [r7, #7]
 8006f54:	4905      	ldr	r1, [pc, #20]	; (8006f6c <disk_status+0x30>)
 8006f56:	440a      	add	r2, r1
 8006f58:	7a12      	ldrb	r2, [r2, #8]
 8006f5a:	4610      	mov	r0, r2
 8006f5c:	4798      	blx	r3
 8006f5e:	4603      	mov	r3, r0
 8006f60:	73fb      	strb	r3, [r7, #15]
  return stat;
 8006f62:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f64:	4618      	mov	r0, r3
 8006f66:	3710      	adds	r7, #16
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	bd80      	pop	{r7, pc}
 8006f6c:	20013514 	.word	0x20013514

08006f70 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b084      	sub	sp, #16
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	4603      	mov	r3, r0
 8006f78:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8006f7e:	79fb      	ldrb	r3, [r7, #7]
 8006f80:	4a0d      	ldr	r2, [pc, #52]	; (8006fb8 <disk_initialize+0x48>)
 8006f82:	5cd3      	ldrb	r3, [r2, r3]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d111      	bne.n	8006fac <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8006f88:	79fb      	ldrb	r3, [r7, #7]
 8006f8a:	4a0b      	ldr	r2, [pc, #44]	; (8006fb8 <disk_initialize+0x48>)
 8006f8c:	2101      	movs	r1, #1
 8006f8e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8006f90:	79fb      	ldrb	r3, [r7, #7]
 8006f92:	4a09      	ldr	r2, [pc, #36]	; (8006fb8 <disk_initialize+0x48>)
 8006f94:	009b      	lsls	r3, r3, #2
 8006f96:	4413      	add	r3, r2
 8006f98:	685b      	ldr	r3, [r3, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	79fa      	ldrb	r2, [r7, #7]
 8006f9e:	4906      	ldr	r1, [pc, #24]	; (8006fb8 <disk_initialize+0x48>)
 8006fa0:	440a      	add	r2, r1
 8006fa2:	7a12      	ldrb	r2, [r2, #8]
 8006fa4:	4610      	mov	r0, r2
 8006fa6:	4798      	blx	r3
 8006fa8:	4603      	mov	r3, r0
 8006faa:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8006fac:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fae:	4618      	mov	r0, r3
 8006fb0:	3710      	adds	r7, #16
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	bd80      	pop	{r7, pc}
 8006fb6:	bf00      	nop
 8006fb8:	20013514 	.word	0x20013514

08006fbc <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8006fbc:	b590      	push	{r4, r7, lr}
 8006fbe:	b087      	sub	sp, #28
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	60b9      	str	r1, [r7, #8]
 8006fc4:	607a      	str	r2, [r7, #4]
 8006fc6:	603b      	str	r3, [r7, #0]
 8006fc8:	4603      	mov	r3, r0
 8006fca:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8006fcc:	7bfb      	ldrb	r3, [r7, #15]
 8006fce:	4a0a      	ldr	r2, [pc, #40]	; (8006ff8 <disk_read+0x3c>)
 8006fd0:	009b      	lsls	r3, r3, #2
 8006fd2:	4413      	add	r3, r2
 8006fd4:	685b      	ldr	r3, [r3, #4]
 8006fd6:	689c      	ldr	r4, [r3, #8]
 8006fd8:	7bfb      	ldrb	r3, [r7, #15]
 8006fda:	4a07      	ldr	r2, [pc, #28]	; (8006ff8 <disk_read+0x3c>)
 8006fdc:	4413      	add	r3, r2
 8006fde:	7a18      	ldrb	r0, [r3, #8]
 8006fe0:	683b      	ldr	r3, [r7, #0]
 8006fe2:	687a      	ldr	r2, [r7, #4]
 8006fe4:	68b9      	ldr	r1, [r7, #8]
 8006fe6:	47a0      	blx	r4
 8006fe8:	4603      	mov	r3, r0
 8006fea:	75fb      	strb	r3, [r7, #23]
  return res;
 8006fec:	7dfb      	ldrb	r3, [r7, #23]
}
 8006fee:	4618      	mov	r0, r3
 8006ff0:	371c      	adds	r7, #28
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	bd90      	pop	{r4, r7, pc}
 8006ff6:	bf00      	nop
 8006ff8:	20013514 	.word	0x20013514

08006ffc <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8006ffc:	b590      	push	{r4, r7, lr}
 8006ffe:	b087      	sub	sp, #28
 8007000:	af00      	add	r7, sp, #0
 8007002:	60b9      	str	r1, [r7, #8]
 8007004:	607a      	str	r2, [r7, #4]
 8007006:	603b      	str	r3, [r7, #0]
 8007008:	4603      	mov	r3, r0
 800700a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800700c:	7bfb      	ldrb	r3, [r7, #15]
 800700e:	4a0a      	ldr	r2, [pc, #40]	; (8007038 <disk_write+0x3c>)
 8007010:	009b      	lsls	r3, r3, #2
 8007012:	4413      	add	r3, r2
 8007014:	685b      	ldr	r3, [r3, #4]
 8007016:	68dc      	ldr	r4, [r3, #12]
 8007018:	7bfb      	ldrb	r3, [r7, #15]
 800701a:	4a07      	ldr	r2, [pc, #28]	; (8007038 <disk_write+0x3c>)
 800701c:	4413      	add	r3, r2
 800701e:	7a18      	ldrb	r0, [r3, #8]
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	687a      	ldr	r2, [r7, #4]
 8007024:	68b9      	ldr	r1, [r7, #8]
 8007026:	47a0      	blx	r4
 8007028:	4603      	mov	r3, r0
 800702a:	75fb      	strb	r3, [r7, #23]
  return res;
 800702c:	7dfb      	ldrb	r3, [r7, #23]
}
 800702e:	4618      	mov	r0, r3
 8007030:	371c      	adds	r7, #28
 8007032:	46bd      	mov	sp, r7
 8007034:	bd90      	pop	{r4, r7, pc}
 8007036:	bf00      	nop
 8007038:	20013514 	.word	0x20013514

0800703c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b084      	sub	sp, #16
 8007040:	af00      	add	r7, sp, #0
 8007042:	4603      	mov	r3, r0
 8007044:	603a      	str	r2, [r7, #0]
 8007046:	71fb      	strb	r3, [r7, #7]
 8007048:	460b      	mov	r3, r1
 800704a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800704c:	79fb      	ldrb	r3, [r7, #7]
 800704e:	4a09      	ldr	r2, [pc, #36]	; (8007074 <disk_ioctl+0x38>)
 8007050:	009b      	lsls	r3, r3, #2
 8007052:	4413      	add	r3, r2
 8007054:	685b      	ldr	r3, [r3, #4]
 8007056:	691b      	ldr	r3, [r3, #16]
 8007058:	79fa      	ldrb	r2, [r7, #7]
 800705a:	4906      	ldr	r1, [pc, #24]	; (8007074 <disk_ioctl+0x38>)
 800705c:	440a      	add	r2, r1
 800705e:	7a10      	ldrb	r0, [r2, #8]
 8007060:	79b9      	ldrb	r1, [r7, #6]
 8007062:	683a      	ldr	r2, [r7, #0]
 8007064:	4798      	blx	r3
 8007066:	4603      	mov	r3, r0
 8007068:	73fb      	strb	r3, [r7, #15]
  return res;
 800706a:	7bfb      	ldrb	r3, [r7, #15]
}
 800706c:	4618      	mov	r0, r3
 800706e:	3710      	adds	r7, #16
 8007070:	46bd      	mov	sp, r7
 8007072:	bd80      	pop	{r7, pc}
 8007074:	20013514 	.word	0x20013514

08007078 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8007078:	b480      	push	{r7}
 800707a:	b085      	sub	sp, #20
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	3301      	adds	r3, #1
 8007084:	781b      	ldrb	r3, [r3, #0]
 8007086:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8007088:	89fb      	ldrh	r3, [r7, #14]
 800708a:	021b      	lsls	r3, r3, #8
 800708c:	b21a      	sxth	r2, r3
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	781b      	ldrb	r3, [r3, #0]
 8007092:	b21b      	sxth	r3, r3
 8007094:	4313      	orrs	r3, r2
 8007096:	b21b      	sxth	r3, r3
 8007098:	81fb      	strh	r3, [r7, #14]
	return rv;
 800709a:	89fb      	ldrh	r3, [r7, #14]
}
 800709c:	4618      	mov	r0, r3
 800709e:	3714      	adds	r7, #20
 80070a0:	46bd      	mov	sp, r7
 80070a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a6:	4770      	bx	lr

080070a8 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80070a8:	b480      	push	{r7}
 80070aa:	b085      	sub	sp, #20
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	3303      	adds	r3, #3
 80070b4:	781b      	ldrb	r3, [r3, #0]
 80070b6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	021b      	lsls	r3, r3, #8
 80070bc:	687a      	ldr	r2, [r7, #4]
 80070be:	3202      	adds	r2, #2
 80070c0:	7812      	ldrb	r2, [r2, #0]
 80070c2:	4313      	orrs	r3, r2
 80070c4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	021b      	lsls	r3, r3, #8
 80070ca:	687a      	ldr	r2, [r7, #4]
 80070cc:	3201      	adds	r2, #1
 80070ce:	7812      	ldrb	r2, [r2, #0]
 80070d0:	4313      	orrs	r3, r2
 80070d2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	021b      	lsls	r3, r3, #8
 80070d8:	687a      	ldr	r2, [r7, #4]
 80070da:	7812      	ldrb	r2, [r2, #0]
 80070dc:	4313      	orrs	r3, r2
 80070de:	60fb      	str	r3, [r7, #12]
	return rv;
 80070e0:	68fb      	ldr	r3, [r7, #12]
}
 80070e2:	4618      	mov	r0, r3
 80070e4:	3714      	adds	r7, #20
 80070e6:	46bd      	mov	sp, r7
 80070e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ec:	4770      	bx	lr

080070ee <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80070ee:	b480      	push	{r7}
 80070f0:	b083      	sub	sp, #12
 80070f2:	af00      	add	r7, sp, #0
 80070f4:	6078      	str	r0, [r7, #4]
 80070f6:	460b      	mov	r3, r1
 80070f8:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	1c5a      	adds	r2, r3, #1
 80070fe:	607a      	str	r2, [r7, #4]
 8007100:	887a      	ldrh	r2, [r7, #2]
 8007102:	b2d2      	uxtb	r2, r2
 8007104:	701a      	strb	r2, [r3, #0]
 8007106:	887b      	ldrh	r3, [r7, #2]
 8007108:	0a1b      	lsrs	r3, r3, #8
 800710a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	1c5a      	adds	r2, r3, #1
 8007110:	607a      	str	r2, [r7, #4]
 8007112:	887a      	ldrh	r2, [r7, #2]
 8007114:	b2d2      	uxtb	r2, r2
 8007116:	701a      	strb	r2, [r3, #0]
}
 8007118:	bf00      	nop
 800711a:	370c      	adds	r7, #12
 800711c:	46bd      	mov	sp, r7
 800711e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007122:	4770      	bx	lr

08007124 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8007124:	b480      	push	{r7}
 8007126:	b083      	sub	sp, #12
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]
 800712c:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	1c5a      	adds	r2, r3, #1
 8007132:	607a      	str	r2, [r7, #4]
 8007134:	683a      	ldr	r2, [r7, #0]
 8007136:	b2d2      	uxtb	r2, r2
 8007138:	701a      	strb	r2, [r3, #0]
 800713a:	683b      	ldr	r3, [r7, #0]
 800713c:	0a1b      	lsrs	r3, r3, #8
 800713e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	1c5a      	adds	r2, r3, #1
 8007144:	607a      	str	r2, [r7, #4]
 8007146:	683a      	ldr	r2, [r7, #0]
 8007148:	b2d2      	uxtb	r2, r2
 800714a:	701a      	strb	r2, [r3, #0]
 800714c:	683b      	ldr	r3, [r7, #0]
 800714e:	0a1b      	lsrs	r3, r3, #8
 8007150:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	1c5a      	adds	r2, r3, #1
 8007156:	607a      	str	r2, [r7, #4]
 8007158:	683a      	ldr	r2, [r7, #0]
 800715a:	b2d2      	uxtb	r2, r2
 800715c:	701a      	strb	r2, [r3, #0]
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	0a1b      	lsrs	r3, r3, #8
 8007162:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	1c5a      	adds	r2, r3, #1
 8007168:	607a      	str	r2, [r7, #4]
 800716a:	683a      	ldr	r2, [r7, #0]
 800716c:	b2d2      	uxtb	r2, r2
 800716e:	701a      	strb	r2, [r3, #0]
}
 8007170:	bf00      	nop
 8007172:	370c      	adds	r7, #12
 8007174:	46bd      	mov	sp, r7
 8007176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717a:	4770      	bx	lr

0800717c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800717c:	b480      	push	{r7}
 800717e:	b087      	sub	sp, #28
 8007180:	af00      	add	r7, sp, #0
 8007182:	60f8      	str	r0, [r7, #12]
 8007184:	60b9      	str	r1, [r7, #8]
 8007186:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800718c:	68bb      	ldr	r3, [r7, #8]
 800718e:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d00d      	beq.n	80071b2 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8007196:	693a      	ldr	r2, [r7, #16]
 8007198:	1c53      	adds	r3, r2, #1
 800719a:	613b      	str	r3, [r7, #16]
 800719c:	697b      	ldr	r3, [r7, #20]
 800719e:	1c59      	adds	r1, r3, #1
 80071a0:	6179      	str	r1, [r7, #20]
 80071a2:	7812      	ldrb	r2, [r2, #0]
 80071a4:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	3b01      	subs	r3, #1
 80071aa:	607b      	str	r3, [r7, #4]
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d1f1      	bne.n	8007196 <mem_cpy+0x1a>
	}
}
 80071b2:	bf00      	nop
 80071b4:	371c      	adds	r7, #28
 80071b6:	46bd      	mov	sp, r7
 80071b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071bc:	4770      	bx	lr

080071be <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80071be:	b480      	push	{r7}
 80071c0:	b087      	sub	sp, #28
 80071c2:	af00      	add	r7, sp, #0
 80071c4:	60f8      	str	r0, [r7, #12]
 80071c6:	60b9      	str	r1, [r7, #8]
 80071c8:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80071ce:	697b      	ldr	r3, [r7, #20]
 80071d0:	1c5a      	adds	r2, r3, #1
 80071d2:	617a      	str	r2, [r7, #20]
 80071d4:	68ba      	ldr	r2, [r7, #8]
 80071d6:	b2d2      	uxtb	r2, r2
 80071d8:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	3b01      	subs	r3, #1
 80071de:	607b      	str	r3, [r7, #4]
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d1f3      	bne.n	80071ce <mem_set+0x10>
}
 80071e6:	bf00      	nop
 80071e8:	bf00      	nop
 80071ea:	371c      	adds	r7, #28
 80071ec:	46bd      	mov	sp, r7
 80071ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f2:	4770      	bx	lr

080071f4 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80071f4:	b480      	push	{r7}
 80071f6:	b089      	sub	sp, #36	; 0x24
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	60f8      	str	r0, [r7, #12]
 80071fc:	60b9      	str	r1, [r7, #8]
 80071fe:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	61fb      	str	r3, [r7, #28]
 8007204:	68bb      	ldr	r3, [r7, #8]
 8007206:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8007208:	2300      	movs	r3, #0
 800720a:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800720c:	69fb      	ldr	r3, [r7, #28]
 800720e:	1c5a      	adds	r2, r3, #1
 8007210:	61fa      	str	r2, [r7, #28]
 8007212:	781b      	ldrb	r3, [r3, #0]
 8007214:	4619      	mov	r1, r3
 8007216:	69bb      	ldr	r3, [r7, #24]
 8007218:	1c5a      	adds	r2, r3, #1
 800721a:	61ba      	str	r2, [r7, #24]
 800721c:	781b      	ldrb	r3, [r3, #0]
 800721e:	1acb      	subs	r3, r1, r3
 8007220:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	3b01      	subs	r3, #1
 8007226:	607b      	str	r3, [r7, #4]
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2b00      	cmp	r3, #0
 800722c:	d002      	beq.n	8007234 <mem_cmp+0x40>
 800722e:	697b      	ldr	r3, [r7, #20]
 8007230:	2b00      	cmp	r3, #0
 8007232:	d0eb      	beq.n	800720c <mem_cmp+0x18>

	return r;
 8007234:	697b      	ldr	r3, [r7, #20]
}
 8007236:	4618      	mov	r0, r3
 8007238:	3724      	adds	r7, #36	; 0x24
 800723a:	46bd      	mov	sp, r7
 800723c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007240:	4770      	bx	lr

08007242 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8007242:	b480      	push	{r7}
 8007244:	b083      	sub	sp, #12
 8007246:	af00      	add	r7, sp, #0
 8007248:	6078      	str	r0, [r7, #4]
 800724a:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800724c:	e002      	b.n	8007254 <chk_chr+0x12>
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	3301      	adds	r3, #1
 8007252:	607b      	str	r3, [r7, #4]
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	781b      	ldrb	r3, [r3, #0]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d005      	beq.n	8007268 <chk_chr+0x26>
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	781b      	ldrb	r3, [r3, #0]
 8007260:	461a      	mov	r2, r3
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	4293      	cmp	r3, r2
 8007266:	d1f2      	bne.n	800724e <chk_chr+0xc>
	return *str;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	781b      	ldrb	r3, [r3, #0]
}
 800726c:	4618      	mov	r0, r3
 800726e:	370c      	adds	r7, #12
 8007270:	46bd      	mov	sp, r7
 8007272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007276:	4770      	bx	lr

08007278 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007278:	b480      	push	{r7}
 800727a:	b085      	sub	sp, #20
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
 8007280:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007282:	2300      	movs	r3, #0
 8007284:	60bb      	str	r3, [r7, #8]
 8007286:	68bb      	ldr	r3, [r7, #8]
 8007288:	60fb      	str	r3, [r7, #12]
 800728a:	e029      	b.n	80072e0 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800728c:	4a27      	ldr	r2, [pc, #156]	; (800732c <chk_lock+0xb4>)
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	011b      	lsls	r3, r3, #4
 8007292:	4413      	add	r3, r2
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d01d      	beq.n	80072d6 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800729a:	4a24      	ldr	r2, [pc, #144]	; (800732c <chk_lock+0xb4>)
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	011b      	lsls	r3, r3, #4
 80072a0:	4413      	add	r3, r2
 80072a2:	681a      	ldr	r2, [r3, #0]
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	429a      	cmp	r2, r3
 80072aa:	d116      	bne.n	80072da <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80072ac:	4a1f      	ldr	r2, [pc, #124]	; (800732c <chk_lock+0xb4>)
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	011b      	lsls	r3, r3, #4
 80072b2:	4413      	add	r3, r2
 80072b4:	3304      	adds	r3, #4
 80072b6:	681a      	ldr	r2, [r3, #0]
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80072bc:	429a      	cmp	r2, r3
 80072be:	d10c      	bne.n	80072da <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80072c0:	4a1a      	ldr	r2, [pc, #104]	; (800732c <chk_lock+0xb4>)
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	011b      	lsls	r3, r3, #4
 80072c6:	4413      	add	r3, r2
 80072c8:	3308      	adds	r3, #8
 80072ca:	681a      	ldr	r2, [r3, #0]
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80072d0:	429a      	cmp	r2, r3
 80072d2:	d102      	bne.n	80072da <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80072d4:	e007      	b.n	80072e6 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80072d6:	2301      	movs	r3, #1
 80072d8:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	3301      	adds	r3, #1
 80072de:	60fb      	str	r3, [r7, #12]
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	2b01      	cmp	r3, #1
 80072e4:	d9d2      	bls.n	800728c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	2b02      	cmp	r3, #2
 80072ea:	d109      	bne.n	8007300 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80072ec:	68bb      	ldr	r3, [r7, #8]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d102      	bne.n	80072f8 <chk_lock+0x80>
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	2b02      	cmp	r3, #2
 80072f6:	d101      	bne.n	80072fc <chk_lock+0x84>
 80072f8:	2300      	movs	r3, #0
 80072fa:	e010      	b.n	800731e <chk_lock+0xa6>
 80072fc:	2312      	movs	r3, #18
 80072fe:	e00e      	b.n	800731e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d108      	bne.n	8007318 <chk_lock+0xa0>
 8007306:	4a09      	ldr	r2, [pc, #36]	; (800732c <chk_lock+0xb4>)
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	011b      	lsls	r3, r3, #4
 800730c:	4413      	add	r3, r2
 800730e:	330c      	adds	r3, #12
 8007310:	881b      	ldrh	r3, [r3, #0]
 8007312:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007316:	d101      	bne.n	800731c <chk_lock+0xa4>
 8007318:	2310      	movs	r3, #16
 800731a:	e000      	b.n	800731e <chk_lock+0xa6>
 800731c:	2300      	movs	r3, #0
}
 800731e:	4618      	mov	r0, r3
 8007320:	3714      	adds	r7, #20
 8007322:	46bd      	mov	sp, r7
 8007324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007328:	4770      	bx	lr
 800732a:	bf00      	nop
 800732c:	200134f4 	.word	0x200134f4

08007330 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8007330:	b480      	push	{r7}
 8007332:	b083      	sub	sp, #12
 8007334:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007336:	2300      	movs	r3, #0
 8007338:	607b      	str	r3, [r7, #4]
 800733a:	e002      	b.n	8007342 <enq_lock+0x12>
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	3301      	adds	r3, #1
 8007340:	607b      	str	r3, [r7, #4]
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2b01      	cmp	r3, #1
 8007346:	d806      	bhi.n	8007356 <enq_lock+0x26>
 8007348:	4a09      	ldr	r2, [pc, #36]	; (8007370 <enq_lock+0x40>)
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	011b      	lsls	r3, r3, #4
 800734e:	4413      	add	r3, r2
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	2b00      	cmp	r3, #0
 8007354:	d1f2      	bne.n	800733c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	2b02      	cmp	r3, #2
 800735a:	bf14      	ite	ne
 800735c:	2301      	movne	r3, #1
 800735e:	2300      	moveq	r3, #0
 8007360:	b2db      	uxtb	r3, r3
}
 8007362:	4618      	mov	r0, r3
 8007364:	370c      	adds	r7, #12
 8007366:	46bd      	mov	sp, r7
 8007368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736c:	4770      	bx	lr
 800736e:	bf00      	nop
 8007370:	200134f4 	.word	0x200134f4

08007374 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007374:	b480      	push	{r7}
 8007376:	b085      	sub	sp, #20
 8007378:	af00      	add	r7, sp, #0
 800737a:	6078      	str	r0, [r7, #4]
 800737c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800737e:	2300      	movs	r3, #0
 8007380:	60fb      	str	r3, [r7, #12]
 8007382:	e01f      	b.n	80073c4 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8007384:	4a41      	ldr	r2, [pc, #260]	; (800748c <inc_lock+0x118>)
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	011b      	lsls	r3, r3, #4
 800738a:	4413      	add	r3, r2
 800738c:	681a      	ldr	r2, [r3, #0]
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	429a      	cmp	r2, r3
 8007394:	d113      	bne.n	80073be <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8007396:	4a3d      	ldr	r2, [pc, #244]	; (800748c <inc_lock+0x118>)
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	011b      	lsls	r3, r3, #4
 800739c:	4413      	add	r3, r2
 800739e:	3304      	adds	r3, #4
 80073a0:	681a      	ldr	r2, [r3, #0]
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80073a6:	429a      	cmp	r2, r3
 80073a8:	d109      	bne.n	80073be <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80073aa:	4a38      	ldr	r2, [pc, #224]	; (800748c <inc_lock+0x118>)
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	011b      	lsls	r3, r3, #4
 80073b0:	4413      	add	r3, r2
 80073b2:	3308      	adds	r3, #8
 80073b4:	681a      	ldr	r2, [r3, #0]
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80073ba:	429a      	cmp	r2, r3
 80073bc:	d006      	beq.n	80073cc <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	3301      	adds	r3, #1
 80073c2:	60fb      	str	r3, [r7, #12]
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	2b01      	cmp	r3, #1
 80073c8:	d9dc      	bls.n	8007384 <inc_lock+0x10>
 80073ca:	e000      	b.n	80073ce <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80073cc:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	2b02      	cmp	r3, #2
 80073d2:	d132      	bne.n	800743a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80073d4:	2300      	movs	r3, #0
 80073d6:	60fb      	str	r3, [r7, #12]
 80073d8:	e002      	b.n	80073e0 <inc_lock+0x6c>
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	3301      	adds	r3, #1
 80073de:	60fb      	str	r3, [r7, #12]
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	2b01      	cmp	r3, #1
 80073e4:	d806      	bhi.n	80073f4 <inc_lock+0x80>
 80073e6:	4a29      	ldr	r2, [pc, #164]	; (800748c <inc_lock+0x118>)
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	011b      	lsls	r3, r3, #4
 80073ec:	4413      	add	r3, r2
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d1f2      	bne.n	80073da <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	2b02      	cmp	r3, #2
 80073f8:	d101      	bne.n	80073fe <inc_lock+0x8a>
 80073fa:	2300      	movs	r3, #0
 80073fc:	e040      	b.n	8007480 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681a      	ldr	r2, [r3, #0]
 8007402:	4922      	ldr	r1, [pc, #136]	; (800748c <inc_lock+0x118>)
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	011b      	lsls	r3, r3, #4
 8007408:	440b      	add	r3, r1
 800740a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	689a      	ldr	r2, [r3, #8]
 8007410:	491e      	ldr	r1, [pc, #120]	; (800748c <inc_lock+0x118>)
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	011b      	lsls	r3, r3, #4
 8007416:	440b      	add	r3, r1
 8007418:	3304      	adds	r3, #4
 800741a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	695a      	ldr	r2, [r3, #20]
 8007420:	491a      	ldr	r1, [pc, #104]	; (800748c <inc_lock+0x118>)
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	011b      	lsls	r3, r3, #4
 8007426:	440b      	add	r3, r1
 8007428:	3308      	adds	r3, #8
 800742a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800742c:	4a17      	ldr	r2, [pc, #92]	; (800748c <inc_lock+0x118>)
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	011b      	lsls	r3, r3, #4
 8007432:	4413      	add	r3, r2
 8007434:	330c      	adds	r3, #12
 8007436:	2200      	movs	r2, #0
 8007438:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800743a:	683b      	ldr	r3, [r7, #0]
 800743c:	2b00      	cmp	r3, #0
 800743e:	d009      	beq.n	8007454 <inc_lock+0xe0>
 8007440:	4a12      	ldr	r2, [pc, #72]	; (800748c <inc_lock+0x118>)
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	011b      	lsls	r3, r3, #4
 8007446:	4413      	add	r3, r2
 8007448:	330c      	adds	r3, #12
 800744a:	881b      	ldrh	r3, [r3, #0]
 800744c:	2b00      	cmp	r3, #0
 800744e:	d001      	beq.n	8007454 <inc_lock+0xe0>
 8007450:	2300      	movs	r3, #0
 8007452:	e015      	b.n	8007480 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007454:	683b      	ldr	r3, [r7, #0]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d108      	bne.n	800746c <inc_lock+0xf8>
 800745a:	4a0c      	ldr	r2, [pc, #48]	; (800748c <inc_lock+0x118>)
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	011b      	lsls	r3, r3, #4
 8007460:	4413      	add	r3, r2
 8007462:	330c      	adds	r3, #12
 8007464:	881b      	ldrh	r3, [r3, #0]
 8007466:	3301      	adds	r3, #1
 8007468:	b29a      	uxth	r2, r3
 800746a:	e001      	b.n	8007470 <inc_lock+0xfc>
 800746c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007470:	4906      	ldr	r1, [pc, #24]	; (800748c <inc_lock+0x118>)
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	011b      	lsls	r3, r3, #4
 8007476:	440b      	add	r3, r1
 8007478:	330c      	adds	r3, #12
 800747a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	3301      	adds	r3, #1
}
 8007480:	4618      	mov	r0, r3
 8007482:	3714      	adds	r7, #20
 8007484:	46bd      	mov	sp, r7
 8007486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748a:	4770      	bx	lr
 800748c:	200134f4 	.word	0x200134f4

08007490 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8007490:	b480      	push	{r7}
 8007492:	b085      	sub	sp, #20
 8007494:	af00      	add	r7, sp, #0
 8007496:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	3b01      	subs	r3, #1
 800749c:	607b      	str	r3, [r7, #4]
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2b01      	cmp	r3, #1
 80074a2:	d825      	bhi.n	80074f0 <dec_lock+0x60>
		n = Files[i].ctr;
 80074a4:	4a17      	ldr	r2, [pc, #92]	; (8007504 <dec_lock+0x74>)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	011b      	lsls	r3, r3, #4
 80074aa:	4413      	add	r3, r2
 80074ac:	330c      	adds	r3, #12
 80074ae:	881b      	ldrh	r3, [r3, #0]
 80074b0:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80074b2:	89fb      	ldrh	r3, [r7, #14]
 80074b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80074b8:	d101      	bne.n	80074be <dec_lock+0x2e>
 80074ba:	2300      	movs	r3, #0
 80074bc:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80074be:	89fb      	ldrh	r3, [r7, #14]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d002      	beq.n	80074ca <dec_lock+0x3a>
 80074c4:	89fb      	ldrh	r3, [r7, #14]
 80074c6:	3b01      	subs	r3, #1
 80074c8:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80074ca:	4a0e      	ldr	r2, [pc, #56]	; (8007504 <dec_lock+0x74>)
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	011b      	lsls	r3, r3, #4
 80074d0:	4413      	add	r3, r2
 80074d2:	330c      	adds	r3, #12
 80074d4:	89fa      	ldrh	r2, [r7, #14]
 80074d6:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80074d8:	89fb      	ldrh	r3, [r7, #14]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d105      	bne.n	80074ea <dec_lock+0x5a>
 80074de:	4a09      	ldr	r2, [pc, #36]	; (8007504 <dec_lock+0x74>)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	011b      	lsls	r3, r3, #4
 80074e4:	4413      	add	r3, r2
 80074e6:	2200      	movs	r2, #0
 80074e8:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80074ea:	2300      	movs	r3, #0
 80074ec:	737b      	strb	r3, [r7, #13]
 80074ee:	e001      	b.n	80074f4 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80074f0:	2302      	movs	r3, #2
 80074f2:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80074f4:	7b7b      	ldrb	r3, [r7, #13]
}
 80074f6:	4618      	mov	r0, r3
 80074f8:	3714      	adds	r7, #20
 80074fa:	46bd      	mov	sp, r7
 80074fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007500:	4770      	bx	lr
 8007502:	bf00      	nop
 8007504:	200134f4 	.word	0x200134f4

08007508 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8007508:	b480      	push	{r7}
 800750a:	b085      	sub	sp, #20
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8007510:	2300      	movs	r3, #0
 8007512:	60fb      	str	r3, [r7, #12]
 8007514:	e010      	b.n	8007538 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8007516:	4a0d      	ldr	r2, [pc, #52]	; (800754c <clear_lock+0x44>)
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	011b      	lsls	r3, r3, #4
 800751c:	4413      	add	r3, r2
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	687a      	ldr	r2, [r7, #4]
 8007522:	429a      	cmp	r2, r3
 8007524:	d105      	bne.n	8007532 <clear_lock+0x2a>
 8007526:	4a09      	ldr	r2, [pc, #36]	; (800754c <clear_lock+0x44>)
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	011b      	lsls	r3, r3, #4
 800752c:	4413      	add	r3, r2
 800752e:	2200      	movs	r2, #0
 8007530:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	3301      	adds	r3, #1
 8007536:	60fb      	str	r3, [r7, #12]
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	2b01      	cmp	r3, #1
 800753c:	d9eb      	bls.n	8007516 <clear_lock+0xe>
	}
}
 800753e:	bf00      	nop
 8007540:	bf00      	nop
 8007542:	3714      	adds	r7, #20
 8007544:	46bd      	mov	sp, r7
 8007546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754a:	4770      	bx	lr
 800754c:	200134f4 	.word	0x200134f4

08007550 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b086      	sub	sp, #24
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8007558:	2300      	movs	r3, #0
 800755a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	78db      	ldrb	r3, [r3, #3]
 8007560:	2b00      	cmp	r3, #0
 8007562:	d034      	beq.n	80075ce <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007568:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	7858      	ldrb	r0, [r3, #1]
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007574:	2301      	movs	r3, #1
 8007576:	697a      	ldr	r2, [r7, #20]
 8007578:	f7ff fd40 	bl	8006ffc <disk_write>
 800757c:	4603      	mov	r3, r0
 800757e:	2b00      	cmp	r3, #0
 8007580:	d002      	beq.n	8007588 <sync_window+0x38>
			res = FR_DISK_ERR;
 8007582:	2301      	movs	r3, #1
 8007584:	73fb      	strb	r3, [r7, #15]
 8007586:	e022      	b.n	80075ce <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2200      	movs	r2, #0
 800758c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6a1b      	ldr	r3, [r3, #32]
 8007592:	697a      	ldr	r2, [r7, #20]
 8007594:	1ad2      	subs	r2, r2, r3
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	699b      	ldr	r3, [r3, #24]
 800759a:	429a      	cmp	r2, r3
 800759c:	d217      	bcs.n	80075ce <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	789b      	ldrb	r3, [r3, #2]
 80075a2:	613b      	str	r3, [r7, #16]
 80075a4:	e010      	b.n	80075c8 <sync_window+0x78>
					wsect += fs->fsize;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	699b      	ldr	r3, [r3, #24]
 80075aa:	697a      	ldr	r2, [r7, #20]
 80075ac:	4413      	add	r3, r2
 80075ae:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	7858      	ldrb	r0, [r3, #1]
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80075ba:	2301      	movs	r3, #1
 80075bc:	697a      	ldr	r2, [r7, #20]
 80075be:	f7ff fd1d 	bl	8006ffc <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80075c2:	693b      	ldr	r3, [r7, #16]
 80075c4:	3b01      	subs	r3, #1
 80075c6:	613b      	str	r3, [r7, #16]
 80075c8:	693b      	ldr	r3, [r7, #16]
 80075ca:	2b01      	cmp	r3, #1
 80075cc:	d8eb      	bhi.n	80075a6 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80075ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80075d0:	4618      	mov	r0, r3
 80075d2:	3718      	adds	r7, #24
 80075d4:	46bd      	mov	sp, r7
 80075d6:	bd80      	pop	{r7, pc}

080075d8 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b084      	sub	sp, #16
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
 80075e0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80075e2:	2300      	movs	r3, #0
 80075e4:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075ea:	683a      	ldr	r2, [r7, #0]
 80075ec:	429a      	cmp	r2, r3
 80075ee:	d01b      	beq.n	8007628 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80075f0:	6878      	ldr	r0, [r7, #4]
 80075f2:	f7ff ffad 	bl	8007550 <sync_window>
 80075f6:	4603      	mov	r3, r0
 80075f8:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80075fa:	7bfb      	ldrb	r3, [r7, #15]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d113      	bne.n	8007628 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	7858      	ldrb	r0, [r3, #1]
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800760a:	2301      	movs	r3, #1
 800760c:	683a      	ldr	r2, [r7, #0]
 800760e:	f7ff fcd5 	bl	8006fbc <disk_read>
 8007612:	4603      	mov	r3, r0
 8007614:	2b00      	cmp	r3, #0
 8007616:	d004      	beq.n	8007622 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8007618:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800761c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800761e:	2301      	movs	r3, #1
 8007620:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	683a      	ldr	r2, [r7, #0]
 8007626:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8007628:	7bfb      	ldrb	r3, [r7, #15]
}
 800762a:	4618      	mov	r0, r3
 800762c:	3710      	adds	r7, #16
 800762e:	46bd      	mov	sp, r7
 8007630:	bd80      	pop	{r7, pc}
	...

08007634 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8007634:	b580      	push	{r7, lr}
 8007636:	b084      	sub	sp, #16
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800763c:	6878      	ldr	r0, [r7, #4]
 800763e:	f7ff ff87 	bl	8007550 <sync_window>
 8007642:	4603      	mov	r3, r0
 8007644:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8007646:	7bfb      	ldrb	r3, [r7, #15]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d158      	bne.n	80076fe <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	781b      	ldrb	r3, [r3, #0]
 8007650:	2b03      	cmp	r3, #3
 8007652:	d148      	bne.n	80076e6 <sync_fs+0xb2>
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	791b      	ldrb	r3, [r3, #4]
 8007658:	2b01      	cmp	r3, #1
 800765a:	d144      	bne.n	80076e6 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	3330      	adds	r3, #48	; 0x30
 8007660:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007664:	2100      	movs	r1, #0
 8007666:	4618      	mov	r0, r3
 8007668:	f7ff fda9 	bl	80071be <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	3330      	adds	r3, #48	; 0x30
 8007670:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007674:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8007678:	4618      	mov	r0, r3
 800767a:	f7ff fd38 	bl	80070ee <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	3330      	adds	r3, #48	; 0x30
 8007682:	4921      	ldr	r1, [pc, #132]	; (8007708 <sync_fs+0xd4>)
 8007684:	4618      	mov	r0, r3
 8007686:	f7ff fd4d 	bl	8007124 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	3330      	adds	r3, #48	; 0x30
 800768e:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8007692:	491e      	ldr	r1, [pc, #120]	; (800770c <sync_fs+0xd8>)
 8007694:	4618      	mov	r0, r3
 8007696:	f7ff fd45 	bl	8007124 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	3330      	adds	r3, #48	; 0x30
 800769e:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	691b      	ldr	r3, [r3, #16]
 80076a6:	4619      	mov	r1, r3
 80076a8:	4610      	mov	r0, r2
 80076aa:	f7ff fd3b 	bl	8007124 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	3330      	adds	r3, #48	; 0x30
 80076b2:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	68db      	ldr	r3, [r3, #12]
 80076ba:	4619      	mov	r1, r3
 80076bc:	4610      	mov	r0, r2
 80076be:	f7ff fd31 	bl	8007124 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	69db      	ldr	r3, [r3, #28]
 80076c6:	1c5a      	adds	r2, r3, #1
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	7858      	ldrb	r0, [r3, #1]
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076da:	2301      	movs	r3, #1
 80076dc:	f7ff fc8e 	bl	8006ffc <disk_write>
			fs->fsi_flag = 0;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2200      	movs	r2, #0
 80076e4:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	785b      	ldrb	r3, [r3, #1]
 80076ea:	2200      	movs	r2, #0
 80076ec:	2100      	movs	r1, #0
 80076ee:	4618      	mov	r0, r3
 80076f0:	f7ff fca4 	bl	800703c <disk_ioctl>
 80076f4:	4603      	mov	r3, r0
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d001      	beq.n	80076fe <sync_fs+0xca>
 80076fa:	2301      	movs	r3, #1
 80076fc:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80076fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8007700:	4618      	mov	r0, r3
 8007702:	3710      	adds	r7, #16
 8007704:	46bd      	mov	sp, r7
 8007706:	bd80      	pop	{r7, pc}
 8007708:	41615252 	.word	0x41615252
 800770c:	61417272 	.word	0x61417272

08007710 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8007710:	b480      	push	{r7}
 8007712:	b083      	sub	sp, #12
 8007714:	af00      	add	r7, sp, #0
 8007716:	6078      	str	r0, [r7, #4]
 8007718:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800771a:	683b      	ldr	r3, [r7, #0]
 800771c:	3b02      	subs	r3, #2
 800771e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	695b      	ldr	r3, [r3, #20]
 8007724:	3b02      	subs	r3, #2
 8007726:	683a      	ldr	r2, [r7, #0]
 8007728:	429a      	cmp	r2, r3
 800772a:	d301      	bcc.n	8007730 <clust2sect+0x20>
 800772c:	2300      	movs	r3, #0
 800772e:	e008      	b.n	8007742 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	895b      	ldrh	r3, [r3, #10]
 8007734:	461a      	mov	r2, r3
 8007736:	683b      	ldr	r3, [r7, #0]
 8007738:	fb03 f202 	mul.w	r2, r3, r2
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007740:	4413      	add	r3, r2
}
 8007742:	4618      	mov	r0, r3
 8007744:	370c      	adds	r7, #12
 8007746:	46bd      	mov	sp, r7
 8007748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774c:	4770      	bx	lr

0800774e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800774e:	b580      	push	{r7, lr}
 8007750:	b086      	sub	sp, #24
 8007752:	af00      	add	r7, sp, #0
 8007754:	6078      	str	r0, [r7, #4]
 8007756:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	2b01      	cmp	r3, #1
 8007762:	d904      	bls.n	800776e <get_fat+0x20>
 8007764:	693b      	ldr	r3, [r7, #16]
 8007766:	695b      	ldr	r3, [r3, #20]
 8007768:	683a      	ldr	r2, [r7, #0]
 800776a:	429a      	cmp	r2, r3
 800776c:	d302      	bcc.n	8007774 <get_fat+0x26>
		val = 1;	/* Internal error */
 800776e:	2301      	movs	r3, #1
 8007770:	617b      	str	r3, [r7, #20]
 8007772:	e08f      	b.n	8007894 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8007774:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007778:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800777a:	693b      	ldr	r3, [r7, #16]
 800777c:	781b      	ldrb	r3, [r3, #0]
 800777e:	2b03      	cmp	r3, #3
 8007780:	d062      	beq.n	8007848 <get_fat+0xfa>
 8007782:	2b03      	cmp	r3, #3
 8007784:	dc7c      	bgt.n	8007880 <get_fat+0x132>
 8007786:	2b01      	cmp	r3, #1
 8007788:	d002      	beq.n	8007790 <get_fat+0x42>
 800778a:	2b02      	cmp	r3, #2
 800778c:	d042      	beq.n	8007814 <get_fat+0xc6>
 800778e:	e077      	b.n	8007880 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	60fb      	str	r3, [r7, #12]
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	085b      	lsrs	r3, r3, #1
 8007798:	68fa      	ldr	r2, [r7, #12]
 800779a:	4413      	add	r3, r2
 800779c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800779e:	693b      	ldr	r3, [r7, #16]
 80077a0:	6a1a      	ldr	r2, [r3, #32]
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	0a5b      	lsrs	r3, r3, #9
 80077a6:	4413      	add	r3, r2
 80077a8:	4619      	mov	r1, r3
 80077aa:	6938      	ldr	r0, [r7, #16]
 80077ac:	f7ff ff14 	bl	80075d8 <move_window>
 80077b0:	4603      	mov	r3, r0
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d167      	bne.n	8007886 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	1c5a      	adds	r2, r3, #1
 80077ba:	60fa      	str	r2, [r7, #12]
 80077bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80077c0:	693a      	ldr	r2, [r7, #16]
 80077c2:	4413      	add	r3, r2
 80077c4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80077c8:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80077ca:	693b      	ldr	r3, [r7, #16]
 80077cc:	6a1a      	ldr	r2, [r3, #32]
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	0a5b      	lsrs	r3, r3, #9
 80077d2:	4413      	add	r3, r2
 80077d4:	4619      	mov	r1, r3
 80077d6:	6938      	ldr	r0, [r7, #16]
 80077d8:	f7ff fefe 	bl	80075d8 <move_window>
 80077dc:	4603      	mov	r3, r0
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d153      	bne.n	800788a <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80077e8:	693a      	ldr	r2, [r7, #16]
 80077ea:	4413      	add	r3, r2
 80077ec:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80077f0:	021b      	lsls	r3, r3, #8
 80077f2:	461a      	mov	r2, r3
 80077f4:	68bb      	ldr	r3, [r7, #8]
 80077f6:	4313      	orrs	r3, r2
 80077f8:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80077fa:	683b      	ldr	r3, [r7, #0]
 80077fc:	f003 0301 	and.w	r3, r3, #1
 8007800:	2b00      	cmp	r3, #0
 8007802:	d002      	beq.n	800780a <get_fat+0xbc>
 8007804:	68bb      	ldr	r3, [r7, #8]
 8007806:	091b      	lsrs	r3, r3, #4
 8007808:	e002      	b.n	8007810 <get_fat+0xc2>
 800780a:	68bb      	ldr	r3, [r7, #8]
 800780c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007810:	617b      	str	r3, [r7, #20]
			break;
 8007812:	e03f      	b.n	8007894 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007814:	693b      	ldr	r3, [r7, #16]
 8007816:	6a1a      	ldr	r2, [r3, #32]
 8007818:	683b      	ldr	r3, [r7, #0]
 800781a:	0a1b      	lsrs	r3, r3, #8
 800781c:	4413      	add	r3, r2
 800781e:	4619      	mov	r1, r3
 8007820:	6938      	ldr	r0, [r7, #16]
 8007822:	f7ff fed9 	bl	80075d8 <move_window>
 8007826:	4603      	mov	r3, r0
 8007828:	2b00      	cmp	r3, #0
 800782a:	d130      	bne.n	800788e <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800782c:	693b      	ldr	r3, [r7, #16]
 800782e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	005b      	lsls	r3, r3, #1
 8007836:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800783a:	4413      	add	r3, r2
 800783c:	4618      	mov	r0, r3
 800783e:	f7ff fc1b 	bl	8007078 <ld_word>
 8007842:	4603      	mov	r3, r0
 8007844:	617b      	str	r3, [r7, #20]
			break;
 8007846:	e025      	b.n	8007894 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007848:	693b      	ldr	r3, [r7, #16]
 800784a:	6a1a      	ldr	r2, [r3, #32]
 800784c:	683b      	ldr	r3, [r7, #0]
 800784e:	09db      	lsrs	r3, r3, #7
 8007850:	4413      	add	r3, r2
 8007852:	4619      	mov	r1, r3
 8007854:	6938      	ldr	r0, [r7, #16]
 8007856:	f7ff febf 	bl	80075d8 <move_window>
 800785a:	4603      	mov	r3, r0
 800785c:	2b00      	cmp	r3, #0
 800785e:	d118      	bne.n	8007892 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8007860:	693b      	ldr	r3, [r7, #16]
 8007862:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007866:	683b      	ldr	r3, [r7, #0]
 8007868:	009b      	lsls	r3, r3, #2
 800786a:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800786e:	4413      	add	r3, r2
 8007870:	4618      	mov	r0, r3
 8007872:	f7ff fc19 	bl	80070a8 <ld_dword>
 8007876:	4603      	mov	r3, r0
 8007878:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800787c:	617b      	str	r3, [r7, #20]
			break;
 800787e:	e009      	b.n	8007894 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8007880:	2301      	movs	r3, #1
 8007882:	617b      	str	r3, [r7, #20]
 8007884:	e006      	b.n	8007894 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007886:	bf00      	nop
 8007888:	e004      	b.n	8007894 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800788a:	bf00      	nop
 800788c:	e002      	b.n	8007894 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800788e:	bf00      	nop
 8007890:	e000      	b.n	8007894 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007892:	bf00      	nop
		}
	}

	return val;
 8007894:	697b      	ldr	r3, [r7, #20]
}
 8007896:	4618      	mov	r0, r3
 8007898:	3718      	adds	r7, #24
 800789a:	46bd      	mov	sp, r7
 800789c:	bd80      	pop	{r7, pc}

0800789e <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800789e:	b590      	push	{r4, r7, lr}
 80078a0:	b089      	sub	sp, #36	; 0x24
 80078a2:	af00      	add	r7, sp, #0
 80078a4:	60f8      	str	r0, [r7, #12]
 80078a6:	60b9      	str	r1, [r7, #8]
 80078a8:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80078aa:	2302      	movs	r3, #2
 80078ac:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80078ae:	68bb      	ldr	r3, [r7, #8]
 80078b0:	2b01      	cmp	r3, #1
 80078b2:	f240 80d2 	bls.w	8007a5a <put_fat+0x1bc>
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	695b      	ldr	r3, [r3, #20]
 80078ba:	68ba      	ldr	r2, [r7, #8]
 80078bc:	429a      	cmp	r2, r3
 80078be:	f080 80cc 	bcs.w	8007a5a <put_fat+0x1bc>
		switch (fs->fs_type) {
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	781b      	ldrb	r3, [r3, #0]
 80078c6:	2b03      	cmp	r3, #3
 80078c8:	f000 8096 	beq.w	80079f8 <put_fat+0x15a>
 80078cc:	2b03      	cmp	r3, #3
 80078ce:	f300 80cd 	bgt.w	8007a6c <put_fat+0x1ce>
 80078d2:	2b01      	cmp	r3, #1
 80078d4:	d002      	beq.n	80078dc <put_fat+0x3e>
 80078d6:	2b02      	cmp	r3, #2
 80078d8:	d06e      	beq.n	80079b8 <put_fat+0x11a>
 80078da:	e0c7      	b.n	8007a6c <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80078dc:	68bb      	ldr	r3, [r7, #8]
 80078de:	61bb      	str	r3, [r7, #24]
 80078e0:	69bb      	ldr	r3, [r7, #24]
 80078e2:	085b      	lsrs	r3, r3, #1
 80078e4:	69ba      	ldr	r2, [r7, #24]
 80078e6:	4413      	add	r3, r2
 80078e8:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	6a1a      	ldr	r2, [r3, #32]
 80078ee:	69bb      	ldr	r3, [r7, #24]
 80078f0:	0a5b      	lsrs	r3, r3, #9
 80078f2:	4413      	add	r3, r2
 80078f4:	4619      	mov	r1, r3
 80078f6:	68f8      	ldr	r0, [r7, #12]
 80078f8:	f7ff fe6e 	bl	80075d8 <move_window>
 80078fc:	4603      	mov	r3, r0
 80078fe:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007900:	7ffb      	ldrb	r3, [r7, #31]
 8007902:	2b00      	cmp	r3, #0
 8007904:	f040 80ab 	bne.w	8007a5e <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800790e:	69bb      	ldr	r3, [r7, #24]
 8007910:	1c59      	adds	r1, r3, #1
 8007912:	61b9      	str	r1, [r7, #24]
 8007914:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007918:	4413      	add	r3, r2
 800791a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800791c:	68bb      	ldr	r3, [r7, #8]
 800791e:	f003 0301 	and.w	r3, r3, #1
 8007922:	2b00      	cmp	r3, #0
 8007924:	d00d      	beq.n	8007942 <put_fat+0xa4>
 8007926:	697b      	ldr	r3, [r7, #20]
 8007928:	781b      	ldrb	r3, [r3, #0]
 800792a:	b25b      	sxtb	r3, r3
 800792c:	f003 030f 	and.w	r3, r3, #15
 8007930:	b25a      	sxtb	r2, r3
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	b2db      	uxtb	r3, r3
 8007936:	011b      	lsls	r3, r3, #4
 8007938:	b25b      	sxtb	r3, r3
 800793a:	4313      	orrs	r3, r2
 800793c:	b25b      	sxtb	r3, r3
 800793e:	b2db      	uxtb	r3, r3
 8007940:	e001      	b.n	8007946 <put_fat+0xa8>
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	b2db      	uxtb	r3, r3
 8007946:	697a      	ldr	r2, [r7, #20]
 8007948:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	2201      	movs	r2, #1
 800794e:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	6a1a      	ldr	r2, [r3, #32]
 8007954:	69bb      	ldr	r3, [r7, #24]
 8007956:	0a5b      	lsrs	r3, r3, #9
 8007958:	4413      	add	r3, r2
 800795a:	4619      	mov	r1, r3
 800795c:	68f8      	ldr	r0, [r7, #12]
 800795e:	f7ff fe3b 	bl	80075d8 <move_window>
 8007962:	4603      	mov	r3, r0
 8007964:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007966:	7ffb      	ldrb	r3, [r7, #31]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d17a      	bne.n	8007a62 <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007972:	69bb      	ldr	r3, [r7, #24]
 8007974:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007978:	4413      	add	r3, r2
 800797a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	f003 0301 	and.w	r3, r3, #1
 8007982:	2b00      	cmp	r3, #0
 8007984:	d003      	beq.n	800798e <put_fat+0xf0>
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	091b      	lsrs	r3, r3, #4
 800798a:	b2db      	uxtb	r3, r3
 800798c:	e00e      	b.n	80079ac <put_fat+0x10e>
 800798e:	697b      	ldr	r3, [r7, #20]
 8007990:	781b      	ldrb	r3, [r3, #0]
 8007992:	b25b      	sxtb	r3, r3
 8007994:	f023 030f 	bic.w	r3, r3, #15
 8007998:	b25a      	sxtb	r2, r3
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	0a1b      	lsrs	r3, r3, #8
 800799e:	b25b      	sxtb	r3, r3
 80079a0:	f003 030f 	and.w	r3, r3, #15
 80079a4:	b25b      	sxtb	r3, r3
 80079a6:	4313      	orrs	r3, r2
 80079a8:	b25b      	sxtb	r3, r3
 80079aa:	b2db      	uxtb	r3, r3
 80079ac:	697a      	ldr	r2, [r7, #20]
 80079ae:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	2201      	movs	r2, #1
 80079b4:	70da      	strb	r2, [r3, #3]
			break;
 80079b6:	e059      	b.n	8007a6c <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	6a1a      	ldr	r2, [r3, #32]
 80079bc:	68bb      	ldr	r3, [r7, #8]
 80079be:	0a1b      	lsrs	r3, r3, #8
 80079c0:	4413      	add	r3, r2
 80079c2:	4619      	mov	r1, r3
 80079c4:	68f8      	ldr	r0, [r7, #12]
 80079c6:	f7ff fe07 	bl	80075d8 <move_window>
 80079ca:	4603      	mov	r3, r0
 80079cc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80079ce:	7ffb      	ldrb	r3, [r7, #31]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d148      	bne.n	8007a66 <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80079da:	68bb      	ldr	r3, [r7, #8]
 80079dc:	005b      	lsls	r3, r3, #1
 80079de:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80079e2:	4413      	add	r3, r2
 80079e4:	687a      	ldr	r2, [r7, #4]
 80079e6:	b292      	uxth	r2, r2
 80079e8:	4611      	mov	r1, r2
 80079ea:	4618      	mov	r0, r3
 80079ec:	f7ff fb7f 	bl	80070ee <st_word>
			fs->wflag = 1;
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	2201      	movs	r2, #1
 80079f4:	70da      	strb	r2, [r3, #3]
			break;
 80079f6:	e039      	b.n	8007a6c <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	6a1a      	ldr	r2, [r3, #32]
 80079fc:	68bb      	ldr	r3, [r7, #8]
 80079fe:	09db      	lsrs	r3, r3, #7
 8007a00:	4413      	add	r3, r2
 8007a02:	4619      	mov	r1, r3
 8007a04:	68f8      	ldr	r0, [r7, #12]
 8007a06:	f7ff fde7 	bl	80075d8 <move_window>
 8007a0a:	4603      	mov	r3, r0
 8007a0c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007a0e:	7ffb      	ldrb	r3, [r7, #31]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d12a      	bne.n	8007a6a <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007a20:	68bb      	ldr	r3, [r7, #8]
 8007a22:	009b      	lsls	r3, r3, #2
 8007a24:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8007a28:	4413      	add	r3, r2
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	f7ff fb3c 	bl	80070a8 <ld_dword>
 8007a30:	4603      	mov	r3, r0
 8007a32:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8007a36:	4323      	orrs	r3, r4
 8007a38:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007a40:	68bb      	ldr	r3, [r7, #8]
 8007a42:	009b      	lsls	r3, r3, #2
 8007a44:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8007a48:	4413      	add	r3, r2
 8007a4a:	6879      	ldr	r1, [r7, #4]
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	f7ff fb69 	bl	8007124 <st_dword>
			fs->wflag = 1;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	2201      	movs	r2, #1
 8007a56:	70da      	strb	r2, [r3, #3]
			break;
 8007a58:	e008      	b.n	8007a6c <put_fat+0x1ce>
		}
	}
 8007a5a:	bf00      	nop
 8007a5c:	e006      	b.n	8007a6c <put_fat+0x1ce>
			if (res != FR_OK) break;
 8007a5e:	bf00      	nop
 8007a60:	e004      	b.n	8007a6c <put_fat+0x1ce>
			if (res != FR_OK) break;
 8007a62:	bf00      	nop
 8007a64:	e002      	b.n	8007a6c <put_fat+0x1ce>
			if (res != FR_OK) break;
 8007a66:	bf00      	nop
 8007a68:	e000      	b.n	8007a6c <put_fat+0x1ce>
			if (res != FR_OK) break;
 8007a6a:	bf00      	nop
	return res;
 8007a6c:	7ffb      	ldrb	r3, [r7, #31]
}
 8007a6e:	4618      	mov	r0, r3
 8007a70:	3724      	adds	r7, #36	; 0x24
 8007a72:	46bd      	mov	sp, r7
 8007a74:	bd90      	pop	{r4, r7, pc}

08007a76 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8007a76:	b580      	push	{r7, lr}
 8007a78:	b088      	sub	sp, #32
 8007a7a:	af00      	add	r7, sp, #0
 8007a7c:	60f8      	str	r0, [r7, #12]
 8007a7e:	60b9      	str	r1, [r7, #8]
 8007a80:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8007a82:	2300      	movs	r3, #0
 8007a84:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8007a8c:	68bb      	ldr	r3, [r7, #8]
 8007a8e:	2b01      	cmp	r3, #1
 8007a90:	d904      	bls.n	8007a9c <remove_chain+0x26>
 8007a92:	69bb      	ldr	r3, [r7, #24]
 8007a94:	695b      	ldr	r3, [r3, #20]
 8007a96:	68ba      	ldr	r2, [r7, #8]
 8007a98:	429a      	cmp	r2, r3
 8007a9a:	d301      	bcc.n	8007aa0 <remove_chain+0x2a>
 8007a9c:	2302      	movs	r3, #2
 8007a9e:	e04b      	b.n	8007b38 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d00c      	beq.n	8007ac0 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8007aa6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007aaa:	6879      	ldr	r1, [r7, #4]
 8007aac:	69b8      	ldr	r0, [r7, #24]
 8007aae:	f7ff fef6 	bl	800789e <put_fat>
 8007ab2:	4603      	mov	r3, r0
 8007ab4:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8007ab6:	7ffb      	ldrb	r3, [r7, #31]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d001      	beq.n	8007ac0 <remove_chain+0x4a>
 8007abc:	7ffb      	ldrb	r3, [r7, #31]
 8007abe:	e03b      	b.n	8007b38 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8007ac0:	68b9      	ldr	r1, [r7, #8]
 8007ac2:	68f8      	ldr	r0, [r7, #12]
 8007ac4:	f7ff fe43 	bl	800774e <get_fat>
 8007ac8:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8007aca:	697b      	ldr	r3, [r7, #20]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d031      	beq.n	8007b34 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8007ad0:	697b      	ldr	r3, [r7, #20]
 8007ad2:	2b01      	cmp	r3, #1
 8007ad4:	d101      	bne.n	8007ada <remove_chain+0x64>
 8007ad6:	2302      	movs	r3, #2
 8007ad8:	e02e      	b.n	8007b38 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8007ada:	697b      	ldr	r3, [r7, #20]
 8007adc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007ae0:	d101      	bne.n	8007ae6 <remove_chain+0x70>
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	e028      	b.n	8007b38 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	68b9      	ldr	r1, [r7, #8]
 8007aea:	69b8      	ldr	r0, [r7, #24]
 8007aec:	f7ff fed7 	bl	800789e <put_fat>
 8007af0:	4603      	mov	r3, r0
 8007af2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8007af4:	7ffb      	ldrb	r3, [r7, #31]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d001      	beq.n	8007afe <remove_chain+0x88>
 8007afa:	7ffb      	ldrb	r3, [r7, #31]
 8007afc:	e01c      	b.n	8007b38 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8007afe:	69bb      	ldr	r3, [r7, #24]
 8007b00:	691a      	ldr	r2, [r3, #16]
 8007b02:	69bb      	ldr	r3, [r7, #24]
 8007b04:	695b      	ldr	r3, [r3, #20]
 8007b06:	3b02      	subs	r3, #2
 8007b08:	429a      	cmp	r2, r3
 8007b0a:	d20b      	bcs.n	8007b24 <remove_chain+0xae>
			fs->free_clst++;
 8007b0c:	69bb      	ldr	r3, [r7, #24]
 8007b0e:	691b      	ldr	r3, [r3, #16]
 8007b10:	1c5a      	adds	r2, r3, #1
 8007b12:	69bb      	ldr	r3, [r7, #24]
 8007b14:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8007b16:	69bb      	ldr	r3, [r7, #24]
 8007b18:	791b      	ldrb	r3, [r3, #4]
 8007b1a:	f043 0301 	orr.w	r3, r3, #1
 8007b1e:	b2da      	uxtb	r2, r3
 8007b20:	69bb      	ldr	r3, [r7, #24]
 8007b22:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8007b24:	697b      	ldr	r3, [r7, #20]
 8007b26:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8007b28:	69bb      	ldr	r3, [r7, #24]
 8007b2a:	695b      	ldr	r3, [r3, #20]
 8007b2c:	68ba      	ldr	r2, [r7, #8]
 8007b2e:	429a      	cmp	r2, r3
 8007b30:	d3c6      	bcc.n	8007ac0 <remove_chain+0x4a>
 8007b32:	e000      	b.n	8007b36 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8007b34:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8007b36:	2300      	movs	r3, #0
}
 8007b38:	4618      	mov	r0, r3
 8007b3a:	3720      	adds	r7, #32
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	bd80      	pop	{r7, pc}

08007b40 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8007b40:	b580      	push	{r7, lr}
 8007b42:	b088      	sub	sp, #32
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	6078      	str	r0, [r7, #4]
 8007b48:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8007b50:	683b      	ldr	r3, [r7, #0]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d10d      	bne.n	8007b72 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8007b56:	693b      	ldr	r3, [r7, #16]
 8007b58:	68db      	ldr	r3, [r3, #12]
 8007b5a:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8007b5c:	69bb      	ldr	r3, [r7, #24]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d004      	beq.n	8007b6c <create_chain+0x2c>
 8007b62:	693b      	ldr	r3, [r7, #16]
 8007b64:	695b      	ldr	r3, [r3, #20]
 8007b66:	69ba      	ldr	r2, [r7, #24]
 8007b68:	429a      	cmp	r2, r3
 8007b6a:	d31b      	bcc.n	8007ba4 <create_chain+0x64>
 8007b6c:	2301      	movs	r3, #1
 8007b6e:	61bb      	str	r3, [r7, #24]
 8007b70:	e018      	b.n	8007ba4 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8007b72:	6839      	ldr	r1, [r7, #0]
 8007b74:	6878      	ldr	r0, [r7, #4]
 8007b76:	f7ff fdea 	bl	800774e <get_fat>
 8007b7a:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	2b01      	cmp	r3, #1
 8007b80:	d801      	bhi.n	8007b86 <create_chain+0x46>
 8007b82:	2301      	movs	r3, #1
 8007b84:	e070      	b.n	8007c68 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007b8c:	d101      	bne.n	8007b92 <create_chain+0x52>
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	e06a      	b.n	8007c68 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8007b92:	693b      	ldr	r3, [r7, #16]
 8007b94:	695b      	ldr	r3, [r3, #20]
 8007b96:	68fa      	ldr	r2, [r7, #12]
 8007b98:	429a      	cmp	r2, r3
 8007b9a:	d201      	bcs.n	8007ba0 <create_chain+0x60>
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	e063      	b.n	8007c68 <create_chain+0x128>
		scl = clst;
 8007ba0:	683b      	ldr	r3, [r7, #0]
 8007ba2:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8007ba4:	69bb      	ldr	r3, [r7, #24]
 8007ba6:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8007ba8:	69fb      	ldr	r3, [r7, #28]
 8007baa:	3301      	adds	r3, #1
 8007bac:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8007bae:	693b      	ldr	r3, [r7, #16]
 8007bb0:	695b      	ldr	r3, [r3, #20]
 8007bb2:	69fa      	ldr	r2, [r7, #28]
 8007bb4:	429a      	cmp	r2, r3
 8007bb6:	d307      	bcc.n	8007bc8 <create_chain+0x88>
				ncl = 2;
 8007bb8:	2302      	movs	r3, #2
 8007bba:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8007bbc:	69fa      	ldr	r2, [r7, #28]
 8007bbe:	69bb      	ldr	r3, [r7, #24]
 8007bc0:	429a      	cmp	r2, r3
 8007bc2:	d901      	bls.n	8007bc8 <create_chain+0x88>
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	e04f      	b.n	8007c68 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8007bc8:	69f9      	ldr	r1, [r7, #28]
 8007bca:	6878      	ldr	r0, [r7, #4]
 8007bcc:	f7ff fdbf 	bl	800774e <get_fat>
 8007bd0:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d00e      	beq.n	8007bf6 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	2b01      	cmp	r3, #1
 8007bdc:	d003      	beq.n	8007be6 <create_chain+0xa6>
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007be4:	d101      	bne.n	8007bea <create_chain+0xaa>
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	e03e      	b.n	8007c68 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8007bea:	69fa      	ldr	r2, [r7, #28]
 8007bec:	69bb      	ldr	r3, [r7, #24]
 8007bee:	429a      	cmp	r2, r3
 8007bf0:	d1da      	bne.n	8007ba8 <create_chain+0x68>
 8007bf2:	2300      	movs	r3, #0
 8007bf4:	e038      	b.n	8007c68 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8007bf6:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8007bf8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007bfc:	69f9      	ldr	r1, [r7, #28]
 8007bfe:	6938      	ldr	r0, [r7, #16]
 8007c00:	f7ff fe4d 	bl	800789e <put_fat>
 8007c04:	4603      	mov	r3, r0
 8007c06:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8007c08:	7dfb      	ldrb	r3, [r7, #23]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d109      	bne.n	8007c22 <create_chain+0xe2>
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d006      	beq.n	8007c22 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8007c14:	69fa      	ldr	r2, [r7, #28]
 8007c16:	6839      	ldr	r1, [r7, #0]
 8007c18:	6938      	ldr	r0, [r7, #16]
 8007c1a:	f7ff fe40 	bl	800789e <put_fat>
 8007c1e:	4603      	mov	r3, r0
 8007c20:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8007c22:	7dfb      	ldrb	r3, [r7, #23]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d116      	bne.n	8007c56 <create_chain+0x116>
		fs->last_clst = ncl;
 8007c28:	693b      	ldr	r3, [r7, #16]
 8007c2a:	69fa      	ldr	r2, [r7, #28]
 8007c2c:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8007c2e:	693b      	ldr	r3, [r7, #16]
 8007c30:	691a      	ldr	r2, [r3, #16]
 8007c32:	693b      	ldr	r3, [r7, #16]
 8007c34:	695b      	ldr	r3, [r3, #20]
 8007c36:	3b02      	subs	r3, #2
 8007c38:	429a      	cmp	r2, r3
 8007c3a:	d804      	bhi.n	8007c46 <create_chain+0x106>
 8007c3c:	693b      	ldr	r3, [r7, #16]
 8007c3e:	691b      	ldr	r3, [r3, #16]
 8007c40:	1e5a      	subs	r2, r3, #1
 8007c42:	693b      	ldr	r3, [r7, #16]
 8007c44:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8007c46:	693b      	ldr	r3, [r7, #16]
 8007c48:	791b      	ldrb	r3, [r3, #4]
 8007c4a:	f043 0301 	orr.w	r3, r3, #1
 8007c4e:	b2da      	uxtb	r2, r3
 8007c50:	693b      	ldr	r3, [r7, #16]
 8007c52:	711a      	strb	r2, [r3, #4]
 8007c54:	e007      	b.n	8007c66 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8007c56:	7dfb      	ldrb	r3, [r7, #23]
 8007c58:	2b01      	cmp	r3, #1
 8007c5a:	d102      	bne.n	8007c62 <create_chain+0x122>
 8007c5c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007c60:	e000      	b.n	8007c64 <create_chain+0x124>
 8007c62:	2301      	movs	r3, #1
 8007c64:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8007c66:	69fb      	ldr	r3, [r7, #28]
}
 8007c68:	4618      	mov	r0, r3
 8007c6a:	3720      	adds	r7, #32
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	bd80      	pop	{r7, pc}

08007c70 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8007c70:	b480      	push	{r7}
 8007c72:	b087      	sub	sp, #28
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
 8007c78:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c84:	3304      	adds	r3, #4
 8007c86:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8007c88:	683b      	ldr	r3, [r7, #0]
 8007c8a:	0a5b      	lsrs	r3, r3, #9
 8007c8c:	68fa      	ldr	r2, [r7, #12]
 8007c8e:	8952      	ldrh	r2, [r2, #10]
 8007c90:	fbb3 f3f2 	udiv	r3, r3, r2
 8007c94:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007c96:	693b      	ldr	r3, [r7, #16]
 8007c98:	1d1a      	adds	r2, r3, #4
 8007c9a:	613a      	str	r2, [r7, #16]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8007ca0:	68bb      	ldr	r3, [r7, #8]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d101      	bne.n	8007caa <clmt_clust+0x3a>
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	e010      	b.n	8007ccc <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8007caa:	697a      	ldr	r2, [r7, #20]
 8007cac:	68bb      	ldr	r3, [r7, #8]
 8007cae:	429a      	cmp	r2, r3
 8007cb0:	d307      	bcc.n	8007cc2 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8007cb2:	697a      	ldr	r2, [r7, #20]
 8007cb4:	68bb      	ldr	r3, [r7, #8]
 8007cb6:	1ad3      	subs	r3, r2, r3
 8007cb8:	617b      	str	r3, [r7, #20]
 8007cba:	693b      	ldr	r3, [r7, #16]
 8007cbc:	3304      	adds	r3, #4
 8007cbe:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007cc0:	e7e9      	b.n	8007c96 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8007cc2:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8007cc4:	693b      	ldr	r3, [r7, #16]
 8007cc6:	681a      	ldr	r2, [r3, #0]
 8007cc8:	697b      	ldr	r3, [r7, #20]
 8007cca:	4413      	add	r3, r2
}
 8007ccc:	4618      	mov	r0, r3
 8007cce:	371c      	adds	r7, #28
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd6:	4770      	bx	lr

08007cd8 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8007cd8:	b580      	push	{r7, lr}
 8007cda:	b086      	sub	sp, #24
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	6078      	str	r0, [r7, #4]
 8007ce0:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8007ce8:	683b      	ldr	r3, [r7, #0]
 8007cea:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007cee:	d204      	bcs.n	8007cfa <dir_sdi+0x22>
 8007cf0:	683b      	ldr	r3, [r7, #0]
 8007cf2:	f003 031f 	and.w	r3, r3, #31
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d001      	beq.n	8007cfe <dir_sdi+0x26>
		return FR_INT_ERR;
 8007cfa:	2302      	movs	r3, #2
 8007cfc:	e063      	b.n	8007dc6 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	683a      	ldr	r2, [r7, #0]
 8007d02:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	689b      	ldr	r3, [r3, #8]
 8007d08:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8007d0a:	697b      	ldr	r3, [r7, #20]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d106      	bne.n	8007d1e <dir_sdi+0x46>
 8007d10:	693b      	ldr	r3, [r7, #16]
 8007d12:	781b      	ldrb	r3, [r3, #0]
 8007d14:	2b02      	cmp	r3, #2
 8007d16:	d902      	bls.n	8007d1e <dir_sdi+0x46>
		clst = fs->dirbase;
 8007d18:	693b      	ldr	r3, [r7, #16]
 8007d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d1c:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8007d1e:	697b      	ldr	r3, [r7, #20]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d10c      	bne.n	8007d3e <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8007d24:	683b      	ldr	r3, [r7, #0]
 8007d26:	095b      	lsrs	r3, r3, #5
 8007d28:	693a      	ldr	r2, [r7, #16]
 8007d2a:	8912      	ldrh	r2, [r2, #8]
 8007d2c:	4293      	cmp	r3, r2
 8007d2e:	d301      	bcc.n	8007d34 <dir_sdi+0x5c>
 8007d30:	2302      	movs	r3, #2
 8007d32:	e048      	b.n	8007dc6 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8007d34:	693b      	ldr	r3, [r7, #16]
 8007d36:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	61da      	str	r2, [r3, #28]
 8007d3c:	e029      	b.n	8007d92 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8007d3e:	693b      	ldr	r3, [r7, #16]
 8007d40:	895b      	ldrh	r3, [r3, #10]
 8007d42:	025b      	lsls	r3, r3, #9
 8007d44:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007d46:	e019      	b.n	8007d7c <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	6979      	ldr	r1, [r7, #20]
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	f7ff fcfe 	bl	800774e <get_fat>
 8007d52:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007d54:	697b      	ldr	r3, [r7, #20]
 8007d56:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007d5a:	d101      	bne.n	8007d60 <dir_sdi+0x88>
 8007d5c:	2301      	movs	r3, #1
 8007d5e:	e032      	b.n	8007dc6 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8007d60:	697b      	ldr	r3, [r7, #20]
 8007d62:	2b01      	cmp	r3, #1
 8007d64:	d904      	bls.n	8007d70 <dir_sdi+0x98>
 8007d66:	693b      	ldr	r3, [r7, #16]
 8007d68:	695b      	ldr	r3, [r3, #20]
 8007d6a:	697a      	ldr	r2, [r7, #20]
 8007d6c:	429a      	cmp	r2, r3
 8007d6e:	d301      	bcc.n	8007d74 <dir_sdi+0x9c>
 8007d70:	2302      	movs	r3, #2
 8007d72:	e028      	b.n	8007dc6 <dir_sdi+0xee>
			ofs -= csz;
 8007d74:	683a      	ldr	r2, [r7, #0]
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	1ad3      	subs	r3, r2, r3
 8007d7a:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007d7c:	683a      	ldr	r2, [r7, #0]
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	429a      	cmp	r2, r3
 8007d82:	d2e1      	bcs.n	8007d48 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8007d84:	6979      	ldr	r1, [r7, #20]
 8007d86:	6938      	ldr	r0, [r7, #16]
 8007d88:	f7ff fcc2 	bl	8007710 <clust2sect>
 8007d8c:	4602      	mov	r2, r0
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	697a      	ldr	r2, [r7, #20]
 8007d96:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	69db      	ldr	r3, [r3, #28]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d101      	bne.n	8007da4 <dir_sdi+0xcc>
 8007da0:	2302      	movs	r3, #2
 8007da2:	e010      	b.n	8007dc6 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	69da      	ldr	r2, [r3, #28]
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	0a5b      	lsrs	r3, r3, #9
 8007dac:	441a      	add	r2, r3
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8007db2:	693b      	ldr	r3, [r7, #16]
 8007db4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007db8:	683b      	ldr	r3, [r7, #0]
 8007dba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007dbe:	441a      	add	r2, r3
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8007dc4:	2300      	movs	r3, #0
}
 8007dc6:	4618      	mov	r0, r3
 8007dc8:	3718      	adds	r7, #24
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	bd80      	pop	{r7, pc}

08007dce <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8007dce:	b580      	push	{r7, lr}
 8007dd0:	b086      	sub	sp, #24
 8007dd2:	af00      	add	r7, sp, #0
 8007dd4:	6078      	str	r0, [r7, #4]
 8007dd6:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	695b      	ldr	r3, [r3, #20]
 8007de2:	3320      	adds	r3, #32
 8007de4:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	69db      	ldr	r3, [r3, #28]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d003      	beq.n	8007df6 <dir_next+0x28>
 8007dee:	68bb      	ldr	r3, [r7, #8]
 8007df0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007df4:	d301      	bcc.n	8007dfa <dir_next+0x2c>
 8007df6:	2304      	movs	r3, #4
 8007df8:	e0aa      	b.n	8007f50 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8007dfa:	68bb      	ldr	r3, [r7, #8]
 8007dfc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	f040 8098 	bne.w	8007f36 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	69db      	ldr	r3, [r3, #28]
 8007e0a:	1c5a      	adds	r2, r3, #1
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	699b      	ldr	r3, [r3, #24]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d10b      	bne.n	8007e30 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8007e18:	68bb      	ldr	r3, [r7, #8]
 8007e1a:	095b      	lsrs	r3, r3, #5
 8007e1c:	68fa      	ldr	r2, [r7, #12]
 8007e1e:	8912      	ldrh	r2, [r2, #8]
 8007e20:	4293      	cmp	r3, r2
 8007e22:	f0c0 8088 	bcc.w	8007f36 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	2200      	movs	r2, #0
 8007e2a:	61da      	str	r2, [r3, #28]
 8007e2c:	2304      	movs	r3, #4
 8007e2e:	e08f      	b.n	8007f50 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8007e30:	68bb      	ldr	r3, [r7, #8]
 8007e32:	0a5b      	lsrs	r3, r3, #9
 8007e34:	68fa      	ldr	r2, [r7, #12]
 8007e36:	8952      	ldrh	r2, [r2, #10]
 8007e38:	3a01      	subs	r2, #1
 8007e3a:	4013      	ands	r3, r2
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d17a      	bne.n	8007f36 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8007e40:	687a      	ldr	r2, [r7, #4]
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	699b      	ldr	r3, [r3, #24]
 8007e46:	4619      	mov	r1, r3
 8007e48:	4610      	mov	r0, r2
 8007e4a:	f7ff fc80 	bl	800774e <get_fat>
 8007e4e:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8007e50:	697b      	ldr	r3, [r7, #20]
 8007e52:	2b01      	cmp	r3, #1
 8007e54:	d801      	bhi.n	8007e5a <dir_next+0x8c>
 8007e56:	2302      	movs	r3, #2
 8007e58:	e07a      	b.n	8007f50 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8007e5a:	697b      	ldr	r3, [r7, #20]
 8007e5c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007e60:	d101      	bne.n	8007e66 <dir_next+0x98>
 8007e62:	2301      	movs	r3, #1
 8007e64:	e074      	b.n	8007f50 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	695b      	ldr	r3, [r3, #20]
 8007e6a:	697a      	ldr	r2, [r7, #20]
 8007e6c:	429a      	cmp	r2, r3
 8007e6e:	d358      	bcc.n	8007f22 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8007e70:	683b      	ldr	r3, [r7, #0]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d104      	bne.n	8007e80 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	2200      	movs	r2, #0
 8007e7a:	61da      	str	r2, [r3, #28]
 8007e7c:	2304      	movs	r3, #4
 8007e7e:	e067      	b.n	8007f50 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8007e80:	687a      	ldr	r2, [r7, #4]
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	699b      	ldr	r3, [r3, #24]
 8007e86:	4619      	mov	r1, r3
 8007e88:	4610      	mov	r0, r2
 8007e8a:	f7ff fe59 	bl	8007b40 <create_chain>
 8007e8e:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8007e90:	697b      	ldr	r3, [r7, #20]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d101      	bne.n	8007e9a <dir_next+0xcc>
 8007e96:	2307      	movs	r3, #7
 8007e98:	e05a      	b.n	8007f50 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8007e9a:	697b      	ldr	r3, [r7, #20]
 8007e9c:	2b01      	cmp	r3, #1
 8007e9e:	d101      	bne.n	8007ea4 <dir_next+0xd6>
 8007ea0:	2302      	movs	r3, #2
 8007ea2:	e055      	b.n	8007f50 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007ea4:	697b      	ldr	r3, [r7, #20]
 8007ea6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007eaa:	d101      	bne.n	8007eb0 <dir_next+0xe2>
 8007eac:	2301      	movs	r3, #1
 8007eae:	e04f      	b.n	8007f50 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8007eb0:	68f8      	ldr	r0, [r7, #12]
 8007eb2:	f7ff fb4d 	bl	8007550 <sync_window>
 8007eb6:	4603      	mov	r3, r0
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d001      	beq.n	8007ec0 <dir_next+0xf2>
 8007ebc:	2301      	movs	r3, #1
 8007ebe:	e047      	b.n	8007f50 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	3330      	adds	r3, #48	; 0x30
 8007ec4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007ec8:	2100      	movs	r1, #0
 8007eca:	4618      	mov	r0, r3
 8007ecc:	f7ff f977 	bl	80071be <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	613b      	str	r3, [r7, #16]
 8007ed4:	6979      	ldr	r1, [r7, #20]
 8007ed6:	68f8      	ldr	r0, [r7, #12]
 8007ed8:	f7ff fc1a 	bl	8007710 <clust2sect>
 8007edc:	4602      	mov	r2, r0
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	62da      	str	r2, [r3, #44]	; 0x2c
 8007ee2:	e012      	b.n	8007f0a <dir_next+0x13c>
						fs->wflag = 1;
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	2201      	movs	r2, #1
 8007ee8:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8007eea:	68f8      	ldr	r0, [r7, #12]
 8007eec:	f7ff fb30 	bl	8007550 <sync_window>
 8007ef0:	4603      	mov	r3, r0
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d001      	beq.n	8007efa <dir_next+0x12c>
 8007ef6:	2301      	movs	r3, #1
 8007ef8:	e02a      	b.n	8007f50 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007efa:	693b      	ldr	r3, [r7, #16]
 8007efc:	3301      	adds	r3, #1
 8007efe:	613b      	str	r3, [r7, #16]
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f04:	1c5a      	adds	r2, r3, #1
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	62da      	str	r2, [r3, #44]	; 0x2c
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	895b      	ldrh	r3, [r3, #10]
 8007f0e:	461a      	mov	r2, r3
 8007f10:	693b      	ldr	r3, [r7, #16]
 8007f12:	4293      	cmp	r3, r2
 8007f14:	d3e6      	bcc.n	8007ee4 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f1a:	693b      	ldr	r3, [r7, #16]
 8007f1c:	1ad2      	subs	r2, r2, r3
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	697a      	ldr	r2, [r7, #20]
 8007f26:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8007f28:	6979      	ldr	r1, [r7, #20]
 8007f2a:	68f8      	ldr	r0, [r7, #12]
 8007f2c:	f7ff fbf0 	bl	8007710 <clust2sect>
 8007f30:	4602      	mov	r2, r0
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	68ba      	ldr	r2, [r7, #8]
 8007f3a:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007f42:	68bb      	ldr	r3, [r7, #8]
 8007f44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f48:	441a      	add	r2, r3
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8007f4e:	2300      	movs	r3, #0
}
 8007f50:	4618      	mov	r0, r3
 8007f52:	3718      	adds	r7, #24
 8007f54:	46bd      	mov	sp, r7
 8007f56:	bd80      	pop	{r7, pc}

08007f58 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8007f58:	b580      	push	{r7, lr}
 8007f5a:	b086      	sub	sp, #24
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	6078      	str	r0, [r7, #4]
 8007f60:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8007f68:	2100      	movs	r1, #0
 8007f6a:	6878      	ldr	r0, [r7, #4]
 8007f6c:	f7ff feb4 	bl	8007cd8 <dir_sdi>
 8007f70:	4603      	mov	r3, r0
 8007f72:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007f74:	7dfb      	ldrb	r3, [r7, #23]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d12b      	bne.n	8007fd2 <dir_alloc+0x7a>
		n = 0;
 8007f7a:	2300      	movs	r3, #0
 8007f7c:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	69db      	ldr	r3, [r3, #28]
 8007f82:	4619      	mov	r1, r3
 8007f84:	68f8      	ldr	r0, [r7, #12]
 8007f86:	f7ff fb27 	bl	80075d8 <move_window>
 8007f8a:	4603      	mov	r3, r0
 8007f8c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8007f8e:	7dfb      	ldrb	r3, [r7, #23]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d11d      	bne.n	8007fd0 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	6a1b      	ldr	r3, [r3, #32]
 8007f98:	781b      	ldrb	r3, [r3, #0]
 8007f9a:	2be5      	cmp	r3, #229	; 0xe5
 8007f9c:	d004      	beq.n	8007fa8 <dir_alloc+0x50>
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	6a1b      	ldr	r3, [r3, #32]
 8007fa2:	781b      	ldrb	r3, [r3, #0]
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d107      	bne.n	8007fb8 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8007fa8:	693b      	ldr	r3, [r7, #16]
 8007faa:	3301      	adds	r3, #1
 8007fac:	613b      	str	r3, [r7, #16]
 8007fae:	693a      	ldr	r2, [r7, #16]
 8007fb0:	683b      	ldr	r3, [r7, #0]
 8007fb2:	429a      	cmp	r2, r3
 8007fb4:	d102      	bne.n	8007fbc <dir_alloc+0x64>
 8007fb6:	e00c      	b.n	8007fd2 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8007fb8:	2300      	movs	r3, #0
 8007fba:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8007fbc:	2101      	movs	r1, #1
 8007fbe:	6878      	ldr	r0, [r7, #4]
 8007fc0:	f7ff ff05 	bl	8007dce <dir_next>
 8007fc4:	4603      	mov	r3, r0
 8007fc6:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8007fc8:	7dfb      	ldrb	r3, [r7, #23]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d0d7      	beq.n	8007f7e <dir_alloc+0x26>
 8007fce:	e000      	b.n	8007fd2 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8007fd0:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8007fd2:	7dfb      	ldrb	r3, [r7, #23]
 8007fd4:	2b04      	cmp	r3, #4
 8007fd6:	d101      	bne.n	8007fdc <dir_alloc+0x84>
 8007fd8:	2307      	movs	r3, #7
 8007fda:	75fb      	strb	r3, [r7, #23]
	return res;
 8007fdc:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fde:	4618      	mov	r0, r3
 8007fe0:	3718      	adds	r7, #24
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	bd80      	pop	{r7, pc}

08007fe6 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8007fe6:	b580      	push	{r7, lr}
 8007fe8:	b084      	sub	sp, #16
 8007fea:	af00      	add	r7, sp, #0
 8007fec:	6078      	str	r0, [r7, #4]
 8007fee:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8007ff0:	683b      	ldr	r3, [r7, #0]
 8007ff2:	331a      	adds	r3, #26
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	f7ff f83f 	bl	8007078 <ld_word>
 8007ffa:	4603      	mov	r3, r0
 8007ffc:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	781b      	ldrb	r3, [r3, #0]
 8008002:	2b03      	cmp	r3, #3
 8008004:	d109      	bne.n	800801a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8008006:	683b      	ldr	r3, [r7, #0]
 8008008:	3314      	adds	r3, #20
 800800a:	4618      	mov	r0, r3
 800800c:	f7ff f834 	bl	8007078 <ld_word>
 8008010:	4603      	mov	r3, r0
 8008012:	041b      	lsls	r3, r3, #16
 8008014:	68fa      	ldr	r2, [r7, #12]
 8008016:	4313      	orrs	r3, r2
 8008018:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800801a:	68fb      	ldr	r3, [r7, #12]
}
 800801c:	4618      	mov	r0, r3
 800801e:	3710      	adds	r7, #16
 8008020:	46bd      	mov	sp, r7
 8008022:	bd80      	pop	{r7, pc}

08008024 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8008024:	b580      	push	{r7, lr}
 8008026:	b084      	sub	sp, #16
 8008028:	af00      	add	r7, sp, #0
 800802a:	60f8      	str	r0, [r7, #12]
 800802c:	60b9      	str	r1, [r7, #8]
 800802e:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8008030:	68bb      	ldr	r3, [r7, #8]
 8008032:	331a      	adds	r3, #26
 8008034:	687a      	ldr	r2, [r7, #4]
 8008036:	b292      	uxth	r2, r2
 8008038:	4611      	mov	r1, r2
 800803a:	4618      	mov	r0, r3
 800803c:	f7ff f857 	bl	80070ee <st_word>
	if (fs->fs_type == FS_FAT32) {
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	781b      	ldrb	r3, [r3, #0]
 8008044:	2b03      	cmp	r3, #3
 8008046:	d109      	bne.n	800805c <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8008048:	68bb      	ldr	r3, [r7, #8]
 800804a:	f103 0214 	add.w	r2, r3, #20
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	0c1b      	lsrs	r3, r3, #16
 8008052:	b29b      	uxth	r3, r3
 8008054:	4619      	mov	r1, r3
 8008056:	4610      	mov	r0, r2
 8008058:	f7ff f849 	bl	80070ee <st_word>
	}
}
 800805c:	bf00      	nop
 800805e:	3710      	adds	r7, #16
 8008060:	46bd      	mov	sp, r7
 8008062:	bd80      	pop	{r7, pc}

08008064 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8008064:	b580      	push	{r7, lr}
 8008066:	b086      	sub	sp, #24
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8008072:	2100      	movs	r1, #0
 8008074:	6878      	ldr	r0, [r7, #4]
 8008076:	f7ff fe2f 	bl	8007cd8 <dir_sdi>
 800807a:	4603      	mov	r3, r0
 800807c:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800807e:	7dfb      	ldrb	r3, [r7, #23]
 8008080:	2b00      	cmp	r3, #0
 8008082:	d001      	beq.n	8008088 <dir_find+0x24>
 8008084:	7dfb      	ldrb	r3, [r7, #23]
 8008086:	e03e      	b.n	8008106 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	69db      	ldr	r3, [r3, #28]
 800808c:	4619      	mov	r1, r3
 800808e:	6938      	ldr	r0, [r7, #16]
 8008090:	f7ff faa2 	bl	80075d8 <move_window>
 8008094:	4603      	mov	r3, r0
 8008096:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8008098:	7dfb      	ldrb	r3, [r7, #23]
 800809a:	2b00      	cmp	r3, #0
 800809c:	d12f      	bne.n	80080fe <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6a1b      	ldr	r3, [r3, #32]
 80080a2:	781b      	ldrb	r3, [r3, #0]
 80080a4:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80080a6:	7bfb      	ldrb	r3, [r7, #15]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d102      	bne.n	80080b2 <dir_find+0x4e>
 80080ac:	2304      	movs	r3, #4
 80080ae:	75fb      	strb	r3, [r7, #23]
 80080b0:	e028      	b.n	8008104 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	6a1b      	ldr	r3, [r3, #32]
 80080b6:	330b      	adds	r3, #11
 80080b8:	781b      	ldrb	r3, [r3, #0]
 80080ba:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80080be:	b2da      	uxtb	r2, r3
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	6a1b      	ldr	r3, [r3, #32]
 80080c8:	330b      	adds	r3, #11
 80080ca:	781b      	ldrb	r3, [r3, #0]
 80080cc:	f003 0308 	and.w	r3, r3, #8
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d10a      	bne.n	80080ea <dir_find+0x86>
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	6a18      	ldr	r0, [r3, #32]
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	3324      	adds	r3, #36	; 0x24
 80080dc:	220b      	movs	r2, #11
 80080de:	4619      	mov	r1, r3
 80080e0:	f7ff f888 	bl	80071f4 <mem_cmp>
 80080e4:	4603      	mov	r3, r0
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d00b      	beq.n	8008102 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80080ea:	2100      	movs	r1, #0
 80080ec:	6878      	ldr	r0, [r7, #4]
 80080ee:	f7ff fe6e 	bl	8007dce <dir_next>
 80080f2:	4603      	mov	r3, r0
 80080f4:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80080f6:	7dfb      	ldrb	r3, [r7, #23]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d0c5      	beq.n	8008088 <dir_find+0x24>
 80080fc:	e002      	b.n	8008104 <dir_find+0xa0>
		if (res != FR_OK) break;
 80080fe:	bf00      	nop
 8008100:	e000      	b.n	8008104 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008102:	bf00      	nop

	return res;
 8008104:	7dfb      	ldrb	r3, [r7, #23]
}
 8008106:	4618      	mov	r0, r3
 8008108:	3718      	adds	r7, #24
 800810a:	46bd      	mov	sp, r7
 800810c:	bd80      	pop	{r7, pc}

0800810e <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800810e:	b580      	push	{r7, lr}
 8008110:	b084      	sub	sp, #16
 8008112:	af00      	add	r7, sp, #0
 8008114:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800811c:	2101      	movs	r1, #1
 800811e:	6878      	ldr	r0, [r7, #4]
 8008120:	f7ff ff1a 	bl	8007f58 <dir_alloc>
 8008124:	4603      	mov	r3, r0
 8008126:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8008128:	7bfb      	ldrb	r3, [r7, #15]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d11c      	bne.n	8008168 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	69db      	ldr	r3, [r3, #28]
 8008132:	4619      	mov	r1, r3
 8008134:	68b8      	ldr	r0, [r7, #8]
 8008136:	f7ff fa4f 	bl	80075d8 <move_window>
 800813a:	4603      	mov	r3, r0
 800813c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800813e:	7bfb      	ldrb	r3, [r7, #15]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d111      	bne.n	8008168 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	6a1b      	ldr	r3, [r3, #32]
 8008148:	2220      	movs	r2, #32
 800814a:	2100      	movs	r1, #0
 800814c:	4618      	mov	r0, r3
 800814e:	f7ff f836 	bl	80071be <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	6a18      	ldr	r0, [r3, #32]
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	3324      	adds	r3, #36	; 0x24
 800815a:	220b      	movs	r2, #11
 800815c:	4619      	mov	r1, r3
 800815e:	f7ff f80d 	bl	800717c <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8008162:	68bb      	ldr	r3, [r7, #8]
 8008164:	2201      	movs	r2, #1
 8008166:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8008168:	7bfb      	ldrb	r3, [r7, #15]
}
 800816a:	4618      	mov	r0, r3
 800816c:	3710      	adds	r7, #16
 800816e:	46bd      	mov	sp, r7
 8008170:	bd80      	pop	{r7, pc}
	...

08008174 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8008174:	b580      	push	{r7, lr}
 8008176:	b088      	sub	sp, #32
 8008178:	af00      	add	r7, sp, #0
 800817a:	6078      	str	r0, [r7, #4]
 800817c:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	60fb      	str	r3, [r7, #12]
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	3324      	adds	r3, #36	; 0x24
 8008188:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800818a:	220b      	movs	r2, #11
 800818c:	2120      	movs	r1, #32
 800818e:	68b8      	ldr	r0, [r7, #8]
 8008190:	f7ff f815 	bl	80071be <mem_set>
	si = i = 0; ni = 8;
 8008194:	2300      	movs	r3, #0
 8008196:	613b      	str	r3, [r7, #16]
 8008198:	693b      	ldr	r3, [r7, #16]
 800819a:	61fb      	str	r3, [r7, #28]
 800819c:	2308      	movs	r3, #8
 800819e:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80081a0:	69fb      	ldr	r3, [r7, #28]
 80081a2:	1c5a      	adds	r2, r3, #1
 80081a4:	61fa      	str	r2, [r7, #28]
 80081a6:	68fa      	ldr	r2, [r7, #12]
 80081a8:	4413      	add	r3, r2
 80081aa:	781b      	ldrb	r3, [r3, #0]
 80081ac:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80081ae:	7efb      	ldrb	r3, [r7, #27]
 80081b0:	2b20      	cmp	r3, #32
 80081b2:	d94e      	bls.n	8008252 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80081b4:	7efb      	ldrb	r3, [r7, #27]
 80081b6:	2b2f      	cmp	r3, #47	; 0x2f
 80081b8:	d006      	beq.n	80081c8 <create_name+0x54>
 80081ba:	7efb      	ldrb	r3, [r7, #27]
 80081bc:	2b5c      	cmp	r3, #92	; 0x5c
 80081be:	d110      	bne.n	80081e2 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80081c0:	e002      	b.n	80081c8 <create_name+0x54>
 80081c2:	69fb      	ldr	r3, [r7, #28]
 80081c4:	3301      	adds	r3, #1
 80081c6:	61fb      	str	r3, [r7, #28]
 80081c8:	68fa      	ldr	r2, [r7, #12]
 80081ca:	69fb      	ldr	r3, [r7, #28]
 80081cc:	4413      	add	r3, r2
 80081ce:	781b      	ldrb	r3, [r3, #0]
 80081d0:	2b2f      	cmp	r3, #47	; 0x2f
 80081d2:	d0f6      	beq.n	80081c2 <create_name+0x4e>
 80081d4:	68fa      	ldr	r2, [r7, #12]
 80081d6:	69fb      	ldr	r3, [r7, #28]
 80081d8:	4413      	add	r3, r2
 80081da:	781b      	ldrb	r3, [r3, #0]
 80081dc:	2b5c      	cmp	r3, #92	; 0x5c
 80081de:	d0f0      	beq.n	80081c2 <create_name+0x4e>
			break;
 80081e0:	e038      	b.n	8008254 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 80081e2:	7efb      	ldrb	r3, [r7, #27]
 80081e4:	2b2e      	cmp	r3, #46	; 0x2e
 80081e6:	d003      	beq.n	80081f0 <create_name+0x7c>
 80081e8:	693a      	ldr	r2, [r7, #16]
 80081ea:	697b      	ldr	r3, [r7, #20]
 80081ec:	429a      	cmp	r2, r3
 80081ee:	d30c      	bcc.n	800820a <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80081f0:	697b      	ldr	r3, [r7, #20]
 80081f2:	2b0b      	cmp	r3, #11
 80081f4:	d002      	beq.n	80081fc <create_name+0x88>
 80081f6:	7efb      	ldrb	r3, [r7, #27]
 80081f8:	2b2e      	cmp	r3, #46	; 0x2e
 80081fa:	d001      	beq.n	8008200 <create_name+0x8c>
 80081fc:	2306      	movs	r3, #6
 80081fe:	e044      	b.n	800828a <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8008200:	2308      	movs	r3, #8
 8008202:	613b      	str	r3, [r7, #16]
 8008204:	230b      	movs	r3, #11
 8008206:	617b      	str	r3, [r7, #20]
			continue;
 8008208:	e022      	b.n	8008250 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800820a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800820e:	2b00      	cmp	r3, #0
 8008210:	da04      	bge.n	800821c <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8008212:	7efb      	ldrb	r3, [r7, #27]
 8008214:	3b80      	subs	r3, #128	; 0x80
 8008216:	4a1f      	ldr	r2, [pc, #124]	; (8008294 <create_name+0x120>)
 8008218:	5cd3      	ldrb	r3, [r2, r3]
 800821a:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800821c:	7efb      	ldrb	r3, [r7, #27]
 800821e:	4619      	mov	r1, r3
 8008220:	481d      	ldr	r0, [pc, #116]	; (8008298 <create_name+0x124>)
 8008222:	f7ff f80e 	bl	8007242 <chk_chr>
 8008226:	4603      	mov	r3, r0
 8008228:	2b00      	cmp	r3, #0
 800822a:	d001      	beq.n	8008230 <create_name+0xbc>
 800822c:	2306      	movs	r3, #6
 800822e:	e02c      	b.n	800828a <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8008230:	7efb      	ldrb	r3, [r7, #27]
 8008232:	2b60      	cmp	r3, #96	; 0x60
 8008234:	d905      	bls.n	8008242 <create_name+0xce>
 8008236:	7efb      	ldrb	r3, [r7, #27]
 8008238:	2b7a      	cmp	r3, #122	; 0x7a
 800823a:	d802      	bhi.n	8008242 <create_name+0xce>
 800823c:	7efb      	ldrb	r3, [r7, #27]
 800823e:	3b20      	subs	r3, #32
 8008240:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8008242:	693b      	ldr	r3, [r7, #16]
 8008244:	1c5a      	adds	r2, r3, #1
 8008246:	613a      	str	r2, [r7, #16]
 8008248:	68ba      	ldr	r2, [r7, #8]
 800824a:	4413      	add	r3, r2
 800824c:	7efa      	ldrb	r2, [r7, #27]
 800824e:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8008250:	e7a6      	b.n	80081a0 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008252:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8008254:	68fa      	ldr	r2, [r7, #12]
 8008256:	69fb      	ldr	r3, [r7, #28]
 8008258:	441a      	add	r2, r3
 800825a:	683b      	ldr	r3, [r7, #0]
 800825c:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800825e:	693b      	ldr	r3, [r7, #16]
 8008260:	2b00      	cmp	r3, #0
 8008262:	d101      	bne.n	8008268 <create_name+0xf4>
 8008264:	2306      	movs	r3, #6
 8008266:	e010      	b.n	800828a <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8008268:	68bb      	ldr	r3, [r7, #8]
 800826a:	781b      	ldrb	r3, [r3, #0]
 800826c:	2be5      	cmp	r3, #229	; 0xe5
 800826e:	d102      	bne.n	8008276 <create_name+0x102>
 8008270:	68bb      	ldr	r3, [r7, #8]
 8008272:	2205      	movs	r2, #5
 8008274:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8008276:	7efb      	ldrb	r3, [r7, #27]
 8008278:	2b20      	cmp	r3, #32
 800827a:	d801      	bhi.n	8008280 <create_name+0x10c>
 800827c:	2204      	movs	r2, #4
 800827e:	e000      	b.n	8008282 <create_name+0x10e>
 8008280:	2200      	movs	r2, #0
 8008282:	68bb      	ldr	r3, [r7, #8]
 8008284:	330b      	adds	r3, #11
 8008286:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8008288:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800828a:	4618      	mov	r0, r3
 800828c:	3720      	adds	r7, #32
 800828e:	46bd      	mov	sp, r7
 8008290:	bd80      	pop	{r7, pc}
 8008292:	bf00      	nop
 8008294:	0800a5d4 	.word	0x0800a5d4
 8008298:	0800a37c 	.word	0x0800a37c

0800829c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800829c:	b580      	push	{r7, lr}
 800829e:	b086      	sub	sp, #24
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	6078      	str	r0, [r7, #4]
 80082a4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80082aa:	693b      	ldr	r3, [r7, #16]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80082b0:	e002      	b.n	80082b8 <follow_path+0x1c>
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	3301      	adds	r3, #1
 80082b6:	603b      	str	r3, [r7, #0]
 80082b8:	683b      	ldr	r3, [r7, #0]
 80082ba:	781b      	ldrb	r3, [r3, #0]
 80082bc:	2b2f      	cmp	r3, #47	; 0x2f
 80082be:	d0f8      	beq.n	80082b2 <follow_path+0x16>
 80082c0:	683b      	ldr	r3, [r7, #0]
 80082c2:	781b      	ldrb	r3, [r3, #0]
 80082c4:	2b5c      	cmp	r3, #92	; 0x5c
 80082c6:	d0f4      	beq.n	80082b2 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80082c8:	693b      	ldr	r3, [r7, #16]
 80082ca:	2200      	movs	r2, #0
 80082cc:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	781b      	ldrb	r3, [r3, #0]
 80082d2:	2b1f      	cmp	r3, #31
 80082d4:	d80a      	bhi.n	80082ec <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	2280      	movs	r2, #128	; 0x80
 80082da:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 80082de:	2100      	movs	r1, #0
 80082e0:	6878      	ldr	r0, [r7, #4]
 80082e2:	f7ff fcf9 	bl	8007cd8 <dir_sdi>
 80082e6:	4603      	mov	r3, r0
 80082e8:	75fb      	strb	r3, [r7, #23]
 80082ea:	e043      	b.n	8008374 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80082ec:	463b      	mov	r3, r7
 80082ee:	4619      	mov	r1, r3
 80082f0:	6878      	ldr	r0, [r7, #4]
 80082f2:	f7ff ff3f 	bl	8008174 <create_name>
 80082f6:	4603      	mov	r3, r0
 80082f8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80082fa:	7dfb      	ldrb	r3, [r7, #23]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d134      	bne.n	800836a <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8008300:	6878      	ldr	r0, [r7, #4]
 8008302:	f7ff feaf 	bl	8008064 <dir_find>
 8008306:	4603      	mov	r3, r0
 8008308:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008310:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8008312:	7dfb      	ldrb	r3, [r7, #23]
 8008314:	2b00      	cmp	r3, #0
 8008316:	d00a      	beq.n	800832e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8008318:	7dfb      	ldrb	r3, [r7, #23]
 800831a:	2b04      	cmp	r3, #4
 800831c:	d127      	bne.n	800836e <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800831e:	7afb      	ldrb	r3, [r7, #11]
 8008320:	f003 0304 	and.w	r3, r3, #4
 8008324:	2b00      	cmp	r3, #0
 8008326:	d122      	bne.n	800836e <follow_path+0xd2>
 8008328:	2305      	movs	r3, #5
 800832a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800832c:	e01f      	b.n	800836e <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800832e:	7afb      	ldrb	r3, [r7, #11]
 8008330:	f003 0304 	and.w	r3, r3, #4
 8008334:	2b00      	cmp	r3, #0
 8008336:	d11c      	bne.n	8008372 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8008338:	693b      	ldr	r3, [r7, #16]
 800833a:	799b      	ldrb	r3, [r3, #6]
 800833c:	f003 0310 	and.w	r3, r3, #16
 8008340:	2b00      	cmp	r3, #0
 8008342:	d102      	bne.n	800834a <follow_path+0xae>
				res = FR_NO_PATH; break;
 8008344:	2305      	movs	r3, #5
 8008346:	75fb      	strb	r3, [r7, #23]
 8008348:	e014      	b.n	8008374 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	695b      	ldr	r3, [r3, #20]
 8008354:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008358:	4413      	add	r3, r2
 800835a:	4619      	mov	r1, r3
 800835c:	68f8      	ldr	r0, [r7, #12]
 800835e:	f7ff fe42 	bl	8007fe6 <ld_clust>
 8008362:	4602      	mov	r2, r0
 8008364:	693b      	ldr	r3, [r7, #16]
 8008366:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008368:	e7c0      	b.n	80082ec <follow_path+0x50>
			if (res != FR_OK) break;
 800836a:	bf00      	nop
 800836c:	e002      	b.n	8008374 <follow_path+0xd8>
				break;
 800836e:	bf00      	nop
 8008370:	e000      	b.n	8008374 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008372:	bf00      	nop
			}
		}
	}

	return res;
 8008374:	7dfb      	ldrb	r3, [r7, #23]
}
 8008376:	4618      	mov	r0, r3
 8008378:	3718      	adds	r7, #24
 800837a:	46bd      	mov	sp, r7
 800837c:	bd80      	pop	{r7, pc}

0800837e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800837e:	b480      	push	{r7}
 8008380:	b087      	sub	sp, #28
 8008382:	af00      	add	r7, sp, #0
 8008384:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8008386:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800838a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d031      	beq.n	80083f8 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	617b      	str	r3, [r7, #20]
 800839a:	e002      	b.n	80083a2 <get_ldnumber+0x24>
 800839c:	697b      	ldr	r3, [r7, #20]
 800839e:	3301      	adds	r3, #1
 80083a0:	617b      	str	r3, [r7, #20]
 80083a2:	697b      	ldr	r3, [r7, #20]
 80083a4:	781b      	ldrb	r3, [r3, #0]
 80083a6:	2b20      	cmp	r3, #32
 80083a8:	d903      	bls.n	80083b2 <get_ldnumber+0x34>
 80083aa:	697b      	ldr	r3, [r7, #20]
 80083ac:	781b      	ldrb	r3, [r3, #0]
 80083ae:	2b3a      	cmp	r3, #58	; 0x3a
 80083b0:	d1f4      	bne.n	800839c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80083b2:	697b      	ldr	r3, [r7, #20]
 80083b4:	781b      	ldrb	r3, [r3, #0]
 80083b6:	2b3a      	cmp	r3, #58	; 0x3a
 80083b8:	d11c      	bne.n	80083f4 <get_ldnumber+0x76>
			tp = *path;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	1c5a      	adds	r2, r3, #1
 80083c4:	60fa      	str	r2, [r7, #12]
 80083c6:	781b      	ldrb	r3, [r3, #0]
 80083c8:	3b30      	subs	r3, #48	; 0x30
 80083ca:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80083cc:	68bb      	ldr	r3, [r7, #8]
 80083ce:	2b09      	cmp	r3, #9
 80083d0:	d80e      	bhi.n	80083f0 <get_ldnumber+0x72>
 80083d2:	68fa      	ldr	r2, [r7, #12]
 80083d4:	697b      	ldr	r3, [r7, #20]
 80083d6:	429a      	cmp	r2, r3
 80083d8:	d10a      	bne.n	80083f0 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80083da:	68bb      	ldr	r3, [r7, #8]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d107      	bne.n	80083f0 <get_ldnumber+0x72>
					vol = (int)i;
 80083e0:	68bb      	ldr	r3, [r7, #8]
 80083e2:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80083e4:	697b      	ldr	r3, [r7, #20]
 80083e6:	3301      	adds	r3, #1
 80083e8:	617b      	str	r3, [r7, #20]
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	697a      	ldr	r2, [r7, #20]
 80083ee:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80083f0:	693b      	ldr	r3, [r7, #16]
 80083f2:	e002      	b.n	80083fa <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80083f4:	2300      	movs	r3, #0
 80083f6:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80083f8:	693b      	ldr	r3, [r7, #16]
}
 80083fa:	4618      	mov	r0, r3
 80083fc:	371c      	adds	r7, #28
 80083fe:	46bd      	mov	sp, r7
 8008400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008404:	4770      	bx	lr
	...

08008408 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8008408:	b580      	push	{r7, lr}
 800840a:	b082      	sub	sp, #8
 800840c:	af00      	add	r7, sp, #0
 800840e:	6078      	str	r0, [r7, #4]
 8008410:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	2200      	movs	r2, #0
 8008416:	70da      	strb	r2, [r3, #3]
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800841e:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8008420:	6839      	ldr	r1, [r7, #0]
 8008422:	6878      	ldr	r0, [r7, #4]
 8008424:	f7ff f8d8 	bl	80075d8 <move_window>
 8008428:	4603      	mov	r3, r0
 800842a:	2b00      	cmp	r3, #0
 800842c:	d001      	beq.n	8008432 <check_fs+0x2a>
 800842e:	2304      	movs	r3, #4
 8008430:	e038      	b.n	80084a4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	3330      	adds	r3, #48	; 0x30
 8008436:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800843a:	4618      	mov	r0, r3
 800843c:	f7fe fe1c 	bl	8007078 <ld_word>
 8008440:	4603      	mov	r3, r0
 8008442:	461a      	mov	r2, r3
 8008444:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8008448:	429a      	cmp	r2, r3
 800844a:	d001      	beq.n	8008450 <check_fs+0x48>
 800844c:	2303      	movs	r3, #3
 800844e:	e029      	b.n	80084a4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008456:	2be9      	cmp	r3, #233	; 0xe9
 8008458:	d009      	beq.n	800846e <check_fs+0x66>
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008460:	2beb      	cmp	r3, #235	; 0xeb
 8008462:	d11e      	bne.n	80084a2 <check_fs+0x9a>
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800846a:	2b90      	cmp	r3, #144	; 0x90
 800846c:	d119      	bne.n	80084a2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	3330      	adds	r3, #48	; 0x30
 8008472:	3336      	adds	r3, #54	; 0x36
 8008474:	4618      	mov	r0, r3
 8008476:	f7fe fe17 	bl	80070a8 <ld_dword>
 800847a:	4603      	mov	r3, r0
 800847c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008480:	4a0a      	ldr	r2, [pc, #40]	; (80084ac <check_fs+0xa4>)
 8008482:	4293      	cmp	r3, r2
 8008484:	d101      	bne.n	800848a <check_fs+0x82>
 8008486:	2300      	movs	r3, #0
 8008488:	e00c      	b.n	80084a4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	3330      	adds	r3, #48	; 0x30
 800848e:	3352      	adds	r3, #82	; 0x52
 8008490:	4618      	mov	r0, r3
 8008492:	f7fe fe09 	bl	80070a8 <ld_dword>
 8008496:	4603      	mov	r3, r0
 8008498:	4a05      	ldr	r2, [pc, #20]	; (80084b0 <check_fs+0xa8>)
 800849a:	4293      	cmp	r3, r2
 800849c:	d101      	bne.n	80084a2 <check_fs+0x9a>
 800849e:	2300      	movs	r3, #0
 80084a0:	e000      	b.n	80084a4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80084a2:	2302      	movs	r3, #2
}
 80084a4:	4618      	mov	r0, r3
 80084a6:	3708      	adds	r7, #8
 80084a8:	46bd      	mov	sp, r7
 80084aa:	bd80      	pop	{r7, pc}
 80084ac:	00544146 	.word	0x00544146
 80084b0:	33544146 	.word	0x33544146

080084b4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80084b4:	b580      	push	{r7, lr}
 80084b6:	b096      	sub	sp, #88	; 0x58
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	60f8      	str	r0, [r7, #12]
 80084bc:	60b9      	str	r1, [r7, #8]
 80084be:	4613      	mov	r3, r2
 80084c0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80084c2:	68bb      	ldr	r3, [r7, #8]
 80084c4:	2200      	movs	r2, #0
 80084c6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80084c8:	68f8      	ldr	r0, [r7, #12]
 80084ca:	f7ff ff58 	bl	800837e <get_ldnumber>
 80084ce:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80084d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	da01      	bge.n	80084da <find_volume+0x26>
 80084d6:	230b      	movs	r3, #11
 80084d8:	e22d      	b.n	8008936 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80084da:	4aa1      	ldr	r2, [pc, #644]	; (8008760 <find_volume+0x2ac>)
 80084dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80084de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80084e2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80084e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d101      	bne.n	80084ee <find_volume+0x3a>
 80084ea:	230c      	movs	r3, #12
 80084ec:	e223      	b.n	8008936 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80084ee:	68bb      	ldr	r3, [r7, #8]
 80084f0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80084f2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80084f4:	79fb      	ldrb	r3, [r7, #7]
 80084f6:	f023 0301 	bic.w	r3, r3, #1
 80084fa:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80084fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084fe:	781b      	ldrb	r3, [r3, #0]
 8008500:	2b00      	cmp	r3, #0
 8008502:	d01a      	beq.n	800853a <find_volume+0x86>
		stat = disk_status(fs->drv);
 8008504:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008506:	785b      	ldrb	r3, [r3, #1]
 8008508:	4618      	mov	r0, r3
 800850a:	f7fe fd17 	bl	8006f3c <disk_status>
 800850e:	4603      	mov	r3, r0
 8008510:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8008514:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008518:	f003 0301 	and.w	r3, r3, #1
 800851c:	2b00      	cmp	r3, #0
 800851e:	d10c      	bne.n	800853a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8008520:	79fb      	ldrb	r3, [r7, #7]
 8008522:	2b00      	cmp	r3, #0
 8008524:	d007      	beq.n	8008536 <find_volume+0x82>
 8008526:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800852a:	f003 0304 	and.w	r3, r3, #4
 800852e:	2b00      	cmp	r3, #0
 8008530:	d001      	beq.n	8008536 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8008532:	230a      	movs	r3, #10
 8008534:	e1ff      	b.n	8008936 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8008536:	2300      	movs	r3, #0
 8008538:	e1fd      	b.n	8008936 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800853a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800853c:	2200      	movs	r2, #0
 800853e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8008540:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008542:	b2da      	uxtb	r2, r3
 8008544:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008546:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8008548:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800854a:	785b      	ldrb	r3, [r3, #1]
 800854c:	4618      	mov	r0, r3
 800854e:	f7fe fd0f 	bl	8006f70 <disk_initialize>
 8008552:	4603      	mov	r3, r0
 8008554:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8008558:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800855c:	f003 0301 	and.w	r3, r3, #1
 8008560:	2b00      	cmp	r3, #0
 8008562:	d001      	beq.n	8008568 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8008564:	2303      	movs	r3, #3
 8008566:	e1e6      	b.n	8008936 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8008568:	79fb      	ldrb	r3, [r7, #7]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d007      	beq.n	800857e <find_volume+0xca>
 800856e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008572:	f003 0304 	and.w	r3, r3, #4
 8008576:	2b00      	cmp	r3, #0
 8008578:	d001      	beq.n	800857e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800857a:	230a      	movs	r3, #10
 800857c:	e1db      	b.n	8008936 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800857e:	2300      	movs	r3, #0
 8008580:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8008582:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008584:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008586:	f7ff ff3f 	bl	8008408 <check_fs>
 800858a:	4603      	mov	r3, r0
 800858c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8008590:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008594:	2b02      	cmp	r3, #2
 8008596:	d149      	bne.n	800862c <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008598:	2300      	movs	r3, #0
 800859a:	643b      	str	r3, [r7, #64]	; 0x40
 800859c:	e01e      	b.n	80085dc <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800859e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085a0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80085a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80085a6:	011b      	lsls	r3, r3, #4
 80085a8:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80085ac:	4413      	add	r3, r2
 80085ae:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80085b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085b2:	3304      	adds	r3, #4
 80085b4:	781b      	ldrb	r3, [r3, #0]
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d006      	beq.n	80085c8 <find_volume+0x114>
 80085ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085bc:	3308      	adds	r3, #8
 80085be:	4618      	mov	r0, r3
 80085c0:	f7fe fd72 	bl	80070a8 <ld_dword>
 80085c4:	4602      	mov	r2, r0
 80085c6:	e000      	b.n	80085ca <find_volume+0x116>
 80085c8:	2200      	movs	r2, #0
 80085ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80085cc:	009b      	lsls	r3, r3, #2
 80085ce:	3358      	adds	r3, #88	; 0x58
 80085d0:	443b      	add	r3, r7
 80085d2:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80085d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80085d8:	3301      	adds	r3, #1
 80085da:	643b      	str	r3, [r7, #64]	; 0x40
 80085dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80085de:	2b03      	cmp	r3, #3
 80085e0:	d9dd      	bls.n	800859e <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80085e2:	2300      	movs	r3, #0
 80085e4:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 80085e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d002      	beq.n	80085f2 <find_volume+0x13e>
 80085ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80085ee:	3b01      	subs	r3, #1
 80085f0:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80085f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80085f4:	009b      	lsls	r3, r3, #2
 80085f6:	3358      	adds	r3, #88	; 0x58
 80085f8:	443b      	add	r3, r7
 80085fa:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80085fe:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8008600:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008602:	2b00      	cmp	r3, #0
 8008604:	d005      	beq.n	8008612 <find_volume+0x15e>
 8008606:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008608:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800860a:	f7ff fefd 	bl	8008408 <check_fs>
 800860e:	4603      	mov	r3, r0
 8008610:	e000      	b.n	8008614 <find_volume+0x160>
 8008612:	2303      	movs	r3, #3
 8008614:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8008618:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800861c:	2b01      	cmp	r3, #1
 800861e:	d905      	bls.n	800862c <find_volume+0x178>
 8008620:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008622:	3301      	adds	r3, #1
 8008624:	643b      	str	r3, [r7, #64]	; 0x40
 8008626:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008628:	2b03      	cmp	r3, #3
 800862a:	d9e2      	bls.n	80085f2 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800862c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008630:	2b04      	cmp	r3, #4
 8008632:	d101      	bne.n	8008638 <find_volume+0x184>
 8008634:	2301      	movs	r3, #1
 8008636:	e17e      	b.n	8008936 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8008638:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800863c:	2b01      	cmp	r3, #1
 800863e:	d901      	bls.n	8008644 <find_volume+0x190>
 8008640:	230d      	movs	r3, #13
 8008642:	e178      	b.n	8008936 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8008644:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008646:	3330      	adds	r3, #48	; 0x30
 8008648:	330b      	adds	r3, #11
 800864a:	4618      	mov	r0, r3
 800864c:	f7fe fd14 	bl	8007078 <ld_word>
 8008650:	4603      	mov	r3, r0
 8008652:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008656:	d001      	beq.n	800865c <find_volume+0x1a8>
 8008658:	230d      	movs	r3, #13
 800865a:	e16c      	b.n	8008936 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800865c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800865e:	3330      	adds	r3, #48	; 0x30
 8008660:	3316      	adds	r3, #22
 8008662:	4618      	mov	r0, r3
 8008664:	f7fe fd08 	bl	8007078 <ld_word>
 8008668:	4603      	mov	r3, r0
 800866a:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800866c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800866e:	2b00      	cmp	r3, #0
 8008670:	d106      	bne.n	8008680 <find_volume+0x1cc>
 8008672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008674:	3330      	adds	r3, #48	; 0x30
 8008676:	3324      	adds	r3, #36	; 0x24
 8008678:	4618      	mov	r0, r3
 800867a:	f7fe fd15 	bl	80070a8 <ld_dword>
 800867e:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8008680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008682:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008684:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8008686:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008688:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 800868c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800868e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8008690:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008692:	789b      	ldrb	r3, [r3, #2]
 8008694:	2b01      	cmp	r3, #1
 8008696:	d005      	beq.n	80086a4 <find_volume+0x1f0>
 8008698:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800869a:	789b      	ldrb	r3, [r3, #2]
 800869c:	2b02      	cmp	r3, #2
 800869e:	d001      	beq.n	80086a4 <find_volume+0x1f0>
 80086a0:	230d      	movs	r3, #13
 80086a2:	e148      	b.n	8008936 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80086a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086a6:	789b      	ldrb	r3, [r3, #2]
 80086a8:	461a      	mov	r2, r3
 80086aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80086ac:	fb02 f303 	mul.w	r3, r2, r3
 80086b0:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80086b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80086b8:	b29a      	uxth	r2, r3
 80086ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086bc:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80086be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086c0:	895b      	ldrh	r3, [r3, #10]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d008      	beq.n	80086d8 <find_volume+0x224>
 80086c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086c8:	895b      	ldrh	r3, [r3, #10]
 80086ca:	461a      	mov	r2, r3
 80086cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086ce:	895b      	ldrh	r3, [r3, #10]
 80086d0:	3b01      	subs	r3, #1
 80086d2:	4013      	ands	r3, r2
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d001      	beq.n	80086dc <find_volume+0x228>
 80086d8:	230d      	movs	r3, #13
 80086da:	e12c      	b.n	8008936 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80086dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086de:	3330      	adds	r3, #48	; 0x30
 80086e0:	3311      	adds	r3, #17
 80086e2:	4618      	mov	r0, r3
 80086e4:	f7fe fcc8 	bl	8007078 <ld_word>
 80086e8:	4603      	mov	r3, r0
 80086ea:	461a      	mov	r2, r3
 80086ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086ee:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80086f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086f2:	891b      	ldrh	r3, [r3, #8]
 80086f4:	f003 030f 	and.w	r3, r3, #15
 80086f8:	b29b      	uxth	r3, r3
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d001      	beq.n	8008702 <find_volume+0x24e>
 80086fe:	230d      	movs	r3, #13
 8008700:	e119      	b.n	8008936 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8008702:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008704:	3330      	adds	r3, #48	; 0x30
 8008706:	3313      	adds	r3, #19
 8008708:	4618      	mov	r0, r3
 800870a:	f7fe fcb5 	bl	8007078 <ld_word>
 800870e:	4603      	mov	r3, r0
 8008710:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8008712:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008714:	2b00      	cmp	r3, #0
 8008716:	d106      	bne.n	8008726 <find_volume+0x272>
 8008718:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800871a:	3330      	adds	r3, #48	; 0x30
 800871c:	3320      	adds	r3, #32
 800871e:	4618      	mov	r0, r3
 8008720:	f7fe fcc2 	bl	80070a8 <ld_dword>
 8008724:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8008726:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008728:	3330      	adds	r3, #48	; 0x30
 800872a:	330e      	adds	r3, #14
 800872c:	4618      	mov	r0, r3
 800872e:	f7fe fca3 	bl	8007078 <ld_word>
 8008732:	4603      	mov	r3, r0
 8008734:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8008736:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008738:	2b00      	cmp	r3, #0
 800873a:	d101      	bne.n	8008740 <find_volume+0x28c>
 800873c:	230d      	movs	r3, #13
 800873e:	e0fa      	b.n	8008936 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8008740:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008742:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008744:	4413      	add	r3, r2
 8008746:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008748:	8912      	ldrh	r2, [r2, #8]
 800874a:	0912      	lsrs	r2, r2, #4
 800874c:	b292      	uxth	r2, r2
 800874e:	4413      	add	r3, r2
 8008750:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8008752:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008754:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008756:	429a      	cmp	r2, r3
 8008758:	d204      	bcs.n	8008764 <find_volume+0x2b0>
 800875a:	230d      	movs	r3, #13
 800875c:	e0eb      	b.n	8008936 <find_volume+0x482>
 800875e:	bf00      	nop
 8008760:	200134ec 	.word	0x200134ec
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8008764:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008768:	1ad3      	subs	r3, r2, r3
 800876a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800876c:	8952      	ldrh	r2, [r2, #10]
 800876e:	fbb3 f3f2 	udiv	r3, r3, r2
 8008772:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8008774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008776:	2b00      	cmp	r3, #0
 8008778:	d101      	bne.n	800877e <find_volume+0x2ca>
 800877a:	230d      	movs	r3, #13
 800877c:	e0db      	b.n	8008936 <find_volume+0x482>
		fmt = FS_FAT32;
 800877e:	2303      	movs	r3, #3
 8008780:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8008784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008786:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800878a:	4293      	cmp	r3, r2
 800878c:	d802      	bhi.n	8008794 <find_volume+0x2e0>
 800878e:	2302      	movs	r3, #2
 8008790:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8008794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008796:	f640 72f5 	movw	r2, #4085	; 0xff5
 800879a:	4293      	cmp	r3, r2
 800879c:	d802      	bhi.n	80087a4 <find_volume+0x2f0>
 800879e:	2301      	movs	r3, #1
 80087a0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80087a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087a6:	1c9a      	adds	r2, r3, #2
 80087a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087aa:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 80087ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087ae:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80087b0:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80087b2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80087b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80087b6:	441a      	add	r2, r3
 80087b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087ba:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 80087bc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80087be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087c0:	441a      	add	r2, r3
 80087c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087c4:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 80087c6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80087ca:	2b03      	cmp	r3, #3
 80087cc:	d11e      	bne.n	800880c <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80087ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087d0:	3330      	adds	r3, #48	; 0x30
 80087d2:	332a      	adds	r3, #42	; 0x2a
 80087d4:	4618      	mov	r0, r3
 80087d6:	f7fe fc4f 	bl	8007078 <ld_word>
 80087da:	4603      	mov	r3, r0
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d001      	beq.n	80087e4 <find_volume+0x330>
 80087e0:	230d      	movs	r3, #13
 80087e2:	e0a8      	b.n	8008936 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80087e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087e6:	891b      	ldrh	r3, [r3, #8]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d001      	beq.n	80087f0 <find_volume+0x33c>
 80087ec:	230d      	movs	r3, #13
 80087ee:	e0a2      	b.n	8008936 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80087f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087f2:	3330      	adds	r3, #48	; 0x30
 80087f4:	332c      	adds	r3, #44	; 0x2c
 80087f6:	4618      	mov	r0, r3
 80087f8:	f7fe fc56 	bl	80070a8 <ld_dword>
 80087fc:	4602      	mov	r2, r0
 80087fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008800:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8008802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008804:	695b      	ldr	r3, [r3, #20]
 8008806:	009b      	lsls	r3, r3, #2
 8008808:	647b      	str	r3, [r7, #68]	; 0x44
 800880a:	e01f      	b.n	800884c <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800880c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800880e:	891b      	ldrh	r3, [r3, #8]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d101      	bne.n	8008818 <find_volume+0x364>
 8008814:	230d      	movs	r3, #13
 8008816:	e08e      	b.n	8008936 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8008818:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800881a:	6a1a      	ldr	r2, [r3, #32]
 800881c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800881e:	441a      	add	r2, r3
 8008820:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008822:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8008824:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008828:	2b02      	cmp	r3, #2
 800882a:	d103      	bne.n	8008834 <find_volume+0x380>
 800882c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800882e:	695b      	ldr	r3, [r3, #20]
 8008830:	005b      	lsls	r3, r3, #1
 8008832:	e00a      	b.n	800884a <find_volume+0x396>
 8008834:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008836:	695a      	ldr	r2, [r3, #20]
 8008838:	4613      	mov	r3, r2
 800883a:	005b      	lsls	r3, r3, #1
 800883c:	4413      	add	r3, r2
 800883e:	085a      	lsrs	r2, r3, #1
 8008840:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008842:	695b      	ldr	r3, [r3, #20]
 8008844:	f003 0301 	and.w	r3, r3, #1
 8008848:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800884a:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800884c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800884e:	699a      	ldr	r2, [r3, #24]
 8008850:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008852:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8008856:	0a5b      	lsrs	r3, r3, #9
 8008858:	429a      	cmp	r2, r3
 800885a:	d201      	bcs.n	8008860 <find_volume+0x3ac>
 800885c:	230d      	movs	r3, #13
 800885e:	e06a      	b.n	8008936 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8008860:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008862:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008866:	611a      	str	r2, [r3, #16]
 8008868:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800886a:	691a      	ldr	r2, [r3, #16]
 800886c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800886e:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8008870:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008872:	2280      	movs	r2, #128	; 0x80
 8008874:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8008876:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800887a:	2b03      	cmp	r3, #3
 800887c:	d149      	bne.n	8008912 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800887e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008880:	3330      	adds	r3, #48	; 0x30
 8008882:	3330      	adds	r3, #48	; 0x30
 8008884:	4618      	mov	r0, r3
 8008886:	f7fe fbf7 	bl	8007078 <ld_word>
 800888a:	4603      	mov	r3, r0
 800888c:	2b01      	cmp	r3, #1
 800888e:	d140      	bne.n	8008912 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8008890:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008892:	3301      	adds	r3, #1
 8008894:	4619      	mov	r1, r3
 8008896:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008898:	f7fe fe9e 	bl	80075d8 <move_window>
 800889c:	4603      	mov	r3, r0
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d137      	bne.n	8008912 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 80088a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088a4:	2200      	movs	r2, #0
 80088a6:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80088a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088aa:	3330      	adds	r3, #48	; 0x30
 80088ac:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80088b0:	4618      	mov	r0, r3
 80088b2:	f7fe fbe1 	bl	8007078 <ld_word>
 80088b6:	4603      	mov	r3, r0
 80088b8:	461a      	mov	r2, r3
 80088ba:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80088be:	429a      	cmp	r2, r3
 80088c0:	d127      	bne.n	8008912 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80088c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088c4:	3330      	adds	r3, #48	; 0x30
 80088c6:	4618      	mov	r0, r3
 80088c8:	f7fe fbee 	bl	80070a8 <ld_dword>
 80088cc:	4603      	mov	r3, r0
 80088ce:	4a1c      	ldr	r2, [pc, #112]	; (8008940 <find_volume+0x48c>)
 80088d0:	4293      	cmp	r3, r2
 80088d2:	d11e      	bne.n	8008912 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80088d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088d6:	3330      	adds	r3, #48	; 0x30
 80088d8:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80088dc:	4618      	mov	r0, r3
 80088de:	f7fe fbe3 	bl	80070a8 <ld_dword>
 80088e2:	4603      	mov	r3, r0
 80088e4:	4a17      	ldr	r2, [pc, #92]	; (8008944 <find_volume+0x490>)
 80088e6:	4293      	cmp	r3, r2
 80088e8:	d113      	bne.n	8008912 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80088ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088ec:	3330      	adds	r3, #48	; 0x30
 80088ee:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80088f2:	4618      	mov	r0, r3
 80088f4:	f7fe fbd8 	bl	80070a8 <ld_dword>
 80088f8:	4602      	mov	r2, r0
 80088fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088fc:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80088fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008900:	3330      	adds	r3, #48	; 0x30
 8008902:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8008906:	4618      	mov	r0, r3
 8008908:	f7fe fbce 	bl	80070a8 <ld_dword>
 800890c:	4602      	mov	r2, r0
 800890e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008910:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8008912:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008914:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8008918:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800891a:	4b0b      	ldr	r3, [pc, #44]	; (8008948 <find_volume+0x494>)
 800891c:	881b      	ldrh	r3, [r3, #0]
 800891e:	3301      	adds	r3, #1
 8008920:	b29a      	uxth	r2, r3
 8008922:	4b09      	ldr	r3, [pc, #36]	; (8008948 <find_volume+0x494>)
 8008924:	801a      	strh	r2, [r3, #0]
 8008926:	4b08      	ldr	r3, [pc, #32]	; (8008948 <find_volume+0x494>)
 8008928:	881a      	ldrh	r2, [r3, #0]
 800892a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800892c:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800892e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008930:	f7fe fdea 	bl	8007508 <clear_lock>
#endif
	return FR_OK;
 8008934:	2300      	movs	r3, #0
}
 8008936:	4618      	mov	r0, r3
 8008938:	3758      	adds	r7, #88	; 0x58
 800893a:	46bd      	mov	sp, r7
 800893c:	bd80      	pop	{r7, pc}
 800893e:	bf00      	nop
 8008940:	41615252 	.word	0x41615252
 8008944:	61417272 	.word	0x61417272
 8008948:	200134f0 	.word	0x200134f0

0800894c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800894c:	b580      	push	{r7, lr}
 800894e:	b084      	sub	sp, #16
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
 8008954:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8008956:	2309      	movs	r3, #9
 8008958:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	2b00      	cmp	r3, #0
 800895e:	d01c      	beq.n	800899a <validate+0x4e>
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	2b00      	cmp	r3, #0
 8008966:	d018      	beq.n	800899a <validate+0x4e>
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	781b      	ldrb	r3, [r3, #0]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d013      	beq.n	800899a <validate+0x4e>
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	889a      	ldrh	r2, [r3, #4]
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	88db      	ldrh	r3, [r3, #6]
 800897c:	429a      	cmp	r2, r3
 800897e:	d10c      	bne.n	800899a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	785b      	ldrb	r3, [r3, #1]
 8008986:	4618      	mov	r0, r3
 8008988:	f7fe fad8 	bl	8006f3c <disk_status>
 800898c:	4603      	mov	r3, r0
 800898e:	f003 0301 	and.w	r3, r3, #1
 8008992:	2b00      	cmp	r3, #0
 8008994:	d101      	bne.n	800899a <validate+0x4e>
			res = FR_OK;
 8008996:	2300      	movs	r3, #0
 8008998:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800899a:	7bfb      	ldrb	r3, [r7, #15]
 800899c:	2b00      	cmp	r3, #0
 800899e:	d102      	bne.n	80089a6 <validate+0x5a>
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	e000      	b.n	80089a8 <validate+0x5c>
 80089a6:	2300      	movs	r3, #0
 80089a8:	683a      	ldr	r2, [r7, #0]
 80089aa:	6013      	str	r3, [r2, #0]
	return res;
 80089ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80089ae:	4618      	mov	r0, r3
 80089b0:	3710      	adds	r7, #16
 80089b2:	46bd      	mov	sp, r7
 80089b4:	bd80      	pop	{r7, pc}
	...

080089b8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80089b8:	b580      	push	{r7, lr}
 80089ba:	b088      	sub	sp, #32
 80089bc:	af00      	add	r7, sp, #0
 80089be:	60f8      	str	r0, [r7, #12]
 80089c0:	60b9      	str	r1, [r7, #8]
 80089c2:	4613      	mov	r3, r2
 80089c4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80089c6:	68bb      	ldr	r3, [r7, #8]
 80089c8:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80089ca:	f107 0310 	add.w	r3, r7, #16
 80089ce:	4618      	mov	r0, r3
 80089d0:	f7ff fcd5 	bl	800837e <get_ldnumber>
 80089d4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80089d6:	69fb      	ldr	r3, [r7, #28]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	da01      	bge.n	80089e0 <f_mount+0x28>
 80089dc:	230b      	movs	r3, #11
 80089de:	e02b      	b.n	8008a38 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80089e0:	4a17      	ldr	r2, [pc, #92]	; (8008a40 <f_mount+0x88>)
 80089e2:	69fb      	ldr	r3, [r7, #28]
 80089e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80089e8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80089ea:	69bb      	ldr	r3, [r7, #24]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d005      	beq.n	80089fc <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80089f0:	69b8      	ldr	r0, [r7, #24]
 80089f2:	f7fe fd89 	bl	8007508 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80089f6:	69bb      	ldr	r3, [r7, #24]
 80089f8:	2200      	movs	r2, #0
 80089fa:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d002      	beq.n	8008a08 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	2200      	movs	r2, #0
 8008a06:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8008a08:	68fa      	ldr	r2, [r7, #12]
 8008a0a:	490d      	ldr	r1, [pc, #52]	; (8008a40 <f_mount+0x88>)
 8008a0c:	69fb      	ldr	r3, [r7, #28]
 8008a0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d002      	beq.n	8008a1e <f_mount+0x66>
 8008a18:	79fb      	ldrb	r3, [r7, #7]
 8008a1a:	2b01      	cmp	r3, #1
 8008a1c:	d001      	beq.n	8008a22 <f_mount+0x6a>
 8008a1e:	2300      	movs	r3, #0
 8008a20:	e00a      	b.n	8008a38 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8008a22:	f107 010c 	add.w	r1, r7, #12
 8008a26:	f107 0308 	add.w	r3, r7, #8
 8008a2a:	2200      	movs	r2, #0
 8008a2c:	4618      	mov	r0, r3
 8008a2e:	f7ff fd41 	bl	80084b4 <find_volume>
 8008a32:	4603      	mov	r3, r0
 8008a34:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8008a36:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a38:	4618      	mov	r0, r3
 8008a3a:	3720      	adds	r7, #32
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	bd80      	pop	{r7, pc}
 8008a40:	200134ec 	.word	0x200134ec

08008a44 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8008a44:	b580      	push	{r7, lr}
 8008a46:	b098      	sub	sp, #96	; 0x60
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	60f8      	str	r0, [r7, #12]
 8008a4c:	60b9      	str	r1, [r7, #8]
 8008a4e:	4613      	mov	r3, r2
 8008a50:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d101      	bne.n	8008a5c <f_open+0x18>
 8008a58:	2309      	movs	r3, #9
 8008a5a:	e1ad      	b.n	8008db8 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8008a5c:	79fb      	ldrb	r3, [r7, #7]
 8008a5e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008a62:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8008a64:	79fa      	ldrb	r2, [r7, #7]
 8008a66:	f107 0110 	add.w	r1, r7, #16
 8008a6a:	f107 0308 	add.w	r3, r7, #8
 8008a6e:	4618      	mov	r0, r3
 8008a70:	f7ff fd20 	bl	80084b4 <find_volume>
 8008a74:	4603      	mov	r3, r0
 8008a76:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8008a7a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	f040 8191 	bne.w	8008da6 <f_open+0x362>
		dj.obj.fs = fs;
 8008a84:	693b      	ldr	r3, [r7, #16]
 8008a86:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8008a88:	68ba      	ldr	r2, [r7, #8]
 8008a8a:	f107 0314 	add.w	r3, r7, #20
 8008a8e:	4611      	mov	r1, r2
 8008a90:	4618      	mov	r0, r3
 8008a92:	f7ff fc03 	bl	800829c <follow_path>
 8008a96:	4603      	mov	r3, r0
 8008a98:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8008a9c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d11a      	bne.n	8008ada <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8008aa4:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8008aa8:	b25b      	sxtb	r3, r3
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	da03      	bge.n	8008ab6 <f_open+0x72>
				res = FR_INVALID_NAME;
 8008aae:	2306      	movs	r3, #6
 8008ab0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008ab4:	e011      	b.n	8008ada <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008ab6:	79fb      	ldrb	r3, [r7, #7]
 8008ab8:	f023 0301 	bic.w	r3, r3, #1
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	bf14      	ite	ne
 8008ac0:	2301      	movne	r3, #1
 8008ac2:	2300      	moveq	r3, #0
 8008ac4:	b2db      	uxtb	r3, r3
 8008ac6:	461a      	mov	r2, r3
 8008ac8:	f107 0314 	add.w	r3, r7, #20
 8008acc:	4611      	mov	r1, r2
 8008ace:	4618      	mov	r0, r3
 8008ad0:	f7fe fbd2 	bl	8007278 <chk_lock>
 8008ad4:	4603      	mov	r3, r0
 8008ad6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8008ada:	79fb      	ldrb	r3, [r7, #7]
 8008adc:	f003 031c 	and.w	r3, r3, #28
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d07f      	beq.n	8008be4 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8008ae4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d017      	beq.n	8008b1c <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8008aec:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008af0:	2b04      	cmp	r3, #4
 8008af2:	d10e      	bne.n	8008b12 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8008af4:	f7fe fc1c 	bl	8007330 <enq_lock>
 8008af8:	4603      	mov	r3, r0
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d006      	beq.n	8008b0c <f_open+0xc8>
 8008afe:	f107 0314 	add.w	r3, r7, #20
 8008b02:	4618      	mov	r0, r3
 8008b04:	f7ff fb03 	bl	800810e <dir_register>
 8008b08:	4603      	mov	r3, r0
 8008b0a:	e000      	b.n	8008b0e <f_open+0xca>
 8008b0c:	2312      	movs	r3, #18
 8008b0e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8008b12:	79fb      	ldrb	r3, [r7, #7]
 8008b14:	f043 0308 	orr.w	r3, r3, #8
 8008b18:	71fb      	strb	r3, [r7, #7]
 8008b1a:	e010      	b.n	8008b3e <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8008b1c:	7ebb      	ldrb	r3, [r7, #26]
 8008b1e:	f003 0311 	and.w	r3, r3, #17
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d003      	beq.n	8008b2e <f_open+0xea>
					res = FR_DENIED;
 8008b26:	2307      	movs	r3, #7
 8008b28:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008b2c:	e007      	b.n	8008b3e <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8008b2e:	79fb      	ldrb	r3, [r7, #7]
 8008b30:	f003 0304 	and.w	r3, r3, #4
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d002      	beq.n	8008b3e <f_open+0xfa>
 8008b38:	2308      	movs	r3, #8
 8008b3a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8008b3e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d168      	bne.n	8008c18 <f_open+0x1d4>
 8008b46:	79fb      	ldrb	r3, [r7, #7]
 8008b48:	f003 0308 	and.w	r3, r3, #8
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d063      	beq.n	8008c18 <f_open+0x1d4>
				dw = GET_FATTIME();
 8008b50:	f7fd fcb6 	bl	80064c0 <get_fattime>
 8008b54:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8008b56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b58:	330e      	adds	r3, #14
 8008b5a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008b5c:	4618      	mov	r0, r3
 8008b5e:	f7fe fae1 	bl	8007124 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8008b62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b64:	3316      	adds	r3, #22
 8008b66:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008b68:	4618      	mov	r0, r3
 8008b6a:	f7fe fadb 	bl	8007124 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8008b6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b70:	330b      	adds	r3, #11
 8008b72:	2220      	movs	r2, #32
 8008b74:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8008b76:	693b      	ldr	r3, [r7, #16]
 8008b78:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008b7a:	4611      	mov	r1, r2
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	f7ff fa32 	bl	8007fe6 <ld_clust>
 8008b82:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8008b84:	693b      	ldr	r3, [r7, #16]
 8008b86:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008b88:	2200      	movs	r2, #0
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	f7ff fa4a 	bl	8008024 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8008b90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b92:	331c      	adds	r3, #28
 8008b94:	2100      	movs	r1, #0
 8008b96:	4618      	mov	r0, r3
 8008b98:	f7fe fac4 	bl	8007124 <st_dword>
					fs->wflag = 1;
 8008b9c:	693b      	ldr	r3, [r7, #16]
 8008b9e:	2201      	movs	r2, #1
 8008ba0:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8008ba2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d037      	beq.n	8008c18 <f_open+0x1d4>
						dw = fs->winsect;
 8008ba8:	693b      	ldr	r3, [r7, #16]
 8008baa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bac:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8008bae:	f107 0314 	add.w	r3, r7, #20
 8008bb2:	2200      	movs	r2, #0
 8008bb4:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	f7fe ff5d 	bl	8007a76 <remove_chain>
 8008bbc:	4603      	mov	r3, r0
 8008bbe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8008bc2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d126      	bne.n	8008c18 <f_open+0x1d4>
							res = move_window(fs, dw);
 8008bca:	693b      	ldr	r3, [r7, #16]
 8008bcc:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008bce:	4618      	mov	r0, r3
 8008bd0:	f7fe fd02 	bl	80075d8 <move_window>
 8008bd4:	4603      	mov	r3, r0
 8008bd6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8008bda:	693b      	ldr	r3, [r7, #16]
 8008bdc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008bde:	3a01      	subs	r2, #1
 8008be0:	60da      	str	r2, [r3, #12]
 8008be2:	e019      	b.n	8008c18 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8008be4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d115      	bne.n	8008c18 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8008bec:	7ebb      	ldrb	r3, [r7, #26]
 8008bee:	f003 0310 	and.w	r3, r3, #16
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d003      	beq.n	8008bfe <f_open+0x1ba>
					res = FR_NO_FILE;
 8008bf6:	2304      	movs	r3, #4
 8008bf8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008bfc:	e00c      	b.n	8008c18 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8008bfe:	79fb      	ldrb	r3, [r7, #7]
 8008c00:	f003 0302 	and.w	r3, r3, #2
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d007      	beq.n	8008c18 <f_open+0x1d4>
 8008c08:	7ebb      	ldrb	r3, [r7, #26]
 8008c0a:	f003 0301 	and.w	r3, r3, #1
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d002      	beq.n	8008c18 <f_open+0x1d4>
						res = FR_DENIED;
 8008c12:	2307      	movs	r3, #7
 8008c14:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8008c18:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d128      	bne.n	8008c72 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8008c20:	79fb      	ldrb	r3, [r7, #7]
 8008c22:	f003 0308 	and.w	r3, r3, #8
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d003      	beq.n	8008c32 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8008c2a:	79fb      	ldrb	r3, [r7, #7]
 8008c2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c30:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8008c32:	693b      	ldr	r3, [r7, #16]
 8008c34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8008c3a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008c40:	79fb      	ldrb	r3, [r7, #7]
 8008c42:	f023 0301 	bic.w	r3, r3, #1
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	bf14      	ite	ne
 8008c4a:	2301      	movne	r3, #1
 8008c4c:	2300      	moveq	r3, #0
 8008c4e:	b2db      	uxtb	r3, r3
 8008c50:	461a      	mov	r2, r3
 8008c52:	f107 0314 	add.w	r3, r7, #20
 8008c56:	4611      	mov	r1, r2
 8008c58:	4618      	mov	r0, r3
 8008c5a:	f7fe fb8b 	bl	8007374 <inc_lock>
 8008c5e:	4602      	mov	r2, r0
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	691b      	ldr	r3, [r3, #16]
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d102      	bne.n	8008c72 <f_open+0x22e>
 8008c6c:	2302      	movs	r3, #2
 8008c6e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8008c72:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	f040 8095 	bne.w	8008da6 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8008c7c:	693b      	ldr	r3, [r7, #16]
 8008c7e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008c80:	4611      	mov	r1, r2
 8008c82:	4618      	mov	r0, r3
 8008c84:	f7ff f9af 	bl	8007fe6 <ld_clust>
 8008c88:	4602      	mov	r2, r0
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8008c8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c90:	331c      	adds	r3, #28
 8008c92:	4618      	mov	r0, r3
 8008c94:	f7fe fa08 	bl	80070a8 <ld_dword>
 8008c98:	4602      	mov	r2, r0
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	2200      	movs	r2, #0
 8008ca2:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8008ca4:	693a      	ldr	r2, [r7, #16]
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8008caa:	693b      	ldr	r3, [r7, #16]
 8008cac:	88da      	ldrh	r2, [r3, #6]
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	79fa      	ldrb	r2, [r7, #7]
 8008cb6:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	2200      	movs	r2, #0
 8008cbc:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	2200      	movs	r2, #0
 8008cc2:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	2200      	movs	r2, #0
 8008cc8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	3330      	adds	r3, #48	; 0x30
 8008cce:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008cd2:	2100      	movs	r1, #0
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	f7fe fa72 	bl	80071be <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8008cda:	79fb      	ldrb	r3, [r7, #7]
 8008cdc:	f003 0320 	and.w	r3, r3, #32
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d060      	beq.n	8008da6 <f_open+0x362>
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	68db      	ldr	r3, [r3, #12]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d05c      	beq.n	8008da6 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	68da      	ldr	r2, [r3, #12]
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8008cf4:	693b      	ldr	r3, [r7, #16]
 8008cf6:	895b      	ldrh	r3, [r3, #10]
 8008cf8:	025b      	lsls	r3, r3, #9
 8008cfa:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	689b      	ldr	r3, [r3, #8]
 8008d00:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	68db      	ldr	r3, [r3, #12]
 8008d06:	657b      	str	r3, [r7, #84]	; 0x54
 8008d08:	e016      	b.n	8008d38 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008d0e:	4618      	mov	r0, r3
 8008d10:	f7fe fd1d 	bl	800774e <get_fat>
 8008d14:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8008d16:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008d18:	2b01      	cmp	r3, #1
 8008d1a:	d802      	bhi.n	8008d22 <f_open+0x2de>
 8008d1c:	2302      	movs	r3, #2
 8008d1e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8008d22:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008d24:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008d28:	d102      	bne.n	8008d30 <f_open+0x2ec>
 8008d2a:	2301      	movs	r3, #1
 8008d2c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8008d30:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008d32:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008d34:	1ad3      	subs	r3, r2, r3
 8008d36:	657b      	str	r3, [r7, #84]	; 0x54
 8008d38:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d103      	bne.n	8008d48 <f_open+0x304>
 8008d40:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008d42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008d44:	429a      	cmp	r2, r3
 8008d46:	d8e0      	bhi.n	8008d0a <f_open+0x2c6>
				}
				fp->clust = clst;
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008d4c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8008d4e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d127      	bne.n	8008da6 <f_open+0x362>
 8008d56:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008d58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d022      	beq.n	8008da6 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8008d60:	693b      	ldr	r3, [r7, #16]
 8008d62:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008d64:	4618      	mov	r0, r3
 8008d66:	f7fe fcd3 	bl	8007710 <clust2sect>
 8008d6a:	6478      	str	r0, [r7, #68]	; 0x44
 8008d6c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d103      	bne.n	8008d7a <f_open+0x336>
						res = FR_INT_ERR;
 8008d72:	2302      	movs	r3, #2
 8008d74:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008d78:	e015      	b.n	8008da6 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8008d7a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008d7c:	0a5a      	lsrs	r2, r3, #9
 8008d7e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008d80:	441a      	add	r2, r3
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8008d86:	693b      	ldr	r3, [r7, #16]
 8008d88:	7858      	ldrb	r0, [r3, #1]
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	6a1a      	ldr	r2, [r3, #32]
 8008d94:	2301      	movs	r3, #1
 8008d96:	f7fe f911 	bl	8006fbc <disk_read>
 8008d9a:	4603      	mov	r3, r0
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d002      	beq.n	8008da6 <f_open+0x362>
 8008da0:	2301      	movs	r3, #1
 8008da2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8008da6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d002      	beq.n	8008db4 <f_open+0x370>
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	2200      	movs	r2, #0
 8008db2:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8008db4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8008db8:	4618      	mov	r0, r3
 8008dba:	3760      	adds	r7, #96	; 0x60
 8008dbc:	46bd      	mov	sp, r7
 8008dbe:	bd80      	pop	{r7, pc}

08008dc0 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8008dc0:	b580      	push	{r7, lr}
 8008dc2:	b08e      	sub	sp, #56	; 0x38
 8008dc4:	af00      	add	r7, sp, #0
 8008dc6:	60f8      	str	r0, [r7, #12]
 8008dc8:	60b9      	str	r1, [r7, #8]
 8008dca:	607a      	str	r2, [r7, #4]
 8008dcc:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8008dce:	68bb      	ldr	r3, [r7, #8]
 8008dd0:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 8008dd2:	683b      	ldr	r3, [r7, #0]
 8008dd4:	2200      	movs	r2, #0
 8008dd6:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	f107 0214 	add.w	r2, r7, #20
 8008dde:	4611      	mov	r1, r2
 8008de0:	4618      	mov	r0, r3
 8008de2:	f7ff fdb3 	bl	800894c <validate>
 8008de6:	4603      	mov	r3, r0
 8008de8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8008dec:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d107      	bne.n	8008e04 <f_read+0x44>
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	7d5b      	ldrb	r3, [r3, #21]
 8008df8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8008dfc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d002      	beq.n	8008e0a <f_read+0x4a>
 8008e04:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008e08:	e115      	b.n	8009036 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	7d1b      	ldrb	r3, [r3, #20]
 8008e0e:	f003 0301 	and.w	r3, r3, #1
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d101      	bne.n	8008e1a <f_read+0x5a>
 8008e16:	2307      	movs	r3, #7
 8008e18:	e10d      	b.n	8009036 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	68da      	ldr	r2, [r3, #12]
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	699b      	ldr	r3, [r3, #24]
 8008e22:	1ad3      	subs	r3, r2, r3
 8008e24:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8008e26:	687a      	ldr	r2, [r7, #4]
 8008e28:	6a3b      	ldr	r3, [r7, #32]
 8008e2a:	429a      	cmp	r2, r3
 8008e2c:	f240 80fe 	bls.w	800902c <f_read+0x26c>
 8008e30:	6a3b      	ldr	r3, [r7, #32]
 8008e32:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8008e34:	e0fa      	b.n	800902c <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	699b      	ldr	r3, [r3, #24]
 8008e3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	f040 80c6 	bne.w	8008fd0 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	699b      	ldr	r3, [r3, #24]
 8008e48:	0a5b      	lsrs	r3, r3, #9
 8008e4a:	697a      	ldr	r2, [r7, #20]
 8008e4c:	8952      	ldrh	r2, [r2, #10]
 8008e4e:	3a01      	subs	r2, #1
 8008e50:	4013      	ands	r3, r2
 8008e52:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8008e54:	69fb      	ldr	r3, [r7, #28]
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d12f      	bne.n	8008eba <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	699b      	ldr	r3, [r3, #24]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d103      	bne.n	8008e6a <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	689b      	ldr	r3, [r3, #8]
 8008e66:	633b      	str	r3, [r7, #48]	; 0x30
 8008e68:	e013      	b.n	8008e92 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d007      	beq.n	8008e82 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	699b      	ldr	r3, [r3, #24]
 8008e76:	4619      	mov	r1, r3
 8008e78:	68f8      	ldr	r0, [r7, #12]
 8008e7a:	f7fe fef9 	bl	8007c70 <clmt_clust>
 8008e7e:	6338      	str	r0, [r7, #48]	; 0x30
 8008e80:	e007      	b.n	8008e92 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8008e82:	68fa      	ldr	r2, [r7, #12]
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	69db      	ldr	r3, [r3, #28]
 8008e88:	4619      	mov	r1, r3
 8008e8a:	4610      	mov	r0, r2
 8008e8c:	f7fe fc5f 	bl	800774e <get_fat>
 8008e90:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8008e92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e94:	2b01      	cmp	r3, #1
 8008e96:	d804      	bhi.n	8008ea2 <f_read+0xe2>
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	2202      	movs	r2, #2
 8008e9c:	755a      	strb	r2, [r3, #21]
 8008e9e:	2302      	movs	r3, #2
 8008ea0:	e0c9      	b.n	8009036 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8008ea2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ea4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008ea8:	d104      	bne.n	8008eb4 <f_read+0xf4>
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	2201      	movs	r2, #1
 8008eae:	755a      	strb	r2, [r3, #21]
 8008eb0:	2301      	movs	r3, #1
 8008eb2:	e0c0      	b.n	8009036 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008eb8:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8008eba:	697a      	ldr	r2, [r7, #20]
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	69db      	ldr	r3, [r3, #28]
 8008ec0:	4619      	mov	r1, r3
 8008ec2:	4610      	mov	r0, r2
 8008ec4:	f7fe fc24 	bl	8007710 <clust2sect>
 8008ec8:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8008eca:	69bb      	ldr	r3, [r7, #24]
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d104      	bne.n	8008eda <f_read+0x11a>
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	2202      	movs	r2, #2
 8008ed4:	755a      	strb	r2, [r3, #21]
 8008ed6:	2302      	movs	r3, #2
 8008ed8:	e0ad      	b.n	8009036 <f_read+0x276>
			sect += csect;
 8008eda:	69ba      	ldr	r2, [r7, #24]
 8008edc:	69fb      	ldr	r3, [r7, #28]
 8008ede:	4413      	add	r3, r2
 8008ee0:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	0a5b      	lsrs	r3, r3, #9
 8008ee6:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8008ee8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d039      	beq.n	8008f62 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8008eee:	69fa      	ldr	r2, [r7, #28]
 8008ef0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ef2:	4413      	add	r3, r2
 8008ef4:	697a      	ldr	r2, [r7, #20]
 8008ef6:	8952      	ldrh	r2, [r2, #10]
 8008ef8:	4293      	cmp	r3, r2
 8008efa:	d905      	bls.n	8008f08 <f_read+0x148>
					cc = fs->csize - csect;
 8008efc:	697b      	ldr	r3, [r7, #20]
 8008efe:	895b      	ldrh	r3, [r3, #10]
 8008f00:	461a      	mov	r2, r3
 8008f02:	69fb      	ldr	r3, [r7, #28]
 8008f04:	1ad3      	subs	r3, r2, r3
 8008f06:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008f08:	697b      	ldr	r3, [r7, #20]
 8008f0a:	7858      	ldrb	r0, [r3, #1]
 8008f0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f0e:	69ba      	ldr	r2, [r7, #24]
 8008f10:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008f12:	f7fe f853 	bl	8006fbc <disk_read>
 8008f16:	4603      	mov	r3, r0
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d004      	beq.n	8008f26 <f_read+0x166>
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	2201      	movs	r2, #1
 8008f20:	755a      	strb	r2, [r3, #21]
 8008f22:	2301      	movs	r3, #1
 8008f24:	e087      	b.n	8009036 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	7d1b      	ldrb	r3, [r3, #20]
 8008f2a:	b25b      	sxtb	r3, r3
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	da14      	bge.n	8008f5a <f_read+0x19a>
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	6a1a      	ldr	r2, [r3, #32]
 8008f34:	69bb      	ldr	r3, [r7, #24]
 8008f36:	1ad3      	subs	r3, r2, r3
 8008f38:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008f3a:	429a      	cmp	r2, r3
 8008f3c:	d90d      	bls.n	8008f5a <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	6a1a      	ldr	r2, [r3, #32]
 8008f42:	69bb      	ldr	r3, [r7, #24]
 8008f44:	1ad3      	subs	r3, r2, r3
 8008f46:	025b      	lsls	r3, r3, #9
 8008f48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f4a:	18d0      	adds	r0, r2, r3
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	3330      	adds	r3, #48	; 0x30
 8008f50:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008f54:	4619      	mov	r1, r3
 8008f56:	f7fe f911 	bl	800717c <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8008f5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f5c:	025b      	lsls	r3, r3, #9
 8008f5e:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8008f60:	e050      	b.n	8009004 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	6a1b      	ldr	r3, [r3, #32]
 8008f66:	69ba      	ldr	r2, [r7, #24]
 8008f68:	429a      	cmp	r2, r3
 8008f6a:	d02e      	beq.n	8008fca <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	7d1b      	ldrb	r3, [r3, #20]
 8008f70:	b25b      	sxtb	r3, r3
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	da18      	bge.n	8008fa8 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008f76:	697b      	ldr	r3, [r7, #20]
 8008f78:	7858      	ldrb	r0, [r3, #1]
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	6a1a      	ldr	r2, [r3, #32]
 8008f84:	2301      	movs	r3, #1
 8008f86:	f7fe f839 	bl	8006ffc <disk_write>
 8008f8a:	4603      	mov	r3, r0
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d004      	beq.n	8008f9a <f_read+0x1da>
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	2201      	movs	r2, #1
 8008f94:	755a      	strb	r2, [r3, #21]
 8008f96:	2301      	movs	r3, #1
 8008f98:	e04d      	b.n	8009036 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	7d1b      	ldrb	r3, [r3, #20]
 8008f9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008fa2:	b2da      	uxtb	r2, r3
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8008fa8:	697b      	ldr	r3, [r7, #20]
 8008faa:	7858      	ldrb	r0, [r3, #1]
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008fb2:	2301      	movs	r3, #1
 8008fb4:	69ba      	ldr	r2, [r7, #24]
 8008fb6:	f7fe f801 	bl	8006fbc <disk_read>
 8008fba:	4603      	mov	r3, r0
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d004      	beq.n	8008fca <f_read+0x20a>
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	2201      	movs	r2, #1
 8008fc4:	755a      	strb	r2, [r3, #21]
 8008fc6:	2301      	movs	r3, #1
 8008fc8:	e035      	b.n	8009036 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	69ba      	ldr	r2, [r7, #24]
 8008fce:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	699b      	ldr	r3, [r3, #24]
 8008fd4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008fd8:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8008fdc:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8008fde:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	429a      	cmp	r2, r3
 8008fe4:	d901      	bls.n	8008fea <f_read+0x22a>
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	699b      	ldr	r3, [r3, #24]
 8008ff4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ff8:	4413      	add	r3, r2
 8008ffa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008ffc:	4619      	mov	r1, r3
 8008ffe:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009000:	f7fe f8bc 	bl	800717c <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8009004:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009006:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009008:	4413      	add	r3, r2
 800900a:	627b      	str	r3, [r7, #36]	; 0x24
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	699a      	ldr	r2, [r3, #24]
 8009010:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009012:	441a      	add	r2, r3
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	619a      	str	r2, [r3, #24]
 8009018:	683b      	ldr	r3, [r7, #0]
 800901a:	681a      	ldr	r2, [r3, #0]
 800901c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800901e:	441a      	add	r2, r3
 8009020:	683b      	ldr	r3, [r7, #0]
 8009022:	601a      	str	r2, [r3, #0]
 8009024:	687a      	ldr	r2, [r7, #4]
 8009026:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009028:	1ad3      	subs	r3, r2, r3
 800902a:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	2b00      	cmp	r3, #0
 8009030:	f47f af01 	bne.w	8008e36 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8009034:	2300      	movs	r3, #0
}
 8009036:	4618      	mov	r0, r3
 8009038:	3738      	adds	r7, #56	; 0x38
 800903a:	46bd      	mov	sp, r7
 800903c:	bd80      	pop	{r7, pc}

0800903e <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800903e:	b580      	push	{r7, lr}
 8009040:	b086      	sub	sp, #24
 8009042:	af00      	add	r7, sp, #0
 8009044:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	f107 0208 	add.w	r2, r7, #8
 800904c:	4611      	mov	r1, r2
 800904e:	4618      	mov	r0, r3
 8009050:	f7ff fc7c 	bl	800894c <validate>
 8009054:	4603      	mov	r3, r0
 8009056:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009058:	7dfb      	ldrb	r3, [r7, #23]
 800905a:	2b00      	cmp	r3, #0
 800905c:	d168      	bne.n	8009130 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	7d1b      	ldrb	r3, [r3, #20]
 8009062:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009066:	2b00      	cmp	r3, #0
 8009068:	d062      	beq.n	8009130 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	7d1b      	ldrb	r3, [r3, #20]
 800906e:	b25b      	sxtb	r3, r3
 8009070:	2b00      	cmp	r3, #0
 8009072:	da15      	bge.n	80090a0 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8009074:	68bb      	ldr	r3, [r7, #8]
 8009076:	7858      	ldrb	r0, [r3, #1]
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	6a1a      	ldr	r2, [r3, #32]
 8009082:	2301      	movs	r3, #1
 8009084:	f7fd ffba 	bl	8006ffc <disk_write>
 8009088:	4603      	mov	r3, r0
 800908a:	2b00      	cmp	r3, #0
 800908c:	d001      	beq.n	8009092 <f_sync+0x54>
 800908e:	2301      	movs	r3, #1
 8009090:	e04f      	b.n	8009132 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	7d1b      	ldrb	r3, [r3, #20]
 8009096:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800909a:	b2da      	uxtb	r2, r3
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80090a0:	f7fd fa0e 	bl	80064c0 <get_fattime>
 80090a4:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80090a6:	68ba      	ldr	r2, [r7, #8]
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090ac:	4619      	mov	r1, r3
 80090ae:	4610      	mov	r0, r2
 80090b0:	f7fe fa92 	bl	80075d8 <move_window>
 80090b4:	4603      	mov	r3, r0
 80090b6:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80090b8:	7dfb      	ldrb	r3, [r7, #23]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d138      	bne.n	8009130 <f_sync+0xf2>
					dir = fp->dir_ptr;
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090c2:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	330b      	adds	r3, #11
 80090c8:	781a      	ldrb	r2, [r3, #0]
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	330b      	adds	r3, #11
 80090ce:	f042 0220 	orr.w	r2, r2, #32
 80090d2:	b2d2      	uxtb	r2, r2
 80090d4:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	6818      	ldr	r0, [r3, #0]
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	689b      	ldr	r3, [r3, #8]
 80090de:	461a      	mov	r2, r3
 80090e0:	68f9      	ldr	r1, [r7, #12]
 80090e2:	f7fe ff9f 	bl	8008024 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	f103 021c 	add.w	r2, r3, #28
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	68db      	ldr	r3, [r3, #12]
 80090f0:	4619      	mov	r1, r3
 80090f2:	4610      	mov	r0, r2
 80090f4:	f7fe f816 	bl	8007124 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	3316      	adds	r3, #22
 80090fc:	6939      	ldr	r1, [r7, #16]
 80090fe:	4618      	mov	r0, r3
 8009100:	f7fe f810 	bl	8007124 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	3312      	adds	r3, #18
 8009108:	2100      	movs	r1, #0
 800910a:	4618      	mov	r0, r3
 800910c:	f7fd ffef 	bl	80070ee <st_word>
					fs->wflag = 1;
 8009110:	68bb      	ldr	r3, [r7, #8]
 8009112:	2201      	movs	r2, #1
 8009114:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8009116:	68bb      	ldr	r3, [r7, #8]
 8009118:	4618      	mov	r0, r3
 800911a:	f7fe fa8b 	bl	8007634 <sync_fs>
 800911e:	4603      	mov	r3, r0
 8009120:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	7d1b      	ldrb	r3, [r3, #20]
 8009126:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800912a:	b2da      	uxtb	r2, r3
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8009130:	7dfb      	ldrb	r3, [r7, #23]
}
 8009132:	4618      	mov	r0, r3
 8009134:	3718      	adds	r7, #24
 8009136:	46bd      	mov	sp, r7
 8009138:	bd80      	pop	{r7, pc}

0800913a <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800913a:	b580      	push	{r7, lr}
 800913c:	b084      	sub	sp, #16
 800913e:	af00      	add	r7, sp, #0
 8009140:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8009142:	6878      	ldr	r0, [r7, #4]
 8009144:	f7ff ff7b 	bl	800903e <f_sync>
 8009148:	4603      	mov	r3, r0
 800914a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800914c:	7bfb      	ldrb	r3, [r7, #15]
 800914e:	2b00      	cmp	r3, #0
 8009150:	d118      	bne.n	8009184 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	f107 0208 	add.w	r2, r7, #8
 8009158:	4611      	mov	r1, r2
 800915a:	4618      	mov	r0, r3
 800915c:	f7ff fbf6 	bl	800894c <validate>
 8009160:	4603      	mov	r3, r0
 8009162:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8009164:	7bfb      	ldrb	r3, [r7, #15]
 8009166:	2b00      	cmp	r3, #0
 8009168:	d10c      	bne.n	8009184 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	691b      	ldr	r3, [r3, #16]
 800916e:	4618      	mov	r0, r3
 8009170:	f7fe f98e 	bl	8007490 <dec_lock>
 8009174:	4603      	mov	r3, r0
 8009176:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8009178:	7bfb      	ldrb	r3, [r7, #15]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d102      	bne.n	8009184 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	2200      	movs	r2, #0
 8009182:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8009184:	7bfb      	ldrb	r3, [r7, #15]
}
 8009186:	4618      	mov	r0, r3
 8009188:	3710      	adds	r7, #16
 800918a:	46bd      	mov	sp, r7
 800918c:	bd80      	pop	{r7, pc}
	...

08009190 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009190:	b480      	push	{r7}
 8009192:	b087      	sub	sp, #28
 8009194:	af00      	add	r7, sp, #0
 8009196:	60f8      	str	r0, [r7, #12]
 8009198:	60b9      	str	r1, [r7, #8]
 800919a:	4613      	mov	r3, r2
 800919c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800919e:	2301      	movs	r3, #1
 80091a0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80091a2:	2300      	movs	r3, #0
 80091a4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80091a6:	4b1f      	ldr	r3, [pc, #124]	; (8009224 <FATFS_LinkDriverEx+0x94>)
 80091a8:	7a5b      	ldrb	r3, [r3, #9]
 80091aa:	b2db      	uxtb	r3, r3
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d131      	bne.n	8009214 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80091b0:	4b1c      	ldr	r3, [pc, #112]	; (8009224 <FATFS_LinkDriverEx+0x94>)
 80091b2:	7a5b      	ldrb	r3, [r3, #9]
 80091b4:	b2db      	uxtb	r3, r3
 80091b6:	461a      	mov	r2, r3
 80091b8:	4b1a      	ldr	r3, [pc, #104]	; (8009224 <FATFS_LinkDriverEx+0x94>)
 80091ba:	2100      	movs	r1, #0
 80091bc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80091be:	4b19      	ldr	r3, [pc, #100]	; (8009224 <FATFS_LinkDriverEx+0x94>)
 80091c0:	7a5b      	ldrb	r3, [r3, #9]
 80091c2:	b2db      	uxtb	r3, r3
 80091c4:	4a17      	ldr	r2, [pc, #92]	; (8009224 <FATFS_LinkDriverEx+0x94>)
 80091c6:	009b      	lsls	r3, r3, #2
 80091c8:	4413      	add	r3, r2
 80091ca:	68fa      	ldr	r2, [r7, #12]
 80091cc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80091ce:	4b15      	ldr	r3, [pc, #84]	; (8009224 <FATFS_LinkDriverEx+0x94>)
 80091d0:	7a5b      	ldrb	r3, [r3, #9]
 80091d2:	b2db      	uxtb	r3, r3
 80091d4:	461a      	mov	r2, r3
 80091d6:	4b13      	ldr	r3, [pc, #76]	; (8009224 <FATFS_LinkDriverEx+0x94>)
 80091d8:	4413      	add	r3, r2
 80091da:	79fa      	ldrb	r2, [r7, #7]
 80091dc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80091de:	4b11      	ldr	r3, [pc, #68]	; (8009224 <FATFS_LinkDriverEx+0x94>)
 80091e0:	7a5b      	ldrb	r3, [r3, #9]
 80091e2:	b2db      	uxtb	r3, r3
 80091e4:	1c5a      	adds	r2, r3, #1
 80091e6:	b2d1      	uxtb	r1, r2
 80091e8:	4a0e      	ldr	r2, [pc, #56]	; (8009224 <FATFS_LinkDriverEx+0x94>)
 80091ea:	7251      	strb	r1, [r2, #9]
 80091ec:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80091ee:	7dbb      	ldrb	r3, [r7, #22]
 80091f0:	3330      	adds	r3, #48	; 0x30
 80091f2:	b2da      	uxtb	r2, r3
 80091f4:	68bb      	ldr	r3, [r7, #8]
 80091f6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80091f8:	68bb      	ldr	r3, [r7, #8]
 80091fa:	3301      	adds	r3, #1
 80091fc:	223a      	movs	r2, #58	; 0x3a
 80091fe:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8009200:	68bb      	ldr	r3, [r7, #8]
 8009202:	3302      	adds	r3, #2
 8009204:	222f      	movs	r2, #47	; 0x2f
 8009206:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8009208:	68bb      	ldr	r3, [r7, #8]
 800920a:	3303      	adds	r3, #3
 800920c:	2200      	movs	r2, #0
 800920e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8009210:	2300      	movs	r3, #0
 8009212:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8009214:	7dfb      	ldrb	r3, [r7, #23]
}
 8009216:	4618      	mov	r0, r3
 8009218:	371c      	adds	r7, #28
 800921a:	46bd      	mov	sp, r7
 800921c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009220:	4770      	bx	lr
 8009222:	bf00      	nop
 8009224:	20013514 	.word	0x20013514

08009228 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8009228:	b580      	push	{r7, lr}
 800922a:	b082      	sub	sp, #8
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]
 8009230:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8009232:	2200      	movs	r2, #0
 8009234:	6839      	ldr	r1, [r7, #0]
 8009236:	6878      	ldr	r0, [r7, #4]
 8009238:	f7ff ffaa 	bl	8009190 <FATFS_LinkDriverEx>
 800923c:	4603      	mov	r3, r0
}
 800923e:	4618      	mov	r0, r3
 8009240:	3708      	adds	r7, #8
 8009242:	46bd      	mov	sp, r7
 8009244:	bd80      	pop	{r7, pc}
	...

08009248 <__errno>:
 8009248:	4b01      	ldr	r3, [pc, #4]	; (8009250 <__errno+0x8>)
 800924a:	6818      	ldr	r0, [r3, #0]
 800924c:	4770      	bx	lr
 800924e:	bf00      	nop
 8009250:	20000024 	.word	0x20000024

08009254 <__libc_init_array>:
 8009254:	b570      	push	{r4, r5, r6, lr}
 8009256:	4d0d      	ldr	r5, [pc, #52]	; (800928c <__libc_init_array+0x38>)
 8009258:	4c0d      	ldr	r4, [pc, #52]	; (8009290 <__libc_init_array+0x3c>)
 800925a:	1b64      	subs	r4, r4, r5
 800925c:	10a4      	asrs	r4, r4, #2
 800925e:	2600      	movs	r6, #0
 8009260:	42a6      	cmp	r6, r4
 8009262:	d109      	bne.n	8009278 <__libc_init_array+0x24>
 8009264:	4d0b      	ldr	r5, [pc, #44]	; (8009294 <__libc_init_array+0x40>)
 8009266:	4c0c      	ldr	r4, [pc, #48]	; (8009298 <__libc_init_array+0x44>)
 8009268:	f001 f832 	bl	800a2d0 <_init>
 800926c:	1b64      	subs	r4, r4, r5
 800926e:	10a4      	asrs	r4, r4, #2
 8009270:	2600      	movs	r6, #0
 8009272:	42a6      	cmp	r6, r4
 8009274:	d105      	bne.n	8009282 <__libc_init_array+0x2e>
 8009276:	bd70      	pop	{r4, r5, r6, pc}
 8009278:	f855 3b04 	ldr.w	r3, [r5], #4
 800927c:	4798      	blx	r3
 800927e:	3601      	adds	r6, #1
 8009280:	e7ee      	b.n	8009260 <__libc_init_array+0xc>
 8009282:	f855 3b04 	ldr.w	r3, [r5], #4
 8009286:	4798      	blx	r3
 8009288:	3601      	adds	r6, #1
 800928a:	e7f2      	b.n	8009272 <__libc_init_array+0x1e>
 800928c:	0800a6f4 	.word	0x0800a6f4
 8009290:	0800a6f4 	.word	0x0800a6f4
 8009294:	0800a6f4 	.word	0x0800a6f4
 8009298:	0800a6f8 	.word	0x0800a6f8

0800929c <memcpy>:
 800929c:	440a      	add	r2, r1
 800929e:	4291      	cmp	r1, r2
 80092a0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80092a4:	d100      	bne.n	80092a8 <memcpy+0xc>
 80092a6:	4770      	bx	lr
 80092a8:	b510      	push	{r4, lr}
 80092aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80092ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 80092b2:	4291      	cmp	r1, r2
 80092b4:	d1f9      	bne.n	80092aa <memcpy+0xe>
 80092b6:	bd10      	pop	{r4, pc}

080092b8 <memset>:
 80092b8:	4402      	add	r2, r0
 80092ba:	4603      	mov	r3, r0
 80092bc:	4293      	cmp	r3, r2
 80092be:	d100      	bne.n	80092c2 <memset+0xa>
 80092c0:	4770      	bx	lr
 80092c2:	f803 1b01 	strb.w	r1, [r3], #1
 80092c6:	e7f9      	b.n	80092bc <memset+0x4>

080092c8 <iprintf>:
 80092c8:	b40f      	push	{r0, r1, r2, r3}
 80092ca:	4b0a      	ldr	r3, [pc, #40]	; (80092f4 <iprintf+0x2c>)
 80092cc:	b513      	push	{r0, r1, r4, lr}
 80092ce:	681c      	ldr	r4, [r3, #0]
 80092d0:	b124      	cbz	r4, 80092dc <iprintf+0x14>
 80092d2:	69a3      	ldr	r3, [r4, #24]
 80092d4:	b913      	cbnz	r3, 80092dc <iprintf+0x14>
 80092d6:	4620      	mov	r0, r4
 80092d8:	f000 fa5e 	bl	8009798 <__sinit>
 80092dc:	ab05      	add	r3, sp, #20
 80092de:	9a04      	ldr	r2, [sp, #16]
 80092e0:	68a1      	ldr	r1, [r4, #8]
 80092e2:	9301      	str	r3, [sp, #4]
 80092e4:	4620      	mov	r0, r4
 80092e6:	f000 fc67 	bl	8009bb8 <_vfiprintf_r>
 80092ea:	b002      	add	sp, #8
 80092ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80092f0:	b004      	add	sp, #16
 80092f2:	4770      	bx	lr
 80092f4:	20000024 	.word	0x20000024

080092f8 <_puts_r>:
 80092f8:	b570      	push	{r4, r5, r6, lr}
 80092fa:	460e      	mov	r6, r1
 80092fc:	4605      	mov	r5, r0
 80092fe:	b118      	cbz	r0, 8009308 <_puts_r+0x10>
 8009300:	6983      	ldr	r3, [r0, #24]
 8009302:	b90b      	cbnz	r3, 8009308 <_puts_r+0x10>
 8009304:	f000 fa48 	bl	8009798 <__sinit>
 8009308:	69ab      	ldr	r3, [r5, #24]
 800930a:	68ac      	ldr	r4, [r5, #8]
 800930c:	b913      	cbnz	r3, 8009314 <_puts_r+0x1c>
 800930e:	4628      	mov	r0, r5
 8009310:	f000 fa42 	bl	8009798 <__sinit>
 8009314:	4b2c      	ldr	r3, [pc, #176]	; (80093c8 <_puts_r+0xd0>)
 8009316:	429c      	cmp	r4, r3
 8009318:	d120      	bne.n	800935c <_puts_r+0x64>
 800931a:	686c      	ldr	r4, [r5, #4]
 800931c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800931e:	07db      	lsls	r3, r3, #31
 8009320:	d405      	bmi.n	800932e <_puts_r+0x36>
 8009322:	89a3      	ldrh	r3, [r4, #12]
 8009324:	0598      	lsls	r0, r3, #22
 8009326:	d402      	bmi.n	800932e <_puts_r+0x36>
 8009328:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800932a:	f000 fad3 	bl	80098d4 <__retarget_lock_acquire_recursive>
 800932e:	89a3      	ldrh	r3, [r4, #12]
 8009330:	0719      	lsls	r1, r3, #28
 8009332:	d51d      	bpl.n	8009370 <_puts_r+0x78>
 8009334:	6923      	ldr	r3, [r4, #16]
 8009336:	b1db      	cbz	r3, 8009370 <_puts_r+0x78>
 8009338:	3e01      	subs	r6, #1
 800933a:	68a3      	ldr	r3, [r4, #8]
 800933c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009340:	3b01      	subs	r3, #1
 8009342:	60a3      	str	r3, [r4, #8]
 8009344:	bb39      	cbnz	r1, 8009396 <_puts_r+0x9e>
 8009346:	2b00      	cmp	r3, #0
 8009348:	da38      	bge.n	80093bc <_puts_r+0xc4>
 800934a:	4622      	mov	r2, r4
 800934c:	210a      	movs	r1, #10
 800934e:	4628      	mov	r0, r5
 8009350:	f000 f848 	bl	80093e4 <__swbuf_r>
 8009354:	3001      	adds	r0, #1
 8009356:	d011      	beq.n	800937c <_puts_r+0x84>
 8009358:	250a      	movs	r5, #10
 800935a:	e011      	b.n	8009380 <_puts_r+0x88>
 800935c:	4b1b      	ldr	r3, [pc, #108]	; (80093cc <_puts_r+0xd4>)
 800935e:	429c      	cmp	r4, r3
 8009360:	d101      	bne.n	8009366 <_puts_r+0x6e>
 8009362:	68ac      	ldr	r4, [r5, #8]
 8009364:	e7da      	b.n	800931c <_puts_r+0x24>
 8009366:	4b1a      	ldr	r3, [pc, #104]	; (80093d0 <_puts_r+0xd8>)
 8009368:	429c      	cmp	r4, r3
 800936a:	bf08      	it	eq
 800936c:	68ec      	ldreq	r4, [r5, #12]
 800936e:	e7d5      	b.n	800931c <_puts_r+0x24>
 8009370:	4621      	mov	r1, r4
 8009372:	4628      	mov	r0, r5
 8009374:	f000 f888 	bl	8009488 <__swsetup_r>
 8009378:	2800      	cmp	r0, #0
 800937a:	d0dd      	beq.n	8009338 <_puts_r+0x40>
 800937c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8009380:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009382:	07da      	lsls	r2, r3, #31
 8009384:	d405      	bmi.n	8009392 <_puts_r+0x9a>
 8009386:	89a3      	ldrh	r3, [r4, #12]
 8009388:	059b      	lsls	r3, r3, #22
 800938a:	d402      	bmi.n	8009392 <_puts_r+0x9a>
 800938c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800938e:	f000 faa2 	bl	80098d6 <__retarget_lock_release_recursive>
 8009392:	4628      	mov	r0, r5
 8009394:	bd70      	pop	{r4, r5, r6, pc}
 8009396:	2b00      	cmp	r3, #0
 8009398:	da04      	bge.n	80093a4 <_puts_r+0xac>
 800939a:	69a2      	ldr	r2, [r4, #24]
 800939c:	429a      	cmp	r2, r3
 800939e:	dc06      	bgt.n	80093ae <_puts_r+0xb6>
 80093a0:	290a      	cmp	r1, #10
 80093a2:	d004      	beq.n	80093ae <_puts_r+0xb6>
 80093a4:	6823      	ldr	r3, [r4, #0]
 80093a6:	1c5a      	adds	r2, r3, #1
 80093a8:	6022      	str	r2, [r4, #0]
 80093aa:	7019      	strb	r1, [r3, #0]
 80093ac:	e7c5      	b.n	800933a <_puts_r+0x42>
 80093ae:	4622      	mov	r2, r4
 80093b0:	4628      	mov	r0, r5
 80093b2:	f000 f817 	bl	80093e4 <__swbuf_r>
 80093b6:	3001      	adds	r0, #1
 80093b8:	d1bf      	bne.n	800933a <_puts_r+0x42>
 80093ba:	e7df      	b.n	800937c <_puts_r+0x84>
 80093bc:	6823      	ldr	r3, [r4, #0]
 80093be:	250a      	movs	r5, #10
 80093c0:	1c5a      	adds	r2, r3, #1
 80093c2:	6022      	str	r2, [r4, #0]
 80093c4:	701d      	strb	r5, [r3, #0]
 80093c6:	e7db      	b.n	8009380 <_puts_r+0x88>
 80093c8:	0800a678 	.word	0x0800a678
 80093cc:	0800a698 	.word	0x0800a698
 80093d0:	0800a658 	.word	0x0800a658

080093d4 <puts>:
 80093d4:	4b02      	ldr	r3, [pc, #8]	; (80093e0 <puts+0xc>)
 80093d6:	4601      	mov	r1, r0
 80093d8:	6818      	ldr	r0, [r3, #0]
 80093da:	f7ff bf8d 	b.w	80092f8 <_puts_r>
 80093de:	bf00      	nop
 80093e0:	20000024 	.word	0x20000024

080093e4 <__swbuf_r>:
 80093e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093e6:	460e      	mov	r6, r1
 80093e8:	4614      	mov	r4, r2
 80093ea:	4605      	mov	r5, r0
 80093ec:	b118      	cbz	r0, 80093f6 <__swbuf_r+0x12>
 80093ee:	6983      	ldr	r3, [r0, #24]
 80093f0:	b90b      	cbnz	r3, 80093f6 <__swbuf_r+0x12>
 80093f2:	f000 f9d1 	bl	8009798 <__sinit>
 80093f6:	4b21      	ldr	r3, [pc, #132]	; (800947c <__swbuf_r+0x98>)
 80093f8:	429c      	cmp	r4, r3
 80093fa:	d12b      	bne.n	8009454 <__swbuf_r+0x70>
 80093fc:	686c      	ldr	r4, [r5, #4]
 80093fe:	69a3      	ldr	r3, [r4, #24]
 8009400:	60a3      	str	r3, [r4, #8]
 8009402:	89a3      	ldrh	r3, [r4, #12]
 8009404:	071a      	lsls	r2, r3, #28
 8009406:	d52f      	bpl.n	8009468 <__swbuf_r+0x84>
 8009408:	6923      	ldr	r3, [r4, #16]
 800940a:	b36b      	cbz	r3, 8009468 <__swbuf_r+0x84>
 800940c:	6923      	ldr	r3, [r4, #16]
 800940e:	6820      	ldr	r0, [r4, #0]
 8009410:	1ac0      	subs	r0, r0, r3
 8009412:	6963      	ldr	r3, [r4, #20]
 8009414:	b2f6      	uxtb	r6, r6
 8009416:	4283      	cmp	r3, r0
 8009418:	4637      	mov	r7, r6
 800941a:	dc04      	bgt.n	8009426 <__swbuf_r+0x42>
 800941c:	4621      	mov	r1, r4
 800941e:	4628      	mov	r0, r5
 8009420:	f000 f926 	bl	8009670 <_fflush_r>
 8009424:	bb30      	cbnz	r0, 8009474 <__swbuf_r+0x90>
 8009426:	68a3      	ldr	r3, [r4, #8]
 8009428:	3b01      	subs	r3, #1
 800942a:	60a3      	str	r3, [r4, #8]
 800942c:	6823      	ldr	r3, [r4, #0]
 800942e:	1c5a      	adds	r2, r3, #1
 8009430:	6022      	str	r2, [r4, #0]
 8009432:	701e      	strb	r6, [r3, #0]
 8009434:	6963      	ldr	r3, [r4, #20]
 8009436:	3001      	adds	r0, #1
 8009438:	4283      	cmp	r3, r0
 800943a:	d004      	beq.n	8009446 <__swbuf_r+0x62>
 800943c:	89a3      	ldrh	r3, [r4, #12]
 800943e:	07db      	lsls	r3, r3, #31
 8009440:	d506      	bpl.n	8009450 <__swbuf_r+0x6c>
 8009442:	2e0a      	cmp	r6, #10
 8009444:	d104      	bne.n	8009450 <__swbuf_r+0x6c>
 8009446:	4621      	mov	r1, r4
 8009448:	4628      	mov	r0, r5
 800944a:	f000 f911 	bl	8009670 <_fflush_r>
 800944e:	b988      	cbnz	r0, 8009474 <__swbuf_r+0x90>
 8009450:	4638      	mov	r0, r7
 8009452:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009454:	4b0a      	ldr	r3, [pc, #40]	; (8009480 <__swbuf_r+0x9c>)
 8009456:	429c      	cmp	r4, r3
 8009458:	d101      	bne.n	800945e <__swbuf_r+0x7a>
 800945a:	68ac      	ldr	r4, [r5, #8]
 800945c:	e7cf      	b.n	80093fe <__swbuf_r+0x1a>
 800945e:	4b09      	ldr	r3, [pc, #36]	; (8009484 <__swbuf_r+0xa0>)
 8009460:	429c      	cmp	r4, r3
 8009462:	bf08      	it	eq
 8009464:	68ec      	ldreq	r4, [r5, #12]
 8009466:	e7ca      	b.n	80093fe <__swbuf_r+0x1a>
 8009468:	4621      	mov	r1, r4
 800946a:	4628      	mov	r0, r5
 800946c:	f000 f80c 	bl	8009488 <__swsetup_r>
 8009470:	2800      	cmp	r0, #0
 8009472:	d0cb      	beq.n	800940c <__swbuf_r+0x28>
 8009474:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8009478:	e7ea      	b.n	8009450 <__swbuf_r+0x6c>
 800947a:	bf00      	nop
 800947c:	0800a678 	.word	0x0800a678
 8009480:	0800a698 	.word	0x0800a698
 8009484:	0800a658 	.word	0x0800a658

08009488 <__swsetup_r>:
 8009488:	4b32      	ldr	r3, [pc, #200]	; (8009554 <__swsetup_r+0xcc>)
 800948a:	b570      	push	{r4, r5, r6, lr}
 800948c:	681d      	ldr	r5, [r3, #0]
 800948e:	4606      	mov	r6, r0
 8009490:	460c      	mov	r4, r1
 8009492:	b125      	cbz	r5, 800949e <__swsetup_r+0x16>
 8009494:	69ab      	ldr	r3, [r5, #24]
 8009496:	b913      	cbnz	r3, 800949e <__swsetup_r+0x16>
 8009498:	4628      	mov	r0, r5
 800949a:	f000 f97d 	bl	8009798 <__sinit>
 800949e:	4b2e      	ldr	r3, [pc, #184]	; (8009558 <__swsetup_r+0xd0>)
 80094a0:	429c      	cmp	r4, r3
 80094a2:	d10f      	bne.n	80094c4 <__swsetup_r+0x3c>
 80094a4:	686c      	ldr	r4, [r5, #4]
 80094a6:	89a3      	ldrh	r3, [r4, #12]
 80094a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80094ac:	0719      	lsls	r1, r3, #28
 80094ae:	d42c      	bmi.n	800950a <__swsetup_r+0x82>
 80094b0:	06dd      	lsls	r5, r3, #27
 80094b2:	d411      	bmi.n	80094d8 <__swsetup_r+0x50>
 80094b4:	2309      	movs	r3, #9
 80094b6:	6033      	str	r3, [r6, #0]
 80094b8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80094bc:	81a3      	strh	r3, [r4, #12]
 80094be:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80094c2:	e03e      	b.n	8009542 <__swsetup_r+0xba>
 80094c4:	4b25      	ldr	r3, [pc, #148]	; (800955c <__swsetup_r+0xd4>)
 80094c6:	429c      	cmp	r4, r3
 80094c8:	d101      	bne.n	80094ce <__swsetup_r+0x46>
 80094ca:	68ac      	ldr	r4, [r5, #8]
 80094cc:	e7eb      	b.n	80094a6 <__swsetup_r+0x1e>
 80094ce:	4b24      	ldr	r3, [pc, #144]	; (8009560 <__swsetup_r+0xd8>)
 80094d0:	429c      	cmp	r4, r3
 80094d2:	bf08      	it	eq
 80094d4:	68ec      	ldreq	r4, [r5, #12]
 80094d6:	e7e6      	b.n	80094a6 <__swsetup_r+0x1e>
 80094d8:	0758      	lsls	r0, r3, #29
 80094da:	d512      	bpl.n	8009502 <__swsetup_r+0x7a>
 80094dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80094de:	b141      	cbz	r1, 80094f2 <__swsetup_r+0x6a>
 80094e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80094e4:	4299      	cmp	r1, r3
 80094e6:	d002      	beq.n	80094ee <__swsetup_r+0x66>
 80094e8:	4630      	mov	r0, r6
 80094ea:	f000 fa5b 	bl	80099a4 <_free_r>
 80094ee:	2300      	movs	r3, #0
 80094f0:	6363      	str	r3, [r4, #52]	; 0x34
 80094f2:	89a3      	ldrh	r3, [r4, #12]
 80094f4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80094f8:	81a3      	strh	r3, [r4, #12]
 80094fa:	2300      	movs	r3, #0
 80094fc:	6063      	str	r3, [r4, #4]
 80094fe:	6923      	ldr	r3, [r4, #16]
 8009500:	6023      	str	r3, [r4, #0]
 8009502:	89a3      	ldrh	r3, [r4, #12]
 8009504:	f043 0308 	orr.w	r3, r3, #8
 8009508:	81a3      	strh	r3, [r4, #12]
 800950a:	6923      	ldr	r3, [r4, #16]
 800950c:	b94b      	cbnz	r3, 8009522 <__swsetup_r+0x9a>
 800950e:	89a3      	ldrh	r3, [r4, #12]
 8009510:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009514:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009518:	d003      	beq.n	8009522 <__swsetup_r+0x9a>
 800951a:	4621      	mov	r1, r4
 800951c:	4630      	mov	r0, r6
 800951e:	f000 fa01 	bl	8009924 <__smakebuf_r>
 8009522:	89a0      	ldrh	r0, [r4, #12]
 8009524:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009528:	f010 0301 	ands.w	r3, r0, #1
 800952c:	d00a      	beq.n	8009544 <__swsetup_r+0xbc>
 800952e:	2300      	movs	r3, #0
 8009530:	60a3      	str	r3, [r4, #8]
 8009532:	6963      	ldr	r3, [r4, #20]
 8009534:	425b      	negs	r3, r3
 8009536:	61a3      	str	r3, [r4, #24]
 8009538:	6923      	ldr	r3, [r4, #16]
 800953a:	b943      	cbnz	r3, 800954e <__swsetup_r+0xc6>
 800953c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009540:	d1ba      	bne.n	80094b8 <__swsetup_r+0x30>
 8009542:	bd70      	pop	{r4, r5, r6, pc}
 8009544:	0781      	lsls	r1, r0, #30
 8009546:	bf58      	it	pl
 8009548:	6963      	ldrpl	r3, [r4, #20]
 800954a:	60a3      	str	r3, [r4, #8]
 800954c:	e7f4      	b.n	8009538 <__swsetup_r+0xb0>
 800954e:	2000      	movs	r0, #0
 8009550:	e7f7      	b.n	8009542 <__swsetup_r+0xba>
 8009552:	bf00      	nop
 8009554:	20000024 	.word	0x20000024
 8009558:	0800a678 	.word	0x0800a678
 800955c:	0800a698 	.word	0x0800a698
 8009560:	0800a658 	.word	0x0800a658

08009564 <__sflush_r>:
 8009564:	898a      	ldrh	r2, [r1, #12]
 8009566:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800956a:	4605      	mov	r5, r0
 800956c:	0710      	lsls	r0, r2, #28
 800956e:	460c      	mov	r4, r1
 8009570:	d458      	bmi.n	8009624 <__sflush_r+0xc0>
 8009572:	684b      	ldr	r3, [r1, #4]
 8009574:	2b00      	cmp	r3, #0
 8009576:	dc05      	bgt.n	8009584 <__sflush_r+0x20>
 8009578:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800957a:	2b00      	cmp	r3, #0
 800957c:	dc02      	bgt.n	8009584 <__sflush_r+0x20>
 800957e:	2000      	movs	r0, #0
 8009580:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009584:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009586:	2e00      	cmp	r6, #0
 8009588:	d0f9      	beq.n	800957e <__sflush_r+0x1a>
 800958a:	2300      	movs	r3, #0
 800958c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009590:	682f      	ldr	r7, [r5, #0]
 8009592:	602b      	str	r3, [r5, #0]
 8009594:	d032      	beq.n	80095fc <__sflush_r+0x98>
 8009596:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009598:	89a3      	ldrh	r3, [r4, #12]
 800959a:	075a      	lsls	r2, r3, #29
 800959c:	d505      	bpl.n	80095aa <__sflush_r+0x46>
 800959e:	6863      	ldr	r3, [r4, #4]
 80095a0:	1ac0      	subs	r0, r0, r3
 80095a2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80095a4:	b10b      	cbz	r3, 80095aa <__sflush_r+0x46>
 80095a6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80095a8:	1ac0      	subs	r0, r0, r3
 80095aa:	2300      	movs	r3, #0
 80095ac:	4602      	mov	r2, r0
 80095ae:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80095b0:	6a21      	ldr	r1, [r4, #32]
 80095b2:	4628      	mov	r0, r5
 80095b4:	47b0      	blx	r6
 80095b6:	1c43      	adds	r3, r0, #1
 80095b8:	89a3      	ldrh	r3, [r4, #12]
 80095ba:	d106      	bne.n	80095ca <__sflush_r+0x66>
 80095bc:	6829      	ldr	r1, [r5, #0]
 80095be:	291d      	cmp	r1, #29
 80095c0:	d82c      	bhi.n	800961c <__sflush_r+0xb8>
 80095c2:	4a2a      	ldr	r2, [pc, #168]	; (800966c <__sflush_r+0x108>)
 80095c4:	40ca      	lsrs	r2, r1
 80095c6:	07d6      	lsls	r6, r2, #31
 80095c8:	d528      	bpl.n	800961c <__sflush_r+0xb8>
 80095ca:	2200      	movs	r2, #0
 80095cc:	6062      	str	r2, [r4, #4]
 80095ce:	04d9      	lsls	r1, r3, #19
 80095d0:	6922      	ldr	r2, [r4, #16]
 80095d2:	6022      	str	r2, [r4, #0]
 80095d4:	d504      	bpl.n	80095e0 <__sflush_r+0x7c>
 80095d6:	1c42      	adds	r2, r0, #1
 80095d8:	d101      	bne.n	80095de <__sflush_r+0x7a>
 80095da:	682b      	ldr	r3, [r5, #0]
 80095dc:	b903      	cbnz	r3, 80095e0 <__sflush_r+0x7c>
 80095de:	6560      	str	r0, [r4, #84]	; 0x54
 80095e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80095e2:	602f      	str	r7, [r5, #0]
 80095e4:	2900      	cmp	r1, #0
 80095e6:	d0ca      	beq.n	800957e <__sflush_r+0x1a>
 80095e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80095ec:	4299      	cmp	r1, r3
 80095ee:	d002      	beq.n	80095f6 <__sflush_r+0x92>
 80095f0:	4628      	mov	r0, r5
 80095f2:	f000 f9d7 	bl	80099a4 <_free_r>
 80095f6:	2000      	movs	r0, #0
 80095f8:	6360      	str	r0, [r4, #52]	; 0x34
 80095fa:	e7c1      	b.n	8009580 <__sflush_r+0x1c>
 80095fc:	6a21      	ldr	r1, [r4, #32]
 80095fe:	2301      	movs	r3, #1
 8009600:	4628      	mov	r0, r5
 8009602:	47b0      	blx	r6
 8009604:	1c41      	adds	r1, r0, #1
 8009606:	d1c7      	bne.n	8009598 <__sflush_r+0x34>
 8009608:	682b      	ldr	r3, [r5, #0]
 800960a:	2b00      	cmp	r3, #0
 800960c:	d0c4      	beq.n	8009598 <__sflush_r+0x34>
 800960e:	2b1d      	cmp	r3, #29
 8009610:	d001      	beq.n	8009616 <__sflush_r+0xb2>
 8009612:	2b16      	cmp	r3, #22
 8009614:	d101      	bne.n	800961a <__sflush_r+0xb6>
 8009616:	602f      	str	r7, [r5, #0]
 8009618:	e7b1      	b.n	800957e <__sflush_r+0x1a>
 800961a:	89a3      	ldrh	r3, [r4, #12]
 800961c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009620:	81a3      	strh	r3, [r4, #12]
 8009622:	e7ad      	b.n	8009580 <__sflush_r+0x1c>
 8009624:	690f      	ldr	r7, [r1, #16]
 8009626:	2f00      	cmp	r7, #0
 8009628:	d0a9      	beq.n	800957e <__sflush_r+0x1a>
 800962a:	0793      	lsls	r3, r2, #30
 800962c:	680e      	ldr	r6, [r1, #0]
 800962e:	bf08      	it	eq
 8009630:	694b      	ldreq	r3, [r1, #20]
 8009632:	600f      	str	r7, [r1, #0]
 8009634:	bf18      	it	ne
 8009636:	2300      	movne	r3, #0
 8009638:	eba6 0807 	sub.w	r8, r6, r7
 800963c:	608b      	str	r3, [r1, #8]
 800963e:	f1b8 0f00 	cmp.w	r8, #0
 8009642:	dd9c      	ble.n	800957e <__sflush_r+0x1a>
 8009644:	6a21      	ldr	r1, [r4, #32]
 8009646:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009648:	4643      	mov	r3, r8
 800964a:	463a      	mov	r2, r7
 800964c:	4628      	mov	r0, r5
 800964e:	47b0      	blx	r6
 8009650:	2800      	cmp	r0, #0
 8009652:	dc06      	bgt.n	8009662 <__sflush_r+0xfe>
 8009654:	89a3      	ldrh	r3, [r4, #12]
 8009656:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800965a:	81a3      	strh	r3, [r4, #12]
 800965c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009660:	e78e      	b.n	8009580 <__sflush_r+0x1c>
 8009662:	4407      	add	r7, r0
 8009664:	eba8 0800 	sub.w	r8, r8, r0
 8009668:	e7e9      	b.n	800963e <__sflush_r+0xda>
 800966a:	bf00      	nop
 800966c:	20400001 	.word	0x20400001

08009670 <_fflush_r>:
 8009670:	b538      	push	{r3, r4, r5, lr}
 8009672:	690b      	ldr	r3, [r1, #16]
 8009674:	4605      	mov	r5, r0
 8009676:	460c      	mov	r4, r1
 8009678:	b913      	cbnz	r3, 8009680 <_fflush_r+0x10>
 800967a:	2500      	movs	r5, #0
 800967c:	4628      	mov	r0, r5
 800967e:	bd38      	pop	{r3, r4, r5, pc}
 8009680:	b118      	cbz	r0, 800968a <_fflush_r+0x1a>
 8009682:	6983      	ldr	r3, [r0, #24]
 8009684:	b90b      	cbnz	r3, 800968a <_fflush_r+0x1a>
 8009686:	f000 f887 	bl	8009798 <__sinit>
 800968a:	4b14      	ldr	r3, [pc, #80]	; (80096dc <_fflush_r+0x6c>)
 800968c:	429c      	cmp	r4, r3
 800968e:	d11b      	bne.n	80096c8 <_fflush_r+0x58>
 8009690:	686c      	ldr	r4, [r5, #4]
 8009692:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009696:	2b00      	cmp	r3, #0
 8009698:	d0ef      	beq.n	800967a <_fflush_r+0xa>
 800969a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800969c:	07d0      	lsls	r0, r2, #31
 800969e:	d404      	bmi.n	80096aa <_fflush_r+0x3a>
 80096a0:	0599      	lsls	r1, r3, #22
 80096a2:	d402      	bmi.n	80096aa <_fflush_r+0x3a>
 80096a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80096a6:	f000 f915 	bl	80098d4 <__retarget_lock_acquire_recursive>
 80096aa:	4628      	mov	r0, r5
 80096ac:	4621      	mov	r1, r4
 80096ae:	f7ff ff59 	bl	8009564 <__sflush_r>
 80096b2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80096b4:	07da      	lsls	r2, r3, #31
 80096b6:	4605      	mov	r5, r0
 80096b8:	d4e0      	bmi.n	800967c <_fflush_r+0xc>
 80096ba:	89a3      	ldrh	r3, [r4, #12]
 80096bc:	059b      	lsls	r3, r3, #22
 80096be:	d4dd      	bmi.n	800967c <_fflush_r+0xc>
 80096c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80096c2:	f000 f908 	bl	80098d6 <__retarget_lock_release_recursive>
 80096c6:	e7d9      	b.n	800967c <_fflush_r+0xc>
 80096c8:	4b05      	ldr	r3, [pc, #20]	; (80096e0 <_fflush_r+0x70>)
 80096ca:	429c      	cmp	r4, r3
 80096cc:	d101      	bne.n	80096d2 <_fflush_r+0x62>
 80096ce:	68ac      	ldr	r4, [r5, #8]
 80096d0:	e7df      	b.n	8009692 <_fflush_r+0x22>
 80096d2:	4b04      	ldr	r3, [pc, #16]	; (80096e4 <_fflush_r+0x74>)
 80096d4:	429c      	cmp	r4, r3
 80096d6:	bf08      	it	eq
 80096d8:	68ec      	ldreq	r4, [r5, #12]
 80096da:	e7da      	b.n	8009692 <_fflush_r+0x22>
 80096dc:	0800a678 	.word	0x0800a678
 80096e0:	0800a698 	.word	0x0800a698
 80096e4:	0800a658 	.word	0x0800a658

080096e8 <std>:
 80096e8:	2300      	movs	r3, #0
 80096ea:	b510      	push	{r4, lr}
 80096ec:	4604      	mov	r4, r0
 80096ee:	e9c0 3300 	strd	r3, r3, [r0]
 80096f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80096f6:	6083      	str	r3, [r0, #8]
 80096f8:	8181      	strh	r1, [r0, #12]
 80096fa:	6643      	str	r3, [r0, #100]	; 0x64
 80096fc:	81c2      	strh	r2, [r0, #14]
 80096fe:	6183      	str	r3, [r0, #24]
 8009700:	4619      	mov	r1, r3
 8009702:	2208      	movs	r2, #8
 8009704:	305c      	adds	r0, #92	; 0x5c
 8009706:	f7ff fdd7 	bl	80092b8 <memset>
 800970a:	4b05      	ldr	r3, [pc, #20]	; (8009720 <std+0x38>)
 800970c:	6263      	str	r3, [r4, #36]	; 0x24
 800970e:	4b05      	ldr	r3, [pc, #20]	; (8009724 <std+0x3c>)
 8009710:	62a3      	str	r3, [r4, #40]	; 0x28
 8009712:	4b05      	ldr	r3, [pc, #20]	; (8009728 <std+0x40>)
 8009714:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009716:	4b05      	ldr	r3, [pc, #20]	; (800972c <std+0x44>)
 8009718:	6224      	str	r4, [r4, #32]
 800971a:	6323      	str	r3, [r4, #48]	; 0x30
 800971c:	bd10      	pop	{r4, pc}
 800971e:	bf00      	nop
 8009720:	0800a161 	.word	0x0800a161
 8009724:	0800a183 	.word	0x0800a183
 8009728:	0800a1bb 	.word	0x0800a1bb
 800972c:	0800a1df 	.word	0x0800a1df

08009730 <_cleanup_r>:
 8009730:	4901      	ldr	r1, [pc, #4]	; (8009738 <_cleanup_r+0x8>)
 8009732:	f000 b8af 	b.w	8009894 <_fwalk_reent>
 8009736:	bf00      	nop
 8009738:	08009671 	.word	0x08009671

0800973c <__sfmoreglue>:
 800973c:	b570      	push	{r4, r5, r6, lr}
 800973e:	2268      	movs	r2, #104	; 0x68
 8009740:	1e4d      	subs	r5, r1, #1
 8009742:	4355      	muls	r5, r2
 8009744:	460e      	mov	r6, r1
 8009746:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800974a:	f000 f997 	bl	8009a7c <_malloc_r>
 800974e:	4604      	mov	r4, r0
 8009750:	b140      	cbz	r0, 8009764 <__sfmoreglue+0x28>
 8009752:	2100      	movs	r1, #0
 8009754:	e9c0 1600 	strd	r1, r6, [r0]
 8009758:	300c      	adds	r0, #12
 800975a:	60a0      	str	r0, [r4, #8]
 800975c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009760:	f7ff fdaa 	bl	80092b8 <memset>
 8009764:	4620      	mov	r0, r4
 8009766:	bd70      	pop	{r4, r5, r6, pc}

08009768 <__sfp_lock_acquire>:
 8009768:	4801      	ldr	r0, [pc, #4]	; (8009770 <__sfp_lock_acquire+0x8>)
 800976a:	f000 b8b3 	b.w	80098d4 <__retarget_lock_acquire_recursive>
 800976e:	bf00      	nop
 8009770:	20013521 	.word	0x20013521

08009774 <__sfp_lock_release>:
 8009774:	4801      	ldr	r0, [pc, #4]	; (800977c <__sfp_lock_release+0x8>)
 8009776:	f000 b8ae 	b.w	80098d6 <__retarget_lock_release_recursive>
 800977a:	bf00      	nop
 800977c:	20013521 	.word	0x20013521

08009780 <__sinit_lock_acquire>:
 8009780:	4801      	ldr	r0, [pc, #4]	; (8009788 <__sinit_lock_acquire+0x8>)
 8009782:	f000 b8a7 	b.w	80098d4 <__retarget_lock_acquire_recursive>
 8009786:	bf00      	nop
 8009788:	20013522 	.word	0x20013522

0800978c <__sinit_lock_release>:
 800978c:	4801      	ldr	r0, [pc, #4]	; (8009794 <__sinit_lock_release+0x8>)
 800978e:	f000 b8a2 	b.w	80098d6 <__retarget_lock_release_recursive>
 8009792:	bf00      	nop
 8009794:	20013522 	.word	0x20013522

08009798 <__sinit>:
 8009798:	b510      	push	{r4, lr}
 800979a:	4604      	mov	r4, r0
 800979c:	f7ff fff0 	bl	8009780 <__sinit_lock_acquire>
 80097a0:	69a3      	ldr	r3, [r4, #24]
 80097a2:	b11b      	cbz	r3, 80097ac <__sinit+0x14>
 80097a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80097a8:	f7ff bff0 	b.w	800978c <__sinit_lock_release>
 80097ac:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80097b0:	6523      	str	r3, [r4, #80]	; 0x50
 80097b2:	4b13      	ldr	r3, [pc, #76]	; (8009800 <__sinit+0x68>)
 80097b4:	4a13      	ldr	r2, [pc, #76]	; (8009804 <__sinit+0x6c>)
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	62a2      	str	r2, [r4, #40]	; 0x28
 80097ba:	42a3      	cmp	r3, r4
 80097bc:	bf04      	itt	eq
 80097be:	2301      	moveq	r3, #1
 80097c0:	61a3      	streq	r3, [r4, #24]
 80097c2:	4620      	mov	r0, r4
 80097c4:	f000 f820 	bl	8009808 <__sfp>
 80097c8:	6060      	str	r0, [r4, #4]
 80097ca:	4620      	mov	r0, r4
 80097cc:	f000 f81c 	bl	8009808 <__sfp>
 80097d0:	60a0      	str	r0, [r4, #8]
 80097d2:	4620      	mov	r0, r4
 80097d4:	f000 f818 	bl	8009808 <__sfp>
 80097d8:	2200      	movs	r2, #0
 80097da:	60e0      	str	r0, [r4, #12]
 80097dc:	2104      	movs	r1, #4
 80097de:	6860      	ldr	r0, [r4, #4]
 80097e0:	f7ff ff82 	bl	80096e8 <std>
 80097e4:	68a0      	ldr	r0, [r4, #8]
 80097e6:	2201      	movs	r2, #1
 80097e8:	2109      	movs	r1, #9
 80097ea:	f7ff ff7d 	bl	80096e8 <std>
 80097ee:	68e0      	ldr	r0, [r4, #12]
 80097f0:	2202      	movs	r2, #2
 80097f2:	2112      	movs	r1, #18
 80097f4:	f7ff ff78 	bl	80096e8 <std>
 80097f8:	2301      	movs	r3, #1
 80097fa:	61a3      	str	r3, [r4, #24]
 80097fc:	e7d2      	b.n	80097a4 <__sinit+0xc>
 80097fe:	bf00      	nop
 8009800:	0800a654 	.word	0x0800a654
 8009804:	08009731 	.word	0x08009731

08009808 <__sfp>:
 8009808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800980a:	4607      	mov	r7, r0
 800980c:	f7ff ffac 	bl	8009768 <__sfp_lock_acquire>
 8009810:	4b1e      	ldr	r3, [pc, #120]	; (800988c <__sfp+0x84>)
 8009812:	681e      	ldr	r6, [r3, #0]
 8009814:	69b3      	ldr	r3, [r6, #24]
 8009816:	b913      	cbnz	r3, 800981e <__sfp+0x16>
 8009818:	4630      	mov	r0, r6
 800981a:	f7ff ffbd 	bl	8009798 <__sinit>
 800981e:	3648      	adds	r6, #72	; 0x48
 8009820:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009824:	3b01      	subs	r3, #1
 8009826:	d503      	bpl.n	8009830 <__sfp+0x28>
 8009828:	6833      	ldr	r3, [r6, #0]
 800982a:	b30b      	cbz	r3, 8009870 <__sfp+0x68>
 800982c:	6836      	ldr	r6, [r6, #0]
 800982e:	e7f7      	b.n	8009820 <__sfp+0x18>
 8009830:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009834:	b9d5      	cbnz	r5, 800986c <__sfp+0x64>
 8009836:	4b16      	ldr	r3, [pc, #88]	; (8009890 <__sfp+0x88>)
 8009838:	60e3      	str	r3, [r4, #12]
 800983a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800983e:	6665      	str	r5, [r4, #100]	; 0x64
 8009840:	f000 f847 	bl	80098d2 <__retarget_lock_init_recursive>
 8009844:	f7ff ff96 	bl	8009774 <__sfp_lock_release>
 8009848:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800984c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009850:	6025      	str	r5, [r4, #0]
 8009852:	61a5      	str	r5, [r4, #24]
 8009854:	2208      	movs	r2, #8
 8009856:	4629      	mov	r1, r5
 8009858:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800985c:	f7ff fd2c 	bl	80092b8 <memset>
 8009860:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009864:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009868:	4620      	mov	r0, r4
 800986a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800986c:	3468      	adds	r4, #104	; 0x68
 800986e:	e7d9      	b.n	8009824 <__sfp+0x1c>
 8009870:	2104      	movs	r1, #4
 8009872:	4638      	mov	r0, r7
 8009874:	f7ff ff62 	bl	800973c <__sfmoreglue>
 8009878:	4604      	mov	r4, r0
 800987a:	6030      	str	r0, [r6, #0]
 800987c:	2800      	cmp	r0, #0
 800987e:	d1d5      	bne.n	800982c <__sfp+0x24>
 8009880:	f7ff ff78 	bl	8009774 <__sfp_lock_release>
 8009884:	230c      	movs	r3, #12
 8009886:	603b      	str	r3, [r7, #0]
 8009888:	e7ee      	b.n	8009868 <__sfp+0x60>
 800988a:	bf00      	nop
 800988c:	0800a654 	.word	0x0800a654
 8009890:	ffff0001 	.word	0xffff0001

08009894 <_fwalk_reent>:
 8009894:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009898:	4606      	mov	r6, r0
 800989a:	4688      	mov	r8, r1
 800989c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80098a0:	2700      	movs	r7, #0
 80098a2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80098a6:	f1b9 0901 	subs.w	r9, r9, #1
 80098aa:	d505      	bpl.n	80098b8 <_fwalk_reent+0x24>
 80098ac:	6824      	ldr	r4, [r4, #0]
 80098ae:	2c00      	cmp	r4, #0
 80098b0:	d1f7      	bne.n	80098a2 <_fwalk_reent+0xe>
 80098b2:	4638      	mov	r0, r7
 80098b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098b8:	89ab      	ldrh	r3, [r5, #12]
 80098ba:	2b01      	cmp	r3, #1
 80098bc:	d907      	bls.n	80098ce <_fwalk_reent+0x3a>
 80098be:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80098c2:	3301      	adds	r3, #1
 80098c4:	d003      	beq.n	80098ce <_fwalk_reent+0x3a>
 80098c6:	4629      	mov	r1, r5
 80098c8:	4630      	mov	r0, r6
 80098ca:	47c0      	blx	r8
 80098cc:	4307      	orrs	r7, r0
 80098ce:	3568      	adds	r5, #104	; 0x68
 80098d0:	e7e9      	b.n	80098a6 <_fwalk_reent+0x12>

080098d2 <__retarget_lock_init_recursive>:
 80098d2:	4770      	bx	lr

080098d4 <__retarget_lock_acquire_recursive>:
 80098d4:	4770      	bx	lr

080098d6 <__retarget_lock_release_recursive>:
 80098d6:	4770      	bx	lr

080098d8 <__swhatbuf_r>:
 80098d8:	b570      	push	{r4, r5, r6, lr}
 80098da:	460e      	mov	r6, r1
 80098dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098e0:	2900      	cmp	r1, #0
 80098e2:	b096      	sub	sp, #88	; 0x58
 80098e4:	4614      	mov	r4, r2
 80098e6:	461d      	mov	r5, r3
 80098e8:	da08      	bge.n	80098fc <__swhatbuf_r+0x24>
 80098ea:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80098ee:	2200      	movs	r2, #0
 80098f0:	602a      	str	r2, [r5, #0]
 80098f2:	061a      	lsls	r2, r3, #24
 80098f4:	d410      	bmi.n	8009918 <__swhatbuf_r+0x40>
 80098f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80098fa:	e00e      	b.n	800991a <__swhatbuf_r+0x42>
 80098fc:	466a      	mov	r2, sp
 80098fe:	f000 fc95 	bl	800a22c <_fstat_r>
 8009902:	2800      	cmp	r0, #0
 8009904:	dbf1      	blt.n	80098ea <__swhatbuf_r+0x12>
 8009906:	9a01      	ldr	r2, [sp, #4]
 8009908:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800990c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009910:	425a      	negs	r2, r3
 8009912:	415a      	adcs	r2, r3
 8009914:	602a      	str	r2, [r5, #0]
 8009916:	e7ee      	b.n	80098f6 <__swhatbuf_r+0x1e>
 8009918:	2340      	movs	r3, #64	; 0x40
 800991a:	2000      	movs	r0, #0
 800991c:	6023      	str	r3, [r4, #0]
 800991e:	b016      	add	sp, #88	; 0x58
 8009920:	bd70      	pop	{r4, r5, r6, pc}
	...

08009924 <__smakebuf_r>:
 8009924:	898b      	ldrh	r3, [r1, #12]
 8009926:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009928:	079d      	lsls	r5, r3, #30
 800992a:	4606      	mov	r6, r0
 800992c:	460c      	mov	r4, r1
 800992e:	d507      	bpl.n	8009940 <__smakebuf_r+0x1c>
 8009930:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009934:	6023      	str	r3, [r4, #0]
 8009936:	6123      	str	r3, [r4, #16]
 8009938:	2301      	movs	r3, #1
 800993a:	6163      	str	r3, [r4, #20]
 800993c:	b002      	add	sp, #8
 800993e:	bd70      	pop	{r4, r5, r6, pc}
 8009940:	ab01      	add	r3, sp, #4
 8009942:	466a      	mov	r2, sp
 8009944:	f7ff ffc8 	bl	80098d8 <__swhatbuf_r>
 8009948:	9900      	ldr	r1, [sp, #0]
 800994a:	4605      	mov	r5, r0
 800994c:	4630      	mov	r0, r6
 800994e:	f000 f895 	bl	8009a7c <_malloc_r>
 8009952:	b948      	cbnz	r0, 8009968 <__smakebuf_r+0x44>
 8009954:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009958:	059a      	lsls	r2, r3, #22
 800995a:	d4ef      	bmi.n	800993c <__smakebuf_r+0x18>
 800995c:	f023 0303 	bic.w	r3, r3, #3
 8009960:	f043 0302 	orr.w	r3, r3, #2
 8009964:	81a3      	strh	r3, [r4, #12]
 8009966:	e7e3      	b.n	8009930 <__smakebuf_r+0xc>
 8009968:	4b0d      	ldr	r3, [pc, #52]	; (80099a0 <__smakebuf_r+0x7c>)
 800996a:	62b3      	str	r3, [r6, #40]	; 0x28
 800996c:	89a3      	ldrh	r3, [r4, #12]
 800996e:	6020      	str	r0, [r4, #0]
 8009970:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009974:	81a3      	strh	r3, [r4, #12]
 8009976:	9b00      	ldr	r3, [sp, #0]
 8009978:	6163      	str	r3, [r4, #20]
 800997a:	9b01      	ldr	r3, [sp, #4]
 800997c:	6120      	str	r0, [r4, #16]
 800997e:	b15b      	cbz	r3, 8009998 <__smakebuf_r+0x74>
 8009980:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009984:	4630      	mov	r0, r6
 8009986:	f000 fc63 	bl	800a250 <_isatty_r>
 800998a:	b128      	cbz	r0, 8009998 <__smakebuf_r+0x74>
 800998c:	89a3      	ldrh	r3, [r4, #12]
 800998e:	f023 0303 	bic.w	r3, r3, #3
 8009992:	f043 0301 	orr.w	r3, r3, #1
 8009996:	81a3      	strh	r3, [r4, #12]
 8009998:	89a0      	ldrh	r0, [r4, #12]
 800999a:	4305      	orrs	r5, r0
 800999c:	81a5      	strh	r5, [r4, #12]
 800999e:	e7cd      	b.n	800993c <__smakebuf_r+0x18>
 80099a0:	08009731 	.word	0x08009731

080099a4 <_free_r>:
 80099a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80099a6:	2900      	cmp	r1, #0
 80099a8:	d044      	beq.n	8009a34 <_free_r+0x90>
 80099aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80099ae:	9001      	str	r0, [sp, #4]
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	f1a1 0404 	sub.w	r4, r1, #4
 80099b6:	bfb8      	it	lt
 80099b8:	18e4      	addlt	r4, r4, r3
 80099ba:	f000 fc6b 	bl	800a294 <__malloc_lock>
 80099be:	4a1e      	ldr	r2, [pc, #120]	; (8009a38 <_free_r+0x94>)
 80099c0:	9801      	ldr	r0, [sp, #4]
 80099c2:	6813      	ldr	r3, [r2, #0]
 80099c4:	b933      	cbnz	r3, 80099d4 <_free_r+0x30>
 80099c6:	6063      	str	r3, [r4, #4]
 80099c8:	6014      	str	r4, [r2, #0]
 80099ca:	b003      	add	sp, #12
 80099cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80099d0:	f000 bc66 	b.w	800a2a0 <__malloc_unlock>
 80099d4:	42a3      	cmp	r3, r4
 80099d6:	d908      	bls.n	80099ea <_free_r+0x46>
 80099d8:	6825      	ldr	r5, [r4, #0]
 80099da:	1961      	adds	r1, r4, r5
 80099dc:	428b      	cmp	r3, r1
 80099de:	bf01      	itttt	eq
 80099e0:	6819      	ldreq	r1, [r3, #0]
 80099e2:	685b      	ldreq	r3, [r3, #4]
 80099e4:	1949      	addeq	r1, r1, r5
 80099e6:	6021      	streq	r1, [r4, #0]
 80099e8:	e7ed      	b.n	80099c6 <_free_r+0x22>
 80099ea:	461a      	mov	r2, r3
 80099ec:	685b      	ldr	r3, [r3, #4]
 80099ee:	b10b      	cbz	r3, 80099f4 <_free_r+0x50>
 80099f0:	42a3      	cmp	r3, r4
 80099f2:	d9fa      	bls.n	80099ea <_free_r+0x46>
 80099f4:	6811      	ldr	r1, [r2, #0]
 80099f6:	1855      	adds	r5, r2, r1
 80099f8:	42a5      	cmp	r5, r4
 80099fa:	d10b      	bne.n	8009a14 <_free_r+0x70>
 80099fc:	6824      	ldr	r4, [r4, #0]
 80099fe:	4421      	add	r1, r4
 8009a00:	1854      	adds	r4, r2, r1
 8009a02:	42a3      	cmp	r3, r4
 8009a04:	6011      	str	r1, [r2, #0]
 8009a06:	d1e0      	bne.n	80099ca <_free_r+0x26>
 8009a08:	681c      	ldr	r4, [r3, #0]
 8009a0a:	685b      	ldr	r3, [r3, #4]
 8009a0c:	6053      	str	r3, [r2, #4]
 8009a0e:	4421      	add	r1, r4
 8009a10:	6011      	str	r1, [r2, #0]
 8009a12:	e7da      	b.n	80099ca <_free_r+0x26>
 8009a14:	d902      	bls.n	8009a1c <_free_r+0x78>
 8009a16:	230c      	movs	r3, #12
 8009a18:	6003      	str	r3, [r0, #0]
 8009a1a:	e7d6      	b.n	80099ca <_free_r+0x26>
 8009a1c:	6825      	ldr	r5, [r4, #0]
 8009a1e:	1961      	adds	r1, r4, r5
 8009a20:	428b      	cmp	r3, r1
 8009a22:	bf04      	itt	eq
 8009a24:	6819      	ldreq	r1, [r3, #0]
 8009a26:	685b      	ldreq	r3, [r3, #4]
 8009a28:	6063      	str	r3, [r4, #4]
 8009a2a:	bf04      	itt	eq
 8009a2c:	1949      	addeq	r1, r1, r5
 8009a2e:	6021      	streq	r1, [r4, #0]
 8009a30:	6054      	str	r4, [r2, #4]
 8009a32:	e7ca      	b.n	80099ca <_free_r+0x26>
 8009a34:	b003      	add	sp, #12
 8009a36:	bd30      	pop	{r4, r5, pc}
 8009a38:	20013524 	.word	0x20013524

08009a3c <sbrk_aligned>:
 8009a3c:	b570      	push	{r4, r5, r6, lr}
 8009a3e:	4e0e      	ldr	r6, [pc, #56]	; (8009a78 <sbrk_aligned+0x3c>)
 8009a40:	460c      	mov	r4, r1
 8009a42:	6831      	ldr	r1, [r6, #0]
 8009a44:	4605      	mov	r5, r0
 8009a46:	b911      	cbnz	r1, 8009a4e <sbrk_aligned+0x12>
 8009a48:	f000 fb7a 	bl	800a140 <_sbrk_r>
 8009a4c:	6030      	str	r0, [r6, #0]
 8009a4e:	4621      	mov	r1, r4
 8009a50:	4628      	mov	r0, r5
 8009a52:	f000 fb75 	bl	800a140 <_sbrk_r>
 8009a56:	1c43      	adds	r3, r0, #1
 8009a58:	d00a      	beq.n	8009a70 <sbrk_aligned+0x34>
 8009a5a:	1cc4      	adds	r4, r0, #3
 8009a5c:	f024 0403 	bic.w	r4, r4, #3
 8009a60:	42a0      	cmp	r0, r4
 8009a62:	d007      	beq.n	8009a74 <sbrk_aligned+0x38>
 8009a64:	1a21      	subs	r1, r4, r0
 8009a66:	4628      	mov	r0, r5
 8009a68:	f000 fb6a 	bl	800a140 <_sbrk_r>
 8009a6c:	3001      	adds	r0, #1
 8009a6e:	d101      	bne.n	8009a74 <sbrk_aligned+0x38>
 8009a70:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8009a74:	4620      	mov	r0, r4
 8009a76:	bd70      	pop	{r4, r5, r6, pc}
 8009a78:	20013528 	.word	0x20013528

08009a7c <_malloc_r>:
 8009a7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a80:	1ccd      	adds	r5, r1, #3
 8009a82:	f025 0503 	bic.w	r5, r5, #3
 8009a86:	3508      	adds	r5, #8
 8009a88:	2d0c      	cmp	r5, #12
 8009a8a:	bf38      	it	cc
 8009a8c:	250c      	movcc	r5, #12
 8009a8e:	2d00      	cmp	r5, #0
 8009a90:	4607      	mov	r7, r0
 8009a92:	db01      	blt.n	8009a98 <_malloc_r+0x1c>
 8009a94:	42a9      	cmp	r1, r5
 8009a96:	d905      	bls.n	8009aa4 <_malloc_r+0x28>
 8009a98:	230c      	movs	r3, #12
 8009a9a:	603b      	str	r3, [r7, #0]
 8009a9c:	2600      	movs	r6, #0
 8009a9e:	4630      	mov	r0, r6
 8009aa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009aa4:	4e2e      	ldr	r6, [pc, #184]	; (8009b60 <_malloc_r+0xe4>)
 8009aa6:	f000 fbf5 	bl	800a294 <__malloc_lock>
 8009aaa:	6833      	ldr	r3, [r6, #0]
 8009aac:	461c      	mov	r4, r3
 8009aae:	bb34      	cbnz	r4, 8009afe <_malloc_r+0x82>
 8009ab0:	4629      	mov	r1, r5
 8009ab2:	4638      	mov	r0, r7
 8009ab4:	f7ff ffc2 	bl	8009a3c <sbrk_aligned>
 8009ab8:	1c43      	adds	r3, r0, #1
 8009aba:	4604      	mov	r4, r0
 8009abc:	d14d      	bne.n	8009b5a <_malloc_r+0xde>
 8009abe:	6834      	ldr	r4, [r6, #0]
 8009ac0:	4626      	mov	r6, r4
 8009ac2:	2e00      	cmp	r6, #0
 8009ac4:	d140      	bne.n	8009b48 <_malloc_r+0xcc>
 8009ac6:	6823      	ldr	r3, [r4, #0]
 8009ac8:	4631      	mov	r1, r6
 8009aca:	4638      	mov	r0, r7
 8009acc:	eb04 0803 	add.w	r8, r4, r3
 8009ad0:	f000 fb36 	bl	800a140 <_sbrk_r>
 8009ad4:	4580      	cmp	r8, r0
 8009ad6:	d13a      	bne.n	8009b4e <_malloc_r+0xd2>
 8009ad8:	6821      	ldr	r1, [r4, #0]
 8009ada:	3503      	adds	r5, #3
 8009adc:	1a6d      	subs	r5, r5, r1
 8009ade:	f025 0503 	bic.w	r5, r5, #3
 8009ae2:	3508      	adds	r5, #8
 8009ae4:	2d0c      	cmp	r5, #12
 8009ae6:	bf38      	it	cc
 8009ae8:	250c      	movcc	r5, #12
 8009aea:	4629      	mov	r1, r5
 8009aec:	4638      	mov	r0, r7
 8009aee:	f7ff ffa5 	bl	8009a3c <sbrk_aligned>
 8009af2:	3001      	adds	r0, #1
 8009af4:	d02b      	beq.n	8009b4e <_malloc_r+0xd2>
 8009af6:	6823      	ldr	r3, [r4, #0]
 8009af8:	442b      	add	r3, r5
 8009afa:	6023      	str	r3, [r4, #0]
 8009afc:	e00e      	b.n	8009b1c <_malloc_r+0xa0>
 8009afe:	6822      	ldr	r2, [r4, #0]
 8009b00:	1b52      	subs	r2, r2, r5
 8009b02:	d41e      	bmi.n	8009b42 <_malloc_r+0xc6>
 8009b04:	2a0b      	cmp	r2, #11
 8009b06:	d916      	bls.n	8009b36 <_malloc_r+0xba>
 8009b08:	1961      	adds	r1, r4, r5
 8009b0a:	42a3      	cmp	r3, r4
 8009b0c:	6025      	str	r5, [r4, #0]
 8009b0e:	bf18      	it	ne
 8009b10:	6059      	strne	r1, [r3, #4]
 8009b12:	6863      	ldr	r3, [r4, #4]
 8009b14:	bf08      	it	eq
 8009b16:	6031      	streq	r1, [r6, #0]
 8009b18:	5162      	str	r2, [r4, r5]
 8009b1a:	604b      	str	r3, [r1, #4]
 8009b1c:	4638      	mov	r0, r7
 8009b1e:	f104 060b 	add.w	r6, r4, #11
 8009b22:	f000 fbbd 	bl	800a2a0 <__malloc_unlock>
 8009b26:	f026 0607 	bic.w	r6, r6, #7
 8009b2a:	1d23      	adds	r3, r4, #4
 8009b2c:	1af2      	subs	r2, r6, r3
 8009b2e:	d0b6      	beq.n	8009a9e <_malloc_r+0x22>
 8009b30:	1b9b      	subs	r3, r3, r6
 8009b32:	50a3      	str	r3, [r4, r2]
 8009b34:	e7b3      	b.n	8009a9e <_malloc_r+0x22>
 8009b36:	6862      	ldr	r2, [r4, #4]
 8009b38:	42a3      	cmp	r3, r4
 8009b3a:	bf0c      	ite	eq
 8009b3c:	6032      	streq	r2, [r6, #0]
 8009b3e:	605a      	strne	r2, [r3, #4]
 8009b40:	e7ec      	b.n	8009b1c <_malloc_r+0xa0>
 8009b42:	4623      	mov	r3, r4
 8009b44:	6864      	ldr	r4, [r4, #4]
 8009b46:	e7b2      	b.n	8009aae <_malloc_r+0x32>
 8009b48:	4634      	mov	r4, r6
 8009b4a:	6876      	ldr	r6, [r6, #4]
 8009b4c:	e7b9      	b.n	8009ac2 <_malloc_r+0x46>
 8009b4e:	230c      	movs	r3, #12
 8009b50:	603b      	str	r3, [r7, #0]
 8009b52:	4638      	mov	r0, r7
 8009b54:	f000 fba4 	bl	800a2a0 <__malloc_unlock>
 8009b58:	e7a1      	b.n	8009a9e <_malloc_r+0x22>
 8009b5a:	6025      	str	r5, [r4, #0]
 8009b5c:	e7de      	b.n	8009b1c <_malloc_r+0xa0>
 8009b5e:	bf00      	nop
 8009b60:	20013524 	.word	0x20013524

08009b64 <__sfputc_r>:
 8009b64:	6893      	ldr	r3, [r2, #8]
 8009b66:	3b01      	subs	r3, #1
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	b410      	push	{r4}
 8009b6c:	6093      	str	r3, [r2, #8]
 8009b6e:	da08      	bge.n	8009b82 <__sfputc_r+0x1e>
 8009b70:	6994      	ldr	r4, [r2, #24]
 8009b72:	42a3      	cmp	r3, r4
 8009b74:	db01      	blt.n	8009b7a <__sfputc_r+0x16>
 8009b76:	290a      	cmp	r1, #10
 8009b78:	d103      	bne.n	8009b82 <__sfputc_r+0x1e>
 8009b7a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b7e:	f7ff bc31 	b.w	80093e4 <__swbuf_r>
 8009b82:	6813      	ldr	r3, [r2, #0]
 8009b84:	1c58      	adds	r0, r3, #1
 8009b86:	6010      	str	r0, [r2, #0]
 8009b88:	7019      	strb	r1, [r3, #0]
 8009b8a:	4608      	mov	r0, r1
 8009b8c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b90:	4770      	bx	lr

08009b92 <__sfputs_r>:
 8009b92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b94:	4606      	mov	r6, r0
 8009b96:	460f      	mov	r7, r1
 8009b98:	4614      	mov	r4, r2
 8009b9a:	18d5      	adds	r5, r2, r3
 8009b9c:	42ac      	cmp	r4, r5
 8009b9e:	d101      	bne.n	8009ba4 <__sfputs_r+0x12>
 8009ba0:	2000      	movs	r0, #0
 8009ba2:	e007      	b.n	8009bb4 <__sfputs_r+0x22>
 8009ba4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ba8:	463a      	mov	r2, r7
 8009baa:	4630      	mov	r0, r6
 8009bac:	f7ff ffda 	bl	8009b64 <__sfputc_r>
 8009bb0:	1c43      	adds	r3, r0, #1
 8009bb2:	d1f3      	bne.n	8009b9c <__sfputs_r+0xa>
 8009bb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009bb8 <_vfiprintf_r>:
 8009bb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bbc:	460d      	mov	r5, r1
 8009bbe:	b09d      	sub	sp, #116	; 0x74
 8009bc0:	4614      	mov	r4, r2
 8009bc2:	4698      	mov	r8, r3
 8009bc4:	4606      	mov	r6, r0
 8009bc6:	b118      	cbz	r0, 8009bd0 <_vfiprintf_r+0x18>
 8009bc8:	6983      	ldr	r3, [r0, #24]
 8009bca:	b90b      	cbnz	r3, 8009bd0 <_vfiprintf_r+0x18>
 8009bcc:	f7ff fde4 	bl	8009798 <__sinit>
 8009bd0:	4b89      	ldr	r3, [pc, #548]	; (8009df8 <_vfiprintf_r+0x240>)
 8009bd2:	429d      	cmp	r5, r3
 8009bd4:	d11b      	bne.n	8009c0e <_vfiprintf_r+0x56>
 8009bd6:	6875      	ldr	r5, [r6, #4]
 8009bd8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009bda:	07d9      	lsls	r1, r3, #31
 8009bdc:	d405      	bmi.n	8009bea <_vfiprintf_r+0x32>
 8009bde:	89ab      	ldrh	r3, [r5, #12]
 8009be0:	059a      	lsls	r2, r3, #22
 8009be2:	d402      	bmi.n	8009bea <_vfiprintf_r+0x32>
 8009be4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009be6:	f7ff fe75 	bl	80098d4 <__retarget_lock_acquire_recursive>
 8009bea:	89ab      	ldrh	r3, [r5, #12]
 8009bec:	071b      	lsls	r3, r3, #28
 8009bee:	d501      	bpl.n	8009bf4 <_vfiprintf_r+0x3c>
 8009bf0:	692b      	ldr	r3, [r5, #16]
 8009bf2:	b9eb      	cbnz	r3, 8009c30 <_vfiprintf_r+0x78>
 8009bf4:	4629      	mov	r1, r5
 8009bf6:	4630      	mov	r0, r6
 8009bf8:	f7ff fc46 	bl	8009488 <__swsetup_r>
 8009bfc:	b1c0      	cbz	r0, 8009c30 <_vfiprintf_r+0x78>
 8009bfe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009c00:	07dc      	lsls	r4, r3, #31
 8009c02:	d50e      	bpl.n	8009c22 <_vfiprintf_r+0x6a>
 8009c04:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009c08:	b01d      	add	sp, #116	; 0x74
 8009c0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c0e:	4b7b      	ldr	r3, [pc, #492]	; (8009dfc <_vfiprintf_r+0x244>)
 8009c10:	429d      	cmp	r5, r3
 8009c12:	d101      	bne.n	8009c18 <_vfiprintf_r+0x60>
 8009c14:	68b5      	ldr	r5, [r6, #8]
 8009c16:	e7df      	b.n	8009bd8 <_vfiprintf_r+0x20>
 8009c18:	4b79      	ldr	r3, [pc, #484]	; (8009e00 <_vfiprintf_r+0x248>)
 8009c1a:	429d      	cmp	r5, r3
 8009c1c:	bf08      	it	eq
 8009c1e:	68f5      	ldreq	r5, [r6, #12]
 8009c20:	e7da      	b.n	8009bd8 <_vfiprintf_r+0x20>
 8009c22:	89ab      	ldrh	r3, [r5, #12]
 8009c24:	0598      	lsls	r0, r3, #22
 8009c26:	d4ed      	bmi.n	8009c04 <_vfiprintf_r+0x4c>
 8009c28:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009c2a:	f7ff fe54 	bl	80098d6 <__retarget_lock_release_recursive>
 8009c2e:	e7e9      	b.n	8009c04 <_vfiprintf_r+0x4c>
 8009c30:	2300      	movs	r3, #0
 8009c32:	9309      	str	r3, [sp, #36]	; 0x24
 8009c34:	2320      	movs	r3, #32
 8009c36:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009c3a:	f8cd 800c 	str.w	r8, [sp, #12]
 8009c3e:	2330      	movs	r3, #48	; 0x30
 8009c40:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009e04 <_vfiprintf_r+0x24c>
 8009c44:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009c48:	f04f 0901 	mov.w	r9, #1
 8009c4c:	4623      	mov	r3, r4
 8009c4e:	469a      	mov	sl, r3
 8009c50:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c54:	b10a      	cbz	r2, 8009c5a <_vfiprintf_r+0xa2>
 8009c56:	2a25      	cmp	r2, #37	; 0x25
 8009c58:	d1f9      	bne.n	8009c4e <_vfiprintf_r+0x96>
 8009c5a:	ebba 0b04 	subs.w	fp, sl, r4
 8009c5e:	d00b      	beq.n	8009c78 <_vfiprintf_r+0xc0>
 8009c60:	465b      	mov	r3, fp
 8009c62:	4622      	mov	r2, r4
 8009c64:	4629      	mov	r1, r5
 8009c66:	4630      	mov	r0, r6
 8009c68:	f7ff ff93 	bl	8009b92 <__sfputs_r>
 8009c6c:	3001      	adds	r0, #1
 8009c6e:	f000 80aa 	beq.w	8009dc6 <_vfiprintf_r+0x20e>
 8009c72:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c74:	445a      	add	r2, fp
 8009c76:	9209      	str	r2, [sp, #36]	; 0x24
 8009c78:	f89a 3000 	ldrb.w	r3, [sl]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	f000 80a2 	beq.w	8009dc6 <_vfiprintf_r+0x20e>
 8009c82:	2300      	movs	r3, #0
 8009c84:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009c88:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c8c:	f10a 0a01 	add.w	sl, sl, #1
 8009c90:	9304      	str	r3, [sp, #16]
 8009c92:	9307      	str	r3, [sp, #28]
 8009c94:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009c98:	931a      	str	r3, [sp, #104]	; 0x68
 8009c9a:	4654      	mov	r4, sl
 8009c9c:	2205      	movs	r2, #5
 8009c9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ca2:	4858      	ldr	r0, [pc, #352]	; (8009e04 <_vfiprintf_r+0x24c>)
 8009ca4:	f7f6 faac 	bl	8000200 <memchr>
 8009ca8:	9a04      	ldr	r2, [sp, #16]
 8009caa:	b9d8      	cbnz	r0, 8009ce4 <_vfiprintf_r+0x12c>
 8009cac:	06d1      	lsls	r1, r2, #27
 8009cae:	bf44      	itt	mi
 8009cb0:	2320      	movmi	r3, #32
 8009cb2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009cb6:	0713      	lsls	r3, r2, #28
 8009cb8:	bf44      	itt	mi
 8009cba:	232b      	movmi	r3, #43	; 0x2b
 8009cbc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009cc0:	f89a 3000 	ldrb.w	r3, [sl]
 8009cc4:	2b2a      	cmp	r3, #42	; 0x2a
 8009cc6:	d015      	beq.n	8009cf4 <_vfiprintf_r+0x13c>
 8009cc8:	9a07      	ldr	r2, [sp, #28]
 8009cca:	4654      	mov	r4, sl
 8009ccc:	2000      	movs	r0, #0
 8009cce:	f04f 0c0a 	mov.w	ip, #10
 8009cd2:	4621      	mov	r1, r4
 8009cd4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009cd8:	3b30      	subs	r3, #48	; 0x30
 8009cda:	2b09      	cmp	r3, #9
 8009cdc:	d94e      	bls.n	8009d7c <_vfiprintf_r+0x1c4>
 8009cde:	b1b0      	cbz	r0, 8009d0e <_vfiprintf_r+0x156>
 8009ce0:	9207      	str	r2, [sp, #28]
 8009ce2:	e014      	b.n	8009d0e <_vfiprintf_r+0x156>
 8009ce4:	eba0 0308 	sub.w	r3, r0, r8
 8009ce8:	fa09 f303 	lsl.w	r3, r9, r3
 8009cec:	4313      	orrs	r3, r2
 8009cee:	9304      	str	r3, [sp, #16]
 8009cf0:	46a2      	mov	sl, r4
 8009cf2:	e7d2      	b.n	8009c9a <_vfiprintf_r+0xe2>
 8009cf4:	9b03      	ldr	r3, [sp, #12]
 8009cf6:	1d19      	adds	r1, r3, #4
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	9103      	str	r1, [sp, #12]
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	bfbb      	ittet	lt
 8009d00:	425b      	neglt	r3, r3
 8009d02:	f042 0202 	orrlt.w	r2, r2, #2
 8009d06:	9307      	strge	r3, [sp, #28]
 8009d08:	9307      	strlt	r3, [sp, #28]
 8009d0a:	bfb8      	it	lt
 8009d0c:	9204      	strlt	r2, [sp, #16]
 8009d0e:	7823      	ldrb	r3, [r4, #0]
 8009d10:	2b2e      	cmp	r3, #46	; 0x2e
 8009d12:	d10c      	bne.n	8009d2e <_vfiprintf_r+0x176>
 8009d14:	7863      	ldrb	r3, [r4, #1]
 8009d16:	2b2a      	cmp	r3, #42	; 0x2a
 8009d18:	d135      	bne.n	8009d86 <_vfiprintf_r+0x1ce>
 8009d1a:	9b03      	ldr	r3, [sp, #12]
 8009d1c:	1d1a      	adds	r2, r3, #4
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	9203      	str	r2, [sp, #12]
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	bfb8      	it	lt
 8009d26:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009d2a:	3402      	adds	r4, #2
 8009d2c:	9305      	str	r3, [sp, #20]
 8009d2e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009e14 <_vfiprintf_r+0x25c>
 8009d32:	7821      	ldrb	r1, [r4, #0]
 8009d34:	2203      	movs	r2, #3
 8009d36:	4650      	mov	r0, sl
 8009d38:	f7f6 fa62 	bl	8000200 <memchr>
 8009d3c:	b140      	cbz	r0, 8009d50 <_vfiprintf_r+0x198>
 8009d3e:	2340      	movs	r3, #64	; 0x40
 8009d40:	eba0 000a 	sub.w	r0, r0, sl
 8009d44:	fa03 f000 	lsl.w	r0, r3, r0
 8009d48:	9b04      	ldr	r3, [sp, #16]
 8009d4a:	4303      	orrs	r3, r0
 8009d4c:	3401      	adds	r4, #1
 8009d4e:	9304      	str	r3, [sp, #16]
 8009d50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d54:	482c      	ldr	r0, [pc, #176]	; (8009e08 <_vfiprintf_r+0x250>)
 8009d56:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009d5a:	2206      	movs	r2, #6
 8009d5c:	f7f6 fa50 	bl	8000200 <memchr>
 8009d60:	2800      	cmp	r0, #0
 8009d62:	d03f      	beq.n	8009de4 <_vfiprintf_r+0x22c>
 8009d64:	4b29      	ldr	r3, [pc, #164]	; (8009e0c <_vfiprintf_r+0x254>)
 8009d66:	bb1b      	cbnz	r3, 8009db0 <_vfiprintf_r+0x1f8>
 8009d68:	9b03      	ldr	r3, [sp, #12]
 8009d6a:	3307      	adds	r3, #7
 8009d6c:	f023 0307 	bic.w	r3, r3, #7
 8009d70:	3308      	adds	r3, #8
 8009d72:	9303      	str	r3, [sp, #12]
 8009d74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d76:	443b      	add	r3, r7
 8009d78:	9309      	str	r3, [sp, #36]	; 0x24
 8009d7a:	e767      	b.n	8009c4c <_vfiprintf_r+0x94>
 8009d7c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d80:	460c      	mov	r4, r1
 8009d82:	2001      	movs	r0, #1
 8009d84:	e7a5      	b.n	8009cd2 <_vfiprintf_r+0x11a>
 8009d86:	2300      	movs	r3, #0
 8009d88:	3401      	adds	r4, #1
 8009d8a:	9305      	str	r3, [sp, #20]
 8009d8c:	4619      	mov	r1, r3
 8009d8e:	f04f 0c0a 	mov.w	ip, #10
 8009d92:	4620      	mov	r0, r4
 8009d94:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d98:	3a30      	subs	r2, #48	; 0x30
 8009d9a:	2a09      	cmp	r2, #9
 8009d9c:	d903      	bls.n	8009da6 <_vfiprintf_r+0x1ee>
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d0c5      	beq.n	8009d2e <_vfiprintf_r+0x176>
 8009da2:	9105      	str	r1, [sp, #20]
 8009da4:	e7c3      	b.n	8009d2e <_vfiprintf_r+0x176>
 8009da6:	fb0c 2101 	mla	r1, ip, r1, r2
 8009daa:	4604      	mov	r4, r0
 8009dac:	2301      	movs	r3, #1
 8009dae:	e7f0      	b.n	8009d92 <_vfiprintf_r+0x1da>
 8009db0:	ab03      	add	r3, sp, #12
 8009db2:	9300      	str	r3, [sp, #0]
 8009db4:	462a      	mov	r2, r5
 8009db6:	4b16      	ldr	r3, [pc, #88]	; (8009e10 <_vfiprintf_r+0x258>)
 8009db8:	a904      	add	r1, sp, #16
 8009dba:	4630      	mov	r0, r6
 8009dbc:	f3af 8000 	nop.w
 8009dc0:	4607      	mov	r7, r0
 8009dc2:	1c78      	adds	r0, r7, #1
 8009dc4:	d1d6      	bne.n	8009d74 <_vfiprintf_r+0x1bc>
 8009dc6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009dc8:	07d9      	lsls	r1, r3, #31
 8009dca:	d405      	bmi.n	8009dd8 <_vfiprintf_r+0x220>
 8009dcc:	89ab      	ldrh	r3, [r5, #12]
 8009dce:	059a      	lsls	r2, r3, #22
 8009dd0:	d402      	bmi.n	8009dd8 <_vfiprintf_r+0x220>
 8009dd2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009dd4:	f7ff fd7f 	bl	80098d6 <__retarget_lock_release_recursive>
 8009dd8:	89ab      	ldrh	r3, [r5, #12]
 8009dda:	065b      	lsls	r3, r3, #25
 8009ddc:	f53f af12 	bmi.w	8009c04 <_vfiprintf_r+0x4c>
 8009de0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009de2:	e711      	b.n	8009c08 <_vfiprintf_r+0x50>
 8009de4:	ab03      	add	r3, sp, #12
 8009de6:	9300      	str	r3, [sp, #0]
 8009de8:	462a      	mov	r2, r5
 8009dea:	4b09      	ldr	r3, [pc, #36]	; (8009e10 <_vfiprintf_r+0x258>)
 8009dec:	a904      	add	r1, sp, #16
 8009dee:	4630      	mov	r0, r6
 8009df0:	f000 f880 	bl	8009ef4 <_printf_i>
 8009df4:	e7e4      	b.n	8009dc0 <_vfiprintf_r+0x208>
 8009df6:	bf00      	nop
 8009df8:	0800a678 	.word	0x0800a678
 8009dfc:	0800a698 	.word	0x0800a698
 8009e00:	0800a658 	.word	0x0800a658
 8009e04:	0800a6b8 	.word	0x0800a6b8
 8009e08:	0800a6c2 	.word	0x0800a6c2
 8009e0c:	00000000 	.word	0x00000000
 8009e10:	08009b93 	.word	0x08009b93
 8009e14:	0800a6be 	.word	0x0800a6be

08009e18 <_printf_common>:
 8009e18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e1c:	4616      	mov	r6, r2
 8009e1e:	4699      	mov	r9, r3
 8009e20:	688a      	ldr	r2, [r1, #8]
 8009e22:	690b      	ldr	r3, [r1, #16]
 8009e24:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009e28:	4293      	cmp	r3, r2
 8009e2a:	bfb8      	it	lt
 8009e2c:	4613      	movlt	r3, r2
 8009e2e:	6033      	str	r3, [r6, #0]
 8009e30:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009e34:	4607      	mov	r7, r0
 8009e36:	460c      	mov	r4, r1
 8009e38:	b10a      	cbz	r2, 8009e3e <_printf_common+0x26>
 8009e3a:	3301      	adds	r3, #1
 8009e3c:	6033      	str	r3, [r6, #0]
 8009e3e:	6823      	ldr	r3, [r4, #0]
 8009e40:	0699      	lsls	r1, r3, #26
 8009e42:	bf42      	ittt	mi
 8009e44:	6833      	ldrmi	r3, [r6, #0]
 8009e46:	3302      	addmi	r3, #2
 8009e48:	6033      	strmi	r3, [r6, #0]
 8009e4a:	6825      	ldr	r5, [r4, #0]
 8009e4c:	f015 0506 	ands.w	r5, r5, #6
 8009e50:	d106      	bne.n	8009e60 <_printf_common+0x48>
 8009e52:	f104 0a19 	add.w	sl, r4, #25
 8009e56:	68e3      	ldr	r3, [r4, #12]
 8009e58:	6832      	ldr	r2, [r6, #0]
 8009e5a:	1a9b      	subs	r3, r3, r2
 8009e5c:	42ab      	cmp	r3, r5
 8009e5e:	dc26      	bgt.n	8009eae <_printf_common+0x96>
 8009e60:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009e64:	1e13      	subs	r3, r2, #0
 8009e66:	6822      	ldr	r2, [r4, #0]
 8009e68:	bf18      	it	ne
 8009e6a:	2301      	movne	r3, #1
 8009e6c:	0692      	lsls	r2, r2, #26
 8009e6e:	d42b      	bmi.n	8009ec8 <_printf_common+0xb0>
 8009e70:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009e74:	4649      	mov	r1, r9
 8009e76:	4638      	mov	r0, r7
 8009e78:	47c0      	blx	r8
 8009e7a:	3001      	adds	r0, #1
 8009e7c:	d01e      	beq.n	8009ebc <_printf_common+0xa4>
 8009e7e:	6823      	ldr	r3, [r4, #0]
 8009e80:	68e5      	ldr	r5, [r4, #12]
 8009e82:	6832      	ldr	r2, [r6, #0]
 8009e84:	f003 0306 	and.w	r3, r3, #6
 8009e88:	2b04      	cmp	r3, #4
 8009e8a:	bf08      	it	eq
 8009e8c:	1aad      	subeq	r5, r5, r2
 8009e8e:	68a3      	ldr	r3, [r4, #8]
 8009e90:	6922      	ldr	r2, [r4, #16]
 8009e92:	bf0c      	ite	eq
 8009e94:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009e98:	2500      	movne	r5, #0
 8009e9a:	4293      	cmp	r3, r2
 8009e9c:	bfc4      	itt	gt
 8009e9e:	1a9b      	subgt	r3, r3, r2
 8009ea0:	18ed      	addgt	r5, r5, r3
 8009ea2:	2600      	movs	r6, #0
 8009ea4:	341a      	adds	r4, #26
 8009ea6:	42b5      	cmp	r5, r6
 8009ea8:	d11a      	bne.n	8009ee0 <_printf_common+0xc8>
 8009eaa:	2000      	movs	r0, #0
 8009eac:	e008      	b.n	8009ec0 <_printf_common+0xa8>
 8009eae:	2301      	movs	r3, #1
 8009eb0:	4652      	mov	r2, sl
 8009eb2:	4649      	mov	r1, r9
 8009eb4:	4638      	mov	r0, r7
 8009eb6:	47c0      	blx	r8
 8009eb8:	3001      	adds	r0, #1
 8009eba:	d103      	bne.n	8009ec4 <_printf_common+0xac>
 8009ebc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009ec0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ec4:	3501      	adds	r5, #1
 8009ec6:	e7c6      	b.n	8009e56 <_printf_common+0x3e>
 8009ec8:	18e1      	adds	r1, r4, r3
 8009eca:	1c5a      	adds	r2, r3, #1
 8009ecc:	2030      	movs	r0, #48	; 0x30
 8009ece:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009ed2:	4422      	add	r2, r4
 8009ed4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009ed8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009edc:	3302      	adds	r3, #2
 8009ede:	e7c7      	b.n	8009e70 <_printf_common+0x58>
 8009ee0:	2301      	movs	r3, #1
 8009ee2:	4622      	mov	r2, r4
 8009ee4:	4649      	mov	r1, r9
 8009ee6:	4638      	mov	r0, r7
 8009ee8:	47c0      	blx	r8
 8009eea:	3001      	adds	r0, #1
 8009eec:	d0e6      	beq.n	8009ebc <_printf_common+0xa4>
 8009eee:	3601      	adds	r6, #1
 8009ef0:	e7d9      	b.n	8009ea6 <_printf_common+0x8e>
	...

08009ef4 <_printf_i>:
 8009ef4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009ef8:	7e0f      	ldrb	r7, [r1, #24]
 8009efa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009efc:	2f78      	cmp	r7, #120	; 0x78
 8009efe:	4691      	mov	r9, r2
 8009f00:	4680      	mov	r8, r0
 8009f02:	460c      	mov	r4, r1
 8009f04:	469a      	mov	sl, r3
 8009f06:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009f0a:	d807      	bhi.n	8009f1c <_printf_i+0x28>
 8009f0c:	2f62      	cmp	r7, #98	; 0x62
 8009f0e:	d80a      	bhi.n	8009f26 <_printf_i+0x32>
 8009f10:	2f00      	cmp	r7, #0
 8009f12:	f000 80d8 	beq.w	800a0c6 <_printf_i+0x1d2>
 8009f16:	2f58      	cmp	r7, #88	; 0x58
 8009f18:	f000 80a3 	beq.w	800a062 <_printf_i+0x16e>
 8009f1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009f20:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009f24:	e03a      	b.n	8009f9c <_printf_i+0xa8>
 8009f26:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009f2a:	2b15      	cmp	r3, #21
 8009f2c:	d8f6      	bhi.n	8009f1c <_printf_i+0x28>
 8009f2e:	a101      	add	r1, pc, #4	; (adr r1, 8009f34 <_printf_i+0x40>)
 8009f30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009f34:	08009f8d 	.word	0x08009f8d
 8009f38:	08009fa1 	.word	0x08009fa1
 8009f3c:	08009f1d 	.word	0x08009f1d
 8009f40:	08009f1d 	.word	0x08009f1d
 8009f44:	08009f1d 	.word	0x08009f1d
 8009f48:	08009f1d 	.word	0x08009f1d
 8009f4c:	08009fa1 	.word	0x08009fa1
 8009f50:	08009f1d 	.word	0x08009f1d
 8009f54:	08009f1d 	.word	0x08009f1d
 8009f58:	08009f1d 	.word	0x08009f1d
 8009f5c:	08009f1d 	.word	0x08009f1d
 8009f60:	0800a0ad 	.word	0x0800a0ad
 8009f64:	08009fd1 	.word	0x08009fd1
 8009f68:	0800a08f 	.word	0x0800a08f
 8009f6c:	08009f1d 	.word	0x08009f1d
 8009f70:	08009f1d 	.word	0x08009f1d
 8009f74:	0800a0cf 	.word	0x0800a0cf
 8009f78:	08009f1d 	.word	0x08009f1d
 8009f7c:	08009fd1 	.word	0x08009fd1
 8009f80:	08009f1d 	.word	0x08009f1d
 8009f84:	08009f1d 	.word	0x08009f1d
 8009f88:	0800a097 	.word	0x0800a097
 8009f8c:	682b      	ldr	r3, [r5, #0]
 8009f8e:	1d1a      	adds	r2, r3, #4
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	602a      	str	r2, [r5, #0]
 8009f94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009f98:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009f9c:	2301      	movs	r3, #1
 8009f9e:	e0a3      	b.n	800a0e8 <_printf_i+0x1f4>
 8009fa0:	6820      	ldr	r0, [r4, #0]
 8009fa2:	6829      	ldr	r1, [r5, #0]
 8009fa4:	0606      	lsls	r6, r0, #24
 8009fa6:	f101 0304 	add.w	r3, r1, #4
 8009faa:	d50a      	bpl.n	8009fc2 <_printf_i+0xce>
 8009fac:	680e      	ldr	r6, [r1, #0]
 8009fae:	602b      	str	r3, [r5, #0]
 8009fb0:	2e00      	cmp	r6, #0
 8009fb2:	da03      	bge.n	8009fbc <_printf_i+0xc8>
 8009fb4:	232d      	movs	r3, #45	; 0x2d
 8009fb6:	4276      	negs	r6, r6
 8009fb8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009fbc:	485e      	ldr	r0, [pc, #376]	; (800a138 <_printf_i+0x244>)
 8009fbe:	230a      	movs	r3, #10
 8009fc0:	e019      	b.n	8009ff6 <_printf_i+0x102>
 8009fc2:	680e      	ldr	r6, [r1, #0]
 8009fc4:	602b      	str	r3, [r5, #0]
 8009fc6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009fca:	bf18      	it	ne
 8009fcc:	b236      	sxthne	r6, r6
 8009fce:	e7ef      	b.n	8009fb0 <_printf_i+0xbc>
 8009fd0:	682b      	ldr	r3, [r5, #0]
 8009fd2:	6820      	ldr	r0, [r4, #0]
 8009fd4:	1d19      	adds	r1, r3, #4
 8009fd6:	6029      	str	r1, [r5, #0]
 8009fd8:	0601      	lsls	r1, r0, #24
 8009fda:	d501      	bpl.n	8009fe0 <_printf_i+0xec>
 8009fdc:	681e      	ldr	r6, [r3, #0]
 8009fde:	e002      	b.n	8009fe6 <_printf_i+0xf2>
 8009fe0:	0646      	lsls	r6, r0, #25
 8009fe2:	d5fb      	bpl.n	8009fdc <_printf_i+0xe8>
 8009fe4:	881e      	ldrh	r6, [r3, #0]
 8009fe6:	4854      	ldr	r0, [pc, #336]	; (800a138 <_printf_i+0x244>)
 8009fe8:	2f6f      	cmp	r7, #111	; 0x6f
 8009fea:	bf0c      	ite	eq
 8009fec:	2308      	moveq	r3, #8
 8009fee:	230a      	movne	r3, #10
 8009ff0:	2100      	movs	r1, #0
 8009ff2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009ff6:	6865      	ldr	r5, [r4, #4]
 8009ff8:	60a5      	str	r5, [r4, #8]
 8009ffa:	2d00      	cmp	r5, #0
 8009ffc:	bfa2      	ittt	ge
 8009ffe:	6821      	ldrge	r1, [r4, #0]
 800a000:	f021 0104 	bicge.w	r1, r1, #4
 800a004:	6021      	strge	r1, [r4, #0]
 800a006:	b90e      	cbnz	r6, 800a00c <_printf_i+0x118>
 800a008:	2d00      	cmp	r5, #0
 800a00a:	d04d      	beq.n	800a0a8 <_printf_i+0x1b4>
 800a00c:	4615      	mov	r5, r2
 800a00e:	fbb6 f1f3 	udiv	r1, r6, r3
 800a012:	fb03 6711 	mls	r7, r3, r1, r6
 800a016:	5dc7      	ldrb	r7, [r0, r7]
 800a018:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a01c:	4637      	mov	r7, r6
 800a01e:	42bb      	cmp	r3, r7
 800a020:	460e      	mov	r6, r1
 800a022:	d9f4      	bls.n	800a00e <_printf_i+0x11a>
 800a024:	2b08      	cmp	r3, #8
 800a026:	d10b      	bne.n	800a040 <_printf_i+0x14c>
 800a028:	6823      	ldr	r3, [r4, #0]
 800a02a:	07de      	lsls	r6, r3, #31
 800a02c:	d508      	bpl.n	800a040 <_printf_i+0x14c>
 800a02e:	6923      	ldr	r3, [r4, #16]
 800a030:	6861      	ldr	r1, [r4, #4]
 800a032:	4299      	cmp	r1, r3
 800a034:	bfde      	ittt	le
 800a036:	2330      	movle	r3, #48	; 0x30
 800a038:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a03c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800a040:	1b52      	subs	r2, r2, r5
 800a042:	6122      	str	r2, [r4, #16]
 800a044:	f8cd a000 	str.w	sl, [sp]
 800a048:	464b      	mov	r3, r9
 800a04a:	aa03      	add	r2, sp, #12
 800a04c:	4621      	mov	r1, r4
 800a04e:	4640      	mov	r0, r8
 800a050:	f7ff fee2 	bl	8009e18 <_printf_common>
 800a054:	3001      	adds	r0, #1
 800a056:	d14c      	bne.n	800a0f2 <_printf_i+0x1fe>
 800a058:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a05c:	b004      	add	sp, #16
 800a05e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a062:	4835      	ldr	r0, [pc, #212]	; (800a138 <_printf_i+0x244>)
 800a064:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a068:	6829      	ldr	r1, [r5, #0]
 800a06a:	6823      	ldr	r3, [r4, #0]
 800a06c:	f851 6b04 	ldr.w	r6, [r1], #4
 800a070:	6029      	str	r1, [r5, #0]
 800a072:	061d      	lsls	r5, r3, #24
 800a074:	d514      	bpl.n	800a0a0 <_printf_i+0x1ac>
 800a076:	07df      	lsls	r7, r3, #31
 800a078:	bf44      	itt	mi
 800a07a:	f043 0320 	orrmi.w	r3, r3, #32
 800a07e:	6023      	strmi	r3, [r4, #0]
 800a080:	b91e      	cbnz	r6, 800a08a <_printf_i+0x196>
 800a082:	6823      	ldr	r3, [r4, #0]
 800a084:	f023 0320 	bic.w	r3, r3, #32
 800a088:	6023      	str	r3, [r4, #0]
 800a08a:	2310      	movs	r3, #16
 800a08c:	e7b0      	b.n	8009ff0 <_printf_i+0xfc>
 800a08e:	6823      	ldr	r3, [r4, #0]
 800a090:	f043 0320 	orr.w	r3, r3, #32
 800a094:	6023      	str	r3, [r4, #0]
 800a096:	2378      	movs	r3, #120	; 0x78
 800a098:	4828      	ldr	r0, [pc, #160]	; (800a13c <_printf_i+0x248>)
 800a09a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a09e:	e7e3      	b.n	800a068 <_printf_i+0x174>
 800a0a0:	0659      	lsls	r1, r3, #25
 800a0a2:	bf48      	it	mi
 800a0a4:	b2b6      	uxthmi	r6, r6
 800a0a6:	e7e6      	b.n	800a076 <_printf_i+0x182>
 800a0a8:	4615      	mov	r5, r2
 800a0aa:	e7bb      	b.n	800a024 <_printf_i+0x130>
 800a0ac:	682b      	ldr	r3, [r5, #0]
 800a0ae:	6826      	ldr	r6, [r4, #0]
 800a0b0:	6961      	ldr	r1, [r4, #20]
 800a0b2:	1d18      	adds	r0, r3, #4
 800a0b4:	6028      	str	r0, [r5, #0]
 800a0b6:	0635      	lsls	r5, r6, #24
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	d501      	bpl.n	800a0c0 <_printf_i+0x1cc>
 800a0bc:	6019      	str	r1, [r3, #0]
 800a0be:	e002      	b.n	800a0c6 <_printf_i+0x1d2>
 800a0c0:	0670      	lsls	r0, r6, #25
 800a0c2:	d5fb      	bpl.n	800a0bc <_printf_i+0x1c8>
 800a0c4:	8019      	strh	r1, [r3, #0]
 800a0c6:	2300      	movs	r3, #0
 800a0c8:	6123      	str	r3, [r4, #16]
 800a0ca:	4615      	mov	r5, r2
 800a0cc:	e7ba      	b.n	800a044 <_printf_i+0x150>
 800a0ce:	682b      	ldr	r3, [r5, #0]
 800a0d0:	1d1a      	adds	r2, r3, #4
 800a0d2:	602a      	str	r2, [r5, #0]
 800a0d4:	681d      	ldr	r5, [r3, #0]
 800a0d6:	6862      	ldr	r2, [r4, #4]
 800a0d8:	2100      	movs	r1, #0
 800a0da:	4628      	mov	r0, r5
 800a0dc:	f7f6 f890 	bl	8000200 <memchr>
 800a0e0:	b108      	cbz	r0, 800a0e6 <_printf_i+0x1f2>
 800a0e2:	1b40      	subs	r0, r0, r5
 800a0e4:	6060      	str	r0, [r4, #4]
 800a0e6:	6863      	ldr	r3, [r4, #4]
 800a0e8:	6123      	str	r3, [r4, #16]
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a0f0:	e7a8      	b.n	800a044 <_printf_i+0x150>
 800a0f2:	6923      	ldr	r3, [r4, #16]
 800a0f4:	462a      	mov	r2, r5
 800a0f6:	4649      	mov	r1, r9
 800a0f8:	4640      	mov	r0, r8
 800a0fa:	47d0      	blx	sl
 800a0fc:	3001      	adds	r0, #1
 800a0fe:	d0ab      	beq.n	800a058 <_printf_i+0x164>
 800a100:	6823      	ldr	r3, [r4, #0]
 800a102:	079b      	lsls	r3, r3, #30
 800a104:	d413      	bmi.n	800a12e <_printf_i+0x23a>
 800a106:	68e0      	ldr	r0, [r4, #12]
 800a108:	9b03      	ldr	r3, [sp, #12]
 800a10a:	4298      	cmp	r0, r3
 800a10c:	bfb8      	it	lt
 800a10e:	4618      	movlt	r0, r3
 800a110:	e7a4      	b.n	800a05c <_printf_i+0x168>
 800a112:	2301      	movs	r3, #1
 800a114:	4632      	mov	r2, r6
 800a116:	4649      	mov	r1, r9
 800a118:	4640      	mov	r0, r8
 800a11a:	47d0      	blx	sl
 800a11c:	3001      	adds	r0, #1
 800a11e:	d09b      	beq.n	800a058 <_printf_i+0x164>
 800a120:	3501      	adds	r5, #1
 800a122:	68e3      	ldr	r3, [r4, #12]
 800a124:	9903      	ldr	r1, [sp, #12]
 800a126:	1a5b      	subs	r3, r3, r1
 800a128:	42ab      	cmp	r3, r5
 800a12a:	dcf2      	bgt.n	800a112 <_printf_i+0x21e>
 800a12c:	e7eb      	b.n	800a106 <_printf_i+0x212>
 800a12e:	2500      	movs	r5, #0
 800a130:	f104 0619 	add.w	r6, r4, #25
 800a134:	e7f5      	b.n	800a122 <_printf_i+0x22e>
 800a136:	bf00      	nop
 800a138:	0800a6c9 	.word	0x0800a6c9
 800a13c:	0800a6da 	.word	0x0800a6da

0800a140 <_sbrk_r>:
 800a140:	b538      	push	{r3, r4, r5, lr}
 800a142:	4d06      	ldr	r5, [pc, #24]	; (800a15c <_sbrk_r+0x1c>)
 800a144:	2300      	movs	r3, #0
 800a146:	4604      	mov	r4, r0
 800a148:	4608      	mov	r0, r1
 800a14a:	602b      	str	r3, [r5, #0]
 800a14c:	f7f7 fe00 	bl	8001d50 <_sbrk>
 800a150:	1c43      	adds	r3, r0, #1
 800a152:	d102      	bne.n	800a15a <_sbrk_r+0x1a>
 800a154:	682b      	ldr	r3, [r5, #0]
 800a156:	b103      	cbz	r3, 800a15a <_sbrk_r+0x1a>
 800a158:	6023      	str	r3, [r4, #0]
 800a15a:	bd38      	pop	{r3, r4, r5, pc}
 800a15c:	2001352c 	.word	0x2001352c

0800a160 <__sread>:
 800a160:	b510      	push	{r4, lr}
 800a162:	460c      	mov	r4, r1
 800a164:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a168:	f000 f8a0 	bl	800a2ac <_read_r>
 800a16c:	2800      	cmp	r0, #0
 800a16e:	bfab      	itete	ge
 800a170:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a172:	89a3      	ldrhlt	r3, [r4, #12]
 800a174:	181b      	addge	r3, r3, r0
 800a176:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a17a:	bfac      	ite	ge
 800a17c:	6563      	strge	r3, [r4, #84]	; 0x54
 800a17e:	81a3      	strhlt	r3, [r4, #12]
 800a180:	bd10      	pop	{r4, pc}

0800a182 <__swrite>:
 800a182:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a186:	461f      	mov	r7, r3
 800a188:	898b      	ldrh	r3, [r1, #12]
 800a18a:	05db      	lsls	r3, r3, #23
 800a18c:	4605      	mov	r5, r0
 800a18e:	460c      	mov	r4, r1
 800a190:	4616      	mov	r6, r2
 800a192:	d505      	bpl.n	800a1a0 <__swrite+0x1e>
 800a194:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a198:	2302      	movs	r3, #2
 800a19a:	2200      	movs	r2, #0
 800a19c:	f000 f868 	bl	800a270 <_lseek_r>
 800a1a0:	89a3      	ldrh	r3, [r4, #12]
 800a1a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a1a6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a1aa:	81a3      	strh	r3, [r4, #12]
 800a1ac:	4632      	mov	r2, r6
 800a1ae:	463b      	mov	r3, r7
 800a1b0:	4628      	mov	r0, r5
 800a1b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a1b6:	f000 b817 	b.w	800a1e8 <_write_r>

0800a1ba <__sseek>:
 800a1ba:	b510      	push	{r4, lr}
 800a1bc:	460c      	mov	r4, r1
 800a1be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1c2:	f000 f855 	bl	800a270 <_lseek_r>
 800a1c6:	1c43      	adds	r3, r0, #1
 800a1c8:	89a3      	ldrh	r3, [r4, #12]
 800a1ca:	bf15      	itete	ne
 800a1cc:	6560      	strne	r0, [r4, #84]	; 0x54
 800a1ce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a1d2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a1d6:	81a3      	strheq	r3, [r4, #12]
 800a1d8:	bf18      	it	ne
 800a1da:	81a3      	strhne	r3, [r4, #12]
 800a1dc:	bd10      	pop	{r4, pc}

0800a1de <__sclose>:
 800a1de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1e2:	f000 b813 	b.w	800a20c <_close_r>
	...

0800a1e8 <_write_r>:
 800a1e8:	b538      	push	{r3, r4, r5, lr}
 800a1ea:	4d07      	ldr	r5, [pc, #28]	; (800a208 <_write_r+0x20>)
 800a1ec:	4604      	mov	r4, r0
 800a1ee:	4608      	mov	r0, r1
 800a1f0:	4611      	mov	r1, r2
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	602a      	str	r2, [r5, #0]
 800a1f6:	461a      	mov	r2, r3
 800a1f8:	f7f7 fd59 	bl	8001cae <_write>
 800a1fc:	1c43      	adds	r3, r0, #1
 800a1fe:	d102      	bne.n	800a206 <_write_r+0x1e>
 800a200:	682b      	ldr	r3, [r5, #0]
 800a202:	b103      	cbz	r3, 800a206 <_write_r+0x1e>
 800a204:	6023      	str	r3, [r4, #0]
 800a206:	bd38      	pop	{r3, r4, r5, pc}
 800a208:	2001352c 	.word	0x2001352c

0800a20c <_close_r>:
 800a20c:	b538      	push	{r3, r4, r5, lr}
 800a20e:	4d06      	ldr	r5, [pc, #24]	; (800a228 <_close_r+0x1c>)
 800a210:	2300      	movs	r3, #0
 800a212:	4604      	mov	r4, r0
 800a214:	4608      	mov	r0, r1
 800a216:	602b      	str	r3, [r5, #0]
 800a218:	f7f7 fd65 	bl	8001ce6 <_close>
 800a21c:	1c43      	adds	r3, r0, #1
 800a21e:	d102      	bne.n	800a226 <_close_r+0x1a>
 800a220:	682b      	ldr	r3, [r5, #0]
 800a222:	b103      	cbz	r3, 800a226 <_close_r+0x1a>
 800a224:	6023      	str	r3, [r4, #0]
 800a226:	bd38      	pop	{r3, r4, r5, pc}
 800a228:	2001352c 	.word	0x2001352c

0800a22c <_fstat_r>:
 800a22c:	b538      	push	{r3, r4, r5, lr}
 800a22e:	4d07      	ldr	r5, [pc, #28]	; (800a24c <_fstat_r+0x20>)
 800a230:	2300      	movs	r3, #0
 800a232:	4604      	mov	r4, r0
 800a234:	4608      	mov	r0, r1
 800a236:	4611      	mov	r1, r2
 800a238:	602b      	str	r3, [r5, #0]
 800a23a:	f7f7 fd60 	bl	8001cfe <_fstat>
 800a23e:	1c43      	adds	r3, r0, #1
 800a240:	d102      	bne.n	800a248 <_fstat_r+0x1c>
 800a242:	682b      	ldr	r3, [r5, #0]
 800a244:	b103      	cbz	r3, 800a248 <_fstat_r+0x1c>
 800a246:	6023      	str	r3, [r4, #0]
 800a248:	bd38      	pop	{r3, r4, r5, pc}
 800a24a:	bf00      	nop
 800a24c:	2001352c 	.word	0x2001352c

0800a250 <_isatty_r>:
 800a250:	b538      	push	{r3, r4, r5, lr}
 800a252:	4d06      	ldr	r5, [pc, #24]	; (800a26c <_isatty_r+0x1c>)
 800a254:	2300      	movs	r3, #0
 800a256:	4604      	mov	r4, r0
 800a258:	4608      	mov	r0, r1
 800a25a:	602b      	str	r3, [r5, #0]
 800a25c:	f7f7 fd5f 	bl	8001d1e <_isatty>
 800a260:	1c43      	adds	r3, r0, #1
 800a262:	d102      	bne.n	800a26a <_isatty_r+0x1a>
 800a264:	682b      	ldr	r3, [r5, #0]
 800a266:	b103      	cbz	r3, 800a26a <_isatty_r+0x1a>
 800a268:	6023      	str	r3, [r4, #0]
 800a26a:	bd38      	pop	{r3, r4, r5, pc}
 800a26c:	2001352c 	.word	0x2001352c

0800a270 <_lseek_r>:
 800a270:	b538      	push	{r3, r4, r5, lr}
 800a272:	4d07      	ldr	r5, [pc, #28]	; (800a290 <_lseek_r+0x20>)
 800a274:	4604      	mov	r4, r0
 800a276:	4608      	mov	r0, r1
 800a278:	4611      	mov	r1, r2
 800a27a:	2200      	movs	r2, #0
 800a27c:	602a      	str	r2, [r5, #0]
 800a27e:	461a      	mov	r2, r3
 800a280:	f7f7 fd58 	bl	8001d34 <_lseek>
 800a284:	1c43      	adds	r3, r0, #1
 800a286:	d102      	bne.n	800a28e <_lseek_r+0x1e>
 800a288:	682b      	ldr	r3, [r5, #0]
 800a28a:	b103      	cbz	r3, 800a28e <_lseek_r+0x1e>
 800a28c:	6023      	str	r3, [r4, #0]
 800a28e:	bd38      	pop	{r3, r4, r5, pc}
 800a290:	2001352c 	.word	0x2001352c

0800a294 <__malloc_lock>:
 800a294:	4801      	ldr	r0, [pc, #4]	; (800a29c <__malloc_lock+0x8>)
 800a296:	f7ff bb1d 	b.w	80098d4 <__retarget_lock_acquire_recursive>
 800a29a:	bf00      	nop
 800a29c:	20013520 	.word	0x20013520

0800a2a0 <__malloc_unlock>:
 800a2a0:	4801      	ldr	r0, [pc, #4]	; (800a2a8 <__malloc_unlock+0x8>)
 800a2a2:	f7ff bb18 	b.w	80098d6 <__retarget_lock_release_recursive>
 800a2a6:	bf00      	nop
 800a2a8:	20013520 	.word	0x20013520

0800a2ac <_read_r>:
 800a2ac:	b538      	push	{r3, r4, r5, lr}
 800a2ae:	4d07      	ldr	r5, [pc, #28]	; (800a2cc <_read_r+0x20>)
 800a2b0:	4604      	mov	r4, r0
 800a2b2:	4608      	mov	r0, r1
 800a2b4:	4611      	mov	r1, r2
 800a2b6:	2200      	movs	r2, #0
 800a2b8:	602a      	str	r2, [r5, #0]
 800a2ba:	461a      	mov	r2, r3
 800a2bc:	f7f7 fcda 	bl	8001c74 <_read>
 800a2c0:	1c43      	adds	r3, r0, #1
 800a2c2:	d102      	bne.n	800a2ca <_read_r+0x1e>
 800a2c4:	682b      	ldr	r3, [r5, #0]
 800a2c6:	b103      	cbz	r3, 800a2ca <_read_r+0x1e>
 800a2c8:	6023      	str	r3, [r4, #0]
 800a2ca:	bd38      	pop	{r3, r4, r5, pc}
 800a2cc:	2001352c 	.word	0x2001352c

0800a2d0 <_init>:
 800a2d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2d2:	bf00      	nop
 800a2d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2d6:	bc08      	pop	{r3}
 800a2d8:	469e      	mov	lr, r3
 800a2da:	4770      	bx	lr

0800a2dc <_fini>:
 800a2dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2de:	bf00      	nop
 800a2e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2e2:	bc08      	pop	{r3}
 800a2e4:	469e      	mov	lr, r3
 800a2e6:	4770      	bx	lr
