git clone --depth 1 --no-tags https://github.com/secworks/blabla.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87735149
git clone --depth 1 --no-tags https://github.com/brunoogata/CatCORE-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87254277
git clone --depth 1 --no-tags https://github.com/m13253/sbmips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92018771
git clone --depth 1 --no-tags https://github.com/formigoni-ufv/OC1_MIPS_Processador.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92528448
git clone --depth 1 --no-tags https://github.com/Thzn/RISC-microprocessor-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94228923
git clone --depth 1 --no-tags https://github.com/hsjing/AWAKE-bpm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91031796
git clone --depth 1 --no-tags https://github.com/cindychip/CS250_syn_report.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90282337
git clone --depth 1 --no-tags https://github.com/stffrdhrn/dram_tester.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91136793
git clone --depth 1 --no-tags https://github.com/antoinemadec/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93432340
git clone --depth 1 --no-tags https://github.com/djole995/FBless_2D_GPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90838341
git clone --depth 1 --no-tags https://github.com/AroshikaFernando/Single-Cycle-ARM-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90113545
git clone --depth 1 --no-tags https://github.com/CloudyPadmal/Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90706005
git clone --depth 1 --no-tags https://github.com/viktor-prutyanov/vga-uart-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90654624
git clone --depth 1 --no-tags https://github.com/jardelufc/CM0XilinxBasys3DesignKit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94122033
git clone --depth 1 --no-tags https://github.com/jianjieluo/2017-SYSU-ECOP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92796975
git clone --depth 1 --no-tags https://github.com/ChengzhiCU/pipeline_MIPScpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91690738
git clone --depth 1 --no-tags https://github.com/rsanchez-dv/CECS_341_Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88303367
git clone --depth 1 --no-tags https://github.com/AndreiHanu/THGEM-Camera-DAQ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92937594
git clone --depth 1 --no-tags https://github.com/jdmansour/kc705-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94090016
git clone --depth 1 --no-tags https://github.com/florix/DLX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90985240
git clone --depth 1 --no-tags https://github.com/swarna-j/MD5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91570974
git clone --depth 1 --no-tags https://github.com/willh99/Verilog-Demos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87469183
git clone --depth 1 --no-tags https://github.com/jdvalera/zybo-wifi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91400744
git clone --depth 1 --no-tags https://github.com/mizator/Logterv_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91967910
git clone --depth 1 --no-tags https://github.com/YanB25/MyCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91712433
git clone --depth 1 --no-tags https://github.com/hangryusprime/Zybo_xc7z010_LED_Blinker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92993227
git clone --depth 1 --no-tags https://github.com/LokiZhangC/VisionerTech_VMG-PROV_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93739333
git clone --depth 1 --no-tags https://github.com/mvssarath/Synthesis-of-Different-types-of-adders-in-VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91368662
git clone --depth 1 --no-tags https://github.com/yuri-panchul/2017-novosibirsk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91006831
git clone --depth 1 --no-tags https://github.com/bzhmaddog/lcdDMD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87707285
git clone --depth 1 --no-tags https://github.com/bluecmd/mandelbrot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87456876
git clone --depth 1 --no-tags https://github.com/osecpu/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88350538
git clone --depth 1 --no-tags https://github.com/dbeatrice353/Vehicle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91993565
git clone --depth 1 --no-tags https://github.com/jamessafko/Verilog_to_Benchmark.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93080439
git clone --depth 1 --no-tags https://github.com/timnkwong/MIPS_pipeline_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93980168
git clone --depth 1 --no-tags https://github.com/leviathanch/picorv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93486429
git clone --depth 1 --no-tags https://github.com/JarryShaw/DigitLock-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90033582
git clone --depth 1 --no-tags https://github.com/JNZhao/FPGA-Football-Shooting-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90225390
git clone --depth 1 --no-tags https://github.com/wxShen/Single_Cycle_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92262860
git clone --depth 1 --no-tags https://github.com/lyuyangly/MB_LITE_SOPC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93322620
git clone --depth 1 --no-tags https://github.com/PrakashLuu/mesi_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89868365
git clone --depth 1 --no-tags https://github.com/Datar93/32-point-Inverse-Fast-Fourier-Transform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93659370
git clone --depth 1 --no-tags https://github.com/jibinbabu/Coding_Project_Verilog_HDl_QAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93189098
git clone --depth 1 --no-tags https://github.com/nalexopo/16-bit-to-4-digit-7-seg-led-driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87257637
git clone --depth 1 --no-tags https://github.com/sgeorge6/Floating-Point-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88180227
git clone --depth 1 --no-tags https://github.com/snaulh/testbench_filter_system_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89727620
git clone --depth 1 --no-tags https://github.com/eltinian/i2c-flash-memory-model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89654288
git clone --depth 1 --no-tags https://github.com/victor-lucio/LucioCore-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89798154
git clone --depth 1 --no-tags https://github.com/LeafyWang/CPU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93514991
git clone --depth 1 --no-tags https://github.com/GreenNeedle/tANS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89909365
git clone --depth 1 --no-tags https://github.com/ProdigiousMelon/Verilog-SingleCyle-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87829069
git clone --depth 1 --no-tags https://github.com/nrndda/anvyl_picorv32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88990673
git clone --depth 1 --no-tags https://github.com/HovanesBakchagyan/FSM_Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90054810
git clone --depth 1 --no-tags https://github.com/jaaguzmanro/piano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91985180
git clone --depth 1 --no-tags https://github.com/erikv85/fpga-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91481003
git clone --depth 1 --no-tags https://github.com/griffinurton/EE480Project4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89282782
git clone --depth 1 --no-tags https://github.com/KoreyChen/DAC7512_Q11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92385674
git clone --depth 1 --no-tags https://github.com/ashuihui/Fpga_study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92476389
git clone --depth 1 --no-tags https://github.com/DH1994/RubiksProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92940435
git clone --depth 1 --no-tags https://github.com/saket404/FPGA_Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94171507
git clone --depth 1 --no-tags https://github.com/devsonqueiroz/processadormips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92732492
git clone --depth 1 --no-tags https://github.com/fzy97/digital_piano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93524446
git clone --depth 1 --no-tags https://github.com/seth-shouxi/git_learn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93356564
git clone --depth 1 --no-tags https://github.com/Eddie0214/Digital-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88420105
git clone --depth 1 --no-tags https://github.com/QingqingX/MPI_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88659338
git clone --depth 1 --no-tags https://github.com/liewhnic/Lab_Digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87318946
git clone --depth 1 --no-tags https://github.com/fabimarin3/Proyecto-2-Grupo-11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87350094
git clone --depth 1 --no-tags https://github.com/renanbabinski/SISTEMAS-DIGITAIS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88364584
git clone --depth 1 --no-tags https://github.com/SparshAgarwal/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87881270
git clone --depth 1 --no-tags https://github.com/ship-cse/seven_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87977470
git clone --depth 1 --no-tags https://github.com/cstnaya/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89010156
git clone --depth 1 --no-tags https://github.com/jeklen/digitalClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88596182
git clone --depth 1 --no-tags https://github.com/vava24680/CO_Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93550240
git clone --depth 1 --no-tags https://github.com/agalin920/mips-processor-pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92291075
git clone --depth 1 --no-tags https://github.com/thiagofigcosta/nanoRisk-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90988076
git clone --depth 1 --no-tags https://github.com/tsinghua-yuhs15/SingleCycle_Cpu_Homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90367069
git clone --depth 1 --no-tags https://github.com/AndreiHanu/FT2232H_RX_LED_TEST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90548957
git clone --depth 1 --no-tags https://github.com/Yasaman1997/Traffic-Light-Control-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90655909
git clone --depth 1 --no-tags https://github.com/miabonillapa/camara.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91195628
git clone --depth 1 --no-tags https://github.com/HDL-tutorial/xillinux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93361501
git clone --depth 1 --no-tags https://github.com/EudsonSouza/ProjetoSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93549787
git clone --depth 1 --no-tags https://github.com/jddelgado95/Proyecto-3-Grupo-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93465904
git clone --depth 1 --no-tags https://github.com/LakshikaDamithri/CO-224-course-project-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94009358
git clone --depth 1 --no-tags https://github.com/creex9/SSP_CRC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92595155
git clone --depth 1 --no-tags https://github.com/edmond-jk/Workspace_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92549683
git clone --depth 1 --no-tags https://github.com/specialforcea/chipcontrolfpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94121503
git clone --depth 1 --no-tags https://github.com/RyanLoringCooper/COEN122Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92111511
git clone --depth 1 --no-tags https://github.com/kinsuord/verilog_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92115871
git clone --depth 1 --no-tags https://github.com/sideshowdave7/usbdac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92201811
git clone --depth 1 --no-tags https://github.com/cuiwenqi/frequency.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92240754
git clone --depth 1 --no-tags https://github.com/BHChoEE/CAFinal2017.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92710617
git clone --depth 1 --no-tags https://github.com/IvanQin/grad_project_DNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87556149
git clone --depth 1 --no-tags https://github.com/0316038/CO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88264322
git clone --depth 1 --no-tags https://github.com/jianwei-sun/G14_BlackDuckDown.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87884074
git clone --depth 1 --no-tags https://github.com/wondervictor/AlarmClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87922171
git clone --depth 1 --no-tags https://github.com/Cuberick-Asuna/FPGA_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88153028
git clone --depth 1 --no-tags https://github.com/UOETianleZhang/Snake_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88275433
git clone --depth 1 --no-tags https://github.com/dariuslu/ECE532.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88198370
git clone --depth 1 --no-tags https://github.com/CloudyPadmal/Processor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88693951
git clone --depth 1 --no-tags https://github.com/StevenVentura/LineFollowerBot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89102098
