{"Source Block": ["hdl/library/spi_engine/spi_engine_offload/spi_engine_offload.v@43:53@HdlIdDef", "parameter SDO_MEM_ADDR_WIDTH = 4;\n\nreg spi_active = 1'b0;\n\nreg [CMD_MEM_ADDR_WIDTH-1:0] ctrl_cmd_wr_addr = 'h00;\nreg [CMD_MEM_ADDR_WIDTH-1:0] spi_cmd_rd_addr = 'h00;\nreg [SDO_MEM_ADDR_WIDTH-1:0] ctrl_sdo_wr_addr = 'h00;\nreg [SDO_MEM_ADDR_WIDTH-1:0] spi_sdo_rd_addr = 'h00;\n\nreg [15:0] cmd_mem[0:2**CMD_MEM_ADDR_WIDTH-1];\nreg [7:0] sdo_mem[0:2**SDO_MEM_ADDR_WIDTH-1];\n"], "Clone Blocks": [["hdl/library/spi_engine/spi_engine_offload/spi_engine_offload.v@44:54", "\nreg spi_active = 1'b0;\n\nreg [CMD_MEM_ADDR_WIDTH-1:0] ctrl_cmd_wr_addr = 'h00;\nreg [CMD_MEM_ADDR_WIDTH-1:0] spi_cmd_rd_addr = 'h00;\nreg [SDO_MEM_ADDR_WIDTH-1:0] ctrl_sdo_wr_addr = 'h00;\nreg [SDO_MEM_ADDR_WIDTH-1:0] spi_sdo_rd_addr = 'h00;\n\nreg [15:0] cmd_mem[0:2**CMD_MEM_ADDR_WIDTH-1];\nreg [7:0] sdo_mem[0:2**SDO_MEM_ADDR_WIDTH-1];\n\n"], ["hdl/library/spi_engine/spi_engine_offload/spi_engine_offload.v@45:55", "reg spi_active = 1'b0;\n\nreg [CMD_MEM_ADDR_WIDTH-1:0] ctrl_cmd_wr_addr = 'h00;\nreg [CMD_MEM_ADDR_WIDTH-1:0] spi_cmd_rd_addr = 'h00;\nreg [SDO_MEM_ADDR_WIDTH-1:0] ctrl_sdo_wr_addr = 'h00;\nreg [SDO_MEM_ADDR_WIDTH-1:0] spi_sdo_rd_addr = 'h00;\n\nreg [15:0] cmd_mem[0:2**CMD_MEM_ADDR_WIDTH-1];\nreg [7:0] sdo_mem[0:2**SDO_MEM_ADDR_WIDTH-1];\n\nwire [CMD_MEM_ADDR_WIDTH-1:0] spi_cmd_rd_addr_next;\n"], ["hdl/library/spi_engine/spi_engine_offload/spi_engine_offload.v@40:50", "\nparameter SPI_CLK_ASYNC = 0;\nparameter CMD_MEM_ADDR_WIDTH = 4;\nparameter SDO_MEM_ADDR_WIDTH = 4;\n\nreg spi_active = 1'b0;\n\nreg [CMD_MEM_ADDR_WIDTH-1:0] ctrl_cmd_wr_addr = 'h00;\nreg [CMD_MEM_ADDR_WIDTH-1:0] spi_cmd_rd_addr = 'h00;\nreg [SDO_MEM_ADDR_WIDTH-1:0] ctrl_sdo_wr_addr = 'h00;\nreg [SDO_MEM_ADDR_WIDTH-1:0] spi_sdo_rd_addr = 'h00;\n"], ["hdl/library/spi_engine/spi_engine_offload/spi_engine_offload.v@47:57", "reg [CMD_MEM_ADDR_WIDTH-1:0] ctrl_cmd_wr_addr = 'h00;\nreg [CMD_MEM_ADDR_WIDTH-1:0] spi_cmd_rd_addr = 'h00;\nreg [SDO_MEM_ADDR_WIDTH-1:0] ctrl_sdo_wr_addr = 'h00;\nreg [SDO_MEM_ADDR_WIDTH-1:0] spi_sdo_rd_addr = 'h00;\n\nreg [15:0] cmd_mem[0:2**CMD_MEM_ADDR_WIDTH-1];\nreg [7:0] sdo_mem[0:2**SDO_MEM_ADDR_WIDTH-1];\n\nwire [CMD_MEM_ADDR_WIDTH-1:0] spi_cmd_rd_addr_next;\nwire spi_enable;\n\n"], ["hdl/library/spi_engine/spi_engine_offload/spi_engine_offload.v@42:52", "parameter CMD_MEM_ADDR_WIDTH = 4;\nparameter SDO_MEM_ADDR_WIDTH = 4;\n\nreg spi_active = 1'b0;\n\nreg [CMD_MEM_ADDR_WIDTH-1:0] ctrl_cmd_wr_addr = 'h00;\nreg [CMD_MEM_ADDR_WIDTH-1:0] spi_cmd_rd_addr = 'h00;\nreg [SDO_MEM_ADDR_WIDTH-1:0] ctrl_sdo_wr_addr = 'h00;\nreg [SDO_MEM_ADDR_WIDTH-1:0] spi_sdo_rd_addr = 'h00;\n\nreg [15:0] cmd_mem[0:2**CMD_MEM_ADDR_WIDTH-1];\n"], ["hdl/library/spi_engine/spi_engine_offload/spi_engine_offload.v@48:58", "reg [CMD_MEM_ADDR_WIDTH-1:0] spi_cmd_rd_addr = 'h00;\nreg [SDO_MEM_ADDR_WIDTH-1:0] ctrl_sdo_wr_addr = 'h00;\nreg [SDO_MEM_ADDR_WIDTH-1:0] spi_sdo_rd_addr = 'h00;\n\nreg [15:0] cmd_mem[0:2**CMD_MEM_ADDR_WIDTH-1];\nreg [7:0] sdo_mem[0:2**SDO_MEM_ADDR_WIDTH-1];\n\nwire [CMD_MEM_ADDR_WIDTH-1:0] spi_cmd_rd_addr_next;\nwire spi_enable;\n\nassign cmd_valid = spi_active;\n"]], "Diff Content": {"Delete": [[48, "reg [CMD_MEM_ADDR_WIDTH-1:0] spi_cmd_rd_addr = 'h00;\n"]], "Add": []}}