#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5f0c16828870 .scope module, "ALU_tb" "ALU_tb" 2 4;
 .timescale -9 -12;
v0x5f0c168cb6d0_0 .var/s "A", 31 0;
v0x5f0c168cb7b0_0 .var "ALUControl", 3 0;
v0x5f0c168cb880_0 .var/s "B", 31 0;
v0x5f0c168cb980_0 .net "Result", 31 0, v0x5f0c168cb360_0;  1 drivers
v0x5f0c168cba50_0 .net "Zero", 0 0, L_0x5f0c168dbe90;  1 drivers
v0x5f0c168cbb40_0 .var "expected_result", 31 0;
v0x5f0c168cbbe0_0 .var "expected_zero", 0 0;
v0x5f0c168cbc80_0 .var/i "test_count", 31 0;
v0x5f0c168cbd60_0 .var "test_passed", 0 0;
S_0x5f0c16839350 .scope module, "uut" "ALU" 2 21, 3 3 0, S_0x5f0c16828870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v0x5f0c16839550_0 .net/s "A", 31 0, v0x5f0c168cb6d0_0;  1 drivers
v0x5f0c168cb1c0_0 .net "ALUControl", 3 0, v0x5f0c168cb7b0_0;  1 drivers
v0x5f0c168cb2a0_0 .net/s "B", 31 0, v0x5f0c168cb880_0;  1 drivers
v0x5f0c168cb360_0 .var "Result", 31 0;
v0x5f0c168cb440_0 .net "Zero", 0 0, L_0x5f0c168dbe90;  alias, 1 drivers
L_0x7279e3edb018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5f0c168cb550_0 .net/2u *"_ivl_0", 31 0, L_0x7279e3edb018;  1 drivers
E_0x5f0c168354b0 .event anyedge, v0x5f0c168cb1c0_0, v0x5f0c16839550_0, v0x5f0c168cb2a0_0;
L_0x5f0c168dbe90 .cmp/eq 32, v0x5f0c168cb360_0, L_0x7279e3edb018;
    .scope S_0x5f0c16839350;
T_0 ;
    %wait E_0x5f0c168354b0;
    %load/vec4 v0x5f0c168cb1c0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %load/vec4 v0x5f0c16839550_0;
    %store/vec4 v0x5f0c168cb360_0, 0, 32;
    %jmp T_0.12;
T_0.0 ;
    %load/vec4 v0x5f0c16839550_0;
    %load/vec4 v0x5f0c168cb2a0_0;
    %add;
    %store/vec4 v0x5f0c168cb360_0, 0, 32;
    %jmp T_0.12;
T_0.1 ;
    %load/vec4 v0x5f0c16839550_0;
    %load/vec4 v0x5f0c168cb2a0_0;
    %sub;
    %store/vec4 v0x5f0c168cb360_0, 0, 32;
    %jmp T_0.12;
T_0.2 ;
    %load/vec4 v0x5f0c16839550_0;
    %load/vec4 v0x5f0c168cb2a0_0;
    %xor;
    %store/vec4 v0x5f0c168cb360_0, 0, 32;
    %jmp T_0.12;
T_0.3 ;
    %load/vec4 v0x5f0c16839550_0;
    %load/vec4 v0x5f0c168cb2a0_0;
    %or;
    %store/vec4 v0x5f0c168cb360_0, 0, 32;
    %jmp T_0.12;
T_0.4 ;
    %load/vec4 v0x5f0c16839550_0;
    %load/vec4 v0x5f0c168cb2a0_0;
    %and;
    %store/vec4 v0x5f0c168cb360_0, 0, 32;
    %jmp T_0.12;
T_0.5 ;
    %load/vec4 v0x5f0c16839550_0;
    %load/vec4 v0x5f0c168cb2a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5f0c168cb360_0, 0, 32;
    %jmp T_0.12;
T_0.6 ;
    %load/vec4 v0x5f0c16839550_0;
    %load/vec4 v0x5f0c168cb2a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5f0c168cb360_0, 0, 32;
    %jmp T_0.12;
T_0.7 ;
    %load/vec4 v0x5f0c16839550_0;
    %load/vec4 v0x5f0c168cb2a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5f0c168cb360_0, 0, 32;
    %jmp T_0.12;
T_0.8 ;
    %load/vec4 v0x5f0c16839550_0;
    %load/vec4 v0x5f0c168cb2a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.14, 8;
T_0.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.14, 8;
 ; End of false expr.
    %blend;
T_0.14;
    %store/vec4 v0x5f0c168cb360_0, 0, 32;
    %jmp T_0.12;
T_0.9 ;
    %load/vec4 v0x5f0c16839550_0;
    %load/vec4 v0x5f0c168cb2a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.16, 8;
T_0.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.16, 8;
 ; End of false expr.
    %blend;
T_0.16;
    %store/vec4 v0x5f0c168cb360_0, 0, 32;
    %jmp T_0.12;
T_0.10 ;
    %load/vec4 v0x5f0c16839550_0;
    %store/vec4 v0x5f0c168cb360_0, 0, 32;
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5f0c16828870;
T_1 ;
    %vpi_call 2 31 "$dumpfile", "ALU_tb.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5f0c16828870 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5f0c16828870;
T_2 ;
    %vpi_call 2 37 "$display", "=== ALU Module Testbench ===" {0 0 0};
    %vpi_call 2 38 "$display", "Time\011ALUCtrl\011A\011\011B\011\011Result\011\011Zero\011Expected\011Test Description" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0c168cbd60_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f0c168cbc80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f0c168cb6d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f0c168cb880_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5f0c168cb7b0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 49 "$display", "\012--- Test 1: ALU_ADD (Addition) ---" {0 0 0};
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5f0c168cb6d0_0, 0, 32;
    %pushi/vec4 2271560481, 0, 32;
    %store/vec4 v0x5f0c168cb880_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5f0c168cb7b0_0, 0, 4;
    %pushi/vec4 2576980377, 0, 32;
    %store/vec4 v0x5f0c168cbb40_0, 0, 32;
    %load/vec4 v0x5f0c168cbb40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5f0c168cbbe0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 56 "$display", "%0t\011%b\011%08x\011%08x\011%08x\011%b\011%08x\011%s", $time, v0x5f0c168cb7b0_0, v0x5f0c168cb6d0_0, v0x5f0c168cb880_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0, v0x5f0c168cbb40_0, "ADD: pos+pos" {0 0 0};
    %load/vec4 v0x5f0c168cb980_0;
    %load/vec4 v0x5f0c168cbb40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.2, 4;
    %load/vec4 v0x5f0c168cba50_0;
    %load/vec4 v0x5f0c168cbbe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %vpi_call 2 60 "$display", "\342\234\223 PASS: Addition positive numbers" {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %vpi_call 2 62 "$display", "\342\234\227 FAIL: Expected Result=%08x Zero=%b, got Result=%08x Zero=%b", v0x5f0c168cbb40_0, v0x5f0c168cbbe0_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbd60_0, 0, 1;
T_2.1 ;
    %load/vec4 v0x5f0c168cbc80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f0c168cbc80_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5f0c168cb6d0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f0c168cb880_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5f0c168cb7b0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f0c168cbb40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0c168cbbe0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 73 "$display", "%0t\011%b\011%08x\011%08x\011%08x\011%b\011%08x\011%s", $time, v0x5f0c168cb7b0_0, v0x5f0c168cb6d0_0, v0x5f0c168cb880_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0, v0x5f0c168cbb40_0, "ADD: -1+1=0" {0 0 0};
    %load/vec4 v0x5f0c168cb980_0;
    %load/vec4 v0x5f0c168cbb40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.5, 4;
    %load/vec4 v0x5f0c168cba50_0;
    %load/vec4 v0x5f0c168cbbe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.3, 8;
    %vpi_call 2 77 "$display", "\342\234\223 PASS: Addition zero result" {0 0 0};
    %jmp T_2.4;
T_2.3 ;
    %vpi_call 2 79 "$display", "\342\234\227 FAIL: Expected Result=%08x Zero=%b, got Result=%08x Zero=%b", v0x5f0c168cbb40_0, v0x5f0c168cbbe0_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbd60_0, 0, 1;
T_2.4 ;
    %load/vec4 v0x5f0c168cbc80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f0c168cbc80_0, 0, 32;
    %vpi_call 2 85 "$display", "\012--- Test 2: ALU_SUB (Subtraction) ---" {0 0 0};
    %pushi/vec4 2271560481, 0, 32;
    %store/vec4 v0x5f0c168cb6d0_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5f0c168cb880_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5f0c168cb7b0_0, 0, 4;
    %pushi/vec4 1966140585, 0, 32;
    %store/vec4 v0x5f0c168cbb40_0, 0, 32;
    %load/vec4 v0x5f0c168cbb40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5f0c168cbbe0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 92 "$display", "%0t\011%b\011%08x\011%08x\011%08x\011%b\011%08x\011%s", $time, v0x5f0c168cb7b0_0, v0x5f0c168cb6d0_0, v0x5f0c168cb880_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0, v0x5f0c168cbb40_0, "SUB: basic" {0 0 0};
    %load/vec4 v0x5f0c168cb980_0;
    %load/vec4 v0x5f0c168cbb40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.8, 4;
    %load/vec4 v0x5f0c168cba50_0;
    %load/vec4 v0x5f0c168cbbe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %vpi_call 2 96 "$display", "\342\234\223 PASS: Subtraction basic" {0 0 0};
    %jmp T_2.7;
T_2.6 ;
    %vpi_call 2 98 "$display", "\342\234\227 FAIL: Expected Result=%08x Zero=%b, got Result=%08x Zero=%b", v0x5f0c168cbb40_0, v0x5f0c168cbbe0_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbd60_0, 0, 1;
T_2.7 ;
    %load/vec4 v0x5f0c168cbc80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f0c168cbc80_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5f0c168cb6d0_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5f0c168cb880_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5f0c168cb7b0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f0c168cbb40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0c168cbbe0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 109 "$display", "%0t\011%b\011%08x\011%08x\011%08x\011%b\011%08x\011%s", $time, v0x5f0c168cb7b0_0, v0x5f0c168cb6d0_0, v0x5f0c168cb880_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0, v0x5f0c168cbb40_0, "SUB: same=0" {0 0 0};
    %load/vec4 v0x5f0c168cb980_0;
    %load/vec4 v0x5f0c168cbb40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.11, 4;
    %load/vec4 v0x5f0c168cba50_0;
    %load/vec4 v0x5f0c168cbbe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %vpi_call 2 113 "$display", "\342\234\223 PASS: Subtraction zero result" {0 0 0};
    %jmp T_2.10;
T_2.9 ;
    %vpi_call 2 115 "$display", "\342\234\227 FAIL: Expected Result=%08x Zero=%b, got Result=%08x Zero=%b", v0x5f0c168cbb40_0, v0x5f0c168cbbe0_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbd60_0, 0, 1;
T_2.10 ;
    %load/vec4 v0x5f0c168cbc80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f0c168cbc80_0, 0, 32;
    %vpi_call 2 121 "$display", "\012--- Test 3: ALU_AND (Bitwise AND) ---" {0 0 0};
    %pushi/vec4 4042322160, 0, 32;
    %store/vec4 v0x5f0c168cb6d0_0, 0, 32;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0x5f0c168cb880_0, 0, 32;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5f0c168cb7b0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f0c168cbb40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0c168cbbe0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 127 "$display", "%0t\011%b\011%08x\011%08x\011%08x\011%b\011%08x\011%s", $time, v0x5f0c168cb7b0_0, v0x5f0c168cb6d0_0, v0x5f0c168cb880_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0, v0x5f0c168cbb40_0, "AND: no overlap" {0 0 0};
    %load/vec4 v0x5f0c168cb980_0;
    %load/vec4 v0x5f0c168cbb40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.14, 4;
    %load/vec4 v0x5f0c168cba50_0;
    %load/vec4 v0x5f0c168cbbe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %vpi_call 2 131 "$display", "\342\234\223 PASS: AND no overlap" {0 0 0};
    %jmp T_2.13;
T_2.12 ;
    %vpi_call 2 133 "$display", "\342\234\227 FAIL: Expected Result=%08x Zero=%b, got Result=%08x Zero=%b", v0x5f0c168cbb40_0, v0x5f0c168cbbe0_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbd60_0, 0, 1;
T_2.13 ;
    %load/vec4 v0x5f0c168cbc80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f0c168cbc80_0, 0, 32;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v0x5f0c168cb6d0_0, 0, 32;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x5f0c168cb880_0, 0, 32;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5f0c168cb7b0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f0c168cbb40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0c168cbbe0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5f0c168cb6d0_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5f0c168cb880_0, 0, 32;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5f0c168cb7b0_0, 0, 4;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5f0c168cbb40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbbe0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 148 "$display", "%0t\011%b\011%08x\011%08x\011%08x\011%b\011%08x\011%s", $time, v0x5f0c168cb7b0_0, v0x5f0c168cb6d0_0, v0x5f0c168cb880_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0, v0x5f0c168cbb40_0, "AND: all 1s" {0 0 0};
    %load/vec4 v0x5f0c168cb980_0;
    %load/vec4 v0x5f0c168cbb40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.17, 4;
    %load/vec4 v0x5f0c168cba50_0;
    %load/vec4 v0x5f0c168cbbe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %vpi_call 2 152 "$display", "\342\234\223 PASS: AND with all 1s" {0 0 0};
    %jmp T_2.16;
T_2.15 ;
    %vpi_call 2 154 "$display", "\342\234\227 FAIL: Expected Result=%08x Zero=%b, got Result=%08x Zero=%b", v0x5f0c168cbb40_0, v0x5f0c168cbbe0_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbd60_0, 0, 1;
T_2.16 ;
    %load/vec4 v0x5f0c168cbc80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f0c168cbc80_0, 0, 32;
    %vpi_call 2 160 "$display", "\012--- Test 4: ALU_OR (Bitwise OR) ---" {0 0 0};
    %pushi/vec4 4042322160, 0, 32;
    %store/vec4 v0x5f0c168cb6d0_0, 0, 32;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0x5f0c168cb880_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5f0c168cb7b0_0, 0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5f0c168cbb40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbbe0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 166 "$display", "%0t\011%b\011%08x\011%08x\011%08x\011%b\011%08x\011%s", $time, v0x5f0c168cb7b0_0, v0x5f0c168cb6d0_0, v0x5f0c168cb880_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0, v0x5f0c168cbb40_0, "OR: complement" {0 0 0};
    %load/vec4 v0x5f0c168cb980_0;
    %load/vec4 v0x5f0c168cbb40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.20, 4;
    %load/vec4 v0x5f0c168cba50_0;
    %load/vec4 v0x5f0c168cbbe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.18, 8;
    %vpi_call 2 170 "$display", "\342\234\223 PASS: OR complement patterns" {0 0 0};
    %jmp T_2.19;
T_2.18 ;
    %vpi_call 2 172 "$display", "\342\234\227 FAIL: Expected Result=%08x Zero=%b, got Result=%08x Zero=%b", v0x5f0c168cbb40_0, v0x5f0c168cbbe0_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbd60_0, 0, 1;
T_2.19 ;
    %load/vec4 v0x5f0c168cbc80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f0c168cbc80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f0c168cb6d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f0c168cb880_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5f0c168cb7b0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f0c168cbb40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0c168cbbe0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 183 "$display", "%0t\011%b\011%08x\011%08x\011%08x\011%b\011%08x\011%s", $time, v0x5f0c168cb7b0_0, v0x5f0c168cb6d0_0, v0x5f0c168cb880_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0, v0x5f0c168cbb40_0, "OR: zero" {0 0 0};
    %load/vec4 v0x5f0c168cb980_0;
    %load/vec4 v0x5f0c168cbb40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.23, 4;
    %load/vec4 v0x5f0c168cba50_0;
    %load/vec4 v0x5f0c168cbbe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.21, 8;
    %vpi_call 2 187 "$display", "\342\234\223 PASS: OR with zeros" {0 0 0};
    %jmp T_2.22;
T_2.21 ;
    %vpi_call 2 189 "$display", "\342\234\227 FAIL: Expected Result=%08x Zero=%b, got Result=%08x Zero=%b", v0x5f0c168cbb40_0, v0x5f0c168cbbe0_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbd60_0, 0, 1;
T_2.22 ;
    %load/vec4 v0x5f0c168cbc80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f0c168cbc80_0, 0, 32;
    %vpi_call 2 195 "$display", "\012--- Test 5: ALU_XOR (Bitwise XOR) ---" {0 0 0};
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v0x5f0c168cb6d0_0, 0, 32;
    %pushi/vec4 1431655765, 0, 32;
    %store/vec4 v0x5f0c168cb880_0, 0, 32;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5f0c168cb7b0_0, 0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5f0c168cbb40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbbe0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 201 "$display", "%0t\011%b\011%08x\011%08x\011%08x\011%b\011%08x\011%s", $time, v0x5f0c168cb7b0_0, v0x5f0c168cb6d0_0, v0x5f0c168cb880_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0, v0x5f0c168cbb40_0, "XOR: invert" {0 0 0};
    %load/vec4 v0x5f0c168cb980_0;
    %load/vec4 v0x5f0c168cbb40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.26, 4;
    %load/vec4 v0x5f0c168cba50_0;
    %load/vec4 v0x5f0c168cbbe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.24, 8;
    %vpi_call 2 205 "$display", "\342\234\223 PASS: XOR inverting pattern" {0 0 0};
    %jmp T_2.25;
T_2.24 ;
    %vpi_call 2 207 "$display", "\342\234\227 FAIL: Expected Result=%08x Zero=%b, got Result=%08x Zero=%b", v0x5f0c168cbb40_0, v0x5f0c168cbbe0_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbd60_0, 0, 1;
T_2.25 ;
    %load/vec4 v0x5f0c168cbc80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f0c168cbc80_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5f0c168cb6d0_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5f0c168cb880_0, 0, 32;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5f0c168cb7b0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f0c168cbb40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0c168cbbe0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 218 "$display", "%0t\011%b\011%08x\011%08x\011%08x\011%b\011%08x\011%s", $time, v0x5f0c168cb7b0_0, v0x5f0c168cb6d0_0, v0x5f0c168cb880_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0, v0x5f0c168cbb40_0, "XOR: same=0" {0 0 0};
    %load/vec4 v0x5f0c168cb980_0;
    %load/vec4 v0x5f0c168cbb40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.29, 4;
    %load/vec4 v0x5f0c168cba50_0;
    %load/vec4 v0x5f0c168cbbe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.27, 8;
    %vpi_call 2 222 "$display", "\342\234\223 PASS: XOR same values" {0 0 0};
    %jmp T_2.28;
T_2.27 ;
    %vpi_call 2 224 "$display", "\342\234\227 FAIL: Expected Result=%08x Zero=%b, got Result=%08x Zero=%b", v0x5f0c168cbb40_0, v0x5f0c168cbbe0_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbd60_0, 0, 1;
T_2.28 ;
    %load/vec4 v0x5f0c168cbc80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f0c168cbc80_0, 0, 32;
    %vpi_call 2 230 "$display", "\012--- Test 6: ALU_SHIFTL (Shift Left) ---" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f0c168cb6d0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5f0c168cb880_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5f0c168cb7b0_0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x5f0c168cbb40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbbe0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 236 "$display", "%0t\011%b\011%08x\011%08x\011%08x\011%b\011%08x\011%s", $time, v0x5f0c168cb7b0_0, v0x5f0c168cb6d0_0, v0x5f0c168cb880_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0, v0x5f0c168cbb40_0, "SLL: 1<<4" {0 0 0};
    %load/vec4 v0x5f0c168cb980_0;
    %load/vec4 v0x5f0c168cbb40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.32, 4;
    %load/vec4 v0x5f0c168cba50_0;
    %load/vec4 v0x5f0c168cbbe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.30, 8;
    %vpi_call 2 240 "$display", "\342\234\223 PASS: Shift left basic" {0 0 0};
    %jmp T_2.31;
T_2.30 ;
    %vpi_call 2 242 "$display", "\342\234\227 FAIL: Expected Result=%08x Zero=%b, got Result=%08x Zero=%b", v0x5f0c168cbb40_0, v0x5f0c168cbbe0_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbd60_0, 0, 1;
T_2.31 ;
    %load/vec4 v0x5f0c168cbc80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f0c168cbc80_0, 0, 32;
    %pushi/vec4 4026531840, 0, 32;
    %store/vec4 v0x5f0c168cb6d0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5f0c168cb880_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5f0c168cb7b0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f0c168cbb40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0c168cbbe0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 253 "$display", "%0t\011%b\011%08x\011%08x\011%08x\011%b\011%08x\011%s", $time, v0x5f0c168cb7b0_0, v0x5f0c168cb6d0_0, v0x5f0c168cb880_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0, v0x5f0c168cbb40_0, "SLL: overflow" {0 0 0};
    %load/vec4 v0x5f0c168cb980_0;
    %load/vec4 v0x5f0c168cbb40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.35, 4;
    %load/vec4 v0x5f0c168cba50_0;
    %load/vec4 v0x5f0c168cbbe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.33, 8;
    %vpi_call 2 257 "$display", "\342\234\223 PASS: Shift left overflow" {0 0 0};
    %jmp T_2.34;
T_2.33 ;
    %vpi_call 2 259 "$display", "\342\234\227 FAIL: Expected Result=%08x Zero=%b, got Result=%08x Zero=%b", v0x5f0c168cbb40_0, v0x5f0c168cbbe0_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbd60_0, 0, 1;
T_2.34 ;
    %load/vec4 v0x5f0c168cbc80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f0c168cbc80_0, 0, 32;
    %vpi_call 2 265 "$display", "\012--- Test 7: ALU_SHIFTR (Shift Right Logical) ---" {0 0 0};
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x5f0c168cb6d0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5f0c168cb880_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5f0c168cb7b0_0, 0, 4;
    %pushi/vec4 134217728, 0, 32;
    %store/vec4 v0x5f0c168cbb40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbbe0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 271 "$display", "%0t\011%b\011%08x\011%08x\011%08x\011%b\011%08x\011%s", $time, v0x5f0c168cb7b0_0, v0x5f0c168cb6d0_0, v0x5f0c168cb880_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0, v0x5f0c168cbb40_0, "SRL: logical" {0 0 0};
    %load/vec4 v0x5f0c168cb980_0;
    %load/vec4 v0x5f0c168cbb40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.38, 4;
    %load/vec4 v0x5f0c168cba50_0;
    %load/vec4 v0x5f0c168cbbe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.38;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.36, 8;
    %vpi_call 2 275 "$display", "\342\234\223 PASS: Shift right logical" {0 0 0};
    %jmp T_2.37;
T_2.36 ;
    %vpi_call 2 277 "$display", "\342\234\227 FAIL: Expected Result=%08x Zero=%b, got Result=%08x Zero=%b", v0x5f0c168cbb40_0, v0x5f0c168cbbe0_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbd60_0, 0, 1;
T_2.37 ;
    %load/vec4 v0x5f0c168cbc80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f0c168cbc80_0, 0, 32;
    %vpi_call 2 283 "$display", "\012--- Test 8: ALU_SHIFTR_ARITH (Shift Right Arithmetic) ---" {0 0 0};
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x5f0c168cb6d0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5f0c168cb880_0, 0, 32;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5f0c168cb7b0_0, 0, 4;
    %pushi/vec4 4160749568, 0, 32;
    %store/vec4 v0x5f0c168cbb40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbbe0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 289 "$display", "%0t\011%b\011%08x\011%08x\011%08x\011%b\011%08x\011%s", $time, v0x5f0c168cb7b0_0, v0x5f0c168cb6d0_0, v0x5f0c168cb880_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0, v0x5f0c168cbb40_0, "SRA: negative" {0 0 0};
    %load/vec4 v0x5f0c168cb980_0;
    %load/vec4 v0x5f0c168cbb40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.41, 4;
    %load/vec4 v0x5f0c168cba50_0;
    %load/vec4 v0x5f0c168cbbe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.41;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.39, 8;
    %vpi_call 2 293 "$display", "\342\234\223 PASS: Shift right arithmetic negative" {0 0 0};
    %jmp T_2.40;
T_2.39 ;
    %vpi_call 2 295 "$display", "\342\234\227 FAIL: Expected Result=%08x Zero=%b, got Result=%08x Zero=%b", v0x5f0c168cbb40_0, v0x5f0c168cbbe0_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbd60_0, 0, 1;
T_2.40 ;
    %load/vec4 v0x5f0c168cbc80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f0c168cbc80_0, 0, 32;
    %pushi/vec4 1879048192, 0, 32;
    %store/vec4 v0x5f0c168cb6d0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5f0c168cb880_0, 0, 32;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5f0c168cb7b0_0, 0, 4;
    %pushi/vec4 117440512, 0, 32;
    %store/vec4 v0x5f0c168cbb40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbbe0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 306 "$display", "%0t\011%b\011%08x\011%08x\011%08x\011%b\011%08x\011%s", $time, v0x5f0c168cb7b0_0, v0x5f0c168cb6d0_0, v0x5f0c168cb880_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0, v0x5f0c168cbb40_0, "SRA: positive" {0 0 0};
    %load/vec4 v0x5f0c168cb980_0;
    %load/vec4 v0x5f0c168cbb40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.44, 4;
    %load/vec4 v0x5f0c168cba50_0;
    %load/vec4 v0x5f0c168cbbe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.44;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.42, 8;
    %vpi_call 2 310 "$display", "\342\234\223 PASS: Shift right arithmetic positive" {0 0 0};
    %jmp T_2.43;
T_2.42 ;
    %vpi_call 2 312 "$display", "\342\234\227 FAIL: Expected Result=%08x Zero=%b, got Result=%08x Zero=%b", v0x5f0c168cbb40_0, v0x5f0c168cbbe0_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbd60_0, 0, 1;
T_2.43 ;
    %load/vec4 v0x5f0c168cbc80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f0c168cbc80_0, 0, 32;
    %vpi_call 2 318 "$display", "\012--- Test 9: ALU_LESS_THAN_SIGNED (SLT) ---" {0 0 0};
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5f0c168cb6d0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f0c168cb880_0, 0, 32;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5f0c168cb7b0_0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f0c168cbb40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbbe0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 325 "$display", "%0t\011%b\011%08x\011%08x\011%08x\011%b\011%08x\011%s", $time, v0x5f0c168cb7b0_0, v0x5f0c168cb6d0_0, v0x5f0c168cb880_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0, v0x5f0c168cbb40_0, "SLT: -1<1" {0 0 0};
    %load/vec4 v0x5f0c168cb980_0;
    %load/vec4 v0x5f0c168cbb40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.47, 4;
    %load/vec4 v0x5f0c168cba50_0;
    %load/vec4 v0x5f0c168cbbe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.47;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.45, 8;
    %vpi_call 2 329 "$display", "\342\234\223 PASS: SLT negative less than positive" {0 0 0};
    %jmp T_2.46;
T_2.45 ;
    %vpi_call 2 331 "$display", "\342\234\227 FAIL: Expected Result=%08x Zero=%b, got Result=%08x Zero=%b", v0x5f0c168cbb40_0, v0x5f0c168cbbe0_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbd60_0, 0, 1;
T_2.46 ;
    %load/vec4 v0x5f0c168cbc80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f0c168cbc80_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f0c168cb6d0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5f0c168cb880_0, 0, 32;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5f0c168cb7b0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f0c168cbb40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0c168cbbe0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 342 "$display", "%0t\011%b\011%08x\011%08x\011%08x\011%b\011%08x\011%s", $time, v0x5f0c168cb7b0_0, v0x5f0c168cb6d0_0, v0x5f0c168cb880_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0, v0x5f0c168cbb40_0, "SLT: 1<-1" {0 0 0};
    %load/vec4 v0x5f0c168cb980_0;
    %load/vec4 v0x5f0c168cbb40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.50, 4;
    %load/vec4 v0x5f0c168cba50_0;
    %load/vec4 v0x5f0c168cbbe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.50;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.48, 8;
    %vpi_call 2 346 "$display", "\342\234\223 PASS: SLT positive not less than negative" {0 0 0};
    %jmp T_2.49;
T_2.48 ;
    %vpi_call 2 348 "$display", "\342\234\227 FAIL: Expected Result=%08x Zero=%b, got Result=%08x Zero=%b", v0x5f0c168cbb40_0, v0x5f0c168cbbe0_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbd60_0, 0, 1;
T_2.49 ;
    %load/vec4 v0x5f0c168cbc80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f0c168cbc80_0, 0, 32;
    %vpi_call 2 354 "$display", "\012--- Test 10: ALU_LESS_THAN (SLTU) ---" {0 0 0};
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5f0c168cb6d0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f0c168cb880_0, 0, 32;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5f0c168cb7b0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f0c168cbb40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0c168cbbe0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 361 "$display", "%0t\011%b\011%08x\011%08x\011%08x\011%b\011%08x\011%s", $time, v0x5f0c168cb7b0_0, v0x5f0c168cb6d0_0, v0x5f0c168cb880_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0, v0x5f0c168cbb40_0, "SLTU: large>small" {0 0 0};
    %load/vec4 v0x5f0c168cb980_0;
    %load/vec4 v0x5f0c168cbb40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.53, 4;
    %load/vec4 v0x5f0c168cba50_0;
    %load/vec4 v0x5f0c168cbbe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.53;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.51, 8;
    %vpi_call 2 365 "$display", "\342\234\223 PASS: SLTU large unsigned not less than small" {0 0 0};
    %jmp T_2.52;
T_2.51 ;
    %vpi_call 2 367 "$display", "\342\234\227 FAIL: Expected Result=%08x Zero=%b, got Result=%08x Zero=%b", v0x5f0c168cbb40_0, v0x5f0c168cbbe0_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbd60_0, 0, 1;
T_2.52 ;
    %load/vec4 v0x5f0c168cbc80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f0c168cbc80_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f0c168cb6d0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5f0c168cb880_0, 0, 32;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5f0c168cb7b0_0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f0c168cbb40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbbe0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 378 "$display", "%0t\011%b\011%08x\011%08x\011%08x\011%b\011%08x\011%s", $time, v0x5f0c168cb7b0_0, v0x5f0c168cb6d0_0, v0x5f0c168cb880_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0, v0x5f0c168cbb40_0, "SLTU: small<large" {0 0 0};
    %load/vec4 v0x5f0c168cb980_0;
    %load/vec4 v0x5f0c168cbb40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.56, 4;
    %load/vec4 v0x5f0c168cba50_0;
    %load/vec4 v0x5f0c168cbbe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.56;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.54, 8;
    %vpi_call 2 382 "$display", "\342\234\223 PASS: SLTU small unsigned less than large" {0 0 0};
    %jmp T_2.55;
T_2.54 ;
    %vpi_call 2 384 "$display", "\342\234\227 FAIL: Expected Result=%08x Zero=%b, got Result=%08x Zero=%b", v0x5f0c168cbb40_0, v0x5f0c168cbbe0_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbd60_0, 0, 1;
T_2.55 ;
    %load/vec4 v0x5f0c168cbc80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f0c168cbc80_0, 0, 32;
    %vpi_call 2 390 "$display", "\012--- Test 11: ALU_NONE (Pass Through) ---" {0 0 0};
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5f0c168cb6d0_0, 0, 32;
    %pushi/vec4 2271560481, 0, 32;
    %store/vec4 v0x5f0c168cb880_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5f0c168cb7b0_0, 0, 4;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5f0c168cbb40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbbe0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 396 "$display", "%0t\011%b\011%08x\011%08x\011%08x\011%b\011%08x\011%s", $time, v0x5f0c168cb7b0_0, v0x5f0c168cb6d0_0, v0x5f0c168cb880_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0, v0x5f0c168cbb40_0, "NONE: pass A" {0 0 0};
    %load/vec4 v0x5f0c168cb980_0;
    %load/vec4 v0x5f0c168cbb40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.59, 4;
    %load/vec4 v0x5f0c168cba50_0;
    %load/vec4 v0x5f0c168cbbe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.59;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.57, 8;
    %vpi_call 2 400 "$display", "\342\234\223 PASS: ALU_NONE passes A through" {0 0 0};
    %jmp T_2.58;
T_2.57 ;
    %vpi_call 2 402 "$display", "\342\234\227 FAIL: Expected Result=%08x Zero=%b, got Result=%08x Zero=%b", v0x5f0c168cbb40_0, v0x5f0c168cbbe0_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbd60_0, 0, 1;
T_2.58 ;
    %load/vec4 v0x5f0c168cbc80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f0c168cbc80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f0c168cb6d0_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5f0c168cb880_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5f0c168cb7b0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f0c168cbb40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f0c168cbbe0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 413 "$display", "%0t\011%b\011%08x\011%08x\011%08x\011%b\011%08x\011%s", $time, v0x5f0c168cb7b0_0, v0x5f0c168cb6d0_0, v0x5f0c168cb880_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0, v0x5f0c168cbb40_0, "NONE: pass 0" {0 0 0};
    %load/vec4 v0x5f0c168cb980_0;
    %load/vec4 v0x5f0c168cbb40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.62, 4;
    %load/vec4 v0x5f0c168cba50_0;
    %load/vec4 v0x5f0c168cbbe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.62;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.60, 8;
    %vpi_call 2 417 "$display", "\342\234\223 PASS: ALU_NONE passes zero through" {0 0 0};
    %jmp T_2.61;
T_2.60 ;
    %vpi_call 2 419 "$display", "\342\234\227 FAIL: Expected Result=%08x Zero=%b, got Result=%08x Zero=%b", v0x5f0c168cbb40_0, v0x5f0c168cbbe0_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbd60_0, 0, 1;
T_2.61 ;
    %load/vec4 v0x5f0c168cbc80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f0c168cbc80_0, 0, 32;
    %vpi_call 2 425 "$display", "\012--- Test 12: Invalid ALU Control (Default Case) ---" {0 0 0};
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5f0c168cb6d0_0, 0, 32;
    %pushi/vec4 2271560481, 0, 32;
    %store/vec4 v0x5f0c168cb880_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5f0c168cb7b0_0, 0, 4;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5f0c168cbb40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbbe0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 431 "$display", "%0t\011%b\011%08x\011%08x\011%08x\011%b\011%08x\011%s", $time, v0x5f0c168cb7b0_0, v0x5f0c168cb6d0_0, v0x5f0c168cb880_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0, v0x5f0c168cbb40_0, "Invalid: default" {0 0 0};
    %load/vec4 v0x5f0c168cb980_0;
    %load/vec4 v0x5f0c168cbb40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.65, 4;
    %load/vec4 v0x5f0c168cba50_0;
    %load/vec4 v0x5f0c168cbbe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.65;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.63, 8;
    %vpi_call 2 435 "$display", "\342\234\223 PASS: Invalid control defaults to pass A" {0 0 0};
    %jmp T_2.64;
T_2.63 ;
    %vpi_call 2 437 "$display", "\342\234\227 FAIL: Expected Result=%08x Zero=%b, got Result=%08x Zero=%b", v0x5f0c168cbb40_0, v0x5f0c168cbbe0_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbd60_0, 0, 1;
T_2.64 ;
    %load/vec4 v0x5f0c168cbc80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f0c168cbc80_0, 0, 32;
    %vpi_call 2 443 "$display", "\012--- Test 13: Edge Cases ---" {0 0 0};
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0x5f0c168cb6d0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f0c168cb880_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5f0c168cb7b0_0, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x5f0c168cbb40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbbe0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 450 "$display", "%0t\011%b\011%08x\011%08x\011%08x\011%b\011%08x\011%s", $time, v0x5f0c168cb7b0_0, v0x5f0c168cb6d0_0, v0x5f0c168cb880_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0, v0x5f0c168cbb40_0, "ADD: overflow" {0 0 0};
    %load/vec4 v0x5f0c168cb980_0;
    %load/vec4 v0x5f0c168cbb40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.68, 4;
    %load/vec4 v0x5f0c168cba50_0;
    %load/vec4 v0x5f0c168cbbe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.68;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.66, 8;
    %vpi_call 2 454 "$display", "\342\234\223 PASS: Addition overflow behavior" {0 0 0};
    %jmp T_2.67;
T_2.66 ;
    %vpi_call 2 456 "$display", "\342\234\227 FAIL: Expected Result=%08x Zero=%b, got Result=%08x Zero=%b", v0x5f0c168cbb40_0, v0x5f0c168cbbe0_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbd60_0, 0, 1;
T_2.67 ;
    %load/vec4 v0x5f0c168cbc80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f0c168cbc80_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5f0c168cb6d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f0c168cb880_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5f0c168cb7b0_0, 0, 4;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5f0c168cbb40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbbe0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 467 "$display", "%0t\011%b\011%08x\011%08x\011%08x\011%b\011%08x\011%s", $time, v0x5f0c168cb7b0_0, v0x5f0c168cb6d0_0, v0x5f0c168cb880_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0, v0x5f0c168cbb40_0, "SLL: shift 0" {0 0 0};
    %load/vec4 v0x5f0c168cb980_0;
    %load/vec4 v0x5f0c168cbb40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.71, 4;
    %load/vec4 v0x5f0c168cba50_0;
    %load/vec4 v0x5f0c168cbbe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.71;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.69, 8;
    %vpi_call 2 471 "$display", "\342\234\223 PASS: Shift by zero" {0 0 0};
    %jmp T_2.70;
T_2.69 ;
    %vpi_call 2 473 "$display", "\342\234\227 FAIL: Expected Result=%08x Zero=%b, got Result=%08x Zero=%b", v0x5f0c168cbb40_0, v0x5f0c168cbbe0_0, v0x5f0c168cb980_0, v0x5f0c168cba50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f0c168cbd60_0, 0, 1;
T_2.70 ;
    %load/vec4 v0x5f0c168cbc80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f0c168cbc80_0, 0, 32;
    %vpi_call 2 480 "$display", "\012=== ALU Testbench Complete ===" {0 0 0};
    %load/vec4 v0x5f0c168cbd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.72, 8;
    %vpi_call 2 482 "$display", "\360\237\216\211 ALL TESTS PASSED! (%0d/%0d)", v0x5f0c168cbc80_0, v0x5f0c168cbc80_0 {0 0 0};
    %jmp T_2.73;
T_2.72 ;
    %vpi_call 2 484 "$display", "\342\235\214 SOME TESTS FAILED!" {0 0 0};
T_2.73 ;
    %delay 50000, 0;
    %vpi_call 2 488 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ALU_tb.v";
    "../src/ALU.v";
