Analysis & Synthesis report for TopDE
Thu Jul 04 16:01:51 2013
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Parallel Compilation
  6. Analysis & Synthesis Source Files Read
  7. Analysis & Synthesis Resource Usage Summary
  8. Analysis & Synthesis Resource Utilization by Entity
  9. Analysis & Synthesis RAM Summary
 10. Analysis & Synthesis DSP Block Usage Summary
 11. State Machine - |TopDE|LCDStateMachine:LCDSM0|State
 12. State Machine - |TopDE|LCDStateMachine:LCDSM0|mLCD_ST
 13. State Machine - |TopDE|LCDStateMachine:LCDSM0|LCDController:LCDCont0|ST
 14. State Machine - |TopDE|I2C_AV_Config:u3|mSetup_ST
 15. User-Specified and Inferred Latches
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for MIPS2:Processor0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_31g2:altsyncram1
 22. Source assignments for MIPS2:Processor0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
 23. Source assignments for MIPS2:Processor0|CodeMemory:memInstr|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated|altsyncram_d1g2:altsyncram1
 24. Source assignments for MIPS2:Processor0|CodeMemory:memInstr|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
 25. Source assignments for MIPS2:Processor0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_3ik1:auto_generated|altsyncram_21g2:altsyncram1
 26. Source assignments for MIPS2:Processor0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_3ik1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
 27. Source assignments for MIPS2:Processor0|DataMemory:memData|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_5jk1:auto_generated|altsyncram_c1g2:altsyncram1
 28. Source assignments for MIPS2:Processor0|DataMemory:memData|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_5jk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
 29. Source assignments for VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_jd92:auto_generated
 30. Source assignments for sld_hub:auto_hub
 31. Source assignments for sld_hub:auto_hub|sld_rom_sr:hub_info_reg
 32. Parameter Settings for User Entity Instance: Top-level Entity: |TopDE
 33. Parameter Settings for User Entity Instance: MIPS2:Processor0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: MIPS2:Processor0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|sld_mod_ram_rom:mgl_prim2
 35. Parameter Settings for User Entity Instance: MIPS2:Processor0|CodeMemory:memInstr|SysCodeBlock:MB1|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: MIPS2:Processor0|CodeMemory:memInstr|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated|sld_mod_ram_rom:mgl_prim2
 37. Parameter Settings for User Entity Instance: MIPS2:Processor0|Registers:memReg
 38. Parameter Settings for User Entity Instance: MIPS2:Processor0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: MIPS2:Processor0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_3ik1:auto_generated|sld_mod_ram_rom:mgl_prim2
 40. Parameter Settings for User Entity Instance: MIPS2:Processor0|DataMemory:memData|SysDataBlock:MB1|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: MIPS2:Processor0|DataMemory:memData|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_5jk1:auto_generated|sld_mod_ram_rom:mgl_prim2
 42. Parameter Settings for User Entity Instance: VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0
 43. Parameter Settings for User Entity Instance: VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0|VgaPll:xx|altpll:altpll_component
 44. Parameter Settings for User Entity Instance: VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0|MemoryVGA:memVGA|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component
 46. Parameter Settings for User Entity Instance: I2C_AV_Config:u3
 47. Parameter Settings for User Entity Instance: audio_clock:u4
 48. Parameter Settings for User Entity Instance: LCDStateMachine:LCDSM0
 49. Parameter Settings for User Entity Instance: LCDStateMachine:LCDSM0|LCDController:LCDCont0
 50. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
 51. Parameter Settings for Inferred Entity Instance: MIPS2:Processor0|ALU:ALUunit|lpm_divide:Div0
 52. Parameter Settings for Inferred Entity Instance: MIPS2:Processor0|ALU:ALUunit|lpm_mult:Mult0
 53. Parameter Settings for Inferred Entity Instance: MIPS2:Processor0|ALU:ALUunit|lpm_divide:Mod0
 54. altsyncram Parameter Settings by Entity Instance
 55. altpll Parameter Settings by Entity Instance
 56. lpm_mult Parameter Settings by Entity Instance
 57. Port Connectivity Checks: "I2C_AV_Config:u3|I2C_Controller:u0"
 58. Port Connectivity Checks: "VGA_Audio_PLL:p1"
 59. Port Connectivity Checks: "VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0|MemoryVGA:memVGA"
 60. Port Connectivity Checks: "MIPS2:Processor0|DataMemory:memData|SysDataBlock:MB1"
 61. Port Connectivity Checks: "MIPS2:Processor0|DataMemory:memData|UserDataBlock:MB0"
 62. Port Connectivity Checks: "MIPS2:Processor0|DataMemory:memData"
 63. Port Connectivity Checks: "MIPS2:Processor0|ALU:ALUunit"
 64. Port Connectivity Checks: "MIPS2:Processor0|CodeMemory:memInstr|SysCodeBlock:MB1"
 65. Port Connectivity Checks: "MIPS2:Processor0|CodeMemory:memInstr|UserCodeBlock:MB0"
 66. Port Connectivity Checks: "MIPS2:Processor0|CodeMemory:memInstr"
 67. Port Connectivity Checks: "MIPS2:Processor0"
 68. In-System Memory Content Editor Settings
 69. Analysis & Synthesis Messages
 70. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jul 04 16:01:50 2013   ;
; Quartus II Version                 ; 9.1 Build 222 10/21/2009 SJ Web Edition ;
; Revision Name                      ; TopDE                                   ;
; Top-level Entity Name              ; TopDE                                   ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 10,653                                  ;
;     Total combinational functions  ; 9,178                                   ;
;     Dedicated logic registers      ; 2,814                                   ;
; Total registers                    ; 2814                                    ;
; Total pins                         ; 303                                     ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 1,007,616                               ;
; Embedded Multiplier 9-bit elements ; 8                                       ;
; Total PLLs                         ; 2                                       ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C70F896C6       ;                    ;
; Top-level entity name                                                      ; TopDE              ; TopDE              ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Synchronization Register Chain Length                                      ; 2                  ; 3                  ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+----------------------+--------------------------+
; Name                 ; Setting                  ;
+----------------------+--------------------------+
; CYCLONEII_SAFE_WRITE ; "VERIFIED_SAFE"          ;
+----------------------+--------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                           ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                       ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; ForwardUnit.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/ForwardUnit.v              ;
; audio_clock.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/audio_clock.v              ;
; audio_converter.v                ; yes             ; User Verilog HDL File                  ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/audio_converter.v          ;
; I2C_AV_Config.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/I2C_AV_Config.v            ;
; I2C_Controller.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/I2C_Controller.v           ;
; keyboard.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/keyboard.v                 ;
; LCDController.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/LCDController.v            ;
; LCDStateMachine.v                ; yes             ; User Verilog HDL File                  ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/LCDStateMachine.v          ;
; MemoryVGA.v                      ; yes             ; User Wizard-Generated File             ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/MemoryVGA.v                ;
; oneshot.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/oneshot.v                  ;
; reset_delay.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/reset_delay.v              ;
; SysCodeBlock.v                   ; yes             ; User Wizard-Generated File             ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/SysCodeBlock.v             ;
; SysDataBlock.v                   ; yes             ; User Wizard-Generated File             ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/SysDataBlock.v             ;
; UserCodeBlock.v                  ; yes             ; User Wizard-Generated File             ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/UserCodeBlock.v            ;
; UserDataBlock.v                  ; yes             ; User Wizard-Generated File             ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/UserDataBlock.v            ;
; VGA_Audio_PLL.v                  ; yes             ; User Wizard-Generated File             ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/VGA_Audio_PLL.v            ;
; CodeMemory.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/CodeMemory.v               ;
; ALU.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/ALU.v                      ;
; ALUControl.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/ALUControl.v               ;
; Control.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/Control.v                  ;
; DataMemory.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/DataMemory.v               ;
; decoder7.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/decoder7.v                 ;
; HazardUnit.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/HazardUnit.v               ;
; mono.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/mono.v                     ;
; Parametros.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/Parametros.v               ;
; Registers.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/Registers.v                ;
; TopDE.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/TopDE.v                    ;
; VgaAdapter.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/VgaAdapter.v               ;
; VGAAdapterInterface.v            ; yes             ; User Verilog HDL File                  ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/VGAAdapterInterface.v      ;
; VgaPll.v                         ; yes             ; User Wizard-Generated File             ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/VgaPll.v                   ;
; MIPS2.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/MIPS2.v                    ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf                                                                        ;
; db/altsyncram_2ik1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/db/altsyncram_2ik1.tdf     ;
; db/altsyncram_31g2.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/db/altsyncram_31g2.tdf     ;
; default_code.mif                 ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/default_code.mif           ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                   ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                        ;
; db/altsyncram_4jk1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/db/altsyncram_4jk1.tdf     ;
; db/altsyncram_d1g2.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/db/altsyncram_d1g2.tdf     ;
; syscall_code.mif                 ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/syscall_code.mif           ;
; db/altsyncram_3ik1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/db/altsyncram_3ik1.tdf     ;
; db/altsyncram_21g2.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/db/altsyncram_21g2.tdf     ;
; default_data.mif                 ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/default_data.mif           ;
; db/altsyncram_5jk1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/db/altsyncram_5jk1.tdf     ;
; db/altsyncram_c1g2.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/db/altsyncram_c1g2.tdf     ;
; syscall_data.mif                 ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/syscall_data.mif           ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altpll.tdf                                                                            ;
; db/altsyncram_jd92.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/db/altsyncram_jd92.tdf     ;
; display2.mif                     ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/display2.mif               ;
; db/decode_tpa.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/db/decode_tpa.tdf          ;
; db/mux_dkb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/db/mux_dkb.tdf             ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd                                                                           ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/lpm_divide.tdf                                                                        ;
; db/lpm_divide_vfm.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/db/lpm_divide_vfm.tdf      ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/db/sign_div_unsign_9nh.tdf ;
; db/alt_u_div_k5f.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/db/alt_u_div_k5f.tdf       ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/db/add_sub_lkc.tdf         ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/db/add_sub_mkc.tdf         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf                                                                          ;
; db/mult_l8t.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/db/mult_l8t.tdf            ;
; db/lpm_divide_28m.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/db/lpm_divide_28m.tdf      ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 10,653  ;
;                                             ;         ;
; Total combinational functions               ; 9178    ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 5939    ;
;     -- 3 input functions                    ; 2230    ;
;     -- <=2 input functions                  ; 1009    ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 7443    ;
;     -- arithmetic mode                      ; 1735    ;
;                                             ;         ;
; Total registers                             ; 2814    ;
;     -- Dedicated logic registers            ; 2814    ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 303     ;
; Total memory bits                           ; 1007616 ;
; Embedded Multiplier 9-bit elements          ; 8       ;
; Total PLLs                                  ; 2       ;
; Maximum fan-out node                        ; CLK     ;
; Maximum fan-out                             ; 1667    ;
; Total fan-out                               ; 49454   ;
; Average fan-out                             ; 3.93    ;
+---------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                       ; Library Name ;
+---------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |TopDE                                                                    ; 9178 (1209)       ; 2814 (263)   ; 1007616     ; 8            ; 0       ; 4         ; 303  ; 0            ; |TopDE                                                                                                                                                                                                    ; work         ;
;    |Decoder7:Dec0|                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Decoder7:Dec0                                                                                                                                                                                      ;              ;
;    |Decoder7:Dec1|                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Decoder7:Dec1                                                                                                                                                                                      ;              ;
;    |Decoder7:Dec2|                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Decoder7:Dec2                                                                                                                                                                                      ;              ;
;    |Decoder7:Dec3|                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Decoder7:Dec3                                                                                                                                                                                      ;              ;
;    |Decoder7:Dec4|                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Decoder7:Dec4                                                                                                                                                                                      ;              ;
;    |Decoder7:Dec5|                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Decoder7:Dec5                                                                                                                                                                                      ;              ;
;    |Decoder7:Dec6|                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Decoder7:Dec6                                                                                                                                                                                      ;              ;
;    |Decoder7:Dec7|                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Decoder7:Dec7                                                                                                                                                                                      ;              ;
;    |I2C_AV_Config:u3|                                                     ; 165 (116)         ; 73 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|I2C_AV_Config:u3                                                                                                                                                                                   ;              ;
;       |I2C_Controller:u0|                                                 ; 49 (49)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|I2C_AV_Config:u3|I2C_Controller:u0                                                                                                                                                                 ;              ;
;    |LCDStateMachine:LCDSM0|                                               ; 538 (519)         ; 360 (347)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|LCDStateMachine:LCDSM0                                                                                                                                                                             ;              ;
;       |LCDController:LCDCont0|                                            ; 19 (19)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|LCDStateMachine:LCDSM0|LCDController:LCDCont0                                                                                                                                                      ;              ;
;    |MIPS2:Processor0|                                                     ; 6462 (1032)       ; 1823 (509)   ; 393216      ; 8            ; 0       ; 4         ; 0    ; 0            ; |TopDE|MIPS2:Processor0                                                                                                                                                                                   ;              ;
;       |ALU:ALUunit|                                                       ; 3453 (1177)       ; 64 (64)      ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|ALU:ALUunit                                                                                                                                                                       ;              ;
;          |lpm_divide:Div0|                                                ; 1100 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|ALU:ALUunit|lpm_divide:Div0                                                                                                                                                       ;              ;
;             |lpm_divide_vfm:auto_generated|                               ; 1100 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|ALU:ALUunit|lpm_divide:Div0|lpm_divide_vfm:auto_generated                                                                                                                         ;              ;
;                |sign_div_unsign_9nh:divider|                              ; 1100 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|ALU:ALUunit|lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider                                                                                             ;              ;
;                   |alt_u_div_k5f:divider|                                 ; 1100 (1100)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|ALU:ALUunit|lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider                                                                       ;              ;
;          |lpm_divide:Mod0|                                                ; 1097 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|ALU:ALUunit|lpm_divide:Mod0                                                                                                                                                       ;              ;
;             |lpm_divide_28m:auto_generated|                               ; 1097 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|ALU:ALUunit|lpm_divide:Mod0|lpm_divide_28m:auto_generated                                                                                                                         ;              ;
;                |sign_div_unsign_9nh:divider|                              ; 1097 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|ALU:ALUunit|lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider                                                                                             ;              ;
;                   |alt_u_div_k5f:divider|                                 ; 1097 (1096)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|ALU:ALUunit|lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider                                                                       ;              ;
;                      |add_sub_mkc:add_sub_1|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|ALU:ALUunit|lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1                                                 ;              ;
;          |lpm_mult:Mult0|                                                 ; 79 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|ALU:ALUunit|lpm_mult:Mult0                                                                                                                                                        ;              ;
;             |mult_l8t:auto_generated|                                     ; 79 (79)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|ALU:ALUunit|lpm_mult:Mult0|mult_l8t:auto_generated                                                                                                                                ;              ;
;       |ALUControl:ALUControlunit|                                         ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|ALUControl:ALUControlunit                                                                                                                                                         ;              ;
;       |CodeMemory:memInstr|                                               ; 252 (72)          ; 129 (0)      ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|CodeMemory:memInstr                                                                                                                                                               ;              ;
;          |SysCodeBlock:MB1|                                               ; 91 (0)            ; 64 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|CodeMemory:memInstr|SysCodeBlock:MB1                                                                                                                                              ;              ;
;             |altsyncram:altsyncram_component|                             ; 91 (0)            ; 64 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|CodeMemory:memInstr|SysCodeBlock:MB1|altsyncram:altsyncram_component                                                                                                              ;              ;
;                |altsyncram_4jk1:auto_generated|                           ; 91 (0)            ; 64 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|CodeMemory:memInstr|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated                                                                               ;              ;
;                   |altsyncram_d1g2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|CodeMemory:memInstr|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated|altsyncram_d1g2:altsyncram1                                                   ;              ;
;                   |sld_mod_ram_rom:mgl_prim2|                             ; 91 (66)           ; 64 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|CodeMemory:memInstr|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                     ;              ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 25 (25)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|CodeMemory:memInstr|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr  ;              ;
;          |UserCodeBlock:MB0|                                              ; 89 (0)            ; 65 (0)       ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|CodeMemory:memInstr|UserCodeBlock:MB0                                                                                                                                             ;              ;
;             |altsyncram:altsyncram_component|                             ; 89 (0)            ; 65 (0)       ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component                                                                                                             ;              ;
;                |altsyncram_2ik1:auto_generated|                           ; 89 (0)            ; 65 (0)       ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated                                                                              ;              ;
;                   |altsyncram_31g2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_31g2:altsyncram1                                                  ;              ;
;                   |sld_mod_ram_rom:mgl_prim2|                             ; 89 (67)           ; 65 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ;              ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ;              ;
;       |Control:Controlunit|                                               ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|Control:Controlunit                                                                                                                                                               ;              ;
;       |DataMemory:memData|                                                ; 188 (10)          ; 129 (0)      ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|DataMemory:memData                                                                                                                                                                ;              ;
;          |SysDataBlock:MB1|                                               ; 91 (0)            ; 64 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|DataMemory:memData|SysDataBlock:MB1                                                                                                                                               ;              ;
;             |altsyncram:altsyncram_component|                             ; 91 (0)            ; 64 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|DataMemory:memData|SysDataBlock:MB1|altsyncram:altsyncram_component                                                                                                               ;              ;
;                |altsyncram_5jk1:auto_generated|                           ; 91 (0)            ; 64 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|DataMemory:memData|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_5jk1:auto_generated                                                                                ;              ;
;                   |altsyncram_c1g2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|DataMemory:memData|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_5jk1:auto_generated|altsyncram_c1g2:altsyncram1                                                    ;              ;
;                   |sld_mod_ram_rom:mgl_prim2|                             ; 91 (66)           ; 64 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|DataMemory:memData|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_5jk1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                      ;              ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 25 (25)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|DataMemory:memData|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_5jk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr   ;              ;
;          |UserDataBlock:MB0|                                              ; 87 (0)            ; 65 (0)       ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|DataMemory:memData|UserDataBlock:MB0                                                                                                                                              ;              ;
;             |altsyncram:altsyncram_component|                             ; 87 (0)            ; 65 (0)       ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component                                                                                                              ;              ;
;                |altsyncram_3ik1:auto_generated|                           ; 87 (0)            ; 65 (0)       ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_3ik1:auto_generated                                                                               ;              ;
;                   |altsyncram_21g2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_3ik1:auto_generated|altsyncram_21g2:altsyncram1                                                   ;              ;
;                   |sld_mod_ram_rom:mgl_prim2|                             ; 87 (67)           ; 65 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_3ik1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                     ;              ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_3ik1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr  ;              ;
;       |ForwardUnit:fUnit|                                                 ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|ForwardUnit:fUnit                                                                                                                                                                 ;              ;
;       |HazardUnit:hUnit|                                                  ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|HazardUnit:hUnit                                                                                                                                                                  ;              ;
;       |Registers:memReg|                                                  ; 1436 (1436)       ; 992 (992)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|MIPS2:Processor0|Registers:memReg                                                                                                                                                                  ;              ;
;    |Reset_Delay:r0|                                                       ; 28 (28)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Reset_Delay:r0                                                                                                                                                                                     ;              ;
;    |VGA_Audio_PLL:p1|                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|VGA_Audio_PLL:p1                                                                                                                                                                                   ;              ;
;       |altpll:altpll_component|                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|VGA_Audio_PLL:p1|altpll:altpll_component                                                                                                                                                           ;              ;
;    |VgaAdapterInterface:VGAAI0|                                           ; 366 (0)           ; 46 (0)       ; 614400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|VgaAdapterInterface:VGAAI0                                                                                                                                                                         ;              ;
;       |VgaAdapter:VGAAd0|                                                 ; 366 (82)          ; 46 (26)      ; 614400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0                                                                                                                                                       ;              ;
;          |MemoryVGA:memVGA|                                               ; 284 (0)           ; 20 (0)       ; 614400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0|MemoryVGA:memVGA                                                                                                                                      ;              ;
;             |altsyncram:altsyncram_component|                             ; 284 (0)           ; 20 (0)       ; 614400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0|MemoryVGA:memVGA|altsyncram:altsyncram_component                                                                                                      ;              ;
;                |altsyncram_jd92:auto_generated|                           ; 284 (0)           ; 20 (20)      ; 614400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_jd92:auto_generated                                                                       ;              ;
;                   |decode_tpa:decode3|                                    ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_jd92:auto_generated|decode_tpa:decode3                                                    ;              ;
;                   |decode_tpa:decode_a|                                   ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_jd92:auto_generated|decode_tpa:decode_a                                                   ;              ;
;                   |decode_tpa:decode_b|                                   ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_jd92:auto_generated|decode_tpa:decode_b                                                   ;              ;
;                   |mux_dkb:mux4|                                          ; 121 (121)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_jd92:auto_generated|mux_dkb:mux4                                                          ;              ;
;                   |mux_dkb:mux5|                                          ; 93 (93)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_jd92:auto_generated|mux_dkb:mux5                                                          ;              ;
;          |VgaPll:xx|                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0|VgaPll:xx                                                                                                                                             ;              ;
;             |altpll:altpll_component|                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0|VgaPll:xx|altpll:altpll_component                                                                                                                     ;              ;
;    |audio_clock:u4|                                                       ; 17 (17)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|audio_clock:u4                                                                                                                                                                                     ;              ;
;    |audio_converter:u5|                                                   ; 75 (75)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|audio_converter:u5                                                                                                                                                                                 ;              ;
;    |keyboard:kbd|                                                         ; 17 (17)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|keyboard:kbd                                                                                                                                                                                       ;              ;
;    |mono:Mono1|                                                           ; 78 (78)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|mono:Mono1                                                                                                                                                                                         ;              ;
;    |oneshot:pulser|                                                       ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|oneshot:pulser                                                                                                                                                                                     ;              ;
;    |sld_hub:auto_hub|                                                     ; 166 (125)         ; 109 (80)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|sld_hub:auto_hub                                                                                                                                                                                   ;              ;
;       |sld_rom_sr:hub_info_reg|                                           ; 24 (24)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                           ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                         ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                         ;              ;
+---------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------------------+
; Name                                                                                                                                                         ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------------------+
; MIPS2:Processor0|CodeMemory:memInstr|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated|altsyncram_d1g2:altsyncram1|ALTSYNCRAM  ; AUTO ; True Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536  ; syscall_code.mif ;
; MIPS2:Processor0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_31g2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 32           ; 4096         ; 32           ; 131072 ; default_code.mif ;
; MIPS2:Processor0|DataMemory:memData|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_5jk1:auto_generated|altsyncram_c1g2:altsyncram1|ALTSYNCRAM   ; AUTO ; True Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536  ; syscall_data.mif ;
; MIPS2:Processor0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_3ik1:auto_generated|altsyncram_21g2:altsyncram1|ALTSYNCRAM  ; AUTO ; True Dual Port ; 4096         ; 32           ; 4096         ; 32           ; 131072 ; default_data.mif ;
; VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_jd92:auto_generated|ALTSYNCRAM                      ; M4K  ; True Dual Port ; 76800        ; 8            ; 76800        ; 8            ; 614400 ; display2.mif     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |TopDE|LCDStateMachine:LCDSM0|State                   ;
+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; State.011 ; State.010 ; State.001 ; State.000 ; State.100 ;
+-----------+-----------+-----------+-----------+-----------+-----------+
; State.000 ; 0         ; 0         ; 0         ; 0         ; 0         ;
; State.001 ; 0         ; 0         ; 1         ; 1         ; 0         ;
; State.010 ; 0         ; 1         ; 0         ; 1         ; 0         ;
; State.011 ; 1         ; 0         ; 0         ; 1         ; 0         ;
; State.100 ; 0         ; 0         ; 0         ; 1         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |TopDE|LCDStateMachine:LCDSM0|mLCD_ST          ;
+------------+------------+------------+------------+------------+
; Name       ; mLCD_ST.11 ; mLCD_ST.10 ; mLCD_ST.01 ; mLCD_ST.00 ;
+------------+------------+------------+------------+------------+
; mLCD_ST.00 ; 0          ; 0          ; 0          ; 0          ;
; mLCD_ST.01 ; 0          ; 0          ; 1          ; 1          ;
; mLCD_ST.10 ; 0          ; 1          ; 0          ; 1          ;
; mLCD_ST.11 ; 1          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |TopDE|LCDStateMachine:LCDSM0|LCDController:LCDCont0|ST ;
+-------+-------+-------+-------+-----------------------------------------+
; Name  ; ST.11 ; ST.10 ; ST.01 ; ST.00                                   ;
+-------+-------+-------+-------+-----------------------------------------+
; ST.00 ; 0     ; 0     ; 0     ; 0                                       ;
; ST.01 ; 0     ; 0     ; 1     ; 1                                       ;
; ST.10 ; 0     ; 1     ; 0     ; 1                                       ;
; ST.11 ; 1     ; 0     ; 0     ; 1                                       ;
+-------+-------+-------+-------+-----------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |TopDE|I2C_AV_Config:u3|mSetup_ST                 ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                          ;
+-----------------------------------------------------+-----------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                           ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------------------------------+------------------------+
; wAudioCodecData[0]                                  ; MIPS2:Processor0|Control:Controlunit|Decoder0 ; yes                    ;
; wAudioCodecData[31]                                 ; MIPS2:Processor0|Control:Controlunit|Decoder0 ; yes                    ;
; wAudioCodecData[30]                                 ; MIPS2:Processor0|Control:Controlunit|Decoder0 ; yes                    ;
; wAudioCodecData[29]                                 ; MIPS2:Processor0|Control:Controlunit|Decoder0 ; yes                    ;
; wAudioCodecData[28]                                 ; MIPS2:Processor0|Control:Controlunit|Decoder0 ; yes                    ;
; wAudioCodecData[27]                                 ; MIPS2:Processor0|Control:Controlunit|Decoder0 ; yes                    ;
; wAudioCodecData[26]                                 ; MIPS2:Processor0|Control:Controlunit|Decoder0 ; yes                    ;
; wAudioCodecData[25]                                 ; MIPS2:Processor0|Control:Controlunit|Decoder0 ; yes                    ;
; wAudioCodecData[24]                                 ; MIPS2:Processor0|Control:Controlunit|Decoder0 ; yes                    ;
; wAudioCodecData[23]                                 ; MIPS2:Processor0|Control:Controlunit|Decoder0 ; yes                    ;
; wAudioCodecData[22]                                 ; MIPS2:Processor0|Control:Controlunit|Decoder0 ; yes                    ;
; wAudioCodecData[21]                                 ; MIPS2:Processor0|Control:Controlunit|Decoder0 ; yes                    ;
; wAudioCodecData[20]                                 ; MIPS2:Processor0|Control:Controlunit|Decoder0 ; yes                    ;
; wAudioCodecData[19]                                 ; MIPS2:Processor0|Control:Controlunit|Decoder0 ; yes                    ;
; wAudioCodecData[18]                                 ; MIPS2:Processor0|Control:Controlunit|Decoder0 ; yes                    ;
; wAudioCodecData[17]                                 ; MIPS2:Processor0|Control:Controlunit|Decoder0 ; yes                    ;
; wAudioCodecData[16]                                 ; MIPS2:Processor0|Control:Controlunit|Decoder0 ; yes                    ;
; wAudioCodecData[15]                                 ; MIPS2:Processor0|Control:Controlunit|Decoder0 ; yes                    ;
; wAudioCodecData[14]                                 ; MIPS2:Processor0|Control:Controlunit|Decoder0 ; yes                    ;
; wAudioCodecData[13]                                 ; MIPS2:Processor0|Control:Controlunit|Decoder0 ; yes                    ;
; wAudioCodecData[12]                                 ; MIPS2:Processor0|Control:Controlunit|Decoder0 ; yes                    ;
; wAudioCodecData[11]                                 ; MIPS2:Processor0|Control:Controlunit|Decoder0 ; yes                    ;
; wAudioCodecData[10]                                 ; MIPS2:Processor0|Control:Controlunit|Decoder0 ; yes                    ;
; wAudioCodecData[9]                                  ; MIPS2:Processor0|Control:Controlunit|Decoder0 ; yes                    ;
; wAudioCodecData[8]                                  ; MIPS2:Processor0|Control:Controlunit|Decoder0 ; yes                    ;
; wAudioCodecData[7]                                  ; MIPS2:Processor0|Control:Controlunit|Decoder0 ; yes                    ;
; wAudioCodecData[6]                                  ; MIPS2:Processor0|Control:Controlunit|Decoder0 ; yes                    ;
; wAudioCodecData[5]                                  ; MIPS2:Processor0|Control:Controlunit|Decoder0 ; yes                    ;
; wAudioCodecData[4]                                  ; MIPS2:Processor0|Control:Controlunit|Decoder0 ; yes                    ;
; wAudioCodecData[3]                                  ; MIPS2:Processor0|Control:Controlunit|Decoder0 ; yes                    ;
; wAudioCodecData[2]                                  ; MIPS2:Processor0|Control:Controlunit|Decoder0 ; yes                    ;
; wAudioCodecData[1]                                  ; MIPS2:Processor0|Control:Controlunit|Decoder0 ; yes                    ;
; Number of user-specified and inferred latches = 32  ;                                               ;                        ;
+-----------------------------------------------------+-----------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                          ;
+-----------------------------------------------------+-------------------------------------------------------+
; Register name                                       ; Reason for Removal                                    ;
+-----------------------------------------------------+-------------------------------------------------------+
; waudio_inL[16..31]                                  ; Stuck at GND due to stuck port data_in                ;
; waudio_inR[16..31]                                  ; Stuck at GND due to stuck port data_in                ;
; MIPS2:Processor0|RegIDEX[20..35,68..83]             ; Stuck at GND due to stuck port data_in                ;
; I2C_AV_Config:u3|mI2C_DATA[16..17,19,23]            ; Stuck at GND due to stuck port data_in                ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD[16..17,19,23] ; Stuck at GND due to stuck port data_in                ;
; MIPS2:Processor0|RegIDEX[47,63,95,240]              ; Merged with MIPS2:Processor0|RegIDEX[0]               ;
; MIPS2:Processor0|RegIDEX[48,64,96,241]              ; Merged with MIPS2:Processor0|RegIDEX[1]               ;
; MIPS2:Processor0|RegIDEX[49,65,97,242]              ; Merged with MIPS2:Processor0|RegIDEX[2]               ;
; MIPS2:Processor0|RegIDEX[50,66,98,243]              ; Merged with MIPS2:Processor0|RegIDEX[3]               ;
; MIPS2:Processor0|RegIDEX[51,67,99..115,244]         ; Merged with MIPS2:Processor0|RegIDEX[4]               ;
; MIPS2:Processor0|RegIDEX[42,58,90,235]              ; Merged with MIPS2:Processor0|RegIDEX[15]              ;
; MIPS2:Processor0|RegIDEX[43,59,91,236]              ; Merged with MIPS2:Processor0|RegIDEX[16]              ;
; MIPS2:Processor0|RegIDEX[44,60,92,237]              ; Merged with MIPS2:Processor0|RegIDEX[17]              ;
; MIPS2:Processor0|RegIDEX[45,61,93,238]              ; Merged with MIPS2:Processor0|RegIDEX[18]              ;
; MIPS2:Processor0|RegIDEX[46,62,94,239]              ; Merged with MIPS2:Processor0|RegIDEX[19]              ;
; MIPS2:Processor0|RegIDEX[52,84,229]                 ; Merged with MIPS2:Processor0|RegIDEX[36]              ;
; MIPS2:Processor0|RegIDEX[53,85,230]                 ; Merged with MIPS2:Processor0|RegIDEX[37]              ;
; MIPS2:Processor0|RegIDEX[54,86,231]                 ; Merged with MIPS2:Processor0|RegIDEX[38]              ;
; MIPS2:Processor0|RegIDEX[55,87,232]                 ; Merged with MIPS2:Processor0|RegIDEX[39]              ;
; MIPS2:Processor0|RegIDEX[56,88,233]                 ; Merged with MIPS2:Processor0|RegIDEX[40]              ;
; MIPS2:Processor0|RegIDEX[57,89,234]                 ; Merged with MIPS2:Processor0|RegIDEX[41]              ;
; I2C_AV_Config:u3|mI2C_DATA[18,20..21]               ; Merged with I2C_AV_Config:u3|mI2C_DATA[22]            ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD[18,20..21]    ; Merged with I2C_AV_Config:u3|I2C_Controller:u0|SD[22] ;
; MIPS2:Processor0|Registers:memReg|registers[0][0]   ; Stuck at GND due to stuck port clock_enable           ;
; MIPS2:Processor0|Registers:memReg|registers[0][1]   ; Stuck at GND due to stuck port clock_enable           ;
; MIPS2:Processor0|Registers:memReg|registers[0][2]   ; Stuck at GND due to stuck port clock_enable           ;
; MIPS2:Processor0|Registers:memReg|registers[0][3]   ; Stuck at GND due to stuck port clock_enable           ;
; MIPS2:Processor0|Registers:memReg|registers[0][4]   ; Stuck at GND due to stuck port clock_enable           ;
; MIPS2:Processor0|Registers:memReg|registers[0][5]   ; Stuck at GND due to stuck port clock_enable           ;
; MIPS2:Processor0|Registers:memReg|registers[0][6]   ; Stuck at GND due to stuck port clock_enable           ;
; MIPS2:Processor0|Registers:memReg|registers[0][7]   ; Stuck at GND due to stuck port clock_enable           ;
; MIPS2:Processor0|Registers:memReg|registers[0][8]   ; Stuck at GND due to stuck port clock_enable           ;
; MIPS2:Processor0|Registers:memReg|registers[0][9]   ; Stuck at GND due to stuck port clock_enable           ;
; MIPS2:Processor0|Registers:memReg|registers[0][10]  ; Stuck at GND due to stuck port clock_enable           ;
; MIPS2:Processor0|Registers:memReg|registers[0][11]  ; Stuck at GND due to stuck port clock_enable           ;
; MIPS2:Processor0|Registers:memReg|registers[0][12]  ; Stuck at GND due to stuck port clock_enable           ;
; MIPS2:Processor0|Registers:memReg|registers[0][13]  ; Stuck at GND due to stuck port clock_enable           ;
; MIPS2:Processor0|Registers:memReg|registers[0][14]  ; Stuck at GND due to stuck port clock_enable           ;
; MIPS2:Processor0|Registers:memReg|registers[0][15]  ; Stuck at GND due to stuck port clock_enable           ;
; MIPS2:Processor0|Registers:memReg|registers[0][16]  ; Stuck at GND due to stuck port clock_enable           ;
; MIPS2:Processor0|Registers:memReg|registers[0][17]  ; Stuck at GND due to stuck port clock_enable           ;
; MIPS2:Processor0|Registers:memReg|registers[0][18]  ; Stuck at GND due to stuck port clock_enable           ;
; MIPS2:Processor0|Registers:memReg|registers[0][19]  ; Stuck at GND due to stuck port clock_enable           ;
; MIPS2:Processor0|Registers:memReg|registers[0][20]  ; Stuck at GND due to stuck port clock_enable           ;
; MIPS2:Processor0|Registers:memReg|registers[0][21]  ; Stuck at GND due to stuck port clock_enable           ;
; MIPS2:Processor0|Registers:memReg|registers[0][22]  ; Stuck at GND due to stuck port clock_enable           ;
; MIPS2:Processor0|Registers:memReg|registers[0][23]  ; Stuck at GND due to stuck port clock_enable           ;
; MIPS2:Processor0|Registers:memReg|registers[0][24]  ; Stuck at GND due to stuck port clock_enable           ;
; MIPS2:Processor0|Registers:memReg|registers[0][25]  ; Stuck at GND due to stuck port clock_enable           ;
; MIPS2:Processor0|Registers:memReg|registers[0][26]  ; Stuck at GND due to stuck port clock_enable           ;
; MIPS2:Processor0|Registers:memReg|registers[0][27]  ; Stuck at GND due to stuck port clock_enable           ;
; MIPS2:Processor0|Registers:memReg|registers[0][28]  ; Stuck at GND due to stuck port clock_enable           ;
; MIPS2:Processor0|Registers:memReg|registers[0][29]  ; Stuck at GND due to stuck port clock_enable           ;
; MIPS2:Processor0|Registers:memReg|registers[0][30]  ; Stuck at GND due to stuck port clock_enable           ;
; MIPS2:Processor0|Registers:memReg|registers[0][31]  ; Stuck at GND due to stuck port clock_enable           ;
; LCDStateMachine:LCDSM0|State~7                      ; Lost fanout                                           ;
; LCDStateMachine:LCDSM0|State~8                      ; Lost fanout                                           ;
; LCDStateMachine:LCDSM0|mLCD_ST~6                    ; Lost fanout                                           ;
; LCDStateMachine:LCDSM0|mLCD_ST~7                    ; Lost fanout                                           ;
; LCDStateMachine:LCDSM0|LCDController:LCDCont0|ST~6  ; Lost fanout                                           ;
; LCDStateMachine:LCDSM0|LCDController:LCDCont0|ST~7  ; Lost fanout                                           ;
; I2C_AV_Config:u3|mSetup_ST~9                        ; Lost fanout                                           ;
; I2C_AV_Config:u3|mSetup_ST~10                       ; Lost fanout                                           ;
; audio_clock:u4|BCK_DIV[3]                           ; Stuck at GND due to stuck port data_in                ;
; Total Number of Removed Registers = 193             ;                                                       ;
+-----------------------------------------------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                            ;
+--------------------------------+---------------------------+-------------------------------------------+
; Register name                  ; Reason for Removal        ; Registers Removed due to This Register    ;
+--------------------------------+---------------------------+-------------------------------------------+
; I2C_AV_Config:u3|mI2C_DATA[23] ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[23] ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u3|mI2C_DATA[19] ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[19] ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u3|mI2C_DATA[17] ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[17] ;
;                                ; due to stuck port data_in ;                                           ;
; I2C_AV_Config:u3|mI2C_DATA[16] ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[16] ;
;                                ; due to stuck port data_in ;                                           ;
+--------------------------------+---------------------------+-------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2814  ;
; Number of registers using Synchronous Clear  ; 341   ;
; Number of registers using Synchronous Load   ; 90    ;
; Number of registers using Asynchronous Clear ; 313   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2023  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------+
; Inverted Register Statistics                                  ;
+-----------------------------------------------------+---------+
; Inverted Register                                   ; Fan out ;
+-----------------------------------------------------+---------+
; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0]    ; 18      ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2]    ; 17      ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3]    ; 23      ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1]    ; 17      ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4]    ; 11      ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5]    ; 11      ;
; MIPS2:Processor0|Registers:memReg|registers[29][2]  ; 3       ;
; MIPS2:Processor0|Registers:memReg|registers[29][3]  ; 3       ;
; MIPS2:Processor0|Registers:memReg|registers[29][4]  ; 3       ;
; MIPS2:Processor0|Registers:memReg|registers[29][5]  ; 3       ;
; MIPS2:Processor0|Registers:memReg|registers[29][6]  ; 3       ;
; MIPS2:Processor0|Registers:memReg|registers[29][7]  ; 3       ;
; MIPS2:Processor0|Registers:memReg|registers[29][8]  ; 3       ;
; MIPS2:Processor0|Registers:memReg|registers[29][9]  ; 3       ;
; MIPS2:Processor0|Registers:memReg|registers[29][10] ; 3       ;
; MIPS2:Processor0|Registers:memReg|registers[29][11] ; 3       ;
; MIPS2:Processor0|Registers:memReg|registers[29][12] ; 3       ;
; MIPS2:Processor0|Registers:memReg|registers[29][13] ; 3       ;
; I2C_AV_Config:u3|I2C_Controller:u0|SCLK             ; 2       ;
; LCDStateMachine:LCDSM0|mRESET_ST                    ; 16      ;
; LCDStateMachine:LCDSM0|Busy                         ; 7       ;
; I2C_AV_Config:u3|I2C_Controller:u0|END              ; 5       ;
; I2C_AV_Config:u3|I2C_Controller:u0|SDO              ; 4       ;
; LCDStateMachine:LCDSM0|MemContentDisplay[25][5]     ; 3       ;
; LCDStateMachine:LCDSM0|MemContentDisplay[19][5]     ; 3       ;
; LCDStateMachine:LCDSM0|MemContentDisplay[17][5]     ; 3       ;
; LCDStateMachine:LCDSM0|MemContentDisplay[27][5]     ; 3       ;
; LCDStateMachine:LCDSM0|MemContentDisplay[13][5]     ; 3       ;
; LCDStateMachine:LCDSM0|MemContentDisplay[7][5]      ; 3       ;
; LCDStateMachine:LCDSM0|MemContentDisplay[5][5]      ; 3       ;
; LCDStateMachine:LCDSM0|MemContentDisplay[15][5]     ; 3       ;
; LCDStateMachine:LCDSM0|MemContentDisplay[9][5]      ; 3       ;
; LCDStateMachine:LCDSM0|MemContentDisplay[3][5]      ; 3       ;
; LCDStateMachine:LCDSM0|MemContentDisplay[1][5]      ; 3       ;
; LCDStateMachine:LCDSM0|MemContentDisplay[11][5]     ; 3       ;
; LCDStateMachine:LCDSM0|MemContentDisplay[23][5]     ; 3       ;
; LCDStateMachine:LCDSM0|MemContentDisplay[29][5]     ; 3       ;
; LCDStateMachine:LCDSM0|MemContentDisplay[21][5]     ; 3       ;
; LCDStateMachine:LCDSM0|MemContentDisplay[31][5]     ; 3       ;
; LCDStateMachine:LCDSM0|MemContentDisplay[18][5]     ; 3       ;
; LCDStateMachine:LCDSM0|MemContentDisplay[20][5]     ; 3       ;
; LCDStateMachine:LCDSM0|MemContentDisplay[16][5]     ; 3       ;
; LCDStateMachine:LCDSM0|MemContentDisplay[22][5]     ; 3       ;
; LCDStateMachine:LCDSM0|MemContentDisplay[10][5]     ; 3       ;
; LCDStateMachine:LCDSM0|MemContentDisplay[12][5]     ; 3       ;
; LCDStateMachine:LCDSM0|MemContentDisplay[8][5]      ; 3       ;
; LCDStateMachine:LCDSM0|MemContentDisplay[14][5]     ; 3       ;
; LCDStateMachine:LCDSM0|MemContentDisplay[2][5]      ; 3       ;
; LCDStateMachine:LCDSM0|MemContentDisplay[4][5]      ; 3       ;
; LCDStateMachine:LCDSM0|MemContentDisplay[0][5]      ; 3       ;
; LCDStateMachine:LCDSM0|MemContentDisplay[6][5]      ; 3       ;
; LCDStateMachine:LCDSM0|MemContentDisplay[26][5]     ; 3       ;
; LCDStateMachine:LCDSM0|MemContentDisplay[28][5]     ; 3       ;
; LCDStateMachine:LCDSM0|MemContentDisplay[24][5]     ; 3       ;
; LCDStateMachine:LCDSM0|MemContentDisplay[30][5]     ; 3       ;
; sld_hub:auto_hub|tdo                                ; 2       ;
; Total number of inverted registers = 56             ;         ;
+-----------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|mINIT_CONT_POS[5]                                                                                                                                                                           ;
; 3:1                ; 139 bits  ; 278 LEs       ; 139 LEs              ; 139 LEs                ; Yes        ; |TopDE|MIPS2:Processor0|RegIDEX[12]                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|CodeMemory:memInstr|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_3ik1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|DataMemory:memData|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_5jk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                 ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|RegIFID[37]                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|LCDController:LCDCont0|mStart                                                                                                                                                               ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|mDLY[2]                                                                                                                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|mono:Mono1|contador[31]                                                                                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|Registers:memReg|registers[31][21]                                                                                                                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|Registers:memReg|registers[30][2]                                                                                                                                                                 ;
; 5:1                ; 20 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|Registers:memReg|registers[29][18]                                                                                                                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|Registers:memReg|registers[28][31]                                                                                                                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|Registers:memReg|registers[27][21]                                                                                                                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|Registers:memReg|registers[26][7]                                                                                                                                                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|Registers:memReg|registers[25][22]                                                                                                                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|Registers:memReg|registers[24][30]                                                                                                                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|Registers:memReg|registers[23][30]                                                                                                                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|Registers:memReg|registers[22][10]                                                                                                                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|Registers:memReg|registers[21][3]                                                                                                                                                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|Registers:memReg|registers[20][1]                                                                                                                                                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|Registers:memReg|registers[19][15]                                                                                                                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|Registers:memReg|registers[18][2]                                                                                                                                                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|Registers:memReg|registers[17][3]                                                                                                                                                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|Registers:memReg|registers[16][4]                                                                                                                                                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|Registers:memReg|registers[15][22]                                                                                                                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|Registers:memReg|registers[14][22]                                                                                                                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|Registers:memReg|registers[13][22]                                                                                                                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|Registers:memReg|registers[12][22]                                                                                                                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|Registers:memReg|registers[11][22]                                                                                                                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|Registers:memReg|registers[10][22]                                                                                                                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|Registers:memReg|registers[9][22]                                                                                                                                                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|Registers:memReg|registers[8][22]                                                                                                                                                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|Registers:memReg|registers[7][22]                                                                                                                                                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|Registers:memReg|registers[6][30]                                                                                                                                                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|Registers:memReg|registers[5][7]                                                                                                                                                                  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|Registers:memReg|registers[3][3]                                                                                                                                                                  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|Registers:memReg|registers[2][19]                                                                                                                                                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|Registers:memReg|registers[1][9]                                                                                                                                                                  ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|CodeMemory:memInstr|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]  ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_3ik1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]  ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|DataMemory:memData|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_5jk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |TopDE|keyboard:kbd|incnt[3]                                                                                                                                                                                              ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|Registers:memReg|registers[4][9]                                                                                                                                                                  ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|MemContentDisplay[31][1]                                                                                                                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|MemContentDisplay[30][2]                                                                                                                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|MemContentDisplay[29][1]                                                                                                                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|MemContentDisplay[28][2]                                                                                                                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|MemContentDisplay[27][1]                                                                                                                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|MemContentDisplay[26][0]                                                                                                                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|MemContentDisplay[25][7]                                                                                                                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|MemContentDisplay[24][3]                                                                                                                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|MemContentDisplay[23][0]                                                                                                                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|MemContentDisplay[22][4]                                                                                                                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|MemContentDisplay[21][1]                                                                                                                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|MemContentDisplay[20][1]                                                                                                                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|MemContentDisplay[19][0]                                                                                                                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|MemContentDisplay[18][1]                                                                                                                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|MemContentDisplay[17][2]                                                                                                                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|MemContentDisplay[16][6]                                                                                                                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|MemContentDisplay[15][4]                                                                                                                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|MemContentDisplay[14][6]                                                                                                                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|MemContentDisplay[13][3]                                                                                                                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|MemContentDisplay[12][7]                                                                                                                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|MemContentDisplay[11][4]                                                                                                                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|MemContentDisplay[10][1]                                                                                                                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|MemContentDisplay[9][0]                                                                                                                                                                     ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|MemContentDisplay[8][0]                                                                                                                                                                     ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|MemContentDisplay[7][1]                                                                                                                                                                     ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|MemContentDisplay[6][3]                                                                                                                                                                     ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|MemContentDisplay[5][6]                                                                                                                                                                     ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|MemContentDisplay[4][6]                                                                                                                                                                     ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|MemContentDisplay[3][2]                                                                                                                                                                     ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|MemContentDisplay[2][7]                                                                                                                                                                     ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|MemContentDisplay[1][1]                                                                                                                                                                     ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|MemContentDisplay[0][2]                                                                                                                                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|mLCD_DATA[4]                                                                                                                                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|RegMEMWB[45]                                                                                                                                                                                      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|ALU:ALUunit|HI[26]                                                                                                                                                                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|ALU:ALUunit|LO[7]                                                                                                                                                                                 ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TopDE|MIPS2:Processor0|PC[0]                                                                                                                                                                                             ;
; 13:1               ; 30 bits   ; 240 LEs       ; 150 LEs              ; 90 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|PC[29]                                                                                                                                                                                            ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|CodeMemory:memInstr|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]       ;
; 24:1               ; 4 bits    ; 64 LEs        ; 44 LEs               ; 20 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_3ik1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]       ;
; 24:1               ; 4 bits    ; 64 LEs        ; 52 LEs               ; 12 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|DataMemory:memData|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_5jk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]        ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|Position[16]                                                                                                                                                                                ;
; 41:1               ; 8 bits    ; 216 LEs       ; 192 LEs              ; 24 LEs                 ; Yes        ; |TopDE|LCDStateMachine:LCDSM0|ContentDisplay[7]                                                                                                                                                                           ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |TopDE|MIPS2:Processor0|Registers:memReg|registers[29][13]                                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |TopDE|MIPS2:Processor0|Mux130                                                                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TopDE|MIPS2:Processor0|Mux90                                                                                                                                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |TopDE|MIPS2:Processor0|Mux161                                                                                                                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |TopDE|MIPS2:Processor0|Mux133                                                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|MIPS2:Processor0|ALUControl:ALUControlunit|Mux2                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TopDE|MIPS2:Processor0|Mux43                                                                                                                                                                                             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |TopDE|MIPS2:Processor0|Mux110                                                                                                                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |TopDE|MIPS2:Processor0|Mux119                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TopDE|MIPS2:Processor0|ALU:ALUunit|ShiftRight1                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|MIPS2:Processor0|ALU:ALUunit|ShiftRight1                                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |TopDE|MIPS2:Processor0|ALU:ALUunit|ShiftRight1                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TopDE|MIPS2:Processor0|CodeMemory:memInstr|oMemData[16]                                                                                                                                                                  ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |TopDE|MIPS2:Processor0|Registers:memReg|Mux3                                                                                                                                                                             ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |TopDE|MIPS2:Processor0|Registers:memReg|Mux61                                                                                                                                                                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |TopDE|MIPS2:Processor0|Add1                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|MIPS2:Processor0|ALU:ALUunit|ShiftRight1                                                                                                                                                                           ;
; 17:1               ; 15 bits   ; 165 LEs       ; 120 LEs              ; 45 LEs                 ; No         ; |TopDE|MIPS2:Processor0|ALU:ALUunit|Mux26                                                                                                                                                                                 ;
; 1:1                ; 15 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |TopDE|MIPS2:Processor0|Add1                                                                                                                                                                                              ;
; 64:1               ; 4 bits    ; 168 LEs       ; 44 LEs               ; 124 LEs                ; No         ; |TopDE|MIPS2:Processor0|Control:Controlunit|Selector3                                                                                                                                                                     ;
; 18:1               ; 8 bits    ; 96 LEs        ; 80 LEs               ; 16 LEs                 ; No         ; |TopDE|MIPS2:Processor0|ALU:ALUunit|Mux9                                                                                                                                                                                  ;
; 19:1               ; 4 bits    ; 48 LEs        ; 44 LEs               ; 4 LEs                  ; No         ; |TopDE|MIPS2:Processor0|ALU:ALUunit|Mux5                                                                                                                                                                                  ;
; 20:1               ; 2 bits    ; 26 LEs        ; 24 LEs               ; 2 LEs                  ; No         ; |TopDE|MIPS2:Processor0|ALU:ALUunit|Mux3                                                                                                                                                                                  ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |TopDE|LCDStateMachine:LCDSM0|mLCD_ST                                                                                                                                                                                     ;
; 21:1               ; 2 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; No         ; |TopDE|MIPS2:Processor0|ALU:ALUunit|Mux1                                                                                                                                                                                  ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |TopDE|LCDStateMachine:LCDSM0|State                                                                                                                                                                                       ;
; 38:1               ; 26 bits   ; 650 LEs       ; 598 LEs              ; 52 LEs                 ; No         ; |TopDE|wOutput[25]                                                                                                                                                                                                        ;
; 38:1               ; 3 bits    ; 75 LEs        ; 72 LEs               ; 3 LEs                  ; No         ; |TopDE|wOutput[4]                                                                                                                                                                                                         ;
; 38:1               ; 3 bits    ; 75 LEs        ; 75 LEs               ; 0 LEs                  ; No         ; |TopDE|wOutput[1]                                                                                                                                                                                                         ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; No         ; |TopDE|LCDStateMachine:LCDSM0|State                                                                                                                                                                                       ;
; 11:1               ; 16 bits   ; 112 LEs       ; 96 LEs               ; 16 LEs                 ; No         ; |TopDE|wAudioCodecData                                                                                                                                                                                                    ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; No         ; |TopDE|wAudioCodecData                                                                                                                                                                                                    ;
; 43:1               ; 6 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; No         ; |TopDE|wAudioCodecData                                                                                                                                                                                                    ;
; 43:1               ; 2 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |TopDE|wAudioCodecData                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MIPS2:Processor0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_31g2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MIPS2:Processor0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ;
+----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                                                                                                                                  ;
+----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                   ;
+----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MIPS2:Processor0|CodeMemory:memInstr|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated|altsyncram_d1g2:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MIPS2:Processor0|CodeMemory:memInstr|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ;
+----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                                                                                                                                 ;
+----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                  ;
+----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MIPS2:Processor0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_3ik1:auto_generated|altsyncram_21g2:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MIPS2:Processor0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_3ik1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ;
+----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                                                                                                                                 ;
+----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                  ;
+----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MIPS2:Processor0|DataMemory:memData|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_5jk1:auto_generated|altsyncram_c1g2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MIPS2:Processor0|DataMemory:memData|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_5jk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ;
+----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                                                                                                                                ;
+----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                 ;
+----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_jd92:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_hub:auto_hub               ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -       ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; clr_reg ;
; POWER_UP_LEVEL               ; LOW   ; -    ; clr_reg ;
+------------------------------+-------+------+---------+


+-----------------------------------------------------------------+
; Source assignments for sld_hub:auto_hub|sld_rom_sr:hub_info_reg ;
+----------------------+-------+------+---------------------------+
; Assignment           ; Value ; From ; To                        ;
+----------------------+-------+------+---------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                         ;
+----------------------+-------+------+---------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |TopDE ;
+----------------+----------------------------------+-------------------+
; Parameter Name ; Value                            ; Type              ;
+----------------+----------------------------------+-------------------+
; VGAADDRESS     ; 10000000000000000000000000000000 ; Unsigned Binary   ;
; INRDATA        ; 01000000000000000000000000000000 ; Unsigned Binary   ;
; INLDATA        ; 01000000000000000000000000000100 ; Unsigned Binary   ;
; OUTRDATA       ; 01000000000000000000000000001000 ; Unsigned Binary   ;
; OUTLDATA       ; 01000000000000000000000000001100 ; Unsigned Binary   ;
; CTRL1          ; 01000000000000000000000000010000 ; Unsigned Binary   ;
; CTRL2          ; 01000000000000000000000000010100 ; Unsigned Binary   ;
; BUFFER0        ; 01000000000000000000000000100000 ; Unsigned Binary   ;
; BUFFER1        ; 01000000000000000000000000100100 ; Unsigned Binary   ;
; LIMPA          ; 01110000000000000000000000100000 ; Unsigned Binary   ;
; LINHA1         ; 01110000000000000000000000000000 ; Unsigned Binary   ;
; LINHA2         ; 01110000000000000000000000010000 ; Unsigned Binary   ;
+----------------+----------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS2:Processor0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; default_code.mif     ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_2ik1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS2:Processor0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                                                                                            ;
+-------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; SLD_NODE_INFO           ; 135818752                        ; Signed Integer                                                                                                                  ;
; SLD_AUTO_INSTANCE_INDEX ; yes                              ; String                                                                                                                          ;
; SLD_IP_VERSION          ; 1                                ; Signed Integer                                                                                                                  ;
; SLD_IP_MINOR_VERSION    ; 3                                ; Signed Integer                                                                                                                  ;
; SLD_COMMON_IP_VERSION   ; 0                                ; Signed Integer                                                                                                                  ;
; width_word              ; 32                               ; Untyped                                                                                                                         ;
; numwords                ; 4096                             ; Untyped                                                                                                                         ;
; widthad                 ; 12                               ; Untyped                                                                                                                         ;
; shift_count_bits        ; 6                                ; Untyped                                                                                                                         ;
; cvalue                  ; 00000000000000000000000000000000 ; Untyped                                                                                                                         ;
; is_data_in_ram          ; 1                                ; Untyped                                                                                                                         ;
; is_readable             ; 1                                ; Untyped                                                                                                                         ;
; node_name               ; 1433625923                       ; Untyped                                                                                                                         ;
+-------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS2:Processor0|CodeMemory:memInstr|SysCodeBlock:MB1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; syscall_code.mif     ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_4jk1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS2:Processor0|CodeMemory:memInstr|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                                                                                           ;
+-------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; SLD_NODE_INFO           ; 135818752                        ; Signed Integer                                                                                                                 ;
; SLD_AUTO_INSTANCE_INDEX ; yes                              ; String                                                                                                                         ;
; SLD_IP_VERSION          ; 1                                ; Signed Integer                                                                                                                 ;
; SLD_IP_MINOR_VERSION    ; 3                                ; Signed Integer                                                                                                                 ;
; SLD_COMMON_IP_VERSION   ; 0                                ; Signed Integer                                                                                                                 ;
; width_word              ; 32                               ; Untyped                                                                                                                        ;
; numwords                ; 2048                             ; Untyped                                                                                                                        ;
; widthad                 ; 11                               ; Untyped                                                                                                                        ;
; shift_count_bits        ; 6                                ; Untyped                                                                                                                        ;
; cvalue                  ; 00000000000000000000000000000000 ; Untyped                                                                                                                        ;
; is_data_in_ram          ; 1                                ; Untyped                                                                                                                        ;
; is_readable             ; 1                                ; Untyped                                                                                                                        ;
; node_name               ; 1400468291                       ; Untyped                                                                                                                        ;
+-------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS2:Processor0|Registers:memReg ;
+----------------+----------------------------------+----------------------------+
; Parameter Name ; Value                            ; Type                       ;
+----------------+----------------------------------+----------------------------+
; SPR            ; 11101                            ; Unsigned Binary            ;
; SPADR          ; 00000000000000000011111111111100 ; Unsigned Binary            ;
+----------------+----------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS2:Processor0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; default_data.mif     ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_3ik1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS2:Processor0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_3ik1:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                                                                                           ;
+-------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; SLD_NODE_INFO           ; 135818752                        ; Signed Integer                                                                                                                 ;
; SLD_AUTO_INSTANCE_INDEX ; yes                              ; String                                                                                                                         ;
; SLD_IP_VERSION          ; 1                                ; Signed Integer                                                                                                                 ;
; SLD_IP_MINOR_VERSION    ; 3                                ; Signed Integer                                                                                                                 ;
; SLD_COMMON_IP_VERSION   ; 0                                ; Signed Integer                                                                                                                 ;
; width_word              ; 32                               ; Untyped                                                                                                                        ;
; numwords                ; 4096                             ; Untyped                                                                                                                        ;
; widthad                 ; 12                               ; Untyped                                                                                                                        ;
; shift_count_bits        ; 6                                ; Untyped                                                                                                                        ;
; cvalue                  ; 00000000000000000000000000000000 ; Untyped                                                                                                                        ;
; is_data_in_ram          ; 1                                ; Untyped                                                                                                                        ;
; is_readable             ; 1                                ; Untyped                                                                                                                        ;
; node_name               ; 1433625924                       ; Untyped                                                                                                                        ;
+-------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS2:Processor0|DataMemory:memData|SysDataBlock:MB1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; syscall_data.mif     ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_5jk1      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS2:Processor0|DataMemory:memData|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_5jk1:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                                                                                          ;
+-------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; SLD_NODE_INFO           ; 135818752                        ; Signed Integer                                                                                                                ;
; SLD_AUTO_INSTANCE_INDEX ; yes                              ; String                                                                                                                        ;
; SLD_IP_VERSION          ; 1                                ; Signed Integer                                                                                                                ;
; SLD_IP_MINOR_VERSION    ; 3                                ; Signed Integer                                                                                                                ;
; SLD_COMMON_IP_VERSION   ; 0                                ; Signed Integer                                                                                                                ;
; width_word              ; 32                               ; Untyped                                                                                                                       ;
; numwords                ; 2048                             ; Untyped                                                                                                                       ;
; widthad                 ; 11                               ; Untyped                                                                                                                       ;
; shift_count_bits        ; 6                                ; Untyped                                                                                                                       ;
; cvalue                  ; 00000000000000000000000000000000 ; Untyped                                                                                                                       ;
; is_data_in_ram          ; 1                                ; Untyped                                                                                                                       ;
; is_readable             ; 1                                ; Untyped                                                                                                                       ;
; node_name               ; 1400468292                       ; Untyped                                                                                                                       ;
+-------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0 ;
+--------------------+-------------+--------------------------------------------------------+
; Parameter Name     ; Value       ; Type                                                   ;
+--------------------+-------------+--------------------------------------------------------+
; BACKGROUND_IMAGE   ; display.mif ; String                                                 ;
; C_VERT_NUM_PIXELS  ; 0111100000  ; Unsigned Binary                                        ;
; C_VERT_SYNC_START  ; 0111101101  ; Unsigned Binary                                        ;
; C_VERT_SYNC_END    ; 0111101110  ; Unsigned Binary                                        ;
; C_VERT_TOTAL_COUNT ; 1000001101  ; Unsigned Binary                                        ;
; C_HORZ_NUM_PIXELS  ; 1010000000  ; Unsigned Binary                                        ;
; C_HORZ_SYNC_START  ; 1010010011  ; Unsigned Binary                                        ;
; C_HORZ_SYNC_END    ; 1011110010  ; Unsigned Binary                                        ;
; C_HORZ_TOTAL_COUNT ; 1100100000  ; Unsigned Binary                                        ;
+--------------------+-------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0|VgaPll:xx|altpll:altpll_component ;
+-------------------------------+-------------------+-------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                    ;
+-------------------------------+-------------------+-------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                 ;
; PLL_TYPE                      ; FAST              ; Untyped                                                                 ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                 ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                 ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                 ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                          ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                 ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                 ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                 ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                 ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                 ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                 ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                 ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                 ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                 ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                 ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                 ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                 ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                 ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                 ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                 ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                 ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                 ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                 ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                 ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                 ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                 ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                                 ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                                 ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                          ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                 ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                 ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                 ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                 ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                 ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                 ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                 ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                                 ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                                 ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                                          ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                 ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                 ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                 ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                 ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                 ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                 ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                 ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                 ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                                 ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                 ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                 ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                 ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                 ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                 ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                 ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                 ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                 ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                 ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                 ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                 ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                 ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                 ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                 ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                                 ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                                 ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                 ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                 ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                 ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                 ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                 ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                 ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                 ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                 ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                 ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                 ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                 ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                 ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                 ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                 ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                 ;
; VCO_MIN                       ; 0                 ; Untyped                                                                 ;
; VCO_MAX                       ; 0                 ; Untyped                                                                 ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                 ;
; PFD_MIN                       ; 0                 ; Untyped                                                                 ;
; PFD_MAX                       ; 0                 ; Untyped                                                                 ;
; M_INITIAL                     ; 0                 ; Untyped                                                                 ;
; M                             ; 0                 ; Untyped                                                                 ;
; N                             ; 1                 ; Untyped                                                                 ;
; M2                            ; 1                 ; Untyped                                                                 ;
; N2                            ; 1                 ; Untyped                                                                 ;
; SS                            ; 1                 ; Untyped                                                                 ;
; C0_HIGH                       ; 0                 ; Untyped                                                                 ;
; C1_HIGH                       ; 0                 ; Untyped                                                                 ;
; C2_HIGH                       ; 0                 ; Untyped                                                                 ;
; C3_HIGH                       ; 0                 ; Untyped                                                                 ;
; C4_HIGH                       ; 0                 ; Untyped                                                                 ;
; C5_HIGH                       ; 0                 ; Untyped                                                                 ;
; C6_HIGH                       ; 0                 ; Untyped                                                                 ;
; C7_HIGH                       ; 0                 ; Untyped                                                                 ;
; C8_HIGH                       ; 0                 ; Untyped                                                                 ;
; C9_HIGH                       ; 0                 ; Untyped                                                                 ;
; C0_LOW                        ; 0                 ; Untyped                                                                 ;
; C1_LOW                        ; 0                 ; Untyped                                                                 ;
; C2_LOW                        ; 0                 ; Untyped                                                                 ;
; C3_LOW                        ; 0                 ; Untyped                                                                 ;
; C4_LOW                        ; 0                 ; Untyped                                                                 ;
; C5_LOW                        ; 0                 ; Untyped                                                                 ;
; C6_LOW                        ; 0                 ; Untyped                                                                 ;
; C7_LOW                        ; 0                 ; Untyped                                                                 ;
; C8_LOW                        ; 0                 ; Untyped                                                                 ;
; C9_LOW                        ; 0                 ; Untyped                                                                 ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                 ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                 ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                 ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                 ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                 ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                 ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                 ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                 ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                 ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                 ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                 ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                 ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                 ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                 ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                 ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                 ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                 ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                 ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                 ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                 ;
; C0_PH                         ; 0                 ; Untyped                                                                 ;
; C1_PH                         ; 0                 ; Untyped                                                                 ;
; C2_PH                         ; 0                 ; Untyped                                                                 ;
; C3_PH                         ; 0                 ; Untyped                                                                 ;
; C4_PH                         ; 0                 ; Untyped                                                                 ;
; C5_PH                         ; 0                 ; Untyped                                                                 ;
; C6_PH                         ; 0                 ; Untyped                                                                 ;
; C7_PH                         ; 0                 ; Untyped                                                                 ;
; C8_PH                         ; 0                 ; Untyped                                                                 ;
; C9_PH                         ; 0                 ; Untyped                                                                 ;
; L0_HIGH                       ; 1                 ; Untyped                                                                 ;
; L1_HIGH                       ; 1                 ; Untyped                                                                 ;
; G0_HIGH                       ; 1                 ; Untyped                                                                 ;
; G1_HIGH                       ; 1                 ; Untyped                                                                 ;
; G2_HIGH                       ; 1                 ; Untyped                                                                 ;
; G3_HIGH                       ; 1                 ; Untyped                                                                 ;
; E0_HIGH                       ; 1                 ; Untyped                                                                 ;
; E1_HIGH                       ; 1                 ; Untyped                                                                 ;
; E2_HIGH                       ; 1                 ; Untyped                                                                 ;
; E3_HIGH                       ; 1                 ; Untyped                                                                 ;
; L0_LOW                        ; 1                 ; Untyped                                                                 ;
; L1_LOW                        ; 1                 ; Untyped                                                                 ;
; G0_LOW                        ; 1                 ; Untyped                                                                 ;
; G1_LOW                        ; 1                 ; Untyped                                                                 ;
; G2_LOW                        ; 1                 ; Untyped                                                                 ;
; G3_LOW                        ; 1                 ; Untyped                                                                 ;
; E0_LOW                        ; 1                 ; Untyped                                                                 ;
; E1_LOW                        ; 1                 ; Untyped                                                                 ;
; E2_LOW                        ; 1                 ; Untyped                                                                 ;
; E3_LOW                        ; 1                 ; Untyped                                                                 ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                 ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                 ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                 ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                 ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                 ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                 ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                 ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                 ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                 ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                 ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                 ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                 ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                 ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                 ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                 ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                 ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                 ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                 ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                 ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                 ;
; L0_PH                         ; 0                 ; Untyped                                                                 ;
; L1_PH                         ; 0                 ; Untyped                                                                 ;
; G0_PH                         ; 0                 ; Untyped                                                                 ;
; G1_PH                         ; 0                 ; Untyped                                                                 ;
; G2_PH                         ; 0                 ; Untyped                                                                 ;
; G3_PH                         ; 0                 ; Untyped                                                                 ;
; E0_PH                         ; 0                 ; Untyped                                                                 ;
; E1_PH                         ; 0                 ; Untyped                                                                 ;
; E2_PH                         ; 0                 ; Untyped                                                                 ;
; E3_PH                         ; 0                 ; Untyped                                                                 ;
; M_PH                          ; 0                 ; Untyped                                                                 ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                 ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                 ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                 ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                 ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                 ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                 ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                 ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                 ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                 ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                 ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                 ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                 ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                 ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                 ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                 ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                 ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                 ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                 ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                 ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                 ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                 ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                 ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                 ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                 ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                 ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                 ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                 ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                 ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                 ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                 ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                 ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                 ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                 ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                 ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                 ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                 ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                 ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                 ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                 ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                 ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                 ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                 ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                                 ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                 ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                 ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                 ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                 ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                 ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                 ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                 ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                 ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                 ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                 ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                 ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                 ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                 ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                 ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                 ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                 ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                 ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                 ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                                                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                          ;
+-------------------------------+-------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0|MemoryVGA:memVGA|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 17                   ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 76800                ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                 ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; display2.mif         ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_jd92      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------+
; Parameter Name                ; Value             ; Type                              ;
+-------------------------------+-------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                           ;
; PLL_TYPE                      ; FAST              ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                           ;
; LOCK_LOW                      ; 1                 ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                           ;
; SKIP_VCO                      ; OFF               ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                           ;
; BANDWIDTH                     ; 0                 ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 14                ; Signed Integer                    ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                    ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 15                ; Signed Integer                    ;
; CLK1_DIVIDE_BY                ; 3                 ; Signed Integer                    ;
; CLK0_DIVIDE_BY                ; 15                ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; -9921             ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; VCO_MIN                       ; 0                 ; Untyped                           ;
; VCO_MAX                       ; 0                 ; Untyped                           ;
; VCO_CENTER                    ; 0                 ; Untyped                           ;
; PFD_MIN                       ; 0                 ; Untyped                           ;
; PFD_MAX                       ; 0                 ; Untyped                           ;
; M_INITIAL                     ; 0                 ; Untyped                           ;
; M                             ; 0                 ; Untyped                           ;
; N                             ; 1                 ; Untyped                           ;
; M2                            ; 1                 ; Untyped                           ;
; N2                            ; 1                 ; Untyped                           ;
; SS                            ; 1                 ; Untyped                           ;
; C0_HIGH                       ; 0                 ; Untyped                           ;
; C1_HIGH                       ; 0                 ; Untyped                           ;
; C2_HIGH                       ; 0                 ; Untyped                           ;
; C3_HIGH                       ; 0                 ; Untyped                           ;
; C4_HIGH                       ; 0                 ; Untyped                           ;
; C5_HIGH                       ; 0                 ; Untyped                           ;
; C6_HIGH                       ; 0                 ; Untyped                           ;
; C7_HIGH                       ; 0                 ; Untyped                           ;
; C8_HIGH                       ; 0                 ; Untyped                           ;
; C9_HIGH                       ; 0                 ; Untyped                           ;
; C0_LOW                        ; 0                 ; Untyped                           ;
; C1_LOW                        ; 0                 ; Untyped                           ;
; C2_LOW                        ; 0                 ; Untyped                           ;
; C3_LOW                        ; 0                 ; Untyped                           ;
; C4_LOW                        ; 0                 ; Untyped                           ;
; C5_LOW                        ; 0                 ; Untyped                           ;
; C6_LOW                        ; 0                 ; Untyped                           ;
; C7_LOW                        ; 0                 ; Untyped                           ;
; C8_LOW                        ; 0                 ; Untyped                           ;
; C9_LOW                        ; 0                 ; Untyped                           ;
; C0_INITIAL                    ; 0                 ; Untyped                           ;
; C1_INITIAL                    ; 0                 ; Untyped                           ;
; C2_INITIAL                    ; 0                 ; Untyped                           ;
; C3_INITIAL                    ; 0                 ; Untyped                           ;
; C4_INITIAL                    ; 0                 ; Untyped                           ;
; C5_INITIAL                    ; 0                 ; Untyped                           ;
; C6_INITIAL                    ; 0                 ; Untyped                           ;
; C7_INITIAL                    ; 0                 ; Untyped                           ;
; C8_INITIAL                    ; 0                 ; Untyped                           ;
; C9_INITIAL                    ; 0                 ; Untyped                           ;
; C0_MODE                       ; BYPASS            ; Untyped                           ;
; C1_MODE                       ; BYPASS            ; Untyped                           ;
; C2_MODE                       ; BYPASS            ; Untyped                           ;
; C3_MODE                       ; BYPASS            ; Untyped                           ;
; C4_MODE                       ; BYPASS            ; Untyped                           ;
; C5_MODE                       ; BYPASS            ; Untyped                           ;
; C6_MODE                       ; BYPASS            ; Untyped                           ;
; C7_MODE                       ; BYPASS            ; Untyped                           ;
; C8_MODE                       ; BYPASS            ; Untyped                           ;
; C9_MODE                       ; BYPASS            ; Untyped                           ;
; C0_PH                         ; 0                 ; Untyped                           ;
; C1_PH                         ; 0                 ; Untyped                           ;
; C2_PH                         ; 0                 ; Untyped                           ;
; C3_PH                         ; 0                 ; Untyped                           ;
; C4_PH                         ; 0                 ; Untyped                           ;
; C5_PH                         ; 0                 ; Untyped                           ;
; C6_PH                         ; 0                 ; Untyped                           ;
; C7_PH                         ; 0                 ; Untyped                           ;
; C8_PH                         ; 0                 ; Untyped                           ;
; C9_PH                         ; 0                 ; Untyped                           ;
; L0_HIGH                       ; 1                 ; Untyped                           ;
; L1_HIGH                       ; 1                 ; Untyped                           ;
; G0_HIGH                       ; 1                 ; Untyped                           ;
; G1_HIGH                       ; 1                 ; Untyped                           ;
; G2_HIGH                       ; 1                 ; Untyped                           ;
; G3_HIGH                       ; 1                 ; Untyped                           ;
; E0_HIGH                       ; 1                 ; Untyped                           ;
; E1_HIGH                       ; 1                 ; Untyped                           ;
; E2_HIGH                       ; 1                 ; Untyped                           ;
; E3_HIGH                       ; 1                 ; Untyped                           ;
; L0_LOW                        ; 1                 ; Untyped                           ;
; L1_LOW                        ; 1                 ; Untyped                           ;
; G0_LOW                        ; 1                 ; Untyped                           ;
; G1_LOW                        ; 1                 ; Untyped                           ;
; G2_LOW                        ; 1                 ; Untyped                           ;
; G3_LOW                        ; 1                 ; Untyped                           ;
; E0_LOW                        ; 1                 ; Untyped                           ;
; E1_LOW                        ; 1                 ; Untyped                           ;
; E2_LOW                        ; 1                 ; Untyped                           ;
; E3_LOW                        ; 1                 ; Untyped                           ;
; L0_INITIAL                    ; 1                 ; Untyped                           ;
; L1_INITIAL                    ; 1                 ; Untyped                           ;
; G0_INITIAL                    ; 1                 ; Untyped                           ;
; G1_INITIAL                    ; 1                 ; Untyped                           ;
; G2_INITIAL                    ; 1                 ; Untyped                           ;
; G3_INITIAL                    ; 1                 ; Untyped                           ;
; E0_INITIAL                    ; 1                 ; Untyped                           ;
; E1_INITIAL                    ; 1                 ; Untyped                           ;
; E2_INITIAL                    ; 1                 ; Untyped                           ;
; E3_INITIAL                    ; 1                 ; Untyped                           ;
; L0_MODE                       ; BYPASS            ; Untyped                           ;
; L1_MODE                       ; BYPASS            ; Untyped                           ;
; G0_MODE                       ; BYPASS            ; Untyped                           ;
; G1_MODE                       ; BYPASS            ; Untyped                           ;
; G2_MODE                       ; BYPASS            ; Untyped                           ;
; G3_MODE                       ; BYPASS            ; Untyped                           ;
; E0_MODE                       ; BYPASS            ; Untyped                           ;
; E1_MODE                       ; BYPASS            ; Untyped                           ;
; E2_MODE                       ; BYPASS            ; Untyped                           ;
; E3_MODE                       ; BYPASS            ; Untyped                           ;
; L0_PH                         ; 0                 ; Untyped                           ;
; L1_PH                         ; 0                 ; Untyped                           ;
; G0_PH                         ; 0                 ; Untyped                           ;
; G1_PH                         ; 0                 ; Untyped                           ;
; G2_PH                         ; 0                 ; Untyped                           ;
; G3_PH                         ; 0                 ; Untyped                           ;
; E0_PH                         ; 0                 ; Untyped                           ;
; E1_PH                         ; 0                 ; Untyped                           ;
; E2_PH                         ; 0                 ; Untyped                           ;
; E3_PH                         ; 0                 ; Untyped                           ;
; M_PH                          ; 0                 ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                           ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                    ;
+-------------------------------+-------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:u3 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                    ;
; I2C_Freq       ; 20000    ; Signed Integer                    ;
; LUT_SIZE       ; 51       ; Signed Integer                    ;
; Dummy_DATA     ; 0        ; Signed Integer                    ;
; SET_LIN_L      ; 1        ; Signed Integer                    ;
; SET_LIN_R      ; 2        ; Signed Integer                    ;
; SET_HEAD_L     ; 3        ; Signed Integer                    ;
; SET_HEAD_R     ; 4        ; Signed Integer                    ;
; A_PATH_CTRL    ; 5        ; Signed Integer                    ;
; D_PATH_CTRL    ; 6        ; Signed Integer                    ;
; POWER_ON       ; 7        ; Signed Integer                    ;
; SET_FORMAT     ; 8        ; Signed Integer                    ;
; SAMPLE_CTRL    ; 9        ; Signed Integer                    ;
; SET_ACTIVE     ; 10       ; Signed Integer                    ;
; SET_VIDEO      ; 11       ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_clock:u4 ;
+----------------+----------+---------------------------------+
; Parameter Name ; Value    ; Type                            ;
+----------------+----------+---------------------------------+
; REF_CLK        ; 18432000 ; Signed Integer                  ;
; SAMPLE_RATE    ; 48000    ; Signed Integer                  ;
; DATA_WIDTH     ; 16       ; Signed Integer                  ;
; CHANNEL_NUM    ; 2        ; Signed Integer                  ;
+----------------+----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCDStateMachine:LCDSM0 ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; LIMPA          ; 01110000000000000000000000100000 ; Unsigned Binary ;
; LINHA1         ; 01110000000000000000000000000000 ; Unsigned Binary ;
; LINHA2         ; 01110000000000000000000000010000 ; Unsigned Binary ;
; INIT_CONT_SIZE ; 36                               ; Signed Integer  ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCDStateMachine:LCDSM0|LCDController:LCDCont0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; CLK_Divide     ; 16    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub                                                                                                             ;
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                                                                                            ; Type            ;
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                                                                                ; Untyped         ;
; device_family            ; Cyclone II                                                                                                                       ; Untyped         ;
; n_nodes                  ; 4                                                                                                                                ; Untyped         ;
; n_sel_bits               ; 3                                                                                                                                ; Untyped         ;
; n_node_ir_bits           ; 6                                                                                                                                ; Untyped         ;
; node_info                ; 00001000000110000110111000000011000010000001100001101110000000100000100000011000011011100000000100001000000110000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                                                                                ; Signed Integer  ;
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MIPS2:Processor0|ALU:ALUunit|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                             ;
; LPM_WIDTHD             ; 32             ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_vfm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MIPS2:Processor0|ALU:ALUunit|lpm_mult:Mult0 ;
+------------------------------------------------+------------+--------------------------------+
; Parameter Name                                 ; Value      ; Type                           ;
+------------------------------------------------+------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 32         ; Untyped                        ;
; LPM_WIDTHB                                     ; 32         ; Untyped                        ;
; LPM_WIDTHP                                     ; 64         ; Untyped                        ;
; LPM_WIDTHR                                     ; 64         ; Untyped                        ;
; LPM_WIDTHS                                     ; 1          ; Untyped                        ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                        ;
; LPM_PIPELINE                                   ; 0          ; Untyped                        ;
; LATENCY                                        ; 0          ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                        ;
; USE_EAB                                        ; OFF        ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_l8t   ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                        ;
+------------------------------------------------+------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MIPS2:Processor0|ALU:ALUunit|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                             ;
; LPM_WIDTHD             ; 32             ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_28m ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                          ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                             ;
; Entity Instance                           ; MIPS2:Processor0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                            ;
;     -- NUMWORDS_A                         ; 4096                                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; MIPS2:Processor0|CodeMemory:memInstr|SysCodeBlock:MB1|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                            ;
;     -- NUMWORDS_A                         ; 2048                                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; MIPS2:Processor0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                            ;
;     -- NUMWORDS_A                         ; 4096                                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; MIPS2:Processor0|DataMemory:memData|SysDataBlock:MB1|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                            ;
;     -- NUMWORDS_A                         ; 2048                                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0|MemoryVGA:memVGA|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                             ;
;     -- NUMWORDS_A                         ; 76800                                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                             ;
;     -- NUMWORDS_B                         ; 76800                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                   ;
+-------------------------------+--------------------------------------------------------------------------------+
; Name                          ; Value                                                                          ;
+-------------------------------+--------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                              ;
; Entity Instance               ; VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0|VgaPll:xx|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                         ;
;     -- PLL_TYPE               ; FAST                                                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                                                              ;
; Entity Instance               ; VGA_Audio_PLL:p1|altpll:altpll_component                                       ;
;     -- OPERATION_MODE         ; NORMAL                                                                         ;
;     -- PLL_TYPE               ; FAST                                                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                                                              ;
+-------------------------------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                      ;
+---------------------------------------+---------------------------------------------+
; Name                                  ; Value                                       ;
+---------------------------------------+---------------------------------------------+
; Number of entity instances            ; 1                                           ;
; Entity Instance                       ; MIPS2:Processor0|ALU:ALUunit|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                          ;
;     -- LPM_WIDTHB                     ; 32                                          ;
;     -- LPM_WIDTHP                     ; 64                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
+---------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:u3|I2C_Controller:u0"                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "VGA_Audio_PLL:p1"      ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; c0   ; Output ; Info     ; Explicitly unconnected ;
; c2   ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0|MemoryVGA:memVGA" ;
+--------+-------+----------+---------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                       ;
+--------+-------+----------+---------------------------------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                                                  ;
; wren_a ; Input ; Info     ; Stuck at GND                                                  ;
+--------+-------+----------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS2:Processor0|DataMemory:memData|SysDataBlock:MB1"                                                                                                                                ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (11 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS2:Processor0|DataMemory:memData|UserDataBlock:MB0"                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "MIPS2:Processor0|DataMemory:memData" ;
+-------------+-------+----------+--------------------------------+
; Port        ; Type  ; Severity ; Details                        ;
+-------------+-------+----------+--------------------------------+
; iByteEnable ; Input ; Info     ; Stuck at VCC                   ;
+-------------+-------+----------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS2:Processor0|ALU:ALUunit"                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; oZero     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oOverflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS2:Processor0|CodeMemory:memInstr|SysCodeBlock:MB1"                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (11 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS2:Processor0|CodeMemory:memInstr|UserCodeBlock:MB0"                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS2:Processor0|CodeMemory:memInstr" ;
+------------------+-------+----------+----------------------------+
; Port             ; Type  ; Severity ; Details                    ;
+------------------+-------+----------+----------------------------+
; iByteEnable      ; Input ; Info     ; Stuck at VCC               ;
; iWriteData       ; Input ; Info     ; Stuck at GND               ;
; iMemRead         ; Input ; Info     ; Stuck at VCC               ;
; iMemWrite        ; Input ; Info     ; Stuck at GND               ;
; iwAudioCodecData ; Input ; Info     ; Explicitly unconnected     ;
+------------------+-------+----------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS2:Processor0"                                                                                             ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; woCJump   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; woCBranch ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; woCJr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                          ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                    ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; 0              ; UseC        ; 32    ; 4096  ; Read/Write ; MIPS2:Processor0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated ;
; 1              ; SysC        ; 32    ; 2048  ; Read/Write ; MIPS2:Processor0|CodeMemory:memInstr|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated  ;
; 2              ; UseD        ; 32    ; 4096  ; Read/Write ; MIPS2:Processor0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_3ik1:auto_generated  ;
; 3              ; SysD        ; 32    ; 2048  ; Read/Write ; MIPS2:Processor0|DataMemory:memData|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_5jk1:auto_generated   ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Jul 04 15:43:17 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS-PIPE_v3 -c TopDE
Info: Found 1 design units, including 1 entities, in source file forwardunit.v
    Info: Found entity 1: ForwardUnit
Info: Found 1 design units, including 1 entities, in source file audio_clock.v
    Info: Found entity 1: audio_clock
Info: Found 1 design units, including 1 entities, in source file audio_converter.v
    Info: Found entity 1: audio_converter
Info: Found 1 design units, including 1 entities, in source file i2c_av_config.v
    Info: Found entity 1: I2C_AV_Config
Info: Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info: Found entity 1: I2C_Controller
Info: Found 1 design units, including 1 entities, in source file keyboard.v
    Info: Found entity 1: keyboard
Info: Found 1 design units, including 1 entities, in source file lcdcontroller.v
    Info: Found entity 1: LCDController
Info: Found 1 design units, including 1 entities, in source file lcdstatemachine.v
    Info: Found entity 1: LCDStateMachine
Info: Found 1 design units, including 1 entities, in source file memoryvga.v
    Info: Found entity 1: MemoryVGA
Info: Found 1 design units, including 1 entities, in source file oneshot.v
    Info: Found entity 1: oneshot
Info: Found 1 design units, including 1 entities, in source file reset_delay.v
    Info: Found entity 1: Reset_Delay
Info: Found 1 design units, including 1 entities, in source file syscodeblock.v
    Info: Found entity 1: SysCodeBlock
Info: Found 1 design units, including 1 entities, in source file sysdatablock.v
    Info: Found entity 1: SysDataBlock
Info: Found 1 design units, including 1 entities, in source file timer.v
    Info: Found entity 1: Timer
Info: Found 1 design units, including 1 entities, in source file usercodeblock.v
    Info: Found entity 1: UserCodeBlock
Info: Found 1 design units, including 1 entities, in source file userdatablock.v
    Info: Found entity 1: UserDataBlock
Info: Found 1 design units, including 1 entities, in source file vga_audio_pll.v
    Info: Found entity 1: VGA_Audio_PLL
Info: Found 1 design units, including 1 entities, in source file codememory.v
    Info: Found entity 1: CodeMemory
Info: Found 1 design units, including 1 entities, in source file alu.v
    Info: Found entity 1: ALU
Info: Found 1 design units, including 1 entities, in source file alucontrol.v
    Info: Found entity 1: ALUControl
Info: Found 1 design units, including 1 entities, in source file control.v
    Info: Found entity 1: Control
Info: Found 1 design units, including 1 entities, in source file datamemory.v
    Info: Found entity 1: DataMemory
Info: Found 1 design units, including 1 entities, in source file decoder7.v
    Info: Found entity 1: Decoder7
Info: Found 1 design units, including 1 entities, in source file hazardunit.v
    Info: Found entity 1: HazardUnit
Info: Found 1 design units, including 1 entities, in source file mono.v
    Info: Found entity 1: mono
Info: Found 0 design units, including 0 entities, in source file parametros.v
Info: Found 1 design units, including 1 entities, in source file registers.v
    Info: Found entity 1: Registers
Info: Found 1 design units, including 1 entities, in source file topde.v
    Info: Found entity 1: TopDE
Info: Found 1 design units, including 1 entities, in source file vgaadapter.v
    Info: Found entity 1: VgaAdapter
Info: Found 1 design units, including 1 entities, in source file vgaadapterinterface.v
    Info: Found entity 1: VgaAdapterInterface
Info: Found 1 design units, including 1 entities, in source file vgapll.v
    Info: Found entity 1: VgaPll
Info: Found 1 design units, including 1 entities, in source file teste.v
    Info: Found entity 1: teste
Info: Found 1 design units, including 1 entities, in source file mips2.v
    Info: Found entity 1: MIPS2
Info: Found 1 design units, including 1 entities, in source file pll.v
    Info: Found entity 1: pll
Info: Elaborating entity "TopDE" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at TopDE.v(121): truncated value with size 8 to match size of target (4)
Warning (10762): Verilog HDL Case Statement warning at TopDE.v(458): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at TopDE.v(565): can't check case statement for completeness because the case expression has too many possible states
Warning (10240): Verilog HDL Always Construct warning at TopDE.v(555): inferring latch(es) for variable "wAudioCodecData", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "wAudioCodecData[0]" at TopDE.v(555)
Info (10041): Inferred latch for "wAudioCodecData[1]" at TopDE.v(555)
Info (10041): Inferred latch for "wAudioCodecData[2]" at TopDE.v(555)
Info (10041): Inferred latch for "wAudioCodecData[3]" at TopDE.v(555)
Info (10041): Inferred latch for "wAudioCodecData[4]" at TopDE.v(555)
Info (10041): Inferred latch for "wAudioCodecData[5]" at TopDE.v(555)
Info (10041): Inferred latch for "wAudioCodecData[6]" at TopDE.v(555)
Info (10041): Inferred latch for "wAudioCodecData[7]" at TopDE.v(555)
Info (10041): Inferred latch for "wAudioCodecData[8]" at TopDE.v(555)
Info (10041): Inferred latch for "wAudioCodecData[9]" at TopDE.v(555)
Info (10041): Inferred latch for "wAudioCodecData[10]" at TopDE.v(555)
Info (10041): Inferred latch for "wAudioCodecData[11]" at TopDE.v(555)
Info (10041): Inferred latch for "wAudioCodecData[12]" at TopDE.v(555)
Info (10041): Inferred latch for "wAudioCodecData[13]" at TopDE.v(555)
Info (10041): Inferred latch for "wAudioCodecData[14]" at TopDE.v(555)
Info (10041): Inferred latch for "wAudioCodecData[15]" at TopDE.v(555)
Info (10041): Inferred latch for "wAudioCodecData[16]" at TopDE.v(555)
Info (10041): Inferred latch for "wAudioCodecData[17]" at TopDE.v(555)
Info (10041): Inferred latch for "wAudioCodecData[18]" at TopDE.v(555)
Info (10041): Inferred latch for "wAudioCodecData[19]" at TopDE.v(555)
Info (10041): Inferred latch for "wAudioCodecData[20]" at TopDE.v(555)
Info (10041): Inferred latch for "wAudioCodecData[21]" at TopDE.v(555)
Info (10041): Inferred latch for "wAudioCodecData[22]" at TopDE.v(555)
Info (10041): Inferred latch for "wAudioCodecData[23]" at TopDE.v(555)
Info (10041): Inferred latch for "wAudioCodecData[24]" at TopDE.v(555)
Info (10041): Inferred latch for "wAudioCodecData[25]" at TopDE.v(555)
Info (10041): Inferred latch for "wAudioCodecData[26]" at TopDE.v(555)
Info (10041): Inferred latch for "wAudioCodecData[27]" at TopDE.v(555)
Info (10041): Inferred latch for "wAudioCodecData[28]" at TopDE.v(555)
Info (10041): Inferred latch for "wAudioCodecData[29]" at TopDE.v(555)
Info (10041): Inferred latch for "wAudioCodecData[30]" at TopDE.v(555)
Info (10041): Inferred latch for "wAudioCodecData[31]" at TopDE.v(555)
Warning (10665): Bidirectional port "AUD_DACLRCK" at TopDE.v(85) has a one-way connection to bidirectional port "AUD_ADCLRCK"
Info: Elaborating entity "mono" for hierarchy "mono:Mono1"
Info: Elaborating entity "MIPS2" for hierarchy "MIPS2:Processor0"
Warning (10235): Verilog HDL Always Construct warning at MIPS2.v(512): variable "wWB_DataFromMem" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MIPS2.v(514): variable "wWB_ResultALU" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MIPS2.v(516): variable "wWB_PC4" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MIPS2.v(518): variable "wWB_Imm" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10034): Output port "woCALUOp" at MIPS2.v(92) has no driver
Info: Elaborating entity "CodeMemory" for hierarchy "MIPS2:Processor0|CodeMemory:memInstr"
Info: Elaborating entity "UserCodeBlock" for hierarchy "MIPS2:Processor0|CodeMemory:memInstr|UserCodeBlock:MB0"
Info: Elaborating entity "altsyncram" for hierarchy "MIPS2:Processor0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "MIPS2:Processor0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component"
Info: Instantiated megafunction "MIPS2:Processor0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "byte_size" = "8"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "default_code.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=UseC"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "4096"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "12"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_byteena_a" = "4"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2ik1.tdf
    Info: Found entity 1: altsyncram_2ik1
Info: Elaborating entity "altsyncram_2ik1" for hierarchy "MIPS2:Processor0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_31g2.tdf
    Info: Found entity 1: altsyncram_31g2
Info: Elaborating entity "altsyncram_31g2" for hierarchy "MIPS2:Processor0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_31g2:altsyncram1"
Info: Elaborating entity "sld_mod_ram_rom" for hierarchy "MIPS2:Processor0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Elaborated megafunction instantiation "MIPS2:Processor0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Instantiated megafunction "MIPS2:Processor0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info: Parameter "CVALUE" = "00000000000000000000000000000000"
    Info: Parameter "IS_DATA_IN_RAM" = "1"
    Info: Parameter "IS_READABLE" = "1"
    Info: Parameter "NODE_NAME" = "1433625923"
    Info: Parameter "NUMWORDS" = "4096"
    Info: Parameter "SHIFT_COUNT_BITS" = "6"
    Info: Parameter "WIDTH_WORD" = "32"
    Info: Parameter "WIDTHAD" = "12"
Info: Elaborating entity "sld_rom_sr" for hierarchy "MIPS2:Processor0|CodeMemory:memInstr|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info: Elaborating entity "SysCodeBlock" for hierarchy "MIPS2:Processor0|CodeMemory:memInstr|SysCodeBlock:MB1"
Info: Elaborating entity "altsyncram" for hierarchy "MIPS2:Processor0|CodeMemory:memInstr|SysCodeBlock:MB1|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "MIPS2:Processor0|CodeMemory:memInstr|SysCodeBlock:MB1|altsyncram:altsyncram_component"
Info: Instantiated megafunction "MIPS2:Processor0|CodeMemory:memInstr|SysCodeBlock:MB1|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "byte_size" = "8"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "syscall_code.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=SysC"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "2048"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "11"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_byteena_a" = "4"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4jk1.tdf
    Info: Found entity 1: altsyncram_4jk1
Info: Elaborating entity "altsyncram_4jk1" for hierarchy "MIPS2:Processor0|CodeMemory:memInstr|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_d1g2.tdf
    Info: Found entity 1: altsyncram_d1g2
Info: Elaborating entity "altsyncram_d1g2" for hierarchy "MIPS2:Processor0|CodeMemory:memInstr|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated|altsyncram_d1g2:altsyncram1"
Info: Elaborating entity "sld_mod_ram_rom" for hierarchy "MIPS2:Processor0|CodeMemory:memInstr|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Elaborated megafunction instantiation "MIPS2:Processor0|CodeMemory:memInstr|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Instantiated megafunction "MIPS2:Processor0|CodeMemory:memInstr|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info: Parameter "CVALUE" = "00000000000000000000000000000000"
    Info: Parameter "IS_DATA_IN_RAM" = "1"
    Info: Parameter "IS_READABLE" = "1"
    Info: Parameter "NODE_NAME" = "1400468291"
    Info: Parameter "NUMWORDS" = "2048"
    Info: Parameter "SHIFT_COUNT_BITS" = "6"
    Info: Parameter "WIDTH_WORD" = "32"
    Info: Parameter "WIDTHAD" = "11"
Info: Elaborating entity "sld_rom_sr" for hierarchy "MIPS2:Processor0|CodeMemory:memInstr|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info: Elaborating entity "Registers" for hierarchy "MIPS2:Processor0|Registers:memReg"
Info: Elaborating entity "Control" for hierarchy "MIPS2:Processor0|Control:Controlunit"
Info: Elaborating entity "HazardUnit" for hierarchy "MIPS2:Processor0|HazardUnit:hUnit"
Info: Elaborating entity "ALUControl" for hierarchy "MIPS2:Processor0|ALUControl:ALUControlunit"
Info: Elaborating entity "ALU" for hierarchy "MIPS2:Processor0|ALU:ALUunit"
Warning (10235): Verilog HDL Always Construct warning at ALU.v(87): variable "HI" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(92): variable "iShamt" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(97): variable "LO" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(108): variable "tmpComp" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(110): variable "tmpComp" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(113): variable "iShamt" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(117): variable "iShamt" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(119): variable "iShamt" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(119): variable "digits2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(124): variable "tmpComp" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(131): variable "mult" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(133): variable "div" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at ALU.v(67): inferring latch(es) for variable "oOverflow", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "oOverflow" at ALU.v(67)
Info: Elaborating entity "ForwardUnit" for hierarchy "MIPS2:Processor0|ForwardUnit:fUnit"
Info: Elaborating entity "DataMemory" for hierarchy "MIPS2:Processor0|DataMemory:memData"
Info: Elaborating entity "UserDataBlock" for hierarchy "MIPS2:Processor0|DataMemory:memData|UserDataBlock:MB0"
Info: Elaborating entity "altsyncram" for hierarchy "MIPS2:Processor0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "MIPS2:Processor0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component"
Info: Instantiated megafunction "MIPS2:Processor0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "byte_size" = "8"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "default_data.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=UseD"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "4096"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "12"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_byteena_a" = "4"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3ik1.tdf
    Info: Found entity 1: altsyncram_3ik1
Info: Elaborating entity "altsyncram_3ik1" for hierarchy "MIPS2:Processor0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_3ik1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_21g2.tdf
    Info: Found entity 1: altsyncram_21g2
Info: Elaborating entity "altsyncram_21g2" for hierarchy "MIPS2:Processor0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_3ik1:auto_generated|altsyncram_21g2:altsyncram1"
Info: Elaborating entity "sld_mod_ram_rom" for hierarchy "MIPS2:Processor0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_3ik1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Elaborated megafunction instantiation "MIPS2:Processor0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_3ik1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Instantiated megafunction "MIPS2:Processor0|DataMemory:memData|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_3ik1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info: Parameter "CVALUE" = "00000000000000000000000000000000"
    Info: Parameter "IS_DATA_IN_RAM" = "1"
    Info: Parameter "IS_READABLE" = "1"
    Info: Parameter "NODE_NAME" = "1433625924"
    Info: Parameter "NUMWORDS" = "4096"
    Info: Parameter "SHIFT_COUNT_BITS" = "6"
    Info: Parameter "WIDTH_WORD" = "32"
    Info: Parameter "WIDTHAD" = "12"
Info: Elaborating entity "SysDataBlock" for hierarchy "MIPS2:Processor0|DataMemory:memData|SysDataBlock:MB1"
Info: Elaborating entity "altsyncram" for hierarchy "MIPS2:Processor0|DataMemory:memData|SysDataBlock:MB1|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "MIPS2:Processor0|DataMemory:memData|SysDataBlock:MB1|altsyncram:altsyncram_component"
Info: Instantiated megafunction "MIPS2:Processor0|DataMemory:memData|SysDataBlock:MB1|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "byte_size" = "8"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "syscall_data.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=SysD"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "2048"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "11"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_byteena_a" = "4"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5jk1.tdf
    Info: Found entity 1: altsyncram_5jk1
Info: Elaborating entity "altsyncram_5jk1" for hierarchy "MIPS2:Processor0|DataMemory:memData|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_5jk1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c1g2.tdf
    Info: Found entity 1: altsyncram_c1g2
Info: Elaborating entity "altsyncram_c1g2" for hierarchy "MIPS2:Processor0|DataMemory:memData|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_5jk1:auto_generated|altsyncram_c1g2:altsyncram1"
Info: Elaborating entity "sld_mod_ram_rom" for hierarchy "MIPS2:Processor0|DataMemory:memData|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_5jk1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Elaborated megafunction instantiation "MIPS2:Processor0|DataMemory:memData|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_5jk1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Instantiated megafunction "MIPS2:Processor0|DataMemory:memData|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_5jk1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info: Parameter "CVALUE" = "00000000000000000000000000000000"
    Info: Parameter "IS_DATA_IN_RAM" = "1"
    Info: Parameter "IS_READABLE" = "1"
    Info: Parameter "NODE_NAME" = "1400468292"
    Info: Parameter "NUMWORDS" = "2048"
    Info: Parameter "SHIFT_COUNT_BITS" = "6"
    Info: Parameter "WIDTH_WORD" = "32"
    Info: Parameter "WIDTHAD" = "11"
Info: Elaborating entity "Decoder7" for hierarchy "Decoder7:Dec0"
Info: Elaborating entity "VgaAdapterInterface" for hierarchy "VgaAdapterInterface:VGAAI0"
Info: Elaborating entity "VgaAdapter" for hierarchy "VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0"
Info: Elaborating entity "VgaPll" for hierarchy "VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0|VgaPll:xx"
Info: Elaborating entity "altpll" for hierarchy "VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0|VgaPll:xx|altpll:altpll_component"
Info: Elaborated megafunction instantiation "VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0|VgaPll:xx|altpll:altpll_component"
Info: Instantiated megafunction "VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0|VgaPll:xx|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "clk0_divide_by" = "2"
    Info: Parameter "pll_type" = "FAST"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "clk0_phase_shift" = "0"
Info: Elaborating entity "MemoryVGA" for hierarchy "VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0|MemoryVGA:memVGA"
Info: Elaborating entity "altsyncram" for hierarchy "VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0|MemoryVGA:memVGA|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0|MemoryVGA:memVGA|altsyncram:altsyncram_component"
Info: Instantiated megafunction "VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0|MemoryVGA:memVGA|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "indata_reg_b" = "CLOCK1"
    Info: Parameter "init_file" = "display2.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "76800"
    Info: Parameter "numwords_b" = "76800"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "outdata_reg_b" = "CLOCK1"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "ram_block_type" = "M4K"
    Info: Parameter "widthad_a" = "17"
    Info: Parameter "widthad_b" = "17"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_b" = "8"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jd92.tdf
    Info: Found entity 1: altsyncram_jd92
Info: Elaborating entity "altsyncram_jd92" for hierarchy "VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_jd92:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/decode_tpa.tdf
    Info: Found entity 1: decode_tpa
Info: Elaborating entity "decode_tpa" for hierarchy "VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_jd92:auto_generated|decode_tpa:decode2"
Info: Elaborating entity "decode_tpa" for hierarchy "VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_jd92:auto_generated|decode_tpa:decode_a"
Info: Found 1 design units, including 1 entities, in source file db/mux_dkb.tdf
    Info: Found entity 1: mux_dkb
Info: Elaborating entity "mux_dkb" for hierarchy "VgaAdapterInterface:VGAAI0|VgaAdapter:VGAAd0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_jd92:auto_generated|mux_dkb:mux4"
Info: Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0"
Info: Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:p1"
Info: Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component"
Info: Elaborated megafunction instantiation "VGA_Audio_PLL:p1|altpll:altpll_component"
Info: Instantiated megafunction "VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "15"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "14"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "3"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "2"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "clk2_divide_by" = "15"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "14"
    Info: Parameter "clk2_phase_shift" = "-9921"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "37037"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "FAST"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_enable0" = "PORT_UNUSED"
    Info: Parameter "port_enable1" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "port_extclkena0" = "PORT_UNUSED"
    Info: Parameter "port_extclkena1" = "PORT_UNUSED"
    Info: Parameter "port_extclkena2" = "PORT_UNUSED"
    Info: Parameter "port_extclkena3" = "PORT_UNUSED"
    Info: Parameter "port_sclkout0" = "PORT_UNUSED"
    Info: Parameter "port_sclkout1" = "PORT_UNUSED"
Info: Elaborating entity "I2C_AV_Config" for hierarchy "I2C_AV_Config:u3"
Info: Elaborating entity "I2C_Controller" for hierarchy "I2C_AV_Config:u3|I2C_Controller:u0"
Info: Elaborating entity "audio_clock" for hierarchy "audio_clock:u4"
Info: Elaborating entity "audio_converter" for hierarchy "audio_converter:u5"
Info: Elaborating entity "oneshot" for hierarchy "oneshot:pulser"
Info: Elaborating entity "keyboard" for hierarchy "keyboard:kbd"
Info: Elaborating entity "LCDStateMachine" for hierarchy "LCDStateMachine:LCDSM0"
Info: Elaborating entity "LCDController" for hierarchy "LCDStateMachine:LCDSM0|LCDController:LCDCont0"
Info: Found 1 instances of uninferred RAM logic
    Info: RAM logic "I2C_AV_Config:u3|Ram0" is uninferred due to asynchronous read logic
Info: Inferred 3 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MIPS2:Processor0|ALU:ALUunit|Div0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "MIPS2:Processor0|ALU:ALUunit|Mult0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MIPS2:Processor0|ALU:ALUunit|Mod0"
Info: Elaborated megafunction instantiation "MIPS2:Processor0|ALU:ALUunit|lpm_divide:Div0"
Info: Instantiated megafunction "MIPS2:Processor0|ALU:ALUunit|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "32"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_vfm.tdf
    Info: Found entity 1: lpm_divide_vfm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info: Found entity 1: sign_div_unsign_9nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf
    Info: Found entity 1: alt_u_div_k5f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Elaborated megafunction instantiation "MIPS2:Processor0|ALU:ALUunit|lpm_mult:Mult0"
Info: Instantiated megafunction "MIPS2:Processor0|ALU:ALUunit|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "32"
    Info: Parameter "LPM_WIDTHB" = "32"
    Info: Parameter "LPM_WIDTHP" = "64"
    Info: Parameter "LPM_WIDTHR" = "64"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf
    Info: Found entity 1: mult_l8t
Info: Elaborated megafunction instantiation "MIPS2:Processor0|ALU:ALUunit|lpm_divide:Mod0"
Info: Instantiated megafunction "MIPS2:Processor0|ALU:ALUunit|lpm_divide:Mod0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "32"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_28m.tdf
    Info: Found entity 1: lpm_divide_28m
Warning: 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Ignored 222 buffer(s)
    Info: Ignored 222 SOFT buffer(s)
Warning: The following nodes have both tri-state and non-tri-state drivers
    Warning: Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "LCD_D[0]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "LCD_D[1]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "LCD_D[2]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "LCD_D[3]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "LCD_D[4]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "LCD_D[5]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "LCD_D[6]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "LCD_D[7]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver.
Warning: The following bidir pins have no drivers
    Warning: Bidir "PS2_KBCLK" has no driver
    Warning: Bidir "PS2_KBDAT" has no driver
Info: One or more bidirs are fed by always enabled tri-state buffers
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "AUD_DACLRCK" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "AUD_BCLK" is moved to its source
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "LCD_D[0]~synth"
    Warning: Node "LCD_D[1]~synth"
    Warning: Node "LCD_D[2]~synth"
    Warning: Node "LCD_D[3]~synth"
    Warning: Node "LCD_D[4]~synth"
    Warning: Node "LCD_D[5]~synth"
    Warning: Node "LCD_D[6]~synth"
    Warning: Node "LCD_D[7]~synth"
    Warning: Node "AUD_ADCLRCK~synth"
    Warning: Node "AUD_DACLRCK~synth"
    Warning: Node "AUD_BCLK~synth"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "oHEX0_DP" is stuck at VCC
    Warning (13410): Pin "oHEX1_DP" is stuck at VCC
    Warning (13410): Pin "oHEX2_DP" is stuck at VCC
    Warning (13410): Pin "oHEX3_DP" is stuck at VCC
    Warning (13410): Pin "oHEX4_DP" is stuck at VCC
    Warning (13410): Pin "oHEX5_DP" is stuck at VCC
    Warning (13410): Pin "oHEX6_DP" is stuck at VCC
    Warning (13410): Pin "oHEX7_DP" is stuck at VCC
    Warning (13410): Pin "oLEDR[9]" is stuck at GND
    Warning (13410): Pin "oLEDR[10]" is stuck at GND
    Warning (13410): Pin "oLEDR[14]" is stuck at GND
    Warning (13410): Pin "oLEDR[15]" is stuck at GND
    Warning (13410): Pin "oLEDR[16]" is stuck at GND
    Warning (13410): Pin "oLEDR[17]" is stuck at GND
    Warning (13410): Pin "oVGA_SYNC_N" is stuck at VCC
    Warning (13410): Pin "oVGA_R[0]" is stuck at GND
    Warning (13410): Pin "oVGA_R[1]" is stuck at GND
    Warning (13410): Pin "oVGA_R[2]" is stuck at GND
    Warning (13410): Pin "oVGA_R[3]" is stuck at GND
    Warning (13410): Pin "oVGA_R[4]" is stuck at GND
    Warning (13410): Pin "oVGA_R[5]" is stuck at GND
    Warning (13410): Pin "oVGA_R[6]" is stuck at GND
    Warning (13410): Pin "oVGA_G[0]" is stuck at GND
    Warning (13410): Pin "oVGA_G[1]" is stuck at GND
    Warning (13410): Pin "oVGA_G[2]" is stuck at GND
    Warning (13410): Pin "oVGA_G[3]" is stuck at GND
    Warning (13410): Pin "oVGA_G[4]" is stuck at GND
    Warning (13410): Pin "oVGA_G[5]" is stuck at GND
    Warning (13410): Pin "oVGA_G[6]" is stuck at GND
    Warning (13410): Pin "oVGA_B[0]" is stuck at GND
    Warning (13410): Pin "oVGA_B[1]" is stuck at GND
    Warning (13410): Pin "oVGA_B[2]" is stuck at GND
    Warning (13410): Pin "oVGA_B[3]" is stuck at GND
    Warning (13410): Pin "oVGA_B[4]" is stuck at GND
    Warning (13410): Pin "oVGA_B[5]" is stuck at GND
    Warning (13410): Pin "oVGA_B[6]" is stuck at GND
    Warning (13410): Pin "oVGA_B[7]" is stuck at GND
    Warning (13410): Pin "oLCD_ON" is stuck at VCC
    Warning (13410): Pin "oLCD_BLON" is stuck at VCC
    Warning (13410): Pin "oLCD_RW" is stuck at GND
    Warning (13410): Pin "oTD1_RESET_N" is stuck at VCC
Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below.
    Info: Register "LCDStateMachine:LCDSM0|State~7" lost all its fanouts during netlist optimizations.
    Info: Register "LCDStateMachine:LCDSM0|State~8" lost all its fanouts during netlist optimizations.
    Info: Register "LCDStateMachine:LCDSM0|mLCD_ST~6" lost all its fanouts during netlist optimizations.
    Info: Register "LCDStateMachine:LCDSM0|mLCD_ST~7" lost all its fanouts during netlist optimizations.
    Info: Register "LCDStateMachine:LCDSM0|LCDController:LCDCont0|ST~6" lost all its fanouts during netlist optimizations.
    Info: Register "LCDStateMachine:LCDSM0|LCDController:LCDCont0|ST~7" lost all its fanouts during netlist optimizations.
    Info: Register "I2C_AV_Config:u3|mSetup_ST~9" lost all its fanouts during netlist optimizations.
    Info: Register "I2C_AV_Config:u3|mSetup_ST~10" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/TopDE.map.smsg
Warning: Design contains 34 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iSW[9]"
    Warning (15610): No output dependent on input pin "iSW[11]"
    Warning (15610): No output dependent on input pin "GPIO_0[0]"
    Warning (15610): No output dependent on input pin "GPIO_0[1]"
    Warning (15610): No output dependent on input pin "GPIO_0[2]"
    Warning (15610): No output dependent on input pin "GPIO_0[3]"
    Warning (15610): No output dependent on input pin "GPIO_0[4]"
    Warning (15610): No output dependent on input pin "GPIO_0[5]"
    Warning (15610): No output dependent on input pin "GPIO_0[6]"
    Warning (15610): No output dependent on input pin "GPIO_0[7]"
    Warning (15610): No output dependent on input pin "GPIO_0[8]"
    Warning (15610): No output dependent on input pin "GPIO_0[9]"
    Warning (15610): No output dependent on input pin "GPIO_0[10]"
    Warning (15610): No output dependent on input pin "GPIO_0[11]"
    Warning (15610): No output dependent on input pin "GPIO_0[12]"
    Warning (15610): No output dependent on input pin "GPIO_0[13]"
    Warning (15610): No output dependent on input pin "GPIO_0[14]"
    Warning (15610): No output dependent on input pin "GPIO_0[15]"
    Warning (15610): No output dependent on input pin "GPIO_0[16]"
    Warning (15610): No output dependent on input pin "GPIO_0[17]"
    Warning (15610): No output dependent on input pin "GPIO_0[18]"
    Warning (15610): No output dependent on input pin "GPIO_0[19]"
    Warning (15610): No output dependent on input pin "GPIO_0[20]"
    Warning (15610): No output dependent on input pin "GPIO_0[21]"
    Warning (15610): No output dependent on input pin "GPIO_0[22]"
    Warning (15610): No output dependent on input pin "GPIO_0[23]"
    Warning (15610): No output dependent on input pin "GPIO_0[24]"
    Warning (15610): No output dependent on input pin "GPIO_0[25]"
    Warning (15610): No output dependent on input pin "GPIO_0[26]"
    Warning (15610): No output dependent on input pin "GPIO_0[27]"
    Warning (15610): No output dependent on input pin "GPIO_0[28]"
    Warning (15610): No output dependent on input pin "GPIO_0[29]"
    Warning (15610): No output dependent on input pin "GPIO_0[30]"
    Warning (15610): No output dependent on input pin "GPIO_0[31]"
Info: Implemented 11302 device resources after synthesis - the final resource count might be different
    Info: Implemented 60 input pins
    Info: Implemented 233 output pins
    Info: Implemented 14 bidirectional pins
    Info: Implemented 10704 logic cells
    Info: Implemented 280 RAM segments
    Info: Implemented 2 PLLs
    Info: Implemented 8 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 127 warnings
    Info: Peak virtual memory: 292 megabytes
    Info: Processing ended: Thu Jul 04 16:01:51 2013
    Info: Elapsed time: 00:18:34
    Info: Total CPU time (on all processors): 00:01:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/lamar/Documents/Meus_Documentos/kiko/Disciplinas/UnB/OAC/2013-1/Lab5/MIPS-PIPE_v3/MIPS-PIPE_v3/TopDE.map.smsg.


