#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Feb 16 20:46:09 2020
# Process ID: 9816
# Current directory: C:/Users/User/XilinxProjects/Lab03/Lab03.runs/synth_1
# Command line: vivado.exe -log system.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system.tcl
# Log file: C:/Users/User/XilinxProjects/Lab03/Lab03.runs/synth_1/system.vds
# Journal file: C:/Users/User/XilinxProjects/Lab03/Lab03.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source system.tcl -notrace
Command: synth_design -top system -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13716 
WARNING: [Synth 8-2611] redeclaration of ansi port num is not allowed [C:/Users/User/XilinxProjects/Lab03/Lab03.srcs/sources_1/new/BCDCounter.v:34]
WARNING: [Synth 8-2611] redeclaration of ansi port cout is not allowed [C:/Users/User/XilinxProjects/Lab03/Lab03.srcs/sources_1/new/BCDCounter.v:35]
WARNING: [Synth 8-2611] redeclaration of ansi port bout is not allowed [C:/Users/User/XilinxProjects/Lab03/Lab03.srcs/sources_1/new/BCDCounter.v:35]
WARNING: [Synth 8-2611] redeclaration of ansi port clkDiv is not allowed [C:/Users/User/XilinxProjects/Lab03/Lab03.srcs/sources_1/new/clkDiv.v:28]
WARNING: [Synth 8-2611] redeclaration of ansi port q is not allowed [C:/Users/User/XilinxProjects/Lab03/Lab03.srcs/sources_1/new/dFlipFlop.v:29]
WARNING: [Synth 8-2611] redeclaration of ansi port segments is not allowed [C:/Users/User/XilinxProjects/Lab03/Lab03.srcs/sources_1/new/segmentDecoder.v:28]
WARNING: [Synth 8-2611] redeclaration of ansi port out is not allowed [C:/Users/User/XilinxProjects/Lab03/Lab03.srcs/sources_1/new/singlePulser.v:34]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 375.125 ; gain = 113.621
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/User/XilinxProjects/Lab03/Lab03.srcs/sources_1/new/system.v:23]
INFO: [Synth 8-6157] synthesizing module 'clkDiv' [C:/Users/User/XilinxProjects/Lab03/Lab03.srcs/sources_1/new/clkDiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clkDiv' (1#1) [C:/Users/User/XilinxProjects/Lab03/Lab03.srcs/sources_1/new/clkDiv.v:23]
INFO: [Synth 8-6157] synthesizing module 'dFlipFlop' [C:/Users/User/XilinxProjects/Lab03/Lab03.srcs/sources_1/new/dFlipFlop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dFlipFlop' (2#1) [C:/Users/User/XilinxProjects/Lab03/Lab03.srcs/sources_1/new/dFlipFlop.v:23]
INFO: [Synth 8-6157] synthesizing module 'singlePulser' [C:/Users/User/XilinxProjects/Lab03/Lab03.srcs/sources_1/new/singlePulser.v:23]
INFO: [Synth 8-6155] done synthesizing module 'singlePulser' (3#1) [C:/Users/User/XilinxProjects/Lab03/Lab03.srcs/sources_1/new/singlePulser.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCDCounter' [C:/Users/User/XilinxProjects/Lab03/Lab03.srcs/sources_1/new/BCDCounter.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User/XilinxProjects/Lab03/Lab03.srcs/sources_1/new/BCDCounter.v:46]
INFO: [Synth 8-6155] done synthesizing module 'BCDCounter' (4#1) [C:/Users/User/XilinxProjects/Lab03/Lab03.srcs/sources_1/new/BCDCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'quadSevenSeg' [C:/Users/User/XilinxProjects/Lab03/Lab03.srcs/sources_1/new/quadSevenSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'segmentDecoder' [C:/Users/User/XilinxProjects/Lab03/Lab03.srcs/sources_1/new/segmentDecoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'segmentDecoder' (5#1) [C:/Users/User/XilinxProjects/Lab03/Lab03.srcs/sources_1/new/segmentDecoder.v:23]
WARNING: [Synth 8-689] width (7) of port connection 'segments' does not match port width (8) of module 'segmentDecoder' [C:/Users/User/XilinxProjects/Lab03/Lab03.srcs/sources_1/new/quadSevenSeg.v:44]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [C:/Users/User/XilinxProjects/Lab03/Lab03.srcs/sources_1/new/quadSevenSeg.v:55]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [C:/Users/User/XilinxProjects/Lab03/Lab03.srcs/sources_1/new/quadSevenSeg.v:55]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [C:/Users/User/XilinxProjects/Lab03/Lab03.srcs/sources_1/new/quadSevenSeg.v:55]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [C:/Users/User/XilinxProjects/Lab03/Lab03.srcs/sources_1/new/quadSevenSeg.v:55]
INFO: [Synth 8-6155] done synthesizing module 'quadSevenSeg' (6#1) [C:/Users/User/XilinxProjects/Lab03/Lab03.srcs/sources_1/new/quadSevenSeg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system' (7#1) [C:/Users/User/XilinxProjects/Lab03/Lab03.srcs/sources_1/new/system.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 408.609 ; gain = 147.105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 408.609 ; gain = 147.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 408.609 ; gain = 147.105
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/User/XilinxProjects/Lab03/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/User/XilinxProjects/Lab03/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/User/XilinxProjects/Lab03/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 743.516 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 743.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 743.523 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 743.523 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 743.523 ; gain = 482.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 743.523 ; gain = 482.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 743.523 ; gain = 482.020
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ps_reg' in module 'singlePulser'
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ps_reg' using encoding 'sequential' in module 'singlePulser'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 743.523 ; gain = 482.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 47    
+---Muxes : 
	   5 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module system 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 2     
Module BCDCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
Module quadSevenSeg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module clkDiv 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dFlipFlop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module singlePulser 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design system has port dp driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 743.523 ; gain = 482.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 743.523 ; gain = 482.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 743.523 ; gain = 482.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 776.590 ; gain = 515.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 776.590 ; gain = 515.086
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 776.590 ; gain = 515.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 776.590 ; gain = 515.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 776.590 ; gain = 515.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 776.590 ; gain = 515.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 776.590 ; gain = 515.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     2|
|2     |LUT1 |    24|
|3     |LUT2 |    11|
|4     |LUT3 |    22|
|5     |LUT4 |    29|
|6     |LUT5 |     6|
|7     |LUT6 |    23|
|8     |FDRE |    87|
|9     |IBUF |    11|
|10    |OBUF |    12|
+------+-----+------+

Report Instance Areas: 
+------+---------------------+----------------+------+
|      |Instance             |Module          |Cells |
+------+---------------------+----------------+------+
|1     |top                  |                |   227|
|2     |  \genblk1[0].fdiv   |clkDiv          |     2|
|3     |  \genblk1[10].fdiv  |clkDiv_0        |     2|
|4     |  \genblk1[11].fdiv  |clkDiv_1        |     2|
|5     |  \genblk1[12].fdiv  |clkDiv_2        |     2|
|6     |  \genblk1[13].fdiv  |clkDiv_3        |     2|
|7     |  \genblk1[14].fdiv  |clkDiv_4        |     2|
|8     |  \genblk1[15].fdiv  |clkDiv_5        |     2|
|9     |  \genblk1[16].fdiv  |clkDiv_6        |     2|
|10    |  \genblk1[17].fdiv  |clkDiv_7        |     2|
|11    |  \genblk1[18].fdiv  |clkDiv_8        |     2|
|12    |  \genblk1[19].fdiv  |clkDiv_9        |     2|
|13    |  \genblk1[1].fdiv   |clkDiv_10       |     2|
|14    |  \genblk1[20].fdiv  |clkDiv_11       |     2|
|15    |  \genblk1[21].fdiv  |clkDiv_12       |     2|
|16    |  \genblk1[22].fdiv  |clkDiv_13       |     2|
|17    |  \genblk1[2].fdiv   |clkDiv_14       |     2|
|18    |  \genblk1[3].fdiv   |clkDiv_15       |     2|
|19    |  \genblk1[4].fdiv   |clkDiv_16       |     2|
|20    |  \genblk1[5].fdiv   |clkDiv_17       |     2|
|21    |  \genblk1[6].fdiv   |clkDiv_18       |     2|
|22    |  \genblk1[7].fdiv   |clkDiv_19       |     2|
|23    |  \genblk1[8].fdiv   |clkDiv_20       |     2|
|24    |  \genblk1[9].fdiv   |clkDiv_21       |     2|
|25    |  \genblk2[0].dff1   |dFlipFlop       |     1|
|26    |  \genblk2[0].dff2   |dFlipFlop_22    |     1|
|27    |  \genblk2[0].sp     |singlePulser    |     6|
|28    |  \genblk2[1].dff1   |dFlipFlop_23    |     1|
|29    |  \genblk2[1].dff2   |dFlipFlop_24    |     1|
|30    |  \genblk2[1].sp     |singlePulser_25 |     5|
|31    |  \genblk2[2].dff1   |dFlipFlop_26    |     1|
|32    |  \genblk2[2].dff2   |dFlipFlop_27    |     1|
|33    |  \genblk2[2].sp     |singlePulser_28 |     6|
|34    |  \genblk2[3].dff1   |dFlipFlop_29    |     1|
|35    |  \genblk2[3].dff2   |dFlipFlop_30    |     1|
|36    |  \genblk2[3].sp     |singlePulser_31 |     5|
|37    |  \genblk2[4].dff1   |dFlipFlop_32    |     1|
|38    |  \genblk2[4].dff2   |dFlipFlop_33    |     1|
|39    |  \genblk2[4].sp     |singlePulser_34 |     6|
|40    |  \genblk2[5].dff1   |dFlipFlop_35    |     1|
|41    |  \genblk2[5].dff2   |dFlipFlop_36    |     1|
|42    |  \genblk2[5].sp     |singlePulser_37 |     5|
|43    |  \genblk2[6].dff1   |dFlipFlop_38    |     1|
|44    |  \genblk2[6].dff2   |dFlipFlop_39    |     1|
|45    |  \genblk2[6].sp     |singlePulser_40 |     6|
|46    |  \genblk2[7].dff1   |dFlipFlop_41    |     1|
|47    |  \genblk2[7].dff2   |dFlipFlop_42    |     1|
|48    |  \genblk2[7].sp     |singlePulser_43 |     5|
|49    |  oxxx               |BCDCounter      |    16|
|50    |  q7seg              |quadSevenSeg    |    19|
|51    |  xoxx               |BCDCounter_44   |    16|
|52    |  xxox               |BCDCounter_45   |    20|
|53    |  xxxo               |BCDCounter_46   |    17|
+------+---------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 776.590 ; gain = 515.086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 776.590 ; gain = 180.172
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 776.590 ; gain = 515.086
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 776.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 776.590 ; gain = 527.973
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 776.590 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/XilinxProjects/Lab03/Lab03.runs/synth_1/system.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_utilization_synth.rpt -pb system_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 20:46:52 2020...
