
# Data Propagation Report

- **STAT1** : Number of instructions that hit unique coverpoints and update the signature.
- **STAT2** : Number of instructions that hit covepoints which are not unique but still update the signature
- **STAT3** : Number of instructions that hit a unique coverpoint but do not update signature
- **STAT4** : Number of multiple signature updates for the same coverpoint
- **STAT5** : Number of times the signature was overwritten

| Param                     | Value    |
|---------------------------|----------|
| XLEN                      | 32      |
| TEST_REGION               | [('0x800000f8', '0x800008d0')]      |
| SIG_REGION                | [('0x80002210', '0x80002460', '148 words')]      |
| COV_LABELS                | smul16      |
| TEST_NAME                 | /scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smul16-01.S    |
| Total Number of coverpoints| 247     |
| Total Coverpoints Hit     | 241      |
| Total Signature Updates   | 148      |
| STAT1                     | 72      |
| STAT2                     | 2      |
| STAT3                     | 0     |
| STAT4                     | 74     |
| STAT5                     | 0     |

## Details for STAT2:

```
Op without unique coverpoint updates Signature
 -- Code Sequence:
      [0x800007d0]:SMUL16 t5, t6, t4
      [0x800007d4]:sw t5, 256(ra)
 -- Signature Address: 0x80002410 Data: 0x00800006
 -- Redundant Coverpoints hit by the op
      - opcode : smul16
      - rs1 : x31
      - rs2 : x29
      - rd : x30
      - rs1 != rs2  and rs1 != rd and rs2 != rd
      - rs1_h1_val != rs2_h1_val
      - rs1_h1_val > 0 and rs2_h1_val > 0
      - rs1_h0_val != rs2_h0_val
      - rs1_h0_val < 0 and rs2_h0_val > 0
      - rs2_h1_val == 64
      - rs2_h0_val == 1
      - rs1_h1_val == 128
      - rs1_h0_val == -1025




Op without unique coverpoint updates Signature
 -- Code Sequence:
      [0x800008c4]:SMUL16 t5, t6, t4
      [0x800008c8]:sw t5, 328(ra)
 -- Signature Address: 0x80002458 Data: 0x00800006
 -- Redundant Coverpoints hit by the op
      - opcode : smul16
      - rs1 : x31
      - rs2 : x29
      - rd : x30
      - rs1 != rs2  and rs1 != rd and rs2 != rd
      - rs1_h1_val != rs2_h1_val
      - rs1_h1_val > 0 and rs2_h1_val < 0
      - rs1_h0_val != rs2_h0_val
      - rs1_h0_val < 0 and rs2_h0_val > 0
      - rs2_h1_val == -32768
      - rs2_h0_val == 16384
      - rs1_h0_val == -9






```

## Details of STAT3

```


```

## Details of STAT4:

```
Last Coverpoint : ['opcode : smul16', 'rs1 : x30', 'rs2 : x30', 'rd : x30', 'rs1 == rs2 == rd', 'rs1_h1_val == rs2_h1_val', 'rs1_h1_val > 0 and rs2_h1_val > 0', 'rs1_h0_val == rs2_h0_val', 'rs1_h0_val > 0 and rs2_h0_val > 0', 'rs2_h1_val == 128', 'rs1_h1_val == 128']
Last Code Sequence : 
	-[0x8000010c]:SMUL16 t5, t5, t5
	-[0x80000110]:sw t5, 0(ra)
Current Store : [0x80000114] : sw t6, 4(ra) -- Store: [0x80002214]:0x00004000




Last Coverpoint : ['rs1 : x14', 'rs2 : x14', 'rd : x24', 'rs1 == rs2 != rd', 'rs1_h0_val < 0 and rs2_h0_val < 0', 'rs2_h1_val == 16', 'rs1_h1_val == 16']
Last Code Sequence : 
	-[0x80000128]:SMUL16 s8, a4, a4
	-[0x8000012c]:sw s8, 8(ra)
Current Store : [0x80000130] : sw s9, 12(ra) -- Store: [0x8000221c]:0x00000100




Last Coverpoint : ['rs1 : x8', 'rs2 : x0', 'rd : x26', 'rs1 != rs2  and rs1 != rd and rs2 != rd', 'rs1_h1_val != rs2_h1_val', 'rs1_h0_val != rs2_h0_val', 'rs2_h1_val == 0', 'rs2_h0_val == 0', 'rs1_h0_val == -8193']
Last Code Sequence : 
	-[0x80000144]:SMUL16 s10, fp, zero
	-[0x80000148]:sw s10, 16(ra)
Current Store : [0x8000014c] : sw s11, 20(ra) -- Store: [0x80002224]:0x00000000




Last Coverpoint : ['rs1 : x24', 'rs2 : x18', 'rd : x18', 'rs2 == rd != rs1', 'rs1_h1_val < 0 and rs2_h1_val < 0', 'rs2_h1_val == -4097', 'rs1_h0_val == -5']
Last Code Sequence : 
	-[0x80000160]:SMUL16 s2, s8, s2
	-[0x80000164]:sw s2, 24(ra)
Current Store : [0x80000168] : sw s3, 28(ra) -- Store: [0x8000222c]:0x0000A00A




Last Coverpoint : ['rs1 : x2', 'rs2 : x31', 'rd : x2', 'rs1 == rd != rs2', 'rs1_h1_val > 0 and rs2_h1_val < 0', 'rs1_h0_val > 0 and rs2_h0_val < 0', 'rs1_h1_val == 16384', 'rs1_h0_val == 8192']
Last Code Sequence : 
	-[0x80000178]:SMUL16 sp, sp, t6
	-[0x8000017c]:sw sp, 32(ra)
Current Store : [0x80000180] : sw gp, 36(ra) -- Store: [0x80002234]:0xFFFE4000




Last Coverpoint : ['rs1 : x16', 'rs2 : x21', 'rd : x28', 'rs2_h1_val == -5', 'rs2_h0_val == 64', 'rs1_h0_val == 64']
Last Code Sequence : 
	-[0x80000194]:SMUL16 t3, a6, s5
	-[0x80000198]:sw t3, 40(ra)
Current Store : [0x8000019c] : sw t4, 44(ra) -- Store: [0x8000223c]:0x00000028




Last Coverpoint : ['rs1 : x18', 'rs2 : x24', 'rd : x14', 'rs1_h0_val < 0 and rs2_h0_val > 0', 'rs2_h1_val == -21846', 'rs2_h0_val == 1']
Last Code Sequence : 
	-[0x800001b0]:SMUL16 a4, s2, s8
	-[0x800001b4]:sw a4, 48(ra)
Current Store : [0x800001b8] : sw a5, 52(ra) -- Store: [0x80002244]:0x00020004




Last Coverpoint : ['rs1 : x5', 'rs2 : x15', 'rd : x16', 'rs2_h1_val == 21845', 'rs2_h0_val == 16384', 'rs1_h1_val == 2048', 'rs1_h0_val == -2']
Last Code Sequence : 
	-[0x800001c8]:SMUL16 a6, t0, a5
	-[0x800001cc]:sw a6, 56(ra)
Current Store : [0x800001d0] : sw a7, 60(ra) -- Store: [0x8000224c]:0x02AAA800




Last Coverpoint : ['rs1 : x28', 'rs2 : x4', 'rd : x10', 'rs1_h1_val < 0 and rs2_h1_val > 0', 'rs2_h1_val == 32767', 'rs2_h0_val == -129', 'rs1_h1_val == -1', 'rs1_h0_val == -2049']
Last Code Sequence : 
	-[0x800001e4]:SMUL16 a0, t3, tp
	-[0x800001e8]:sw a0, 64(ra)
Current Store : [0x800001ec] : sw a1, 68(ra) -- Store: [0x80002254]:0xFFFF8001




Last Coverpoint : ['rs1 : x17', 'rs2 : x28', 'rd : x22', 'rs2_h1_val == -16385', 'rs2_h0_val == 21845', 'rs1_h1_val == 1', 'rs1_h0_val == 1']
Last Code Sequence : 
	-[0x80000200]:SMUL16 s6, a7, t3
	-[0x80000204]:sw s6, 72(ra)
Current Store : [0x80000208] : sw s7, 76(ra) -- Store: [0x8000225c]:0xFFFFBFFF




Last Coverpoint : ['rs1 : x9', 'rs2 : x20', 'rd : x6', 'rs2_h1_val == -8193']
Last Code Sequence : 
	-[0x8000021c]:SMUL16 t1, s1, s4
	-[0x80000220]:sw t1, 80(ra)
Current Store : [0x80000224] : sw t2, 84(ra) -- Store: [0x80002264]:0xFFFEDFF7




Last Coverpoint : ['rs1 : x15', 'rs2 : x6', 'rd : x4', 'rs2_h1_val == -2049', 'rs2_h0_val == -1', 'rs1_h1_val == 32', 'rs1_h0_val == -1']
Last Code Sequence : 
	-[0x80000240]:SMUL16 tp, a5, t1
	-[0x80000244]:sw tp, 0(a1)
Current Store : [0x80000248] : sw t0, 4(a1) -- Store: [0x8000226c]:0xFFFEFFE0




Last Coverpoint : ['rs1 : x31', 'rs2 : x2', 'rd : x20', 'rs2_h1_val == -1025', 'rs2_h0_val == -8193', 'rs1_h0_val == 2048']
Last Code Sequence : 
	-[0x8000025c]:SMUL16 s4, t6, sp
	-[0x80000260]:sw s4, 8(a1)
Current Store : [0x80000264] : sw s5, 12(a1) -- Store: [0x80002274]:0x00000401




Last Coverpoint : ['rs1 : x29', 'rs2 : x17', 'rd : x8', 'rs2_h1_val == -513', 'rs2_h0_val == 32767', 'rs1_h1_val == 0']
Last Code Sequence : 
	-[0x80000278]:SMUL16 fp, t4, a7
	-[0x8000027c]:sw fp, 16(a1)
Current Store : [0x80000280] : sw s1, 20(a1) -- Store: [0x8000227c]:0x00000000




Last Coverpoint : ['rs1 : x23', 'rs2 : x3', 'rd : x12', 'rs2_h1_val == -257', 'rs2_h0_val == -17', 'rs1_h0_val == -257']
Last Code Sequence : 
	-[0x80000294]:SMUL16 a2, s7, gp
	-[0x80000298]:sw a2, 24(a1)
Current Store : [0x8000029c] : sw a3, 28(a1) -- Store: [0x80002284]:0xFFFFEFF0




Last Coverpoint : ['rs1 : x10', 'rs2 : x26', 'rs2_h1_val == -129', 'rs2_h0_val == -33', 'rs1_h0_val == 1024']
Last Code Sequence : 
	-[0x800002b0]:SMUL16 s8, a0, s10
	-[0x800002b4]:sw s8, 32(a1)
Current Store : [0x800002b8] : sw s9, 36(a1) -- Store: [0x8000228c]:0x00000408




Last Coverpoint : ['rs1 : x19', 'rs2 : x1', 'rs2_h1_val == -65']
Last Code Sequence : 
	-[0x800002c8]:SMUL16 a6, s3, ra
	-[0x800002cc]:sw a6, 40(a1)
Current Store : [0x800002d0] : sw a7, 44(a1) -- Store: [0x80002294]:0xFFFFFBF0




Last Coverpoint : ['rs1 : x26', 'rs2 : x25', 'rs2_h1_val == -33', 'rs1_h1_val == 2']
Last Code Sequence : 
	-[0x800002e0]:SMUL16 a2, s10, s9
	-[0x800002e4]:sw a2, 48(a1)
Current Store : [0x800002e8] : sw a3, 52(a1) -- Store: [0x8000229c]:0xFFFFFFBE




Last Coverpoint : ['rs1 : x1', 'rs2 : x23', 'rs2_h1_val == -17', 'rs2_h0_val == -2', 'rs1_h1_val == 1024', 'rs1_h0_val == -9']
Last Code Sequence : 
	-[0x800002fc]:SMUL16 t1, ra, s7
	-[0x80000300]:sw t1, 56(a1)
Current Store : [0x80000304] : sw t2, 60(a1) -- Store: [0x800022a4]:0xFFFFBC00




Last Coverpoint : ['rs1 : x22', 'rs2 : x29', 'rs2_h1_val == -9', 'rs2_h0_val == 1024', 'rs1_h0_val == 256']
Last Code Sequence : 
	-[0x80000318]:SMUL16 t5, s6, t4
	-[0x8000031c]:sw t5, 64(a1)
Current Store : [0x80000320] : sw t6, 68(a1) -- Store: [0x800022ac]:0x00000036




Last Coverpoint : ['rs1 : x13', 'rs2 : x19', 'rs2_h1_val == -3', 'rs2_h0_val == -16385']
Last Code Sequence : 
	-[0x8000033c]:SMUL16 a6, a3, s3
	-[0x80000340]:sw a6, 0(ra)
Current Store : [0x80000344] : sw a7, 4(ra) -- Store: [0x800022b4]:0xFFFFFFD0




Last Coverpoint : ['rs1 : x12', 'rs2 : x7', 'rs2_h1_val == -2', 'rs1_h1_val == -513', 'rs1_h0_val == 512']
Last Code Sequence : 
	-[0x80000358]:SMUL16 t5, a2, t2
	-[0x8000035c]:sw t5, 8(ra)
Current Store : [0x80000360] : sw t6, 12(ra) -- Store: [0x800022bc]:0x00000402




Last Coverpoint : ['rs1 : x0', 'rs2 : x13', 'rs2_h1_val == -32768', 'rs1_h0_val == 0']
Last Code Sequence : 
	-[0x80000370]:SMUL16 a2, zero, a3
	-[0x80000374]:sw a2, 16(ra)
Current Store : [0x80000378] : sw a3, 20(ra) -- Store: [0x800022c4]:0x00000000




Last Coverpoint : ['rs1 : x11', 'rs2 : x22', 'rs2_h1_val == 16384', 'rs1_h1_val == -2049']
Last Code Sequence : 
	-[0x80000388]:SMUL16 fp, a1, s6
	-[0x8000038c]:sw fp, 24(ra)
Current Store : [0x80000390] : sw s1, 28(ra) -- Store: [0x800022cc]:0xFDFFC000




Last Coverpoint : ['rs1 : x25', 'rs2 : x8', 'rs2_h1_val == 8192', 'rs1_h1_val == 64']
Last Code Sequence : 
	-[0x800003a0]:SMUL16 s10, s9, fp
	-[0x800003a4]:sw s10, 32(ra)
Current Store : [0x800003a8] : sw s11, 36(ra) -- Store: [0x800022d4]:0x00080000




Last Coverpoint : ['rs1 : x6', 'rs2 : x9', 'rs2_h1_val == 4096', 'rs1_h1_val == -32768']
Last Code Sequence : 
	-[0x800003bc]:SMUL16 s8, t1, s1
	-[0x800003c0]:sw s8, 40(ra)
Current Store : [0x800003c4] : sw s9, 44(ra) -- Store: [0x800022dc]:0xF8000000




Last Coverpoint : ['rs1 : x20', 'rs2 : x5', 'rs2_h1_val == 2048', 'rs2_h0_val == -9', 'rs1_h1_val == 4', 'rs1_h0_val == -33']
Last Code Sequence : 
	-[0x800003d8]:SMUL16 fp, s4, t0
	-[0x800003dc]:sw fp, 48(ra)
Current Store : [0x800003e0] : sw s1, 52(ra) -- Store: [0x800022e4]:0x00002000




Last Coverpoint : ['rs1 : x3', 'rs2 : x12', 'rs2_h1_val == 1024', 'rs1_h1_val == -33']
Last Code Sequence : 
	-[0x800003f0]:SMUL16 s8, gp, a2
	-[0x800003f4]:sw s8, 56(ra)
Current Store : [0x800003f8] : sw s9, 60(ra) -- Store: [0x800022ec]:0xFFFF7C00




Last Coverpoint : ['rs1 : x7', 'rs2 : x27', 'rs2_h1_val == 512']
Last Code Sequence : 
	-[0x8000040c]:SMUL16 s4, t2, s11
	-[0x80000410]:sw s4, 64(ra)
Current Store : [0x80000414] : sw s5, 68(ra) -- Store: [0x800022f4]:0xFFFFF200




Last Coverpoint : ['rs1 : x4', 'rs2 : x10', 'rs2_h1_val == 256', 'rs2_h0_val == 4', 'rs1_h1_val == -129', 'rs1_h0_val == -4097']
Last Code Sequence : 
	-[0x80000428]:SMUL16 s10, tp, a0
	-[0x8000042c]:sw s10, 72(ra)
Current Store : [0x80000430] : sw s11, 76(ra) -- Store: [0x800022fc]:0xFFFF7F00




Last Coverpoint : ['rs1 : x27', 'rs2 : x16', 'rs2_h1_val == 64', 'rs2_h0_val == 4096', 'rs1_h1_val == 512', 'rs1_h0_val == 128']
Last Code Sequence : 
	-[0x80000440]:SMUL16 sp, s11, a6
	-[0x80000444]:sw sp, 80(ra)
Current Store : [0x80000448] : sw gp, 84(ra) -- Store: [0x80002304]:0x00008000




Last Coverpoint : ['rs1 : x21', 'rs2 : x11', 'rs2_h1_val == 32', 'rs2_h0_val == 16', 'rs1_h0_val == 8']
Last Code Sequence : 
	-[0x8000045c]:SMUL16 t3, s5, a1
	-[0x80000460]:sw t3, 88(ra)
Current Store : [0x80000464] : sw t4, 92(ra) -- Store: [0x8000230c]:0x00000800




Last Coverpoint : ['rs2_h0_val == -513', 'rs1_h1_val == 4096', 'rs1_h0_val == -1025']
Last Code Sequence : 
	-[0x80000480]:SMUL16 t5, t6, t4
	-[0x80000484]:sw t5, 0(ra)
Current Store : [0x80000488] : sw t6, 4(ra) -- Store: [0x80002314]:0x03FFF000




Last Coverpoint : ['rs1_h0_val == -513']
Last Code Sequence : 
	-[0x8000049c]:SMUL16 t5, t6, t4
	-[0x800004a0]:sw t5, 8(ra)
Current Store : [0x800004a4] : sw t6, 12(ra) -- Store: [0x8000231c]:0xFFFFFF20




Last Coverpoint : ['rs2_h0_val == 2048', 'rs1_h0_val == -129']
Last Code Sequence : 
	-[0x800004b8]:SMUL16 t5, t6, t4
	-[0x800004bc]:sw t5, 16(ra)
Current Store : [0x800004c0] : sw t6, 20(ra) -- Store: [0x80002324]:0xFFFFDFC0




Last Coverpoint : ['rs2_h0_val == -65', 'rs1_h1_val == -21846', 'rs1_h0_val == -65']
Last Code Sequence : 
	-[0x800004d4]:SMUL16 t5, t6, t4
	-[0x800004d8]:sw t5, 24(ra)
Current Store : [0x800004dc] : sw t6, 28(ra) -- Store: [0x8000232c]:0x00010002




Last Coverpoint : ['rs1_h1_val == -1025', 'rs1_h0_val == -17']
Last Code Sequence : 
	-[0x800004f0]:SMUL16 t5, t6, t4
	-[0x800004f4]:sw t5, 32(ra)
Current Store : [0x800004f8] : sw t6, 36(ra) -- Store: [0x80002334]:0xFFFBFF00




Last Coverpoint : ['rs2_h0_val == 8192', 'rs1_h0_val == -3']
Last Code Sequence : 
	-[0x80000508]:SMUL16 t5, t6, t4
	-[0x8000050c]:sw t5, 40(ra)
Current Store : [0x80000510] : sw t6, 44(ra) -- Store: [0x8000233c]:0xFFFFF1F9




Last Coverpoint : ['rs1_h0_val == 16384']
Last Code Sequence : 
	-[0x80000520]:SMUL16 t5, t6, t4
	-[0x80000524]:sw t5, 48(ra)
Current Store : [0x80000528] : sw t6, 52(ra) -- Store: [0x80002344]:0xFFFFFFC1




Last Coverpoint : ['rs2_h0_val == 32', 'rs1_h0_val == 4096']
Last Code Sequence : 
	-[0x80000538]:SMUL16 t5, t6, t4
	-[0x8000053c]:sw t5, 56(ra)
Current Store : [0x80000540] : sw t6, 60(ra) -- Store: [0x8000234c]:0xFFFFF6F7




Last Coverpoint : ['rs1_h0_val == 32']
Last Code Sequence : 
	-[0x80000554]:SMUL16 t5, t6, t4
	-[0x80000558]:sw t5, 64(ra)
Current Store : [0x8000055c] : sw t6, 68(ra) -- Store: [0x80002354]:0x00000401




Last Coverpoint : ['rs1_h0_val == 4']
Last Code Sequence : 
	-[0x80000570]:SMUL16 t5, t6, t4
	-[0x80000574]:sw t5, 72(ra)
Current Store : [0x80000578] : sw t6, 76(ra) -- Store: [0x8000235c]:0xFFFFFDFE




Last Coverpoint : ['rs2_h0_val == -4097', 'rs1_h1_val == -3', 'rs1_h0_val == 2']
Last Code Sequence : 
	-[0x8000058c]:SMUL16 t5, t6, t4
	-[0x80000590]:sw t5, 80(ra)
Current Store : [0x80000594] : sw t6, 84(ra) -- Store: [0x80002364]:0xFFFFFFD0




Last Coverpoint : ['rs1_h1_val == -5']
Last Code Sequence : 
	-[0x800005a4]:SMUL16 t5, t6, t4
	-[0x800005a8]:sw t5, 88(ra)
Current Store : [0x800005ac] : sw t6, 92(ra) -- Store: [0x8000236c]:0x0000000A




Last Coverpoint : ['rs2_h1_val == 8']
Last Code Sequence : 
	-[0x800005c0]:SMUL16 t5, t6, t4
	-[0x800005c4]:sw t5, 96(ra)
Current Store : [0x800005c8] : sw t6, 100(ra) -- Store: [0x80002374]:0x00000030




Last Coverpoint : ['rs2_h1_val == 4', 'rs1_h1_val == -2']
Last Code Sequence : 
	-[0x800005dc]:SMUL16 t5, t6, t4
	-[0x800005e0]:sw t5, 104(ra)
Current Store : [0x800005e4] : sw t6, 108(ra) -- Store: [0x8000237c]:0xFFFFFFF8




Last Coverpoint : ['rs2_h1_val == 2']
Last Code Sequence : 
	-[0x800005f4]:SMUL16 t5, t6, t4
	-[0x800005f8]:sw t5, 112(ra)
Current Store : [0x800005fc] : sw t6, 116(ra) -- Store: [0x80002384]:0xFFFFFBFE




Last Coverpoint : ['rs2_h1_val == 1', 'rs1_h0_val == 21845']
Last Code Sequence : 
	-[0x80000610]:SMUL16 t5, t6, t4
	-[0x80000614]:sw t5, 120(ra)
Current Store : [0x80000618] : sw t6, 124(ra) -- Store: [0x8000238c]:0xFFFFFFDF




Last Coverpoint : ['rs2_h0_val == -5', 'rs1_h1_val == 32767']
Last Code Sequence : 
	-[0x8000062c]:SMUL16 t5, t6, t4
	-[0x80000630]:sw t5, 128(ra)
Current Store : [0x80000634] : sw t6, 132(ra) -- Store: [0x80002394]:0xFFF78011




Last Coverpoint : ['rs2_h0_val == -3', 'rs1_h0_val == 32767']
Last Code Sequence : 
	-[0x80000648]:SMUL16 t5, t6, t4
	-[0x8000064c]:sw t5, 136(ra)
Current Store : [0x80000650] : sw t6, 140(ra) -- Store: [0x8000239c]:0xFFFFFFE0




Last Coverpoint : ['rs2_h0_val == -32768', 'rs1_h1_val == -4097']
Last Code Sequence : 
	-[0x80000660]:SMUL16 t5, t6, t4
	-[0x80000664]:sw t5, 144(ra)
Current Store : [0x80000668] : sw t6, 148(ra) -- Store: [0x800023a4]:0xFBFFD001




Last Coverpoint : ['rs2_h0_val == 512']
Last Code Sequence : 
	-[0x80000678]:SMUL16 t5, t6, t4
	-[0x8000067c]:sw t5, 152(ra)
Current Store : [0x80000680] : sw t6, 156(ra) -- Store: [0x800023ac]:0x00004000




Last Coverpoint : ['rs2_h0_val == 256', 'rs1_h0_val == -21846']
Last Code Sequence : 
	-[0x80000694]:SMUL16 t5, t6, t4
	-[0x80000698]:sw t5, 160(ra)
Current Store : [0x8000069c] : sw t6, 164(ra) -- Store: [0x800023b4]:0xFFFFF000




Last Coverpoint : ['rs2_h0_val == 128']
Last Code Sequence : 
	-[0x800006ac]:SMUL16 t5, t6, t4
	-[0x800006b0]:sw t5, 168(ra)
Current Store : [0x800006b4] : sw t6, 172(ra) -- Store: [0x800023bc]:0x00200000




Last Coverpoint : ['rs2_h0_val == 8']
Last Code Sequence : 
	-[0x800006c4]:SMUL16 t5, t6, t4
	-[0x800006c8]:sw t5, 176(ra)
Current Store : [0x800006cc] : sw t6, 180(ra) -- Store: [0x800023c4]:0x00000000




Last Coverpoint : ['rs2_h0_val == 2']
Last Code Sequence : 
	-[0x800006e0]:SMUL16 t5, t6, t4
	-[0x800006e4]:sw t5, 184(ra)
Current Store : [0x800006e8] : sw t6, 188(ra) -- Store: [0x800023cc]:0x00000120




Last Coverpoint : ['rs2_h1_val == -1', 'rs1_h1_val == 21845']
Last Code Sequence : 
	-[0x800006fc]:SMUL16 t5, t6, t4
	-[0x80000700]:sw t5, 192(ra)
Current Store : [0x80000704] : sw t6, 196(ra) -- Store: [0x800023d4]:0xFFFFAAAB




Last Coverpoint : ['rs1_h1_val == -16385']
Last Code Sequence : 
	-[0x80000714]:SMUL16 t5, t6, t4
	-[0x80000718]:sw t5, 200(ra)
Current Store : [0x8000071c] : sw t6, 204(ra) -- Store: [0x800023dc]:0xF0000001




Last Coverpoint : ['rs1_h1_val == -65']
Last Code Sequence : 
	-[0x8000072c]:SMUL16 t5, t6, t4
	-[0x80000730]:sw t5, 208(ra)
Current Store : [0x80000734] : sw t6, 212(ra) -- Store: [0x800023e4]:0x00000082




Last Coverpoint : ['rs1_h1_val == -17']
Last Code Sequence : 
	-[0x80000748]:SMUL16 t5, t6, t4
	-[0x8000074c]:sw t5, 216(ra)
Current Store : [0x80000750] : sw t6, 220(ra) -- Store: [0x800023ec]:0x00008811




Last Coverpoint : ['rs1_h1_val == -9']
Last Code Sequence : 
	-[0x80000764]:SMUL16 t5, t6, t4
	-[0x80000768]:sw t5, 224(ra)
Current Store : [0x8000076c] : sw t6, 228(ra) -- Store: [0x800023f4]:0x0000002D




Last Coverpoint : ['rs2_h0_val == -2049', 'rs1_h1_val == 8192']
Last Code Sequence : 
	-[0x80000780]:SMUL16 t5, t6, t4
	-[0x80000784]:sw t5, 232(ra)
Current Store : [0x80000788] : sw t6, 236(ra) -- Store: [0x800023fc]:0xFDFFE000




Last Coverpoint : ['rs1_h1_val == 256']
Last Code Sequence : 
	-[0x80000798]:SMUL16 t5, t6, t4
	-[0x8000079c]:sw t5, 240(ra)
Current Store : [0x800007a0] : sw t6, 244(ra) -- Store: [0x80002404]:0x00000700




Last Coverpoint : ['rs1_h1_val == -257']
Last Code Sequence : 
	-[0x800007b4]:SMUL16 t5, t6, t4
	-[0x800007b8]:sw t5, 248(ra)
Current Store : [0x800007bc] : sw t6, 252(ra) -- Store: [0x8000240c]:0x00000000




Last Coverpoint : ['opcode : smul16', 'rs1 : x31', 'rs2 : x29', 'rd : x30', 'rs1 != rs2  and rs1 != rd and rs2 != rd', 'rs1_h1_val != rs2_h1_val', 'rs1_h1_val > 0 and rs2_h1_val > 0', 'rs1_h0_val != rs2_h0_val', 'rs1_h0_val < 0 and rs2_h0_val > 0', 'rs2_h1_val == 64', 'rs2_h0_val == 1', 'rs1_h1_val == 128', 'rs1_h0_val == -1025']
Last Code Sequence : 
	-[0x800007d0]:SMUL16 t5, t6, t4
	-[0x800007d4]:sw t5, 256(ra)
Current Store : [0x800007d8] : sw t6, 260(ra) -- Store: [0x80002414]:0x00002000




Last Coverpoint : ['rs2_h0_val == -21846']
Last Code Sequence : 
	-[0x800007ec]:SMUL16 t5, t6, t4
	-[0x800007f0]:sw t5, 264(ra)
Current Store : [0x800007f4] : sw t6, 268(ra) -- Store: [0x8000241c]:0xFFFFDF80




Last Coverpoint : ['rs1_h1_val == 8']
Last Code Sequence : 
	-[0x80000808]:SMUL16 t5, t6, t4
	-[0x8000080c]:sw t5, 272(ra)
Current Store : [0x80000810] : sw t6, 276(ra) -- Store: [0x80002424]:0x0002AAA8




Last Coverpoint : ['rs2_h0_val == -1025']
Last Code Sequence : 
	-[0x80000824]:SMUL16 t5, t6, t4
	-[0x80000828]:sw t5, 280(ra)
Current Store : [0x8000082c] : sw t6, 284(ra) -- Store: [0x8000242c]:0x00000600




Last Coverpoint : ['rs1_h1_val == -8193']
Last Code Sequence : 
	-[0x80000840]:SMUL16 t5, t6, t4
	-[0x80000844]:sw t5, 288(ra)
Current Store : [0x80000848] : sw t6, 292(ra) -- Store: [0x80002434]:0x00402201




Last Coverpoint : ['rs2_h0_val == -257']
Last Code Sequence : 
	-[0x8000085c]:SMUL16 t5, t6, t4
	-[0x80000860]:sw t5, 296(ra)
Current Store : [0x80000864] : sw t6, 300(ra) -- Store: [0x8000243c]:0x00000060




Last Coverpoint : ['rs1_h0_val == -16385']
Last Code Sequence : 
	-[0x80000878]:SMUL16 t5, t6, t4
	-[0x8000087c]:sw t5, 304(ra)
Current Store : [0x80000880] : sw t6, 308(ra) -- Store: [0x80002444]:0xFFFEFE00




Last Coverpoint : ['rs1_h0_val == -32768']
Last Code Sequence : 
	-[0x80000890]:SMUL16 t5, t6, t4
	-[0x80000894]:sw t5, 312(ra)
Current Store : [0x80000898] : sw t6, 316(ra) -- Store: [0x8000244c]:0x00000380




Last Coverpoint : ['rs1_h0_val == 16']
Last Code Sequence : 
	-[0x800008ac]:SMUL16 t5, t6, t4
	-[0x800008b0]:sw t5, 320(ra)
Current Store : [0x800008b4] : sw t6, 324(ra) -- Store: [0x80002454]:0x00000100




Last Coverpoint : ['opcode : smul16', 'rs1 : x31', 'rs2 : x29', 'rd : x30', 'rs1 != rs2  and rs1 != rd and rs2 != rd', 'rs1_h1_val != rs2_h1_val', 'rs1_h1_val > 0 and rs2_h1_val < 0', 'rs1_h0_val != rs2_h0_val', 'rs1_h0_val < 0 and rs2_h0_val > 0', 'rs2_h1_val == -32768', 'rs2_h0_val == 16384', 'rs1_h0_val == -9']
Last Code Sequence : 
	-[0x800008c4]:SMUL16 t5, t6, t4
	-[0x800008c8]:sw t5, 328(ra)
Current Store : [0x800008cc] : sw t6, 332(ra) -- Store: [0x8000245c]:0xFFFE8000





```

## Details of STAT5:



## Details of STAT1:

- The first column indicates the signature address and the data at that location in hexadecimal in the following format: 
  ```
  [Address]
  Data
  ```

- The second column captures all the coverpoints which have been captured by that particular signature location

- The third column captures all the insrtuctions since the time a coverpoint was
  hit to the point when a store to the signature was performed. Each line has
  the following format:
  ```
  [PC of instruction] : mnemonic
  ```
- The order in the table is based on the order of signatures occuring in the
  test. These need not necessarily be in increasing or decreasing order of the
  address in the signature region.

|s.no|        signature         |                                                                                                                                       coverpoints                                                                                                                                        |                                 code                                 |
|---:|--------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------|
|   1|[0x80002210]<br>0x00800006|- opcode : smul16<br> - rs1 : x30<br> - rs2 : x30<br> - rd : x30<br> - rs1 == rs2 == rd<br> - rs1_h1_val == rs2_h1_val<br> - rs1_h1_val > 0 and rs2_h1_val > 0<br> - rs1_h0_val == rs2_h0_val<br> - rs1_h0_val > 0 and rs2_h0_val > 0<br> - rs2_h1_val == 128<br> - rs1_h1_val == 128<br> |[0x8000010c]:SMUL16 t5, t5, t5<br> [0x80000110]:sw t5, 0(ra)<br>      |
|   2|[0x80002218]<br>0xDB7D5BFD|- rs1 : x14<br> - rs2 : x14<br> - rd : x24<br> - rs1 == rs2 != rd<br> - rs1_h0_val < 0 and rs2_h0_val < 0<br> - rs2_h1_val == 16<br> - rs1_h1_val == 16<br>                                                                                                                               |[0x80000128]:SMUL16 s8, a4, a4<br> [0x8000012c]:sw s8, 8(ra)<br>      |
|   3|[0x80002220]<br>0x76DF56FF|- rs1 : x8<br> - rs2 : x0<br> - rd : x26<br> - rs1 != rs2  and rs1 != rd and rs2 != rd<br> - rs1_h1_val != rs2_h1_val<br> - rs1_h0_val != rs2_h0_val<br> - rs2_h1_val == 0<br> - rs2_h0_val == 0<br> - rs1_h0_val == -8193<br>                                                            |[0x80000144]:SMUL16 s10, fp, zero<br> [0x80000148]:sw s10, 16(ra)<br> |
|   4|[0x80002228]<br>0xEFFFFFF6|- rs1 : x24<br> - rs2 : x18<br> - rd : x18<br> - rs2 == rd != rs1<br> - rs1_h1_val < 0 and rs2_h1_val < 0<br> - rs2_h1_val == -4097<br> - rs1_h0_val == -5<br>                                                                                                                            |[0x80000160]:SMUL16 s2, s8, s2<br> [0x80000164]:sw s2, 24(ra)<br>     |
|   5|[0x80002230]<br>0x40002000|- rs1 : x2<br> - rs2 : x31<br> - rd : x2<br> - rs1 == rd != rs2<br> - rs1_h1_val > 0 and rs2_h1_val < 0<br> - rs1_h0_val > 0 and rs2_h0_val < 0<br> - rs1_h1_val == 16384<br> - rs1_h0_val == 8192<br>                                                                                    |[0x80000178]:SMUL16 sp, sp, t6<br> [0x8000017c]:sw sp, 32(ra)<br>     |
|   6|[0x80002238]<br>0xDDB7D5BF|- rs1 : x16<br> - rs2 : x21<br> - rd : x28<br> - rs2_h1_val == -5<br> - rs2_h0_val == 64<br> - rs1_h0_val == 64<br>                                                                                                                                                                       |[0x80000194]:SMUL16 t3, a6, s5<br> [0x80000198]:sw t3, 40(ra)<br>     |
|   7|[0x80002240]<br>0x0010FFFC|- rs1 : x18<br> - rs2 : x24<br> - rd : x14<br> - rs1_h0_val < 0 and rs2_h0_val > 0<br> - rs2_h1_val == -21846<br> - rs2_h0_val == 1<br>                                                                                                                                                   |[0x800001b0]:SMUL16 a4, s2, s8<br> [0x800001b4]:sw a4, 48(ra)<br>     |
|   8|[0x80002248]<br>0xFFF80040|- rs1 : x5<br> - rs2 : x15<br> - rd : x16<br> - rs2_h1_val == 21845<br> - rs2_h0_val == 16384<br> - rs1_h1_val == 2048<br> - rs1_h0_val == -2<br>                                                                                                                                         |[0x800001c8]:SMUL16 a6, t0, a5<br> [0x800001cc]:sw a6, 56(ra)<br>     |
|   9|[0x80002250]<br>0x56FF76DF|- rs1 : x28<br> - rs2 : x4<br> - rd : x10<br> - rs1_h1_val < 0 and rs2_h1_val > 0<br> - rs2_h1_val == 32767<br> - rs2_h0_val == -129<br> - rs1_h1_val == -1<br> - rs1_h0_val == -2049<br>                                                                                                 |[0x800001e4]:SMUL16 a0, t3, tp<br> [0x800001e8]:sw a0, 64(ra)<br>     |
|  10|[0x80002258]<br>0x6DF56FF7|- rs1 : x17<br> - rs2 : x28<br> - rd : x22<br> - rs2_h1_val == -16385<br> - rs2_h0_val == 21845<br> - rs1_h1_val == 1<br> - rs1_h0_val == 1<br>                                                                                                                                           |[0x80000200]:SMUL16 s6, a7, t3<br> [0x80000204]:sw s6, 72(ra)<br>     |
|  11|[0x80002260]<br>0x80002000|- rs1 : x9<br> - rs2 : x20<br> - rd : x6<br> - rs2_h1_val == -8193<br>                                                                                                                                                                                                                    |[0x8000021c]:SMUL16 t1, s1, s4<br> [0x80000220]:sw t1, 80(ra)<br>     |
|  12|[0x80002268]<br>0x7FFFFF7F|- rs1 : x15<br> - rs2 : x6<br> - rd : x4<br> - rs2_h1_val == -2049<br> - rs2_h0_val == -1<br> - rs1_h1_val == 32<br> - rs1_h0_val == -1<br>                                                                                                                                               |[0x80000240]:SMUL16 tp, a5, t1<br> [0x80000244]:sw tp, 0(a1)<br>      |
|  13|[0x80002270]<br>0xDFFF0005|- rs1 : x31<br> - rs2 : x2<br> - rd : x20<br> - rs2_h1_val == -1025<br> - rs2_h0_val == -8193<br> - rs1_h0_val == 2048<br>                                                                                                                                                                |[0x8000025c]:SMUL16 s4, t6, sp<br> [0x80000260]:sw s4, 8(a1)<br>      |
|  14|[0x80002278]<br>0xC000DFFF|- rs1 : x29<br> - rs2 : x17<br> - rd : x8<br> - rs2_h1_val == -513<br> - rs2_h0_val == 32767<br> - rs1_h1_val == 0<br>                                                                                                                                                                    |[0x80000278]:SMUL16 fp, t4, a7<br> [0x8000027c]:sw fp, 16(a1)<br>     |
|  15|[0x80002280]<br>0xD5BFDDB7|- rs1 : x23<br> - rs2 : x3<br> - rd : x12<br> - rs2_h1_val == -257<br> - rs2_h0_val == -17<br> - rs1_h0_val == -257<br>                                                                                                                                                                   |[0x80000294]:SMUL16 a2, s7, gp<br> [0x80000298]:sw a2, 24(a1)<br>     |
|  16|[0x80002288]<br>0xAAAA0001|- rs1 : x10<br> - rs2 : x26<br> - rs2_h1_val == -129<br> - rs2_h0_val == -33<br> - rs1_h0_val == 1024<br>                                                                                                                                                                                 |[0x800002b0]:SMUL16 s8, a0, s10<br> [0x800002b4]:sw s8, 32(a1)<br>    |
|  17|[0x80002290]<br>0xFFF80040|- rs1 : x19<br> - rs2 : x1<br> - rs2_h1_val == -65<br>                                                                                                                                                                                                                                    |[0x800002c8]:SMUL16 a6, s3, ra<br> [0x800002cc]:sw a6, 40(a1)<br>     |
|  18|[0x80002298]<br>0xD5BFDDB7|- rs1 : x26<br> - rs2 : x25<br> - rs2_h1_val == -33<br> - rs1_h1_val == 2<br>                                                                                                                                                                                                             |[0x800002e0]:SMUL16 a2, s10, s9<br> [0x800002e4]:sw a2, 48(a1)<br>    |
|  19|[0x800022a0]<br>0xF7FFFFFF|- rs1 : x1<br> - rs2 : x23<br> - rs2_h1_val == -17<br> - rs2_h0_val == -2<br> - rs1_h1_val == 1024<br> - rs1_h0_val == -9<br>                                                                                                                                                             |[0x800002fc]:SMUL16 t1, ra, s7<br> [0x80000300]:sw t1, 56(a1)<br>     |
|  20|[0x800022a8]<br>0x00800006|- rs1 : x22<br> - rs2 : x29<br> - rs2_h1_val == -9<br> - rs2_h0_val == 1024<br> - rs1_h0_val == 256<br>                                                                                                                                                                                   |[0x80000318]:SMUL16 t5, s6, t4<br> [0x8000031c]:sw t5, 64(a1)<br>     |
|  21|[0x800022b0]<br>0xFFF80040|- rs1 : x13<br> - rs2 : x19<br> - rs2_h1_val == -3<br> - rs2_h0_val == -16385<br>                                                                                                                                                                                                         |[0x8000033c]:SMUL16 a6, a3, s3<br> [0x80000340]:sw a6, 0(ra)<br>      |
|  22|[0x800022b8]<br>0x00800006|- rs1 : x12<br> - rs2 : x7<br> - rs2_h1_val == -2<br> - rs1_h1_val == -513<br> - rs1_h0_val == 512<br>                                                                                                                                                                                    |[0x80000358]:SMUL16 t5, a2, t2<br> [0x8000035c]:sw t5, 8(ra)<br>      |
|  23|[0x800022c0]<br>0xFDFF0200|- rs1 : x0<br> - rs2 : x13<br> - rs2_h1_val == -32768<br> - rs1_h0_val == 0<br>                                                                                                                                                                                                           |[0x80000370]:SMUL16 a2, zero, a3<br> [0x80000374]:sw a2, 16(ra)<br>   |
|  24|[0x800022c8]<br>0xC000DFFF|- rs1 : x11<br> - rs2 : x22<br> - rs2_h1_val == 16384<br> - rs1_h1_val == -2049<br>                                                                                                                                                                                                       |[0x80000388]:SMUL16 fp, a1, s6<br> [0x8000038c]:sw fp, 24(ra)<br>     |
|  25|[0x800022d0]<br>0x00022000|- rs1 : x25<br> - rs2 : x8<br> - rs2_h1_val == 8192<br> - rs1_h1_val == 64<br>                                                                                                                                                                                                            |[0x800003a0]:SMUL16 s10, s9, fp<br> [0x800003a4]:sw s10, 32(ra)<br>   |
|  26|[0x800022d8]<br>0xAAAA0001|- rs1 : x6<br> - rs2 : x9<br> - rs2_h1_val == 4096<br> - rs1_h1_val == -32768<br>                                                                                                                                                                                                         |[0x800003bc]:SMUL16 s8, t1, s1<br> [0x800003c0]:sw s8, 40(ra)<br>     |
|  27|[0x800022e0]<br>0x20000000|- rs1 : x20<br> - rs2 : x5<br> - rs2_h1_val == 2048<br> - rs2_h0_val == -9<br> - rs1_h1_val == 4<br> - rs1_h0_val == -33<br>                                                                                                                                                              |[0x800003d8]:SMUL16 fp, s4, t0<br> [0x800003dc]:sw fp, 48(ra)<br>     |
|  28|[0x800022e8]<br>0xAAAA0001|- rs1 : x3<br> - rs2 : x12<br> - rs2_h1_val == 1024<br> - rs1_h1_val == -33<br>                                                                                                                                                                                                           |[0x800003f0]:SMUL16 s8, gp, a2<br> [0x800003f4]:sw s8, 56(ra)<br>     |
|  29|[0x800022f0]<br>0x0004FFDF|- rs1 : x7<br> - rs2 : x27<br> - rs2_h1_val == 512<br>                                                                                                                                                                                                                                    |[0x8000040c]:SMUL16 s4, t2, s11<br> [0x80000410]:sw s4, 64(ra)<br>    |
|  30|[0x800022f8]<br>0x00022000|- rs1 : x4<br> - rs2 : x10<br> - rs2_h1_val == 256<br> - rs2_h0_val == 4<br> - rs1_h1_val == -129<br> - rs1_h0_val == -4097<br>                                                                                                                                                           |[0x80000428]:SMUL16 s10, tp, a0<br> [0x8000042c]:sw s10, 72(ra)<br>   |
|  31|[0x80002300]<br>0xFBFFDFFF|- rs1 : x27<br> - rs2 : x16<br> - rs2_h1_val == 64<br> - rs2_h0_val == 4096<br> - rs1_h1_val == 512<br> - rs1_h0_val == 128<br>                                                                                                                                                           |[0x80000440]:SMUL16 sp, s11, a6<br> [0x80000444]:sw sp, 80(ra)<br>    |
|  32|[0x80002308]<br>0xBFFF5555|- rs1 : x21<br> - rs2 : x11<br> - rs2_h1_val == 32<br> - rs2_h0_val == 16<br> - rs1_h0_val == 8<br>                                                                                                                                                                                       |[0x8000045c]:SMUL16 t3, s5, a1<br> [0x80000460]:sw t3, 88(ra)<br>     |
|  33|[0x80002310]<br>0x00800006|- rs2_h0_val == -513<br> - rs1_h1_val == 4096<br> - rs1_h0_val == -1025<br>                                                                                                                                                                                                               |[0x80000480]:SMUL16 t5, t6, t4<br> [0x80000484]:sw t5, 0(ra)<br>      |
|  34|[0x80002318]<br>0x00800006|- rs1_h0_val == -513<br>                                                                                                                                                                                                                                                                  |[0x8000049c]:SMUL16 t5, t6, t4<br> [0x800004a0]:sw t5, 8(ra)<br>      |
|  35|[0x80002320]<br>0x00800006|- rs2_h0_val == 2048<br> - rs1_h0_val == -129<br>                                                                                                                                                                                                                                         |[0x800004b8]:SMUL16 t5, t6, t4<br> [0x800004bc]:sw t5, 16(ra)<br>     |
|  36|[0x80002328]<br>0x00800006|- rs2_h0_val == -65<br> - rs1_h1_val == -21846<br> - rs1_h0_val == -65<br>                                                                                                                                                                                                                |[0x800004d4]:SMUL16 t5, t6, t4<br> [0x800004d8]:sw t5, 24(ra)<br>     |
|  37|[0x80002330]<br>0x00800006|- rs1_h1_val == -1025<br> - rs1_h0_val == -17<br>                                                                                                                                                                                                                                         |[0x800004f0]:SMUL16 t5, t6, t4<br> [0x800004f4]:sw t5, 32(ra)<br>     |
|  38|[0x80002338]<br>0x00800006|- rs2_h0_val == 8192<br> - rs1_h0_val == -3<br>                                                                                                                                                                                                                                           |[0x80000508]:SMUL16 t5, t6, t4<br> [0x8000050c]:sw t5, 40(ra)<br>     |
|  39|[0x80002340]<br>0x00800006|- rs1_h0_val == 16384<br>                                                                                                                                                                                                                                                                 |[0x80000520]:SMUL16 t5, t6, t4<br> [0x80000524]:sw t5, 48(ra)<br>     |
|  40|[0x80002348]<br>0x00800006|- rs2_h0_val == 32<br> - rs1_h0_val == 4096<br>                                                                                                                                                                                                                                           |[0x80000538]:SMUL16 t5, t6, t4<br> [0x8000053c]:sw t5, 56(ra)<br>     |
|  41|[0x80002350]<br>0x00800006|- rs1_h0_val == 32<br>                                                                                                                                                                                                                                                                    |[0x80000554]:SMUL16 t5, t6, t4<br> [0x80000558]:sw t5, 64(ra)<br>     |
|  42|[0x80002358]<br>0x00800006|- rs1_h0_val == 4<br>                                                                                                                                                                                                                                                                     |[0x80000570]:SMUL16 t5, t6, t4<br> [0x80000574]:sw t5, 72(ra)<br>     |
|  43|[0x80002360]<br>0x00800006|- rs2_h0_val == -4097<br> - rs1_h1_val == -3<br> - rs1_h0_val == 2<br>                                                                                                                                                                                                                    |[0x8000058c]:SMUL16 t5, t6, t4<br> [0x80000590]:sw t5, 80(ra)<br>     |
|  44|[0x80002368]<br>0x00800006|- rs1_h1_val == -5<br>                                                                                                                                                                                                                                                                    |[0x800005a4]:SMUL16 t5, t6, t4<br> [0x800005a8]:sw t5, 88(ra)<br>     |
|  45|[0x80002370]<br>0x00800006|- rs2_h1_val == 8<br>                                                                                                                                                                                                                                                                     |[0x800005c0]:SMUL16 t5, t6, t4<br> [0x800005c4]:sw t5, 96(ra)<br>     |
|  46|[0x80002378]<br>0x00800006|- rs2_h1_val == 4<br> - rs1_h1_val == -2<br>                                                                                                                                                                                                                                              |[0x800005dc]:SMUL16 t5, t6, t4<br> [0x800005e0]:sw t5, 104(ra)<br>    |
|  47|[0x80002380]<br>0x00800006|- rs2_h1_val == 2<br>                                                                                                                                                                                                                                                                     |[0x800005f4]:SMUL16 t5, t6, t4<br> [0x800005f8]:sw t5, 112(ra)<br>    |
|  48|[0x80002388]<br>0x00800006|- rs2_h1_val == 1<br> - rs1_h0_val == 21845<br>                                                                                                                                                                                                                                           |[0x80000610]:SMUL16 t5, t6, t4<br> [0x80000614]:sw t5, 120(ra)<br>    |
|  49|[0x80002390]<br>0x00800006|- rs2_h0_val == -5<br> - rs1_h1_val == 32767<br>                                                                                                                                                                                                                                          |[0x8000062c]:SMUL16 t5, t6, t4<br> [0x80000630]:sw t5, 128(ra)<br>    |
|  50|[0x80002398]<br>0x00800006|- rs2_h0_val == -3<br> - rs1_h0_val == 32767<br>                                                                                                                                                                                                                                          |[0x80000648]:SMUL16 t5, t6, t4<br> [0x8000064c]:sw t5, 136(ra)<br>    |
|  51|[0x800023a0]<br>0x00800006|- rs2_h0_val == -32768<br> - rs1_h1_val == -4097<br>                                                                                                                                                                                                                                      |[0x80000660]:SMUL16 t5, t6, t4<br> [0x80000664]:sw t5, 144(ra)<br>    |
|  52|[0x800023a8]<br>0x00800006|- rs2_h0_val == 512<br>                                                                                                                                                                                                                                                                   |[0x80000678]:SMUL16 t5, t6, t4<br> [0x8000067c]:sw t5, 152(ra)<br>    |
|  53|[0x800023b0]<br>0x00800006|- rs2_h0_val == 256<br> - rs1_h0_val == -21846<br>                                                                                                                                                                                                                                        |[0x80000694]:SMUL16 t5, t6, t4<br> [0x80000698]:sw t5, 160(ra)<br>    |
|  54|[0x800023b8]<br>0x00800006|- rs2_h0_val == 128<br>                                                                                                                                                                                                                                                                   |[0x800006ac]:SMUL16 t5, t6, t4<br> [0x800006b0]:sw t5, 168(ra)<br>    |
|  55|[0x800023c0]<br>0x00800006|- rs2_h0_val == 8<br>                                                                                                                                                                                                                                                                     |[0x800006c4]:SMUL16 t5, t6, t4<br> [0x800006c8]:sw t5, 176(ra)<br>    |
|  56|[0x800023c8]<br>0x00800006|- rs2_h0_val == 2<br>                                                                                                                                                                                                                                                                     |[0x800006e0]:SMUL16 t5, t6, t4<br> [0x800006e4]:sw t5, 184(ra)<br>    |
|  57|[0x800023d0]<br>0x00800006|- rs2_h1_val == -1<br> - rs1_h1_val == 21845<br>                                                                                                                                                                                                                                          |[0x800006fc]:SMUL16 t5, t6, t4<br> [0x80000700]:sw t5, 192(ra)<br>    |
|  58|[0x800023d8]<br>0x00800006|- rs1_h1_val == -16385<br>                                                                                                                                                                                                                                                                |[0x80000714]:SMUL16 t5, t6, t4<br> [0x80000718]:sw t5, 200(ra)<br>    |
|  59|[0x800023e0]<br>0x00800006|- rs1_h1_val == -65<br>                                                                                                                                                                                                                                                                   |[0x8000072c]:SMUL16 t5, t6, t4<br> [0x80000730]:sw t5, 208(ra)<br>    |
|  60|[0x800023e8]<br>0x00800006|- rs1_h1_val == -17<br>                                                                                                                                                                                                                                                                   |[0x80000748]:SMUL16 t5, t6, t4<br> [0x8000074c]:sw t5, 216(ra)<br>    |
|  61|[0x800023f0]<br>0x00800006|- rs1_h1_val == -9<br>                                                                                                                                                                                                                                                                    |[0x80000764]:SMUL16 t5, t6, t4<br> [0x80000768]:sw t5, 224(ra)<br>    |
|  62|[0x800023f8]<br>0x00800006|- rs2_h0_val == -2049<br> - rs1_h1_val == 8192<br>                                                                                                                                                                                                                                        |[0x80000780]:SMUL16 t5, t6, t4<br> [0x80000784]:sw t5, 232(ra)<br>    |
|  63|[0x80002400]<br>0x00800006|- rs1_h1_val == 256<br>                                                                                                                                                                                                                                                                   |[0x80000798]:SMUL16 t5, t6, t4<br> [0x8000079c]:sw t5, 240(ra)<br>    |
|  64|[0x80002408]<br>0x00800006|- rs1_h1_val == -257<br>                                                                                                                                                                                                                                                                  |[0x800007b4]:SMUL16 t5, t6, t4<br> [0x800007b8]:sw t5, 248(ra)<br>    |
|  65|[0x80002418]<br>0x00800006|- rs2_h0_val == -21846<br>                                                                                                                                                                                                                                                                |[0x800007ec]:SMUL16 t5, t6, t4<br> [0x800007f0]:sw t5, 264(ra)<br>    |
|  66|[0x80002420]<br>0x00800006|- rs1_h1_val == 8<br>                                                                                                                                                                                                                                                                     |[0x80000808]:SMUL16 t5, t6, t4<br> [0x8000080c]:sw t5, 272(ra)<br>    |
|  67|[0x80002428]<br>0x00800006|- rs2_h0_val == -1025<br>                                                                                                                                                                                                                                                                 |[0x80000824]:SMUL16 t5, t6, t4<br> [0x80000828]:sw t5, 280(ra)<br>    |
|  68|[0x80002430]<br>0x00800006|- rs1_h1_val == -8193<br>                                                                                                                                                                                                                                                                 |[0x80000840]:SMUL16 t5, t6, t4<br> [0x80000844]:sw t5, 288(ra)<br>    |
|  69|[0x80002438]<br>0x00800006|- rs2_h0_val == -257<br>                                                                                                                                                                                                                                                                  |[0x8000085c]:SMUL16 t5, t6, t4<br> [0x80000860]:sw t5, 296(ra)<br>    |
|  70|[0x80002440]<br>0x00800006|- rs1_h0_val == -16385<br>                                                                                                                                                                                                                                                                |[0x80000878]:SMUL16 t5, t6, t4<br> [0x8000087c]:sw t5, 304(ra)<br>    |
|  71|[0x80002448]<br>0x00800006|- rs1_h0_val == -32768<br>                                                                                                                                                                                                                                                                |[0x80000890]:SMUL16 t5, t6, t4<br> [0x80000894]:sw t5, 312(ra)<br>    |
|  72|[0x80002450]<br>0x00800006|- rs1_h0_val == 16<br>                                                                                                                                                                                                                                                                    |[0x800008ac]:SMUL16 t5, t6, t4<br> [0x800008b0]:sw t5, 320(ra)<br>    |
