{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702026523721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702026523737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 01:08:43 2023 " "Processing started: Fri Dec 08 01:08:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702026523737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026523737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_general -c lab_general " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_general -c lab_general" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026523737 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702026524507 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702026524507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702026536306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026536306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_handler.sv 2 2 " "Found 2 design units, including 2 entities, in source file input_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_handler " "Found entity 1: input_handler" {  } { { "input_handler.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/input_handler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702026536306 ""} { "Info" "ISGN_ENTITY_NAME" "2 input_handler_tb " "Found entity 2: input_handler_tb" {  } { { "input_handler.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/input_handler.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702026536306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026536306 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "input_datapath.sv(24) " "Verilog HDL information at input_datapath.sv(24): always construct contains both blocking and non-blocking assignments" {  } { { "input_datapath.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/input_datapath.sv" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702026536306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_datapath.sv 2 2 " "Found 2 design units, including 2 entities, in source file input_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_datapath " "Found entity 1: input_datapath" {  } { { "input_datapath.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/input_datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702026536322 ""} { "Info" "ISGN_ENTITY_NAME" "2 input_datapath_tb " "Found entity 2: input_datapath_tb" {  } { { "input_datapath.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/input_datapath.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702026536322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026536322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_controller.sv 2 2 " "Found 2 design units, including 2 entities, in source file input_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_controller " "Found entity 1: input_controller" {  } { { "input_controller.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/input_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702026536322 ""} { "Info" "ISGN_ENTITY_NAME" "2 input_controller_tb " "Found entity 2: input_controller_tb" {  } { { "input_controller.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/input_controller.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702026536322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026536322 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "address_decoder.sv(8) " "Verilog HDL information at address_decoder.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "address_decoder.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/address_decoder.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702026536322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file address_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 address_decoder " "Found entity 1: address_decoder" {  } { { "address_decoder.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/address_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702026536322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026536322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "validate_move.sv 2 2 " "Found 2 design units, including 2 entities, in source file validate_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 validate_move " "Found entity 1: validate_move" {  } { { "validate_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/validate_move.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702026536322 ""} { "Info" "ISGN_ENTITY_NAME" "2 validate_move_tb " "Found entity 2: validate_move_tb" {  } { { "validate_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/validate_move.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702026536322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026536322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_move.sv 2 2 " "Found 2 design units, including 2 entities, in source file set_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 set_move " "Found entity 1: set_move" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702026536322 ""} { "Info" "ISGN_ENTITY_NAME" "2 set_move_tb " "Found entity 2: set_move_tb" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702026536322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026536322 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "input_handler " "Elaborating entity \"input_handler\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702026536416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_controller input_controller:ic " "Elaborating entity \"input_controller\" for hierarchy \"input_controller:ic\"" {  } { { "input_handler.sv" "ic" { Text "C:/Users/noah-/Documents/CSE371/lab6/input_handler.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702026536434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_datapath input_datapath:idp " "Elaborating entity \"input_datapath\" for hierarchy \"input_datapath:idp\"" {  } { { "input_handler.sv" "idp" { Text "C:/Users/noah-/Documents/CSE371/lab6/input_handler.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702026536448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "validate_move input_datapath:idp\|validate_move:validator " "Elaborating entity \"validate_move\" for hierarchy \"input_datapath:idp\|validate_move:validator\"" {  } { { "input_datapath.sv" "validator" { Text "C:/Users/noah-/Documents/CSE371/lab6/input_datapath.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702026536469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_move input_datapath:idp\|set_move:setter " "Elaborating entity \"set_move\" for hierarchy \"input_datapath:idp\|set_move:setter\"" {  } { { "input_datapath.sv" "setter" { Text "C:/Users/noah-/Documents/CSE371/lab6/input_datapath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702026536469 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "set_move.sv(14) " "Verilog HDL Case Statement information at set_move.sv(14): all case item expressions in this case statement are onehot" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1702026536480 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[0\]\[0\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[0\]\[0\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026536480 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[0\]\[1\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[0\]\[1\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026536480 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[1\]\[0\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[1\]\[0\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026536480 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[1\]\[1\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[1\]\[1\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026536480 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[2\]\[0\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[2\]\[0\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026536480 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[2\]\[1\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[2\]\[1\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026536480 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[3\]\[0\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[3\]\[0\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026536480 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[3\]\[1\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[3\]\[1\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026536480 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[4\]\[0\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[4\]\[0\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026536480 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[4\]\[1\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[4\]\[1\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026536480 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[5\]\[0\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[5\]\[0\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026536480 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[5\]\[1\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[5\]\[1\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026536480 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[6\]\[0\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[6\]\[0\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026536480 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[6\]\[1\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[6\]\[1\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026536480 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[7\]\[0\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[7\]\[0\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026536480 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[7\]\[1\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[7\]\[1\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026536480 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[8\]\[0\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[8\]\[0\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026536480 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[8\]\[1\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[8\]\[1\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026536480 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[9\]\[0\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[9\]\[0\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026536480 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[9\]\[1\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[9\]\[1\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026536480 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_decoder input_datapath:idp\|address_decoder:addresser " "Elaborating entity \"address_decoder\" for hierarchy \"input_datapath:idp\|address_decoder:addresser\"" {  } { { "input_datapath.sv" "addresser" { Text "C:/Users/noah-/Documents/CSE371/lab6/input_datapath.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702026536480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom input_datapath:idp\|rom:rom " "Elaborating entity \"rom\" for hierarchy \"input_datapath:idp\|rom:rom\"" {  } { { "input_datapath.sv" "rom" { Text "C:/Users/noah-/Documents/CSE371/lab6/input_datapath.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702026536480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram input_datapath:idp\|rom:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"input_datapath:idp\|rom:rom\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "C:/Users/noah-/Documents/CSE371/lab6/rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702026536558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "input_datapath:idp\|rom:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"input_datapath:idp\|rom:rom\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702026536558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "input_datapath:idp\|rom:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"input_datapath:idp\|rom:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702026536558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702026536558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702026536558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tic_tac_toe.mif " "Parameter \"init_file\" = \"tic_tac_toe.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702026536558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702026536558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702026536558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702026536558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 9 " "Parameter \"numwords_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702026536558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702026536558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702026536558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702026536558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702026536558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702026536558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 88 " "Parameter \"width_a\" = \"88\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702026536558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702026536558 ""}  } { { "rom.v" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702026536558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3qh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3qh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3qh1 " "Found entity 1: altsyncram_3qh1" {  } { { "db/altsyncram_3qh1.tdf" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/db/altsyncram_3qh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702026536653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026536653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3qh1 input_datapath:idp\|rom:rom\|altsyncram:altsyncram_component\|altsyncram_3qh1:auto_generated " "Elaborating entity \"altsyncram_3qh1\" for hierarchy \"input_datapath:idp\|rom:rom\|altsyncram:altsyncram_component\|altsyncram_3qh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702026536653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_datapath:idp\|set_move:setter\|gamestate_next\[0\]\[0\] " "Latch input_datapath:idp\|set_move:setter\|gamestate_next\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_datapath:idp\|set_move:setter\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal input_datapath:idp\|set_move:setter\|WideNor0" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702026537316 ""}  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702026537316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_datapath:idp\|set_move:setter\|gamestate_next\[0\]\[1\] " "Latch input_datapath:idp\|set_move:setter\|gamestate_next\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_datapath:idp\|set_move:setter\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal input_datapath:idp\|set_move:setter\|WideNor0" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702026537316 ""}  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702026537316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_datapath:idp\|set_move:setter\|gamestate_next\[1\]\[0\] " "Latch input_datapath:idp\|set_move:setter\|gamestate_next\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_datapath:idp\|set_move:setter\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal input_datapath:idp\|set_move:setter\|WideNor0" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702026537316 ""}  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702026537316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_datapath:idp\|set_move:setter\|gamestate_next\[1\]\[1\] " "Latch input_datapath:idp\|set_move:setter\|gamestate_next\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_datapath:idp\|set_move:setter\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal input_datapath:idp\|set_move:setter\|WideNor0" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702026537316 ""}  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702026537316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_datapath:idp\|set_move:setter\|gamestate_next\[2\]\[0\] " "Latch input_datapath:idp\|set_move:setter\|gamestate_next\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_datapath:idp\|set_move:setter\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal input_datapath:idp\|set_move:setter\|WideNor0" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702026537316 ""}  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702026537316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_datapath:idp\|set_move:setter\|gamestate_next\[2\]\[1\] " "Latch input_datapath:idp\|set_move:setter\|gamestate_next\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_datapath:idp\|set_move:setter\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal input_datapath:idp\|set_move:setter\|WideNor0" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702026537316 ""}  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702026537316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_datapath:idp\|set_move:setter\|gamestate_next\[3\]\[1\] " "Latch input_datapath:idp\|set_move:setter\|gamestate_next\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_datapath:idp\|set_move:setter\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal input_datapath:idp\|set_move:setter\|WideNor0" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702026537316 ""}  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702026537316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_datapath:idp\|set_move:setter\|gamestate_next\[3\]\[0\] " "Latch input_datapath:idp\|set_move:setter\|gamestate_next\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_datapath:idp\|set_move:setter\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal input_datapath:idp\|set_move:setter\|WideNor0" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702026537316 ""}  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702026537316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_datapath:idp\|set_move:setter\|gamestate_next\[4\]\[1\] " "Latch input_datapath:idp\|set_move:setter\|gamestate_next\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_datapath:idp\|set_move:setter\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal input_datapath:idp\|set_move:setter\|WideNor0" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702026537316 ""}  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702026537316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_datapath:idp\|set_move:setter\|gamestate_next\[4\]\[0\] " "Latch input_datapath:idp\|set_move:setter\|gamestate_next\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_datapath:idp\|set_move:setter\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal input_datapath:idp\|set_move:setter\|WideNor0" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702026537316 ""}  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702026537316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_datapath:idp\|set_move:setter\|gamestate_next\[5\]\[1\] " "Latch input_datapath:idp\|set_move:setter\|gamestate_next\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_datapath:idp\|set_move:setter\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal input_datapath:idp\|set_move:setter\|WideNor0" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702026537316 ""}  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702026537316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_datapath:idp\|set_move:setter\|gamestate_next\[5\]\[0\] " "Latch input_datapath:idp\|set_move:setter\|gamestate_next\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_datapath:idp\|set_move:setter\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal input_datapath:idp\|set_move:setter\|WideNor0" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702026537316 ""}  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702026537316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_datapath:idp\|set_move:setter\|gamestate_next\[6\]\[1\] " "Latch input_datapath:idp\|set_move:setter\|gamestate_next\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_datapath:idp\|set_move:setter\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal input_datapath:idp\|set_move:setter\|WideNor0" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702026537316 ""}  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702026537316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_datapath:idp\|set_move:setter\|gamestate_next\[6\]\[0\] " "Latch input_datapath:idp\|set_move:setter\|gamestate_next\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_datapath:idp\|set_move:setter\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal input_datapath:idp\|set_move:setter\|WideNor0" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702026537316 ""}  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702026537316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_datapath:idp\|set_move:setter\|gamestate_next\[7\]\[1\] " "Latch input_datapath:idp\|set_move:setter\|gamestate_next\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_datapath:idp\|set_move:setter\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal input_datapath:idp\|set_move:setter\|WideNor0" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702026537316 ""}  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702026537316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_datapath:idp\|set_move:setter\|gamestate_next\[7\]\[0\] " "Latch input_datapath:idp\|set_move:setter\|gamestate_next\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_datapath:idp\|set_move:setter\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal input_datapath:idp\|set_move:setter\|WideNor0" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702026537316 ""}  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702026537316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_datapath:idp\|set_move:setter\|gamestate_next\[8\]\[1\] " "Latch input_datapath:idp\|set_move:setter\|gamestate_next\[8\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_datapath:idp\|set_move:setter\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal input_datapath:idp\|set_move:setter\|WideNor0" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702026537316 ""}  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702026537316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_datapath:idp\|set_move:setter\|gamestate_next\[8\]\[0\] " "Latch input_datapath:idp\|set_move:setter\|gamestate_next\[8\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_datapath:idp\|set_move:setter\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal input_datapath:idp\|set_move:setter\|WideNor0" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702026537316 ""}  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702026537316 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "input_handler.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/input_handler.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702026537457 "|input_handler|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702026537457 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702026537573 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/noah-/Documents/CSE371/lab6/output_files/lab_general.map.smsg " "Generated suppressed messages file C:/Users/noah-/Documents/CSE371/lab6/output_files/lab_general.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026538022 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702026538195 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702026538195 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "337 " "Implemented 337 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702026538289 ""} { "Info" "ICUT_CUT_TM_OPINS" "100 " "Implemented 100 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702026538289 ""} { "Info" "ICUT_CUT_TM_LCELLS" "135 " "Implemented 135 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702026538289 ""} { "Info" "ICUT_CUT_TM_RAMS" "88 " "Implemented 88 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1702026538289 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702026538289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4910 " "Peak virtual memory: 4910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702026538321 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 01:08:58 2023 " "Processing ended: Fri Dec 08 01:08:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702026538321 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702026538321 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702026538321 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026538321 ""}
