"C:/Users/free/Desktop/UNI/term6/CAD/HW2/design/src/1.vhd" VHDL design 1 0 0 -02
"C:/Users/free/Desktop/UNI/term6/CAD/HW2/design/src/2.vhd" VHDL design 1 0 0 -02
"C:/Users/free/Desktop/UNI/term6/CAD/HW2/design/src/3.vhd" VHDL design 1 0 0 -02
"C:/Users/free/Desktop/UNI/term6/CAD/HW2/design/src/4.vhd" VHDL design 1 0 0 -02
"C:/Users/free/Desktop/UNI/term6/CAD/HW2/design/src/TestBench/sort10x8_TB.vhd" VHDL design 1 0 0 -02
"C:/Users/free/Desktop/UNI/term6/CAD/HW2/design/src/TestBench/sqrtceiling_TB.vhd" VHDL design 1 0 0 -02
"C:/Users/free/Desktop/UNI/term6/CAD/HW2/design/src/TestBench/bitgenerator_TB.vhd" VHDL design 1 0 0 -02
"C:/Users/free/Desktop/UNI/term6/CAD/HW2/design/src/TestBench/alarm_for_clock_TB.vhd" VHDL design 1 0 0 -02
. . 0 0 0