

================================================================
== Vivado HLS Report for 'network'
================================================================
* Date:           Thu Dec 26 17:37:10 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     6.508|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2  |  785|  785|         3|          1|          1|   784|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    260|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      68|    104|    -|
|Memory           |       17|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|   9013|    -|
|Register         |        -|      -|     599|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       17|      0|     667|   9377|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        6|      0|   ~0   |     17|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+----+-----+-----+
    |         Instance         |         Module         | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+------------------------+---------+-------+----+-----+-----+
    |network_AXILiteS_s_axi_U  |network_AXILiteS_s_axi  |        0|      0|  68|  104|    0|
    +--------------------------+------------------------+---------+-------+----+-----+-----+
    |Total                     |                        |        0|      0|  68|  104|    0|
    +--------------------------+------------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+---------------------+---------+---+----+-----+-------+-----+------+-------------+
    |     Memory    |        Module       | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------------+---------------------+---------+---+----+-----+-------+-----+------+-------------+
    |MemBank_B_U    |network_MemBank_B    |       16|  0|   0|    0|  14400|   16|     1|       230400|
    |MemBank_Out_U  |network_MemBank_Out  |        1|  0|   0|    0|    784|   16|     1|        12544|
    +---------------+---------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total          |                     |       17|  0|   0|    0|  15184|   32|     2|       242944|
    +---------------+---------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_14338_p2                      |     +    |      0|  0|  14|          10|           1|
    |i_fu_14326_p2                        |     +    |      0|  0|  39|          32|           1|
    |ap_block_state397_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state398_io                 |    and   |      0|  0|   2|           1|           1|
    |input_data_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_data_dest_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_dest_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_data_id_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |input_data_id_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |input_data_keep_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_keep_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_data_last_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_last_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_data_strb_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_strb_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |output_data_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_dest_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_dest_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_id_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |output_data_id_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |output_data_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_strb_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_strb_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln162_fu_14332_p2               |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln174_fu_14355_p2               |   icmp   |      0|  0|  13|          10|           9|
    |input_data_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |input_data_dest_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |input_data_id_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |input_data_keep_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |input_data_last_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |input_data_strb_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |output_data_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_id_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |output_data_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_strb_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_user_V_fu_14349_p2               |   icmp   |      0|  0|  13|          10|           1|
    |ap_block_pp0_stage0_11001            |    or    |      0|  0|   2|           1|           1|
    |ap_block_state400                    |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                        |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1              |    xor   |      0|  0|   2|           2|           1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0| 260|         131|          67|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+------+-----------+-----+-----------+
    |              Name             |  LUT | Input Size| Bits| Total Bits|
    +-------------------------------+------+-----------+-----+-----------+
    |MemBank_B_address0             |  1721|        394|   14|       5516|
    |MemBank_B_address1             |  1717|        393|   14|       5502|
    |MemBank_Out_address0           |  1721|        394|   10|       3940|
    |MemBank_Out_address1           |  1717|        393|   10|       3930|
    |MemBank_Out_d0                 |    15|          3|   16|         48|
    |MemBank_Out_d1                 |    15|          3|   16|         48|
    |ap_NS_fsm                      |  1741|        399|    1|        399|
    |ap_enable_reg_pp0_iter1        |     9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2        |     9|          2|    1|          2|
    |i_0_reg_14274                  |     9|          2|   32|         64|
    |i_2_reg_14285                  |     9|          2|   10|         20|
    |input_data_TDATA_blk_n         |     9|          2|    1|          2|
    |input_data_data_V_0_data_out   |     9|          2|   16|         32|
    |input_data_data_V_0_state      |    15|          3|    2|          6|
    |input_data_dest_V_0_data_out   |     9|          2|    1|          2|
    |input_data_dest_V_0_state      |    15|          3|    2|          6|
    |input_data_id_V_0_data_out     |     9|          2|    1|          2|
    |input_data_id_V_0_state        |    15|          3|    2|          6|
    |input_data_keep_V_0_data_out   |     9|          2|    2|          4|
    |input_data_keep_V_0_state      |    15|          3|    2|          6|
    |input_data_last_V_0_data_out   |     9|          2|    1|          2|
    |input_data_last_V_0_state      |    15|          3|    2|          6|
    |input_data_strb_V_0_data_out   |     9|          2|    2|          4|
    |input_data_strb_V_0_state      |    15|          3|    2|          6|
    |output_data_TDATA_blk_n        |     9|          2|    1|          2|
    |output_data_data_V_1_data_out  |     9|          2|   16|         32|
    |output_data_data_V_1_state     |    15|          3|    2|          6|
    |output_data_dest_V_1_data_out  |     9|          2|    1|          2|
    |output_data_dest_V_1_state     |    15|          3|    2|          6|
    |output_data_id_V_1_data_out    |     9|          2|    1|          2|
    |output_data_id_V_1_state       |    15|          3|    2|          6|
    |output_data_keep_V_1_data_out  |     9|          2|    2|          4|
    |output_data_keep_V_1_state     |    15|          3|    2|          6|
    |output_data_last_V_1_data_out  |     9|          2|    1|          2|
    |output_data_last_V_1_state     |    15|          3|    2|          6|
    |output_data_strb_V_1_data_out  |     9|          2|    2|          4|
    |output_data_strb_V_1_state     |    15|          3|    2|          6|
    |output_data_user_V_1_data_out  |     9|          2|    1|          2|
    |output_data_user_V_1_state     |    15|          3|    2|          6|
    +-------------------------------+------+-----------+-----+-----------+
    |Total                          |  9013|       2056|  200|      19647|
    +-------------------------------+------+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                           |  398|   0|  398|          0|
    |ap_enable_reg_pp0_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |    1|   0|    1|          0|
    |i_0_reg_14274                       |   32|   0|   32|          0|
    |i_2_reg_14285                       |   10|   0|   10|          0|
    |icmp_ln162_reg_18309                |    1|   0|    1|          0|
    |icmp_ln162_reg_18309_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln174_reg_18328                |    1|   0|    1|          0|
    |input_data_data_V_0_payload_A       |   16|   0|   16|          0|
    |input_data_data_V_0_payload_B       |   16|   0|   16|          0|
    |input_data_data_V_0_sel_rd          |    1|   0|    1|          0|
    |input_data_data_V_0_sel_wr          |    1|   0|    1|          0|
    |input_data_data_V_0_state           |    2|   0|    2|          0|
    |input_data_dest_V_0_payload_A       |    1|   0|    1|          0|
    |input_data_dest_V_0_payload_B       |    1|   0|    1|          0|
    |input_data_dest_V_0_sel_rd          |    1|   0|    1|          0|
    |input_data_dest_V_0_sel_wr          |    1|   0|    1|          0|
    |input_data_dest_V_0_state           |    2|   0|    2|          0|
    |input_data_id_V_0_payload_A         |    1|   0|    1|          0|
    |input_data_id_V_0_payload_B         |    1|   0|    1|          0|
    |input_data_id_V_0_sel_rd            |    1|   0|    1|          0|
    |input_data_id_V_0_sel_wr            |    1|   0|    1|          0|
    |input_data_id_V_0_state             |    2|   0|    2|          0|
    |input_data_keep_V_0_payload_A       |    2|   0|    2|          0|
    |input_data_keep_V_0_payload_B       |    2|   0|    2|          0|
    |input_data_keep_V_0_sel_rd          |    1|   0|    1|          0|
    |input_data_keep_V_0_sel_wr          |    1|   0|    1|          0|
    |input_data_keep_V_0_state           |    2|   0|    2|          0|
    |input_data_last_V_0_payload_A       |    1|   0|    1|          0|
    |input_data_last_V_0_payload_B       |    1|   0|    1|          0|
    |input_data_last_V_0_sel_rd          |    1|   0|    1|          0|
    |input_data_last_V_0_sel_wr          |    1|   0|    1|          0|
    |input_data_last_V_0_state           |    2|   0|    2|          0|
    |input_data_strb_V_0_payload_A       |    2|   0|    2|          0|
    |input_data_strb_V_0_payload_B       |    2|   0|    2|          0|
    |input_data_strb_V_0_sel_rd          |    1|   0|    1|          0|
    |input_data_strb_V_0_sel_wr          |    1|   0|    1|          0|
    |input_data_strb_V_0_state           |    2|   0|    2|          0|
    |output_data_data_V_1_payload_A      |   16|   0|   16|          0|
    |output_data_data_V_1_payload_B      |   16|   0|   16|          0|
    |output_data_data_V_1_sel_rd         |    1|   0|    1|          0|
    |output_data_data_V_1_sel_wr         |    1|   0|    1|          0|
    |output_data_data_V_1_state          |    2|   0|    2|          0|
    |output_data_dest_V_1_payload_A      |    1|   0|    1|          0|
    |output_data_dest_V_1_payload_B      |    1|   0|    1|          0|
    |output_data_dest_V_1_sel_rd         |    1|   0|    1|          0|
    |output_data_dest_V_1_sel_wr         |    1|   0|    1|          0|
    |output_data_dest_V_1_state          |    2|   0|    2|          0|
    |output_data_id_V_1_payload_A        |    1|   0|    1|          0|
    |output_data_id_V_1_payload_B        |    1|   0|    1|          0|
    |output_data_id_V_1_sel_rd           |    1|   0|    1|          0|
    |output_data_id_V_1_sel_wr           |    1|   0|    1|          0|
    |output_data_id_V_1_state            |    2|   0|    2|          0|
    |output_data_keep_V_1_payload_A      |    2|   0|    2|          0|
    |output_data_keep_V_1_payload_B      |    2|   0|    2|          0|
    |output_data_keep_V_1_sel_rd         |    1|   0|    1|          0|
    |output_data_keep_V_1_sel_wr         |    1|   0|    1|          0|
    |output_data_keep_V_1_state          |    2|   0|    2|          0|
    |output_data_last_V_1_payload_A      |    1|   0|    1|          0|
    |output_data_last_V_1_payload_B      |    1|   0|    1|          0|
    |output_data_last_V_1_sel_rd         |    1|   0|    1|          0|
    |output_data_last_V_1_sel_wr         |    1|   0|    1|          0|
    |output_data_last_V_1_state          |    2|   0|    2|          0|
    |output_data_strb_V_1_payload_A      |    2|   0|    2|          0|
    |output_data_strb_V_1_payload_B      |    2|   0|    2|          0|
    |output_data_strb_V_1_sel_rd         |    1|   0|    1|          0|
    |output_data_strb_V_1_sel_wr         |    1|   0|    1|          0|
    |output_data_strb_V_1_state          |    2|   0|    2|          0|
    |output_data_user_V_1_payload_A      |    1|   0|    1|          0|
    |output_data_user_V_1_payload_B      |    1|   0|    1|          0|
    |output_data_user_V_1_sel_rd         |    1|   0|    1|          0|
    |output_data_user_V_1_sel_wr         |    1|   0|    1|          0|
    |output_data_user_V_1_state          |    2|   0|    2|          0|
    |tmp_dest_V_reg_14379                |    1|   0|    1|          0|
    |tmp_id_V_reg_14374                  |    1|   0|    1|          0|
    |tmp_keep_V_reg_14361                |    2|   0|    2|          0|
    |tmp_strb_V_reg_14366                |    2|   0|    2|          0|
    |tmp_user_V_reg_18323                |    1|   0|    1|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               |  599|   0|  599|          0|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |      AXILiteS      | return value |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |      AXILiteS      | return value |
|ap_clk                  |  in |    1| ap_ctrl_hs |       network      | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |       network      | return value |
|interrupt               | out |    1| ap_ctrl_hs |       network      | return value |
|input_data_TDATA        |  in |   16|    axis    |  input_data_data_V |    pointer   |
|input_data_TVALID       |  in |    1|    axis    |  input_data_dest_V |    pointer   |
|input_data_TREADY       | out |    1|    axis    |  input_data_dest_V |    pointer   |
|input_data_TDEST        |  in |    1|    axis    |  input_data_dest_V |    pointer   |
|input_data_TKEEP        |  in |    2|    axis    |  input_data_keep_V |    pointer   |
|input_data_TSTRB        |  in |    2|    axis    |  input_data_strb_V |    pointer   |
|input_data_TUSER        |  in |    1|    axis    |  input_data_user_V |    pointer   |
|input_data_TLAST        |  in |    1|    axis    |  input_data_last_V |    pointer   |
|input_data_TID          |  in |    1|    axis    |   input_data_id_V  |    pointer   |
|output_data_TDATA       | out |   16|    axis    | output_data_data_V |    pointer   |
|output_data_TREADY      |  in |    1|    axis    | output_data_data_V |    pointer   |
|output_data_TVALID      | out |    1|    axis    | output_data_dest_V |    pointer   |
|output_data_TDEST       | out |    1|    axis    | output_data_dest_V |    pointer   |
|output_data_TKEEP       | out |    2|    axis    | output_data_keep_V |    pointer   |
|output_data_TSTRB       | out |    2|    axis    | output_data_strb_V |    pointer   |
|output_data_TUSER       | out |    1|    axis    | output_data_user_V |    pointer   |
|output_data_TLAST       | out |    1|    axis    | output_data_last_V |    pointer   |
|output_data_TID         | out |    1|    axis    |  output_data_id_V  |    pointer   |
+------------------------+-----+-----+------------+--------------------+--------------+

