{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572371964626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572371964632 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 14:59:24 2019 " "Processing started: Tue Oct 29 14:59:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572371964632 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371964632 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ldstr -c Ldstr " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ldstr -c Ldstr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371964632 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572371964931 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572371964931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfiletomasulo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfiletomasulo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFileTomasulo-RegFileTomasuloArq " "Found design unit 1: RegFileTomasulo-RegFileTomasuloArq" {  } { { "RegFileTomasulo.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/RegFileTomasulo.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572371972575 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFileTomasulo " "Found entity 1: RegFileTomasulo" {  } { { "RegFileTomasulo.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/RegFileTomasulo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572371972575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maptable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maptable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MapTable-MapTable " "Found design unit 1: MapTable-MapTable" {  } { { "MapTable.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/MapTable.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572371972577 ""} { "Info" "ISGN_ENTITY_NAME" "1 MapTable " "Found entity 1: MapTable" {  } { { "MapTable.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/MapTable.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572371972577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderldstr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderldstr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecoderLDSTR-DecoderLDSTR " "Found design unit 1: DecoderLDSTR-DecoderLDSTR" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572371972579 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecoderLDSTR " "Found entity 1: DecoderLDSTR" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572371972579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mem-Mem " "Found design unit 1: Mem-Mem" {  } { { "Mem.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Mem.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572371972582 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mem " "Found entity 1: Mem" {  } { { "Mem.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Mem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572371972582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldstrqueue.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ldstrqueue.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LdstrQueue-LdstrQueue " "Found design unit 1: LdstrQueue-LdstrQueue" {  } { { "LdstrQueue.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/LdstrQueue.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572371972584 ""} { "Info" "ISGN_ENTITY_NAME" "1 LdstrQueue " "Found entity 1: LdstrQueue" {  } { { "LdstrQueue.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/LdstrQueue.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572371972584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addermem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addermem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdderMem-AdderMem " "Found design unit 1: AdderMem-AdderMem" {  } { { "AdderMem.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/AdderMem.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572371972585 ""} { "Info" "ISGN_ENTITY_NAME" "1 AdderMem " "Found entity 1: AdderMem" {  } { { "AdderMem.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/AdderMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572371972585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldstr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ldstr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Ldstr " "Found entity 1: Ldstr" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572371972587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldstr_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ldstr_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ldstr_tb-bdf_type " "Found design unit 1: Ldstr_tb-bdf_type" {  } { { "ldstr_tb.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/ldstr_tb.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572371972589 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ldstr_tb " "Found entity 1: Ldstr_tb" {  } { { "ldstr_tb.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/ldstr_tb.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572371972589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972589 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ldstr " "Elaborating entity \"Ldstr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572371972618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderMem AdderMem:inst1 " "Elaborating entity \"AdderMem\" for hierarchy \"AdderMem:inst1\"" {  } { { "Ldstr.bdf" "inst1" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 32 968 1224 176 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572371972619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LdstrQueue LdstrQueue:inst " "Elaborating entity \"LdstrQueue\" for hierarchy \"LdstrQueue:inst\"" {  } { { "Ldstr.bdf" "inst" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 32 496 848 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572371972621 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "list_rs LdstrQueue.vhd(86) " "VHDL Process Statement warning at LdstrQueue.vhd(86): signal \"list_rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LdstrQueue.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/LdstrQueue.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572371972623 "|Ldstr|LdstrQueue:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "list_rs LdstrQueue.vhd(87) " "VHDL Process Statement warning at LdstrQueue.vhd(87): signal \"list_rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LdstrQueue.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/LdstrQueue.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572371972623 "|Ldstr|LdstrQueue:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "list_rs LdstrQueue.vhd(147) " "VHDL Process Statement warning at LdstrQueue.vhd(147): signal \"list_rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LdstrQueue.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/LdstrQueue.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572371972623 "|Ldstr|LdstrQueue:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "list_rs LdstrQueue.vhd(151) " "VHDL Process Statement warning at LdstrQueue.vhd(151): signal \"list_rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LdstrQueue.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/LdstrQueue.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572371972623 "|Ldstr|LdstrQueue:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "list_rs LdstrQueue.vhd(152) " "VHDL Process Statement warning at LdstrQueue.vhd(152): signal \"list_rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LdstrQueue.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/LdstrQueue.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572371972623 "|Ldstr|LdstrQueue:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderLDSTR DecoderLDSTR:inst3 " "Elaborating entity \"DecoderLDSTR\" for hierarchy \"DecoderLDSTR:inst3\"" {  } { { "Ldstr.bdf" "inst3" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 40 -256 96 280 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572371972624 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busyLDSTR DecoderLDSTR.vhd(83) " "VHDL Process Statement warning at DecoderLDSTR.vhd(83): signal \"busyLDSTR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572371972626 "|Ldstr|DecoderLDSTR:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load DecoderLDSTR.vhd(98) " "VHDL Process Statement warning at DecoderLDSTR.vhd(98): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572371972626 "|Ldstr|DecoderLDSTR:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction DecoderLDSTR.vhd(100) " "VHDL Process Statement warning at DecoderLDSTR.vhd(100): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572371972626 "|Ldstr|DecoderLDSTR:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction DecoderLDSTR.vhd(110) " "VHDL Process Statement warning at DecoderLDSTR.vhd(110): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572371972626 "|Ldstr|DecoderLDSTR:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction DecoderLDSTR.vhd(111) " "VHDL Process Statement warning at DecoderLDSTR.vhd(111): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572371972626 "|Ldstr|DecoderLDSTR:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction DecoderLDSTR.vhd(112) " "VHDL Process Statement warning at DecoderLDSTR.vhd(112): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572371972626 "|Ldstr|DecoderLDSTR:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction DecoderLDSTR.vhd(122) " "VHDL Process Statement warning at DecoderLDSTR.vhd(122): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572371972626 "|Ldstr|DecoderLDSTR:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction DecoderLDSTR.vhd(123) " "VHDL Process Statement warning at DecoderLDSTR.vhd(123): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572371972626 "|Ldstr|DecoderLDSTR:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction DecoderLDSTR.vhd(124) " "VHDL Process Statement warning at DecoderLDSTR.vhd(124): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572371972626 "|Ldstr|DecoderLDSTR:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction DecoderLDSTR.vhd(133) " "VHDL Process Statement warning at DecoderLDSTR.vhd(133): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572371972626 "|Ldstr|DecoderLDSTR:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction DecoderLDSTR.vhd(134) " "VHDL Process Statement warning at DecoderLDSTR.vhd(134): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572371972626 "|Ldstr|DecoderLDSTR:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction DecoderLDSTR.vhd(136) " "VHDL Process Statement warning at DecoderLDSTR.vhd(136): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572371972626 "|Ldstr|DecoderLDSTR:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction DecoderLDSTR.vhd(145) " "VHDL Process Statement warning at DecoderLDSTR.vhd(145): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572371972626 "|Ldstr|DecoderLDSTR:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction DecoderLDSTR.vhd(147) " "VHDL Process Statement warning at DecoderLDSTR.vhd(147): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572371972626 "|Ldstr|DecoderLDSTR:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction DecoderLDSTR.vhd(148) " "VHDL Process Statement warning at DecoderLDSTR.vhd(148): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572371972626 "|Ldstr|DecoderLDSTR:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busyLDSTR DecoderLDSTR.vhd(182) " "VHDL Process Statement warning at DecoderLDSTR.vhd(182): signal \"busyLDSTR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572371972626 "|Ldstr|DecoderLDSTR:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busyLDSTR DecoderLDSTR.vhd(200) " "VHDL Process Statement warning at DecoderLDSTR.vhd(200): signal \"busyLDSTR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572371972626 "|Ldstr|DecoderLDSTR:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rjFiles DecoderLDSTR.vhd(52) " "VHDL Process Statement warning at DecoderLDSTR.vhd(52): inferring latch(es) for signal or variable \"rjFiles\", which holds its previous value in one or more paths through the process" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572371972626 "|Ldstr|DecoderLDSTR:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rkFiles DecoderLDSTR.vhd(52) " "VHDL Process Statement warning at DecoderLDSTR.vhd(52): inferring latch(es) for signal or variable \"rkFiles\", which holds its previous value in one or more paths through the process" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572371972626 "|Ldstr|DecoderLDSTR:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "writeMapAddr DecoderLDSTR.vhd(52) " "VHDL Process Statement warning at DecoderLDSTR.vhd(52): inferring latch(es) for signal or variable \"writeMapAddr\", which holds its previous value in one or more paths through the process" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572371972626 "|Ldstr|DecoderLDSTR:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dt_address DecoderLDSTR.vhd(52) " "VHDL Process Statement warning at DecoderLDSTR.vhd(52): inferring latch(es) for signal or variable \"dt_address\", which holds its previous value in one or more paths through the process" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572371972626 "|Ldstr|DecoderLDSTR:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "writeMapRS DecoderLDSTR.vhd(52) " "VHDL Process Statement warning at DecoderLDSTR.vhd(52): inferring latch(es) for signal or variable \"writeMapRS\", which holds its previous value in one or more paths through the process" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572371972627 "|Ldstr|DecoderLDSTR:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "writeMapData DecoderLDSTR.vhd(52) " "VHDL Process Statement warning at DecoderLDSTR.vhd(52): inferring latch(es) for signal or variable \"writeMapData\", which holds its previous value in one or more paths through the process" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572371972627 "|Ldstr|DecoderLDSTR:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fuCodeOneHot DecoderLDSTR.vhd(52) " "VHDL Process Statement warning at DecoderLDSTR.vhd(52): inferring latch(es) for signal or variable \"fuCodeOneHot\", which holds its previous value in one or more paths through the process" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572371972627 "|Ldstr|DecoderLDSTR:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RSLineOneHot DecoderLDSTR.vhd(52) " "VHDL Process Statement warning at DecoderLDSTR.vhd(52): inferring latch(es) for signal or variable \"RSLineOneHot\", which holds its previous value in one or more paths through the process" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572371972627 "|Ldstr|DecoderLDSTR:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ldstr DecoderLDSTR.vhd(52) " "VHDL Process Statement warning at DecoderLDSTR.vhd(52): inferring latch(es) for signal or variable \"ldstr\", which holds its previous value in one or more paths through the process" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572371972627 "|Ldstr|DecoderLDSTR:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opCode DecoderLDSTR.vhd(52) " "VHDL Process Statement warning at DecoderLDSTR.vhd(52): inferring latch(es) for signal or variable \"opCode\", which holds its previous value in one or more paths through the process" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572371972627 "|Ldstr|DecoderLDSTR:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rsBusy DecoderLDSTR.vhd(52) " "VHDL Process Statement warning at DecoderLDSTR.vhd(52): inferring latch(es) for signal or variable \"rsBusy\", which holds its previous value in one or more paths through the process" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572371972627 "|Ldstr|DecoderLDSTR:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ind DecoderLDSTR.vhd(52) " "VHDL Process Statement warning at DecoderLDSTR.vhd(52): inferring latch(es) for signal or variable \"ind\", which holds its previous value in one or more paths through the process" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572371972627 "|Ldstr|DecoderLDSTR:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "n DecoderLDSTR.vhd(52) " "VHDL Process Statement warning at DecoderLDSTR.vhd(52): inferring latch(es) for signal or variable \"n\", which holds its previous value in one or more paths through the process" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572371972627 "|Ldstr|DecoderLDSTR:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dt_address_temp DecoderLDSTR.vhd(52) " "VHDL Process Statement warning at DecoderLDSTR.vhd(52): inferring latch(es) for signal or variable \"dt_address_temp\", which holds its previous value in one or more paths through the process" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572371972627 "|Ldstr|DecoderLDSTR:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fuID DecoderLDSTR.vhd(52) " "VHDL Process Statement warning at DecoderLDSTR.vhd(52): inferring latch(es) for signal or variable \"fuID\", which holds its previous value in one or more paths through the process" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572371972627 "|Ldstr|DecoderLDSTR:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lineId DecoderLDSTR.vhd(52) " "VHDL Process Statement warning at DecoderLDSTR.vhd(52): inferring latch(es) for signal or variable \"lineId\", which holds its previous value in one or more paths through the process" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572371972627 "|Ldstr|DecoderLDSTR:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "busy DecoderLDSTR.vhd(52) " "VHDL Process Statement warning at DecoderLDSTR.vhd(52): inferring latch(es) for signal or variable \"busy\", which holds its previous value in one or more paths through the process" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572371972627 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy DecoderLDSTR.vhd(52) " "Inferred latch for \"busy\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972627 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opCode\[0\] DecoderLDSTR.vhd(52) " "Inferred latch for \"opCode\[0\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972627 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opCode\[1\] DecoderLDSTR.vhd(52) " "Inferred latch for \"opCode\[1\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972627 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opCode\[2\] DecoderLDSTR.vhd(52) " "Inferred latch for \"opCode\[2\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972627 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opCode\[3\] DecoderLDSTR.vhd(52) " "Inferred latch for \"opCode\[3\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972627 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ldstr DecoderLDSTR.vhd(52) " "Inferred latch for \"ldstr\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972627 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RSLineOneHot\[0\] DecoderLDSTR.vhd(52) " "Inferred latch for \"RSLineOneHot\[0\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972627 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RSLineOneHot\[1\] DecoderLDSTR.vhd(52) " "Inferred latch for \"RSLineOneHot\[1\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972627 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RSLineOneHot\[2\] DecoderLDSTR.vhd(52) " "Inferred latch for \"RSLineOneHot\[2\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972627 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RSLineOneHot\[3\] DecoderLDSTR.vhd(52) " "Inferred latch for \"RSLineOneHot\[3\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972627 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RSLineOneHot\[4\] DecoderLDSTR.vhd(52) " "Inferred latch for \"RSLineOneHot\[4\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972627 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RSLineOneHot\[5\] DecoderLDSTR.vhd(52) " "Inferred latch for \"RSLineOneHot\[5\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972627 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fuCodeOneHot\[0\] DecoderLDSTR.vhd(52) " "Inferred latch for \"fuCodeOneHot\[0\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972627 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fuCodeOneHot\[1\] DecoderLDSTR.vhd(52) " "Inferred latch for \"fuCodeOneHot\[1\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972627 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fuCodeOneHot\[2\] DecoderLDSTR.vhd(52) " "Inferred latch for \"fuCodeOneHot\[2\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972627 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeMapData\[0\] DecoderLDSTR.vhd(52) " "Inferred latch for \"writeMapData\[0\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972627 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeMapData\[1\] DecoderLDSTR.vhd(52) " "Inferred latch for \"writeMapData\[1\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972628 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeMapData\[2\] DecoderLDSTR.vhd(52) " "Inferred latch for \"writeMapData\[2\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972628 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeMapRS DecoderLDSTR.vhd(52) " "Inferred latch for \"writeMapRS\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972628 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dt_address\[0\] DecoderLDSTR.vhd(52) " "Inferred latch for \"dt_address\[0\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972628 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dt_address\[1\] DecoderLDSTR.vhd(52) " "Inferred latch for \"dt_address\[1\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972628 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dt_address\[2\] DecoderLDSTR.vhd(52) " "Inferred latch for \"dt_address\[2\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972628 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dt_address\[3\] DecoderLDSTR.vhd(52) " "Inferred latch for \"dt_address\[3\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972628 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dt_address\[4\] DecoderLDSTR.vhd(52) " "Inferred latch for \"dt_address\[4\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972628 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dt_address\[5\] DecoderLDSTR.vhd(52) " "Inferred latch for \"dt_address\[5\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972628 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dt_address\[6\] DecoderLDSTR.vhd(52) " "Inferred latch for \"dt_address\[6\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972628 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dt_address\[7\] DecoderLDSTR.vhd(52) " "Inferred latch for \"dt_address\[7\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972628 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dt_address\[8\] DecoderLDSTR.vhd(52) " "Inferred latch for \"dt_address\[8\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972628 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeMapAddr\[0\] DecoderLDSTR.vhd(52) " "Inferred latch for \"writeMapAddr\[0\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972628 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeMapAddr\[1\] DecoderLDSTR.vhd(52) " "Inferred latch for \"writeMapAddr\[1\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972628 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeMapAddr\[2\] DecoderLDSTR.vhd(52) " "Inferred latch for \"writeMapAddr\[2\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972628 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeMapAddr\[3\] DecoderLDSTR.vhd(52) " "Inferred latch for \"writeMapAddr\[3\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972628 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeMapAddr\[4\] DecoderLDSTR.vhd(52) " "Inferred latch for \"writeMapAddr\[4\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972628 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rkFiles\[0\] DecoderLDSTR.vhd(52) " "Inferred latch for \"rkFiles\[0\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972628 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rkFiles\[1\] DecoderLDSTR.vhd(52) " "Inferred latch for \"rkFiles\[1\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972628 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rkFiles\[2\] DecoderLDSTR.vhd(52) " "Inferred latch for \"rkFiles\[2\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972628 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rkFiles\[3\] DecoderLDSTR.vhd(52) " "Inferred latch for \"rkFiles\[3\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972628 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rkFiles\[4\] DecoderLDSTR.vhd(52) " "Inferred latch for \"rkFiles\[4\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972628 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rjFiles\[0\] DecoderLDSTR.vhd(52) " "Inferred latch for \"rjFiles\[0\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972628 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rjFiles\[1\] DecoderLDSTR.vhd(52) " "Inferred latch for \"rjFiles\[1\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972628 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rjFiles\[2\] DecoderLDSTR.vhd(52) " "Inferred latch for \"rjFiles\[2\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972628 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rjFiles\[3\] DecoderLDSTR.vhd(52) " "Inferred latch for \"rjFiles\[3\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972628 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rjFiles\[4\] DecoderLDSTR.vhd(52) " "Inferred latch for \"rjFiles\[4\]\" at DecoderLDSTR.vhd(52)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972628 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lineId\[0\] DecoderLDSTR.vhd(84) " "Inferred latch for \"lineId\[0\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972628 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fuID\[0\] DecoderLDSTR.vhd(84) " "Inferred latch for \"fuID\[0\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972628 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fuID\[1\] DecoderLDSTR.vhd(84) " "Inferred latch for \"fuID\[1\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972628 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dt_address_temp\[0\] DecoderLDSTR.vhd(84) " "Inferred latch for \"dt_address_temp\[0\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972628 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dt_address_temp\[1\] DecoderLDSTR.vhd(84) " "Inferred latch for \"dt_address_temp\[1\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972628 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dt_address_temp\[2\] DecoderLDSTR.vhd(84) " "Inferred latch for \"dt_address_temp\[2\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972628 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dt_address_temp\[3\] DecoderLDSTR.vhd(84) " "Inferred latch for \"dt_address_temp\[3\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972628 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dt_address_temp\[4\] DecoderLDSTR.vhd(84) " "Inferred latch for \"dt_address_temp\[4\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972628 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dt_address_temp\[5\] DecoderLDSTR.vhd(84) " "Inferred latch for \"dt_address_temp\[5\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972629 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dt_address_temp\[6\] DecoderLDSTR.vhd(84) " "Inferred latch for \"dt_address_temp\[6\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972629 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dt_address_temp\[7\] DecoderLDSTR.vhd(84) " "Inferred latch for \"dt_address_temp\[7\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972629 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dt_address_temp\[8\] DecoderLDSTR.vhd(84) " "Inferred latch for \"dt_address_temp\[8\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972629 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[0\] DecoderLDSTR.vhd(84) " "Inferred latch for \"n\[0\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972629 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[1\] DecoderLDSTR.vhd(84) " "Inferred latch for \"n\[1\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972629 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[2\] DecoderLDSTR.vhd(84) " "Inferred latch for \"n\[2\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972629 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[3\] DecoderLDSTR.vhd(84) " "Inferred latch for \"n\[3\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972629 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[4\] DecoderLDSTR.vhd(84) " "Inferred latch for \"n\[4\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972629 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[5\] DecoderLDSTR.vhd(84) " "Inferred latch for \"n\[5\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972629 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[6\] DecoderLDSTR.vhd(84) " "Inferred latch for \"n\[6\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972629 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[7\] DecoderLDSTR.vhd(84) " "Inferred latch for \"n\[7\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972629 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[8\] DecoderLDSTR.vhd(84) " "Inferred latch for \"n\[8\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972629 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[9\] DecoderLDSTR.vhd(84) " "Inferred latch for \"n\[9\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972629 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[10\] DecoderLDSTR.vhd(84) " "Inferred latch for \"n\[10\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972629 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[11\] DecoderLDSTR.vhd(84) " "Inferred latch for \"n\[11\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972629 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[12\] DecoderLDSTR.vhd(84) " "Inferred latch for \"n\[12\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972629 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[13\] DecoderLDSTR.vhd(84) " "Inferred latch for \"n\[13\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972629 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[14\] DecoderLDSTR.vhd(84) " "Inferred latch for \"n\[14\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972629 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[15\] DecoderLDSTR.vhd(84) " "Inferred latch for \"n\[15\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972629 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[16\] DecoderLDSTR.vhd(84) " "Inferred latch for \"n\[16\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972629 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[17\] DecoderLDSTR.vhd(84) " "Inferred latch for \"n\[17\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972629 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[18\] DecoderLDSTR.vhd(84) " "Inferred latch for \"n\[18\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972629 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[19\] DecoderLDSTR.vhd(84) " "Inferred latch for \"n\[19\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972629 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[20\] DecoderLDSTR.vhd(84) " "Inferred latch for \"n\[20\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972629 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[21\] DecoderLDSTR.vhd(84) " "Inferred latch for \"n\[21\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972629 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[22\] DecoderLDSTR.vhd(84) " "Inferred latch for \"n\[22\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972629 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[23\] DecoderLDSTR.vhd(84) " "Inferred latch for \"n\[23\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972629 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[24\] DecoderLDSTR.vhd(84) " "Inferred latch for \"n\[24\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972629 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[25\] DecoderLDSTR.vhd(84) " "Inferred latch for \"n\[25\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972629 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[26\] DecoderLDSTR.vhd(84) " "Inferred latch for \"n\[26\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972629 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[27\] DecoderLDSTR.vhd(84) " "Inferred latch for \"n\[27\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972629 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[28\] DecoderLDSTR.vhd(84) " "Inferred latch for \"n\[28\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972630 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[29\] DecoderLDSTR.vhd(84) " "Inferred latch for \"n\[29\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972630 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[30\] DecoderLDSTR.vhd(84) " "Inferred latch for \"n\[30\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972630 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[31\] DecoderLDSTR.vhd(84) " "Inferred latch for \"n\[31\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972630 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[0\] DecoderLDSTR.vhd(84) " "Inferred latch for \"ind\[0\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972630 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[1\] DecoderLDSTR.vhd(84) " "Inferred latch for \"ind\[1\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972630 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[2\] DecoderLDSTR.vhd(84) " "Inferred latch for \"ind\[2\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972630 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[3\] DecoderLDSTR.vhd(84) " "Inferred latch for \"ind\[3\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972630 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[4\] DecoderLDSTR.vhd(84) " "Inferred latch for \"ind\[4\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972630 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[5\] DecoderLDSTR.vhd(84) " "Inferred latch for \"ind\[5\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972630 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[6\] DecoderLDSTR.vhd(84) " "Inferred latch for \"ind\[6\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972630 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[7\] DecoderLDSTR.vhd(84) " "Inferred latch for \"ind\[7\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972630 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[8\] DecoderLDSTR.vhd(84) " "Inferred latch for \"ind\[8\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972630 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[9\] DecoderLDSTR.vhd(84) " "Inferred latch for \"ind\[9\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972630 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[10\] DecoderLDSTR.vhd(84) " "Inferred latch for \"ind\[10\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972630 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[11\] DecoderLDSTR.vhd(84) " "Inferred latch for \"ind\[11\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972630 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[12\] DecoderLDSTR.vhd(84) " "Inferred latch for \"ind\[12\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972630 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[13\] DecoderLDSTR.vhd(84) " "Inferred latch for \"ind\[13\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972630 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[14\] DecoderLDSTR.vhd(84) " "Inferred latch for \"ind\[14\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972630 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[15\] DecoderLDSTR.vhd(84) " "Inferred latch for \"ind\[15\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972630 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[16\] DecoderLDSTR.vhd(84) " "Inferred latch for \"ind\[16\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972630 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[17\] DecoderLDSTR.vhd(84) " "Inferred latch for \"ind\[17\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972630 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[18\] DecoderLDSTR.vhd(84) " "Inferred latch for \"ind\[18\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972630 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[19\] DecoderLDSTR.vhd(84) " "Inferred latch for \"ind\[19\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972630 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[20\] DecoderLDSTR.vhd(84) " "Inferred latch for \"ind\[20\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972630 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[21\] DecoderLDSTR.vhd(84) " "Inferred latch for \"ind\[21\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972630 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[22\] DecoderLDSTR.vhd(84) " "Inferred latch for \"ind\[22\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972630 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[23\] DecoderLDSTR.vhd(84) " "Inferred latch for \"ind\[23\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972630 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[24\] DecoderLDSTR.vhd(84) " "Inferred latch for \"ind\[24\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972630 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[25\] DecoderLDSTR.vhd(84) " "Inferred latch for \"ind\[25\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972630 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[26\] DecoderLDSTR.vhd(84) " "Inferred latch for \"ind\[26\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972630 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[27\] DecoderLDSTR.vhd(84) " "Inferred latch for \"ind\[27\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972630 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[28\] DecoderLDSTR.vhd(84) " "Inferred latch for \"ind\[28\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972630 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[29\] DecoderLDSTR.vhd(84) " "Inferred latch for \"ind\[29\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972630 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[30\] DecoderLDSTR.vhd(84) " "Inferred latch for \"ind\[30\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972631 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[31\] DecoderLDSTR.vhd(84) " "Inferred latch for \"ind\[31\]\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972631 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsBusy DecoderLDSTR.vhd(84) " "Inferred latch for \"rsBusy\" at DecoderLDSTR.vhd(84)" {  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371972631 "|Ldstr|DecoderLDSTR:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem Mem:inst2 " "Elaborating entity \"Mem\" for hierarchy \"Mem:inst2\"" {  } { { "Ldstr.bdf" "inst2" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 32 1488 1752 176 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572371972631 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem Mem.vhd(58) " "VHDL Process Statement warning at Mem.vhd(58): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mem.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Mem.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572371972632 "|Ldstr|Mem:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr Mem.vhd(58) " "VHDL Process Statement warning at Mem.vhd(58): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mem.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Mem.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572371972632 "|Ldstr|Mem:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MapTable MapTable:inst5 " "Elaborating entity \"MapTable\" for hierarchy \"MapTable:inst5\"" {  } { { "Ldstr.bdf" "inst5" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 296 176 456 472 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572371972633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileTomasulo RegFileTomasulo:inst6 " "Elaborating entity \"RegFileTomasulo\" for hierarchy \"RegFileTomasulo:inst6\"" {  } { { "Ldstr.bdf" "inst6" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { -216 152 472 -40 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572371972634 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "escrita RegFileTomasulo.vhd(34) " "Verilog HDL or VHDL warning at RegFileTomasulo.vhd(34): object \"escrita\" assigned a value but never read" {  } { { "RegFileTomasulo.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/RegFileTomasulo.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572371972640 "|Ldstr|RegFileTomasulo:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lista_reg RegFileTomasulo.vhd(75) " "VHDL Process Statement warning at RegFileTomasulo.vhd(75): signal \"lista_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegFileTomasulo.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/RegFileTomasulo.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572371972640 "|Ldstr|RegFileTomasulo:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leitura1 RegFileTomasulo.vhd(75) " "VHDL Process Statement warning at RegFileTomasulo.vhd(75): signal \"leitura1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegFileTomasulo.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/RegFileTomasulo.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572371972640 "|Ldstr|RegFileTomasulo:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lista_reg RegFileTomasulo.vhd(76) " "VHDL Process Statement warning at RegFileTomasulo.vhd(76): signal \"lista_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegFileTomasulo.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/RegFileTomasulo.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572371972640 "|Ldstr|RegFileTomasulo:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leitura2 RegFileTomasulo.vhd(76) " "VHDL Process Statement warning at RegFileTomasulo.vhd(76): signal \"leitura2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegFileTomasulo.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/RegFileTomasulo.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572371972640 "|Ldstr|RegFileTomasulo:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lista_reg RegFileTomasulo.vhd(78) " "VHDL Process Statement warning at RegFileTomasulo.vhd(78): signal \"lista_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegFileTomasulo.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/RegFileTomasulo.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572371972640 "|Ldstr|RegFileTomasulo:inst6"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DecoderLDSTR:inst3\|rsBusy " "Latch DecoderLDSTR:inst3\|rsBusy has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_in\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_in\[31\]" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 120 -512 -344 136 "inst_in\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572371973273 ""}  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572371973273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DecoderLDSTR:inst3\|fuID\[1\] " "Latch DecoderLDSTR:inst3\|fuID\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_in\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_in\[31\]" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 120 -512 -344 136 "inst_in\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572371973273 ""}  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572371973273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DecoderLDSTR:inst3\|ind\[1\] " "Latch DecoderLDSTR:inst3\|ind\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_in\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_in\[31\]" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 120 -512 -344 136 "inst_in\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572371973273 ""}  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572371973273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DecoderLDSTR:inst3\|ind\[0\] " "Latch DecoderLDSTR:inst3\|ind\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_in\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_in\[31\]" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 120 -512 -344 136 "inst_in\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572371973273 ""}  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572371973273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DecoderLDSTR:inst3\|n\[1\] " "Latch DecoderLDSTR:inst3\|n\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_in\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_in\[31\]" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 120 -512 -344 136 "inst_in\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572371973273 ""}  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572371973273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DecoderLDSTR:inst3\|n\[0\] " "Latch DecoderLDSTR:inst3\|n\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_in\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_in\[31\]" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 120 -512 -344 136 "inst_in\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572371973273 ""}  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572371973273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DecoderLDSTR:inst3\|fuID\[0\] " "Latch DecoderLDSTR:inst3\|fuID\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_in\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_in\[31\]" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 120 -512 -344 136 "inst_in\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572371973273 ""}  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572371973273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DecoderLDSTR:inst3\|lineId\[0\] " "Latch DecoderLDSTR:inst3\|lineId\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LdstrQueue:inst\|list_rs\[0\]\[80\] " "Ports D and ENA on the latch are fed by the same signal LdstrQueue:inst\|list_rs\[0\]\[80\]" {  } { { "LdstrQueue.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/LdstrQueue.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572371973273 ""}  } { { "DecoderLDSTR.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572371973273 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572371973526 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "AdderMem:inst1\|counter\[31\] Low " "Register AdderMem:inst1\|counter\[31\] will power up to Low" {  } { { "AdderMem.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/AdderMem.vhd" 32 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1572371973639 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "AdderMem:inst1\|counter\[0\] Low " "Register AdderMem:inst1\|counter\[0\] will power up to Low" {  } { { "AdderMem.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/AdderMem.vhd" 32 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1572371973639 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LdstrQueue:inst\|point_read\[0\] High " "Register LdstrQueue:inst\|point_read\[0\] will power up to High" {  } { { "LdstrQueue.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/LdstrQueue.vhd" 72 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1572371973639 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Mem:inst2\|counter\[31\] Low " "Register Mem:inst2\|counter\[31\] will power up to Low" {  } { { "Mem.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Mem.vhd" 33 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1572371973639 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Mem:inst2\|counter\[0\] Low " "Register Mem:inst2\|counter\[0\] will power up to Low" {  } { { "Mem.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Mem.vhd" 33 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1572371973639 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "MapTable:inst5\|leitura1\[0\] Low " "Register MapTable:inst5\|leitura1\[0\] will power up to Low" {  } { { "MapTable.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/MapTable.vhd" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1572371973639 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "MapTable:inst5\|leitura2\[0\] Low " "Register MapTable:inst5\|leitura2\[0\] will power up to Low" {  } { { "MapTable.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/MapTable.vhd" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1572371973639 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "MapTable:inst5\|escrita\[0\] Low " "Register MapTable:inst5\|escrita\[0\] will power up to Low" {  } { { "MapTable.vhd" "" { Text "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/MapTable.vhd" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1572371973639 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1572371973639 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "597 " "597 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572371973835 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572371973975 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572371973975 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "53 " "Design contains 53 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_in\[11\] " "No output dependent on input pin \"inst_in\[11\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 120 -512 -344 136 "inst_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|inst_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst_in\[10\] " "No output dependent on input pin \"inst_in\[10\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 120 -512 -344 136 "inst_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|inst_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdb\[34\] " "No output dependent on input pin \"cdb\[34\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 200 224 392 216 "cdb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|cdb[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdb\[33\] " "No output dependent on input pin \"cdb\[33\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 200 224 392 216 "cdb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|cdb[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdb\[32\] " "No output dependent on input pin \"cdb\[32\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 200 224 392 216 "cdb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|cdb[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdb\[31\] " "No output dependent on input pin \"cdb\[31\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 200 224 392 216 "cdb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|cdb[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdb\[30\] " "No output dependent on input pin \"cdb\[30\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 200 224 392 216 "cdb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|cdb[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdb\[29\] " "No output dependent on input pin \"cdb\[29\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 200 224 392 216 "cdb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|cdb[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdb\[28\] " "No output dependent on input pin \"cdb\[28\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 200 224 392 216 "cdb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|cdb[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdb\[27\] " "No output dependent on input pin \"cdb\[27\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 200 224 392 216 "cdb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|cdb[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdb\[26\] " "No output dependent on input pin \"cdb\[26\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 200 224 392 216 "cdb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|cdb[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdb\[25\] " "No output dependent on input pin \"cdb\[25\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 200 224 392 216 "cdb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|cdb[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdb\[24\] " "No output dependent on input pin \"cdb\[24\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 200 224 392 216 "cdb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|cdb[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdb\[23\] " "No output dependent on input pin \"cdb\[23\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 200 224 392 216 "cdb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|cdb[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdb\[22\] " "No output dependent on input pin \"cdb\[22\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 200 224 392 216 "cdb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|cdb[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdb\[21\] " "No output dependent on input pin \"cdb\[21\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 200 224 392 216 "cdb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|cdb[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdb\[20\] " "No output dependent on input pin \"cdb\[20\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 200 224 392 216 "cdb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|cdb[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdb\[19\] " "No output dependent on input pin \"cdb\[19\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 200 224 392 216 "cdb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|cdb[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdb\[18\] " "No output dependent on input pin \"cdb\[18\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 200 224 392 216 "cdb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|cdb[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdb\[17\] " "No output dependent on input pin \"cdb\[17\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 200 224 392 216 "cdb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|cdb[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdb\[16\] " "No output dependent on input pin \"cdb\[16\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 200 224 392 216 "cdb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|cdb[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdb\[15\] " "No output dependent on input pin \"cdb\[15\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 200 224 392 216 "cdb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|cdb[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdb\[14\] " "No output dependent on input pin \"cdb\[14\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 200 224 392 216 "cdb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|cdb[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdb\[13\] " "No output dependent on input pin \"cdb\[13\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 200 224 392 216 "cdb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|cdb[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdb\[12\] " "No output dependent on input pin \"cdb\[12\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 200 224 392 216 "cdb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|cdb[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdb\[11\] " "No output dependent on input pin \"cdb\[11\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 200 224 392 216 "cdb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|cdb[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdb\[10\] " "No output dependent on input pin \"cdb\[10\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 200 224 392 216 "cdb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|cdb[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdb\[9\] " "No output dependent on input pin \"cdb\[9\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 200 224 392 216 "cdb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|cdb[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdb\[8\] " "No output dependent on input pin \"cdb\[8\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 200 224 392 216 "cdb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|cdb[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdb\[7\] " "No output dependent on input pin \"cdb\[7\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 200 224 392 216 "cdb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|cdb[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdb\[6\] " "No output dependent on input pin \"cdb\[6\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 200 224 392 216 "cdb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|cdb[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdb\[5\] " "No output dependent on input pin \"cdb\[5\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 200 224 392 216 "cdb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|cdb[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdb\[4\] " "No output dependent on input pin \"cdb\[4\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 200 224 392 216 "cdb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|cdb[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdb\[3\] " "No output dependent on input pin \"cdb\[3\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 200 224 392 216 "cdb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|cdb[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdb\[2\] " "No output dependent on input pin \"cdb\[2\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 200 224 392 216 "cdb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|cdb[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdb\[1\] " "No output dependent on input pin \"cdb\[1\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 200 224 392 216 "cdb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|cdb[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cdb\[0\] " "No output dependent on input pin \"cdb\[0\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { 200 224 392 216 "cdb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|cdb[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_write_data\[31\] " "No output dependent on input pin \"reg_write_data\[31\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { -112 -128 72 -96 "reg_write_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|reg_write_data[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_write_data\[30\] " "No output dependent on input pin \"reg_write_data\[30\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { -112 -128 72 -96 "reg_write_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|reg_write_data[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_write_data\[29\] " "No output dependent on input pin \"reg_write_data\[29\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { -112 -128 72 -96 "reg_write_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|reg_write_data[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_write_data\[28\] " "No output dependent on input pin \"reg_write_data\[28\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { -112 -128 72 -96 "reg_write_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|reg_write_data[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_write_data\[27\] " "No output dependent on input pin \"reg_write_data\[27\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { -112 -128 72 -96 "reg_write_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|reg_write_data[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_write_data\[26\] " "No output dependent on input pin \"reg_write_data\[26\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { -112 -128 72 -96 "reg_write_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|reg_write_data[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_write_data\[25\] " "No output dependent on input pin \"reg_write_data\[25\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { -112 -128 72 -96 "reg_write_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|reg_write_data[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_write_data\[24\] " "No output dependent on input pin \"reg_write_data\[24\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { -112 -128 72 -96 "reg_write_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|reg_write_data[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_write_data\[23\] " "No output dependent on input pin \"reg_write_data\[23\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { -112 -128 72 -96 "reg_write_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|reg_write_data[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_write_data\[22\] " "No output dependent on input pin \"reg_write_data\[22\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { -112 -128 72 -96 "reg_write_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|reg_write_data[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_write_data\[21\] " "No output dependent on input pin \"reg_write_data\[21\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { -112 -128 72 -96 "reg_write_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|reg_write_data[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_write_data\[20\] " "No output dependent on input pin \"reg_write_data\[20\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { -112 -128 72 -96 "reg_write_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|reg_write_data[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_write_data\[19\] " "No output dependent on input pin \"reg_write_data\[19\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { -112 -128 72 -96 "reg_write_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|reg_write_data[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_write_data\[18\] " "No output dependent on input pin \"reg_write_data\[18\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { -112 -128 72 -96 "reg_write_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|reg_write_data[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_write_data\[17\] " "No output dependent on input pin \"reg_write_data\[17\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { -112 -128 72 -96 "reg_write_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|reg_write_data[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_write_data\[16\] " "No output dependent on input pin \"reg_write_data\[16\]\"" {  } { { "Ldstr.bdf" "" { Schematic "C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Ldstr.bdf" { { -112 -128 72 -96 "reg_write_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572371974067 "|Ldstr|reg_write_data[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572371974067 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1366 " "Implemented 1366 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "110 " "Implemented 110 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572371974072 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572371974072 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1238 " "Implemented 1238 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572371974072 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572371974072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 127 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572371974091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 14:59:34 2019 " "Processing ended: Tue Oct 29 14:59:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572371974091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572371974091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572371974091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572371974091 ""}
