module register_controller(
			//INPUTS
			clock,
			rx_in,
			//OUTPUS
			tx_out,
			Byte_0,
			Byte_1,
			Byte_2,
			Byte_3,
			Byte_4,
			Byte_5
		
);

input clock;
input [7:0] rx_in;

output reg [7:0] tx_out;
output reg [3:0] Byte_0;
output reg [3:0] Byte_1;
output reg [3:0] Byte_2;
output reg [3:0] Byte_3;
output reg [3:0] Byte_4;
output reg [3:0] Byte_5;

reg [7:0] 	t_buffer;
reg [23:0]	displays;


initial t_buffer 	= 	7'b00000011;
initial displays	=	24'hfedcb2;

always @(posedge clock) begin
	
	
	tx_out <= t_buffer;
	Byte_0 <= displays[3:0];
	Byte_1 <= displays[7:4];
	Byte_2 <= displays[11:8];
	Byte_3 <= displays[15:12];
	Byte_4 <= displays[19:16];
	Byte_5 <= displays[23:20];

end

/*
assign Byte_0 = 4'b0001;
assign Byte_1 = 4'b0010;
assign tx_out = 7'b00000011;
*/

endmodule
