// Seed: 4281861055
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    input  wire id_0,
    input  wor  id_1,
    output wire id_2,
    output tri0 id_3,
    output wire id_4,
    input  tri0 id_5,
    input  tri1 id_6
);
  wire id_8;
  assign id_4 = id_5;
  tri1 id_9;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
  wire id_10;
  wire id_11;
  assign id_8 = id_11;
  final id_3 = id_9;
endmodule
