ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"cy_sysint.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.Cy_SysInt_SetVector,"ax",%progbits
  21              		.align	2
  22              		.global	Cy_SysInt_SetVector
  23              		.thumb
  24              		.thumb_func
  25              		.type	Cy_SysInt_SetVector, %function
  26              	Cy_SysInt_SetVector:
  27              	.LFB139:
  28              		.file 1 "Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\sysint\\cy_sysint.c"
   1:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \file  cy_sysint.c
   3:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \version 1.20
   4:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
   5:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief
   6:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Provides an API implementation of the SysInt driver.
   7:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
   8:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ********************************************************************************
   9:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \copyright
  10:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Copyright 2016-2018, Cypress Semiconductor Corporation. All rights reserved.
  11:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * You may use this file only in accordance with the license, terms, conditions,
  12:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * disclaimers, and limitations in the end user license agreement accompanying
  13:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * the software package with which this file was provided.
  14:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
  15:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  16:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** #include "cy_sysint.h"
  17:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  18:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  19:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
  20:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_Init
  21:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
  22:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  23:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Initializes the referenced interrupt by setting the priority and the
  24:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * interrupt vector.
  25:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  26:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Use the CMSIS core function NVIC_EnableIRQ(config.intrSrc) to enable the interrupt.
  27:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  28:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param config
  29:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Interrupt configuration structure
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 2


  30:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  31:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param userIsr
  32:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Address of the ISR
  33:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  34:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return 
  35:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Initialization status  
  36:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  37:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note The interrupt vector will be relocated only if the vector table was
  38:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * moved to __ramVectors in SRAM. Otherwise it is ignored.
  39:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  40:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
  41:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_Init
  42:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  43:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
  44:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_en_sysint_status_t Cy_SysInt_Init(const cy_stc_sysint_t* config, cy_israddress userIsr)
  45:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
  46:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_en_sysint_status_t status = CY_SYSINT_SUCCESS;
  47:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  48:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if(NULL != config)
  49:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
  50:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         CY_ASSERT_L3(CY_SYSINT_IS_PRIORITY_VALID(config->intrPriority));
  51:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  52:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         #if (CY_CPU_CORTEX_M0P)
  53:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             if (config->intrSrc > SysTick_IRQn)
  54:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             {
  55:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****                 Cy_SysInt_SetInterruptSource(config->intrSrc, config->cm0pSrc);
  56:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             }
  57:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             else
  58:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             {
  59:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****                 status = CY_SYSINT_BAD_PARAM;
  60:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             }
  61:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         #endif
  62:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         
  63:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         NVIC_SetPriority(config->intrSrc, config->intrPriority);
  64:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         
  65:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         /* Set the new vector only if it was moved to __ramVectors */
  66:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         if (SCB->VTOR == (uint32_t)&__ramVectors)
  67:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         {
  68:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             (void)Cy_SysInt_SetVector(config->intrSrc, userIsr);
  69:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         }
  70:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
  71:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     else
  72:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
  73:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         status = CY_SYSINT_BAD_PARAM;
  74:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
  75:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
  76:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return(status);
  77:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
  78:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  79:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  80:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** #if (CY_CPU_CORTEX_M0P) || defined (CY_DOXYGEN)
  81:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  82:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
  83:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_SetInterruptSource
  84:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
  85:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  86:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Configures the interrupt selection for the specified NVIC channel.
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 3


  87:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  88:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * To disconnect the interrupt source from the NVIC channel
  89:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * use the \ref Cy_SysInt_DisconnectInterruptSource.
  90:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  91:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param IRQn
  92:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * NVIC channel number connected to the CPU core.
  93:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  94:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param devIntrSrc
  95:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Device interrupt to be routed to the NVIC channel.
  96:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  97:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function is available for CM0+ core only.
  98:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  99:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 100:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_SetInterruptSource
 101:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 102:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 103:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** void Cy_SysInt_SetInterruptSource(IRQn_Type IRQn, cy_en_intr_t devIntrSrc)
 104:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {    
 105:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if (CY_CPUSS_V1)
 106:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 107:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         uint32_t regPos = ((uint32_t)IRQn >> CY_SYSINT_CM0P_MUX_SHIFT);
 108:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         if(0UL == (regPos & (uint32_t)~CY_SYSINT_MUX_REG_MSK))
 109:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         {
 110:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             uint32_t bitfield_Pos = (uint32_t)((uint32_t)IRQn - (uint32_t)(regPos << CY_SYSINT_CM0P
 111:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             uint32_t bitfield_Msk = (uint32_t)(CY_SYSINT_CM0P_MUX_MASK << bitfield_Pos);
 112:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             
 113:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             CY_REG32_CLR_SET(CPUSS_CM0_INT_CTL[regPos], bitfield, devIntrSrc);
 114:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         }
 115:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 116:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     else /* CPUSS_V2 */
 117:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 118:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         CY_ASSERT_L1(CY_CPUSS_DISCONNECTED_IRQN != devIntrSrc); /* Disconnection feature doesn't wo
 119:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 120:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         CPUSS_CM0_SYSTEM_INT_CTL[devIntrSrc] = _VAL2FLD(CPUSS_V2_CM0_SYSTEM_INT_CTL_CPU_INT_IDX, IR
 121:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****                                                       | CPUSS_V2_CM0_SYSTEM_INT_CTL_CPU_INT_VALID_M
 122:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 123:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 124:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 125:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 126:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 127:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_DisconnectInterruptSource
 128:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 129:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 130:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Disconnect the interrupt source from the specified NVIC channel.
 131:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 132:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param IRQn
 133:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * NVIC channel number connected to the CPU core.
 134:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * This parameter is ignored for devices using CPUSS_ver2.
 135:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 136:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param devIntrSrc
 137:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Device interrupt routed to the NVIC channel.
 138:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * This parameter is ignored for devices using CPUSS_ver1.
 139:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 140:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function is available for CM0+ core only.
 141:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 142:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 143:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_DisconnectInterruptSource
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 4


 144:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 145:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 146:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** void Cy_SysInt_DisconnectInterruptSource(IRQn_Type IRQn, cy_en_intr_t devIntrSrc)
 147:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 148:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if (CY_CPUSS_V1)
 149:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 150:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         Cy_SysInt_SetInterruptSource(IRQn, CY_CPUSS_DISCONNECTED_IRQN);
 151:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 152:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     else /* CPUSS_V2 */
 153:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 154:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         CPUSS_CM0_SYSTEM_INT_CTL[devIntrSrc] &= (uint32_t)~ CPUSS_V2_CM0_SYSTEM_INT_CTL_CPU_INT_VAL
 155:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 156:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 157:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 158:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 159:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 160:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_GetInterruptSource
 161:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 162:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 163:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Gets the interrupt source of the NVIC channel.
 164:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 165:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param IRQn
 166:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * NVIC channel number connected to the CPU core
 167:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 168:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return 
 169:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Device interrupt connected to the NVIC channel. A returned value of 
 170:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * "disconnected_IRQn" indicates that the interrupt source is disconnected.  
 171:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 172:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function is available for CM0+ core only.
 173:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 174:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function supports only devices using CPUSS_ver1. For all
 175:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * other devices, use the Cy_SysInt_GetNvicConnection() function.
 176:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 177:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 178:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_SetInterruptSource
 179:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 180:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 181:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_en_intr_t Cy_SysInt_GetInterruptSource(IRQn_Type IRQn)
 182:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 183:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t tempReg = CY_CPUSS_NOT_CONNECTED_IRQN;
 184:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 185:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if (CY_CPUSS_V1)
 186:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 187:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         uint32_t regPos  = ((uint32_t)IRQn >> CY_SYSINT_CM0P_MUX_SHIFT);
 188:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         if(0UL == (regPos & (uint32_t)~CY_SYSINT_MUX_REG_MSK))
 189:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         {
 190:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             uint32_t bitfield_Pos  = ((uint32_t)IRQn - (regPos <<  CY_SYSINT_CM0P_MUX_SHIFT)) <<  C
 191:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             uint32_t bitfield_Msk = (uint32_t)(CY_SYSINT_CM0P_MUX_MASK << bitfield_Pos);
 192:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         
 193:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = _FLD2VAL(bitfield, CPUSS_CM0_INT_CTL[regPos]);
 194:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         }
 195:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 196:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 197:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return ((cy_en_intr_t)tempReg);
 198:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 199:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 200:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 5


 201:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 202:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_GetNvicConnection
 203:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 204:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 205:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Gets the NVIC channel to which the interrupt source is connected.
 206:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 207:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param devIntrSrc
 208:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Device interrupt that is potentially connected to the NVIC channel.
 209:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 210:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return
 211:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * NVIC channel number connected to the CPU core. A returned value of
 212:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * "unconnected_IRQn" indicates that the interrupt source is disabled.
 213:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 214:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function is available for CM0+ core only.
 215:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 216:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function supports only devices using CPUSS_ver2 or higher.
 217:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 218:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 219:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_SetInterruptSource
 220:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 221:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 222:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** IRQn_Type Cy_SysInt_GetNvicConnection(cy_en_intr_t devIntrSrc)
 223:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 224:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t tempReg = CY_CPUSS_NOT_CONNECTED_IRQN;
 225:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 226:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if ((!CY_CPUSS_V1) && (CY_SYSINT_ENABLE == _FLD2VAL(CPUSS_V2_CM0_SYSTEM_INT_CTL_CPU_INT_VALID, 
 227:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 228:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         tempReg = _FLD2VAL(CPUSS_V2_CM0_SYSTEM_INT_CTL_CPU_INT_IDX, CPUSS_CM0_SYSTEM_INT_CTL[devInt
 229:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 230:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return ((IRQn_Type)tempReg);
 231:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 232:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 233:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 234:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 235:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_GetInterruptActive
 236:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 237:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 238:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Gets the highest priority active interrupt for the selected NVIC channel.
 239:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 240:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * The priority of the interrupt in a given channel is determined by the index
 241:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * value of the interrupt in the cy_en_intr_t enum. The lower the index, the 
 242:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * higher the priority. E.g. Consider a case where an interrupt source with value
 243:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * 29 and an interrupt source with value 46 both source the same NVIC channel. If
 244:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * both are active (triggered) at the same time, calling Cy_SysInt_GetInterruptActive()
 245:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * will return 29 as the active interrupt.
 246:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 247:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param IRQn
 248:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * NVIC channel number connected to the CPU core
 249:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 250:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return
 251:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Device interrupt connected to the NVIC channel. A returned value of 
 252:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * "disconnected_IRQn" indicates that there are no active (pending) interrupts 
 253:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * on this NVIC channel.  
 254:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 255:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function is available for CM0+ core only.
 256:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 257:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function supports only devices using CPUSS_ver2 or higher.
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 6


 258:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 259:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 260:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_GetInterruptActive
 261:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 262:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 263:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_en_intr_t Cy_SysInt_GetInterruptActive(IRQn_Type IRQn)
 264:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 265:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t tempReg = CY_CPUSS_NOT_CONNECTED_IRQN;
 266:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t locIdx = (uint32_t)IRQn & CY_SYSINT_INT_STATUS_MSK;
 267:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 268:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if ((!CY_CPUSS_V1) && (CY_SYSINT_ENABLE == _FLD2VAL(CPUSS_V2_CM0_INT0_STATUS_SYSTEM_INT_VALID, 
 269:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 270:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         tempReg = _FLD2VAL(CPUSS_V2_CM0_INT0_STATUS_SYSTEM_INT_IDX, CPUSS_CM0_INT_STATUS[locIdx]);
 271:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 272:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return (cy_en_intr_t)tempReg;
 273:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 274:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 275:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** #endif
 276:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 277:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 278:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 279:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_SetVector
 280:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 281:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 282:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Changes the ISR vector for the interrupt.
 283:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 284:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * This function relies on the assumption that the vector table is
 285:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * relocated to __ramVectors[RAM_VECTORS_SIZE] in SRAM. Otherwise it will
 286:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * return the address of the default ISR location in the flash vector table.
 287:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 288:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param IRQn
 289:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Interrupt source
 290:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 291:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param userIsr
 292:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Address of the ISR to set in the interrupt vector table
 293:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 294:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return
 295:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Previous address of the ISR in the interrupt vector table
 296:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 297:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note For CM0+, this function sets the interrupt vector for the interrupt
 298:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * channel on the NVIC.
 299:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 300:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 301:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_SetVector
 302:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 303:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 304:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_israddress Cy_SysInt_SetVector(IRQn_Type IRQn, cy_israddress userIsr)
 305:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
  29              		.loc 1 305 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              	.LVL0:
  34 0000 38B5     		push	{r3, r4, r5, lr}
  35              		.cfi_def_cfa_offset 16
  36              		.cfi_offset 3, -16
  37              		.cfi_offset 4, -12
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 7


  38              		.cfi_offset 5, -8
  39              		.cfi_offset 14, -4
 306:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_israddress prevIsr;
 307:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
 308:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     /* Set the new vector only if it was moved to __ramVectors */
 309:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if (SCB->VTOR == (uint32_t)&__ramVectors)
  40              		.loc 1 309 0
  41 0002 0D4B     		ldr	r3, .L6
  42 0004 9A68     		ldr	r2, [r3, #8]
  43 0006 0D4B     		ldr	r3, .L6+4
  44 0008 9A42     		cmp	r2, r3
  45 000a 0FD1     		bne	.L2
  46 000c 0D46     		mov	r5, r1
  47 000e 0446     		mov	r4, r0
 310:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 311:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         CY_ASSERT_L1(CY_SYSINT_IS_VECTOR_VALID(userIsr));
  48              		.loc 1 311 0
  49 0010 21B9     		cbnz	r1, .L3
  50              		.loc 1 311 0 is_stmt 0 discriminator 1
  51 0012 40F23711 		movw	r1, #311
  52              	.LVL1:
  53 0016 0A48     		ldr	r0, .L6+8
  54              	.LVL2:
  55 0018 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
  56              	.LVL3:
  57              	.L3:
 312:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 313:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         prevIsr = __ramVectors[CY_INT_IRQ_BASE + IRQn];
  58              		.loc 1 313 0 is_stmt 1
  59 001c 04F11003 		add	r3, r4, #16
  60 0020 064A     		ldr	r2, .L6+4
  61 0022 52F82300 		ldr	r0, [r2, r3, lsl #2]
  62              	.LVL4:
 314:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         __ramVectors[CY_INT_IRQ_BASE + IRQn] = userIsr;
  63              		.loc 1 314 0
  64 0026 42F82350 		str	r5, [r2, r3, lsl #2]
  65 002a 38BD     		pop	{r3, r4, r5, pc}
  66              	.LVL5:
  67              	.L2:
 315:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 316:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     else
 317:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 318:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         prevIsr = __Vectors[CY_INT_IRQ_BASE + IRQn];
  68              		.loc 1 318 0
  69 002c 1030     		adds	r0, r0, #16
  70              	.LVL6:
  71 002e 054B     		ldr	r3, .L6+12
  72 0030 53F82000 		ldr	r0, [r3, r0, lsl #2]
  73              	.LVL7:
 319:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 320:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 321:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return prevIsr;
 322:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
  74              		.loc 1 322 0
  75 0034 38BD     		pop	{r3, r4, r5, pc}
  76              	.L7:
  77 0036 00BF     		.align	2
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 8


  78              	.L6:
  79 0038 00ED00E0 		.word	-536810240
  80 003c 00000000 		.word	__ramVectors
  81 0040 00000000 		.word	.LC0
  82 0044 00000000 		.word	__Vectors
  83              		.cfi_endproc
  84              	.LFE139:
  85              		.size	Cy_SysInt_SetVector, .-Cy_SysInt_SetVector
  86              		.section	.text.Cy_SysInt_Init,"ax",%progbits
  87              		.align	2
  88              		.global	Cy_SysInt_Init
  89              		.thumb
  90              		.thumb_func
  91              		.type	Cy_SysInt_Init, %function
  92              	Cy_SysInt_Init:
  93              	.LFB138:
  45:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_en_sysint_status_t status = CY_SYSINT_SUCCESS;
  94              		.loc 1 45 0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 0
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98              	.LVL8:
  48:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
  99              		.loc 1 48 0
 100 0000 48B3     		cbz	r0, .L13
  45:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_en_sysint_status_t status = CY_SYSINT_SUCCESS;
 101              		.loc 1 45 0
 102 0002 38B5     		push	{r3, r4, r5, lr}
 103              		.cfi_def_cfa_offset 16
 104              		.cfi_offset 3, -16
 105              		.cfi_offset 4, -12
 106              		.cfi_offset 5, -8
 107              		.cfi_offset 14, -4
 108 0004 0446     		mov	r4, r0
 109 0006 0D46     		mov	r5, r1
  50:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 110              		.loc 1 50 0
 111 0008 4368     		ldr	r3, [r0, #4]
 112 000a 072B     		cmp	r3, #7
 113 000c 03D9     		bls	.L10
  50:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 114              		.loc 1 50 0 is_stmt 0 discriminator 1
 115 000e 3221     		movs	r1, #50
 116              	.LVL9:
 117 0010 1348     		ldr	r0, .L16
 118              	.LVL10:
 119 0012 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 120              	.LVL11:
 121              	.L10:
  63:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         
 122              		.loc 1 63 0 is_stmt 1
 123 0016 B4F90030 		ldrsh	r3, [r4]
 124 001a 6268     		ldr	r2, [r4, #4]
 125              	.LVL12:
 126              	.LBB4:
 127              	.LBB5:
 128              		.file 2 ".\\Core\\Include/core_cm4.h"
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 9


   1:.\Core\Include/core_cm4.h **** /**************************************************************************//**
   2:.\Core\Include/core_cm4.h ****  * @file     core_cm4.h
   3:.\Core\Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:.\Core\Include/core_cm4.h ****  * @version  V5.1.1
   5:.\Core\Include/core_cm4.h ****  * @date     27. March 2020
   6:.\Core\Include/core_cm4.h ****  ******************************************************************************/
   7:.\Core\Include/core_cm4.h **** /*
   8:.\Core\Include/core_cm4.h ****  * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
   9:.\Core\Include/core_cm4.h ****  *
  10:.\Core\Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.\Core\Include/core_cm4.h ****  *
  12:.\Core\Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.\Core\Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:.\Core\Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:.\Core\Include/core_cm4.h ****  *
  16:.\Core\Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.\Core\Include/core_cm4.h ****  *
  18:.\Core\Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.\Core\Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.\Core\Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.\Core\Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:.\Core\Include/core_cm4.h ****  * limitations under the License.
  23:.\Core\Include/core_cm4.h ****  */
  24:.\Core\Include/core_cm4.h **** 
  25:.\Core\Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:.\Core\Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:.\Core\Include/core_cm4.h **** #elif defined (__clang__)
  28:.\Core\Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:.\Core\Include/core_cm4.h **** #endif
  30:.\Core\Include/core_cm4.h **** 
  31:.\Core\Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:.\Core\Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:.\Core\Include/core_cm4.h **** 
  34:.\Core\Include/core_cm4.h **** #include <stdint.h>
  35:.\Core\Include/core_cm4.h **** 
  36:.\Core\Include/core_cm4.h **** #ifdef __cplusplus
  37:.\Core\Include/core_cm4.h ****  extern "C" {
  38:.\Core\Include/core_cm4.h **** #endif
  39:.\Core\Include/core_cm4.h **** 
  40:.\Core\Include/core_cm4.h **** /**
  41:.\Core\Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:.\Core\Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:.\Core\Include/core_cm4.h **** 
  44:.\Core\Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:.\Core\Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:.\Core\Include/core_cm4.h **** 
  47:.\Core\Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:.\Core\Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:.\Core\Include/core_cm4.h **** 
  50:.\Core\Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:.\Core\Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:.\Core\Include/core_cm4.h ****  */
  53:.\Core\Include/core_cm4.h **** 
  54:.\Core\Include/core_cm4.h **** 
  55:.\Core\Include/core_cm4.h **** /*******************************************************************************
  56:.\Core\Include/core_cm4.h ****  *                 CMSIS definitions
  57:.\Core\Include/core_cm4.h ****  ******************************************************************************/
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 10


  58:.\Core\Include/core_cm4.h **** /**
  59:.\Core\Include/core_cm4.h ****   \ingroup Cortex_M4
  60:.\Core\Include/core_cm4.h ****   @{
  61:.\Core\Include/core_cm4.h ****  */
  62:.\Core\Include/core_cm4.h **** 
  63:.\Core\Include/core_cm4.h **** #include "cmsis_version.h"
  64:.\Core\Include/core_cm4.h **** 
  65:.\Core\Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:.\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:.\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:.\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:.\Core\Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:.\Core\Include/core_cm4.h **** 
  71:.\Core\Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:.\Core\Include/core_cm4.h **** 
  73:.\Core\Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:.\Core\Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:.\Core\Include/core_cm4.h **** */
  76:.\Core\Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:.\Core\Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:.\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:.\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
  80:.\Core\Include/core_cm4.h ****     #else
  81:.\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:.\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
  83:.\Core\Include/core_cm4.h ****     #endif
  84:.\Core\Include/core_cm4.h ****   #else
  85:.\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
  86:.\Core\Include/core_cm4.h ****   #endif
  87:.\Core\Include/core_cm4.h **** 
  88:.\Core\Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:.\Core\Include/core_cm4.h ****   #if defined __ARM_FP
  90:.\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:.\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
  92:.\Core\Include/core_cm4.h ****     #else
  93:.\Core\Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:.\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
  95:.\Core\Include/core_cm4.h ****     #endif
  96:.\Core\Include/core_cm4.h ****   #else
  97:.\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
  98:.\Core\Include/core_cm4.h ****   #endif
  99:.\Core\Include/core_cm4.h **** 
 100:.\Core\Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:.\Core\Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:.\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:.\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 104:.\Core\Include/core_cm4.h ****     #else
 105:.\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:.\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 107:.\Core\Include/core_cm4.h ****     #endif
 108:.\Core\Include/core_cm4.h ****   #else
 109:.\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 110:.\Core\Include/core_cm4.h ****   #endif
 111:.\Core\Include/core_cm4.h **** 
 112:.\Core\Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:.\Core\Include/core_cm4.h ****   #if defined __ARMVFP__
 114:.\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 11


 115:.\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 116:.\Core\Include/core_cm4.h ****     #else
 117:.\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:.\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 119:.\Core\Include/core_cm4.h ****     #endif
 120:.\Core\Include/core_cm4.h ****   #else
 121:.\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 122:.\Core\Include/core_cm4.h ****   #endif
 123:.\Core\Include/core_cm4.h **** 
 124:.\Core\Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:.\Core\Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:.\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:.\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 128:.\Core\Include/core_cm4.h ****     #else
 129:.\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:.\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 131:.\Core\Include/core_cm4.h ****     #endif
 132:.\Core\Include/core_cm4.h ****   #else
 133:.\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 134:.\Core\Include/core_cm4.h ****   #endif
 135:.\Core\Include/core_cm4.h **** 
 136:.\Core\Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:.\Core\Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:.\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:.\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 140:.\Core\Include/core_cm4.h ****     #else
 141:.\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:.\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 143:.\Core\Include/core_cm4.h ****     #endif
 144:.\Core\Include/core_cm4.h ****   #else
 145:.\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 146:.\Core\Include/core_cm4.h ****   #endif
 147:.\Core\Include/core_cm4.h **** 
 148:.\Core\Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:.\Core\Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:.\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:.\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 152:.\Core\Include/core_cm4.h ****     #else
 153:.\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:.\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 155:.\Core\Include/core_cm4.h ****     #endif
 156:.\Core\Include/core_cm4.h ****   #else
 157:.\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 158:.\Core\Include/core_cm4.h ****   #endif
 159:.\Core\Include/core_cm4.h **** 
 160:.\Core\Include/core_cm4.h **** #endif
 161:.\Core\Include/core_cm4.h **** 
 162:.\Core\Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:.\Core\Include/core_cm4.h **** 
 164:.\Core\Include/core_cm4.h **** 
 165:.\Core\Include/core_cm4.h **** #ifdef __cplusplus
 166:.\Core\Include/core_cm4.h **** }
 167:.\Core\Include/core_cm4.h **** #endif
 168:.\Core\Include/core_cm4.h **** 
 169:.\Core\Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:.\Core\Include/core_cm4.h **** 
 171:.\Core\Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 12


 172:.\Core\Include/core_cm4.h **** 
 173:.\Core\Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:.\Core\Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:.\Core\Include/core_cm4.h **** 
 176:.\Core\Include/core_cm4.h **** #ifdef __cplusplus
 177:.\Core\Include/core_cm4.h ****  extern "C" {
 178:.\Core\Include/core_cm4.h **** #endif
 179:.\Core\Include/core_cm4.h **** 
 180:.\Core\Include/core_cm4.h **** /* check device defines and use defaults */
 181:.\Core\Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:.\Core\Include/core_cm4.h ****   #ifndef __CM4_REV
 183:.\Core\Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:.\Core\Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:.\Core\Include/core_cm4.h ****   #endif
 186:.\Core\Include/core_cm4.h **** 
 187:.\Core\Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:.\Core\Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:.\Core\Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:.\Core\Include/core_cm4.h ****   #endif
 191:.\Core\Include/core_cm4.h **** 
 192:.\Core\Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:.\Core\Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:.\Core\Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:.\Core\Include/core_cm4.h ****   #endif
 196:.\Core\Include/core_cm4.h **** 
 197:.\Core\Include/core_cm4.h ****   #ifndef __VTOR_PRESENT
 198:.\Core\Include/core_cm4.h ****     #define __VTOR_PRESENT             1U
 199:.\Core\Include/core_cm4.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 200:.\Core\Include/core_cm4.h ****   #endif
 201:.\Core\Include/core_cm4.h ****   
 202:.\Core\Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 203:.\Core\Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 204:.\Core\Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 205:.\Core\Include/core_cm4.h ****   #endif
 206:.\Core\Include/core_cm4.h **** 
 207:.\Core\Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 208:.\Core\Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 209:.\Core\Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 210:.\Core\Include/core_cm4.h ****   #endif
 211:.\Core\Include/core_cm4.h **** #endif
 212:.\Core\Include/core_cm4.h **** 
 213:.\Core\Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 214:.\Core\Include/core_cm4.h **** /**
 215:.\Core\Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 216:.\Core\Include/core_cm4.h **** 
 217:.\Core\Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 218:.\Core\Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 219:.\Core\Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 220:.\Core\Include/core_cm4.h **** */
 221:.\Core\Include/core_cm4.h **** #ifdef __cplusplus
 222:.\Core\Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 223:.\Core\Include/core_cm4.h **** #else
 224:.\Core\Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 225:.\Core\Include/core_cm4.h **** #endif
 226:.\Core\Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 227:.\Core\Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 228:.\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 13


 229:.\Core\Include/core_cm4.h **** /* following defines should be used for structure members */
 230:.\Core\Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 231:.\Core\Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 232:.\Core\Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 233:.\Core\Include/core_cm4.h **** 
 234:.\Core\Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 235:.\Core\Include/core_cm4.h **** 
 236:.\Core\Include/core_cm4.h **** 
 237:.\Core\Include/core_cm4.h **** 
 238:.\Core\Include/core_cm4.h **** /*******************************************************************************
 239:.\Core\Include/core_cm4.h ****  *                 Register Abstraction
 240:.\Core\Include/core_cm4.h ****   Core Register contain:
 241:.\Core\Include/core_cm4.h ****   - Core Register
 242:.\Core\Include/core_cm4.h ****   - Core NVIC Register
 243:.\Core\Include/core_cm4.h ****   - Core SCB Register
 244:.\Core\Include/core_cm4.h ****   - Core SysTick Register
 245:.\Core\Include/core_cm4.h ****   - Core Debug Register
 246:.\Core\Include/core_cm4.h ****   - Core MPU Register
 247:.\Core\Include/core_cm4.h ****   - Core FPU Register
 248:.\Core\Include/core_cm4.h ****  ******************************************************************************/
 249:.\Core\Include/core_cm4.h **** /**
 250:.\Core\Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 251:.\Core\Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 252:.\Core\Include/core_cm4.h **** */
 253:.\Core\Include/core_cm4.h **** 
 254:.\Core\Include/core_cm4.h **** /**
 255:.\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 256:.\Core\Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 257:.\Core\Include/core_cm4.h ****   \brief      Core Register type definitions.
 258:.\Core\Include/core_cm4.h ****   @{
 259:.\Core\Include/core_cm4.h ****  */
 260:.\Core\Include/core_cm4.h **** 
 261:.\Core\Include/core_cm4.h **** /**
 262:.\Core\Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 263:.\Core\Include/core_cm4.h ****  */
 264:.\Core\Include/core_cm4.h **** typedef union
 265:.\Core\Include/core_cm4.h **** {
 266:.\Core\Include/core_cm4.h ****   struct
 267:.\Core\Include/core_cm4.h ****   {
 268:.\Core\Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 269:.\Core\Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 270:.\Core\Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 271:.\Core\Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 272:.\Core\Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 273:.\Core\Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 274:.\Core\Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 275:.\Core\Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 276:.\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 277:.\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 278:.\Core\Include/core_cm4.h **** } APSR_Type;
 279:.\Core\Include/core_cm4.h **** 
 280:.\Core\Include/core_cm4.h **** /* APSR Register Definitions */
 281:.\Core\Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 282:.\Core\Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 283:.\Core\Include/core_cm4.h **** 
 284:.\Core\Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 285:.\Core\Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 14


 286:.\Core\Include/core_cm4.h **** 
 287:.\Core\Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 288:.\Core\Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 289:.\Core\Include/core_cm4.h **** 
 290:.\Core\Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 291:.\Core\Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 292:.\Core\Include/core_cm4.h **** 
 293:.\Core\Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 294:.\Core\Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 295:.\Core\Include/core_cm4.h **** 
 296:.\Core\Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 297:.\Core\Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 298:.\Core\Include/core_cm4.h **** 
 299:.\Core\Include/core_cm4.h **** 
 300:.\Core\Include/core_cm4.h **** /**
 301:.\Core\Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 302:.\Core\Include/core_cm4.h ****  */
 303:.\Core\Include/core_cm4.h **** typedef union
 304:.\Core\Include/core_cm4.h **** {
 305:.\Core\Include/core_cm4.h ****   struct
 306:.\Core\Include/core_cm4.h ****   {
 307:.\Core\Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 308:.\Core\Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 309:.\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 310:.\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 311:.\Core\Include/core_cm4.h **** } IPSR_Type;
 312:.\Core\Include/core_cm4.h **** 
 313:.\Core\Include/core_cm4.h **** /* IPSR Register Definitions */
 314:.\Core\Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 315:.\Core\Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 316:.\Core\Include/core_cm4.h **** 
 317:.\Core\Include/core_cm4.h **** 
 318:.\Core\Include/core_cm4.h **** /**
 319:.\Core\Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 320:.\Core\Include/core_cm4.h ****  */
 321:.\Core\Include/core_cm4.h **** typedef union
 322:.\Core\Include/core_cm4.h **** {
 323:.\Core\Include/core_cm4.h ****   struct
 324:.\Core\Include/core_cm4.h ****   {
 325:.\Core\Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 326:.\Core\Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 327:.\Core\Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 328:.\Core\Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 329:.\Core\Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 330:.\Core\Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 331:.\Core\Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 332:.\Core\Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 333:.\Core\Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 334:.\Core\Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 335:.\Core\Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 336:.\Core\Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 337:.\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 338:.\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 339:.\Core\Include/core_cm4.h **** } xPSR_Type;
 340:.\Core\Include/core_cm4.h **** 
 341:.\Core\Include/core_cm4.h **** /* xPSR Register Definitions */
 342:.\Core\Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 15


 343:.\Core\Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 344:.\Core\Include/core_cm4.h **** 
 345:.\Core\Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 346:.\Core\Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 347:.\Core\Include/core_cm4.h **** 
 348:.\Core\Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 349:.\Core\Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 350:.\Core\Include/core_cm4.h **** 
 351:.\Core\Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 352:.\Core\Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 353:.\Core\Include/core_cm4.h **** 
 354:.\Core\Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 355:.\Core\Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 356:.\Core\Include/core_cm4.h **** 
 357:.\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 358:.\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 359:.\Core\Include/core_cm4.h **** 
 360:.\Core\Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 361:.\Core\Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 362:.\Core\Include/core_cm4.h **** 
 363:.\Core\Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 364:.\Core\Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 365:.\Core\Include/core_cm4.h **** 
 366:.\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 367:.\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 368:.\Core\Include/core_cm4.h **** 
 369:.\Core\Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 370:.\Core\Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 371:.\Core\Include/core_cm4.h **** 
 372:.\Core\Include/core_cm4.h **** 
 373:.\Core\Include/core_cm4.h **** /**
 374:.\Core\Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 375:.\Core\Include/core_cm4.h ****  */
 376:.\Core\Include/core_cm4.h **** typedef union
 377:.\Core\Include/core_cm4.h **** {
 378:.\Core\Include/core_cm4.h ****   struct
 379:.\Core\Include/core_cm4.h ****   {
 380:.\Core\Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 381:.\Core\Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 382:.\Core\Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 383:.\Core\Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 384:.\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 385:.\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 386:.\Core\Include/core_cm4.h **** } CONTROL_Type;
 387:.\Core\Include/core_cm4.h **** 
 388:.\Core\Include/core_cm4.h **** /* CONTROL Register Definitions */
 389:.\Core\Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 390:.\Core\Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 391:.\Core\Include/core_cm4.h **** 
 392:.\Core\Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 393:.\Core\Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 394:.\Core\Include/core_cm4.h **** 
 395:.\Core\Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 396:.\Core\Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 397:.\Core\Include/core_cm4.h **** 
 398:.\Core\Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 399:.\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 16


 400:.\Core\Include/core_cm4.h **** 
 401:.\Core\Include/core_cm4.h **** /**
 402:.\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 403:.\Core\Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 404:.\Core\Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 405:.\Core\Include/core_cm4.h ****   @{
 406:.\Core\Include/core_cm4.h ****  */
 407:.\Core\Include/core_cm4.h **** 
 408:.\Core\Include/core_cm4.h **** /**
 409:.\Core\Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 410:.\Core\Include/core_cm4.h ****  */
 411:.\Core\Include/core_cm4.h **** typedef struct
 412:.\Core\Include/core_cm4.h **** {
 413:.\Core\Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 414:.\Core\Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 415:.\Core\Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 416:.\Core\Include/core_cm4.h ****         uint32_t RESERVED1[24U];
 417:.\Core\Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 418:.\Core\Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 419:.\Core\Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 420:.\Core\Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 421:.\Core\Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 422:.\Core\Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 423:.\Core\Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 424:.\Core\Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 425:.\Core\Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 426:.\Core\Include/core_cm4.h **** }  NVIC_Type;
 427:.\Core\Include/core_cm4.h **** 
 428:.\Core\Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 429:.\Core\Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 430:.\Core\Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 431:.\Core\Include/core_cm4.h **** 
 432:.\Core\Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 433:.\Core\Include/core_cm4.h **** 
 434:.\Core\Include/core_cm4.h **** 
 435:.\Core\Include/core_cm4.h **** /**
 436:.\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 437:.\Core\Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 438:.\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 439:.\Core\Include/core_cm4.h ****   @{
 440:.\Core\Include/core_cm4.h ****  */
 441:.\Core\Include/core_cm4.h **** 
 442:.\Core\Include/core_cm4.h **** /**
 443:.\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 444:.\Core\Include/core_cm4.h ****  */
 445:.\Core\Include/core_cm4.h **** typedef struct
 446:.\Core\Include/core_cm4.h **** {
 447:.\Core\Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 448:.\Core\Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 449:.\Core\Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 450:.\Core\Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 451:.\Core\Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 452:.\Core\Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 453:.\Core\Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 454:.\Core\Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 455:.\Core\Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 456:.\Core\Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 17


 457:.\Core\Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 458:.\Core\Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 459:.\Core\Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 460:.\Core\Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 461:.\Core\Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 462:.\Core\Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 463:.\Core\Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 464:.\Core\Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 465:.\Core\Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 466:.\Core\Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 467:.\Core\Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 468:.\Core\Include/core_cm4.h **** } SCB_Type;
 469:.\Core\Include/core_cm4.h **** 
 470:.\Core\Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 471:.\Core\Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 472:.\Core\Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 473:.\Core\Include/core_cm4.h **** 
 474:.\Core\Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 475:.\Core\Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 476:.\Core\Include/core_cm4.h **** 
 477:.\Core\Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 478:.\Core\Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 479:.\Core\Include/core_cm4.h **** 
 480:.\Core\Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 481:.\Core\Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 482:.\Core\Include/core_cm4.h **** 
 483:.\Core\Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 484:.\Core\Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 485:.\Core\Include/core_cm4.h **** 
 486:.\Core\Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 487:.\Core\Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 488:.\Core\Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 489:.\Core\Include/core_cm4.h **** 
 490:.\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 491:.\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 492:.\Core\Include/core_cm4.h **** 
 493:.\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 494:.\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 495:.\Core\Include/core_cm4.h **** 
 496:.\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 497:.\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 498:.\Core\Include/core_cm4.h **** 
 499:.\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 500:.\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 501:.\Core\Include/core_cm4.h **** 
 502:.\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 503:.\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 504:.\Core\Include/core_cm4.h **** 
 505:.\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 506:.\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 507:.\Core\Include/core_cm4.h **** 
 508:.\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 509:.\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 510:.\Core\Include/core_cm4.h **** 
 511:.\Core\Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 512:.\Core\Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 513:.\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 18


 514:.\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 515:.\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 516:.\Core\Include/core_cm4.h **** 
 517:.\Core\Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 518:.\Core\Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 519:.\Core\Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 520:.\Core\Include/core_cm4.h **** 
 521:.\Core\Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 522:.\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 523:.\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 524:.\Core\Include/core_cm4.h **** 
 525:.\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 526:.\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 527:.\Core\Include/core_cm4.h **** 
 528:.\Core\Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 529:.\Core\Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 530:.\Core\Include/core_cm4.h **** 
 531:.\Core\Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 532:.\Core\Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 533:.\Core\Include/core_cm4.h **** 
 534:.\Core\Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 535:.\Core\Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 536:.\Core\Include/core_cm4.h **** 
 537:.\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 538:.\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 539:.\Core\Include/core_cm4.h **** 
 540:.\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 541:.\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 542:.\Core\Include/core_cm4.h **** 
 543:.\Core\Include/core_cm4.h **** /* SCB System Control Register Definitions */
 544:.\Core\Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 545:.\Core\Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 546:.\Core\Include/core_cm4.h **** 
 547:.\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 548:.\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 549:.\Core\Include/core_cm4.h **** 
 550:.\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 551:.\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 552:.\Core\Include/core_cm4.h **** 
 553:.\Core\Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 554:.\Core\Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 555:.\Core\Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 556:.\Core\Include/core_cm4.h **** 
 557:.\Core\Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 558:.\Core\Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 559:.\Core\Include/core_cm4.h **** 
 560:.\Core\Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 561:.\Core\Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 562:.\Core\Include/core_cm4.h **** 
 563:.\Core\Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 564:.\Core\Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 565:.\Core\Include/core_cm4.h **** 
 566:.\Core\Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 567:.\Core\Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 568:.\Core\Include/core_cm4.h **** 
 569:.\Core\Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 570:.\Core\Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 19


 571:.\Core\Include/core_cm4.h **** 
 572:.\Core\Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 573:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 574:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 575:.\Core\Include/core_cm4.h **** 
 576:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 577:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 578:.\Core\Include/core_cm4.h **** 
 579:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 580:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 581:.\Core\Include/core_cm4.h **** 
 582:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 583:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 584:.\Core\Include/core_cm4.h **** 
 585:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 586:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 587:.\Core\Include/core_cm4.h **** 
 588:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 589:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 590:.\Core\Include/core_cm4.h **** 
 591:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 592:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 593:.\Core\Include/core_cm4.h **** 
 594:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 595:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 596:.\Core\Include/core_cm4.h **** 
 597:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 598:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 599:.\Core\Include/core_cm4.h **** 
 600:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 601:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 602:.\Core\Include/core_cm4.h **** 
 603:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 604:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 605:.\Core\Include/core_cm4.h **** 
 606:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 607:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 608:.\Core\Include/core_cm4.h **** 
 609:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 610:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 611:.\Core\Include/core_cm4.h **** 
 612:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 613:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 614:.\Core\Include/core_cm4.h **** 
 615:.\Core\Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 616:.\Core\Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 617:.\Core\Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 618:.\Core\Include/core_cm4.h **** 
 619:.\Core\Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 620:.\Core\Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 621:.\Core\Include/core_cm4.h **** 
 622:.\Core\Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 623:.\Core\Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 624:.\Core\Include/core_cm4.h **** 
 625:.\Core\Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 626:.\Core\Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 627:.\Core\Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 20


 628:.\Core\Include/core_cm4.h **** 
 629:.\Core\Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 630:.\Core\Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 631:.\Core\Include/core_cm4.h **** 
 632:.\Core\Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 633:.\Core\Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 634:.\Core\Include/core_cm4.h **** 
 635:.\Core\Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 636:.\Core\Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 637:.\Core\Include/core_cm4.h **** 
 638:.\Core\Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 639:.\Core\Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 640:.\Core\Include/core_cm4.h **** 
 641:.\Core\Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 642:.\Core\Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 643:.\Core\Include/core_cm4.h **** 
 644:.\Core\Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 645:.\Core\Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 646:.\Core\Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 647:.\Core\Include/core_cm4.h **** 
 648:.\Core\Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 649:.\Core\Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 650:.\Core\Include/core_cm4.h **** 
 651:.\Core\Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 652:.\Core\Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 653:.\Core\Include/core_cm4.h **** 
 654:.\Core\Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 655:.\Core\Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 656:.\Core\Include/core_cm4.h **** 
 657:.\Core\Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 658:.\Core\Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 659:.\Core\Include/core_cm4.h **** 
 660:.\Core\Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 661:.\Core\Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 662:.\Core\Include/core_cm4.h **** 
 663:.\Core\Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 664:.\Core\Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 665:.\Core\Include/core_cm4.h **** 
 666:.\Core\Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 667:.\Core\Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 668:.\Core\Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 669:.\Core\Include/core_cm4.h **** 
 670:.\Core\Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 671:.\Core\Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 672:.\Core\Include/core_cm4.h **** 
 673:.\Core\Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 674:.\Core\Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 675:.\Core\Include/core_cm4.h **** 
 676:.\Core\Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 677:.\Core\Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 678:.\Core\Include/core_cm4.h **** 
 679:.\Core\Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 680:.\Core\Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 681:.\Core\Include/core_cm4.h **** 
 682:.\Core\Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 683:.\Core\Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 684:.\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 21


 685:.\Core\Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 686:.\Core\Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 687:.\Core\Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 688:.\Core\Include/core_cm4.h **** 
 689:.\Core\Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 690:.\Core\Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 691:.\Core\Include/core_cm4.h **** 
 692:.\Core\Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 693:.\Core\Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 694:.\Core\Include/core_cm4.h **** 
 695:.\Core\Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 696:.\Core\Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 697:.\Core\Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 698:.\Core\Include/core_cm4.h **** 
 699:.\Core\Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 700:.\Core\Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 701:.\Core\Include/core_cm4.h **** 
 702:.\Core\Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 703:.\Core\Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 704:.\Core\Include/core_cm4.h **** 
 705:.\Core\Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 706:.\Core\Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 707:.\Core\Include/core_cm4.h **** 
 708:.\Core\Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 709:.\Core\Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 710:.\Core\Include/core_cm4.h **** 
 711:.\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 712:.\Core\Include/core_cm4.h **** 
 713:.\Core\Include/core_cm4.h **** 
 714:.\Core\Include/core_cm4.h **** /**
 715:.\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 716:.\Core\Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 717:.\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 718:.\Core\Include/core_cm4.h ****   @{
 719:.\Core\Include/core_cm4.h ****  */
 720:.\Core\Include/core_cm4.h **** 
 721:.\Core\Include/core_cm4.h **** /**
 722:.\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 723:.\Core\Include/core_cm4.h ****  */
 724:.\Core\Include/core_cm4.h **** typedef struct
 725:.\Core\Include/core_cm4.h **** {
 726:.\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 727:.\Core\Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 728:.\Core\Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 729:.\Core\Include/core_cm4.h **** } SCnSCB_Type;
 730:.\Core\Include/core_cm4.h **** 
 731:.\Core\Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 732:.\Core\Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 733:.\Core\Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 734:.\Core\Include/core_cm4.h **** 
 735:.\Core\Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 736:.\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 737:.\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 738:.\Core\Include/core_cm4.h **** 
 739:.\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 740:.\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 741:.\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 22


 742:.\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 743:.\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 744:.\Core\Include/core_cm4.h **** 
 745:.\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 746:.\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 747:.\Core\Include/core_cm4.h **** 
 748:.\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 749:.\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 750:.\Core\Include/core_cm4.h **** 
 751:.\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 752:.\Core\Include/core_cm4.h **** 
 753:.\Core\Include/core_cm4.h **** 
 754:.\Core\Include/core_cm4.h **** /**
 755:.\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 756:.\Core\Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 757:.\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 758:.\Core\Include/core_cm4.h ****   @{
 759:.\Core\Include/core_cm4.h ****  */
 760:.\Core\Include/core_cm4.h **** 
 761:.\Core\Include/core_cm4.h **** /**
 762:.\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 763:.\Core\Include/core_cm4.h ****  */
 764:.\Core\Include/core_cm4.h **** typedef struct
 765:.\Core\Include/core_cm4.h **** {
 766:.\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 767:.\Core\Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 768:.\Core\Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 769:.\Core\Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 770:.\Core\Include/core_cm4.h **** } SysTick_Type;
 771:.\Core\Include/core_cm4.h **** 
 772:.\Core\Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 773:.\Core\Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 774:.\Core\Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 775:.\Core\Include/core_cm4.h **** 
 776:.\Core\Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 777:.\Core\Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 778:.\Core\Include/core_cm4.h **** 
 779:.\Core\Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 780:.\Core\Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 781:.\Core\Include/core_cm4.h **** 
 782:.\Core\Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 783:.\Core\Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 784:.\Core\Include/core_cm4.h **** 
 785:.\Core\Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 786:.\Core\Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 787:.\Core\Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 788:.\Core\Include/core_cm4.h **** 
 789:.\Core\Include/core_cm4.h **** /* SysTick Current Register Definitions */
 790:.\Core\Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 791:.\Core\Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 792:.\Core\Include/core_cm4.h **** 
 793:.\Core\Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 794:.\Core\Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 795:.\Core\Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 796:.\Core\Include/core_cm4.h **** 
 797:.\Core\Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 798:.\Core\Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 23


 799:.\Core\Include/core_cm4.h **** 
 800:.\Core\Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 801:.\Core\Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 802:.\Core\Include/core_cm4.h **** 
 803:.\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 804:.\Core\Include/core_cm4.h **** 
 805:.\Core\Include/core_cm4.h **** 
 806:.\Core\Include/core_cm4.h **** /**
 807:.\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 808:.\Core\Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 809:.\Core\Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 810:.\Core\Include/core_cm4.h ****   @{
 811:.\Core\Include/core_cm4.h ****  */
 812:.\Core\Include/core_cm4.h **** 
 813:.\Core\Include/core_cm4.h **** /**
 814:.\Core\Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 815:.\Core\Include/core_cm4.h ****  */
 816:.\Core\Include/core_cm4.h **** typedef struct
 817:.\Core\Include/core_cm4.h **** {
 818:.\Core\Include/core_cm4.h ****   __OM  union
 819:.\Core\Include/core_cm4.h ****   {
 820:.\Core\Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 821:.\Core\Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 822:.\Core\Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 823:.\Core\Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 824:.\Core\Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 825:.\Core\Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 826:.\Core\Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 827:.\Core\Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 828:.\Core\Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 829:.\Core\Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 830:.\Core\Include/core_cm4.h ****         uint32_t RESERVED3[32U];
 831:.\Core\Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 832:.\Core\Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 833:.\Core\Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 834:.\Core\Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 835:.\Core\Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 836:.\Core\Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 837:.\Core\Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 838:.\Core\Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 839:.\Core\Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 840:.\Core\Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 841:.\Core\Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 842:.\Core\Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 843:.\Core\Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 844:.\Core\Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 845:.\Core\Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 846:.\Core\Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 847:.\Core\Include/core_cm4.h **** } ITM_Type;
 848:.\Core\Include/core_cm4.h **** 
 849:.\Core\Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 850:.\Core\Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 851:.\Core\Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 852:.\Core\Include/core_cm4.h **** 
 853:.\Core\Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 854:.\Core\Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 855:.\Core\Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 24


 856:.\Core\Include/core_cm4.h **** 
 857:.\Core\Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 858:.\Core\Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 859:.\Core\Include/core_cm4.h **** 
 860:.\Core\Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 861:.\Core\Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 862:.\Core\Include/core_cm4.h **** 
 863:.\Core\Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 864:.\Core\Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 865:.\Core\Include/core_cm4.h **** 
 866:.\Core\Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 867:.\Core\Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 868:.\Core\Include/core_cm4.h **** 
 869:.\Core\Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 870:.\Core\Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 871:.\Core\Include/core_cm4.h **** 
 872:.\Core\Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 873:.\Core\Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 874:.\Core\Include/core_cm4.h **** 
 875:.\Core\Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 876:.\Core\Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 877:.\Core\Include/core_cm4.h **** 
 878:.\Core\Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 879:.\Core\Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 880:.\Core\Include/core_cm4.h **** 
 881:.\Core\Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 882:.\Core\Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 883:.\Core\Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 884:.\Core\Include/core_cm4.h **** 
 885:.\Core\Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 886:.\Core\Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 887:.\Core\Include/core_cm4.h **** 
 888:.\Core\Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 889:.\Core\Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 890:.\Core\Include/core_cm4.h **** 
 891:.\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 892:.\Core\Include/core_cm4.h **** 
 893:.\Core\Include/core_cm4.h **** 
 894:.\Core\Include/core_cm4.h **** /**
 895:.\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 896:.\Core\Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 897:.\Core\Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 898:.\Core\Include/core_cm4.h ****   @{
 899:.\Core\Include/core_cm4.h ****  */
 900:.\Core\Include/core_cm4.h **** 
 901:.\Core\Include/core_cm4.h **** /**
 902:.\Core\Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 903:.\Core\Include/core_cm4.h ****  */
 904:.\Core\Include/core_cm4.h **** typedef struct
 905:.\Core\Include/core_cm4.h **** {
 906:.\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 907:.\Core\Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 908:.\Core\Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 909:.\Core\Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 910:.\Core\Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 911:.\Core\Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 912:.\Core\Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 25


 913:.\Core\Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 914:.\Core\Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 915:.\Core\Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 916:.\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 917:.\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 918:.\Core\Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 919:.\Core\Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 920:.\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 921:.\Core\Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 922:.\Core\Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 923:.\Core\Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 924:.\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 925:.\Core\Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 926:.\Core\Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 927:.\Core\Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 928:.\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 929:.\Core\Include/core_cm4.h **** } DWT_Type;
 930:.\Core\Include/core_cm4.h **** 
 931:.\Core\Include/core_cm4.h **** /* DWT Control Register Definitions */
 932:.\Core\Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 933:.\Core\Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 934:.\Core\Include/core_cm4.h **** 
 935:.\Core\Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 936:.\Core\Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 937:.\Core\Include/core_cm4.h **** 
 938:.\Core\Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 939:.\Core\Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 940:.\Core\Include/core_cm4.h **** 
 941:.\Core\Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 942:.\Core\Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 943:.\Core\Include/core_cm4.h **** 
 944:.\Core\Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 945:.\Core\Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 946:.\Core\Include/core_cm4.h **** 
 947:.\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 948:.\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 949:.\Core\Include/core_cm4.h **** 
 950:.\Core\Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 951:.\Core\Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 952:.\Core\Include/core_cm4.h **** 
 953:.\Core\Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 954:.\Core\Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 955:.\Core\Include/core_cm4.h **** 
 956:.\Core\Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 957:.\Core\Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 958:.\Core\Include/core_cm4.h **** 
 959:.\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 960:.\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 961:.\Core\Include/core_cm4.h **** 
 962:.\Core\Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 963:.\Core\Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 964:.\Core\Include/core_cm4.h **** 
 965:.\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 966:.\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 967:.\Core\Include/core_cm4.h **** 
 968:.\Core\Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 969:.\Core\Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 26


 970:.\Core\Include/core_cm4.h **** 
 971:.\Core\Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 972:.\Core\Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 973:.\Core\Include/core_cm4.h **** 
 974:.\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 975:.\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 976:.\Core\Include/core_cm4.h **** 
 977:.\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 978:.\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 979:.\Core\Include/core_cm4.h **** 
 980:.\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 981:.\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 982:.\Core\Include/core_cm4.h **** 
 983:.\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 984:.\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 985:.\Core\Include/core_cm4.h **** 
 986:.\Core\Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 987:.\Core\Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 988:.\Core\Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 989:.\Core\Include/core_cm4.h **** 
 990:.\Core\Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 991:.\Core\Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 992:.\Core\Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 993:.\Core\Include/core_cm4.h **** 
 994:.\Core\Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 995:.\Core\Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 996:.\Core\Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 997:.\Core\Include/core_cm4.h **** 
 998:.\Core\Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
 999:.\Core\Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1000:.\Core\Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1001:.\Core\Include/core_cm4.h **** 
1002:.\Core\Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1003:.\Core\Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1004:.\Core\Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1005:.\Core\Include/core_cm4.h **** 
1006:.\Core\Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1007:.\Core\Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1008:.\Core\Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1009:.\Core\Include/core_cm4.h **** 
1010:.\Core\Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1011:.\Core\Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1012:.\Core\Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1013:.\Core\Include/core_cm4.h **** 
1014:.\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1015:.\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1016:.\Core\Include/core_cm4.h **** 
1017:.\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1018:.\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1019:.\Core\Include/core_cm4.h **** 
1020:.\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1021:.\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1022:.\Core\Include/core_cm4.h **** 
1023:.\Core\Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1024:.\Core\Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1025:.\Core\Include/core_cm4.h **** 
1026:.\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 27


1027:.\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1028:.\Core\Include/core_cm4.h **** 
1029:.\Core\Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1030:.\Core\Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1031:.\Core\Include/core_cm4.h **** 
1032:.\Core\Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1033:.\Core\Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1034:.\Core\Include/core_cm4.h **** 
1035:.\Core\Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1036:.\Core\Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1037:.\Core\Include/core_cm4.h **** 
1038:.\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1039:.\Core\Include/core_cm4.h **** 
1040:.\Core\Include/core_cm4.h **** 
1041:.\Core\Include/core_cm4.h **** /**
1042:.\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1043:.\Core\Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1044:.\Core\Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1045:.\Core\Include/core_cm4.h ****   @{
1046:.\Core\Include/core_cm4.h ****  */
1047:.\Core\Include/core_cm4.h **** 
1048:.\Core\Include/core_cm4.h **** /**
1049:.\Core\Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1050:.\Core\Include/core_cm4.h ****  */
1051:.\Core\Include/core_cm4.h **** typedef struct
1052:.\Core\Include/core_cm4.h **** {
1053:.\Core\Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1054:.\Core\Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1055:.\Core\Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1056:.\Core\Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1057:.\Core\Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1058:.\Core\Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1059:.\Core\Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1060:.\Core\Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1061:.\Core\Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1062:.\Core\Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1063:.\Core\Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1064:.\Core\Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1065:.\Core\Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1066:.\Core\Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1067:.\Core\Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1068:.\Core\Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1069:.\Core\Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1070:.\Core\Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1071:.\Core\Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1072:.\Core\Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1073:.\Core\Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1074:.\Core\Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1075:.\Core\Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1076:.\Core\Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1077:.\Core\Include/core_cm4.h **** } TPI_Type;
1078:.\Core\Include/core_cm4.h **** 
1079:.\Core\Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1080:.\Core\Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1081:.\Core\Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1082:.\Core\Include/core_cm4.h **** 
1083:.\Core\Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 28


1084:.\Core\Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1085:.\Core\Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1086:.\Core\Include/core_cm4.h **** 
1087:.\Core\Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1088:.\Core\Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1089:.\Core\Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1090:.\Core\Include/core_cm4.h **** 
1091:.\Core\Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1092:.\Core\Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1093:.\Core\Include/core_cm4.h **** 
1094:.\Core\Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1095:.\Core\Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1096:.\Core\Include/core_cm4.h **** 
1097:.\Core\Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1098:.\Core\Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1099:.\Core\Include/core_cm4.h **** 
1100:.\Core\Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1101:.\Core\Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1102:.\Core\Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1103:.\Core\Include/core_cm4.h **** 
1104:.\Core\Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1105:.\Core\Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1106:.\Core\Include/core_cm4.h **** 
1107:.\Core\Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1108:.\Core\Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1109:.\Core\Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1110:.\Core\Include/core_cm4.h **** 
1111:.\Core\Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1112:.\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1113:.\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1114:.\Core\Include/core_cm4.h **** 
1115:.\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1116:.\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1117:.\Core\Include/core_cm4.h **** 
1118:.\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1119:.\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1120:.\Core\Include/core_cm4.h **** 
1121:.\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1122:.\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1123:.\Core\Include/core_cm4.h **** 
1124:.\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1125:.\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1126:.\Core\Include/core_cm4.h **** 
1127:.\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1128:.\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1129:.\Core\Include/core_cm4.h **** 
1130:.\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1131:.\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1132:.\Core\Include/core_cm4.h **** 
1133:.\Core\Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1134:.\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1135:.\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1136:.\Core\Include/core_cm4.h **** 
1137:.\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1138:.\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1139:.\Core\Include/core_cm4.h **** 
1140:.\Core\Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 29


1141:.\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1142:.\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1143:.\Core\Include/core_cm4.h **** 
1144:.\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1145:.\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1146:.\Core\Include/core_cm4.h **** 
1147:.\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1148:.\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1149:.\Core\Include/core_cm4.h **** 
1150:.\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1151:.\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1152:.\Core\Include/core_cm4.h **** 
1153:.\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1154:.\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1155:.\Core\Include/core_cm4.h **** 
1156:.\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1157:.\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1158:.\Core\Include/core_cm4.h **** 
1159:.\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1160:.\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1161:.\Core\Include/core_cm4.h **** 
1162:.\Core\Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1163:.\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1164:.\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1165:.\Core\Include/core_cm4.h **** 
1166:.\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1167:.\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1168:.\Core\Include/core_cm4.h **** 
1169:.\Core\Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1170:.\Core\Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1171:.\Core\Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1172:.\Core\Include/core_cm4.h **** 
1173:.\Core\Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1174:.\Core\Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1175:.\Core\Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1176:.\Core\Include/core_cm4.h **** 
1177:.\Core\Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1178:.\Core\Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1179:.\Core\Include/core_cm4.h **** 
1180:.\Core\Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1181:.\Core\Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1182:.\Core\Include/core_cm4.h **** 
1183:.\Core\Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1184:.\Core\Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1185:.\Core\Include/core_cm4.h **** 
1186:.\Core\Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1187:.\Core\Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1188:.\Core\Include/core_cm4.h **** 
1189:.\Core\Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1190:.\Core\Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1191:.\Core\Include/core_cm4.h **** 
1192:.\Core\Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1193:.\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1194:.\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1195:.\Core\Include/core_cm4.h **** 
1196:.\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1197:.\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 30


1198:.\Core\Include/core_cm4.h **** 
1199:.\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1200:.\Core\Include/core_cm4.h **** 
1201:.\Core\Include/core_cm4.h **** 
1202:.\Core\Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1203:.\Core\Include/core_cm4.h **** /**
1204:.\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1205:.\Core\Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1206:.\Core\Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1207:.\Core\Include/core_cm4.h ****   @{
1208:.\Core\Include/core_cm4.h ****  */
1209:.\Core\Include/core_cm4.h **** 
1210:.\Core\Include/core_cm4.h **** /**
1211:.\Core\Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1212:.\Core\Include/core_cm4.h ****  */
1213:.\Core\Include/core_cm4.h **** typedef struct
1214:.\Core\Include/core_cm4.h **** {
1215:.\Core\Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1216:.\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1217:.\Core\Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1218:.\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1219:.\Core\Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1220:.\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1221:.\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1222:.\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1223:.\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1224:.\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1225:.\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1226:.\Core\Include/core_cm4.h **** } MPU_Type;
1227:.\Core\Include/core_cm4.h **** 
1228:.\Core\Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1229:.\Core\Include/core_cm4.h **** 
1230:.\Core\Include/core_cm4.h **** /* MPU Type Register Definitions */
1231:.\Core\Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:.\Core\Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:.\Core\Include/core_cm4.h **** 
1234:.\Core\Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:.\Core\Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:.\Core\Include/core_cm4.h **** 
1237:.\Core\Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:.\Core\Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:.\Core\Include/core_cm4.h **** 
1240:.\Core\Include/core_cm4.h **** /* MPU Control Register Definitions */
1241:.\Core\Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:.\Core\Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:.\Core\Include/core_cm4.h **** 
1244:.\Core\Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:.\Core\Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:.\Core\Include/core_cm4.h **** 
1247:.\Core\Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:.\Core\Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:.\Core\Include/core_cm4.h **** 
1250:.\Core\Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:.\Core\Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:.\Core\Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:.\Core\Include/core_cm4.h **** 
1254:.\Core\Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 31


1255:.\Core\Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:.\Core\Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:.\Core\Include/core_cm4.h **** 
1258:.\Core\Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:.\Core\Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:.\Core\Include/core_cm4.h **** 
1261:.\Core\Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:.\Core\Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:.\Core\Include/core_cm4.h **** 
1264:.\Core\Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:.\Core\Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:.\Core\Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:.\Core\Include/core_cm4.h **** 
1268:.\Core\Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:.\Core\Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:.\Core\Include/core_cm4.h **** 
1271:.\Core\Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:.\Core\Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:.\Core\Include/core_cm4.h **** 
1274:.\Core\Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:.\Core\Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:.\Core\Include/core_cm4.h **** 
1277:.\Core\Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:.\Core\Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:.\Core\Include/core_cm4.h **** 
1280:.\Core\Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:.\Core\Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:.\Core\Include/core_cm4.h **** 
1283:.\Core\Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:.\Core\Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:.\Core\Include/core_cm4.h **** 
1286:.\Core\Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:.\Core\Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:.\Core\Include/core_cm4.h **** 
1289:.\Core\Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:.\Core\Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:.\Core\Include/core_cm4.h **** 
1292:.\Core\Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:.\Core\Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:.\Core\Include/core_cm4.h **** 
1295:.\Core\Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:.\Core\Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:.\Core\Include/core_cm4.h **** 
1298:.\Core\Include/core_cm4.h **** 
1299:.\Core\Include/core_cm4.h **** /**
1300:.\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:.\Core\Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:.\Core\Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:.\Core\Include/core_cm4.h ****   @{
1304:.\Core\Include/core_cm4.h ****  */
1305:.\Core\Include/core_cm4.h **** 
1306:.\Core\Include/core_cm4.h **** /**
1307:.\Core\Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:.\Core\Include/core_cm4.h ****  */
1309:.\Core\Include/core_cm4.h **** typedef struct
1310:.\Core\Include/core_cm4.h **** {
1311:.\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 32


1312:.\Core\Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:.\Core\Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:.\Core\Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:.\Core\Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:.\Core\Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:.\Core\Include/core_cm4.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1318:.\Core\Include/core_cm4.h **** } FPU_Type;
1319:.\Core\Include/core_cm4.h **** 
1320:.\Core\Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1321:.\Core\Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1322:.\Core\Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1323:.\Core\Include/core_cm4.h **** 
1324:.\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1325:.\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1326:.\Core\Include/core_cm4.h **** 
1327:.\Core\Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1328:.\Core\Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1329:.\Core\Include/core_cm4.h **** 
1330:.\Core\Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1331:.\Core\Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1332:.\Core\Include/core_cm4.h **** 
1333:.\Core\Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1334:.\Core\Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1335:.\Core\Include/core_cm4.h **** 
1336:.\Core\Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1337:.\Core\Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1338:.\Core\Include/core_cm4.h **** 
1339:.\Core\Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1340:.\Core\Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1341:.\Core\Include/core_cm4.h **** 
1342:.\Core\Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1343:.\Core\Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1344:.\Core\Include/core_cm4.h **** 
1345:.\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1346:.\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1347:.\Core\Include/core_cm4.h **** 
1348:.\Core\Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1349:.\Core\Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1350:.\Core\Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1351:.\Core\Include/core_cm4.h **** 
1352:.\Core\Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1353:.\Core\Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1354:.\Core\Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1355:.\Core\Include/core_cm4.h **** 
1356:.\Core\Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1357:.\Core\Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1358:.\Core\Include/core_cm4.h **** 
1359:.\Core\Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1360:.\Core\Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1361:.\Core\Include/core_cm4.h **** 
1362:.\Core\Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1363:.\Core\Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1364:.\Core\Include/core_cm4.h **** 
1365:.\Core\Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1366:.\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1367:.\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1368:.\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 33


1369:.\Core\Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1370:.\Core\Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1371:.\Core\Include/core_cm4.h **** 
1372:.\Core\Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1373:.\Core\Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1374:.\Core\Include/core_cm4.h **** 
1375:.\Core\Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1376:.\Core\Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1377:.\Core\Include/core_cm4.h **** 
1378:.\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1379:.\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1380:.\Core\Include/core_cm4.h **** 
1381:.\Core\Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1382:.\Core\Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1383:.\Core\Include/core_cm4.h **** 
1384:.\Core\Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1385:.\Core\Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1386:.\Core\Include/core_cm4.h **** 
1387:.\Core\Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1388:.\Core\Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1389:.\Core\Include/core_cm4.h **** 
1390:.\Core\Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1391:.\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1392:.\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1393:.\Core\Include/core_cm4.h **** 
1394:.\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1395:.\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1396:.\Core\Include/core_cm4.h **** 
1397:.\Core\Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1398:.\Core\Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1399:.\Core\Include/core_cm4.h **** 
1400:.\Core\Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1401:.\Core\Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1402:.\Core\Include/core_cm4.h **** 
1403:.\Core\Include/core_cm4.h **** /* Media and FP Feature Register 2 Definitions */
1404:.\Core\Include/core_cm4.h **** 
1405:.\Core\Include/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1406:.\Core\Include/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1407:.\Core\Include/core_cm4.h **** 
1408:.\Core\Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1409:.\Core\Include/core_cm4.h **** 
1410:.\Core\Include/core_cm4.h **** 
1411:.\Core\Include/core_cm4.h **** /**
1412:.\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1413:.\Core\Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1414:.\Core\Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1415:.\Core\Include/core_cm4.h ****   @{
1416:.\Core\Include/core_cm4.h ****  */
1417:.\Core\Include/core_cm4.h **** 
1418:.\Core\Include/core_cm4.h **** /**
1419:.\Core\Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1420:.\Core\Include/core_cm4.h ****  */
1421:.\Core\Include/core_cm4.h **** typedef struct
1422:.\Core\Include/core_cm4.h **** {
1423:.\Core\Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1424:.\Core\Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1425:.\Core\Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 34


1426:.\Core\Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1427:.\Core\Include/core_cm4.h **** } CoreDebug_Type;
1428:.\Core\Include/core_cm4.h **** 
1429:.\Core\Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1430:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1431:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1432:.\Core\Include/core_cm4.h **** 
1433:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1434:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1435:.\Core\Include/core_cm4.h **** 
1436:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1437:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1438:.\Core\Include/core_cm4.h **** 
1439:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1440:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1441:.\Core\Include/core_cm4.h **** 
1442:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1443:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1444:.\Core\Include/core_cm4.h **** 
1445:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1446:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1447:.\Core\Include/core_cm4.h **** 
1448:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1449:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1450:.\Core\Include/core_cm4.h **** 
1451:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1452:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1453:.\Core\Include/core_cm4.h **** 
1454:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1455:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1456:.\Core\Include/core_cm4.h **** 
1457:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1458:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1459:.\Core\Include/core_cm4.h **** 
1460:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1461:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1462:.\Core\Include/core_cm4.h **** 
1463:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1464:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1465:.\Core\Include/core_cm4.h **** 
1466:.\Core\Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1467:.\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1468:.\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1469:.\Core\Include/core_cm4.h **** 
1470:.\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1471:.\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1472:.\Core\Include/core_cm4.h **** 
1473:.\Core\Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1474:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1475:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1476:.\Core\Include/core_cm4.h **** 
1477:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1478:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1479:.\Core\Include/core_cm4.h **** 
1480:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1481:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1482:.\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 35


1483:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1484:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1485:.\Core\Include/core_cm4.h **** 
1486:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1487:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1488:.\Core\Include/core_cm4.h **** 
1489:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1490:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1491:.\Core\Include/core_cm4.h **** 
1492:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1493:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1494:.\Core\Include/core_cm4.h **** 
1495:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1496:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1497:.\Core\Include/core_cm4.h **** 
1498:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1499:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1500:.\Core\Include/core_cm4.h **** 
1501:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1502:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1503:.\Core\Include/core_cm4.h **** 
1504:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1505:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1506:.\Core\Include/core_cm4.h **** 
1507:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1508:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1509:.\Core\Include/core_cm4.h **** 
1510:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1511:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1512:.\Core\Include/core_cm4.h **** 
1513:.\Core\Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1514:.\Core\Include/core_cm4.h **** 
1515:.\Core\Include/core_cm4.h **** 
1516:.\Core\Include/core_cm4.h **** /**
1517:.\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1518:.\Core\Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1519:.\Core\Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1520:.\Core\Include/core_cm4.h ****   @{
1521:.\Core\Include/core_cm4.h ****  */
1522:.\Core\Include/core_cm4.h **** 
1523:.\Core\Include/core_cm4.h **** /**
1524:.\Core\Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1525:.\Core\Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1526:.\Core\Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1527:.\Core\Include/core_cm4.h ****   \return           Masked and shifted value.
1528:.\Core\Include/core_cm4.h **** */
1529:.\Core\Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1530:.\Core\Include/core_cm4.h **** 
1531:.\Core\Include/core_cm4.h **** /**
1532:.\Core\Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1533:.\Core\Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1534:.\Core\Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1535:.\Core\Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1536:.\Core\Include/core_cm4.h **** */
1537:.\Core\Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1538:.\Core\Include/core_cm4.h **** 
1539:.\Core\Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 36


1540:.\Core\Include/core_cm4.h **** 
1541:.\Core\Include/core_cm4.h **** 
1542:.\Core\Include/core_cm4.h **** /**
1543:.\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1544:.\Core\Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1545:.\Core\Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1546:.\Core\Include/core_cm4.h ****   @{
1547:.\Core\Include/core_cm4.h ****  */
1548:.\Core\Include/core_cm4.h **** 
1549:.\Core\Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1550:.\Core\Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1551:.\Core\Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1552:.\Core\Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1553:.\Core\Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1554:.\Core\Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1555:.\Core\Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1556:.\Core\Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1557:.\Core\Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1558:.\Core\Include/core_cm4.h **** 
1559:.\Core\Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1560:.\Core\Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1561:.\Core\Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1562:.\Core\Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1563:.\Core\Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1564:.\Core\Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1565:.\Core\Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1566:.\Core\Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1567:.\Core\Include/core_cm4.h **** 
1568:.\Core\Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1569:.\Core\Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1570:.\Core\Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1571:.\Core\Include/core_cm4.h **** #endif
1572:.\Core\Include/core_cm4.h **** 
1573:.\Core\Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1574:.\Core\Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1575:.\Core\Include/core_cm4.h **** 
1576:.\Core\Include/core_cm4.h **** /*@} */
1577:.\Core\Include/core_cm4.h **** 
1578:.\Core\Include/core_cm4.h **** 
1579:.\Core\Include/core_cm4.h **** 
1580:.\Core\Include/core_cm4.h **** /*******************************************************************************
1581:.\Core\Include/core_cm4.h ****  *                Hardware Abstraction Layer
1582:.\Core\Include/core_cm4.h ****   Core Function Interface contains:
1583:.\Core\Include/core_cm4.h ****   - Core NVIC Functions
1584:.\Core\Include/core_cm4.h ****   - Core SysTick Functions
1585:.\Core\Include/core_cm4.h ****   - Core Debug Functions
1586:.\Core\Include/core_cm4.h ****   - Core Register Access Functions
1587:.\Core\Include/core_cm4.h ****  ******************************************************************************/
1588:.\Core\Include/core_cm4.h **** /**
1589:.\Core\Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1590:.\Core\Include/core_cm4.h **** */
1591:.\Core\Include/core_cm4.h **** 
1592:.\Core\Include/core_cm4.h **** 
1593:.\Core\Include/core_cm4.h **** 
1594:.\Core\Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1595:.\Core\Include/core_cm4.h **** /**
1596:.\Core\Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 37


1597:.\Core\Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1598:.\Core\Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1599:.\Core\Include/core_cm4.h ****   @{
1600:.\Core\Include/core_cm4.h ****  */
1601:.\Core\Include/core_cm4.h **** 
1602:.\Core\Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1603:.\Core\Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1604:.\Core\Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1605:.\Core\Include/core_cm4.h ****   #endif
1606:.\Core\Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1607:.\Core\Include/core_cm4.h **** #else
1608:.\Core\Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1609:.\Core\Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1610:.\Core\Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1611:.\Core\Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1612:.\Core\Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1613:.\Core\Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1614:.\Core\Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1615:.\Core\Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1616:.\Core\Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1617:.\Core\Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1618:.\Core\Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1619:.\Core\Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1620:.\Core\Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1621:.\Core\Include/core_cm4.h **** 
1622:.\Core\Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1623:.\Core\Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1624:.\Core\Include/core_cm4.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1625:.\Core\Include/core_cm4.h ****   #endif
1626:.\Core\Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1627:.\Core\Include/core_cm4.h **** #else
1628:.\Core\Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1629:.\Core\Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1630:.\Core\Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1631:.\Core\Include/core_cm4.h **** 
1632:.\Core\Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1633:.\Core\Include/core_cm4.h **** 
1634:.\Core\Include/core_cm4.h **** 
1635:.\Core\Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1636:.\Core\Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1637:.\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1638:.\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1639:.\Core\Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1640:.\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1641:.\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1642:.\Core\Include/core_cm4.h **** 
1643:.\Core\Include/core_cm4.h **** 
1644:.\Core\Include/core_cm4.h **** /**
1645:.\Core\Include/core_cm4.h ****   \brief   Set Priority Grouping
1646:.\Core\Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1647:.\Core\Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1648:.\Core\Include/core_cm4.h ****            Only values from 0..7 are used.
1649:.\Core\Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1650:.\Core\Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1651:.\Core\Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1652:.\Core\Include/core_cm4.h ****  */
1653:.\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 38


1654:.\Core\Include/core_cm4.h **** {
1655:.\Core\Include/core_cm4.h ****   uint32_t reg_value;
1656:.\Core\Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1657:.\Core\Include/core_cm4.h **** 
1658:.\Core\Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1659:.\Core\Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1660:.\Core\Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1661:.\Core\Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1662:.\Core\Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1663:.\Core\Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1664:.\Core\Include/core_cm4.h **** }
1665:.\Core\Include/core_cm4.h **** 
1666:.\Core\Include/core_cm4.h **** 
1667:.\Core\Include/core_cm4.h **** /**
1668:.\Core\Include/core_cm4.h ****   \brief   Get Priority Grouping
1669:.\Core\Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1670:.\Core\Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1671:.\Core\Include/core_cm4.h ****  */
1672:.\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1673:.\Core\Include/core_cm4.h **** {
1674:.\Core\Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1675:.\Core\Include/core_cm4.h **** }
1676:.\Core\Include/core_cm4.h **** 
1677:.\Core\Include/core_cm4.h **** 
1678:.\Core\Include/core_cm4.h **** /**
1679:.\Core\Include/core_cm4.h ****   \brief   Enable Interrupt
1680:.\Core\Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1681:.\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1682:.\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1683:.\Core\Include/core_cm4.h ****  */
1684:.\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1685:.\Core\Include/core_cm4.h **** {
1686:.\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1687:.\Core\Include/core_cm4.h ****   {
1688:.\Core\Include/core_cm4.h ****     __COMPILER_BARRIER();
1689:.\Core\Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1690:.\Core\Include/core_cm4.h ****     __COMPILER_BARRIER();
1691:.\Core\Include/core_cm4.h ****   }
1692:.\Core\Include/core_cm4.h **** }
1693:.\Core\Include/core_cm4.h **** 
1694:.\Core\Include/core_cm4.h **** 
1695:.\Core\Include/core_cm4.h **** /**
1696:.\Core\Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1697:.\Core\Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1698:.\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1699:.\Core\Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1700:.\Core\Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1701:.\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1702:.\Core\Include/core_cm4.h ****  */
1703:.\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1704:.\Core\Include/core_cm4.h **** {
1705:.\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1706:.\Core\Include/core_cm4.h ****   {
1707:.\Core\Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1708:.\Core\Include/core_cm4.h ****   }
1709:.\Core\Include/core_cm4.h ****   else
1710:.\Core\Include/core_cm4.h ****   {
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 39


1711:.\Core\Include/core_cm4.h ****     return(0U);
1712:.\Core\Include/core_cm4.h ****   }
1713:.\Core\Include/core_cm4.h **** }
1714:.\Core\Include/core_cm4.h **** 
1715:.\Core\Include/core_cm4.h **** 
1716:.\Core\Include/core_cm4.h **** /**
1717:.\Core\Include/core_cm4.h ****   \brief   Disable Interrupt
1718:.\Core\Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1719:.\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1720:.\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1721:.\Core\Include/core_cm4.h ****  */
1722:.\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1723:.\Core\Include/core_cm4.h **** {
1724:.\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1725:.\Core\Include/core_cm4.h ****   {
1726:.\Core\Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1727:.\Core\Include/core_cm4.h ****     __DSB();
1728:.\Core\Include/core_cm4.h ****     __ISB();
1729:.\Core\Include/core_cm4.h ****   }
1730:.\Core\Include/core_cm4.h **** }
1731:.\Core\Include/core_cm4.h **** 
1732:.\Core\Include/core_cm4.h **** 
1733:.\Core\Include/core_cm4.h **** /**
1734:.\Core\Include/core_cm4.h ****   \brief   Get Pending Interrupt
1735:.\Core\Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1736:.\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1737:.\Core\Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1738:.\Core\Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1739:.\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1740:.\Core\Include/core_cm4.h ****  */
1741:.\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1742:.\Core\Include/core_cm4.h **** {
1743:.\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1744:.\Core\Include/core_cm4.h ****   {
1745:.\Core\Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1746:.\Core\Include/core_cm4.h ****   }
1747:.\Core\Include/core_cm4.h ****   else
1748:.\Core\Include/core_cm4.h ****   {
1749:.\Core\Include/core_cm4.h ****     return(0U);
1750:.\Core\Include/core_cm4.h ****   }
1751:.\Core\Include/core_cm4.h **** }
1752:.\Core\Include/core_cm4.h **** 
1753:.\Core\Include/core_cm4.h **** 
1754:.\Core\Include/core_cm4.h **** /**
1755:.\Core\Include/core_cm4.h ****   \brief   Set Pending Interrupt
1756:.\Core\Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1757:.\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1758:.\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1759:.\Core\Include/core_cm4.h ****  */
1760:.\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1761:.\Core\Include/core_cm4.h **** {
1762:.\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1763:.\Core\Include/core_cm4.h ****   {
1764:.\Core\Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1765:.\Core\Include/core_cm4.h ****   }
1766:.\Core\Include/core_cm4.h **** }
1767:.\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 40


1768:.\Core\Include/core_cm4.h **** 
1769:.\Core\Include/core_cm4.h **** /**
1770:.\Core\Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1771:.\Core\Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1772:.\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1773:.\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1774:.\Core\Include/core_cm4.h ****  */
1775:.\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1776:.\Core\Include/core_cm4.h **** {
1777:.\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1778:.\Core\Include/core_cm4.h ****   {
1779:.\Core\Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1780:.\Core\Include/core_cm4.h ****   }
1781:.\Core\Include/core_cm4.h **** }
1782:.\Core\Include/core_cm4.h **** 
1783:.\Core\Include/core_cm4.h **** 
1784:.\Core\Include/core_cm4.h **** /**
1785:.\Core\Include/core_cm4.h ****   \brief   Get Active Interrupt
1786:.\Core\Include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1787:.\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1788:.\Core\Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1789:.\Core\Include/core_cm4.h ****   \return             1  Interrupt status is active.
1790:.\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1791:.\Core\Include/core_cm4.h ****  */
1792:.\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1793:.\Core\Include/core_cm4.h **** {
1794:.\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1795:.\Core\Include/core_cm4.h ****   {
1796:.\Core\Include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1797:.\Core\Include/core_cm4.h ****   }
1798:.\Core\Include/core_cm4.h ****   else
1799:.\Core\Include/core_cm4.h ****   {
1800:.\Core\Include/core_cm4.h ****     return(0U);
1801:.\Core\Include/core_cm4.h ****   }
1802:.\Core\Include/core_cm4.h **** }
1803:.\Core\Include/core_cm4.h **** 
1804:.\Core\Include/core_cm4.h **** 
1805:.\Core\Include/core_cm4.h **** /**
1806:.\Core\Include/core_cm4.h ****   \brief   Set Interrupt Priority
1807:.\Core\Include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1808:.\Core\Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1809:.\Core\Include/core_cm4.h ****            or negative to specify a processor exception.
1810:.\Core\Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1811:.\Core\Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1812:.\Core\Include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1813:.\Core\Include/core_cm4.h ****  */
1814:.\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1815:.\Core\Include/core_cm4.h **** {
1816:.\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 129              		.loc 2 1816 0
 130 001c 002B     		cmp	r3, #0
 131 001e 08DB     		blt	.L11
1817:.\Core\Include/core_cm4.h ****   {
1818:.\Core\Include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
 132              		.loc 2 1818 0
 133 0020 5201     		lsls	r2, r2, #5
 134              	.LVL13:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 41


 135 0022 D2B2     		uxtb	r2, r2
 136 0024 03F16043 		add	r3, r3, #-536870912
 137              	.LVL14:
 138 0028 03F56143 		add	r3, r3, #57600
 139              	.LVL15:
 140 002c 83F80023 		strb	r2, [r3, #768]
 141              	.LVL16:
 142 0030 05E0     		b	.L12
 143              	.LVL17:
 144              	.L11:
1819:.\Core\Include/core_cm4.h ****   }
1820:.\Core\Include/core_cm4.h ****   else
1821:.\Core\Include/core_cm4.h ****   {
1822:.\Core\Include/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
 145              		.loc 2 1822 0
 146 0032 03F00F03 		and	r3, r3, #15
 147              	.LVL18:
 148 0036 5201     		lsls	r2, r2, #5
 149              	.LVL19:
 150 0038 D2B2     		uxtb	r2, r2
 151 003a 0A49     		ldr	r1, .L16+4
 152 003c CA54     		strb	r2, [r1, r3]
 153              	.LVL20:
 154              	.L12:
 155              	.LBE5:
 156              	.LBE4:
  66:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         {
 157              		.loc 1 66 0
 158 003e 0A4B     		ldr	r3, .L16+8
 159 0040 9A68     		ldr	r2, [r3, #8]
 160 0042 0A4B     		ldr	r3, .L16+12
 161 0044 9A42     		cmp	r2, r3
 162 0046 08D1     		bne	.L14
  68:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         }
 163              		.loc 1 68 0
 164 0048 2946     		mov	r1, r5
 165 004a B4F90000 		ldrsh	r0, [r4]
 166 004e FFF7FEFF 		bl	Cy_SysInt_SetVector
 167              	.LVL21:
  46:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 168              		.loc 1 46 0
 169 0052 0020     		movs	r0, #0
 170 0054 38BD     		pop	{r3, r4, r5, pc}
 171              	.LVL22:
 172              	.L13:
 173              		.cfi_def_cfa_offset 0
 174              		.cfi_restore 3
 175              		.cfi_restore 4
 176              		.cfi_restore 5
 177              		.cfi_restore 14
  73:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 178              		.loc 1 73 0
 179 0056 0648     		ldr	r0, .L16+16
 180              	.LVL23:
  77:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 181              		.loc 1 77 0
 182 0058 7047     		bx	lr
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 42


 183              	.LVL24:
 184              	.L14:
 185              		.cfi_def_cfa_offset 16
 186              		.cfi_offset 3, -16
 187              		.cfi_offset 4, -12
 188              		.cfi_offset 5, -8
 189              		.cfi_offset 14, -4
  46:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 190              		.loc 1 46 0
 191 005a 0020     		movs	r0, #0
 192              	.LVL25:
  77:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 193              		.loc 1 77 0
 194 005c 38BD     		pop	{r3, r4, r5, pc}
 195              	.LVL26:
 196              	.L17:
 197 005e 00BF     		.align	2
 198              	.L16:
 199 0060 00000000 		.word	.LC0
 200 0064 14ED00E0 		.word	-536810220
 201 0068 00ED00E0 		.word	-536810240
 202 006c 00000000 		.word	__ramVectors
 203 0070 01005600 		.word	5636097
 204              		.cfi_endproc
 205              	.LFE138:
 206              		.size	Cy_SysInt_Init, .-Cy_SysInt_Init
 207              		.section	.text.Cy_SysInt_GetVector,"ax",%progbits
 208              		.align	2
 209              		.global	Cy_SysInt_GetVector
 210              		.thumb
 211              		.thumb_func
 212              		.type	Cy_SysInt_GetVector, %function
 213              	Cy_SysInt_GetVector:
 214              	.LFB140:
 323:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 324:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 325:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 326:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_GetVector
 327:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 328:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 329:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Gets the address of the current ISR vector for the interrupt.
 330:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 331:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * This function relies on the assumption that the vector table is
 332:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * relocated to __ramVectors[RAM_VECTORS_SIZE] in SRAM. Otherwise it will
 333:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * return the address of the default ISR location in the flash vector table.
 334:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 335:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param IRQn
 336:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Interrupt source
 337:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 338:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return
 339:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Address of the ISR in the interrupt vector table
 340:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 341:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note For CM0+, this function returns the interrupt vector for the interrupt 
 342:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * channel on the NVIC.
 343:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 344:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 345:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_SetVector
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 43


 346:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 347:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 348:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_israddress Cy_SysInt_GetVector(IRQn_Type IRQn)
 349:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 215              		.loc 1 349 0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 0
 218              		@ frame_needed = 0, uses_anonymous_args = 0
 219              		@ link register save eliminated.
 220              	.LVL27:
 350:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_israddress currIsr;
 351:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
 352:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     /* Return the SRAM ISR address only if it was moved to __ramVectors */
 353:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if (SCB->VTOR == (uint32_t)&__ramVectors)
 221              		.loc 1 353 0
 222 0000 064B     		ldr	r3, .L21
 223 0002 9A68     		ldr	r2, [r3, #8]
 224 0004 064B     		ldr	r3, .L21+4
 225 0006 9A42     		cmp	r2, r3
 226 0008 03D1     		bne	.L19
 354:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 355:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         currIsr = __ramVectors[CY_INT_IRQ_BASE + IRQn];
 227              		.loc 1 355 0
 228 000a 1030     		adds	r0, r0, #16
 229              	.LVL28:
 230 000c 53F82000 		ldr	r0, [r3, r0, lsl #2]
 231              	.LVL29:
 232 0010 7047     		bx	lr
 233              	.LVL30:
 234              	.L19:
 356:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 357:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     else
 358:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 359:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         currIsr = __Vectors[CY_INT_IRQ_BASE + IRQn];
 235              		.loc 1 359 0
 236 0012 1030     		adds	r0, r0, #16
 237              	.LVL31:
 238 0014 034B     		ldr	r3, .L21+8
 239 0016 53F82000 		ldr	r0, [r3, r0, lsl #2]
 240              	.LVL32:
 360:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 361:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
 362:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return currIsr;
 363:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 241              		.loc 1 363 0
 242 001a 7047     		bx	lr
 243              	.L22:
 244              		.align	2
 245              	.L21:
 246 001c 00ED00E0 		.word	-536810240
 247 0020 00000000 		.word	__ramVectors
 248 0024 00000000 		.word	__Vectors
 249              		.cfi_endproc
 250              	.LFE140:
 251              		.size	Cy_SysInt_GetVector, .-Cy_SysInt_GetVector
 252              		.section	.rodata.str1.4,"aMS",%progbits,1
 253              		.align	2
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 44


 254              	.LC0:
 255 0000 47656E65 		.ascii	"Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\"
 255      72617465 
 255      645F536F 
 255      75726365 
 255      5C50536F 
 256 002e 73797369 		.ascii	"sysint\\cy_sysint.c\000"
 256      6E745C63 
 256      795F7379 
 256      73696E74 
 256      2E6300
 257              		.text
 258              	.Letext0:
 259              		.file 3 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 260              		.file 4 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 261              		.file 5 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 262              		.file 6 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cy8c6247bzi_d54.h"
 263              		.file 7 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 264              		.file 8 "Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\sysint\\cy_sysint.h"
 265              		.file 9 ".\\Core\\Include/cmsis_gcc.h"
 266              		.section	.debug_info,"",%progbits
 267              	.Ldebug_info0:
 268 0000 B80E0000 		.4byte	0xeb8
 269 0004 0400     		.2byte	0x4
 270 0006 00000000 		.4byte	.Ldebug_abbrev0
 271 000a 04       		.byte	0x4
 272 000b 01       		.uleb128 0x1
 273 000c 22040000 		.4byte	.LASF328
 274 0010 0C       		.byte	0xc
 275 0011 4E030000 		.4byte	.LASF329
 276 0015 E5070000 		.4byte	.LASF330
 277 0019 00000000 		.4byte	.Ldebug_ranges0+0
 278 001d 00000000 		.4byte	0
 279 0021 00000000 		.4byte	.Ldebug_line0
 280 0025 02       		.uleb128 0x2
 281 0026 04       		.byte	0x4
 282 0027 05       		.byte	0x5
 283 0028 696E7400 		.ascii	"int\000"
 284 002c 03       		.uleb128 0x3
 285 002d 04       		.byte	0x4
 286 002e 07       		.byte	0x7
 287 002f C9010000 		.4byte	.LASF0
 288 0033 03       		.uleb128 0x3
 289 0034 08       		.byte	0x8
 290 0035 05       		.byte	0x5
 291 0036 4A0D0000 		.4byte	.LASF1
 292 003a 03       		.uleb128 0x3
 293 003b 08       		.byte	0x8
 294 003c 04       		.byte	0x4
 295 003d 87100000 		.4byte	.LASF2
 296 0041 03       		.uleb128 0x3
 297 0042 01       		.byte	0x1
 298 0043 06       		.byte	0x6
 299 0044 AB170000 		.4byte	.LASF3
 300 0048 04       		.uleb128 0x4
 301 0049 26170000 		.4byte	.LASF5
 302 004d 03       		.byte	0x3
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 45


 303 004e 1D       		.byte	0x1d
 304 004f 53000000 		.4byte	0x53
 305 0053 03       		.uleb128 0x3
 306 0054 01       		.byte	0x1
 307 0055 08       		.byte	0x8
 308 0056 4C160000 		.4byte	.LASF4
 309 005a 04       		.uleb128 0x4
 310 005b 120E0000 		.4byte	.LASF6
 311 005f 03       		.byte	0x3
 312 0060 29       		.byte	0x29
 313 0061 65000000 		.4byte	0x65
 314 0065 03       		.uleb128 0x3
 315 0066 02       		.byte	0x2
 316 0067 05       		.byte	0x5
 317 0068 E7020000 		.4byte	.LASF7
 318 006c 04       		.uleb128 0x4
 319 006d 8C070000 		.4byte	.LASF8
 320 0071 03       		.byte	0x3
 321 0072 2B       		.byte	0x2b
 322 0073 77000000 		.4byte	0x77
 323 0077 03       		.uleb128 0x3
 324 0078 02       		.byte	0x2
 325 0079 07       		.byte	0x7
 326 007a 74100000 		.4byte	.LASF9
 327 007e 04       		.uleb128 0x4
 328 007f 36020000 		.4byte	.LASF10
 329 0083 03       		.byte	0x3
 330 0084 3F       		.byte	0x3f
 331 0085 89000000 		.4byte	0x89
 332 0089 03       		.uleb128 0x3
 333 008a 04       		.byte	0x4
 334 008b 05       		.byte	0x5
 335 008c 00120000 		.4byte	.LASF11
 336 0090 04       		.uleb128 0x4
 337 0091 5A160000 		.4byte	.LASF12
 338 0095 03       		.byte	0x3
 339 0096 41       		.byte	0x41
 340 0097 9B000000 		.4byte	0x9b
 341 009b 03       		.uleb128 0x3
 342 009c 04       		.byte	0x4
 343 009d 07       		.byte	0x7
 344 009e 26150000 		.4byte	.LASF13
 345 00a2 03       		.uleb128 0x3
 346 00a3 08       		.byte	0x8
 347 00a4 07       		.byte	0x7
 348 00a5 DE060000 		.4byte	.LASF14
 349 00a9 04       		.uleb128 0x4
 350 00aa AA0C0000 		.4byte	.LASF15
 351 00ae 04       		.byte	0x4
 352 00af 18       		.byte	0x18
 353 00b0 48000000 		.4byte	0x48
 354 00b4 04       		.uleb128 0x4
 355 00b5 EB040000 		.4byte	.LASF16
 356 00b9 04       		.byte	0x4
 357 00ba 20       		.byte	0x20
 358 00bb 5A000000 		.4byte	0x5a
 359 00bf 04       		.uleb128 0x4
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 46


 360 00c0 93100000 		.4byte	.LASF17
 361 00c4 04       		.byte	0x4
 362 00c5 24       		.byte	0x24
 363 00c6 6C000000 		.4byte	0x6c
 364 00ca 04       		.uleb128 0x4
 365 00cb 7A150000 		.4byte	.LASF18
 366 00cf 04       		.byte	0x4
 367 00d0 2C       		.byte	0x2c
 368 00d1 7E000000 		.4byte	0x7e
 369 00d5 04       		.uleb128 0x4
 370 00d6 90050000 		.4byte	.LASF19
 371 00da 04       		.byte	0x4
 372 00db 30       		.byte	0x30
 373 00dc 90000000 		.4byte	0x90
 374 00e0 05       		.uleb128 0x5
 375 00e1 D5000000 		.4byte	0xd5
 376 00e5 06       		.uleb128 0x6
 377 00e6 E0000000 		.4byte	0xe0
 378 00ea 03       		.uleb128 0x3
 379 00eb 04       		.byte	0x4
 380 00ec 07       		.byte	0x7
 381 00ed 6C110000 		.4byte	.LASF20
 382 00f1 07       		.uleb128 0x7
 383 00f2 E5000000 		.4byte	0xe5
 384 00f6 01010000 		.4byte	0x101
 385 00fa 08       		.uleb128 0x8
 386 00fb EA000000 		.4byte	0xea
 387 00ff 03       		.byte	0x3
 388 0100 00       		.byte	0
 389 0101 07       		.uleb128 0x7
 390 0102 E5000000 		.4byte	0xe5
 391 0106 11010000 		.4byte	0x111
 392 010a 08       		.uleb128 0x8
 393 010b EA000000 		.4byte	0xea
 394 010f 04       		.byte	0x4
 395 0110 00       		.byte	0
 396 0111 07       		.uleb128 0x7
 397 0112 E0000000 		.4byte	0xe0
 398 0116 21010000 		.4byte	0x121
 399 011a 08       		.uleb128 0x8
 400 011b EA000000 		.4byte	0xea
 401 011f 07       		.byte	0x7
 402 0120 00       		.byte	0
 403 0121 07       		.uleb128 0x7
 404 0122 E5000000 		.4byte	0xe5
 405 0126 31010000 		.4byte	0x131
 406 012a 08       		.uleb128 0x8
 407 012b EA000000 		.4byte	0xea
 408 012f 01       		.byte	0x1
 409 0130 00       		.byte	0
 410 0131 05       		.uleb128 0x5
 411 0132 A9000000 		.4byte	0xa9
 412 0136 09       		.uleb128 0x9
 413 0137 B8       		.byte	0xb8
 414 0138 05       		.byte	0x5
 415 0139 34       		.byte	0x34
 416 013a 47050000 		.4byte	0x547
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 47


 417 013e 0A       		.uleb128 0xa
 418 013f 68020000 		.4byte	.LASF21
 419 0143 05       		.byte	0x5
 420 0144 37       		.byte	0x37
 421 0145 D5000000 		.4byte	0xd5
 422 0149 00       		.byte	0
 423 014a 0A       		.uleb128 0xa
 424 014b 60060000 		.4byte	.LASF22
 425 014f 05       		.byte	0x5
 426 0150 38       		.byte	0x38
 427 0151 D5000000 		.4byte	0xd5
 428 0155 04       		.byte	0x4
 429 0156 0A       		.uleb128 0xa
 430 0157 81010000 		.4byte	.LASF23
 431 015b 05       		.byte	0x5
 432 015c 39       		.byte	0x39
 433 015d D5000000 		.4byte	0xd5
 434 0161 08       		.byte	0x8
 435 0162 0A       		.uleb128 0xa
 436 0163 C2150000 		.4byte	.LASF24
 437 0167 05       		.byte	0x5
 438 0168 3A       		.byte	0x3a
 439 0169 D5000000 		.4byte	0xd5
 440 016d 0C       		.byte	0xc
 441 016e 0A       		.uleb128 0xa
 442 016f A0120000 		.4byte	.LASF25
 443 0173 05       		.byte	0x5
 444 0174 3B       		.byte	0x3b
 445 0175 D5000000 		.4byte	0xd5
 446 0179 10       		.byte	0x10
 447 017a 0A       		.uleb128 0xa
 448 017b 3D0E0000 		.4byte	.LASF26
 449 017f 05       		.byte	0x5
 450 0180 3C       		.byte	0x3c
 451 0181 D5000000 		.4byte	0xd5
 452 0185 14       		.byte	0x14
 453 0186 0A       		.uleb128 0xa
 454 0187 9F090000 		.4byte	.LASF27
 455 018b 05       		.byte	0x5
 456 018c 3D       		.byte	0x3d
 457 018d D5000000 		.4byte	0xd5
 458 0191 18       		.byte	0x18
 459 0192 0A       		.uleb128 0xa
 460 0193 86180000 		.4byte	.LASF28
 461 0197 05       		.byte	0x5
 462 0198 3E       		.byte	0x3e
 463 0199 D5000000 		.4byte	0xd5
 464 019d 1C       		.byte	0x1c
 465 019e 0A       		.uleb128 0xa
 466 019f 6B080000 		.4byte	.LASF29
 467 01a3 05       		.byte	0x5
 468 01a4 3F       		.byte	0x3f
 469 01a5 D5000000 		.4byte	0xd5
 470 01a9 20       		.byte	0x20
 471 01aa 0A       		.uleb128 0xa
 472 01ab 7A0D0000 		.4byte	.LASF30
 473 01af 05       		.byte	0x5
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 48


 474 01b0 40       		.byte	0x40
 475 01b1 D5000000 		.4byte	0xd5
 476 01b5 24       		.byte	0x24
 477 01b6 0A       		.uleb128 0xa
 478 01b7 26120000 		.4byte	.LASF31
 479 01bb 05       		.byte	0x5
 480 01bc 43       		.byte	0x43
 481 01bd A9000000 		.4byte	0xa9
 482 01c1 28       		.byte	0x28
 483 01c2 0A       		.uleb128 0xa
 484 01c3 2B060000 		.4byte	.LASF32
 485 01c7 05       		.byte	0x5
 486 01c8 44       		.byte	0x44
 487 01c9 A9000000 		.4byte	0xa9
 488 01cd 29       		.byte	0x29
 489 01ce 0A       		.uleb128 0xa
 490 01cf 1E110000 		.4byte	.LASF33
 491 01d3 05       		.byte	0x5
 492 01d4 45       		.byte	0x45
 493 01d5 A9000000 		.4byte	0xa9
 494 01d9 2A       		.byte	0x2a
 495 01da 0A       		.uleb128 0xa
 496 01db 80120000 		.4byte	.LASF34
 497 01df 05       		.byte	0x5
 498 01e0 46       		.byte	0x46
 499 01e1 A9000000 		.4byte	0xa9
 500 01e5 2B       		.byte	0x2b
 501 01e6 0A       		.uleb128 0xa
 502 01e7 45120000 		.4byte	.LASF35
 503 01eb 05       		.byte	0x5
 504 01ec 47       		.byte	0x47
 505 01ed A9000000 		.4byte	0xa9
 506 01f1 2C       		.byte	0x2c
 507 01f2 0A       		.uleb128 0xa
 508 01f3 EA140000 		.4byte	.LASF36
 509 01f7 05       		.byte	0x5
 510 01f8 48       		.byte	0x48
 511 01f9 A9000000 		.4byte	0xa9
 512 01fd 2D       		.byte	0x2d
 513 01fe 0A       		.uleb128 0xa
 514 01ff 6B190000 		.4byte	.LASF37
 515 0203 05       		.byte	0x5
 516 0204 49       		.byte	0x49
 517 0205 A9000000 		.4byte	0xa9
 518 0209 2E       		.byte	0x2e
 519 020a 0A       		.uleb128 0xa
 520 020b 55180000 		.4byte	.LASF38
 521 020f 05       		.byte	0x5
 522 0210 4A       		.byte	0x4a
 523 0211 A9000000 		.4byte	0xa9
 524 0215 2F       		.byte	0x2f
 525 0216 0A       		.uleb128 0xa
 526 0217 44140000 		.4byte	.LASF39
 527 021b 05       		.byte	0x5
 528 021c 4B       		.byte	0x4b
 529 021d A9000000 		.4byte	0xa9
 530 0221 30       		.byte	0x30
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 49


 531 0222 0A       		.uleb128 0xa
 532 0223 070F0000 		.4byte	.LASF40
 533 0227 05       		.byte	0x5
 534 0228 4E       		.byte	0x4e
 535 0229 A9000000 		.4byte	0xa9
 536 022d 31       		.byte	0x31
 537 022e 0A       		.uleb128 0xa
 538 022f E5170000 		.4byte	.LASF41
 539 0233 05       		.byte	0x5
 540 0234 4F       		.byte	0x4f
 541 0235 A9000000 		.4byte	0xa9
 542 0239 32       		.byte	0x32
 543 023a 0A       		.uleb128 0xa
 544 023b 910E0000 		.4byte	.LASF42
 545 023f 05       		.byte	0x5
 546 0240 50       		.byte	0x50
 547 0241 A9000000 		.4byte	0xa9
 548 0245 33       		.byte	0x33
 549 0246 0A       		.uleb128 0xa
 550 0247 1D0B0000 		.4byte	.LASF43
 551 024b 05       		.byte	0x5
 552 024c 51       		.byte	0x51
 553 024d A9000000 		.4byte	0xa9
 554 0251 34       		.byte	0x34
 555 0252 0A       		.uleb128 0xa
 556 0253 3B070000 		.4byte	.LASF44
 557 0257 05       		.byte	0x5
 558 0258 52       		.byte	0x52
 559 0259 B4000000 		.4byte	0xb4
 560 025d 36       		.byte	0x36
 561 025e 0A       		.uleb128 0xa
 562 025f 72020000 		.4byte	.LASF45
 563 0263 05       		.byte	0x5
 564 0264 53       		.byte	0x53
 565 0265 B4000000 		.4byte	0xb4
 566 0269 38       		.byte	0x38
 567 026a 0A       		.uleb128 0xa
 568 026b B5020000 		.4byte	.LASF46
 569 026f 05       		.byte	0x5
 570 0270 54       		.byte	0x54
 571 0271 B4000000 		.4byte	0xb4
 572 0275 3A       		.byte	0x3a
 573 0276 0A       		.uleb128 0xa
 574 0277 59020000 		.4byte	.LASF47
 575 027b 05       		.byte	0x5
 576 027c 55       		.byte	0x55
 577 027d A9000000 		.4byte	0xa9
 578 0281 3C       		.byte	0x3c
 579 0282 0A       		.uleb128 0xa
 580 0283 AF080000 		.4byte	.LASF48
 581 0287 05       		.byte	0x5
 582 0288 56       		.byte	0x56
 583 0289 A9000000 		.4byte	0xa9
 584 028d 3D       		.byte	0x3d
 585 028e 0A       		.uleb128 0xa
 586 028f 4B090000 		.4byte	.LASF49
 587 0293 05       		.byte	0x5
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 50


 588 0294 57       		.byte	0x57
 589 0295 A9000000 		.4byte	0xa9
 590 0299 3E       		.byte	0x3e
 591 029a 0A       		.uleb128 0xa
 592 029b 1C0E0000 		.4byte	.LASF50
 593 029f 05       		.byte	0x5
 594 02a0 58       		.byte	0x58
 595 02a1 A9000000 		.4byte	0xa9
 596 02a5 3F       		.byte	0x3f
 597 02a6 0A       		.uleb128 0xa
 598 02a7 F3010000 		.4byte	.LASF51
 599 02ab 05       		.byte	0x5
 600 02ac 59       		.byte	0x59
 601 02ad A9000000 		.4byte	0xa9
 602 02b1 40       		.byte	0x40
 603 02b2 0A       		.uleb128 0xa
 604 02b3 2F140000 		.4byte	.LASF52
 605 02b7 05       		.byte	0x5
 606 02b8 5A       		.byte	0x5a
 607 02b9 A9000000 		.4byte	0xa9
 608 02bd 41       		.byte	0x41
 609 02be 0A       		.uleb128 0xa
 610 02bf 74170000 		.4byte	.LASF53
 611 02c3 05       		.byte	0x5
 612 02c4 5B       		.byte	0x5b
 613 02c5 A9000000 		.4byte	0xa9
 614 02c9 42       		.byte	0x42
 615 02ca 0A       		.uleb128 0xa
 616 02cb 760A0000 		.4byte	.LASF54
 617 02cf 05       		.byte	0x5
 618 02d0 5C       		.byte	0x5c
 619 02d1 A9000000 		.4byte	0xa9
 620 02d5 43       		.byte	0x43
 621 02d6 0A       		.uleb128 0xa
 622 02d7 DC0B0000 		.4byte	.LASF55
 623 02db 05       		.byte	0x5
 624 02dc 5D       		.byte	0x5d
 625 02dd A9000000 		.4byte	0xa9
 626 02e1 44       		.byte	0x44
 627 02e2 0A       		.uleb128 0xa
 628 02e3 8E120000 		.4byte	.LASF56
 629 02e7 05       		.byte	0x5
 630 02e8 5E       		.byte	0x5e
 631 02e9 D5000000 		.4byte	0xd5
 632 02ed 48       		.byte	0x48
 633 02ee 0A       		.uleb128 0xa
 634 02ef A5030000 		.4byte	.LASF57
 635 02f3 05       		.byte	0x5
 636 02f4 5F       		.byte	0x5f
 637 02f5 D5000000 		.4byte	0xd5
 638 02f9 4C       		.byte	0x4c
 639 02fa 0A       		.uleb128 0xa
 640 02fb 52170000 		.4byte	.LASF58
 641 02ff 05       		.byte	0x5
 642 0300 60       		.byte	0x60
 643 0301 A9000000 		.4byte	0xa9
 644 0305 50       		.byte	0x50
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 51


 645 0306 0A       		.uleb128 0xa
 646 0307 23090000 		.4byte	.LASF59
 647 030b 05       		.byte	0x5
 648 030c 61       		.byte	0x61
 649 030d A9000000 		.4byte	0xa9
 650 0311 51       		.byte	0x51
 651 0312 0A       		.uleb128 0xa
 652 0313 CE060000 		.4byte	.LASF60
 653 0317 05       		.byte	0x5
 654 0318 62       		.byte	0x62
 655 0319 A9000000 		.4byte	0xa9
 656 031d 52       		.byte	0x52
 657 031e 0A       		.uleb128 0xa
 658 031f 39060000 		.4byte	.LASF61
 659 0323 05       		.byte	0x5
 660 0324 63       		.byte	0x63
 661 0325 A9000000 		.4byte	0xa9
 662 0329 53       		.byte	0x53
 663 032a 0A       		.uleb128 0xa
 664 032b B9160000 		.4byte	.LASF62
 665 032f 05       		.byte	0x5
 666 0330 64       		.byte	0x64
 667 0331 A9000000 		.4byte	0xa9
 668 0335 54       		.byte	0x54
 669 0336 0A       		.uleb128 0xa
 670 0337 59090000 		.4byte	.LASF63
 671 033b 05       		.byte	0x5
 672 033c 65       		.byte	0x65
 673 033d A9000000 		.4byte	0xa9
 674 0341 55       		.byte	0x55
 675 0342 0A       		.uleb128 0xa
 676 0343 00000000 		.4byte	.LASF64
 677 0347 05       		.byte	0x5
 678 0348 66       		.byte	0x66
 679 0349 A9000000 		.4byte	0xa9
 680 034d 56       		.byte	0x56
 681 034e 0A       		.uleb128 0xa
 682 034f 8F180000 		.4byte	.LASF65
 683 0353 05       		.byte	0x5
 684 0354 67       		.byte	0x67
 685 0355 A9000000 		.4byte	0xa9
 686 0359 57       		.byte	0x57
 687 035a 0A       		.uleb128 0xa
 688 035b 91080000 		.4byte	.LASF66
 689 035f 05       		.byte	0x5
 690 0360 68       		.byte	0x68
 691 0361 A9000000 		.4byte	0xa9
 692 0365 58       		.byte	0x58
 693 0366 0A       		.uleb128 0xa
 694 0367 E6180000 		.4byte	.LASF67
 695 036b 05       		.byte	0x5
 696 036c 69       		.byte	0x69
 697 036d A9000000 		.4byte	0xa9
 698 0371 59       		.byte	0x59
 699 0372 0A       		.uleb128 0xa
 700 0373 E5160000 		.4byte	.LASF68
 701 0377 05       		.byte	0x5
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 52


 702 0378 6E       		.byte	0x6e
 703 0379 BF000000 		.4byte	0xbf
 704 037d 5A       		.byte	0x5a
 705 037e 0A       		.uleb128 0xa
 706 037f AE010000 		.4byte	.LASF69
 707 0383 05       		.byte	0x5
 708 0384 6F       		.byte	0x6f
 709 0385 BF000000 		.4byte	0xbf
 710 0389 5C       		.byte	0x5c
 711 038a 0A       		.uleb128 0xa
 712 038b 6B0D0000 		.4byte	.LASF70
 713 038f 05       		.byte	0x5
 714 0390 70       		.byte	0x70
 715 0391 A9000000 		.4byte	0xa9
 716 0395 5E       		.byte	0x5e
 717 0396 0A       		.uleb128 0xa
 718 0397 08110000 		.4byte	.LASF71
 719 039b 05       		.byte	0x5
 720 039c 71       		.byte	0x71
 721 039d A9000000 		.4byte	0xa9
 722 03a1 5F       		.byte	0x5f
 723 03a2 0A       		.uleb128 0xa
 724 03a3 810A0000 		.4byte	.LASF72
 725 03a7 05       		.byte	0x5
 726 03a8 72       		.byte	0x72
 727 03a9 A9000000 		.4byte	0xa9
 728 03ad 60       		.byte	0x60
 729 03ae 0A       		.uleb128 0xa
 730 03af 820C0000 		.4byte	.LASF73
 731 03b3 05       		.byte	0x5
 732 03b4 73       		.byte	0x73
 733 03b5 D5000000 		.4byte	0xd5
 734 03b9 64       		.byte	0x64
 735 03ba 0A       		.uleb128 0xa
 736 03bb 35090000 		.4byte	.LASF74
 737 03bf 05       		.byte	0x5
 738 03c0 76       		.byte	0x76
 739 03c1 BF000000 		.4byte	0xbf
 740 03c5 68       		.byte	0x68
 741 03c6 0A       		.uleb128 0xa
 742 03c7 A1100000 		.4byte	.LASF75
 743 03cb 05       		.byte	0x5
 744 03cc 77       		.byte	0x77
 745 03cd BF000000 		.4byte	0xbf
 746 03d1 6A       		.byte	0x6a
 747 03d2 0A       		.uleb128 0xa
 748 03d3 6C0E0000 		.4byte	.LASF76
 749 03d7 05       		.byte	0x5
 750 03d8 78       		.byte	0x78
 751 03d9 BF000000 		.4byte	0xbf
 752 03dd 6C       		.byte	0x6c
 753 03de 0A       		.uleb128 0xa
 754 03df 27030000 		.4byte	.LASF77
 755 03e3 05       		.byte	0x5
 756 03e4 79       		.byte	0x79
 757 03e5 BF000000 		.4byte	0xbf
 758 03e9 6E       		.byte	0x6e
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 53


 759 03ea 0A       		.uleb128 0xa
 760 03eb DC0C0000 		.4byte	.LASF78
 761 03ef 05       		.byte	0x5
 762 03f0 7B       		.byte	0x7b
 763 03f1 A9000000 		.4byte	0xa9
 764 03f5 70       		.byte	0x70
 765 03f6 0A       		.uleb128 0xa
 766 03f7 F3040000 		.4byte	.LASF79
 767 03fb 05       		.byte	0x5
 768 03fc 7C       		.byte	0x7c
 769 03fd A9000000 		.4byte	0xa9
 770 0401 71       		.byte	0x71
 771 0402 0A       		.uleb128 0xa
 772 0403 8F030000 		.4byte	.LASF80
 773 0407 05       		.byte	0x5
 774 0408 7D       		.byte	0x7d
 775 0409 A9000000 		.4byte	0xa9
 776 040d 72       		.byte	0x72
 777 040e 0A       		.uleb128 0xa
 778 040f 00020000 		.4byte	.LASF81
 779 0413 05       		.byte	0x5
 780 0414 7E       		.byte	0x7e
 781 0415 A9000000 		.4byte	0xa9
 782 0419 73       		.byte	0x73
 783 041a 0A       		.uleb128 0xa
 784 041b 94110000 		.4byte	.LASF82
 785 041f 05       		.byte	0x5
 786 0420 80       		.byte	0x80
 787 0421 BF000000 		.4byte	0xbf
 788 0425 74       		.byte	0x74
 789 0426 0A       		.uleb128 0xa
 790 0427 47100000 		.4byte	.LASF83
 791 042b 05       		.byte	0x5
 792 042c 81       		.byte	0x81
 793 042d BF000000 		.4byte	0xbf
 794 0431 76       		.byte	0x76
 795 0432 0A       		.uleb128 0xa
 796 0433 9A0B0000 		.4byte	.LASF84
 797 0437 05       		.byte	0x5
 798 0438 82       		.byte	0x82
 799 0439 BF000000 		.4byte	0xbf
 800 043d 78       		.byte	0x78
 801 043e 0A       		.uleb128 0xa
 802 043f F5060000 		.4byte	.LASF85
 803 0443 05       		.byte	0x5
 804 0444 83       		.byte	0x83
 805 0445 BF000000 		.4byte	0xbf
 806 0449 7A       		.byte	0x7a
 807 044a 0A       		.uleb128 0xa
 808 044b 110D0000 		.4byte	.LASF86
 809 044f 05       		.byte	0x5
 810 0450 86       		.byte	0x86
 811 0451 A9000000 		.4byte	0xa9
 812 0455 7C       		.byte	0x7c
 813 0456 0A       		.uleb128 0xa
 814 0457 63170000 		.4byte	.LASF87
 815 045b 05       		.byte	0x5
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 54


 816 045c 87       		.byte	0x87
 817 045d A9000000 		.4byte	0xa9
 818 0461 7D       		.byte	0x7d
 819 0462 0A       		.uleb128 0xa
 820 0463 87060000 		.4byte	.LASF88
 821 0467 05       		.byte	0x5
 822 0468 88       		.byte	0x88
 823 0469 A9000000 		.4byte	0xa9
 824 046d 7E       		.byte	0x7e
 825 046e 0A       		.uleb128 0xa
 826 046f EC050000 		.4byte	.LASF89
 827 0473 05       		.byte	0x5
 828 0474 89       		.byte	0x89
 829 0475 A9000000 		.4byte	0xa9
 830 0479 7F       		.byte	0x7f
 831 047a 0A       		.uleb128 0xa
 832 047b 0A070000 		.4byte	.LASF90
 833 047f 05       		.byte	0x5
 834 0480 8A       		.byte	0x8a
 835 0481 A9000000 		.4byte	0xa9
 836 0485 80       		.byte	0x80
 837 0486 0A       		.uleb128 0xa
 838 0487 AF000000 		.4byte	.LASF91
 839 048b 05       		.byte	0x5
 840 048c 8D       		.byte	0x8d
 841 048d D5000000 		.4byte	0xd5
 842 0491 84       		.byte	0x84
 843 0492 0A       		.uleb128 0xa
 844 0493 550E0000 		.4byte	.LASF92
 845 0497 05       		.byte	0x5
 846 0498 8E       		.byte	0x8e
 847 0499 D5000000 		.4byte	0xd5
 848 049d 88       		.byte	0x88
 849 049e 0A       		.uleb128 0xa
 850 049f 120F0000 		.4byte	.LASF93
 851 04a3 05       		.byte	0x5
 852 04a4 8F       		.byte	0x8f
 853 04a5 D5000000 		.4byte	0xd5
 854 04a9 8C       		.byte	0x8c
 855 04aa 0A       		.uleb128 0xa
 856 04ab CA150000 		.4byte	.LASF94
 857 04af 05       		.byte	0x5
 858 04b0 90       		.byte	0x90
 859 04b1 D5000000 		.4byte	0xd5
 860 04b5 90       		.byte	0x90
 861 04b6 0A       		.uleb128 0xa
 862 04b7 A0130000 		.4byte	.LASF95
 863 04bb 05       		.byte	0x5
 864 04bc 91       		.byte	0x91
 865 04bd D5000000 		.4byte	0xd5
 866 04c1 94       		.byte	0x94
 867 04c2 0A       		.uleb128 0xa
 868 04c3 08050000 		.4byte	.LASF96
 869 04c7 05       		.byte	0x5
 870 04c8 92       		.byte	0x92
 871 04c9 D5000000 		.4byte	0xd5
 872 04cd 98       		.byte	0x98
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 55


 873 04ce 0A       		.uleb128 0xa
 874 04cf A3140000 		.4byte	.LASF97
 875 04d3 05       		.byte	0x5
 876 04d4 93       		.byte	0x93
 877 04d5 D5000000 		.4byte	0xd5
 878 04d9 9C       		.byte	0x9c
 879 04da 0A       		.uleb128 0xa
 880 04db 600A0000 		.4byte	.LASF98
 881 04df 05       		.byte	0x5
 882 04e0 94       		.byte	0x94
 883 04e1 D5000000 		.4byte	0xd5
 884 04e5 A0       		.byte	0xa0
 885 04e6 0A       		.uleb128 0xa
 886 04e7 99010000 		.4byte	.LASF99
 887 04eb 05       		.byte	0x5
 888 04ec 95       		.byte	0x95
 889 04ed BF000000 		.4byte	0xbf
 890 04f1 A4       		.byte	0xa4
 891 04f2 0A       		.uleb128 0xa
 892 04f3 75110000 		.4byte	.LASF100
 893 04f7 05       		.byte	0x5
 894 04f8 96       		.byte	0x96
 895 04f9 BF000000 		.4byte	0xbf
 896 04fd A6       		.byte	0xa6
 897 04fe 0A       		.uleb128 0xa
 898 04ff 52150000 		.4byte	.LASF101
 899 0503 05       		.byte	0x5
 900 0504 97       		.byte	0x97
 901 0505 BF000000 		.4byte	0xbf
 902 0509 A8       		.byte	0xa8
 903 050a 0A       		.uleb128 0xa
 904 050b 3C0D0000 		.4byte	.LASF102
 905 050f 05       		.byte	0x5
 906 0510 98       		.byte	0x98
 907 0511 BF000000 		.4byte	0xbf
 908 0515 AA       		.byte	0xaa
 909 0516 0A       		.uleb128 0xa
 910 0517 B3030000 		.4byte	.LASF103
 911 051b 05       		.byte	0x5
 912 051c 99       		.byte	0x99
 913 051d BF000000 		.4byte	0xbf
 914 0521 AC       		.byte	0xac
 915 0522 0A       		.uleb128 0xa
 916 0523 9B0F0000 		.4byte	.LASF104
 917 0527 05       		.byte	0x5
 918 0528 9A       		.byte	0x9a
 919 0529 BF000000 		.4byte	0xbf
 920 052d AE       		.byte	0xae
 921 052e 0A       		.uleb128 0xa
 922 052f 18150000 		.4byte	.LASF105
 923 0533 05       		.byte	0x5
 924 0534 9D       		.byte	0x9d
 925 0535 BF000000 		.4byte	0xbf
 926 0539 B0       		.byte	0xb0
 927 053a 0A       		.uleb128 0xa
 928 053b 74000000 		.4byte	.LASF106
 929 053f 05       		.byte	0x5
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 56


 930 0540 9E       		.byte	0x9e
 931 0541 D5000000 		.4byte	0xd5
 932 0545 B4       		.byte	0xb4
 933 0546 00       		.byte	0
 934 0547 04       		.uleb128 0x4
 935 0548 82150000 		.4byte	.LASF107
 936 054c 05       		.byte	0x5
 937 054d 9F       		.byte	0x9f
 938 054e 36010000 		.4byte	0x136
 939 0552 0B       		.uleb128 0xb
 940 0553 02       		.byte	0x2
 941 0554 65000000 		.4byte	0x65
 942 0558 06       		.byte	0x6
 943 0559 24       		.byte	0x24
 944 055a 13090000 		.4byte	0x913
 945 055e 0C       		.uleb128 0xc
 946 055f A10D0000 		.4byte	.LASF108
 947 0563 71       		.sleb128 -15
 948 0564 0C       		.uleb128 0xc
 949 0565 51120000 		.4byte	.LASF109
 950 0569 72       		.sleb128 -14
 951 056a 0C       		.uleb128 0xc
 952 056b 9C170000 		.4byte	.LASF110
 953 056f 73       		.sleb128 -13
 954 0570 0C       		.uleb128 0xc
 955 0571 49050000 		.4byte	.LASF111
 956 0575 74       		.sleb128 -12
 957 0576 0C       		.uleb128 0xc
 958 0577 470E0000 		.4byte	.LASF112
 959 057b 75       		.sleb128 -11
 960 057c 0C       		.uleb128 0xc
 961 057d 0C160000 		.4byte	.LASF113
 962 0581 76       		.sleb128 -10
 963 0582 0C       		.uleb128 0xc
 964 0583 97070000 		.4byte	.LASF114
 965 0587 7B       		.sleb128 -5
 966 0588 0C       		.uleb128 0xc
 967 0589 FA150000 		.4byte	.LASF115
 968 058d 7C       		.sleb128 -4
 969 058e 0C       		.uleb128 0xc
 970 058f 16040000 		.4byte	.LASF116
 971 0593 7E       		.sleb128 -2
 972 0594 0C       		.uleb128 0xc
 973 0595 DD140000 		.4byte	.LASF117
 974 0599 7F       		.sleb128 -1
 975 059a 0D       		.uleb128 0xd
 976 059b A3180000 		.4byte	.LASF118
 977 059f 00       		.byte	0
 978 05a0 0D       		.uleb128 0xd
 979 05a1 A90F0000 		.4byte	.LASF119
 980 05a5 01       		.byte	0x1
 981 05a6 0D       		.uleb128 0xd
 982 05a7 99020000 		.4byte	.LASF120
 983 05ab 02       		.byte	0x2
 984 05ac 0D       		.uleb128 0xd
 985 05ad F6130000 		.4byte	.LASF121
 986 05b1 03       		.byte	0x3
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 57


 987 05b2 0D       		.uleb128 0xd
 988 05b3 AE0A0000 		.4byte	.LASF122
 989 05b7 04       		.byte	0x4
 990 05b8 0D       		.uleb128 0xd
 991 05b9 18180000 		.4byte	.LASF123
 992 05bd 05       		.byte	0x5
 993 05be 0D       		.uleb128 0xd
 994 05bf EB0E0000 		.4byte	.LASF124
 995 05c3 06       		.byte	0x6
 996 05c4 0D       		.uleb128 0xd
 997 05c5 B4050000 		.4byte	.LASF125
 998 05c9 07       		.byte	0x7
 999 05ca 0D       		.uleb128 0xd
 1000 05cb 68130000 		.4byte	.LASF126
 1001 05cf 08       		.byte	0x8
 1002 05d0 0D       		.uleb128 0xd
 1003 05d1 440A0000 		.4byte	.LASF127
 1004 05d5 09       		.byte	0x9
 1005 05d6 0D       		.uleb128 0xd
 1006 05d7 CA0A0000 		.4byte	.LASF128
 1007 05db 0A       		.byte	0xa
 1008 05dc 0D       		.uleb128 0xd
 1009 05dd 32080000 		.4byte	.LASF129
 1010 05e1 0B       		.byte	0xb
 1011 05e2 0D       		.uleb128 0xd
 1012 05e3 CE110000 		.4byte	.LASF130
 1013 05e7 0C       		.byte	0xc
 1014 05e8 0D       		.uleb128 0xd
 1015 05e9 2B010000 		.4byte	.LASF131
 1016 05ed 0D       		.byte	0xd
 1017 05ee 0D       		.uleb128 0xd
 1018 05ef FF120000 		.4byte	.LASF132
 1019 05f3 0E       		.byte	0xe
 1020 05f4 0D       		.uleb128 0xd
 1021 05f5 40000000 		.4byte	.LASF133
 1022 05f9 0F       		.byte	0xf
 1023 05fa 0D       		.uleb128 0xd
 1024 05fb 0E170000 		.4byte	.LASF134
 1025 05ff 10       		.byte	0x10
 1026 0600 0D       		.uleb128 0xd
 1027 0601 260D0000 		.4byte	.LASF135
 1028 0605 11       		.byte	0x11
 1029 0606 0D       		.uleb128 0xd
 1030 0607 34050000 		.4byte	.LASF136
 1031 060b 12       		.byte	0x12
 1032 060c 0D       		.uleb128 0xd
 1033 060d F00C0000 		.4byte	.LASF137
 1034 0611 13       		.byte	0x13
 1035 0612 0D       		.uleb128 0xd
 1036 0613 7D020000 		.4byte	.LASF138
 1037 0617 14       		.byte	0x14
 1038 0618 0D       		.uleb128 0xd
 1039 0619 48070000 		.4byte	.LASF139
 1040 061d 15       		.byte	0x15
 1041 061e 0D       		.uleb128 0xd
 1042 061f 090B0000 		.4byte	.LASF140
 1043 0623 16       		.byte	0x16
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 58


 1044 0624 0D       		.uleb128 0xd
 1045 0625 40020000 		.4byte	.LASF141
 1046 0629 17       		.byte	0x17
 1047 062a 0D       		.uleb128 0xd
 1048 062b EB110000 		.4byte	.LASF142
 1049 062f 18       		.byte	0x18
 1050 0630 0D       		.uleb128 0xd
 1051 0631 850D0000 		.4byte	.LASF143
 1052 0635 19       		.byte	0x19
 1053 0636 0D       		.uleb128 0xd
 1054 0637 FA000000 		.4byte	.LASF144
 1055 063b 1A       		.byte	0x1a
 1056 063c 0D       		.uleb128 0xd
 1057 063d D1080000 		.4byte	.LASF145
 1058 0641 1B       		.byte	0x1b
 1059 0642 0D       		.uleb128 0xd
 1060 0643 76190000 		.4byte	.LASF146
 1061 0647 1C       		.byte	0x1c
 1062 0648 0D       		.uleb128 0xd
 1063 0649 8E160000 		.4byte	.LASF147
 1064 064d 1D       		.byte	0x1d
 1065 064e 0D       		.uleb128 0xd
 1066 064f 84130000 		.4byte	.LASF148
 1067 0653 1E       		.byte	0x1e
 1068 0654 0D       		.uleb128 0xd
 1069 0655 1C130000 		.4byte	.LASF149
 1070 0659 1F       		.byte	0x1f
 1071 065a 0D       		.uleb128 0xd
 1072 065b 49110000 		.4byte	.LASF150
 1073 065f 20       		.byte	0x20
 1074 0660 0D       		.uleb128 0xd
 1075 0661 4F080000 		.4byte	.LASF151
 1076 0665 21       		.byte	0x21
 1077 0666 0D       		.uleb128 0xd
 1078 0667 34180000 		.4byte	.LASF152
 1079 066b 22       		.byte	0x22
 1080 066c 0D       		.uleb128 0xd
 1081 066d 1D0C0000 		.4byte	.LASF153
 1082 0671 23       		.byte	0x23
 1083 0672 0D       		.uleb128 0xd
 1084 0673 D6010000 		.4byte	.LASF154
 1085 0677 24       		.byte	0x24
 1086 0678 0D       		.uleb128 0xd
 1087 0679 E2120000 		.4byte	.LASF155
 1088 067d 25       		.byte	0x25
 1089 067e 0D       		.uleb128 0xd
 1090 067f 1E070000 		.4byte	.LASF156
 1091 0683 26       		.byte	0x26
 1092 0684 0D       		.uleb128 0xd
 1093 0685 30170000 		.4byte	.LASF157
 1094 0689 27       		.byte	0x27
 1095 068a 0D       		.uleb128 0xd
 1096 068b F50D0000 		.4byte	.LASF158
 1097 068f 28       		.byte	0x28
 1098 0690 0D       		.uleb128 0xd
 1099 0691 A3070000 		.4byte	.LASF159
 1100 0695 29       		.byte	0x29
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 59


 1101 0696 0D       		.uleb128 0xd
 1102 0697 BB0E0000 		.4byte	.LASF160
 1103 069b 2A       		.byte	0x2a
 1104 069c 0D       		.uleb128 0xd
 1105 069d C9130000 		.4byte	.LASF161
 1106 06a1 2B       		.byte	0x2b
 1107 06a2 0D       		.uleb128 0xd
 1108 06a3 16010000 		.4byte	.LASF162
 1109 06a7 2C       		.byte	0x2c
 1110 06a8 0D       		.uleb128 0xd
 1111 06a9 4B060000 		.4byte	.LASF163
 1112 06ad 2D       		.byte	0x2d
 1113 06ae 0D       		.uleb128 0xd
 1114 06af CB0D0000 		.4byte	.LASF164
 1115 06b3 2E       		.byte	0x2e
 1116 06b4 0D       		.uleb128 0xd
 1117 06b5 A9120000 		.4byte	.LASF165
 1118 06b9 2F       		.byte	0x2f
 1119 06ba 0D       		.uleb128 0xd
 1120 06bb 92190000 		.4byte	.LASF166
 1121 06bf 30       		.byte	0x30
 1122 06c0 0D       		.uleb128 0xd
 1123 06c1 D2070000 		.4byte	.LASF167
 1124 06c5 31       		.byte	0x31
 1125 06c6 0D       		.uleb128 0xd
 1126 06c7 87140000 		.4byte	.LASF168
 1127 06cb 32       		.byte	0x32
 1128 06cc 0D       		.uleb128 0xd
 1129 06cd 670B0000 		.4byte	.LASF169
 1130 06d1 33       		.byte	0x33
 1131 06d2 0D       		.uleb128 0xd
 1132 06d3 14000000 		.4byte	.LASF170
 1133 06d7 34       		.byte	0x34
 1134 06d8 0D       		.uleb128 0xd
 1135 06d9 7F0F0000 		.4byte	.LASF171
 1136 06dd 35       		.byte	0x35
 1137 06de 0D       		.uleb128 0xd
 1138 06df 5E150000 		.4byte	.LASF172
 1139 06e3 36       		.byte	0x36
 1140 06e4 0D       		.uleb128 0xd
 1141 06e5 C9160000 		.4byte	.LASF173
 1142 06e9 37       		.byte	0x37
 1143 06ea 0D       		.uleb128 0xd
 1144 06eb 920A0000 		.4byte	.LASF174
 1145 06ef 38       		.byte	0x38
 1146 06f0 0D       		.uleb128 0xd
 1147 06f1 C6000000 		.4byte	.LASF175
 1148 06f5 39       		.byte	0x39
 1149 06f6 0D       		.uleb128 0xd
 1150 06f7 80170000 		.4byte	.LASF176
 1151 06fb 3A       		.byte	0x3a
 1152 06fc 0D       		.uleb128 0xd
 1153 06fd 630F0000 		.4byte	.LASF177
 1154 0701 3B       		.byte	0x3b
 1155 0702 0D       		.uleb128 0xd
 1156 0703 0C0A0000 		.4byte	.LASF178
 1157 0707 3C       		.byte	0x3c
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 60


 1158 0708 0D       		.uleb128 0xd
 1159 0709 C9180000 		.4byte	.LASF179
 1160 070d 3D       		.byte	0x3d
 1161 070e 0D       		.uleb128 0xd
 1162 070f D20F0000 		.4byte	.LASF180
 1163 0713 3E       		.byte	0x3e
 1164 0714 0D       		.uleb128 0xd
 1165 0715 CA020000 		.4byte	.LASF181
 1166 0719 3F       		.byte	0x3f
 1167 071a 0D       		.uleb128 0xd
 1168 071b 12140000 		.4byte	.LASF182
 1169 071f 40       		.byte	0x40
 1170 0720 0D       		.uleb128 0xd
 1171 0721 EC0A0000 		.4byte	.LASF183
 1172 0725 41       		.byte	0x41
 1173 0726 0D       		.uleb128 0xd
 1174 0727 C1030000 		.4byte	.LASF184
 1175 072b 42       		.byte	0x42
 1176 072c 0D       		.uleb128 0xd
 1177 072d FC140000 		.4byte	.LASF185
 1178 0731 43       		.byte	0x43
 1179 0732 0D       		.uleb128 0xd
 1180 0733 C00B0000 		.4byte	.LASF186
 1181 0737 44       		.byte	0x44
 1182 0738 0D       		.uleb128 0xd
 1183 0739 FA180000 		.4byte	.LASF187
 1184 073d 45       		.byte	0x45
 1185 073e 0D       		.uleb128 0xd
 1186 073f F40F0000 		.4byte	.LASF188
 1187 0743 46       		.byte	0x46
 1188 0744 0D       		.uleb128 0xd
 1189 0745 6B060000 		.4byte	.LASF189
 1190 0749 47       		.byte	0x47
 1191 074a 0D       		.uleb128 0xd
 1192 074b 50140000 		.4byte	.LASF190
 1193 074f 48       		.byte	0x48
 1194 0750 0D       		.uleb128 0xd
 1195 0751 2E0B0000 		.4byte	.LASF191
 1196 0755 49       		.byte	0x49
 1197 0756 0D       		.uleb128 0xd
 1198 0757 48010000 		.4byte	.LASF192
 1199 075b 4A       		.byte	0x4a
 1200 075c 0D       		.uleb128 0xd
 1201 075d 470F0000 		.4byte	.LASF193
 1202 0761 4B       		.byte	0x4b
 1203 0762 0D       		.uleb128 0xd
 1204 0763 10100000 		.4byte	.LASF194
 1205 0767 4C       		.byte	0x4c
 1206 0768 0D       		.uleb128 0xd
 1207 0769 9A060000 		.4byte	.LASF195
 1208 076d 4D       		.byte	0x4d
 1209 076e 0D       		.uleb128 0xd
 1210 076f 4B130000 		.4byte	.LASF196
 1211 0773 4E       		.byte	0x4e
 1212 0774 0D       		.uleb128 0xd
 1213 0775 4A0B0000 		.4byte	.LASF197
 1214 0779 4F       		.byte	0x4f
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 61


 1215 077a 0D       		.uleb128 0xd
 1216 077b 64010000 		.4byte	.LASF198
 1217 077f 50       		.byte	0x50
 1218 0780 0D       		.uleb128 0xd
 1219 0781 09120000 		.4byte	.LASF199
 1220 0785 51       		.byte	0x51
 1221 0786 0D       		.uleb128 0xd
 1222 0787 73080000 		.4byte	.LASF200
 1223 078b 52       		.byte	0x52
 1224 078c 0D       		.uleb128 0xd
 1225 078d 61180000 		.4byte	.LASF201
 1226 0791 53       		.byte	0x53
 1227 0792 0D       		.uleb128 0xd
 1228 0793 30190000 		.4byte	.LASF202
 1229 0797 54       		.byte	0x54
 1230 0798 0D       		.uleb128 0xd
 1231 0799 3A0C0000 		.4byte	.LASF203
 1232 079d 55       		.byte	0x55
 1233 079e 0D       		.uleb128 0xd
 1234 079f 270F0000 		.4byte	.LASF204
 1235 07a3 56       		.byte	0x56
 1236 07a4 0D       		.uleb128 0xd
 1237 07a5 05060000 		.4byte	.LASF205
 1238 07a9 57       		.byte	0x57
 1239 07aa 0D       		.uleb128 0xd
 1240 07ab A7190000 		.4byte	.LASF206
 1241 07af 58       		.byte	0x58
 1242 07b0 0D       		.uleb128 0xd
 1243 07b1 B3100000 		.4byte	.LASF207
 1244 07b5 59       		.byte	0x59
 1245 07b6 0D       		.uleb128 0xd
 1246 07b7 4C190000 		.4byte	.LASF208
 1247 07bb 5A       		.byte	0x5a
 1248 07bc 0D       		.uleb128 0xd
 1249 07bd AC0D0000 		.4byte	.LASF209
 1250 07c1 5B       		.byte	0x5b
 1251 07c2 0D       		.uleb128 0xd
 1252 07c3 FC030000 		.4byte	.LASF210
 1253 07c7 5C       		.byte	0x5c
 1254 07c8 0D       		.uleb128 0xd
 1255 07c9 38150000 		.4byte	.LASF211
 1256 07cd 5D       		.byte	0x5d
 1257 07ce 0D       		.uleb128 0xd
 1258 07cf 03090000 		.4byte	.LASF212
 1259 07d3 5E       		.byte	0x5e
 1260 07d4 0D       		.uleb128 0xd
 1261 07d5 16190000 		.4byte	.LASF213
 1262 07d9 5F       		.byte	0x5f
 1263 07da 0D       		.uleb128 0xd
 1264 07db 2D100000 		.4byte	.LASF214
 1265 07df 60       		.byte	0x60
 1266 07e0 0D       		.uleb128 0xd
 1267 07e1 34030000 		.4byte	.LASF215
 1268 07e5 61       		.byte	0x61
 1269 07e6 0D       		.uleb128 0xd
 1270 07e7 1C160000 		.4byte	.LASF216
 1271 07eb 62       		.byte	0x62
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 62


 1272 07ec 0D       		.uleb128 0xd
 1273 07ed C1090000 		.4byte	.LASF217
 1274 07f1 63       		.byte	0x63
 1275 07f2 0D       		.uleb128 0xd
 1276 07f3 C7190000 		.4byte	.LASF218
 1277 07f7 64       		.byte	0x64
 1278 07f8 0D       		.uleb128 0xd
 1279 07f9 D3100000 		.4byte	.LASF219
 1280 07fd 65       		.byte	0x65
 1281 07fe 0D       		.uleb128 0xd
 1282 07ff B8070000 		.4byte	.LASF220
 1283 0803 66       		.byte	0x66
 1284 0804 0D       		.uleb128 0xd
 1285 0805 92150000 		.4byte	.LASF221
 1286 0809 67       		.byte	0x67
 1287 080a 0D       		.uleb128 0xd
 1288 080b 520C0000 		.4byte	.LASF222
 1289 080f 68       		.byte	0x68
 1290 0810 0D       		.uleb128 0xd
 1291 0811 17020000 		.4byte	.LASF223
 1292 0815 69       		.byte	0x69
 1293 0816 0D       		.uleb128 0xd
 1294 0817 5A100000 		.4byte	.LASF224
 1295 081b 6A       		.byte	0x6a
 1296 081c 0D       		.uleb128 0xd
 1297 081d 63070000 		.4byte	.LASF225
 1298 0821 6B       		.byte	0x6b
 1299 0822 0D       		.uleb128 0xd
 1300 0823 FD170000 		.4byte	.LASF226
 1301 0827 6C       		.byte	0x6c
 1302 0828 0D       		.uleb128 0xd
 1303 0829 D00E0000 		.4byte	.LASF227
 1304 082d 6D       		.byte	0x6d
 1305 082e 0D       		.uleb128 0xd
 1306 082f 99050000 		.4byte	.LASF228
 1307 0833 6E       		.byte	0x6e
 1308 0834 0D       		.uleb128 0xd
 1309 0835 73160000 		.4byte	.LASF229
 1310 0839 6F       		.byte	0x6f
 1311 083a 0D       		.uleb128 0xd
 1312 083b 290A0000 		.4byte	.LASF230
 1313 083f 70       		.byte	0x70
 1314 0840 0D       		.uleb128 0xd
 1315 0841 59000000 		.4byte	.LASF231
 1316 0845 71       		.byte	0x71
 1317 0846 0D       		.uleb128 0xd
 1318 0847 28110000 		.4byte	.LASF232
 1319 084b 72       		.byte	0x72
 1320 084c 0D       		.uleb128 0xd
 1321 084d 5F050000 		.4byte	.LASF233
 1322 0851 73       		.byte	0x73
 1323 0852 0D       		.uleb128 0xd
 1324 0853 DF150000 		.4byte	.LASF234
 1325 0857 74       		.byte	0x74
 1326 0858 0D       		.uleb128 0xd
 1327 0859 B90C0000 		.4byte	.LASF235
 1328 085d 75       		.byte	0x75
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 63


 1329 085e 0D       		.uleb128 0xd
 1330 085f 65120000 		.4byte	.LASF236
 1331 0863 76       		.byte	0x76
 1332 0864 0D       		.uleb128 0xd
 1333 0865 0C030000 		.4byte	.LASF237
 1334 0869 77       		.byte	0x77
 1335 086a 0D       		.uleb128 0xd
 1336 086b 6C140000 		.4byte	.LASF238
 1337 086f 78       		.byte	0x78
 1338 0870 0D       		.uleb128 0xd
 1339 0871 F1020000 		.4byte	.LASF239
 1340 0875 79       		.byte	0x79
 1341 0876 0D       		.uleb128 0xd
 1342 0877 CF170000 		.4byte	.LASF240
 1343 087b 7A       		.byte	0x7a
 1344 087c 0D       		.uleb128 0xd
 1345 087d 7B0E0000 		.4byte	.LASF241
 1346 0881 7B       		.byte	0x7b
 1347 0882 0D       		.uleb128 0xd
 1348 0883 7A050000 		.4byte	.LASF242
 1349 0887 7C       		.byte	0x7c
 1350 0888 0D       		.uleb128 0xd
 1351 0889 36160000 		.4byte	.LASF243
 1352 088d 7D       		.byte	0x7d
 1353 088e 0D       		.uleb128 0xd
 1354 088f DB090000 		.4byte	.LASF244
 1355 0893 7E       		.byte	0x7e
 1356 0894 0D       		.uleb128 0xd
 1357 0895 ED080000 		.4byte	.LASF245
 1358 0899 7F       		.byte	0x7f
 1359 089a 0D       		.uleb128 0xd
 1360 089b ED100000 		.4byte	.LASF246
 1361 089f 80       		.byte	0x80
 1362 08a0 0D       		.uleb128 0xd
 1363 08a1 1E050000 		.4byte	.LASF247
 1364 08a5 81       		.byte	0x81
 1365 08a6 0D       		.uleb128 0xd
 1366 08a7 AC150000 		.4byte	.LASF248
 1367 08ab 82       		.byte	0x82
 1368 08ac 0D       		.uleb128 0xd
 1369 08ad 6C0C0000 		.4byte	.LASF249
 1370 08b1 83       		.byte	0x83
 1371 08b2 0D       		.uleb128 0xd
 1372 08b3 98000000 		.4byte	.LASF250
 1373 08b7 84       		.byte	0x84
 1374 08b8 0D       		.uleb128 0xd
 1375 08b9 BA080000 		.4byte	.LASF251
 1376 08bd 85       		.byte	0x85
 1377 08be 0D       		.uleb128 0xd
 1378 08bf C6140000 		.4byte	.LASF252
 1379 08c3 86       		.byte	0x86
 1380 08c4 0D       		.uleb128 0xd
 1381 08c5 930C0000 		.4byte	.LASF253
 1382 08c9 87       		.byte	0x87
 1383 08ca 0D       		.uleb128 0xd
 1384 08cb DD030000 		.4byte	.LASF254
 1385 08cf 88       		.byte	0x88
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 64


 1386 08d0 0D       		.uleb128 0xd
 1387 08d1 D5050000 		.4byte	.LASF255
 1388 08d5 89       		.byte	0x89
 1389 08d6 0D       		.uleb128 0xd
 1390 08d7 B7170000 		.4byte	.LASF256
 1391 08db 8A       		.byte	0x8a
 1392 08dc 0D       		.uleb128 0xd
 1393 08dd 84090000 		.4byte	.LASF257
 1394 08e1 8B       		.byte	0x8b
 1395 08e2 0D       		.uleb128 0xd
 1396 08e3 F1090000 		.4byte	.LASF258
 1397 08e7 8C       		.byte	0x8c
 1398 08e8 0D       		.uleb128 0xd
 1399 08e9 6D090000 		.4byte	.LASF259
 1400 08ed 8D       		.byte	0x8d
 1401 08ee 0D       		.uleb128 0xd
 1402 08ef B5130000 		.4byte	.LASF260
 1403 08f3 8E       		.byte	0x8e
 1404 08f4 0D       		.uleb128 0xd
 1405 08f5 9D0E0000 		.4byte	.LASF261
 1406 08f9 8F       		.byte	0x8f
 1407 08fa 0D       		.uleb128 0xd
 1408 08fb B7060000 		.4byte	.LASF262
 1409 08ff 90       		.byte	0x90
 1410 0900 0D       		.uleb128 0xd
 1411 0901 010C0000 		.4byte	.LASF263
 1412 0905 91       		.byte	0x91
 1413 0906 0D       		.uleb128 0xd
 1414 0907 A8090000 		.4byte	.LASF264
 1415 090b 92       		.byte	0x92
 1416 090c 0D       		.uleb128 0xd
 1417 090d AF0B0000 		.4byte	.LASF265
 1418 0911 F0       		.byte	0xf0
 1419 0912 00       		.byte	0
 1420 0913 04       		.uleb128 0x4
 1421 0914 A5080000 		.4byte	.LASF266
 1422 0918 06       		.byte	0x6
 1423 0919 F4       		.byte	0xf4
 1424 091a 52050000 		.4byte	0x552
 1425 091e 0E       		.uleb128 0xe
 1426 091f 040E     		.2byte	0xe04
 1427 0921 02       		.byte	0x2
 1428 0922 9B01     		.2byte	0x19b
 1429 0924 DA090000 		.4byte	0x9da
 1430 0928 0F       		.uleb128 0xf
 1431 0929 00060000 		.4byte	.LASF267
 1432 092d 02       		.byte	0x2
 1433 092e 9D01     		.2byte	0x19d
 1434 0930 DA090000 		.4byte	0x9da
 1435 0934 00       		.byte	0
 1436 0935 0F       		.uleb128 0xf
 1437 0936 8A110000 		.4byte	.LASF268
 1438 093a 02       		.byte	0x2
 1439 093b 9E01     		.2byte	0x19e
 1440 093d DF090000 		.4byte	0x9df
 1441 0941 20       		.byte	0x20
 1442 0942 0F       		.uleb128 0xf
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 65


 1443 0943 F0160000 		.4byte	.LASF269
 1444 0947 02       		.byte	0x2
 1445 0948 9F01     		.2byte	0x19f
 1446 094a EF090000 		.4byte	0x9ef
 1447 094e 80       		.byte	0x80
 1448 094f 0F       		.uleb128 0xf
 1449 0950 BF180000 		.4byte	.LASF270
 1450 0954 02       		.byte	0x2
 1451 0955 A001     		.2byte	0x1a0
 1452 0957 DF090000 		.4byte	0x9df
 1453 095b A0       		.byte	0xa0
 1454 095c 10       		.uleb128 0x10
 1455 095d 50180000 		.4byte	.LASF271
 1456 0961 02       		.byte	0x2
 1457 0962 A101     		.2byte	0x1a1
 1458 0964 F4090000 		.4byte	0x9f4
 1459 0968 0001     		.2byte	0x100
 1460 096a 10       		.uleb128 0x10
 1461 096b A6110000 		.4byte	.LASF272
 1462 096f 02       		.byte	0x2
 1463 0970 A201     		.2byte	0x1a2
 1464 0972 DF090000 		.4byte	0x9df
 1465 0976 2001     		.2byte	0x120
 1466 0978 10       		.uleb128 0x10
 1467 0979 0C0D0000 		.4byte	.LASF273
 1468 097d 02       		.byte	0x2
 1469 097e A301     		.2byte	0x1a3
 1470 0980 F9090000 		.4byte	0x9f9
 1471 0984 8001     		.2byte	0x180
 1472 0986 10       		.uleb128 0x10
 1473 0987 B0110000 		.4byte	.LASF274
 1474 098b 02       		.byte	0x2
 1475 098c A401     		.2byte	0x1a4
 1476 098e DF090000 		.4byte	0x9df
 1477 0992 A001     		.2byte	0x1a0
 1478 0994 10       		.uleb128 0x10
 1479 0995 F5160000 		.4byte	.LASF275
 1480 0999 02       		.byte	0x2
 1481 099a A501     		.2byte	0x1a5
 1482 099c FE090000 		.4byte	0x9fe
 1483 09a0 0002     		.2byte	0x200
 1484 09a2 10       		.uleb128 0x10
 1485 09a3 BA110000 		.4byte	.LASF276
 1486 09a7 02       		.byte	0x2
 1487 09a8 A601     		.2byte	0x1a6
 1488 09aa 030A0000 		.4byte	0xa03
 1489 09ae 2002     		.2byte	0x220
 1490 09b0 11       		.uleb128 0x11
 1491 09b1 495000   		.ascii	"IP\000"
 1492 09b4 02       		.byte	0x2
 1493 09b5 A701     		.2byte	0x1a7
 1494 09b7 230A0000 		.4byte	0xa23
 1495 09bb 0003     		.2byte	0x300
 1496 09bd 10       		.uleb128 0x10
 1497 09be C4110000 		.4byte	.LASF277
 1498 09c2 02       		.byte	0x2
 1499 09c3 A801     		.2byte	0x1a8
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 66


 1500 09c5 280A0000 		.4byte	0xa28
 1501 09c9 F003     		.2byte	0x3f0
 1502 09cb 10       		.uleb128 0x10
 1503 09cc 03110000 		.4byte	.LASF278
 1504 09d0 02       		.byte	0x2
 1505 09d1 A901     		.2byte	0x1a9
 1506 09d3 E0000000 		.4byte	0xe0
 1507 09d7 000E     		.2byte	0xe00
 1508 09d9 00       		.byte	0
 1509 09da 05       		.uleb128 0x5
 1510 09db 11010000 		.4byte	0x111
 1511 09df 07       		.uleb128 0x7
 1512 09e0 D5000000 		.4byte	0xd5
 1513 09e4 EF090000 		.4byte	0x9ef
 1514 09e8 08       		.uleb128 0x8
 1515 09e9 EA000000 		.4byte	0xea
 1516 09ed 17       		.byte	0x17
 1517 09ee 00       		.byte	0
 1518 09ef 05       		.uleb128 0x5
 1519 09f0 11010000 		.4byte	0x111
 1520 09f4 05       		.uleb128 0x5
 1521 09f5 11010000 		.4byte	0x111
 1522 09f9 05       		.uleb128 0x5
 1523 09fa 11010000 		.4byte	0x111
 1524 09fe 05       		.uleb128 0x5
 1525 09ff 11010000 		.4byte	0x111
 1526 0a03 07       		.uleb128 0x7
 1527 0a04 D5000000 		.4byte	0xd5
 1528 0a08 130A0000 		.4byte	0xa13
 1529 0a0c 08       		.uleb128 0x8
 1530 0a0d EA000000 		.4byte	0xea
 1531 0a11 37       		.byte	0x37
 1532 0a12 00       		.byte	0
 1533 0a13 07       		.uleb128 0x7
 1534 0a14 31010000 		.4byte	0x131
 1535 0a18 230A0000 		.4byte	0xa23
 1536 0a1c 08       		.uleb128 0x8
 1537 0a1d EA000000 		.4byte	0xea
 1538 0a21 EF       		.byte	0xef
 1539 0a22 00       		.byte	0
 1540 0a23 05       		.uleb128 0x5
 1541 0a24 130A0000 		.4byte	0xa13
 1542 0a28 07       		.uleb128 0x7
 1543 0a29 D5000000 		.4byte	0xd5
 1544 0a2d 390A0000 		.4byte	0xa39
 1545 0a31 12       		.uleb128 0x12
 1546 0a32 EA000000 		.4byte	0xea
 1547 0a36 8302     		.2byte	0x283
 1548 0a38 00       		.byte	0
 1549 0a39 13       		.uleb128 0x13
 1550 0a3a DE130000 		.4byte	.LASF279
 1551 0a3e 02       		.byte	0x2
 1552 0a3f AA01     		.2byte	0x1aa
 1553 0a41 1E090000 		.4byte	0x91e
 1554 0a45 14       		.uleb128 0x14
 1555 0a46 8C       		.byte	0x8c
 1556 0a47 02       		.byte	0x2
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 67


 1557 0a48 BD01     		.2byte	0x1bd
 1558 0a4a 600B0000 		.4byte	0xb60
 1559 0a4e 0F       		.uleb128 0xf
 1560 0a4f 45090000 		.4byte	.LASF280
 1561 0a53 02       		.byte	0x2
 1562 0a54 BF01     		.2byte	0x1bf
 1563 0a56 E5000000 		.4byte	0xe5
 1564 0a5a 00       		.byte	0
 1565 0a5b 0F       		.uleb128 0xf
 1566 0a5c F7140000 		.4byte	.LASF281
 1567 0a60 02       		.byte	0x2
 1568 0a61 C001     		.2byte	0x1c0
 1569 0a63 E0000000 		.4byte	0xe0
 1570 0a67 04       		.byte	0x4
 1571 0a68 0F       		.uleb128 0xf
 1572 0a69 3F140000 		.4byte	.LASF282
 1573 0a6d 02       		.byte	0x2
 1574 0a6e C101     		.2byte	0x1c1
 1575 0a70 E0000000 		.4byte	0xe0
 1576 0a74 08       		.byte	0x8
 1577 0a75 0F       		.uleb128 0xf
 1578 0a76 170C0000 		.4byte	.LASF283
 1579 0a7a 02       		.byte	0x2
 1580 0a7b C201     		.2byte	0x1c2
 1581 0a7d E0000000 		.4byte	0xe0
 1582 0a81 0C       		.byte	0xc
 1583 0a82 15       		.uleb128 0x15
 1584 0a83 53435200 		.ascii	"SCR\000"
 1585 0a87 02       		.byte	0x2
 1586 0a88 C301     		.2byte	0x1c3
 1587 0a8a E0000000 		.4byte	0xe0
 1588 0a8e 10       		.byte	0x10
 1589 0a8f 15       		.uleb128 0x15
 1590 0a90 43435200 		.ascii	"CCR\000"
 1591 0a94 02       		.byte	0x2
 1592 0a95 C401     		.2byte	0x1c4
 1593 0a97 E0000000 		.4byte	0xe0
 1594 0a9b 14       		.byte	0x14
 1595 0a9c 15       		.uleb128 0x15
 1596 0a9d 53485000 		.ascii	"SHP\000"
 1597 0aa1 02       		.byte	0x2
 1598 0aa2 C501     		.2byte	0x1c5
 1599 0aa4 700B0000 		.4byte	0xb70
 1600 0aa8 18       		.byte	0x18
 1601 0aa9 0F       		.uleb128 0xf
 1602 0aaa 1D090000 		.4byte	.LASF284
 1603 0aae 02       		.byte	0x2
 1604 0aaf C601     		.2byte	0x1c6
 1605 0ab1 E0000000 		.4byte	0xe0
 1606 0ab5 24       		.byte	0x24
 1607 0ab6 0F       		.uleb128 0xf
 1608 0ab7 C60D0000 		.4byte	.LASF285
 1609 0abb 02       		.byte	0x2
 1610 0abc C701     		.2byte	0x1c7
 1611 0abe E0000000 		.4byte	0xe0
 1612 0ac2 28       		.byte	0x28
 1613 0ac3 0F       		.uleb128 0xf
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 68


 1614 0ac4 E70A0000 		.4byte	.LASF286
 1615 0ac8 02       		.byte	0x2
 1616 0ac9 C801     		.2byte	0x1c8
 1617 0acb E0000000 		.4byte	0xe0
 1618 0acf 2C       		.byte	0x2c
 1619 0ad0 0F       		.uleb128 0xf
 1620 0ad1 31020000 		.4byte	.LASF287
 1621 0ad5 02       		.byte	0x2
 1622 0ad6 C901     		.2byte	0x1c9
 1623 0ad8 E0000000 		.4byte	0xe0
 1624 0adc 30       		.byte	0x30
 1625 0add 0F       		.uleb128 0xf
 1626 0ade 43110000 		.4byte	.LASF288
 1627 0ae2 02       		.byte	0x2
 1628 0ae3 CA01     		.2byte	0x1ca
 1629 0ae5 E0000000 		.4byte	0xe0
 1630 0ae9 34       		.byte	0x34
 1631 0aea 0F       		.uleb128 0xf
 1632 0aeb F1130000 		.4byte	.LASF289
 1633 0aef 02       		.byte	0x2
 1634 0af0 CB01     		.2byte	0x1cb
 1635 0af2 E0000000 		.4byte	0xe0
 1636 0af6 38       		.byte	0x38
 1637 0af7 0F       		.uleb128 0xf
 1638 0af8 EF0F0000 		.4byte	.LASF290
 1639 0afc 02       		.byte	0x2
 1640 0afd CC01     		.2byte	0x1cc
 1641 0aff E0000000 		.4byte	0xe0
 1642 0b03 3C       		.byte	0x3c
 1643 0b04 15       		.uleb128 0x15
 1644 0b05 50465200 		.ascii	"PFR\000"
 1645 0b09 02       		.byte	0x2
 1646 0b0a CD01     		.2byte	0x1cd
 1647 0b0c 7A0B0000 		.4byte	0xb7a
 1648 0b10 40       		.byte	0x40
 1649 0b11 15       		.uleb128 0x15
 1650 0b12 44465200 		.ascii	"DFR\000"
 1651 0b16 02       		.byte	0x2
 1652 0b17 CE01     		.2byte	0x1ce
 1653 0b19 E5000000 		.4byte	0xe5
 1654 0b1d 48       		.byte	0x48
 1655 0b1e 15       		.uleb128 0x15
 1656 0b1f 41445200 		.ascii	"ADR\000"
 1657 0b23 02       		.byte	0x2
 1658 0b24 CF01     		.2byte	0x1cf
 1659 0b26 E5000000 		.4byte	0xe5
 1660 0b2a 4C       		.byte	0x4c
 1661 0b2b 0F       		.uleb128 0xf
 1662 0b2c D0050000 		.4byte	.LASF291
 1663 0b30 02       		.byte	0x2
 1664 0b31 D001     		.2byte	0x1d0
 1665 0b33 840B0000 		.4byte	0xb84
 1666 0b37 50       		.byte	0x50
 1667 0b38 0F       		.uleb128 0xf
 1668 0b39 4D170000 		.4byte	.LASF292
 1669 0b3d 02       		.byte	0x2
 1670 0b3e D101     		.2byte	0x1d1
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 69


 1671 0b40 8E0B0000 		.4byte	0xb8e
 1672 0b44 60       		.byte	0x60
 1673 0b45 0F       		.uleb128 0xf
 1674 0b46 8A110000 		.4byte	.LASF268
 1675 0b4a 02       		.byte	0x2
 1676 0b4b D201     		.2byte	0x1d2
 1677 0b4d 930B0000 		.4byte	0xb93
 1678 0b51 74       		.byte	0x74
 1679 0b52 0F       		.uleb128 0xf
 1680 0b53 88000000 		.4byte	.LASF293
 1681 0b57 02       		.byte	0x2
 1682 0b58 D301     		.2byte	0x1d3
 1683 0b5a E0000000 		.4byte	0xe0
 1684 0b5e 88       		.byte	0x88
 1685 0b5f 00       		.byte	0
 1686 0b60 07       		.uleb128 0x7
 1687 0b61 31010000 		.4byte	0x131
 1688 0b65 700B0000 		.4byte	0xb70
 1689 0b69 08       		.uleb128 0x8
 1690 0b6a EA000000 		.4byte	0xea
 1691 0b6e 0B       		.byte	0xb
 1692 0b6f 00       		.byte	0
 1693 0b70 05       		.uleb128 0x5
 1694 0b71 600B0000 		.4byte	0xb60
 1695 0b75 05       		.uleb128 0x5
 1696 0b76 21010000 		.4byte	0x121
 1697 0b7a 06       		.uleb128 0x6
 1698 0b7b 750B0000 		.4byte	0xb75
 1699 0b7f 05       		.uleb128 0x5
 1700 0b80 F1000000 		.4byte	0xf1
 1701 0b84 06       		.uleb128 0x6
 1702 0b85 7F0B0000 		.4byte	0xb7f
 1703 0b89 05       		.uleb128 0x5
 1704 0b8a 01010000 		.4byte	0x101
 1705 0b8e 06       		.uleb128 0x6
 1706 0b8f 890B0000 		.4byte	0xb89
 1707 0b93 07       		.uleb128 0x7
 1708 0b94 D5000000 		.4byte	0xd5
 1709 0b98 A30B0000 		.4byte	0xba3
 1710 0b9c 08       		.uleb128 0x8
 1711 0b9d EA000000 		.4byte	0xea
 1712 0ba1 04       		.byte	0x4
 1713 0ba2 00       		.byte	0
 1714 0ba3 13       		.uleb128 0x13
 1715 0ba4 E8130000 		.4byte	.LASF294
 1716 0ba8 02       		.byte	0x2
 1717 0ba9 D401     		.2byte	0x1d4
 1718 0bab 450A0000 		.4byte	0xa45
 1719 0baf 13       		.uleb128 0x13
 1720 0bb0 65160000 		.4byte	.LASF295
 1721 0bb4 07       		.byte	0x7
 1722 0bb5 EE01     		.2byte	0x1ee
 1723 0bb7 BB0B0000 		.4byte	0xbbb
 1724 0bbb 16       		.uleb128 0x16
 1725 0bbc 04       		.byte	0x4
 1726 0bbd C10B0000 		.4byte	0xbc1
 1727 0bc1 17       		.uleb128 0x17
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 70


 1728 0bc2 13       		.uleb128 0x13
 1729 0bc3 DB120000 		.4byte	.LASF296
 1730 0bc7 07       		.byte	0x7
 1731 0bc8 F601     		.2byte	0x1f6
 1732 0bca CE0B0000 		.4byte	0xbce
 1733 0bce 03       		.uleb128 0x3
 1734 0bcf 01       		.byte	0x1
 1735 0bd0 08       		.byte	0x8
 1736 0bd1 E2000000 		.4byte	.LASF297
 1737 0bd5 03       		.uleb128 0x3
 1738 0bd6 04       		.byte	0x4
 1739 0bd7 04       		.byte	0x4
 1740 0bd8 25060000 		.4byte	.LASF298
 1741 0bdc 03       		.uleb128 0x3
 1742 0bdd 08       		.byte	0x8
 1743 0bde 04       		.byte	0x4
 1744 0bdf 7F180000 		.4byte	.LASF299
 1745 0be3 18       		.uleb128 0x18
 1746 0be4 04       		.byte	0x4
 1747 0be5 2C000000 		.4byte	0x2c
 1748 0be9 08       		.byte	0x8
 1749 0bea 1001     		.2byte	0x110
 1750 0bec 000C0000 		.4byte	0xc00
 1751 0bf0 0D       		.uleb128 0xd
 1752 0bf1 B7010000 		.4byte	.LASF300
 1753 0bf5 00       		.byte	0
 1754 0bf6 19       		.uleb128 0x19
 1755 0bf7 BE120000 		.4byte	.LASF301
 1756 0bfb 01005600 		.4byte	0x560001
 1757 0bff 00       		.byte	0
 1758 0c00 13       		.uleb128 0x13
 1759 0c01 D5040000 		.4byte	.LASF302
 1760 0c05 08       		.byte	0x8
 1761 0c06 1301     		.2byte	0x113
 1762 0c08 E30B0000 		.4byte	0xbe3
 1763 0c0c 14       		.uleb128 0x14
 1764 0c0d 08       		.byte	0x8
 1765 0c0e 08       		.byte	0x8
 1766 0c0f 2D01     		.2byte	0x12d
 1767 0c11 300C0000 		.4byte	0xc30
 1768 0c15 0F       		.uleb128 0xf
 1769 0c16 D40C0000 		.4byte	.LASF303
 1770 0c1a 08       		.byte	0x8
 1771 0c1b 2E01     		.2byte	0x12e
 1772 0c1d 13090000 		.4byte	0x913
 1773 0c21 00       		.byte	0
 1774 0c22 0F       		.uleb128 0xf
 1775 0c23 B9140000 		.4byte	.LASF304
 1776 0c27 08       		.byte	0x8
 1777 0c28 3201     		.2byte	0x132
 1778 0c2a D5000000 		.4byte	0xd5
 1779 0c2e 04       		.byte	0x4
 1780 0c2f 00       		.byte	0
 1781 0c30 13       		.uleb128 0x13
 1782 0c31 30000000 		.4byte	.LASF305
 1783 0c35 08       		.byte	0x8
 1784 0c36 3301     		.2byte	0x133
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 71


 1785 0c38 0C0C0000 		.4byte	0xc0c
 1786 0c3c 1A       		.uleb128 0x1a
 1787 0c3d E7000000 		.4byte	.LASF331
 1788 0c41 02       		.byte	0x2
 1789 0c42 1607     		.2byte	0x716
 1790 0c44 03       		.byte	0x3
 1791 0c45 620C0000 		.4byte	0xc62
 1792 0c49 1B       		.uleb128 0x1b
 1793 0c4a 9C100000 		.4byte	.LASF306
 1794 0c4e 02       		.byte	0x2
 1795 0c4f 1607     		.2byte	0x716
 1796 0c51 13090000 		.4byte	0x913
 1797 0c55 1B       		.uleb128 0x1b
 1798 0c56 D2120000 		.4byte	.LASF307
 1799 0c5a 02       		.byte	0x2
 1800 0c5b 1607     		.2byte	0x716
 1801 0c5d D5000000 		.4byte	0xd5
 1802 0c61 00       		.byte	0
 1803 0c62 1C       		.uleb128 0x1c
 1804 0c63 FA160000 		.4byte	.LASF309
 1805 0c67 01       		.byte	0x1
 1806 0c68 3001     		.2byte	0x130
 1807 0c6a AF0B0000 		.4byte	0xbaf
 1808 0c6e 00000000 		.4byte	.LFB139
 1809 0c72 48000000 		.4byte	.LFE139-.LFB139
 1810 0c76 01       		.uleb128 0x1
 1811 0c77 9C       		.byte	0x9c
 1812 0c78 C70C0000 		.4byte	0xcc7
 1813 0c7c 1D       		.uleb128 0x1d
 1814 0c7d 9C100000 		.4byte	.LASF306
 1815 0c81 01       		.byte	0x1
 1816 0c82 3001     		.2byte	0x130
 1817 0c84 13090000 		.4byte	0x913
 1818 0c88 00000000 		.4byte	.LLST0
 1819 0c8c 1D       		.uleb128 0x1d
 1820 0c8d B30E0000 		.4byte	.LASF308
 1821 0c91 01       		.byte	0x1
 1822 0c92 3001     		.2byte	0x130
 1823 0c94 AF0B0000 		.4byte	0xbaf
 1824 0c98 3A000000 		.4byte	.LLST1
 1825 0c9c 1E       		.uleb128 0x1e
 1826 0c9d 2A080000 		.4byte	.LASF312
 1827 0ca1 01       		.byte	0x1
 1828 0ca2 3201     		.2byte	0x132
 1829 0ca4 AF0B0000 		.4byte	0xbaf
 1830 0ca8 63000000 		.4byte	.LLST2
 1831 0cac 1F       		.uleb128 0x1f
 1832 0cad 1C000000 		.4byte	.LVL3
 1833 0cb1 AF0E0000 		.4byte	0xeaf
 1834 0cb5 20       		.uleb128 0x20
 1835 0cb6 01       		.uleb128 0x1
 1836 0cb7 50       		.byte	0x50
 1837 0cb8 05       		.uleb128 0x5
 1838 0cb9 03       		.byte	0x3
 1839 0cba 00000000 		.4byte	.LC0
 1840 0cbe 20       		.uleb128 0x20
 1841 0cbf 01       		.uleb128 0x1
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 72


 1842 0cc0 51       		.byte	0x51
 1843 0cc1 03       		.uleb128 0x3
 1844 0cc2 0A       		.byte	0xa
 1845 0cc3 3701     		.2byte	0x137
 1846 0cc5 00       		.byte	0
 1847 0cc6 00       		.byte	0
 1848 0cc7 21       		.uleb128 0x21
 1849 0cc8 8A010000 		.4byte	.LASF310
 1850 0ccc 01       		.byte	0x1
 1851 0ccd 2C       		.byte	0x2c
 1852 0cce 000C0000 		.4byte	0xc00
 1853 0cd2 00000000 		.4byte	.LFB138
 1854 0cd6 74000000 		.4byte	.LFE138-.LFB138
 1855 0cda 01       		.uleb128 0x1
 1856 0cdb 9C       		.byte	0x9c
 1857 0cdc 610D0000 		.4byte	0xd61
 1858 0ce0 22       		.uleb128 0x22
 1859 0ce1 65110000 		.4byte	.LASF311
 1860 0ce5 01       		.byte	0x1
 1861 0ce6 2C       		.byte	0x2c
 1862 0ce7 610D0000 		.4byte	0xd61
 1863 0ceb 81000000 		.4byte	.LLST3
 1864 0cef 22       		.uleb128 0x22
 1865 0cf0 B30E0000 		.4byte	.LASF308
 1866 0cf4 01       		.byte	0x1
 1867 0cf5 2C       		.byte	0x2c
 1868 0cf6 AF0B0000 		.4byte	0xbaf
 1869 0cfa D1000000 		.4byte	.LLST4
 1870 0cfe 23       		.uleb128 0x23
 1871 0cff B20C0000 		.4byte	.LASF313
 1872 0d03 01       		.byte	0x1
 1873 0d04 2E       		.byte	0x2e
 1874 0d05 000C0000 		.4byte	0xc00
 1875 0d09 13010000 		.4byte	.LLST5
 1876 0d0d 24       		.uleb128 0x24
 1877 0d0e 3C0C0000 		.4byte	0xc3c
 1878 0d12 1C000000 		.4byte	.LBB4
 1879 0d16 22000000 		.4byte	.LBE4-.LBB4
 1880 0d1a 01       		.byte	0x1
 1881 0d1b 3F       		.byte	0x3f
 1882 0d1c 330D0000 		.4byte	0xd33
 1883 0d20 25       		.uleb128 0x25
 1884 0d21 550C0000 		.4byte	0xc55
 1885 0d25 49010000 		.4byte	.LLST6
 1886 0d29 25       		.uleb128 0x25
 1887 0d2a 490C0000 		.4byte	0xc49
 1888 0d2e 7F010000 		.4byte	.LLST7
 1889 0d32 00       		.byte	0
 1890 0d33 26       		.uleb128 0x26
 1891 0d34 16000000 		.4byte	.LVL11
 1892 0d38 AF0E0000 		.4byte	0xeaf
 1893 0d3c 500D0000 		.4byte	0xd50
 1894 0d40 20       		.uleb128 0x20
 1895 0d41 01       		.uleb128 0x1
 1896 0d42 50       		.byte	0x50
 1897 0d43 05       		.uleb128 0x5
 1898 0d44 03       		.byte	0x3
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 73


 1899 0d45 00000000 		.4byte	.LC0
 1900 0d49 20       		.uleb128 0x20
 1901 0d4a 01       		.uleb128 0x1
 1902 0d4b 51       		.byte	0x51
 1903 0d4c 02       		.uleb128 0x2
 1904 0d4d 08       		.byte	0x8
 1905 0d4e 32       		.byte	0x32
 1906 0d4f 00       		.byte	0
 1907 0d50 1F       		.uleb128 0x1f
 1908 0d51 52000000 		.4byte	.LVL21
 1909 0d55 620C0000 		.4byte	0xc62
 1910 0d59 20       		.uleb128 0x20
 1911 0d5a 01       		.uleb128 0x1
 1912 0d5b 51       		.byte	0x51
 1913 0d5c 02       		.uleb128 0x2
 1914 0d5d 75       		.byte	0x75
 1915 0d5e 00       		.sleb128 0
 1916 0d5f 00       		.byte	0
 1917 0d60 00       		.byte	0
 1918 0d61 16       		.uleb128 0x16
 1919 0d62 04       		.byte	0x4
 1920 0d63 670D0000 		.4byte	0xd67
 1921 0d67 06       		.uleb128 0x6
 1922 0d68 300C0000 		.4byte	0xc30
 1923 0d6c 1C       		.uleb128 0x1c
 1924 0d6d ED0B0000 		.4byte	.LASF314
 1925 0d71 01       		.byte	0x1
 1926 0d72 5C01     		.2byte	0x15c
 1927 0d74 AF0B0000 		.4byte	0xbaf
 1928 0d78 00000000 		.4byte	.LFB140
 1929 0d7c 28000000 		.4byte	.LFE140-.LFB140
 1930 0d80 01       		.uleb128 0x1
 1931 0d81 9C       		.byte	0x9c
 1932 0d82 A70D0000 		.4byte	0xda7
 1933 0d86 1D       		.uleb128 0x1d
 1934 0d87 9C100000 		.4byte	.LASF306
 1935 0d8b 01       		.byte	0x1
 1936 0d8c 5C01     		.2byte	0x15c
 1937 0d8e 13090000 		.4byte	0x913
 1938 0d92 CB010000 		.4byte	.LLST8
 1939 0d96 1E       		.uleb128 0x1e
 1940 0d97 F4030000 		.4byte	.LASF315
 1941 0d9b 01       		.byte	0x1
 1942 0d9c 5E01     		.2byte	0x15e
 1943 0d9e AF0B0000 		.4byte	0xbaf
 1944 0da2 05020000 		.4byte	.LLST9
 1945 0da6 00       		.byte	0
 1946 0da7 27       		.uleb128 0x27
 1947 0da8 8E000000 		.4byte	.LASF317
 1948 0dac 05       		.byte	0x5
 1949 0dad A7       		.byte	0xa7
 1950 0dae B20D0000 		.4byte	0xdb2
 1951 0db2 16       		.uleb128 0x16
 1952 0db3 04       		.byte	0x4
 1953 0db4 B80D0000 		.4byte	0xdb8
 1954 0db8 06       		.uleb128 0x6
 1955 0db9 47050000 		.4byte	0x547
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 74


 1956 0dbd 04       		.uleb128 0x4
 1957 0dbe AA160000 		.4byte	.LASF316
 1958 0dc2 09       		.byte	0x9
 1959 0dc3 8B       		.byte	0x8b
 1960 0dc4 820E0000 		.4byte	0xe82
 1961 0dc8 16       		.uleb128 0x16
 1962 0dc9 04       		.byte	0x4
 1963 0dca CE0D0000 		.4byte	0xdce
 1964 0dce 06       		.uleb128 0x6
 1965 0dcf D5000000 		.4byte	0xd5
 1966 0dd3 16       		.uleb128 0x16
 1967 0dd4 04       		.byte	0x4
 1968 0dd5 D5000000 		.4byte	0xd5
 1969 0dd9 27       		.uleb128 0x27
 1970 0dda 280E0000 		.4byte	.LASF318
 1971 0dde 09       		.byte	0x9
 1972 0ddf 92       		.byte	0x92
 1973 0de0 E40D0000 		.4byte	0xde4
 1974 0de4 06       		.uleb128 0x6
 1975 0de5 BD0D0000 		.4byte	0xdbd
 1976 0de9 27       		.uleb128 0x27
 1977 0dea 580D0000 		.4byte	.LASF319
 1978 0dee 09       		.byte	0x9
 1979 0def 93       		.byte	0x93
 1980 0df0 E40D0000 		.4byte	0xde4
 1981 0df4 04       		.uleb128 0x4
 1982 0df5 7D070000 		.4byte	.LASF320
 1983 0df9 09       		.byte	0x9
 1984 0dfa 90       		.byte	0x90
 1985 0dfb 610E0000 		.4byte	0xe61
 1986 0dff 27       		.uleb128 0x27
 1987 0e00 E00D0000 		.4byte	.LASF321
 1988 0e04 09       		.byte	0x9
 1989 0e05 94       		.byte	0x94
 1990 0e06 0A0E0000 		.4byte	0xe0a
 1991 0e0a 06       		.uleb128 0x6
 1992 0e0b F40D0000 		.4byte	0xdf4
 1993 0e0f 27       		.uleb128 0x27
 1994 0e10 38130000 		.4byte	.LASF322
 1995 0e14 09       		.byte	0x9
 1996 0e15 95       		.byte	0x95
 1997 0e16 0A0E0000 		.4byte	0xe0a
 1998 0e1a 28       		.uleb128 0x28
 1999 0e1b 38120000 		.4byte	.LASF323
 2000 0e1f 02       		.byte	0x2
 2001 0e20 0408     		.2byte	0x804
 2002 0e22 260E0000 		.4byte	0xe26
 2003 0e26 05       		.uleb128 0x5
 2004 0e27 CA000000 		.4byte	0xca
 2005 0e2b 07       		.uleb128 0x7
 2006 0e2c 360E0000 		.4byte	0xe36
 2007 0e30 360E0000 		.4byte	0xe36
 2008 0e34 29       		.uleb128 0x29
 2009 0e35 00       		.byte	0
 2010 0e36 06       		.uleb128 0x6
 2011 0e37 AF0B0000 		.4byte	0xbaf
 2012 0e3b 27       		.uleb128 0x27
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 75


 2013 0e3c F3170000 		.4byte	.LASF324
 2014 0e40 08       		.byte	0x8
 2015 0e41 E8       		.byte	0xe8
 2016 0e42 460E0000 		.4byte	0xe46
 2017 0e46 06       		.uleb128 0x6
 2018 0e47 2B0E0000 		.4byte	0xe2b
 2019 0e4b 07       		.uleb128 0x7
 2020 0e4c AF0B0000 		.4byte	0xbaf
 2021 0e50 560E0000 		.4byte	0xe56
 2022 0e54 29       		.uleb128 0x29
 2023 0e55 00       		.byte	0
 2024 0e56 27       		.uleb128 0x27
 2025 0e57 C50F0000 		.4byte	.LASF325
 2026 0e5b 08       		.byte	0x8
 2027 0e5c E9       		.byte	0xe9
 2028 0e5d 4B0E0000 		.4byte	0xe4b
 2029 0e61 09       		.uleb128 0x9
 2030 0e62 08       		.byte	0x8
 2031 0e63 09       		.byte	0x9
 2032 0e64 8D       		.byte	0x8d
 2033 0e65 820E0000 		.4byte	0xe82
 2034 0e69 0A       		.uleb128 0xa
 2035 0e6a 66190000 		.4byte	.LASF326
 2036 0e6e 09       		.byte	0x9
 2037 0e6f 8E       		.byte	0x8e
 2038 0e70 D30D0000 		.4byte	0xdd3
 2039 0e74 00       		.byte	0
 2040 0e75 0A       		.uleb128 0xa
 2041 0e76 33120000 		.4byte	.LASF327
 2042 0e7a 09       		.byte	0x9
 2043 0e7b 8F       		.byte	0x8f
 2044 0e7c D5000000 		.4byte	0xd5
 2045 0e80 04       		.byte	0x4
 2046 0e81 00       		.byte	0
 2047 0e82 09       		.uleb128 0x9
 2048 0e83 0C       		.byte	0xc
 2049 0e84 09       		.byte	0x9
 2050 0e85 87       		.byte	0x87
 2051 0e86 AF0E0000 		.4byte	0xeaf
 2052 0e8a 2A       		.uleb128 0x2a
 2053 0e8b 73726300 		.ascii	"src\000"
 2054 0e8f 09       		.byte	0x9
 2055 0e90 88       		.byte	0x88
 2056 0e91 C80D0000 		.4byte	0xdc8
 2057 0e95 00       		.byte	0
 2058 0e96 0A       		.uleb128 0xa
 2059 0e97 66190000 		.4byte	.LASF326
 2060 0e9b 09       		.byte	0x9
 2061 0e9c 89       		.byte	0x89
 2062 0e9d D30D0000 		.4byte	0xdd3
 2063 0ea1 04       		.byte	0x4
 2064 0ea2 0A       		.uleb128 0xa
 2065 0ea3 33120000 		.4byte	.LASF327
 2066 0ea7 09       		.byte	0x9
 2067 0ea8 8A       		.byte	0x8a
 2068 0ea9 D5000000 		.4byte	0xd5
 2069 0ead 08       		.byte	0x8
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 76


 2070 0eae 00       		.byte	0
 2071 0eaf 2B       		.uleb128 0x2b
 2072 0eb0 830B0000 		.4byte	.LASF332
 2073 0eb4 830B0000 		.4byte	.LASF332
 2074 0eb8 07       		.byte	0x7
 2075 0eb9 9203     		.2byte	0x392
 2076 0ebb 00       		.byte	0
 2077              		.section	.debug_abbrev,"",%progbits
 2078              	.Ldebug_abbrev0:
 2079 0000 01       		.uleb128 0x1
 2080 0001 11       		.uleb128 0x11
 2081 0002 01       		.byte	0x1
 2082 0003 25       		.uleb128 0x25
 2083 0004 0E       		.uleb128 0xe
 2084 0005 13       		.uleb128 0x13
 2085 0006 0B       		.uleb128 0xb
 2086 0007 03       		.uleb128 0x3
 2087 0008 0E       		.uleb128 0xe
 2088 0009 1B       		.uleb128 0x1b
 2089 000a 0E       		.uleb128 0xe
 2090 000b 55       		.uleb128 0x55
 2091 000c 17       		.uleb128 0x17
 2092 000d 11       		.uleb128 0x11
 2093 000e 01       		.uleb128 0x1
 2094 000f 10       		.uleb128 0x10
 2095 0010 17       		.uleb128 0x17
 2096 0011 00       		.byte	0
 2097 0012 00       		.byte	0
 2098 0013 02       		.uleb128 0x2
 2099 0014 24       		.uleb128 0x24
 2100 0015 00       		.byte	0
 2101 0016 0B       		.uleb128 0xb
 2102 0017 0B       		.uleb128 0xb
 2103 0018 3E       		.uleb128 0x3e
 2104 0019 0B       		.uleb128 0xb
 2105 001a 03       		.uleb128 0x3
 2106 001b 08       		.uleb128 0x8
 2107 001c 00       		.byte	0
 2108 001d 00       		.byte	0
 2109 001e 03       		.uleb128 0x3
 2110 001f 24       		.uleb128 0x24
 2111 0020 00       		.byte	0
 2112 0021 0B       		.uleb128 0xb
 2113 0022 0B       		.uleb128 0xb
 2114 0023 3E       		.uleb128 0x3e
 2115 0024 0B       		.uleb128 0xb
 2116 0025 03       		.uleb128 0x3
 2117 0026 0E       		.uleb128 0xe
 2118 0027 00       		.byte	0
 2119 0028 00       		.byte	0
 2120 0029 04       		.uleb128 0x4
 2121 002a 16       		.uleb128 0x16
 2122 002b 00       		.byte	0
 2123 002c 03       		.uleb128 0x3
 2124 002d 0E       		.uleb128 0xe
 2125 002e 3A       		.uleb128 0x3a
 2126 002f 0B       		.uleb128 0xb
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 77


 2127 0030 3B       		.uleb128 0x3b
 2128 0031 0B       		.uleb128 0xb
 2129 0032 49       		.uleb128 0x49
 2130 0033 13       		.uleb128 0x13
 2131 0034 00       		.byte	0
 2132 0035 00       		.byte	0
 2133 0036 05       		.uleb128 0x5
 2134 0037 35       		.uleb128 0x35
 2135 0038 00       		.byte	0
 2136 0039 49       		.uleb128 0x49
 2137 003a 13       		.uleb128 0x13
 2138 003b 00       		.byte	0
 2139 003c 00       		.byte	0
 2140 003d 06       		.uleb128 0x6
 2141 003e 26       		.uleb128 0x26
 2142 003f 00       		.byte	0
 2143 0040 49       		.uleb128 0x49
 2144 0041 13       		.uleb128 0x13
 2145 0042 00       		.byte	0
 2146 0043 00       		.byte	0
 2147 0044 07       		.uleb128 0x7
 2148 0045 01       		.uleb128 0x1
 2149 0046 01       		.byte	0x1
 2150 0047 49       		.uleb128 0x49
 2151 0048 13       		.uleb128 0x13
 2152 0049 01       		.uleb128 0x1
 2153 004a 13       		.uleb128 0x13
 2154 004b 00       		.byte	0
 2155 004c 00       		.byte	0
 2156 004d 08       		.uleb128 0x8
 2157 004e 21       		.uleb128 0x21
 2158 004f 00       		.byte	0
 2159 0050 49       		.uleb128 0x49
 2160 0051 13       		.uleb128 0x13
 2161 0052 2F       		.uleb128 0x2f
 2162 0053 0B       		.uleb128 0xb
 2163 0054 00       		.byte	0
 2164 0055 00       		.byte	0
 2165 0056 09       		.uleb128 0x9
 2166 0057 13       		.uleb128 0x13
 2167 0058 01       		.byte	0x1
 2168 0059 0B       		.uleb128 0xb
 2169 005a 0B       		.uleb128 0xb
 2170 005b 3A       		.uleb128 0x3a
 2171 005c 0B       		.uleb128 0xb
 2172 005d 3B       		.uleb128 0x3b
 2173 005e 0B       		.uleb128 0xb
 2174 005f 01       		.uleb128 0x1
 2175 0060 13       		.uleb128 0x13
 2176 0061 00       		.byte	0
 2177 0062 00       		.byte	0
 2178 0063 0A       		.uleb128 0xa
 2179 0064 0D       		.uleb128 0xd
 2180 0065 00       		.byte	0
 2181 0066 03       		.uleb128 0x3
 2182 0067 0E       		.uleb128 0xe
 2183 0068 3A       		.uleb128 0x3a
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 78


 2184 0069 0B       		.uleb128 0xb
 2185 006a 3B       		.uleb128 0x3b
 2186 006b 0B       		.uleb128 0xb
 2187 006c 49       		.uleb128 0x49
 2188 006d 13       		.uleb128 0x13
 2189 006e 38       		.uleb128 0x38
 2190 006f 0B       		.uleb128 0xb
 2191 0070 00       		.byte	0
 2192 0071 00       		.byte	0
 2193 0072 0B       		.uleb128 0xb
 2194 0073 04       		.uleb128 0x4
 2195 0074 01       		.byte	0x1
 2196 0075 0B       		.uleb128 0xb
 2197 0076 0B       		.uleb128 0xb
 2198 0077 49       		.uleb128 0x49
 2199 0078 13       		.uleb128 0x13
 2200 0079 3A       		.uleb128 0x3a
 2201 007a 0B       		.uleb128 0xb
 2202 007b 3B       		.uleb128 0x3b
 2203 007c 0B       		.uleb128 0xb
 2204 007d 01       		.uleb128 0x1
 2205 007e 13       		.uleb128 0x13
 2206 007f 00       		.byte	0
 2207 0080 00       		.byte	0
 2208 0081 0C       		.uleb128 0xc
 2209 0082 28       		.uleb128 0x28
 2210 0083 00       		.byte	0
 2211 0084 03       		.uleb128 0x3
 2212 0085 0E       		.uleb128 0xe
 2213 0086 1C       		.uleb128 0x1c
 2214 0087 0D       		.uleb128 0xd
 2215 0088 00       		.byte	0
 2216 0089 00       		.byte	0
 2217 008a 0D       		.uleb128 0xd
 2218 008b 28       		.uleb128 0x28
 2219 008c 00       		.byte	0
 2220 008d 03       		.uleb128 0x3
 2221 008e 0E       		.uleb128 0xe
 2222 008f 1C       		.uleb128 0x1c
 2223 0090 0B       		.uleb128 0xb
 2224 0091 00       		.byte	0
 2225 0092 00       		.byte	0
 2226 0093 0E       		.uleb128 0xe
 2227 0094 13       		.uleb128 0x13
 2228 0095 01       		.byte	0x1
 2229 0096 0B       		.uleb128 0xb
 2230 0097 05       		.uleb128 0x5
 2231 0098 3A       		.uleb128 0x3a
 2232 0099 0B       		.uleb128 0xb
 2233 009a 3B       		.uleb128 0x3b
 2234 009b 05       		.uleb128 0x5
 2235 009c 01       		.uleb128 0x1
 2236 009d 13       		.uleb128 0x13
 2237 009e 00       		.byte	0
 2238 009f 00       		.byte	0
 2239 00a0 0F       		.uleb128 0xf
 2240 00a1 0D       		.uleb128 0xd
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 79


 2241 00a2 00       		.byte	0
 2242 00a3 03       		.uleb128 0x3
 2243 00a4 0E       		.uleb128 0xe
 2244 00a5 3A       		.uleb128 0x3a
 2245 00a6 0B       		.uleb128 0xb
 2246 00a7 3B       		.uleb128 0x3b
 2247 00a8 05       		.uleb128 0x5
 2248 00a9 49       		.uleb128 0x49
 2249 00aa 13       		.uleb128 0x13
 2250 00ab 38       		.uleb128 0x38
 2251 00ac 0B       		.uleb128 0xb
 2252 00ad 00       		.byte	0
 2253 00ae 00       		.byte	0
 2254 00af 10       		.uleb128 0x10
 2255 00b0 0D       		.uleb128 0xd
 2256 00b1 00       		.byte	0
 2257 00b2 03       		.uleb128 0x3
 2258 00b3 0E       		.uleb128 0xe
 2259 00b4 3A       		.uleb128 0x3a
 2260 00b5 0B       		.uleb128 0xb
 2261 00b6 3B       		.uleb128 0x3b
 2262 00b7 05       		.uleb128 0x5
 2263 00b8 49       		.uleb128 0x49
 2264 00b9 13       		.uleb128 0x13
 2265 00ba 38       		.uleb128 0x38
 2266 00bb 05       		.uleb128 0x5
 2267 00bc 00       		.byte	0
 2268 00bd 00       		.byte	0
 2269 00be 11       		.uleb128 0x11
 2270 00bf 0D       		.uleb128 0xd
 2271 00c0 00       		.byte	0
 2272 00c1 03       		.uleb128 0x3
 2273 00c2 08       		.uleb128 0x8
 2274 00c3 3A       		.uleb128 0x3a
 2275 00c4 0B       		.uleb128 0xb
 2276 00c5 3B       		.uleb128 0x3b
 2277 00c6 05       		.uleb128 0x5
 2278 00c7 49       		.uleb128 0x49
 2279 00c8 13       		.uleb128 0x13
 2280 00c9 38       		.uleb128 0x38
 2281 00ca 05       		.uleb128 0x5
 2282 00cb 00       		.byte	0
 2283 00cc 00       		.byte	0
 2284 00cd 12       		.uleb128 0x12
 2285 00ce 21       		.uleb128 0x21
 2286 00cf 00       		.byte	0
 2287 00d0 49       		.uleb128 0x49
 2288 00d1 13       		.uleb128 0x13
 2289 00d2 2F       		.uleb128 0x2f
 2290 00d3 05       		.uleb128 0x5
 2291 00d4 00       		.byte	0
 2292 00d5 00       		.byte	0
 2293 00d6 13       		.uleb128 0x13
 2294 00d7 16       		.uleb128 0x16
 2295 00d8 00       		.byte	0
 2296 00d9 03       		.uleb128 0x3
 2297 00da 0E       		.uleb128 0xe
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 80


 2298 00db 3A       		.uleb128 0x3a
 2299 00dc 0B       		.uleb128 0xb
 2300 00dd 3B       		.uleb128 0x3b
 2301 00de 05       		.uleb128 0x5
 2302 00df 49       		.uleb128 0x49
 2303 00e0 13       		.uleb128 0x13
 2304 00e1 00       		.byte	0
 2305 00e2 00       		.byte	0
 2306 00e3 14       		.uleb128 0x14
 2307 00e4 13       		.uleb128 0x13
 2308 00e5 01       		.byte	0x1
 2309 00e6 0B       		.uleb128 0xb
 2310 00e7 0B       		.uleb128 0xb
 2311 00e8 3A       		.uleb128 0x3a
 2312 00e9 0B       		.uleb128 0xb
 2313 00ea 3B       		.uleb128 0x3b
 2314 00eb 05       		.uleb128 0x5
 2315 00ec 01       		.uleb128 0x1
 2316 00ed 13       		.uleb128 0x13
 2317 00ee 00       		.byte	0
 2318 00ef 00       		.byte	0
 2319 00f0 15       		.uleb128 0x15
 2320 00f1 0D       		.uleb128 0xd
 2321 00f2 00       		.byte	0
 2322 00f3 03       		.uleb128 0x3
 2323 00f4 08       		.uleb128 0x8
 2324 00f5 3A       		.uleb128 0x3a
 2325 00f6 0B       		.uleb128 0xb
 2326 00f7 3B       		.uleb128 0x3b
 2327 00f8 05       		.uleb128 0x5
 2328 00f9 49       		.uleb128 0x49
 2329 00fa 13       		.uleb128 0x13
 2330 00fb 38       		.uleb128 0x38
 2331 00fc 0B       		.uleb128 0xb
 2332 00fd 00       		.byte	0
 2333 00fe 00       		.byte	0
 2334 00ff 16       		.uleb128 0x16
 2335 0100 0F       		.uleb128 0xf
 2336 0101 00       		.byte	0
 2337 0102 0B       		.uleb128 0xb
 2338 0103 0B       		.uleb128 0xb
 2339 0104 49       		.uleb128 0x49
 2340 0105 13       		.uleb128 0x13
 2341 0106 00       		.byte	0
 2342 0107 00       		.byte	0
 2343 0108 17       		.uleb128 0x17
 2344 0109 15       		.uleb128 0x15
 2345 010a 00       		.byte	0
 2346 010b 27       		.uleb128 0x27
 2347 010c 19       		.uleb128 0x19
 2348 010d 00       		.byte	0
 2349 010e 00       		.byte	0
 2350 010f 18       		.uleb128 0x18
 2351 0110 04       		.uleb128 0x4
 2352 0111 01       		.byte	0x1
 2353 0112 0B       		.uleb128 0xb
 2354 0113 0B       		.uleb128 0xb
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 81


 2355 0114 49       		.uleb128 0x49
 2356 0115 13       		.uleb128 0x13
 2357 0116 3A       		.uleb128 0x3a
 2358 0117 0B       		.uleb128 0xb
 2359 0118 3B       		.uleb128 0x3b
 2360 0119 05       		.uleb128 0x5
 2361 011a 01       		.uleb128 0x1
 2362 011b 13       		.uleb128 0x13
 2363 011c 00       		.byte	0
 2364 011d 00       		.byte	0
 2365 011e 19       		.uleb128 0x19
 2366 011f 28       		.uleb128 0x28
 2367 0120 00       		.byte	0
 2368 0121 03       		.uleb128 0x3
 2369 0122 0E       		.uleb128 0xe
 2370 0123 1C       		.uleb128 0x1c
 2371 0124 06       		.uleb128 0x6
 2372 0125 00       		.byte	0
 2373 0126 00       		.byte	0
 2374 0127 1A       		.uleb128 0x1a
 2375 0128 2E       		.uleb128 0x2e
 2376 0129 01       		.byte	0x1
 2377 012a 03       		.uleb128 0x3
 2378 012b 0E       		.uleb128 0xe
 2379 012c 3A       		.uleb128 0x3a
 2380 012d 0B       		.uleb128 0xb
 2381 012e 3B       		.uleb128 0x3b
 2382 012f 05       		.uleb128 0x5
 2383 0130 27       		.uleb128 0x27
 2384 0131 19       		.uleb128 0x19
 2385 0132 20       		.uleb128 0x20
 2386 0133 0B       		.uleb128 0xb
 2387 0134 01       		.uleb128 0x1
 2388 0135 13       		.uleb128 0x13
 2389 0136 00       		.byte	0
 2390 0137 00       		.byte	0
 2391 0138 1B       		.uleb128 0x1b
 2392 0139 05       		.uleb128 0x5
 2393 013a 00       		.byte	0
 2394 013b 03       		.uleb128 0x3
 2395 013c 0E       		.uleb128 0xe
 2396 013d 3A       		.uleb128 0x3a
 2397 013e 0B       		.uleb128 0xb
 2398 013f 3B       		.uleb128 0x3b
 2399 0140 05       		.uleb128 0x5
 2400 0141 49       		.uleb128 0x49
 2401 0142 13       		.uleb128 0x13
 2402 0143 00       		.byte	0
 2403 0144 00       		.byte	0
 2404 0145 1C       		.uleb128 0x1c
 2405 0146 2E       		.uleb128 0x2e
 2406 0147 01       		.byte	0x1
 2407 0148 3F       		.uleb128 0x3f
 2408 0149 19       		.uleb128 0x19
 2409 014a 03       		.uleb128 0x3
 2410 014b 0E       		.uleb128 0xe
 2411 014c 3A       		.uleb128 0x3a
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 82


 2412 014d 0B       		.uleb128 0xb
 2413 014e 3B       		.uleb128 0x3b
 2414 014f 05       		.uleb128 0x5
 2415 0150 27       		.uleb128 0x27
 2416 0151 19       		.uleb128 0x19
 2417 0152 49       		.uleb128 0x49
 2418 0153 13       		.uleb128 0x13
 2419 0154 11       		.uleb128 0x11
 2420 0155 01       		.uleb128 0x1
 2421 0156 12       		.uleb128 0x12
 2422 0157 06       		.uleb128 0x6
 2423 0158 40       		.uleb128 0x40
 2424 0159 18       		.uleb128 0x18
 2425 015a 9742     		.uleb128 0x2117
 2426 015c 19       		.uleb128 0x19
 2427 015d 01       		.uleb128 0x1
 2428 015e 13       		.uleb128 0x13
 2429 015f 00       		.byte	0
 2430 0160 00       		.byte	0
 2431 0161 1D       		.uleb128 0x1d
 2432 0162 05       		.uleb128 0x5
 2433 0163 00       		.byte	0
 2434 0164 03       		.uleb128 0x3
 2435 0165 0E       		.uleb128 0xe
 2436 0166 3A       		.uleb128 0x3a
 2437 0167 0B       		.uleb128 0xb
 2438 0168 3B       		.uleb128 0x3b
 2439 0169 05       		.uleb128 0x5
 2440 016a 49       		.uleb128 0x49
 2441 016b 13       		.uleb128 0x13
 2442 016c 02       		.uleb128 0x2
 2443 016d 17       		.uleb128 0x17
 2444 016e 00       		.byte	0
 2445 016f 00       		.byte	0
 2446 0170 1E       		.uleb128 0x1e
 2447 0171 34       		.uleb128 0x34
 2448 0172 00       		.byte	0
 2449 0173 03       		.uleb128 0x3
 2450 0174 0E       		.uleb128 0xe
 2451 0175 3A       		.uleb128 0x3a
 2452 0176 0B       		.uleb128 0xb
 2453 0177 3B       		.uleb128 0x3b
 2454 0178 05       		.uleb128 0x5
 2455 0179 49       		.uleb128 0x49
 2456 017a 13       		.uleb128 0x13
 2457 017b 02       		.uleb128 0x2
 2458 017c 17       		.uleb128 0x17
 2459 017d 00       		.byte	0
 2460 017e 00       		.byte	0
 2461 017f 1F       		.uleb128 0x1f
 2462 0180 898201   		.uleb128 0x4109
 2463 0183 01       		.byte	0x1
 2464 0184 11       		.uleb128 0x11
 2465 0185 01       		.uleb128 0x1
 2466 0186 31       		.uleb128 0x31
 2467 0187 13       		.uleb128 0x13
 2468 0188 00       		.byte	0
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 83


 2469 0189 00       		.byte	0
 2470 018a 20       		.uleb128 0x20
 2471 018b 8A8201   		.uleb128 0x410a
 2472 018e 00       		.byte	0
 2473 018f 02       		.uleb128 0x2
 2474 0190 18       		.uleb128 0x18
 2475 0191 9142     		.uleb128 0x2111
 2476 0193 18       		.uleb128 0x18
 2477 0194 00       		.byte	0
 2478 0195 00       		.byte	0
 2479 0196 21       		.uleb128 0x21
 2480 0197 2E       		.uleb128 0x2e
 2481 0198 01       		.byte	0x1
 2482 0199 3F       		.uleb128 0x3f
 2483 019a 19       		.uleb128 0x19
 2484 019b 03       		.uleb128 0x3
 2485 019c 0E       		.uleb128 0xe
 2486 019d 3A       		.uleb128 0x3a
 2487 019e 0B       		.uleb128 0xb
 2488 019f 3B       		.uleb128 0x3b
 2489 01a0 0B       		.uleb128 0xb
 2490 01a1 27       		.uleb128 0x27
 2491 01a2 19       		.uleb128 0x19
 2492 01a3 49       		.uleb128 0x49
 2493 01a4 13       		.uleb128 0x13
 2494 01a5 11       		.uleb128 0x11
 2495 01a6 01       		.uleb128 0x1
 2496 01a7 12       		.uleb128 0x12
 2497 01a8 06       		.uleb128 0x6
 2498 01a9 40       		.uleb128 0x40
 2499 01aa 18       		.uleb128 0x18
 2500 01ab 9742     		.uleb128 0x2117
 2501 01ad 19       		.uleb128 0x19
 2502 01ae 01       		.uleb128 0x1
 2503 01af 13       		.uleb128 0x13
 2504 01b0 00       		.byte	0
 2505 01b1 00       		.byte	0
 2506 01b2 22       		.uleb128 0x22
 2507 01b3 05       		.uleb128 0x5
 2508 01b4 00       		.byte	0
 2509 01b5 03       		.uleb128 0x3
 2510 01b6 0E       		.uleb128 0xe
 2511 01b7 3A       		.uleb128 0x3a
 2512 01b8 0B       		.uleb128 0xb
 2513 01b9 3B       		.uleb128 0x3b
 2514 01ba 0B       		.uleb128 0xb
 2515 01bb 49       		.uleb128 0x49
 2516 01bc 13       		.uleb128 0x13
 2517 01bd 02       		.uleb128 0x2
 2518 01be 17       		.uleb128 0x17
 2519 01bf 00       		.byte	0
 2520 01c0 00       		.byte	0
 2521 01c1 23       		.uleb128 0x23
 2522 01c2 34       		.uleb128 0x34
 2523 01c3 00       		.byte	0
 2524 01c4 03       		.uleb128 0x3
 2525 01c5 0E       		.uleb128 0xe
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 84


 2526 01c6 3A       		.uleb128 0x3a
 2527 01c7 0B       		.uleb128 0xb
 2528 01c8 3B       		.uleb128 0x3b
 2529 01c9 0B       		.uleb128 0xb
 2530 01ca 49       		.uleb128 0x49
 2531 01cb 13       		.uleb128 0x13
 2532 01cc 02       		.uleb128 0x2
 2533 01cd 17       		.uleb128 0x17
 2534 01ce 00       		.byte	0
 2535 01cf 00       		.byte	0
 2536 01d0 24       		.uleb128 0x24
 2537 01d1 1D       		.uleb128 0x1d
 2538 01d2 01       		.byte	0x1
 2539 01d3 31       		.uleb128 0x31
 2540 01d4 13       		.uleb128 0x13
 2541 01d5 11       		.uleb128 0x11
 2542 01d6 01       		.uleb128 0x1
 2543 01d7 12       		.uleb128 0x12
 2544 01d8 06       		.uleb128 0x6
 2545 01d9 58       		.uleb128 0x58
 2546 01da 0B       		.uleb128 0xb
 2547 01db 59       		.uleb128 0x59
 2548 01dc 0B       		.uleb128 0xb
 2549 01dd 01       		.uleb128 0x1
 2550 01de 13       		.uleb128 0x13
 2551 01df 00       		.byte	0
 2552 01e0 00       		.byte	0
 2553 01e1 25       		.uleb128 0x25
 2554 01e2 05       		.uleb128 0x5
 2555 01e3 00       		.byte	0
 2556 01e4 31       		.uleb128 0x31
 2557 01e5 13       		.uleb128 0x13
 2558 01e6 02       		.uleb128 0x2
 2559 01e7 17       		.uleb128 0x17
 2560 01e8 00       		.byte	0
 2561 01e9 00       		.byte	0
 2562 01ea 26       		.uleb128 0x26
 2563 01eb 898201   		.uleb128 0x4109
 2564 01ee 01       		.byte	0x1
 2565 01ef 11       		.uleb128 0x11
 2566 01f0 01       		.uleb128 0x1
 2567 01f1 31       		.uleb128 0x31
 2568 01f2 13       		.uleb128 0x13
 2569 01f3 01       		.uleb128 0x1
 2570 01f4 13       		.uleb128 0x13
 2571 01f5 00       		.byte	0
 2572 01f6 00       		.byte	0
 2573 01f7 27       		.uleb128 0x27
 2574 01f8 34       		.uleb128 0x34
 2575 01f9 00       		.byte	0
 2576 01fa 03       		.uleb128 0x3
 2577 01fb 0E       		.uleb128 0xe
 2578 01fc 3A       		.uleb128 0x3a
 2579 01fd 0B       		.uleb128 0xb
 2580 01fe 3B       		.uleb128 0x3b
 2581 01ff 0B       		.uleb128 0xb
 2582 0200 49       		.uleb128 0x49
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 85


 2583 0201 13       		.uleb128 0x13
 2584 0202 3F       		.uleb128 0x3f
 2585 0203 19       		.uleb128 0x19
 2586 0204 3C       		.uleb128 0x3c
 2587 0205 19       		.uleb128 0x19
 2588 0206 00       		.byte	0
 2589 0207 00       		.byte	0
 2590 0208 28       		.uleb128 0x28
 2591 0209 34       		.uleb128 0x34
 2592 020a 00       		.byte	0
 2593 020b 03       		.uleb128 0x3
 2594 020c 0E       		.uleb128 0xe
 2595 020d 3A       		.uleb128 0x3a
 2596 020e 0B       		.uleb128 0xb
 2597 020f 3B       		.uleb128 0x3b
 2598 0210 05       		.uleb128 0x5
 2599 0211 49       		.uleb128 0x49
 2600 0212 13       		.uleb128 0x13
 2601 0213 3F       		.uleb128 0x3f
 2602 0214 19       		.uleb128 0x19
 2603 0215 3C       		.uleb128 0x3c
 2604 0216 19       		.uleb128 0x19
 2605 0217 00       		.byte	0
 2606 0218 00       		.byte	0
 2607 0219 29       		.uleb128 0x29
 2608 021a 21       		.uleb128 0x21
 2609 021b 00       		.byte	0
 2610 021c 00       		.byte	0
 2611 021d 00       		.byte	0
 2612 021e 2A       		.uleb128 0x2a
 2613 021f 0D       		.uleb128 0xd
 2614 0220 00       		.byte	0
 2615 0221 03       		.uleb128 0x3
 2616 0222 08       		.uleb128 0x8
 2617 0223 3A       		.uleb128 0x3a
 2618 0224 0B       		.uleb128 0xb
 2619 0225 3B       		.uleb128 0x3b
 2620 0226 0B       		.uleb128 0xb
 2621 0227 49       		.uleb128 0x49
 2622 0228 13       		.uleb128 0x13
 2623 0229 38       		.uleb128 0x38
 2624 022a 0B       		.uleb128 0xb
 2625 022b 00       		.byte	0
 2626 022c 00       		.byte	0
 2627 022d 2B       		.uleb128 0x2b
 2628 022e 2E       		.uleb128 0x2e
 2629 022f 00       		.byte	0
 2630 0230 3F       		.uleb128 0x3f
 2631 0231 19       		.uleb128 0x19
 2632 0232 3C       		.uleb128 0x3c
 2633 0233 19       		.uleb128 0x19
 2634 0234 6E       		.uleb128 0x6e
 2635 0235 0E       		.uleb128 0xe
 2636 0236 03       		.uleb128 0x3
 2637 0237 0E       		.uleb128 0xe
 2638 0238 3A       		.uleb128 0x3a
 2639 0239 0B       		.uleb128 0xb
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 86


 2640 023a 3B       		.uleb128 0x3b
 2641 023b 05       		.uleb128 0x5
 2642 023c 00       		.byte	0
 2643 023d 00       		.byte	0
 2644 023e 00       		.byte	0
 2645              		.section	.debug_loc,"",%progbits
 2646              	.Ldebug_loc0:
 2647              	.LLST0:
 2648 0000 00000000 		.4byte	.LVL0
 2649 0004 18000000 		.4byte	.LVL2
 2650 0008 0100     		.2byte	0x1
 2651 000a 50       		.byte	0x50
 2652 000b 18000000 		.4byte	.LVL2
 2653 000f 2C000000 		.4byte	.LVL5
 2654 0013 0400     		.2byte	0x4
 2655 0015 F3       		.byte	0xf3
 2656 0016 01       		.uleb128 0x1
 2657 0017 50       		.byte	0x50
 2658 0018 9F       		.byte	0x9f
 2659 0019 2C000000 		.4byte	.LVL5
 2660 001d 2E000000 		.4byte	.LVL6
 2661 0021 0100     		.2byte	0x1
 2662 0023 50       		.byte	0x50
 2663 0024 2E000000 		.4byte	.LVL6
 2664 0028 48000000 		.4byte	.LFE139
 2665 002c 0400     		.2byte	0x4
 2666 002e F3       		.byte	0xf3
 2667 002f 01       		.uleb128 0x1
 2668 0030 50       		.byte	0x50
 2669 0031 9F       		.byte	0x9f
 2670 0032 00000000 		.4byte	0
 2671 0036 00000000 		.4byte	0
 2672              	.LLST1:
 2673 003a 00000000 		.4byte	.LVL0
 2674 003e 16000000 		.4byte	.LVL1
 2675 0042 0100     		.2byte	0x1
 2676 0044 51       		.byte	0x51
 2677 0045 16000000 		.4byte	.LVL1
 2678 0049 2C000000 		.4byte	.LVL5
 2679 004d 0100     		.2byte	0x1
 2680 004f 55       		.byte	0x55
 2681 0050 2C000000 		.4byte	.LVL5
 2682 0054 48000000 		.4byte	.LFE139
 2683 0058 0100     		.2byte	0x1
 2684 005a 51       		.byte	0x51
 2685 005b 00000000 		.4byte	0
 2686 005f 00000000 		.4byte	0
 2687              	.LLST2:
 2688 0063 26000000 		.4byte	.LVL4
 2689 0067 2C000000 		.4byte	.LVL5
 2690 006b 0100     		.2byte	0x1
 2691 006d 50       		.byte	0x50
 2692 006e 34000000 		.4byte	.LVL7
 2693 0072 48000000 		.4byte	.LFE139
 2694 0076 0100     		.2byte	0x1
 2695 0078 50       		.byte	0x50
 2696 0079 00000000 		.4byte	0
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 87


 2697 007d 00000000 		.4byte	0
 2698              	.LLST3:
 2699 0081 00000000 		.4byte	.LVL8
 2700 0085 12000000 		.4byte	.LVL10
 2701 0089 0100     		.2byte	0x1
 2702 008b 50       		.byte	0x50
 2703 008c 12000000 		.4byte	.LVL10
 2704 0090 56000000 		.4byte	.LVL22
 2705 0094 0100     		.2byte	0x1
 2706 0096 54       		.byte	0x54
 2707 0097 56000000 		.4byte	.LVL22
 2708 009b 58000000 		.4byte	.LVL23
 2709 009f 0100     		.2byte	0x1
 2710 00a1 50       		.byte	0x50
 2711 00a2 58000000 		.4byte	.LVL23
 2712 00a6 5A000000 		.4byte	.LVL24
 2713 00aa 0400     		.2byte	0x4
 2714 00ac F3       		.byte	0xf3
 2715 00ad 01       		.uleb128 0x1
 2716 00ae 50       		.byte	0x50
 2717 00af 9F       		.byte	0x9f
 2718 00b0 5A000000 		.4byte	.LVL24
 2719 00b4 5E000000 		.4byte	.LVL26
 2720 00b8 0100     		.2byte	0x1
 2721 00ba 54       		.byte	0x54
 2722 00bb 5E000000 		.4byte	.LVL26
 2723 00bf 74000000 		.4byte	.LFE138
 2724 00c3 0400     		.2byte	0x4
 2725 00c5 F3       		.byte	0xf3
 2726 00c6 01       		.uleb128 0x1
 2727 00c7 50       		.byte	0x50
 2728 00c8 9F       		.byte	0x9f
 2729 00c9 00000000 		.4byte	0
 2730 00cd 00000000 		.4byte	0
 2731              	.LLST4:
 2732 00d1 00000000 		.4byte	.LVL8
 2733 00d5 10000000 		.4byte	.LVL9
 2734 00d9 0100     		.2byte	0x1
 2735 00db 51       		.byte	0x51
 2736 00dc 10000000 		.4byte	.LVL9
 2737 00e0 56000000 		.4byte	.LVL22
 2738 00e4 0100     		.2byte	0x1
 2739 00e6 55       		.byte	0x55
 2740 00e7 56000000 		.4byte	.LVL22
 2741 00eb 5A000000 		.4byte	.LVL24
 2742 00ef 0100     		.2byte	0x1
 2743 00f1 51       		.byte	0x51
 2744 00f2 5A000000 		.4byte	.LVL24
 2745 00f6 5E000000 		.4byte	.LVL26
 2746 00fa 0100     		.2byte	0x1
 2747 00fc 55       		.byte	0x55
 2748 00fd 5E000000 		.4byte	.LVL26
 2749 0101 74000000 		.4byte	.LFE138
 2750 0105 0400     		.2byte	0x4
 2751 0107 F3       		.byte	0xf3
 2752 0108 01       		.uleb128 0x1
 2753 0109 51       		.byte	0x51
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 88


 2754 010a 9F       		.byte	0x9f
 2755 010b 00000000 		.4byte	0
 2756 010f 00000000 		.4byte	0
 2757              	.LLST5:
 2758 0113 00000000 		.4byte	.LVL8
 2759 0117 58000000 		.4byte	.LVL23
 2760 011b 0200     		.2byte	0x2
 2761 011d 30       		.byte	0x30
 2762 011e 9F       		.byte	0x9f
 2763 011f 58000000 		.4byte	.LVL23
 2764 0123 5A000000 		.4byte	.LVL24
 2765 0127 0100     		.2byte	0x1
 2766 0129 50       		.byte	0x50
 2767 012a 5A000000 		.4byte	.LVL24
 2768 012e 5C000000 		.4byte	.LVL25
 2769 0132 0200     		.2byte	0x2
 2770 0134 30       		.byte	0x30
 2771 0135 9F       		.byte	0x9f
 2772 0136 5C000000 		.4byte	.LVL25
 2773 013a 74000000 		.4byte	.LFE138
 2774 013e 0100     		.2byte	0x1
 2775 0140 50       		.byte	0x50
 2776 0141 00000000 		.4byte	0
 2777 0145 00000000 		.4byte	0
 2778              	.LLST6:
 2779 0149 1C000000 		.4byte	.LVL12
 2780 014d 22000000 		.4byte	.LVL13
 2781 0151 0100     		.2byte	0x1
 2782 0153 52       		.byte	0x52
 2783 0154 22000000 		.4byte	.LVL13
 2784 0158 30000000 		.4byte	.LVL16
 2785 015c 0200     		.2byte	0x2
 2786 015e 74       		.byte	0x74
 2787 015f 04       		.sleb128 4
 2788 0160 32000000 		.4byte	.LVL17
 2789 0164 38000000 		.4byte	.LVL19
 2790 0168 0100     		.2byte	0x1
 2791 016a 52       		.byte	0x52
 2792 016b 38000000 		.4byte	.LVL19
 2793 016f 3E000000 		.4byte	.LVL20
 2794 0173 0200     		.2byte	0x2
 2795 0175 74       		.byte	0x74
 2796 0176 04       		.sleb128 4
 2797 0177 00000000 		.4byte	0
 2798 017b 00000000 		.4byte	0
 2799              	.LLST7:
 2800 017f 1C000000 		.4byte	.LVL12
 2801 0183 28000000 		.4byte	.LVL14
 2802 0187 0100     		.2byte	0x1
 2803 0189 53       		.byte	0x53
 2804 018a 28000000 		.4byte	.LVL14
 2805 018e 2C000000 		.4byte	.LVL15
 2806 0192 0700     		.2byte	0x7
 2807 0194 73       		.byte	0x73
 2808 0195 80808080 		.sleb128 536870912
 2808      02
 2809 019a 9F       		.byte	0x9f
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 89


 2810 019b 2C000000 		.4byte	.LVL15
 2811 019f 32000000 		.4byte	.LVL17
 2812 01a3 0700     		.2byte	0x7
 2813 01a5 73       		.byte	0x73
 2814 01a6 80BEFCFF 		.sleb128 536813312
 2814      01
 2815 01ab 9F       		.byte	0x9f
 2816 01ac 32000000 		.4byte	.LVL17
 2817 01b0 36000000 		.4byte	.LVL18
 2818 01b4 0100     		.2byte	0x1
 2819 01b6 53       		.byte	0x53
 2820 01b7 36000000 		.4byte	.LVL18
 2821 01bb 3E000000 		.4byte	.LVL20
 2822 01bf 0200     		.2byte	0x2
 2823 01c1 74       		.byte	0x74
 2824 01c2 00       		.sleb128 0
 2825 01c3 00000000 		.4byte	0
 2826 01c7 00000000 		.4byte	0
 2827              	.LLST8:
 2828 01cb 00000000 		.4byte	.LVL27
 2829 01cf 0C000000 		.4byte	.LVL28
 2830 01d3 0100     		.2byte	0x1
 2831 01d5 50       		.byte	0x50
 2832 01d6 0C000000 		.4byte	.LVL28
 2833 01da 12000000 		.4byte	.LVL30
 2834 01de 0400     		.2byte	0x4
 2835 01e0 F3       		.byte	0xf3
 2836 01e1 01       		.uleb128 0x1
 2837 01e2 50       		.byte	0x50
 2838 01e3 9F       		.byte	0x9f
 2839 01e4 12000000 		.4byte	.LVL30
 2840 01e8 14000000 		.4byte	.LVL31
 2841 01ec 0100     		.2byte	0x1
 2842 01ee 50       		.byte	0x50
 2843 01ef 14000000 		.4byte	.LVL31
 2844 01f3 28000000 		.4byte	.LFE140
 2845 01f7 0400     		.2byte	0x4
 2846 01f9 F3       		.byte	0xf3
 2847 01fa 01       		.uleb128 0x1
 2848 01fb 50       		.byte	0x50
 2849 01fc 9F       		.byte	0x9f
 2850 01fd 00000000 		.4byte	0
 2851 0201 00000000 		.4byte	0
 2852              	.LLST9:
 2853 0205 10000000 		.4byte	.LVL29
 2854 0209 12000000 		.4byte	.LVL30
 2855 020d 0100     		.2byte	0x1
 2856 020f 50       		.byte	0x50
 2857 0210 1A000000 		.4byte	.LVL32
 2858 0214 28000000 		.4byte	.LFE140
 2859 0218 0100     		.2byte	0x1
 2860 021a 50       		.byte	0x50
 2861 021b 00000000 		.4byte	0
 2862 021f 00000000 		.4byte	0
 2863              		.section	.debug_aranges,"",%progbits
 2864 0000 2C000000 		.4byte	0x2c
 2865 0004 0200     		.2byte	0x2
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 90


 2866 0006 00000000 		.4byte	.Ldebug_info0
 2867 000a 04       		.byte	0x4
 2868 000b 00       		.byte	0
 2869 000c 0000     		.2byte	0
 2870 000e 0000     		.2byte	0
 2871 0010 00000000 		.4byte	.LFB139
 2872 0014 48000000 		.4byte	.LFE139-.LFB139
 2873 0018 00000000 		.4byte	.LFB138
 2874 001c 74000000 		.4byte	.LFE138-.LFB138
 2875 0020 00000000 		.4byte	.LFB140
 2876 0024 28000000 		.4byte	.LFE140-.LFB140
 2877 0028 00000000 		.4byte	0
 2878 002c 00000000 		.4byte	0
 2879              		.section	.debug_ranges,"",%progbits
 2880              	.Ldebug_ranges0:
 2881 0000 00000000 		.4byte	.LFB139
 2882 0004 48000000 		.4byte	.LFE139
 2883 0008 00000000 		.4byte	.LFB138
 2884 000c 74000000 		.4byte	.LFE138
 2885 0010 00000000 		.4byte	.LFB140
 2886 0014 28000000 		.4byte	.LFE140
 2887 0018 00000000 		.4byte	0
 2888 001c 00000000 		.4byte	0
 2889              		.section	.debug_line,"",%progbits
 2890              	.Ldebug_line0:
 2891 0000 CC020000 		.section	.debug_str,"MS",%progbits,1
 2891      02005D02 
 2891      00000201 
 2891      FB0E0D00 
 2891      01010101 
 2892              	.LASF64:
 2893 0000 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 2893      6843746C 
 2893      4D61696E 
 2893      57733146 
 2893      72657100 
 2894              	.LASF170:
 2895 0014 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 2895      735F696E 
 2895      74657272 
 2895      75707473 
 2895      5F647730 
 2896              	.LASF305:
 2897 0030 63795F73 		.ascii	"cy_stc_sysint_t\000"
 2897      74635F73 
 2897      7973696E 
 2897      745F7400 
 2898              	.LASF133:
 2899 0040 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 2899      5F696E74 
 2899      65727275 
 2899      70745F67 
 2899      70696F5F 
 2900              	.LASF231:
 2901 0059 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 2901      6D5F315F 
 2901      696E7465 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 91


 2901      72727570 
 2901      74735F31 
 2902              	.LASF106:
 2903 0074 6970634C 		.ascii	"ipcLockStatusOffset\000"
 2903      6F636B53 
 2903      74617475 
 2903      734F6666 
 2903      73657400 
 2904              	.LASF293:
 2905 0088 43504143 		.ascii	"CPACR\000"
 2905      5200
 2906              	.LASF317:
 2907 008e 63795F64 		.ascii	"cy_device\000"
 2907      65766963 
 2907      6500
 2908              	.LASF250:
 2909 0098 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 2909      696E7465 
 2909      72727570 
 2909      74735F31 
 2909      305F4952 
 2910              	.LASF91:
 2911 00af 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 2911      73436D30 
 2911      436C6F63 
 2911      6B43746C 
 2911      4F666673 
 2912              	.LASF175:
 2913 00c6 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 2913      735F696E 
 2913      74657272 
 2913      75707473 
 2913      5F647730 
 2914              	.LASF297:
 2915 00e2 63686172 		.ascii	"char\000"
 2915      00
 2916              	.LASF331:
 2917 00e7 5F5F4E56 		.ascii	"__NVIC_SetPriority\000"
 2917      49435F53 
 2917      65745072 
 2917      696F7269 
 2917      747900
 2918              	.LASF144:
 2919 00fa 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 2919      735F696E 
 2919      74657272 
 2919      75707473 
 2919      5F697063 
 2920              	.LASF162:
 2921 0116 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 2921      335F696E 
 2921      74657272 
 2921      7570745F 
 2921      4952516E 
 2922              	.LASF131:
 2923 012b 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 2923      5F696E74 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 92


 2923      65727275 
 2923      7074735F 
 2923      6770696F 
 2924              	.LASF192:
 2925 0148 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 2925      735F696E 
 2925      74657272 
 2925      75707473 
 2925      5F647731 
 2926              	.LASF198:
 2927 0164 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 2927      735F696E 
 2927      74657272 
 2927      75707473 
 2927      5F647731 
 2928              	.LASF23:
 2929 0181 70657269 		.ascii	"periBase\000"
 2929      42617365 
 2929      00
 2930              	.LASF310:
 2931 018a 43795F53 		.ascii	"Cy_SysInt_Init\000"
 2931      7973496E 
 2931      745F496E 
 2931      697400
 2932              	.LASF99:
 2933 0199 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 2933      73436D30 
 2933      4E6D6943 
 2933      746C4F66 
 2933      66736574 
 2934              	.LASF69:
 2935 01ae 64774368 		.ascii	"dwChSize\000"
 2935      53697A65 
 2935      00
 2936              	.LASF300:
 2937 01b7 43595F53 		.ascii	"CY_SYSINT_SUCCESS\000"
 2937      5953494E 
 2937      545F5355 
 2937      43434553 
 2937      5300
 2938              	.LASF0:
 2939 01c9 756E7369 		.ascii	"unsigned int\000"
 2939      676E6564 
 2939      20696E74 
 2939      00
 2940              	.LASF154:
 2941 01d6 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 2941      735F696E 
 2941      74657272 
 2941      75707473 
 2941      5F697063 
 2942              	.LASF51:
 2943 01f3 736D6966 		.ascii	"smifDeviceNr\000"
 2943      44657669 
 2943      63654E72 
 2943      00
 2944              	.LASF81:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 93


 2945 0200 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 2945      44697643 
 2945      6D645061 
 2945      54797065 
 2945      53656C50 
 2946              	.LASF223:
 2947 0217 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 2947      6D5F315F 
 2947      696E7465 
 2947      72727570 
 2947      74735F37 
 2948              	.LASF287:
 2949 0231 44465352 		.ascii	"DFSR\000"
 2949      00
 2950              	.LASF10:
 2951 0236 5F5F696E 		.ascii	"__int32_t\000"
 2951      7433325F 
 2951      7400
 2952              	.LASF141:
 2953 0240 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 2953      5F696E74 
 2953      65727275 
 2953      70745F63 
 2953      7462735F 
 2954              	.LASF47:
 2955 0259 73727373 		.ascii	"srssNumClkpath\000"
 2955      4E756D43 
 2955      6C6B7061 
 2955      746800
 2956              	.LASF21:
 2957 0268 63707573 		.ascii	"cpussBase\000"
 2957      73426173 
 2957      6500
 2958              	.LASF45:
 2959 0272 63707573 		.ascii	"cpussFmIrq\000"
 2959      73466D49 
 2959      727100
 2960              	.LASF138:
 2961 027d 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 2961      5F696E74 
 2961      65727275 
 2961      70745F6D 
 2961      63776474 
 2962              	.LASF120:
 2963 0299 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 2963      5F696E74 
 2963      65727275 
 2963      7074735F 
 2963      6770696F 
 2964              	.LASF46:
 2965 02b5 63707573 		.ascii	"cpussNotConnectedIrq\000"
 2965      734E6F74 
 2965      436F6E6E 
 2965      65637465 
 2965      64497271 
 2966              	.LASF181:
 2967 02ca 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 94


 2967      735F696E 
 2967      74657272 
 2967      75707473 
 2967      5F647730 
 2968              	.LASF7:
 2969 02e7 73686F72 		.ascii	"short int\000"
 2969      7420696E 
 2969      7400
 2970              	.LASF239:
 2971 02f1 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 2971      6D5F315F 
 2971      696E7465 
 2971      72727570 
 2971      74735F32 
 2972              	.LASF237:
 2973 030c 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 2973      6D5F315F 
 2973      696E7465 
 2973      72727570 
 2973      74735F32 
 2974              	.LASF77:
 2975 0327 70657269 		.ascii	"periTrGrSize\000"
 2975      54724772 
 2975      53697A65 
 2975      00
 2976              	.LASF215:
 2977 0334 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 2977      6D5F305F 
 2977      696E7465 
 2977      72727570 
 2977      74735F37 
 2978              	.LASF329:
 2979 034e 47656E65 		.ascii	"Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\"
 2979      72617465 
 2979      645F536F 
 2979      75726365 
 2979      5C50536F 
 2980 037c 73797369 		.ascii	"sysint\\cy_sysint.c\000"
 2980      6E745C63 
 2980      795F7379 
 2980      73696E74 
 2980      2E6300
 2981              	.LASF80:
 2982 038f 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 2982      44697643 
 2982      6D645061 
 2982      44697653 
 2982      656C506F 
 2983              	.LASF57:
 2984 03a5 63727970 		.ascii	"cryptoMemSize\000"
 2984      746F4D65 
 2984      6D53697A 
 2984      6500
 2985              	.LASF103:
 2986 03b3 63707573 		.ascii	"cpussRam1Ctl0\000"
 2986      7352616D 
 2986      3143746C 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 95


 2986      3000
 2987              	.LASF184:
 2988 03c1 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 2988      735F696E 
 2988      74657272 
 2988      75707473 
 2988      5F647731 
 2989              	.LASF254:
 2990 03dd 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 2990      696E7465 
 2990      72727570 
 2990      74735F31 
 2990      345F4952 
 2991              	.LASF315:
 2992 03f4 63757272 		.ascii	"currIsr\000"
 2992      49737200 
 2993              	.LASF210:
 2994 03fc 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 2994      6D5F305F 
 2994      696E7465 
 2994      72727570 
 2994      74735F32 
 2995              	.LASF116:
 2996 0416 50656E64 		.ascii	"PendSV_IRQn\000"
 2996      53565F49 
 2996      52516E00 
 2997              	.LASF328:
 2998 0422 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 2998      43313120 
 2998      352E342E 
 2998      31203230 
 2998      31363036 
 2999 0455 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 2999      20726576 
 2999      6973696F 
 2999      6E203233 
 2999      37373135 
 3000 0488 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 3000      70202D6D 
 3000      6670753D 
 3000      66707634 
 3000      2D73702D 
 3001 04bb 65637469 		.ascii	"ections -ffat-lto-objects\000"
 3001      6F6E7320 
 3001      2D666661 
 3001      742D6C74 
 3001      6F2D6F62 
 3002              	.LASF302:
 3003 04d5 63795F65 		.ascii	"cy_en_sysint_status_t\000"
 3003      6E5F7379 
 3003      73696E74 
 3003      5F737461 
 3003      7475735F 
 3004              	.LASF16:
 3005 04eb 696E7431 		.ascii	"int16_t\000"
 3005      365F7400 
 3006              	.LASF79:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 96


 3007 04f3 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 3007      44697643 
 3007      6D645479 
 3007      70655365 
 3007      6C506F73 
 3008              	.LASF96:
 3009 0508 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 3009      73547269 
 3009      6D52616D 
 3009      43746C4F 
 3009      66667365 
 3010              	.LASF247:
 3011 051e 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 3011      696E7465 
 3011      72727570 
 3011      74735F37 
 3011      5F495251 
 3012              	.LASF136:
 3013 0534 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 3013      385F696E 
 3013      74657272 
 3013      7570745F 
 3013      4952516E 
 3014              	.LASF111:
 3015 0549 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 3015      72794D61 
 3015      6E616765 
 3015      6D656E74 
 3015      5F495251 
 3016              	.LASF233:
 3017 055f 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 3017      6D5F315F 
 3017      696E7465 
 3017      72727570 
 3017      74735F31 
 3018              	.LASF242:
 3019 057a 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 3019      696E7465 
 3019      72727570 
 3019      74735F32 
 3019      5F495251 
 3020              	.LASF19:
 3021 0590 75696E74 		.ascii	"uint32_t\000"
 3021      33325F74 
 3021      00
 3022              	.LASF228:
 3023 0599 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 3023      6D5F315F 
 3023      696E7465 
 3023      72727570 
 3023      74735F31 
 3024              	.LASF125:
 3025 05b4 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 3025      5F696E74 
 3025      65727275 
 3025      7074735F 
 3025      6770696F 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 97


 3026              	.LASF291:
 3027 05d0 4D4D4652 		.ascii	"MMFR\000"
 3027      00
 3028              	.LASF255:
 3029 05d5 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 3029      696E7465 
 3029      72727570 
 3029      74735F31 
 3029      355F4952 
 3030              	.LASF89:
 3031 05ec 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 3031      50727443 
 3031      66674F75 
 3031      744F6666 
 3031      73657400 
 3032              	.LASF267:
 3033 0600 49534552 		.ascii	"ISER\000"
 3033      00
 3034              	.LASF205:
 3035 0605 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 3035      735F696E 
 3035      74657272 
 3035      75707473 
 3035      5F636D30 
 3036              	.LASF298:
 3037 0625 666C6F61 		.ascii	"float\000"
 3037      7400
 3038              	.LASF32:
 3039 062b 63727970 		.ascii	"cryptoVersion\000"
 3039      746F5665 
 3039      7273696F 
 3039      6E00
 3040              	.LASF61:
 3041 0639 666C6173 		.ascii	"flashProgramDelay\000"
 3041      6850726F 
 3041      6772616D 
 3041      44656C61 
 3041      7900
 3042              	.LASF163:
 3043 064b 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 3043      345F696E 
 3043      74657272 
 3043      7570745F 
 3043      4952516E 
 3044              	.LASF22:
 3045 0660 666C6173 		.ascii	"flashcBase\000"
 3045      68634261 
 3045      736500
 3046              	.LASF189:
 3047 066b 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 3047      735F696E 
 3047      74657272 
 3047      75707473 
 3047      5F647731 
 3048              	.LASF88:
 3049 0687 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 3049      50727443 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 98


 3049      6667496E 
 3049      4F666673 
 3049      657400
 3050              	.LASF195:
 3051 069a 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 3051      735F696E 
 3051      74657272 
 3051      75707473 
 3051      5F647731 
 3052              	.LASF262:
 3053 06b7 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 3053      696E7465 
 3053      72727570 
 3053      745F6D65 
 3053      645F4952 
 3054              	.LASF60:
 3055 06ce 666C6173 		.ascii	"flashWriteDelay\000"
 3055      68577269 
 3055      74654465 
 3055      6C617900 
 3056              	.LASF14:
 3057 06de 6C6F6E67 		.ascii	"long long unsigned int\000"
 3057      206C6F6E 
 3057      6720756E 
 3057      7369676E 
 3057      65642069 
 3058              	.LASF85:
 3059 06f5 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 3059      44697632 
 3059      345F3543 
 3059      746C4F66 
 3059      66736574 
 3060              	.LASF90:
 3061 070a 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 3061      50727443 
 3061      66675369 
 3061      6F4F6666 
 3061      73657400 
 3062              	.LASF156:
 3063 071e 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 3063      735F696E 
 3063      74657272 
 3063      75707473 
 3063      5F697063 
 3064              	.LASF44:
 3065 073b 63707573 		.ascii	"cpussIpc0Irq\000"
 3065      73497063 
 3065      30497271 
 3065      00
 3066              	.LASF139:
 3067 0748 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 3067      5F696E74 
 3067      65727275 
 3067      70745F62 
 3067      61636B75 
 3068              	.LASF225:
 3069 0763 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 99


 3069      6D5F315F 
 3069      696E7465 
 3069      72727570 
 3069      74735F39 
 3070              	.LASF320:
 3071 077d 5F5F7A65 		.ascii	"__zero_table_t\000"
 3071      726F5F74 
 3071      61626C65 
 3071      5F7400
 3072              	.LASF8:
 3073 078c 5F5F7569 		.ascii	"__uint16_t\000"
 3073      6E743136 
 3073      5F7400
 3074              	.LASF114:
 3075 0797 53564361 		.ascii	"SVCall_IRQn\000"
 3075      6C6C5F49 
 3075      52516E00 
 3076              	.LASF159:
 3077 07a3 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 3077      305F696E 
 3077      74657272 
 3077      7570745F 
 3077      4952516E 
 3078              	.LASF220:
 3079 07b8 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 3079      6D5F315F 
 3079      696E7465 
 3079      72727570 
 3079      74735F34 
 3080              	.LASF167:
 3081 07d2 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 3081      696E7465 
 3081      72727570 
 3081      745F4952 
 3081      516E00
 3082              	.LASF330:
 3083 07e5 433A5C55 		.ascii	"C:\\Users\\Ramon\\Desktop\\Artigo\\PSoC\\Testbench\\"
 3083      73657273 
 3083      5C52616D 
 3083      6F6E5C44 
 3083      65736B74 
 3084 0812 54657374 		.ascii	"Testbench\\Lock_in.cydsn\000"
 3084      62656E63 
 3084      685C4C6F 
 3084      636B5F69 
 3084      6E2E6379 
 3085              	.LASF312:
 3086 082a 70726576 		.ascii	"prevIsr\000"
 3086      49737200 
 3087              	.LASF129:
 3088 0832 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 3088      5F696E74 
 3088      65727275 
 3088      7074735F 
 3088      6770696F 
 3089              	.LASF151:
 3090 084f 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 100


 3090      735F696E 
 3090      74657272 
 3090      75707473 
 3090      5F697063 
 3091              	.LASF29:
 3092 086b 69706342 		.ascii	"ipcBase\000"
 3092      61736500 
 3093              	.LASF200:
 3094 0873 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 3094      735F696E 
 3094      74657272 
 3094      75707473 
 3094      5F666175 
 3095              	.LASF66:
 3096 0891 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 3096      6843746C 
 3096      4D61696E 
 3096      57733346 
 3096      72657100 
 3097              	.LASF266:
 3098 08a5 4952516E 		.ascii	"IRQn_Type\000"
 3098      5F547970 
 3098      6500
 3099              	.LASF48:
 3100 08af 73727373 		.ascii	"srssNumPll\000"
 3100      4E756D50 
 3100      6C6C00
 3101              	.LASF251:
 3102 08ba 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 3102      696E7465 
 3102      72727570 
 3102      74735F31 
 3102      315F4952 
 3103              	.LASF145:
 3104 08d1 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 3104      735F696E 
 3104      74657272 
 3104      75707473 
 3104      5F697063 
 3105              	.LASF245:
 3106 08ed 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 3106      696E7465 
 3106      72727570 
 3106      74735F35 
 3106      5F495251 
 3107              	.LASF212:
 3108 0903 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 3108      6D5F305F 
 3108      696E7465 
 3108      72727570 
 3108      74735F34 
 3109              	.LASF284:
 3110 091d 53484353 		.ascii	"SHCSR\000"
 3110      5200
 3111              	.LASF59:
 3112 0923 666C6173 		.ascii	"flashPipeRequired\000"
 3112      68506970 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 101


 3112      65526571 
 3112      75697265 
 3112      6400
 3113              	.LASF74:
 3114 0935 70657269 		.ascii	"periTrCmdOffset\000"
 3114      5472436D 
 3114      644F6666 
 3114      73657400 
 3115              	.LASF280:
 3116 0945 43505549 		.ascii	"CPUID\000"
 3116      4400
 3117              	.LASF49:
 3118 094b 73727373 		.ascii	"srssNumHfroot\000"
 3118      4E756D48 
 3118      66726F6F 
 3118      7400
 3119              	.LASF63:
 3120 0959 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 3120      6843746C 
 3120      4D61696E 
 3120      57733046 
 3120      72657100 
 3121              	.LASF259:
 3122 096d 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 3122      696C655F 
 3122      696E7465 
 3122      72727570 
 3122      745F4952 
 3123              	.LASF257:
 3124 0984 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 3124      6F73735F 
 3124      696E7465 
 3124      72727570 
 3124      745F6932 
 3125              	.LASF27:
 3126 099f 6770696F 		.ascii	"gpioBase\000"
 3126      42617365 
 3126      00
 3127              	.LASF264:
 3128 09a8 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 3128      5F696E74 
 3128      65727275 
 3128      70745F64 
 3128      6163735F 
 3129              	.LASF217:
 3130 09c1 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 3130      6D5F315F 
 3130      696E7465 
 3130      72727570 
 3130      74735F31 
 3131              	.LASF244:
 3132 09db 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 3132      696E7465 
 3132      72727570 
 3132      74735F34 
 3132      5F495251 
 3133              	.LASF258:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 102


 3134 09f1 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 3134      6F73735F 
 3134      696E7465 
 3134      72727570 
 3134      745F7064 
 3135              	.LASF178:
 3136 0a0c 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 3136      735F696E 
 3136      74657272 
 3136      75707473 
 3136      5F647730 
 3137              	.LASF230:
 3138 0a29 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 3138      6D5F315F 
 3138      696E7465 
 3138      72727570 
 3138      74735F31 
 3139              	.LASF127:
 3140 0a44 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 3140      5F696E74 
 3140      65727275 
 3140      7074735F 
 3140      6770696F 
 3141              	.LASF98:
 3142 0a60 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 3142      73537973 
 3142      5469636B 
 3142      43746C4F 
 3142      66667365 
 3143              	.LASF54:
 3144 0a76 75646250 		.ascii	"udbPresent\000"
 3144      72657365 
 3144      6E7400
 3145              	.LASF72:
 3146 0a81 64775374 		.ascii	"dwStatusChIdxPos\000"
 3146      61747573 
 3146      43684964 
 3146      78506F73 
 3146      00
 3147              	.LASF174:
 3148 0a92 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 3148      735F696E 
 3148      74657272 
 3148      75707473 
 3148      5F647730 
 3149              	.LASF122:
 3150 0aae 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 3150      5F696E74 
 3150      65727275 
 3150      7074735F 
 3150      6770696F 
 3151              	.LASF128:
 3152 0aca 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 3152      5F696E74 
 3152      65727275 
 3152      7074735F 
 3152      6770696F 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 103


 3153              	.LASF286:
 3154 0ae7 48465352 		.ascii	"HFSR\000"
 3154      00
 3155              	.LASF183:
 3156 0aec 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 3156      735F696E 
 3156      74657272 
 3156      75707473 
 3156      5F647730 
 3157              	.LASF140:
 3158 0b09 73727373 		.ascii	"srss_interrupt_IRQn\000"
 3158      5F696E74 
 3158      65727275 
 3158      70745F49 
 3158      52516E00 
 3159              	.LASF43:
 3160 0b1d 63707573 		.ascii	"cpussFlashPaSize\000"
 3160      73466C61 
 3160      73685061 
 3160      53697A65 
 3160      00
 3161              	.LASF191:
 3162 0b2e 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 3162      735F696E 
 3162      74657272 
 3162      75707473 
 3162      5F647731 
 3163              	.LASF197:
 3164 0b4a 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 3164      735F696E 
 3164      74657272 
 3164      75707473 
 3164      5F647731 
 3165              	.LASF169:
 3166 0b67 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 3166      735F696E 
 3166      74657272 
 3166      75707473 
 3166      5F647730 
 3167              	.LASF332:
 3168 0b83 43795F53 		.ascii	"Cy_SysLib_AssertFailed\000"
 3168      79734C69 
 3168      625F4173 
 3168      73657274 
 3168      4661696C 
 3169              	.LASF84:
 3170 0b9a 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 3170      44697631 
 3170      365F3543 
 3170      746C4F66 
 3170      66736574 
 3171              	.LASF265:
 3172 0baf 756E636F 		.ascii	"unconnected_IRQn\000"
 3172      6E6E6563 
 3172      7465645F 
 3172      4952516E 
 3172      00
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 104


 3173              	.LASF186:
 3174 0bc0 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 3174      735F696E 
 3174      74657272 
 3174      75707473 
 3174      5F647731 
 3175              	.LASF55:
 3176 0bdc 73797350 		.ascii	"sysPmSimoPresent\000"
 3176      6D53696D 
 3176      6F507265 
 3176      73656E74 
 3176      00
 3177              	.LASF314:
 3178 0bed 43795F53 		.ascii	"Cy_SysInt_GetVector\000"
 3178      7973496E 
 3178      745F4765 
 3178      74566563 
 3178      746F7200 
 3179              	.LASF263:
 3180 0c01 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 3180      696E7465 
 3180      72727570 
 3180      745F6C6F 
 3180      5F495251 
 3181              	.LASF283:
 3182 0c17 41495243 		.ascii	"AIRCR\000"
 3182      5200
 3183              	.LASF153:
 3184 0c1d 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 3184      735F696E 
 3184      74657272 
 3184      75707473 
 3184      5F697063 
 3185              	.LASF203:
 3186 0c3a 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 3186      735F696E 
 3186      74657272 
 3186      7570745F 
 3186      666D5F49 
 3187              	.LASF222:
 3188 0c52 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 3188      6D5F315F 
 3188      696E7465 
 3188      72727570 
 3188      74735F36 
 3189              	.LASF249:
 3190 0c6c 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 3190      696E7465 
 3190      72727570 
 3190      74735F39 
 3190      5F495251 
 3191              	.LASF73:
 3192 0c82 64775374 		.ascii	"dwStatusChIdxMsk\000"
 3192      61747573 
 3192      43684964 
 3192      784D736B 
 3192      00
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 105


 3193              	.LASF253:
 3194 0c93 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 3194      696E7465 
 3194      72727570 
 3194      74735F31 
 3194      335F4952 
 3195              	.LASF15:
 3196 0caa 75696E74 		.ascii	"uint8_t\000"
 3196      385F7400 
 3197              	.LASF313:
 3198 0cb2 73746174 		.ascii	"status\000"
 3198      757300
 3199              	.LASF235:
 3200 0cb9 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 3200      6D5F315F 
 3200      696E7465 
 3200      72727570 
 3200      74735F31 
 3201              	.LASF303:
 3202 0cd4 696E7472 		.ascii	"intrSrc\000"
 3202      53726300 
 3203              	.LASF78:
 3204 0cdc 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 3204      44697643 
 3204      6D644469 
 3204      7653656C 
 3204      4D736B00 
 3205              	.LASF137:
 3206 0cf0 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 3206      5F696E74 
 3206      65727275 
 3206      70745F6D 
 3206      63776474 
 3207              	.LASF273:
 3208 0d0c 49435052 		.ascii	"ICPR\000"
 3208      00
 3209              	.LASF86:
 3210 0d11 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 3210      50727449 
 3210      6E747243 
 3210      66674F66 
 3210      66736574 
 3211              	.LASF135:
 3212 0d26 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 3212      6D705F69 
 3212      6E746572 
 3212      72757074 
 3212      5F495251 
 3213              	.LASF102:
 3214 0d3c 63707573 		.ascii	"cpussRam0Ctl0\000"
 3214      7352616D 
 3214      3043746C 
 3214      3000
 3215              	.LASF1:
 3216 0d4a 6C6F6E67 		.ascii	"long long int\000"
 3216      206C6F6E 
 3216      6720696E 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 106


 3216      7400
 3217              	.LASF319:
 3218 0d58 5F5F636F 		.ascii	"__copy_table_end__\000"
 3218      70795F74 
 3218      61626C65 
 3218      5F656E64 
 3218      5F5F00
 3219              	.LASF70:
 3220 0d6b 64774368 		.ascii	"dwChCtlPrioPos\000"
 3220      43746C50 
 3220      72696F50 
 3220      6F7300
 3221              	.LASF30:
 3222 0d7a 63727970 		.ascii	"cryptoBase\000"
 3222      746F4261 
 3222      736500
 3223              	.LASF143:
 3224 0d85 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 3224      735F696E 
 3224      74657272 
 3224      75707473 
 3224      5F697063 
 3225              	.LASF108:
 3226 0da1 52657365 		.ascii	"Reset_IRQn\000"
 3226      745F4952 
 3226      516E00
 3227              	.LASF209:
 3228 0dac 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 3228      6D5F305F 
 3228      696E7465 
 3228      72727570 
 3228      74735F31 
 3229              	.LASF285:
 3230 0dc6 43465352 		.ascii	"CFSR\000"
 3230      00
 3231              	.LASF164:
 3232 0dcb 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 3232      355F696E 
 3232      74657272 
 3232      7570745F 
 3232      4952516E 
 3233              	.LASF321:
 3234 0de0 5F5F7A65 		.ascii	"__zero_table_start__\000"
 3234      726F5F74 
 3234      61626C65 
 3234      5F737461 
 3234      72745F5F 
 3235              	.LASF158:
 3236 0df5 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 3236      735F696E 
 3236      74657272 
 3236      75707473 
 3236      5F697063 
 3237              	.LASF6:
 3238 0e12 5F5F696E 		.ascii	"__int16_t\000"
 3238      7431365F 
 3238      7400
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 107


 3239              	.LASF50:
 3240 0e1c 70657269 		.ascii	"periClockNr\000"
 3240      436C6F63 
 3240      6B4E7200 
 3241              	.LASF318:
 3242 0e28 5F5F636F 		.ascii	"__copy_table_start__\000"
 3242      70795F74 
 3242      61626C65 
 3242      5F737461 
 3242      72745F5F 
 3243              	.LASF26:
 3244 0e3d 6873696F 		.ascii	"hsiomBase\000"
 3244      6D426173 
 3244      6500
 3245              	.LASF112:
 3246 0e47 42757346 		.ascii	"BusFault_IRQn\000"
 3246      61756C74 
 3246      5F495251 
 3246      6E00
 3247              	.LASF92:
 3248 0e55 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 3248      73436D34 
 3248      436C6F63 
 3248      6B43746C 
 3248      4F666673 
 3249              	.LASF76:
 3250 0e6c 70657269 		.ascii	"periTrGrOffset\000"
 3250      54724772 
 3250      4F666673 
 3250      657400
 3251              	.LASF241:
 3252 0e7b 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 3252      696E7465 
 3252      72727570 
 3252      74735F31 
 3252      5F495251 
 3253              	.LASF42:
 3254 0e91 63707573 		.ascii	"cpussDwChNr\000"
 3254      73447743 
 3254      684E7200 
 3255              	.LASF261:
 3256 0e9d 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 3256      696E7465 
 3256      72727570 
 3256      745F6869 
 3256      5F495251 
 3257              	.LASF308:
 3258 0eb3 75736572 		.ascii	"userIsr\000"
 3258      49737200 
 3259              	.LASF160:
 3260 0ebb 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 3260      315F696E 
 3260      74657272 
 3260      7570745F 
 3260      4952516E 
 3261              	.LASF227:
 3262 0ed0 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 108


 3262      6D5F315F 
 3262      696E7465 
 3262      72727570 
 3262      74735F31 
 3263              	.LASF124:
 3264 0eeb 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 3264      5F696E74 
 3264      65727275 
 3264      7074735F 
 3264      6770696F 
 3265              	.LASF40:
 3266 0f07 63707573 		.ascii	"cpussIpcNr\000"
 3266      73497063 
 3266      4E7200
 3267              	.LASF93:
 3268 0f12 63707573 		.ascii	"cpussCm4StatusOffset\000"
 3268      73436D34 
 3268      53746174 
 3268      75734F66 
 3268      66736574 
 3269              	.LASF204:
 3270 0f27 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 3270      735F696E 
 3270      74657272 
 3270      75707473 
 3270      5F636D30 
 3271              	.LASF193:
 3272 0f47 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 3272      735F696E 
 3272      74657272 
 3272      75707473 
 3272      5F647731 
 3273              	.LASF177:
 3274 0f63 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 3274      735F696E 
 3274      74657272 
 3274      75707473 
 3274      5F647730 
 3275              	.LASF171:
 3276 0f7f 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 3276      735F696E 
 3276      74657272 
 3276      75707473 
 3276      5F647730 
 3277              	.LASF104:
 3278 0f9b 63707573 		.ascii	"cpussRam2Ctl0\000"
 3278      7352616D 
 3278      3243746C 
 3278      3000
 3279              	.LASF119:
 3280 0fa9 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 3280      5F696E74 
 3280      65727275 
 3280      7074735F 
 3280      6770696F 
 3281              	.LASF325:
 3282 0fc5 5F5F7261 		.ascii	"__ramVectors\000"
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 109


 3282      6D566563 
 3282      746F7273 
 3282      00
 3283              	.LASF180:
 3284 0fd2 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 3284      735F696E 
 3284      74657272 
 3284      75707473 
 3284      5F647730 
 3285              	.LASF290:
 3286 0fef 41465352 		.ascii	"AFSR\000"
 3286      00
 3287              	.LASF188:
 3288 0ff4 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 3288      735F696E 
 3288      74657272 
 3288      75707473 
 3288      5F647731 
 3289              	.LASF194:
 3290 1010 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 3290      735F696E 
 3290      74657272 
 3290      75707473 
 3290      5F647731 
 3291              	.LASF214:
 3292 102d 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 3292      6D5F305F 
 3292      696E7465 
 3292      72727570 
 3292      74735F36 
 3293              	.LASF83:
 3294 1047 70657269 		.ascii	"periDiv16CtlOffset\000"
 3294      44697631 
 3294      3643746C 
 3294      4F666673 
 3294      657400
 3295              	.LASF224:
 3296 105a 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 3296      6D5F315F 
 3296      696E7465 
 3296      72727570 
 3296      74735F38 
 3297              	.LASF9:
 3298 1074 73686F72 		.ascii	"short unsigned int\000"
 3298      7420756E 
 3298      7369676E 
 3298      65642069 
 3298      6E7400
 3299              	.LASF2:
 3300 1087 6C6F6E67 		.ascii	"long double\000"
 3300      20646F75 
 3300      626C6500 
 3301              	.LASF17:
 3302 1093 75696E74 		.ascii	"uint16_t\000"
 3302      31365F74 
 3302      00
 3303              	.LASF306:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 110


 3304 109c 4952516E 		.ascii	"IRQn\000"
 3304      00
 3305              	.LASF75:
 3306 10a1 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 3306      5472436D 
 3306      64477253 
 3306      656C4D73 
 3306      6B00
 3307              	.LASF207:
 3308 10b3 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 3308      735F696E 
 3308      74657272 
 3308      75707473 
 3308      5F636D34 
 3309              	.LASF219:
 3310 10d3 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 3310      6D5F315F 
 3310      696E7465 
 3310      72727570 
 3310      74735F33 
 3311              	.LASF246:
 3312 10ed 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 3312      696E7465 
 3312      72727570 
 3312      74735F36 
 3312      5F495251 
 3313              	.LASF278:
 3314 1103 53544952 		.ascii	"STIR\000"
 3314      00
 3315              	.LASF71:
 3316 1108 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 3316      43746C50 
 3316      7265656D 
 3316      70746162 
 3316      6C65506F 
 3317              	.LASF33:
 3318 111e 64775665 		.ascii	"dwVersion\000"
 3318      7273696F 
 3318      6E00
 3319              	.LASF232:
 3320 1128 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 3320      6D5F315F 
 3320      696E7465 
 3320      72727570 
 3320      74735F31 
 3321              	.LASF288:
 3322 1143 4D4D4641 		.ascii	"MMFAR\000"
 3322      5200
 3323              	.LASF150:
 3324 1149 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 3324      735F696E 
 3324      74657272 
 3324      75707473 
 3324      5F697063 
 3325              	.LASF311:
 3326 1165 636F6E66 		.ascii	"config\000"
 3326      696700
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 111


 3327              	.LASF20:
 3328 116c 73697A65 		.ascii	"sizetype\000"
 3328      74797065 
 3328      00
 3329              	.LASF100:
 3330 1175 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 3330      73436D34 
 3330      4E6D6943 
 3330      746C4F66 
 3330      66736574 
 3331              	.LASF268:
 3332 118a 52455345 		.ascii	"RESERVED0\000"
 3332      52564544 
 3332      3000
 3333              	.LASF82:
 3334 1194 70657269 		.ascii	"periDiv8CtlOffset\000"
 3334      44697638 
 3334      43746C4F 
 3334      66667365 
 3334      7400
 3335              	.LASF272:
 3336 11a6 52455345 		.ascii	"RESERVED2\000"
 3336      52564544 
 3336      3200
 3337              	.LASF274:
 3338 11b0 52455345 		.ascii	"RESERVED3\000"
 3338      52564544 
 3338      3300
 3339              	.LASF276:
 3340 11ba 52455345 		.ascii	"RESERVED4\000"
 3340      52564544 
 3340      3400
 3341              	.LASF277:
 3342 11c4 52455345 		.ascii	"RESERVED5\000"
 3342      52564544 
 3342      3500
 3343              	.LASF130:
 3344 11ce 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 3344      5F696E74 
 3344      65727275 
 3344      7074735F 
 3344      6770696F 
 3345              	.LASF142:
 3346 11eb 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 3346      735F696E 
 3346      74657272 
 3346      7570745F 
 3346      4952516E 
 3347              	.LASF11:
 3348 1200 6C6F6E67 		.ascii	"long int\000"
 3348      20696E74 
 3348      00
 3349              	.LASF199:
 3350 1209 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 3350      735F696E 
 3350      74657272 
 3350      75707473 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 112


 3350      5F647731 
 3351              	.LASF31:
 3352 1226 63707573 		.ascii	"cpussVersion\000"
 3352      73566572 
 3352      73696F6E 
 3352      00
 3353              	.LASF327:
 3354 1233 776C656E 		.ascii	"wlen\000"
 3354      00
 3355              	.LASF323:
 3356 1238 49544D5F 		.ascii	"ITM_RxBuffer\000"
 3356      52784275 
 3356      66666572 
 3356      00
 3357              	.LASF35:
 3358 1245 6770696F 		.ascii	"gpioVersion\000"
 3358      56657273 
 3358      696F6E00 
 3359              	.LASF109:
 3360 1251 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 3360      61736B61 
 3360      626C6549 
 3360      6E745F49 
 3360      52516E00 
 3361              	.LASF236:
 3362 1265 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 3362      6D5F315F 
 3362      696E7465 
 3362      72727570 
 3362      74735F32 
 3363              	.LASF34:
 3364 1280 666C6173 		.ascii	"flashcVersion\000"
 3364      68635665 
 3364      7273696F 
 3364      6E00
 3365              	.LASF56:
 3366 128e 70726F74 		.ascii	"protBusMasterMask\000"
 3366      4275734D 
 3366      61737465 
 3366      724D6173 
 3366      6B00
 3367              	.LASF25:
 3368 12a0 70726F74 		.ascii	"protBase\000"
 3368      42617365 
 3368      00
 3369              	.LASF165:
 3370 12a9 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 3370      365F696E 
 3370      74657272 
 3370      7570745F 
 3370      4952516E 
 3371              	.LASF301:
 3372 12be 43595F53 		.ascii	"CY_SYSINT_BAD_PARAM\000"
 3372      5953494E 
 3372      545F4241 
 3372      445F5041 
 3372      52414D00 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 113


 3373              	.LASF307:
 3374 12d2 7072696F 		.ascii	"priority\000"
 3374      72697479 
 3374      00
 3375              	.LASF296:
 3376 12db 63686172 		.ascii	"char_t\000"
 3376      5F7400
 3377              	.LASF155:
 3378 12e2 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 3378      735F696E 
 3378      74657272 
 3378      75707473 
 3378      5F697063 
 3379              	.LASF132:
 3380 12ff 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 3380      5F696E74 
 3380      65727275 
 3380      7074735F 
 3380      6770696F 
 3381              	.LASF149:
 3382 131c 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 3382      735F696E 
 3382      74657272 
 3382      75707473 
 3382      5F697063 
 3383              	.LASF322:
 3384 1338 5F5F7A65 		.ascii	"__zero_table_end__\000"
 3384      726F5F74 
 3384      61626C65 
 3384      5F656E64 
 3384      5F5F00
 3385              	.LASF196:
 3386 134b 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 3386      735F696E 
 3386      74657272 
 3386      75707473 
 3386      5F647731 
 3387              	.LASF126:
 3388 1368 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 3388      5F696E74 
 3388      65727275 
 3388      7074735F 
 3388      6770696F 
 3389              	.LASF148:
 3390 1384 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 3390      735F696E 
 3390      74657272 
 3390      75707473 
 3390      5F697063 
 3391              	.LASF95:
 3392 13a0 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 3392      73436D34 
 3392      50777243 
 3392      746C4F66 
 3392      66736574 
 3393              	.LASF260:
 3394 13b5 736D6966 		.ascii	"smif_interrupt_IRQn\000"
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 114


 3394      5F696E74 
 3394      65727275 
 3394      70745F49 
 3394      52516E00 
 3395              	.LASF161:
 3396 13c9 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 3396      325F696E 
 3396      74657272 
 3396      7570745F 
 3396      4952516E 
 3397              	.LASF279:
 3398 13de 4E564943 		.ascii	"NVIC_Type\000"
 3398      5F547970 
 3398      6500
 3399              	.LASF294:
 3400 13e8 5343425F 		.ascii	"SCB_Type\000"
 3400      54797065 
 3400      00
 3401              	.LASF289:
 3402 13f1 42464152 		.ascii	"BFAR\000"
 3402      00
 3403              	.LASF121:
 3404 13f6 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 3404      5F696E74 
 3404      65727275 
 3404      7074735F 
 3404      6770696F 
 3405              	.LASF182:
 3406 1412 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 3406      735F696E 
 3406      74657272 
 3406      75707473 
 3406      5F647730 
 3407              	.LASF52:
 3408 142f 70617373 		.ascii	"passSarChannels\000"
 3408      53617243 
 3408      68616E6E 
 3408      656C7300 
 3409              	.LASF282:
 3410 143f 56544F52 		.ascii	"VTOR\000"
 3410      00
 3411              	.LASF39:
 3412 1444 70726F74 		.ascii	"protVersion\000"
 3412      56657273 
 3412      696F6E00 
 3413              	.LASF190:
 3414 1450 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 3414      735F696E 
 3414      74657272 
 3414      75707473 
 3414      5F647731 
 3415              	.LASF238:
 3416 146c 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 3416      6D5F315F 
 3416      696E7465 
 3416      72727570 
 3416      74735F32 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 115


 3417              	.LASF168:
 3418 1487 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 3418      735F696E 
 3418      74657272 
 3418      75707473 
 3418      5F647730 
 3419              	.LASF97:
 3420 14a3 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 3420      73547269 
 3420      6D526F6D 
 3420      43746C4F 
 3420      66667365 
 3421              	.LASF304:
 3422 14b9 696E7472 		.ascii	"intrPriority\000"
 3422      5072696F 
 3422      72697479 
 3422      00
 3423              	.LASF252:
 3424 14c6 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 3424      696E7465 
 3424      72727570 
 3424      74735F31 
 3424      325F4952 
 3425              	.LASF117:
 3426 14dd 53797354 		.ascii	"SysTick_IRQn\000"
 3426      69636B5F 
 3426      4952516E 
 3426      00
 3427              	.LASF36:
 3428 14ea 6873696F 		.ascii	"hsiomVersion\000"
 3428      6D566572 
 3428      73696F6E 
 3428      00
 3429              	.LASF281:
 3430 14f7 49435352 		.ascii	"ICSR\000"
 3430      00
 3431              	.LASF185:
 3432 14fc 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 3432      735F696E 
 3432      74657272 
 3432      75707473 
 3432      5F647731 
 3433              	.LASF105:
 3434 1518 69706353 		.ascii	"ipcStructSize\000"
 3434      74727563 
 3434      7453697A 
 3434      6500
 3435              	.LASF13:
 3436 1526 6C6F6E67 		.ascii	"long unsigned int\000"
 3436      20756E73 
 3436      69676E65 
 3436      6420696E 
 3436      7400
 3437              	.LASF211:
 3438 1538 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 3438      6D5F305F 
 3438      696E7465 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 116


 3438      72727570 
 3438      74735F33 
 3439              	.LASF101:
 3440 1552 63707573 		.ascii	"cpussRomCtl\000"
 3440      73526F6D 
 3440      43746C00 
 3441              	.LASF172:
 3442 155e 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 3442      735F696E 
 3442      74657272 
 3442      75707473 
 3442      5F647730 
 3443              	.LASF18:
 3444 157a 696E7433 		.ascii	"int32_t\000"
 3444      325F7400 
 3445              	.LASF107:
 3446 1582 63795F73 		.ascii	"cy_stc_device_t\000"
 3446      74635F64 
 3446      65766963 
 3446      655F7400 
 3447              	.LASF221:
 3448 1592 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 3448      6D5F315F 
 3448      696E7465 
 3448      72727570 
 3448      74735F35 
 3449              	.LASF248:
 3450 15ac 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 3450      696E7465 
 3450      72727570 
 3450      74735F38 
 3450      5F495251 
 3451              	.LASF24:
 3452 15c2 75646242 		.ascii	"udbBase\000"
 3452      61736500 
 3453              	.LASF94:
 3454 15ca 63707573 		.ascii	"cpussCm0StatusOffset\000"
 3454      73436D30 
 3454      53746174 
 3454      75734F66 
 3454      66736574 
 3455              	.LASF234:
 3456 15df 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 3456      6D5F315F 
 3456      696E7465 
 3456      72727570 
 3456      74735F31 
 3457              	.LASF115:
 3458 15fa 44656275 		.ascii	"DebugMonitor_IRQn\000"
 3458      674D6F6E 
 3458      69746F72 
 3458      5F495251 
 3458      6E00
 3459              	.LASF113:
 3460 160c 55736167 		.ascii	"UsageFault_IRQn\000"
 3460      65466175 
 3460      6C745F49 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 117


 3460      52516E00 
 3461              	.LASF216:
 3462 161c 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 3462      6D5F315F 
 3462      696E7465 
 3462      72727570 
 3462      74735F30 
 3463              	.LASF243:
 3464 1636 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 3464      696E7465 
 3464      72727570 
 3464      74735F33 
 3464      5F495251 
 3465              	.LASF4:
 3466 164c 756E7369 		.ascii	"unsigned char\000"
 3466      676E6564 
 3466      20636861 
 3466      7200
 3467              	.LASF12:
 3468 165a 5F5F7569 		.ascii	"__uint32_t\000"
 3468      6E743332 
 3468      5F7400
 3469              	.LASF295:
 3470 1665 63795F69 		.ascii	"cy_israddress\000"
 3470      73726164 
 3470      64726573 
 3470      7300
 3471              	.LASF229:
 3472 1673 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 3472      6D5F315F 
 3472      696E7465 
 3472      72727570 
 3472      74735F31 
 3473              	.LASF147:
 3474 168e 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 3474      735F696E 
 3474      74657272 
 3474      75707473 
 3474      5F697063 
 3475              	.LASF316:
 3476 16aa 5F5F636F 		.ascii	"__copy_table_t\000"
 3476      70795F74 
 3476      61626C65 
 3476      5F7400
 3477              	.LASF62:
 3478 16b9 666C6173 		.ascii	"flashEraseDelay\000"
 3478      68457261 
 3478      73654465 
 3478      6C617900 
 3479              	.LASF173:
 3480 16c9 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 3480      735F696E 
 3480      74657272 
 3480      75707473 
 3480      5F647730 
 3481              	.LASF68:
 3482 16e5 64774368 		.ascii	"dwChOffset\000"
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 118


 3482      4F666673 
 3482      657400
 3483              	.LASF269:
 3484 16f0 49434552 		.ascii	"ICER\000"
 3484      00
 3485              	.LASF275:
 3486 16f5 49414252 		.ascii	"IABR\000"
 3486      00
 3487              	.LASF309:
 3488 16fa 43795F53 		.ascii	"Cy_SysInt_SetVector\000"
 3488      7973496E 
 3488      745F5365 
 3488      74566563 
 3488      746F7200 
 3489              	.LASF134:
 3490 170e 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 3490      5F696E74 
 3490      65727275 
 3490      70745F76 
 3490      64645F49 
 3491              	.LASF5:
 3492 1726 5F5F7569 		.ascii	"__uint8_t\000"
 3492      6E74385F 
 3492      7400
 3493              	.LASF157:
 3494 1730 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 3494      735F696E 
 3494      74657272 
 3494      75707473 
 3494      5F697063 
 3495              	.LASF292:
 3496 174d 49534152 		.ascii	"ISAR\000"
 3496      00
 3497              	.LASF58:
 3498 1752 666C6173 		.ascii	"flashRwwRequired\000"
 3498      68527777 
 3498      52657175 
 3498      69726564 
 3498      00
 3499              	.LASF87:
 3500 1763 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 3500      50727443 
 3500      66674F66 
 3500      66736574 
 3500      00
 3501              	.LASF53:
 3502 1774 65704D6F 		.ascii	"epMonitorNr\000"
 3502      6E69746F 
 3502      724E7200 
 3503              	.LASF176:
 3504 1780 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 3504      735F696E 
 3504      74657272 
 3504      75707473 
 3504      5F647730 
 3505              	.LASF110:
 3506 179c 48617264 		.ascii	"HardFault_IRQn\000"
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 119


 3506      4661756C 
 3506      745F4952 
 3506      516E00
 3507              	.LASF3:
 3508 17ab 7369676E 		.ascii	"signed char\000"
 3508      65642063 
 3508      68617200 
 3509              	.LASF256:
 3510 17b7 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 3510      5F696E74 
 3510      65727275 
 3510      70745F73 
 3510      61725F49 
 3511              	.LASF240:
 3512 17cf 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 3512      696E7465 
 3512      72727570 
 3512      74735F30 
 3512      5F495251 
 3513              	.LASF41:
 3514 17e5 63707573 		.ascii	"cpussIpcIrqNr\000"
 3514      73497063 
 3514      4972714E 
 3514      7200
 3515              	.LASF324:
 3516 17f3 5F5F5665 		.ascii	"__Vectors\000"
 3516      63746F72 
 3516      7300
 3517              	.LASF226:
 3518 17fd 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 3518      6D5F315F 
 3518      696E7465 
 3518      72727570 
 3518      74735F31 
 3519              	.LASF123:
 3520 1818 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 3520      5F696E74 
 3520      65727275 
 3520      7074735F 
 3520      6770696F 
 3521              	.LASF152:
 3522 1834 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 3522      735F696E 
 3522      74657272 
 3522      75707473 
 3522      5F697063 
 3523              	.LASF271:
 3524 1850 49535052 		.ascii	"ISPR\000"
 3524      00
 3525              	.LASF38:
 3526 1855 70657269 		.ascii	"periVersion\000"
 3526      56657273 
 3526      696F6E00 
 3527              	.LASF201:
 3528 1861 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 3528      735F696E 
 3528      74657272 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 120


 3528      75707473 
 3528      5F666175 
 3529              	.LASF299:
 3530 187f 646F7562 		.ascii	"double\000"
 3530      6C6500
 3531              	.LASF28:
 3532 1886 70617373 		.ascii	"passBase\000"
 3532      42617365 
 3532      00
 3533              	.LASF65:
 3534 188f 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 3534      6843746C 
 3534      4D61696E 
 3534      57733246 
 3534      72657100 
 3535              	.LASF118:
 3536 18a3 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 3536      5F696E74 
 3536      65727275 
 3536      7074735F 
 3536      6770696F 
 3537              	.LASF270:
 3538 18bf 52455345 		.ascii	"RESERVED1\000"
 3538      52564544 
 3538      3100
 3539              	.LASF179:
 3540 18c9 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 3540      735F696E 
 3540      74657272 
 3540      75707473 
 3540      5F647730 
 3541              	.LASF67:
 3542 18e6 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 3542      6843746C 
 3542      4D61696E 
 3542      57733446 
 3542      72657100 
 3543              	.LASF187:
 3544 18fa 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 3544      735F696E 
 3544      74657272 
 3544      75707473 
 3544      5F647731 
 3545              	.LASF213:
 3546 1916 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 3546      6D5F305F 
 3546      696E7465 
 3546      72727570 
 3546      74735F35 
 3547              	.LASF202:
 3548 1930 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 3548      735F696E 
 3548      74657272 
 3548      7570745F 
 3548      63727970 
 3549              	.LASF208:
 3550 194c 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccWXonbs.s 			page 121


 3550      6D5F305F 
 3550      696E7465 
 3550      72727570 
 3550      74735F30 
 3551              	.LASF326:
 3552 1966 64657374 		.ascii	"dest\000"
 3552      00
 3553              	.LASF37:
 3554 196b 69706356 		.ascii	"ipcVersion\000"
 3554      65727369 
 3554      6F6E00
 3555              	.LASF146:
 3556 1976 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 3556      735F696E 
 3556      74657272 
 3556      75707473 
 3556      5F697063 
 3557              	.LASF166:
 3558 1992 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 3558      375F696E 
 3558      74657272 
 3558      7570745F 
 3558      4952516E 
 3559              	.LASF206:
 3560 19a7 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 3560      735F696E 
 3560      74657272 
 3560      75707473 
 3560      5F636D34 
 3561              	.LASF218:
 3562 19c7 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 3562      6D5F315F 
 3562      696E7465 
 3562      72727570 
 3562      74735F32 
 3563              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
