// Seed: 1564780266
module module_0 (
    output supply1 id_0
);
  wand id_3;
  assign module_1.id_3 = 0;
  assign id_2 = id_3++;
  assign module_3.type_11 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input wand id_2,
    output supply1 id_3,
    input tri id_4
);
  assign id_3 = id_1 > 1;
  nand primCall (id_3, id_0, id_4, id_2, id_1);
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    output tri id_0,
    input supply1 id_1,
    input wand id_2
);
  wire id_4;
  xor primCall (id_0, id_5, id_2, id_1);
  wire id_5 = 1;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
endmodule
module module_3 (
    input wand id_0,
    output tri id_1,
    output tri0 id_2,
    output uwire id_3,
    input wor id_4,
    input tri1 id_5,
    input tri id_6,
    output supply1 id_7
);
  id_9(
      .id_0(1'b0), .id_1(id_0), .id_2(1 - id_2)
  );
  module_0 modCall_1 (id_3);
endmodule
