{
  "DESIGN_NAME": "tapeins_sp24_tapein2_Interconnect_noparam",
  "VERILOG_FILES": [
    "dir::../../verilog/rtl/tapeins_sp24_tapein2_Interconnect_noparam.v"
  ],
  "DESIGN_IS_CORE": 0,
  "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
  "CLOCK_PERIOD": 25,
  "CLOCK_PORT": "clk",
  "IO_PCT": 0.1,
  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 2000 1750",
  "PL_TARGET_DENSITY": 0.45
}