<profile>

<section name = "Vitis HLS Report for 'pe'" level="0">
<item name = "Date">Thu Oct 15 02:32:41 2020
</item>
<item name = "Version">2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)</item>
<item name = "Project">CONV_LAYER</item>
<item name = "Solution">refined (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.846 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">191, 191, 1.910 us, 1.910 us, 192, 192, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOOP_3_VITIS_LOOP_30_2_PIPELINE">189, 189, 14, 5, 1, 36, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 819, -</column>
<column name="FIFO">-, -, 594, 408, -</column>
<column name="Instance">-, 0, 0, 51, -</column>
<column name="Memory">0, -, 16, 2, -</column>
<column name="Multiplexer">-, -, -, 455, -</column>
<column name="Register">-, -, 450, 96, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_3ns_5ns_7_1_1_U12">mul_3ns_5ns_7_1_1, 0, 0, 0, 17, 0</column>
<column name="mul_5ns_3ns_7_1_1_U10">mul_5ns_3ns_7_1_1, 0, 0, 0, 17, 0</column>
<column name="mul_5ns_3ns_7_1_1_U11">mul_5ns_3ns_7_1_1, 0, 0, 0, 17, 0</column>
<column name="urem_3ns_3ns_2_7_1_U1">urem_3ns_3ns_2_7_1, 0, 0, 0, 0, 0</column>
<column name="urem_3ns_3ns_2_7_1_U2">urem_3ns_3ns_2_7_1, 0, 0, 0, 0, 0</column>
<column name="urem_3ns_3ns_2_7_1_U3">urem_3ns_3ns_2_7_1, 0, 0, 0, 0, 0</column>
<column name="urem_3ns_3ns_2_7_1_U4">urem_3ns_3ns_2_7_1, 0, 0, 0, 0, 0</column>
<column name="urem_3ns_3ns_2_7_1_U7">urem_3ns_3ns_2_7_1, 0, 0, 0, 0, 0</column>
<column name="urem_3ns_3ns_2_7_1_U8">urem_3ns_3ns_2_7_1, 0, 0, 0, 0, 0</column>
<column name="urem_3ns_3ns_3_7_1_U5">urem_3ns_3ns_3_7_1, 0, 0, 0, 0, 0</column>
<column name="urem_3ns_3ns_3_7_1_U6">urem_3ns_3ns_3_7_1, 0, 0, 0, 0, 0</column>
<column name="urem_3ns_3ns_3_7_1_U9">urem_3ns_3ns_3_7_1, 0, 0, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="weight_registers_V_U">weight_registers_V, 0, 16, 2, 0, 9, 8, 1, 72</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="inner_fifos_0_0_V_V_fifo_U">0, 99, 0, -, 6, 8, 48</column>
<column name="inner_fifos_0_1_V_V_fifo_U">0, 99, 0, -, 6, 8, 48</column>
<column name="inner_fifos_0_2_V_V_fifo_U">0, 99, 0, -, 6, 8, 48</column>
<column name="inner_fifos_1_0_V_V_fifo_U">0, 99, 0, -, 6, 8, 48</column>
<column name="inner_fifos_1_1_V_V_fifo_U">0, 99, 0, -, 6, 8, 48</column>
<column name="inner_fifos_1_2_V_V_fifo_U">0, 99, 0, -, 6, 8, 48</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln25_1_fu_665_p2">+, 0, 0, 9, 1, 2</column>
<column name="add_ln25_fu_1067_p2">+, 0, 0, 15, 1, 6</column>
<column name="add_ln27_1_fu_775_p2">+, 0, 0, 15, 6, 1</column>
<column name="add_ln30_1_fu_769_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln30_fu_886_p2">+, 0, 0, 9, 1, 2</column>
<column name="add_ln33_fu_1132_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln35_fu_1006_p2">+, 0, 0, 12, 4, 4</column>
<column name="add_ln61_1_fu_1527_p2">+, 0, 0, 15, 6, 6</column>
<column name="add_ln61_2_fu_1574_p2">+, 0, 0, 15, 6, 6</column>
<column name="add_ln61_fu_1253_p2">+, 0, 0, 15, 6, 6</column>
<column name="add_ln62_1_fu_1334_p2">+, 0, 0, 15, 6, 6</column>
<column name="add_ln62_2_fu_1625_p2">+, 0, 0, 15, 6, 6</column>
<column name="add_ln62_3_fu_1550_p2">+, 0, 0, 15, 6, 6</column>
<column name="add_ln62_4_fu_1560_p2">+, 0, 0, 15, 6, 6</column>
<column name="add_ln62_5_fu_1683_p2">+, 0, 0, 15, 6, 6</column>
<column name="add_ln62_6_fu_1693_p2">+, 0, 0, 15, 6, 6</column>
<column name="add_ln62_7_fu_1697_p2">+, 0, 0, 15, 6, 6</column>
<column name="add_ln62_8_fu_1701_p2">+, 0, 0, 15, 6, 6</column>
<column name="add_ln62_fu_1291_p2">+, 0, 0, 15, 6, 6</column>
<column name="empty_15_fu_1090_p2">+, 0, 0, 11, 2, 3</column>
<column name="empty_21_fu_1176_p2">+, 0, 0, 11, 3, 2</column>
<column name="grp_fu_1026_p0">+, 0, 0, 11, 2, 3</column>
<column name="grp_fu_1050_p0">+, 0, 0, 11, 3, 3</column>
<column name="grp_fu_1061_p0">+, 0, 0, 11, 3, 3</column>
<column name="grp_fu_1078_p0">+, 0, 0, 11, 3, 3</column>
<column name="grp_fu_625_p0">+, 0, 0, 11, 2, 3</column>
<column name="grp_fu_974_p0">+, 0, 0, 11, 2, 3</column>
<column name="output_y_2_fu_729_p2">+, 0, 0, 9, 1, 2</column>
<column name="p_mid16_fu_1146_p2">+, 0, 0, 11, 2, 3</column>
<column name="empty_14_fu_801_p2">-, 0, 0, 12, 4, 4</column>
<column name="p_mid1_fu_922_p2">-, 0, 0, 12, 4, 4</column>
<column name="sub_ln62_1_fu_1328_p2">-, 0, 0, 15, 6, 6</column>
<column name="sub_ln62_2_fu_1619_p2">-, 0, 0, 15, 6, 6</column>
<column name="sub_ln62_fu_1285_p2">-, 0, 0, 15, 6, 6</column>
<column name="and_ln25_1_fu_835_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln25_2_fu_715_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln25_fu_1137_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln27_1_fu_880_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln27_fu_1141_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln71_fu_1711_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln72_fu_1445_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1643">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1648">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1653">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_636">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_706">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op156_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op315_read_state11">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op369_write_state11">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op391_read_state12">and, 0, 0, 2, 1, 1</column>
<column name="cmp28_fu_609_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="cmp28_mid1149_fu_689_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="cmp28_mid1_fu_747_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="cmp56_fu_1435_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="cmp59_fu_807_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="cmp59_mid1_fu_940_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="cmp65_fu_1440_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln25_fu_645_p2">icmp, 0, 0, 11, 6, 6</column>
<column name="icmp_ln27_fu_651_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="icmp_ln30_fu_709_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln33_fu_829_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln70_fu_1117_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="notrhs_fu_813_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="notrhs_mid1_fu_954_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_pp0_stage4_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state14_pp0_stage2_iter2">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state15_pp0_stage3_iter2">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln25_1_fu_824_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln25_fu_819_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln27_1_fu_865_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln27_2_fu_870_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln27_3_fu_875_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln27_fu_840_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln30_1_fu_897_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln30_fu_892_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln70_fu_1113_p2">or, 0, 0, 2, 2, 2</column>
<column name="add_cast_fu_601_p3">select, 0, 0, 2, 1, 2</column>
<column name="add_cast_mid1_fu_739_p3">select, 0, 0, 2, 1, 2</column>
<column name="inner_fifos_1_0_V_V_din">select, 0, 0, 8, 1, 1</column>
<column name="inner_fifos_1_1_V_V_din">select, 0, 0, 8, 1, 8</column>
<column name="inner_fifos_1_2_V_V_din">select, 0, 0, 8, 1, 8</column>
<column name="input_registers_0_3_V_1_fu_1716_p3">select, 0, 0, 8, 1, 8</column>
<column name="input_registers_1_3_V_1_fu_1729_p3">select, 0, 0, 8, 1, 8</column>
<column name="input_registers_2_3_V_1_fu_1791_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln25_1_fu_677_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln25_2_fu_695_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln25_3_fu_721_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln25_fu_657_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln27_1_fu_753_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln27_2_fu_852_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln27_3_fu_1214_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln27_4_fu_1376_p3">select, 0, 0, 6, 1, 5</column>
<column name="select_ln27_5_fu_1383_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln27_6_fu_761_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln27_7_fu_781_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln27_fu_844_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln30_1_fu_928_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln30_2_fu_1169_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln30_3_fu_946_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln30_4_fu_960_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln30_5_fu_1236_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln30_6_fu_1405_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln30_7_fu_1428_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln30_8_fu_994_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln30_9_fu_1084_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln30_fu_902_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln87_1_fu_1471_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln87_2_fu_1497_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln87_3_fu_1532_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln87_4_fu_1639_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln87_5_fu_1661_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln87_fu_1450_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln25_fu_703_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln27_fu_860_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln71_fu_1706_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">41, 8, 1, 8</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">15, 3, 1, 3</column>
<column name="ap_phi_mux_indvar_flatten209_phi_fu_474_p4">9, 2, 6, 12</column>
<column name="ap_phi_mux_indvar_flatten97_phi_fu_497_p4">9, 2, 6, 12</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_519_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_iwo_phi_fu_542_p4">9, 2, 2, 4</column>
<column name="ap_phi_mux_kernel_y_phi_fu_530_p4">9, 2, 2, 4</column>
<column name="ap_phi_mux_output_x_phi_fu_486_p4">9, 2, 2, 4</column>
<column name="ap_phi_mux_output_y_phi_fu_508_p4">9, 2, 2, 4</column>
<column name="indvar_flatten209_reg_470">9, 2, 6, 12</column>
<column name="indvar_flatten97_reg_493">9, 2, 6, 12</column>
<column name="indvar_flatten_reg_515">9, 2, 4, 8</column>
<column name="input_buffers_address0">33, 6, 6, 36</column>
<column name="input_buffers_address1">27, 5, 6, 30</column>
<column name="input_registers_0_0_V_1_fu_174">15, 3, 8, 24</column>
<column name="input_registers_0_0_V_fu_178">15, 3, 8, 24</column>
<column name="input_registers_0_1_V_fu_182">15, 3, 8, 24</column>
<column name="input_registers_1_0_V_1_fu_186">15, 3, 8, 24</column>
<column name="input_registers_1_0_V_fu_190">15, 3, 8, 24</column>
<column name="input_registers_1_1_V_fu_194">15, 3, 8, 24</column>
<column name="iwo_reg_538">9, 2, 2, 4</column>
<column name="kernel_y_reg_526">9, 2, 2, 4</column>
<column name="output_x_reg_482">9, 2, 2, 4</column>
<column name="output_y_reg_504">9, 2, 2, 4</column>
<column name="pe_input_stream_V_0_blk_n">9, 2, 1, 2</column>
<column name="pe_input_stream_V_1_blk_n">9, 2, 1, 2</column>
<column name="pe_input_stream_V_2_blk_n">9, 2, 1, 2</column>
<column name="pe_input_stream_V_3_blk_n">9, 2, 1, 2</column>
<column name="pe_input_stream_V_4_blk_n">9, 2, 1, 2</column>
<column name="pe_input_stream_V_5_blk_n">9, 2, 1, 2</column>
<column name="pe_input_stream_V_6_blk_n">9, 2, 1, 2</column>
<column name="pe_input_stream_V_7_blk_n">9, 2, 1, 2</column>
<column name="pe_input_stream_V_8_blk_n">9, 2, 1, 2</column>
<column name="pe_weight_stream_V_blk_n">9, 2, 1, 2</column>
<column name="weight_registers_V_address0">15, 3, 4, 12</column>
<column name="weight_stream_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln25_reg_2095">6, 0, 6, 0</column>
<column name="add_ln30_1_reg_1990">4, 0, 4, 0</column>
<column name="add_ln33_reg_2119">2, 0, 2, 0</column>
<column name="add_ln61_1_reg_2205">6, 0, 6, 0</column>
<column name="add_ln61_2_reg_2220">6, 0, 6, 0</column>
<column name="add_ln61_reg_2160">6, 0, 6, 0</column>
<column name="add_ln62_6_reg_2237">6, 0, 6, 0</column>
<column name="add_ln62_7_reg_2242">6, 0, 6, 0</column>
<column name="add_ln62_8_reg_2247">6, 0, 6, 0</column>
<column name="and_ln25_2_reg_1968">1, 0, 1, 0</column>
<column name="and_ln27_1_reg_2013">1, 0, 1, 0</column>
<column name="and_ln27_1_reg_2013_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="and_ln72_reg_2193">1, 0, 1, 0</column>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="cmp56_reg_2187">1, 0, 1, 0</column>
<column name="icmp_ln25_reg_1944">1, 0, 1, 0</column>
<column name="icmp_ln27_reg_1948">1, 0, 1, 0</column>
<column name="icmp_ln30_reg_1963">1, 0, 1, 0</column>
<column name="icmp_ln70_reg_2115">1, 0, 1, 0</column>
<column name="indvar_flatten209_reg_470">6, 0, 6, 0</column>
<column name="indvar_flatten97_reg_493">6, 0, 6, 0</column>
<column name="indvar_flatten_reg_515">4, 0, 4, 0</column>
<column name="input_depth_index_cast_reg_2154">2, 0, 6, 4</column>
<column name="input_num_index_0_mid1_reg_2139">2, 0, 2, 0</column>
<column name="input_num_index_0_reg_2124">2, 0, 2, 0</column>
<column name="input_num_index_1_mid1_reg_2144">2, 0, 2, 0</column>
<column name="input_num_index_1_reg_2129">2, 0, 2, 0</column>
<column name="input_registers_0_0_V_1_fu_174">8, 0, 8, 0</column>
<column name="input_registers_0_0_V_fu_178">8, 0, 8, 0</column>
<column name="input_registers_0_1_V_fu_182">8, 0, 8, 0</column>
<column name="input_registers_0_2_V_fu_150">8, 0, 8, 0</column>
<column name="input_registers_1_0_V_1_fu_186">8, 0, 8, 0</column>
<column name="input_registers_1_0_V_fu_190">8, 0, 8, 0</column>
<column name="input_registers_1_1_V_fu_194">8, 0, 8, 0</column>
<column name="input_registers_1_2_V_fu_154">8, 0, 8, 0</column>
<column name="input_registers_2_0_V_fu_162">8, 0, 8, 0</column>
<column name="input_registers_2_1_V_fu_166">8, 0, 8, 0</column>
<column name="input_registers_2_2_V_2_reg_2262">8, 0, 8, 0</column>
<column name="input_registers_2_2_V_fu_170">8, 0, 8, 0</column>
<column name="input_registers_V_2_0_3_fu_158">8, 0, 8, 0</column>
<column name="iwo_reg_538">2, 0, 2, 0</column>
<column name="kernel_x_cast2_reg_2069">2, 0, 3, 1</column>
<column name="kernel_y_cast1_mid1_reg_2032">2, 0, 3, 1</column>
<column name="kernel_y_cast1_reg_1928">2, 0, 3, 1</column>
<column name="kernel_y_reg_526">2, 0, 2, 0</column>
<column name="or_ln27_1_reg_2008">1, 0, 1, 0</column>
<column name="or_ln27_reg_2000">1, 0, 1, 0</column>
<column name="or_ln27_reg_2000_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="output_x_reg_482">2, 0, 2, 0</column>
<column name="output_y_reg_504">2, 0, 2, 0</column>
<column name="select_ln25_3_reg_1976">2, 0, 2, 0</column>
<column name="select_ln27_1_reg_1981">1, 0, 1, 0</column>
<column name="select_ln27_6_reg_1985">2, 0, 2, 0</column>
<column name="select_ln27_7_reg_1995">6, 0, 6, 0</column>
<column name="select_ln30_2_reg_2134">1, 0, 1, 0</column>
<column name="select_ln30_3_reg_2038">1, 0, 1, 0</column>
<column name="select_ln30_3_reg_2038_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="select_ln30_4_reg_2044">1, 0, 1, 0</column>
<column name="select_ln30_8_reg_2058">2, 0, 2, 0</column>
<column name="select_ln30_9_reg_2105">4, 0, 4, 0</column>
<column name="select_ln30_reg_2021">2, 0, 2, 0</column>
<column name="select_ln30_reg_2021_pp0_iter1_reg">2, 0, 2, 0</column>
<column name="sub_ln62_1_reg_2176">5, 0, 6, 1</column>
<column name="sub_ln62_reg_2165">5, 0, 6, 1</column>
<column name="tmp_2_reg_2149">1, 0, 1, 0</column>
<column name="tmp_3_reg_2199">1, 0, 1, 0</column>
<column name="tmp_reg_2110">1, 0, 1, 0</column>
<column name="xor_ln25_reg_1957">1, 0, 1, 0</column>
<column name="xor_ln25_reg_1957_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="zext_ln37_reg_2064">4, 0, 64, 60</column>
<column name="icmp_ln25_reg_1944">64, 32, 1, 0</column>
<column name="select_ln30_4_reg_2044">64, 32, 1, 0</column>
<column name="zext_ln37_reg_2064">64, 32, 64, 60</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pe, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pe, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pe, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pe, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pe, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pe, return value</column>
<column name="input_buffers_address0">out, 6, ap_memory, input_buffers, array</column>
<column name="input_buffers_ce0">out, 1, ap_memory, input_buffers, array</column>
<column name="input_buffers_q0">in, 8, ap_memory, input_buffers, array</column>
<column name="input_buffers_address1">out, 6, ap_memory, input_buffers, array</column>
<column name="input_buffers_ce1">out, 1, ap_memory, input_buffers, array</column>
<column name="input_buffers_q1">in, 8, ap_memory, input_buffers, array</column>
<column name="weight_stream_V_dout">in, 8, ap_fifo, weight_stream_V, pointer</column>
<column name="weight_stream_V_empty_n">in, 1, ap_fifo, weight_stream_V, pointer</column>
<column name="weight_stream_V_read">out, 1, ap_fifo, weight_stream_V, pointer</column>
<column name="pe_input_stream_V_0_din">out, 8, ap_fifo, pe_input_stream_V_0, pointer</column>
<column name="pe_input_stream_V_0_full_n">in, 1, ap_fifo, pe_input_stream_V_0, pointer</column>
<column name="pe_input_stream_V_0_write">out, 1, ap_fifo, pe_input_stream_V_0, pointer</column>
<column name="pe_input_stream_V_1_din">out, 8, ap_fifo, pe_input_stream_V_1, pointer</column>
<column name="pe_input_stream_V_1_full_n">in, 1, ap_fifo, pe_input_stream_V_1, pointer</column>
<column name="pe_input_stream_V_1_write">out, 1, ap_fifo, pe_input_stream_V_1, pointer</column>
<column name="pe_input_stream_V_2_din">out, 8, ap_fifo, pe_input_stream_V_2, pointer</column>
<column name="pe_input_stream_V_2_full_n">in, 1, ap_fifo, pe_input_stream_V_2, pointer</column>
<column name="pe_input_stream_V_2_write">out, 1, ap_fifo, pe_input_stream_V_2, pointer</column>
<column name="pe_input_stream_V_3_din">out, 8, ap_fifo, pe_input_stream_V_3, pointer</column>
<column name="pe_input_stream_V_3_full_n">in, 1, ap_fifo, pe_input_stream_V_3, pointer</column>
<column name="pe_input_stream_V_3_write">out, 1, ap_fifo, pe_input_stream_V_3, pointer</column>
<column name="pe_input_stream_V_4_din">out, 8, ap_fifo, pe_input_stream_V_4, pointer</column>
<column name="pe_input_stream_V_4_full_n">in, 1, ap_fifo, pe_input_stream_V_4, pointer</column>
<column name="pe_input_stream_V_4_write">out, 1, ap_fifo, pe_input_stream_V_4, pointer</column>
<column name="pe_input_stream_V_5_din">out, 8, ap_fifo, pe_input_stream_V_5, pointer</column>
<column name="pe_input_stream_V_5_full_n">in, 1, ap_fifo, pe_input_stream_V_5, pointer</column>
<column name="pe_input_stream_V_5_write">out, 1, ap_fifo, pe_input_stream_V_5, pointer</column>
<column name="pe_input_stream_V_6_din">out, 8, ap_fifo, pe_input_stream_V_6, pointer</column>
<column name="pe_input_stream_V_6_full_n">in, 1, ap_fifo, pe_input_stream_V_6, pointer</column>
<column name="pe_input_stream_V_6_write">out, 1, ap_fifo, pe_input_stream_V_6, pointer</column>
<column name="pe_input_stream_V_7_din">out, 8, ap_fifo, pe_input_stream_V_7, pointer</column>
<column name="pe_input_stream_V_7_full_n">in, 1, ap_fifo, pe_input_stream_V_7, pointer</column>
<column name="pe_input_stream_V_7_write">out, 1, ap_fifo, pe_input_stream_V_7, pointer</column>
<column name="pe_input_stream_V_8_din">out, 8, ap_fifo, pe_input_stream_V_8, pointer</column>
<column name="pe_input_stream_V_8_full_n">in, 1, ap_fifo, pe_input_stream_V_8, pointer</column>
<column name="pe_input_stream_V_8_write">out, 1, ap_fifo, pe_input_stream_V_8, pointer</column>
<column name="pe_weight_stream_V_din">out, 8, ap_fifo, pe_weight_stream_V, pointer</column>
<column name="pe_weight_stream_V_full_n">in, 1, ap_fifo, pe_weight_stream_V, pointer</column>
<column name="pe_weight_stream_V_write">out, 1, ap_fifo, pe_weight_stream_V, pointer</column>
</table>
</item>
</section>
</profile>
