LIBRARY ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_signed.all;

entity Lab4 is
port(mp, mc : in std_logic_vector(7 downto 0);
	  