#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5643bc2cdbf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum0x5643bc0f40e0 .enum4 (4)
   "ALU_AND" 4'b0001,
   "ALU_OR" 4'b0010,
   "ALU_XOR" 4'b0011,
   "ALU_SLL" 4'b0101,
   "ALU_SRL" 4'b0110,
   "ALU_SRA" 4'b0111,
   "ALU_ADD" 4'b1000,
   "ALU_SUB" 4'b1100,
   "ALU_SLT" 4'b1101,
   "ALU_SLTU" 4'b1111,
   "ALU_INVALID" 4'b0000
 ;
enum0x5643bc0f54e0 .enum4 (8)
   "NOP" 8'b00000000,
   "SWRESET" 8'b00000001,
   "RDDID" 8'b00000100,
   "RDDST" 8'b00001001,
   "SLPIN" 8'b00010000,
   "SLPOUT" 8'b00010001,
   "PLTON" 8'b00010010,
   "NORON" 8'b00010011,
   "RDMODE" 8'b00001010,
   "RDMADCTL" 8'b00001011,
   "RDPIXFMT" 8'b00001100,
   "RDIMGFMT" 8'b00001101,
   "RDSELFDIAG" 8'b00001111,
   "INVOFF" 8'b00100000,
   "INVON" 8'b00100001,
   "GAMMASET" 8'b00100110,
   "DISPOFF" 8'b00101000,
   "DISPON" 8'b00101001,
   "CASET" 8'b00101010,
   "PASET" 8'b00101011,
   "RAMWR" 8'b00101100,
   "RAMRD" 8'b00101110,
   "PTLAR" 8'b00110000,
   "VSCRDEF" 8'b00110011,
   "MADCTL" 8'b00110110,
   "VSCRSADD" 8'b00110111,
   "PIXFMT" 8'b00111010,
   "FRMCTR1" 8'b10110001,
   "FRMCTR2" 8'b10110010,
   "FRMCTR3" 8'b10110011,
   "INVCTR" 8'b10110100,
   "DFUNCTR" 8'b10110110,
   "PWCTR1" 8'b11000000,
   "PWCTR2" 8'b11000001,
   "PWCTR3" 8'b11000010,
   "PWCTR4" 8'b11000011,
   "PWCTR5" 8'b11000100,
   "VMCTR1" 8'b11000101,
   "VMCTR2" 8'b11000111,
   "RDID1" 8'b11011010,
   "RDID2" 8'b11011011,
   "RDID3" 8'b11011100,
   "RDID4" 8'b11011101,
   "GMCTRP1" 8'b11100000,
   "GMCTRN1" 8'b11100001,
   "PWCTR6" 8'b11111100
 ;
enum0x5643bc1d81b0 .enum4 (16)
   "BLACK" 16'b0000000000000000,
   "NAVY" 16'b0000000000001111,
   "DARKGREEN" 16'b0000001111100000,
   "DARKCYAN" 16'b0000001111101111,
   "MAROON" 16'b0111100000000000,
   "PURPLE" 16'b0111100000001111,
   "OLIVE" 16'b0111101111100000,
   "LIGHTGREY" 16'b1100011000011000,
   "DARKGREY" 16'b0111101111101111,
   "BLUE" 16'b0000000000011111,
   "GREEN" 16'b0000011111100000,
   "CYAN" 16'b0000011111111111,
   "RED" 16'b1111100000000000,
   "MAGENTA" 16'b1111100000011111,
   "YELLOW" 16'b1111111111100000,
   "WHITE" 16'b1111111111111111,
   "ORANGE" 16'b1111110100100000,
   "GREENYELLOW" 16'b1010111111100101,
   "PINK" 16'b1111110000011000
 ;
enum0x5643bc1dac50 .enum4 (3)
   "WRITE_8" 3'b000,
   "WRITE_16" 3'b001,
   "WRITE_8_READ_8" 3'b010,
   "WRITE_8_READ_16" 3'b011,
   "WRITE_8_READ_24" 3'b100
 ;
enum0x5643bc1db340 .enum4 (7)
   "OP_LTYPE" 7'b0000011,
   "OP_ITYPE" 7'b0010011,
   "OP_AUIPC" 7'b0010111,
   "OP_STYPE" 7'b0100011,
   "OP_RTYPE" 7'b0110011,
   "OP_LUI" 7'b0110111,
   "OP_BTYPE" 7'b1100011,
   "OP_JALR" 7'b1100111,
   "OP_JAL" 7'b1101111
 ;
enum0x5643bc1dc6a0 .enum4 (3)
   "FUNCT3_LOAD_LB" 3'b000,
   "FUNCT3_LOAD_LH" 3'b001,
   "FUNCT3_LOAD_LW" 3'b010,
   "FUNCT3_LOAD_LBU" 3'b100,
   "FUNCT3_LOAD_LHU" 3'b101
 ;
enum0x5643bc1dced0 .enum4 (3)
   "FUNCT3_ADD" 3'b000,
   "FUNCT3_SLL" 3'b001,
   "FUNCT3_SLT" 3'b010,
   "FUNCT3_SLTU" 3'b011,
   "FUNCT3_XOR" 3'b100,
   "FUNCT3_SHIFT_RIGHT" 3'b101,
   "FUNCT3_OR" 3'b110,
   "FUNCT3_AND" 3'b111
 ;
enum0x5643bc1ddd00 .enum4 (3)
   "FUNCT3_BEQ" 3'b000,
   "FUNCT3_BNE" 3'b001,
   "FUNCT3_BLT" 3'b100,
   "FUNCT3_BGE" 3'b101,
   "FUNCT3_BLTU" 3'b110,
   "FUNCT3_BGEU" 3'b111
 ;
S_0x5643bc25c560 .scope function.str, "alu_control_name" "alu_control_name" 3 19, 3 19 0, S_0x5643bc2cdbf0;
 .timescale 0 0;
; Variable alu_control_name is string return value of scope S_0x5643bc25c560
v0x5643bc28c580_0 .var "control", 3 0;
TD_$unit.alu_control_name ;
    %load/vec4 v0x5643bc28c580_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %pushi/str "UNDEF";
    %ret/str 0; Assign to alu_control_name
    %jmp T_0.11;
T_0.0 ;
    %pushi/str " AND ";
    %ret/str 0; Assign to alu_control_name
    %jmp T_0.11;
T_0.1 ;
    %pushi/str " OR  ";
    %ret/str 0; Assign to alu_control_name
    %jmp T_0.11;
T_0.2 ;
    %pushi/str " XOR ";
    %ret/str 0; Assign to alu_control_name
    %jmp T_0.11;
T_0.3 ;
    %pushi/str " SLL ";
    %ret/str 0; Assign to alu_control_name
    %jmp T_0.11;
T_0.4 ;
    %pushi/str " SRA ";
    %ret/str 0; Assign to alu_control_name
    %jmp T_0.11;
T_0.5 ;
    %pushi/str " SRL ";
    %ret/str 0; Assign to alu_control_name
    %jmp T_0.11;
T_0.6 ;
    %pushi/str " ADD ";
    %ret/str 0; Assign to alu_control_name
    %jmp T_0.11;
T_0.7 ;
    %pushi/str " SUB ";
    %ret/str 0; Assign to alu_control_name
    %jmp T_0.11;
T_0.8 ;
    %pushi/str " SLT ";
    %ret/str 0; Assign to alu_control_name
    %jmp T_0.11;
T_0.9 ;
    %pushi/str " SLTU";
    %ret/str 0; Assign to alu_control_name
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %end;
S_0x5643bc2e7890 .scope function.str, "op_name" "op_name" 4 47, 4 47 0, S_0x5643bc2cdbf0;
 .timescale 0 0;
v0x5643bc28b5b0_0 .var "op", 6 0;
; Variable op_name is string return value of scope S_0x5643bc2e7890
TD_$unit.op_name ;
    %load/vec4 v0x5643bc28b5b0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %pushi/str " UNDEF  ";
    %ret/str 0; Assign to op_name
    %jmp T_1.22;
T_1.12 ;
    %pushi/str " I-type ";
    %ret/str 0; Assign to op_name
    %jmp T_1.22;
T_1.13 ;
    %pushi/str " L-type ";
    %ret/str 0; Assign to op_name
    %jmp T_1.22;
T_1.14 ;
    %pushi/str " AUIPC  ";
    %ret/str 0; Assign to op_name
    %jmp T_1.22;
T_1.15 ;
    %pushi/str " S-type ";
    %ret/str 0; Assign to op_name
    %jmp T_1.22;
T_1.16 ;
    %pushi/str " R-type ";
    %ret/str 0; Assign to op_name
    %jmp T_1.22;
T_1.17 ;
    %pushi/str " LUI    ";
    %ret/str 0; Assign to op_name
    %jmp T_1.22;
T_1.18 ;
    %pushi/str " B-type ";
    %ret/str 0; Assign to op_name
    %jmp T_1.22;
T_1.19 ;
    %pushi/str " JALR   ";
    %ret/str 0; Assign to op_name
    %jmp T_1.22;
T_1.20 ;
    %pushi/str " JAL    ";
    %ret/str 0; Assign to op_name
    %jmp T_1.22;
T_1.22 ;
    %pop/vec4 1;
    %end;
S_0x5643bc2eb830 .scope module, "test_rv32i_system" "test_rv32i_system" 5 6;
 .timescale -9 -12;
P_0x5643bc1af6b0 .param/l "MAX_CYCLES" 1 5 9, +C4<00000000000000000000000001000110>;
L_0x7f7442bcbac8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5643bc322c70_0 .net "backlight", 0 0, L_0x7f7442bcbac8;  1 drivers
v0x5643bc322d80_0 .var "buttons", 1 0;
v0x5643bc322e40_0 .net "data_commandb", 0 0, v0x5643bc3169c0_0;  1 drivers
v0x5643bc322ee0_0 .net "display_csb", 0 0, v0x5643bc315290_0;  1 drivers
v0x5643bc322f80_0 .net "display_rstb", 0 0, v0x5643bc316a80_0;  1 drivers
v0x5643bc323020_0 .net "interface_mode", 3 0, v0x5643bc316f20_0;  1 drivers
v0x5643bc3230c0_0 .net "leds", 1 0, L_0x5643bc33cc10;  1 drivers
v0x5643bc3231b0_0 .net "rgb", 2 0, L_0x5643bc33ce10;  1 drivers
v0x5643bc3232c0_0 .net "spi_clk", 0 0, v0x5643bc315b50_0;  1 drivers
v0x5643bc323480_0 .var "spi_miso", 0 0;
v0x5643bc3235b0_0 .net "spi_mosi", 0 0, v0x5643bc3156b0_0;  1 drivers
v0x5643bc3236e0_0 .var "sysclk", 0 0;
E_0x5643bc1402a0 .event negedge, v0x5643bc322a50_0;
E_0x5643bc13f160 .event posedge, v0x5643bc322a50_0;
S_0x5643bc2ced80 .scope module, "UUT" "rv32i_system" 5 20, 6 7 0, S_0x5643bc2eb830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sysclk";
    .port_info 1 /INPUT 2 "buttons";
    .port_info 2 /OUTPUT 2 "leds";
    .port_info 3 /OUTPUT 3 "rgb";
    .port_info 4 /OUTPUT 4 "interface_mode";
    .port_info 5 /OUTPUT 1 "backlight";
    .port_info 6 /OUTPUT 1 "display_rstb";
    .port_info 7 /OUTPUT 1 "data_commandb";
    .port_info 8 /OUTPUT 1 "display_csb";
    .port_info 9 /OUTPUT 1 "spi_mosi";
    .port_info 10 /INPUT 1 "spi_miso";
    .port_info 11 /OUTPUT 1 "spi_clk";
P_0x5643bc2ccb80 .param/real "CLK_HZ" 0 6 22, Cr<m7270e00000000000gfdc>; value=1.20000e+08
P_0x5643bc2ccbc0 .param/real "CLK_PERIOD_NS" 0 6 23, Cr<m42aaaaaaaaaaac00gfc5>; value=8.33333
P_0x5643bc2ccc00 .param/real "SYS_CLK_HZ" 0 6 20, Cr<m5b8d800000000000gfd9>; value=1.20000e+07
P_0x5643bc2ccc40 .param/real "SYS_CLK_PERIOD_NS" 0 6 21, Cr<m5355555555555400gfc8>; value=83.3333
L_0x5643bc28b490 .functor BUFZ 1, v0x5643bc3236e0_0, C4<0>, C4<0>, C4<0>;
v0x5643bc321d10_0 .net "backlight", 0 0, L_0x7f7442bcbac8;  alias, 1 drivers
v0x5643bc321dd0_0 .net "buttons", 1 0, v0x5643bc322d80_0;  1 drivers
v0x5643bc321e90_0 .net "clk", 0 0, L_0x5643bc28b490;  1 drivers
v0x5643bc321f30_0 .net "core_mem_addr", 31 0, v0x5643bc3101f0_0;  1 drivers
v0x5643bc322020_0 .net "core_mem_rd_data", 31 0, v0x5643bc31fec0_0;  1 drivers
v0x5643bc322180_0 .net "core_mem_wr_data", 31 0, v0x5643bc310490_0;  1 drivers
v0x5643bc322240_0 .net "core_mem_wr_ena", 0 0, v0x5643bc310570_0;  1 drivers
v0x5643bc322330_0 .net "data_commandb", 0 0, v0x5643bc3169c0_0;  alias, 1 drivers
v0x5643bc322420_0 .net "display_csb", 0 0, v0x5643bc315290_0;  alias, 1 drivers
v0x5643bc3224c0_0 .net "display_rstb", 0 0, v0x5643bc316a80_0;  alias, 1 drivers
v0x5643bc322560_0 .net "interface_mode", 3 0, v0x5643bc316f20_0;  alias, 1 drivers
v0x5643bc322670_0 .net "leds", 1 0, L_0x5643bc33cc10;  alias, 1 drivers
v0x5643bc322730_0 .net "rgb", 2 0, L_0x5643bc33ce10;  alias, 1 drivers
v0x5643bc3227d0_0 .net "rst", 0 0, L_0x5643bc323780;  1 drivers
v0x5643bc322870_0 .net "spi_clk", 0 0, v0x5643bc315b50_0;  alias, 1 drivers
v0x5643bc322910_0 .net "spi_miso", 0 0, v0x5643bc323480_0;  1 drivers
v0x5643bc3229b0_0 .net "spi_mosi", 0 0, v0x5643bc3156b0_0;  alias, 1 drivers
v0x5643bc322a50_0 .net "sysclk", 0 0, v0x5643bc3236e0_0;  1 drivers
L_0x5643bc323780 .part v0x5643bc322d80_0, 0, 1;
S_0x5643bc2cf2d0 .scope module, "CORE" "rv32i_multicycle_core" 6 56, 7 7 0, S_0x5643bc2ced80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /OUTPUT 32 "mem_addr";
    .port_info 4 /INPUT 32 "mem_rd_data";
    .port_info 5 /OUTPUT 32 "mem_wr_data";
    .port_info 6 /OUTPUT 1 "mem_wr_ena";
    .port_info 7 /OUTPUT 32 "PC";
P_0x5643bc211a90 .param/l "PC_START_ADDRESS" 0 7 13, +C4<00000000000000000000000000000000>;
enum0x5643bc1df9e0 .enum4 (1)
   "MEM_SRC_PC" 1'b0,
   "MEM_SRC_RESULT" 1'b1
 ;
enum0x5643bc1dffd0 .enum4 (4)
   "FETCH" 4'b0000,
   "MEM_ADDR" 4'b0001,
   "EXECUTE_R" 4'b0010,
   "EXECUTE_I" 4'b0011,
   "EXECUTE_L" 4'b0100,
   "EXECUTE_S" 4'b0101,
   "TURN_OFF_WRITE_S" 4'b0110,
   "EXECUTE_JAL" 4'b0111,
   "WAIT_JAL" 4'b1000,
   "EXECUTE_JALR" 4'b1001,
   "ALU_WRITEBACK" 4'b1010
 ;
v0x5643bc30fa10_0 .net "PC", 31 0, v0x5643bc28acb0_0;  1 drivers
v0x5643bc30fb40_0 .var "PC_ena", 0 0;
v0x5643bc30fc50_0 .var "PC_next", 31 0;
v0x5643bc30fcf0_0 .net "PC_old", 31 0, v0x5643bc2a5840_0;  1 drivers
v0x5643bc30fd90_0 .var "alu_control", 3 0;
v0x5643bc30fe80_0 .net "alu_result", 31 0, v0x5643bc28ec80_0;  1 drivers
v0x5643bc30ff50_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
L_0x7f7442bcb8d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5643bc30fff0_0 .net "ena", 0 0, L_0x7f7442bcb8d0;  1 drivers
v0x5643bc310090_0 .net "equal", 0 0, v0x5643bc28fc20_0;  1 drivers
v0x5643bc310130_0 .var "ir", 31 0;
v0x5643bc3101f0_0 .var "mem_addr", 31 0;
v0x5643bc3102d0_0 .net "mem_rd_data", 31 0, v0x5643bc31fec0_0;  alias, 1 drivers
v0x5643bc3103b0_0 .var "mem_src", 0 0;
v0x5643bc310490_0 .var "mem_wr_data", 31 0;
v0x5643bc310570_0 .var "mem_wr_ena", 0 0;
v0x5643bc310630_0 .net "overflow", 0 0, v0x5643bc28ebc0_0;  1 drivers
v0x5643bc310700_0 .var "rd", 4 0;
v0x5643bc3107a0_0 .net "reg_data1", 31 0, v0x5643bc30d610_0;  1 drivers
v0x5643bc310860_0 .net "reg_data2", 31 0, v0x5643bc30d6f0_0;  1 drivers
v0x5643bc310930_0 .var "reg_write", 0 0;
v0x5643bc3109d0_0 .var "rfile_wr_data", 31 0;
v0x5643bc310e80_0 .var "rs1", 4 0;
v0x5643bc310f70_0 .var "rs2", 4 0;
v0x5643bc311040_0 .net "rst", 0 0, L_0x5643bc323780;  alias, 1 drivers
v0x5643bc311130_0 .var "src_a", 31 0;
v0x5643bc3111d0_0 .var "src_b", 31 0;
v0x5643bc3112a0_0 .var "state", 3 0;
v0x5643bc311360_0 .net "zero", 0 0, v0x5643bc28cc20_0;  1 drivers
E_0x5643bc0f38b0 .event edge, v0x5643bc3103b0_0, v0x5643bc28ec80_0, v0x5643bc2a6820_0;
S_0x5643bc2c8ab0 .scope module, "ALU" "alu_behavioural" 7 57, 8 6 0, S_0x5643bc2cf2d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "overflow";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "equal";
P_0x5643bc292b00 .param/l "N" 0 8 7, +C4<00000000000000000000000000100000>;
v0x5643bc289690_0 .net/s "a", 31 0, v0x5643bc311130_0;  1 drivers
v0x5643bc288170_0 .net/s "b", 31 0, v0x5643bc3111d0_0;  1 drivers
v0x5643bc25cd90_0 .var "carry_out", 0 0;
v0x5643bc290b60_0 .net "control", 3 0, v0x5643bc30fd90_0;  1 drivers
v0x5643bc290c40_0 .var "difference", 31 0;
v0x5643bc28fc20_0 .var "equal", 0 0;
v0x5643bc28ebc0_0 .var "overflow", 0 0;
v0x5643bc28ec80_0 .var/s "result", 31 0;
v0x5643bc28dbf0_0 .var "sum", 31 0;
v0x5643bc28dcd0_0 .var "unsigned_a", 31 0;
v0x5643bc288d50_0 .var "unsigned_b", 31 0;
v0x5643bc28cc20_0 .var "zero", 0 0;
E_0x5643bc2f24f0/0 .event edge, v0x5643bc289690_0, v0x5643bc288170_0, v0x5643bc290b60_0, v0x5643bc289690_0;
E_0x5643bc2f24f0/1 .event edge, v0x5643bc288170_0, v0x5643bc290c40_0, v0x5643bc28dbf0_0;
E_0x5643bc2f24f0 .event/or E_0x5643bc2f24f0/0, E_0x5643bc2f24f0/1;
S_0x5643bc2c53c0 .scope begin, "behavioural_alu_logic" "behavioural_alu_logic" 8 22, 8 22 0, S_0x5643bc2c8ab0;
 .timescale -9 -12;
S_0x5643bc2ea290 .scope module, "PC_OLD_REGISTER" "register" 7 35, 9 8 0, S_0x5643bc2cf2d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5643bc2f1430 .param/l "N" 0 9 9, +C4<00000000000000000000000000100000>;
P_0x5643bc2f1470 .param/l "RESET" 0 9 10, +C4<00000000000000000000000000000000>;
v0x5643bc2a6740_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc2a6820_0 .net "d", 31 0, v0x5643bc28acb0_0;  alias, 1 drivers
v0x5643bc2a5770_0 .net "ena", 0 0, v0x5643bc30fb40_0;  1 drivers
v0x5643bc2a5840_0 .var "q", 31 0;
v0x5643bc2a47a0_0 .net "rst", 0 0, L_0x5643bc323780;  alias, 1 drivers
E_0x5643bc2f1b20 .event posedge, v0x5643bc2a6740_0;
S_0x5643bc25c240 .scope module, "PC_REGISTER" "register" 7 32, 9 8 0, S_0x5643bc2cf2d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5643bc2f2800 .param/l "N" 0 9 9, +C4<00000000000000000000000000100000>;
P_0x5643bc2f2840 .param/l "RESET" 0 9 10, +C4<00000000000000000000000000000000>;
v0x5643bc2a28b0_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc2a1830_0 .net "d", 31 0, v0x5643bc30fc50_0;  1 drivers
v0x5643bc2a18d0_0 .net "ena", 0 0, v0x5643bc30fb40_0;  alias, 1 drivers
v0x5643bc28acb0_0 .var "q", 31 0;
v0x5643bc2cde90_0 .net "rst", 0 0, L_0x5643bc323780;  alias, 1 drivers
S_0x5643bc286170 .scope module, "REGISTER_FILE" "register_file" 7 44, 10 4 0, S_0x5643bc2cf2d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wr_ena";
    .port_info 2 /INPUT 5 "wr_addr";
    .port_info 3 /INPUT 32 "wr_data";
    .port_info 4 /INPUT 5 "rd_addr0";
    .port_info 5 /OUTPUT 32 "rd_data0";
    .port_info 6 /INPUT 5 "rd_addr1";
    .port_info 7 /OUTPUT 32 "rd_data1";
v0x5643bc30d3b0_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc30d470_0 .net "rd_addr0", 4 0, v0x5643bc310e80_0;  1 drivers
v0x5643bc30d550_0 .net "rd_addr1", 4 0, v0x5643bc310f70_0;  1 drivers
v0x5643bc30d610_0 .var "rd_data0", 31 0;
v0x5643bc30d6f0_0 .var "rd_data1", 31 0;
v0x5643bc30d820_0 .net "wr_addr", 4 0, v0x5643bc310700_0;  1 drivers
v0x5643bc30d8e0_0 .net "wr_data", 31 0, v0x5643bc3109d0_0;  1 drivers
v0x5643bc30d980_0 .net "wr_ena", 0 0, v0x5643bc310930_0;  1 drivers
v0x5643bc30da70_0 .net "wr_enas", 31 0, L_0x5643bc328ee0;  1 drivers
v0x5643bc30db30_0 .var "x00", 31 0;
v0x5643bc30dbf0_0 .net "x01", 31 0, v0x5643bc2fc380_0;  1 drivers
v0x5643bc30dce0_0 .net "x02", 31 0, v0x5643bc2fcc90_0;  1 drivers
v0x5643bc30ddb0_0 .net "x03", 31 0, v0x5643bc2fd510_0;  1 drivers
v0x5643bc30de80_0 .net "x04", 31 0, v0x5643bc2fde90_0;  1 drivers
v0x5643bc30df50_0 .net "x05", 31 0, v0x5643bc2fe760_0;  1 drivers
v0x5643bc30e020_0 .net "x06", 31 0, v0x5643bc2ff070_0;  1 drivers
v0x5643bc30e0f0_0 .net "x07", 31 0, v0x5643bc2ff940_0;  1 drivers
v0x5643bc30e1c0_0 .net "x08", 31 0, v0x5643bc300210_0;  1 drivers
v0x5643bc30e290_0 .net "x09", 31 0, v0x5643bc300a90_0;  1 drivers
v0x5643bc30e360_0 .net "x10", 31 0, v0x5643bc3012d0_0;  1 drivers
v0x5643bc30e430_0 .net "x11", 31 0, v0x5643bc301ba0_0;  1 drivers
v0x5643bc30e500_0 .net "x12", 31 0, v0x5643bc302470_0;  1 drivers
v0x5643bc30e5d0_0 .net "x13", 31 0, v0x5643bc302d40_0;  1 drivers
v0x5643bc30e6a0_0 .net "x14", 31 0, v0x5643bc303610_0;  1 drivers
v0x5643bc30e770_0 .net "x15", 31 0, v0x5643bc303ee0_0;  1 drivers
v0x5643bc30e840_0 .net "x16", 31 0, v0x5643bc304720_0;  1 drivers
v0x5643bc30e910_0 .net "x17", 31 0, v0x5643bc305200_0;  1 drivers
v0x5643bc30e9e0_0 .net "x18", 31 0, v0x5643bc305ad0_0;  1 drivers
v0x5643bc30eab0_0 .net "x19", 31 0, v0x5643bc3063a0_0;  1 drivers
v0x5643bc30eb80_0 .net "x20", 31 0, v0x5643bc306c70_0;  1 drivers
v0x5643bc30ec50_0 .net "x21", 31 0, v0x5643bc307540_0;  1 drivers
v0x5643bc30ed20_0 .net "x22", 31 0, v0x5643bc307e10_0;  1 drivers
v0x5643bc30edf0_0 .net "x23", 31 0, v0x5643bc3086e0_0;  1 drivers
v0x5643bc30f0d0_0 .net "x24", 31 0, v0x5643bc308fb0_0;  1 drivers
v0x5643bc30f1a0_0 .net "x25", 31 0, v0x5643bc309880_0;  1 drivers
v0x5643bc30f270_0 .net "x26", 31 0, v0x5643bc30a150_0;  1 drivers
v0x5643bc30f340_0 .net "x27", 31 0, v0x5643bc30aa20_0;  1 drivers
v0x5643bc30f410_0 .net "x28", 31 0, v0x5643bc30b2f0_0;  1 drivers
v0x5643bc30f4e0_0 .net "x29", 31 0, v0x5643bc30bbc0_0;  1 drivers
v0x5643bc30f5b0_0 .net "x30", 31 0, v0x5643bc30c490_0;  1 drivers
v0x5643bc30f680_0 .net "x31", 31 0, v0x5643bc30cd60_0;  1 drivers
E_0x5643bc2a1970/0 .event edge, v0x5643bc30d550_0, v0x5643bc30db30_0, v0x5643bc2fc380_0, v0x5643bc2fcc90_0;
E_0x5643bc2a1970/1 .event edge, v0x5643bc2fd510_0, v0x5643bc2fde90_0, v0x5643bc2fe760_0, v0x5643bc2ff070_0;
E_0x5643bc2a1970/2 .event edge, v0x5643bc2ff940_0, v0x5643bc300210_0, v0x5643bc300a90_0, v0x5643bc3012d0_0;
E_0x5643bc2a1970/3 .event edge, v0x5643bc301ba0_0, v0x5643bc302470_0, v0x5643bc302d40_0, v0x5643bc303610_0;
E_0x5643bc2a1970/4 .event edge, v0x5643bc303ee0_0, v0x5643bc304720_0, v0x5643bc305200_0, v0x5643bc305ad0_0;
E_0x5643bc2a1970/5 .event edge, v0x5643bc3063a0_0, v0x5643bc306c70_0, v0x5643bc307540_0, v0x5643bc307e10_0;
E_0x5643bc2a1970/6 .event edge, v0x5643bc3086e0_0, v0x5643bc308fb0_0, v0x5643bc309880_0, v0x5643bc30a150_0;
E_0x5643bc2a1970/7 .event edge, v0x5643bc30aa20_0, v0x5643bc30b2f0_0, v0x5643bc30bbc0_0, v0x5643bc30c490_0;
E_0x5643bc2a1970/8 .event edge, v0x5643bc30cd60_0;
E_0x5643bc2a1970 .event/or E_0x5643bc2a1970/0, E_0x5643bc2a1970/1, E_0x5643bc2a1970/2, E_0x5643bc2a1970/3, E_0x5643bc2a1970/4, E_0x5643bc2a1970/5, E_0x5643bc2a1970/6, E_0x5643bc2a1970/7, E_0x5643bc2a1970/8;
E_0x5643bc27c710/0 .event edge, v0x5643bc30d470_0, v0x5643bc30db30_0, v0x5643bc2fc380_0, v0x5643bc2fcc90_0;
E_0x5643bc27c710/1 .event edge, v0x5643bc2fd510_0, v0x5643bc2fde90_0, v0x5643bc2fe760_0, v0x5643bc2ff070_0;
E_0x5643bc27c710/2 .event edge, v0x5643bc2ff940_0, v0x5643bc300210_0, v0x5643bc300a90_0, v0x5643bc3012d0_0;
E_0x5643bc27c710/3 .event edge, v0x5643bc301ba0_0, v0x5643bc302470_0, v0x5643bc302d40_0, v0x5643bc303610_0;
E_0x5643bc27c710/4 .event edge, v0x5643bc303ee0_0, v0x5643bc304720_0, v0x5643bc305200_0, v0x5643bc305ad0_0;
E_0x5643bc27c710/5 .event edge, v0x5643bc3063a0_0, v0x5643bc306c70_0, v0x5643bc307540_0, v0x5643bc307e10_0;
E_0x5643bc27c710/6 .event edge, v0x5643bc3086e0_0, v0x5643bc308fb0_0, v0x5643bc309880_0, v0x5643bc30a150_0;
E_0x5643bc27c710/7 .event edge, v0x5643bc30aa20_0, v0x5643bc30b2f0_0, v0x5643bc30bbc0_0, v0x5643bc30c490_0;
E_0x5643bc27c710/8 .event edge, v0x5643bc30cd60_0;
E_0x5643bc27c710 .event/or E_0x5643bc27c710/0, E_0x5643bc27c710/1, E_0x5643bc27c710/2, E_0x5643bc27c710/3, E_0x5643bc27c710/4, E_0x5643bc27c710/5, E_0x5643bc27c710/6, E_0x5643bc27c710/7, E_0x5643bc27c710/8;
L_0x5643bc329060 .part L_0x5643bc328ee0, 1, 1;
L_0x5643bc329100 .part L_0x5643bc328ee0, 2, 1;
L_0x5643bc329230 .part L_0x5643bc328ee0, 3, 1;
L_0x5643bc3292d0 .part L_0x5643bc328ee0, 4, 1;
L_0x5643bc329370 .part L_0x5643bc328ee0, 5, 1;
L_0x5643bc329410 .part L_0x5643bc328ee0, 6, 1;
L_0x5643bc3295c0 .part L_0x5643bc328ee0, 7, 1;
L_0x5643bc329660 .part L_0x5643bc328ee0, 8, 1;
L_0x5643bc329750 .part L_0x5643bc328ee0, 9, 1;
L_0x5643bc329820 .part L_0x5643bc328ee0, 10, 1;
L_0x5643bc329980 .part L_0x5643bc328ee0, 11, 1;
L_0x5643bc329a80 .part L_0x5643bc328ee0, 12, 1;
L_0x5643bc329bf0 .part L_0x5643bc328ee0, 13, 1;
L_0x5643bc329cf0 .part L_0x5643bc328ee0, 14, 1;
L_0x5643bc32a080 .part L_0x5643bc328ee0, 15, 1;
L_0x5643bc32a180 .part L_0x5643bc328ee0, 16, 1;
L_0x5643bc32a310 .part L_0x5643bc328ee0, 17, 1;
L_0x5643bc32a410 .part L_0x5643bc328ee0, 18, 1;
L_0x5643bc32a5b0 .part L_0x5643bc328ee0, 19, 1;
L_0x5643bc32a6b0 .part L_0x5643bc328ee0, 20, 1;
L_0x5643bc32a4e0 .part L_0x5643bc328ee0, 21, 1;
L_0x5643bc32a8c0 .part L_0x5643bc328ee0, 22, 1;
L_0x5643bc32aa80 .part L_0x5643bc328ee0, 23, 1;
L_0x5643bc32ab80 .part L_0x5643bc328ee0, 24, 1;
L_0x5643bc32ad50 .part L_0x5643bc328ee0, 25, 1;
L_0x5643bc32ae50 .part L_0x5643bc328ee0, 26, 1;
L_0x5643bc32b030 .part L_0x5643bc328ee0, 27, 1;
L_0x5643bc32b130 .part L_0x5643bc328ee0, 28, 1;
L_0x5643bc32b320 .part L_0x5643bc328ee0, 29, 1;
L_0x5643bc32b420 .part L_0x5643bc328ee0, 30, 1;
L_0x5643bc32ba30 .part L_0x5643bc328ee0, 31, 1;
S_0x5643bc271300 .scope module, "WR_ENA_DECODER" "decoder_5_to_32" 10 177, 11 4 0, S_0x5643bc286170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 5 "in";
    .port_info 2 /OUTPUT 32 "out";
v0x5643bc2fb940_0 .net "ena", 0 0, v0x5643bc310930_0;  alias, 1 drivers
v0x5643bc2fba10_0 .net "enas", 1 0, v0x5643bc2fb7d0_0;  1 drivers
v0x5643bc2fbae0_0 .net "in", 4 0, v0x5643bc310700_0;  alias, 1 drivers
v0x5643bc2fbbb0_0 .net "out", 31 0, L_0x5643bc328ee0;  alias, 1 drivers
L_0x5643bc323860 .part v0x5643bc310700_0, 4, 1;
L_0x5643bc326190 .part v0x5643bc2fb7d0_0, 0, 1;
L_0x5643bc3262d0 .part v0x5643bc310700_0, 0, 4;
L_0x5643bc328cc0 .part v0x5643bc2fb7d0_0, 1, 1;
L_0x5643bc328db0 .part v0x5643bc310700_0, 0, 4;
L_0x5643bc328ee0 .concat8 [ 16 16 0 0], L_0x5643bc326060, L_0x5643bc328b90;
S_0x5643bc26d110 .scope module, "DECODER_0" "decoder_4_to_16" 11 14, 12 4 0, S_0x5643bc271300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 4 "in";
    .port_info 2 /OUTPUT 16 "out";
v0x5643bc13e660_0 .net "ena", 0 0, L_0x5643bc326190;  1 drivers
v0x5643bc13e730_0 .net "enas", 1 0, v0x5643bc194520_0;  1 drivers
v0x5643bc13e800_0 .net "in", 3 0, L_0x5643bc3262d0;  1 drivers
v0x5643bc13e8d0_0 .net "out", 15 0, L_0x5643bc326060;  1 drivers
L_0x5643bc323900 .part L_0x5643bc3262d0, 3, 1;
L_0x5643bc324a80 .part v0x5643bc194520_0, 0, 1;
L_0x5643bc324bc0 .part L_0x5643bc3262d0, 0, 3;
L_0x5643bc325e10 .part v0x5643bc194520_0, 1, 1;
L_0x5643bc325f30 .part L_0x5643bc3262d0, 0, 3;
L_0x5643bc326060 .concat8 [ 8 8 0 0], L_0x5643bc324950, L_0x5643bc325ce0;
S_0x5643bc272c50 .scope module, "DECODER_0" "decoder_3_to_8" 12 14, 13 4 0, S_0x5643bc26d110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 3 "in";
    .port_info 2 /OUTPUT 8 "out";
v0x5643bc136f80_0 .net "ena", 0 0, L_0x5643bc324a80;  1 drivers
v0x5643bc137050_0 .net "enas", 1 0, v0x5643bc136e10_0;  1 drivers
v0x5643bc137120_0 .net "in", 2 0, L_0x5643bc324bc0;  1 drivers
v0x5643bc139280_0 .net "out", 7 0, L_0x5643bc324950;  1 drivers
L_0x5643bc3239a0 .part L_0x5643bc324bc0, 2, 1;
L_0x5643bc323f30 .part v0x5643bc136e10_0, 0, 1;
L_0x5643bc324070 .part L_0x5643bc324bc0, 0, 2;
L_0x5643bc324700 .part v0x5643bc136e10_0, 1, 1;
L_0x5643bc324820 .part L_0x5643bc324bc0, 0, 2;
L_0x5643bc324950 .concat8 [ 4 4 0 0], L_0x5643bc323dc0, L_0x5643bc324590;
S_0x5643bc287ac0 .scope module, "DECODER_0" "decoder_2_to_4" 13 15, 14 4 0, S_0x5643bc272c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 2 "in";
    .port_info 2 /OUTPUT 4 "out";
v0x5643bc263c70_0 .net "ena", 0 0, L_0x5643bc323f30;  1 drivers
v0x5643bc263d40_0 .net "enas", 1 0, v0x5643bc271a90_0;  1 drivers
v0x5643bc267e60_0 .net "in", 1 0, L_0x5643bc324070;  1 drivers
v0x5643bc267f00_0 .net "out", 3 0, L_0x5643bc323dc0;  1 drivers
L_0x5643bc323a40 .part L_0x5643bc324070, 1, 1;
L_0x5643bc323ae0 .part v0x5643bc271a90_0, 0, 1;
L_0x5643bc323b80 .part L_0x5643bc324070, 0, 1;
L_0x5643bc323c20 .part v0x5643bc271a90_0, 1, 1;
L_0x5643bc323cf0 .part L_0x5643bc324070, 0, 1;
L_0x5643bc323dc0 .concat8 [ 2 2 0 0], v0x5643bc286840_0, v0x5643bc2687a0_0;
S_0x5643bc287180 .scope module, "DECODER_0" "decoder_1_to_2" 14 17, 15 4 0, S_0x5643bc287ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x5643bc282650_0 .net "ena", 0 0, L_0x5643bc323ae0;  1 drivers
v0x5643bc282730_0 .net "in", 0 0, L_0x5643bc323b80;  1 drivers
v0x5643bc286840_0 .var "out", 1 0;
E_0x5643bc287c50 .event edge, v0x5643bc282650_0, v0x5643bc282730_0;
S_0x5643bc278ae0 .scope module, "DECODER_1" "decoder_1_to_2" 14 18, 15 4 0, S_0x5643bc287ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x5643bc27ccd0_0 .net "ena", 0 0, L_0x5643bc323c20;  1 drivers
v0x5643bc27cdb0_0 .net "in", 0 0, L_0x5643bc323cf0;  1 drivers
v0x5643bc2687a0_0 .var "out", 1 0;
E_0x5643bc287310 .event edge, v0x5643bc27ccd0_0, v0x5643bc27cdb0_0;
S_0x5643bc272310 .scope module, "DECODER_ENA" "decoder_1_to_2" 14 16, 15 4 0, S_0x5643bc287ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x5643bc26d850_0 .net "ena", 0 0, L_0x5643bc323f30;  alias, 1 drivers
v0x5643bc2719d0_0 .net "in", 0 0, L_0x5643bc323a40;  1 drivers
v0x5643bc271a90_0 .var "out", 1 0;
E_0x5643bc2869d0 .event edge, v0x5643bc26d850_0, v0x5643bc2719d0_0;
S_0x5643bc2e6330 .scope module, "DECODER_1" "decoder_2_to_4" 13 16, 14 4 0, S_0x5643bc272c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 2 "in";
    .port_info 2 /OUTPUT 4 "out";
v0x5643bc1324c0_0 .net "ena", 0 0, L_0x5643bc324700;  1 drivers
v0x5643bc132560_0 .net "enas", 1 0, v0x5643bc132330_0;  1 drivers
v0x5643bc132630_0 .net "in", 1 0, L_0x5643bc324820;  1 drivers
v0x5643bc132700_0 .net "out", 3 0, L_0x5643bc324590;  1 drivers
L_0x5643bc3241a0 .part L_0x5643bc324820, 1, 1;
L_0x5643bc324240 .part v0x5643bc132330_0, 0, 1;
L_0x5643bc324330 .part L_0x5643bc324820, 0, 1;
L_0x5643bc324420 .part v0x5643bc132330_0, 1, 1;
L_0x5643bc3244f0 .part L_0x5643bc324820, 0, 1;
L_0x5643bc324590 .concat8 [ 2 2 0 0], v0x5643bc161030_0, v0x5643bc165520_0;
S_0x5643bc2e8d40 .scope module, "DECODER_0" "decoder_1_to_2" 14 17, 15 4 0, S_0x5643bc2e6330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x5643bc160e90_0 .net "ena", 0 0, L_0x5643bc324240;  1 drivers
v0x5643bc160f70_0 .net "in", 0 0, L_0x5643bc324330;  1 drivers
v0x5643bc161030_0 .var "out", 1 0;
E_0x5643bc268930 .event edge, v0x5643bc160e90_0, v0x5643bc160f70_0;
S_0x5643bc1651b0 .scope module, "DECODER_1" "decoder_1_to_2" 14 18, 15 4 0, S_0x5643bc2e6330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x5643bc1611a0_0 .net "ena", 0 0, L_0x5643bc324420;  1 drivers
v0x5643bc165460_0 .net "in", 0 0, L_0x5643bc3244f0;  1 drivers
v0x5643bc165520_0 .var "out", 1 0;
E_0x5643bc2724a0 .event edge, v0x5643bc1611a0_0, v0x5643bc165460_0;
S_0x5643bc130990 .scope module, "DECODER_ENA" "decoder_1_to_2" 14 16, 15 4 0, S_0x5643bc2e6330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x5643bc130c50_0 .net "ena", 0 0, L_0x5643bc324700;  alias, 1 drivers
v0x5643bc130d30_0 .net "in", 0 0, L_0x5643bc3241a0;  1 drivers
v0x5643bc132330_0 .var "out", 1 0;
E_0x5643bc130bf0 .event edge, v0x5643bc130c50_0, v0x5643bc130d30_0;
S_0x5643bc1348a0 .scope module, "DECODER_ENA" "decoder_1_to_2" 13 14, 15 4 0, S_0x5643bc272c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x5643bc134b60_0 .net "ena", 0 0, L_0x5643bc324a80;  alias, 1 drivers
v0x5643bc136d50_0 .net "in", 0 0, L_0x5643bc3239a0;  1 drivers
v0x5643bc136e10_0 .var "out", 1 0;
E_0x5643bc134b00 .event edge, v0x5643bc134b60_0, v0x5643bc136d50_0;
S_0x5643bc1393e0 .scope module, "DECODER_1" "decoder_3_to_8" 12 15, 13 4 0, S_0x5643bc26d110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 3 "in";
    .port_info 2 /OUTPUT 8 "out";
v0x5643bc194150_0 .net "ena", 0 0, L_0x5643bc325e10;  1 drivers
v0x5643bc194220_0 .net "enas", 1 0, v0x5643bc1b00a0_0;  1 drivers
v0x5643bc1942f0_0 .net "in", 2 0, L_0x5643bc325f30;  1 drivers
v0x5643bc1943c0_0 .net "out", 7 0, L_0x5643bc325ce0;  1 drivers
L_0x5643bc324cf0 .part L_0x5643bc325f30, 2, 1;
L_0x5643bc3252c0 .part v0x5643bc1b00a0_0, 0, 1;
L_0x5643bc325400 .part L_0x5643bc325f30, 0, 2;
L_0x5643bc325a90 .part v0x5643bc1b00a0_0, 1, 1;
L_0x5643bc325bb0 .part L_0x5643bc325f30, 0, 2;
L_0x5643bc325ce0 .concat8 [ 4 4 0 0], L_0x5643bc325180, L_0x5643bc325920;
S_0x5643bc1687c0 .scope module, "DECODER_0" "decoder_2_to_4" 13 15, 14 4 0, S_0x5643bc1393e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 2 "in";
    .port_info 2 /OUTPUT 4 "out";
v0x5643bc147a90_0 .net "ena", 0 0, L_0x5643bc3252c0;  1 drivers
v0x5643bc147b60_0 .net "enas", 1 0, v0x5643bc211410_0;  1 drivers
v0x5643bc147c30_0 .net "in", 1 0, L_0x5643bc325400;  1 drivers
v0x5643bc147d00_0 .net "out", 3 0, L_0x5643bc325180;  1 drivers
L_0x5643bc324d90 .part L_0x5643bc325400, 1, 1;
L_0x5643bc324e30 .part v0x5643bc211410_0, 0, 1;
L_0x5643bc324f20 .part L_0x5643bc325400, 0, 1;
L_0x5643bc325010 .part v0x5643bc211410_0, 1, 1;
L_0x5643bc3250e0 .part L_0x5643bc325400, 0, 1;
L_0x5643bc325180 .concat8 [ 2 2 0 0], v0x5643bc16cc60_0, v0x5643bc2112a0_0;
S_0x5643bc168a30 .scope module, "DECODER_0" "decoder_1_to_2" 14 17, 15 4 0, S_0x5643bc1687c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x5643bc139630_0 .net "ena", 0 0, L_0x5643bc324e30;  1 drivers
v0x5643bc16cbc0_0 .net "in", 0 0, L_0x5643bc324f20;  1 drivers
v0x5643bc16cc60_0 .var "out", 1 0;
E_0x5643bc134c90 .event edge, v0x5643bc139630_0, v0x5643bc16cbc0_0;
S_0x5643bc16cdd0 .scope module, "DECODER_1" "decoder_1_to_2" 14 18, 15 4 0, S_0x5643bc1687c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x5643bc211100_0 .net "ena", 0 0, L_0x5643bc325010;  1 drivers
v0x5643bc2111e0_0 .net "in", 0 0, L_0x5643bc3250e0;  1 drivers
v0x5643bc2112a0_0 .var "out", 1 0;
E_0x5643bc16d000 .event edge, v0x5643bc211100_0, v0x5643bc2111e0_0;
S_0x5643bc176f10 .scope module, "DECODER_ENA" "decoder_1_to_2" 14 16, 15 4 0, S_0x5643bc1687c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x5643bc1771d0_0 .net "ena", 0 0, L_0x5643bc3252c0;  alias, 1 drivers
v0x5643bc1772b0_0 .net "in", 0 0, L_0x5643bc324d90;  1 drivers
v0x5643bc211410_0 .var "out", 1 0;
E_0x5643bc177170 .event edge, v0x5643bc1771d0_0, v0x5643bc1772b0_0;
S_0x5643bc1a6f90 .scope module, "DECODER_1" "decoder_2_to_4" 13 16, 14 4 0, S_0x5643bc1393e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 2 "in";
    .port_info 2 /OUTPUT 4 "out";
v0x5643bc1afd00_0 .net "ena", 0 0, L_0x5643bc325a90;  1 drivers
v0x5643bc1afda0_0 .net "enas", 1 0, v0x5643bc12e160_0;  1 drivers
v0x5643bc1afe70_0 .net "in", 1 0, L_0x5643bc325bb0;  1 drivers
v0x5643bc1aff40_0 .net "out", 3 0, L_0x5643bc325920;  1 drivers
L_0x5643bc325530 .part L_0x5643bc325bb0, 1, 1;
L_0x5643bc3255d0 .part v0x5643bc12e160_0, 0, 1;
L_0x5643bc3256c0 .part L_0x5643bc325bb0, 0, 1;
L_0x5643bc3257b0 .part v0x5643bc12e160_0, 1, 1;
L_0x5643bc325880 .part L_0x5643bc325bb0, 0, 1;
L_0x5643bc325920 .concat8 [ 2 2 0 0], v0x5643bc1a3990_0, v0x5643bc12e020_0;
S_0x5643bc1a7170 .scope module, "DECODER_0" "decoder_1_to_2" 14 17, 15 4 0, S_0x5643bc1a6f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x5643bc147e80_0 .net "ena", 0 0, L_0x5643bc3255d0;  1 drivers
v0x5643bc1a38d0_0 .net "in", 0 0, L_0x5643bc3256c0;  1 drivers
v0x5643bc1a3990_0 .var "out", 1 0;
E_0x5643bc1a73e0 .event edge, v0x5643bc147e80_0, v0x5643bc1a38d0_0;
S_0x5643bc1a3b00 .scope module, "DECODER_1" "decoder_1_to_2" 14 18, 15 4 0, S_0x5643bc1a6f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x5643bc12de80_0 .net "ena", 0 0, L_0x5643bc3257b0;  1 drivers
v0x5643bc12df60_0 .net "in", 0 0, L_0x5643bc325880;  1 drivers
v0x5643bc12e020_0 .var "out", 1 0;
E_0x5643bc12de00 .event edge, v0x5643bc12de80_0, v0x5643bc12df60_0;
S_0x5643bc10cb70 .scope module, "DECODER_ENA" "decoder_1_to_2" 14 16, 15 4 0, S_0x5643bc1a6f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x5643bc10ce30_0 .net "ena", 0 0, L_0x5643bc325a90;  alias, 1 drivers
v0x5643bc10cf10_0 .net "in", 0 0, L_0x5643bc325530;  1 drivers
v0x5643bc12e160_0 .var "out", 1 0;
E_0x5643bc10cdd0 .event edge, v0x5643bc10ce30_0, v0x5643bc10cf10_0;
S_0x5643bc1ceea0 .scope module, "DECODER_ENA" "decoder_1_to_2" 13 14, 15 4 0, S_0x5643bc1393e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x5643bc1cf160_0 .net "ena", 0 0, L_0x5643bc325e10;  alias, 1 drivers
v0x5643bc1cf240_0 .net "in", 0 0, L_0x5643bc324cf0;  1 drivers
v0x5643bc1b00a0_0 .var "out", 1 0;
E_0x5643bc1cf100 .event edge, v0x5643bc1cf160_0, v0x5643bc1cf240_0;
S_0x5643bc108460 .scope module, "DECODER_ENA" "decoder_1_to_2" 12 13, 15 4 0, S_0x5643bc26d110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x5643bc108720_0 .net "ena", 0 0, L_0x5643bc326190;  alias, 1 drivers
v0x5643bc108800_0 .net "in", 0 0, L_0x5643bc323900;  1 drivers
v0x5643bc194520_0 .var "out", 1 0;
E_0x5643bc1086c0 .event edge, v0x5643bc108720_0, v0x5643bc108800_0;
S_0x5643bc2f3180 .scope module, "DECODER_1" "decoder_4_to_16" 11 15, 12 4 0, S_0x5643bc271300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 4 "in";
    .port_info 2 /OUTPUT 16 "out";
v0x5643bc2fafa0_0 .net "ena", 0 0, L_0x5643bc328cc0;  1 drivers
v0x5643bc2fb070_0 .net "enas", 1 0, v0x5643bc2fae30_0;  1 drivers
v0x5643bc2fb140_0 .net "in", 3 0, L_0x5643bc328db0;  1 drivers
v0x5643bc2fb210_0 .net "out", 15 0, L_0x5643bc328b90;  1 drivers
L_0x5643bc326490 .part L_0x5643bc328db0, 3, 1;
L_0x5643bc3275b0 .part v0x5643bc2fae30_0, 0, 1;
L_0x5643bc3276f0 .part L_0x5643bc328db0, 0, 3;
L_0x5643bc328940 .part v0x5643bc2fae30_0, 1, 1;
L_0x5643bc328a60 .part L_0x5643bc328db0, 0, 3;
L_0x5643bc328b90 .concat8 [ 8 8 0 0], L_0x5643bc327480, L_0x5643bc328810;
S_0x5643bc2f3360 .scope module, "DECODER_0" "decoder_3_to_8" 12 14, 13 4 0, S_0x5643bc2f3180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 3 "in";
    .port_info 2 /OUTPUT 8 "out";
v0x5643bc2f6ae0_0 .net "ena", 0 0, L_0x5643bc3275b0;  1 drivers
v0x5643bc2f6bb0_0 .net "enas", 1 0, v0x5643bc2f6970_0;  1 drivers
v0x5643bc2f6c80_0 .net "in", 2 0, L_0x5643bc3276f0;  1 drivers
v0x5643bc2f6d50_0 .net "out", 7 0, L_0x5643bc327480;  1 drivers
L_0x5643bc326530 .part L_0x5643bc3276f0, 2, 1;
L_0x5643bc326a60 .part v0x5643bc2f6970_0, 0, 1;
L_0x5643bc326ba0 .part L_0x5643bc3276f0, 0, 2;
L_0x5643bc327230 .part v0x5643bc2f6970_0, 1, 1;
L_0x5643bc327350 .part L_0x5643bc3276f0, 0, 2;
L_0x5643bc327480 .concat8 [ 4 4 0 0], L_0x5643bc3268f0, L_0x5643bc3270c0;
S_0x5643bc2f35b0 .scope module, "DECODER_0" "decoder_2_to_4" 13 15, 14 4 0, S_0x5643bc2f3360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 2 "in";
    .port_info 2 /OUTPUT 4 "out";
v0x5643bc2f49b0_0 .net "ena", 0 0, L_0x5643bc326a60;  1 drivers
v0x5643bc2f4a80_0 .net "enas", 1 0, v0x5643bc2f4840_0;  1 drivers
v0x5643bc2f4b50_0 .net "in", 1 0, L_0x5643bc326ba0;  1 drivers
v0x5643bc2f4c20_0 .net "out", 3 0, L_0x5643bc3268f0;  1 drivers
L_0x5643bc3265d0 .part L_0x5643bc326ba0, 1, 1;
L_0x5643bc326670 .part v0x5643bc2f4840_0, 0, 1;
L_0x5643bc326710 .part L_0x5643bc326ba0, 0, 1;
L_0x5643bc3267b0 .part v0x5643bc2f4840_0, 1, 1;
L_0x5643bc326850 .part L_0x5643bc326ba0, 0, 1;
L_0x5643bc3268f0 .concat8 [ 2 2 0 0], v0x5643bc2f3cb0_0, v0x5643bc2f4270_0;
S_0x5643bc2f3820 .scope module, "DECODER_0" "decoder_1_to_2" 14 17, 15 4 0, S_0x5643bc2f35b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x5643bc2f3b10_0 .net "ena", 0 0, L_0x5643bc326670;  1 drivers
v0x5643bc2f3bf0_0 .net "in", 0 0, L_0x5643bc326710;  1 drivers
v0x5643bc2f3cb0_0 .var "out", 1 0;
E_0x5643bc2f3a90 .event edge, v0x5643bc2f3b10_0, v0x5643bc2f3bf0_0;
S_0x5643bc2f3e20 .scope module, "DECODER_1" "decoder_1_to_2" 14 18, 15 4 0, S_0x5643bc2f35b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x5643bc2f40d0_0 .net "ena", 0 0, L_0x5643bc3267b0;  1 drivers
v0x5643bc2f41b0_0 .net "in", 0 0, L_0x5643bc326850;  1 drivers
v0x5643bc2f4270_0 .var "out", 1 0;
E_0x5643bc2f4050 .event edge, v0x5643bc2f40d0_0, v0x5643bc2f41b0_0;
S_0x5643bc2f43e0 .scope module, "DECODER_ENA" "decoder_1_to_2" 14 16, 15 4 0, S_0x5643bc2f35b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x5643bc2f46a0_0 .net "ena", 0 0, L_0x5643bc326a60;  alias, 1 drivers
v0x5643bc2f4780_0 .net "in", 0 0, L_0x5643bc3265d0;  1 drivers
v0x5643bc2f4840_0 .var "out", 1 0;
E_0x5643bc2f4640 .event edge, v0x5643bc2f46a0_0, v0x5643bc2f4780_0;
S_0x5643bc2f4d80 .scope module, "DECODER_1" "decoder_2_to_4" 13 16, 14 4 0, S_0x5643bc2f3360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 2 "in";
    .port_info 2 /OUTPUT 4 "out";
v0x5643bc2f6140_0 .net "ena", 0 0, L_0x5643bc327230;  1 drivers
v0x5643bc2f6210_0 .net "enas", 1 0, v0x5643bc2f5fd0_0;  1 drivers
v0x5643bc2f62e0_0 .net "in", 1 0, L_0x5643bc327350;  1 drivers
v0x5643bc2f63b0_0 .net "out", 3 0, L_0x5643bc3270c0;  1 drivers
L_0x5643bc326cd0 .part L_0x5643bc327350, 1, 1;
L_0x5643bc326d70 .part v0x5643bc2f5fd0_0, 0, 1;
L_0x5643bc326e60 .part L_0x5643bc327350, 0, 1;
L_0x5643bc326f50 .part v0x5643bc2f5fd0_0, 1, 1;
L_0x5643bc327020 .part L_0x5643bc327350, 0, 1;
L_0x5643bc3270c0 .concat8 [ 2 2 0 0], v0x5643bc2f5440_0, v0x5643bc2f5a00_0;
S_0x5643bc2f4fb0 .scope module, "DECODER_0" "decoder_1_to_2" 14 17, 15 4 0, S_0x5643bc2f4d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x5643bc2f52a0_0 .net "ena", 0 0, L_0x5643bc326d70;  1 drivers
v0x5643bc2f5380_0 .net "in", 0 0, L_0x5643bc326e60;  1 drivers
v0x5643bc2f5440_0 .var "out", 1 0;
E_0x5643bc2f5220 .event edge, v0x5643bc2f52a0_0, v0x5643bc2f5380_0;
S_0x5643bc2f55b0 .scope module, "DECODER_1" "decoder_1_to_2" 14 18, 15 4 0, S_0x5643bc2f4d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x5643bc2f5860_0 .net "ena", 0 0, L_0x5643bc326f50;  1 drivers
v0x5643bc2f5940_0 .net "in", 0 0, L_0x5643bc327020;  1 drivers
v0x5643bc2f5a00_0 .var "out", 1 0;
E_0x5643bc2f57e0 .event edge, v0x5643bc2f5860_0, v0x5643bc2f5940_0;
S_0x5643bc2f5b70 .scope module, "DECODER_ENA" "decoder_1_to_2" 14 16, 15 4 0, S_0x5643bc2f4d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x5643bc2f5e30_0 .net "ena", 0 0, L_0x5643bc327230;  alias, 1 drivers
v0x5643bc2f5f10_0 .net "in", 0 0, L_0x5643bc326cd0;  1 drivers
v0x5643bc2f5fd0_0 .var "out", 1 0;
E_0x5643bc2f5dd0 .event edge, v0x5643bc2f5e30_0, v0x5643bc2f5f10_0;
S_0x5643bc2f6510 .scope module, "DECODER_ENA" "decoder_1_to_2" 13 14, 15 4 0, S_0x5643bc2f3360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x5643bc2f67d0_0 .net "ena", 0 0, L_0x5643bc3275b0;  alias, 1 drivers
v0x5643bc2f68b0_0 .net "in", 0 0, L_0x5643bc326530;  1 drivers
v0x5643bc2f6970_0 .var "out", 1 0;
E_0x5643bc2f6770 .event edge, v0x5643bc2f67d0_0, v0x5643bc2f68b0_0;
S_0x5643bc2f6eb0 .scope module, "DECODER_1" "decoder_3_to_8" 12 15, 13 4 0, S_0x5643bc2f3180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 3 "in";
    .port_info 2 /OUTPUT 8 "out";
v0x5643bc2fa600_0 .net "ena", 0 0, L_0x5643bc328940;  1 drivers
v0x5643bc2fa6d0_0 .net "enas", 1 0, v0x5643bc2fa490_0;  1 drivers
v0x5643bc2fa7a0_0 .net "in", 2 0, L_0x5643bc328a60;  1 drivers
v0x5643bc2fa870_0 .net "out", 7 0, L_0x5643bc328810;  1 drivers
L_0x5643bc327820 .part L_0x5643bc328a60, 2, 1;
L_0x5643bc327df0 .part v0x5643bc2fa490_0, 0, 1;
L_0x5643bc327f30 .part L_0x5643bc328a60, 0, 2;
L_0x5643bc3285c0 .part v0x5643bc2fa490_0, 1, 1;
L_0x5643bc3286e0 .part L_0x5643bc328a60, 0, 2;
L_0x5643bc328810 .concat8 [ 4 4 0 0], L_0x5643bc327cb0, L_0x5643bc328450;
S_0x5643bc2f7100 .scope module, "DECODER_0" "decoder_2_to_4" 13 15, 14 4 0, S_0x5643bc2f6eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 2 "in";
    .port_info 2 /OUTPUT 4 "out";
v0x5643bc2f84d0_0 .net "ena", 0 0, L_0x5643bc327df0;  1 drivers
v0x5643bc2f85a0_0 .net "enas", 1 0, v0x5643bc2f8360_0;  1 drivers
v0x5643bc2f8670_0 .net "in", 1 0, L_0x5643bc327f30;  1 drivers
v0x5643bc2f8740_0 .net "out", 3 0, L_0x5643bc327cb0;  1 drivers
L_0x5643bc3278c0 .part L_0x5643bc327f30, 1, 1;
L_0x5643bc327960 .part v0x5643bc2f8360_0, 0, 1;
L_0x5643bc327a50 .part L_0x5643bc327f30, 0, 1;
L_0x5643bc327b40 .part v0x5643bc2f8360_0, 1, 1;
L_0x5643bc327c10 .part L_0x5643bc327f30, 0, 1;
L_0x5643bc327cb0 .concat8 [ 2 2 0 0], v0x5643bc2f7800_0, v0x5643bc2f7d90_0;
S_0x5643bc2f7370 .scope module, "DECODER_0" "decoder_1_to_2" 14 17, 15 4 0, S_0x5643bc2f7100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x5643bc2f7660_0 .net "ena", 0 0, L_0x5643bc327960;  1 drivers
v0x5643bc2f7740_0 .net "in", 0 0, L_0x5643bc327a50;  1 drivers
v0x5643bc2f7800_0 .var "out", 1 0;
E_0x5643bc2f75e0 .event edge, v0x5643bc2f7660_0, v0x5643bc2f7740_0;
S_0x5643bc2f7940 .scope module, "DECODER_1" "decoder_1_to_2" 14 18, 15 4 0, S_0x5643bc2f7100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x5643bc2f7bf0_0 .net "ena", 0 0, L_0x5643bc327b40;  1 drivers
v0x5643bc2f7cd0_0 .net "in", 0 0, L_0x5643bc327c10;  1 drivers
v0x5643bc2f7d90_0 .var "out", 1 0;
E_0x5643bc2f7b70 .event edge, v0x5643bc2f7bf0_0, v0x5643bc2f7cd0_0;
S_0x5643bc2f7f00 .scope module, "DECODER_ENA" "decoder_1_to_2" 14 16, 15 4 0, S_0x5643bc2f7100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x5643bc2f81c0_0 .net "ena", 0 0, L_0x5643bc327df0;  alias, 1 drivers
v0x5643bc2f82a0_0 .net "in", 0 0, L_0x5643bc3278c0;  1 drivers
v0x5643bc2f8360_0 .var "out", 1 0;
E_0x5643bc2f8160 .event edge, v0x5643bc2f81c0_0, v0x5643bc2f82a0_0;
S_0x5643bc2f88a0 .scope module, "DECODER_1" "decoder_2_to_4" 13 16, 14 4 0, S_0x5643bc2f6eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 2 "in";
    .port_info 2 /OUTPUT 4 "out";
v0x5643bc2f9c60_0 .net "ena", 0 0, L_0x5643bc3285c0;  1 drivers
v0x5643bc2f9d30_0 .net "enas", 1 0, v0x5643bc2f9af0_0;  1 drivers
v0x5643bc2f9e00_0 .net "in", 1 0, L_0x5643bc3286e0;  1 drivers
v0x5643bc2f9ed0_0 .net "out", 3 0, L_0x5643bc328450;  1 drivers
L_0x5643bc328060 .part L_0x5643bc3286e0, 1, 1;
L_0x5643bc328100 .part v0x5643bc2f9af0_0, 0, 1;
L_0x5643bc3281f0 .part L_0x5643bc3286e0, 0, 1;
L_0x5643bc3282e0 .part v0x5643bc2f9af0_0, 1, 1;
L_0x5643bc3283b0 .part L_0x5643bc3286e0, 0, 1;
L_0x5643bc328450 .concat8 [ 2 2 0 0], v0x5643bc2f8f60_0, v0x5643bc2f9520_0;
S_0x5643bc2f8ad0 .scope module, "DECODER_0" "decoder_1_to_2" 14 17, 15 4 0, S_0x5643bc2f88a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x5643bc2f8dc0_0 .net "ena", 0 0, L_0x5643bc328100;  1 drivers
v0x5643bc2f8ea0_0 .net "in", 0 0, L_0x5643bc3281f0;  1 drivers
v0x5643bc2f8f60_0 .var "out", 1 0;
E_0x5643bc2f8d40 .event edge, v0x5643bc2f8dc0_0, v0x5643bc2f8ea0_0;
S_0x5643bc2f90d0 .scope module, "DECODER_1" "decoder_1_to_2" 14 18, 15 4 0, S_0x5643bc2f88a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x5643bc2f9380_0 .net "ena", 0 0, L_0x5643bc3282e0;  1 drivers
v0x5643bc2f9460_0 .net "in", 0 0, L_0x5643bc3283b0;  1 drivers
v0x5643bc2f9520_0 .var "out", 1 0;
E_0x5643bc2f9300 .event edge, v0x5643bc2f9380_0, v0x5643bc2f9460_0;
S_0x5643bc2f9690 .scope module, "DECODER_ENA" "decoder_1_to_2" 14 16, 15 4 0, S_0x5643bc2f88a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x5643bc2f9950_0 .net "ena", 0 0, L_0x5643bc3285c0;  alias, 1 drivers
v0x5643bc2f9a30_0 .net "in", 0 0, L_0x5643bc328060;  1 drivers
v0x5643bc2f9af0_0 .var "out", 1 0;
E_0x5643bc2f98f0 .event edge, v0x5643bc2f9950_0, v0x5643bc2f9a30_0;
S_0x5643bc2fa030 .scope module, "DECODER_ENA" "decoder_1_to_2" 13 14, 15 4 0, S_0x5643bc2f6eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x5643bc2fa2f0_0 .net "ena", 0 0, L_0x5643bc328940;  alias, 1 drivers
v0x5643bc2fa3d0_0 .net "in", 0 0, L_0x5643bc327820;  1 drivers
v0x5643bc2fa490_0 .var "out", 1 0;
E_0x5643bc2fa290 .event edge, v0x5643bc2fa2f0_0, v0x5643bc2fa3d0_0;
S_0x5643bc2fa9d0 .scope module, "DECODER_ENA" "decoder_1_to_2" 12 13, 15 4 0, S_0x5643bc2f3180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x5643bc2fac90_0 .net "ena", 0 0, L_0x5643bc328cc0;  alias, 1 drivers
v0x5643bc2fad70_0 .net "in", 0 0, L_0x5643bc326490;  1 drivers
v0x5643bc2fae30_0 .var "out", 1 0;
E_0x5643bc2fac30 .event edge, v0x5643bc2fac90_0, v0x5643bc2fad70_0;
S_0x5643bc2fb370 .scope module, "DECODER_ENA" "decoder_1_to_2" 11 13, 15 4 0, S_0x5643bc271300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x5643bc2fb630_0 .net "ena", 0 0, v0x5643bc310930_0;  alias, 1 drivers
v0x5643bc2fb710_0 .net "in", 0 0, L_0x5643bc323860;  1 drivers
v0x5643bc2fb7d0_0 .var "out", 1 0;
E_0x5643bc2fb5d0 .event edge, v0x5643bc2fb630_0, v0x5643bc2fb710_0;
S_0x5643bc2fbd10 .scope module, "r_x01" "register" 10 185, 9 8 0, S_0x5643bc286170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5643bc2a3870 .param/l "N" 0 9 9, +C4<00000000000000000000000000100000>;
P_0x5643bc2a38b0 .param/l "RESET" 0 9 10, +C4<00000000000000000000000000000000>;
v0x5643bc2fc0f0_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc2fc200_0 .net "d", 31 0, v0x5643bc3109d0_0;  alias, 1 drivers
v0x5643bc2fc2e0_0 .net "ena", 0 0, L_0x5643bc329060;  1 drivers
v0x5643bc2fc380_0 .var "q", 31 0;
L_0x7f7442bcb018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5643bc2fc460_0 .net "rst", 0 0, L_0x7f7442bcb018;  1 drivers
S_0x5643bc2fc610 .scope module, "r_x02" "register" 10 186, 9 8 0, S_0x5643bc286170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5643bc2fbf60 .param/l "N" 0 9 9, +C4<00000000000000000000000000100000>;
P_0x5643bc2fbfa0 .param/l "RESET" 0 9 10, +C4<00000000000000000000000000000000>;
v0x5643bc2fca30_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc2fcad0_0 .net "d", 31 0, v0x5643bc3109d0_0;  alias, 1 drivers
v0x5643bc2fcbc0_0 .net "ena", 0 0, L_0x5643bc329100;  1 drivers
v0x5643bc2fcc90_0 .var "q", 31 0;
L_0x7f7442bcb060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5643bc2fcd50_0 .net "rst", 0 0, L_0x7f7442bcb060;  1 drivers
S_0x5643bc2fcf00 .scope module, "r_x03" "register" 10 187, 9 8 0, S_0x5643bc286170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5643bc2fc840 .param/l "N" 0 9 9, +C4<00000000000000000000000000100000>;
P_0x5643bc2fc880 .param/l "RESET" 0 9 10, +C4<00000000000000000000000000000000>;
v0x5643bc2fd2f0_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc2fd3b0_0 .net "d", 31 0, v0x5643bc3109d0_0;  alias, 1 drivers
v0x5643bc2fd470_0 .net "ena", 0 0, L_0x5643bc329230;  1 drivers
v0x5643bc2fd510_0 .var "q", 31 0;
L_0x7f7442bcb0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5643bc2fd5f0_0 .net "rst", 0 0, L_0x7f7442bcb0a8;  1 drivers
S_0x5643bc2fd7a0 .scope module, "r_x04" "register" 10 188, 9 8 0, S_0x5643bc286170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5643bc2fd9d0 .param/l "N" 0 9 9, +C4<00000000000000000000000000100000>;
P_0x5643bc2fda10 .param/l "RESET" 0 9 10, +C4<00000000000000000000000000000000>;
v0x5643bc2fdc40_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc2fdd00_0 .net "d", 31 0, v0x5643bc3109d0_0;  alias, 1 drivers
v0x5643bc2fddc0_0 .net "ena", 0 0, L_0x5643bc3292d0;  1 drivers
v0x5643bc2fde90_0 .var "q", 31 0;
L_0x7f7442bcb0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5643bc2fdf70_0 .net "rst", 0 0, L_0x7f7442bcb0f0;  1 drivers
S_0x5643bc2fe120 .scope module, "r_x05" "register" 10 189, 9 8 0, S_0x5643bc286170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5643bc2fdab0 .param/l "N" 0 9 9, +C4<00000000000000000000000000100000>;
P_0x5643bc2fdaf0 .param/l "RESET" 0 9 10, +C4<00000000000000000000000000000000>;
v0x5643bc2fe510_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc2fe5d0_0 .net "d", 31 0, v0x5643bc3109d0_0;  alias, 1 drivers
v0x5643bc2fe690_0 .net "ena", 0 0, L_0x5643bc329370;  1 drivers
v0x5643bc2fe760_0 .var "q", 31 0;
L_0x7f7442bcb138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5643bc2fe840_0 .net "rst", 0 0, L_0x7f7442bcb138;  1 drivers
S_0x5643bc2fe9a0 .scope module, "r_x06" "register" 10 190, 9 8 0, S_0x5643bc286170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5643bc2feb80 .param/l "N" 0 9 9, +C4<00000000000000000000000000100000>;
P_0x5643bc2febc0 .param/l "RESET" 0 9 10, +C4<00000000000000000000000000000000>;
v0x5643bc2fee20_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc2feee0_0 .net "d", 31 0, v0x5643bc3109d0_0;  alias, 1 drivers
v0x5643bc2fefa0_0 .net "ena", 0 0, L_0x5643bc329410;  1 drivers
v0x5643bc2ff070_0 .var "q", 31 0;
L_0x7f7442bcb180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5643bc2ff150_0 .net "rst", 0 0, L_0x7f7442bcb180;  1 drivers
S_0x5643bc2ff300 .scope module, "r_x07" "register" 10 191, 9 8 0, S_0x5643bc286170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5643bc2fec60 .param/l "N" 0 9 9, +C4<00000000000000000000000000100000>;
P_0x5643bc2feca0 .param/l "RESET" 0 9 10, +C4<00000000000000000000000000000000>;
v0x5643bc2ff6f0_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc2ff7b0_0 .net "d", 31 0, v0x5643bc3109d0_0;  alias, 1 drivers
v0x5643bc2ff870_0 .net "ena", 0 0, L_0x5643bc3295c0;  1 drivers
v0x5643bc2ff940_0 .var "q", 31 0;
L_0x7f7442bcb1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5643bc2ffa20_0 .net "rst", 0 0, L_0x7f7442bcb1c8;  1 drivers
S_0x5643bc2ffbd0 .scope module, "r_x08" "register" 10 192, 9 8 0, S_0x5643bc286170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5643bc2ff530 .param/l "N" 0 9 9, +C4<00000000000000000000000000100000>;
P_0x5643bc2ff570 .param/l "RESET" 0 9 10, +C4<00000000000000000000000000000000>;
v0x5643bc2fffc0_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc300080_0 .net "d", 31 0, v0x5643bc3109d0_0;  alias, 1 drivers
v0x5643bc300140_0 .net "ena", 0 0, L_0x5643bc329660;  1 drivers
v0x5643bc300210_0 .var "q", 31 0;
L_0x7f7442bcb210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5643bc3002f0_0 .net "rst", 0 0, L_0x7f7442bcb210;  1 drivers
S_0x5643bc300450 .scope module, "r_x09" "register" 10 193, 9 8 0, S_0x5643bc286170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5643bc2ffe00 .param/l "N" 0 9 9, +C4<00000000000000000000000000100000>;
P_0x5643bc2ffe40 .param/l "RESET" 0 9 10, +C4<00000000000000000000000000000000>;
v0x5643bc300840_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc300900_0 .net "d", 31 0, v0x5643bc3109d0_0;  alias, 1 drivers
v0x5643bc3009c0_0 .net "ena", 0 0, L_0x5643bc329750;  1 drivers
v0x5643bc300a90_0 .var "q", 31 0;
L_0x7f7442bcb258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5643bc300b70_0 .net "rst", 0 0, L_0x7f7442bcb258;  1 drivers
S_0x5643bc300d20 .scope module, "r_x10" "register" 10 194, 9 8 0, S_0x5643bc286170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5643bc2fe350 .param/l "N" 0 9 9, +C4<00000000000000000000000000100000>;
P_0x5643bc2fe390 .param/l "RESET" 0 9 10, +C4<00000000000000000000000000000000>;
v0x5643bc301080_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc301140_0 .net "d", 31 0, v0x5643bc3109d0_0;  alias, 1 drivers
v0x5643bc301200_0 .net "ena", 0 0, L_0x5643bc329820;  1 drivers
v0x5643bc3012d0_0 .var "q", 31 0;
L_0x7f7442bcb2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5643bc3013b0_0 .net "rst", 0 0, L_0x7f7442bcb2a0;  1 drivers
S_0x5643bc301560 .scope module, "r_x11" "register" 10 195, 9 8 0, S_0x5643bc286170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5643bc300680 .param/l "N" 0 9 9, +C4<00000000000000000000000000100000>;
P_0x5643bc3006c0 .param/l "RESET" 0 9 10, +C4<00000000000000000000000000000000>;
v0x5643bc301950_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc301a10_0 .net "d", 31 0, v0x5643bc3109d0_0;  alias, 1 drivers
v0x5643bc301ad0_0 .net "ena", 0 0, L_0x5643bc329980;  1 drivers
v0x5643bc301ba0_0 .var "q", 31 0;
L_0x7f7442bcb2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5643bc301c80_0 .net "rst", 0 0, L_0x7f7442bcb2e8;  1 drivers
S_0x5643bc301e30 .scope module, "r_x12" "register" 10 196, 9 8 0, S_0x5643bc286170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5643bc301790 .param/l "N" 0 9 9, +C4<00000000000000000000000000100000>;
P_0x5643bc3017d0 .param/l "RESET" 0 9 10, +C4<00000000000000000000000000000000>;
v0x5643bc302220_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc3022e0_0 .net "d", 31 0, v0x5643bc3109d0_0;  alias, 1 drivers
v0x5643bc3023a0_0 .net "ena", 0 0, L_0x5643bc329a80;  1 drivers
v0x5643bc302470_0 .var "q", 31 0;
L_0x7f7442bcb330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5643bc302550_0 .net "rst", 0 0, L_0x7f7442bcb330;  1 drivers
S_0x5643bc302700 .scope module, "r_x13" "register" 10 197, 9 8 0, S_0x5643bc286170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5643bc302060 .param/l "N" 0 9 9, +C4<00000000000000000000000000100000>;
P_0x5643bc3020a0 .param/l "RESET" 0 9 10, +C4<00000000000000000000000000000000>;
v0x5643bc302af0_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc302bb0_0 .net "d", 31 0, v0x5643bc3109d0_0;  alias, 1 drivers
v0x5643bc302c70_0 .net "ena", 0 0, L_0x5643bc329bf0;  1 drivers
v0x5643bc302d40_0 .var "q", 31 0;
L_0x7f7442bcb378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5643bc302e20_0 .net "rst", 0 0, L_0x7f7442bcb378;  1 drivers
S_0x5643bc302fd0 .scope module, "r_x14" "register" 10 198, 9 8 0, S_0x5643bc286170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5643bc302930 .param/l "N" 0 9 9, +C4<00000000000000000000000000100000>;
P_0x5643bc302970 .param/l "RESET" 0 9 10, +C4<00000000000000000000000000000000>;
v0x5643bc3033c0_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc303480_0 .net "d", 31 0, v0x5643bc3109d0_0;  alias, 1 drivers
v0x5643bc303540_0 .net "ena", 0 0, L_0x5643bc329cf0;  1 drivers
v0x5643bc303610_0 .var "q", 31 0;
L_0x7f7442bcb3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5643bc3036f0_0 .net "rst", 0 0, L_0x7f7442bcb3c0;  1 drivers
S_0x5643bc3038a0 .scope module, "r_x15" "register" 10 199, 9 8 0, S_0x5643bc286170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5643bc303200 .param/l "N" 0 9 9, +C4<00000000000000000000000000100000>;
P_0x5643bc303240 .param/l "RESET" 0 9 10, +C4<00000000000000000000000000000000>;
v0x5643bc303c90_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc303d50_0 .net "d", 31 0, v0x5643bc3109d0_0;  alias, 1 drivers
v0x5643bc303e10_0 .net "ena", 0 0, L_0x5643bc32a080;  1 drivers
v0x5643bc303ee0_0 .var "q", 31 0;
L_0x7f7442bcb408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5643bc303fc0_0 .net "rst", 0 0, L_0x7f7442bcb408;  1 drivers
S_0x5643bc304170 .scope module, "r_x16" "register" 10 200, 9 8 0, S_0x5643bc286170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5643bc2fd130 .param/l "N" 0 9 9, +C4<00000000000000000000000000100000>;
P_0x5643bc2fd170 .param/l "RESET" 0 9 10, +C4<00000000000000000000000000000000>;
v0x5643bc3044d0_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc304590_0 .net "d", 31 0, v0x5643bc3109d0_0;  alias, 1 drivers
v0x5643bc304650_0 .net "ena", 0 0, L_0x5643bc32a180;  1 drivers
v0x5643bc304720_0 .var "q", 31 0;
L_0x7f7442bcb450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5643bc304800_0 .net "rst", 0 0, L_0x7f7442bcb450;  1 drivers
S_0x5643bc3049b0 .scope module, "r_x17" "register" 10 201, 9 8 0, S_0x5643bc286170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5643bc303ad0 .param/l "N" 0 9 9, +C4<00000000000000000000000000100000>;
P_0x5643bc303b10 .param/l "RESET" 0 9 10, +C4<00000000000000000000000000000000>;
v0x5643bc304da0_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc304e60_0 .net "d", 31 0, v0x5643bc3109d0_0;  alias, 1 drivers
v0x5643bc305130_0 .net "ena", 0 0, L_0x5643bc32a310;  1 drivers
v0x5643bc305200_0 .var "q", 31 0;
L_0x7f7442bcb498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5643bc3052e0_0 .net "rst", 0 0, L_0x7f7442bcb498;  1 drivers
S_0x5643bc305490 .scope module, "r_x18" "register" 10 202, 9 8 0, S_0x5643bc286170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5643bc304be0 .param/l "N" 0 9 9, +C4<00000000000000000000000000100000>;
P_0x5643bc304c20 .param/l "RESET" 0 9 10, +C4<00000000000000000000000000000000>;
v0x5643bc305880_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc305940_0 .net "d", 31 0, v0x5643bc3109d0_0;  alias, 1 drivers
v0x5643bc305a00_0 .net "ena", 0 0, L_0x5643bc32a410;  1 drivers
v0x5643bc305ad0_0 .var "q", 31 0;
L_0x7f7442bcb4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5643bc305bb0_0 .net "rst", 0 0, L_0x7f7442bcb4e0;  1 drivers
S_0x5643bc305d60 .scope module, "r_x19" "register" 10 203, 9 8 0, S_0x5643bc286170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5643bc3056c0 .param/l "N" 0 9 9, +C4<00000000000000000000000000100000>;
P_0x5643bc305700 .param/l "RESET" 0 9 10, +C4<00000000000000000000000000000000>;
v0x5643bc306150_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc306210_0 .net "d", 31 0, v0x5643bc3109d0_0;  alias, 1 drivers
v0x5643bc3062d0_0 .net "ena", 0 0, L_0x5643bc32a5b0;  1 drivers
v0x5643bc3063a0_0 .var "q", 31 0;
L_0x7f7442bcb528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5643bc306480_0 .net "rst", 0 0, L_0x7f7442bcb528;  1 drivers
S_0x5643bc306630 .scope module, "r_x20" "register" 10 204, 9 8 0, S_0x5643bc286170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5643bc305f90 .param/l "N" 0 9 9, +C4<00000000000000000000000000100000>;
P_0x5643bc305fd0 .param/l "RESET" 0 9 10, +C4<00000000000000000000000000000000>;
v0x5643bc306a20_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc306ae0_0 .net "d", 31 0, v0x5643bc3109d0_0;  alias, 1 drivers
v0x5643bc306ba0_0 .net "ena", 0 0, L_0x5643bc32a6b0;  1 drivers
v0x5643bc306c70_0 .var "q", 31 0;
L_0x7f7442bcb570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5643bc306d50_0 .net "rst", 0 0, L_0x7f7442bcb570;  1 drivers
S_0x5643bc306f00 .scope module, "r_x21" "register" 10 205, 9 8 0, S_0x5643bc286170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5643bc306860 .param/l "N" 0 9 9, +C4<00000000000000000000000000100000>;
P_0x5643bc3068a0 .param/l "RESET" 0 9 10, +C4<00000000000000000000000000000000>;
v0x5643bc3072f0_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc3073b0_0 .net "d", 31 0, v0x5643bc3109d0_0;  alias, 1 drivers
v0x5643bc307470_0 .net "ena", 0 0, L_0x5643bc32a4e0;  1 drivers
v0x5643bc307540_0 .var "q", 31 0;
L_0x7f7442bcb5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5643bc307620_0 .net "rst", 0 0, L_0x7f7442bcb5b8;  1 drivers
S_0x5643bc3077d0 .scope module, "r_x22" "register" 10 206, 9 8 0, S_0x5643bc286170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5643bc307130 .param/l "N" 0 9 9, +C4<00000000000000000000000000100000>;
P_0x5643bc307170 .param/l "RESET" 0 9 10, +C4<00000000000000000000000000000000>;
v0x5643bc307bc0_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc307c80_0 .net "d", 31 0, v0x5643bc3109d0_0;  alias, 1 drivers
v0x5643bc307d40_0 .net "ena", 0 0, L_0x5643bc32a8c0;  1 drivers
v0x5643bc307e10_0 .var "q", 31 0;
L_0x7f7442bcb600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5643bc307ef0_0 .net "rst", 0 0, L_0x7f7442bcb600;  1 drivers
S_0x5643bc3080a0 .scope module, "r_x23" "register" 10 207, 9 8 0, S_0x5643bc286170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5643bc307a00 .param/l "N" 0 9 9, +C4<00000000000000000000000000100000>;
P_0x5643bc307a40 .param/l "RESET" 0 9 10, +C4<00000000000000000000000000000000>;
v0x5643bc308490_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc308550_0 .net "d", 31 0, v0x5643bc3109d0_0;  alias, 1 drivers
v0x5643bc308610_0 .net "ena", 0 0, L_0x5643bc32aa80;  1 drivers
v0x5643bc3086e0_0 .var "q", 31 0;
L_0x7f7442bcb648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5643bc3087c0_0 .net "rst", 0 0, L_0x7f7442bcb648;  1 drivers
S_0x5643bc308970 .scope module, "r_x24" "register" 10 208, 9 8 0, S_0x5643bc286170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5643bc3082d0 .param/l "N" 0 9 9, +C4<00000000000000000000000000100000>;
P_0x5643bc308310 .param/l "RESET" 0 9 10, +C4<00000000000000000000000000000000>;
v0x5643bc308d60_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc308e20_0 .net "d", 31 0, v0x5643bc3109d0_0;  alias, 1 drivers
v0x5643bc308ee0_0 .net "ena", 0 0, L_0x5643bc32ab80;  1 drivers
v0x5643bc308fb0_0 .var "q", 31 0;
L_0x7f7442bcb690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5643bc309090_0 .net "rst", 0 0, L_0x7f7442bcb690;  1 drivers
S_0x5643bc309240 .scope module, "r_x25" "register" 10 209, 9 8 0, S_0x5643bc286170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5643bc308ba0 .param/l "N" 0 9 9, +C4<00000000000000000000000000100000>;
P_0x5643bc308be0 .param/l "RESET" 0 9 10, +C4<00000000000000000000000000000000>;
v0x5643bc309630_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc3096f0_0 .net "d", 31 0, v0x5643bc3109d0_0;  alias, 1 drivers
v0x5643bc3097b0_0 .net "ena", 0 0, L_0x5643bc32ad50;  1 drivers
v0x5643bc309880_0 .var "q", 31 0;
L_0x7f7442bcb6d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5643bc309960_0 .net "rst", 0 0, L_0x7f7442bcb6d8;  1 drivers
S_0x5643bc309b10 .scope module, "r_x26" "register" 10 210, 9 8 0, S_0x5643bc286170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5643bc309470 .param/l "N" 0 9 9, +C4<00000000000000000000000000100000>;
P_0x5643bc3094b0 .param/l "RESET" 0 9 10, +C4<00000000000000000000000000000000>;
v0x5643bc309f00_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc309fc0_0 .net "d", 31 0, v0x5643bc3109d0_0;  alias, 1 drivers
v0x5643bc30a080_0 .net "ena", 0 0, L_0x5643bc32ae50;  1 drivers
v0x5643bc30a150_0 .var "q", 31 0;
L_0x7f7442bcb720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5643bc30a230_0 .net "rst", 0 0, L_0x7f7442bcb720;  1 drivers
S_0x5643bc30a3e0 .scope module, "r_x27" "register" 10 211, 9 8 0, S_0x5643bc286170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5643bc309d40 .param/l "N" 0 9 9, +C4<00000000000000000000000000100000>;
P_0x5643bc309d80 .param/l "RESET" 0 9 10, +C4<00000000000000000000000000000000>;
v0x5643bc30a7d0_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc30a890_0 .net "d", 31 0, v0x5643bc3109d0_0;  alias, 1 drivers
v0x5643bc30a950_0 .net "ena", 0 0, L_0x5643bc32b030;  1 drivers
v0x5643bc30aa20_0 .var "q", 31 0;
L_0x7f7442bcb768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5643bc30ab00_0 .net "rst", 0 0, L_0x7f7442bcb768;  1 drivers
S_0x5643bc30acb0 .scope module, "r_x28" "register" 10 212, 9 8 0, S_0x5643bc286170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5643bc30a610 .param/l "N" 0 9 9, +C4<00000000000000000000000000100000>;
P_0x5643bc30a650 .param/l "RESET" 0 9 10, +C4<00000000000000000000000000000000>;
v0x5643bc30b0a0_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc30b160_0 .net "d", 31 0, v0x5643bc3109d0_0;  alias, 1 drivers
v0x5643bc30b220_0 .net "ena", 0 0, L_0x5643bc32b130;  1 drivers
v0x5643bc30b2f0_0 .var "q", 31 0;
L_0x7f7442bcb7b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5643bc30b3d0_0 .net "rst", 0 0, L_0x7f7442bcb7b0;  1 drivers
S_0x5643bc30b580 .scope module, "r_x29" "register" 10 213, 9 8 0, S_0x5643bc286170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5643bc30aee0 .param/l "N" 0 9 9, +C4<00000000000000000000000000100000>;
P_0x5643bc30af20 .param/l "RESET" 0 9 10, +C4<00000000000000000000000000000000>;
v0x5643bc30b970_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc30ba30_0 .net "d", 31 0, v0x5643bc3109d0_0;  alias, 1 drivers
v0x5643bc30baf0_0 .net "ena", 0 0, L_0x5643bc32b320;  1 drivers
v0x5643bc30bbc0_0 .var "q", 31 0;
L_0x7f7442bcb7f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5643bc30bca0_0 .net "rst", 0 0, L_0x7f7442bcb7f8;  1 drivers
S_0x5643bc30be50 .scope module, "r_x30" "register" 10 214, 9 8 0, S_0x5643bc286170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5643bc30b7b0 .param/l "N" 0 9 9, +C4<00000000000000000000000000100000>;
P_0x5643bc30b7f0 .param/l "RESET" 0 9 10, +C4<00000000000000000000000000000000>;
v0x5643bc30c240_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc30c300_0 .net "d", 31 0, v0x5643bc3109d0_0;  alias, 1 drivers
v0x5643bc30c3c0_0 .net "ena", 0 0, L_0x5643bc32b420;  1 drivers
v0x5643bc30c490_0 .var "q", 31 0;
L_0x7f7442bcb840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5643bc30c570_0 .net "rst", 0 0, L_0x7f7442bcb840;  1 drivers
S_0x5643bc30c720 .scope module, "r_x31" "register" 10 215, 9 8 0, S_0x5643bc286170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5643bc30c080 .param/l "N" 0 9 9, +C4<00000000000000000000000000100000>;
P_0x5643bc30c0c0 .param/l "RESET" 0 9 10, +C4<00000000000000000000000000000000>;
v0x5643bc30cb10_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc30cbd0_0 .net "d", 31 0, v0x5643bc3109d0_0;  alias, 1 drivers
v0x5643bc30cc90_0 .net "ena", 0 0, L_0x5643bc32ba30;  1 drivers
v0x5643bc30cd60_0 .var "q", 31 0;
L_0x7f7442bcb888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5643bc30ce40_0 .net "rst", 0 0, L_0x7f7442bcb888;  1 drivers
S_0x5643bc30cff0 .scope begin, "read_mux0" "read_mux0" 10 42, 10 42 0, S_0x5643bc286170;
 .timescale -9 -12;
S_0x5643bc30d1d0 .scope begin, "read_mux1" "read_mux1" 10 80, 10 80 0, S_0x5643bc286170;
 .timescale -9 -12;
S_0x5643bc30f830 .scope begin, "memory_read_address_mux" "memory_read_address_mux" 7 67, 7 67 0, S_0x5643bc2cf2d0;
 .timescale -9 -12;
S_0x5643bc311560 .scope module, "MMU" "mmu" 6 72, 16 6 0, S_0x5643bc2ced80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "core_addr";
    .port_info 3 /OUTPUT 32 "core_rd_data";
    .port_info 4 /INPUT 1 "core_wr_ena";
    .port_info 5 /INPUT 32 "core_wr_data";
    .port_info 6 /OUTPUT 2 "leds";
    .port_info 7 /OUTPUT 3 "rgb";
    .port_info 8 /OUTPUT 4 "interface_mode";
    .port_info 9 /OUTPUT 1 "backlight";
    .port_info 10 /OUTPUT 1 "display_rstb";
    .port_info 11 /OUTPUT 1 "data_commandb";
    .port_info 12 /OUTPUT 1 "display_csb";
    .port_info 13 /OUTPUT 1 "spi_mosi";
    .port_info 14 /INPUT 1 "spi_miso";
    .port_info 15 /OUTPUT 1 "spi_clk";
P_0x5643bc0e2280 .param/l "CLK_HZ" 1 16 81, +C4<00000011100100111000011100000000>;
P_0x5643bc0e22c0 .param/l "DATA_L" 0 16 15, +C4<00000000000000000000000100000000>;
P_0x5643bc0e2300 .param/str "INIT_DATA" 0 16 18, "mem/zeros.memh";
P_0x5643bc0e2340 .param/str "INIT_INST" 0 16 17, "asm/all_instructions.memh";
P_0x5643bc0e2380 .param/str "INIT_VRAM" 0 16 19, "mem/zeros.memh";
P_0x5643bc0e23c0 .param/l "INST_L" 0 16 14, +C4<00000000000000000000000100000000>;
P_0x5643bc0e2400 .param/l "VRAM_L" 0 16 16, +C4<0000000000000000000000000000000000000000000000010010110000000000>;
L_0x7f7442bcb9a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5643bc31f7f0_0 .net *"_ivl_13", 7 0, L_0x7f7442bcb9a8;  1 drivers
L_0x7f7442bcba38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5643bc31f8f0_0 .net/2u *"_ivl_19", 15 0, L_0x7f7442bcba38;  1 drivers
L_0x7f7442bcba80 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5643bc31f9d0_0 .net *"_ivl_26", 7 0, L_0x7f7442bcba80;  1 drivers
L_0x7f7442bcbba0 .functor BUFT 1, C4<00000000000000000001011101110000>, C4<0>, C4<0>, C4<0>;
v0x5643bc31fa90_0 .net/2s *"_ivl_36", 31 0, L_0x7f7442bcbba0;  1 drivers
v0x5643bc31fb70_0 .net *"_ivl_7", 15 0, L_0x5643bc32c2d0;  1 drivers
v0x5643bc31fca0_0 .net "backlight", 0 0, L_0x7f7442bcbac8;  alias, 1 drivers
v0x5643bc31fd60_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc31fe00_0 .net "core_addr", 31 0, v0x5643bc3101f0_0;  alias, 1 drivers
v0x5643bc31fec0_0 .var "core_rd_data", 31 0;
v0x5643bc320020_0 .net "core_vram_rd_data", 15 0, L_0x5643bc32c440;  1 drivers
v0x5643bc3200e0_0 .net "core_wr_data", 31 0, v0x5643bc310490_0;  alias, 1 drivers
v0x5643bc320230_0 .net "core_wr_ena", 0 0, v0x5643bc310570_0;  alias, 1 drivers
v0x5643bc320300_0 .net "data_commandb", 0 0, v0x5643bc3169c0_0;  alias, 1 drivers
v0x5643bc3203d0_0 .net "data_rd_data", 31 0, L_0x5643bc289570;  1 drivers
v0x5643bc3204a0_0 .var "data_wr_ena", 0 0;
v0x5643bc320570_0 .net "display_csb", 0 0, v0x5643bc315290_0;  alias, 1 drivers
v0x5643bc320610_0 .net "display_rstb", 0 0, v0x5643bc316a80_0;  alias, 1 drivers
v0x5643bc3206b0_0 .var "gpio_mode", 31 0;
v0x5643bc320750_0 .var "gpio_mode_wr_ena", 0 0;
v0x5643bc3207f0_0 .var "gpio_state_i", 31 0;
v0x5643bc3208b0_0 .var "gpio_state_wr_ena", 0 0;
v0x5643bc320970_0 .net "inst_rd_data", 31 0, L_0x5643bc329b50;  1 drivers
v0x5643bc320a60_0 .var "inst_wr_ena", 0 0;
v0x5643bc320b30_0 .net "interface_mode", 3 0, v0x5643bc316f20_0;  alias, 1 drivers
v0x5643bc320c00_0 .var "led_b_pwm", 7 0;
v0x5643bc320cd0_0 .var "led_g_pwm", 7 0;
v0x5643bc320da0_0 .net "led_mmr", 31 0, v0x5643bc3198e0_0;  1 drivers
v0x5643bc320e70_0 .var "led_mmr_wr_ena", 0 0;
v0x5643bc320f40_0 .var "led_pwm0", 3 0;
v0x5643bc321010_0 .var "led_pwm1", 3 0;
v0x5643bc3210e0_0 .var "led_r_pwm", 7 0;
v0x5643bc3211b0_0 .net "leds", 1 0, L_0x5643bc33cc10;  alias, 1 drivers
v0x5643bc321250_0 .net "periph_vram_addr", 31 0, v0x5643bc317e00_0;  1 drivers
v0x5643bc321530_0 .net "periph_vram_rd_data", 15 0, L_0x5643bc33c7e0;  1 drivers
v0x5643bc3215f0_0 .net "pwm_step", 0 0, v0x5643bc31a9e0_0;  1 drivers
v0x5643bc321690_0 .net "rgb", 2 0, L_0x5643bc33ce10;  alias, 1 drivers
v0x5643bc321770_0 .net "rst", 0 0, L_0x5643bc323780;  alias, 1 drivers
v0x5643bc321810_0 .net "spi_clk", 0 0, v0x5643bc315b50_0;  alias, 1 drivers
v0x5643bc3218b0_0 .net "spi_miso", 0 0, v0x5643bc323480_0;  alias, 1 drivers
v0x5643bc3219a0_0 .net "spi_mosi", 0 0, v0x5643bc3156b0_0;  alias, 1 drivers
v0x5643bc321a90_0 .var "vram_wr_ena", 0 0;
E_0x5643bc311930/0 .event edge, v0x5643bc3101f0_0, v0x5643bc310570_0, v0x5643bc318f40_0, v0x5643bc312ae0_0;
E_0x5643bc311930/1 .event edge, v0x5643bc320020_0, v0x5643bc3198e0_0, v0x5643bc3206b0_0, v0x5643bc3207f0_0;
E_0x5643bc311930 .event/or E_0x5643bc311930/0, E_0x5643bc311930/1;
E_0x5643bc311970/0 .event edge, v0x5643bc3198e0_0, v0x5643bc3198e0_0, v0x5643bc3198e0_0, v0x5643bc3198e0_0;
E_0x5643bc311970/1 .event edge, v0x5643bc3198e0_0;
E_0x5643bc311970 .event/or E_0x5643bc311970/0, E_0x5643bc311970/1;
L_0x5643bc32bdd0 .part v0x5643bc3101f0_0, 2, 8;
L_0x5643bc32c140 .part v0x5643bc3101f0_0, 2, 8;
L_0x5643bc32c230 .part v0x5643bc3101f0_0, 0, 17;
L_0x5643bc32c2d0 .part v0x5643bc310490_0, 0, 16;
L_0x5643bc32c3a0 .part L_0x5643bc32c2d0, 0, 8;
L_0x5643bc32c440 .concat [ 8 8 0 0], v0x5643bc31ed30_0, L_0x7f7442bcb9a8;
L_0x5643bc32c570 .part v0x5643bc317e00_0, 0, 17;
L_0x5643bc33c670 .part L_0x7f7442bcba38, 0, 8;
L_0x5643bc33c7e0 .concat [ 8 8 0 0], v0x5643bc31ee60_0, L_0x7f7442bcba80;
L_0x5643bc33c930 .part L_0x5643bc33c7e0, 0, 8;
L_0x5643bc33cb10 .part L_0x7f7442bcbba0, 0, 13;
L_0x5643bc33cc10 .concat8 [ 1 1 0 0], v0x5643bc31b440_0, v0x5643bc31be90_0;
L_0x5643bc33ce10 .concat8 [ 1 1 1 0], v0x5643bc31dd60_0, v0x5643bc31d2e0_0, v0x5643bc31c8a0_0;
S_0x5643bc311d20 .scope module, "DATA_RAM" "distributed_ram" 16 48, 17 15 0, S_0x5643bc311560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wr_ena";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 32 "wr_data";
    .port_info 4 /OUTPUT 32 "rd_data";
P_0x5643bc311f20 .param/str "INIT" 0 17 19, "mem/zeros.memh";
P_0x5643bc311f60 .param/l "L" 0 17 18, +C4<00000000000000000000000100000000>;
P_0x5643bc311fa0 .param/l "W" 0 17 17, +C4<00000000000000000000000000100000>;
L_0x5643bc289570 .functor BUFZ 32, L_0x5643bc32bec0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5643bc312580_0 .net *"_ivl_0", 31 0, L_0x5643bc32bec0;  1 drivers
v0x5643bc312680_0 .net *"_ivl_2", 9 0, L_0x5643bc32bf60;  1 drivers
L_0x7f7442bcb960 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5643bc312760_0 .net *"_ivl_5", 1 0, L_0x7f7442bcb960;  1 drivers
v0x5643bc312850_0 .net "addr", 7 0, L_0x5643bc32c140;  1 drivers
v0x5643bc312930_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc312a20 .array "ram", 255 0, 31 0;
v0x5643bc312ae0_0 .net "rd_data", 31 0, L_0x5643bc289570;  alias, 1 drivers
v0x5643bc312bc0_0 .net "wr_data", 31 0, v0x5643bc310490_0;  alias, 1 drivers
v0x5643bc312c80_0 .net "wr_ena", 0 0, v0x5643bc3204a0_0;  1 drivers
L_0x5643bc32bec0 .array/port v0x5643bc312a20, L_0x5643bc32bf60;
L_0x5643bc32bf60 .concat [ 8 2 0 0], L_0x5643bc32c140, L_0x7f7442bcb960;
S_0x5643bc3122a0 .scope task, "dump_memory" "dump_memory" 17 43, 17 43 0, S_0x5643bc311d20;
 .timescale -9 -12;
v0x5643bc3124a0_0 .var/str "file";
TD_test_rv32i_system.UUT.MMU.DATA_RAM.dump_memory ;
    %vpi_call/w 17 44 "$writememh", v0x5643bc3124a0_0, v0x5643bc312a20 {0 0 0};
    %end;
S_0x5643bc312df0 .scope module, "ILI9341" "ili9341_display_controller" 16 64, 18 11 0, S_0x5643bc311560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /OUTPUT 1 "display_rstb";
    .port_info 4 /OUTPUT 4 "interface_mode";
    .port_info 5 /OUTPUT 1 "spi_csb";
    .port_info 6 /OUTPUT 1 "spi_clk";
    .port_info 7 /OUTPUT 1 "spi_mosi";
    .port_info 8 /INPUT 1 "spi_miso";
    .port_info 9 /OUTPUT 1 "data_commandb";
    .port_info 10 /OUTPUT 1 "vsync";
    .port_info 11 /OUTPUT 1 "hsync";
    .port_info 12 /OUTPUT 32 "vram_rd_addr";
    .port_info 13 /INPUT 8 "vram_rd_data";
P_0x5643bc312fa0 .param/l "CFG_CMD_DELAY" 0 18 22, +C4<0000000000000000000000000000000000000000000110110111011101000000>;
P_0x5643bc312fe0 .param/l "CLK_HZ" 0 18 19, +C4<00000000101101110001101100000000>;
P_0x5643bc313020 .param/l "DISPLAY_HEIGHT" 0 18 21, +C4<00000000000000000000000101000000>;
P_0x5643bc313060 .param/l "DISPLAY_WIDTH" 0 18 20, +C4<00000000000000000000000011110000>;
P_0x5643bc3130a0 .param/l "ROM_LENGTH" 0 18 23, +C4<00000000000000000000000001111101>;
P_0x5643bc3130e0 .param/l "VRAM_START_ADDRESS" 0 18 24, C4<00000000000000000001000000000000>;
enum0x5643bc1fd320 .enum4 (3)
   "S_INIT" 3'b000,
   "S_INCREMENT_PIXEL" 3'b001,
   "S_START_FRAME" 3'b010,
   "S_TX_PIXEL_DATA_START" 3'b011,
   "S_TX_PIXEL_DATA_BUSY" 3'b100,
   "S_WAIT_FOR_SPI" 3'b101,
   "S_ERROR" 3'b110
 ;
enum0x5643bc1fe320 .enum4 (3)
   "S_CFG_GET_DATA_SIZE" 3'b000,
   "S_CFG_GET_CMD" 3'b001,
   "S_CFG_SEND_CMD" 3'b010,
   "S_CFG_GET_DATA" 3'b011,
   "S_CFG_SEND_DATA" 3'b100,
   "S_CFG_SPI_WAIT" 3'b101,
   "S_CFG_MEM_WAIT" 3'b110,
   "S_CFG_DONE" 3'b111
 ;
v0x5643bc316460_0 .var "cfg_bytes_remaining", 7 0;
v0x5643bc316540_0 .var "cfg_delay_counter", 21 0;
v0x5643bc316620_0 .var "cfg_state", 2 0;
v0x5643bc316710_0 .var "cfg_state_after_wait", 2 0;
v0x5643bc3167f0_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc3168e0_0 .var "current_command", 7 0;
v0x5643bc3169c0_0 .var "data_commandb", 0 0;
v0x5643bc316a80_0 .var "display_rstb", 0 0;
L_0x7f7442bcbb10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5643bc316b40_0 .net "ena", 0 0, L_0x7f7442bcbb10;  1 drivers
v0x5643bc316c00_0 .var "hsync", 0 0;
v0x5643bc316cc0_0 .var "i_data", 15 0;
v0x5643bc316d80_0 .net "i_ready", 0 0, v0x5643bc315420_0;  1 drivers
v0x5643bc316e50_0 .var "i_valid", 0 0;
v0x5643bc316f20_0 .var "interface_mode", 3 0;
v0x5643bc316fc0_0 .net "o_data", 23 0, v0x5643bc315770_0;  1 drivers
v0x5643bc317090_0 .var "o_ready", 0 0;
v0x5643bc317160_0 .net "o_valid", 0 0, v0x5643bc315910_0;  1 drivers
v0x5643bc317340_0 .var "pixel_color", 15 0;
v0x5643bc3173e0_0 .var "pixel_x", 8 0;
v0x5643bc3174a0_0 .var "pixel_y", 9 0;
v0x5643bc317580_0 .var "rom_addr", 6 0;
v0x5643bc317670_0 .net "rom_data", 7 0, v0x5643bc314490_0;  1 drivers
v0x5643bc317740_0 .net "rst", 0 0, L_0x5643bc323780;  alias, 1 drivers
v0x5643bc3177e0_0 .net "spi_bit_counter", 4 0, v0x5643bc315110_0;  1 drivers
v0x5643bc3178b0_0 .net "spi_clk", 0 0, v0x5643bc315b50_0;  alias, 1 drivers
v0x5643bc317980_0 .net "spi_csb", 0 0, v0x5643bc315290_0;  alias, 1 drivers
v0x5643bc317a50_0 .net "spi_miso", 0 0, v0x5643bc323480_0;  alias, 1 drivers
v0x5643bc317b20_0 .var "spi_mode", 2 0;
v0x5643bc317bf0_0 .net "spi_mosi", 0 0, v0x5643bc3156b0_0;  alias, 1 drivers
v0x5643bc317cc0_0 .var "state", 2 0;
v0x5643bc317d60_0 .var "state_after_wait", 2 0;
v0x5643bc317e00_0 .var "vram_rd_addr", 31 0;
v0x5643bc317ec0_0 .net "vram_rd_data", 7 0, L_0x5643bc33c930;  1 drivers
v0x5643bc317fa0_0 .var "vsync", 0 0;
E_0x5643bc313690 .event edge, v0x5643bc3174a0_0, v0x5643bc3173e0_0, v0x5643bc317ec0_0;
E_0x5643bc3136f0 .event edge, v0x5643bc3173e0_0, v0x5643bc3174a0_0;
E_0x5643bc313750 .event edge, v0x5643bc317cc0_0;
E_0x5643bc3137b0 .event edge, v0x5643bc317cc0_0, v0x5643bc314490_0, v0x5643bc3168e0_0, v0x5643bc317340_0;
E_0x5643bc313850 .event edge, v0x5643bc317cc0_0, v0x5643bc316620_0;
E_0x5643bc3138b0 .event edge, v0x5643bc2a47a0_0;
S_0x5643bc313970 .scope module, "ILI9341_INIT_ROM" "block_rom" 18 67, 19 6 0, S_0x5643bc312df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 7 "addr";
    .port_info 2 /OUTPUT 8 "data";
P_0x5643bc313b50 .param/str "INIT" 0 19 10, "mem/ili9341_init.memh";
P_0x5643bc313b90 .param/l "L" 0 19 9, +C4<00000000000000000000000001111101>;
P_0x5643bc313bd0 .param/l "W" 0 19 8, +C4<00000000000000000000000000001000>;
v0x5643bc3142f0_0 .net "addr", 6 0, v0x5643bc317580_0;  1 drivers
v0x5643bc3143d0_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc314490_0 .var "data", 7 0;
v0x5643bc314560 .array "rom", 124 0, 7 0;
S_0x5643bc313e10 .scope task, "dump_memory" "dump_memory" 19 26, 19 26 0, S_0x5643bc313970;
 .timescale -9 -12;
v0x5643bc314010_0 .var/str "file";
TD_test_rv32i_system.UUT.MMU.ILI9341.ILI9341_INIT_ROM.dump_memory ;
    %vpi_call/w 19 27 "$writememh", v0x5643bc314010_0, v0x5643bc314560 {0 0 0};
    %end;
S_0x5643bc3140f0 .scope begin, "synthesizable_rom" "synthesizable_rom" 19 22, 19 22 0, S_0x5643bc313970;
 .timescale -9 -12;
S_0x5643bc3146a0 .scope module, "SPI0" "spi_controller" 18 56, 20 6 0, S_0x5643bc312df0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "sclk";
    .port_info 3 /OUTPUT 1 "csb";
    .port_info 4 /OUTPUT 1 "mosi";
    .port_info 5 /INPUT 1 "miso";
    .port_info 6 /INPUT 3 "spi_mode";
    .port_info 7 /OUTPUT 1 "i_ready";
    .port_info 8 /INPUT 1 "i_valid";
    .port_info 9 /INPUT 16 "i_data";
    .port_info 10 /INPUT 1 "o_ready";
    .port_info 11 /OUTPUT 1 "o_valid";
    .port_info 12 /OUTPUT 24 "o_data";
    .port_info 13 /OUTPUT 5 "bit_counter";
enum0x5643bc1ff880 .enum4 (3)
   "S_IDLE" 3'b000,
   "S_TXING" 3'b001,
   "S_TX_DONE" 3'b010,
   "S_RXING" 3'b011,
   "S_RX_DONE" 3'b100,
   "S_ERROR" 3'b101
 ;
v0x5643bc315110_0 .var "bit_counter", 4 0;
v0x5643bc3151d0_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc315290_0 .var "csb", 0 0;
v0x5643bc315360_0 .net "i_data", 15 0, v0x5643bc316cc0_0;  1 drivers
v0x5643bc315420_0 .var "i_ready", 0 0;
v0x5643bc315530_0 .net "i_valid", 0 0, v0x5643bc316e50_0;  1 drivers
v0x5643bc3155f0_0 .net "miso", 0 0, v0x5643bc323480_0;  alias, 1 drivers
v0x5643bc3156b0_0 .var "mosi", 0 0;
v0x5643bc315770_0 .var "o_data", 23 0;
v0x5643bc315850_0 .net "o_ready", 0 0, v0x5643bc317090_0;  1 drivers
v0x5643bc315910_0 .var "o_valid", 0 0;
v0x5643bc3159d0_0 .net "rst", 0 0, L_0x5643bc323780;  alias, 1 drivers
v0x5643bc315a70_0 .var "rx_data", 23 0;
v0x5643bc315b50_0 .var "sclk", 0 0;
v0x5643bc315c10_0 .net "spi_mode", 2 0, v0x5643bc317b20_0;  1 drivers
v0x5643bc315cf0_0 .var "state", 2 0;
v0x5643bc315dd0_0 .var "tx_data", 15 0;
E_0x5643bc313cc0 .event edge, v0x5643bc315110_0, v0x5643bc315dd0_0, v0x5643bc315cf0_0;
E_0x5643bc314a80 .event edge, v0x5643bc315cf0_0;
S_0x5643bc314b00 .scope begin, "csb_logic" "csb_logic" 20 39, 20 39 0, S_0x5643bc3146a0;
 .timescale -9 -10;
S_0x5643bc314d00 .scope begin, "mosi_logic" "mosi_logic" 20 47, 20 47 0, S_0x5643bc3146a0;
 .timescale -9 -10;
S_0x5643bc314f00 .scope begin, "spi_controller_fsm" "spi_controller_fsm" 20 64, 20 64 0, S_0x5643bc3146a0;
 .timescale -9 -10;
S_0x5643bc3160f0 .scope begin, "draw_cursor_logic" "draw_cursor_logic" 18 139, 18 139 0, S_0x5643bc312df0;
 .timescale -9 -12;
S_0x5643bc316280 .scope begin, "main_fsm" "main_fsm" 18 147, 18 147 0, S_0x5643bc312df0;
 .timescale -9 -12;
S_0x5643bc318220 .scope module, "INST_RAM" "distributed_ram" 16 43, 17 15 0, S_0x5643bc311560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wr_ena";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 32 "wr_data";
    .port_info 4 /OUTPUT 32 "rd_data";
P_0x5643bc3183e0 .param/str "INIT" 0 17 19, "asm/all_instructions.memh";
P_0x5643bc318420 .param/l "L" 0 17 18, +C4<00000000000000000000000100000000>;
P_0x5643bc318460 .param/l "W" 0 17 17, +C4<00000000000000000000000000100000>;
L_0x5643bc329b50 .functor BUFZ 32, L_0x5643bc32bb60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5643bc3189e0_0 .net *"_ivl_0", 31 0, L_0x5643bc32bb60;  1 drivers
v0x5643bc318ae0_0 .net *"_ivl_2", 9 0, L_0x5643bc32bc60;  1 drivers
L_0x7f7442bcb918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5643bc318bc0_0 .net *"_ivl_5", 1 0, L_0x7f7442bcb918;  1 drivers
v0x5643bc318cb0_0 .net "addr", 7 0, L_0x5643bc32bdd0;  1 drivers
v0x5643bc318d90_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc318e80 .array "ram", 255 0, 31 0;
v0x5643bc318f40_0 .net "rd_data", 31 0, L_0x5643bc329b50;  alias, 1 drivers
v0x5643bc319020_0 .net "wr_data", 31 0, v0x5643bc310490_0;  alias, 1 drivers
v0x5643bc319130_0 .net "wr_ena", 0 0, v0x5643bc320a60_0;  1 drivers
L_0x5643bc32bb60 .array/port v0x5643bc318e80, L_0x5643bc32bc60;
L_0x5643bc32bc60 .concat [ 8 2 0 0], L_0x5643bc32bdd0, L_0x7f7442bcb918;
S_0x5643bc318770 .scope task, "dump_memory" "dump_memory" 17 43, 17 43 0, S_0x5643bc318220;
 .timescale -9 -12;
v0x5643bc318900_0 .var/str "file";
TD_test_rv32i_system.UUT.MMU.INST_RAM.dump_memory ;
    %vpi_call/w 17 44 "$writememh", v0x5643bc318900_0, v0x5643bc318e80 {0 0 0};
    %end;
S_0x5643bc319290 .scope module, "LED_MMR" "register" 16 78, 9 8 0, S_0x5643bc311560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5643bc319420 .param/l "N" 0 9 9, +C4<00000000000000000000000000100000>;
P_0x5643bc319460 .param/l "RESET" 0 9 10, +C4<00000000000000000000000000000000>;
v0x5643bc319690_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc319750_0 .net "d", 31 0, v0x5643bc310490_0;  alias, 1 drivers
v0x5643bc319810_0 .net "ena", 0 0, v0x5643bc320e70_0;  1 drivers
v0x5643bc3198e0_0 .var "q", 31 0;
v0x5643bc3199c0_0 .net "rst", 0 0, L_0x5643bc323780;  alias, 1 drivers
S_0x5643bc319b50 .scope begin, "MMU_ADDRESS_DECODING" "MMU_ADDRESS_DECODING" 16 117, 16 117 0, S_0x5643bc311560;
 .timescale -9 -12;
S_0x5643bc319d80 .scope module, "PULSE_PWM" "pulse_generator" 16 82, 21 4 0, S_0x5643bc311560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /INPUT 13 "ticks";
    .port_info 4 /OUTPUT 1 "out";
P_0x5643bc319f60 .param/l "N" 0 21 6, +C4<00000000000000000000000000001101>;
v0x5643bc31a6f0_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc31a790_0 .var "counter", 12 0;
v0x5643bc31a850_0 .var "counter_comparator", 0 0;
L_0x7f7442bcbb58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5643bc31a920_0 .net "ena", 0 0, L_0x7f7442bcbb58;  1 drivers
v0x5643bc31a9e0_0 .var "out", 0 0;
v0x5643bc31aaf0_0 .net "rst", 0 0, L_0x5643bc323780;  alias, 1 drivers
v0x5643bc31ab90_0 .net "ticks", 12 0, L_0x5643bc33cb10;  1 drivers
E_0x5643bc318560 .event edge, v0x5643bc31a850_0, v0x5643bc31a920_0;
E_0x5643bc3185a0 .event edge, v0x5643bc31a790_0, v0x5643bc31ab90_0;
S_0x5643bc31a0e0 .scope begin, "comparator_logic" "comparator_logic" 21 15, 21 15 0, S_0x5643bc319d80;
 .timescale -9 -12;
S_0x5643bc31a2e0 .scope begin, "counter_logic" "counter_logic" 21 19, 21 19 0, S_0x5643bc319d80;
 .timescale -9 -12;
S_0x5643bc31a4e0 .scope begin, "output_logic" "output_logic" 21 32, 21 32 0, S_0x5643bc319d80;
 .timescale -9 -12;
S_0x5643bc31ad10 .scope module, "PWM_LED0" "pwm" 16 87, 22 4 0, S_0x5643bc311560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /INPUT 1 "step";
    .port_info 4 /INPUT 4 "duty";
    .port_info 5 /OUTPUT 1 "out";
P_0x5643bc31aef0 .param/l "N" 0 22 6, +C4<00000000000000000000000000000100>;
v0x5643bc31b0f0_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc31b1b0_0 .var "counter", 3 0;
v0x5643bc31b290_0 .net "duty", 3 0, v0x5643bc320f40_0;  1 drivers
L_0x7f7442bcbbe8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5643bc31b380_0 .net "ena", 0 0, L_0x7f7442bcbbe8;  1 drivers
v0x5643bc31b440_0 .var "out", 0 0;
v0x5643bc31b550_0 .net "rst", 0 0, L_0x5643bc323780;  alias, 1 drivers
v0x5643bc31b5f0_0 .net "step", 0 0, v0x5643bc31a9e0_0;  alias, 1 drivers
E_0x5643bc31b070 .event edge, v0x5643bc31b380_0, v0x5643bc31b1b0_0, v0x5643bc31b290_0;
S_0x5643bc31b770 .scope module, "PWM_LED1" "pwm" 16 92, 22 4 0, S_0x5643bc311560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /INPUT 1 "step";
    .port_info 4 /INPUT 4 "duty";
    .port_info 5 /OUTPUT 1 "out";
P_0x5643bc31b950 .param/l "N" 0 22 6, +C4<00000000000000000000000000000100>;
v0x5643bc31bb40_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc31bc00_0 .var "counter", 3 0;
v0x5643bc31bce0_0 .net "duty", 3 0, v0x5643bc321010_0;  1 drivers
L_0x7f7442bcbc30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5643bc31bdd0_0 .net "ena", 0 0, L_0x7f7442bcbc30;  1 drivers
v0x5643bc31be90_0 .var "out", 0 0;
v0x5643bc31bfa0_0 .net "rst", 0 0, L_0x5643bc323780;  alias, 1 drivers
v0x5643bc31c040_0 .net "step", 0 0, v0x5643bc31a9e0_0;  alias, 1 drivers
E_0x5643bc31bac0 .event edge, v0x5643bc31bdd0_0, v0x5643bc31bc00_0, v0x5643bc31bce0_0;
S_0x5643bc31c230 .scope module, "PWM_LED_B" "pwm" 16 104, 22 4 0, S_0x5643bc311560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /INPUT 1 "step";
    .port_info 4 /INPUT 8 "duty";
    .port_info 5 /OUTPUT 1 "out";
P_0x5643bc319d30 .param/l "N" 0 22 6, +C4<00000000000000000000000000001000>;
v0x5643bc31c580_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc31c640_0 .var "counter", 7 0;
v0x5643bc31c720_0 .net "duty", 7 0, v0x5643bc320c00_0;  1 drivers
L_0x7f7442bcbd08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5643bc31c7e0_0 .net "ena", 0 0, L_0x7f7442bcbd08;  1 drivers
v0x5643bc31c8a0_0 .var "out", 0 0;
v0x5643bc31c9b0_0 .net "rst", 0 0, L_0x5643bc323780;  alias, 1 drivers
v0x5643bc31ca50_0 .net "step", 0 0, v0x5643bc31a9e0_0;  alias, 1 drivers
E_0x5643bc31c500 .event edge, v0x5643bc31c7e0_0, v0x5643bc31c640_0, v0x5643bc31c720_0;
S_0x5643bc31cbf0 .scope module, "PWM_LED_G" "pwm" 16 100, 22 4 0, S_0x5643bc311560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /INPUT 1 "step";
    .port_info 4 /INPUT 8 "duty";
    .port_info 5 /OUTPUT 1 "out";
P_0x5643bc31cdd0 .param/l "N" 0 22 6, +C4<00000000000000000000000000001000>;
v0x5643bc31cf90_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc31d050_0 .var "counter", 7 0;
v0x5643bc31d130_0 .net "duty", 7 0, v0x5643bc320cd0_0;  1 drivers
L_0x7f7442bcbcc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5643bc31d220_0 .net "ena", 0 0, L_0x7f7442bcbcc0;  1 drivers
v0x5643bc31d2e0_0 .var "out", 0 0;
v0x5643bc31d3f0_0 .net "rst", 0 0, L_0x5643bc323780;  alias, 1 drivers
v0x5643bc31d490_0 .net "step", 0 0, v0x5643bc31a9e0_0;  alias, 1 drivers
E_0x5643bc31cf10 .event edge, v0x5643bc31d220_0, v0x5643bc31d050_0, v0x5643bc31d130_0;
S_0x5643bc31d630 .scope module, "PWM_LED_R" "pwm" 16 96, 22 4 0, S_0x5643bc311560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /INPUT 1 "step";
    .port_info 4 /INPUT 8 "duty";
    .port_info 5 /OUTPUT 1 "out";
P_0x5643bc31d7c0 .param/l "N" 0 22 6, +C4<00000000000000000000000000001000>;
v0x5643bc31da10_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc31dad0_0 .var "counter", 7 0;
v0x5643bc31dbb0_0 .net "duty", 7 0, v0x5643bc3210e0_0;  1 drivers
L_0x7f7442bcbc78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5643bc31dca0_0 .net "ena", 0 0, L_0x7f7442bcbc78;  1 drivers
v0x5643bc31dd60_0 .var "out", 0 0;
v0x5643bc31de70_0 .net "rst", 0 0, L_0x5643bc323780;  alias, 1 drivers
v0x5643bc31df10_0 .net "step", 0 0, v0x5643bc31a9e0_0;  alias, 1 drivers
E_0x5643bc31d990 .event edge, v0x5643bc31dca0_0, v0x5643bc31dad0_0, v0x5643bc31dbb0_0;
S_0x5643bc31e0b0 .scope module, "VRAM" "dual_port_ram" 16 56, 23 8 0, S_0x5643bc311560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wr_ena0";
    .port_info 2 /INPUT 17 "addr0";
    .port_info 3 /INPUT 8 "wr_data0";
    .port_info 4 /OUTPUT 8 "rd_data0";
    .port_info 5 /INPUT 1 "wr_ena1";
    .port_info 6 /INPUT 17 "addr1";
    .port_info 7 /INPUT 8 "wr_data1";
    .port_info 8 /OUTPUT 8 "rd_data1";
P_0x5643bc31e290 .param/str "INIT" 0 23 15, "mem/zeros.memh";
P_0x5643bc31e2d0 .param/l "L" 0 23 14, +C4<0000000000000000000000000000000000000000000000010010110000000000>;
P_0x5643bc31e310 .param/l "W" 0 23 13, +C4<00000000000000000000000000001000>;
v0x5643bc31e9e0_0 .net "addr0", 16 0, L_0x5643bc32c230;  1 drivers
v0x5643bc31eae0_0 .net "addr1", 16 0, L_0x5643bc32c570;  1 drivers
v0x5643bc31ebc0_0 .net "clk", 0 0, L_0x5643bc28b490;  alias, 1 drivers
v0x5643bc31ec90 .array "ram", 76799 0, 7 0;
v0x5643bc31ed30_0 .var "rd_data0", 7 0;
v0x5643bc31ee60_0 .var "rd_data1", 7 0;
v0x5643bc31ef40_0 .net "wr_data0", 7 0, L_0x5643bc32c3a0;  1 drivers
v0x5643bc31f020_0 .net "wr_data1", 7 0, L_0x5643bc33c670;  1 drivers
v0x5643bc31f100_0 .net "wr_ena0", 0 0, v0x5643bc321a90_0;  1 drivers
L_0x7f7442bcb9f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5643bc31f1c0_0 .net "wr_ena1", 0 0, L_0x7f7442bcb9f0;  1 drivers
S_0x5643bc31e700 .scope task, "dump_memory" "dump_memory" 23 36, 23 36 0, S_0x5643bc31e0b0;
 .timescale -9 -12;
v0x5643bc31e900_0 .var/str "file";
TD_test_rv32i_system.UUT.MMU.VRAM.dump_memory ;
    %vpi_call/w 23 37 "$writememh", v0x5643bc31e900_0, v0x5643bc31ec90 {0 0 0};
    %end;
S_0x5643bc31f3a0 .scope task, "dump_memory" "dump_memory" 16 185, 16 185 0, S_0x5643bc311560;
 .timescale -9 -12;
v0x5643bc31f530_0 .var/str "prefix";
TD_test_rv32i_system.UUT.MMU.dump_memory ;
    %load/str v0x5643bc31f530_0;
    %concati/str "_inst.out";
    %store/str v0x5643bc318900_0;
    %fork TD_test_rv32i_system.UUT.MMU.INST_RAM.dump_memory, S_0x5643bc318770;
    %join;
    %load/str v0x5643bc31f530_0;
    %concati/str "_data.out";
    %store/str v0x5643bc3124a0_0;
    %fork TD_test_rv32i_system.UUT.MMU.DATA_RAM.dump_memory, S_0x5643bc3122a0;
    %join;
    %load/str v0x5643bc31f530_0;
    %concati/str "_vram.out";
    %store/str v0x5643bc31e900_0;
    %fork TD_test_rv32i_system.UUT.MMU.VRAM.dump_memory, S_0x5643bc31e700;
    %join;
    %end;
S_0x5643bc31f610 .scope begin, "led_mmr_decode" "led_mmr_decode" 16 108, 16 108 0, S_0x5643bc311560;
 .timescale -9 -12;
    .scope S_0x5643bc25c240;
T_7 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc2cde90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5643bc28acb0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5643bc2a18d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5643bc2a1830_0;
    %assign/vec4 v0x5643bc28acb0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5643bc2ea290;
T_8 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc2a47a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5643bc2a5840_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5643bc2a5770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5643bc2a6820_0;
    %assign/vec4 v0x5643bc2a5840_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5643bc2fb370;
T_9 ;
Ewait_0 .event/or E_0x5643bc2fb5d0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5643bc2fb630_0;
    %load/vec4 v0x5643bc2fb710_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc2fb7d0_0, 4, 1;
    %load/vec4 v0x5643bc2fb630_0;
    %load/vec4 v0x5643bc2fb710_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc2fb7d0_0, 4, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5643bc108460;
T_10 ;
Ewait_1 .event/or E_0x5643bc1086c0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x5643bc108720_0;
    %load/vec4 v0x5643bc108800_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc194520_0, 4, 1;
    %load/vec4 v0x5643bc108720_0;
    %load/vec4 v0x5643bc108800_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc194520_0, 4, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5643bc1348a0;
T_11 ;
Ewait_2 .event/or E_0x5643bc134b00, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x5643bc134b60_0;
    %load/vec4 v0x5643bc136d50_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc136e10_0, 4, 1;
    %load/vec4 v0x5643bc134b60_0;
    %load/vec4 v0x5643bc136d50_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc136e10_0, 4, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5643bc272310;
T_12 ;
Ewait_3 .event/or E_0x5643bc2869d0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x5643bc26d850_0;
    %load/vec4 v0x5643bc2719d0_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc271a90_0, 4, 1;
    %load/vec4 v0x5643bc26d850_0;
    %load/vec4 v0x5643bc2719d0_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc271a90_0, 4, 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5643bc287180;
T_13 ;
Ewait_4 .event/or E_0x5643bc287c50, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x5643bc282650_0;
    %load/vec4 v0x5643bc282730_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc286840_0, 4, 1;
    %load/vec4 v0x5643bc282650_0;
    %load/vec4 v0x5643bc282730_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc286840_0, 4, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5643bc278ae0;
T_14 ;
Ewait_5 .event/or E_0x5643bc287310, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x5643bc27ccd0_0;
    %load/vec4 v0x5643bc27cdb0_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc2687a0_0, 4, 1;
    %load/vec4 v0x5643bc27ccd0_0;
    %load/vec4 v0x5643bc27cdb0_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc2687a0_0, 4, 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5643bc130990;
T_15 ;
Ewait_6 .event/or E_0x5643bc130bf0, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x5643bc130c50_0;
    %load/vec4 v0x5643bc130d30_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc132330_0, 4, 1;
    %load/vec4 v0x5643bc130c50_0;
    %load/vec4 v0x5643bc130d30_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc132330_0, 4, 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5643bc2e8d40;
T_16 ;
Ewait_7 .event/or E_0x5643bc268930, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x5643bc160e90_0;
    %load/vec4 v0x5643bc160f70_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc161030_0, 4, 1;
    %load/vec4 v0x5643bc160e90_0;
    %load/vec4 v0x5643bc160f70_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc161030_0, 4, 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5643bc1651b0;
T_17 ;
Ewait_8 .event/or E_0x5643bc2724a0, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0x5643bc1611a0_0;
    %load/vec4 v0x5643bc165460_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc165520_0, 4, 1;
    %load/vec4 v0x5643bc1611a0_0;
    %load/vec4 v0x5643bc165460_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc165520_0, 4, 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5643bc1ceea0;
T_18 ;
Ewait_9 .event/or E_0x5643bc1cf100, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0x5643bc1cf160_0;
    %load/vec4 v0x5643bc1cf240_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc1b00a0_0, 4, 1;
    %load/vec4 v0x5643bc1cf160_0;
    %load/vec4 v0x5643bc1cf240_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc1b00a0_0, 4, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5643bc176f10;
T_19 ;
Ewait_10 .event/or E_0x5643bc177170, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0x5643bc1771d0_0;
    %load/vec4 v0x5643bc1772b0_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc211410_0, 4, 1;
    %load/vec4 v0x5643bc1771d0_0;
    %load/vec4 v0x5643bc1772b0_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc211410_0, 4, 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x5643bc168a30;
T_20 ;
Ewait_11 .event/or E_0x5643bc134c90, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0x5643bc139630_0;
    %load/vec4 v0x5643bc16cbc0_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc16cc60_0, 4, 1;
    %load/vec4 v0x5643bc139630_0;
    %load/vec4 v0x5643bc16cbc0_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc16cc60_0, 4, 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x5643bc16cdd0;
T_21 ;
Ewait_12 .event/or E_0x5643bc16d000, E_0x0;
    %wait Ewait_12;
    %load/vec4 v0x5643bc211100_0;
    %load/vec4 v0x5643bc2111e0_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc2112a0_0, 4, 1;
    %load/vec4 v0x5643bc211100_0;
    %load/vec4 v0x5643bc2111e0_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc2112a0_0, 4, 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x5643bc10cb70;
T_22 ;
Ewait_13 .event/or E_0x5643bc10cdd0, E_0x0;
    %wait Ewait_13;
    %load/vec4 v0x5643bc10ce30_0;
    %load/vec4 v0x5643bc10cf10_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc12e160_0, 4, 1;
    %load/vec4 v0x5643bc10ce30_0;
    %load/vec4 v0x5643bc10cf10_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc12e160_0, 4, 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x5643bc1a7170;
T_23 ;
Ewait_14 .event/or E_0x5643bc1a73e0, E_0x0;
    %wait Ewait_14;
    %load/vec4 v0x5643bc147e80_0;
    %load/vec4 v0x5643bc1a38d0_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc1a3990_0, 4, 1;
    %load/vec4 v0x5643bc147e80_0;
    %load/vec4 v0x5643bc1a38d0_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc1a3990_0, 4, 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x5643bc1a3b00;
T_24 ;
Ewait_15 .event/or E_0x5643bc12de00, E_0x0;
    %wait Ewait_15;
    %load/vec4 v0x5643bc12de80_0;
    %load/vec4 v0x5643bc12df60_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc12e020_0, 4, 1;
    %load/vec4 v0x5643bc12de80_0;
    %load/vec4 v0x5643bc12df60_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc12e020_0, 4, 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x5643bc2fa9d0;
T_25 ;
Ewait_16 .event/or E_0x5643bc2fac30, E_0x0;
    %wait Ewait_16;
    %load/vec4 v0x5643bc2fac90_0;
    %load/vec4 v0x5643bc2fad70_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc2fae30_0, 4, 1;
    %load/vec4 v0x5643bc2fac90_0;
    %load/vec4 v0x5643bc2fad70_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc2fae30_0, 4, 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x5643bc2f6510;
T_26 ;
Ewait_17 .event/or E_0x5643bc2f6770, E_0x0;
    %wait Ewait_17;
    %load/vec4 v0x5643bc2f67d0_0;
    %load/vec4 v0x5643bc2f68b0_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc2f6970_0, 4, 1;
    %load/vec4 v0x5643bc2f67d0_0;
    %load/vec4 v0x5643bc2f68b0_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc2f6970_0, 4, 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x5643bc2f43e0;
T_27 ;
Ewait_18 .event/or E_0x5643bc2f4640, E_0x0;
    %wait Ewait_18;
    %load/vec4 v0x5643bc2f46a0_0;
    %load/vec4 v0x5643bc2f4780_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc2f4840_0, 4, 1;
    %load/vec4 v0x5643bc2f46a0_0;
    %load/vec4 v0x5643bc2f4780_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc2f4840_0, 4, 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x5643bc2f3820;
T_28 ;
Ewait_19 .event/or E_0x5643bc2f3a90, E_0x0;
    %wait Ewait_19;
    %load/vec4 v0x5643bc2f3b10_0;
    %load/vec4 v0x5643bc2f3bf0_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc2f3cb0_0, 4, 1;
    %load/vec4 v0x5643bc2f3b10_0;
    %load/vec4 v0x5643bc2f3bf0_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc2f3cb0_0, 4, 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x5643bc2f3e20;
T_29 ;
Ewait_20 .event/or E_0x5643bc2f4050, E_0x0;
    %wait Ewait_20;
    %load/vec4 v0x5643bc2f40d0_0;
    %load/vec4 v0x5643bc2f41b0_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc2f4270_0, 4, 1;
    %load/vec4 v0x5643bc2f40d0_0;
    %load/vec4 v0x5643bc2f41b0_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc2f4270_0, 4, 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x5643bc2f5b70;
T_30 ;
Ewait_21 .event/or E_0x5643bc2f5dd0, E_0x0;
    %wait Ewait_21;
    %load/vec4 v0x5643bc2f5e30_0;
    %load/vec4 v0x5643bc2f5f10_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc2f5fd0_0, 4, 1;
    %load/vec4 v0x5643bc2f5e30_0;
    %load/vec4 v0x5643bc2f5f10_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc2f5fd0_0, 4, 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x5643bc2f4fb0;
T_31 ;
Ewait_22 .event/or E_0x5643bc2f5220, E_0x0;
    %wait Ewait_22;
    %load/vec4 v0x5643bc2f52a0_0;
    %load/vec4 v0x5643bc2f5380_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc2f5440_0, 4, 1;
    %load/vec4 v0x5643bc2f52a0_0;
    %load/vec4 v0x5643bc2f5380_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc2f5440_0, 4, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x5643bc2f55b0;
T_32 ;
Ewait_23 .event/or E_0x5643bc2f57e0, E_0x0;
    %wait Ewait_23;
    %load/vec4 v0x5643bc2f5860_0;
    %load/vec4 v0x5643bc2f5940_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc2f5a00_0, 4, 1;
    %load/vec4 v0x5643bc2f5860_0;
    %load/vec4 v0x5643bc2f5940_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc2f5a00_0, 4, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x5643bc2fa030;
T_33 ;
Ewait_24 .event/or E_0x5643bc2fa290, E_0x0;
    %wait Ewait_24;
    %load/vec4 v0x5643bc2fa2f0_0;
    %load/vec4 v0x5643bc2fa3d0_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc2fa490_0, 4, 1;
    %load/vec4 v0x5643bc2fa2f0_0;
    %load/vec4 v0x5643bc2fa3d0_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc2fa490_0, 4, 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x5643bc2f7f00;
T_34 ;
Ewait_25 .event/or E_0x5643bc2f8160, E_0x0;
    %wait Ewait_25;
    %load/vec4 v0x5643bc2f81c0_0;
    %load/vec4 v0x5643bc2f82a0_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc2f8360_0, 4, 1;
    %load/vec4 v0x5643bc2f81c0_0;
    %load/vec4 v0x5643bc2f82a0_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc2f8360_0, 4, 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x5643bc2f7370;
T_35 ;
Ewait_26 .event/or E_0x5643bc2f75e0, E_0x0;
    %wait Ewait_26;
    %load/vec4 v0x5643bc2f7660_0;
    %load/vec4 v0x5643bc2f7740_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc2f7800_0, 4, 1;
    %load/vec4 v0x5643bc2f7660_0;
    %load/vec4 v0x5643bc2f7740_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc2f7800_0, 4, 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x5643bc2f7940;
T_36 ;
Ewait_27 .event/or E_0x5643bc2f7b70, E_0x0;
    %wait Ewait_27;
    %load/vec4 v0x5643bc2f7bf0_0;
    %load/vec4 v0x5643bc2f7cd0_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc2f7d90_0, 4, 1;
    %load/vec4 v0x5643bc2f7bf0_0;
    %load/vec4 v0x5643bc2f7cd0_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc2f7d90_0, 4, 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x5643bc2f9690;
T_37 ;
Ewait_28 .event/or E_0x5643bc2f98f0, E_0x0;
    %wait Ewait_28;
    %load/vec4 v0x5643bc2f9950_0;
    %load/vec4 v0x5643bc2f9a30_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc2f9af0_0, 4, 1;
    %load/vec4 v0x5643bc2f9950_0;
    %load/vec4 v0x5643bc2f9a30_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc2f9af0_0, 4, 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x5643bc2f8ad0;
T_38 ;
Ewait_29 .event/or E_0x5643bc2f8d40, E_0x0;
    %wait Ewait_29;
    %load/vec4 v0x5643bc2f8dc0_0;
    %load/vec4 v0x5643bc2f8ea0_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc2f8f60_0, 4, 1;
    %load/vec4 v0x5643bc2f8dc0_0;
    %load/vec4 v0x5643bc2f8ea0_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc2f8f60_0, 4, 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x5643bc2f90d0;
T_39 ;
Ewait_30 .event/or E_0x5643bc2f9300, E_0x0;
    %wait Ewait_30;
    %load/vec4 v0x5643bc2f9380_0;
    %load/vec4 v0x5643bc2f9460_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc2f9520_0, 4, 1;
    %load/vec4 v0x5643bc2f9380_0;
    %load/vec4 v0x5643bc2f9460_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5643bc2f9520_0, 4, 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x5643bc2fbd10;
T_40 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc2fc460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5643bc2fc380_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x5643bc2fc2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x5643bc2fc200_0;
    %assign/vec4 v0x5643bc2fc380_0, 0;
T_40.2 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x5643bc2fc610;
T_41 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc2fcd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5643bc2fcc90_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x5643bc2fcbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x5643bc2fcad0_0;
    %assign/vec4 v0x5643bc2fcc90_0, 0;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x5643bc2fcf00;
T_42 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc2fd5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5643bc2fd510_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x5643bc2fd470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x5643bc2fd3b0_0;
    %assign/vec4 v0x5643bc2fd510_0, 0;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x5643bc2fd7a0;
T_43 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc2fdf70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5643bc2fde90_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x5643bc2fddc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x5643bc2fdd00_0;
    %assign/vec4 v0x5643bc2fde90_0, 0;
T_43.2 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x5643bc2fe120;
T_44 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc2fe840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5643bc2fe760_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x5643bc2fe690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x5643bc2fe5d0_0;
    %assign/vec4 v0x5643bc2fe760_0, 0;
T_44.2 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x5643bc2fe9a0;
T_45 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc2ff150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5643bc2ff070_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x5643bc2fefa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x5643bc2feee0_0;
    %assign/vec4 v0x5643bc2ff070_0, 0;
T_45.2 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x5643bc2ff300;
T_46 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc2ffa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5643bc2ff940_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x5643bc2ff870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x5643bc2ff7b0_0;
    %assign/vec4 v0x5643bc2ff940_0, 0;
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x5643bc2ffbd0;
T_47 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc3002f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5643bc300210_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x5643bc300140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x5643bc300080_0;
    %assign/vec4 v0x5643bc300210_0, 0;
T_47.2 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x5643bc300450;
T_48 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc300b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5643bc300a90_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x5643bc3009c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0x5643bc300900_0;
    %assign/vec4 v0x5643bc300a90_0, 0;
T_48.2 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x5643bc300d20;
T_49 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc3013b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5643bc3012d0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x5643bc301200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x5643bc301140_0;
    %assign/vec4 v0x5643bc3012d0_0, 0;
T_49.2 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x5643bc301560;
T_50 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc301c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5643bc301ba0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x5643bc301ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x5643bc301a10_0;
    %assign/vec4 v0x5643bc301ba0_0, 0;
T_50.2 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x5643bc301e30;
T_51 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc302550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5643bc302470_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x5643bc3023a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0x5643bc3022e0_0;
    %assign/vec4 v0x5643bc302470_0, 0;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x5643bc302700;
T_52 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc302e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5643bc302d40_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x5643bc302c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x5643bc302bb0_0;
    %assign/vec4 v0x5643bc302d40_0, 0;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x5643bc302fd0;
T_53 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc3036f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5643bc303610_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x5643bc303540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0x5643bc303480_0;
    %assign/vec4 v0x5643bc303610_0, 0;
T_53.2 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x5643bc3038a0;
T_54 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc303fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5643bc303ee0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x5643bc303e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0x5643bc303d50_0;
    %assign/vec4 v0x5643bc303ee0_0, 0;
T_54.2 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x5643bc304170;
T_55 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc304800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5643bc304720_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x5643bc304650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0x5643bc304590_0;
    %assign/vec4 v0x5643bc304720_0, 0;
T_55.2 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x5643bc3049b0;
T_56 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc3052e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5643bc305200_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x5643bc305130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %load/vec4 v0x5643bc304e60_0;
    %assign/vec4 v0x5643bc305200_0, 0;
T_56.2 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x5643bc305490;
T_57 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc305bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5643bc305ad0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x5643bc305a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v0x5643bc305940_0;
    %assign/vec4 v0x5643bc305ad0_0, 0;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x5643bc305d60;
T_58 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc306480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5643bc3063a0_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x5643bc3062d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0x5643bc306210_0;
    %assign/vec4 v0x5643bc3063a0_0, 0;
T_58.2 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x5643bc306630;
T_59 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc306d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5643bc306c70_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x5643bc306ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0x5643bc306ae0_0;
    %assign/vec4 v0x5643bc306c70_0, 0;
T_59.2 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x5643bc306f00;
T_60 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc307620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5643bc307540_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x5643bc307470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v0x5643bc3073b0_0;
    %assign/vec4 v0x5643bc307540_0, 0;
T_60.2 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x5643bc3077d0;
T_61 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc307ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5643bc307e10_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x5643bc307d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0x5643bc307c80_0;
    %assign/vec4 v0x5643bc307e10_0, 0;
T_61.2 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x5643bc3080a0;
T_62 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc3087c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5643bc3086e0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x5643bc308610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0x5643bc308550_0;
    %assign/vec4 v0x5643bc3086e0_0, 0;
T_62.2 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x5643bc308970;
T_63 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc309090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5643bc308fb0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x5643bc308ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %load/vec4 v0x5643bc308e20_0;
    %assign/vec4 v0x5643bc308fb0_0, 0;
T_63.2 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x5643bc309240;
T_64 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc309960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5643bc309880_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x5643bc3097b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x5643bc3096f0_0;
    %assign/vec4 v0x5643bc309880_0, 0;
T_64.2 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x5643bc309b10;
T_65 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc30a230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5643bc30a150_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x5643bc30a080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %load/vec4 v0x5643bc309fc0_0;
    %assign/vec4 v0x5643bc30a150_0, 0;
T_65.2 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x5643bc30a3e0;
T_66 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc30ab00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5643bc30aa20_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x5643bc30a950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x5643bc30a890_0;
    %assign/vec4 v0x5643bc30aa20_0, 0;
T_66.2 ;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x5643bc30acb0;
T_67 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc30b3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5643bc30b2f0_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x5643bc30b220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v0x5643bc30b160_0;
    %assign/vec4 v0x5643bc30b2f0_0, 0;
T_67.2 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x5643bc30b580;
T_68 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc30bca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5643bc30bbc0_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x5643bc30baf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x5643bc30ba30_0;
    %assign/vec4 v0x5643bc30bbc0_0, 0;
T_68.2 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x5643bc30be50;
T_69 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc30c570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5643bc30c490_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0x5643bc30c3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v0x5643bc30c300_0;
    %assign/vec4 v0x5643bc30c490_0, 0;
T_69.2 ;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x5643bc30c720;
T_70 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc30ce40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5643bc30cd60_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x5643bc30cc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x5643bc30cbd0_0;
    %assign/vec4 v0x5643bc30cd60_0, 0;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x5643bc286170;
T_71 ;
    %wait E_0x0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5643bc30db30_0, 0, 32;
    %jmp T_71;
    .thread T_71;
    .scope S_0x5643bc286170;
T_72 ;
Ewait_31 .event/or E_0x5643bc27c710, E_0x0;
    %wait Ewait_31;
    %fork t_1, S_0x5643bc30cff0;
    %jmp t_0;
    .scope S_0x5643bc30cff0;
t_1 ;
    %load/vec4 v0x5643bc30d470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_72.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_72.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_72.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_72.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_72.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_72.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_72.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_72.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_72.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_72.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_72.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_72.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_72.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_72.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_72.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_72.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_72.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_72.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_72.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_72.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_72.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_72.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_72.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_72.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_72.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_72.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_72.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_72.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_72.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_72.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_72.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_72.31, 6;
    %jmp T_72.32;
T_72.0 ;
    %load/vec4 v0x5643bc30db30_0;
    %store/vec4 v0x5643bc30d610_0, 0, 32;
    %jmp T_72.32;
T_72.1 ;
    %load/vec4 v0x5643bc30dbf0_0;
    %store/vec4 v0x5643bc30d610_0, 0, 32;
    %jmp T_72.32;
T_72.2 ;
    %load/vec4 v0x5643bc30dce0_0;
    %store/vec4 v0x5643bc30d610_0, 0, 32;
    %jmp T_72.32;
T_72.3 ;
    %load/vec4 v0x5643bc30ddb0_0;
    %store/vec4 v0x5643bc30d610_0, 0, 32;
    %jmp T_72.32;
T_72.4 ;
    %load/vec4 v0x5643bc30de80_0;
    %store/vec4 v0x5643bc30d610_0, 0, 32;
    %jmp T_72.32;
T_72.5 ;
    %load/vec4 v0x5643bc30df50_0;
    %store/vec4 v0x5643bc30d610_0, 0, 32;
    %jmp T_72.32;
T_72.6 ;
    %load/vec4 v0x5643bc30e020_0;
    %store/vec4 v0x5643bc30d610_0, 0, 32;
    %jmp T_72.32;
T_72.7 ;
    %load/vec4 v0x5643bc30e0f0_0;
    %store/vec4 v0x5643bc30d610_0, 0, 32;
    %jmp T_72.32;
T_72.8 ;
    %load/vec4 v0x5643bc30e1c0_0;
    %store/vec4 v0x5643bc30d610_0, 0, 32;
    %jmp T_72.32;
T_72.9 ;
    %load/vec4 v0x5643bc30e290_0;
    %store/vec4 v0x5643bc30d610_0, 0, 32;
    %jmp T_72.32;
T_72.10 ;
    %load/vec4 v0x5643bc30e360_0;
    %store/vec4 v0x5643bc30d610_0, 0, 32;
    %jmp T_72.32;
T_72.11 ;
    %load/vec4 v0x5643bc30e430_0;
    %store/vec4 v0x5643bc30d610_0, 0, 32;
    %jmp T_72.32;
T_72.12 ;
    %load/vec4 v0x5643bc30e500_0;
    %store/vec4 v0x5643bc30d610_0, 0, 32;
    %jmp T_72.32;
T_72.13 ;
    %load/vec4 v0x5643bc30e5d0_0;
    %store/vec4 v0x5643bc30d610_0, 0, 32;
    %jmp T_72.32;
T_72.14 ;
    %load/vec4 v0x5643bc30e6a0_0;
    %store/vec4 v0x5643bc30d610_0, 0, 32;
    %jmp T_72.32;
T_72.15 ;
    %load/vec4 v0x5643bc30e770_0;
    %store/vec4 v0x5643bc30d610_0, 0, 32;
    %jmp T_72.32;
T_72.16 ;
    %load/vec4 v0x5643bc30e840_0;
    %store/vec4 v0x5643bc30d610_0, 0, 32;
    %jmp T_72.32;
T_72.17 ;
    %load/vec4 v0x5643bc30e910_0;
    %store/vec4 v0x5643bc30d610_0, 0, 32;
    %jmp T_72.32;
T_72.18 ;
    %load/vec4 v0x5643bc30e9e0_0;
    %store/vec4 v0x5643bc30d610_0, 0, 32;
    %jmp T_72.32;
T_72.19 ;
    %load/vec4 v0x5643bc30eab0_0;
    %store/vec4 v0x5643bc30d610_0, 0, 32;
    %jmp T_72.32;
T_72.20 ;
    %load/vec4 v0x5643bc30eb80_0;
    %store/vec4 v0x5643bc30d610_0, 0, 32;
    %jmp T_72.32;
T_72.21 ;
    %load/vec4 v0x5643bc30ec50_0;
    %store/vec4 v0x5643bc30d610_0, 0, 32;
    %jmp T_72.32;
T_72.22 ;
    %load/vec4 v0x5643bc30ed20_0;
    %store/vec4 v0x5643bc30d610_0, 0, 32;
    %jmp T_72.32;
T_72.23 ;
    %load/vec4 v0x5643bc30edf0_0;
    %store/vec4 v0x5643bc30d610_0, 0, 32;
    %jmp T_72.32;
T_72.24 ;
    %load/vec4 v0x5643bc30f0d0_0;
    %store/vec4 v0x5643bc30d610_0, 0, 32;
    %jmp T_72.32;
T_72.25 ;
    %load/vec4 v0x5643bc30f1a0_0;
    %store/vec4 v0x5643bc30d610_0, 0, 32;
    %jmp T_72.32;
T_72.26 ;
    %load/vec4 v0x5643bc30f270_0;
    %store/vec4 v0x5643bc30d610_0, 0, 32;
    %jmp T_72.32;
T_72.27 ;
    %load/vec4 v0x5643bc30f340_0;
    %store/vec4 v0x5643bc30d610_0, 0, 32;
    %jmp T_72.32;
T_72.28 ;
    %load/vec4 v0x5643bc30f410_0;
    %store/vec4 v0x5643bc30d610_0, 0, 32;
    %jmp T_72.32;
T_72.29 ;
    %load/vec4 v0x5643bc30f4e0_0;
    %store/vec4 v0x5643bc30d610_0, 0, 32;
    %jmp T_72.32;
T_72.30 ;
    %load/vec4 v0x5643bc30f5b0_0;
    %store/vec4 v0x5643bc30d610_0, 0, 32;
    %jmp T_72.32;
T_72.31 ;
    %load/vec4 v0x5643bc30f680_0;
    %store/vec4 v0x5643bc30d610_0, 0, 32;
    %jmp T_72.32;
T_72.32 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5643bc286170;
t_0 %join;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x5643bc286170;
T_73 ;
Ewait_32 .event/or E_0x5643bc2a1970, E_0x0;
    %wait Ewait_32;
    %fork t_3, S_0x5643bc30d1d0;
    %jmp t_2;
    .scope S_0x5643bc30d1d0;
t_3 ;
    %load/vec4 v0x5643bc30d550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_73.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_73.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_73.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_73.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_73.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_73.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_73.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_73.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_73.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_73.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_73.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_73.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_73.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_73.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_73.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_73.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_73.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_73.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_73.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_73.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_73.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_73.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_73.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_73.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_73.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_73.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_73.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_73.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_73.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_73.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_73.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_73.31, 6;
    %jmp T_73.32;
T_73.0 ;
    %load/vec4 v0x5643bc30db30_0;
    %store/vec4 v0x5643bc30d6f0_0, 0, 32;
    %jmp T_73.32;
T_73.1 ;
    %load/vec4 v0x5643bc30dbf0_0;
    %store/vec4 v0x5643bc30d6f0_0, 0, 32;
    %jmp T_73.32;
T_73.2 ;
    %load/vec4 v0x5643bc30dce0_0;
    %store/vec4 v0x5643bc30d6f0_0, 0, 32;
    %jmp T_73.32;
T_73.3 ;
    %load/vec4 v0x5643bc30ddb0_0;
    %store/vec4 v0x5643bc30d6f0_0, 0, 32;
    %jmp T_73.32;
T_73.4 ;
    %load/vec4 v0x5643bc30de80_0;
    %store/vec4 v0x5643bc30d6f0_0, 0, 32;
    %jmp T_73.32;
T_73.5 ;
    %load/vec4 v0x5643bc30df50_0;
    %store/vec4 v0x5643bc30d6f0_0, 0, 32;
    %jmp T_73.32;
T_73.6 ;
    %load/vec4 v0x5643bc30e020_0;
    %store/vec4 v0x5643bc30d6f0_0, 0, 32;
    %jmp T_73.32;
T_73.7 ;
    %load/vec4 v0x5643bc30e0f0_0;
    %store/vec4 v0x5643bc30d6f0_0, 0, 32;
    %jmp T_73.32;
T_73.8 ;
    %load/vec4 v0x5643bc30e1c0_0;
    %store/vec4 v0x5643bc30d6f0_0, 0, 32;
    %jmp T_73.32;
T_73.9 ;
    %load/vec4 v0x5643bc30e290_0;
    %store/vec4 v0x5643bc30d6f0_0, 0, 32;
    %jmp T_73.32;
T_73.10 ;
    %load/vec4 v0x5643bc30e360_0;
    %store/vec4 v0x5643bc30d6f0_0, 0, 32;
    %jmp T_73.32;
T_73.11 ;
    %load/vec4 v0x5643bc30e430_0;
    %store/vec4 v0x5643bc30d6f0_0, 0, 32;
    %jmp T_73.32;
T_73.12 ;
    %load/vec4 v0x5643bc30e500_0;
    %store/vec4 v0x5643bc30d6f0_0, 0, 32;
    %jmp T_73.32;
T_73.13 ;
    %load/vec4 v0x5643bc30e5d0_0;
    %store/vec4 v0x5643bc30d6f0_0, 0, 32;
    %jmp T_73.32;
T_73.14 ;
    %load/vec4 v0x5643bc30e6a0_0;
    %store/vec4 v0x5643bc30d6f0_0, 0, 32;
    %jmp T_73.32;
T_73.15 ;
    %load/vec4 v0x5643bc30e770_0;
    %store/vec4 v0x5643bc30d6f0_0, 0, 32;
    %jmp T_73.32;
T_73.16 ;
    %load/vec4 v0x5643bc30e840_0;
    %store/vec4 v0x5643bc30d6f0_0, 0, 32;
    %jmp T_73.32;
T_73.17 ;
    %load/vec4 v0x5643bc30e910_0;
    %store/vec4 v0x5643bc30d6f0_0, 0, 32;
    %jmp T_73.32;
T_73.18 ;
    %load/vec4 v0x5643bc30e9e0_0;
    %store/vec4 v0x5643bc30d6f0_0, 0, 32;
    %jmp T_73.32;
T_73.19 ;
    %load/vec4 v0x5643bc30eab0_0;
    %store/vec4 v0x5643bc30d6f0_0, 0, 32;
    %jmp T_73.32;
T_73.20 ;
    %load/vec4 v0x5643bc30eb80_0;
    %store/vec4 v0x5643bc30d6f0_0, 0, 32;
    %jmp T_73.32;
T_73.21 ;
    %load/vec4 v0x5643bc30ec50_0;
    %store/vec4 v0x5643bc30d6f0_0, 0, 32;
    %jmp T_73.32;
T_73.22 ;
    %load/vec4 v0x5643bc30ed20_0;
    %store/vec4 v0x5643bc30d6f0_0, 0, 32;
    %jmp T_73.32;
T_73.23 ;
    %load/vec4 v0x5643bc30edf0_0;
    %store/vec4 v0x5643bc30d6f0_0, 0, 32;
    %jmp T_73.32;
T_73.24 ;
    %load/vec4 v0x5643bc30f0d0_0;
    %store/vec4 v0x5643bc30d6f0_0, 0, 32;
    %jmp T_73.32;
T_73.25 ;
    %load/vec4 v0x5643bc30f1a0_0;
    %store/vec4 v0x5643bc30d6f0_0, 0, 32;
    %jmp T_73.32;
T_73.26 ;
    %load/vec4 v0x5643bc30f270_0;
    %store/vec4 v0x5643bc30d6f0_0, 0, 32;
    %jmp T_73.32;
T_73.27 ;
    %load/vec4 v0x5643bc30f340_0;
    %store/vec4 v0x5643bc30d6f0_0, 0, 32;
    %jmp T_73.32;
T_73.28 ;
    %load/vec4 v0x5643bc30f410_0;
    %store/vec4 v0x5643bc30d6f0_0, 0, 32;
    %jmp T_73.32;
T_73.29 ;
    %load/vec4 v0x5643bc30f4e0_0;
    %store/vec4 v0x5643bc30d6f0_0, 0, 32;
    %jmp T_73.32;
T_73.30 ;
    %load/vec4 v0x5643bc30f5b0_0;
    %store/vec4 v0x5643bc30d6f0_0, 0, 32;
    %jmp T_73.32;
T_73.31 ;
    %load/vec4 v0x5643bc30f680_0;
    %store/vec4 v0x5643bc30d6f0_0, 0, 32;
    %jmp T_73.32;
T_73.32 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5643bc286170;
t_2 %join;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x5643bc2c8ab0;
T_74 ;
Ewait_33 .event/or E_0x5643bc2f24f0, E_0x0;
    %wait Ewait_33;
    %fork t_5, S_0x5643bc2c53c0;
    %jmp t_4;
    .scope S_0x5643bc2c53c0;
t_5 ;
    %load/vec4 v0x5643bc289690_0;
    %store/vec4 v0x5643bc28dcd0_0, 0, 32;
    %load/vec4 v0x5643bc288170_0;
    %store/vec4 v0x5643bc288d50_0, 0, 32;
    %load/vec4 v0x5643bc289690_0;
    %pad/s 33;
    %load/vec4 v0x5643bc288170_0;
    %pad/s 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0x5643bc28dbf0_0, 0, 32;
    %store/vec4 v0x5643bc25cd90_0, 0, 1;
    %load/vec4 v0x5643bc289690_0;
    %load/vec4 v0x5643bc288170_0;
    %sub;
    %store/vec4 v0x5643bc290c40_0, 0, 32;
    %load/vec4 v0x5643bc290b60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_74.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_74.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_74.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_74.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_74.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_74.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_74.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_74.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_74.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_74.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5643bc28ec80_0, 0, 32;
    %jmp T_74.11;
T_74.0 ;
    %load/vec4 v0x5643bc289690_0;
    %load/vec4 v0x5643bc288170_0;
    %and;
    %store/vec4 v0x5643bc28ec80_0, 0, 32;
    %jmp T_74.11;
T_74.1 ;
    %load/vec4 v0x5643bc289690_0;
    %load/vec4 v0x5643bc288170_0;
    %or;
    %store/vec4 v0x5643bc28ec80_0, 0, 32;
    %jmp T_74.11;
T_74.2 ;
    %load/vec4 v0x5643bc289690_0;
    %load/vec4 v0x5643bc288170_0;
    %xor;
    %store/vec4 v0x5643bc28ec80_0, 0, 32;
    %jmp T_74.11;
T_74.3 ;
    %load/vec4 v0x5643bc289690_0;
    %load/vec4 v0x5643bc288170_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5643bc28ec80_0, 0, 32;
    %jmp T_74.11;
T_74.4 ;
    %load/vec4 v0x5643bc289690_0;
    %load/vec4 v0x5643bc288170_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5643bc28ec80_0, 0, 32;
    %jmp T_74.11;
T_74.5 ;
    %load/vec4 v0x5643bc288d50_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_74.12, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_74.13, 8;
T_74.12 ; End of true expr.
    %load/vec4 v0x5643bc289690_0;
    %ix/getv 4, v0x5643bc288d50_0;
    %shiftr/s 4;
    %jmp/0 T_74.13, 8;
 ; End of false expr.
    %blend;
T_74.13;
    %store/vec4 v0x5643bc28ec80_0, 0, 32;
    %jmp T_74.11;
T_74.6 ;
    %load/vec4 v0x5643bc28dbf0_0;
    %store/vec4 v0x5643bc28ec80_0, 0, 32;
    %jmp T_74.11;
T_74.7 ;
    %load/vec4 v0x5643bc290c40_0;
    %store/vec4 v0x5643bc28ec80_0, 0, 32;
    %jmp T_74.11;
T_74.8 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5643bc289690_0;
    %load/vec4 v0x5643bc288170_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5643bc28ec80_0, 0, 32;
    %jmp T_74.11;
T_74.9 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5643bc28dcd0_0;
    %load/vec4 v0x5643bc288d50_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5643bc28ec80_0, 0, 32;
    %jmp T_74.11;
T_74.11 ;
    %pop/vec4 1;
    %load/vec4 v0x5643bc289690_0;
    %load/vec4 v0x5643bc288170_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5643bc28fc20_0, 0, 1;
    %load/vec4 v0x5643bc28ec80_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5643bc28cc20_0, 0, 1;
    %load/vec4 v0x5643bc290b60_0;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_74.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_74.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_74.16, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_74.17, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc28ebc0_0, 0, 1;
    %jmp T_74.19;
T_74.14 ;
    %load/vec4 v0x5643bc289690_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5643bc288170_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_74.20, 4;
    %load/vec4 v0x5643bc289690_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5643bc290c40_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_74.20;
    %store/vec4 v0x5643bc28ebc0_0, 0, 1;
    %jmp T_74.19;
T_74.15 ;
    %load/vec4 v0x5643bc289690_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5643bc288170_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_74.21, 4;
    %load/vec4 v0x5643bc289690_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5643bc290c40_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_74.21;
    %store/vec4 v0x5643bc28ebc0_0, 0, 1;
    %jmp T_74.19;
T_74.16 ;
    %load/vec4 v0x5643bc289690_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5643bc288170_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_74.22, 4;
    %load/vec4 v0x5643bc289690_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5643bc290c40_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_74.22;
    %store/vec4 v0x5643bc28ebc0_0, 0, 1;
    %jmp T_74.19;
T_74.17 ;
    %load/vec4 v0x5643bc289690_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5643bc288170_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_74.23, 4;
    %load/vec4 v0x5643bc289690_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5643bc28dbf0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_74.23;
    %store/vec4 v0x5643bc28ebc0_0, 0, 1;
    %jmp T_74.19;
T_74.19 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5643bc2c8ab0;
t_4 %join;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x5643bc2cf2d0;
T_75 ;
Ewait_34 .event/or E_0x5643bc0f38b0, E_0x0;
    %wait Ewait_34;
    %fork t_7, S_0x5643bc30f830;
    %jmp t_6;
    .scope S_0x5643bc30f830;
t_7 ;
    %load/vec4 v0x5643bc3103b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_75.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_75.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5643bc3101f0_0, 0, 32;
    %jmp T_75.3;
T_75.0 ;
    %load/vec4 v0x5643bc30fe80_0;
    %store/vec4 v0x5643bc3101f0_0, 0, 32;
    %jmp T_75.3;
T_75.1 ;
    %load/vec4 v0x5643bc30fa10_0;
    %store/vec4 v0x5643bc3101f0_0, 0, 32;
    %jmp T_75.3;
T_75.3 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5643bc2cf2d0;
t_6 %join;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x5643bc2cf2d0;
T_76 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc311040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5643bc30fb40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5643bc310930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5643bc30fc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5643bc3103b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5643bc3112a0_0, 0;
T_76.0 ;
    %load/vec4 v0x5643bc3112a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_76.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_76.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_76.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_76.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_76.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_76.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_76.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_76.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_76.10, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_76.11, 6;
    %vpi_call/w 7 242 "$display", "state case: default (ERROR)" {0 0 0};
    %jmp T_76.13;
T_76.2 ;
    %vpi_call/w 7 90 "$display", "\000" {0 0 0};
    %vpi_call/w 7 91 "$display", "FETCH: mem_rd_data %b", v0x5643bc3102d0_0 {0 0 0};
    %load/vec4 v0x5643bc3102d0_0;
    %assign/vec4 v0x5643bc310130_0, 0;
    %vpi_call/w 7 94 "$display", "FETCH: PC=%d", v0x5643bc30fa10_0 {0 0 0};
    %load/vec4 v0x5643bc30fa10_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5643bc30fc50_0, 0;
    %load/vec4 v0x5643bc3102d0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_76.14, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_76.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_76.16, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_76.17, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_76.18, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_76.19, 6;
    %vpi_call/w 7 152 "$display", "optype: default (ERROR)" {0 0 0};
    %jmp T_76.21;
T_76.14 ;
    %vpi_call/w 7 99 "$display", "OP_RTYPE: rd=%d, rs1=%d, rs2=%d", &PV<v0x5643bc3102d0_0, 7, 5>, &PV<v0x5643bc3102d0_0, 15, 5>, &PV<v0x5643bc3102d0_0, 20, 5> {0 0 0};
    %load/vec4 v0x5643bc3102d0_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0x5643bc310e80_0, 0;
    %load/vec4 v0x5643bc3102d0_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0x5643bc310f70_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5643bc3112a0_0, 0;
    %jmp T_76.21;
T_76.15 ;
    %vpi_call/w 7 105 "$display", "OP_ITYPE: rd=%d, rs1=%d, imm=%d", &PV<v0x5643bc3102d0_0, 7, 5>, &PV<v0x5643bc3102d0_0, 15, 5>, &PV<v0x5643bc3102d0_0, 20, 12> {0 0 0};
    %load/vec4 v0x5643bc3102d0_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0x5643bc310e80_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5643bc3112a0_0, 0;
    %jmp T_76.21;
T_76.16 ;
    %vpi_call/w 7 110 "$display", "OP_LTYPE: rd=%d, rs1=%d, imm=%d", &PV<v0x5643bc3102d0_0, 7, 5>, &PV<v0x5643bc3102d0_0, 15, 5>, &PV<v0x5643bc3102d0_0, 20, 12> {0 0 0};
    %load/vec4 v0x5643bc3102d0_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_76.22, 6;
    %jmp T_76.23;
T_76.22 ;
    %load/vec4 v0x5643bc3102d0_0;
    %parti/s 5, 15, 5;
    %pad/u 32;
    %assign/vec4 v0x5643bc311130_0, 0;
    %load/vec4 v0x5643bc3102d0_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %assign/vec4 v0x5643bc3111d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5643bc30fd90_0, 0;
    %jmp T_76.23;
T_76.23 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5643bc3103b0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5643bc3112a0_0, 0;
    %jmp T_76.21;
T_76.17 ;
    %load/vec4 v0x5643bc3102d0_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x5643bc3102d0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 7 122 "$display", "OP_STYPE: rs2=%d, rs1=%d, imm=%d", &PV<v0x5643bc3102d0_0, 20, 5>, &PV<v0x5643bc3102d0_0, 15, 5>, S<0,vec4,u12> {1 0 0};
    %load/vec4 v0x5643bc3102d0_0;
    %parti/s 5, 15, 5;
    %pad/u 32;
    %assign/vec4 v0x5643bc311130_0, 0;
    %load/vec4 v0x5643bc3102d0_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x5643bc3102d0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x5643bc3111d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5643bc30fd90_0, 0;
    %load/vec4 v0x5643bc3102d0_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0x5643bc310f70_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x5643bc3112a0_0, 0;
    %jmp T_76.21;
T_76.18 ;
    %vpi_call/w 7 130 "$display", "OP_JAL: rd=%d, imm=%d", &PV<v0x5643bc3102d0_0, 7, 5>, &PV<v0x5643bc3102d0_0, 12, 20> {0 0 0};
    %load/vec4 v0x5643bc30fa10_0;
    %assign/vec4 v0x5643bc311130_0, 0;
    %load/vec4 v0x5643bc3102d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5643bc3102d0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5643bc3102d0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5643bc3102d0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x5643bc3111d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5643bc30fd90_0, 0;
    %load/vec4 v0x5643bc3102d0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x5643bc310700_0, 0;
    %load/vec4 v0x5643bc30fa10_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5643bc3109d0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5643bc3112a0_0, 0;
    %jmp T_76.21;
T_76.19 ;
    %vpi_call/w 7 143 "$display", "OP_JALR: rd=%d, rs1=%d, imm=%d", &PV<v0x5643bc3102d0_0, 7, 5>, &PV<v0x5643bc3102d0_0, 15, 5>, &PV<v0x5643bc3102d0_0, 20, 12> {0 0 0};
    %load/vec4 v0x5643bc3102d0_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0x5643bc310e80_0, 0;
    %load/vec4 v0x5643bc3102d0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x5643bc310700_0, 0;
    %load/vec4 v0x5643bc30fa10_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5643bc3109d0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5643bc3112a0_0, 0;
    %jmp T_76.21;
T_76.21 ;
    %pop/vec4 1;
    %load/vec4 v0x5643bc3102d0_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5643bc3102d0_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.24, 8;
    %load/vec4 v0x5643bc3102d0_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_76.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_76.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_76.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_76.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_76.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_76.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_76.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_76.33, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5643bc30fd90_0, 0;
    %jmp T_76.35;
T_76.26 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5643bc30fd90_0, 0;
    %jmp T_76.35;
T_76.27 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x5643bc30fd90_0, 0;
    %jmp T_76.35;
T_76.28 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x5643bc30fd90_0, 0;
    %jmp T_76.35;
T_76.29 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5643bc30fd90_0, 0;
    %jmp T_76.35;
T_76.30 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5643bc30fd90_0, 0;
    %jmp T_76.35;
T_76.31 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5643bc30fd90_0, 0;
    %jmp T_76.35;
T_76.32 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5643bc30fd90_0, 0;
    %jmp T_76.35;
T_76.33 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5643bc30fd90_0, 0;
    %jmp T_76.35;
T_76.35 ;
    %pop/vec4 1;
T_76.24 ;
    %jmp T_76.13;
T_76.3 ;
    %load/vec4 v0x5643bc30fd90_0;
    %store/vec4 v0x5643bc28c580_0, 0, 4;
    %callf/str TD_$unit.alu_control_name, S_0x5643bc25c560;
    %vpi_call/w 7 189 "$display", "EXECUTE_R: alu_control=%s", S<0,str> {0 0 1};
    %vpi_call/w 7 190 "$display", "EXECUTE_R: register rs1 data=%d, rs2 data=%d", v0x5643bc3107a0_0, v0x5643bc310860_0 {0 0 0};
    %load/vec4 v0x5643bc3107a0_0;
    %assign/vec4 v0x5643bc311130_0, 0;
    %load/vec4 v0x5643bc310860_0;
    %assign/vec4 v0x5643bc3111d0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x5643bc3112a0_0, 0;
    %jmp T_76.13;
T_76.4 ;
    %load/vec4 v0x5643bc30fd90_0;
    %store/vec4 v0x5643bc28c580_0, 0, 4;
    %callf/str TD_$unit.alu_control_name, S_0x5643bc25c560;
    %vpi_call/w 7 196 "$display", "EXECUTE_I: alu_control=%s", S<0,str> {0 0 1};
    %vpi_call/w 7 197 "$display", "EXECUTE_I: register rs1 data=%d imm=%d", v0x5643bc3107a0_0, &PV<v0x5643bc310130_0, 20, 12> {0 0 0};
    %load/vec4 v0x5643bc3107a0_0;
    %assign/vec4 v0x5643bc311130_0, 0;
    %load/vec4 v0x5643bc310130_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %assign/vec4 v0x5643bc3111d0_0, 0;
    %load/vec4 v0x5643bc310130_0;
    %parti/s 7, 0, 2;
    %cmpi/e 103, 0, 7;
    %jmp/0xz  T_76.36, 4;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x5643bc3112a0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5643bc30fd90_0, 0;
    %jmp T_76.37;
T_76.36 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x5643bc3112a0_0, 0;
T_76.37 ;
    %jmp T_76.13;
T_76.5 ;
    %vpi_call/w 7 207 "$display", "EXECUTE_L: imm(rs1) data=%d", v0x5643bc3102d0_0 {0 0 0};
    %load/vec4 v0x5643bc310130_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x5643bc310700_0, 0;
    %load/vec4 v0x5643bc3102d0_0;
    %assign/vec4 v0x5643bc3109d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5643bc3103b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5643bc3112a0_0, 0;
    %jmp T_76.13;
T_76.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5643bc3103b0_0, 0;
    %load/vec4 v0x5643bc310860_0;
    %assign/vec4 v0x5643bc310490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5643bc310570_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5643bc3112a0_0, 0;
    %jmp T_76.13;
T_76.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5643bc3103b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5643bc310570_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5643bc3112a0_0, 0;
    %jmp T_76.13;
T_76.8 ;
    %load/vec4 v0x5643bc30fe80_0;
    %assign/vec4 v0x5643bc30fc50_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5643bc3112a0_0, 0;
    %jmp T_76.13;
T_76.9 ;
    %load/vec4 v0x5643bc30fe80_0;
    %assign/vec4 v0x5643bc30fc50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5643bc3112a0_0, 0;
    %jmp T_76.13;
T_76.10 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5643bc3112a0_0, 0;
    %jmp T_76.13;
T_76.11 ;
    %vpi_call/w 7 236 "$display", "ALU_WRITEBACK: alu_result=%d", v0x5643bc30fe80_0 {0 0 0};
    %load/vec4 v0x5643bc310130_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x5643bc310700_0, 0;
    %load/vec4 v0x5643bc30fe80_0;
    %assign/vec4 v0x5643bc3109d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5643bc3112a0_0, 0;
    %jmp T_76.13;
T_76.13 ;
    %pop/vec4 1;
    %jmp T_76;
    .thread T_76;
    .scope S_0x5643bc318220;
T_77 ;
    %vpi_call/w 17 29 "$display", "###########################################" {0 0 0};
    %vpi_call/w 17 30 "$display", "Initializing distributed ram from file %s.", P_0x5643bc3183e0 {0 0 0};
    %vpi_call/w 17 31 "$display", "###########################################" {0 0 0};
    %vpi_call/w 17 32 "$readmemh", P_0x5643bc3183e0, v0x5643bc318e80 {0 0 0};
    %end;
    .thread T_77;
    .scope S_0x5643bc318220;
T_78 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc319130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %load/vec4 v0x5643bc319020_0;
    %load/vec4 v0x5643bc318cb0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5643bc318e80, 0, 4;
T_78.0 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x5643bc311d20;
T_79 ;
    %vpi_call/w 17 29 "$display", "###########################################" {0 0 0};
    %vpi_call/w 17 30 "$display", "Initializing distributed ram from file %s.", P_0x5643bc311f20 {0 0 0};
    %vpi_call/w 17 31 "$display", "###########################################" {0 0 0};
    %vpi_call/w 17 32 "$readmemh", P_0x5643bc311f20, v0x5643bc312a20 {0 0 0};
    %end;
    .thread T_79;
    .scope S_0x5643bc311d20;
T_80 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc312c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %load/vec4 v0x5643bc312bc0_0;
    %load/vec4 v0x5643bc312850_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5643bc312a20, 0, 4;
T_80.0 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x5643bc31e0b0;
T_81 ;
    %vpi_call/w 23 25 "$display", "Initializing distributed ram from file %s.", P_0x5643bc31e290 {0 0 0};
    %vpi_call/w 23 26 "$readmemh", P_0x5643bc31e290, v0x5643bc31ec90 {0 0 0};
    %end;
    .thread T_81;
    .scope S_0x5643bc31e0b0;
T_82 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc31f100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %load/vec4 v0x5643bc31ef40_0;
    %load/vec4 v0x5643bc31e9e0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5643bc31ec90, 0, 4;
T_82.0 ;
    %load/vec4 v0x5643bc31f1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %load/vec4 v0x5643bc31f020_0;
    %load/vec4 v0x5643bc31e9e0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5643bc31ec90, 0, 4;
T_82.2 ;
    %load/vec4 v0x5643bc31e9e0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x5643bc31ec90, 4;
    %assign/vec4 v0x5643bc31ed30_0, 0;
    %load/vec4 v0x5643bc31eae0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x5643bc31ec90, 4;
    %assign/vec4 v0x5643bc31ee60_0, 0;
    %jmp T_82;
    .thread T_82;
    .scope S_0x5643bc3146a0;
T_83 ;
Ewait_35 .event/or E_0x5643bc314a80, E_0x0;
    %wait Ewait_35;
    %fork t_9, S_0x5643bc314b00;
    %jmp t_8;
    .scope S_0x5643bc314b00;
t_9 ;
    %load/vec4 v0x5643bc315cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_83.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_83.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_83.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_83.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_83.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_83.5, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5643bc315290_0, 0, 1;
    %jmp T_83.7;
T_83.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5643bc315290_0, 0, 1;
    %jmp T_83.7;
T_83.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5643bc315290_0, 0, 1;
    %jmp T_83.7;
T_83.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc315290_0, 0, 1;
    %jmp T_83.7;
T_83.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc315290_0, 0, 1;
    %jmp T_83.7;
T_83.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc315290_0, 0, 1;
    %jmp T_83.7;
T_83.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc315290_0, 0, 1;
    %jmp T_83.7;
T_83.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5643bc3146a0;
t_8 %join;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0x5643bc3146a0;
T_84 ;
Ewait_36 .event/or E_0x5643bc313cc0, E_0x0;
    %wait Ewait_36;
    %fork t_11, S_0x5643bc314d00;
    %jmp t_10;
    .scope S_0x5643bc314d00;
t_11 ;
    %load/vec4 v0x5643bc315dd0_0;
    %load/vec4 v0x5643bc315110_0;
    %part/u 1;
    %load/vec4 v0x5643bc315cf0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x5643bc3156b0_0, 0, 1;
    %end;
    .scope S_0x5643bc3146a0;
t_10 %join;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_0x5643bc3146a0;
T_85 ;
    %wait E_0x5643bc2f1b20;
    %fork t_13, S_0x5643bc314f00;
    %jmp t_12;
    .scope S_0x5643bc314f00;
t_13 ;
    %load/vec4 v0x5643bc3159d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5643bc315cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5643bc315b50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5643bc315110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5643bc315910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5643bc315420_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5643bc315dd0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5643bc315a70_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5643bc315770_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0x5643bc315cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_85.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_85.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_85.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_85.5, 6;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5643bc315cf0_0, 0;
    %jmp T_85.7;
T_85.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5643bc315420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5643bc315b50_0, 0;
    %load/vec4 v0x5643bc315530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.8, 8;
    %load/vec4 v0x5643bc315360_0;
    %assign/vec4 v0x5643bc315dd0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5643bc315a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5643bc315420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5643bc315910_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5643bc315cf0_0, 0;
    %load/vec4 v0x5643bc315c10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_85.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_85.11, 6;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x5643bc315110_0, 0;
    %jmp T_85.13;
T_85.10 ;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x5643bc315110_0, 0;
    %jmp T_85.13;
T_85.11 ;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x5643bc315110_0, 0;
    %jmp T_85.13;
T_85.13 ;
    %pop/vec4 1;
T_85.8 ;
    %jmp T_85.7;
T_85.3 ;
    %load/vec4 v0x5643bc315b50_0;
    %inv;
    %assign/vec4 v0x5643bc315b50_0, 0;
    %load/vec4 v0x5643bc315b50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.14, 8;
    %jmp T_85.15;
T_85.14 ;
    %load/vec4 v0x5643bc315110_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_85.16, 4;
    %load/vec4 v0x5643bc315110_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x5643bc315110_0, 0;
    %jmp T_85.17;
T_85.16 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5643bc315cf0_0, 0;
T_85.17 ;
T_85.15 ;
    %jmp T_85.7;
T_85.4 ;
    %load/vec4 v0x5643bc315c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_85.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_85.19, 6;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5643bc315cf0_0, 0;
    %jmp T_85.21;
T_85.18 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5643bc315cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5643bc315420_0, 0;
    %jmp T_85.21;
T_85.19 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5643bc315cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5643bc315420_0, 0;
    %jmp T_85.21;
T_85.21 ;
    %pop/vec4 1;
    %load/vec4 v0x5643bc315c10_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_85.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_85.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_85.24, 6;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5643bc315110_0, 0;
    %jmp T_85.26;
T_85.22 ;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x5643bc315110_0, 0;
    %jmp T_85.26;
T_85.23 ;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x5643bc315110_0, 0;
    %jmp T_85.26;
T_85.24 ;
    %pushi/vec4 24, 0, 5;
    %assign/vec4 v0x5643bc315110_0, 0;
    %jmp T_85.26;
T_85.26 ;
    %pop/vec4 1;
    %jmp T_85.7;
T_85.5 ;
    %load/vec4 v0x5643bc315b50_0;
    %inv;
    %assign/vec4 v0x5643bc315b50_0, 0;
    %load/vec4 v0x5643bc315b50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.27, 8;
    %load/vec4 v0x5643bc315110_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_85.29, 4;
    %load/vec4 v0x5643bc315110_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x5643bc315110_0, 0;
    %jmp T_85.30;
T_85.29 ;
    %load/vec4 v0x5643bc315c10_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_85.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_85.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_85.33, 6;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5643bc315770_0, 0;
    %jmp T_85.35;
T_85.31 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5643bc315a70_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5643bc315770_0, 0;
    %jmp T_85.35;
T_85.32 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5643bc315a70_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5643bc315770_0, 0;
    %jmp T_85.35;
T_85.33 ;
    %load/vec4 v0x5643bc315a70_0;
    %assign/vec4 v0x5643bc315770_0, 0;
    %jmp T_85.35;
T_85.35 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5643bc315910_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5643bc315cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5643bc315420_0, 0;
T_85.30 ;
    %jmp T_85.28;
T_85.27 ;
    %load/vec4 v0x5643bc3155f0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5643bc315110_0;
    %assign/vec4/off/d v0x5643bc315a70_0, 4, 5;
T_85.28 ;
    %jmp T_85.7;
T_85.7 ;
    %pop/vec4 1;
T_85.1 ;
    %end;
    .scope S_0x5643bc3146a0;
t_12 %join;
    %jmp T_85;
    .thread T_85;
    .scope S_0x5643bc313970;
T_86 ;
    %vpi_call/w 19 18 "$display", "Initializing block rom from file %s.", P_0x5643bc313b50 {0 0 0};
    %vpi_call/w 19 19 "$readmemh", P_0x5643bc313b50, v0x5643bc314560 {0 0 0};
    %end;
    .thread T_86;
    .scope S_0x5643bc313970;
T_87 ;
    %wait E_0x5643bc2f1b20;
    %fork t_15, S_0x5643bc3140f0;
    %jmp t_14;
    .scope S_0x5643bc3140f0;
t_15 ;
    %load/vec4 v0x5643bc3142f0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5643bc314560, 4;
    %assign/vec4 v0x5643bc314490_0, 0;
    %end;
    .scope S_0x5643bc313970;
t_14 %join;
    %jmp T_87;
    .thread T_87;
    .scope S_0x5643bc312df0;
T_88 ;
Ewait_37 .event/or E_0x5643bc3138b0, E_0x0;
    %wait Ewait_37;
    %load/vec4 v0x5643bc317740_0;
    %inv;
    %store/vec4 v0x5643bc316a80_0, 0, 1;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_0x5643bc312df0;
T_89 ;
    %wait E_0x0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x5643bc316f20_0, 0, 4;
    %jmp T_89;
    .thread T_89;
    .scope S_0x5643bc312df0;
T_90 ;
Ewait_38 .event/or E_0x5643bc313850, E_0x0;
    %wait Ewait_38;
    %load/vec4 v0x5643bc317cc0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_90.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_90.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_90.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc316e50_0, 0, 1;
    %jmp T_90.4;
T_90.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5643bc316e50_0, 0, 1;
    %jmp T_90.4;
T_90.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5643bc316e50_0, 0, 1;
    %jmp T_90.4;
T_90.2 ;
    %load/vec4 v0x5643bc316620_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_90.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_90.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc316e50_0, 0, 1;
    %jmp T_90.8;
T_90.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5643bc316e50_0, 0, 1;
    %jmp T_90.8;
T_90.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5643bc316e50_0, 0, 1;
    %jmp T_90.8;
T_90.8 ;
    %pop/vec4 1;
    %jmp T_90.4;
T_90.4 ;
    %pop/vec4 1;
    %jmp T_90;
    .thread T_90, $push;
    .scope S_0x5643bc312df0;
T_91 ;
Ewait_39 .event/or E_0x5643bc313750, E_0x0;
    %wait Ewait_39;
    %load/vec4 v0x5643bc317cc0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_91.0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5643bc3168e0_0, 0, 8;
    %jmp T_91.2;
T_91.0 ;
    %pushi/vec4 44, 0, 8;
    %store/vec4 v0x5643bc3168e0_0, 0, 8;
    %jmp T_91.2;
T_91.2 ;
    %pop/vec4 1;
    %jmp T_91;
    .thread T_91, $push;
    .scope S_0x5643bc312df0;
T_92 ;
Ewait_40 .event/or E_0x5643bc3137b0, E_0x0;
    %wait Ewait_40;
    %load/vec4 v0x5643bc317cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_92.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_92.1, 6;
    %load/vec4 v0x5643bc317340_0;
    %store/vec4 v0x5643bc316cc0_0, 0, 16;
    %jmp T_92.3;
T_92.0 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5643bc317670_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5643bc316cc0_0, 0, 16;
    %jmp T_92.3;
T_92.1 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5643bc3168e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5643bc316cc0_0, 0, 16;
    %jmp T_92.3;
T_92.3 ;
    %pop/vec4 1;
    %jmp T_92;
    .thread T_92, $push;
    .scope S_0x5643bc312df0;
T_93 ;
Ewait_41 .event/or E_0x5643bc313750, E_0x0;
    %wait Ewait_41;
    %load/vec4 v0x5643bc317cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_93.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_93.1, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5643bc317b20_0, 0, 3;
    %jmp T_93.3;
T_93.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5643bc317b20_0, 0, 3;
    %jmp T_93.3;
T_93.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5643bc317b20_0, 0, 3;
    %jmp T_93.3;
T_93.3 ;
    %pop/vec4 1;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0x5643bc312df0;
T_94 ;
Ewait_42 .event/or E_0x5643bc3136f0, E_0x0;
    %wait Ewait_42;
    %load/vec4 v0x5643bc3173e0_0;
    %pad/u 32;
    %pushi/vec4 239, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5643bc316c00_0, 0, 1;
    %load/vec4 v0x5643bc316c00_0;
    %load/vec4 v0x5643bc3174a0_0;
    %pad/u 32;
    %pushi/vec4 319, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x5643bc317fa0_0, 0, 1;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_0x5643bc312df0;
T_95 ;
Ewait_43 .event/or E_0x5643bc313690, E_0x0;
    %wait Ewait_43;
    %fork t_17, S_0x5643bc3160f0;
    %jmp t_16;
    .scope S_0x5643bc3160f0;
t_17 ;
    %load/vec4 v0x5643bc3174a0_0;
    %pad/u 32;
    %muli 240, 0, 32;
    %load/vec4 v0x5643bc3173e0_0;
    %pad/u 32;
    %add;
    %addi 4096, 0, 32;
    %store/vec4 v0x5643bc317e00_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5643bc317ec0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5643bc317340_0, 0, 16;
    %end;
    .scope S_0x5643bc312df0;
t_16 %join;
    %jmp T_95;
    .thread T_95, $push;
    .scope S_0x5643bc312df0;
T_96 ;
    %wait E_0x5643bc2f1b20;
    %fork t_19, S_0x5643bc316280;
    %jmp t_18;
    .scope S_0x5643bc316280;
t_19 ;
    %load/vec4 v0x5643bc317740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5643bc317cc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5643bc316620_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5643bc316710_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x5643bc316540_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5643bc317d60_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5643bc3173e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5643bc3174a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5643bc317580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5643bc3169c0_0, 0;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v0x5643bc316b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.2, 8;
    %load/vec4 v0x5643bc317cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_96.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_96.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_96.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_96.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_96.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_96.9, 6;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x5643bc317cc0_0, 0;
    %pushi/vec4 1023, 0, 10;
    %assign/vec4 v0x5643bc3174a0_0, 0;
    %pushi/vec4 511, 0, 9;
    %assign/vec4 v0x5643bc3173e0_0, 0;
    %jmp T_96.11;
T_96.4 ;
    %load/vec4 v0x5643bc316620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_96.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_96.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_96.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_96.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_96.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_96.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_96.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_96.19, 6;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5643bc316620_0, 0;
    %jmp T_96.21;
T_96.12 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5643bc316710_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x5643bc316620_0, 0;
    %load/vec4 v0x5643bc317580_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5643bc317580_0, 0;
    %load/vec4 v0x5643bc317670_0;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_96.22, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_96.23, 6;
    %load/vec4 v0x5643bc317670_0;
    %assign/vec4 v0x5643bc316460_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x5643bc316540_0, 0;
    %jmp T_96.25;
T_96.22 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5643bc316460_0, 0;
    %pushi/vec4 1800000, 0, 22;
    %assign/vec4 v0x5643bc316540_0, 0;
    %jmp T_96.25;
T_96.23 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5643bc316460_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x5643bc316540_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5643bc316620_0, 0;
    %jmp T_96.25;
T_96.25 ;
    %pop/vec4 1;
    %jmp T_96.21;
T_96.13 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5643bc316710_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x5643bc316620_0, 0;
    %jmp T_96.21;
T_96.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5643bc3169c0_0, 0;
    %load/vec4 v0x5643bc317670_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_96.26, 4;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5643bc316620_0, 0;
    %jmp T_96.27;
T_96.26 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5643bc316620_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5643bc316710_0, 0;
T_96.27 ;
    %jmp T_96.21;
T_96.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5643bc3169c0_0, 0;
    %load/vec4 v0x5643bc317580_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5643bc317580_0, 0;
    %load/vec4 v0x5643bc316460_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_96.28, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5643bc316710_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x5643bc316620_0, 0;
    %load/vec4 v0x5643bc316460_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x5643bc316460_0, 0;
    %jmp T_96.29;
T_96.28 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5643bc316710_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x5643bc316620_0, 0;
T_96.29 ;
    %jmp T_96.21;
T_96.16 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5643bc316710_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5643bc316620_0, 0;
    %jmp T_96.21;
T_96.17 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5643bc317cc0_0, 0;
    %jmp T_96.21;
T_96.18 ;
    %load/vec4 v0x5643bc316540_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_96.30, 5;
    %load/vec4 v0x5643bc316540_0;
    %subi 1, 0, 22;
    %assign/vec4 v0x5643bc316540_0, 0;
    %jmp T_96.31;
T_96.30 ;
    %load/vec4 v0x5643bc316d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.32, 8;
    %load/vec4 v0x5643bc316710_0;
    %assign/vec4 v0x5643bc316620_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x5643bc316540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5643bc3169c0_0, 0;
T_96.32 ;
T_96.31 ;
    %jmp T_96.21;
T_96.19 ;
    %load/vec4 v0x5643bc316710_0;
    %assign/vec4 v0x5643bc316620_0, 0;
    %jmp T_96.21;
T_96.21 ;
    %pop/vec4 1;
    %jmp T_96.11;
T_96.5 ;
    %load/vec4 v0x5643bc316d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.34, 8;
    %load/vec4 v0x5643bc317d60_0;
    %assign/vec4 v0x5643bc317cc0_0, 0;
T_96.34 ;
    %jmp T_96.11;
T_96.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5643bc3169c0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5643bc317cc0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5643bc317d60_0, 0;
    %jmp T_96.11;
T_96.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5643bc3169c0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5643bc317d60_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5643bc317cc0_0, 0;
    %jmp T_96.11;
T_96.8 ;
    %load/vec4 v0x5643bc316d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.36, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5643bc317cc0_0, 0;
T_96.36 ;
    %jmp T_96.11;
T_96.9 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5643bc317cc0_0, 0;
    %load/vec4 v0x5643bc3173e0_0;
    %pad/u 32;
    %cmpi/u 239, 0, 32;
    %jmp/0xz  T_96.38, 5;
    %load/vec4 v0x5643bc3173e0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x5643bc3173e0_0, 0;
    %jmp T_96.39;
T_96.38 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5643bc3173e0_0, 0;
    %load/vec4 v0x5643bc3174a0_0;
    %pad/u 32;
    %cmpi/u 319, 0, 32;
    %jmp/0xz  T_96.40, 5;
    %load/vec4 v0x5643bc3174a0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5643bc3174a0_0, 0;
    %jmp T_96.41;
T_96.40 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5643bc3174a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5643bc317cc0_0, 0;
T_96.41 ;
T_96.39 ;
    %jmp T_96.11;
T_96.11 ;
    %pop/vec4 1;
T_96.2 ;
T_96.1 ;
    %end;
    .scope S_0x5643bc312df0;
t_18 %join;
    %jmp T_96;
    .thread T_96;
    .scope S_0x5643bc319290;
T_97 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc3199c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5643bc3198e0_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0x5643bc319810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.2, 8;
    %load/vec4 v0x5643bc319750_0;
    %assign/vec4 v0x5643bc3198e0_0, 0;
T_97.2 ;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0x5643bc319d80;
T_98 ;
Ewait_44 .event/or E_0x5643bc3185a0, E_0x0;
    %wait Ewait_44;
    %fork t_21, S_0x5643bc31a0e0;
    %jmp t_20;
    .scope S_0x5643bc31a0e0;
t_21 ;
    %load/vec4 v0x5643bc31ab90_0;
    %load/vec4 v0x5643bc31a790_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x5643bc31a850_0, 0, 1;
    %end;
    .scope S_0x5643bc319d80;
t_20 %join;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_0x5643bc319d80;
T_99 ;
    %wait E_0x5643bc2f1b20;
    %fork t_23, S_0x5643bc31a2e0;
    %jmp t_22;
    .scope S_0x5643bc31a2e0;
t_23 ;
    %load/vec4 v0x5643bc31aaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x5643bc31a790_0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0x5643bc31a920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.2, 8;
    %load/vec4 v0x5643bc31a850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.4, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x5643bc31a790_0, 0;
    %jmp T_99.5;
T_99.4 ;
    %load/vec4 v0x5643bc31a790_0;
    %addi 1, 0, 13;
    %assign/vec4 v0x5643bc31a790_0, 0;
T_99.5 ;
T_99.2 ;
T_99.1 ;
    %end;
    .scope S_0x5643bc319d80;
t_22 %join;
    %jmp T_99;
    .thread T_99;
    .scope S_0x5643bc319d80;
T_100 ;
Ewait_45 .event/or E_0x5643bc318560, E_0x0;
    %wait Ewait_45;
    %fork t_25, S_0x5643bc31a4e0;
    %jmp t_24;
    .scope S_0x5643bc31a4e0;
t_25 ;
    %load/vec4 v0x5643bc31a850_0;
    %load/vec4 v0x5643bc31a920_0;
    %and;
    %store/vec4 v0x5643bc31a9e0_0, 0, 1;
    %end;
    .scope S_0x5643bc319d80;
t_24 %join;
    %jmp T_100;
    .thread T_100, $push;
    .scope S_0x5643bc31ad10;
T_101 ;
Ewait_46 .event/or E_0x5643bc31b070, E_0x0;
    %wait Ewait_46;
    %load/vec4 v0x5643bc31b380_0;
    %load/vec4 v0x5643bc31b1b0_0;
    %load/vec4 v0x5643bc31b290_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x5643bc31b1b0_0;
    %and/r;
    %or;
    %and;
    %store/vec4 v0x5643bc31b440_0, 0, 1;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_0x5643bc31ad10;
T_102 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc31b550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5643bc31b1b0_0, 0;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v0x5643bc31b5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.2, 8;
    %load/vec4 v0x5643bc31b1b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5643bc31b1b0_0, 0;
T_102.2 ;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0x5643bc31b770;
T_103 ;
Ewait_47 .event/or E_0x5643bc31bac0, E_0x0;
    %wait Ewait_47;
    %load/vec4 v0x5643bc31bdd0_0;
    %load/vec4 v0x5643bc31bc00_0;
    %load/vec4 v0x5643bc31bce0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x5643bc31bc00_0;
    %and/r;
    %or;
    %and;
    %store/vec4 v0x5643bc31be90_0, 0, 1;
    %jmp T_103;
    .thread T_103, $push;
    .scope S_0x5643bc31b770;
T_104 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc31bfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5643bc31bc00_0, 0;
    %jmp T_104.1;
T_104.0 ;
    %load/vec4 v0x5643bc31c040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.2, 8;
    %load/vec4 v0x5643bc31bc00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5643bc31bc00_0, 0;
T_104.2 ;
T_104.1 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0x5643bc31d630;
T_105 ;
Ewait_48 .event/or E_0x5643bc31d990, E_0x0;
    %wait Ewait_48;
    %load/vec4 v0x5643bc31dca0_0;
    %load/vec4 v0x5643bc31dad0_0;
    %load/vec4 v0x5643bc31dbb0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x5643bc31dad0_0;
    %and/r;
    %or;
    %and;
    %store/vec4 v0x5643bc31dd60_0, 0, 1;
    %jmp T_105;
    .thread T_105, $push;
    .scope S_0x5643bc31d630;
T_106 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc31de70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5643bc31dad0_0, 0;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v0x5643bc31df10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.2, 8;
    %load/vec4 v0x5643bc31dad0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5643bc31dad0_0, 0;
T_106.2 ;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0x5643bc31cbf0;
T_107 ;
Ewait_49 .event/or E_0x5643bc31cf10, E_0x0;
    %wait Ewait_49;
    %load/vec4 v0x5643bc31d220_0;
    %load/vec4 v0x5643bc31d050_0;
    %load/vec4 v0x5643bc31d130_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x5643bc31d050_0;
    %and/r;
    %or;
    %and;
    %store/vec4 v0x5643bc31d2e0_0, 0, 1;
    %jmp T_107;
    .thread T_107, $push;
    .scope S_0x5643bc31cbf0;
T_108 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc31d3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5643bc31d050_0, 0;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0x5643bc31d490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.2, 8;
    %load/vec4 v0x5643bc31d050_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5643bc31d050_0, 0;
T_108.2 ;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x5643bc31c230;
T_109 ;
Ewait_50 .event/or E_0x5643bc31c500, E_0x0;
    %wait Ewait_50;
    %load/vec4 v0x5643bc31c7e0_0;
    %load/vec4 v0x5643bc31c640_0;
    %load/vec4 v0x5643bc31c720_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x5643bc31c640_0;
    %and/r;
    %or;
    %and;
    %store/vec4 v0x5643bc31c8a0_0, 0, 1;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_0x5643bc31c230;
T_110 ;
    %wait E_0x5643bc2f1b20;
    %load/vec4 v0x5643bc31c9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5643bc31c640_0, 0;
    %jmp T_110.1;
T_110.0 ;
    %load/vec4 v0x5643bc31ca50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.2, 8;
    %load/vec4 v0x5643bc31c640_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5643bc31c640_0, 0;
T_110.2 ;
T_110.1 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0x5643bc311560;
T_111 ;
Ewait_51 .event/or E_0x5643bc311970, E_0x0;
    %wait Ewait_51;
    %fork t_27, S_0x5643bc31f610;
    %jmp t_26;
    .scope S_0x5643bc31f610;
t_27 ;
    %load/vec4 v0x5643bc320da0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x5643bc320f40_0, 0, 4;
    %load/vec4 v0x5643bc320da0_0;
    %parti/s 4, 24, 6;
    %store/vec4 v0x5643bc321010_0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0x5643bc320da0_0;
    %parti/s 8, 16, 6;
    %sub;
    %store/vec4 v0x5643bc3210e0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0x5643bc320da0_0;
    %parti/s 8, 8, 5;
    %sub;
    %store/vec4 v0x5643bc320cd0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0x5643bc320da0_0;
    %parti/s 8, 0, 2;
    %sub;
    %store/vec4 v0x5643bc320c00_0, 0, 8;
    %end;
    .scope S_0x5643bc311560;
t_26 %join;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_0x5643bc311560;
T_112 ;
Ewait_52 .event/or E_0x5643bc311930, E_0x0;
    %wait Ewait_52;
    %fork t_29, S_0x5643bc319b50;
    %jmp t_28;
    .scope S_0x5643bc319b50;
t_29 ;
    %load/vec4 v0x5643bc31fe00_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_112.2, 5;
    %load/vec4 v0x5643bc31fe00_0;
    %cmpi/u 65535, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_112.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %load/vec4 v0x5643bc320230_0;
    %store/vec4 v0x5643bc320a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc3204a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc320750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc3208b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc321a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc320e70_0, 0, 1;
    %load/vec4 v0x5643bc320970_0;
    %store/vec4 v0x5643bc31fec0_0, 0, 32;
    %jmp T_112.1;
T_112.0 ;
    %load/vec4 v0x5643bc31fe00_0;
    %cmpi/u 262144, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_112.5, 5;
    %load/vec4 v0x5643bc31fe00_0;
    %cmpi/u 393215, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_112.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.3, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc320a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc321a90_0, 0, 1;
    %load/vec4 v0x5643bc320230_0;
    %store/vec4 v0x5643bc3204a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc320750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc3208b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc320e70_0, 0, 1;
    %load/vec4 v0x5643bc3203d0_0;
    %store/vec4 v0x5643bc31fec0_0, 0, 32;
    %jmp T_112.4;
T_112.3 ;
    %load/vec4 v0x5643bc31fe00_0;
    %cmpi/u 131072, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_112.8, 5;
    %load/vec4 v0x5643bc31fe00_0;
    %cmpi/u 262143, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_112.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc320a60_0, 0, 1;
    %load/vec4 v0x5643bc320230_0;
    %store/vec4 v0x5643bc321a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc3204a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc320750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc3208b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc320e70_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5643bc320020_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5643bc31fec0_0, 0, 32;
    %jmp T_112.7;
T_112.6 ;
    %load/vec4 v0x5643bc31fe00_0;
    %cmpi/e 65536, 0, 32;
    %jmp/0xz  T_112.9, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc320a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc321a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc3204a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc320750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc3208b0_0, 0, 1;
    %load/vec4 v0x5643bc320230_0;
    %store/vec4 v0x5643bc320e70_0, 0, 1;
    %load/vec4 v0x5643bc320da0_0;
    %store/vec4 v0x5643bc31fec0_0, 0, 32;
    %jmp T_112.10;
T_112.9 ;
    %load/vec4 v0x5643bc31fe00_0;
    %cmpi/e 65540, 0, 32;
    %jmp/0xz  T_112.11, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc320a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc321a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc3204a0_0, 0, 1;
    %load/vec4 v0x5643bc320230_0;
    %store/vec4 v0x5643bc320750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc3208b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc320e70_0, 0, 1;
    %load/vec4 v0x5643bc3206b0_0;
    %store/vec4 v0x5643bc31fec0_0, 0, 32;
    %jmp T_112.12;
T_112.11 ;
    %load/vec4 v0x5643bc31fe00_0;
    %cmpi/e 65544, 0, 32;
    %jmp/0xz  T_112.13, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc320a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc321a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc3204a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc320750_0, 0, 1;
    %load/vec4 v0x5643bc320230_0;
    %store/vec4 v0x5643bc3208b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc320e70_0, 0, 1;
    %load/vec4 v0x5643bc3207f0_0;
    %store/vec4 v0x5643bc31fec0_0, 0, 32;
    %jmp T_112.14;
T_112.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc320a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc321a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc3204a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc320750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc3208b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc320e70_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5643bc31fec0_0, 0, 32;
T_112.14 ;
T_112.12 ;
T_112.10 ;
T_112.7 ;
T_112.4 ;
T_112.1 ;
    %end;
    .scope S_0x5643bc311560;
t_28 %join;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x5643bc2eb830;
T_113 ;
    %vpi_call/w 5 30 "$dumpfile", "rv32i_system.fst" {0 0 0};
    %vpi_call/w 5 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5643bc2ced80 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc3236e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5643bc322d80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643bc323480_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_113.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_113.1, 5;
    %jmp/1 T_113.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5643bc1402a0;
    %jmp T_113.0;
T_113.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5643bc322d80_0, 0, 2;
    %pushi/vec4 70, 0, 32;
T_113.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_113.3, 5;
    %jmp/1 T_113.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5643bc13f160;
    %jmp T_113.2;
T_113.3 ;
    %pop/vec4 1;
    %wait E_0x5643bc1402a0;
    %vpi_call/w 5 41 "$display", "Ran %d cycles, finishing.", P_0x5643bc1af6b0 {0 0 0};
    %pushi/str "mmu";
    %store/str v0x5643bc31f530_0;
    %fork TD_test_rv32i_system.UUT.MMU.dump_memory, S_0x5643bc31f3a0;
    %join;
    %vpi_call/w 5 45 "$finish" {0 0 0};
    %end;
    .thread T_113;
    .scope S_0x5643bc2eb830;
T_114 ;
    %delay 5000, 0;
    %load/vec4 v0x5643bc3236e0_0;
    %inv;
    %store/vec4 v0x5643bc3236e0_0, 0, 1;
    %jmp T_114;
    .thread T_114;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "-";
    "./hdl/alu_types.sv";
    "hdl/rv32i_defines.sv";
    "tests/test_rv32i_system.sv";
    "hdl/rv32i_system.sv";
    "hdl/rv32i_multicycle_core.sv";
    "hdl/alu_behavioural.sv";
    "hdl/register.sv";
    "hdl/register_file.sv";
    "hdl/decoder_5_to_32.sv";
    "hdl/decoder_4_to_16.sv";
    "hdl/decoder_3_to_8.sv";
    "hdl/decoder_2_to_4.sv";
    "hdl/decoder_1_to_2.sv";
    "hdl/mmu.sv";
    "hdl/distributed_ram.sv";
    "hdl/ili9341_display_controller.sv";
    "hdl/block_rom.sv";
    "hdl/spi_controller.sv";
    "hdl/pulse_generator.sv";
    "hdl/pwm.sv";
    "./hdl/dual_port_ram.sv";
