-- all messages logged in file hdlparser.log
-- Analyzing Verilog file 'C:/tools/lattice/diamond/diamond/3.12/cae_library/synthesis/verilog/ecp5u.v' (VERI-1482)
-- Analyzing Verilog file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/hdmi_rx_top.v' (VERI-1482)
C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/hdmi_rx_top.v(24): INFO: analyzing included file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/ddr3_test_params.v' (VERI-1328)
C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/ddr3_test_params.v(11): INFO: analyzing included file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/ddr3_sdram_mem_params_inst1.v' (VERI-1328)
C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/ddr3_test_params.v(11): INFO: back to file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/ddr3_test_params.v' (VERI-2320)
C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/ddr3_test_params.v(12): INFO: analyzing included file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/design_param.v' (VERI-1328)
C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/ddr3_test_params.v(12): INFO: back to file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/ddr3_test_params.v' (VERI-2320)
C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/hdmi_rx_top.v(24): INFO: back to file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/hdmi_rx_top.v' (VERI-2320)
-- Analyzing Verilog file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/ddr3_test_params.v' (VERI-1482)
C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/ddr3_test_params.v(11): INFO: analyzing included file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/ddr3_sdram_mem_params_inst1.v' (VERI-1328)
C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/ddr3_test_params.v(11): INFO: back to file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/ddr3_test_params.v' (VERI-2320)
C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/ddr3_test_params.v(12): INFO: analyzing included file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/design_param.v' (VERI-1328)
C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/ddr3_test_params.v(12): INFO: back to file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/ddr3_test_params.v' (VERI-2320)
-- Analyzing Verilog file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/design_param.v' (VERI-1482)
-- Analyzing Verilog file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/dram_dp.v' (VERI-1482)
-- Analyzing Verilog file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/frame_buf_handler.v' (VERI-1482)
C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/frame_buf_handler.v(23): INFO: analyzing included file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/ddr3_test_params.v' (VERI-1328)
C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/ddr3_test_params.v(11): INFO: analyzing included file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/ddr3_sdram_mem_params_inst1.v' (VERI-1328)
C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/ddr3_test_params.v(11): INFO: back to file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/ddr3_test_params.v' (VERI-2320)
C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/ddr3_test_params.v(12): INFO: analyzing included file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/design_param.v' (VERI-1328)
C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/ddr3_test_params.v(12): INFO: back to file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/ddr3_test_params.v' (VERI-2320)
C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/frame_buf_handler.v(23): INFO: back to file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/frame_buf_handler.v' (VERI-2320)
C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/frame_buf_handler.v(704): WARNING: empty statement in sequential block (VERI-1988)
C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/frame_buf_handler.v(712): WARNING: empty statement in sequential block (VERI-1988)
C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/frame_buf_handler.v(716): WARNING: empty statement in sequential block (VERI-1988)
-- Analyzing Verilog file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/gpif_interface_mod.v' (VERI-1482)
C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/gpif_interface_mod.v(23): INFO: analyzing included file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/ddr3_test_params.v' (VERI-1328)
C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/ddr3_test_params.v(11): INFO: analyzing included file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/ddr3_sdram_mem_params_inst1.v' (VERI-1328)
C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/ddr3_test_params.v(11): INFO: back to file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/ddr3_test_params.v' (VERI-2320)
C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/ddr3_test_params.v(12): INFO: analyzing included file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/design_param.v' (VERI-1328)
C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/ddr3_test_params.v(12): INFO: back to file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/ddr3_test_params.v' (VERI-2320)
C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/gpif_interface_mod.v(23): INFO: back to file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/gpif_interface_mod.v' (VERI-2320)
-- Analyzing Verilog file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/i2c_slave.v' (VERI-1482)
-- Analyzing Verilog file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/i2s_receiver.v' (VERI-1482)
-- Analyzing Verilog file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/i2s_rx_mod.v' (VERI-1482)
-- Analyzing Verilog file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/Signal_CrossDomain.v' (VERI-1482)
-- Analyzing Verilog file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/slfifo_interface_mod.v' (VERI-1482)
C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/slfifo_interface_mod.v(339): WARNING: empty statement in sequential block (VERI-1988)
C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/slfifo_interface_mod.v(65): WARNING: parameter declaration becomes local in 'slfifo_interface_mod' with formal parameter declaration list (VERI-1199)
-- Analyzing Verilog file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/source/y_uv_splitter.v' (VERI-1482)
-- Analyzing Verilog file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/IP/ddr_ip/cam_in_fifo/cam_in_fifo.v' (VERI-1482)
-- Analyzing Verilog file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/IP/ddr_ip/ddr3_ip_inst/ddr3_sdram_mem_top_wrapper_ddr3_ip_inst.v' (VERI-1482)
-- Analyzing Verilog file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/IP/ddr_ip/ddr3_ip_inst/ddr3_ip_inst_bb.v' (VERI-1482)
-- Analyzing Verilog file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/IP/ddr_ip/ddr3_ip_inst/ddr_clks_ddr3_ip_inst_bb.v' (VERI-1482)
-- Analyzing Verilog file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/IP/ddr_ip/hdmi_uv_fifo/hdmi_uv_fifo.v' (VERI-1482)
-- Analyzing Verilog file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/IP/ddr_ip/i2s_rx_fifo/i2s_rx_fifo.v' (VERI-1482)
-- Analyzing Verilog file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/IP/ddr_ip/line_uv_bram/line_uv_bram.v' (VERI-1482)
-- Analyzing Verilog file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/IP/ddr_ip/pll_clk/pll_clk.v' (VERI-1482)
-- Analyzing Verilog file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/IP/ddr_ip/slfifo_fifo/slfifo_fifo.v' (VERI-1482)
-- Analyzing Verilog file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/IP/ddr_ip/ddr_ip.v' (VERI-1482)
-- Analyzing Verilog file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/IP/aud_buf/aud_buffer/aud_buffer.v' (VERI-1482)
-- Analyzing Verilog file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/IP/aud_buf/aud_buf.v' (VERI-1482)
-- Analyzing Verilog file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/IP/hdmi_in/ddr_in/ddr_in.v' (VERI-1482)
-- Analyzing Verilog file 'C:/designs/02_04_2021/HDMI_RX_4k_FPGA_PRJ/IP/hdmi_in/hdmi_in.v' (VERI-1482)
