#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov 10 18:53:49 2023
# Process ID: 3394449
# Current directory: /home/jianq/Documents/FYP/Lab_sessions/demo2
# Command line: vivado -mode tcl -source demo2.tcl
# Log file: /home/jianq/Documents/FYP/Lab_sessions/demo2/vivado.log
# Journal file: /home/jianq/Documents/FYP/Lab_sessions/demo2/vivado.jou
#-----------------------------------------------------------
source demo2.tcl
# set outputDir ./demo2_Output
# file mkdir $outputDir
# set_part "xc7a35tcpg236-1"
INFO: [Coretcl 2-1500] The part has been set to 'xc7a35tcpg236-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set_param general.maxThreads 1
# read_verilog  [ glob ./Lab1_Assignment1.srcs/sources_1/new/*.v ]
# read_xdc ./Lab1_Assignment1.srcs/constrs_1/new/contraints.xdc
# synth_design -top Top_Student   
Command: synth_design -top Top_Student
Starting synth_design
Using part: xc7a35tcpg236-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3395745 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1653.020 ; gain = 154.688 ; free physical = 1660 ; free virtual = 6174
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Student' [/home/jianq/Documents/FYP/Lab_sessions/demo2/Lab1_Assignment1.srcs/sources_1/new/Top_Student.v:18]
INFO: [Synth 8-6157] synthesizing module 'varclock' [/home/jianq/Documents/FYP/Lab_sessions/demo2/Lab1_Assignment1.srcs/sources_1/new/ADJ_CLOCK.v:23]
INFO: [Synth 8-6155] done synthesizing module 'varclock' (1#1) [/home/jianq/Documents/FYP/Lab_sessions/demo2/Lab1_Assignment1.srcs/sources_1/new/ADJ_CLOCK.v:23]
INFO: [Synth 8-6157] synthesizing module 'seven_seg' [/home/jianq/Documents/FYP/Lab_sessions/demo2/Lab1_Assignment1.srcs/sources_1/new/seven_seg.v:23]
WARNING: [Synth 8-6014] Unused sequential element ones_reg was removed.  [/home/jianq/Documents/FYP/Lab_sessions/demo2/Lab1_Assignment1.srcs/sources_1/new/seven_seg.v:40]
WARNING: [Synth 8-6014] Unused sequential element tens_reg was removed.  [/home/jianq/Documents/FYP/Lab_sessions/demo2/Lab1_Assignment1.srcs/sources_1/new/seven_seg.v:41]
WARNING: [Synth 8-6014] Unused sequential element hundreds_reg was removed.  [/home/jianq/Documents/FYP/Lab_sessions/demo2/Lab1_Assignment1.srcs/sources_1/new/seven_seg.v:42]
WARNING: [Synth 8-6014] Unused sequential element thousands_reg was removed.  [/home/jianq/Documents/FYP/Lab_sessions/demo2/Lab1_Assignment1.srcs/sources_1/new/seven_seg.v:43]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg' (2#1) [/home/jianq/Documents/FYP/Lab_sessions/demo2/Lab1_Assignment1.srcs/sources_1/new/seven_seg.v:23]
ERROR: [Synth 8-685] variable 'seg' should not be used in output port connection [/home/jianq/Documents/FYP/Lab_sessions/demo2/Lab1_Assignment1.srcs/sources_1/new/Top_Student.v:99]
ERROR: [Synth 8-6156] failed synthesizing module 'Top_Student' [/home/jianq/Documents/FYP/Lab_sessions/demo2/Lab1_Assignment1.srcs/sources_1/new/Top_Student.v:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1705.770 ; gain = 207.438 ; free physical = 1684 ; free virtual = 6197
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
8 Infos, 4 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 10 18:54:55 2023...
