{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552067510306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552067510323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 12:51:49 2019 " "Processing started: Fri Mar 08 12:51:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552067510323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552067510323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_CPU -c Complete_MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_CPU -c Complete_MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552067510323 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1552067511685 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1552067511685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/2019 spring/ece_543/labs/03/lab_03/mips_cpu/mips_cpu/src/complete_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/2019 spring/ece_543/labs/03/lab_03/mips_cpu/mips_cpu/src/complete_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complete_MIPS-model " "Found design unit 1: Complete_MIPS-model" {  } { { "../src/Complete_MIPS.vhd" "" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/Complete_MIPS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552067524543 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complete_MIPS " "Found entity 1: Complete_MIPS" {  } { { "../src/Complete_MIPS.vhd" "" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/Complete_MIPS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552067524543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552067524543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/2019 spring/ece_543/labs/03/lab_03/mips_cpu/mips_cpu/src/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/2019 spring/ece_543/labs/03/lab_03/mips_cpu/mips_cpu/src/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-Internal " "Found design unit 1: Memory-Internal" {  } { { "../src/Memory.vhd" "" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/Memory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552067524550 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "../src/Memory.vhd" "" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/Memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552067524550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552067524550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/2019 spring/ece_543/labs/03/lab_03/mips_cpu/mips_cpu/src/mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/2019 spring/ece_543/labs/03/lab_03/mips_cpu/mips_cpu/src/mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS-structure " "Found design unit 1: MIPS-structure" {  } { { "../src/MIPS.vhd" "" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552067524556 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "../src/MIPS.vhd" "" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552067524556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552067524556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/2019 spring/ece_543/labs/03/lab_03/mips_cpu/mips_cpu/src/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/2019 spring/ece_543/labs/03/lab_03/mips_cpu/mips_cpu/src/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG-Behavioral " "Found design unit 1: REG-Behavioral" {  } { { "../src/REG.vhd" "" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/REG.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552067524563 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "../src/REG.vhd" "" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/REG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552067524563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552067524563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/2019 spring/ece_543/labs/03/lab_03/mips_cpu/mips_cpu/src/hilo_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/2019 spring/ece_543/labs/03/lab_03/mips_cpu/mips_cpu/src/hilo_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HiLo-behavioral " "Found design unit 1: HiLo-behavioral" {  } { { "../src/HiLo_Register.vhd" "" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/HiLo_Register.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552067524569 ""} { "Info" "ISGN_ENTITY_NAME" "1 HiLo " "Found entity 1: HiLo" {  } { { "../src/HiLo_Register.vhd" "" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/HiLo_Register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552067524569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552067524569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/2019 spring/ece_543/labs/03/lab_03/mips_cpu/mips_cpu/src/program.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /documents/school/2019 spring/ece_543/labs/03/lab_03/mips_cpu/mips_cpu/src/program.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_program " "Found design unit 1: mips_program" {  } { { "../src/Program.vhd" "" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/Program.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552067524575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552067524575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/2019 spring/ece_543/labs/03/lab_03/mips_cpu/mips_cpu/src/hex2seven.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /documents/school/2019 spring/ece_543/labs/03/lab_03/mips_cpu/mips_cpu/src/hex2seven.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX2Seven " "Found design unit 1: HEX2Seven" {  } { { "../src/HEX2Seven.vhd" "" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/HEX2Seven.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552067524582 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 HEX2Seven-body " "Found design unit 2: HEX2Seven-body" {  } { { "../src/HEX2Seven.vhd" "" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/HEX2Seven.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552067524582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552067524582 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Complete_MIPS " "Elaborating entity \"Complete_MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1552067524671 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLK5 Complete_MIPS.vhd(51) " "Verilog HDL or VHDL warning at Complete_MIPS.vhd(51): object \"CLK5\" assigned a value but never read" {  } { { "../src/Complete_MIPS.vhd" "" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/Complete_MIPS.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552067524673 "|Complete_MIPS"}
{ "Warning" "WSGN_SEARCH_FILE" "pll1mhz.vhd 2 1 " "Using design file pll1mhz.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll1Mhz-rtl " "Found design unit 1: pll1Mhz-rtl" {  } { { "pll1mhz.vhd" "" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/pll1mhz.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552067524715 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll1Mhz " "Found entity 1: pll1Mhz" {  } { { "pll1mhz.vhd" "" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/pll1mhz.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552067524715 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1552067524715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1Mhz pll1Mhz:PLL1 " "Elaborating entity \"pll1Mhz\" for hierarchy \"pll1Mhz:PLL1\"" {  } { { "../src/Complete_MIPS.vhd" "PLL1" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/Complete_MIPS.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552067524717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS MIPS:CPU " "Elaborating entity \"MIPS\" for hierarchy \"MIPS:CPU\"" {  } { { "../src/Complete_MIPS.vhd" "CPU" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/Complete_MIPS.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552067524757 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Writing MIPS.vhd(35) " "Verilog HDL or VHDL warning at MIPS.vhd(35): object \"Writing\" assigned a value but never read" {  } { { "../src/MIPS.vhd" "" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552067524763 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(121) " "VHDL Process Statement warning at MIPS.vhd(121): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1552067524763 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(122) " "VHDL Process Statement warning at MIPS.vhd(122): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1552067524763 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(123) " "VHDL Process Statement warning at MIPS.vhd(123): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1552067524763 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(124) " "VHDL Process Statement warning at MIPS.vhd(124): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1552067524763 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(125) " "VHDL Process Statement warning at MIPS.vhd(125): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1552067524763 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(126) " "VHDL Process Statement warning at MIPS.vhd(126): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1552067524763 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(127) " "VHDL Process Statement warning at MIPS.vhd(127): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1552067524763 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(128) " "VHDL Process Statement warning at MIPS.vhd(128): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1552067524763 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(129) " "VHDL Process Statement warning at MIPS.vhd(129): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1552067524763 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(132) " "VHDL Process Statement warning at MIPS.vhd(132): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1552067524763 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(135) " "VHDL Process Statement warning at MIPS.vhd(135): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1552067524763 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(136) " "VHDL Process Statement warning at MIPS.vhd(136): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1552067524764 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(137) " "VHDL Process Statement warning at MIPS.vhd(137): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1552067524764 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(146) " "VHDL Process Statement warning at MIPS.vhd(146): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1552067524764 "|Complete_MIPS|MIPS:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpSave MIPS.vhd(148) " "VHDL Process Statement warning at MIPS.vhd(148): signal \"OpSave\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/MIPS.vhd" "" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1552067524764 "|Complete_MIPS|MIPS:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG MIPS:CPU\|REG:A1 " "Elaborating entity \"REG\" for hierarchy \"MIPS:CPU\|REG:A1\"" {  } { { "../src/MIPS.vhd" "A1" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552067524766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HiLo MIPS:CPU\|HiLo:ResultReg " "Elaborating entity \"HiLo\" for hierarchy \"MIPS:CPU\|HiLo:ResultReg\"" {  } { { "../src/MIPS.vhd" "ResultReg" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552067524769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:MEM " "Elaborating entity \"Memory\" for hierarchy \"Memory:MEM\"" {  } { { "../src/Complete_MIPS.vhd" "MEM" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/Complete_MIPS.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552067524773 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "pll1mhz_inst pll1Mhz_0002 " "Node instance \"pll1mhz_inst\" instantiates undefined entity \"pll1Mhz_0002\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "pll1mhz.vhd" "pll1mhz_inst" { Text "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/pll1mhz.vhd" 33 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1552067524779 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552067524927 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 08 12:52:04 2019 " "Processing ended: Fri Mar 08 12:52:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552067524927 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552067524927 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552067524927 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552067524927 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 19 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 19 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552067526630 ""}
