
AWHUBADC.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000006e  00803e00  00001635  000016e9  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001634  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000001  00009634  00001634  000016e8  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .bss          000000a1  00803e6e  00803e6e  00001757  2**0
                  ALLOC
  4 .comment      00000030  00000000  00000000  00001757  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001788  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 000002b0  00000000  00000000  000017c8  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00006938  00000000  00000000  00001a78  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002861  00000000  00000000  000083b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000020c2  00000000  00000000  0000ac11  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000488  00000000  00000000  0000ccd4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00002317  00000000  00000000  0000d15c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00001d4f  00000000  00000000  0000f473  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000001d8  00000000  00000000  000111c2  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	19 c0       	rjmp	.+50     	; 0x34 <__ctors_end>
       2:	33 c0       	rjmp	.+102    	; 0x6a <__bad_interrupt>
       4:	32 c0       	rjmp	.+100    	; 0x6a <__bad_interrupt>
       6:	43 c0       	rjmp	.+134    	; 0x8e <__vector_3>
       8:	30 c0       	rjmp	.+96     	; 0x6a <__bad_interrupt>
       a:	2f c0       	rjmp	.+94     	; 0x6a <__bad_interrupt>
       c:	2e c0       	rjmp	.+92     	; 0x6a <__bad_interrupt>
       e:	30 c0       	rjmp	.+96     	; 0x70 <__vector_7>
      10:	2c c0       	rjmp	.+88     	; 0x6a <__bad_interrupt>
      12:	2b c0       	rjmp	.+86     	; 0x6a <__bad_interrupt>
      14:	2a c0       	rjmp	.+84     	; 0x6a <__bad_interrupt>
      16:	29 c0       	rjmp	.+82     	; 0x6a <__bad_interrupt>
      18:	28 c0       	rjmp	.+80     	; 0x6a <__bad_interrupt>
      1a:	27 c0       	rjmp	.+78     	; 0x6a <__bad_interrupt>
      1c:	26 c0       	rjmp	.+76     	; 0x6a <__bad_interrupt>
      1e:	25 c0       	rjmp	.+74     	; 0x6a <__bad_interrupt>
      20:	24 c0       	rjmp	.+72     	; 0x6a <__bad_interrupt>
      22:	23 c0       	rjmp	.+70     	; 0x6a <__bad_interrupt>
      24:	22 c0       	rjmp	.+68     	; 0x6a <__bad_interrupt>
      26:	21 c0       	rjmp	.+66     	; 0x6a <__bad_interrupt>
      28:	20 c0       	rjmp	.+64     	; 0x6a <__bad_interrupt>
      2a:	1f c0       	rjmp	.+62     	; 0x6a <__bad_interrupt>
      2c:	1e c0       	rjmp	.+60     	; 0x6a <__bad_interrupt>
      2e:	1d c0       	rjmp	.+58     	; 0x6a <__bad_interrupt>
      30:	1c c0       	rjmp	.+56     	; 0x6a <__bad_interrupt>
      32:	1b c0       	rjmp	.+54     	; 0x6a <__bad_interrupt>

00000034 <__ctors_end>:
      34:	11 24       	eor	r1, r1
      36:	1f be       	out	0x3f, r1	; 63
      38:	cf ef       	ldi	r28, 0xFF	; 255
      3a:	cd bf       	out	0x3d, r28	; 61
      3c:	df e3       	ldi	r29, 0x3F	; 63
      3e:	de bf       	out	0x3e, r29	; 62

00000040 <__do_copy_data>:
      40:	1e e3       	ldi	r17, 0x3E	; 62
      42:	a0 e0       	ldi	r26, 0x00	; 0
      44:	be e3       	ldi	r27, 0x3E	; 62
      46:	e5 e3       	ldi	r30, 0x35	; 53
      48:	f6 e1       	ldi	r31, 0x16	; 22
      4a:	02 c0       	rjmp	.+4      	; 0x50 <__do_copy_data+0x10>
      4c:	05 90       	lpm	r0, Z+
      4e:	0d 92       	st	X+, r0
      50:	ae 36       	cpi	r26, 0x6E	; 110
      52:	b1 07       	cpc	r27, r17
      54:	d9 f7       	brne	.-10     	; 0x4c <__do_copy_data+0xc>

00000056 <__do_clear_bss>:
      56:	2f e3       	ldi	r18, 0x3F	; 63
      58:	ae e6       	ldi	r26, 0x6E	; 110
      5a:	be e3       	ldi	r27, 0x3E	; 62
      5c:	01 c0       	rjmp	.+2      	; 0x60 <.do_clear_bss_start>

0000005e <.do_clear_bss_loop>:
      5e:	1d 92       	st	X+, r1

00000060 <.do_clear_bss_start>:
      60:	af 30       	cpi	r26, 0x0F	; 15
      62:	b2 07       	cpc	r27, r18
      64:	e1 f7       	brne	.-8      	; 0x5e <.do_clear_bss_loop>
      66:	22 d0       	rcall	.+68     	; 0xac <main>
      68:	e3 ca       	rjmp	.-2618   	; 0xfffff630 <__eeprom_end+0xff7ef630>

0000006a <__bad_interrupt>:
      6a:	ca cf       	rjmp	.-108    	; 0x0 <__vectors>

0000006c <atmel_start_init>:
      6c:	cf d5       	rcall	.+2974   	; 0xc0c <system_init>
      6e:	08 95       	ret

00000070 <__vector_7>:
      70:	1f 92       	push	r1
      72:	0f 92       	push	r0
      74:	0f b6       	in	r0, 0x3f	; 63
      76:	0f 92       	push	r0
      78:	11 24       	eor	r1, r1
      7a:	8f 93       	push	r24
      7c:	81 e0       	ldi	r24, 0x01	; 1
      7e:	80 93 53 01 	sts	0x0153, r24	; 0x800153 <payloadBufferStartByte+0x7f6b1f>
      82:	8f 91       	pop	r24
      84:	0f 90       	pop	r0
      86:	0f be       	out	0x3f, r0	; 63
      88:	0f 90       	pop	r0
      8a:	1f 90       	pop	r1
      8c:	18 95       	reti

0000008e <__vector_3>:
      8e:	1f 92       	push	r1
      90:	0f 92       	push	r0
      92:	0f b6       	in	r0, 0x3f	; 63
      94:	0f 92       	push	r0
      96:	11 24       	eor	r1, r1
      98:	8f 93       	push	r24
      9a:	8f ef       	ldi	r24, 0xFF	; 255
      9c:	80 93 09 04 	sts	0x0409, r24	; 0x800409 <payloadBufferStartByte+0x7f6dd5>
      a0:	8f 91       	pop	r24
      a2:	0f 90       	pop	r0
      a4:	0f be       	out	0x3f, r0	; 63
      a6:	0f 90       	pop	r0
      a8:	1f 90       	pop	r1
      aa:	18 95       	reti

000000ac <main>:
uint8_t batVar = 0;

int main(void)
{
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
      ac:	df df       	rcall	.-66     	; 0x6c <atmel_start_init>
	
	batVar = FLASH_0_read_eeprom_byte(0);
      ae:	80 e0       	ldi	r24, 0x00	; 0
      b0:	90 e0       	ldi	r25, 0x00	; 0
      b2:	0f d6       	rcall	.+3102   	; 0xcd2 <FLASH_0_read_eeprom_byte>
      b4:	c8 2f       	mov	r28, r24
      b6:	80 93 6e 3e 	sts	0x3E6E, r24	; 0x803e6e <__data_end>
	BatteryLevelCounter *= batVar > 100 ? 1 : (((float)batVar) / 100.0f);  
      ba:	20 91 04 3e 	lds	r18, 0x3E04	; 0x803e04 <BatteryLevelCounter>
      be:	30 91 05 3e 	lds	r19, 0x3E05	; 0x803e05 <BatteryLevelCounter+0x1>
      c2:	40 91 06 3e 	lds	r20, 0x3E06	; 0x803e06 <BatteryLevelCounter+0x2>
      c6:	50 91 07 3e 	lds	r21, 0x3E07	; 0x803e07 <BatteryLevelCounter+0x3>
      ca:	60 91 08 3e 	lds	r22, 0x3E08	; 0x803e08 <BatteryLevelCounter+0x4>
      ce:	70 91 09 3e 	lds	r23, 0x3E09	; 0x803e09 <BatteryLevelCounter+0x5>
      d2:	80 91 0a 3e 	lds	r24, 0x3E0A	; 0x803e0a <BatteryLevelCounter+0x6>
      d6:	90 91 0b 3e 	lds	r25, 0x3E0B	; 0x803e0b <BatteryLevelCounter+0x7>
      da:	ff d8       	rcall	.-3586   	; 0xfffff2da <__eeprom_end+0xff7ef2da>
      dc:	6b 01       	movw	r12, r22
      de:	7c 01       	movw	r14, r24
      e0:	c5 36       	cpi	r28, 0x65	; 101
      e2:	58 f4       	brcc	.+22     	; 0xfa <main+0x4e>
      e4:	6c 2f       	mov	r22, r28
      e6:	70 e0       	ldi	r23, 0x00	; 0
      e8:	80 e0       	ldi	r24, 0x00	; 0
      ea:	90 e0       	ldi	r25, 0x00	; 0
      ec:	b9 d8       	rcall	.-3726   	; 0xfffff260 <__eeprom_end+0xff7ef260>
      ee:	20 e0       	ldi	r18, 0x00	; 0
      f0:	30 e0       	ldi	r19, 0x00	; 0
      f2:	48 ec       	ldi	r20, 0xC8	; 200
      f4:	52 e4       	ldi	r21, 0x42	; 66
      f6:	06 d8       	rcall	.-4084   	; 0xfffff104 <__eeprom_end+0xff7ef104>
      f8:	04 c0       	rjmp	.+8      	; 0x102 <main+0x56>
      fa:	60 e0       	ldi	r22, 0x00	; 0
      fc:	70 e0       	ldi	r23, 0x00	; 0
      fe:	80 e8       	ldi	r24, 0x80	; 128
     100:	9f e3       	ldi	r25, 0x3F	; 63
     102:	a7 01       	movw	r20, r14
     104:	96 01       	movw	r18, r12
     106:	88 d9       	rcall	.-3312   	; 0xfffff418 <__eeprom_end+0xff7ef418>
     108:	74 d8       	rcall	.-3864   	; 0xfffff1f2 <__eeprom_end+0xff7ef1f2>
     10a:	20 93 04 3e 	sts	0x3E04, r18	; 0x803e04 <BatteryLevelCounter>
     10e:	30 93 05 3e 	sts	0x3E05, r19	; 0x803e05 <BatteryLevelCounter+0x1>
     112:	40 93 06 3e 	sts	0x3E06, r20	; 0x803e06 <BatteryLevelCounter+0x2>
     116:	50 93 07 3e 	sts	0x3E07, r21	; 0x803e07 <BatteryLevelCounter+0x3>
     11a:	60 93 08 3e 	sts	0x3E08, r22	; 0x803e08 <BatteryLevelCounter+0x4>
     11e:	70 93 09 3e 	sts	0x3E09, r23	; 0x803e09 <BatteryLevelCounter+0x5>
     122:	80 93 0a 3e 	sts	0x3E0A, r24	; 0x803e0a <BatteryLevelCounter+0x6>
     126:	90 93 0b 3e 	sts	0x3E0B, r25	; 0x803e0b <BatteryLevelCounter+0x7>
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTC.OUT |= (1 << pin);
	} else {
		VPORTC.OUT &= ~(1 << pin);
     12a:	89 b1       	in	r24, 0x09	; 9
     12c:	8f 7e       	andi	r24, 0xEF	; 239
     12e:	89 b9       	out	0x09, r24	; 9
 */
static inline void PORTA_pin_set_isc(const uint8_t pin, const PORT_ISC_t isc)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	*port_pin_ctrl = (*port_pin_ctrl & ~PORT_ISC_gm) | isc;
     130:	e3 e1       	ldi	r30, 0x13	; 19
     132:	f4 e0       	ldi	r31, 0x04	; 4
     134:	80 81       	ld	r24, Z
     136:	88 7f       	andi	r24, 0xF8	; 248
     138:	81 60       	ori	r24, 0x01	; 1
     13a:	80 83       	st	Z, r24
	DATA_set_level(false);
	CBT_set_isc(PORT_ISC_BOTHEDGES_gc);
	
	bool sensorState = false;
	uint8_t timeOut = 10;
	uint8_t debounce = 5;
     13c:	85 e0       	ldi	r24, 0x05	; 5
	
	DATA_set_level(false);
	CBT_set_isc(PORT_ISC_BOTHEDGES_gc);
	
	bool sensorState = false;
	uint8_t timeOut = 10;
     13e:	9a e0       	ldi	r25, 0x0A	; 10
	BatteryLevelCounter *= batVar > 100 ? 1 : (((float)batVar) / 100.0f);  
	
	DATA_set_level(false);
	CBT_set_isc(PORT_ISC_BOTHEDGES_gc);
	
	bool sensorState = false;
     140:	e0 e0       	ldi	r30, 0x00	; 0
	uint8_t timeOut = 10;
	uint8_t debounce = 5;
	while(--timeOut)
     142:	10 c0       	rjmp	.+32     	; 0x164 <main+0xb8>
	{
		if(!PSD1_get_level() && !PSD2_get_level())
     144:	15 99       	sbic	0x02, 5	; 2
     146:	0b c0       	rjmp	.+22     	; 0x15e <main+0xb2>
     148:	35 99       	sbic	0x06, 5	; 6
     14a:	0b c0       	rjmp	.+22     	; 0x162 <main+0xb6>
		{
			sensorState = debounce == 0;
     14c:	e1 e0       	ldi	r30, 0x01	; 1
     14e:	81 11       	cpse	r24, r1
     150:	e0 e0       	ldi	r30, 0x00	; 0
			debounce -= debounce > 0;
     152:	21 e0       	ldi	r18, 0x01	; 1
     154:	81 11       	cpse	r24, r1
     156:	01 c0       	rjmp	.+2      	; 0x15a <main+0xae>
     158:	20 e0       	ldi	r18, 0x00	; 0
     15a:	82 1b       	sub	r24, r18
     15c:	03 c0       	rjmp	.+6      	; 0x164 <main+0xb8>
		}
		else
			debounce = 5;
     15e:	85 e0       	ldi	r24, 0x05	; 5
     160:	01 c0       	rjmp	.+2      	; 0x164 <main+0xb8>
     162:	85 e0       	ldi	r24, 0x05	; 5
	CBT_set_isc(PORT_ISC_BOTHEDGES_gc);
	
	bool sensorState = false;
	uint8_t timeOut = 10;
	uint8_t debounce = 5;
	while(--timeOut)
     164:	91 50       	subi	r25, 0x01	; 1
     166:	71 f7       	brne	.-36     	; 0x144 <main+0x98>
			debounce -= debounce > 0;
		}
		else
			debounce = 5;
	}
	QTOUCHADC_REFERANCE_FILTER_P[0].FilterValue		  *= sensorState ? 2 : 1;
     168:	40 91 1b 3e 	lds	r20, 0x3E1B	; 0x803e1b <QTOUCHADC_REFERANCE_FILTER_P+0xf>
     16c:	50 91 1c 3e 	lds	r21, 0x3E1C	; 0x803e1c <QTOUCHADC_REFERANCE_FILTER_P+0x10>
     170:	ee 23       	and	r30, r30
     172:	19 f0       	breq	.+6      	; 0x17a <main+0xce>
     174:	82 e0       	ldi	r24, 0x02	; 2
     176:	90 e0       	ldi	r25, 0x00	; 0
     178:	02 c0       	rjmp	.+4      	; 0x17e <main+0xd2>
     17a:	81 e0       	ldi	r24, 0x01	; 1
     17c:	90 e0       	ldi	r25, 0x00	; 0
     17e:	ac e0       	ldi	r26, 0x0C	; 12
     180:	be e3       	ldi	r27, 0x3E	; 62
     182:	84 9f       	mul	r24, r20
     184:	90 01       	movw	r18, r0
     186:	85 9f       	mul	r24, r21
     188:	30 0d       	add	r19, r0
     18a:	94 9f       	mul	r25, r20
     18c:	30 0d       	add	r19, r0
     18e:	11 24       	eor	r1, r1
     190:	1f 96       	adiw	r26, 0x0f	; 15
     192:	2d 93       	st	X+, r18
     194:	3c 93       	st	X, r19
     196:	50 97       	sbiw	r26, 0x10	; 16
	QTOUCHADC_REFERANCE_FILTER_P[0].NegativeThreshold *= sensorState ? 2 : 1;
     198:	57 96       	adiw	r26, 0x17	; 23
     19a:	6d 91       	ld	r22, X+
     19c:	7d 91       	ld	r23, X+
     19e:	8d 91       	ld	r24, X+
     1a0:	9c 91       	ld	r25, X
     1a2:	5a 97       	sbiw	r26, 0x1a	; 26
     1a4:	ee 23       	and	r30, r30
     1a6:	29 f0       	breq	.+10     	; 0x1b2 <main+0x106>
     1a8:	22 e0       	ldi	r18, 0x02	; 2
     1aa:	30 e0       	ldi	r19, 0x00	; 0
     1ac:	40 e0       	ldi	r20, 0x00	; 0
     1ae:	50 e0       	ldi	r21, 0x00	; 0
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <main+0x10e>
     1b2:	21 e0       	ldi	r18, 0x01	; 1
     1b4:	30 e0       	ldi	r19, 0x00	; 0
     1b6:	40 e0       	ldi	r20, 0x00	; 0
     1b8:	50 e0       	ldi	r21, 0x00	; 0
     1ba:	cc e0       	ldi	r28, 0x0C	; 12
     1bc:	de e3       	ldi	r29, 0x3E	; 62
     1be:	99 d9       	rcall	.-3278   	; 0xfffff4f2 <__eeprom_end+0xff7ef4f2>
     1c0:	6f 8b       	std	Y+23, r22	; 0x17
     1c2:	78 8f       	std	Y+24, r23	; 0x18
     1c4:	89 8f       	std	Y+25, r24	; 0x19
     1c6:	9a 8f       	std	Y+26, r25	; 0x1a
	QTOUCHADC_REFERANCE_FILTER_P[0].EdgeValue		  *= sensorState ? 2 : 1;
     1c8:	49 89       	ldd	r20, Y+17	; 0x11
     1ca:	5a 89       	ldd	r21, Y+18	; 0x12
     1cc:	ee 23       	and	r30, r30
     1ce:	19 f0       	breq	.+6      	; 0x1d6 <main+0x12a>
     1d0:	82 e0       	ldi	r24, 0x02	; 2
     1d2:	90 e0       	ldi	r25, 0x00	; 0
     1d4:	02 c0       	rjmp	.+4      	; 0x1da <main+0x12e>
     1d6:	81 e0       	ldi	r24, 0x01	; 1
     1d8:	90 e0       	ldi	r25, 0x00	; 0
     1da:	ac e0       	ldi	r26, 0x0C	; 12
     1dc:	be e3       	ldi	r27, 0x3E	; 62
     1de:	84 9f       	mul	r24, r20
     1e0:	90 01       	movw	r18, r0
     1e2:	85 9f       	mul	r24, r21
     1e4:	30 0d       	add	r19, r0
     1e6:	94 9f       	mul	r25, r20
     1e8:	30 0d       	add	r19, r0
     1ea:	11 24       	eor	r1, r1
     1ec:	51 96       	adiw	r26, 0x11	; 17
     1ee:	2d 93       	st	X+, r18
     1f0:	3c 93       	st	X, r19
     1f2:	52 97       	sbiw	r26, 0x12	; 18
	QTOUCHADC_REFERANCE_FILTER_P[1].FilterValue		  *= sensorState ? 2 : 1;
     1f4:	d7 96       	adiw	r26, 0x37	; 55
     1f6:	4d 91       	ld	r20, X+
     1f8:	5c 91       	ld	r21, X
     1fa:	d8 97       	sbiw	r26, 0x38	; 56
     1fc:	ee 23       	and	r30, r30
     1fe:	19 f0       	breq	.+6      	; 0x206 <__DATA_REGION_LENGTH__+0x6>
     200:	82 e0       	ldi	r24, 0x02	; 2
     202:	90 e0       	ldi	r25, 0x00	; 0
     204:	02 c0       	rjmp	.+4      	; 0x20a <__DATA_REGION_LENGTH__+0xa>
     206:	81 e0       	ldi	r24, 0x01	; 1
     208:	90 e0       	ldi	r25, 0x00	; 0
     20a:	84 9f       	mul	r24, r20
     20c:	90 01       	movw	r18, r0
     20e:	85 9f       	mul	r24, r21
     210:	30 0d       	add	r19, r0
     212:	94 9f       	mul	r25, r20
     214:	30 0d       	add	r19, r0
     216:	11 24       	eor	r1, r1
     218:	20 93 43 3e 	sts	0x3E43, r18	; 0x803e43 <QTOUCHADC_REFERANCE_FILTER_P+0x37>
     21c:	30 93 44 3e 	sts	0x3E44, r19	; 0x803e44 <QTOUCHADC_REFERANCE_FILTER_P+0x38>
	QTOUCHADC_REFERANCE_FILTER_P[1].NegativeThreshold *= sensorState ? 2 : 1;
     220:	60 91 4b 3e 	lds	r22, 0x3E4B	; 0x803e4b <QTOUCHADC_REFERANCE_FILTER_P+0x3f>
     224:	70 91 4c 3e 	lds	r23, 0x3E4C	; 0x803e4c <QTOUCHADC_REFERANCE_FILTER_P+0x40>
     228:	80 91 4d 3e 	lds	r24, 0x3E4D	; 0x803e4d <QTOUCHADC_REFERANCE_FILTER_P+0x41>
     22c:	90 91 4e 3e 	lds	r25, 0x3E4E	; 0x803e4e <QTOUCHADC_REFERANCE_FILTER_P+0x42>
     230:	ee 23       	and	r30, r30
     232:	29 f0       	breq	.+10     	; 0x23e <__DATA_REGION_LENGTH__+0x3e>
     234:	22 e0       	ldi	r18, 0x02	; 2
     236:	30 e0       	ldi	r19, 0x00	; 0
     238:	40 e0       	ldi	r20, 0x00	; 0
     23a:	50 e0       	ldi	r21, 0x00	; 0
     23c:	04 c0       	rjmp	.+8      	; 0x246 <__DATA_REGION_LENGTH__+0x46>
     23e:	21 e0       	ldi	r18, 0x01	; 1
     240:	30 e0       	ldi	r19, 0x00	; 0
     242:	40 e0       	ldi	r20, 0x00	; 0
     244:	50 e0       	ldi	r21, 0x00	; 0
     246:	55 d9       	rcall	.-3414   	; 0xfffff4f2 <__eeprom_end+0xff7ef4f2>
     248:	60 93 4b 3e 	sts	0x3E4B, r22	; 0x803e4b <QTOUCHADC_REFERANCE_FILTER_P+0x3f>
     24c:	70 93 4c 3e 	sts	0x3E4C, r23	; 0x803e4c <QTOUCHADC_REFERANCE_FILTER_P+0x40>
     250:	80 93 4d 3e 	sts	0x3E4D, r24	; 0x803e4d <QTOUCHADC_REFERANCE_FILTER_P+0x41>
     254:	90 93 4e 3e 	sts	0x3E4E, r25	; 0x803e4e <QTOUCHADC_REFERANCE_FILTER_P+0x42>
	QTOUCHADC_REFERANCE_FILTER_P[1].EdgeValue		  *= sensorState ? 2 : 1;
     258:	40 91 45 3e 	lds	r20, 0x3E45	; 0x803e45 <QTOUCHADC_REFERANCE_FILTER_P+0x39>
     25c:	50 91 46 3e 	lds	r21, 0x3E46	; 0x803e46 <QTOUCHADC_REFERANCE_FILTER_P+0x3a>
     260:	ee 23       	and	r30, r30
     262:	19 f0       	breq	.+6      	; 0x26a <__DATA_REGION_LENGTH__+0x6a>
     264:	82 e0       	ldi	r24, 0x02	; 2
     266:	90 e0       	ldi	r25, 0x00	; 0
     268:	02 c0       	rjmp	.+4      	; 0x26e <__DATA_REGION_LENGTH__+0x6e>
     26a:	81 e0       	ldi	r24, 0x01	; 1
     26c:	90 e0       	ldi	r25, 0x00	; 0
     26e:	84 9f       	mul	r24, r20
     270:	90 01       	movw	r18, r0
     272:	85 9f       	mul	r24, r21
     274:	30 0d       	add	r19, r0
     276:	94 9f       	mul	r25, r20
     278:	30 0d       	add	r19, r0
     27a:	11 24       	eor	r1, r1
     27c:	20 93 45 3e 	sts	0x3E45, r18	; 0x803e45 <QTOUCHADC_REFERANCE_FILTER_P+0x39>
     280:	30 93 46 3e 	sts	0x3E46, r19	; 0x803e46 <QTOUCHADC_REFERANCE_FILTER_P+0x3a>
	
	
	payloadBuffer[payloadBufferStartByte + 0] = SIGROW_SERNUM7;
     284:	80 91 0a 11 	lds	r24, 0x110A	; 0x80110a <payloadBufferStartByte+0x7f7ad6>
     288:	ed e5       	ldi	r30, 0x5D	; 93
     28a:	fe e3       	ldi	r31, 0x3E	; 62
     28c:	86 83       	std	Z+6, r24	; 0x06
	payloadBuffer[payloadBufferStartByte + 1] = SIGROW_SERNUM8;
     28e:	80 91 0b 11 	lds	r24, 0x110B	; 0x80110b <payloadBufferStartByte+0x7f7ad7>
     292:	87 83       	std	Z+7, r24	; 0x07
	payloadBuffer[payloadBufferStartByte + 2] = SIGROW_SERNUM9;
     294:	80 91 0c 11 	lds	r24, 0x110C	; 0x80110c <payloadBufferStartByte+0x7f7ad8>
     298:	80 87       	std	Z+8, r24	; 0x08
	SX1243Init(&payloadBuffer[0], sizeof(payloadBuffer), payloadBufferStartByte);
     29a:	46 e0       	ldi	r20, 0x06	; 6
     29c:	60 e1       	ldi	r22, 0x10	; 16
     29e:	cf 01       	movw	r24, r30
     2a0:	02 d6       	rcall	.+3076   	; 0xea6 <SX1243Init>
	

	/* Replace with your application code */
	while (1) 
	{
		BatteryLevelCounter -= BAT_ADC_CONSTANT;
     2a2:	20 91 04 3e 	lds	r18, 0x3E04	; 0x803e04 <BatteryLevelCounter>
     2a6:	30 91 05 3e 	lds	r19, 0x3E05	; 0x803e05 <BatteryLevelCounter+0x1>
     2aa:	40 91 06 3e 	lds	r20, 0x3E06	; 0x803e06 <BatteryLevelCounter+0x2>
     2ae:	50 91 07 3e 	lds	r21, 0x3E07	; 0x803e07 <BatteryLevelCounter+0x3>
     2b2:	60 91 08 3e 	lds	r22, 0x3E08	; 0x803e08 <BatteryLevelCounter+0x4>
     2b6:	70 91 09 3e 	lds	r23, 0x3E09	; 0x803e09 <BatteryLevelCounter+0x5>
     2ba:	80 91 0a 3e 	lds	r24, 0x3E0A	; 0x803e0a <BatteryLevelCounter+0x6>
     2be:	90 91 0b 3e 	lds	r25, 0x3E0B	; 0x803e0b <BatteryLevelCounter+0x7>
     2c2:	ad ef       	ldi	r26, 0xFD	; 253
     2c4:	9d d9       	rcall	.-3270   	; 0xfffff600 <__eeprom_end+0xff7ef600>
     2c6:	20 93 04 3e 	sts	0x3E04, r18	; 0x803e04 <BatteryLevelCounter>
     2ca:	30 93 05 3e 	sts	0x3E05, r19	; 0x803e05 <BatteryLevelCounter+0x1>
     2ce:	40 93 06 3e 	sts	0x3E06, r20	; 0x803e06 <BatteryLevelCounter+0x2>
     2d2:	50 93 07 3e 	sts	0x3E07, r21	; 0x803e07 <BatteryLevelCounter+0x3>
     2d6:	60 93 08 3e 	sts	0x3E08, r22	; 0x803e08 <BatteryLevelCounter+0x4>
     2da:	70 93 09 3e 	sts	0x3E09, r23	; 0x803e09 <BatteryLevelCounter+0x5>
     2de:	80 93 0a 3e 	sts	0x3E0A, r24	; 0x803e0a <BatteryLevelCounter+0x6>
     2e2:	90 93 0b 3e 	sts	0x3E0B, r25	; 0x803e0b <BatteryLevelCounter+0x7>
static inline void PORTA_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
     2e6:	24 e1       	ldi	r18, 0x14	; 20
     2e8:	34 e0       	ldi	r19, 0x04	; 4
     2ea:	f9 01       	movw	r30, r18
     2ec:	80 81       	ld	r24, Z
     2ee:	88 60       	ori	r24, 0x08	; 8
     2f0:	80 83       	st	Z, r24
static inline void PORTB_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTB + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
     2f2:	c4 e3       	ldi	r28, 0x34	; 52
     2f4:	d4 e0       	ldi	r29, 0x04	; 4
     2f6:	88 81       	ld	r24, Y
     2f8:	88 60       	ori	r24, 0x08	; 8
     2fa:	88 83       	st	Y, r24
static inline void PORTA_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
     2fc:	a5 e1       	ldi	r26, 0x15	; 21
     2fe:	b4 e0       	ldi	r27, 0x04	; 4
     300:	8c 91       	ld	r24, X
     302:	88 60       	ori	r24, 0x08	; 8
     304:	8c 93       	st	X, r24
static inline void PORTB_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTB + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
     306:	45 e3       	ldi	r20, 0x35	; 53
     308:	54 e0       	ldi	r21, 0x04	; 4
     30a:	fa 01       	movw	r30, r20
     30c:	80 81       	ld	r24, Z
     30e:	88 60       	ori	r24, 0x08	; 8
     310:	80 83       	st	Z, r24
 *
 * Reads the level on pins connected to a port
 */
static inline bool PORTA_get_pin_level(const uint8_t pin)
{
	return VPORTA.IN & (1 << pin);
     312:	92 b0       	in	r9, 0x02	; 2
		SB1_set_pull_mode(PORT_PULL_UP);
		SB2_set_pull_mode(PORT_PULL_UP);
		PSD1_set_pull_mode(PORT_PULL_UP);
		PSD2_set_pull_mode(PORT_PULL_UP);
		
		uint8_t In_SB1  = !SB1_get_level();
     314:	96 94       	lsr	r9
     316:	96 94       	lsr	r9
     318:	96 94       	lsr	r9
     31a:	96 94       	lsr	r9
     31c:	81 e0       	ldi	r24, 0x01	; 1
     31e:	99 2d       	mov	r25, r9
     320:	98 27       	eor	r25, r24
     322:	91 70       	andi	r25, 0x01	; 1
     324:	29 2e       	mov	r2, r25
 *
 * Reads the level on pins connected to a port
 */
static inline bool PORTB_get_pin_level(const uint8_t pin)
{
	return VPORTB.IN & (1 << pin);
     326:	86 b0       	in	r8, 0x06	; 6
		uint8_t In_SB2  = !SB2_get_level();
     328:	86 94       	lsr	r8
     32a:	86 94       	lsr	r8
     32c:	86 94       	lsr	r8
     32e:	86 94       	lsr	r8
     330:	98 2d       	mov	r25, r8
     332:	98 27       	eor	r25, r24
     334:	91 70       	andi	r25, 0x01	; 1
     336:	39 2e       	mov	r3, r25
 *
 * Reads the level on pins connected to a port
 */
static inline bool PORTA_get_pin_level(const uint8_t pin)
{
	return VPORTA.IN & (1 << pin);
     338:	62 b0       	in	r6, 0x02	; 2
		uint8_t	In_PSD1 = !PSD1_get_level();
     33a:	66 94       	lsr	r6
     33c:	66 94       	lsr	r6
     33e:	66 94       	lsr	r6
     340:	66 94       	lsr	r6
     342:	66 94       	lsr	r6
     344:	96 2d       	mov	r25, r6
     346:	98 27       	eor	r25, r24
     348:	91 70       	andi	r25, 0x01	; 1
     34a:	69 2e       	mov	r6, r25
 *
 * Reads the level on pins connected to a port
 */
static inline bool PORTB_get_pin_level(const uint8_t pin)
{
	return VPORTB.IN & (1 << pin);
     34c:	76 b0       	in	r7, 0x06	; 6
		uint8_t In_PSD2 = !PSD2_get_level();
     34e:	76 94       	lsr	r7
     350:	76 94       	lsr	r7
     352:	76 94       	lsr	r7
     354:	76 94       	lsr	r7
     356:	76 94       	lsr	r7
     358:	87 25       	eor	r24, r7
     35a:	81 70       	andi	r24, 0x01	; 1
     35c:	78 2e       	mov	r7, r24
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
	} else if (pull_mode == PORT_PULL_OFF) {
		*port_pin_ctrl &= ~PORT_PULLUPEN_bm;
     35e:	f9 01       	movw	r30, r18
     360:	80 81       	ld	r24, Z
     362:	87 7f       	andi	r24, 0xF7	; 247
     364:	80 83       	st	Z, r24
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTB + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
	} else if (pull_mode == PORT_PULL_OFF) {
		*port_pin_ctrl &= ~PORT_PULLUPEN_bm;
     366:	88 81       	ld	r24, Y
     368:	87 7f       	andi	r24, 0xF7	; 247
     36a:	88 83       	st	Y, r24
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
	} else if (pull_mode == PORT_PULL_OFF) {
		*port_pin_ctrl &= ~PORT_PULLUPEN_bm;
     36c:	8c 91       	ld	r24, X
     36e:	87 7f       	andi	r24, 0xF7	; 247
     370:	8c 93       	st	X, r24
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTB + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
	} else if (pull_mode == PORT_PULL_OFF) {
		*port_pin_ctrl &= ~PORT_PULLUPEN_bm;
     372:	fa 01       	movw	r30, r20
     374:	80 81       	ld	r24, Z
     376:	87 7f       	andi	r24, 0xF7	; 247
     378:	80 83       	st	Z, r24
		SB2_set_pull_mode(PORT_PULL_OFF);
		PSD1_set_pull_mode(PORT_PULL_OFF);
		PSD2_set_pull_mode(PORT_PULL_OFF);
		
		//ADC ENABLE
		ADC_0_enable();
     37a:	db d3       	rcall	.+1974   	; 0xb32 <ADC_0_enable>
		TOUCH_GetSensorValue(0, false);
     37c:	60 e0       	ldi	r22, 0x00	; 0
     37e:	80 e0       	ldi	r24, 0x00	; 0
     380:	4f d6       	rcall	.+3230   	; 0x1020 <TOUCH_GetSensorValue>
		
		/*************************************************************************************************/
		/* KALKMA ANINDA OLUÞAN GEÇÝKME ÝÇÝN IRR FILTRE DEÐERLERÝ OTOMATÝK GÜNCELLENEN YAZILIM YAPILACAK */
		/*************************************************************************************************/
		
		for(uint8_t j = 0; j < 2; j++)
     382:	10 e0       	ldi	r17, 0x00	; 0
     384:	20 c2       	rjmp	.+1088   	; 0x7c6 <__LOCK_REGION_LENGTH__+0x3c6>
		{
			QTOUCHADC_REFERANCE_FILTER_P[j].LoopCycle = SAMPLE_COUNT;
     386:	c1 2f       	mov	r28, r17
     388:	d0 e0       	ldi	r29, 0x00	; 0
     38a:	88 e2       	ldi	r24, 0x28	; 40
     38c:	8c 9f       	mul	r24, r28
     38e:	f0 01       	movw	r30, r0
     390:	8d 9f       	mul	r24, r29
     392:	f0 0d       	add	r31, r0
     394:	11 24       	eor	r1, r1
     396:	e4 5f       	subi	r30, 0xF4	; 244
     398:	f1 4c       	sbci	r31, 0xC1	; 193
     39a:	80 e4       	ldi	r24, 0x40	; 64
     39c:	90 e0       	ldi	r25, 0x00	; 0
     39e:	84 a3       	std	Z+36, r24	; 0x24
     3a0:	95 a3       	std	Z+37, r25	; 0x25
			QTOUCHADC_REFERANCE_FILTER_P[j].RawAdc = 0;
     3a2:	10 a2       	std	Z+32, r1	; 0x20
     3a4:	11 a2       	std	Z+33, r1	; 0x21
     3a6:	12 a2       	std	Z+34, r1	; 0x22
     3a8:	13 a2       	std	Z+35, r1	; 0x23
			while(--QTOUCHADC_REFERANCE_FILTER_P[j].LoopCycle)
     3aa:	20 c0       	rjmp	.+64     	; 0x3ec <__DATA_REGION_LENGTH__+0x1ec>
			{
				QTOUCHADC_REFERANCE_FILTER_P[j].RawAdc += TOUCH_GetSensorValue(j, false) - TOUCH_GetSensorValue(j, true);
     3ac:	60 e0       	ldi	r22, 0x00	; 0
     3ae:	81 2f       	mov	r24, r17
     3b0:	37 d6       	rcall	.+3182   	; 0x1020 <TOUCH_GetSensorValue>
     3b2:	6b 01       	movw	r12, r22
     3b4:	7c 01       	movw	r14, r24
     3b6:	61 e0       	ldi	r22, 0x01	; 1
     3b8:	81 2f       	mov	r24, r17
     3ba:	32 d6       	rcall	.+3172   	; 0x1020 <TOUCH_GetSensorValue>
     3bc:	c6 1a       	sub	r12, r22
     3be:	d7 0a       	sbc	r13, r23
     3c0:	e8 0a       	sbc	r14, r24
     3c2:	f9 0a       	sbc	r15, r25
     3c4:	88 e2       	ldi	r24, 0x28	; 40
     3c6:	8c 9f       	mul	r24, r28
     3c8:	f0 01       	movw	r30, r0
     3ca:	8d 9f       	mul	r24, r29
     3cc:	f0 0d       	add	r31, r0
     3ce:	11 24       	eor	r1, r1
     3d0:	e4 5f       	subi	r30, 0xF4	; 244
     3d2:	f1 4c       	sbci	r31, 0xC1	; 193
     3d4:	80 a1       	ldd	r24, Z+32	; 0x20
     3d6:	91 a1       	ldd	r25, Z+33	; 0x21
     3d8:	a2 a1       	ldd	r26, Z+34	; 0x22
     3da:	b3 a1       	ldd	r27, Z+35	; 0x23
     3dc:	c8 0e       	add	r12, r24
     3de:	d9 1e       	adc	r13, r25
     3e0:	ea 1e       	adc	r14, r26
     3e2:	fb 1e       	adc	r15, r27
     3e4:	c0 a2       	std	Z+32, r12	; 0x20
     3e6:	d1 a2       	std	Z+33, r13	; 0x21
     3e8:	e2 a2       	std	Z+34, r14	; 0x22
     3ea:	f3 a2       	std	Z+35, r15	; 0x23
		
		for(uint8_t j = 0; j < 2; j++)
		{
			QTOUCHADC_REFERANCE_FILTER_P[j].LoopCycle = SAMPLE_COUNT;
			QTOUCHADC_REFERANCE_FILTER_P[j].RawAdc = 0;
			while(--QTOUCHADC_REFERANCE_FILTER_P[j].LoopCycle)
     3ec:	88 e2       	ldi	r24, 0x28	; 40
     3ee:	8c 9f       	mul	r24, r28
     3f0:	f0 01       	movw	r30, r0
     3f2:	8d 9f       	mul	r24, r29
     3f4:	f0 0d       	add	r31, r0
     3f6:	11 24       	eor	r1, r1
     3f8:	e4 5f       	subi	r30, 0xF4	; 244
     3fa:	f1 4c       	sbci	r31, 0xC1	; 193
     3fc:	84 a1       	ldd	r24, Z+36	; 0x24
     3fe:	95 a1       	ldd	r25, Z+37	; 0x25
     400:	01 97       	sbiw	r24, 0x01	; 1
     402:	84 a3       	std	Z+36, r24	; 0x24
     404:	95 a3       	std	Z+37, r25	; 0x25
     406:	89 2b       	or	r24, r25
     408:	89 f6       	brne	.-94     	; 0x3ac <__DATA_REGION_LENGTH__+0x1ac>
			{
				QTOUCHADC_REFERANCE_FILTER_P[j].RawAdc += TOUCH_GetSensorValue(j, false) - TOUCH_GetSensorValue(j, true);
			}
			QTOUCHADC_REFERANCE_FILTER_P[j].RawValue  = (QTOUCHADC_REFERANCE_FILTER_P[j].RawValue  >> QTOUCHADC_REFERANCE_FILTER_P[j].AlphaDivider) * QTOUCHADC_REFERANCE_FILTER_P[j].AlphaMultiplier + 
     40a:	88 e2       	ldi	r24, 0x28	; 40
     40c:	8c 9f       	mul	r24, r28
     40e:	f0 01       	movw	r30, r0
     410:	8d 9f       	mul	r24, r29
     412:	f0 0d       	add	r31, r0
     414:	11 24       	eor	r1, r1
     416:	e4 5f       	subi	r30, 0xF4	; 244
     418:	f1 4c       	sbci	r31, 0xC1	; 193
     41a:	44 8d       	ldd	r20, Z+28	; 0x1c
     41c:	55 8d       	ldd	r21, Z+29	; 0x1d
     41e:	66 8d       	ldd	r22, Z+30	; 0x1e
     420:	77 8d       	ldd	r23, Z+31	; 0x1f
     422:	86 a1       	ldd	r24, Z+38	; 0x26
     424:	e8 2e       	mov	r14, r24
     426:	f1 2c       	mov	r15, r1
     428:	9a 01       	movw	r18, r20
     42a:	ab 01       	movw	r20, r22
     42c:	04 c0       	rjmp	.+8      	; 0x436 <__LOCK_REGION_LENGTH__+0x36>
     42e:	55 95       	asr	r21
     430:	47 95       	ror	r20
     432:	37 95       	ror	r19
     434:	27 95       	ror	r18
     436:	8a 95       	dec	r24
     438:	d2 f7       	brpl	.-12     	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>
     43a:	a7 a1       	ldd	r26, Z+39	; 0x27
     43c:	b0 e0       	ldi	r27, 0x00	; 0
     43e:	68 d8       	rcall	.-3888   	; 0xfffff510 <__eeprom_end+0xff7ef510>
														(QTOUCHADC_REFERANCE_FILTER_P[j].RawAdc    >> (SAMPLE_DIVIDER + QTOUCHADC_REFERANCE_FILTER_P[j].AlphaDivider));
     440:	80 a0       	ldd	r8, Z+32	; 0x20
     442:	91 a0       	ldd	r9, Z+33	; 0x21
     444:	a2 a0       	ldd	r10, Z+34	; 0x22
     446:	b3 a0       	ldd	r11, Z+35	; 0x23
     448:	2f ef       	ldi	r18, 0xFF	; 255
     44a:	e2 1a       	sub	r14, r18
     44c:	f2 0a       	sbc	r15, r18
     44e:	a5 01       	movw	r20, r10
     450:	94 01       	movw	r18, r8
     452:	04 c0       	rjmp	.+8      	; 0x45c <__LOCK_REGION_LENGTH__+0x5c>
     454:	55 95       	asr	r21
     456:	47 95       	ror	r20
     458:	37 95       	ror	r19
     45a:	27 95       	ror	r18
     45c:	ea 94       	dec	r14
     45e:	d2 f7       	brpl	.-12     	; 0x454 <__LOCK_REGION_LENGTH__+0x54>
			QTOUCHADC_REFERANCE_FILTER_P[j].RawAdc = 0;
			while(--QTOUCHADC_REFERANCE_FILTER_P[j].LoopCycle)
			{
				QTOUCHADC_REFERANCE_FILTER_P[j].RawAdc += TOUCH_GetSensorValue(j, false) - TOUCH_GetSensorValue(j, true);
			}
			QTOUCHADC_REFERANCE_FILTER_P[j].RawValue  = (QTOUCHADC_REFERANCE_FILTER_P[j].RawValue  >> QTOUCHADC_REFERANCE_FILTER_P[j].AlphaDivider) * QTOUCHADC_REFERANCE_FILTER_P[j].AlphaMultiplier + 
     460:	dc 01       	movw	r26, r24
     462:	cb 01       	movw	r24, r22
     464:	82 0f       	add	r24, r18
     466:	93 1f       	adc	r25, r19
     468:	a4 1f       	adc	r26, r20
     46a:	b5 1f       	adc	r27, r21
     46c:	84 8f       	std	Z+28, r24	; 0x1c
     46e:	95 8f       	std	Z+29, r25	; 0x1d
     470:	a6 8f       	std	Z+30, r26	; 0x1e
     472:	b7 8f       	std	Z+31, r27	; 0x1f
														(QTOUCHADC_REFERANCE_FILTER_P[j].RawAdc    >> (SAMPLE_DIVIDER + QTOUCHADC_REFERANCE_FILTER_P[j].AlphaDivider));

			if(QTOUCHADC_REFERANCE_FILTER_P[j].Enable)
     474:	20 81       	ld	r18, Z
     476:	22 23       	and	r18, r18
     478:	09 f4       	brne	.+2      	; 0x47c <__LOCK_REGION_LENGTH__+0x7c>
     47a:	87 c1       	rjmp	.+782    	; 0x78a <__LOCK_REGION_LENGTH__+0x38a>
			{
				QTOUCHADC_REFERANCE_FILTER_P[j].CurrentValue = QTOUCHADC_REFERANCE_FILTER_P[j].RawValue - QTOUCHADC_REFERANCE_FILTER_P[j].ADCReferance;
     47c:	28 e2       	ldi	r18, 0x28	; 40
     47e:	2c 9f       	mul	r18, r28
     480:	f0 01       	movw	r30, r0
     482:	2d 9f       	mul	r18, r29
     484:	f0 0d       	add	r31, r0
     486:	11 24       	eor	r1, r1
     488:	e4 5f       	subi	r30, 0xF4	; 244
     48a:	f1 4c       	sbci	r31, 0xC1	; 193
     48c:	c3 88       	ldd	r12, Z+19	; 0x13
     48e:	d4 88       	ldd	r13, Z+20	; 0x14
     490:	e5 88       	ldd	r14, Z+21	; 0x15
     492:	f6 88       	ldd	r15, Z+22	; 0x16
     494:	8c 19       	sub	r24, r12
     496:	9d 09       	sbc	r25, r13
     498:	ae 09       	sbc	r26, r14
     49a:	bf 09       	sbc	r27, r15
     49c:	82 83       	std	Z+2, r24	; 0x02
     49e:	93 83       	std	Z+3, r25	; 0x03
     4a0:	a4 83       	std	Z+4, r26	; 0x04
     4a2:	b5 83       	std	Z+5, r27	; 0x05
				
				if(QTOUCHADC_REFERANCE_FILTER_P[j].CurrentValue >= QTOUCHADC_REFERANCE_FILTER_P[j].EdgeValue)
     4a4:	c1 88       	ldd	r12, Z+17	; 0x11
     4a6:	d2 88       	ldd	r13, Z+18	; 0x12
     4a8:	0d 2c       	mov	r0, r13
     4aa:	00 0c       	add	r0, r0
     4ac:	ee 08       	sbc	r14, r14
     4ae:	ff 08       	sbc	r15, r15
     4b0:	8c 15       	cp	r24, r12
     4b2:	9d 05       	cpc	r25, r13
     4b4:	ae 05       	cpc	r26, r14
     4b6:	bf 05       	cpc	r27, r15
     4b8:	fc f0       	brlt	.+62     	; 0x4f8 <__LOCK_REGION_LENGTH__+0xf8>
				{
					QTOUCHADC_REFERANCE_FILTER_P[j].ADCReferance = QTOUCHADC_REFERANCE_FILTER_P[j].RawValue - QTOUCHADC_REFERANCE_FILTER_P[j].EdgeValue;
     4ba:	88 e2       	ldi	r24, 0x28	; 40
     4bc:	8c 9f       	mul	r24, r28
     4be:	f0 01       	movw	r30, r0
     4c0:	8d 9f       	mul	r24, r29
     4c2:	f0 0d       	add	r31, r0
     4c4:	11 24       	eor	r1, r1
     4c6:	e4 5f       	subi	r30, 0xF4	; 244
     4c8:	f1 4c       	sbci	r31, 0xC1	; 193
     4ca:	84 8d       	ldd	r24, Z+28	; 0x1c
     4cc:	95 8d       	ldd	r25, Z+29	; 0x1d
     4ce:	a6 8d       	ldd	r26, Z+30	; 0x1e
     4d0:	b7 8d       	ldd	r27, Z+31	; 0x1f
     4d2:	ac 01       	movw	r20, r24
     4d4:	bd 01       	movw	r22, r26
     4d6:	4c 19       	sub	r20, r12
     4d8:	5d 09       	sbc	r21, r13
     4da:	6e 09       	sbc	r22, r14
     4dc:	7f 09       	sbc	r23, r15
     4de:	43 8b       	std	Z+19, r20	; 0x13
     4e0:	54 8b       	std	Z+20, r21	; 0x14
     4e2:	65 8b       	std	Z+21, r22	; 0x15
     4e4:	76 8b       	std	Z+22, r23	; 0x16
					QTOUCHADC_REFERANCE_FILTER_P[j].Counter = 0;
     4e6:	11 82       	std	Z+1, r1	; 0x01
					QTOUCHADC_REFERANCE_FILTER_P[j].CurrentValue = QTOUCHADC_REFERANCE_FILTER_P[j].RawValue - QTOUCHADC_REFERANCE_FILTER_P[j].ADCReferance;
     4e8:	84 1b       	sub	r24, r20
     4ea:	95 0b       	sbc	r25, r21
     4ec:	a6 0b       	sbc	r26, r22
     4ee:	b7 0b       	sbc	r27, r23
     4f0:	82 83       	std	Z+2, r24	; 0x02
     4f2:	93 83       	std	Z+3, r25	; 0x03
     4f4:	a4 83       	std	Z+4, r26	; 0x04
     4f6:	b5 83       	std	Z+5, r27	; 0x05
				}
				if(QTOUCHADC_REFERANCE_FILTER_P[j].CurrentValue < QTOUCHADC_REFERANCE_FILTER_P[j].NegativeThreshold)
     4f8:	88 e2       	ldi	r24, 0x28	; 40
     4fa:	8c 9f       	mul	r24, r28
     4fc:	f0 01       	movw	r30, r0
     4fe:	8d 9f       	mul	r24, r29
     500:	f0 0d       	add	r31, r0
     502:	11 24       	eor	r1, r1
     504:	e4 5f       	subi	r30, 0xF4	; 244
     506:	f1 4c       	sbci	r31, 0xC1	; 193
     508:	82 81       	ldd	r24, Z+2	; 0x02
     50a:	93 81       	ldd	r25, Z+3	; 0x03
     50c:	a4 81       	ldd	r26, Z+4	; 0x04
     50e:	b5 81       	ldd	r27, Z+5	; 0x05
     510:	47 89       	ldd	r20, Z+23	; 0x17
     512:	50 8d       	ldd	r21, Z+24	; 0x18
     514:	61 8d       	ldd	r22, Z+25	; 0x19
     516:	72 8d       	ldd	r23, Z+26	; 0x1a
     518:	84 17       	cp	r24, r20
     51a:	95 07       	cpc	r25, r21
     51c:	a6 07       	cpc	r26, r22
     51e:	b7 07       	cpc	r27, r23
     520:	b4 f4       	brge	.+44     	; 0x54e <__LOCK_REGION_LENGTH__+0x14e>
				{
					QTOUCHADC_REFERANCE_FILTER_P[j].ADCReferance = QTOUCHADC_REFERANCE_FILTER_P[j].RawValue;
     522:	88 e2       	ldi	r24, 0x28	; 40
     524:	8c 9f       	mul	r24, r28
     526:	f0 01       	movw	r30, r0
     528:	8d 9f       	mul	r24, r29
     52a:	f0 0d       	add	r31, r0
     52c:	11 24       	eor	r1, r1
     52e:	e4 5f       	subi	r30, 0xF4	; 244
     530:	f1 4c       	sbci	r31, 0xC1	; 193
     532:	84 8d       	ldd	r24, Z+28	; 0x1c
     534:	95 8d       	ldd	r25, Z+29	; 0x1d
     536:	a6 8d       	ldd	r26, Z+30	; 0x1e
     538:	b7 8d       	ldd	r27, Z+31	; 0x1f
     53a:	83 8b       	std	Z+19, r24	; 0x13
     53c:	94 8b       	std	Z+20, r25	; 0x14
     53e:	a5 8b       	std	Z+21, r26	; 0x15
     540:	b6 8b       	std	Z+22, r27	; 0x16
					QTOUCHADC_REFERANCE_FILTER_P[j].Counter = 0;
     542:	11 82       	std	Z+1, r1	; 0x01
					QTOUCHADC_REFERANCE_FILTER_P[j].CurrentValue = 0;
     544:	12 82       	std	Z+2, r1	; 0x02
     546:	13 82       	std	Z+3, r1	; 0x03
     548:	14 82       	std	Z+4, r1	; 0x04
     54a:	15 82       	std	Z+5, r1	; 0x05
     54c:	1e c1       	rjmp	.+572    	; 0x78a <__LOCK_REGION_LENGTH__+0x38a>
				}
				else if(!QTOUCHADC_REFERANCE_FILTER_P[j].Calibrate)
     54e:	28 e2       	ldi	r18, 0x28	; 40
     550:	2c 9f       	mul	r18, r28
     552:	f0 01       	movw	r30, r0
     554:	2d 9f       	mul	r18, r29
     556:	f0 0d       	add	r31, r0
     558:	11 24       	eor	r1, r1
     55a:	e4 5f       	subi	r30, 0xF4	; 244
     55c:	f1 4c       	sbci	r31, 0xC1	; 193
     55e:	23 8d       	ldd	r18, Z+27	; 0x1b
     560:	21 11       	cpse	r18, r1
     562:	8a c0       	rjmp	.+276    	; 0x678 <__LOCK_REGION_LENGTH__+0x278>
				{					
					QTOUCHADC_REFERANCE_FILTER_P[j].PeakValue = QTOUCHADC_REFERANCE_FILTER_P[j].PeakValue < QTOUCHADC_REFERANCE_FILTER_P[j].CurrentValue ? QTOUCHADC_REFERANCE_FILTER_P[j].CurrentValue : QTOUCHADC_REFERANCE_FILTER_P[j].PeakValue;
     564:	28 e2       	ldi	r18, 0x28	; 40
     566:	2c 9f       	mul	r18, r28
     568:	f0 01       	movw	r30, r0
     56a:	2d 9f       	mul	r18, r29
     56c:	f0 0d       	add	r31, r0
     56e:	11 24       	eor	r1, r1
     570:	e4 5f       	subi	r30, 0xF4	; 244
     572:	f1 4c       	sbci	r31, 0xC1	; 193
     574:	42 85       	ldd	r20, Z+10	; 0x0a
     576:	53 85       	ldd	r21, Z+11	; 0x0b
     578:	64 85       	ldd	r22, Z+12	; 0x0c
     57a:	75 85       	ldd	r23, Z+13	; 0x0d
     57c:	84 17       	cp	r24, r20
     57e:	95 07       	cpc	r25, r21
     580:	a6 07       	cpc	r26, r22
     582:	b7 07       	cpc	r27, r23
     584:	14 f4       	brge	.+4      	; 0x58a <__LOCK_REGION_LENGTH__+0x18a>
     586:	db 01       	movw	r26, r22
     588:	ca 01       	movw	r24, r20
     58a:	28 e2       	ldi	r18, 0x28	; 40
     58c:	2c 9f       	mul	r18, r28
     58e:	f0 01       	movw	r30, r0
     590:	2d 9f       	mul	r18, r29
     592:	f0 0d       	add	r31, r0
     594:	11 24       	eor	r1, r1
     596:	e4 5f       	subi	r30, 0xF4	; 244
     598:	f1 4c       	sbci	r31, 0xC1	; 193
     59a:	82 87       	std	Z+10, r24	; 0x0a
     59c:	93 87       	std	Z+11, r25	; 0x0b
     59e:	a4 87       	std	Z+12, r26	; 0x0c
     5a0:	b5 87       	std	Z+13, r27	; 0x0d
					QTOUCHADC_REFERANCE_FILTER_P[j].Counter += QTOUCHADC_REFERANCE_FILTER_P[j].Counter < QTOUCHADC_REFERANCE_FILTER_P[j].CounterLimit ? 1 : -QTOUCHADC_REFERANCE_FILTER_P[j].Counter;
     5a2:	81 81       	ldd	r24, Z+1	; 0x01
     5a4:	96 85       	ldd	r25, Z+14	; 0x0e
     5a6:	89 17       	cp	r24, r25
     5a8:	18 f0       	brcs	.+6      	; 0x5b0 <__LOCK_REGION_LENGTH__+0x1b0>
     5aa:	98 2f       	mov	r25, r24
     5ac:	91 95       	neg	r25
     5ae:	01 c0       	rjmp	.+2      	; 0x5b2 <__LOCK_REGION_LENGTH__+0x1b2>
     5b0:	91 e0       	ldi	r25, 0x01	; 1
     5b2:	89 0f       	add	r24, r25
     5b4:	98 e2       	ldi	r25, 0x28	; 40
     5b6:	9c 9f       	mul	r25, r28
     5b8:	f0 01       	movw	r30, r0
     5ba:	9d 9f       	mul	r25, r29
     5bc:	f0 0d       	add	r31, r0
     5be:	11 24       	eor	r1, r1
     5c0:	e4 5f       	subi	r30, 0xF4	; 244
     5c2:	f1 4c       	sbci	r31, 0xC1	; 193
     5c4:	81 83       	std	Z+1, r24	; 0x01
					if (QTOUCHADC_REFERANCE_FILTER_P[j].Counter == 0 && QTOUCHADC_REFERANCE_FILTER_P[j].PeakValue < QTOUCHADC_REFERANCE_FILTER_P[j].FilterValue)
     5c6:	81 11       	cpse	r24, r1
     5c8:	2f c0       	rjmp	.+94     	; 0x628 <__LOCK_REGION_LENGTH__+0x228>
     5ca:	88 e2       	ldi	r24, 0x28	; 40
     5cc:	8c 9f       	mul	r24, r28
     5ce:	f0 01       	movw	r30, r0
     5d0:	8d 9f       	mul	r24, r29
     5d2:	f0 0d       	add	r31, r0
     5d4:	11 24       	eor	r1, r1
     5d6:	e4 5f       	subi	r30, 0xF4	; 244
     5d8:	f1 4c       	sbci	r31, 0xC1	; 193
     5da:	42 85       	ldd	r20, Z+10	; 0x0a
     5dc:	53 85       	ldd	r21, Z+11	; 0x0b
     5de:	64 85       	ldd	r22, Z+12	; 0x0c
     5e0:	75 85       	ldd	r23, Z+13	; 0x0d
     5e2:	87 85       	ldd	r24, Z+15	; 0x0f
     5e4:	90 89       	ldd	r25, Z+16	; 0x10
     5e6:	09 2e       	mov	r0, r25
     5e8:	00 0c       	add	r0, r0
     5ea:	aa 0b       	sbc	r26, r26
     5ec:	bb 0b       	sbc	r27, r27
     5ee:	48 17       	cp	r20, r24
     5f0:	59 07       	cpc	r21, r25
     5f2:	6a 07       	cpc	r22, r26
     5f4:	7b 07       	cpc	r23, r27
     5f6:	c4 f4       	brge	.+48     	; 0x628 <__LOCK_REGION_LENGTH__+0x228>
					{
						QTOUCHADC_REFERANCE_FILTER_P[j].ADCReferance = QTOUCHADC_REFERANCE_FILTER_P[j].RawValue + QTOUCHADC_REFERANCE_FILTER_P[j].FilterValue;
     5f8:	28 e2       	ldi	r18, 0x28	; 40
     5fa:	2c 9f       	mul	r18, r28
     5fc:	f0 01       	movw	r30, r0
     5fe:	2d 9f       	mul	r18, r29
     600:	f0 0d       	add	r31, r0
     602:	11 24       	eor	r1, r1
     604:	e4 5f       	subi	r30, 0xF4	; 244
     606:	f1 4c       	sbci	r31, 0xC1	; 193
     608:	44 8d       	ldd	r20, Z+28	; 0x1c
     60a:	55 8d       	ldd	r21, Z+29	; 0x1d
     60c:	66 8d       	ldd	r22, Z+30	; 0x1e
     60e:	77 8d       	ldd	r23, Z+31	; 0x1f
     610:	84 0f       	add	r24, r20
     612:	95 1f       	adc	r25, r21
     614:	a6 1f       	adc	r26, r22
     616:	b7 1f       	adc	r27, r23
     618:	83 8b       	std	Z+19, r24	; 0x13
     61a:	94 8b       	std	Z+20, r25	; 0x14
     61c:	a5 8b       	std	Z+21, r26	; 0x15
     61e:	b6 8b       	std	Z+22, r27	; 0x16
						QTOUCHADC_REFERANCE_FILTER_P[j].CurrentValue = 0;
     620:	12 82       	std	Z+2, r1	; 0x02
     622:	13 82       	std	Z+3, r1	; 0x03
     624:	14 82       	std	Z+4, r1	; 0x04
     626:	15 82       	std	Z+5, r1	; 0x05
					}
					QTOUCHADC_REFERANCE_FILTER_P[j].PeakValue = QTOUCHADC_REFERANCE_FILTER_P[j].Counter == 0 ? 0 : QTOUCHADC_REFERANCE_FILTER_P[j].PeakValue;
     628:	88 e2       	ldi	r24, 0x28	; 40
     62a:	8c 9f       	mul	r24, r28
     62c:	f0 01       	movw	r30, r0
     62e:	8d 9f       	mul	r24, r29
     630:	f0 0d       	add	r31, r0
     632:	11 24       	eor	r1, r1
     634:	e4 5f       	subi	r30, 0xF4	; 244
     636:	f1 4c       	sbci	r31, 0xC1	; 193
     638:	81 81       	ldd	r24, Z+1	; 0x01
     63a:	88 23       	and	r24, r24
     63c:	69 f0       	breq	.+26     	; 0x658 <__LOCK_REGION_LENGTH__+0x258>
     63e:	88 e2       	ldi	r24, 0x28	; 40
     640:	8c 9f       	mul	r24, r28
     642:	f0 01       	movw	r30, r0
     644:	8d 9f       	mul	r24, r29
     646:	f0 0d       	add	r31, r0
     648:	11 24       	eor	r1, r1
     64a:	e4 5f       	subi	r30, 0xF4	; 244
     64c:	f1 4c       	sbci	r31, 0xC1	; 193
     64e:	42 85       	ldd	r20, Z+10	; 0x0a
     650:	53 85       	ldd	r21, Z+11	; 0x0b
     652:	64 85       	ldd	r22, Z+12	; 0x0c
     654:	75 85       	ldd	r23, Z+13	; 0x0d
     656:	03 c0       	rjmp	.+6      	; 0x65e <__LOCK_REGION_LENGTH__+0x25e>
     658:	40 e0       	ldi	r20, 0x00	; 0
     65a:	50 e0       	ldi	r21, 0x00	; 0
     65c:	ba 01       	movw	r22, r20
     65e:	88 e2       	ldi	r24, 0x28	; 40
     660:	8c 9f       	mul	r24, r28
     662:	f0 01       	movw	r30, r0
     664:	8d 9f       	mul	r24, r29
     666:	f0 0d       	add	r31, r0
     668:	11 24       	eor	r1, r1
     66a:	e4 5f       	subi	r30, 0xF4	; 244
     66c:	f1 4c       	sbci	r31, 0xC1	; 193
     66e:	42 87       	std	Z+10, r20	; 0x0a
     670:	53 87       	std	Z+11, r21	; 0x0b
     672:	64 87       	std	Z+12, r22	; 0x0c
     674:	75 87       	std	Z+13, r23	; 0x0d
     676:	89 c0       	rjmp	.+274    	; 0x78a <__LOCK_REGION_LENGTH__+0x38a>
				}
				else
				{
					QTOUCHADC_REFERANCE_FILTER_P[j].ADCReferance = QTOUCHADC_REFERANCE_FILTER_P[j].CurrentValue > QTOUCHADC_REFERANCE_FILTER_P[j].NegativeThreshold ? QTOUCHADC_REFERANCE_FILTER_P[j].RawValue : QTOUCHADC_REFERANCE_FILTER_P[j].ADCReferance;
     678:	48 17       	cp	r20, r24
     67a:	59 07       	cpc	r21, r25
     67c:	6a 07       	cpc	r22, r26
     67e:	7b 07       	cpc	r23, r27
     680:	6c f4       	brge	.+26     	; 0x69c <__LOCK_REGION_LENGTH__+0x29c>
     682:	88 e2       	ldi	r24, 0x28	; 40
     684:	8c 9f       	mul	r24, r28
     686:	f0 01       	movw	r30, r0
     688:	8d 9f       	mul	r24, r29
     68a:	f0 0d       	add	r31, r0
     68c:	11 24       	eor	r1, r1
     68e:	e4 5f       	subi	r30, 0xF4	; 244
     690:	f1 4c       	sbci	r31, 0xC1	; 193
     692:	44 8d       	ldd	r20, Z+28	; 0x1c
     694:	55 8d       	ldd	r21, Z+29	; 0x1d
     696:	66 8d       	ldd	r22, Z+30	; 0x1e
     698:	77 8d       	ldd	r23, Z+31	; 0x1f
     69a:	0c c0       	rjmp	.+24     	; 0x6b4 <__LOCK_REGION_LENGTH__+0x2b4>
     69c:	88 e2       	ldi	r24, 0x28	; 40
     69e:	8c 9f       	mul	r24, r28
     6a0:	f0 01       	movw	r30, r0
     6a2:	8d 9f       	mul	r24, r29
     6a4:	f0 0d       	add	r31, r0
     6a6:	11 24       	eor	r1, r1
     6a8:	e4 5f       	subi	r30, 0xF4	; 244
     6aa:	f1 4c       	sbci	r31, 0xC1	; 193
     6ac:	43 89       	ldd	r20, Z+19	; 0x13
     6ae:	54 89       	ldd	r21, Z+20	; 0x14
     6b0:	65 89       	ldd	r22, Z+21	; 0x15
     6b2:	76 89       	ldd	r23, Z+22	; 0x16
     6b4:	88 e2       	ldi	r24, 0x28	; 40
     6b6:	8c 9f       	mul	r24, r28
     6b8:	f0 01       	movw	r30, r0
     6ba:	8d 9f       	mul	r24, r29
     6bc:	f0 0d       	add	r31, r0
     6be:	11 24       	eor	r1, r1
     6c0:	e4 5f       	subi	r30, 0xF4	; 244
     6c2:	f1 4c       	sbci	r31, 0xC1	; 193
     6c4:	43 8b       	std	Z+19, r20	; 0x13
     6c6:	54 8b       	std	Z+20, r21	; 0x14
     6c8:	65 8b       	std	Z+21, r22	; 0x15
     6ca:	76 8b       	std	Z+22, r23	; 0x16
					QTOUCHADC_REFERANCE_FILTER_P[j].Counter += (QTOUCHADC_REFERANCE_FILTER_P[j].CurrentValue <= 0 && QTOUCHADC_REFERANCE_FILTER_P[j].CurrentValue > QTOUCHADC_REFERANCE_FILTER_P[j].NegativeThreshold) ? 1 : -QTOUCHADC_REFERANCE_FILTER_P[j].Counter;
     6cc:	81 81       	ldd	r24, Z+1	; 0x01
     6ce:	42 81       	ldd	r20, Z+2	; 0x02
     6d0:	53 81       	ldd	r21, Z+3	; 0x03
     6d2:	64 81       	ldd	r22, Z+4	; 0x04
     6d4:	75 81       	ldd	r23, Z+5	; 0x05
     6d6:	14 16       	cp	r1, r20
     6d8:	15 06       	cpc	r1, r21
     6da:	16 06       	cpc	r1, r22
     6dc:	17 06       	cpc	r1, r23
     6de:	8c f0       	brlt	.+34     	; 0x702 <__LOCK_REGION_LENGTH__+0x302>
     6e0:	98 e2       	ldi	r25, 0x28	; 40
     6e2:	9c 9f       	mul	r25, r28
     6e4:	f0 01       	movw	r30, r0
     6e6:	9d 9f       	mul	r25, r29
     6e8:	f0 0d       	add	r31, r0
     6ea:	11 24       	eor	r1, r1
     6ec:	e4 5f       	subi	r30, 0xF4	; 244
     6ee:	f1 4c       	sbci	r31, 0xC1	; 193
     6f0:	c7 88       	ldd	r12, Z+23	; 0x17
     6f2:	d0 8c       	ldd	r13, Z+24	; 0x18
     6f4:	e1 8c       	ldd	r14, Z+25	; 0x19
     6f6:	f2 8c       	ldd	r15, Z+26	; 0x1a
     6f8:	c4 16       	cp	r12, r20
     6fa:	d5 06       	cpc	r13, r21
     6fc:	e6 06       	cpc	r14, r22
     6fe:	f7 06       	cpc	r15, r23
     700:	1c f0       	brlt	.+6      	; 0x708 <__LOCK_REGION_LENGTH__+0x308>
     702:	98 2f       	mov	r25, r24
     704:	91 95       	neg	r25
     706:	01 c0       	rjmp	.+2      	; 0x70a <__LOCK_REGION_LENGTH__+0x30a>
     708:	91 e0       	ldi	r25, 0x01	; 1
     70a:	89 0f       	add	r24, r25
     70c:	98 e2       	ldi	r25, 0x28	; 40
     70e:	9c 9f       	mul	r25, r28
     710:	f0 01       	movw	r30, r0
     712:	9d 9f       	mul	r25, r29
     714:	f0 0d       	add	r31, r0
     716:	11 24       	eor	r1, r1
     718:	e4 5f       	subi	r30, 0xF4	; 244
     71a:	f1 4c       	sbci	r31, 0xC1	; 193
     71c:	81 83       	std	Z+1, r24	; 0x01
					QTOUCHADC_REFERANCE_FILTER_P[j].Calibrate = QTOUCHADC_REFERANCE_FILTER_P[j].Counter > (QTOUCHADC_REFERANCE_FILTER_P[j].CounterLimit << 3) ? false : QTOUCHADC_REFERANCE_FILTER_P[j].Calibrate;
     71e:	26 85       	ldd	r18, Z+14	; 0x0e
     720:	30 e0       	ldi	r19, 0x00	; 0
     722:	22 0f       	add	r18, r18
     724:	33 1f       	adc	r19, r19
     726:	22 0f       	add	r18, r18
     728:	33 1f       	adc	r19, r19
     72a:	22 0f       	add	r18, r18
     72c:	33 1f       	adc	r19, r19
     72e:	90 e0       	ldi	r25, 0x00	; 0
     730:	28 17       	cp	r18, r24
     732:	39 07       	cpc	r19, r25
     734:	54 f0       	brlt	.+20     	; 0x74a <__LOCK_REGION_LENGTH__+0x34a>
     736:	88 e2       	ldi	r24, 0x28	; 40
     738:	8c 9f       	mul	r24, r28
     73a:	f0 01       	movw	r30, r0
     73c:	8d 9f       	mul	r24, r29
     73e:	f0 0d       	add	r31, r0
     740:	11 24       	eor	r1, r1
     742:	e4 5f       	subi	r30, 0xF4	; 244
     744:	f1 4c       	sbci	r31, 0xC1	; 193
     746:	83 8d       	ldd	r24, Z+27	; 0x1b
     748:	01 c0       	rjmp	.+2      	; 0x74c <__LOCK_REGION_LENGTH__+0x34c>
     74a:	80 e0       	ldi	r24, 0x00	; 0
     74c:	98 e2       	ldi	r25, 0x28	; 40
     74e:	9c 9f       	mul	r25, r28
     750:	f0 01       	movw	r30, r0
     752:	9d 9f       	mul	r25, r29
     754:	f0 0d       	add	r31, r0
     756:	11 24       	eor	r1, r1
     758:	e4 5f       	subi	r30, 0xF4	; 244
     75a:	f1 4c       	sbci	r31, 0xC1	; 193
     75c:	83 8f       	std	Z+27, r24	; 0x1b
					QTOUCHADC_REFERANCE_FILTER_P[j].Counter = QTOUCHADC_REFERANCE_FILTER_P[j].Calibrate == false ? 0 : QTOUCHADC_REFERANCE_FILTER_P[j].Counter;
     75e:	88 23       	and	r24, r24
     760:	51 f0       	breq	.+20     	; 0x776 <__LOCK_REGION_LENGTH__+0x376>
     762:	88 e2       	ldi	r24, 0x28	; 40
     764:	8c 9f       	mul	r24, r28
     766:	f0 01       	movw	r30, r0
     768:	8d 9f       	mul	r24, r29
     76a:	f0 0d       	add	r31, r0
     76c:	11 24       	eor	r1, r1
     76e:	e4 5f       	subi	r30, 0xF4	; 244
     770:	f1 4c       	sbci	r31, 0xC1	; 193
     772:	91 81       	ldd	r25, Z+1	; 0x01
     774:	01 c0       	rjmp	.+2      	; 0x778 <__LOCK_REGION_LENGTH__+0x378>
     776:	90 e0       	ldi	r25, 0x00	; 0
     778:	88 e2       	ldi	r24, 0x28	; 40
     77a:	8c 9f       	mul	r24, r28
     77c:	f0 01       	movw	r30, r0
     77e:	8d 9f       	mul	r24, r29
     780:	f0 0d       	add	r31, r0
     782:	11 24       	eor	r1, r1
     784:	e4 5f       	subi	r30, 0xF4	; 244
     786:	f1 4c       	sbci	r31, 0xC1	; 193
     788:	91 83       	std	Z+1, r25	; 0x01
				}
			}
			QTOUCHADC_REFERANCE_FILTER_P[j].CurrentValue = QTOUCHADC_REFERANCE_FILTER_P[j].CurrentValue < 0 ? 0 : QTOUCHADC_REFERANCE_FILTER_P[j].CurrentValue;
     78a:	88 e2       	ldi	r24, 0x28	; 40
     78c:	8c 9f       	mul	r24, r28
     78e:	f0 01       	movw	r30, r0
     790:	8d 9f       	mul	r24, r29
     792:	f0 0d       	add	r31, r0
     794:	11 24       	eor	r1, r1
     796:	e4 5f       	subi	r30, 0xF4	; 244
     798:	f1 4c       	sbci	r31, 0xC1	; 193
     79a:	82 81       	ldd	r24, Z+2	; 0x02
     79c:	93 81       	ldd	r25, Z+3	; 0x03
     79e:	a4 81       	ldd	r26, Z+4	; 0x04
     7a0:	b5 81       	ldd	r27, Z+5	; 0x05
     7a2:	bb 23       	and	r27, r27
     7a4:	1c f4       	brge	.+6      	; 0x7ac <__LOCK_REGION_LENGTH__+0x3ac>
     7a6:	80 e0       	ldi	r24, 0x00	; 0
     7a8:	90 e0       	ldi	r25, 0x00	; 0
     7aa:	dc 01       	movw	r26, r24
     7ac:	28 e2       	ldi	r18, 0x28	; 40
     7ae:	2c 9f       	mul	r18, r28
     7b0:	f0 01       	movw	r30, r0
     7b2:	2d 9f       	mul	r18, r29
     7b4:	f0 0d       	add	r31, r0
     7b6:	11 24       	eor	r1, r1
     7b8:	e4 5f       	subi	r30, 0xF4	; 244
     7ba:	f1 4c       	sbci	r31, 0xC1	; 193
     7bc:	82 83       	std	Z+2, r24	; 0x02
     7be:	93 83       	std	Z+3, r25	; 0x03
     7c0:	a4 83       	std	Z+4, r26	; 0x04
     7c2:	b5 83       	std	Z+5, r27	; 0x05
		
		/*************************************************************************************************/
		/* KALKMA ANINDA OLUÞAN GEÇÝKME ÝÇÝN IRR FILTRE DEÐERLERÝ OTOMATÝK GÜNCELLENEN YAZILIM YAPILACAK */
		/*************************************************************************************************/
		
		for(uint8_t j = 0; j < 2; j++)
     7c4:	1f 5f       	subi	r17, 0xFF	; 255
     7c6:	12 30       	cpi	r17, 0x02	; 2
     7c8:	08 f4       	brcc	.+2      	; 0x7cc <__LOCK_REGION_LENGTH__+0x3cc>
     7ca:	dd cd       	rjmp	.-1094   	; 0x386 <__DATA_REGION_LENGTH__+0x186>
				}
			}
			QTOUCHADC_REFERANCE_FILTER_P[j].CurrentValue = QTOUCHADC_REFERANCE_FILTER_P[j].CurrentValue < 0 ? 0 : QTOUCHADC_REFERANCE_FILTER_P[j].CurrentValue;
		}
		//ADC DISABLE
		ADC_0_disable();
     7cc:	b8 d1       	rcall	.+880    	; 0xb3e <ADC_0_disable>
		
		if(!QTOUCHADC_REFERANCE_FILTER_P[0].Calibrate && !QTOUCHADC_REFERANCE_FILTER_P[1].Calibrate)
     7ce:	80 91 27 3e 	lds	r24, 0x3E27	; 0x803e27 <QTOUCHADC_REFERANCE_FILTER_P+0x1b>
     7d2:	81 11       	cpse	r24, r1
     7d4:	7e c1       	rjmp	.+764    	; 0xad2 <__LOCK_REGION_LENGTH__+0x6d2>
     7d6:	80 91 4f 3e 	lds	r24, 0x3E4F	; 0x803e4f <QTOUCHADC_REFERANCE_FILTER_P+0x43>
     7da:	81 11       	cpse	r24, r1
     7dc:	7a c1       	rjmp	.+756    	; 0xad2 <__LOCK_REGION_LENGTH__+0x6d2>
		{
			prox1CounterBase[1] = (uint8_t)((QTOUCHADC_REFERANCE_FILTER_P[0].CurrentValue >> 8) & 0x00FF);
     7de:	ec e0       	ldi	r30, 0x0C	; 12
     7e0:	fe e3       	ldi	r31, 0x3E	; 62
     7e2:	82 81       	ldd	r24, Z+2	; 0x02
     7e4:	93 81       	ldd	r25, Z+3	; 0x03
     7e6:	a2 e7       	ldi	r26, 0x72	; 114
     7e8:	be e3       	ldi	r27, 0x3E	; 62
     7ea:	11 96       	adiw	r26, 0x01	; 1
     7ec:	9c 93       	st	X, r25
     7ee:	11 97       	sbiw	r26, 0x01	; 1
			prox1CounterBase[0] = (uint8_t)((QTOUCHADC_REFERANCE_FILTER_P[0].CurrentValue >> 0) & 0x00FF);
     7f0:	8c 93       	st	X, r24
			prox2CounterBase[1] = (uint8_t)((QTOUCHADC_REFERANCE_FILTER_P[1].CurrentValue >> 8) & 0x00FF);
     7f2:	82 a5       	ldd	r24, Z+42	; 0x2a
     7f4:	93 a5       	ldd	r25, Z+43	; 0x2b
     7f6:	e0 e7       	ldi	r30, 0x70	; 112
     7f8:	fe e3       	ldi	r31, 0x3E	; 62
     7fa:	91 83       	std	Z+1, r25	; 0x01
			prox2CounterBase[0] = (uint8_t)((QTOUCHADC_REFERANCE_FILTER_P[1].CurrentValue >> 0) & 0x00FF);
     7fc:	80 83       	st	Z, r24
			
		
			if (BatteryLevelCalculateCounter > BAT_CALCULATE_REFRESH_CONSTANT)
     7fe:	80 91 00 3e 	lds	r24, 0x3E00	; 0x803e00 <__DATA_REGION_ORIGIN__>
     802:	90 91 01 3e 	lds	r25, 0x3E01	; 0x803e01 <__DATA_REGION_ORIGIN__+0x1>
     806:	a0 91 02 3e 	lds	r26, 0x3E02	; 0x803e02 <__DATA_REGION_ORIGIN__+0x2>
     80a:	b0 91 03 3e 	lds	r27, 0x3E03	; 0x803e03 <__DATA_REGION_ORIGIN__+0x3>
     80e:	81 38       	cpi	r24, 0x81	; 129
     810:	91 45       	sbci	r25, 0x51	; 81
     812:	a1 40       	sbci	r26, 0x01	; 1
     814:	b1 05       	cpc	r27, r1
     816:	08 f4       	brcc	.+2      	; 0x81a <__LOCK_REGION_LENGTH__+0x41a>
     818:	67 c0       	rjmp	.+206    	; 0x8e8 <__LOCK_REGION_LENGTH__+0x4e8>
			{
				batVar = (uint8_t)((uint64_t)(BatteryLevelCounter * 100) / (uint64_t)BAT_FULL_CAPACITY);
     81a:	20 91 04 3e 	lds	r18, 0x3E04	; 0x803e04 <BatteryLevelCounter>
     81e:	30 91 05 3e 	lds	r19, 0x3E05	; 0x803e05 <BatteryLevelCounter+0x1>
     822:	40 91 06 3e 	lds	r20, 0x3E06	; 0x803e06 <BatteryLevelCounter+0x2>
     826:	50 91 07 3e 	lds	r21, 0x3E07	; 0x803e07 <BatteryLevelCounter+0x3>
     82a:	60 91 08 3e 	lds	r22, 0x3E08	; 0x803e08 <BatteryLevelCounter+0x4>
     82e:	70 91 09 3e 	lds	r23, 0x3E09	; 0x803e09 <BatteryLevelCounter+0x5>
     832:	80 91 0a 3e 	lds	r24, 0x3E0A	; 0x803e0a <BatteryLevelCounter+0x6>
     836:	90 91 0b 3e 	lds	r25, 0x3E0B	; 0x803e0b <BatteryLevelCounter+0x7>
     83a:	02 e0       	ldi	r16, 0x02	; 2
     83c:	bf d6       	rcall	.+3454   	; 0x15bc <__ashldi3>
     83e:	42 2e       	mov	r4, r18
     840:	53 2e       	mov	r5, r19
     842:	d4 2f       	mov	r29, r20
     844:	c5 2f       	mov	r28, r21
     846:	b6 2f       	mov	r27, r22
     848:	a7 2f       	mov	r26, r23
     84a:	f8 2f       	mov	r31, r24
     84c:	e9 2f       	mov	r30, r25
     84e:	b6 d6       	rcall	.+3436   	; 0x15bc <__ashldi3>
     850:	a2 2e       	mov	r10, r18
     852:	b3 2e       	mov	r11, r19
     854:	c4 2e       	mov	r12, r20
     856:	d5 2e       	mov	r13, r21
     858:	e6 2e       	mov	r14, r22
     85a:	f7 2e       	mov	r15, r23
     85c:	08 2f       	mov	r16, r24
     85e:	19 2f       	mov	r17, r25
     860:	24 2d       	mov	r18, r4
     862:	35 2d       	mov	r19, r5
     864:	4d 2f       	mov	r20, r29
     866:	5c 2f       	mov	r21, r28
     868:	6b 2f       	mov	r22, r27
     86a:	7a 2f       	mov	r23, r26
     86c:	8f 2f       	mov	r24, r31
     86e:	9e 2f       	mov	r25, r30
     870:	be d6       	rcall	.+3452   	; 0x15ee <__adddi3>
     872:	42 2e       	mov	r4, r18
     874:	53 2e       	mov	r5, r19
     876:	d4 2f       	mov	r29, r20
     878:	c5 2f       	mov	r28, r21
     87a:	b6 2f       	mov	r27, r22
     87c:	a7 2f       	mov	r26, r23
     87e:	f8 2f       	mov	r31, r24
     880:	e9 2f       	mov	r30, r25
     882:	02 e0       	ldi	r16, 0x02	; 2
     884:	9b d6       	rcall	.+3382   	; 0x15bc <__ashldi3>
     886:	a2 2e       	mov	r10, r18
     888:	b3 2e       	mov	r11, r19
     88a:	c4 2e       	mov	r12, r20
     88c:	d5 2e       	mov	r13, r21
     88e:	e6 2e       	mov	r14, r22
     890:	f7 2e       	mov	r15, r23
     892:	08 2f       	mov	r16, r24
     894:	19 2f       	mov	r17, r25
     896:	24 2d       	mov	r18, r4
     898:	35 2d       	mov	r19, r5
     89a:	4d 2f       	mov	r20, r29
     89c:	5c 2f       	mov	r21, r28
     89e:	6b 2f       	mov	r22, r27
     8a0:	7a 2f       	mov	r23, r26
     8a2:	8f 2f       	mov	r24, r31
     8a4:	9e 2f       	mov	r25, r30
     8a6:	a3 d6       	rcall	.+3398   	; 0x15ee <__adddi3>
     8a8:	a1 2c       	mov	r10, r1
     8aa:	0f 2e       	mov	r0, r31
     8ac:	fa ed       	ldi	r31, 0xDA	; 218
     8ae:	bf 2e       	mov	r11, r31
     8b0:	f0 2d       	mov	r31, r0
     8b2:	0f 2e       	mov	r0, r31
     8b4:	f8 ef       	ldi	r31, 0xF8	; 248
     8b6:	cf 2e       	mov	r12, r31
     8b8:	f0 2d       	mov	r31, r0
     8ba:	0f 2e       	mov	r0, r31
     8bc:	fa e9       	ldi	r31, 0x9A	; 154
     8be:	df 2e       	mov	r13, r31
     8c0:	f0 2d       	mov	r31, r0
     8c2:	e1 2c       	mov	r14, r1
     8c4:	f1 2c       	mov	r15, r1
     8c6:	00 e0       	ldi	r16, 0x00	; 0
     8c8:	10 e0       	ldi	r17, 0x00	; 0
     8ca:	2e d6       	rcall	.+3164   	; 0x1528 <__udivdi3>
     8cc:	20 93 6e 3e 	sts	0x3E6E, r18	; 0x803e6e <__data_end>
				FLASH_0_write_eeprom_byte(0, batVar);
     8d0:	62 2f       	mov	r22, r18
     8d2:	80 e0       	ldi	r24, 0x00	; 0
     8d4:	90 e0       	ldi	r25, 0x00	; 0
     8d6:	01 d2       	rcall	.+1026   	; 0xcda <FLASH_0_write_eeprom_byte>
				BatteryLevelCalculateCounter = 0;
     8d8:	10 92 00 3e 	sts	0x3E00, r1	; 0x803e00 <__DATA_REGION_ORIGIN__>
     8dc:	10 92 01 3e 	sts	0x3E01, r1	; 0x803e01 <__DATA_REGION_ORIGIN__+0x1>
     8e0:	10 92 02 3e 	sts	0x3E02, r1	; 0x803e02 <__DATA_REGION_ORIGIN__+0x2>
     8e4:	10 92 03 3e 	sts	0x3E03, r1	; 0x803e03 <__DATA_REGION_ORIGIN__+0x3>
			}
			BatteryLevelCalculateCounter++;
     8e8:	80 91 00 3e 	lds	r24, 0x3E00	; 0x803e00 <__DATA_REGION_ORIGIN__>
     8ec:	90 91 01 3e 	lds	r25, 0x3E01	; 0x803e01 <__DATA_REGION_ORIGIN__+0x1>
     8f0:	a0 91 02 3e 	lds	r26, 0x3E02	; 0x803e02 <__DATA_REGION_ORIGIN__+0x2>
     8f4:	b0 91 03 3e 	lds	r27, 0x3E03	; 0x803e03 <__DATA_REGION_ORIGIN__+0x3>
     8f8:	01 96       	adiw	r24, 0x01	; 1
     8fa:	a1 1d       	adc	r26, r1
     8fc:	b1 1d       	adc	r27, r1
     8fe:	80 93 00 3e 	sts	0x3E00, r24	; 0x803e00 <__DATA_REGION_ORIGIN__>
     902:	90 93 01 3e 	sts	0x3E01, r25	; 0x803e01 <__DATA_REGION_ORIGIN__+0x1>
     906:	a0 93 02 3e 	sts	0x3E02, r26	; 0x803e02 <__DATA_REGION_ORIGIN__+0x2>
     90a:	b0 93 03 3e 	sts	0x3E03, r27	; 0x803e03 <__DATA_REGION_ORIGIN__+0x3>
		
			seatFlagStatus[0] = ((batVar << 0) & 0xF0) | 0 << 2 | In_SB1 << 1 | In_PSD1;
     90e:	20 91 6e 3e 	lds	r18, 0x3E6E	; 0x803e6e <__data_end>
     912:	82 2d       	mov	r24, r2
     914:	90 e0       	ldi	r25, 0x00	; 0
     916:	88 0f       	add	r24, r24
     918:	99 1f       	adc	r25, r25
     91a:	92 2f       	mov	r25, r18
     91c:	90 7f       	andi	r25, 0xF0	; 240
     91e:	89 2b       	or	r24, r25
     920:	68 2a       	or	r6, r24
     922:	e5 e7       	ldi	r30, 0x75	; 117
     924:	fe e3       	ldi	r31, 0x3E	; 62
     926:	60 82       	st	Z, r6
			seatFlagStatus[1] = ((batVar << 4) & 0xF0) | 0 << 2 | In_SB2 << 1 | In_PSD2;
     928:	40 e1       	ldi	r20, 0x10	; 16
     92a:	24 9f       	mul	r18, r20
     92c:	c0 01       	movw	r24, r0
     92e:	11 24       	eor	r1, r1
     930:	83 2c       	mov	r8, r3
     932:	91 2c       	mov	r9, r1
     934:	88 0c       	add	r8, r8
     936:	99 1c       	adc	r9, r9
     938:	88 2a       	or	r8, r24
     93a:	78 28       	or	r7, r8
     93c:	71 82       	std	Z+1, r7	; 0x01
		
			isDataChanged = (seatFlagStatus[0]	 != payloadBuffer[payloadBufferStartByte + 3])				||	\
     93e:	80 91 66 3e 	lds	r24, 0x3E66	; 0x803e66 <payloadBuffer+0x9>
							(seatFlagStatus[1]	 != payloadBuffer[payloadBufferStartByte + 4])				||	\
							(prox1CounterBase[1] != payloadBuffer[payloadBufferStartByte + 5])				||	\
							(prox1CounterBase[0] < (int16_t)payloadBuffer[payloadBufferStartByte + 6] - 5)	||	\
							(prox1CounterBase[0] > (int16_t)payloadBuffer[payloadBufferStartByte + 6] + 5)	||	\
							(prox2CounterBase[1] != payloadBuffer[payloadBufferStartByte + 7])				||	\
							(prox2CounterBase[0] < (int16_t)payloadBuffer[payloadBufferStartByte + 8] - 5)	||	\
     942:	68 12       	cpse	r6, r24
     944:	32 c0       	rjmp	.+100    	; 0x9aa <__LOCK_REGION_LENGTH__+0x5aa>
		
			seatFlagStatus[0] = ((batVar << 0) & 0xF0) | 0 << 2 | In_SB1 << 1 | In_PSD1;
			seatFlagStatus[1] = ((batVar << 4) & 0xF0) | 0 << 2 | In_SB2 << 1 | In_PSD2;
		
			isDataChanged = (seatFlagStatus[0]	 != payloadBuffer[payloadBufferStartByte + 3])				||	\
							(seatFlagStatus[1]	 != payloadBuffer[payloadBufferStartByte + 4])				||	\
     946:	80 91 67 3e 	lds	r24, 0x3E67	; 0x803e67 <payloadBuffer+0xa>
			BatteryLevelCalculateCounter++;
		
			seatFlagStatus[0] = ((batVar << 0) & 0xF0) | 0 << 2 | In_SB1 << 1 | In_PSD1;
			seatFlagStatus[1] = ((batVar << 4) & 0xF0) | 0 << 2 | In_SB2 << 1 | In_PSD2;
		
			isDataChanged = (seatFlagStatus[0]	 != payloadBuffer[payloadBufferStartByte + 3])				||	\
     94a:	78 12       	cpse	r7, r24
     94c:	30 c0       	rjmp	.+96     	; 0x9ae <__LOCK_REGION_LENGTH__+0x5ae>
							(seatFlagStatus[1]	 != payloadBuffer[payloadBufferStartByte + 4])				||	\
							(prox1CounterBase[1] != payloadBuffer[payloadBufferStartByte + 5])				||	\
     94e:	90 91 73 3e 	lds	r25, 0x3E73	; 0x803e73 <prox1CounterBase+0x1>
     952:	80 91 68 3e 	lds	r24, 0x3E68	; 0x803e68 <payloadBuffer+0xb>
		
			seatFlagStatus[0] = ((batVar << 0) & 0xF0) | 0 << 2 | In_SB1 << 1 | In_PSD1;
			seatFlagStatus[1] = ((batVar << 4) & 0xF0) | 0 << 2 | In_SB2 << 1 | In_PSD2;
		
			isDataChanged = (seatFlagStatus[0]	 != payloadBuffer[payloadBufferStartByte + 3])				||	\
							(seatFlagStatus[1]	 != payloadBuffer[payloadBufferStartByte + 4])				||	\
     956:	98 13       	cpse	r25, r24
     958:	2c c0       	rjmp	.+88     	; 0x9b2 <__LOCK_REGION_LENGTH__+0x5b2>
							(prox1CounterBase[1] != payloadBuffer[payloadBufferStartByte + 5])				||	\
							(prox1CounterBase[0] < (int16_t)payloadBuffer[payloadBufferStartByte + 6] - 5)	||	\
     95a:	20 91 72 3e 	lds	r18, 0x3E72	; 0x803e72 <prox1CounterBase>
     95e:	30 e0       	ldi	r19, 0x00	; 0
     960:	80 91 69 3e 	lds	r24, 0x3E69	; 0x803e69 <payloadBuffer+0xc>
     964:	90 e0       	ldi	r25, 0x00	; 0
     966:	ac 01       	movw	r20, r24
     968:	45 50       	subi	r20, 0x05	; 5
     96a:	51 09       	sbc	r21, r1
			seatFlagStatus[0] = ((batVar << 0) & 0xF0) | 0 << 2 | In_SB1 << 1 | In_PSD1;
			seatFlagStatus[1] = ((batVar << 4) & 0xF0) | 0 << 2 | In_SB2 << 1 | In_PSD2;
		
			isDataChanged = (seatFlagStatus[0]	 != payloadBuffer[payloadBufferStartByte + 3])				||	\
							(seatFlagStatus[1]	 != payloadBuffer[payloadBufferStartByte + 4])				||	\
							(prox1CounterBase[1] != payloadBuffer[payloadBufferStartByte + 5])				||	\
     96c:	24 17       	cp	r18, r20
     96e:	35 07       	cpc	r19, r21
     970:	14 f1       	brlt	.+68     	; 0x9b6 <__LOCK_REGION_LENGTH__+0x5b6>
							(prox1CounterBase[0] < (int16_t)payloadBuffer[payloadBufferStartByte + 6] - 5)	||	\
							(prox1CounterBase[0] > (int16_t)payloadBuffer[payloadBufferStartByte + 6] + 5)	||	\
     972:	05 96       	adiw	r24, 0x05	; 5
			seatFlagStatus[1] = ((batVar << 4) & 0xF0) | 0 << 2 | In_SB2 << 1 | In_PSD2;
		
			isDataChanged = (seatFlagStatus[0]	 != payloadBuffer[payloadBufferStartByte + 3])				||	\
							(seatFlagStatus[1]	 != payloadBuffer[payloadBufferStartByte + 4])				||	\
							(prox1CounterBase[1] != payloadBuffer[payloadBufferStartByte + 5])				||	\
							(prox1CounterBase[0] < (int16_t)payloadBuffer[payloadBufferStartByte + 6] - 5)	||	\
     974:	82 17       	cp	r24, r18
     976:	93 07       	cpc	r25, r19
     978:	04 f1       	brlt	.+64     	; 0x9ba <__LOCK_REGION_LENGTH__+0x5ba>
							(prox1CounterBase[0] > (int16_t)payloadBuffer[payloadBufferStartByte + 6] + 5)	||	\
							(prox2CounterBase[1] != payloadBuffer[payloadBufferStartByte + 7])				||	\
     97a:	90 91 71 3e 	lds	r25, 0x3E71	; 0x803e71 <prox2CounterBase+0x1>
     97e:	80 91 6a 3e 	lds	r24, 0x3E6A	; 0x803e6a <payloadBuffer+0xd>
		
			isDataChanged = (seatFlagStatus[0]	 != payloadBuffer[payloadBufferStartByte + 3])				||	\
							(seatFlagStatus[1]	 != payloadBuffer[payloadBufferStartByte + 4])				||	\
							(prox1CounterBase[1] != payloadBuffer[payloadBufferStartByte + 5])				||	\
							(prox1CounterBase[0] < (int16_t)payloadBuffer[payloadBufferStartByte + 6] - 5)	||	\
							(prox1CounterBase[0] > (int16_t)payloadBuffer[payloadBufferStartByte + 6] + 5)	||	\
     982:	98 13       	cpse	r25, r24
     984:	1c c0       	rjmp	.+56     	; 0x9be <__LOCK_REGION_LENGTH__+0x5be>
							(prox2CounterBase[1] != payloadBuffer[payloadBufferStartByte + 7])				||	\
							(prox2CounterBase[0] < (int16_t)payloadBuffer[payloadBufferStartByte + 8] - 5)	||	\
     986:	20 91 70 3e 	lds	r18, 0x3E70	; 0x803e70 <prox2CounterBase>
     98a:	30 e0       	ldi	r19, 0x00	; 0
     98c:	80 91 6b 3e 	lds	r24, 0x3E6B	; 0x803e6b <payloadBuffer+0xe>
     990:	90 e0       	ldi	r25, 0x00	; 0
     992:	ac 01       	movw	r20, r24
     994:	45 50       	subi	r20, 0x05	; 5
     996:	51 09       	sbc	r21, r1
			isDataChanged = (seatFlagStatus[0]	 != payloadBuffer[payloadBufferStartByte + 3])				||	\
							(seatFlagStatus[1]	 != payloadBuffer[payloadBufferStartByte + 4])				||	\
							(prox1CounterBase[1] != payloadBuffer[payloadBufferStartByte + 5])				||	\
							(prox1CounterBase[0] < (int16_t)payloadBuffer[payloadBufferStartByte + 6] - 5)	||	\
							(prox1CounterBase[0] > (int16_t)payloadBuffer[payloadBufferStartByte + 6] + 5)	||	\
							(prox2CounterBase[1] != payloadBuffer[payloadBufferStartByte + 7])				||	\
     998:	24 17       	cp	r18, r20
     99a:	35 07       	cpc	r19, r21
     99c:	94 f0       	brlt	.+36     	; 0x9c2 <__LOCK_REGION_LENGTH__+0x5c2>
							(prox2CounterBase[0] < (int16_t)payloadBuffer[payloadBufferStartByte + 8] - 5)	||	\
							(prox2CounterBase[0] > (int16_t)payloadBuffer[payloadBufferStartByte + 8] + 5);
     99e:	05 96       	adiw	r24, 0x05	; 5
							(seatFlagStatus[1]	 != payloadBuffer[payloadBufferStartByte + 4])				||	\
							(prox1CounterBase[1] != payloadBuffer[payloadBufferStartByte + 5])				||	\
							(prox1CounterBase[0] < (int16_t)payloadBuffer[payloadBufferStartByte + 6] - 5)	||	\
							(prox1CounterBase[0] > (int16_t)payloadBuffer[payloadBufferStartByte + 6] + 5)	||	\
							(prox2CounterBase[1] != payloadBuffer[payloadBufferStartByte + 7])				||	\
							(prox2CounterBase[0] < (int16_t)payloadBuffer[payloadBufferStartByte + 8] - 5)	||	\
     9a0:	82 17       	cp	r24, r18
     9a2:	93 07       	cpc	r25, r19
     9a4:	84 f4       	brge	.+32     	; 0x9c6 <__LOCK_REGION_LENGTH__+0x5c6>
     9a6:	81 e0       	ldi	r24, 0x01	; 1
     9a8:	0f c0       	rjmp	.+30     	; 0x9c8 <__LOCK_REGION_LENGTH__+0x5c8>
     9aa:	81 e0       	ldi	r24, 0x01	; 1
     9ac:	0d c0       	rjmp	.+26     	; 0x9c8 <__LOCK_REGION_LENGTH__+0x5c8>
     9ae:	81 e0       	ldi	r24, 0x01	; 1
     9b0:	0b c0       	rjmp	.+22     	; 0x9c8 <__LOCK_REGION_LENGTH__+0x5c8>
     9b2:	81 e0       	ldi	r24, 0x01	; 1
     9b4:	09 c0       	rjmp	.+18     	; 0x9c8 <__LOCK_REGION_LENGTH__+0x5c8>
     9b6:	81 e0       	ldi	r24, 0x01	; 1
     9b8:	07 c0       	rjmp	.+14     	; 0x9c8 <__LOCK_REGION_LENGTH__+0x5c8>
     9ba:	81 e0       	ldi	r24, 0x01	; 1
     9bc:	05 c0       	rjmp	.+10     	; 0x9c8 <__LOCK_REGION_LENGTH__+0x5c8>
     9be:	81 e0       	ldi	r24, 0x01	; 1
     9c0:	03 c0       	rjmp	.+6      	; 0x9c8 <__LOCK_REGION_LENGTH__+0x5c8>
     9c2:	81 e0       	ldi	r24, 0x01	; 1
     9c4:	01 c0       	rjmp	.+2      	; 0x9c8 <__LOCK_REGION_LENGTH__+0x5c8>
     9c6:	80 e0       	ldi	r24, 0x00	; 0
     9c8:	98 2f       	mov	r25, r24
     9ca:	91 70       	andi	r25, 0x01	; 1
			BatteryLevelCalculateCounter++;
		
			seatFlagStatus[0] = ((batVar << 0) & 0xF0) | 0 << 2 | In_SB1 << 1 | In_PSD1;
			seatFlagStatus[1] = ((batVar << 4) & 0xF0) | 0 << 2 | In_SB2 << 1 | In_PSD2;
		
			isDataChanged = (seatFlagStatus[0]	 != payloadBuffer[payloadBufferStartByte + 3])				||	\
     9cc:	90 93 6f 3e 	sts	0x3E6F, r25	; 0x803e6f <isDataChanged>
							(prox1CounterBase[0] > (int16_t)payloadBuffer[payloadBufferStartByte + 6] + 5)	||	\
							(prox2CounterBase[1] != payloadBuffer[payloadBufferStartByte + 7])				||	\
							(prox2CounterBase[0] < (int16_t)payloadBuffer[payloadBufferStartByte + 8] - 5)	||	\
							(prox2CounterBase[0] > (int16_t)payloadBuffer[payloadBufferStartByte + 8] + 5);
		
			repeatDataCounter = isDataChanged ? 10 : repeatDataCounter;
     9d0:	91 11       	cpse	r25, r1
     9d2:	03 c0       	rjmp	.+6      	; 0x9da <__LOCK_REGION_LENGTH__+0x5da>
     9d4:	80 91 5c 3e 	lds	r24, 0x3E5C	; 0x803e5c <repeatDataCounter>
     9d8:	01 c0       	rjmp	.+2      	; 0x9dc <__LOCK_REGION_LENGTH__+0x5dc>
     9da:	8a e0       	ldi	r24, 0x0A	; 10
     9dc:	80 93 5c 3e 	sts	0x3E5C, r24	; 0x803e5c <repeatDataCounter>
		
			if(repeatDataCounter)
     9e0:	88 23       	and	r24, r24
     9e2:	09 f4       	brne	.+2      	; 0x9e6 <__LOCK_REGION_LENGTH__+0x5e6>
     9e4:	44 c0       	rjmp	.+136    	; 0xa6e <__LOCK_REGION_LENGTH__+0x66e>
			{
				payloadBuffer[payloadBufferStartByte + 3] = seatFlagStatus[0];
     9e6:	cd e5       	ldi	r28, 0x5D	; 93
     9e8:	de e3       	ldi	r29, 0x3E	; 62
     9ea:	69 86       	std	Y+9, r6	; 0x09
				payloadBuffer[payloadBufferStartByte + 4] = seatFlagStatus[1];
     9ec:	7a 86       	std	Y+10, r7	; 0x0a
				payloadBuffer[payloadBufferStartByte + 5] = prox1CounterBase[1];
     9ee:	e2 e7       	ldi	r30, 0x72	; 114
     9f0:	fe e3       	ldi	r31, 0x3E	; 62
     9f2:	81 81       	ldd	r24, Z+1	; 0x01
     9f4:	8b 87       	std	Y+11, r24	; 0x0b
				payloadBuffer[payloadBufferStartByte + 6] = prox1CounterBase[0];
     9f6:	80 81       	ld	r24, Z
     9f8:	8c 87       	std	Y+12, r24	; 0x0c
				payloadBuffer[payloadBufferStartByte + 7] = prox2CounterBase[1];
     9fa:	e0 e7       	ldi	r30, 0x70	; 112
     9fc:	fe e3       	ldi	r31, 0x3E	; 62
     9fe:	81 81       	ldd	r24, Z+1	; 0x01
     a00:	8d 87       	std	Y+13, r24	; 0x0d
				payloadBuffer[payloadBufferStartByte + 8] = prox2CounterBase[0];
     a02:	80 81       	ld	r24, Z
     a04:	8e 87       	std	Y+14, r24	; 0x0e
				payloadBuffer[payloadBufferStartByte + 9] = SX1243CRC8(&payloadBuffer[payloadBufferStartByte + 3]);
     a06:	86 e6       	ldi	r24, 0x66	; 102
     a08:	9e e3       	ldi	r25, 0x3E	; 62
     a0a:	9a d2       	rcall	.+1332   	; 0xf40 <SX1243CRC8>
     a0c:	8f 87       	std	Y+15, r24	; 0x0f
			
				if(SX1243Process() != SX_OK)
     a0e:	a8 d2       	rcall	.+1360   	; 0xf60 <SX1243Process>
     a10:	88 23       	and	r24, r24
     a12:	31 f0       	breq	.+12     	; 0xa20 <__LOCK_REGION_LENGTH__+0x620>
				{
					repeatDataCounter++;
     a14:	80 91 5c 3e 	lds	r24, 0x3E5C	; 0x803e5c <repeatDataCounter>
     a18:	8f 5f       	subi	r24, 0xFF	; 255
     a1a:	80 93 5c 3e 	sts	0x3E5C, r24	; 0x803e5c <repeatDataCounter>
     a1e:	05 c0       	rjmp	.+10     	; 0xa2a <__LOCK_REGION_LENGTH__+0x62a>
				}
				else
					repeatDataCounter--;
     a20:	80 91 5c 3e 	lds	r24, 0x3E5C	; 0x803e5c <repeatDataCounter>
     a24:	81 50       	subi	r24, 0x01	; 1
     a26:	80 93 5c 3e 	sts	0x3E5C, r24	; 0x803e5c <repeatDataCounter>
				BatteryLevelCounter -= BAT_TRANSMIT_CONSTANT;
     a2a:	20 91 04 3e 	lds	r18, 0x3E04	; 0x803e04 <BatteryLevelCounter>
     a2e:	30 91 05 3e 	lds	r19, 0x3E05	; 0x803e05 <BatteryLevelCounter+0x1>
     a32:	40 91 06 3e 	lds	r20, 0x3E06	; 0x803e06 <BatteryLevelCounter+0x2>
     a36:	50 91 07 3e 	lds	r21, 0x3E07	; 0x803e07 <BatteryLevelCounter+0x3>
     a3a:	60 91 08 3e 	lds	r22, 0x3E08	; 0x803e08 <BatteryLevelCounter+0x4>
     a3e:	70 91 09 3e 	lds	r23, 0x3E09	; 0x803e09 <BatteryLevelCounter+0x5>
     a42:	80 91 0a 3e 	lds	r24, 0x3E0A	; 0x803e0a <BatteryLevelCounter+0x6>
     a46:	90 91 0b 3e 	lds	r25, 0x3E0B	; 0x803e0b <BatteryLevelCounter+0x7>
     a4a:	a9 ef       	ldi	r26, 0xF9	; 249
     a4c:	d9 d5       	rcall	.+2994   	; 0x1600 <__adddi3_s8>
     a4e:	20 93 04 3e 	sts	0x3E04, r18	; 0x803e04 <BatteryLevelCounter>
     a52:	30 93 05 3e 	sts	0x3E05, r19	; 0x803e05 <BatteryLevelCounter+0x1>
     a56:	40 93 06 3e 	sts	0x3E06, r20	; 0x803e06 <BatteryLevelCounter+0x2>
     a5a:	50 93 07 3e 	sts	0x3E07, r21	; 0x803e07 <BatteryLevelCounter+0x3>
     a5e:	60 93 08 3e 	sts	0x3E08, r22	; 0x803e08 <BatteryLevelCounter+0x4>
     a62:	70 93 09 3e 	sts	0x3E09, r23	; 0x803e09 <BatteryLevelCounter+0x5>
     a66:	80 93 0a 3e 	sts	0x3E0A, r24	; 0x803e0a <BatteryLevelCounter+0x6>
     a6a:	90 93 0b 3e 	sts	0x3E0B, r25	; 0x803e0b <BatteryLevelCounter+0x7>
			//printf("adc1: %4d, adc2: %4d\r",adc1, adc2);
			//printf("P1: %4d, P2: %4d\r",prox1CurrentValue, prox2CurrentValue);
		
			//_delay_ms(5);
		
			set_sleep_mode(SLEEP_MODE_PWR_DOWN);
     a6e:	e0 e5       	ldi	r30, 0x50	; 80
     a70:	f0 e0       	ldi	r31, 0x00	; 0
     a72:	80 81       	ld	r24, Z
     a74:	89 7f       	andi	r24, 0xF9	; 249
     a76:	84 60       	ori	r24, 0x04	; 4
     a78:	80 83       	st	Z, r24
			cli();
     a7a:	f8 94       	cli
		
			sleep_enable();
     a7c:	80 81       	ld	r24, Z
     a7e:	81 60       	ori	r24, 0x01	; 1
     a80:	80 83       	st	Z, r24
			sei();
     a82:	78 94       	sei
			sleep_cpu();
     a84:	88 95       	sleep
			sleep_disable();
     a86:	80 81       	ld	r24, Z
     a88:	8e 7f       	andi	r24, 0xFE	; 254
     a8a:	80 83       	st	Z, r24
			cli();
     a8c:	f8 94       	cli
			BatteryLevelCounter -= BAT_SLEEP_CONSTANT;
     a8e:	20 91 04 3e 	lds	r18, 0x3E04	; 0x803e04 <BatteryLevelCounter>
     a92:	30 91 05 3e 	lds	r19, 0x3E05	; 0x803e05 <BatteryLevelCounter+0x1>
     a96:	40 91 06 3e 	lds	r20, 0x3E06	; 0x803e06 <BatteryLevelCounter+0x2>
     a9a:	50 91 07 3e 	lds	r21, 0x3E07	; 0x803e07 <BatteryLevelCounter+0x3>
     a9e:	60 91 08 3e 	lds	r22, 0x3E08	; 0x803e08 <BatteryLevelCounter+0x4>
     aa2:	70 91 09 3e 	lds	r23, 0x3E09	; 0x803e09 <BatteryLevelCounter+0x5>
     aa6:	80 91 0a 3e 	lds	r24, 0x3E0A	; 0x803e0a <BatteryLevelCounter+0x6>
     aaa:	90 91 0b 3e 	lds	r25, 0x3E0B	; 0x803e0b <BatteryLevelCounter+0x7>
     aae:	a9 ec       	ldi	r26, 0xC9	; 201
     ab0:	a7 d5       	rcall	.+2894   	; 0x1600 <__adddi3_s8>
     ab2:	20 93 04 3e 	sts	0x3E04, r18	; 0x803e04 <BatteryLevelCounter>
     ab6:	30 93 05 3e 	sts	0x3E05, r19	; 0x803e05 <BatteryLevelCounter+0x1>
     aba:	40 93 06 3e 	sts	0x3E06, r20	; 0x803e06 <BatteryLevelCounter+0x2>
     abe:	50 93 07 3e 	sts	0x3E07, r21	; 0x803e07 <BatteryLevelCounter+0x3>
     ac2:	60 93 08 3e 	sts	0x3E08, r22	; 0x803e08 <BatteryLevelCounter+0x4>
     ac6:	70 93 09 3e 	sts	0x3E09, r23	; 0x803e09 <BatteryLevelCounter+0x5>
     aca:	80 93 0a 3e 	sts	0x3E0A, r24	; 0x803e0a <BatteryLevelCounter+0x6>
     ace:	90 93 0b 3e 	sts	0x3E0B, r25	; 0x803e0b <BatteryLevelCounter+0x7>
		}
		
		if(CBT_get_level() == false)
     ad2:	13 99       	sbic	0x02, 3	; 2
     ad4:	e6 cb       	rjmp	.-2100   	; 0x2a2 <__DATA_REGION_LENGTH__+0xa2>
     ad6:	0a c0       	rjmp	.+20     	; 0xaec <__LOCK_REGION_LENGTH__+0x6ec>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ad8:	e3 e2       	ldi	r30, 0x23	; 35
     ada:	f4 ef       	ldi	r31, 0xF4	; 244
     adc:	31 97       	sbiw	r30, 0x01	; 1
     ade:	f1 f7       	brne	.-4      	; 0xadc <__LOCK_REGION_LENGTH__+0x6dc>
     ae0:	00 c0       	rjmp	.+0      	; 0xae2 <__LOCK_REGION_LENGTH__+0x6e2>
     ae2:	00 00       	nop
 *
 * \param[in] pin       The pin number within port
 */
static inline void PORTC_toggle_pin_level(const uint8_t pin)
{
	VPORTC.IN |= 1 << pin;
     ae4:	8a b1       	in	r24, 0x0a	; 10
     ae6:	80 61       	ori	r24, 0x10	; 16
     ae8:	8a b9       	out	0x0a, r24	; 10
     aea:	01 c0       	rjmp	.+2      	; 0xaee <__LOCK_REGION_LENGTH__+0x6ee>
     aec:	94 e6       	ldi	r25, 0x64	; 100
		{
			uint8_t timeOut = 100;
			while(CBT_get_level() == false && --timeOut)
     aee:	13 99       	sbic	0x02, 3	; 2
     af0:	02 c0       	rjmp	.+4      	; 0xaf6 <__LOCK_REGION_LENGTH__+0x6f6>
     af2:	91 50       	subi	r25, 0x01	; 1
     af4:	89 f7       	brne	.-30     	; 0xad8 <__LOCK_REGION_LENGTH__+0x6d8>
			{
				_delay_ms(50);
				DATA_toggle_level();
			}
			if(timeOut < 1)
     af6:	91 11       	cpse	r25, r1
     af8:	0e c0       	rjmp	.+28     	; 0xb16 <__LOCK_REGION_LENGTH__+0x716>
			{
				FLASH_0_write_eeprom_byte(0, 100);
     afa:	64 e6       	ldi	r22, 0x64	; 100
     afc:	80 e0       	ldi	r24, 0x00	; 0
     afe:	90 e0       	ldi	r25, 0x00	; 0
     b00:	ec d0       	rcall	.+472    	; 0xcda <FLASH_0_write_eeprom_byte>
				while (NVMCTRL.STATUS & NVMCTRL_EEBUSY_bm);
     b02:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <payloadBufferStartByte+0x7f79ce>
     b06:	81 fd       	sbrc	r24, 1
     b08:	fc cf       	rjmp	.-8      	; 0xb02 <__LOCK_REGION_LENGTH__+0x702>
     b0a:	89 e6       	ldi	r24, 0x69	; 105
     b0c:	98 e1       	ldi	r25, 0x18	; 24
     b0e:	01 97       	sbiw	r24, 0x01	; 1
     b10:	f1 f7       	brne	.-4      	; 0xb0e <__LOCK_REGION_LENGTH__+0x70e>
     b12:	00 c0       	rjmp	.+0      	; 0xb14 <__LOCK_REGION_LENGTH__+0x714>
     b14:	00 00       	nop
 *       on calling convention. The memory model is not visible to the
 *       preprocessor, so it must be defined in the Assembler preprocessor directives.
 */
static inline void ccp_write_io(void *addr, uint8_t value)
{
	protected_write_io(addr, CCP_IOREG_gc, value);
     b16:	41 e0       	ldi	r20, 0x01	; 1
     b18:	68 ed       	ldi	r22, 0xD8	; 216
     b1a:	81 e4       	ldi	r24, 0x41	; 65
     b1c:	90 e0       	ldi	r25, 0x00	; 0
     b1e:	f7 d0       	rcall	.+494    	; 0xd0e <protected_write_io>
     b20:	c0 cb       	rjmp	.-2176   	; 0x2a2 <__DATA_REGION_LENGTH__+0xa2>

00000b22 <ADC_0_init>:

	//ADC0.CALIB = ADC_DUTYCYC_DUTY50_gc; /* 50% Duty cycle */

	// ADC0.CTRLB = ADC_SAMPNUM_ACC1_gc; /* 1 ADC sample */

	ADC0.CTRLC = ADC_PRESC_DIV8_gc    /* CLK_PER divided by 128 */
     b22:	e0 e0       	ldi	r30, 0x00	; 0
     b24:	f6 e0       	ldi	r31, 0x06	; 6
     b26:	82 e5       	ldi	r24, 0x52	; 82
     b28:	82 83       	std	Z+2, r24	; 0x02

	// ADC0.WINHT = 0x0; /* Window Comparator High Threshold: 0x0 */

	// ADC0.WINLT = 0x0; /* Window Comparator Low Threshold: 0x0 */

	ADC0.CTRLA = 1 << ADC_ENABLE_bp     /* ADC Enable: enabled */
     b2a:	81 e0       	ldi	r24, 0x01	; 1
     b2c:	80 83       	st	Z, r24
	             | 0 << ADC_FREERUN_bp  /* ADC Freerun mode: disabled */
	             | ADC_RESSEL_10BIT_gc  /* 10-bit mode */
	             | 0 << ADC_RUNSTBY_bp; /* Run standby mode: disabled */

	return 0;
}
     b2e:	80 e0       	ldi	r24, 0x00	; 0
     b30:	08 95       	ret

00000b32 <ADC_0_enable>:
 *
 * \return Nothing
 */
void ADC_0_enable()
{
	ADC0.CTRLA |= ADC_ENABLE_bm;
     b32:	e0 e0       	ldi	r30, 0x00	; 0
     b34:	f6 e0       	ldi	r31, 0x06	; 6
     b36:	80 81       	ld	r24, Z
     b38:	81 60       	ori	r24, 0x01	; 1
     b3a:	80 83       	st	Z, r24
     b3c:	08 95       	ret

00000b3e <ADC_0_disable>:
 *
 * \return Nothing
 */
void ADC_0_disable()
{
	ADC0.CTRLA &= ~ADC_ENABLE_bm;
     b3e:	e0 e0       	ldi	r30, 0x00	; 0
     b40:	f6 e0       	ldi	r31, 0x06	; 6
     b42:	80 81       	ld	r24, Z
     b44:	8e 7f       	andi	r24, 0xFE	; 254
     b46:	80 83       	st	Z, r24
     b48:	08 95       	ret

00000b4a <ADC_0_start_conversion>:
 *
 * \return Nothing
 */
void ADC_0_start_conversion(adc_0_channel_t channel)
{
	ADC0.MUXPOS  = channel;
     b4a:	e0 e0       	ldi	r30, 0x00	; 0
     b4c:	f6 e0       	ldi	r31, 0x06	; 6
     b4e:	86 83       	std	Z+6, r24	; 0x06
	ADC0.COMMAND = ADC_STCONV_bm;
     b50:	81 e0       	ldi	r24, 0x01	; 1
     b52:	80 87       	std	Z+8, r24	; 0x08
     b54:	08 95       	ret

00000b56 <ADC_0_is_conversion_done>:
 * \retval true The ADC conversion is done
 * \retval false The ADC converison is not done
 */
bool ADC_0_is_conversion_done()
{
	return (ADC0.INTFLAGS & ADC_RESRDY_bm);
     b56:	80 91 0b 06 	lds	r24, 0x060B	; 0x80060b <payloadBufferStartByte+0x7f6fd7>
}
     b5a:	81 70       	andi	r24, 0x01	; 1
     b5c:	08 95       	ret

00000b5e <ADC_0_get_conversion_result>:
 *
 * \return Conversion result read from the ADC_0 ADC module
 */
adc_result_t ADC_0_get_conversion_result(void)
{
	return (ADC0.RES);
     b5e:	80 91 10 06 	lds	r24, 0x0610	; 0x800610 <payloadBufferStartByte+0x7f6fdc>
     b62:	90 91 11 06 	lds	r25, 0x0611	; 0x800611 <payloadBufferStartByte+0x7f6fdd>
}
     b66:	08 95       	ret

00000b68 <ADC_0_get_conversion>:
 */
adc_result_t ADC_0_get_conversion(adc_0_channel_t channel)
{
	adc_result_t res;

	ADC_0_start_conversion(channel);
     b68:	f0 df       	rcall	.-32     	; 0xb4a <ADC_0_start_conversion>
	while (!ADC_0_is_conversion_done())
     b6a:	f5 df       	rcall	.-22     	; 0xb56 <ADC_0_is_conversion_done>
     b6c:	88 23       	and	r24, r24
     b6e:	e9 f3       	breq	.-6      	; 0xb6a <ADC_0_get_conversion+0x2>
		;
	res = ADC_0_get_conversion_result();
     b70:	f6 df       	rcall	.-20     	; 0xb5e <ADC_0_get_conversion_result>
	ADC0.INTFLAGS |= ADC_RESRDY_bm;
     b72:	e0 e0       	ldi	r30, 0x00	; 0
     b74:	f6 e0       	ldi	r31, 0x06	; 6
     b76:	23 85       	ldd	r18, Z+11	; 0x0b
     b78:	21 60       	ori	r18, 0x01	; 1
     b7a:	23 87       	std	Z+11, r18	; 0x0b
	return res;
}
     b7c:	08 95       	ret

00000b7e <BOD_init>:
     b7e:	80 e0       	ldi	r24, 0x00	; 0
     b80:	08 95       	ret

00000b82 <CLKCTRL_init>:
     b82:	43 e0       	ldi	r20, 0x03	; 3
     b84:	68 ed       	ldi	r22, 0xD8	; 216
     b86:	81 e6       	ldi	r24, 0x61	; 97
     b88:	90 e0       	ldi	r25, 0x00	; 0
     b8a:	c1 d0       	rcall	.+386    	; 0xd0e <protected_write_io>
     b8c:	80 e0       	ldi	r24, 0x00	; 0
     b8e:	08 95       	ret

00000b90 <CPUINT_init>:
     b90:	78 94       	sei
     b92:	80 e0       	ldi	r24, 0x00	; 0
     b94:	08 95       	ret

00000b96 <mcu_init>:
     b96:	80 e0       	ldi	r24, 0x00	; 0
     b98:	08 c0       	rjmp	.+16     	; 0xbaa <mcu_init+0x14>
     b9a:	e8 2f       	mov	r30, r24
     b9c:	f0 e0       	ldi	r31, 0x00	; 0
     b9e:	e0 5f       	subi	r30, 0xF0	; 240
     ba0:	fb 4f       	sbci	r31, 0xFB	; 251
     ba2:	90 81       	ld	r25, Z
     ba4:	98 60       	ori	r25, 0x08	; 8
     ba6:	90 83       	st	Z, r25
     ba8:	8f 5f       	subi	r24, 0xFF	; 255
     baa:	88 30       	cpi	r24, 0x08	; 8
     bac:	b0 f3       	brcs	.-20     	; 0xb9a <mcu_init+0x4>
     bae:	80 e0       	ldi	r24, 0x00	; 0
     bb0:	08 c0       	rjmp	.+16     	; 0xbc2 <mcu_init+0x2c>
     bb2:	e8 2f       	mov	r30, r24
     bb4:	f0 e0       	ldi	r31, 0x00	; 0
     bb6:	e0 5d       	subi	r30, 0xD0	; 208
     bb8:	fb 4f       	sbci	r31, 0xFB	; 251
     bba:	90 81       	ld	r25, Z
     bbc:	98 60       	ori	r25, 0x08	; 8
     bbe:	90 83       	st	Z, r25
     bc0:	8f 5f       	subi	r24, 0xFF	; 255
     bc2:	88 30       	cpi	r24, 0x08	; 8
     bc4:	b0 f3       	brcs	.-20     	; 0xbb2 <mcu_init+0x1c>
     bc6:	80 e0       	ldi	r24, 0x00	; 0
     bc8:	08 c0       	rjmp	.+16     	; 0xbda <mcu_init+0x44>
     bca:	e8 2f       	mov	r30, r24
     bcc:	f0 e0       	ldi	r31, 0x00	; 0
     bce:	e0 5b       	subi	r30, 0xB0	; 176
     bd0:	fb 4f       	sbci	r31, 0xFB	; 251
     bd2:	90 81       	ld	r25, Z
     bd4:	98 60       	ori	r25, 0x08	; 8
     bd6:	90 83       	st	Z, r25
     bd8:	8f 5f       	subi	r24, 0xFF	; 255
     bda:	88 30       	cpi	r24, 0x08	; 8
     bdc:	b0 f3       	brcs	.-20     	; 0xbca <mcu_init+0x34>
     bde:	08 95       	ret

00000be0 <ADC_0_initialization>:
     be0:	e6 e1       	ldi	r30, 0x16	; 22
     be2:	f4 e0       	ldi	r31, 0x04	; 4
     be4:	80 81       	ld	r24, Z
     be6:	88 7f       	andi	r24, 0xF8	; 248
     be8:	84 60       	ori	r24, 0x04	; 4
     bea:	80 83       	st	Z, r24
     bec:	80 81       	ld	r24, Z
     bee:	87 7f       	andi	r24, 0xF7	; 247
     bf0:	80 83       	st	Z, r24
     bf2:	e0 e3       	ldi	r30, 0x30	; 48
     bf4:	f4 e0       	ldi	r31, 0x04	; 4
     bf6:	80 81       	ld	r24, Z
     bf8:	88 7f       	andi	r24, 0xF8	; 248
     bfa:	84 60       	ori	r24, 0x04	; 4
     bfc:	80 83       	st	Z, r24
     bfe:	80 81       	ld	r24, Z
     c00:	87 7f       	andi	r24, 0xF7	; 247
     c02:	80 83       	st	Z, r24
     c04:	8e df       	rcall	.-228    	; 0xb22 <ADC_0_init>
     c06:	08 95       	ret

00000c08 <FLASH_0_initialization>:
     c08:	62 d0       	rcall	.+196    	; 0xcce <FLASH_0_init>
     c0a:	08 95       	ret

00000c0c <system_init>:
     c0c:	c4 df       	rcall	.-120    	; 0xb96 <mcu_init>
     c0e:	80 b1       	in	r24, 0x00	; 0
     c10:	87 7f       	andi	r24, 0xF7	; 247
     c12:	80 b9       	out	0x00, r24	; 0
     c14:	e3 e1       	ldi	r30, 0x13	; 19
     c16:	f4 e0       	ldi	r31, 0x04	; 4
     c18:	80 81       	ld	r24, Z
     c1a:	88 60       	ori	r24, 0x08	; 8
     c1c:	80 83       	st	Z, r24
     c1e:	80 b1       	in	r24, 0x00	; 0
     c20:	8f 7e       	andi	r24, 0xEF	; 239
     c22:	80 b9       	out	0x00, r24	; 0
     c24:	e4 e1       	ldi	r30, 0x14	; 20
     c26:	f4 e0       	ldi	r31, 0x04	; 4
     c28:	80 81       	ld	r24, Z
     c2a:	88 60       	ori	r24, 0x08	; 8
     c2c:	80 83       	st	Z, r24
     c2e:	80 b1       	in	r24, 0x00	; 0
     c30:	8f 7d       	andi	r24, 0xDF	; 223
     c32:	80 b9       	out	0x00, r24	; 0
     c34:	e5 e1       	ldi	r30, 0x15	; 21
     c36:	f4 e0       	ldi	r31, 0x04	; 4
     c38:	80 81       	ld	r24, Z
     c3a:	88 60       	ori	r24, 0x08	; 8
     c3c:	80 83       	st	Z, r24
     c3e:	81 b1       	in	r24, 0x01	; 1
     c40:	8f 77       	andi	r24, 0x7F	; 127
     c42:	81 b9       	out	0x01, r24	; 1
     c44:	80 b1       	in	r24, 0x00	; 0
     c46:	80 68       	ori	r24, 0x80	; 128
     c48:	80 b9       	out	0x00, r24	; 0
     c4a:	84 b1       	in	r24, 0x04	; 4
     c4c:	8d 7f       	andi	r24, 0xFD	; 253
     c4e:	84 b9       	out	0x04, r24	; 4
     c50:	e1 e3       	ldi	r30, 0x31	; 49
     c52:	f4 e0       	ldi	r31, 0x04	; 4
     c54:	80 81       	ld	r24, Z
     c56:	87 7f       	andi	r24, 0xF7	; 247
     c58:	80 83       	st	Z, r24
     c5a:	84 b1       	in	r24, 0x04	; 4
     c5c:	8f 7e       	andi	r24, 0xEF	; 239
     c5e:	84 b9       	out	0x04, r24	; 4
     c60:	e4 e3       	ldi	r30, 0x34	; 52
     c62:	f4 e0       	ldi	r31, 0x04	; 4
     c64:	80 81       	ld	r24, Z
     c66:	88 60       	ori	r24, 0x08	; 8
     c68:	80 83       	st	Z, r24
     c6a:	84 b1       	in	r24, 0x04	; 4
     c6c:	8f 7d       	andi	r24, 0xDF	; 223
     c6e:	84 b9       	out	0x04, r24	; 4
     c70:	e5 e3       	ldi	r30, 0x35	; 53
     c72:	f4 e0       	ldi	r31, 0x04	; 4
     c74:	80 81       	ld	r24, Z
     c76:	88 60       	ori	r24, 0x08	; 8
     c78:	80 83       	st	Z, r24
     c7a:	88 b1       	in	r24, 0x08	; 8
     c7c:	8d 7f       	andi	r24, 0xFD	; 253
     c7e:	88 b9       	out	0x08, r24	; 8
     c80:	e1 e5       	ldi	r30, 0x51	; 81
     c82:	f4 e0       	ldi	r31, 0x04	; 4
     c84:	80 81       	ld	r24, Z
     c86:	88 60       	ori	r24, 0x08	; 8
     c88:	80 83       	st	Z, r24
     c8a:	88 b1       	in	r24, 0x08	; 8
     c8c:	8b 7f       	andi	r24, 0xFB	; 251
     c8e:	88 b9       	out	0x08, r24	; 8
     c90:	e2 e5       	ldi	r30, 0x52	; 82
     c92:	f4 e0       	ldi	r31, 0x04	; 4
     c94:	80 81       	ld	r24, Z
     c96:	88 60       	ori	r24, 0x08	; 8
     c98:	80 83       	st	Z, r24
     c9a:	89 b1       	in	r24, 0x09	; 9
     c9c:	87 7f       	andi	r24, 0xF7	; 247
     c9e:	89 b9       	out	0x09, r24	; 9
     ca0:	88 b1       	in	r24, 0x08	; 8
     ca2:	88 60       	ori	r24, 0x08	; 8
     ca4:	88 b9       	out	0x08, r24	; 8
     ca6:	89 b1       	in	r24, 0x09	; 9
     ca8:	8f 7e       	andi	r24, 0xEF	; 239
     caa:	89 b9       	out	0x09, r24	; 9
     cac:	88 b1       	in	r24, 0x08	; 8
     cae:	80 61       	ori	r24, 0x10	; 16
     cb0:	88 b9       	out	0x08, r24	; 8
     cb2:	89 b1       	in	r24, 0x09	; 9
     cb4:	8f 7d       	andi	r24, 0xDF	; 223
     cb6:	89 b9       	out	0x09, r24	; 9
     cb8:	88 b1       	in	r24, 0x08	; 8
     cba:	80 62       	ori	r24, 0x20	; 32
     cbc:	88 b9       	out	0x08, r24	; 8
     cbe:	61 df       	rcall	.-318    	; 0xb82 <CLKCTRL_init>
     cc0:	2a d0       	rcall	.+84     	; 0xd16 <RTC_0_init>
     cc2:	8e df       	rcall	.-228    	; 0xbe0 <ADC_0_initialization>
     cc4:	a1 df       	rcall	.-190    	; 0xc08 <FLASH_0_initialization>
     cc6:	64 df       	rcall	.-312    	; 0xb90 <CPUINT_init>
     cc8:	3c d0       	rcall	.+120    	; 0xd42 <SLPCTRL_init>
     cca:	59 df       	rcall	.-334    	; 0xb7e <BOD_init>
     ccc:	08 95       	ret

00000cce <FLASH_0_init>:
     cce:	80 e0       	ldi	r24, 0x00	; 0
     cd0:	08 95       	ret

00000cd2 <FLASH_0_read_eeprom_byte>:
     cd2:	9c 5e       	subi	r25, 0xEC	; 236
     cd4:	fc 01       	movw	r30, r24
     cd6:	80 81       	ld	r24, Z
     cd8:	08 95       	ret

00000cda <FLASH_0_write_eeprom_byte>:
     cda:	1f 93       	push	r17
     cdc:	cf 93       	push	r28
     cde:	df 93       	push	r29
     ce0:	ec 01       	movw	r28, r24
     ce2:	16 2f       	mov	r17, r22
     ce4:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <payloadBufferStartByte+0x7f79ce>
     ce8:	81 fd       	sbrc	r24, 1
     cea:	fc cf       	rjmp	.-8      	; 0xce4 <FLASH_0_write_eeprom_byte+0xa>
     cec:	44 e0       	ldi	r20, 0x04	; 4
     cee:	6d e9       	ldi	r22, 0x9D	; 157
     cf0:	80 e0       	ldi	r24, 0x00	; 0
     cf2:	90 e1       	ldi	r25, 0x10	; 16
     cf4:	0c d0       	rcall	.+24     	; 0xd0e <protected_write_io>
     cf6:	dc 5e       	subi	r29, 0xEC	; 236
     cf8:	18 83       	st	Y, r17
     cfa:	43 e0       	ldi	r20, 0x03	; 3
     cfc:	6d e9       	ldi	r22, 0x9D	; 157
     cfe:	80 e0       	ldi	r24, 0x00	; 0
     d00:	90 e1       	ldi	r25, 0x10	; 16
     d02:	05 d0       	rcall	.+10     	; 0xd0e <protected_write_io>
     d04:	80 e0       	ldi	r24, 0x00	; 0
     d06:	df 91       	pop	r29
     d08:	cf 91       	pop	r28
     d0a:	1f 91       	pop	r17
     d0c:	08 95       	ret

00000d0e <protected_write_io>:
     d0e:	fc 01       	movw	r30, r24
     d10:	64 bf       	out	0x34, r22	; 52
     d12:	40 83       	st	Z, r20
     d14:	08 95       	ret

00000d16 <RTC_0_init>:
 * \return Initialization status.
 */
int8_t RTC_0_init()
{

	while (RTC.STATUS > 0) { /* Wait for all register to be synchronized */
     d16:	80 91 41 01 	lds	r24, 0x0141	; 0x800141 <payloadBufferStartByte+0x7f6b0d>
     d1a:	81 11       	cpse	r24, r1
     d1c:	fc cf       	rjmp	.-8      	; 0xd16 <RTC_0_init>

	// RTC.CMP = 0x0; /* Compare: 0x0 */

	// RTC.CNT = 0x0; /* Counter: 0x0 */

	RTC.CTRLA = RTC_PRESCALER_DIV32768_gc /* 32768 */
     d1e:	e0 e4       	ldi	r30, 0x40	; 64
     d20:	f1 e0       	ldi	r31, 0x01	; 1
     d22:	88 e7       	ldi	r24, 0x78	; 120
     d24:	80 83       	st	Z, r24
	            | 0 << RTC_RTCEN_bp       /* Enable: disabled */
	            | 0 << RTC_RUNSTDBY_bp;   /* Run In Standby: disabled */

	// RTC.PER = 0xffff; /* Period: 0xffff */

	RTC.CLKSEL = RTC_CLKSEL_INT1K_gc; /* 32KHz divided by 32 */
     d26:	81 e0       	ldi	r24, 0x01	; 1
     d28:	87 83       	std	Z+7, r24	; 0x07
	// RTC.DBGCTRL = 0 << RTC_DBGRUN_bp; /* Run in debug: disabled */

	// RTC.INTCTRL = 0 << RTC_CMP_bp /* Compare Match Interrupt enable: disabled */
	//		 | 0 << RTC_OVF_bp; /* Overflow Interrupt enable: disabled */

	while (RTC.PITSTATUS > 0) { /* Wait for all register to be synchronized */
     d2a:	80 91 51 01 	lds	r24, 0x0151	; 0x800151 <payloadBufferStartByte+0x7f6b1d>
     d2e:	81 11       	cpse	r24, r1
     d30:	fc cf       	rjmp	.-8      	; 0xd2a <RTC_0_init+0x14>
	}

	RTC.PITCTRLA = RTC_PERIOD_CYC512_gc /* RTC Clock Cycles 1024 */
     d32:	e0 e4       	ldi	r30, 0x40	; 64
     d34:	f1 e0       	ldi	r31, 0x01	; 1
     d36:	81 e4       	ldi	r24, 0x41	; 65
     d38:	80 8b       	std	Z+16, r24	; 0x10
	               | 1 << RTC_PITEN_bp;   /* Enable: enabled */

	// RTC.PITDBGCTRL = 0 << RTC_DBGRUN_bp; /* Run in debug: disabled */

	RTC.PITINTCTRL = 1 << RTC_PI_bp; /* Periodic Interrupt: enabled */
     d3a:	81 e0       	ldi	r24, 0x01	; 1
     d3c:	82 8b       	std	Z+18, r24	; 0x12

	return 0;
}
     d3e:	80 e0       	ldi	r24, 0x00	; 0
     d40:	08 95       	ret

00000d42 <SLPCTRL_init>:
     d42:	85 e0       	ldi	r24, 0x05	; 5
     d44:	80 93 50 00 	sts	0x0050, r24	; 0x800050 <payloadBufferStartByte+0x7f6a1c>
     d48:	80 e0       	ldi	r24, 0x00	; 0
     d4a:	08 95       	ret

00000d4c <SpiOut>:
*
* \retval None
*/
void SpiOut(U8 outData )
{
	U8 bitMask = 0x80;
     d4c:	90 e8       	ldi	r25, 0x80	; 128
	while (bitMask > 0)
     d4e:	11 c0       	rjmp	.+34     	; 0xd72 <SpiOut+0x26>
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTC.OUT |= (1 << pin);
	} else {
		VPORTC.OUT &= ~(1 << pin);
     d50:	29 b1       	in	r18, 0x09	; 9
     d52:	27 7f       	andi	r18, 0xF7	; 247
     d54:	29 b9       	out	0x09, r18	; 9
	{
		CTRL_set_level(0);
		DATA_set_level( outData & bitMask );
     d56:	29 2f       	mov	r18, r25
     d58:	28 23       	and	r18, r24
 * \param[in] level true  = Pin level set to "high" state
 *                  false = Pin level set to "low" state
 */
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
     d5a:	21 f0       	breq	.+8      	; 0xd64 <SpiOut+0x18>
		VPORTC.OUT |= (1 << pin);
     d5c:	29 b1       	in	r18, 0x09	; 9
     d5e:	20 61       	ori	r18, 0x10	; 16
     d60:	29 b9       	out	0x09, r18	; 9
     d62:	03 c0       	rjmp	.+6      	; 0xd6a <SpiOut+0x1e>
	} else {
		VPORTC.OUT &= ~(1 << pin);
     d64:	29 b1       	in	r18, 0x09	; 9
     d66:	2f 7e       	andi	r18, 0xEF	; 239
     d68:	29 b9       	out	0x09, r18	; 9
		bitMask >>= 1;
     d6a:	96 95       	lsr	r25
 *                  false = Pin level set to "low" state
 */
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTC.OUT |= (1 << pin);
     d6c:	29 b1       	in	r18, 0x09	; 9
     d6e:	28 60       	ori	r18, 0x08	; 8
     d70:	29 b9       	out	0x09, r18	; 9
* \retval None
*/
void SpiOut(U8 outData )
{
	U8 bitMask = 0x80;
	while (bitMask > 0)
     d72:	91 11       	cpse	r25, r1
     d74:	ed cf       	rjmp	.-38     	; 0xd50 <SpiOut+0x4>
	} else {
		VPORTC.OUT &= ~(1 << pin);
     d76:	89 b1       	in	r24, 0x09	; 9
     d78:	87 7f       	andi	r24, 0xF7	; 247
     d7a:	89 b9       	out	0x09, r24	; 9
     d7c:	08 95       	ret

00000d7e <SX1243Write>:
	CTRL_set_level(0);
}


U8 SX1243Write(U8 instruction, U32 data)
{
     d7e:	cf 92       	push	r12
     d80:	df 92       	push	r13
     d82:	ef 92       	push	r14
     d84:	ff 92       	push	r15
     d86:	6a 01       	movw	r12, r20
     d88:	7b 01       	movw	r14, r22
	switch(instruction)
     d8a:	88 23       	and	r24, r24
     d8c:	19 f0       	breq	.+6      	; 0xd94 <SX1243Write+0x16>
     d8e:	81 30       	cpi	r24, 0x01	; 1
     d90:	21 f0       	breq	.+8      	; 0xd9a <SX1243Write+0x1c>
     d92:	16 c0       	rjmp	.+44     	; 0xdc0 <SX1243Write+0x42>
	{
		case INSTRUCTION_CONFIG: // Config
		SpiOut(INST_WRITE_CFG);
     d94:	80 e0       	ldi	r24, 0x00	; 0
     d96:	da df       	rcall	.-76     	; 0xd4c <SpiOut>
		break;
     d98:	0a c0       	rjmp	.+20     	; 0xdae <SX1243Write+0x30>
		case INSTRUCTION_FREQUENCY: // Freq
		SpiOut((INST_WRITE_FREQ | (data & 0x070000)) >> 16);
     d9a:	db 01       	movw	r26, r22
     d9c:	ca 01       	movw	r24, r20
     d9e:	88 27       	eor	r24, r24
     da0:	99 27       	eor	r25, r25
     da2:	a7 70       	andi	r26, 0x07	; 7
     da4:	bb 27       	eor	r27, r27
     da6:	bc 01       	movw	r22, r24
     da8:	cd 01       	movw	r24, r26
     daa:	88 61       	ori	r24, 0x18	; 24
     dac:	cf df       	rcall	.-98     	; 0xd4c <SpiOut>
		break;
		default:
		return SX_ERROR;
	}
	
	SpiOut((data >> 8) & 0xFF);
     dae:	8d 2d       	mov	r24, r13
     db0:	cd df       	rcall	.-102    	; 0xd4c <SpiOut>
	SpiOut(data & 0xFF);
     db2:	8c 2d       	mov	r24, r12
     db4:	cb df       	rcall	.-106    	; 0xd4c <SpiOut>
     db6:	89 b1       	in	r24, 0x09	; 9
     db8:	8f 7e       	andi	r24, 0xEF	; 239
     dba:	89 b9       	out	0x09, r24	; 9
	DATA_set_level(0);
	return SX_OK;
     dbc:	80 e0       	ldi	r24, 0x00	; 0
     dbe:	01 c0       	rjmp	.+2      	; 0xdc2 <SX1243Write+0x44>
		break;
		case INSTRUCTION_FREQUENCY: // Freq
		SpiOut((INST_WRITE_FREQ | (data & 0x070000)) >> 16);
		break;
		default:
		return SX_ERROR;
     dc0:	81 e0       	ldi	r24, 0x01	; 1
	
	SpiOut((data >> 8) & 0xFF);
	SpiOut(data & 0xFF);
	DATA_set_level(0);
	return SX_OK;
}
     dc2:	ff 90       	pop	r15
     dc4:	ef 90       	pop	r14
     dc6:	df 90       	pop	r13
     dc8:	cf 90       	pop	r12
     dca:	08 95       	ret

00000dcc <SX1243Reset>:
     dcc:	89 b1       	in	r24, 0x09	; 9
     dce:	8f 7d       	andi	r24, 0xDF	; 223
     dd0:	89 b9       	out	0x09, r24	; 9
     dd2:	83 ed       	ldi	r24, 0xD3	; 211
     dd4:	90 e3       	ldi	r25, 0x30	; 48
     dd6:	01 97       	sbiw	r24, 0x01	; 1
     dd8:	f1 f7       	brne	.-4      	; 0xdd6 <SX1243Reset+0xa>
     dda:	00 c0       	rjmp	.+0      	; 0xddc <SX1243Reset+0x10>
     ddc:	00 00       	nop
 *                  false = Pin level set to "low" state
 */
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTC.OUT |= (1 << pin);
     dde:	89 b1       	in	r24, 0x09	; 9
     de0:	80 62       	ori	r24, 0x20	; 32
     de2:	89 b9       	out	0x09, r24	; 9
     de4:	08 95       	ret

00000de6 <Sx1243ConvertBuffer>:
	return SX_OK;
}

void Sx1243ConvertBuffer(U8 startAddress)
{	
	for (U16 j = startAddress; j < TxParam.BufferSize; j++)
     de6:	90 e0       	ldi	r25, 0x00	; 0
     de8:	4a c0       	rjmp	.+148    	; 0xe7e <Sx1243ConvertBuffer+0x98>
	{
		fastBuf[j * 8 + 0] = TxParam.buffer[j] & 0x80;
     dea:	9c 01       	movw	r18, r24
     dec:	22 0f       	add	r18, r18
     dee:	33 1f       	adc	r19, r19
     df0:	22 0f       	add	r18, r18
     df2:	33 1f       	adc	r19, r19
     df4:	22 0f       	add	r18, r18
     df6:	33 1f       	adc	r19, r19
     df8:	e0 91 0a 3f 	lds	r30, 0x3F0A	; 0x803f0a <TxParam+0x13>
     dfc:	f0 91 0b 3f 	lds	r31, 0x3F0B	; 0x803f0b <TxParam+0x14>
     e00:	e8 0f       	add	r30, r24
     e02:	f9 1f       	adc	r31, r25
     e04:	40 81       	ld	r20, Z
     e06:	44 1f       	adc	r20, r20
     e08:	44 27       	eor	r20, r20
     e0a:	44 1f       	adc	r20, r20
     e0c:	d9 01       	movw	r26, r18
     e0e:	a9 58       	subi	r26, 0x89	; 137
     e10:	b1 4c       	sbci	r27, 0xC1	; 193
     e12:	4c 93       	st	X, r20
		fastBuf[j * 8 + 1] = TxParam.buffer[j] & 0x40;
     e14:	40 81       	ld	r20, Z
     e16:	46 fb       	bst	r20, 6
     e18:	44 27       	eor	r20, r20
     e1a:	40 f9       	bld	r20, 0
     e1c:	d9 01       	movw	r26, r18
     e1e:	a8 58       	subi	r26, 0x88	; 136
     e20:	b1 4c       	sbci	r27, 0xC1	; 193
     e22:	4c 93       	st	X, r20
		fastBuf[j * 8 + 2] = TxParam.buffer[j] & 0x20;
     e24:	40 81       	ld	r20, Z
     e26:	45 fb       	bst	r20, 5
     e28:	44 27       	eor	r20, r20
     e2a:	40 f9       	bld	r20, 0
     e2c:	d9 01       	movw	r26, r18
     e2e:	a7 58       	subi	r26, 0x87	; 135
     e30:	b1 4c       	sbci	r27, 0xC1	; 193
     e32:	4c 93       	st	X, r20
		fastBuf[j * 8 + 3] = TxParam.buffer[j] & 0x10;
     e34:	40 81       	ld	r20, Z
     e36:	42 95       	swap	r20
     e38:	41 70       	andi	r20, 0x01	; 1
     e3a:	d9 01       	movw	r26, r18
     e3c:	a6 58       	subi	r26, 0x86	; 134
     e3e:	b1 4c       	sbci	r27, 0xC1	; 193
     e40:	4c 93       	st	X, r20
		fastBuf[j * 8 + 4] = TxParam.buffer[j] & 0x08;
     e42:	40 81       	ld	r20, Z
     e44:	43 fb       	bst	r20, 3
     e46:	44 27       	eor	r20, r20
     e48:	40 f9       	bld	r20, 0
     e4a:	d9 01       	movw	r26, r18
     e4c:	a5 58       	subi	r26, 0x85	; 133
     e4e:	b1 4c       	sbci	r27, 0xC1	; 193
     e50:	4c 93       	st	X, r20
		fastBuf[j * 8 + 5] = TxParam.buffer[j] & 0x04;
     e52:	40 81       	ld	r20, Z
     e54:	42 fb       	bst	r20, 2
     e56:	44 27       	eor	r20, r20
     e58:	40 f9       	bld	r20, 0
     e5a:	d9 01       	movw	r26, r18
     e5c:	a4 58       	subi	r26, 0x84	; 132
     e5e:	b1 4c       	sbci	r27, 0xC1	; 193
     e60:	4c 93       	st	X, r20
		fastBuf[j * 8 + 6] = TxParam.buffer[j] & 0x02;
     e62:	40 81       	ld	r20, Z
     e64:	46 95       	lsr	r20
     e66:	41 70       	andi	r20, 0x01	; 1
     e68:	d9 01       	movw	r26, r18
     e6a:	a3 58       	subi	r26, 0x83	; 131
     e6c:	b1 4c       	sbci	r27, 0xC1	; 193
     e6e:	4c 93       	st	X, r20
		fastBuf[j * 8 + 7] = TxParam.buffer[j] & 0x01;
     e70:	40 81       	ld	r20, Z
     e72:	41 70       	andi	r20, 0x01	; 1
     e74:	f9 01       	movw	r30, r18
     e76:	e2 58       	subi	r30, 0x82	; 130
     e78:	f1 4c       	sbci	r31, 0xC1	; 193
     e7a:	40 83       	st	Z, r20
	return SX_OK;
}

void Sx1243ConvertBuffer(U8 startAddress)
{	
	for (U16 j = startAddress; j < TxParam.BufferSize; j++)
     e7c:	01 96       	adiw	r24, 0x01	; 1
     e7e:	20 91 09 3f 	lds	r18, 0x3F09	; 0x803f09 <TxParam+0x12>
     e82:	30 e0       	ldi	r19, 0x00	; 0
     e84:	82 17       	cp	r24, r18
     e86:	93 07       	cpc	r25, r19
     e88:	08 f4       	brcc	.+2      	; 0xe8c <Sx1243ConvertBuffer+0xa6>
     e8a:	af cf       	rjmp	.-162    	; 0xdea <Sx1243ConvertBuffer+0x4>
		fastBuf[j * 8 + 4] = TxParam.buffer[j] & 0x08;
		fastBuf[j * 8 + 5] = TxParam.buffer[j] & 0x04;
		fastBuf[j * 8 + 6] = TxParam.buffer[j] & 0x02;
		fastBuf[j * 8 + 7] = TxParam.buffer[j] & 0x01;
	}
}
     e8c:	08 95       	ret

00000e8e <SX1243SetTxPacketBuffer>:
	NRESET_set_level(1);
}

U8 SX1243SetTxPacketBuffer(U8 *PayloadBuffer, U8 size)
{
	TxParam.buffer = PayloadBuffer;
     e8e:	e7 ef       	ldi	r30, 0xF7	; 247
     e90:	fe e3       	ldi	r31, 0x3E	; 62
     e92:	83 8b       	std	Z+19, r24	; 0x13
     e94:	94 8b       	std	Z+20, r25	; 0x14
	TxParam.BufferSize = size;
     e96:	62 8b       	std	Z+18, r22	; 0x12
	fastBufSize = sizeof(fastBuf);
     e98:	80 e8       	ldi	r24, 0x80	; 128
     e9a:	80 93 74 3e 	sts	0x3E74, r24	; 0x803e74 <fastBufSize>
	Sx1243ConvertBuffer(0);
     e9e:	80 e0       	ldi	r24, 0x00	; 0
     ea0:	a2 df       	rcall	.-188    	; 0xde6 <Sx1243ConvertBuffer>
	return SX_OK;
}
     ea2:	80 e0       	ldi	r24, 0x00	; 0
     ea4:	08 95       	ret

00000ea6 <SX1243Init>:
	DATA_set_level(0);
	return SX_OK;
}

U8 SX1243Init(U8 *PayloadBuffer, U8 size, U8 DataStartByte)
{
     ea6:	ff 92       	push	r15
     ea8:	0f 93       	push	r16
     eaa:	1f 93       	push	r17
     eac:	cf 93       	push	r28
     eae:	df 93       	push	r29
     eb0:	8c 01       	movw	r16, r24
     eb2:	f6 2e       	mov	r15, r22
     eb4:	c4 2f       	mov	r28, r20
	SX1243Reset();
     eb6:	8a df       	rcall	.-236    	; 0xdcc <SX1243Reset>

	TxParam.Mode       = MODE_AUTOMATIC;
     eb8:	e7 ef       	ldi	r30, 0xF7	; 247
     eba:	fe e3       	ldi	r31, 0x3E	; 62
     ebc:	10 8a       	std	Z+16, r1	; 0x10
     ebe:	11 8a       	std	Z+17, r1	; 0x11
	TxParam.Modulation = MODULATION_FSK;
     ec0:	16 86       	std	Z+14, r1	; 0x0e
     ec2:	17 86       	std	Z+15, r1	; 0x0f
	TxParam.Band       = BAND_1;
     ec4:	80 e0       	ldi	r24, 0x00	; 0
     ec6:	90 e2       	ldi	r25, 0x20	; 32
     ec8:	84 87       	std	Z+12, r24	; 0x0c
     eca:	95 87       	std	Z+13, r25	; 0x0d
	TxParam.FDev       = FDEV;
     ecc:	80 e0       	ldi	r24, 0x00	; 0
     ece:	98 e0       	ldi	r25, 0x08	; 8
     ed0:	82 87       	std	Z+10, r24	; 0x0a
     ed2:	93 87       	std	Z+11, r25	; 0x0b
	TxParam.RfPower    = POWER_0DBM;
     ed4:	10 86       	std	Z+8, r1	; 0x08
     ed6:	11 86       	std	Z+9, r1	; 0x09
	TxParam.OffTimer   = TIMEOFF_2MS;
     ed8:	16 82       	std	Z+6, r1	; 0x06
     eda:	17 82       	std	Z+7, r1	; 0x07
	TxParam.Reserved   = RESERVED;
     edc:	84 e0       	ldi	r24, 0x04	; 4
     ede:	90 e0       	ldi	r25, 0x00	; 0
     ee0:	84 83       	std	Z+4, r24	; 0x04
     ee2:	95 83       	std	Z+5, r25	; 0x05
	TxParam.Freq	   = FRF;
     ee4:	87 e2       	ldi	r24, 0x27	; 39
     ee6:	96 e6       	ldi	r25, 0x66	; 102
     ee8:	a4 e0       	ldi	r26, 0x04	; 4
     eea:	b0 e0       	ldi	r27, 0x00	; 0
     eec:	80 83       	st	Z, r24
     eee:	91 83       	std	Z+1, r25	; 0x01
     ef0:	a2 83       	std	Z+2, r26	; 0x02
     ef2:	b3 83       	std	Z+3, r27	; 0x03
	TxParam.Config	   = TxParam.Mode			| 
     ef4:	84 e0       	ldi	r24, 0x04	; 4
     ef6:	98 e2       	ldi	r25, 0x28	; 40
     ef8:	85 8b       	std	Z+21, r24	; 0x15
     efa:	96 8b       	std	Z+22, r25	; 0x16
						 TxParam.FDev			| 
						 TxParam.RfPower		| 
						 TxParam.OffTimer		| 
						 TxParam.Reserved;
	TxParam.CRC8Base   = 0xDB ^ 
						 PayloadBuffer[DataStartByte + 0] ^ 
     efc:	4c 2f       	mov	r20, r28
     efe:	50 e0       	ldi	r21, 0x00	; 0
     f00:	d8 01       	movw	r26, r16
     f02:	a4 0f       	add	r26, r20
     f04:	b5 1f       	adc	r27, r21
     f06:	9c 91       	ld	r25, X
						 PayloadBuffer[DataStartByte + 1] ^ 
     f08:	9a 01       	movw	r18, r20
     f0a:	2f 5f       	subi	r18, 0xFF	; 255
     f0c:	3f 4f       	sbci	r19, 0xFF	; 255
     f0e:	20 0f       	add	r18, r16
     f10:	31 1f       	adc	r19, r17
						 PayloadBuffer[DataStartByte + 2];
     f12:	4e 5f       	subi	r20, 0xFE	; 254
     f14:	5f 4f       	sbci	r21, 0xFF	; 255
     f16:	d8 01       	movw	r26, r16
     f18:	a4 0f       	add	r26, r20
     f1a:	b5 1f       	adc	r27, r21
						 TxParam.Band			| 
						 TxParam.FDev			| 
						 TxParam.RfPower		| 
						 TxParam.OffTimer		| 
						 TxParam.Reserved;
	TxParam.CRC8Base   = 0xDB ^ 
     f1c:	e9 01       	movw	r28, r18
     f1e:	88 81       	ld	r24, Y
     f20:	89 27       	eor	r24, r25
     f22:	9c 91       	ld	r25, X
     f24:	89 27       	eor	r24, r25
     f26:	9b ed       	ldi	r25, 0xDB	; 219
     f28:	89 27       	eor	r24, r25
     f2a:	87 8b       	std	Z+23, r24	; 0x17
						 PayloadBuffer[DataStartByte + 0] ^ 
						 PayloadBuffer[DataStartByte + 1] ^ 
						 PayloadBuffer[DataStartByte + 2];
	SX1243SetTxPacketBuffer(PayloadBuffer, size);
     f2c:	6f 2d       	mov	r22, r15
     f2e:	c8 01       	movw	r24, r16
     f30:	ae df       	rcall	.-164    	; 0xe8e <SX1243SetTxPacketBuffer>
	return SX_OK;
}
     f32:	80 e0       	ldi	r24, 0x00	; 0
     f34:	df 91       	pop	r29
     f36:	cf 91       	pop	r28
     f38:	1f 91       	pop	r17
     f3a:	0f 91       	pop	r16
     f3c:	ff 90       	pop	r15
     f3e:	08 95       	ret

00000f40 <SX1243CRC8>:
		fastBuf[j * 8 + 7] = TxParam.buffer[j] & 0x01;
	}
}

U8 SX1243CRC8(U8 *buffer)
{
     f40:	fc 01       	movw	r30, r24
	return (uint8_t)(TxParam.CRC8Base ^ 
     f42:	80 91 0e 3f 	lds	r24, 0x3F0E	; 0x803f0e <TxParam+0x17>
					 buffer[0]		  ^ 
     f46:	50 81       	ld	r21, Z
					 buffer[1]		  ^ 
     f48:	41 81       	ldd	r20, Z+1	; 0x01
					 buffer[2]		  ^ 
     f4a:	32 81       	ldd	r19, Z+2	; 0x02
					 buffer[3]		  ^ 
     f4c:	23 81       	ldd	r18, Z+3	; 0x03
					 buffer[4]		  ^ 
     f4e:	94 81       	ldd	r25, Z+4	; 0x04
					 buffer[5]);
     f50:	65 81       	ldd	r22, Z+5	; 0x05
	}
}

U8 SX1243CRC8(U8 *buffer)
{
	return (uint8_t)(TxParam.CRC8Base ^ 
     f52:	85 27       	eor	r24, r21
     f54:	84 27       	eor	r24, r20
     f56:	83 27       	eor	r24, r19
     f58:	82 27       	eor	r24, r18
     f5a:	89 27       	eor	r24, r25
					 buffer[1]		  ^ 
					 buffer[2]		  ^ 
					 buffer[3]		  ^ 
					 buffer[4]		  ^ 
					 buffer[5]);
}
     f5c:	86 27       	eor	r24, r22
     f5e:	08 95       	ret

00000f60 <SX1243Process>:

U8 SX1243Process(void)
{
     f60:	cf 93       	push	r28
     f62:	df 93       	push	r29
	U8 state = SX_OK;
	U16 j = 0;

	TxParam.Config |= 0x8000;
     f64:	c7 ef       	ldi	r28, 0xF7	; 247
     f66:	de e3       	ldi	r29, 0x3E	; 62
     f68:	4d 89       	ldd	r20, Y+21	; 0x15
     f6a:	5e 89       	ldd	r21, Y+22	; 0x16
     f6c:	50 68       	ori	r21, 0x80	; 128
     f6e:	4d 8b       	std	Y+21, r20	; 0x15
     f70:	5e 8b       	std	Y+22, r21	; 0x16
	SX1243Write(INSTRUCTION_CONFIG, TxParam.Config);
     f72:	60 e0       	ldi	r22, 0x00	; 0
     f74:	70 e0       	ldi	r23, 0x00	; 0
     f76:	80 e0       	ldi	r24, 0x00	; 0
     f78:	02 df       	rcall	.-508    	; 0xd7e <SX1243Write>
	SX1243Write(INSTRUCTION_FREQUENCY, TxParam.Freq);
     f7a:	48 81       	ld	r20, Y
     f7c:	59 81       	ldd	r21, Y+1	; 0x01
     f7e:	6a 81       	ldd	r22, Y+2	; 0x02
     f80:	7b 81       	ldd	r23, Y+3	; 0x03
     f82:	81 e0       	ldi	r24, 0x01	; 1
     f84:	fc de       	rcall	.-520    	; 0xd7e <SX1243Write>
	TxParam.Config &= 0x7FFF;
     f86:	8d 89       	ldd	r24, Y+21	; 0x15
     f88:	9e 89       	ldd	r25, Y+22	; 0x16
     f8a:	9f 77       	andi	r25, 0x7F	; 127
     f8c:	8d 8b       	std	Y+21, r24	; 0x15
     f8e:	9e 8b       	std	Y+22, r25	; 0x16

	Sx1243ConvertBuffer(payloadBufferStartByte + 3);
     f90:	80 91 34 96 	lds	r24, 0x9634	; 0x809634 <__bss_end+0x5725>
     f94:	8d 5f       	subi	r24, 0xFD	; 253
     f96:	27 df       	rcall	.-434    	; 0xde6 <Sx1243ConvertBuffer>
}

U8 SX1243Process(void)
{
	U8 state = SX_OK;
	U16 j = 0;
     f98:	80 e0       	ldi	r24, 0x00	; 0
     f9a:	90 e0       	ldi	r25, 0x00	; 0
	SX1243Write(INSTRUCTION_CONFIG, TxParam.Config);
	SX1243Write(INSTRUCTION_FREQUENCY, TxParam.Freq);
	TxParam.Config &= 0x7FFF;

	Sx1243ConvertBuffer(payloadBufferStartByte + 3);
	while(TX_READY_get_level() == 0 && j < TRANSMITTER_READY_TIMEOUT)
     f9c:	05 c0       	rjmp	.+10     	; 0xfa8 <SX1243Process+0x48>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     f9e:	20 e1       	ldi	r18, 0x10	; 16
     fa0:	2a 95       	dec	r18
     fa2:	f1 f7       	brne	.-4      	; 0xfa0 <SX1243Process+0x40>
     fa4:	00 c0       	rjmp	.+0      	; 0xfa6 <SX1243Process+0x46>
	{
		_delay_us(10);
		j++;
     fa6:	01 96       	adiw	r24, 0x01	; 1
	SX1243Write(INSTRUCTION_CONFIG, TxParam.Config);
	SX1243Write(INSTRUCTION_FREQUENCY, TxParam.Freq);
	TxParam.Config &= 0x7FFF;

	Sx1243ConvertBuffer(payloadBufferStartByte + 3);
	while(TX_READY_get_level() == 0 && j < TRANSMITTER_READY_TIMEOUT)
     fa8:	52 99       	sbic	0x0a, 2	; 10
     faa:	03 c0       	rjmp	.+6      	; 0xfb2 <SX1243Process+0x52>
     fac:	8c 3d       	cpi	r24, 0xDC	; 220
     fae:	91 05       	cpc	r25, r1
     fb0:	b0 f3       	brcs	.-20     	; 0xf9e <SX1243Process+0x3e>
		_delay_us(10);
		j++;
	}
	
	
	if (j < TRANSMITTER_READY_TIMEOUT)
     fb2:	8c 3d       	cpi	r24, 0xDC	; 220
     fb4:	91 05       	cpc	r25, r1
     fb6:	e0 f0       	brcs	.+56     	; 0xff0 <SX1243Process+0x90>
     fb8:	24 c0       	rjmp	.+72     	; 0x1002 <SX1243Process+0xa2>
		j = 0;
		//FLASH_set_level(1);
		
		while (j < fastBufSize)
		{
			DATA_set_level(fastBuf[j]);
     fba:	fc 01       	movw	r30, r24
     fbc:	e9 58       	subi	r30, 0x89	; 137
     fbe:	f1 4c       	sbci	r31, 0xC1	; 193
     fc0:	20 81       	ld	r18, Z
 * \param[in] level true  = Pin level set to "high" state
 *                  false = Pin level set to "low" state
 */
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
     fc2:	22 23       	and	r18, r18
     fc4:	21 f0       	breq	.+8      	; 0xfce <SX1243Process+0x6e>
		VPORTC.OUT |= (1 << pin);
     fc6:	29 b1       	in	r18, 0x09	; 9
     fc8:	20 61       	ori	r18, 0x10	; 16
     fca:	29 b9       	out	0x09, r18	; 9
     fcc:	03 c0       	rjmp	.+6      	; 0xfd4 <SX1243Process+0x74>
	} else {
		VPORTC.OUT &= ~(1 << pin);
     fce:	29 b1       	in	r18, 0x09	; 9
     fd0:	2f 7e       	andi	r18, 0xEF	; 239
     fd2:	29 b9       	out	0x09, r18	; 9
     fd4:	2a e0       	ldi	r18, 0x0A	; 10
     fd6:	2a 95       	dec	r18
     fd8:	f1 f7       	brne	.-4      	; 0xfd6 <SX1243Process+0x76>
     fda:	00 c0       	rjmp	.+0      	; 0xfdc <SX1243Process+0x7c>
			_delay_us(6.4);
			if (!fastBuf[j])
     fdc:	fc 01       	movw	r30, r24
     fde:	e9 58       	subi	r30, 0x89	; 137
     fe0:	f1 4c       	sbci	r31, 0xC1	; 193
     fe2:	20 81       	ld	r18, Z
     fe4:	21 11       	cpse	r18, r1
     fe6:	02 c0       	rjmp	.+4      	; 0xfec <SX1243Process+0x8c>
			{
				_NOP();
     fe8:	00 00       	nop
				_NOP();
     fea:	00 00       	nop
			}
			j++;
     fec:	01 96       	adiw	r24, 0x01	; 1
     fee:	02 c0       	rjmp	.+4      	; 0xff4 <SX1243Process+0x94>
     ff0:	80 e0       	ldi	r24, 0x00	; 0
     ff2:	90 e0       	ldi	r25, 0x00	; 0
	if (j < TRANSMITTER_READY_TIMEOUT)
	{
		j = 0;
		//FLASH_set_level(1);
		
		while (j < fastBufSize)
     ff4:	20 91 74 3e 	lds	r18, 0x3E74	; 0x803e74 <fastBufSize>
     ff8:	30 e0       	ldi	r19, 0x00	; 0
     ffa:	82 17       	cp	r24, r18
     ffc:	93 07       	cpc	r25, r19
     ffe:	e8 f2       	brcs	.-70     	; 0xfba <SX1243Process+0x5a>
    1000:	03 c0       	rjmp	.+6      	; 0x1008 <SX1243Process+0xa8>
		
		//FLASH_set_level(0);
	}
	else
	{
		SX1243Reset();
    1002:	e4 de       	rcall	.-568    	; 0xdcc <SX1243Reset>
		return SX_ERROR;
    1004:	81 e0       	ldi	r24, 0x01	; 1
    1006:	09 c0       	rjmp	.+18     	; 0x101a <SX1243Process+0xba>
	}
	
	SX1243Write(INSTRUCTION_CONFIG, TxParam.Config);
    1008:	40 91 0c 3f 	lds	r20, 0x3F0C	; 0x803f0c <TxParam+0x15>
    100c:	50 91 0d 3f 	lds	r21, 0x3F0D	; 0x803f0d <TxParam+0x16>
    1010:	60 e0       	ldi	r22, 0x00	; 0
    1012:	70 e0       	ldi	r23, 0x00	; 0
    1014:	80 e0       	ldi	r24, 0x00	; 0
    1016:	b3 de       	rcall	.-666    	; 0xd7e <SX1243Write>
		
	return state;
    1018:	80 e0       	ldi	r24, 0x00	; 0
    101a:	df 91       	pop	r29
    101c:	cf 91       	pop	r28
    101e:	08 95       	ret

00001020 <TOUCH_GetSensorValue>:
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTA.OUT |= (1 << pin);
	} else {
		VPORTA.OUT &= ~(1 << pin);
    1020:	91 b1       	in	r25, 0x01	; 1
    1022:	9f 77       	andi	r25, 0x7F	; 127
    1024:	91 b9       	out	0x01, r25	; 1
int32_t TOUCH_GetSensorValue(uint8_t touchPin, bool dir)
{
	int32_t var = 0;
	SHIELD_set_level(false);
	
	switch (touchPin)
    1026:	88 23       	and	r24, r24
    1028:	19 f0       	breq	.+6      	; 0x1030 <TOUCH_GetSensorValue+0x10>
    102a:	81 30       	cpi	r24, 0x01	; 1
    102c:	a1 f1       	breq	.+104    	; 0x1096 <TOUCH_GetSensorValue+0x76>
    102e:	66 c0       	rjmp	.+204    	; 0x10fc <TOUCH_GetSensorValue+0xdc>
 * \param[in] level true  = Pin level set to "high" state
 *                  false = Pin level set to "low" state
 */
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
    1030:	66 23       	and	r22, r22
    1032:	21 f0       	breq	.+8      	; 0x103c <TOUCH_GetSensorValue+0x1c>
		VPORTB.OUT |= (1 << pin);
    1034:	85 b1       	in	r24, 0x05	; 5
    1036:	82 60       	ori	r24, 0x02	; 2
    1038:	85 b9       	out	0x05, r24	; 5
    103a:	03 c0       	rjmp	.+6      	; 0x1042 <TOUCH_GetSensorValue+0x22>
	} else {
		VPORTB.OUT &= ~(1 << pin);
    103c:	85 b1       	in	r24, 0x05	; 5
    103e:	8d 7f       	andi	r24, 0xFD	; 253
    1040:	85 b9       	out	0x05, r24	; 5
	switch (dir) {
	case PORT_DIR_IN:
		VPORTB.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTB.DIR |= (1 << pin);
    1042:	84 b1       	in	r24, 0x04	; 4
    1044:	82 60       	ori	r24, 0x02	; 2
    1046:	84 b9       	out	0x04, r24	; 4
	{
		case 0:
			PARTNER_set_level(dir);
			PARTNER_set_dir(PORT_DIR_OUT);
			ADC0.MUXPOS = ADC_MUXPOS_AIN10_gc;
    1048:	8a e0       	ldi	r24, 0x0A	; 10
    104a:	80 93 06 06 	sts	0x0606, r24	; 0x800606 <payloadBufferStartByte+0x7f6fd2>
 * \param[in] level true  = Pin level set to "high" state
 *                  false = Pin level set to "low" state
 */
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
    104e:	61 30       	cpi	r22, 0x01	; 1
    1050:	21 f0       	breq	.+8      	; 0x105a <TOUCH_GetSensorValue+0x3a>
		VPORTA.OUT |= (1 << pin);
    1052:	81 b1       	in	r24, 0x01	; 1
    1054:	80 64       	ori	r24, 0x40	; 64
    1056:	81 b9       	out	0x01, r24	; 1
    1058:	03 c0       	rjmp	.+6      	; 0x1060 <TOUCH_GetSensorValue+0x40>
	} else {
		VPORTA.OUT &= ~(1 << pin);
    105a:	81 b1       	in	r24, 0x01	; 1
    105c:	8f 7b       	andi	r24, 0xBF	; 191
    105e:	81 b9       	out	0x01, r24	; 1
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTA.DIR |= (1 << pin);
    1060:	80 b1       	in	r24, 0x00	; 0
    1062:	80 64       	ori	r24, 0x40	; 64
    1064:	80 b9       	out	0x00, r24	; 0
    1066:	85 e0       	ldi	r24, 0x05	; 5
    1068:	8a 95       	dec	r24
    106a:	f1 f7       	brne	.-4      	; 0x1068 <TOUCH_GetSensorValue+0x48>
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
    106c:	80 b1       	in	r24, 0x00	; 0
    106e:	8f 7b       	andi	r24, 0xBF	; 191
    1070:	80 b9       	out	0x00, r24	; 0
			//SX_set_pull_mode(PORT_PULL_OFF);
			
			//ADC0.MUXPOS = ADC_MUXPOS_AIN6_gc;			
			//_delay_us(TRANSFER_DELAY);
			
			var = ADC_0_get_conversion(ADC_MUXPOS_AIN6_gc);
    1072:	86 e0       	ldi	r24, 0x06	; 6
    1074:	79 dd       	rcall	.-1294   	; 0xb68 <ADC_0_get_conversion>
			ADC0.MUXPOS = ADC_MUXPOS_AIN10_gc;
    1076:	2a e0       	ldi	r18, 0x0A	; 10
    1078:	20 93 06 06 	sts	0x0606, r18	; 0x800606 <payloadBufferStartByte+0x7f6fd2>
 *                  false = Pin level set to "low" state
 */
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTB.OUT |= (1 << pin);
    107c:	25 b1       	in	r18, 0x05	; 5
    107e:	22 60       	ori	r18, 0x02	; 2
    1080:	25 b9       	out	0x05, r18	; 5
 *                  false = Pin level set to "low" state
 */
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTA.OUT |= (1 << pin);
    1082:	21 b1       	in	r18, 0x01	; 1
    1084:	20 64       	ori	r18, 0x40	; 64
    1086:	21 b9       	out	0x01, r18	; 1
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTA.DIR |= (1 << pin);
    1088:	20 b1       	in	r18, 0x00	; 0
    108a:	20 64       	ori	r18, 0x40	; 64
    108c:	20 b9       	out	0x00, r18	; 0
			//PARTNER_set_isc(PORT_ISC_INPUT_DISABLE_gc);
			//PARTNER_set_pull_mode(PORT_PULL_OFF);
			SX_set_level(true);
			SX_set_dir(PORT_DIR_OUT);
			
			return var;
    108e:	bc 01       	movw	r22, r24
    1090:	80 e0       	ldi	r24, 0x00	; 0
    1092:	90 e0       	ldi	r25, 0x00	; 0
    1094:	08 95       	ret
 * \param[in] level true  = Pin level set to "high" state
 *                  false = Pin level set to "low" state
 */
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
    1096:	66 23       	and	r22, r22
    1098:	21 f0       	breq	.+8      	; 0x10a2 <TOUCH_GetSensorValue+0x82>
		VPORTB.OUT |= (1 << pin);
    109a:	85 b1       	in	r24, 0x05	; 5
    109c:	82 60       	ori	r24, 0x02	; 2
    109e:	85 b9       	out	0x05, r24	; 5
    10a0:	03 c0       	rjmp	.+6      	; 0x10a8 <TOUCH_GetSensorValue+0x88>
	} else {
		VPORTB.OUT &= ~(1 << pin);
    10a2:	85 b1       	in	r24, 0x05	; 5
    10a4:	8d 7f       	andi	r24, 0xFD	; 253
    10a6:	85 b9       	out	0x05, r24	; 5
	switch (dir) {
	case PORT_DIR_IN:
		VPORTB.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTB.DIR |= (1 << pin);
    10a8:	84 b1       	in	r24, 0x04	; 4
    10aa:	82 60       	ori	r24, 0x02	; 2
    10ac:	84 b9       	out	0x04, r24	; 4
		break;
		
		case 1:
			PARTNER_set_level(dir);
			PARTNER_set_dir(PORT_DIR_OUT);
			ADC0.MUXPOS = ADC_MUXPOS_AIN10_gc;
    10ae:	8a e0       	ldi	r24, 0x0A	; 10
    10b0:	80 93 06 06 	sts	0x0606, r24	; 0x800606 <payloadBufferStartByte+0x7f6fd2>
 * \param[in] level true  = Pin level set to "high" state
 *                  false = Pin level set to "low" state
 */
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
    10b4:	61 30       	cpi	r22, 0x01	; 1
    10b6:	21 f0       	breq	.+8      	; 0x10c0 <TOUCH_GetSensorValue+0xa0>
		VPORTB.OUT |= (1 << pin);
    10b8:	85 b1       	in	r24, 0x05	; 5
    10ba:	81 60       	ori	r24, 0x01	; 1
    10bc:	85 b9       	out	0x05, r24	; 5
    10be:	03 c0       	rjmp	.+6      	; 0x10c6 <TOUCH_GetSensorValue+0xa6>
	} else {
		VPORTB.OUT &= ~(1 << pin);
    10c0:	85 b1       	in	r24, 0x05	; 5
    10c2:	8e 7f       	andi	r24, 0xFE	; 254
    10c4:	85 b9       	out	0x05, r24	; 5
	switch (dir) {
	case PORT_DIR_IN:
		VPORTB.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTB.DIR |= (1 << pin);
    10c6:	84 b1       	in	r24, 0x04	; 4
    10c8:	81 60       	ori	r24, 0x01	; 1
    10ca:	84 b9       	out	0x04, r24	; 4
    10cc:	85 e0       	ldi	r24, 0x05	; 5
    10ce:	8a 95       	dec	r24
    10d0:	f1 f7       	brne	.-4      	; 0x10ce <TOUCH_GetSensorValue+0xae>
 */
static inline void PORTB_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTB.DIR &= ~(1 << pin);
    10d2:	84 b1       	in	r24, 0x04	; 4
    10d4:	8e 7f       	andi	r24, 0xFE	; 254
    10d6:	84 b9       	out	0x04, r24	; 4
			//SY_set_pull_mode(PORT_PULL_OFF);
		
			//ADC0.MUXPOS = ADC_MUXPOS_AIN11_gc;
			//_delay_us(TRANSFER_DELAY);
		
			var = ADC_0_get_conversion(ADC_MUXPOS_AIN11_gc);
    10d8:	8b e0       	ldi	r24, 0x0B	; 11
    10da:	46 dd       	rcall	.-1396   	; 0xb68 <ADC_0_get_conversion>
			ADC0.MUXPOS = ADC_MUXPOS_AIN10_gc;
    10dc:	2a e0       	ldi	r18, 0x0A	; 10
    10de:	20 93 06 06 	sts	0x0606, r18	; 0x800606 <payloadBufferStartByte+0x7f6fd2>
 *                  false = Pin level set to "low" state
 */
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTB.OUT |= (1 << pin);
    10e2:	25 b1       	in	r18, 0x05	; 5
    10e4:	22 60       	ori	r18, 0x02	; 2
    10e6:	25 b9       	out	0x05, r18	; 5
    10e8:	25 b1       	in	r18, 0x05	; 5
    10ea:	21 60       	ori	r18, 0x01	; 1
    10ec:	25 b9       	out	0x05, r18	; 5
	switch (dir) {
	case PORT_DIR_IN:
		VPORTB.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTB.DIR |= (1 << pin);
    10ee:	24 b1       	in	r18, 0x04	; 4
    10f0:	21 60       	ori	r18, 0x01	; 1
    10f2:	24 b9       	out	0x04, r18	; 4
			//PARTNER_set_isc(PORT_ISC_INPUT_DISABLE_gc);
			//PARTNER_set_pull_mode(PORT_PULL_OFF);
			SY_set_level(true);
			SY_set_dir(PORT_DIR_OUT);
			
			return var;
    10f4:	bc 01       	movw	r22, r24
    10f6:	80 e0       	ldi	r24, 0x00	; 0
    10f8:	90 e0       	ldi	r25, 0x00	; 0
    10fa:	08 95       	ret
		
		default:
		break;
	}
	
	return var;
    10fc:	60 e0       	ldi	r22, 0x00	; 0
    10fe:	70 e0       	ldi	r23, 0x00	; 0
    1100:	cb 01       	movw	r24, r22
}
    1102:	08 95       	ret

00001104 <__divsf3>:
    1104:	0e 94 96 08 	call	0x112c	; 0x112c <__divsf3x>
    1108:	0c 94 d2 09 	jmp	0x13a4	; 0x13a4 <__fp_round>
    110c:	0e 94 cb 09 	call	0x1396	; 0x1396 <__fp_pscB>
    1110:	58 f0       	brcs	.+22     	; 0x1128 <__divsf3+0x24>
    1112:	0e 94 c4 09 	call	0x1388	; 0x1388 <__fp_pscA>
    1116:	40 f0       	brcs	.+16     	; 0x1128 <__divsf3+0x24>
    1118:	29 f4       	brne	.+10     	; 0x1124 <__divsf3+0x20>
    111a:	5f 3f       	cpi	r21, 0xFF	; 255
    111c:	29 f0       	breq	.+10     	; 0x1128 <__divsf3+0x24>
    111e:	0c 94 ab 09 	jmp	0x1356	; 0x1356 <__fp_inf>
    1122:	51 11       	cpse	r21, r1
    1124:	0c 94 06 0a 	jmp	0x140c	; 0x140c <__fp_szero>
    1128:	0c 94 b1 09 	jmp	0x1362	; 0x1362 <__fp_nan>

0000112c <__divsf3x>:
    112c:	0e 94 e3 09 	call	0x13c6	; 0x13c6 <__fp_split3>
    1130:	68 f3       	brcs	.-38     	; 0x110c <__divsf3+0x8>

00001132 <__divsf3_pse>:
    1132:	99 23       	and	r25, r25
    1134:	b1 f3       	breq	.-20     	; 0x1122 <__divsf3+0x1e>
    1136:	55 23       	and	r21, r21
    1138:	91 f3       	breq	.-28     	; 0x111e <__divsf3+0x1a>
    113a:	95 1b       	sub	r25, r21
    113c:	55 0b       	sbc	r21, r21
    113e:	bb 27       	eor	r27, r27
    1140:	aa 27       	eor	r26, r26
    1142:	62 17       	cp	r22, r18
    1144:	73 07       	cpc	r23, r19
    1146:	84 07       	cpc	r24, r20
    1148:	38 f0       	brcs	.+14     	; 0x1158 <__divsf3_pse+0x26>
    114a:	9f 5f       	subi	r25, 0xFF	; 255
    114c:	5f 4f       	sbci	r21, 0xFF	; 255
    114e:	22 0f       	add	r18, r18
    1150:	33 1f       	adc	r19, r19
    1152:	44 1f       	adc	r20, r20
    1154:	aa 1f       	adc	r26, r26
    1156:	a9 f3       	breq	.-22     	; 0x1142 <__divsf3_pse+0x10>
    1158:	35 d0       	rcall	.+106    	; 0x11c4 <__divsf3_pse+0x92>
    115a:	0e 2e       	mov	r0, r30
    115c:	3a f0       	brmi	.+14     	; 0x116c <__divsf3_pse+0x3a>
    115e:	e0 e8       	ldi	r30, 0x80	; 128
    1160:	32 d0       	rcall	.+100    	; 0x11c6 <__divsf3_pse+0x94>
    1162:	91 50       	subi	r25, 0x01	; 1
    1164:	50 40       	sbci	r21, 0x00	; 0
    1166:	e6 95       	lsr	r30
    1168:	00 1c       	adc	r0, r0
    116a:	ca f7       	brpl	.-14     	; 0x115e <__divsf3_pse+0x2c>
    116c:	2b d0       	rcall	.+86     	; 0x11c4 <__divsf3_pse+0x92>
    116e:	fe 2f       	mov	r31, r30
    1170:	29 d0       	rcall	.+82     	; 0x11c4 <__divsf3_pse+0x92>
    1172:	66 0f       	add	r22, r22
    1174:	77 1f       	adc	r23, r23
    1176:	88 1f       	adc	r24, r24
    1178:	bb 1f       	adc	r27, r27
    117a:	26 17       	cp	r18, r22
    117c:	37 07       	cpc	r19, r23
    117e:	48 07       	cpc	r20, r24
    1180:	ab 07       	cpc	r26, r27
    1182:	b0 e8       	ldi	r27, 0x80	; 128
    1184:	09 f0       	breq	.+2      	; 0x1188 <__divsf3_pse+0x56>
    1186:	bb 0b       	sbc	r27, r27
    1188:	80 2d       	mov	r24, r0
    118a:	bf 01       	movw	r22, r30
    118c:	ff 27       	eor	r31, r31
    118e:	93 58       	subi	r25, 0x83	; 131
    1190:	5f 4f       	sbci	r21, 0xFF	; 255
    1192:	3a f0       	brmi	.+14     	; 0x11a2 <__divsf3_pse+0x70>
    1194:	9e 3f       	cpi	r25, 0xFE	; 254
    1196:	51 05       	cpc	r21, r1
    1198:	78 f0       	brcs	.+30     	; 0x11b8 <__divsf3_pse+0x86>
    119a:	0c 94 ab 09 	jmp	0x1356	; 0x1356 <__fp_inf>
    119e:	0c 94 06 0a 	jmp	0x140c	; 0x140c <__fp_szero>
    11a2:	5f 3f       	cpi	r21, 0xFF	; 255
    11a4:	e4 f3       	brlt	.-8      	; 0x119e <__divsf3_pse+0x6c>
    11a6:	98 3e       	cpi	r25, 0xE8	; 232
    11a8:	d4 f3       	brlt	.-12     	; 0x119e <__divsf3_pse+0x6c>
    11aa:	86 95       	lsr	r24
    11ac:	77 95       	ror	r23
    11ae:	67 95       	ror	r22
    11b0:	b7 95       	ror	r27
    11b2:	f7 95       	ror	r31
    11b4:	9f 5f       	subi	r25, 0xFF	; 255
    11b6:	c9 f7       	brne	.-14     	; 0x11aa <__divsf3_pse+0x78>
    11b8:	88 0f       	add	r24, r24
    11ba:	91 1d       	adc	r25, r1
    11bc:	96 95       	lsr	r25
    11be:	87 95       	ror	r24
    11c0:	97 f9       	bld	r25, 7
    11c2:	08 95       	ret
    11c4:	e1 e0       	ldi	r30, 0x01	; 1
    11c6:	66 0f       	add	r22, r22
    11c8:	77 1f       	adc	r23, r23
    11ca:	88 1f       	adc	r24, r24
    11cc:	bb 1f       	adc	r27, r27
    11ce:	62 17       	cp	r22, r18
    11d0:	73 07       	cpc	r23, r19
    11d2:	84 07       	cpc	r24, r20
    11d4:	ba 07       	cpc	r27, r26
    11d6:	20 f0       	brcs	.+8      	; 0x11e0 <__divsf3_pse+0xae>
    11d8:	62 1b       	sub	r22, r18
    11da:	73 0b       	sbc	r23, r19
    11dc:	84 0b       	sbc	r24, r20
    11de:	ba 0b       	sbc	r27, r26
    11e0:	ee 1f       	adc	r30, r30
    11e2:	88 f7       	brcc	.-30     	; 0x11c6 <__divsf3_pse+0x94>
    11e4:	e0 95       	com	r30
    11e6:	08 95       	ret

000011e8 <__fixsfdi>:
    11e8:	be e3       	ldi	r27, 0x3E	; 62
    11ea:	04 d0       	rcall	.+8      	; 0x11f4 <__fixunssfdi+0x2>
    11ec:	08 f4       	brcc	.+2      	; 0x11f0 <__fixsfdi+0x8>
    11ee:	90 e8       	ldi	r25, 0x80	; 128
    11f0:	08 95       	ret

000011f2 <__fixunssfdi>:
    11f2:	bf e3       	ldi	r27, 0x3F	; 63
    11f4:	22 27       	eor	r18, r18
    11f6:	33 27       	eor	r19, r19
    11f8:	a9 01       	movw	r20, r18
    11fa:	0e 94 eb 09 	call	0x13d6	; 0x13d6 <__fp_splitA>
    11fe:	60 f1       	brcs	.+88     	; 0x1258 <__fixunssfdi+0x66>
    1200:	9f 57       	subi	r25, 0x7F	; 127
    1202:	48 f1       	brcs	.+82     	; 0x1256 <__fixunssfdi+0x64>
    1204:	b9 17       	cp	r27, r25
    1206:	40 f1       	brcs	.+80     	; 0x1258 <__fixunssfdi+0x66>
    1208:	bf e3       	ldi	r27, 0x3F	; 63
    120a:	b9 1b       	sub	r27, r25
    120c:	99 27       	eor	r25, r25
    120e:	b8 50       	subi	r27, 0x08	; 8
    1210:	3a f4       	brpl	.+14     	; 0x1220 <__fixunssfdi+0x2e>
    1212:	66 0f       	add	r22, r22
    1214:	77 1f       	adc	r23, r23
    1216:	88 1f       	adc	r24, r24
    1218:	99 1f       	adc	r25, r25
    121a:	b3 95       	inc	r27
    121c:	d2 f3       	brmi	.-12     	; 0x1212 <__fixunssfdi+0x20>
    121e:	16 c0       	rjmp	.+44     	; 0x124c <__fixunssfdi+0x5a>
    1220:	b8 50       	subi	r27, 0x08	; 8
    1222:	4a f0       	brmi	.+18     	; 0x1236 <__fixunssfdi+0x44>
    1224:	23 2f       	mov	r18, r19
    1226:	34 2f       	mov	r19, r20
    1228:	45 2f       	mov	r20, r21
    122a:	56 2f       	mov	r21, r22
    122c:	67 2f       	mov	r22, r23
    122e:	78 2f       	mov	r23, r24
    1230:	88 27       	eor	r24, r24
    1232:	b8 50       	subi	r27, 0x08	; 8
    1234:	ba f7       	brpl	.-18     	; 0x1224 <__fixunssfdi+0x32>
    1236:	b8 5f       	subi	r27, 0xF8	; 248
    1238:	49 f0       	breq	.+18     	; 0x124c <__fixunssfdi+0x5a>
    123a:	86 95       	lsr	r24
    123c:	77 95       	ror	r23
    123e:	67 95       	ror	r22
    1240:	57 95       	ror	r21
    1242:	47 95       	ror	r20
    1244:	37 95       	ror	r19
    1246:	27 95       	ror	r18
    1248:	ba 95       	dec	r27
    124a:	b9 f7       	brne	.-18     	; 0x123a <__fixunssfdi+0x48>
    124c:	16 f4       	brtc	.+4      	; 0x1252 <__fixunssfdi+0x60>
    124e:	0e 94 b4 09 	call	0x1368	; 0x1368 <__fp_negdi>
    1252:	88 94       	clc
    1254:	08 95       	ret
    1256:	88 94       	clc
    1258:	60 e0       	ldi	r22, 0x00	; 0
    125a:	70 e0       	ldi	r23, 0x00	; 0
    125c:	cb 01       	movw	r24, r22
    125e:	08 95       	ret

00001260 <__floatunsisf>:
    1260:	e8 94       	clt
    1262:	09 c0       	rjmp	.+18     	; 0x1276 <__floatsisf+0x12>

00001264 <__floatsisf>:
    1264:	97 fb       	bst	r25, 7
    1266:	3e f4       	brtc	.+14     	; 0x1276 <__floatsisf+0x12>
    1268:	90 95       	com	r25
    126a:	80 95       	com	r24
    126c:	70 95       	com	r23
    126e:	61 95       	neg	r22
    1270:	7f 4f       	sbci	r23, 0xFF	; 255
    1272:	8f 4f       	sbci	r24, 0xFF	; 255
    1274:	9f 4f       	sbci	r25, 0xFF	; 255
    1276:	99 23       	and	r25, r25
    1278:	a9 f0       	breq	.+42     	; 0x12a4 <__floatsisf+0x40>
    127a:	f9 2f       	mov	r31, r25
    127c:	96 e9       	ldi	r25, 0x96	; 150
    127e:	bb 27       	eor	r27, r27
    1280:	93 95       	inc	r25
    1282:	f6 95       	lsr	r31
    1284:	87 95       	ror	r24
    1286:	77 95       	ror	r23
    1288:	67 95       	ror	r22
    128a:	b7 95       	ror	r27
    128c:	f1 11       	cpse	r31, r1
    128e:	f8 cf       	rjmp	.-16     	; 0x1280 <__floatsisf+0x1c>
    1290:	fa f4       	brpl	.+62     	; 0x12d0 <__floatsisf+0x6c>
    1292:	bb 0f       	add	r27, r27
    1294:	11 f4       	brne	.+4      	; 0x129a <__floatsisf+0x36>
    1296:	60 ff       	sbrs	r22, 0
    1298:	1b c0       	rjmp	.+54     	; 0x12d0 <__floatsisf+0x6c>
    129a:	6f 5f       	subi	r22, 0xFF	; 255
    129c:	7f 4f       	sbci	r23, 0xFF	; 255
    129e:	8f 4f       	sbci	r24, 0xFF	; 255
    12a0:	9f 4f       	sbci	r25, 0xFF	; 255
    12a2:	16 c0       	rjmp	.+44     	; 0x12d0 <__floatsisf+0x6c>
    12a4:	88 23       	and	r24, r24
    12a6:	11 f0       	breq	.+4      	; 0x12ac <__floatsisf+0x48>
    12a8:	96 e9       	ldi	r25, 0x96	; 150
    12aa:	11 c0       	rjmp	.+34     	; 0x12ce <__floatsisf+0x6a>
    12ac:	77 23       	and	r23, r23
    12ae:	21 f0       	breq	.+8      	; 0x12b8 <__floatsisf+0x54>
    12b0:	9e e8       	ldi	r25, 0x8E	; 142
    12b2:	87 2f       	mov	r24, r23
    12b4:	76 2f       	mov	r23, r22
    12b6:	05 c0       	rjmp	.+10     	; 0x12c2 <__floatsisf+0x5e>
    12b8:	66 23       	and	r22, r22
    12ba:	71 f0       	breq	.+28     	; 0x12d8 <__floatsisf+0x74>
    12bc:	96 e8       	ldi	r25, 0x86	; 134
    12be:	86 2f       	mov	r24, r22
    12c0:	70 e0       	ldi	r23, 0x00	; 0
    12c2:	60 e0       	ldi	r22, 0x00	; 0
    12c4:	2a f0       	brmi	.+10     	; 0x12d0 <__floatsisf+0x6c>
    12c6:	9a 95       	dec	r25
    12c8:	66 0f       	add	r22, r22
    12ca:	77 1f       	adc	r23, r23
    12cc:	88 1f       	adc	r24, r24
    12ce:	da f7       	brpl	.-10     	; 0x12c6 <__floatsisf+0x62>
    12d0:	88 0f       	add	r24, r24
    12d2:	96 95       	lsr	r25
    12d4:	87 95       	ror	r24
    12d6:	97 f9       	bld	r25, 7
    12d8:	08 95       	ret

000012da <__floatundisf>:
    12da:	e8 94       	clt

000012dc <__fp_di2sf>:
    12dc:	f9 2f       	mov	r31, r25
    12de:	96 eb       	ldi	r25, 0xB6	; 182
    12e0:	ff 23       	and	r31, r31
    12e2:	81 f0       	breq	.+32     	; 0x1304 <__fp_di2sf+0x28>
    12e4:	12 16       	cp	r1, r18
    12e6:	13 06       	cpc	r1, r19
    12e8:	14 06       	cpc	r1, r20
    12ea:	44 0b       	sbc	r20, r20
    12ec:	93 95       	inc	r25
    12ee:	f6 95       	lsr	r31
    12f0:	87 95       	ror	r24
    12f2:	77 95       	ror	r23
    12f4:	67 95       	ror	r22
    12f6:	57 95       	ror	r21
    12f8:	40 40       	sbci	r20, 0x00	; 0
    12fa:	ff 23       	and	r31, r31
    12fc:	b9 f7       	brne	.-18     	; 0x12ec <__fp_di2sf+0x10>
    12fe:	1b c0       	rjmp	.+54     	; 0x1336 <__fp_di2sf+0x5a>
    1300:	99 27       	eor	r25, r25
    1302:	08 95       	ret
    1304:	88 23       	and	r24, r24
    1306:	51 f4       	brne	.+20     	; 0x131c <__fp_di2sf+0x40>
    1308:	98 50       	subi	r25, 0x08	; 8
    130a:	d2 f7       	brpl	.-12     	; 0x1300 <__fp_di2sf+0x24>
    130c:	87 2b       	or	r24, r23
    130e:	76 2f       	mov	r23, r22
    1310:	65 2f       	mov	r22, r21
    1312:	54 2f       	mov	r21, r20
    1314:	43 2f       	mov	r20, r19
    1316:	32 2f       	mov	r19, r18
    1318:	20 e0       	ldi	r18, 0x00	; 0
    131a:	b1 f3       	breq	.-20     	; 0x1308 <__fp_di2sf+0x2c>
    131c:	12 16       	cp	r1, r18
    131e:	13 06       	cpc	r1, r19
    1320:	14 06       	cpc	r1, r20
    1322:	44 0b       	sbc	r20, r20
    1324:	88 23       	and	r24, r24
    1326:	3a f0       	brmi	.+14     	; 0x1336 <__fp_di2sf+0x5a>
    1328:	9a 95       	dec	r25
    132a:	44 0f       	add	r20, r20
    132c:	55 1f       	adc	r21, r21
    132e:	66 1f       	adc	r22, r22
    1330:	77 1f       	adc	r23, r23
    1332:	88 1f       	adc	r24, r24
    1334:	ca f7       	brpl	.-14     	; 0x1328 <__fp_di2sf+0x4c>
    1336:	55 23       	and	r21, r21
    1338:	4a f4       	brpl	.+18     	; 0x134c <__fp_di2sf+0x70>
    133a:	44 0f       	add	r20, r20
    133c:	55 1f       	adc	r21, r21
    133e:	11 f4       	brne	.+4      	; 0x1344 <__fp_di2sf+0x68>
    1340:	60 ff       	sbrs	r22, 0
    1342:	04 c0       	rjmp	.+8      	; 0x134c <__fp_di2sf+0x70>
    1344:	6f 5f       	subi	r22, 0xFF	; 255
    1346:	7f 4f       	sbci	r23, 0xFF	; 255
    1348:	8f 4f       	sbci	r24, 0xFF	; 255
    134a:	9f 4f       	sbci	r25, 0xFF	; 255
    134c:	88 0f       	add	r24, r24
    134e:	96 95       	lsr	r25
    1350:	87 95       	ror	r24
    1352:	97 f9       	bld	r25, 7
    1354:	08 95       	ret

00001356 <__fp_inf>:
    1356:	97 f9       	bld	r25, 7
    1358:	9f 67       	ori	r25, 0x7F	; 127
    135a:	80 e8       	ldi	r24, 0x80	; 128
    135c:	70 e0       	ldi	r23, 0x00	; 0
    135e:	60 e0       	ldi	r22, 0x00	; 0
    1360:	08 95       	ret

00001362 <__fp_nan>:
    1362:	9f ef       	ldi	r25, 0xFF	; 255
    1364:	80 ec       	ldi	r24, 0xC0	; 192
    1366:	08 95       	ret

00001368 <__fp_negdi>:
    1368:	90 95       	com	r25
    136a:	80 95       	com	r24
    136c:	70 95       	com	r23
    136e:	60 95       	com	r22
    1370:	50 95       	com	r21
    1372:	40 95       	com	r20
    1374:	30 95       	com	r19
    1376:	21 95       	neg	r18
    1378:	3f 4f       	sbci	r19, 0xFF	; 255
    137a:	4f 4f       	sbci	r20, 0xFF	; 255
    137c:	5f 4f       	sbci	r21, 0xFF	; 255
    137e:	6f 4f       	sbci	r22, 0xFF	; 255
    1380:	7f 4f       	sbci	r23, 0xFF	; 255
    1382:	8f 4f       	sbci	r24, 0xFF	; 255
    1384:	9f 4f       	sbci	r25, 0xFF	; 255
    1386:	08 95       	ret

00001388 <__fp_pscA>:
    1388:	00 24       	eor	r0, r0
    138a:	0a 94       	dec	r0
    138c:	16 16       	cp	r1, r22
    138e:	17 06       	cpc	r1, r23
    1390:	18 06       	cpc	r1, r24
    1392:	09 06       	cpc	r0, r25
    1394:	08 95       	ret

00001396 <__fp_pscB>:
    1396:	00 24       	eor	r0, r0
    1398:	0a 94       	dec	r0
    139a:	12 16       	cp	r1, r18
    139c:	13 06       	cpc	r1, r19
    139e:	14 06       	cpc	r1, r20
    13a0:	05 06       	cpc	r0, r21
    13a2:	08 95       	ret

000013a4 <__fp_round>:
    13a4:	09 2e       	mov	r0, r25
    13a6:	03 94       	inc	r0
    13a8:	00 0c       	add	r0, r0
    13aa:	11 f4       	brne	.+4      	; 0x13b0 <__fp_round+0xc>
    13ac:	88 23       	and	r24, r24
    13ae:	52 f0       	brmi	.+20     	; 0x13c4 <__fp_round+0x20>
    13b0:	bb 0f       	add	r27, r27
    13b2:	40 f4       	brcc	.+16     	; 0x13c4 <__fp_round+0x20>
    13b4:	bf 2b       	or	r27, r31
    13b6:	11 f4       	brne	.+4      	; 0x13bc <__fp_round+0x18>
    13b8:	60 ff       	sbrs	r22, 0
    13ba:	04 c0       	rjmp	.+8      	; 0x13c4 <__fp_round+0x20>
    13bc:	6f 5f       	subi	r22, 0xFF	; 255
    13be:	7f 4f       	sbci	r23, 0xFF	; 255
    13c0:	8f 4f       	sbci	r24, 0xFF	; 255
    13c2:	9f 4f       	sbci	r25, 0xFF	; 255
    13c4:	08 95       	ret

000013c6 <__fp_split3>:
    13c6:	57 fd       	sbrc	r21, 7
    13c8:	90 58       	subi	r25, 0x80	; 128
    13ca:	44 0f       	add	r20, r20
    13cc:	55 1f       	adc	r21, r21
    13ce:	59 f0       	breq	.+22     	; 0x13e6 <__fp_splitA+0x10>
    13d0:	5f 3f       	cpi	r21, 0xFF	; 255
    13d2:	71 f0       	breq	.+28     	; 0x13f0 <__fp_splitA+0x1a>
    13d4:	47 95       	ror	r20

000013d6 <__fp_splitA>:
    13d6:	88 0f       	add	r24, r24
    13d8:	97 fb       	bst	r25, 7
    13da:	99 1f       	adc	r25, r25
    13dc:	61 f0       	breq	.+24     	; 0x13f6 <__fp_splitA+0x20>
    13de:	9f 3f       	cpi	r25, 0xFF	; 255
    13e0:	79 f0       	breq	.+30     	; 0x1400 <__fp_splitA+0x2a>
    13e2:	87 95       	ror	r24
    13e4:	08 95       	ret
    13e6:	12 16       	cp	r1, r18
    13e8:	13 06       	cpc	r1, r19
    13ea:	14 06       	cpc	r1, r20
    13ec:	55 1f       	adc	r21, r21
    13ee:	f2 cf       	rjmp	.-28     	; 0x13d4 <__fp_split3+0xe>
    13f0:	46 95       	lsr	r20
    13f2:	f1 df       	rcall	.-30     	; 0x13d6 <__fp_splitA>
    13f4:	08 c0       	rjmp	.+16     	; 0x1406 <__fp_splitA+0x30>
    13f6:	16 16       	cp	r1, r22
    13f8:	17 06       	cpc	r1, r23
    13fa:	18 06       	cpc	r1, r24
    13fc:	99 1f       	adc	r25, r25
    13fe:	f1 cf       	rjmp	.-30     	; 0x13e2 <__fp_splitA+0xc>
    1400:	86 95       	lsr	r24
    1402:	71 05       	cpc	r23, r1
    1404:	61 05       	cpc	r22, r1
    1406:	08 94       	sec
    1408:	08 95       	ret

0000140a <__fp_zero>:
    140a:	e8 94       	clt

0000140c <__fp_szero>:
    140c:	bb 27       	eor	r27, r27
    140e:	66 27       	eor	r22, r22
    1410:	77 27       	eor	r23, r23
    1412:	cb 01       	movw	r24, r22
    1414:	97 f9       	bld	r25, 7
    1416:	08 95       	ret

00001418 <__mulsf3>:
    1418:	0e 94 1f 0a 	call	0x143e	; 0x143e <__mulsf3x>
    141c:	0c 94 d2 09 	jmp	0x13a4	; 0x13a4 <__fp_round>
    1420:	0e 94 c4 09 	call	0x1388	; 0x1388 <__fp_pscA>
    1424:	38 f0       	brcs	.+14     	; 0x1434 <__mulsf3+0x1c>
    1426:	0e 94 cb 09 	call	0x1396	; 0x1396 <__fp_pscB>
    142a:	20 f0       	brcs	.+8      	; 0x1434 <__mulsf3+0x1c>
    142c:	95 23       	and	r25, r21
    142e:	11 f0       	breq	.+4      	; 0x1434 <__mulsf3+0x1c>
    1430:	0c 94 ab 09 	jmp	0x1356	; 0x1356 <__fp_inf>
    1434:	0c 94 b1 09 	jmp	0x1362	; 0x1362 <__fp_nan>
    1438:	11 24       	eor	r1, r1
    143a:	0c 94 06 0a 	jmp	0x140c	; 0x140c <__fp_szero>

0000143e <__mulsf3x>:
    143e:	0e 94 e3 09 	call	0x13c6	; 0x13c6 <__fp_split3>
    1442:	70 f3       	brcs	.-36     	; 0x1420 <__mulsf3+0x8>

00001444 <__mulsf3_pse>:
    1444:	95 9f       	mul	r25, r21
    1446:	c1 f3       	breq	.-16     	; 0x1438 <__mulsf3+0x20>
    1448:	95 0f       	add	r25, r21
    144a:	50 e0       	ldi	r21, 0x00	; 0
    144c:	55 1f       	adc	r21, r21
    144e:	62 9f       	mul	r22, r18
    1450:	f0 01       	movw	r30, r0
    1452:	72 9f       	mul	r23, r18
    1454:	bb 27       	eor	r27, r27
    1456:	f0 0d       	add	r31, r0
    1458:	b1 1d       	adc	r27, r1
    145a:	63 9f       	mul	r22, r19
    145c:	aa 27       	eor	r26, r26
    145e:	f0 0d       	add	r31, r0
    1460:	b1 1d       	adc	r27, r1
    1462:	aa 1f       	adc	r26, r26
    1464:	64 9f       	mul	r22, r20
    1466:	66 27       	eor	r22, r22
    1468:	b0 0d       	add	r27, r0
    146a:	a1 1d       	adc	r26, r1
    146c:	66 1f       	adc	r22, r22
    146e:	82 9f       	mul	r24, r18
    1470:	22 27       	eor	r18, r18
    1472:	b0 0d       	add	r27, r0
    1474:	a1 1d       	adc	r26, r1
    1476:	62 1f       	adc	r22, r18
    1478:	73 9f       	mul	r23, r19
    147a:	b0 0d       	add	r27, r0
    147c:	a1 1d       	adc	r26, r1
    147e:	62 1f       	adc	r22, r18
    1480:	83 9f       	mul	r24, r19
    1482:	a0 0d       	add	r26, r0
    1484:	61 1d       	adc	r22, r1
    1486:	22 1f       	adc	r18, r18
    1488:	74 9f       	mul	r23, r20
    148a:	33 27       	eor	r19, r19
    148c:	a0 0d       	add	r26, r0
    148e:	61 1d       	adc	r22, r1
    1490:	23 1f       	adc	r18, r19
    1492:	84 9f       	mul	r24, r20
    1494:	60 0d       	add	r22, r0
    1496:	21 1d       	adc	r18, r1
    1498:	82 2f       	mov	r24, r18
    149a:	76 2f       	mov	r23, r22
    149c:	6a 2f       	mov	r22, r26
    149e:	11 24       	eor	r1, r1
    14a0:	9f 57       	subi	r25, 0x7F	; 127
    14a2:	50 40       	sbci	r21, 0x00	; 0
    14a4:	9a f0       	brmi	.+38     	; 0x14cc <__mulsf3_pse+0x88>
    14a6:	f1 f0       	breq	.+60     	; 0x14e4 <__mulsf3_pse+0xa0>
    14a8:	88 23       	and	r24, r24
    14aa:	4a f0       	brmi	.+18     	; 0x14be <__mulsf3_pse+0x7a>
    14ac:	ee 0f       	add	r30, r30
    14ae:	ff 1f       	adc	r31, r31
    14b0:	bb 1f       	adc	r27, r27
    14b2:	66 1f       	adc	r22, r22
    14b4:	77 1f       	adc	r23, r23
    14b6:	88 1f       	adc	r24, r24
    14b8:	91 50       	subi	r25, 0x01	; 1
    14ba:	50 40       	sbci	r21, 0x00	; 0
    14bc:	a9 f7       	brne	.-22     	; 0x14a8 <__mulsf3_pse+0x64>
    14be:	9e 3f       	cpi	r25, 0xFE	; 254
    14c0:	51 05       	cpc	r21, r1
    14c2:	80 f0       	brcs	.+32     	; 0x14e4 <__mulsf3_pse+0xa0>
    14c4:	0c 94 ab 09 	jmp	0x1356	; 0x1356 <__fp_inf>
    14c8:	0c 94 06 0a 	jmp	0x140c	; 0x140c <__fp_szero>
    14cc:	5f 3f       	cpi	r21, 0xFF	; 255
    14ce:	e4 f3       	brlt	.-8      	; 0x14c8 <__mulsf3_pse+0x84>
    14d0:	98 3e       	cpi	r25, 0xE8	; 232
    14d2:	d4 f3       	brlt	.-12     	; 0x14c8 <__mulsf3_pse+0x84>
    14d4:	86 95       	lsr	r24
    14d6:	77 95       	ror	r23
    14d8:	67 95       	ror	r22
    14da:	b7 95       	ror	r27
    14dc:	f7 95       	ror	r31
    14de:	e7 95       	ror	r30
    14e0:	9f 5f       	subi	r25, 0xFF	; 255
    14e2:	c1 f7       	brne	.-16     	; 0x14d4 <__mulsf3_pse+0x90>
    14e4:	fe 2b       	or	r31, r30
    14e6:	88 0f       	add	r24, r24
    14e8:	91 1d       	adc	r25, r1
    14ea:	96 95       	lsr	r25
    14ec:	87 95       	ror	r24
    14ee:	97 f9       	bld	r25, 7
    14f0:	08 95       	ret

000014f2 <__mulsi3>:
    14f2:	db 01       	movw	r26, r22
    14f4:	8f 93       	push	r24
    14f6:	9f 93       	push	r25
    14f8:	0b d0       	rcall	.+22     	; 0x1510 <__muluhisi3>
    14fa:	bf 91       	pop	r27
    14fc:	af 91       	pop	r26
    14fe:	a2 9f       	mul	r26, r18
    1500:	80 0d       	add	r24, r0
    1502:	91 1d       	adc	r25, r1
    1504:	a3 9f       	mul	r26, r19
    1506:	90 0d       	add	r25, r0
    1508:	b2 9f       	mul	r27, r18
    150a:	90 0d       	add	r25, r0
    150c:	11 24       	eor	r1, r1
    150e:	08 95       	ret

00001510 <__muluhisi3>:
    1510:	83 d0       	rcall	.+262    	; 0x1618 <__umulhisi3>
    1512:	a5 9f       	mul	r26, r21
    1514:	90 0d       	add	r25, r0
    1516:	b4 9f       	mul	r27, r20
    1518:	90 0d       	add	r25, r0
    151a:	a4 9f       	mul	r26, r20
    151c:	80 0d       	add	r24, r0
    151e:	91 1d       	adc	r25, r1
    1520:	11 24       	eor	r1, r1
    1522:	08 95       	ret

00001524 <__umoddi3>:
    1524:	68 94       	set
    1526:	01 c0       	rjmp	.+2      	; 0x152a <__udivdi3_umoddi3>

00001528 <__udivdi3>:
    1528:	e8 94       	clt

0000152a <__udivdi3_umoddi3>:
    152a:	8f 92       	push	r8
    152c:	9f 92       	push	r9
    152e:	cf 93       	push	r28
    1530:	df 93       	push	r29
    1532:	05 d0       	rcall	.+10     	; 0x153e <__udivmod64>
    1534:	df 91       	pop	r29
    1536:	cf 91       	pop	r28
    1538:	9f 90       	pop	r9
    153a:	8f 90       	pop	r8
    153c:	08 95       	ret

0000153e <__udivmod64>:
    153e:	88 24       	eor	r8, r8
    1540:	99 24       	eor	r9, r9
    1542:	f4 01       	movw	r30, r8
    1544:	e4 01       	movw	r28, r8
    1546:	b0 e4       	ldi	r27, 0x40	; 64
    1548:	1b 2e       	mov	r1, r27
    154a:	d4 01       	movw	r26, r8
    154c:	9d 15       	cp	r25, r13
    154e:	8e 04       	cpc	r8, r14
    1550:	9f 04       	cpc	r9, r15
    1552:	e0 07       	cpc	r30, r16
    1554:	f1 07       	cpc	r31, r17
    1556:	38 f4       	brcc	.+14     	; 0x1566 <__udivmod64+0x28>
    1558:	fc 01       	movw	r30, r24
    155a:	4b 01       	movw	r8, r22
    155c:	ca 01       	movw	r24, r20
    155e:	b9 01       	movw	r22, r18
    1560:	ad 01       	movw	r20, r26
    1562:	9e 01       	movw	r18, r28
    1564:	16 94       	lsr	r1
    1566:	22 0f       	add	r18, r18
    1568:	33 1f       	adc	r19, r19
    156a:	44 1f       	adc	r20, r20
    156c:	55 1f       	adc	r21, r21
    156e:	66 1f       	adc	r22, r22
    1570:	77 1f       	adc	r23, r23
    1572:	88 1f       	adc	r24, r24
    1574:	99 1f       	adc	r25, r25
    1576:	88 1c       	adc	r8, r8
    1578:	99 1c       	adc	r9, r9
    157a:	ee 1f       	adc	r30, r30
    157c:	ff 1f       	adc	r31, r31
    157e:	cc 1f       	adc	r28, r28
    1580:	dd 1f       	adc	r29, r29
    1582:	aa 1f       	adc	r26, r26
    1584:	bb 1f       	adc	r27, r27
    1586:	8a 14       	cp	r8, r10
    1588:	9b 04       	cpc	r9, r11
    158a:	ec 05       	cpc	r30, r12
    158c:	fd 05       	cpc	r31, r13
    158e:	ce 05       	cpc	r28, r14
    1590:	df 05       	cpc	r29, r15
    1592:	a0 07       	cpc	r26, r16
    1594:	b1 07       	cpc	r27, r17
    1596:	48 f0       	brcs	.+18     	; 0x15aa <__udivmod64+0x6c>
    1598:	8a 18       	sub	r8, r10
    159a:	9b 08       	sbc	r9, r11
    159c:	ec 09       	sbc	r30, r12
    159e:	fd 09       	sbc	r31, r13
    15a0:	ce 09       	sbc	r28, r14
    15a2:	df 09       	sbc	r29, r15
    15a4:	a0 0b       	sbc	r26, r16
    15a6:	b1 0b       	sbc	r27, r17
    15a8:	21 60       	ori	r18, 0x01	; 1
    15aa:	1a 94       	dec	r1
    15ac:	e1 f6       	brne	.-72     	; 0x1566 <__udivmod64+0x28>
    15ae:	2e f4       	brtc	.+10     	; 0x15ba <__udivmod64+0x7c>
    15b0:	94 01       	movw	r18, r8
    15b2:	af 01       	movw	r20, r30
    15b4:	be 01       	movw	r22, r28
    15b6:	cd 01       	movw	r24, r26
    15b8:	00 0c       	add	r0, r0
    15ba:	08 95       	ret

000015bc <__ashldi3>:
    15bc:	0f 93       	push	r16
    15be:	08 30       	cpi	r16, 0x08	; 8
    15c0:	90 f0       	brcs	.+36     	; 0x15e6 <__ashldi3+0x2a>
    15c2:	98 2f       	mov	r25, r24
    15c4:	87 2f       	mov	r24, r23
    15c6:	76 2f       	mov	r23, r22
    15c8:	65 2f       	mov	r22, r21
    15ca:	54 2f       	mov	r21, r20
    15cc:	43 2f       	mov	r20, r19
    15ce:	32 2f       	mov	r19, r18
    15d0:	22 27       	eor	r18, r18
    15d2:	08 50       	subi	r16, 0x08	; 8
    15d4:	f4 cf       	rjmp	.-24     	; 0x15be <__ashldi3+0x2>
    15d6:	22 0f       	add	r18, r18
    15d8:	33 1f       	adc	r19, r19
    15da:	44 1f       	adc	r20, r20
    15dc:	55 1f       	adc	r21, r21
    15de:	66 1f       	adc	r22, r22
    15e0:	77 1f       	adc	r23, r23
    15e2:	88 1f       	adc	r24, r24
    15e4:	99 1f       	adc	r25, r25
    15e6:	0a 95       	dec	r16
    15e8:	b2 f7       	brpl	.-20     	; 0x15d6 <__ashldi3+0x1a>
    15ea:	0f 91       	pop	r16
    15ec:	08 95       	ret

000015ee <__adddi3>:
    15ee:	2a 0d       	add	r18, r10
    15f0:	3b 1d       	adc	r19, r11
    15f2:	4c 1d       	adc	r20, r12
    15f4:	5d 1d       	adc	r21, r13
    15f6:	6e 1d       	adc	r22, r14
    15f8:	7f 1d       	adc	r23, r15
    15fa:	80 1f       	adc	r24, r16
    15fc:	91 1f       	adc	r25, r17
    15fe:	08 95       	ret

00001600 <__adddi3_s8>:
    1600:	00 24       	eor	r0, r0
    1602:	a7 fd       	sbrc	r26, 7
    1604:	00 94       	com	r0
    1606:	2a 0f       	add	r18, r26
    1608:	30 1d       	adc	r19, r0
    160a:	40 1d       	adc	r20, r0
    160c:	50 1d       	adc	r21, r0
    160e:	60 1d       	adc	r22, r0
    1610:	70 1d       	adc	r23, r0
    1612:	80 1d       	adc	r24, r0
    1614:	90 1d       	adc	r25, r0
    1616:	08 95       	ret

00001618 <__umulhisi3>:
    1618:	a2 9f       	mul	r26, r18
    161a:	b0 01       	movw	r22, r0
    161c:	b3 9f       	mul	r27, r19
    161e:	c0 01       	movw	r24, r0
    1620:	a3 9f       	mul	r26, r19
    1622:	01 d0       	rcall	.+2      	; 0x1626 <__umulhisi3+0xe>
    1624:	b2 9f       	mul	r27, r18
    1626:	70 0d       	add	r23, r0
    1628:	81 1d       	adc	r24, r1
    162a:	11 24       	eor	r1, r1
    162c:	91 1d       	adc	r25, r1
    162e:	08 95       	ret

00001630 <_exit>:
    1630:	f8 94       	cli

00001632 <__stop_program>:
    1632:	ff cf       	rjmp	.-2      	; 0x1632 <__stop_program>
