// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="hcr_metadata_injector,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcku060-ffva1156-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.745000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=2446,HLS_SYN_LUT=1381,HLS_VERSION=2019_2}" *)

module hcr_metadata_injector (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        i_data_TDATA,
        i_data_TVALID,
        i_data_TREADY,
        i_data_TKEEP,
        i_data_TSTRB,
        i_data_TUSER,
        i_data_TLAST,
        i_data_TID,
        i_data_TDEST,
        o_data_TDATA,
        o_data_TVALID,
        o_data_TREADY,
        o_data_TKEEP,
        o_data_TSTRB,
        o_data_TUSER,
        o_data_TLAST,
        o_data_TID,
        o_data_TDEST,
        pulse_metadata_V_TDATA,
        pulse_metadata_V_TVALID,
        pulse_metadata_V_TREADY,
        pos_enc_0,
        pos_enc_1,
        flags
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_pp0_stage0 = 7'd4;
parameter    ap_ST_fsm_pp0_stage1 = 7'd8;
parameter    ap_ST_fsm_state7 = 7'd16;
parameter    ap_ST_fsm_state8 = 7'd32;
parameter    ap_ST_fsm_state9 = 7'd64;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] i_data_TDATA;
input   i_data_TVALID;
output   i_data_TREADY;
input  [7:0] i_data_TKEEP;
input  [7:0] i_data_TSTRB;
input  [127:0] i_data_TUSER;
input  [0:0] i_data_TLAST;
input  [0:0] i_data_TID;
input  [0:0] i_data_TDEST;
output  [31:0] o_data_TDATA;
output   o_data_TVALID;
input   o_data_TREADY;
output  [3:0] o_data_TKEEP;
output  [3:0] o_data_TSTRB;
output  [127:0] o_data_TUSER;
output  [0:0] o_data_TLAST;
output  [0:0] o_data_TID;
output  [0:0] o_data_TDEST;
input  [855:0] pulse_metadata_V_TDATA;
input   pulse_metadata_V_TVALID;
output   pulse_metadata_V_TREADY;
input  [31:0] pos_enc_0;
input  [31:0] pos_enc_1;
input  [15:0] flags;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg i_data_TREADY;
reg pulse_metadata_V_TREADY;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    i_data_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    o_data_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg   [0:0] or_ln55_reg_723;
reg   [0:0] or_ln73_reg_738;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] or_ln55_reg_723_pp0_iter1_reg;
reg   [0:0] or_ln73_reg_738_pp0_iter1_reg;
reg   [0:0] previous_gate_bit_1_reg_293;
reg   [7:0] decimation_counter_120_reg_303;
reg   [31:0] sample_counter_119_reg_314;
reg   [0:0] in_a_xfer_bundle_1_reg_325;
reg   [0:0] in_a_pulse_1_reg_336;
reg   [7:0] decimation_counter_2_reg_347;
reg   [63:0] tmp_data_V_2_reg_678;
reg    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
reg    ap_predicate_op98_write_state5;
reg    ap_predicate_op100_write_state5;
reg    ap_block_state5_io;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] tmp_keep_V_2_reg_685;
reg   [7:0] tmp_strb_V_2_reg_692;
reg   [127:0] tmp_user_V_2_reg_699;
reg   [0:0] tmp_last_V_reg_705;
reg   [0:0] tmp_id_V_reg_711;
reg   [0:0] tmp_dest_V_reg_717;
wire   [0:0] or_ln55_fu_459_p2;
wire   [0:0] and_ln61_fu_471_p2;
reg   [0:0] and_ln61_reg_727;
wire   [0:0] p_Repl2_s_fu_483_p2;
reg   [0:0] p_Repl2_s_reg_732;
wire   [0:0] or_ln73_fu_513_p2;
wire   [7:0] decimation_counter_1_fu_519_p2;
wire   [31:0] select_ln86_fu_531_p3;
reg   [31:0] select_ln86_reg_747;
wire   [0:0] p_Result_10_fu_539_p2;
reg   [0:0] p_Result_10_reg_752;
wire   [0:0] and_ln61_1_fu_550_p2;
reg   [0:0] and_ln61_1_reg_757;
wire    ap_block_state4_pp0_stage1_iter0;
reg    ap_predicate_op93_write_state4;
reg    ap_block_state4_io;
wire    ap_block_state6_pp0_stage1_iter1;
reg    ap_predicate_op101_write_state6;
reg    ap_block_state6_io;
reg    ap_block_pp0_stage1_11001;
reg   [127:0] p_Result_7_fu_564_p4;
reg   [127:0] p_Result_7_reg_762;
wire   [31:0] tmp_data_V_fu_574_p1;
wire   [3:0] tmp_keep_V_fu_578_p1;
wire   [3:0] tmp_strb_V_fu_582_p1;
wire   [127:0] p_Result_8_fu_586_p5;
reg   [31:0] tmp_data_V_1_reg_787;
reg   [3:0] tmp_keep_V_1_reg_792;
reg   [3:0] tmp_strb_V_1_reg_797;
wire   [127:0] p_Result_9_fu_626_p5;
reg   [31:0] pos_enc_0_read_reg_807;
wire    ap_CS_fsm_state7;
reg   [31:0] pos_enc_1_read_reg_812;
reg   [15:0] flags_read_reg_817;
wire    ap_CS_fsm_state8;
wire    grp_handle_header_fu_360_ap_ready;
wire    grp_handle_header_fu_360_ap_done;
wire    ap_CS_fsm_state2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_block_pp0_stage1_subdone;
wire    grp_handle_header_fu_360_ap_start;
wire    grp_handle_header_fu_360_ap_idle;
wire    grp_handle_header_fu_360_pulse_metadata_V_TREADY;
wire    grp_handle_header_fu_360_in_a_pulse_read;
wire    grp_handle_header_fu_360_in_a_xfer_bundle_rea;
wire    grp_handle_header_fu_360_break_after_pulse_re;
wire   [31:0] grp_handle_header_fu_360_o_data_TDATA;
wire    grp_handle_header_fu_360_o_data_TVALID;
wire    grp_handle_header_fu_360_o_data_TREADY;
wire   [3:0] grp_handle_header_fu_360_o_data_TKEEP;
wire   [3:0] grp_handle_header_fu_360_o_data_TSTRB;
wire   [127:0] grp_handle_header_fu_360_o_data_TUSER;
wire   [0:0] grp_handle_header_fu_360_o_data_TLAST;
wire   [0:0] grp_handle_header_fu_360_o_data_TID;
wire   [0:0] grp_handle_header_fu_360_o_data_TDEST;
wire   [0:0] grp_handle_header_fu_360_ap_return_0;
wire   [0:0] grp_handle_header_fu_360_ap_return_1;
wire   [0:0] grp_handle_header_fu_360_ap_return_2;
wire   [0:0] grp_handle_header_fu_360_ap_return_3;
wire   [7:0] grp_handle_header_fu_360_ap_return_4;
wire   [7:0] grp_handle_header_fu_360_ap_return_5;
wire   [63:0] grp_handle_header_fu_360_ap_return_6;
wire   [0:0] grp_handle_header_fu_360_ap_return_7;
wire   [31:0] grp_handle_header_fu_360_ap_return_8;
wire   [31:0] grp_handle_header_fu_360_ap_return_9;
reg   [0:0] previous_gate_bit_0_reg_185;
wire   [0:0] terminate_fu_666_p1;
reg   [63:0] pulse_sequence_count_reg_197;
reg   [7:0] decimation_counter_0_reg_209;
reg   [31:0] sample_counter_0_reg_221;
reg   [31:0] num_samples_0_reg_233;
reg   [0:0] break_after_pulse_0_reg_245;
reg   [0:0] in_a_xfer_bundle_0_reg_257;
reg   [0:0] in_a_pulse_0_reg_269;
reg   [7:0] decimation_value_0_reg_281;
reg   [0:0] ap_phi_mux_previous_gate_bit_1_phi_fu_296_p4;
reg   [7:0] ap_phi_mux_decimation_counter_120_phi_fu_306_p4;
reg   [31:0] ap_phi_mux_sample_counter_119_phi_fu_317_p4;
reg   [0:0] ap_phi_mux_in_a_xfer_bundle_1_phi_fu_328_p4;
reg   [0:0] ap_phi_mux_in_a_pulse_1_phi_fu_339_p4;
reg   [7:0] ap_phi_reg_pp0_iter0_decimation_counter_2_reg_347;
reg    grp_handle_header_fu_360_ap_start_reg;
wire    ap_block_pp0_stage1_01001;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] tmp_2_fu_437_p3;
wire   [64:0] and_ln_fu_445_p3;
wire   [0:0] p_Result_s_fu_453_p2;
wire   [0:0] icmp_ln61_fu_465_p2;
wire   [0:0] xor_ln61_1_fu_477_p2;
wire   [0:0] dec_keep_fu_489_p2;
wire   [0:0] and_ln73_fu_495_p2;
wire   [0:0] xor_ln73_fu_501_p2;
wire   [0:0] or_ln73_1_fu_507_p2;
wire   [31:0] sample_counter_1_fu_525_p2;
wire   [0:0] xor_ln61_fu_545_p2;
reg   [127:0] p_Result_6_fu_556_p4;
wire    ap_CS_fsm_state9;
wire    regslice_both_o_data_V_data_V_U_apdone_blk;
reg   [6:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_i_data_V_data_V_U_apdone_blk;
wire   [63:0] i_data_TDATA_int;
wire    i_data_TVALID_int;
reg    i_data_TREADY_int;
wire    regslice_both_i_data_V_data_V_U_ack_in;
wire    regslice_both_i_data_V_keep_V_U_apdone_blk;
wire   [7:0] i_data_TKEEP_int;
wire    regslice_both_i_data_V_keep_V_U_vld_out;
wire    regslice_both_i_data_V_keep_V_U_ack_in;
wire    regslice_both_i_data_V_strb_V_U_apdone_blk;
wire   [7:0] i_data_TSTRB_int;
wire    regslice_both_i_data_V_strb_V_U_vld_out;
wire    regslice_both_i_data_V_strb_V_U_ack_in;
wire    regslice_both_i_data_V_user_V_U_apdone_blk;
wire   [127:0] i_data_TUSER_int;
wire    regslice_both_i_data_V_user_V_U_vld_out;
wire    regslice_both_i_data_V_user_V_U_ack_in;
wire    regslice_both_i_data_V_last_V_U_apdone_blk;
wire   [0:0] i_data_TLAST_int;
wire    regslice_both_i_data_V_last_V_U_vld_out;
wire    regslice_both_i_data_V_last_V_U_ack_in;
wire    regslice_both_i_data_V_id_V_U_apdone_blk;
wire   [0:0] i_data_TID_int;
wire    regslice_both_i_data_V_id_V_U_vld_out;
wire    regslice_both_i_data_V_id_V_U_ack_in;
wire    regslice_both_i_data_V_dest_V_U_apdone_blk;
wire   [0:0] i_data_TDEST_int;
wire    regslice_both_i_data_V_dest_V_U_vld_out;
wire    regslice_both_i_data_V_dest_V_U_ack_in;
reg   [31:0] o_data_TDATA_int;
reg    o_data_TVALID_int;
wire    o_data_TREADY_int;
wire    regslice_both_o_data_V_data_V_U_vld_out;
wire    regslice_both_o_data_V_keep_V_U_apdone_blk;
reg   [3:0] o_data_TKEEP_int;
wire    regslice_both_o_data_V_keep_V_U_ack_in_dummy;
wire    regslice_both_o_data_V_keep_V_U_vld_out;
wire    regslice_both_o_data_V_strb_V_U_apdone_blk;
reg   [3:0] o_data_TSTRB_int;
wire    regslice_both_o_data_V_strb_V_U_ack_in_dummy;
wire    regslice_both_o_data_V_strb_V_U_vld_out;
wire    regslice_both_o_data_V_user_V_U_apdone_blk;
reg   [127:0] o_data_TUSER_int;
wire    regslice_both_o_data_V_user_V_U_ack_in_dummy;
wire    regslice_both_o_data_V_user_V_U_vld_out;
wire    regslice_both_o_data_V_last_V_U_apdone_blk;
reg   [0:0] o_data_TLAST_int;
wire    regslice_both_o_data_V_last_V_U_ack_in_dummy;
wire    regslice_both_o_data_V_last_V_U_vld_out;
wire    regslice_both_o_data_V_id_V_U_apdone_blk;
reg   [0:0] o_data_TID_int;
wire    regslice_both_o_data_V_id_V_U_ack_in_dummy;
wire    regslice_both_o_data_V_id_V_U_vld_out;
wire    regslice_both_o_data_V_dest_V_U_apdone_blk;
reg   [0:0] o_data_TDEST_int;
wire    regslice_both_o_data_V_dest_V_U_ack_in_dummy;
wire    regslice_both_o_data_V_dest_V_U_vld_out;
wire    regslice_both_pulse_metadata_V_U_apdone_blk;
wire   [855:0] pulse_metadata_V_TDATA_int;
wire    pulse_metadata_V_TVALID_int;
reg    pulse_metadata_V_TREADY_int;
wire    regslice_both_pulse_metadata_V_U_ack_in;
reg    ap_condition_161;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 grp_handle_header_fu_360_ap_start_reg = 1'b0;
end

handle_header grp_handle_header_fu_360(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_handle_header_fu_360_ap_start),
    .ap_done(grp_handle_header_fu_360_ap_done),
    .ap_idle(grp_handle_header_fu_360_ap_idle),
    .ap_ready(grp_handle_header_fu_360_ap_ready),
    .pulse_metadata_V_TDATA(pulse_metadata_V_TDATA_int),
    .pulse_metadata_V_TVALID(pulse_metadata_V_TVALID_int),
    .pulse_metadata_V_TREADY(grp_handle_header_fu_360_pulse_metadata_V_TREADY),
    .data_word_data_V(tmp_data_V_2_reg_678),
    .data_word_keep_V(tmp_keep_V_2_reg_685),
    .data_word_strb_V(tmp_strb_V_2_reg_692),
    .data_word_user_V(tmp_user_V_2_reg_699),
    .data_word_last_V(tmp_last_V_reg_705),
    .data_word_id_V(tmp_id_V_reg_711),
    .data_word_dest_V(tmp_dest_V_reg_717),
    .in_a_pulse_read(grp_handle_header_fu_360_in_a_pulse_read),
    .in_a_xfer_bundle_rea(grp_handle_header_fu_360_in_a_xfer_bundle_rea),
    .break_after_pulse_re(grp_handle_header_fu_360_break_after_pulse_re),
    .num_samples_read(num_samples_0_reg_233),
    .sample_counter_read(sample_counter_119_reg_314),
    .decimation_value_rea(decimation_value_0_reg_281),
    .decimation_counter_r(decimation_counter_120_reg_303),
    .pulse_sequence_count(pulse_sequence_count_reg_197),
    .o_data_TDATA(grp_handle_header_fu_360_o_data_TDATA),
    .o_data_TVALID(grp_handle_header_fu_360_o_data_TVALID),
    .o_data_TREADY(grp_handle_header_fu_360_o_data_TREADY),
    .o_data_TKEEP(grp_handle_header_fu_360_o_data_TKEEP),
    .o_data_TSTRB(grp_handle_header_fu_360_o_data_TSTRB),
    .o_data_TUSER(grp_handle_header_fu_360_o_data_TUSER),
    .o_data_TLAST(grp_handle_header_fu_360_o_data_TLAST),
    .o_data_TID(grp_handle_header_fu_360_o_data_TID),
    .o_data_TDEST(grp_handle_header_fu_360_o_data_TDEST),
    .pos_enc_0(pos_enc_0_read_reg_807),
    .pos_enc_1(pos_enc_1_read_reg_812),
    .flags(flags_read_reg_817),
    .ap_return_0(grp_handle_header_fu_360_ap_return_0),
    .ap_return_1(grp_handle_header_fu_360_ap_return_1),
    .ap_return_2(grp_handle_header_fu_360_ap_return_2),
    .ap_return_3(grp_handle_header_fu_360_ap_return_3),
    .ap_return_4(grp_handle_header_fu_360_ap_return_4),
    .ap_return_5(grp_handle_header_fu_360_ap_return_5),
    .ap_return_6(grp_handle_header_fu_360_ap_return_6),
    .ap_return_7(grp_handle_header_fu_360_ap_return_7),
    .ap_return_8(grp_handle_header_fu_360_ap_return_8),
    .ap_return_9(grp_handle_header_fu_360_ap_return_9)
);

regslice_both #(
    .DataWidth( 64 ))
regslice_both_i_data_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(i_data_TDATA),
    .vld_in(i_data_TVALID),
    .ack_in(regslice_both_i_data_V_data_V_U_ack_in),
    .data_out(i_data_TDATA_int),
    .vld_out(i_data_TVALID_int),
    .ack_out(i_data_TREADY_int),
    .apdone_blk(regslice_both_i_data_V_data_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 8 ))
regslice_both_i_data_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(i_data_TKEEP),
    .vld_in(i_data_TVALID),
    .ack_in(regslice_both_i_data_V_keep_V_U_ack_in),
    .data_out(i_data_TKEEP_int),
    .vld_out(regslice_both_i_data_V_keep_V_U_vld_out),
    .ack_out(i_data_TREADY_int),
    .apdone_blk(regslice_both_i_data_V_keep_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 8 ))
regslice_both_i_data_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(i_data_TSTRB),
    .vld_in(i_data_TVALID),
    .ack_in(regslice_both_i_data_V_strb_V_U_ack_in),
    .data_out(i_data_TSTRB_int),
    .vld_out(regslice_both_i_data_V_strb_V_U_vld_out),
    .ack_out(i_data_TREADY_int),
    .apdone_blk(regslice_both_i_data_V_strb_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 128 ))
regslice_both_i_data_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(i_data_TUSER),
    .vld_in(i_data_TVALID),
    .ack_in(regslice_both_i_data_V_user_V_U_ack_in),
    .data_out(i_data_TUSER_int),
    .vld_out(regslice_both_i_data_V_user_V_U_vld_out),
    .ack_out(i_data_TREADY_int),
    .apdone_blk(regslice_both_i_data_V_user_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_i_data_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(i_data_TLAST),
    .vld_in(i_data_TVALID),
    .ack_in(regslice_both_i_data_V_last_V_U_ack_in),
    .data_out(i_data_TLAST_int),
    .vld_out(regslice_both_i_data_V_last_V_U_vld_out),
    .ack_out(i_data_TREADY_int),
    .apdone_blk(regslice_both_i_data_V_last_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_i_data_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(i_data_TID),
    .vld_in(i_data_TVALID),
    .ack_in(regslice_both_i_data_V_id_V_U_ack_in),
    .data_out(i_data_TID_int),
    .vld_out(regslice_both_i_data_V_id_V_U_vld_out),
    .ack_out(i_data_TREADY_int),
    .apdone_blk(regslice_both_i_data_V_id_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_i_data_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(i_data_TDEST),
    .vld_in(i_data_TVALID),
    .ack_in(regslice_both_i_data_V_dest_V_U_ack_in),
    .data_out(i_data_TDEST_int),
    .vld_out(regslice_both_i_data_V_dest_V_U_vld_out),
    .ack_out(i_data_TREADY_int),
    .apdone_blk(regslice_both_i_data_V_dest_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 32 ))
regslice_both_o_data_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(o_data_TDATA_int),
    .vld_in(o_data_TVALID_int),
    .ack_in(o_data_TREADY_int),
    .data_out(o_data_TDATA),
    .vld_out(regslice_both_o_data_V_data_V_U_vld_out),
    .ack_out(o_data_TREADY),
    .apdone_blk(regslice_both_o_data_V_data_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 4 ))
regslice_both_o_data_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(o_data_TKEEP_int),
    .vld_in(o_data_TVALID_int),
    .ack_in(regslice_both_o_data_V_keep_V_U_ack_in_dummy),
    .data_out(o_data_TKEEP),
    .vld_out(regslice_both_o_data_V_keep_V_U_vld_out),
    .ack_out(o_data_TREADY),
    .apdone_blk(regslice_both_o_data_V_keep_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 4 ))
regslice_both_o_data_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(o_data_TSTRB_int),
    .vld_in(o_data_TVALID_int),
    .ack_in(regslice_both_o_data_V_strb_V_U_ack_in_dummy),
    .data_out(o_data_TSTRB),
    .vld_out(regslice_both_o_data_V_strb_V_U_vld_out),
    .ack_out(o_data_TREADY),
    .apdone_blk(regslice_both_o_data_V_strb_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 128 ))
regslice_both_o_data_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(o_data_TUSER_int),
    .vld_in(o_data_TVALID_int),
    .ack_in(regslice_both_o_data_V_user_V_U_ack_in_dummy),
    .data_out(o_data_TUSER),
    .vld_out(regslice_both_o_data_V_user_V_U_vld_out),
    .ack_out(o_data_TREADY),
    .apdone_blk(regslice_both_o_data_V_user_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_o_data_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(o_data_TLAST_int),
    .vld_in(o_data_TVALID_int),
    .ack_in(regslice_both_o_data_V_last_V_U_ack_in_dummy),
    .data_out(o_data_TLAST),
    .vld_out(regslice_both_o_data_V_last_V_U_vld_out),
    .ack_out(o_data_TREADY),
    .apdone_blk(regslice_both_o_data_V_last_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_o_data_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(o_data_TID_int),
    .vld_in(o_data_TVALID_int),
    .ack_in(regslice_both_o_data_V_id_V_U_ack_in_dummy),
    .data_out(o_data_TID),
    .vld_out(regslice_both_o_data_V_id_V_U_vld_out),
    .ack_out(o_data_TREADY),
    .apdone_blk(regslice_both_o_data_V_id_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_o_data_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(o_data_TDEST_int),
    .vld_in(o_data_TVALID_int),
    .ack_in(regslice_both_o_data_V_dest_V_U_ack_in_dummy),
    .data_out(o_data_TDEST),
    .vld_out(regslice_both_o_data_V_dest_V_U_vld_out),
    .ack_out(o_data_TREADY),
    .apdone_blk(regslice_both_o_data_V_dest_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 856 ))
regslice_both_pulse_metadata_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(pulse_metadata_V_TDATA),
    .vld_in(pulse_metadata_V_TVALID),
    .ack_in(regslice_both_pulse_metadata_V_U_ack_in),
    .data_out(pulse_metadata_V_TDATA_int),
    .vld_out(pulse_metadata_V_TVALID_int),
    .ack_out(pulse_metadata_V_TREADY_int),
    .apdone_blk(regslice_both_pulse_metadata_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_handle_header_fu_360_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_handle_header_fu_360_ap_start_reg <= 1'b1;
        end else if ((grp_handle_header_fu_360_ap_ready == 1'b1)) begin
            grp_handle_header_fu_360_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_161)) begin
        if ((or_ln73_fu_513_p2 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_decimation_counter_2_reg_347 <= decimation_counter_1_fu_519_p2;
        end else if ((or_ln73_fu_513_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_decimation_counter_2_reg_347 <= 8'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_handle_header_fu_360_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8) & (terminate_fu_666_p1 == 1'd0))) begin
        break_after_pulse_0_reg_245 <= grp_handle_header_fu_360_ap_return_3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        break_after_pulse_0_reg_245 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_handle_header_fu_360_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8) & (terminate_fu_666_p1 == 1'd0))) begin
        decimation_counter_0_reg_209 <= grp_handle_header_fu_360_ap_return_5;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        decimation_counter_0_reg_209 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln55_reg_723 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        decimation_counter_120_reg_303 <= decimation_counter_2_reg_347;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        decimation_counter_120_reg_303 <= decimation_counter_0_reg_209;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_handle_header_fu_360_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8) & (terminate_fu_666_p1 == 1'd0))) begin
        decimation_value_0_reg_281 <= grp_handle_header_fu_360_ap_return_4;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        decimation_value_0_reg_281 <= 8'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_handle_header_fu_360_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8) & (terminate_fu_666_p1 == 1'd0))) begin
        in_a_pulse_0_reg_269 <= grp_handle_header_fu_360_ap_return_1;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        in_a_pulse_0_reg_269 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln55_reg_723 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_a_pulse_1_reg_336 <= p_Repl2_s_reg_732;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_a_pulse_1_reg_336 <= in_a_pulse_0_reg_269;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_handle_header_fu_360_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8) & (terminate_fu_666_p1 == 1'd0))) begin
        in_a_xfer_bundle_0_reg_257 <= grp_handle_header_fu_360_ap_return_2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        in_a_xfer_bundle_0_reg_257 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln55_reg_723 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_a_xfer_bundle_1_reg_325 <= and_ln61_1_reg_757;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_a_xfer_bundle_1_reg_325 <= in_a_xfer_bundle_0_reg_257;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_handle_header_fu_360_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8) & (terminate_fu_666_p1 == 1'd0))) begin
        num_samples_0_reg_233 <= grp_handle_header_fu_360_ap_return_8;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        num_samples_0_reg_233 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_handle_header_fu_360_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8) & (terminate_fu_666_p1 == 1'd0))) begin
        previous_gate_bit_0_reg_185 <= grp_handle_header_fu_360_ap_return_7;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        previous_gate_bit_0_reg_185 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln55_reg_723 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        previous_gate_bit_1_reg_293 <= p_Result_10_reg_752;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        previous_gate_bit_1_reg_293 <= previous_gate_bit_0_reg_185;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_handle_header_fu_360_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8) & (terminate_fu_666_p1 == 1'd0))) begin
        pulse_sequence_count_reg_197 <= grp_handle_header_fu_360_ap_return_6;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        pulse_sequence_count_reg_197 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_handle_header_fu_360_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8) & (terminate_fu_666_p1 == 1'd0))) begin
        sample_counter_0_reg_221 <= grp_handle_header_fu_360_ap_return_9;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        sample_counter_0_reg_221 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln55_reg_723 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sample_counter_119_reg_314 <= select_ln86_reg_747;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_counter_119_reg_314 <= sample_counter_0_reg_221;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln55_reg_723 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        and_ln61_1_reg_757 <= and_ln61_1_fu_550_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln55_fu_459_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln61_reg_727 <= and_ln61_fu_471_p2;
        or_ln73_reg_738 <= or_ln73_fu_513_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        decimation_counter_2_reg_347 <= ap_phi_reg_pp0_iter0_decimation_counter_2_reg_347;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        flags_read_reg_817 <= flags;
        pos_enc_0_read_reg_807 <= pos_enc_0;
        pos_enc_1_read_reg_812 <= pos_enc_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln55_reg_723 <= or_ln55_fu_459_p2;
        or_ln55_reg_723_pp0_iter1_reg <= or_ln55_reg_723;
        or_ln73_reg_738_pp0_iter1_reg <= or_ln73_reg_738;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln55_fu_459_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Repl2_s_reg_732 <= p_Repl2_s_fu_483_p2;
        p_Result_10_reg_752 <= p_Result_10_fu_539_p2;
        select_ln86_reg_747 <= select_ln86_fu_531_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln73_reg_738 == 1'd1) & (or_ln55_reg_723 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        p_Result_7_reg_762 <= p_Result_7_fu_564_p4;
        tmp_data_V_1_reg_787 <= {{tmp_data_V_2_reg_678[63:32]}};
        tmp_keep_V_1_reg_792 <= {{tmp_keep_V_2_reg_685[7:4]}};
        tmp_strb_V_1_reg_797 <= {{tmp_strb_V_2_reg_692[7:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_data_V_2_reg_678 <= i_data_TDATA_int;
        tmp_dest_V_reg_717 <= i_data_TDEST_int;
        tmp_id_V_reg_711 <= i_data_TID_int;
        tmp_keep_V_2_reg_685 <= i_data_TKEEP_int;
        tmp_last_V_reg_705 <= i_data_TLAST_int;
        tmp_strb_V_2_reg_692 <= i_data_TSTRB_int;
        tmp_user_V_2_reg_699 <= i_data_TUSER_int;
    end
end

always @ (*) begin
    if ((or_ln55_fu_459_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if (((regslice_both_o_data_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((or_ln55_reg_723 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_decimation_counter_120_phi_fu_306_p4 = decimation_counter_2_reg_347;
    end else begin
        ap_phi_mux_decimation_counter_120_phi_fu_306_p4 = decimation_counter_120_reg_303;
    end
end

always @ (*) begin
    if (((or_ln55_reg_723 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_in_a_pulse_1_phi_fu_339_p4 = p_Repl2_s_reg_732;
    end else begin
        ap_phi_mux_in_a_pulse_1_phi_fu_339_p4 = in_a_pulse_1_reg_336;
    end
end

always @ (*) begin
    if (((or_ln55_reg_723 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_in_a_xfer_bundle_1_phi_fu_328_p4 = and_ln61_1_reg_757;
    end else begin
        ap_phi_mux_in_a_xfer_bundle_1_phi_fu_328_p4 = in_a_xfer_bundle_1_reg_325;
    end
end

always @ (*) begin
    if (((or_ln55_reg_723 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_previous_gate_bit_1_phi_fu_296_p4 = p_Result_10_reg_752;
    end else begin
        ap_phi_mux_previous_gate_bit_1_phi_fu_296_p4 = previous_gate_bit_1_reg_293;
    end
end

always @ (*) begin
    if (((or_ln55_reg_723 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_sample_counter_119_phi_fu_317_p4 = select_ln86_reg_747;
    end else begin
        ap_phi_mux_sample_counter_119_phi_fu_317_p4 = sample_counter_119_reg_314;
    end
end

always @ (*) begin
    if (((regslice_both_o_data_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_data_TDATA_blk_n = i_data_TVALID_int;
    end else begin
        i_data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((regslice_both_i_data_V_data_V_U_ack_in == 1'b1) & (i_data_TVALID == 1'b1))) begin
        i_data_TREADY = 1'b1;
    end else begin
        i_data_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_data_TREADY_int = 1'b1;
    end else begin
        i_data_TREADY_int = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln73_reg_738_pp0_iter1_reg == 1'd1) & (or_ln55_reg_723_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((or_ln73_reg_738 == 1'd1) & (or_ln55_reg_723 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((or_ln73_reg_738 == 1'd1) & (or_ln55_reg_723 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        o_data_TDATA_blk_n = o_data_TREADY_int;
    end else begin
        o_data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op100_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        o_data_TDATA_int = tmp_data_V_1_reg_787;
    end else if (((1'b0 == ap_block_pp0_stage1_01001) & (ap_predicate_op93_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        o_data_TDATA_int = tmp_data_V_fu_574_p1;
    end else if (((grp_handle_header_fu_360_o_data_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        o_data_TDATA_int = grp_handle_header_fu_360_o_data_TDATA;
    end else begin
        o_data_TDATA_int = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_01001) & (ap_predicate_op93_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op100_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        o_data_TDEST_int = tmp_dest_V_reg_717;
    end else if (((grp_handle_header_fu_360_o_data_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        o_data_TDEST_int = grp_handle_header_fu_360_o_data_TDEST;
    end else begin
        o_data_TDEST_int = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_01001) & (ap_predicate_op93_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op100_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        o_data_TID_int = tmp_id_V_reg_711;
    end else if (((grp_handle_header_fu_360_o_data_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        o_data_TID_int = grp_handle_header_fu_360_o_data_TID;
    end else begin
        o_data_TID_int = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op100_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        o_data_TKEEP_int = tmp_keep_V_1_reg_792;
    end else if (((1'b0 == ap_block_pp0_stage1_01001) & (ap_predicate_op93_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        o_data_TKEEP_int = tmp_keep_V_fu_578_p1;
    end else if (((grp_handle_header_fu_360_o_data_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        o_data_TKEEP_int = grp_handle_header_fu_360_o_data_TKEEP;
    end else begin
        o_data_TKEEP_int = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_01001) & (ap_predicate_op93_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op100_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        o_data_TLAST_int = tmp_last_V_reg_705;
    end else if (((grp_handle_header_fu_360_o_data_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        o_data_TLAST_int = grp_handle_header_fu_360_o_data_TLAST;
    end else begin
        o_data_TLAST_int = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op100_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        o_data_TSTRB_int = tmp_strb_V_1_reg_797;
    end else if (((1'b0 == ap_block_pp0_stage1_01001) & (ap_predicate_op93_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        o_data_TSTRB_int = tmp_strb_V_fu_582_p1;
    end else if (((grp_handle_header_fu_360_o_data_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        o_data_TSTRB_int = grp_handle_header_fu_360_o_data_TSTRB;
    end else begin
        o_data_TSTRB_int = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op100_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        o_data_TUSER_int = p_Result_9_fu_626_p5;
    end else if (((1'b0 == ap_block_pp0_stage1_01001) & (ap_predicate_op93_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        o_data_TUSER_int = p_Result_8_fu_586_p5;
    end else if (((grp_handle_header_fu_360_o_data_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        o_data_TUSER_int = grp_handle_header_fu_360_o_data_TUSER;
    end else begin
        o_data_TUSER_int = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op93_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_predicate_op100_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        o_data_TVALID_int = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        o_data_TVALID_int = grp_handle_header_fu_360_o_data_TVALID;
    end else begin
        o_data_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if (((regslice_both_pulse_metadata_V_U_ack_in == 1'b1) & (pulse_metadata_V_TVALID == 1'b1))) begin
        pulse_metadata_V_TREADY = 1'b1;
    end else begin
        pulse_metadata_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        pulse_metadata_V_TREADY_int = grp_handle_header_fu_360_pulse_metadata_V_TREADY;
    end else begin
        pulse_metadata_V_TREADY_int = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln55_fu_459_p2 == 1'd0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln55_fu_459_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((terminate_fu_666_p1 == 1'd1) & (grp_handle_header_fu_360_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if (((grp_handle_header_fu_360_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8) & (terminate_fu_666_p1 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((regslice_both_o_data_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln61_1_fu_550_p2 = (xor_ln61_fu_545_p2 & in_a_xfer_bundle_1_reg_325);

assign and_ln61_fu_471_p2 = (icmp_ln61_fu_465_p2 & break_after_pulse_0_reg_245);

assign and_ln73_fu_495_p2 = (p_Repl2_s_fu_483_p2 & dec_keep_fu_489_p2);

assign and_ln_fu_445_p3 = {{tmp_2_fu_437_p3}, {64'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((i_data_TVALID_int == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((1'b1 == ap_block_state5_io) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((i_data_TVALID_int == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((1'b1 == ap_block_state5_io) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((i_data_TVALID_int == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((1'b1 == ap_block_state6_io) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_block_state4_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((1'b1 == ap_block_state6_io) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_block_state4_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter0 = (i_data_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state4_io = ((o_data_TREADY_int == 1'b0) & (ap_predicate_op93_write_state4 == 1'b1));
end

assign ap_block_state4_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_io = (((o_data_TREADY_int == 1'b0) & (ap_predicate_op100_write_state5 == 1'b1)) | ((o_data_TREADY_int == 1'b0) & (ap_predicate_op98_write_state5 == 1'b1)));
end

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_io = ((o_data_TREADY_int == 1'b0) & (ap_predicate_op101_write_state6 == 1'b1));
end

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_161 = ((or_ln55_fu_459_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_op100_write_state5 = ((or_ln73_reg_738 == 1'd1) & (or_ln55_reg_723 == 1'd1));
end

always @ (*) begin
    ap_predicate_op101_write_state6 = ((or_ln73_reg_738_pp0_iter1_reg == 1'd1) & (or_ln55_reg_723_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op93_write_state4 = ((or_ln73_reg_738 == 1'd1) & (or_ln55_reg_723 == 1'd1));
end

always @ (*) begin
    ap_predicate_op98_write_state5 = ((or_ln73_reg_738 == 1'd1) & (or_ln55_reg_723 == 1'd1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign dec_keep_fu_489_p2 = ((ap_phi_mux_decimation_counter_120_phi_fu_306_p4 == decimation_value_0_reg_281) ? 1'b1 : 1'b0);

assign decimation_counter_1_fu_519_p2 = (ap_phi_mux_decimation_counter_120_phi_fu_306_p4 + 8'd1);

assign grp_handle_header_fu_360_ap_start = grp_handle_header_fu_360_ap_start_reg;

assign grp_handle_header_fu_360_break_after_pulse_re = break_after_pulse_0_reg_245;

assign grp_handle_header_fu_360_in_a_pulse_read = in_a_pulse_1_reg_336;

assign grp_handle_header_fu_360_in_a_xfer_bundle_rea = in_a_xfer_bundle_1_reg_325;

assign grp_handle_header_fu_360_o_data_TREADY = (o_data_TREADY_int & ap_CS_fsm_state8);

assign icmp_ln61_fu_465_p2 = ((ap_phi_mux_sample_counter_119_phi_fu_317_p4 == num_samples_0_reg_233) ? 1'b1 : 1'b0);

assign o_data_TVALID = regslice_both_o_data_V_data_V_U_vld_out;

assign or_ln55_fu_459_p2 = (p_Result_s_fu_453_p2 | ap_phi_mux_previous_gate_bit_1_phi_fu_296_p4);

assign or_ln73_1_fu_507_p2 = (xor_ln73_fu_501_p2 | and_ln73_fu_495_p2);

assign or_ln73_fu_513_p2 = (or_ln73_1_fu_507_p2 | and_ln61_fu_471_p2);

assign p_Repl2_s_fu_483_p2 = (xor_ln61_1_fu_477_p2 & ap_phi_mux_in_a_pulse_1_phi_fu_339_p4);

assign p_Result_10_fu_539_p2 = ((and_ln_fu_445_p3 != 65'd0) ? 1'b1 : 1'b0);

always @ (*) begin
    p_Result_6_fu_556_p4 = tmp_user_V_2_reg_699;
    p_Result_6_fu_556_p4[32'd64] = |(p_Repl2_s_reg_732);
end

always @ (*) begin
    p_Result_7_fu_564_p4 = p_Result_6_fu_556_p4;
    p_Result_7_fu_564_p4[32'd72] = |(1'd0);
end

assign p_Result_8_fu_586_p5 = {{p_Result_7_fu_564_p4[127:95]}, {3'd6}, {p_Result_7_fu_564_p4[91:0]}};

assign p_Result_9_fu_626_p5 = {{p_Result_7_reg_762[127:95]}, {3'd7}, {p_Result_7_reg_762[91:0]}};

assign p_Result_s_fu_453_p2 = ((and_ln_fu_445_p3 == 65'd0) ? 1'b1 : 1'b0);

assign sample_counter_1_fu_525_p2 = (ap_phi_mux_sample_counter_119_phi_fu_317_p4 + 32'd1);

assign select_ln86_fu_531_p3 = ((dec_keep_fu_489_p2[0:0] === 1'b1) ? sample_counter_1_fu_525_p2 : ap_phi_mux_sample_counter_119_phi_fu_317_p4);

assign terminate_fu_666_p1 = grp_handle_header_fu_360_ap_return_0;

assign tmp_2_fu_437_p3 = i_data_TUSER_int[32'd64];

assign tmp_data_V_fu_574_p1 = tmp_data_V_2_reg_678[31:0];

assign tmp_keep_V_fu_578_p1 = tmp_keep_V_2_reg_685[3:0];

assign tmp_strb_V_fu_582_p1 = tmp_strb_V_2_reg_692[3:0];

assign xor_ln61_1_fu_477_p2 = (icmp_ln61_fu_465_p2 ^ 1'd1);

assign xor_ln61_fu_545_p2 = (1'd1 ^ and_ln61_reg_727);

assign xor_ln73_fu_501_p2 = (ap_phi_mux_in_a_xfer_bundle_1_phi_fu_328_p4 ^ 1'd1);

endmodule //hcr_metadata_injector
