
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _1114_ (rising edge-triggered flip-flop clocked by rd_clk)
Endpoint: _1107_ (rising edge-triggered flip-flop clocked by rd_clk)
Path Group: rd_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock rd_clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ rd_clk (in)
                                         rd_clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_rd_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_rd_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_rd_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_rd_clk/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.03    0.05    0.13    0.24 ^ clkbuf_1_0__f_rd_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_rd_clk (net)
                  0.05    0.00    0.24 ^ _1114_/CLK (sky130_fd_sc_hd__dfrtp_4)
     9    0.02    0.08    0.50    0.74 v _1114_/Q (sky130_fd_sc_hd__dfrtp_4)
                                         rd_ptr[0] (net)
                  0.08    0.00    0.74 v _0616_/A (sky130_fd_sc_hd__buf_4)
    10    0.04    0.06    0.19    0.92 v _0616_/X (sky130_fd_sc_hd__buf_4)
                                         _0259_ (net)
                  0.06    0.00    0.92 v _0663_/C (sky130_fd_sc_hd__and4bb_4)
     8    0.02    0.05    0.22    1.15 v _0663_/X (sky130_fd_sc_hd__and4bb_4)
                                         _0298_ (net)
                  0.05    0.00    1.15 v _0733_/B1 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.17    1.32 v _0733_/X (sky130_fd_sc_hd__a22o_1)
                                         _0362_ (net)
                  0.04    0.00    1.32 v _0734_/C1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.24    1.56 v _0734_/X (sky130_fd_sc_hd__a221o_1)
                                         _0363_ (net)
                  0.04    0.00    1.56 v _0737_/C (sky130_fd_sc_hd__or4_1)
     1    0.00    0.08    0.45    2.01 v _0737_/X (sky130_fd_sc_hd__or4_1)
                                         _0366_ (net)
                  0.08    0.00    2.01 v _0738_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.05    0.23    2.24 v _0738_/X (sky130_fd_sc_hd__a211o_1)
                                         _0367_ (net)
                  0.05    0.00    2.24 v _0740_/B1 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.17    2.40 v _0740_/X (sky130_fd_sc_hd__a22o_1)
                                         _0047_ (net)
                  0.04    0.00    2.40 v _1107_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.40   data arrival time

                         12.50   12.50   clock rd_clk (rise edge)
                          0.00   12.50   clock source latency
     1    0.01    0.00    0.00   12.50 ^ rd_clk (in)
                                         rd_clk (net)
                  0.00    0.00   12.50 ^ clkbuf_0_rd_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   12.61 ^ clkbuf_0_rd_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_rd_clk (net)
                  0.04    0.00   12.61 ^ clkbuf_1_0__f_rd_clk/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.03    0.05    0.13   12.74 ^ clkbuf_1_0__f_rd_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_rd_clk (net)
                  0.05    0.00   12.74 ^ _1107_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00   12.74   clock reconvergence pessimism
                         -0.11   12.63   library setup time
                                 12.63   data required time
-----------------------------------------------------------------------------
                                 12.63   data required time
                                 -2.40   data arrival time
-----------------------------------------------------------------------------
                                 10.23   slack (MET)


Startpoint: _1133_ (rising edge-triggered flip-flop clocked by wr_clk)
Endpoint: _1158_ (rising edge-triggered flip-flop clocked by wr_clk)
Path Group: wr_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wr_clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ wr_clk (in)
                                         wr_clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wr_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_wr_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_wr_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_wr_clk/A (sky130_fd_sc_hd__clkbuf_8)
     7    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_wr_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_wr_clk (net)
                  0.07    0.00    0.31 ^ _1133_/CLK (sky130_fd_sc_hd__dfrtp_4)
    10    0.02    0.09    0.51    0.82 v _1133_/Q (sky130_fd_sc_hd__dfrtp_4)
                                         wr_ptr[0] (net)
                  0.09    0.00    0.82 v _0562_/A3 (sky130_fd_sc_hd__a31o_1)
     2    0.01    0.06    0.26    1.08 v _0562_/X (sky130_fd_sc_hd__a31o_1)
                                         _0215_ (net)
                  0.06    0.00    1.08 v _0563_/B (sky130_fd_sc_hd__xnor2_1)
     1    0.00    0.04    0.12    1.20 v _0563_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _0216_ (net)
                  0.04    0.00    1.20 v _0565_/A2 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.32    1.52 v _0565_/X (sky130_fd_sc_hd__a221o_1)
                                         _0218_ (net)
                  0.05    0.00    1.52 v _0568_/C (sky130_fd_sc_hd__or4_1)
     2    0.00    0.10    0.48    2.00 v _0568_/X (sky130_fd_sc_hd__or4_1)
                                         _0221_ (net)
                  0.10    0.00    2.00 v _0569_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    2.21 v _0569_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _0222_ (net)
                  0.08    0.00    2.21 v _0852_/A2 (sky130_fd_sc_hd__o2111a_4)
     8    0.03    0.07    0.33    2.53 v _0852_/X (sky130_fd_sc_hd__o2111a_4)
                                         _0415_ (net)
                  0.07    0.00    2.53 v _0853_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    2.84 v _0853_/X (sky130_fd_sc_hd__mux2_1)
                                         _0416_ (net)
                  0.05    0.00    2.84 v _0854_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    2.92 v _0854_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0088_ (net)
                  0.02    0.00    2.92 v _1158_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.92   data arrival time

                         10.00   10.00   clock wr_clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ wr_clk (in)
                                         wr_clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_wr_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_wr_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_wr_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_15_0_wr_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.03    0.06    0.16   10.30 ^ clkbuf_4_15_0_wr_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_wr_clk (net)
                  0.06    0.00   10.30 ^ _1158_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.30   clock reconvergence pessimism
                         -0.10   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -2.92   data arrival time
-----------------------------------------------------------------------------
                                  7.28   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 802 unannotated drivers.
 rd_clk
 rd_en
 rd_rst
 wr_clk
 wr_data[0]
 wr_data[1]
 wr_data[2]
 wr_data[3]
 wr_data[4]
 wr_data[5]
 wr_data[6]
 wr_data[7]
 wr_en
 wr_rst
 _0547_/X
 _0548_/X
 _0549_/X
 _0550_/Y
 _0551_/X
 _0552_/X
 _0553_/X
 _0554_/X
 _0555_/Y
 _0556_/X
 _0557_/Y
 _0558_/Y
 _0559_/Y
 _0560_/Y
 _0561_/Y
 _0562_/X
 _0563_/Y
 _0564_/Y
 _0565_/X
 _0566_/X
 _0567_/X
 _0568_/X
 _0569_/X
 _0570_/X
 _0571_/X
 _0572_/X
 _0573_/X
 _0574_/X
 _0575_/X
 _0576_/X
 _0577_/Y
 _0578_/X
 _0579_/X
 _0580_/X
 _0581_/X
 _0582_/X
 _0583_/Y
 _0584_/X
 _0585_/X
 _0586_/X
 _0587_/X
 _0588_/Y
 _0589_/X
 _0590_/X
 _0591_/X
 _0592_/X
 _0593_/X
 _0594_/Y
 _0595_/Y
 _0596_/X
 _0597_/X
 _0598_/X
 _0599_/X
 _0600_/X
 _0601_/Y
 _0602_/Y
 _0603_/Y
 _0604_/X
 _0605_/X
 _0606_/X
 _0607_/X
 _0608_/X
 _0609_/X
 _0610_/X
 _0611_/X
 _0612_/X
 _0613_/Y
 _0614_/Y
 _0615_/X
 _0616_/X
 _0617_/X
 _0618_/X
 _0619_/X
 _0620_/X
 _0621_/Y
 _0622_/Y
 _0623_/X
 _0624_/X
 _0625_/X
 _0626_/X
 _0627_/X
 _0628_/X
 _0629_/Y
 _0630_/X
 _0631_/X
 _0632_/X
 _0633_/X
 _0634_/X
 _0635_/Y
 _0636_/Y
 _0637_/Y
 _0638_/Y
 _0639_/Y
 _0640_/Y
 _0641_/X
 _0642_/X
 _0643_/X
 _0644_/X
 _0645_/Y
 _0646_/X
 _0647_/Y
 _0648_/X
 _0649_/X
 _0650_/X
 _0651_/Y
 _0652_/Y
 _0653_/X
 _0654_/X
 _0655_/X
 _0656_/X
 _0657_/X
 _0658_/X
 _0659_/X
 _0660_/X
 _0661_/Y
 _0662_/X
 _0663_/X
 _0664_/X
 _0665_/X
 _0666_/X
 _0667_/X
 _0668_/X
 _0669_/X
 _0670_/X
 _0671_/X
 _0672_/X
 _0673_/X
 _0674_/X
 _0675_/X
 _0676_/X
 _0677_/X
 _0678_/X
 _0679_/X
 _0680_/X
 _0681_/X
 _0682_/X
 _0683_/X
 _0684_/X
 _0685_/X
 _0686_/X
 _0687_/X
 _0688_/X
 _0689_/X
 _0690_/X
 _0691_/X
 _0692_/X
 _0693_/X
 _0694_/X
 _0695_/X
 _0696_/X
 _0697_/X
 _0698_/X
 _0699_/X
 _0700_/X
 _0701_/X
 _0702_/X
 _0703_/X
 _0704_/X
 _0705_/X
 _0706_/X
 _0707_/X
 _0708_/X
 _0709_/X
 _0710_/X
 _0711_/X
 _0712_/X
 _0713_/X
 _0714_/X
 _0715_/X
 _0716_/X
 _0717_/X
 _0718_/X
 _0719_/X
 _0720_/X
 _0721_/X
 _0722_/X
 _0723_/X
 _0724_/X
 _0725_/X
 _0726_/X
 _0727_/X
 _0728_/X
 _0729_/X
 _0730_/X
 _0731_/X
 _0732_/X
 _0733_/X
 _0734_/X
 _0735_/X
 _0736_/X
 _0737_/X
 _0738_/X
 _0739_/X
 _0740_/X
 _0741_/X
 _0742_/X
 _0743_/X
 _0744_/X
 _0745_/X
 _0746_/X
 _0747_/X
 _0748_/X
 _0749_/X
 _0750_/X
 _0751_/X
 _0752_/X
 _0753_/Y
 _0754_/Y
 _0755_/X
 _0756_/X
 _0757_/Y
 _0758_/Y
 _0759_/Y
 _0760_/Y
 _0761_/Y
 _0762_/Y
 _0763_/Y
 _0764_/Y
 _0765_/Y
 _0766_/Y
 _0767_/X
 _0768_/Y
 _0769_/Y
 _0770_/Y
 _0771_/Y
 _0772_/Y
 _0773_/Y
 _0774_/Y
 _0775_/Y
 _0776_/Y
 _0777_/Y
 _0778_/Y
 _0779_/Y
 _0780_/Y
 _0781_/X
 _0782_/X
 _0783_/Y
 _0784_/Y
 _0785_/Y
 _0786_/Y
 _0787_/Y
 _0788_/Y
 _0789_/Y
 _0790_/Y
 _0791_/Y
 _0792_/Y
 _0793_/Y
 _0794_/Y
 _0795_/Y
 _0796_/Y
 _0797_/Y
 _0798_/Y
 _0799_/Y
 _0800_/Y
 _0801_/Y
 _0802_/Y
 _0803_/Y
 _0804_/Y
 _0805_/Y
 _0806_/X
 _0807_/Y
 _0808_/Y
 _0809_/X
 _0810_/X
 _0811_/X
 _0812_/X
 _0813_/X
 _0814_/X
 _0815_/X
 _0816_/X
 _0817_/X
 _0818_/X
 _0819_/X
 _0820_/X
 _0821_/X
 _0822_/X
 _0823_/X
 _0824_/X
 _0825_/X
 _0826_/X
 _0827_/X
 _0828_/X
 _0829_/X
 _0830_/X
 _0831_/X
 _0832_/X
 _0833_/X
 _0834_/X
 _0835_/X
 _0836_/X
 _0837_/X
 _0838_/X
 _0839_/X
 _0840_/X
 _0841_/X
 _0842_/X
 _0843_/X
 _0844_/X
 _0845_/X
 _0846_/X
 _0847_/X
 _0848_/X
 _0849_/X
 _0850_/X
 _0851_/X
 _0852_/X
 _0853_/X
 _0854_/X
 _0855_/X
 _0856_/X
 _0857_/X
 _0858_/X
 _0859_/X
 _0860_/X
 _0861_/X
 _0862_/X
 _0863_/X
 _0864_/X
 _0865_/X
 _0866_/X
 _0867_/X
 _0868_/X
 _0869_/X
 _0870_/X
 _0871_/X
 _0872_/X
 _0873_/X
 _0874_/X
 _0875_/X
 _0876_/X
 _0877_/X
 _0878_/X
 _0879_/X
 _0880_/X
 _0881_/X
 _0882_/X
 _0883_/X
 _0884_/X
 _0885_/X
 _0886_/X
 _0887_/Y
 _0888_/X
 _0889_/X
 _0890_/X
 _0891_/X
 _0892_/X
 _0893_/X
 _0894_/X
 _0895_/X
 _0896_/X
 _0897_/X
 _0898_/X
 _0899_/X
 _0900_/X
 _0901_/X
 _0902_/X
 _0903_/X
 _0904_/X
 _0905_/X
 _0906_/X
 _0907_/X
 _0908_/X
 _0909_/X
 _0910_/X
 _0911_/X
 _0912_/X
 _0913_/X
 _0914_/X
 _0915_/X
 _0916_/X
 _0917_/X
 _0918_/X
 _0919_/X
 _0920_/X
 _0921_/X
 _0922_/X
 _0923_/X
 _0924_/X
 _0925_/X
 _0926_/X
 _0927_/X
 _0928_/X
 _0929_/X
 _0930_/X
 _0931_/X
 _0932_/X
 _0933_/X
 _0934_/X
 _0935_/X
 _0936_/X
 _0937_/X
 _0938_/X
 _0939_/X
 _0940_/X
 _0941_/X
 _0942_/X
 _0943_/X
 _0944_/X
 _0945_/X
 _0946_/X
 _0947_/X
 _0948_/X
 _0949_/X
 _0950_/X
 _0951_/X
 _0952_/X
 _0953_/X
 _0954_/X
 _0955_/X
 _0956_/X
 _0957_/X
 _0958_/Y
 _0959_/X
 _0960_/X
 _0961_/X
 _0962_/X
 _0963_/X
 _0964_/X
 _0965_/X
 _0966_/X
 _0967_/X
 _0968_/X
 _0969_/X
 _0970_/X
 _0971_/X
 _0972_/X
 _0973_/X
 _0974_/X
 _0975_/X
 _0976_/X
 _0977_/X
 _0978_/X
 _0979_/X
 _0980_/X
 _0981_/X
 _0982_/X
 _0983_/X
 _0984_/X
 _0985_/X
 _0986_/X
 _0987_/X
 _0988_/X
 _0989_/X
 _0990_/X
 _0991_/X
 _0992_/X
 _0993_/X
 _0994_/X
 _0995_/X
 _0996_/X
 _0997_/X
 _0998_/X
 _0999_/X
 _1000_/X
 _1001_/X
 _1002_/X
 _1003_/X
 _1004_/X
 _1005_/X
 _1006_/X
 _1007_/X
 _1008_/X
 _1009_/X
 _1010_/X
 _1011_/X
 _1012_/X
 _1013_/X
 _1014_/X
 _1015_/X
 _1016_/X
 _1017_/X
 _1018_/X
 _1019_/X
 _1020_/X
 _1021_/X
 _1022_/X
 _1023_/X
 _1024_/X
 _1025_/X
 _1026_/X
 _1027_/X
 _1028_/X
 _1029_/X
 _1030_/X
 _1031_/X
 _1032_/X
 _1033_/X
 _1034_/X
 _1035_/X
 _1036_/X
 _1037_/X
 _1038_/X
 _1039_/X
 _1040_/X
 _1041_/X
 _1042_/X
 _1043_/X
 _1044_/X
 _1045_/X
 _1046_/X
 _1047_/X
 _1048_/X
 _1049_/X
 _1050_/X
 _1051_/X
 _1052_/X
 _1053_/X
 _1054_/X
 _1055_/X
 _1056_/X
 _1057_/X
 _1058_/X
 _1059_/X
 _1060_/X
 _1061_/X
 _1062_/X
 _1063_/X
 _1064_/X
 _1065_/X
 _1066_/X
 _1067_/X
 _1068_/X
 _1069_/X
 _1070_/X
 _1071_/X
 _1072_/X
 _1073_/X
 _1074_/X
 _1075_/X
 _1076_/X
 _1077_/X
 _1078_/X
 _1079_/X
 _1080_/X
 _1081_/X
 _1082_/X
 _1083_/X
 _1084_/X
 _1085_/X
 _1086_/X
 _1087_/X
 _1088_/X
 _1089_/X
 _1090_/X
 _1091_/X
 _1092_/X
 _1093_/X
 _1094_/X
 _1095_/X
 _1096_/Q
 _1097_/Q
 _1098_/Q
 _1099_/Q
 _1100_/Q
 _1101_/Q
 _1102_/Q
 _1103_/Q
 _1104_/Q
 _1105_/Q
 _1106_/Q
 _1107_/Q
 _1108_/Q
 _1109_/Q
 _1110_/Q
 _1111_/Q
 _1112_/Q
 _1113_/Q
 _1114_/Q
 _1115_/Q
 _1116_/Q
 _1117_/Q
 _1118_/Q
 _1119_/Q
 _1120_/Q
 _1121_/Q
 _1122_/Q
 _1123_/Q
 _1124_/Q
 _1125_/Q
 _1126_/Q
 _1127_/Q
 _1128_/Q
 _1129_/Q
 _1130_/Q
 _1131_/Q
 _1132_/Q
 _1133_/Q
 _1134_/Q
 _1135_/Q
 _1136_/Q
 _1137_/Q
 _1138_/Q
 _1139_/Q
 _1140_/Q
 _1141_/Q
 _1142_/Q
 _1143_/Q
 _1144_/Q
 _1145_/Q
 _1146_/Q
 _1147_/Q
 _1148_/Q
 _1149_/Q
 _1150_/Q
 _1151_/Q
 _1152_/Q
 _1153_/Q
 _1154_/Q
 _1155_/Q
 _1156_/Q
 _1157_/Q
 _1158_/Q
 _1159_/Q
 _1160_/Q
 _1161_/Q
 _1162_/Q
 _1163_/Q
 _1164_/Q
 _1165_/Q
 _1166_/Q
 _1167_/Q
 _1168_/Q
 _1169_/Q
 _1170_/Q
 _1171_/Q
 _1172_/Q
 _1173_/Q
 _1174_/Q
 _1175_/Q
 _1176_/Q
 _1177_/Q
 _1178_/Q
 _1179_/Q
 _1180_/Q
 _1181_/Q
 _1182_/Q
 _1183_/Q
 _1184_/Q
 _1185_/Q
 _1186_/Q
 _1187_/Q
 _1188_/Q
 _1189_/Q
 _1190_/Q
 _1191_/Q
 _1192_/Q
 _1193_/Q
 _1194_/Q
 _1195_/Q
 _1196_/Q
 _1197_/Q
 _1198_/Q
 _1199_/Q
 _1200_/Q
 _1201_/Q
 _1202_/Q
 _1203_/Q
 _1204_/Q
 _1205_/Q
 _1206_/Q
 _1207_/Q
 _1208_/Q
 _1209_/Q
 _1210_/Q
 _1211_/Q
 _1212_/Q
 _1213_/Q
 _1214_/Q
 _1215_/Q
 _1216_/Q
 _1217_/Q
 _1218_/Q
 _1219_/Q
 _1220_/Q
 _1221_/Q
 _1222_/Q
 _1223_/Q
 _1224_/Q
 _1225_/Q
 _1226_/Q
 _1227_/Q
 _1228_/Q
 _1229_/Q
 _1230_/Q
 _1231_/Q
 _1232_/Q
 _1233_/Q
 _1234_/Q
 _1235_/Q
 _1236_/Q
 _1237_/Q
 _1238_/Q
 _1239_/Q
 _1240_/Q
 _1241_/Q
 _1242_/Q
 _1243_/Q
 _1244_/Q
 _1245_/Q
 _1246_/Q
 _1247_/Q
 _1248_/Q
 _1249_/Q
 _1250_/Q
 _1251_/Q
 _1252_/Q
 _1253_/Q
 _1254_/Q
 _1255_/Q
 _1256_/Q
 _1257_/Q
 _1258_/Q
 _1259_/Q
 _1260_/Q
 _1261_/Q
 _1262_/Q
 _1263_/Q
 _1264_/Q
 _1265_/Q
 _1266_/Q
 _1267_/Q
 _1268_/Q
 _1269_/Q
 clkbuf_0_rd_clk/X
 clkbuf_0_wr_clk/X
 clkbuf_1_0__f_rd_clk/X
 clkbuf_1_1__f_rd_clk/X
 clkbuf_4_0_0_wr_clk/X
 clkbuf_4_10_0_wr_clk/X
 clkbuf_4_11_0_wr_clk/X
 clkbuf_4_12_0_wr_clk/X
 clkbuf_4_13_0_wr_clk/X
 clkbuf_4_14_0_wr_clk/X
 clkbuf_4_15_0_wr_clk/X
 clkbuf_4_1_0_wr_clk/X
 clkbuf_4_2_0_wr_clk/X
 clkbuf_4_3_0_wr_clk/X
 clkbuf_4_4_0_wr_clk/X
 clkbuf_4_5_0_wr_clk/X
 clkbuf_4_6_0_wr_clk/X
 clkbuf_4_7_0_wr_clk/X
 clkbuf_4_8_0_wr_clk/X
 clkbuf_4_9_0_wr_clk/X
 clkload0/Y
 clkload1/Y
 clkload10/Y
 clkload11/Y
 clkload12/Y
 clkload13/Y
 clkload14/Y
 clkload15/Y
 clkload2/Y
 clkload3/Y
 clkload4/Y
 clkload5/Y
 clkload6/Y
 clkload7/Y
 clkload8/Y
 clkload9/Y
 hold1/X
 hold2/X
 hold3/X
 hold4/X
 hold5/X
 hold6/X
 hold7/X
 hold8/X
 hold9/X
 input1/X
 input10/X
 input2/X
 input3/X
 input4/X
 input5/X
 input6/X
 input7/X
 input8/X
 input9/X
 output11/X
 output12/X
 output13/X
 output14/X
 output15/X
 output16/X
 output17/X
 output18/X
 output19/X
 output20/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 2 input ports missing set_input_delay.
  rd_rst
  wr_rst
