{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1669611309553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669611309553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 12:55:09 2022 " "Processing started: Mon Nov 28 12:55:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669611309553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1669611309553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1669611309553 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1669611309935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/single_port_ram_128x8.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/single_port_ram_128x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram_128x8 " "Found entity 1: single_port_ram_128x8" {  } { { "design/single_port_ram_128x8.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/single_port_ram_128x8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669611309979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669611309979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "design/seven_segment.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/seven_segment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669611309983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669611309983 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ROM.sv(20) " "Verilog HDL warning at ROM.sv(20): extended using \"x\" or \"z\"" {  } { { "design/ROM.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/ROM.sv" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1669611309986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "design/ROM.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/ROM.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669611309987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669611309987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/t_1017_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/t_1017_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_1017_1 " "Found entity 1: t_1017_1" {  } { { "design/t_1017_1.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/t_1017_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669611309990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669611309990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/t_1017_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/t_1017_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_1017_2 " "Found entity 1: t_1017_2" {  } { { "design/t_1017_2.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/t_1017_2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669611309993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669611309993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/t_1017_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/t_1017_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_1017_3 " "Found entity 1: t_1017_3" {  } { { "design/t_1017_3.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/t_1017_3.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669611309996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669611309996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/mcu.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/mcu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu " "Found entity 1: mcu" {  } { { "design/mcu.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/mcu.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669611309999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669611309999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/hw_1017_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/hw_1017_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hw_1017_1 " "Found entity 1: hw_1017_1" {  } { { "design/hw_1017_1.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1017_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669611310002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669611310002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/hw_1017_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/hw_1017_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hw_1017_2 " "Found entity 1: hw_1017_2" {  } { { "design/hw_1017_2.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1017_2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669611310004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669611310004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "design/CPU.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/CPU.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669611310007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669611310007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/program_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/program_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Rom " "Found entity 1: Program_Rom" {  } { { "design/Program_Rom.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/Program_Rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669611310010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669611310010 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hw_1107.sv(70) " "Verilog HDL information at hw_1107.sv(70): always construct contains both blocking and non-blocking assignments" {  } { { "design/hw_1107.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1107.sv" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1669611310013 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hw_1107.sv(87) " "Verilog HDL information at hw_1107.sv(87): always construct contains both blocking and non-blocking assignments" {  } { { "design/hw_1107.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1107.sv" 87 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1669611310013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/hw_1107.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/hw_1107.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hw_1107 " "Found entity 1: hw_1107" {  } { { "design/hw_1107.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1107.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669611310014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669611310014 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hw_1114.sv(115) " "Verilog HDL information at hw_1114.sv(115): always construct contains both blocking and non-blocking assignments" {  } { { "design/hw_1114.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1114.sv" 115 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1669611310017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/hw_1114.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/hw_1114.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hw_1114 " "Found entity 1: hw_1114" {  } { { "design/hw_1114.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1114.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669611310018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669611310018 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hw_1121.sv(135) " "Verilog HDL information at hw_1121.sv(135): always construct contains both blocking and non-blocking assignments" {  } { { "design/hw_1121.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1121.sv" 135 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1669611310021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/hw_1121.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/hw_1121.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hw_1121 " "Found entity 1: hw_1121" {  } { { "design/hw_1121.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1121.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669611310022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669611310022 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hw_1128.sv(159) " "Verilog HDL information at hw_1128.sv(159): always construct contains both blocking and non-blocking assignments" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 159 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1669611310024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/hw_1128.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/hw_1128.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hw_1128 " "Found entity 1: hw_1128" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669611310024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669611310024 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADDWF hw_1114.sv(81) " "Verilog HDL Implicit Net warning at hw_1114.sv(81): created implicit net for \"ADDWF\"" {  } { { "design/hw_1114.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1114.sv" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310025 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ANDWF hw_1114.sv(82) " "Verilog HDL Implicit Net warning at hw_1114.sv(82): created implicit net for \"ANDWF\"" {  } { { "design/hw_1114.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1114.sv" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310026 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLRF hw_1114.sv(83) " "Verilog HDL Implicit Net warning at hw_1114.sv(83): created implicit net for \"CLRF\"" {  } { { "design/hw_1114.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1114.sv" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310026 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLRW hw_1114.sv(84) " "Verilog HDL Implicit Net warning at hw_1114.sv(84): created implicit net for \"CLRW\"" {  } { { "design/hw_1114.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1114.sv" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310026 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "COMF hw_1114.sv(85) " "Verilog HDL Implicit Net warning at hw_1114.sv(85): created implicit net for \"COMF\"" {  } { { "design/hw_1114.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1114.sv" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310026 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DECF hw_1114.sv(86) " "Verilog HDL Implicit Net warning at hw_1114.sv(86): created implicit net for \"DECF\"" {  } { { "design/hw_1114.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1114.sv" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310026 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GOTO hw_1114.sv(87) " "Verilog HDL Implicit Net warning at hw_1114.sv(87): created implicit net for \"GOTO\"" {  } { { "design/hw_1114.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1114.sv" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310026 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADDWF hw_1121.sv(88) " "Verilog HDL Implicit Net warning at hw_1121.sv(88): created implicit net for \"ADDWF\"" {  } { { "design/hw_1121.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1121.sv" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310026 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ANDWF hw_1121.sv(89) " "Verilog HDL Implicit Net warning at hw_1121.sv(89): created implicit net for \"ANDWF\"" {  } { { "design/hw_1121.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1121.sv" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310026 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLRF hw_1121.sv(90) " "Verilog HDL Implicit Net warning at hw_1121.sv(90): created implicit net for \"CLRF\"" {  } { { "design/hw_1121.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1121.sv" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310026 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLRW hw_1121.sv(91) " "Verilog HDL Implicit Net warning at hw_1121.sv(91): created implicit net for \"CLRW\"" {  } { { "design/hw_1121.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1121.sv" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310026 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "COMF hw_1121.sv(92) " "Verilog HDL Implicit Net warning at hw_1121.sv(92): created implicit net for \"COMF\"" {  } { { "design/hw_1121.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1121.sv" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310026 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DECF hw_1121.sv(93) " "Verilog HDL Implicit Net warning at hw_1121.sv(93): created implicit net for \"DECF\"" {  } { { "design/hw_1121.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1121.sv" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310026 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GOTO hw_1121.sv(94) " "Verilog HDL Implicit Net warning at hw_1121.sv(94): created implicit net for \"GOTO\"" {  } { { "design/hw_1121.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1121.sv" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310026 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCF hw_1121.sv(96) " "Verilog HDL Implicit Net warning at hw_1121.sv(96): created implicit net for \"INCF\"" {  } { { "design/hw_1121.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1121.sv" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310026 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IORWF hw_1121.sv(97) " "Verilog HDL Implicit Net warning at hw_1121.sv(97): created implicit net for \"IORWF\"" {  } { { "design/hw_1121.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1121.sv" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310026 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOVF hw_1121.sv(98) " "Verilog HDL Implicit Net warning at hw_1121.sv(98): created implicit net for \"MOVF\"" {  } { { "design/hw_1121.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1121.sv" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310026 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOVWF hw_1121.sv(99) " "Verilog HDL Implicit Net warning at hw_1121.sv(99): created implicit net for \"MOVWF\"" {  } { { "design/hw_1121.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1121.sv" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUBWF hw_1121.sv(100) " "Verilog HDL Implicit Net warning at hw_1121.sv(100): created implicit net for \"SUBWF\"" {  } { { "design/hw_1121.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1121.sv" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "XORWF hw_1121.sv(101) " "Verilog HDL Implicit Net warning at hw_1121.sv(101): created implicit net for \"XORWF\"" {  } { { "design/hw_1121.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1121.sv" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOVLW hw_1128.sv(120) " "Verilog HDL Implicit Net warning at hw_1128.sv(120): created implicit net for \"MOVLW\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADDLW hw_1128.sv(121) " "Verilog HDL Implicit Net warning at hw_1128.sv(121): created implicit net for \"ADDLW\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUBLW hw_1128.sv(122) " "Verilog HDL Implicit Net warning at hw_1128.sv(122): created implicit net for \"SUBLW\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ANDLW hw_1128.sv(123) " "Verilog HDL Implicit Net warning at hw_1128.sv(123): created implicit net for \"ANDLW\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IORLW hw_1128.sv(124) " "Verilog HDL Implicit Net warning at hw_1128.sv(124): created implicit net for \"IORLW\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "XORLW hw_1128.sv(125) " "Verilog HDL Implicit Net warning at hw_1128.sv(125): created implicit net for \"XORLW\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d hw_1128.sv(127) " "Verilog HDL Implicit Net warning at hw_1128.sv(127): created implicit net for \"d\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADDWF hw_1128.sv(129) " "Verilog HDL Implicit Net warning at hw_1128.sv(129): created implicit net for \"ADDWF\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ANDWF hw_1128.sv(130) " "Verilog HDL Implicit Net warning at hw_1128.sv(130): created implicit net for \"ANDWF\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLRF hw_1128.sv(131) " "Verilog HDL Implicit Net warning at hw_1128.sv(131): created implicit net for \"CLRF\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLRW hw_1128.sv(132) " "Verilog HDL Implicit Net warning at hw_1128.sv(132): created implicit net for \"CLRW\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "COMF hw_1128.sv(133) " "Verilog HDL Implicit Net warning at hw_1128.sv(133): created implicit net for \"COMF\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DECF hw_1128.sv(134) " "Verilog HDL Implicit Net warning at hw_1128.sv(134): created implicit net for \"DECF\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GOTO hw_1128.sv(135) " "Verilog HDL Implicit Net warning at hw_1128.sv(135): created implicit net for \"GOTO\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCF hw_1128.sv(137) " "Verilog HDL Implicit Net warning at hw_1128.sv(137): created implicit net for \"INCF\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IORWF hw_1128.sv(138) " "Verilog HDL Implicit Net warning at hw_1128.sv(138): created implicit net for \"IORWF\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310028 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOVF hw_1128.sv(139) " "Verilog HDL Implicit Net warning at hw_1128.sv(139): created implicit net for \"MOVF\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310028 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOVWF hw_1128.sv(140) " "Verilog HDL Implicit Net warning at hw_1128.sv(140): created implicit net for \"MOVWF\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310028 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUBWF hw_1128.sv(141) " "Verilog HDL Implicit Net warning at hw_1128.sv(141): created implicit net for \"SUBWF\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310028 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "XORWF hw_1128.sv(142) " "Verilog HDL Implicit Net warning at hw_1128.sv(142): created implicit net for \"XORWF\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310028 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BCF hw_1128.sv(144) " "Verilog HDL Implicit Net warning at hw_1128.sv(144): created implicit net for \"BCF\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310028 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BSF hw_1128.sv(145) " "Verilog HDL Implicit Net warning at hw_1128.sv(145): created implicit net for \"BSF\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310028 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BTFSC hw_1128.sv(146) " "Verilog HDL Implicit Net warning at hw_1128.sv(146): created implicit net for \"BTFSC\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310028 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BTFSS hw_1128.sv(147) " "Verilog HDL Implicit Net warning at hw_1128.sv(147): created implicit net for \"BTFSS\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310028 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DECFSZ hw_1128.sv(148) " "Verilog HDL Implicit Net warning at hw_1128.sv(148): created implicit net for \"DECFSZ\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310028 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCFSZ hw_1128.sv(149) " "Verilog HDL Implicit Net warning at hw_1128.sv(149): created implicit net for \"INCFSZ\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310028 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfsc_skip_bit hw_1128.sv(152) " "Verilog HDL Implicit Net warning at hw_1128.sv(152): created implicit net for \"btfsc_skip_bit\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 152 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310028 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfss_skip_bit hw_1128.sv(153) " "Verilog HDL Implicit Net warning at hw_1128.sv(153): created implicit net for \"btfss_skip_bit\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 153 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310028 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfsc_btfss_skip_bit hw_1128.sv(154) " "Verilog HDL Implicit Net warning at hw_1128.sv(154): created implicit net for \"btfsc_btfss_skip_bit\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 154 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310028 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluout_zero hw_1128.sv(155) " "Verilog HDL Implicit Net warning at hw_1128.sv(155): created implicit net for \"aluout_zero\"" {  } { { "design/hw_1128.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1128.sv" 155 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669611310028 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mcu " "Elaborating entity \"mcu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1669611310076 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 mcu.sv(12) " "Output port \"HEX0\" at mcu.sv(12) has no driver" {  } { { "design/mcu.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/mcu.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1669611310077 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 mcu.sv(13) " "Output port \"HEX1\" at mcu.sv(13) has no driver" {  } { { "design/mcu.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/mcu.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1669611310077 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 mcu.sv(14) " "Output port \"HEX2\" at mcu.sv(14) has no driver" {  } { { "design/mcu.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/mcu.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1669611310077 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 mcu.sv(15) " "Output port \"HEX3\" at mcu.sv(15) has no driver" {  } { { "design/mcu.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/mcu.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1669611310077 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[9..8\] mcu.sv(18) " "Output port \"LED\[9..8\]\" at mcu.sv(18) has no driver" {  } { { "design/mcu.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/mcu.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1669611310078 "|mcu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_1114 hw_1114:hw_1114_1 " "Elaborating entity \"hw_1114\" for hierarchy \"hw_1114:hw_1114_1\"" {  } { { "design/mcu.sv" "hw_1114_1" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/mcu.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669611310078 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_pc hw_1114.sv(15) " "Verilog HDL or VHDL warning at hw_1114.sv(15): object \"sel_pc\" assigned a value but never read" {  } { { "design/hw_1114.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1114.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1669611310080 "|hw_1114"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 hw_1114.sv(23) " "Verilog HDL assignment warning at hw_1114.sv(23): truncated value with size 32 to match size of target (11)" {  } { { "design/hw_1114.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1114.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669611310080 "|hw_1114"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 hw_1114.sv(126) " "Verilog HDL assignment warning at hw_1114.sv(126): truncated value with size 32 to match size of target (8)" {  } { { "design/hw_1114.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1114.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669611310080 "|hw_1114"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 hw_1114.sv(127) " "Verilog HDL assignment warning at hw_1114.sv(127): truncated value with size 32 to match size of target (8)" {  } { { "design/hw_1114.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1114.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669611310080 "|hw_1114"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "hw_1114.sv(119) " "Verilog HDL Case Statement information at hw_1114.sv(119): all case item expressions in this case statement are onehot" {  } { { "design/hw_1114.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1114.sv" 119 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1669611310080 "|hw_1114"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Rom hw_1114:hw_1114_1\|Program_Rom:rom " "Elaborating entity \"Program_Rom\" for hierarchy \"hw_1114:hw_1114_1\|Program_Rom:rom\"" {  } { { "design/hw_1114.sv" "rom" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1114.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669611310081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram_128x8 hw_1114:hw_1114_1\|single_port_ram_128x8:ram " "Elaborating entity \"single_port_ram_128x8\" for hierarchy \"hw_1114:hw_1114_1\|single_port_ram_128x8:ram\"" {  } { { "design/hw_1114.sv" "ram" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/hw_1114.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669611310100 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/output_files/mcu.map.smsg " "Generated suppressed messages file C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/output_files/mcu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1669611310195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 60 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4598 " "Peak virtual memory: 4598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669611310206 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 28 12:55:10 2022 " "Processing ended: Mon Nov 28 12:55:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669611310206 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669611310206 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669611310206 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669611310206 ""}
