

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0'
================================================================
* Date:           Wed Dec 27 21:19:53 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 25.00 ns | 11.560 ns |   3.12 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 75.000 ns | 75.000 ns |    4|    4| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      2|       0|    196|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    135|    -|
|Register         |        -|      -|     164|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     164|    331|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_106_p2           |     *    |      1|  0|   6|          13|          16|
    |grp_fu_107_p2           |     *    |      1|  0|   6|          13|          16|
    |acc_1_V_fu_304_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_2_V_fu_227_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_3_V_fu_316_p2       |     +    |      0|  0|  16|          16|          16|
    |add_ln1118_fu_267_p2    |     +    |      0|  0|  33|          26|          26|
    |add_ln703_80_fu_289_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln703_81_fu_294_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln703_82_fu_298_p2  |     +    |      0|  0|  23|          11|          16|
    |add_ln703_84_fu_221_p2  |     +    |      0|  0|  16|           4|          16|
    |add_ln703_86_fu_310_p2  |     +    |      0|  0|  16|           4|          16|
    |add_ln703_fu_283_p2     |     +    |      0|  0|  16|           7|          16|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      2|  0| 196|         158|         202|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  27|          5|    1|          5|
    |grp_fu_106_p0  |  27|          5|   13|         65|
    |grp_fu_106_p1  |  27|          5|   16|         80|
    |grp_fu_107_p0  |  27|          5|   13|         65|
    |grp_fu_107_p1  |  27|          5|   16|         80|
    +---------------+----+-----------+-----+-----------+
    |Total          | 135|         25|   59|        295|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |acc_2_V_reg_360            |  16|   0|   16|          0|
    |ap_CS_fsm                  |   4|   0|    4|          0|
    |ap_port_reg_data_3_V_read  |  16|   0|   16|          0|
    |ap_port_reg_data_5_V_read  |  16|   0|   16|          0|
    |ap_port_reg_data_6_V_read  |  16|   0|   16|          0|
    |ap_port_reg_data_7_V_read  |  16|   0|   16|          0|
    |ap_port_reg_data_8_V_read  |  16|   0|   16|          0|
    |reg_195                    |  16|   0|   16|          0|
    |trunc_ln708_79_reg_355     |  16|   0|   16|          0|
    |trunc_ln708_s_reg_350      |  16|   0|   16|          0|
    |trunc_ln_reg_345           |  16|   0|   16|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 164|   0|  164|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                            Source Object                            |    C Type    |
+---------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 | return value |
|ap_start       |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 | return value |
|ap_done        | out |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 | return value |
|ap_idle        | out |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 | return value |
|ap_ready       | out |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 | return value |
|ap_return_0    | out |   16| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 | return value |
|ap_return_1    | out |   16| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 | return value |
|ap_return_2    | out |   16| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 | return value |
|ap_return_3    | out |   16| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 | return value |
|ap_ce          |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 | return value |
|data_2_V_read  |  in |   16|   ap_none  |                            data_2_V_read                            |    scalar    |
|data_3_V_read  |  in |   16|   ap_none  |                            data_3_V_read                            |    scalar    |
|data_5_V_read  |  in |   16|   ap_none  |                            data_5_V_read                            |    scalar    |
|data_6_V_read  |  in |   16|   ap_none  |                            data_6_V_read                            |    scalar    |
|data_7_V_read  |  in |   16|   ap_none  |                            data_7_V_read                            |    scalar    |
|data_8_V_read  |  in |   16|   ap_none  |                            data_8_V_read                            |    scalar    |
+---------------+-----+-----+------------+---------------------------------------------------------------------+--------------+

