#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Mon Sep  9 01:40:10 2024
# Process ID: 11525
# Log file: /home/ise/mux10-1/planAhead_run_1/planAhead.log
# Journal file: /home/ise/mux10-1/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -2689 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/ise/mux10-1/pa.fromHdl.tcl
# create_project -name mux10-1 -dir "/home/ise/mux10-1/planAhead_run_1" -part xc3s500efg320-5
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "/home/ise/Documents/fileganchan/ganchanmux10_1.ucf" [current_fileset -constrset]
Adding file '/home/ise/Documents/fileganchan/ganchanmux10_1.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {module.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top MUX10_1 $srcset
# add_files [list {/home/ise/Documents/fileganchan/ganchanmux10_1.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-5
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/home/ise/mux10-1/module.v" into library work
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
Parsing UCF File [/home/ise/Documents/fileganchan/ganchanmux10_1.ucf]
Finished Parsing UCF File [/home/ise/Documents/fileganchan/ganchanmux10_1.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 3689b359
open_rtl_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2758.324 ; gain = 101.484
update_compile_order -fileset sim_1
startgroup
set_property package_pin V16 [get_ports {SL[3]}]
endgroup
set_property iostandard LVCMOS25 [get_ports [list {IN[9]} {IN[8]} {IN[7]} {IN[6]} {IN[5]} {IN[4]} {IN[3]} {IN[2]} {IN[1]} {IN[0]}]]
set_property iostandard LVTTL [get_ports [list {IN[9]}]]
set_property iostandard LVTTL [get_ports [list {IN[9]} {IN[8]} {IN[7]} {IN[6]} {IN[5]} {IN[4]} {IN[3]} {IN[2]} {IN[1]} {IN[0]}]]
save_constraints
