<root><simulation><result_generated_time />2023-05-17 20:29:07<layer><layer_spec />{'B': 1, 'K': 24, 'C': 256, 'OY': 3, 'OX': 3, 'IY': 3, 'IX': 3, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />55296<total_data_size_element />{'W': 6144, 'I': 2304, 'O': 216}<total_data_reuse />{'W': 9, 'I': 24.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />280</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 30, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 25165824, 34359738368], 'I': [512, 25165824, 34359738368], 'O': [512, 25165824, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [384, 384], [2048, 2048]], 'I': [[64, 64], [384, 384], [2048, 2048]], 'O': [[64, 64], [384, 384], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.07895925, 0.0696813], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.07895925, 0.0696813], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.07895925, 0.0696813], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 20.258474999999997, 93.2871], 'I': [0.000693826, 20.258474999999997, 93.2871], 'O': [0.000693826, 20.258474999999997, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [960, 1, 1], 'O': [960, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 30)], [('OY', 32)]], [], [], []]<I />[[], [[('OX', 30)], [('OY', 32)]], [], []]<O />[[], [[('OX', 30)], [('OY', 32)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 0, 'C': 0, 'OY': 3, 'OX': 3, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 12)], [('C', 4), ('C', 64)], []]<I />[[('K', 2), ('K', 12), ('C', 4)], [('C', 64)], []]<O />[[('K', 2), ('K', 12), ('C', 4), ('C', 64)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [9.0, 1, 1, 1], 'I': [1.0, 24.0, 1.0, 1.0], 'O': [1.0, 256, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [192, 49152, 49152], 'I': [32, 18432, 18432], 'O': [192, 1728, 1728], 'O_partial': [192, 0, 0], 'O_final': [0, 1728, 1728]}<actual_mem_utilization_individual />{'W': [0.38, 0.0, 0.0], 'I': [0.06, 0.08, 0.0], 'O': [0.38, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.38, 0.09, 0.0], 'I': [0.06, 0.09, 0.0], 'O': [0.38, 0.09, 0.0]}<effective_mem_size_bit />{'W': [96, 12288, 49152], 'I': [8, 288, 18432], 'O': [192, 1728, 1728], 'O_partial': [192, 0, 0], 'O_final': [0, 1728, 1728]}<total_unit_count />{'W': [960, 1, 1, 1], 'I': [960, 960, 1, 1], 'O': [960, 960, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [960, 960, 1, 1], 'O': [960, 960, 1, 1]}<duplicate_unit_count />{'W': [960.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[6144, 6144], [6144, 6144], [6144, 0]]<I />[[2304, 2304], [245760, 2304], [2304, 0]]<O />[[(55080, 55296), (216, 0)], [(0, 23040), (216, 0)], [(0, 216), (0, 0)]]<O_partial />[[(55080, 55296), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (216, 0)], [(0, 23040), (216, 0)], [(0, 216), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[768, 768], [128, 128], [24, 0]]<I />[[288, 288], [5120, 48], [9, 0]]<O />[[(6885, 6912), (27, 0)], [(0, 480), (4, 0)], [(0, 1), (0, 0)]]<O_partial />[([6885, 6912], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [27, 0]), ([0, 480], [4, 0]), ([0, 1], [0, 0])]</mem_access_count_word><mac_count><active />55296<idle />5842944</mac_count></basic_info><energy><total_energy />413535.4<mem_energy_breakdown><W />[0.5, 19.0, 32.0]<I />[0.2, 407.6, 12.0]<O />[4.8, 33.8, 1.1]</mem_energy_breakdown><MAC_energy><active_MAC />120877.1<idle_MAC />292147.2<total />413024.30000000005</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0051<utilization_without_data_loading />0.0094<utilization_spatial />0.0094<utilization_temporal_with_data_loading />0.5392<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />11395<latency_cycle_without_data_loading />6144<ideal_computing_cycle />6144<data_loading><load_cycle_total />5251<load_cycle_individual />{'W': [3, 128, 0], 'I': [80, 5120, 0]}<load_cycle_combined />{'W': 128, 'I': 5120}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-6143], [-5355, -6120], [-6144, -6144]], 'I': [[-6143], [-6048, -1008], [-6144, -6144]], 'O': [[-6144], [-6141, -5664], [-5664, -6054]]}<mem_stall_cycle_shared />{'W': [[-6143], [-5355, 0], [0, 0]], 'I': [[-6143], [-6048, 0], [0, 0]], 'O': [[-6144], [-6141, -5664], [-5664, -6054]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [192, 49152, 49152], 'I': [32, 18432, 18432], 'O': [192, 1728, 1728], 'O_partial': [192, 0, 0], 'O_final': [0, 1728, 1728]}<data_size_each_level_total />{'W': [192, 49152, 49152], 'I': [30720, 18432, 18432], 'O': [184320, 1728, 1728]}<loop_cycles_each_level />{'W': [24, 6144, 6144], 'I': [96, 6144, 6144], 'O': [6144, 6144, 6144]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [1, 1, 1], 'O': [256, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.3], [320.0, 320.0], [320.0, 320.0]], 'O': [[8.0, 0.0], [30.0, 30.0], [30.0, 30.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.3], [320.0, 320.0], [320.0, 320.0]], 'O': [[8.0, 8.0], [7680.0, 30.0], [30.0, 30.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 0]], 'I': [[8.0, 0.3], [320.0, 320.0], [320.0, 0]], 'O': [[8.0, 0.0], [30.0, 30.0], [30.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [358.0, 358.0], [328.0, 30.0]], 'I': [[8.0, 0.3], [358.0, 358.0], [328.0, 30.0]], 'O': [[8.0, 0.0], [358.0, 358.0], [328.0, 30.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 6144], [24, 24, 256], [6144, 6144, 1]], 'I': [[1, 1, 6144], [96, 96, 64], [6144, 6144, 1]], 'O': [[1, 1, 6144], [6144, 6144, 1], [6144, 6144, 1]]}<trans_time_real />{'W': [[0, 1, 6144], [[3, 24, 256], [0, 24, 256]], [[128, 6144, 1], [24, 6144, 1]]], 'I': [[0, 1, 6144], [[0, 96, 64], [80, 96, 64]], [[5120, 6144, 1], [960, 6144, 1]]], 'O': [[0, 1, 6144], [[3, 6144, 1], [480, 6144, 1]], [[480, 6144, 1], [90, 6144, 1]]]}<single_stall_cycle />{'W': [[-1], [-21, -24], [-6016, -6120]], 'I': [[-1], [-96, -16], [-1024, -5184]], 'O': [[-1], [-6141, -5664], [-5664, -6054]]}<single_stall_count />{'W': [6143, 255, 0], 'I': [6143, 63, 0], 'O': [6144, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [480, 0]}, 1: {'W': [765, 0], 'I': [5040, 0], 'O': [480, 480]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-6144, -6144], [-5664, -6144]], 1: [[-339, -6144], [-5664, -5664]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />255.6<mem_area />114.9<mem_area_percentage />44.9 %</area></results><elapsed_time_second />0</simulation></root>