TRACE::2021-07-19.06:13:41::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:13:41::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:13:41::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:13:45::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:13:45::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:13:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:13:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-07-19.06:13:55::SCWPlatform::Opened new HwDB with name ps_block_wrapper_0
TRACE::2021-07-19.06:13:55::SCWWriter::formatted JSON is {
	"platformName":	"ps_block_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ps_block_wrapper",
	"platHandOff":	"/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/myproj/ps_block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ps_block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-07-19.06:13:55::SCWWriter::formatted JSON is {
	"platformName":	"ps_block_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ps_block_wrapper",
	"platHandOff":	"/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/myproj/ps_block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ps_block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ps_block_wrapper",
	"systems":	[{
			"systemName":	"ps_block_wrapper",
			"systemDesc":	"ps_block_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ps_block_wrapper"
		}]
}
TRACE::2021-07-19.06:13:55::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-07-19.06:13:55::SCWDomain::checking for install qemu data   : 
TRACE::2021-07-19.06:13:55::SCWDomain:: Using the QEMU Data from install at  : /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-07-19.06:13:55::SCWDomain:: Using the QEMU args  from install at  : /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-07-19.06:13:55::SCWDomain:: Using the PMUQEMU args from install at  : /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-07-19.06:13:55::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:13:55::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:13:55::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:13:55::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:13:55::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:13:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:13:55::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:13:55::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:13:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:13:55::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:13:55::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:13:55::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:13:55::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:13:55::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:13:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:13:55::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:13:55::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:13:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:13:55::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:13:55::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:13:55::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:13:55::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:13:55::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:13:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:13:55::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:13:55::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:13:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:13:55::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2021-07-19.06:13:55::SCWPlatform::Generating the sources  .
TRACE::2021-07-19.06:13:55::SCWBDomain::Generating boot domain sources.
TRACE::2021-07-19.06:13:55::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2021-07-19.06:13:55::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:13:55::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:13:55::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:13:55::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:13:55::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:13:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:13:55::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:13:55::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:13:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:13:55::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:13:55::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-07-19.06:13:55::SCWMssOS::No sw design opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:13:55::SCWMssOS::mss does not exists at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:13:55::SCWMssOS::Creating sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:13:55::SCWMssOS::Adding the swdes entry, created swdb /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:13:55::SCWMssOS::updating the scw layer changes to swdes at   /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:13:55::SCWMssOS::Writing mss at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:13:55::SCWMssOS::Completed writing the mss file at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-07-19.06:13:55::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-07-19.06:13:55::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-07-19.06:13:55::SCWBDomain::Completed writing the mss file at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-07-19.06:14:03::SCWPlatform::Generating sources Done.
TRACE::2021-07-19.06:14:03::SCWDomain::checking for install qemu data   : 
TRACE::2021-07-19.06:14:03::SCWDomain:: Using the QEMU Data from install at  : /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-07-19.06:14:03::SCWDomain:: Using the QEMU args  from install at  : /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-07-19.06:14:03::SCWDomain:: Using the PMUQEMU args from install at  : /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-07-19.06:14:03::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:03::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:03::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:03::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:03::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:03::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:03::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:03::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2021-07-19.06:14:03::SCWPlatform::Generating the sources  .
TRACE::2021-07-19.06:14:03::SCWBDomain::Generating boot domain sources.
TRACE::2021-07-19.06:14:03::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2021-07-19.06:14:03::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:03::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:03::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:03::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:03::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:03::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:03::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:03::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:03::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2021-07-19.06:14:03::SCWMssOS::No sw design opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:03::SCWMssOS::mss does not exists at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:03::SCWMssOS::Creating sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:03::SCWMssOS::Adding the swdes entry, created swdb /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:03::SCWMssOS::updating the scw layer changes to swdes at   /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:03::SCWMssOS::Writing mss at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:03::SCWMssOS::Completed writing the mss file at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-07-19.06:14:03::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-07-19.06:14:03::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-07-19.06:14:03::SCWBDomain::Completed writing the mss file at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-07-19.06:14:05::SCWPlatform::Generating sources Done.
TRACE::2021-07-19.06:14:05::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:05::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:05::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:05::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:05::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss||

KEYINFO::2021-07-19.06:14:05::SCWMssOS::Could not open the swdb for /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
KEYINFO::2021-07-19.06:14:05::SCWMssOS::Could not open the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss is not found

TRACE::2021-07-19.06:14:05::SCWMssOS::Cleared the swdb table entry
KEYINFO::2021-07-19.06:14:05::SCWMssOS::Could not open the swdb for /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
KEYINFO::2021-07-19.06:14:05::SCWMssOS::Could not open the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss is not found

TRACE::2021-07-19.06:14:05::SCWMssOS::Cleared the swdb table entry
TRACE::2021-07-19.06:14:05::SCWMssOS::No sw design opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWMssOS::mss exists loading the mss file  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWMssOS::Opened the sw design from mss  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWMssOS::Adding the swdes entry /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-07-19.06:14:05::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-19.06:14:05::SCWMssOS::Opened the sw design.  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:05::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:05::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:05::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:05::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-07-19.06:14:05::SCWMssOS::No sw design opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWMssOS::mss exists loading the mss file  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWMssOS::Opened the sw design from mss  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWMssOS::Adding the swdes entry /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-07-19.06:14:05::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-19.06:14:05::SCWMssOS::Opened the sw design.  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWMssOS::Saving the mss changes /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-19.06:14:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-19.06:14:05::SCWMssOS::Commit changes completed.
TRACE::2021-07-19.06:14:05::SCWMssOS::Saving the mss changes /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-19.06:14:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-19.06:14:05::SCWMssOS::Commit changes completed.
TRACE::2021-07-19.06:14:05::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:05::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:05::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:05::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:05::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:05::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:05::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:05::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:05::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:05::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:05::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:05::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:05::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:05::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:05::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:05::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:05::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:05::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:05::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:05::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:05::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:05::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:05::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:05::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:05::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:05::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:05::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:05::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:05::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:05::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:05::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWWriter::formatted JSON is {
	"platformName":	"ps_block_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ps_block_wrapper",
	"platHandOff":	"/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/myproj/ps_block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ps_block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ps_block_wrapper",
	"systems":	[{
			"systemName":	"ps_block_wrapper",
			"systemDesc":	"ps_block_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ps_block_wrapper",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3a8bee711922352abff2a0cd8f9dd167",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"b20f8e4cead762919e5f39bdeec474ab",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-07-19.06:14:05::SCWMssOS::Saving the mss changes /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-19.06:14:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-19.06:14:05::SCWMssOS::Commit changes completed.
TRACE::2021-07-19.06:14:05::SCWMssOS::Saving the mss changes /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-19.06:14:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-19.06:14:05::SCWMssOS::Commit changes completed.
TRACE::2021-07-19.06:14:05::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:05::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:05::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:05::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:05::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:05::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:05::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:05::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:05::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:05::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:05::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:05::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:05::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:05::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:05::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:05::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:05::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:05::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:05::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:05::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:05::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:05::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:05::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:05::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:05::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:05::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:05::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:05::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:05::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:05::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:05::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:05::SCWWriter::formatted JSON is {
	"platformName":	"ps_block_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ps_block_wrapper",
	"platHandOff":	"/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/myproj/ps_block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ps_block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ps_block_wrapper",
	"systems":	[{
			"systemName":	"ps_block_wrapper",
			"systemDesc":	"ps_block_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ps_block_wrapper",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3a8bee711922352abff2a0cd8f9dd167",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"b20f8e4cead762919e5f39bdeec474ab",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-07-19.06:14:06::SCWDomain::checking for install qemu data   : 
TRACE::2021-07-19.06:14:06::SCWDomain:: Using the QEMU Data from install at  : /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-07-19.06:14:06::SCWDomain:: Using the QEMU args  from install at  : /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-07-19.06:14:06::SCWDomain:: Using the PMUQEMU args from install at  : /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-07-19.06:14:06::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:06::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:06::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:06::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:06::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:06::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:06::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:06::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:06::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:06::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:06::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:06::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:06::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:06::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:06::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:06::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:06::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:06::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:06::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:06::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:06::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:06::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:06::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:06::SCWMssOS::No sw design opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:06::SCWMssOS::mss does not exists at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:06::SCWMssOS::Creating sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:06::SCWMssOS::Adding the swdes entry, created swdb /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss with des name /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:06::SCWMssOS::updating the scw layer changes to swdes at   /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:06::SCWMssOS::Writing mss at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:06::SCWMssOS::Completed writing the mss file at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp
TRACE::2021-07-19.06:14:06::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-07-19.06:14:06::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-07-19.06:14:06::SCWMssOS::Completed writing the mss file at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp
TRACE::2021-07-19.06:14:06::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-07-19.06:14:07::SCWMssOS::Saving the mss changes /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-19.06:14:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-19.06:14:07::SCWMssOS::Commit changes completed.
TRACE::2021-07-19.06:14:07::SCWMssOS::Saving the mss changes /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-19.06:14:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-19.06:14:07::SCWMssOS::Commit changes completed.
TRACE::2021-07-19.06:14:07::SCWMssOS::Saving the mss changes /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-19.06:14:07::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-07-19.06:14:07::SCWMssOS::Could not open the swdb for /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
KEYINFO::2021-07-19.06:14:07::SCWMssOS::Could not open the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss is not found

TRACE::2021-07-19.06:14:07::SCWMssOS::Cleared the swdb table entry
TRACE::2021-07-19.06:14:07::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-07-19.06:14:07::SCWMssOS::Writing the mss file completed /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::Commit changes completed.
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWWriter::formatted JSON is {
	"platformName":	"ps_block_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ps_block_wrapper",
	"platHandOff":	"/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/myproj/ps_block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ps_block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ps_block_wrapper",
	"systems":	[{
			"systemName":	"ps_block_wrapper",
			"systemDesc":	"ps_block_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ps_block_wrapper",
			"sysActiveDom":	"domain_psu_cortexa53_0",
			"sysDefaultDom":	"domain_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3a8bee711922352abff2a0cd8f9dd167",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"b20f8e4cead762919e5f39bdeec474ab",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"domain_psu_cortexa53_0",
					"domainDispName":	"domain_psu_cortexa53_0",
					"domainDesc":	"domain_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"749d59f97ece1444a6817694a26bbfa0",
					"compatibleApp":	"zynqmp_dram_test",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-07-19.06:14:07::SCWPlatform::Started generating the artifacts platform ps_block_wrapper
TRACE::2021-07-19.06:14:07::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-19.06:14:07::SCWPlatform::Started generating the artifacts for system configuration ps_block_wrapper
LOG::2021-07-19.06:14:07::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-07-19.06:14:07::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-07-19.06:14:07::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-07-19.06:14:07::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2021-07-19.06:14:07::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-07-19.06:14:07::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-07-19.06:14:07::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-07-19.06:14:07::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2021-07-19.06:14:07::SCWSystem::Checking the domain domain_psu_cortexa53_0
LOG::2021-07-19.06:14:07::SCWSystem::Not a boot domain 
LOG::2021-07-19.06:14:07::SCWSystem::Started Processing the domain domain_psu_cortexa53_0
TRACE::2021-07-19.06:14:07::SCWDomain::Generating domain artifcats
TRACE::2021-07-19.06:14:07::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-19.06:14:07::SCWMssOS::Copying the qemu file from  /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/export/ps_block_wrapper/sw/ps_block_wrapper/qemu/
TRACE::2021-07-19.06:14:07::SCWMssOS::Copying the qemu file from  /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/export/ps_block_wrapper/sw/ps_block_wrapper/qemu/
TRACE::2021-07-19.06:14:07::SCWMssOS::Copying the qemu file from  /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/export/ps_block_wrapper/sw/ps_block_wrapper/domain_psu_cortexa53_0/qemu/
TRACE::2021-07-19.06:14:07::SCWMssOS::Copying the qemu file from  /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/export/ps_block_wrapper/sw/ps_block_wrapper/domain_psu_cortexa53_0/qemu/
TRACE::2021-07-19.06:14:07::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::Completed writing the mss file at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp
TRACE::2021-07-19.06:14:07::SCWMssOS::Mss edits present, copying mssfile into export location /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-19.06:14:07::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-19.06:14:07::SCWDomain::Skipping the build for domain :  domain_psu_cortexa53_0
TRACE::2021-07-19.06:14:07::SCWMssOS::skipping the bsp build ... 
TRACE::2021-07-19.06:14:07::SCWMssOS::Copying to export directory.
TRACE::2021-07-19.06:14:07::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-19.06:14:07::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-07-19.06:14:07::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-07-19.06:14:07::SCWSystem::Completed Processing the domain domain_psu_cortexa53_0
LOG::2021-07-19.06:14:07::SCWSystem::Completed Processing the sysconfig ps_block_wrapper
LOG::2021-07-19.06:14:07::SCWPlatform::Completed generating the artifacts for system configuration ps_block_wrapper
TRACE::2021-07-19.06:14:07::SCWPlatform::Started preparing the platform 
TRACE::2021-07-19.06:14:07::SCWSystem::Writing the bif file for system config ps_block_wrapper
TRACE::2021-07-19.06:14:07::SCWSystem::dir created 
TRACE::2021-07-19.06:14:07::SCWSystem::Writing the bif 
TRACE::2021-07-19.06:14:07::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-19.06:14:07::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-19.06:14:07::SCWPlatform::Completed generating the platform
TRACE::2021-07-19.06:14:07::SCWMssOS::Saving the mss changes /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-19.06:14:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-19.06:14:07::SCWMssOS::Commit changes completed.
TRACE::2021-07-19.06:14:07::SCWMssOS::Saving the mss changes /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-19.06:14:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-19.06:14:07::SCWMssOS::Commit changes completed.
TRACE::2021-07-19.06:14:07::SCWMssOS::Saving the mss changes /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-19.06:14:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-19.06:14:07::SCWMssOS::Commit changes completed.
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWWriter::formatted JSON is {
	"platformName":	"ps_block_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ps_block_wrapper",
	"platHandOff":	"/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/myproj/ps_block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ps_block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ps_block_wrapper",
	"systems":	[{
			"systemName":	"ps_block_wrapper",
			"systemDesc":	"ps_block_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ps_block_wrapper",
			"sysActiveDom":	"domain_psu_cortexa53_0",
			"sysDefaultDom":	"domain_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3a8bee711922352abff2a0cd8f9dd167",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"b20f8e4cead762919e5f39bdeec474ab",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"domain_psu_cortexa53_0",
					"domainDispName":	"domain_psu_cortexa53_0",
					"domainDesc":	"domain_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"749d59f97ece1444a6817694a26bbfa0",
					"compatibleApp":	"zynqmp_dram_test",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-19.06:14:07::SCWPlatform::updated the xpfm file.
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::Saving the mss changes /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-19.06:14:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-19.06:14:07::SCWMssOS::Commit changes completed.
TRACE::2021-07-19.06:14:07::SCWMssOS::Saving the mss changes /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-19.06:14:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-19.06:14:07::SCWMssOS::Commit changes completed.
TRACE::2021-07-19.06:14:07::SCWMssOS::Saving the mss changes /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-19.06:14:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-19.06:14:07::SCWMssOS::Commit changes completed.
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWWriter::formatted JSON is {
	"platformName":	"ps_block_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ps_block_wrapper",
	"platHandOff":	"/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/myproj/ps_block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ps_block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ps_block_wrapper",
	"systems":	[{
			"systemName":	"ps_block_wrapper",
			"systemDesc":	"ps_block_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ps_block_wrapper",
			"sysActiveDom":	"domain_psu_cortexa53_0",
			"sysDefaultDom":	"domain_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3a8bee711922352abff2a0cd8f9dd167",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"b20f8e4cead762919e5f39bdeec474ab",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"domain_psu_cortexa53_0",
					"domainDispName":	"domain_psu_cortexa53_0",
					"domainDesc":	"domain_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"749d59f97ece1444a6817694a26bbfa0",
					"compatibleApp":	"zynqmp_dram_test",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::Saving the mss changes /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-19.06:14:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-19.06:14:07::SCWMssOS::Commit changes completed.
TRACE::2021-07-19.06:14:07::SCWMssOS::Saving the mss changes /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-19.06:14:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-19.06:14:07::SCWMssOS::Commit changes completed.
TRACE::2021-07-19.06:14:07::SCWMssOS::Saving the mss changes /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-19.06:14:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-19.06:14:07::SCWMssOS::Commit changes completed.
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:07::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:07::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:07::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:07::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:07::SCWWriter::formatted JSON is {
	"platformName":	"ps_block_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ps_block_wrapper",
	"platHandOff":	"/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/myproj/ps_block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ps_block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ps_block_wrapper",
	"systems":	[{
			"systemName":	"ps_block_wrapper",
			"systemDesc":	"ps_block_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ps_block_wrapper",
			"sysActiveDom":	"domain_psu_cortexa53_0",
			"sysDefaultDom":	"domain_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3a8bee711922352abff2a0cd8f9dd167",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"b20f8e4cead762919e5f39bdeec474ab",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"domain_psu_cortexa53_0",
					"domainDispName":	"domain_psu_cortexa53_0",
					"domainDesc":	"domain_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"749d59f97ece1444a6817694a26bbfa0",
					"compatibleApp":	"zynqmp_dram_test",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-07-19.06:14:07::SCWPlatform::Started generating the artifacts platform ps_block_wrapper
TRACE::2021-07-19.06:14:07::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-19.06:14:08::SCWPlatform::Started generating the artifacts for system configuration ps_block_wrapper
LOG::2021-07-19.06:14:08::SCWSystem::Started Processing the domain domain_psu_cortexa53_0
TRACE::2021-07-19.06:14:08::SCWDomain::Generating domain artifcats
TRACE::2021-07-19.06:14:08::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-19.06:14:08::SCWMssOS::Copying the qemu file from  /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/export/ps_block_wrapper/sw/ps_block_wrapper/qemu/
TRACE::2021-07-19.06:14:08::SCWMssOS::Copying the qemu file from  /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/export/ps_block_wrapper/sw/ps_block_wrapper/qemu/
TRACE::2021-07-19.06:14:08::SCWMssOS::Copying the qemu file from  /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/export/ps_block_wrapper/sw/ps_block_wrapper/domain_psu_cortexa53_0/qemu/
TRACE::2021-07-19.06:14:08::SCWMssOS::Copying the qemu file from  /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/export/ps_block_wrapper/sw/ps_block_wrapper/domain_psu_cortexa53_0/qemu/
TRACE::2021-07-19.06:14:08::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-19.06:14:08::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:08::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:08::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:08::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:08::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:08::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:08::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:08::SCWMssOS::Completed writing the mss file at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp
TRACE::2021-07-19.06:14:08::SCWMssOS::Mss edits present, copying mssfile into export location /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:08::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-19.06:14:08::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-19.06:14:08::SCWDomain::Building the domain as part of full build :  domain_psu_cortexa53_0
TRACE::2021-07-19.06:14:08::SCWMssOS::skipping the bsp build ... 
TRACE::2021-07-19.06:14:08::SCWMssOS::Copying to export directory.
TRACE::2021-07-19.06:14:08::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-19.06:14:08::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-07-19.06:14:08::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-07-19.06:14:08::SCWSystem::Completed Processing the domain domain_psu_cortexa53_0
LOG::2021-07-19.06:14:08::SCWSystem::Completed Processing the sysconfig ps_block_wrapper
LOG::2021-07-19.06:14:08::SCWPlatform::Completed generating the artifacts for system configuration ps_block_wrapper
TRACE::2021-07-19.06:14:08::SCWPlatform::Started preparing the platform 
TRACE::2021-07-19.06:14:08::SCWSystem::Writing the bif file for system config ps_block_wrapper
TRACE::2021-07-19.06:14:08::SCWSystem::dir created 
TRACE::2021-07-19.06:14:08::SCWSystem::Writing the bif 
TRACE::2021-07-19.06:14:08::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-19.06:14:08::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-19.06:14:08::SCWPlatform::Completed generating the platform
TRACE::2021-07-19.06:14:08::SCWMssOS::Saving the mss changes /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-19.06:14:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-19.06:14:08::SCWMssOS::Commit changes completed.
TRACE::2021-07-19.06:14:08::SCWMssOS::Saving the mss changes /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-19.06:14:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-19.06:14:08::SCWMssOS::Commit changes completed.
TRACE::2021-07-19.06:14:08::SCWMssOS::Saving the mss changes /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-19.06:14:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-19.06:14:08::SCWMssOS::Commit changes completed.
TRACE::2021-07-19.06:14:08::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:08::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:08::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:08::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:08::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:08::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:08::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:08::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:08::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:08::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:08::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:08::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:08::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:08::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:08::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:08::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:08::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:08::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:08::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:08::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:08::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-19.06:14:08::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:08::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:08::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:08::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:08::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:08::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:08::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:08::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:08::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:08::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:08::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:08::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:08::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:08::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:08::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:08::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:08::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:08::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:08::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:08::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:08::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-19.06:14:08::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:08::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:08::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:08::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:08::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:08::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:08::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:08::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:08::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:08::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:08::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:08::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:08::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:08::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:08::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-19.06:14:08::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-19.06:14:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-19.06:14:08::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_0
TRACE::2021-07-19.06:14:08::SCWPlatform::Opened existing hwdb ps_block_wrapper_0
TRACE::2021-07-19.06:14:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-19.06:14:08::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:08::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-19.06:14:08::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-19.06:14:08::SCWWriter::formatted JSON is {
	"platformName":	"ps_block_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ps_block_wrapper",
	"platHandOff":	"/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/myproj/ps_block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ps_block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ps_block_wrapper",
	"systems":	[{
			"systemName":	"ps_block_wrapper",
			"systemDesc":	"ps_block_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ps_block_wrapper",
			"sysActiveDom":	"domain_psu_cortexa53_0",
			"sysDefaultDom":	"domain_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3a8bee711922352abff2a0cd8f9dd167",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"b20f8e4cead762919e5f39bdeec474ab",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"domain_psu_cortexa53_0",
					"domainDispName":	"domain_psu_cortexa53_0",
					"domainDesc":	"domain_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"749d59f97ece1444a6817694a26bbfa0",
					"compatibleApp":	"zynqmp_dram_test",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-19.06:14:08::SCWPlatform::updated the xpfm file.
TRACE::2021-07-22.01:39:16::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:16::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:16::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:20::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:39:20::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:39:20::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-07-22.01:39:30::SCWPlatform::Opened new HwDB with name ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWReader::Active system found as  ps_block_wrapper
TRACE::2021-07-22.01:39:30::SCWReader::Handling sysconfig ps_block_wrapper
TRACE::2021-07-22.01:39:30::SCWDomain::checking for install qemu data   : 
TRACE::2021-07-22.01:39:30::SCWDomain:: Using the QEMU Data from install at  : /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-07-22.01:39:30::SCWDomain:: Using the QEMU args  from install at  : /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-07-22.01:39:30::SCWDomain:: Using the PMUQEMU args from install at  : /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:39:30::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Opened existing hwdb ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:39:30::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Opened existing hwdb ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:39:30::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Opened existing hwdb ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:39:30::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:39:30::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Opened existing hwdb ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:39:30::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-07-22.01:39:30::SCWMssOS::No sw design opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS::mss exists loading the mss file  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS::Opened the sw design from mss  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS::Adding the swdes entry /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-07-22.01:39:30::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-22.01:39:30::SCWMssOS::Opened the sw design.  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:39:30::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Opened existing hwdb ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:39:30::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-07-22.01:39:30::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:39:30::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Opened existing hwdb ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:39:30::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-07-22.01:39:30::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:39:30::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Opened existing hwdb ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:39:30::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-07-22.01:39:30::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS:: library already available in sw design:  xilpm:3.1
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:39:30::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Opened existing hwdb ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:39:30::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-07-22.01:39:30::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:39:30::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Opened existing hwdb ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:39:30::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-07-22.01:39:30::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:39:30::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Opened existing hwdb ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:39:30::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-07-22.01:39:30::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:39:30::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Opened existing hwdb ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:39:30::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-07-22.01:39:30::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:39:30::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Opened existing hwdb ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:39:30::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-07-22.01:39:30::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:39:30::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Opened existing hwdb ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:39:30::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-07-22.01:39:30::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS::Saving the mss changes /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-22.01:39:30::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-22.01:39:30::SCWMssOS::Commit changes completed.
TRACE::2021-07-22.01:39:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-07-22.01:39:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:39:30::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Opened existing hwdb ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:39:30::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-07-22.01:39:30::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWReader::No isolation master present  
TRACE::2021-07-22.01:39:30::SCWDomain::checking for install qemu data   : 
TRACE::2021-07-22.01:39:30::SCWDomain:: Using the QEMU Data from install at  : /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-07-22.01:39:30::SCWDomain:: Using the QEMU args  from install at  : /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-07-22.01:39:30::SCWDomain:: Using the PMUQEMU args from install at  : /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:39:30::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Opened existing hwdb ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:39:30::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:39:30::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Opened existing hwdb ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:39:30::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-07-22.01:39:30::SCWMssOS::No sw design opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS::mss exists loading the mss file  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS::Opened the sw design from mss  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS::Adding the swdes entry /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-07-22.01:39:30::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-22.01:39:30::SCWMssOS::Opened the sw design.  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:39:30::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Opened existing hwdb ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:39:30::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-22.01:39:30::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS:: library already available in sw design:  xilfpga:5.2
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:39:30::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Opened existing hwdb ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:39:30::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-22.01:39:30::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:39:30::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Opened existing hwdb ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:39:30::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-22.01:39:30::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS:: library already available in sw design:  xilskey:6.9
TRACE::2021-07-22.01:39:30::SCWMssOS::Saving the mss changes /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-22.01:39:30::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-22.01:39:30::SCWMssOS::Commit changes completed.
TRACE::2021-07-22.01:39:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-07-22.01:39:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:39:30::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Opened existing hwdb ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:39:30::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-22.01:39:30::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWReader::No isolation master present  
TRACE::2021-07-22.01:39:30::SCWDomain::checking for install qemu data   : 
TRACE::2021-07-22.01:39:30::SCWDomain:: Using the QEMU Data from install at  : /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-07-22.01:39:30::SCWDomain:: Using the QEMU args  from install at  : /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-07-22.01:39:30::SCWDomain:: Using the PMUQEMU args from install at  : /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:39:30::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Opened existing hwdb ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:39:30::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Opened existing hwdb ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:39:30::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Opened existing hwdb ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:39:30::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-22.01:39:30::SCWMssOS::No sw design opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS::mss exists loading the mss file  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS::Opened the sw design from mss  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS::Adding the swdes entry /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-07-22.01:39:30::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-22.01:39:30::SCWMssOS::Opened the sw design.  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS::Saving the mss changes /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-22.01:39:30::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-22.01:39:30::SCWMssOS::Commit changes completed.
TRACE::2021-07-22.01:39:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-07-22.01:39:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:39:30::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Opened existing hwdb ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:39:30::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-22.01:39:30::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWReader::No isolation master present  
LOG::2021-07-22.01:39:30::SCWPlatform::Started generating the artifacts platform ps_block_wrapper
TRACE::2021-07-22.01:39:30::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-22.01:39:30::SCWPlatform::Started generating the artifacts for system configuration ps_block_wrapper
LOG::2021-07-22.01:39:30::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-07-22.01:39:30::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-07-22.01:39:30::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-07-22.01:39:30::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:39:30::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:39:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:39:30::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Opened existing hwdb ps_block_wrapper_1
TRACE::2021-07-22.01:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:39:30::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-22.01:39:30::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:39:30::SCWBDomain::Completed writing the mss file at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-07-22.01:39:30::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-22.01:39:30::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-07-22.01:39:30::SCWBDomain::System Command Ran  cd  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl ; bash -c "make  " 
TRACE::2021-07-22.01:39:30::SCWBDomain::make -C zynqmp_fsbl_bsp

TRACE::2021-07-22.01:39:30::SCWBDomain::make[1]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:30::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2021-07-22.01:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src

TRACE::2021-07-22.01:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-07-22.01:39:30::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-07-22.01:39:30::SCWBDomain::o-objects"

TRACE::2021-07-22.01:39:30::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:30::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2021-07-22.01:39:30::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:30::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2021-07-22.01:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_3/src

TRACE::2021-07-22.01:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-07-22.01:39:30::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-07-22.01:39:30::SCWBDomain::-objects"

TRACE::2021-07-22.01:39:30::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:30::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_v4_3/src'

TRACE::2021-07-22.01:39:30::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:30::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_v4_3/src'

TRACE::2021-07-22.01:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_2/src

TRACE::2021-07-22.01:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-07-22.01:39:30::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2021-07-22.01:39:30::SCWBDomain::-lto-objects"

TRACE::2021-07-22.01:39:30::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:30::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/standalone_v7_2/src'

TRACE::2021-07-22.01:39:30::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:30::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/standalone_v7_2/src'

TRACE::2021-07-22.01:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_9/src

TRACE::2021-07-22.01:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-07-22.01:39:30::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-07-22.01:39:30::SCWBDomain::-objects"

TRACE::2021-07-22.01:39:30::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:30::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_v1_9/src'

TRACE::2021-07-22.01:39:30::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:30::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_v1_9/src'

TRACE::2021-07-22.01:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_3/src

TRACE::2021-07-22.01:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-07-22.01:39:30::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-07-22.01:39:30::SCWBDomain::o-objects"

TRACE::2021-07-22.01:39:30::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:30::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/resetps_v1_3/src'

TRACE::2021-07-22.01:39:30::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:30::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/resetps_v1_3/src'

TRACE::2021-07-22.01:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_8/src

TRACE::2021-07-22.01:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-07-22.01:39:30::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-07-22.01:39:30::SCWBDomain::o-objects"

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:31::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon_v6_8/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:31::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon_v6_8/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_9/src

TRACE::2021-07-22.01:39:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-07-22.01:39:31::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-07-22.01:39:31::SCWBDomain::bjects"

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:31::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1_9/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:31::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1_9/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_7/src

TRACE::2021-07-22.01:39:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-07-22.01:39:31::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-07-22.01:39:31::SCWBDomain::-objects"

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:31::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_v3_7/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:31::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_v3_7/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src

TRACE::2021-07-22.01:39:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-07-22.01:39:31::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -f
TRACE::2021-07-22.01:39:31::SCWBDomain::fat-lto-objects"

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:31::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:31::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_1/src

TRACE::2021-07-22.01:39:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-07-22.01:39:31::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-07-22.01:39:31::SCWBDomain::objects"

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:31::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v3_1/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::Include files for this library have already been copied.

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:31::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v3_1/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_6/src

TRACE::2021-07-22.01:39:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-07-22.01:39:31::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-07-22.01:39:31::SCWBDomain::-objects"

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:31::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_v1_6/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:31::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_v1_6/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_11/src

TRACE::2021-07-22.01:39:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-07-22.01:39:31::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-l
TRACE::2021-07-22.01:39:31::SCWBDomain::to-objects"

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:31::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/qspipsu_v1_11/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:31::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/qspipsu_v1_11/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_6/src

TRACE::2021-07-22.01:39:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-07-22.01:39:31::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-07-22.01:39:31::SCWBDomain::-objects"

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:31::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_v2_6/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:31::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_v2_6/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_3/src

TRACE::2021-07-22.01:39:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-07-22.01:39:31::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-07-22.01:39:31::SCWBDomain::objects"

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:31::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/wdtps_v3_3/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:31::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/wdtps_v3_3/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_2/src

TRACE::2021-07-22.01:39:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-07-22.01:39:31::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-07-22.01:39:31::SCWBDomain::o-objects"

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:31::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/clockps_v1_2/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:31::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/clockps_v1_2/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_9/src

TRACE::2021-07-22.01:39:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-07-22.01:39:31::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-07-22.01:39:31::SCWBDomain::bjects"

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:31::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3_9/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:31::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3_9/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_9/src

TRACE::2021-07-22.01:39:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-07-22.01:39:31::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-07-22.01:39:31::SCWBDomain::-objects"

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:31::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_v3_9/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:31::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_v3_9/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_2/src

TRACE::2021-07-22.01:39:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-07-22.01:39:31::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2021-07-22.01:39:31::SCWBDomain::lto-objects"

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:31::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecure_v4_2/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:31::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecure_v4_2/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src

TRACE::2021-07-22.01:39:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-07-22.01:39:31::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2021-07-22.01:39:31::SCWBDomain::lto-objects"

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:31::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:31::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2021-07-22.01:39:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2021-07-22.01:39:31::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto 
TRACE::2021-07-22.01:39:31::SCWBDomain::-ffat-lto-objects"

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:31::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:31::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_7/src

TRACE::2021-07-22.01:39:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-07-22.01:39:31::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-07-22.01:39:31::SCWBDomain::-objects"

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:31::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_v1_7/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:31::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_v1_7/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_2/src

TRACE::2021-07-22.01:39:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-07-22.01:39:31::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-07-22.01:39:31::SCWBDomain::-objects"

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:31::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_v4_2/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:31::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_v4_2/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/emacps_v3_11/src

TRACE::2021-07-22.01:39:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-07-22.01:39:31::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-07-22.01:39:31::SCWBDomain::o-objects"

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:31::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/emacps_v3_11/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:31::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/emacps_v3_11/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_11/src

TRACE::2021-07-22.01:39:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-07-22.01:39:31::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-07-22.01:39:31::SCWBDomain::-objects"

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:31::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v3_11/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:31::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v3_11/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src

TRACE::2021-07-22.01:39:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-07-22.01:39:31::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-07-22.01:39:31::SCWBDomain::bjects"

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:31::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::Compiling ddrcpsu

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:31::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_3/src

TRACE::2021-07-22.01:39:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-07-22.01:39:31::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-07-22.01:39:31::SCWBDomain::jects"

TRACE::2021-07-22.01:39:31::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:31::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_v4_3/src'

TRACE::2021-07-22.01:39:31::SCWBDomain::Compiling XilFFs Library

TRACE::2021-07-22.01:39:32::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:32::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_v4_3/src'

TRACE::2021-07-22.01:39:32::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_2/src

TRACE::2021-07-22.01:39:32::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-07-22.01:39:32::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-07-22.01:39:32::SCWBDomain::o-objects"

TRACE::2021-07-22.01:39:32::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:32::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/standalone_v7_2/src'

TRACE::2021-07-22.01:39:32::SCWBDomain::Compiling standalone ARMv8 64 bit

TRACE::2021-07-22.01:39:37::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:37::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/standalone_v7_2/src'

TRACE::2021-07-22.01:39:37::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_9/src

TRACE::2021-07-22.01:39:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-07-22.01:39:37::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-07-22.01:39:37::SCWBDomain::jects"

TRACE::2021-07-22.01:39:37::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:37::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_v1_9/src'

TRACE::2021-07-22.01:39:37::SCWBDomain::Compiling rtcpsu

TRACE::2021-07-22.01:39:37::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:37::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_v1_9/src'

TRACE::2021-07-22.01:39:37::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_3/src

TRACE::2021-07-22.01:39:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-07-22.01:39:37::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-07-22.01:39:37::SCWBDomain::bjects"

TRACE::2021-07-22.01:39:37::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:37::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/resetps_v1_3/src'

TRACE::2021-07-22.01:39:37::SCWBDomain::Compiling resetps

TRACE::2021-07-22.01:39:38::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:38::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/resetps_v1_3/src'

TRACE::2021-07-22.01:39:38::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_8/src

TRACE::2021-07-22.01:39:38::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-07-22.01:39:38::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-07-22.01:39:38::SCWBDomain::bjects"

TRACE::2021-07-22.01:39:38::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:38::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon_v6_8/src'

TRACE::2021-07-22.01:39:38::SCWBDomain::Compiling axipmon

TRACE::2021-07-22.01:39:39::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:39::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon_v6_8/src'

TRACE::2021-07-22.01:39:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_9/src

TRACE::2021-07-22.01:39:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-07-22.01:39:39::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-07-22.01:39:39::SCWBDomain::cts"

TRACE::2021-07-22.01:39:39::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:39::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1_9/src'

TRACE::2021-07-22.01:39:39::SCWBDomain::Compiling zdma

TRACE::2021-07-22.01:39:40::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:40::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1_9/src'

TRACE::2021-07-22.01:39:40::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_7/src

TRACE::2021-07-22.01:39:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-07-22.01:39:40::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-07-22.01:39:40::SCWBDomain::jects"

TRACE::2021-07-22.01:39:40::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:40::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_v3_7/src'

TRACE::2021-07-22.01:39:40::SCWBDomain::Compiling gpiops

TRACE::2021-07-22.01:39:41::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:41::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_v3_7/src'

TRACE::2021-07-22.01:39:41::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src

TRACE::2021-07-22.01:39:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-07-22.01:39:41::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2021-07-22.01:39:41::SCWBDomain::-lto-objects"

TRACE::2021-07-22.01:39:41::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:41::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src'

TRACE::2021-07-22.01:39:41::SCWBDomain::Compiling cpu_cortexa53

TRACE::2021-07-22.01:39:41::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:41::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src'

TRACE::2021-07-22.01:39:41::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_1/src

TRACE::2021-07-22.01:39:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-07-22.01:39:41::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-07-22.01:39:41::SCWBDomain::ects"

TRACE::2021-07-22.01:39:41::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:41::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v3_1/src'

TRACE::2021-07-22.01:39:41::SCWBDomain::Compiling xilpm library

TRACE::2021-07-22.01:39:42::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:42::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v3_1/src'

TRACE::2021-07-22.01:39:42::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_6/src

TRACE::2021-07-22.01:39:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-07-22.01:39:42::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-07-22.01:39:42::SCWBDomain::jects"

TRACE::2021-07-22.01:39:42::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:42::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_v1_6/src'

TRACE::2021-07-22.01:39:42::SCWBDomain::Compiling csudma

TRACE::2021-07-22.01:39:43::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:43::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_v1_6/src'

TRACE::2021-07-22.01:39:43::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_11/src

TRACE::2021-07-22.01:39:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-07-22.01:39:43::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-07-22.01:39:43::SCWBDomain::objects"

TRACE::2021-07-22.01:39:43::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:43::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/qspipsu_v1_11/src'

TRACE::2021-07-22.01:39:43::SCWBDomain::Compiling qspipsu

TRACE::2021-07-22.01:39:44::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:44::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/qspipsu_v1_11/src'

TRACE::2021-07-22.01:39:44::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_6/src

TRACE::2021-07-22.01:39:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-07-22.01:39:44::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-07-22.01:39:44::SCWBDomain::jects"

TRACE::2021-07-22.01:39:44::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:44::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_v2_6/src'

TRACE::2021-07-22.01:39:44::SCWBDomain::Compiling ipipsu

TRACE::2021-07-22.01:39:44::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:44::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_v2_6/src'

TRACE::2021-07-22.01:39:44::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_3/src

TRACE::2021-07-22.01:39:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-07-22.01:39:44::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-07-22.01:39:44::SCWBDomain::ects"

TRACE::2021-07-22.01:39:44::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:44::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/wdtps_v3_3/src'

TRACE::2021-07-22.01:39:44::SCWBDomain::Compiling wdtps

TRACE::2021-07-22.01:39:45::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:45::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/wdtps_v3_3/src'

TRACE::2021-07-22.01:39:45::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_2/src

TRACE::2021-07-22.01:39:45::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-07-22.01:39:45::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-07-22.01:39:45::SCWBDomain::bjects"

TRACE::2021-07-22.01:39:45::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:45::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/clockps_v1_2/src'

TRACE::2021-07-22.01:39:45::SCWBDomain::Compiling clockps

TRACE::2021-07-22.01:39:47::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:47::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/clockps_v1_2/src'

TRACE::2021-07-22.01:39:47::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_9/src

TRACE::2021-07-22.01:39:47::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-07-22.01:39:47::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-07-22.01:39:47::SCWBDomain::cts"

TRACE::2021-07-22.01:39:47::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:47::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3_9/src'

TRACE::2021-07-22.01:39:47::SCWBDomain::Compiling sdps

TRACE::2021-07-22.01:39:48::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:48::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3_9/src'

TRACE::2021-07-22.01:39:48::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_9/src

TRACE::2021-07-22.01:39:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-07-22.01:39:48::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-07-22.01:39:48::SCWBDomain::jects"

TRACE::2021-07-22.01:39:48::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:48::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_v3_9/src'

TRACE::2021-07-22.01:39:48::SCWBDomain::Compiling uartps

TRACE::2021-07-22.01:39:49::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:49::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_v3_9/src'

TRACE::2021-07-22.01:39:49::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_2/src

TRACE::2021-07-22.01:39:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-07-22.01:39:49::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-07-22.01:39:49::SCWBDomain::-objects"

TRACE::2021-07-22.01:39:49::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:49::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecure_v4_2/src'

TRACE::2021-07-22.01:39:49::SCWBDomain::Compiling XilSecure Library

TRACE::2021-07-22.01:39:51::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:51::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecure_v4_2/src'

TRACE::2021-07-22.01:39:51::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src

TRACE::2021-07-22.01:39:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-07-22.01:39:51::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-07-22.01:39:51::SCWBDomain::-objects"

TRACE::2021-07-22.01:39:51::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:51::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2021-07-22.01:39:51::SCWBDomain::Compiling sysmonpsu

TRACE::2021-07-22.01:39:52::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:52::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2021-07-22.01:39:52::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2021-07-22.01:39:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2021-07-22.01:39:52::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ff
TRACE::2021-07-22.01:39:52::SCWBDomain::at-lto-objects"

TRACE::2021-07-22.01:39:52::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:52::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-07-22.01:39:52::SCWBDomain::Compiling coresightps_dcc

TRACE::2021-07-22.01:39:52::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:52::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-07-22.01:39:52::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_7/src

TRACE::2021-07-22.01:39:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-07-22.01:39:52::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-07-22.01:39:52::SCWBDomain::jects"

TRACE::2021-07-22.01:39:52::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:52::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_v1_7/src'

TRACE::2021-07-22.01:39:52::SCWBDomain::Compiling usbpsu

TRACE::2021-07-22.01:39:54::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:54::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_v1_7/src'

TRACE::2021-07-22.01:39:54::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_2/src

TRACE::2021-07-22.01:39:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-07-22.01:39:54::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-07-22.01:39:54::SCWBDomain::jects"

TRACE::2021-07-22.01:39:54::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:54::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_v4_2/src'

TRACE::2021-07-22.01:39:54::SCWBDomain::Compiling scugic

TRACE::2021-07-22.01:39:55::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:55::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_v4_2/src'

TRACE::2021-07-22.01:39:55::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_11/src

TRACE::2021-07-22.01:39:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-07-22.01:39:55::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-07-22.01:39:55::SCWBDomain::bjects"

TRACE::2021-07-22.01:39:55::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:55::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/emacps_v3_11/src'

TRACE::2021-07-22.01:39:55::SCWBDomain::Compiling emacps

TRACE::2021-07-22.01:39:57::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:57::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/emacps_v3_11/src'

TRACE::2021-07-22.01:39:57::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_11/src

TRACE::2021-07-22.01:39:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-07-22.01:39:57::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-07-22.01:39:57::SCWBDomain::jects"

TRACE::2021-07-22.01:39:57::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:39:57::SCWBDomain::apper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v3_11/src'

TRACE::2021-07-22.01:39:57::SCWBDomain::Compiling ttcps

TRACE::2021-07-22.01:39:57::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:57::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v3_11/src'

TRACE::2021-07-22.01:39:57::SCWBDomain::Finished building libraries

TRACE::2021-07-22.01:39:57::SCWBDomain::make[1]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:39:57::SCWBDomain::pper/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2021-07-22.01:39:57::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_authenti
TRACE::2021-07-22.01:39:57::SCWBDomain::cation.c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-07-22.01:39:58::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc.c -
TRACE::2021-07-22.01:39:58::SCWBDomain::o xfsbl_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-07-22.01:39:58::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_image_he
TRACE::2021-07-22.01:39:58::SCWBDomain::ader.c -o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-07-22.01:39:58::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_plpartit
TRACE::2021-07-22.01:39:58::SCWBDomain::ion_valid.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-07-22.01:39:58::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_rsa_sha.
TRACE::2021-07-22.01:39:58::SCWBDomain::c -o xfsbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-07-22.01:39:58::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_bs.c -o 
TRACE::2021-07-22.01:39:58::SCWBDomain::xfsbl_bs.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-07-22.01:39:58::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_board.c 
TRACE::2021-07-22.01:39:58::SCWBDomain::-o xfsbl_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-07-22.01:39:59::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c psu_init.c -o 
TRACE::2021-07-22.01:39:59::SCWBDomain::psu_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-07-22.01:39:59::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_handoff.
TRACE::2021-07-22.01:39:59::SCWBDomain::c -o xfsbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-07-22.01:39:59::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_initiali
TRACE::2021-07-22.01:39:59::SCWBDomain::zation.c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-07-22.01:40:00::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_partitio
TRACE::2021-07-22.01:40:00::SCWBDomain::n_load.c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-07-22.01:40:00::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_dfu_util
TRACE::2021-07-22.01:40:00::SCWBDomain::.c -o xfsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-07-22.01:40:00::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_main.c -
TRACE::2021-07-22.01:40:00::SCWBDomain::o xfsbl_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-07-22.01:40:00::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_hooks.c 
TRACE::2021-07-22.01:40:00::SCWBDomain::-o xfsbl_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-07-22.01:40:00::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc_dri
TRACE::2021-07-22.01:40:00::SCWBDomain::vers.c -o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-07-22.01:40:00::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_usb.c -o
TRACE::2021-07-22.01:40:00::SCWBDomain:: xfsbl_usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-07-22.01:40:01::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_ddr_init
TRACE::2021-07-22.01:40:01::SCWBDomain::.c -o xfsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-07-22.01:40:01::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_sd.c -o 
TRACE::2021-07-22.01:40:01::SCWBDomain::xfsbl_sd.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-07-22.01:40:01::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_nand.c -
TRACE::2021-07-22.01:40:01::SCWBDomain::o xfsbl_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-07-22.01:40:01::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_csu_dma.
TRACE::2021-07-22.01:40:01::SCWBDomain::c -o xfsbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-07-22.01:40:01::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_qspi.c -
TRACE::2021-07-22.01:40:01::SCWBDomain::o xfsbl_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-07-22.01:40:02::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_exit.S -
TRACE::2021-07-22.01:40:02::SCWBDomain::o xfsbl_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-07-22.01:40:02::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_translat
TRACE::2021-07-22.01:40:02::SCWBDomain::ion_table.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-07-22.01:40:02::SCWBDomain::aarch64-none-elf-gcc -o executable.elf  xfsbl_authentication.o  xfsbl_misc.o  xfsbl_image_header.o  xfsbl_plpartition_valid.o  
TRACE::2021-07-22.01:40:02::SCWBDomain::xfsbl_rsa_sha.o  xfsbl_bs.o  xfsbl_board.o  psu_init.o  xfsbl_handoff.o  xfsbl_initialization.o  xfsbl_partition_load.o  xfsbl_
TRACE::2021-07-22.01:40:02::SCWBDomain::dfu_util.o  xfsbl_main.o  xfsbl_hooks.o  xfsbl_misc_drivers.o  xfsbl_usb.o  xfsbl_ddr_init.o  xfsbl_sd.o  xfsbl_nand.o  xfsbl_c
TRACE::2021-07-22.01:40:02::SCWBDomain::su_dma.o  xfsbl_qspi.o  xfsbl_exit.o  xfsbl_translation_table.o  -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -
TRACE::2021-07-22.01:40:02::SCWBDomain::ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--
TRACE::2021-07-22.01:40:02::SCWBDomain::start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                      
TRACE::2021-07-22.01:40:02::SCWBDomain::                                                                             -n  -Wl,--gc-sections -Lzynqmp_fsbl_bsp/psu_cortex
TRACE::2021-07-22.01:40:02::SCWBDomain::a53_0/lib -Tlscript.ld

LOG::2021-07-22.01:40:05::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-07-22.01:40:05::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-07-22.01:40:05::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-07-22.01:40:05::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2021-07-22.01:40:05::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:40:05::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:40:05::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:40:05::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:40:05::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:40:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:40:05::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_1
TRACE::2021-07-22.01:40:05::SCWPlatform::Opened existing hwdb ps_block_wrapper_1
TRACE::2021-07-22.01:40:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:40:05::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-22.01:40:05::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-22.01:40:05::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-22.01:40:05::SCWBDomain::Completed writing the mss file at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-07-22.01:40:05::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-22.01:40:05::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-07-22.01:40:05::SCWBDomain::System Command Ran  cd  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw ; bash -c "make  " 
TRACE::2021-07-22.01:40:05::SCWBDomain::make -C zynqmp_pmufw_bsp

TRACE::2021-07-22.01:40:05::SCWBDomain::make[1]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:05::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2021-07-22.01:40:05::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_2/src

TRACE::2021-07-22.01:40:05::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-22.01:40:05::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-07-22.01:40:05::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:05::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:05::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2021-07-22.01:40:05::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:05::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2021-07-22.01:40:05::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_2/src

TRACE::2021-07-22.01:40:05::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-07-22.01:40:05::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2021-07-22.01:40:05::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:05::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:05::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_2/src'

TRACE::2021-07-22.01:40:05::SCWBDomain::make[3]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:05::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-07-22.01:40:05::SCWBDomain::make[3]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:05::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-07-22.01:40:05::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:05::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_2/src'

TRACE::2021-07-22.01:40:05::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_9/src

TRACE::2021-07-22.01:40:05::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-07-22.01:40:05::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-07-22.01:40:05::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:05::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:05::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_9/src'

TRACE::2021-07-22.01:40:05::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:05::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_9/src'

TRACE::2021-07-22.01:40:05::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_3/src

TRACE::2021-07-22.01:40:05::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-22.01:40:05::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-07-22.01:40:05::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:05::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:05::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_3/src'

TRACE::2021-07-22.01:40:05::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:05::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_3/src'

TRACE::2021-07-22.01:40:05::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v5_2/src

TRACE::2021-07-22.01:40:05::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-22.01:40:05::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-07-22.01:40:05::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:05::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:05::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_2/src'

TRACE::2021-07-22.01:40:05::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:05::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_2/src'

TRACE::2021-07-22.01:40:05::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_8/src

TRACE::2021-07-22.01:40:05::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-22.01:40:05::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-07-22.01:40:05::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:05::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:05::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_8/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:06::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_8/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_9/src

TRACE::2021-07-22.01:40:06::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-22.01:40:06::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-07-22.01:40:06::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:06::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:06::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_9/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:06::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_9/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_7/src

TRACE::2021-07-22.01:40:06::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-07-22.01:40:06::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-07-22.01:40:06::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:06::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:06::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_7/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:06::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_7/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_11/src

TRACE::2021-07-22.01:40:06::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-22.01:40:06::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-07-22.01:40:06::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:06::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:06::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_11/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:06::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_11/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_6/src

TRACE::2021-07-22.01:40:06::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-07-22.01:40:06::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-07-22.01:40:06::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:06::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:06::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_6/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:06::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_6/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/qspipsu_v1_11/src

TRACE::2021-07-22.01:40:06::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-07-22.01:40:06::SCWBDomain::MPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g
TRACE::2021-07-22.01:40:06::SCWBDomain:: -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:06::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:06::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/qspipsu_v1_11/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:06::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/qspipsu_v1_11/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_6/src

TRACE::2021-07-22.01:40:06::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-07-22.01:40:06::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-07-22.01:40:06::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:06::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:06::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_6/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:06::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_6/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/wdtps_v3_3/src

TRACE::2021-07-22.01:40:06::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-07-22.01:40:06::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-07-22.01:40:06::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:06::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:06::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/wdtps_v3_3/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:06::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/wdtps_v3_3/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_2/src

TRACE::2021-07-22.01:40:06::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-22.01:40:06::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-07-22.01:40:06::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:06::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:06::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_2/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:06::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_2/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v6_9/src

TRACE::2021-07-22.01:40:06::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-22.01:40:06::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-07-22.01:40:06::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:06::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:06::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_9/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:06::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_9/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_9/src

TRACE::2021-07-22.01:40:06::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-22.01:40:06::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-07-22.01:40:06::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:06::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:06::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_9/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:06::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_9/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_9/src

TRACE::2021-07-22.01:40:06::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-07-22.01:40:06::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-07-22.01:40:06::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:06::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:06::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_9/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:06::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_9/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_2/src

TRACE::2021-07-22.01:40:06::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-07-22.01:40:06::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-07-22.01:40:06::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:06::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:06::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v4_2/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:06::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v4_2/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_6/src

TRACE::2021-07-22.01:40:06::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-07-22.01:40:06::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-07-22.01:40:06::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:06::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:06::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:06::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_7/src

TRACE::2021-07-22.01:40:06::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-07-22.01:40:06::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-07-22.01:40:06::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:06::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:06::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_7/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:06::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_7/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/emacps_v3_11/src

TRACE::2021-07-22.01:40:06::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-22.01:40:06::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-07-22.01:40:06::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:06::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:06::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/emacps_v3_11/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:06::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/emacps_v3_11/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_11/src

TRACE::2021-07-22.01:40:06::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-07-22.01:40:06::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-07-22.01:40:06::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:06::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:06::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_11/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:06::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_11/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_2/src

TRACE::2021-07-22.01:40:06::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-22.01:40:06::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-07-22.01:40:06::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:06::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:06::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::Compiling ddrcpsu

TRACE::2021-07-22.01:40:06::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:06::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/standalone_v7_2/src

TRACE::2021-07-22.01:40:06::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-22.01:40:06::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-07-22.01:40:06::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:06::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:06::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_2/src'

TRACE::2021-07-22.01:40:06::SCWBDomain::Compiling standalone

TRACE::2021-07-22.01:40:10::SCWBDomain::make[3]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:10::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-07-22.01:40:10::SCWBDomain::make[3]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:10::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-07-22.01:40:10::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:10::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_2/src'

TRACE::2021-07-22.01:40:10::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_9/src

TRACE::2021-07-22.01:40:10::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-22.01:40:10::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-07-22.01:40:10::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:10::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:10::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_9/src'

TRACE::2021-07-22.01:40:10::SCWBDomain::Compiling rtcpsu

TRACE::2021-07-22.01:40:11::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:11::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_9/src'

TRACE::2021-07-22.01:40:11::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/resetps_v1_3/src

TRACE::2021-07-22.01:40:11::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-22.01:40:11::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-07-22.01:40:11::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:11::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:11::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_3/src'

TRACE::2021-07-22.01:40:11::SCWBDomain::Compiling resetps

TRACE::2021-07-22.01:40:11::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:11::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_3/src'

TRACE::2021-07-22.01:40:11::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilfpga_v5_2/src

TRACE::2021-07-22.01:40:11::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-22.01:40:11::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-07-22.01:40:11::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:11::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:11::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_2/src'

TRACE::2021-07-22.01:40:11::SCWBDomain::Compiling xilfpga Library

TRACE::2021-07-22.01:40:12::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:12::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_2/src'

TRACE::2021-07-22.01:40:12::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/axipmon_v6_8/src

TRACE::2021-07-22.01:40:12::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-22.01:40:12::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-07-22.01:40:12::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:12::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:12::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_8/src'

TRACE::2021-07-22.01:40:12::SCWBDomain::Compiling axipmon

TRACE::2021-07-22.01:40:13::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:13::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_8/src'

TRACE::2021-07-22.01:40:13::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/zdma_v1_9/src

TRACE::2021-07-22.01:40:13::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-07-22.01:40:13::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-07-22.01:40:13::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:13::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:13::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_9/src'

TRACE::2021-07-22.01:40:13::SCWBDomain::Compiling zdma

TRACE::2021-07-22.01:40:13::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:13::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_9/src'

TRACE::2021-07-22.01:40:13::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/gpiops_v3_7/src

TRACE::2021-07-22.01:40:13::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-22.01:40:13::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-07-22.01:40:13::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:13::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:13::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_7/src'

TRACE::2021-07-22.01:40:13::SCWBDomain::Compiling gpiops

TRACE::2021-07-22.01:40:14::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:14::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_7/src'

TRACE::2021-07-22.01:40:14::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/cpu_v2_11/src

TRACE::2021-07-22.01:40:14::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-07-22.01:40:14::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-07-22.01:40:14::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:14::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:14::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_11/src'

TRACE::2021-07-22.01:40:14::SCWBDomain::Compiling cpu

TRACE::2021-07-22.01:40:14::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:14::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_11/src'

TRACE::2021-07-22.01:40:14::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/csudma_v1_6/src

TRACE::2021-07-22.01:40:14::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-22.01:40:14::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-07-22.01:40:14::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:14::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:14::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_6/src'

TRACE::2021-07-22.01:40:14::SCWBDomain::Compiling csudma

TRACE::2021-07-22.01:40:15::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:15::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_6/src'

TRACE::2021-07-22.01:40:15::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/qspipsu_v1_11/src

TRACE::2021-07-22.01:40:15::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-07-22.01:40:15::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-07-22.01:40:15::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:15::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:15::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/qspipsu_v1_11/src'

TRACE::2021-07-22.01:40:15::SCWBDomain::Compiling qspipsu

TRACE::2021-07-22.01:40:16::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:16::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/qspipsu_v1_11/src'

TRACE::2021-07-22.01:40:16::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_6/src

TRACE::2021-07-22.01:40:16::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-22.01:40:16::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-07-22.01:40:16::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:16::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:16::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_6/src'

TRACE::2021-07-22.01:40:16::SCWBDomain::Compiling ipipsu

TRACE::2021-07-22.01:40:17::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:17::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_6/src'

TRACE::2021-07-22.01:40:17::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/wdtps_v3_3/src

TRACE::2021-07-22.01:40:17::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-07-22.01:40:17::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-07-22.01:40:17::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:17::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:17::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/wdtps_v3_3/src'

TRACE::2021-07-22.01:40:17::SCWBDomain::Compiling wdtps

TRACE::2021-07-22.01:40:17::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:17::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/wdtps_v3_3/src'

TRACE::2021-07-22.01:40:17::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/clockps_v1_2/src

TRACE::2021-07-22.01:40:17::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-22.01:40:17::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-07-22.01:40:17::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:17::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:17::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_2/src'

TRACE::2021-07-22.01:40:17::SCWBDomain::Compiling clockps

TRACE::2021-07-22.01:40:18::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:18::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_2/src'

TRACE::2021-07-22.01:40:19::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilskey_v6_9/src

TRACE::2021-07-22.01:40:19::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-22.01:40:19::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-07-22.01:40:19::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:19::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:19::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_9/src'

TRACE::2021-07-22.01:40:19::SCWBDomain::Compiling Xilskey Library

TRACE::2021-07-22.01:40:20::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:20::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_9/src'

TRACE::2021-07-22.01:40:20::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sdps_v3_9/src

TRACE::2021-07-22.01:40:20::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-07-22.01:40:20::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-07-22.01:40:20::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:20::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:20::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_9/src'

TRACE::2021-07-22.01:40:20::SCWBDomain::Compiling sdps

TRACE::2021-07-22.01:40:21::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:21::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_9/src'

TRACE::2021-07-22.01:40:21::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/uartps_v3_9/src

TRACE::2021-07-22.01:40:21::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-22.01:40:21::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-07-22.01:40:21::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:21::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:21::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_9/src'

TRACE::2021-07-22.01:40:21::SCWBDomain::Compiling uartps

TRACE::2021-07-22.01:40:22::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:22::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_9/src'

TRACE::2021-07-22.01:40:22::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_2/src

TRACE::2021-07-22.01:40:22::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-07-22.01:40:22::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-07-22.01:40:22::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:22::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:22::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v4_2/src'

TRACE::2021-07-22.01:40:22::SCWBDomain::Compiling XilSecure Library

TRACE::2021-07-22.01:40:23::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:23::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v4_2/src'

TRACE::2021-07-22.01:40:23::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_6/src

TRACE::2021-07-22.01:40:23::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-07-22.01:40:23::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-07-22.01:40:23::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:23::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:23::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2021-07-22.01:40:23::SCWBDomain::Compiling sysmonpsu

TRACE::2021-07-22.01:40:24::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:24::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2021-07-22.01:40:24::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_7/src

TRACE::2021-07-22.01:40:24::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-22.01:40:24::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-07-22.01:40:24::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:24::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:24::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_7/src'

TRACE::2021-07-22.01:40:24::SCWBDomain::Compiling usbpsu

TRACE::2021-07-22.01:40:26::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:26::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_7/src'

TRACE::2021-07-22.01:40:26::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/emacps_v3_11/src

TRACE::2021-07-22.01:40:26::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-22.01:40:26::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-07-22.01:40:26::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:26::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:26::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/emacps_v3_11/src'

TRACE::2021-07-22.01:40:26::SCWBDomain::Compiling emacps

TRACE::2021-07-22.01:40:27::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:27::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/emacps_v3_11/src'

TRACE::2021-07-22.01:40:27::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ttcps_v3_11/src

TRACE::2021-07-22.01:40:27::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-22.01:40:27::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-07-22.01:40:27::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-07-22.01:40:27::SCWBDomain::make[2]: Entering directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wr
TRACE::2021-07-22.01:40:27::SCWBDomain::apper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_11/src'

TRACE::2021-07-22.01:40:27::SCWBDomain::Compiling ttcps

TRACE::2021-07-22.01:40:28::SCWBDomain::make[2]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:28::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_11/src'

TRACE::2021-07-22.01:40:28::SCWBDomain::Finished building libraries

TRACE::2021-07-22.01:40:28::SCWBDomain::make[1]: Leaving directory '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wra
TRACE::2021-07-22.01:40:28::SCWBDomain::pper/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2021-07-22.01:40:28::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:28::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_master.c -o pm_master.o -Izynqmp_pmu
TRACE::2021-07-22.01:40:28::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:28::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:28::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_interrupts.c -o xpfw_interrupts.o 
TRACE::2021-07-22.01:40:28::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:28::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:28::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp
TRACE::2021-07-22.01:40:28::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:28::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:28::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmu
TRACE::2021-07-22.01:40:28::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:28::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:28::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_error_manager.c -o xpfw_error_mana
TRACE::2021-07-22.01:40:28::SCWBDomain::ger.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:28::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:28::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_restart.c -o xpfw_restart.o -Izynq
TRACE::2021-07-22.01:40:28::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:29::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:29::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_notifier.c -o pm_notifier.o -Izynqmp
TRACE::2021-07-22.01:40:29::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:29::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:29::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o 
TRACE::2021-07-22.01:40:29::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:29::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:29::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_requirement.c -o pm_requirement.o -I
TRACE::2021-07-22.01:40:29::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:29::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:29::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node_reset.c -o pm_node_reset.o -Izy
TRACE::2021-07-22.01:40:29::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:29::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:29::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_mmio_access.c -o pm_mmio_access.o -I
TRACE::2021-07-22.01:40:29::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:29::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:29::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.
TRACE::2021-07-22.01:40:29::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:29::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:29::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_config.c -o pm_config.o -Izynqmp_pmu
TRACE::2021-07-22.01:40:29::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:30::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:30::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_core.c -o pm_core.o -Izynqmp_pmufw_b
TRACE::2021-07-22.01:40:30::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:30::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:30::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw
TRACE::2021-07-22.01:40:30::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:30::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:30::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynq
TRACE::2021-07-22.01:40:30::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:30::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:30::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw
TRACE::2021-07-22.01:40:30::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:30::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:30::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_events.c -o xpfw_events.o -Izynqmp
TRACE::2021-07-22.01:40:30::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:30::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:30::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_scheduler.c -o xpfw_scheduler.o -I
TRACE::2021-07-22.01:40:30::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:31::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:31::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw
TRACE::2021-07-22.01:40:31::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:31::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:31::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_p
TRACE::2021-07-22.01:40:31::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:31::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:31::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp
TRACE::2021-07-22.01:40:31::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:31::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:31::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp
TRACE::2021-07-22.01:40:31::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:32::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:32::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_module.c -o xpfw_module.o -Izynqmp
TRACE::2021-07-22.01:40:32::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:32::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:32::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_b
TRACE::2021-07-22.01:40:32::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:32::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:32::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_resets.c -o xpfw_resets.o -Izynqmp
TRACE::2021-07-22.01:40:32::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:32::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:32::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_b
TRACE::2021-07-22.01:40:32::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:33::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:33::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynq
TRACE::2021-07-22.01:40:33::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:33::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:33::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_rom_interface.c -o xpfw_rom_interf
TRACE::2021-07-22.01:40:33::SCWBDomain::ace.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:33::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:33::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmu
TRACE::2021-07-22.01:40:33::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:33::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:33::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynq
TRACE::2021-07-22.01:40:33::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:33::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:33::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_b
TRACE::2021-07-22.01:40:33::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:33::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:33::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw
TRACE::2021-07-22.01:40:33::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:33::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:33::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_callbacks.c -o pm_callbacks.o -Izynq
TRACE::2021-07-22.01:40:33::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:34::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynq
TRACE::2021-07-22.01:40:34::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:34::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_user_startup.c -o xpfw_user_startu
TRACE::2021-07-22.01:40:34::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:34::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_crc.c -o xpfw_crc.o -Izynqmp_pmufw
TRACE::2021-07-22.01:40:34::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:34::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_ipi_manager.c -o xpfw_ipi_manager.
TRACE::2021-07-22.01:40:34::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:34::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynq
TRACE::2021-07-22.01:40:34::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:34::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_platform.c -o xpfw_platform.o -Izy
TRACE::2021-07-22.01:40:34::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:34::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_extern.c -o pm_extern.o -Izynqmp_pmu
TRACE::2021-07-22.01:40:34::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:34::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:34::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_system.c -o pm_system.o -Izynqmp_pmu
TRACE::2021-07-22.01:40:34::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:35::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:35::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmu
TRACE::2021-07-22.01:40:35::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:35::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:35::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c idle_hooks.c -o idle_hooks.o -Izynqmp_p
TRACE::2021-07-22.01:40:35::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:35::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:35::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_periph.c -o pm_periph.o -Izynqmp_pmu
TRACE::2021-07-22.01:40:35::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:35::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:35::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_common.c -o xpfw_mod_common.o 
TRACE::2021-07-22.01:40:35::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:35::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:35::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp
TRACE::2021-07-22.01:40:35::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:35::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:35::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_binding.c -o pm_binding.o -Izynqmp_p
TRACE::2021-07-22.01:40:35::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:36::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:36::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw
TRACE::2021-07-22.01:40:36::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:36::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:36::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp
TRACE::2021-07-22.01:40:36::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:36::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:36::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rpu.c -o xpfw_mod_rpu.o -Izynq
TRACE::2021-07-22.01:40:36::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:36::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:36::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp
TRACE::2021-07-22.01:40:36::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:36::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:36::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_power.c -o pm_power.o -Izynqmp_pmufw
TRACE::2021-07-22.01:40:36::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:36::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:36::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmu
TRACE::2021-07-22.01:40:36::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:36::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:36::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_sched.c -o xpfw_mod_sched.o -I
TRACE::2021-07-22.01:40:36::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:37::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:37::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw
TRACE::2021-07-22.01:40:37::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:37::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:37::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node.c -o pm_node.o -Izynqmp_pmufw_b
TRACE::2021-07-22.01:40:37::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:37::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-07-22.01:40:37::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_start.S -o xpfw_start.o -Izynqmp_p
TRACE::2021-07-22.01:40:37::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-07-22.01:40:37::SCWBDomain::mb-gcc -o executable.elf  pm_master.o  xpfw_interrupts.o  xpfw_mod_em.o  xpfw_util.o  xpfw_error_manager.o  xpfw_restart.o  pm_
TRACE::2021-07-22.01:40:37::SCWBDomain::notifier.o  xpfw_mod_legacy.o  pm_requirement.o  pm_node_reset.o  pm_mmio_access.o  xpfw_mod_ultra96.o  pm_config.o  pm_core.o 
TRACE::2021-07-22.01:40:37::SCWBDomain:: xpfw_xpu.o  pm_gic_proxy.o  xpfw_aib.o  xpfw_events.o  xpfw_scheduler.o  pm_slave.o  pm_pinctrl.o  xpfw_mod_pm.o  pm_ddr.o  xp
TRACE::2021-07-22.01:40:37::SCWBDomain::fw_module.o  pm_qspi.o  xpfw_resets.o  pm_sram.o  xpfw_mod_rtc.o  xpfw_rom_interface.o  pm_csudma.o  xpfw_mod_wdt.o  pm_proc.o 
TRACE::2021-07-22.01:40:37::SCWBDomain:: pm_reset.o  pm_callbacks.o  xpfw_mod_stl.o  xpfw_user_startup.o  xpfw_crc.o  xpfw_ipi_manager.o  xpfw_mod_dap.o  xpfw_platform
TRACE::2021-07-22.01:40:37::SCWBDomain::.o  pm_extern.o  pm_system.o  xpfw_core.o  idle_hooks.o  pm_periph.o  xpfw_mod_common.o  pm_pll.o  pm_binding.o  pm_hooks.o  pm
TRACE::2021-07-22.01:40:37::SCWBDomain::_gpp.o  xpfw_mod_rpu.o  pm_usb.o  pm_power.o  xpfw_main.o  xpfw_mod_sched.o  pm_clock.o  pm_node.o  xpfw_start.o  -MMD -MP     
TRACE::2021-07-22.01:40:37::SCWBDomain:: -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-gro
TRACE::2021-07-22.01:40:37::SCWBDomain::up,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgc
TRACE::2021-07-22.01:40:37::SCWBDomain::c,-lc,--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                      
TRACE::2021-07-22.01:40:37::SCWBDomain::                                               -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_pmu_0/lib 
TRACE::2021-07-22.01:40:37::SCWBDomain::-Tlscript.ld

LOG::2021-07-22.01:40:40::SCWSystem::Checking the domain domain_psu_cortexa53_0
LOG::2021-07-22.01:40:40::SCWSystem::Not a boot domain 
LOG::2021-07-22.01:40:40::SCWSystem::Started Processing the domain domain_psu_cortexa53_0
TRACE::2021-07-22.01:40:40::SCWDomain::Generating domain artifcats
TRACE::2021-07-22.01:40:40::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-22.01:40:40::SCWMssOS::Copying the qemu file from  /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/export/ps_block_wrapper/sw/ps_block_wrapper/qemu/
TRACE::2021-07-22.01:40:40::SCWMssOS::Copying the qemu file from  /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/export/ps_block_wrapper/sw/ps_block_wrapper/qemu/
TRACE::2021-07-22.01:40:40::SCWMssOS::Copying the qemu file from  /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/export/ps_block_wrapper/sw/ps_block_wrapper/domain_psu_cortexa53_0/qemu/
TRACE::2021-07-22.01:40:40::SCWMssOS::Copying the qemu file from  /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/export/ps_block_wrapper/sw/ps_block_wrapper/domain_psu_cortexa53_0/qemu/
TRACE::2021-07-22.01:40:40::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-22.01:40:40::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:40:40::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:40:40::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:40:40::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:40:40::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:40:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:40:40::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_1
TRACE::2021-07-22.01:40:40::SCWPlatform::Opened existing hwdb ps_block_wrapper_1
TRACE::2021-07-22.01:40:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:40:40::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-22.01:40:40::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-22.01:40:40::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-22.01:40:40::SCWMssOS::Completed writing the mss file at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp
TRACE::2021-07-22.01:40:40::SCWMssOS::Mss edits present, copying mssfile into export location /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-22.01:40:40::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-22.01:40:40::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-22.01:40:40::SCWDomain::Building the domain as part of full build :  domain_psu_cortexa53_0
TRACE::2021-07-22.01:40:40::SCWMssOS::doing bsp build ... 
TRACE::2021-07-22.01:40:40::SCWMssOS::System Command Ran  cd  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp ; bash -c "make  " 
TRACE::2021-07-22.01:40:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src

TRACE::2021-07-22.01:40:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-07-22.01:40:40::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_2/src

TRACE::2021-07-22.01:40:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-07-22.01:40:40::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_9/src

TRACE::2021-07-22.01:40:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-07-22.01:40:40::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_3/src

TRACE::2021-07-22.01:40:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-07-22.01:40:40::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_8/src

TRACE::2021-07-22.01:40:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-07-22.01:40:40::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_9/src

TRACE::2021-07-22.01:40:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-07-22.01:40:40::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_7/src

TRACE::2021-07-22.01:40:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-07-22.01:40:40::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src

TRACE::2021-07-22.01:40:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-07-22.01:40:40::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_6/src

TRACE::2021-07-22.01:40:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-07-22.01:40:40::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_11/src

TRACE::2021-07-22.01:40:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-07-22.01:40:40::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_6/src

TRACE::2021-07-22.01:40:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-07-22.01:40:40::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_3/src

TRACE::2021-07-22.01:40:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-07-22.01:40:41::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_2/src

TRACE::2021-07-22.01:40:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-07-22.01:40:41::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_9/src

TRACE::2021-07-22.01:40:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-07-22.01:40:41::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_9/src

TRACE::2021-07-22.01:40:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-07-22.01:40:41::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src

TRACE::2021-07-22.01:40:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-07-22.01:40:41::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2021-07-22.01:40:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2021-07-22.01:40:41::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_7/src

TRACE::2021-07-22.01:40:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-07-22.01:40:41::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_2/src

TRACE::2021-07-22.01:40:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-07-22.01:40:41::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/emacps_v3_11/src

TRACE::2021-07-22.01:40:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-07-22.01:40:41::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_11/src

TRACE::2021-07-22.01:40:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-07-22.01:40:41::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:41::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src

TRACE::2021-07-22.01:40:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-07-22.01:40:41::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:41::SCWMssOS::Compiling ddrcpsu

TRACE::2021-07-22.01:40:41::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_2/src

TRACE::2021-07-22.01:40:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-07-22.01:40:41::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:41::SCWMssOS::Compiling standalone ARMv8 64 bit

TRACE::2021-07-22.01:40:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_9/src

TRACE::2021-07-22.01:40:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-07-22.01:40:45::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:45::SCWMssOS::Compiling rtcpsu

TRACE::2021-07-22.01:40:46::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_3/src

TRACE::2021-07-22.01:40:46::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-07-22.01:40:46::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:46::SCWMssOS::Compiling resetps

TRACE::2021-07-22.01:40:46::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_8/src

TRACE::2021-07-22.01:40:46::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-07-22.01:40:46::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:46::SCWMssOS::Compiling axipmon

TRACE::2021-07-22.01:40:47::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_9/src

TRACE::2021-07-22.01:40:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-07-22.01:40:47::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:47::SCWMssOS::Compiling zdma

TRACE::2021-07-22.01:40:48::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_7/src

TRACE::2021-07-22.01:40:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-07-22.01:40:48::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:48::SCWMssOS::Compiling gpiops

TRACE::2021-07-22.01:40:49::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src

TRACE::2021-07-22.01:40:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-07-22.01:40:49::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:49::SCWMssOS::Compiling cpu_cortexa53

TRACE::2021-07-22.01:40:49::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_6/src

TRACE::2021-07-22.01:40:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-07-22.01:40:49::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:49::SCWMssOS::Compiling csudma

TRACE::2021-07-22.01:40:50::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_11/src

TRACE::2021-07-22.01:40:50::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-07-22.01:40:50::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:50::SCWMssOS::Compiling qspipsu

TRACE::2021-07-22.01:40:51::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_6/src

TRACE::2021-07-22.01:40:51::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-07-22.01:40:51::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:51::SCWMssOS::Compiling ipipsu

TRACE::2021-07-22.01:40:52::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_3/src

TRACE::2021-07-22.01:40:52::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-07-22.01:40:52::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:52::SCWMssOS::Compiling wdtps

TRACE::2021-07-22.01:40:52::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_2/src

TRACE::2021-07-22.01:40:52::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-07-22.01:40:52::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:52::SCWMssOS::Compiling clockps

TRACE::2021-07-22.01:40:54::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_9/src

TRACE::2021-07-22.01:40:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-07-22.01:40:54::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:54::SCWMssOS::Compiling sdps

TRACE::2021-07-22.01:40:55::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_9/src

TRACE::2021-07-22.01:40:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-07-22.01:40:55::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:55::SCWMssOS::Compiling uartps

TRACE::2021-07-22.01:40:56::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src

TRACE::2021-07-22.01:40:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-07-22.01:40:56::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:56::SCWMssOS::Compiling sysmonpsu

TRACE::2021-07-22.01:40:57::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2021-07-22.01:40:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2021-07-22.01:40:57::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:57::SCWMssOS::Compiling coresightps_dcc

TRACE::2021-07-22.01:40:57::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_7/src

TRACE::2021-07-22.01:40:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-07-22.01:40:57::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:57::SCWMssOS::Compiling usbpsu

TRACE::2021-07-22.01:40:59::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_2/src

TRACE::2021-07-22.01:40:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-07-22.01:40:59::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:40:59::SCWMssOS::Compiling scugic

TRACE::2021-07-22.01:41:00::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_11/src

TRACE::2021-07-22.01:41:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-07-22.01:41:00::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:41:00::SCWMssOS::Compiling emacps

TRACE::2021-07-22.01:41:02::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_11/src

TRACE::2021-07-22.01:41:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-07-22.01:41:02::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-07-22.01:41:02::SCWMssOS::Compiling ttcps

TRACE::2021-07-22.01:41:03::SCWMssOS::Finished building libraries

TRACE::2021-07-22.01:41:03::SCWMssOS::Copying to export directory.
TRACE::2021-07-22.01:41:03::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-22.01:41:03::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-07-22.01:41:03::SCWSystem::Completed Processing the domain domain_psu_cortexa53_0
LOG::2021-07-22.01:41:03::SCWSystem::Completed Processing the sysconfig ps_block_wrapper
LOG::2021-07-22.01:41:03::SCWPlatform::Completed generating the artifacts for system configuration ps_block_wrapper
TRACE::2021-07-22.01:41:03::SCWPlatform::Started preparing the platform 
TRACE::2021-07-22.01:41:03::SCWSystem::Writing the bif file for system config ps_block_wrapper
TRACE::2021-07-22.01:41:03::SCWSystem::dir created 
TRACE::2021-07-22.01:41:03::SCWSystem::Writing the bif 
TRACE::2021-07-22.01:41:03::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-22.01:41:03::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-22.01:41:03::SCWPlatform::Completed generating the platform
TRACE::2021-07-22.01:41:03::SCWMssOS::Saving the mss changes /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:41:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-22.01:41:03::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-22.01:41:03::SCWMssOS::Commit changes completed.
TRACE::2021-07-22.01:41:03::SCWMssOS::Saving the mss changes /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-22.01:41:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-22.01:41:03::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-22.01:41:03::SCWMssOS::Commit changes completed.
TRACE::2021-07-22.01:41:03::SCWMssOS::Saving the mss changes /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-22.01:41:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-22.01:41:03::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-22.01:41:03::SCWMssOS::Commit changes completed.
TRACE::2021-07-22.01:41:03::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:41:03::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:41:03::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:41:03::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:41:03::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:41:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:41:03::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_1
TRACE::2021-07-22.01:41:03::SCWPlatform::Opened existing hwdb ps_block_wrapper_1
TRACE::2021-07-22.01:41:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:41:03::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:41:03::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-22.01:41:03::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:41:03::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:41:03::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:41:03::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:41:03::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:41:03::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:41:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:41:03::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_1
TRACE::2021-07-22.01:41:03::SCWPlatform::Opened existing hwdb ps_block_wrapper_1
TRACE::2021-07-22.01:41:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:41:03::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-22.01:41:03::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-22.01:41:03::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-22.01:41:03::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:41:03::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:41:03::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:41:03::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:41:03::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:41:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:41:03::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_1
TRACE::2021-07-22.01:41:03::SCWPlatform::Opened existing hwdb ps_block_wrapper_1
TRACE::2021-07-22.01:41:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:41:03::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-22.01:41:03::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-22.01:41:03::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-22.01:41:03::SCWWriter::formatted JSON is {
	"platformName":	"ps_block_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ps_block_wrapper",
	"platHandOff":	"/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/myproj/ps_block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ps_block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ps_block_wrapper",
	"systems":	[{
			"systemName":	"ps_block_wrapper",
			"systemDesc":	"ps_block_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ps_block_wrapper",
			"sysActiveDom":	"domain_psu_cortexa53_0",
			"sysDefaultDom":	"domain_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3a8bee711922352abff2a0cd8f9dd167",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"b20f8e4cead762919e5f39bdeec474ab",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"domain_psu_cortexa53_0",
					"domainDispName":	"domain_psu_cortexa53_0",
					"domainDesc":	"domain_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"749d59f97ece1444a6817694a26bbfa0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-22.01:41:03::SCWPlatform::updated the xpfm file.
TRACE::2021-07-22.01:41:03::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:41:03::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:41:03::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:41:03::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:41:03::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:41:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:41:03::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_1
TRACE::2021-07-22.01:41:03::SCWPlatform::Opened existing hwdb ps_block_wrapper_1
TRACE::2021-07-22.01:41:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:41:03::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-22.01:41:03::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-22.01:41:03::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-22.01:43:25::SCWPlatform::Clearing the existing platform
TRACE::2021-07-22.01:43:25::SCWSystem::Clearing the existing sysconfig
TRACE::2021-07-22.01:43:25::SCWBDomain::clearing the fsbl build
TRACE::2021-07-22.01:43:25::SCWMssOS::Removing the swdes entry for  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:43:25::SCWBDomain::clearing the pmufw build
TRACE::2021-07-22.01:43:25::SCWMssOS::Removing the swdes entry for  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-22.01:43:25::SCWMssOS::Removing the swdes entry for  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-22.01:43:25::SCWSystem::Clearing the domains completed.
TRACE::2021-07-22.01:43:25::SCWPlatform::Clearing the opened hw db.
TRACE::2021-07-22.01:43:25::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:25::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:25::SCWPlatform:: Platform location is /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:43:25::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:43:25::SCWPlatform::Removing the HwDB with name /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:25::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:25::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:25::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:25::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:43:25::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:43:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-07-22.01:43:31::SCWPlatform::Opened new HwDB with name ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWReader::Active system found as  ps_block_wrapper
TRACE::2021-07-22.01:43:31::SCWReader::Handling sysconfig ps_block_wrapper
TRACE::2021-07-22.01:43:31::SCWDomain::checking for install qemu data   : 
TRACE::2021-07-22.01:43:31::SCWDomain:: Using the QEMU Data from install at  : /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-07-22.01:43:31::SCWDomain:: Using the QEMU args  from install at  : /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-07-22.01:43:31::SCWDomain:: Using the PMUQEMU args from install at  : /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:43:31::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Opened existing hwdb ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:43:31::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Opened existing hwdb ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:43:31::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Opened existing hwdb ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:43:31::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:43:31::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Opened existing hwdb ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:43:31::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-07-22.01:43:31::SCWMssOS::No sw design opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWMssOS::mss exists loading the mss file  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWMssOS::Opened the sw design from mss  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWMssOS::Adding the swdes entry /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-07-22.01:43:31::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-22.01:43:31::SCWMssOS::Opened the sw design.  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:43:31::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Opened existing hwdb ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:43:31::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-07-22.01:43:31::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:43:31::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Opened existing hwdb ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:43:31::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-07-22.01:43:31::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:43:31::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Opened existing hwdb ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:43:31::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-07-22.01:43:31::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWMssOS:: library already available in sw design:  xilpm:3.1
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:43:31::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Opened existing hwdb ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:43:31::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-07-22.01:43:31::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:43:31::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Opened existing hwdb ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:43:31::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-07-22.01:43:31::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:43:31::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Opened existing hwdb ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:43:31::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-07-22.01:43:31::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:43:31::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Opened existing hwdb ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:43:31::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-07-22.01:43:31::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:43:31::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Opened existing hwdb ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:43:31::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-07-22.01:43:31::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:43:31::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Opened existing hwdb ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:43:31::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-07-22.01:43:31::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWMssOS::Saving the mss changes /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-22.01:43:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-22.01:43:31::SCWMssOS::Commit changes completed.
TRACE::2021-07-22.01:43:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-07-22.01:43:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:43:31::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Opened existing hwdb ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:43:31::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-07-22.01:43:31::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWReader::No isolation master present  
TRACE::2021-07-22.01:43:31::SCWDomain::checking for install qemu data   : 
TRACE::2021-07-22.01:43:31::SCWDomain:: Using the QEMU Data from install at  : /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-07-22.01:43:31::SCWDomain:: Using the QEMU args  from install at  : /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-07-22.01:43:31::SCWDomain:: Using the PMUQEMU args from install at  : /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:43:31::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Opened existing hwdb ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:43:31::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:43:31::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Opened existing hwdb ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:43:31::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-07-22.01:43:31::SCWMssOS::No sw design opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWMssOS::mss exists loading the mss file  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWMssOS::Opened the sw design from mss  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWMssOS::Adding the swdes entry /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-07-22.01:43:31::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-22.01:43:31::SCWMssOS::Opened the sw design.  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:43:31::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Opened existing hwdb ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:43:31::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-22.01:43:31::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWMssOS:: library already available in sw design:  xilfpga:5.2
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:43:31::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Opened existing hwdb ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:43:31::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-22.01:43:31::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:43:31::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Opened existing hwdb ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:43:31::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-22.01:43:31::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWMssOS:: library already available in sw design:  xilskey:6.9
TRACE::2021-07-22.01:43:31::SCWMssOS::Saving the mss changes /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-22.01:43:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-22.01:43:31::SCWMssOS::Commit changes completed.
TRACE::2021-07-22.01:43:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-07-22.01:43:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:43:31::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Opened existing hwdb ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:43:31::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-22.01:43:31::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWReader::No isolation master present  
TRACE::2021-07-22.01:43:31::SCWDomain::checking for install qemu data   : 
TRACE::2021-07-22.01:43:31::SCWDomain:: Using the QEMU Data from install at  : /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-07-22.01:43:31::SCWDomain:: Using the QEMU args  from install at  : /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-07-22.01:43:31::SCWDomain:: Using the PMUQEMU args from install at  : /home/software/xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:43:31::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Opened existing hwdb ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:43:31::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Opened existing hwdb ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:43:31::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:43:31::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Opened existing hwdb ps_block_wrapper_3
TRACE::2021-07-22.01:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:43:31::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-22.01:43:31::SCWMssOS::No sw design opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWMssOS::mss exists loading the mss file  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWMssOS::Opened the sw design from mss  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-22.01:43:31::SCWMssOS::Adding the swdes entry /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-07-22.01:43:31::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-22.01:43:32::SCWMssOS::Opened the sw design.  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-22.01:43:32::SCWMssOS::Saving the mss changes /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-22.01:43:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-22.01:43:32::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-22.01:43:32::SCWMssOS::Commit changes completed.
TRACE::2021-07-22.01:43:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-07-22.01:43:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-07-22.01:43:32::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:32::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:32::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:32::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:43:32::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:43:32::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_3
TRACE::2021-07-22.01:43:32::SCWPlatform::Opened existing hwdb ps_block_wrapper_3
TRACE::2021-07-22.01:43:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:43:32::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-22.01:43:32::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-22.01:43:32::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-22.01:43:32::SCWReader::No isolation master present  
TRACE::2021-07-22.01:43:32::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:32::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:32::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:32::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:43:32::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:43:32::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_3
TRACE::2021-07-22.01:43:32::SCWPlatform::Opened existing hwdb ps_block_wrapper_3
TRACE::2021-07-22.01:43:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:43:32::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-22.01:43:32::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-22.01:43:32::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-22.01:43:34::SCWMssOS::In reload Mss file.
TRACE::2021-07-22.01:43:34::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:34::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:34::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:34::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:43:34::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:43:34::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_3
TRACE::2021-07-22.01:43:34::SCWPlatform::Opened existing hwdb ps_block_wrapper_3
TRACE::2021-07-22.01:43:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:43:34::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-22.01:43:34::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2021-07-22.01:43:34::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2021-07-22.01:43:34::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2021-07-22.01:43:34::SCWMssOS::Cleared the swdb table entry
TRACE::2021-07-22.01:43:34::SCWMssOS::No sw design opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-22.01:43:34::SCWMssOS::mss exists loading the mss file  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-22.01:43:34::SCWMssOS::Opened the sw design from mss  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-22.01:43:34::SCWMssOS::Adding the swdes entry /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-07-22.01:43:34::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-22.01:43:34::SCWMssOS::Opened the sw design.  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-22.01:43:34::SCWMssOS::Saving the mss changes /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-22.01:43:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-07-22.01:43:34::SCWMssOS::Completed writemss as part of save.
TRACE::2021-07-22.01:43:34::SCWMssOS::Commit changes completed.
TRACE::2021-07-22.01:43:34::SCWPlatform::Trying to open the hw design at /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:34::SCWPlatform::DSA given /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:34::SCWPlatform::DSA absoulate path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:34::SCWPlatform::DSA directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw
TRACE::2021-07-22.01:43:34::SCWPlatform:: Platform Path /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/hw/ps_block_wrapper.xsa
TRACE::2021-07-22.01:43:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-07-22.01:43:34::SCWPlatform::Trying to set the existing hwdb with name ps_block_wrapper_3
TRACE::2021-07-22.01:43:34::SCWPlatform::Opened existing hwdb ps_block_wrapper_3
TRACE::2021-07-22.01:43:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-22.01:43:34::SCWMssOS::Checking the sw design at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-22.01:43:34::SCWMssOS::DEBUG:  swdes dump  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-07-22.01:43:34::SCWMssOS::Sw design exists and opened at  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-07-22.01:43:34::SCWMssOS::Removing the swdes entry for  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/DDR4/ddrTest201/ELM_BringUP_PSDDR/ps_block_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
