/*
 * This file was auto-generated by microzig
 *
 * Target CPU:  ARM Cortex-M33
 * Target Chip: RP2350
 */

ENTRY(microzig_main);

MEMORY
{
  flash0 (rx!w) : ORIGIN = 0x10000000, LENGTH = 0x00400000
  ram0   (rwx) : ORIGIN = 0x20000000, LENGTH = 0x00082000
}

SECTIONS
{

  .vectortable :
  {
     KEEP(*(microzig_flash_start))
  } > flash0

  .bootmeta :
  {
    __bootmeta_start__ = .;
    KEEP (*(.bootmeta))
    __bootmeta_end__ = .;
  } > flash0

  .text :
  {
     *(.text*)
     *(.rodata*)
  } > flash0

  .ARM.extab : {
      *(.ARM.extab* .gnu.linkonce.armextab.*)
  } >flash0

  .ARM.exidx : {
      *(.ARM.exidx* .gnu.linkonce.armexidx.*)
  } >flash0

  .data :
  {
     microzig_data_start = .;
     KEEP(*(.time_critical*))
     *(.data*)
     microzig_data_end = .;
  } > ram0 AT> flash0

  .bss (NOLOAD) :
  {
      microzig_bss_start = .;
      *(.bss*)
      microzig_bss_end = .;
  } > ram0

  .ram_vectors (NOLOAD) :
  {
    KEEP(*(ram_vectors))
  } > ram0

  .flash_end :
  {
    microzig_flash_end = .;
  } > flash0

  microzig_data_load_start = LOADADDR(.data);
}
