============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Wed Mar  8 01:05:29 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(41)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(52)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(62)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(69)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(86)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(101)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(156)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(157)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net key1_dup_3 is useless
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net type/uart_data[7] will be merged to another kept net rx/data_rx[7]
SYN-5055 WARNING: The kept net type/uart_data[6] will be merged to another kept net rx/data_rx[6]
SYN-5055 WARNING: The kept net type/uart_data[5] will be merged to another kept net rx/data_rx[5]
SYN-5055 WARNING: The kept net type/uart_data[4] will be merged to another kept net rx/data_rx[4]
SYN-5055 WARNING: The kept net type/uart_data[3] will be merged to another kept net rx/data_rx[3]
SYN-5055 WARNING: The kept net type/uart_data[2] will be merged to another kept net rx/data_rx[2]
SYN-5055 WARNING: The kept net type/uart_data[1] will be merged to another kept net rx/data_rx[1]
SYN-5055 WARNING: The kept net type/uart_data[0] will be merged to another kept net rx/data_rx[0]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 6 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 504 instances
RUN-0007 : 228 luts, 191 seqs, 38 mslices, 20 lslices, 19 pads, 4 brams, 0 dsps
RUN-1001 : There are total 665 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 434 nets have 2 pins
RUN-1001 : 155 nets have [3 - 5] pins
RUN-1001 : 59 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      5      
RUN-1001 :   No   |  No   |  Yes  |     126     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      9      
RUN-1001 :   Yes  |  No   |  Yes  |     51      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |   5   |     3      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 8
PHY-3001 : Initial placement ...
PHY-3001 : design contains 502 instances, 228 luts, 191 seqs, 58 slices, 8 macros(58 instances: 38 mslices 20 lslices)
PHY-0007 : Cell area utilization is 1%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2493, tnet num: 663, tinst num: 502, tnode num: 3214, tedge num: 4094.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 663 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.159717s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (68.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 183774
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 502.
PHY-3001 : End clustering;  0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 119971, overlap = 18
PHY-3002 : Step(2): len = 77616.3, overlap = 18
PHY-3002 : Step(3): len = 56841.7, overlap = 18
PHY-3002 : Step(4): len = 45703.3, overlap = 18
PHY-3002 : Step(5): len = 35753.7, overlap = 18
PHY-3002 : Step(6): len = 31966.6, overlap = 18
PHY-3002 : Step(7): len = 27807, overlap = 18
PHY-3002 : Step(8): len = 25542.4, overlap = 18
PHY-3002 : Step(9): len = 22555.6, overlap = 18
PHY-3002 : Step(10): len = 21609.8, overlap = 18
PHY-3002 : Step(11): len = 19728.9, overlap = 18
PHY-3002 : Step(12): len = 18951, overlap = 18
PHY-3002 : Step(13): len = 17949.3, overlap = 18
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.2433e-06
PHY-3002 : Step(14): len = 19931.6, overlap = 18
PHY-3002 : Step(15): len = 20443.5, overlap = 18
PHY-3002 : Step(16): len = 20849.7, overlap = 18
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.24866e-05
PHY-3002 : Step(17): len = 22587.9, overlap = 18
PHY-3002 : Step(18): len = 23124.5, overlap = 18
PHY-3002 : Step(19): len = 22377.1, overlap = 18
PHY-3002 : Step(20): len = 21203.3, overlap = 13.5
PHY-3002 : Step(21): len = 21117.9, overlap = 13.5
PHY-3002 : Step(22): len = 21467.2, overlap = 13.5
PHY-3002 : Step(23): len = 21640.1, overlap = 13.5
PHY-3002 : Step(24): len = 21617.5, overlap = 13.5
PHY-3002 : Step(25): len = 20748.8, overlap = 13.5
PHY-3002 : Step(26): len = 20778.9, overlap = 13.5
PHY-3002 : Step(27): len = 21134.5, overlap = 13.5
PHY-3002 : Step(28): len = 21073.1, overlap = 13.5
PHY-3002 : Step(29): len = 19881.9, overlap = 13.5
PHY-3002 : Step(30): len = 19530.8, overlap = 13.5
PHY-3002 : Step(31): len = 20060, overlap = 13.5
PHY-3002 : Step(32): len = 20274.1, overlap = 13.5
PHY-3002 : Step(33): len = 20175.2, overlap = 13.5
PHY-3002 : Step(34): len = 19228.1, overlap = 13.5
PHY-3002 : Step(35): len = 19053.7, overlap = 18
PHY-3002 : Step(36): len = 19385.8, overlap = 13.5
PHY-3002 : Step(37): len = 19371, overlap = 13.5
PHY-3002 : Step(38): len = 19017.6, overlap = 13.5
PHY-3002 : Step(39): len = 19168.9, overlap = 13.5
PHY-3002 : Step(40): len = 18642.5, overlap = 13.5
PHY-3002 : Step(41): len = 17870.1, overlap = 13.5
PHY-3002 : Step(42): len = 17745.6, overlap = 13.75
PHY-3002 : Step(43): len = 17687.6, overlap = 13.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.49732e-05
PHY-3002 : Step(44): len = 18401.3, overlap = 13.75
PHY-3002 : Step(45): len = 18571.6, overlap = 13.75
PHY-3002 : Step(46): len = 18776.6, overlap = 9.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.99464e-05
PHY-3002 : Step(47): len = 18724.8, overlap = 9.5
PHY-3002 : Step(48): len = 18758.1, overlap = 9.5
PHY-3002 : Step(49): len = 19666.7, overlap = 9.5
PHY-3002 : Step(50): len = 19895.7, overlap = 9.75
PHY-3002 : Step(51): len = 19702.9, overlap = 9.75
PHY-3002 : Step(52): len = 19613, overlap = 9.75
PHY-3002 : Step(53): len = 19450.8, overlap = 9.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.98927e-05
PHY-3002 : Step(54): len = 19659.2, overlap = 9.75
PHY-3002 : Step(55): len = 19747, overlap = 9.75
PHY-3002 : Step(56): len = 19837.6, overlap = 9.75
PHY-3002 : Step(57): len = 19823.3, overlap = 9.75
PHY-3002 : Step(58): len = 19811.6, overlap = 9.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000199785
PHY-3002 : Step(59): len = 19893.9, overlap = 9.75
PHY-3002 : Step(60): len = 19929.4, overlap = 9.75
PHY-3002 : Step(61): len = 20012.3, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012140s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 663 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.010855s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(62): len = 20171.5, overlap = 1.3125
PHY-3002 : Step(63): len = 20230.1, overlap = 2.0625
PHY-3002 : Step(64): len = 19133, overlap = 4.28125
PHY-3002 : Step(65): len = 19380.9, overlap = 4.53125
PHY-3002 : Step(66): len = 18661, overlap = 2.5
PHY-3002 : Step(67): len = 18806.3, overlap = 1.0625
PHY-3002 : Step(68): len = 18432.8, overlap = 3.125
PHY-3002 : Step(69): len = 18094, overlap = 5.0625
PHY-3002 : Step(70): len = 17808.6, overlap = 5.0625
PHY-3002 : Step(71): len = 18195.6, overlap = 4
PHY-3002 : Step(72): len = 17702.4, overlap = 2
PHY-3002 : Step(73): len = 17102, overlap = 1.375
PHY-3002 : Step(74): len = 17188, overlap = 1.4375
PHY-3002 : Step(75): len = 17276.3, overlap = 0.75
PHY-3002 : Step(76): len = 16982.7, overlap = 1
PHY-3002 : Step(77): len = 16869.3, overlap = 1.625
PHY-3002 : Step(78): len = 16758.5, overlap = 2.6875
PHY-3002 : Step(79): len = 16757.9, overlap = 3.375
PHY-3002 : Step(80): len = 16418.1, overlap = 4.5
PHY-3002 : Step(81): len = 16271.4, overlap = 5.9375
PHY-3002 : Step(82): len = 16133.9, overlap = 5.75
PHY-3002 : Step(83): len = 16152.6, overlap = 5.75
PHY-3002 : Step(84): len = 15817.3, overlap = 5.3125
PHY-3002 : Step(85): len = 15831.4, overlap = 4.96875
PHY-3002 : Step(86): len = 15858.1, overlap = 5.3125
PHY-3002 : Step(87): len = 15720.5, overlap = 4.96875
PHY-3002 : Step(88): len = 15683.5, overlap = 4
PHY-3002 : Step(89): len = 15372.5, overlap = 2.5
PHY-3002 : Step(90): len = 15140.8, overlap = 3.40625
PHY-3002 : Step(91): len = 15183.7, overlap = 3.5
PHY-3002 : Step(92): len = 15208.3, overlap = 3.5
PHY-3002 : Step(93): len = 15195.9, overlap = 4.03125
PHY-3002 : Step(94): len = 15245.8, overlap = 3.84375
PHY-3002 : Step(95): len = 15307.8, overlap = 4.15625
PHY-3002 : Step(96): len = 15235.8, overlap = 4.5
PHY-3002 : Step(97): len = 15166.3, overlap = 4.4375
PHY-3002 : Step(98): len = 15073.4, overlap = 4.4375
PHY-3002 : Step(99): len = 15081.9, overlap = 4.4375
PHY-3002 : Step(100): len = 15000.8, overlap = 5.40625
PHY-3002 : Step(101): len = 15018.9, overlap = 5.40625
PHY-3002 : Step(102): len = 15073, overlap = 6.375
PHY-3002 : Step(103): len = 15093.3, overlap = 6.375
PHY-3002 : Step(104): len = 15023.4, overlap = 6.375
PHY-3002 : Step(105): len = 15091.3, overlap = 6.71875
PHY-3002 : Step(106): len = 15091.3, overlap = 6.71875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 663 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.011179s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.31024e-05
PHY-3002 : Step(107): len = 15722.6, overlap = 19.0312
PHY-3002 : Step(108): len = 15722.6, overlap = 19.0312
PHY-3002 : Step(109): len = 15528.8, overlap = 16.0312
PHY-3002 : Step(110): len = 15528.8, overlap = 16.0312
PHY-3002 : Step(111): len = 15436.5, overlap = 12.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000126205
PHY-3002 : Step(112): len = 15643.1, overlap = 11.375
PHY-3002 : Step(113): len = 15643.1, overlap = 11.375
PHY-3002 : Step(114): len = 15455, overlap = 12.4062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00025241
PHY-3002 : Step(115): len = 15620, overlap = 12.1562
PHY-3002 : Step(116): len = 15652.9, overlap = 11.6562
PHY-3002 : Step(117): len = 15693.6, overlap = 11.625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2493, tnet num: 663, tinst num: 502, tnode num: 3214, tedge num: 4094.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 32.78 peak overflow 2.59
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/665.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 16336, over cnt = 46(0%), over = 263, worst = 24
PHY-1001 : End global iterations;  0.038644s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 26.88, top5 = 9.04, top10 = 4.88, top15 = 3.26.
PHY-1001 : End incremental global routing;  0.097544s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (32.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 663 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.013628s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (114.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.120364s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (38.9%)

OPT-1001 : Current memory(MB): used = 176, reserve = 146, peak = 176.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 346/665.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 16336, over cnt = 46(0%), over = 263, worst = 24
PHY-1002 : len = 18776, over cnt = 33(0%), over = 61, worst = 12
PHY-1002 : len = 18992, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 19136, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 19232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.066897s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (70.1%)

PHY-1001 : Congestion index: top1 = 24.33, top5 = 9.56, top10 = 5.25, top15 = 3.50.
OPT-1001 : End congestion update;  0.117746s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (79.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 663 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.010986s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (142.2%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.128919s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (84.8%)

OPT-1001 : Current memory(MB): used = 176, reserve = 147, peak = 176.
OPT-1001 : End physical optimization;  0.397244s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (70.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 228 LUT to BLE ...
SYN-4008 : Packed 228 LUT and 123 SEQ to BLE.
SYN-4003 : Packing 68 remaining SEQ's ...
SYN-4005 : Packed 43 SEQ with LUT/SLICE
SYN-4006 : 70 single LUT's are left
SYN-4006 : 25 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 253/450 primitive instances ...
PHY-3001 : End packing;  0.018212s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.8%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 220 instances
RUN-1001 : 96 mslices, 97 lslices, 19 pads, 4 brams, 0 dsps
RUN-1001 : There are total 542 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 310 nets have 2 pins
RUN-1001 : 154 nets have [3 - 5] pins
RUN-1001 : 61 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 218 instances, 193 slices, 8 macros(58 instances: 38 mslices 20 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 15584.8, Over = 14.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2080, tnet num: 540, tinst num: 218, tnode num: 2626, tedge num: 3590.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 540 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.160512s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.57846e-05
PHY-3002 : Step(118): len = 15445.6, overlap = 13.75
PHY-3002 : Step(119): len = 15445.6, overlap = 13.75
PHY-3002 : Step(120): len = 15317, overlap = 14
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.15692e-05
PHY-3002 : Step(121): len = 15561.4, overlap = 14
PHY-3002 : Step(122): len = 15597.9, overlap = 14
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000143138
PHY-3002 : Step(123): len = 15810.1, overlap = 12.5
PHY-3002 : Step(124): len = 15865.5, overlap = 12.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.093843s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (16.7%)

PHY-3001 : Trial Legalized: Len = 21221.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 540 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.008318s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(125): len = 17703.7, overlap = 3.25
PHY-3002 : Step(126): len = 16702.7, overlap = 5.75
PHY-3002 : Step(127): len = 16221.5, overlap = 5.25
PHY-3002 : Step(128): len = 16222.8, overlap = 5
PHY-3002 : Step(129): len = 16207.5, overlap = 5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000131427
PHY-3002 : Step(130): len = 16076.9, overlap = 5.25
PHY-3002 : Step(131): len = 16106.9, overlap = 5.25
PHY-3002 : Step(132): len = 16137.5, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000262855
PHY-3002 : Step(133): len = 16083.1, overlap = 5.5
PHY-3002 : Step(134): len = 16083.1, overlap = 5.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004907s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 18895.8, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.003241s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 19017.8, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2080, tnet num: 540, tinst num: 218, tnode num: 2626, tedge num: 3590.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 20/542.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 21104, over cnt = 54(0%), over = 84, worst = 5
PHY-1002 : len = 21392, over cnt = 24(0%), over = 31, worst = 3
PHY-1002 : len = 21736, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 21784, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 21784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.083395s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (56.2%)

PHY-1001 : Congestion index: top1 = 23.23, top5 = 11.67, top10 = 6.53, top15 = 4.36.
PHY-1001 : End incremental global routing;  0.137914s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (68.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 540 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.012853s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.159331s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (68.6%)

OPT-1001 : Current memory(MB): used = 179, reserve = 149, peak = 180.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 443/542.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 21784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005103s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 23.23, top5 = 11.67, top10 = 6.53, top15 = 4.36.
OPT-1001 : End congestion update;  0.058512s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (106.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 540 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.009096s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.067707s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (92.3%)

OPT-1001 : Current memory(MB): used = 179, reserve = 150, peak = 180.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 540 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.008187s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (190.9%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 443/542.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 21784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005326s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (293.4%)

PHY-1001 : Congestion index: top1 = 23.23, top5 = 11.67, top10 = 6.53, top15 = 4.36.
PHY-1001 : End incremental global routing;  0.058836s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (79.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 540 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.012166s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (128.4%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 443/542.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 21784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004672s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (334.5%)

PHY-1001 : Congestion index: top1 = 23.23, top5 = 11.67, top10 = 6.53, top15 = 4.36.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 540 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.009892s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (158.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 22.793103
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.539259s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (92.7%)

RUN-1003 : finish command "place" in  5.451021s wall, 1.750000s user + 0.640625s system = 2.390625s CPU (43.9%)

RUN-1004 : used memory is 168 MB, reserved memory is 139 MB, peak memory is 180 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 220 instances
RUN-1001 : 96 mslices, 97 lslices, 19 pads, 4 brams, 0 dsps
RUN-1001 : There are total 542 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 310 nets have 2 pins
RUN-1001 : 154 nets have [3 - 5] pins
RUN-1001 : 61 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 2080, tnet num: 540, tinst num: 218, tnode num: 2626, tedge num: 3590.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 96 mslices, 97 lslices, 19 pads, 4 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 540 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 20880, over cnt = 55(0%), over = 87, worst = 4
PHY-1002 : len = 21320, over cnt = 18(0%), over = 19, worst = 2
PHY-1002 : len = 21576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.071667s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (43.6%)

PHY-1001 : Congestion index: top1 = 23.38, top5 = 11.70, top10 = 6.46, top15 = 4.31.
PHY-1001 : End global routing;  0.125410s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (62.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 201, reserve = 172, peak = 215.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 467, reserve = 442, peak = 467.
PHY-1001 : End build detailed router design. 3.943696s wall, 3.859375s user + 0.031250s system = 3.890625s CPU (98.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 9840, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.591402s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (97.8%)

PHY-1001 : Current memory(MB): used = 496, reserve = 472, peak = 496.
PHY-1001 : End phase 1; 0.602579s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (101.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 12% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Patch 267 net; 0.283944s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (93.5%)

PHY-1022 : len = 53488, over cnt = 16(0%), over = 16, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 496, reserve = 472, peak = 496.
PHY-1001 : End initial routed; 0.747179s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (102.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/470(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.173369s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (108.2%)

PHY-1001 : Current memory(MB): used = 497, reserve = 473, peak = 497.
PHY-1001 : End phase 2; 0.920635s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (103.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 53488, over cnt = 16(0%), over = 16, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.006591s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 53544, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.027764s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 53608, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.020347s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 53656, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.017950s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/470(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.173678s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (117.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 4 feed throughs used by 4 nets
PHY-1001 : End commit to database; 0.064307s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (97.2%)

PHY-1001 : Current memory(MB): used = 508, reserve = 484, peak = 508.
PHY-1001 : End phase 3; 0.440786s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (81.5%)

PHY-1003 : Routed, final wirelength = 53656
PHY-1001 : Current memory(MB): used = 508, reserve = 484, peak = 508.
PHY-1001 : End export database. 0.011815s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  6.169532s wall, 6.015625s user + 0.062500s system = 6.078125s CPU (98.5%)

RUN-1003 : finish command "route" in  6.522239s wall, 6.296875s user + 0.093750s system = 6.390625s CPU (98.0%)

RUN-1004 : used memory is 456 MB, reserved memory is 432 MB, peak memory is 508 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      346   out of  19600    1.77%
#reg                      212   out of  19600    1.08%
#le                       371
  #lut only               159   out of    371   42.86%
  #reg only                25   out of    371    6.74%
  #lut&reg                187   out of    371   50.40%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       19   out of     66   28.79%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet       Type               DriverType         Driver                Fanout
#1        clk_dup_3      GCLK               io                 clk_syn_4.di          132
#2        adc/clk_adc    GCLK               mslice             rx/reg6_syn_126.q0    4


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P30        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------+
|Instance       |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------+
|top            |top            |371    |288     |58      |212     |4       |0       |
|  adc          |adc_ctrl       |18     |10      |0       |18      |0       |0       |
|  fifo_list    |fifo_ctrl      |112    |73      |36      |54      |4       |0       |
|    fifo_list  |fifo           |100    |61      |36      |44      |4       |0       |
|      ram_inst |ram_infer_fifo |0      |0       |0       |0       |4       |0       |
|  rx           |uart_rx        |61     |55      |6       |37      |0       |0       |
|  tx           |uart_tx        |64     |42      |8       |38      |0       |0       |
|  type         |type_choice    |116    |108     |8       |65      |0       |0       |
+------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       291   
    #2          2        90   
    #3          3        35   
    #4          4        28   
    #5        5-10       63   
    #6        11-50      10   
    #7       101-500     1    
  Average     2.67            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 218
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 542, pip num: 4401
BIT-1002 : Init feedthrough completely, num: 4
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 600 valid insts, and 12568 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011000000000000000000000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  1.456655s wall, 5.078125s user + 0.031250s system = 5.109375s CPU (350.8%)

RUN-1004 : used memory is 469 MB, reserved memory is 446 MB, peak memory is 652 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230308_010529.log"
