// Seed: 1893494437
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  wire id_8;
  tri1 id_9 = 1;
  wire id_10;
endmodule
module module_1 (
    output logic id_0,
    input supply0 id_1,
    input wor id_2,
    input wor id_3,
    output wire id_4
);
  assign id_4 = 1;
  wire id_6;
  always @(posedge 1) begin
    id_0 <= 1 - id_2;
  end
  wire id_7;
  module_0(
      id_7, id_6, id_7, id_6, id_6, id_6, id_6
  );
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
