
LoRaWAN_DEMO_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0001d2ec  00000000  00000000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0001d2ec  0001d2ec  0002d2ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000a80  20000000  0001d2f4  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .lpram        00000000  30000000  30000000  00030a80  2**0
                  CONTENTS
  4 .bss          00001350  20000a80  0001dd78  00030a80  2**3
                  ALLOC
  5 .stack        00002000  20001dd0  0001f0c8  00030a80  2**0
                  ALLOC
  6 .ARM.attributes 00000028  00000000  00000000  00030a80  2**0
                  CONTENTS, READONLY
  7 .comment      0000008c  00000000  00000000  00030aa8  2**0
                  CONTENTS, READONLY
  8 .debug_info   0007fd6a  00000000  00000000  00030b34  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000c5b2  00000000  00000000  000b089e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00017f6b  00000000  00000000  000bce50  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000014d0  00000000  00000000  000d4dbb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001ce8  00000000  00000000  000d628b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0002fb0b  00000000  00000000  000d7f73  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000302f9  00000000  00000000  00107a7e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000b1154  00000000  00000000  00137d77  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00004b6c  00000000  00000000  001e8ecc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	d0 3d 00 20 f1 2d 00 00 ed 2d 00 00 ed 2d 00 00     .=. .-...-...-..
	...
      2c:	ed 2d 00 00 00 00 00 00 00 00 00 00 ed 2d 00 00     .-...........-..
      3c:	ed 2d 00 00 ed 2d 00 00 ed 2d 00 00 85 11 00 00     .-...-...-......
      4c:	69 09 00 00 ed 2d 00 00 ed 2d 00 00 ed 2d 00 00     i....-...-...-..
      5c:	ed 2d 00 00 11 16 00 00 21 16 00 00 31 16 00 00     .-......!...1...
      6c:	41 16 00 00 51 16 00 00 61 16 00 00 ed 2d 00 00     A...Q...a....-..
      7c:	ed 2d 00 00 ed 2d 00 00 a9 29 00 00 b9 29 00 00     .-...-...)...)..
      8c:	c9 29 00 00 d9 29 00 00 e9 29 00 00 b5 06 00 00     .)...)...)......
      9c:	ed 2d 00 00 ed 2d 00 00 ed 2d 00 00 ed 2d 00 00     .-...-...-...-..
      ac:	ed 2d 00 00 00 00 00 00                             .-......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000a80 	.word	0x20000a80
      d4:	00000000 	.word	0x00000000
      d8:	0001d2f4 	.word	0x0001d2f4

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000a84 	.word	0x20000a84
     108:	0001d2f4 	.word	0x0001d2f4
     10c:	0001d2f4 	.word	0x0001d2f4
     110:	00000000 	.word	0x00000000

00000114 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     114:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     116:	2000      	movs	r0, #0
     118:	4b08      	ldr	r3, [pc, #32]	; (13c <delay_init+0x28>)
     11a:	4798      	blx	r3
     11c:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     11e:	4c08      	ldr	r4, [pc, #32]	; (140 <delay_init+0x2c>)
     120:	21fa      	movs	r1, #250	; 0xfa
     122:	0089      	lsls	r1, r1, #2
     124:	47a0      	blx	r4
     126:	4b07      	ldr	r3, [pc, #28]	; (144 <delay_init+0x30>)
     128:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     12a:	4907      	ldr	r1, [pc, #28]	; (148 <delay_init+0x34>)
     12c:	0028      	movs	r0, r5
     12e:	47a0      	blx	r4
     130:	4b06      	ldr	r3, [pc, #24]	; (14c <delay_init+0x38>)
     132:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     134:	2205      	movs	r2, #5
     136:	4b06      	ldr	r3, [pc, #24]	; (150 <delay_init+0x3c>)
     138:	601a      	str	r2, [r3, #0]
}
     13a:	bd70      	pop	{r4, r5, r6, pc}
     13c:	000026d9 	.word	0x000026d9
     140:	00011859 	.word	0x00011859
     144:	20000000 	.word	0x20000000
     148:	000f4240 	.word	0x000f4240
     14c:	20000004 	.word	0x20000004
     150:	e000e010 	.word	0xe000e010

00000154 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     154:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     156:	4b08      	ldr	r3, [pc, #32]	; (178 <delay_cycles_us+0x24>)
     158:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     15a:	4a08      	ldr	r2, [pc, #32]	; (17c <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     15c:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     15e:	2180      	movs	r1, #128	; 0x80
     160:	0249      	lsls	r1, r1, #9
	while (n--) {
     162:	3801      	subs	r0, #1
     164:	d307      	bcc.n	176 <delay_cycles_us+0x22>
	if (n > 0) {
     166:	2c00      	cmp	r4, #0
     168:	d0fb      	beq.n	162 <delay_cycles_us+0xe>
		SysTick->LOAD = n;
     16a:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     16c:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     16e:	6813      	ldr	r3, [r2, #0]
     170:	420b      	tst	r3, r1
     172:	d0fc      	beq.n	16e <delay_cycles_us+0x1a>
     174:	e7f5      	b.n	162 <delay_cycles_us+0xe>
	}
}
     176:	bd30      	pop	{r4, r5, pc}
     178:	20000004 	.word	0x20000004
     17c:	e000e010 	.word	0xe000e010

00000180 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     180:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     182:	4b08      	ldr	r3, [pc, #32]	; (1a4 <delay_cycles_ms+0x24>)
     184:	681c      	ldr	r4, [r3, #0]
		SysTick->LOAD = n;
     186:	4a08      	ldr	r2, [pc, #32]	; (1a8 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     188:	2500      	movs	r5, #0
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     18a:	2180      	movs	r1, #128	; 0x80
     18c:	0249      	lsls	r1, r1, #9
	while (n--) {
     18e:	3801      	subs	r0, #1
     190:	d307      	bcc.n	1a2 <delay_cycles_ms+0x22>
	if (n > 0) {
     192:	2c00      	cmp	r4, #0
     194:	d0fb      	beq.n	18e <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
     196:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     198:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     19a:	6813      	ldr	r3, [r2, #0]
     19c:	420b      	tst	r3, r1
     19e:	d0fc      	beq.n	19a <delay_cycles_ms+0x1a>
     1a0:	e7f5      	b.n	18e <delay_cycles_ms+0xe>
	}
}
     1a2:	bd30      	pop	{r4, r5, pc}
     1a4:	20000000 	.word	0x20000000
     1a8:	e000e010 	.word	0xe000e010

000001ac <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     1ac:	4b0c      	ldr	r3, [pc, #48]	; (1e0 <cpu_irq_enter_critical+0x34>)
     1ae:	681b      	ldr	r3, [r3, #0]
     1b0:	2b00      	cmp	r3, #0
     1b2:	d106      	bne.n	1c2 <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     1b4:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     1b8:	2b00      	cmp	r3, #0
     1ba:	d007      	beq.n	1cc <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     1bc:	2200      	movs	r2, #0
     1be:	4b09      	ldr	r3, [pc, #36]	; (1e4 <cpu_irq_enter_critical+0x38>)
     1c0:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     1c2:	4a07      	ldr	r2, [pc, #28]	; (1e0 <cpu_irq_enter_critical+0x34>)
     1c4:	6813      	ldr	r3, [r2, #0]
     1c6:	3301      	adds	r3, #1
     1c8:	6013      	str	r3, [r2, #0]
}
     1ca:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     1cc:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     1ce:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     1d2:	2200      	movs	r2, #0
     1d4:	4b04      	ldr	r3, [pc, #16]	; (1e8 <cpu_irq_enter_critical+0x3c>)
     1d6:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     1d8:	3201      	adds	r2, #1
     1da:	4b02      	ldr	r3, [pc, #8]	; (1e4 <cpu_irq_enter_critical+0x38>)
     1dc:	701a      	strb	r2, [r3, #0]
     1de:	e7f0      	b.n	1c2 <cpu_irq_enter_critical+0x16>
     1e0:	20000a9c 	.word	0x20000a9c
     1e4:	20000aa0 	.word	0x20000aa0
     1e8:	20000008 	.word	0x20000008

000001ec <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     1ec:	4b08      	ldr	r3, [pc, #32]	; (210 <cpu_irq_leave_critical+0x24>)
     1ee:	681a      	ldr	r2, [r3, #0]
     1f0:	3a01      	subs	r2, #1
     1f2:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     1f4:	681b      	ldr	r3, [r3, #0]
     1f6:	2b00      	cmp	r3, #0
     1f8:	d109      	bne.n	20e <cpu_irq_leave_critical+0x22>
     1fa:	4b06      	ldr	r3, [pc, #24]	; (214 <cpu_irq_leave_critical+0x28>)
     1fc:	781b      	ldrb	r3, [r3, #0]
     1fe:	2b00      	cmp	r3, #0
     200:	d005      	beq.n	20e <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     202:	2201      	movs	r2, #1
     204:	4b04      	ldr	r3, [pc, #16]	; (218 <cpu_irq_leave_critical+0x2c>)
     206:	701a      	strb	r2, [r3, #0]
     208:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     20c:	b662      	cpsie	i
	}
}
     20e:	4770      	bx	lr
     210:	20000a9c 	.word	0x20000a9c
     214:	20000aa0 	.word	0x20000aa0
     218:	20000008 	.word	0x20000008

0000021c <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
     21c:	b5f0      	push	{r4, r5, r6, r7, lr}
     21e:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     220:	ac01      	add	r4, sp, #4
     222:	2501      	movs	r5, #1
     224:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     226:	2300      	movs	r3, #0
     228:	70a3      	strb	r3, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     22a:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     22c:	0021      	movs	r1, r4
     22e:	2013      	movs	r0, #19
     230:	4e11      	ldr	r6, [pc, #68]	; (278 <system_board_init+0x5c>)
     232:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     234:	4f11      	ldr	r7, [pc, #68]	; (27c <system_board_init+0x60>)
     236:	2380      	movs	r3, #128	; 0x80
     238:	031b      	lsls	r3, r3, #12
     23a:	61bb      	str	r3, [r7, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);
	
	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     23c:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_1_PIN, &pin_conf);
     23e:	0021      	movs	r1, r4
     240:	2012      	movs	r0, #18
     242:	47b0      	blx	r6
     244:	2380      	movs	r3, #128	; 0x80
     246:	02db      	lsls	r3, r3, #11
     248:	61bb      	str	r3, [r7, #24]
	port_pin_set_output_level(LED_1_PIN, LED_1_INACTIVE);
#ifdef RFSWITCH_ENABLE
	/* Configure RFSWITCH as output */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     24a:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(RF_SWITCH_PIN, &pin_conf);
     24c:	0021      	movs	r1, r4
     24e:	200d      	movs	r0, #13
     250:	47b0      	blx	r6
	} else {
		port_base->OUTCLR.reg = pin_mask;
     252:	2380      	movs	r3, #128	; 0x80
     254:	019b      	lsls	r3, r3, #6
     256:	617b      	str	r3, [r7, #20]
	port_pin_set_output_level(RF_SWITCH_PIN, RF_SWITCH_INACTIVE);	
#endif

#ifdef TCXO_ENABLE
	/* Configure TXPO PWR as output */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     258:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(TCXO_PWR_PIN, &pin_conf);
     25a:	0021      	movs	r1, r4
     25c:	2023      	movs	r0, #35	; 0x23
     25e:	47b0      	blx	r6
     260:	2208      	movs	r2, #8
     262:	4b07      	ldr	r3, [pc, #28]	; (280 <system_board_init+0x64>)
     264:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(TCXO_PWR_PIN, TCXO_PWR_INACTIVE);
#endif
	/* Configure RFSWITCH SKY13373 PWR as output */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     266:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(RFSW_PWR_PIN, &pin_conf);
     268:	0021      	movs	r1, r4
     26a:	201c      	movs	r0, #28
     26c:	47b0      	blx	r6
     26e:	2380      	movs	r3, #128	; 0x80
     270:	055b      	lsls	r3, r3, #21
     272:	617b      	str	r3, [r7, #20]
	port_pin_set_output_level(RFSW_PWR_PIN, RFSW_PWR_INACTIVE);
		
}
     274:	b003      	add	sp, #12
     276:	bdf0      	pop	{r4, r5, r6, r7, pc}
     278:	00000e79 	.word	0x00000e79
     27c:	40002800 	.word	0x40002800
     280:	40002880 	.word	0x40002880

00000284 <_adc_get_inst_index>:
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
     284:	2000      	movs	r0, #0
     286:	4770      	bx	lr

00000288 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
     288:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
     28a:	2300      	movs	r3, #0
     28c:	2200      	movs	r2, #0
     28e:	7003      	strb	r3, [r0, #0]
	config->reference                     = ADC_REFERENCE_INTREF;
     290:	7043      	strb	r3, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV2;
     292:	7083      	strb	r3, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
     294:	70c3      	strb	r3, [r0, #3]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
     296:	2100      	movs	r1, #0
     298:	8303      	strh	r3, [r0, #24]
	config->window.window_upper_value     = 0;
     29a:	6203      	str	r3, [r0, #32]
	config->window.window_lower_value     = 0;
     29c:	61c3      	str	r3, [r0, #28]
#if SAMR30 || SAMR34 || SAMR35
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6;
     29e:	2406      	movs	r4, #6
     2a0:	7104      	strb	r4, [r0, #4]
#else
	config->positive_input                = ADC_POSITIVE_INPUT_PIN1;
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND;
     2a2:	24c0      	movs	r4, #192	; 0xc0
     2a4:	0164      	lsls	r4, r4, #5
     2a6:	80c4      	strh	r4, [r0, #6]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
     2a8:	7201      	strb	r1, [r0, #8]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
     2aa:	7242      	strb	r2, [r0, #9]
	config->left_adjust                   = false;
     2ac:	7282      	strb	r2, [r0, #10]
	config->differential_mode             = false;
     2ae:	72c2      	strb	r2, [r0, #11]
	config->freerunning                   = false;
     2b0:	7302      	strb	r2, [r0, #12]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     2b2:	242a      	movs	r4, #42	; 0x2a
     2b4:	5502      	strb	r2, [r0, r4]
	config->run_in_standby                = false;
     2b6:	7342      	strb	r2, [r0, #13]
	config->on_demand                     = false;
     2b8:	7382      	strb	r2, [r0, #14]
	config->sampling_time_compensation_enable  = false;
     2ba:	73c2      	strb	r2, [r0, #15]
	config->positive_input_sequence_mask_enable = 0;
     2bc:	6103      	str	r3, [r0, #16]
	config->reference_compensation_enable = false;
     2be:	7502      	strb	r2, [r0, #20]
	config->correction.correction_enable  = false;
     2c0:	3c06      	subs	r4, #6
     2c2:	5502      	strb	r2, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
     2c4:	84c3      	strh	r3, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
     2c6:	8503      	strh	r3, [r0, #40]	; 0x28
	config->sample_length                 = 0;
     2c8:	7541      	strb	r1, [r0, #21]
}
     2ca:	bd10      	pop	{r4, pc}

000002cc <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
     2cc:	b5f0      	push	{r4, r5, r6, r7, lr}
     2ce:	46ce      	mov	lr, r9
     2d0:	b500      	push	{lr}
     2d2:	b098      	sub	sp, #96	; 0x60
     2d4:	0005      	movs	r5, r0
     2d6:	000c      	movs	r4, r1
     2d8:	0016      	movs	r6, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Temporary variable to hold ADC instance number */
	uint8_t instance = _adc_get_inst_index(hw);
     2da:	0008      	movs	r0, r1
     2dc:	4bb2      	ldr	r3, [pc, #712]	; (5a8 <adc_init+0x2dc>)
     2de:	4798      	blx	r3

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
     2e0:	602c      	str	r4, [r5, #0]

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
			break;
		case SYSTEM_CLOCK_APB_APBD:
			MCLK->APBDMASK.reg |= mask;
     2e2:	4ab2      	ldr	r2, [pc, #712]	; (5ac <adc_init+0x2e0>)
     2e4:	6a13      	ldr	r3, [r2, #32]
     2e6:	2108      	movs	r1, #8
     2e8:	430b      	orrs	r3, r1
     2ea:	6213      	str	r3, [r2, #32]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, MCLK_APBDMASK_ADC);
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, _adc_apbcmasks[instance]);
#endif

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     2ec:	7822      	ldrb	r2, [r4, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     2ee:	2305      	movs	r3, #5
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     2f0:	07d2      	lsls	r2, r2, #31
     2f2:	d504      	bpl.n	2fe <adc_init+0x32>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(instance, module_inst, config);
}
     2f4:	0018      	movs	r0, r3
     2f6:	b018      	add	sp, #96	; 0x60
     2f8:	bc04      	pop	{r2}
     2fa:	4691      	mov	r9, r2
     2fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     2fe:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
     300:	8c13      	ldrh	r3, [r2, #32]
     302:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     304:	2b00      	cmp	r3, #0
     306:	d1fb      	bne.n	300 <adc_init+0x34>
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     308:	7822      	ldrb	r2, [r4, #0]
		return STATUS_ERR_DENIED;
     30a:	331c      	adds	r3, #28
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     30c:	0792      	lsls	r2, r2, #30
     30e:	d4f1      	bmi.n	2f4 <adc_init+0x28>
	module_inst->reference = config->reference;
     310:	7873      	ldrb	r3, [r6, #1]
     312:	712b      	strb	r3, [r5, #4]
	if (module_inst->reference == ADC_REFERENCE_INTREF) {
     314:	2b00      	cmp	r3, #0
     316:	d104      	bne.n	322 <adc_init+0x56>
	switch (vref) {
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SUPC->VREF.reg |= SUPC_VREF_TSEN;
			break;
		case SYSTEM_VOLTAGE_REFERENCE_OUTPUT:
			SUPC->VREF.reg |= SUPC_VREF_VREFOE;
     318:	4aa5      	ldr	r2, [pc, #660]	; (5b0 <adc_init+0x2e4>)
     31a:	69d3      	ldr	r3, [r2, #28]
     31c:	2104      	movs	r1, #4
     31e:	430b      	orrs	r3, r1
     320:	61d3      	str	r3, [r2, #28]
		module_inst->callback[i] = NULL;
     322:	2300      	movs	r3, #0
     324:	60ab      	str	r3, [r5, #8]
     326:	60eb      	str	r3, [r5, #12]
     328:	612b      	str	r3, [r5, #16]
	module_inst->registered_callback_mask = 0;
     32a:	76ab      	strb	r3, [r5, #26]
	module_inst->enabled_callback_mask = 0;
     32c:	76eb      	strb	r3, [r5, #27]
	module_inst->remaining_conversions = 0;
     32e:	832b      	strh	r3, [r5, #24]
	module_inst->job_status = STATUS_OK;
     330:	772b      	strb	r3, [r5, #28]
	_adc_instances[instance] = module_inst;
     332:	0080      	lsls	r0, r0, #2
     334:	4b9f      	ldr	r3, [pc, #636]	; (5b4 <adc_init+0x2e8>)
     336:	50c5      	str	r5, [r0, r3]
	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
     338:	232a      	movs	r3, #42	; 0x2a
     33a:	5cf3      	ldrb	r3, [r6, r3]
     33c:	2b00      	cmp	r3, #0
     33e:	d105      	bne.n	34c <adc_init+0x80>
     340:	7b33      	ldrb	r3, [r6, #12]
     342:	2b00      	cmp	r3, #0
     344:	d102      	bne.n	34c <adc_init+0x80>
		module_inst->software_trigger = true;
     346:	3301      	adds	r3, #1
     348:	776b      	strb	r3, [r5, #29]
     34a:	e001      	b.n	350 <adc_init+0x84>
		module_inst->software_trigger = false;
     34c:	2300      	movs	r3, #0
     34e:	776b      	strb	r3, [r5, #29]
	Adc *const adc_module = module_inst->hw;
     350:	682f      	ldr	r7, [r5, #0]
	gclk_chan_conf.source_generator = config->clock_source;
     352:	7833      	ldrb	r3, [r6, #0]
     354:	466a      	mov	r2, sp
     356:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(_adc_gclk_ids[index], &gclk_chan_conf);
     358:	4669      	mov	r1, sp
     35a:	201e      	movs	r0, #30
     35c:	4b96      	ldr	r3, [pc, #600]	; (5b8 <adc_init+0x2ec>)
     35e:	4798      	blx	r3
	system_gclk_chan_enable(_adc_gclk_ids[index]);
     360:	201e      	movs	r0, #30
     362:	4b96      	ldr	r3, [pc, #600]	; (5bc <adc_init+0x2f0>)
     364:	4798      	blx	r3
	_adc_configure_ain_pin(index, config->positive_input);
     366:	7934      	ldrb	r4, [r6, #4]
	const uint32_t pinmapping[] = {
     368:	2258      	movs	r2, #88	; 0x58
     36a:	4995      	ldr	r1, [pc, #596]	; (5c0 <adc_init+0x2f4>)
     36c:	a802      	add	r0, sp, #8
     36e:	4b95      	ldr	r3, [pc, #596]	; (5c4 <adc_init+0x2f8>)
     370:	4798      	blx	r3
	if (pin <= _adc_extchannel_msb[index]) {
     372:	2c13      	cmp	r4, #19
     374:	d90b      	bls.n	38e <adc_init+0xc2>
	_adc_configure_ain_pin(index, config->negative_input);
     376:	88f4      	ldrh	r4, [r6, #6]
	const uint32_t pinmapping[] = {
     378:	2258      	movs	r2, #88	; 0x58
     37a:	4991      	ldr	r1, [pc, #580]	; (5c0 <adc_init+0x2f4>)
     37c:	a802      	add	r0, sp, #8
     37e:	4b91      	ldr	r3, [pc, #580]	; (5c4 <adc_init+0x2f8>)
     380:	4798      	blx	r3
	if (pin <= _adc_extchannel_msb[index]) {
     382:	2c13      	cmp	r4, #19
     384:	d911      	bls.n	3aa <adc_init+0xde>
     386:	2400      	movs	r4, #0
	const uint32_t pinmapping[] = {
     388:	4b8e      	ldr	r3, [pc, #568]	; (5c4 <adc_init+0x2f8>)
     38a:	4699      	mov	r9, r3
     38c:	e01e      	b.n	3cc <adc_init+0x100>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     38e:	00a4      	lsls	r4, r4, #2
     390:	ab02      	add	r3, sp, #8
     392:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     394:	a901      	add	r1, sp, #4
     396:	2300      	movs	r3, #0
     398:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     39a:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     39c:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     39e:	3301      	adds	r3, #1
     3a0:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     3a2:	b2c0      	uxtb	r0, r0
     3a4:	4b88      	ldr	r3, [pc, #544]	; (5c8 <adc_init+0x2fc>)
     3a6:	4798      	blx	r3
     3a8:	e7e5      	b.n	376 <adc_init+0xaa>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     3aa:	00a4      	lsls	r4, r4, #2
     3ac:	ab02      	add	r3, sp, #8
     3ae:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     3b0:	a901      	add	r1, sp, #4
     3b2:	2300      	movs	r3, #0
     3b4:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     3b6:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     3b8:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     3ba:	3301      	adds	r3, #1
     3bc:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     3be:	b2c0      	uxtb	r0, r0
     3c0:	4b81      	ldr	r3, [pc, #516]	; (5c8 <adc_init+0x2fc>)
     3c2:	4798      	blx	r3
     3c4:	e7df      	b.n	386 <adc_init+0xba>
     3c6:	3401      	adds	r4, #1
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
     3c8:	2c14      	cmp	r4, #20
     3ca:	d018      	beq.n	3fe <adc_init+0x132>
		if(config->positive_input_sequence_mask_enable & (1 << i)){
     3cc:	2301      	movs	r3, #1
     3ce:	40a3      	lsls	r3, r4
     3d0:	6932      	ldr	r2, [r6, #16]
     3d2:	421a      	tst	r2, r3
     3d4:	d0f7      	beq.n	3c6 <adc_init+0xfa>
	const uint32_t pinmapping[] = {
     3d6:	2258      	movs	r2, #88	; 0x58
     3d8:	4979      	ldr	r1, [pc, #484]	; (5c0 <adc_init+0x2f4>)
     3da:	a802      	add	r0, sp, #8
     3dc:	47c8      	blx	r9
	if (pin <= _adc_extchannel_msb[index]) {
     3de:	2c13      	cmp	r4, #19
     3e0:	d8f1      	bhi.n	3c6 <adc_init+0xfa>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     3e2:	00a3      	lsls	r3, r4, #2
     3e4:	aa02      	add	r2, sp, #8
     3e6:	5898      	ldr	r0, [r3, r2]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     3e8:	a901      	add	r1, sp, #4
     3ea:	2300      	movs	r3, #0
     3ec:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     3ee:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     3f0:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     3f2:	3301      	adds	r3, #1
     3f4:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     3f6:	b2c0      	uxtb	r0, r0
     3f8:	4b73      	ldr	r3, [pc, #460]	; (5c8 <adc_init+0x2fc>)
     3fa:	4798      	blx	r3
     3fc:	e7e3      	b.n	3c6 <adc_init+0xfa>
	adc_module->CTRLA.reg = ((config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos)
     3fe:	7b73      	ldrb	r3, [r6, #13]
     400:	019b      	lsls	r3, r3, #6
						    | (config->on_demand << ADC_CTRLA_ONDEMAND_Pos)) ;
     402:	7bb2      	ldrb	r2, [r6, #14]
     404:	01d2      	lsls	r2, r2, #7
     406:	4313      	orrs	r3, r2
     408:	b2db      	uxtb	r3, r3
	adc_module->CTRLA.reg = ((config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos)
     40a:	703b      	strb	r3, [r7, #0]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos)
     40c:	7d33      	ldrb	r3, [r6, #20]
     40e:	01db      	lsls	r3, r3, #7
			| (config->reference);
     410:	7872      	ldrb	r2, [r6, #1]
     412:	4313      	orrs	r3, r2
     414:	b2db      	uxtb	r3, r3
	adc_module->REFCTRL.reg =
     416:	70bb      	strb	r3, [r7, #2]
	switch (config->resolution) {
     418:	78f3      	ldrb	r3, [r6, #3]
     41a:	2b34      	cmp	r3, #52	; 0x34
     41c:	d900      	bls.n	420 <adc_init+0x154>
     41e:	e140      	b.n	6a2 <adc_init+0x3d6>
     420:	009b      	lsls	r3, r3, #2
     422:	4a6a      	ldr	r2, [pc, #424]	; (5cc <adc_init+0x300>)
     424:	58d3      	ldr	r3, [r2, r3]
     426:	469f      	mov	pc, r3
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
     428:	2204      	movs	r2, #4
		resolution = ADC_RESOLUTION_16BIT;
     42a:	2010      	movs	r0, #16
		adjres = ADC_DIVIDE_RESULT_4;
     42c:	2102      	movs	r1, #2
     42e:	e01a      	b.n	466 <adc_init+0x19a>
		adjres = config->divide_result;
     430:	7a71      	ldrb	r1, [r6, #9]
		accumulate = config->accumulate_samples;
     432:	7a32      	ldrb	r2, [r6, #8]
		resolution = ADC_RESOLUTION_16BIT;
     434:	2010      	movs	r0, #16
     436:	e016      	b.n	466 <adc_init+0x19a>
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
     438:	2206      	movs	r2, #6
		resolution = ADC_RESOLUTION_16BIT;
     43a:	2010      	movs	r0, #16
		adjres = ADC_DIVIDE_RESULT_2;
     43c:	2101      	movs	r1, #1
     43e:	e012      	b.n	466 <adc_init+0x19a>
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
     440:	2208      	movs	r2, #8
		resolution = ADC_RESOLUTION_16BIT;
     442:	2010      	movs	r0, #16
		adjres = ADC_DIVIDE_RESULT_DISABLE;
     444:	2100      	movs	r1, #0
     446:	e00e      	b.n	466 <adc_init+0x19a>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     448:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_8BIT;
     44a:	2030      	movs	r0, #48	; 0x30
	uint8_t adjres = 0;
     44c:	2100      	movs	r1, #0
     44e:	e00a      	b.n	466 <adc_init+0x19a>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     450:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_10BIT;
     452:	2020      	movs	r0, #32
	uint8_t adjres = 0;
     454:	2100      	movs	r1, #0
     456:	e006      	b.n	466 <adc_init+0x19a>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     458:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_12BIT;
     45a:	2000      	movs	r0, #0
	uint8_t adjres = 0;
     45c:	2100      	movs	r1, #0
     45e:	e002      	b.n	466 <adc_init+0x19a>
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
     460:	2202      	movs	r2, #2
		resolution = ADC_RESOLUTION_16BIT;
     462:	2010      	movs	r0, #16
		adjres = ADC_DIVIDE_RESULT_2;
     464:	2101      	movs	r1, #1
	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
     466:	0109      	lsls	r1, r1, #4
     468:	2370      	movs	r3, #112	; 0x70
     46a:	400b      	ands	r3, r1
     46c:	4313      	orrs	r3, r2
     46e:	733b      	strb	r3, [r7, #12]
	Adc *const adc_module = module_inst->hw;
     470:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     472:	8c13      	ldrh	r3, [r2, #32]
     474:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     476:	2b00      	cmp	r3, #0
     478:	d1fb      	bne.n	472 <adc_init+0x1a6>
	if (config->sample_length > 63) {
     47a:	7d72      	ldrb	r2, [r6, #21]
		return STATUS_ERR_INVALID_ARG;
     47c:	3317      	adds	r3, #23
	if (config->sample_length > 63) {
     47e:	2a3f      	cmp	r2, #63	; 0x3f
     480:	d900      	bls.n	484 <adc_init+0x1b8>
     482:	e737      	b.n	2f4 <adc_init+0x28>
				| (config->sampling_time_compensation_enable << ADC_SAMPCTRL_OFFCOMP_Pos);
     484:	7bf3      	ldrb	r3, [r6, #15]
     486:	01db      	lsls	r3, r3, #7
     488:	431a      	orrs	r2, r3
     48a:	b2d2      	uxtb	r2, r2
		adc_module->SAMPCTRL.reg =
     48c:	737a      	strb	r2, [r7, #13]
	Adc *const adc_module = module_inst->hw;
     48e:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     490:	8c13      	ldrh	r3, [r2, #32]
     492:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     494:	2b00      	cmp	r3, #0
     496:	d1fb      	bne.n	490 <adc_init+0x1c4>
			config->clock_prescaler;
     498:	78b3      	ldrb	r3, [r6, #2]
	adc_module->CTRLB.reg =
     49a:	707b      	strb	r3, [r7, #1]
			(config->correction.correction_enable << ADC_CTRLC_CORREN_Pos) |
     49c:	2324      	movs	r3, #36	; 0x24
     49e:	5cf3      	ldrb	r3, [r6, r3]
     4a0:	00db      	lsls	r3, r3, #3
			(config->freerunning << ADC_CTRLC_FREERUN_Pos) |
     4a2:	7b32      	ldrb	r2, [r6, #12]
     4a4:	0092      	lsls	r2, r2, #2
			(config->left_adjust << ADC_CTRLC_LEFTADJ_Pos) |
     4a6:	431a      	orrs	r2, r3
			(config->differential_mode << ADC_CTRLC_DIFFMODE_Pos);
     4a8:	7af3      	ldrb	r3, [r6, #11]
			(config->left_adjust << ADC_CTRLC_LEFTADJ_Pos) |
     4aa:	4313      	orrs	r3, r2
     4ac:	7ab2      	ldrb	r2, [r6, #10]
     4ae:	0052      	lsls	r2, r2, #1
     4b0:	4313      	orrs	r3, r2
     4b2:	4303      	orrs	r3, r0
	adc_module->CTRLC.reg =
     4b4:	817b      	strh	r3, [r7, #10]
	Adc *const adc_module = module_inst->hw;
     4b6:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     4b8:	8c13      	ldrh	r3, [r2, #32]
     4ba:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     4bc:	2b00      	cmp	r3, #0
     4be:	d1fb      	bne.n	4b8 <adc_init+0x1ec>
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
     4c0:	8b32      	ldrh	r2, [r6, #24]
     4c2:	2a00      	cmp	r2, #0
     4c4:	d020      	beq.n	508 <adc_init+0x23c>
		switch (resolution) {
     4c6:	2810      	cmp	r0, #16
     4c8:	d100      	bne.n	4cc <adc_init+0x200>
     4ca:	e0c9      	b.n	660 <adc_init+0x394>
     4cc:	d800      	bhi.n	4d0 <adc_init+0x204>
     4ce:	e083      	b.n	5d8 <adc_init+0x30c>
     4d0:	2820      	cmp	r0, #32
     4d2:	d100      	bne.n	4d6 <adc_init+0x20a>
     4d4:	e0a3      	b.n	61e <adc_init+0x352>
     4d6:	2830      	cmp	r0, #48	; 0x30
     4d8:	d116      	bne.n	508 <adc_init+0x23c>
			if (config->differential_mode &&
     4da:	7af3      	ldrb	r3, [r6, #11]
     4dc:	2b00      	cmp	r3, #0
     4de:	d00a      	beq.n	4f6 <adc_init+0x22a>
					(config->window.window_lower_value > 127 ||
     4e0:	69f1      	ldr	r1, [r6, #28]
     4e2:	3180      	adds	r1, #128	; 0x80
				return STATUS_ERR_INVALID_ARG;
     4e4:	2317      	movs	r3, #23
			if (config->differential_mode &&
     4e6:	29ff      	cmp	r1, #255	; 0xff
     4e8:	d900      	bls.n	4ec <adc_init+0x220>
     4ea:	e703      	b.n	2f4 <adc_init+0x28>
					config->window.window_lower_value < -128 ||
     4ec:	6a31      	ldr	r1, [r6, #32]
     4ee:	3180      	adds	r1, #128	; 0x80
     4f0:	29ff      	cmp	r1, #255	; 0xff
     4f2:	d900      	bls.n	4f6 <adc_init+0x22a>
     4f4:	e6fe      	b.n	2f4 <adc_init+0x28>
				return STATUS_ERR_INVALID_ARG;
     4f6:	2317      	movs	r3, #23
			} else if (config->window.window_lower_value > 255 ||
     4f8:	69f1      	ldr	r1, [r6, #28]
     4fa:	29ff      	cmp	r1, #255	; 0xff
     4fc:	dd00      	ble.n	500 <adc_init+0x234>
     4fe:	e6f9      	b.n	2f4 <adc_init+0x28>
     500:	6a31      	ldr	r1, [r6, #32]
     502:	29ff      	cmp	r1, #255	; 0xff
     504:	dd00      	ble.n	508 <adc_init+0x23c>
     506:	e6f5      	b.n	2f4 <adc_init+0x28>
	adc_module->CTRLC.reg |= config->window.window_mode;
     508:	897b      	ldrh	r3, [r7, #10]
     50a:	431a      	orrs	r2, r3
     50c:	817a      	strh	r2, [r7, #10]
	Adc *const adc_module = module_inst->hw;
     50e:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     510:	8c13      	ldrh	r3, [r2, #32]
     512:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     514:	2b00      	cmp	r3, #0
     516:	d1fb      	bne.n	510 <adc_init+0x244>
	adc_module->WINLT.reg =
     518:	8bb3      	ldrh	r3, [r6, #28]
     51a:	81fb      	strh	r3, [r7, #14]
	Adc *const adc_module = module_inst->hw;
     51c:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     51e:	8c13      	ldrh	r3, [r2, #32]
     520:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     522:	2b00      	cmp	r3, #0
     524:	d1fb      	bne.n	51e <adc_init+0x252>
	adc_module->WINUT.reg = config->window.window_upper_value <<
     526:	8c33      	ldrh	r3, [r6, #32]
     528:	823b      	strh	r3, [r7, #16]
	Adc *const adc_module = module_inst->hw;
     52a:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     52c:	8c13      	ldrh	r3, [r2, #32]
     52e:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     530:	2b00      	cmp	r3, #0
     532:	d1fb      	bne.n	52c <adc_init+0x260>
			config->positive_input;
     534:	7933      	ldrb	r3, [r6, #4]
			config->negative_input |
     536:	88f2      	ldrh	r2, [r6, #6]
     538:	4313      	orrs	r3, r2
	adc_module->INPUTCTRL.reg =
     53a:	813b      	strh	r3, [r7, #8]
	Adc *const adc_module = module_inst->hw;
     53c:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     53e:	8c13      	ldrh	r3, [r2, #32]
     540:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     542:	2b00      	cmp	r3, #0
     544:	d1fb      	bne.n	53e <adc_init+0x272>
	adc_module->EVCTRL.reg = config->event_action;
     546:	332a      	adds	r3, #42	; 0x2a
     548:	5cf3      	ldrb	r3, [r6, r3]
     54a:	70fb      	strb	r3, [r7, #3]
	adc_module->INTENCLR.reg =
     54c:	2307      	movs	r3, #7
     54e:	713b      	strb	r3, [r7, #4]
	if (config->correction.correction_enable){
     550:	331d      	adds	r3, #29
     552:	5cf3      	ldrb	r3, [r6, r3]
     554:	2b00      	cmp	r3, #0
     556:	d01b      	beq.n	590 <adc_init+0x2c4>
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     558:	8cf2      	ldrh	r2, [r6, #38]	; 0x26
     55a:	491d      	ldr	r1, [pc, #116]	; (5d0 <adc_init+0x304>)
			return STATUS_ERR_INVALID_ARG;
     55c:	2317      	movs	r3, #23
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     55e:	428a      	cmp	r2, r1
     560:	d900      	bls.n	564 <adc_init+0x298>
     562:	e6c7      	b.n	2f4 <adc_init+0x28>
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
     564:	827a      	strh	r2, [r7, #18]
	Adc *const adc_module = module_inst->hw;
     566:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     568:	8c13      	ldrh	r3, [r2, #32]
     56a:	b29b      	uxth	r3, r3
		while (adc_is_syncing(module_inst)) {
     56c:	2b00      	cmp	r3, #0
     56e:	d1fb      	bne.n	568 <adc_init+0x29c>
		if (config->correction.offset_correction > 2047 ||
     570:	8d31      	ldrh	r1, [r6, #40]	; 0x28
     572:	2380      	movs	r3, #128	; 0x80
     574:	011b      	lsls	r3, r3, #4
     576:	18ca      	adds	r2, r1, r3
     578:	4815      	ldr	r0, [pc, #84]	; (5d0 <adc_init+0x304>)
     57a:	b292      	uxth	r2, r2
			return STATUS_ERR_INVALID_ARG;
     57c:	2317      	movs	r3, #23
		if (config->correction.offset_correction > 2047 ||
     57e:	4282      	cmp	r2, r0
     580:	d900      	bls.n	584 <adc_init+0x2b8>
     582:	e6b7      	b.n	2f4 <adc_init+0x28>
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
     584:	82b9      	strh	r1, [r7, #20]
	Adc *const adc_module = module_inst->hw;
     586:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     588:	8c13      	ldrh	r3, [r2, #32]
     58a:	b29b      	uxth	r3, r3
		while (adc_is_syncing(module_inst)) {
     58c:	2b00      	cmp	r3, #0
     58e:	d1fb      	bne.n	588 <adc_init+0x2bc>
			ADC_CALIB_BIASREFBUF(
     590:	4b10      	ldr	r3, [pc, #64]	; (5d4 <adc_init+0x308>)
     592:	681b      	ldr	r3, [r3, #0]
     594:	021a      	lsls	r2, r3, #8
     596:	21e0      	movs	r1, #224	; 0xe0
     598:	00c9      	lsls	r1, r1, #3
     59a:	400a      	ands	r2, r1
			ADC_CALIB_BIASCOMP(
     59c:	069b      	lsls	r3, r3, #26
     59e:	0f5b      	lsrs	r3, r3, #29
			) |
     5a0:	4313      	orrs	r3, r2
	adc_module->CALIB.reg =
     5a2:	85bb      	strh	r3, [r7, #44]	; 0x2c
	return STATUS_OK;
     5a4:	2300      	movs	r3, #0
     5a6:	e6a5      	b.n	2f4 <adc_init+0x28>
     5a8:	00000285 	.word	0x00000285
     5ac:	40000400 	.word	0x40000400
     5b0:	40001400 	.word	0x40001400
     5b4:	200010fc 	.word	0x200010fc
     5b8:	000027b5 	.word	0x000027b5
     5bc:	00002745 	.word	0x00002745
     5c0:	0001b304 	.word	0x0001b304
     5c4:	000149c9 	.word	0x000149c9
     5c8:	000028b1 	.word	0x000028b1
     5cc:	0001b230 	.word	0x0001b230
     5d0:	00000fff 	.word	0x00000fff
     5d4:	00806020 	.word	0x00806020
		switch (resolution) {
     5d8:	2800      	cmp	r0, #0
     5da:	d195      	bne.n	508 <adc_init+0x23c>
			if (config->differential_mode &&
     5dc:	7af3      	ldrb	r3, [r6, #11]
     5de:	2b00      	cmp	r3, #0
     5e0:	d012      	beq.n	608 <adc_init+0x33c>
					(config->window.window_lower_value > 2047 ||
     5e2:	69f3      	ldr	r3, [r6, #28]
     5e4:	2080      	movs	r0, #128	; 0x80
     5e6:	0100      	lsls	r0, r0, #4
     5e8:	4684      	mov	ip, r0
     5ea:	4463      	add	r3, ip
     5ec:	0019      	movs	r1, r3
			if (config->differential_mode &&
     5ee:	482e      	ldr	r0, [pc, #184]	; (6a8 <adc_init+0x3dc>)
				return STATUS_ERR_INVALID_ARG;
     5f0:	2317      	movs	r3, #23
			if (config->differential_mode &&
     5f2:	4281      	cmp	r1, r0
     5f4:	d900      	bls.n	5f8 <adc_init+0x32c>
     5f6:	e67d      	b.n	2f4 <adc_init+0x28>
					config->window.window_lower_value < -2048 ||
     5f8:	6a33      	ldr	r3, [r6, #32]
     5fa:	4463      	add	r3, ip
     5fc:	0019      	movs	r1, r3
     5fe:	482a      	ldr	r0, [pc, #168]	; (6a8 <adc_init+0x3dc>)
				return STATUS_ERR_INVALID_ARG;
     600:	2317      	movs	r3, #23
					config->window.window_lower_value < -2048 ||
     602:	4281      	cmp	r1, r0
     604:	d900      	bls.n	608 <adc_init+0x33c>
     606:	e675      	b.n	2f4 <adc_init+0x28>
			} else if (config->window.window_lower_value > 4095 ||
     608:	4927      	ldr	r1, [pc, #156]	; (6a8 <adc_init+0x3dc>)
				return STATUS_ERR_INVALID_ARG;
     60a:	2317      	movs	r3, #23
			} else if (config->window.window_lower_value > 4095 ||
     60c:	69f0      	ldr	r0, [r6, #28]
     60e:	4288      	cmp	r0, r1
     610:	dd00      	ble.n	614 <adc_init+0x348>
     612:	e66f      	b.n	2f4 <adc_init+0x28>
     614:	6a30      	ldr	r0, [r6, #32]
     616:	4288      	cmp	r0, r1
     618:	dd00      	ble.n	61c <adc_init+0x350>
     61a:	e66b      	b.n	2f4 <adc_init+0x28>
     61c:	e774      	b.n	508 <adc_init+0x23c>
			if (config->differential_mode &&
     61e:	7af3      	ldrb	r3, [r6, #11]
     620:	2b00      	cmp	r3, #0
     622:	d012      	beq.n	64a <adc_init+0x37e>
					(config->window.window_lower_value > 511 ||
     624:	69f3      	ldr	r3, [r6, #28]
     626:	2080      	movs	r0, #128	; 0x80
     628:	0080      	lsls	r0, r0, #2
     62a:	4684      	mov	ip, r0
     62c:	4463      	add	r3, ip
     62e:	0019      	movs	r1, r3
			if (config->differential_mode &&
     630:	481e      	ldr	r0, [pc, #120]	; (6ac <adc_init+0x3e0>)
				return STATUS_ERR_INVALID_ARG;
     632:	2317      	movs	r3, #23
			if (config->differential_mode &&
     634:	4281      	cmp	r1, r0
     636:	d900      	bls.n	63a <adc_init+0x36e>
     638:	e65c      	b.n	2f4 <adc_init+0x28>
					config->window.window_lower_value < -512 ||
     63a:	6a33      	ldr	r3, [r6, #32]
     63c:	4463      	add	r3, ip
     63e:	0019      	movs	r1, r3
     640:	481a      	ldr	r0, [pc, #104]	; (6ac <adc_init+0x3e0>)
				return STATUS_ERR_INVALID_ARG;
     642:	2317      	movs	r3, #23
					config->window.window_lower_value < -512 ||
     644:	4281      	cmp	r1, r0
     646:	d900      	bls.n	64a <adc_init+0x37e>
     648:	e654      	b.n	2f4 <adc_init+0x28>
			} else if (config->window.window_lower_value > 1023 ||
     64a:	4918      	ldr	r1, [pc, #96]	; (6ac <adc_init+0x3e0>)
				return STATUS_ERR_INVALID_ARG;
     64c:	2317      	movs	r3, #23
			} else if (config->window.window_lower_value > 1023 ||
     64e:	69f0      	ldr	r0, [r6, #28]
     650:	4288      	cmp	r0, r1
     652:	dd00      	ble.n	656 <adc_init+0x38a>
     654:	e64e      	b.n	2f4 <adc_init+0x28>
     656:	6a30      	ldr	r0, [r6, #32]
     658:	4288      	cmp	r0, r1
     65a:	dd00      	ble.n	65e <adc_init+0x392>
     65c:	e64a      	b.n	2f4 <adc_init+0x28>
     65e:	e753      	b.n	508 <adc_init+0x23c>
			if (config->differential_mode &&
     660:	7af3      	ldrb	r3, [r6, #11]
     662:	2b00      	cmp	r3, #0
     664:	d012      	beq.n	68c <adc_init+0x3c0>
					(config->window.window_lower_value > 32767 ||
     666:	69f3      	ldr	r3, [r6, #28]
     668:	2080      	movs	r0, #128	; 0x80
     66a:	0200      	lsls	r0, r0, #8
     66c:	4684      	mov	ip, r0
     66e:	4463      	add	r3, ip
     670:	0019      	movs	r1, r3
			if (config->differential_mode &&
     672:	480f      	ldr	r0, [pc, #60]	; (6b0 <adc_init+0x3e4>)
				return STATUS_ERR_INVALID_ARG;
     674:	2317      	movs	r3, #23
			if (config->differential_mode &&
     676:	4281      	cmp	r1, r0
     678:	d900      	bls.n	67c <adc_init+0x3b0>
     67a:	e63b      	b.n	2f4 <adc_init+0x28>
					config->window.window_lower_value < -32768 ||
     67c:	6a33      	ldr	r3, [r6, #32]
     67e:	4463      	add	r3, ip
     680:	0019      	movs	r1, r3
     682:	480b      	ldr	r0, [pc, #44]	; (6b0 <adc_init+0x3e4>)
				return STATUS_ERR_INVALID_ARG;
     684:	2317      	movs	r3, #23
					config->window.window_lower_value < -32768 ||
     686:	4281      	cmp	r1, r0
     688:	d900      	bls.n	68c <adc_init+0x3c0>
     68a:	e633      	b.n	2f4 <adc_init+0x28>
			} else if (config->window.window_lower_value > 65535 ||
     68c:	4908      	ldr	r1, [pc, #32]	; (6b0 <adc_init+0x3e4>)
				return STATUS_ERR_INVALID_ARG;
     68e:	2317      	movs	r3, #23
			} else if (config->window.window_lower_value > 65535 ||
     690:	69f0      	ldr	r0, [r6, #28]
     692:	4288      	cmp	r0, r1
     694:	dd00      	ble.n	698 <adc_init+0x3cc>
     696:	e62d      	b.n	2f4 <adc_init+0x28>
     698:	6a30      	ldr	r0, [r6, #32]
     69a:	4288      	cmp	r0, r1
     69c:	dd00      	ble.n	6a0 <adc_init+0x3d4>
     69e:	e629      	b.n	2f4 <adc_init+0x28>
     6a0:	e732      	b.n	508 <adc_init+0x23c>
		return STATUS_ERR_INVALID_ARG;
     6a2:	2317      	movs	r3, #23
     6a4:	e626      	b.n	2f4 <adc_init+0x28>
     6a6:	46c0      	nop			; (mov r8, r8)
     6a8:	00000fff 	.word	0x00000fff
     6ac:	000003ff 	.word	0x000003ff
     6b0:	0000ffff 	.word	0x0000ffff

000006b4 <ADC_Handler>:
		}

	MREPEAT(ADC_INST_NUM, _ADC_INTERRUPT_HANDLER, 0)
#else
void ADC_Handler(void)
{
     6b4:	b570      	push	{r4, r5, r6, lr}
	struct adc_module *module = _adc_instances[instance];
     6b6:	4b2f      	ldr	r3, [pc, #188]	; (774 <ADC_Handler+0xc0>)
     6b8:	681c      	ldr	r4, [r3, #0]
	uint32_t flags = module->hw->INTFLAG.reg & module->hw->INTENSET.reg;
     6ba:	6823      	ldr	r3, [r4, #0]
     6bc:	799a      	ldrb	r2, [r3, #6]
     6be:	795d      	ldrb	r5, [r3, #5]
     6c0:	4015      	ands	r5, r2
	if (flags & ADC_INTFLAG_RESRDY) {
     6c2:	07ea      	lsls	r2, r5, #31
     6c4:	d52a      	bpl.n	71c <ADC_Handler+0x68>
		module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
     6c6:	2201      	movs	r2, #1
     6c8:	719a      	strb	r2, [r3, #6]
		*(module->job_buffer++) = module->hw->RESULT.reg;
     6ca:	6962      	ldr	r2, [r4, #20]
     6cc:	1c93      	adds	r3, r2, #2
     6ce:	6163      	str	r3, [r4, #20]
     6d0:	6823      	ldr	r3, [r4, #0]
     6d2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
     6d4:	b29b      	uxth	r3, r3
     6d6:	8013      	strh	r3, [r2, #0]
		if (--module->remaining_conversions > 0) {
     6d8:	8b23      	ldrh	r3, [r4, #24]
     6da:	3b01      	subs	r3, #1
     6dc:	b29b      	uxth	r3, r3
     6de:	8323      	strh	r3, [r4, #24]
     6e0:	2b00      	cmp	r3, #0
     6e2:	d015      	beq.n	710 <ADC_Handler+0x5c>
			if (module->software_trigger == true
     6e4:	7f63      	ldrb	r3, [r4, #29]
     6e6:	2b00      	cmp	r3, #0
     6e8:	d018      	beq.n	71c <ADC_Handler+0x68>
				&& (!(module->hw->SEQSTATUS.reg & ADC_SEQSTATUS_SEQBUSY))) {
     6ea:	6822      	ldr	r2, [r4, #0]
     6ec:	79d3      	ldrb	r3, [r2, #7]
     6ee:	b25b      	sxtb	r3, r3
     6f0:	2b00      	cmp	r3, #0
     6f2:	db13      	blt.n	71c <ADC_Handler+0x68>
     6f4:	8c13      	ldrh	r3, [r2, #32]
     6f6:	b29b      	uxth	r3, r3
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	while (adc_is_syncing(module_inst)) {
     6f8:	2b00      	cmp	r3, #0
     6fa:	d1fb      	bne.n	6f4 <ADC_Handler+0x40>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     6fc:	7e13      	ldrb	r3, [r2, #24]
     6fe:	2102      	movs	r1, #2
     700:	430b      	orrs	r3, r1
     702:	7613      	strb	r3, [r2, #24]
	Adc *const adc_module = module_inst->hw;
     704:	6822      	ldr	r2, [r4, #0]
	if (adc_module->SYNCBUSY.reg) {
     706:	8c13      	ldrh	r3, [r2, #32]
     708:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
     70a:	2b00      	cmp	r3, #0
     70c:	d1fb      	bne.n	706 <ADC_Handler+0x52>
     70e:	e005      	b.n	71c <ADC_Handler+0x68>
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
     710:	2301      	movs	r3, #1
     712:	6822      	ldr	r2, [r4, #0]
     714:	7113      	strb	r3, [r2, #4]
			if (module->job_status == STATUS_BUSY) {
     716:	7f23      	ldrb	r3, [r4, #28]
     718:	2b05      	cmp	r3, #5
     71a:	d016      	beq.n	74a <ADC_Handler+0x96>
	if (flags & ADC_INTFLAG_WINMON) {
     71c:	076b      	lsls	r3, r5, #29
     71e:	d508      	bpl.n	732 <ADC_Handler+0x7e>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
     720:	2304      	movs	r3, #4
     722:	6822      	ldr	r2, [r4, #0]
     724:	7193      	strb	r3, [r2, #6]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
     726:	7ee3      	ldrb	r3, [r4, #27]
     728:	079b      	lsls	r3, r3, #30
     72a:	d502      	bpl.n	732 <ADC_Handler+0x7e>
     72c:	7ea3      	ldrb	r3, [r4, #26]
     72e:	079b      	lsls	r3, r3, #30
     730:	d417      	bmi.n	762 <ADC_Handler+0xae>
	if (flags & ADC_INTFLAG_OVERRUN) {
     732:	07ab      	lsls	r3, r5, #30
     734:	d508      	bpl.n	748 <ADC_Handler+0x94>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
     736:	2302      	movs	r3, #2
     738:	6822      	ldr	r2, [r4, #0]
     73a:	7193      	strb	r3, [r2, #6]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
     73c:	7ee3      	ldrb	r3, [r4, #27]
     73e:	075b      	lsls	r3, r3, #29
     740:	d502      	bpl.n	748 <ADC_Handler+0x94>
     742:	7ea3      	ldrb	r3, [r4, #26]
     744:	075b      	lsls	r3, r3, #29
     746:	d410      	bmi.n	76a <ADC_Handler+0xb6>
	_adc_interrupt_handler(0);
}
     748:	bd70      	pop	{r4, r5, r6, pc}
				module->job_status = STATUS_OK;
     74a:	2300      	movs	r3, #0
     74c:	7723      	strb	r3, [r4, #28]
				if ((module->enabled_callback_mask &
     74e:	7ee3      	ldrb	r3, [r4, #27]
     750:	07db      	lsls	r3, r3, #31
     752:	d5e3      	bpl.n	71c <ADC_Handler+0x68>
						(1 << ADC_CALLBACK_READ_BUFFER)) &&
     754:	7ea3      	ldrb	r3, [r4, #26]
     756:	07db      	lsls	r3, r3, #31
     758:	d5e0      	bpl.n	71c <ADC_Handler+0x68>
					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
     75a:	0020      	movs	r0, r4
     75c:	68a3      	ldr	r3, [r4, #8]
     75e:	4798      	blx	r3
     760:	e7dc      	b.n	71c <ADC_Handler+0x68>
			(module->callback[ADC_CALLBACK_WINDOW])(module);
     762:	0020      	movs	r0, r4
     764:	68e3      	ldr	r3, [r4, #12]
     766:	4798      	blx	r3
     768:	e7e3      	b.n	732 <ADC_Handler+0x7e>
			(module->callback[ADC_CALLBACK_ERROR])(module);
     76a:	6923      	ldr	r3, [r4, #16]
     76c:	0020      	movs	r0, r4
     76e:	4798      	blx	r3
}
     770:	e7ea      	b.n	748 <ADC_Handler+0x94>
     772:	46c0      	nop			; (mov r8, r8)
     774:	200010fc 	.word	0x200010fc

00000778 <aes_get_config_defaults>:
		struct aes_config *const config)
{

	/* Sanity check arguments */
	Assert(config);
	config->encrypt_mode = AES_ENCRYPTION;
     778:	2301      	movs	r3, #1
     77a:	7003      	strb	r3, [r0, #0]
	config->key_size = AES_KEY_SIZE_128;
     77c:	2300      	movs	r3, #0
     77e:	7043      	strb	r3, [r0, #1]
	config->start_mode = AES_MANUAL_START;
     780:	7083      	strb	r3, [r0, #2]
	config->opmode= AES_ECB_MODE;
     782:	70c3      	strb	r3, [r0, #3]
	config->cfb_size = AES_CFB_SIZE_128;
     784:	7103      	strb	r3, [r0, #4]
	config->ctype = AES_COUNTERMEASURE_TYPE_ALL;
     786:	220f      	movs	r2, #15
     788:	7142      	strb	r2, [r0, #5]
	config->enable_xor_key = false;
     78a:	7183      	strb	r3, [r0, #6]
	config->enable_key_gen = false;
     78c:	71c3      	strb	r3, [r0, #7]
	config->lod = false;
     78e:	7203      	strb	r3, [r0, #8]
}
     790:	4770      	bx	lr

00000792 <aes_enable>:
 */
void aes_enable(struct aes_module *const module)
{
	Assert(module);
	Assert(module->hw);
	module->hw->CTRLA.reg |= AES_CTRLA_ENABLE;
     792:	6802      	ldr	r2, [r0, #0]
     794:	6813      	ldr	r3, [r2, #0]
     796:	2102      	movs	r1, #2
     798:	430b      	orrs	r3, r1
     79a:	6013      	str	r3, [r2, #0]

}
     79c:	4770      	bx	lr

0000079e <aes_disable>:
{
	Assert(module);
	Assert(module->hw);

	/* Disbale interrupt */
	module->hw->INTENCLR.reg = AES_INTENCLR_MASK;
     79e:	2303      	movs	r3, #3
     7a0:	6802      	ldr	r2, [r0, #0]
     7a2:	7153      	strb	r3, [r2, #5]
	/* Clear interrupt flag */
	module->hw->INTFLAG.reg = AES_INTFLAG_MASK;
     7a4:	6802      	ldr	r2, [r0, #0]
     7a6:	71d3      	strb	r3, [r2, #7]

	module->hw->CTRLA.reg &= (~AES_CTRLA_ENABLE);
     7a8:	6802      	ldr	r2, [r0, #0]
     7aa:	6813      	ldr	r3, [r2, #0]
     7ac:	2102      	movs	r1, #2
     7ae:	438b      	bics	r3, r1
     7b0:	6013      	str	r3, [r2, #0]
}
     7b2:	4770      	bx	lr

000007b4 <aes_set_config>:
 */
void aes_set_config(
		struct aes_module *const module,
		Aes *const hw,
		struct aes_config *const config)
{
     7b4:	b570      	push	{r4, r5, r6, lr}
     7b6:	0004      	movs	r4, r0
     7b8:	000d      	movs	r5, r1
	/* Validate arguments. */
	Assert(hw);
	Assert(config);
	Assert(module);

	module->opmode = config->opmode;
     7ba:	78d3      	ldrb	r3, [r2, #3]
     7bc:	7103      	strb	r3, [r0, #4]
	module->hw = hw;
     7be:	6021      	str	r1, [r4, #0]
	module->key_size = config->key_size;
     7c0:	7853      	ldrb	r3, [r2, #1]
     7c2:	7143      	strb	r3, [r0, #5]
	module->cfb_size = config->cfb_size;
     7c4:	7913      	ldrb	r3, [r2, #4]
     7c6:	7183      	strb	r3, [r0, #6]

	ul_mode |= (config->encrypt_mode << AES_CTRLA_CIPHER_Pos)
     7c8:	7813      	ldrb	r3, [r2, #0]
     7ca:	029b      	lsls	r3, r3, #10
			 | (config->start_mode << AES_CTRLA_STARTMODE_Pos)
     7cc:	7891      	ldrb	r1, [r2, #2]
     7ce:	02c9      	lsls	r1, r1, #11
     7d0:	430b      	orrs	r3, r1
			 | (config->key_size << AES_CTRLA_KEYSIZE_Pos)
     7d2:	7851      	ldrb	r1, [r2, #1]
     7d4:	0209      	lsls	r1, r1, #8
     7d6:	430b      	orrs	r3, r1
			 | (config->opmode << AES_CTRLA_AESMODE_Pos)
     7d8:	78d1      	ldrb	r1, [r2, #3]
     7da:	0089      	lsls	r1, r1, #2
     7dc:	430b      	orrs	r3, r1
			 | (config->cfb_size << AES_CTRLA_CFBS_Pos)
     7de:	7911      	ldrb	r1, [r2, #4]
     7e0:	0149      	lsls	r1, r1, #5
     7e2:	430b      	orrs	r3, r1
			 | (AES_CTRLA_CTYPE(config->ctype))
			 | (config->enable_xor_key << AES_CTRLA_XORKEY_Pos)
     7e4:	7991      	ldrb	r1, [r2, #6]
     7e6:	0389      	lsls	r1, r1, #14
			 | (config->enable_key_gen << AES_CTRLA_KEYGEN_Pos)
     7e8:	79d0      	ldrb	r0, [r2, #7]
     7ea:	0340      	lsls	r0, r0, #13
			 | (config->lod << AES_CTRLA_LOD_Pos);
     7ec:	4301      	orrs	r1, r0
     7ee:	7a10      	ldrb	r0, [r2, #8]
     7f0:	0300      	lsls	r0, r0, #12
     7f2:	4301      	orrs	r1, r0
			 | (AES_CTRLA_CTYPE(config->ctype))
     7f4:	7952      	ldrb	r2, [r2, #5]
     7f6:	0412      	lsls	r2, r2, #16
     7f8:	20f0      	movs	r0, #240	; 0xf0
     7fa:	0300      	lsls	r0, r0, #12
     7fc:	4002      	ands	r2, r0
			 | (config->lod << AES_CTRLA_LOD_Pos);
     7fe:	430a      	orrs	r2, r1
     800:	4313      	orrs	r3, r2
     802:	001e      	movs	r6, r3
	if (hw->CTRLA.reg & AES_CTRLA_ENABLE) {
     804:	682b      	ldr	r3, [r5, #0]
     806:	079b      	lsls	r3, r3, #30
     808:	d401      	bmi.n	80e <aes_set_config+0x5a>
		aes_disable(module);
		hw->CTRLA.reg = ul_mode;
		aes_enable(module);
	} else {
		hw->CTRLA.reg = ul_mode;
     80a:	602e      	str	r6, [r5, #0]
	}
}
     80c:	bd70      	pop	{r4, r5, r6, pc}
		aes_disable(module);
     80e:	0020      	movs	r0, r4
     810:	4b03      	ldr	r3, [pc, #12]	; (820 <aes_set_config+0x6c>)
     812:	4798      	blx	r3
		hw->CTRLA.reg = ul_mode;
     814:	602e      	str	r6, [r5, #0]
		aes_enable(module);
     816:	0020      	movs	r0, r4
     818:	4b02      	ldr	r3, [pc, #8]	; (824 <aes_set_config+0x70>)
     81a:	4798      	blx	r3
     81c:	e7f6      	b.n	80c <aes_set_config+0x58>
     81e:	46c0      	nop			; (mov r8, r8)
     820:	0000079f 	.word	0x0000079f
     824:	00000793 	.word	0x00000793

00000828 <aes_init>:
{
     828:	b570      	push	{r4, r5, r6, lr}
			MCLK->APBCMASK.reg |= mask;
     82a:	4c05      	ldr	r4, [pc, #20]	; (840 <aes_init+0x18>)
     82c:	69e5      	ldr	r5, [r4, #28]
     82e:	2380      	movs	r3, #128	; 0x80
     830:	019b      	lsls	r3, r3, #6
     832:	432b      	orrs	r3, r5
     834:	61e3      	str	r3, [r4, #28]
	hw->CTRLA.reg = AES_CTRLA_SWRST;
     836:	2301      	movs	r3, #1
     838:	600b      	str	r3, [r1, #0]
	aes_set_config(module,hw, config);
     83a:	4b02      	ldr	r3, [pc, #8]	; (844 <aes_init+0x1c>)
     83c:	4798      	blx	r3
}
     83e:	bd70      	pop	{r4, r5, r6, pc}
     840:	40000400 	.word	0x40000400
     844:	000007b5 	.word	0x000007b5

00000848 <aes_write_key>:
 * \note The key size depends on the current AES configuration.
 */
void aes_write_key(
		struct aes_module *const module,
		const uint32_t *key)
{
     848:	b570      	push	{r4, r5, r6, lr}
	/* Validate arguments. */
	Assert(module);
	Assert(module->hw);
	Assert(key);

	switch (module->key_size) {
     84a:	7943      	ldrb	r3, [r0, #5]
     84c:	2b01      	cmp	r3, #1
     84e:	d005      	beq.n	85c <aes_write_key+0x14>
     850:	2b00      	cmp	r3, #0
     852:	d010      	beq.n	876 <aes_write_key+0x2e>
     854:	2b02      	cmp	r3, #2
     856:	d10d      	bne.n	874 <aes_write_key+0x2c>
	case AES_KEY_SIZE_192:
		key_length = 6;
		break;

	case AES_KEY_SIZE_256:
		key_length = 8;
     858:	2508      	movs	r5, #8
     85a:	e000      	b.n	85e <aes_write_key+0x16>
		key_length = 6;
     85c:	2506      	movs	r5, #6
{
     85e:	2300      	movs	r3, #0
	default:
		break;
	}

	for (i = 0; i < key_length; i++) {
		module->hw->KEYWORD[i].reg = *key;
     860:	c910      	ldmia	r1!, {r4}
     862:	1c9a      	adds	r2, r3, #2
     864:	0092      	lsls	r2, r2, #2
     866:	6806      	ldr	r6, [r0, #0]
     868:	46b4      	mov	ip, r6
     86a:	4462      	add	r2, ip
     86c:	6054      	str	r4, [r2, #4]
	for (i = 0; i < key_length; i++) {
     86e:	3301      	adds	r3, #1
     870:	42ab      	cmp	r3, r5
     872:	d3f5      	bcc.n	860 <aes_write_key+0x18>
		key++;
	}
}
     874:	bd70      	pop	{r4, r5, r6, pc}
		key_length = 4;
     876:	2504      	movs	r5, #4
     878:	e7f1      	b.n	85e <aes_write_key+0x16>
	...

0000087c <aes_write_input_data>:
 * \param[in] input_data_buffer Pointer to an input data buffer
 */
void aes_write_input_data(
		struct aes_module *const module,
		const uint32_t *input_data_buffer)
{
     87c:	b510      	push	{r4, lr}
	/* Validate arguments. */
	Assert(module);
	Assert(module->hw);;
	Assert(input_data_buffer);

	module->hw->DATABUFPTR.reg = 0;
     87e:	2300      	movs	r3, #0
     880:	6802      	ldr	r2, [r0, #0]
     882:	7213      	strb	r3, [r2, #8]
	if (module->opmode == AES_CFB_MODE
		&& module->cfb_size == AES_CFB_SIZE_64){
     884:	4b0f      	ldr	r3, [pc, #60]	; (8c4 <aes_write_input_data+0x48>)
     886:	6842      	ldr	r2, [r0, #4]
     888:	4013      	ands	r3, r2
	if (module->opmode == AES_CFB_MODE
     88a:	4a0f      	ldr	r2, [pc, #60]	; (8c8 <aes_write_input_data+0x4c>)
     88c:	4293      	cmp	r3, r2
     88e:	d00a      	beq.n	8a6 <aes_write_input_data+0x2a>
		for (i = 0; i < 2; i++) {
			module->hw->INDATA.reg = *input_data_buffer;
			input_data_buffer++;
		}
	} else if (module->opmode == AES_CFB_MODE
     890:	7903      	ldrb	r3, [r0, #4]
     892:	2b03      	cmp	r3, #3
     894:	d00e      	beq.n	8b4 <aes_write_input_data+0x38>
     896:	000c      	movs	r4, r1
     898:	3410      	adds	r4, #16
		&& (module->cfb_size == AES_CFB_SIZE_32 || module->cfb_size == AES_CFB_SIZE_16)){
		module->hw->INDATA.reg = *input_data_buffer;
	} else {
		for (i = 0; i < 4; i++) {
			module->hw->INDATA.reg = *input_data_buffer;
     89a:	6803      	ldr	r3, [r0, #0]
     89c:	c904      	ldmia	r1!, {r2}
     89e:	639a      	str	r2, [r3, #56]	; 0x38
		for (i = 0; i < 4; i++) {
     8a0:	428c      	cmp	r4, r1
     8a2:	d1fa      	bne.n	89a <aes_write_input_data+0x1e>
			input_data_buffer++;
		}
	}
}
     8a4:	bd10      	pop	{r4, pc}
			module->hw->INDATA.reg = *input_data_buffer;
     8a6:	6803      	ldr	r3, [r0, #0]
     8a8:	680a      	ldr	r2, [r1, #0]
     8aa:	639a      	str	r2, [r3, #56]	; 0x38
     8ac:	6803      	ldr	r3, [r0, #0]
     8ae:	684a      	ldr	r2, [r1, #4]
     8b0:	639a      	str	r2, [r3, #56]	; 0x38
     8b2:	e7f7      	b.n	8a4 <aes_write_input_data+0x28>
		&& (module->cfb_size == AES_CFB_SIZE_32 || module->cfb_size == AES_CFB_SIZE_16)){
     8b4:	7983      	ldrb	r3, [r0, #6]
     8b6:	3b02      	subs	r3, #2
     8b8:	2b01      	cmp	r3, #1
     8ba:	d8ec      	bhi.n	896 <aes_write_input_data+0x1a>
		module->hw->INDATA.reg = *input_data_buffer;
     8bc:	6803      	ldr	r3, [r0, #0]
     8be:	680a      	ldr	r2, [r1, #0]
     8c0:	639a      	str	r2, [r3, #56]	; 0x38
     8c2:	e7ef      	b.n	8a4 <aes_write_input_data+0x28>
     8c4:	00ff00ff 	.word	0x00ff00ff
     8c8:	00010003 	.word	0x00010003

000008cc <aes_read_output_data>:
	/* Validate arguments. */
	Assert(module);
	Assert(module->hw);
	Assert(output_data_buffer);

	module->hw->DATABUFPTR.reg = 0;
     8cc:	2300      	movs	r3, #0
     8ce:	6802      	ldr	r2, [r0, #0]
     8d0:	7213      	strb	r3, [r2, #8]
	if (module->opmode == AES_CFB_MODE
		&& module->cfb_size == AES_CFB_SIZE_64){
     8d2:	4b10      	ldr	r3, [pc, #64]	; (914 <aes_read_output_data+0x48>)
     8d4:	6842      	ldr	r2, [r0, #4]
     8d6:	4013      	ands	r3, r2
	if (module->opmode == AES_CFB_MODE
     8d8:	4a0f      	ldr	r2, [pc, #60]	; (918 <aes_read_output_data+0x4c>)
     8da:	4293      	cmp	r3, r2
     8dc:	d00a      	beq.n	8f4 <aes_read_output_data+0x28>
		for (i = 0; i < 2; i++) {
			*output_data_buffer = module->hw->INDATA.reg;
			output_data_buffer++;
		}
	} else if (module->opmode == AES_CFB_MODE
     8de:	7903      	ldrb	r3, [r0, #4]
     8e0:	2b03      	cmp	r3, #3
     8e2:	d00e      	beq.n	902 <aes_read_output_data+0x36>
     8e4:	000a      	movs	r2, r1
     8e6:	3210      	adds	r2, #16
		&& (module->cfb_size == AES_CFB_SIZE_32 || module->cfb_size == AES_CFB_SIZE_16)){
		*output_data_buffer = module->hw->INDATA.reg;
	} else {
		for (i = 0; i < 4; i++) {
			*output_data_buffer = module->hw->INDATA.reg;
     8e8:	6803      	ldr	r3, [r0, #0]
     8ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
     8ec:	c108      	stmia	r1!, {r3}
		for (i = 0; i < 4; i++) {
     8ee:	428a      	cmp	r2, r1
     8f0:	d1fa      	bne.n	8e8 <aes_read_output_data+0x1c>
			output_data_buffer++;
		}
	}
}
     8f2:	4770      	bx	lr
			*output_data_buffer = module->hw->INDATA.reg;
     8f4:	6803      	ldr	r3, [r0, #0]
     8f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
     8f8:	600b      	str	r3, [r1, #0]
     8fa:	6803      	ldr	r3, [r0, #0]
     8fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
     8fe:	604b      	str	r3, [r1, #4]
     900:	e7f7      	b.n	8f2 <aes_read_output_data+0x26>
		&& (module->cfb_size == AES_CFB_SIZE_32 || module->cfb_size == AES_CFB_SIZE_16)){
     902:	7983      	ldrb	r3, [r0, #6]
     904:	3b02      	subs	r3, #2
     906:	2b01      	cmp	r3, #1
     908:	d8ec      	bhi.n	8e4 <aes_read_output_data+0x18>
		*output_data_buffer = module->hw->INDATA.reg;
     90a:	6803      	ldr	r3, [r0, #0]
     90c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
     90e:	600b      	str	r3, [r1, #0]
     910:	e7ef      	b.n	8f2 <aes_read_output_data+0x26>
     912:	46c0      	nop			; (mov r8, r8)
     914:	00ff00ff 	.word	0x00ff00ff
     918:	00010003 	.word	0x00010003

0000091c <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     91c:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
     91e:	2a00      	cmp	r2, #0
     920:	d001      	beq.n	926 <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
     922:	0018      	movs	r0, r3
     924:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
     926:	008b      	lsls	r3, r1, #2
     928:	4a06      	ldr	r2, [pc, #24]	; (944 <extint_register_callback+0x28>)
     92a:	589b      	ldr	r3, [r3, r2]
     92c:	2b00      	cmp	r3, #0
     92e:	d003      	beq.n	938 <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
     930:	4283      	cmp	r3, r0
     932:	d005      	beq.n	940 <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
     934:	231d      	movs	r3, #29
     936:	e7f4      	b.n	922 <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
     938:	0089      	lsls	r1, r1, #2
     93a:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
     93c:	2300      	movs	r3, #0
     93e:	e7f0      	b.n	922 <extint_register_callback+0x6>
		return STATUS_OK;
     940:	2300      	movs	r3, #0
     942:	e7ee      	b.n	922 <extint_register_callback+0x6>
     944:	20001104 	.word	0x20001104

00000948 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     948:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     94a:	2900      	cmp	r1, #0
     94c:	d001      	beq.n	952 <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
     94e:	0018      	movs	r0, r3
     950:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     952:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
     954:	281f      	cmp	r0, #31
     956:	d800      	bhi.n	95a <extint_chan_enable_callback+0x12>
		return eics[eic_index];
     958:	4a02      	ldr	r2, [pc, #8]	; (964 <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
     95a:	2301      	movs	r3, #1
     95c:	4083      	lsls	r3, r0
     95e:	6113      	str	r3, [r2, #16]
	return STATUS_OK;
     960:	2300      	movs	r3, #0
     962:	e7f4      	b.n	94e <extint_chan_enable_callback+0x6>
     964:	40002400 	.word	0x40002400

00000968 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     968:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     96a:	2200      	movs	r2, #0
     96c:	4b10      	ldr	r3, [pc, #64]	; (9b0 <EIC_Handler+0x48>)
     96e:	701a      	strb	r2, [r3, #0]
     970:	2300      	movs	r3, #0
     972:	4910      	ldr	r1, [pc, #64]	; (9b4 <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     974:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     976:	4e10      	ldr	r6, [pc, #64]	; (9b8 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     978:	4c0d      	ldr	r4, [pc, #52]	; (9b0 <EIC_Handler+0x48>)
     97a:	e00a      	b.n	992 <EIC_Handler+0x2a>
		return eics[eic_index];
     97c:	490d      	ldr	r1, [pc, #52]	; (9b4 <EIC_Handler+0x4c>)
     97e:	e008      	b.n	992 <EIC_Handler+0x2a>
     980:	7823      	ldrb	r3, [r4, #0]
     982:	3301      	adds	r3, #1
     984:	b2db      	uxtb	r3, r3
     986:	7023      	strb	r3, [r4, #0]
     988:	2b0f      	cmp	r3, #15
     98a:	d810      	bhi.n	9ae <EIC_Handler+0x46>
		return NULL;
     98c:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
     98e:	2b1f      	cmp	r3, #31
     990:	d9f4      	bls.n	97c <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
     992:	0028      	movs	r0, r5
     994:	4018      	ands	r0, r3
     996:	2201      	movs	r2, #1
     998:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
     99a:	6948      	ldr	r0, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
     99c:	4210      	tst	r0, r2
     99e:	d0ef      	beq.n	980 <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     9a0:	614a      	str	r2, [r1, #20]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     9a2:	009b      	lsls	r3, r3, #2
     9a4:	599b      	ldr	r3, [r3, r6]
     9a6:	2b00      	cmp	r3, #0
     9a8:	d0ea      	beq.n	980 <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     9aa:	4798      	blx	r3
     9ac:	e7e8      	b.n	980 <EIC_Handler+0x18>
			}
		}
	}
}
     9ae:	bd70      	pop	{r4, r5, r6, pc}
     9b0:	20001100 	.word	0x20001100
     9b4:	40002400 	.word	0x40002400
     9b8:	20001104 	.word	0x20001104

000009bc <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_ENABLE;
     9bc:	4a06      	ldr	r2, [pc, #24]	; (9d8 <_extint_enable+0x1c>)
     9be:	7813      	ldrb	r3, [r2, #0]
     9c0:	2102      	movs	r1, #2
     9c2:	430b      	orrs	r3, r1
     9c4:	7013      	strb	r3, [r2, #0]
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
     9c6:	2001      	movs	r0, #1
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
     9c8:	6853      	ldr	r3, [r2, #4]
     9ca:	4219      	tst	r1, r3
     9cc:	d1fc      	bne.n	9c8 <_extint_enable+0xc>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
     9ce:	6853      	ldr	r3, [r2, #4]
     9d0:	4218      	tst	r0, r3
     9d2:	d1f9      	bne.n	9c8 <_extint_enable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     9d4:	4770      	bx	lr
     9d6:	46c0      	nop			; (mov r8, r8)
     9d8:	40002400 	.word	0x40002400

000009dc <_extint_disable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Disable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg &= ~EIC_CTRLA_ENABLE;
     9dc:	4a06      	ldr	r2, [pc, #24]	; (9f8 <_extint_disable+0x1c>)
     9de:	7813      	ldrb	r3, [r2, #0]
     9e0:	2102      	movs	r1, #2
     9e2:	438b      	bics	r3, r1
     9e4:	7013      	strb	r3, [r2, #0]
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
     9e6:	2001      	movs	r0, #1
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
     9e8:	6853      	ldr	r3, [r2, #4]
     9ea:	4219      	tst	r1, r3
     9ec:	d1fc      	bne.n	9e8 <_extint_disable+0xc>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
     9ee:	6853      	ldr	r3, [r2, #4]
     9f0:	4218      	tst	r0, r3
     9f2:	d1f9      	bne.n	9e8 <_extint_disable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     9f4:	4770      	bx	lr
     9f6:	46c0      	nop			; (mov r8, r8)
     9f8:	40002400 	.word	0x40002400

000009fc <_system_extint_init>:
{
     9fc:	b510      	push	{r4, lr}
			MCLK->APBAMASK.reg |= mask;
     9fe:	4a12      	ldr	r2, [pc, #72]	; (a48 <_system_extint_init+0x4c>)
     a00:	6951      	ldr	r1, [r2, #20]
     a02:	2380      	movs	r3, #128	; 0x80
     a04:	009b      	lsls	r3, r3, #2
     a06:	430b      	orrs	r3, r1
     a08:	6153      	str	r3, [r2, #20]
		eics[i]->CTRLA.reg |= EIC_CTRLA_SWRST;
     a0a:	4a10      	ldr	r2, [pc, #64]	; (a4c <_system_extint_init+0x50>)
     a0c:	7813      	ldrb	r3, [r2, #0]
     a0e:	2101      	movs	r1, #1
     a10:	430b      	orrs	r3, r1
     a12:	7013      	strb	r3, [r2, #0]
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
     a14:	3101      	adds	r1, #1
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
     a16:	2001      	movs	r0, #1
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
     a18:	6853      	ldr	r3, [r2, #4]
     a1a:	4219      	tst	r1, r3
     a1c:	d1fc      	bne.n	a18 <_system_extint_init+0x1c>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
     a1e:	6853      	ldr	r3, [r2, #4]
     a20:	4218      	tst	r0, r3
     a22:	d1f9      	bne.n	a18 <_system_extint_init+0x1c>
		eics[i]->CTRLA.bit.CKSEL = EXTINT_CLK_ULP32K;
     a24:	4a09      	ldr	r2, [pc, #36]	; (a4c <_system_extint_init+0x50>)
     a26:	7813      	ldrb	r3, [r2, #0]
     a28:	2110      	movs	r1, #16
     a2a:	430b      	orrs	r3, r1
     a2c:	7013      	strb	r3, [r2, #0]
     a2e:	4b08      	ldr	r3, [pc, #32]	; (a50 <_system_extint_init+0x54>)
     a30:	0019      	movs	r1, r3
     a32:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
     a34:	2200      	movs	r2, #0
     a36:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     a38:	428b      	cmp	r3, r1
     a3a:	d1fc      	bne.n	a36 <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     a3c:	2208      	movs	r2, #8
     a3e:	4b05      	ldr	r3, [pc, #20]	; (a54 <_system_extint_init+0x58>)
     a40:	601a      	str	r2, [r3, #0]
	_extint_enable();
     a42:	4b05      	ldr	r3, [pc, #20]	; (a58 <_system_extint_init+0x5c>)
     a44:	4798      	blx	r3
}
     a46:	bd10      	pop	{r4, pc}
     a48:	40000400 	.word	0x40000400
     a4c:	40002400 	.word	0x40002400
     a50:	20001104 	.word	0x20001104
     a54:	e000e100 	.word	0xe000e100
     a58:	000009bd 	.word	0x000009bd

00000a5c <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
     a5c:	2300      	movs	r3, #0
     a5e:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
     a60:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
     a62:	2201      	movs	r2, #1
     a64:	7202      	strb	r2, [r0, #8]
	config->filter_input_signal = false;
     a66:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
     a68:	3201      	adds	r2, #1
     a6a:	72c2      	strb	r2, [r0, #11]
	config->enable_async_edge_detection = false;
     a6c:	7243      	strb	r3, [r0, #9]
}
     a6e:	4770      	bx	lr

00000a70 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
     a70:	b5f0      	push	{r4, r5, r6, r7, lr}
     a72:	b083      	sub	sp, #12
     a74:	0005      	movs	r5, r0
     a76:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);
	_extint_disable();
     a78:	4b1c      	ldr	r3, [pc, #112]	; (aec <extint_chan_set_config+0x7c>)
     a7a:	4798      	blx	r3
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     a7c:	a901      	add	r1, sp, #4
     a7e:	2300      	movs	r3, #0
     a80:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     a82:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));
#endif
	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
     a84:	7923      	ldrb	r3, [r4, #4]
     a86:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     a88:	7a23      	ldrb	r3, [r4, #8]
     a8a:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     a8c:	7820      	ldrb	r0, [r4, #0]
     a8e:	4b18      	ldr	r3, [pc, #96]	; (af0 <extint_chan_set_config+0x80>)
     a90:	4798      	blx	r3
		return NULL;
     a92:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
     a94:	2d1f      	cmp	r5, #31
     a96:	d800      	bhi.n	a9a <extint_chan_set_config+0x2a>
		return eics[eic_index];
     a98:	4916      	ldr	r1, [pc, #88]	; (af4 <extint_chan_set_config+0x84>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
     a9a:	2207      	movs	r2, #7
     a9c:	402a      	ands	r2, r5
     a9e:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
     aa0:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
     aa2:	7aa3      	ldrb	r3, [r4, #10]
     aa4:	2b00      	cmp	r3, #0
     aa6:	d001      	beq.n	aac <extint_chan_set_config+0x3c>
     aa8:	2308      	movs	r3, #8
     aaa:	431f      	orrs	r7, r3
     aac:	08eb      	lsrs	r3, r5, #3
     aae:	009b      	lsls	r3, r3, #2
     ab0:	18cb      	adds	r3, r1, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     ab2:	69d8      	ldr	r0, [r3, #28]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     ab4:	260f      	movs	r6, #15
     ab6:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
     ab8:	43b0      	bics	r0, r6
			(new_config << config_pos);
     aba:	4097      	lsls	r7, r2
     abc:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     abe:	4302      	orrs	r2, r0
		= (EIC_module->CONFIG[channel / 8].reg &
     ac0:	61da      	str	r2, [r3, #28]
#if (SAML22) || (SAML21XXXB) || (SAMC20) || (SAMR30) || (SAMR34) || (SAMR35)
	/* Config asynchronous edge detection */
	if (config->enable_async_edge_detection) {
     ac2:	7a63      	ldrb	r3, [r4, #9]
     ac4:	2b00      	cmp	r3, #0
     ac6:	d10b      	bne.n	ae0 <extint_chan_set_config+0x70>
		EIC_module->ASYNCH.reg |= (1UL << channel);
	} else {
		EIC_module->ASYNCH.reg &= (EIC_ASYNCH_MASK & (~(1UL << channel)));
     ac8:	698a      	ldr	r2, [r1, #24]
     aca:	2301      	movs	r3, #1
     acc:	40ab      	lsls	r3, r5
     ace:	43db      	mvns	r3, r3
     ad0:	041b      	lsls	r3, r3, #16
     ad2:	0c1b      	lsrs	r3, r3, #16
     ad4:	4013      	ands	r3, r2
     ad6:	618b      	str	r3, [r1, #24]
		EIC_module->EIC_ASYNCH.reg |= (1UL << channel);
	} else {
		EIC_module->EIC_ASYNCH.reg &= (EIC_EIC_ASYNCH_MASK & (~(1UL << channel)));
	}
#endif
	_extint_enable();
     ad8:	4b07      	ldr	r3, [pc, #28]	; (af8 <extint_chan_set_config+0x88>)
     ada:	4798      	blx	r3
}
     adc:	b003      	add	sp, #12
     ade:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->ASYNCH.reg |= (1UL << channel);
     ae0:	698a      	ldr	r2, [r1, #24]
     ae2:	2301      	movs	r3, #1
     ae4:	40ab      	lsls	r3, r5
     ae6:	4313      	orrs	r3, r2
     ae8:	618b      	str	r3, [r1, #24]
     aea:	e7f5      	b.n	ad8 <extint_chan_set_config+0x68>
     aec:	000009dd 	.word	0x000009dd
     af0:	000028b1 	.word	0x000028b1
     af4:	40002400 	.word	0x40002400
     af8:	000009bd 	.word	0x000009bd

00000afc <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
     afc:	b510      	push	{r4, lr}
			MCLK->APBBMASK.reg |= mask;
     afe:	4a1e      	ldr	r2, [pc, #120]	; (b78 <nvm_set_config+0x7c>)
     b00:	6993      	ldr	r3, [r2, #24]
     b02:	2104      	movs	r1, #4
     b04:	430b      	orrs	r3, r1
     b06:	6193      	str	r3, [r2, #24]
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     b08:	4b1c      	ldr	r3, [pc, #112]	; (b7c <nvm_set_config+0x80>)
     b0a:	2220      	movs	r2, #32
     b0c:	32ff      	adds	r2, #255	; 0xff
     b0e:	831a      	strh	r2, [r3, #24]
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
     b10:	7d1a      	ldrb	r2, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
     b12:	2305      	movs	r3, #5
	if (!nvm_is_ready()) {
     b14:	07d2      	lsls	r2, r2, #31
     b16:	d401      	bmi.n	b1c <nvm_set_config+0x20>
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
		return STATUS_ERR_IO;
	}

	return STATUS_OK;
}
     b18:	0018      	movs	r0, r3
     b1a:	bd10      	pop	{r4, pc}
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
     b1c:	7803      	ldrb	r3, [r0, #0]
     b1e:	021b      	lsls	r3, r3, #8
     b20:	22c0      	movs	r2, #192	; 0xc0
     b22:	0092      	lsls	r2, r2, #2
     b24:	4013      	ands	r3, r2
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
     b26:	7841      	ldrb	r1, [r0, #1]
     b28:	01c9      	lsls	r1, r1, #7
     b2a:	22ff      	movs	r2, #255	; 0xff
     b2c:	400a      	ands	r2, r1
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
     b2e:	4313      	orrs	r3, r2
			NVMCTRL_CTRLB_RWS(config->wait_states) |
     b30:	7881      	ldrb	r1, [r0, #2]
     b32:	0049      	lsls	r1, r1, #1
     b34:	221e      	movs	r2, #30
     b36:	400a      	ands	r2, r1
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
     b38:	4313      	orrs	r3, r2
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
     b3a:	78c2      	ldrb	r2, [r0, #3]
     b3c:	0492      	lsls	r2, r2, #18
     b3e:	2180      	movs	r1, #128	; 0x80
     b40:	02c9      	lsls	r1, r1, #11
     b42:	400a      	ands	r2, r1
			NVMCTRL_CTRLB_RWS(config->wait_states) |
     b44:	4313      	orrs	r3, r2
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
     b46:	7902      	ldrb	r2, [r0, #4]
     b48:	0412      	lsls	r2, r2, #16
     b4a:	21c0      	movs	r1, #192	; 0xc0
     b4c:	0289      	lsls	r1, r1, #10
     b4e:	400a      	ands	r2, r1
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
     b50:	4313      	orrs	r3, r2
	nvm_module->CTRLB.reg =
     b52:	4a0a      	ldr	r2, [pc, #40]	; (b7c <nvm_set_config+0x80>)
     b54:	6053      	str	r3, [r2, #4]
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
     b56:	6893      	ldr	r3, [r2, #8]
     b58:	035b      	lsls	r3, r3, #13
     b5a:	0f5b      	lsrs	r3, r3, #29
     b5c:	4908      	ldr	r1, [pc, #32]	; (b80 <nvm_set_config+0x84>)
     b5e:	2408      	movs	r4, #8
     b60:	409c      	lsls	r4, r3
     b62:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
     b64:	6893      	ldr	r3, [r2, #8]
     b66:	804b      	strh	r3, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
     b68:	7843      	ldrb	r3, [r0, #1]
     b6a:	710b      	strb	r3, [r1, #4]
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
     b6c:	8b13      	ldrh	r3, [r2, #24]
     b6e:	05db      	lsls	r3, r3, #23
	return STATUS_OK;
     b70:	0fdb      	lsrs	r3, r3, #31
     b72:	011b      	lsls	r3, r3, #4
     b74:	e7d0      	b.n	b18 <nvm_set_config+0x1c>
     b76:	46c0      	nop			; (mov r8, r8)
     b78:	40000400 	.word	0x40000400
     b7c:	41004000 	.word	0x41004000
     b80:	20000aa4 	.word	0x20000aa4

00000b84 <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
     b84:	b530      	push	{r4, r5, lr}
     b86:	0004      	movs	r4, r0
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
     b88:	4a25      	ldr	r2, [pc, #148]	; (c20 <nvm_execute_command+0x9c>)
     b8a:	8810      	ldrh	r0, [r2, #0]
     b8c:	8853      	ldrh	r3, [r2, #2]
     b8e:	4343      	muls	r3, r0
     b90:	428b      	cmp	r3, r1
     b92:	d20b      	bcs.n	bac <nvm_execute_command+0x28>
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
     b94:	2280      	movs	r2, #128	; 0x80
     b96:	0192      	lsls	r2, r2, #6
     b98:	4b22      	ldr	r3, [pc, #136]	; (c24 <nvm_execute_command+0xa0>)
     b9a:	18cb      	adds	r3, r1, r3
     b9c:	4293      	cmp	r3, r2
     b9e:	d905      	bls.n	bac <nvm_execute_command+0x28>
#ifdef FEATURE_NVM_RWWEE
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     ba0:	4a21      	ldr	r2, [pc, #132]	; (c28 <nvm_execute_command+0xa4>)
			|| address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
     ba2:	2018      	movs	r0, #24
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     ba4:	4b21      	ldr	r3, [pc, #132]	; (c2c <nvm_execute_command+0xa8>)
     ba6:	18cb      	adds	r3, r1, r3
     ba8:	4293      	cmp	r3, r2
     baa:	d80e      	bhi.n	bca <nvm_execute_command+0x46>

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
     bac:	4b20      	ldr	r3, [pc, #128]	; (c30 <nvm_execute_command+0xac>)
     bae:	685d      	ldr	r5, [r3, #4]
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2))))
							| NVMCTRL_CTRLB_CACHEDIS(0x1));
#else
	nvm_module->CTRLB.reg = ctrlb_bak | NVMCTRL_CTRLB_CACHEDIS;
     bb0:	2280      	movs	r2, #128	; 0x80
     bb2:	02d2      	lsls	r2, r2, #11
     bb4:	432a      	orrs	r2, r5
     bb6:	605a      	str	r2, [r3, #4]
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     bb8:	2220      	movs	r2, #32
     bba:	32ff      	adds	r2, #255	; 0xff
     bbc:	831a      	strh	r2, [r3, #24]
     bbe:	7d1b      	ldrb	r3, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
     bc0:	07db      	lsls	r3, r3, #31
     bc2:	d403      	bmi.n	bcc <nvm_execute_command+0x48>
		/* Restore the setting */
		nvm_module->CTRLB.reg = ctrlb_bak;
     bc4:	4b1a      	ldr	r3, [pc, #104]	; (c30 <nvm_execute_command+0xac>)
     bc6:	605d      	str	r5, [r3, #4]
		return STATUS_BUSY;
     bc8:	2005      	movs	r0, #5

	/* Restore the setting */
	nvm_module->CTRLB.reg = ctrlb_bak;

	return STATUS_OK;
}
     bca:	bd30      	pop	{r4, r5, pc}
	switch (command) {
     bcc:	2c45      	cmp	r4, #69	; 0x45
     bce:	d822      	bhi.n	c16 <nvm_execute_command+0x92>
     bd0:	00a3      	lsls	r3, r4, #2
     bd2:	4a18      	ldr	r2, [pc, #96]	; (c34 <nvm_execute_command+0xb0>)
     bd4:	58d3      	ldr	r3, [r2, r3]
     bd6:	469f      	mov	pc, r3
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
     bd8:	4b15      	ldr	r3, [pc, #84]	; (c30 <nvm_execute_command+0xac>)
     bda:	8b1b      	ldrh	r3, [r3, #24]
     bdc:	05db      	lsls	r3, r3, #23
     bde:	d503      	bpl.n	be8 <nvm_execute_command+0x64>
				nvm_module->CTRLB.reg = ctrlb_bak;
     be0:	4b13      	ldr	r3, [pc, #76]	; (c30 <nvm_execute_command+0xac>)
     be2:	605d      	str	r5, [r3, #4]
				return STATUS_ERR_IO;
     be4:	2010      	movs	r0, #16
     be6:	e7f0      	b.n	bca <nvm_execute_command+0x46>
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
     be8:	0889      	lsrs	r1, r1, #2
     bea:	0049      	lsls	r1, r1, #1
     bec:	4b10      	ldr	r3, [pc, #64]	; (c30 <nvm_execute_command+0xac>)
     bee:	61d9      	str	r1, [r3, #28]
			break;
     bf0:	e003      	b.n	bfa <nvm_execute_command+0x76>
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
     bf2:	0889      	lsrs	r1, r1, #2
     bf4:	0049      	lsls	r1, r1, #1
     bf6:	4b0e      	ldr	r3, [pc, #56]	; (c30 <nvm_execute_command+0xac>)
     bf8:	61d9      	str	r1, [r3, #28]
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
     bfa:	20a5      	movs	r0, #165	; 0xa5
     bfc:	0200      	lsls	r0, r0, #8
     bfe:	4304      	orrs	r4, r0
     c00:	4b0b      	ldr	r3, [pc, #44]	; (c30 <nvm_execute_command+0xac>)
     c02:	801c      	strh	r4, [r3, #0]
     c04:	0019      	movs	r1, r3
	while (!nvm_is_ready()) {
     c06:	2201      	movs	r2, #1
     c08:	7d0b      	ldrb	r3, [r1, #20]
     c0a:	4213      	tst	r3, r2
     c0c:	d0fc      	beq.n	c08 <nvm_execute_command+0x84>
	nvm_module->CTRLB.reg = ctrlb_bak;
     c0e:	4b08      	ldr	r3, [pc, #32]	; (c30 <nvm_execute_command+0xac>)
     c10:	605d      	str	r5, [r3, #4]
	return STATUS_OK;
     c12:	2000      	movs	r0, #0
     c14:	e7d9      	b.n	bca <nvm_execute_command+0x46>
			nvm_module->CTRLB.reg = ctrlb_bak;
     c16:	4b06      	ldr	r3, [pc, #24]	; (c30 <nvm_execute_command+0xac>)
     c18:	605d      	str	r5, [r3, #4]
			return STATUS_ERR_INVALID_ARG;
     c1a:	2017      	movs	r0, #23
     c1c:	e7d5      	b.n	bca <nvm_execute_command+0x46>
     c1e:	46c0      	nop			; (mov r8, r8)
     c20:	20000aa4 	.word	0x20000aa4
     c24:	ff7fc000 	.word	0xff7fc000
     c28:	00001fff 	.word	0x00001fff
     c2c:	ffc00000 	.word	0xffc00000
     c30:	41004000 	.word	0x41004000
     c34:	0001b35c 	.word	0x0001b35c

00000c38 <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
     c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
     c3a:	4b2f      	ldr	r3, [pc, #188]	; (cf8 <nvm_write_buffer+0xc0>)
     c3c:	881c      	ldrh	r4, [r3, #0]
     c3e:	885b      	ldrh	r3, [r3, #2]
     c40:	4363      	muls	r3, r4
	if (destination_address >
     c42:	4283      	cmp	r3, r0
     c44:	d207      	bcs.n	c56 <nvm_write_buffer+0x1e>
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     c46:	4e2d      	ldr	r6, [pc, #180]	; (cfc <nvm_write_buffer+0xc4>)
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
     c48:	2518      	movs	r5, #24
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     c4a:	4b2d      	ldr	r3, [pc, #180]	; (d00 <nvm_write_buffer+0xc8>)
     c4c:	18c3      	adds	r3, r0, r3
     c4e:	42b3      	cmp	r3, r6
     c50:	d806      	bhi.n	c60 <nvm_write_buffer+0x28>
		}
		is_rww_eeprom = true;
     c52:	2601      	movs	r6, #1
     c54:	e000      	b.n	c58 <nvm_write_buffer+0x20>
	bool is_rww_eeprom = false;
     c56:	2600      	movs	r6, #0
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the write address not aligned to the start of a page */
	if (destination_address & (_nvm_dev.page_size - 1)) {
     c58:	1e63      	subs	r3, r4, #1
		return STATUS_ERR_BAD_ADDRESS;
     c5a:	2518      	movs	r5, #24
	if (destination_address & (_nvm_dev.page_size - 1)) {
     c5c:	4218      	tst	r0, r3
     c5e:	d001      	beq.n	c64 <nvm_write_buffer+0x2c>
				destination_address, 0);
#endif
	}

	return STATUS_OK;
}
     c60:	0028      	movs	r0, r5
     c62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
     c64:	3d01      	subs	r5, #1
	if (length > _nvm_dev.page_size) {
     c66:	4294      	cmp	r4, r2
     c68:	d3fa      	bcc.n	c60 <nvm_write_buffer+0x28>
     c6a:	4b26      	ldr	r3, [pc, #152]	; (d04 <nvm_write_buffer+0xcc>)
     c6c:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
     c6e:	3d12      	subs	r5, #18
	if (!nvm_is_ready()) {
     c70:	07db      	lsls	r3, r3, #31
     c72:	d5f5      	bpl.n	c60 <nvm_write_buffer+0x28>
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
     c74:	4c24      	ldr	r4, [pc, #144]	; (d08 <nvm_write_buffer+0xd0>)
     c76:	4b23      	ldr	r3, [pc, #140]	; (d04 <nvm_write_buffer+0xcc>)
     c78:	801c      	strh	r4, [r3, #0]
     c7a:	001d      	movs	r5, r3
	while (!nvm_is_ready()) {
     c7c:	2401      	movs	r4, #1
     c7e:	7d2b      	ldrb	r3, [r5, #20]
     c80:	4223      	tst	r3, r4
     c82:	d0fc      	beq.n	c7e <nvm_write_buffer+0x46>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     c84:	2420      	movs	r4, #32
     c86:	34ff      	adds	r4, #255	; 0xff
     c88:	4b1e      	ldr	r3, [pc, #120]	; (d04 <nvm_write_buffer+0xcc>)
     c8a:	831c      	strh	r4, [r3, #24]
	for (uint16_t i = 0; i < length; i += 2) {
     c8c:	2a00      	cmp	r2, #0
     c8e:	d02c      	beq.n	cea <nvm_write_buffer+0xb2>
     c90:	2301      	movs	r3, #1
     c92:	0005      	movs	r5, r0
     c94:	439d      	bics	r5, r3
     c96:	2300      	movs	r3, #0
		if (i < (length - 1)) {
     c98:	1e54      	subs	r4, r2, #1
     c9a:	46a4      	mov	ip, r4
     c9c:	e009      	b.n	cb2 <nvm_write_buffer+0x7a>
			data |= (buffer[i + 1] << 8);
     c9e:	18cf      	adds	r7, r1, r3
     ca0:	787f      	ldrb	r7, [r7, #1]
     ca2:	023f      	lsls	r7, r7, #8
     ca4:	433c      	orrs	r4, r7
		NVM_MEMORY[nvm_address++] = data;
     ca6:	802c      	strh	r4, [r5, #0]
	for (uint16_t i = 0; i < length; i += 2) {
     ca8:	3302      	adds	r3, #2
     caa:	b29b      	uxth	r3, r3
     cac:	3502      	adds	r5, #2
     cae:	429a      	cmp	r2, r3
     cb0:	d904      	bls.n	cbc <nvm_write_buffer+0x84>
		data = buffer[i];
     cb2:	5ccc      	ldrb	r4, [r1, r3]
		if (i < (length - 1)) {
     cb4:	4563      	cmp	r3, ip
     cb6:	dbf2      	blt.n	c9e <nvm_write_buffer+0x66>
		data = buffer[i];
     cb8:	b2a4      	uxth	r4, r4
     cba:	e7f4      	b.n	ca6 <nvm_write_buffer+0x6e>
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
     cbc:	4b0e      	ldr	r3, [pc, #56]	; (cf8 <nvm_write_buffer+0xc0>)
     cbe:	791b      	ldrb	r3, [r3, #4]
	return STATUS_OK;
     cc0:	2500      	movs	r5, #0
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
     cc2:	2b00      	cmp	r3, #0
     cc4:	d1cc      	bne.n	c60 <nvm_write_buffer+0x28>
     cc6:	2a3f      	cmp	r2, #63	; 0x3f
     cc8:	d8ca      	bhi.n	c60 <nvm_write_buffer+0x28>
				(nvm_execute_command(NVM_COMMAND_RWWEE_WRITE_PAGE,destination_address, 0)):
     cca:	2e00      	cmp	r6, #0
     ccc:	d106      	bne.n	cdc <nvm_write_buffer+0xa4>
     cce:	2200      	movs	r2, #0
     cd0:	0001      	movs	r1, r0
     cd2:	2004      	movs	r0, #4
     cd4:	4b0d      	ldr	r3, [pc, #52]	; (d0c <nvm_write_buffer+0xd4>)
     cd6:	4798      	blx	r3
     cd8:	0005      	movs	r5, r0
     cda:	e7c1      	b.n	c60 <nvm_write_buffer+0x28>
     cdc:	2200      	movs	r2, #0
     cde:	0001      	movs	r1, r0
     ce0:	201c      	movs	r0, #28
     ce2:	4b0a      	ldr	r3, [pc, #40]	; (d0c <nvm_write_buffer+0xd4>)
     ce4:	4798      	blx	r3
     ce6:	0005      	movs	r5, r0
     ce8:	e7ba      	b.n	c60 <nvm_write_buffer+0x28>
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
     cea:	4b03      	ldr	r3, [pc, #12]	; (cf8 <nvm_write_buffer+0xc0>)
     cec:	791b      	ldrb	r3, [r3, #4]
	return STATUS_OK;
     cee:	2500      	movs	r5, #0
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
     cf0:	2b00      	cmp	r3, #0
     cf2:	d0ea      	beq.n	cca <nvm_write_buffer+0x92>
     cf4:	e7b4      	b.n	c60 <nvm_write_buffer+0x28>
     cf6:	46c0      	nop			; (mov r8, r8)
     cf8:	20000aa4 	.word	0x20000aa4
     cfc:	00001fff 	.word	0x00001fff
     d00:	ffc00000 	.word	0xffc00000
     d04:	41004000 	.word	0x41004000
     d08:	ffffa544 	.word	0xffffa544
     d0c:	00000b85 	.word	0x00000b85

00000d10 <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
     d10:	b570      	push	{r4, r5, r6, lr}
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
     d12:	4b1b      	ldr	r3, [pc, #108]	; (d80 <nvm_read_buffer+0x70>)
     d14:	881c      	ldrh	r4, [r3, #0]
     d16:	885b      	ldrh	r3, [r3, #2]
     d18:	4363      	muls	r3, r4
	if (source_address >
     d1a:	4283      	cmp	r3, r0
     d1c:	d205      	bcs.n	d2a <nvm_read_buffer+0x1a>
#ifdef FEATURE_NVM_RWWEE
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     d1e:	4e19      	ldr	r6, [pc, #100]	; (d84 <nvm_read_buffer+0x74>)
			|| source_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
     d20:	2518      	movs	r5, #24
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     d22:	4b19      	ldr	r3, [pc, #100]	; (d88 <nvm_read_buffer+0x78>)
     d24:	18c3      	adds	r3, r0, r3
     d26:	42b3      	cmp	r3, r6
     d28:	d803      	bhi.n	d32 <nvm_read_buffer+0x22>
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the read address is not aligned to the start of a page */
	if (source_address & (_nvm_dev.page_size - 1)) {
     d2a:	1e63      	subs	r3, r4, #1
		return STATUS_ERR_BAD_ADDRESS;
     d2c:	2518      	movs	r5, #24
	if (source_address & (_nvm_dev.page_size - 1)) {
     d2e:	4218      	tst	r0, r3
     d30:	d001      	beq.n	d36 <nvm_read_buffer+0x26>
			buffer[i + 1] = (data >> 8);
		}
	}

	return STATUS_OK;
}
     d32:	0028      	movs	r0, r5
     d34:	bd70      	pop	{r4, r5, r6, pc}
		return STATUS_ERR_INVALID_ARG;
     d36:	3d01      	subs	r5, #1
	if (length > _nvm_dev.page_size) {
     d38:	4294      	cmp	r4, r2
     d3a:	d3fa      	bcc.n	d32 <nvm_read_buffer+0x22>
     d3c:	4b13      	ldr	r3, [pc, #76]	; (d8c <nvm_read_buffer+0x7c>)
     d3e:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
     d40:	3d12      	subs	r5, #18
	if (!nvm_is_ready()) {
     d42:	07db      	lsls	r3, r3, #31
     d44:	d5f5      	bpl.n	d32 <nvm_read_buffer+0x22>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     d46:	2420      	movs	r4, #32
     d48:	34ff      	adds	r4, #255	; 0xff
     d4a:	4b10      	ldr	r3, [pc, #64]	; (d8c <nvm_read_buffer+0x7c>)
     d4c:	831c      	strh	r4, [r3, #24]
	for (uint16_t i = 0; i < length; i += 2) {
     d4e:	2a00      	cmp	r2, #0
     d50:	d014      	beq.n	d7c <nvm_read_buffer+0x6c>
     d52:	2301      	movs	r3, #1
     d54:	4398      	bics	r0, r3
     d56:	2300      	movs	r3, #0
		if (i < (length - 1)) {
     d58:	1e56      	subs	r6, r2, #1
     d5a:	e004      	b.n	d66 <nvm_read_buffer+0x56>
	for (uint16_t i = 0; i < length; i += 2) {
     d5c:	3302      	adds	r3, #2
     d5e:	b29b      	uxth	r3, r3
     d60:	3002      	adds	r0, #2
     d62:	429a      	cmp	r2, r3
     d64:	d908      	bls.n	d78 <nvm_read_buffer+0x68>
		uint16_t data = NVM_MEMORY[page_address++];
     d66:	8804      	ldrh	r4, [r0, #0]
     d68:	b2a4      	uxth	r4, r4
		buffer[i] = (data & 0xFF);
     d6a:	54cc      	strb	r4, [r1, r3]
		if (i < (length - 1)) {
     d6c:	42b3      	cmp	r3, r6
     d6e:	daf5      	bge.n	d5c <nvm_read_buffer+0x4c>
			buffer[i + 1] = (data >> 8);
     d70:	18cd      	adds	r5, r1, r3
     d72:	0a24      	lsrs	r4, r4, #8
     d74:	706c      	strb	r4, [r5, #1]
     d76:	e7f1      	b.n	d5c <nvm_read_buffer+0x4c>
	return STATUS_OK;
     d78:	2500      	movs	r5, #0
     d7a:	e7da      	b.n	d32 <nvm_read_buffer+0x22>
     d7c:	2500      	movs	r5, #0
     d7e:	e7d8      	b.n	d32 <nvm_read_buffer+0x22>
     d80:	20000aa4 	.word	0x20000aa4
     d84:	00001fff 	.word	0x00001fff
     d88:	ffc00000 	.word	0xffc00000
     d8c:	41004000 	.word	0x41004000

00000d90 <nvm_erase_row>:
 *                                 not aligned to the start of a row
 * \retval STATUS_ABORTED          NVM erased error
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
     d90:	b510      	push	{r4, lr}
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
     d92:	4a1b      	ldr	r2, [pc, #108]	; (e00 <nvm_erase_row+0x70>)
     d94:	8813      	ldrh	r3, [r2, #0]
     d96:	8852      	ldrh	r2, [r2, #2]
     d98:	435a      	muls	r2, r3
	if (row_address >
     d9a:	4282      	cmp	r2, r0
     d9c:	d207      	bcs.n	dae <nvm_erase_row+0x1e>
#ifdef FEATURE_NVM_RWWEE
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     d9e:	4c19      	ldr	r4, [pc, #100]	; (e04 <nvm_erase_row+0x74>)
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
     da0:	2218      	movs	r2, #24
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     da2:	4919      	ldr	r1, [pc, #100]	; (e08 <nvm_erase_row+0x78>)
     da4:	1841      	adds	r1, r0, r1
     da6:	42a1      	cmp	r1, r4
     da8:	d807      	bhi.n	dba <nvm_erase_row+0x2a>
		}
		is_rww_eeprom = true;
     daa:	2101      	movs	r1, #1
     dac:	e000      	b.n	db0 <nvm_erase_row+0x20>
		bool is_rww_eeprom = false;
     dae:	2100      	movs	r1, #0
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
     db0:	009b      	lsls	r3, r3, #2
     db2:	3b01      	subs	r3, #1
		return STATUS_ERR_BAD_ADDRESS;
     db4:	2218      	movs	r2, #24
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
     db6:	4218      	tst	r0, r3
     db8:	d001      	beq.n	dbe <nvm_erase_row+0x2e>
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
		return STATUS_ABORTED;
	}

	return STATUS_OK;
}
     dba:	0010      	movs	r0, r2
     dbc:	bd10      	pop	{r4, pc}
     dbe:	4b13      	ldr	r3, [pc, #76]	; (e0c <nvm_erase_row+0x7c>)
     dc0:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
     dc2:	3a13      	subs	r2, #19
	if (!nvm_is_ready()) {
     dc4:	07db      	lsls	r3, r3, #31
     dc6:	d5f8      	bpl.n	dba <nvm_erase_row+0x2a>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     dc8:	4b10      	ldr	r3, [pc, #64]	; (e0c <nvm_erase_row+0x7c>)
     dca:	2220      	movs	r2, #32
     dcc:	32ff      	adds	r2, #255	; 0xff
     dce:	831a      	strh	r2, [r3, #24]
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
     dd0:	0880      	lsrs	r0, r0, #2
     dd2:	0040      	lsls	r0, r0, #1
     dd4:	61d8      	str	r0, [r3, #28]
	nvm_module->CTRLA.reg = ((is_rww_eeprom) ?
     dd6:	2900      	cmp	r1, #0
     dd8:	d10f      	bne.n	dfa <nvm_erase_row+0x6a>
     dda:	4a0d      	ldr	r2, [pc, #52]	; (e10 <nvm_erase_row+0x80>)
     ddc:	4b0b      	ldr	r3, [pc, #44]	; (e0c <nvm_erase_row+0x7c>)
     dde:	801a      	strh	r2, [r3, #0]
     de0:	0019      	movs	r1, r3
	while (!nvm_is_ready()) {
     de2:	2201      	movs	r2, #1
     de4:	7d0b      	ldrb	r3, [r1, #20]
     de6:	4213      	tst	r3, r2
     de8:	d0fc      	beq.n	de4 <nvm_erase_row+0x54>
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
     dea:	4b08      	ldr	r3, [pc, #32]	; (e0c <nvm_erase_row+0x7c>)
     dec:	8b1a      	ldrh	r2, [r3, #24]
     dee:	201c      	movs	r0, #28
     df0:	4002      	ands	r2, r0
	return STATUS_OK;
     df2:	1e50      	subs	r0, r2, #1
     df4:	4182      	sbcs	r2, r0
     df6:	0092      	lsls	r2, r2, #2
     df8:	e7df      	b.n	dba <nvm_erase_row+0x2a>
	nvm_module->CTRLA.reg = ((is_rww_eeprom) ?
     dfa:	4a06      	ldr	r2, [pc, #24]	; (e14 <nvm_erase_row+0x84>)
     dfc:	e7ee      	b.n	ddc <nvm_erase_row+0x4c>
     dfe:	46c0      	nop			; (mov r8, r8)
     e00:	20000aa4 	.word	0x20000aa4
     e04:	00001fff 	.word	0x00001fff
     e08:	ffc00000 	.word	0xffc00000
     e0c:	41004000 	.word	0x41004000
     e10:	0000a502 	.word	0x0000a502
     e14:	0000a51a 	.word	0x0000a51a

00000e18 <nvm_get_parameters>:

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     e18:	4b15      	ldr	r3, [pc, #84]	; (e70 <nvm_get_parameters+0x58>)
     e1a:	2220      	movs	r2, #32
     e1c:	32ff      	adds	r2, #255	; 0xff
     e1e:	831a      	strh	r2, [r3, #24]

	/* Read out from the PARAM register */
	uint32_t param_reg = nvm_module->PARAM.reg;
     e20:	689b      	ldr	r3, [r3, #8]

	/* Mask out page size exponent and convert to a number of bytes */
	parameters->page_size =
			8 << ((param_reg & NVMCTRL_PARAM_PSZ_Msk) >> NVMCTRL_PARAM_PSZ_Pos);
     e22:	0359      	lsls	r1, r3, #13
     e24:	0f49      	lsrs	r1, r1, #29
     e26:	3a18      	subs	r2, #24
     e28:	3aff      	subs	r2, #255	; 0xff
     e2a:	408a      	lsls	r2, r1
	parameters->page_size =
     e2c:	7002      	strb	r2, [r0, #0]

	/* Mask out number of pages count */
	parameters->nvm_number_of_pages =
     e2e:	8043      	strh	r3, [r0, #2]
			(param_reg & NVMCTRL_PARAM_NVMP_Msk) >> NVMCTRL_PARAM_NVMP_Pos;

#ifdef FEATURE_NVM_RWWEE
	/* Mask out rwwee number of pages count */
	parameters->rww_eeprom_number_of_pages =
			(param_reg & NVMCTRL_PARAM_RWWEEP_Msk) >> NVMCTRL_PARAM_RWWEEP_Pos;
     e30:	0d1b      	lsrs	r3, r3, #20
	parameters->rww_eeprom_number_of_pages =
     e32:	8183      	strh	r3, [r0, #12]
#endif

	/* Read the current EEPROM fuse value from the USER row */
	uint16_t eeprom_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_EEPROM_SIZE_Pos / 16] &
     e34:	4b0f      	ldr	r3, [pc, #60]	; (e74 <nvm_get_parameters+0x5c>)
     e36:	881b      	ldrh	r3, [r3, #0]
	uint16_t eeprom_fuse_value =
     e38:	065b      	lsls	r3, r3, #25
     e3a:	0f5b      	lsrs	r3, r3, #29
			NVMCTRL_FUSES_EEPROM_SIZE_Msk) >> NVMCTRL_FUSES_EEPROM_SIZE_Pos;

	/* Translate the EEPROM fuse byte value to a number of NVM pages */
	if (eeprom_fuse_value == 7) {
     e3c:	2b07      	cmp	r3, #7
     e3e:	d010      	beq.n	e62 <nvm_get_parameters+0x4a>
		parameters->eeprom_number_of_pages = 0;
	}
	else {
		parameters->eeprom_number_of_pages =
				NVMCTRL_ROW_PAGES << (6 - eeprom_fuse_value);
     e40:	2206      	movs	r2, #6
     e42:	1ad2      	subs	r2, r2, r3
     e44:	2304      	movs	r3, #4
     e46:	4093      	lsls	r3, r2
		parameters->eeprom_number_of_pages =
     e48:	6043      	str	r3, [r0, #4]
	}

	/* Read the current BOOTSZ fuse value from the USER row */
	uint16_t boot_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_BOOTPROT_Pos / 16] &
     e4a:	4b0a      	ldr	r3, [pc, #40]	; (e74 <nvm_get_parameters+0x5c>)
     e4c:	881b      	ldrh	r3, [r3, #0]
	uint16_t boot_fuse_value =
     e4e:	2207      	movs	r2, #7
     e50:	4013      	ands	r3, r2
			NVMCTRL_FUSES_BOOTPROT_Msk) >> NVMCTRL_FUSES_BOOTPROT_Pos;

	/* Translate the BOOTSZ fuse byte value to a number of NVM pages */
	if (boot_fuse_value == 7) {
     e52:	2b07      	cmp	r3, #7
     e54:	d008      	beq.n	e68 <nvm_get_parameters+0x50>
		parameters->bootloader_number_of_pages = 0;
	}
	else {
		parameters->bootloader_number_of_pages =
				NVMCTRL_ROW_PAGES << (7 - boot_fuse_value);
     e56:	2207      	movs	r2, #7
     e58:	1ad2      	subs	r2, r2, r3
     e5a:	2304      	movs	r3, #4
     e5c:	4093      	lsls	r3, r2
		parameters->bootloader_number_of_pages =
     e5e:	6083      	str	r3, [r0, #8]
	}
}
     e60:	4770      	bx	lr
		parameters->eeprom_number_of_pages = 0;
     e62:	2300      	movs	r3, #0
     e64:	6043      	str	r3, [r0, #4]
     e66:	e7f0      	b.n	e4a <nvm_get_parameters+0x32>
		parameters->bootloader_number_of_pages = 0;
     e68:	2300      	movs	r3, #0
     e6a:	6083      	str	r3, [r0, #8]
     e6c:	e7f8      	b.n	e60 <nvm_get_parameters+0x48>
     e6e:	46c0      	nop			; (mov r8, r8)
     e70:	41004000 	.word	0x41004000
     e74:	00804000 	.word	0x00804000

00000e78 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     e78:	b500      	push	{lr}
     e7a:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
     e7c:	ab01      	add	r3, sp, #4
     e7e:	2280      	movs	r2, #128	; 0x80
     e80:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     e82:	780a      	ldrb	r2, [r1, #0]
     e84:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     e86:	784a      	ldrb	r2, [r1, #1]
     e88:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     e8a:	788a      	ldrb	r2, [r1, #2]
     e8c:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     e8e:	0019      	movs	r1, r3
     e90:	4b01      	ldr	r3, [pc, #4]	; (e98 <port_pin_set_config+0x20>)
     e92:	4798      	blx	r3
}
     e94:	b003      	add	sp, #12
     e96:	bd00      	pop	{pc}
     e98:	000028b1 	.word	0x000028b1

00000e9c <rtc_count_is_syncing>:
{
 	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     e9c:	6803      	ldr	r3, [r0, #0]

	if (rtc_module->MODE0.SYNCBUSY.reg) {
     e9e:	6918      	ldr	r0, [r3, #16]
     ea0:	1e43      	subs	r3, r0, #1
     ea2:	4198      	sbcs	r0, r3
     ea4:	b2c0      	uxtb	r0, r0
		return true;
	}

	return false;
}
     ea6:	4770      	bx	lr

00000ea8 <rtc_count_enable>:
 * module configuration parameters cannot be altered while the module is enabled.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_enable(struct rtc_module *const module)
{
     ea8:	b570      	push	{r4, r5, r6, lr}
     eaa:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     eac:	6806      	ldr	r6, [r0, #0]
     eae:	2204      	movs	r2, #4
     eb0:	4b08      	ldr	r3, [pc, #32]	; (ed4 <rtc_count_enable+0x2c>)
     eb2:	601a      	str	r2, [r3, #0]

#if RTC_COUNT_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
     eb4:	4d08      	ldr	r5, [pc, #32]	; (ed8 <rtc_count_enable+0x30>)
     eb6:	0020      	movs	r0, r4
     eb8:	47a8      	blx	r5
     eba:	2800      	cmp	r0, #0
     ebc:	d1fb      	bne.n	eb6 <rtc_count_enable+0xe>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_ENABLE;
     ebe:	8833      	ldrh	r3, [r6, #0]
     ec0:	2202      	movs	r2, #2
     ec2:	4313      	orrs	r3, r2
     ec4:	8033      	strh	r3, [r6, #0]

	while (rtc_count_is_syncing(module)) {
     ec6:	4d04      	ldr	r5, [pc, #16]	; (ed8 <rtc_count_enable+0x30>)
     ec8:	0020      	movs	r0, r4
     eca:	47a8      	blx	r5
     ecc:	2800      	cmp	r0, #0
     ece:	d1fb      	bne.n	ec8 <rtc_count_enable+0x20>
		/* Wait for synchronization */
	}
}
     ed0:	bd70      	pop	{r4, r5, r6, pc}
     ed2:	46c0      	nop			; (mov r8, r8)
     ed4:	e000e100 	.word	0xe000e100
     ed8:	00000e9d 	.word	0x00000e9d

00000edc <rtc_count_disable>:
 * Disables the RTC module.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_disable(struct rtc_module *const module)
{
     edc:	b570      	push	{r4, r5, r6, lr}
     ede:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     ee0:	6806      	ldr	r6, [r0, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     ee2:	2104      	movs	r1, #4
     ee4:	2380      	movs	r3, #128	; 0x80
     ee6:	4a0a      	ldr	r2, [pc, #40]	; (f10 <rtc_count_disable+0x34>)
     ee8:	50d1      	str	r1, [r2, r3]

#if RTC_COUNT_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
     eea:	4d0a      	ldr	r5, [pc, #40]	; (f14 <rtc_count_disable+0x38>)
     eec:	0020      	movs	r0, r4
     eee:	47a8      	blx	r5
     ef0:	2800      	cmp	r0, #0
     ef2:	d1fb      	bne.n	eec <rtc_count_disable+0x10>
		/* Wait for synchronization */
	}

	/* Disbale interrupt */
	rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTENCLR_MASK;
     ef4:	4b08      	ldr	r3, [pc, #32]	; (f18 <rtc_count_disable+0x3c>)
     ef6:	8133      	strh	r3, [r6, #8]
	/* Clear interrupt flag */
	rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_MASK;
     ef8:	81b3      	strh	r3, [r6, #12]

	/* Disable RTC module. */
	rtc_module->MODE0.CTRLA.reg &= ~RTC_MODE0_CTRLA_ENABLE;
     efa:	8833      	ldrh	r3, [r6, #0]
     efc:	2202      	movs	r2, #2
     efe:	4393      	bics	r3, r2
     f00:	8033      	strh	r3, [r6, #0]

	while (rtc_count_is_syncing(module)) {
     f02:	4d04      	ldr	r5, [pc, #16]	; (f14 <rtc_count_disable+0x38>)
     f04:	0020      	movs	r0, r4
     f06:	47a8      	blx	r5
     f08:	2800      	cmp	r0, #0
     f0a:	d1fb      	bne.n	f04 <rtc_count_disable+0x28>
		/* Wait for synchronization */
	}
}
     f0c:	bd70      	pop	{r4, r5, r6, pc}
     f0e:	46c0      	nop			; (mov r8, r8)
     f10:	e000e100 	.word	0xe000e100
     f14:	00000e9d 	.word	0x00000e9d
     f18:	ffff81ff 	.word	0xffff81ff

00000f1c <rtc_count_reset>:
 * Resets the RTC to hardware defaults.
 *
 * \param[in,out]  module  Pointer to the software instance struct
 */
void rtc_count_reset(struct rtc_module *const module)
{
     f1c:	b570      	push	{r4, r5, r6, lr}
     f1e:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     f20:	6806      	ldr	r6, [r0, #0]

	/* Disable module before reset. */
	rtc_count_disable(module);
     f22:	4b0a      	ldr	r3, [pc, #40]	; (f4c <rtc_count_reset+0x30>)
     f24:	4798      	blx	r3

#if RTC_COUNT_ASYNC == true
	module->registered_callback = 0;
     f26:	2300      	movs	r3, #0
     f28:	86a3      	strh	r3, [r4, #52]	; 0x34
	module->enabled_callback    = 0;
     f2a:	86e3      	strh	r3, [r4, #54]	; 0x36
#endif

	while (rtc_count_is_syncing(module)) {
     f2c:	4d08      	ldr	r5, [pc, #32]	; (f50 <rtc_count_reset+0x34>)
     f2e:	0020      	movs	r0, r4
     f30:	47a8      	blx	r5
     f32:	2800      	cmp	r0, #0
     f34:	d1fb      	bne.n	f2e <rtc_count_reset+0x12>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_SWRST;
     f36:	8833      	ldrh	r3, [r6, #0]
     f38:	2201      	movs	r2, #1
     f3a:	4313      	orrs	r3, r2
     f3c:	8033      	strh	r3, [r6, #0]

	while (rtc_count_is_syncing(module)) {
     f3e:	4d04      	ldr	r5, [pc, #16]	; (f50 <rtc_count_reset+0x34>)
     f40:	0020      	movs	r0, r4
     f42:	47a8      	blx	r5
     f44:	2800      	cmp	r0, #0
     f46:	d1fb      	bne.n	f40 <rtc_count_reset+0x24>
		/* Wait for synchronization */
	}
}
     f48:	bd70      	pop	{r4, r5, r6, pc}
     f4a:	46c0      	nop			; (mov r8, r8)
     f4c:	00000edd 	.word	0x00000edd
     f50:	00000e9d 	.word	0x00000e9d

00000f54 <rtc_count_set_count>:
 * \retval STATUS_ERR_INVALID_ARG  If invalid argument(s) were provided
 */
enum status_code rtc_count_set_count(
		struct rtc_module *const module,
		const uint32_t count_value)
{
     f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     f56:	0004      	movs	r4, r0
     f58:	000e      	movs	r6, r1
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     f5a:	6807      	ldr	r7, [r0, #0]

	while (rtc_count_is_syncing(module)) {
     f5c:	4d0c      	ldr	r5, [pc, #48]	; (f90 <rtc_count_set_count+0x3c>)
     f5e:	0020      	movs	r0, r4
     f60:	47a8      	blx	r5
     f62:	2800      	cmp	r0, #0
     f64:	d1fb      	bne.n	f5e <rtc_count_set_count+0xa>
		/* Wait for synchronization */
	}

	/* Set count according to mode */
	switch(module->mode){
     f66:	7923      	ldrb	r3, [r4, #4]
     f68:	2b00      	cmp	r3, #0
     f6a:	d009      	beq.n	f80 <rtc_count_set_count+0x2c>

			break;

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     f6c:	2017      	movs	r0, #23
	switch(module->mode){
     f6e:	2b01      	cmp	r3, #1
     f70:	d105      	bne.n	f7e <rtc_count_set_count+0x2a>
			rtc_module->MODE0.COUNT.reg = count_value;
     f72:	61be      	str	r6, [r7, #24]
	}

	while (rtc_count_is_syncing(module)) {
     f74:	4d06      	ldr	r5, [pc, #24]	; (f90 <rtc_count_set_count+0x3c>)
     f76:	0020      	movs	r0, r4
     f78:	47a8      	blx	r5
     f7a:	2800      	cmp	r0, #0
     f7c:	d1fb      	bne.n	f76 <rtc_count_set_count+0x22>
		/* Wait for synchronization */
	}
	return STATUS_OK;
}
     f7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if(count_value > 0xffff){
     f80:	4b04      	ldr	r3, [pc, #16]	; (f94 <rtc_count_set_count+0x40>)
				return STATUS_ERR_INVALID_ARG;
     f82:	2017      	movs	r0, #23
			if(count_value > 0xffff){
     f84:	429e      	cmp	r6, r3
     f86:	d8fa      	bhi.n	f7e <rtc_count_set_count+0x2a>
			rtc_module->MODE1.COUNT.reg = (uint32_t)count_value;
     f88:	b2b6      	uxth	r6, r6
     f8a:	833e      	strh	r6, [r7, #24]
			break;
     f8c:	e7f2      	b.n	f74 <rtc_count_set_count+0x20>
     f8e:	46c0      	nop			; (mov r8, r8)
     f90:	00000e9d 	.word	0x00000e9d
     f94:	0000ffff 	.word	0x0000ffff

00000f98 <rtc_count_get_count>:
 * Returns the current count value.
 *
 * \return The current counter value as a 32-bit unsigned integer.
 */
uint32_t rtc_count_get_count(struct rtc_module *const module)
{
     f98:	b570      	push	{r4, r5, r6, lr}
     f9a:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     f9c:	6806      	ldr	r6, [r0, #0]

	/* Initialize return value. */
	uint32_t ret_val;

	while (rtc_count_is_syncing(module)) {
     f9e:	4d08      	ldr	r5, [pc, #32]	; (fc0 <rtc_count_get_count+0x28>)
     fa0:	0020      	movs	r0, r4
     fa2:	47a8      	blx	r5
     fa4:	2800      	cmp	r0, #0
     fa6:	d1fb      	bne.n	fa0 <rtc_count_get_count+0x8>
		/* Wait for synchronization */
	}

	/* Read value based on mode. */
	switch (module->mode) {
     fa8:	7923      	ldrb	r3, [r4, #4]
     faa:	2b00      	cmp	r3, #0
     fac:	d004      	beq.n	fb8 <rtc_count_get_count+0x20>
			break;

		default:
			Assert(false);
			/* Counter not initialized. Assume counter value 0.*/
			ret_val = 0;
     fae:	2000      	movs	r0, #0
	switch (module->mode) {
     fb0:	2b01      	cmp	r3, #1
     fb2:	d100      	bne.n	fb6 <rtc_count_get_count+0x1e>
			ret_val = rtc_module->MODE0.COUNT.reg;
     fb4:	69b0      	ldr	r0, [r6, #24]
			break;
	}

	return ret_val;
}
     fb6:	bd70      	pop	{r4, r5, r6, pc}
			ret_val = (uint32_t)rtc_module->MODE1.COUNT.reg;
     fb8:	8b30      	ldrh	r0, [r6, #24]
     fba:	b280      	uxth	r0, r0
			break;
     fbc:	e7fb      	b.n	fb6 <rtc_count_get_count+0x1e>
     fbe:	46c0      	nop			; (mov r8, r8)
     fc0:	00000e9d 	.word	0x00000e9d

00000fc4 <rtc_count_set_compare>:
 */
enum status_code rtc_count_set_compare(
		struct rtc_module *const module,
		const uint32_t comp_value,
		const enum rtc_count_compare comp_index)
{
     fc4:	b5f0      	push	{r4, r5, r6, r7, lr}
     fc6:	b083      	sub	sp, #12
     fc8:	0004      	movs	r4, r0
     fca:	9101      	str	r1, [sp, #4]
     fcc:	0015      	movs	r5, r2
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     fce:	6806      	ldr	r6, [r0, #0]

	while (rtc_count_is_syncing(module)) {
     fd0:	4f13      	ldr	r7, [pc, #76]	; (1020 <rtc_count_set_compare+0x5c>)
     fd2:	0020      	movs	r0, r4
     fd4:	47b8      	blx	r7
     fd6:	2800      	cmp	r0, #0
     fd8:	d1fb      	bne.n	fd2 <rtc_count_set_compare+0xe>
		/* Wait for synchronization */
	}

	/* Set compare values based on operation mode. */
	switch (module->mode) {
     fda:	7923      	ldrb	r3, [r4, #4]
     fdc:	2b00      	cmp	r3, #0
     fde:	d00e      	beq.n	ffe <rtc_count_set_compare+0x3a>
     fe0:	2b01      	cmp	r3, #1
     fe2:	d119      	bne.n	1018 <rtc_count_set_compare+0x54>
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_COMP32_NUM) {
				return STATUS_ERR_INVALID_ARG;
     fe4:	3017      	adds	r0, #23
			if ((uint32_t)comp_index > RTC_COMP32_NUM) {
     fe6:	2d01      	cmp	r5, #1
     fe8:	d817      	bhi.n	101a <rtc_count_set_compare+0x56>
			}

			/* Set compare value for COMP. */
			rtc_module->MODE0.COMP[comp_index].reg = comp_value;
     fea:	3508      	adds	r5, #8
     fec:	00ad      	lsls	r5, r5, #2
     fee:	9b01      	ldr	r3, [sp, #4]
     ff0:	51ab      	str	r3, [r5, r6]
		default:
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
	}

	while (rtc_count_is_syncing(module)) {
     ff2:	4d0b      	ldr	r5, [pc, #44]	; (1020 <rtc_count_set_compare+0x5c>)
     ff4:	0020      	movs	r0, r4
     ff6:	47a8      	blx	r5
     ff8:	2800      	cmp	r0, #0
     ffa:	d1fb      	bne.n	ff4 <rtc_count_set_compare+0x30>
     ffc:	e00d      	b.n	101a <rtc_count_set_compare+0x56>
				return STATUS_ERR_INVALID_ARG;
     ffe:	2017      	movs	r0, #23
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP16) {
    1000:	2d02      	cmp	r5, #2
    1002:	d80a      	bhi.n	101a <rtc_count_set_compare+0x56>
			if (comp_value > 0xffff) {
    1004:	4b07      	ldr	r3, [pc, #28]	; (1024 <rtc_count_set_compare+0x60>)
    1006:	9a01      	ldr	r2, [sp, #4]
    1008:	429a      	cmp	r2, r3
    100a:	d806      	bhi.n	101a <rtc_count_set_compare+0x56>
			rtc_module->MODE1.COMP[comp_index].reg = comp_value & 0xffff;
    100c:	466b      	mov	r3, sp
    100e:	889b      	ldrh	r3, [r3, #4]
    1010:	3510      	adds	r5, #16
    1012:	006d      	lsls	r5, r5, #1
    1014:	53ab      	strh	r3, [r5, r6]
			break;
    1016:	e7ec      	b.n	ff2 <rtc_count_set_compare+0x2e>
			return STATUS_ERR_BAD_FORMAT;
    1018:	201a      	movs	r0, #26
		/* Wait for synchronization */
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
}
    101a:	b003      	add	sp, #12
    101c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    101e:	46c0      	nop			; (mov r8, r8)
    1020:	00000e9d 	.word	0x00000e9d
    1024:	0000ffff 	.word	0x0000ffff

00001028 <rtc_count_init>:
{
    1028:	b570      	push	{r4, r5, r6, lr}
    102a:	0004      	movs	r4, r0
    102c:	0015      	movs	r5, r2
	module->hw = hw;
    102e:	6001      	str	r1, [r0, #0]
			MCLK->APBAMASK.reg |= mask;
    1030:	4a1f      	ldr	r2, [pc, #124]	; (10b0 <rtc_count_init+0x88>)
    1032:	6951      	ldr	r1, [r2, #20]
    1034:	2380      	movs	r3, #128	; 0x80
    1036:	005b      	lsls	r3, r3, #1
    1038:	430b      	orrs	r3, r1
    103a:	6153      	str	r3, [r2, #20]
	OSC32KCTRL->RTCCTRL.reg = RTC_CLOCK_SOURCE;
    103c:	2205      	movs	r2, #5
    103e:	4b1d      	ldr	r3, [pc, #116]	; (10b4 <rtc_count_init+0x8c>)
    1040:	611a      	str	r2, [r3, #16]
	rtc_count_reset(module);
    1042:	4b1d      	ldr	r3, [pc, #116]	; (10b8 <rtc_count_init+0x90>)
    1044:	4798      	blx	r3
	module->mode                = config->mode;
    1046:	78ab      	ldrb	r3, [r5, #2]
    1048:	7123      	strb	r3, [r4, #4]
	_rtc_instance[0] = module;
    104a:	4b1c      	ldr	r3, [pc, #112]	; (10bc <rtc_count_init+0x94>)
    104c:	601c      	str	r4, [r3, #0]
	Rtc *const rtc_module = module->hw;
    104e:	6822      	ldr	r2, [r4, #0]
				    | (config->enable_read_sync << RTC_MODE0_CTRLA_COUNTSYNC_Pos)
    1050:	792b      	ldrb	r3, [r5, #4]
    1052:	03db      	lsls	r3, r3, #15
				    | config->prescaler;
    1054:	8829      	ldrh	r1, [r5, #0]
    1056:	430b      	orrs	r3, r1
    1058:	b29b      	uxth	r3, r3
	rtc_module->MODE0.CTRLA.reg = RTC_MODE0_CTRLA_MODE(0)
    105a:	8013      	strh	r3, [r2, #0]
	switch (config->mode) {
    105c:	78ab      	ldrb	r3, [r5, #2]
    105e:	2b00      	cmp	r3, #0
    1060:	d013      	beq.n	108a <rtc_count_init+0x62>
			return STATUS_ERR_INVALID_ARG;
    1062:	2017      	movs	r0, #23
	switch (config->mode) {
    1064:	2b01      	cmp	r3, #1
    1066:	d10f      	bne.n	1088 <rtc_count_init+0x60>
			rtc_module->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_MODE(0);
    1068:	8813      	ldrh	r3, [r2, #0]
    106a:	b29b      	uxth	r3, r3
    106c:	8013      	strh	r3, [r2, #0]
			if (config->clear_on_match) {
    106e:	78eb      	ldrb	r3, [r5, #3]
    1070:	2b00      	cmp	r3, #0
    1072:	d003      	beq.n	107c <rtc_count_init+0x54>
				rtc_module->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_MATCHCLR;
    1074:	8813      	ldrh	r3, [r2, #0]
    1076:	2180      	movs	r1, #128	; 0x80
    1078:	430b      	orrs	r3, r1
    107a:	8013      	strh	r3, [r2, #0]
				rtc_count_set_compare(module, config->compare_values[i],
    107c:	68a9      	ldr	r1, [r5, #8]
    107e:	2200      	movs	r2, #0
    1080:	0020      	movs	r0, r4
    1082:	4b0f      	ldr	r3, [pc, #60]	; (10c0 <rtc_count_init+0x98>)
    1084:	4798      	blx	r3
	return STATUS_OK;
    1086:	2000      	movs	r0, #0
}
    1088:	bd70      	pop	{r4, r5, r6, pc}
			rtc_module->MODE1.CTRLA.reg |= RTC_MODE1_CTRLA_MODE(1);
    108a:	8813      	ldrh	r3, [r2, #0]
    108c:	2104      	movs	r1, #4
    108e:	430b      	orrs	r3, r1
    1090:	8013      	strh	r3, [r2, #0]
			if (config->clear_on_match) {
    1092:	78eb      	ldrb	r3, [r5, #3]
				return STATUS_ERR_INVALID_ARG;
    1094:	2017      	movs	r0, #23
			if (config->clear_on_match) {
    1096:	2b00      	cmp	r3, #0
    1098:	d1f6      	bne.n	1088 <rtc_count_init+0x60>
				rtc_count_set_compare(module, config->compare_values[i],
    109a:	2200      	movs	r2, #0
    109c:	68a9      	ldr	r1, [r5, #8]
    109e:	0020      	movs	r0, r4
    10a0:	4e07      	ldr	r6, [pc, #28]	; (10c0 <rtc_count_init+0x98>)
    10a2:	47b0      	blx	r6
    10a4:	68e9      	ldr	r1, [r5, #12]
    10a6:	2201      	movs	r2, #1
    10a8:	0020      	movs	r0, r4
    10aa:	47b0      	blx	r6
	return STATUS_OK;
    10ac:	2000      	movs	r0, #0
    10ae:	e7eb      	b.n	1088 <rtc_count_init+0x60>
    10b0:	40000400 	.word	0x40000400
    10b4:	40001000 	.word	0x40001000
    10b8:	00000f1d 	.word	0x00000f1d
    10bc:	20001144 	.word	0x20001144
    10c0:	00000fc5 	.word	0x00000fc5

000010c4 <rtc_count_register_callback>:
{

	enum status_code status = STATUS_OK;

	/* Overflow callback */
	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW
    10c4:	2a0a      	cmp	r2, #10
    10c6:	d009      	beq.n	10dc <rtc_count_register_callback+0x18>
#ifdef FEATURE_RTC_TAMPER_DETECTION
		|| callback_type == RTC_COUNT_CALLBACK_TAMPER
#endif
		|| (callback_type >= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_0
    10c8:	2a07      	cmp	r2, #7
    10ca:	d907      	bls.n	10dc <rtc_count_register_callback+0x18>
			&& callback_type <= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_7)) {
		status = STATUS_OK;
	} else {
		/* Make sure callback type can be registered */
		switch (module->mode) {
    10cc:	7903      	ldrb	r3, [r0, #4]
    10ce:	2b00      	cmp	r3, #0
    10d0:	d010      	beq.n	10f4 <rtc_count_register_callback+0x30>
    10d2:	2b01      	cmp	r3, #1
    10d4:	d112      	bne.n	10fc <rtc_count_register_callback+0x38>
    10d6:	3316      	adds	r3, #22
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity for 32-bit mode. */
			if (callback_type > (RTC_COMP32_NUM + RTC_PER_NUM)) {
    10d8:	2a09      	cmp	r2, #9
    10da:	d809      	bhi.n	10f0 <rtc_count_register_callback+0x2c>
		}
	}

	if (status == STATUS_OK) {
		/* Register callback */
		module->callbacks[callback_type] = callback;
    10dc:	1c93      	adds	r3, r2, #2
    10de:	009b      	lsls	r3, r3, #2
    10e0:	5019      	str	r1, [r3, r0]
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
    10e2:	8e83      	ldrh	r3, [r0, #52]	; 0x34
    10e4:	2101      	movs	r1, #1
    10e6:	4091      	lsls	r1, r2
    10e8:	430b      	orrs	r3, r1
    10ea:	b29b      	uxth	r3, r3
    10ec:	8683      	strh	r3, [r0, #52]	; 0x34
    10ee:	2300      	movs	r3, #0
	}

	return status;
}
    10f0:	0018      	movs	r0, r3
    10f2:	4770      	bx	lr
    10f4:	2317      	movs	r3, #23
			if (callback_type > (RTC_NUM_OF_COMP16 + RTC_PER_NUM)) {
    10f6:	2a0a      	cmp	r2, #10
    10f8:	d8fa      	bhi.n	10f0 <rtc_count_register_callback+0x2c>
    10fa:	e7ef      	b.n	10dc <rtc_count_register_callback+0x18>
			status = STATUS_ERR_INVALID_ARG;
    10fc:	2317      	movs	r3, #23
    10fe:	e7f7      	b.n	10f0 <rtc_count_register_callback+0x2c>

00001100 <rtc_count_enable_callback>:
 * \param[in]     callback_type Callback type to enable
 */
void rtc_count_enable_callback(
		struct rtc_module *const module,
		enum rtc_count_callback callback_type)
{
    1100:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1102:	6802      	ldr	r2, [r0, #0]

	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW) {
    1104:	290a      	cmp	r1, #10
    1106:	d011      	beq.n	112c <rtc_count_enable_callback+0x2c>
		rtc_module->MODE0.INTENSET.reg = RTC_MODE0_INTFLAG_OVF;
#ifdef FEATURE_RTC_TAMPER_DETECTION
	} else if (callback_type == RTC_COUNT_CALLBACK_TAMPER) {
		rtc_module->MODE0.INTENSET.reg = RTC_MODE0_INTFLAG_TAMPER;
#endif
	} else if (callback_type >= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_0
    1108:	2907      	cmp	r1, #7
    110a:	d912      	bls.n	1132 <rtc_count_enable_callback+0x32>
			&& callback_type <= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_7) {
		rtc_module->MODE0.INTENSET.reg = RTC_MODE1_INTFLAG_PER(1 << callback_type);
	}else {
		rtc_module->MODE0.INTENSET.reg = RTC_MODE1_INTFLAG_CMP(1 << (callback_type - RTC_PER_NUM));
    110c:	2380      	movs	r3, #128	; 0x80
    110e:	005b      	lsls	r3, r3, #1
    1110:	000c      	movs	r4, r1
    1112:	3c08      	subs	r4, #8
    1114:	40a3      	lsls	r3, r4
    1116:	24c0      	movs	r4, #192	; 0xc0
    1118:	00a4      	lsls	r4, r4, #2
    111a:	4023      	ands	r3, r4
    111c:	8153      	strh	r3, [r2, #10]
	}
	/* Mark callback as enabled. */
	module->enabled_callback |= (1 << callback_type);
    111e:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
    1120:	2201      	movs	r2, #1
    1122:	408a      	lsls	r2, r1
    1124:	4313      	orrs	r3, r2
    1126:	b29b      	uxth	r3, r3
    1128:	86c3      	strh	r3, [r0, #54]	; 0x36
}
    112a:	bd10      	pop	{r4, pc}
		rtc_module->MODE0.INTENSET.reg = RTC_MODE0_INTFLAG_OVF;
    112c:	4b04      	ldr	r3, [pc, #16]	; (1140 <rtc_count_enable_callback+0x40>)
    112e:	8153      	strh	r3, [r2, #10]
    1130:	e7f5      	b.n	111e <rtc_count_enable_callback+0x1e>
		rtc_module->MODE0.INTENSET.reg = RTC_MODE1_INTFLAG_PER(1 << callback_type);
    1132:	2401      	movs	r4, #1
    1134:	408c      	lsls	r4, r1
    1136:	23ff      	movs	r3, #255	; 0xff
    1138:	4023      	ands	r3, r4
    113a:	8153      	strh	r3, [r2, #10]
    113c:	e7ef      	b.n	111e <rtc_count_enable_callback+0x1e>
    113e:	46c0      	nop			; (mov r8, r8)
    1140:	ffff8000 	.word	0xffff8000

00001144 <rtc_count_disable_callback>:
 * \param[in]     callback_type Callback type to disable
 */
void rtc_count_disable_callback(
		struct rtc_module *const module,
		enum rtc_count_callback callback_type)
{
    1144:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1146:	6802      	ldr	r2, [r0, #0]

	/* Disable interrupt */
	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW) {
    1148:	290a      	cmp	r1, #10
    114a:	d010      	beq.n	116e <rtc_count_disable_callback+0x2a>
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTFLAG_OVF;
#ifdef FEATURE_RTC_TAMPER_DETECTION
	} else if (callback_type == RTC_COUNT_CALLBACK_TAMPER) {
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTFLAG_TAMPER;
#endif
	} else if(callback_type >= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_0
    114c:	2907      	cmp	r1, #7
    114e:	d911      	bls.n	1174 <rtc_count_disable_callback+0x30>
			&& callback_type <= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_7){
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE1_INTFLAG_PER(1 << callback_type);;
	}else {
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE1_INTFLAG_CMP(1 << (callback_type - RTC_PER_NUM));
    1150:	2380      	movs	r3, #128	; 0x80
    1152:	005b      	lsls	r3, r3, #1
    1154:	000c      	movs	r4, r1
    1156:	3c08      	subs	r4, #8
    1158:	40a3      	lsls	r3, r4
    115a:	24c0      	movs	r4, #192	; 0xc0
    115c:	00a4      	lsls	r4, r4, #2
    115e:	4023      	ands	r3, r4
    1160:	8113      	strh	r3, [r2, #8]
	}

	/* Mark callback as disabled. */
	module->enabled_callback &= ~(1 << callback_type);
    1162:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
    1164:	2201      	movs	r2, #1
    1166:	408a      	lsls	r2, r1
    1168:	4393      	bics	r3, r2
    116a:	86c3      	strh	r3, [r0, #54]	; 0x36
}
    116c:	bd10      	pop	{r4, pc}
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTFLAG_OVF;
    116e:	4b04      	ldr	r3, [pc, #16]	; (1180 <rtc_count_disable_callback+0x3c>)
    1170:	8113      	strh	r3, [r2, #8]
    1172:	e7f6      	b.n	1162 <rtc_count_disable_callback+0x1e>
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE1_INTFLAG_PER(1 << callback_type);;
    1174:	2401      	movs	r4, #1
    1176:	408c      	lsls	r4, r1
    1178:	23ff      	movs	r3, #255	; 0xff
    117a:	4023      	ands	r3, r4
    117c:	8113      	strh	r3, [r2, #8]
    117e:	e7f0      	b.n	1162 <rtc_count_disable_callback+0x1e>
    1180:	ffff8000 	.word	0xffff8000

00001184 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
    1184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1186:	46de      	mov	lr, fp
    1188:	4657      	mov	r7, sl
    118a:	464e      	mov	r6, r9
    118c:	4645      	mov	r5, r8
    118e:	b5e0      	push	{r5, r6, r7, lr}
	struct rtc_module *module = _rtc_instance[instance_index];
    1190:	4b2b      	ldr	r3, [pc, #172]	; (1240 <RTC_Handler+0xbc>)
    1192:	681b      	ldr	r3, [r3, #0]
    1194:	469a      	mov	sl, r3
	Rtc *const rtc_module = module->hw;
    1196:	681e      	ldr	r6, [r3, #0]
	uint16_t callback_mask = module->enabled_callback;
    1198:	8edb      	ldrh	r3, [r3, #54]	; 0x36
	callback_mask &= module->registered_callback;
    119a:	4652      	mov	r2, sl
    119c:	8e92      	ldrh	r2, [r2, #52]	; 0x34
    119e:	401a      	ands	r2, r3
    11a0:	4690      	mov	r8, r2
	uint16_t interrupt_status = rtc_module->MODE0.INTFLAG.reg;
    11a2:	89b2      	ldrh	r2, [r6, #12]
	interrupt_status &= rtc_module->MODE0.INTENSET.reg;
    11a4:	8973      	ldrh	r3, [r6, #10]
    11a6:	4013      	ands	r3, r2
	if (interrupt_status & RTC_MODE0_INTFLAG_OVF) {
    11a8:	b21a      	sxth	r2, r3
    11aa:	2a00      	cmp	r2, #0
    11ac:	db08      	blt.n	11c0 <RTC_Handler+0x3c>
    11ae:	27ff      	movs	r7, #255	; 0xff
    11b0:	401f      	ands	r7, r3
	} else if (interrupt_status & RTC_MODE1_INTFLAG_PER(0xff)) {
    11b2:	d02a      	beq.n	120a <RTC_Handler+0x86>
    11b4:	2400      	movs	r4, #0
			if ((interrupt_status & RTC_MODE1_INTFLAG_PER(1 << i))
    11b6:	2301      	movs	r3, #1
    11b8:	4699      	mov	r9, r3
			rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_PER(1<<i);
    11ba:	33fe      	adds	r3, #254	; 0xfe
    11bc:	469b      	mov	fp, r3
    11be:	e014      	b.n	11ea <RTC_Handler+0x66>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_OVERFLOW)) {
    11c0:	4643      	mov	r3, r8
    11c2:	055b      	lsls	r3, r3, #21
    11c4:	d407      	bmi.n	11d6 <RTC_Handler+0x52>
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_OVF;
    11c6:	4b1f      	ldr	r3, [pc, #124]	; (1244 <RTC_Handler+0xc0>)
    11c8:	81b3      	strh	r3, [r6, #12]
	_rtc_interrupt_handler(0);
}
    11ca:	bc3c      	pop	{r2, r3, r4, r5}
    11cc:	4690      	mov	r8, r2
    11ce:	4699      	mov	r9, r3
    11d0:	46a2      	mov	sl, r4
    11d2:	46ab      	mov	fp, r5
    11d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			module->callbacks[RTC_COUNT_CALLBACK_OVERFLOW]();
    11d6:	4653      	mov	r3, sl
    11d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    11da:	4798      	blx	r3
    11dc:	e7f3      	b.n	11c6 <RTC_Handler+0x42>
			rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_PER(1<<i);
    11de:	465b      	mov	r3, fp
    11e0:	401d      	ands	r5, r3
    11e2:	81b5      	strh	r5, [r6, #12]
    11e4:	3401      	adds	r4, #1
		for ( i = 0;i < RTC_PER_NUM;i++) {
    11e6:	2c08      	cmp	r4, #8
    11e8:	d0ef      	beq.n	11ca <RTC_Handler+0x46>
			if ((interrupt_status & RTC_MODE1_INTFLAG_PER(1 << i))
    11ea:	0023      	movs	r3, r4
    11ec:	464d      	mov	r5, r9
    11ee:	40a5      	lsls	r5, r4
    11f0:	422f      	tst	r7, r5
    11f2:	d0f4      	beq.n	11de <RTC_Handler+0x5a>
			  && (callback_mask & (1 << i))) {
    11f4:	4642      	mov	r2, r8
    11f6:	4122      	asrs	r2, r4
    11f8:	4649      	mov	r1, r9
    11fa:	4211      	tst	r1, r2
    11fc:	d0ef      	beq.n	11de <RTC_Handler+0x5a>
				module->callbacks[i]();
    11fe:	3302      	adds	r3, #2
    1200:	009b      	lsls	r3, r3, #2
    1202:	4652      	mov	r2, sl
    1204:	589b      	ldr	r3, [r3, r2]
    1206:	4798      	blx	r3
    1208:	e7e9      	b.n	11de <RTC_Handler+0x5a>
	}else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 0)) {
    120a:	05da      	lsls	r2, r3, #23
    120c:	d50a      	bpl.n	1224 <RTC_Handler+0xa0>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_0)) {
    120e:	4643      	mov	r3, r8
    1210:	05db      	lsls	r3, r3, #23
    1212:	d403      	bmi.n	121c <RTC_Handler+0x98>
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 0);
    1214:	2380      	movs	r3, #128	; 0x80
    1216:	005b      	lsls	r3, r3, #1
    1218:	81b3      	strh	r3, [r6, #12]
    121a:	e7d6      	b.n	11ca <RTC_Handler+0x46>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_0]();
    121c:	4653      	mov	r3, sl
    121e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1220:	4798      	blx	r3
    1222:	e7f7      	b.n	1214 <RTC_Handler+0x90>
	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 1)) {
    1224:	059b      	lsls	r3, r3, #22
    1226:	d5d0      	bpl.n	11ca <RTC_Handler+0x46>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_1)) {
    1228:	4643      	mov	r3, r8
    122a:	059b      	lsls	r3, r3, #22
    122c:	d403      	bmi.n	1236 <RTC_Handler+0xb2>
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 1);
    122e:	2380      	movs	r3, #128	; 0x80
    1230:	009b      	lsls	r3, r3, #2
    1232:	81b3      	strh	r3, [r6, #12]
}
    1234:	e7c9      	b.n	11ca <RTC_Handler+0x46>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_1]();
    1236:	4653      	mov	r3, sl
    1238:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    123a:	4798      	blx	r3
    123c:	e7f7      	b.n	122e <RTC_Handler+0xaa>
    123e:	46c0      	nop			; (mov r8, r8)
    1240:	20001144 	.word	0x20001144
    1244:	ffff8000 	.word	0xffff8000

00001248 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    1248:	b5f0      	push	{r4, r5, r6, r7, lr}
    124a:	46de      	mov	lr, fp
    124c:	4657      	mov	r7, sl
    124e:	464e      	mov	r6, r9
    1250:	4645      	mov	r5, r8
    1252:	b5e0      	push	{r5, r6, r7, lr}
    1254:	b087      	sub	sp, #28
    1256:	4680      	mov	r8, r0
    1258:	9104      	str	r1, [sp, #16]
    125a:	0016      	movs	r6, r2
    125c:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    125e:	2200      	movs	r2, #0
    1260:	2300      	movs	r3, #0
    1262:	2100      	movs	r1, #0
    1264:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
    1266:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    1268:	2001      	movs	r0, #1
    126a:	0021      	movs	r1, r4
    126c:	9600      	str	r6, [sp, #0]
    126e:	9701      	str	r7, [sp, #4]
    1270:	465c      	mov	r4, fp
    1272:	9403      	str	r4, [sp, #12]
    1274:	4644      	mov	r4, r8
    1276:	9405      	str	r4, [sp, #20]
    1278:	e013      	b.n	12a2 <long_division+0x5a>
    127a:	2420      	movs	r4, #32
    127c:	1a64      	subs	r4, r4, r1
    127e:	0005      	movs	r5, r0
    1280:	40e5      	lsrs	r5, r4
    1282:	46a8      	mov	r8, r5
    1284:	e014      	b.n	12b0 <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
    1286:	9c00      	ldr	r4, [sp, #0]
    1288:	9d01      	ldr	r5, [sp, #4]
    128a:	1b12      	subs	r2, r2, r4
    128c:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    128e:	465c      	mov	r4, fp
    1290:	464d      	mov	r5, r9
    1292:	432c      	orrs	r4, r5
    1294:	46a3      	mov	fp, r4
    1296:	9c03      	ldr	r4, [sp, #12]
    1298:	4645      	mov	r5, r8
    129a:	432c      	orrs	r4, r5
    129c:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
    129e:	3901      	subs	r1, #1
    12a0:	d325      	bcc.n	12ee <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
    12a2:	2420      	movs	r4, #32
    12a4:	4264      	negs	r4, r4
    12a6:	190c      	adds	r4, r1, r4
    12a8:	d4e7      	bmi.n	127a <long_division+0x32>
    12aa:	0005      	movs	r5, r0
    12ac:	40a5      	lsls	r5, r4
    12ae:	46a8      	mov	r8, r5
    12b0:	0004      	movs	r4, r0
    12b2:	408c      	lsls	r4, r1
    12b4:	46a1      	mov	r9, r4
		r = r << 1;
    12b6:	1892      	adds	r2, r2, r2
    12b8:	415b      	adcs	r3, r3
    12ba:	0014      	movs	r4, r2
    12bc:	001d      	movs	r5, r3
		if (n & bit_shift) {
    12be:	9e05      	ldr	r6, [sp, #20]
    12c0:	464f      	mov	r7, r9
    12c2:	403e      	ands	r6, r7
    12c4:	46b4      	mov	ip, r6
    12c6:	9e04      	ldr	r6, [sp, #16]
    12c8:	4647      	mov	r7, r8
    12ca:	403e      	ands	r6, r7
    12cc:	46b2      	mov	sl, r6
    12ce:	4666      	mov	r6, ip
    12d0:	4657      	mov	r7, sl
    12d2:	433e      	orrs	r6, r7
    12d4:	d003      	beq.n	12de <long_division+0x96>
			r |= 0x01;
    12d6:	0006      	movs	r6, r0
    12d8:	4326      	orrs	r6, r4
    12da:	0032      	movs	r2, r6
    12dc:	002b      	movs	r3, r5
		if (r >= d) {
    12de:	9c00      	ldr	r4, [sp, #0]
    12e0:	9d01      	ldr	r5, [sp, #4]
    12e2:	429d      	cmp	r5, r3
    12e4:	d8db      	bhi.n	129e <long_division+0x56>
    12e6:	d1ce      	bne.n	1286 <long_division+0x3e>
    12e8:	4294      	cmp	r4, r2
    12ea:	d8d8      	bhi.n	129e <long_division+0x56>
    12ec:	e7cb      	b.n	1286 <long_division+0x3e>
    12ee:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
    12f0:	4658      	mov	r0, fp
    12f2:	0019      	movs	r1, r3
    12f4:	b007      	add	sp, #28
    12f6:	bc3c      	pop	{r2, r3, r4, r5}
    12f8:	4690      	mov	r8, r2
    12fa:	4699      	mov	r9, r3
    12fc:	46a2      	mov	sl, r4
    12fe:	46ab      	mov	fp, r5
    1300:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001302 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    1302:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    1304:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1306:	2340      	movs	r3, #64	; 0x40
    1308:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
    130a:	4281      	cmp	r1, r0
    130c:	d202      	bcs.n	1314 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
    130e:	0018      	movs	r0, r3
    1310:	bd10      	pop	{r4, pc}
		baud_calculated++;
    1312:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
    1314:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    1316:	1c63      	adds	r3, r4, #1
    1318:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
    131a:	4288      	cmp	r0, r1
    131c:	d9f9      	bls.n	1312 <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    131e:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
    1320:	2cff      	cmp	r4, #255	; 0xff
    1322:	d8f4      	bhi.n	130e <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
    1324:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    1326:	2300      	movs	r3, #0
    1328:	e7f1      	b.n	130e <_sercom_get_sync_baud_val+0xc>
	...

0000132c <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    132c:	b5f0      	push	{r4, r5, r6, r7, lr}
    132e:	b083      	sub	sp, #12
    1330:	000f      	movs	r7, r1
    1332:	0016      	movs	r6, r2
    1334:	aa08      	add	r2, sp, #32
    1336:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    1338:	0004      	movs	r4, r0
    133a:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    133c:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
    133e:	42bc      	cmp	r4, r7
    1340:	d902      	bls.n	1348 <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
    1342:	0010      	movs	r0, r2
    1344:	b003      	add	sp, #12
    1346:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    1348:	2b00      	cmp	r3, #0
    134a:	d114      	bne.n	1376 <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    134c:	0002      	movs	r2, r0
    134e:	0008      	movs	r0, r1
    1350:	2100      	movs	r1, #0
    1352:	4c19      	ldr	r4, [pc, #100]	; (13b8 <_sercom_get_async_baud_val+0x8c>)
    1354:	47a0      	blx	r4
    1356:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
    1358:	003a      	movs	r2, r7
    135a:	2300      	movs	r3, #0
    135c:	2000      	movs	r0, #0
    135e:	4c17      	ldr	r4, [pc, #92]	; (13bc <_sercom_get_async_baud_val+0x90>)
    1360:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
    1362:	2200      	movs	r2, #0
    1364:	2301      	movs	r3, #1
    1366:	1a12      	subs	r2, r2, r0
    1368:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    136a:	0c12      	lsrs	r2, r2, #16
    136c:	041b      	lsls	r3, r3, #16
    136e:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
    1370:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
    1372:	2200      	movs	r2, #0
    1374:	e7e5      	b.n	1342 <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
    1376:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    1378:	2b01      	cmp	r3, #1
    137a:	d1f9      	bne.n	1370 <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
    137c:	000a      	movs	r2, r1
    137e:	2300      	movs	r3, #0
    1380:	2100      	movs	r1, #0
    1382:	4c0d      	ldr	r4, [pc, #52]	; (13b8 <_sercom_get_async_baud_val+0x8c>)
    1384:	47a0      	blx	r4
    1386:	0002      	movs	r2, r0
    1388:	000b      	movs	r3, r1
    138a:	9200      	str	r2, [sp, #0]
    138c:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
    138e:	0038      	movs	r0, r7
    1390:	2100      	movs	r1, #0
    1392:	4c0a      	ldr	r4, [pc, #40]	; (13bc <_sercom_get_async_baud_val+0x90>)
    1394:	47a0      	blx	r4
    1396:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
    1398:	2380      	movs	r3, #128	; 0x80
    139a:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    139c:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
    139e:	4298      	cmp	r0, r3
    13a0:	d8cf      	bhi.n	1342 <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
    13a2:	0f79      	lsrs	r1, r7, #29
    13a4:	00f8      	lsls	r0, r7, #3
    13a6:	9a00      	ldr	r2, [sp, #0]
    13a8:	9b01      	ldr	r3, [sp, #4]
    13aa:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
    13ac:	00ea      	lsls	r2, r5, #3
    13ae:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
    13b0:	b2d2      	uxtb	r2, r2
    13b2:	0352      	lsls	r2, r2, #13
    13b4:	432a      	orrs	r2, r5
    13b6:	e7db      	b.n	1370 <_sercom_get_async_baud_val+0x44>
    13b8:	00011bf9 	.word	0x00011bf9
    13bc:	00001249 	.word	0x00001249

000013c0 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    13c0:	b510      	push	{r4, lr}
    13c2:	b082      	sub	sp, #8
    13c4:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    13c6:	4b0e      	ldr	r3, [pc, #56]	; (1400 <sercom_set_gclk_generator+0x40>)
    13c8:	781b      	ldrb	r3, [r3, #0]
    13ca:	2b00      	cmp	r3, #0
    13cc:	d007      	beq.n	13de <sercom_set_gclk_generator+0x1e>
    13ce:	2900      	cmp	r1, #0
    13d0:	d105      	bne.n	13de <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    13d2:	4b0b      	ldr	r3, [pc, #44]	; (1400 <sercom_set_gclk_generator+0x40>)
    13d4:	785b      	ldrb	r3, [r3, #1]
    13d6:	4283      	cmp	r3, r0
    13d8:	d010      	beq.n	13fc <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    13da:	201d      	movs	r0, #29
    13dc:	e00c      	b.n	13f8 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    13de:	a901      	add	r1, sp, #4
    13e0:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    13e2:	2011      	movs	r0, #17
    13e4:	4b07      	ldr	r3, [pc, #28]	; (1404 <sercom_set_gclk_generator+0x44>)
    13e6:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    13e8:	2011      	movs	r0, #17
    13ea:	4b07      	ldr	r3, [pc, #28]	; (1408 <sercom_set_gclk_generator+0x48>)
    13ec:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    13ee:	4b04      	ldr	r3, [pc, #16]	; (1400 <sercom_set_gclk_generator+0x40>)
    13f0:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    13f2:	2201      	movs	r2, #1
    13f4:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    13f6:	2000      	movs	r0, #0
}
    13f8:	b002      	add	sp, #8
    13fa:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    13fc:	2000      	movs	r0, #0
    13fe:	e7fb      	b.n	13f8 <sercom_set_gclk_generator+0x38>
    1400:	20000aac 	.word	0x20000aac
    1404:	000027b5 	.word	0x000027b5
    1408:	00002745 	.word	0x00002745

0000140c <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    140c:	4b3c      	ldr	r3, [pc, #240]	; (1500 <_sercom_get_default_pad+0xf4>)
    140e:	4298      	cmp	r0, r3
    1410:	d032      	beq.n	1478 <_sercom_get_default_pad+0x6c>
    1412:	d90a      	bls.n	142a <_sercom_get_default_pad+0x1e>
    1414:	4b3b      	ldr	r3, [pc, #236]	; (1504 <_sercom_get_default_pad+0xf8>)
    1416:	4298      	cmp	r0, r3
    1418:	d04e      	beq.n	14b8 <_sercom_get_default_pad+0xac>
    141a:	4b3b      	ldr	r3, [pc, #236]	; (1508 <_sercom_get_default_pad+0xfc>)
    141c:	4298      	cmp	r0, r3
    141e:	d055      	beq.n	14cc <_sercom_get_default_pad+0xc0>
    1420:	4b3a      	ldr	r3, [pc, #232]	; (150c <_sercom_get_default_pad+0x100>)
    1422:	4298      	cmp	r0, r3
    1424:	d038      	beq.n	1498 <_sercom_get_default_pad+0x8c>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    1426:	2000      	movs	r0, #0
}
    1428:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    142a:	2384      	movs	r3, #132	; 0x84
    142c:	05db      	lsls	r3, r3, #23
    142e:	4298      	cmp	r0, r3
    1430:	d00c      	beq.n	144c <_sercom_get_default_pad+0x40>
    1432:	4b37      	ldr	r3, [pc, #220]	; (1510 <_sercom_get_default_pad+0x104>)
    1434:	4298      	cmp	r0, r3
    1436:	d1f6      	bne.n	1426 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1438:	2901      	cmp	r1, #1
    143a:	d017      	beq.n	146c <_sercom_get_default_pad+0x60>
    143c:	2900      	cmp	r1, #0
    143e:	d057      	beq.n	14f0 <_sercom_get_default_pad+0xe4>
    1440:	2902      	cmp	r1, #2
    1442:	d015      	beq.n	1470 <_sercom_get_default_pad+0x64>
    1444:	2903      	cmp	r1, #3
    1446:	d015      	beq.n	1474 <_sercom_get_default_pad+0x68>
	return 0;
    1448:	2000      	movs	r0, #0
    144a:	e7ed      	b.n	1428 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    144c:	2901      	cmp	r1, #1
    144e:	d007      	beq.n	1460 <_sercom_get_default_pad+0x54>
    1450:	2900      	cmp	r1, #0
    1452:	d04b      	beq.n	14ec <_sercom_get_default_pad+0xe0>
    1454:	2902      	cmp	r1, #2
    1456:	d005      	beq.n	1464 <_sercom_get_default_pad+0x58>
    1458:	2903      	cmp	r1, #3
    145a:	d005      	beq.n	1468 <_sercom_get_default_pad+0x5c>
	return 0;
    145c:	2000      	movs	r0, #0
    145e:	e7e3      	b.n	1428 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1460:	482c      	ldr	r0, [pc, #176]	; (1514 <_sercom_get_default_pad+0x108>)
    1462:	e7e1      	b.n	1428 <_sercom_get_default_pad+0x1c>
    1464:	482c      	ldr	r0, [pc, #176]	; (1518 <_sercom_get_default_pad+0x10c>)
    1466:	e7df      	b.n	1428 <_sercom_get_default_pad+0x1c>
    1468:	482c      	ldr	r0, [pc, #176]	; (151c <_sercom_get_default_pad+0x110>)
    146a:	e7dd      	b.n	1428 <_sercom_get_default_pad+0x1c>
    146c:	482c      	ldr	r0, [pc, #176]	; (1520 <_sercom_get_default_pad+0x114>)
    146e:	e7db      	b.n	1428 <_sercom_get_default_pad+0x1c>
    1470:	482c      	ldr	r0, [pc, #176]	; (1524 <_sercom_get_default_pad+0x118>)
    1472:	e7d9      	b.n	1428 <_sercom_get_default_pad+0x1c>
    1474:	482c      	ldr	r0, [pc, #176]	; (1528 <_sercom_get_default_pad+0x11c>)
    1476:	e7d7      	b.n	1428 <_sercom_get_default_pad+0x1c>
    1478:	2901      	cmp	r1, #1
    147a:	d007      	beq.n	148c <_sercom_get_default_pad+0x80>
    147c:	2900      	cmp	r1, #0
    147e:	d039      	beq.n	14f4 <_sercom_get_default_pad+0xe8>
    1480:	2902      	cmp	r1, #2
    1482:	d005      	beq.n	1490 <_sercom_get_default_pad+0x84>
    1484:	2903      	cmp	r1, #3
    1486:	d005      	beq.n	1494 <_sercom_get_default_pad+0x88>
	return 0;
    1488:	2000      	movs	r0, #0
    148a:	e7cd      	b.n	1428 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    148c:	4827      	ldr	r0, [pc, #156]	; (152c <_sercom_get_default_pad+0x120>)
    148e:	e7cb      	b.n	1428 <_sercom_get_default_pad+0x1c>
    1490:	4827      	ldr	r0, [pc, #156]	; (1530 <_sercom_get_default_pad+0x124>)
    1492:	e7c9      	b.n	1428 <_sercom_get_default_pad+0x1c>
    1494:	4827      	ldr	r0, [pc, #156]	; (1534 <_sercom_get_default_pad+0x128>)
    1496:	e7c7      	b.n	1428 <_sercom_get_default_pad+0x1c>
    1498:	2901      	cmp	r1, #1
    149a:	d007      	beq.n	14ac <_sercom_get_default_pad+0xa0>
    149c:	2900      	cmp	r1, #0
    149e:	d02b      	beq.n	14f8 <_sercom_get_default_pad+0xec>
    14a0:	2902      	cmp	r1, #2
    14a2:	d005      	beq.n	14b0 <_sercom_get_default_pad+0xa4>
    14a4:	2903      	cmp	r1, #3
    14a6:	d005      	beq.n	14b4 <_sercom_get_default_pad+0xa8>
	return 0;
    14a8:	2000      	movs	r0, #0
    14aa:	e7bd      	b.n	1428 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    14ac:	4822      	ldr	r0, [pc, #136]	; (1538 <_sercom_get_default_pad+0x12c>)
    14ae:	e7bb      	b.n	1428 <_sercom_get_default_pad+0x1c>
    14b0:	4822      	ldr	r0, [pc, #136]	; (153c <_sercom_get_default_pad+0x130>)
    14b2:	e7b9      	b.n	1428 <_sercom_get_default_pad+0x1c>
    14b4:	4822      	ldr	r0, [pc, #136]	; (1540 <_sercom_get_default_pad+0x134>)
    14b6:	e7b7      	b.n	1428 <_sercom_get_default_pad+0x1c>
    14b8:	2902      	cmp	r1, #2
    14ba:	d003      	beq.n	14c4 <_sercom_get_default_pad+0xb8>
    14bc:	2903      	cmp	r1, #3
    14be:	d003      	beq.n	14c8 <_sercom_get_default_pad+0xbc>
    14c0:	2000      	movs	r0, #0
    14c2:	e7b1      	b.n	1428 <_sercom_get_default_pad+0x1c>
    14c4:	481f      	ldr	r0, [pc, #124]	; (1544 <_sercom_get_default_pad+0x138>)
    14c6:	e7af      	b.n	1428 <_sercom_get_default_pad+0x1c>
    14c8:	481f      	ldr	r0, [pc, #124]	; (1548 <_sercom_get_default_pad+0x13c>)
    14ca:	e7ad      	b.n	1428 <_sercom_get_default_pad+0x1c>
    14cc:	2901      	cmp	r1, #1
    14ce:	d007      	beq.n	14e0 <_sercom_get_default_pad+0xd4>
    14d0:	2900      	cmp	r1, #0
    14d2:	d013      	beq.n	14fc <_sercom_get_default_pad+0xf0>
    14d4:	2902      	cmp	r1, #2
    14d6:	d005      	beq.n	14e4 <_sercom_get_default_pad+0xd8>
    14d8:	2903      	cmp	r1, #3
    14da:	d005      	beq.n	14e8 <_sercom_get_default_pad+0xdc>
	return 0;
    14dc:	2000      	movs	r0, #0
    14de:	e7a3      	b.n	1428 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    14e0:	481a      	ldr	r0, [pc, #104]	; (154c <_sercom_get_default_pad+0x140>)
    14e2:	e7a1      	b.n	1428 <_sercom_get_default_pad+0x1c>
    14e4:	481a      	ldr	r0, [pc, #104]	; (1550 <_sercom_get_default_pad+0x144>)
    14e6:	e79f      	b.n	1428 <_sercom_get_default_pad+0x1c>
    14e8:	481a      	ldr	r0, [pc, #104]	; (1554 <_sercom_get_default_pad+0x148>)
    14ea:	e79d      	b.n	1428 <_sercom_get_default_pad+0x1c>
    14ec:	481a      	ldr	r0, [pc, #104]	; (1558 <_sercom_get_default_pad+0x14c>)
    14ee:	e79b      	b.n	1428 <_sercom_get_default_pad+0x1c>
    14f0:	2003      	movs	r0, #3
    14f2:	e799      	b.n	1428 <_sercom_get_default_pad+0x1c>
    14f4:	4819      	ldr	r0, [pc, #100]	; (155c <_sercom_get_default_pad+0x150>)
    14f6:	e797      	b.n	1428 <_sercom_get_default_pad+0x1c>
    14f8:	4819      	ldr	r0, [pc, #100]	; (1560 <_sercom_get_default_pad+0x154>)
    14fa:	e795      	b.n	1428 <_sercom_get_default_pad+0x1c>
    14fc:	4819      	ldr	r0, [pc, #100]	; (1564 <_sercom_get_default_pad+0x158>)
    14fe:	e793      	b.n	1428 <_sercom_get_default_pad+0x1c>
    1500:	42000800 	.word	0x42000800
    1504:	42001000 	.word	0x42001000
    1508:	43000400 	.word	0x43000400
    150c:	42000c00 	.word	0x42000c00
    1510:	42000400 	.word	0x42000400
    1514:	00050003 	.word	0x00050003
    1518:	00060003 	.word	0x00060003
    151c:	00070003 	.word	0x00070003
    1520:	00010003 	.word	0x00010003
    1524:	001e0003 	.word	0x001e0003
    1528:	001f0003 	.word	0x001f0003
    152c:	00090003 	.word	0x00090003
    1530:	000a0003 	.word	0x000a0003
    1534:	000b0003 	.word	0x000b0003
    1538:	00110003 	.word	0x00110003
    153c:	00120003 	.word	0x00120003
    1540:	00130003 	.word	0x00130003
    1544:	000e0003 	.word	0x000e0003
    1548:	000f0003 	.word	0x000f0003
    154c:	00170003 	.word	0x00170003
    1550:	00180003 	.word	0x00180003
    1554:	00190003 	.word	0x00190003
    1558:	00040003 	.word	0x00040003
    155c:	00080003 	.word	0x00080003
    1560:	00100003 	.word	0x00100003
    1564:	00160003 	.word	0x00160003

00001568 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    1568:	b530      	push	{r4, r5, lr}
    156a:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    156c:	4b0b      	ldr	r3, [pc, #44]	; (159c <_sercom_get_sercom_inst_index+0x34>)
    156e:	466a      	mov	r2, sp
    1570:	cb32      	ldmia	r3!, {r1, r4, r5}
    1572:	c232      	stmia	r2!, {r1, r4, r5}
    1574:	cb32      	ldmia	r3!, {r1, r4, r5}
    1576:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1578:	9b00      	ldr	r3, [sp, #0]
    157a:	4283      	cmp	r3, r0
    157c:	d00b      	beq.n	1596 <_sercom_get_sercom_inst_index+0x2e>
    157e:	2301      	movs	r3, #1
    1580:	009a      	lsls	r2, r3, #2
    1582:	4669      	mov	r1, sp
    1584:	5852      	ldr	r2, [r2, r1]
    1586:	4282      	cmp	r2, r0
    1588:	d006      	beq.n	1598 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    158a:	3301      	adds	r3, #1
    158c:	2b06      	cmp	r3, #6
    158e:	d1f7      	bne.n	1580 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    1590:	2000      	movs	r0, #0
}
    1592:	b007      	add	sp, #28
    1594:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1596:	2300      	movs	r3, #0
			return i;
    1598:	b2d8      	uxtb	r0, r3
    159a:	e7fa      	b.n	1592 <_sercom_get_sercom_inst_index+0x2a>
    159c:	0001b474 	.word	0x0001b474

000015a0 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    15a0:	4770      	bx	lr
	...

000015a4 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    15a4:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    15a6:	4b0a      	ldr	r3, [pc, #40]	; (15d0 <_sercom_set_handler+0x2c>)
    15a8:	781b      	ldrb	r3, [r3, #0]
    15aa:	2b00      	cmp	r3, #0
    15ac:	d10c      	bne.n	15c8 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    15ae:	4f09      	ldr	r7, [pc, #36]	; (15d4 <_sercom_set_handler+0x30>)
    15b0:	4e09      	ldr	r6, [pc, #36]	; (15d8 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    15b2:	4d0a      	ldr	r5, [pc, #40]	; (15dc <_sercom_set_handler+0x38>)
    15b4:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    15b6:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    15b8:	195a      	adds	r2, r3, r5
    15ba:	6014      	str	r4, [r2, #0]
    15bc:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    15be:	2b18      	cmp	r3, #24
    15c0:	d1f9      	bne.n	15b6 <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    15c2:	2201      	movs	r2, #1
    15c4:	4b02      	ldr	r3, [pc, #8]	; (15d0 <_sercom_set_handler+0x2c>)
    15c6:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    15c8:	0080      	lsls	r0, r0, #2
    15ca:	4b02      	ldr	r3, [pc, #8]	; (15d4 <_sercom_set_handler+0x30>)
    15cc:	50c1      	str	r1, [r0, r3]
}
    15ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    15d0:	20000aae 	.word	0x20000aae
    15d4:	20000ab0 	.word	0x20000ab0
    15d8:	000015a1 	.word	0x000015a1
    15dc:	20001148 	.word	0x20001148

000015e0 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    15e0:	b500      	push	{lr}
    15e2:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    15e4:	2308      	movs	r3, #8
    15e6:	466a      	mov	r2, sp
    15e8:	7013      	strb	r3, [r2, #0]
    15ea:	3301      	adds	r3, #1
    15ec:	7053      	strb	r3, [r2, #1]
    15ee:	3301      	adds	r3, #1
    15f0:	7093      	strb	r3, [r2, #2]
    15f2:	3301      	adds	r3, #1
    15f4:	70d3      	strb	r3, [r2, #3]
    15f6:	3301      	adds	r3, #1
    15f8:	7113      	strb	r3, [r2, #4]
    15fa:	3301      	adds	r3, #1
    15fc:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    15fe:	4b03      	ldr	r3, [pc, #12]	; (160c <_sercom_get_interrupt_vector+0x2c>)
    1600:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    1602:	466b      	mov	r3, sp
    1604:	5618      	ldrsb	r0, [r3, r0]
}
    1606:	b003      	add	sp, #12
    1608:	bd00      	pop	{pc}
    160a:	46c0      	nop			; (mov r8, r8)
    160c:	00001569 	.word	0x00001569

00001610 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    1610:	b510      	push	{r4, lr}
    1612:	4b02      	ldr	r3, [pc, #8]	; (161c <SERCOM0_Handler+0xc>)
    1614:	681b      	ldr	r3, [r3, #0]
    1616:	2000      	movs	r0, #0
    1618:	4798      	blx	r3
    161a:	bd10      	pop	{r4, pc}
    161c:	20000ab0 	.word	0x20000ab0

00001620 <SERCOM1_Handler>:
    1620:	b510      	push	{r4, lr}
    1622:	4b02      	ldr	r3, [pc, #8]	; (162c <SERCOM1_Handler+0xc>)
    1624:	685b      	ldr	r3, [r3, #4]
    1626:	2001      	movs	r0, #1
    1628:	4798      	blx	r3
    162a:	bd10      	pop	{r4, pc}
    162c:	20000ab0 	.word	0x20000ab0

00001630 <SERCOM2_Handler>:
    1630:	b510      	push	{r4, lr}
    1632:	4b02      	ldr	r3, [pc, #8]	; (163c <SERCOM2_Handler+0xc>)
    1634:	689b      	ldr	r3, [r3, #8]
    1636:	2002      	movs	r0, #2
    1638:	4798      	blx	r3
    163a:	bd10      	pop	{r4, pc}
    163c:	20000ab0 	.word	0x20000ab0

00001640 <SERCOM3_Handler>:
    1640:	b510      	push	{r4, lr}
    1642:	4b02      	ldr	r3, [pc, #8]	; (164c <SERCOM3_Handler+0xc>)
    1644:	68db      	ldr	r3, [r3, #12]
    1646:	2003      	movs	r0, #3
    1648:	4798      	blx	r3
    164a:	bd10      	pop	{r4, pc}
    164c:	20000ab0 	.word	0x20000ab0

00001650 <SERCOM4_Handler>:
    1650:	b510      	push	{r4, lr}
    1652:	4b02      	ldr	r3, [pc, #8]	; (165c <SERCOM4_Handler+0xc>)
    1654:	691b      	ldr	r3, [r3, #16]
    1656:	2004      	movs	r0, #4
    1658:	4798      	blx	r3
    165a:	bd10      	pop	{r4, pc}
    165c:	20000ab0 	.word	0x20000ab0

00001660 <SERCOM5_Handler>:
    1660:	b510      	push	{r4, lr}
    1662:	4b02      	ldr	r3, [pc, #8]	; (166c <SERCOM5_Handler+0xc>)
    1664:	695b      	ldr	r3, [r3, #20]
    1666:	2005      	movs	r0, #5
    1668:	4798      	blx	r3
    166a:	bd10      	pop	{r4, pc}
    166c:	20000ab0 	.word	0x20000ab0

00001670 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    1670:	b5f0      	push	{r4, r5, r6, r7, lr}
    1672:	46d6      	mov	lr, sl
    1674:	464f      	mov	r7, r9
    1676:	4646      	mov	r6, r8
    1678:	b5c0      	push	{r6, r7, lr}
    167a:	b08a      	sub	sp, #40	; 0x28
    167c:	0006      	movs	r6, r0
    167e:	000f      	movs	r7, r1
    1680:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    1682:	6031      	str	r1, [r6, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    1684:	680b      	ldr	r3, [r1, #0]
    1686:	079b      	lsls	r3, r3, #30
    1688:	d40a      	bmi.n	16a0 <spi_init+0x30>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    168a:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    168c:	2005      	movs	r0, #5
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    168e:	07db      	lsls	r3, r3, #31
    1690:	d400      	bmi.n	1694 <spi_init+0x24>
    1692:	e097      	b.n	17c4 <spi_init+0x154>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    1694:	b00a      	add	sp, #40	; 0x28
    1696:	bc1c      	pop	{r2, r3, r4}
    1698:	4690      	mov	r8, r2
    169a:	4699      	mov	r9, r3
    169c:	46a2      	mov	sl, r4
    169e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32_t pad_pinmuxes[] = {
    16a0:	6a93      	ldr	r3, [r2, #40]	; 0x28
    16a2:	9305      	str	r3, [sp, #20]
    16a4:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    16a6:	9306      	str	r3, [sp, #24]
    16a8:	6b13      	ldr	r3, [r2, #48]	; 0x30
    16aa:	9307      	str	r3, [sp, #28]
    16ac:	6b53      	ldr	r3, [r2, #52]	; 0x34
    16ae:	9308      	str	r3, [sp, #32]
    16b0:	2500      	movs	r5, #0
    16b2:	e00a      	b.n	16ca <spi_init+0x5a>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    16b4:	0038      	movs	r0, r7
    16b6:	4b9a      	ldr	r3, [pc, #616]	; (1920 <spi_init+0x2b0>)
    16b8:	4798      	blx	r3
    16ba:	e00e      	b.n	16da <spi_init+0x6a>

	if (pin_index & 1) {
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    16bc:	230f      	movs	r3, #15
    16be:	4018      	ands	r0, r3
		if ((current_pinmux & 0xFFFF) !=
    16c0:	4581      	cmp	r9, r0
    16c2:	d130      	bne.n	1726 <spi_init+0xb6>
    16c4:	3501      	adds	r5, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    16c6:	2d04      	cmp	r5, #4
    16c8:	d031      	beq.n	172e <spi_init+0xbe>
    16ca:	b2e9      	uxtb	r1, r5
		uint32_t current_pinmux = pad_pinmuxes[pad];
    16cc:	00ab      	lsls	r3, r5, #2
    16ce:	aa02      	add	r2, sp, #8
    16d0:	200c      	movs	r0, #12
    16d2:	1812      	adds	r2, r2, r0
    16d4:	58d0      	ldr	r0, [r2, r3]
		if (current_pinmux == PINMUX_DEFAULT) {
    16d6:	2800      	cmp	r0, #0
    16d8:	d0ec      	beq.n	16b4 <spi_init+0x44>
		if (current_pinmux == PINMUX_UNUSED) {
    16da:	1c43      	adds	r3, r0, #1
    16dc:	d0f2      	beq.n	16c4 <spi_init+0x54>
		if ((current_pinmux & 0xFFFF) !=
    16de:	0401      	lsls	r1, r0, #16
    16e0:	0c0b      	lsrs	r3, r1, #16
    16e2:	4699      	mov	r9, r3
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    16e4:	0c00      	lsrs	r0, r0, #16
	if (port_index < PORT_INST_NUM) {
    16e6:	b2c3      	uxtb	r3, r0
    16e8:	469c      	mov	ip, r3
		return NULL;
    16ea:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    16ec:	0602      	lsls	r2, r0, #24
    16ee:	d405      	bmi.n	16fc <spi_init+0x8c>
		return &(ports[port_index]->Group[group_index]);
    16f0:	4663      	mov	r3, ip
    16f2:	095b      	lsrs	r3, r3, #5
    16f4:	01db      	lsls	r3, r3, #7
    16f6:	4a8b      	ldr	r2, [pc, #556]	; (1924 <spi_init+0x2b4>)
    16f8:	4690      	mov	r8, r2
    16fa:	4443      	add	r3, r8
	uint32_t pin_index = (gpio_pin % 32);
    16fc:	221f      	movs	r2, #31
    16fe:	4660      	mov	r0, ip
    1700:	4002      	ands	r2, r0
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    1702:	1898      	adds	r0, r3, r2
    1704:	3040      	adds	r0, #64	; 0x40
    1706:	7800      	ldrb	r0, [r0, #0]
    1708:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
    170a:	2080      	movs	r0, #128	; 0x80
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    170c:	4651      	mov	r1, sl
    170e:	07c9      	lsls	r1, r1, #31
    1710:	d5d6      	bpl.n	16c0 <spi_init+0x50>
	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    1712:	0852      	lsrs	r2, r2, #1
    1714:	189b      	adds	r3, r3, r2
    1716:	3330      	adds	r3, #48	; 0x30
    1718:	7818      	ldrb	r0, [r3, #0]
    171a:	b2c0      	uxtb	r0, r0
	if (pin_index & 1) {
    171c:	4663      	mov	r3, ip
    171e:	07db      	lsls	r3, r3, #31
    1720:	d5cc      	bpl.n	16bc <spi_init+0x4c>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    1722:	0900      	lsrs	r0, r0, #4
    1724:	e7cc      	b.n	16c0 <spi_init+0x50>
			module->hw = NULL;
    1726:	2300      	movs	r3, #0
    1728:	6033      	str	r3, [r6, #0]
			return STATUS_ERR_DENIED;
    172a:	201c      	movs	r0, #28
    172c:	e7b2      	b.n	1694 <spi_init+0x24>
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    172e:	2011      	movs	r0, #17
    1730:	4b7d      	ldr	r3, [pc, #500]	; (1928 <spi_init+0x2b8>)
    1732:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    1734:	7822      	ldrb	r2, [r4, #0]
	uint32_t ctrla = 0;
    1736:	2500      	movs	r5, #0
	if (config->mode == SPI_MODE_MASTER) {
    1738:	2a01      	cmp	r2, #1
    173a:	d026      	beq.n	178a <spi_init+0x11a>
	ctrla |= config->mux_setting;
    173c:	6863      	ldr	r3, [r4, #4]
    173e:	68a2      	ldr	r2, [r4, #8]
    1740:	4313      	orrs	r3, r2
    1742:	68e2      	ldr	r2, [r4, #12]
    1744:	4313      	orrs	r3, r2
    1746:	432b      	orrs	r3, r5
	ctrlb |= config->character_size;
    1748:	7c22      	ldrb	r2, [r4, #16]
	if (config->run_in_standby) {
    174a:	7c61      	ldrb	r1, [r4, #17]
    174c:	2900      	cmp	r1, #0
    174e:	d001      	beq.n	1754 <spi_init+0xe4>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    1750:	2180      	movs	r1, #128	; 0x80
    1752:	430b      	orrs	r3, r1
	if (config->receiver_enable) {
    1754:	7ca1      	ldrb	r1, [r4, #18]
    1756:	2900      	cmp	r1, #0
    1758:	d002      	beq.n	1760 <spi_init+0xf0>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    175a:	2180      	movs	r1, #128	; 0x80
    175c:	0289      	lsls	r1, r1, #10
    175e:	430a      	orrs	r2, r1
	if (config->select_slave_low_detect_enable) {
    1760:	7ce1      	ldrb	r1, [r4, #19]
    1762:	2900      	cmp	r1, #0
    1764:	d002      	beq.n	176c <spi_init+0xfc>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    1766:	2180      	movs	r1, #128	; 0x80
    1768:	0089      	lsls	r1, r1, #2
    176a:	430a      	orrs	r2, r1
	if (config->master_slave_select_enable) {
    176c:	7d21      	ldrb	r1, [r4, #20]
    176e:	2900      	cmp	r1, #0
    1770:	d002      	beq.n	1778 <spi_init+0x108>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    1772:	2180      	movs	r1, #128	; 0x80
    1774:	0189      	lsls	r1, r1, #6
    1776:	430a      	orrs	r2, r1
	if (spi_module->CTRLA.reg == ctrla &&
    1778:	6839      	ldr	r1, [r7, #0]
	ctrla |= SERCOM_SPI_CTRLA_ENABLE;
    177a:	2002      	movs	r0, #2
    177c:	4303      	orrs	r3, r0
	if (spi_module->CTRLA.reg == ctrla &&
    177e:	428b      	cmp	r3, r1
    1780:	d017      	beq.n	17b2 <spi_init+0x142>
	module->hw = NULL;
    1782:	2300      	movs	r3, #0
    1784:	6033      	str	r3, [r6, #0]
	return STATUS_ERR_DENIED;
    1786:	201c      	movs	r0, #28
    1788:	e784      	b.n	1694 <spi_init+0x24>
		enum status_code error_code = _sercom_get_sync_baud_val(
    178a:	aa04      	add	r2, sp, #16
    178c:	0001      	movs	r1, r0
    178e:	69a0      	ldr	r0, [r4, #24]
    1790:	4b66      	ldr	r3, [pc, #408]	; (192c <spi_init+0x2bc>)
    1792:	4798      	blx	r3
    1794:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    1796:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    1798:	2b00      	cmp	r3, #0
    179a:	d000      	beq.n	179e <spi_init+0x12e>
    179c:	e77a      	b.n	1694 <spi_init+0x24>
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    179e:	7b3b      	ldrb	r3, [r7, #12]
    17a0:	b2db      	uxtb	r3, r3
    17a2:	aa04      	add	r2, sp, #16
    17a4:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
    17a6:	3005      	adds	r0, #5
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    17a8:	429a      	cmp	r2, r3
    17aa:	d000      	beq.n	17ae <spi_init+0x13e>
    17ac:	e772      	b.n	1694 <spi_init+0x24>
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    17ae:	350c      	adds	r5, #12
    17b0:	e7c4      	b.n	173c <spi_init+0xcc>
			spi_module->CTRLB.reg == ctrlb) {
    17b2:	687b      	ldr	r3, [r7, #4]
	if (spi_module->CTRLA.reg == ctrla &&
    17b4:	4293      	cmp	r3, r2
    17b6:	d1e4      	bne.n	1782 <spi_init+0x112>
		module->mode           = config->mode;
    17b8:	7823      	ldrb	r3, [r4, #0]
    17ba:	7173      	strb	r3, [r6, #5]
		module->character_size = config->character_size;
    17bc:	7c23      	ldrb	r3, [r4, #16]
    17be:	71b3      	strb	r3, [r6, #6]
		return STATUS_OK;
    17c0:	2000      	movs	r0, #0
    17c2:	e767      	b.n	1694 <spi_init+0x24>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    17c4:	0008      	movs	r0, r1
    17c6:	4b5a      	ldr	r3, [pc, #360]	; (1930 <spi_init+0x2c0>)
    17c8:	4798      	blx	r3
	if (sercom_index == 5) {
    17ca:	2805      	cmp	r0, #5
    17cc:	d100      	bne.n	17d0 <spi_init+0x160>
    17ce:	e09f      	b.n	1910 <spi_init+0x2a0>
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    17d0:	0003      	movs	r3, r0
    17d2:	3312      	adds	r3, #18
			MCLK->APBCMASK.reg |= mask;
    17d4:	4957      	ldr	r1, [pc, #348]	; (1934 <spi_init+0x2c4>)
    17d6:	69cd      	ldr	r5, [r1, #28]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    17d8:	2201      	movs	r2, #1
    17da:	4082      	lsls	r2, r0
    17dc:	432a      	orrs	r2, r5
    17de:	61ca      	str	r2, [r1, #28]
	gclk_chan_conf.source_generator = config->generator_source;
    17e0:	a909      	add	r1, sp, #36	; 0x24
    17e2:	2524      	movs	r5, #36	; 0x24
    17e4:	5d62      	ldrb	r2, [r4, r5]
    17e6:	700a      	strb	r2, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    17e8:	b2db      	uxtb	r3, r3
    17ea:	9301      	str	r3, [sp, #4]
    17ec:	0018      	movs	r0, r3
    17ee:	4b52      	ldr	r3, [pc, #328]	; (1938 <spi_init+0x2c8>)
    17f0:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    17f2:	9801      	ldr	r0, [sp, #4]
    17f4:	4b51      	ldr	r3, [pc, #324]	; (193c <spi_init+0x2cc>)
    17f6:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    17f8:	5d60      	ldrb	r0, [r4, r5]
    17fa:	2100      	movs	r1, #0
    17fc:	4b50      	ldr	r3, [pc, #320]	; (1940 <spi_init+0x2d0>)
    17fe:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    1800:	7823      	ldrb	r3, [r4, #0]
    1802:	2b01      	cmp	r3, #1
    1804:	d019      	beq.n	183a <spi_init+0x1ca>
	SercomSpi *const spi_module = &(module->hw->SPI);
    1806:	6833      	ldr	r3, [r6, #0]
    1808:	4698      	mov	r8, r3
	config->mux_position = SYSTEM_PINMUX_GPIO;
    180a:	ab04      	add	r3, sp, #16
    180c:	2280      	movs	r2, #128	; 0x80
    180e:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1810:	2200      	movs	r2, #0
    1812:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1814:	2101      	movs	r1, #1
    1816:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
    1818:	70da      	strb	r2, [r3, #3]
	if(config->mode == SPI_MODE_SLAVE) {
    181a:	7823      	ldrb	r3, [r4, #0]
    181c:	2b00      	cmp	r3, #0
    181e:	d101      	bne.n	1824 <spi_init+0x1b4>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    1820:	ab04      	add	r3, sp, #16
    1822:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    1824:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1826:	9305      	str	r3, [sp, #20]
    1828:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    182a:	9306      	str	r3, [sp, #24]
    182c:	6b23      	ldr	r3, [r4, #48]	; 0x30
    182e:	9307      	str	r3, [sp, #28]
    1830:	6b63      	ldr	r3, [r4, #52]	; 0x34
    1832:	9308      	str	r3, [sp, #32]
    1834:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1836:	ad05      	add	r5, sp, #20
    1838:	e011      	b.n	185e <spi_init+0x1ee>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    183a:	683b      	ldr	r3, [r7, #0]
    183c:	220c      	movs	r2, #12
    183e:	4313      	orrs	r3, r2
    1840:	603b      	str	r3, [r7, #0]
    1842:	e7e0      	b.n	1806 <spi_init+0x196>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1844:	4640      	mov	r0, r8
    1846:	4b36      	ldr	r3, [pc, #216]	; (1920 <spi_init+0x2b0>)
    1848:	4798      	blx	r3
    184a:	e00d      	b.n	1868 <spi_init+0x1f8>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    184c:	a904      	add	r1, sp, #16
    184e:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    1850:	0c00      	lsrs	r0, r0, #16
    1852:	b2c0      	uxtb	r0, r0
    1854:	4b3b      	ldr	r3, [pc, #236]	; (1944 <spi_init+0x2d4>)
    1856:	4798      	blx	r3
    1858:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    185a:	2f04      	cmp	r7, #4
    185c:	d007      	beq.n	186e <spi_init+0x1fe>
    185e:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1860:	00bb      	lsls	r3, r7, #2
    1862:	5958      	ldr	r0, [r3, r5]
		if (current_pinmux == PINMUX_DEFAULT) {
    1864:	2800      	cmp	r0, #0
    1866:	d0ed      	beq.n	1844 <spi_init+0x1d4>
		if (current_pinmux != PINMUX_UNUSED) {
    1868:	1c43      	adds	r3, r0, #1
    186a:	d1ef      	bne.n	184c <spi_init+0x1dc>
    186c:	e7f4      	b.n	1858 <spi_init+0x1e8>
	module->mode             = config->mode;
    186e:	7823      	ldrb	r3, [r4, #0]
    1870:	7173      	strb	r3, [r6, #5]
	module->character_size   = config->character_size;
    1872:	7c23      	ldrb	r3, [r4, #16]
    1874:	71b3      	strb	r3, [r6, #6]
	module->receiver_enabled = config->receiver_enable;
    1876:	7ca3      	ldrb	r3, [r4, #18]
    1878:	71f3      	strb	r3, [r6, #7]
	module->master_slave_select_enable = config->master_slave_select_enable;
    187a:	7d23      	ldrb	r3, [r4, #20]
    187c:	7233      	strb	r3, [r6, #8]
	uint16_t baud = 0;
    187e:	2200      	movs	r2, #0
    1880:	ab02      	add	r3, sp, #8
    1882:	80da      	strh	r2, [r3, #6]
	if (config->mode == SPI_MODE_MASTER) {
    1884:	7823      	ldrb	r3, [r4, #0]
    1886:	2b01      	cmp	r3, #1
    1888:	d02a      	beq.n	18e0 <spi_init+0x270>
	ctrla |= config->transfer_mode;
    188a:	6863      	ldr	r3, [r4, #4]
    188c:	68a2      	ldr	r2, [r4, #8]
    188e:	4313      	orrs	r3, r2
	ctrla |= config->mux_setting;
    1890:	68e2      	ldr	r2, [r4, #12]
    1892:	4313      	orrs	r3, r2
	ctrlb |= config->character_size;
    1894:	7c21      	ldrb	r1, [r4, #16]
	if (config->run_in_standby || system_is_debugger_present()) {
    1896:	7c62      	ldrb	r2, [r4, #17]
    1898:	2a00      	cmp	r2, #0
    189a:	d103      	bne.n	18a4 <spi_init+0x234>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    189c:	4a2a      	ldr	r2, [pc, #168]	; (1948 <spi_init+0x2d8>)
    189e:	7892      	ldrb	r2, [r2, #2]
    18a0:	0792      	lsls	r2, r2, #30
    18a2:	d501      	bpl.n	18a8 <spi_init+0x238>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    18a4:	2280      	movs	r2, #128	; 0x80
    18a6:	4313      	orrs	r3, r2
	if (config->receiver_enable) {
    18a8:	7ca2      	ldrb	r2, [r4, #18]
    18aa:	2a00      	cmp	r2, #0
    18ac:	d002      	beq.n	18b4 <spi_init+0x244>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    18ae:	2280      	movs	r2, #128	; 0x80
    18b0:	0292      	lsls	r2, r2, #10
    18b2:	4311      	orrs	r1, r2
	if (config->select_slave_low_detect_enable) {
    18b4:	7ce2      	ldrb	r2, [r4, #19]
    18b6:	2a00      	cmp	r2, #0
    18b8:	d002      	beq.n	18c0 <spi_init+0x250>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    18ba:	2280      	movs	r2, #128	; 0x80
    18bc:	0092      	lsls	r2, r2, #2
    18be:	4311      	orrs	r1, r2
	if (config->master_slave_select_enable) {
    18c0:	7d22      	ldrb	r2, [r4, #20]
    18c2:	2a00      	cmp	r2, #0
    18c4:	d002      	beq.n	18cc <spi_init+0x25c>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    18c6:	2280      	movs	r2, #128	; 0x80
    18c8:	0192      	lsls	r2, r2, #6
    18ca:	4311      	orrs	r1, r2
	spi_module->CTRLA.reg |= ctrla;
    18cc:	4642      	mov	r2, r8
    18ce:	6812      	ldr	r2, [r2, #0]
    18d0:	4313      	orrs	r3, r2
    18d2:	4642      	mov	r2, r8
    18d4:	6013      	str	r3, [r2, #0]
	spi_module->CTRLB.reg |= ctrlb;
    18d6:	6853      	ldr	r3, [r2, #4]
    18d8:	430b      	orrs	r3, r1
    18da:	6053      	str	r3, [r2, #4]
	return STATUS_OK;
    18dc:	2000      	movs	r0, #0
    18de:	e6d9      	b.n	1694 <spi_init+0x24>
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    18e0:	6830      	ldr	r0, [r6, #0]
    18e2:	4b13      	ldr	r3, [pc, #76]	; (1930 <spi_init+0x2c0>)
    18e4:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    18e6:	3012      	adds	r0, #18
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    18e8:	b2c0      	uxtb	r0, r0
    18ea:	4b0f      	ldr	r3, [pc, #60]	; (1928 <spi_init+0x2b8>)
    18ec:	4798      	blx	r3
    18ee:	0001      	movs	r1, r0
		enum status_code error_code = _sercom_get_sync_baud_val(
    18f0:	ab02      	add	r3, sp, #8
    18f2:	1d9a      	adds	r2, r3, #6
    18f4:	69a0      	ldr	r0, [r4, #24]
    18f6:	4b0d      	ldr	r3, [pc, #52]	; (192c <spi_init+0x2bc>)
    18f8:	4798      	blx	r3
    18fa:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    18fc:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    18fe:	2b00      	cmp	r3, #0
    1900:	d000      	beq.n	1904 <spi_init+0x294>
    1902:	e6c7      	b.n	1694 <spi_init+0x24>
		spi_module->BAUD.reg = (uint8_t)baud;
    1904:	ab02      	add	r3, sp, #8
    1906:	3306      	adds	r3, #6
    1908:	781b      	ldrb	r3, [r3, #0]
    190a:	4642      	mov	r2, r8
    190c:	7313      	strb	r3, [r2, #12]
    190e:	e7bc      	b.n	188a <spi_init+0x21a>
			MCLK->APBDMASK.reg |= mask;
    1910:	4a08      	ldr	r2, [pc, #32]	; (1934 <spi_init+0x2c4>)
    1912:	6a13      	ldr	r3, [r2, #32]
    1914:	2102      	movs	r1, #2
    1916:	430b      	orrs	r3, r1
    1918:	6213      	str	r3, [r2, #32]
		gclk_index   =  SERCOM5_GCLK_ID_CORE;
    191a:	2318      	movs	r3, #24
    191c:	e760      	b.n	17e0 <spi_init+0x170>
    191e:	46c0      	nop			; (mov r8, r8)
    1920:	0000140d 	.word	0x0000140d
    1924:	40002800 	.word	0x40002800
    1928:	000027d9 	.word	0x000027d9
    192c:	00001303 	.word	0x00001303
    1930:	00001569 	.word	0x00001569
    1934:	40000400 	.word	0x40000400
    1938:	000027b5 	.word	0x000027b5
    193c:	00002745 	.word	0x00002745
    1940:	000013c1 	.word	0x000013c1
    1944:	000028b1 	.word	0x000028b1
    1948:	41002000 	.word	0x41002000

0000194c <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    194c:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    194e:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    1950:	2315      	movs	r3, #21
	if (module->mode != SPI_MODE_MASTER) {
    1952:	2c01      	cmp	r4, #1
    1954:	d001      	beq.n	195a <spi_select_slave+0xe>
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
}
    1956:	0018      	movs	r0, r3
    1958:	bd10      	pop	{r4, pc}
	if(!(module->master_slave_select_enable))
    195a:	7a04      	ldrb	r4, [r0, #8]
	return STATUS_OK;
    195c:	2300      	movs	r3, #0
	if(!(module->master_slave_select_enable))
    195e:	2c00      	cmp	r4, #0
    1960:	d1f9      	bne.n	1956 <spi_select_slave+0xa>
		if (select) {
    1962:	2a00      	cmp	r2, #0
    1964:	d058      	beq.n	1a18 <spi_select_slave+0xcc>
			if (slave->address_enabled) {
    1966:	784b      	ldrb	r3, [r1, #1]
    1968:	2b00      	cmp	r3, #0
    196a:	d044      	beq.n	19f6 <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    196c:	6803      	ldr	r3, [r0, #0]
    196e:	7e1b      	ldrb	r3, [r3, #24]
				if (!spi_is_ready_to_write(module)) {
    1970:	07db      	lsls	r3, r3, #31
    1972:	d410      	bmi.n	1996 <spi_select_slave+0x4a>
					port_pin_set_output_level(slave->ss_pin, true);
    1974:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    1976:	09d1      	lsrs	r1, r2, #7
		return NULL;
    1978:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    197a:	2900      	cmp	r1, #0
    197c:	d104      	bne.n	1988 <spi_select_slave+0x3c>
		return &(ports[port_index]->Group[group_index]);
    197e:	0953      	lsrs	r3, r2, #5
    1980:	01db      	lsls	r3, r3, #7
    1982:	492e      	ldr	r1, [pc, #184]	; (1a3c <spi_select_slave+0xf0>)
    1984:	468c      	mov	ip, r1
    1986:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1988:	211f      	movs	r1, #31
    198a:	4011      	ands	r1, r2
    198c:	2201      	movs	r2, #1
    198e:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    1990:	619a      	str	r2, [r3, #24]
					return STATUS_BUSY;
    1992:	2305      	movs	r3, #5
    1994:	e7df      	b.n	1956 <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    1996:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    1998:	09d4      	lsrs	r4, r2, #7
		return NULL;
    199a:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    199c:	2c00      	cmp	r4, #0
    199e:	d104      	bne.n	19aa <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    19a0:	0953      	lsrs	r3, r2, #5
    19a2:	01db      	lsls	r3, r3, #7
    19a4:	4c25      	ldr	r4, [pc, #148]	; (1a3c <spi_select_slave+0xf0>)
    19a6:	46a4      	mov	ip, r4
    19a8:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    19aa:	241f      	movs	r4, #31
    19ac:	4014      	ands	r4, r2
    19ae:	2201      	movs	r2, #1
    19b0:	40a2      	lsls	r2, r4
		port_base->OUTCLR.reg = pin_mask;
    19b2:	615a      	str	r2, [r3, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    19b4:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    19b6:	7e1a      	ldrb	r2, [r3, #24]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    19b8:	07d2      	lsls	r2, r2, #31
    19ba:	d501      	bpl.n	19c0 <spi_select_slave+0x74>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    19bc:	788a      	ldrb	r2, [r1, #2]
    19be:	629a      	str	r2, [r3, #40]	; 0x28
				if (!(module->receiver_enabled)) {
    19c0:	79c2      	ldrb	r2, [r0, #7]
	return STATUS_OK;
    19c2:	2300      	movs	r3, #0
				if (!(module->receiver_enabled)) {
    19c4:	2a00      	cmp	r2, #0
    19c6:	d1c6      	bne.n	1956 <spi_select_slave+0xa>
	SercomSpi *const spi_module = &(module->hw->SPI);
    19c8:	6802      	ldr	r2, [r0, #0]
					while (!spi_is_ready_to_read(module)) {
    19ca:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    19cc:	7e13      	ldrb	r3, [r2, #24]
    19ce:	420b      	tst	r3, r1
    19d0:	d0fc      	beq.n	19cc <spi_select_slave+0x80>
    19d2:	7e11      	ldrb	r1, [r2, #24]
	return STATUS_OK;
    19d4:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    19d6:	0749      	lsls	r1, r1, #29
    19d8:	d5bd      	bpl.n	1956 <spi_select_slave+0xa>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    19da:	8b53      	ldrh	r3, [r2, #26]
    19dc:	075b      	lsls	r3, r3, #29
    19de:	d501      	bpl.n	19e4 <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    19e0:	2304      	movs	r3, #4
    19e2:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    19e4:	7983      	ldrb	r3, [r0, #6]
    19e6:	2b01      	cmp	r3, #1
    19e8:	d002      	beq.n	19f0 <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    19ea:	6a93      	ldr	r3, [r2, #40]	; 0x28
    19ec:	2300      	movs	r3, #0
    19ee:	e7b2      	b.n	1956 <spi_select_slave+0xa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    19f0:	6a93      	ldr	r3, [r2, #40]	; 0x28
    19f2:	2300      	movs	r3, #0
    19f4:	e7af      	b.n	1956 <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    19f6:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    19f8:	09d1      	lsrs	r1, r2, #7
		return NULL;
    19fa:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    19fc:	2900      	cmp	r1, #0
    19fe:	d104      	bne.n	1a0a <spi_select_slave+0xbe>
		return &(ports[port_index]->Group[group_index]);
    1a00:	0953      	lsrs	r3, r2, #5
    1a02:	01db      	lsls	r3, r3, #7
    1a04:	490d      	ldr	r1, [pc, #52]	; (1a3c <spi_select_slave+0xf0>)
    1a06:	468c      	mov	ip, r1
    1a08:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1a0a:	211f      	movs	r1, #31
    1a0c:	4011      	ands	r1, r2
    1a0e:	2201      	movs	r2, #1
    1a10:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    1a12:	615a      	str	r2, [r3, #20]
	return STATUS_OK;
    1a14:	2300      	movs	r3, #0
    1a16:	e79e      	b.n	1956 <spi_select_slave+0xa>
			port_pin_set_output_level(slave->ss_pin, true);
    1a18:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    1a1a:	09d1      	lsrs	r1, r2, #7
		return NULL;
    1a1c:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1a1e:	2900      	cmp	r1, #0
    1a20:	d104      	bne.n	1a2c <spi_select_slave+0xe0>
		return &(ports[port_index]->Group[group_index]);
    1a22:	0953      	lsrs	r3, r2, #5
    1a24:	01db      	lsls	r3, r3, #7
    1a26:	4905      	ldr	r1, [pc, #20]	; (1a3c <spi_select_slave+0xf0>)
    1a28:	468c      	mov	ip, r1
    1a2a:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1a2c:	211f      	movs	r1, #31
    1a2e:	4011      	ands	r1, r2
    1a30:	2201      	movs	r2, #1
    1a32:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    1a34:	619a      	str	r2, [r3, #24]
	return STATUS_OK;
    1a36:	2300      	movs	r3, #0
    1a38:	e78d      	b.n	1956 <spi_select_slave+0xa>
    1a3a:	46c0      	nop			; (mov r8, r8)
    1a3c:	40002800 	.word	0x40002800

00001a40 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    1a40:	b5f0      	push	{r4, r5, r6, r7, lr}
    1a42:	46de      	mov	lr, fp
    1a44:	4657      	mov	r7, sl
    1a46:	464e      	mov	r6, r9
    1a48:	4645      	mov	r5, r8
    1a4a:	b5e0      	push	{r5, r6, r7, lr}
    1a4c:	b091      	sub	sp, #68	; 0x44
    1a4e:	0005      	movs	r5, r0
    1a50:	000c      	movs	r4, r1
    1a52:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    1a54:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1a56:	0008      	movs	r0, r1
    1a58:	4bc4      	ldr	r3, [pc, #784]	; (1d6c <usart_init+0x32c>)
    1a5a:	4798      	blx	r3
    1a5c:	0002      	movs	r2, r0
	uint32_t pm_index, gclk_index; 
#if (SAML22) || (SAMC20) 
	pm_index	= sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index	= sercom_index + SERCOM0_GCLK_ID_CORE;
#elif (SAML21) || (SAMR30) || (SAMR34) || (SAMR35)
	if (sercom_index == 5) {
    1a5e:	2805      	cmp	r0, #5
    1a60:	d00d      	beq.n	1a7e <usart_init+0x3e>
		pm_index     = MCLK_APBDMASK_SERCOM5_Pos;
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1a62:	0007      	movs	r7, r0
    1a64:	3712      	adds	r7, #18
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    1a66:	0003      	movs	r3, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    1a68:	6821      	ldr	r1, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    1a6a:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    1a6c:	07c9      	lsls	r1, r1, #31
    1a6e:	d509      	bpl.n	1a84 <usart_init+0x44>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    1a70:	b011      	add	sp, #68	; 0x44
    1a72:	bc3c      	pop	{r2, r3, r4, r5}
    1a74:	4690      	mov	r8, r2
    1a76:	4699      	mov	r9, r3
    1a78:	46a2      	mov	sl, r4
    1a7a:	46ab      	mov	fp, r5
    1a7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		gclk_index   = SERCOM5_GCLK_ID_CORE;
    1a7e:	2718      	movs	r7, #24
		pm_index     = MCLK_APBDMASK_SERCOM5_Pos;
    1a80:	2301      	movs	r3, #1
    1a82:	e7f1      	b.n	1a68 <usart_init+0x28>
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    1a84:	6821      	ldr	r1, [r4, #0]
		return STATUS_ERR_DENIED;
    1a86:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    1a88:	0789      	lsls	r1, r1, #30
    1a8a:	d4f1      	bmi.n	1a70 <usart_init+0x30>
	if (sercom_index == 5) {
    1a8c:	2a05      	cmp	r2, #5
    1a8e:	d047      	beq.n	1b20 <usart_init+0xe0>
			MCLK->APBCMASK.reg |= mask;
    1a90:	49b7      	ldr	r1, [pc, #732]	; (1d70 <usart_init+0x330>)
    1a92:	69c8      	ldr	r0, [r1, #28]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
    1a94:	2201      	movs	r2, #1
    1a96:	409a      	lsls	r2, r3
    1a98:	0013      	movs	r3, r2
    1a9a:	4303      	orrs	r3, r0
    1a9c:	61cb      	str	r3, [r1, #28]
	gclk_chan_conf.source_generator = config->generator_source;
    1a9e:	a90f      	add	r1, sp, #60	; 0x3c
    1aa0:	232d      	movs	r3, #45	; 0x2d
    1aa2:	4698      	mov	r8, r3
    1aa4:	5cf3      	ldrb	r3, [r6, r3]
    1aa6:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    1aa8:	b2ff      	uxtb	r7, r7
    1aaa:	0038      	movs	r0, r7
    1aac:	4bb1      	ldr	r3, [pc, #708]	; (1d74 <usart_init+0x334>)
    1aae:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    1ab0:	0038      	movs	r0, r7
    1ab2:	4bb1      	ldr	r3, [pc, #708]	; (1d78 <usart_init+0x338>)
    1ab4:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    1ab6:	4643      	mov	r3, r8
    1ab8:	5cf0      	ldrb	r0, [r6, r3]
    1aba:	2100      	movs	r1, #0
    1abc:	4baf      	ldr	r3, [pc, #700]	; (1d7c <usart_init+0x33c>)
    1abe:	4798      	blx	r3
	module->character_size = config->character_size;
    1ac0:	7af3      	ldrb	r3, [r6, #11]
    1ac2:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    1ac4:	2324      	movs	r3, #36	; 0x24
    1ac6:	5cf3      	ldrb	r3, [r6, r3]
    1ac8:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    1aca:	2325      	movs	r3, #37	; 0x25
    1acc:	5cf3      	ldrb	r3, [r6, r3]
    1ace:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    1ad0:	7ef3      	ldrb	r3, [r6, #27]
    1ad2:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    1ad4:	7f33      	ldrb	r3, [r6, #28]
    1ad6:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1ad8:	682b      	ldr	r3, [r5, #0]
    1ada:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1adc:	0018      	movs	r0, r3
    1ade:	4ba3      	ldr	r3, [pc, #652]	; (1d6c <usart_init+0x32c>)
    1ae0:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1ae2:	3012      	adds	r0, #18
	uint16_t baud  = 0;
    1ae4:	2200      	movs	r2, #0
    1ae6:	230e      	movs	r3, #14
    1ae8:	a906      	add	r1, sp, #24
    1aea:	468c      	mov	ip, r1
    1aec:	4463      	add	r3, ip
    1aee:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    1af0:	8a32      	ldrh	r2, [r6, #16]
    1af2:	9202      	str	r2, [sp, #8]
    1af4:	2380      	movs	r3, #128	; 0x80
    1af6:	01db      	lsls	r3, r3, #7
    1af8:	429a      	cmp	r2, r3
    1afa:	d100      	bne.n	1afe <usart_init+0xbe>
    1afc:	e0a9      	b.n	1c52 <usart_init+0x212>
    1afe:	d917      	bls.n	1b30 <usart_init+0xf0>
    1b00:	23c0      	movs	r3, #192	; 0xc0
    1b02:	01db      	lsls	r3, r3, #7
    1b04:	9a02      	ldr	r2, [sp, #8]
    1b06:	429a      	cmp	r2, r3
    1b08:	d100      	bne.n	1b0c <usart_init+0xcc>
    1b0a:	e09d      	b.n	1c48 <usart_init+0x208>
    1b0c:	2380      	movs	r3, #128	; 0x80
    1b0e:	021b      	lsls	r3, r3, #8
    1b10:	429a      	cmp	r2, r3
    1b12:	d000      	beq.n	1b16 <usart_init+0xd6>
    1b14:	e125      	b.n	1d62 <usart_init+0x322>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    1b16:	2303      	movs	r3, #3
    1b18:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1b1a:	2300      	movs	r3, #0
    1b1c:	9307      	str	r3, [sp, #28]
    1b1e:	e010      	b.n	1b42 <usart_init+0x102>
			MCLK->APBDMASK.reg |= mask;
    1b20:	4993      	ldr	r1, [pc, #588]	; (1d70 <usart_init+0x330>)
    1b22:	6a08      	ldr	r0, [r1, #32]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
    1b24:	3a04      	subs	r2, #4
    1b26:	409a      	lsls	r2, r3
    1b28:	0013      	movs	r3, r2
    1b2a:	4303      	orrs	r3, r0
    1b2c:	620b      	str	r3, [r1, #32]
    1b2e:	e7b6      	b.n	1a9e <usart_init+0x5e>
	switch (config->sample_rate) {
    1b30:	2380      	movs	r3, #128	; 0x80
    1b32:	019b      	lsls	r3, r3, #6
    1b34:	429a      	cmp	r2, r3
    1b36:	d000      	beq.n	1b3a <usart_init+0xfa>
    1b38:	e113      	b.n	1d62 <usart_init+0x322>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1b3a:	2310      	movs	r3, #16
    1b3c:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1b3e:	3b0f      	subs	r3, #15
    1b40:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    1b42:	6833      	ldr	r3, [r6, #0]
    1b44:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    1b46:	68f3      	ldr	r3, [r6, #12]
    1b48:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    1b4a:	6973      	ldr	r3, [r6, #20]
    1b4c:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1b4e:	7e33      	ldrb	r3, [r6, #24]
    1b50:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1b52:	2326      	movs	r3, #38	; 0x26
    1b54:	5cf3      	ldrb	r3, [r6, r3]
    1b56:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    1b58:	6873      	ldr	r3, [r6, #4]
    1b5a:	4699      	mov	r9, r3
	switch (transfer_mode)
    1b5c:	2b00      	cmp	r3, #0
    1b5e:	d100      	bne.n	1b62 <usart_init+0x122>
    1b60:	e09f      	b.n	1ca2 <usart_init+0x262>
    1b62:	2380      	movs	r3, #128	; 0x80
    1b64:	055b      	lsls	r3, r3, #21
    1b66:	4599      	cmp	r9, r3
    1b68:	d104      	bne.n	1b74 <usart_init+0x134>
			if (!config->use_external_clock) {
    1b6a:	2327      	movs	r3, #39	; 0x27
    1b6c:	5cf3      	ldrb	r3, [r6, r3]
    1b6e:	2b00      	cmp	r3, #0
    1b70:	d100      	bne.n	1b74 <usart_init+0x134>
    1b72:	e084      	b.n	1c7e <usart_init+0x23e>
	if(config->encoding_format_enable) {
    1b74:	7e73      	ldrb	r3, [r6, #25]
    1b76:	2b00      	cmp	r3, #0
    1b78:	d002      	beq.n	1b80 <usart_init+0x140>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    1b7a:	7eb3      	ldrb	r3, [r6, #26]
    1b7c:	4642      	mov	r2, r8
    1b7e:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1b80:	682a      	ldr	r2, [r5, #0]
    1b82:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1b84:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1b86:	2b00      	cmp	r3, #0
    1b88:	d1fc      	bne.n	1b84 <usart_init+0x144>
	usart_hw->BAUD.reg = baud;
    1b8a:	330e      	adds	r3, #14
    1b8c:	aa06      	add	r2, sp, #24
    1b8e:	4694      	mov	ip, r2
    1b90:	4463      	add	r3, ip
    1b92:	881b      	ldrh	r3, [r3, #0]
    1b94:	4642      	mov	r2, r8
    1b96:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    1b98:	9b05      	ldr	r3, [sp, #20]
    1b9a:	9a03      	ldr	r2, [sp, #12]
    1b9c:	4313      	orrs	r3, r2
    1b9e:	9a04      	ldr	r2, [sp, #16]
    1ba0:	4313      	orrs	r3, r2
    1ba2:	464a      	mov	r2, r9
    1ba4:	4313      	orrs	r3, r2
    1ba6:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1ba8:	465b      	mov	r3, fp
    1baa:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    1bac:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1bae:	4653      	mov	r3, sl
    1bb0:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    1bb2:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    1bb4:	2327      	movs	r3, #39	; 0x27
    1bb6:	5cf3      	ldrb	r3, [r6, r3]
    1bb8:	2b00      	cmp	r3, #0
    1bba:	d101      	bne.n	1bc0 <usart_init+0x180>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    1bbc:	3304      	adds	r3, #4
    1bbe:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    1bc0:	7e73      	ldrb	r3, [r6, #25]
    1bc2:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    1bc4:	7f32      	ldrb	r2, [r6, #28]
    1bc6:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    1bc8:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    1bca:	7f72      	ldrb	r2, [r6, #29]
    1bcc:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    1bce:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    1bd0:	2224      	movs	r2, #36	; 0x24
    1bd2:	5cb2      	ldrb	r2, [r6, r2]
    1bd4:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    1bd6:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    1bd8:	2225      	movs	r2, #37	; 0x25
    1bda:	5cb2      	ldrb	r2, [r6, r2]
    1bdc:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    1bde:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    1be0:	7ab1      	ldrb	r1, [r6, #10]
    1be2:	7af2      	ldrb	r2, [r6, #11]
    1be4:	4311      	orrs	r1, r2
    1be6:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    1be8:	8933      	ldrh	r3, [r6, #8]
    1bea:	2bff      	cmp	r3, #255	; 0xff
    1bec:	d07d      	beq.n	1cea <usart_init+0x2aa>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    1bee:	2280      	movs	r2, #128	; 0x80
    1bf0:	0452      	lsls	r2, r2, #17
    1bf2:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    1bf4:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    1bf6:	232c      	movs	r3, #44	; 0x2c
    1bf8:	5cf3      	ldrb	r3, [r6, r3]
    1bfa:	2b00      	cmp	r3, #0
    1bfc:	d103      	bne.n	1c06 <usart_init+0x1c6>
    1bfe:	4b60      	ldr	r3, [pc, #384]	; (1d80 <usart_init+0x340>)
    1c00:	789b      	ldrb	r3, [r3, #2]
    1c02:	079b      	lsls	r3, r3, #30
    1c04:	d501      	bpl.n	1c0a <usart_init+0x1ca>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    1c06:	2380      	movs	r3, #128	; 0x80
    1c08:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
    1c0a:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1c0c:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1c0e:	2b00      	cmp	r3, #0
    1c10:	d1fc      	bne.n	1c0c <usart_init+0x1cc>
	usart_hw->CTRLB.reg = ctrlb;
    1c12:	4643      	mov	r3, r8
    1c14:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1c16:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1c18:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1c1a:	2b00      	cmp	r3, #0
    1c1c:	d1fc      	bne.n	1c18 <usart_init+0x1d8>
	usart_hw->CTRLA.reg = ctrla;
    1c1e:	4643      	mov	r3, r8
    1c20:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1c22:	ab0e      	add	r3, sp, #56	; 0x38
    1c24:	2280      	movs	r2, #128	; 0x80
    1c26:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1c28:	2200      	movs	r2, #0
    1c2a:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    1c2c:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    1c2e:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    1c30:	6b33      	ldr	r3, [r6, #48]	; 0x30
    1c32:	930a      	str	r3, [sp, #40]	; 0x28
    1c34:	6b73      	ldr	r3, [r6, #52]	; 0x34
    1c36:	930b      	str	r3, [sp, #44]	; 0x2c
    1c38:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    1c3a:	930c      	str	r3, [sp, #48]	; 0x30
    1c3c:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    1c3e:	9302      	str	r3, [sp, #8]
    1c40:	930d      	str	r3, [sp, #52]	; 0x34
    1c42:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1c44:	ae0a      	add	r6, sp, #40	; 0x28
    1c46:	e05e      	b.n	1d06 <usart_init+0x2c6>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1c48:	2308      	movs	r3, #8
    1c4a:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1c4c:	3b07      	subs	r3, #7
    1c4e:	9307      	str	r3, [sp, #28]
    1c50:	e777      	b.n	1b42 <usart_init+0x102>
	ctrla = (uint32_t)config->data_order |
    1c52:	6833      	ldr	r3, [r6, #0]
    1c54:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    1c56:	68f3      	ldr	r3, [r6, #12]
    1c58:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    1c5a:	6973      	ldr	r3, [r6, #20]
    1c5c:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1c5e:	7e33      	ldrb	r3, [r6, #24]
    1c60:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1c62:	2326      	movs	r3, #38	; 0x26
    1c64:	5cf3      	ldrb	r3, [r6, r3]
    1c66:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    1c68:	6873      	ldr	r3, [r6, #4]
    1c6a:	4699      	mov	r9, r3
	switch (transfer_mode)
    1c6c:	2b00      	cmp	r3, #0
    1c6e:	d014      	beq.n	1c9a <usart_init+0x25a>
    1c70:	2380      	movs	r3, #128	; 0x80
    1c72:	055b      	lsls	r3, r3, #21
    1c74:	4599      	cmp	r9, r3
    1c76:	d100      	bne.n	1c7a <usart_init+0x23a>
    1c78:	e777      	b.n	1b6a <usart_init+0x12a>
	enum status_code status_code = STATUS_OK;
    1c7a:	2000      	movs	r0, #0
    1c7c:	e020      	b.n	1cc0 <usart_init+0x280>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    1c7e:	6a33      	ldr	r3, [r6, #32]
    1c80:	001f      	movs	r7, r3
    1c82:	b2c0      	uxtb	r0, r0
    1c84:	4b3f      	ldr	r3, [pc, #252]	; (1d84 <usart_init+0x344>)
    1c86:	4798      	blx	r3
    1c88:	0001      	movs	r1, r0
    1c8a:	220e      	movs	r2, #14
    1c8c:	ab06      	add	r3, sp, #24
    1c8e:	469c      	mov	ip, r3
    1c90:	4462      	add	r2, ip
    1c92:	0038      	movs	r0, r7
    1c94:	4b3c      	ldr	r3, [pc, #240]	; (1d88 <usart_init+0x348>)
    1c96:	4798      	blx	r3
    1c98:	e012      	b.n	1cc0 <usart_init+0x280>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1c9a:	2308      	movs	r3, #8
    1c9c:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1c9e:	2300      	movs	r3, #0
    1ca0:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    1ca2:	2327      	movs	r3, #39	; 0x27
    1ca4:	5cf3      	ldrb	r3, [r6, r3]
    1ca6:	2b00      	cmp	r3, #0
    1ca8:	d00e      	beq.n	1cc8 <usart_init+0x288>
				status_code =
    1caa:	9b06      	ldr	r3, [sp, #24]
    1cac:	9300      	str	r3, [sp, #0]
    1cae:	9b07      	ldr	r3, [sp, #28]
    1cb0:	220e      	movs	r2, #14
    1cb2:	a906      	add	r1, sp, #24
    1cb4:	468c      	mov	ip, r1
    1cb6:	4462      	add	r2, ip
    1cb8:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    1cba:	6a30      	ldr	r0, [r6, #32]
    1cbc:	4f33      	ldr	r7, [pc, #204]	; (1d8c <usart_init+0x34c>)
    1cbe:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    1cc0:	2800      	cmp	r0, #0
    1cc2:	d000      	beq.n	1cc6 <usart_init+0x286>
    1cc4:	e6d4      	b.n	1a70 <usart_init+0x30>
    1cc6:	e755      	b.n	1b74 <usart_init+0x134>
						_sercom_get_async_baud_val(config->baudrate,
    1cc8:	6a33      	ldr	r3, [r6, #32]
    1cca:	001f      	movs	r7, r3
    1ccc:	b2c0      	uxtb	r0, r0
    1cce:	4b2d      	ldr	r3, [pc, #180]	; (1d84 <usart_init+0x344>)
    1cd0:	4798      	blx	r3
    1cd2:	0001      	movs	r1, r0
				status_code =
    1cd4:	9b06      	ldr	r3, [sp, #24]
    1cd6:	9300      	str	r3, [sp, #0]
    1cd8:	9b07      	ldr	r3, [sp, #28]
    1cda:	220e      	movs	r2, #14
    1cdc:	a806      	add	r0, sp, #24
    1cde:	4684      	mov	ip, r0
    1ce0:	4462      	add	r2, ip
    1ce2:	0038      	movs	r0, r7
    1ce4:	4f29      	ldr	r7, [pc, #164]	; (1d8c <usart_init+0x34c>)
    1ce6:	47b8      	blx	r7
    1ce8:	e7ea      	b.n	1cc0 <usart_init+0x280>
		if(config->lin_slave_enable) {
    1cea:	7ef3      	ldrb	r3, [r6, #27]
    1cec:	2b00      	cmp	r3, #0
    1cee:	d082      	beq.n	1bf6 <usart_init+0x1b6>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    1cf0:	2380      	movs	r3, #128	; 0x80
    1cf2:	04db      	lsls	r3, r3, #19
    1cf4:	431f      	orrs	r7, r3
    1cf6:	e77e      	b.n	1bf6 <usart_init+0x1b6>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1cf8:	0020      	movs	r0, r4
    1cfa:	4b25      	ldr	r3, [pc, #148]	; (1d90 <usart_init+0x350>)
    1cfc:	4798      	blx	r3
    1cfe:	e007      	b.n	1d10 <usart_init+0x2d0>
    1d00:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    1d02:	2f04      	cmp	r7, #4
    1d04:	d00d      	beq.n	1d22 <usart_init+0x2e2>
    1d06:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1d08:	00bb      	lsls	r3, r7, #2
    1d0a:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    1d0c:	2800      	cmp	r0, #0
    1d0e:	d0f3      	beq.n	1cf8 <usart_init+0x2b8>
		if (current_pinmux != PINMUX_UNUSED) {
    1d10:	1c43      	adds	r3, r0, #1
    1d12:	d0f5      	beq.n	1d00 <usart_init+0x2c0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1d14:	a90e      	add	r1, sp, #56	; 0x38
    1d16:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    1d18:	0c00      	lsrs	r0, r0, #16
    1d1a:	b2c0      	uxtb	r0, r0
    1d1c:	4b1d      	ldr	r3, [pc, #116]	; (1d94 <usart_init+0x354>)
    1d1e:	4798      	blx	r3
    1d20:	e7ee      	b.n	1d00 <usart_init+0x2c0>
		module->callback[i]            = NULL;
    1d22:	2300      	movs	r3, #0
    1d24:	60eb      	str	r3, [r5, #12]
    1d26:	612b      	str	r3, [r5, #16]
    1d28:	616b      	str	r3, [r5, #20]
    1d2a:	61ab      	str	r3, [r5, #24]
    1d2c:	61eb      	str	r3, [r5, #28]
    1d2e:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    1d30:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    1d32:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    1d34:	2200      	movs	r2, #0
    1d36:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    1d38:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    1d3a:	3330      	adds	r3, #48	; 0x30
    1d3c:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    1d3e:	3301      	adds	r3, #1
    1d40:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    1d42:	3301      	adds	r3, #1
    1d44:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    1d46:	3301      	adds	r3, #1
    1d48:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    1d4a:	6828      	ldr	r0, [r5, #0]
    1d4c:	4b07      	ldr	r3, [pc, #28]	; (1d6c <usart_init+0x32c>)
    1d4e:	4798      	blx	r3
    1d50:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    1d52:	4911      	ldr	r1, [pc, #68]	; (1d98 <usart_init+0x358>)
    1d54:	4b11      	ldr	r3, [pc, #68]	; (1d9c <usart_init+0x35c>)
    1d56:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1d58:	00a4      	lsls	r4, r4, #2
    1d5a:	4b11      	ldr	r3, [pc, #68]	; (1da0 <usart_init+0x360>)
    1d5c:	50e5      	str	r5, [r4, r3]
	return status_code;
    1d5e:	2000      	movs	r0, #0
    1d60:	e686      	b.n	1a70 <usart_init+0x30>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1d62:	2310      	movs	r3, #16
    1d64:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1d66:	2300      	movs	r3, #0
    1d68:	9307      	str	r3, [sp, #28]
    1d6a:	e6ea      	b.n	1b42 <usart_init+0x102>
    1d6c:	00001569 	.word	0x00001569
    1d70:	40000400 	.word	0x40000400
    1d74:	000027b5 	.word	0x000027b5
    1d78:	00002745 	.word	0x00002745
    1d7c:	000013c1 	.word	0x000013c1
    1d80:	41002000 	.word	0x41002000
    1d84:	000027d9 	.word	0x000027d9
    1d88:	00001303 	.word	0x00001303
    1d8c:	0000132d 	.word	0x0000132d
    1d90:	0000140d 	.word	0x0000140d
    1d94:	000028b1 	.word	0x000028b1
    1d98:	00001ed9 	.word	0x00001ed9
    1d9c:	000015a5 	.word	0x000015a5
    1da0:	20001148 	.word	0x20001148

00001da4 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1da4:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    1da6:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    1da8:	2a00      	cmp	r2, #0
    1daa:	d101      	bne.n	1db0 <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    1dac:	0018      	movs	r0, r3
    1dae:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    1db0:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    1db2:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    1db4:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    1db6:	2a00      	cmp	r2, #0
    1db8:	d1f8      	bne.n	1dac <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1dba:	6803      	ldr	r3, [r0, #0]
	return (usart_hw->SYNCBUSY.reg);
    1dbc:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    1dbe:	2a00      	cmp	r2, #0
    1dc0:	d1fc      	bne.n	1dbc <usart_write_wait+0x18>
	usart_hw->DATA.reg = tx_data;
    1dc2:	8519      	strh	r1, [r3, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    1dc4:	2102      	movs	r1, #2
    1dc6:	7e1a      	ldrb	r2, [r3, #24]
    1dc8:	420a      	tst	r2, r1
    1dca:	d0fc      	beq.n	1dc6 <usart_write_wait+0x22>
	return STATUS_OK;
    1dcc:	2300      	movs	r3, #0
    1dce:	e7ed      	b.n	1dac <usart_write_wait+0x8>

00001dd0 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1dd0:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    1dd2:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    1dd4:	2a00      	cmp	r2, #0
    1dd6:	d101      	bne.n	1ddc <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    1dd8:	0018      	movs	r0, r3
    1dda:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
    1ddc:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    1dde:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    1de0:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
    1de2:	2a00      	cmp	r2, #0
    1de4:	d1f8      	bne.n	1dd8 <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1de6:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    1de8:	7e10      	ldrb	r0, [r2, #24]
    1dea:	0740      	lsls	r0, r0, #29
    1dec:	d5f4      	bpl.n	1dd8 <usart_read_wait+0x8>
	return (usart_hw->SYNCBUSY.reg);
    1dee:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1df0:	2b00      	cmp	r3, #0
    1df2:	d1fc      	bne.n	1dee <usart_read_wait+0x1e>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1df4:	8b53      	ldrh	r3, [r2, #26]
    1df6:	b2db      	uxtb	r3, r3
	if (error_code) {
    1df8:	0698      	lsls	r0, r3, #26
    1dfa:	d01d      	beq.n	1e38 <usart_read_wait+0x68>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    1dfc:	0798      	lsls	r0, r3, #30
    1dfe:	d503      	bpl.n	1e08 <usart_read_wait+0x38>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1e00:	2302      	movs	r3, #2
    1e02:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    1e04:	3318      	adds	r3, #24
    1e06:	e7e7      	b.n	1dd8 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1e08:	0758      	lsls	r0, r3, #29
    1e0a:	d503      	bpl.n	1e14 <usart_read_wait+0x44>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1e0c:	2304      	movs	r3, #4
    1e0e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    1e10:	331a      	adds	r3, #26
    1e12:	e7e1      	b.n	1dd8 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1e14:	07d8      	lsls	r0, r3, #31
    1e16:	d503      	bpl.n	1e20 <usart_read_wait+0x50>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1e18:	2301      	movs	r3, #1
    1e1a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    1e1c:	3312      	adds	r3, #18
    1e1e:	e7db      	b.n	1dd8 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    1e20:	06d8      	lsls	r0, r3, #27
    1e22:	d503      	bpl.n	1e2c <usart_read_wait+0x5c>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1e24:	2310      	movs	r3, #16
    1e26:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    1e28:	3332      	adds	r3, #50	; 0x32
    1e2a:	e7d5      	b.n	1dd8 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    1e2c:	069b      	lsls	r3, r3, #26
    1e2e:	d503      	bpl.n	1e38 <usart_read_wait+0x68>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1e30:	2320      	movs	r3, #32
    1e32:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    1e34:	3321      	adds	r3, #33	; 0x21
    1e36:	e7cf      	b.n	1dd8 <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    1e38:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    1e3a:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    1e3c:	2300      	movs	r3, #0
    1e3e:	e7cb      	b.n	1dd8 <usart_read_wait+0x8>

00001e40 <usart_read_buffer_wait>:
 */
enum status_code usart_read_buffer_wait(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    1e40:	b5f0      	push	{r4, r5, r6, r7, lr}
    1e42:	46d6      	mov	lr, sl
    1e44:	b500      	push	{lr}
    1e46:	b084      	sub	sp, #16
    1e48:	0004      	movs	r4, r0
    1e4a:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1e4c:	2017      	movs	r0, #23
	if (length == 0) {
    1e4e:	2a00      	cmp	r2, #0
    1e50:	d103      	bne.n	1e5a <usart_read_buffer_wait+0x1a>
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
}
    1e52:	b004      	add	sp, #16
    1e54:	bc04      	pop	{r2}
    1e56:	4692      	mov	sl, r2
    1e58:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!(module->receiver_enabled)) {
    1e5a:	79a3      	ldrb	r3, [r4, #6]
		return STATUS_ERR_DENIED;
    1e5c:	3005      	adds	r0, #5
	if (!(module->receiver_enabled)) {
    1e5e:	2b00      	cmp	r3, #0
    1e60:	d0f7      	beq.n	1e52 <usart_read_buffer_wait+0x12>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1e62:	6826      	ldr	r6, [r4, #0]
	while (length--) {
    1e64:	3a01      	subs	r2, #1
    1e66:	b293      	uxth	r3, r2
    1e68:	469a      	mov	sl, r3
    1e6a:	2500      	movs	r5, #0
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    1e6c:	2704      	movs	r7, #4
    1e6e:	e019      	b.n	1ea4 <usart_read_buffer_wait+0x64>
		uint16_t received_data = 0;
    1e70:	2300      	movs	r3, #0
    1e72:	aa02      	add	r2, sp, #8
    1e74:	80d3      	strh	r3, [r2, #6]
		retval = usart_read_wait(module, &received_data);
    1e76:	1d91      	adds	r1, r2, #6
    1e78:	0020      	movs	r0, r4
    1e7a:	4b15      	ldr	r3, [pc, #84]	; (1ed0 <usart_read_buffer_wait+0x90>)
    1e7c:	4798      	blx	r3
		if (retval != STATUS_OK) {
    1e7e:	2800      	cmp	r0, #0
    1e80:	d1e7      	bne.n	1e52 <usart_read_buffer_wait+0x12>
		rx_data[rx_pos++] = received_data;
    1e82:	1c69      	adds	r1, r5, #1
    1e84:	b289      	uxth	r1, r1
    1e86:	ab02      	add	r3, sp, #8
    1e88:	88db      	ldrh	r3, [r3, #6]
    1e8a:	9a01      	ldr	r2, [sp, #4]
    1e8c:	5553      	strb	r3, [r2, r5]
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1e8e:	7962      	ldrb	r2, [r4, #5]
    1e90:	2a01      	cmp	r2, #1
    1e92:	d014      	beq.n	1ebe <usart_read_buffer_wait+0x7e>
		rx_data[rx_pos++] = received_data;
    1e94:	000d      	movs	r5, r1
	while (length--) {
    1e96:	4653      	mov	r3, sl
    1e98:	3b01      	subs	r3, #1
    1e9a:	b29b      	uxth	r3, r3
    1e9c:	469a      	mov	sl, r3
    1e9e:	4b0d      	ldr	r3, [pc, #52]	; (1ed4 <usart_read_buffer_wait+0x94>)
    1ea0:	459a      	cmp	sl, r3
    1ea2:	d0d6      	beq.n	1e52 <usart_read_buffer_wait+0x12>
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    1ea4:	7e33      	ldrb	r3, [r6, #24]
    1ea6:	423b      	tst	r3, r7
    1ea8:	d1e2      	bne.n	1e70 <usart_read_buffer_wait+0x30>
    1eaa:	4b0a      	ldr	r3, [pc, #40]	; (1ed4 <usart_read_buffer_wait+0x94>)
    1eac:	7e32      	ldrb	r2, [r6, #24]
    1eae:	423a      	tst	r2, r7
    1eb0:	d1de      	bne.n	1e70 <usart_read_buffer_wait+0x30>
			} else if (i == USART_TIMEOUT) {
    1eb2:	2b01      	cmp	r3, #1
    1eb4:	d009      	beq.n	1eca <usart_read_buffer_wait+0x8a>
    1eb6:	3b01      	subs	r3, #1
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    1eb8:	2b00      	cmp	r3, #0
    1eba:	d1f7      	bne.n	1eac <usart_read_buffer_wait+0x6c>
    1ebc:	e7d8      	b.n	1e70 <usart_read_buffer_wait+0x30>
			rx_data[rx_pos++] = (received_data >> 8);
    1ebe:	3502      	adds	r5, #2
    1ec0:	b2ad      	uxth	r5, r5
    1ec2:	0a1b      	lsrs	r3, r3, #8
    1ec4:	9a01      	ldr	r2, [sp, #4]
    1ec6:	5453      	strb	r3, [r2, r1]
    1ec8:	e7e5      	b.n	1e96 <usart_read_buffer_wait+0x56>
				return STATUS_ERR_TIMEOUT;
    1eca:	2012      	movs	r0, #18
    1ecc:	e7c1      	b.n	1e52 <usart_read_buffer_wait+0x12>
    1ece:	46c0      	nop			; (mov r8, r8)
    1ed0:	00001dd1 	.word	0x00001dd1
    1ed4:	0000ffff 	.word	0x0000ffff

00001ed8 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    1ed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    1eda:	0080      	lsls	r0, r0, #2
    1edc:	4b62      	ldr	r3, [pc, #392]	; (2068 <STACK_SIZE+0x68>)
    1ede:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    1ee0:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1ee2:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    1ee4:	2b00      	cmp	r3, #0
    1ee6:	d1fc      	bne.n	1ee2 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    1ee8:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    1eea:	7da6      	ldrb	r6, [r4, #22]
    1eec:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    1eee:	2330      	movs	r3, #48	; 0x30
    1ef0:	5ceb      	ldrb	r3, [r5, r3]
    1ef2:	2231      	movs	r2, #49	; 0x31
    1ef4:	5caf      	ldrb	r7, [r5, r2]
    1ef6:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    1ef8:	07f3      	lsls	r3, r6, #31
    1efa:	d522      	bpl.n	1f42 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    1efc:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    1efe:	b29b      	uxth	r3, r3
    1f00:	2b00      	cmp	r3, #0
    1f02:	d01c      	beq.n	1f3e <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1f04:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    1f06:	7813      	ldrb	r3, [r2, #0]
    1f08:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    1f0a:	1c51      	adds	r1, r2, #1
    1f0c:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1f0e:	7969      	ldrb	r1, [r5, #5]
    1f10:	2901      	cmp	r1, #1
    1f12:	d00e      	beq.n	1f32 <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1f14:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    1f16:	05db      	lsls	r3, r3, #23
    1f18:	0ddb      	lsrs	r3, r3, #23
    1f1a:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    1f1c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    1f1e:	3b01      	subs	r3, #1
    1f20:	b29b      	uxth	r3, r3
    1f22:	85eb      	strh	r3, [r5, #46]	; 0x2e
    1f24:	2b00      	cmp	r3, #0
    1f26:	d10c      	bne.n	1f42 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1f28:	3301      	adds	r3, #1
    1f2a:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    1f2c:	3301      	adds	r3, #1
    1f2e:	75a3      	strb	r3, [r4, #22]
    1f30:	e007      	b.n	1f42 <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    1f32:	7851      	ldrb	r1, [r2, #1]
    1f34:	0209      	lsls	r1, r1, #8
    1f36:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    1f38:	3202      	adds	r2, #2
    1f3a:	62aa      	str	r2, [r5, #40]	; 0x28
    1f3c:	e7eb      	b.n	1f16 <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1f3e:	2301      	movs	r3, #1
    1f40:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    1f42:	07b3      	lsls	r3, r6, #30
    1f44:	d506      	bpl.n	1f54 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    1f46:	2302      	movs	r3, #2
    1f48:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    1f4a:	2200      	movs	r2, #0
    1f4c:	3331      	adds	r3, #49	; 0x31
    1f4e:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    1f50:	07fb      	lsls	r3, r7, #31
    1f52:	d41a      	bmi.n	1f8a <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    1f54:	0773      	lsls	r3, r6, #29
    1f56:	d565      	bpl.n	2024 <STACK_SIZE+0x24>

		if (module->remaining_rx_buffer_length) {
    1f58:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1f5a:	b29b      	uxth	r3, r3
    1f5c:	2b00      	cmp	r3, #0
    1f5e:	d05f      	beq.n	2020 <STACK_SIZE+0x20>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1f60:	8b63      	ldrh	r3, [r4, #26]
    1f62:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    1f64:	071a      	lsls	r2, r3, #28
    1f66:	d414      	bmi.n	1f92 <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1f68:	223f      	movs	r2, #63	; 0x3f
    1f6a:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    1f6c:	2b00      	cmp	r3, #0
    1f6e:	d034      	beq.n	1fda <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    1f70:	079a      	lsls	r2, r3, #30
    1f72:	d511      	bpl.n	1f98 <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    1f74:	221a      	movs	r2, #26
    1f76:	2332      	movs	r3, #50	; 0x32
    1f78:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1f7a:	3b30      	subs	r3, #48	; 0x30
    1f7c:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    1f7e:	077b      	lsls	r3, r7, #29
    1f80:	d550      	bpl.n	2024 <STACK_SIZE+0x24>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    1f82:	0028      	movs	r0, r5
    1f84:	696b      	ldr	r3, [r5, #20]
    1f86:	4798      	blx	r3
    1f88:	e04c      	b.n	2024 <STACK_SIZE+0x24>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    1f8a:	0028      	movs	r0, r5
    1f8c:	68eb      	ldr	r3, [r5, #12]
    1f8e:	4798      	blx	r3
    1f90:	e7e0      	b.n	1f54 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    1f92:	2237      	movs	r2, #55	; 0x37
    1f94:	4013      	ands	r3, r2
    1f96:	e7e9      	b.n	1f6c <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1f98:	075a      	lsls	r2, r3, #29
    1f9a:	d505      	bpl.n	1fa8 <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    1f9c:	221e      	movs	r2, #30
    1f9e:	2332      	movs	r3, #50	; 0x32
    1fa0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1fa2:	3b2e      	subs	r3, #46	; 0x2e
    1fa4:	8363      	strh	r3, [r4, #26]
    1fa6:	e7ea      	b.n	1f7e <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1fa8:	07da      	lsls	r2, r3, #31
    1faa:	d505      	bpl.n	1fb8 <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    1fac:	2213      	movs	r2, #19
    1fae:	2332      	movs	r3, #50	; 0x32
    1fb0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1fb2:	3b31      	subs	r3, #49	; 0x31
    1fb4:	8363      	strh	r3, [r4, #26]
    1fb6:	e7e2      	b.n	1f7e <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    1fb8:	06da      	lsls	r2, r3, #27
    1fba:	d505      	bpl.n	1fc8 <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    1fbc:	2242      	movs	r2, #66	; 0x42
    1fbe:	2332      	movs	r3, #50	; 0x32
    1fc0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1fc2:	3b22      	subs	r3, #34	; 0x22
    1fc4:	8363      	strh	r3, [r4, #26]
    1fc6:	e7da      	b.n	1f7e <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    1fc8:	2220      	movs	r2, #32
    1fca:	421a      	tst	r2, r3
    1fcc:	d0d7      	beq.n	1f7e <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    1fce:	3221      	adds	r2, #33	; 0x21
    1fd0:	2332      	movs	r3, #50	; 0x32
    1fd2:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1fd4:	3b12      	subs	r3, #18
    1fd6:	8363      	strh	r3, [r4, #26]
    1fd8:	e7d1      	b.n	1f7e <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    1fda:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    1fdc:	05db      	lsls	r3, r3, #23
    1fde:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    1fe0:	b2da      	uxtb	r2, r3
    1fe2:	6a69      	ldr	r1, [r5, #36]	; 0x24
    1fe4:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    1fe6:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    1fe8:	1c51      	adds	r1, r2, #1
    1fea:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1fec:	7969      	ldrb	r1, [r5, #5]
    1fee:	2901      	cmp	r1, #1
    1ff0:	d010      	beq.n	2014 <STACK_SIZE+0x14>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    1ff2:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1ff4:	3b01      	subs	r3, #1
    1ff6:	b29b      	uxth	r3, r3
    1ff8:	85ab      	strh	r3, [r5, #44]	; 0x2c
    1ffa:	2b00      	cmp	r3, #0
    1ffc:	d112      	bne.n	2024 <STACK_SIZE+0x24>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1ffe:	3304      	adds	r3, #4
    2000:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    2002:	2200      	movs	r2, #0
    2004:	332e      	adds	r3, #46	; 0x2e
    2006:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    2008:	07bb      	lsls	r3, r7, #30
    200a:	d50b      	bpl.n	2024 <STACK_SIZE+0x24>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    200c:	0028      	movs	r0, r5
    200e:	692b      	ldr	r3, [r5, #16]
    2010:	4798      	blx	r3
    2012:	e007      	b.n	2024 <STACK_SIZE+0x24>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    2014:	0a1b      	lsrs	r3, r3, #8
    2016:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    2018:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    201a:	3301      	adds	r3, #1
    201c:	626b      	str	r3, [r5, #36]	; 0x24
    201e:	e7e8      	b.n	1ff2 <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    2020:	2304      	movs	r3, #4
    2022:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    2024:	06f3      	lsls	r3, r6, #27
    2026:	d504      	bpl.n	2032 <STACK_SIZE+0x32>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    2028:	2310      	movs	r3, #16
    202a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    202c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    202e:	06fb      	lsls	r3, r7, #27
    2030:	d40e      	bmi.n	2050 <STACK_SIZE+0x50>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    2032:	06b3      	lsls	r3, r6, #26
    2034:	d504      	bpl.n	2040 <STACK_SIZE+0x40>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    2036:	2320      	movs	r3, #32
    2038:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    203a:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    203c:	073b      	lsls	r3, r7, #28
    203e:	d40b      	bmi.n	2058 <STACK_SIZE+0x58>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    2040:	0733      	lsls	r3, r6, #28
    2042:	d504      	bpl.n	204e <STACK_SIZE+0x4e>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    2044:	2308      	movs	r3, #8
    2046:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    2048:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    204a:	06bb      	lsls	r3, r7, #26
    204c:	d408      	bmi.n	2060 <STACK_SIZE+0x60>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    204e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    2050:	0028      	movs	r0, r5
    2052:	69eb      	ldr	r3, [r5, #28]
    2054:	4798      	blx	r3
    2056:	e7ec      	b.n	2032 <STACK_SIZE+0x32>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    2058:	0028      	movs	r0, r5
    205a:	69ab      	ldr	r3, [r5, #24]
    205c:	4798      	blx	r3
    205e:	e7ef      	b.n	2040 <STACK_SIZE+0x40>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    2060:	6a2b      	ldr	r3, [r5, #32]
    2062:	0028      	movs	r0, r5
    2064:	4798      	blx	r3
}
    2066:	e7f2      	b.n	204e <STACK_SIZE+0x4e>
    2068:	20001148 	.word	0x20001148

0000206c <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    206c:	b510      	push	{r4, lr}
	switch (clock_source) {
    206e:	2808      	cmp	r0, #8
    2070:	d803      	bhi.n	207a <system_clock_source_get_hz+0xe>
    2072:	0080      	lsls	r0, r0, #2
    2074:	4b1c      	ldr	r3, [pc, #112]	; (20e8 <system_clock_source_get_hz+0x7c>)
    2076:	581b      	ldr	r3, [r3, r0]
    2078:	469f      	mov	pc, r3
		}

		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
    207a:	2000      	movs	r0, #0
    207c:	e032      	b.n	20e4 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
    207e:	4b1b      	ldr	r3, [pc, #108]	; (20ec <system_clock_source_get_hz+0x80>)
    2080:	6918      	ldr	r0, [r3, #16]
    2082:	e02f      	b.n	20e4 <system_clock_source_get_hz+0x78>
		return (OSCCTRL->OSC16MCTRL.bit.FSEL+1)*4000000UL;
    2084:	4b1a      	ldr	r3, [pc, #104]	; (20f0 <system_clock_source_get_hz+0x84>)
    2086:	7d18      	ldrb	r0, [r3, #20]
    2088:	0700      	lsls	r0, r0, #28
    208a:	0f80      	lsrs	r0, r0, #30
    208c:	1c43      	adds	r3, r0, #1
    208e:	4819      	ldr	r0, [pc, #100]	; (20f4 <system_clock_source_get_hz+0x88>)
    2090:	4358      	muls	r0, r3
    2092:	e027      	b.n	20e4 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
    2094:	4b15      	ldr	r3, [pc, #84]	; (20ec <system_clock_source_get_hz+0x80>)
    2096:	6958      	ldr	r0, [r3, #20]
    2098:	e024      	b.n	20e4 <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & OSCCTRL_DFLLCTRL_ENABLE))
    209a:	4b14      	ldr	r3, [pc, #80]	; (20ec <system_clock_source_get_hz+0x80>)
    209c:	681b      	ldr	r3, [r3, #0]
			return 0;
    209e:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & OSCCTRL_DFLLCTRL_ENABLE))
    20a0:	079b      	lsls	r3, r3, #30
    20a2:	d51f      	bpl.n	20e4 <system_clock_source_get_hz+0x78>
	while (!(OSCCTRL->STATUS.reg & OSCCTRL_STATUS_DFLLRDY)) {
    20a4:	4912      	ldr	r1, [pc, #72]	; (20f0 <system_clock_source_get_hz+0x84>)
    20a6:	2280      	movs	r2, #128	; 0x80
    20a8:	0052      	lsls	r2, r2, #1
    20aa:	68cb      	ldr	r3, [r1, #12]
    20ac:	4213      	tst	r3, r2
    20ae:	d0fc      	beq.n	20aa <system_clock_source_get_hz+0x3e>
		if (_system_clock_inst.dfll.control & OSCCTRL_DFLLCTRL_MODE) {
    20b0:	4b0e      	ldr	r3, [pc, #56]	; (20ec <system_clock_source_get_hz+0x80>)
    20b2:	681b      	ldr	r3, [r3, #0]
    20b4:	075b      	lsls	r3, r3, #29
    20b6:	d401      	bmi.n	20bc <system_clock_source_get_hz+0x50>
		return 48000000UL;
    20b8:	480f      	ldr	r0, [pc, #60]	; (20f8 <system_clock_source_get_hz+0x8c>)
    20ba:	e013      	b.n	20e4 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(OSCCTRL_GCLK_ID_DFLL48) *
    20bc:	2000      	movs	r0, #0
    20be:	4b0f      	ldr	r3, [pc, #60]	; (20fc <system_clock_source_get_hz+0x90>)
    20c0:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    20c2:	4b0a      	ldr	r3, [pc, #40]	; (20ec <system_clock_source_get_hz+0x80>)
    20c4:	689b      	ldr	r3, [r3, #8]
    20c6:	041b      	lsls	r3, r3, #16
    20c8:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(OSCCTRL_GCLK_ID_DFLL48) *
    20ca:	4358      	muls	r0, r3
    20cc:	e00a      	b.n	20e4 <system_clock_source_get_hz+0x78>
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    20ce:	2328      	movs	r3, #40	; 0x28
    20d0:	4a07      	ldr	r2, [pc, #28]	; (20f0 <system_clock_source_get_hz+0x84>)
    20d2:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    20d4:	2000      	movs	r0, #0
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    20d6:	079b      	lsls	r3, r3, #30
    20d8:	d504      	bpl.n	20e4 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
    20da:	4b04      	ldr	r3, [pc, #16]	; (20ec <system_clock_source_get_hz+0x80>)
    20dc:	68d8      	ldr	r0, [r3, #12]
    20de:	e001      	b.n	20e4 <system_clock_source_get_hz+0x78>
		return 32768UL;
    20e0:	2080      	movs	r0, #128	; 0x80
    20e2:	0200      	lsls	r0, r0, #8
	}
}
    20e4:	bd10      	pop	{r4, pc}
    20e6:	46c0      	nop			; (mov r8, r8)
    20e8:	0001b48c 	.word	0x0001b48c
    20ec:	20000ac8 	.word	0x20000ac8
    20f0:	40000c00 	.word	0x40000c00
    20f4:	003d0900 	.word	0x003d0900
    20f8:	02dc6c00 	.word	0x02dc6c00
    20fc:	000027d9 	.word	0x000027d9

00002100 <system_clock_source_osc16m_set_config>:
 *
 * \param[in] config  OSC16M configuration structure containing the new config
 */
void system_clock_source_osc16m_set_config(
		struct system_clock_source_osc16m_config *const config)
{
    2100:	b570      	push	{r4, r5, r6, lr}
	OSCCTRL_OSC16MCTRL_Type temp = OSCCTRL->OSC16MCTRL;
    2102:	4c0b      	ldr	r4, [pc, #44]	; (2130 <system_clock_source_osc16m_set_config+0x30>)
    2104:	7d23      	ldrb	r3, [r4, #20]

	/* Use temporary struct to reduce register access */
	temp.bit.FSEL    = config->fsel;
	temp.bit.ONDEMAND = config->on_demand;
    2106:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;
    2108:	7846      	ldrb	r6, [r0, #1]

	OSCCTRL->OSC16MCTRL = temp;
    210a:	7802      	ldrb	r2, [r0, #0]
    210c:	2103      	movs	r1, #3
    210e:	4011      	ands	r1, r2
    2110:	0089      	lsls	r1, r1, #2
    2112:	220c      	movs	r2, #12
    2114:	4393      	bics	r3, r2
    2116:	430b      	orrs	r3, r1
    2118:	3a0b      	subs	r2, #11
    211a:	4032      	ands	r2, r6
    211c:	0192      	lsls	r2, r2, #6
    211e:	2140      	movs	r1, #64	; 0x40
    2120:	438b      	bics	r3, r1
    2122:	4313      	orrs	r3, r2
    2124:	01ed      	lsls	r5, r5, #7
    2126:	227f      	movs	r2, #127	; 0x7f
    2128:	4013      	ands	r3, r2
    212a:	432b      	orrs	r3, r5
    212c:	7523      	strb	r3, [r4, #20]
}
    212e:	bd70      	pop	{r4, r5, r6, pc}
    2130:	40000c00 	.word	0x40000c00

00002134 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    2134:	b5f0      	push	{r4, r5, r6, r7, lr}
    2136:	46d6      	mov	lr, sl
    2138:	464f      	mov	r7, r9
    213a:	4646      	mov	r6, r8
    213c:	b5c0      	push	{r6, r7, lr}
	OSC32KCTRL_XOSC32K_Type temp = OSC32KCTRL->XOSC32K;
    213e:	4b20      	ldr	r3, [pc, #128]	; (21c0 <system_clock_source_xosc32k_set_config+0x8c>)
    2140:	469a      	mov	sl, r3
    2142:	695b      	ldr	r3, [r3, #20]

	temp.bit.STARTUP = config->startup_time;
    2144:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    2146:	7801      	ldrb	r1, [r0, #0]
    2148:	424c      	negs	r4, r1
    214a:	414c      	adcs	r4, r1
    214c:	46a1      	mov	r9, r4
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.EN1K = config->enable_1khz_output;
    214e:	7881      	ldrb	r1, [r0, #2]
    2150:	468c      	mov	ip, r1
	temp.bit.EN32K = config->enable_32khz_output;
    2152:	78c1      	ldrb	r1, [r0, #3]
    2154:	4688      	mov	r8, r1

	temp.bit.ONDEMAND = config->on_demand;
    2156:	7a46      	ldrb	r6, [r0, #9]
	temp.bit.RUNSTDBY = config->run_in_standby;
    2158:	7a07      	ldrb	r7, [r0, #8]
	temp.bit.WRTLOCK  = config->write_once;
    215a:	7a84      	ldrb	r4, [r0, #10]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    215c:	6840      	ldr	r0, [r0, #4]
    215e:	4919      	ldr	r1, [pc, #100]	; (21c4 <system_clock_source_xosc32k_set_config+0x90>)
    2160:	6148      	str	r0, [r1, #20]

	OSC32KCTRL->XOSC32K = temp;
    2162:	2101      	movs	r1, #1
    2164:	4648      	mov	r0, r9
    2166:	0080      	lsls	r0, r0, #2
    2168:	2204      	movs	r2, #4
    216a:	4393      	bics	r3, r2
    216c:	4303      	orrs	r3, r0
    216e:	4640      	mov	r0, r8
    2170:	4008      	ands	r0, r1
    2172:	00c0      	lsls	r0, r0, #3
    2174:	3204      	adds	r2, #4
    2176:	4393      	bics	r3, r2
    2178:	4303      	orrs	r3, r0
    217a:	4660      	mov	r0, ip
    217c:	4008      	ands	r0, r1
    217e:	0100      	lsls	r0, r0, #4
    2180:	3208      	adds	r2, #8
    2182:	4393      	bics	r3, r2
    2184:	4303      	orrs	r3, r0
    2186:	400f      	ands	r7, r1
    2188:	01bf      	lsls	r7, r7, #6
    218a:	2040      	movs	r0, #64	; 0x40
    218c:	4383      	bics	r3, r0
    218e:	433b      	orrs	r3, r7
    2190:	400e      	ands	r6, r1
    2192:	01f6      	lsls	r6, r6, #7
    2194:	3040      	adds	r0, #64	; 0x40
    2196:	4383      	bics	r3, r0
    2198:	4333      	orrs	r3, r6
    219a:	3879      	subs	r0, #121	; 0x79
    219c:	4005      	ands	r5, r0
    219e:	022d      	lsls	r5, r5, #8
    21a0:	4809      	ldr	r0, [pc, #36]	; (21c8 <system_clock_source_xosc32k_set_config+0x94>)
    21a2:	4003      	ands	r3, r0
    21a4:	432b      	orrs	r3, r5
    21a6:	4021      	ands	r1, r4
    21a8:	0309      	lsls	r1, r1, #12
    21aa:	4808      	ldr	r0, [pc, #32]	; (21cc <system_clock_source_xosc32k_set_config+0x98>)
    21ac:	4003      	ands	r3, r0
    21ae:	430b      	orrs	r3, r1
    21b0:	4652      	mov	r2, sl
    21b2:	6153      	str	r3, [r2, #20]
}
    21b4:	bc1c      	pop	{r2, r3, r4}
    21b6:	4690      	mov	r8, r2
    21b8:	4699      	mov	r9, r3
    21ba:	46a2      	mov	sl, r4
    21bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    21be:	46c0      	nop			; (mov r8, r8)
    21c0:	40001000 	.word	0x40001000
    21c4:	20000ac8 	.word	0x20000ac8
    21c8:	fffff8ff 	.word	0xfffff8ff
    21cc:	ffffefff 	.word	0xffffefff

000021d0 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    21d0:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			OSCCTRL_DFLLVAL_COARSE(config->coarse_value) |
    21d2:	7a83      	ldrb	r3, [r0, #10]
    21d4:	069b      	lsls	r3, r3, #26
    21d6:	0c1b      	lsrs	r3, r3, #16
			OSCCTRL_DFLLVAL_FINE(config->fine_value);
    21d8:	8982      	ldrh	r2, [r0, #12]
    21da:	0592      	lsls	r2, r2, #22
    21dc:	0d92      	lsrs	r2, r2, #22
			OSCCTRL_DFLLVAL_COARSE(config->coarse_value) |
    21de:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
    21e0:	491a      	ldr	r1, [pc, #104]	; (224c <system_clock_source_dfll_set_config+0x7c>)
    21e2:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    21e4:	7a03      	ldrb	r3, [r0, #8]
    21e6:	7a42      	ldrb	r2, [r0, #9]
    21e8:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    21ea:	8882      	ldrh	r2, [r0, #4]
    21ec:	88c4      	ldrh	r4, [r0, #6]
    21ee:	4322      	orrs	r2, r4
    21f0:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << OSCCTRL_DFLLCTRL_ONDEMAND_Pos) |
    21f2:	7842      	ldrb	r2, [r0, #1]
    21f4:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
    21f6:	4313      	orrs	r3, r2
			((uint32_t)config->run_in_stanby << OSCCTRL_DFLLCTRL_RUNSTDBY_Pos);
    21f8:	7882      	ldrb	r2, [r0, #2]
    21fa:	0192      	lsls	r2, r2, #6
			((uint32_t)config->on_demand << OSCCTRL_DFLLCTRL_ONDEMAND_Pos) |
    21fc:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
    21fe:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    2200:	7803      	ldrb	r3, [r0, #0]
    2202:	2b04      	cmp	r3, #4
    2204:	d011      	beq.n	222a <system_clock_source_dfll_set_config+0x5a>
				OSCCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    2206:	2b20      	cmp	r3, #32
    2208:	d10e      	bne.n	2228 <system_clock_source_dfll_set_config+0x58>

		_system_clock_inst.dfll.mul =
				OSCCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    220a:	7b83      	ldrb	r3, [r0, #14]
    220c:	069b      	lsls	r3, r3, #26
				OSCCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				OSCCTRL_DFLLMUL_MUL(config->multiply_factor);
    220e:	8a42      	ldrh	r2, [r0, #18]
				OSCCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    2210:	4313      	orrs	r3, r2
    2212:	8a02      	ldrh	r2, [r0, #16]
    2214:	0412      	lsls	r2, r2, #16
    2216:	490e      	ldr	r1, [pc, #56]	; (2250 <system_clock_source_dfll_set_config+0x80>)
    2218:	400a      	ands	r2, r1
    221a:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    221c:	4a0b      	ldr	r2, [pc, #44]	; (224c <system_clock_source_dfll_set_config+0x7c>)
    221e:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    2220:	6811      	ldr	r1, [r2, #0]
    2222:	4b0c      	ldr	r3, [pc, #48]	; (2254 <system_clock_source_dfll_set_config+0x84>)
    2224:	430b      	orrs	r3, r1
    2226:	6013      	str	r3, [r2, #0]
				OSCCTRL_DFLLCTRL_MODE | OSCCTRL_DFLLCTRL_BPLCKC;
	}
}
    2228:	bd10      	pop	{r4, pc}
				OSCCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    222a:	7b83      	ldrb	r3, [r0, #14]
    222c:	069b      	lsls	r3, r3, #26
				OSCCTRL_DFLLMUL_MUL(config->multiply_factor);
    222e:	8a42      	ldrh	r2, [r0, #18]
				OSCCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    2230:	4313      	orrs	r3, r2
    2232:	8a02      	ldrh	r2, [r0, #16]
    2234:	0412      	lsls	r2, r2, #16
    2236:	4906      	ldr	r1, [pc, #24]	; (2250 <system_clock_source_dfll_set_config+0x80>)
    2238:	400a      	ands	r2, r1
    223a:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    223c:	4a03      	ldr	r2, [pc, #12]	; (224c <system_clock_source_dfll_set_config+0x7c>)
    223e:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    2240:	6813      	ldr	r3, [r2, #0]
    2242:	2104      	movs	r1, #4
    2244:	430b      	orrs	r3, r1
    2246:	6013      	str	r3, [r2, #0]
    2248:	e7ee      	b.n	2228 <system_clock_source_dfll_set_config+0x58>
    224a:	46c0      	nop			; (mov r8, r8)
    224c:	20000ac8 	.word	0x20000ac8
    2250:	03ff0000 	.word	0x03ff0000
    2254:	00000424 	.word	0x00000424

00002258 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    2258:	2808      	cmp	r0, #8
    225a:	d803      	bhi.n	2264 <system_clock_source_enable+0xc>
    225c:	0080      	lsls	r0, r0, #2
    225e:	4b29      	ldr	r3, [pc, #164]	; (2304 <system_clock_source_enable+0xac>)
    2260:	581b      	ldr	r3, [r3, r0]
    2262:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2264:	2017      	movs	r0, #23
    2266:	e04b      	b.n	2300 <system_clock_source_enable+0xa8>
		OSCCTRL->OSC16MCTRL.reg |= OSCCTRL_OSC16MCTRL_ENABLE;
    2268:	4a27      	ldr	r2, [pc, #156]	; (2308 <system_clock_source_enable+0xb0>)
    226a:	7d13      	ldrb	r3, [r2, #20]
    226c:	2102      	movs	r1, #2
    226e:	430b      	orrs	r3, r1
    2270:	7513      	strb	r3, [r2, #20]
		return STATUS_OK;
    2272:	2000      	movs	r0, #0
    2274:	e044      	b.n	2300 <system_clock_source_enable+0xa8>
		OSC32KCTRL->OSC32K.reg |= OSC32KCTRL_OSC32K_ENABLE;
    2276:	4a25      	ldr	r2, [pc, #148]	; (230c <system_clock_source_enable+0xb4>)
    2278:	6993      	ldr	r3, [r2, #24]
    227a:	2102      	movs	r1, #2
    227c:	430b      	orrs	r3, r1
    227e:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    2280:	2000      	movs	r0, #0
		break;
    2282:	e03d      	b.n	2300 <system_clock_source_enable+0xa8>
		OSCCTRL->XOSCCTRL.reg |= OSCCTRL_XOSCCTRL_ENABLE;
    2284:	4a20      	ldr	r2, [pc, #128]	; (2308 <system_clock_source_enable+0xb0>)
    2286:	8a13      	ldrh	r3, [r2, #16]
    2288:	2102      	movs	r1, #2
    228a:	430b      	orrs	r3, r1
    228c:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    228e:	2000      	movs	r0, #0
		break;
    2290:	e036      	b.n	2300 <system_clock_source_enable+0xa8>
		OSC32KCTRL->XOSC32K.reg |= OSC32KCTRL_XOSC32K_ENABLE;
    2292:	4a1e      	ldr	r2, [pc, #120]	; (230c <system_clock_source_enable+0xb4>)
    2294:	6953      	ldr	r3, [r2, #20]
    2296:	2102      	movs	r1, #2
    2298:	430b      	orrs	r3, r1
    229a:	6153      	str	r3, [r2, #20]
	return STATUS_OK;
    229c:	2000      	movs	r0, #0
		break;
    229e:	e02f      	b.n	2300 <system_clock_source_enable+0xa8>
		_system_clock_inst.dfll.control |= OSCCTRL_DFLLCTRL_ENABLE;
    22a0:	491b      	ldr	r1, [pc, #108]	; (2310 <system_clock_source_enable+0xb8>)
    22a2:	680b      	ldr	r3, [r1, #0]
    22a4:	2202      	movs	r2, #2
    22a6:	4313      	orrs	r3, r2
    22a8:	600b      	str	r3, [r1, #0]
	OSCCTRL->DFLLCTRL.reg = OSCCTRL_DFLLCTRL_ENABLE;
    22aa:	4b17      	ldr	r3, [pc, #92]	; (2308 <system_clock_source_enable+0xb0>)
    22ac:	831a      	strh	r2, [r3, #24]
	while (!(OSCCTRL->STATUS.reg & OSCCTRL_STATUS_DFLLRDY)) {
    22ae:	0019      	movs	r1, r3
    22b0:	32fe      	adds	r2, #254	; 0xfe
    22b2:	68cb      	ldr	r3, [r1, #12]
    22b4:	4213      	tst	r3, r2
    22b6:	d0fc      	beq.n	22b2 <system_clock_source_enable+0x5a>
	OSCCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    22b8:	4a15      	ldr	r2, [pc, #84]	; (2310 <system_clock_source_enable+0xb8>)
    22ba:	6891      	ldr	r1, [r2, #8]
    22bc:	4b12      	ldr	r3, [pc, #72]	; (2308 <system_clock_source_enable+0xb0>)
    22be:	6219      	str	r1, [r3, #32]
	OSCCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    22c0:	6852      	ldr	r2, [r2, #4]
    22c2:	61da      	str	r2, [r3, #28]
	OSCCTRL->DFLLCTRL.reg = 0;
    22c4:	2200      	movs	r2, #0
    22c6:	831a      	strh	r2, [r3, #24]
	while (!(OSCCTRL->STATUS.reg & OSCCTRL_STATUS_DFLLRDY)) {
    22c8:	0019      	movs	r1, r3
    22ca:	3201      	adds	r2, #1
    22cc:	32ff      	adds	r2, #255	; 0xff
    22ce:	68cb      	ldr	r3, [r1, #12]
    22d0:	4213      	tst	r3, r2
    22d2:	d0fc      	beq.n	22ce <system_clock_source_enable+0x76>
	OSCCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    22d4:	4b0e      	ldr	r3, [pc, #56]	; (2310 <system_clock_source_enable+0xb8>)
    22d6:	681b      	ldr	r3, [r3, #0]
    22d8:	b29b      	uxth	r3, r3
    22da:	4a0b      	ldr	r2, [pc, #44]	; (2308 <system_clock_source_enable+0xb0>)
    22dc:	8313      	strh	r3, [r2, #24]
	return STATUS_OK;
    22de:	2000      	movs	r0, #0
    22e0:	e00e      	b.n	2300 <system_clock_source_enable+0xa8>
		OSCCTRL->DPLLCTRLA.reg |= OSCCTRL_DPLLCTRLA_ENABLE;
    22e2:	4909      	ldr	r1, [pc, #36]	; (2308 <system_clock_source_enable+0xb0>)
    22e4:	2228      	movs	r2, #40	; 0x28
    22e6:	5c8b      	ldrb	r3, [r1, r2]
    22e8:	2002      	movs	r0, #2
    22ea:	4303      	orrs	r3, r0
    22ec:	548b      	strb	r3, [r1, r2]
		while(OSCCTRL->DPLLSYNCBUSY.reg & OSCCTRL_DPLLSYNCBUSY_ENABLE){
    22ee:	0008      	movs	r0, r1
    22f0:	2138      	movs	r1, #56	; 0x38
    22f2:	3a26      	subs	r2, #38	; 0x26
    22f4:	5c43      	ldrb	r3, [r0, r1]
    22f6:	4213      	tst	r3, r2
    22f8:	d1fc      	bne.n	22f4 <system_clock_source_enable+0x9c>
	return STATUS_OK;
    22fa:	2000      	movs	r0, #0
    22fc:	e000      	b.n	2300 <system_clock_source_enable+0xa8>
		return STATUS_OK;
    22fe:	2000      	movs	r0, #0
}
    2300:	4770      	bx	lr
    2302:	46c0      	nop			; (mov r8, r8)
    2304:	0001b4b0 	.word	0x0001b4b0
    2308:	40000c00 	.word	0x40000c00
    230c:	40001000 	.word	0x40001000
    2310:	20000ac8 	.word	0x20000ac8

00002314 <system_clock_source_disable>:
 *                                 given
 */
enum status_code system_clock_source_disable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    2314:	2808      	cmp	r0, #8
    2316:	d832      	bhi.n	237e <system_clock_source_disable+0x6a>
    2318:	0080      	lsls	r0, r0, #2
    231a:	4b1a      	ldr	r3, [pc, #104]	; (2384 <system_clock_source_disable+0x70>)
    231c:	581b      	ldr	r3, [r3, r0]
    231e:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC16M:
		OSCCTRL->OSC16MCTRL.reg &= ~OSCCTRL_OSC16MCTRL_ENABLE;
    2320:	4a19      	ldr	r2, [pc, #100]	; (2388 <system_clock_source_disable+0x74>)
    2322:	7d13      	ldrb	r3, [r2, #20]
    2324:	2102      	movs	r1, #2
    2326:	438b      	bics	r3, r1
    2328:	7513      	strb	r3, [r2, #20]
		Assert(false);
		return STATUS_ERR_INVALID_ARG;

	}

	return STATUS_OK;
    232a:	2000      	movs	r0, #0
}
    232c:	4770      	bx	lr
		OSC32KCTRL->OSC32K.reg &= ~OSC32KCTRL_OSC32K_ENABLE;
    232e:	4a17      	ldr	r2, [pc, #92]	; (238c <system_clock_source_disable+0x78>)
    2330:	6993      	ldr	r3, [r2, #24]
    2332:	2102      	movs	r1, #2
    2334:	438b      	bics	r3, r1
    2336:	6193      	str	r3, [r2, #24]
	return STATUS_OK;
    2338:	2000      	movs	r0, #0
		break;
    233a:	e7f7      	b.n	232c <system_clock_source_disable+0x18>
		OSCCTRL->XOSCCTRL.reg &= ~OSCCTRL_XOSCCTRL_ENABLE;
    233c:	4a12      	ldr	r2, [pc, #72]	; (2388 <system_clock_source_disable+0x74>)
    233e:	8a13      	ldrh	r3, [r2, #16]
    2340:	2102      	movs	r1, #2
    2342:	438b      	bics	r3, r1
    2344:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    2346:	2000      	movs	r0, #0
		break;
    2348:	e7f0      	b.n	232c <system_clock_source_disable+0x18>
		OSC32KCTRL->XOSC32K.reg &= ~OSC32KCTRL_XOSC32K_ENABLE;
    234a:	4a10      	ldr	r2, [pc, #64]	; (238c <system_clock_source_disable+0x78>)
    234c:	6953      	ldr	r3, [r2, #20]
    234e:	2102      	movs	r1, #2
    2350:	438b      	bics	r3, r1
    2352:	6153      	str	r3, [r2, #20]
	return STATUS_OK;
    2354:	2000      	movs	r0, #0
		break;
    2356:	e7e9      	b.n	232c <system_clock_source_disable+0x18>
		_system_clock_inst.dfll.control &= ~OSCCTRL_DFLLCTRL_ENABLE;
    2358:	4b0d      	ldr	r3, [pc, #52]	; (2390 <system_clock_source_disable+0x7c>)
    235a:	681a      	ldr	r2, [r3, #0]
    235c:	2102      	movs	r1, #2
    235e:	438a      	bics	r2, r1
    2360:	601a      	str	r2, [r3, #0]
		OSCCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    2362:	681b      	ldr	r3, [r3, #0]
    2364:	b29b      	uxth	r3, r3
    2366:	4a08      	ldr	r2, [pc, #32]	; (2388 <system_clock_source_disable+0x74>)
    2368:	8313      	strh	r3, [r2, #24]
	return STATUS_OK;
    236a:	2000      	movs	r0, #0
		break;
    236c:	e7de      	b.n	232c <system_clock_source_disable+0x18>
		OSCCTRL->DPLLCTRLA.reg &= ~OSCCTRL_DPLLCTRLA_ENABLE;
    236e:	4906      	ldr	r1, [pc, #24]	; (2388 <system_clock_source_disable+0x74>)
    2370:	2228      	movs	r2, #40	; 0x28
    2372:	5c8b      	ldrb	r3, [r1, r2]
    2374:	2002      	movs	r0, #2
    2376:	4383      	bics	r3, r0
    2378:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    237a:	2000      	movs	r0, #0
		break;
    237c:	e7d6      	b.n	232c <system_clock_source_disable+0x18>
		return STATUS_ERR_INVALID_ARG;
    237e:	2017      	movs	r0, #23
    2380:	e7d4      	b.n	232c <system_clock_source_disable+0x18>
    2382:	46c0      	nop			; (mov r8, r8)
    2384:	0001b4d4 	.word	0x0001b4d4
    2388:	40000c00 	.word	0x40000c00
    238c:	40001000 	.word	0x40001000
    2390:	20000ac8 	.word	0x20000ac8

00002394 <system_clock_init>:
 * \note OSC16M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC16M default enable can be disabled after system_clock_init. Make sure the
 * clock switches successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2394:	b5f0      	push	{r4, r5, r6, r7, lr}
    2396:	46ce      	mov	lr, r9
    2398:	4647      	mov	r7, r8
    239a:	b580      	push	{r7, lr}
    239c:	b08d      	sub	sp, #52	; 0x34
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	OSCCTRL->INTFLAG.reg = OSCCTRL_INTFLAG_DFLLRDY;
    239e:	2280      	movs	r2, #128	; 0x80
    23a0:	0052      	lsls	r2, r2, #1
    23a2:	4b76      	ldr	r3, [pc, #472]	; (257c <system_clock_init+0x1e8>)
    23a4:	609a      	str	r2, [r3, #8]
	SUPC->INTFLAG.reg = SUPC_INTFLAG_BOD33RDY | SUPC_INTFLAG_BOD33DET;
    23a6:	3afd      	subs	r2, #253	; 0xfd
    23a8:	4b75      	ldr	r3, [pc, #468]	; (2580 <system_clock_init+0x1ec>)
    23aa:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    23ac:	4a75      	ldr	r2, [pc, #468]	; (2584 <system_clock_init+0x1f0>)
    23ae:	6853      	ldr	r3, [r2, #4]
    23b0:	211e      	movs	r1, #30
    23b2:	438b      	bics	r3, r1
    23b4:	391a      	subs	r1, #26
    23b6:	430b      	orrs	r3, r1
    23b8:	6053      	str	r3, [r2, #4]
 */
static inline enum status_code system_switch_performance_level(
					const enum system_performance_level performance_level)
{

	if (performance_level == (enum system_performance_level)PM->PLCFG.reg) {
    23ba:	2380      	movs	r3, #128	; 0x80
    23bc:	05db      	lsls	r3, r3, #23
    23be:	789b      	ldrb	r3, [r3, #2]
    23c0:	2b02      	cmp	r3, #2
    23c2:	d00f      	beq.n	23e4 <system_clock_init+0x50>
		return STATUS_OK;
	}

#if SAML22 || SAML21XXXB || SAMR34J || SAMR35J
	if (PM->PLCFG.reg & PM_PLCFG_PLDIS) {
    23c4:	2380      	movs	r3, #128	; 0x80
    23c6:	05db      	lsls	r3, r3, #23
    23c8:	789b      	ldrb	r3, [r3, #2]
    23ca:	b25b      	sxtb	r3, r3
    23cc:	2b00      	cmp	r3, #0
    23ce:	db09      	blt.n	23e4 <system_clock_init+0x50>
		return STATUS_ERR_INVALID_ARG;
	}
#endif

	/* Clear performance level status */
	PM->INTFLAG.reg = PM_INTFLAG_PLRDY;
    23d0:	2380      	movs	r3, #128	; 0x80
    23d2:	05db      	lsls	r3, r3, #23
    23d4:	2201      	movs	r2, #1
    23d6:	719a      	strb	r2, [r3, #6]

	/* Switch performance level */
	PM->PLCFG.reg = performance_level;
    23d8:	3201      	adds	r2, #1
    23da:	709a      	strb	r2, [r3, #2]

	/* Waiting performance level ready */
	while (!PM->INTFLAG.reg) {
    23dc:	001a      	movs	r2, r3
    23de:	7993      	ldrb	r3, [r2, #6]
    23e0:	2b00      	cmp	r3, #0
    23e2:	d0fc      	beq.n	23de <system_clock_init+0x4a>
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    23e4:	a809      	add	r0, sp, #36	; 0x24
    23e6:	2300      	movs	r3, #0
    23e8:	7003      	strb	r3, [r0, #0]
	config->frequency           = 32768UL;
    23ea:	2280      	movs	r2, #128	; 0x80
    23ec:	0212      	lsls	r2, r2, #8
    23ee:	6042      	str	r2, [r0, #4]
	config->enable_1khz_output  = false;
    23f0:	7083      	strb	r3, [r0, #2]
	config->enable_32khz_output = true;
    23f2:	2201      	movs	r2, #1
    23f4:	70c2      	strb	r2, [r0, #3]
	config->run_in_standby      = false;
    23f6:	7203      	strb	r3, [r0, #8]
	config->write_once          = false;
    23f8:	7283      	strb	r3, [r0, #10]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    23fa:	3203      	adds	r2, #3
    23fc:	7042      	strb	r2, [r0, #1]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    23fe:	7243      	strb	r3, [r0, #9]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    2400:	4b61      	ldr	r3, [pc, #388]	; (2588 <system_clock_init+0x1f4>)
    2402:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    2404:	2005      	movs	r0, #5
    2406:	4b61      	ldr	r3, [pc, #388]	; (258c <system_clock_init+0x1f8>)
    2408:	4798      	blx	r3
		return ((OSC32KCTRL->STATUS.reg & mask) == mask);
    240a:	4961      	ldr	r1, [pc, #388]	; (2590 <system_clock_init+0x1fc>)
    240c:	2201      	movs	r2, #1
    240e:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    2410:	421a      	tst	r2, r3
    2412:	d0fc      	beq.n	240e <system_clock_init+0x7a>
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    2414:	a901      	add	r1, sp, #4
    2416:	2501      	movs	r5, #1
    2418:	604d      	str	r5, [r1, #4]
	config->high_when_disabled = false;
    241a:	2400      	movs	r4, #0
    241c:	704c      	strb	r4, [r1, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    241e:	720c      	strb	r4, [r1, #8]
	config->output_enable      = false;
    2420:	724c      	strb	r4, [r1, #9]
	gclk_conf.source_clock = SYSTEM_CLOCK_SOURCE_ULP32K;
    2422:	2303      	movs	r3, #3
    2424:	700b      	strb	r3, [r1, #0]
	system_gclk_gen_set_config(GCLK_GENERATOR_0, &gclk_conf);
    2426:	2000      	movs	r0, #0
    2428:	4b5a      	ldr	r3, [pc, #360]	; (2594 <system_clock_init+0x200>)
    242a:	4798      	blx	r3
	system_clock_source_disable(SYSTEM_CLOCK_SOURCE_OSC16M);
    242c:	2006      	movs	r0, #6
    242e:	4b5a      	ldr	r3, [pc, #360]	; (2598 <system_clock_init+0x204>)
    2430:	4798      	blx	r3
	config->run_in_standby  = false;
    2432:	466b      	mov	r3, sp
    2434:	705c      	strb	r4, [r3, #1]
	osc16m_conf.fsel      		= CONF_CLOCK_OSC16M_FREQ_SEL;
    2436:	701d      	strb	r5, [r3, #0]
	osc16m_conf.on_demand       = 0;
    2438:	709c      	strb	r4, [r3, #2]
	system_clock_source_osc16m_set_config(&osc16m_conf);
    243a:	4668      	mov	r0, sp
    243c:	4b57      	ldr	r3, [pc, #348]	; (259c <system_clock_init+0x208>)
    243e:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC16M);
    2440:	2006      	movs	r0, #6
    2442:	4b52      	ldr	r3, [pc, #328]	; (258c <system_clock_init+0x1f8>)
    2444:	4798      	blx	r3
		return ((OSCCTRL->STATUS.reg & mask) == mask);
    2446:	494d      	ldr	r1, [pc, #308]	; (257c <system_clock_init+0x1e8>)
    2448:	2210      	movs	r2, #16
    244a:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_OSC16M));
    244c:	421a      	tst	r2, r3
    244e:	d0fc      	beq.n	244a <system_clock_init+0xb6>
	config->division_factor    = 1;
    2450:	a901      	add	r1, sp, #4
    2452:	2301      	movs	r3, #1
    2454:	604b      	str	r3, [r1, #4]
	config->high_when_disabled = false;
    2456:	2400      	movs	r4, #0
    2458:	704c      	strb	r4, [r1, #1]
	config->source_clock       = GCLK_SOURCE_OSC16M;
    245a:	3305      	adds	r3, #5
    245c:	700b      	strb	r3, [r1, #0]
	config->run_in_standby     = false;
    245e:	720c      	strb	r4, [r1, #8]
	config->output_enable      = false;
    2460:	724c      	strb	r4, [r1, #9]
	system_gclk_gen_set_config(GCLK_GENERATOR_0, &gclk_conf);
    2462:	2000      	movs	r0, #0
    2464:	4b4b      	ldr	r3, [pc, #300]	; (2594 <system_clock_init+0x200>)
    2466:	4798      	blx	r3
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    2468:	ab04      	add	r3, sp, #16
    246a:	2200      	movs	r2, #0
    246c:	809c      	strh	r4, [r3, #4]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    246e:	80dc      	strh	r4, [r3, #6]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    2470:	721a      	strb	r2, [r3, #8]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    2472:	725a      	strb	r2, [r3, #9]
	config->run_in_stanby   = false;
    2474:	709a      	strb	r2, [r3, #2]
	config->fine_value      = 0xff / 4; /* Midpoint */
    2476:	213f      	movs	r1, #63	; 0x3f
    2478:	8199      	strh	r1, [r3, #12]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    247a:	393b      	subs	r1, #59	; 0x3b
    247c:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    247e:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    26 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP5)
    2480:	4b47      	ldr	r3, [pc, #284]	; (25a0 <system_clock_init+0x20c>)
    2482:	681b      	ldr	r3, [r3, #0]
    2484:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the Calibration value is not correct */
	if (coarse == 0x3f) {
    2486:	2b3f      	cmp	r3, #63	; 0x3f
    2488:	d100      	bne.n	248c <system_clock_init+0xf8>
    248a:	e074      	b.n	2576 <system_clock_init+0x1e2>
		coarse = 0x1f;
	}

	dfll_conf.coarse_value = coarse;
    248c:	a804      	add	r0, sp, #16
    248e:	7283      	strb	r3, [r0, #10]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    2490:	23b7      	movs	r3, #183	; 0xb7
    2492:	00db      	lsls	r3, r3, #3
    2494:	8243      	strh	r3, [r0, #18]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    2496:	2307      	movs	r3, #7
    2498:	7383      	strb	r3, [r0, #14]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    249a:	3338      	adds	r3, #56	; 0x38
    249c:	8203      	strh	r3, [r0, #16]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    249e:	4b41      	ldr	r3, [pc, #260]	; (25a4 <system_clock_init+0x210>)
    24a0:	4798      	blx	r3
#endif

	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    24a2:	4b41      	ldr	r3, [pc, #260]	; (25a8 <system_clock_init+0x214>)
    24a4:	4798      	blx	r3
	config->division_factor    = 1;
    24a6:	ac01      	add	r4, sp, #4
    24a8:	2601      	movs	r6, #1
    24aa:	9602      	str	r6, [sp, #8]
	config->high_when_disabled = false;
    24ac:	2500      	movs	r5, #0
    24ae:	7065      	strb	r5, [r4, #1]
	config->output_enable      = false;
    24b0:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    24b2:	2305      	movs	r3, #5
    24b4:	4699      	mov	r9, r3
    24b6:	7023      	strb	r3, [r4, #0]
    24b8:	7226      	strb	r6, [r4, #8]
    24ba:	0021      	movs	r1, r4
    24bc:	2001      	movs	r0, #1
    24be:	4b35      	ldr	r3, [pc, #212]	; (2594 <system_clock_init+0x200>)
    24c0:	4698      	mov	r8, r3
    24c2:	4798      	blx	r3
    24c4:	2001      	movs	r0, #1
    24c6:	4f39      	ldr	r7, [pc, #228]	; (25ac <system_clock_init+0x218>)
    24c8:	47b8      	blx	r7
	config->high_when_disabled = false;
    24ca:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC16M;
    24cc:	2306      	movs	r3, #6
    24ce:	7023      	strb	r3, [r4, #0]
	config->run_in_standby     = false;
    24d0:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    24d2:	7265      	strb	r5, [r4, #9]
    24d4:	464b      	mov	r3, r9
    24d6:	6063      	str	r3, [r4, #4]
    24d8:	0021      	movs	r1, r4
    24da:	2002      	movs	r0, #2
    24dc:	47c0      	blx	r8
    24de:	2002      	movs	r0, #2
    24e0:	47b8      	blx	r7
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    24e2:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(OSCCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    24e4:	0021      	movs	r1, r4
    24e6:	2000      	movs	r0, #0
    24e8:	4b31      	ldr	r3, [pc, #196]	; (25b0 <system_clock_init+0x21c>)
    24ea:	4798      	blx	r3
		system_gclk_chan_enable(OSCCTRL_GCLK_ID_DFLL48);
    24ec:	2000      	movs	r0, #0
    24ee:	4b31      	ldr	r3, [pc, #196]	; (25b4 <system_clock_init+0x220>)
    24f0:	4798      	blx	r3
#  endif
#endif

	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    24f2:	2007      	movs	r0, #7
    24f4:	4b25      	ldr	r3, [pc, #148]	; (258c <system_clock_init+0x1f8>)
    24f6:	4798      	blx	r3
		return ((OSCCTRL->STATUS.reg & mask) == mask);
    24f8:	4920      	ldr	r1, [pc, #128]	; (257c <system_clock_init+0x1e8>)
    24fa:	22d0      	movs	r2, #208	; 0xd0
    24fc:	0112      	lsls	r2, r2, #4
    24fe:	68cb      	ldr	r3, [r1, #12]
    2500:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    2502:	4293      	cmp	r3, r2
    2504:	d1fb      	bne.n	24fe <system_clock_init+0x16a>
	MCLK->BUPDIV.reg = MCLK_BUPDIV_BUPDIV(1 << divider);
    2506:	4c2c      	ldr	r4, [pc, #176]	; (25b8 <system_clock_init+0x224>)
    2508:	2301      	movs	r3, #1
    250a:	71a3      	strb	r3, [r4, #6]
	MCLK->LPDIV.reg = MCLK_LPDIV_LPDIV(1 << divider);
    250c:	7163      	strb	r3, [r4, #5]
	MCLK->CPUDIV.reg = MCLK_CPUDIV_CPUDIV(1 << divider);
    250e:	7123      	strb	r3, [r4, #4]
	config->high_when_disabled = false;
    2510:	a901      	add	r1, sp, #4
    2512:	2300      	movs	r3, #0
    2514:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
    2516:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    2518:	724b      	strb	r3, [r1, #9]
	system_main_clock_set_failure_detect(CONF_CLOCK_CPU_CLOCK_FAILURE_DETECT);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    251a:	3307      	adds	r3, #7
    251c:	700b      	strb	r3, [r1, #0]
    251e:	3b01      	subs	r3, #1
    2520:	604b      	str	r3, [r1, #4]
    2522:	2000      	movs	r0, #0
    2524:	4b1b      	ldr	r3, [pc, #108]	; (2594 <system_clock_init+0x200>)
    2526:	4798      	blx	r3
    2528:	2000      	movs	r0, #0
    252a:	4b20      	ldr	r3, [pc, #128]	; (25ac <system_clock_init+0x218>)
    252c:	4798      	blx	r3
	return (system_gclk_gen_get_hz(GCLK_GENERATOR_0) / MCLK->CPUDIV.reg);
    252e:	2000      	movs	r0, #0
    2530:	4b22      	ldr	r3, [pc, #136]	; (25bc <system_clock_init+0x228>)
    2532:	4798      	blx	r3
    2534:	7921      	ldrb	r1, [r4, #4]
    2536:	b2c9      	uxtb	r1, r1
    2538:	4b21      	ldr	r3, [pc, #132]	; (25c0 <system_clock_init+0x22c>)
    253a:	4798      	blx	r3
#endif

	/* If CPU frequency is less than 12MHz, scale down performance level to PL0 */
	uint32_t cpu_freq = system_cpu_clock_get_hz();
	if (cpu_freq <= 12000000) {
    253c:	4b21      	ldr	r3, [pc, #132]	; (25c4 <system_clock_init+0x230>)
    253e:	4298      	cmp	r0, r3
    2540:	d814      	bhi.n	256c <system_clock_init+0x1d8>
	if (performance_level == (enum system_performance_level)PM->PLCFG.reg) {
    2542:	2380      	movs	r3, #128	; 0x80
    2544:	05db      	lsls	r3, r3, #23
    2546:	789b      	ldrb	r3, [r3, #2]
    2548:	2b00      	cmp	r3, #0
    254a:	d00f      	beq.n	256c <system_clock_init+0x1d8>
	if (PM->PLCFG.reg & PM_PLCFG_PLDIS) {
    254c:	2380      	movs	r3, #128	; 0x80
    254e:	05db      	lsls	r3, r3, #23
    2550:	789b      	ldrb	r3, [r3, #2]
    2552:	b25b      	sxtb	r3, r3
    2554:	2b00      	cmp	r3, #0
    2556:	db09      	blt.n	256c <system_clock_init+0x1d8>
	PM->INTFLAG.reg = PM_INTFLAG_PLRDY;
    2558:	2380      	movs	r3, #128	; 0x80
    255a:	05db      	lsls	r3, r3, #23
    255c:	2201      	movs	r2, #1
    255e:	719a      	strb	r2, [r3, #6]
	PM->PLCFG.reg = performance_level;
    2560:	2200      	movs	r2, #0
    2562:	709a      	strb	r2, [r3, #2]
	while (!PM->INTFLAG.reg) {
    2564:	001a      	movs	r2, r3
    2566:	7993      	ldrb	r3, [r2, #6]
    2568:	2b00      	cmp	r3, #0
    256a:	d0fc      	beq.n	2566 <system_clock_init+0x1d2>
		system_switch_performance_level(SYSTEM_PERFORMANCE_LEVEL_0);
	}
}
    256c:	b00d      	add	sp, #52	; 0x34
    256e:	bc0c      	pop	{r2, r3}
    2570:	4690      	mov	r8, r2
    2572:	4699      	mov	r9, r3
    2574:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    2576:	3b20      	subs	r3, #32
    2578:	e788      	b.n	248c <system_clock_init+0xf8>
    257a:	46c0      	nop			; (mov r8, r8)
    257c:	40000c00 	.word	0x40000c00
    2580:	40001400 	.word	0x40001400
    2584:	41004000 	.word	0x41004000
    2588:	00002135 	.word	0x00002135
    258c:	00002259 	.word	0x00002259
    2590:	40001000 	.word	0x40001000
    2594:	000025ed 	.word	0x000025ed
    2598:	00002315 	.word	0x00002315
    259c:	00002101 	.word	0x00002101
    25a0:	00806020 	.word	0x00806020
    25a4:	000021d1 	.word	0x000021d1
    25a8:	000025c9 	.word	0x000025c9
    25ac:	00002699 	.word	0x00002699
    25b0:	000027b5 	.word	0x000027b5
    25b4:	00002745 	.word	0x00002745
    25b8:	40000400 	.word	0x40000400
    25bc:	000026d9 	.word	0x000026d9
    25c0:	00011859 	.word	0x00011859
    25c4:	00b71b00 	.word	0x00b71b00

000025c8 <system_gclk_init>:
			MCLK->APBAMASK.reg |= mask;
    25c8:	4a06      	ldr	r2, [pc, #24]	; (25e4 <system_gclk_init+0x1c>)
    25ca:	6953      	ldr	r3, [r2, #20]
    25cc:	2140      	movs	r1, #64	; 0x40
    25ce:	430b      	orrs	r3, r1
    25d0:	6153      	str	r3, [r2, #20]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, MCLK_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRLA.reg = GCLK_CTRLA_SWRST;
    25d2:	2201      	movs	r2, #1
    25d4:	4b04      	ldr	r3, [pc, #16]	; (25e8 <system_gclk_init+0x20>)
    25d6:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRLA.reg & GCLK_CTRLA_SWRST) {
    25d8:	0019      	movs	r1, r3
    25da:	780b      	ldrb	r3, [r1, #0]
    25dc:	4213      	tst	r3, r2
    25de:	d1fc      	bne.n	25da <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    25e0:	4770      	bx	lr
    25e2:	46c0      	nop			; (mov r8, r8)
    25e4:	40000400 	.word	0x40000400
    25e8:	40001800 	.word	0x40001800

000025ec <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    25ec:	b570      	push	{r4, r5, r6, lr}
    25ee:	0004      	movs	r4, r0
	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config ;


	/* Select the requested source clock for the generator */
	new_genctrl_config = config->source_clock << GCLK_GENCTRL_SRC_Pos;
    25f0:	780d      	ldrb	r5, [r1, #0]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    25f2:	784b      	ldrb	r3, [r1, #1]
    25f4:	2b00      	cmp	r3, #0
    25f6:	d002      	beq.n	25fe <system_gclk_gen_set_config+0x12>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    25f8:	2380      	movs	r3, #128	; 0x80
    25fa:	00db      	lsls	r3, r3, #3
    25fc:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    25fe:	7a4b      	ldrb	r3, [r1, #9]
    2600:	2b00      	cmp	r3, #0
    2602:	d002      	beq.n	260a <system_gclk_gen_set_config+0x1e>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    2604:	2380      	movs	r3, #128	; 0x80
    2606:	011b      	lsls	r3, r3, #4
    2608:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    260a:	6848      	ldr	r0, [r1, #4]
    260c:	2801      	cmp	r0, #1
    260e:	d90f      	bls.n	2630 <system_gclk_gen_set_config+0x44>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2610:	1e43      	subs	r3, r0, #1
    2612:	4218      	tst	r0, r3
    2614:	d131      	bne.n	267a <system_gclk_gen_set_config+0x8e>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2616:	2802      	cmp	r0, #2
    2618:	d92d      	bls.n	2676 <system_gclk_gen_set_config+0x8a>
    261a:	2302      	movs	r3, #2
    261c:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    261e:	3201      	adds	r2, #1
						mask <<= 1) {
    2620:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    2622:	4298      	cmp	r0, r3
    2624:	d8fb      	bhi.n	261e <system_gclk_gen_set_config+0x32>
    2626:	2380      	movs	r3, #128	; 0x80
    2628:	015b      	lsls	r3, r3, #5
    262a:	431d      	orrs	r5, r3
			}

			/* Set binary divider power of 2 division factor */
			new_genctrl_config  |= div2_count << GCLK_GENCTRL_DIV_Pos;
    262c:	0412      	lsls	r2, r2, #16
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    262e:	4315      	orrs	r5, r2
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2630:	7a0b      	ldrb	r3, [r1, #8]
    2632:	2b00      	cmp	r3, #0
    2634:	d002      	beq.n	263c <system_gclk_gen_set_config+0x50>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    2636:	2380      	movs	r3, #128	; 0x80
    2638:	019b      	lsls	r3, r3, #6
    263a:	431d      	orrs	r5, r3
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    263c:	2604      	movs	r6, #4
    263e:	40a6      	lsls	r6, r4
    2640:	4911      	ldr	r1, [pc, #68]	; (2688 <system_gclk_gen_set_config+0x9c>)
    2642:	4a12      	ldr	r2, [pc, #72]	; (268c <system_gclk_gen_set_config+0xa0>)
    2644:	684b      	ldr	r3, [r1, #4]
    2646:	4013      	ands	r3, r2
	}

	while (system_gclk_is_syncing(generator)) {
    2648:	421e      	tst	r6, r3
    264a:	d1fb      	bne.n	2644 <system_gclk_gen_set_config+0x58>
	cpu_irq_enter_critical();
    264c:	4b10      	ldr	r3, [pc, #64]	; (2690 <system_gclk_gen_set_config+0xa4>)
    264e:	4798      	blx	r3
    2650:	00a4      	lsls	r4, r4, #2
    2652:	4b0d      	ldr	r3, [pc, #52]	; (2688 <system_gclk_gen_set_config+0x9c>)
    2654:	469c      	mov	ip, r3
    2656:	4464      	add	r4, ip
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);
    2658:	6a22      	ldr	r2, [r4, #32]
    265a:	2380      	movs	r3, #128	; 0x80
    265c:	005b      	lsls	r3, r3, #1
    265e:	401a      	ands	r2, r3
    2660:	432a      	orrs	r2, r5
    2662:	6222      	str	r2, [r4, #32]
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    2664:	4661      	mov	r1, ip
    2666:	4a09      	ldr	r2, [pc, #36]	; (268c <system_gclk_gen_set_config+0xa0>)
    2668:	684b      	ldr	r3, [r1, #4]
    266a:	4013      	ands	r3, r2

	while (system_gclk_is_syncing(generator)) {
    266c:	421e      	tst	r6, r3
    266e:	d1fb      	bne.n	2668 <system_gclk_gen_set_config+0x7c>
	cpu_irq_leave_critical();
    2670:	4b08      	ldr	r3, [pc, #32]	; (2694 <system_gclk_gen_set_config+0xa8>)
    2672:	4798      	blx	r3
		/* Wait for synchronization */
	};

	system_interrupt_leave_critical_section();
}
    2674:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    2676:	2200      	movs	r2, #0
    2678:	e7d5      	b.n	2626 <system_gclk_gen_set_config+0x3a>
					(config->division_factor) << GCLK_GENCTRL_DIV_Pos;
    267a:	0400      	lsls	r0, r0, #16
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    267c:	2380      	movs	r3, #128	; 0x80
    267e:	009b      	lsls	r3, r3, #2
    2680:	4318      	orrs	r0, r3
    2682:	4305      	orrs	r5, r0
    2684:	e7d4      	b.n	2630 <system_gclk_gen_set_config+0x44>
    2686:	46c0      	nop			; (mov r8, r8)
    2688:	40001800 	.word	0x40001800
    268c:	000007fc 	.word	0x000007fc
    2690:	000001ad 	.word	0x000001ad
    2694:	000001ed 	.word	0x000001ed

00002698 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    2698:	b510      	push	{r4, lr}
    269a:	0004      	movs	r4, r0
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    269c:	2204      	movs	r2, #4
    269e:	4082      	lsls	r2, r0
    26a0:	4809      	ldr	r0, [pc, #36]	; (26c8 <system_gclk_gen_enable+0x30>)
    26a2:	490a      	ldr	r1, [pc, #40]	; (26cc <system_gclk_gen_enable+0x34>)
    26a4:	6843      	ldr	r3, [r0, #4]
    26a6:	400b      	ands	r3, r1
	while (system_gclk_is_syncing(generator)) {
    26a8:	421a      	tst	r2, r3
    26aa:	d1fb      	bne.n	26a4 <system_gclk_gen_enable+0xc>
	cpu_irq_enter_critical();
    26ac:	4b08      	ldr	r3, [pc, #32]	; (26d0 <system_gclk_gen_enable+0x38>)
    26ae:	4798      	blx	r3
    26b0:	00a4      	lsls	r4, r4, #2
    26b2:	4b05      	ldr	r3, [pc, #20]	; (26c8 <system_gclk_gen_enable+0x30>)
    26b4:	469c      	mov	ip, r3
    26b6:	4464      	add	r4, ip
	};

	system_interrupt_enter_critical_section();

	/* Enable generator */
	GCLK->GENCTRL[generator].reg |= GCLK_GENCTRL_GENEN;
    26b8:	6a22      	ldr	r2, [r4, #32]
    26ba:	2380      	movs	r3, #128	; 0x80
    26bc:	005b      	lsls	r3, r3, #1
    26be:	4313      	orrs	r3, r2
    26c0:	6223      	str	r3, [r4, #32]
	cpu_irq_leave_critical();
    26c2:	4b04      	ldr	r3, [pc, #16]	; (26d4 <system_gclk_gen_enable+0x3c>)
    26c4:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    26c6:	bd10      	pop	{r4, pc}
    26c8:	40001800 	.word	0x40001800
    26cc:	000007fc 	.word	0x000007fc
    26d0:	000001ad 	.word	0x000001ad
    26d4:	000001ed 	.word	0x000001ed

000026d8 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    26d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    26da:	0004      	movs	r4, r0
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    26dc:	2204      	movs	r2, #4
    26de:	4082      	lsls	r2, r0
    26e0:	4812      	ldr	r0, [pc, #72]	; (272c <system_gclk_gen_get_hz+0x54>)
    26e2:	4913      	ldr	r1, [pc, #76]	; (2730 <system_gclk_gen_get_hz+0x58>)
    26e4:	6843      	ldr	r3, [r0, #4]
    26e6:	400b      	ands	r3, r1
	while (system_gclk_is_syncing(generator)) {
    26e8:	421a      	tst	r2, r3
    26ea:	d1fb      	bne.n	26e4 <system_gclk_gen_get_hz+0xc>
	cpu_irq_enter_critical();
    26ec:	4b11      	ldr	r3, [pc, #68]	; (2734 <system_gclk_gen_get_hz+0x5c>)
    26ee:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);
    26f0:	4f0e      	ldr	r7, [pc, #56]	; (272c <system_gclk_gen_get_hz+0x54>)
    26f2:	3408      	adds	r4, #8
    26f4:	00a4      	lsls	r4, r4, #2
    26f6:	59e0      	ldr	r0, [r4, r7]
    26f8:	0700      	lsls	r0, r0, #28
    26fa:	0f00      	lsrs	r0, r0, #28
	uint32_t gen_input_hz = system_clock_source_get_hz(
    26fc:	4b0e      	ldr	r3, [pc, #56]	; (2738 <system_gclk_gen_get_hz+0x60>)
    26fe:	4798      	blx	r3
    2700:	0006      	movs	r6, r0

	uint8_t divsel = GCLK->GENCTRL[generator].bit.DIVSEL;
    2702:	59e5      	ldr	r5, [r4, r7]
    2704:	04ed      	lsls	r5, r5, #19
    2706:	0fed      	lsrs	r5, r5, #31
	uint32_t divider = GCLK->GENCTRL[generator].bit.DIV;
    2708:	59e4      	ldr	r4, [r4, r7]
    270a:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    270c:	4b0b      	ldr	r3, [pc, #44]	; (273c <system_gclk_gen_get_hz+0x64>)
    270e:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    2710:	2d00      	cmp	r5, #0
    2712:	d107      	bne.n	2724 <system_gclk_gen_get_hz+0x4c>
    2714:	2c01      	cmp	r4, #1
    2716:	d907      	bls.n	2728 <system_gclk_gen_get_hz+0x50>
		gen_input_hz /= divider;
    2718:	0021      	movs	r1, r4
    271a:	0030      	movs	r0, r6
    271c:	4b08      	ldr	r3, [pc, #32]	; (2740 <system_gclk_gen_get_hz+0x68>)
    271e:	4798      	blx	r3
    2720:	0006      	movs	r6, r0
    2722:	e001      	b.n	2728 <system_gclk_gen_get_hz+0x50>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    2724:	3401      	adds	r4, #1
    2726:	40e6      	lsrs	r6, r4
	}

	return gen_input_hz;
}
    2728:	0030      	movs	r0, r6
    272a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    272c:	40001800 	.word	0x40001800
    2730:	000007fc 	.word	0x000007fc
    2734:	000001ad 	.word	0x000001ad
    2738:	0000206d 	.word	0x0000206d
    273c:	000001ed 	.word	0x000001ed
    2740:	00011859 	.word	0x00011859

00002744 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    2744:	b510      	push	{r4, lr}
    2746:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2748:	4b09      	ldr	r3, [pc, #36]	; (2770 <system_gclk_chan_enable+0x2c>)
    274a:	4798      	blx	r3
    274c:	00a0      	lsls	r0, r4, #2
    274e:	4b09      	ldr	r3, [pc, #36]	; (2774 <system_gclk_chan_enable+0x30>)
    2750:	469c      	mov	ip, r3
    2752:	4460      	add	r0, ip
	system_interrupt_enter_critical_section();

	/* Enable the peripheral channel */
	GCLK->PCHCTRL[channel].reg |= GCLK_PCHCTRL_CHEN;
    2754:	2280      	movs	r2, #128	; 0x80
    2756:	5883      	ldr	r3, [r0, r2]
    2758:	2140      	movs	r1, #64	; 0x40
    275a:	430b      	orrs	r3, r1
    275c:	5083      	str	r3, [r0, r2]

	while (!(GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN)) {
    275e:	3140      	adds	r1, #64	; 0x40
    2760:	3a40      	subs	r2, #64	; 0x40
    2762:	5843      	ldr	r3, [r0, r1]
    2764:	421a      	tst	r2, r3
    2766:	d0fc      	beq.n	2762 <system_gclk_chan_enable+0x1e>
	cpu_irq_leave_critical();
    2768:	4b03      	ldr	r3, [pc, #12]	; (2778 <system_gclk_chan_enable+0x34>)
    276a:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    276c:	bd10      	pop	{r4, pc}
    276e:	46c0      	nop			; (mov r8, r8)
    2770:	000001ad 	.word	0x000001ad
    2774:	40001800 	.word	0x40001800
    2778:	000001ed 	.word	0x000001ed

0000277c <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    277c:	b510      	push	{r4, lr}
    277e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2780:	4b09      	ldr	r3, [pc, #36]	; (27a8 <system_gclk_chan_disable+0x2c>)
    2782:	4798      	blx	r3
    2784:	00a0      	lsls	r0, r4, #2
    2786:	4b09      	ldr	r3, [pc, #36]	; (27ac <system_gclk_chan_disable+0x30>)
    2788:	469c      	mov	ip, r3
    278a:	4460      	add	r0, ip

	/* Sanity check WRTLOCK */
	Assert(!GCLK->PCHCTRL[channel].bit.WRTLOCK);

	/* Disable the peripheral channel */
	GCLK->PCHCTRL[channel].reg &= ~GCLK_PCHCTRL_CHEN;
    278c:	2280      	movs	r2, #128	; 0x80
    278e:	5883      	ldr	r3, [r0, r2]
    2790:	2140      	movs	r1, #64	; 0x40
    2792:	438b      	bics	r3, r1
    2794:	5083      	str	r3, [r0, r2]

	while (GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN) {
    2796:	3140      	adds	r1, #64	; 0x40
    2798:	3a40      	subs	r2, #64	; 0x40
    279a:	5843      	ldr	r3, [r0, r1]
    279c:	421a      	tst	r2, r3
    279e:	d1fc      	bne.n	279a <system_gclk_chan_disable+0x1e>
	cpu_irq_leave_critical();
    27a0:	4b03      	ldr	r3, [pc, #12]	; (27b0 <system_gclk_chan_disable+0x34>)
    27a2:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    27a4:	bd10      	pop	{r4, pc}
    27a6:	46c0      	nop			; (mov r8, r8)
    27a8:	000001ad 	.word	0x000001ad
    27ac:	40001800 	.word	0x40001800
    27b0:	000001ed 	.word	0x000001ed

000027b4 <system_gclk_chan_set_config>:
{
    27b4:	b570      	push	{r4, r5, r6, lr}
    27b6:	0004      	movs	r4, r0
    27b8:	000d      	movs	r5, r1
	system_gclk_chan_disable(channel);
    27ba:	4b05      	ldr	r3, [pc, #20]	; (27d0 <system_gclk_chan_set_config+0x1c>)
    27bc:	4798      	blx	r3
	GCLK->PCHCTRL[channel].reg = GCLK_PCHCTRL_GEN(config->source_generator);
    27be:	782a      	ldrb	r2, [r5, #0]
    27c0:	230f      	movs	r3, #15
    27c2:	4013      	ands	r3, r2
    27c4:	3420      	adds	r4, #32
    27c6:	00a4      	lsls	r4, r4, #2
    27c8:	4a02      	ldr	r2, [pc, #8]	; (27d4 <system_gclk_chan_set_config+0x20>)
    27ca:	50a3      	str	r3, [r4, r2]
}
    27cc:	bd70      	pop	{r4, r5, r6, pc}
    27ce:	46c0      	nop			; (mov r8, r8)
    27d0:	0000277d 	.word	0x0000277d
    27d4:	40001800 	.word	0x40001800

000027d8 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    27d8:	b510      	push	{r4, lr}
    27da:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    27dc:	4b06      	ldr	r3, [pc, #24]	; (27f8 <system_gclk_chan_get_hz+0x20>)
    27de:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
	/* Select the requested generic clock channel */
	gen_id = GCLK->PCHCTRL[channel].bit.GEN;
    27e0:	3420      	adds	r4, #32
    27e2:	00a4      	lsls	r4, r4, #2
    27e4:	4b05      	ldr	r3, [pc, #20]	; (27fc <system_gclk_chan_get_hz+0x24>)
    27e6:	58e4      	ldr	r4, [r4, r3]
    27e8:	0724      	lsls	r4, r4, #28
    27ea:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    27ec:	4b04      	ldr	r3, [pc, #16]	; (2800 <system_gclk_chan_get_hz+0x28>)
    27ee:	4798      	blx	r3
	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    27f0:	0020      	movs	r0, r4
    27f2:	4b04      	ldr	r3, [pc, #16]	; (2804 <system_gclk_chan_get_hz+0x2c>)
    27f4:	4798      	blx	r3
}
    27f6:	bd10      	pop	{r4, pc}
    27f8:	000001ad 	.word	0x000001ad
    27fc:	40001800 	.word	0x40001800
    2800:	000001ed 	.word	0x000001ed
    2804:	000026d9 	.word	0x000026d9

00002808 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    2808:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    280a:	78d3      	ldrb	r3, [r2, #3]
    280c:	2b00      	cmp	r3, #0
    280e:	d135      	bne.n	287c <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    2810:	7813      	ldrb	r3, [r2, #0]
    2812:	2b80      	cmp	r3, #128	; 0x80
    2814:	d029      	beq.n	286a <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    2816:	061b      	lsls	r3, r3, #24
    2818:	2480      	movs	r4, #128	; 0x80
    281a:	0264      	lsls	r4, r4, #9
    281c:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    281e:	7854      	ldrb	r4, [r2, #1]
    2820:	2502      	movs	r5, #2
    2822:	43ac      	bics	r4, r5
    2824:	d106      	bne.n	2834 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    2826:	7894      	ldrb	r4, [r2, #2]
    2828:	2c00      	cmp	r4, #0
    282a:	d120      	bne.n	286e <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    282c:	2480      	movs	r4, #128	; 0x80
    282e:	02a4      	lsls	r4, r4, #10
    2830:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    2832:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2834:	7854      	ldrb	r4, [r2, #1]
    2836:	3c01      	subs	r4, #1
    2838:	2c01      	cmp	r4, #1
    283a:	d91c      	bls.n	2876 <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    283c:	040d      	lsls	r5, r1, #16
    283e:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2840:	24a0      	movs	r4, #160	; 0xa0
    2842:	05e4      	lsls	r4, r4, #23
    2844:	432c      	orrs	r4, r5
    2846:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2848:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    284a:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    284c:	24d0      	movs	r4, #208	; 0xd0
    284e:	0624      	lsls	r4, r4, #24
    2850:	432c      	orrs	r4, r5
    2852:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2854:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2856:	78d4      	ldrb	r4, [r2, #3]
    2858:	2c00      	cmp	r4, #0
    285a:	d122      	bne.n	28a2 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    285c:	035b      	lsls	r3, r3, #13
    285e:	d51c      	bpl.n	289a <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    2860:	7893      	ldrb	r3, [r2, #2]
    2862:	2b01      	cmp	r3, #1
    2864:	d01e      	beq.n	28a4 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    2866:	6141      	str	r1, [r0, #20]
    2868:	e017      	b.n	289a <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    286a:	2300      	movs	r3, #0
    286c:	e7d7      	b.n	281e <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    286e:	24c0      	movs	r4, #192	; 0xc0
    2870:	02e4      	lsls	r4, r4, #11
    2872:	4323      	orrs	r3, r4
    2874:	e7dd      	b.n	2832 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    2876:	4c0d      	ldr	r4, [pc, #52]	; (28ac <_system_pinmux_config+0xa4>)
    2878:	4023      	ands	r3, r4
    287a:	e7df      	b.n	283c <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    287c:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    287e:	040c      	lsls	r4, r1, #16
    2880:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2882:	23a0      	movs	r3, #160	; 0xa0
    2884:	05db      	lsls	r3, r3, #23
    2886:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2888:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    288a:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    288c:	23d0      	movs	r3, #208	; 0xd0
    288e:	061b      	lsls	r3, r3, #24
    2890:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2892:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    2894:	78d3      	ldrb	r3, [r2, #3]
    2896:	2b00      	cmp	r3, #0
    2898:	d103      	bne.n	28a2 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    289a:	7853      	ldrb	r3, [r2, #1]
    289c:	3b01      	subs	r3, #1
    289e:	2b01      	cmp	r3, #1
    28a0:	d902      	bls.n	28a8 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    28a2:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    28a4:	6181      	str	r1, [r0, #24]
    28a6:	e7f8      	b.n	289a <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    28a8:	6081      	str	r1, [r0, #8]
}
    28aa:	e7fa      	b.n	28a2 <_system_pinmux_config+0x9a>
    28ac:	fffbffff 	.word	0xfffbffff

000028b0 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    28b0:	b510      	push	{r4, lr}
    28b2:	000a      	movs	r2, r1
	if (port_index < PORT_INST_NUM) {
    28b4:	09c1      	lsrs	r1, r0, #7
		return NULL;
    28b6:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    28b8:	2900      	cmp	r1, #0
    28ba:	d104      	bne.n	28c6 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    28bc:	0943      	lsrs	r3, r0, #5
    28be:	01db      	lsls	r3, r3, #7
    28c0:	4905      	ldr	r1, [pc, #20]	; (28d8 <system_pinmux_pin_set_config+0x28>)
    28c2:	468c      	mov	ip, r1
    28c4:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    28c6:	241f      	movs	r4, #31
    28c8:	4020      	ands	r0, r4
    28ca:	2101      	movs	r1, #1
    28cc:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    28ce:	0018      	movs	r0, r3
    28d0:	4b02      	ldr	r3, [pc, #8]	; (28dc <system_pinmux_pin_set_config+0x2c>)
    28d2:	4798      	blx	r3
}
    28d4:	bd10      	pop	{r4, pc}
    28d6:	46c0      	nop			; (mov r8, r8)
    28d8:	40002800 	.word	0x40002800
    28dc:	00002809 	.word	0x00002809

000028e0 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    28e0:	4770      	bx	lr
	...

000028e4 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    28e4:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    28e6:	4b05      	ldr	r3, [pc, #20]	; (28fc <system_init+0x18>)
    28e8:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    28ea:	4b05      	ldr	r3, [pc, #20]	; (2900 <system_init+0x1c>)
    28ec:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    28ee:	4b05      	ldr	r3, [pc, #20]	; (2904 <system_init+0x20>)
    28f0:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    28f2:	4b05      	ldr	r3, [pc, #20]	; (2908 <system_init+0x24>)
    28f4:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    28f6:	4b05      	ldr	r3, [pc, #20]	; (290c <system_init+0x28>)
    28f8:	4798      	blx	r3
}
    28fa:	bd10      	pop	{r4, pc}
    28fc:	00002395 	.word	0x00002395
    2900:	0000021d 	.word	0x0000021d
    2904:	000028e1 	.word	0x000028e1
    2908:	000009fd 	.word	0x000009fd
    290c:	000028e1 	.word	0x000028e1

00002910 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    2910:	1c93      	adds	r3, r2, #2
    2912:	009b      	lsls	r3, r3, #2
    2914:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    2916:	2a02      	cmp	r2, #2
    2918:	d009      	beq.n	292e <tc_register_callback+0x1e>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    291a:	2a03      	cmp	r2, #3
    291c:	d00c      	beq.n	2938 <tc_register_callback+0x28>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    291e:	2301      	movs	r3, #1
    2920:	4093      	lsls	r3, r2
    2922:	001a      	movs	r2, r3
    2924:	7e03      	ldrb	r3, [r0, #24]
    2926:	4313      	orrs	r3, r2
    2928:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    292a:	2000      	movs	r0, #0
    292c:	4770      	bx	lr
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    292e:	7e03      	ldrb	r3, [r0, #24]
    2930:	2210      	movs	r2, #16
    2932:	4313      	orrs	r3, r2
    2934:	7603      	strb	r3, [r0, #24]
    2936:	e7f8      	b.n	292a <tc_register_callback+0x1a>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    2938:	7e03      	ldrb	r3, [r0, #24]
    293a:	2220      	movs	r2, #32
    293c:	4313      	orrs	r3, r2
    293e:	7603      	strb	r3, [r0, #24]
    2940:	e7f3      	b.n	292a <tc_register_callback+0x1a>
	...

00002944 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    2944:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    2946:	0080      	lsls	r0, r0, #2
    2948:	4b16      	ldr	r3, [pc, #88]	; (29a4 <_tc_interrupt_handler+0x60>)
    294a:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    294c:	6823      	ldr	r3, [r4, #0]
    294e:	7a9d      	ldrb	r5, [r3, #10]
    2950:	7e22      	ldrb	r2, [r4, #24]
    2952:	7e63      	ldrb	r3, [r4, #25]
    2954:	4013      	ands	r3, r2
    2956:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    2958:	07eb      	lsls	r3, r5, #31
    295a:	d406      	bmi.n	296a <_tc_interrupt_handler+0x26>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    295c:	07ab      	lsls	r3, r5, #30
    295e:	d40b      	bmi.n	2978 <_tc_interrupt_handler+0x34>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    2960:	06eb      	lsls	r3, r5, #27
    2962:	d410      	bmi.n	2986 <_tc_interrupt_handler+0x42>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    2964:	06ab      	lsls	r3, r5, #26
    2966:	d415      	bmi.n	2994 <_tc_interrupt_handler+0x50>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
	}
}
    2968:	bd70      	pop	{r4, r5, r6, pc}
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    296a:	0020      	movs	r0, r4
    296c:	68a3      	ldr	r3, [r4, #8]
    296e:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    2970:	2301      	movs	r3, #1
    2972:	6822      	ldr	r2, [r4, #0]
    2974:	7293      	strb	r3, [r2, #10]
    2976:	e7f1      	b.n	295c <_tc_interrupt_handler+0x18>
		(module->callback[TC_CALLBACK_ERROR])(module);
    2978:	0020      	movs	r0, r4
    297a:	68e3      	ldr	r3, [r4, #12]
    297c:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    297e:	2302      	movs	r3, #2
    2980:	6822      	ldr	r2, [r4, #0]
    2982:	7293      	strb	r3, [r2, #10]
    2984:	e7ec      	b.n	2960 <_tc_interrupt_handler+0x1c>
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    2986:	0020      	movs	r0, r4
    2988:	6923      	ldr	r3, [r4, #16]
    298a:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    298c:	2310      	movs	r3, #16
    298e:	6822      	ldr	r2, [r4, #0]
    2990:	7293      	strb	r3, [r2, #10]
    2992:	e7e7      	b.n	2964 <_tc_interrupt_handler+0x20>
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    2994:	0020      	movs	r0, r4
    2996:	6963      	ldr	r3, [r4, #20]
    2998:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    299a:	6823      	ldr	r3, [r4, #0]
    299c:	2220      	movs	r2, #32
    299e:	729a      	strb	r2, [r3, #10]
}
    29a0:	e7e2      	b.n	2968 <_tc_interrupt_handler+0x24>
    29a2:	46c0      	nop			; (mov r8, r8)
    29a4:	20001160 	.word	0x20001160

000029a8 <TC0_Handler>:
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    29a8:	b510      	push	{r4, lr}
    29aa:	2000      	movs	r0, #0
    29ac:	4b01      	ldr	r3, [pc, #4]	; (29b4 <TC0_Handler+0xc>)
    29ae:	4798      	blx	r3
    29b0:	bd10      	pop	{r4, pc}
    29b2:	46c0      	nop			; (mov r8, r8)
    29b4:	00002945 	.word	0x00002945

000029b8 <TC1_Handler>:
    29b8:	b510      	push	{r4, lr}
    29ba:	2001      	movs	r0, #1
    29bc:	4b01      	ldr	r3, [pc, #4]	; (29c4 <TC1_Handler+0xc>)
    29be:	4798      	blx	r3
    29c0:	bd10      	pop	{r4, pc}
    29c2:	46c0      	nop			; (mov r8, r8)
    29c4:	00002945 	.word	0x00002945

000029c8 <TC2_Handler>:
    29c8:	b510      	push	{r4, lr}
    29ca:	2002      	movs	r0, #2
    29cc:	4b01      	ldr	r3, [pc, #4]	; (29d4 <TC2_Handler+0xc>)
    29ce:	4798      	blx	r3
    29d0:	bd10      	pop	{r4, pc}
    29d2:	46c0      	nop			; (mov r8, r8)
    29d4:	00002945 	.word	0x00002945

000029d8 <TC3_Handler>:
    29d8:	b510      	push	{r4, lr}
    29da:	2003      	movs	r0, #3
    29dc:	4b01      	ldr	r3, [pc, #4]	; (29e4 <TC3_Handler+0xc>)
    29de:	4798      	blx	r3
    29e0:	bd10      	pop	{r4, pc}
    29e2:	46c0      	nop			; (mov r8, r8)
    29e4:	00002945 	.word	0x00002945

000029e8 <TC4_Handler>:
    29e8:	b510      	push	{r4, lr}
    29ea:	2004      	movs	r0, #4
    29ec:	4b01      	ldr	r3, [pc, #4]	; (29f4 <TC4_Handler+0xc>)
    29ee:	4798      	blx	r3
    29f0:	bd10      	pop	{r4, pc}
    29f2:	46c0      	nop			; (mov r8, r8)
    29f4:	00002945 	.word	0x00002945

000029f8 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    29f8:	b530      	push	{r4, r5, lr}
    29fa:	b087      	sub	sp, #28
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    29fc:	a901      	add	r1, sp, #4
    29fe:	4b0c      	ldr	r3, [pc, #48]	; (2a30 <_tc_get_inst_index+0x38>)
    2a00:	000a      	movs	r2, r1
    2a02:	cb32      	ldmia	r3!, {r1, r4, r5}
    2a04:	c232      	stmia	r2!, {r1, r4, r5}
    2a06:	cb12      	ldmia	r3!, {r1, r4}
    2a08:	c212      	stmia	r2!, {r1, r4}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    2a0a:	9b01      	ldr	r3, [sp, #4]
    2a0c:	4298      	cmp	r0, r3
    2a0e:	d00b      	beq.n	2a28 <_tc_get_inst_index+0x30>
    2a10:	2301      	movs	r3, #1
    2a12:	a901      	add	r1, sp, #4
    2a14:	009a      	lsls	r2, r3, #2
    2a16:	5852      	ldr	r2, [r2, r1]
    2a18:	4282      	cmp	r2, r0
    2a1a:	d006      	beq.n	2a2a <_tc_get_inst_index+0x32>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    2a1c:	3301      	adds	r3, #1
    2a1e:	2b05      	cmp	r3, #5
    2a20:	d1f8      	bne.n	2a14 <_tc_get_inst_index+0x1c>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    2a22:	2000      	movs	r0, #0
}
    2a24:	b007      	add	sp, #28
    2a26:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    2a28:	2300      	movs	r3, #0
			return i;
    2a2a:	b2d8      	uxtb	r0, r3
    2a2c:	e7fa      	b.n	2a24 <_tc_get_inst_index+0x2c>
    2a2e:	46c0      	nop			; (mov r8, r8)
    2a30:	0001b520 	.word	0x0001b520

00002a34 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    2a34:	b5f0      	push	{r4, r5, r6, r7, lr}
    2a36:	46c6      	mov	lr, r8
    2a38:	b500      	push	{lr}
    2a3a:	b08e      	sub	sp, #56	; 0x38
    2a3c:	0004      	movs	r4, r0
    2a3e:	000d      	movs	r5, r1
    2a40:	0016      	movs	r6, r2
	uint32_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    2a42:	0008      	movs	r0, r1
    2a44:	4bae      	ldr	r3, [pc, #696]	; (2d00 <tc_init+0x2cc>)
    2a46:	4798      	blx	r3
    2a48:	4680      	mov	r8, r0
									SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_TC2,
									SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_TC3,
									SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_TC4};
#elif (SAML21J) || (SAMR34J) || (SAMR35J)
	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = {TC0_GCLK_ID, TC1_GCLK_ID, TC2_GCLK_ID, TC3_GCLK_ID, TC4_GCLK_ID};
    2a4a:	ab0c      	add	r3, sp, #48	; 0x30
    2a4c:	221b      	movs	r2, #27
    2a4e:	701a      	strb	r2, [r3, #0]
    2a50:	705a      	strb	r2, [r3, #1]
    2a52:	3201      	adds	r2, #1
    2a54:	709a      	strb	r2, [r3, #2]
    2a56:	70da      	strb	r2, [r3, #3]
    2a58:	3201      	adds	r2, #1
    2a5a:	711a      	strb	r2, [r3, #4]
	/* Array of MCLK APB mask bit position for different TC instances */
	uint32_t inst_mclk_apbmask[] = {SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_TC0,
    2a5c:	a902      	add	r1, sp, #8
    2a5e:	4ba9      	ldr	r3, [pc, #676]	; (2d04 <tc_init+0x2d0>)
    2a60:	3314      	adds	r3, #20
    2a62:	000a      	movs	r2, r1
    2a64:	cb83      	ldmia	r3!, {r0, r1, r7}
    2a66:	c283      	stmia	r2!, {r0, r1, r7}
    2a68:	cb83      	ldmia	r3!, {r0, r1, r7}
    2a6a:	c283      	stmia	r2!, {r0, r1, r7}
    2a6c:	cb83      	ldmia	r3!, {r0, r1, r7}
    2a6e:	c283      	stmia	r2!, {r0, r1, r7}
    2a70:	681b      	ldr	r3, [r3, #0]
    2a72:	6013      	str	r3, [r2, #0]
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    2a74:	2300      	movs	r3, #0
    2a76:	60a3      	str	r3, [r4, #8]
    2a78:	60e3      	str	r3, [r4, #12]
    2a7a:	6123      	str	r3, [r4, #16]
    2a7c:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    2a7e:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    2a80:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    2a82:	4643      	mov	r3, r8
    2a84:	009a      	lsls	r2, r3, #2
    2a86:	4ba0      	ldr	r3, [pc, #640]	; (2d08 <tc_init+0x2d4>)
    2a88:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    2a8a:	6025      	str	r5, [r4, #0]

	module_inst->double_buffering_enabled = config->double_buffering_enabled;
    2a8c:	2334      	movs	r3, #52	; 0x34
    2a8e:	5cf3      	ldrb	r3, [r6, r3]
    2a90:	76a3      	strb	r3, [r4, #26]

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    2a92:	78f3      	ldrb	r3, [r6, #3]
    2a94:	2b08      	cmp	r3, #8
    2a96:	d008      	beq.n	2aaa <tc_init+0x76>
	}

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    2a98:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    2a9a:	682b      	ldr	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    2a9c:	2005      	movs	r0, #5
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    2a9e:	07db      	lsls	r3, r3, #31
    2aa0:	d508      	bpl.n	2ab4 <tc_init+0x80>
			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    2aa2:	b00e      	add	sp, #56	; 0x38
    2aa4:	bc04      	pop	{r2}
    2aa6:	4690      	mov	r8, r2
    2aa8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
    2aaa:	2017      	movs	r0, #23
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    2aac:	4642      	mov	r2, r8
    2aae:	07d2      	lsls	r2, r2, #31
    2ab0:	d4f7      	bmi.n	2aa2 <tc_init+0x6e>
    2ab2:	e7f1      	b.n	2a98 <tc_init+0x64>
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    2ab4:	7aeb      	ldrb	r3, [r5, #11]
		return STATUS_ERR_DENIED;
    2ab6:	3017      	adds	r0, #23
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    2ab8:	079b      	lsls	r3, r3, #30
    2aba:	d4f2      	bmi.n	2aa2 <tc_init+0x6e>
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    2abc:	682b      	ldr	r3, [r5, #0]
    2abe:	079b      	lsls	r3, r3, #30
    2ac0:	d4ef      	bmi.n	2aa2 <tc_init+0x6e>
	if (config->pwm_channel[0].enabled) {
    2ac2:	7c33      	ldrb	r3, [r6, #16]
    2ac4:	2b00      	cmp	r3, #0
    2ac6:	d112      	bne.n	2aee <tc_init+0xba>
	if (config->pwm_channel[1].enabled) {
    2ac8:	7f33      	ldrb	r3, [r6, #28]
    2aca:	2b00      	cmp	r3, #0
    2acc:	d11b      	bne.n	2b06 <tc_init+0xd2>
	system_apb_clock_set_mask((enum system_clock_apb_bus)inst_mclk_apbmask[instance*2],
    2ace:	4643      	mov	r3, r8
    2ad0:	005a      	lsls	r2, r3, #1
    2ad2:	a902      	add	r1, sp, #8
    2ad4:	1c53      	adds	r3, r2, #1
    2ad6:	009b      	lsls	r3, r3, #2
    2ad8:	5858      	ldr	r0, [r3, r1]
    2ada:	4643      	mov	r3, r8
    2adc:	00db      	lsls	r3, r3, #3
    2ade:	585b      	ldr	r3, [r3, r1]
	switch (bus) {
    2ae0:	b2d9      	uxtb	r1, r3
    2ae2:	2904      	cmp	r1, #4
    2ae4:	d823      	bhi.n	2b2e <tc_init+0xfa>
    2ae6:	008b      	lsls	r3, r1, #2
    2ae8:	4988      	ldr	r1, [pc, #544]	; (2d0c <tc_init+0x2d8>)
    2aea:	58cb      	ldr	r3, [r1, r3]
    2aec:	469f      	mov	pc, r3
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2aee:	a901      	add	r1, sp, #4
    2af0:	2301      	movs	r3, #1
    2af2:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    2af4:	2200      	movs	r2, #0
    2af6:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    2af8:	7e32      	ldrb	r2, [r6, #24]
    2afa:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    2afc:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    2afe:	7d30      	ldrb	r0, [r6, #20]
    2b00:	4b83      	ldr	r3, [pc, #524]	; (2d10 <tc_init+0x2dc>)
    2b02:	4798      	blx	r3
    2b04:	e7e0      	b.n	2ac8 <tc_init+0x94>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2b06:	a901      	add	r1, sp, #4
    2b08:	2301      	movs	r3, #1
    2b0a:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    2b0c:	2200      	movs	r2, #0
    2b0e:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    2b10:	3224      	adds	r2, #36	; 0x24
    2b12:	18b2      	adds	r2, r6, r2
    2b14:	7812      	ldrb	r2, [r2, #0]
    2b16:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    2b18:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    2b1a:	331f      	adds	r3, #31
    2b1c:	18f3      	adds	r3, r6, r3
    2b1e:	7818      	ldrb	r0, [r3, #0]
    2b20:	4b7b      	ldr	r3, [pc, #492]	; (2d10 <tc_init+0x2dc>)
    2b22:	4798      	blx	r3
    2b24:	e7d3      	b.n	2ace <tc_init+0x9a>
			MCLK->APBAMASK.reg |= mask;
    2b26:	497b      	ldr	r1, [pc, #492]	; (2d14 <tc_init+0x2e0>)
    2b28:	694b      	ldr	r3, [r1, #20]
    2b2a:	4318      	orrs	r0, r3
    2b2c:	6148      	str	r0, [r1, #20]
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) && (instance+1 < TC_INST_NUM))
    2b2e:	78f3      	ldrb	r3, [r6, #3]
    2b30:	2b08      	cmp	r3, #8
    2b32:	d100      	bne.n	2b36 <tc_init+0x102>
    2b34:	e086      	b.n	2c44 <tc_init+0x210>
	gclk_chan_config.source_generator = config->clock_source;
    2b36:	7833      	ldrb	r3, [r6, #0]
    2b38:	466a      	mov	r2, sp
    2b3a:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    2b3c:	ab0c      	add	r3, sp, #48	; 0x30
    2b3e:	4642      	mov	r2, r8
    2b40:	5c9f      	ldrb	r7, [r3, r2]
    2b42:	4669      	mov	r1, sp
    2b44:	0038      	movs	r0, r7
    2b46:	4b74      	ldr	r3, [pc, #464]	; (2d18 <tc_init+0x2e4>)
    2b48:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    2b4a:	0038      	movs	r0, r7
    2b4c:	4b73      	ldr	r3, [pc, #460]	; (2d1c <tc_init+0x2e8>)
    2b4e:	4798      	blx	r3
			(uint32_t)config->counter_size |
    2b50:	78f3      	ldrb	r3, [r6, #3]
    2b52:	79f2      	ldrb	r2, [r6, #7]
    2b54:	4313      	orrs	r3, r2
			(uint32_t)config->clock_prescaler;
    2b56:	88b2      	ldrh	r2, [r6, #4]
	ctrla_tmp =
    2b58:	4313      	orrs	r3, r2
		if (config->enable_capture_on_channel[i] == true) {
    2b5a:	7a72      	ldrb	r2, [r6, #9]
    2b5c:	2a00      	cmp	r2, #0
    2b5e:	d002      	beq.n	2b66 <tc_init+0x132>
			ctrla_tmp |= (TC_CTRLA_CAPTEN(1) << i);
    2b60:	2280      	movs	r2, #128	; 0x80
    2b62:	0252      	lsls	r2, r2, #9
    2b64:	4313      	orrs	r3, r2
		if (config->enable_capture_on_channel[i] == true) {
    2b66:	7ab2      	ldrb	r2, [r6, #10]
    2b68:	2a00      	cmp	r2, #0
    2b6a:	d002      	beq.n	2b72 <tc_init+0x13e>
			ctrla_tmp |= (TC_CTRLA_CAPTEN(1) << i);
    2b6c:	2280      	movs	r2, #128	; 0x80
    2b6e:	0292      	lsls	r2, r2, #10
    2b70:	4313      	orrs	r3, r2
		if (config->enable_capture_on_IO[i] == true) {
    2b72:	7af2      	ldrb	r2, [r6, #11]
    2b74:	2a00      	cmp	r2, #0
    2b76:	d002      	beq.n	2b7e <tc_init+0x14a>
			ctrla_tmp |= (TC_CTRLA_COPEN(1) << i);
    2b78:	2280      	movs	r2, #128	; 0x80
    2b7a:	0352      	lsls	r2, r2, #13
    2b7c:	4313      	orrs	r3, r2
		if (config->enable_capture_on_IO[i] == true) {
    2b7e:	7b32      	ldrb	r2, [r6, #12]
    2b80:	2a00      	cmp	r2, #0
    2b82:	d002      	beq.n	2b8a <tc_init+0x156>
			ctrla_tmp |= (TC_CTRLA_COPEN(1) << i);
    2b84:	2280      	movs	r2, #128	; 0x80
    2b86:	0392      	lsls	r2, r2, #14
    2b88:	4313      	orrs	r3, r2
	ctrla_tmp |= (config->run_in_standby << TC_CTRLA_RUNSTDBY_Pos)
    2b8a:	7871      	ldrb	r1, [r6, #1]
    2b8c:	0189      	lsls	r1, r1, #6
				|(config->on_demand << TC_CTRLA_ONDEMAND_Pos);
    2b8e:	78b2      	ldrb	r2, [r6, #2]
    2b90:	01d2      	lsls	r2, r2, #7
    2b92:	4311      	orrs	r1, r2
	ctrla_tmp |= (config->run_in_standby << TC_CTRLA_RUNSTDBY_Pos)
    2b94:	4319      	orrs	r1, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b96:	6822      	ldr	r2, [r4, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30) || (SAMR34) || (SAMR35)
	return (tc_module->SYNCBUSY.reg);
    2b98:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    2b9a:	2b00      	cmp	r3, #0
    2b9c:	d1fc      	bne.n	2b98 <tc_init+0x164>
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    2b9e:	6029      	str	r1, [r5, #0]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2ba0:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    2ba2:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    2ba4:	2b00      	cmp	r3, #0
    2ba6:	d1fc      	bne.n	2ba2 <tc_init+0x16e>
	hw->COUNT8.WAVE.reg = config->wave_generation;
    2ba8:	79b3      	ldrb	r3, [r6, #6]
    2baa:	732b      	strb	r3, [r5, #12]
	if (config->oneshot) {
    2bac:	7b71      	ldrb	r1, [r6, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    2bae:	1e4b      	subs	r3, r1, #1
    2bb0:	4199      	sbcs	r1, r3
    2bb2:	0089      	lsls	r1, r1, #2
	if (config->count_direction) {
    2bb4:	7bb3      	ldrb	r3, [r6, #14]
    2bb6:	2b00      	cmp	r3, #0
    2bb8:	d001      	beq.n	2bbe <tc_init+0x18a>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    2bba:	2301      	movs	r3, #1
    2bbc:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2bbe:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    2bc0:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    2bc2:	2b00      	cmp	r3, #0
    2bc4:	d1fc      	bne.n	2bc0 <tc_init+0x18c>
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    2bc6:	33ff      	adds	r3, #255	; 0xff
    2bc8:	712b      	strb	r3, [r5, #4]
	if (ctrlbset_tmp) {
    2bca:	2900      	cmp	r1, #0
    2bcc:	d004      	beq.n	2bd8 <tc_init+0x1a4>
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2bce:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    2bd0:	6913      	ldr	r3, [r2, #16]
		while (tc_is_syncing(module_inst)) {
    2bd2:	2b00      	cmp	r3, #0
    2bd4:	d1fc      	bne.n	2bd0 <tc_init+0x19c>
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    2bd6:	7169      	strb	r1, [r5, #5]
	hw->COUNT8.DRVCTRL.reg = config->waveform_invert_output;
    2bd8:	7a33      	ldrb	r3, [r6, #8]
    2bda:	736b      	strb	r3, [r5, #13]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2bdc:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    2bde:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    2be0:	2b00      	cmp	r3, #0
    2be2:	d1fc      	bne.n	2bde <tc_init+0x1aa>
	switch (module_inst->counter_size) {
    2be4:	7923      	ldrb	r3, [r4, #4]
    2be6:	2b04      	cmp	r3, #4
    2be8:	d059      	beq.n	2c9e <tc_init+0x26a>
    2bea:	2b08      	cmp	r3, #8
    2bec:	d074      	beq.n	2cd8 <tc_init+0x2a4>
	return STATUS_ERR_INVALID_ARG;
    2bee:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    2bf0:	2b00      	cmp	r3, #0
    2bf2:	d000      	beq.n	2bf6 <tc_init+0x1c2>
    2bf4:	e755      	b.n	2aa2 <tc_init+0x6e>
    2bf6:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    2bf8:	2b00      	cmp	r3, #0
    2bfa:	d1fc      	bne.n	2bf6 <tc_init+0x1c2>
				= config->counter_16_bit.value;
    2bfc:	8d33      	ldrh	r3, [r6, #40]	; 0x28
    2bfe:	82ab      	strh	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2c00:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    2c02:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    2c04:	2b00      	cmp	r3, #0
    2c06:	d1fc      	bne.n	2c02 <tc_init+0x1ce>
					config->counter_16_bit.compare_capture_channel[0];
    2c08:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
    2c0a:	83ab      	strh	r3, [r5, #28]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2c0c:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    2c0e:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    2c10:	2b00      	cmp	r3, #0
    2c12:	d1fc      	bne.n	2c0e <tc_init+0x1da>
					config->counter_16_bit.compare_capture_channel[1];
    2c14:	8db3      	ldrh	r3, [r6, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
    2c16:	83eb      	strh	r3, [r5, #30]
			return STATUS_OK;
    2c18:	2000      	movs	r0, #0
    2c1a:	e742      	b.n	2aa2 <tc_init+0x6e>
			MCLK->APBBMASK.reg |= mask;
    2c1c:	493d      	ldr	r1, [pc, #244]	; (2d14 <tc_init+0x2e0>)
    2c1e:	698b      	ldr	r3, [r1, #24]
    2c20:	4318      	orrs	r0, r3
    2c22:	6188      	str	r0, [r1, #24]
    2c24:	e783      	b.n	2b2e <tc_init+0xfa>
			MCLK->APBCMASK.reg |= mask;
    2c26:	493b      	ldr	r1, [pc, #236]	; (2d14 <tc_init+0x2e0>)
    2c28:	69cb      	ldr	r3, [r1, #28]
    2c2a:	4318      	orrs	r0, r3
    2c2c:	61c8      	str	r0, [r1, #28]
    2c2e:	e77e      	b.n	2b2e <tc_init+0xfa>
			MCLK->APBDMASK.reg |= mask;
    2c30:	4938      	ldr	r1, [pc, #224]	; (2d14 <tc_init+0x2e0>)
    2c32:	6a0b      	ldr	r3, [r1, #32]
    2c34:	4318      	orrs	r0, r3
    2c36:	6208      	str	r0, [r1, #32]
    2c38:	e779      	b.n	2b2e <tc_init+0xfa>
			MCLK->APBEMASK.reg |= mask;
    2c3a:	4b36      	ldr	r3, [pc, #216]	; (2d14 <tc_init+0x2e0>)
    2c3c:	6a59      	ldr	r1, [r3, #36]	; 0x24
    2c3e:	4308      	orrs	r0, r1
    2c40:	6258      	str	r0, [r3, #36]	; 0x24
    2c42:	e774      	b.n	2b2e <tc_init+0xfa>
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) && (instance+1 < TC_INST_NUM))
    2c44:	4643      	mov	r3, r8
    2c46:	3301      	adds	r3, #1
    2c48:	2b04      	cmp	r3, #4
    2c4a:	dd00      	ble.n	2c4e <tc_init+0x21a>
    2c4c:	e773      	b.n	2b36 <tc_init+0x102>
		system_apb_clock_set_mask((enum system_clock_apb_bus)inst_mclk_apbmask[(instance+1)*2],
    2c4e:	ab02      	add	r3, sp, #8
    2c50:	1cd1      	adds	r1, r2, #3
    2c52:	0089      	lsls	r1, r1, #2
    2c54:	58c9      	ldr	r1, [r1, r3]
    2c56:	3202      	adds	r2, #2
    2c58:	0092      	lsls	r2, r2, #2
    2c5a:	58d3      	ldr	r3, [r2, r3]
	switch (bus) {
    2c5c:	b2da      	uxtb	r2, r3
    2c5e:	2a04      	cmp	r2, #4
    2c60:	d900      	bls.n	2c64 <tc_init+0x230>
    2c62:	e768      	b.n	2b36 <tc_init+0x102>
    2c64:	0093      	lsls	r3, r2, #2
    2c66:	4a2e      	ldr	r2, [pc, #184]	; (2d20 <tc_init+0x2ec>)
    2c68:	58d3      	ldr	r3, [r2, r3]
    2c6a:	469f      	mov	pc, r3
			MCLK->APBAMASK.reg |= mask;
    2c6c:	4a29      	ldr	r2, [pc, #164]	; (2d14 <tc_init+0x2e0>)
    2c6e:	6953      	ldr	r3, [r2, #20]
    2c70:	4319      	orrs	r1, r3
    2c72:	6151      	str	r1, [r2, #20]
    2c74:	e75f      	b.n	2b36 <tc_init+0x102>
			MCLK->APBBMASK.reg |= mask;
    2c76:	4a27      	ldr	r2, [pc, #156]	; (2d14 <tc_init+0x2e0>)
    2c78:	6993      	ldr	r3, [r2, #24]
    2c7a:	4319      	orrs	r1, r3
    2c7c:	6191      	str	r1, [r2, #24]
    2c7e:	e75a      	b.n	2b36 <tc_init+0x102>
			MCLK->APBCMASK.reg |= mask;
    2c80:	4a24      	ldr	r2, [pc, #144]	; (2d14 <tc_init+0x2e0>)
    2c82:	69d3      	ldr	r3, [r2, #28]
    2c84:	4319      	orrs	r1, r3
    2c86:	61d1      	str	r1, [r2, #28]
    2c88:	e755      	b.n	2b36 <tc_init+0x102>
			MCLK->APBDMASK.reg |= mask;
    2c8a:	4a22      	ldr	r2, [pc, #136]	; (2d14 <tc_init+0x2e0>)
    2c8c:	6a13      	ldr	r3, [r2, #32]
    2c8e:	4319      	orrs	r1, r3
    2c90:	6211      	str	r1, [r2, #32]
    2c92:	e750      	b.n	2b36 <tc_init+0x102>
			MCLK->APBEMASK.reg |= mask;
    2c94:	4b1f      	ldr	r3, [pc, #124]	; (2d14 <tc_init+0x2e0>)
    2c96:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    2c98:	4311      	orrs	r1, r2
    2c9a:	6259      	str	r1, [r3, #36]	; 0x24
    2c9c:	e74b      	b.n	2b36 <tc_init+0x102>
    2c9e:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    2ca0:	2b00      	cmp	r3, #0
    2ca2:	d1fc      	bne.n	2c9e <tc_init+0x26a>
					config->counter_8_bit.value;
    2ca4:	3328      	adds	r3, #40	; 0x28
    2ca6:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.COUNT.reg =
    2ca8:	752b      	strb	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2caa:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    2cac:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    2cae:	2b00      	cmp	r3, #0
    2cb0:	d1fc      	bne.n	2cac <tc_init+0x278>
					config->counter_8_bit.period;
    2cb2:	3329      	adds	r3, #41	; 0x29
    2cb4:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.PER.reg =
    2cb6:	76eb      	strb	r3, [r5, #27]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2cb8:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    2cba:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    2cbc:	2b00      	cmp	r3, #0
    2cbe:	d1fc      	bne.n	2cba <tc_init+0x286>
					config->counter_8_bit.compare_capture_channel[0];
    2cc0:	332a      	adds	r3, #42	; 0x2a
    2cc2:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[0].reg =
    2cc4:	772b      	strb	r3, [r5, #28]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2cc6:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    2cc8:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    2cca:	2b00      	cmp	r3, #0
    2ccc:	d1fc      	bne.n	2cc8 <tc_init+0x294>
					config->counter_8_bit.compare_capture_channel[1];
    2cce:	332b      	adds	r3, #43	; 0x2b
    2cd0:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[1].reg =
    2cd2:	776b      	strb	r3, [r5, #29]
			return STATUS_OK;
    2cd4:	2000      	movs	r0, #0
    2cd6:	e6e4      	b.n	2aa2 <tc_init+0x6e>
    2cd8:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    2cda:	2b00      	cmp	r3, #0
    2cdc:	d1fc      	bne.n	2cd8 <tc_init+0x2a4>
				= config->counter_32_bit.value;
    2cde:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    2ce0:	616b      	str	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2ce2:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    2ce4:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    2ce6:	2b00      	cmp	r3, #0
    2ce8:	d1fc      	bne.n	2ce4 <tc_init+0x2b0>
			hw->COUNT32.CC[0].reg =
    2cea:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    2cec:	61eb      	str	r3, [r5, #28]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2cee:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    2cf0:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    2cf2:	2b00      	cmp	r3, #0
    2cf4:	d1fc      	bne.n	2cf0 <tc_init+0x2bc>
					config->counter_32_bit.compare_capture_channel[1];
    2cf6:	6b33      	ldr	r3, [r6, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
    2cf8:	622b      	str	r3, [r5, #32]
			return STATUS_OK;
    2cfa:	2000      	movs	r0, #0
    2cfc:	e6d1      	b.n	2aa2 <tc_init+0x6e>
    2cfe:	46c0      	nop			; (mov r8, r8)
    2d00:	000029f9 	.word	0x000029f9
    2d04:	0001b520 	.word	0x0001b520
    2d08:	20001160 	.word	0x20001160
    2d0c:	0001b4f8 	.word	0x0001b4f8
    2d10:	000028b1 	.word	0x000028b1
    2d14:	40000400 	.word	0x40000400
    2d18:	000027b5 	.word	0x000027b5
    2d1c:	00002745 	.word	0x00002745
    2d20:	0001b50c 	.word	0x0001b50c

00002d24 <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2d24:	6802      	ldr	r2, [r0, #0]
	return (tc_module->SYNCBUSY.reg);
    2d26:	6913      	ldr	r3, [r2, #16]

	while (tc_is_syncing(module_inst)) {
    2d28:	2b00      	cmp	r3, #0
    2d2a:	d1fc      	bne.n	2d26 <tc_get_count_value+0x2>
		/* Wait for sync */
	}

	/* Make certain that there are no conflicting commands in the register */
	tc_module->CTRLBCLR.reg = TC_CTRLBCLR_CMD_NONE;
    2d2c:	7113      	strb	r3, [r2, #4]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2d2e:	6801      	ldr	r1, [r0, #0]
	return (tc_module->SYNCBUSY.reg);
    2d30:	690b      	ldr	r3, [r1, #16]

	while (tc_is_syncing(module_inst)) {
    2d32:	2b00      	cmp	r3, #0
    2d34:	d1fc      	bne.n	2d30 <tc_get_count_value+0xc>
		/* Wait for sync */
	}

	/* Write command to execute */
	tc_module->CTRLBSET.reg = TC_CTRLBSET_CMD(TC_CTRLBSET_CMD_READSYNC_Val);
    2d36:	3380      	adds	r3, #128	; 0x80
    2d38:	7153      	strb	r3, [r2, #5]

	/* Read synchronization */
	tc_sync_read_count(module_inst);
	
	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    2d3a:	6802      	ldr	r2, [r0, #0]
	return (tc_module->SYNCBUSY.reg);
    2d3c:	6913      	ldr	r3, [r2, #16]

	while (tc_is_syncing(module_inst)) {
    2d3e:	2b00      	cmp	r3, #0
    2d40:	d1fc      	bne.n	2d3c <tc_get_count_value+0x18>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    2d42:	7903      	ldrb	r3, [r0, #4]
    2d44:	2b04      	cmp	r3, #4
    2d46:	d005      	beq.n	2d54 <tc_get_count_value+0x30>
    2d48:	2b08      	cmp	r3, #8
    2d4a:	d009      	beq.n	2d60 <tc_get_count_value+0x3c>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    2d4c:	2000      	movs	r0, #0
	switch (module_inst->counter_size) {
    2d4e:	2b00      	cmp	r3, #0
    2d50:	d003      	beq.n	2d5a <tc_get_count_value+0x36>
}
    2d52:	4770      	bx	lr
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    2d54:	7d10      	ldrb	r0, [r2, #20]
    2d56:	b2c0      	uxtb	r0, r0
    2d58:	e7fb      	b.n	2d52 <tc_get_count_value+0x2e>
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    2d5a:	8a90      	ldrh	r0, [r2, #20]
    2d5c:	b280      	uxth	r0, r0
    2d5e:	e7f8      	b.n	2d52 <tc_get_count_value+0x2e>
			return tc_module->COUNT32.COUNT.reg;
    2d60:	6950      	ldr	r0, [r2, #20]
    2d62:	e7f6      	b.n	2d52 <tc_get_count_value+0x2e>

00002d64 <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    2d64:	b510      	push	{r4, lr}
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(compare);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    2d66:	6804      	ldr	r4, [r0, #0]
    2d68:	6923      	ldr	r3, [r4, #16]

	while (tc_is_syncing(module_inst)) {
    2d6a:	2b00      	cmp	r3, #0
    2d6c:	d1fc      	bne.n	2d68 <tc_set_compare_value+0x4>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    2d6e:	7903      	ldrb	r3, [r0, #4]
    2d70:	2b04      	cmp	r3, #4
    2d72:	d006      	beq.n	2d82 <tc_set_compare_value+0x1e>
    2d74:	2b08      	cmp	r3, #8
    2d76:	d028      	beq.n	2dca <tc_set_compare_value+0x66>
    2d78:	2b00      	cmp	r3, #0
    2d7a:	d013      	beq.n	2da4 <tc_set_compare_value+0x40>
				}
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    2d7c:	2317      	movs	r3, #23
}
    2d7e:	0018      	movs	r0, r3
    2d80:	bd10      	pop	{r4, pc}
	return STATUS_ERR_INVALID_ARG;
    2d82:	2317      	movs	r3, #23
			if (channel_index <
    2d84:	2901      	cmp	r1, #1
    2d86:	d8fa      	bhi.n	2d7e <tc_set_compare_value+0x1a>
				if (module_inst->double_buffering_enabled){
    2d88:	7e83      	ldrb	r3, [r0, #26]
    2d8a:	2b00      	cmp	r3, #0
    2d8c:	d005      	beq.n	2d9a <tc_set_compare_value+0x36>
							(uint8_t)compare;
    2d8e:	b2d2      	uxtb	r2, r2
					tc_module->COUNT8.CCBUF[channel_index].reg =
    2d90:	1861      	adds	r1, r4, r1
    2d92:	3130      	adds	r1, #48	; 0x30
    2d94:	700a      	strb	r2, [r1, #0]
				return STATUS_OK;
    2d96:	2300      	movs	r3, #0
    2d98:	e7f1      	b.n	2d7e <tc_set_compare_value+0x1a>
							(uint8_t)compare;
    2d9a:	b2d2      	uxtb	r2, r2
					tc_module->COUNT8.CC[channel_index].reg  =
    2d9c:	1864      	adds	r4, r4, r1
    2d9e:	7722      	strb	r2, [r4, #28]
				return STATUS_OK;
    2da0:	2300      	movs	r3, #0
    2da2:	e7ec      	b.n	2d7e <tc_set_compare_value+0x1a>
	return STATUS_ERR_INVALID_ARG;
    2da4:	2317      	movs	r3, #23
			if (channel_index <
    2da6:	2901      	cmp	r1, #1
    2da8:	d8e9      	bhi.n	2d7e <tc_set_compare_value+0x1a>
				if (module_inst->double_buffering_enabled){
    2daa:	7e83      	ldrb	r3, [r0, #26]
    2dac:	2b00      	cmp	r3, #0
    2dae:	d005      	beq.n	2dbc <tc_set_compare_value+0x58>
							(uint16_t)compare;
    2db0:	b292      	uxth	r2, r2
					tc_module->COUNT16.CCBUF[channel_index].reg =
    2db2:	3118      	adds	r1, #24
    2db4:	0049      	lsls	r1, r1, #1
    2db6:	530a      	strh	r2, [r1, r4]
				return STATUS_OK;
    2db8:	2300      	movs	r3, #0
    2dba:	e7e0      	b.n	2d7e <tc_set_compare_value+0x1a>
							(uint16_t)compare;
    2dbc:	b292      	uxth	r2, r2
					tc_module->COUNT16.CC[channel_index].reg =
    2dbe:	310c      	adds	r1, #12
    2dc0:	0049      	lsls	r1, r1, #1
    2dc2:	1864      	adds	r4, r4, r1
    2dc4:	80a2      	strh	r2, [r4, #4]
				return STATUS_OK;
    2dc6:	2300      	movs	r3, #0
    2dc8:	e7d9      	b.n	2d7e <tc_set_compare_value+0x1a>
	return STATUS_ERR_INVALID_ARG;
    2dca:	2317      	movs	r3, #23
			if (channel_index <
    2dcc:	2901      	cmp	r1, #1
    2dce:	d8d6      	bhi.n	2d7e <tc_set_compare_value+0x1a>
				if (module_inst->double_buffering_enabled){
    2dd0:	7e83      	ldrb	r3, [r0, #26]
    2dd2:	2b00      	cmp	r3, #0
    2dd4:	d105      	bne.n	2de2 <tc_set_compare_value+0x7e>
					tc_module->COUNT32.CC[channel_index].reg =
    2dd6:	3106      	adds	r1, #6
    2dd8:	0089      	lsls	r1, r1, #2
    2dda:	1864      	adds	r4, r4, r1
    2ddc:	6062      	str	r2, [r4, #4]
				return STATUS_OK;
    2dde:	2300      	movs	r3, #0
    2de0:	e7cd      	b.n	2d7e <tc_set_compare_value+0x1a>
					tc_module->COUNT32.CCBUF[channel_index].reg =
    2de2:	310c      	adds	r1, #12
    2de4:	0089      	lsls	r1, r1, #2
    2de6:	510a      	str	r2, [r1, r4]
				return STATUS_OK;
    2de8:	2300      	movs	r3, #0
    2dea:	e7c8      	b.n	2d7e <tc_set_compare_value+0x1a>

00002dec <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    2dec:	e7fe      	b.n	2dec <Dummy_Handler>
	...

00002df0 <Reset_Handler>:
{
    2df0:	b510      	push	{r4, lr}
        if (pSrc != pDest) {
    2df2:	4a1a      	ldr	r2, [pc, #104]	; (2e5c <Reset_Handler+0x6c>)
    2df4:	4b1a      	ldr	r3, [pc, #104]	; (2e60 <Reset_Handler+0x70>)
    2df6:	429a      	cmp	r2, r3
    2df8:	d011      	beq.n	2e1e <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    2dfa:	001a      	movs	r2, r3
    2dfc:	4b19      	ldr	r3, [pc, #100]	; (2e64 <Reset_Handler+0x74>)
    2dfe:	429a      	cmp	r2, r3
    2e00:	d20d      	bcs.n	2e1e <Reset_Handler+0x2e>
    2e02:	4a19      	ldr	r2, [pc, #100]	; (2e68 <Reset_Handler+0x78>)
    2e04:	3303      	adds	r3, #3
    2e06:	1a9b      	subs	r3, r3, r2
    2e08:	089b      	lsrs	r3, r3, #2
    2e0a:	3301      	adds	r3, #1
    2e0c:	009b      	lsls	r3, r3, #2
    2e0e:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    2e10:	4813      	ldr	r0, [pc, #76]	; (2e60 <Reset_Handler+0x70>)
    2e12:	4912      	ldr	r1, [pc, #72]	; (2e5c <Reset_Handler+0x6c>)
    2e14:	588c      	ldr	r4, [r1, r2]
    2e16:	5084      	str	r4, [r0, r2]
    2e18:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    2e1a:	429a      	cmp	r2, r3
    2e1c:	d1fa      	bne.n	2e14 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    2e1e:	4a13      	ldr	r2, [pc, #76]	; (2e6c <Reset_Handler+0x7c>)
    2e20:	4b13      	ldr	r3, [pc, #76]	; (2e70 <Reset_Handler+0x80>)
    2e22:	429a      	cmp	r2, r3
    2e24:	d20a      	bcs.n	2e3c <Reset_Handler+0x4c>
    2e26:	43d3      	mvns	r3, r2
    2e28:	4911      	ldr	r1, [pc, #68]	; (2e70 <Reset_Handler+0x80>)
    2e2a:	185b      	adds	r3, r3, r1
    2e2c:	2103      	movs	r1, #3
    2e2e:	438b      	bics	r3, r1
    2e30:	3304      	adds	r3, #4
    2e32:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    2e34:	2100      	movs	r1, #0
    2e36:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    2e38:	4293      	cmp	r3, r2
    2e3a:	d1fc      	bne.n	2e36 <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    2e3c:	4a0d      	ldr	r2, [pc, #52]	; (2e74 <Reset_Handler+0x84>)
    2e3e:	21ff      	movs	r1, #255	; 0xff
    2e40:	4b0d      	ldr	r3, [pc, #52]	; (2e78 <Reset_Handler+0x88>)
    2e42:	438b      	bics	r3, r1
    2e44:	6093      	str	r3, [r2, #8]
        NVMCTRL->CTRLB.bit.MANW = 1;
    2e46:	4a0d      	ldr	r2, [pc, #52]	; (2e7c <Reset_Handler+0x8c>)
    2e48:	6853      	ldr	r3, [r2, #4]
    2e4a:	397f      	subs	r1, #127	; 0x7f
    2e4c:	430b      	orrs	r3, r1
    2e4e:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    2e50:	4b0b      	ldr	r3, [pc, #44]	; (2e80 <Reset_Handler+0x90>)
    2e52:	4798      	blx	r3
        main();
    2e54:	4b0b      	ldr	r3, [pc, #44]	; (2e84 <Reset_Handler+0x94>)
    2e56:	4798      	blx	r3
    2e58:	e7fe      	b.n	2e58 <Reset_Handler+0x68>
    2e5a:	46c0      	nop			; (mov r8, r8)
    2e5c:	0001d2f4 	.word	0x0001d2f4
    2e60:	20000000 	.word	0x20000000
    2e64:	20000a80 	.word	0x20000a80
    2e68:	20000004 	.word	0x20000004
    2e6c:	20000a80 	.word	0x20000a80
    2e70:	20001dd0 	.word	0x20001dd0
    2e74:	e000ed00 	.word	0xe000ed00
    2e78:	00000000 	.word	0x00000000
    2e7c:	41004000 	.word	0x41004000
    2e80:	00014981 	.word	0x00014981
    2e84:	0000b8d1 	.word	0x0000b8d1

00002e88 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    2e88:	b5f0      	push	{r4, r5, r6, r7, lr}
    2e8a:	46c6      	mov	lr, r8
    2e8c:	b500      	push	{lr}
    2e8e:	000c      	movs	r4, r1
    2e90:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    2e92:	2800      	cmp	r0, #0
    2e94:	d10f      	bne.n	2eb6 <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
    2e96:	2a00      	cmp	r2, #0
    2e98:	dd11      	ble.n	2ebe <_read+0x36>
    2e9a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    2e9c:	4e09      	ldr	r6, [pc, #36]	; (2ec4 <_read+0x3c>)
    2e9e:	4d0a      	ldr	r5, [pc, #40]	; (2ec8 <_read+0x40>)
    2ea0:	6830      	ldr	r0, [r6, #0]
    2ea2:	0021      	movs	r1, r4
    2ea4:	682b      	ldr	r3, [r5, #0]
    2ea6:	4798      	blx	r3
		ptr++;
    2ea8:	3401      	adds	r4, #1
	for (; len > 0; --len) {
    2eaa:	42bc      	cmp	r4, r7
    2eac:	d1f8      	bne.n	2ea0 <_read+0x18>
		nChars++;
	}
	return nChars;
}
    2eae:	4640      	mov	r0, r8
    2eb0:	bc04      	pop	{r2}
    2eb2:	4690      	mov	r8, r2
    2eb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
    2eb6:	2301      	movs	r3, #1
    2eb8:	425b      	negs	r3, r3
    2eba:	4698      	mov	r8, r3
    2ebc:	e7f7      	b.n	2eae <_read+0x26>
	for (; len > 0; --len) {
    2ebe:	4680      	mov	r8, r0
    2ec0:	e7f5      	b.n	2eae <_read+0x26>
    2ec2:	46c0      	nop			; (mov r8, r8)
    2ec4:	2000117c 	.word	0x2000117c
    2ec8:	20001174 	.word	0x20001174

00002ecc <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    2ecc:	b5f0      	push	{r4, r5, r6, r7, lr}
    2ece:	46c6      	mov	lr, r8
    2ed0:	b500      	push	{lr}
    2ed2:	000e      	movs	r6, r1
    2ed4:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    2ed6:	3801      	subs	r0, #1
    2ed8:	2802      	cmp	r0, #2
    2eda:	d810      	bhi.n	2efe <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    2edc:	2a00      	cmp	r2, #0
    2ede:	d011      	beq.n	2f04 <_write+0x38>
    2ee0:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    2ee2:	4b0c      	ldr	r3, [pc, #48]	; (2f14 <_write+0x48>)
    2ee4:	4698      	mov	r8, r3
    2ee6:	4f0c      	ldr	r7, [pc, #48]	; (2f18 <_write+0x4c>)
    2ee8:	4643      	mov	r3, r8
    2eea:	6818      	ldr	r0, [r3, #0]
    2eec:	5d31      	ldrb	r1, [r6, r4]
    2eee:	683b      	ldr	r3, [r7, #0]
    2ef0:	4798      	blx	r3
    2ef2:	2800      	cmp	r0, #0
    2ef4:	db08      	blt.n	2f08 <_write+0x3c>
			return -1;
		}
		++nChars;
    2ef6:	3401      	adds	r4, #1
	for (; len != 0; --len) {
    2ef8:	42a5      	cmp	r5, r4
    2efa:	d1f5      	bne.n	2ee8 <_write+0x1c>
    2efc:	e006      	b.n	2f0c <_write+0x40>
		return -1;
    2efe:	2401      	movs	r4, #1
    2f00:	4264      	negs	r4, r4
    2f02:	e003      	b.n	2f0c <_write+0x40>
	for (; len != 0; --len) {
    2f04:	0014      	movs	r4, r2
    2f06:	e001      	b.n	2f0c <_write+0x40>
			return -1;
    2f08:	2401      	movs	r4, #1
    2f0a:	4264      	negs	r4, r4
	}
	return nChars;
}
    2f0c:	0020      	movs	r0, r4
    2f0e:	bc04      	pop	{r2}
    2f10:	4690      	mov	r8, r2
    2f12:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2f14:	2000117c 	.word	0x2000117c
    2f18:	20001178 	.word	0x20001178

00002f1c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    2f1c:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    2f1e:	4a06      	ldr	r2, [pc, #24]	; (2f38 <_sbrk+0x1c>)
    2f20:	6812      	ldr	r2, [r2, #0]
    2f22:	2a00      	cmp	r2, #0
    2f24:	d004      	beq.n	2f30 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    2f26:	4a04      	ldr	r2, [pc, #16]	; (2f38 <_sbrk+0x1c>)
    2f28:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    2f2a:	18c3      	adds	r3, r0, r3
    2f2c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    2f2e:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    2f30:	4902      	ldr	r1, [pc, #8]	; (2f3c <_sbrk+0x20>)
    2f32:	4a01      	ldr	r2, [pc, #4]	; (2f38 <_sbrk+0x1c>)
    2f34:	6011      	str	r1, [r2, #0]
    2f36:	e7f6      	b.n	2f26 <_sbrk+0xa>
    2f38:	20000ae0 	.word	0x20000ae0
    2f3c:	20003dd0 	.word	0x20003dd0

00002f40 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    2f40:	2001      	movs	r0, #1
    2f42:	4240      	negs	r0, r0
    2f44:	4770      	bx	lr

00002f46 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    2f46:	2380      	movs	r3, #128	; 0x80
    2f48:	019b      	lsls	r3, r3, #6
    2f4a:	604b      	str	r3, [r1, #4]

	return 0;
}
    2f4c:	2000      	movs	r0, #0
    2f4e:	4770      	bx	lr

00002f50 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    2f50:	2001      	movs	r0, #1
    2f52:	4770      	bx	lr

00002f54 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    2f54:	2000      	movs	r0, #0
    2f56:	4770      	bx	lr

00002f58 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    2f58:	b570      	push	{r4, r5, r6, lr}
    2f5a:	b082      	sub	sp, #8
    2f5c:	0005      	movs	r5, r0
    2f5e:	000e      	movs	r6, r1
	uint16_t temp = 0;
    2f60:	2200      	movs	r2, #0
    2f62:	466b      	mov	r3, sp
    2f64:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    2f66:	4c06      	ldr	r4, [pc, #24]	; (2f80 <usart_serial_getchar+0x28>)
    2f68:	466b      	mov	r3, sp
    2f6a:	1d99      	adds	r1, r3, #6
    2f6c:	0028      	movs	r0, r5
    2f6e:	47a0      	blx	r4
    2f70:	2800      	cmp	r0, #0
    2f72:	d1f9      	bne.n	2f68 <usart_serial_getchar+0x10>

	*c = temp;
    2f74:	466b      	mov	r3, sp
    2f76:	3306      	adds	r3, #6
    2f78:	881b      	ldrh	r3, [r3, #0]
    2f7a:	7033      	strb	r3, [r6, #0]
}
    2f7c:	b002      	add	sp, #8
    2f7e:	bd70      	pop	{r4, r5, r6, pc}
    2f80:	00001dd1 	.word	0x00001dd1

00002f84 <usart_serial_putchar>:
{
    2f84:	b570      	push	{r4, r5, r6, lr}
    2f86:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    2f88:	b28c      	uxth	r4, r1
    2f8a:	4e03      	ldr	r6, [pc, #12]	; (2f98 <usart_serial_putchar+0x14>)
    2f8c:	0021      	movs	r1, r4
    2f8e:	0028      	movs	r0, r5
    2f90:	47b0      	blx	r6
    2f92:	2800      	cmp	r0, #0
    2f94:	d1fa      	bne.n	2f8c <usart_serial_putchar+0x8>
}
    2f96:	bd70      	pop	{r4, r5, r6, pc}
    2f98:	00001da5 	.word	0x00001da5

00002f9c <USART_HOST_ISR_VECT>:
#if SAMD || SAMR21 || SAML21 || SAMR30 || SAMR34 || SAMR35
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
    2f9c:	b510      	push	{r4, lr}
    2f9e:	b082      	sub	sp, #8
static inline enum status_code usart_serial_read_packet(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
	return usart_read_buffer_wait(module, rx_data, length);
    2fa0:	466b      	mov	r3, sp
    2fa2:	1ddc      	adds	r4, r3, #7
    2fa4:	2201      	movs	r2, #1
    2fa6:	0021      	movs	r1, r4
    2fa8:	480f      	ldr	r0, [pc, #60]	; (2fe8 <USART_HOST_ISR_VECT+0x4c>)
    2faa:	4b10      	ldr	r3, [pc, #64]	; (2fec <USART_HOST_ISR_VECT+0x50>)
    2fac:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
    2fae:	b672      	cpsid	i
    2fb0:	f3bf 8f5f 	dmb	sy
#else
    usart_serial_read_packet(USART_HOST, &temp, 1);
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
    2fb4:	2200      	movs	r2, #0
    2fb6:	4b0e      	ldr	r3, [pc, #56]	; (2ff0 <USART_HOST_ISR_VECT+0x54>)
    2fb8:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
    2fba:	4b0e      	ldr	r3, [pc, #56]	; (2ff4 <USART_HOST_ISR_VECT+0x58>)
    2fbc:	781b      	ldrb	r3, [r3, #0]
    2fbe:	7821      	ldrb	r1, [r4, #0]
    2fc0:	4a0d      	ldr	r2, [pc, #52]	; (2ff8 <USART_HOST_ISR_VECT+0x5c>)
    2fc2:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
    2fc4:	2b7f      	cmp	r3, #127	; 0x7f
    2fc6:	d00a      	beq.n	2fde <USART_HOST_ISR_VECT+0x42>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
	} else {
		serial_rx_buf_tail++;
    2fc8:	3301      	adds	r3, #1
    2fca:	4a0a      	ldr	r2, [pc, #40]	; (2ff4 <USART_HOST_ISR_VECT+0x58>)
    2fcc:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
    2fce:	2201      	movs	r2, #1
    2fd0:	4b07      	ldr	r3, [pc, #28]	; (2ff0 <USART_HOST_ISR_VECT+0x54>)
    2fd2:	701a      	strb	r2, [r3, #0]
    2fd4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    2fd8:	b662      	cpsie	i
}
    2fda:	b002      	add	sp, #8
    2fdc:	bd10      	pop	{r4, pc}
		serial_rx_buf_tail = 0x00;
    2fde:	2200      	movs	r2, #0
    2fe0:	4b04      	ldr	r3, [pc, #16]	; (2ff4 <USART_HOST_ISR_VECT+0x58>)
    2fe2:	701a      	strb	r2, [r3, #0]
    2fe4:	e7f3      	b.n	2fce <USART_HOST_ISR_VECT+0x32>
    2fe6:	46c0      	nop			; (mov r8, r8)
    2fe8:	20000ae4 	.word	0x20000ae4
    2fec:	00001e41 	.word	0x00001e41
    2ff0:	20000008 	.word	0x20000008
    2ff4:	20000b99 	.word	0x20000b99
    2ff8:	20000b18 	.word	0x20000b18

00002ffc <sio2host_init>:
{
    2ffc:	b5f0      	push	{r4, r5, r6, r7, lr}
    2ffe:	b091      	sub	sp, #68	; 0x44
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    3000:	2380      	movs	r3, #128	; 0x80
    3002:	05db      	lsls	r3, r3, #23
    3004:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    3006:	2300      	movs	r3, #0
    3008:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    300a:	22ff      	movs	r2, #255	; 0xff
    300c:	4669      	mov	r1, sp
    300e:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    3010:	2200      	movs	r2, #0
    3012:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    3014:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    3016:	2401      	movs	r4, #1
    3018:	2124      	movs	r1, #36	; 0x24
    301a:	4668      	mov	r0, sp
    301c:	5444      	strb	r4, [r0, r1]
	config->transmitter_enable = true;
    301e:	3101      	adds	r1, #1
    3020:	5444      	strb	r4, [r0, r1]
	config->clock_polarity_inverted = false;
    3022:	3101      	adds	r1, #1
    3024:	5443      	strb	r3, [r0, r1]
	config->use_external_clock = false;
    3026:	3101      	adds	r1, #1
    3028:	5443      	strb	r3, [r0, r1]
	config->ext_clock_freq   = 0;
    302a:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    302c:	3105      	adds	r1, #5
    302e:	5443      	strb	r3, [r0, r1]
	config->generator_source = GCLK_GENERATOR_0;
    3030:	3101      	adds	r1, #1
    3032:	5443      	strb	r3, [r0, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    3034:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    3036:	8203      	strh	r3, [r0, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    3038:	76c3      	strb	r3, [r0, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    303a:	7602      	strb	r2, [r0, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    303c:	7702      	strb	r2, [r0, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    303e:	7642      	strb	r2, [r0, #25]
	config->receive_pulse_length                    = 19;
    3040:	2313      	movs	r3, #19
    3042:	7683      	strb	r3, [r0, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    3044:	7742      	strb	r2, [r0, #29]
	host_uart_config.mux_setting = HOST_SERCOM_MUX_SETTING;
    3046:	2380      	movs	r3, #128	; 0x80
    3048:	035b      	lsls	r3, r3, #13
    304a:	9303      	str	r3, [sp, #12]
	host_uart_config.pinmux_pad0 = HOST_SERCOM_PINMUX_PAD0;
    304c:	4b2f      	ldr	r3, [pc, #188]	; (310c <sio2host_init+0x110>)
    304e:	930c      	str	r3, [sp, #48]	; 0x30
	host_uart_config.pinmux_pad1 = HOST_SERCOM_PINMUX_PAD1;
    3050:	4b2f      	ldr	r3, [pc, #188]	; (3110 <sio2host_init+0x114>)
    3052:	930d      	str	r3, [sp, #52]	; 0x34
	host_uart_config.pinmux_pad2 = HOST_SERCOM_PINMUX_PAD2;
    3054:	2301      	movs	r3, #1
    3056:	425b      	negs	r3, r3
    3058:	930e      	str	r3, [sp, #56]	; 0x38
	host_uart_config.pinmux_pad3 = HOST_SERCOM_PINMUX_PAD3;
    305a:	930f      	str	r3, [sp, #60]	; 0x3c
	host_uart_config.baudrate    = USART_HOST_BAUDRATE;
    305c:	23e1      	movs	r3, #225	; 0xe1
    305e:	025b      	lsls	r3, r3, #9
    3060:	9308      	str	r3, [sp, #32]
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    3062:	4d2c      	ldr	r5, [pc, #176]	; (3114 <sio2host_init+0x118>)
    3064:	4b2c      	ldr	r3, [pc, #176]	; (3118 <sio2host_init+0x11c>)
    3066:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    3068:	4a2c      	ldr	r2, [pc, #176]	; (311c <sio2host_init+0x120>)
    306a:	4b2d      	ldr	r3, [pc, #180]	; (3120 <sio2host_init+0x124>)
    306c:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    306e:	4a2d      	ldr	r2, [pc, #180]	; (3124 <sio2host_init+0x128>)
    3070:	4b2d      	ldr	r3, [pc, #180]	; (3128 <sio2host_init+0x12c>)
    3072:	601a      	str	r2, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
    3074:	466a      	mov	r2, sp
    3076:	2184      	movs	r1, #132	; 0x84
    3078:	05c9      	lsls	r1, r1, #23
    307a:	0028      	movs	r0, r5
    307c:	4b2b      	ldr	r3, [pc, #172]	; (312c <sio2host_init+0x130>)
    307e:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    3080:	4f2b      	ldr	r7, [pc, #172]	; (3130 <sio2host_init+0x134>)
    3082:	683b      	ldr	r3, [r7, #0]
    3084:	6898      	ldr	r0, [r3, #8]
    3086:	2100      	movs	r1, #0
    3088:	4e2a      	ldr	r6, [pc, #168]	; (3134 <sio2host_init+0x138>)
    308a:	47b0      	blx	r6
	setbuf(stdin, NULL);
    308c:	683b      	ldr	r3, [r7, #0]
    308e:	6858      	ldr	r0, [r3, #4]
    3090:	2100      	movs	r1, #0
    3092:	47b0      	blx	r6
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    3094:	682e      	ldr	r6, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    3096:	0030      	movs	r0, r6
    3098:	4b27      	ldr	r3, [pc, #156]	; (3138 <sio2host_init+0x13c>)
    309a:	4798      	blx	r3
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    309c:	231f      	movs	r3, #31
    309e:	4018      	ands	r0, r3
    30a0:	4084      	lsls	r4, r0
    30a2:	4b26      	ldr	r3, [pc, #152]	; (313c <sio2host_init+0x140>)
    30a4:	601c      	str	r4, [r3, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    30a6:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    30a8:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    30aa:	2b00      	cmp	r3, #0
    30ac:	d1fc      	bne.n	30a8 <sio2host_init+0xac>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    30ae:	6833      	ldr	r3, [r6, #0]
    30b0:	2202      	movs	r2, #2
    30b2:	4313      	orrs	r3, r2
    30b4:	6033      	str	r3, [r6, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    30b6:	4b17      	ldr	r3, [pc, #92]	; (3114 <sio2host_init+0x118>)
    30b8:	681b      	ldr	r3, [r3, #0]
	return (usart_hw->SYNCBUSY.reg);
    30ba:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    30bc:	2a00      	cmp	r2, #0
    30be:	d1fc      	bne.n	30ba <sio2host_init+0xbe>
			module->receiver_enabled = true;
			break;

		case USART_TRANSCEIVER_TX:
			/* Enable TX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_TXEN;
    30c0:	6859      	ldr	r1, [r3, #4]
    30c2:	2280      	movs	r2, #128	; 0x80
    30c4:	0252      	lsls	r2, r2, #9
    30c6:	430a      	orrs	r2, r1
    30c8:	605a      	str	r2, [r3, #4]
			module->transmitter_enabled = true;
    30ca:	2101      	movs	r1, #1
    30cc:	4a11      	ldr	r2, [pc, #68]	; (3114 <sio2host_init+0x118>)
    30ce:	71d1      	strb	r1, [r2, #7]
	return (usart_hw->SYNCBUSY.reg);
    30d0:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    30d2:	2a00      	cmp	r2, #0
    30d4:	d1fc      	bne.n	30d0 <sio2host_init+0xd4>
	return (usart_hw->SYNCBUSY.reg);
    30d6:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    30d8:	2a00      	cmp	r2, #0
    30da:	d1fc      	bne.n	30d6 <sio2host_init+0xda>
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_RXEN;
    30dc:	6859      	ldr	r1, [r3, #4]
    30de:	2280      	movs	r2, #128	; 0x80
    30e0:	0292      	lsls	r2, r2, #10
    30e2:	430a      	orrs	r2, r1
    30e4:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = true;
    30e6:	2101      	movs	r1, #1
    30e8:	4a0a      	ldr	r2, [pc, #40]	; (3114 <sio2host_init+0x118>)
    30ea:	7191      	strb	r1, [r2, #6]
	return (usart_hw->SYNCBUSY.reg);
    30ec:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    30ee:	2a00      	cmp	r2, #0
    30f0:	d1fc      	bne.n	30ec <sio2host_init+0xf0>
	USART_HOST_RX_ISR_ENABLE();
    30f2:	4913      	ldr	r1, [pc, #76]	; (3140 <sio2host_init+0x144>)
    30f4:	2000      	movs	r0, #0
    30f6:	4b13      	ldr	r3, [pc, #76]	; (3144 <sio2host_init+0x148>)
    30f8:	4798      	blx	r3
    30fa:	2204      	movs	r2, #4
    30fc:	2384      	movs	r3, #132	; 0x84
    30fe:	05db      	lsls	r3, r3, #23
    3100:	759a      	strb	r2, [r3, #22]
    3102:	32fc      	adds	r2, #252	; 0xfc
    3104:	4b0d      	ldr	r3, [pc, #52]	; (313c <sio2host_init+0x140>)
    3106:	601a      	str	r2, [r3, #0]
}
    3108:	b011      	add	sp, #68	; 0x44
    310a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    310c:	00040003 	.word	0x00040003
    3110:	00050003 	.word	0x00050003
    3114:	20000ae4 	.word	0x20000ae4
    3118:	2000117c 	.word	0x2000117c
    311c:	00002f85 	.word	0x00002f85
    3120:	20001178 	.word	0x20001178
    3124:	00002f59 	.word	0x00002f59
    3128:	20001174 	.word	0x20001174
    312c:	00001a41 	.word	0x00001a41
    3130:	200000d0 	.word	0x200000d0
    3134:	00014c01 	.word	0x00014c01
    3138:	000015e1 	.word	0x000015e1
    313c:	e000e100 	.word	0xe000e100
    3140:	00002f9d 	.word	0x00002f9d
    3144:	000015a5 	.word	0x000015a5

00003148 <sio2host_deinit>:
{
    3148:	b570      	push	{r4, r5, r6, lr}
	SercomUsart *const usart_hw = &(module->hw->USART);
    314a:	4d15      	ldr	r5, [pc, #84]	; (31a0 <sio2host_deinit+0x58>)
    314c:	682c      	ldr	r4, [r5, #0]
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
    314e:	0020      	movs	r0, r4
    3150:	4b14      	ldr	r3, [pc, #80]	; (31a4 <sio2host_deinit+0x5c>)
    3152:	4798      	blx	r3
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    3154:	231f      	movs	r3, #31
    3156:	4018      	ands	r0, r3
    3158:	3b1e      	subs	r3, #30
    315a:	4083      	lsls	r3, r0
    315c:	2280      	movs	r2, #128	; 0x80
    315e:	4912      	ldr	r1, [pc, #72]	; (31a8 <sio2host_deinit+0x60>)
    3160:	508b      	str	r3, [r1, r2]
	SercomUsart *const usart_hw = &(module->hw->USART);
    3162:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    3164:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    3166:	2b00      	cmp	r3, #0
    3168:	d1fc      	bne.n	3164 <sio2host_deinit+0x1c>
	usart_hw->CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    316a:	6823      	ldr	r3, [r4, #0]
    316c:	2202      	movs	r2, #2
    316e:	4393      	bics	r3, r2
    3170:	6023      	str	r3, [r4, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    3172:	4b0b      	ldr	r3, [pc, #44]	; (31a0 <sio2host_deinit+0x58>)
    3174:	681b      	ldr	r3, [r3, #0]
	return (usart_hw->SYNCBUSY.reg);
    3176:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    3178:	2a00      	cmp	r2, #0
    317a:	d1fc      	bne.n	3176 <sio2host_deinit+0x2e>
			module->receiver_enabled = false;
			break;

		case USART_TRANSCEIVER_TX:
			/* Disable TX */
			usart_hw->CTRLB.reg &= ~SERCOM_USART_CTRLB_TXEN;
    317c:	685a      	ldr	r2, [r3, #4]
    317e:	490b      	ldr	r1, [pc, #44]	; (31ac <sio2host_deinit+0x64>)
    3180:	400a      	ands	r2, r1
    3182:	605a      	str	r2, [r3, #4]
			module->transmitter_enabled = false;
    3184:	2100      	movs	r1, #0
    3186:	4a06      	ldr	r2, [pc, #24]	; (31a0 <sio2host_deinit+0x58>)
    3188:	71d1      	strb	r1, [r2, #7]
	return (usart_hw->SYNCBUSY.reg);
    318a:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    318c:	2a00      	cmp	r2, #0
    318e:	d1fc      	bne.n	318a <sio2host_deinit+0x42>
			usart_hw->CTRLB.reg &= ~SERCOM_USART_CTRLB_RXEN;
    3190:	685a      	ldr	r2, [r3, #4]
    3192:	4907      	ldr	r1, [pc, #28]	; (31b0 <sio2host_deinit+0x68>)
    3194:	400a      	ands	r2, r1
    3196:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = false;
    3198:	2200      	movs	r2, #0
    319a:	4b01      	ldr	r3, [pc, #4]	; (31a0 <sio2host_deinit+0x58>)
    319c:	719a      	strb	r2, [r3, #6]
}
    319e:	bd70      	pop	{r4, r5, r6, pc}
    31a0:	20000ae4 	.word	0x20000ae4
    31a4:	000015e1 	.word	0x000015e1
    31a8:	e000e100 	.word	0xe000e100
    31ac:	fffeffff 	.word	0xfffeffff
    31b0:	fffdffff 	.word	0xfffdffff

000031b4 <sio2host_rx>:
{
    31b4:	b570      	push	{r4, r5, r6, lr}
    31b6:	0002      	movs	r2, r0
	if(serial_rx_buf_tail >= serial_rx_buf_head)
    31b8:	4b1f      	ldr	r3, [pc, #124]	; (3238 <sio2host_rx+0x84>)
    31ba:	781c      	ldrb	r4, [r3, #0]
    31bc:	4b1f      	ldr	r3, [pc, #124]	; (323c <sio2host_rx+0x88>)
    31be:	781b      	ldrb	r3, [r3, #0]
    31c0:	429c      	cmp	r4, r3
    31c2:	d319      	bcc.n	31f8 <sio2host_rx+0x44>
		serial_rx_count = serial_rx_buf_tail - serial_rx_buf_head;
    31c4:	1ae3      	subs	r3, r4, r3
    31c6:	481e      	ldr	r0, [pc, #120]	; (3240 <sio2host_rx+0x8c>)
    31c8:	7003      	strb	r3, [r0, #0]
	if (0 == serial_rx_count) {
    31ca:	4b1d      	ldr	r3, [pc, #116]	; (3240 <sio2host_rx+0x8c>)
    31cc:	7818      	ldrb	r0, [r3, #0]
    31ce:	2800      	cmp	r0, #0
    31d0:	d031      	beq.n	3236 <sio2host_rx+0x82>
	if (SERIAL_RX_BUF_SIZE_HOST <= serial_rx_count) {
    31d2:	b243      	sxtb	r3, r0
    31d4:	2b00      	cmp	r3, #0
    31d6:	db15      	blt.n	3204 <sio2host_rx+0x50>
    31d8:	1c03      	adds	r3, r0, #0
    31da:	4288      	cmp	r0, r1
    31dc:	d900      	bls.n	31e0 <sio2host_rx+0x2c>
    31de:	1c0b      	adds	r3, r1, #0
    31e0:	b2d8      	uxtb	r0, r3
	while (max_length > 0) {
    31e2:	2800      	cmp	r0, #0
    31e4:	d027      	beq.n	3236 <sio2host_rx+0x82>
    31e6:	4b15      	ldr	r3, [pc, #84]	; (323c <sio2host_rx+0x88>)
    31e8:	781b      	ldrb	r3, [r3, #0]
    31ea:	1e44      	subs	r4, r0, #1
    31ec:	b2e4      	uxtb	r4, r4
    31ee:	3401      	adds	r4, #1
    31f0:	1914      	adds	r4, r2, r4
		*data = serial_rx_buf[serial_rx_buf_head];
    31f2:	4d14      	ldr	r5, [pc, #80]	; (3244 <sio2host_rx+0x90>)
			serial_rx_buf_head = 0;
    31f4:	2600      	movs	r6, #0
    31f6:	e014      	b.n	3222 <sio2host_rx+0x6e>
		serial_rx_count = serial_rx_buf_tail + (SERIAL_RX_BUF_SIZE_HOST - serial_rx_buf_head);
    31f8:	0020      	movs	r0, r4
    31fa:	3880      	subs	r0, #128	; 0x80
    31fc:	1ac3      	subs	r3, r0, r3
    31fe:	4810      	ldr	r0, [pc, #64]	; (3240 <sio2host_rx+0x8c>)
    3200:	7003      	strb	r3, [r0, #0]
    3202:	e7e2      	b.n	31ca <sio2host_rx+0x16>
		serial_rx_buf_head = serial_rx_buf_tail;
    3204:	4b0d      	ldr	r3, [pc, #52]	; (323c <sio2host_rx+0x88>)
    3206:	701c      	strb	r4, [r3, #0]
		serial_rx_count = SERIAL_RX_BUF_SIZE_HOST;
    3208:	2080      	movs	r0, #128	; 0x80
    320a:	4b0d      	ldr	r3, [pc, #52]	; (3240 <sio2host_rx+0x8c>)
    320c:	7018      	strb	r0, [r3, #0]
		if (SERIAL_RX_BUF_SIZE_HOST <= max_length) {
    320e:	b24b      	sxtb	r3, r1
    3210:	2b00      	cmp	r3, #0
    3212:	db01      	blt.n	3218 <sio2host_rx+0x64>
    3214:	0008      	movs	r0, r1
    3216:	e7e4      	b.n	31e2 <sio2host_rx+0x2e>
			max_length = SERIAL_RX_BUF_SIZE_HOST;
    3218:	2080      	movs	r0, #128	; 0x80
    321a:	e7e4      	b.n	31e6 <sio2host_rx+0x32>
			serial_rx_buf_head = 0;
    321c:	0033      	movs	r3, r6
	while (max_length > 0) {
    321e:	4294      	cmp	r4, r2
    3220:	d007      	beq.n	3232 <sio2host_rx+0x7e>
		*data = serial_rx_buf[serial_rx_buf_head];
    3222:	5ce9      	ldrb	r1, [r5, r3]
    3224:	7011      	strb	r1, [r2, #0]
		data++;
    3226:	3201      	adds	r2, #1
		if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_head) {
    3228:	2b7f      	cmp	r3, #127	; 0x7f
    322a:	d0f7      	beq.n	321c <sio2host_rx+0x68>
			serial_rx_buf_head++;
    322c:	3301      	adds	r3, #1
    322e:	b2db      	uxtb	r3, r3
    3230:	e7f5      	b.n	321e <sio2host_rx+0x6a>
    3232:	4a02      	ldr	r2, [pc, #8]	; (323c <sio2host_rx+0x88>)
    3234:	7013      	strb	r3, [r2, #0]
}
    3236:	bd70      	pop	{r4, r5, r6, pc}
    3238:	20000b99 	.word	0x20000b99
    323c:	20000b98 	.word	0x20000b98
    3240:	20000b9a 	.word	0x20000b9a
    3244:	20000b18 	.word	0x20000b18

00003248 <sio2host_getchar>:
{
    3248:	b510      	push	{r4, lr}
    324a:	b082      	sub	sp, #8
	while (0 == sio2host_rx(&c, 1)) {
    324c:	4c05      	ldr	r4, [pc, #20]	; (3264 <sio2host_getchar+0x1c>)
    324e:	2101      	movs	r1, #1
    3250:	466b      	mov	r3, sp
    3252:	1dd8      	adds	r0, r3, #7
    3254:	47a0      	blx	r4
    3256:	2800      	cmp	r0, #0
    3258:	d0f9      	beq.n	324e <sio2host_getchar+0x6>
	return c;
    325a:	466b      	mov	r3, sp
    325c:	79d8      	ldrb	r0, [r3, #7]
}
    325e:	b002      	add	sp, #8
    3260:	bd10      	pop	{r4, pc}
    3262:	46c0      	nop			; (mov r8, r8)
    3264:	000031b5 	.word	0x000031b5

00003268 <sio2host_getchar_nowait>:
{
    3268:	b500      	push	{lr}
    326a:	b083      	sub	sp, #12
	int back = sio2host_rx(&c, 1);
    326c:	2101      	movs	r1, #1
    326e:	466b      	mov	r3, sp
    3270:	1dd8      	adds	r0, r3, #7
    3272:	4b05      	ldr	r3, [pc, #20]	; (3288 <sio2host_getchar_nowait+0x20>)
    3274:	4798      	blx	r3
	if (back >= 1) {
    3276:	2800      	cmp	r0, #0
    3278:	dd03      	ble.n	3282 <sio2host_getchar_nowait+0x1a>
		return c;
    327a:	466b      	mov	r3, sp
    327c:	79d8      	ldrb	r0, [r3, #7]
}
    327e:	b003      	add	sp, #12
    3280:	bd00      	pop	{pc}
		return (-1);
    3282:	2001      	movs	r0, #1
    3284:	4240      	negs	r0, r0
    3286:	e7fa      	b.n	327e <sio2host_getchar_nowait+0x16>
    3288:	000031b5 	.word	0x000031b5

0000328c <HAL_SPISend>:
	SercomSpi *const spi_module = &(module->hw->SPI);
    328c:	4b13      	ldr	r3, [pc, #76]	; (32dc <HAL_SPISend+0x50>)
    328e:	681b      	ldr	r3, [r3, #0]
static uint8_t HAL_SPISend(uint8_t data)
{
	uint16_t read_val = 0;
	
	/* Write the byte in the transceiver data register */
	while (!spi_is_ready_to_write(&master));
    3290:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3292:	7e1a      	ldrb	r2, [r3, #24]
    3294:	420a      	tst	r2, r1
    3296:	d0fc      	beq.n	3292 <HAL_SPISend+0x6>
    3298:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    329a:	07d2      	lsls	r2, r2, #31
    329c:	d500      	bpl.n	32a0 <HAL_SPISend+0x14>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    329e:	6298      	str	r0, [r3, #40]	; 0x28
	spi_write(&master, data);
	while (!spi_is_write_complete(&master));
    32a0:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    32a2:	7e1a      	ldrb	r2, [r3, #24]
    32a4:	420a      	tst	r2, r1
    32a6:	d0fc      	beq.n	32a2 <HAL_SPISend+0x16>
	
	while (!spi_is_ready_to_read(&master));
    32a8:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    32aa:	7e1a      	ldrb	r2, [r3, #24]
    32ac:	420a      	tst	r2, r1
    32ae:	d0fc      	beq.n	32aa <HAL_SPISend+0x1e>
    32b0:	7e1a      	ldrb	r2, [r3, #24]
	uint16_t read_val = 0;
    32b2:	2000      	movs	r0, #0
	if (!spi_is_ready_to_read(module)) {
    32b4:	0752      	lsls	r2, r2, #29
    32b6:	d50a      	bpl.n	32ce <HAL_SPISend+0x42>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    32b8:	8b5a      	ldrh	r2, [r3, #26]
    32ba:	0752      	lsls	r2, r2, #29
    32bc:	d501      	bpl.n	32c2 <HAL_SPISend+0x36>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    32be:	2204      	movs	r2, #4
    32c0:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    32c2:	4a06      	ldr	r2, [pc, #24]	; (32dc <HAL_SPISend+0x50>)
    32c4:	7992      	ldrb	r2, [r2, #6]
    32c6:	2a01      	cmp	r2, #1
    32c8:	d003      	beq.n	32d2 <HAL_SPISend+0x46>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    32ca:	6a98      	ldr	r0, [r3, #40]	; 0x28
    32cc:	b2c0      	uxtb	r0, r0
	spi_read(&master, &read_val);
	
	return ((uint8_t)read_val);
    32ce:	b2c0      	uxtb	r0, r0
}
    32d0:	4770      	bx	lr
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    32d2:	6a98      	ldr	r0, [r3, #40]	; 0x28
    32d4:	05c0      	lsls	r0, r0, #23
    32d6:	0dc0      	lsrs	r0, r0, #23
    32d8:	e7f9      	b.n	32ce <HAL_SPISend+0x42>
    32da:	46c0      	nop			; (mov r8, r8)
    32dc:	20000ba8 	.word	0x20000ba8

000032e0 <HAL_ResetPinMakeOutput>:
{
    32e0:	b500      	push	{lr}
    32e2:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    32e4:	a901      	add	r1, sp, #4
    32e6:	2301      	movs	r3, #1
    32e8:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
    32ea:	2200      	movs	r2, #0
    32ec:	708a      	strb	r2, [r1, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    32ee:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(SX_RF_RESET_PIN,&pin_conf);
    32f0:	202f      	movs	r0, #47	; 0x2f
    32f2:	4b02      	ldr	r3, [pc, #8]	; (32fc <HAL_ResetPinMakeOutput+0x1c>)
    32f4:	4798      	blx	r3
}
    32f6:	b003      	add	sp, #12
    32f8:	bd00      	pop	{pc}
    32fa:	46c0      	nop			; (mov r8, r8)
    32fc:	00000e79 	.word	0x00000e79

00003300 <HAL_RadioDIO2Callback>:
{
    3300:	b510      	push	{r4, lr}
  if (interruptHandlerDio2)
    3302:	4b05      	ldr	r3, [pc, #20]	; (3318 <HAL_RadioDIO2Callback+0x18>)
    3304:	681b      	ldr	r3, [r3, #0]
    3306:	2b00      	cmp	r3, #0
    3308:	d004      	beq.n	3314 <HAL_RadioDIO2Callback+0x14>
	PMM_Wakeup();
    330a:	4b04      	ldr	r3, [pc, #16]	; (331c <HAL_RadioDIO2Callback+0x1c>)
    330c:	4798      	blx	r3
    interruptHandlerDio2();
    330e:	4b02      	ldr	r3, [pc, #8]	; (3318 <HAL_RadioDIO2Callback+0x18>)
    3310:	681b      	ldr	r3, [r3, #0]
    3312:	4798      	blx	r3
}
    3314:	bd10      	pop	{r4, pc}
    3316:	46c0      	nop			; (mov r8, r8)
    3318:	20000ba4 	.word	0x20000ba4
    331c:	0000385d 	.word	0x0000385d

00003320 <HAL_RadioDIO1Callback>:
{
    3320:	b510      	push	{r4, lr}
  if (interruptHandlerDio1)
    3322:	4b05      	ldr	r3, [pc, #20]	; (3338 <HAL_RadioDIO1Callback+0x18>)
    3324:	681b      	ldr	r3, [r3, #0]
    3326:	2b00      	cmp	r3, #0
    3328:	d004      	beq.n	3334 <HAL_RadioDIO1Callback+0x14>
	PMM_Wakeup();
    332a:	4b04      	ldr	r3, [pc, #16]	; (333c <HAL_RadioDIO1Callback+0x1c>)
    332c:	4798      	blx	r3
    interruptHandlerDio1();
    332e:	4b02      	ldr	r3, [pc, #8]	; (3338 <HAL_RadioDIO1Callback+0x18>)
    3330:	681b      	ldr	r3, [r3, #0]
    3332:	4798      	blx	r3
}
    3334:	bd10      	pop	{r4, pc}
    3336:	46c0      	nop			; (mov r8, r8)
    3338:	20000ba0 	.word	0x20000ba0
    333c:	0000385d 	.word	0x0000385d

00003340 <HAL_RadioDIO0Callback>:
{
    3340:	b510      	push	{r4, lr}
  if (interruptHandlerDio0)
    3342:	4b05      	ldr	r3, [pc, #20]	; (3358 <HAL_RadioDIO0Callback+0x18>)
    3344:	681b      	ldr	r3, [r3, #0]
    3346:	2b00      	cmp	r3, #0
    3348:	d004      	beq.n	3354 <HAL_RadioDIO0Callback+0x14>
	PMM_Wakeup();
    334a:	4b04      	ldr	r3, [pc, #16]	; (335c <HAL_RadioDIO0Callback+0x1c>)
    334c:	4798      	blx	r3
    interruptHandlerDio0();
    334e:	4b02      	ldr	r3, [pc, #8]	; (3358 <HAL_RadioDIO0Callback+0x18>)
    3350:	681b      	ldr	r3, [r3, #0]
    3352:	4798      	blx	r3
}
    3354:	bd10      	pop	{r4, pc}
    3356:	46c0      	nop			; (mov r8, r8)
    3358:	20000b9c 	.word	0x20000b9c
    335c:	0000385d 	.word	0x0000385d

00003360 <HAL_SPICSAssert>:
{
    3360:	b510      	push	{r4, lr}
	spi_select_slave(&master, &slave, true);
    3362:	2201      	movs	r2, #1
    3364:	4902      	ldr	r1, [pc, #8]	; (3370 <HAL_SPICSAssert+0x10>)
    3366:	4803      	ldr	r0, [pc, #12]	; (3374 <HAL_SPICSAssert+0x14>)
    3368:	4b03      	ldr	r3, [pc, #12]	; (3378 <HAL_SPICSAssert+0x18>)
    336a:	4798      	blx	r3
}
    336c:	bd10      	pop	{r4, pc}
    336e:	46c0      	nop			; (mov r8, r8)
    3370:	20001180 	.word	0x20001180
    3374:	20000ba8 	.word	0x20000ba8
    3378:	0000194d 	.word	0x0000194d

0000337c <HAL_SPICSDeassert>:
{
    337c:	b510      	push	{r4, lr}
	spi_select_slave(&master, &slave, false);
    337e:	2200      	movs	r2, #0
    3380:	4902      	ldr	r1, [pc, #8]	; (338c <HAL_SPICSDeassert+0x10>)
    3382:	4803      	ldr	r0, [pc, #12]	; (3390 <HAL_SPICSDeassert+0x14>)
    3384:	4b03      	ldr	r3, [pc, #12]	; (3394 <HAL_SPICSDeassert+0x18>)
    3386:	4798      	blx	r3
}
    3388:	bd10      	pop	{r4, pc}
    338a:	46c0      	nop			; (mov r8, r8)
    338c:	20001180 	.word	0x20001180
    3390:	20000ba8 	.word	0x20000ba8
    3394:	0000194d 	.word	0x0000194d

00003398 <HAL_RadioInit>:
{
    3398:	b5f0      	push	{r4, r5, r6, r7, lr}
    339a:	46d6      	mov	lr, sl
    339c:	464f      	mov	r7, r9
    339e:	4646      	mov	r6, r8
    33a0:	b5c0      	push	{r6, r7, lr}
    33a2:	b090      	sub	sp, #64	; 0x40
	config->input_pull = PORT_PIN_PULL_UP;
    33a4:	ac01      	add	r4, sp, #4
    33a6:	2601      	movs	r6, #1
    33a8:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
    33aa:	2500      	movs	r5, #0
    33ac:	70a5      	strb	r5, [r4, #2]
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    33ae:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(SX_RF_SPI_SCK, &pin_conf);
    33b0:	0021      	movs	r1, r4
    33b2:	2052      	movs	r0, #82	; 0x52
    33b4:	4f52      	ldr	r7, [pc, #328]	; (3500 <HAL_RadioInit+0x168>)
    33b6:	47b8      	blx	r7
	port_pin_set_config(SX_RF_SPI_MOSI, &pin_conf);
    33b8:	0021      	movs	r1, r4
    33ba:	203e      	movs	r0, #62	; 0x3e
    33bc:	47b8      	blx	r7
	port_pin_set_config(SX_RF_SPI_CS, &pin_conf);
    33be:	0021      	movs	r1, r4
    33c0:	203f      	movs	r0, #63	; 0x3f
    33c2:	47b8      	blx	r7
	port_pin_set_config(SX_RF_RESET_PIN, &pin_conf);
    33c4:	0021      	movs	r1, r4
    33c6:	202f      	movs	r0, #47	; 0x2f
    33c8:	47b8      	blx	r7
		port_base->OUTSET.reg = pin_mask;
    33ca:	2280      	movs	r2, #128	; 0x80
    33cc:	02d2      	lsls	r2, r2, #11
    33ce:	4b4d      	ldr	r3, [pc, #308]	; (3504 <HAL_RadioInit+0x16c>)
    33d0:	619a      	str	r2, [r3, #24]
    33d2:	4b4d      	ldr	r3, [pc, #308]	; (3508 <HAL_RadioInit+0x170>)
    33d4:	2280      	movs	r2, #128	; 0x80
    33d6:	05d2      	lsls	r2, r2, #23
    33d8:	619a      	str	r2, [r3, #24]
    33da:	2280      	movs	r2, #128	; 0x80
    33dc:	0612      	lsls	r2, r2, #24
    33de:	619a      	str	r2, [r3, #24]
    33e0:	2280      	movs	r2, #128	; 0x80
    33e2:	0212      	lsls	r2, r2, #8
    33e4:	619a      	str	r2, [r3, #24]
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    33e6:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(SX_RF_SPI_MISO, &pin_conf);
    33e8:	0021      	movs	r1, r4
    33ea:	2053      	movs	r0, #83	; 0x53
    33ec:	47b8      	blx	r7
	extint_chan_get_config_defaults(&config_extint_chan);
    33ee:	ac02      	add	r4, sp, #8
    33f0:	0020      	movs	r0, r4
    33f2:	4b46      	ldr	r3, [pc, #280]	; (350c <HAL_RadioInit+0x174>)
    33f4:	4798      	blx	r3
	config_extint_chan.gpio_pin           = DIO0_EIC_PIN;
    33f6:	2330      	movs	r3, #48	; 0x30
    33f8:	9302      	str	r3, [sp, #8]
	config_extint_chan.gpio_pin_mux       = DIO0_EIC_MUX;
    33fa:	6065      	str	r5, [r4, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_NONE;
    33fc:	7225      	strb	r5, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;
    33fe:	72e6      	strb	r6, [r4, #11]
	extint_chan_set_config(DIO0_EIC_LINE, &config_extint_chan);
    3400:	0021      	movs	r1, r4
    3402:	2000      	movs	r0, #0
    3404:	4b42      	ldr	r3, [pc, #264]	; (3510 <HAL_RadioInit+0x178>)
    3406:	469a      	mov	sl, r3
    3408:	4798      	blx	r3
	extint_register_callback(HAL_RadioDIO0Callback,DIO0_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    340a:	2200      	movs	r2, #0
    340c:	2100      	movs	r1, #0
    340e:	4841      	ldr	r0, [pc, #260]	; (3514 <HAL_RadioInit+0x17c>)
    3410:	4b41      	ldr	r3, [pc, #260]	; (3518 <HAL_RadioInit+0x180>)
    3412:	4699      	mov	r9, r3
    3414:	4798      	blx	r3
	extint_chan_enable_callback(DIO0_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    3416:	2100      	movs	r1, #0
    3418:	2000      	movs	r0, #0
    341a:	4b40      	ldr	r3, [pc, #256]	; (351c <HAL_RadioInit+0x184>)
    341c:	4698      	mov	r8, r3
    341e:	4798      	blx	r3
	config_extint_chan.gpio_pin           = DIO1_EIC_PIN;
    3420:	230b      	movs	r3, #11
    3422:	9302      	str	r3, [sp, #8]
	config_extint_chan.gpio_pin_mux       = DIO1_EIC_MUX;
    3424:	6065      	str	r5, [r4, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_NONE;
    3426:	7225      	strb	r5, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;
    3428:	72e6      	strb	r6, [r4, #11]
	extint_chan_set_config(DIO1_EIC_LINE, &config_extint_chan);
    342a:	0021      	movs	r1, r4
    342c:	200b      	movs	r0, #11
    342e:	47d0      	blx	sl
	extint_register_callback(HAL_RadioDIO1Callback,DIO1_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    3430:	2200      	movs	r2, #0
    3432:	210b      	movs	r1, #11
    3434:	483a      	ldr	r0, [pc, #232]	; (3520 <HAL_RadioInit+0x188>)
    3436:	47c8      	blx	r9
	extint_chan_enable_callback(DIO1_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    3438:	2100      	movs	r1, #0
    343a:	200b      	movs	r0, #11
    343c:	47c0      	blx	r8
	config_extint_chan.gpio_pin           = DIO2_EIC_PIN;
    343e:	230c      	movs	r3, #12
    3440:	9302      	str	r3, [sp, #8]
	config_extint_chan.gpio_pin_mux       = DIO2_EIC_MUX;
    3442:	6065      	str	r5, [r4, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_NONE;
    3444:	7225      	strb	r5, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;
    3446:	72e6      	strb	r6, [r4, #11]
	extint_chan_set_config(DIO2_EIC_LINE, &config_extint_chan);
    3448:	0021      	movs	r1, r4
    344a:	200c      	movs	r0, #12
    344c:	47d0      	blx	sl
	extint_register_callback(HAL_RadioDIO2Callback,DIO2_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    344e:	2200      	movs	r2, #0
    3450:	210c      	movs	r1, #12
    3452:	4834      	ldr	r0, [pc, #208]	; (3524 <HAL_RadioInit+0x18c>)
    3454:	47c8      	blx	r9
	extint_chan_enable_callback(DIO2_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    3456:	2100      	movs	r1, #0
    3458:	200c      	movs	r0, #12
    345a:	47c0      	blx	r8
	slave->ss_pin          = config->ss_pin;
    345c:	4b32      	ldr	r3, [pc, #200]	; (3528 <HAL_RadioInit+0x190>)
    345e:	4698      	mov	r8, r3
    3460:	233f      	movs	r3, #63	; 0x3f
    3462:	4642      	mov	r2, r8
    3464:	7013      	strb	r3, [r2, #0]
	slave->address_enabled = config->address_enabled;
    3466:	7055      	strb	r5, [r2, #1]
	slave->address         = config->address;
    3468:	7095      	strb	r5, [r2, #2]
	config->input_pull = PORT_PIN_PULL_UP;
    346a:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
    346c:	70a5      	strb	r5, [r4, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    346e:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(slave->ss_pin, &pin_conf);
    3470:	0021      	movs	r1, r4
    3472:	203f      	movs	r0, #63	; 0x3f
    3474:	47b8      	blx	r7
	port_pin_set_output_level(slave->ss_pin, true);
    3476:	4643      	mov	r3, r8
    3478:	781a      	ldrb	r2, [r3, #0]
	if (port_index < PORT_INST_NUM) {
    347a:	09d1      	lsrs	r1, r2, #7
		return NULL;
    347c:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    347e:	2900      	cmp	r1, #0
    3480:	d104      	bne.n	348c <HAL_RadioInit+0xf4>
		return &(ports[port_index]->Group[group_index]);
    3482:	0953      	lsrs	r3, r2, #5
    3484:	01db      	lsls	r3, r3, #7
    3486:	4929      	ldr	r1, [pc, #164]	; (352c <HAL_RadioInit+0x194>)
    3488:	468c      	mov	ip, r1
    348a:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    348c:	211f      	movs	r1, #31
    348e:	4011      	ands	r1, r2
    3490:	2201      	movs	r2, #1
    3492:	0010      	movs	r0, r2
    3494:	4088      	lsls	r0, r1
		port_base->OUTSET.reg = pin_mask;
    3496:	6198      	str	r0, [r3, #24]
	config->mode             = SPI_MODE_MASTER;
    3498:	ac02      	add	r4, sp, #8
    349a:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    349c:	2300      	movs	r3, #0
    349e:	9303      	str	r3, [sp, #12]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    34a0:	9304      	str	r3, [sp, #16]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    34a2:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    34a4:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    34a6:	74a2      	strb	r2, [r4, #18]
	config->select_slave_low_detect_enable= true;
    34a8:	74e2      	strb	r2, [r4, #19]
	config->master_slave_select_enable= false;
    34aa:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
    34ac:	3223      	adds	r2, #35	; 0x23
    34ae:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    34b0:	3a18      	subs	r2, #24
    34b2:	2100      	movs	r1, #0
    34b4:	a808      	add	r0, sp, #32
    34b6:	4b1e      	ldr	r3, [pc, #120]	; (3530 <HAL_RadioInit+0x198>)
    34b8:	4798      	blx	r3
	config_spi_master.mode_specific.master.baudrate = SX_RF_SPI_BAUDRATE;
    34ba:	4b1e      	ldr	r3, [pc, #120]	; (3534 <HAL_RadioInit+0x19c>)
    34bc:	61a3      	str	r3, [r4, #24]
	config_spi_master.mux_setting = SX_RF_SPI_SERCOM_MUX_SETTING;
    34be:	2380      	movs	r3, #128	; 0x80
    34c0:	025b      	lsls	r3, r3, #9
    34c2:	60e3      	str	r3, [r4, #12]
	config_spi_master.pinmux_pad0 = SX_RF_SPI_SERCOM_PINMUX_PAD0;
    34c4:	4b1c      	ldr	r3, [pc, #112]	; (3538 <HAL_RadioInit+0x1a0>)
    34c6:	62a3      	str	r3, [r4, #40]	; 0x28
	config_spi_master.pinmux_pad1 = PINMUX_UNUSED;
    34c8:	2301      	movs	r3, #1
    34ca:	425b      	negs	r3, r3
    34cc:	62e3      	str	r3, [r4, #44]	; 0x2c
	config_spi_master.pinmux_pad2 = SX_RF_SPI_SERCOM_PINMUX_PAD2;
    34ce:	4b1b      	ldr	r3, [pc, #108]	; (353c <HAL_RadioInit+0x1a4>)
    34d0:	6323      	str	r3, [r4, #48]	; 0x30
	config_spi_master.pinmux_pad3 = SX_RF_SPI_SERCOM_PINMUX_PAD3;
    34d2:	4b1b      	ldr	r3, [pc, #108]	; (3540 <HAL_RadioInit+0x1a8>)
    34d4:	6363      	str	r3, [r4, #52]	; 0x34
	spi_init(&master, SX_RF_SPI, &config_spi_master);	
    34d6:	4d1b      	ldr	r5, [pc, #108]	; (3544 <HAL_RadioInit+0x1ac>)
    34d8:	0022      	movs	r2, r4
    34da:	491b      	ldr	r1, [pc, #108]	; (3548 <HAL_RadioInit+0x1b0>)
    34dc:	0028      	movs	r0, r5
    34de:	4b1b      	ldr	r3, [pc, #108]	; (354c <HAL_RadioInit+0x1b4>)
    34e0:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    34e2:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
    34e4:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    34e6:	2b00      	cmp	r3, #0
    34e8:	d1fc      	bne.n	34e4 <HAL_RadioInit+0x14c>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    34ea:	6813      	ldr	r3, [r2, #0]
    34ec:	2102      	movs	r1, #2
    34ee:	430b      	orrs	r3, r1
    34f0:	6013      	str	r3, [r2, #0]
}
    34f2:	b010      	add	sp, #64	; 0x40
    34f4:	bc1c      	pop	{r2, r3, r4}
    34f6:	4690      	mov	r8, r2
    34f8:	4699      	mov	r9, r3
    34fa:	46a2      	mov	sl, r4
    34fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    34fe:	46c0      	nop			; (mov r8, r8)
    3500:	00000e79 	.word	0x00000e79
    3504:	40002900 	.word	0x40002900
    3508:	40002880 	.word	0x40002880
    350c:	00000a5d 	.word	0x00000a5d
    3510:	00000a71 	.word	0x00000a71
    3514:	00003341 	.word	0x00003341
    3518:	0000091d 	.word	0x0000091d
    351c:	00000949 	.word	0x00000949
    3520:	00003321 	.word	0x00003321
    3524:	00003301 	.word	0x00003301
    3528:	20001180 	.word	0x20001180
    352c:	40002800 	.word	0x40002800
    3530:	00014a4d 	.word	0x00014a4d
    3534:	001e8480 	.word	0x001e8480
    3538:	00530005 	.word	0x00530005
    353c:	003e0005 	.word	0x003e0005
    3540:	00520005 	.word	0x00520005
    3544:	20000ba8 	.word	0x20000ba8
    3548:	42001000 	.word	0x42001000
    354c:	00001671 	.word	0x00001671

00003550 <HAL_Radio_resources_init>:
	SercomSpi *const spi_module = &(module->hw->SPI);
    3550:	4b07      	ldr	r3, [pc, #28]	; (3570 <HAL_Radio_resources_init+0x20>)
    3552:	681a      	ldr	r2, [r3, #0]
	return (spi_module->SYNCBUSY.reg);
    3554:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    3556:	2b00      	cmp	r3, #0
    3558:	d1fc      	bne.n	3554 <HAL_Radio_resources_init+0x4>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    355a:	6813      	ldr	r3, [r2, #0]
    355c:	2102      	movs	r1, #2
    355e:	430b      	orrs	r3, r1
    3560:	6013      	str	r3, [r2, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
    3562:	4b03      	ldr	r3, [pc, #12]	; (3570 <HAL_Radio_resources_init+0x20>)
    3564:	681a      	ldr	r2, [r3, #0]
	return (spi_module->SYNCBUSY.reg);
    3566:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(&master)) {
    3568:	2b00      	cmp	r3, #0
    356a:	d1fc      	bne.n	3566 <HAL_Radio_resources_init+0x16>
}
    356c:	4770      	bx	lr
    356e:	46c0      	nop			; (mov r8, r8)
    3570:	20000ba8 	.word	0x20000ba8

00003574 <HAL_RadioDeInit>:
	SercomSpi *const spi_module = &(module->hw->SPI);
    3574:	4b06      	ldr	r3, [pc, #24]	; (3590 <HAL_RadioDeInit+0x1c>)
    3576:	681a      	ldr	r2, [r3, #0]
	return (spi_module->SYNCBUSY.reg);
    3578:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    357a:	2b00      	cmp	r3, #0
    357c:	d1fc      	bne.n	3578 <HAL_RadioDeInit+0x4>
	spi_module->INTENCLR.reg = SERCOM_SPI_INTENCLR_MASK;
    357e:	338f      	adds	r3, #143	; 0x8f
    3580:	7513      	strb	r3, [r2, #20]
	spi_module->INTFLAG.reg = SERCOM_SPI_INTFLAG_MASK;
    3582:	7613      	strb	r3, [r2, #24]
	spi_module->CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    3584:	6813      	ldr	r3, [r2, #0]
    3586:	2102      	movs	r1, #2
    3588:	438b      	bics	r3, r1
    358a:	6013      	str	r3, [r2, #0]
}
    358c:	4770      	bx	lr
    358e:	46c0      	nop			; (mov r8, r8)
    3590:	20000ba8 	.word	0x20000ba8

00003594 <RADIO_Reset>:
{
    3594:	b570      	push	{r4, r5, r6, lr}
    3596:	b082      	sub	sp, #8
	HAL_ResetPinMakeOutput();
    3598:	4c0a      	ldr	r4, [pc, #40]	; (35c4 <RADIO_Reset+0x30>)
    359a:	47a0      	blx	r4
		port_base->OUTCLR.reg = pin_mask;
    359c:	4d0a      	ldr	r5, [pc, #40]	; (35c8 <RADIO_Reset+0x34>)
    359e:	2680      	movs	r6, #128	; 0x80
    35a0:	0236      	lsls	r6, r6, #8
    35a2:	616e      	str	r6, [r5, #20]
	SystemBlockingWaitMs(1);
    35a4:	2001      	movs	r0, #1
    35a6:	4b09      	ldr	r3, [pc, #36]	; (35cc <RADIO_Reset+0x38>)
    35a8:	4798      	blx	r3
	config->direction  = PORT_PIN_DIR_INPUT;
    35aa:	a901      	add	r1, sp, #4
    35ac:	2300      	movs	r3, #0
    35ae:	700b      	strb	r3, [r1, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    35b0:	2201      	movs	r2, #1
    35b2:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    35b4:	708b      	strb	r3, [r1, #2]
	port_pin_set_config(SX_RF_RESET_PIN,&pin_conf);
    35b6:	202f      	movs	r0, #47	; 0x2f
    35b8:	4b05      	ldr	r3, [pc, #20]	; (35d0 <RADIO_Reset+0x3c>)
    35ba:	4798      	blx	r3
		port_base->OUTSET.reg = pin_mask;
    35bc:	61ae      	str	r6, [r5, #24]
	HAL_ResetPinMakeOutput();
    35be:	47a0      	blx	r4
}
    35c0:	b002      	add	sp, #8
    35c2:	bd70      	pop	{r4, r5, r6, pc}
    35c4:	000032e1 	.word	0x000032e1
    35c8:	40002880 	.word	0x40002880
    35cc:	00003829 	.word	0x00003829
    35d0:	00000e79 	.word	0x00000e79

000035d4 <RADIO_RegisterWrite>:
{
    35d4:	b570      	push	{r4, r5, r6, lr}
    35d6:	0004      	movs	r4, r0
    35d8:	000d      	movs	r5, r1
	HAL_SPICSAssert();
    35da:	4b05      	ldr	r3, [pc, #20]	; (35f0 <RADIO_RegisterWrite+0x1c>)
    35dc:	4798      	blx	r3
	HAL_SPISend(REG_WRITE_CMD | reg);
    35de:	2080      	movs	r0, #128	; 0x80
    35e0:	4320      	orrs	r0, r4
    35e2:	4c04      	ldr	r4, [pc, #16]	; (35f4 <RADIO_RegisterWrite+0x20>)
    35e4:	47a0      	blx	r4
	HAL_SPISend(value);
    35e6:	0028      	movs	r0, r5
    35e8:	47a0      	blx	r4
	HAL_SPICSDeassert();
    35ea:	4b03      	ldr	r3, [pc, #12]	; (35f8 <RADIO_RegisterWrite+0x24>)
    35ec:	4798      	blx	r3
}
    35ee:	bd70      	pop	{r4, r5, r6, pc}
    35f0:	00003361 	.word	0x00003361
    35f4:	0000328d 	.word	0x0000328d
    35f8:	0000337d 	.word	0x0000337d

000035fc <RADIO_RegisterRead>:
{
    35fc:	b510      	push	{r4, lr}
    35fe:	0004      	movs	r4, r0
	HAL_SPICSAssert();
    3600:	4b06      	ldr	r3, [pc, #24]	; (361c <RADIO_RegisterRead+0x20>)
    3602:	4798      	blx	r3
	HAL_SPISend(reg);
    3604:	207f      	movs	r0, #127	; 0x7f
    3606:	4020      	ands	r0, r4
    3608:	4c05      	ldr	r4, [pc, #20]	; (3620 <RADIO_RegisterRead+0x24>)
    360a:	47a0      	blx	r4
	readValue = HAL_SPISend(0xFF);
    360c:	20ff      	movs	r0, #255	; 0xff
    360e:	47a0      	blx	r4
    3610:	0004      	movs	r4, r0
	HAL_SPICSDeassert();
    3612:	4b04      	ldr	r3, [pc, #16]	; (3624 <RADIO_RegisterRead+0x28>)
    3614:	4798      	blx	r3
}
    3616:	0020      	movs	r0, r4
    3618:	bd10      	pop	{r4, pc}
    361a:	46c0      	nop			; (mov r8, r8)
    361c:	00003361 	.word	0x00003361
    3620:	0000328d 	.word	0x0000328d
    3624:	0000337d 	.word	0x0000337d

00003628 <RADIO_FrameWrite>:
{
    3628:	b570      	push	{r4, r5, r6, lr}
    362a:	0004      	movs	r4, r0
    362c:	000e      	movs	r6, r1
    362e:	0015      	movs	r5, r2
    HAL_SPICSAssert();
    3630:	4b0a      	ldr	r3, [pc, #40]	; (365c <RADIO_FrameWrite+0x34>)
    3632:	4798      	blx	r3
    HAL_SPISend(REG_WRITE_CMD | offset);
    3634:	2080      	movs	r0, #128	; 0x80
    3636:	4320      	orrs	r0, r4
    3638:	4b09      	ldr	r3, [pc, #36]	; (3660 <RADIO_FrameWrite+0x38>)
    363a:	4798      	blx	r3
    for (uint8_t i = 0; i < bufferLen; i++)
    363c:	2d00      	cmp	r5, #0
    363e:	d00a      	beq.n	3656 <RADIO_FrameWrite+0x2e>
    3640:	0034      	movs	r4, r6
    3642:	3d01      	subs	r5, #1
    3644:	b2ed      	uxtb	r5, r5
    3646:	3501      	adds	r5, #1
    3648:	1975      	adds	r5, r6, r5
	    HAL_SPISend(buffer[i]);
    364a:	4e05      	ldr	r6, [pc, #20]	; (3660 <RADIO_FrameWrite+0x38>)
    364c:	7820      	ldrb	r0, [r4, #0]
    364e:	47b0      	blx	r6
    3650:	3401      	adds	r4, #1
    for (uint8_t i = 0; i < bufferLen; i++)
    3652:	42ac      	cmp	r4, r5
    3654:	d1fa      	bne.n	364c <RADIO_FrameWrite+0x24>
    HAL_SPICSDeassert();
    3656:	4b03      	ldr	r3, [pc, #12]	; (3664 <RADIO_FrameWrite+0x3c>)
    3658:	4798      	blx	r3
}
    365a:	bd70      	pop	{r4, r5, r6, pc}
    365c:	00003361 	.word	0x00003361
    3660:	0000328d 	.word	0x0000328d
    3664:	0000337d 	.word	0x0000337d

00003668 <RADIO_FrameRead>:
{
    3668:	b570      	push	{r4, r5, r6, lr}
    366a:	0004      	movs	r4, r0
    366c:	000e      	movs	r6, r1
    366e:	0015      	movs	r5, r2
    HAL_SPICSAssert();
    3670:	4b0a      	ldr	r3, [pc, #40]	; (369c <RADIO_FrameRead+0x34>)
    3672:	4798      	blx	r3
    HAL_SPISend(offset);
    3674:	0020      	movs	r0, r4
    3676:	4b0a      	ldr	r3, [pc, #40]	; (36a0 <RADIO_FrameRead+0x38>)
    3678:	4798      	blx	r3
    for (uint8_t i = 0; i < bufferLen; i++)
    367a:	2d00      	cmp	r5, #0
    367c:	d00b      	beq.n	3696 <RADIO_FrameRead+0x2e>
    367e:	0034      	movs	r4, r6
    3680:	3d01      	subs	r5, #1
    3682:	b2ed      	uxtb	r5, r5
    3684:	3501      	adds	r5, #1
    3686:	1975      	adds	r5, r6, r5
	    buffer[i] = HAL_SPISend(0xFF);
    3688:	4e05      	ldr	r6, [pc, #20]	; (36a0 <RADIO_FrameRead+0x38>)
    368a:	20ff      	movs	r0, #255	; 0xff
    368c:	47b0      	blx	r6
    368e:	7020      	strb	r0, [r4, #0]
    3690:	3401      	adds	r4, #1
    for (uint8_t i = 0; i < bufferLen; i++)
    3692:	42ac      	cmp	r4, r5
    3694:	d1f9      	bne.n	368a <RADIO_FrameRead+0x22>
    HAL_SPICSDeassert();
    3696:	4b03      	ldr	r3, [pc, #12]	; (36a4 <RADIO_FrameRead+0x3c>)
    3698:	4798      	blx	r3
}
    369a:	bd70      	pop	{r4, r5, r6, pc}
    369c:	00003361 	.word	0x00003361
    36a0:	0000328d 	.word	0x0000328d
    36a4:	0000337d 	.word	0x0000337d

000036a8 <HAL_RegisterDioInterruptHandler>:
 * \param[in] dioPin  - DIO pin
 * \param[in] handler - function to be called upon given DIO interrupt
 */
void HAL_RegisterDioInterruptHandler(uint8_t dioPin, DioInterruptHandler_t handler)
{
  switch (dioPin)
    36a8:	2802      	cmp	r0, #2
    36aa:	d007      	beq.n	36bc <HAL_RegisterDioInterruptHandler+0x14>
    36ac:	2804      	cmp	r0, #4
    36ae:	d008      	beq.n	36c2 <HAL_RegisterDioInterruptHandler+0x1a>
    36b0:	2801      	cmp	r0, #1
    36b2:	d000      	beq.n	36b6 <HAL_RegisterDioInterruptHandler+0xe>
#endif

    default:
      break;
  }
}
    36b4:	4770      	bx	lr
      interruptHandlerDio0 = handler;
    36b6:	4b04      	ldr	r3, [pc, #16]	; (36c8 <HAL_RegisterDioInterruptHandler+0x20>)
    36b8:	6019      	str	r1, [r3, #0]
      break;
    36ba:	e7fb      	b.n	36b4 <HAL_RegisterDioInterruptHandler+0xc>
      interruptHandlerDio1 = handler;
    36bc:	4b03      	ldr	r3, [pc, #12]	; (36cc <HAL_RegisterDioInterruptHandler+0x24>)
    36be:	6019      	str	r1, [r3, #0]
      break;
    36c0:	e7f8      	b.n	36b4 <HAL_RegisterDioInterruptHandler+0xc>
      interruptHandlerDio2 = handler;
    36c2:	4b03      	ldr	r3, [pc, #12]	; (36d0 <HAL_RegisterDioInterruptHandler+0x28>)
    36c4:	6019      	str	r1, [r3, #0]
}
    36c6:	e7f5      	b.n	36b4 <HAL_RegisterDioInterruptHandler+0xc>
    36c8:	20000b9c 	.word	0x20000b9c
    36cc:	20000ba0 	.word	0x20000ba0
    36d0:	20000ba4 	.word	0x20000ba4

000036d4 <HAL_EnableRFCtrl>:

void HAL_EnableRFCtrl(RFCtrl1_t RFCtrl1, RFCtrl2_t RFCtrl2)
{
	/* In standard SAMR34_XPRO, Only RFO_HF and PA_BOOST needs to be controlled by a GPIO pin */
	#ifdef RFSWITCH_ENABLE
	if ((RFCtrl1 == RFO_HF) || (RFCtrl2 == RX))
    36d4:	2801      	cmp	r0, #1
    36d6:	d00a      	beq.n	36ee <HAL_EnableRFCtrl+0x1a>
    36d8:	2900      	cmp	r1, #0
    36da:	d008      	beq.n	36ee <HAL_EnableRFCtrl+0x1a>
	{
		port_pin_set_output_level(RF_SWITCH_PIN, RF_SWITCH_ACTIVE);
	}
	else if ((RFCtrl1 == PA_BOOST) && (RFCtrl2 == TX))
    36dc:	2802      	cmp	r0, #2
    36de:	d10a      	bne.n	36f6 <HAL_EnableRFCtrl+0x22>
    36e0:	2901      	cmp	r1, #1
    36e2:	d108      	bne.n	36f6 <HAL_EnableRFCtrl+0x22>
		port_base->OUTCLR.reg = pin_mask;
    36e4:	2280      	movs	r2, #128	; 0x80
    36e6:	0192      	lsls	r2, r2, #6
    36e8:	4b03      	ldr	r3, [pc, #12]	; (36f8 <HAL_EnableRFCtrl+0x24>)
    36ea:	615a      	str	r2, [r3, #20]
	{
		port_pin_set_output_level(RF_SWITCH_PIN, RF_SWITCH_INACTIVE);
	}
	#endif
}
    36ec:	e003      	b.n	36f6 <HAL_EnableRFCtrl+0x22>
		port_base->OUTSET.reg = pin_mask;
    36ee:	2280      	movs	r2, #128	; 0x80
    36f0:	0192      	lsls	r2, r2, #6
    36f2:	4b01      	ldr	r3, [pc, #4]	; (36f8 <HAL_EnableRFCtrl+0x24>)
    36f4:	619a      	str	r2, [r3, #24]
    36f6:	4770      	bx	lr
    36f8:	40002800 	.word	0x40002800

000036fc <HAL_DisableRFCtrl>:

void HAL_DisableRFCtrl(RFCtrl1_t RFCtrl1, RFCtrl2_t RFCtrl2)
{
	/* In standard SAMR34_XPRO, Only RFO_HF and PA_BOOST needs to be controlled by a GPIO pin */
	#ifdef RFSWITCH_ENABLE
	if ((RFCtrl1 == RFO_HF) || (RFCtrl2 == RX))
    36fc:	2801      	cmp	r0, #1
    36fe:	d001      	beq.n	3704 <HAL_DisableRFCtrl+0x8>
    3700:	2900      	cmp	r1, #0
    3702:	d103      	bne.n	370c <HAL_DisableRFCtrl+0x10>
		port_base->OUTCLR.reg = pin_mask;
    3704:	2280      	movs	r2, #128	; 0x80
    3706:	0192      	lsls	r2, r2, #6
    3708:	4b01      	ldr	r3, [pc, #4]	; (3710 <HAL_DisableRFCtrl+0x14>)
    370a:	615a      	str	r2, [r3, #20]
	{
		port_pin_set_output_level(RF_SWITCH_PIN, RF_SWITCH_INACTIVE);
	}
	#endif
}
    370c:	4770      	bx	lr
    370e:	46c0      	nop			; (mov r8, r8)
    3710:	40002800 	.word	0x40002800

00003714 <HAL_GetRadioClkStabilizationDelay>:
 * \param[out] Time value in ms
 */
uint8_t HAL_GetRadioClkStabilizationDelay(void)
{
	return RADIO_CLK_STABILITATION_DELAY;
}
    3714:	2002      	movs	r0, #2
    3716:	4770      	bx	lr

00003718 <HAL_GetRadioClkSrc>:
 * \param[out] Type of clock source TCXO or XTAL
 */
RadioClockSources_t HAL_GetRadioClkSrc(void)
{
	return RADIO_CLK_SRC;
}
    3718:	2000      	movs	r0, #0
    371a:	4770      	bx	lr

0000371c <HAL_TCXOPowerOn>:
 *
 * \param[in] None
 * \param[out] None
 */
void HAL_TCXOPowerOn(void)
{
    371c:	b510      	push	{r4, lr}
		port_base->OUTSET.reg = pin_mask;
    371e:	2208      	movs	r2, #8
    3720:	4b02      	ldr	r3, [pc, #8]	; (372c <HAL_TCXOPowerOn+0x10>)
    3722:	619a      	str	r2, [r3, #24]
#ifdef TCXO_ENABLE
	port_pin_set_output_level(TCXO_PWR_PIN, TCXO_PWR_ACTIVE);
	delay_ms(RADIO_CLK_STABILITATION_DELAY);
    3724:	2002      	movs	r0, #2
    3726:	4b02      	ldr	r3, [pc, #8]	; (3730 <HAL_TCXOPowerOn+0x14>)
    3728:	4798      	blx	r3
#endif
}
    372a:	bd10      	pop	{r4, pc}
    372c:	40002880 	.word	0x40002880
    3730:	00000181 	.word	0x00000181

00003734 <HAL_TCXOPowerOff>:
		port_base->OUTCLR.reg = pin_mask;
    3734:	2208      	movs	r2, #8
    3736:	4b01      	ldr	r3, [pc, #4]	; (373c <HAL_TCXOPowerOff+0x8>)
    3738:	615a      	str	r2, [r3, #20]
void HAL_TCXOPowerOff(void)
{
#ifdef TCXO_ENABLE
	port_pin_set_output_level(TCXO_PWR_PIN, TCXO_PWR_INACTIVE);
#endif
}
    373a:	4770      	bx	lr
    373c:	40002880 	.word	0x40002880

00003740 <HAL_Sleep>:
 *
 * \param[in] mode - sleep mode
 */
void HAL_Sleep(HAL_SleepMode_t mode)
{
	switch (mode)
    3740:	2801      	cmp	r0, #1
    3742:	d002      	beq.n	374a <HAL_Sleep+0xa>
    3744:	2802      	cmp	r0, #2
    3746:	d00c      	beq.n	3762 <HAL_Sleep+0x22>
		{
			/* other sleep modes are not implemented currently */
			break;
		}
	}
}
    3748:	4770      	bx	lr
	PM->SLEEPCFG.reg = sleep_mode;
    374a:	2204      	movs	r2, #4
    374c:	2380      	movs	r3, #128	; 0x80
    374e:	05db      	lsls	r3, r3, #23
    3750:	705a      	strb	r2, [r3, #1]
	while(PM->SLEEPCFG.reg != sleep_mode) ;
    3752:	001a      	movs	r2, r3
    3754:	7853      	ldrb	r3, [r2, #1]
    3756:	2b04      	cmp	r3, #4
    3758:	d1fc      	bne.n	3754 <HAL_Sleep+0x14>
  __ASM volatile ("dsb");
    375a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
    375e:	bf30      	wfi
    3760:	e7f2      	b.n	3748 <HAL_Sleep+0x8>
	PM->SLEEPCFG.reg = sleep_mode;
    3762:	2205      	movs	r2, #5
    3764:	2380      	movs	r3, #128	; 0x80
    3766:	05db      	lsls	r3, r3, #23
    3768:	705a      	strb	r2, [r3, #1]
	while(PM->SLEEPCFG.reg != sleep_mode) ;
    376a:	001a      	movs	r2, r3
    376c:	7853      	ldrb	r3, [r2, #1]
    376e:	2b05      	cmp	r3, #5
    3770:	d1fc      	bne.n	376c <HAL_Sleep+0x2c>
  __ASM volatile ("dsb");
    3772:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
    3776:	bf30      	wfi
    3778:	e7e6      	b.n	3748 <HAL_Sleep+0x8>
	...

0000377c <SleepTimerInit>:
/************************************** IMPLEMENTATION************************/
/**
* \brief Initializes the sleep timer module
*/
void SleepTimerInit(void)
{
    377c:	b510      	push	{r4, lr}
    377e:	b084      	sub	sp, #16
	/* Sanity check argument */
	Assert(config);

	/* Set default into configuration structure */
	config->prescaler           = RTC_COUNT_PRESCALER_DIV_1024;
	config->mode                = RTC_COUNT_MODE_32BIT;
    3780:	2201      	movs	r2, #1
    3782:	466b      	mov	r3, sp
    3784:	709a      	strb	r2, [r3, #2]
	config->clear_on_match      = false;
    3786:	2300      	movs	r3, #0
    3788:	4669      	mov	r1, sp
    378a:	70cb      	strb	r3, [r1, #3]

#ifdef FEATURE_RTC_CONTINUOUSLY_UPDATED
	config->continuously_update = false;
#endif
#if (SAML21XXXB) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30) || (SAMR34) || (SAMR35)
	config->enable_read_sync    = true;
    378c:	710a      	strb	r2, [r1, #4]
	struct rtc_count_config rtc_config;
	rtc_count_get_config_defaults(&rtc_config);
	
	rtc_config.prescaler = RTC_COUNT_PRESCALER_OFF;
    378e:	466a      	mov	r2, sp
    3790:	800b      	strh	r3, [r1, #0]
	rtc_config.enable_read_sync = true;
	rtc_config.compare_values[0] = COMPARE_COUNT_MAX_VALUE;
    3792:	3b01      	subs	r3, #1
    3794:	9302      	str	r3, [sp, #8]
	rtc_config.compare_values[1] = COMPARE_COUNT_MAX_VALUE;
    3796:	9303      	str	r3, [sp, #12]
	rtc_count_init(&rtc, RTC, &rtc_config);
    3798:	4c04      	ldr	r4, [pc, #16]	; (37ac <SleepTimerInit+0x30>)
    379a:	4905      	ldr	r1, [pc, #20]	; (37b0 <SleepTimerInit+0x34>)
    379c:	0020      	movs	r0, r4
    379e:	4b05      	ldr	r3, [pc, #20]	; (37b4 <SleepTimerInit+0x38>)
    37a0:	4798      	blx	r3
	rtc_count_enable(&rtc);
    37a2:	0020      	movs	r0, r4
    37a4:	4b04      	ldr	r3, [pc, #16]	; (37b8 <SleepTimerInit+0x3c>)
    37a6:	4798      	blx	r3
}
    37a8:	b004      	add	sp, #16
    37aa:	bd10      	pop	{r4, pc}
    37ac:	20001184 	.word	0x20001184
    37b0:	40002000 	.word	0x40002000
    37b4:	00001029 	.word	0x00001029
    37b8:	00000ea9 	.word	0x00000ea9

000037bc <SleepTimerGetElapsedTime>:
/**
* \brief Calculate the Elapsed Time from the previous call of this function
* \retval Elapsed time in ticks
*/
uint32_t SleepTimerGetElapsedTime(void)
{
    37bc:	b510      	push	{r4, lr}
	return rtc_count_get_count(&rtc);
    37be:	4802      	ldr	r0, [pc, #8]	; (37c8 <SleepTimerGetElapsedTime+0xc>)
    37c0:	4b02      	ldr	r3, [pc, #8]	; (37cc <SleepTimerGetElapsedTime+0x10>)
    37c2:	4798      	blx	r3
}
    37c4:	bd10      	pop	{r4, pc}
    37c6:	46c0      	nop			; (mov r8, r8)
    37c8:	20001184 	.word	0x20001184
    37cc:	00000f99 	.word	0x00000f99

000037d0 <SleepTimerStart>:

/**
* \brief Initializes the sleep timer
*/
void SleepTimerStart(uint32_t sleepTicks, void (*cb)(void))
{
    37d0:	b570      	push	{r4, r5, r6, lr}
    37d2:	0005      	movs	r5, r0
    37d4:	000e      	movs	r6, r1
	rtc_count_set_count(&rtc, 0);
    37d6:	4c0a      	ldr	r4, [pc, #40]	; (3800 <SleepTimerStart+0x30>)
    37d8:	2100      	movs	r1, #0
    37da:	0020      	movs	r0, r4
    37dc:	4b09      	ldr	r3, [pc, #36]	; (3804 <SleepTimerStart+0x34>)
    37de:	4798      	blx	r3
	rtc_count_register_callback(&rtc, cb, RTC_COUNT_CALLBACK_COMPARE_0);
    37e0:	2208      	movs	r2, #8
    37e2:	0031      	movs	r1, r6
    37e4:	0020      	movs	r0, r4
    37e6:	4b08      	ldr	r3, [pc, #32]	; (3808 <SleepTimerStart+0x38>)
    37e8:	4798      	blx	r3
	rtc_count_set_compare(&rtc, sleepTicks, RTC_COUNT_COMPARE_0);
    37ea:	2200      	movs	r2, #0
    37ec:	0029      	movs	r1, r5
    37ee:	0020      	movs	r0, r4
    37f0:	4b06      	ldr	r3, [pc, #24]	; (380c <SleepTimerStart+0x3c>)
    37f2:	4798      	blx	r3
	rtc_count_enable_callback(&rtc, RTC_COUNT_CALLBACK_COMPARE_0);
    37f4:	2108      	movs	r1, #8
    37f6:	0020      	movs	r0, r4
    37f8:	4b05      	ldr	r3, [pc, #20]	; (3810 <SleepTimerStart+0x40>)
    37fa:	4798      	blx	r3
}
    37fc:	bd70      	pop	{r4, r5, r6, pc}
    37fe:	46c0      	nop			; (mov r8, r8)
    3800:	20001184 	.word	0x20001184
    3804:	00000f55 	.word	0x00000f55
    3808:	000010c5 	.word	0x000010c5
    380c:	00000fc5 	.word	0x00000fc5
    3810:	00001101 	.word	0x00001101

00003814 <SleepTimerStop>:

/**
* \brief Stop the sleep timer
*/
void SleepTimerStop(void)
{
    3814:	b510      	push	{r4, lr}
	rtc_count_disable_callback(&rtc, RTC_COUNT_CALLBACK_COMPARE_0);
    3816:	2108      	movs	r1, #8
    3818:	4801      	ldr	r0, [pc, #4]	; (3820 <SleepTimerStop+0xc>)
    381a:	4b02      	ldr	r3, [pc, #8]	; (3824 <SleepTimerStop+0x10>)
    381c:	4798      	blx	r3
}
    381e:	bd10      	pop	{r4, pc}
    3820:	20001184 	.word	0x20001184
    3824:	00001145 	.word	0x00001145

00003828 <SystemBlockingWaitMs>:
 * waiting with the MCU in sleep.
 * Find out how long it takes the MCU to go to and wake up from sleep to see if
 * it makes sense to go to sleep at all 
 */
void SystemBlockingWaitMs(uint32_t ms)
{
    3828:	b510      	push	{r4, lr}
#ifndef UT
    delay_ms(ms);
    382a:	2800      	cmp	r0, #0
    382c:	d103      	bne.n	3836 <SystemBlockingWaitMs+0xe>
    382e:	2001      	movs	r0, #1
    3830:	4b02      	ldr	r3, [pc, #8]	; (383c <SystemBlockingWaitMs+0x14>)
    3832:	4798      	blx	r3
#endif
}
    3834:	bd10      	pop	{r4, pc}
    delay_ms(ms);
    3836:	4b02      	ldr	r3, [pc, #8]	; (3840 <SystemBlockingWaitMs+0x18>)
    3838:	4798      	blx	r3
    383a:	e7fb      	b.n	3834 <SystemBlockingWaitMs+0xc>
    383c:	00000155 	.word	0x00000155
    3840:	00000181 	.word	0x00000181

00003844 <system_enter_critical_section>:
{

}

void system_enter_critical_section(void)
{
    3844:	b510      	push	{r4, lr}
	cpu_irq_enter_critical();
    3846:	4b01      	ldr	r3, [pc, #4]	; (384c <system_enter_critical_section+0x8>)
    3848:	4798      	blx	r3
#ifndef UT
	system_interrupt_enter_critical_section();
#endif
}
    384a:	bd10      	pop	{r4, pc}
    384c:	000001ad 	.word	0x000001ad

00003850 <system_leave_critical_section>:

void system_leave_critical_section(void)
{
    3850:	b510      	push	{r4, lr}
	cpu_irq_leave_critical();
    3852:	4b01      	ldr	r3, [pc, #4]	; (3858 <system_leave_critical_section+0x8>)
    3854:	4798      	blx	r3
#ifndef UT
	system_interrupt_leave_critical_section();
#endif
}
    3856:	bd10      	pop	{r4, pc}
    3858:	000001ed 	.word	0x000001ed

0000385c <PMM_Wakeup>:

/**
* \brief Wakeup from sleep
*/
void PMM_Wakeup(void)
{
    385c:	b570      	push	{r4, r5, r6, lr}
    uint64_t sleptTimeUs = 0;

    if (PMM_STATE_SLEEP == pmmState)
    385e:	4b16      	ldr	r3, [pc, #88]	; (38b8 <PMM_Wakeup+0x5c>)
    3860:	781b      	ldrb	r3, [r3, #0]
    3862:	2b01      	cmp	r3, #1
    3864:	d000      	beq.n	3868 <PMM_Wakeup+0xc>
        {
            sleepReq->pmmWakeupCallback(US_TO_MS(sleptTimeUs));
            sleepReq = NULL;
        }
    }
}
    3866:	bd70      	pop	{r4, r5, r6, pc}
		pmmState = PMM_STATE_ACTIVE;
    3868:	2200      	movs	r2, #0
    386a:	4b13      	ldr	r3, [pc, #76]	; (38b8 <PMM_Wakeup+0x5c>)
    386c:	701a      	strb	r2, [r3, #0]
        sleptTimeUs = SLEEP_TICKS_TO_US(SleepTimerGetElapsedTime());
    386e:	4b13      	ldr	r3, [pc, #76]	; (38bc <PMM_Wakeup+0x60>)
    3870:	4798      	blx	r3
    3872:	4b13      	ldr	r3, [pc, #76]	; (38c0 <PMM_Wakeup+0x64>)
    3874:	4798      	blx	r3
    3876:	4913      	ldr	r1, [pc, #76]	; (38c4 <PMM_Wakeup+0x68>)
    3878:	4b13      	ldr	r3, [pc, #76]	; (38c8 <PMM_Wakeup+0x6c>)
    387a:	4798      	blx	r3
    387c:	4b13      	ldr	r3, [pc, #76]	; (38cc <PMM_Wakeup+0x70>)
    387e:	4798      	blx	r3
    3880:	0004      	movs	r4, r0
    3882:	000d      	movs	r5, r1
        SleepTimerStop();
    3884:	4b12      	ldr	r3, [pc, #72]	; (38d0 <PMM_Wakeup+0x74>)
    3886:	4798      	blx	r3
        SystemTimerSync(sleptTimeUs);
    3888:	0020      	movs	r0, r4
    388a:	0029      	movs	r1, r5
    388c:	4b11      	ldr	r3, [pc, #68]	; (38d4 <PMM_Wakeup+0x78>)
    388e:	4798      	blx	r3
        if (sleepReq && sleepReq->pmmWakeupCallback)
    3890:	4b11      	ldr	r3, [pc, #68]	; (38d8 <PMM_Wakeup+0x7c>)
    3892:	681b      	ldr	r3, [r3, #0]
    3894:	2b00      	cmp	r3, #0
    3896:	d0e6      	beq.n	3866 <PMM_Wakeup+0xa>
    3898:	689e      	ldr	r6, [r3, #8]
    389a:	2e00      	cmp	r6, #0
    389c:	d0e3      	beq.n	3866 <PMM_Wakeup+0xa>
            sleepReq->pmmWakeupCallback(US_TO_MS(sleptTimeUs));
    389e:	22fa      	movs	r2, #250	; 0xfa
    38a0:	0092      	lsls	r2, r2, #2
    38a2:	2300      	movs	r3, #0
    38a4:	0020      	movs	r0, r4
    38a6:	0029      	movs	r1, r5
    38a8:	4c0c      	ldr	r4, [pc, #48]	; (38dc <PMM_Wakeup+0x80>)
    38aa:	47a0      	blx	r4
    38ac:	47b0      	blx	r6
            sleepReq = NULL;
    38ae:	2200      	movs	r2, #0
    38b0:	4b09      	ldr	r3, [pc, #36]	; (38d8 <PMM_Wakeup+0x7c>)
    38b2:	601a      	str	r2, [r3, #0]
}
    38b4:	e7d7      	b.n	3866 <PMM_Wakeup+0xa>
    38b6:	46c0      	nop			; (mov r8, r8)
    38b8:	20000bb4 	.word	0x20000bb4
    38bc:	000037bd 	.word	0x000037bd
    38c0:	00012b99 	.word	0x00012b99
    38c4:	41f423d7 	.word	0x41f423d7
    38c8:	00012541 	.word	0x00012541
    38cc:	00011c7d 	.word	0x00011c7d
    38d0:	00003815 	.word	0x00003815
    38d4:	00009965 	.word	0x00009965
    38d8:	20000bb8 	.word	0x20000bb8
    38dc:	00011bb9 	.word	0x00011bb9

000038e0 <PMM_Sleep>:
{
    38e0:	b570      	push	{r4, r5, r6, lr}
    38e2:	1e04      	subs	r4, r0, #0
    if (NULL != req)
    38e4:	d03b      	beq.n	395e <PMM_Sleep+0x7e>
        if (SYSTEM_ReadyToSleep())
    38e6:	4b1f      	ldr	r3, [pc, #124]	; (3964 <PMM_Sleep+0x84>)
    38e8:	4798      	blx	r3
    PMM_Status_t status = PMM_SLEEP_REQ_DENIED;
    38ea:	2300      	movs	r3, #0
        if (SYSTEM_ReadyToSleep())
    38ec:	2800      	cmp	r0, #0
    38ee:	d008      	beq.n	3902 <PMM_Sleep+0x22>
        (PMM_SLEEPTIME_MAX_MS >= durationMs) && \
    38f0:	6823      	ldr	r3, [r4, #0]
    38f2:	491d      	ldr	r1, [pc, #116]	; (3968 <PMM_Sleep+0x88>)
    38f4:	468c      	mov	ip, r1
    38f6:	4463      	add	r3, ip
    38f8:	001a      	movs	r2, r3
            if (validateSleepDuration(req->sleepTimeMs))
    38fa:	491c      	ldr	r1, [pc, #112]	; (396c <PMM_Sleep+0x8c>)
    PMM_Status_t status = PMM_SLEEP_REQ_DENIED;
    38fc:	2300      	movs	r3, #0
            if (validateSleepDuration(req->sleepTimeMs))
    38fe:	428a      	cmp	r2, r1
    3900:	d901      	bls.n	3906 <PMM_Sleep+0x26>
}
    3902:	0018      	movs	r0, r3
    3904:	bd70      	pop	{r4, r5, r6, pc}
                    sysSleepTime = SwTimerNextExpiryDuration();
    3906:	4b1a      	ldr	r3, [pc, #104]	; (3970 <PMM_Sleep+0x90>)
    3908:	4798      	blx	r3
                    if (SWTIMER_INVALID_TIMEOUT == sysSleepTime)
    390a:	1c43      	adds	r3, r0, #1
    390c:	d025      	beq.n	395a <PMM_Sleep+0x7a>
                        sysSleepTime = US_TO_MS(sysSleepTime);
    390e:	21fa      	movs	r1, #250	; 0xfa
    3910:	0089      	lsls	r1, r1, #2
    3912:	4b18      	ldr	r3, [pc, #96]	; (3974 <PMM_Sleep+0x94>)
    3914:	4798      	blx	r3
        (PMM_SLEEPTIME_MAX_MS >= durationMs) && \
    3916:	4b14      	ldr	r3, [pc, #80]	; (3968 <PMM_Sleep+0x88>)
    3918:	18c1      	adds	r1, r0, r3
                    if (validateSleepDuration(sysSleepTime))
    391a:	4a14      	ldr	r2, [pc, #80]	; (396c <PMM_Sleep+0x8c>)
    PMM_Status_t status = PMM_SLEEP_REQ_DENIED;
    391c:	2300      	movs	r3, #0
                    if (validateSleepDuration(sysSleepTime))
    391e:	4291      	cmp	r1, r2
    3920:	d8ef      	bhi.n	3902 <PMM_Sleep+0x22>
    3922:	6825      	ldr	r5, [r4, #0]
    3924:	4285      	cmp	r5, r0
    3926:	d900      	bls.n	392a <PMM_Sleep+0x4a>
    3928:	0005      	movs	r5, r0
                        SystemTimerSuspend();
    392a:	4b13      	ldr	r3, [pc, #76]	; (3978 <PMM_Sleep+0x98>)
    392c:	4798      	blx	r3
                            MS_TO_SLEEP_TICKS(sysSleepTime - PMM_WAKEUPTIME_MS),
    392e:	0028      	movs	r0, r5
    3930:	380a      	subs	r0, #10
    3932:	4b12      	ldr	r3, [pc, #72]	; (397c <PMM_Sleep+0x9c>)
    3934:	4798      	blx	r3
    3936:	4912      	ldr	r1, [pc, #72]	; (3980 <PMM_Sleep+0xa0>)
    3938:	4b12      	ldr	r3, [pc, #72]	; (3984 <PMM_Sleep+0xa4>)
    393a:	4798      	blx	r3
                        SleepTimerStart(
    393c:	4b12      	ldr	r3, [pc, #72]	; (3988 <PMM_Sleep+0xa8>)
    393e:	4798      	blx	r3
    3940:	4912      	ldr	r1, [pc, #72]	; (398c <PMM_Sleep+0xac>)
    3942:	4b13      	ldr	r3, [pc, #76]	; (3990 <PMM_Sleep+0xb0>)
    3944:	4798      	blx	r3
                        pmmState = PMM_STATE_SLEEP;
    3946:	2201      	movs	r2, #1
    3948:	4b12      	ldr	r3, [pc, #72]	; (3994 <PMM_Sleep+0xb4>)
    394a:	701a      	strb	r2, [r3, #0]
                        sleepReq = req;
    394c:	4b12      	ldr	r3, [pc, #72]	; (3998 <PMM_Sleep+0xb8>)
    394e:	601c      	str	r4, [r3, #0]
                        HAL_Sleep(req->sleep_mode);
    3950:	7920      	ldrb	r0, [r4, #4]
    3952:	4b12      	ldr	r3, [pc, #72]	; (399c <PMM_Sleep+0xbc>)
    3954:	4798      	blx	r3
                        status = PMM_SLEEP_REQ_PROCESSED;
    3956:	2301      	movs	r3, #1
    3958:	e7d3      	b.n	3902 <PMM_Sleep+0x22>
                        sysSleepTime = PMM_SLEEPTIME_MAX_MS;
    395a:	4811      	ldr	r0, [pc, #68]	; (39a0 <PMM_Sleep+0xc0>)
    395c:	e7e1      	b.n	3922 <PMM_Sleep+0x42>
    PMM_Status_t status = PMM_SLEEP_REQ_DENIED;
    395e:	2300      	movs	r3, #0
    3960:	e7cf      	b.n	3902 <PMM_Sleep+0x22>
    3962:	46c0      	nop			; (mov r8, r8)
    3964:	00009acd 	.word	0x00009acd
    3968:	fffffc18 	.word	0xfffffc18
    396c:	07cebbc8 	.word	0x07cebbc8
    3970:	0000966d 	.word	0x0000966d
    3974:	00011859 	.word	0x00011859
    3978:	00009931 	.word	0x00009931
    397c:	00012b99 	.word	0x00012b99
    3980:	42031375 	.word	0x42031375
    3984:	00012541 	.word	0x00012541
    3988:	00011c4d 	.word	0x00011c4d
    398c:	0000385d 	.word	0x0000385d
    3990:	000037d1 	.word	0x000037d1
    3994:	20000bb4 	.word	0x20000bb4
    3998:	20000bb8 	.word	0x20000bb8
    399c:	00003741 	.word	0x00003741
    39a0:	07cebfb0 	.word	0x07cebfb0

000039a4 <LorawanReg_AS_Pds_Cb>:
}
#if (ENABLE_PDS == 1)
void LorawanReg_AS_Pds_Cb(void)
{
	; // nothing to do
}
    39a4:	4770      	bx	lr
	...

000039a8 <LORAReg_InitAS>:
{
    39a8:	b530      	push	{r4, r5, lr}
    39aa:	b087      	sub	sp, #28
	RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_AS;
    39ac:	4b7a      	ldr	r3, [pc, #488]	; (3b98 <LORAReg_InitAS+0x1f0>)
    39ae:	2203      	movs	r2, #3
    39b0:	779a      	strb	r2, [r3, #30]
	RegParams.maxChannels = MAX_CHANNELS_AS;
    39b2:	2110      	movs	r1, #16
    39b4:	321f      	adds	r2, #31
    39b6:	5499      	strb	r1, [r3, r2]
	RegParams.maxSubBands = MAX_NUM_SUBBANDS_AS;
    39b8:	3a21      	subs	r2, #33	; 0x21
    39ba:	2421      	movs	r4, #33	; 0x21
    39bc:	551a      	strb	r2, [r3, r4]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_AS;
    39be:	77da      	strb	r2, [r3, #31]
	RegParams.pChParams = &RegParams.cmnParams.paramsType2.chParams[0];
    39c0:	001a      	movs	r2, r3
    39c2:	326c      	adds	r2, #108	; 0x6c
    39c4:	711a      	strb	r2, [r3, #4]
    39c6:	0a14      	lsrs	r4, r2, #8
    39c8:	715c      	strb	r4, [r3, #5]
    39ca:	0c14      	lsrs	r4, r2, #16
    39cc:	719c      	strb	r4, [r3, #6]
    39ce:	0e12      	lsrs	r2, r2, #24
    39d0:	71da      	strb	r2, [r3, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType2.DRParams[0];
    39d2:	001a      	movs	r2, r3
    39d4:	322c      	adds	r2, #44	; 0x2c
    39d6:	701a      	strb	r2, [r3, #0]
    39d8:	0a14      	lsrs	r4, r2, #8
    39da:	705c      	strb	r4, [r3, #1]
    39dc:	0c14      	lsrs	r4, r2, #16
    39de:	709c      	strb	r4, [r3, #2]
    39e0:	0e12      	lsrs	r2, r2, #24
    39e2:	70da      	strb	r2, [r3, #3]
	RegParams.pOtherChParams = &RegParams.cmnParams.paramsType2.othChParams[0];
    39e4:	001a      	movs	r2, r3
    39e6:	328c      	adds	r2, #140	; 0x8c
    39e8:	721a      	strb	r2, [r3, #8]
    39ea:	0a14      	lsrs	r4, r2, #8
    39ec:	725c      	strb	r4, [r3, #9]
    39ee:	0c14      	lsrs	r4, r2, #16
    39f0:	729c      	strb	r4, [r3, #10]
    39f2:	0e12      	lsrs	r2, r2, #24
    39f4:	72da      	strb	r2, [r3, #11]
	RegParams.pDutyCycleTimer = &RegParams.cmnParams.paramsType2.DutyCycleTimer;
    39f6:	001a      	movs	r2, r3
    39f8:	324d      	adds	r2, #77	; 0x4d
    39fa:	32ff      	adds	r2, #255	; 0xff
    39fc:	741a      	strb	r2, [r3, #16]
    39fe:	0a14      	lsrs	r4, r2, #8
    3a00:	745c      	strb	r4, [r3, #17]
    3a02:	0c14      	lsrs	r4, r2, #16
    3a04:	749c      	strb	r4, [r3, #18]
    3a06:	0e12      	lsrs	r2, r2, #24
    3a08:	74da      	strb	r2, [r3, #19]
	RegParams.pSubBandParams = &RegParams.cmnParams.paramsType2.SubBands[0];
    3a0a:	001a      	movs	r2, r3
    3a0c:	32ad      	adds	r2, #173	; 0xad
    3a0e:	32ff      	adds	r2, #255	; 0xff
    3a10:	731a      	strb	r2, [r3, #12]
    3a12:	0a14      	lsrs	r4, r2, #8
    3a14:	735c      	strb	r4, [r3, #13]
    3a16:	0c14      	lsrs	r4, r2, #16
    3a18:	739c      	strb	r4, [r3, #14]
    3a1a:	0e12      	lsrs	r2, r2, #24
    3a1c:	73da      	strb	r2, [r3, #15]
	RegParams.DefRx1DataRate = MAC_RX1_WINDOW_DATARATE_AS;
    3a1e:	2202      	movs	r2, #2
    3a20:	769a      	strb	r2, [r3, #26]
	RegParams.DefRx2DataRate = MAC_RX2_WINDOW_DATARATE_AS;
    3a22:	76da      	strb	r2, [r3, #27]
	RegParams.DefRx2Freq = MAC_RX2_WINDOW_FREQ_AS;	
    3a24:	2400      	movs	r4, #0
    3a26:	751c      	strb	r4, [r3, #20]
    3a28:	3c16      	subs	r4, #22
    3a2a:	755c      	strb	r4, [r3, #21]
    3a2c:	341c      	adds	r4, #28
    3a2e:	759c      	strb	r4, [r3, #22]
    3a30:	3431      	adds	r4, #49	; 0x31
    3a32:	75dc      	strb	r4, [r3, #23]
	RegParams.MinNewChIndex = NEW_CHANNEL_INDEX_AS;
    3a34:	765a      	strb	r2, [r3, #25]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_AS;
    3a36:	3c25      	subs	r4, #37	; 0x25
    3a38:	761c      	strb	r4, [r3, #24]
	RegParams.minDataRate = MAC_DATARATE_MIN_AS;
    3a3a:	3c0b      	subs	r4, #11
    3a3c:	771c      	strb	r4, [r3, #28]
	RegParams.maxDataRate = MAC_DATARATE_MAX_AS;
    3a3e:	2500      	movs	r5, #0
    3a40:	775d      	strb	r5, [r3, #29]
	RegParams.Rx1DrOffset = 7;
    3a42:	3524      	adds	r5, #36	; 0x24
    3a44:	555c      	strb	r4, [r3, r5]
	RegParams.maxTxPwrIndx = MAX_TX_PWR_INDEX_AS;
    3a46:	3501      	adds	r5, #1
    3a48:	555c      	strb	r4, [r3, r5]
	RegParams.maxTxPwr = 16;
    3a4a:	3419      	adds	r4, #25
    3a4c:	5519      	strb	r1, [r3, r4]
	RegParams.cmnParams.paramsType2.minNonDefChId = 2;
    3a4e:	21aa      	movs	r1, #170	; 0xaa
    3a50:	31ff      	adds	r1, #255	; 0xff
    3a52:	545a      	strb	r2, [r3, r1]
	RegParams.pDutyCycleTimer->timerId = regTimerId[0];
    3a54:	4a51      	ldr	r2, [pc, #324]	; (3b9c <LORAReg_InitAS+0x1f4>)
    3a56:	7811      	ldrb	r1, [r2, #0]
    3a58:	22a8      	movs	r2, #168	; 0xa8
    3a5a:	0052      	lsls	r2, r2, #1
    3a5c:	5499      	strb	r1, [r3, r2]
	RegParams.band = ismBand;
    3a5e:	3a2b      	subs	r2, #43	; 0x2b
    3a60:	3aff      	subs	r2, #255	; 0xff
    3a62:	5498      	strb	r0, [r3, r2]
	if(ismBand >= ISM_BRN923 && ismBand <= ISM_VTM923)
    3a64:	3806      	subs	r0, #6
		result =  LORAWAN_INVALID_PARAMETER;
    3a66:	3c16      	subs	r4, #22
	if(ismBand >= ISM_BRN923 && ismBand <= ISM_VTM923)
    3a68:	2808      	cmp	r0, #8
    3a6a:	d91c      	bls.n	3aa6 <LORAReg_InitAS+0xfe>
	if(!initialized)
    3a6c:	4b4c      	ldr	r3, [pc, #304]	; (3ba0 <LORAReg_InitAS+0x1f8>)
    3a6e:	781b      	ldrb	r3, [r3, #0]
    3a70:	2b00      	cmp	r3, #0
    3a72:	d102      	bne.n	3a7a <LORAReg_InitAS+0xd2>
		initialized = true;
    3a74:	2201      	movs	r2, #1
    3a76:	4b4a      	ldr	r3, [pc, #296]	; (3ba0 <LORAReg_InitAS+0x1f8>)
    3a78:	701a      	strb	r2, [r3, #0]
    LORAREG_InitGetAttrFnPtrsAS();	
    3a7a:	4b4a      	ldr	r3, [pc, #296]	; (3ba4 <LORAReg_InitAS+0x1fc>)
    3a7c:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsAS();
    3a7e:	4b4a      	ldr	r3, [pc, #296]	; (3ba8 <LORAReg_InitAS+0x200>)
    3a80:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsAS();
    3a82:	4b4a      	ldr	r3, [pc, #296]	; (3bac <LORAReg_InitAS+0x204>)
    3a84:	4798      	blx	r3
	PDS_STORE(RegParams.regParamItems.band_item_id);
    3a86:	4b44      	ldr	r3, [pc, #272]	; (3b98 <LORAReg_InitAS+0x1f0>)
    3a88:	22fe      	movs	r2, #254	; 0xfe
    3a8a:	32ff      	adds	r2, #255	; 0xff
    3a8c:	5c9a      	ldrb	r2, [r3, r2]
    3a8e:	21ff      	movs	r1, #255	; 0xff
    3a90:	0049      	lsls	r1, r1, #1
    3a92:	5c58      	ldrb	r0, [r3, r1]
    3a94:	0200      	lsls	r0, r0, #8
    3a96:	4310      	orrs	r0, r2
    3a98:	b2c1      	uxtb	r1, r0
    3a9a:	0a00      	lsrs	r0, r0, #8
    3a9c:	4b44      	ldr	r3, [pc, #272]	; (3bb0 <LORAReg_InitAS+0x208>)
    3a9e:	4798      	blx	r3
}
    3aa0:	0020      	movs	r0, r4
    3aa2:	b007      	add	sp, #28
    3aa4:	bd30      	pop	{r4, r5, pc}
	memcpy (RegParams.pChParams, DefaultChannels923, sizeof(DefaultChannels923));
    3aa6:	001c      	movs	r4, r3
    3aa8:	0018      	movs	r0, r3
    3aaa:	306c      	adds	r0, #108	; 0x6c
    3aac:	3a22      	subs	r2, #34	; 0x22
    3aae:	4941      	ldr	r1, [pc, #260]	; (3bb4 <LORAReg_InitAS+0x20c>)
    3ab0:	4d41      	ldr	r5, [pc, #260]	; (3bb8 <LORAReg_InitAS+0x210>)
    3ab2:	47a8      	blx	r5
	memcpy (RegParams.pOtherChParams, AdvChannels923, sizeof(AdvChannels923));
    3ab4:	0020      	movs	r0, r4
    3ab6:	308c      	adds	r0, #140	; 0x8c
    3ab8:	2218      	movs	r2, #24
    3aba:	4940      	ldr	r1, [pc, #256]	; (3bbc <LORAReg_InitAS+0x214>)
    3abc:	47a8      	blx	r5
	memcpy (RegParams.pSubBandParams, SubBandParams923, sizeof(SubBandParams923) );
    3abe:	0020      	movs	r0, r4
    3ac0:	30ad      	adds	r0, #173	; 0xad
    3ac2:	30ff      	adds	r0, #255	; 0xff
    3ac4:	220c      	movs	r2, #12
    3ac6:	493e      	ldr	r1, [pc, #248]	; (3bc0 <LORAReg_InitAS+0x218>)
    3ac8:	47a8      	blx	r5
	memcpy(RegParams.cmnParams.paramsType2.subBandDutyCycle,SubBandDutyCycle923,sizeof(SubBandDutyCycle923));
    3aca:	0020      	movs	r0, r4
    3acc:	3097      	adds	r0, #151	; 0x97
    3ace:	30ff      	adds	r0, #255	; 0xff
    3ad0:	2202      	movs	r2, #2
    3ad2:	493c      	ldr	r1, [pc, #240]	; (3bc4 <LORAReg_InitAS+0x21c>)
    3ad4:	47a8      	blx	r5
    3ad6:	2302      	movs	r3, #2
		RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    3ad8:	482f      	ldr	r0, [pc, #188]	; (3b98 <LORAReg_InitAS+0x1f0>)
    3ada:	25ff      	movs	r5, #255	; 0xff
	for (i = 2; i < RegParams.maxChannels; i++)
    3adc:	2422      	movs	r4, #34	; 0x22
		RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    3ade:	7902      	ldrb	r2, [r0, #4]
    3ae0:	7941      	ldrb	r1, [r0, #5]
    3ae2:	0209      	lsls	r1, r1, #8
    3ae4:	4311      	orrs	r1, r2
    3ae6:	7982      	ldrb	r2, [r0, #6]
    3ae8:	0412      	lsls	r2, r2, #16
    3aea:	4311      	orrs	r1, r2
    3aec:	79c2      	ldrb	r2, [r0, #7]
    3aee:	0612      	lsls	r2, r2, #24
    3af0:	430a      	orrs	r2, r1
    3af2:	0059      	lsls	r1, r3, #1
    3af4:	188a      	adds	r2, r1, r2
    3af6:	7055      	strb	r5, [r2, #1]
	for (i = 2; i < RegParams.maxChannels; i++)
    3af8:	3301      	adds	r3, #1
    3afa:	b2db      	uxtb	r3, r3
    3afc:	5702      	ldrsb	r2, [r0, r4]
    3afe:	4293      	cmp	r3, r2
    3b00:	dbed      	blt.n	3ade <LORAReg_InitAS+0x136>
		RegParams.cmnParams.paramsType2.txParams.maxEIRP = DEFAULT_EIRP_AS;
    3b02:	4c25      	ldr	r4, [pc, #148]	; (3b98 <LORAReg_InitAS+0x1f0>)
    3b04:	2210      	movs	r2, #16
    3b06:	23d5      	movs	r3, #213	; 0xd5
    3b08:	005b      	lsls	r3, r3, #1
    3b0a:	54e2      	strb	r2, [r4, r3]
		memcpy (RegParams.pDrParams, DefaultDrParamsAS, sizeof(DefaultDrParamsAS) );
    3b0c:	7820      	ldrb	r0, [r4, #0]
    3b0e:	7863      	ldrb	r3, [r4, #1]
    3b10:	021b      	lsls	r3, r3, #8
    3b12:	4303      	orrs	r3, r0
    3b14:	78a0      	ldrb	r0, [r4, #2]
    3b16:	0400      	lsls	r0, r0, #16
    3b18:	4303      	orrs	r3, r0
    3b1a:	78e0      	ldrb	r0, [r4, #3]
    3b1c:	0600      	lsls	r0, r0, #24
    3b1e:	4318      	orrs	r0, r3
    3b20:	3230      	adds	r2, #48	; 0x30
    3b22:	4929      	ldr	r1, [pc, #164]	; (3bc8 <LORAReg_InitAS+0x220>)
    3b24:	4b24      	ldr	r3, [pc, #144]	; (3bb8 <LORAReg_InitAS+0x210>)
    3b26:	4798      	blx	r3
		RegParams.regParamItems.fileid = PDS_FILE_REG_AS_05_IDX;
    3b28:	2304      	movs	r3, #4
    3b2a:	2104      	movs	r1, #4
    3b2c:	22fa      	movs	r2, #250	; 0xfa
    3b2e:	0052      	lsls	r2, r2, #1
    3b30:	54a1      	strb	r1, [r4, r2]
		RegParams.regParamItems.alt_ch_item_id = 0;
    3b32:	2100      	movs	r1, #0
    3b34:	22f6      	movs	r2, #246	; 0xf6
    3b36:	32ff      	adds	r2, #255	; 0xff
    3b38:	54a1      	strb	r1, [r4, r2]
    3b3a:	0022      	movs	r2, r4
    3b3c:	32f6      	adds	r2, #246	; 0xf6
    3b3e:	32ff      	adds	r2, #255	; 0xff
    3b40:	7051      	strb	r1, [r2, #1]
		RegParams.regParamItems.ch_param_1_item_id = PDS_REG_AS_CH_PARAM_1;
    3b42:	22f8      	movs	r2, #248	; 0xf8
    3b44:	32ff      	adds	r2, #255	; 0xff
    3b46:	54a1      	strb	r1, [r4, r2]
    3b48:	0022      	movs	r2, r4
    3b4a:	32f8      	adds	r2, #248	; 0xf8
    3b4c:	32ff      	adds	r2, #255	; 0xff
    3b4e:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.ch_param_2_item_id = PDS_REG_AS_CH_PARAM_2;
    3b50:	3101      	adds	r1, #1
    3b52:	22fa      	movs	r2, #250	; 0xfa
    3b54:	32ff      	adds	r2, #255	; 0xff
    3b56:	54a1      	strb	r1, [r4, r2]
    3b58:	0022      	movs	r2, r4
    3b5a:	32fa      	adds	r2, #250	; 0xfa
    3b5c:	32ff      	adds	r2, #255	; 0xff
    3b5e:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.sb_dc_prescalr_item_id = 0;
    3b60:	2100      	movs	r1, #0
    3b62:	22fc      	movs	r2, #252	; 0xfc
    3b64:	32ff      	adds	r2, #255	; 0xff
    3b66:	54a1      	strb	r1, [r4, r2]
    3b68:	0022      	movs	r2, r4
    3b6a:	32fc      	adds	r2, #252	; 0xfc
    3b6c:	32ff      	adds	r2, #255	; 0xff
    3b6e:	7051      	strb	r1, [r2, #1]
		RegParams.regParamItems.band_item_id = PDS_REG_AS_BAND;
    3b70:	3102      	adds	r1, #2
    3b72:	22fe      	movs	r2, #254	; 0xfe
    3b74:	32ff      	adds	r2, #255	; 0xff
    3b76:	54a1      	strb	r1, [r4, r2]
    3b78:	18a4      	adds	r4, r4, r2
    3b7a:	7063      	strb	r3, [r4, #1]
		filemarks.fileMarkListAddr = aRegAsPdsOps;
    3b7c:	ab02      	add	r3, sp, #8
		filemarks.numItems =  (uint8_t)(PDS_REG_AS_MAX_VALUE & 0x00FF);
    3b7e:	3afb      	subs	r2, #251	; 0xfb
    3b80:	3aff      	subs	r2, #255	; 0xff
    3b82:	711a      	strb	r2, [r3, #4]
		filemarks.fIDcb = LorawanReg_AS_Pds_Cb;
    3b84:	4a11      	ldr	r2, [pc, #68]	; (3bcc <LORAReg_InitAS+0x224>)
		PDS_RegFile(PDS_FILE_REG_AS_05_IDX,filemarks);
    3b86:	9200      	str	r2, [sp, #0]
    3b88:	4911      	ldr	r1, [pc, #68]	; (3bd0 <LORAReg_InitAS+0x228>)
    3b8a:	9a03      	ldr	r2, [sp, #12]
    3b8c:	4b11      	ldr	r3, [pc, #68]	; (3bd4 <LORAReg_InitAS+0x22c>)
    3b8e:	2004      	movs	r0, #4
    3b90:	4c11      	ldr	r4, [pc, #68]	; (3bd8 <LORAReg_InitAS+0x230>)
    3b92:	47a0      	blx	r4
	StackRetStatus_t result = LORAWAN_SUCCESS;
    3b94:	2408      	movs	r4, #8
    3b96:	e769      	b.n	3a6c <LORAReg_InitAS+0xc4>
    3b98:	200013e0 	.word	0x200013e0
    3b9c:	200013dc 	.word	0x200013dc
    3ba0:	20000bbc 	.word	0x20000bbc
    3ba4:	000076c5 	.word	0x000076c5
    3ba8:	00007db1 	.word	0x00007db1
    3bac:	00008029 	.word	0x00008029
    3bb0:	0000845d 	.word	0x0000845d
    3bb4:	0001b574 	.word	0x0001b574
    3bb8:	000149c9 	.word	0x000149c9
    3bbc:	0001b55c 	.word	0x0001b55c
    3bc0:	0001b5bc 	.word	0x0001b5bc
    3bc4:	0001b5b8 	.word	0x0001b5b8
    3bc8:	0001b578 	.word	0x0001b578
    3bcc:	000039a5 	.word	0x000039a5
    3bd0:	200011bc 	.word	0x200011bc
    3bd4:	0001b5c8 	.word	0x0001b5c8
    3bd8:	00008675 	.word	0x00008675

00003bdc <LorawanReg_AU_Pds_Cb>:
}
#if (ENABLE_PDS == 1)
void LorawanReg_AU_Pds_Cb(void)
{
	
}
    3bdc:	4770      	bx	lr
	...

00003be0 <LORAReg_InitAU>:
{
    3be0:	b5f0      	push	{r4, r5, r6, r7, lr}
    3be2:	46de      	mov	lr, fp
    3be4:	4657      	mov	r7, sl
    3be6:	464e      	mov	r6, r9
    3be8:	4645      	mov	r5, r8
    3bea:	b5e0      	push	{r5, r6, r7, lr}
    3bec:	b087      	sub	sp, #28
    RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_AU;
    3bee:	4c69      	ldr	r4, [pc, #420]	; (3d94 <LORAReg_InitAU+0x1b4>)
    3bf0:	2303      	movs	r3, #3
    3bf2:	77a3      	strb	r3, [r4, #30]
	RegParams.maxChannels = MAX_CHANNELS_AU;
    3bf4:	2248      	movs	r2, #72	; 0x48
    3bf6:	331f      	adds	r3, #31
    3bf8:	54e2      	strb	r2, [r4, r3]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_AU;
    3bfa:	3b1b      	subs	r3, #27
    3bfc:	77e3      	strb	r3, [r4, #31]
	RegParams.pChParams = &RegParams.cmnParams.paramsType1.chParams[0];
    3bfe:	0023      	movs	r3, r4
    3c00:	339c      	adds	r3, #156	; 0x9c
    3c02:	2200      	movs	r2, #0
    3c04:	4690      	mov	r8, r2
    3c06:	7123      	strb	r3, [r4, #4]
    3c08:	0a1a      	lsrs	r2, r3, #8
    3c0a:	7162      	strb	r2, [r4, #5]
    3c0c:	0c1a      	lsrs	r2, r3, #16
    3c0e:	71a2      	strb	r2, [r4, #6]
    3c10:	0e1a      	lsrs	r2, r3, #24
    3c12:	71e2      	strb	r2, [r4, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType1.DRParams[0];
    3c14:	0026      	movs	r6, r4
    3c16:	362c      	adds	r6, #44	; 0x2c
    3c18:	7026      	strb	r6, [r4, #0]
    3c1a:	0a32      	lsrs	r2, r6, #8
    3c1c:	7062      	strb	r2, [r4, #1]
    3c1e:	0c32      	lsrs	r2, r6, #16
    3c20:	70a2      	strb	r2, [r4, #2]
    3c22:	0e32      	lsrs	r2, r6, #24
    3c24:	70e2      	strb	r2, [r4, #3]
	RegParams.MinNewChIndex = 0xFF;
    3c26:	22ff      	movs	r2, #255	; 0xff
    3c28:	7662      	strb	r2, [r4, #25]
	RegParams.DefRx1DataRate = MAC_RX1_WINDOW_DATARATE_AU;
    3c2a:	2508      	movs	r5, #8
    3c2c:	2708      	movs	r7, #8
    3c2e:	76a5      	strb	r5, [r4, #26]
	RegParams.DefRx2DataRate = MAC_RX2_WINDOW_DATARATE_AU;
    3c30:	76e5      	strb	r5, [r4, #27]
	RegParams.DefRx2Freq = MAC_RX2_WINDOW_FREQ_AU;
    3c32:	3a60      	subs	r2, #96	; 0x60
    3c34:	3aff      	subs	r2, #255	; 0xff
    3c36:	4692      	mov	sl, r2
    3c38:	7522      	strb	r2, [r4, #20]
    3c3a:	2270      	movs	r2, #112	; 0x70
    3c3c:	7562      	strb	r2, [r4, #21]
    3c3e:	75a7      	strb	r7, [r4, #22]
    3c40:	3a39      	subs	r2, #57	; 0x39
    3c42:	75e2      	strb	r2, [r4, #23]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_AU;
    3c44:	3a1f      	subs	r2, #31
    3c46:	7622      	strb	r2, [r4, #24]
	RegParams.minDataRate = MAC_DATARATE_MIN_AU;
    3c48:	3a12      	subs	r2, #18
    3c4a:	4693      	mov	fp, r2
    3c4c:	7722      	strb	r2, [r4, #28]
	RegParams.maxDataRate = MAC_DATARATE_MAX_AU;
    3c4e:	4641      	mov	r1, r8
    3c50:	7761      	strb	r1, [r4, #29]
	RegParams.cmnParams.paramsType1.Max_125khzChan = MAX_CHANNELS_BANDWIDTH_125_AU;
    3c52:	2140      	movs	r1, #64	; 0x40
    3c54:	4689      	mov	r9, r1
    3c56:	31fc      	adds	r1, #252	; 0xfc
    3c58:	464a      	mov	r2, r9
    3c5a:	5462      	strb	r2, [r4, r1]
	RegParams.cmnParams.paramsType1.Max_500khzChan = MAX_CHANNELS_BANDWIDTH_500_AU;
    3c5c:	223e      	movs	r2, #62	; 0x3e
    3c5e:	32ff      	adds	r2, #255	; 0xff
    3c60:	54a5      	strb	r5, [r4, r2]
	RegParams.cmnParams.paramsType1.minTxDR = DR0;
    3c62:	3a05      	subs	r2, #5
    3c64:	4641      	mov	r1, r8
    3c66:	54a1      	strb	r1, [r4, r2]
	RegParams.cmnParams.paramsType1.maxTxDR = DR6;
    3c68:	223a      	movs	r2, #58	; 0x3a
    3c6a:	32ff      	adds	r2, #255	; 0xff
    3c6c:	4659      	mov	r1, fp
    3c6e:	54a1      	strb	r1, [r4, r2]
	RegParams.cmnParams.paramsType1.minRxDR = DR8;
    3c70:	3201      	adds	r2, #1
    3c72:	54a5      	strb	r5, [r4, r2]
	RegParams.cmnParams.paramsType1.maxRxDR = DR13;
    3c74:	3a2e      	subs	r2, #46	; 0x2e
    3c76:	3aff      	subs	r2, #255	; 0xff
    3c78:	4694      	mov	ip, r2
    3c7a:	223c      	movs	r2, #60	; 0x3c
    3c7c:	32ff      	adds	r2, #255	; 0xff
    3c7e:	4661      	mov	r1, ip
    3c80:	54a1      	strb	r1, [r4, r2]
	RegParams.cmnParams.paramsType1.RxParamWindowOffset1 = 8;
    3c82:	3203      	adds	r2, #3
    3c84:	54a5      	strb	r5, [r4, r2]
	RegParams.cmnParams.paramsType1.UpStreamCh0Freq = UPSTREAM_CH0_AU;
    3c86:	2200      	movs	r2, #0
    3c88:	4694      	mov	ip, r2
    3c8a:	322d      	adds	r2, #45	; 0x2d
    3c8c:	32ff      	adds	r2, #255	; 0xff
    3c8e:	4661      	mov	r1, ip
    3c90:	54a1      	strb	r1, [r4, r2]
    3c92:	0022      	movs	r2, r4
    3c94:	322d      	adds	r2, #45	; 0x2d
    3c96:	32ff      	adds	r2, #255	; 0xff
    3c98:	2128      	movs	r1, #40	; 0x28
    3c9a:	4249      	negs	r1, r1
    3c9c:	7051      	strb	r1, [r2, #1]
    3c9e:	2174      	movs	r1, #116	; 0x74
    3ca0:	4249      	negs	r1, r1
    3ca2:	7091      	strb	r1, [r2, #2]
    3ca4:	2136      	movs	r1, #54	; 0x36
    3ca6:	70d1      	strb	r1, [r2, #3]
	RegParams.cmnParams.paramsType1.UpStreamCh64Freq = UPSTREAM_CH64_AU;
    3ca8:	2260      	movs	r2, #96	; 0x60
    3caa:	4694      	mov	ip, r2
    3cac:	32d0      	adds	r2, #208	; 0xd0
    3cae:	4661      	mov	r1, ip
    3cb0:	54a1      	strb	r1, [r4, r2]
    3cb2:	0022      	movs	r2, r4
    3cb4:	3231      	adds	r2, #49	; 0x31
    3cb6:	32ff      	adds	r2, #255	; 0xff
    3cb8:	217a      	movs	r1, #122	; 0x7a
    3cba:	4249      	negs	r1, r1
    3cbc:	7051      	strb	r1, [r2, #1]
    3cbe:	2169      	movs	r1, #105	; 0x69
    3cc0:	4249      	negs	r1, r1
    3cc2:	7091      	strb	r1, [r2, #2]
    3cc4:	2136      	movs	r1, #54	; 0x36
    3cc6:	70d1      	strb	r1, [r2, #3]
	RegParams.cmnParams.paramsType1.DownStreamCh0Freq = DOWNSTREAM_CH0_AU;
    3cc8:	229a      	movs	r2, #154	; 0x9a
    3cca:	0052      	lsls	r2, r2, #1
    3ccc:	4651      	mov	r1, sl
    3cce:	54a1      	strb	r1, [r4, r2]
    3cd0:	0022      	movs	r2, r4
    3cd2:	3235      	adds	r2, #53	; 0x35
    3cd4:	32ff      	adds	r2, #255	; 0xff
    3cd6:	2170      	movs	r1, #112	; 0x70
    3cd8:	7051      	strb	r1, [r2, #1]
    3cda:	7097      	strb	r7, [r2, #2]
    3cdc:	2137      	movs	r1, #55	; 0x37
    3cde:	70d1      	strb	r1, [r2, #3]
	RegParams.Rx1DrOffset = 5;
    3ce0:	2105      	movs	r1, #5
    3ce2:	2224      	movs	r2, #36	; 0x24
    3ce4:	54a1      	strb	r1, [r4, r2]
	RegParams.maxTxPwrIndx = 10;
    3ce6:	3105      	adds	r1, #5
    3ce8:	3201      	adds	r2, #1
    3cea:	54a1      	strb	r1, [r4, r2]
	RegParams.maxTxPwr = 30;
    3cec:	3114      	adds	r1, #20
    3cee:	3a05      	subs	r2, #5
    3cf0:	54a1      	strb	r1, [r4, r2]
	RegParams.band = ismBand;
    3cf2:	3206      	adds	r2, #6
    3cf4:	54a0      	strb	r0, [r4, r2]
	memcpy (RegParams.pChParams, DefaultChannels915AU, sizeof(DefaultChannels915AU) );
    3cf6:	326a      	adds	r2, #106	; 0x6a
    3cf8:	4927      	ldr	r1, [pc, #156]	; (3d98 <LORAReg_InitAU+0x1b8>)
    3cfa:	0018      	movs	r0, r3
    3cfc:	4b27      	ldr	r3, [pc, #156]	; (3d9c <LORAReg_InitAU+0x1bc>)
    3cfe:	4699      	mov	r9, r3
    3d00:	4798      	blx	r3
	memcpy (RegParams.pDrParams, DefaultDrParamsAU, sizeof(DefaultDrParamsAU) );
    3d02:	2270      	movs	r2, #112	; 0x70
    3d04:	4926      	ldr	r1, [pc, #152]	; (3da0 <LORAReg_InitAU+0x1c0>)
    3d06:	0030      	movs	r0, r6
    3d08:	47c8      	blx	r9
	RegParams.cmnParams.paramsType1.alternativeChannel = 0;
    3d0a:	2340      	movs	r3, #64	; 0x40
    3d0c:	33ff      	adds	r3, #255	; 0xff
    3d0e:	4642      	mov	r2, r8
    3d10:	54e2      	strb	r2, [r4, r3]
	RegParams.regParamItems.fileid = PDS_FILE_REG_AU_09_IDX;
    3d12:	33b5      	adds	r3, #181	; 0xb5
    3d14:	54e5      	strb	r5, [r4, r3]
	RegParams.regParamItems.alt_ch_item_id = PDS_REG_AU_ALT_CH;
    3d16:	2200      	movs	r2, #0
    3d18:	23f6      	movs	r3, #246	; 0xf6
    3d1a:	33ff      	adds	r3, #255	; 0xff
    3d1c:	54e2      	strb	r2, [r4, r3]
    3d1e:	0023      	movs	r3, r4
    3d20:	33f6      	adds	r3, #246	; 0xf6
    3d22:	33ff      	adds	r3, #255	; 0xff
    3d24:	705f      	strb	r7, [r3, #1]
	RegParams.regParamItems.ch_param_1_item_id = PDS_REG_AU_CH_PARAM;
    3d26:	3201      	adds	r2, #1
    3d28:	23f8      	movs	r3, #248	; 0xf8
    3d2a:	33ff      	adds	r3, #255	; 0xff
    3d2c:	54e2      	strb	r2, [r4, r3]
    3d2e:	0023      	movs	r3, r4
    3d30:	33f8      	adds	r3, #248	; 0xf8
    3d32:	33ff      	adds	r3, #255	; 0xff
    3d34:	705f      	strb	r7, [r3, #1]
	RegParams.regParamItems.ch_param_2_item_id = 0;
    3d36:	2200      	movs	r2, #0
    3d38:	23fa      	movs	r3, #250	; 0xfa
    3d3a:	33ff      	adds	r3, #255	; 0xff
    3d3c:	54e2      	strb	r2, [r4, r3]
    3d3e:	0023      	movs	r3, r4
    3d40:	33fa      	adds	r3, #250	; 0xfa
    3d42:	33ff      	adds	r3, #255	; 0xff
    3d44:	705a      	strb	r2, [r3, #1]
	RegParams.regParamItems.sb_dc_prescalr_item_id = 0;
    3d46:	23fc      	movs	r3, #252	; 0xfc
    3d48:	33ff      	adds	r3, #255	; 0xff
    3d4a:	54e2      	strb	r2, [r4, r3]
    3d4c:	0023      	movs	r3, r4
    3d4e:	33fc      	adds	r3, #252	; 0xfc
    3d50:	33ff      	adds	r3, #255	; 0xff
    3d52:	705a      	strb	r2, [r3, #1]
	RegParams.regParamItems.band_item_id = 0;
    3d54:	23fe      	movs	r3, #254	; 0xfe
    3d56:	33ff      	adds	r3, #255	; 0xff
    3d58:	54e2      	strb	r2, [r4, r3]
    3d5a:	18e4      	adds	r4, r4, r3
    3d5c:	2300      	movs	r3, #0
    3d5e:	7063      	strb	r3, [r4, #1]
	filemarks.fileMarkListAddr = aRegAuPdsOps;
    3d60:	ab02      	add	r3, sp, #8
	filemarks.numItems =  (uint8_t)(PDS_REG_AU_MAX_VALUE & 0x00FF);
    3d62:	3202      	adds	r2, #2
    3d64:	711a      	strb	r2, [r3, #4]
	filemarks.fIDcb = LorawanReg_AU_Pds_Cb;
    3d66:	4a0f      	ldr	r2, [pc, #60]	; (3da4 <LORAReg_InitAU+0x1c4>)
	PDS_RegFile(PDS_FILE_REG_AU_09_IDX,filemarks);
    3d68:	9200      	str	r2, [sp, #0]
    3d6a:	490f      	ldr	r1, [pc, #60]	; (3da8 <LORAReg_InitAU+0x1c8>)
    3d6c:	9a03      	ldr	r2, [sp, #12]
    3d6e:	4b0f      	ldr	r3, [pc, #60]	; (3dac <LORAReg_InitAU+0x1cc>)
    3d70:	2008      	movs	r0, #8
    3d72:	4c0f      	ldr	r4, [pc, #60]	; (3db0 <LORAReg_InitAU+0x1d0>)
    3d74:	47a0      	blx	r4
    LORAREG_InitGetAttrFnPtrsAU();
    3d76:	4b0f      	ldr	r3, [pc, #60]	; (3db4 <LORAReg_InitAU+0x1d4>)
    3d78:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsAU();
    3d7a:	4b0f      	ldr	r3, [pc, #60]	; (3db8 <LORAReg_InitAU+0x1d8>)
    3d7c:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsAU();
    3d7e:	4b0f      	ldr	r3, [pc, #60]	; (3dbc <LORAReg_InitAU+0x1dc>)
    3d80:	4798      	blx	r3
}
    3d82:	2008      	movs	r0, #8
    3d84:	b007      	add	sp, #28
    3d86:	bc3c      	pop	{r2, r3, r4, r5}
    3d88:	4690      	mov	r8, r2
    3d8a:	4699      	mov	r9, r3
    3d8c:	46a2      	mov	sl, r4
    3d8e:	46ab      	mov	fp, r5
    3d90:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3d92:	46c0      	nop			; (mov r8, r8)
    3d94:	200013e0 	.word	0x200013e0
    3d98:	0001b5e0 	.word	0x0001b5e0
    3d9c:	000149c9 	.word	0x000149c9
    3da0:	0001b670 	.word	0x0001b670
    3da4:	00003bdd 	.word	0x00003bdd
    3da8:	200011c0 	.word	0x200011c0
    3dac:	0001b6e0 	.word	0x0001b6e0
    3db0:	00008675 	.word	0x00008675
    3db4:	00007801 	.word	0x00007801
    3db8:	00007e1d 	.word	0x00007e1d
    3dbc:	00008075 	.word	0x00008075

00003dc0 <LorawanReg_EU868_Pds_Cb>:

#if (ENABLE_PDS == 1)
void LorawanReg_EU868_Pds_Cb(void)
{
	
}
    3dc0:	4770      	bx	lr
	...

00003dc4 <LORAReg_InitEU>:
{
    3dc4:	b570      	push	{r4, r5, r6, lr}
    3dc6:	b08a      	sub	sp, #40	; 0x28
	RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_EU;
    3dc8:	4b91      	ldr	r3, [pc, #580]	; (4010 <LORAReg_InitEU+0x24c>)
    3dca:	2103      	movs	r1, #3
    3dcc:	7799      	strb	r1, [r3, #30]
	RegParams.maxChannels = MAX_CHANNELS_T2;
    3dce:	2410      	movs	r4, #16
    3dd0:	2222      	movs	r2, #34	; 0x22
    3dd2:	549c      	strb	r4, [r3, r2]
	RegParams.maxSubBands = MAX_NUM_SUBBANDS_EU;
    3dd4:	2506      	movs	r5, #6
    3dd6:	3a01      	subs	r2, #1
    3dd8:	549d      	strb	r5, [r3, r2]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_EU;
    3dda:	3a20      	subs	r2, #32
    3ddc:	77da      	strb	r2, [r3, #31]
	RegParams.pChParams = &RegParams.cmnParams.paramsType2.chParams[0];
    3dde:	001a      	movs	r2, r3
    3de0:	326c      	adds	r2, #108	; 0x6c
    3de2:	711a      	strb	r2, [r3, #4]
    3de4:	0a15      	lsrs	r5, r2, #8
    3de6:	715d      	strb	r5, [r3, #5]
    3de8:	0c15      	lsrs	r5, r2, #16
    3dea:	719d      	strb	r5, [r3, #6]
    3dec:	0e12      	lsrs	r2, r2, #24
    3dee:	71da      	strb	r2, [r3, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType2.DRParams[0];
    3df0:	001a      	movs	r2, r3
    3df2:	322c      	adds	r2, #44	; 0x2c
    3df4:	701a      	strb	r2, [r3, #0]
    3df6:	0a15      	lsrs	r5, r2, #8
    3df8:	705d      	strb	r5, [r3, #1]
    3dfa:	0c15      	lsrs	r5, r2, #16
    3dfc:	709d      	strb	r5, [r3, #2]
    3dfe:	0e12      	lsrs	r2, r2, #24
    3e00:	70da      	strb	r2, [r3, #3]
	RegParams.pSubBandParams = &RegParams.cmnParams.paramsType2.SubBands[0];
    3e02:	001a      	movs	r2, r3
    3e04:	32ad      	adds	r2, #173	; 0xad
    3e06:	32ff      	adds	r2, #255	; 0xff
    3e08:	731a      	strb	r2, [r3, #12]
    3e0a:	0a15      	lsrs	r5, r2, #8
    3e0c:	735d      	strb	r5, [r3, #13]
    3e0e:	0c15      	lsrs	r5, r2, #16
    3e10:	739d      	strb	r5, [r3, #14]
    3e12:	0e12      	lsrs	r2, r2, #24
    3e14:	73da      	strb	r2, [r3, #15]
	RegParams.pOtherChParams = &RegParams.cmnParams.paramsType2.othChParams[0];
    3e16:	001a      	movs	r2, r3
    3e18:	328c      	adds	r2, #140	; 0x8c
    3e1a:	721a      	strb	r2, [r3, #8]
    3e1c:	0a15      	lsrs	r5, r2, #8
    3e1e:	725d      	strb	r5, [r3, #9]
    3e20:	0c15      	lsrs	r5, r2, #16
    3e22:	729d      	strb	r5, [r3, #10]
    3e24:	0e12      	lsrs	r2, r2, #24
    3e26:	72da      	strb	r2, [r3, #11]
	RegParams.pDutyCycleTimer = &RegParams.cmnParams.paramsType2.DutyCycleTimer;
    3e28:	001a      	movs	r2, r3
    3e2a:	324d      	adds	r2, #77	; 0x4d
    3e2c:	32ff      	adds	r2, #255	; 0xff
    3e2e:	741a      	strb	r2, [r3, #16]
    3e30:	0a15      	lsrs	r5, r2, #8
    3e32:	745d      	strb	r5, [r3, #17]
    3e34:	0c15      	lsrs	r5, r2, #16
    3e36:	749d      	strb	r5, [r3, #18]
    3e38:	0e12      	lsrs	r2, r2, #24
    3e3a:	74da      	strb	r2, [r3, #19]
	RegParams.MinNewChIndex = 3;
    3e3c:	7659      	strb	r1, [r3, #25]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_EU;
    3e3e:	2202      	movs	r2, #2
    3e40:	761a      	strb	r2, [r3, #24]
	RegParams.minDataRate = MAC_DATARATE_MIN_EU;
    3e42:	3205      	adds	r2, #5
    3e44:	771a      	strb	r2, [r3, #28]
	RegParams.maxDataRate = MAC_DATARATE_MAX_EU;
    3e46:	2500      	movs	r5, #0
    3e48:	775d      	strb	r5, [r3, #29]
	RegParams.Rx1DrOffset = 5;
    3e4a:	2605      	movs	r6, #5
    3e4c:	3524      	adds	r5, #36	; 0x24
    3e4e:	555e      	strb	r6, [r3, r5]
	RegParams.maxTxPwrIndx = 7;
    3e50:	3501      	adds	r5, #1
    3e52:	555a      	strb	r2, [r3, r5]
	RegParams.cmnParams.paramsType2.minNonDefChId = 3;
    3e54:	22aa      	movs	r2, #170	; 0xaa
    3e56:	32ff      	adds	r2, #255	; 0xff
    3e58:	5499      	strb	r1, [r3, r2]
	RegParams.maxTxPwr = 16;
    3e5a:	3a8a      	subs	r2, #138	; 0x8a
    3e5c:	3aff      	subs	r2, #255	; 0xff
    3e5e:	549c      	strb	r4, [r3, r2]
	RegParams.pDutyCycleTimer->timerId = regTimerId[0];
    3e60:	4a6c      	ldr	r2, [pc, #432]	; (4014 <LORAReg_InitEU+0x250>)
    3e62:	7811      	ldrb	r1, [r2, #0]
    3e64:	22a8      	movs	r2, #168	; 0xa8
    3e66:	0052      	lsls	r2, r2, #1
    3e68:	5499      	strb	r1, [r3, r2]
	RegParams.band = ismBand;
    3e6a:	3a2b      	subs	r2, #43	; 0x2b
    3e6c:	3aff      	subs	r2, #255	; 0xff
    3e6e:	5498      	strb	r0, [r3, r2]
	if(ismBand == ISM_EU868)
    3e70:	2800      	cmp	r0, #0
    3e72:	d006      	beq.n	3e82 <LORAReg_InitEU+0xbe>
		return UNSUPPORTED_BAND;
    3e74:	23c8      	movs	r3, #200	; 0xc8
	else if(ismBand == ISM_EU433)
    3e76:	2801      	cmp	r0, #1
    3e78:	d100      	bne.n	3e7c <LORAReg_InitEU+0xb8>
    3e7a:	e092      	b.n	3fa2 <LORAReg_InitEU+0x1de>
}
    3e7c:	0018      	movs	r0, r3
    3e7e:	b00a      	add	sp, #40	; 0x28
    3e80:	bd70      	pop	{r4, r5, r6, pc}
    memcpy (RegParams.pChParams, DefaultChannels868, sizeof(DefaultChannels868) );
    3e82:	001c      	movs	r4, r3
    3e84:	0018      	movs	r0, r3
    3e86:	306c      	adds	r0, #108	; 0x6c
    3e88:	3a20      	subs	r2, #32
    3e8a:	4963      	ldr	r1, [pc, #396]	; (4018 <LORAReg_InitEU+0x254>)
    3e8c:	4d63      	ldr	r5, [pc, #396]	; (401c <LORAReg_InitEU+0x258>)
    3e8e:	47a8      	blx	r5
    memcpy (RegParams.pOtherChParams, AdvChannels868, sizeof(AdvChannels868) );	
    3e90:	0020      	movs	r0, r4
    3e92:	308c      	adds	r0, #140	; 0x8c
    3e94:	2224      	movs	r2, #36	; 0x24
    3e96:	4962      	ldr	r1, [pc, #392]	; (4020 <LORAReg_InitEU+0x25c>)
    3e98:	47a8      	blx	r5
	memcpy (RegParams.pSubBandParams, SubBandParams868, sizeof(SubBandParams868) );
    3e9a:	0020      	movs	r0, r4
    3e9c:	30ad      	adds	r0, #173	; 0xad
    3e9e:	30ff      	adds	r0, #255	; 0xff
    3ea0:	2248      	movs	r2, #72	; 0x48
    3ea2:	4960      	ldr	r1, [pc, #384]	; (4024 <LORAReg_InitEU+0x260>)
    3ea4:	47a8      	blx	r5
	memcpy(RegParams.cmnParams.paramsType2.subBandDutyCycle,SubBandDutyCycle868,sizeof(SubBandDutyCycle868));
    3ea6:	0020      	movs	r0, r4
    3ea8:	3097      	adds	r0, #151	; 0x97
    3eaa:	30ff      	adds	r0, #255	; 0xff
    3eac:	220c      	movs	r2, #12
    3eae:	495e      	ldr	r1, [pc, #376]	; (4028 <LORAReg_InitEU+0x264>)
    3eb0:	47a8      	blx	r5
    3eb2:	2303      	movs	r3, #3
        RegParams.pChParams[i].dataRange.value = UINT8_MAX;		
    3eb4:	4856      	ldr	r0, [pc, #344]	; (4010 <LORAReg_InitEU+0x24c>)
    3eb6:	25ff      	movs	r5, #255	; 0xff
    for (i = 3; i < RegParams.maxChannels; i++)
    3eb8:	2422      	movs	r4, #34	; 0x22
        RegParams.pChParams[i].dataRange.value = UINT8_MAX;		
    3eba:	7902      	ldrb	r2, [r0, #4]
    3ebc:	7941      	ldrb	r1, [r0, #5]
    3ebe:	0209      	lsls	r1, r1, #8
    3ec0:	4311      	orrs	r1, r2
    3ec2:	7982      	ldrb	r2, [r0, #6]
    3ec4:	0412      	lsls	r2, r2, #16
    3ec6:	4311      	orrs	r1, r2
    3ec8:	79c2      	ldrb	r2, [r0, #7]
    3eca:	0612      	lsls	r2, r2, #24
    3ecc:	430a      	orrs	r2, r1
    3ece:	0059      	lsls	r1, r3, #1
    3ed0:	188a      	adds	r2, r1, r2
    3ed2:	7055      	strb	r5, [r2, #1]
    for (i = 3; i < RegParams.maxChannels; i++)
    3ed4:	3301      	adds	r3, #1
    3ed6:	b2db      	uxtb	r3, r3
    3ed8:	5702      	ldrsb	r2, [r0, r4]
    3eda:	4293      	cmp	r3, r2
    3edc:	dbed      	blt.n	3eba <LORAReg_InitEU+0xf6>
		RegParams.DefRx1DataRate = MAC_868_RX1_WINDOW_DATARATE;
    3ede:	4b4c      	ldr	r3, [pc, #304]	; (4010 <LORAReg_InitEU+0x24c>)
    3ee0:	2200      	movs	r2, #0
    3ee2:	769a      	strb	r2, [r3, #26]
		RegParams.DefRx2DataRate = MAC_868_RX2_WINDOW_DATARATE;
    3ee4:	76da      	strb	r2, [r3, #27]
		RegParams.DefRx2Freq = MAC_868_RX2_WINDOW_FREQ;
    3ee6:	3208      	adds	r2, #8
    3ee8:	751a      	strb	r2, [r3, #20]
    3eea:	3a22      	subs	r2, #34	; 0x22
    3eec:	755a      	strb	r2, [r3, #21]
    3eee:	3a13      	subs	r2, #19
    3ef0:	759a      	strb	r2, [r3, #22]
    3ef2:	3260      	adds	r2, #96	; 0x60
    3ef4:	75da      	strb	r2, [r3, #23]
		RegParams.regParamItems.fileid = PDS_FILE_REG_EU868_04_IDX;
    3ef6:	2203      	movs	r2, #3
    3ef8:	2003      	movs	r0, #3
    3efa:	21fa      	movs	r1, #250	; 0xfa
    3efc:	0049      	lsls	r1, r1, #1
    3efe:	5458      	strb	r0, [r3, r1]
		RegParams.regParamItems.alt_ch_item_id = 0;
    3f00:	2000      	movs	r0, #0
    3f02:	21f6      	movs	r1, #246	; 0xf6
    3f04:	31ff      	adds	r1, #255	; 0xff
    3f06:	5458      	strb	r0, [r3, r1]
    3f08:	0019      	movs	r1, r3
    3f0a:	31f6      	adds	r1, #246	; 0xf6
    3f0c:	31ff      	adds	r1, #255	; 0xff
    3f0e:	7048      	strb	r0, [r1, #1]
		RegParams.regParamItems.ch_param_1_item_id = PDS_REG_EU868_CH_PARAM_1;
    3f10:	21f8      	movs	r1, #248	; 0xf8
    3f12:	31ff      	adds	r1, #255	; 0xff
    3f14:	5458      	strb	r0, [r3, r1]
    3f16:	0019      	movs	r1, r3
    3f18:	31f8      	adds	r1, #248	; 0xf8
    3f1a:	31ff      	adds	r1, #255	; 0xff
    3f1c:	704a      	strb	r2, [r1, #1]
		RegParams.regParamItems.ch_param_2_item_id = PDS_REG_EU868_CH_PARAM_2;
    3f1e:	21fa      	movs	r1, #250	; 0xfa
    3f20:	31ff      	adds	r1, #255	; 0xff
    3f22:	5458      	strb	r0, [r3, r1]
    3f24:	0019      	movs	r1, r3
    3f26:	31fa      	adds	r1, #250	; 0xfa
    3f28:	31ff      	adds	r1, #255	; 0xff
    3f2a:	300b      	adds	r0, #11
    3f2c:	7048      	strb	r0, [r1, #1]
		RegParams.regParamItems.sb_dc_prescalr_item_id = PDS_REG_EU868_SB_DUTY_PRESCLAR;
    3f2e:	380a      	subs	r0, #10
    3f30:	21fc      	movs	r1, #252	; 0xfc
    3f32:	31ff      	adds	r1, #255	; 0xff
    3f34:	5458      	strb	r0, [r3, r1]
    3f36:	0019      	movs	r1, r3
    3f38:	31fc      	adds	r1, #252	; 0xfc
    3f3a:	31ff      	adds	r1, #255	; 0xff
    3f3c:	704a      	strb	r2, [r1, #1]
		RegParams.regParamItems.band_item_id = 0;
    3f3e:	2100      	movs	r1, #0
    3f40:	22fe      	movs	r2, #254	; 0xfe
    3f42:	32ff      	adds	r2, #255	; 0xff
    3f44:	5499      	strb	r1, [r3, r2]
    3f46:	189b      	adds	r3, r3, r2
    3f48:	2200      	movs	r2, #0
    3f4a:	705a      	strb	r2, [r3, #1]
		filemarks_fid1.fileMarkListAddr = aRegEu868Fid1PdsOps;
    3f4c:	ab02      	add	r3, sp, #8
		filemarks_fid1.numItems =  (uint8_t)(PDS_REG_EU868_FID1_MAX_VALUE & 0x00FF);
    3f4e:	3202      	adds	r2, #2
    3f50:	711a      	strb	r2, [r3, #4]
		filemarks_fid1.fIDcb = LorawanReg_EU868_Pds_Cb;
    3f52:	4d36      	ldr	r5, [pc, #216]	; (402c <LORAReg_InitEU+0x268>)
		PDS_RegFile(PDS_FILE_REG_EU868_04_IDX,filemarks_fid1);
    3f54:	9500      	str	r5, [sp, #0]
    3f56:	4936      	ldr	r1, [pc, #216]	; (4030 <LORAReg_InitEU+0x26c>)
    3f58:	9a03      	ldr	r2, [sp, #12]
    3f5a:	4b36      	ldr	r3, [pc, #216]	; (4034 <LORAReg_InitEU+0x270>)
    3f5c:	3002      	adds	r0, #2
    3f5e:	4c36      	ldr	r4, [pc, #216]	; (4038 <LORAReg_InitEU+0x274>)
    3f60:	47a0      	blx	r4
		filemarks_fid2.fileMarkListAddr = aRegEu868Fid2PdsOps;
    3f62:	ab06      	add	r3, sp, #24
		filemarks_fid2.numItems =  (uint8_t)(PDS_REG_EU868_FID2_MAX_VALUE & 0x00FF);
    3f64:	2201      	movs	r2, #1
    3f66:	711a      	strb	r2, [r3, #4]
		PDS_RegFile(PDS_FILE_REG_EU868_12_IDX,filemarks_fid2);
    3f68:	9500      	str	r5, [sp, #0]
    3f6a:	4934      	ldr	r1, [pc, #208]	; (403c <LORAReg_InitEU+0x278>)
    3f6c:	9a07      	ldr	r2, [sp, #28]
    3f6e:	4b34      	ldr	r3, [pc, #208]	; (4040 <LORAReg_InitEU+0x27c>)
    3f70:	200b      	movs	r0, #11
    3f72:	47a0      	blx	r4
	memcpy (RegParams.pDrParams, DefaultDrparamsEU, sizeof(DefaultDrparamsEU) );
    3f74:	4a26      	ldr	r2, [pc, #152]	; (4010 <LORAReg_InitEU+0x24c>)
    3f76:	7810      	ldrb	r0, [r2, #0]
    3f78:	7853      	ldrb	r3, [r2, #1]
    3f7a:	021b      	lsls	r3, r3, #8
    3f7c:	4303      	orrs	r3, r0
    3f7e:	7890      	ldrb	r0, [r2, #2]
    3f80:	0400      	lsls	r0, r0, #16
    3f82:	4303      	orrs	r3, r0
    3f84:	78d0      	ldrb	r0, [r2, #3]
    3f86:	0600      	lsls	r0, r0, #24
    3f88:	4318      	orrs	r0, r3
    3f8a:	2240      	movs	r2, #64	; 0x40
    3f8c:	492d      	ldr	r1, [pc, #180]	; (4044 <LORAReg_InitEU+0x280>)
    3f8e:	4b23      	ldr	r3, [pc, #140]	; (401c <LORAReg_InitEU+0x258>)
    3f90:	4798      	blx	r3
    LORAREG_InitGetAttrFnPtrsEU();
    3f92:	4b2d      	ldr	r3, [pc, #180]	; (4048 <LORAReg_InitEU+0x284>)
    3f94:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsEU();
    3f96:	4b2d      	ldr	r3, [pc, #180]	; (404c <LORAReg_InitEU+0x288>)
    3f98:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsEU();
    3f9a:	4b2d      	ldr	r3, [pc, #180]	; (4050 <LORAReg_InitEU+0x28c>)
    3f9c:	4798      	blx	r3
	return status;
    3f9e:	2308      	movs	r3, #8
    3fa0:	e76c      	b.n	3e7c <LORAReg_InitEU+0xb8>
    memcpy (RegParams.pChParams, DefaultChannels433, sizeof(DefaultChannels433) );
    3fa2:	4c1b      	ldr	r4, [pc, #108]	; (4010 <LORAReg_InitEU+0x24c>)
    3fa4:	0020      	movs	r0, r4
    3fa6:	306c      	adds	r0, #108	; 0x6c
    3fa8:	2206      	movs	r2, #6
    3faa:	492a      	ldr	r1, [pc, #168]	; (4054 <LORAReg_InitEU+0x290>)
    3fac:	4d1b      	ldr	r5, [pc, #108]	; (401c <LORAReg_InitEU+0x258>)
    3fae:	47a8      	blx	r5
    memcpy (RegParams.pOtherChParams, AdvChannels433, sizeof(AdvChannels433) );
    3fb0:	0020      	movs	r0, r4
    3fb2:	308c      	adds	r0, #140	; 0x8c
    3fb4:	2224      	movs	r2, #36	; 0x24
    3fb6:	4928      	ldr	r1, [pc, #160]	; (4058 <LORAReg_InitEU+0x294>)
    3fb8:	47a8      	blx	r5
	memcpy (RegParams.pSubBandParams, SubBandParams433, sizeof(SubBandParams433) );	
    3fba:	0020      	movs	r0, r4
    3fbc:	30ad      	adds	r0, #173	; 0xad
    3fbe:	30ff      	adds	r0, #255	; 0xff
    3fc0:	220c      	movs	r2, #12
    3fc2:	4926      	ldr	r1, [pc, #152]	; (405c <LORAReg_InitEU+0x298>)
    3fc4:	47a8      	blx	r5
    3fc6:	2303      	movs	r3, #3
        RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    3fc8:	4811      	ldr	r0, [pc, #68]	; (4010 <LORAReg_InitEU+0x24c>)
    3fca:	25ff      	movs	r5, #255	; 0xff
    for (i = 3; i < RegParams.maxChannels; i++)
    3fcc:	2422      	movs	r4, #34	; 0x22
        RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    3fce:	7902      	ldrb	r2, [r0, #4]
    3fd0:	7941      	ldrb	r1, [r0, #5]
    3fd2:	0209      	lsls	r1, r1, #8
    3fd4:	4311      	orrs	r1, r2
    3fd6:	7982      	ldrb	r2, [r0, #6]
    3fd8:	0412      	lsls	r2, r2, #16
    3fda:	4311      	orrs	r1, r2
    3fdc:	79c2      	ldrb	r2, [r0, #7]
    3fde:	0612      	lsls	r2, r2, #24
    3fe0:	430a      	orrs	r2, r1
    3fe2:	0059      	lsls	r1, r3, #1
    3fe4:	188a      	adds	r2, r1, r2
    3fe6:	7055      	strb	r5, [r2, #1]
    for (i = 3; i < RegParams.maxChannels; i++)
    3fe8:	3301      	adds	r3, #1
    3fea:	b2db      	uxtb	r3, r3
    3fec:	5702      	ldrsb	r2, [r0, r4]
    3fee:	4293      	cmp	r3, r2
    3ff0:	dbed      	blt.n	3fce <LORAReg_InitEU+0x20a>
		RegParams.DefRx1DataRate = MAC_433_RX1_WINDOW_DATARATE;
    3ff2:	4b07      	ldr	r3, [pc, #28]	; (4010 <LORAReg_InitEU+0x24c>)
    3ff4:	2205      	movs	r2, #5
    3ff6:	769a      	strb	r2, [r3, #26]
		RegParams.DefRx2DataRate = MAC_433_RX2_WINDOW_DATARATE;
    3ff8:	2200      	movs	r2, #0
    3ffa:	76da      	strb	r2, [r3, #27]
		RegParams.DefRx2Freq = MAC_433_RX2_WINDOW_FREQ;
    3ffc:	3a70      	subs	r2, #112	; 0x70
    3ffe:	751a      	strb	r2, [r3, #20]
    4000:	3241      	adds	r2, #65	; 0x41
    4002:	755a      	strb	r2, [r3, #21]
    4004:	3a02      	subs	r2, #2
    4006:	759a      	strb	r2, [r3, #22]
    4008:	324a      	adds	r2, #74	; 0x4a
    400a:	75da      	strb	r2, [r3, #23]
    400c:	e7b2      	b.n	3f74 <LORAReg_InitEU+0x1b0>
    400e:	46c0      	nop			; (mov r8, r8)
    4010:	200013e0 	.word	0x200013e0
    4014:	200013dc 	.word	0x200013dc
    4018:	0001b740 	.word	0x0001b740
    401c:	000149c9 	.word	0x000149c9
    4020:	0001b714 	.word	0x0001b714
    4024:	0001b7a0 	.word	0x0001b7a0
    4028:	0001b788 	.word	0x0001b788
    402c:	00003dc1 	.word	0x00003dc1
    4030:	200011c4 	.word	0x200011c4
    4034:	0001b7e8 	.word	0x0001b7e8
    4038:	00008675 	.word	0x00008675
    403c:	200011c8 	.word	0x200011c8
    4040:	0001b7f8 	.word	0x0001b7f8
    4044:	0001b748 	.word	0x0001b748
    4048:	00007589 	.word	0x00007589
    404c:	00007d49 	.word	0x00007d49
    4050:	00007fe5 	.word	0x00007fe5
    4054:	0001b738 	.word	0x0001b738
    4058:	0001b6f0 	.word	0x0001b6f0
    405c:	0001b794 	.word	0x0001b794

00004060 <LorawanReg_IND_Pds_Cb>:
#if (ENABLE_PDS == 1)
/* PDS Callback function */
void LorawanReg_IND_Pds_Cb(void)
{
	
}
    4060:	4770      	bx	lr
	...

00004064 <LORAReg_InitIN>:
{
    4064:	b570      	push	{r4, r5, r6, lr}
    4066:	b086      	sub	sp, #24
	RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_IN;
    4068:	4b60      	ldr	r3, [pc, #384]	; (41ec <LORAReg_InitIN+0x188>)
    406a:	2103      	movs	r1, #3
    406c:	7799      	strb	r1, [r3, #30]
	RegParams.maxChannels = MAX_CHANNELS_IN;
    406e:	2510      	movs	r5, #16
    4070:	2222      	movs	r2, #34	; 0x22
    4072:	549d      	strb	r5, [r3, r2]
	RegParams.maxSubBands = MAX_NUM_SUBBANDS_IN;
    4074:	3a21      	subs	r2, #33	; 0x21
    4076:	2421      	movs	r4, #33	; 0x21
    4078:	551a      	strb	r2, [r3, r4]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_IN;
    407a:	77da      	strb	r2, [r3, #31]
	RegParams.pChParams = &RegParams.cmnParams.paramsType2.chParams[0];
    407c:	001a      	movs	r2, r3
    407e:	326c      	adds	r2, #108	; 0x6c
    4080:	2400      	movs	r4, #0
    4082:	711a      	strb	r2, [r3, #4]
    4084:	0a16      	lsrs	r6, r2, #8
    4086:	715e      	strb	r6, [r3, #5]
    4088:	0c16      	lsrs	r6, r2, #16
    408a:	719e      	strb	r6, [r3, #6]
    408c:	0e12      	lsrs	r2, r2, #24
    408e:	71da      	strb	r2, [r3, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType2.DRParams[0];
    4090:	001a      	movs	r2, r3
    4092:	322c      	adds	r2, #44	; 0x2c
    4094:	701a      	strb	r2, [r3, #0]
    4096:	0a16      	lsrs	r6, r2, #8
    4098:	705e      	strb	r6, [r3, #1]
    409a:	0c16      	lsrs	r6, r2, #16
    409c:	709e      	strb	r6, [r3, #2]
    409e:	0e12      	lsrs	r2, r2, #24
    40a0:	70da      	strb	r2, [r3, #3]
	RegParams.pOtherChParams = &RegParams.cmnParams.paramsType2.othChParams[0];
    40a2:	001a      	movs	r2, r3
    40a4:	328c      	adds	r2, #140	; 0x8c
    40a6:	721a      	strb	r2, [r3, #8]
    40a8:	0a16      	lsrs	r6, r2, #8
    40aa:	725e      	strb	r6, [r3, #9]
    40ac:	0c16      	lsrs	r6, r2, #16
    40ae:	729e      	strb	r6, [r3, #10]
    40b0:	0e12      	lsrs	r2, r2, #24
    40b2:	72da      	strb	r2, [r3, #11]
	RegParams.pDutyCycleTimer = &RegParams.cmnParams.paramsType2.DutyCycleTimer;
    40b4:	001a      	movs	r2, r3
    40b6:	324d      	adds	r2, #77	; 0x4d
    40b8:	32ff      	adds	r2, #255	; 0xff
    40ba:	741a      	strb	r2, [r3, #16]
    40bc:	0a16      	lsrs	r6, r2, #8
    40be:	745e      	strb	r6, [r3, #17]
    40c0:	0c16      	lsrs	r6, r2, #16
    40c2:	749e      	strb	r6, [r3, #18]
    40c4:	0e12      	lsrs	r2, r2, #24
    40c6:	74da      	strb	r2, [r3, #19]
	RegParams.DefRx1DataRate = MAC_RX1_WINDOW_DATARATE_IN;
    40c8:	769c      	strb	r4, [r3, #26]
	RegParams.DefRx2DataRate = MAC_RX2_WINDOW_DATARATE_IN;
    40ca:	2202      	movs	r2, #2
    40cc:	76da      	strb	r2, [r3, #27]
	RegParams.DefRx2Freq = MAC_RX2_WINDOW_FREQ_IN;	
    40ce:	3a12      	subs	r2, #18
    40d0:	751a      	strb	r2, [r3, #20]
    40d2:	3a70      	subs	r2, #112	; 0x70
    40d4:	755a      	strb	r2, [r3, #21]
    40d6:	3226      	adds	r2, #38	; 0x26
    40d8:	759a      	strb	r2, [r3, #22]
    40da:	328d      	adds	r2, #141	; 0x8d
    40dc:	75da      	strb	r2, [r3, #23]
	RegParams.MinNewChIndex = MIN_CHANNEL_INDEX_IN;
    40de:	7659      	strb	r1, [r3, #25]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_IN;
    40e0:	761d      	strb	r5, [r3, #24]
	RegParams.minDataRate = MAC_DATARATE_MIN_IN;
    40e2:	3a2c      	subs	r2, #44	; 0x2c
    40e4:	771a      	strb	r2, [r3, #28]
	RegParams.maxDataRate = MAC_DATARATE_MAX_IN;
    40e6:	775c      	strb	r4, [r3, #29]
	RegParams.cmnParams.paramsType2.minNonDefChId = 3;
    40e8:	24aa      	movs	r4, #170	; 0xaa
    40ea:	34ff      	adds	r4, #255	; 0xff
    40ec:	5519      	strb	r1, [r3, r4]
	RegParams.Rx1DrOffset = 7;
    40ee:	3121      	adds	r1, #33	; 0x21
    40f0:	545a      	strb	r2, [r3, r1]
	RegParams.maxTxPwrIndx = 10;
    40f2:	391a      	subs	r1, #26
    40f4:	321e      	adds	r2, #30
    40f6:	5499      	strb	r1, [r3, r2]
	RegParams.maxTxPwr = 30;
    40f8:	3114      	adds	r1, #20
    40fa:	3a05      	subs	r2, #5
    40fc:	5499      	strb	r1, [r3, r2]
	RegParams.band = ismBand;
    40fe:	3206      	adds	r2, #6
    4100:	5498      	strb	r0, [r3, r2]
		result = LORAWAN_INVALID_PARAMETER;
    4102:	3ca0      	subs	r4, #160	; 0xa0
    4104:	3cff      	subs	r4, #255	; 0xff
	if(ismBand == ISM_IND865)
    4106:	280f      	cmp	r0, #15
    4108:	d008      	beq.n	411c <LORAReg_InitIN+0xb8>
    LORAREG_InitGetAttrFnPtrsIN();
    410a:	4b39      	ldr	r3, [pc, #228]	; (41f0 <LORAReg_InitIN+0x18c>)
    410c:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsIN();
    410e:	4b39      	ldr	r3, [pc, #228]	; (41f4 <LORAReg_InitIN+0x190>)
    4110:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsIN();
    4112:	4b39      	ldr	r3, [pc, #228]	; (41f8 <LORAReg_InitIN+0x194>)
    4114:	4798      	blx	r3
}
    4116:	0020      	movs	r0, r4
    4118:	b006      	add	sp, #24
    411a:	bd70      	pop	{r4, r5, r6, pc}
    memcpy (RegParams.pChParams, DefaultChannels865, sizeof(DefaultChannels865) );
    411c:	001c      	movs	r4, r3
    411e:	0018      	movs	r0, r3
    4120:	306c      	adds	r0, #108	; 0x6c
    4122:	3a20      	subs	r2, #32
    4124:	4935      	ldr	r1, [pc, #212]	; (41fc <LORAReg_InitIN+0x198>)
    4126:	4d36      	ldr	r5, [pc, #216]	; (4200 <LORAReg_InitIN+0x19c>)
    4128:	47a8      	blx	r5
	memcpy (RegParams.pOtherChParams, AdvChannels865, sizeof(AdvChannels865) );
    412a:	0020      	movs	r0, r4
    412c:	308c      	adds	r0, #140	; 0x8c
    412e:	2224      	movs	r2, #36	; 0x24
    4130:	4934      	ldr	r1, [pc, #208]	; (4204 <LORAReg_InitIN+0x1a0>)
    4132:	47a8      	blx	r5
    4134:	2006      	movs	r0, #6
	    RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    4136:	492d      	ldr	r1, [pc, #180]	; (41ec <LORAReg_InitIN+0x188>)
    4138:	24ff      	movs	r4, #255	; 0xff
    413a:	790b      	ldrb	r3, [r1, #4]
    413c:	794a      	ldrb	r2, [r1, #5]
    413e:	0212      	lsls	r2, r2, #8
    4140:	431a      	orrs	r2, r3
    4142:	798b      	ldrb	r3, [r1, #6]
    4144:	041b      	lsls	r3, r3, #16
    4146:	431a      	orrs	r2, r3
    4148:	79cb      	ldrb	r3, [r1, #7]
    414a:	061b      	lsls	r3, r3, #24
    414c:	4313      	orrs	r3, r2
    414e:	181b      	adds	r3, r3, r0
    4150:	705c      	strb	r4, [r3, #1]
    4152:	3002      	adds	r0, #2
    for (i = MIN_CHANNEL_INDEX_IN; i < MAX_CHANNELS_IN; i++)
    4154:	2820      	cmp	r0, #32
    4156:	d1f0      	bne.n	413a <LORAReg_InitIN+0xd6>
		RegParams.cmnParams.paramsType2.txParams.maxEIRP = MAX_EIRP_IN;
    4158:	4c24      	ldr	r4, [pc, #144]	; (41ec <LORAReg_InitIN+0x188>)
    415a:	221e      	movs	r2, #30
    415c:	23d5      	movs	r3, #213	; 0xd5
    415e:	005b      	lsls	r3, r3, #1
    4160:	54e2      	strb	r2, [r4, r3]
		memcpy (RegParams.pDrParams, DefaultDrParamsIN, sizeof(DefaultDrParamsIN) );
    4162:	7820      	ldrb	r0, [r4, #0]
    4164:	7863      	ldrb	r3, [r4, #1]
    4166:	021b      	lsls	r3, r3, #8
    4168:	4303      	orrs	r3, r0
    416a:	78a0      	ldrb	r0, [r4, #2]
    416c:	0400      	lsls	r0, r0, #16
    416e:	4303      	orrs	r3, r0
    4170:	78e0      	ldrb	r0, [r4, #3]
    4172:	0600      	lsls	r0, r0, #24
    4174:	4318      	orrs	r0, r3
    4176:	3222      	adds	r2, #34	; 0x22
    4178:	4923      	ldr	r1, [pc, #140]	; (4208 <LORAReg_InitIN+0x1a4>)
    417a:	4b21      	ldr	r3, [pc, #132]	; (4200 <LORAReg_InitIN+0x19c>)
    417c:	4798      	blx	r3
		RegParams.regParamItems.fileid = PDS_FILE_REG_IND_07_IDX;
    417e:	2306      	movs	r3, #6
    4180:	2106      	movs	r1, #6
    4182:	22fa      	movs	r2, #250	; 0xfa
    4184:	0052      	lsls	r2, r2, #1
    4186:	54a1      	strb	r1, [r4, r2]
		RegParams.regParamItems.alt_ch_item_id = 0;
    4188:	2100      	movs	r1, #0
    418a:	22f6      	movs	r2, #246	; 0xf6
    418c:	32ff      	adds	r2, #255	; 0xff
    418e:	54a1      	strb	r1, [r4, r2]
    4190:	0022      	movs	r2, r4
    4192:	32f6      	adds	r2, #246	; 0xf6
    4194:	32ff      	adds	r2, #255	; 0xff
    4196:	7051      	strb	r1, [r2, #1]
		RegParams.regParamItems.ch_param_1_item_id = PDS_REG_IND_CH_PARAM_1;
    4198:	22f8      	movs	r2, #248	; 0xf8
    419a:	32ff      	adds	r2, #255	; 0xff
    419c:	54a1      	strb	r1, [r4, r2]
    419e:	0022      	movs	r2, r4
    41a0:	32f8      	adds	r2, #248	; 0xf8
    41a2:	32ff      	adds	r2, #255	; 0xff
    41a4:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.ch_param_2_item_id = PDS_REG_IND_CH_PARAM_2;
    41a6:	3101      	adds	r1, #1
    41a8:	22fa      	movs	r2, #250	; 0xfa
    41aa:	32ff      	adds	r2, #255	; 0xff
    41ac:	54a1      	strb	r1, [r4, r2]
    41ae:	0022      	movs	r2, r4
    41b0:	32fa      	adds	r2, #250	; 0xfa
    41b2:	32ff      	adds	r2, #255	; 0xff
    41b4:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.sb_dc_prescalr_item_id = 0;
    41b6:	2200      	movs	r2, #0
    41b8:	23fc      	movs	r3, #252	; 0xfc
    41ba:	33ff      	adds	r3, #255	; 0xff
    41bc:	54e2      	strb	r2, [r4, r3]
    41be:	0023      	movs	r3, r4
    41c0:	33fc      	adds	r3, #252	; 0xfc
    41c2:	33ff      	adds	r3, #255	; 0xff
    41c4:	705a      	strb	r2, [r3, #1]
		RegParams.regParamItems.band_item_id = 0;
    41c6:	23fe      	movs	r3, #254	; 0xfe
    41c8:	33ff      	adds	r3, #255	; 0xff
    41ca:	54e2      	strb	r2, [r4, r3]
    41cc:	18e4      	adds	r4, r4, r3
    41ce:	2300      	movs	r3, #0
    41d0:	7063      	strb	r3, [r4, #1]
		filemarks.fileMarkListAddr = aRegIndPdsOps;
    41d2:	ab02      	add	r3, sp, #8
		filemarks.numItems =  (uint8_t)(PDS_REG_IND_MAX_VALUE & 0x00FF);
    41d4:	3202      	adds	r2, #2
    41d6:	711a      	strb	r2, [r3, #4]
		filemarks.fIDcb = LorawanReg_IND_Pds_Cb;
    41d8:	4a0c      	ldr	r2, [pc, #48]	; (420c <LORAReg_InitIN+0x1a8>)
		PDS_RegFile(PDS_FILE_REG_IND_07_IDX,filemarks);
    41da:	9200      	str	r2, [sp, #0]
    41dc:	490c      	ldr	r1, [pc, #48]	; (4210 <LORAReg_InitIN+0x1ac>)
    41de:	9a03      	ldr	r2, [sp, #12]
    41e0:	4b0c      	ldr	r3, [pc, #48]	; (4214 <LORAReg_InitIN+0x1b0>)
    41e2:	2006      	movs	r0, #6
    41e4:	4c0c      	ldr	r4, [pc, #48]	; (4218 <LORAReg_InitIN+0x1b4>)
    41e6:	47a0      	blx	r4
	StackRetStatus_t result = LORAWAN_SUCCESS;
    41e8:	2408      	movs	r4, #8
    41ea:	e78e      	b.n	410a <LORAReg_InitIN+0xa6>
    41ec:	200013e0 	.word	0x200013e0
    41f0:	00007931 	.word	0x00007931
    41f4:	00007e89 	.word	0x00007e89
    41f8:	00008095 	.word	0x00008095
    41fc:	0001b824 	.word	0x0001b824
    4200:	000149c9 	.word	0x000149c9
    4204:	0001b800 	.word	0x0001b800
    4208:	0001b82c 	.word	0x0001b82c
    420c:	00004061 	.word	0x00004061
    4210:	200011cc 	.word	0x200011cc
    4214:	0001b86c 	.word	0x0001b86c
    4218:	00008675 	.word	0x00008675

0000421c <LorawanReg_JPN_Pds_Cb>:
#if (ENABLE_PDS == 1)
/* PDS Callback function */
void LorawanReg_JPN_Pds_Cb(void)
{

}
    421c:	4770      	bx	lr
	...

00004220 <LORAReg_InitJP>:
{
    4220:	b5f0      	push	{r4, r5, r6, r7, lr}
    4222:	b087      	sub	sp, #28
	RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_JP;
    4224:	4b7d      	ldr	r3, [pc, #500]	; (441c <LORAReg_InitJP+0x1fc>)
    4226:	2203      	movs	r2, #3
    4228:	779a      	strb	r2, [r3, #30]
	RegParams.maxChannels = MAX_CHANNELS_JP;
    422a:	2110      	movs	r1, #16
    422c:	321f      	adds	r2, #31
    422e:	5499      	strb	r1, [r3, r2]
	RegParams.maxSubBands = MAX_NUM_SUBBANDS_JP;
    4230:	3a21      	subs	r2, #33	; 0x21
    4232:	2421      	movs	r4, #33	; 0x21
    4234:	551a      	strb	r2, [r3, r4]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_JP;
    4236:	77da      	strb	r2, [r3, #31]
	RegParams.pChParams = &RegParams.cmnParams.paramsType2.chParams[0];
    4238:	001a      	movs	r2, r3
    423a:	326c      	adds	r2, #108	; 0x6c
    423c:	711a      	strb	r2, [r3, #4]
    423e:	0a14      	lsrs	r4, r2, #8
    4240:	715c      	strb	r4, [r3, #5]
    4242:	0c14      	lsrs	r4, r2, #16
    4244:	719c      	strb	r4, [r3, #6]
    4246:	0e12      	lsrs	r2, r2, #24
    4248:	71da      	strb	r2, [r3, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType2.DRParams[0];
    424a:	001a      	movs	r2, r3
    424c:	322c      	adds	r2, #44	; 0x2c
    424e:	701a      	strb	r2, [r3, #0]
    4250:	0a14      	lsrs	r4, r2, #8
    4252:	705c      	strb	r4, [r3, #1]
    4254:	0c14      	lsrs	r4, r2, #16
    4256:	709c      	strb	r4, [r3, #2]
    4258:	0e12      	lsrs	r2, r2, #24
    425a:	70da      	strb	r2, [r3, #3]
	RegParams.pSubBandParams = &RegParams.cmnParams.paramsType2.SubBands[0];
    425c:	001a      	movs	r2, r3
    425e:	32ad      	adds	r2, #173	; 0xad
    4260:	32ff      	adds	r2, #255	; 0xff
    4262:	731a      	strb	r2, [r3, #12]
    4264:	0a14      	lsrs	r4, r2, #8
    4266:	735c      	strb	r4, [r3, #13]
    4268:	0c14      	lsrs	r4, r2, #16
    426a:	739c      	strb	r4, [r3, #14]
    426c:	0e12      	lsrs	r2, r2, #24
    426e:	73da      	strb	r2, [r3, #15]
	RegParams.pOtherChParams = &RegParams.cmnParams.paramsType2.othChParams[0];
    4270:	001a      	movs	r2, r3
    4272:	328c      	adds	r2, #140	; 0x8c
    4274:	721a      	strb	r2, [r3, #8]
    4276:	0a14      	lsrs	r4, r2, #8
    4278:	725c      	strb	r4, [r3, #9]
    427a:	0c14      	lsrs	r4, r2, #16
    427c:	729c      	strb	r4, [r3, #10]
    427e:	0e12      	lsrs	r2, r2, #24
    4280:	72da      	strb	r2, [r3, #11]
	RegParams.pDutyCycleTimer = &RegParams.cmnParams.paramsType2.DutyCycleTimer;
    4282:	001a      	movs	r2, r3
    4284:	324d      	adds	r2, #77	; 0x4d
    4286:	32ff      	adds	r2, #255	; 0xff
    4288:	741a      	strb	r2, [r3, #16]
    428a:	0a14      	lsrs	r4, r2, #8
    428c:	745c      	strb	r4, [r3, #17]
    428e:	0c14      	lsrs	r4, r2, #16
    4290:	749c      	strb	r4, [r3, #18]
    4292:	0e12      	lsrs	r2, r2, #24
    4294:	74da      	strb	r2, [r3, #19]
	RegParams.DefRx1DataRate = MAC_RX1_WINDOW_DATARATE_JP;
    4296:	2202      	movs	r2, #2
    4298:	769a      	strb	r2, [r3, #26]
	RegParams.DefRx2DataRate = MAC_RX2_WINDOW_DATARATE_JP;
    429a:	76da      	strb	r2, [r3, #27]
	RegParams.DefRx2Freq = MAC_RX2_WINDOW_FREQ_JP;	
    429c:	2400      	movs	r4, #0
    429e:	751c      	strb	r4, [r3, #20]
    42a0:	3c16      	subs	r4, #22
    42a2:	755c      	strb	r4, [r3, #21]
    42a4:	341c      	adds	r4, #28
    42a6:	759c      	strb	r4, [r3, #22]
    42a8:	3431      	adds	r4, #49	; 0x31
    42aa:	75dc      	strb	r4, [r3, #23]
	RegParams.MinNewChIndex = MIN_CHANNEL_INDEX_JP;
    42ac:	765a      	strb	r2, [r3, #25]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_JP;
    42ae:	3c23      	subs	r4, #35	; 0x23
    42b0:	761c      	strb	r4, [r3, #24]
	RegParams.minDataRate = MAC_DATARATE_MIN_JP;
    42b2:	3c0d      	subs	r4, #13
    42b4:	771c      	strb	r4, [r3, #28]
	RegParams.maxDataRate = MAC_DATARATE_MAX_JP;
    42b6:	2500      	movs	r5, #0
    42b8:	775d      	strb	r5, [r3, #29]
	RegParams.cmnParams.paramsType2.LBTScanPeriod = LBT_SCAN_PERIOD_JP;
    42ba:	260a      	movs	r6, #10
    42bc:	35a7      	adds	r5, #167	; 0xa7
    42be:	35ff      	adds	r5, #255	; 0xff
    42c0:	555e      	strb	r6, [r3, r5]
	RegParams.cmnParams.paramsType2.LBTSignalThreshold = LBT_SIGNAL_THRESHOLD_JP;
    42c2:	36a6      	adds	r6, #166	; 0xa6
    42c4:	25a8      	movs	r5, #168	; 0xa8
    42c6:	35ff      	adds	r5, #255	; 0xff
    42c8:	555e      	strb	r6, [r3, r5]
	RegParams.cmnParams.paramsType2.LBT_RSSISamplesCount = LBT_RSSI_SAMPLES_COUNT_JP;
    42ca:	3eab      	subs	r6, #171	; 0xab
    42cc:	3501      	adds	r5, #1
    42ce:	555e      	strb	r6, [r3, r5]
	RegParams.cmnParams.paramsType2.minNonDefChId = 2;
    42d0:	25aa      	movs	r5, #170	; 0xaa
    42d2:	35ff      	adds	r5, #255	; 0xff
    42d4:	555a      	strb	r2, [r3, r5]
	RegParams.Rx1DrOffset = 7;
    42d6:	3222      	adds	r2, #34	; 0x22
    42d8:	549c      	strb	r4, [r3, r2]
	RegParams.maxTxPwrIndx = 7;
    42da:	3201      	adds	r2, #1
    42dc:	549c      	strb	r4, [r3, r2]
	RegParams.maxTxPwr = 16;
    42de:	3a05      	subs	r2, #5
    42e0:	5499      	strb	r1, [r3, r2]
	RegParams.cmnParams.paramsType2.LBTTimer.timerId = regTimerId[0];
    42e2:	4a4f      	ldr	r2, [pc, #316]	; (4420 <LORAReg_InitJP+0x200>)
    42e4:	7814      	ldrb	r4, [r2, #0]
    42e6:	2196      	movs	r1, #150	; 0x96
    42e8:	31ff      	adds	r1, #255	; 0xff
    42ea:	545c      	strb	r4, [r3, r1]
	RegParams.pDutyCycleTimer->timerId = regTimerId[1];
    42ec:	7851      	ldrb	r1, [r2, #1]
    42ee:	22a8      	movs	r2, #168	; 0xa8
    42f0:	0052      	lsls	r2, r2, #1
    42f2:	5499      	strb	r1, [r3, r2]
	RegParams.band = ismBand;
    42f4:	3a2b      	subs	r2, #43	; 0x2b
    42f6:	3aff      	subs	r2, #255	; 0xff
    42f8:	5498      	strb	r0, [r3, r2]
		result = LORAWAN_INVALID_PARAMETER;
    42fa:	240a      	movs	r4, #10
	if(ismBand == ISM_JPN923)
    42fc:	2805      	cmp	r0, #5
    42fe:	d008      	beq.n	4312 <LORAReg_InitJP+0xf2>
    LORAREG_InitGetAttrFnPtrsJP();
    4300:	4b48      	ldr	r3, [pc, #288]	; (4424 <LORAReg_InitJP+0x204>)
    4302:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsJP();
    4304:	4b48      	ldr	r3, [pc, #288]	; (4428 <LORAReg_InitJP+0x208>)
    4306:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsJP();
    4308:	4b48      	ldr	r3, [pc, #288]	; (442c <LORAReg_InitJP+0x20c>)
    430a:	4798      	blx	r3
}
    430c:	0020      	movs	r0, r4
    430e:	b007      	add	sp, #28
    4310:	bdf0      	pop	{r4, r5, r6, r7, pc}
    memcpy (RegParams.pChParams, DefaultChannels923JP, sizeof(DefaultChannels923JP) );
    4312:	001c      	movs	r4, r3
    4314:	0018      	movs	r0, r3
    4316:	306c      	adds	r0, #108	; 0x6c
    4318:	3a22      	subs	r2, #34	; 0x22
    431a:	4945      	ldr	r1, [pc, #276]	; (4430 <LORAReg_InitJP+0x210>)
    431c:	4d45      	ldr	r5, [pc, #276]	; (4434 <LORAReg_InitJP+0x214>)
    431e:	47a8      	blx	r5
	memcpy (RegParams.pOtherChParams, AdvChannels923JP, sizeof(AdvChannels923JP) );
    4320:	0020      	movs	r0, r4
    4322:	308c      	adds	r0, #140	; 0x8c
    4324:	2218      	movs	r2, #24
    4326:	4944      	ldr	r1, [pc, #272]	; (4438 <LORAReg_InitJP+0x218>)
    4328:	47a8      	blx	r5
	memcpy (RegParams.pSubBandParams, SubBandParamsJP923, sizeof(SubBandParamsJP923) );
    432a:	0020      	movs	r0, r4
    432c:	30ad      	adds	r0, #173	; 0xad
    432e:	30ff      	adds	r0, #255	; 0xff
    4330:	220c      	movs	r2, #12
    4332:	4942      	ldr	r1, [pc, #264]	; (443c <LORAReg_InitJP+0x21c>)
    4334:	47a8      	blx	r5
	memcpy (RegParams.cmnParams.paramsType2.subBandDutyCycle,SubBandDutyCycleJP923,sizeof(SubBandDutyCycleJP923));
    4336:	0020      	movs	r0, r4
    4338:	3097      	adds	r0, #151	; 0x97
    433a:	30ff      	adds	r0, #255	; 0xff
    433c:	2202      	movs	r2, #2
    433e:	4940      	ldr	r1, [pc, #256]	; (4440 <LORAReg_InitJP+0x220>)
    4340:	47a8      	blx	r5
    4342:	2302      	movs	r3, #2
    4344:	2202      	movs	r2, #2
	    RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    4346:	4935      	ldr	r1, [pc, #212]	; (441c <LORAReg_InitJP+0x1fc>)
    4348:	27ff      	movs	r7, #255	; 0xff
		RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    434a:	2500      	movs	r5, #0
    for (i = 2; i < RegParams.maxChannels; i++)
    434c:	361d      	adds	r6, #29
	    RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    434e:	7908      	ldrb	r0, [r1, #4]
    4350:	794c      	ldrb	r4, [r1, #5]
    4352:	0224      	lsls	r4, r4, #8
    4354:	4304      	orrs	r4, r0
    4356:	7988      	ldrb	r0, [r1, #6]
    4358:	0400      	lsls	r0, r0, #16
    435a:	4304      	orrs	r4, r0
    435c:	79c8      	ldrb	r0, [r1, #7]
    435e:	0600      	lsls	r0, r0, #24
    4360:	4320      	orrs	r0, r4
    4362:	0054      	lsls	r4, r2, #1
    4364:	1820      	adds	r0, r4, r0
    4366:	7047      	strb	r7, [r0, #1]
		RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    4368:	3352      	adds	r3, #82	; 0x52
    436a:	009b      	lsls	r3, r3, #2
    436c:	18cb      	adds	r3, r1, r3
    436e:	725d      	strb	r5, [r3, #9]
    4370:	729d      	strb	r5, [r3, #10]
    4372:	72dd      	strb	r5, [r3, #11]
    4374:	731d      	strb	r5, [r3, #12]
    for (i = 2; i < RegParams.maxChannels; i++)
    4376:	3201      	adds	r2, #1
    4378:	b2d2      	uxtb	r2, r2
    437a:	0013      	movs	r3, r2
    437c:	5788      	ldrsb	r0, [r1, r6]
    437e:	4282      	cmp	r2, r0
    4380:	dbe5      	blt.n	434e <LORAReg_InitJP+0x12e>
	RegParams.lastUsedChannelIndex = UINT8_MAX;
    4382:	4c26      	ldr	r4, [pc, #152]	; (441c <LORAReg_InitJP+0x1fc>)
    4384:	22ff      	movs	r2, #255	; 0xff
    4386:	2327      	movs	r3, #39	; 0x27
    4388:	54e2      	strb	r2, [r4, r3]
		RegParams.cmnParams.paramsType2.txParams.maxEIRP = DEFAULT_EIRP_JP;//MAX_EIRP_JP;
    438a:	3aef      	subs	r2, #239	; 0xef
    438c:	3384      	adds	r3, #132	; 0x84
    438e:	33ff      	adds	r3, #255	; 0xff
    4390:	54e2      	strb	r2, [r4, r3]
		memcpy (RegParams.pDrParams, DefaultDrParamsJP, sizeof(DefaultDrParamsJP) );
    4392:	7820      	ldrb	r0, [r4, #0]
    4394:	7863      	ldrb	r3, [r4, #1]
    4396:	021b      	lsls	r3, r3, #8
    4398:	4303      	orrs	r3, r0
    439a:	78a0      	ldrb	r0, [r4, #2]
    439c:	0400      	lsls	r0, r0, #16
    439e:	4303      	orrs	r3, r0
    43a0:	78e0      	ldrb	r0, [r4, #3]
    43a2:	0600      	lsls	r0, r0, #24
    43a4:	4318      	orrs	r0, r3
    43a6:	3230      	adds	r2, #48	; 0x30
    43a8:	4926      	ldr	r1, [pc, #152]	; (4444 <LORAReg_InitJP+0x224>)
    43aa:	4b22      	ldr	r3, [pc, #136]	; (4434 <LORAReg_InitJP+0x214>)
    43ac:	4798      	blx	r3
		RegParams.regParamItems.fileid = PDS_FILE_REG_JPN_08_IDX;
    43ae:	2307      	movs	r3, #7
    43b0:	2107      	movs	r1, #7
    43b2:	22fa      	movs	r2, #250	; 0xfa
    43b4:	0052      	lsls	r2, r2, #1
    43b6:	54a1      	strb	r1, [r4, r2]
		RegParams.regParamItems.alt_ch_item_id = 0;
    43b8:	2100      	movs	r1, #0
    43ba:	22f6      	movs	r2, #246	; 0xf6
    43bc:	32ff      	adds	r2, #255	; 0xff
    43be:	54a1      	strb	r1, [r4, r2]
    43c0:	0022      	movs	r2, r4
    43c2:	32f6      	adds	r2, #246	; 0xf6
    43c4:	32ff      	adds	r2, #255	; 0xff
    43c6:	7051      	strb	r1, [r2, #1]
		RegParams.regParamItems.ch_param_1_item_id = PDS_REG_JPN_CH_PARAM_1;
    43c8:	22f8      	movs	r2, #248	; 0xf8
    43ca:	32ff      	adds	r2, #255	; 0xff
    43cc:	54a1      	strb	r1, [r4, r2]
    43ce:	0022      	movs	r2, r4
    43d0:	32f8      	adds	r2, #248	; 0xf8
    43d2:	32ff      	adds	r2, #255	; 0xff
    43d4:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.ch_param_2_item_id = PDS_REG_JPN_CH_PARAM_2;
    43d6:	3101      	adds	r1, #1
    43d8:	22fa      	movs	r2, #250	; 0xfa
    43da:	32ff      	adds	r2, #255	; 0xff
    43dc:	54a1      	strb	r1, [r4, r2]
    43de:	0022      	movs	r2, r4
    43e0:	32fa      	adds	r2, #250	; 0xfa
    43e2:	32ff      	adds	r2, #255	; 0xff
    43e4:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.sb_dc_prescalr_item_id = 0;
    43e6:	2200      	movs	r2, #0
    43e8:	23fc      	movs	r3, #252	; 0xfc
    43ea:	33ff      	adds	r3, #255	; 0xff
    43ec:	54e2      	strb	r2, [r4, r3]
    43ee:	0023      	movs	r3, r4
    43f0:	33fc      	adds	r3, #252	; 0xfc
    43f2:	33ff      	adds	r3, #255	; 0xff
    43f4:	705a      	strb	r2, [r3, #1]
		RegParams.regParamItems.band_item_id = 0;
    43f6:	23fe      	movs	r3, #254	; 0xfe
    43f8:	33ff      	adds	r3, #255	; 0xff
    43fa:	54e2      	strb	r2, [r4, r3]
    43fc:	18e4      	adds	r4, r4, r3
    43fe:	2300      	movs	r3, #0
    4400:	7063      	strb	r3, [r4, #1]
		filemarks.fileMarkListAddr = aRegJpnFid1PdsOps;
    4402:	ab02      	add	r3, sp, #8
		filemarks.numItems =  (uint8_t)(PDS_REG_JPN_FID1_MAX_VALUE & 0x00FF);
    4404:	3202      	adds	r2, #2
    4406:	711a      	strb	r2, [r3, #4]
		filemarks.fIDcb = LorawanReg_JPN_Pds_Cb;
    4408:	4a0f      	ldr	r2, [pc, #60]	; (4448 <LORAReg_InitJP+0x228>)
		PDS_RegFile(PDS_FILE_REG_JPN_08_IDX,filemarks);
    440a:	9200      	str	r2, [sp, #0]
    440c:	490f      	ldr	r1, [pc, #60]	; (444c <LORAReg_InitJP+0x22c>)
    440e:	9a03      	ldr	r2, [sp, #12]
    4410:	4b0f      	ldr	r3, [pc, #60]	; (4450 <LORAReg_InitJP+0x230>)
    4412:	2007      	movs	r0, #7
    4414:	4c0f      	ldr	r4, [pc, #60]	; (4454 <LORAReg_InitJP+0x234>)
    4416:	47a0      	blx	r4
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4418:	2408      	movs	r4, #8
    441a:	e771      	b.n	4300 <LORAReg_InitJP+0xe0>
    441c:	200013e0 	.word	0x200013e0
    4420:	200013dc 	.word	0x200013dc
    4424:	00007a5d 	.word	0x00007a5d
    4428:	00007ef1 	.word	0x00007ef1
    442c:	000080d1 	.word	0x000080d1
    4430:	0001b894 	.word	0x0001b894
    4434:	000149c9 	.word	0x000149c9
    4438:	0001b87c 	.word	0x0001b87c
    443c:	0001b8dc 	.word	0x0001b8dc
    4440:	0001b8d8 	.word	0x0001b8d8
    4444:	0001b898 	.word	0x0001b898
    4448:	0000421d 	.word	0x0000421d
    444c:	200011d0 	.word	0x200011d0
    4450:	0001b8e8 	.word	0x0001b8e8
    4454:	00008675 	.word	0x00008675

00004458 <LorawanReg_KR_Pds_Cb>:
#if (ENABLE_PDS == 1)
/* PDS Callback */
void LorawanReg_KR_Pds_Cb(void)
{

}
    4458:	4770      	bx	lr
	...

0000445c <LORAReg_InitKR>:
{
    445c:	b5f0      	push	{r4, r5, r6, r7, lr}
    445e:	46d6      	mov	lr, sl
    4460:	464f      	mov	r7, r9
    4462:	4646      	mov	r6, r8
    4464:	b5c0      	push	{r6, r7, lr}
    4466:	b086      	sub	sp, #24
	RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_KR;
    4468:	4b93      	ldr	r3, [pc, #588]	; (46b8 <LORAReg_InitKR+0x25c>)
    446a:	2103      	movs	r1, #3
    446c:	7799      	strb	r1, [r3, #30]
	RegParams.maxChannels = MAX_CHANNELS_KR;
    446e:	2410      	movs	r4, #16
    4470:	2222      	movs	r2, #34	; 0x22
    4472:	549c      	strb	r4, [r3, r2]
	RegParams.maxSubBands = MAX_NUM_SUBBANDS_KR;
    4474:	3a21      	subs	r2, #33	; 0x21
    4476:	3411      	adds	r4, #17
    4478:	551a      	strb	r2, [r3, r4]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_KR;
    447a:	77da      	strb	r2, [r3, #31]
	RegParams.pChParams = &RegParams.cmnParams.paramsType2.chParams[0];
    447c:	001a      	movs	r2, r3
    447e:	326c      	adds	r2, #108	; 0x6c
    4480:	2400      	movs	r4, #0
    4482:	711a      	strb	r2, [r3, #4]
    4484:	0a15      	lsrs	r5, r2, #8
    4486:	715d      	strb	r5, [r3, #5]
    4488:	0c15      	lsrs	r5, r2, #16
    448a:	719d      	strb	r5, [r3, #6]
    448c:	0e12      	lsrs	r2, r2, #24
    448e:	71da      	strb	r2, [r3, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType2.DRParams[0];
    4490:	001a      	movs	r2, r3
    4492:	322c      	adds	r2, #44	; 0x2c
    4494:	701a      	strb	r2, [r3, #0]
    4496:	0a15      	lsrs	r5, r2, #8
    4498:	705d      	strb	r5, [r3, #1]
    449a:	0c15      	lsrs	r5, r2, #16
    449c:	709d      	strb	r5, [r3, #2]
    449e:	0e12      	lsrs	r2, r2, #24
    44a0:	70da      	strb	r2, [r3, #3]
	RegParams.pOtherChParams = &RegParams.cmnParams.paramsType2.othChParams[0];
    44a2:	001a      	movs	r2, r3
    44a4:	328c      	adds	r2, #140	; 0x8c
    44a6:	721a      	strb	r2, [r3, #8]
    44a8:	0a15      	lsrs	r5, r2, #8
    44aa:	725d      	strb	r5, [r3, #9]
    44ac:	0c15      	lsrs	r5, r2, #16
    44ae:	729d      	strb	r5, [r3, #10]
    44b0:	0e12      	lsrs	r2, r2, #24
    44b2:	72da      	strb	r2, [r3, #11]
	RegParams.pDutyCycleTimer = &RegParams.cmnParams.paramsType2.DutyCycleTimer;
    44b4:	001a      	movs	r2, r3
    44b6:	324d      	adds	r2, #77	; 0x4d
    44b8:	32ff      	adds	r2, #255	; 0xff
    44ba:	741a      	strb	r2, [r3, #16]
    44bc:	0a15      	lsrs	r5, r2, #8
    44be:	745d      	strb	r5, [r3, #17]
    44c0:	0c15      	lsrs	r5, r2, #16
    44c2:	749d      	strb	r5, [r3, #18]
    44c4:	0e12      	lsrs	r2, r2, #24
    44c6:	74da      	strb	r2, [r3, #19]
	RegParams.DefRx1DataRate = MAC_RX1_WINDOW_DATARATE_KR;
    44c8:	769c      	strb	r4, [r3, #26]
	RegParams.DefRx2DataRate = MAC_RX2_WINDOW_DATARATE_KR;
    44ca:	76dc      	strb	r4, [r3, #27]
	RegParams.DefRx2Freq = MAC_RX2_WINDOW_FREQ_KR;	
    44cc:	2220      	movs	r2, #32
    44ce:	4252      	negs	r2, r2
    44d0:	751a      	strb	r2, [r3, #20]
    44d2:	3233      	adds	r2, #51	; 0x33
    44d4:	755a      	strb	r2, [r3, #21]
    44d6:	3a20      	subs	r2, #32
    44d8:	759a      	strb	r2, [r3, #22]
    44da:	3243      	adds	r2, #67	; 0x43
    44dc:	75da      	strb	r2, [r3, #23]
	RegParams.MinNewChIndex = MIN_CHANNEL_INDEX_KR;
    44de:	7659      	strb	r1, [r3, #25]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_KR;
    44e0:	3a22      	subs	r2, #34	; 0x22
    44e2:	761a      	strb	r2, [r3, #24]
	RegParams.minDataRate = MAC_DATARATE_MIN_KR;
    44e4:	3a0f      	subs	r2, #15
    44e6:	771a      	strb	r2, [r3, #28]
	RegParams.maxDataRate = MAC_DATARATE_MAX_KR;
    44e8:	775c      	strb	r4, [r3, #29]
	RegParams.cmnParams.paramsType2.LBTScanPeriod = LBT_SCAN_PERIOD_KR;
    44ea:	340a      	adds	r4, #10
    44ec:	25d3      	movs	r5, #211	; 0xd3
    44ee:	006d      	lsls	r5, r5, #1
    44f0:	555c      	strb	r4, [r3, r5]
	RegParams.cmnParams.paramsType2.LBTSignalThreshold = LBT_SIGNAL_THRESHOLD_KR;
    44f2:	26bf      	movs	r6, #191	; 0xbf
    44f4:	25a8      	movs	r5, #168	; 0xa8
    44f6:	35ff      	adds	r5, #255	; 0xff
    44f8:	555e      	strb	r6, [r3, r5]
	RegParams.cmnParams.paramsType2.LBT_RSSISamplesCount = LBT_RSSI_SAMPLES_COUNT_KR;
    44fa:	3501      	adds	r5, #1
    44fc:	555c      	strb	r4, [r3, r5]
	RegParams.cmnParams.paramsType2.minNonDefChId = 3;
    44fe:	24aa      	movs	r4, #170	; 0xaa
    4500:	34ff      	adds	r4, #255	; 0xff
    4502:	5519      	strb	r1, [r3, r4]
	RegParams.Rx1DrOffset = 5;
    4504:	3121      	adds	r1, #33	; 0x21
    4506:	545a      	strb	r2, [r3, r1]
	RegParams.maxTxPwrIndx = 7;
    4508:	391d      	subs	r1, #29
    450a:	3220      	adds	r2, #32
    450c:	5499      	strb	r1, [r3, r2]
	RegParams.maxTxPwr = 14;
    450e:	3107      	adds	r1, #7
    4510:	3a05      	subs	r2, #5
    4512:	5499      	strb	r1, [r3, r2]
	RegParams.cmnParams.paramsType2.LBTTimer.timerId = regTimerId[0];
    4514:	4a69      	ldr	r2, [pc, #420]	; (46bc <LORAReg_InitKR+0x260>)
    4516:	7811      	ldrb	r1, [r2, #0]
    4518:	2296      	movs	r2, #150	; 0x96
    451a:	32ff      	adds	r2, #255	; 0xff
    451c:	5499      	strb	r1, [r3, r2]
	RegParams.band = ismBand;
    451e:	3a70      	subs	r2, #112	; 0x70
    4520:	3aff      	subs	r2, #255	; 0xff
    4522:	5498      	strb	r0, [r3, r2]
		result = UNSUPPORTED_BAND;
    4524:	3ce1      	subs	r4, #225	; 0xe1
	if(ismBand == ISM_KR920)
    4526:	2804      	cmp	r0, #4
    4528:	d00c      	beq.n	4544 <LORAReg_InitKR+0xe8>
    LORAREG_InitGetAttrFnPtrsKR();
    452a:	4b65      	ldr	r3, [pc, #404]	; (46c0 <LORAReg_InitKR+0x264>)
    452c:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsKR();
    452e:	4b65      	ldr	r3, [pc, #404]	; (46c4 <LORAReg_InitKR+0x268>)
    4530:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsKR();
    4532:	4b65      	ldr	r3, [pc, #404]	; (46c8 <LORAReg_InitKR+0x26c>)
    4534:	4798      	blx	r3
}
    4536:	0020      	movs	r0, r4
    4538:	b006      	add	sp, #24
    453a:	bc1c      	pop	{r2, r3, r4}
    453c:	4690      	mov	r8, r2
    453e:	4699      	mov	r9, r3
    4540:	46a2      	mov	sl, r4
    4542:	bdf0      	pop	{r4, r5, r6, r7, pc}
    memcpy (RegParams.pChParams, DefaultChannels920KR, sizeof(DefaultChannels920KR) );
    4544:	001c      	movs	r4, r3
    4546:	0018      	movs	r0, r3
    4548:	306c      	adds	r0, #108	; 0x6c
    454a:	3a20      	subs	r2, #32
    454c:	495f      	ldr	r1, [pc, #380]	; (46cc <LORAReg_InitKR+0x270>)
    454e:	4d60      	ldr	r5, [pc, #384]	; (46d0 <LORAReg_InitKR+0x274>)
    4550:	47a8      	blx	r5
	memcpy (RegParams.pOtherChParams, AdvChannels920KR, sizeof(AdvChannels920KR) );
    4552:	0020      	movs	r0, r4
    4554:	308c      	adds	r0, #140	; 0x8c
    4556:	2224      	movs	r2, #36	; 0x24
    4558:	495e      	ldr	r1, [pc, #376]	; (46d4 <LORAReg_InitKR+0x278>)
    455a:	47a8      	blx	r5
    455c:	2103      	movs	r1, #3
    455e:	2003      	movs	r0, #3
	    RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    4560:	4b55      	ldr	r3, [pc, #340]	; (46b8 <LORAReg_InitKR+0x25c>)
    4562:	3640      	adds	r6, #64	; 0x40
		RegParams.pChParams[i].status = DISABLED;
    4564:	2500      	movs	r5, #0
		RegParams.cmnParams.paramsType2.txParams.maxEIRP = UINT8_MAX;
    4566:	22d5      	movs	r2, #213	; 0xd5
    4568:	0052      	lsls	r2, r2, #1
    456a:	4690      	mov	r8, r2
    456c:	46b4      	mov	ip, r6
    for (i = 3; i < RegParams.maxChannels; i++)
    456e:	3a89      	subs	r2, #137	; 0x89
    4570:	3aff      	subs	r2, #255	; 0xff
    4572:	4692      	mov	sl, r2
	    RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    4574:	0042      	lsls	r2, r0, #1
    4576:	791c      	ldrb	r4, [r3, #4]
    4578:	46a1      	mov	r9, r4
    457a:	795c      	ldrb	r4, [r3, #5]
    457c:	0224      	lsls	r4, r4, #8
    457e:	464f      	mov	r7, r9
    4580:	4327      	orrs	r7, r4
    4582:	799c      	ldrb	r4, [r3, #6]
    4584:	0424      	lsls	r4, r4, #16
    4586:	4327      	orrs	r7, r4
    4588:	79dc      	ldrb	r4, [r3, #7]
    458a:	0624      	lsls	r4, r4, #24
    458c:	433c      	orrs	r4, r7
    458e:	18a4      	adds	r4, r4, r2
    4590:	7066      	strb	r6, [r4, #1]
		RegParams.pChParams[i].status = DISABLED;
    4592:	791c      	ldrb	r4, [r3, #4]
    4594:	46a1      	mov	r9, r4
    4596:	795c      	ldrb	r4, [r3, #5]
    4598:	0224      	lsls	r4, r4, #8
    459a:	464f      	mov	r7, r9
    459c:	4327      	orrs	r7, r4
    459e:	799c      	ldrb	r4, [r3, #6]
    45a0:	0424      	lsls	r4, r4, #16
    45a2:	4327      	orrs	r7, r4
    45a4:	79dc      	ldrb	r4, [r3, #7]
    45a6:	0624      	lsls	r4, r4, #24
    45a8:	433c      	orrs	r4, r7
    45aa:	54a5      	strb	r5, [r4, r2]
		RegParams.pOtherChParams[i].joinRequestChannel = DISABLED;
    45ac:	7a1c      	ldrb	r4, [r3, #8]
    45ae:	46a1      	mov	r9, r4
    45b0:	7a5c      	ldrb	r4, [r3, #9]
    45b2:	0224      	lsls	r4, r4, #8
    45b4:	464f      	mov	r7, r9
    45b6:	4327      	orrs	r7, r4
    45b8:	7a9c      	ldrb	r4, [r3, #10]
    45ba:	0424      	lsls	r4, r4, #16
    45bc:	4327      	orrs	r7, r4
    45be:	7adc      	ldrb	r4, [r3, #11]
    45c0:	0624      	lsls	r4, r4, #24
    45c2:	433c      	orrs	r4, r7
    45c4:	1812      	adds	r2, r2, r0
    45c6:	0092      	lsls	r2, r2, #2
    45c8:	1912      	adds	r2, r2, r4
    45ca:	7255      	strb	r5, [r2, #9]
		RegParams.cmnParams.paramsType2.txParams.maxEIRP = UINT8_MAX;
    45cc:	4642      	mov	r2, r8
    45ce:	4664      	mov	r4, ip
    45d0:	549c      	strb	r4, [r3, r2]
		RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    45d2:	3152      	adds	r1, #82	; 0x52
    45d4:	0089      	lsls	r1, r1, #2
    45d6:	1859      	adds	r1, r3, r1
    45d8:	724d      	strb	r5, [r1, #9]
    45da:	728d      	strb	r5, [r1, #10]
    45dc:	72cd      	strb	r5, [r1, #11]
    45de:	730d      	strb	r5, [r1, #12]
    for (i = 3; i < RegParams.maxChannels; i++)
    45e0:	3001      	adds	r0, #1
    45e2:	b2c0      	uxtb	r0, r0
    45e4:	0001      	movs	r1, r0
    45e6:	4652      	mov	r2, sl
    45e8:	569a      	ldrsb	r2, [r3, r2]
    45ea:	4290      	cmp	r0, r2
    45ec:	dbc2      	blt.n	4574 <LORAReg_InitKR+0x118>
	RegParams.lastUsedChannelIndex = UINT8_MAX;
    45ee:	4c32      	ldr	r4, [pc, #200]	; (46b8 <LORAReg_InitKR+0x25c>)
    45f0:	22ff      	movs	r2, #255	; 0xff
    45f2:	2327      	movs	r3, #39	; 0x27
    45f4:	54e2      	strb	r2, [r4, r3]
		memcpy (RegParams.pDrParams, DefaultDrParamsKR, sizeof(DefaultDrParamsKR) );
    45f6:	7820      	ldrb	r0, [r4, #0]
    45f8:	7863      	ldrb	r3, [r4, #1]
    45fa:	021b      	lsls	r3, r3, #8
    45fc:	4303      	orrs	r3, r0
    45fe:	78a0      	ldrb	r0, [r4, #2]
    4600:	0400      	lsls	r0, r0, #16
    4602:	4303      	orrs	r3, r0
    4604:	78e0      	ldrb	r0, [r4, #3]
    4606:	0600      	lsls	r0, r0, #24
    4608:	4318      	orrs	r0, r3
    460a:	3acf      	subs	r2, #207	; 0xcf
    460c:	4932      	ldr	r1, [pc, #200]	; (46d8 <LORAReg_InitKR+0x27c>)
    460e:	4b30      	ldr	r3, [pc, #192]	; (46d0 <LORAReg_InitKR+0x274>)
    4610:	4798      	blx	r3
		for(int8_t dataRate = 0; dataRate < RegParams.maxDataRate; dataRate++)
    4612:	7f63      	ldrb	r3, [r4, #29]
    4614:	2b00      	cmp	r3, #0
    4616:	dd17      	ble.n	4648 <LORAReg_InitKR+0x1ec>
			RegParams.pDrParams[dataRate].modulation = MODULATION_LORA;
    4618:	4a27      	ldr	r2, [pc, #156]	; (46b8 <LORAReg_InitKR+0x25c>)
    461a:	7811      	ldrb	r1, [r2, #0]
    461c:	7853      	ldrb	r3, [r2, #1]
    461e:	021b      	lsls	r3, r3, #8
    4620:	430b      	orrs	r3, r1
    4622:	7891      	ldrb	r1, [r2, #2]
    4624:	0409      	lsls	r1, r1, #16
    4626:	430b      	orrs	r3, r1
    4628:	78d1      	ldrb	r1, [r2, #3]
    462a:	0609      	lsls	r1, r1, #24
    462c:	4319      	orrs	r1, r3
    462e:	2300      	movs	r3, #0
    4630:	2501      	movs	r5, #1
			RegParams.pDrParams[dataRate].bandwidth = BW_125KHZ;
    4632:	2407      	movs	r4, #7
		for(int8_t dataRate = 0; dataRate < RegParams.maxDataRate; dataRate++)
    4634:	0010      	movs	r0, r2
			RegParams.pDrParams[dataRate].modulation = MODULATION_LORA;
    4636:	00da      	lsls	r2, r3, #3
    4638:	188a      	adds	r2, r1, r2
    463a:	71d5      	strb	r5, [r2, #7]
			RegParams.pDrParams[dataRate].bandwidth = BW_125KHZ;
    463c:	7194      	strb	r4, [r2, #6]
    463e:	3301      	adds	r3, #1
    4640:	b25b      	sxtb	r3, r3
		for(int8_t dataRate = 0; dataRate < RegParams.maxDataRate; dataRate++)
    4642:	7f42      	ldrb	r2, [r0, #29]
    4644:	4293      	cmp	r3, r2
    4646:	dbf6      	blt.n	4636 <LORAReg_InitKR+0x1da>
		RegParams.regParamItems.fileid = PDS_FILE_REG_KR_06_IDX;
    4648:	4b1b      	ldr	r3, [pc, #108]	; (46b8 <LORAReg_InitKR+0x25c>)
    464a:	2205      	movs	r2, #5
    464c:	2005      	movs	r0, #5
    464e:	21fa      	movs	r1, #250	; 0xfa
    4650:	0049      	lsls	r1, r1, #1
    4652:	5458      	strb	r0, [r3, r1]
		RegParams.regParamItems.alt_ch_item_id = 0;
    4654:	2000      	movs	r0, #0
    4656:	21f6      	movs	r1, #246	; 0xf6
    4658:	31ff      	adds	r1, #255	; 0xff
    465a:	5458      	strb	r0, [r3, r1]
    465c:	0019      	movs	r1, r3
    465e:	31f6      	adds	r1, #246	; 0xf6
    4660:	31ff      	adds	r1, #255	; 0xff
    4662:	7048      	strb	r0, [r1, #1]
		RegParams.regParamItems.ch_param_1_item_id = PDS_REG_KR_CH_PARAM_1;
    4664:	21f8      	movs	r1, #248	; 0xf8
    4666:	31ff      	adds	r1, #255	; 0xff
    4668:	5458      	strb	r0, [r3, r1]
    466a:	0019      	movs	r1, r3
    466c:	31f8      	adds	r1, #248	; 0xf8
    466e:	31ff      	adds	r1, #255	; 0xff
    4670:	704a      	strb	r2, [r1, #1]
		RegParams.regParamItems.ch_param_2_item_id = PDS_REG_KR_CH_PARAM_2;
    4672:	3001      	adds	r0, #1
    4674:	21fa      	movs	r1, #250	; 0xfa
    4676:	31ff      	adds	r1, #255	; 0xff
    4678:	5458      	strb	r0, [r3, r1]
    467a:	0019      	movs	r1, r3
    467c:	31fa      	adds	r1, #250	; 0xfa
    467e:	31ff      	adds	r1, #255	; 0xff
    4680:	704a      	strb	r2, [r1, #1]
		RegParams.regParamItems.sb_dc_prescalr_item_id = 0;
    4682:	2100      	movs	r1, #0
    4684:	22fc      	movs	r2, #252	; 0xfc
    4686:	32ff      	adds	r2, #255	; 0xff
    4688:	5499      	strb	r1, [r3, r2]
    468a:	001a      	movs	r2, r3
    468c:	32fc      	adds	r2, #252	; 0xfc
    468e:	32ff      	adds	r2, #255	; 0xff
    4690:	7051      	strb	r1, [r2, #1]
		RegParams.regParamItems.band_item_id = 0;
    4692:	22fe      	movs	r2, #254	; 0xfe
    4694:	32ff      	adds	r2, #255	; 0xff
    4696:	5499      	strb	r1, [r3, r2]
    4698:	189b      	adds	r3, r3, r2
    469a:	2200      	movs	r2, #0
    469c:	705a      	strb	r2, [r3, #1]
		filemarks.fileMarkListAddr = aRegKrFid1PdsOps;
    469e:	ab02      	add	r3, sp, #8
		filemarks.numItems =  (uint8_t)(PDS_REG_KR_FID1_MAX_VALUE & 0x00FF);
    46a0:	3202      	adds	r2, #2
    46a2:	711a      	strb	r2, [r3, #4]
		filemarks.fIDcb = LorawanReg_KR_Pds_Cb;
    46a4:	4a0d      	ldr	r2, [pc, #52]	; (46dc <LORAReg_InitKR+0x280>)
		PDS_RegFile(PDS_FILE_REG_KR_06_IDX,filemarks);
    46a6:	9200      	str	r2, [sp, #0]
    46a8:	490d      	ldr	r1, [pc, #52]	; (46e0 <LORAReg_InitKR+0x284>)
    46aa:	9a03      	ldr	r2, [sp, #12]
    46ac:	4b0d      	ldr	r3, [pc, #52]	; (46e4 <LORAReg_InitKR+0x288>)
    46ae:	3004      	adds	r0, #4
    46b0:	4c0d      	ldr	r4, [pc, #52]	; (46e8 <LORAReg_InitKR+0x28c>)
    46b2:	47a0      	blx	r4
	StackRetStatus_t result = LORAWAN_SUCCESS;
    46b4:	2408      	movs	r4, #8
    46b6:	e738      	b.n	452a <LORAReg_InitKR+0xce>
    46b8:	200013e0 	.word	0x200013e0
    46bc:	200013dc 	.word	0x200013dc
    46c0:	00007b9d 	.word	0x00007b9d
    46c4:	00007f5d 	.word	0x00007f5d
    46c8:	0000811d 	.word	0x0000811d
    46cc:	0001b91c 	.word	0x0001b91c
    46d0:	000149c9 	.word	0x000149c9
    46d4:	0001b8f8 	.word	0x0001b8f8
    46d8:	0001b924 	.word	0x0001b924
    46dc:	00004459 	.word	0x00004459
    46e0:	200011d4 	.word	0x200011d4
    46e4:	0001b954 	.word	0x0001b954
    46e8:	00008675 	.word	0x00008675

000046ec <LorawanReg_NA_Pds_Cb>:

#if (ENABLE_PDS == 1)
void LorawanReg_NA_Pds_Cb(void)
{
	
}
    46ec:	4770      	bx	lr
	...

000046f0 <LORAReg_InitNA>:
{
    46f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    46f2:	46de      	mov	lr, fp
    46f4:	4657      	mov	r7, sl
    46f6:	464e      	mov	r6, r9
    46f8:	4645      	mov	r5, r8
    46fa:	b5e0      	push	{r5, r6, r7, lr}
    46fc:	b089      	sub	sp, #36	; 0x24
    46fe:	9003      	str	r0, [sp, #12]
    RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_NA;
    4700:	4c68      	ldr	r4, [pc, #416]	; (48a4 <LORAReg_InitNA+0x1b4>)
    4702:	2602      	movs	r6, #2
    4704:	2302      	movs	r3, #2
    4706:	4698      	mov	r8, r3
    4708:	77a6      	strb	r6, [r4, #30]
	RegParams.maxChannels = MAX_CHANNELS_T1;
    470a:	2248      	movs	r2, #72	; 0x48
    470c:	2322      	movs	r3, #34	; 0x22
    470e:	54e2      	strb	r2, [r4, r3]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_NA;
    4710:	3b1b      	subs	r3, #27
    4712:	77e3      	strb	r3, [r4, #31]
	RegParams.maxTxPwr = MAX_TX_PWR_NA;
    4714:	3a2a      	subs	r2, #42	; 0x2a
    4716:	3319      	adds	r3, #25
    4718:	54e2      	strb	r2, [r4, r3]
	RegParams.pChParams = &RegParams.cmnParams.paramsType1.chParams[0];
    471a:	0023      	movs	r3, r4
    471c:	339c      	adds	r3, #156	; 0x9c
    471e:	2700      	movs	r7, #0
    4720:	7123      	strb	r3, [r4, #4]
    4722:	0a1a      	lsrs	r2, r3, #8
    4724:	7162      	strb	r2, [r4, #5]
    4726:	0c1a      	lsrs	r2, r3, #16
    4728:	71a2      	strb	r2, [r4, #6]
    472a:	0e1a      	lsrs	r2, r3, #24
    472c:	71e2      	strb	r2, [r4, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType1.DRParams[0];
    472e:	0025      	movs	r5, r4
    4730:	352c      	adds	r5, #44	; 0x2c
    4732:	7025      	strb	r5, [r4, #0]
    4734:	0a2a      	lsrs	r2, r5, #8
    4736:	7062      	strb	r2, [r4, #1]
    4738:	0c2a      	lsrs	r2, r5, #16
    473a:	70a2      	strb	r2, [r4, #2]
    473c:	0e2a      	lsrs	r2, r5, #24
    473e:	70e2      	strb	r2, [r4, #3]
	RegParams.MinNewChIndex = 0xFF;
    4740:	22ff      	movs	r2, #255	; 0xff
    4742:	7662      	strb	r2, [r4, #25]
	RegParams.DefRx1DataRate = MAC_RX1_WINDOW_DATARATE_NA;
    4744:	3af5      	subs	r2, #245	; 0xf5
    4746:	76a2      	strb	r2, [r4, #26]
	RegParams.DefRx2DataRate = MAC_RX2_WINDOW_DATARATE_NA;
    4748:	2008      	movs	r0, #8
    474a:	2208      	movs	r2, #8
    474c:	76e2      	strb	r2, [r4, #27]
	RegParams.DefRx2Freq = MAC_RX2_WINDOW_FREQ_NA;
    474e:	2260      	movs	r2, #96	; 0x60
    4750:	4252      	negs	r2, r2
    4752:	4694      	mov	ip, r2
    4754:	7522      	strb	r2, [r4, #20]
    4756:	2270      	movs	r2, #112	; 0x70
    4758:	7562      	strb	r2, [r4, #21]
    475a:	75a0      	strb	r0, [r4, #22]
    475c:	2237      	movs	r2, #55	; 0x37
    475e:	75e2      	strb	r2, [r4, #23]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_NA;
    4760:	2218      	movs	r2, #24
    4762:	7622      	strb	r2, [r4, #24]
	RegParams.minDataRate = MAC_DATARATE_MIN_NA;
    4764:	2204      	movs	r2, #4
    4766:	4691      	mov	r9, r2
    4768:	7722      	strb	r2, [r4, #28]
	RegParams.maxDataRate = MAC_DATARATE_MAX_NA;
    476a:	7767      	strb	r7, [r4, #29]
	RegParams.cmnParams.paramsType1.Max_125khzChan = MAX_CHANNELS_BANDWIDTH_125_NA;
    476c:	2240      	movs	r2, #64	; 0x40
    476e:	4692      	mov	sl, r2
    4770:	32fc      	adds	r2, #252	; 0xfc
    4772:	4651      	mov	r1, sl
    4774:	54a1      	strb	r1, [r4, r2]
	RegParams.cmnParams.paramsType1.Max_500khzChan = MAX_CHANNELS_BANDWIDTH_500_NA;
    4776:	223e      	movs	r2, #62	; 0x3e
    4778:	32ff      	adds	r2, #255	; 0xff
    477a:	2108      	movs	r1, #8
    477c:	54a1      	strb	r1, [r4, r2]
	RegParams.cmnParams.paramsType1.minTxDR = DR0;
    477e:	3a05      	subs	r2, #5
    4780:	54a7      	strb	r7, [r4, r2]
	RegParams.cmnParams.paramsType1.maxTxDR = DR4;
    4782:	223a      	movs	r2, #58	; 0x3a
    4784:	32ff      	adds	r2, #255	; 0xff
    4786:	4649      	mov	r1, r9
    4788:	54a1      	strb	r1, [r4, r2]
	RegParams.cmnParams.paramsType1.minRxDR = DR8;
    478a:	3201      	adds	r2, #1
    478c:	2108      	movs	r1, #8
    478e:	54a1      	strb	r1, [r4, r2]
	RegParams.cmnParams.paramsType1.maxRxDR = DR13;
    4790:	3a2e      	subs	r2, #46	; 0x2e
    4792:	3aff      	subs	r2, #255	; 0xff
    4794:	213c      	movs	r1, #60	; 0x3c
    4796:	31ff      	adds	r1, #255	; 0xff
    4798:	5462      	strb	r2, [r4, r1]
	RegParams.cmnParams.paramsType1.RxParamWindowOffset1 = 10;
    479a:	3103      	adds	r1, #3
    479c:	220a      	movs	r2, #10
    479e:	5462      	strb	r2, [r4, r1]
	RegParams.cmnParams.paramsType1.UpStreamCh0Freq = UPSTREAM_CH0_NA;
    47a0:	2260      	movs	r2, #96	; 0x60
    47a2:	3912      	subs	r1, #18
    47a4:	5462      	strb	r2, [r4, r1]
    47a6:	0021      	movs	r1, r4
    47a8:	312d      	adds	r1, #45	; 0x2d
    47aa:	31ff      	adds	r1, #255	; 0xff
    47ac:	2201      	movs	r2, #1
    47ae:	704a      	strb	r2, [r1, #1]
    47b0:	2238      	movs	r2, #56	; 0x38
    47b2:	4252      	negs	r2, r2
    47b4:	708a      	strb	r2, [r1, #2]
    47b6:	2235      	movs	r2, #53	; 0x35
    47b8:	70ca      	strb	r2, [r1, #3]
	RegParams.cmnParams.paramsType1.UpStreamCh64Freq = UPSTREAM_CH64_NA;
    47ba:	2240      	movs	r2, #64	; 0x40
    47bc:	4252      	negs	r2, r2
    47be:	2198      	movs	r1, #152	; 0x98
    47c0:	0049      	lsls	r1, r1, #1
    47c2:	5462      	strb	r2, [r4, r1]
    47c4:	0021      	movs	r1, r4
    47c6:	3131      	adds	r1, #49	; 0x31
    47c8:	31ff      	adds	r1, #255	; 0xff
    47ca:	2251      	movs	r2, #81	; 0x51
    47cc:	4252      	negs	r2, r2
    47ce:	704a      	strb	r2, [r1, #1]
    47d0:	222e      	movs	r2, #46	; 0x2e
    47d2:	4252      	negs	r2, r2
    47d4:	708a      	strb	r2, [r1, #2]
    47d6:	2235      	movs	r2, #53	; 0x35
    47d8:	70ca      	strb	r2, [r1, #3]
	RegParams.cmnParams.paramsType1.DownStreamCh0Freq = DOWNSTREAM_CH0_NA;
    47da:	219a      	movs	r1, #154	; 0x9a
    47dc:	0049      	lsls	r1, r1, #1
    47de:	4662      	mov	r2, ip
    47e0:	5462      	strb	r2, [r4, r1]
    47e2:	0021      	movs	r1, r4
    47e4:	3135      	adds	r1, #53	; 0x35
    47e6:	31ff      	adds	r1, #255	; 0xff
    47e8:	2270      	movs	r2, #112	; 0x70
    47ea:	704a      	strb	r2, [r1, #1]
    47ec:	7088      	strb	r0, [r1, #2]
    47ee:	2037      	movs	r0, #55	; 0x37
    47f0:	70c8      	strb	r0, [r1, #3]
	RegParams.Rx1DrOffset = 3;
    47f2:	2003      	movs	r0, #3
    47f4:	2124      	movs	r1, #36	; 0x24
    47f6:	5460      	strb	r0, [r4, r1]
	RegParams.maxTxPwrIndx = 10;
    47f8:	3101      	adds	r1, #1
    47fa:	220a      	movs	r2, #10
    47fc:	5462      	strb	r2, [r4, r1]
	RegParams.band = ismBand;
    47fe:	2226      	movs	r2, #38	; 0x26
    4800:	4669      	mov	r1, sp
    4802:	7b09      	ldrb	r1, [r1, #12]
    4804:	54a1      	strb	r1, [r4, r2]
	memcpy (RegParams.pChParams, DefaultChannels915, sizeof(DefaultChannels915) );
    4806:	326a      	adds	r2, #106	; 0x6a
    4808:	4927      	ldr	r1, [pc, #156]	; (48a8 <LORAReg_InitNA+0x1b8>)
    480a:	0018      	movs	r0, r3
    480c:	4b27      	ldr	r3, [pc, #156]	; (48ac <LORAReg_InitNA+0x1bc>)
    480e:	4699      	mov	r9, r3
    4810:	4798      	blx	r3
	memcpy (RegParams.pDrParams, DefaultDrParamsNA, sizeof(DefaultDrParamsNA) );
    4812:	2270      	movs	r2, #112	; 0x70
    4814:	4926      	ldr	r1, [pc, #152]	; (48b0 <LORAReg_InitNA+0x1c0>)
    4816:	0028      	movs	r0, r5
    4818:	47c8      	blx	r9
	RegParams.cmnParams.paramsType1.alternativeChannel = 0;
    481a:	2340      	movs	r3, #64	; 0x40
    481c:	33ff      	adds	r3, #255	; 0xff
    481e:	54e7      	strb	r7, [r4, r3]
	RegParams.regParamItems.fileid = PDS_FILE_REG_NA_03_IDX;
    4820:	33b5      	adds	r3, #181	; 0xb5
    4822:	54e6      	strb	r6, [r4, r3]
	RegParams.regParamItems.alt_ch_item_id = PDS_REG_NA_ALT_CH;
    4824:	2200      	movs	r2, #0
    4826:	23f6      	movs	r3, #246	; 0xf6
    4828:	33ff      	adds	r3, #255	; 0xff
    482a:	54e2      	strb	r2, [r4, r3]
    482c:	0023      	movs	r3, r4
    482e:	33f6      	adds	r3, #246	; 0xf6
    4830:	33ff      	adds	r3, #255	; 0xff
    4832:	4642      	mov	r2, r8
    4834:	705a      	strb	r2, [r3, #1]
	RegParams.regParamItems.ch_param_1_item_id = PDS_REG_NA_CH_PARAM;
    4836:	23f8      	movs	r3, #248	; 0xf8
    4838:	33ff      	adds	r3, #255	; 0xff
    483a:	2201      	movs	r2, #1
    483c:	54e2      	strb	r2, [r4, r3]
    483e:	0023      	movs	r3, r4
    4840:	33f8      	adds	r3, #248	; 0xf8
    4842:	33ff      	adds	r3, #255	; 0xff
    4844:	4642      	mov	r2, r8
    4846:	705a      	strb	r2, [r3, #1]
	RegParams.regParamItems.ch_param_2_item_id = 0;
    4848:	2200      	movs	r2, #0
    484a:	23fa      	movs	r3, #250	; 0xfa
    484c:	33ff      	adds	r3, #255	; 0xff
    484e:	54e2      	strb	r2, [r4, r3]
    4850:	0023      	movs	r3, r4
    4852:	33fa      	adds	r3, #250	; 0xfa
    4854:	33ff      	adds	r3, #255	; 0xff
    4856:	705a      	strb	r2, [r3, #1]
	RegParams.regParamItems.sb_dc_prescalr_item_id = 0;
    4858:	23fc      	movs	r3, #252	; 0xfc
    485a:	33ff      	adds	r3, #255	; 0xff
    485c:	54e2      	strb	r2, [r4, r3]
    485e:	0023      	movs	r3, r4
    4860:	33fc      	adds	r3, #252	; 0xfc
    4862:	33ff      	adds	r3, #255	; 0xff
    4864:	705a      	strb	r2, [r3, #1]
	RegParams.regParamItems.band_item_id = 0;
    4866:	23fe      	movs	r3, #254	; 0xfe
    4868:	33ff      	adds	r3, #255	; 0xff
    486a:	54e2      	strb	r2, [r4, r3]
    486c:	18e4      	adds	r4, r4, r3
    486e:	2300      	movs	r3, #0
    4870:	7063      	strb	r3, [r4, #1]
	filemarks.fileMarkListAddr = aRegNaPdsOps;
    4872:	ab04      	add	r3, sp, #16
	filemarks.numItems =  (uint8_t)(PDS_REG_NA_MAX_VALUE & 0x00FF);
    4874:	711e      	strb	r6, [r3, #4]
	filemarks.fIDcb = LorawanReg_NA_Pds_Cb;
    4876:	4a0f      	ldr	r2, [pc, #60]	; (48b4 <LORAReg_InitNA+0x1c4>)
	PDS_RegFile(PDS_FILE_REG_NA_03_IDX,filemarks);
    4878:	9200      	str	r2, [sp, #0]
    487a:	490f      	ldr	r1, [pc, #60]	; (48b8 <LORAReg_InitNA+0x1c8>)
    487c:	9a05      	ldr	r2, [sp, #20]
    487e:	4b0f      	ldr	r3, [pc, #60]	; (48bc <LORAReg_InitNA+0x1cc>)
    4880:	2002      	movs	r0, #2
    4882:	4c0f      	ldr	r4, [pc, #60]	; (48c0 <LORAReg_InitNA+0x1d0>)
    4884:	47a0      	blx	r4
    LORAREG_InitGetAttrFnPtrsNA();
    4886:	4b0f      	ldr	r3, [pc, #60]	; (48c4 <LORAReg_InitNA+0x1d4>)
    4888:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsNA();
    488a:	4b0f      	ldr	r3, [pc, #60]	; (48c8 <LORAReg_InitNA+0x1d8>)
    488c:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsNA();
    488e:	4b0f      	ldr	r3, [pc, #60]	; (48cc <LORAReg_InitNA+0x1dc>)
    4890:	4798      	blx	r3
}
    4892:	2008      	movs	r0, #8
    4894:	b009      	add	sp, #36	; 0x24
    4896:	bc3c      	pop	{r2, r3, r4, r5}
    4898:	4690      	mov	r8, r2
    489a:	4699      	mov	r9, r3
    489c:	46a2      	mov	sl, r4
    489e:	46ab      	mov	fp, r5
    48a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    48a2:	46c0      	nop			; (mov r8, r8)
    48a4:	200013e0 	.word	0x200013e0
    48a8:	0001b964 	.word	0x0001b964
    48ac:	000149c9 	.word	0x000149c9
    48b0:	0001b9f4 	.word	0x0001b9f4
    48b4:	000046ed 	.word	0x000046ed
    48b8:	200011d8 	.word	0x200011d8
    48bc:	0001ba64 	.word	0x0001ba64
    48c0:	00008675 	.word	0x00008675
    48c4:	00007455 	.word	0x00007455
    48c8:	00007cdd 	.word	0x00007cdd
    48cc:	00007fc5 	.word	0x00007fc5

000048d0 <InValidGetAttr>:
/****************************** FUNCTIONS *************************************/

StackRetStatus_t InValidGetAttr(LorawanRegionalAttributes_t attr, void * attrInput, void * attrOutput)
{
	return LORAWAN_INVALID_REQUEST;
}
    48d0:	2015      	movs	r0, #21
    48d2:	4770      	bx	lr

000048d4 <InValidAttr>:

StackRetStatus_t InValidAttr(LorawanRegionalAttributes_t attr, void * attrInput)
{
	return LORAWAN_INVALID_REQUEST;
}
    48d4:	2015      	movs	r0, #21
    48d6:	4770      	bx	lr

000048d8 <LORAREG_GetAttr_MaxChannel>:
#endif


static StackRetStatus_t LORAREG_GetAttr_MaxChannel(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.maxChannels;
    48d8:	2322      	movs	r3, #34	; 0x22
    48da:	4902      	ldr	r1, [pc, #8]	; (48e4 <LORAREG_GetAttr_MaxChannel+0xc>)
    48dc:	5ccb      	ldrb	r3, [r1, r3]
    48de:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    48e0:	2008      	movs	r0, #8
    48e2:	4770      	bx	lr
    48e4:	200013e0 	.word	0x200013e0

000048e8 <LORAREG_GetAttr_MinNewChIndex>:


static StackRetStatus_t LORAREG_GetAttr_MinNewChIndex(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	*(uint8_t *)attrOutput = (uint8_t)RegParams.MinNewChIndex;
    48e8:	4b04      	ldr	r3, [pc, #16]	; (48fc <LORAREG_GetAttr_MinNewChIndex+0x14>)
    48ea:	7e59      	ldrb	r1, [r3, #25]
    48ec:	7011      	strb	r1, [r2, #0]
	if(RegParams.MinNewChIndex == 0xFF)
    48ee:	7e5b      	ldrb	r3, [r3, #25]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    48f0:	2008      	movs	r0, #8
	if(RegParams.MinNewChIndex == 0xFF)
    48f2:	2bff      	cmp	r3, #255	; 0xff
    48f4:	d000      	beq.n	48f8 <LORAREG_GetAttr_MinNewChIndex+0x10>
	{
		result = LORAWAN_INVALID_PARAMETER;
	}
	
	return result;
}
    48f6:	4770      	bx	lr
		result = LORAWAN_INVALID_PARAMETER;
    48f8:	3002      	adds	r0, #2
    48fa:	e7fc      	b.n	48f6 <LORAREG_GetAttr_MinNewChIndex+0xe>
    48fc:	200013e0 	.word	0x200013e0

00004900 <LORAREG_GetAttr_DefRx1DataRate>:
}
#endif

static StackRetStatus_t LORAREG_GetAttr_DefRx1DataRate(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.DefRx1DataRate;
    4900:	4b02      	ldr	r3, [pc, #8]	; (490c <LORAREG_GetAttr_DefRx1DataRate+0xc>)
    4902:	7e9b      	ldrb	r3, [r3, #26]
    4904:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4906:	2008      	movs	r0, #8
    4908:	4770      	bx	lr
    490a:	46c0      	nop			; (mov r8, r8)
    490c:	200013e0 	.word	0x200013e0

00004910 <LORAREG_GetAttr_DefRx2DataRate>:

static StackRetStatus_t LORAREG_GetAttr_DefRx2DataRate(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.DefRx2DataRate;
    4910:	4b02      	ldr	r3, [pc, #8]	; (491c <LORAREG_GetAttr_DefRx2DataRate+0xc>)
    4912:	7edb      	ldrb	r3, [r3, #27]
    4914:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4916:	2008      	movs	r0, #8
    4918:	4770      	bx	lr
    491a:	46c0      	nop			; (mov r8, r8)
    491c:	200013e0 	.word	0x200013e0

00004920 <LORAREG_GetAttr_RegFeatures>:
	return LORAWAN_SUCCESS;
}

static StackRetStatus_t LORAREG_GetAttr_RegFeatures(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint32_t *)attrOutput = RegParams.FeaturesSupport;
    4920:	4b02      	ldr	r3, [pc, #8]	; (492c <LORAREG_GetAttr_RegFeatures+0xc>)
    4922:	7e1b      	ldrb	r3, [r3, #24]
    4924:	6013      	str	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4926:	2008      	movs	r0, #8
    4928:	4770      	bx	lr
    492a:	46c0      	nop			; (mov r8, r8)
    492c:	200013e0 	.word	0x200013e0

00004930 <LORAREG_GetAttr_DataRange>:

static StackRetStatus_t LORAREG_GetAttr_DataRange(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
    4930:	b530      	push	{r4, r5, lr}
    4932:	b083      	sub	sp, #12
    4934:	0015      	movs	r5, r2
	StackRetStatus_t result = LORAWAN_SUCCESS;
	uint8_t  channelId;
	ValChId_t valChid;
	valChid.channelIndex = *(uint8_t *)attrInput;
    4936:	780c      	ldrb	r4, [r1, #0]
    4938:	a901      	add	r1, sp, #4
    493a:	700c      	strb	r4, [r1, #0]
	valChid.allowedForDefaultChannels = ALL_CHANNELS;
    493c:	2301      	movs	r3, #1
    493e:	704b      	strb	r3, [r1, #1]
	channelId = *(uint8_t *)attrInput;
	if (pValidateAttr[CHANNEL_ID](CHANNEL_ID, &valChid) == LORAWAN_SUCCESS)
    4940:	4b0d      	ldr	r3, [pc, #52]	; (4978 <LORAREG_GetAttr_DataRange+0x48>)
    4942:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    4944:	2015      	movs	r0, #21
    4946:	4798      	blx	r3
    4948:	2808      	cmp	r0, #8
    494a:	d004      	beq.n	4956 <LORAREG_GetAttr_DataRange+0x26>
	{
	    *(uint8_t *)attrOutput = RegParams.pChParams[channelId].dataRange.value;
	}
	else
	{
		*(uint8_t *)attrOutput = 0xFF;
    494c:	23ff      	movs	r3, #255	; 0xff
    494e:	702b      	strb	r3, [r5, #0]
	    result = LORAWAN_INVALID_PARAMETER;
    4950:	200a      	movs	r0, #10
	}
	return result;
}
    4952:	b003      	add	sp, #12
    4954:	bd30      	pop	{r4, r5, pc}
	    *(uint8_t *)attrOutput = RegParams.pChParams[channelId].dataRange.value;
    4956:	4909      	ldr	r1, [pc, #36]	; (497c <LORAREG_GetAttr_DataRange+0x4c>)
    4958:	790b      	ldrb	r3, [r1, #4]
    495a:	794a      	ldrb	r2, [r1, #5]
    495c:	0212      	lsls	r2, r2, #8
    495e:	4313      	orrs	r3, r2
    4960:	798a      	ldrb	r2, [r1, #6]
    4962:	0412      	lsls	r2, r2, #16
    4964:	431a      	orrs	r2, r3
    4966:	79cb      	ldrb	r3, [r1, #7]
    4968:	061b      	lsls	r3, r3, #24
    496a:	431a      	orrs	r2, r3
    496c:	0063      	lsls	r3, r4, #1
    496e:	189b      	adds	r3, r3, r2
    4970:	785b      	ldrb	r3, [r3, #1]
    4972:	702b      	strb	r3, [r5, #0]
    4974:	e7ed      	b.n	4952 <LORAREG_GetAttr_DataRange+0x22>
    4976:	46c0      	nop			; (mov r8, r8)
    4978:	20000d78 	.word	0x20000d78
    497c:	200013e0 	.word	0x200013e0

00004980 <LORAREG_GetAttr_ChIdStatus>:
}
#endif


static StackRetStatus_t LORAREG_GetAttr_ChIdStatus(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
    4980:	b530      	push	{r4, r5, lr}
    4982:	b083      	sub	sp, #12
    4984:	0015      	movs	r5, r2
	StackRetStatus_t result = LORAWAN_SUCCESS;
	ValChId_t val_chid;
	uint8_t  channelId;
	channelId = *(uint8_t *)attrInput;
    4986:	780c      	ldrb	r4, [r1, #0]
	val_chid.channelIndex = *(uint8_t *)attrInput;
    4988:	a901      	add	r1, sp, #4
    498a:	700c      	strb	r4, [r1, #0]
	val_chid.allowedForDefaultChannels = ALL_CHANNELS;
    498c:	2301      	movs	r3, #1
    498e:	704b      	strb	r3, [r1, #1]
	
	if (pValidateAttr[CHANNEL_ID](CHANNEL_ID, &val_chid) == LORAWAN_SUCCESS)
    4990:	4b0c      	ldr	r3, [pc, #48]	; (49c4 <LORAREG_GetAttr_ChIdStatus+0x44>)
    4992:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    4994:	2015      	movs	r0, #21
    4996:	4798      	blx	r3
    4998:	2808      	cmp	r0, #8
    499a:	d004      	beq.n	49a6 <LORAREG_GetAttr_ChIdStatus+0x26>
	{
		*(uint8_t *)attrOutput = RegParams.pChParams[channelId].status;
	}
	else
	{
		*(uint8_t *)attrOutput = DISABLED;
    499c:	2300      	movs	r3, #0
    499e:	702b      	strb	r3, [r5, #0]
		result = LORAWAN_INVALID_PARAMETER;
    49a0:	200a      	movs	r0, #10
	}
	return result;
}
    49a2:	b003      	add	sp, #12
    49a4:	bd30      	pop	{r4, r5, pc}
		*(uint8_t *)attrOutput = RegParams.pChParams[channelId].status;
    49a6:	4908      	ldr	r1, [pc, #32]	; (49c8 <LORAREG_GetAttr_ChIdStatus+0x48>)
    49a8:	790a      	ldrb	r2, [r1, #4]
    49aa:	794b      	ldrb	r3, [r1, #5]
    49ac:	021b      	lsls	r3, r3, #8
    49ae:	4313      	orrs	r3, r2
    49b0:	798a      	ldrb	r2, [r1, #6]
    49b2:	0412      	lsls	r2, r2, #16
    49b4:	4313      	orrs	r3, r2
    49b6:	79ca      	ldrb	r2, [r1, #7]
    49b8:	0612      	lsls	r2, r2, #24
    49ba:	431a      	orrs	r2, r3
    49bc:	0064      	lsls	r4, r4, #1
    49be:	5ca3      	ldrb	r3, [r4, r2]
    49c0:	702b      	strb	r3, [r5, #0]
    49c2:	e7ee      	b.n	49a2 <LORAREG_GetAttr_ChIdStatus+0x22>
    49c4:	20000d78 	.word	0x20000d78
    49c8:	200013e0 	.word	0x200013e0

000049cc <LORAREG_GetAttr_DutyCycleT1>:

#if (NA_BAND == 1 || AU_BAND == 1)
static StackRetStatus_t LORAREG_GetAttr_DutyCycleT1(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = UINT16_MAX;
    49cc:	2301      	movs	r3, #1
    49ce:	425b      	negs	r3, r3
    49d0:	8013      	strh	r3, [r2, #0]
	return LORAWAN_INVALID_PARAMETER;
}
    49d2:	200a      	movs	r0, #10
    49d4:	4770      	bx	lr

000049d6 <LORAREG_GetAttr_MinDutyCycleTimer>:
#endif

#if (NA_BAND == 1 || AU_BAND == 1)
static StackRetStatus_t LORAREG_GetAttr_MinDutyCycleTimer(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint32_t *)attrOutput = UINT32_MAX;
    49d6:	2301      	movs	r3, #1
    49d8:	425b      	negs	r3, r3
    49da:	6013      	str	r3, [r2, #0]
	return LORAWAN_INVALID_PARAMETER;
}
    49dc:	200a      	movs	r0, #10
    49de:	4770      	bx	lr

000049e0 <LORAREG_GetAttr_MacRecvDelay1>:
#endif

static StackRetStatus_t LORAREG_GetAttr_MacRecvDelay1(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = RECEIVE_DELAY1;
    49e0:	23fa      	movs	r3, #250	; 0xfa
    49e2:	009b      	lsls	r3, r3, #2
    49e4:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    49e6:	2008      	movs	r0, #8
    49e8:	4770      	bx	lr

000049ea <LORAREG_GetAttr_MacRecvDelay2>:

static StackRetStatus_t LORAREG_GetAttr_MacRecvDelay2(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = RECEIVE_DELAY2;
    49ea:	23fa      	movs	r3, #250	; 0xfa
    49ec:	00db      	lsls	r3, r3, #3
    49ee:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    49f0:	2008      	movs	r0, #8
    49f2:	4770      	bx	lr

000049f4 <LORAREG_GetAttr_MacJoinAcptDelay1>:

static StackRetStatus_t LORAREG_GetAttr_MacJoinAcptDelay1(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = JOIN_ACCEPT_DELAY1;
    49f4:	4b01      	ldr	r3, [pc, #4]	; (49fc <LORAREG_GetAttr_MacJoinAcptDelay1+0x8>)
    49f6:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    49f8:	2008      	movs	r0, #8
    49fa:	4770      	bx	lr
    49fc:	00001388 	.word	0x00001388

00004a00 <LORAREG_GetAttr_MacJoinAcptDelay2>:

static StackRetStatus_t LORAREG_GetAttr_MacJoinAcptDelay2(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = JOIN_ACCEPT_DELAY2;
    4a00:	4b01      	ldr	r3, [pc, #4]	; (4a08 <LORAREG_GetAttr_MacJoinAcptDelay2+0x8>)
    4a02:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4a04:	2008      	movs	r0, #8
    4a06:	4770      	bx	lr
    4a08:	00001770 	.word	0x00001770

00004a0c <LORAREG_GetAttr_MacAckTimeout>:

static StackRetStatus_t LORAREG_GetAttr_MacAckTimeout(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = ACK_TIMEOUT;
    4a0c:	23fa      	movs	r3, #250	; 0xfa
    4a0e:	00db      	lsls	r3, r3, #3
    4a10:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4a12:	2008      	movs	r0, #8
    4a14:	4770      	bx	lr

00004a16 <LORAREG_GetAttr_MacAdrAckDelay>:

static StackRetStatus_t LORAREG_GetAttr_MacAdrAckDelay(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = ADR_ACK_DELAY;
    4a16:	2320      	movs	r3, #32
    4a18:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4a1a:	2008      	movs	r0, #8
    4a1c:	4770      	bx	lr

00004a1e <LORAREG_GetAttr_MacAdrAckLimit>:

static StackRetStatus_t LORAREG_GetAttr_MacAdrAckLimit(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = ADR_ACK_LIMIT;
    4a1e:	2340      	movs	r3, #64	; 0x40
    4a20:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4a22:	2008      	movs	r0, #8
    4a24:	4770      	bx	lr

00004a26 <LORAREG_GetAttr_MacMaxFcntGap>:

static StackRetStatus_t LORAREG_GetAttr_MacMaxFcntGap(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = MAX_FCNT_GAP;
    4a26:	2380      	movs	r3, #128	; 0x80
    4a28:	01db      	lsls	r3, r3, #7
    4a2a:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4a2c:	2008      	movs	r0, #8
    4a2e:	4770      	bx	lr

00004a30 <LORAREG_GetAttr_RegDefTxPwr>:

static StackRetStatus_t LORAREG_GetAttr_RegDefTxPwr(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.MacTxPower;
    4a30:	4b02      	ldr	r3, [pc, #8]	; (4a3c <LORAREG_GetAttr_RegDefTxPwr+0xc>)
    4a32:	7fdb      	ldrb	r3, [r3, #31]
    4a34:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4a36:	2008      	movs	r0, #8
    4a38:	4770      	bx	lr
    4a3a:	46c0      	nop			; (mov r8, r8)
    4a3c:	200013e0 	.word	0x200013e0

00004a40 <LORAREG_GetAttr_RegDefTxDR>:

static StackRetStatus_t LORAREG_GetAttr_RegDefTxDR(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.TxCurDataRate;
    4a40:	4b02      	ldr	r3, [pc, #8]	; (4a4c <LORAREG_GetAttr_RegDefTxDR+0xc>)
    4a42:	7f9b      	ldrb	r3, [r3, #30]
    4a44:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4a46:	2008      	movs	r0, #8
    4a48:	4770      	bx	lr
    4a4a:	46c0      	nop			; (mov r8, r8)
    4a4c:	200013e0 	.word	0x200013e0

00004a50 <LORAREG_GetAttr_CurChIndx>:

static StackRetStatus_t LORAREG_GetAttr_CurChIndx(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.lastUsedChannelIndex;
    4a50:	2327      	movs	r3, #39	; 0x27
    4a52:	4902      	ldr	r1, [pc, #8]	; (4a5c <LORAREG_GetAttr_CurChIndx+0xc>)
    4a54:	5ccb      	ldrb	r3, [r1, r3]
    4a56:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4a58:	2008      	movs	r0, #8
    4a5a:	4770      	bx	lr
    4a5c:	200013e0 	.word	0x200013e0

00004a60 <LORAREG_GetAttr_DefLBTParams>:
static StackRetStatus_t LORAREG_GetAttr_DefLBTParams(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	LorawanLBTParams_t* lorawanLBTParams;
	lorawanLBTParams = (LorawanLBTParams_t *)attrOutput;
			
	lorawanLBTParams->lbtNumOfSamples	= RegParams.cmnParams.paramsType2.LBT_RSSISamplesCount;
    4a60:	4b09      	ldr	r3, [pc, #36]	; (4a88 <LORAREG_GetAttr_DefLBTParams+0x28>)
    4a62:	21d4      	movs	r1, #212	; 0xd4
    4a64:	0049      	lsls	r1, r1, #1
    4a66:	5c59      	ldrb	r1, [r3, r1]
    4a68:	7191      	strb	r1, [r2, #6]
	lorawanLBTParams->lbtScanPeriod		= RegParams.cmnParams.paramsType2.LBTScanPeriod;
    4a6a:	21d3      	movs	r1, #211	; 0xd3
    4a6c:	0049      	lsls	r1, r1, #1
    4a6e:	5c59      	ldrb	r1, [r3, r1]
    4a70:	8011      	strh	r1, [r2, #0]
	lorawanLBTParams->lbtThreshold		= RegParams.cmnParams.paramsType2.LBTSignalThreshold;
    4a72:	21a8      	movs	r1, #168	; 0xa8
    4a74:	31ff      	adds	r1, #255	; 0xff
    4a76:	565b      	ldrsb	r3, [r3, r1]
    4a78:	8053      	strh	r3, [r2, #2]
	lorawanLBTParams->lbtTransmitOn		= LBT_ENABLE;
    4a7a:	2301      	movs	r3, #1
    4a7c:	71d3      	strb	r3, [r2, #7]
	lorawanLBTParams->maxRetryChannels	= LBT_MAX_RETRY_CHANNELS;
    4a7e:	3304      	adds	r3, #4
    4a80:	8093      	strh	r3, [r2, #4]
	return 0;
}
    4a82:	2000      	movs	r0, #0
    4a84:	4770      	bx	lr
    4a86:	46c0      	nop			; (mov r8, r8)
    4a88:	200013e0 	.word	0x200013e0

00004a8c <LORAREG_GetAttr_FreqT1>:
{
    4a8c:	b530      	push	{r4, r5, lr}
	channelId = *(uint8_t *)attrInput;
    4a8e:	780b      	ldrb	r3, [r1, #0]
	if(channelId > RegParams.maxChannels)
    4a90:	2122      	movs	r1, #34	; 0x22
    4a92:	4820      	ldr	r0, [pc, #128]	; (4b14 <LORAREG_GetAttr_FreqT1+0x88>)
    4a94:	5641      	ldrsb	r1, [r0, r1]
		return LORAWAN_INVALID_PARAMETER;
    4a96:	200a      	movs	r0, #10
	if(channelId > RegParams.maxChannels)
    4a98:	428b      	cmp	r3, r1
    4a9a:	dc3a      	bgt.n	4b12 <LORAREG_GetAttr_FreqT1+0x86>
	if (channelId < RegParams.cmnParams.paramsType1.Max_125khzChan)
    4a9c:	3033      	adds	r0, #51	; 0x33
    4a9e:	30ff      	adds	r0, #255	; 0xff
    4aa0:	4c1c      	ldr	r4, [pc, #112]	; (4b14 <LORAREG_GetAttr_FreqT1+0x88>)
    4aa2:	5c24      	ldrb	r4, [r4, r0]
    4aa4:	42a3      	cmp	r3, r4
    4aa6:	d31c      	bcc.n	4ae2 <LORAREG_GetAttr_FreqT1+0x56>
		result = LORAWAN_INVALID_PARAMETER;
    4aa8:	200a      	movs	r0, #10
	else if ( (channelId < RegParams.maxChannels) && (channelId >= RegParams.cmnParams.paramsType1.Max_125khzChan) )
    4aaa:	428b      	cmp	r3, r1
    4aac:	da31      	bge.n	4b12 <LORAREG_GetAttr_FreqT1+0x86>
static uint32_t GenerateFrequency2 (uint8_t channelIndex)
{
    uint32_t channelFrequency;

    channelFrequency = RegParams.cmnParams.paramsType1.UpStreamCh64Freq + 
	                   FREQ_1600KHZ * (channelIndex - RegParams.cmnParams.paramsType1.Max_125khzChan);
    4aae:	1b1b      	subs	r3, r3, r4
    4ab0:	4919      	ldr	r1, [pc, #100]	; (4b18 <LORAREG_GetAttr_FreqT1+0x8c>)
    4ab2:	434b      	muls	r3, r1
    channelFrequency = RegParams.cmnParams.paramsType1.UpStreamCh64Freq + 
    4ab4:	4c17      	ldr	r4, [pc, #92]	; (4b14 <LORAREG_GetAttr_FreqT1+0x88>)
    4ab6:	2198      	movs	r1, #152	; 0x98
    4ab8:	0049      	lsls	r1, r1, #1
    4aba:	5c61      	ldrb	r1, [r4, r1]
    4abc:	2032      	movs	r0, #50	; 0x32
    4abe:	30ff      	adds	r0, #255	; 0xff
    4ac0:	5c20      	ldrb	r0, [r4, r0]
    4ac2:	0200      	lsls	r0, r0, #8
    4ac4:	4301      	orrs	r1, r0
    4ac6:	2099      	movs	r0, #153	; 0x99
    4ac8:	0040      	lsls	r0, r0, #1
    4aca:	5c20      	ldrb	r0, [r4, r0]
    4acc:	0400      	lsls	r0, r0, #16
    4ace:	4308      	orrs	r0, r1
    4ad0:	2134      	movs	r1, #52	; 0x34
    4ad2:	31ff      	adds	r1, #255	; 0xff
    4ad4:	5c61      	ldrb	r1, [r4, r1]
    4ad6:	0609      	lsls	r1, r1, #24
    4ad8:	4301      	orrs	r1, r0
    4ada:	1859      	adds	r1, r3, r1
		*(uint32_t *)attrOutput = GenerateFrequency2 (channelId);
    4adc:	6011      	str	r1, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4ade:	2008      	movs	r0, #8
		*(uint32_t *)attrOutput = GenerateFrequency2 (channelId);
    4ae0:	e017      	b.n	4b12 <LORAREG_GetAttr_FreqT1+0x86>
    channelFrequency = RegParams.cmnParams.paramsType1.UpStreamCh0Freq + FREQ_200KHZ * channelIndex;
    4ae2:	4c0c      	ldr	r4, [pc, #48]	; (4b14 <LORAREG_GetAttr_FreqT1+0x88>)
    4ae4:	2196      	movs	r1, #150	; 0x96
    4ae6:	0049      	lsls	r1, r1, #1
    4ae8:	5c61      	ldrb	r1, [r4, r1]
    4aea:	202e      	movs	r0, #46	; 0x2e
    4aec:	30ff      	adds	r0, #255	; 0xff
    4aee:	5c20      	ldrb	r0, [r4, r0]
    4af0:	0200      	lsls	r0, r0, #8
    4af2:	4308      	orrs	r0, r1
    4af4:	2197      	movs	r1, #151	; 0x97
    4af6:	0049      	lsls	r1, r1, #1
    4af8:	5c61      	ldrb	r1, [r4, r1]
    4afa:	0409      	lsls	r1, r1, #16
    4afc:	4308      	orrs	r0, r1
    4afe:	2130      	movs	r1, #48	; 0x30
    4b00:	31ff      	adds	r1, #255	; 0xff
    4b02:	5c61      	ldrb	r1, [r4, r1]
    4b04:	0609      	lsls	r1, r1, #24
    4b06:	4301      	orrs	r1, r0
    4b08:	4804      	ldr	r0, [pc, #16]	; (4b1c <LORAREG_GetAttr_FreqT1+0x90>)
    4b0a:	4343      	muls	r3, r0
    4b0c:	18cb      	adds	r3, r1, r3
		*(uint32_t *)attrOutput = GenerateFrequency1 (channelId);
    4b0e:	6013      	str	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4b10:	2008      	movs	r0, #8
}
    4b12:	bd30      	pop	{r4, r5, pc}
    4b14:	200013e0 	.word	0x200013e0
    4b18:	00186a00 	.word	0x00186a00
    4b1c:	00030d40 	.word	0x00030d40

00004b20 <ValidateDataRateTxT1>:
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	
	uint8_t dataRate = *(uint8_t *)attrInput;

	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    4b20:	780a      	ldrb	r2, [r1, #0]
    4b22:	233a      	movs	r3, #58	; 0x3a
    4b24:	33ff      	adds	r3, #255	; 0xff
    4b26:	4903      	ldr	r1, [pc, #12]	; (4b34 <ValidateDataRateTxT1+0x14>)
    4b28:	5ccb      	ldrb	r3, [r1, r3]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4b2a:	2008      	movs	r0, #8
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    4b2c:	429a      	cmp	r2, r3
    4b2e:	d900      	bls.n	4b32 <ValidateDataRateTxT1+0x12>
	{
		result = LORAWAN_INVALID_PARAMETER;
    4b30:	3002      	adds	r0, #2
	}
	
	return result;
}
    4b32:	4770      	bx	lr
    4b34:	200013e0 	.word	0x200013e0

00004b38 <ValidateDataRateTxT2>:
#if (AS_BAND == 1 || JPN_BAND == 1)
static StackRetStatus_t ValidateDataRateTxT2(LorawanRegionalAttributes_t attr, void *attrInput)
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	
	uint8_t dataRate = *(uint8_t *)attrInput;
    4b38:	780b      	ldrb	r3, [r1, #0]
	
	if(dataRate > RegParams.minDataRate ||
    4b3a:	4a08      	ldr	r2, [pc, #32]	; (4b5c <ValidateDataRateTxT2+0x24>)
    4b3c:	7f12      	ldrb	r2, [r2, #28]
	(RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
	{
		result = LORAWAN_INVALID_PARAMETER;
    4b3e:	200a      	movs	r0, #10
	if(dataRate > RegParams.minDataRate ||
    4b40:	429a      	cmp	r2, r3
    4b42:	d30a      	bcc.n	4b5a <ValidateDataRateTxT2+0x22>
	(RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
    4b44:	22ac      	movs	r2, #172	; 0xac
    4b46:	32ff      	adds	r2, #255	; 0xff
    4b48:	4904      	ldr	r1, [pc, #16]	; (4b5c <ValidateDataRateTxT2+0x24>)
    4b4a:	5c8a      	ldrb	r2, [r1, r2]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4b4c:	3802      	subs	r0, #2
	if(dataRate > RegParams.minDataRate ||
    4b4e:	07d2      	lsls	r2, r2, #31
    4b50:	d503      	bpl.n	4b5a <ValidateDataRateTxT2+0x22>
	(RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
    4b52:	7e8a      	ldrb	r2, [r1, #26]
    4b54:	429a      	cmp	r2, r3
    4b56:	d900      	bls.n	4b5a <ValidateDataRateTxT2+0x22>
		result = LORAWAN_INVALID_PARAMETER;
    4b58:	3002      	adds	r0, #2
	}
	
	return result;
}
    4b5a:	4770      	bx	lr
    4b5c:	200013e0 	.word	0x200013e0

00004b60 <ValidateDataRateRxT1>:
#if (NA_BAND == 1 || AU_BAND == 1)
static StackRetStatus_t ValidateDataRateRxT1 (LorawanRegionalAttributes_t attr, void *attrInput)
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	
	uint8_t dataRate = *(uint8_t *)attrInput;
    4b60:	780b      	ldrb	r3, [r1, #0]

	if((dataRate > RegParams.cmnParams.paramsType1.maxRxDR) || (dataRate < RegParams.cmnParams.paramsType1.minRxDR) )
    4b62:	223c      	movs	r2, #60	; 0x3c
    4b64:	32ff      	adds	r2, #255	; 0xff
    4b66:	4906      	ldr	r1, [pc, #24]	; (4b80 <ValidateDataRateRxT1+0x20>)
    4b68:	5c8a      	ldrb	r2, [r1, r2]
	{
		result = LORAWAN_INVALID_PARAMETER;
    4b6a:	200a      	movs	r0, #10
	if((dataRate > RegParams.cmnParams.paramsType1.maxRxDR) || (dataRate < RegParams.cmnParams.paramsType1.minRxDR) )
    4b6c:	429a      	cmp	r2, r3
    4b6e:	d306      	bcc.n	4b7e <ValidateDataRateRxT1+0x1e>
    4b70:	229d      	movs	r2, #157	; 0x9d
    4b72:	0052      	lsls	r2, r2, #1
    4b74:	5c8a      	ldrb	r2, [r1, r2]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4b76:	3802      	subs	r0, #2
	if((dataRate > RegParams.cmnParams.paramsType1.maxRxDR) || (dataRate < RegParams.cmnParams.paramsType1.minRxDR) )
    4b78:	429a      	cmp	r2, r3
    4b7a:	d900      	bls.n	4b7e <ValidateDataRateRxT1+0x1e>
		result = LORAWAN_INVALID_PARAMETER;
    4b7c:	3002      	adds	r0, #2
	}
	return result;
}
    4b7e:	4770      	bx	lr
    4b80:	200013e0 	.word	0x200013e0

00004b84 <ValidateDataRateRxT2>:
#if (AS_BAND == 1 || JPN_BAND == 1)
static StackRetStatus_t ValidateDataRateRxT2 (LorawanRegionalAttributes_t attr, void *attrInput)
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	
	uint8_t dataRate = *(uint8_t *)attrInput;
    4b84:	780b      	ldrb	r3, [r1, #0]

    if(dataRate > RegParams.minDataRate || (
    4b86:	4a08      	ldr	r2, [pc, #32]	; (4ba8 <ValidateDataRateRxT2+0x24>)
    4b88:	7f12      	ldrb	r2, [r2, #28]
	RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
	{
		result = LORAWAN_INVALID_PARAMETER;
    4b8a:	200a      	movs	r0, #10
    if(dataRate > RegParams.minDataRate || (
    4b8c:	429a      	cmp	r2, r3
    4b8e:	d30a      	bcc.n	4ba6 <ValidateDataRateRxT2+0x22>
	RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
    4b90:	22ac      	movs	r2, #172	; 0xac
    4b92:	32ff      	adds	r2, #255	; 0xff
    4b94:	4904      	ldr	r1, [pc, #16]	; (4ba8 <ValidateDataRateRxT2+0x24>)
    4b96:	5c8a      	ldrb	r2, [r1, r2]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4b98:	3802      	subs	r0, #2
    if(dataRate > RegParams.minDataRate || (
    4b9a:	0792      	lsls	r2, r2, #30
    4b9c:	d503      	bpl.n	4ba6 <ValidateDataRateRxT2+0x22>
	RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
    4b9e:	7e8a      	ldrb	r2, [r1, #26]
    4ba0:	429a      	cmp	r2, r3
    4ba2:	d900      	bls.n	4ba6 <ValidateDataRateRxT2+0x22>
		result = LORAWAN_INVALID_PARAMETER;
    4ba4:	3002      	adds	r0, #2
	}

	return result;
}
    4ba6:	4770      	bx	lr
    4ba8:	200013e0 	.word	0x200013e0

00004bac <ValidateChannelId>:
{
    StackRetStatus_t result = LORAWAN_SUCCESS;
	
    uint8_t channelId = *(uint8_t *)attrInput;
	
    if (channelId >= RegParams.maxChannels)
    4bac:	780a      	ldrb	r2, [r1, #0]
    4bae:	2322      	movs	r3, #34	; 0x22
    4bb0:	4903      	ldr	r1, [pc, #12]	; (4bc0 <ValidateChannelId+0x14>)
    4bb2:	56cb      	ldrsb	r3, [r1, r3]
    StackRetStatus_t result = LORAWAN_SUCCESS;
    4bb4:	2008      	movs	r0, #8
    if (channelId >= RegParams.maxChannels)
    4bb6:	429a      	cmp	r2, r3
    4bb8:	db00      	blt.n	4bbc <ValidateChannelId+0x10>
    {
        result = LORAWAN_INVALID_PARAMETER ;
    4bba:	3002      	adds	r0, #2
    }
	
    return result;
}
    4bbc:	4770      	bx	lr
    4bbe:	46c0      	nop			; (mov r8, r8)
    4bc0:	200013e0 	.word	0x200013e0

00004bc4 <ValidateChannelIdT2>:
static StackRetStatus_t ValidateChannelIdT2 (LorawanRegionalAttributes_t attr, void *attrInput)
{
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
	ValChId_t val_chid;
	
	memcpy(&val_chid,attrInput,sizeof(ValChId_t));
    4bc4:	780b      	ldrb	r3, [r1, #0]
	if((val_chid.channelIndex >= RegParams.maxChannels) || (val_chid.allowedForDefaultChannels == WITHOUT_DEFAULT_CHANNELS &&
    4bc6:	2222      	movs	r2, #34	; 0x22
    4bc8:	4808      	ldr	r0, [pc, #32]	; (4bec <ValidateChannelIdT2+0x28>)
    4bca:	5682      	ldrsb	r2, [r0, r2]
	 val_chid.channelIndex < RegParams.cmnParams.paramsType2.minNonDefChId))
	 {
		 retVal = LORAWAN_INVALID_PARAMETER;
    4bcc:	200a      	movs	r0, #10
	if((val_chid.channelIndex >= RegParams.maxChannels) || (val_chid.allowedForDefaultChannels == WITHOUT_DEFAULT_CHANNELS &&
    4bce:	4293      	cmp	r3, r2
    4bd0:	da0a      	bge.n	4be8 <ValidateChannelIdT2+0x24>
    4bd2:	784a      	ldrb	r2, [r1, #1]
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    4bd4:	3802      	subs	r0, #2
	if((val_chid.channelIndex >= RegParams.maxChannels) || (val_chid.allowedForDefaultChannels == WITHOUT_DEFAULT_CHANNELS &&
    4bd6:	2a00      	cmp	r2, #0
    4bd8:	d106      	bne.n	4be8 <ValidateChannelIdT2+0x24>
	 val_chid.channelIndex < RegParams.cmnParams.paramsType2.minNonDefChId))
    4bda:	22aa      	movs	r2, #170	; 0xaa
    4bdc:	32ff      	adds	r2, #255	; 0xff
	if((val_chid.channelIndex >= RegParams.maxChannels) || (val_chid.allowedForDefaultChannels == WITHOUT_DEFAULT_CHANNELS &&
    4bde:	4903      	ldr	r1, [pc, #12]	; (4bec <ValidateChannelIdT2+0x28>)
    4be0:	5c8a      	ldrb	r2, [r1, r2]
    4be2:	429a      	cmp	r2, r3
    4be4:	d900      	bls.n	4be8 <ValidateChannelIdT2+0x24>
		 retVal = LORAWAN_INVALID_PARAMETER;
    4be6:	3002      	adds	r0, #2
	 }
	 return retVal;
}
    4be8:	4770      	bx	lr
    4bea:	46c0      	nop			; (mov r8, r8)
    4bec:	200013e0 	.word	0x200013e0

00004bf0 <LORAREG_GetAttr_DutyCycleT2>:
{
    4bf0:	b530      	push	{r4, r5, lr}
    4bf2:	b083      	sub	sp, #12
    4bf4:	0014      	movs	r4, r2
	valChid.channelIndex = *(uint8_t *)attrInput;
    4bf6:	780d      	ldrb	r5, [r1, #0]
    4bf8:	a901      	add	r1, sp, #4
    4bfa:	700d      	strb	r5, [r1, #0]
	valChid.allowedForDefaultChannels = ALL_CHANNELS;
    4bfc:	2301      	movs	r3, #1
    4bfe:	704b      	strb	r3, [r1, #1]
    if (ValidateChannelIdT2(CHANNEL_ID, &valChid) == LORAWAN_SUCCESS)
    4c00:	2015      	movs	r0, #21
    4c02:	4b0b      	ldr	r3, [pc, #44]	; (4c30 <LORAREG_GetAttr_DutyCycleT2+0x40>)
    4c04:	4798      	blx	r3
    4c06:	2808      	cmp	r0, #8
    4c08:	d002      	beq.n	4c10 <LORAREG_GetAttr_DutyCycleT2+0x20>
	    result = LORAWAN_INVALID_PARAMETER;
    4c0a:	200a      	movs	r0, #10
}
    4c0c:	b003      	add	sp, #12
    4c0e:	bd30      	pop	{r4, r5, pc}
	    *(uint16_t *)attrOutput = RegParams.cmnParams.paramsType2.subBandDutyCycle[subBandId];
    4c10:	4a08      	ldr	r2, [pc, #32]	; (4c34 <LORAREG_GetAttr_DutyCycleT2+0x44>)
	    subBandId = RegParams.cmnParams.paramsType2.othChParams[channelId].subBandId;
    4c12:	006b      	lsls	r3, r5, #1
    4c14:	195b      	adds	r3, r3, r5
    4c16:	009b      	lsls	r3, r3, #2
    4c18:	18d3      	adds	r3, r2, r3
    4c1a:	3394      	adds	r3, #148	; 0x94
	    *(uint16_t *)attrOutput = RegParams.cmnParams.paramsType2.subBandDutyCycle[subBandId];
    4c1c:	781b      	ldrb	r3, [r3, #0]
    4c1e:	33c8      	adds	r3, #200	; 0xc8
    4c20:	005b      	lsls	r3, r3, #1
    4c22:	18d2      	adds	r2, r2, r3
    4c24:	7991      	ldrb	r1, [r2, #6]
    4c26:	79d3      	ldrb	r3, [r2, #7]
    4c28:	021b      	lsls	r3, r3, #8
    4c2a:	430b      	orrs	r3, r1
    4c2c:	8023      	strh	r3, [r4, #0]
    4c2e:	e7ed      	b.n	4c0c <LORAREG_GetAttr_DutyCycleT2+0x1c>
    4c30:	00004bc5 	.word	0x00004bc5
    4c34:	200013e0 	.word	0x200013e0

00004c38 <LORAREG_GetAttr_MinMaxDr>:
{
    4c38:	b5f0      	push	{r4, r5, r6, r7, lr}
    4c3a:	4694      	mov	ip, r2
{
	uint8_t i;
	
	// after updating the data range of a channel we need to check if the minimum dataRange has changed or not.
	// The user cannot set the current data rate outside the range of the data range
	uint8_t minDataRate = RegParams.minDataRate;
    4c3c:	4b1a      	ldr	r3, [pc, #104]	; (4ca8 <LORAREG_GetAttr_MinMaxDr+0x70>)
    4c3e:	7f1c      	ldrb	r4, [r3, #28]
	uint8_t maxDataRate = RegParams.maxDataRate;
    4c40:	7f5f      	ldrb	r7, [r3, #29]

	for (i = 0; i < RegParams.maxChannels; i++)
    4c42:	2122      	movs	r1, #34	; 0x22
    4c44:	565e      	ldrsb	r6, [r3, r1]
    4c46:	2e00      	cmp	r6, #0
    4c48:	dd28      	ble.n	4c9c <LORAREG_GetAttr_MinMaxDr+0x64>
	{
		if ( (RegParams.pChParams[i].dataRange.min < minDataRate) && (RegParams.pChParams[i].status == ENABLED) )
    4c4a:	0019      	movs	r1, r3
    4c4c:	791d      	ldrb	r5, [r3, #4]
    4c4e:	795b      	ldrb	r3, [r3, #5]
    4c50:	021b      	lsls	r3, r3, #8
    4c52:	432b      	orrs	r3, r5
    4c54:	798d      	ldrb	r5, [r1, #6]
    4c56:	042d      	lsls	r5, r5, #16
    4c58:	432b      	orrs	r3, r5
    4c5a:	79cd      	ldrb	r5, [r1, #7]
    4c5c:	062d      	lsls	r5, r5, #24
    4c5e:	431d      	orrs	r5, r3
    4c60:	2100      	movs	r1, #0
    4c62:	e00b      	b.n	4c7c <LORAREG_GetAttr_MinMaxDr+0x44>
		{
			minDataRate = RegParams.pChParams[i].dataRange.min;
		}
		if ( (RegParams.pChParams[i].dataRange.max > maxDataRate) && (RegParams.pChParams[i].status == ENABLED) )
    4c64:	7843      	ldrb	r3, [r0, #1]
    4c66:	091b      	lsrs	r3, r3, #4
    4c68:	42bb      	cmp	r3, r7
    4c6a:	dd03      	ble.n	4c74 <LORAREG_GetAttr_MinMaxDr+0x3c>
    4c6c:	7800      	ldrb	r0, [r0, #0]
    4c6e:	2800      	cmp	r0, #0
    4c70:	d000      	beq.n	4c74 <LORAREG_GetAttr_MinMaxDr+0x3c>
		{
			maxDataRate = RegParams.pChParams[i].dataRange.max;
    4c72:	001f      	movs	r7, r3
	for (i = 0; i < RegParams.maxChannels; i++)
    4c74:	3101      	adds	r1, #1
    4c76:	b2c9      	uxtb	r1, r1
    4c78:	42b1      	cmp	r1, r6
    4c7a:	da0f      	bge.n	4c9c <LORAREG_GetAttr_MinMaxDr+0x64>
		if ( (RegParams.pChParams[i].dataRange.min < minDataRate) && (RegParams.pChParams[i].status == ENABLED) )
    4c7c:	0048      	lsls	r0, r1, #1
    4c7e:	1828      	adds	r0, r5, r0
    4c80:	7843      	ldrb	r3, [r0, #1]
    4c82:	071b      	lsls	r3, r3, #28
    4c84:	0f1b      	lsrs	r3, r3, #28
    4c86:	42a3      	cmp	r3, r4
    4c88:	daec      	bge.n	4c64 <LORAREG_GetAttr_MinMaxDr+0x2c>
    4c8a:	7802      	ldrb	r2, [r0, #0]
    4c8c:	2a00      	cmp	r2, #0
    4c8e:	d0f1      	beq.n	4c74 <LORAREG_GetAttr_MinMaxDr+0x3c>
			minDataRate = RegParams.pChParams[i].dataRange.min;
    4c90:	001c      	movs	r4, r3
		if ( (RegParams.pChParams[i].dataRange.max > maxDataRate) && (RegParams.pChParams[i].status == ENABLED) )
    4c92:	7843      	ldrb	r3, [r0, #1]
    4c94:	091b      	lsrs	r3, r3, #4
    4c96:	42bb      	cmp	r3, r7
    4c98:	dceb      	bgt.n	4c72 <LORAREG_GetAttr_MinMaxDr+0x3a>
    4c9a:	e7eb      	b.n	4c74 <LORAREG_GetAttr_MinMaxDr+0x3c>
	memcpy(attrOutput,&minmaxDr,sizeof(MinMaxDr_t));
    4c9c:	4663      	mov	r3, ip
    4c9e:	701c      	strb	r4, [r3, #0]
    4ca0:	705f      	strb	r7, [r3, #1]
}
    4ca2:	2008      	movs	r0, #8
    4ca4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4ca6:	46c0      	nop			; (mov r8, r8)
    4ca8:	200013e0 	.word	0x200013e0

00004cac <ValidateChannelMaskCntl>:
#if (NA_BAND == 1 || AU_BAND == 1)
static StackRetStatus_t ValidateChannelMaskCntl (LorawanRegionalAttributes_t attr, void *attrInput)
{
    StackRetStatus_t result = LORAWAN_SUCCESS;
	
	uint8_t channelMaskCntl = *(uint8_t *)attrInput;
    4cac:	780b      	ldrb	r3, [r1, #0]

    // 5 is RFU for channel mask for US
    if ((channelMaskCntl == 5) || (channelMaskCntl > 7))
    4cae:	2b05      	cmp	r3, #5
    4cb0:	d004      	beq.n	4cbc <ValidateChannelMaskCntl+0x10>
    StackRetStatus_t result = LORAWAN_SUCCESS;
    4cb2:	2008      	movs	r0, #8
    if ((channelMaskCntl == 5) || (channelMaskCntl > 7))
    4cb4:	2b07      	cmp	r3, #7
    4cb6:	d900      	bls.n	4cba <ValidateChannelMaskCntl+0xe>
    {
        result = LORAWAN_INVALID_PARAMETER;
    4cb8:	3002      	adds	r0, #2
    }

    return result;
}
    4cba:	4770      	bx	lr
        result = LORAWAN_INVALID_PARAMETER;
    4cbc:	200a      	movs	r0, #10
    4cbe:	e7fc      	b.n	4cba <ValidateChannelMaskCntl+0xe>

00004cc0 <ValidateTxPower>:
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	uint8_t txPowerNew = *(uint8_t *)attrInput;
	
	//if ((txPowerNew < 5) || (txPowerNew > 10) || (txPowerNew == 6))
	if (txPowerNew > RegParams.maxTxPwrIndx)
    4cc0:	780a      	ldrb	r2, [r1, #0]
    4cc2:	2325      	movs	r3, #37	; 0x25
    4cc4:	4903      	ldr	r1, [pc, #12]	; (4cd4 <ValidateTxPower+0x14>)
    4cc6:	56cb      	ldrsb	r3, [r1, r3]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4cc8:	2008      	movs	r0, #8
	if (txPowerNew > RegParams.maxTxPwrIndx)
    4cca:	429a      	cmp	r2, r3
    4ccc:	dd00      	ble.n	4cd0 <ValidateTxPower+0x10>
	{
		result = LORAWAN_INVALID_PARAMETER;
    4cce:	3002      	adds	r0, #2
	}

	return result;
}
    4cd0:	4770      	bx	lr
    4cd2:	46c0      	nop			; (mov r8, r8)
    4cd4:	200013e0 	.word	0x200013e0

00004cd8 <ValidateChannelMask>:
 */
#if (NA_BAND == 1 || AU_BAND == 1)
static StackRetStatus_t ValidateChannelMask (LorawanRegionalAttributes_t attr, void *attrInput)
{
	return LORAWAN_SUCCESS;	
}
    4cd8:	2008      	movs	r0, #8
    4cda:	4770      	bx	lr

00004cdc <ValidateChannelMaskT2>:
#endif

#if (EU_BAND == 1 || AS_BAND == 1 || IND_BAND == 1 || JPN_BAND == 1 || KR_BAND == 1)
static StackRetStatus_t ValidateChannelMaskT2 (LorawanRegionalAttributes_t attr, void *attrInput)
{
    4cdc:	b530      	push	{r4, r5, lr}
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
	
	uint16_t channelMask = * (uint16_t *)attrInput;
    4cde:	8809      	ldrh	r1, [r1, #0]
	
	if(channelMask != 0x0000U)
    4ce0:	2900      	cmp	r1, #0
    4ce2:	d020      	beq.n	4d26 <ValidateChannelMaskT2+0x4a>
	{
		for(uint8_t i = 0; i< RegParams.maxChannels;i++)
    4ce4:	2322      	movs	r3, #34	; 0x22
    4ce6:	4a11      	ldr	r2, [pc, #68]	; (4d2c <ValidateChannelMaskT2+0x50>)
    4ce8:	56d0      	ldrsb	r0, [r2, r3]
    4cea:	2800      	cmp	r0, #0
    4cec:	dd1b      	ble.n	4d26 <ValidateChannelMaskT2+0x4a>
		{
			if(((channelMask && BIT0) == BIT0) && ((RegParams.pOtherChParams[i].parametersDefined & (FREQUENCY_DEFINED | DATA_RANGE_DEFINED)) != (FREQUENCY_DEFINED | DATA_RANGE_DEFINED)))
    4cee:	7a14      	ldrb	r4, [r2, #8]
    4cf0:	7a53      	ldrb	r3, [r2, #9]
    4cf2:	021b      	lsls	r3, r3, #8
    4cf4:	4323      	orrs	r3, r4
    4cf6:	7a94      	ldrb	r4, [r2, #10]
    4cf8:	0424      	lsls	r4, r4, #16
    4cfa:	4323      	orrs	r3, r4
    4cfc:	7ad4      	ldrb	r4, [r2, #11]
    4cfe:	0624      	lsls	r4, r4, #24
    4d00:	431c      	orrs	r4, r3
    4d02:	2300      	movs	r3, #0
    4d04:	2503      	movs	r5, #3
    4d06:	e004      	b.n	4d12 <ValidateChannelMaskT2+0x36>
				retVal = LORAWAN_INVALID_PARAMETER;
				break;
			}
			else
			{
				channelMask = channelMask >> SHIFT1;
    4d08:	0849      	lsrs	r1, r1, #1
		for(uint8_t i = 0; i< RegParams.maxChannels;i++)
    4d0a:	3301      	adds	r3, #1
    4d0c:	b2db      	uxtb	r3, r3
    4d0e:	4283      	cmp	r3, r0
    4d10:	da09      	bge.n	4d26 <ValidateChannelMaskT2+0x4a>
			if(((channelMask && BIT0) == BIT0) && ((RegParams.pOtherChParams[i].parametersDefined & (FREQUENCY_DEFINED | DATA_RANGE_DEFINED)) != (FREQUENCY_DEFINED | DATA_RANGE_DEFINED)))
    4d12:	2900      	cmp	r1, #0
    4d14:	d0f8      	beq.n	4d08 <ValidateChannelMaskT2+0x2c>
    4d16:	005a      	lsls	r2, r3, #1
    4d18:	18d2      	adds	r2, r2, r3
    4d1a:	0092      	lsls	r2, r2, #2
    4d1c:	18a2      	adds	r2, r4, r2
    4d1e:	7ad2      	ldrb	r2, [r2, #11]
    4d20:	402a      	ands	r2, r5
    4d22:	2a03      	cmp	r2, #3
    4d24:	d0f0      	beq.n	4d08 <ValidateChannelMaskT2+0x2c>
	else
	{
		////ChMask can be set to 0 if ChMaskCtrl is set to 6
		return retVal = LORAWAN_SUCCESS;
	}
}
    4d26:	2008      	movs	r0, #8
    4d28:	bd30      	pop	{r4, r5, pc}
    4d2a:	46c0      	nop			; (mov r8, r8)
    4d2c:	200013e0 	.word	0x200013e0

00004d30 <ValidateChannelMaskCntlT2>:
#endif

#if (EU_BAND == 1 || AS_BAND == 1 || IND_BAND == 1 || JPN_BAND == 1 || KR_BAND == 1)
static StackRetStatus_t ValidateChannelMaskCntlT2 (LorawanRegionalAttributes_t attr, void *attrInput)
{
	uint8_t channelMaskCntl = * (uint16_t *)attrInput;
    4d30:	780b      	ldrb	r3, [r1, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4d32:	2008      	movs	r0, #8
	
    if ( (channelMaskCntl != 0) && (channelMaskCntl != 6) )
    4d34:	2b00      	cmp	r3, #0
    4d36:	d002      	beq.n	4d3e <ValidateChannelMaskCntlT2+0xe>
    4d38:	2b06      	cmp	r3, #6
    4d3a:	d001      	beq.n	4d40 <ValidateChannelMaskCntlT2+0x10>
    {
	    result = LORAWAN_INVALID_PARAMETER;
    4d3c:	3002      	adds	r0, #2
    }
	return result;
}
    4d3e:	4770      	bx	lr
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4d40:	2008      	movs	r0, #8
    4d42:	e7fc      	b.n	4d3e <ValidateChannelMaskCntlT2+0xe>

00004d44 <ValidateChMaskChCntlT2>:
{
    4d44:	b510      	push	{r4, lr}
    4d46:	b082      	sub	sp, #8
	ValChMaskCntl_t chMaskchCntl = * (ValChMaskCntl_t *)attrInput;
    4d48:	ac01      	add	r4, sp, #4
    4d4a:	2204      	movs	r2, #4
    4d4c:	0020      	movs	r0, r4
    4d4e:	4b0f      	ldr	r3, [pc, #60]	; (4d8c <ValidateChMaskChCntlT2+0x48>)
    4d50:	4798      	blx	r3
    if ( chMaskchCntl.chnlMask || chMaskchCntl.chnlMaskCntl )
    4d52:	8863      	ldrh	r3, [r4, #2]
    4d54:	2b00      	cmp	r3, #0
    4d56:	d104      	bne.n	4d62 <ValidateChMaskChCntlT2+0x1e>
    4d58:	ab01      	add	r3, sp, #4
    4d5a:	781a      	ldrb	r2, [r3, #0]
		return LORAWAN_INVALID_PARAMETER;
    4d5c:	230a      	movs	r3, #10
    if ( chMaskchCntl.chnlMask || chMaskchCntl.chnlMaskCntl )
    4d5e:	2a00      	cmp	r2, #0
    4d60:	d007      	beq.n	4d72 <ValidateChMaskChCntlT2+0x2e>
		if(((ValidateChannelMaskT2(CHANNEL_MASK, (void *)&chMaskchCntl.chnlMask)) == LORAWAN_SUCCESS) && (ValidateChannelMaskCntlT2(CHANNEL_MASK_CNTL, (void *)&chMaskchCntl.chnlMaskCntl)) == LORAWAN_SUCCESS)
    4d62:	466b      	mov	r3, sp
    4d64:	1d99      	adds	r1, r3, #6
    4d66:	201a      	movs	r0, #26
    4d68:	4b09      	ldr	r3, [pc, #36]	; (4d90 <ValidateChMaskChCntlT2+0x4c>)
    4d6a:	4798      	blx	r3
			return LORAWAN_INVALID_PARAMETER;
    4d6c:	230a      	movs	r3, #10
		if(((ValidateChannelMaskT2(CHANNEL_MASK, (void *)&chMaskchCntl.chnlMask)) == LORAWAN_SUCCESS) && (ValidateChannelMaskCntlT2(CHANNEL_MASK_CNTL, (void *)&chMaskchCntl.chnlMaskCntl)) == LORAWAN_SUCCESS)
    4d6e:	2808      	cmp	r0, #8
    4d70:	d002      	beq.n	4d78 <ValidateChMaskChCntlT2+0x34>
}
    4d72:	0018      	movs	r0, r3
    4d74:	b002      	add	sp, #8
    4d76:	bd10      	pop	{r4, pc}
		if(((ValidateChannelMaskT2(CHANNEL_MASK, (void *)&chMaskchCntl.chnlMask)) == LORAWAN_SUCCESS) && (ValidateChannelMaskCntlT2(CHANNEL_MASK_CNTL, (void *)&chMaskchCntl.chnlMaskCntl)) == LORAWAN_SUCCESS)
    4d78:	a901      	add	r1, sp, #4
    4d7a:	3013      	adds	r0, #19
    4d7c:	4b05      	ldr	r3, [pc, #20]	; (4d94 <ValidateChMaskChCntlT2+0x50>)
    4d7e:	4798      	blx	r3
    4d80:	0003      	movs	r3, r0
    4d82:	2808      	cmp	r0, #8
    4d84:	d0f5      	beq.n	4d72 <ValidateChMaskChCntlT2+0x2e>
			return LORAWAN_INVALID_PARAMETER;
    4d86:	230a      	movs	r3, #10
    4d88:	e7f3      	b.n	4d72 <ValidateChMaskChCntlT2+0x2e>
    4d8a:	46c0      	nop			; (mov r8, r8)
    4d8c:	000149c9 	.word	0x000149c9
    4d90:	00004cdd 	.word	0x00004cdd
    4d94:	00004d31 	.word	0x00004d31

00004d98 <ValidateDataRate>:
{
    StackRetStatus_t result = LORAWAN_SUCCESS;
	
	uint8_t dataRate = *(uint8_t *)attrInput;

    if ( dataRate > RegParams.minDataRate )
    4d98:	780a      	ldrb	r2, [r1, #0]
    4d9a:	4b03      	ldr	r3, [pc, #12]	; (4da8 <ValidateDataRate+0x10>)
    4d9c:	7f1b      	ldrb	r3, [r3, #28]
    StackRetStatus_t result = LORAWAN_SUCCESS;
    4d9e:	2008      	movs	r0, #8
    if ( dataRate > RegParams.minDataRate )
    4da0:	429a      	cmp	r2, r3
    4da2:	d900      	bls.n	4da6 <ValidateDataRate+0xe>
    {
        result = LORAWAN_INVALID_PARAMETER;
    4da4:	3002      	adds	r0, #2
    }

    return result;
}
    4da6:	4770      	bx	lr
    4da8:	200013e0 	.word	0x200013e0

00004dac <ValidateSupportedDr>:
#endif

static StackRetStatus_t ValidateSupportedDr (LorawanRegionalAttributes_t attr, void *attrInput)
{
    4dac:	b570      	push	{r4, r5, r6, lr}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
	uint8_t  dataRate;
	dataRate = *(uint8_t *)attrInput;
    4dae:	780d      	ldrb	r5, [r1, #0]
	
	for(uint8_t i = 0; i <RegParams.maxChannels; i++)
    4db0:	2322      	movs	r3, #34	; 0x22
    4db2:	4a14      	ldr	r2, [pc, #80]	; (4e04 <ValidateSupportedDr+0x58>)
    4db4:	56d4      	ldrsb	r4, [r2, r3]
    4db6:	2c00      	cmp	r4, #0
    4db8:	dd22      	ble.n	4e00 <ValidateSupportedDr+0x54>
	{
		if(RegParams.pChParams[i].status == ENABLED && dataRate >= RegParams.pChParams[i].dataRange.min &&
    4dba:	7910      	ldrb	r0, [r2, #4]
    4dbc:	7953      	ldrb	r3, [r2, #5]
    4dbe:	021b      	lsls	r3, r3, #8
    4dc0:	4303      	orrs	r3, r0
    4dc2:	7990      	ldrb	r0, [r2, #6]
    4dc4:	0400      	lsls	r0, r0, #16
    4dc6:	4303      	orrs	r3, r0
    4dc8:	79d0      	ldrb	r0, [r2, #7]
    4dca:	0600      	lsls	r0, r0, #24
    4dcc:	4318      	orrs	r0, r3
    4dce:	2300      	movs	r3, #0
    4dd0:	002e      	movs	r6, r5
    4dd2:	e003      	b.n	4ddc <ValidateSupportedDr+0x30>
	for(uint8_t i = 0; i <RegParams.maxChannels; i++)
    4dd4:	3301      	adds	r3, #1
    4dd6:	b2db      	uxtb	r3, r3
    4dd8:	42a3      	cmp	r3, r4
    4dda:	da0f      	bge.n	4dfc <ValidateSupportedDr+0x50>
		if(RegParams.pChParams[i].status == ENABLED && dataRate >= RegParams.pChParams[i].dataRange.min &&
    4ddc:	005a      	lsls	r2, r3, #1
    4dde:	1882      	adds	r2, r0, r2
    4de0:	7811      	ldrb	r1, [r2, #0]
    4de2:	2900      	cmp	r1, #0
    4de4:	d0f6      	beq.n	4dd4 <ValidateSupportedDr+0x28>
    4de6:	7851      	ldrb	r1, [r2, #1]
    4de8:	0709      	lsls	r1, r1, #28
    4dea:	0f09      	lsrs	r1, r1, #28
    4dec:	428d      	cmp	r5, r1
    4dee:	dbf1      	blt.n	4dd4 <ValidateSupportedDr+0x28>
		   dataRate <= RegParams.pChParams[i].dataRange.max)
    4df0:	7852      	ldrb	r2, [r2, #1]
    4df2:	0912      	lsrs	r2, r2, #4
		if(RegParams.pChParams[i].status == ENABLED && dataRate >= RegParams.pChParams[i].dataRange.min &&
    4df4:	4296      	cmp	r6, r2
    4df6:	dced      	bgt.n	4dd4 <ValidateSupportedDr+0x28>
		{
			result = LORAWAN_SUCCESS;
    4df8:	2008      	movs	r0, #8
    4dfa:	e000      	b.n	4dfe <ValidateSupportedDr+0x52>
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    4dfc:	200a      	movs	r0, #10
			break;
		}
	}
	return result;	
}
    4dfe:	bd70      	pop	{r4, r5, r6, pc}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    4e00:	200a      	movs	r0, #10
    4e02:	e7fc      	b.n	4dfe <ValidateSupportedDr+0x52>
    4e04:	200013e0 	.word	0x200013e0

00004e08 <ValidateRxFreqT1>:

#if (NA_BAND == 1 || AU_BAND == 1)
static StackRetStatus_t ValidateRxFreqT1 (LorawanRegionalAttributes_t attr, void *attrInput)
{
    4e08:	b510      	push	{r4, lr}
	StackRetStatus_t result = LORAWAN_SUCCESS;
	uint32_t FreqNew = *(uint32_t *)attrInput;
	
	if(FreqNew < FREQ_923300KHZ || FreqNew > FREQ_927500KHZ || (FreqNew - FREQ_923300KHZ) % FREQ_600KHZ != 0)
    4e0a:	6808      	ldr	r0, [r1, #0]
    4e0c:	4b07      	ldr	r3, [pc, #28]	; (4e2c <ValidateRxFreqT1+0x24>)
    4e0e:	469c      	mov	ip, r3
    4e10:	4460      	add	r0, ip
    4e12:	4a07      	ldr	r2, [pc, #28]	; (4e30 <ValidateRxFreqT1+0x28>)
	{
		result = LORAWAN_INVALID_PARAMETER;
    4e14:	230a      	movs	r3, #10
	if(FreqNew < FREQ_923300KHZ || FreqNew > FREQ_927500KHZ || (FreqNew - FREQ_923300KHZ) % FREQ_600KHZ != 0)
    4e16:	4290      	cmp	r0, r2
    4e18:	d806      	bhi.n	4e28 <ValidateRxFreqT1+0x20>
    4e1a:	4906      	ldr	r1, [pc, #24]	; (4e34 <ValidateRxFreqT1+0x2c>)
    4e1c:	4b06      	ldr	r3, [pc, #24]	; (4e38 <ValidateRxFreqT1+0x30>)
    4e1e:	4798      	blx	r3
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4e20:	2308      	movs	r3, #8
	if(FreqNew < FREQ_923300KHZ || FreqNew > FREQ_927500KHZ || (FreqNew - FREQ_923300KHZ) % FREQ_600KHZ != 0)
    4e22:	2900      	cmp	r1, #0
    4e24:	d000      	beq.n	4e28 <ValidateRxFreqT1+0x20>
		result = LORAWAN_INVALID_PARAMETER;
    4e26:	3302      	adds	r3, #2
	}
	return result;
}
    4e28:	0018      	movs	r0, r3
    4e2a:	bd10      	pop	{r4, pc}
    4e2c:	c8f78f60 	.word	0xc8f78f60
    4e30:	00401640 	.word	0x00401640
    4e34:	000927c0 	.word	0x000927c0
    4e38:	00011965 	.word	0x00011965

00004e3c <ValidateRx1DataRateOffset>:
{
	StackRetStatus_t retVal = LORAWAN_INVALID_PARAMETER;
	
	uint8_t rx1DrOffset = *(uint8_t *)attrInput;
	
	if(rx1DrOffset <= RegParams.Rx1DrOffset)
    4e3c:	780a      	ldrb	r2, [r1, #0]
    4e3e:	2324      	movs	r3, #36	; 0x24
    4e40:	4903      	ldr	r1, [pc, #12]	; (4e50 <ValidateRx1DataRateOffset+0x14>)
    4e42:	56cb      	ldrsb	r3, [r1, r3]
	StackRetStatus_t retVal = LORAWAN_INVALID_PARAMETER;
    4e44:	200a      	movs	r0, #10
	if(rx1DrOffset <= RegParams.Rx1DrOffset)
    4e46:	429a      	cmp	r2, r3
    4e48:	dc00      	bgt.n	4e4c <ValidateRx1DataRateOffset+0x10>
	{
		retVal = LORAWAN_SUCCESS;
    4e4a:	3802      	subs	r0, #2
	}
	
	return retVal;
}
    4e4c:	4770      	bx	lr
    4e4e:	46c0      	nop			; (mov r8, r8)
    4e50:	200013e0 	.word	0x200013e0

00004e54 <getSubBandId>:
}
#endif

#if (EU_BAND == 1 || AS_BAND == 1 || IND_BAND == 1 || JPN_BAND == 1 || KR_BAND == 1)
static uint8_t getSubBandId(uint32_t frequency)
{
    4e54:	b530      	push	{r4, r5, lr}
    4e56:	0004      	movs	r4, r0
	uint8_t subBandId = 0xFF;
#if (EU_BAND == 1)	
	for(uint8_t i = 0; i < RegParams.maxSubBands; i++)
    4e58:	2321      	movs	r3, #33	; 0x21
    4e5a:	4a19      	ldr	r2, [pc, #100]	; (4ec0 <getSubBandId+0x6c>)
    4e5c:	5cd5      	ldrb	r5, [r2, r3]
    4e5e:	2d00      	cmp	r5, #0
    4e60:	d02c      	beq.n	4ebc <getSubBandId+0x68>
	{
		if(frequency >= RegParams.pSubBandParams[i].freqMin && frequency <= RegParams.pSubBandParams[i].freqMax)
    4e62:	0011      	movs	r1, r2
    4e64:	7b13      	ldrb	r3, [r2, #12]
    4e66:	7b52      	ldrb	r2, [r2, #13]
    4e68:	0212      	lsls	r2, r2, #8
    4e6a:	431a      	orrs	r2, r3
    4e6c:	7b8b      	ldrb	r3, [r1, #14]
    4e6e:	041b      	lsls	r3, r3, #16
    4e70:	431a      	orrs	r2, r3
    4e72:	7bcb      	ldrb	r3, [r1, #15]
    4e74:	061b      	lsls	r3, r3, #24
    4e76:	4313      	orrs	r3, r2
    4e78:	2000      	movs	r0, #0
    4e7a:	e004      	b.n	4e86 <getSubBandId+0x32>
	for(uint8_t i = 0; i < RegParams.maxSubBands; i++)
    4e7c:	3001      	adds	r0, #1
    4e7e:	b2c0      	uxtb	r0, r0
    4e80:	330c      	adds	r3, #12
    4e82:	42a8      	cmp	r0, r5
    4e84:	d018      	beq.n	4eb8 <getSubBandId+0x64>
		if(frequency >= RegParams.pSubBandParams[i].freqMin && frequency <= RegParams.pSubBandParams[i].freqMax)
    4e86:	781a      	ldrb	r2, [r3, #0]
    4e88:	7859      	ldrb	r1, [r3, #1]
    4e8a:	0209      	lsls	r1, r1, #8
    4e8c:	4311      	orrs	r1, r2
    4e8e:	789a      	ldrb	r2, [r3, #2]
    4e90:	0412      	lsls	r2, r2, #16
    4e92:	4311      	orrs	r1, r2
    4e94:	78da      	ldrb	r2, [r3, #3]
    4e96:	0612      	lsls	r2, r2, #24
    4e98:	430a      	orrs	r2, r1
    4e9a:	42a2      	cmp	r2, r4
    4e9c:	d8ee      	bhi.n	4e7c <getSubBandId+0x28>
    4e9e:	791a      	ldrb	r2, [r3, #4]
    4ea0:	7959      	ldrb	r1, [r3, #5]
    4ea2:	0209      	lsls	r1, r1, #8
    4ea4:	4311      	orrs	r1, r2
    4ea6:	799a      	ldrb	r2, [r3, #6]
    4ea8:	0412      	lsls	r2, r2, #16
    4eaa:	4311      	orrs	r1, r2
    4eac:	79da      	ldrb	r2, [r3, #7]
    4eae:	0612      	lsls	r2, r2, #24
    4eb0:	430a      	orrs	r2, r1
    4eb2:	4294      	cmp	r4, r2
    4eb4:	d8e2      	bhi.n	4e7c <getSubBandId+0x28>
    4eb6:	e000      	b.n	4eba <getSubBandId+0x66>
	uint8_t subBandId = 0xFF;
    4eb8:	20ff      	movs	r0, #255	; 0xff
#elif (AS_BAND == 1)
	// whole ASIA 923 spectrum is one band
	subBandId = 0;
#endif
	return subBandId;
}
    4eba:	bd30      	pop	{r4, r5, pc}
	uint8_t subBandId = 0xFF;
    4ebc:	20ff      	movs	r0, #255	; 0xff
    4ebe:	e7fc      	b.n	4eba <getSubBandId+0x66>
    4ec0:	200013e0 	.word	0x200013e0

00004ec4 <ValidateFreq>:
{
    4ec4:	b510      	push	{r4, lr}
    if(getSubBandId(frequencyNew) == 0xFF)
    4ec6:	6808      	ldr	r0, [r1, #0]
    4ec8:	4b04      	ldr	r3, [pc, #16]	; (4edc <ValidateFreq+0x18>)
    4eca:	4798      	blx	r3
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    4ecc:	2308      	movs	r3, #8
    if(getSubBandId(frequencyNew) == 0xFF)
    4ece:	28ff      	cmp	r0, #255	; 0xff
    4ed0:	d001      	beq.n	4ed6 <ValidateFreq+0x12>
}
    4ed2:	0018      	movs	r0, r3
    4ed4:	bd10      	pop	{r4, pc}
		retVal = LORAWAN_INVALID_PARAMETER;
    4ed6:	3302      	adds	r3, #2
    4ed8:	e7fb      	b.n	4ed2 <ValidateFreq+0xe>
    4eda:	46c0      	nop			; (mov r8, r8)
    4edc:	00004e55 	.word	0x00004e55

00004ee0 <ValidateFrequencyAS>:
 */
#if(AS_BAND == 1)
static StackRetStatus_t ValidateFrequencyAS (LorawanRegionalAttributes_t attr, void *attrInput)
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	uint32_t frequencyNew = * (uint32_t *)attrInput;
    4ee0:	680b      	ldr	r3, [r1, #0]

    /*Bands Supporting Freq 923-925MHz*/
    if(RegParams.band == ISM_BRN923 || RegParams.band == ISM_CMB923 || RegParams.band == ISM_INS923 || RegParams.band == ISM_LAOS923)
    4ee2:	2226      	movs	r2, #38	; 0x26
    4ee4:	4919      	ldr	r1, [pc, #100]	; (4f4c <ValidateFrequencyAS+0x6c>)
    4ee6:	5c8a      	ldrb	r2, [r1, r2]
    4ee8:	1f91      	subs	r1, r2, #6
    4eea:	2903      	cmp	r1, #3
    4eec:	d808      	bhi.n	4f00 <ValidateFrequencyAS+0x20>
	{
		if ( (frequencyNew < FREQ_923000KHZ) || (frequencyNew > FREQ_925000KHZ) )
    4eee:	4a18      	ldr	r2, [pc, #96]	; (4f50 <ValidateFrequencyAS+0x70>)
    4ef0:	4694      	mov	ip, r2
    4ef2:	4463      	add	r3, ip
    4ef4:	4a17      	ldr	r2, [pc, #92]	; (4f54 <ValidateFrequencyAS+0x74>)
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4ef6:	2008      	movs	r0, #8
		if ( (frequencyNew < FREQ_923000KHZ) || (frequencyNew > FREQ_925000KHZ) )
    4ef8:	4293      	cmp	r3, r2
    4efa:	d900      	bls.n	4efe <ValidateFrequencyAS+0x1e>
		{
			result = LORAWAN_INVALID_PARAMETER;
    4efc:	3002      	adds	r0, #2
	else
	{
		result = LORAWAN_INVALID_PARAMETER;
	}
	return result;
}
    4efe:	4770      	bx	lr
	else if(RegParams.band == ISM_NZ923)
    4f00:	2a0a      	cmp	r2, #10
    4f02:	d011      	beq.n	4f28 <ValidateFrequencyAS+0x48>
	else if(RegParams.band == ISM_SP923 || RegParams.band == ISM_THAI923 || RegParams.band == ISM_VTM923)
    4f04:	2a0b      	cmp	r2, #11
    4f06:	d018      	beq.n	4f3a <ValidateFrequencyAS+0x5a>
    4f08:	0011      	movs	r1, r2
    4f0a:	390d      	subs	r1, #13
    4f0c:	2901      	cmp	r1, #1
    4f0e:	d914      	bls.n	4f3a <ValidateFrequencyAS+0x5a>
		result = LORAWAN_INVALID_PARAMETER;
    4f10:	200a      	movs	r0, #10
	else if(RegParams.band == ISM_TWN923)
    4f12:	2a0c      	cmp	r2, #12
    4f14:	d1f3      	bne.n	4efe <ValidateFrequencyAS+0x1e>
		if ( (frequencyNew < FREQ_922000KHZ) || (frequencyNew > FREQ_928000KHZ) )
    4f16:	4a10      	ldr	r2, [pc, #64]	; (4f58 <ValidateFrequencyAS+0x78>)
    4f18:	4694      	mov	ip, r2
    4f1a:	4463      	add	r3, ip
    4f1c:	4a0f      	ldr	r2, [pc, #60]	; (4f5c <ValidateFrequencyAS+0x7c>)
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4f1e:	3802      	subs	r0, #2
		if ( (frequencyNew < FREQ_922000KHZ) || (frequencyNew > FREQ_928000KHZ) )
    4f20:	4293      	cmp	r3, r2
    4f22:	d9ec      	bls.n	4efe <ValidateFrequencyAS+0x1e>
			result = LORAWAN_INVALID_PARAMETER;
    4f24:	3002      	adds	r0, #2
    4f26:	e7ea      	b.n	4efe <ValidateFrequencyAS+0x1e>
		if ( (frequencyNew < FREQ_915000KHZ) || (frequencyNew > FREQ_928000KHZ) )
    4f28:	4a0d      	ldr	r2, [pc, #52]	; (4f60 <ValidateFrequencyAS+0x80>)
    4f2a:	4694      	mov	ip, r2
    4f2c:	4463      	add	r3, ip
    4f2e:	4a0d      	ldr	r2, [pc, #52]	; (4f64 <ValidateFrequencyAS+0x84>)
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4f30:	2008      	movs	r0, #8
		if ( (frequencyNew < FREQ_915000KHZ) || (frequencyNew > FREQ_928000KHZ) )
    4f32:	4293      	cmp	r3, r2
    4f34:	d9e3      	bls.n	4efe <ValidateFrequencyAS+0x1e>
			result = LORAWAN_INVALID_PARAMETER;
    4f36:	3002      	adds	r0, #2
    4f38:	e7e1      	b.n	4efe <ValidateFrequencyAS+0x1e>
		if ( (frequencyNew < FREQ_920000KHZ) || (frequencyNew > FREQ_925000KHZ) )
    4f3a:	4a0b      	ldr	r2, [pc, #44]	; (4f68 <ValidateFrequencyAS+0x88>)
    4f3c:	4694      	mov	ip, r2
    4f3e:	4463      	add	r3, ip
    4f40:	4a0a      	ldr	r2, [pc, #40]	; (4f6c <ValidateFrequencyAS+0x8c>)
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4f42:	2008      	movs	r0, #8
		if ( (frequencyNew < FREQ_920000KHZ) || (frequencyNew > FREQ_925000KHZ) )
    4f44:	4293      	cmp	r3, r2
    4f46:	d9da      	bls.n	4efe <ValidateFrequencyAS+0x1e>
			result = LORAWAN_INVALID_PARAMETER;
    4f48:	3002      	adds	r0, #2
    4f4a:	e7d8      	b.n	4efe <ValidateFrequencyAS+0x1e>
    4f4c:	200013e0 	.word	0x200013e0
    4f50:	c8fc2340 	.word	0xc8fc2340
    4f54:	001e8480 	.word	0x001e8480
    4f58:	c90b6580 	.word	0xc90b6580
    4f5c:	005b8d80 	.word	0x005b8d80
    4f60:	c9763540 	.word	0xc9763540
    4f64:	00c65d40 	.word	0x00c65d40
    4f68:	c929ea00 	.word	0xc929ea00
    4f6c:	004c4b40 	.word	0x004c4b40

00004f70 <setTxParams>:
}
#endif

#if ( AS_BAND == 1 || IND_BAND == 1 || JPN_BAND == 1 || KR_BAND == 1)
static StackRetStatus_t setTxParams(LorawanRegionalAttributes_t attr, void *attrInput)
{
    4f70:	b5f0      	push	{r4, r5, r6, r7, lr}
	TxParams_t updateTxParams;

	memcpy(&updateTxParams,attrInput,sizeof(TxParams_t));
    4f72:	780d      	ldrb	r5, [r1, #0]
    4f74:	7849      	ldrb	r1, [r1, #1]
    4f76:	084a      	lsrs	r2, r1, #1
	
	RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime = updateTxParams.uplinkDwellTime;
    4f78:	4809      	ldr	r0, [pc, #36]	; (4fa0 <setTxParams+0x30>)
    4f7a:	24ac      	movs	r4, #172	; 0xac
    4f7c:	34ff      	adds	r4, #255	; 0xff
    4f7e:	2601      	movs	r6, #1
    4f80:	4031      	ands	r1, r6
    4f82:	5d03      	ldrb	r3, [r0, r4]
    4f84:	2701      	movs	r7, #1
    4f86:	43bb      	bics	r3, r7
	RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime = updateTxParams.downlinkDwellTime;
    4f88:	4032      	ands	r2, r6
    4f8a:	0052      	lsls	r2, r2, #1
    4f8c:	430b      	orrs	r3, r1
    4f8e:	2102      	movs	r1, #2
    4f90:	438b      	bics	r3, r1
    4f92:	4313      	orrs	r3, r2
    4f94:	5503      	strb	r3, [r0, r4]
	RegParams.maxTxPwr = updateTxParams.maxEIRP;
    4f96:	2320      	movs	r3, #32
    4f98:	54c5      	strb	r5, [r0, r3]
	
	return LORAWAN_SUCCESS;
}
    4f9a:	2008      	movs	r0, #8
    4f9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4f9e:	46c0      	nop			; (mov r8, r8)
    4fa0:	200013e0 	.word	0x200013e0

00004fa4 <SearchAvailableChannel1>:
{
    4fa4:	b5f0      	push	{r4, r5, r6, r7, lr}
    4fa6:	46de      	mov	lr, fp
    4fa8:	464f      	mov	r7, r9
    4faa:	4646      	mov	r6, r8
    4fac:	b5c0      	push	{r6, r7, lr}
    4fae:	b082      	sub	sp, #8
    4fb0:	9001      	str	r0, [sp, #4]
    4fb2:	0015      	movs	r5, r2
    4fb4:	4698      	mov	r8, r3
	uint8_t startingIndex = 0;
    4fb6:	2300      	movs	r3, #0
    4fb8:	4699      	mov	r9, r3
	if (maxChannels == 8)
    4fba:	0003      	movs	r3, r0
    4fbc:	2808      	cmp	r0, #8
    4fbe:	d01d      	beq.n	4ffc <SearchAvailableChannel1+0x58>
	randomNumber =  (rand () % maxChannels) + 1; //this is a guard so that randomNumber is not 0 and the search will happen
    4fc0:	4b2d      	ldr	r3, [pc, #180]	; (5078 <SearchAvailableChannel1+0xd4>)
    4fc2:	4798      	blx	r3
    4fc4:	9901      	ldr	r1, [sp, #4]
    4fc6:	000f      	movs	r7, r1
    4fc8:	4b2c      	ldr	r3, [pc, #176]	; (507c <SearchAvailableChannel1+0xd8>)
    4fca:	4798      	blx	r3
    4fcc:	3101      	adds	r1, #1
    4fce:	b2cb      	uxtb	r3, r1
    4fd0:	469b      	mov	fp, r3
	while (randomNumber)
    4fd2:	2b00      	cmp	r3, #0
    4fd4:	d04e      	beq.n	5074 <SearchAvailableChannel1+0xd0>
			if ( (currDr >= RegParams.pChParams[i].dataRange.min) && (currDr <= RegParams.pChParams[i].dataRange.max) && 
    4fd6:	492a      	ldr	r1, [pc, #168]	; (5080 <SearchAvailableChannel1+0xdc>)
    4fd8:	790a      	ldrb	r2, [r1, #4]
    4fda:	794b      	ldrb	r3, [r1, #5]
    4fdc:	021b      	lsls	r3, r3, #8
    4fde:	431a      	orrs	r2, r3
    4fe0:	798b      	ldrb	r3, [r1, #6]
    4fe2:	041b      	lsls	r3, r3, #16
    4fe4:	4313      	orrs	r3, r2
    4fe6:	79ca      	ldrb	r2, [r1, #7]
    4fe8:	0612      	lsls	r2, r2, #24
    4fea:	431a      	orrs	r2, r3
    4fec:	0016      	movs	r6, r2
    4fee:	465c      	mov	r4, fp
		for (i = startingIndex; (i < (startingIndex + maxChannels)) && (randomNumber != 0) ; i++)
    4ff0:	0038      	movs	r0, r7
    4ff2:	4448      	add	r0, r9
    4ff4:	464b      	mov	r3, r9
    4ff6:	9300      	str	r3, [sp, #0]
			if ( (currDr >= RegParams.pChParams[i].dataRange.min) && (currDr <= RegParams.pChParams[i].dataRange.max) && 
    4ff8:	002f      	movs	r7, r5
    4ffa:	e021      	b.n	5040 <SearchAvailableChannel1+0x9c>
		startingIndex = RegParams.cmnParams.paramsType1.Max_125khzChan;
    4ffc:	3335      	adds	r3, #53	; 0x35
    4ffe:	33ff      	adds	r3, #255	; 0xff
    5000:	4a1f      	ldr	r2, [pc, #124]	; (5080 <SearchAvailableChannel1+0xdc>)
    5002:	5cd3      	ldrb	r3, [r2, r3]
    5004:	4699      	mov	r9, r3
    5006:	e7db      	b.n	4fc0 <SearchAvailableChannel1+0x1c>
		for (i = startingIndex; (i < (startingIndex + maxChannels)) && (randomNumber != 0) ; i++)
    5008:	3301      	adds	r3, #1
    500a:	b2db      	uxtb	r3, r3
    500c:	4283      	cmp	r3, r0
    500e:	da13      	bge.n	5038 <SearchAvailableChannel1+0x94>
    5010:	2c00      	cmp	r4, #0
    5012:	d01c      	beq.n	504e <SearchAvailableChannel1+0xaa>
			if ( (currDr >= RegParams.pChParams[i].dataRange.min) && (currDr <= RegParams.pChParams[i].dataRange.max) && 
    5014:	0059      	lsls	r1, r3, #1
    5016:	1871      	adds	r1, r6, r1
    5018:	784a      	ldrb	r2, [r1, #1]
    501a:	0712      	lsls	r2, r2, #28
    501c:	0f12      	lsrs	r2, r2, #28
    501e:	4295      	cmp	r5, r2
    5020:	dbf2      	blt.n	5008 <SearchAvailableChannel1+0x64>
    5022:	784a      	ldrb	r2, [r1, #1]
    5024:	0912      	lsrs	r2, r2, #4
    5026:	4297      	cmp	r7, r2
    5028:	dcee      	bgt.n	5008 <SearchAvailableChannel1+0x64>
    502a:	780a      	ldrb	r2, [r1, #0]
    502c:	2a00      	cmp	r2, #0
    502e:	d0eb      	beq.n	5008 <SearchAvailableChannel1+0x64>
				randomNumber --;
    5030:	3c01      	subs	r4, #1
    5032:	b2e4      	uxtb	r4, r4
    5034:	e7e8      	b.n	5008 <SearchAvailableChannel1+0x64>
		for (i = startingIndex; (i < (startingIndex + maxChannels)) && (randomNumber != 0) ; i++)
    5036:	9b00      	ldr	r3, [sp, #0]
		if ( randomNumber == randomNumberCopy )
    5038:	45a3      	cmp	fp, r4
    503a:	d00a      	beq.n	5052 <SearchAvailableChannel1+0xae>
	while (randomNumber)
    503c:	2c00      	cmp	r4, #0
    503e:	d006      	beq.n	504e <SearchAvailableChannel1+0xaa>
		for (i = startingIndex; (i < (startingIndex + maxChannels)) && (randomNumber != 0) ; i++)
    5040:	4581      	cmp	r9, r0
    5042:	daf8      	bge.n	5036 <SearchAvailableChannel1+0x92>
    5044:	2c00      	cmp	r4, #0
    5046:	d001      	beq.n	504c <SearchAvailableChannel1+0xa8>
    5048:	9b00      	ldr	r3, [sp, #0]
    504a:	e7e3      	b.n	5014 <SearchAvailableChannel1+0x70>
    504c:	464b      	mov	r3, r9
	StackRetStatus_t result = LORAWAN_SUCCESS;
    504e:	2008      	movs	r0, #8
    5050:	e000      	b.n	5054 <SearchAvailableChannel1+0xb0>
			result = LORAWAN_NO_CHANNELS_FOUND;
    5052:	2010      	movs	r0, #16
	if (i != 0)
    5054:	2b00      	cmp	r3, #0
    5056:	d109      	bne.n	506c <SearchAvailableChannel1+0xc8>
		*channelIndex = maxChannels - 1;
    5058:	9c01      	ldr	r4, [sp, #4]
    505a:	3c01      	subs	r4, #1
    505c:	4643      	mov	r3, r8
    505e:	701c      	strb	r4, [r3, #0]
}
    5060:	b002      	add	sp, #8
    5062:	bc1c      	pop	{r2, r3, r4}
    5064:	4690      	mov	r8, r2
    5066:	4699      	mov	r9, r3
    5068:	46a3      	mov	fp, r4
    506a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		*channelIndex = i - 1;
    506c:	3b01      	subs	r3, #1
    506e:	4642      	mov	r2, r8
    5070:	7013      	strb	r3, [r2, #0]
    5072:	e7f5      	b.n	5060 <SearchAvailableChannel1+0xbc>
	StackRetStatus_t result = LORAWAN_SUCCESS;
    5074:	2008      	movs	r0, #8
    5076:	e7ef      	b.n	5058 <SearchAvailableChannel1+0xb4>
    5078:	00014bcd 	.word	0x00014bcd
    507c:	00011b39 	.word	0x00011b39
    5080:	200013e0 	.word	0x200013e0

00005084 <LORAREG_GetAttr_FreeChannel1>:
{
    5084:	b570      	push	{r4, r5, r6, lr}
	memcpy(&newFreeChannelReq,(NewFreeChannelReq_t *)attrInput,sizeof(NewFreeChannelReq_t));
    5086:	784c      	ldrb	r4, [r1, #1]
	if(newFreeChannelReq.maxChannels > RegParams.maxChannels)
    5088:	2022      	movs	r0, #34	; 0x22
    508a:	4d07      	ldr	r5, [pc, #28]	; (50a8 <LORAREG_GetAttr_FreeChannel1+0x24>)
    508c:	562d      	ldrsb	r5, [r5, r0]
		return LORAWAN_INVALID_PARAMETER;
    508e:	3818      	subs	r0, #24
	if(newFreeChannelReq.maxChannels > RegParams.maxChannels)
    5090:	42ac      	cmp	r4, r5
    5092:	dd00      	ble.n	5096 <LORAREG_GetAttr_FreeChannel1+0x12>
}
    5094:	bd70      	pop	{r4, r5, r6, pc}
		result = SearchAvailableChannel1(newFreeChannelReq.maxChannels,newFreeChannelReq.transmissionType,newFreeChannelReq.currDr,(uint8_t*)attrOutput);
    5096:	7888      	ldrb	r0, [r1, #2]
    5098:	7809      	ldrb	r1, [r1, #0]
    509a:	0013      	movs	r3, r2
    509c:	0002      	movs	r2, r0
    509e:	0020      	movs	r0, r4
    50a0:	4c02      	ldr	r4, [pc, #8]	; (50ac <LORAREG_GetAttr_FreeChannel1+0x28>)
    50a2:	47a0      	blx	r4
	return result;
    50a4:	e7f6      	b.n	5094 <LORAREG_GetAttr_FreeChannel1+0x10>
    50a6:	46c0      	nop			; (mov r8, r8)
    50a8:	200013e0 	.word	0x200013e0
    50ac:	00004fa5 	.word	0x00004fa5

000050b0 <SearchAvailableChannel2>:
{
    50b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    50b2:	46de      	mov	lr, fp
    50b4:	4657      	mov	r7, sl
    50b6:	464e      	mov	r6, r9
    50b8:	4645      	mov	r5, r8
    50ba:	b5e0      	push	{r5, r6, r7, lr}
    50bc:	b087      	sub	sp, #28
    50be:	9003      	str	r0, [sp, #12]
    50c0:	9102      	str	r1, [sp, #8]
    50c2:	0015      	movs	r5, r2
    50c4:	9304      	str	r3, [sp, #16]
	if(RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout)
    50c6:	4958      	ldr	r1, [pc, #352]	; (5228 <SearchAvailableChannel2+0x178>)
    50c8:	23d1      	movs	r3, #209	; 0xd1
    50ca:	005b      	lsls	r3, r3, #1
    50cc:	5ccb      	ldrb	r3, [r1, r3]
    50ce:	22a4      	movs	r2, #164	; 0xa4
    50d0:	32ff      	adds	r2, #255	; 0xff
    50d2:	5c8a      	ldrb	r2, [r1, r2]
    50d4:	0212      	lsls	r2, r2, #8
    50d6:	431a      	orrs	r2, r3
    50d8:	23d2      	movs	r3, #210	; 0xd2
    50da:	005b      	lsls	r3, r3, #1
    50dc:	5ccb      	ldrb	r3, [r1, r3]
    50de:	041b      	lsls	r3, r3, #16
    50e0:	431a      	orrs	r2, r3
    50e2:	23a6      	movs	r3, #166	; 0xa6
    50e4:	33ff      	adds	r3, #255	; 0xff
    50e6:	5ccb      	ldrb	r3, [r1, r3]
    50e8:	061b      	lsls	r3, r3, #24
    50ea:	4313      	orrs	r3, r2
		return LORAWAN_NO_CHANNELS_FOUND;
    50ec:	2010      	movs	r0, #16
	if(RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout)
    50ee:	2b00      	cmp	r3, #0
    50f0:	d006      	beq.n	5100 <SearchAvailableChannel2+0x50>
}
    50f2:	b007      	add	sp, #28
    50f4:	bc3c      	pop	{r2, r3, r4, r5}
    50f6:	4690      	mov	r8, r2
    50f8:	4699      	mov	r9, r3
    50fa:	46a2      	mov	sl, r4
    50fc:	46ab      	mov	fp, r5
    50fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
	randomNumber = (rand () % maxChannels) + 1; //this is a guard so that randomNumber is not 0 and the search will happen
    5100:	4b4a      	ldr	r3, [pc, #296]	; (522c <SearchAvailableChannel2+0x17c>)
    5102:	4798      	blx	r3
    5104:	9903      	ldr	r1, [sp, #12]
    5106:	000c      	movs	r4, r1
    5108:	4b49      	ldr	r3, [pc, #292]	; (5230 <SearchAvailableChannel2+0x180>)
    510a:	4798      	blx	r3
    510c:	3101      	adds	r1, #1
    510e:	b2cb      	uxtb	r3, r1
    5110:	1e18      	subs	r0, r3, #0
    5112:	9305      	str	r3, [sp, #20]
	while (randomNumber)
    5114:	d100      	bne.n	5118 <SearchAvailableChannel2+0x68>
    5116:	e085      	b.n	5224 <SearchAvailableChannel2+0x174>
			if ((currDr >= RegParams.pChParams[i].dataRange.min) && (currDr <= RegParams.pChParams[i].dataRange.max) && \
    5118:	4b43      	ldr	r3, [pc, #268]	; (5228 <SearchAvailableChannel2+0x178>)
    511a:	791e      	ldrb	r6, [r3, #4]
    511c:	795a      	ldrb	r2, [r3, #5]
    511e:	0212      	lsls	r2, r2, #8
    5120:	4332      	orrs	r2, r6
    5122:	799e      	ldrb	r6, [r3, #6]
    5124:	0436      	lsls	r6, r6, #16
    5126:	4332      	orrs	r2, r6
    5128:	79de      	ldrb	r6, [r3, #7]
    512a:	0636      	lsls	r6, r6, #24
    512c:	4316      	orrs	r6, r2
			bool bandWithoutDutyCycle = (((1 << RegParams.band) & (ISM_EUBAND | ISM_ASBAND | (1 << ISM_JPN923))) == 0);
    512e:	2226      	movs	r2, #38	; 0x26
    5130:	5c99      	ldrb	r1, [r3, r2]
    5132:	4a40      	ldr	r2, [pc, #256]	; (5234 <SearchAvailableChannel2+0x184>)
    5134:	410a      	asrs	r2, r1
    5136:	2101      	movs	r1, #1
    5138:	4011      	ands	r1, r2
    513a:	468a      	mov	sl, r1
				(bandWithoutDutyCycle || RegParams.pSubBandParams[RegParams.pOtherChParams[i].subBandId].subBandTimeout == 0))
    513c:	7b19      	ldrb	r1, [r3, #12]
    513e:	7b5a      	ldrb	r2, [r3, #13]
    5140:	0212      	lsls	r2, r2, #8
    5142:	4311      	orrs	r1, r2
    5144:	7b9a      	ldrb	r2, [r3, #14]
    5146:	0412      	lsls	r2, r2, #16
    5148:	430a      	orrs	r2, r1
    514a:	7bd9      	ldrb	r1, [r3, #15]
    514c:	0609      	lsls	r1, r1, #24
    514e:	4311      	orrs	r1, r2
    5150:	4689      	mov	r9, r1
    5152:	7a19      	ldrb	r1, [r3, #8]
    5154:	7a5a      	ldrb	r2, [r3, #9]
    5156:	0212      	lsls	r2, r2, #8
    5158:	4311      	orrs	r1, r2
    515a:	7a9a      	ldrb	r2, [r3, #10]
    515c:	0412      	lsls	r2, r2, #16
    515e:	430a      	orrs	r2, r1
    5160:	7adb      	ldrb	r3, [r3, #11]
    5162:	061b      	lsls	r3, r3, #24
    5164:	4313      	orrs	r3, r2
    5166:	469b      	mov	fp, r3
    5168:	0001      	movs	r1, r0
    516a:	46a8      	mov	r8, r5
    516c:	e045      	b.n	51fa <SearchAvailableChannel2+0x14a>
				    randomNumber --;					
    516e:	3901      	subs	r1, #1
    5170:	b2c9      	uxtb	r1, r1
		for (i = startingIndex; (i < (startingIndex + maxChannels)) && (randomNumber != 0) ; i++)
    5172:	3301      	adds	r3, #1
    5174:	b2db      	uxtb	r3, r3
    5176:	429c      	cmp	r4, r3
    5178:	dd3a      	ble.n	51f0 <SearchAvailableChannel2+0x140>
    517a:	2900      	cmp	r1, #0
    517c:	d044      	beq.n	5208 <SearchAvailableChannel2+0x158>
			if ((currDr >= RegParams.pChParams[i].dataRange.min) && (currDr <= RegParams.pChParams[i].dataRange.max) && \
    517e:	001f      	movs	r7, r3
    5180:	0058      	lsls	r0, r3, #1
    5182:	1830      	adds	r0, r6, r0
    5184:	7842      	ldrb	r2, [r0, #1]
    5186:	0712      	lsls	r2, r2, #28
    5188:	0f12      	lsrs	r2, r2, #28
    518a:	4295      	cmp	r5, r2
    518c:	dbf1      	blt.n	5172 <SearchAvailableChannel2+0xc2>
    518e:	7842      	ldrb	r2, [r0, #1]
    5190:	0912      	lsrs	r2, r2, #4
    5192:	4590      	cmp	r8, r2
    5194:	dced      	bgt.n	5172 <SearchAvailableChannel2+0xc2>
    5196:	7802      	ldrb	r2, [r0, #0]
    5198:	2a00      	cmp	r2, #0
    519a:	d0ea      	beq.n	5172 <SearchAvailableChannel2+0xc2>
				(RegParams.pChParams[i].status == ENABLED) && \
    519c:	4652      	mov	r2, sl
    519e:	2a00      	cmp	r2, #0
    51a0:	d018      	beq.n	51d4 <SearchAvailableChannel2+0x124>
				(bandWithoutDutyCycle || RegParams.pSubBandParams[RegParams.pOtherChParams[i].subBandId].subBandTimeout == 0))
    51a2:	005a      	lsls	r2, r3, #1
    51a4:	18d2      	adds	r2, r2, r3
    51a6:	0092      	lsls	r2, r2, #2
    51a8:	445a      	add	r2, fp
    51aa:	7a10      	ldrb	r0, [r2, #8]
    51ac:	0042      	lsls	r2, r0, #1
    51ae:	1812      	adds	r2, r2, r0
    51b0:	0092      	lsls	r2, r2, #2
    51b2:	444a      	add	r2, r9
    51b4:	7a10      	ldrb	r0, [r2, #8]
    51b6:	4684      	mov	ip, r0
    51b8:	9201      	str	r2, [sp, #4]
    51ba:	7a50      	ldrb	r0, [r2, #9]
    51bc:	0200      	lsls	r0, r0, #8
    51be:	4662      	mov	r2, ip
    51c0:	4310      	orrs	r0, r2
    51c2:	9a01      	ldr	r2, [sp, #4]
    51c4:	7a92      	ldrb	r2, [r2, #10]
    51c6:	0412      	lsls	r2, r2, #16
    51c8:	4310      	orrs	r0, r2
    51ca:	9a01      	ldr	r2, [sp, #4]
    51cc:	7ad2      	ldrb	r2, [r2, #11]
    51ce:	0612      	lsls	r2, r2, #24
    51d0:	4302      	orrs	r2, r0
    51d2:	d1ce      	bne.n	5172 <SearchAvailableChannel2+0xc2>
				if(transmissionType == 0  && RegParams.pOtherChParams[i].joinRequestChannel == 1)
    51d4:	9a02      	ldr	r2, [sp, #8]
    51d6:	2a00      	cmp	r2, #0
    51d8:	d1c9      	bne.n	516e <SearchAvailableChannel2+0xbe>
    51da:	007a      	lsls	r2, r7, #1
    51dc:	19d7      	adds	r7, r2, r7
    51de:	00bf      	lsls	r7, r7, #2
    51e0:	445f      	add	r7, fp
    51e2:	7a7a      	ldrb	r2, [r7, #9]
    51e4:	2a00      	cmp	r2, #0
    51e6:	d0c4      	beq.n	5172 <SearchAvailableChannel2+0xc2>
					randomNumber --;
    51e8:	3901      	subs	r1, #1
    51ea:	b2c9      	uxtb	r1, r1
    51ec:	e7c1      	b.n	5172 <SearchAvailableChannel2+0xc2>
		for (i = startingIndex; (i < (startingIndex + maxChannels)) && (randomNumber != 0) ; i++)
    51ee:	2300      	movs	r3, #0
		if ( randomNumber == randomNumberCopy )
    51f0:	9a05      	ldr	r2, [sp, #20]
    51f2:	428a      	cmp	r2, r1
    51f4:	d00a      	beq.n	520c <SearchAvailableChannel2+0x15c>
	while (randomNumber)
    51f6:	2900      	cmp	r1, #0
    51f8:	d006      	beq.n	5208 <SearchAvailableChannel2+0x158>
		for (i = startingIndex; (i < (startingIndex + maxChannels)) && (randomNumber != 0) ; i++)
    51fa:	2c00      	cmp	r4, #0
    51fc:	ddf7      	ble.n	51ee <SearchAvailableChannel2+0x13e>
    51fe:	2900      	cmp	r1, #0
    5200:	d001      	beq.n	5206 <SearchAvailableChannel2+0x156>
    5202:	2300      	movs	r3, #0
    5204:	e7bb      	b.n	517e <SearchAvailableChannel2+0xce>
    5206:	000b      	movs	r3, r1
	StackRetStatus_t result = LORAWAN_SUCCESS;
    5208:	2008      	movs	r0, #8
    520a:	e000      	b.n	520e <SearchAvailableChannel2+0x15e>
			result = LORAWAN_NO_CHANNELS_FOUND;
    520c:	2010      	movs	r0, #16
	if (i != 0)
    520e:	2b00      	cmp	r3, #0
    5210:	d104      	bne.n	521c <SearchAvailableChannel2+0x16c>
		*channelIndex = maxChannels - 1;
    5212:	9b03      	ldr	r3, [sp, #12]
    5214:	3b01      	subs	r3, #1
    5216:	9a04      	ldr	r2, [sp, #16]
    5218:	7013      	strb	r3, [r2, #0]
    521a:	e76a      	b.n	50f2 <SearchAvailableChannel2+0x42>
		*channelIndex = i - 1;
    521c:	3b01      	subs	r3, #1
    521e:	9a04      	ldr	r2, [sp, #16]
    5220:	7013      	strb	r3, [r2, #0]
    5222:	e766      	b.n	50f2 <SearchAvailableChannel2+0x42>
	StackRetStatus_t result = LORAWAN_SUCCESS;
    5224:	2008      	movs	r0, #8
    5226:	e7f4      	b.n	5212 <SearchAvailableChannel2+0x162>
    5228:	200013e0 	.word	0x200013e0
    522c:	00014bcd 	.word	0x00014bcd
    5230:	00011b39 	.word	0x00011b39
    5234:	00007fe3 	.word	0x00007fe3

00005238 <LORAREG_GetAttr_FreeChannel2>:
{
    5238:	b570      	push	{r4, r5, r6, lr}
	memcpy(&newFreeChannelReq,(NewFreeChannelReq_t *)attrInput,sizeof(NewFreeChannelReq_t));
    523a:	784c      	ldrb	r4, [r1, #1]
	if(newFreeChannelReq.maxChannels > RegParams.maxChannels)
    523c:	2022      	movs	r0, #34	; 0x22
    523e:	4d07      	ldr	r5, [pc, #28]	; (525c <LORAREG_GetAttr_FreeChannel2+0x24>)
    5240:	562d      	ldrsb	r5, [r5, r0]
		return LORAWAN_INVALID_PARAMETER;
    5242:	3818      	subs	r0, #24
	if(newFreeChannelReq.maxChannels > RegParams.maxChannels)
    5244:	42ac      	cmp	r4, r5
    5246:	dd00      	ble.n	524a <LORAREG_GetAttr_FreeChannel2+0x12>
}
    5248:	bd70      	pop	{r4, r5, r6, pc}
		result = SearchAvailableChannel2(newFreeChannelReq.maxChannels,newFreeChannelReq.transmissionType,newFreeChannelReq.currDr,(uint8_t*)attrOutput);
    524a:	7888      	ldrb	r0, [r1, #2]
    524c:	7809      	ldrb	r1, [r1, #0]
    524e:	0013      	movs	r3, r2
    5250:	0002      	movs	r2, r0
    5252:	0020      	movs	r0, r4
    5254:	4c02      	ldr	r4, [pc, #8]	; (5260 <LORAREG_GetAttr_FreeChannel2+0x28>)
    5256:	47a0      	blx	r4
	return result;
    5258:	e7f6      	b.n	5248 <LORAREG_GetAttr_FreeChannel2+0x10>
    525a:	46c0      	nop			; (mov r8, r8)
    525c:	200013e0 	.word	0x200013e0
    5260:	000050b1 	.word	0x000050b1

00005264 <UpdateChannelIdStatus>:
{
    5264:	b510      	push	{r4, lr}
	if(chid < RegParams.maxChannels || ((((1 << RegParams.band) & (ISM_NAAUBAND)) == 0) && chid >= RegParams.cmnParams.paramsType2.minNonDefChId))
    5266:	2322      	movs	r3, #34	; 0x22
    5268:	4a14      	ldr	r2, [pc, #80]	; (52bc <UpdateChannelIdStatus+0x58>)
    526a:	56d3      	ldrsb	r3, [r2, r3]
    526c:	4298      	cmp	r0, r3
    526e:	db0b      	blt.n	5288 <UpdateChannelIdStatus+0x24>
    5270:	2326      	movs	r3, #38	; 0x26
    5272:	5cd2      	ldrb	r2, [r2, r3]
    5274:	3b1a      	subs	r3, #26
    5276:	4113      	asrs	r3, r2
    5278:	07db      	lsls	r3, r3, #31
    527a:	d41e      	bmi.n	52ba <UpdateChannelIdStatus+0x56>
    527c:	23aa      	movs	r3, #170	; 0xaa
    527e:	33ff      	adds	r3, #255	; 0xff
    5280:	4a0e      	ldr	r2, [pc, #56]	; (52bc <UpdateChannelIdStatus+0x58>)
    5282:	5cd3      	ldrb	r3, [r2, r3]
    5284:	4283      	cmp	r3, r0
    5286:	d818      	bhi.n	52ba <UpdateChannelIdStatus+0x56>
		RegParams.pChParams[chid].status = statusNew;
    5288:	4b0c      	ldr	r3, [pc, #48]	; (52bc <UpdateChannelIdStatus+0x58>)
    528a:	791a      	ldrb	r2, [r3, #4]
    528c:	795c      	ldrb	r4, [r3, #5]
    528e:	0224      	lsls	r4, r4, #8
    5290:	4314      	orrs	r4, r2
    5292:	799a      	ldrb	r2, [r3, #6]
    5294:	0412      	lsls	r2, r2, #16
    5296:	4314      	orrs	r4, r2
    5298:	79da      	ldrb	r2, [r3, #7]
    529a:	0612      	lsls	r2, r2, #24
    529c:	4322      	orrs	r2, r4
    529e:	0040      	lsls	r0, r0, #1
    52a0:	5481      	strb	r1, [r0, r2]
		PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    52a2:	22f8      	movs	r2, #248	; 0xf8
    52a4:	32ff      	adds	r2, #255	; 0xff
    52a6:	5c9a      	ldrb	r2, [r3, r2]
    52a8:	21fc      	movs	r1, #252	; 0xfc
    52aa:	0049      	lsls	r1, r1, #1
    52ac:	5c58      	ldrb	r0, [r3, r1]
    52ae:	0200      	lsls	r0, r0, #8
    52b0:	4310      	orrs	r0, r2
    52b2:	b2c1      	uxtb	r1, r0
    52b4:	0a00      	lsrs	r0, r0, #8
    52b6:	4b02      	ldr	r3, [pc, #8]	; (52c0 <UpdateChannelIdStatus+0x5c>)
    52b8:	4798      	blx	r3
}
    52ba:	bd10      	pop	{r4, pc}
    52bc:	200013e0 	.word	0x200013e0
    52c0:	0000845d 	.word	0x0000845d

000052c4 <EnableChannels2>:
{
    52c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    52c6:	46ce      	mov	lr, r9
    52c8:	4647      	mov	r7, r8
    52ca:	b580      	push	{r7, lr}
    52cc:	0004      	movs	r4, r0
    52ce:	000f      	movs	r7, r1
    52d0:	0015      	movs	r5, r2
	for(i = startIndx; i <= endIndx; i++)
    52d2:	4288      	cmp	r0, r1
    52d4:	d812      	bhi.n	52fc <EnableChannels2+0x38>
		if((chMask & (0x0001)) == 0x0001)
    52d6:	2601      	movs	r6, #1
			UpdateChannelIdStatus(i, ENABLED);
    52d8:	4b0a      	ldr	r3, [pc, #40]	; (5304 <EnableChannels2+0x40>)
    52da:	4699      	mov	r9, r3
			UpdateChannelIdStatus(i, DISABLED);
    52dc:	4698      	mov	r8, r3
    52de:	e007      	b.n	52f0 <EnableChannels2+0x2c>
    52e0:	2100      	movs	r1, #0
    52e2:	0020      	movs	r0, r4
    52e4:	47c0      	blx	r8
		chMask = chMask >> SHIFT1;
    52e6:	086d      	lsrs	r5, r5, #1
	for(i = startIndx; i <= endIndx; i++)
    52e8:	3401      	adds	r4, #1
    52ea:	b2e4      	uxtb	r4, r4
    52ec:	42a7      	cmp	r7, r4
    52ee:	d305      	bcc.n	52fc <EnableChannels2+0x38>
		if((chMask & (0x0001)) == 0x0001)
    52f0:	422e      	tst	r6, r5
    52f2:	d0f5      	beq.n	52e0 <EnableChannels2+0x1c>
			UpdateChannelIdStatus(i, ENABLED);
    52f4:	0031      	movs	r1, r6
    52f6:	0020      	movs	r0, r4
    52f8:	47c8      	blx	r9
    52fa:	e7f4      	b.n	52e6 <EnableChannels2+0x22>
}
    52fc:	bc0c      	pop	{r2, r3}
    52fe:	4690      	mov	r8, r2
    5300:	4699      	mov	r9, r3
    5302:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5304:	00005265 	.word	0x00005265

00005308 <UpdateChannelIdStatusT2>:
{
    5308:	b570      	push	{r4, r5, r6, lr}
    530a:	000c      	movs	r4, r1
	if(chid < RegParams.maxChannels && chid >= RegParams.cmnParams.paramsType2.minNonDefChId &&
    530c:	2322      	movs	r3, #34	; 0x22
    530e:	4a40      	ldr	r2, [pc, #256]	; (5410 <UpdateChannelIdStatusT2+0x108>)
    5310:	56d3      	ldrsb	r3, [r2, r3]
    5312:	4298      	cmp	r0, r3
    5314:	da17      	bge.n	5346 <UpdateChannelIdStatusT2+0x3e>
    5316:	23aa      	movs	r3, #170	; 0xaa
    5318:	33ff      	adds	r3, #255	; 0xff
    531a:	5cd3      	ldrb	r3, [r2, r3]
    531c:	4283      	cmp	r3, r0
    531e:	d812      	bhi.n	5346 <UpdateChannelIdStatusT2+0x3e>
	   (RegParams.pOtherChParams[chid].parametersDefined & (FREQUENCY_DEFINED | DATA_RANGE_DEFINED)) == (FREQUENCY_DEFINED | DATA_RANGE_DEFINED))
    5320:	0045      	lsls	r5, r0, #1
    5322:	182d      	adds	r5, r5, r0
    5324:	00ad      	lsls	r5, r5, #2
    5326:	0011      	movs	r1, r2
    5328:	7a13      	ldrb	r3, [r2, #8]
    532a:	7a52      	ldrb	r2, [r2, #9]
    532c:	0212      	lsls	r2, r2, #8
    532e:	431a      	orrs	r2, r3
    5330:	7a8b      	ldrb	r3, [r1, #10]
    5332:	041b      	lsls	r3, r3, #16
    5334:	431a      	orrs	r2, r3
    5336:	7acb      	ldrb	r3, [r1, #11]
    5338:	061b      	lsls	r3, r3, #24
    533a:	4313      	orrs	r3, r2
    533c:	195b      	adds	r3, r3, r5
	if(chid < RegParams.maxChannels && chid >= RegParams.cmnParams.paramsType2.minNonDefChId &&
    533e:	7adb      	ldrb	r3, [r3, #11]
    5340:	43db      	mvns	r3, r3
    5342:	079b      	lsls	r3, r3, #30
    5344:	d000      	beq.n	5348 <UpdateChannelIdStatusT2+0x40>
}
    5346:	bd70      	pop	{r4, r5, r6, pc}
		RegParams.pChParams[chid].status = statusNew;
    5348:	000e      	movs	r6, r1
    534a:	790b      	ldrb	r3, [r1, #4]
    534c:	794a      	ldrb	r2, [r1, #5]
    534e:	0212      	lsls	r2, r2, #8
    5350:	431a      	orrs	r2, r3
    5352:	798b      	ldrb	r3, [r1, #6]
    5354:	041b      	lsls	r3, r3, #16
    5356:	431a      	orrs	r2, r3
    5358:	79cb      	ldrb	r3, [r1, #7]
    535a:	061b      	lsls	r3, r3, #24
    535c:	4313      	orrs	r3, r2
    535e:	0040      	lsls	r0, r0, #1
    5360:	54c4      	strb	r4, [r0, r3]
		PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    5362:	23f8      	movs	r3, #248	; 0xf8
    5364:	33ff      	adds	r3, #255	; 0xff
    5366:	5ccb      	ldrb	r3, [r1, r3]
    5368:	22fc      	movs	r2, #252	; 0xfc
    536a:	0052      	lsls	r2, r2, #1
    536c:	5c88      	ldrb	r0, [r1, r2]
    536e:	0200      	lsls	r0, r0, #8
    5370:	4318      	orrs	r0, r3
    5372:	b2c1      	uxtb	r1, r0
    5374:	0a00      	lsrs	r0, r0, #8
    5376:	4b27      	ldr	r3, [pc, #156]	; (5414 <UpdateChannelIdStatusT2+0x10c>)
    5378:	4798      	blx	r3
		if(((1 << RegParams.band) & (ISM_EUBAND)) != 0 && statusNew == DISABLED)
    537a:	2326      	movs	r3, #38	; 0x26
    537c:	5cf2      	ldrb	r2, [r6, r3]
    537e:	3b23      	subs	r3, #35	; 0x23
    5380:	4113      	asrs	r3, r2
    5382:	07db      	lsls	r3, r3, #31
    5384:	d5df      	bpl.n	5346 <UpdateChannelIdStatusT2+0x3e>
    5386:	2c00      	cmp	r4, #0
    5388:	d1dd      	bne.n	5346 <UpdateChannelIdStatusT2+0x3e>
			subBandId = RegParams.pOtherChParams[chid].subBandId;
    538a:	4b21      	ldr	r3, [pc, #132]	; (5410 <UpdateChannelIdStatusT2+0x108>)
    538c:	7a18      	ldrb	r0, [r3, #8]
    538e:	7a5a      	ldrb	r2, [r3, #9]
    5390:	0212      	lsls	r2, r2, #8
    5392:	4302      	orrs	r2, r0
    5394:	7a98      	ldrb	r0, [r3, #10]
    5396:	0400      	lsls	r0, r0, #16
    5398:	4302      	orrs	r2, r0
    539a:	7ad8      	ldrb	r0, [r3, #11]
    539c:	0600      	lsls	r0, r0, #24
    539e:	4310      	orrs	r0, r2
    53a0:	1945      	adds	r5, r0, r5
    53a2:	7a2d      	ldrb	r5, [r5, #8]
			for(uint8_t i = 0; i < RegParams.maxChannels; i++)
    53a4:	2222      	movs	r2, #34	; 0x22
    53a6:	569c      	ldrsb	r4, [r3, r2]
    53a8:	2c00      	cmp	r4, #0
    53aa:	dd1c      	ble.n	53e6 <UpdateChannelIdStatusT2+0xde>
				if(RegParams.pChParams[i].status == ENABLED &&
    53ac:	001a      	movs	r2, r3
    53ae:	7919      	ldrb	r1, [r3, #4]
    53b0:	795b      	ldrb	r3, [r3, #5]
    53b2:	021b      	lsls	r3, r3, #8
    53b4:	430b      	orrs	r3, r1
    53b6:	7991      	ldrb	r1, [r2, #6]
    53b8:	0409      	lsls	r1, r1, #16
    53ba:	430b      	orrs	r3, r1
    53bc:	79d1      	ldrb	r1, [r2, #7]
    53be:	0609      	lsls	r1, r1, #24
    53c0:	4319      	orrs	r1, r3
    53c2:	2300      	movs	r3, #0
    53c4:	e003      	b.n	53ce <UpdateChannelIdStatusT2+0xc6>
			for(uint8_t i = 0; i < RegParams.maxChannels; i++)
    53c6:	3301      	adds	r3, #1
    53c8:	b2db      	uxtb	r3, r3
    53ca:	42a3      	cmp	r3, r4
    53cc:	da0b      	bge.n	53e6 <UpdateChannelIdStatusT2+0xde>
				if(RegParams.pChParams[i].status == ENABLED &&
    53ce:	005a      	lsls	r2, r3, #1
    53d0:	5c52      	ldrb	r2, [r2, r1]
    53d2:	2a00      	cmp	r2, #0
    53d4:	d0f7      	beq.n	53c6 <UpdateChannelIdStatusT2+0xbe>
				 subBandId == RegParams.pOtherChParams[i].subBandId)
    53d6:	005a      	lsls	r2, r3, #1
    53d8:	18d2      	adds	r2, r2, r3
    53da:	0092      	lsls	r2, r2, #2
    53dc:	1882      	adds	r2, r0, r2
				if(RegParams.pChParams[i].status == ENABLED &&
    53de:	7a12      	ldrb	r2, [r2, #8]
    53e0:	42aa      	cmp	r2, r5
    53e2:	d1f0      	bne.n	53c6 <UpdateChannelIdStatusT2+0xbe>
    53e4:	e7af      	b.n	5346 <UpdateChannelIdStatusT2+0x3e>
			RegParams.pSubBandParams[subBandId].subBandTimeout = 0;
    53e6:	490a      	ldr	r1, [pc, #40]	; (5410 <UpdateChannelIdStatusT2+0x108>)
    53e8:	7b0a      	ldrb	r2, [r1, #12]
    53ea:	7b4b      	ldrb	r3, [r1, #13]
    53ec:	021b      	lsls	r3, r3, #8
    53ee:	4313      	orrs	r3, r2
    53f0:	7b8a      	ldrb	r2, [r1, #14]
    53f2:	0412      	lsls	r2, r2, #16
    53f4:	4313      	orrs	r3, r2
    53f6:	7bca      	ldrb	r2, [r1, #15]
    53f8:	0612      	lsls	r2, r2, #24
    53fa:	431a      	orrs	r2, r3
    53fc:	006b      	lsls	r3, r5, #1
    53fe:	195d      	adds	r5, r3, r5
    5400:	00ad      	lsls	r5, r5, #2
    5402:	18ad      	adds	r5, r5, r2
    5404:	2300      	movs	r3, #0
    5406:	722b      	strb	r3, [r5, #8]
    5408:	726b      	strb	r3, [r5, #9]
    540a:	72ab      	strb	r3, [r5, #10]
    540c:	72eb      	strb	r3, [r5, #11]
    540e:	e79a      	b.n	5346 <UpdateChannelIdStatusT2+0x3e>
    5410:	200013e0 	.word	0x200013e0
    5414:	0000845d 	.word	0x0000845d

00005418 <setChannelIdStatusT2>:
{
    5418:	b570      	push	{r4, r5, r6, lr}
    541a:	b082      	sub	sp, #8
	memcpy(&updateChid,attrInput,sizeof(UpdateChId_t));
    541c:	780d      	ldrb	r5, [r1, #0]
    541e:	784e      	ldrb	r6, [r1, #1]
	valChid.channelIndex = updateChid.channelIndex;
    5420:	a901      	add	r1, sp, #4
    5422:	700d      	strb	r5, [r1, #0]
	valChid.allowedForDefaultChannels = WITHOUT_DEFAULT_CHANNELS;
    5424:	2300      	movs	r3, #0
    5426:	704b      	strb	r3, [r1, #1]
	if(ValidateChannelIdT2(CHANNEL_ID, &valChid) == LORAWAN_SUCCESS)
    5428:	2015      	movs	r0, #21
    542a:	4b0c      	ldr	r3, [pc, #48]	; (545c <setChannelIdStatusT2+0x44>)
    542c:	4798      	blx	r3
    542e:	0004      	movs	r4, r0
    5430:	2808      	cmp	r0, #8
    5432:	d003      	beq.n	543c <setChannelIdStatusT2+0x24>
		retVal = LORAWAN_INVALID_PARAMETER;
    5434:	240a      	movs	r4, #10
}
    5436:	0020      	movs	r0, r4
    5438:	b002      	add	sp, #8
    543a:	bd70      	pop	{r4, r5, r6, pc}
		if(RegParams.band ==  ISM_IND865)
    543c:	2326      	movs	r3, #38	; 0x26
    543e:	4a08      	ldr	r2, [pc, #32]	; (5460 <setChannelIdStatusT2+0x48>)
    5440:	5cd3      	ldrb	r3, [r2, r3]
    5442:	2b0f      	cmp	r3, #15
    5444:	d004      	beq.n	5450 <setChannelIdStatusT2+0x38>
		    UpdateChannelIdStatusT2(updateChid.channelIndex,updateChid.statusNew);
    5446:	0031      	movs	r1, r6
    5448:	0028      	movs	r0, r5
    544a:	4b06      	ldr	r3, [pc, #24]	; (5464 <setChannelIdStatusT2+0x4c>)
    544c:	4798      	blx	r3
    544e:	e7f2      	b.n	5436 <setChannelIdStatusT2+0x1e>
			UpdateChannelIdStatus(updateChid.channelIndex,updateChid.statusNew);
    5450:	0031      	movs	r1, r6
    5452:	0028      	movs	r0, r5
    5454:	4b04      	ldr	r3, [pc, #16]	; (5468 <setChannelIdStatusT2+0x50>)
    5456:	4798      	blx	r3
    5458:	e7ed      	b.n	5436 <setChannelIdStatusT2+0x1e>
    545a:	46c0      	nop			; (mov r8, r8)
    545c:	00004bc5 	.word	0x00004bc5
    5460:	200013e0 	.word	0x200013e0
    5464:	00005309 	.word	0x00005309
    5468:	00005265 	.word	0x00005265

0000546c <UpdateChannelIdStatusT4>:
{
    546c:	b570      	push	{r4, r5, r6, lr}
    546e:	0004      	movs	r4, r0
    5470:	000d      	movs	r5, r1
	RegParams.pChParams[chid].status = statusNew;
    5472:	4925      	ldr	r1, [pc, #148]	; (5508 <UpdateChannelIdStatusT4+0x9c>)
    5474:	790b      	ldrb	r3, [r1, #4]
    5476:	794a      	ldrb	r2, [r1, #5]
    5478:	0212      	lsls	r2, r2, #8
    547a:	431a      	orrs	r2, r3
    547c:	798b      	ldrb	r3, [r1, #6]
    547e:	041b      	lsls	r3, r3, #16
    5480:	431a      	orrs	r2, r3
    5482:	79cb      	ldrb	r3, [r1, #7]
    5484:	061b      	lsls	r3, r3, #24
    5486:	4313      	orrs	r3, r2
    5488:	0042      	lsls	r2, r0, #1
    548a:	54d5      	strb	r5, [r2, r3]
	PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    548c:	23f8      	movs	r3, #248	; 0xf8
    548e:	33ff      	adds	r3, #255	; 0xff
    5490:	5ccb      	ldrb	r3, [r1, r3]
    5492:	22fc      	movs	r2, #252	; 0xfc
    5494:	0052      	lsls	r2, r2, #1
    5496:	5c88      	ldrb	r0, [r1, r2]
    5498:	0200      	lsls	r0, r0, #8
    549a:	4318      	orrs	r0, r3
    549c:	b2c1      	uxtb	r1, r0
    549e:	0a00      	lsrs	r0, r0, #8
    54a0:	4b1a      	ldr	r3, [pc, #104]	; (550c <UpdateChannelIdStatusT4+0xa0>)
    54a2:	4798      	blx	r3
	if(statusNew == ENABLED)
    54a4:	2d00      	cmp	r5, #0
    54a6:	d02a      	beq.n	54fe <UpdateChannelIdStatusT4+0x92>
		if(RegParams.pOtherChParams[chid].ulfrequency < FREQ_922100KHZ)
    54a8:	4a17      	ldr	r2, [pc, #92]	; (5508 <UpdateChannelIdStatusT4+0x9c>)
    54aa:	7a10      	ldrb	r0, [r2, #8]
    54ac:	7a53      	ldrb	r3, [r2, #9]
    54ae:	021b      	lsls	r3, r3, #8
    54b0:	4303      	orrs	r3, r0
    54b2:	7a90      	ldrb	r0, [r2, #10]
    54b4:	0400      	lsls	r0, r0, #16
    54b6:	4303      	orrs	r3, r0
    54b8:	7ad0      	ldrb	r0, [r2, #11]
    54ba:	0600      	lsls	r0, r0, #24
    54bc:	4318      	orrs	r0, r3
    54be:	0063      	lsls	r3, r4, #1
    54c0:	191c      	adds	r4, r3, r4
    54c2:	00a4      	lsls	r4, r4, #2
    54c4:	1900      	adds	r0, r0, r4
    54c6:	7803      	ldrb	r3, [r0, #0]
    54c8:	7842      	ldrb	r2, [r0, #1]
    54ca:	0212      	lsls	r2, r2, #8
    54cc:	431a      	orrs	r2, r3
    54ce:	7883      	ldrb	r3, [r0, #2]
    54d0:	041b      	lsls	r3, r3, #16
    54d2:	431a      	orrs	r2, r3
    54d4:	78c3      	ldrb	r3, [r0, #3]
    54d6:	061b      	lsls	r3, r3, #24
    54d8:	4313      	orrs	r3, r2
    54da:	4a0d      	ldr	r2, [pc, #52]	; (5510 <UpdateChannelIdStatusT4+0xa4>)
    54dc:	4293      	cmp	r3, r2
    54de:	d80f      	bhi.n	5500 <UpdateChannelIdStatusT4+0x94>
			RegParams.pOtherChParams[chid].maxEIRP = DEFAULT_EIRP_LF;
    54e0:	230a      	movs	r3, #10
    54e2:	7283      	strb	r3, [r0, #10]
		PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    54e4:	4b08      	ldr	r3, [pc, #32]	; (5508 <UpdateChannelIdStatusT4+0x9c>)
    54e6:	22fa      	movs	r2, #250	; 0xfa
    54e8:	32ff      	adds	r2, #255	; 0xff
    54ea:	5c9a      	ldrb	r2, [r3, r2]
    54ec:	21fd      	movs	r1, #253	; 0xfd
    54ee:	0049      	lsls	r1, r1, #1
    54f0:	5c58      	ldrb	r0, [r3, r1]
    54f2:	0200      	lsls	r0, r0, #8
    54f4:	4310      	orrs	r0, r2
    54f6:	b2c1      	uxtb	r1, r0
    54f8:	0a00      	lsrs	r0, r0, #8
    54fa:	4b04      	ldr	r3, [pc, #16]	; (550c <UpdateChannelIdStatusT4+0xa0>)
    54fc:	4798      	blx	r3
}
    54fe:	bd70      	pop	{r4, r5, r6, pc}
			RegParams.pOtherChParams[chid].maxEIRP = DEFAULT_EIRP_HF;
    5500:	230e      	movs	r3, #14
    5502:	7283      	strb	r3, [r0, #10]
    5504:	e7ee      	b.n	54e4 <UpdateChannelIdStatusT4+0x78>
    5506:	46c0      	nop			; (mov r8, r8)
    5508:	200013e0 	.word	0x200013e0
    550c:	0000845d 	.word	0x0000845d
    5510:	36f6211f 	.word	0x36f6211f

00005514 <UpdateChannelIdStatusT3>:
{
    5514:	b570      	push	{r4, r5, r6, lr}
    5516:	0005      	movs	r5, r0
	RegParams.pChParams[chid].status = statusNew;
    5518:	0046      	lsls	r6, r0, #1
    551a:	4c2a      	ldr	r4, [pc, #168]	; (55c4 <UpdateChannelIdStatusT3+0xb0>)
    551c:	7923      	ldrb	r3, [r4, #4]
    551e:	7962      	ldrb	r2, [r4, #5]
    5520:	0212      	lsls	r2, r2, #8
    5522:	431a      	orrs	r2, r3
    5524:	79a3      	ldrb	r3, [r4, #6]
    5526:	041b      	lsls	r3, r3, #16
    5528:	431a      	orrs	r2, r3
    552a:	79e3      	ldrb	r3, [r4, #7]
    552c:	061b      	lsls	r3, r3, #24
    552e:	4313      	orrs	r3, r2
    5530:	5599      	strb	r1, [r3, r6]
	PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    5532:	23f8      	movs	r3, #248	; 0xf8
    5534:	33ff      	adds	r3, #255	; 0xff
    5536:	5ce3      	ldrb	r3, [r4, r3]
    5538:	22fc      	movs	r2, #252	; 0xfc
    553a:	0052      	lsls	r2, r2, #1
    553c:	5ca0      	ldrb	r0, [r4, r2]
    553e:	0200      	lsls	r0, r0, #8
    5540:	4318      	orrs	r0, r3
    5542:	b2c1      	uxtb	r1, r0
    5544:	0a00      	lsrs	r0, r0, #8
    5546:	4b20      	ldr	r3, [pc, #128]	; (55c8 <UpdateChannelIdStatusT3+0xb4>)
    5548:	4798      	blx	r3
	if(RegParams.pChParams[chid].status == DISABLED)
    554a:	7923      	ldrb	r3, [r4, #4]
    554c:	7962      	ldrb	r2, [r4, #5]
    554e:	0212      	lsls	r2, r2, #8
    5550:	431a      	orrs	r2, r3
    5552:	79a3      	ldrb	r3, [r4, #6]
    5554:	041b      	lsls	r3, r3, #16
    5556:	431a      	orrs	r2, r3
    5558:	79e3      	ldrb	r3, [r4, #7]
    555a:	061b      	lsls	r3, r3, #24
    555c:	4313      	orrs	r3, r2
    555e:	5d9b      	ldrb	r3, [r3, r6]
    5560:	2b00      	cmp	r3, #0
    5562:	d000      	beq.n	5566 <UpdateChannelIdStatusT3+0x52>
}
    5564:	bd70      	pop	{r4, r5, r6, pc}
		RegParams.pOtherChParams[chid].ulfrequency = 0;
    5566:	4c17      	ldr	r4, [pc, #92]	; (55c4 <UpdateChannelIdStatusT3+0xb0>)
    5568:	7a23      	ldrb	r3, [r4, #8]
    556a:	7a62      	ldrb	r2, [r4, #9]
    556c:	0212      	lsls	r2, r2, #8
    556e:	4313      	orrs	r3, r2
    5570:	7aa2      	ldrb	r2, [r4, #10]
    5572:	0412      	lsls	r2, r2, #16
    5574:	431a      	orrs	r2, r3
    5576:	7ae3      	ldrb	r3, [r4, #11]
    5578:	061b      	lsls	r3, r3, #24
    557a:	431a      	orrs	r2, r3
    557c:	1973      	adds	r3, r6, r5
    557e:	009b      	lsls	r3, r3, #2
    5580:	2100      	movs	r1, #0
    5582:	5499      	strb	r1, [r3, r2]
    5584:	189b      	adds	r3, r3, r2
    5586:	2200      	movs	r2, #0
    5588:	705a      	strb	r2, [r3, #1]
    558a:	709a      	strb	r2, [r3, #2]
    558c:	70da      	strb	r2, [r3, #3]
		PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    558e:	23fa      	movs	r3, #250	; 0xfa
    5590:	33ff      	adds	r3, #255	; 0xff
    5592:	5ce3      	ldrb	r3, [r4, r3]
    5594:	32fb      	adds	r2, #251	; 0xfb
    5596:	32ff      	adds	r2, #255	; 0xff
    5598:	5ca0      	ldrb	r0, [r4, r2]
    559a:	0200      	lsls	r0, r0, #8
    559c:	4318      	orrs	r0, r3
    559e:	b2c1      	uxtb	r1, r0
    55a0:	0a00      	lsrs	r0, r0, #8
    55a2:	4b09      	ldr	r3, [pc, #36]	; (55c8 <UpdateChannelIdStatusT3+0xb4>)
    55a4:	4798      	blx	r3
		if( RegParams.band == ISM_JPN923)
    55a6:	2326      	movs	r3, #38	; 0x26
    55a8:	5ce3      	ldrb	r3, [r4, r3]
    55aa:	2b05      	cmp	r3, #5
    55ac:	d1da      	bne.n	5564 <UpdateChannelIdStatusT3+0x50>
			RegParams.cmnParams.paramsType2.channelTimer[chid] = 0;
    55ae:	3552      	adds	r5, #82	; 0x52
    55b0:	00ad      	lsls	r5, r5, #2
    55b2:	4b04      	ldr	r3, [pc, #16]	; (55c4 <UpdateChannelIdStatusT3+0xb0>)
    55b4:	195d      	adds	r5, r3, r5
    55b6:	2200      	movs	r2, #0
    55b8:	726a      	strb	r2, [r5, #9]
    55ba:	72aa      	strb	r2, [r5, #10]
    55bc:	72ea      	strb	r2, [r5, #11]
    55be:	732a      	strb	r2, [r5, #12]
}
    55c0:	e7d0      	b.n	5564 <UpdateChannelIdStatusT3+0x50>
    55c2:	46c0      	nop			; (mov r8, r8)
    55c4:	200013e0 	.word	0x200013e0
    55c8:	0000845d 	.word	0x0000845d

000055cc <setChannelIdStatusT3>:
{
    55cc:	b570      	push	{r4, r5, r6, lr}
    55ce:	b082      	sub	sp, #8
	memcpy(&updateChid,attrInput,sizeof(UpdateChId_t));
    55d0:	780d      	ldrb	r5, [r1, #0]
    55d2:	784e      	ldrb	r6, [r1, #1]
	valChid.channelIndex = updateChid.channelIndex;
    55d4:	a901      	add	r1, sp, #4
    55d6:	700d      	strb	r5, [r1, #0]
	valChid.allowedForDefaultChannels = ALL_CHANNELS;
    55d8:	2301      	movs	r3, #1
    55da:	704b      	strb	r3, [r1, #1]
	if(ValidateChannelIdT2(CHANNEL_ID, &valChid) == LORAWAN_SUCCESS)
    55dc:	2015      	movs	r0, #21
    55de:	4b0c      	ldr	r3, [pc, #48]	; (5610 <setChannelIdStatusT3+0x44>)
    55e0:	4798      	blx	r3
    55e2:	0004      	movs	r4, r0
    55e4:	2808      	cmp	r0, #8
    55e6:	d003      	beq.n	55f0 <setChannelIdStatusT3+0x24>
		retVal = LORAWAN_INVALID_PARAMETER;
    55e8:	240a      	movs	r4, #10
}
    55ea:	0020      	movs	r0, r4
    55ec:	b002      	add	sp, #8
    55ee:	bd70      	pop	{r4, r5, r6, pc}
		if( RegParams.band == ISM_KR920)
    55f0:	2326      	movs	r3, #38	; 0x26
    55f2:	4a08      	ldr	r2, [pc, #32]	; (5614 <setChannelIdStatusT3+0x48>)
    55f4:	5cd3      	ldrb	r3, [r2, r3]
    55f6:	2b04      	cmp	r3, #4
    55f8:	d004      	beq.n	5604 <setChannelIdStatusT3+0x38>
		    UpdateChannelIdStatusT3(updateChid.channelIndex,updateChid.statusNew);
    55fa:	0031      	movs	r1, r6
    55fc:	0028      	movs	r0, r5
    55fe:	4b06      	ldr	r3, [pc, #24]	; (5618 <setChannelIdStatusT3+0x4c>)
    5600:	4798      	blx	r3
    5602:	e7f2      	b.n	55ea <setChannelIdStatusT3+0x1e>
			UpdateChannelIdStatusT4(updateChid.channelIndex,updateChid.statusNew);
    5604:	0031      	movs	r1, r6
    5606:	0028      	movs	r0, r5
    5608:	4b04      	ldr	r3, [pc, #16]	; (561c <setChannelIdStatusT3+0x50>)
    560a:	4798      	blx	r3
    560c:	e7ed      	b.n	55ea <setChannelIdStatusT3+0x1e>
    560e:	46c0      	nop			; (mov r8, r8)
    5610:	00004bc5 	.word	0x00004bc5
    5614:	200013e0 	.word	0x200013e0
    5618:	00005515 	.word	0x00005515
    561c:	0000546d 	.word	0x0000546d

00005620 <LORAREG_GetAttr_Rx1WindowparamsType1>:
{
    5620:	b510      	push	{r4, lr}
    5622:	b082      	sub	sp, #8
    5624:	0010      	movs	r0, r2
	memcpy(&rx1WindowParamsReq,(Rx1WindowParamsReq_t *)attrInput,sizeof(Rx1WindowParamsReq_t));
    5626:	784c      	ldrb	r4, [r1, #1]
    5628:	788b      	ldrb	r3, [r1, #2]
	if(rx1WindowParamReq->joining)
    562a:	780a      	ldrb	r2, [r1, #0]
    562c:	2a00      	cmp	r2, #0
    562e:	d009      	beq.n	5644 <LORAREG_GetAttr_Rx1WindowparamsType1+0x24>
		if (RegParams.cmnParams.paramsType1.alternativeChannel == 1) 
    5630:	2340      	movs	r3, #64	; 0x40
    5632:	33ff      	adds	r3, #255	; 0xff
    5634:	4a23      	ldr	r2, [pc, #140]	; (56c4 <LORAREG_GetAttr_Rx1WindowparamsType1+0xa4>)
    5636:	5cd3      	ldrb	r3, [r2, r3]
    5638:	2b01      	cmp	r3, #1
    563a:	d01a      	beq.n	5672 <LORAREG_GetAttr_Rx1WindowparamsType1+0x52>
			rx1WindowParamReq->currDr = RegParams.cmnParams.paramsType1.maxTxDR;
    563c:	233a      	movs	r3, #58	; 0x3a
    563e:	33ff      	adds	r3, #255	; 0xff
    5640:	4a20      	ldr	r2, [pc, #128]	; (56c4 <LORAREG_GetAttr_Rx1WindowparamsType1+0xa4>)
    5642:	5cd3      	ldrb	r3, [r2, r3]
		            RegParams.cmnParams.paramsType1.RxParamWindowOffset1 - rx1WindowParamReq->drOffset;
    5644:	491f      	ldr	r1, [pc, #124]	; (56c4 <LORAREG_GetAttr_Rx1WindowparamsType1+0xa4>)
    5646:	229f      	movs	r2, #159	; 0x9f
    5648:	0052      	lsls	r2, r2, #1
    564a:	5c8a      	ldrb	r2, [r1, r2]
    564c:	1b12      	subs	r2, r2, r4
    564e:	189b      	adds	r3, r3, r2
    5650:	b2db      	uxtb	r3, r3
	rx1WindowParams->rx1Dr = rx1WindowParamReq->currDr + 
    5652:	466a      	mov	r2, sp
    5654:	7113      	strb	r3, [r2, #4]
	if(rx1WindowParams->rx1Dr > RegParams.cmnParams.paramsType1.maxRxDR)
    5656:	223c      	movs	r2, #60	; 0x3c
    5658:	32ff      	adds	r2, #255	; 0xff
    565a:	5c8a      	ldrb	r2, [r1, r2]
    565c:	4293      	cmp	r3, r2
    565e:	d80c      	bhi.n	567a <LORAREG_GetAttr_Rx1WindowparamsType1+0x5a>
	else if(rx1WindowParams->rx1Dr < RegParams.cmnParams.paramsType1.minRxDR)
    5660:	229d      	movs	r2, #157	; 0x9d
    5662:	0052      	lsls	r2, r2, #1
    5664:	4917      	ldr	r1, [pc, #92]	; (56c4 <LORAREG_GetAttr_Rx1WindowparamsType1+0xa4>)
    5666:	5c8a      	ldrb	r2, [r1, r2]
    5668:	4293      	cmp	r3, r2
    566a:	d208      	bcs.n	567e <LORAREG_GetAttr_Rx1WindowparamsType1+0x5e>
		rx1WindowParams->rx1Dr = RegParams.cmnParams.paramsType1.minRxDR;
    566c:	466b      	mov	r3, sp
    566e:	711a      	strb	r2, [r3, #4]
    5670:	e005      	b.n	567e <LORAREG_GetAttr_Rx1WindowparamsType1+0x5e>
			rx1WindowParamReq->currDr = RegParams.cmnParams.paramsType1.minTxDR;
    5672:	3338      	adds	r3, #56	; 0x38
    5674:	33ff      	adds	r3, #255	; 0xff
    5676:	5cd3      	ldrb	r3, [r2, r3]
    5678:	e7e4      	b.n	5644 <LORAREG_GetAttr_Rx1WindowparamsType1+0x24>
		rx1WindowParams->rx1Dr = RegParams.cmnParams.paramsType1.maxRxDR;
    567a:	466b      	mov	r3, sp
    567c:	711a      	strb	r2, [r3, #4]
	rx1WindowParams->rx1Freq = GenerateFrequencyReception(RegParams.lastUsedChannelIndex % 8);
    567e:	4911      	ldr	r1, [pc, #68]	; (56c4 <LORAREG_GetAttr_Rx1WindowparamsType1+0xa4>)
    5680:	2327      	movs	r3, #39	; 0x27
    5682:	5ccc      	ldrb	r4, [r1, r3]
	channelFrequency = RegParams.cmnParams.paramsType1.DownStreamCh0Freq + FREQ_600KHZ * channelIndex;
    5684:	3b20      	subs	r3, #32
    5686:	4023      	ands	r3, r4
    5688:	4c0f      	ldr	r4, [pc, #60]	; (56c8 <LORAREG_GetAttr_Rx1WindowparamsType1+0xa8>)
    568a:	435c      	muls	r4, r3
    568c:	239a      	movs	r3, #154	; 0x9a
    568e:	005b      	lsls	r3, r3, #1
    5690:	5ccb      	ldrb	r3, [r1, r3]
    5692:	2236      	movs	r2, #54	; 0x36
    5694:	32ff      	adds	r2, #255	; 0xff
    5696:	5c8a      	ldrb	r2, [r1, r2]
    5698:	0212      	lsls	r2, r2, #8
    569a:	4313      	orrs	r3, r2
    569c:	229b      	movs	r2, #155	; 0x9b
    569e:	0052      	lsls	r2, r2, #1
    56a0:	5c8a      	ldrb	r2, [r1, r2]
    56a2:	0412      	lsls	r2, r2, #16
    56a4:	431a      	orrs	r2, r3
    56a6:	2338      	movs	r3, #56	; 0x38
    56a8:	33ff      	adds	r3, #255	; 0xff
    56aa:	5ccb      	ldrb	r3, [r1, r3]
    56ac:	061b      	lsls	r3, r3, #24
    56ae:	4313      	orrs	r3, r2
    56b0:	18e3      	adds	r3, r4, r3
	rx1WindowParams->rx1Freq = GenerateFrequencyReception(RegParams.lastUsedChannelIndex % 8);
    56b2:	9300      	str	r3, [sp, #0]
	memcpy(attrOutput,&rx1WindowParamsResp,sizeof(Rx1WindowParams_t));
    56b4:	2208      	movs	r2, #8
    56b6:	4669      	mov	r1, sp
    56b8:	4b04      	ldr	r3, [pc, #16]	; (56cc <LORAREG_GetAttr_Rx1WindowparamsType1+0xac>)
    56ba:	4798      	blx	r3
}
    56bc:	2008      	movs	r0, #8
    56be:	b002      	add	sp, #8
    56c0:	bd10      	pop	{r4, pc}
    56c2:	46c0      	nop			; (mov r8, r8)
    56c4:	200013e0 	.word	0x200013e0
    56c8:	000927c0 	.word	0x000927c0
    56cc:	000149c9 	.word	0x000149c9

000056d0 <LORAREG_GetAttr_DRangeChBandT1>:
{
    56d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    56d2:	46c6      	mov	lr, r8
    56d4:	b500      	push	{lr}
    56d6:	b084      	sub	sp, #16
    56d8:	9201      	str	r2, [sp, #4]
	memcpy(&bandDrReq,(BandDrReq_t *)attrInput,sizeof(BandDrReq_t));
    56da:	2204      	movs	r2, #4
    56dc:	a803      	add	r0, sp, #12
    56de:	4b43      	ldr	r3, [pc, #268]	; (57ec <LORAREG_GetAttr_DRangeChBandT1+0x11c>)
    56e0:	4798      	blx	r3
	if(ValidateChannelMaskCntl(CHANNEL_MASK_CNTL, (void *)&bandDrReq.chnlMaskCntl)	!= LORAWAN_SUCCESS)
    56e2:	a903      	add	r1, sp, #12
    56e4:	201b      	movs	r0, #27
    56e6:	4b42      	ldr	r3, [pc, #264]	; (57f0 <LORAREG_GetAttr_DRangeChBandT1+0x120>)
    56e8:	4798      	blx	r3
    56ea:	2808      	cmp	r0, #8
    56ec:	d004      	beq.n	56f8 <LORAREG_GetAttr_DRangeChBandT1+0x28>
		result = LORAWAN_INVALID_PARAMETER;
    56ee:	200a      	movs	r0, #10
}
    56f0:	b004      	add	sp, #16
    56f2:	bc04      	pop	{r2}
    56f4:	4690      	mov	r8, r2
    56f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		chBandDr = getChBandDrT1(bandDrReq.chnlMaskCntl,bandDrReq.chnlMask);
    56f8:	aa03      	add	r2, sp, #12
    56fa:	7813      	ldrb	r3, [r2, #0]
    56fc:	8857      	ldrh	r7, [r2, #2]
	if( RegParams.band == ISM_AU915)
    56fe:	2226      	movs	r2, #38	; 0x26
    5700:	493c      	ldr	r1, [pc, #240]	; (57f4 <LORAREG_GetAttr_DRangeChBandT1+0x124>)
    5702:	5c89      	ldrb	r1, [r1, r2]
		auxMinDataRate = DR6;
    5704:	3903      	subs	r1, #3
    5706:	1e4a      	subs	r2, r1, #1
    5708:	4191      	sbcs	r1, r2
    570a:	3106      	adds	r1, #6
	switch (chMaskCntl)
    570c:	2b07      	cmp	r3, #7
    570e:	d869      	bhi.n	57e4 <LORAREG_GetAttr_DRangeChBandT1+0x114>
    5710:	009a      	lsls	r2, r3, #2
    5712:	4d39      	ldr	r5, [pc, #228]	; (57f8 <LORAREG_GetAttr_DRangeChBandT1+0x128>)
    5714:	58aa      	ldr	r2, [r5, r2]
    5716:	4697      	mov	pc, r2
			startingIndex = chMaskCntl << SHIFT4;
    5718:	011b      	lsls	r3, r3, #4
    571a:	b2db      	uxtb	r3, r3
			endingIndex = startingIndex + 16;
    571c:	001a      	movs	r2, r3
    571e:	3210      	adds	r2, #16
    5720:	b2d2      	uxtb	r2, r2
    5722:	4690      	mov	r8, r2
			for (i = startingIndex; i < endingIndex; i++)
    5724:	4293      	cmp	r3, r2
    5726:	d25f      	bcs.n	57e8 <LORAREG_GetAttr_DRangeChBandT1+0x118>
				if ((RegParams.pChParams[i].dataRange.min < auxMinDataRate) && (((auxChannelMask & 0x0001) == 0x0001) || (auxChannelMask == 0)))
    5728:	4e32      	ldr	r6, [pc, #200]	; (57f4 <LORAREG_GetAttr_DRangeChBandT1+0x124>)
    572a:	7935      	ldrb	r5, [r6, #4]
    572c:	7972      	ldrb	r2, [r6, #5]
    572e:	0212      	lsls	r2, r2, #8
    5730:	4315      	orrs	r5, r2
    5732:	79b2      	ldrb	r2, [r6, #6]
    5734:	0412      	lsls	r2, r2, #16
    5736:	432a      	orrs	r2, r5
    5738:	79f5      	ldrb	r5, [r6, #7]
    573a:	062d      	lsls	r5, r5, #24
    573c:	4315      	orrs	r5, r2
    573e:	46ac      	mov	ip, r5
    5740:	2500      	movs	r5, #0
				if ((RegParams.pChParams[i].dataRange.max > auxMaxDataRate) && (((auxChannelMask & 0x0001) == 0x0001) || (auxChannelMask == 0)))
    5742:	2401      	movs	r4, #1
    5744:	e00c      	b.n	5760 <LORAREG_GetAttr_DRangeChBandT1+0x90>
					auxMinDataRate = RegParams.pChParams[i].dataRange.min;
    5746:	0011      	movs	r1, r2
				if ((RegParams.pChParams[i].dataRange.max > auxMaxDataRate) && (((auxChannelMask & 0x0001) == 0x0001) || (auxChannelMask == 0)))
    5748:	7872      	ldrb	r2, [r6, #1]
    574a:	0912      	lsrs	r2, r2, #4
    574c:	42aa      	cmp	r2, r5
    574e:	dd02      	ble.n	5756 <LORAREG_GetAttr_DRangeChBandT1+0x86>
    5750:	423c      	tst	r4, r7
    5752:	d011      	beq.n	5778 <LORAREG_GetAttr_DRangeChBandT1+0xa8>
					auxMaxDataRate = RegParams.pChParams[i].dataRange.max;
    5754:	0015      	movs	r5, r2
				auxChannelMask = auxChannelMask >> SHIFT1;
    5756:	087f      	lsrs	r7, r7, #1
			for (i = startingIndex; i < endingIndex; i++)
    5758:	3301      	adds	r3, #1
    575a:	b2db      	uxtb	r3, r3
    575c:	4598      	cmp	r8, r3
    575e:	d013      	beq.n	5788 <LORAREG_GetAttr_DRangeChBandT1+0xb8>
				if ((RegParams.pChParams[i].dataRange.min < auxMinDataRate) && (((auxChannelMask & 0x0001) == 0x0001) || (auxChannelMask == 0)))
    5760:	005e      	lsls	r6, r3, #1
    5762:	4466      	add	r6, ip
    5764:	7872      	ldrb	r2, [r6, #1]
    5766:	0712      	lsls	r2, r2, #28
    5768:	0f12      	lsrs	r2, r2, #28
    576a:	428a      	cmp	r2, r1
    576c:	daec      	bge.n	5748 <LORAREG_GetAttr_DRangeChBandT1+0x78>
    576e:	423c      	tst	r4, r7
    5770:	d1e9      	bne.n	5746 <LORAREG_GetAttr_DRangeChBandT1+0x76>
    5772:	2f00      	cmp	r7, #0
    5774:	d1ef      	bne.n	5756 <LORAREG_GetAttr_DRangeChBandT1+0x86>
    5776:	e7e6      	b.n	5746 <LORAREG_GetAttr_DRangeChBandT1+0x76>
				if ((RegParams.pChParams[i].dataRange.max > auxMaxDataRate) && (((auxChannelMask & 0x0001) == 0x0001) || (auxChannelMask == 0)))
    5778:	2f00      	cmp	r7, #0
    577a:	d0eb      	beq.n	5754 <LORAREG_GetAttr_DRangeChBandT1+0x84>
    577c:	e7eb      	b.n	5756 <LORAREG_GetAttr_DRangeChBandT1+0x86>
			auxMinDataRate = RegParams.cmnParams.paramsType1.maxTxDR;
    577e:	233a      	movs	r3, #58	; 0x3a
    5780:	33ff      	adds	r3, #255	; 0xff
    5782:	4a1c      	ldr	r2, [pc, #112]	; (57f4 <LORAREG_GetAttr_DRangeChBandT1+0x124>)
    5784:	5cd1      	ldrb	r1, [r2, r3]
			auxMaxDataRate = RegParams.cmnParams.paramsType1.maxTxDR;
    5786:	000d      	movs	r5, r1
    5788:	012d      	lsls	r5, r5, #4
    578a:	230f      	movs	r3, #15
    578c:	4019      	ands	r1, r3
    578e:	430d      	orrs	r5, r1
		memcpy(attrOutput,&chBandDr,sizeof(DataRange_t));
    5790:	9b01      	ldr	r3, [sp, #4]
    5792:	701d      	strb	r5, [r3, #0]
    5794:	e7ac      	b.n	56f0 <LORAREG_GetAttr_DRangeChBandT1+0x20>
				if (RegParams.pChParams[i].dataRange.min < auxMinDataRate)
    5796:	4d17      	ldr	r5, [pc, #92]	; (57f4 <LORAREG_GetAttr_DRangeChBandT1+0x124>)
    5798:	792b      	ldrb	r3, [r5, #4]
    579a:	796a      	ldrb	r2, [r5, #5]
    579c:	0212      	lsls	r2, r2, #8
    579e:	431a      	orrs	r2, r3
    57a0:	79ab      	ldrb	r3, [r5, #6]
    57a2:	041b      	lsls	r3, r3, #16
    57a4:	431a      	orrs	r2, r3
    57a6:	79eb      	ldrb	r3, [r5, #7]
    57a8:	061b      	lsls	r3, r3, #24
    57aa:	4313      	orrs	r3, r2
    57ac:	001a      	movs	r2, r3
    57ae:	3380      	adds	r3, #128	; 0x80
    57b0:	001c      	movs	r4, r3
    57b2:	2500      	movs	r5, #0
    57b4:	e002      	b.n	57bc <LORAREG_GetAttr_DRangeChBandT1+0xec>
    57b6:	3202      	adds	r2, #2
			for (i = 0; i < 64; i++)
    57b8:	42a2      	cmp	r2, r4
    57ba:	d00c      	beq.n	57d6 <LORAREG_GetAttr_DRangeChBandT1+0x106>
				if (RegParams.pChParams[i].dataRange.min < auxMinDataRate)
    57bc:	0016      	movs	r6, r2
    57be:	7853      	ldrb	r3, [r2, #1]
    57c0:	071b      	lsls	r3, r3, #28
    57c2:	0f1b      	lsrs	r3, r3, #28
    57c4:	428b      	cmp	r3, r1
    57c6:	da00      	bge.n	57ca <LORAREG_GetAttr_DRangeChBandT1+0xfa>
					auxMinDataRate = RegParams.pChParams[i].dataRange.min;
    57c8:	0019      	movs	r1, r3
				if (RegParams.pChParams[i].dataRange.max > auxMaxDataRate)
    57ca:	7873      	ldrb	r3, [r6, #1]
    57cc:	091b      	lsrs	r3, r3, #4
    57ce:	42ab      	cmp	r3, r5
    57d0:	ddf1      	ble.n	57b6 <LORAREG_GetAttr_DRangeChBandT1+0xe6>
					auxMaxDataRate = RegParams.pChParams[i].dataRange.max;
    57d2:	001d      	movs	r5, r3
    57d4:	e7ef      	b.n	57b6 <LORAREG_GetAttr_DRangeChBandT1+0xe6>
			if (channelMask != 0)    // if there is at least one channel enabled with DR4
    57d6:	2f00      	cmp	r7, #0
    57d8:	d0d6      	beq.n	5788 <LORAREG_GetAttr_DRangeChBandT1+0xb8>
				auxMaxDataRate = RegParams.cmnParams.paramsType1.maxTxDR;
    57da:	233a      	movs	r3, #58	; 0x3a
    57dc:	33ff      	adds	r3, #255	; 0xff
    57de:	4a05      	ldr	r2, [pc, #20]	; (57f4 <LORAREG_GetAttr_DRangeChBandT1+0x124>)
    57e0:	5cd5      	ldrb	r5, [r2, r3]
    57e2:	e7d1      	b.n	5788 <LORAREG_GetAttr_DRangeChBandT1+0xb8>
	uint8_t auxMinDataRate = DR7, auxMaxDataRate = DR0, i;
    57e4:	2500      	movs	r5, #0
    57e6:	e7cf      	b.n	5788 <LORAREG_GetAttr_DRangeChBandT1+0xb8>
    57e8:	2500      	movs	r5, #0
    57ea:	e7cd      	b.n	5788 <LORAREG_GetAttr_DRangeChBandT1+0xb8>
    57ec:	000149c9 	.word	0x000149c9
    57f0:	00004cad 	.word	0x00004cad
    57f4:	200013e0 	.word	0x200013e0
    57f8:	0001ba74 	.word	0x0001ba74

000057fc <LORAREG_GetAttr_DefRx2Freq>:
{
    57fc:	b510      	push	{r4, lr}
    57fe:	0010      	movs	r0, r2
	memcpy(attrOutput,&RegParams.DefRx2Freq,sizeof(uint32_t));
    5800:	2204      	movs	r2, #4
    5802:	4902      	ldr	r1, [pc, #8]	; (580c <LORAREG_GetAttr_DefRx2Freq+0x10>)
    5804:	4b02      	ldr	r3, [pc, #8]	; (5810 <LORAREG_GetAttr_DefRx2Freq+0x14>)
    5806:	4798      	blx	r3
}
    5808:	2008      	movs	r0, #8
    580a:	bd10      	pop	{r4, pc}
    580c:	200013f4 	.word	0x200013f4
    5810:	000149c9 	.word	0x000149c9

00005814 <LORAREG_GetAttr_DlFrequency>:
{
    5814:	b510      	push	{r4, lr}
    5816:	0013      	movs	r3, r2
	channelId = *(uint8_t *)attrInput;
    5818:	780a      	ldrb	r2, [r1, #0]
	if (channelId > RegParams.maxChannels)
    581a:	2122      	movs	r1, #34	; 0x22
    581c:	480d      	ldr	r0, [pc, #52]	; (5854 <LORAREG_GetAttr_DlFrequency+0x40>)
    581e:	5641      	ldrsb	r1, [r0, r1]
		result = LORAWAN_INVALID_PARAMETER;
    5820:	200a      	movs	r0, #10
	if (channelId > RegParams.maxChannels)
    5822:	428a      	cmp	r2, r1
    5824:	dd00      	ble.n	5828 <LORAREG_GetAttr_DlFrequency+0x14>
}
    5826:	bd10      	pop	{r4, pc}
		memcpy(attrOutput,&(RegParams.pOtherChParams[channelId].rx1Frequency),sizeof(uint32_t));
    5828:	4c0a      	ldr	r4, [pc, #40]	; (5854 <LORAREG_GetAttr_DlFrequency+0x40>)
    582a:	7a21      	ldrb	r1, [r4, #8]
    582c:	7a60      	ldrb	r0, [r4, #9]
    582e:	0200      	lsls	r0, r0, #8
    5830:	4308      	orrs	r0, r1
    5832:	7aa1      	ldrb	r1, [r4, #10]
    5834:	0409      	lsls	r1, r1, #16
    5836:	4308      	orrs	r0, r1
    5838:	7ae1      	ldrb	r1, [r4, #11]
    583a:	0609      	lsls	r1, r1, #24
    583c:	4301      	orrs	r1, r0
    583e:	0050      	lsls	r0, r2, #1
    5840:	1882      	adds	r2, r0, r2
    5842:	0092      	lsls	r2, r2, #2
    5844:	1889      	adds	r1, r1, r2
    5846:	3104      	adds	r1, #4
    5848:	2204      	movs	r2, #4
    584a:	0018      	movs	r0, r3
    584c:	4b02      	ldr	r3, [pc, #8]	; (5858 <LORAREG_GetAttr_DlFrequency+0x44>)
    584e:	4798      	blx	r3
	StackRetStatus_t result = LORAWAN_SUCCESS;
    5850:	2008      	movs	r0, #8
    5852:	e7e8      	b.n	5826 <LORAREG_GetAttr_DlFrequency+0x12>
    5854:	200013e0 	.word	0x200013e0
    5858:	000149c9 	.word	0x000149c9

0000585c <LORAREG_GetAttr_Rx1WindowparamsType2>:
{
    585c:	b500      	push	{lr}
    585e:	b083      	sub	sp, #12
    5860:	0010      	movs	r0, r2
	memcpy(&rx1WindowParamsReq,(Rx1WindowParamsReq_t *)attrInput,sizeof(Rx1WindowParamsReq_t));
    5862:	784a      	ldrb	r2, [r1, #1]
    5864:	788b      	ldrb	r3, [r1, #2]
    if (rx1WindowParamReq->currDr >= rx1WindowParamReq->drOffset)
    5866:	429a      	cmp	r2, r3
    5868:	d925      	bls.n	58b6 <LORAREG_GetAttr_Rx1WindowparamsType2+0x5a>
        rx1WindowParams->rx1Dr = DR0;
    586a:	2300      	movs	r3, #0
    586c:	466a      	mov	r2, sp
    586e:	7113      	strb	r3, [r2, #4]
	rx1WindowParams->rx1Freq = RegParams.pOtherChParams[RegParams.lastUsedChannelIndex].rx1Frequency;			
    5870:	4913      	ldr	r1, [pc, #76]	; (58c0 <LORAREG_GetAttr_Rx1WindowparamsType2+0x64>)
    5872:	7a0b      	ldrb	r3, [r1, #8]
    5874:	7a4a      	ldrb	r2, [r1, #9]
    5876:	0212      	lsls	r2, r2, #8
    5878:	4313      	orrs	r3, r2
    587a:	7a8a      	ldrb	r2, [r1, #10]
    587c:	0412      	lsls	r2, r2, #16
    587e:	431a      	orrs	r2, r3
    5880:	7acb      	ldrb	r3, [r1, #11]
    5882:	061b      	lsls	r3, r3, #24
    5884:	431a      	orrs	r2, r3
    5886:	2327      	movs	r3, #39	; 0x27
    5888:	5cc9      	ldrb	r1, [r1, r3]
    588a:	004b      	lsls	r3, r1, #1
    588c:	185b      	adds	r3, r3, r1
    588e:	009b      	lsls	r3, r3, #2
    5890:	189b      	adds	r3, r3, r2
    5892:	7919      	ldrb	r1, [r3, #4]
    5894:	795a      	ldrb	r2, [r3, #5]
    5896:	0212      	lsls	r2, r2, #8
    5898:	4311      	orrs	r1, r2
    589a:	799a      	ldrb	r2, [r3, #6]
    589c:	0412      	lsls	r2, r2, #16
    589e:	430a      	orrs	r2, r1
    58a0:	79db      	ldrb	r3, [r3, #7]
    58a2:	061b      	lsls	r3, r3, #24
    58a4:	4313      	orrs	r3, r2
    58a6:	9300      	str	r3, [sp, #0]
	memcpy(attrOutput,&rx1WindowParamsResp,sizeof(Rx1WindowParams_t));
    58a8:	2208      	movs	r2, #8
    58aa:	4669      	mov	r1, sp
    58ac:	4b05      	ldr	r3, [pc, #20]	; (58c4 <LORAREG_GetAttr_Rx1WindowparamsType2+0x68>)
    58ae:	4798      	blx	r3
}
    58b0:	2008      	movs	r0, #8
    58b2:	b003      	add	sp, #12
    58b4:	bd00      	pop	{pc}
        rx1WindowParams->rx1Dr = rx1WindowParamReq->currDr - rx1WindowParamReq->drOffset;
    58b6:	1a9b      	subs	r3, r3, r2
    58b8:	466a      	mov	r2, sp
    58ba:	7113      	strb	r3, [r2, #4]
    58bc:	e7d8      	b.n	5870 <LORAREG_GetAttr_Rx1WindowparamsType2+0x14>
    58be:	46c0      	nop			; (mov r8, r8)
    58c0:	200013e0 	.word	0x200013e0
    58c4:	000149c9 	.word	0x000149c9

000058c8 <LORAREG_GetAttr_DRangeChBandT2>:
{
    58c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    58ca:	46c6      	mov	lr, r8
    58cc:	b500      	push	{lr}
    58ce:	b082      	sub	sp, #8
    58d0:	4690      	mov	r8, r2
	memcpy(&bandDrReq,(BandDrReq_t *)attrInput,sizeof(BandDrReq_t));
    58d2:	ad01      	add	r5, sp, #4
    58d4:	2204      	movs	r2, #4
    58d6:	0028      	movs	r0, r5
    58d8:	4b38      	ldr	r3, [pc, #224]	; (59bc <LORAREG_GetAttr_DRangeChBandT2+0xf4>)
    58da:	4798      	blx	r3
	switch (chMaskCntl)
    58dc:	782b      	ldrb	r3, [r5, #0]
    58de:	2b00      	cmp	r3, #0
    58e0:	d017      	beq.n	5912 <LORAREG_GetAttr_DRangeChBandT2+0x4a>
    58e2:	2b06      	cmp	r3, #6
    58e4:	d159      	bne.n	599a <LORAREG_GetAttr_DRangeChBandT2+0xd2>
			for (i = 0; i < RegParams.maxChannels; i++)
    58e6:	331c      	adds	r3, #28
    58e8:	4a35      	ldr	r2, [pc, #212]	; (59c0 <LORAREG_GetAttr_DRangeChBandT2+0xf8>)
    58ea:	56d7      	ldrsb	r7, [r2, r3]
    58ec:	2000      	movs	r0, #0
    58ee:	2507      	movs	r5, #7
    58f0:	2f00      	cmp	r7, #0
    58f2:	dd54      	ble.n	599e <LORAREG_GetAttr_DRangeChBandT2+0xd6>
				if (RegParams.pChParams[i].dataRange.min < auxMinDataRate)
    58f4:	4a32      	ldr	r2, [pc, #200]	; (59c0 <LORAREG_GetAttr_DRangeChBandT2+0xf8>)
    58f6:	7916      	ldrb	r6, [r2, #4]
    58f8:	7953      	ldrb	r3, [r2, #5]
    58fa:	021b      	lsls	r3, r3, #8
    58fc:	4333      	orrs	r3, r6
    58fe:	7996      	ldrb	r6, [r2, #6]
    5900:	0436      	lsls	r6, r6, #16
    5902:	4333      	orrs	r3, r6
    5904:	79d6      	ldrb	r6, [r2, #7]
    5906:	0636      	lsls	r6, r6, #24
    5908:	431e      	orrs	r6, r3
    590a:	2000      	movs	r0, #0
    590c:	2507      	movs	r5, #7
    590e:	2200      	movs	r2, #0
    5910:	e035      	b.n	597e <LORAREG_GetAttr_DRangeChBandT2+0xb6>
			for (i = 0; i < RegParams.maxChannels; i++)
    5912:	2322      	movs	r3, #34	; 0x22
    5914:	4a2a      	ldr	r2, [pc, #168]	; (59c0 <LORAREG_GetAttr_DRangeChBandT2+0xf8>)
    5916:	56d3      	ldrsb	r3, [r2, r3]
    5918:	469c      	mov	ip, r3
    591a:	2b00      	cmp	r3, #0
    591c:	dd4a      	ble.n	59b4 <LORAREG_GetAttr_DRangeChBandT2+0xec>
		chBandDr = getChBandDrT2(bandDrReq.chnlMaskCntl,bandDrReq.chnlMask);
    591e:	ab01      	add	r3, sp, #4
    5920:	885e      	ldrh	r6, [r3, #2]
				if ((RegParams.pChParams[i].dataRange.min < auxMinDataRate) && ((auxChannelMask & 0x0001) == 0x0001))
    5922:	7917      	ldrb	r7, [r2, #4]
    5924:	7953      	ldrb	r3, [r2, #5]
    5926:	021b      	lsls	r3, r3, #8
    5928:	433b      	orrs	r3, r7
    592a:	7997      	ldrb	r7, [r2, #6]
    592c:	043f      	lsls	r7, r7, #16
    592e:	433b      	orrs	r3, r7
    5930:	79d7      	ldrb	r7, [r2, #7]
    5932:	063f      	lsls	r7, r7, #24
    5934:	431f      	orrs	r7, r3
    5936:	2000      	movs	r0, #0
    5938:	2507      	movs	r5, #7
    593a:	2200      	movs	r2, #0
				if ((RegParams.pChParams[i].dataRange.max > auxMaxDataRate) && ((auxChannelMask & 0x0001) == 0x0001))
    593c:	2401      	movs	r4, #1
    593e:	e00b      	b.n	5958 <LORAREG_GetAttr_DRangeChBandT2+0x90>
    5940:	784b      	ldrb	r3, [r1, #1]
    5942:	091b      	lsrs	r3, r3, #4
    5944:	4283      	cmp	r3, r0
    5946:	dd02      	ble.n	594e <LORAREG_GetAttr_DRangeChBandT2+0x86>
    5948:	4234      	tst	r4, r6
    594a:	d000      	beq.n	594e <LORAREG_GetAttr_DRangeChBandT2+0x86>
					auxMaxDataRate = RegParams.pChParams[i].dataRange.max;
    594c:	0018      	movs	r0, r3
				auxChannelMask = auxChannelMask >> SHIFT1;
    594e:	0876      	lsrs	r6, r6, #1
			for (i = 0; i < RegParams.maxChannels; i++)
    5950:	3201      	adds	r2, #1
    5952:	b2d2      	uxtb	r2, r2
    5954:	4562      	cmp	r2, ip
    5956:	da22      	bge.n	599e <LORAREG_GetAttr_DRangeChBandT2+0xd6>
				if ((RegParams.pChParams[i].dataRange.min < auxMinDataRate) && ((auxChannelMask & 0x0001) == 0x0001))
    5958:	0051      	lsls	r1, r2, #1
    595a:	1879      	adds	r1, r7, r1
    595c:	784b      	ldrb	r3, [r1, #1]
    595e:	071b      	lsls	r3, r3, #28
    5960:	0f1b      	lsrs	r3, r3, #28
    5962:	42ab      	cmp	r3, r5
    5964:	daec      	bge.n	5940 <LORAREG_GetAttr_DRangeChBandT2+0x78>
    5966:	4234      	tst	r4, r6
    5968:	d0f1      	beq.n	594e <LORAREG_GetAttr_DRangeChBandT2+0x86>
					auxMinDataRate = RegParams.pChParams[i].dataRange.min;
    596a:	001d      	movs	r5, r3
				if ((RegParams.pChParams[i].dataRange.max > auxMaxDataRate) && ((auxChannelMask & 0x0001) == 0x0001))
    596c:	784b      	ldrb	r3, [r1, #1]
    596e:	091b      	lsrs	r3, r3, #4
    5970:	4298      	cmp	r0, r3
    5972:	dbeb      	blt.n	594c <LORAREG_GetAttr_DRangeChBandT2+0x84>
    5974:	e7eb      	b.n	594e <LORAREG_GetAttr_DRangeChBandT2+0x86>
			for (i = 0; i < RegParams.maxChannels; i++)
    5976:	3201      	adds	r2, #1
    5978:	b2d2      	uxtb	r2, r2
    597a:	42ba      	cmp	r2, r7
    597c:	da0f      	bge.n	599e <LORAREG_GetAttr_DRangeChBandT2+0xd6>
				if (RegParams.pChParams[i].dataRange.min < auxMinDataRate)
    597e:	0051      	lsls	r1, r2, #1
    5980:	1871      	adds	r1, r6, r1
    5982:	784b      	ldrb	r3, [r1, #1]
    5984:	071b      	lsls	r3, r3, #28
    5986:	0f1b      	lsrs	r3, r3, #28
    5988:	42ab      	cmp	r3, r5
    598a:	da00      	bge.n	598e <LORAREG_GetAttr_DRangeChBandT2+0xc6>
					auxMinDataRate = RegParams.pChParams[i].dataRange.min;
    598c:	001d      	movs	r5, r3
				if (RegParams.pChParams[i].dataRange.max > auxMaxDataRate)
    598e:	784b      	ldrb	r3, [r1, #1]
    5990:	091b      	lsrs	r3, r3, #4
    5992:	4283      	cmp	r3, r0
    5994:	ddef      	ble.n	5976 <LORAREG_GetAttr_DRangeChBandT2+0xae>
					auxMaxDataRate = RegParams.pChParams[i].dataRange.max;
    5996:	0018      	movs	r0, r3
    5998:	e7ed      	b.n	5976 <LORAREG_GetAttr_DRangeChBandT2+0xae>
			auxMaxDataRate = 0xFF;
    599a:	20ff      	movs	r0, #255	; 0xff
			auxMinDataRate = 0xFF;
    599c:	25ff      	movs	r5, #255	; 0xff
    599e:	0100      	lsls	r0, r0, #4
    59a0:	230f      	movs	r3, #15
    59a2:	401d      	ands	r5, r3
    59a4:	4328      	orrs	r0, r5
		memcpy(attrOutput,&chBandDr,sizeof(DataRange_t));
    59a6:	4643      	mov	r3, r8
    59a8:	7018      	strb	r0, [r3, #0]
}
    59aa:	2008      	movs	r0, #8
    59ac:	b002      	add	sp, #8
    59ae:	bc04      	pop	{r2}
    59b0:	4690      	mov	r8, r2
    59b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
			for (i = 0; i < RegParams.maxChannels; i++)
    59b4:	2000      	movs	r0, #0
    59b6:	2507      	movs	r5, #7
    59b8:	e7f1      	b.n	599e <LORAREG_GetAttr_DRangeChBandT2+0xd6>
    59ba:	46c0      	nop			; (mov r8, r8)
    59bc:	000149c9 	.word	0x000149c9
    59c0:	200013e0 	.word	0x200013e0

000059c4 <LORAREG_GetAttr_FreqT2>:
{
    59c4:	b510      	push	{r4, lr}
    59c6:	0014      	movs	r4, r2
	channelId = *(uint8_t *)attrInput;
    59c8:	780b      	ldrb	r3, [r1, #0]
	if(channelId > RegParams.maxChannels)
    59ca:	2222      	movs	r2, #34	; 0x22
    59cc:	490d      	ldr	r1, [pc, #52]	; (5a04 <LORAREG_GetAttr_FreqT2+0x40>)
    59ce:	568a      	ldrsb	r2, [r1, r2]
		return LORAWAN_INVALID_PARAMETER;
    59d0:	200a      	movs	r0, #10
	if(channelId > RegParams.maxChannels)
    59d2:	4293      	cmp	r3, r2
    59d4:	dd00      	ble.n	59d8 <LORAREG_GetAttr_FreqT2+0x14>
}
    59d6:	bd10      	pop	{r4, pc}
		memcpy(attrOutput,(&RegParams.pOtherChParams[channelId].ulfrequency),sizeof(uint32_t));
    59d8:	0008      	movs	r0, r1
    59da:	7a09      	ldrb	r1, [r1, #8]
    59dc:	7a42      	ldrb	r2, [r0, #9]
    59de:	0212      	lsls	r2, r2, #8
    59e0:	430a      	orrs	r2, r1
    59e2:	7a81      	ldrb	r1, [r0, #10]
    59e4:	0409      	lsls	r1, r1, #16
    59e6:	430a      	orrs	r2, r1
    59e8:	7ac1      	ldrb	r1, [r0, #11]
    59ea:	0609      	lsls	r1, r1, #24
    59ec:	4311      	orrs	r1, r2
    59ee:	005a      	lsls	r2, r3, #1
    59f0:	18d3      	adds	r3, r2, r3
    59f2:	009b      	lsls	r3, r3, #2
    59f4:	18c9      	adds	r1, r1, r3
    59f6:	2204      	movs	r2, #4
    59f8:	0020      	movs	r0, r4
    59fa:	4b03      	ldr	r3, [pc, #12]	; (5a08 <LORAREG_GetAttr_FreqT2+0x44>)
    59fc:	4798      	blx	r3
	return result;
    59fe:	2008      	movs	r0, #8
    5a00:	e7e9      	b.n	59d6 <LORAREG_GetAttr_FreqT2+0x12>
    5a02:	46c0      	nop			; (mov r8, r8)
    5a04:	200013e0 	.word	0x200013e0
    5a08:	000149c9 	.word	0x000149c9

00005a0c <LORAREG_GetAttr_Rx1WindowparamsType4>:
{
    5a0c:	b510      	push	{r4, lr}
    5a0e:	b082      	sub	sp, #8
    5a10:	0010      	movs	r0, r2
	if((((1 << RegParams.band) & (ISM_ASBAND)) || ((1 << RegParams.band) & (1 << ISM_JPN923)) != 0) &&  rx1WindowParamReq->joining)
    5a12:	2326      	movs	r3, #38	; 0x26
    5a14:	4a37      	ldr	r2, [pc, #220]	; (5af4 <LORAREG_GetAttr_Rx1WindowparamsType4+0xe8>)
    5a16:	5cd2      	ldrb	r2, [r2, r3]
    5a18:	4b37      	ldr	r3, [pc, #220]	; (5af8 <LORAREG_GetAttr_Rx1WindowparamsType4+0xec>)
    5a1a:	4113      	asrs	r3, r2
    5a1c:	07db      	lsls	r3, r3, #31
    5a1e:	d502      	bpl.n	5a26 <LORAREG_GetAttr_Rx1WindowparamsType4+0x1a>
    5a20:	780b      	ldrb	r3, [r1, #0]
    5a22:	2b00      	cmp	r3, #0
    5a24:	d116      	bne.n	5a54 <LORAREG_GetAttr_Rx1WindowparamsType4+0x48>
	if(RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime == 1)
    5a26:	23ac      	movs	r3, #172	; 0xac
    5a28:	33ff      	adds	r3, #255	; 0xff
    5a2a:	4a32      	ldr	r2, [pc, #200]	; (5af4 <LORAREG_GetAttr_Rx1WindowparamsType4+0xe8>)
    5a2c:	5cd4      	ldrb	r4, [r2, r3]
		minDR = DR2;
    5a2e:	3baa      	subs	r3, #170	; 0xaa
    5a30:	3bff      	subs	r3, #255	; 0xff
    5a32:	401c      	ands	r4, r3
	memcpy(&rx1WindowParamsReq,(Rx1WindowParamsReq_t *)attrInput,sizeof(Rx1WindowParamsReq_t));
    5a34:	784b      	ldrb	r3, [r1, #1]
	effectiveDROffset = (rx1WindowParamReq->drOffset > maxDR) ? (maxDR - rx1WindowParamReq->drOffset) : (rx1WindowParamReq->drOffset);
    5a36:	2b05      	cmp	r3, #5
    5a38:	d92c      	bls.n	5a94 <LORAREG_GetAttr_Rx1WindowparamsType4+0x88>
    5a3a:	2205      	movs	r2, #5
    5a3c:	1ad3      	subs	r3, r2, r3
    5a3e:	b25b      	sxtb	r3, r3
	memcpy(&rx1WindowParamsReq,(Rx1WindowParamsReq_t *)attrInput,sizeof(Rx1WindowParamsReq_t));
    5a40:	788a      	ldrb	r2, [r1, #2]
	if (rx1WindowParamReq->currDr >= effectiveDROffset)
    5a42:	429a      	cmp	r2, r3
    5a44:	db31      	blt.n	5aaa <LORAREG_GetAttr_Rx1WindowparamsType4+0x9e>
		rx1WindowParams->rx1Dr = rx1WindowParamReq->currDr - effectiveDROffset;
    5a46:	1ad3      	subs	r3, r2, r3
    5a48:	b2db      	uxtb	r3, r3
		if(rx1WindowParams->rx1Dr < minDR)
    5a4a:	42a3      	cmp	r3, r4
    5a4c:	d224      	bcs.n	5a98 <LORAREG_GetAttr_Rx1WindowparamsType4+0x8c>
			rx1WindowParams->rx1Dr = minDR;
    5a4e:	466b      	mov	r3, sp
    5a50:	711c      	strb	r4, [r3, #4]
    5a52:	e02c      	b.n	5aae <LORAREG_GetAttr_Rx1WindowparamsType4+0xa2>
		rx1WindowParams->rx1Dr = DR2;
    5a54:	2302      	movs	r3, #2
    5a56:	466a      	mov	r2, sp
    5a58:	7113      	strb	r3, [r2, #4]
		rx1WindowParams->rx1Freq = RegParams.pOtherChParams[RegParams.lastUsedChannelIndex].rx1Frequency;
    5a5a:	4926      	ldr	r1, [pc, #152]	; (5af4 <LORAREG_GetAttr_Rx1WindowparamsType4+0xe8>)
    5a5c:	7a0b      	ldrb	r3, [r1, #8]
    5a5e:	7a4a      	ldrb	r2, [r1, #9]
    5a60:	0212      	lsls	r2, r2, #8
    5a62:	4313      	orrs	r3, r2
    5a64:	7a8a      	ldrb	r2, [r1, #10]
    5a66:	0412      	lsls	r2, r2, #16
    5a68:	431a      	orrs	r2, r3
    5a6a:	7acb      	ldrb	r3, [r1, #11]
    5a6c:	061b      	lsls	r3, r3, #24
    5a6e:	431a      	orrs	r2, r3
    5a70:	2327      	movs	r3, #39	; 0x27
    5a72:	5cc9      	ldrb	r1, [r1, r3]
    5a74:	004b      	lsls	r3, r1, #1
    5a76:	185b      	adds	r3, r3, r1
    5a78:	009b      	lsls	r3, r3, #2
    5a7a:	189b      	adds	r3, r3, r2
    5a7c:	7919      	ldrb	r1, [r3, #4]
    5a7e:	795a      	ldrb	r2, [r3, #5]
    5a80:	0212      	lsls	r2, r2, #8
    5a82:	4311      	orrs	r1, r2
    5a84:	799a      	ldrb	r2, [r3, #6]
    5a86:	0412      	lsls	r2, r2, #16
    5a88:	430a      	orrs	r2, r1
    5a8a:	79db      	ldrb	r3, [r3, #7]
    5a8c:	061b      	lsls	r3, r3, #24
    5a8e:	4313      	orrs	r3, r2
    5a90:	9300      	str	r3, [sp, #0]
    5a92:	e028      	b.n	5ae6 <LORAREG_GetAttr_Rx1WindowparamsType4+0xda>
	effectiveDROffset = (rx1WindowParamReq->drOffset > maxDR) ? (maxDR - rx1WindowParamReq->drOffset) : (rx1WindowParamReq->drOffset);
    5a94:	b25b      	sxtb	r3, r3
    5a96:	e7d3      	b.n	5a40 <LORAREG_GetAttr_Rx1WindowparamsType4+0x34>
		else if(rx1WindowParams->rx1Dr > maxDR)
    5a98:	2b05      	cmp	r3, #5
    5a9a:	d802      	bhi.n	5aa2 <LORAREG_GetAttr_Rx1WindowparamsType4+0x96>
		rx1WindowParams->rx1Dr = rx1WindowParamReq->currDr - effectiveDROffset;
    5a9c:	466a      	mov	r2, sp
    5a9e:	7113      	strb	r3, [r2, #4]
    5aa0:	e005      	b.n	5aae <LORAREG_GetAttr_Rx1WindowparamsType4+0xa2>
			rx1WindowParams->rx1Dr = maxDR;
    5aa2:	2305      	movs	r3, #5
    5aa4:	466a      	mov	r2, sp
    5aa6:	7113      	strb	r3, [r2, #4]
    5aa8:	e001      	b.n	5aae <LORAREG_GetAttr_Rx1WindowparamsType4+0xa2>
		rx1WindowParams->rx1Dr = minDR;
    5aaa:	466b      	mov	r3, sp
    5aac:	711c      	strb	r4, [r3, #4]
	rx1WindowParams->rx1Freq = RegParams.pOtherChParams[RegParams.lastUsedChannelIndex].rx1Frequency;
    5aae:	4911      	ldr	r1, [pc, #68]	; (5af4 <LORAREG_GetAttr_Rx1WindowparamsType4+0xe8>)
    5ab0:	7a0b      	ldrb	r3, [r1, #8]
    5ab2:	7a4a      	ldrb	r2, [r1, #9]
    5ab4:	0212      	lsls	r2, r2, #8
    5ab6:	4313      	orrs	r3, r2
    5ab8:	7a8a      	ldrb	r2, [r1, #10]
    5aba:	0412      	lsls	r2, r2, #16
    5abc:	431a      	orrs	r2, r3
    5abe:	7acb      	ldrb	r3, [r1, #11]
    5ac0:	061b      	lsls	r3, r3, #24
    5ac2:	431a      	orrs	r2, r3
    5ac4:	2327      	movs	r3, #39	; 0x27
    5ac6:	5cc9      	ldrb	r1, [r1, r3]
    5ac8:	004b      	lsls	r3, r1, #1
    5aca:	185b      	adds	r3, r3, r1
    5acc:	009b      	lsls	r3, r3, #2
    5ace:	189b      	adds	r3, r3, r2
    5ad0:	7919      	ldrb	r1, [r3, #4]
    5ad2:	795a      	ldrb	r2, [r3, #5]
    5ad4:	0212      	lsls	r2, r2, #8
    5ad6:	4311      	orrs	r1, r2
    5ad8:	799a      	ldrb	r2, [r3, #6]
    5ada:	0412      	lsls	r2, r2, #16
    5adc:	430a      	orrs	r2, r1
    5ade:	79db      	ldrb	r3, [r3, #7]
    5ae0:	061b      	lsls	r3, r3, #24
    5ae2:	4313      	orrs	r3, r2
    5ae4:	9300      	str	r3, [sp, #0]
	memcpy(attrOutput,&rx1WindowParamsResp,sizeof(Rx1WindowParams_t));
    5ae6:	2208      	movs	r2, #8
    5ae8:	4669      	mov	r1, sp
    5aea:	4b04      	ldr	r3, [pc, #16]	; (5afc <LORAREG_GetAttr_Rx1WindowparamsType4+0xf0>)
    5aec:	4798      	blx	r3
}
    5aee:	2008      	movs	r0, #8
    5af0:	b002      	add	sp, #8
    5af2:	bd10      	pop	{r4, pc}
    5af4:	200013e0 	.word	0x200013e0
    5af8:	00007fe0 	.word	0x00007fe0
    5afc:	000149c9 	.word	0x000149c9

00005b00 <LORAREG_GetAttr_FreqT3>:
{
    5b00:	b510      	push	{r4, lr}
    5b02:	0014      	movs	r4, r2
	channelId = *(uint8_t *)attrInput;
    5b04:	780b      	ldrb	r3, [r1, #0]
	if(channelId > RegParams.maxChannels) 
    5b06:	2222      	movs	r2, #34	; 0x22
    5b08:	490d      	ldr	r1, [pc, #52]	; (5b40 <LORAREG_GetAttr_FreqT3+0x40>)
    5b0a:	568a      	ldrsb	r2, [r1, r2]
		result = LORAWAN_INVALID_PARAMETER;
    5b0c:	200a      	movs	r0, #10
	if(channelId > RegParams.maxChannels) 
    5b0e:	4293      	cmp	r3, r2
    5b10:	dd00      	ble.n	5b14 <LORAREG_GetAttr_FreqT3+0x14>
}
    5b12:	bd10      	pop	{r4, pc}
		memcpy(attrOutput,(&RegParams.pOtherChParams[channelId].ulfrequency),sizeof(uint32_t));
    5b14:	0008      	movs	r0, r1
    5b16:	7a09      	ldrb	r1, [r1, #8]
    5b18:	7a42      	ldrb	r2, [r0, #9]
    5b1a:	0212      	lsls	r2, r2, #8
    5b1c:	430a      	orrs	r2, r1
    5b1e:	7a81      	ldrb	r1, [r0, #10]
    5b20:	0409      	lsls	r1, r1, #16
    5b22:	430a      	orrs	r2, r1
    5b24:	7ac1      	ldrb	r1, [r0, #11]
    5b26:	0609      	lsls	r1, r1, #24
    5b28:	4311      	orrs	r1, r2
    5b2a:	005a      	lsls	r2, r3, #1
    5b2c:	18d3      	adds	r3, r2, r3
    5b2e:	009b      	lsls	r3, r3, #2
    5b30:	18c9      	adds	r1, r1, r3
    5b32:	2204      	movs	r2, #4
    5b34:	0020      	movs	r0, r4
    5b36:	4b03      	ldr	r3, [pc, #12]	; (5b44 <LORAREG_GetAttr_FreqT3+0x44>)
    5b38:	4798      	blx	r3
	StackRetStatus_t result = LORAWAN_SUCCESS;
    5b3a:	2008      	movs	r0, #8
    5b3c:	e7e9      	b.n	5b12 <LORAREG_GetAttr_FreqT3+0x12>
    5b3e:	46c0      	nop			; (mov r8, r8)
    5b40:	200013e0 	.word	0x200013e0
    5b44:	000149c9 	.word	0x000149c9

00005b48 <LORAREG_GetAttr_Rx1WindowparamsType3>:
{
    5b48:	b500      	push	{lr}
    5b4a:	b083      	sub	sp, #12
    5b4c:	0010      	movs	r0, r2
	memcpy(&rx1WindowParamsReq,(Rx1WindowParamsReq_t *)attrInput,sizeof(Rx1WindowParamsReq_t));
    5b4e:	784b      	ldrb	r3, [r1, #1]
    5b50:	788a      	ldrb	r2, [r1, #2]
	effectiveDROffset = (rx1WindowParamReq->drOffset > maxDR) ? (maxDR - rx1WindowParamReq->drOffset) : (rx1WindowParamReq->drOffset);
    5b52:	2b05      	cmp	r3, #5
    5b54:	d90b      	bls.n	5b6e <LORAREG_GetAttr_Rx1WindowparamsType3+0x26>
    5b56:	2105      	movs	r1, #5
    5b58:	1acb      	subs	r3, r1, r3
    5b5a:	b25b      	sxtb	r3, r3
    if (rx1WindowParamReq->currDr >= effectiveDROffset)
    5b5c:	429a      	cmp	r2, r3
    5b5e:	db0c      	blt.n	5b7a <LORAREG_GetAttr_Rx1WindowparamsType3+0x32>
        rx1WindowParams->rx1Dr = rx1WindowParamReq->currDr - effectiveDROffset;
    5b60:	1ad3      	subs	r3, r2, r3
    5b62:	b2db      	uxtb	r3, r3
		else if(rx1WindowParams->rx1Dr > maxDR)
    5b64:	2b05      	cmp	r3, #5
    5b66:	d804      	bhi.n	5b72 <LORAREG_GetAttr_Rx1WindowparamsType3+0x2a>
        rx1WindowParams->rx1Dr = rx1WindowParamReq->currDr - effectiveDROffset;
    5b68:	466a      	mov	r2, sp
    5b6a:	7113      	strb	r3, [r2, #4]
    5b6c:	e008      	b.n	5b80 <LORAREG_GetAttr_Rx1WindowparamsType3+0x38>
	effectiveDROffset = (rx1WindowParamReq->drOffset > maxDR) ? (maxDR - rx1WindowParamReq->drOffset) : (rx1WindowParamReq->drOffset);
    5b6e:	b25b      	sxtb	r3, r3
    5b70:	e7f4      	b.n	5b5c <LORAREG_GetAttr_Rx1WindowparamsType3+0x14>
			rx1WindowParams->rx1Dr = maxDR;
    5b72:	2305      	movs	r3, #5
    5b74:	466a      	mov	r2, sp
    5b76:	7113      	strb	r3, [r2, #4]
    5b78:	e002      	b.n	5b80 <LORAREG_GetAttr_Rx1WindowparamsType3+0x38>
        rx1WindowParams->rx1Dr = minDR;
    5b7a:	2300      	movs	r3, #0
    5b7c:	466a      	mov	r2, sp
    5b7e:	7113      	strb	r3, [r2, #4]
	rx1WindowParams->rx1Freq = RegParams.pOtherChParams[RegParams.lastUsedChannelIndex].rx1Frequency;			
    5b80:	4911      	ldr	r1, [pc, #68]	; (5bc8 <LORAREG_GetAttr_Rx1WindowparamsType3+0x80>)
    5b82:	7a0b      	ldrb	r3, [r1, #8]
    5b84:	7a4a      	ldrb	r2, [r1, #9]
    5b86:	0212      	lsls	r2, r2, #8
    5b88:	4313      	orrs	r3, r2
    5b8a:	7a8a      	ldrb	r2, [r1, #10]
    5b8c:	0412      	lsls	r2, r2, #16
    5b8e:	431a      	orrs	r2, r3
    5b90:	7acb      	ldrb	r3, [r1, #11]
    5b92:	061b      	lsls	r3, r3, #24
    5b94:	431a      	orrs	r2, r3
    5b96:	2327      	movs	r3, #39	; 0x27
    5b98:	5cc9      	ldrb	r1, [r1, r3]
    5b9a:	004b      	lsls	r3, r1, #1
    5b9c:	185b      	adds	r3, r3, r1
    5b9e:	009b      	lsls	r3, r3, #2
    5ba0:	189b      	adds	r3, r3, r2
    5ba2:	7919      	ldrb	r1, [r3, #4]
    5ba4:	795a      	ldrb	r2, [r3, #5]
    5ba6:	0212      	lsls	r2, r2, #8
    5ba8:	4311      	orrs	r1, r2
    5baa:	799a      	ldrb	r2, [r3, #6]
    5bac:	0412      	lsls	r2, r2, #16
    5bae:	430a      	orrs	r2, r1
    5bb0:	79db      	ldrb	r3, [r3, #7]
    5bb2:	061b      	lsls	r3, r3, #24
    5bb4:	4313      	orrs	r3, r2
    5bb6:	9300      	str	r3, [sp, #0]
	memcpy(attrOutput,&rx1WindowParamsResp,sizeof(Rx1WindowParams_t));
    5bb8:	2208      	movs	r2, #8
    5bba:	4669      	mov	r1, sp
    5bbc:	4b03      	ldr	r3, [pc, #12]	; (5bcc <LORAREG_GetAttr_Rx1WindowparamsType3+0x84>)
    5bbe:	4798      	blx	r3
}
    5bc0:	2008      	movs	r0, #8
    5bc2:	b003      	add	sp, #12
    5bc4:	bd00      	pop	{pc}
    5bc6:	46c0      	nop			; (mov r8, r8)
    5bc8:	200013e0 	.word	0x200013e0
    5bcc:	000149c9 	.word	0x000149c9

00005bd0 <LORAREG_GetAttr_minLBTChPauseTimer>:
{
    5bd0:	b5f0      	push	{r4, r5, r6, r7, lr}
    5bd2:	46de      	mov	lr, fp
    5bd4:	4657      	mov	r7, sl
    5bd6:	464e      	mov	r6, r9
    5bd8:	4645      	mov	r5, r8
    5bda:	b5e0      	push	{r5, r6, r7, lr}
    5bdc:	b085      	sub	sp, #20
    5bde:	9200      	str	r2, [sp, #0]
	uint32_t minim = UINT32_MAX;
    5be0:	2301      	movs	r3, #1
    5be2:	425b      	negs	r3, r3
    5be4:	9303      	str	r3, [sp, #12]
	currentDataRate = *(uint8_t *)attrInput;
    5be6:	780b      	ldrb	r3, [r1, #0]
    5be8:	4699      	mov	r9, r3
	for (uint8_t i = 0; i < RegParams.maxChannels; i++)
    5bea:	2322      	movs	r3, #34	; 0x22
    5bec:	4a2a      	ldr	r2, [pc, #168]	; (5c98 <LORAREG_GetAttr_minLBTChPauseTimer+0xc8>)
    5bee:	56d7      	ldrsb	r7, [r2, r3]
    5bf0:	2f00      	cmp	r7, #0
    5bf2:	dd40      	ble.n	5c76 <LORAREG_GetAttr_minLBTChPauseTimer+0xa6>
		if ( (RegParams.pChParams[i].status == ENABLED) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0) 
    5bf4:	7916      	ldrb	r6, [r2, #4]
    5bf6:	7953      	ldrb	r3, [r2, #5]
    5bf8:	021b      	lsls	r3, r3, #8
    5bfa:	4333      	orrs	r3, r6
    5bfc:	7996      	ldrb	r6, [r2, #6]
    5bfe:	0436      	lsls	r6, r6, #16
    5c00:	4333      	orrs	r3, r6
    5c02:	79d6      	ldrb	r6, [r2, #7]
    5c04:	0636      	lsls	r6, r6, #24
    5c06:	431e      	orrs	r6, r3
    5c08:	2300      	movs	r3, #0
    5c0a:	469a      	mov	sl, r3
    5c0c:	3b01      	subs	r3, #1
    5c0e:	4698      	mov	r8, r3
    5c10:	2300      	movs	r3, #0
    5c12:	2100      	movs	r1, #0
    5c14:	4694      	mov	ip, r2
			 && (currentDataRate >= RegParams.pChParams[i].dataRange.min) 
    5c16:	464a      	mov	r2, r9
    5c18:	9201      	str	r2, [sp, #4]
    5c1a:	46c3      	mov	fp, r8
    5c1c:	e004      	b.n	5c28 <LORAREG_GetAttr_minLBTChPauseTimer+0x58>
	for (uint8_t i = 0; i < RegParams.maxChannels; i++)
    5c1e:	3101      	adds	r1, #1
    5c20:	b2c9      	uxtb	r1, r1
    5c22:	000b      	movs	r3, r1
    5c24:	42b9      	cmp	r1, r7
    5c26:	da23      	bge.n	5c70 <LORAREG_GetAttr_minLBTChPauseTimer+0xa0>
		if ( (RegParams.pChParams[i].status == ENABLED) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0) 
    5c28:	004a      	lsls	r2, r1, #1
    5c2a:	18b2      	adds	r2, r6, r2
    5c2c:	7814      	ldrb	r4, [r2, #0]
    5c2e:	2c00      	cmp	r4, #0
    5c30:	d0f5      	beq.n	5c1e <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
    5c32:	3352      	adds	r3, #82	; 0x52
    5c34:	009b      	lsls	r3, r3, #2
    5c36:	4463      	add	r3, ip
    5c38:	7a58      	ldrb	r0, [r3, #9]
    5c3a:	4680      	mov	r8, r0
    5c3c:	7a98      	ldrb	r0, [r3, #10]
    5c3e:	0200      	lsls	r0, r0, #8
    5c40:	4645      	mov	r5, r8
    5c42:	4305      	orrs	r5, r0
    5c44:	7ad8      	ldrb	r0, [r3, #11]
    5c46:	0400      	lsls	r0, r0, #16
    5c48:	4328      	orrs	r0, r5
    5c4a:	7b1b      	ldrb	r3, [r3, #12]
    5c4c:	061b      	lsls	r3, r3, #24
    5c4e:	4303      	orrs	r3, r0
    5c50:	d0e5      	beq.n	5c1e <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
		     && (RegParams.cmnParams.paramsType2.channelTimer[i] <= minim) 
    5c52:	459b      	cmp	fp, r3
    5c54:	d3e3      	bcc.n	5c1e <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
			 && (currentDataRate >= RegParams.pChParams[i].dataRange.min) 
    5c56:	7850      	ldrb	r0, [r2, #1]
    5c58:	0700      	lsls	r0, r0, #28
    5c5a:	0f00      	lsrs	r0, r0, #28
    5c5c:	4581      	cmp	r9, r0
    5c5e:	dbde      	blt.n	5c1e <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
			 && (currentDataRate <= RegParams.pChParams[i].dataRange.max) )
    5c60:	7852      	ldrb	r2, [r2, #1]
    5c62:	0912      	lsrs	r2, r2, #4
    5c64:	9801      	ldr	r0, [sp, #4]
    5c66:	4290      	cmp	r0, r2
    5c68:	dcd9      	bgt.n	5c1e <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
    5c6a:	46a2      	mov	sl, r4
			minim = RegParams.cmnParams.paramsType2.channelTimer[i];
    5c6c:	469b      	mov	fp, r3
    5c6e:	e7d6      	b.n	5c1e <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
    5c70:	4653      	mov	r3, sl
    5c72:	2b00      	cmp	r3, #0
    5c74:	d10c      	bne.n	5c90 <LORAREG_GetAttr_minLBTChPauseTimer+0xc0>
	memcpy(attrOutput,&minim,sizeof(uint32_t));
    5c76:	2204      	movs	r2, #4
    5c78:	a903      	add	r1, sp, #12
    5c7a:	9800      	ldr	r0, [sp, #0]
    5c7c:	4b07      	ldr	r3, [pc, #28]	; (5c9c <LORAREG_GetAttr_minLBTChPauseTimer+0xcc>)
    5c7e:	4798      	blx	r3
}
    5c80:	2008      	movs	r0, #8
    5c82:	b005      	add	sp, #20
    5c84:	bc3c      	pop	{r2, r3, r4, r5}
    5c86:	4690      	mov	r8, r2
    5c88:	4699      	mov	r9, r3
    5c8a:	46a2      	mov	sl, r4
    5c8c:	46ab      	mov	fp, r5
    5c8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5c90:	465b      	mov	r3, fp
    5c92:	9303      	str	r3, [sp, #12]
    5c94:	e7ef      	b.n	5c76 <LORAREG_GetAttr_minLBTChPauseTimer+0xa6>
    5c96:	46c0      	nop			; (mov r8, r8)
    5c98:	200013e0 	.word	0x200013e0
    5c9c:	000149c9 	.word	0x000149c9

00005ca0 <ValidateTxFreqT2>:
{
    5ca0:	b500      	push	{lr}
    5ca2:	b083      	sub	sp, #12
	memcpy(&val_freqTx,attrInput,sizeof(ValUpdateFreqTx_t));
    5ca4:	2208      	movs	r2, #8
    5ca6:	4668      	mov	r0, sp
    5ca8:	4b04      	ldr	r3, [pc, #16]	; (5cbc <ValidateTxFreqT2+0x1c>)
    5caa:	4798      	blx	r3
	retVal = pValidateAttr[RX_FREQUENCY](RX_FREQUENCY,(void *)&val_freqTx.frequencyNew);
    5cac:	4b04      	ldr	r3, [pc, #16]	; (5cc0 <ValidateTxFreqT2+0x20>)
    5cae:	685b      	ldr	r3, [r3, #4]
    5cb0:	4669      	mov	r1, sp
    5cb2:	2001      	movs	r0, #1
    5cb4:	4798      	blx	r3
}
    5cb6:	b003      	add	sp, #12
    5cb8:	bd00      	pop	{pc}
    5cba:	46c0      	nop			; (mov r8, r8)
    5cbc:	000149c9 	.word	0x000149c9
    5cc0:	20000d78 	.word	0x20000d78

00005cc4 <ValidateFreqIN>:
{
    5cc4:	b500      	push	{lr}
    5cc6:	b083      	sub	sp, #12
	memcpy(&newFreq,attrInput,sizeof(uint32_t));
    5cc8:	2204      	movs	r2, #4
    5cca:	a801      	add	r0, sp, #4
    5ccc:	4b06      	ldr	r3, [pc, #24]	; (5ce8 <ValidateFreqIN+0x24>)
    5cce:	4798      	blx	r3
	if(newFreq > FREQ_867000KHZ || newFreq < FREQ_865000KHZ)
    5cd0:	9b01      	ldr	r3, [sp, #4]
    5cd2:	4a06      	ldr	r2, [pc, #24]	; (5cec <ValidateFreqIN+0x28>)
    5cd4:	4694      	mov	ip, r2
    5cd6:	4463      	add	r3, ip
    5cd8:	4a05      	ldr	r2, [pc, #20]	; (5cf0 <ValidateFreqIN+0x2c>)
	StackRetStatus_t result = LORAWAN_SUCCESS;
    5cda:	2008      	movs	r0, #8
	if(newFreq > FREQ_867000KHZ || newFreq < FREQ_865000KHZ)
    5cdc:	4293      	cmp	r3, r2
    5cde:	d900      	bls.n	5ce2 <ValidateFreqIN+0x1e>
		result = LORAWAN_INVALID_PARAMETER;
    5ce0:	3002      	adds	r0, #2
}
    5ce2:	b003      	add	sp, #12
    5ce4:	bd00      	pop	{pc}
    5ce6:	46c0      	nop			; (mov r8, r8)
    5ce8:	000149c9 	.word	0x000149c9
    5cec:	cc7125c0 	.word	0xcc7125c0
    5cf0:	001e8480 	.word	0x001e8480

00005cf4 <ValidateFreqJP>:
{
    5cf4:	b500      	push	{lr}
    5cf6:	b083      	sub	sp, #12
	memcpy(&newFreq,attrInput,sizeof(uint32_t));
    5cf8:	2204      	movs	r2, #4
    5cfa:	a801      	add	r0, sp, #4
    5cfc:	4b06      	ldr	r3, [pc, #24]	; (5d18 <ValidateFreqJP+0x24>)
    5cfe:	4798      	blx	r3
	if(newFreq > FREQ_928000KHZ || newFreq < FREQ_920000KHZ)
    5d00:	9b01      	ldr	r3, [sp, #4]
    5d02:	4a06      	ldr	r2, [pc, #24]	; (5d1c <ValidateFreqJP+0x28>)
    5d04:	4694      	mov	ip, r2
    5d06:	4463      	add	r3, ip
    5d08:	4a05      	ldr	r2, [pc, #20]	; (5d20 <ValidateFreqJP+0x2c>)
	StackRetStatus_t result = LORAWAN_SUCCESS;
    5d0a:	2008      	movs	r0, #8
	if(newFreq > FREQ_928000KHZ || newFreq < FREQ_920000KHZ)
    5d0c:	4293      	cmp	r3, r2
    5d0e:	d900      	bls.n	5d12 <ValidateFreqJP+0x1e>
		result = LORAWAN_INVALID_PARAMETER;
    5d10:	3002      	adds	r0, #2
}
    5d12:	b003      	add	sp, #12
    5d14:	bd00      	pop	{pc}
    5d16:	46c0      	nop			; (mov r8, r8)
    5d18:	000149c9 	.word	0x000149c9
    5d1c:	c929ea00 	.word	0xc929ea00
    5d20:	007a1200 	.word	0x007a1200

00005d24 <ValidateFreqKR>:
{
    5d24:	b500      	push	{lr}
    5d26:	b083      	sub	sp, #12
	memcpy(&freqNew,attrInput,sizeof(uint32_t));
    5d28:	2204      	movs	r2, #4
    5d2a:	a801      	add	r0, sp, #4
    5d2c:	4b0a      	ldr	r3, [pc, #40]	; (5d58 <ValidateFreqKR+0x34>)
    5d2e:	4798      	blx	r3
		if(freq == freqNew)
    5d30:	9a01      	ldr	r2, [sp, #4]
    5d32:	4b0a      	ldr	r3, [pc, #40]	; (5d5c <ValidateFreqKR+0x38>)
    5d34:	429a      	cmp	r2, r3
    5d36:	d00b      	beq.n	5d50 <ValidateFreqKR+0x2c>
    5d38:	4b09      	ldr	r3, [pc, #36]	; (5d60 <ValidateFreqKR+0x3c>)
	for(freq = FREQ_920900KHZ; freq < FREQ_923300KHZ; freq += freqwidth)
    5d3a:	490a      	ldr	r1, [pc, #40]	; (5d64 <ValidateFreqKR+0x40>)
		if(freq == freqNew)
    5d3c:	429a      	cmp	r2, r3
    5d3e:	d009      	beq.n	5d54 <ValidateFreqKR+0x30>
	for(freq = FREQ_920900KHZ; freq < FREQ_923300KHZ; freq += freqwidth)
    5d40:	4809      	ldr	r0, [pc, #36]	; (5d68 <ValidateFreqKR+0x44>)
    5d42:	4684      	mov	ip, r0
    5d44:	4463      	add	r3, ip
    5d46:	428b      	cmp	r3, r1
    5d48:	d1f8      	bne.n	5d3c <ValidateFreqKR+0x18>
    StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    5d4a:	200a      	movs	r0, #10
}
    5d4c:	b003      	add	sp, #12
    5d4e:	bd00      	pop	{pc}
			result = LORAWAN_SUCCESS;
    5d50:	2008      	movs	r0, #8
    5d52:	e7fb      	b.n	5d4c <ValidateFreqKR+0x28>
    5d54:	2008      	movs	r0, #8
    5d56:	e7f9      	b.n	5d4c <ValidateFreqKR+0x28>
    5d58:	000149c9 	.word	0x000149c9
    5d5c:	36e3d1a0 	.word	0x36e3d1a0
    5d60:	36e6dee0 	.word	0x36e6dee0
    5d64:	370870a0 	.word	0x370870a0
    5d68:	00030d40 	.word	0x00030d40

00005d6c <setNewChannelsT1>:
{
    5d6c:	b5f0      	push	{r4, r5, r6, r7, lr}
    5d6e:	b083      	sub	sp, #12
	memcpy(&updateNewCh,attrInput,sizeof(UpdateNewCh_t));
    5d70:	ac01      	add	r4, sp, #4
    5d72:	2204      	movs	r2, #4
    5d74:	0020      	movs	r0, r4
    5d76:	4b1f      	ldr	r3, [pc, #124]	; (5df4 <setNewChannelsT1+0x88>)
    5d78:	4798      	blx	r3
	chMask = updateNewCh.channelMask;
    5d7a:	8827      	ldrh	r7, [r4, #0]
	chMaskCtrl = updateNewCh.channelMaskCntl;
    5d7c:	78a6      	ldrb	r6, [r4, #2]
    5d7e:	466b      	mov	r3, sp
    5d80:	1cd9      	adds	r1, r3, #3
    5d82:	700e      	strb	r6, [r1, #0]
	if(ValidateChannelMaskCntl(CHANNEL_MASK_CNTL, &chMaskCtrl) == LORAWAN_SUCCESS)
    5d84:	201b      	movs	r0, #27
    5d86:	4b1c      	ldr	r3, [pc, #112]	; (5df8 <setNewChannelsT1+0x8c>)
    5d88:	4798      	blx	r3
    5d8a:	0005      	movs	r5, r0
    5d8c:	2808      	cmp	r0, #8
    5d8e:	d003      	beq.n	5d98 <setNewChannelsT1+0x2c>
		retVal = LORAWAN_INVALID_PARAMETER;
    5d90:	250a      	movs	r5, #10
}
    5d92:	0028      	movs	r0, r5
    5d94:	b003      	add	sp, #12
    5d96:	bdf0      	pop	{r4, r5, r6, r7, pc}
		switch(chMaskCtrl)
    5d98:	2e06      	cmp	r6, #6
    5d9a:	d01c      	beq.n	5dd6 <setNewChannelsT1+0x6a>
    5d9c:	d80a      	bhi.n	5db4 <setNewChannelsT1+0x48>
    5d9e:	2e04      	cmp	r6, #4
    5da0:	d8f7      	bhi.n	5d92 <setNewChannelsT1+0x26>
		channel = chMaskCtrl << SHIFT4;
    5da2:	0136      	lsls	r6, r6, #4
    5da4:	b2f0      	uxtb	r0, r6
				EnableChannels2(channel, channel + 15, chMask);
    5da6:	0001      	movs	r1, r0
    5da8:	310f      	adds	r1, #15
    5daa:	b2c9      	uxtb	r1, r1
    5dac:	003a      	movs	r2, r7
    5dae:	4b13      	ldr	r3, [pc, #76]	; (5dfc <setNewChannelsT1+0x90>)
    5db0:	4798      	blx	r3
				break;
    5db2:	e7ee      	b.n	5d92 <setNewChannelsT1+0x26>
		switch(chMaskCtrl)
    5db4:	2400      	movs	r4, #0
    5db6:	2e07      	cmp	r6, #7
    5db8:	d1eb      	bne.n	5d92 <setNewChannelsT1+0x26>
					UpdateChannelIdStatus(i, DISABLED);
    5dba:	4e11      	ldr	r6, [pc, #68]	; (5e00 <setNewChannelsT1+0x94>)
    5dbc:	2100      	movs	r1, #0
    5dbe:	0020      	movs	r0, r4
    5dc0:	47b0      	blx	r6
				for(i = 0; i< 63; i++)
    5dc2:	3401      	adds	r4, #1
    5dc4:	b2e4      	uxtb	r4, r4
    5dc6:	2c3f      	cmp	r4, #63	; 0x3f
    5dc8:	d1f8      	bne.n	5dbc <setNewChannelsT1+0x50>
				EnableChannels2(64, 71, chMask);
    5dca:	003a      	movs	r2, r7
    5dcc:	2147      	movs	r1, #71	; 0x47
    5dce:	2040      	movs	r0, #64	; 0x40
    5dd0:	4b0a      	ldr	r3, [pc, #40]	; (5dfc <setNewChannelsT1+0x90>)
    5dd2:	4798      	blx	r3
				break;
    5dd4:	e7dd      	b.n	5d92 <setNewChannelsT1+0x26>
		switch(chMaskCtrl)
    5dd6:	2400      	movs	r4, #0
					UpdateChannelIdStatus(i, ENABLED);
    5dd8:	4e09      	ldr	r6, [pc, #36]	; (5e00 <setNewChannelsT1+0x94>)
    5dda:	2101      	movs	r1, #1
    5ddc:	0020      	movs	r0, r4
    5dde:	47b0      	blx	r6
				for(i = 0; i < 63; i++)
    5de0:	3401      	adds	r4, #1
    5de2:	b2e4      	uxtb	r4, r4
    5de4:	2c3f      	cmp	r4, #63	; 0x3f
    5de6:	d1f8      	bne.n	5dda <setNewChannelsT1+0x6e>
				EnableChannels2(64, 71, chMask);
    5de8:	003a      	movs	r2, r7
    5dea:	2147      	movs	r1, #71	; 0x47
    5dec:	2040      	movs	r0, #64	; 0x40
    5dee:	4b03      	ldr	r3, [pc, #12]	; (5dfc <setNewChannelsT1+0x90>)
    5df0:	4798      	blx	r3
			    break;
    5df2:	e7ce      	b.n	5d92 <setNewChannelsT1+0x26>
    5df4:	000149c9 	.word	0x000149c9
    5df8:	00004cad 	.word	0x00004cad
    5dfc:	000052c5 	.word	0x000052c5
    5e00:	00005265 	.word	0x00005265

00005e04 <setDlFrequency>:
{
    5e04:	b530      	push	{r4, r5, lr}
    5e06:	b085      	sub	sp, #20
	memcpy(&updateDlFreq,attrInput,sizeof(ValUpdateFreqTx_t));
    5e08:	ac02      	add	r4, sp, #8
    5e0a:	2208      	movs	r2, #8
    5e0c:	0020      	movs	r0, r4
    5e0e:	4b20      	ldr	r3, [pc, #128]	; (5e90 <setDlFrequency+0x8c>)
    5e10:	4798      	blx	r3
	Chid.channelIndex = updateDlFreq.channelIndex;
    5e12:	ab01      	add	r3, sp, #4
    5e14:	7922      	ldrb	r2, [r4, #4]
    5e16:	701a      	strb	r2, [r3, #0]
		Chid.allowedForDefaultChannels = ALL_CHANNELS;
    5e18:	2201      	movs	r2, #1
    5e1a:	705a      	strb	r2, [r3, #1]
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY, &updateDlFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &Chid) != LORAWAN_SUCCESS)
    5e1c:	4b1d      	ldr	r3, [pc, #116]	; (5e94 <setDlFrequency+0x90>)
    5e1e:	685b      	ldr	r3, [r3, #4]
    5e20:	0021      	movs	r1, r4
    5e22:	2001      	movs	r0, #1
    5e24:	4798      	blx	r3
		result = LORAWAN_INVALID_PARAMETER;
    5e26:	240a      	movs	r4, #10
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY, &updateDlFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &Chid) != LORAWAN_SUCCESS)
    5e28:	2808      	cmp	r0, #8
    5e2a:	d002      	beq.n	5e32 <setDlFrequency+0x2e>
}
    5e2c:	0020      	movs	r0, r4
    5e2e:	b005      	add	sp, #20
    5e30:	bd30      	pop	{r4, r5, pc}
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY, &updateDlFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &Chid) != LORAWAN_SUCCESS)
    5e32:	a901      	add	r1, sp, #4
    5e34:	300d      	adds	r0, #13
    5e36:	4b18      	ldr	r3, [pc, #96]	; (5e98 <setDlFrequency+0x94>)
    5e38:	4798      	blx	r3
    5e3a:	0004      	movs	r4, r0
    5e3c:	2808      	cmp	r0, #8
    5e3e:	d001      	beq.n	5e44 <setDlFrequency+0x40>
		result = LORAWAN_INVALID_PARAMETER;
    5e40:	240a      	movs	r4, #10
    5e42:	e7f3      	b.n	5e2c <setDlFrequency+0x28>
		RegParams.pOtherChParams[updateDlFreq.channelIndex].rx1Frequency = updateDlFreq.frequencyNew;
    5e44:	4a15      	ldr	r2, [pc, #84]	; (5e9c <setDlFrequency+0x98>)
    5e46:	7a13      	ldrb	r3, [r2, #8]
    5e48:	7a50      	ldrb	r0, [r2, #9]
    5e4a:	0200      	lsls	r0, r0, #8
    5e4c:	4303      	orrs	r3, r0
    5e4e:	7a90      	ldrb	r0, [r2, #10]
    5e50:	0400      	lsls	r0, r0, #16
    5e52:	4318      	orrs	r0, r3
    5e54:	7ad3      	ldrb	r3, [r2, #11]
    5e56:	061b      	lsls	r3, r3, #24
    5e58:	4318      	orrs	r0, r3
    5e5a:	a902      	add	r1, sp, #8
    5e5c:	790d      	ldrb	r5, [r1, #4]
    5e5e:	006b      	lsls	r3, r5, #1
    5e60:	195b      	adds	r3, r3, r5
    5e62:	009b      	lsls	r3, r3, #2
    5e64:	181b      	adds	r3, r3, r0
    5e66:	7808      	ldrb	r0, [r1, #0]
    5e68:	7118      	strb	r0, [r3, #4]
    5e6a:	7848      	ldrb	r0, [r1, #1]
    5e6c:	7158      	strb	r0, [r3, #5]
    5e6e:	7888      	ldrb	r0, [r1, #2]
    5e70:	7198      	strb	r0, [r3, #6]
    5e72:	78c9      	ldrb	r1, [r1, #3]
    5e74:	71d9      	strb	r1, [r3, #7]
		PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    5e76:	23fa      	movs	r3, #250	; 0xfa
    5e78:	33ff      	adds	r3, #255	; 0xff
    5e7a:	5cd3      	ldrb	r3, [r2, r3]
    5e7c:	21fd      	movs	r1, #253	; 0xfd
    5e7e:	0049      	lsls	r1, r1, #1
    5e80:	5c50      	ldrb	r0, [r2, r1]
    5e82:	0200      	lsls	r0, r0, #8
    5e84:	4318      	orrs	r0, r3
    5e86:	b2c1      	uxtb	r1, r0
    5e88:	0a00      	lsrs	r0, r0, #8
    5e8a:	4b05      	ldr	r3, [pc, #20]	; (5ea0 <setDlFrequency+0x9c>)
    5e8c:	4798      	blx	r3
    5e8e:	e7cd      	b.n	5e2c <setDlFrequency+0x28>
    5e90:	000149c9 	.word	0x000149c9
    5e94:	20000d78 	.word	0x20000d78
    5e98:	00004bc5 	.word	0x00004bc5
    5e9c:	200013e0 	.word	0x200013e0
    5ea0:	0000845d 	.word	0x0000845d

00005ea4 <setNewChannel>:
{
    5ea4:	b5f0      	push	{r4, r5, r6, r7, lr}
    5ea6:	46d6      	mov	lr, sl
    5ea8:	464f      	mov	r7, r9
    5eaa:	4646      	mov	r6, r8
    5eac:	b5c0      	push	{r6, r7, lr}
    5eae:	b082      	sub	sp, #8
	if(((ISM_ASBAND) & (1 << RegParams.band)) != 0 || ((ISM_JPN923) == RegParams.band))
    5eb0:	2326      	movs	r3, #38	; 0x26
    5eb2:	4a31      	ldr	r2, [pc, #196]	; (5f78 <setNewChannel+0xd4>)
    5eb4:	5cd2      	ldrb	r2, [r2, r3]
    5eb6:	4b31      	ldr	r3, [pc, #196]	; (5f7c <setNewChannel+0xd8>)
    5eb8:	4113      	asrs	r3, r2
    5eba:	07db      	lsls	r3, r3, #31
    5ebc:	d407      	bmi.n	5ece <setNewChannel+0x2a>
    5ebe:	2a05      	cmp	r2, #5
    5ec0:	d01f      	beq.n	5f02 <setNewChannel+0x5e>
	else if( ISM_KR920 == RegParams.band)
    5ec2:	2a04      	cmp	r2, #4
    5ec4:	d01f      	beq.n	5f06 <setNewChannel+0x62>
	else if( ISM_IND865 == RegParams.band)
    5ec6:	2a0f      	cmp	r2, #15
    5ec8:	d01f      	beq.n	5f0a <setNewChannel+0x66>
		pUpdateChidStatus = UpdateChannelIdStatusT2;
    5eca:	4f2d      	ldr	r7, [pc, #180]	; (5f80 <setNewChannel+0xdc>)
    5ecc:	e000      	b.n	5ed0 <setNewChannel+0x2c>
		pUpdateChidStatus = UpdateChannelIdStatusT3;
    5ece:	4f2d      	ldr	r7, [pc, #180]	; (5f84 <setNewChannel+0xe0>)
	memcpy(&newCh, attrInput,sizeof(UpdateNewCh_t));
    5ed0:	ac01      	add	r4, sp, #4
    5ed2:	2204      	movs	r2, #4
    5ed4:	0020      	movs	r0, r4
    5ed6:	4b2c      	ldr	r3, [pc, #176]	; (5f88 <setNewChannel+0xe4>)
    5ed8:	4798      	blx	r3
	chMask = newCh.channelMask;
    5eda:	8825      	ldrh	r5, [r4, #0]
		result = LORAWAN_INVALID_PARAMETER;
    5edc:	260a      	movs	r6, #10
	if(/*ValidateChannelMaskT2(&chMask) != LORAWAN_SUCCESS*/ chMask == 0 || ValidateChannelMaskCntlT2(CHANNEL_MASK_CNTL, &newCh.channelMaskCntl) != LORAWAN_SUCCESS)
    5ede:	2d00      	cmp	r5, #0
    5ee0:	d008      	beq.n	5ef4 <setNewChannel+0x50>
    5ee2:	466b      	mov	r3, sp
    5ee4:	1d99      	adds	r1, r3, #6
    5ee6:	201b      	movs	r0, #27
    5ee8:	4b28      	ldr	r3, [pc, #160]	; (5f8c <setNewChannel+0xe8>)
    5eea:	4798      	blx	r3
    5eec:	0006      	movs	r6, r0
    5eee:	2808      	cmp	r0, #8
    5ef0:	d00d      	beq.n	5f0e <setNewChannel+0x6a>
		result = LORAWAN_INVALID_PARAMETER;
    5ef2:	260a      	movs	r6, #10
}
    5ef4:	0030      	movs	r0, r6
    5ef6:	b002      	add	sp, #8
    5ef8:	bc1c      	pop	{r2, r3, r4}
    5efa:	4690      	mov	r8, r2
    5efc:	4699      	mov	r9, r3
    5efe:	46a2      	mov	sl, r4
    5f00:	bdf0      	pop	{r4, r5, r6, r7, pc}
		pUpdateChidStatus = UpdateChannelIdStatusT3;
    5f02:	4f20      	ldr	r7, [pc, #128]	; (5f84 <setNewChannel+0xe0>)
    5f04:	e7e4      	b.n	5ed0 <setNewChannel+0x2c>
		pUpdateChidStatus = UpdateChannelIdStatusT4;
    5f06:	4f22      	ldr	r7, [pc, #136]	; (5f90 <setNewChannel+0xec>)
    5f08:	e7e2      	b.n	5ed0 <setNewChannel+0x2c>
		pUpdateChidStatus = UpdateChannelIdStatus;
    5f0a:	4f22      	ldr	r7, [pc, #136]	; (5f94 <setNewChannel+0xf0>)
    5f0c:	e7e0      	b.n	5ed0 <setNewChannel+0x2c>
		if(newCh.channelMaskCntl == 6)
    5f0e:	ab01      	add	r3, sp, #4
    5f10:	789c      	ldrb	r4, [r3, #2]
    5f12:	2c06      	cmp	r4, #6
    5f14:	d00c      	beq.n	5f30 <setNewChannel+0x8c>
		else if(newCh.channelMaskCntl == 0)
    5f16:	2c00      	cmp	r4, #0
    5f18:	d1ec      	bne.n	5ef4 <setNewChannel+0x50>
			for(i = 0; i < RegParams.maxChannels; i++)
    5f1a:	2322      	movs	r3, #34	; 0x22
    5f1c:	4a16      	ldr	r2, [pc, #88]	; (5f78 <setNewChannel+0xd4>)
    5f1e:	56d3      	ldrsb	r3, [r2, r3]
    5f20:	2b00      	cmp	r3, #0
    5f22:	dde7      	ble.n	5ef4 <setNewChannel+0x50>
				if((chMask & BIT0) == BIT0)
    5f24:	2301      	movs	r3, #1
    5f26:	4698      	mov	r8, r3
			for(i = 0; i < RegParams.maxChannels; i++)
    5f28:	4692      	mov	sl, r2
    5f2a:	2322      	movs	r3, #34	; 0x22
    5f2c:	4699      	mov	r9, r3
    5f2e:	e01c      	b.n	5f6a <setNewChannel+0xc6>
			for(i = 0; i < RegParams.maxChannels; i++)
    5f30:	2322      	movs	r3, #34	; 0x22
    5f32:	4a11      	ldr	r2, [pc, #68]	; (5f78 <setNewChannel+0xd4>)
    5f34:	56d3      	ldrsb	r3, [r2, r3]
    5f36:	2b00      	cmp	r3, #0
    5f38:	dddc      	ble.n	5ef4 <setNewChannel+0x50>
    5f3a:	2400      	movs	r4, #0
    5f3c:	4690      	mov	r8, r2
    5f3e:	2522      	movs	r5, #34	; 0x22
				pUpdateChidStatus(i,ENABLED);
    5f40:	2101      	movs	r1, #1
    5f42:	0020      	movs	r0, r4
    5f44:	47b8      	blx	r7
			for(i = 0; i < RegParams.maxChannels; i++)
    5f46:	3401      	adds	r4, #1
    5f48:	b2e4      	uxtb	r4, r4
    5f4a:	4643      	mov	r3, r8
    5f4c:	575b      	ldrsb	r3, [r3, r5]
    5f4e:	429c      	cmp	r4, r3
    5f50:	dbf6      	blt.n	5f40 <setNewChannel+0x9c>
    5f52:	e7cf      	b.n	5ef4 <setNewChannel+0x50>
					pUpdateChidStatus(i,DISABLED);
    5f54:	2100      	movs	r1, #0
    5f56:	0020      	movs	r0, r4
    5f58:	47b8      	blx	r7
				chMask = chMask >> SHIFT1;
    5f5a:	086d      	lsrs	r5, r5, #1
			for(i = 0; i < RegParams.maxChannels; i++)
    5f5c:	3401      	adds	r4, #1
    5f5e:	b2e4      	uxtb	r4, r4
    5f60:	4653      	mov	r3, sl
    5f62:	464a      	mov	r2, r9
    5f64:	569b      	ldrsb	r3, [r3, r2]
    5f66:	429c      	cmp	r4, r3
    5f68:	dac4      	bge.n	5ef4 <setNewChannel+0x50>
				if((chMask & BIT0) == BIT0)
    5f6a:	4643      	mov	r3, r8
    5f6c:	422b      	tst	r3, r5
    5f6e:	d0f1      	beq.n	5f54 <setNewChannel+0xb0>
					pUpdateChidStatus(i, ENABLED);
    5f70:	4641      	mov	r1, r8
    5f72:	0020      	movs	r0, r4
    5f74:	47b8      	blx	r7
    5f76:	e7f0      	b.n	5f5a <setNewChannel+0xb6>
    5f78:	200013e0 	.word	0x200013e0
    5f7c:	00007fc0 	.word	0x00007fc0
    5f80:	00005309 	.word	0x00005309
    5f84:	00005515 	.word	0x00005515
    5f88:	000149c9 	.word	0x000149c9
    5f8c:	00004d31 	.word	0x00004d31
    5f90:	0000546d 	.word	0x0000546d
    5f94:	00005265 	.word	0x00005265

00005f98 <setFrequency>:
{
    5f98:	b570      	push	{r4, r5, r6, lr}
    5f9a:	b084      	sub	sp, #16
	memcpy(&updateTxFreq,attrInput,sizeof(ValUpdateFreqTx_t));
    5f9c:	ac02      	add	r4, sp, #8
    5f9e:	2208      	movs	r2, #8
    5fa0:	0020      	movs	r0, r4
    5fa2:	4b3f      	ldr	r3, [pc, #252]	; (60a0 <setFrequency+0x108>)
    5fa4:	4798      	blx	r3
	valChid.channelIndex = updateTxFreq.channelIndex;
    5fa6:	ab01      	add	r3, sp, #4
    5fa8:	7922      	ldrb	r2, [r4, #4]
    5faa:	701a      	strb	r2, [r3, #0]
	valChid.allowedForDefaultChannels = WITHOUT_DEFAULT_CHANNELS;
    5fac:	2200      	movs	r2, #0
    5fae:	705a      	strb	r2, [r3, #1]
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY,&updateTxFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &valChid) != LORAWAN_SUCCESS)
    5fb0:	4b3c      	ldr	r3, [pc, #240]	; (60a4 <setFrequency+0x10c>)
    5fb2:	685b      	ldr	r3, [r3, #4]
    5fb4:	0021      	movs	r1, r4
    5fb6:	2001      	movs	r0, #1
    5fb8:	4798      	blx	r3
		result = LORAWAN_INVALID_PARAMETER;
    5fba:	240a      	movs	r4, #10
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY,&updateTxFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &valChid) != LORAWAN_SUCCESS)
    5fbc:	2808      	cmp	r0, #8
    5fbe:	d002      	beq.n	5fc6 <setFrequency+0x2e>
}
    5fc0:	0020      	movs	r0, r4
    5fc2:	b004      	add	sp, #16
    5fc4:	bd70      	pop	{r4, r5, r6, pc}
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY,&updateTxFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &valChid) != LORAWAN_SUCCESS)
    5fc6:	a901      	add	r1, sp, #4
    5fc8:	300d      	adds	r0, #13
    5fca:	4b37      	ldr	r3, [pc, #220]	; (60a8 <setFrequency+0x110>)
    5fcc:	4798      	blx	r3
    5fce:	0004      	movs	r4, r0
    5fd0:	2808      	cmp	r0, #8
    5fd2:	d001      	beq.n	5fd8 <setFrequency+0x40>
		result = LORAWAN_INVALID_PARAMETER;
    5fd4:	240a      	movs	r4, #10
    5fd6:	e7f3      	b.n	5fc0 <setFrequency+0x28>
		uint8_t chIndx = updateTxFreq.channelIndex;
    5fd8:	ab02      	add	r3, sp, #8
    5fda:	791d      	ldrb	r5, [r3, #4]
		if(((1 << RegParams.band) & (ISM_EUBAND)) != 0)
    5fdc:	2326      	movs	r3, #38	; 0x26
    5fde:	4a33      	ldr	r2, [pc, #204]	; (60ac <setFrequency+0x114>)
    5fe0:	5cd2      	ldrb	r2, [r2, r3]
    5fe2:	3b23      	subs	r3, #35	; 0x23
    5fe4:	4113      	asrs	r3, r2
    5fe6:	07db      	lsls	r3, r3, #31
    5fe8:	d446      	bmi.n	6078 <setFrequency+0xe0>
		RegParams.pOtherChParams[chIndx].ulfrequency = updateTxFreq.frequencyNew;
    5fea:	006a      	lsls	r2, r5, #1
    5fec:	1952      	adds	r2, r2, r5
    5fee:	0090      	lsls	r0, r2, #2
    5ff0:	a902      	add	r1, sp, #8
    5ff2:	9d02      	ldr	r5, [sp, #8]
    5ff4:	4b2d      	ldr	r3, [pc, #180]	; (60ac <setFrequency+0x114>)
    5ff6:	7a1a      	ldrb	r2, [r3, #8]
    5ff8:	7a5e      	ldrb	r6, [r3, #9]
    5ffa:	0236      	lsls	r6, r6, #8
    5ffc:	4316      	orrs	r6, r2
    5ffe:	7a9a      	ldrb	r2, [r3, #10]
    6000:	0412      	lsls	r2, r2, #16
    6002:	4316      	orrs	r6, r2
    6004:	7ada      	ldrb	r2, [r3, #11]
    6006:	0612      	lsls	r2, r2, #24
    6008:	4332      	orrs	r2, r6
    600a:	5415      	strb	r5, [r2, r0]
    600c:	0a2e      	lsrs	r6, r5, #8
    600e:	1812      	adds	r2, r2, r0
    6010:	7056      	strb	r6, [r2, #1]
    6012:	0c2e      	lsrs	r6, r5, #16
    6014:	7096      	strb	r6, [r2, #2]
    6016:	0e2d      	lsrs	r5, r5, #24
    6018:	70d5      	strb	r5, [r2, #3]
		RegParams.pOtherChParams[chIndx].rx1Frequency = updateTxFreq.frequencyNew;
    601a:	7a1a      	ldrb	r2, [r3, #8]
    601c:	7a5d      	ldrb	r5, [r3, #9]
    601e:	022d      	lsls	r5, r5, #8
    6020:	4315      	orrs	r5, r2
    6022:	7a9a      	ldrb	r2, [r3, #10]
    6024:	0412      	lsls	r2, r2, #16
    6026:	4315      	orrs	r5, r2
    6028:	7ada      	ldrb	r2, [r3, #11]
    602a:	0612      	lsls	r2, r2, #24
    602c:	432a      	orrs	r2, r5
    602e:	1812      	adds	r2, r2, r0
    6030:	780d      	ldrb	r5, [r1, #0]
    6032:	7115      	strb	r5, [r2, #4]
    6034:	784d      	ldrb	r5, [r1, #1]
    6036:	7155      	strb	r5, [r2, #5]
    6038:	788d      	ldrb	r5, [r1, #2]
    603a:	7195      	strb	r5, [r2, #6]
    603c:	78c9      	ldrb	r1, [r1, #3]
    603e:	71d1      	strb	r1, [r2, #7]
		RegParams.pOtherChParams[chIndx].parametersDefined |= FREQUENCY_DEFINED;
    6040:	7a1a      	ldrb	r2, [r3, #8]
    6042:	7a59      	ldrb	r1, [r3, #9]
    6044:	0209      	lsls	r1, r1, #8
    6046:	4311      	orrs	r1, r2
    6048:	7a9a      	ldrb	r2, [r3, #10]
    604a:	0412      	lsls	r2, r2, #16
    604c:	4311      	orrs	r1, r2
    604e:	7ada      	ldrb	r2, [r3, #11]
    6050:	0612      	lsls	r2, r2, #24
    6052:	430a      	orrs	r2, r1
    6054:	1812      	adds	r2, r2, r0
    6056:	7ad1      	ldrb	r1, [r2, #11]
    6058:	2001      	movs	r0, #1
    605a:	4301      	orrs	r1, r0
    605c:	72d1      	strb	r1, [r2, #11]
		PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    605e:	22fa      	movs	r2, #250	; 0xfa
    6060:	32ff      	adds	r2, #255	; 0xff
    6062:	5c9a      	ldrb	r2, [r3, r2]
    6064:	21fd      	movs	r1, #253	; 0xfd
    6066:	0049      	lsls	r1, r1, #1
    6068:	5c58      	ldrb	r0, [r3, r1]
    606a:	0200      	lsls	r0, r0, #8
    606c:	4310      	orrs	r0, r2
    606e:	b2c1      	uxtb	r1, r0
    6070:	0a00      	lsrs	r0, r0, #8
    6072:	4b0f      	ldr	r3, [pc, #60]	; (60b0 <setFrequency+0x118>)
    6074:	4798      	blx	r3
    6076:	e7a3      	b.n	5fc0 <setFrequency+0x28>
		    RegParams.pOtherChParams[chIndx].subBandId = getSubBandId(updateTxFreq.frequencyNew);
    6078:	4a0c      	ldr	r2, [pc, #48]	; (60ac <setFrequency+0x114>)
    607a:	7a16      	ldrb	r6, [r2, #8]
    607c:	7a53      	ldrb	r3, [r2, #9]
    607e:	021b      	lsls	r3, r3, #8
    6080:	4333      	orrs	r3, r6
    6082:	7a96      	ldrb	r6, [r2, #10]
    6084:	0436      	lsls	r6, r6, #16
    6086:	4333      	orrs	r3, r6
    6088:	7ad6      	ldrb	r6, [r2, #11]
    608a:	0636      	lsls	r6, r6, #24
    608c:	431e      	orrs	r6, r3
    608e:	006b      	lsls	r3, r5, #1
    6090:	195b      	adds	r3, r3, r5
    6092:	009b      	lsls	r3, r3, #2
    6094:	18f6      	adds	r6, r6, r3
    6096:	9802      	ldr	r0, [sp, #8]
    6098:	4b06      	ldr	r3, [pc, #24]	; (60b4 <setFrequency+0x11c>)
    609a:	4798      	blx	r3
    609c:	7230      	strb	r0, [r6, #8]
    609e:	e7a4      	b.n	5fea <setFrequency+0x52>
    60a0:	000149c9 	.word	0x000149c9
    60a4:	20000d78 	.word	0x20000d78
    60a8:	00004bc5 	.word	0x00004bc5
    60ac:	200013e0 	.word	0x200013e0
    60b0:	0000845d 	.word	0x0000845d
    60b4:	00004e55 	.word	0x00004e55

000060b8 <setDutyCycle>:
{
    60b8:	b570      	push	{r4, r5, r6, lr}
    60ba:	b082      	sub	sp, #8
    memcpy(&updateDCycle,attrInput,sizeof(UpdateDutyCycle_t));
    60bc:	ac01      	add	r4, sp, #4
    60be:	2204      	movs	r2, #4
    60c0:	0020      	movs	r0, r4
    60c2:	4b2d      	ldr	r3, [pc, #180]	; (6178 <setDutyCycle+0xc0>)
    60c4:	4798      	blx	r3
	val_chid.channelIndex = updateDCycle.channelIndex;
    60c6:	78a5      	ldrb	r5, [r4, #2]
    60c8:	466b      	mov	r3, sp
    60ca:	701d      	strb	r5, [r3, #0]
	val_chid.allowedForDefaultChannels = ALL_CHANNELS;
    60cc:	2301      	movs	r3, #1
    60ce:	466a      	mov	r2, sp
    60d0:	7053      	strb	r3, [r2, #1]
	if(ValidateChannelIdT2(CHANNEL_ID, &val_chid) == LORAWAN_SUCCESS)
    60d2:	4669      	mov	r1, sp
    60d4:	2015      	movs	r0, #21
    60d6:	4b29      	ldr	r3, [pc, #164]	; (617c <setDutyCycle+0xc4>)
    60d8:	4798      	blx	r3
    60da:	0004      	movs	r4, r0
    60dc:	2808      	cmp	r0, #8
    60de:	d003      	beq.n	60e8 <setDutyCycle+0x30>
		result = LORAWAN_INVALID_PARAMETER;
    60e0:	240a      	movs	r4, #10
}
    60e2:	0020      	movs	r0, r4
    60e4:	b002      	add	sp, #8
    60e6:	bd70      	pop	{r4, r5, r6, pc}
		bandId = RegParams.pOtherChParams[updateDCycle.channelIndex].subBandId;
    60e8:	0069      	lsls	r1, r5, #1
    60ea:	1949      	adds	r1, r1, r5
    60ec:	0089      	lsls	r1, r1, #2
    60ee:	4b24      	ldr	r3, [pc, #144]	; (6180 <setDutyCycle+0xc8>)
    60f0:	7a1a      	ldrb	r2, [r3, #8]
    60f2:	7a58      	ldrb	r0, [r3, #9]
    60f4:	0200      	lsls	r0, r0, #8
    60f6:	4310      	orrs	r0, r2
    60f8:	7a9a      	ldrb	r2, [r3, #10]
    60fa:	0412      	lsls	r2, r2, #16
    60fc:	4310      	orrs	r0, r2
    60fe:	7ada      	ldrb	r2, [r3, #11]
    6100:	0612      	lsls	r2, r2, #24
    6102:	4302      	orrs	r2, r0
    6104:	1852      	adds	r2, r2, r1
    6106:	7a15      	ldrb	r5, [r2, #8]
		RegParams.cmnParams.paramsType2.subBandDutyCycle[bandId] = updateDCycle.dutyCycleNew;
    6108:	0028      	movs	r0, r5
    610a:	30c8      	adds	r0, #200	; 0xc8
    610c:	0040      	lsls	r0, r0, #1
    610e:	aa01      	add	r2, sp, #4
    6110:	1818      	adds	r0, r3, r0
    6112:	7816      	ldrb	r6, [r2, #0]
    6114:	7186      	strb	r6, [r0, #6]
    6116:	7852      	ldrb	r2, [r2, #1]
    6118:	71c2      	strb	r2, [r0, #7]
		RegParams.pSubBandParams[bandId].subBandTimeout = 0;
    611a:	7b18      	ldrb	r0, [r3, #12]
    611c:	7b5a      	ldrb	r2, [r3, #13]
    611e:	0212      	lsls	r2, r2, #8
    6120:	4302      	orrs	r2, r0
    6122:	7b98      	ldrb	r0, [r3, #14]
    6124:	0400      	lsls	r0, r0, #16
    6126:	4302      	orrs	r2, r0
    6128:	7bd8      	ldrb	r0, [r3, #15]
    612a:	0600      	lsls	r0, r0, #24
    612c:	4310      	orrs	r0, r2
    612e:	006a      	lsls	r2, r5, #1
    6130:	1952      	adds	r2, r2, r5
    6132:	0092      	lsls	r2, r2, #2
    6134:	1812      	adds	r2, r2, r0
    6136:	2000      	movs	r0, #0
    6138:	7210      	strb	r0, [r2, #8]
    613a:	7250      	strb	r0, [r2, #9]
    613c:	7290      	strb	r0, [r2, #10]
    613e:	72d0      	strb	r0, [r2, #11]
		RegParams.pOtherChParams[updateDCycle.channelIndex].parametersDefined |= DUTY_CYCLE_DEFINED;
    6140:	7a1d      	ldrb	r5, [r3, #8]
    6142:	7a5a      	ldrb	r2, [r3, #9]
    6144:	0212      	lsls	r2, r2, #8
    6146:	432a      	orrs	r2, r5
    6148:	7a9d      	ldrb	r5, [r3, #10]
    614a:	042d      	lsls	r5, r5, #16
    614c:	432a      	orrs	r2, r5
    614e:	7add      	ldrb	r5, [r3, #11]
    6150:	062d      	lsls	r5, r5, #24
    6152:	4315      	orrs	r5, r2
    6154:	186d      	adds	r5, r5, r1
    6156:	7aea      	ldrb	r2, [r5, #11]
    6158:	2104      	movs	r1, #4
    615a:	430a      	orrs	r2, r1
    615c:	72ea      	strb	r2, [r5, #11]
		PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    615e:	22fa      	movs	r2, #250	; 0xfa
    6160:	32ff      	adds	r2, #255	; 0xff
    6162:	5c9a      	ldrb	r2, [r3, r2]
    6164:	21fd      	movs	r1, #253	; 0xfd
    6166:	0049      	lsls	r1, r1, #1
    6168:	5c58      	ldrb	r0, [r3, r1]
    616a:	0200      	lsls	r0, r0, #8
    616c:	4310      	orrs	r0, r2
    616e:	b2c1      	uxtb	r1, r0
    6170:	0a00      	lsrs	r0, r0, #8
    6172:	4b04      	ldr	r3, [pc, #16]	; (6184 <setDutyCycle+0xcc>)
    6174:	4798      	blx	r3
    6176:	e7b4      	b.n	60e2 <setDutyCycle+0x2a>
    6178:	000149c9 	.word	0x000149c9
    617c:	00004bc5 	.word	0x00004bc5
    6180:	200013e0 	.word	0x200013e0
    6184:	0000845d 	.word	0x0000845d

00006188 <LORAREG_GetAttr_DutyCycleTimer>:
{
    6188:	b5f0      	push	{r4, r5, r6, r7, lr}
    618a:	46d6      	mov	lr, sl
    618c:	464f      	mov	r7, r9
    618e:	4646      	mov	r6, r8
    6190:	b5c0      	push	{r6, r7, lr}
    6192:	b084      	sub	sp, #16
    6194:	9200      	str	r2, [sp, #0]
    currentDataRate = *(uint8_t *)attrInput;
    6196:	780b      	ldrb	r3, [r1, #0]
    6198:	469c      	mov	ip, r3
    for (uint8_t i = 0; i < RegParams.maxChannels; i++)
    619a:	2322      	movs	r3, #34	; 0x22
    619c:	4a51      	ldr	r2, [pc, #324]	; (62e4 <LORAREG_GetAttr_DutyCycleTimer+0x15c>)
    619e:	56d6      	ldrsb	r6, [r2, r3]
    61a0:	2e00      	cmp	r6, #0
    61a2:	dc00      	bgt.n	61a6 <LORAREG_GetAttr_DutyCycleTimer+0x1e>
    61a4:	e097      	b.n	62d6 <LORAREG_GetAttr_DutyCycleTimer+0x14e>
	    if ( (RegParams.pChParams[i].status == ENABLED) )
    61a6:	0013      	movs	r3, r2
    61a8:	7910      	ldrb	r0, [r2, #4]
    61aa:	7952      	ldrb	r2, [r2, #5]
    61ac:	0212      	lsls	r2, r2, #8
    61ae:	4302      	orrs	r2, r0
    61b0:	7998      	ldrb	r0, [r3, #6]
    61b2:	0400      	lsls	r0, r0, #16
    61b4:	4302      	orrs	r2, r0
    61b6:	79d8      	ldrb	r0, [r3, #7]
    61b8:	0600      	lsls	r0, r0, #24
    61ba:	4310      	orrs	r0, r2
		    if((RegParams.pSubBandParams[bandId].subBandTimeout != 0) && 
    61bc:	7b1f      	ldrb	r7, [r3, #12]
    61be:	7b5a      	ldrb	r2, [r3, #13]
    61c0:	0212      	lsls	r2, r2, #8
    61c2:	433a      	orrs	r2, r7
    61c4:	7b9f      	ldrb	r7, [r3, #14]
    61c6:	043f      	lsls	r7, r7, #16
    61c8:	433a      	orrs	r2, r7
    61ca:	7bdf      	ldrb	r7, [r3, #15]
    61cc:	063f      	lsls	r7, r7, #24
    61ce:	4317      	orrs	r7, r2
    61d0:	2500      	movs	r5, #0
    61d2:	2300      	movs	r3, #0
    61d4:	2201      	movs	r2, #1
    61d6:	4252      	negs	r2, r2
    61d8:	4691      	mov	r9, r2
		    bandId = RegParams.cmnParams.paramsType2.othChParams[i].subBandId;
    61da:	4a42      	ldr	r2, [pc, #264]	; (62e4 <LORAREG_GetAttr_DutyCycleTimer+0x15c>)
    61dc:	4690      	mov	r8, r2
			   (currentDataRate >= RegParams.pChParams[i].dataRange.min) && 
    61de:	4662      	mov	r2, ip
    61e0:	9201      	str	r2, [sp, #4]
    61e2:	e004      	b.n	61ee <LORAREG_GetAttr_DutyCycleTimer+0x66>
    for (uint8_t i = 0; i < RegParams.maxChannels; i++)
    61e4:	3301      	adds	r3, #1
    61e6:	b2db      	uxtb	r3, r3
    61e8:	001d      	movs	r5, r3
    61ea:	42b3      	cmp	r3, r6
    61ec:	da27      	bge.n	623e <LORAREG_GetAttr_DutyCycleTimer+0xb6>
	    if ( (RegParams.pChParams[i].status == ENABLED) )
    61ee:	0059      	lsls	r1, r3, #1
    61f0:	1841      	adds	r1, r0, r1
    61f2:	780a      	ldrb	r2, [r1, #0]
    61f4:	2a00      	cmp	r2, #0
    61f6:	d0f5      	beq.n	61e4 <LORAREG_GetAttr_DutyCycleTimer+0x5c>
		    bandId = RegParams.cmnParams.paramsType2.othChParams[i].subBandId;
    61f8:	006a      	lsls	r2, r5, #1
    61fa:	1952      	adds	r2, r2, r5
    61fc:	0092      	lsls	r2, r2, #2
    61fe:	4442      	add	r2, r8
    6200:	3294      	adds	r2, #148	; 0x94
		    if((RegParams.pSubBandParams[bandId].subBandTimeout != 0) && 
    6202:	7815      	ldrb	r5, [r2, #0]
    6204:	006a      	lsls	r2, r5, #1
    6206:	1952      	adds	r2, r2, r5
    6208:	0092      	lsls	r2, r2, #2
    620a:	18ba      	adds	r2, r7, r2
    620c:	7a15      	ldrb	r5, [r2, #8]
    620e:	7a54      	ldrb	r4, [r2, #9]
    6210:	0224      	lsls	r4, r4, #8
    6212:	4325      	orrs	r5, r4
    6214:	7a94      	ldrb	r4, [r2, #10]
    6216:	0424      	lsls	r4, r4, #16
    6218:	4325      	orrs	r5, r4
    621a:	7ad2      	ldrb	r2, [r2, #11]
    621c:	0612      	lsls	r2, r2, #24
    621e:	432a      	orrs	r2, r5
    6220:	d0e0      	beq.n	61e4 <LORAREG_GetAttr_DutyCycleTimer+0x5c>
    6222:	454a      	cmp	r2, r9
    6224:	d8de      	bhi.n	61e4 <LORAREG_GetAttr_DutyCycleTimer+0x5c>
			   (currentDataRate >= RegParams.pChParams[i].dataRange.min) && 
    6226:	784d      	ldrb	r5, [r1, #1]
    6228:	072d      	lsls	r5, r5, #28
    622a:	0f2d      	lsrs	r5, r5, #28
			   (RegParams.pSubBandParams[bandId].subBandTimeout <= minimSubBandTimer) && 
    622c:	45ac      	cmp	ip, r5
    622e:	dbd9      	blt.n	61e4 <LORAREG_GetAttr_DutyCycleTimer+0x5c>
			   (currentDataRate <= RegParams.pChParams[i].dataRange.max) )
    6230:	7849      	ldrb	r1, [r1, #1]
    6232:	0909      	lsrs	r1, r1, #4
			   (currentDataRate >= RegParams.pChParams[i].dataRange.min) && 
    6234:	9c01      	ldr	r4, [sp, #4]
    6236:	428c      	cmp	r4, r1
    6238:	dcd4      	bgt.n	61e4 <LORAREG_GetAttr_DutyCycleTimer+0x5c>
			    minimSubBandTimer = RegParams.pSubBandParams[bandId].subBandTimeout;
    623a:	4691      	mov	r9, r2
    623c:	e7d2      	b.n	61e4 <LORAREG_GetAttr_DutyCycleTimer+0x5c>
    if(minimSubBandTimer >= RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout)
    623e:	4929      	ldr	r1, [pc, #164]	; (62e4 <LORAREG_GetAttr_DutyCycleTimer+0x15c>)
    6240:	23d1      	movs	r3, #209	; 0xd1
    6242:	005b      	lsls	r3, r3, #1
    6244:	5ccb      	ldrb	r3, [r1, r3]
    6246:	22a4      	movs	r2, #164	; 0xa4
    6248:	32ff      	adds	r2, #255	; 0xff
    624a:	5c8a      	ldrb	r2, [r1, r2]
    624c:	0212      	lsls	r2, r2, #8
    624e:	431a      	orrs	r2, r3
    6250:	23d2      	movs	r3, #210	; 0xd2
    6252:	005b      	lsls	r3, r3, #1
    6254:	5ccb      	ldrb	r3, [r1, r3]
    6256:	041b      	lsls	r3, r3, #16
    6258:	431a      	orrs	r2, r3
    625a:	23a6      	movs	r3, #166	; 0xa6
    625c:	33ff      	adds	r3, #255	; 0xff
    625e:	5ccb      	ldrb	r3, [r1, r3]
    6260:	061b      	lsls	r3, r3, #24
    6262:	4313      	orrs	r3, r2
    6264:	4599      	cmp	r9, r3
    6266:	d239      	bcs.n	62dc <LORAREG_GetAttr_DutyCycleTimer+0x154>
	    minDutyCycleTimer = RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout;
    6268:	9303      	str	r3, [sp, #12]
    ticks = SwTimerReadValue (RegParams.pDutyCycleTimer->timerId);
    626a:	4d1e      	ldr	r5, [pc, #120]	; (62e4 <LORAREG_GetAttr_DutyCycleTimer+0x15c>)
    626c:	7c2b      	ldrb	r3, [r5, #16]
    626e:	7c6a      	ldrb	r2, [r5, #17]
    6270:	0212      	lsls	r2, r2, #8
    6272:	431a      	orrs	r2, r3
    6274:	7cab      	ldrb	r3, [r5, #18]
    6276:	041b      	lsls	r3, r3, #16
    6278:	431a      	orrs	r2, r3
    627a:	7ceb      	ldrb	r3, [r5, #19]
    627c:	061b      	lsls	r3, r3, #24
    627e:	4313      	orrs	r3, r2
    6280:	7918      	ldrb	r0, [r3, #4]
    6282:	4b19      	ldr	r3, [pc, #100]	; (62e8 <LORAREG_GetAttr_DutyCycleTimer+0x160>)
    6284:	4798      	blx	r3
    delta = RegParams.pDutyCycleTimer->lastTimerValue - US_TO_MS(ticks);
    6286:	7c2b      	ldrb	r3, [r5, #16]
    6288:	7c6a      	ldrb	r2, [r5, #17]
    628a:	0212      	lsls	r2, r2, #8
    628c:	431a      	orrs	r2, r3
    628e:	7cab      	ldrb	r3, [r5, #18]
    6290:	041b      	lsls	r3, r3, #16
    6292:	431a      	orrs	r2, r3
    6294:	7ceb      	ldrb	r3, [r5, #19]
    6296:	061b      	lsls	r3, r3, #24
    6298:	4313      	orrs	r3, r2
    629a:	781d      	ldrb	r5, [r3, #0]
    629c:	785a      	ldrb	r2, [r3, #1]
    629e:	0212      	lsls	r2, r2, #8
    62a0:	432a      	orrs	r2, r5
    62a2:	789d      	ldrb	r5, [r3, #2]
    62a4:	042d      	lsls	r5, r5, #16
    62a6:	432a      	orrs	r2, r5
    62a8:	78dd      	ldrb	r5, [r3, #3]
    62aa:	062d      	lsls	r5, r5, #24
    62ac:	4315      	orrs	r5, r2
    62ae:	21fa      	movs	r1, #250	; 0xfa
    62b0:	0089      	lsls	r1, r1, #2
    62b2:	4b0e      	ldr	r3, [pc, #56]	; (62ec <LORAREG_GetAttr_DutyCycleTimer+0x164>)
    62b4:	4798      	blx	r3
    62b6:	1a2d      	subs	r5, r5, r0
    minDutyCycleTimer = minDutyCycleTimer - delta; //Logically delta will not be greater than minDcTimer
    62b8:	9b03      	ldr	r3, [sp, #12]
    62ba:	1b5d      	subs	r5, r3, r5
    62bc:	9503      	str	r5, [sp, #12]
    memcpy(attrOutput,&minDutyCycleTimer,sizeof(uint32_t));
    62be:	2204      	movs	r2, #4
    62c0:	a903      	add	r1, sp, #12
    62c2:	9800      	ldr	r0, [sp, #0]
    62c4:	4b0a      	ldr	r3, [pc, #40]	; (62f0 <LORAREG_GetAttr_DutyCycleTimer+0x168>)
    62c6:	4798      	blx	r3
}
    62c8:	2008      	movs	r0, #8
    62ca:	b004      	add	sp, #16
    62cc:	bc1c      	pop	{r2, r3, r4}
    62ce:	4690      	mov	r8, r2
    62d0:	4699      	mov	r9, r3
    62d2:	46a2      	mov	sl, r4
    62d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    uint32_t minimSubBandTimer = UINT32_MAX;
    62d6:	2301      	movs	r3, #1
    62d8:	425b      	negs	r3, r3
    62da:	4699      	mov	r9, r3
	    minDutyCycleTimer = minimSubBandTimer;
    62dc:	464b      	mov	r3, r9
    62de:	9303      	str	r3, [sp, #12]
    62e0:	e7c3      	b.n	626a <LORAREG_GetAttr_DutyCycleTimer+0xe2>
    62e2:	46c0      	nop			; (mov r8, r8)
    62e4:	200013e0 	.word	0x200013e0
    62e8:	00009631 	.word	0x00009631
    62ec:	00011859 	.word	0x00011859
    62f0:	000149c9 	.word	0x000149c9

000062f4 <setDutyCycleTimer>:
{
    62f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    62f6:	46de      	mov	lr, fp
    62f8:	4657      	mov	r7, sl
    62fa:	464e      	mov	r6, r9
    62fc:	4645      	mov	r5, r8
    62fe:	b5e0      	push	{r5, r6, r7, lr}
    6300:	b087      	sub	sp, #28
	memcpy(&updateDCTimer,attrInput,sizeof(UpdateDutyCycleTimer_t));
    6302:	ac04      	add	r4, sp, #16
    6304:	2206      	movs	r2, #6
    6306:	0020      	movs	r0, r4
    6308:	4bbc      	ldr	r3, [pc, #752]	; (65fc <setDutyCycleTimer+0x308>)
    630a:	4798      	blx	r3
	if(updateDCTimer.joining != 1)
    630c:	7923      	ldrb	r3, [r4, #4]
    630e:	2b00      	cmp	r3, #0
    6310:	d007      	beq.n	6322 <setDutyCycleTimer+0x2e>
}
    6312:	2008      	movs	r0, #8
    6314:	b007      	add	sp, #28
    6316:	bc3c      	pop	{r2, r3, r4, r5}
    6318:	4690      	mov	r8, r2
    631a:	4699      	mov	r9, r3
    631c:	46a2      	mov	sl, r4
    631e:	46ab      	mov	fp, r5
    6320:	bdf0      	pop	{r4, r5, r6, r7, pc}
    bandId = RegParams.pOtherChParams[RegParams.lastUsedChannelIndex].subBandId;
    6322:	49b7      	ldr	r1, [pc, #732]	; (6600 <setDutyCycleTimer+0x30c>)
    6324:	7a0b      	ldrb	r3, [r1, #8]
    6326:	7a4a      	ldrb	r2, [r1, #9]
    6328:	0212      	lsls	r2, r2, #8
    632a:	4313      	orrs	r3, r2
    632c:	7a8a      	ldrb	r2, [r1, #10]
    632e:	0412      	lsls	r2, r2, #16
    6330:	431a      	orrs	r2, r3
    6332:	7acb      	ldrb	r3, [r1, #11]
    6334:	061b      	lsls	r3, r3, #24
    6336:	431a      	orrs	r2, r3
    6338:	2327      	movs	r3, #39	; 0x27
    633a:	5cc8      	ldrb	r0, [r1, r3]
    633c:	0043      	lsls	r3, r0, #1
    633e:	181b      	adds	r3, r3, r0
    6340:	009b      	lsls	r3, r3, #2
    6342:	189b      	adds	r3, r3, r2
    6344:	7a1f      	ldrb	r7, [r3, #8]
		RegParams.pSubBandParams[bandId].subBandTimeout = ((uint32_t)updateDCTimer.timeOnAir * ((uint32_t)RegParams.cmnParams.paramsType2.subBandDutyCycle[bandId] - 1));
    6346:	007c      	lsls	r4, r7, #1
    6348:	19e4      	adds	r4, r4, r7
    634a:	00a4      	lsls	r4, r4, #2
    634c:	aa04      	add	r2, sp, #16
    634e:	8815      	ldrh	r5, [r2, #0]
    6350:	7b08      	ldrb	r0, [r1, #12]
    6352:	7b4b      	ldrb	r3, [r1, #13]
    6354:	021b      	lsls	r3, r3, #8
    6356:	4303      	orrs	r3, r0
    6358:	7b88      	ldrb	r0, [r1, #14]
    635a:	0400      	lsls	r0, r0, #16
    635c:	4303      	orrs	r3, r0
    635e:	7bc8      	ldrb	r0, [r1, #15]
    6360:	0600      	lsls	r0, r0, #24
    6362:	4318      	orrs	r0, r3
    6364:	003e      	movs	r6, r7
    6366:	36c8      	adds	r6, #200	; 0xc8
    6368:	0076      	lsls	r6, r6, #1
    636a:	198e      	adds	r6, r1, r6
    636c:	79b3      	ldrb	r3, [r6, #6]
    636e:	469c      	mov	ip, r3
    6370:	79f3      	ldrb	r3, [r6, #7]
    6372:	021b      	lsls	r3, r3, #8
    6374:	4666      	mov	r6, ip
    6376:	4333      	orrs	r3, r6
    6378:	3b01      	subs	r3, #1
    637a:	436b      	muls	r3, r5
    637c:	1900      	adds	r0, r0, r4
    637e:	7203      	strb	r3, [r0, #8]
    6380:	0a1e      	lsrs	r6, r3, #8
    6382:	7246      	strb	r6, [r0, #9]
    6384:	0c1e      	lsrs	r6, r3, #16
    6386:	7286      	strb	r6, [r0, #10]
    6388:	0e1b      	lsrs	r3, r3, #24
    638a:	72c3      	strb	r3, [r0, #11]
		RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout = (uint32_t)updateDCTimer.timeOnAir * ((uint32_t) updateDCTimer.aggDutyCycle - 1);
    638c:	8853      	ldrh	r3, [r2, #2]
    638e:	3b01      	subs	r3, #1
    6390:	436b      	muls	r3, r5
    6392:	22d1      	movs	r2, #209	; 0xd1
    6394:	0052      	lsls	r2, r2, #1
    6396:	548b      	strb	r3, [r1, r2]
    6398:	0a18      	lsrs	r0, r3, #8
    639a:	000a      	movs	r2, r1
    639c:	32a3      	adds	r2, #163	; 0xa3
    639e:	32ff      	adds	r2, #255	; 0xff
    63a0:	7050      	strb	r0, [r2, #1]
    63a2:	0c18      	lsrs	r0, r3, #16
    63a4:	7090      	strb	r0, [r2, #2]
    63a6:	0e1b      	lsrs	r3, r3, #24
    63a8:	70d3      	strb	r3, [r2, #3]
	if(SwTimerIsRunning(RegParams.pDutyCycleTimer->timerId))
    63aa:	7c0b      	ldrb	r3, [r1, #16]
    63ac:	7c4a      	ldrb	r2, [r1, #17]
    63ae:	0212      	lsls	r2, r2, #8
    63b0:	431a      	orrs	r2, r3
    63b2:	7c8b      	ldrb	r3, [r1, #18]
    63b4:	041b      	lsls	r3, r3, #16
    63b6:	431a      	orrs	r2, r3
    63b8:	7ccb      	ldrb	r3, [r1, #19]
    63ba:	061b      	lsls	r3, r3, #24
    63bc:	4313      	orrs	r3, r2
    63be:	7918      	ldrb	r0, [r3, #4]
    63c0:	4b90      	ldr	r3, [pc, #576]	; (6604 <setDutyCycleTimer+0x310>)
    63c2:	4798      	blx	r3
    uint32_t delta = 0, minimSubBandTimer = UINT32_MAX, ticks,nextTimer;
    63c4:	2300      	movs	r3, #0
    63c6:	4699      	mov	r9, r3
	if(SwTimerIsRunning(RegParams.pDutyCycleTimer->timerId))
    63c8:	2800      	cmp	r0, #0
    63ca:	d124      	bne.n	6416 <setDutyCycleTimer+0x122>
	minimSubBandTimer = RegParams.pSubBandParams[bandId].subBandTimeout;
    63cc:	4a8c      	ldr	r2, [pc, #560]	; (6600 <setDutyCycleTimer+0x30c>)
    63ce:	7b13      	ldrb	r3, [r2, #12]
    63d0:	7b51      	ldrb	r1, [r2, #13]
    63d2:	0209      	lsls	r1, r1, #8
    63d4:	4319      	orrs	r1, r3
    63d6:	7b93      	ldrb	r3, [r2, #14]
    63d8:	041b      	lsls	r3, r3, #16
    63da:	4319      	orrs	r1, r3
    63dc:	7bd3      	ldrb	r3, [r2, #15]
    63de:	061b      	lsls	r3, r3, #24
    63e0:	430b      	orrs	r3, r1
    63e2:	191c      	adds	r4, r3, r4
    63e4:	7a20      	ldrb	r0, [r4, #8]
    63e6:	7a63      	ldrb	r3, [r4, #9]
    63e8:	021b      	lsls	r3, r3, #8
    63ea:	4303      	orrs	r3, r0
    63ec:	7aa0      	ldrb	r0, [r4, #10]
    63ee:	0400      	lsls	r0, r0, #16
    63f0:	4303      	orrs	r3, r0
    63f2:	7ae0      	ldrb	r0, [r4, #11]
    63f4:	0600      	lsls	r0, r0, #24
    63f6:	4318      	orrs	r0, r3
    63f8:	9003      	str	r0, [sp, #12]
	for(i = 0; i < RegParams.maxSubBands; i++)
    63fa:	2321      	movs	r3, #33	; 0x21
    63fc:	5cd3      	ldrb	r3, [r2, r3]
    63fe:	2b00      	cmp	r3, #0
    6400:	d100      	bne.n	6404 <setDutyCycleTimer+0x110>
    6402:	e08d      	b.n	6520 <setDutyCycleTimer+0x22c>
    6404:	2200      	movs	r2, #0
		if((i != bandId) && (RegParams.pSubBandParams[i].subBandTimeout != 0))
    6406:	4d7e      	ldr	r5, [pc, #504]	; (6600 <setDutyCycleTimer+0x30c>)
			if(RegParams.pSubBandParams[i].subBandTimeout <= minimSubBandTimer && RegParams.pSubBandParams[i].subBandTimeout != 0)
    6408:	002e      	movs	r6, r5
				RegParams.pSubBandParams[i].subBandTimeout = 0;
    640a:	2300      	movs	r3, #0
    640c:	469a      	mov	sl, r3
	for(i = 0; i < RegParams.maxSubBands; i++)
    640e:	46a8      	mov	r8, r5
    6410:	2321      	movs	r3, #33	; 0x21
    6412:	469c      	mov	ip, r3
    6414:	e042      	b.n	649c <setDutyCycleTimer+0x1a8>
		SwTimerStop(RegParams.pDutyCycleTimer->timerId);
    6416:	4d7a      	ldr	r5, [pc, #488]	; (6600 <setDutyCycleTimer+0x30c>)
    6418:	7c2b      	ldrb	r3, [r5, #16]
    641a:	7c6a      	ldrb	r2, [r5, #17]
    641c:	0212      	lsls	r2, r2, #8
    641e:	431a      	orrs	r2, r3
    6420:	7cab      	ldrb	r3, [r5, #18]
    6422:	041b      	lsls	r3, r3, #16
    6424:	431a      	orrs	r2, r3
    6426:	7ceb      	ldrb	r3, [r5, #19]
    6428:	061b      	lsls	r3, r3, #24
    642a:	4313      	orrs	r3, r2
    642c:	7918      	ldrb	r0, [r3, #4]
    642e:	4b76      	ldr	r3, [pc, #472]	; (6608 <setDutyCycleTimer+0x314>)
    6430:	4798      	blx	r3
		ticks = SwTimerReadValue(RegParams.pDutyCycleTimer->timerId);
    6432:	7c2b      	ldrb	r3, [r5, #16]
    6434:	7c6a      	ldrb	r2, [r5, #17]
    6436:	0212      	lsls	r2, r2, #8
    6438:	431a      	orrs	r2, r3
    643a:	7cab      	ldrb	r3, [r5, #18]
    643c:	041b      	lsls	r3, r3, #16
    643e:	431a      	orrs	r2, r3
    6440:	7ceb      	ldrb	r3, [r5, #19]
    6442:	061b      	lsls	r3, r3, #24
    6444:	4313      	orrs	r3, r2
    6446:	7918      	ldrb	r0, [r3, #4]
    6448:	4b70      	ldr	r3, [pc, #448]	; (660c <setDutyCycleTimer+0x318>)
    644a:	4798      	blx	r3
		delta = RegParams.pDutyCycleTimer->lastTimerValue - US_TO_MS(ticks);
    644c:	7c2b      	ldrb	r3, [r5, #16]
    644e:	7c6a      	ldrb	r2, [r5, #17]
    6450:	0212      	lsls	r2, r2, #8
    6452:	431a      	orrs	r2, r3
    6454:	7cab      	ldrb	r3, [r5, #18]
    6456:	041b      	lsls	r3, r3, #16
    6458:	431a      	orrs	r2, r3
    645a:	7ceb      	ldrb	r3, [r5, #19]
    645c:	061b      	lsls	r3, r3, #24
    645e:	4313      	orrs	r3, r2
    6460:	781d      	ldrb	r5, [r3, #0]
    6462:	785a      	ldrb	r2, [r3, #1]
    6464:	0212      	lsls	r2, r2, #8
    6466:	432a      	orrs	r2, r5
    6468:	789d      	ldrb	r5, [r3, #2]
    646a:	042d      	lsls	r5, r5, #16
    646c:	432a      	orrs	r2, r5
    646e:	78dd      	ldrb	r5, [r3, #3]
    6470:	062d      	lsls	r5, r5, #24
    6472:	4315      	orrs	r5, r2
    6474:	21fa      	movs	r1, #250	; 0xfa
    6476:	0089      	lsls	r1, r1, #2
    6478:	4b65      	ldr	r3, [pc, #404]	; (6610 <setDutyCycleTimer+0x31c>)
    647a:	4798      	blx	r3
    647c:	1a2b      	subs	r3, r5, r0
    647e:	4699      	mov	r9, r3
    6480:	e7a4      	b.n	63cc <setDutyCycleTimer+0xd8>
				RegParams.pSubBandParams[i].subBandTimeout = 0;
    6482:	4651      	mov	r1, sl
    6484:	7219      	strb	r1, [r3, #8]
    6486:	7259      	strb	r1, [r3, #9]
    6488:	7299      	strb	r1, [r3, #10]
    648a:	72d9      	strb	r1, [r3, #11]
    648c:	e02c      	b.n	64e8 <setDutyCycleTimer+0x1f4>
	for(i = 0; i < RegParams.maxSubBands; i++)
    648e:	3201      	adds	r2, #1
    6490:	b2d2      	uxtb	r2, r2
    6492:	4643      	mov	r3, r8
    6494:	4661      	mov	r1, ip
    6496:	5c5b      	ldrb	r3, [r3, r1]
    6498:	4293      	cmp	r3, r2
    649a:	d941      	bls.n	6520 <setDutyCycleTimer+0x22c>
		if((i != bandId) && (RegParams.pSubBandParams[i].subBandTimeout != 0))
    649c:	4297      	cmp	r7, r2
    649e:	d0f6      	beq.n	648e <setDutyCycleTimer+0x19a>
    64a0:	0054      	lsls	r4, r2, #1
    64a2:	18a4      	adds	r4, r4, r2
    64a4:	00a4      	lsls	r4, r4, #2
    64a6:	7b2b      	ldrb	r3, [r5, #12]
    64a8:	7b69      	ldrb	r1, [r5, #13]
    64aa:	0209      	lsls	r1, r1, #8
    64ac:	4319      	orrs	r1, r3
    64ae:	7bab      	ldrb	r3, [r5, #14]
    64b0:	041b      	lsls	r3, r3, #16
    64b2:	4319      	orrs	r1, r3
    64b4:	7beb      	ldrb	r3, [r5, #15]
    64b6:	061b      	lsls	r3, r3, #24
    64b8:	430b      	orrs	r3, r1
    64ba:	191b      	adds	r3, r3, r4
    64bc:	7a18      	ldrb	r0, [r3, #8]
    64be:	7a59      	ldrb	r1, [r3, #9]
    64c0:	0209      	lsls	r1, r1, #8
    64c2:	4301      	orrs	r1, r0
    64c4:	7a98      	ldrb	r0, [r3, #10]
    64c6:	0400      	lsls	r0, r0, #16
    64c8:	4308      	orrs	r0, r1
    64ca:	7ad9      	ldrb	r1, [r3, #11]
    64cc:	0609      	lsls	r1, r1, #24
    64ce:	4301      	orrs	r1, r0
    64d0:	d0dd      	beq.n	648e <setDutyCycleTimer+0x19a>
			if(RegParams.pSubBandParams[i].subBandTimeout > delta)
    64d2:	4589      	cmp	r9, r1
    64d4:	d2d5      	bcs.n	6482 <setDutyCycleTimer+0x18e>
				          RegParams.pSubBandParams[i].subBandTimeout - delta;
    64d6:	4648      	mov	r0, r9
    64d8:	1a09      	subs	r1, r1, r0
				RegParams.pSubBandParams[i].subBandTimeout = 
    64da:	7219      	strb	r1, [r3, #8]
    64dc:	0a08      	lsrs	r0, r1, #8
    64de:	7258      	strb	r0, [r3, #9]
    64e0:	0c08      	lsrs	r0, r1, #16
    64e2:	7298      	strb	r0, [r3, #10]
    64e4:	0e09      	lsrs	r1, r1, #24
    64e6:	72d9      	strb	r1, [r3, #11]
			if(RegParams.pSubBandParams[i].subBandTimeout <= minimSubBandTimer && RegParams.pSubBandParams[i].subBandTimeout != 0)
    64e8:	7b33      	ldrb	r3, [r6, #12]
    64ea:	7b71      	ldrb	r1, [r6, #13]
    64ec:	0209      	lsls	r1, r1, #8
    64ee:	4319      	orrs	r1, r3
    64f0:	7bb3      	ldrb	r3, [r6, #14]
    64f2:	041b      	lsls	r3, r3, #16
    64f4:	4319      	orrs	r1, r3
    64f6:	7bf3      	ldrb	r3, [r6, #15]
    64f8:	061b      	lsls	r3, r3, #24
    64fa:	430b      	orrs	r3, r1
    64fc:	191c      	adds	r4, r3, r4
    64fe:	7a23      	ldrb	r3, [r4, #8]
    6500:	7a61      	ldrb	r1, [r4, #9]
    6502:	0209      	lsls	r1, r1, #8
    6504:	4319      	orrs	r1, r3
    6506:	7aa3      	ldrb	r3, [r4, #10]
    6508:	041b      	lsls	r3, r3, #16
    650a:	4319      	orrs	r1, r3
    650c:	7ae3      	ldrb	r3, [r4, #11]
    650e:	061b      	lsls	r3, r3, #24
    6510:	430b      	orrs	r3, r1
    6512:	9903      	ldr	r1, [sp, #12]
    6514:	428b      	cmp	r3, r1
    6516:	d8ba      	bhi.n	648e <setDutyCycleTimer+0x19a>
    6518:	2b00      	cmp	r3, #0
    651a:	d0b8      	beq.n	648e <setDutyCycleTimer+0x19a>
				minimSubBandTimer = RegParams.pSubBandParams[i].subBandTimeout;
    651c:	9303      	str	r3, [sp, #12]
    651e:	e7b6      	b.n	648e <setDutyCycleTimer+0x19a>
	if(RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout != 0)
    6520:	4937      	ldr	r1, [pc, #220]	; (6600 <setDutyCycleTimer+0x30c>)
    6522:	23d1      	movs	r3, #209	; 0xd1
    6524:	005b      	lsls	r3, r3, #1
    6526:	5ccb      	ldrb	r3, [r1, r3]
    6528:	22a4      	movs	r2, #164	; 0xa4
    652a:	32ff      	adds	r2, #255	; 0xff
    652c:	5c8a      	ldrb	r2, [r1, r2]
    652e:	0212      	lsls	r2, r2, #8
    6530:	431a      	orrs	r2, r3
    6532:	23d2      	movs	r3, #210	; 0xd2
    6534:	005b      	lsls	r3, r3, #1
    6536:	5ccb      	ldrb	r3, [r1, r3]
    6538:	041b      	lsls	r3, r3, #16
    653a:	431a      	orrs	r2, r3
    653c:	23a6      	movs	r3, #166	; 0xa6
    653e:	33ff      	adds	r3, #255	; 0xff
    6540:	5ccb      	ldrb	r3, [r1, r3]
    6542:	061b      	lsls	r3, r3, #24
    6544:	4313      	orrs	r3, r2
    6546:	d00f      	beq.n	6568 <setDutyCycleTimer+0x274>
		if(RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout > delta)
    6548:	4599      	cmp	r9, r3
    654a:	d24b      	bcs.n	65e4 <setDutyCycleTimer+0x2f0>
			RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout = RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout - delta;
    654c:	000a      	movs	r2, r1
    654e:	4649      	mov	r1, r9
    6550:	1a5b      	subs	r3, r3, r1
    6552:	21d1      	movs	r1, #209	; 0xd1
    6554:	0049      	lsls	r1, r1, #1
    6556:	5453      	strb	r3, [r2, r1]
    6558:	0a19      	lsrs	r1, r3, #8
    655a:	32a3      	adds	r2, #163	; 0xa3
    655c:	32ff      	adds	r2, #255	; 0xff
    655e:	7051      	strb	r1, [r2, #1]
    6560:	0c19      	lsrs	r1, r3, #16
    6562:	7091      	strb	r1, [r2, #2]
    6564:	0e1b      	lsrs	r3, r3, #24
    6566:	70d3      	strb	r3, [r2, #3]
		if(RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout >= minimSubBandTimer)
    6568:	4a25      	ldr	r2, [pc, #148]	; (6600 <setDutyCycleTimer+0x30c>)
    656a:	23d1      	movs	r3, #209	; 0xd1
    656c:	005b      	lsls	r3, r3, #1
    656e:	5cd1      	ldrb	r1, [r2, r3]
    6570:	23a4      	movs	r3, #164	; 0xa4
    6572:	33ff      	adds	r3, #255	; 0xff
    6574:	5cd3      	ldrb	r3, [r2, r3]
    6576:	021b      	lsls	r3, r3, #8
    6578:	430b      	orrs	r3, r1
    657a:	21d2      	movs	r1, #210	; 0xd2
    657c:	0049      	lsls	r1, r1, #1
    657e:	5c51      	ldrb	r1, [r2, r1]
    6580:	0409      	lsls	r1, r1, #16
    6582:	430b      	orrs	r3, r1
    6584:	21a6      	movs	r1, #166	; 0xa6
    6586:	31ff      	adds	r1, #255	; 0xff
    6588:	5c51      	ldrb	r1, [r2, r1]
    658a:	0609      	lsls	r1, r1, #24
    658c:	4319      	orrs	r1, r3
    658e:	9a03      	ldr	r2, [sp, #12]
    6590:	4291      	cmp	r1, r2
    6592:	d200      	bcs.n	6596 <setDutyCycleTimer+0x2a2>
    6594:	0011      	movs	r1, r2
		RegParams.pDutyCycleTimer->lastTimerValue = nextTimer;
    6596:	4b1a      	ldr	r3, [pc, #104]	; (6600 <setDutyCycleTimer+0x30c>)
    6598:	7c1a      	ldrb	r2, [r3, #16]
    659a:	7c58      	ldrb	r0, [r3, #17]
    659c:	0200      	lsls	r0, r0, #8
    659e:	4310      	orrs	r0, r2
    65a0:	7c9a      	ldrb	r2, [r3, #18]
    65a2:	0412      	lsls	r2, r2, #16
    65a4:	4310      	orrs	r0, r2
    65a6:	7cda      	ldrb	r2, [r3, #19]
    65a8:	0612      	lsls	r2, r2, #24
    65aa:	4302      	orrs	r2, r0
    65ac:	7011      	strb	r1, [r2, #0]
    65ae:	0a08      	lsrs	r0, r1, #8
    65b0:	7050      	strb	r0, [r2, #1]
    65b2:	0c08      	lsrs	r0, r1, #16
    65b4:	7090      	strb	r0, [r2, #2]
    65b6:	0e08      	lsrs	r0, r1, #24
    65b8:	70d0      	strb	r0, [r2, #3]
		SwTimerStart (RegParams.pDutyCycleTimer->timerId, MS_TO_US(nextTimer), SW_TIMEOUT_RELATIVE, (void *)DutyCycleCallback, NULL);
    65ba:	22fa      	movs	r2, #250	; 0xfa
    65bc:	0092      	lsls	r2, r2, #2
    65be:	4351      	muls	r1, r2
    65c0:	7c18      	ldrb	r0, [r3, #16]
    65c2:	7c5a      	ldrb	r2, [r3, #17]
    65c4:	0212      	lsls	r2, r2, #8
    65c6:	4310      	orrs	r0, r2
    65c8:	7c9a      	ldrb	r2, [r3, #18]
    65ca:	0412      	lsls	r2, r2, #16
    65cc:	4302      	orrs	r2, r0
    65ce:	7cdb      	ldrb	r3, [r3, #19]
    65d0:	061b      	lsls	r3, r3, #24
    65d2:	4313      	orrs	r3, r2
    65d4:	7918      	ldrb	r0, [r3, #4]
    65d6:	2300      	movs	r3, #0
    65d8:	9300      	str	r3, [sp, #0]
    65da:	4b0e      	ldr	r3, [pc, #56]	; (6614 <setDutyCycleTimer+0x320>)
    65dc:	2200      	movs	r2, #0
    65de:	4c0e      	ldr	r4, [pc, #56]	; (6618 <setDutyCycleTimer+0x324>)
    65e0:	47a0      	blx	r4
	return result;
    65e2:	e696      	b.n	6312 <setDutyCycleTimer+0x1e>
			RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout = 0;
    65e4:	4b06      	ldr	r3, [pc, #24]	; (6600 <setDutyCycleTimer+0x30c>)
    65e6:	2100      	movs	r1, #0
    65e8:	22d1      	movs	r2, #209	; 0xd1
    65ea:	0052      	lsls	r2, r2, #1
    65ec:	5499      	strb	r1, [r3, r2]
    65ee:	189b      	adds	r3, r3, r2
    65f0:	2200      	movs	r2, #0
    65f2:	705a      	strb	r2, [r3, #1]
    65f4:	709a      	strb	r2, [r3, #2]
    65f6:	70da      	strb	r2, [r3, #3]
    65f8:	e7b6      	b.n	6568 <setDutyCycleTimer+0x274>
    65fa:	46c0      	nop			; (mov r8, r8)
    65fc:	000149c9 	.word	0x000149c9
    6600:	200013e0 	.word	0x200013e0
    6604:	0000961d 	.word	0x0000961d
    6608:	00009789 	.word	0x00009789
    660c:	00009631 	.word	0x00009631
    6610:	00011859 	.word	0x00011859
    6614:	0000661d 	.word	0x0000661d
    6618:	00009485 	.word	0x00009485

0000661c <DutyCycleCallback>:
{
    661c:	b5f0      	push	{r4, r5, r6, r7, lr}
    661e:	46de      	mov	lr, fp
    6620:	4657      	mov	r7, sl
    6622:	464e      	mov	r6, r9
    6624:	4645      	mov	r5, r8
    6626:	b5e0      	push	{r5, r6, r7, lr}
    6628:	b087      	sub	sp, #28
	uint32_t DutyCycleTimeout = RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout;
    662a:	4980      	ldr	r1, [pc, #512]	; (682c <DutyCycleCallback+0x210>)
    662c:	23d1      	movs	r3, #209	; 0xd1
    662e:	005b      	lsls	r3, r3, #1
    6630:	5cca      	ldrb	r2, [r1, r3]
    6632:	23a4      	movs	r3, #164	; 0xa4
    6634:	33ff      	adds	r3, #255	; 0xff
    6636:	5ccb      	ldrb	r3, [r1, r3]
    6638:	021b      	lsls	r3, r3, #8
    663a:	431a      	orrs	r2, r3
    663c:	23d2      	movs	r3, #210	; 0xd2
    663e:	005b      	lsls	r3, r3, #1
    6640:	5ccb      	ldrb	r3, [r1, r3]
    6642:	041b      	lsls	r3, r3, #16
    6644:	4313      	orrs	r3, r2
    6646:	22a6      	movs	r2, #166	; 0xa6
    6648:	32ff      	adds	r2, #255	; 0xff
    664a:	5c8a      	ldrb	r2, [r1, r2]
    664c:	0612      	lsls	r2, r2, #24
    664e:	431a      	orrs	r2, r3
    6650:	9205      	str	r2, [sp, #20]
    for (i=0; i < RegParams.maxSubBands; i++)
    6652:	2321      	movs	r3, #33	; 0x21
    6654:	5ccb      	ldrb	r3, [r1, r3]
    6656:	2b00      	cmp	r3, #0
    6658:	d100      	bne.n	665c <DutyCycleCallback+0x40>
    665a:	e0df      	b.n	681c <DutyCycleCallback+0x200>
    665c:	2600      	movs	r6, #0
    665e:	2300      	movs	r3, #0
    6660:	9304      	str	r3, [sp, #16]
    6662:	3b01      	subs	r3, #1
    6664:	9303      	str	r3, [sp, #12]
        if (( RegParams.pSubBandParams[i].subBandTimeout != 0 ))
    6666:	000f      	movs	r7, r1
            if ( RegParams.pSubBandParams[i].subBandTimeout > RegParams.pDutyCycleTimer->lastTimerValue )
    6668:	4688      	mov	r8, r1
            if ( (RegParams.pSubBandParams[i].subBandTimeout <= minimSubBandTimer) && (RegParams.pSubBandParams[i].subBandTimeout != 0) )
    666a:	468c      	mov	ip, r1
                RegParams.pSubBandParams[i].subBandTimeout = 0;
    666c:	2300      	movs	r3, #0
    666e:	469b      	mov	fp, r3
    for (i=0; i < RegParams.maxSubBands; i++)
    6670:	468a      	mov	sl, r1
    6672:	2321      	movs	r3, #33	; 0x21
    6674:	4699      	mov	r9, r3
    6676:	e00c      	b.n	6692 <DutyCycleCallback+0x76>
                RegParams.pSubBandParams[i].subBandTimeout = 0;
    6678:	465a      	mov	r2, fp
    667a:	721a      	strb	r2, [r3, #8]
    667c:	725a      	strb	r2, [r3, #9]
    667e:	729a      	strb	r2, [r3, #10]
    6680:	72da      	strb	r2, [r3, #11]
    6682:	e03f      	b.n	6704 <DutyCycleCallback+0xe8>
    for (i=0; i < RegParams.maxSubBands; i++)
    6684:	3601      	adds	r6, #1
    6686:	b2f6      	uxtb	r6, r6
    6688:	4653      	mov	r3, sl
    668a:	464a      	mov	r2, r9
    668c:	5c9b      	ldrb	r3, [r3, r2]
    668e:	42b3      	cmp	r3, r6
    6690:	d95a      	bls.n	6748 <DutyCycleCallback+0x12c>
        if (( RegParams.pSubBandParams[i].subBandTimeout != 0 ))
    6692:	0071      	lsls	r1, r6, #1
    6694:	1989      	adds	r1, r1, r6
    6696:	0089      	lsls	r1, r1, #2
    6698:	7b3b      	ldrb	r3, [r7, #12]
    669a:	7b7a      	ldrb	r2, [r7, #13]
    669c:	0212      	lsls	r2, r2, #8
    669e:	431a      	orrs	r2, r3
    66a0:	7bbb      	ldrb	r3, [r7, #14]
    66a2:	041b      	lsls	r3, r3, #16
    66a4:	431a      	orrs	r2, r3
    66a6:	7bfb      	ldrb	r3, [r7, #15]
    66a8:	061b      	lsls	r3, r3, #24
    66aa:	4313      	orrs	r3, r2
    66ac:	185b      	adds	r3, r3, r1
    66ae:	7a1a      	ldrb	r2, [r3, #8]
    66b0:	7a58      	ldrb	r0, [r3, #9]
    66b2:	0200      	lsls	r0, r0, #8
    66b4:	4310      	orrs	r0, r2
    66b6:	7a9a      	ldrb	r2, [r3, #10]
    66b8:	0412      	lsls	r2, r2, #16
    66ba:	4310      	orrs	r0, r2
    66bc:	7ada      	ldrb	r2, [r3, #11]
    66be:	0612      	lsls	r2, r2, #24
    66c0:	4302      	orrs	r2, r0
    66c2:	d0df      	beq.n	6684 <DutyCycleCallback+0x68>
            if ( RegParams.pSubBandParams[i].subBandTimeout > RegParams.pDutyCycleTimer->lastTimerValue )
    66c4:	4640      	mov	r0, r8
    66c6:	7c05      	ldrb	r5, [r0, #16]
    66c8:	7c44      	ldrb	r4, [r0, #17]
    66ca:	0224      	lsls	r4, r4, #8
    66cc:	4325      	orrs	r5, r4
    66ce:	7c80      	ldrb	r0, [r0, #18]
    66d0:	0400      	lsls	r0, r0, #16
    66d2:	4305      	orrs	r5, r0
    66d4:	4640      	mov	r0, r8
    66d6:	7cc0      	ldrb	r0, [r0, #19]
    66d8:	0600      	lsls	r0, r0, #24
    66da:	4328      	orrs	r0, r5
    66dc:	7804      	ldrb	r4, [r0, #0]
    66de:	7845      	ldrb	r5, [r0, #1]
    66e0:	022d      	lsls	r5, r5, #8
    66e2:	4325      	orrs	r5, r4
    66e4:	7884      	ldrb	r4, [r0, #2]
    66e6:	0424      	lsls	r4, r4, #16
    66e8:	4325      	orrs	r5, r4
    66ea:	78c4      	ldrb	r4, [r0, #3]
    66ec:	0624      	lsls	r4, r4, #24
    66ee:	432c      	orrs	r4, r5
    66f0:	42a2      	cmp	r2, r4
    66f2:	d9c1      	bls.n	6678 <DutyCycleCallback+0x5c>
                RegParams.pSubBandParams[i].subBandTimeout = RegParams.pSubBandParams[i].subBandTimeout - RegParams.pDutyCycleTimer->lastTimerValue;
    66f4:	1b12      	subs	r2, r2, r4
    66f6:	721a      	strb	r2, [r3, #8]
    66f8:	0a10      	lsrs	r0, r2, #8
    66fa:	7258      	strb	r0, [r3, #9]
    66fc:	0c10      	lsrs	r0, r2, #16
    66fe:	7298      	strb	r0, [r3, #10]
    6700:	0e12      	lsrs	r2, r2, #24
    6702:	72da      	strb	r2, [r3, #11]
            if ( (RegParams.pSubBandParams[i].subBandTimeout <= minimSubBandTimer) && (RegParams.pSubBandParams[i].subBandTimeout != 0) )
    6704:	4663      	mov	r3, ip
    6706:	7b1b      	ldrb	r3, [r3, #12]
    6708:	4662      	mov	r2, ip
    670a:	7b52      	ldrb	r2, [r2, #13]
    670c:	0212      	lsls	r2, r2, #8
    670e:	431a      	orrs	r2, r3
    6710:	4663      	mov	r3, ip
    6712:	7b9b      	ldrb	r3, [r3, #14]
    6714:	041b      	lsls	r3, r3, #16
    6716:	431a      	orrs	r2, r3
    6718:	4663      	mov	r3, ip
    671a:	7bdb      	ldrb	r3, [r3, #15]
    671c:	061b      	lsls	r3, r3, #24
    671e:	4313      	orrs	r3, r2
    6720:	1859      	adds	r1, r3, r1
    6722:	7a0b      	ldrb	r3, [r1, #8]
    6724:	7a4a      	ldrb	r2, [r1, #9]
    6726:	0212      	lsls	r2, r2, #8
    6728:	431a      	orrs	r2, r3
    672a:	7a8b      	ldrb	r3, [r1, #10]
    672c:	041b      	lsls	r3, r3, #16
    672e:	431a      	orrs	r2, r3
    6730:	7acb      	ldrb	r3, [r1, #11]
    6732:	061b      	lsls	r3, r3, #24
    6734:	4313      	orrs	r3, r2
    6736:	9a03      	ldr	r2, [sp, #12]
    6738:	4293      	cmp	r3, r2
    673a:	d8a3      	bhi.n	6684 <DutyCycleCallback+0x68>
    673c:	2b00      	cmp	r3, #0
    673e:	d0a1      	beq.n	6684 <DutyCycleCallback+0x68>
                minimSubBandTimer  = RegParams.pSubBandParams[i].subBandTimeout;
    6740:	9303      	str	r3, [sp, #12]
                found = 1;
    6742:	2301      	movs	r3, #1
    6744:	9304      	str	r3, [sp, #16]
    6746:	e79d      	b.n	6684 <DutyCycleCallback+0x68>
    if (( DutyCycleTimeout != 0 ))
    6748:	9b05      	ldr	r3, [sp, #20]
    674a:	2b00      	cmp	r3, #0
    674c:	d031      	beq.n	67b2 <DutyCycleCallback+0x196>
	    if (DutyCycleTimeout > RegParams.pDutyCycleTimer->lastTimerValue)
    674e:	4937      	ldr	r1, [pc, #220]	; (682c <DutyCycleCallback+0x210>)
    6750:	7c0b      	ldrb	r3, [r1, #16]
    6752:	7c4a      	ldrb	r2, [r1, #17]
    6754:	0212      	lsls	r2, r2, #8
    6756:	431a      	orrs	r2, r3
    6758:	7c8b      	ldrb	r3, [r1, #18]
    675a:	041b      	lsls	r3, r3, #16
    675c:	431a      	orrs	r2, r3
    675e:	7ccb      	ldrb	r3, [r1, #19]
    6760:	061b      	lsls	r3, r3, #24
    6762:	4313      	orrs	r3, r2
    6764:	7819      	ldrb	r1, [r3, #0]
    6766:	785a      	ldrb	r2, [r3, #1]
    6768:	0212      	lsls	r2, r2, #8
    676a:	430a      	orrs	r2, r1
    676c:	7899      	ldrb	r1, [r3, #2]
    676e:	0409      	lsls	r1, r1, #16
    6770:	430a      	orrs	r2, r1
    6772:	78d9      	ldrb	r1, [r3, #3]
    6774:	0609      	lsls	r1, r1, #24
    6776:	4311      	orrs	r1, r2
    6778:	9a05      	ldr	r2, [sp, #20]
    677a:	428a      	cmp	r2, r1
    677c:	d90f      	bls.n	679e <DutyCycleCallback+0x182>
		    RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout = DutyCycleTimeout - RegParams.pDutyCycleTimer->lastTimerValue;
    677e:	1a51      	subs	r1, r2, r1
    6780:	4b2a      	ldr	r3, [pc, #168]	; (682c <DutyCycleCallback+0x210>)
    6782:	22d1      	movs	r2, #209	; 0xd1
    6784:	0052      	lsls	r2, r2, #1
    6786:	5499      	strb	r1, [r3, r2]
    6788:	0a0a      	lsrs	r2, r1, #8
    678a:	33a3      	adds	r3, #163	; 0xa3
    678c:	33ff      	adds	r3, #255	; 0xff
    678e:	705a      	strb	r2, [r3, #1]
    6790:	0c0a      	lsrs	r2, r1, #16
    6792:	709a      	strb	r2, [r3, #2]
    6794:	0e0a      	lsrs	r2, r1, #24
    6796:	70da      	strb	r2, [r3, #3]
		if(DutyCycleTimeout)
    6798:	2900      	cmp	r1, #0
    679a:	d10e      	bne.n	67ba <DutyCycleCallback+0x19e>
    679c:	e009      	b.n	67b2 <DutyCycleCallback+0x196>
		    RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout = 0;
    679e:	4b23      	ldr	r3, [pc, #140]	; (682c <DutyCycleCallback+0x210>)
    67a0:	2100      	movs	r1, #0
    67a2:	22d1      	movs	r2, #209	; 0xd1
    67a4:	0052      	lsls	r2, r2, #1
    67a6:	5499      	strb	r1, [r3, r2]
    67a8:	189b      	adds	r3, r3, r2
    67aa:	2200      	movs	r2, #0
    67ac:	705a      	strb	r2, [r3, #1]
    67ae:	709a      	strb	r2, [r3, #2]
    67b0:	70da      	strb	r2, [r3, #3]
    if ( found == 1 )
    67b2:	9b04      	ldr	r3, [sp, #16]
    67b4:	2b00      	cmp	r3, #0
    67b6:	d02a      	beq.n	680e <DutyCycleCallback+0x1f2>
    67b8:	2100      	movs	r1, #0
    67ba:	9a03      	ldr	r2, [sp, #12]
    67bc:	4291      	cmp	r1, r2
    67be:	d200      	bcs.n	67c2 <DutyCycleCallback+0x1a6>
    67c0:	0011      	movs	r1, r2
        RegParams.pDutyCycleTimer->lastTimerValue = nextTimer;
    67c2:	4b1a      	ldr	r3, [pc, #104]	; (682c <DutyCycleCallback+0x210>)
    67c4:	7c1a      	ldrb	r2, [r3, #16]
    67c6:	7c58      	ldrb	r0, [r3, #17]
    67c8:	0200      	lsls	r0, r0, #8
    67ca:	4310      	orrs	r0, r2
    67cc:	7c9a      	ldrb	r2, [r3, #18]
    67ce:	0412      	lsls	r2, r2, #16
    67d0:	4310      	orrs	r0, r2
    67d2:	7cda      	ldrb	r2, [r3, #19]
    67d4:	0612      	lsls	r2, r2, #24
    67d6:	4302      	orrs	r2, r0
    67d8:	7011      	strb	r1, [r2, #0]
    67da:	0a08      	lsrs	r0, r1, #8
    67dc:	7050      	strb	r0, [r2, #1]
    67de:	0c08      	lsrs	r0, r1, #16
    67e0:	7090      	strb	r0, [r2, #2]
    67e2:	0e08      	lsrs	r0, r1, #24
    67e4:	70d0      	strb	r0, [r2, #3]
		SwTimerStart (RegParams.pDutyCycleTimer->timerId, MS_TO_US(nextTimer), SW_TIMEOUT_RELATIVE, (void *)DutyCycleCallback, NULL);
    67e6:	22fa      	movs	r2, #250	; 0xfa
    67e8:	0092      	lsls	r2, r2, #2
    67ea:	4351      	muls	r1, r2
    67ec:	7c18      	ldrb	r0, [r3, #16]
    67ee:	7c5a      	ldrb	r2, [r3, #17]
    67f0:	0212      	lsls	r2, r2, #8
    67f2:	4310      	orrs	r0, r2
    67f4:	7c9a      	ldrb	r2, [r3, #18]
    67f6:	0412      	lsls	r2, r2, #16
    67f8:	4302      	orrs	r2, r0
    67fa:	7cdb      	ldrb	r3, [r3, #19]
    67fc:	061b      	lsls	r3, r3, #24
    67fe:	4313      	orrs	r3, r2
    6800:	7918      	ldrb	r0, [r3, #4]
    6802:	2300      	movs	r3, #0
    6804:	9300      	str	r3, [sp, #0]
    6806:	4b0a      	ldr	r3, [pc, #40]	; (6830 <DutyCycleCallback+0x214>)
    6808:	2200      	movs	r2, #0
    680a:	4c0a      	ldr	r4, [pc, #40]	; (6834 <DutyCycleCallback+0x218>)
    680c:	47a0      	blx	r4
}
    680e:	b007      	add	sp, #28
    6810:	bc3c      	pop	{r2, r3, r4, r5}
    6812:	4690      	mov	r8, r2
    6814:	4699      	mov	r9, r3
    6816:	46a2      	mov	sl, r4
    6818:	46ab      	mov	fp, r5
    681a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (( DutyCycleTimeout != 0 ))
    681c:	9b05      	ldr	r3, [sp, #20]
    681e:	2b00      	cmp	r3, #0
    6820:	d0f5      	beq.n	680e <DutyCycleCallback+0x1f2>
    bool found = 0;
    6822:	2300      	movs	r3, #0
    6824:	9304      	str	r3, [sp, #16]
    uint32_t minimSubBandTimer = UINT32_MAX;
    6826:	3b01      	subs	r3, #1
    6828:	9303      	str	r3, [sp, #12]
    682a:	e790      	b.n	674e <DutyCycleCallback+0x132>
    682c:	200013e0 	.word	0x200013e0
    6830:	0000661d 	.word	0x0000661d
    6834:	00009485 	.word	0x00009485

00006838 <setLBTTimer>:
    }
}


static StackRetStatus_t setLBTTimer(LorawanRegionalAttributes_t attr, void *attrInput)
{
    6838:	b5f0      	push	{r4, r5, r6, r7, lr}
    683a:	46de      	mov	lr, fp
    683c:	4657      	mov	r7, sl
    683e:	464e      	mov	r6, r9
    6840:	4645      	mov	r5, r8
    6842:	b5e0      	push	{r5, r6, r7, lr}
    6844:	b085      	sub	sp, #20
    bool found = 0;
    uint8_t i;
    uint32_t delta = 0, minim = UINT32_MAX, ticks;
	LBTTimer_t *pLBTTimer;

    i = RegParams.lastUsedChannelIndex;
    6846:	4a71      	ldr	r2, [pc, #452]	; (6a0c <setLBTTimer+0x1d4>)
    6848:	2327      	movs	r3, #39	; 0x27
	pLBTTimer = &RegParams.cmnParams.paramsType2.LBTTimer;
	
	RegParams.cmnParams.paramsType2.channelTimer[i] = LBT_TRANSMIT_CHANNEL_PAUSE_DURATION;
    684a:	5cd4      	ldrb	r4, [r2, r3]
    684c:	0023      	movs	r3, r4
    684e:	3352      	adds	r3, #82	; 0x52
    6850:	009b      	lsls	r3, r3, #2
    6852:	18d3      	adds	r3, r2, r3
    6854:	0019      	movs	r1, r3
    6856:	2032      	movs	r0, #50	; 0x32
    6858:	7258      	strb	r0, [r3, #9]
    685a:	2300      	movs	r3, #0
    685c:	728b      	strb	r3, [r1, #10]
    685e:	72cb      	strb	r3, [r1, #11]
    6860:	730b      	strb	r3, [r1, #12]
	
	if(SwTimerIsRunning(pLBTTimer->timerId))
    6862:	2396      	movs	r3, #150	; 0x96
    6864:	33ff      	adds	r3, #255	; 0xff
    6866:	5cd0      	ldrb	r0, [r2, r3]
    6868:	4b69      	ldr	r3, [pc, #420]	; (6a10 <setLBTTimer+0x1d8>)
    686a:	4798      	blx	r3
    686c:	2800      	cmp	r0, #0
    686e:	d12f      	bne.n	68d0 <setLBTTimer+0x98>
		ticks = SwTimerReadValue(pLBTTimer->timerId);
		delta = pLBTTimer->lastTimerValue - US_TO_MS(ticks);
	}
	else
	{
		minim = RegParams.cmnParams.paramsType2.channelTimer[i];
    6870:	4866      	ldr	r0, [pc, #408]	; (6a0c <setLBTTimer+0x1d4>)
    6872:	0023      	movs	r3, r4
    6874:	3352      	adds	r3, #82	; 0x52
    6876:	009b      	lsls	r3, r3, #2
    6878:	18c3      	adds	r3, r0, r3
    687a:	7a59      	ldrb	r1, [r3, #9]
    687c:	7a9a      	ldrb	r2, [r3, #10]
    687e:	0212      	lsls	r2, r2, #8
    6880:	4311      	orrs	r1, r2
    6882:	7ada      	ldrb	r2, [r3, #11]
    6884:	0412      	lsls	r2, r2, #16
    6886:	430a      	orrs	r2, r1
    6888:	7b19      	ldrb	r1, [r3, #12]
    688a:	0609      	lsls	r1, r1, #24
    688c:	4311      	orrs	r1, r2
    688e:	4689      	mov	r9, r1
		found = 1;
	}
	
	for(i = 0; i < RegParams.maxChannels; i++)
    6890:	2322      	movs	r3, #34	; 0x22
    6892:	56c3      	ldrsb	r3, [r0, r3]
    6894:	4698      	mov	r8, r3
    6896:	2b00      	cmp	r3, #0
    6898:	dc00      	bgt.n	689c <setLBTTimer+0x64>
    689a:	e08d      	b.n	69b8 <setLBTTimer+0x180>
    uint32_t delta = 0, minim = UINT32_MAX, ticks;
    689c:	2300      	movs	r3, #0
    689e:	469a      	mov	sl, r3
		found = 1;
    68a0:	3301      	adds	r3, #1
    68a2:	9303      	str	r3, [sp, #12]
	{
		if(i != RegParams.lastUsedChannelIndex)
    68a4:	4a59      	ldr	r2, [pc, #356]	; (6a0c <setLBTTimer+0x1d4>)
    68a6:	2327      	movs	r3, #39	; 0x27
    68a8:	5cd0      	ldrb	r0, [r2, r3]
		{
			if((RegParams.pChParams[i].status == ENABLED) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0))
    68aa:	7911      	ldrb	r1, [r2, #4]
    68ac:	7953      	ldrb	r3, [r2, #5]
    68ae:	021b      	lsls	r3, r3, #8
    68b0:	430b      	orrs	r3, r1
    68b2:	7991      	ldrb	r1, [r2, #6]
    68b4:	0409      	lsls	r1, r1, #16
    68b6:	430b      	orrs	r3, r1
    68b8:	79d1      	ldrb	r1, [r2, #7]
    68ba:	0609      	lsls	r1, r1, #24
    68bc:	4319      	orrs	r1, r3
    68be:	2600      	movs	r6, #0
    68c0:	2200      	movs	r2, #0
				{
					RegParams.cmnParams.paramsType2.channelTimer[i] = RegParams.cmnParams.paramsType2.channelTimer[i] - delta;
				}
				else
				{
					RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    68c2:	2300      	movs	r3, #0
    68c4:	469c      	mov	ip, r3
					RegParams.cmnParams.paramsType2.channelTimer[i] = RegParams.cmnParams.paramsType2.channelTimer[i] - delta;
    68c6:	4653      	mov	r3, sl
    68c8:	9302      	str	r3, [sp, #8]
    68ca:	468b      	mov	fp, r1
    68cc:	4645      	mov	r5, r8
    68ce:	e039      	b.n	6944 <setLBTTimer+0x10c>
		SwTimerStop(pLBTTimer->timerId);
    68d0:	4c4e      	ldr	r4, [pc, #312]	; (6a0c <setLBTTimer+0x1d4>)
    68d2:	2596      	movs	r5, #150	; 0x96
    68d4:	35ff      	adds	r5, #255	; 0xff
    68d6:	5d60      	ldrb	r0, [r4, r5]
    68d8:	4b4e      	ldr	r3, [pc, #312]	; (6a14 <setLBTTimer+0x1dc>)
    68da:	4798      	blx	r3
		ticks = SwTimerReadValue(pLBTTimer->timerId);
    68dc:	5d60      	ldrb	r0, [r4, r5]
    68de:	4b4e      	ldr	r3, [pc, #312]	; (6a18 <setLBTTimer+0x1e0>)
    68e0:	4798      	blx	r3
	for(i = 0; i < RegParams.maxChannels; i++)
    68e2:	2322      	movs	r3, #34	; 0x22
    68e4:	56e3      	ldrsb	r3, [r4, r3]
    68e6:	4698      	mov	r8, r3
    68e8:	2b00      	cmp	r3, #0
    68ea:	dd68      	ble.n	69be <setLBTTimer+0x186>
		delta = pLBTTimer->lastTimerValue - US_TO_MS(ticks);
    68ec:	4a47      	ldr	r2, [pc, #284]	; (6a0c <setLBTTimer+0x1d4>)
    68ee:	2392      	movs	r3, #146	; 0x92
    68f0:	33ff      	adds	r3, #255	; 0xff
    68f2:	5cd4      	ldrb	r4, [r2, r3]
    68f4:	3301      	adds	r3, #1
    68f6:	5cd3      	ldrb	r3, [r2, r3]
    68f8:	021b      	lsls	r3, r3, #8
    68fa:	4323      	orrs	r3, r4
    68fc:	2194      	movs	r1, #148	; 0x94
    68fe:	31ff      	adds	r1, #255	; 0xff
    6900:	5c54      	ldrb	r4, [r2, r1]
    6902:	0424      	lsls	r4, r4, #16
    6904:	4323      	orrs	r3, r4
    6906:	3101      	adds	r1, #1
    6908:	5c54      	ldrb	r4, [r2, r1]
    690a:	0624      	lsls	r4, r4, #24
    690c:	431c      	orrs	r4, r3
    690e:	21fa      	movs	r1, #250	; 0xfa
    6910:	0089      	lsls	r1, r1, #2
    6912:	4b42      	ldr	r3, [pc, #264]	; (6a1c <setLBTTimer+0x1e4>)
    6914:	4798      	blx	r3
    6916:	1a23      	subs	r3, r4, r0
    6918:	469a      	mov	sl, r3
    uint32_t delta = 0, minim = UINT32_MAX, ticks;
    691a:	2301      	movs	r3, #1
    691c:	425b      	negs	r3, r3
    691e:	4699      	mov	r9, r3
    bool found = 0;
    6920:	2300      	movs	r3, #0
    6922:	9303      	str	r3, [sp, #12]
    6924:	e7be      	b.n	68a4 <setLBTTimer+0x6c>
					RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    6926:	3652      	adds	r6, #82	; 0x52
    6928:	00b6      	lsls	r6, r6, #2
    692a:	4b38      	ldr	r3, [pc, #224]	; (6a0c <setLBTTimer+0x1d4>)
    692c:	4698      	mov	r8, r3
    692e:	4446      	add	r6, r8
    6930:	4661      	mov	r1, ip
    6932:	7271      	strb	r1, [r6, #9]
    6934:	72b1      	strb	r1, [r6, #10]
    6936:	72f1      	strb	r1, [r6, #11]
    6938:	7331      	strb	r1, [r6, #12]
	for(i = 0; i < RegParams.maxChannels; i++)
    693a:	3201      	adds	r2, #1
    693c:	b2d2      	uxtb	r2, r2
    693e:	0016      	movs	r6, r2
    6940:	42aa      	cmp	r2, r5
    6942:	da36      	bge.n	69b2 <setLBTTimer+0x17a>
		if(i != RegParams.lastUsedChannelIndex)
    6944:	4290      	cmp	r0, r2
    6946:	d0f8      	beq.n	693a <setLBTTimer+0x102>
			if((RegParams.pChParams[i].status == ENABLED) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0))
    6948:	0053      	lsls	r3, r2, #1
    694a:	4659      	mov	r1, fp
    694c:	5c5c      	ldrb	r4, [r3, r1]
    694e:	2c00      	cmp	r4, #0
    6950:	d0f3      	beq.n	693a <setLBTTimer+0x102>
    6952:	0033      	movs	r3, r6
    6954:	3352      	adds	r3, #82	; 0x52
    6956:	009b      	lsls	r3, r3, #2
    6958:	4f2c      	ldr	r7, [pc, #176]	; (6a0c <setLBTTimer+0x1d4>)
    695a:	46b8      	mov	r8, r7
    695c:	4443      	add	r3, r8
    695e:	7a5f      	ldrb	r7, [r3, #9]
    6960:	46ba      	mov	sl, r7
    6962:	7a9f      	ldrb	r7, [r3, #10]
    6964:	023f      	lsls	r7, r7, #8
    6966:	46b8      	mov	r8, r7
    6968:	4657      	mov	r7, sl
    696a:	4641      	mov	r1, r8
    696c:	430f      	orrs	r7, r1
    696e:	7ad9      	ldrb	r1, [r3, #11]
    6970:	0409      	lsls	r1, r1, #16
    6972:	430f      	orrs	r7, r1
    6974:	7b1b      	ldrb	r3, [r3, #12]
    6976:	061b      	lsls	r3, r3, #24
    6978:	433b      	orrs	r3, r7
    697a:	d0de      	beq.n	693a <setLBTTimer+0x102>
				if(RegParams.cmnParams.paramsType2.channelTimer[i] > delta)
    697c:	9f02      	ldr	r7, [sp, #8]
    697e:	42bb      	cmp	r3, r7
    6980:	d9d1      	bls.n	6926 <setLBTTimer+0xee>
					RegParams.cmnParams.paramsType2.channelTimer[i] = RegParams.cmnParams.paramsType2.channelTimer[i] - delta;
    6982:	1bdb      	subs	r3, r3, r7
    6984:	3652      	adds	r6, #82	; 0x52
    6986:	00b6      	lsls	r6, r6, #2
    6988:	4920      	ldr	r1, [pc, #128]	; (6a0c <setLBTTimer+0x1d4>)
    698a:	4688      	mov	r8, r1
    698c:	4446      	add	r6, r8
    698e:	2109      	movs	r1, #9
    6990:	4688      	mov	r8, r1
    6992:	44b0      	add	r8, r6
    6994:	7273      	strb	r3, [r6, #9]
    6996:	0a1e      	lsrs	r6, r3, #8
    6998:	4641      	mov	r1, r8
    699a:	704e      	strb	r6, [r1, #1]
    699c:	0c1e      	lsrs	r6, r3, #16
    699e:	708e      	strb	r6, [r1, #2]
    69a0:	0e1e      	lsrs	r6, r3, #24
    69a2:	70ce      	strb	r6, [r1, #3]
				}
				if((RegParams.cmnParams.paramsType2.channelTimer[i] <= minim) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0))
    69a4:	454b      	cmp	r3, r9
    69a6:	d8c8      	bhi.n	693a <setLBTTimer+0x102>
    69a8:	2b00      	cmp	r3, #0
    69aa:	d0c6      	beq.n	693a <setLBTTimer+0x102>
    69ac:	4699      	mov	r9, r3
				{
					minim = RegParams.cmnParams.paramsType2.channelTimer[i];
					found = 1;
    69ae:	9403      	str	r4, [sp, #12]
    69b0:	e7c3      	b.n	693a <setLBTTimer+0x102>
				}
			}
		}
	}
	if((found == 1) && minim)
    69b2:	9b03      	ldr	r3, [sp, #12]
    69b4:	2b00      	cmp	r3, #0
    69b6:	d002      	beq.n	69be <setLBTTimer+0x186>
    69b8:	464b      	mov	r3, r9
    69ba:	2b00      	cmp	r3, #0
    69bc:	d107      	bne.n	69ce <setLBTTimer+0x196>
	{
		pLBTTimer->lastTimerValue = minim;
		SwTimerStart (pLBTTimer->timerId, MS_TO_US(minim), SW_TIMEOUT_RELATIVE, (void *)LBTChannelPauseCallback, NULL);
	}
	return LORAWAN_SUCCESS;
}
    69be:	2008      	movs	r0, #8
    69c0:	b005      	add	sp, #20
    69c2:	bc3c      	pop	{r2, r3, r4, r5}
    69c4:	4690      	mov	r8, r2
    69c6:	4699      	mov	r9, r3
    69c8:	46a2      	mov	sl, r4
    69ca:	46ab      	mov	fp, r5
    69cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		pLBTTimer->lastTimerValue = minim;
    69ce:	4b0f      	ldr	r3, [pc, #60]	; (6a0c <setLBTTimer+0x1d4>)
    69d0:	2292      	movs	r2, #146	; 0x92
    69d2:	32ff      	adds	r2, #255	; 0xff
    69d4:	4649      	mov	r1, r9
    69d6:	5499      	strb	r1, [r3, r2]
    69d8:	464a      	mov	r2, r9
    69da:	0a11      	lsrs	r1, r2, #8
    69dc:	001a      	movs	r2, r3
    69de:	3292      	adds	r2, #146	; 0x92
    69e0:	32ff      	adds	r2, #255	; 0xff
    69e2:	7051      	strb	r1, [r2, #1]
    69e4:	4649      	mov	r1, r9
    69e6:	0c09      	lsrs	r1, r1, #16
    69e8:	7091      	strb	r1, [r2, #2]
    69ea:	4649      	mov	r1, r9
    69ec:	0e09      	lsrs	r1, r1, #24
    69ee:	70d1      	strb	r1, [r2, #3]
		SwTimerStart (pLBTTimer->timerId, MS_TO_US(minim), SW_TIMEOUT_RELATIVE, (void *)LBTChannelPauseCallback, NULL);
    69f0:	21fa      	movs	r1, #250	; 0xfa
    69f2:	0089      	lsls	r1, r1, #2
    69f4:	464a      	mov	r2, r9
    69f6:	4351      	muls	r1, r2
    69f8:	2296      	movs	r2, #150	; 0x96
    69fa:	32ff      	adds	r2, #255	; 0xff
    69fc:	5c98      	ldrb	r0, [r3, r2]
    69fe:	2300      	movs	r3, #0
    6a00:	9300      	str	r3, [sp, #0]
    6a02:	4b07      	ldr	r3, [pc, #28]	; (6a20 <setLBTTimer+0x1e8>)
    6a04:	2200      	movs	r2, #0
    6a06:	4c07      	ldr	r4, [pc, #28]	; (6a24 <setLBTTimer+0x1ec>)
    6a08:	47a0      	blx	r4
    6a0a:	e7d8      	b.n	69be <setLBTTimer+0x186>
    6a0c:	200013e0 	.word	0x200013e0
    6a10:	0000961d 	.word	0x0000961d
    6a14:	00009789 	.word	0x00009789
    6a18:	00009631 	.word	0x00009631
    6a1c:	00011859 	.word	0x00011859
    6a20:	00006a29 	.word	0x00006a29
    6a24:	00009485 	.word	0x00009485

00006a28 <LBTChannelPauseCallback>:
{
    6a28:	b5f0      	push	{r4, r5, r6, r7, lr}
    6a2a:	46de      	mov	lr, fp
    6a2c:	4657      	mov	r7, sl
    6a2e:	464e      	mov	r6, r9
    6a30:	4645      	mov	r5, r8
    6a32:	b5e0      	push	{r5, r6, r7, lr}
    6a34:	b085      	sub	sp, #20
    for (i=0; i < RegParams.maxChannels; i++)
    6a36:	2322      	movs	r3, #34	; 0x22
    6a38:	4a4a      	ldr	r2, [pc, #296]	; (6b64 <LBTChannelPauseCallback+0x13c>)
    6a3a:	56d6      	ldrsb	r6, [r2, r3]
    6a3c:	2e00      	cmp	r6, #0
    6a3e:	dd6a      	ble.n	6b16 <LBTChannelPauseCallback+0xee>
        if ((RegParams.pChParams[i].status == ENABLED) && ( RegParams.cmnParams.paramsType2.channelTimer[i] != 0 ))
    6a40:	0013      	movs	r3, r2
    6a42:	7915      	ldrb	r5, [r2, #4]
    6a44:	7952      	ldrb	r2, [r2, #5]
    6a46:	0212      	lsls	r2, r2, #8
    6a48:	432a      	orrs	r2, r5
    6a4a:	799d      	ldrb	r5, [r3, #6]
    6a4c:	042d      	lsls	r5, r5, #16
    6a4e:	432a      	orrs	r2, r5
    6a50:	79dd      	ldrb	r5, [r3, #7]
    6a52:	062d      	lsls	r5, r5, #24
    6a54:	4315      	orrs	r5, r2
            if ( RegParams.cmnParams.paramsType2.channelTimer[i] > pLBTTimer->lastTimerValue)
    6a56:	2292      	movs	r2, #146	; 0x92
    6a58:	32ff      	adds	r2, #255	; 0xff
    6a5a:	5c9f      	ldrb	r7, [r3, r2]
    6a5c:	3201      	adds	r2, #1
    6a5e:	5c9a      	ldrb	r2, [r3, r2]
    6a60:	0212      	lsls	r2, r2, #8
    6a62:	433a      	orrs	r2, r7
    6a64:	2194      	movs	r1, #148	; 0x94
    6a66:	31ff      	adds	r1, #255	; 0xff
    6a68:	5c5f      	ldrb	r7, [r3, r1]
    6a6a:	043f      	lsls	r7, r7, #16
    6a6c:	433a      	orrs	r2, r7
    6a6e:	3101      	adds	r1, #1
    6a70:	5c5f      	ldrb	r7, [r3, r1]
    6a72:	063f      	lsls	r7, r7, #24
    6a74:	4317      	orrs	r7, r2
    6a76:	9703      	str	r7, [sp, #12]
    6a78:	2000      	movs	r0, #0
    6a7a:	2300      	movs	r3, #0
    6a7c:	2200      	movs	r2, #0
    6a7e:	4691      	mov	r9, r2
    6a80:	3a01      	subs	r2, #1
    6a82:	4690      	mov	r8, r2
                RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    6a84:	2200      	movs	r2, #0
    6a86:	4694      	mov	ip, r2
    6a88:	e00e      	b.n	6aa8 <LBTChannelPauseCallback+0x80>
    6a8a:	3052      	adds	r0, #82	; 0x52
    6a8c:	0080      	lsls	r0, r0, #2
    6a8e:	4a35      	ldr	r2, [pc, #212]	; (6b64 <LBTChannelPauseCallback+0x13c>)
    6a90:	4692      	mov	sl, r2
    6a92:	4450      	add	r0, sl
    6a94:	4661      	mov	r1, ip
    6a96:	7241      	strb	r1, [r0, #9]
    6a98:	7281      	strb	r1, [r0, #10]
    6a9a:	72c1      	strb	r1, [r0, #11]
    6a9c:	7301      	strb	r1, [r0, #12]
    for (i=0; i < RegParams.maxChannels; i++)
    6a9e:	3301      	adds	r3, #1
    6aa0:	b2db      	uxtb	r3, r3
    6aa2:	0018      	movs	r0, r3
    6aa4:	42b3      	cmp	r3, r6
    6aa6:	da33      	bge.n	6b10 <LBTChannelPauseCallback+0xe8>
        if ((RegParams.pChParams[i].status == ENABLED) && ( RegParams.cmnParams.paramsType2.channelTimer[i] != 0 ))
    6aa8:	005a      	lsls	r2, r3, #1
    6aaa:	5d54      	ldrb	r4, [r2, r5]
    6aac:	2c00      	cmp	r4, #0
    6aae:	d0f6      	beq.n	6a9e <LBTChannelPauseCallback+0x76>
    6ab0:	0002      	movs	r2, r0
    6ab2:	3252      	adds	r2, #82	; 0x52
    6ab4:	0092      	lsls	r2, r2, #2
    6ab6:	492b      	ldr	r1, [pc, #172]	; (6b64 <LBTChannelPauseCallback+0x13c>)
    6ab8:	468a      	mov	sl, r1
    6aba:	4452      	add	r2, sl
    6abc:	7a57      	ldrb	r7, [r2, #9]
    6abe:	46bb      	mov	fp, r7
    6ac0:	7a97      	ldrb	r7, [r2, #10]
    6ac2:	023f      	lsls	r7, r7, #8
    6ac4:	46ba      	mov	sl, r7
    6ac6:	465f      	mov	r7, fp
    6ac8:	4651      	mov	r1, sl
    6aca:	430f      	orrs	r7, r1
    6acc:	7ad1      	ldrb	r1, [r2, #11]
    6ace:	0409      	lsls	r1, r1, #16
    6ad0:	430f      	orrs	r7, r1
    6ad2:	7b12      	ldrb	r2, [r2, #12]
    6ad4:	0612      	lsls	r2, r2, #24
    6ad6:	433a      	orrs	r2, r7
    6ad8:	d0e1      	beq.n	6a9e <LBTChannelPauseCallback+0x76>
            if ( RegParams.cmnParams.paramsType2.channelTimer[i] > pLBTTimer->lastTimerValue)
    6ada:	9f03      	ldr	r7, [sp, #12]
    6adc:	42ba      	cmp	r2, r7
    6ade:	d9d4      	bls.n	6a8a <LBTChannelPauseCallback+0x62>
                RegParams.cmnParams.paramsType2.channelTimer[i] = RegParams.cmnParams.paramsType2.channelTimer[i] - pLBTTimer->lastTimerValue;
    6ae0:	1bd2      	subs	r2, r2, r7
    6ae2:	3052      	adds	r0, #82	; 0x52
    6ae4:	0080      	lsls	r0, r0, #2
    6ae6:	491f      	ldr	r1, [pc, #124]	; (6b64 <LBTChannelPauseCallback+0x13c>)
    6ae8:	468a      	mov	sl, r1
    6aea:	4450      	add	r0, sl
    6aec:	2109      	movs	r1, #9
    6aee:	468a      	mov	sl, r1
    6af0:	4482      	add	sl, r0
    6af2:	7242      	strb	r2, [r0, #9]
    6af4:	0a10      	lsrs	r0, r2, #8
    6af6:	4651      	mov	r1, sl
    6af8:	7048      	strb	r0, [r1, #1]
    6afa:	0c10      	lsrs	r0, r2, #16
    6afc:	7088      	strb	r0, [r1, #2]
    6afe:	0e10      	lsrs	r0, r2, #24
    6b00:	70c8      	strb	r0, [r1, #3]
            if ( (RegParams.cmnParams.paramsType2.channelTimer[i] <= minim) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0) )
    6b02:	4542      	cmp	r2, r8
    6b04:	d8cb      	bhi.n	6a9e <LBTChannelPauseCallback+0x76>
    6b06:	2a00      	cmp	r2, #0
    6b08:	d0c9      	beq.n	6a9e <LBTChannelPauseCallback+0x76>
                found = 1;
    6b0a:	46a1      	mov	r9, r4
            if ( (RegParams.cmnParams.paramsType2.channelTimer[i] <= minim) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0) )
    6b0c:	4690      	mov	r8, r2
    6b0e:	e7c6      	b.n	6a9e <LBTChannelPauseCallback+0x76>
    if ( found == 1 )
    6b10:	464b      	mov	r3, r9
    6b12:	2b00      	cmp	r3, #0
    6b14:	d106      	bne.n	6b24 <LBTChannelPauseCallback+0xfc>
}
    6b16:	b005      	add	sp, #20
    6b18:	bc3c      	pop	{r2, r3, r4, r5}
    6b1a:	4690      	mov	r8, r2
    6b1c:	4699      	mov	r9, r3
    6b1e:	46a2      	mov	sl, r4
    6b20:	46ab      	mov	fp, r5
    6b22:	bdf0      	pop	{r4, r5, r6, r7, pc}
        pLBTTimer->lastTimerValue = minim;
    6b24:	4b0f      	ldr	r3, [pc, #60]	; (6b64 <LBTChannelPauseCallback+0x13c>)
    6b26:	2292      	movs	r2, #146	; 0x92
    6b28:	32ff      	adds	r2, #255	; 0xff
    6b2a:	4641      	mov	r1, r8
    6b2c:	5499      	strb	r1, [r3, r2]
    6b2e:	4642      	mov	r2, r8
    6b30:	0a11      	lsrs	r1, r2, #8
    6b32:	001a      	movs	r2, r3
    6b34:	3292      	adds	r2, #146	; 0x92
    6b36:	32ff      	adds	r2, #255	; 0xff
    6b38:	7051      	strb	r1, [r2, #1]
    6b3a:	4641      	mov	r1, r8
    6b3c:	0c09      	lsrs	r1, r1, #16
    6b3e:	7091      	strb	r1, [r2, #2]
    6b40:	4641      	mov	r1, r8
    6b42:	0e09      	lsrs	r1, r1, #24
    6b44:	70d1      	strb	r1, [r2, #3]
        SwTimerStart (pLBTTimer->timerId, MS_TO_US(minim), SW_TIMEOUT_RELATIVE, (void *)LBTChannelPauseCallback, NULL);
    6b46:	21fa      	movs	r1, #250	; 0xfa
    6b48:	0089      	lsls	r1, r1, #2
    6b4a:	4642      	mov	r2, r8
    6b4c:	4351      	muls	r1, r2
    6b4e:	2296      	movs	r2, #150	; 0x96
    6b50:	32ff      	adds	r2, #255	; 0xff
    6b52:	5c98      	ldrb	r0, [r3, r2]
    6b54:	2300      	movs	r3, #0
    6b56:	9300      	str	r3, [sp, #0]
    6b58:	4b03      	ldr	r3, [pc, #12]	; (6b68 <LBTChannelPauseCallback+0x140>)
    6b5a:	2200      	movs	r2, #0
    6b5c:	4c03      	ldr	r4, [pc, #12]	; (6b6c <LBTChannelPauseCallback+0x144>)
    6b5e:	47a0      	blx	r4
}
    6b60:	e7d9      	b.n	6b16 <LBTChannelPauseCallback+0xee>
    6b62:	46c0      	nop			; (mov r8, r8)
    6b64:	200013e0 	.word	0x200013e0
    6b68:	00006a29 	.word	0x00006a29
    6b6c:	00009485 	.word	0x00009485

00006b70 <ValidateDataRangeT2>:
	memcpy(&val_drange,attrInput,sizeof(ValUpdateDrange_t));
    6b70:	784a      	ldrb	r2, [r1, #1]
	dataRateMin = val_drange.dataRangeNew & LAST_NIBBLE;
    6b72:	230f      	movs	r3, #15
    6b74:	4013      	ands	r3, r2
    if ( dataRate > RegParams.minDataRate )
    6b76:	4907      	ldr	r1, [pc, #28]	; (6b94 <ValidateDataRangeT2+0x24>)
    6b78:	7f09      	ldrb	r1, [r1, #28]
		retVal = LORAWAN_INVALID_PARAMETER;
    6b7a:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    6b7c:	428b      	cmp	r3, r1
    6b7e:	d900      	bls.n	6b82 <ValidateDataRangeT2+0x12>
}
    6b80:	4770      	bx	lr
	dataRateMax = (val_drange.dataRangeNew & FIRST_NIBBLE) >> SHIFT4;
    6b82:	0912      	lsrs	r2, r2, #4
		retVal = LORAWAN_INVALID_PARAMETER;
    6b84:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    6b86:	428a      	cmp	r2, r1
    6b88:	d8fa      	bhi.n	6b80 <ValidateDataRangeT2+0x10>
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    6b8a:	3802      	subs	r0, #2
	   || (dataRateMax < dataRateMin) )
    6b8c:	4293      	cmp	r3, r2
    6b8e:	d9f7      	bls.n	6b80 <ValidateDataRangeT2+0x10>
		retVal = LORAWAN_INVALID_PARAMETER;
    6b90:	3002      	adds	r0, #2
	return retVal;
    6b92:	e7f5      	b.n	6b80 <ValidateDataRangeT2+0x10>
    6b94:	200013e0 	.word	0x200013e0

00006b98 <setDataRangeT2>:
{
    6b98:	b5f0      	push	{r4, r5, r6, r7, lr}
    6b9a:	46c6      	mov	lr, r8
    6b9c:	b500      	push	{lr}
    6b9e:	b082      	sub	sp, #8
	memcpy((void *)&update_dr,attrInput,sizeof(ValUpdateDrange_t));
    6ba0:	780d      	ldrb	r5, [r1, #0]
    6ba2:	784e      	ldrb	r6, [r1, #1]
	val_chid.channelIndex = update_dr.channelIndex;
    6ba4:	ab01      	add	r3, sp, #4
    6ba6:	701d      	strb	r5, [r3, #0]
	val_chid.allowedForDefaultChannels = ALL_CHANNELS;
    6ba8:	2201      	movs	r2, #1
    6baa:	705a      	strb	r2, [r3, #1]
	if((ValidateDataRangeT2(DATA_RANGE, attrInput) != LORAWAN_SUCCESS) || (ValidateChannelIdT2(CHANNEL_ID, &val_chid) != LORAWAN_SUCCESS))
    6bac:	2012      	movs	r0, #18
    6bae:	4b25      	ldr	r3, [pc, #148]	; (6c44 <setDataRangeT2+0xac>)
    6bb0:	4798      	blx	r3
		retVal = LORAWAN_INVALID_PARAMETER;
    6bb2:	240a      	movs	r4, #10
	if((ValidateDataRangeT2(DATA_RANGE, attrInput) != LORAWAN_SUCCESS) || (ValidateChannelIdT2(CHANNEL_ID, &val_chid) != LORAWAN_SUCCESS))
    6bb4:	2808      	cmp	r0, #8
    6bb6:	d004      	beq.n	6bc2 <setDataRangeT2+0x2a>
}
    6bb8:	0020      	movs	r0, r4
    6bba:	b002      	add	sp, #8
    6bbc:	bc04      	pop	{r2}
    6bbe:	4690      	mov	r8, r2
    6bc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if((ValidateDataRangeT2(DATA_RANGE, attrInput) != LORAWAN_SUCCESS) || (ValidateChannelIdT2(CHANNEL_ID, &val_chid) != LORAWAN_SUCCESS))
    6bc2:	a901      	add	r1, sp, #4
    6bc4:	300d      	adds	r0, #13
    6bc6:	4b20      	ldr	r3, [pc, #128]	; (6c48 <setDataRangeT2+0xb0>)
    6bc8:	4798      	blx	r3
    6bca:	0004      	movs	r4, r0
    6bcc:	2808      	cmp	r0, #8
    6bce:	d001      	beq.n	6bd4 <setDataRangeT2+0x3c>
		retVal = LORAWAN_INVALID_PARAMETER;
    6bd0:	240a      	movs	r4, #10
    6bd2:	e7f1      	b.n	6bb8 <setDataRangeT2+0x20>
		RegParams.pChParams[update_dr.channelIndex].dataRange.value = update_dr.dataRangeNew;
    6bd4:	4f1d      	ldr	r7, [pc, #116]	; (6c4c <setDataRangeT2+0xb4>)
    6bd6:	793b      	ldrb	r3, [r7, #4]
    6bd8:	797a      	ldrb	r2, [r7, #5]
    6bda:	0212      	lsls	r2, r2, #8
    6bdc:	431a      	orrs	r2, r3
    6bde:	79bb      	ldrb	r3, [r7, #6]
    6be0:	041b      	lsls	r3, r3, #16
    6be2:	431a      	orrs	r2, r3
    6be4:	79fb      	ldrb	r3, [r7, #7]
    6be6:	061b      	lsls	r3, r3, #24
    6be8:	4313      	orrs	r3, r2
    6bea:	006a      	lsls	r2, r5, #1
    6bec:	4690      	mov	r8, r2
    6bee:	4443      	add	r3, r8
    6bf0:	705e      	strb	r6, [r3, #1]
		PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    6bf2:	23f8      	movs	r3, #248	; 0xf8
    6bf4:	33ff      	adds	r3, #255	; 0xff
    6bf6:	5cfb      	ldrb	r3, [r7, r3]
    6bf8:	22fc      	movs	r2, #252	; 0xfc
    6bfa:	0052      	lsls	r2, r2, #1
    6bfc:	5cb8      	ldrb	r0, [r7, r2]
    6bfe:	0200      	lsls	r0, r0, #8
    6c00:	4318      	orrs	r0, r3
    6c02:	b2c1      	uxtb	r1, r0
    6c04:	0a00      	lsrs	r0, r0, #8
    6c06:	4e12      	ldr	r6, [pc, #72]	; (6c50 <setDataRangeT2+0xb8>)
    6c08:	47b0      	blx	r6
		RegParams.pOtherChParams[update_dr.channelIndex].parametersDefined |= DATA_RANGE_DEFINED;
    6c0a:	7a3b      	ldrb	r3, [r7, #8]
    6c0c:	7a7a      	ldrb	r2, [r7, #9]
    6c0e:	0212      	lsls	r2, r2, #8
    6c10:	431a      	orrs	r2, r3
    6c12:	7abb      	ldrb	r3, [r7, #10]
    6c14:	041b      	lsls	r3, r3, #16
    6c16:	431a      	orrs	r2, r3
    6c18:	7afb      	ldrb	r3, [r7, #11]
    6c1a:	061b      	lsls	r3, r3, #24
    6c1c:	4313      	orrs	r3, r2
    6c1e:	4445      	add	r5, r8
    6c20:	00ad      	lsls	r5, r5, #2
    6c22:	195d      	adds	r5, r3, r5
    6c24:	7aeb      	ldrb	r3, [r5, #11]
    6c26:	2202      	movs	r2, #2
    6c28:	4313      	orrs	r3, r2
    6c2a:	72eb      	strb	r3, [r5, #11]
		PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    6c2c:	23fa      	movs	r3, #250	; 0xfa
    6c2e:	33ff      	adds	r3, #255	; 0xff
    6c30:	5cfb      	ldrb	r3, [r7, r3]
    6c32:	22fd      	movs	r2, #253	; 0xfd
    6c34:	0052      	lsls	r2, r2, #1
    6c36:	5cb8      	ldrb	r0, [r7, r2]
    6c38:	0200      	lsls	r0, r0, #8
    6c3a:	4318      	orrs	r0, r3
    6c3c:	b2c1      	uxtb	r1, r0
    6c3e:	0a00      	lsrs	r0, r0, #8
    6c40:	47b0      	blx	r6
    6c42:	e7b9      	b.n	6bb8 <setDataRangeT2+0x20>
    6c44:	00006b71 	.word	0x00006b71
    6c48:	00004bc5 	.word	0x00004bc5
    6c4c:	200013e0 	.word	0x200013e0
    6c50:	0000845d 	.word	0x0000845d

00006c54 <LORAREG_GetAttr_MaxPayloadT3>:
{
    6c54:	b530      	push	{r4, r5, lr}
	dataRate = *(uint8_t *)attrInput;
    6c56:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    6c58:	4916      	ldr	r1, [pc, #88]	; (6cb4 <LORAREG_GetAttr_MaxPayloadT3+0x60>)
    6c5a:	7f09      	ldrb	r1, [r1, #28]
		result =  LORAWAN_INVALID_PARAMETER;
    6c5c:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    6c5e:	4299      	cmp	r1, r3
    6c60:	d215      	bcs.n	6c8e <LORAREG_GetAttr_MaxPayloadT3+0x3a>
	if(RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime == 1)
    6c62:	21ac      	movs	r1, #172	; 0xac
    6c64:	31ff      	adds	r1, #255	; 0xff
    6c66:	4c13      	ldr	r4, [pc, #76]	; (6cb4 <LORAREG_GetAttr_MaxPayloadT3+0x60>)
    6c68:	5c61      	ldrb	r1, [r4, r1]
    6c6a:	07c9      	lsls	r1, r1, #31
    6c6c:	d411      	bmi.n	6c92 <LORAREG_GetAttr_MaxPayloadT3+0x3e>
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].maxPayloadSizeDt0;
    6c6e:	4d11      	ldr	r5, [pc, #68]	; (6cb4 <LORAREG_GetAttr_MaxPayloadT3+0x60>)
    6c70:	7829      	ldrb	r1, [r5, #0]
    6c72:	786c      	ldrb	r4, [r5, #1]
    6c74:	0224      	lsls	r4, r4, #8
    6c76:	430c      	orrs	r4, r1
    6c78:	78a9      	ldrb	r1, [r5, #2]
    6c7a:	0409      	lsls	r1, r1, #16
    6c7c:	430c      	orrs	r4, r1
    6c7e:	78e9      	ldrb	r1, [r5, #3]
    6c80:	0609      	lsls	r1, r1, #24
    6c82:	4321      	orrs	r1, r4
    6c84:	00db      	lsls	r3, r3, #3
    6c86:	185b      	adds	r3, r3, r1
    6c88:	789b      	ldrb	r3, [r3, #2]
    6c8a:	7013      	strb	r3, [r2, #0]
}
    6c8c:	bd30      	pop	{r4, r5, pc}
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6c8e:	3802      	subs	r0, #2
    6c90:	e7e7      	b.n	6c62 <LORAREG_GetAttr_MaxPayloadT3+0xe>
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].maxPayloadSizeDt1;
    6c92:	0025      	movs	r5, r4
    6c94:	7821      	ldrb	r1, [r4, #0]
    6c96:	7864      	ldrb	r4, [r4, #1]
    6c98:	0224      	lsls	r4, r4, #8
    6c9a:	430c      	orrs	r4, r1
    6c9c:	78a9      	ldrb	r1, [r5, #2]
    6c9e:	0409      	lsls	r1, r1, #16
    6ca0:	430c      	orrs	r4, r1
    6ca2:	78e9      	ldrb	r1, [r5, #3]
    6ca4:	0609      	lsls	r1, r1, #24
    6ca6:	4321      	orrs	r1, r4
    6ca8:	00db      	lsls	r3, r3, #3
    6caa:	1859      	adds	r1, r3, r1
    6cac:	78cb      	ldrb	r3, [r1, #3]
    6cae:	7013      	strb	r3, [r2, #0]
    6cb0:	e7ec      	b.n	6c8c <LORAREG_GetAttr_MaxPayloadT3+0x38>
    6cb2:	46c0      	nop			; (mov r8, r8)
    6cb4:	200013e0 	.word	0x200013e0

00006cb8 <LORAREG_GetAttr_RxWindowSizeT2>:
{
    6cb8:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    6cba:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    6cbc:	490c      	ldr	r1, [pc, #48]	; (6cf0 <LORAREG_GetAttr_RxWindowSizeT2+0x38>)
    6cbe:	7f09      	ldrb	r1, [r1, #28]
		return LORAWAN_INVALID_PARAMETER;
    6cc0:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    6cc2:	4299      	cmp	r1, r3
    6cc4:	d200      	bcs.n	6cc8 <LORAREG_GetAttr_RxWindowSizeT2+0x10>
}
    6cc6:	bd10      	pop	{r4, pc}
		*(uint16_t *)attrOutput = RegParams.pDrParams[dataRate].rxWindowSize;
    6cc8:	4c09      	ldr	r4, [pc, #36]	; (6cf0 <LORAREG_GetAttr_RxWindowSizeT2+0x38>)
    6cca:	7821      	ldrb	r1, [r4, #0]
    6ccc:	7860      	ldrb	r0, [r4, #1]
    6cce:	0200      	lsls	r0, r0, #8
    6cd0:	4308      	orrs	r0, r1
    6cd2:	78a1      	ldrb	r1, [r4, #2]
    6cd4:	0409      	lsls	r1, r1, #16
    6cd6:	4308      	orrs	r0, r1
    6cd8:	78e1      	ldrb	r1, [r4, #3]
    6cda:	0609      	lsls	r1, r1, #24
    6cdc:	4301      	orrs	r1, r0
    6cde:	00db      	lsls	r3, r3, #3
    6ce0:	5c58      	ldrb	r0, [r3, r1]
    6ce2:	185b      	adds	r3, r3, r1
    6ce4:	785b      	ldrb	r3, [r3, #1]
    6ce6:	021b      	lsls	r3, r3, #8
    6ce8:	4303      	orrs	r3, r0
    6cea:	8013      	strh	r3, [r2, #0]
	return result;
    6cec:	2008      	movs	r0, #8
    6cee:	e7ea      	b.n	6cc6 <LORAREG_GetAttr_RxWindowSizeT2+0xe>
    6cf0:	200013e0 	.word	0x200013e0

00006cf4 <LORAREG_GetAttr_RxWindowOffsetT2>:
{
    6cf4:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    6cf6:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    6cf8:	490b      	ldr	r1, [pc, #44]	; (6d28 <LORAREG_GetAttr_RxWindowOffsetT2+0x34>)
    6cfa:	7f09      	ldrb	r1, [r1, #28]
		return LORAWAN_INVALID_PARAMETER;
    6cfc:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    6cfe:	4299      	cmp	r1, r3
    6d00:	d200      	bcs.n	6d04 <LORAREG_GetAttr_RxWindowOffsetT2+0x10>
}
    6d02:	bd10      	pop	{r4, pc}
		*(int8_t *)attrOutput = RegParams.pDrParams[dataRate].rxWindowOffset;
    6d04:	4c08      	ldr	r4, [pc, #32]	; (6d28 <LORAREG_GetAttr_RxWindowOffsetT2+0x34>)
    6d06:	7821      	ldrb	r1, [r4, #0]
    6d08:	7860      	ldrb	r0, [r4, #1]
    6d0a:	0200      	lsls	r0, r0, #8
    6d0c:	4308      	orrs	r0, r1
    6d0e:	78a1      	ldrb	r1, [r4, #2]
    6d10:	0409      	lsls	r1, r1, #16
    6d12:	4308      	orrs	r0, r1
    6d14:	78e1      	ldrb	r1, [r4, #3]
    6d16:	0609      	lsls	r1, r1, #24
    6d18:	4301      	orrs	r1, r0
    6d1a:	00db      	lsls	r3, r3, #3
    6d1c:	185b      	adds	r3, r3, r1
    6d1e:	791b      	ldrb	r3, [r3, #4]
    6d20:	b25b      	sxtb	r3, r3
    6d22:	7013      	strb	r3, [r2, #0]
	return result;
    6d24:	2008      	movs	r0, #8
    6d26:	e7ec      	b.n	6d02 <LORAREG_GetAttr_RxWindowOffsetT2+0xe>
    6d28:	200013e0 	.word	0x200013e0

00006d2c <LORAREG_GetAttr_MaxPayloadT2>:
{
    6d2c:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    6d2e:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    6d30:	490b      	ldr	r1, [pc, #44]	; (6d60 <LORAREG_GetAttr_MaxPayloadT2+0x34>)
    6d32:	7f09      	ldrb	r1, [r1, #28]
		result =  LORAWAN_INVALID_PARAMETER;
    6d34:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    6d36:	4299      	cmp	r1, r3
    6d38:	d200      	bcs.n	6d3c <LORAREG_GetAttr_MaxPayloadT2+0x10>
}
    6d3a:	bd10      	pop	{r4, pc}
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].maxPayloadSizeDt0;
    6d3c:	4c08      	ldr	r4, [pc, #32]	; (6d60 <LORAREG_GetAttr_MaxPayloadT2+0x34>)
    6d3e:	7821      	ldrb	r1, [r4, #0]
    6d40:	7860      	ldrb	r0, [r4, #1]
    6d42:	0200      	lsls	r0, r0, #8
    6d44:	4308      	orrs	r0, r1
    6d46:	78a1      	ldrb	r1, [r4, #2]
    6d48:	0409      	lsls	r1, r1, #16
    6d4a:	4308      	orrs	r0, r1
    6d4c:	78e1      	ldrb	r1, [r4, #3]
    6d4e:	0609      	lsls	r1, r1, #24
    6d50:	4301      	orrs	r1, r0
    6d52:	00db      	lsls	r3, r3, #3
    6d54:	185b      	adds	r3, r3, r1
    6d56:	789b      	ldrb	r3, [r3, #2]
    6d58:	7013      	strb	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6d5a:	2008      	movs	r0, #8
	return result;
    6d5c:	e7ed      	b.n	6d3a <LORAREG_GetAttr_MaxPayloadT2+0xe>
    6d5e:	46c0      	nop			; (mov r8, r8)
    6d60:	200013e0 	.word	0x200013e0

00006d64 <LORAREG_GetAttr_ModulationAttrT2>:
{
    6d64:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    6d66:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    6d68:	490b      	ldr	r1, [pc, #44]	; (6d98 <LORAREG_GetAttr_ModulationAttrT2+0x34>)
    6d6a:	7f09      	ldrb	r1, [r1, #28]
		result = LORAWAN_INVALID_PARAMETER;
    6d6c:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    6d6e:	4299      	cmp	r1, r3
    6d70:	d200      	bcs.n	6d74 <LORAREG_GetAttr_ModulationAttrT2+0x10>
}
    6d72:	bd10      	pop	{r4, pc}
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].modulation;
    6d74:	4c08      	ldr	r4, [pc, #32]	; (6d98 <LORAREG_GetAttr_ModulationAttrT2+0x34>)
    6d76:	7821      	ldrb	r1, [r4, #0]
    6d78:	7860      	ldrb	r0, [r4, #1]
    6d7a:	0200      	lsls	r0, r0, #8
    6d7c:	4308      	orrs	r0, r1
    6d7e:	78a1      	ldrb	r1, [r4, #2]
    6d80:	0409      	lsls	r1, r1, #16
    6d82:	4308      	orrs	r0, r1
    6d84:	78e1      	ldrb	r1, [r4, #3]
    6d86:	0609      	lsls	r1, r1, #24
    6d88:	4301      	orrs	r1, r0
    6d8a:	00db      	lsls	r3, r3, #3
    6d8c:	185b      	adds	r3, r3, r1
    6d8e:	79db      	ldrb	r3, [r3, #7]
    6d90:	7013      	strb	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6d92:	2008      	movs	r0, #8
	return result;
    6d94:	e7ed      	b.n	6d72 <LORAREG_GetAttr_ModulationAttrT2+0xe>
    6d96:	46c0      	nop			; (mov r8, r8)
    6d98:	200013e0 	.word	0x200013e0

00006d9c <LORAREG_GetAttr_BandwidthAttrT2>:
{
    6d9c:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    6d9e:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    6da0:	490b      	ldr	r1, [pc, #44]	; (6dd0 <LORAREG_GetAttr_BandwidthAttrT2+0x34>)
    6da2:	7f09      	ldrb	r1, [r1, #28]
		result = LORAWAN_INVALID_PARAMETER;
    6da4:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    6da6:	4299      	cmp	r1, r3
    6da8:	d200      	bcs.n	6dac <LORAREG_GetAttr_BandwidthAttrT2+0x10>
}
    6daa:	bd10      	pop	{r4, pc}
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].bandwidth;
    6dac:	4c08      	ldr	r4, [pc, #32]	; (6dd0 <LORAREG_GetAttr_BandwidthAttrT2+0x34>)
    6dae:	7821      	ldrb	r1, [r4, #0]
    6db0:	7860      	ldrb	r0, [r4, #1]
    6db2:	0200      	lsls	r0, r0, #8
    6db4:	4308      	orrs	r0, r1
    6db6:	78a1      	ldrb	r1, [r4, #2]
    6db8:	0409      	lsls	r1, r1, #16
    6dba:	4308      	orrs	r0, r1
    6dbc:	78e1      	ldrb	r1, [r4, #3]
    6dbe:	0609      	lsls	r1, r1, #24
    6dc0:	4301      	orrs	r1, r0
    6dc2:	00db      	lsls	r3, r3, #3
    6dc4:	185b      	adds	r3, r3, r1
    6dc6:	799b      	ldrb	r3, [r3, #6]
    6dc8:	7013      	strb	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6dca:	2008      	movs	r0, #8
	return result;
    6dcc:	e7ed      	b.n	6daa <LORAREG_GetAttr_BandwidthAttrT2+0xe>
    6dce:	46c0      	nop			; (mov r8, r8)
    6dd0:	200013e0 	.word	0x200013e0

00006dd4 <LORAREG_GetAttr_SpreadFactorT2>:
{
    6dd4:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    6dd6:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    6dd8:	490b      	ldr	r1, [pc, #44]	; (6e08 <LORAREG_GetAttr_SpreadFactorT2+0x34>)
    6dda:	7f09      	ldrb	r1, [r1, #28]
		result =  LORAWAN_INVALID_PARAMETER;
    6ddc:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    6dde:	4299      	cmp	r1, r3
    6de0:	d200      	bcs.n	6de4 <LORAREG_GetAttr_SpreadFactorT2+0x10>
}
    6de2:	bd10      	pop	{r4, pc}
		*(RadioDataRate_t *)attrOutput = RegParams.pDrParams[dataRate].spreadingFactor;
    6de4:	4c08      	ldr	r4, [pc, #32]	; (6e08 <LORAREG_GetAttr_SpreadFactorT2+0x34>)
    6de6:	7821      	ldrb	r1, [r4, #0]
    6de8:	7860      	ldrb	r0, [r4, #1]
    6dea:	0200      	lsls	r0, r0, #8
    6dec:	4308      	orrs	r0, r1
    6dee:	78a1      	ldrb	r1, [r4, #2]
    6df0:	0409      	lsls	r1, r1, #16
    6df2:	4308      	orrs	r0, r1
    6df4:	78e1      	ldrb	r1, [r4, #3]
    6df6:	0609      	lsls	r1, r1, #24
    6df8:	4301      	orrs	r1, r0
    6dfa:	00db      	lsls	r3, r3, #3
    6dfc:	185b      	adds	r3, r3, r1
    6dfe:	795b      	ldrb	r3, [r3, #5]
    6e00:	7013      	strb	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6e02:	2008      	movs	r0, #8
	return result;
    6e04:	e7ed      	b.n	6de2 <LORAREG_GetAttr_SpreadFactorT2+0xe>
    6e06:	46c0      	nop			; (mov r8, r8)
    6e08:	200013e0 	.word	0x200013e0

00006e0c <ValidateChMaskChCntl>:
{
    6e0c:	b500      	push	{lr}
    6e0e:	b083      	sub	sp, #12
	ValChMaskCntl_t chMaskchCntl = * (ValChMaskCntl_t *)attrInput;
    6e10:	2204      	movs	r2, #4
    6e12:	a801      	add	r0, sp, #4
    6e14:	4b05      	ldr	r3, [pc, #20]	; (6e2c <ValidateChMaskChCntl+0x20>)
    6e16:	4798      	blx	r3
	result = ((ValidateChannelMask(CHANNEL_MASK, (void *)&chMaskchCntl.chnlMask)) | (ValidateChannelMaskCntl(CHANNEL_MASK_CNTL,  (void *)&chMaskchCntl.chnlMaskCntl)));		
    6e18:	a901      	add	r1, sp, #4
    6e1a:	201b      	movs	r0, #27
    6e1c:	4b04      	ldr	r3, [pc, #16]	; (6e30 <ValidateChMaskChCntl+0x24>)
    6e1e:	4798      	blx	r3
    6e20:	2308      	movs	r3, #8
    6e22:	4318      	orrs	r0, r3
    return result;
    6e24:	b2c0      	uxtb	r0, r0
}
    6e26:	b003      	add	sp, #12
    6e28:	bd00      	pop	{pc}
    6e2a:	46c0      	nop			; (mov r8, r8)
    6e2c:	000149c9 	.word	0x000149c9
    6e30:	00004cad 	.word	0x00004cad

00006e34 <LORAREG_GetAttr_NewTxChConfigT2>:
{
    6e34:	b5f0      	push	{r4, r5, r6, r7, lr}
    6e36:	b083      	sub	sp, #12
    6e38:	0015      	movs	r5, r2
	memcpy(&newTxChannelReq,(NewTxChannelReq_t *)attrInput,sizeof(NewTxChannelReq_t));
    6e3a:	788c      	ldrb	r4, [r1, #2]
    if ( dataRate > RegParams.minDataRate )
    6e3c:	4b2e      	ldr	r3, [pc, #184]	; (6ef8 <LORAREG_GetAttr_NewTxChConfigT2+0xc4>)
    6e3e:	7f1b      	ldrb	r3, [r3, #28]
		result = LORAWAN_INVALID_PARAMETER;
    6e40:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    6e42:	42a3      	cmp	r3, r4
    6e44:	d205      	bcs.n	6e52 <LORAREG_GetAttr_NewTxChConfigT2+0x1e>
}
    6e46:	b003      	add	sp, #12
    6e48:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(((((1 << RegParams.band) & (ISM_ASBAND)) || ((1 << RegParams.band) & (1 << ISM_JPN923))) != 0) && (transmissionType == 0))
    6e4a:	2900      	cmp	r1, #0
    6e4c:	d10f      	bne.n	6e6e <LORAREG_GetAttr_NewTxChConfigT2+0x3a>
		currDr = DR2;
    6e4e:	2402      	movs	r4, #2
    6e50:	e00d      	b.n	6e6e <LORAREG_GetAttr_NewTxChConfigT2+0x3a>
	memcpy(&newTxChannelReq,(NewTxChannelReq_t *)attrInput,sizeof(NewTxChannelReq_t));
    6e52:	784e      	ldrb	r6, [r1, #1]
	if (txPowerNew > RegParams.maxTxPwrIndx)
    6e54:	2325      	movs	r3, #37	; 0x25
    6e56:	4a28      	ldr	r2, [pc, #160]	; (6ef8 <LORAREG_GetAttr_NewTxChConfigT2+0xc4>)
    6e58:	56d3      	ldrsb	r3, [r2, r3]
		result = LORAWAN_INVALID_PARAMETER;
    6e5a:	200a      	movs	r0, #10
	if (txPowerNew > RegParams.maxTxPwrIndx)
    6e5c:	429e      	cmp	r6, r3
    6e5e:	dcf2      	bgt.n	6e46 <LORAREG_GetAttr_NewTxChConfigT2+0x12>
		result = GetTxChannelConfig2(newTxChannelReq.transmissionType,newTxChannelReq.txPwr,newTxChannelReq.currDr,(radioConfig_t*)attrOutput);
    6e60:	7809      	ldrb	r1, [r1, #0]
	if(((((1 << RegParams.band) & (ISM_ASBAND)) || ((1 << RegParams.band) & (1 << ISM_JPN923))) != 0) && (transmissionType == 0))
    6e62:	2326      	movs	r3, #38	; 0x26
    6e64:	5cd2      	ldrb	r2, [r2, r3]
    6e66:	4b25      	ldr	r3, [pc, #148]	; (6efc <LORAREG_GetAttr_NewTxChConfigT2+0xc8>)
    6e68:	4113      	asrs	r3, r2
    6e6a:	07db      	lsls	r3, r3, #31
    6e6c:	d4ed      	bmi.n	6e4a <LORAREG_GetAttr_NewTxChConfigT2+0x16>
	result = SearchAvailableChannel2 (RegParams.maxChannels, transmissionType,currDr, &channelIndex);
    6e6e:	2322      	movs	r3, #34	; 0x22
    6e70:	4a21      	ldr	r2, [pc, #132]	; (6ef8 <LORAREG_GetAttr_NewTxChConfigT2+0xc4>)
    6e72:	5cd0      	ldrb	r0, [r2, r3]
    6e74:	466b      	mov	r3, sp
    6e76:	3307      	adds	r3, #7
    6e78:	0022      	movs	r2, r4
    6e7a:	4f21      	ldr	r7, [pc, #132]	; (6f00 <LORAREG_GetAttr_NewTxChConfigT2+0xcc>)
    6e7c:	47b8      	blx	r7
	if (result == LORAWAN_SUCCESS)
    6e7e:	2808      	cmp	r0, #8
    6e80:	d1e1      	bne.n	6e46 <LORAREG_GetAttr_NewTxChConfigT2+0x12>
		RegParams.lastUsedChannelIndex = channelIndex;
    6e82:	466b      	mov	r3, sp
    6e84:	79df      	ldrb	r7, [r3, #7]
    6e86:	4b1c      	ldr	r3, [pc, #112]	; (6ef8 <LORAREG_GetAttr_NewTxChConfigT2+0xc4>)
    6e88:	2227      	movs	r2, #39	; 0x27
    6e8a:	549f      	strb	r7, [r3, r2]
		radioConfig->frequency = RegParams.pOtherChParams[channelIndex].ulfrequency;
    6e8c:	7a19      	ldrb	r1, [r3, #8]
    6e8e:	7a5a      	ldrb	r2, [r3, #9]
    6e90:	0212      	lsls	r2, r2, #8
    6e92:	430a      	orrs	r2, r1
    6e94:	7a99      	ldrb	r1, [r3, #10]
    6e96:	0409      	lsls	r1, r1, #16
    6e98:	430a      	orrs	r2, r1
    6e9a:	7ad9      	ldrb	r1, [r3, #11]
    6e9c:	0609      	lsls	r1, r1, #24
    6e9e:	4311      	orrs	r1, r2
    6ea0:	007a      	lsls	r2, r7, #1
    6ea2:	19d2      	adds	r2, r2, r7
    6ea4:	0092      	lsls	r2, r2, #2
    6ea6:	5c57      	ldrb	r7, [r2, r1]
    6ea8:	1852      	adds	r2, r2, r1
    6eaa:	7851      	ldrb	r1, [r2, #1]
    6eac:	0209      	lsls	r1, r1, #8
    6eae:	430f      	orrs	r7, r1
    6eb0:	7891      	ldrb	r1, [r2, #2]
    6eb2:	0409      	lsls	r1, r1, #16
    6eb4:	4339      	orrs	r1, r7
    6eb6:	78d2      	ldrb	r2, [r2, #3]
    6eb8:	0612      	lsls	r2, r2, #24
    6eba:	430a      	orrs	r2, r1
    6ebc:	602a      	str	r2, [r5, #0]
		radioConfig->txPower = RegParams.maxTxPwr - 2 *txPwrIndx;
    6ebe:	0076      	lsls	r6, r6, #1
    6ec0:	2220      	movs	r2, #32
    6ec2:	5c9a      	ldrb	r2, [r3, r2]
    6ec4:	1b96      	subs	r6, r2, r6
    6ec6:	722e      	strb	r6, [r5, #8]
		radioConfig->freq_hop_period = DISABLED ;
    6ec8:	2200      	movs	r2, #0
    6eca:	80aa      	strh	r2, [r5, #4]
		radioConfig->modulation = RegParams.pDrParams[currDr].modulation;
    6ecc:	7819      	ldrb	r1, [r3, #0]
    6ece:	785a      	ldrb	r2, [r3, #1]
    6ed0:	0212      	lsls	r2, r2, #8
    6ed2:	4311      	orrs	r1, r2
    6ed4:	789a      	ldrb	r2, [r3, #2]
    6ed6:	0412      	lsls	r2, r2, #16
    6ed8:	430a      	orrs	r2, r1
    6eda:	78db      	ldrb	r3, [r3, #3]
    6edc:	061b      	lsls	r3, r3, #24
    6ede:	4313      	orrs	r3, r2
    6ee0:	00e4      	lsls	r4, r4, #3
    6ee2:	191c      	adds	r4, r3, r4
    6ee4:	79e3      	ldrb	r3, [r4, #7]
    6ee6:	726b      	strb	r3, [r5, #9]
		radioConfig->bandwidth = RegParams.pDrParams[currDr].bandwidth;
    6ee8:	79a3      	ldrb	r3, [r4, #6]
    6eea:	72ab      	strb	r3, [r5, #10]
		radioConfig->sf = RegParams.pDrParams[currDr].spreadingFactor;
    6eec:	7963      	ldrb	r3, [r4, #5]
    6eee:	72eb      	strb	r3, [r5, #11]
		radioConfig->ecrConfig.override = false;
    6ef0:	2300      	movs	r3, #0
    6ef2:	71eb      	strb	r3, [r5, #7]
    6ef4:	e7a7      	b.n	6e46 <LORAREG_GetAttr_NewTxChConfigT2+0x12>
    6ef6:	46c0      	nop			; (mov r8, r8)
    6ef8:	200013e0 	.word	0x200013e0
    6efc:	00007fe0 	.word	0x00007fe0
    6f00:	000050b1 	.word	0x000050b1

00006f04 <setChannelIdStatus>:
{
    6f04:	b510      	push	{r4, lr}
    uint8_t channelId = *(uint8_t *)attrInput;
    6f06:	7808      	ldrb	r0, [r1, #0]
    if (channelId >= RegParams.maxChannels)
    6f08:	2322      	movs	r3, #34	; 0x22
    6f0a:	4a05      	ldr	r2, [pc, #20]	; (6f20 <setChannelIdStatus+0x1c>)
    6f0c:	56d3      	ldrsb	r3, [r2, r3]
    6f0e:	4298      	cmp	r0, r3
    6f10:	db01      	blt.n	6f16 <setChannelIdStatus+0x12>
		retVal = LORAWAN_INVALID_PARAMETER;
    6f12:	200a      	movs	r0, #10
}
    6f14:	bd10      	pop	{r4, pc}
		UpdateChannelIdStatus(updateChid.channelIndex,updateChid.statusNew);
    6f16:	7849      	ldrb	r1, [r1, #1]
    6f18:	4b02      	ldr	r3, [pc, #8]	; (6f24 <setChannelIdStatus+0x20>)
    6f1a:	4798      	blx	r3
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    6f1c:	2008      	movs	r0, #8
	return retVal;
    6f1e:	e7f9      	b.n	6f14 <setChannelIdStatus+0x10>
    6f20:	200013e0 	.word	0x200013e0
    6f24:	00005265 	.word	0x00005265

00006f28 <ValidateDataRange>:
{
    6f28:	b530      	push	{r4, r5, lr}
	uint8_t maxTxDR = RegParams.cmnParams.paramsType1.maxTxDR;
    6f2a:	233a      	movs	r3, #58	; 0x3a
    6f2c:	33ff      	adds	r3, #255	; 0xff
    6f2e:	4a17      	ldr	r2, [pc, #92]	; (6f8c <ValidateDataRange+0x64>)
    6f30:	5cd3      	ldrb	r3, [r2, r3]
	memcpy(&val_drange,attrInput,sizeof(ValUpdateDrange_t));
    6f32:	784a      	ldrb	r2, [r1, #1]
	dataRateMax = (val_drange.dataRangeNew & FIRST_NIBBLE) >> SHIFT4;
    6f34:	0914      	lsrs	r4, r2, #4
	    retVal = LORAWAN_INVALID_PARAMETER;	   
    6f36:	200a      	movs	r0, #10
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    6f38:	42a3      	cmp	r3, r4
    6f3a:	d213      	bcs.n	6f64 <ValidateDataRange+0x3c>
}
    6f3c:	bd30      	pop	{r4, r5, pc}
	   ((chId >= RegParams.cmnParams.paramsType1.Max_125khzChan) && (chId < RegParams.maxChannels) && (dataRateMin != maxTxDR)) ||
    6f3e:	2022      	movs	r0, #34	; 0x22
    6f40:	4d12      	ldr	r5, [pc, #72]	; (6f8c <ValidateDataRange+0x64>)
    6f42:	562d      	ldrsb	r5, [r5, r0]
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    6f44:	381a      	subs	r0, #26
	   ((chId >= RegParams.cmnParams.paramsType1.Max_125khzChan) && (chId < RegParams.maxChannels) && (dataRateMin != maxTxDR)) ||
    6f46:	42a9      	cmp	r1, r5
    6f48:	daf8      	bge.n	6f3c <ValidateDataRange+0x14>
	    retVal = LORAWAN_INVALID_PARAMETER;	   
    6f4a:	3002      	adds	r0, #2
	   ((chId >= RegParams.cmnParams.paramsType1.Max_125khzChan) && (chId < RegParams.maxChannels) && (dataRateMin != maxTxDR)) ||
    6f4c:	4293      	cmp	r3, r2
    6f4e:	d1f5      	bne.n	6f3c <ValidateDataRange+0x14>
	   ((chId >= RegParams.cmnParams.paramsType1.Max_125khzChan) && (chId < RegParams.maxChannels) && (dataRateMax != maxTxDR)))
    6f50:	42a3      	cmp	r3, r4
    6f52:	d005      	beq.n	6f60 <ValidateDataRange+0x38>
	    retVal = LORAWAN_INVALID_PARAMETER;	   
    6f54:	200a      	movs	r0, #10
	return retVal;
    6f56:	e7f1      	b.n	6f3c <ValidateDataRange+0x14>
	    retVal = LORAWAN_INVALID_PARAMETER;	   
    6f58:	200a      	movs	r0, #10
    6f5a:	e7ef      	b.n	6f3c <ValidateDataRange+0x14>
    6f5c:	200a      	movs	r0, #10
    6f5e:	e7ed      	b.n	6f3c <ValidateDataRange+0x14>
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    6f60:	2008      	movs	r0, #8
    6f62:	e7eb      	b.n	6f3c <ValidateDataRange+0x14>
	dataRateMin = val_drange.dataRangeNew & LAST_NIBBLE;
    6f64:	200f      	movs	r0, #15
    6f66:	4002      	ands	r2, r0
	    retVal = LORAWAN_INVALID_PARAMETER;	   
    6f68:	3805      	subs	r0, #5
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    6f6a:	4293      	cmp	r3, r2
    6f6c:	d3e6      	bcc.n	6f3c <ValidateDataRange+0x14>
	if((ValidateDataRateTxT1(TX_DATARATE, (void *)&dataRateMax) != LORAWAN_SUCCESS ) || (ValidateDataRateTxT1(TX_DATARATE, (void *)&dataRateMin) != LORAWAN_SUCCESS ) || dataRateMax < dataRateMin || 
    6f6e:	42a2      	cmp	r2, r4
    6f70:	d8e4      	bhi.n	6f3c <ValidateDataRange+0x14>
	memcpy(&val_drange,attrInput,sizeof(ValUpdateDrange_t));
    6f72:	7809      	ldrb	r1, [r1, #0]
	   ((chId < RegParams.cmnParams.paramsType1.Max_125khzChan) && ((dataRateMin == maxTxDR) || (dataRateMax == maxTxDR))) || 
    6f74:	209e      	movs	r0, #158	; 0x9e
    6f76:	0040      	lsls	r0, r0, #1
	if((ValidateDataRateTxT1(TX_DATARATE, (void *)&dataRateMax) != LORAWAN_SUCCESS ) || (ValidateDataRateTxT1(TX_DATARATE, (void *)&dataRateMin) != LORAWAN_SUCCESS ) || dataRateMax < dataRateMin || 
    6f78:	4d04      	ldr	r5, [pc, #16]	; (6f8c <ValidateDataRange+0x64>)
    6f7a:	5c28      	ldrb	r0, [r5, r0]
    6f7c:	4288      	cmp	r0, r1
    6f7e:	d9de      	bls.n	6f3e <ValidateDataRange+0x16>
	   ((chId < RegParams.cmnParams.paramsType1.Max_125khzChan) && ((dataRateMin == maxTxDR) || (dataRateMax == maxTxDR))) || 
    6f80:	4293      	cmp	r3, r2
    6f82:	d0e9      	beq.n	6f58 <ValidateDataRange+0x30>
    6f84:	42a3      	cmp	r3, r4
    6f86:	d0e9      	beq.n	6f5c <ValidateDataRange+0x34>
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    6f88:	2008      	movs	r0, #8
    6f8a:	e7d7      	b.n	6f3c <ValidateDataRange+0x14>
    6f8c:	200013e0 	.word	0x200013e0

00006f90 <setDataRange>:
{
    6f90:	b570      	push	{r4, r5, r6, lr}
    6f92:	000d      	movs	r5, r1
	if((ValidateDataRange(DATA_RANGE, attrInput) != LORAWAN_SUCCESS) || (ValidateChannelId(CHANNEL_ID, &update_dr.channelIndex) != LORAWAN_SUCCESS))
    6f94:	2012      	movs	r0, #18
    6f96:	4b16      	ldr	r3, [pc, #88]	; (6ff0 <setDataRange+0x60>)
    6f98:	4798      	blx	r3
    6f9a:	0004      	movs	r4, r0
    6f9c:	2808      	cmp	r0, #8
    6f9e:	d002      	beq.n	6fa6 <setDataRange+0x16>
		retVal = LORAWAN_INVALID_PARAMETER;
    6fa0:	240a      	movs	r4, #10
}
    6fa2:	0020      	movs	r0, r4
    6fa4:	bd70      	pop	{r4, r5, r6, pc}
	memcpy((void *)&update_dr,attrInput,sizeof(ValUpdateDrange_t));
    6fa6:	782b      	ldrb	r3, [r5, #0]
    if (channelId >= RegParams.maxChannels)
    6fa8:	2222      	movs	r2, #34	; 0x22
    6faa:	4912      	ldr	r1, [pc, #72]	; (6ff4 <setDataRange+0x64>)
    6fac:	568a      	ldrsb	r2, [r1, r2]
    6fae:	4293      	cmp	r3, r2
    6fb0:	db01      	blt.n	6fb6 <setDataRange+0x26>
		retVal = LORAWAN_INVALID_PARAMETER;
    6fb2:	3402      	adds	r4, #2
    6fb4:	e7f5      	b.n	6fa2 <setDataRange+0x12>
	memcpy((void *)&update_dr,attrInput,sizeof(ValUpdateDrange_t));
    6fb6:	786d      	ldrb	r5, [r5, #1]
		RegParams.pChParams[update_dr.channelIndex].dataRange.value = update_dr.dataRangeNew;
    6fb8:	4a0e      	ldr	r2, [pc, #56]	; (6ff4 <setDataRange+0x64>)
    6fba:	7911      	ldrb	r1, [r2, #4]
    6fbc:	7950      	ldrb	r0, [r2, #5]
    6fbe:	0200      	lsls	r0, r0, #8
    6fc0:	4308      	orrs	r0, r1
    6fc2:	7991      	ldrb	r1, [r2, #6]
    6fc4:	0409      	lsls	r1, r1, #16
    6fc6:	4308      	orrs	r0, r1
    6fc8:	79d1      	ldrb	r1, [r2, #7]
    6fca:	0609      	lsls	r1, r1, #24
    6fcc:	4301      	orrs	r1, r0
    6fce:	005b      	lsls	r3, r3, #1
    6fd0:	185b      	adds	r3, r3, r1
    6fd2:	705d      	strb	r5, [r3, #1]
		PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    6fd4:	23f8      	movs	r3, #248	; 0xf8
    6fd6:	33ff      	adds	r3, #255	; 0xff
    6fd8:	5cd3      	ldrb	r3, [r2, r3]
    6fda:	21fc      	movs	r1, #252	; 0xfc
    6fdc:	0049      	lsls	r1, r1, #1
    6fde:	5c50      	ldrb	r0, [r2, r1]
    6fe0:	0200      	lsls	r0, r0, #8
    6fe2:	4318      	orrs	r0, r3
    6fe4:	b2c1      	uxtb	r1, r0
    6fe6:	0a00      	lsrs	r0, r0, #8
    6fe8:	4b03      	ldr	r3, [pc, #12]	; (6ff8 <setDataRange+0x68>)
    6fea:	4798      	blx	r3
	return retVal;
    6fec:	e7d9      	b.n	6fa2 <setDataRange+0x12>
    6fee:	46c0      	nop			; (mov r8, r8)
    6ff0:	00006f29 	.word	0x00006f29
    6ff4:	200013e0 	.word	0x200013e0
    6ff8:	0000845d 	.word	0x0000845d

00006ffc <LORAREG_GetAttr_RxWindowSizeT1>:
{
    6ffc:	b570      	push	{r4, r5, r6, lr}
    6ffe:	0015      	movs	r5, r2
	dataRate = *(uint8_t *)attrInput;
    7000:	780c      	ldrb	r4, [r1, #0]
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    7002:	233a      	movs	r3, #58	; 0x3a
    7004:	33ff      	adds	r3, #255	; 0xff
    7006:	4a0f      	ldr	r2, [pc, #60]	; (7044 <LORAREG_GetAttr_RxWindowSizeT1+0x48>)
    7008:	5cd3      	ldrb	r3, [r2, r3]
    700a:	42a3      	cmp	r3, r4
    700c:	d205      	bcs.n	701a <LORAREG_GetAttr_RxWindowSizeT1+0x1e>
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    700e:	200f      	movs	r0, #15
    7010:	4b0d      	ldr	r3, [pc, #52]	; (7048 <LORAREG_GetAttr_RxWindowSizeT1+0x4c>)
    7012:	4798      	blx	r3
		return LORAWAN_INVALID_PARAMETER;
    7014:	230a      	movs	r3, #10
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    7016:	2808      	cmp	r0, #8
    7018:	d112      	bne.n	7040 <LORAREG_GetAttr_RxWindowSizeT1+0x44>
	    *(uint16_t *)attrOutput = RegParams.pDrParams[dataRate].rxWindowSize;	
    701a:	490a      	ldr	r1, [pc, #40]	; (7044 <LORAREG_GetAttr_RxWindowSizeT1+0x48>)
    701c:	780b      	ldrb	r3, [r1, #0]
    701e:	784a      	ldrb	r2, [r1, #1]
    7020:	0212      	lsls	r2, r2, #8
    7022:	431a      	orrs	r2, r3
    7024:	788b      	ldrb	r3, [r1, #2]
    7026:	041b      	lsls	r3, r3, #16
    7028:	431a      	orrs	r2, r3
    702a:	78cb      	ldrb	r3, [r1, #3]
    702c:	061b      	lsls	r3, r3, #24
    702e:	4313      	orrs	r3, r2
    7030:	00e4      	lsls	r4, r4, #3
    7032:	5ce2      	ldrb	r2, [r4, r3]
    7034:	18e4      	adds	r4, r4, r3
    7036:	7863      	ldrb	r3, [r4, #1]
    7038:	021b      	lsls	r3, r3, #8
    703a:	4313      	orrs	r3, r2
    703c:	802b      	strh	r3, [r5, #0]
	return result;
    703e:	2308      	movs	r3, #8
}
    7040:	0018      	movs	r0, r3
    7042:	bd70      	pop	{r4, r5, r6, pc}
    7044:	200013e0 	.word	0x200013e0
    7048:	00004b61 	.word	0x00004b61

0000704c <LORAREG_GetAttr_RxWindowOffsetT1>:
{
    704c:	b570      	push	{r4, r5, r6, lr}
    704e:	0015      	movs	r5, r2
	dataRate = *(uint8_t *)attrInput;
    7050:	780c      	ldrb	r4, [r1, #0]
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    7052:	233a      	movs	r3, #58	; 0x3a
    7054:	33ff      	adds	r3, #255	; 0xff
    7056:	4a0e      	ldr	r2, [pc, #56]	; (7090 <LORAREG_GetAttr_RxWindowOffsetT1+0x44>)
    7058:	5cd3      	ldrb	r3, [r2, r3]
    705a:	42a3      	cmp	r3, r4
    705c:	d205      	bcs.n	706a <LORAREG_GetAttr_RxWindowOffsetT1+0x1e>
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    705e:	200f      	movs	r0, #15
    7060:	4b0c      	ldr	r3, [pc, #48]	; (7094 <LORAREG_GetAttr_RxWindowOffsetT1+0x48>)
    7062:	4798      	blx	r3
		return LORAWAN_INVALID_PARAMETER;
    7064:	230a      	movs	r3, #10
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    7066:	2808      	cmp	r0, #8
    7068:	d110      	bne.n	708c <LORAREG_GetAttr_RxWindowOffsetT1+0x40>
		*(int8_t *)attrOutput = RegParams.pDrParams[dataRate].rxWindowOffset;
    706a:	4909      	ldr	r1, [pc, #36]	; (7090 <LORAREG_GetAttr_RxWindowOffsetT1+0x44>)
    706c:	780b      	ldrb	r3, [r1, #0]
    706e:	784a      	ldrb	r2, [r1, #1]
    7070:	0212      	lsls	r2, r2, #8
    7072:	431a      	orrs	r2, r3
    7074:	788b      	ldrb	r3, [r1, #2]
    7076:	041b      	lsls	r3, r3, #16
    7078:	431a      	orrs	r2, r3
    707a:	78cb      	ldrb	r3, [r1, #3]
    707c:	061b      	lsls	r3, r3, #24
    707e:	4313      	orrs	r3, r2
    7080:	00e4      	lsls	r4, r4, #3
    7082:	18e3      	adds	r3, r4, r3
    7084:	791b      	ldrb	r3, [r3, #4]
    7086:	b25b      	sxtb	r3, r3
    7088:	702b      	strb	r3, [r5, #0]
	return result;
    708a:	2308      	movs	r3, #8
}
    708c:	0018      	movs	r0, r3
    708e:	bd70      	pop	{r4, r5, r6, pc}
    7090:	200013e0 	.word	0x200013e0
    7094:	00004b61 	.word	0x00004b61

00007098 <LORAREG_GetAttr_MaxPayloadT1>:
{
    7098:	b570      	push	{r4, r5, r6, lr}
    709a:	0015      	movs	r5, r2
	dataRate = *(uint8_t *)attrInput;
    709c:	780c      	ldrb	r4, [r1, #0]
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    709e:	233a      	movs	r3, #58	; 0x3a
    70a0:	33ff      	adds	r3, #255	; 0xff
    70a2:	4a0e      	ldr	r2, [pc, #56]	; (70dc <LORAREG_GetAttr_MaxPayloadT1+0x44>)
    70a4:	5cd3      	ldrb	r3, [r2, r3]
    70a6:	42a3      	cmp	r3, r4
    70a8:	d205      	bcs.n	70b6 <LORAREG_GetAttr_MaxPayloadT1+0x1e>
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    70aa:	200f      	movs	r0, #15
    70ac:	4b0c      	ldr	r3, [pc, #48]	; (70e0 <LORAREG_GetAttr_MaxPayloadT1+0x48>)
    70ae:	4798      	blx	r3
		result =  LORAWAN_INVALID_PARAMETER;
    70b0:	230a      	movs	r3, #10
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    70b2:	2808      	cmp	r0, #8
    70b4:	d10f      	bne.n	70d6 <LORAREG_GetAttr_MaxPayloadT1+0x3e>
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].maxPayloadSizeDt0;
    70b6:	4909      	ldr	r1, [pc, #36]	; (70dc <LORAREG_GetAttr_MaxPayloadT1+0x44>)
    70b8:	780b      	ldrb	r3, [r1, #0]
    70ba:	784a      	ldrb	r2, [r1, #1]
    70bc:	0212      	lsls	r2, r2, #8
    70be:	431a      	orrs	r2, r3
    70c0:	788b      	ldrb	r3, [r1, #2]
    70c2:	041b      	lsls	r3, r3, #16
    70c4:	431a      	orrs	r2, r3
    70c6:	78cb      	ldrb	r3, [r1, #3]
    70c8:	061b      	lsls	r3, r3, #24
    70ca:	4313      	orrs	r3, r2
    70cc:	00e4      	lsls	r4, r4, #3
    70ce:	18e3      	adds	r3, r4, r3
    70d0:	789b      	ldrb	r3, [r3, #2]
    70d2:	702b      	strb	r3, [r5, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    70d4:	2308      	movs	r3, #8
}
    70d6:	0018      	movs	r0, r3
    70d8:	bd70      	pop	{r4, r5, r6, pc}
    70da:	46c0      	nop			; (mov r8, r8)
    70dc:	200013e0 	.word	0x200013e0
    70e0:	00004b61 	.word	0x00004b61

000070e4 <LORAREG_GetAttr_ModulationAttrT1>:
{
    70e4:	b570      	push	{r4, r5, r6, lr}
    70e6:	0015      	movs	r5, r2
	dataRate = *(uint8_t *)attrInput;
    70e8:	780c      	ldrb	r4, [r1, #0]
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    70ea:	233a      	movs	r3, #58	; 0x3a
    70ec:	33ff      	adds	r3, #255	; 0xff
    70ee:	4a0e      	ldr	r2, [pc, #56]	; (7128 <LORAREG_GetAttr_ModulationAttrT1+0x44>)
    70f0:	5cd3      	ldrb	r3, [r2, r3]
    70f2:	42a3      	cmp	r3, r4
    70f4:	d205      	bcs.n	7102 <LORAREG_GetAttr_ModulationAttrT1+0x1e>
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    70f6:	200f      	movs	r0, #15
    70f8:	4b0c      	ldr	r3, [pc, #48]	; (712c <LORAREG_GetAttr_ModulationAttrT1+0x48>)
    70fa:	4798      	blx	r3
		result = LORAWAN_INVALID_PARAMETER;
    70fc:	230a      	movs	r3, #10
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    70fe:	2808      	cmp	r0, #8
    7100:	d10f      	bne.n	7122 <LORAREG_GetAttr_ModulationAttrT1+0x3e>
	    *(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].modulation;
    7102:	4909      	ldr	r1, [pc, #36]	; (7128 <LORAREG_GetAttr_ModulationAttrT1+0x44>)
    7104:	780b      	ldrb	r3, [r1, #0]
    7106:	784a      	ldrb	r2, [r1, #1]
    7108:	0212      	lsls	r2, r2, #8
    710a:	431a      	orrs	r2, r3
    710c:	788b      	ldrb	r3, [r1, #2]
    710e:	041b      	lsls	r3, r3, #16
    7110:	431a      	orrs	r2, r3
    7112:	78cb      	ldrb	r3, [r1, #3]
    7114:	061b      	lsls	r3, r3, #24
    7116:	4313      	orrs	r3, r2
    7118:	00e4      	lsls	r4, r4, #3
    711a:	18e3      	adds	r3, r4, r3
    711c:	79db      	ldrb	r3, [r3, #7]
    711e:	702b      	strb	r3, [r5, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    7120:	2308      	movs	r3, #8
}
    7122:	0018      	movs	r0, r3
    7124:	bd70      	pop	{r4, r5, r6, pc}
    7126:	46c0      	nop			; (mov r8, r8)
    7128:	200013e0 	.word	0x200013e0
    712c:	00004b61 	.word	0x00004b61

00007130 <LORAREG_GetAttr_BandwidthAttrT1>:
{
    7130:	b570      	push	{r4, r5, r6, lr}
    7132:	0015      	movs	r5, r2
	dataRate = *(uint8_t *)attrInput;
    7134:	780c      	ldrb	r4, [r1, #0]
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    7136:	233a      	movs	r3, #58	; 0x3a
    7138:	33ff      	adds	r3, #255	; 0xff
    713a:	4a0e      	ldr	r2, [pc, #56]	; (7174 <LORAREG_GetAttr_BandwidthAttrT1+0x44>)
    713c:	5cd3      	ldrb	r3, [r2, r3]
    713e:	42a3      	cmp	r3, r4
    7140:	d205      	bcs.n	714e <LORAREG_GetAttr_BandwidthAttrT1+0x1e>
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    7142:	200f      	movs	r0, #15
    7144:	4b0c      	ldr	r3, [pc, #48]	; (7178 <LORAREG_GetAttr_BandwidthAttrT1+0x48>)
    7146:	4798      	blx	r3
		result = LORAWAN_INVALID_PARAMETER;
    7148:	230a      	movs	r3, #10
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    714a:	2808      	cmp	r0, #8
    714c:	d10f      	bne.n	716e <LORAREG_GetAttr_BandwidthAttrT1+0x3e>
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].bandwidth;
    714e:	4909      	ldr	r1, [pc, #36]	; (7174 <LORAREG_GetAttr_BandwidthAttrT1+0x44>)
    7150:	780b      	ldrb	r3, [r1, #0]
    7152:	784a      	ldrb	r2, [r1, #1]
    7154:	0212      	lsls	r2, r2, #8
    7156:	431a      	orrs	r2, r3
    7158:	788b      	ldrb	r3, [r1, #2]
    715a:	041b      	lsls	r3, r3, #16
    715c:	431a      	orrs	r2, r3
    715e:	78cb      	ldrb	r3, [r1, #3]
    7160:	061b      	lsls	r3, r3, #24
    7162:	4313      	orrs	r3, r2
    7164:	00e4      	lsls	r4, r4, #3
    7166:	18e3      	adds	r3, r4, r3
    7168:	799b      	ldrb	r3, [r3, #6]
    716a:	702b      	strb	r3, [r5, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    716c:	2308      	movs	r3, #8
}
    716e:	0018      	movs	r0, r3
    7170:	bd70      	pop	{r4, r5, r6, pc}
    7172:	46c0      	nop			; (mov r8, r8)
    7174:	200013e0 	.word	0x200013e0
    7178:	00004b61 	.word	0x00004b61

0000717c <LORAREG_GetAttr_SpreadFactorT1>:
{
    717c:	b570      	push	{r4, r5, r6, lr}
    717e:	0015      	movs	r5, r2
	dataRate = *(uint8_t *)attrInput;
    7180:	780c      	ldrb	r4, [r1, #0]
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    7182:	233a      	movs	r3, #58	; 0x3a
    7184:	33ff      	adds	r3, #255	; 0xff
    7186:	4a0e      	ldr	r2, [pc, #56]	; (71c0 <LORAREG_GetAttr_SpreadFactorT1+0x44>)
    7188:	5cd3      	ldrb	r3, [r2, r3]
    718a:	42a3      	cmp	r3, r4
    718c:	d205      	bcs.n	719a <LORAREG_GetAttr_SpreadFactorT1+0x1e>
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    718e:	200f      	movs	r0, #15
    7190:	4b0c      	ldr	r3, [pc, #48]	; (71c4 <LORAREG_GetAttr_SpreadFactorT1+0x48>)
    7192:	4798      	blx	r3
		result =  LORAWAN_INVALID_PARAMETER;
    7194:	230a      	movs	r3, #10
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    7196:	2808      	cmp	r0, #8
    7198:	d10f      	bne.n	71ba <LORAREG_GetAttr_SpreadFactorT1+0x3e>
		*(RadioDataRate_t *)attrOutput = RegParams.pDrParams[dataRate].spreadingFactor;
    719a:	4909      	ldr	r1, [pc, #36]	; (71c0 <LORAREG_GetAttr_SpreadFactorT1+0x44>)
    719c:	780b      	ldrb	r3, [r1, #0]
    719e:	784a      	ldrb	r2, [r1, #1]
    71a0:	0212      	lsls	r2, r2, #8
    71a2:	431a      	orrs	r2, r3
    71a4:	788b      	ldrb	r3, [r1, #2]
    71a6:	041b      	lsls	r3, r3, #16
    71a8:	431a      	orrs	r2, r3
    71aa:	78cb      	ldrb	r3, [r1, #3]
    71ac:	061b      	lsls	r3, r3, #24
    71ae:	4313      	orrs	r3, r2
    71b0:	00e4      	lsls	r4, r4, #3
    71b2:	18e3      	adds	r3, r4, r3
    71b4:	795b      	ldrb	r3, [r3, #5]
    71b6:	702b      	strb	r3, [r5, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    71b8:	2308      	movs	r3, #8
}
    71ba:	0018      	movs	r0, r3
    71bc:	bd70      	pop	{r4, r5, r6, pc}
    71be:	46c0      	nop			; (mov r8, r8)
    71c0:	200013e0 	.word	0x200013e0
    71c4:	00004b61 	.word	0x00004b61

000071c8 <ValidateTxFreqT1>:
{
    71c8:	b530      	push	{r4, r5, lr}
    71ca:	b083      	sub	sp, #12
	memcpy(&val_freqTx,attrInput,sizeof(ValUpdateFreqTx_t));
    71cc:	2208      	movs	r2, #8
    71ce:	4668      	mov	r0, sp
    71d0:	4b20      	ldr	r3, [pc, #128]	; (7254 <ValidateTxFreqT1+0x8c>)
    71d2:	4798      	blx	r3
	if(ChIndex > RegParams.maxChannels)
    71d4:	466b      	mov	r3, sp
    71d6:	7919      	ldrb	r1, [r3, #4]
    71d8:	2322      	movs	r3, #34	; 0x22
    71da:	4a1f      	ldr	r2, [pc, #124]	; (7258 <ValidateTxFreqT1+0x90>)
    71dc:	56d3      	ldrsb	r3, [r2, r3]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    71de:	2008      	movs	r0, #8
	if(ChIndex > RegParams.maxChannels)
    71e0:	4299      	cmp	r1, r3
    71e2:	dd00      	ble.n	71e6 <ValidateTxFreqT1+0x1e>
		result = LORAWAN_INVALID_PARAMETER;
    71e4:	3002      	adds	r0, #2
	if(val_freqTx.frequencyNew != GenerateFrequency1(ChIndex) && 
    71e6:	9c00      	ldr	r4, [sp, #0]
    channelFrequency = RegParams.cmnParams.paramsType1.UpStreamCh0Freq + FREQ_200KHZ * channelIndex;
    71e8:	4d1b      	ldr	r5, [pc, #108]	; (7258 <ValidateTxFreqT1+0x90>)
    71ea:	2396      	movs	r3, #150	; 0x96
    71ec:	005b      	lsls	r3, r3, #1
    71ee:	5ceb      	ldrb	r3, [r5, r3]
    71f0:	222e      	movs	r2, #46	; 0x2e
    71f2:	32ff      	adds	r2, #255	; 0xff
    71f4:	5caa      	ldrb	r2, [r5, r2]
    71f6:	0212      	lsls	r2, r2, #8
    71f8:	431a      	orrs	r2, r3
    71fa:	2397      	movs	r3, #151	; 0x97
    71fc:	005b      	lsls	r3, r3, #1
    71fe:	5ceb      	ldrb	r3, [r5, r3]
    7200:	041b      	lsls	r3, r3, #16
    7202:	431a      	orrs	r2, r3
    7204:	2330      	movs	r3, #48	; 0x30
    7206:	33ff      	adds	r3, #255	; 0xff
    7208:	5ceb      	ldrb	r3, [r5, r3]
    720a:	061b      	lsls	r3, r3, #24
    720c:	4313      	orrs	r3, r2
    720e:	4a13      	ldr	r2, [pc, #76]	; (725c <ValidateTxFreqT1+0x94>)
    7210:	434a      	muls	r2, r1
    7212:	189b      	adds	r3, r3, r2
	if(val_freqTx.frequencyNew != GenerateFrequency1(ChIndex) && 
    7214:	429c      	cmp	r4, r3
    7216:	d01b      	beq.n	7250 <ValidateTxFreqT1+0x88>
	                   FREQ_1600KHZ * (channelIndex - RegParams.cmnParams.paramsType1.Max_125khzChan);
    7218:	239e      	movs	r3, #158	; 0x9e
    721a:	005b      	lsls	r3, r3, #1
    721c:	5ceb      	ldrb	r3, [r5, r3]
    721e:	1ac9      	subs	r1, r1, r3
    7220:	4b0f      	ldr	r3, [pc, #60]	; (7260 <ValidateTxFreqT1+0x98>)
    7222:	4359      	muls	r1, r3
    channelFrequency = RegParams.cmnParams.paramsType1.UpStreamCh64Freq + 
    7224:	2398      	movs	r3, #152	; 0x98
    7226:	005b      	lsls	r3, r3, #1
    7228:	5ceb      	ldrb	r3, [r5, r3]
    722a:	2232      	movs	r2, #50	; 0x32
    722c:	32ff      	adds	r2, #255	; 0xff
    722e:	5caa      	ldrb	r2, [r5, r2]
    7230:	0212      	lsls	r2, r2, #8
    7232:	4313      	orrs	r3, r2
    7234:	2299      	movs	r2, #153	; 0x99
    7236:	0052      	lsls	r2, r2, #1
    7238:	5caa      	ldrb	r2, [r5, r2]
    723a:	0412      	lsls	r2, r2, #16
    723c:	431a      	orrs	r2, r3
    723e:	2334      	movs	r3, #52	; 0x34
    7240:	33ff      	adds	r3, #255	; 0xff
    7242:	5ceb      	ldrb	r3, [r5, r3]
    7244:	061b      	lsls	r3, r3, #24
    7246:	4313      	orrs	r3, r2
    7248:	18cb      	adds	r3, r1, r3
	if(val_freqTx.frequencyNew != GenerateFrequency1(ChIndex) && 
    724a:	429c      	cmp	r4, r3
    724c:	d000      	beq.n	7250 <ValidateTxFreqT1+0x88>
		result = LORAWAN_INVALID_PARAMETER;
    724e:	200a      	movs	r0, #10
}
    7250:	b003      	add	sp, #12
    7252:	bd30      	pop	{r4, r5, pc}
    7254:	000149c9 	.word	0x000149c9
    7258:	200013e0 	.word	0x200013e0
    725c:	00030d40 	.word	0x00030d40
    7260:	00186a00 	.word	0x00186a00

00007264 <LORAREG_GetAttr_NewTxChConfigT1>:
{
    7264:	b5f0      	push	{r4, r5, r6, r7, lr}
    7266:	46ce      	mov	lr, r9
    7268:	4647      	mov	r7, r8
    726a:	b580      	push	{r7, lr}
    726c:	b083      	sub	sp, #12
    726e:	0016      	movs	r6, r2
	memcpy(&newTxChannelReq,(NewTxChannelReq_t *)attrInput,sizeof(NewTxChannelReq_t));
    7270:	788d      	ldrb	r5, [r1, #2]
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    7272:	233a      	movs	r3, #58	; 0x3a
    7274:	33ff      	adds	r3, #255	; 0xff
    7276:	4a72      	ldr	r2, [pc, #456]	; (7440 <LORAREG_GetAttr_NewTxChConfigT1+0x1dc>)
    7278:	5cd3      	ldrb	r3, [r2, r3]
		result = LORAWAN_INVALID_PARAMETER;
    727a:	240a      	movs	r4, #10
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    727c:	42ab      	cmp	r3, r5
    727e:	d26d      	bcs.n	735c <LORAREG_GetAttr_NewTxChConfigT1+0xf8>
}
    7280:	0020      	movs	r0, r4
    7282:	b003      	add	sp, #12
    7284:	bc0c      	pop	{r2, r3}
    7286:	4690      	mov	r8, r2
    7288:	4699      	mov	r9, r3
    728a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		result = SearchAvailableChannel1 (RegParams.maxChannels, transmissionType,currDr, &channelIndex);
    728c:	4b6c      	ldr	r3, [pc, #432]	; (7440 <LORAREG_GetAttr_NewTxChConfigT1+0x1dc>)
    728e:	4699      	mov	r9, r3
    7290:	2322      	movs	r3, #34	; 0x22
    7292:	464a      	mov	r2, r9
    7294:	5cd0      	ldrb	r0, [r2, r3]
    7296:	466b      	mov	r3, sp
    7298:	3307      	adds	r3, #7
    729a:	002a      	movs	r2, r5
    729c:	2101      	movs	r1, #1
    729e:	4c69      	ldr	r4, [pc, #420]	; (7444 <LORAREG_GetAttr_NewTxChConfigT1+0x1e0>)
    72a0:	47a0      	blx	r4
    72a2:	0004      	movs	r4, r0
		radioConfig->sf = RegParams.pDrParams[currDr].spreadingFactor;
    72a4:	464b      	mov	r3, r9
    72a6:	781b      	ldrb	r3, [r3, #0]
    72a8:	464a      	mov	r2, r9
    72aa:	7852      	ldrb	r2, [r2, #1]
    72ac:	0212      	lsls	r2, r2, #8
    72ae:	431a      	orrs	r2, r3
    72b0:	464b      	mov	r3, r9
    72b2:	789b      	ldrb	r3, [r3, #2]
    72b4:	041b      	lsls	r3, r3, #16
    72b6:	431a      	orrs	r2, r3
    72b8:	464b      	mov	r3, r9
    72ba:	78db      	ldrb	r3, [r3, #3]
    72bc:	061b      	lsls	r3, r3, #24
    72be:	4313      	orrs	r3, r2
    72c0:	00ed      	lsls	r5, r5, #3
    72c2:	18eb      	adds	r3, r5, r3
    72c4:	795b      	ldrb	r3, [r3, #5]
    72c6:	72f3      	strb	r3, [r6, #11]
    72c8:	e081      	b.n	73ce <LORAREG_GetAttr_NewTxChConfigT1+0x16a>
			    radioConfig->sf = SF_10;				
    72ca:	3308      	adds	r3, #8
    72cc:	72f3      	strb	r3, [r6, #11]
    72ce:	e05f      	b.n	7390 <LORAREG_GetAttr_NewTxChConfigT1+0x12c>
			radioConfig->sf = SF_8;
    72d0:	2308      	movs	r3, #8
    72d2:	72f3      	strb	r3, [r6, #11]
			radioConfig->bandwidth = BW_500KHZ;
    72d4:	3301      	adds	r3, #1
    72d6:	72b3      	strb	r3, [r6, #10]
			if( RegParams.band == ISM_NA915)
    72d8:	331d      	adds	r3, #29
    72da:	4a59      	ldr	r2, [pc, #356]	; (7440 <LORAREG_GetAttr_NewTxChConfigT1+0x1dc>)
    72dc:	5cd3      	ldrb	r3, [r2, r3]
			uint8_t dr = DR6;
    72de:	2206      	movs	r2, #6
			if( RegParams.band == ISM_NA915)
    72e0:	2b02      	cmp	r3, #2
    72e2:	d00a      	beq.n	72fa <LORAREG_GetAttr_NewTxChConfigT1+0x96>
			result = SearchAvailableChannel1 (RegParams.cmnParams.paramsType1.Max_500khzChan, transmissionType,dr, &channelIndex);
    72e4:	233e      	movs	r3, #62	; 0x3e
    72e6:	33ff      	adds	r3, #255	; 0xff
    72e8:	4955      	ldr	r1, [pc, #340]	; (7440 <LORAREG_GetAttr_NewTxChConfigT1+0x1dc>)
    72ea:	5cc8      	ldrb	r0, [r1, r3]
    72ec:	466b      	mov	r3, sp
    72ee:	3307      	adds	r3, #7
    72f0:	2100      	movs	r1, #0
    72f2:	4c54      	ldr	r4, [pc, #336]	; (7444 <LORAREG_GetAttr_NewTxChConfigT1+0x1e0>)
    72f4:	47a0      	blx	r4
    72f6:	0004      	movs	r4, r0
    72f8:	e057      	b.n	73aa <LORAREG_GetAttr_NewTxChConfigT1+0x146>
				dr = DR4;
    72fa:	3a02      	subs	r2, #2
    72fc:	e7f2      	b.n	72e4 <LORAREG_GetAttr_NewTxChConfigT1+0x80>
    			radioConfig->ecrConfig.override = true;
    72fe:	3b01      	subs	r3, #1
    7300:	71f3      	strb	r3, [r6, #7]
			    radioConfig->ecrConfig.ecr = CR_4_5;	 
    7302:	71b3      	strb	r3, [r6, #6]
    7304:	e091      	b.n	742a <LORAREG_GetAttr_NewTxChConfigT1+0x1c6>
			radioConfig->bandwidth = BW_500KHZ;
    7306:	2109      	movs	r1, #9
    7308:	72b1      	strb	r1, [r6, #10]
	                   FREQ_1600KHZ * (channelIndex - RegParams.cmnParams.paramsType1.Max_125khzChan);
    730a:	494d      	ldr	r1, [pc, #308]	; (7440 <LORAREG_GetAttr_NewTxChConfigT1+0x1dc>)
    730c:	209e      	movs	r0, #158	; 0x9e
    730e:	0040      	lsls	r0, r0, #1
    7310:	5c08      	ldrb	r0, [r1, r0]
    7312:	1a12      	subs	r2, r2, r0
    7314:	484c      	ldr	r0, [pc, #304]	; (7448 <LORAREG_GetAttr_NewTxChConfigT1+0x1e4>)
    7316:	4342      	muls	r2, r0
    channelFrequency = RegParams.cmnParams.paramsType1.UpStreamCh64Freq + 
    7318:	2098      	movs	r0, #152	; 0x98
    731a:	0040      	lsls	r0, r0, #1
    731c:	5c08      	ldrb	r0, [r1, r0]
    731e:	2532      	movs	r5, #50	; 0x32
    7320:	35ff      	adds	r5, #255	; 0xff
    7322:	5d4d      	ldrb	r5, [r1, r5]
    7324:	022d      	lsls	r5, r5, #8
    7326:	4305      	orrs	r5, r0
    7328:	2099      	movs	r0, #153	; 0x99
    732a:	0040      	lsls	r0, r0, #1
    732c:	5c08      	ldrb	r0, [r1, r0]
    732e:	0400      	lsls	r0, r0, #16
    7330:	4305      	orrs	r5, r0
    7332:	2034      	movs	r0, #52	; 0x34
    7334:	30ff      	adds	r0, #255	; 0xff
    7336:	5c08      	ldrb	r0, [r1, r0]
    7338:	0600      	lsls	r0, r0, #24
    733a:	4328      	orrs	r0, r5
    733c:	1812      	adds	r2, r2, r0
			radioConfig->frequency = GenerateFrequency2 (channelIndex);
    733e:	6032      	str	r2, [r6, #0]
			if( RegParams.band == ISM_NA915)
    7340:	2226      	movs	r2, #38	; 0x26
    7342:	5c8a      	ldrb	r2, [r1, r2]
    7344:	2a02      	cmp	r2, #2
    7346:	d003      	beq.n	7350 <LORAREG_GetAttr_NewTxChConfigT1+0xec>
			if (txPower <= 26)
    7348:	2b1a      	cmp	r3, #26
    734a:	d804      	bhi.n	7356 <LORAREG_GetAttr_NewTxChConfigT1+0xf2>
				radioConfig->txPower = txPower;
    734c:	7233      	strb	r3, [r6, #8]
    734e:	e06c      	b.n	742a <LORAREG_GetAttr_NewTxChConfigT1+0x1c6>
			    radioConfig->ecrConfig.override = false;
    7350:	2200      	movs	r2, #0
    7352:	71f2      	strb	r2, [r6, #7]
    7354:	e7f8      	b.n	7348 <LORAREG_GetAttr_NewTxChConfigT1+0xe4>
				radioConfig->txPower = 26;
    7356:	231a      	movs	r3, #26
    7358:	7233      	strb	r3, [r6, #8]
    735a:	e066      	b.n	742a <LORAREG_GetAttr_NewTxChConfigT1+0x1c6>
	memcpy(&newTxChannelReq,(NewTxChannelReq_t *)attrInput,sizeof(NewTxChannelReq_t));
    735c:	784f      	ldrb	r7, [r1, #1]
	if (txPowerNew > RegParams.maxTxPwrIndx)
    735e:	2325      	movs	r3, #37	; 0x25
    7360:	4a37      	ldr	r2, [pc, #220]	; (7440 <LORAREG_GetAttr_NewTxChConfigT1+0x1dc>)
    7362:	56d3      	ldrsb	r3, [r2, r3]
		result = LORAWAN_INVALID_PARAMETER;
    7364:	240a      	movs	r4, #10
	if (txPowerNew > RegParams.maxTxPwrIndx)
    7366:	429f      	cmp	r7, r3
    7368:	dd00      	ble.n	736c <LORAREG_GetAttr_NewTxChConfigT1+0x108>
    736a:	e789      	b.n	7280 <LORAREG_GetAttr_NewTxChConfigT1+0x1c>
	uint8_t txPower = RegParams.maxTxPwr - 2 * txPwrIndx;
    736c:	2320      	movs	r3, #32
    736e:	5cd3      	ldrb	r3, [r2, r3]
    7370:	4698      	mov	r8, r3
	if (transmissionType == 1) // data message (not join request), it should search in all
    7372:	780b      	ldrb	r3, [r1, #0]
    7374:	2b00      	cmp	r3, #0
    7376:	d189      	bne.n	728c <LORAREG_GetAttr_NewTxChConfigT1+0x28>
		if (RegParams.cmnParams.paramsType1.alternativeChannel == 0) //TOFO init in reginit
    7378:	2340      	movs	r3, #64	; 0x40
    737a:	33ff      	adds	r3, #255	; 0xff
    737c:	4a30      	ldr	r2, [pc, #192]	; (7440 <LORAREG_GetAttr_NewTxChConfigT1+0x1dc>)
    737e:	5cd3      	ldrb	r3, [r2, r3]
    7380:	2b00      	cmp	r3, #0
    7382:	d1a5      	bne.n	72d0 <LORAREG_GetAttr_NewTxChConfigT1+0x6c>
            if( RegParams.band == ISM_NA915)
    7384:	3326      	adds	r3, #38	; 0x26
    7386:	5cd3      	ldrb	r3, [r2, r3]
    7388:	2b02      	cmp	r3, #2
    738a:	d09e      	beq.n	72ca <LORAREG_GetAttr_NewTxChConfigT1+0x66>
				radioConfig->sf = SF_12;
    738c:	230c      	movs	r3, #12
    738e:	72f3      	strb	r3, [r6, #11]
			radioConfig->bandwidth = BW_125KHZ;
    7390:	2307      	movs	r3, #7
    7392:	72b3      	strb	r3, [r6, #10]
			result = SearchAvailableChannel1 (RegParams.cmnParams.paramsType1.Max_125khzChan, transmissionType,DR0, &channelIndex);
    7394:	3336      	adds	r3, #54	; 0x36
    7396:	33ff      	adds	r3, #255	; 0xff
    7398:	4a29      	ldr	r2, [pc, #164]	; (7440 <LORAREG_GetAttr_NewTxChConfigT1+0x1dc>)
    739a:	5cd0      	ldrb	r0, [r2, r3]
    739c:	466b      	mov	r3, sp
    739e:	3307      	adds	r3, #7
    73a0:	2200      	movs	r2, #0
    73a2:	2100      	movs	r1, #0
    73a4:	4c27      	ldr	r4, [pc, #156]	; (7444 <LORAREG_GetAttr_NewTxChConfigT1+0x1e0>)
    73a6:	47a0      	blx	r4
    73a8:	0004      	movs	r4, r0
		RegParams.cmnParams.paramsType1.alternativeChannel = !RegParams.cmnParams.paramsType1.alternativeChannel;
    73aa:	4b25      	ldr	r3, [pc, #148]	; (7440 <LORAREG_GetAttr_NewTxChConfigT1+0x1dc>)
    73ac:	2140      	movs	r1, #64	; 0x40
    73ae:	31ff      	adds	r1, #255	; 0xff
    73b0:	5c5a      	ldrb	r2, [r3, r1]
    73b2:	4250      	negs	r0, r2
    73b4:	4142      	adcs	r2, r0
    73b6:	545a      	strb	r2, [r3, r1]
		PDS_STORE(RegParams.regParamItems.alt_ch_item_id);
    73b8:	22f6      	movs	r2, #246	; 0xf6
    73ba:	32ff      	adds	r2, #255	; 0xff
    73bc:	5c9a      	ldrb	r2, [r3, r2]
    73be:	31b7      	adds	r1, #183	; 0xb7
    73c0:	5c58      	ldrb	r0, [r3, r1]
    73c2:	0200      	lsls	r0, r0, #8
    73c4:	4310      	orrs	r0, r2
    73c6:	b2c1      	uxtb	r1, r0
    73c8:	0a00      	lsrs	r0, r0, #8
    73ca:	4b20      	ldr	r3, [pc, #128]	; (744c <LORAREG_GetAttr_NewTxChConfigT1+0x1e8>)
    73cc:	4798      	blx	r3
	if (result == LORAWAN_SUCCESS)
    73ce:	2c08      	cmp	r4, #8
    73d0:	d000      	beq.n	73d4 <LORAREG_GetAttr_NewTxChConfigT1+0x170>
    73d2:	e755      	b.n	7280 <LORAREG_GetAttr_NewTxChConfigT1+0x1c>
	uint8_t txPower = RegParams.maxTxPwr - 2 * txPwrIndx;
    73d4:	007f      	lsls	r7, r7, #1
    73d6:	4643      	mov	r3, r8
    73d8:	1bdb      	subs	r3, r3, r7
    73da:	b2db      	uxtb	r3, r3
		if (channelIndex < RegParams.cmnParams.paramsType1.Max_125khzChan)
    73dc:	466a      	mov	r2, sp
    73de:	3207      	adds	r2, #7
    73e0:	7812      	ldrb	r2, [r2, #0]
    73e2:	219e      	movs	r1, #158	; 0x9e
    73e4:	0049      	lsls	r1, r1, #1
    73e6:	4816      	ldr	r0, [pc, #88]	; (7440 <LORAREG_GetAttr_NewTxChConfigT1+0x1dc>)
    73e8:	5c41      	ldrb	r1, [r0, r1]
    73ea:	4291      	cmp	r1, r2
    73ec:	d98b      	bls.n	7306 <LORAREG_GetAttr_NewTxChConfigT1+0xa2>
			radioConfig->bandwidth = BW_125KHZ;
    73ee:	2107      	movs	r1, #7
    73f0:	72b1      	strb	r1, [r6, #10]
    channelFrequency = RegParams.cmnParams.paramsType1.UpStreamCh0Freq + FREQ_200KHZ * channelIndex;
    73f2:	3126      	adds	r1, #38	; 0x26
    73f4:	31ff      	adds	r1, #255	; 0xff
    73f6:	5c41      	ldrb	r1, [r0, r1]
    73f8:	252e      	movs	r5, #46	; 0x2e
    73fa:	35ff      	adds	r5, #255	; 0xff
    73fc:	5d45      	ldrb	r5, [r0, r5]
    73fe:	022d      	lsls	r5, r5, #8
    7400:	430d      	orrs	r5, r1
    7402:	2197      	movs	r1, #151	; 0x97
    7404:	0049      	lsls	r1, r1, #1
    7406:	5c41      	ldrb	r1, [r0, r1]
    7408:	0409      	lsls	r1, r1, #16
    740a:	430d      	orrs	r5, r1
    740c:	2130      	movs	r1, #48	; 0x30
    740e:	31ff      	adds	r1, #255	; 0xff
    7410:	5c41      	ldrb	r1, [r0, r1]
    7412:	0609      	lsls	r1, r1, #24
    7414:	4329      	orrs	r1, r5
    7416:	4d0e      	ldr	r5, [pc, #56]	; (7450 <LORAREG_GetAttr_NewTxChConfigT1+0x1ec>)
    7418:	436a      	muls	r2, r5
    741a:	188a      	adds	r2, r1, r2
			radioConfig->frequency = GenerateFrequency1 (channelIndex);
    741c:	6032      	str	r2, [r6, #0]
			radioConfig->txPower = txPower;
    741e:	7233      	strb	r3, [r6, #8]
			if(RegParams.band == ISM_NA915)
    7420:	2326      	movs	r3, #38	; 0x26
    7422:	5cc3      	ldrb	r3, [r0, r3]
    7424:	2b02      	cmp	r3, #2
    7426:	d100      	bne.n	742a <LORAREG_GetAttr_NewTxChConfigT1+0x1c6>
    7428:	e769      	b.n	72fe <LORAREG_GetAttr_NewTxChConfigT1+0x9a>
		radioConfig->freq_hop_period = DISABLED;
    742a:	2300      	movs	r3, #0
    742c:	80b3      	strh	r3, [r6, #4]
		radioConfig->modulation = MODULATION_LORA;
    742e:	3301      	adds	r3, #1
    7430:	7273      	strb	r3, [r6, #9]
		RegParams.lastUsedChannelIndex = channelIndex;
    7432:	466b      	mov	r3, sp
    7434:	79d9      	ldrb	r1, [r3, #7]
    7436:	2327      	movs	r3, #39	; 0x27
    7438:	4a01      	ldr	r2, [pc, #4]	; (7440 <LORAREG_GetAttr_NewTxChConfigT1+0x1dc>)
    743a:	54d1      	strb	r1, [r2, r3]
    743c:	e720      	b.n	7280 <LORAREG_GetAttr_NewTxChConfigT1+0x1c>
    743e:	46c0      	nop			; (mov r8, r8)
    7440:	200013e0 	.word	0x200013e0
    7444:	00004fa5 	.word	0x00004fa5
    7448:	00186a00 	.word	0x00186a00
    744c:	0000845d 	.word	0x0000845d
    7450:	00030d40 	.word	0x00030d40

00007454 <LORAREG_InitGetAttrFnPtrsNA>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT1;
    7454:	4b2a      	ldr	r3, [pc, #168]	; (7500 <LORAREG_InitGetAttrFnPtrsNA+0xac>)
    7456:	4a2b      	ldr	r2, [pc, #172]	; (7504 <LORAREG_InitGetAttrFnPtrsNA+0xb0>)
    7458:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT1;
    745a:	4a2b      	ldr	r2, [pc, #172]	; (7508 <LORAREG_InitGetAttrFnPtrsNA+0xb4>)
    745c:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT1;
    745e:	4a2b      	ldr	r2, [pc, #172]	; (750c <LORAREG_InitGetAttrFnPtrsNA+0xb8>)
    7460:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT1;
    7462:	4a2b      	ldr	r2, [pc, #172]	; (7510 <LORAREG_InitGetAttrFnPtrsNA+0xbc>)
    7464:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    7466:	4a2b      	ldr	r2, [pc, #172]	; (7514 <LORAREG_InitGetAttrFnPtrsNA+0xc0>)
    7468:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    746a:	4a2b      	ldr	r2, [pc, #172]	; (7518 <LORAREG_InitGetAttrFnPtrsNA+0xc4>)
    746c:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    746e:	4a2b      	ldr	r2, [pc, #172]	; (751c <LORAREG_InitGetAttrFnPtrsNA+0xc8>)
    7470:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    7472:	4a2b      	ldr	r2, [pc, #172]	; (7520 <LORAREG_InitGetAttrFnPtrsNA+0xcc>)
    7474:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    7476:	4a2b      	ldr	r2, [pc, #172]	; (7524 <LORAREG_InitGetAttrFnPtrsNA+0xd0>)
    7478:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    747a:	4a2b      	ldr	r2, [pc, #172]	; (7528 <LORAREG_InitGetAttrFnPtrsNA+0xd4>)
    747c:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    747e:	4a2b      	ldr	r2, [pc, #172]	; (752c <LORAREG_InitGetAttrFnPtrsNA+0xd8>)
    7480:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT1;
    7482:	4a2b      	ldr	r2, [pc, #172]	; (7530 <LORAREG_InitGetAttrFnPtrsNA+0xdc>)
    7484:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    7486:	4a2b      	ldr	r2, [pc, #172]	; (7534 <LORAREG_InitGetAttrFnPtrsNA+0xe0>)
    7488:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    748a:	4a2b      	ldr	r2, [pc, #172]	; (7538 <LORAREG_InitGetAttrFnPtrsNA+0xe4>)
    748c:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType1;
    748e:	4a2b      	ldr	r2, [pc, #172]	; (753c <LORAREG_InitGetAttrFnPtrsNA+0xe8>)
    7490:	665a      	str	r2, [r3, #100]	; 0x64
    pGetAttr[DUTY_CYCLE] = LORAREG_GetAttr_DutyCycleT1;
    7492:	4a2b      	ldr	r2, [pc, #172]	; (7540 <LORAREG_InitGetAttrFnPtrsNA+0xec>)
    7494:	679a      	str	r2, [r3, #120]	; 0x78
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT1;
    7496:	492b      	ldr	r1, [pc, #172]	; (7544 <LORAREG_InitGetAttrFnPtrsNA+0xf0>)
    7498:	2284      	movs	r2, #132	; 0x84
    749a:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT1;
    749c:	492a      	ldr	r1, [pc, #168]	; (7548 <LORAREG_InitGetAttrFnPtrsNA+0xf4>)
    749e:	3204      	adds	r2, #4
    74a0:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT1;
    74a2:	492a      	ldr	r1, [pc, #168]	; (754c <LORAREG_InitGetAttrFnPtrsNA+0xf8>)
    74a4:	3204      	adds	r2, #4
    74a6:	5099      	str	r1, [r3, r2]
    pGetAttr[MIN_DUTY_CYCLE_TIMER] = LORAREG_GetAttr_MinDutyCycleTimer;
    74a8:	4929      	ldr	r1, [pc, #164]	; (7550 <LORAREG_InitGetAttrFnPtrsNA+0xfc>)
    74aa:	3204      	adds	r2, #4
    74ac:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    74ae:	4929      	ldr	r1, [pc, #164]	; (7554 <LORAREG_InitGetAttrFnPtrsNA+0x100>)
    74b0:	3204      	adds	r2, #4
    74b2:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    74b4:	4928      	ldr	r1, [pc, #160]	; (7558 <LORAREG_InitGetAttrFnPtrsNA+0x104>)
    74b6:	3204      	adds	r2, #4
    74b8:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    74ba:	4928      	ldr	r1, [pc, #160]	; (755c <LORAREG_InitGetAttrFnPtrsNA+0x108>)
    74bc:	3204      	adds	r2, #4
    74be:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    74c0:	4927      	ldr	r1, [pc, #156]	; (7560 <LORAREG_InitGetAttrFnPtrsNA+0x10c>)
    74c2:	3204      	adds	r2, #4
    74c4:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    74c6:	4927      	ldr	r1, [pc, #156]	; (7564 <LORAREG_InitGetAttrFnPtrsNA+0x110>)
    74c8:	3204      	adds	r2, #4
    74ca:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    74cc:	4926      	ldr	r1, [pc, #152]	; (7568 <LORAREG_InitGetAttrFnPtrsNA+0x114>)
    74ce:	3204      	adds	r2, #4
    74d0:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    74d2:	4926      	ldr	r1, [pc, #152]	; (756c <LORAREG_InitGetAttrFnPtrsNA+0x118>)
    74d4:	3204      	adds	r2, #4
    74d6:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    74d8:	4925      	ldr	r1, [pc, #148]	; (7570 <LORAREG_InitGetAttrFnPtrsNA+0x11c>)
    74da:	3204      	adds	r2, #4
    74dc:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT1;
    74de:	4925      	ldr	r1, [pc, #148]	; (7574 <LORAREG_InitGetAttrFnPtrsNA+0x120>)
    74e0:	3204      	adds	r2, #4
    74e2:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel1;
    74e4:	4924      	ldr	r1, [pc, #144]	; (7578 <LORAREG_InitGetAttrFnPtrsNA+0x124>)
    74e6:	3204      	adds	r2, #4
    74e8:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    74ea:	4924      	ldr	r1, [pc, #144]	; (757c <LORAREG_InitGetAttrFnPtrsNA+0x128>)
    74ec:	3204      	adds	r2, #4
    74ee:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    74f0:	4923      	ldr	r1, [pc, #140]	; (7580 <LORAREG_InitGetAttrFnPtrsNA+0x12c>)
    74f2:	3214      	adds	r2, #20
    74f4:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    74f6:	4923      	ldr	r1, [pc, #140]	; (7584 <LORAREG_InitGetAttrFnPtrsNA+0x130>)
    74f8:	3204      	adds	r2, #4
    74fa:	5099      	str	r1, [r3, r2]
}
    74fc:	4770      	bx	lr
    74fe:	46c0      	nop			; (mov r8, r8)
    7500:	20000bc0 	.word	0x20000bc0
    7504:	00004a8d 	.word	0x00004a8d
    7508:	00006ffd 	.word	0x00006ffd
    750c:	0000704d 	.word	0x0000704d
    7510:	00007099 	.word	0x00007099
    7514:	000048d9 	.word	0x000048d9
    7518:	000048e9 	.word	0x000048e9
    751c:	00004901 	.word	0x00004901
    7520:	00004911 	.word	0x00004911
    7524:	000057fd 	.word	0x000057fd
    7528:	00004921 	.word	0x00004921
    752c:	00004931 	.word	0x00004931
    7530:	000056d1 	.word	0x000056d1
    7534:	00004c39 	.word	0x00004c39
    7538:	00004981 	.word	0x00004981
    753c:	00005621 	.word	0x00005621
    7540:	000049cd 	.word	0x000049cd
    7544:	000070e5 	.word	0x000070e5
    7548:	00007131 	.word	0x00007131
    754c:	0000717d 	.word	0x0000717d
    7550:	000049d7 	.word	0x000049d7
    7554:	000049e1 	.word	0x000049e1
    7558:	000049eb 	.word	0x000049eb
    755c:	000049f5 	.word	0x000049f5
    7560:	00004a01 	.word	0x00004a01
    7564:	00004a0d 	.word	0x00004a0d
    7568:	00004a17 	.word	0x00004a17
    756c:	00004a1f 	.word	0x00004a1f
    7570:	00004a27 	.word	0x00004a27
    7574:	00007265 	.word	0x00007265
    7578:	00005085 	.word	0x00005085
    757c:	00004a51 	.word	0x00004a51
    7580:	00004a31 	.word	0x00004a31
    7584:	00004a41 	.word	0x00004a41

00007588 <LORAREG_InitGetAttrFnPtrsEU>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT2;
    7588:	4b2b      	ldr	r3, [pc, #172]	; (7638 <LORAREG_InitGetAttrFnPtrsEU+0xb0>)
    758a:	4a2c      	ldr	r2, [pc, #176]	; (763c <LORAREG_InitGetAttrFnPtrsEU+0xb4>)
    758c:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT2;
    758e:	4a2c      	ldr	r2, [pc, #176]	; (7640 <LORAREG_InitGetAttrFnPtrsEU+0xb8>)
    7590:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT2;
    7592:	4a2c      	ldr	r2, [pc, #176]	; (7644 <LORAREG_InitGetAttrFnPtrsEU+0xbc>)
    7594:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT2;
    7596:	4a2c      	ldr	r2, [pc, #176]	; (7648 <LORAREG_InitGetAttrFnPtrsEU+0xc0>)
    7598:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    759a:	4a2c      	ldr	r2, [pc, #176]	; (764c <LORAREG_InitGetAttrFnPtrsEU+0xc4>)
    759c:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    759e:	4a2c      	ldr	r2, [pc, #176]	; (7650 <LORAREG_InitGetAttrFnPtrsEU+0xc8>)
    75a0:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    75a2:	4a2c      	ldr	r2, [pc, #176]	; (7654 <LORAREG_InitGetAttrFnPtrsEU+0xcc>)
    75a4:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    75a6:	4a2c      	ldr	r2, [pc, #176]	; (7658 <LORAREG_InitGetAttrFnPtrsEU+0xd0>)
    75a8:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    75aa:	4a2c      	ldr	r2, [pc, #176]	; (765c <LORAREG_InitGetAttrFnPtrsEU+0xd4>)
    75ac:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    75ae:	4a2c      	ldr	r2, [pc, #176]	; (7660 <LORAREG_InitGetAttrFnPtrsEU+0xd8>)
    75b0:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    75b2:	4a2c      	ldr	r2, [pc, #176]	; (7664 <LORAREG_InitGetAttrFnPtrsEU+0xdc>)
    75b4:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT2;
    75b6:	4a2c      	ldr	r2, [pc, #176]	; (7668 <LORAREG_InitGetAttrFnPtrsEU+0xe0>)
    75b8:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    75ba:	4a2c      	ldr	r2, [pc, #176]	; (766c <LORAREG_InitGetAttrFnPtrsEU+0xe4>)
    75bc:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    75be:	4a2c      	ldr	r2, [pc, #176]	; (7670 <LORAREG_InitGetAttrFnPtrsEU+0xe8>)
    75c0:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType2;
    75c2:	4a2c      	ldr	r2, [pc, #176]	; (7674 <LORAREG_InitGetAttrFnPtrsEU+0xec>)
    75c4:	665a      	str	r2, [r3, #100]	; 0x64
    pGetAttr[DUTY_CYCLE] = LORAREG_GetAttr_DutyCycleT2;
    75c6:	4a2c      	ldr	r2, [pc, #176]	; (7678 <LORAREG_InitGetAttrFnPtrsEU+0xf0>)
    75c8:	679a      	str	r2, [r3, #120]	; 0x78
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT2;
    75ca:	492c      	ldr	r1, [pc, #176]	; (767c <LORAREG_InitGetAttrFnPtrsEU+0xf4>)
    75cc:	2284      	movs	r2, #132	; 0x84
    75ce:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT2;
    75d0:	492b      	ldr	r1, [pc, #172]	; (7680 <LORAREG_InitGetAttrFnPtrsEU+0xf8>)
    75d2:	3204      	adds	r2, #4
    75d4:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT2;
    75d6:	492b      	ldr	r1, [pc, #172]	; (7684 <LORAREG_InitGetAttrFnPtrsEU+0xfc>)
    75d8:	3204      	adds	r2, #4
    75da:	5099      	str	r1, [r3, r2]
    pGetAttr[MIN_DUTY_CYCLE_TIMER] = LORAREG_GetAttr_DutyCycleTimer;
    75dc:	492a      	ldr	r1, [pc, #168]	; (7688 <LORAREG_InitGetAttrFnPtrsEU+0x100>)
    75de:	3204      	adds	r2, #4
    75e0:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    75e2:	492a      	ldr	r1, [pc, #168]	; (768c <LORAREG_InitGetAttrFnPtrsEU+0x104>)
    75e4:	3204      	adds	r2, #4
    75e6:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    75e8:	4929      	ldr	r1, [pc, #164]	; (7690 <LORAREG_InitGetAttrFnPtrsEU+0x108>)
    75ea:	3204      	adds	r2, #4
    75ec:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    75ee:	4929      	ldr	r1, [pc, #164]	; (7694 <LORAREG_InitGetAttrFnPtrsEU+0x10c>)
    75f0:	3204      	adds	r2, #4
    75f2:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    75f4:	4928      	ldr	r1, [pc, #160]	; (7698 <LORAREG_InitGetAttrFnPtrsEU+0x110>)
    75f6:	3204      	adds	r2, #4
    75f8:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    75fa:	4928      	ldr	r1, [pc, #160]	; (769c <LORAREG_InitGetAttrFnPtrsEU+0x114>)
    75fc:	3204      	adds	r2, #4
    75fe:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    7600:	4927      	ldr	r1, [pc, #156]	; (76a0 <LORAREG_InitGetAttrFnPtrsEU+0x118>)
    7602:	3204      	adds	r2, #4
    7604:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    7606:	4927      	ldr	r1, [pc, #156]	; (76a4 <LORAREG_InitGetAttrFnPtrsEU+0x11c>)
    7608:	3204      	adds	r2, #4
    760a:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    760c:	4926      	ldr	r1, [pc, #152]	; (76a8 <LORAREG_InitGetAttrFnPtrsEU+0x120>)
    760e:	3204      	adds	r2, #4
    7610:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT2;
    7612:	4926      	ldr	r1, [pc, #152]	; (76ac <LORAREG_InitGetAttrFnPtrsEU+0x124>)
    7614:	3204      	adds	r2, #4
    7616:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel2;
    7618:	4925      	ldr	r1, [pc, #148]	; (76b0 <LORAREG_InitGetAttrFnPtrsEU+0x128>)
    761a:	3204      	adds	r2, #4
    761c:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    761e:	4925      	ldr	r1, [pc, #148]	; (76b4 <LORAREG_InitGetAttrFnPtrsEU+0x12c>)
    7620:	3204      	adds	r2, #4
    7622:	5099      	str	r1, [r3, r2]
    pGetAttr[DL_FREQUENCY] = LORAREG_GetAttr_DlFrequency;
    7624:	4924      	ldr	r1, [pc, #144]	; (76b8 <LORAREG_InitGetAttrFnPtrsEU+0x130>)
    7626:	320c      	adds	r2, #12
    7628:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    762a:	4924      	ldr	r1, [pc, #144]	; (76bc <LORAREG_InitGetAttrFnPtrsEU+0x134>)
    762c:	3208      	adds	r2, #8
    762e:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    7630:	4923      	ldr	r1, [pc, #140]	; (76c0 <LORAREG_InitGetAttrFnPtrsEU+0x138>)
    7632:	3204      	adds	r2, #4
    7634:	5099      	str	r1, [r3, r2]
}
    7636:	4770      	bx	lr
    7638:	20000bc0 	.word	0x20000bc0
    763c:	000059c5 	.word	0x000059c5
    7640:	00006cb9 	.word	0x00006cb9
    7644:	00006cf5 	.word	0x00006cf5
    7648:	00006d2d 	.word	0x00006d2d
    764c:	000048d9 	.word	0x000048d9
    7650:	000048e9 	.word	0x000048e9
    7654:	00004901 	.word	0x00004901
    7658:	00004911 	.word	0x00004911
    765c:	000057fd 	.word	0x000057fd
    7660:	00004921 	.word	0x00004921
    7664:	00004931 	.word	0x00004931
    7668:	000058c9 	.word	0x000058c9
    766c:	00004c39 	.word	0x00004c39
    7670:	00004981 	.word	0x00004981
    7674:	0000585d 	.word	0x0000585d
    7678:	00004bf1 	.word	0x00004bf1
    767c:	00006d65 	.word	0x00006d65
    7680:	00006d9d 	.word	0x00006d9d
    7684:	00006dd5 	.word	0x00006dd5
    7688:	00006189 	.word	0x00006189
    768c:	000049e1 	.word	0x000049e1
    7690:	000049eb 	.word	0x000049eb
    7694:	000049f5 	.word	0x000049f5
    7698:	00004a01 	.word	0x00004a01
    769c:	00004a0d 	.word	0x00004a0d
    76a0:	00004a17 	.word	0x00004a17
    76a4:	00004a1f 	.word	0x00004a1f
    76a8:	00004a27 	.word	0x00004a27
    76ac:	00006e35 	.word	0x00006e35
    76b0:	00005239 	.word	0x00005239
    76b4:	00004a51 	.word	0x00004a51
    76b8:	00005815 	.word	0x00005815
    76bc:	00004a31 	.word	0x00004a31
    76c0:	00004a41 	.word	0x00004a41

000076c4 <LORAREG_InitGetAttrFnPtrsAS>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT3;
    76c4:	4b2b      	ldr	r3, [pc, #172]	; (7774 <LORAREG_InitGetAttrFnPtrsAS+0xb0>)
    76c6:	4a2c      	ldr	r2, [pc, #176]	; (7778 <LORAREG_InitGetAttrFnPtrsAS+0xb4>)
    76c8:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT2;
    76ca:	4a2c      	ldr	r2, [pc, #176]	; (777c <LORAREG_InitGetAttrFnPtrsAS+0xb8>)
    76cc:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT2;
    76ce:	4a2c      	ldr	r2, [pc, #176]	; (7780 <LORAREG_InitGetAttrFnPtrsAS+0xbc>)
    76d0:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT3;
    76d2:	4a2c      	ldr	r2, [pc, #176]	; (7784 <LORAREG_InitGetAttrFnPtrsAS+0xc0>)
    76d4:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    76d6:	4a2c      	ldr	r2, [pc, #176]	; (7788 <LORAREG_InitGetAttrFnPtrsAS+0xc4>)
    76d8:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    76da:	4a2c      	ldr	r2, [pc, #176]	; (778c <LORAREG_InitGetAttrFnPtrsAS+0xc8>)
    76dc:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    76de:	4a2c      	ldr	r2, [pc, #176]	; (7790 <LORAREG_InitGetAttrFnPtrsAS+0xcc>)
    76e0:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    76e2:	4a2c      	ldr	r2, [pc, #176]	; (7794 <LORAREG_InitGetAttrFnPtrsAS+0xd0>)
    76e4:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    76e6:	4a2c      	ldr	r2, [pc, #176]	; (7798 <LORAREG_InitGetAttrFnPtrsAS+0xd4>)
    76e8:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    76ea:	4a2c      	ldr	r2, [pc, #176]	; (779c <LORAREG_InitGetAttrFnPtrsAS+0xd8>)
    76ec:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    76ee:	4a2c      	ldr	r2, [pc, #176]	; (77a0 <LORAREG_InitGetAttrFnPtrsAS+0xdc>)
    76f0:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT2;
    76f2:	4a2c      	ldr	r2, [pc, #176]	; (77a4 <LORAREG_InitGetAttrFnPtrsAS+0xe0>)
    76f4:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    76f6:	4a2c      	ldr	r2, [pc, #176]	; (77a8 <LORAREG_InitGetAttrFnPtrsAS+0xe4>)
    76f8:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    76fa:	4a2c      	ldr	r2, [pc, #176]	; (77ac <LORAREG_InitGetAttrFnPtrsAS+0xe8>)
    76fc:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType4;
    76fe:	4a2c      	ldr	r2, [pc, #176]	; (77b0 <LORAREG_InitGetAttrFnPtrsAS+0xec>)
    7700:	665a      	str	r2, [r3, #100]	; 0x64
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT2;
    7702:	492c      	ldr	r1, [pc, #176]	; (77b4 <LORAREG_InitGetAttrFnPtrsAS+0xf0>)
    7704:	2284      	movs	r2, #132	; 0x84
    7706:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT2;
    7708:	492b      	ldr	r1, [pc, #172]	; (77b8 <LORAREG_InitGetAttrFnPtrsAS+0xf4>)
    770a:	3204      	adds	r2, #4
    770c:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT2;
    770e:	492b      	ldr	r1, [pc, #172]	; (77bc <LORAREG_InitGetAttrFnPtrsAS+0xf8>)
    7710:	3204      	adds	r2, #4
    7712:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    7714:	492a      	ldr	r1, [pc, #168]	; (77c0 <LORAREG_InitGetAttrFnPtrsAS+0xfc>)
    7716:	3208      	adds	r2, #8
    7718:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    771a:	492a      	ldr	r1, [pc, #168]	; (77c4 <LORAREG_InitGetAttrFnPtrsAS+0x100>)
    771c:	3204      	adds	r2, #4
    771e:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    7720:	4929      	ldr	r1, [pc, #164]	; (77c8 <LORAREG_InitGetAttrFnPtrsAS+0x104>)
    7722:	3204      	adds	r2, #4
    7724:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    7726:	4929      	ldr	r1, [pc, #164]	; (77cc <LORAREG_InitGetAttrFnPtrsAS+0x108>)
    7728:	3204      	adds	r2, #4
    772a:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    772c:	4928      	ldr	r1, [pc, #160]	; (77d0 <LORAREG_InitGetAttrFnPtrsAS+0x10c>)
    772e:	3204      	adds	r2, #4
    7730:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    7732:	4928      	ldr	r1, [pc, #160]	; (77d4 <LORAREG_InitGetAttrFnPtrsAS+0x110>)
    7734:	3204      	adds	r2, #4
    7736:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    7738:	4927      	ldr	r1, [pc, #156]	; (77d8 <LORAREG_InitGetAttrFnPtrsAS+0x114>)
    773a:	3204      	adds	r2, #4
    773c:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    773e:	4927      	ldr	r1, [pc, #156]	; (77dc <LORAREG_InitGetAttrFnPtrsAS+0x118>)
    7740:	3204      	adds	r2, #4
    7742:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT2;
    7744:	4926      	ldr	r1, [pc, #152]	; (77e0 <LORAREG_InitGetAttrFnPtrsAS+0x11c>)
    7746:	3204      	adds	r2, #4
    7748:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel2;
    774a:	4926      	ldr	r1, [pc, #152]	; (77e4 <LORAREG_InitGetAttrFnPtrsAS+0x120>)
    774c:	3204      	adds	r2, #4
    774e:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    7750:	4925      	ldr	r1, [pc, #148]	; (77e8 <LORAREG_InitGetAttrFnPtrsAS+0x124>)
    7752:	3204      	adds	r2, #4
    7754:	5099      	str	r1, [r3, r2]
    pGetAttr[DL_FREQUENCY] = LORAREG_GetAttr_DlFrequency;
    7756:	4925      	ldr	r1, [pc, #148]	; (77ec <LORAREG_InitGetAttrFnPtrsAS+0x128>)
    7758:	320c      	adds	r2, #12
    775a:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    775c:	4924      	ldr	r1, [pc, #144]	; (77f0 <LORAREG_InitGetAttrFnPtrsAS+0x12c>)
    775e:	3208      	adds	r2, #8
    7760:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    7762:	4924      	ldr	r1, [pc, #144]	; (77f4 <LORAREG_InitGetAttrFnPtrsAS+0x130>)
    7764:	3204      	adds	r2, #4
    7766:	5099      	str	r1, [r3, r2]
    pGetAttr[DUTY_CYCLE] = LORAREG_GetAttr_DutyCycleT2;
    7768:	4a23      	ldr	r2, [pc, #140]	; (77f8 <LORAREG_InitGetAttrFnPtrsAS+0x134>)
    776a:	679a      	str	r2, [r3, #120]	; 0x78
    pGetAttr[MIN_DUTY_CYCLE_TIMER] = LORAREG_GetAttr_DutyCycleTimer;
    776c:	4923      	ldr	r1, [pc, #140]	; (77fc <LORAREG_InitGetAttrFnPtrsAS+0x138>)
    776e:	2290      	movs	r2, #144	; 0x90
    7770:	5099      	str	r1, [r3, r2]
}
    7772:	4770      	bx	lr
    7774:	20000bc0 	.word	0x20000bc0
    7778:	00005b01 	.word	0x00005b01
    777c:	00006cb9 	.word	0x00006cb9
    7780:	00006cf5 	.word	0x00006cf5
    7784:	00006c55 	.word	0x00006c55
    7788:	000048d9 	.word	0x000048d9
    778c:	000048e9 	.word	0x000048e9
    7790:	00004901 	.word	0x00004901
    7794:	00004911 	.word	0x00004911
    7798:	000057fd 	.word	0x000057fd
    779c:	00004921 	.word	0x00004921
    77a0:	00004931 	.word	0x00004931
    77a4:	000058c9 	.word	0x000058c9
    77a8:	00004c39 	.word	0x00004c39
    77ac:	00004981 	.word	0x00004981
    77b0:	00005a0d 	.word	0x00005a0d
    77b4:	00006d65 	.word	0x00006d65
    77b8:	00006d9d 	.word	0x00006d9d
    77bc:	00006dd5 	.word	0x00006dd5
    77c0:	000049e1 	.word	0x000049e1
    77c4:	000049eb 	.word	0x000049eb
    77c8:	000049f5 	.word	0x000049f5
    77cc:	00004a01 	.word	0x00004a01
    77d0:	00004a0d 	.word	0x00004a0d
    77d4:	00004a17 	.word	0x00004a17
    77d8:	00004a1f 	.word	0x00004a1f
    77dc:	00004a27 	.word	0x00004a27
    77e0:	00006e35 	.word	0x00006e35
    77e4:	00005239 	.word	0x00005239
    77e8:	00004a51 	.word	0x00004a51
    77ec:	00005815 	.word	0x00005815
    77f0:	00004a31 	.word	0x00004a31
    77f4:	00004a41 	.word	0x00004a41
    77f8:	00004bf1 	.word	0x00004bf1
    77fc:	00006189 	.word	0x00006189

00007800 <LORAREG_InitGetAttrFnPtrsAU>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT1;
    7800:	4b29      	ldr	r3, [pc, #164]	; (78a8 <LORAREG_InitGetAttrFnPtrsAU+0xa8>)
    7802:	4a2a      	ldr	r2, [pc, #168]	; (78ac <LORAREG_InitGetAttrFnPtrsAU+0xac>)
    7804:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT1;
    7806:	4a2a      	ldr	r2, [pc, #168]	; (78b0 <LORAREG_InitGetAttrFnPtrsAU+0xb0>)
    7808:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT1;
    780a:	4a2a      	ldr	r2, [pc, #168]	; (78b4 <LORAREG_InitGetAttrFnPtrsAU+0xb4>)
    780c:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT1;
    780e:	4a2a      	ldr	r2, [pc, #168]	; (78b8 <LORAREG_InitGetAttrFnPtrsAU+0xb8>)
    7810:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    7812:	4a2a      	ldr	r2, [pc, #168]	; (78bc <LORAREG_InitGetAttrFnPtrsAU+0xbc>)
    7814:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    7816:	4a2a      	ldr	r2, [pc, #168]	; (78c0 <LORAREG_InitGetAttrFnPtrsAU+0xc0>)
    7818:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    781a:	4a2a      	ldr	r2, [pc, #168]	; (78c4 <LORAREG_InitGetAttrFnPtrsAU+0xc4>)
    781c:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    781e:	4a2a      	ldr	r2, [pc, #168]	; (78c8 <LORAREG_InitGetAttrFnPtrsAU+0xc8>)
    7820:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    7822:	4a2a      	ldr	r2, [pc, #168]	; (78cc <LORAREG_InitGetAttrFnPtrsAU+0xcc>)
    7824:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    7826:	4a2a      	ldr	r2, [pc, #168]	; (78d0 <LORAREG_InitGetAttrFnPtrsAU+0xd0>)
    7828:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    782a:	4a2a      	ldr	r2, [pc, #168]	; (78d4 <LORAREG_InitGetAttrFnPtrsAU+0xd4>)
    782c:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT1;
    782e:	4a2a      	ldr	r2, [pc, #168]	; (78d8 <LORAREG_InitGetAttrFnPtrsAU+0xd8>)
    7830:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    7832:	4a2a      	ldr	r2, [pc, #168]	; (78dc <LORAREG_InitGetAttrFnPtrsAU+0xdc>)
    7834:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    7836:	4a2a      	ldr	r2, [pc, #168]	; (78e0 <LORAREG_InitGetAttrFnPtrsAU+0xe0>)
    7838:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType1;
    783a:	4a2a      	ldr	r2, [pc, #168]	; (78e4 <LORAREG_InitGetAttrFnPtrsAU+0xe4>)
    783c:	665a      	str	r2, [r3, #100]	; 0x64
    pGetAttr[DUTY_CYCLE] = LORAREG_GetAttr_DutyCycleT1;
    783e:	4a2a      	ldr	r2, [pc, #168]	; (78e8 <LORAREG_InitGetAttrFnPtrsAU+0xe8>)
    7840:	679a      	str	r2, [r3, #120]	; 0x78
    pGetAttr[DUTY_CYCLE_TIMER] = LORAREG_GetAttr_MinDutyCycleTimer;
    7842:	4a2a      	ldr	r2, [pc, #168]	; (78ec <LORAREG_InitGetAttrFnPtrsAU+0xec>)
    7844:	67da      	str	r2, [r3, #124]	; 0x7c
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT1;
    7846:	492a      	ldr	r1, [pc, #168]	; (78f0 <LORAREG_InitGetAttrFnPtrsAU+0xf0>)
    7848:	2284      	movs	r2, #132	; 0x84
    784a:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT1;
    784c:	4929      	ldr	r1, [pc, #164]	; (78f4 <LORAREG_InitGetAttrFnPtrsAU+0xf4>)
    784e:	3204      	adds	r2, #4
    7850:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT1;
    7852:	4929      	ldr	r1, [pc, #164]	; (78f8 <LORAREG_InitGetAttrFnPtrsAU+0xf8>)
    7854:	3204      	adds	r2, #4
    7856:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    7858:	4928      	ldr	r1, [pc, #160]	; (78fc <LORAREG_InitGetAttrFnPtrsAU+0xfc>)
    785a:	3208      	adds	r2, #8
    785c:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    785e:	4928      	ldr	r1, [pc, #160]	; (7900 <LORAREG_InitGetAttrFnPtrsAU+0x100>)
    7860:	3204      	adds	r2, #4
    7862:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    7864:	4927      	ldr	r1, [pc, #156]	; (7904 <LORAREG_InitGetAttrFnPtrsAU+0x104>)
    7866:	3204      	adds	r2, #4
    7868:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    786a:	4927      	ldr	r1, [pc, #156]	; (7908 <LORAREG_InitGetAttrFnPtrsAU+0x108>)
    786c:	3204      	adds	r2, #4
    786e:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    7870:	4926      	ldr	r1, [pc, #152]	; (790c <LORAREG_InitGetAttrFnPtrsAU+0x10c>)
    7872:	3204      	adds	r2, #4
    7874:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    7876:	4926      	ldr	r1, [pc, #152]	; (7910 <LORAREG_InitGetAttrFnPtrsAU+0x110>)
    7878:	3204      	adds	r2, #4
    787a:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    787c:	4925      	ldr	r1, [pc, #148]	; (7914 <LORAREG_InitGetAttrFnPtrsAU+0x114>)
    787e:	3204      	adds	r2, #4
    7880:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    7882:	4925      	ldr	r1, [pc, #148]	; (7918 <LORAREG_InitGetAttrFnPtrsAU+0x118>)
    7884:	3204      	adds	r2, #4
    7886:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT1;
    7888:	4924      	ldr	r1, [pc, #144]	; (791c <LORAREG_InitGetAttrFnPtrsAU+0x11c>)
    788a:	3204      	adds	r2, #4
    788c:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel1;
    788e:	4924      	ldr	r1, [pc, #144]	; (7920 <LORAREG_InitGetAttrFnPtrsAU+0x120>)
    7890:	3204      	adds	r2, #4
    7892:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    7894:	4923      	ldr	r1, [pc, #140]	; (7924 <LORAREG_InitGetAttrFnPtrsAU+0x124>)
    7896:	3204      	adds	r2, #4
    7898:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    789a:	4923      	ldr	r1, [pc, #140]	; (7928 <LORAREG_InitGetAttrFnPtrsAU+0x128>)
    789c:	3214      	adds	r2, #20
    789e:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    78a0:	4922      	ldr	r1, [pc, #136]	; (792c <LORAREG_InitGetAttrFnPtrsAU+0x12c>)
    78a2:	3204      	adds	r2, #4
    78a4:	5099      	str	r1, [r3, r2]
}
    78a6:	4770      	bx	lr
    78a8:	20000bc0 	.word	0x20000bc0
    78ac:	00004a8d 	.word	0x00004a8d
    78b0:	00006ffd 	.word	0x00006ffd
    78b4:	0000704d 	.word	0x0000704d
    78b8:	00007099 	.word	0x00007099
    78bc:	000048d9 	.word	0x000048d9
    78c0:	000048e9 	.word	0x000048e9
    78c4:	00004901 	.word	0x00004901
    78c8:	00004911 	.word	0x00004911
    78cc:	000057fd 	.word	0x000057fd
    78d0:	00004921 	.word	0x00004921
    78d4:	00004931 	.word	0x00004931
    78d8:	000056d1 	.word	0x000056d1
    78dc:	00004c39 	.word	0x00004c39
    78e0:	00004981 	.word	0x00004981
    78e4:	00005621 	.word	0x00005621
    78e8:	000049cd 	.word	0x000049cd
    78ec:	000049d7 	.word	0x000049d7
    78f0:	000070e5 	.word	0x000070e5
    78f4:	00007131 	.word	0x00007131
    78f8:	0000717d 	.word	0x0000717d
    78fc:	000049e1 	.word	0x000049e1
    7900:	000049eb 	.word	0x000049eb
    7904:	000049f5 	.word	0x000049f5
    7908:	00004a01 	.word	0x00004a01
    790c:	00004a0d 	.word	0x00004a0d
    7910:	00004a17 	.word	0x00004a17
    7914:	00004a1f 	.word	0x00004a1f
    7918:	00004a27 	.word	0x00004a27
    791c:	00007265 	.word	0x00007265
    7920:	00005085 	.word	0x00005085
    7924:	00004a51 	.word	0x00004a51
    7928:	00004a31 	.word	0x00004a31
    792c:	00004a41 	.word	0x00004a41

00007930 <LORAREG_InitGetAttrFnPtrsIN>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT2;
    7930:	4b29      	ldr	r3, [pc, #164]	; (79d8 <LORAREG_InitGetAttrFnPtrsIN+0xa8>)
    7932:	4a2a      	ldr	r2, [pc, #168]	; (79dc <LORAREG_InitGetAttrFnPtrsIN+0xac>)
    7934:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT2;
    7936:	4a2a      	ldr	r2, [pc, #168]	; (79e0 <LORAREG_InitGetAttrFnPtrsIN+0xb0>)
    7938:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT2;
    793a:	4a2a      	ldr	r2, [pc, #168]	; (79e4 <LORAREG_InitGetAttrFnPtrsIN+0xb4>)
    793c:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT2;
    793e:	4a2a      	ldr	r2, [pc, #168]	; (79e8 <LORAREG_InitGetAttrFnPtrsIN+0xb8>)
    7940:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    7942:	4a2a      	ldr	r2, [pc, #168]	; (79ec <LORAREG_InitGetAttrFnPtrsIN+0xbc>)
    7944:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    7946:	4a2a      	ldr	r2, [pc, #168]	; (79f0 <LORAREG_InitGetAttrFnPtrsIN+0xc0>)
    7948:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    794a:	4a2a      	ldr	r2, [pc, #168]	; (79f4 <LORAREG_InitGetAttrFnPtrsIN+0xc4>)
    794c:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    794e:	4a2a      	ldr	r2, [pc, #168]	; (79f8 <LORAREG_InitGetAttrFnPtrsIN+0xc8>)
    7950:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    7952:	4a2a      	ldr	r2, [pc, #168]	; (79fc <LORAREG_InitGetAttrFnPtrsIN+0xcc>)
    7954:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    7956:	4a2a      	ldr	r2, [pc, #168]	; (7a00 <LORAREG_InitGetAttrFnPtrsIN+0xd0>)
    7958:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    795a:	4a2a      	ldr	r2, [pc, #168]	; (7a04 <LORAREG_InitGetAttrFnPtrsIN+0xd4>)
    795c:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT2;
    795e:	4a2a      	ldr	r2, [pc, #168]	; (7a08 <LORAREG_InitGetAttrFnPtrsIN+0xd8>)
    7960:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    7962:	4a2a      	ldr	r2, [pc, #168]	; (7a0c <LORAREG_InitGetAttrFnPtrsIN+0xdc>)
    7964:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    7966:	4a2a      	ldr	r2, [pc, #168]	; (7a10 <LORAREG_InitGetAttrFnPtrsIN+0xe0>)
    7968:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType3;
    796a:	4a2a      	ldr	r2, [pc, #168]	; (7a14 <LORAREG_InitGetAttrFnPtrsIN+0xe4>)
    796c:	665a      	str	r2, [r3, #100]	; 0x64
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT2;
    796e:	492a      	ldr	r1, [pc, #168]	; (7a18 <LORAREG_InitGetAttrFnPtrsIN+0xe8>)
    7970:	2284      	movs	r2, #132	; 0x84
    7972:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT2;
    7974:	4929      	ldr	r1, [pc, #164]	; (7a1c <LORAREG_InitGetAttrFnPtrsIN+0xec>)
    7976:	3204      	adds	r2, #4
    7978:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT2;
    797a:	4929      	ldr	r1, [pc, #164]	; (7a20 <LORAREG_InitGetAttrFnPtrsIN+0xf0>)
    797c:	3204      	adds	r2, #4
    797e:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    7980:	4928      	ldr	r1, [pc, #160]	; (7a24 <LORAREG_InitGetAttrFnPtrsIN+0xf4>)
    7982:	3208      	adds	r2, #8
    7984:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    7986:	4928      	ldr	r1, [pc, #160]	; (7a28 <LORAREG_InitGetAttrFnPtrsIN+0xf8>)
    7988:	3204      	adds	r2, #4
    798a:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    798c:	4927      	ldr	r1, [pc, #156]	; (7a2c <LORAREG_InitGetAttrFnPtrsIN+0xfc>)
    798e:	3204      	adds	r2, #4
    7990:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    7992:	4927      	ldr	r1, [pc, #156]	; (7a30 <LORAREG_InitGetAttrFnPtrsIN+0x100>)
    7994:	3204      	adds	r2, #4
    7996:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    7998:	4926      	ldr	r1, [pc, #152]	; (7a34 <LORAREG_InitGetAttrFnPtrsIN+0x104>)
    799a:	3204      	adds	r2, #4
    799c:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    799e:	4926      	ldr	r1, [pc, #152]	; (7a38 <LORAREG_InitGetAttrFnPtrsIN+0x108>)
    79a0:	3204      	adds	r2, #4
    79a2:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    79a4:	4925      	ldr	r1, [pc, #148]	; (7a3c <LORAREG_InitGetAttrFnPtrsIN+0x10c>)
    79a6:	3204      	adds	r2, #4
    79a8:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    79aa:	4925      	ldr	r1, [pc, #148]	; (7a40 <LORAREG_InitGetAttrFnPtrsIN+0x110>)
    79ac:	3204      	adds	r2, #4
    79ae:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT2;
    79b0:	4924      	ldr	r1, [pc, #144]	; (7a44 <LORAREG_InitGetAttrFnPtrsIN+0x114>)
    79b2:	3204      	adds	r2, #4
    79b4:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel2;
    79b6:	4924      	ldr	r1, [pc, #144]	; (7a48 <LORAREG_InitGetAttrFnPtrsIN+0x118>)
    79b8:	3204      	adds	r2, #4
    79ba:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    79bc:	4923      	ldr	r1, [pc, #140]	; (7a4c <LORAREG_InitGetAttrFnPtrsIN+0x11c>)
    79be:	3204      	adds	r2, #4
    79c0:	5099      	str	r1, [r3, r2]
    pGetAttr[DL_FREQUENCY] = LORAREG_GetAttr_DlFrequency;
    79c2:	4923      	ldr	r1, [pc, #140]	; (7a50 <LORAREG_InitGetAttrFnPtrsIN+0x120>)
    79c4:	320c      	adds	r2, #12
    79c6:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    79c8:	4922      	ldr	r1, [pc, #136]	; (7a54 <LORAREG_InitGetAttrFnPtrsIN+0x124>)
    79ca:	3208      	adds	r2, #8
    79cc:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    79ce:	4922      	ldr	r1, [pc, #136]	; (7a58 <LORAREG_InitGetAttrFnPtrsIN+0x128>)
    79d0:	3204      	adds	r2, #4
    79d2:	5099      	str	r1, [r3, r2]
}
    79d4:	4770      	bx	lr
    79d6:	46c0      	nop			; (mov r8, r8)
    79d8:	20000bc0 	.word	0x20000bc0
    79dc:	000059c5 	.word	0x000059c5
    79e0:	00006cb9 	.word	0x00006cb9
    79e4:	00006cf5 	.word	0x00006cf5
    79e8:	00006d2d 	.word	0x00006d2d
    79ec:	000048d9 	.word	0x000048d9
    79f0:	000048e9 	.word	0x000048e9
    79f4:	00004901 	.word	0x00004901
    79f8:	00004911 	.word	0x00004911
    79fc:	000057fd 	.word	0x000057fd
    7a00:	00004921 	.word	0x00004921
    7a04:	00004931 	.word	0x00004931
    7a08:	000058c9 	.word	0x000058c9
    7a0c:	00004c39 	.word	0x00004c39
    7a10:	00004981 	.word	0x00004981
    7a14:	00005b49 	.word	0x00005b49
    7a18:	00006d65 	.word	0x00006d65
    7a1c:	00006d9d 	.word	0x00006d9d
    7a20:	00006dd5 	.word	0x00006dd5
    7a24:	000049e1 	.word	0x000049e1
    7a28:	000049eb 	.word	0x000049eb
    7a2c:	000049f5 	.word	0x000049f5
    7a30:	00004a01 	.word	0x00004a01
    7a34:	00004a0d 	.word	0x00004a0d
    7a38:	00004a17 	.word	0x00004a17
    7a3c:	00004a1f 	.word	0x00004a1f
    7a40:	00004a27 	.word	0x00004a27
    7a44:	00006e35 	.word	0x00006e35
    7a48:	00005239 	.word	0x00005239
    7a4c:	00004a51 	.word	0x00004a51
    7a50:	00005815 	.word	0x00005815
    7a54:	00004a31 	.word	0x00004a31
    7a58:	00004a41 	.word	0x00004a41

00007a5c <LORAREG_InitGetAttrFnPtrsJP>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT3;
    7a5c:	4b2c      	ldr	r3, [pc, #176]	; (7b10 <LORAREG_InitGetAttrFnPtrsJP+0xb4>)
    7a5e:	4a2d      	ldr	r2, [pc, #180]	; (7b14 <LORAREG_InitGetAttrFnPtrsJP+0xb8>)
    7a60:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT2;
    7a62:	4a2d      	ldr	r2, [pc, #180]	; (7b18 <LORAREG_InitGetAttrFnPtrsJP+0xbc>)
    7a64:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT2;
    7a66:	4a2d      	ldr	r2, [pc, #180]	; (7b1c <LORAREG_InitGetAttrFnPtrsJP+0xc0>)
    7a68:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT3;
    7a6a:	4a2d      	ldr	r2, [pc, #180]	; (7b20 <LORAREG_InitGetAttrFnPtrsJP+0xc4>)
    7a6c:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    7a6e:	4a2d      	ldr	r2, [pc, #180]	; (7b24 <LORAREG_InitGetAttrFnPtrsJP+0xc8>)
    7a70:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    7a72:	4a2d      	ldr	r2, [pc, #180]	; (7b28 <LORAREG_InitGetAttrFnPtrsJP+0xcc>)
    7a74:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    7a76:	4a2d      	ldr	r2, [pc, #180]	; (7b2c <LORAREG_InitGetAttrFnPtrsJP+0xd0>)
    7a78:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    7a7a:	4a2d      	ldr	r2, [pc, #180]	; (7b30 <LORAREG_InitGetAttrFnPtrsJP+0xd4>)
    7a7c:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    7a7e:	4a2d      	ldr	r2, [pc, #180]	; (7b34 <LORAREG_InitGetAttrFnPtrsJP+0xd8>)
    7a80:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    7a82:	4a2d      	ldr	r2, [pc, #180]	; (7b38 <LORAREG_InitGetAttrFnPtrsJP+0xdc>)
    7a84:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    7a86:	4a2d      	ldr	r2, [pc, #180]	; (7b3c <LORAREG_InitGetAttrFnPtrsJP+0xe0>)
    7a88:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT2;
    7a8a:	4a2d      	ldr	r2, [pc, #180]	; (7b40 <LORAREG_InitGetAttrFnPtrsJP+0xe4>)
    7a8c:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    7a8e:	4a2d      	ldr	r2, [pc, #180]	; (7b44 <LORAREG_InitGetAttrFnPtrsJP+0xe8>)
    7a90:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    7a92:	4a2d      	ldr	r2, [pc, #180]	; (7b48 <LORAREG_InitGetAttrFnPtrsJP+0xec>)
    7a94:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType4;
    7a96:	4a2d      	ldr	r2, [pc, #180]	; (7b4c <LORAREG_InitGetAttrFnPtrsJP+0xf0>)
    7a98:	665a      	str	r2, [r3, #100]	; 0x64
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT2;
    7a9a:	492d      	ldr	r1, [pc, #180]	; (7b50 <LORAREG_InitGetAttrFnPtrsJP+0xf4>)
    7a9c:	2284      	movs	r2, #132	; 0x84
    7a9e:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT2;
    7aa0:	492c      	ldr	r1, [pc, #176]	; (7b54 <LORAREG_InitGetAttrFnPtrsJP+0xf8>)
    7aa2:	3204      	adds	r2, #4
    7aa4:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT2;
    7aa6:	492c      	ldr	r1, [pc, #176]	; (7b58 <LORAREG_InitGetAttrFnPtrsJP+0xfc>)
    7aa8:	3204      	adds	r2, #4
    7aaa:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    7aac:	492b      	ldr	r1, [pc, #172]	; (7b5c <LORAREG_InitGetAttrFnPtrsJP+0x100>)
    7aae:	3208      	adds	r2, #8
    7ab0:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    7ab2:	492b      	ldr	r1, [pc, #172]	; (7b60 <LORAREG_InitGetAttrFnPtrsJP+0x104>)
    7ab4:	3204      	adds	r2, #4
    7ab6:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    7ab8:	492a      	ldr	r1, [pc, #168]	; (7b64 <LORAREG_InitGetAttrFnPtrsJP+0x108>)
    7aba:	3204      	adds	r2, #4
    7abc:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    7abe:	492a      	ldr	r1, [pc, #168]	; (7b68 <LORAREG_InitGetAttrFnPtrsJP+0x10c>)
    7ac0:	3204      	adds	r2, #4
    7ac2:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    7ac4:	4929      	ldr	r1, [pc, #164]	; (7b6c <LORAREG_InitGetAttrFnPtrsJP+0x110>)
    7ac6:	3204      	adds	r2, #4
    7ac8:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    7aca:	4929      	ldr	r1, [pc, #164]	; (7b70 <LORAREG_InitGetAttrFnPtrsJP+0x114>)
    7acc:	3204      	adds	r2, #4
    7ace:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    7ad0:	4928      	ldr	r1, [pc, #160]	; (7b74 <LORAREG_InitGetAttrFnPtrsJP+0x118>)
    7ad2:	3204      	adds	r2, #4
    7ad4:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    7ad6:	4928      	ldr	r1, [pc, #160]	; (7b78 <LORAREG_InitGetAttrFnPtrsJP+0x11c>)
    7ad8:	3204      	adds	r2, #4
    7ada:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT2;
    7adc:	4927      	ldr	r1, [pc, #156]	; (7b7c <LORAREG_InitGetAttrFnPtrsJP+0x120>)
    7ade:	3204      	adds	r2, #4
    7ae0:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel2;
    7ae2:	4927      	ldr	r1, [pc, #156]	; (7b80 <LORAREG_InitGetAttrFnPtrsJP+0x124>)
    7ae4:	3204      	adds	r2, #4
    7ae6:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    7ae8:	4926      	ldr	r1, [pc, #152]	; (7b84 <LORAREG_InitGetAttrFnPtrsJP+0x128>)
    7aea:	3204      	adds	r2, #4
    7aec:	5099      	str	r1, [r3, r2]
    pGetAttr[DEFAULT_LBT_PARAMS] = LORAREG_GetAttr_DefLBTParams;
    7aee:	4926      	ldr	r1, [pc, #152]	; (7b88 <LORAREG_InitGetAttrFnPtrsJP+0x12c>)
    7af0:	3204      	adds	r2, #4
    7af2:	5099      	str	r1, [r3, r2]
    pGetAttr[MIN_LBT_CHANNEL_PAUSE_TIMER] = LORAREG_GetAttr_minLBTChPauseTimer;
    7af4:	4925      	ldr	r1, [pc, #148]	; (7b8c <LORAREG_InitGetAttrFnPtrsJP+0x130>)
    7af6:	3204      	adds	r2, #4
    7af8:	5099      	str	r1, [r3, r2]
    pGetAttr[DL_FREQUENCY] = LORAREG_GetAttr_DlFrequency;
    7afa:	4925      	ldr	r1, [pc, #148]	; (7b90 <LORAREG_InitGetAttrFnPtrsJP+0x134>)
    7afc:	3204      	adds	r2, #4
    7afe:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    7b00:	4924      	ldr	r1, [pc, #144]	; (7b94 <LORAREG_InitGetAttrFnPtrsJP+0x138>)
    7b02:	3208      	adds	r2, #8
    7b04:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    7b06:	4924      	ldr	r1, [pc, #144]	; (7b98 <LORAREG_InitGetAttrFnPtrsJP+0x13c>)
    7b08:	3204      	adds	r2, #4
    7b0a:	5099      	str	r1, [r3, r2]
}
    7b0c:	4770      	bx	lr
    7b0e:	46c0      	nop			; (mov r8, r8)
    7b10:	20000bc0 	.word	0x20000bc0
    7b14:	00005b01 	.word	0x00005b01
    7b18:	00006cb9 	.word	0x00006cb9
    7b1c:	00006cf5 	.word	0x00006cf5
    7b20:	00006c55 	.word	0x00006c55
    7b24:	000048d9 	.word	0x000048d9
    7b28:	000048e9 	.word	0x000048e9
    7b2c:	00004901 	.word	0x00004901
    7b30:	00004911 	.word	0x00004911
    7b34:	000057fd 	.word	0x000057fd
    7b38:	00004921 	.word	0x00004921
    7b3c:	00004931 	.word	0x00004931
    7b40:	000058c9 	.word	0x000058c9
    7b44:	00004c39 	.word	0x00004c39
    7b48:	00004981 	.word	0x00004981
    7b4c:	00005a0d 	.word	0x00005a0d
    7b50:	00006d65 	.word	0x00006d65
    7b54:	00006d9d 	.word	0x00006d9d
    7b58:	00006dd5 	.word	0x00006dd5
    7b5c:	000049e1 	.word	0x000049e1
    7b60:	000049eb 	.word	0x000049eb
    7b64:	000049f5 	.word	0x000049f5
    7b68:	00004a01 	.word	0x00004a01
    7b6c:	00004a0d 	.word	0x00004a0d
    7b70:	00004a17 	.word	0x00004a17
    7b74:	00004a1f 	.word	0x00004a1f
    7b78:	00004a27 	.word	0x00004a27
    7b7c:	00006e35 	.word	0x00006e35
    7b80:	00005239 	.word	0x00005239
    7b84:	00004a51 	.word	0x00004a51
    7b88:	00004a61 	.word	0x00004a61
    7b8c:	00005bd1 	.word	0x00005bd1
    7b90:	00005815 	.word	0x00005815
    7b94:	00004a31 	.word	0x00004a31
    7b98:	00004a41 	.word	0x00004a41

00007b9c <LORAREG_InitGetAttrFnPtrsKR>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT2;
    7b9c:	4b2c      	ldr	r3, [pc, #176]	; (7c50 <LORAREG_InitGetAttrFnPtrsKR+0xb4>)
    7b9e:	4a2d      	ldr	r2, [pc, #180]	; (7c54 <LORAREG_InitGetAttrFnPtrsKR+0xb8>)
    7ba0:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT2;
    7ba2:	4a2d      	ldr	r2, [pc, #180]	; (7c58 <LORAREG_InitGetAttrFnPtrsKR+0xbc>)
    7ba4:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT2;
    7ba6:	4a2d      	ldr	r2, [pc, #180]	; (7c5c <LORAREG_InitGetAttrFnPtrsKR+0xc0>)
    7ba8:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT2;
    7baa:	4a2d      	ldr	r2, [pc, #180]	; (7c60 <LORAREG_InitGetAttrFnPtrsKR+0xc4>)
    7bac:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    7bae:	4a2d      	ldr	r2, [pc, #180]	; (7c64 <LORAREG_InitGetAttrFnPtrsKR+0xc8>)
    7bb0:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    7bb2:	4a2d      	ldr	r2, [pc, #180]	; (7c68 <LORAREG_InitGetAttrFnPtrsKR+0xcc>)
    7bb4:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    7bb6:	4a2d      	ldr	r2, [pc, #180]	; (7c6c <LORAREG_InitGetAttrFnPtrsKR+0xd0>)
    7bb8:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    7bba:	4a2d      	ldr	r2, [pc, #180]	; (7c70 <LORAREG_InitGetAttrFnPtrsKR+0xd4>)
    7bbc:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    7bbe:	4a2d      	ldr	r2, [pc, #180]	; (7c74 <LORAREG_InitGetAttrFnPtrsKR+0xd8>)
    7bc0:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    7bc2:	4a2d      	ldr	r2, [pc, #180]	; (7c78 <LORAREG_InitGetAttrFnPtrsKR+0xdc>)
    7bc4:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    7bc6:	4a2d      	ldr	r2, [pc, #180]	; (7c7c <LORAREG_InitGetAttrFnPtrsKR+0xe0>)
    7bc8:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT2;
    7bca:	4a2d      	ldr	r2, [pc, #180]	; (7c80 <LORAREG_InitGetAttrFnPtrsKR+0xe4>)
    7bcc:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    7bce:	4a2d      	ldr	r2, [pc, #180]	; (7c84 <LORAREG_InitGetAttrFnPtrsKR+0xe8>)
    7bd0:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    7bd2:	4a2d      	ldr	r2, [pc, #180]	; (7c88 <LORAREG_InitGetAttrFnPtrsKR+0xec>)
    7bd4:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType2;
    7bd6:	4a2d      	ldr	r2, [pc, #180]	; (7c8c <LORAREG_InitGetAttrFnPtrsKR+0xf0>)
    7bd8:	665a      	str	r2, [r3, #100]	; 0x64
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT2;
    7bda:	492d      	ldr	r1, [pc, #180]	; (7c90 <LORAREG_InitGetAttrFnPtrsKR+0xf4>)
    7bdc:	2284      	movs	r2, #132	; 0x84
    7bde:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT2;
    7be0:	492c      	ldr	r1, [pc, #176]	; (7c94 <LORAREG_InitGetAttrFnPtrsKR+0xf8>)
    7be2:	3204      	adds	r2, #4
    7be4:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT2;
    7be6:	492c      	ldr	r1, [pc, #176]	; (7c98 <LORAREG_InitGetAttrFnPtrsKR+0xfc>)
    7be8:	3204      	adds	r2, #4
    7bea:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    7bec:	492b      	ldr	r1, [pc, #172]	; (7c9c <LORAREG_InitGetAttrFnPtrsKR+0x100>)
    7bee:	3208      	adds	r2, #8
    7bf0:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    7bf2:	492b      	ldr	r1, [pc, #172]	; (7ca0 <LORAREG_InitGetAttrFnPtrsKR+0x104>)
    7bf4:	3204      	adds	r2, #4
    7bf6:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    7bf8:	492a      	ldr	r1, [pc, #168]	; (7ca4 <LORAREG_InitGetAttrFnPtrsKR+0x108>)
    7bfa:	3204      	adds	r2, #4
    7bfc:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    7bfe:	492a      	ldr	r1, [pc, #168]	; (7ca8 <LORAREG_InitGetAttrFnPtrsKR+0x10c>)
    7c00:	3204      	adds	r2, #4
    7c02:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    7c04:	4929      	ldr	r1, [pc, #164]	; (7cac <LORAREG_InitGetAttrFnPtrsKR+0x110>)
    7c06:	3204      	adds	r2, #4
    7c08:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    7c0a:	4929      	ldr	r1, [pc, #164]	; (7cb0 <LORAREG_InitGetAttrFnPtrsKR+0x114>)
    7c0c:	3204      	adds	r2, #4
    7c0e:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    7c10:	4928      	ldr	r1, [pc, #160]	; (7cb4 <LORAREG_InitGetAttrFnPtrsKR+0x118>)
    7c12:	3204      	adds	r2, #4
    7c14:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    7c16:	4928      	ldr	r1, [pc, #160]	; (7cb8 <LORAREG_InitGetAttrFnPtrsKR+0x11c>)
    7c18:	3204      	adds	r2, #4
    7c1a:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT2;
    7c1c:	4927      	ldr	r1, [pc, #156]	; (7cbc <LORAREG_InitGetAttrFnPtrsKR+0x120>)
    7c1e:	3204      	adds	r2, #4
    7c20:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel2;
    7c22:	4927      	ldr	r1, [pc, #156]	; (7cc0 <LORAREG_InitGetAttrFnPtrsKR+0x124>)
    7c24:	3204      	adds	r2, #4
    7c26:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    7c28:	4926      	ldr	r1, [pc, #152]	; (7cc4 <LORAREG_InitGetAttrFnPtrsKR+0x128>)
    7c2a:	3204      	adds	r2, #4
    7c2c:	5099      	str	r1, [r3, r2]
    pGetAttr[DEFAULT_LBT_PARAMS] = LORAREG_GetAttr_DefLBTParams;
    7c2e:	4926      	ldr	r1, [pc, #152]	; (7cc8 <LORAREG_InitGetAttrFnPtrsKR+0x12c>)
    7c30:	3204      	adds	r2, #4
    7c32:	5099      	str	r1, [r3, r2]
    pGetAttr[MIN_LBT_CHANNEL_PAUSE_TIMER] = LORAREG_GetAttr_minLBTChPauseTimer;
    7c34:	4925      	ldr	r1, [pc, #148]	; (7ccc <LORAREG_InitGetAttrFnPtrsKR+0x130>)
    7c36:	3204      	adds	r2, #4
    7c38:	5099      	str	r1, [r3, r2]
    pGetAttr[DL_FREQUENCY] = LORAREG_GetAttr_DlFrequency;
    7c3a:	4925      	ldr	r1, [pc, #148]	; (7cd0 <LORAREG_InitGetAttrFnPtrsKR+0x134>)
    7c3c:	3204      	adds	r2, #4
    7c3e:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    7c40:	4924      	ldr	r1, [pc, #144]	; (7cd4 <LORAREG_InitGetAttrFnPtrsKR+0x138>)
    7c42:	3208      	adds	r2, #8
    7c44:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    7c46:	4924      	ldr	r1, [pc, #144]	; (7cd8 <LORAREG_InitGetAttrFnPtrsKR+0x13c>)
    7c48:	3204      	adds	r2, #4
    7c4a:	5099      	str	r1, [r3, r2]
}
    7c4c:	4770      	bx	lr
    7c4e:	46c0      	nop			; (mov r8, r8)
    7c50:	20000bc0 	.word	0x20000bc0
    7c54:	000059c5 	.word	0x000059c5
    7c58:	00006cb9 	.word	0x00006cb9
    7c5c:	00006cf5 	.word	0x00006cf5
    7c60:	00006d2d 	.word	0x00006d2d
    7c64:	000048d9 	.word	0x000048d9
    7c68:	000048e9 	.word	0x000048e9
    7c6c:	00004901 	.word	0x00004901
    7c70:	00004911 	.word	0x00004911
    7c74:	000057fd 	.word	0x000057fd
    7c78:	00004921 	.word	0x00004921
    7c7c:	00004931 	.word	0x00004931
    7c80:	000058c9 	.word	0x000058c9
    7c84:	00004c39 	.word	0x00004c39
    7c88:	00004981 	.word	0x00004981
    7c8c:	0000585d 	.word	0x0000585d
    7c90:	00006d65 	.word	0x00006d65
    7c94:	00006d9d 	.word	0x00006d9d
    7c98:	00006dd5 	.word	0x00006dd5
    7c9c:	000049e1 	.word	0x000049e1
    7ca0:	000049eb 	.word	0x000049eb
    7ca4:	000049f5 	.word	0x000049f5
    7ca8:	00004a01 	.word	0x00004a01
    7cac:	00004a0d 	.word	0x00004a0d
    7cb0:	00004a17 	.word	0x00004a17
    7cb4:	00004a1f 	.word	0x00004a1f
    7cb8:	00004a27 	.word	0x00004a27
    7cbc:	00006e35 	.word	0x00006e35
    7cc0:	00005239 	.word	0x00005239
    7cc4:	00004a51 	.word	0x00004a51
    7cc8:	00004a61 	.word	0x00004a61
    7ccc:	00005bd1 	.word	0x00005bd1
    7cd0:	00005815 	.word	0x00005815
    7cd4:	00004a31 	.word	0x00004a31
    7cd8:	00004a41 	.word	0x00004a41

00007cdc <LORAREG_InitValidateAttrFnPtrsNA>:
    pValidateAttr[RX_FREQUENCY] = ValidateRxFreqT1;
    7cdc:	4b0d      	ldr	r3, [pc, #52]	; (7d14 <LORAREG_InitValidateAttrFnPtrsNA+0x38>)
    7cde:	4a0e      	ldr	r2, [pc, #56]	; (7d18 <LORAREG_InitValidateAttrFnPtrsNA+0x3c>)
    7ce0:	605a      	str	r2, [r3, #4]
    pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT1;
    7ce2:	4a0e      	ldr	r2, [pc, #56]	; (7d1c <LORAREG_InitValidateAttrFnPtrsNA+0x40>)
    7ce4:	609a      	str	r2, [r3, #8]
    pValidateAttr[RX_DATARATE] = ValidateDataRateRxT1;
    7ce6:	4a0e      	ldr	r2, [pc, #56]	; (7d20 <LORAREG_InitValidateAttrFnPtrsNA+0x44>)
    7ce8:	63da      	str	r2, [r3, #60]	; 0x3c
    pValidateAttr[TX_DATARATE] = ValidateDataRateTxT1;
    7cea:	490e      	ldr	r1, [pc, #56]	; (7d24 <LORAREG_InitValidateAttrFnPtrsNA+0x48>)
    7cec:	6419      	str	r1, [r3, #64]	; 0x40
    pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    7cee:	490e      	ldr	r1, [pc, #56]	; (7d28 <LORAREG_InitValidateAttrFnPtrsNA+0x4c>)
    7cf0:	6459      	str	r1, [r3, #68]	; 0x44
    pValidateAttr[DATA_RANGE] = ValidateDataRange;
    7cf2:	490e      	ldr	r1, [pc, #56]	; (7d2c <LORAREG_InitValidateAttrFnPtrsNA+0x50>)
    7cf4:	6499      	str	r1, [r3, #72]	; 0x48
    pValidateAttr[CHANNEL_ID] = ValidateChannelId;
    7cf6:	490e      	ldr	r1, [pc, #56]	; (7d30 <LORAREG_InitValidateAttrFnPtrsNA+0x54>)
    7cf8:	6559      	str	r1, [r3, #84]	; 0x54
    pValidateAttr[RX2_DATARATE] = ValidateDataRateRxT1;
    7cfa:	65da      	str	r2, [r3, #92]	; 0x5c
    pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    7cfc:	4a0d      	ldr	r2, [pc, #52]	; (7d34 <LORAREG_InitValidateAttrFnPtrsNA+0x58>)
    7cfe:	661a      	str	r2, [r3, #96]	; 0x60
    pValidateAttr[CHANNEL_MASK] = ValidateChannelMask;
    7d00:	4a0d      	ldr	r2, [pc, #52]	; (7d38 <LORAREG_InitValidateAttrFnPtrsNA+0x5c>)
    7d02:	669a      	str	r2, [r3, #104]	; 0x68
    pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntl;
    7d04:	4a0d      	ldr	r2, [pc, #52]	; (7d3c <LORAREG_InitValidateAttrFnPtrsNA+0x60>)
    7d06:	66da      	str	r2, [r3, #108]	; 0x6c
    pValidateAttr[TX_PWR] = ValidateTxPower;
    7d08:	4a0d      	ldr	r2, [pc, #52]	; (7d40 <LORAREG_InitValidateAttrFnPtrsNA+0x64>)
    7d0a:	675a      	str	r2, [r3, #116]	; 0x74
    pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntl;
    7d0c:	490d      	ldr	r1, [pc, #52]	; (7d44 <LORAREG_InitValidateAttrFnPtrsNA+0x68>)
    7d0e:	22d8      	movs	r2, #216	; 0xd8
    7d10:	5099      	str	r1, [r3, r2]
}
    7d12:	4770      	bx	lr
    7d14:	20000d78 	.word	0x20000d78
    7d18:	00004e09 	.word	0x00004e09
    7d1c:	000071c9 	.word	0x000071c9
    7d20:	00004b61 	.word	0x00004b61
    7d24:	00004b21 	.word	0x00004b21
    7d28:	00004dad 	.word	0x00004dad
    7d2c:	00006f29 	.word	0x00006f29
    7d30:	00004bad 	.word	0x00004bad
    7d34:	00004e3d 	.word	0x00004e3d
    7d38:	00004cd9 	.word	0x00004cd9
    7d3c:	00004cad 	.word	0x00004cad
    7d40:	00004cc1 	.word	0x00004cc1
    7d44:	00006e0d 	.word	0x00006e0d

00007d48 <LORAREG_InitValidateAttrFnPtrsEU>:
	pValidateAttr[RX_FREQUENCY] = ValidateFreq;
    7d48:	4b0d      	ldr	r3, [pc, #52]	; (7d80 <LORAREG_InitValidateAttrFnPtrsEU+0x38>)
    7d4a:	4a0e      	ldr	r2, [pc, #56]	; (7d84 <LORAREG_InitValidateAttrFnPtrsEU+0x3c>)
    7d4c:	605a      	str	r2, [r3, #4]
	pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT2;
    7d4e:	4a0e      	ldr	r2, [pc, #56]	; (7d88 <LORAREG_InitValidateAttrFnPtrsEU+0x40>)
    7d50:	609a      	str	r2, [r3, #8]
	pValidateAttr[RX_DATARATE] = ValidateDataRate;
    7d52:	4a0e      	ldr	r2, [pc, #56]	; (7d8c <LORAREG_InitValidateAttrFnPtrsEU+0x44>)
    7d54:	63da      	str	r2, [r3, #60]	; 0x3c
	pValidateAttr[TX_DATARATE] = ValidateDataRate;
    7d56:	641a      	str	r2, [r3, #64]	; 0x40
	pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    7d58:	490d      	ldr	r1, [pc, #52]	; (7d90 <LORAREG_InitValidateAttrFnPtrsEU+0x48>)
    7d5a:	6459      	str	r1, [r3, #68]	; 0x44
	pValidateAttr[DATA_RANGE] = ValidateDataRangeT2;
    7d5c:	490d      	ldr	r1, [pc, #52]	; (7d94 <LORAREG_InitValidateAttrFnPtrsEU+0x4c>)
    7d5e:	6499      	str	r1, [r3, #72]	; 0x48
	pValidateAttr[CHANNEL_ID] = ValidateChannelIdT2;
    7d60:	490d      	ldr	r1, [pc, #52]	; (7d98 <LORAREG_InitValidateAttrFnPtrsEU+0x50>)
    7d62:	6559      	str	r1, [r3, #84]	; 0x54
	pValidateAttr[RX2_DATARATE] = ValidateDataRate;
    7d64:	65da      	str	r2, [r3, #92]	; 0x5c
	pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    7d66:	4a0d      	ldr	r2, [pc, #52]	; (7d9c <LORAREG_InitValidateAttrFnPtrsEU+0x54>)
    7d68:	661a      	str	r2, [r3, #96]	; 0x60
	pValidateAttr[CHANNEL_MASK] = ValidateChannelMaskT2;
    7d6a:	4a0d      	ldr	r2, [pc, #52]	; (7da0 <LORAREG_InitValidateAttrFnPtrsEU+0x58>)
    7d6c:	669a      	str	r2, [r3, #104]	; 0x68
	pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntlT2;
    7d6e:	4a0d      	ldr	r2, [pc, #52]	; (7da4 <LORAREG_InitValidateAttrFnPtrsEU+0x5c>)
    7d70:	66da      	str	r2, [r3, #108]	; 0x6c
	pValidateAttr[TX_PWR] = ValidateTxPower;
    7d72:	4a0d      	ldr	r2, [pc, #52]	; (7da8 <LORAREG_InitValidateAttrFnPtrsEU+0x60>)
    7d74:	675a      	str	r2, [r3, #116]	; 0x74
	pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntlT2;
    7d76:	490d      	ldr	r1, [pc, #52]	; (7dac <LORAREG_InitValidateAttrFnPtrsEU+0x64>)
    7d78:	22d8      	movs	r2, #216	; 0xd8
    7d7a:	5099      	str	r1, [r3, r2]
}
    7d7c:	4770      	bx	lr
    7d7e:	46c0      	nop			; (mov r8, r8)
    7d80:	20000d78 	.word	0x20000d78
    7d84:	00004ec5 	.word	0x00004ec5
    7d88:	00005ca1 	.word	0x00005ca1
    7d8c:	00004d99 	.word	0x00004d99
    7d90:	00004dad 	.word	0x00004dad
    7d94:	00006b71 	.word	0x00006b71
    7d98:	00004bc5 	.word	0x00004bc5
    7d9c:	00004e3d 	.word	0x00004e3d
    7da0:	00004cdd 	.word	0x00004cdd
    7da4:	00004d31 	.word	0x00004d31
    7da8:	00004cc1 	.word	0x00004cc1
    7dac:	00004d45 	.word	0x00004d45

00007db0 <LORAREG_InitValidateAttrFnPtrsAS>:
	pValidateAttr[RX_FREQUENCY] = ValidateFrequencyAS;
    7db0:	4b0d      	ldr	r3, [pc, #52]	; (7de8 <LORAREG_InitValidateAttrFnPtrsAS+0x38>)
    7db2:	4a0e      	ldr	r2, [pc, #56]	; (7dec <LORAREG_InitValidateAttrFnPtrsAS+0x3c>)
    7db4:	605a      	str	r2, [r3, #4]
	pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT2;
    7db6:	4a0e      	ldr	r2, [pc, #56]	; (7df0 <LORAREG_InitValidateAttrFnPtrsAS+0x40>)
    7db8:	609a      	str	r2, [r3, #8]
	pValidateAttr[RX_DATARATE] = ValidateDataRateRxT2;
    7dba:	4a0e      	ldr	r2, [pc, #56]	; (7df4 <LORAREG_InitValidateAttrFnPtrsAS+0x44>)
    7dbc:	63da      	str	r2, [r3, #60]	; 0x3c
	pValidateAttr[TX_DATARATE] = ValidateDataRateTxT2;
    7dbe:	490e      	ldr	r1, [pc, #56]	; (7df8 <LORAREG_InitValidateAttrFnPtrsAS+0x48>)
    7dc0:	6419      	str	r1, [r3, #64]	; 0x40
	pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    7dc2:	490e      	ldr	r1, [pc, #56]	; (7dfc <LORAREG_InitValidateAttrFnPtrsAS+0x4c>)
    7dc4:	6459      	str	r1, [r3, #68]	; 0x44
	pValidateAttr[DATA_RANGE] = ValidateDataRangeT2;
    7dc6:	490e      	ldr	r1, [pc, #56]	; (7e00 <LORAREG_InitValidateAttrFnPtrsAS+0x50>)
    7dc8:	6499      	str	r1, [r3, #72]	; 0x48
	pValidateAttr[CHANNEL_ID] = ValidateChannelIdT2;
    7dca:	490e      	ldr	r1, [pc, #56]	; (7e04 <LORAREG_InitValidateAttrFnPtrsAS+0x54>)
    7dcc:	6559      	str	r1, [r3, #84]	; 0x54
	pValidateAttr[RX2_DATARATE] = ValidateDataRateRxT2;
    7dce:	65da      	str	r2, [r3, #92]	; 0x5c
	pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    7dd0:	4a0d      	ldr	r2, [pc, #52]	; (7e08 <LORAREG_InitValidateAttrFnPtrsAS+0x58>)
    7dd2:	661a      	str	r2, [r3, #96]	; 0x60
	pValidateAttr[CHANNEL_MASK] = ValidateChannelMaskT2;
    7dd4:	4a0d      	ldr	r2, [pc, #52]	; (7e0c <LORAREG_InitValidateAttrFnPtrsAS+0x5c>)
    7dd6:	669a      	str	r2, [r3, #104]	; 0x68
	pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntlT2;
    7dd8:	4a0d      	ldr	r2, [pc, #52]	; (7e10 <LORAREG_InitValidateAttrFnPtrsAS+0x60>)
    7dda:	66da      	str	r2, [r3, #108]	; 0x6c
	pValidateAttr[TX_PWR] = ValidateTxPower;
    7ddc:	4a0d      	ldr	r2, [pc, #52]	; (7e14 <LORAREG_InitValidateAttrFnPtrsAS+0x64>)
    7dde:	675a      	str	r2, [r3, #116]	; 0x74
	pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntlT2;
    7de0:	490d      	ldr	r1, [pc, #52]	; (7e18 <LORAREG_InitValidateAttrFnPtrsAS+0x68>)
    7de2:	22d8      	movs	r2, #216	; 0xd8
    7de4:	5099      	str	r1, [r3, r2]
}
    7de6:	4770      	bx	lr
    7de8:	20000d78 	.word	0x20000d78
    7dec:	00004ee1 	.word	0x00004ee1
    7df0:	00005ca1 	.word	0x00005ca1
    7df4:	00004b85 	.word	0x00004b85
    7df8:	00004b39 	.word	0x00004b39
    7dfc:	00004dad 	.word	0x00004dad
    7e00:	00006b71 	.word	0x00006b71
    7e04:	00004bc5 	.word	0x00004bc5
    7e08:	00004e3d 	.word	0x00004e3d
    7e0c:	00004cdd 	.word	0x00004cdd
    7e10:	00004d31 	.word	0x00004d31
    7e14:	00004cc1 	.word	0x00004cc1
    7e18:	00004d45 	.word	0x00004d45

00007e1c <LORAREG_InitValidateAttrFnPtrsAU>:
	pValidateAttr[RX_FREQUENCY] = ValidateRxFreqT1;
    7e1c:	4b0d      	ldr	r3, [pc, #52]	; (7e54 <LORAREG_InitValidateAttrFnPtrsAU+0x38>)
    7e1e:	4a0e      	ldr	r2, [pc, #56]	; (7e58 <LORAREG_InitValidateAttrFnPtrsAU+0x3c>)
    7e20:	605a      	str	r2, [r3, #4]
	pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT1;
    7e22:	4a0e      	ldr	r2, [pc, #56]	; (7e5c <LORAREG_InitValidateAttrFnPtrsAU+0x40>)
    7e24:	609a      	str	r2, [r3, #8]
	pValidateAttr[RX_DATARATE] = ValidateDataRateRxT1;
    7e26:	4a0e      	ldr	r2, [pc, #56]	; (7e60 <LORAREG_InitValidateAttrFnPtrsAU+0x44>)
    7e28:	63da      	str	r2, [r3, #60]	; 0x3c
	pValidateAttr[TX_DATARATE] = ValidateDataRateTxT1;
    7e2a:	490e      	ldr	r1, [pc, #56]	; (7e64 <LORAREG_InitValidateAttrFnPtrsAU+0x48>)
    7e2c:	6419      	str	r1, [r3, #64]	; 0x40
	pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    7e2e:	490e      	ldr	r1, [pc, #56]	; (7e68 <LORAREG_InitValidateAttrFnPtrsAU+0x4c>)
    7e30:	6459      	str	r1, [r3, #68]	; 0x44
	pValidateAttr[DATA_RANGE] = ValidateDataRange;
    7e32:	490e      	ldr	r1, [pc, #56]	; (7e6c <LORAREG_InitValidateAttrFnPtrsAU+0x50>)
    7e34:	6499      	str	r1, [r3, #72]	; 0x48
	pValidateAttr[CHANNEL_ID] = ValidateChannelId;
    7e36:	490e      	ldr	r1, [pc, #56]	; (7e70 <LORAREG_InitValidateAttrFnPtrsAU+0x54>)
    7e38:	6559      	str	r1, [r3, #84]	; 0x54
	pValidateAttr[RX2_DATARATE] = ValidateDataRateRxT1;
    7e3a:	65da      	str	r2, [r3, #92]	; 0x5c
	pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    7e3c:	4a0d      	ldr	r2, [pc, #52]	; (7e74 <LORAREG_InitValidateAttrFnPtrsAU+0x58>)
    7e3e:	661a      	str	r2, [r3, #96]	; 0x60
	pValidateAttr[CHANNEL_MASK] = ValidateChannelMask;
    7e40:	4a0d      	ldr	r2, [pc, #52]	; (7e78 <LORAREG_InitValidateAttrFnPtrsAU+0x5c>)
    7e42:	669a      	str	r2, [r3, #104]	; 0x68
	pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntl;
    7e44:	4a0d      	ldr	r2, [pc, #52]	; (7e7c <LORAREG_InitValidateAttrFnPtrsAU+0x60>)
    7e46:	66da      	str	r2, [r3, #108]	; 0x6c
	pValidateAttr[TX_PWR] = ValidateTxPower;
    7e48:	4a0d      	ldr	r2, [pc, #52]	; (7e80 <LORAREG_InitValidateAttrFnPtrsAU+0x64>)
    7e4a:	675a      	str	r2, [r3, #116]	; 0x74
	pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntl;
    7e4c:	490d      	ldr	r1, [pc, #52]	; (7e84 <LORAREG_InitValidateAttrFnPtrsAU+0x68>)
    7e4e:	22d8      	movs	r2, #216	; 0xd8
    7e50:	5099      	str	r1, [r3, r2]
}
    7e52:	4770      	bx	lr
    7e54:	20000d78 	.word	0x20000d78
    7e58:	00004e09 	.word	0x00004e09
    7e5c:	000071c9 	.word	0x000071c9
    7e60:	00004b61 	.word	0x00004b61
    7e64:	00004b21 	.word	0x00004b21
    7e68:	00004dad 	.word	0x00004dad
    7e6c:	00006f29 	.word	0x00006f29
    7e70:	00004bad 	.word	0x00004bad
    7e74:	00004e3d 	.word	0x00004e3d
    7e78:	00004cd9 	.word	0x00004cd9
    7e7c:	00004cad 	.word	0x00004cad
    7e80:	00004cc1 	.word	0x00004cc1
    7e84:	00006e0d 	.word	0x00006e0d

00007e88 <LORAREG_InitValidateAttrFnPtrsIN>:
	pValidateAttr[RX_FREQUENCY] = ValidateFreqIN;
    7e88:	4b0d      	ldr	r3, [pc, #52]	; (7ec0 <LORAREG_InitValidateAttrFnPtrsIN+0x38>)
    7e8a:	4a0e      	ldr	r2, [pc, #56]	; (7ec4 <LORAREG_InitValidateAttrFnPtrsIN+0x3c>)
    7e8c:	605a      	str	r2, [r3, #4]
	pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT2;
    7e8e:	4a0e      	ldr	r2, [pc, #56]	; (7ec8 <LORAREG_InitValidateAttrFnPtrsIN+0x40>)
    7e90:	609a      	str	r2, [r3, #8]
	pValidateAttr[RX_DATARATE] = ValidateDataRate;
    7e92:	4a0e      	ldr	r2, [pc, #56]	; (7ecc <LORAREG_InitValidateAttrFnPtrsIN+0x44>)
    7e94:	63da      	str	r2, [r3, #60]	; 0x3c
	pValidateAttr[TX_DATARATE] = ValidateDataRate;
    7e96:	641a      	str	r2, [r3, #64]	; 0x40
	pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    7e98:	490d      	ldr	r1, [pc, #52]	; (7ed0 <LORAREG_InitValidateAttrFnPtrsIN+0x48>)
    7e9a:	6459      	str	r1, [r3, #68]	; 0x44
	pValidateAttr[DATA_RANGE] = ValidateDataRangeT2;
    7e9c:	490d      	ldr	r1, [pc, #52]	; (7ed4 <LORAREG_InitValidateAttrFnPtrsIN+0x4c>)
    7e9e:	6499      	str	r1, [r3, #72]	; 0x48
	pValidateAttr[CHANNEL_ID] = ValidateChannelIdT2;
    7ea0:	490d      	ldr	r1, [pc, #52]	; (7ed8 <LORAREG_InitValidateAttrFnPtrsIN+0x50>)
    7ea2:	6559      	str	r1, [r3, #84]	; 0x54
	pValidateAttr[RX2_DATARATE] = ValidateDataRate;
    7ea4:	65da      	str	r2, [r3, #92]	; 0x5c
	pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    7ea6:	4a0d      	ldr	r2, [pc, #52]	; (7edc <LORAREG_InitValidateAttrFnPtrsIN+0x54>)
    7ea8:	661a      	str	r2, [r3, #96]	; 0x60
	pValidateAttr[CHANNEL_MASK] = ValidateChannelMaskT2;
    7eaa:	4a0d      	ldr	r2, [pc, #52]	; (7ee0 <LORAREG_InitValidateAttrFnPtrsIN+0x58>)
    7eac:	669a      	str	r2, [r3, #104]	; 0x68
	pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntlT2;
    7eae:	4a0d      	ldr	r2, [pc, #52]	; (7ee4 <LORAREG_InitValidateAttrFnPtrsIN+0x5c>)
    7eb0:	66da      	str	r2, [r3, #108]	; 0x6c
	pValidateAttr[TX_PWR] = ValidateTxPower;
    7eb2:	4a0d      	ldr	r2, [pc, #52]	; (7ee8 <LORAREG_InitValidateAttrFnPtrsIN+0x60>)
    7eb4:	675a      	str	r2, [r3, #116]	; 0x74
	pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntlT2;
    7eb6:	490d      	ldr	r1, [pc, #52]	; (7eec <LORAREG_InitValidateAttrFnPtrsIN+0x64>)
    7eb8:	22d8      	movs	r2, #216	; 0xd8
    7eba:	5099      	str	r1, [r3, r2]
}
    7ebc:	4770      	bx	lr
    7ebe:	46c0      	nop			; (mov r8, r8)
    7ec0:	20000d78 	.word	0x20000d78
    7ec4:	00005cc5 	.word	0x00005cc5
    7ec8:	00005ca1 	.word	0x00005ca1
    7ecc:	00004d99 	.word	0x00004d99
    7ed0:	00004dad 	.word	0x00004dad
    7ed4:	00006b71 	.word	0x00006b71
    7ed8:	00004bc5 	.word	0x00004bc5
    7edc:	00004e3d 	.word	0x00004e3d
    7ee0:	00004cdd 	.word	0x00004cdd
    7ee4:	00004d31 	.word	0x00004d31
    7ee8:	00004cc1 	.word	0x00004cc1
    7eec:	00004d45 	.word	0x00004d45

00007ef0 <LORAREG_InitValidateAttrFnPtrsJP>:
	pValidateAttr[RX_FREQUENCY] = ValidateFreqJP;
    7ef0:	4b0d      	ldr	r3, [pc, #52]	; (7f28 <LORAREG_InitValidateAttrFnPtrsJP+0x38>)
    7ef2:	4a0e      	ldr	r2, [pc, #56]	; (7f2c <LORAREG_InitValidateAttrFnPtrsJP+0x3c>)
    7ef4:	605a      	str	r2, [r3, #4]
	pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT2;
    7ef6:	4a0e      	ldr	r2, [pc, #56]	; (7f30 <LORAREG_InitValidateAttrFnPtrsJP+0x40>)
    7ef8:	609a      	str	r2, [r3, #8]
	pValidateAttr[RX_DATARATE] = ValidateDataRateRxT2;
    7efa:	4a0e      	ldr	r2, [pc, #56]	; (7f34 <LORAREG_InitValidateAttrFnPtrsJP+0x44>)
    7efc:	63da      	str	r2, [r3, #60]	; 0x3c
	pValidateAttr[TX_DATARATE] = ValidateDataRateTxT2;
    7efe:	490e      	ldr	r1, [pc, #56]	; (7f38 <LORAREG_InitValidateAttrFnPtrsJP+0x48>)
    7f00:	6419      	str	r1, [r3, #64]	; 0x40
	pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    7f02:	490e      	ldr	r1, [pc, #56]	; (7f3c <LORAREG_InitValidateAttrFnPtrsJP+0x4c>)
    7f04:	6459      	str	r1, [r3, #68]	; 0x44
	pValidateAttr[DATA_RANGE] = ValidateDataRangeT2;
    7f06:	490e      	ldr	r1, [pc, #56]	; (7f40 <LORAREG_InitValidateAttrFnPtrsJP+0x50>)
    7f08:	6499      	str	r1, [r3, #72]	; 0x48
	pValidateAttr[CHANNEL_ID] = ValidateChannelIdT2;
    7f0a:	490e      	ldr	r1, [pc, #56]	; (7f44 <LORAREG_InitValidateAttrFnPtrsJP+0x54>)
    7f0c:	6559      	str	r1, [r3, #84]	; 0x54
	pValidateAttr[RX2_DATARATE] = ValidateDataRateRxT2;
    7f0e:	65da      	str	r2, [r3, #92]	; 0x5c
	pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    7f10:	4a0d      	ldr	r2, [pc, #52]	; (7f48 <LORAREG_InitValidateAttrFnPtrsJP+0x58>)
    7f12:	661a      	str	r2, [r3, #96]	; 0x60
	pValidateAttr[CHANNEL_MASK] = ValidateChannelMaskT2;
    7f14:	4a0d      	ldr	r2, [pc, #52]	; (7f4c <LORAREG_InitValidateAttrFnPtrsJP+0x5c>)
    7f16:	669a      	str	r2, [r3, #104]	; 0x68
	pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntlT2;
    7f18:	4a0d      	ldr	r2, [pc, #52]	; (7f50 <LORAREG_InitValidateAttrFnPtrsJP+0x60>)
    7f1a:	66da      	str	r2, [r3, #108]	; 0x6c
	pValidateAttr[TX_PWR] = ValidateTxPower;
    7f1c:	4a0d      	ldr	r2, [pc, #52]	; (7f54 <LORAREG_InitValidateAttrFnPtrsJP+0x64>)
    7f1e:	675a      	str	r2, [r3, #116]	; 0x74
	pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntlT2;
    7f20:	490d      	ldr	r1, [pc, #52]	; (7f58 <LORAREG_InitValidateAttrFnPtrsJP+0x68>)
    7f22:	22d8      	movs	r2, #216	; 0xd8
    7f24:	5099      	str	r1, [r3, r2]
}
    7f26:	4770      	bx	lr
    7f28:	20000d78 	.word	0x20000d78
    7f2c:	00005cf5 	.word	0x00005cf5
    7f30:	00005ca1 	.word	0x00005ca1
    7f34:	00004b85 	.word	0x00004b85
    7f38:	00004b39 	.word	0x00004b39
    7f3c:	00004dad 	.word	0x00004dad
    7f40:	00006b71 	.word	0x00006b71
    7f44:	00004bc5 	.word	0x00004bc5
    7f48:	00004e3d 	.word	0x00004e3d
    7f4c:	00004cdd 	.word	0x00004cdd
    7f50:	00004d31 	.word	0x00004d31
    7f54:	00004cc1 	.word	0x00004cc1
    7f58:	00004d45 	.word	0x00004d45

00007f5c <LORAREG_InitValidateAttrFnPtrsKR>:
	pValidateAttr[RX_FREQUENCY] = ValidateFreqKR;
    7f5c:	4b0d      	ldr	r3, [pc, #52]	; (7f94 <LORAREG_InitValidateAttrFnPtrsKR+0x38>)
    7f5e:	4a0e      	ldr	r2, [pc, #56]	; (7f98 <LORAREG_InitValidateAttrFnPtrsKR+0x3c>)
    7f60:	605a      	str	r2, [r3, #4]
	pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT2;
    7f62:	4a0e      	ldr	r2, [pc, #56]	; (7f9c <LORAREG_InitValidateAttrFnPtrsKR+0x40>)
    7f64:	609a      	str	r2, [r3, #8]
	pValidateAttr[RX_DATARATE] = ValidateDataRate;
    7f66:	4a0e      	ldr	r2, [pc, #56]	; (7fa0 <LORAREG_InitValidateAttrFnPtrsKR+0x44>)
    7f68:	63da      	str	r2, [r3, #60]	; 0x3c
	pValidateAttr[TX_DATARATE] = ValidateDataRate;
    7f6a:	641a      	str	r2, [r3, #64]	; 0x40
	pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    7f6c:	490d      	ldr	r1, [pc, #52]	; (7fa4 <LORAREG_InitValidateAttrFnPtrsKR+0x48>)
    7f6e:	6459      	str	r1, [r3, #68]	; 0x44
	pValidateAttr[DATA_RANGE] = ValidateDataRangeT2;
    7f70:	490d      	ldr	r1, [pc, #52]	; (7fa8 <LORAREG_InitValidateAttrFnPtrsKR+0x4c>)
    7f72:	6499      	str	r1, [r3, #72]	; 0x48
	pValidateAttr[CHANNEL_ID] = ValidateChannelIdT2;
    7f74:	490d      	ldr	r1, [pc, #52]	; (7fac <LORAREG_InitValidateAttrFnPtrsKR+0x50>)
    7f76:	6559      	str	r1, [r3, #84]	; 0x54
	pValidateAttr[RX2_DATARATE] = ValidateDataRate;
    7f78:	65da      	str	r2, [r3, #92]	; 0x5c
	pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    7f7a:	4a0d      	ldr	r2, [pc, #52]	; (7fb0 <LORAREG_InitValidateAttrFnPtrsKR+0x54>)
    7f7c:	661a      	str	r2, [r3, #96]	; 0x60
	pValidateAttr[CHANNEL_MASK] = ValidateChannelMaskT2;
    7f7e:	4a0d      	ldr	r2, [pc, #52]	; (7fb4 <LORAREG_InitValidateAttrFnPtrsKR+0x58>)
    7f80:	669a      	str	r2, [r3, #104]	; 0x68
	pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntlT2;
    7f82:	4a0d      	ldr	r2, [pc, #52]	; (7fb8 <LORAREG_InitValidateAttrFnPtrsKR+0x5c>)
    7f84:	66da      	str	r2, [r3, #108]	; 0x6c
	pValidateAttr[TX_PWR] = ValidateTxPower;
    7f86:	4a0d      	ldr	r2, [pc, #52]	; (7fbc <LORAREG_InitValidateAttrFnPtrsKR+0x60>)
    7f88:	675a      	str	r2, [r3, #116]	; 0x74
	pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntlT2;
    7f8a:	490d      	ldr	r1, [pc, #52]	; (7fc0 <LORAREG_InitValidateAttrFnPtrsKR+0x64>)
    7f8c:	22d8      	movs	r2, #216	; 0xd8
    7f8e:	5099      	str	r1, [r3, r2]
}
    7f90:	4770      	bx	lr
    7f92:	46c0      	nop			; (mov r8, r8)
    7f94:	20000d78 	.word	0x20000d78
    7f98:	00005d25 	.word	0x00005d25
    7f9c:	00005ca1 	.word	0x00005ca1
    7fa0:	00004d99 	.word	0x00004d99
    7fa4:	00004dad 	.word	0x00004dad
    7fa8:	00006b71 	.word	0x00006b71
    7fac:	00004bc5 	.word	0x00004bc5
    7fb0:	00004e3d 	.word	0x00004e3d
    7fb4:	00004cdd 	.word	0x00004cdd
    7fb8:	00004d31 	.word	0x00004d31
    7fbc:	00004cc1 	.word	0x00004cc1
    7fc0:	00004d45 	.word	0x00004d45

00007fc4 <LORAREG_InitSetAttrFnPtrsNA>:
	pSetAttr[DATA_RANGE] = setDataRange;
    7fc4:	4b03      	ldr	r3, [pc, #12]	; (7fd4 <LORAREG_InitSetAttrFnPtrsNA+0x10>)
    7fc6:	4a04      	ldr	r2, [pc, #16]	; (7fd8 <LORAREG_InitSetAttrFnPtrsNA+0x14>)
    7fc8:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatus;
    7fca:	4a04      	ldr	r2, [pc, #16]	; (7fdc <LORAREG_InitSetAttrFnPtrsNA+0x18>)
    7fcc:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[NEW_CHANNELS] = setNewChannelsT1;
    7fce:	4a04      	ldr	r2, [pc, #16]	; (7fe0 <LORAREG_InitSetAttrFnPtrsNA+0x1c>)
    7fd0:	671a      	str	r2, [r3, #112]	; 0x70
}
    7fd2:	4770      	bx	lr
    7fd4:	20000c9c 	.word	0x20000c9c
    7fd8:	00006f91 	.word	0x00006f91
    7fdc:	00006f05 	.word	0x00006f05
    7fe0:	00005d6d 	.word	0x00005d6d

00007fe4 <LORAREG_InitSetAttrFnPtrsEU>:
	pSetAttr[DATA_RANGE] = setDataRangeT2;
    7fe4:	4b08      	ldr	r3, [pc, #32]	; (8008 <LORAREG_InitSetAttrFnPtrsEU+0x24>)
    7fe6:	4a09      	ldr	r2, [pc, #36]	; (800c <LORAREG_InitSetAttrFnPtrsEU+0x28>)
    7fe8:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatusT2;
    7fea:	4a09      	ldr	r2, [pc, #36]	; (8010 <LORAREG_InitSetAttrFnPtrsEU+0x2c>)
    7fec:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[DUTY_CYCLE] = setDutyCycle;
    7fee:	4a09      	ldr	r2, [pc, #36]	; (8014 <LORAREG_InitSetAttrFnPtrsEU+0x30>)
    7ff0:	679a      	str	r2, [r3, #120]	; 0x78
	pSetAttr[DUTY_CYCLE_TIMER] = setDutyCycleTimer;
    7ff2:	4a09      	ldr	r2, [pc, #36]	; (8018 <LORAREG_InitSetAttrFnPtrsEU+0x34>)
    7ff4:	67da      	str	r2, [r3, #124]	; 0x7c
	pSetAttr[FREQUENCY] = setFrequency;
    7ff6:	4a09      	ldr	r2, [pc, #36]	; (801c <LORAREG_InitSetAttrFnPtrsEU+0x38>)
    7ff8:	601a      	str	r2, [r3, #0]
	pSetAttr[NEW_CHANNELS] = setNewChannel;
    7ffa:	4a09      	ldr	r2, [pc, #36]	; (8020 <LORAREG_InitSetAttrFnPtrsEU+0x3c>)
    7ffc:	671a      	str	r2, [r3, #112]	; 0x70
	pSetAttr[DL_FREQUENCY] = setDlFrequency;
    7ffe:	4909      	ldr	r1, [pc, #36]	; (8024 <LORAREG_InitSetAttrFnPtrsEU+0x40>)
    8000:	22c8      	movs	r2, #200	; 0xc8
    8002:	5099      	str	r1, [r3, r2]
}
    8004:	4770      	bx	lr
    8006:	46c0      	nop			; (mov r8, r8)
    8008:	20000c9c 	.word	0x20000c9c
    800c:	00006b99 	.word	0x00006b99
    8010:	00005419 	.word	0x00005419
    8014:	000060b9 	.word	0x000060b9
    8018:	000062f5 	.word	0x000062f5
    801c:	00005f99 	.word	0x00005f99
    8020:	00005ea5 	.word	0x00005ea5
    8024:	00005e05 	.word	0x00005e05

00008028 <LORAREG_InitSetAttrFnPtrsAS>:
	pSetAttr[DATA_RANGE] = setDataRangeT2;
    8028:	4b09      	ldr	r3, [pc, #36]	; (8050 <LORAREG_InitSetAttrFnPtrsAS+0x28>)
    802a:	4a0a      	ldr	r2, [pc, #40]	; (8054 <LORAREG_InitSetAttrFnPtrsAS+0x2c>)
    802c:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatusT3;
    802e:	4a0a      	ldr	r2, [pc, #40]	; (8058 <LORAREG_InitSetAttrFnPtrsAS+0x30>)
    8030:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[FREQUENCY] = setFrequency;
    8032:	4a0a      	ldr	r2, [pc, #40]	; (805c <LORAREG_InitSetAttrFnPtrsAS+0x34>)
    8034:	601a      	str	r2, [r3, #0]
	pSetAttr[DL_FREQUENCY] = setDlFrequency;
    8036:	490a      	ldr	r1, [pc, #40]	; (8060 <LORAREG_InitSetAttrFnPtrsAS+0x38>)
    8038:	22c8      	movs	r2, #200	; 0xc8
    803a:	5099      	str	r1, [r3, r2]
    pSetAttr[NEW_CHANNELS] = setNewChannel;
    803c:	4a09      	ldr	r2, [pc, #36]	; (8064 <LORAREG_InitSetAttrFnPtrsAS+0x3c>)
    803e:	671a      	str	r2, [r3, #112]	; 0x70
	pSetAttr[TX_PARAMS] = setTxParams;
    8040:	4909      	ldr	r1, [pc, #36]	; (8068 <LORAREG_InitSetAttrFnPtrsAS+0x40>)
    8042:	22cc      	movs	r2, #204	; 0xcc
    8044:	5099      	str	r1, [r3, r2]
	pSetAttr[DUTY_CYCLE] = setDutyCycle;
    8046:	4a09      	ldr	r2, [pc, #36]	; (806c <LORAREG_InitSetAttrFnPtrsAS+0x44>)
    8048:	679a      	str	r2, [r3, #120]	; 0x78
	pSetAttr[DUTY_CYCLE_TIMER] = setDutyCycleTimer;
    804a:	4a09      	ldr	r2, [pc, #36]	; (8070 <LORAREG_InitSetAttrFnPtrsAS+0x48>)
    804c:	67da      	str	r2, [r3, #124]	; 0x7c
}
    804e:	4770      	bx	lr
    8050:	20000c9c 	.word	0x20000c9c
    8054:	00006b99 	.word	0x00006b99
    8058:	000055cd 	.word	0x000055cd
    805c:	00005f99 	.word	0x00005f99
    8060:	00005e05 	.word	0x00005e05
    8064:	00005ea5 	.word	0x00005ea5
    8068:	00004f71 	.word	0x00004f71
    806c:	000060b9 	.word	0x000060b9
    8070:	000062f5 	.word	0x000062f5

00008074 <LORAREG_InitSetAttrFnPtrsAU>:
	pSetAttr[DATA_RANGE] = setDataRange;
    8074:	4b03      	ldr	r3, [pc, #12]	; (8084 <LORAREG_InitSetAttrFnPtrsAU+0x10>)
    8076:	4a04      	ldr	r2, [pc, #16]	; (8088 <LORAREG_InitSetAttrFnPtrsAU+0x14>)
    8078:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatus;
    807a:	4a04      	ldr	r2, [pc, #16]	; (808c <LORAREG_InitSetAttrFnPtrsAU+0x18>)
    807c:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[NEW_CHANNELS] = setNewChannelsT1;
    807e:	4a04      	ldr	r2, [pc, #16]	; (8090 <LORAREG_InitSetAttrFnPtrsAU+0x1c>)
    8080:	671a      	str	r2, [r3, #112]	; 0x70
}
    8082:	4770      	bx	lr
    8084:	20000c9c 	.word	0x20000c9c
    8088:	00006f91 	.word	0x00006f91
    808c:	00006f05 	.word	0x00006f05
    8090:	00005d6d 	.word	0x00005d6d

00008094 <LORAREG_InitSetAttrFnPtrsIN>:
	pSetAttr[DATA_RANGE] = setDataRangeT2;
    8094:	4b07      	ldr	r3, [pc, #28]	; (80b4 <LORAREG_InitSetAttrFnPtrsIN+0x20>)
    8096:	4a08      	ldr	r2, [pc, #32]	; (80b8 <LORAREG_InitSetAttrFnPtrsIN+0x24>)
    8098:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatusT2;
    809a:	4a08      	ldr	r2, [pc, #32]	; (80bc <LORAREG_InitSetAttrFnPtrsIN+0x28>)
    809c:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[FREQUENCY] = setFrequency;
    809e:	4a08      	ldr	r2, [pc, #32]	; (80c0 <LORAREG_InitSetAttrFnPtrsIN+0x2c>)
    80a0:	601a      	str	r2, [r3, #0]
	pSetAttr[NEW_CHANNELS] = setNewChannel;
    80a2:	4a08      	ldr	r2, [pc, #32]	; (80c4 <LORAREG_InitSetAttrFnPtrsIN+0x30>)
    80a4:	671a      	str	r2, [r3, #112]	; 0x70
	pSetAttr[DL_FREQUENCY] = setDlFrequency;
    80a6:	4908      	ldr	r1, [pc, #32]	; (80c8 <LORAREG_InitSetAttrFnPtrsIN+0x34>)
    80a8:	22c8      	movs	r2, #200	; 0xc8
    80aa:	5099      	str	r1, [r3, r2]
	pSetAttr[TX_PARAMS] = setTxParams;
    80ac:	4907      	ldr	r1, [pc, #28]	; (80cc <LORAREG_InitSetAttrFnPtrsIN+0x38>)
    80ae:	3204      	adds	r2, #4
    80b0:	5099      	str	r1, [r3, r2]
}
    80b2:	4770      	bx	lr
    80b4:	20000c9c 	.word	0x20000c9c
    80b8:	00006b99 	.word	0x00006b99
    80bc:	00005419 	.word	0x00005419
    80c0:	00005f99 	.word	0x00005f99
    80c4:	00005ea5 	.word	0x00005ea5
    80c8:	00005e05 	.word	0x00005e05
    80cc:	00004f71 	.word	0x00004f71

000080d0 <LORAREG_InitSetAttrFnPtrsJP>:
	pSetAttr[DATA_RANGE] = setDataRangeT2;
    80d0:	4b0a      	ldr	r3, [pc, #40]	; (80fc <LORAREG_InitSetAttrFnPtrsJP+0x2c>)
    80d2:	4a0b      	ldr	r2, [pc, #44]	; (8100 <LORAREG_InitSetAttrFnPtrsJP+0x30>)
    80d4:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatusT3;
    80d6:	4a0b      	ldr	r2, [pc, #44]	; (8104 <LORAREG_InitSetAttrFnPtrsJP+0x34>)
    80d8:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[LBT_TIMER] = setLBTTimer;
    80da:	490b      	ldr	r1, [pc, #44]	; (8108 <LORAREG_InitSetAttrFnPtrsJP+0x38>)
    80dc:	2280      	movs	r2, #128	; 0x80
    80de:	5099      	str	r1, [r3, r2]
	pSetAttr[FREQUENCY] = setFrequency;
    80e0:	4a0a      	ldr	r2, [pc, #40]	; (810c <LORAREG_InitSetAttrFnPtrsJP+0x3c>)
    80e2:	601a      	str	r2, [r3, #0]
	pSetAttr[DL_FREQUENCY] = setDlFrequency;
    80e4:	490a      	ldr	r1, [pc, #40]	; (8110 <LORAREG_InitSetAttrFnPtrsJP+0x40>)
    80e6:	22c8      	movs	r2, #200	; 0xc8
    80e8:	5099      	str	r1, [r3, r2]
	pSetAttr[NEW_CHANNELS] = setNewChannel;
    80ea:	4a0a      	ldr	r2, [pc, #40]	; (8114 <LORAREG_InitSetAttrFnPtrsJP+0x44>)
    80ec:	671a      	str	r2, [r3, #112]	; 0x70
	pSetAttr[TX_PARAMS] = setTxParams;
    80ee:	490a      	ldr	r1, [pc, #40]	; (8118 <LORAREG_InitSetAttrFnPtrsJP+0x48>)
    80f0:	22cc      	movs	r2, #204	; 0xcc
    80f2:	5099      	str	r1, [r3, r2]
	pSetAttr[DUTY_CYCLE] = NULL;
    80f4:	2200      	movs	r2, #0
    80f6:	679a      	str	r2, [r3, #120]	; 0x78
	pSetAttr[DUTY_CYCLE_TIMER] = NULL;
    80f8:	67da      	str	r2, [r3, #124]	; 0x7c
}
    80fa:	4770      	bx	lr
    80fc:	20000c9c 	.word	0x20000c9c
    8100:	00006b99 	.word	0x00006b99
    8104:	000055cd 	.word	0x000055cd
    8108:	00006839 	.word	0x00006839
    810c:	00005f99 	.word	0x00005f99
    8110:	00005e05 	.word	0x00005e05
    8114:	00005ea5 	.word	0x00005ea5
    8118:	00004f71 	.word	0x00004f71

0000811c <LORAREG_InitSetAttrFnPtrsKR>:
	pSetAttr[DATA_RANGE] = setDataRangeT2;
    811c:	4b09      	ldr	r3, [pc, #36]	; (8144 <LORAREG_InitSetAttrFnPtrsKR+0x28>)
    811e:	4a0a      	ldr	r2, [pc, #40]	; (8148 <LORAREG_InitSetAttrFnPtrsKR+0x2c>)
    8120:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatusT3;
    8122:	4a0a      	ldr	r2, [pc, #40]	; (814c <LORAREG_InitSetAttrFnPtrsKR+0x30>)
    8124:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[LBT_TIMER] = setLBTTimer;
    8126:	490a      	ldr	r1, [pc, #40]	; (8150 <LORAREG_InitSetAttrFnPtrsKR+0x34>)
    8128:	2280      	movs	r2, #128	; 0x80
    812a:	5099      	str	r1, [r3, r2]
	pSetAttr[FREQUENCY] = setFrequency;
    812c:	4a09      	ldr	r2, [pc, #36]	; (8154 <LORAREG_InitSetAttrFnPtrsKR+0x38>)
    812e:	601a      	str	r2, [r3, #0]
	pSetAttr[DL_FREQUENCY] = setDlFrequency;
    8130:	4909      	ldr	r1, [pc, #36]	; (8158 <LORAREG_InitSetAttrFnPtrsKR+0x3c>)
    8132:	22c8      	movs	r2, #200	; 0xc8
    8134:	5099      	str	r1, [r3, r2]
	pSetAttr[NEW_CHANNELS] = setNewChannel;
    8136:	4a09      	ldr	r2, [pc, #36]	; (815c <LORAREG_InitSetAttrFnPtrsKR+0x40>)
    8138:	671a      	str	r2, [r3, #112]	; 0x70
	pSetAttr[TX_PARAMS] = setTxParams;
    813a:	4909      	ldr	r1, [pc, #36]	; (8160 <LORAREG_InitSetAttrFnPtrsKR+0x44>)
    813c:	22cc      	movs	r2, #204	; 0xcc
    813e:	5099      	str	r1, [r3, r2]
}
    8140:	4770      	bx	lr
    8142:	46c0      	nop			; (mov r8, r8)
    8144:	20000c9c 	.word	0x20000c9c
    8148:	00006b99 	.word	0x00006b99
    814c:	000055cd 	.word	0x000055cd
    8150:	00006839 	.word	0x00006839
    8154:	00005f99 	.word	0x00005f99
    8158:	00005e05 	.word	0x00005e05
    815c:	00005ea5 	.word	0x00005ea5
    8160:	00004f71 	.word	0x00004f71

00008164 <LORAREG_GetAttr>:
{
    8164:	b510      	push	{r4, lr}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    8166:	230a      	movs	r3, #10
	if(attrType < REG_NUM_ATTRIBUTES)
    8168:	2836      	cmp	r0, #54	; 0x36
    816a:	d901      	bls.n	8170 <LORAREG_GetAttr+0xc>
}
    816c:	0018      	movs	r0, r3
    816e:	bd10      	pop	{r4, pc}
	    result = pGetAttr[attrType](attrType, attrInput,attrOutput);	
    8170:	0084      	lsls	r4, r0, #2
    8172:	4b02      	ldr	r3, [pc, #8]	; (817c <LORAREG_GetAttr+0x18>)
    8174:	58e3      	ldr	r3, [r4, r3]
    8176:	4798      	blx	r3
    8178:	0003      	movs	r3, r0
    817a:	e7f7      	b.n	816c <LORAREG_GetAttr+0x8>
    817c:	20000bc0 	.word	0x20000bc0

00008180 <LORAREG_ValidateAttr>:
{
    8180:	b510      	push	{r4, lr}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    8182:	230a      	movs	r3, #10
	if(attrType < REG_NUM_ATTRIBUTES)
    8184:	2836      	cmp	r0, #54	; 0x36
    8186:	d901      	bls.n	818c <LORAREG_ValidateAttr+0xc>
}
    8188:	0018      	movs	r0, r3
    818a:	bd10      	pop	{r4, pc}
	    result = pValidateAttr[attrType](attrType, attrInput);		
    818c:	0082      	lsls	r2, r0, #2
    818e:	4b02      	ldr	r3, [pc, #8]	; (8198 <LORAREG_ValidateAttr+0x18>)
    8190:	58d3      	ldr	r3, [r2, r3]
    8192:	4798      	blx	r3
    8194:	0003      	movs	r3, r0
    8196:	e7f7      	b.n	8188 <LORAREG_ValidateAttr+0x8>
    8198:	20000d78 	.word	0x20000d78

0000819c <LORAREG_SetAttr>:
{
    819c:	b510      	push	{r4, lr}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    819e:	230a      	movs	r3, #10
	if(attrType < REG_NUM_ATTRIBUTES)
    81a0:	2836      	cmp	r0, #54	; 0x36
    81a2:	d901      	bls.n	81a8 <LORAREG_SetAttr+0xc>
}
    81a4:	0018      	movs	r0, r3
    81a6:	bd10      	pop	{r4, pc}
	    result = pSetAttr[attrType](attrType, attrInput);		
    81a8:	0082      	lsls	r2, r0, #2
    81aa:	4b02      	ldr	r3, [pc, #8]	; (81b4 <LORAREG_SetAttr+0x18>)
    81ac:	58d3      	ldr	r3, [r2, r3]
    81ae:	4798      	blx	r3
    81b0:	0003      	movs	r3, r0
    81b2:	e7f7      	b.n	81a4 <LORAREG_SetAttr+0x8>
    81b4:	20000c9c 	.word	0x20000c9c

000081b8 <CreateAllRegSoftwareTimers>:
{
    81b8:	b510      	push	{r4, lr}
    StackRetStatus_t status = SwTimerCreate(&regTimerId[0]);    
    81ba:	4805      	ldr	r0, [pc, #20]	; (81d0 <CreateAllRegSoftwareTimers+0x18>)
    81bc:	4b05      	ldr	r3, [pc, #20]	; (81d4 <CreateAllRegSoftwareTimers+0x1c>)
    81be:	4798      	blx	r3
    if (LORAWAN_SUCCESS == status)
    81c0:	2808      	cmp	r0, #8
    81c2:	d000      	beq.n	81c6 <CreateAllRegSoftwareTimers+0xe>
}
    81c4:	bd10      	pop	{r4, pc}
        status = SwTimerCreate(&regTimerId[1]);
    81c6:	4804      	ldr	r0, [pc, #16]	; (81d8 <CreateAllRegSoftwareTimers+0x20>)
    81c8:	4b02      	ldr	r3, [pc, #8]	; (81d4 <CreateAllRegSoftwareTimers+0x1c>)
    81ca:	4798      	blx	r3
    81cc:	e7fa      	b.n	81c4 <CreateAllRegSoftwareTimers+0xc>
    81ce:	46c0      	nop			; (mov r8, r8)
    81d0:	200013dc 	.word	0x200013dc
    81d4:	00009451 	.word	0x00009451
    81d8:	200013dd 	.word	0x200013dd

000081dc <StopAllRegSoftwareTimers>:
{
    81dc:	b570      	push	{r4, r5, r6, lr}
	SwTimerStop(regTimerId[0]);
    81de:	4d03      	ldr	r5, [pc, #12]	; (81ec <StopAllRegSoftwareTimers+0x10>)
    81e0:	7828      	ldrb	r0, [r5, #0]
    81e2:	4c03      	ldr	r4, [pc, #12]	; (81f0 <StopAllRegSoftwareTimers+0x14>)
    81e4:	47a0      	blx	r4
	SwTimerStop(regTimerId[1]);
    81e6:	7868      	ldrb	r0, [r5, #1]
    81e8:	47a0      	blx	r4
}
    81ea:	bd70      	pop	{r4, r5, r6, pc}
    81ec:	200013dc 	.word	0x200013dc
    81f0:	00009789 	.word	0x00009789

000081f4 <LORAREG_Init>:
{	
    81f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    81f6:	0007      	movs	r7, r0
	if(!initialized)
    81f8:	4b24      	ldr	r3, [pc, #144]	; (828c <LORAREG_Init+0x98>)
    81fa:	781b      	ldrb	r3, [r3, #0]
    81fc:	2b00      	cmp	r3, #0
    81fe:	d109      	bne.n	8214 <LORAREG_Init+0x20>
		if (LORAWAN_SUCCESS == CreateAllRegSoftwareTimers())
    8200:	4b23      	ldr	r3, [pc, #140]	; (8290 <LORAREG_Init+0x9c>)
    8202:	4798      	blx	r3
    8204:	2808      	cmp	r0, #8
    8206:	d001      	beq.n	820c <LORAREG_Init+0x18>
			result = LORAWAN_RESOURCE_UNAVAILABLE;
    8208:	2014      	movs	r0, #20
    820a:	e006      	b.n	821a <LORAREG_Init+0x26>
			initialized = true;
    820c:	2201      	movs	r2, #1
    820e:	4b1f      	ldr	r3, [pc, #124]	; (828c <LORAREG_Init+0x98>)
    8210:	701a      	strb	r2, [r3, #0]
    8212:	e002      	b.n	821a <LORAREG_Init+0x26>
		StopAllRegSoftwareTimers();	
    8214:	4b1f      	ldr	r3, [pc, #124]	; (8294 <LORAREG_Init+0xa0>)
    8216:	4798      	blx	r3
	StackRetStatus_t result = LORAWAN_SUCCESS;
    8218:	2008      	movs	r0, #8
    821a:	2300      	movs	r3, #0
		pGetAttr[i] = InValidGetAttr;
    821c:	4e1e      	ldr	r6, [pc, #120]	; (8298 <LORAREG_Init+0xa4>)
    821e:	4d1f      	ldr	r5, [pc, #124]	; (829c <LORAREG_Init+0xa8>)
		pValidateAttr[i] = InValidAttr;
    8220:	4c1f      	ldr	r4, [pc, #124]	; (82a0 <LORAREG_Init+0xac>)
    8222:	4a20      	ldr	r2, [pc, #128]	; (82a4 <LORAREG_Init+0xb0>)
		pSetAttr[i] = InValidAttr;
    8224:	4920      	ldr	r1, [pc, #128]	; (82a8 <LORAREG_Init+0xb4>)
		pGetAttr[i] = InValidGetAttr;
    8226:	519d      	str	r5, [r3, r6]
		pValidateAttr[i] = InValidAttr;
    8228:	511a      	str	r2, [r3, r4]
		pSetAttr[i] = InValidAttr;
    822a:	505a      	str	r2, [r3, r1]
    822c:	3304      	adds	r3, #4
	for(int i = 0; i < REG_NUM_ATTRIBUTES; i++)
    822e:	2bdc      	cmp	r3, #220	; 0xdc
    8230:	d1f9      	bne.n	8226 <LORAREG_Init+0x32>
	if(ismBand == ISM_NA915)
    8232:	2f02      	cmp	r7, #2
    8234:	d00d      	beq.n	8252 <LORAREG_Init+0x5e>
	else if(ismBand == ISM_EU868 || ismBand == ISM_EU433)
    8236:	2f01      	cmp	r7, #1
    8238:	d90f      	bls.n	825a <LORAREG_Init+0x66>
	else if(ismBand >= ISM_BRN923 && ismBand <= ISM_VTM923)
    823a:	1fbb      	subs	r3, r7, #6
    823c:	2b08      	cmp	r3, #8
    823e:	d910      	bls.n	8262 <LORAREG_Init+0x6e>
	else if(ismBand == ISM_AU915)
    8240:	2f03      	cmp	r7, #3
    8242:	d012      	beq.n	826a <LORAREG_Init+0x76>
	else if(ismBand == ISM_IND865)
    8244:	2f0f      	cmp	r7, #15
    8246:	d014      	beq.n	8272 <LORAREG_Init+0x7e>
	else if(ismBand == ISM_JPN923)
    8248:	2f05      	cmp	r7, #5
    824a:	d016      	beq.n	827a <LORAREG_Init+0x86>
	else if(ismBand == ISM_KR920)
    824c:	2f04      	cmp	r7, #4
    824e:	d018      	beq.n	8282 <LORAREG_Init+0x8e>
}
    8250:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	    result = LORAReg_InitNA(ismBand);
    8252:	2002      	movs	r0, #2
    8254:	4b15      	ldr	r3, [pc, #84]	; (82ac <LORAREG_Init+0xb8>)
    8256:	4798      	blx	r3
    8258:	e7fa      	b.n	8250 <LORAREG_Init+0x5c>
	    result = LORAReg_InitEU(ismBand);		
    825a:	0038      	movs	r0, r7
    825c:	4b14      	ldr	r3, [pc, #80]	; (82b0 <LORAREG_Init+0xbc>)
    825e:	4798      	blx	r3
    8260:	e7f6      	b.n	8250 <LORAREG_Init+0x5c>
		result = LORAReg_InitAS(ismBand);
    8262:	0038      	movs	r0, r7
    8264:	4b13      	ldr	r3, [pc, #76]	; (82b4 <LORAREG_Init+0xc0>)
    8266:	4798      	blx	r3
    8268:	e7f2      	b.n	8250 <LORAREG_Init+0x5c>
		result = LORAReg_InitAU(ismBand);
    826a:	2003      	movs	r0, #3
    826c:	4b12      	ldr	r3, [pc, #72]	; (82b8 <LORAREG_Init+0xc4>)
    826e:	4798      	blx	r3
    8270:	e7ee      	b.n	8250 <LORAREG_Init+0x5c>
		result = LORAReg_InitIN(ismBand);
    8272:	200f      	movs	r0, #15
    8274:	4b11      	ldr	r3, [pc, #68]	; (82bc <LORAREG_Init+0xc8>)
    8276:	4798      	blx	r3
    8278:	e7ea      	b.n	8250 <LORAREG_Init+0x5c>
		result = LORAReg_InitJP(ismBand);
    827a:	2005      	movs	r0, #5
    827c:	4b10      	ldr	r3, [pc, #64]	; (82c0 <LORAREG_Init+0xcc>)
    827e:	4798      	blx	r3
    8280:	e7e6      	b.n	8250 <LORAREG_Init+0x5c>
		result = LORAReg_InitKR(ismBand);
    8282:	2004      	movs	r0, #4
    8284:	4b0f      	ldr	r3, [pc, #60]	; (82c4 <LORAREG_Init+0xd0>)
    8286:	4798      	blx	r3
    8288:	e7e2      	b.n	8250 <LORAREG_Init+0x5c>
    828a:	46c0      	nop			; (mov r8, r8)
    828c:	20000bbd 	.word	0x20000bbd
    8290:	000081b9 	.word	0x000081b9
    8294:	000081dd 	.word	0x000081dd
    8298:	20000bc0 	.word	0x20000bc0
    829c:	000048d1 	.word	0x000048d1
    82a0:	20000d78 	.word	0x20000d78
    82a4:	000048d5 	.word	0x000048d5
    82a8:	20000c9c 	.word	0x20000c9c
    82ac:	000046f1 	.word	0x000046f1
    82b0:	00003dc5 	.word	0x00003dc5
    82b4:	000039a9 	.word	0x000039a9
    82b8:	00003be1 	.word	0x00003be1
    82bc:	00004065 	.word	0x00004065
    82c0:	00004221 	.word	0x00004221
    82c4:	0000445d 	.word	0x0000445d

000082c8 <LORAREG_SupportedBands>:
	#endif
	#if (NA_BAND == 1)
	    (1 <<(ISM_NA915)) |
	#endif
	    0 ;
	*bands = value;
    82c8:	2301      	movs	r3, #1
    82ca:	425b      	negs	r3, r3
    82cc:	8003      	strh	r3, [r0, #0]
	
	return status;
}
    82ce:	2008      	movs	r0, #8
    82d0:	4770      	bx	lr
	...

000082d4 <LORAREG_UnInit>:

StackRetStatus_t LORAREG_UnInit(void)
{
    82d4:	b510      	push	{r4, lr}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
	
	StopAllRegSoftwareTimers();
    82d6:	4b0d      	ldr	r3, [pc, #52]	; (830c <LORAREG_UnInit+0x38>)
    82d8:	4798      	blx	r3

#if (ENABLE_PDS == 1)
	/* Do not reset the mac fild id1 */
	if(RegParams.regParamItems.fileid)
    82da:	23fa      	movs	r3, #250	; 0xfa
    82dc:	005b      	lsls	r3, r3, #1
    82de:	4a0c      	ldr	r2, [pc, #48]	; (8310 <LORAREG_UnInit+0x3c>)
    82e0:	5cd0      	ldrb	r0, [r2, r3]
    82e2:	2800      	cmp	r0, #0
    82e4:	d106      	bne.n	82f4 <LORAREG_UnInit+0x20>
		{
			PDS_UnRegFile(PDS_FILE_REG_EU868_12_IDX);
		}
	}
#endif	
	memset(&RegParams,0,sizeof(RegParams_t));
    82e6:	4a0b      	ldr	r2, [pc, #44]	; (8314 <LORAREG_UnInit+0x40>)
    82e8:	2100      	movs	r1, #0
    82ea:	4809      	ldr	r0, [pc, #36]	; (8310 <LORAREG_UnInit+0x3c>)
    82ec:	4b0a      	ldr	r3, [pc, #40]	; (8318 <LORAREG_UnInit+0x44>)
    82ee:	4798      	blx	r3
	
	return result;
}
    82f0:	200a      	movs	r0, #10
    82f2:	bd10      	pop	{r4, pc}
	    PDS_UnRegFile(RegParams.regParamItems.fileid);
    82f4:	4b09      	ldr	r3, [pc, #36]	; (831c <LORAREG_UnInit+0x48>)
    82f6:	4798      	blx	r3
		if(RegParams.band == ISM_EU868)
    82f8:	2326      	movs	r3, #38	; 0x26
    82fa:	4a05      	ldr	r2, [pc, #20]	; (8310 <LORAREG_UnInit+0x3c>)
    82fc:	5cd3      	ldrb	r3, [r2, r3]
    82fe:	2b00      	cmp	r3, #0
    8300:	d1f1      	bne.n	82e6 <LORAREG_UnInit+0x12>
			PDS_UnRegFile(PDS_FILE_REG_EU868_12_IDX);
    8302:	200b      	movs	r0, #11
    8304:	4b05      	ldr	r3, [pc, #20]	; (831c <LORAREG_UnInit+0x48>)
    8306:	4798      	blx	r3
    8308:	e7ed      	b.n	82e6 <LORAREG_UnInit+0x12>
    830a:	46c0      	nop			; (mov r8, r8)
    830c:	000081dd 	.word	0x000081dd
    8310:	200013e0 	.word	0x200013e0
    8314:	000001ff 	.word	0x000001ff
    8318:	00014a4d 	.word	0x00014a4d
    831c:	000086b5 	.word	0x000086b5

00008320 <AESEncode>:
 * \brief Encrypts the given block of data
 * \param[in,out] block Block of input data to be encrypted
 * \param[in] key Cryptographic key to be used in AES encryption
 */
void AESEncode(unsigned char* block, unsigned char* masterKey)
{
    8320:	b5f0      	push	{r4, r5, r6, r7, lr}
    8322:	b083      	sub	sp, #12
    8324:	0004      	movs	r4, r0
    8326:	000e      	movs	r6, r1
#ifndef UT	
	
	/* Configure the AES. */
	g_aes_cfg.encrypt_mode = AES_ENCRYPTION;
    8328:	4a2b      	ldr	r2, [pc, #172]	; (83d8 <AESEncode+0xb8>)
    832a:	2101      	movs	r1, #1
    832c:	7011      	strb	r1, [r2, #0]
	g_aes_cfg.key_size = AES_KEY_SIZE_128;
    832e:	2300      	movs	r3, #0
    8330:	7053      	strb	r3, [r2, #1]
	g_aes_cfg.start_mode = AES_AUTO_START;
    8332:	7091      	strb	r1, [r2, #2]
	g_aes_cfg.opmode = AES_ECB_MODE;
    8334:	70d3      	strb	r3, [r2, #3]
	g_aes_cfg.cfb_size = AES_CFB_SIZE_128;
    8336:	7113      	strb	r3, [r2, #4]
	g_aes_cfg.lod = false;
    8338:	7213      	strb	r3, [r2, #8]
	aes_set_config(&aes_instance,AES, &g_aes_cfg);
    833a:	4928      	ldr	r1, [pc, #160]	; (83dc <AESEncode+0xbc>)
    833c:	4828      	ldr	r0, [pc, #160]	; (83e0 <AESEncode+0xc0>)
    833e:	4b29      	ldr	r3, [pc, #164]	; (83e4 <AESEncode+0xc4>)
    8340:	4798      	blx	r3
    8342:	2100      	movs	r1, #0
		uint8_t u8[4];
	}long_addr;
	uint8_t index;
	for (index = 0; index < 4; index++)
	{
		long_addr.u8[index] = *data++;
    8344:	ad01      	add	r5, sp, #4
	
	for(uint8_t i=0;i<SUB_BLOCK_COUNT;i++)
	{
		io_data[i] = convert_byte_array_to_32_bit(masterKey+(i*(sizeof(uint32_t))));
    8346:	4f28      	ldr	r7, [pc, #160]	; (83e8 <AESEncode+0xc8>)
    8348:	1870      	adds	r0, r6, r1
    834a:	2300      	movs	r3, #0
    834c:	5cc2      	ldrb	r2, [r0, r3]
    834e:	555a      	strb	r2, [r3, r5]
    8350:	3301      	adds	r3, #1
	for (index = 0; index < 4; index++)
    8352:	2b04      	cmp	r3, #4
    8354:	d1fa      	bne.n	834c <AESEncode+0x2c>
    8356:	9b01      	ldr	r3, [sp, #4]
    8358:	51cb      	str	r3, [r1, r7]
    835a:	3104      	adds	r1, #4
	for(uint8_t i=0;i<SUB_BLOCK_COUNT;i++)
    835c:	2910      	cmp	r1, #16
    835e:	d1f3      	bne.n	8348 <AESEncode+0x28>
	}
	
	/* Set the cryptographic key. */
	aes_write_key(&aes_instance, io_data);
    8360:	4d1f      	ldr	r5, [pc, #124]	; (83e0 <AESEncode+0xc0>)
    8362:	4921      	ldr	r1, [pc, #132]	; (83e8 <AESEncode+0xc8>)
    8364:	0028      	movs	r0, r5
    8366:	4b21      	ldr	r3, [pc, #132]	; (83ec <AESEncode+0xcc>)
    8368:	4798      	blx	r3
 */
static inline void aes_set_new_message(struct aes_module *const module)
{
	Assert(module);
	Assert(module->hw);
	module->hw->CTRLB.reg |= AES_CTRLB_NEWMSG;
    836a:	682a      	ldr	r2, [r5, #0]
    836c:	7913      	ldrb	r3, [r2, #4]
    836e:	2102      	movs	r1, #2
    8370:	430b      	orrs	r3, r1
    8372:	7113      	strb	r3, [r2, #4]
    8374:	2100      	movs	r1, #0
		long_addr.u8[index] = *data++;
    8376:	ad01      	add	r5, sp, #4
	
	aes_set_new_message(&aes_instance);
	
	for(uint8_t i=0;i<SUB_BLOCK_COUNT;i++)
	{
		io_data[i] = convert_byte_array_to_32_bit(block+(i*(sizeof(uint32_t))));			
    8378:	4e1b      	ldr	r6, [pc, #108]	; (83e8 <AESEncode+0xc8>)
    837a:	1860      	adds	r0, r4, r1
    837c:	2300      	movs	r3, #0
    837e:	5cc2      	ldrb	r2, [r0, r3]
    8380:	555a      	strb	r2, [r3, r5]
    8382:	3301      	adds	r3, #1
	for (index = 0; index < 4; index++)
    8384:	2b04      	cmp	r3, #4
    8386:	d1fa      	bne.n	837e <AESEncode+0x5e>
    8388:	9b01      	ldr	r3, [sp, #4]
    838a:	518b      	str	r3, [r1, r6]
    838c:	3104      	adds	r1, #4
	for(uint8_t i=0;i<SUB_BLOCK_COUNT;i++)
    838e:	2910      	cmp	r1, #16
    8390:	d1f3      	bne.n	837a <AESEncode+0x5a>
	}
		
	/* Write the data to be ciphered to the input data registers. */
	aes_write_input_data(&aes_instance, io_data);
    8392:	4d13      	ldr	r5, [pc, #76]	; (83e0 <AESEncode+0xc0>)
    8394:	4914      	ldr	r1, [pc, #80]	; (83e8 <AESEncode+0xc8>)
    8396:	0028      	movs	r0, r5
    8398:	4b15      	ldr	r3, [pc, #84]	; (83f0 <AESEncode+0xd0>)
    839a:	4798      	blx	r3
 */
static inline void aes_clear_new_message(struct aes_module *const module)
{
	Assert(module);
	Assert(module->hw);
	module->hw->CTRLB.reg &= ~AES_CTRLB_NEWMSG;
    839c:	682d      	ldr	r5, [r5, #0]
    839e:	792b      	ldrb	r3, [r5, #4]
    83a0:	2202      	movs	r2, #2
    83a2:	4393      	bics	r3, r2
    83a4:	712b      	strb	r3, [r5, #4]
	Assert(module->hw);

	uint32_t int_flags = module->hw->INTFLAG.reg;
	uint32_t status_flags = 0;

	if (int_flags & AES_INTFLAG_ENCCMP) {
    83a6:	2101      	movs	r1, #1
		status_flags |= AES_ENCRYPTION_COMPLETE;
	}

	if (int_flags & AES_INTFLAG_GFMCMP) {
    83a8:	2002      	movs	r0, #2
    83aa:	e001      	b.n	83b0 <AESEncode+0x90>
	aes_clear_new_message(&aes_instance);
	/* Wait for the end of the encryption process. */
	while (!(aes_get_status(&aes_instance) & AES_ENCRYPTION_COMPLETE)) {
    83ac:	4211      	tst	r1, r2
    83ae:	d107      	bne.n	83c0 <AESEncode+0xa0>
	uint32_t int_flags = module->hw->INTFLAG.reg;
    83b0:	79eb      	ldrb	r3, [r5, #7]
    83b2:	b2db      	uxtb	r3, r3
	if (int_flags & AES_INTFLAG_ENCCMP) {
    83b4:	000a      	movs	r2, r1
    83b6:	401a      	ands	r2, r3
	if (int_flags & AES_INTFLAG_GFMCMP) {
    83b8:	4218      	tst	r0, r3
    83ba:	d0f7      	beq.n	83ac <AESEncode+0x8c>
		status_flags |= AES_GF_MULTI_COMPLETE;
    83bc:	4302      	orrs	r2, r0
    83be:	e7f5      	b.n	83ac <AESEncode+0x8c>
	}
	aes_read_output_data(&aes_instance,io_data);
    83c0:	4d09      	ldr	r5, [pc, #36]	; (83e8 <AESEncode+0xc8>)
    83c2:	0029      	movs	r1, r5
    83c4:	4806      	ldr	r0, [pc, #24]	; (83e0 <AESEncode+0xc0>)
    83c6:	4b0b      	ldr	r3, [pc, #44]	; (83f4 <AESEncode+0xd4>)
    83c8:	4798      	blx	r3
	
	memcpy(block,io_data,BLOCKSIZE);
    83ca:	2210      	movs	r2, #16
    83cc:	0029      	movs	r1, r5
    83ce:	0020      	movs	r0, r4
    83d0:	4b09      	ldr	r3, [pc, #36]	; (83f8 <AESEncode+0xd8>)
    83d2:	4798      	blx	r3
#endif	
}
    83d4:	b003      	add	sp, #12
    83d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    83d8:	200015e0 	.word	0x200015e0
    83dc:	42003400 	.word	0x42003400
    83e0:	200015ec 	.word	0x200015ec
    83e4:	000007b5 	.word	0x000007b5
    83e8:	20000e54 	.word	0x20000e54
    83ec:	00000849 	.word	0x00000849
    83f0:	0000087d 	.word	0x0000087d
    83f4:	000008cd 	.word	0x000008cd
    83f8:	000149c9 	.word	0x000149c9

000083fc <AESInit>:

/**
 * \brief Initializes the AES Engine.
 */
void AESInit(void)
{
    83fc:	b570      	push	{r4, r5, r6, lr}
#ifndef UT	
	//! [setup_config]
	aes_get_config_defaults(&g_aes_cfg);
    83fe:	4d07      	ldr	r5, [pc, #28]	; (841c <AESInit+0x20>)
    8400:	0028      	movs	r0, r5
    8402:	4b07      	ldr	r3, [pc, #28]	; (8420 <AESInit+0x24>)
    8404:	4798      	blx	r3
	//! [setup_config]

	//! [setup_config_defaults]
	aes_init(&aes_instance,AES, &g_aes_cfg);
    8406:	4c07      	ldr	r4, [pc, #28]	; (8424 <AESInit+0x28>)
    8408:	002a      	movs	r2, r5
    840a:	4907      	ldr	r1, [pc, #28]	; (8428 <AESInit+0x2c>)
    840c:	0020      	movs	r0, r4
    840e:	4b07      	ldr	r3, [pc, #28]	; (842c <AESInit+0x30>)
    8410:	4798      	blx	r3
	//! [setup_config_defaults]
	//! [module_enable]
	aes_enable(&aes_instance);
    8412:	0020      	movs	r0, r4
    8414:	4b06      	ldr	r3, [pc, #24]	; (8430 <AESInit+0x34>)
    8416:	4798      	blx	r3
#endif	
}
    8418:	bd70      	pop	{r4, r5, r6, pc}
    841a:	46c0      	nop			; (mov r8, r8)
    841c:	200015e0 	.word	0x200015e0
    8420:	00000779 	.word	0x00000779
    8424:	200015ec 	.word	0x200015ec
    8428:	42003400 	.word	0x42003400
    842c:	00000829 	.word	0x00000829
    8430:	00000793 	.word	0x00000793

00008434 <PDS_Init>:

\param[in] none
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t PDS_Init(void)
{
    8434:	b510      	push	{r4, lr}
#if (ENABLE_PDS == 1)	
	PdsStatus_t status = pdsWlInit();
    8436:	4b03      	ldr	r3, [pc, #12]	; (8444 <PDS_Init+0x10>)
    8438:	4798      	blx	r3
	pdsUnInitFlag = false;
    843a:	2200      	movs	r2, #0
    843c:	4b02      	ldr	r3, [pc, #8]	; (8448 <PDS_Init+0x14>)
    843e:	701a      	strb	r2, [r3, #0]
	return status;
#else
	return PDS_OK;
#endif
}
    8440:	bd10      	pop	{r4, pc}
    8442:	46c0      	nop			; (mov r8, r8)
    8444:	00008bb5 	.word	0x00008bb5
    8448:	20000e64 	.word	0x20000e64

0000844c <PDS_UnInit>:
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t PDS_UnInit(void)
{
#if (ENABLE_PDS == 1)
	pdsUnInitFlag = true;
    844c:	2201      	movs	r2, #1
    844e:	4b02      	ldr	r3, [pc, #8]	; (8458 <PDS_UnInit+0xc>)
    8450:	701a      	strb	r2, [r3, #0]
#endif
	return PDS_OK;
}
    8452:	2000      	movs	r0, #0
    8454:	4770      	bx	lr
    8456:	46c0      	nop			; (mov r8, r8)
    8458:	20000e64 	.word	0x20000e64

0000845c <PDS_Store>:
\param[in] pdsFileItemIdx - The file id to register file to PDS.
\param[in] item - The item id of the item in PDS.
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t PDS_Store(PdsFileItemIdx_t pdsFileItemIdx, uint8_t item)
{
    845c:	b510      	push	{r4, lr}
	PdsStatus_t status = PDS_OK;
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    845e:	4b14      	ldr	r3, [pc, #80]	; (84b0 <PDS_Store+0x54>)
    8460:	781a      	ldrb	r2, [r3, #0]
	PdsStatus_t status = PDS_OK;
    8462:	2300      	movs	r3, #0
	if (false == pdsUnInitFlag)
    8464:	2a00      	cmp	r2, #0
    8466:	d106      	bne.n	8476 <PDS_Store+0x1a>
	{
		if ((0 != fileMarks[pdsFileItemIdx].numItems) && 				\
    8468:	0102      	lsls	r2, r0, #4
    846a:	4b12      	ldr	r3, [pc, #72]	; (84b4 <PDS_Store+0x58>)
    846c:	189b      	adds	r3, r3, r2
    846e:	791a      	ldrb	r2, [r3, #4]
				status = PDS_INVLIAD_FILE_IDX;
			}
		}
		else
		{
			status = PDS_INVLIAD_FILE_IDX;
    8470:	2305      	movs	r3, #5
		if ((0 != fileMarks[pdsFileItemIdx].numItems) && 				\
    8472:	2a00      	cmp	r2, #0
    8474:	d101      	bne.n	847a <PDS_Store+0x1e>
		}
	}
#endif	
	return status; 
}
    8476:	0018      	movs	r0, r3
    8478:	bd10      	pop	{r4, pc}
				(0 != fileMarks[pdsFileItemIdx].fileMarkListAddr) &&	\
    847a:	0103      	lsls	r3, r0, #4
    847c:	4a0d      	ldr	r2, [pc, #52]	; (84b4 <PDS_Store+0x58>)
    847e:	589c      	ldr	r4, [r3, r2]
		if ((0 != fileMarks[pdsFileItemIdx].numItems) && 				\
    8480:	2c00      	cmp	r4, #0
    8482:	d011      	beq.n	84a8 <PDS_Store+0x4c>
				(0 != fileMarks[pdsFileItemIdx].itemListAddr)			\
    8484:	001a      	movs	r2, r3
    8486:	4b0b      	ldr	r3, [pc, #44]	; (84b4 <PDS_Store+0x58>)
    8488:	189b      	adds	r3, r3, r2
				(0 != fileMarks[pdsFileItemIdx].fileMarkListAddr) &&	\
    848a:	689b      	ldr	r3, [r3, #8]
    848c:	2b00      	cmp	r3, #0
    848e:	d00d      	beq.n	84ac <PDS_Store+0x50>
				status = PDS_INVLIAD_FILE_IDX;
    8490:	2305      	movs	r3, #5
			if (PDS_MAX_FILE_IDX > pdsFileItemIdx)
    8492:	280b      	cmp	r0, #11
    8494:	d8ef      	bhi.n	8476 <PDS_Store+0x1a>
				*((fileMarks[pdsFileItemIdx].fileMarkListAddr) + item) = PDS_OP_STORE;
    8496:	3b04      	subs	r3, #4
    8498:	5463      	strb	r3, [r4, r1]
				isFileSet[pdsFileItemIdx] = true;
    849a:	4a07      	ldr	r2, [pc, #28]	; (84b8 <PDS_Store+0x5c>)
    849c:	5413      	strb	r3, [r2, r0]
				pdsPostTask(PDS_STORE_DELETE_TASK_ID);
    849e:	2001      	movs	r0, #1
    84a0:	4b06      	ldr	r3, [pc, #24]	; (84bc <PDS_Store+0x60>)
    84a2:	4798      	blx	r3
	PdsStatus_t status = PDS_OK;
    84a4:	2300      	movs	r3, #0
    84a6:	e7e6      	b.n	8476 <PDS_Store+0x1a>
			status = PDS_INVLIAD_FILE_IDX;
    84a8:	2305      	movs	r3, #5
    84aa:	e7e4      	b.n	8476 <PDS_Store+0x1a>
    84ac:	2305      	movs	r3, #5
    84ae:	e7e2      	b.n	8476 <PDS_Store+0x1a>
    84b0:	20000e64 	.word	0x20000e64
    84b4:	20001600 	.word	0x20001600
    84b8:	200015f4 	.word	0x200015f4
    84bc:	0000888d 	.word	0x0000888d

000084c0 <PDS_IsRestorable>:
\brief	This function checks if all the registered files are restorable.

\param[out] status - The return status of the function's operation.
******************************************************************************/
bool PDS_IsRestorable(void)
{
    84c0:	b570      	push	{r4, r5, r6, lr}
	bool return_status = false;
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    84c2:	4b0e      	ldr	r3, [pc, #56]	; (84fc <PDS_IsRestorable+0x3c>)
    84c4:	7818      	ldrb	r0, [r3, #0]
    84c6:	2800      	cmp	r0, #0
    84c8:	d117      	bne.n	84fa <PDS_IsRestorable+0x3a>
    84ca:	4d0d      	ldr	r5, [pc, #52]	; (8500 <PDS_IsRestorable+0x40>)
    84cc:	2400      	movs	r4, #0
			if ((0 != fileMarks[pdsFileItemIdx].numItems) && 			\
			(0 != fileMarks[pdsFileItemIdx].fileMarkListAddr) &&	\
			(0 != fileMarks[pdsFileItemIdx].itemListAddr)			\
			)
			{
				if ( !(isFileFound(pdsFileItemIdx)) )
    84ce:	4e0d      	ldr	r6, [pc, #52]	; (8504 <PDS_IsRestorable+0x44>)
    84d0:	e004      	b.n	84dc <PDS_IsRestorable+0x1c>
		for (uint8_t pdsFileItemIdx = 0; pdsFileItemIdx < PDS_MAX_FILE_IDX; pdsFileItemIdx++)
    84d2:	3401      	adds	r4, #1
    84d4:	b2e4      	uxtb	r4, r4
    84d6:	3510      	adds	r5, #16
    84d8:	2c0c      	cmp	r4, #12
    84da:	d00d      	beq.n	84f8 <PDS_IsRestorable+0x38>
			if ((0 != fileMarks[pdsFileItemIdx].numItems) && 			\
    84dc:	792b      	ldrb	r3, [r5, #4]
    84de:	2b00      	cmp	r3, #0
    84e0:	d0f7      	beq.n	84d2 <PDS_IsRestorable+0x12>
    84e2:	682b      	ldr	r3, [r5, #0]
    84e4:	2b00      	cmp	r3, #0
    84e6:	d0f4      	beq.n	84d2 <PDS_IsRestorable+0x12>
			(0 != fileMarks[pdsFileItemIdx].fileMarkListAddr) &&	\
    84e8:	68ab      	ldr	r3, [r5, #8]
    84ea:	2b00      	cmp	r3, #0
    84ec:	d0f1      	beq.n	84d2 <PDS_IsRestorable+0x12>
				if ( !(isFileFound(pdsFileItemIdx)) )
    84ee:	0020      	movs	r0, r4
    84f0:	47b0      	blx	r6
    84f2:	2800      	cmp	r0, #0
    84f4:	d1ed      	bne.n	84d2 <PDS_IsRestorable+0x12>
    84f6:	e000      	b.n	84fa <PDS_IsRestorable+0x3a>
			}
		}
	}
	return_status = true;
#endif
	return return_status;
    84f8:	2001      	movs	r0, #1
}
    84fa:	bd70      	pop	{r4, r5, r6, pc}
    84fc:	20000e64 	.word	0x20000e64
    8500:	20001600 	.word	0x20001600
    8504:	00008d7d 	.word	0x00008d7d

00008508 <PDS_DeleteAll>:
\brief This function will erase all the items stored in the PDS.

\param[out] status - The return status of the function's operation.
******************************************************************************/
PdsStatus_t PDS_DeleteAll(void)
{
    8508:	b510      	push	{r4, lr}
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    850a:	4b04      	ldr	r3, [pc, #16]	; (851c <PDS_DeleteAll+0x14>)
    850c:	781b      	ldrb	r3, [r3, #0]
    850e:	2b00      	cmp	r3, #0
    8510:	d001      	beq.n	8516 <PDS_DeleteAll+0xe>
	{
		pdsWlDeleteAll();
	}
#endif
	return PDS_OK;
}
    8512:	2000      	movs	r0, #0
    8514:	bd10      	pop	{r4, pc}
		pdsWlDeleteAll();
    8516:	4b02      	ldr	r3, [pc, #8]	; (8520 <PDS_DeleteAll+0x18>)
    8518:	4798      	blx	r3
    851a:	e7fa      	b.n	8512 <PDS_DeleteAll+0xa>
    851c:	20000e64 	.word	0x20000e64
    8520:	00008d99 	.word	0x00008d99

00008524 <PDS_RestoreAll>:
		from all registered files.

\param[out] status - The return status of the function's operation.
******************************************************************************/
PdsStatus_t PDS_RestoreAll(void)
{
    8524:	b5f0      	push	{r4, r5, r6, r7, lr}
    8526:	46ce      	mov	lr, r9
    8528:	4647      	mov	r7, r8
    852a:	b580      	push	{r7, lr}
    852c:	b0c5      	sub	sp, #276	; 0x114
	PdsStatus_t status = PDS_OK;
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    852e:	4b32      	ldr	r3, [pc, #200]	; (85f8 <PDS_RestoreAll+0xd4>)
    8530:	781b      	ldrb	r3, [r3, #0]
	PdsStatus_t status = PDS_OK;
    8532:	2000      	movs	r0, #0
	if (false == pdsUnInitFlag)
    8534:	2b00      	cmp	r3, #0
    8536:	d159      	bne.n	85ec <PDS_RestoreAll+0xc8>
    8538:	4e30      	ldr	r6, [pc, #192]	; (85fc <PDS_RestoreAll+0xd8>)
    853a:	2700      	movs	r7, #0
					ptr += itemInfo.itemOffset;
					memcpy((void *)(&itemHeader), (void *)(ptr), sizeof(ItemHeader_t));
					ptr += sizeof(ItemHeader_t);
					if (false == itemHeader.delete)
					{
						memcpy((void *)(itemInfo.ramAddress), (void *)(ptr), itemHeader.size);
    853c:	4b30      	ldr	r3, [pc, #192]	; (8600 <PDS_RestoreAll+0xdc>)
    853e:	4698      	mov	r8, r3
    8540:	e026      	b.n	8590 <PDS_RestoreAll+0x6c>
				for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
    8542:	3401      	adds	r4, #1
    8544:	b2e4      	uxtb	r4, r4
    8546:	792b      	ldrb	r3, [r5, #4]
    8548:	42a3      	cmp	r3, r4
    854a:	d918      	bls.n	857e <PDS_RestoreAll+0x5a>
					memcpy((void *)&itemInfo, (void *)(fileMarks[pdsFileItemIdx].itemListAddr + itemIdx), sizeof(ItemMap_t));
    854c:	00e1      	lsls	r1, r4, #3
    854e:	68ab      	ldr	r3, [r5, #8]
    8550:	469c      	mov	ip, r3
    8552:	4461      	add	r1, ip
    8554:	2208      	movs	r2, #8
    8556:	a802      	add	r0, sp, #8
    8558:	47c8      	blx	r9
					ptr += itemInfo.itemOffset;
    855a:	ab02      	add	r3, sp, #8
    855c:	79d9      	ldrb	r1, [r3, #7]
    855e:	2315      	movs	r3, #21
    8560:	aa02      	add	r2, sp, #8
    8562:	4694      	mov	ip, r2
    8564:	4463      	add	r3, ip
    8566:	469c      	mov	ip, r3
    8568:	4461      	add	r1, ip
					if (false == itemHeader.delete)
    856a:	790b      	ldrb	r3, [r1, #4]
    856c:	2b00      	cmp	r3, #0
    856e:	d1e8      	bne.n	8542 <PDS_RestoreAll+0x1e>
						memcpy((void *)(itemInfo.ramAddress), (void *)(ptr), itemHeader.size);
    8570:	9b02      	ldr	r3, [sp, #8]
    8572:	9301      	str	r3, [sp, #4]
    8574:	788a      	ldrb	r2, [r1, #2]
					ptr += sizeof(ItemHeader_t);
    8576:	3105      	adds	r1, #5
						memcpy((void *)(itemInfo.ramAddress), (void *)(ptr), itemHeader.size);
    8578:	0018      	movs	r0, r3
    857a:	47c0      	blx	r8
    857c:	e7e1      	b.n	8542 <PDS_RestoreAll+0x1e>
					}
				}
				if(fileMarks[pdsFileItemIdx].fIDcb != NULL)
    857e:	68eb      	ldr	r3, [r5, #12]
    8580:	2b00      	cmp	r3, #0
    8582:	d000      	beq.n	8586 <PDS_RestoreAll+0x62>
				{
					fileMarks[pdsFileItemIdx].fIDcb();
    8584:	4798      	blx	r3
		for (uint8_t pdsFileItemIdx = 0; pdsFileItemIdx < PDS_MAX_FILE_IDX; pdsFileItemIdx++)
    8586:	3701      	adds	r7, #1
    8588:	b2ff      	uxtb	r7, r7
    858a:	3610      	adds	r6, #16
    858c:	2f0c      	cmp	r7, #12
    858e:	d02c      	beq.n	85ea <PDS_RestoreAll+0xc6>
    8590:	0035      	movs	r5, r6
			if ((0 != fileMarks[pdsFileItemIdx].numItems) && 			\
    8592:	7934      	ldrb	r4, [r6, #4]
    8594:	2c00      	cmp	r4, #0
    8596:	d0f6      	beq.n	8586 <PDS_RestoreAll+0x62>
    8598:	6833      	ldr	r3, [r6, #0]
    859a:	2b00      	cmp	r3, #0
    859c:	d0f3      	beq.n	8586 <PDS_RestoreAll+0x62>
			(0 != fileMarks[pdsFileItemIdx].itemListAddr)			\
    859e:	68b3      	ldr	r3, [r6, #8]
    85a0:	4699      	mov	r9, r3
			(0 != fileMarks[pdsFileItemIdx].fileMarkListAddr) &&	\
    85a2:	2b00      	cmp	r3, #0
    85a4:	d0ef      	beq.n	8586 <PDS_RestoreAll+0x62>
				memset(&buffer, 0, sizeof(PdsMem_t));
    85a6:	2280      	movs	r2, #128	; 0x80
    85a8:	0052      	lsls	r2, r2, #1
    85aa:	2100      	movs	r1, #0
    85ac:	a804      	add	r0, sp, #16
    85ae:	4b15      	ldr	r3, [pc, #84]	; (8604 <PDS_RestoreAll+0xe0>)
    85b0:	4798      	blx	r3
				memcpy((void *)&itemInfo, (void *)(fileMarks[pdsFileItemIdx].itemListAddr + (fileMarks[pdsFileItemIdx].numItems - 1)), sizeof(ItemMap_t));
    85b2:	4b15      	ldr	r3, [pc, #84]	; (8608 <PDS_RestoreAll+0xe4>)
    85b4:	469c      	mov	ip, r3
    85b6:	4464      	add	r4, ip
    85b8:	00e4      	lsls	r4, r4, #3
    85ba:	0021      	movs	r1, r4
    85bc:	4449      	add	r1, r9
    85be:	2208      	movs	r2, #8
    85c0:	a802      	add	r0, sp, #8
    85c2:	4b0f      	ldr	r3, [pc, #60]	; (8600 <PDS_RestoreAll+0xdc>)
    85c4:	4798      	blx	r3
				size = itemInfo.itemOffset + itemInfo.size + sizeof(ItemHeader_t);
    85c6:	ab02      	add	r3, sp, #8
    85c8:	79da      	ldrb	r2, [r3, #7]
    85ca:	799b      	ldrb	r3, [r3, #6]
    85cc:	18d2      	adds	r2, r2, r3
				status = pdsWlRead(pdsFileItemIdx, &buffer, size);
    85ce:	3205      	adds	r2, #5
    85d0:	a904      	add	r1, sp, #16
    85d2:	0038      	movs	r0, r7
    85d4:	4b0d      	ldr	r3, [pc, #52]	; (860c <PDS_RestoreAll+0xe8>)
    85d6:	4798      	blx	r3
				if (status != PDS_OK)
    85d8:	2800      	cmp	r0, #0
    85da:	d107      	bne.n	85ec <PDS_RestoreAll+0xc8>
				for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
    85dc:	7933      	ldrb	r3, [r6, #4]
    85de:	2400      	movs	r4, #0
    85e0:	2b00      	cmp	r3, #0
    85e2:	d0cc      	beq.n	857e <PDS_RestoreAll+0x5a>
					memcpy((void *)&itemInfo, (void *)(fileMarks[pdsFileItemIdx].itemListAddr + itemIdx), sizeof(ItemMap_t));
    85e4:	4b06      	ldr	r3, [pc, #24]	; (8600 <PDS_RestoreAll+0xdc>)
    85e6:	4699      	mov	r9, r3
    85e8:	e7b0      	b.n	854c <PDS_RestoreAll+0x28>
    85ea:	2000      	movs	r0, #0
			}
		}
	}
#endif	
	return status;
}
    85ec:	b045      	add	sp, #276	; 0x114
    85ee:	bc0c      	pop	{r2, r3}
    85f0:	4690      	mov	r8, r2
    85f2:	4699      	mov	r9, r3
    85f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    85f6:	46c0      	nop			; (mov r8, r8)
    85f8:	20000e64 	.word	0x20000e64
    85fc:	20001600 	.word	0x20001600
    8600:	000149c9 	.word	0x000149c9
    8604:	00014a4d 	.word	0x00014a4d
    8608:	1fffffff 	.word	0x1fffffff
    860c:	00008d51 	.word	0x00008d51

00008610 <PDS_StoreAll>:

\param[in] none
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t PDS_StoreAll(void)
{
    8610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    8612:	4b14      	ldr	r3, [pc, #80]	; (8664 <PDS_StoreAll+0x54>)
    8614:	781b      	ldrb	r3, [r3, #0]
    8616:	2b00      	cmp	r3, #0
    8618:	d121      	bne.n	865e <PDS_StoreAll+0x4e>
    861a:	4813      	ldr	r0, [pc, #76]	; (8668 <PDS_StoreAll+0x58>)
    861c:	4d13      	ldr	r5, [pc, #76]	; (866c <PDS_StoreAll+0x5c>)
    861e:	0007      	movs	r7, r0
    8620:	37c0      	adds	r7, #192	; 0xc0
    8622:	2600      	movs	r6, #0
			(0 != fileMarks[pdsFileItemIdx].itemListAddr)			\
			)
			{
				for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
				{
					*(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx) = PDS_OP_STORE;
    8624:	2401      	movs	r4, #1
    8626:	e004      	b.n	8632 <PDS_StoreAll+0x22>
				}
				isFileSet[pdsFileItemIdx] = true;
    8628:	702c      	strb	r4, [r5, #0]
    862a:	3010      	adds	r0, #16
    862c:	3501      	adds	r5, #1
		for (uint8_t pdsFileItemIdx = 0; pdsFileItemIdx < PDS_MAX_FILE_IDX; pdsFileItemIdx++)
    862e:	4287      	cmp	r7, r0
    8630:	d012      	beq.n	8658 <PDS_StoreAll+0x48>
    8632:	0002      	movs	r2, r0
			if ((0 != fileMarks[pdsFileItemIdx].numItems) && 			\
    8634:	7903      	ldrb	r3, [r0, #4]
    8636:	2b00      	cmp	r3, #0
    8638:	d0f7      	beq.n	862a <PDS_StoreAll+0x1a>
    863a:	6803      	ldr	r3, [r0, #0]
    863c:	2b00      	cmp	r3, #0
    863e:	d0f4      	beq.n	862a <PDS_StoreAll+0x1a>
			(0 != fileMarks[pdsFileItemIdx].fileMarkListAddr) &&	\
    8640:	6883      	ldr	r3, [r0, #8]
    8642:	2b00      	cmp	r3, #0
    8644:	d0f1      	beq.n	862a <PDS_StoreAll+0x1a>
    8646:	0033      	movs	r3, r6
					*(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx) = PDS_OP_STORE;
    8648:	6811      	ldr	r1, [r2, #0]
    864a:	54cc      	strb	r4, [r1, r3]
				for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
    864c:	3301      	adds	r3, #1
    864e:	b2db      	uxtb	r3, r3
    8650:	7911      	ldrb	r1, [r2, #4]
    8652:	4299      	cmp	r1, r3
    8654:	d8f8      	bhi.n	8648 <PDS_StoreAll+0x38>
    8656:	e7e7      	b.n	8628 <PDS_StoreAll+0x18>
			}
		}
		pdsPostTask(PDS_STORE_DELETE_TASK_ID);
    8658:	2001      	movs	r0, #1
    865a:	4b05      	ldr	r3, [pc, #20]	; (8670 <PDS_StoreAll+0x60>)
    865c:	4798      	blx	r3
	}
#endif	
	return PDS_OK;
}
    865e:	2000      	movs	r0, #0
    8660:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8662:	46c0      	nop			; (mov r8, r8)
    8664:	20000e64 	.word	0x20000e64
    8668:	20001600 	.word	0x20001600
    866c:	200015f4 	.word	0x200015f4
    8670:	0000888d 	.word	0x0000888d

00008674 <PDS_RegFile>:

\param[in] argFileId - The file id to register file to PDS.
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t PDS_RegFile(PdsFileItemIdx_t argFileId, PdsFileMarks_t argFileMarks)
{
    8674:	b084      	sub	sp, #16
    8676:	b510      	push	{r4, lr}
    8678:	9103      	str	r1, [sp, #12]
    867a:	9204      	str	r2, [sp, #16]
    867c:	9305      	str	r3, [sp, #20]
	PdsStatus_t status = PDS_OK;
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    867e:	4b0b      	ldr	r3, [pc, #44]	; (86ac <PDS_RegFile+0x38>)
    8680:	781a      	ldrb	r2, [r3, #0]
	PdsStatus_t status = PDS_OK;
    8682:	2300      	movs	r3, #0
	if (false == pdsUnInitFlag)
    8684:	2a00      	cmp	r2, #0
    8686:	d102      	bne.n	868e <PDS_RegFile+0x1a>
		{
			memcpy(&fileMarks[argFileId], &argFileMarks, sizeof(PdsFileMarks_t));
		}
		else
		{
			status = PDS_INVLIAD_FILE_IDX;
    8688:	3305      	adds	r3, #5
		if (PDS_MAX_FILE_IDX > argFileId)
    868a:	280b      	cmp	r0, #11
    868c:	d904      	bls.n	8698 <PDS_RegFile+0x24>
		}
	}
#endif	
	return status;
}
    868e:	0018      	movs	r0, r3
    8690:	bc10      	pop	{r4}
    8692:	bc08      	pop	{r3}
    8694:	b004      	add	sp, #16
    8696:	4718      	bx	r3
			memcpy(&fileMarks[argFileId], &argFileMarks, sizeof(PdsFileMarks_t));
    8698:	0100      	lsls	r0, r0, #4
    869a:	aa03      	add	r2, sp, #12
    869c:	4b04      	ldr	r3, [pc, #16]	; (86b0 <PDS_RegFile+0x3c>)
    869e:	1818      	adds	r0, r3, r0
    86a0:	ca1a      	ldmia	r2!, {r1, r3, r4}
    86a2:	c01a      	stmia	r0!, {r1, r3, r4}
    86a4:	6813      	ldr	r3, [r2, #0]
    86a6:	6003      	str	r3, [r0, #0]
	PdsStatus_t status = PDS_OK;
    86a8:	2300      	movs	r3, #0
    86aa:	e7f0      	b.n	868e <PDS_RegFile+0x1a>
    86ac:	20000e64 	.word	0x20000e64
    86b0:	20001600 	.word	0x20001600

000086b4 <PDS_UnRegFile>:

\param[in] argFileId - The file id to register file to PDS.
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t PDS_UnRegFile(PdsFileItemIdx_t argFileId)
{
    86b4:	b510      	push	{r4, lr}
	PdsStatus_t status = PDS_OK;
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    86b6:	4b09      	ldr	r3, [pc, #36]	; (86dc <PDS_UnRegFile+0x28>)
    86b8:	781a      	ldrb	r2, [r3, #0]
	PdsStatus_t status = PDS_OK;
    86ba:	2300      	movs	r3, #0
	if (false == pdsUnInitFlag)
    86bc:	2a00      	cmp	r2, #0
    86be:	d102      	bne.n	86c6 <PDS_UnRegFile+0x12>
		{
			memset(&fileMarks[argFileId], 0, sizeof(PdsFileMarks_t));
		}
		else
		{
			status = PDS_INVLIAD_FILE_IDX;
    86c0:	3305      	adds	r3, #5
		if (PDS_MAX_FILE_IDX > argFileId)
    86c2:	280b      	cmp	r0, #11
    86c4:	d901      	bls.n	86ca <PDS_UnRegFile+0x16>
		}
	}
#endif
	return status;
}
    86c6:	0018      	movs	r0, r3
    86c8:	bd10      	pop	{r4, pc}
			memset(&fileMarks[argFileId], 0, sizeof(PdsFileMarks_t));
    86ca:	0100      	lsls	r0, r0, #4
    86cc:	4b04      	ldr	r3, [pc, #16]	; (86e0 <PDS_UnRegFile+0x2c>)
    86ce:	18c0      	adds	r0, r0, r3
    86d0:	3210      	adds	r2, #16
    86d2:	2100      	movs	r1, #0
    86d4:	4b03      	ldr	r3, [pc, #12]	; (86e4 <PDS_UnRegFile+0x30>)
    86d6:	4798      	blx	r3
	PdsStatus_t status = PDS_OK;
    86d8:	2300      	movs	r3, #0
    86da:	e7f4      	b.n	86c6 <PDS_UnRegFile+0x12>
    86dc:	20000e64 	.word	0x20000e64
    86e0:	20001600 	.word	0x20001600
    86e4:	00014a4d 	.word	0x00014a4d

000086e8 <pdsNvmInit>:

\param[in] none
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t pdsNvmInit(void)
{
    86e8:	b500      	push	{lr}
    86ea:	b085      	sub	sp, #20
	PdsStatus_t status = PDS_OK;
	status_code_t statusCode;
	struct nvm_parameters parameters;

	nvm_get_parameters(&parameters);
    86ec:	4668      	mov	r0, sp
    86ee:	4b0b      	ldr	r3, [pc, #44]	; (871c <pdsNvmInit+0x34>)
    86f0:	4798      	blx	r3
	
	statusCode = nvm_init(INT_FLASH);
    86f2:	2000      	movs	r0, #0
    86f4:	4b0a      	ldr	r3, [pc, #40]	; (8720 <pdsNvmInit+0x38>)
    86f6:	4798      	blx	r3
	if (STATUS_OK != (status_code_genare_t) statusCode)
	{
		return PDS_ERROR;
    86f8:	2302      	movs	r3, #2
	if (STATUS_OK != (status_code_genare_t) statusCode)
    86fa:	2800      	cmp	r0, #0
    86fc:	d002      	beq.n	8704 <pdsNvmInit+0x1c>
	{
		return PDS_NOT_ENOUGH_MEMORY;
	}
	
	return status;
}
    86fe:	0018      	movs	r0, r3
    8700:	b005      	add	sp, #20
    8702:	bd00      	pop	{pc}
	if (EEPROM_SIZE > ( (parameters.rww_eeprom_number_of_pages/NVMCTRL_ROW_PAGES) * NVMCTRL_ROW_SIZE) )
    8704:	466b      	mov	r3, sp
    8706:	899a      	ldrh	r2, [r3, #12]
    8708:	0892      	lsrs	r2, r2, #2
    870a:	0212      	lsls	r2, r2, #8
    870c:	4905      	ldr	r1, [pc, #20]	; (8724 <pdsNvmInit+0x3c>)
	return status;
    870e:	0fd3      	lsrs	r3, r2, #31
    8710:	17c8      	asrs	r0, r1, #31
    8712:	4291      	cmp	r1, r2
    8714:	4143      	adcs	r3, r0
    8716:	009b      	lsls	r3, r3, #2
    8718:	e7f1      	b.n	86fe <pdsNvmInit+0x16>
    871a:	46c0      	nop			; (mov r8, r8)
    871c:	00000e19 	.word	0x00000e19
    8720:	0000a089 	.word	0x0000a089
    8724:	00001fff 	.word	0x00001fff

00008728 <pdsNvmRead>:
\param[in] 	buffer - The buffer containing data to be read.
\param[in] 	size - The size of the data in the buffer.
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t pdsNvmRead(uint16_t rowId, PdsMem_t *buffer, uint16_t size)
{
    8728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    872a:	000c      	movs	r4, r1
\param[out] uint16_t - The calculated 16 bit CRC.
******************************************************************************/
static uint32_t nvmLogicalRowToPhysicalAddr(uint16_t logicalRow)
{
	//return (NVMCTRL_RWW_EEPROM_ADDR + (NVMCTRL_ROW_SIZE * logicalRow)); // PRVN
	 return (PDS_FLASH_START_ADDRESS + (NVMCTRL_ROW_SIZE * logicalRow));
    872c:	2380      	movs	r3, #128	; 0x80
    872e:	01db      	lsls	r3, r3, #7
    8730:	469c      	mov	ip, r3
    8732:	4460      	add	r0, ip
    8734:	0205      	lsls	r5, r0, #8
	if (EEPROM_ROW_SIZE == size)
    8736:	2380      	movs	r3, #128	; 0x80
    8738:	005b      	lsls	r3, r3, #1
    873a:	429a      	cmp	r2, r3
    873c:	d00e      	beq.n	875c <pdsNvmRead+0x34>
		size += sizeof(PdsNvmHeader_t);
    873e:	3204      	adds	r2, #4
    8740:	b296      	uxth	r6, r2
			statusCode = nvm_read(INT_FLASH, addr, (uint8_t *const)buffer, size);
    8742:	4f1e      	ldr	r7, [pc, #120]	; (87bc <pdsNvmRead+0x94>)
    8744:	0033      	movs	r3, r6
    8746:	0022      	movs	r2, r4
    8748:	0029      	movs	r1, r5
    874a:	2000      	movs	r0, #0
    874c:	47b8      	blx	r7
    874e:	b2c3      	uxtb	r3, r0
		} while (statusCode == STATUS_BUSY);		
    8750:	2b05      	cmp	r3, #5
    8752:	d0f7      	beq.n	8744 <pdsNvmRead+0x1c>
		return PDS_ERROR;
    8754:	2002      	movs	r0, #2
	if (STATUS_OK != statusCode)
    8756:	2b00      	cmp	r3, #0
    8758:	d00b      	beq.n	8772 <pdsNvmRead+0x4a>
}
    875a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			statusCode = nvm_read(INT_FLASH, addr, (uint8_t *const)buffer, size);
    875c:	001e      	movs	r6, r3
    875e:	4f17      	ldr	r7, [pc, #92]	; (87bc <pdsNvmRead+0x94>)
    8760:	0033      	movs	r3, r6
    8762:	0022      	movs	r2, r4
    8764:	0029      	movs	r1, r5
    8766:	2000      	movs	r0, #0
    8768:	47b8      	blx	r7
    876a:	b2c3      	uxtb	r3, r0
		} while (statusCode == STATUS_BUSY);
    876c:	2b05      	cmp	r3, #5
    876e:	d0f7      	beq.n	8760 <pdsNvmRead+0x38>
    8770:	e7f0      	b.n	8754 <pdsNvmRead+0x2c>
	crc = buffer->NVM_Struct.pdsNvmHeader.crc;
    8772:	7823      	ldrb	r3, [r4, #0]
    8774:	7860      	ldrb	r0, [r4, #1]
    8776:	0200      	lsls	r0, r0, #8
    8778:	4318      	orrs	r0, r3
	if (crc != calculate_crc(buffer->NVM_Struct.pdsNvmHeader.size, (uint8_t *)&(buffer->NVM_Struct.pdsNvmData))) 
    877a:	78a6      	ldrb	r6, [r4, #2]
    877c:	3404      	adds	r4, #4
  for (uint16_t i = 0; i < length; i++)
    877e:	2e00      	cmp	r6, #0
    8780:	d017      	beq.n	87b2 <pdsNvmRead+0x8a>
    8782:	0025      	movs	r5, r4
    8784:	3e01      	subs	r6, #1
    8786:	b2b6      	uxth	r6, r6
    8788:	3601      	adds	r6, #1
    878a:	19a4      	adds	r4, r4, r6
    878c:	2600      	movs	r6, #0
  byte ^= initValue & 0xffU;
    878e:	782b      	ldrb	r3, [r5, #0]
    8790:	4073      	eors	r3, r6
    8792:	b2d9      	uxtb	r1, r3
  byte ^= byte << 4U;
    8794:	010b      	lsls	r3, r1, #4
    8796:	404b      	eors	r3, r1
    8798:	b2db      	uxtb	r3, r3
  return ((((uint16_t)byte << 8) | ((initValue & 0xff00U) >> 8))
    879a:	b29a      	uxth	r2, r3
          ^ (uint8_t)(byte >> 4) ^ ((uint16_t)byte << 3));
    879c:	091b      	lsrs	r3, r3, #4
    879e:	00d1      	lsls	r1, r2, #3
    87a0:	404b      	eors	r3, r1
  return ((((uint16_t)byte << 8) | ((initValue & 0xff00U) >> 8))
    87a2:	0212      	lsls	r2, r2, #8
    87a4:	0a36      	lsrs	r6, r6, #8
    87a6:	4332      	orrs	r2, r6
          ^ (uint8_t)(byte >> 4) ^ ((uint16_t)byte << 3));
    87a8:	4053      	eors	r3, r2
    87aa:	b29e      	uxth	r6, r3
    87ac:	3501      	adds	r5, #1
  for (uint16_t i = 0; i < length; i++)
    87ae:	42a5      	cmp	r5, r4
    87b0:	d1ed      	bne.n	878e <pdsNvmRead+0x66>
	if (crc != calculate_crc(buffer->NVM_Struct.pdsNvmHeader.size, (uint8_t *)&(buffer->NVM_Struct.pdsNvmData))) 
    87b2:	1b80      	subs	r0, r0, r6
    87b4:	1e46      	subs	r6, r0, #1
    87b6:	41b0      	sbcs	r0, r6
		return PDS_ERROR;
    87b8:	b2c0      	uxtb	r0, r0
    87ba:	e7ce      	b.n	875a <pdsNvmRead+0x32>
    87bc:	00009f19 	.word	0x00009f19

000087c0 <pdsNvmWrite>:
{
    87c0:	b5f0      	push	{r4, r5, r6, r7, lr}
    87c2:	46c6      	mov	lr, r8
    87c4:	b500      	push	{lr}
    87c6:	4680      	mov	r8, r0
    87c8:	000c      	movs	r4, r1
	buffer->NVM_Struct.pdsNvmHeader.version = PDS_NVM_VERSION;
    87ca:	2301      	movs	r3, #1
    87cc:	70cb      	strb	r3, [r1, #3]
	buffer->NVM_Struct.pdsNvmHeader.size = size;
    87ce:	708a      	strb	r2, [r1, #2]
    87d0:	27ff      	movs	r7, #255	; 0xff
    87d2:	4017      	ands	r7, r2
	buffer->NVM_Struct.pdsNvmHeader.crc = calculate_crc(buffer->NVM_Struct.pdsNvmHeader.size, (uint8_t *)(&(buffer->NVM_Struct.pdsNvmData)));
    87d4:	1d0e      	adds	r6, r1, #4
  for (uint16_t i = 0; i < length; i++)
    87d6:	2f00      	cmp	r7, #0
    87d8:	d017      	beq.n	880a <pdsNvmWrite+0x4a>
    87da:	0030      	movs	r0, r6
    87dc:	3f01      	subs	r7, #1
    87de:	b2bf      	uxth	r7, r7
    87e0:	3701      	adds	r7, #1
    87e2:	19f6      	adds	r6, r6, r7
    87e4:	2700      	movs	r7, #0
  byte ^= initValue & 0xffU;
    87e6:	7803      	ldrb	r3, [r0, #0]
    87e8:	407b      	eors	r3, r7
    87ea:	b2d9      	uxtb	r1, r3
  byte ^= byte << 4U;
    87ec:	010b      	lsls	r3, r1, #4
    87ee:	404b      	eors	r3, r1
    87f0:	b2db      	uxtb	r3, r3
  return ((((uint16_t)byte << 8) | ((initValue & 0xff00U) >> 8))
    87f2:	b299      	uxth	r1, r3
          ^ (uint8_t)(byte >> 4) ^ ((uint16_t)byte << 3));
    87f4:	091b      	lsrs	r3, r3, #4
    87f6:	00cd      	lsls	r5, r1, #3
    87f8:	406b      	eors	r3, r5
  return ((((uint16_t)byte << 8) | ((initValue & 0xff00U) >> 8))
    87fa:	0209      	lsls	r1, r1, #8
    87fc:	0a3f      	lsrs	r7, r7, #8
    87fe:	4339      	orrs	r1, r7
          ^ (uint8_t)(byte >> 4) ^ ((uint16_t)byte << 3));
    8800:	404b      	eors	r3, r1
    8802:	b29f      	uxth	r7, r3
    8804:	3001      	adds	r0, #1
  for (uint16_t i = 0; i < length; i++)
    8806:	42b0      	cmp	r0, r6
    8808:	d1ed      	bne.n	87e6 <pdsNvmWrite+0x26>
	buffer->NVM_Struct.pdsNvmHeader.crc = calculate_crc(buffer->NVM_Struct.pdsNvmHeader.size, (uint8_t *)(&(buffer->NVM_Struct.pdsNvmData)));
    880a:	7027      	strb	r7, [r4, #0]
    880c:	0a3f      	lsrs	r7, r7, #8
    880e:	7067      	strb	r7, [r4, #1]
	size += sizeof(PdsNvmHeader_t);
    8810:	3204      	adds	r2, #4
    8812:	b296      	uxth	r6, r2
	 return (PDS_FLASH_START_ADDRESS + (NVMCTRL_ROW_SIZE * logicalRow));
    8814:	2180      	movs	r1, #128	; 0x80
    8816:	01c9      	lsls	r1, r1, #7
    8818:	4441      	add	r1, r8
    881a:	0209      	lsls	r1, r1, #8
	statusCode = nvm_write(INT_FLASH, addr, (uint8_t *const)buffer, size);
    881c:	0033      	movs	r3, r6
    881e:	0022      	movs	r2, r4
    8820:	2000      	movs	r0, #0
    8822:	4f08      	ldr	r7, [pc, #32]	; (8844 <pdsNvmWrite+0x84>)
    8824:	47b8      	blx	r7
		return PDS_ERROR;
    8826:	2302      	movs	r3, #2
	if (STATUS_OK != (status_code_genare_t) statusCode)
    8828:	2800      	cmp	r0, #0
    882a:	d003      	beq.n	8834 <pdsNvmWrite+0x74>
}
    882c:	0018      	movs	r0, r3
    882e:	bc04      	pop	{r2}
    8830:	4690      	mov	r8, r2
    8832:	bdf0      	pop	{r4, r5, r6, r7, pc}
	status = pdsNvmRead(rowId, (PdsMem_t *const)buffer, size);
    8834:	0032      	movs	r2, r6
    8836:	0021      	movs	r1, r4
    8838:	4640      	mov	r0, r8
    883a:	4b03      	ldr	r3, [pc, #12]	; (8848 <pdsNvmWrite+0x88>)
    883c:	4798      	blx	r3
    883e:	0003      	movs	r3, r0
	return status;
    8840:	e7f4      	b.n	882c <pdsNvmWrite+0x6c>
    8842:	46c0      	nop			; (mov r8, r8)
    8844:	00009f75 	.word	0x00009f75
    8848:	00008729 	.word	0x00008729

0000884c <pdsNvmErase>:
{
    884c:	b570      	push	{r4, r5, r6, lr}
	 return (PDS_FLASH_START_ADDRESS + (NVMCTRL_ROW_SIZE * logicalRow));
    884e:	2380      	movs	r3, #128	; 0x80
    8850:	01db      	lsls	r3, r3, #7
    8852:	18c4      	adds	r4, r0, r3
    8854:	0224      	lsls	r4, r4, #8
		statusCode = nvm_erase_row(addr);
    8856:	4d05      	ldr	r5, [pc, #20]	; (886c <pdsNvmErase+0x20>)
    8858:	0020      	movs	r0, r4
    885a:	47a8      	blx	r5
    885c:	b240      	sxtb	r0, r0
	} while (statusCode == ERR_BUSY);
    885e:	0003      	movs	r3, r0
    8860:	330a      	adds	r3, #10
    8862:	d0f9      	beq.n	8858 <pdsNvmErase+0xc>
	return status;
    8864:	1e43      	subs	r3, r0, #1
    8866:	4198      	sbcs	r0, r3
    8868:	0040      	lsls	r0, r0, #1
}
    886a:	bd70      	pop	{r4, r5, r6, pc}
    886c:	00000d91 	.word	0x00000d91

00008870 <pdsNvmEraseAll>:
{
    8870:	b570      	push	{r4, r5, r6, lr}
    8872:	2400      	movs	r4, #0
		statusCode = pdsNvmErase(row_idx);
    8874:	4d04      	ldr	r5, [pc, #16]	; (8888 <pdsNvmEraseAll+0x18>)
    8876:	b2a0      	uxth	r0, r4
    8878:	47a8      	blx	r5
		if (PDS_OK != statusCode)
    887a:	2800      	cmp	r0, #0
    887c:	d102      	bne.n	8884 <pdsNvmEraseAll+0x14>
    887e:	3401      	adds	r4, #1
	for(uint8_t row_idx = 0; row_idx< EEPROM_NUM_ROWS; row_idx++)
    8880:	2c20      	cmp	r4, #32
    8882:	d1f8      	bne.n	8876 <pdsNvmEraseAll+0x6>
}
    8884:	bd70      	pop	{r4, r5, r6, pc}
    8886:	46c0      	nop			; (mov r8, r8)
    8888:	0000884d 	.word	0x0000884d

0000888c <pdsPostTask>:
\brief Set task for PDS task manager.

\param[in] id - a single value from the type PdsTaskIds_t
******************************************************************************/
void pdsPostTask(PdsTaskIds_t id)
{
    888c:	b510      	push	{r4, lr}
    888e:	0004      	movs	r4, r0
    ATOMIC_SECTION_ENTER
    8890:	4b05      	ldr	r3, [pc, #20]	; (88a8 <pdsPostTask+0x1c>)
    8892:	4798      	blx	r3
    pdsTaskFlags |= id;
    8894:	4b05      	ldr	r3, [pc, #20]	; (88ac <pdsPostTask+0x20>)
    8896:	7818      	ldrb	r0, [r3, #0]
    8898:	4320      	orrs	r0, r4
    889a:	7018      	strb	r0, [r3, #0]
    ATOMIC_SECTION_EXIT
    889c:	4b04      	ldr	r3, [pc, #16]	; (88b0 <pdsPostTask+0x24>)
    889e:	4798      	blx	r3

    /* Also post a PDS task to the system */
    SYSTEM_PostTask(PDS_TASK_ID);
    88a0:	2008      	movs	r0, #8
    88a2:	4b04      	ldr	r3, [pc, #16]	; (88b4 <pdsPostTask+0x28>)
    88a4:	4798      	blx	r3
}
    88a6:	bd10      	pop	{r4, pc}
    88a8:	00003845 	.word	0x00003845
    88ac:	20000e65 	.word	0x20000e65
    88b0:	00003851 	.word	0x00003851
    88b4:	00009aa9 	.word	0x00009aa9

000088b8 <pdsStoreDeleteHandler>:
		initiate store/delete operation.

\param[out] status - The return status of the function's operation.
******************************************************************************/
static SYSTEM_TaskStatus_t pdsStoreDeleteHandler(void)
{
    88b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    88ba:	46de      	mov	lr, fp
    88bc:	4657      	mov	r7, sl
    88be:	464e      	mov	r6, r9
    88c0:	4645      	mov	r5, r8
    88c2:	b5e0      	push	{r5, r6, r7, lr}
    88c4:	b0c5      	sub	sp, #276	; 0x114
	PdsStatus_t status = SYSTEM_TASK_SUCCESS;

	PdsFileItemIdx_t fileId = PDS_FILE_MAC_01_IDX;
	PdsMem_t buffer;

	memset(&buffer, 0, sizeof(PdsMem_t));
    88c6:	2280      	movs	r2, #128	; 0x80
    88c8:	0052      	lsls	r2, r2, #1
    88ca:	2100      	movs	r1, #0
    88cc:	a804      	add	r0, sp, #16
    88ce:	4b54      	ldr	r3, [pc, #336]	; (8a20 <pdsStoreDeleteHandler+0x168>)
    88d0:	4798      	blx	r3
	for (; fileId < PDS_MAX_FILE_IDX; fileId++)
	{
		if (true == isFileSet[fileId])
    88d2:	4b54      	ldr	r3, [pc, #336]	; (8a24 <pdsStoreDeleteHandler+0x16c>)
    88d4:	781b      	ldrb	r3, [r3, #0]
    88d6:	2b00      	cmp	r3, #0
    88d8:	d112      	bne.n	8900 <pdsStoreDeleteHandler+0x48>
    88da:	2401      	movs	r4, #1
    88dc:	4a51      	ldr	r2, [pc, #324]	; (8a24 <pdsStoreDeleteHandler+0x16c>)
    88de:	9400      	str	r4, [sp, #0]
    88e0:	5d13      	ldrb	r3, [r2, r4]
    88e2:	2b00      	cmp	r3, #0
    88e4:	d10f      	bne.n	8906 <pdsStoreDeleteHandler+0x4e>
	for (; fileId < PDS_MAX_FILE_IDX; fileId++)
    88e6:	3401      	adds	r4, #1
    88e8:	b2e4      	uxtb	r4, r4
    88ea:	2c0b      	cmp	r4, #11
    88ec:	d9f7      	bls.n	88de <pdsStoreDeleteHandler+0x26>
	PdsStatus_t status = SYSTEM_TASK_SUCCESS;
    88ee:	2500      	movs	r5, #0
			break;
		}
	}

	return status;
}
    88f0:	0028      	movs	r0, r5
    88f2:	b045      	add	sp, #276	; 0x114
    88f4:	bc3c      	pop	{r2, r3, r4, r5}
    88f6:	4690      	mov	r8, r2
    88f8:	4699      	mov	r9, r3
    88fa:	46a2      	mov	sl, r4
    88fc:	46ab      	mov	fp, r5
    88fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (true == isFileSet[fileId])
    8900:	2300      	movs	r3, #0
    8902:	9300      	str	r3, [sp, #0]
	PdsFileItemIdx_t fileId = PDS_FILE_MAC_01_IDX;
    8904:	2400      	movs	r4, #0
	uint8_t *ptr;
	ItemMap_t itemInfo;
	ItemHeader_t itemHeader;
	uint16_t size;

	memcpy((void *)&itemInfo, (void *)(fileMarks[pdsFileItemIdx].itemListAddr + (fileMarks[pdsFileItemIdx].numItems - 1)), sizeof(ItemMap_t));
    8906:	9b00      	ldr	r3, [sp, #0]
    8908:	011a      	lsls	r2, r3, #4
    890a:	4b47      	ldr	r3, [pc, #284]	; (8a28 <pdsStoreDeleteHandler+0x170>)
    890c:	189b      	adds	r3, r3, r2
    890e:	7919      	ldrb	r1, [r3, #4]
    8910:	4a46      	ldr	r2, [pc, #280]	; (8a2c <pdsStoreDeleteHandler+0x174>)
    8912:	4694      	mov	ip, r2
    8914:	4461      	add	r1, ip
    8916:	00c9      	lsls	r1, r1, #3
    8918:	689b      	ldr	r3, [r3, #8]
    891a:	1859      	adds	r1, r3, r1
    891c:	2208      	movs	r2, #8
    891e:	a802      	add	r0, sp, #8
    8920:	4b43      	ldr	r3, [pc, #268]	; (8a30 <pdsStoreDeleteHandler+0x178>)
    8922:	4798      	blx	r3
	size = itemInfo.itemOffset + itemInfo.size + sizeof(ItemHeader_t);
    8924:	ab02      	add	r3, sp, #8
    8926:	79da      	ldrb	r2, [r3, #7]
    8928:	799b      	ldrb	r3, [r3, #6]
    892a:	18d2      	adds	r2, r2, r3
	status = pdsWlRead(pdsFileItemIdx, (PdsMem_t *)buffer, size);
    892c:	3205      	adds	r2, #5
    892e:	a904      	add	r1, sp, #16
    8930:	0020      	movs	r0, r4
    8932:	4b40      	ldr	r3, [pc, #256]	; (8a34 <pdsStoreDeleteHandler+0x17c>)
    8934:	4798      	blx	r3
    8936:	1e05      	subs	r5, r0, #0

	if ((PDS_OK != status) && (PDS_NOT_FOUND != status))
    8938:	d111      	bne.n	895e <pdsStoreDeleteHandler+0xa6>
	}

	itemHeader.magic = PDS_MAGIC;
	itemHeader.version = PDS_FILES_VERSION;

	for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
    893a:	9b00      	ldr	r3, [sp, #0]
    893c:	011a      	lsls	r2, r3, #4
    893e:	4b3a      	ldr	r3, [pc, #232]	; (8a28 <pdsStoreDeleteHandler+0x170>)
    8940:	189b      	adds	r3, r3, r2
    8942:	791b      	ldrb	r3, [r3, #4]
    8944:	2500      	movs	r5, #0
    8946:	2b00      	cmp	r3, #0
    8948:	d04a      	beq.n	89e0 <pdsStoreDeleteHandler+0x128>
	{

		memcpy((void *)&itemInfo, (fileMarks[pdsFileItemIdx].itemListAddr) + itemIdx, sizeof(ItemMap_t));
    894a:	4b37      	ldr	r3, [pc, #220]	; (8a28 <pdsStoreDeleteHandler+0x170>)
    894c:	4699      	mov	r9, r3
    894e:	9b00      	ldr	r3, [sp, #0]
    8950:	011e      	lsls	r6, r3, #4
    8952:	46b3      	mov	fp, r6
    8954:	44cb      	add	fp, r9
    8956:	4b36      	ldr	r3, [pc, #216]	; (8a30 <pdsStoreDeleteHandler+0x178>)
    8958:	469a      	mov	sl, r3
	for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
    895a:	465f      	mov	r7, fp
    895c:	e01b      	b.n	8996 <pdsStoreDeleteHandler+0xde>
	if ((PDS_OK != status) && (PDS_NOT_FOUND != status))
    895e:	2803      	cmp	r0, #3
    8960:	d144      	bne.n	89ec <pdsStoreDeleteHandler+0x134>
    8962:	e7ea      	b.n	893a <pdsStoreDeleteHandler+0x82>
		ptr = (uint8_t *)(&(((PdsMem_t *)(buffer))->NVM_Struct.pdsNvmData.WL_Struct.pdsWlData));
		ptr += itemInfo.itemOffset;

		if (PDS_OP_STORE == *(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx))
		{
			*(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx) = PDS_OP_NONE;
    8964:	2100      	movs	r1, #0
    8966:	7019      	strb	r1, [r3, #0]
			itemHeader.size = itemInfo.size;
    8968:	ab02      	add	r3, sp, #8
    896a:	799a      	ldrb	r2, [r3, #6]
			itemHeader.itemId = itemInfo.itemId;
    896c:	795b      	ldrb	r3, [r3, #5]
    896e:	4698      	mov	r8, r3
			itemHeader.delete = false;
			memcpy((void *)(ptr), (void *)&itemHeader, sizeof(ItemHeader_t));
    8970:	23a5      	movs	r3, #165	; 0xa5
    8972:	7003      	strb	r3, [r0, #0]
    8974:	2301      	movs	r3, #1
    8976:	7043      	strb	r3, [r0, #1]
    8978:	7082      	strb	r2, [r0, #2]
    897a:	4643      	mov	r3, r8
    897c:	70c3      	strb	r3, [r0, #3]
    897e:	7101      	strb	r1, [r0, #4]
			ptr += sizeof(ItemHeader_t);
    8980:	3005      	adds	r0, #5
			memcpy((void *)(ptr), (void *)itemInfo.ramAddress, itemInfo.size);
    8982:	9b02      	ldr	r3, [sp, #8]
    8984:	9301      	str	r3, [sp, #4]
    8986:	0019      	movs	r1, r3
    8988:	4b29      	ldr	r3, [pc, #164]	; (8a30 <pdsStoreDeleteHandler+0x178>)
    898a:	4798      	blx	r3
	for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
    898c:	3501      	adds	r5, #1
    898e:	b2ed      	uxtb	r5, r5
    8990:	793b      	ldrb	r3, [r7, #4]
    8992:	42ab      	cmp	r3, r5
    8994:	d924      	bls.n	89e0 <pdsStoreDeleteHandler+0x128>
		memcpy((void *)&itemInfo, (fileMarks[pdsFileItemIdx].itemListAddr) + itemIdx, sizeof(ItemMap_t));
    8996:	00e9      	lsls	r1, r5, #3
    8998:	465b      	mov	r3, fp
    899a:	689b      	ldr	r3, [r3, #8]
    899c:	469c      	mov	ip, r3
    899e:	4461      	add	r1, ip
    89a0:	2208      	movs	r2, #8
    89a2:	a802      	add	r0, sp, #8
    89a4:	47d0      	blx	sl
		ptr += itemInfo.itemOffset;
    89a6:	ab02      	add	r3, sp, #8
    89a8:	79d8      	ldrb	r0, [r3, #7]
    89aa:	2315      	movs	r3, #21
    89ac:	aa02      	add	r2, sp, #8
    89ae:	4694      	mov	ip, r2
    89b0:	4463      	add	r3, ip
    89b2:	469c      	mov	ip, r3
    89b4:	4460      	add	r0, ip
		if (PDS_OP_STORE == *(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx))
    89b6:	464b      	mov	r3, r9
    89b8:	58f3      	ldr	r3, [r6, r3]
    89ba:	195b      	adds	r3, r3, r5
    89bc:	781a      	ldrb	r2, [r3, #0]
    89be:	2a01      	cmp	r2, #1
    89c0:	d0d0      	beq.n	8964 <pdsStoreDeleteHandler+0xac>
		}
		else if (PDS_OP_DELETE == *(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx))
    89c2:	2a02      	cmp	r2, #2
    89c4:	d1e2      	bne.n	898c <pdsStoreDeleteHandler+0xd4>
		{
			*(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx) = PDS_OP_NONE;
    89c6:	2200      	movs	r2, #0
    89c8:	701a      	strb	r2, [r3, #0]
			itemHeader.size = itemInfo.size;
    89ca:	ab02      	add	r3, sp, #8
    89cc:	7999      	ldrb	r1, [r3, #6]
			itemHeader.itemId = itemInfo.itemId;
    89ce:	795a      	ldrb	r2, [r3, #5]
			itemHeader.delete = true;
			memcpy((void *)(ptr), (void *)&itemHeader, sizeof(ItemHeader_t));
    89d0:	23a5      	movs	r3, #165	; 0xa5
    89d2:	7003      	strb	r3, [r0, #0]
    89d4:	3ba4      	subs	r3, #164	; 0xa4
    89d6:	7043      	strb	r3, [r0, #1]
    89d8:	7081      	strb	r1, [r0, #2]
    89da:	70c2      	strb	r2, [r0, #3]
    89dc:	7103      	strb	r3, [r0, #4]
    89de:	e7d5      	b.n	898c <pdsStoreDeleteHandler+0xd4>
		}
	}

	memcpy((void *)&itemInfo, (void *)(fileMarks[pdsFileItemIdx].itemListAddr + fileMarks[pdsFileItemIdx].numItems), sizeof(ItemMap_t));
	size = itemInfo.itemOffset + itemInfo.size + sizeof(ItemHeader_t);
	status = pdsWlWrite(pdsFileItemIdx, (PdsMem_t *)buffer, PDS_WL_DATA_SIZE);
    89e0:	22f3      	movs	r2, #243	; 0xf3
    89e2:	a904      	add	r1, sp, #16
    89e4:	0020      	movs	r0, r4
    89e6:	4b14      	ldr	r3, [pc, #80]	; (8a38 <pdsStoreDeleteHandler+0x180>)
    89e8:	4798      	blx	r3
    89ea:	0005      	movs	r5, r0
			isFileSet[fileId] = false;
    89ec:	2200      	movs	r2, #0
    89ee:	4b0d      	ldr	r3, [pc, #52]	; (8a24 <pdsStoreDeleteHandler+0x16c>)
    89f0:	9900      	ldr	r1, [sp, #0]
    89f2:	545a      	strb	r2, [r3, r1]
			fileId++;
    89f4:	3401      	adds	r4, #1
    89f6:	b2e3      	uxtb	r3, r4
	for (; fileId < PDS_MAX_FILE_IDX; fileId++)
    89f8:	2b0b      	cmp	r3, #11
    89fa:	d900      	bls.n	89fe <pdsStoreDeleteHandler+0x146>
    89fc:	e778      	b.n	88f0 <pdsStoreDeleteHandler+0x38>
		if (isFileSet[fileId])
    89fe:	4a09      	ldr	r2, [pc, #36]	; (8a24 <pdsStoreDeleteHandler+0x16c>)
    8a00:	5cd2      	ldrb	r2, [r2, r3]
    8a02:	2a00      	cmp	r2, #0
    8a04:	d108      	bne.n	8a18 <pdsStoreDeleteHandler+0x160>
    8a06:	4907      	ldr	r1, [pc, #28]	; (8a24 <pdsStoreDeleteHandler+0x16c>)
	for (; fileId < PDS_MAX_FILE_IDX; fileId++)
    8a08:	3301      	adds	r3, #1
    8a0a:	b2db      	uxtb	r3, r3
    8a0c:	2b0b      	cmp	r3, #11
    8a0e:	d900      	bls.n	8a12 <pdsStoreDeleteHandler+0x15a>
    8a10:	e76e      	b.n	88f0 <pdsStoreDeleteHandler+0x38>
		if (isFileSet[fileId])
    8a12:	5cca      	ldrb	r2, [r1, r3]
    8a14:	2a00      	cmp	r2, #0
    8a16:	d0f7      	beq.n	8a08 <pdsStoreDeleteHandler+0x150>
			pdsPostTask(PDS_STORE_DELETE_TASK_ID);
    8a18:	2001      	movs	r0, #1
    8a1a:	4b08      	ldr	r3, [pc, #32]	; (8a3c <pdsStoreDeleteHandler+0x184>)
    8a1c:	4798      	blx	r3
			break;
    8a1e:	e767      	b.n	88f0 <pdsStoreDeleteHandler+0x38>
    8a20:	00014a4d 	.word	0x00014a4d
    8a24:	200015f4 	.word	0x200015f4
    8a28:	20001600 	.word	0x20001600
    8a2c:	1fffffff 	.word	0x1fffffff
    8a30:	000149c9 	.word	0x000149c9
    8a34:	00008d51 	.word	0x00008d51
    8a38:	00008c61 	.word	0x00008c61
    8a3c:	0000888d 	.word	0x0000888d

00008a40 <PDS_TaskHandler>:
{
    8a40:	b510      	push	{r4, lr}
    if (pdsTaskFlags)
    8a42:	4b0e      	ldr	r3, [pc, #56]	; (8a7c <PDS_TaskHandler+0x3c>)
    8a44:	781b      	ldrb	r3, [r3, #0]
    8a46:	2b00      	cmp	r3, #0
    8a48:	d003      	beq.n	8a52 <PDS_TaskHandler+0x12>
            if ((1 << taskId) & (pdsTaskFlags))
    8a4a:	4b0c      	ldr	r3, [pc, #48]	; (8a7c <PDS_TaskHandler+0x3c>)
    8a4c:	781b      	ldrb	r3, [r3, #0]
    8a4e:	07db      	lsls	r3, r3, #31
    8a50:	d401      	bmi.n	8a56 <PDS_TaskHandler+0x16>
}
    8a52:	2000      	movs	r0, #0
    8a54:	bd10      	pop	{r4, pc}
                ATOMIC_SECTION_ENTER
    8a56:	4b0a      	ldr	r3, [pc, #40]	; (8a80 <PDS_TaskHandler+0x40>)
    8a58:	4798      	blx	r3
                pdsTaskFlags &= ~(1 << taskId);
    8a5a:	4c08      	ldr	r4, [pc, #32]	; (8a7c <PDS_TaskHandler+0x3c>)
    8a5c:	7823      	ldrb	r3, [r4, #0]
    8a5e:	2201      	movs	r2, #1
    8a60:	4393      	bics	r3, r2
    8a62:	7023      	strb	r3, [r4, #0]
                ATOMIC_SECTION_EXIT
    8a64:	4b07      	ldr	r3, [pc, #28]	; (8a84 <PDS_TaskHandler+0x44>)
    8a66:	4798      	blx	r3
                pdsTaskHandlers[taskId]();
    8a68:	4b07      	ldr	r3, [pc, #28]	; (8a88 <PDS_TaskHandler+0x48>)
    8a6a:	4798      	blx	r3
				if (pdsTaskFlags)
    8a6c:	7823      	ldrb	r3, [r4, #0]
    8a6e:	2b00      	cmp	r3, #0
    8a70:	d0ef      	beq.n	8a52 <PDS_TaskHandler+0x12>
                    SYSTEM_PostTask(PDS_TASK_ID);
    8a72:	2008      	movs	r0, #8
    8a74:	4b05      	ldr	r3, [pc, #20]	; (8a8c <PDS_TaskHandler+0x4c>)
    8a76:	4798      	blx	r3
    8a78:	e7eb      	b.n	8a52 <PDS_TaskHandler+0x12>
    8a7a:	46c0      	nop			; (mov r8, r8)
    8a7c:	20000e65 	.word	0x20000e65
    8a80:	00003845 	.word	0x00003845
    8a84:	00003851 	.word	0x00003851
    8a88:	000088b9 	.word	0x000088b9
    8a8c:	00009aa9 	.word	0x00009aa9

00008a90 <pdsUpdateRowMap>:
		in the row map.

\param[in] - return none
******************************************************************************/
static void pdsUpdateRowMap()
{
    8a90:	b5f0      	push	{r4, r5, r6, r7, lr}
    8a92:	4e12      	ldr	r6, [pc, #72]	; (8adc <pdsUpdateRowMap+0x4c>)
    8a94:	0037      	movs	r7, r6
    8a96:	3718      	adds	r7, #24
	uint16_t rowIdx = USHRT_MAX;
    for(uint16_t memId = 0, rowIdxLocal = 0 ; memId < PDS_MAX_FILE_IDX; memId++)
    {
		
        // make all the previous indexes of the max_counter_row_idx invalid by writing 0xFF
		if(USHRT_MAX != fileMap[memId].maxCounterRowIdx)
    8a98:	4d11      	ldr	r5, [pc, #68]	; (8ae0 <pdsUpdateRowMap+0x50>)
		{
			rowIdx = rowMap[fileMap[memId].maxCounterRowIdx].previousIdx;
    8a9a:	4b12      	ldr	r3, [pc, #72]	; (8ae4 <pdsUpdateRowMap+0x54>)
    8a9c:	469c      	mov	ip, r3
			rowMap[fileMap[memId].maxCounterRowIdx].previousIdx = USHRT_MAX;
    8a9e:	2101      	movs	r1, #1
    8aa0:	4249      	negs	r1, r1
			while(rowIdx != USHRT_MAX)
			{
				rowIdxLocal = rowMap[rowIdx].previousIdx;
    8aa2:	0018      	movs	r0, r3
    8aa4:	e002      	b.n	8aac <pdsUpdateRowMap+0x1c>
    8aa6:	3602      	adds	r6, #2
    for(uint16_t memId = 0, rowIdxLocal = 0 ; memId < PDS_MAX_FILE_IDX; memId++)
    8aa8:	42be      	cmp	r6, r7
    8aaa:	d015      	beq.n	8ad8 <pdsUpdateRowMap+0x48>
		if(USHRT_MAX != fileMap[memId].maxCounterRowIdx)
    8aac:	8833      	ldrh	r3, [r6, #0]
    8aae:	42ab      	cmp	r3, r5
    8ab0:	d0f9      	beq.n	8aa6 <pdsUpdateRowMap+0x16>
			rowIdx = rowMap[fileMap[memId].maxCounterRowIdx].previousIdx;
    8ab2:	00db      	lsls	r3, r3, #3
    8ab4:	4463      	add	r3, ip
    8ab6:	001a      	movs	r2, r3
    8ab8:	88db      	ldrh	r3, [r3, #6]
			rowMap[fileMap[memId].maxCounterRowIdx].previousIdx = USHRT_MAX;
    8aba:	80d1      	strh	r1, [r2, #6]
			while(rowIdx != USHRT_MAX)
    8abc:	42ab      	cmp	r3, r5
    8abe:	d0f2      	beq.n	8aa6 <pdsUpdateRowMap+0x16>
				rowIdxLocal = rowMap[rowIdx].previousIdx;
    8ac0:	001a      	movs	r2, r3
    8ac2:	00db      	lsls	r3, r3, #3
    8ac4:	18c3      	adds	r3, r0, r3
    8ac6:	88db      	ldrh	r3, [r3, #6]
				rowMap[rowIdx].previousIdx = USHRT_MAX;
    8ac8:	00d2      	lsls	r2, r2, #3
    8aca:	1884      	adds	r4, r0, r2
    8acc:	80e1      	strh	r1, [r4, #6]
				rowMap[rowIdx].counter = UINT_MAX;
    8ace:	5011      	str	r1, [r2, r0]
				rowMap[rowIdx].memId = USHRT_MAX;
    8ad0:	80a1      	strh	r1, [r4, #4]
			while(rowIdx != USHRT_MAX)
    8ad2:	42ab      	cmp	r3, r5
    8ad4:	d1f4      	bne.n	8ac0 <pdsUpdateRowMap+0x30>
    8ad6:	e7e6      	b.n	8aa6 <pdsUpdateRowMap+0x16>
				rowIdx = rowIdxLocal;
			}
		}
    }
}
    8ad8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8ada:	46c0      	nop			; (mov r8, r8)
    8adc:	20000e68 	.word	0x20000e68
    8ae0:	0000ffff 	.word	0x0000ffff
    8ae4:	20000e80 	.word	0x20000e80

00008ae8 <pdsUpdateFileMap>:
\brief Updates the file map so that it points to the latest row index for a file id.

\param[out] - returns none
******************************************************************************/
static void pdsUpdateFileMap(UpdateFileMap_t *updateFileMap)
{
    8ae8:	b5f0      	push	{r4, r5, r6, r7, lr}
    8aea:	46c6      	mov	lr, r8
    8aec:	b500      	push	{lr}
    8aee:	b082      	sub	sp, #8
    8af0:	4684      	mov	ip, r0
    uint16_t *presentRowIdx;
    uint16_t *previousRowIdx;
    uint16_t *lastRowIdx;
    uint16_t prevTemp;
    if(USHRT_MAX == fileMap[updateFileMap->memId].maxCounterRowIdx)
    8af2:	8881      	ldrh	r1, [r0, #4]
    8af4:	004a      	lsls	r2, r1, #1
    8af6:	4b2c      	ldr	r3, [pc, #176]	; (8ba8 <pdsUpdateFileMap+0xc0>)
    8af8:	5ad3      	ldrh	r3, [r2, r3]
    8afa:	4a2c      	ldr	r2, [pc, #176]	; (8bac <pdsUpdateFileMap+0xc4>)
    8afc:	4293      	cmp	r3, r2
    8afe:	d02c      	beq.n	8b5a <pdsUpdateFileMap+0x72>
    {   
		/* If there is no entry in filemap update current rowidx as maxcounteridx*/
        fileMap[updateFileMap->memId].maxCounterRowIdx = updateFileMap->rowIdx;

    }
    else if(rowMap[fileMap[updateFileMap->memId].maxCounterRowIdx].counter < rowMap[updateFileMap->rowIdx].counter)
    8b00:	4a2b      	ldr	r2, [pc, #172]	; (8bb0 <pdsUpdateFileMap+0xc8>)
    8b02:	00d8      	lsls	r0, r3, #3
    8b04:	5880      	ldr	r0, [r0, r2]
    8b06:	4664      	mov	r4, ip
    8b08:	88e4      	ldrh	r4, [r4, #6]
    8b0a:	46a0      	mov	r8, r4
    8b0c:	00e4      	lsls	r4, r4, #3
    8b0e:	58a6      	ldr	r6, [r4, r2]
    8b10:	42b0      	cmp	r0, r6
    8b12:	d327      	bcc.n	8b64 <pdsUpdateFileMap+0x7c>
		// update the max counter rowIdx of the memId as previous_idx in the present row
        rowMap[updateFileMap->rowIdx].previousIdx = fileMap[updateFileMap->memId].maxCounterRowIdx;
        fileMap[updateFileMap->memId].maxCounterRowIdx = updateFileMap->rowIdx;

    }
	else if (rowMap[fileMap[updateFileMap->memId].maxCounterRowIdx].counter == rowMap[updateFileMap->rowIdx].counter)
    8b14:	d02f      	beq.n	8b76 <pdsUpdateFileMap+0x8e>

		return;
	}
    else
    {
        previousRowIdx = &rowMap[fileMap[updateFileMap->memId].maxCounterRowIdx].previousIdx;
    8b16:	4a26      	ldr	r2, [pc, #152]	; (8bb0 <pdsUpdateFileMap+0xc8>)
    8b18:	00dd      	lsls	r5, r3, #3
    8b1a:	3506      	adds	r5, #6
    8b1c:	1950      	adds	r0, r2, r5
    8b1e:	9001      	str	r0, [sp, #4]
    8b20:	00db      	lsls	r3, r3, #3
    8b22:	18d3      	adds	r3, r2, r3
    8b24:	88da      	ldrh	r2, [r3, #6]
        presentRowIdx = &updateFileMap->rowIdx;
        lastRowIdx = &fileMap[updateFileMap->memId].maxCounterRowIdx;
		do
		{
			if (USHRT_MAX == *previousRowIdx)
    8b26:	4b21      	ldr	r3, [pc, #132]	; (8bac <pdsUpdateFileMap+0xc4>)
    8b28:	429a      	cmp	r2, r3
    8b2a:	d028      	beq.n	8b7e <pdsUpdateFileMap+0x96>
			{
				*previousRowIdx = *presentRowIdx;
				break;
			}
			if (rowMap[*previousRowIdx].counter > rowMap[*presentRowIdx].counter)
    8b2c:	0013      	movs	r3, r2
    8b2e:	00d0      	lsls	r0, r2, #3
    8b30:	4c1f      	ldr	r4, [pc, #124]	; (8bb0 <pdsUpdateFileMap+0xc8>)
    8b32:	5900      	ldr	r0, [r0, r4]
    8b34:	4286      	cmp	r6, r0
    8b36:	d226      	bcs.n	8b86 <pdsUpdateFileMap+0x9e>
			{
				lastRowIdx = previousRowIdx;
				previousRowIdx = &rowMap[*previousRowIdx].previousIdx;
    8b38:	4c1d      	ldr	r4, [pc, #116]	; (8bb0 <pdsUpdateFileMap+0xc8>)
			if (USHRT_MAX == *previousRowIdx)
    8b3a:	4f1c      	ldr	r7, [pc, #112]	; (8bac <pdsUpdateFileMap+0xc4>)
			if (rowMap[*previousRowIdx].counter > rowMap[*presentRowIdx].counter)
    8b3c:	0020      	movs	r0, r4
				previousRowIdx = &rowMap[*previousRowIdx].previousIdx;
    8b3e:	00db      	lsls	r3, r3, #3
    8b40:	1d99      	adds	r1, r3, #6
    8b42:	1861      	adds	r1, r4, r1
    8b44:	18e3      	adds	r3, r4, r3
    8b46:	88da      	ldrh	r2, [r3, #6]
			if (USHRT_MAX == *previousRowIdx)
    8b48:	42ba      	cmp	r2, r7
    8b4a:	d019      	beq.n	8b80 <pdsUpdateFileMap+0x98>
			if (rowMap[*previousRowIdx].counter > rowMap[*presentRowIdx].counter)
    8b4c:	0013      	movs	r3, r2
    8b4e:	00d5      	lsls	r5, r2, #3
    8b50:	582d      	ldr	r5, [r5, r0]
    8b52:	42ae      	cmp	r6, r5
    8b54:	d21b      	bcs.n	8b8e <pdsUpdateFileMap+0xa6>
				previousRowIdx = &rowMap[*previousRowIdx].previousIdx;
    8b56:	9101      	str	r1, [sp, #4]
    8b58:	e7f1      	b.n	8b3e <pdsUpdateFileMap+0x56>
        fileMap[updateFileMap->memId].maxCounterRowIdx = updateFileMap->rowIdx;
    8b5a:	88c2      	ldrh	r2, [r0, #6]
    8b5c:	0049      	lsls	r1, r1, #1
    8b5e:	4b12      	ldr	r3, [pc, #72]	; (8ba8 <pdsUpdateFileMap+0xc0>)
    8b60:	52ca      	strh	r2, [r1, r3]
    8b62:	e008      	b.n	8b76 <pdsUpdateFileMap+0x8e>
        rowMap[updateFileMap->rowIdx].previousIdx = fileMap[updateFileMap->memId].maxCounterRowIdx;
    8b64:	4a12      	ldr	r2, [pc, #72]	; (8bb0 <pdsUpdateFileMap+0xc8>)
    8b66:	1912      	adds	r2, r2, r4
    8b68:	80d3      	strh	r3, [r2, #6]
        fileMap[updateFileMap->memId].maxCounterRowIdx = updateFileMap->rowIdx;
    8b6a:	4663      	mov	r3, ip
    8b6c:	88d9      	ldrh	r1, [r3, #6]
    8b6e:	889b      	ldrh	r3, [r3, #4]
    8b70:	005b      	lsls	r3, r3, #1
    8b72:	4a0d      	ldr	r2, [pc, #52]	; (8ba8 <pdsUpdateFileMap+0xc0>)
    8b74:	5299      	strh	r1, [r3, r2]
				break;
			}
		} while(true);

    }
}
    8b76:	b002      	add	sp, #8
    8b78:	bc04      	pop	{r2}
    8b7a:	4690      	mov	r8, r2
    8b7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        previousRowIdx = &rowMap[fileMap[updateFileMap->memId].maxCounterRowIdx].previousIdx;
    8b7e:	9901      	ldr	r1, [sp, #4]
				*previousRowIdx = *presentRowIdx;
    8b80:	4643      	mov	r3, r8
    8b82:	800b      	strh	r3, [r1, #0]
				break;
    8b84:	e7f7      	b.n	8b76 <pdsUpdateFileMap+0x8e>
        lastRowIdx = &fileMap[updateFileMap->memId].maxCounterRowIdx;
    8b86:	0049      	lsls	r1, r1, #1
    8b88:	4d07      	ldr	r5, [pc, #28]	; (8ba8 <pdsUpdateFileMap+0xc0>)
    8b8a:	186b      	adds	r3, r5, r1
    8b8c:	9301      	str	r3, [sp, #4]
				rowMap[*lastRowIdx].previousIdx = *presentRowIdx;
    8b8e:	4908      	ldr	r1, [pc, #32]	; (8bb0 <pdsUpdateFileMap+0xc8>)
    8b90:	9b01      	ldr	r3, [sp, #4]
    8b92:	881b      	ldrh	r3, [r3, #0]
    8b94:	00db      	lsls	r3, r3, #3
    8b96:	18cb      	adds	r3, r1, r3
    8b98:	4640      	mov	r0, r8
    8b9a:	80d8      	strh	r0, [r3, #6]
				rowMap[*presentRowIdx].previousIdx = prevTemp;
    8b9c:	4663      	mov	r3, ip
    8b9e:	88db      	ldrh	r3, [r3, #6]
    8ba0:	00db      	lsls	r3, r3, #3
    8ba2:	18c9      	adds	r1, r1, r3
    8ba4:	80ca      	strh	r2, [r1, #6]
				break;
    8ba6:	e7e6      	b.n	8b76 <pdsUpdateFileMap+0x8e>
    8ba8:	20000e68 	.word	0x20000e68
    8bac:	0000ffff 	.word	0x0000ffff
    8bb0:	20000e80 	.word	0x20000e80

00008bb4 <pdsWlInit>:
{
    8bb4:	b5f0      	push	{r4, r5, r6, r7, lr}
    8bb6:	46c6      	mov	lr, r8
    8bb8:	b500      	push	{lr}
    8bba:	b0c4      	sub	sp, #272	; 0x110
	PdsStatus_t status = pdsNvmInit();
    8bbc:	4b21      	ldr	r3, [pc, #132]	; (8c44 <pdsWlInit+0x90>)
    8bbe:	4798      	blx	r3
    8bc0:	9001      	str	r0, [sp, #4]
	if (PDS_OK != status)
    8bc2:	2800      	cmp	r0, #0
    8bc4:	d004      	beq.n	8bd0 <pdsWlInit+0x1c>
}
    8bc6:	9801      	ldr	r0, [sp, #4]
    8bc8:	b044      	add	sp, #272	; 0x110
    8bca:	bc04      	pop	{r2}
    8bcc:	4690      	mov	r8, r2
    8bce:	bdf0      	pop	{r4, r5, r6, r7, pc}
	memset(&rowMap, UCHAR_MAX, EEPROM_NUM_ROWS * sizeof(RowMap_t));
    8bd0:	2680      	movs	r6, #128	; 0x80
    8bd2:	0076      	lsls	r6, r6, #1
    8bd4:	4d1c      	ldr	r5, [pc, #112]	; (8c48 <pdsWlInit+0x94>)
    8bd6:	0032      	movs	r2, r6
    8bd8:	21ff      	movs	r1, #255	; 0xff
    8bda:	0028      	movs	r0, r5
    8bdc:	4c1b      	ldr	r4, [pc, #108]	; (8c4c <pdsWlInit+0x98>)
    8bde:	47a0      	blx	r4
    memset(&fileMap, UCHAR_MAX, PDS_MAX_FILE_IDX * sizeof(FileMap_t));
    8be0:	2218      	movs	r2, #24
    8be2:	21ff      	movs	r1, #255	; 0xff
    8be4:	481a      	ldr	r0, [pc, #104]	; (8c50 <pdsWlInit+0x9c>)
    8be6:	47a0      	blx	r4
	memset(&buffer, 0, sizeof(PdsMem_t));
    8be8:	0032      	movs	r2, r6
    8bea:	2100      	movs	r1, #0
    8bec:	a804      	add	r0, sp, #16
    8bee:	47a0      	blx	r4
    8bf0:	2400      	movs	r4, #0
		status = pdsNvmRead(rowIdx, &buffer, EEPROM_ROW_SIZE);
    8bf2:	4e18      	ldr	r6, [pc, #96]	; (8c54 <pdsWlInit+0xa0>)
            pdsUpdateFileMap(&updateFileMap);
    8bf4:	4b18      	ldr	r3, [pc, #96]	; (8c58 <pdsWlInit+0xa4>)
    8bf6:	4698      	mov	r8, r3
    8bf8:	e003      	b.n	8c02 <pdsWlInit+0x4e>
    8bfa:	3401      	adds	r4, #1
    8bfc:	3508      	adds	r5, #8
    for(uint8_t rowIdx = 0; rowIdx< EEPROM_NUM_ROWS; rowIdx++)
    8bfe:	2c20      	cmp	r4, #32
    8c00:	d01d      	beq.n	8c3e <pdsWlInit+0x8a>
		status = pdsNvmRead(rowIdx, &buffer, EEPROM_ROW_SIZE);
    8c02:	b2a7      	uxth	r7, r4
    8c04:	2280      	movs	r2, #128	; 0x80
    8c06:	0052      	lsls	r2, r2, #1
    8c08:	a904      	add	r1, sp, #16
    8c0a:	0038      	movs	r0, r7
    8c0c:	47b0      	blx	r6
		if (PDS_OK == status)
    8c0e:	2800      	cmp	r0, #0
    8c10:	d1f3      	bne.n	8bfa <pdsWlInit+0x46>
			rowMap[rowIdx].counter = buffer.NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.counter;
    8c12:	a904      	add	r1, sp, #16
    8c14:	9b06      	ldr	r3, [sp, #24]
    8c16:	0a1b      	lsrs	r3, r3, #8
    8c18:	7b0a      	ldrb	r2, [r1, #12]
    8c1a:	0612      	lsls	r2, r2, #24
    8c1c:	431a      	orrs	r2, r3
    8c1e:	602a      	str	r2, [r5, #0]
            rowMap[rowIdx].memId = buffer.NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.memId;
    8c20:	79c8      	ldrb	r0, [r1, #7]
    8c22:	7a0b      	ldrb	r3, [r1, #8]
    8c24:	021b      	lsls	r3, r3, #8
    8c26:	4303      	orrs	r3, r0
    8c28:	80ab      	strh	r3, [r5, #4]
            rowMap[rowIdx].previousIdx = USHRT_MAX;
    8c2a:	2101      	movs	r1, #1
    8c2c:	4249      	negs	r1, r1
    8c2e:	80e9      	strh	r1, [r5, #6]
            updateFileMap.counter = buffer.NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.counter;
    8c30:	9202      	str	r2, [sp, #8]
            updateFileMap.memId = buffer.NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.memId;
    8c32:	aa02      	add	r2, sp, #8
    8c34:	8093      	strh	r3, [r2, #4]
            updateFileMap.rowIdx = rowIdx;
    8c36:	80d7      	strh	r7, [r2, #6]
            pdsUpdateFileMap(&updateFileMap);
    8c38:	0010      	movs	r0, r2
    8c3a:	47c0      	blx	r8
    8c3c:	e7dd      	b.n	8bfa <pdsWlInit+0x46>
    pdsUpdateRowMap();
    8c3e:	4b07      	ldr	r3, [pc, #28]	; (8c5c <pdsWlInit+0xa8>)
    8c40:	4798      	blx	r3
	return PDS_OK;
    8c42:	e7c0      	b.n	8bc6 <pdsWlInit+0x12>
    8c44:	000086e9 	.word	0x000086e9
    8c48:	20000e80 	.word	0x20000e80
    8c4c:	00014a4d 	.word	0x00014a4d
    8c50:	20000e68 	.word	0x20000e68
    8c54:	00008729 	.word	0x00008729
    8c58:	00008ae9 	.word	0x00008ae9
    8c5c:	00008a91 	.word	0x00008a91

00008c60 <pdsWlWrite>:
{
    8c60:	b5f0      	push	{r4, r5, r6, r7, lr}
    8c62:	46ce      	mov	lr, r9
    8c64:	4647      	mov	r7, r8
    8c66:	b580      	push	{r7, lr}
    8c68:	b083      	sub	sp, #12
    8c6a:	0005      	movs	r5, r0
    8c6c:	000f      	movs	r7, r1
    8c6e:	4690      	mov	r8, r2
    8c70:	4e32      	ldr	r6, [pc, #200]	; (8d3c <pdsWlWrite+0xdc>)
    8c72:	0033      	movs	r3, r6
******************************************************************************/
static uint16_t pdsReturnFreeRowIdx(void)
{
    uint8_t rowIdx;
    bool found = 0;
    for(rowIdx = 0; rowIdx < EEPROM_NUM_ROWS; rowIdx++)
    8c74:	2400      	movs	r4, #0
    {
        if( (UINT_MAX == rowMap[rowIdx].counter) &&
    8c76:	4832      	ldr	r0, [pc, #200]	; (8d40 <pdsWlWrite+0xe0>)
    8c78:	e004      	b.n	8c84 <pdsWlWrite+0x24>
    for(rowIdx = 0; rowIdx < EEPROM_NUM_ROWS; rowIdx++)
    8c7a:	3401      	adds	r4, #1
    8c7c:	b2e4      	uxtb	r4, r4
    8c7e:	3308      	adds	r3, #8
    8c80:	2c20      	cmp	r4, #32
    8c82:	d055      	beq.n	8d30 <pdsWlWrite+0xd0>
        if( (UINT_MAX == rowMap[rowIdx].counter) &&
    8c84:	6819      	ldr	r1, [r3, #0]
    8c86:	3101      	adds	r1, #1
    8c88:	d1f7      	bne.n	8c7a <pdsWlWrite+0x1a>
    8c8a:	88d9      	ldrh	r1, [r3, #6]
    8c8c:	4281      	cmp	r1, r0
    8c8e:	d1f4      	bne.n	8c7a <pdsWlWrite+0x1a>
            (USHRT_MAX == rowMap[rowIdx].previousIdx) &&
    8c90:	889a      	ldrh	r2, [r3, #4]
    8c92:	4282      	cmp	r2, r0
    8c94:	d1f1      	bne.n	8c7a <pdsWlWrite+0x1a>
            {
                break;
            }
        }
    }
	return rowIdx;
    8c96:	b2a3      	uxth	r3, r4
    8c98:	4699      	mov	r9, r3
	buffer->NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.counter++;
    8c9a:	7a7e      	ldrb	r6, [r7, #9]
    8c9c:	7abb      	ldrb	r3, [r7, #10]
    8c9e:	021b      	lsls	r3, r3, #8
    8ca0:	4333      	orrs	r3, r6
    8ca2:	7afe      	ldrb	r6, [r7, #11]
    8ca4:	0436      	lsls	r6, r6, #16
    8ca6:	4333      	orrs	r3, r6
    8ca8:	7b3e      	ldrb	r6, [r7, #12]
    8caa:	0636      	lsls	r6, r6, #24
    8cac:	431e      	orrs	r6, r3
    8cae:	3601      	adds	r6, #1
    8cb0:	727e      	strb	r6, [r7, #9]
    8cb2:	0a32      	lsrs	r2, r6, #8
    8cb4:	72ba      	strb	r2, [r7, #10]
    8cb6:	0c32      	lsrs	r2, r6, #16
    8cb8:	72fa      	strb	r2, [r7, #11]
    8cba:	0e32      	lsrs	r2, r6, #24
    8cbc:	733a      	strb	r2, [r7, #12]
	buffer->NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.memId = pdsFileItemIdx;
    8cbe:	b2ad      	uxth	r5, r5
    8cc0:	71fd      	strb	r5, [r7, #7]
    8cc2:	2200      	movs	r2, #0
    8cc4:	723a      	strb	r2, [r7, #8]
	buffer->NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.magicNo = PDS_MAGIC;
    8cc6:	23a5      	movs	r3, #165	; 0xa5
    8cc8:	713b      	strb	r3, [r7, #4]
	buffer->NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.version = PDS_WL_VERSION;
    8cca:	3ba4      	subs	r3, #164	; 0xa4
    8ccc:	717b      	strb	r3, [r7, #5]
	buffer->NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.size = size;
    8cce:	4643      	mov	r3, r8
    8cd0:	71bb      	strb	r3, [r7, #6]
	size += sizeof(PdsWlHeader_t);
    8cd2:	4642      	mov	r2, r8
    8cd4:	3209      	adds	r2, #9
	status = pdsNvmWrite(rowIdx, buffer, size);
    8cd6:	b292      	uxth	r2, r2
    8cd8:	0039      	movs	r1, r7
    8cda:	4648      	mov	r0, r9
    8cdc:	4b19      	ldr	r3, [pc, #100]	; (8d44 <pdsWlWrite+0xe4>)
    8cde:	4798      	blx	r3
    8ce0:	1e07      	subs	r7, r0, #0
	if (PDS_OK == status)
    8ce2:	d014      	beq.n	8d0e <pdsWlWrite+0xae>
}
    8ce4:	0038      	movs	r0, r7
    8ce6:	b003      	add	sp, #12
    8ce8:	bc0c      	pop	{r2, r3}
    8cea:	4690      	mov	r8, r2
    8cec:	4699      	mov	r9, r3
    8cee:	bdf0      	pop	{r4, r5, r6, r7, pc}
        for(rowIdx = 0; rowIdx < EEPROM_NUM_ROWS; rowIdx++)
    8cf0:	3401      	adds	r4, #1
    8cf2:	b2e4      	uxtb	r4, r4
    8cf4:	3608      	adds	r6, #8
    8cf6:	2c20      	cmp	r4, #32
    8cf8:	d0cd      	beq.n	8c96 <pdsWlWrite+0x36>
            if( (UINT_MAX == rowMap[rowIdx].counter) &&
    8cfa:	6832      	ldr	r2, [r6, #0]
    8cfc:	3201      	adds	r2, #1
    8cfe:	d1f7      	bne.n	8cf0 <pdsWlWrite+0x90>
    8d00:	88f2      	ldrh	r2, [r6, #6]
    8d02:	428a      	cmp	r2, r1
    8d04:	d1f4      	bne.n	8cf0 <pdsWlWrite+0x90>
                (USHRT_MAX == rowMap[rowIdx].previousIdx) &&
    8d06:	88b3      	ldrh	r3, [r6, #4]
    8d08:	428b      	cmp	r3, r1
    8d0a:	d1f1      	bne.n	8cf0 <pdsWlWrite+0x90>
    8d0c:	e7c3      	b.n	8c96 <pdsWlWrite+0x36>
		rowMap[rowIdx].counter = counter;
    8d0e:	4b0b      	ldr	r3, [pc, #44]	; (8d3c <pdsWlWrite+0xdc>)
    8d10:	00e4      	lsls	r4, r4, #3
    8d12:	50e6      	str	r6, [r4, r3]
		rowMap[rowIdx].memId = pdsFileItemIdx;
    8d14:	191c      	adds	r4, r3, r4
    8d16:	80a5      	strh	r5, [r4, #4]
		rowMap[rowIdx].previousIdx = USHRT_MAX;
    8d18:	2301      	movs	r3, #1
    8d1a:	425b      	negs	r3, r3
    8d1c:	80e3      	strh	r3, [r4, #6]
		updateFileMap.counter = rowMap[rowIdx].counter;
    8d1e:	9600      	str	r6, [sp, #0]
		updateFileMap.memId = rowMap[rowIdx].memId;
    8d20:	466b      	mov	r3, sp
    8d22:	809d      	strh	r5, [r3, #4]
		updateFileMap.rowIdx = rowIdx;
    8d24:	464a      	mov	r2, r9
    8d26:	80da      	strh	r2, [r3, #6]
		pdsUpdateFileMap(&updateFileMap);
    8d28:	4668      	mov	r0, sp
    8d2a:	4b07      	ldr	r3, [pc, #28]	; (8d48 <pdsWlWrite+0xe8>)
    8d2c:	4798      	blx	r3
	return status;
    8d2e:	e7d9      	b.n	8ce4 <pdsWlWrite+0x84>
        pdsUpdateRowMap();
    8d30:	4b06      	ldr	r3, [pc, #24]	; (8d4c <pdsWlWrite+0xec>)
    8d32:	4798      	blx	r3
        for(rowIdx = 0; rowIdx < EEPROM_NUM_ROWS; rowIdx++)
    8d34:	2400      	movs	r4, #0
            if( (UINT_MAX == rowMap[rowIdx].counter) &&
    8d36:	4902      	ldr	r1, [pc, #8]	; (8d40 <pdsWlWrite+0xe0>)
    8d38:	e7df      	b.n	8cfa <pdsWlWrite+0x9a>
    8d3a:	46c0      	nop			; (mov r8, r8)
    8d3c:	20000e80 	.word	0x20000e80
    8d40:	0000ffff 	.word	0x0000ffff
    8d44:	000087c1 	.word	0x000087c1
    8d48:	00008ae9 	.word	0x00008ae9
    8d4c:	00008a91 	.word	0x00008a91

00008d50 <pdsWlRead>:
{
    8d50:	b510      	push	{r4, lr}
	uint16_t rowIdx = fileMap[pdsFileItemIdx].maxCounterRowIdx;
    8d52:	0040      	lsls	r0, r0, #1
    8d54:	4b06      	ldr	r3, [pc, #24]	; (8d70 <pdsWlRead+0x20>)
    8d56:	5ac3      	ldrh	r3, [r0, r3]
	if (USHRT_MAX == rowIdx)
    8d58:	4c06      	ldr	r4, [pc, #24]	; (8d74 <pdsWlRead+0x24>)
		return PDS_NOT_FOUND;
    8d5a:	2003      	movs	r0, #3
	if (USHRT_MAX == rowIdx)
    8d5c:	42a3      	cmp	r3, r4
    8d5e:	d100      	bne.n	8d62 <pdsWlRead+0x12>
}
    8d60:	bd10      	pop	{r4, pc}
	size += sizeof(PdsWlHeader_t);
    8d62:	3209      	adds	r2, #9
	status = pdsNvmRead(rowIdx, buffer, size);
    8d64:	b292      	uxth	r2, r2
    8d66:	0018      	movs	r0, r3
    8d68:	4b03      	ldr	r3, [pc, #12]	; (8d78 <pdsWlRead+0x28>)
    8d6a:	4798      	blx	r3
	return status;
    8d6c:	e7f8      	b.n	8d60 <pdsWlRead+0x10>
    8d6e:	46c0      	nop			; (mov r8, r8)
    8d70:	20000e68 	.word	0x20000e68
    8d74:	0000ffff 	.word	0x0000ffff
    8d78:	00008729 	.word	0x00008729

00008d7c <isFileFound>:

\param[out] - return true or false
******************************************************************************/
bool isFileFound(PdsFileItemIdx_t pdsFileItemIdx)
{
	uint16_t rowIdx = fileMap[pdsFileItemIdx].maxCounterRowIdx;
    8d7c:	0040      	lsls	r0, r0, #1
	if (USHRT_MAX == rowIdx)
    8d7e:	4b04      	ldr	r3, [pc, #16]	; (8d90 <isFileFound+0x14>)
    8d80:	5ac0      	ldrh	r0, [r0, r3]
    8d82:	4b04      	ldr	r3, [pc, #16]	; (8d94 <isFileFound+0x18>)
    8d84:	469c      	mov	ip, r3
    8d86:	4460      	add	r0, ip
    8d88:	1e43      	subs	r3, r0, #1
    8d8a:	4198      	sbcs	r0, r3
    8d8c:	b2c0      	uxtb	r0, r0
	}
	else
	{
		return true;
	}
}
    8d8e:	4770      	bx	lr
    8d90:	20000e68 	.word	0x20000e68
    8d94:	ffff0001 	.word	0xffff0001

00008d98 <pdsWlDeleteAll>:

void pdsWlDeleteAll(void)
{
    8d98:	b510      	push	{r4, lr}
	/* Clear Filemap array */
	memset(&rowMap, UCHAR_MAX, EEPROM_NUM_ROWS * sizeof(RowMap_t));
    8d9a:	2280      	movs	r2, #128	; 0x80
    8d9c:	0052      	lsls	r2, r2, #1
    8d9e:	21ff      	movs	r1, #255	; 0xff
    8da0:	4804      	ldr	r0, [pc, #16]	; (8db4 <pdsWlDeleteAll+0x1c>)
    8da2:	4c05      	ldr	r4, [pc, #20]	; (8db8 <pdsWlDeleteAll+0x20>)
    8da4:	47a0      	blx	r4
	/* Clear Row Map Array */
    memset(&fileMap, UCHAR_MAX, PDS_MAX_FILE_IDX * sizeof(FileMap_t));
    8da6:	2218      	movs	r2, #24
    8da8:	21ff      	movs	r1, #255	; 0xff
    8daa:	4804      	ldr	r0, [pc, #16]	; (8dbc <pdsWlDeleteAll+0x24>)
    8dac:	47a0      	blx	r4
	/* Call NVM Erase All */
	pdsNvmEraseAll();
    8dae:	4b04      	ldr	r3, [pc, #16]	; (8dc0 <pdsWlDeleteAll+0x28>)
    8db0:	4798      	blx	r3
}
    8db2:	bd10      	pop	{r4, pc}
    8db4:	20000e80 	.word	0x20000e80
    8db8:	00014a4d 	.word	0x00014a4d
    8dbc:	20000e68 	.word	0x20000e68
    8dc0:	00008871 	.word	0x00008871

00008dc4 <set_LED_data>:

int32_t set_LED_data(const uint8_t resrc,const uint8_t * data)
{
    int8_t status = 0;
    int8_t ledPin = -1;
    uint8_t value = *data;
    8dc4:	780b      	ldrb	r3, [r1, #0]

#if (AMBER_LED == 1)
    if(resrc == LED_AMBER)
    8dc6:	2802      	cmp	r0, #2
    8dc8:	d020      	beq.n	8e0c <set_LED_data+0x48>
        ledPin = LED_0_PIN;
    }
    else
#endif
#if (GREEN_LED == 1)
    if(resrc == LED_GREEN)
    8dca:	2803      	cmp	r0, #3
    8dcc:	d010      	beq.n	8df0 <set_LED_data+0x2c>
            LED_Toggle(ledPin);
            break;
        }
        default:
        {
            status = UNSUPPORTED_RESOURCE;
    8dce:	2001      	movs	r0, #1
    8dd0:	4240      	negs	r0, r0
            break;
        }
    }

    return status;
}
    8dd2:	4770      	bx	lr
            LED_Off(ledPin);
    8dd4:	2212      	movs	r2, #18
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8dd6:	2301      	movs	r3, #1
    8dd8:	4093      	lsls	r3, r2
		port_base->OUTSET.reg = pin_mask;
    8dda:	4a15      	ldr	r2, [pc, #84]	; (8e30 <set_LED_data+0x6c>)
    8ddc:	6193      	str	r3, [r2, #24]
    int8_t status = 0;
    8dde:	2000      	movs	r0, #0
    8de0:	e7f7      	b.n	8dd2 <set_LED_data+0xe>
            LED_Off(ledPin);
    8de2:	2213      	movs	r2, #19
    8de4:	e7f7      	b.n	8dd6 <set_LED_data+0x12>
            LED_On(ledPin);
    8de6:	2212      	movs	r2, #18
    8de8:	e013      	b.n	8e12 <set_LED_data+0x4e>
            status = UNSUPPORTED_RESOURCE;
    8dea:	2001      	movs	r0, #1
    8dec:	4240      	negs	r0, r0
    8dee:	e7f0      	b.n	8dd2 <set_LED_data+0xe>
    switch(value)
    8df0:	2b01      	cmp	r3, #1
    8df2:	d0f8      	beq.n	8de6 <set_LED_data+0x22>
    8df4:	2b00      	cmp	r3, #0
    8df6:	d0ed      	beq.n	8dd4 <set_LED_data+0x10>
        ledPin = LED_1_PIN;
    8df8:	2112      	movs	r1, #18
    switch(value)
    8dfa:	2b02      	cmp	r3, #2
    8dfc:	d1f5      	bne.n	8dea <set_LED_data+0x26>
            LED_Toggle(ledPin);
    8dfe:	b2c9      	uxtb	r1, r1
    8e00:	4b0b      	ldr	r3, [pc, #44]	; (8e30 <set_LED_data+0x6c>)
 */
static inline void port_pin_toggle_output_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8e02:	2201      	movs	r2, #1
    8e04:	408a      	lsls	r2, r1

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    8e06:	61da      	str	r2, [r3, #28]
    int8_t status = 0;
    8e08:	2000      	movs	r0, #0
    8e0a:	e7e2      	b.n	8dd2 <set_LED_data+0xe>
            LED_On(ledPin);
    8e0c:	2213      	movs	r2, #19
    switch(value)
    8e0e:	2b01      	cmp	r3, #1
    8e10:	d105      	bne.n	8e1e <set_LED_data+0x5a>
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8e12:	2301      	movs	r3, #1
    8e14:	4093      	lsls	r3, r2
		port_base->OUTCLR.reg = pin_mask;
    8e16:	4a06      	ldr	r2, [pc, #24]	; (8e30 <set_LED_data+0x6c>)
    8e18:	6153      	str	r3, [r2, #20]
    int8_t status = 0;
    8e1a:	2000      	movs	r0, #0
    8e1c:	e7d9      	b.n	8dd2 <set_LED_data+0xe>
    switch(value)
    8e1e:	2b00      	cmp	r3, #0
    8e20:	d0df      	beq.n	8de2 <set_LED_data+0x1e>
        ledPin = LED_0_PIN;
    8e22:	2113      	movs	r1, #19
    switch(value)
    8e24:	2b02      	cmp	r3, #2
    8e26:	d0ea      	beq.n	8dfe <set_LED_data+0x3a>
            status = UNSUPPORTED_RESOURCE;
    8e28:	2001      	movs	r0, #1
    8e2a:	4240      	negs	r0, r0
    return status;
    8e2c:	e7d1      	b.n	8dd2 <set_LED_data+0xe>
    8e2e:	46c0      	nop			; (mov r8, r8)
    8e30:	40002800 	.word	0x40002800

00008e34 <get_resource_data>:
 \brief      Function to get different resource data
 \param[in]  resource - Type of resource (Motor, Light, Temperature)
 \param[out] *data    - Pointer to the data from different resource
*************************************************************************/
void get_resource_data(const resourceType_t resource,uint8_t * data)
{
    8e34:	b510      	push	{r4, lr}

    switch(resource)
    8e36:	2801      	cmp	r0, #1
    8e38:	d002      	beq.n	8e40 <get_resource_data+0xc>
            get_temp_sensor_data(data);
            break;
        }
        default:
        {
            *data = UNSUPPORTED_RESOURCE;
    8e3a:	23ff      	movs	r3, #255	; 0xff
    8e3c:	700b      	strb	r3, [r1, #0]
            break;
        }
    }
}
    8e3e:	bd10      	pop	{r4, pc}
            get_temp_sensor_data(data);
    8e40:	0008      	movs	r0, r1
    8e42:	4b01      	ldr	r3, [pc, #4]	; (8e48 <get_resource_data+0x14>)
    8e44:	4798      	blx	r3
            break;
    8e46:	e7fa      	b.n	8e3e <get_resource_data+0xa>
    8e48:	00008f2d 	.word	0x00008f2d

00008e4c <resource_init>:
}
/*********************************************************************//**
 \brief      Function to initialize different resources
*************************************************************************/
void resource_init(void)
{
    8e4c:	b510      	push	{r4, lr}
    temp_sensor_init();
    8e4e:	4b01      	ldr	r3, [pc, #4]	; (8e54 <resource_init+0x8>)
    8e50:	4798      	blx	r3
    //LED_init();
}
    8e52:	bd10      	pop	{r4, pc}
    8e54:	00008e9d 	.word	0x00008e9d

00008e58 <convert_dec_to_frac>:
*               This function converts the decimal value into fractional
*               and return the fractional value for temperature calculation
* \param[out]   Fraction value of Decimal
*/
static float convert_dec_to_frac(uint8_t val)
{
    8e58:	b510      	push	{r4, lr}
	if (val < 10)
    8e5a:	2809      	cmp	r0, #9
    8e5c:	d907      	bls.n	8e6e <convert_dec_to_frac+0x16>
	{
		return ((float)val/10.0);
	}
	
	else if (val <100)
    8e5e:	2863      	cmp	r0, #99	; 0x63
    8e60:	d90b      	bls.n	8e7a <convert_dec_to_frac+0x22>
		return ((float)val/100.0);
	}
	
	else
	{
		return ((float)val/1000.0);
    8e62:	4b09      	ldr	r3, [pc, #36]	; (8e88 <convert_dec_to_frac+0x30>)
    8e64:	4798      	blx	r3
    8e66:	4909      	ldr	r1, [pc, #36]	; (8e8c <convert_dec_to_frac+0x34>)
    8e68:	4b09      	ldr	r3, [pc, #36]	; (8e90 <convert_dec_to_frac+0x38>)
    8e6a:	4798      	blx	r3
    8e6c:	e004      	b.n	8e78 <convert_dec_to_frac+0x20>
		return ((float)val/10.0);
    8e6e:	4b06      	ldr	r3, [pc, #24]	; (8e88 <convert_dec_to_frac+0x30>)
    8e70:	4798      	blx	r3
    8e72:	4908      	ldr	r1, [pc, #32]	; (8e94 <convert_dec_to_frac+0x3c>)
    8e74:	4b06      	ldr	r3, [pc, #24]	; (8e90 <convert_dec_to_frac+0x38>)
    8e76:	4798      	blx	r3
	}
}
    8e78:	bd10      	pop	{r4, pc}
		return ((float)val/100.0);
    8e7a:	4b03      	ldr	r3, [pc, #12]	; (8e88 <convert_dec_to_frac+0x30>)
    8e7c:	4798      	blx	r3
    8e7e:	4906      	ldr	r1, [pc, #24]	; (8e98 <convert_dec_to_frac+0x40>)
    8e80:	4b03      	ldr	r3, [pc, #12]	; (8e90 <convert_dec_to_frac+0x38>)
    8e82:	4798      	blx	r3
    8e84:	e7f8      	b.n	8e78 <convert_dec_to_frac+0x20>
    8e86:	46c0      	nop			; (mov r8, r8)
    8e88:	00012b99 	.word	0x00012b99
    8e8c:	447a0000 	.word	0x447a0000
    8e90:	00012161 	.word	0x00012161
    8e94:	41200000 	.word	0x41200000
    8e98:	42c80000 	.word	0x42c80000

00008e9c <temp_sensor_init>:
{
    8e9c:	b5f0      	push	{r4, r5, r6, r7, lr}
    8e9e:	b08d      	sub	sp, #52	; 0x34
	adc_get_config_defaults(&conf_adc);
    8ea0:	ac01      	add	r4, sp, #4
    8ea2:	0020      	movs	r0, r4
    8ea4:	4b1b      	ldr	r3, [pc, #108]	; (8f14 <temp_sensor_init+0x78>)
    8ea6:	4798      	blx	r3
	conf_adc.clock_source = GCLK_GENERATOR_2;
    8ea8:	2602      	movs	r6, #2
    8eaa:	7026      	strb	r6, [r4, #0]
	conf_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV2;
    8eac:	2300      	movs	r3, #0
    8eae:	70a3      	strb	r3, [r4, #2]
	conf_adc.reference = ADC_REFCTRL_REFSEL_INTREF;
    8eb0:	7063      	strb	r3, [r4, #1]
	conf_adc.positive_input = ADC_POSITIVE_INPUT_TEMP;
    8eb2:	3318      	adds	r3, #24
    8eb4:	7123      	strb	r3, [r4, #4]
	conf_adc.negative_input = ADC_NEGATIVE_INPUT_GND;
    8eb6:	23c0      	movs	r3, #192	; 0xc0
    8eb8:	015b      	lsls	r3, r3, #5
    8eba:	80e3      	strh	r3, [r4, #6]
	conf_adc.sample_length = ADC_TEMP_SAMPLE_LENGTH;
    8ebc:	233f      	movs	r3, #63	; 0x3f
    8ebe:	7563      	strb	r3, [r4, #21]
	adc_init(&adc_instance, ADC, &conf_adc);
    8ec0:	4f15      	ldr	r7, [pc, #84]	; (8f18 <temp_sensor_init+0x7c>)
    8ec2:	4d16      	ldr	r5, [pc, #88]	; (8f1c <temp_sensor_init+0x80>)
    8ec4:	0022      	movs	r2, r4
    8ec6:	0039      	movs	r1, r7
    8ec8:	0028      	movs	r0, r5
    8eca:	4b15      	ldr	r3, [pc, #84]	; (8f20 <temp_sensor_init+0x84>)
    8ecc:	4798      	blx	r3
	ADC->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(2) | ADC_AVGCTRL_SAMPLENUM_4;
    8ece:	2322      	movs	r3, #34	; 0x22
    8ed0:	733b      	strb	r3, [r7, #12]
			SUPC->VREF.reg |= SUPC_VREF_TSEN;
    8ed2:	4b14      	ldr	r3, [pc, #80]	; (8f24 <temp_sensor_init+0x88>)
    8ed4:	69da      	ldr	r2, [r3, #28]
    8ed6:	4332      	orrs	r2, r6
    8ed8:	61da      	str	r2, [r3, #28]
			SUPC->VREF.reg &= ~SUPC_VREF_VREFOE;
    8eda:	69da      	ldr	r2, [r3, #28]
    8edc:	2104      	movs	r1, #4
    8ede:	438a      	bics	r2, r1
    8ee0:	61da      	str	r2, [r3, #28]
	Adc *const adc_module = module_inst->hw;
    8ee2:	682a      	ldr	r2, [r5, #0]
    8ee4:	8c13      	ldrh	r3, [r2, #32]
    8ee6:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    8ee8:	2b00      	cmp	r3, #0
    8eea:	d1fb      	bne.n	8ee4 <temp_sensor_init+0x48>
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    8eec:	2180      	movs	r1, #128	; 0x80
    8eee:	03c9      	lsls	r1, r1, #15
    8ef0:	4b0d      	ldr	r3, [pc, #52]	; (8f28 <temp_sensor_init+0x8c>)
    8ef2:	6019      	str	r1, [r3, #0]
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
    8ef4:	2307      	movs	r3, #7
    8ef6:	7113      	strb	r3, [r2, #4]
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
    8ef8:	7193      	strb	r3, [r2, #6]
	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    8efa:	7813      	ldrb	r3, [r2, #0]
    8efc:	2102      	movs	r1, #2
    8efe:	430b      	orrs	r3, r1
    8f00:	7013      	strb	r3, [r2, #0]
	Adc *const adc_module = module_inst->hw;
    8f02:	4b06      	ldr	r3, [pc, #24]	; (8f1c <temp_sensor_init+0x80>)
    8f04:	681a      	ldr	r2, [r3, #0]
	if (adc_module->SYNCBUSY.reg) {
    8f06:	8c13      	ldrh	r3, [r2, #32]
    8f08:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    8f0a:	2b00      	cmp	r3, #0
    8f0c:	d1fb      	bne.n	8f06 <temp_sensor_init+0x6a>
}
    8f0e:	b00d      	add	sp, #52	; 0x34
    8f10:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8f12:	46c0      	nop			; (mov r8, r8)
    8f14:	00000289 	.word	0x00000289
    8f18:	43000c00 	.word	0x43000c00
    8f1c:	200016c0 	.word	0x200016c0
    8f20:	000002cd 	.word	0x000002cd
    8f24:	40001400 	.word	0x40001400
    8f28:	e000e100 	.word	0xe000e100

00008f2c <get_temp_sensor_data>:
	
	return fine_temp;
}

void get_temp_sensor_data(uint8_t *data)
{
    8f2c:	b5f0      	push	{r4, r5, r6, r7, lr}
    8f2e:	46de      	mov	lr, fp
    8f30:	4657      	mov	r7, sl
    8f32:	464e      	mov	r6, r9
    8f34:	4645      	mov	r5, r8
    8f36:	b5e0      	push	{r5, r6, r7, lr}
    8f38:	b08f      	sub	sp, #60	; 0x3c
    8f3a:	9008      	str	r0, [sp, #32]
	val1 = *temp_log_row_ptr;
    8f3c:	4b7a      	ldr	r3, [pc, #488]	; (9128 <get_temp_sensor_data+0x1fc>)
    8f3e:	681b      	ldr	r3, [r3, #0]
    8f40:	930b      	str	r3, [sp, #44]	; 0x2c
	val2 = *temp_log_row_ptr;
    8f42:	4b7a      	ldr	r3, [pc, #488]	; (912c <get_temp_sensor_data+0x200>)
    8f44:	681b      	ldr	r3, [r3, #0]
    8f46:	930c      	str	r3, [sp, #48]	; 0x30
	room_temp_val_int = (uint8_t)((val1 & FUSES_ROOM_TEMP_VAL_INT_Msk) >> FUSES_ROOM_TEMP_VAL_INT_Pos);
    8f48:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
	room_temp_val_dec = (uint8_t)((val1 & FUSES_ROOM_TEMP_VAL_DEC_Msk) >> FUSES_ROOM_TEMP_VAL_DEC_Pos);
    8f4a:	980b      	ldr	r0, [sp, #44]	; 0x2c
	hot_temp_val_int = (uint8_t)((val1 & FUSES_HOT_TEMP_VAL_INT_Msk) >> FUSES_HOT_TEMP_VAL_INT_Pos);
    8f4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    8f4e:	4698      	mov	r8, r3
	hot_temp_val_dec = (uint8_t)((val1 & FUSES_HOT_TEMP_VAL_DEC_Msk) >> FUSES_HOT_TEMP_VAL_DEC_Pos);
    8f50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    8f52:	4699      	mov	r9, r3
	room_int1v_val = (int8_t)((val1 & FUSES_ROOM_INT1V_VAL_Msk) >> FUSES_ROOM_INT1V_VAL_Pos);
    8f54:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
	hot_int1v_val = (int8_t)((val2 & FUSES_HOT_INT1V_VAL_Msk) >> FUSES_HOT_INT1V_VAL_Pos);
    8f56:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    8f58:	9303      	str	r3, [sp, #12]
	ADCR = (uint16_t)((val2 & FUSES_ROOM_ADC_VAL_Msk) >> FUSES_ROOM_ADC_VAL_Pos);
    8f5a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    8f5c:	9204      	str	r2, [sp, #16]
	ADCH = (uint16_t)((val2 & FUSES_HOT_ADC_VAL_Msk) >> FUSES_HOT_ADC_VAL_Pos);
    8f5e:	990c      	ldr	r1, [sp, #48]	; 0x30
    8f60:	9105      	str	r1, [sp, #20]
	room_temp_val_dec = (uint8_t)((val1 & FUSES_ROOM_TEMP_VAL_DEC_Msk) >> FUSES_ROOM_TEMP_VAL_DEC_Pos);
    8f62:	0a00      	lsrs	r0, r0, #8
    8f64:	260f      	movs	r6, #15
	tempR = room_temp_val_int + convert_dec_to_frac(room_temp_val_dec);
    8f66:	4030      	ands	r0, r6
    8f68:	4d71      	ldr	r5, [pc, #452]	; (9130 <get_temp_sensor_data+0x204>)
    8f6a:	46ab      	mov	fp, r5
    8f6c:	47a8      	blx	r5
    8f6e:	9001      	str	r0, [sp, #4]
    8f70:	25ff      	movs	r5, #255	; 0xff
    8f72:	402c      	ands	r4, r5
    8f74:	0020      	movs	r0, r4
    8f76:	4c6f      	ldr	r4, [pc, #444]	; (9134 <get_temp_sensor_data+0x208>)
    8f78:	47a0      	blx	r4
    8f7a:	4a6f      	ldr	r2, [pc, #444]	; (9138 <get_temp_sensor_data+0x20c>)
    8f7c:	4692      	mov	sl, r2
    8f7e:	9901      	ldr	r1, [sp, #4]
    8f80:	4790      	blx	r2
    8f82:	9001      	str	r0, [sp, #4]
    8f84:	4b6d      	ldr	r3, [pc, #436]	; (913c <get_temp_sensor_data+0x210>)
    8f86:	6018      	str	r0, [r3, #0]
	hot_temp_val_dec = (uint8_t)((val1 & FUSES_HOT_TEMP_VAL_DEC_Msk) >> FUSES_HOT_TEMP_VAL_DEC_Pos);
    8f88:	4648      	mov	r0, r9
    8f8a:	0d00      	lsrs	r0, r0, #20
	tempH = hot_temp_val_int + convert_dec_to_frac(hot_temp_val_dec);
    8f8c:	4030      	ands	r0, r6
    8f8e:	47d8      	blx	fp
    8f90:	1c06      	adds	r6, r0, #0
	hot_temp_val_int = (uint8_t)((val1 & FUSES_HOT_TEMP_VAL_INT_Msk) >> FUSES_HOT_TEMP_VAL_INT_Pos);
    8f92:	4640      	mov	r0, r8
    8f94:	0b00      	lsrs	r0, r0, #12
	tempH = hot_temp_val_int + convert_dec_to_frac(hot_temp_val_dec);
    8f96:	4028      	ands	r0, r5
    8f98:	47a0      	blx	r4
    8f9a:	1c31      	adds	r1, r6, #0
    8f9c:	47d0      	blx	sl
    8f9e:	9006      	str	r0, [sp, #24]
    8fa0:	4b67      	ldr	r3, [pc, #412]	; (9140 <get_temp_sensor_data+0x214>)
    8fa2:	6018      	str	r0, [r3, #0]
	INT1VR = 1 - ((float)room_int1v_val/INT1V_DIVIDER_1000);
    8fa4:	1638      	asrs	r0, r7, #24
    8fa6:	47a0      	blx	r4
    8fa8:	4d66      	ldr	r5, [pc, #408]	; (9144 <get_temp_sensor_data+0x218>)
    8faa:	46a9      	mov	r9, r5
    8fac:	47a8      	blx	r5
    8fae:	4d66      	ldr	r5, [pc, #408]	; (9148 <get_temp_sensor_data+0x21c>)
    8fb0:	2200      	movs	r2, #0
    8fb2:	4b66      	ldr	r3, [pc, #408]	; (914c <get_temp_sensor_data+0x220>)
    8fb4:	47a8      	blx	r5
    8fb6:	0002      	movs	r2, r0
    8fb8:	000b      	movs	r3, r1
    8fba:	4f65      	ldr	r7, [pc, #404]	; (9150 <get_temp_sensor_data+0x224>)
    8fbc:	2000      	movs	r0, #0
    8fbe:	4965      	ldr	r1, [pc, #404]	; (9154 <get_temp_sensor_data+0x228>)
    8fc0:	47b8      	blx	r7
    8fc2:	4e65      	ldr	r6, [pc, #404]	; (9158 <get_temp_sensor_data+0x22c>)
    8fc4:	47b0      	blx	r6
    8fc6:	4b65      	ldr	r3, [pc, #404]	; (915c <get_temp_sensor_data+0x230>)
    8fc8:	9002      	str	r0, [sp, #8]
    8fca:	6018      	str	r0, [r3, #0]
	INT1VH = 1 - ((float)hot_int1v_val/INT1V_DIVIDER_1000);
    8fcc:	466b      	mov	r3, sp
    8fce:	200c      	movs	r0, #12
    8fd0:	5618      	ldrsb	r0, [r3, r0]
    8fd2:	47a0      	blx	r4
    8fd4:	47c8      	blx	r9
    8fd6:	2200      	movs	r2, #0
    8fd8:	4b5c      	ldr	r3, [pc, #368]	; (914c <get_temp_sensor_data+0x220>)
    8fda:	47a8      	blx	r5
    8fdc:	0002      	movs	r2, r0
    8fde:	000b      	movs	r3, r1
    8fe0:	2000      	movs	r0, #0
    8fe2:	495c      	ldr	r1, [pc, #368]	; (9154 <get_temp_sensor_data+0x228>)
    8fe4:	47b8      	blx	r7
    8fe6:	47b0      	blx	r6
    8fe8:	1c05      	adds	r5, r0, #0
    8fea:	9007      	str	r0, [sp, #28]
    8fec:	4b5c      	ldr	r3, [pc, #368]	; (9160 <get_temp_sensor_data+0x234>)
    8fee:	6018      	str	r0, [r3, #0]
	ADCR = (uint16_t)((val2 & FUSES_ROOM_ADC_VAL_Msk) >> FUSES_ROOM_ADC_VAL_Pos);
    8ff0:	9b04      	ldr	r3, [sp, #16]
    8ff2:	0318      	lsls	r0, r3, #12
	VADCR = ((float)ADCR * INT1VR)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    8ff4:	0d00      	lsrs	r0, r0, #20
    8ff6:	4e5b      	ldr	r6, [pc, #364]	; (9164 <get_temp_sensor_data+0x238>)
    8ff8:	47b0      	blx	r6
    8ffa:	4c5b      	ldr	r4, [pc, #364]	; (9168 <get_temp_sensor_data+0x23c>)
    8ffc:	9902      	ldr	r1, [sp, #8]
    8ffe:	47a0      	blx	r4
    9000:	4f5a      	ldr	r7, [pc, #360]	; (916c <get_temp_sensor_data+0x240>)
    9002:	495b      	ldr	r1, [pc, #364]	; (9170 <get_temp_sensor_data+0x244>)
    9004:	47b8      	blx	r7
    9006:	9003      	str	r0, [sp, #12]
    9008:	4b5a      	ldr	r3, [pc, #360]	; (9174 <get_temp_sensor_data+0x248>)
    900a:	6018      	str	r0, [r3, #0]
	VADCH = ((float)ADCH * INT1VH)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    900c:	9905      	ldr	r1, [sp, #20]
    900e:	0d08      	lsrs	r0, r1, #20
    9010:	47b0      	blx	r6
    9012:	1c29      	adds	r1, r5, #0
    9014:	47a0      	blx	r4
    9016:	4956      	ldr	r1, [pc, #344]	; (9170 <get_temp_sensor_data+0x244>)
    9018:	47b8      	blx	r7
    901a:	1c07      	adds	r7, r0, #0
    901c:	4b56      	ldr	r3, [pc, #344]	; (9178 <get_temp_sensor_data+0x24c>)
    901e:	6018      	str	r0, [r3, #0]
	Adc *const adc_module = module_inst->hw;
    9020:	4b56      	ldr	r3, [pc, #344]	; (917c <get_temp_sensor_data+0x250>)
    9022:	6818      	ldr	r0, [r3, #0]
    9024:	8c03      	ldrh	r3, [r0, #32]
    9026:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    9028:	2b00      	cmp	r3, #0
    902a:	d1fb      	bne.n	9024 <get_temp_sensor_data+0xf8>
	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    902c:	7e03      	ldrb	r3, [r0, #24]
    902e:	2202      	movs	r2, #2
    9030:	4313      	orrs	r3, r2
    9032:	7603      	strb	r3, [r0, #24]
    9034:	8c03      	ldrh	r3, [r0, #32]
    9036:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    9038:	2b00      	cmp	r3, #0
    903a:	d1fb      	bne.n	9034 <get_temp_sensor_data+0x108>
	if (int_flags & ADC_INTFLAG_RESRDY) {
    903c:	2101      	movs	r1, #1
	if (int_flags & ADC_INTFLAG_WINMON) {
    903e:	2604      	movs	r6, #4
		status_flags |= ADC_STATUS_WINDOW;
    9040:	2402      	movs	r4, #2
    9042:	e001      	b.n	9048 <get_temp_sensor_data+0x11c>
	while((adc_get_status(&adc_instance) & ADC_STATUS_RESULT_READY) != 1);
    9044:	4211      	tst	r1, r2
    9046:	d10a      	bne.n	905e <get_temp_sensor_data+0x132>
	uint32_t int_flags = adc_module->INTFLAG.reg;
    9048:	7983      	ldrb	r3, [r0, #6]
    904a:	b2db      	uxtb	r3, r3
	if (int_flags & ADC_INTFLAG_RESRDY) {
    904c:	000a      	movs	r2, r1
    904e:	401a      	ands	r2, r3
	if (int_flags & ADC_INTFLAG_WINMON) {
    9050:	421e      	tst	r6, r3
    9052:	d000      	beq.n	9056 <get_temp_sensor_data+0x12a>
		status_flags |= ADC_STATUS_WINDOW;
    9054:	4322      	orrs	r2, r4
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    9056:	421c      	tst	r4, r3
    9058:	d0f4      	beq.n	9044 <get_temp_sensor_data+0x118>
		status_flags |= ADC_STATUS_OVERRUN;
    905a:	4332      	orrs	r2, r6
    905c:	e7f2      	b.n	9044 <get_temp_sensor_data+0x118>
	uint32_t int_flags = adc_module->INTFLAG.reg;
    905e:	7982      	ldrb	r2, [r0, #6]
    9060:	b2d2      	uxtb	r2, r2
	if (int_flags & ADC_INTFLAG_RESRDY) {
    9062:	2301      	movs	r3, #1
    9064:	4013      	ands	r3, r2
	if (int_flags & ADC_INTFLAG_WINMON) {
    9066:	0751      	lsls	r1, r2, #29
    9068:	d501      	bpl.n	906e <get_temp_sensor_data+0x142>
		status_flags |= ADC_STATUS_WINDOW;
    906a:	2102      	movs	r1, #2
    906c:	430b      	orrs	r3, r1
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    906e:	0792      	lsls	r2, r2, #30
    9070:	d501      	bpl.n	9076 <get_temp_sensor_data+0x14a>
		status_flags |= ADC_STATUS_OVERRUN;
    9072:	2204      	movs	r2, #4
    9074:	4313      	orrs	r3, r2
	uint16_t adc_result = 0;
    9076:	2200      	movs	r2, #0
	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
    9078:	07db      	lsls	r3, r3, #31
    907a:	d441      	bmi.n	9100 <get_temp_sensor_data+0x1d4>
	VADC = ((float)raw_code * INT1V_VALUE_FLOAT)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    907c:	0010      	movs	r0, r2
    907e:	4b39      	ldr	r3, [pc, #228]	; (9164 <get_temp_sensor_data+0x238>)
    9080:	4798      	blx	r3
    9082:	9004      	str	r0, [sp, #16]
	coarse_temp = tempR + (((tempH - tempR)/(VADCH - VADCR)) * (VADC - VADCR));
    9084:	4e3e      	ldr	r6, [pc, #248]	; (9180 <get_temp_sensor_data+0x254>)
    9086:	9901      	ldr	r1, [sp, #4]
    9088:	9806      	ldr	r0, [sp, #24]
    908a:	47b0      	blx	r6
    908c:	9005      	str	r0, [sp, #20]
    908e:	9d03      	ldr	r5, [sp, #12]
    9090:	1c29      	adds	r1, r5, #0
    9092:	1c38      	adds	r0, r7, #0
    9094:	47b0      	blx	r6
    9096:	1c01      	adds	r1, r0, #0
    9098:	4c34      	ldr	r4, [pc, #208]	; (916c <get_temp_sensor_data+0x240>)
    909a:	9805      	ldr	r0, [sp, #20]
    909c:	47a0      	blx	r4
    909e:	9006      	str	r0, [sp, #24]
	VADC = ((float)raw_code * INT1V_VALUE_FLOAT)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    90a0:	4933      	ldr	r1, [pc, #204]	; (9170 <get_temp_sensor_data+0x244>)
    90a2:	9804      	ldr	r0, [sp, #16]
    90a4:	47a0      	blx	r4
	coarse_temp = tempR + (((tempH - tempR)/(VADCH - VADCR)) * (VADC - VADCR));
    90a6:	9503      	str	r5, [sp, #12]
    90a8:	1c29      	adds	r1, r5, #0
    90aa:	47b0      	blx	r6
    90ac:	4f2e      	ldr	r7, [pc, #184]	; (9168 <get_temp_sensor_data+0x23c>)
    90ae:	9906      	ldr	r1, [sp, #24]
    90b0:	47b8      	blx	r7
    90b2:	4d21      	ldr	r5, [pc, #132]	; (9138 <get_temp_sensor_data+0x20c>)
    90b4:	9901      	ldr	r1, [sp, #4]
    90b6:	47a8      	blx	r5
	INT1VM = INT1VR + (((INT1VH - INT1VR) * (coarse_temp - tempR))/(tempH - tempR));
    90b8:	9901      	ldr	r1, [sp, #4]
    90ba:	47b0      	blx	r6
    90bc:	9009      	str	r0, [sp, #36]	; 0x24
    90be:	9902      	ldr	r1, [sp, #8]
    90c0:	9807      	ldr	r0, [sp, #28]
    90c2:	47b0      	blx	r6
    90c4:	1c01      	adds	r1, r0, #0
    90c6:	9809      	ldr	r0, [sp, #36]	; 0x24
    90c8:	47b8      	blx	r7
    90ca:	9905      	ldr	r1, [sp, #20]
    90cc:	47a0      	blx	r4
    90ce:	9902      	ldr	r1, [sp, #8]
    90d0:	47a8      	blx	r5
	VADCM = ((float)raw_code * INT1VM)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    90d2:	9904      	ldr	r1, [sp, #16]
    90d4:	47b8      	blx	r7
    90d6:	4926      	ldr	r1, [pc, #152]	; (9170 <get_temp_sensor_data+0x244>)
    90d8:	47a0      	blx	r4
	fine_temp = tempR + (((tempH - tempR)/(VADCH - VADCR)) * (VADCM - VADCR));
    90da:	9903      	ldr	r1, [sp, #12]
    90dc:	47b0      	blx	r6
    90de:	9906      	ldr	r1, [sp, #24]
    90e0:	47b8      	blx	r7
    90e2:	9901      	ldr	r1, [sp, #4]
    90e4:	47a8      	blx	r5
	float local_temp = 0;
	local_temp = temp_sensor_value(0);
    90e6:	900d      	str	r0, [sp, #52]	; 0x34
	memcpy(data,(uint8_t *)&local_temp,sizeof(local_temp));	
    90e8:	2204      	movs	r2, #4
    90ea:	a90d      	add	r1, sp, #52	; 0x34
    90ec:	9808      	ldr	r0, [sp, #32]
    90ee:	4b25      	ldr	r3, [pc, #148]	; (9184 <get_temp_sensor_data+0x258>)
    90f0:	4798      	blx	r3
}
    90f2:	b00f      	add	sp, #60	; 0x3c
    90f4:	bc3c      	pop	{r2, r3, r4, r5}
    90f6:	4690      	mov	r8, r2
    90f8:	4699      	mov	r9, r3
    90fa:	46a2      	mov	sl, r4
    90fc:	46ab      	mov	fp, r5
    90fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
	*result = adc_module->RESULT.reg;
    9100:	8c82      	ldrh	r2, [r0, #36]	; 0x24
    9102:	b292      	uxth	r2, r2
	adc_module->INTFLAG.reg = int_flags;
    9104:	2301      	movs	r3, #1
    9106:	7183      	strb	r3, [r0, #6]
	uint32_t int_flags = adc_module->INTFLAG.reg;
    9108:	7981      	ldrb	r1, [r0, #6]
    910a:	b2c9      	uxtb	r1, r1
	if (int_flags & ADC_INTFLAG_RESRDY) {
    910c:	400b      	ands	r3, r1
	if (int_flags & ADC_INTFLAG_WINMON) {
    910e:	074c      	lsls	r4, r1, #29
    9110:	d501      	bpl.n	9116 <get_temp_sensor_data+0x1ea>
		status_flags |= ADC_STATUS_WINDOW;
    9112:	2402      	movs	r4, #2
    9114:	4323      	orrs	r3, r4
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    9116:	0789      	lsls	r1, r1, #30
    9118:	d501      	bpl.n	911e <get_temp_sensor_data+0x1f2>
		status_flags |= ADC_STATUS_OVERRUN;
    911a:	2104      	movs	r1, #4
    911c:	430b      	orrs	r3, r1
	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
    911e:	075b      	lsls	r3, r3, #29
    9120:	d5ac      	bpl.n	907c <get_temp_sensor_data+0x150>
	adc_module->INTFLAG.reg = int_flags;
    9122:	2302      	movs	r3, #2
    9124:	7183      	strb	r3, [r0, #6]
    9126:	e7a9      	b.n	907c <get_temp_sensor_data+0x150>
    9128:	00806030 	.word	0x00806030
    912c:	00806034 	.word	0x00806034
    9130:	00008e59 	.word	0x00008e59
    9134:	00012af9 	.word	0x00012af9
    9138:	00011e3d 	.word	0x00011e3d
    913c:	20000f94 	.word	0x20000f94
    9140:	20000f90 	.word	0x20000f90
    9144:	000144b1 	.word	0x000144b1
    9148:	00013245 	.word	0x00013245
    914c:	408f4000 	.word	0x408f4000
    9150:	00013dad 	.word	0x00013dad
    9154:	3ff00000 	.word	0x3ff00000
    9158:	00014555 	.word	0x00014555
    915c:	20000f84 	.word	0x20000f84
    9160:	20000f80 	.word	0x20000f80
    9164:	00012b99 	.word	0x00012b99
    9168:	00012541 	.word	0x00012541
    916c:	00012161 	.word	0x00012161
    9170:	457ff000 	.word	0x457ff000
    9174:	20000f8c 	.word	0x20000f8c
    9178:	20000f88 	.word	0x20000f88
    917c:	200016c0 	.word	0x200016c0
    9180:	00012781 	.word	0x00012781
    9184:	000149c9 	.word	0x000149c9

00009188 <hwTimerExpiryCallback>:
    swtimerProcessOverflow();
}

/* ISR to handle CC0 interrupt from TC0 */
static void hwTimerExpiryCallback(void)
{
    9188:	b510      	push	{r4, lr}
    if (0 < runningTimers)
    918a:	4b06      	ldr	r3, [pc, #24]	; (91a4 <hwTimerExpiryCallback+0x1c>)
    918c:	781b      	ldrb	r3, [r3, #0]
    918e:	2b00      	cmp	r3, #0
    9190:	d100      	bne.n	9194 <hwTimerExpiryCallback+0xc>
    {
        isTimerTriggered = true;
        SYSTEM_PostTask(TIMER_TASK_ID);
    }
}
    9192:	bd10      	pop	{r4, pc}
        isTimerTriggered = true;
    9194:	2201      	movs	r2, #1
    9196:	4b04      	ldr	r3, [pc, #16]	; (91a8 <hwTimerExpiryCallback+0x20>)
    9198:	701a      	strb	r2, [r3, #0]
        SYSTEM_PostTask(TIMER_TASK_ID);
    919a:	2001      	movs	r0, #1
    919c:	4b03      	ldr	r3, [pc, #12]	; (91ac <hwTimerExpiryCallback+0x24>)
    919e:	4798      	blx	r3
}
    91a0:	e7f7      	b.n	9192 <hwTimerExpiryCallback+0xa>
    91a2:	46c0      	nop			; (mov r8, r8)
    91a4:	20000fa8 	.word	0x20000fa8
    91a8:	20001872 	.word	0x20001872
    91ac:	00009aa9 	.word	0x00009aa9

000091b0 <hwTimerOverflowCallback>:
{
    91b0:	b510      	push	{r4, lr}
    91b2:	b082      	sub	sp, #8
    uint16_t temp = sysTime;
    91b4:	4924      	ldr	r1, [pc, #144]	; (9248 <hwTimerOverflowCallback+0x98>)
    91b6:	880a      	ldrh	r2, [r1, #0]
    91b8:	b292      	uxth	r2, r2
    if (++sysTime < temp)
    91ba:	880b      	ldrh	r3, [r1, #0]
    91bc:	3301      	adds	r3, #1
    91be:	b29b      	uxth	r3, r3
    91c0:	800b      	strh	r3, [r1, #0]
    91c2:	429a      	cmp	r2, r3
    91c4:	d903      	bls.n	91ce <hwTimerOverflowCallback+0x1e>
        sysTimeOvf++;
    91c6:	4a21      	ldr	r2, [pc, #132]	; (924c <hwTimerOverflowCallback+0x9c>)
    91c8:	6813      	ldr	r3, [r2, #0]
    91ca:	3301      	adds	r3, #1
    91cc:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    91ce:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    91d2:	425a      	negs	r2, r3
    91d4:	4153      	adcs	r3, r2
    91d6:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    91d8:	b672      	cpsid	i
  __ASM volatile ("dmb");
    91da:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    91de:	2200      	movs	r2, #0
    91e0:	4b1b      	ldr	r3, [pc, #108]	; (9250 <hwTimerOverflowCallback+0xa0>)
    91e2:	701a      	strb	r2, [r3, #0]
	return flags;
    91e4:	9c01      	ldr	r4, [sp, #4]
{
    uint32_t tmo32;
    uint16_t tmoHigh16, tmoLow16;
    uint8_t flags = cpu_irq_save();

    if (SWTIMER_INVALID != runningTimerQueueHead && !swTimers[runningTimerQueueHead].loaded)
    91e6:	4b1b      	ldr	r3, [pc, #108]	; (9254 <hwTimerOverflowCallback+0xa4>)
    91e8:	681b      	ldr	r3, [r3, #0]
    91ea:	2bff      	cmp	r3, #255	; 0xff
    91ec:	d00d      	beq.n	920a <hwTimerOverflowCallback+0x5a>
    91ee:	0119      	lsls	r1, r3, #4
    91f0:	4a19      	ldr	r2, [pc, #100]	; (9258 <hwTimerOverflowCallback+0xa8>)
    91f2:	1852      	adds	r2, r2, r1
    91f4:	7b52      	ldrb	r2, [r2, #13]
    91f6:	2a00      	cmp	r2, #0
    91f8:	d107      	bne.n	920a <hwTimerOverflowCallback+0x5a>
    {
        tmo32 = swTimers[runningTimerQueueHead].absoluteExpiryTime;
    91fa:	4a17      	ldr	r2, [pc, #92]	; (9258 <hwTimerOverflowCallback+0xa8>)
    91fc:	5888      	ldr	r0, [r1, r2]
        tmoHigh16 = (uint16_t)(tmo32 >> SWTIMER_SYSTIME_SHIFTMASK);

        if (tmoHigh16 == sysTime)
    91fe:	4b12      	ldr	r3, [pc, #72]	; (9248 <hwTimerOverflowCallback+0x98>)
    9200:	881b      	ldrh	r3, [r3, #0]
    9202:	b29b      	uxth	r3, r3
    9204:	0c02      	lsrs	r2, r0, #16
    9206:	429a      	cmp	r2, r3
    9208:	d00a      	beq.n	9220 <hwTimerOverflowCallback+0x70>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    920a:	23ff      	movs	r3, #255	; 0xff
    920c:	4223      	tst	r3, r4
    920e:	d005      	beq.n	921c <hwTimerOverflowCallback+0x6c>
		cpu_irq_enable();
    9210:	2201      	movs	r2, #1
    9212:	4b0f      	ldr	r3, [pc, #60]	; (9250 <hwTimerOverflowCallback+0xa0>)
    9214:	701a      	strb	r2, [r3, #0]
    9216:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    921a:	b662      	cpsie	i
}
    921c:	b002      	add	sp, #8
    921e:	bd10      	pop	{r4, pc}
        {
            tmoLow16 = (uint16_t)(tmo32 & SWTIMER_HWTIME_MASK);
    9220:	b280      	uxth	r0, r0
            if (SWTIMER_MIN_TIMEOUT < tmoLow16)
    9222:	28ff      	cmp	r0, #255	; 0xff
    9224:	d909      	bls.n	923a <hwTimerOverflowCallback+0x8a>
            {
                common_tc_delay(tmoLow16);
    9226:	4b0d      	ldr	r3, [pc, #52]	; (925c <hwTimerOverflowCallback+0xac>)
    9228:	4798      	blx	r3
                swTimers[runningTimerQueueHead].loaded = true;
    922a:	4b0a      	ldr	r3, [pc, #40]	; (9254 <hwTimerOverflowCallback+0xa4>)
    922c:	681a      	ldr	r2, [r3, #0]
    922e:	0112      	lsls	r2, r2, #4
    9230:	4b09      	ldr	r3, [pc, #36]	; (9258 <hwTimerOverflowCallback+0xa8>)
    9232:	189b      	adds	r3, r3, r2
    9234:	2201      	movs	r2, #1
    9236:	735a      	strb	r2, [r3, #13]
    9238:	e7e7      	b.n	920a <hwTimerOverflowCallback+0x5a>
            }
            else
            {
                isTimerTriggered = true;
    923a:	2201      	movs	r2, #1
    923c:	4b08      	ldr	r3, [pc, #32]	; (9260 <hwTimerOverflowCallback+0xb0>)
    923e:	701a      	strb	r2, [r3, #0]
                SYSTEM_PostTask(TIMER_TASK_ID);
    9240:	2001      	movs	r0, #1
    9242:	4b08      	ldr	r3, [pc, #32]	; (9264 <hwTimerOverflowCallback+0xb4>)
    9244:	4798      	blx	r3
    9246:	e7e0      	b.n	920a <hwTimerOverflowCallback+0x5a>
    9248:	20001870 	.word	0x20001870
    924c:	20001874 	.word	0x20001874
    9250:	20000008 	.word	0x20000008
    9254:	20000fa4 	.word	0x20000fa4
    9258:	200016e0 	.word	0x200016e0
    925c:	0000bb15 	.word	0x0000bb15
    9260:	20001872 	.word	0x20001872
    9264:	00009aa9 	.word	0x00009aa9

00009268 <loadHwTimer>:
{
    9268:	b570      	push	{r4, r5, r6, lr}
    926a:	0004      	movs	r4, r0
    if (SWTIMER_INVALID != timerId)
    926c:	28ff      	cmp	r0, #255	; 0xff
    926e:	d030      	beq.n	92d2 <loadHwTimer+0x6a>
    time |= ((uint64_t) sysTimeOvf) << 32;
    9270:	4b19      	ldr	r3, [pc, #100]	; (92d8 <loadHwTimer+0x70>)
    9272:	681b      	ldr	r3, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    9274:	4b19      	ldr	r3, [pc, #100]	; (92dc <loadHwTimer+0x74>)
    9276:	881d      	ldrh	r5, [r3, #0]
    9278:	042d      	lsls	r5, r5, #16
    time |= (uint64_t) common_tc_read_count();
    927a:	4b19      	ldr	r3, [pc, #100]	; (92e0 <loadHwTimer+0x78>)
    927c:	4798      	blx	r3
        uint32_t expiryTime = swTimers[timerId].absoluteExpiryTime;
    927e:	0123      	lsls	r3, r4, #4
    time |= (uint64_t) common_tc_read_count();
    9280:	4328      	orrs	r0, r5
    return ((t2 - t1) < INT32_MAX);
    9282:	4a18      	ldr	r2, [pc, #96]	; (92e4 <loadHwTimer+0x7c>)
    9284:	589b      	ldr	r3, [r3, r2]
    9286:	1a18      	subs	r0, r3, r0
        if (swtimerCompareTime(now, expiryTime))
    9288:	4b17      	ldr	r3, [pc, #92]	; (92e8 <loadHwTimer+0x80>)
    928a:	4298      	cmp	r0, r3
    928c:	d81a      	bhi.n	92c4 <loadHwTimer+0x5c>
            if (!swTimers[timerId].loaded)
    928e:	0122      	lsls	r2, r4, #4
    9290:	4b14      	ldr	r3, [pc, #80]	; (92e4 <loadHwTimer+0x7c>)
    9292:	189b      	adds	r3, r3, r2
    9294:	7b5b      	ldrb	r3, [r3, #13]
    9296:	2b00      	cmp	r3, #0
    9298:	d11d      	bne.n	92d6 <loadHwTimer+0x6e>
                if (SWTIMER_MIN_TIMEOUT >= timeDiff)
    929a:	28ff      	cmp	r0, #255	; 0xff
    929c:	d90b      	bls.n	92b6 <loadHwTimer+0x4e>
                else  if ((uint32_t)TIMER_PERIOD >= timeDiff)
    929e:	4b13      	ldr	r3, [pc, #76]	; (92ec <loadHwTimer+0x84>)
    92a0:	4298      	cmp	r0, r3
    92a2:	d818      	bhi.n	92d6 <loadHwTimer+0x6e>
                    common_tc_delay((uint16_t)timeDiff);
    92a4:	b280      	uxth	r0, r0
    92a6:	4b12      	ldr	r3, [pc, #72]	; (92f0 <loadHwTimer+0x88>)
    92a8:	4798      	blx	r3
                    swTimers[timerId].loaded = true;
    92aa:	0124      	lsls	r4, r4, #4
    92ac:	4b0d      	ldr	r3, [pc, #52]	; (92e4 <loadHwTimer+0x7c>)
    92ae:	191c      	adds	r4, r3, r4
    92b0:	2301      	movs	r3, #1
    92b2:	7363      	strb	r3, [r4, #13]
    92b4:	e00f      	b.n	92d6 <loadHwTimer+0x6e>
                    isTimerTriggered = true;
    92b6:	2201      	movs	r2, #1
    92b8:	4b0e      	ldr	r3, [pc, #56]	; (92f4 <loadHwTimer+0x8c>)
    92ba:	701a      	strb	r2, [r3, #0]
                    SYSTEM_PostTask(TIMER_TASK_ID);
    92bc:	2001      	movs	r0, #1
    92be:	4b0e      	ldr	r3, [pc, #56]	; (92f8 <loadHwTimer+0x90>)
    92c0:	4798      	blx	r3
    92c2:	e008      	b.n	92d6 <loadHwTimer+0x6e>
            isTimerTriggered = true;
    92c4:	2201      	movs	r2, #1
    92c6:	4b0b      	ldr	r3, [pc, #44]	; (92f4 <loadHwTimer+0x8c>)
    92c8:	701a      	strb	r2, [r3, #0]
            SYSTEM_PostTask(TIMER_TASK_ID);
    92ca:	2001      	movs	r0, #1
    92cc:	4b0a      	ldr	r3, [pc, #40]	; (92f8 <loadHwTimer+0x90>)
    92ce:	4798      	blx	r3
    92d0:	e001      	b.n	92d6 <loadHwTimer+0x6e>
        common_tc_compare_stop();
    92d2:	4b0a      	ldr	r3, [pc, #40]	; (92fc <loadHwTimer+0x94>)
    92d4:	4798      	blx	r3
}
    92d6:	bd70      	pop	{r4, r5, r6, pc}
    92d8:	20001874 	.word	0x20001874
    92dc:	20001870 	.word	0x20001870
    92e0:	0000ba6d 	.word	0x0000ba6d
    92e4:	200016e0 	.word	0x200016e0
    92e8:	7ffffffe 	.word	0x7ffffffe
    92ec:	0000ffff 	.word	0x0000ffff
    92f0:	0000bb15 	.word	0x0000bb15
    92f4:	20001872 	.word	0x20001872
    92f8:	00009aa9 	.word	0x00009aa9
    92fc:	0000bab9 	.word	0x0000bab9

00009300 <swtimerInternalHandler>:

/**************************************************************************//**
\brief Internal handler for the timer trigger
******************************************************************************/
static void swtimerInternalHandler(void)
{
    9300:	b510      	push	{r4, lr}
    if (isTimerTriggered)
    9302:	4b1d      	ldr	r3, [pc, #116]	; (9378 <swtimerInternalHandler+0x78>)
    9304:	781b      	ldrb	r3, [r3, #0]
    9306:	2b00      	cmp	r3, #0
    9308:	d027      	beq.n	935a <swtimerInternalHandler+0x5a>
    {
        isTimerTriggered = false;
    930a:	2200      	movs	r2, #0
    930c:	4b1a      	ldr	r3, [pc, #104]	; (9378 <swtimerInternalHandler+0x78>)
    930e:	701a      	strb	r2, [r3, #0]

        if (0 < runningTimers)
    9310:	4b1a      	ldr	r3, [pc, #104]	; (937c <swtimerInternalHandler+0x7c>)
    9312:	781b      	ldrb	r3, [r3, #0]
    9314:	2b00      	cmp	r3, #0
    9316:	d020      	beq.n	935a <swtimerInternalHandler+0x5a>
        { /* Holds the number of running timers */
            if ((expiredTimerQueueHead == SWTIMER_INVALID) && \
    9318:	4b19      	ldr	r3, [pc, #100]	; (9380 <swtimerInternalHandler+0x80>)
    931a:	681b      	ldr	r3, [r3, #0]
    931c:	2bff      	cmp	r3, #255	; 0xff
    931e:	d01d      	beq.n	935c <swtimerInternalHandler+0x5c>
                expiredTimerQueueHead = runningTimerQueueHead;
                expiredTimerQueueTail = runningTimerQueueHead;
            }
            else
            { /* there were already some timers expired before this one */
                swTimers[expiredTimerQueueTail].nextTimer = runningTimerQueueHead;
    9320:	4b18      	ldr	r3, [pc, #96]	; (9384 <swtimerInternalHandler+0x84>)
    9322:	6818      	ldr	r0, [r3, #0]
    9324:	4918      	ldr	r1, [pc, #96]	; (9388 <swtimerInternalHandler+0x88>)
    9326:	680b      	ldr	r3, [r1, #0]
    9328:	011a      	lsls	r2, r3, #4
    932a:	4b18      	ldr	r3, [pc, #96]	; (938c <swtimerInternalHandler+0x8c>)
    932c:	189b      	adds	r3, r3, r2
    932e:	7318      	strb	r0, [r3, #12]
                expiredTimerQueueTail = runningTimerQueueHead;
    9330:	6008      	str	r0, [r1, #0]
            }

            runningTimerQueueHead = swTimers[runningTimerQueueHead].nextTimer;
    9332:	4a16      	ldr	r2, [pc, #88]	; (938c <swtimerInternalHandler+0x8c>)
    9334:	4913      	ldr	r1, [pc, #76]	; (9384 <swtimerInternalHandler+0x84>)
    9336:	680b      	ldr	r3, [r1, #0]
    9338:	011b      	lsls	r3, r3, #4
    933a:	18d3      	adds	r3, r2, r3
    933c:	7b18      	ldrb	r0, [r3, #12]
    933e:	6008      	str	r0, [r1, #0]

            swTimers[expiredTimerQueueTail].nextTimer = SWTIMER_INVALID;
    9340:	4b11      	ldr	r3, [pc, #68]	; (9388 <swtimerInternalHandler+0x88>)
    9342:	681b      	ldr	r3, [r3, #0]
    9344:	011b      	lsls	r3, r3, #4
    9346:	18d2      	adds	r2, r2, r3
    9348:	23ff      	movs	r3, #255	; 0xff
    934a:	7313      	strb	r3, [r2, #12]

            if ((--runningTimers) > 0)
    934c:	4a0b      	ldr	r2, [pc, #44]	; (937c <swtimerInternalHandler+0x7c>)
    934e:	7813      	ldrb	r3, [r2, #0]
    9350:	3b01      	subs	r3, #1
    9352:	b2db      	uxtb	r3, r3
    9354:	7013      	strb	r3, [r2, #0]
    9356:	2b00      	cmp	r3, #0
    9358:	d10b      	bne.n	9372 <swtimerInternalHandler+0x72>
            { /* keep the ball rolling! load the next head timer from the queue */
                loadHwTimer(runningTimerQueueHead);
            }
        }
    }
}
    935a:	bd10      	pop	{r4, pc}
                (expiredTimerQueueTail == SWTIMER_INVALID))
    935c:	4b0a      	ldr	r3, [pc, #40]	; (9388 <swtimerInternalHandler+0x88>)
            if ((expiredTimerQueueHead == SWTIMER_INVALID) && \
    935e:	681b      	ldr	r3, [r3, #0]
    9360:	2bff      	cmp	r3, #255	; 0xff
    9362:	d1dd      	bne.n	9320 <swtimerInternalHandler+0x20>
                expiredTimerQueueHead = runningTimerQueueHead;
    9364:	4b07      	ldr	r3, [pc, #28]	; (9384 <swtimerInternalHandler+0x84>)
    9366:	681b      	ldr	r3, [r3, #0]
    9368:	4a05      	ldr	r2, [pc, #20]	; (9380 <swtimerInternalHandler+0x80>)
    936a:	6013      	str	r3, [r2, #0]
                expiredTimerQueueTail = runningTimerQueueHead;
    936c:	4a06      	ldr	r2, [pc, #24]	; (9388 <swtimerInternalHandler+0x88>)
    936e:	6013      	str	r3, [r2, #0]
    9370:	e7df      	b.n	9332 <swtimerInternalHandler+0x32>
                loadHwTimer(runningTimerQueueHead);
    9372:	4b07      	ldr	r3, [pc, #28]	; (9390 <swtimerInternalHandler+0x90>)
    9374:	4798      	blx	r3
}
    9376:	e7f0      	b.n	935a <swtimerInternalHandler+0x5a>
    9378:	20001872 	.word	0x20001872
    937c:	20000fa8 	.word	0x20000fa8
    9380:	20000f9c 	.word	0x20000f9c
    9384:	20000fa4 	.word	0x20000fa4
    9388:	20000fa0 	.word	0x20000fa0
    938c:	200016e0 	.word	0x200016e0
    9390:	00009269 	.word	0x00009269

00009394 <SwTimerReset>:
    /*
    * Initialize the timer resources like timer arrays queues, timer registers
    */
    uint8_t index;

    runningTimers = 0u;
    9394:	2300      	movs	r3, #0
    9396:	4a0d      	ldr	r2, [pc, #52]	; (93cc <SwTimerReset+0x38>)
    9398:	7013      	strb	r3, [r2, #0]
    isTimerTriggered = false;
    939a:	4a0d      	ldr	r2, [pc, #52]	; (93d0 <SwTimerReset+0x3c>)
    939c:	7013      	strb	r3, [r2, #0]

    runningTimerQueueHead = SWTIMER_INVALID;
    939e:	33ff      	adds	r3, #255	; 0xff
    93a0:	4a0c      	ldr	r2, [pc, #48]	; (93d4 <SwTimerReset+0x40>)
    93a2:	6013      	str	r3, [r2, #0]
    expiredTimerQueueHead = SWTIMER_INVALID;
    93a4:	4a0c      	ldr	r2, [pc, #48]	; (93d8 <SwTimerReset+0x44>)
    93a6:	6013      	str	r3, [r2, #0]
    expiredTimerQueueTail = SWTIMER_INVALID;
    93a8:	4a0c      	ldr	r2, [pc, #48]	; (93dc <SwTimerReset+0x48>)
    93aa:	6013      	str	r3, [r2, #0]
    93ac:	4b0c      	ldr	r3, [pc, #48]	; (93e0 <SwTimerReset+0x4c>)
    93ae:	0018      	movs	r0, r3
    93b0:	3091      	adds	r0, #145	; 0x91
    93b2:	30ff      	adds	r0, #255	; 0xff

    for (index = 0; index < TOTAL_NUMBER_OF_SW_TIMERS; index++)
    {
        swTimers[index].nextTimer = SWTIMER_INVALID;
    93b4:	21ff      	movs	r1, #255	; 0xff
        swTimers[index].timerCb = NULL;
    93b6:	2200      	movs	r2, #0
        swTimers[index].nextTimer = SWTIMER_INVALID;
    93b8:	7219      	strb	r1, [r3, #8]
        swTimers[index].timerCb = NULL;
    93ba:	601a      	str	r2, [r3, #0]
    93bc:	3310      	adds	r3, #16
    for (index = 0; index < TOTAL_NUMBER_OF_SW_TIMERS; index++)
    93be:	4283      	cmp	r3, r0
    93c0:	d1fa      	bne.n	93b8 <SwTimerReset+0x24>
    }

    allocatedTimerId = 0u;
    93c2:	2200      	movs	r2, #0
    93c4:	4b07      	ldr	r3, [pc, #28]	; (93e4 <SwTimerReset+0x50>)
    93c6:	701a      	strb	r2, [r3, #0]
}
    93c8:	4770      	bx	lr
    93ca:	46c0      	nop			; (mov r8, r8)
    93cc:	20000fa8 	.word	0x20000fa8
    93d0:	20001872 	.word	0x20001872
    93d4:	20000fa4 	.word	0x20000fa4
    93d8:	20000f9c 	.word	0x20000f9c
    93dc:	20000fa0 	.word	0x20000fa0
    93e0:	200016e4 	.word	0x200016e4
    93e4:	20000f98 	.word	0x20000f98

000093e8 <SystemTimerInit>:

/**************************************************************************//**
\brief Initializes the Software Timer module
******************************************************************************/
void SystemTimerInit(void)
{
    93e8:	b510      	push	{r4, lr}
    SwTimerReset();
    93ea:	4b08      	ldr	r3, [pc, #32]	; (940c <SystemTimerInit+0x24>)
    93ec:	4798      	blx	r3

    /* initialize system time parameters */
    sysTimeOvf = sysTime = 0u;
    93ee:	2300      	movs	r3, #0
    93f0:	4a07      	ldr	r2, [pc, #28]	; (9410 <SystemTimerInit+0x28>)
    93f2:	8013      	strh	r3, [r2, #0]
    93f4:	4a07      	ldr	r2, [pc, #28]	; (9414 <SystemTimerInit+0x2c>)
    93f6:	6013      	str	r3, [r2, #0]

    common_tc_init();
    93f8:	4b07      	ldr	r3, [pc, #28]	; (9418 <SystemTimerInit+0x30>)
    93fa:	4798      	blx	r3
    set_common_tc_overflow_callback(hwTimerOverflowCallback);
    93fc:	4807      	ldr	r0, [pc, #28]	; (941c <SystemTimerInit+0x34>)
    93fe:	4b08      	ldr	r3, [pc, #32]	; (9420 <SystemTimerInit+0x38>)
    9400:	4798      	blx	r3
    set_common_tc_expiry_callback(hwTimerExpiryCallback);
    9402:	4808      	ldr	r0, [pc, #32]	; (9424 <SystemTimerInit+0x3c>)
    9404:	4b08      	ldr	r3, [pc, #32]	; (9428 <SystemTimerInit+0x40>)
    9406:	4798      	blx	r3
}
    9408:	bd10      	pop	{r4, pc}
    940a:	46c0      	nop			; (mov r8, r8)
    940c:	00009395 	.word	0x00009395
    9410:	20001870 	.word	0x20001870
    9414:	20001874 	.word	0x20001874
    9418:	0000bb81 	.word	0x0000bb81
    941c:	000091b1 	.word	0x000091b1
    9420:	0000bc05 	.word	0x0000bc05
    9424:	00009189 	.word	0x00009189
    9428:	0000bc11 	.word	0x0000bc11

0000942c <SwTimerGetTime>:
/**************************************************************************//**
\brief Get current system time.
\return Returns current system time in microseconds
******************************************************************************/
uint64_t SwTimerGetTime(void)
{
    942c:	b570      	push	{r4, r5, r6, lr}
    time |= ((uint64_t) sysTimeOvf) << 32;
    942e:	4b05      	ldr	r3, [pc, #20]	; (9444 <SwTimerGetTime+0x18>)
    9430:	681c      	ldr	r4, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    9432:	4b05      	ldr	r3, [pc, #20]	; (9448 <SwTimerGetTime+0x1c>)
    9434:	881d      	ldrh	r5, [r3, #0]
    9436:	042d      	lsls	r5, r5, #16
    time |= (uint64_t) common_tc_read_count();
    9438:	4b04      	ldr	r3, [pc, #16]	; (944c <SwTimerGetTime+0x20>)
    943a:	4798      	blx	r3
    943c:	4328      	orrs	r0, r5
    return gettime();
}
    943e:	0021      	movs	r1, r4
    9440:	bd70      	pop	{r4, r5, r6, pc}
    9442:	46c0      	nop			; (mov r8, r8)
    9444:	20001874 	.word	0x20001874
    9448:	20001870 	.word	0x20001870
    944c:	0000ba6d 	.word	0x0000ba6d

00009450 <SwTimerCreate>:

\return LORAWAN_SUCCESS if new timerId is allocated
        LORAWAN_RESOURCE_UNAVAILABLE if there is no more timerId to allocate
******************************************************************************/
StackRetStatus_t SwTimerCreate(uint8_t *timerId)
{
    9450:	b510      	push	{r4, lr}
    9452:	0004      	movs	r4, r0
    StackRetStatus_t retVal = LORAWAN_SUCCESS;

    if (allocatedTimerId < TOTAL_NUMBER_OF_SW_TIMERS)
    9454:	4b08      	ldr	r3, [pc, #32]	; (9478 <SwTimerCreate+0x28>)
    9456:	781b      	ldrb	r3, [r3, #0]
        * If you reach this spot it means the TOTAL_NUMBER_OF_SW_TIMERS
        * is #defined to a lower value than the number of timers that have
        * been SwTimerCreate()
        */
        SYS_ASSERT_FATAL(ASSERT_HAL_TIMERID_EXHAUSTED);
        retVal = LORAWAN_RESOURCE_UNAVAILABLE;
    9458:	2014      	movs	r0, #20
    if (allocatedTimerId < TOTAL_NUMBER_OF_SW_TIMERS)
    945a:	2b18      	cmp	r3, #24
    945c:	d900      	bls.n	9460 <SwTimerCreate+0x10>
    }

    return retVal;
}
    945e:	bd10      	pop	{r4, pc}
        ATOMIC_SECTION_ENTER
    9460:	4b06      	ldr	r3, [pc, #24]	; (947c <SwTimerCreate+0x2c>)
    9462:	4798      	blx	r3
        *timerId = allocatedTimerId;
    9464:	4a04      	ldr	r2, [pc, #16]	; (9478 <SwTimerCreate+0x28>)
    9466:	7813      	ldrb	r3, [r2, #0]
    9468:	7023      	strb	r3, [r4, #0]
        allocatedTimerId++;
    946a:	3301      	adds	r3, #1
    946c:	7013      	strb	r3, [r2, #0]
        ATOMIC_SECTION_EXIT
    946e:	4b04      	ldr	r3, [pc, #16]	; (9480 <SwTimerCreate+0x30>)
    9470:	4798      	blx	r3
    StackRetStatus_t retVal = LORAWAN_SUCCESS;
    9472:	2008      	movs	r0, #8
    9474:	e7f3      	b.n	945e <SwTimerCreate+0xe>
    9476:	46c0      	nop			; (mov r8, r8)
    9478:	20000f98 	.word	0x20000f98
    947c:	00003845 	.word	0x00003845
    9480:	00003851 	.word	0x00003851

00009484 <SwTimerStart>:
        LORAWAN_INVALID_REQUEST if \timerId is already running
        LORAWAN_SUCCESS if \timerId is successfully queued for running
******************************************************************************/
StackRetStatus_t SwTimerStart(uint8_t timerId, uint32_t timerCount,
    SwTimeoutType_t timeoutType, void *timerCb, void *paramCb)
{
    9484:	b5f0      	push	{r4, r5, r6, r7, lr}
    9486:	46d6      	mov	lr, sl
    9488:	464f      	mov	r7, r9
    948a:	4646      	mov	r6, r8
    948c:	b5c0      	push	{r6, r7, lr}
    948e:	b084      	sub	sp, #16
    9490:	0007      	movs	r7, r0
    9492:	000d      	movs	r5, r1
    9494:	0016      	movs	r6, r2
    9496:	001c      	movs	r4, r3
    uint32_t pointInTime;

    if (TOTAL_NUMBER_OF_SW_TIMERS <= timerId || NULL == timerCb)
    {
        SYS_ASSERT_INFO(ASSERT_HAL_TIMER_START_FAILURE);
        return LORAWAN_INVALID_PARAMETER;
    9498:	200a      	movs	r0, #10
    if (TOTAL_NUMBER_OF_SW_TIMERS <= timerId || NULL == timerCb)
    949a:	2f18      	cmp	r7, #24
    949c:	d809      	bhi.n	94b2 <SwTimerStart+0x2e>
    949e:	2b00      	cmp	r3, #0
    94a0:	d100      	bne.n	94a4 <SwTimerStart+0x20>
    94a2:	e08c      	b.n	95be <SwTimerStart+0x13a>
    }

    if (NULL != swTimers[timerId].timerCb)
    94a4:	013a      	lsls	r2, r7, #4
    94a6:	4b52      	ldr	r3, [pc, #328]	; (95f0 <SwTimerStart+0x16c>)
    94a8:	189b      	adds	r3, r3, r2
    94aa:	685b      	ldr	r3, [r3, #4]
        /*
        * Timer is already running if the callback function of the
        * corresponding timer index in the timer array is not NULL.
        */
        SYS_ASSERT_INFO(ASSERT_HAL_TIMER_START_FAILURE);
        return LORAWAN_INVALID_REQUEST;
    94ac:	300b      	adds	r0, #11
    if (NULL != swTimers[timerId].timerCb)
    94ae:	2b00      	cmp	r3, #0
    94b0:	d005      	beq.n	94be <SwTimerStart+0x3a>
        }
    }

    swtimerStartAbsoluteTimer(timerId, pointInTime, timerCb, paramCb);
    return LORAWAN_SUCCESS;
}
    94b2:	b004      	add	sp, #16
    94b4:	bc1c      	pop	{r2, r3, r4}
    94b6:	4690      	mov	r8, r2
    94b8:	4699      	mov	r9, r3
    94ba:	46a2      	mov	sl, r4
    94bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    time |= ((uint64_t) sysTimeOvf) << 32;
    94be:	4b4d      	ldr	r3, [pc, #308]	; (95f4 <SwTimerStart+0x170>)
    94c0:	681b      	ldr	r3, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    94c2:	4b4d      	ldr	r3, [pc, #308]	; (95f8 <SwTimerStart+0x174>)
    94c4:	8818      	ldrh	r0, [r3, #0]
    94c6:	0403      	lsls	r3, r0, #16
    94c8:	4698      	mov	r8, r3
    time |= (uint64_t) common_tc_read_count();
    94ca:	4b4c      	ldr	r3, [pc, #304]	; (95fc <SwTimerStart+0x178>)
    94cc:	4798      	blx	r3
    94ce:	4643      	mov	r3, r8
    94d0:	4303      	orrs	r3, r0
    switch (timeoutType)
    94d2:	2e00      	cmp	r6, #0
    94d4:	d003      	beq.n	94de <SwTimerStart+0x5a>
    94d6:	2e01      	cmp	r6, #1
    94d8:	d038      	beq.n	954c <SwTimerStart+0xc8>
            return LORAWAN_INVALID_PARAMETER;
    94da:	200a      	movs	r0, #10
    94dc:	e7e9      	b.n	94b2 <SwTimerStart+0x2e>
            if ((timerCount > SWTIMER_MAX_TIMEOUT) || \
    94de:	4948      	ldr	r1, [pc, #288]	; (9600 <SwTimerStart+0x17c>)
                return LORAWAN_INVALID_PARAMETER;
    94e0:	200a      	movs	r0, #10
            if ((timerCount > SWTIMER_MAX_TIMEOUT) || \
    94e2:	002a      	movs	r2, r5
    94e4:	3aff      	subs	r2, #255	; 0xff
            pointInTime = ADD_TIME(timerCount, now);
    94e6:	18ed      	adds	r5, r5, r3
            if ((timerCount > SWTIMER_MAX_TIMEOUT) || \
    94e8:	428a      	cmp	r2, r1
    94ea:	d8e2      	bhi.n	94b2 <SwTimerStart+0x2e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    94ec:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    94f0:	425a      	negs	r2, r3
    94f2:	4153      	adcs	r3, r2
    94f4:	9303      	str	r3, [sp, #12]
  __ASM volatile ("cpsid i" : : : "memory");
    94f6:	b672      	cpsid	i
    94f8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    94fc:	2600      	movs	r6, #0
    94fe:	4b41      	ldr	r3, [pc, #260]	; (9604 <SwTimerStart+0x180>)
    9500:	701e      	strb	r6, [r3, #0]
	return flags;
    9502:	9b03      	ldr	r3, [sp, #12]
    9504:	4699      	mov	r9, r3
    swtimerInternalHandler();
    9506:	4b40      	ldr	r3, [pc, #256]	; (9608 <SwTimerStart+0x184>)
    9508:	4798      	blx	r3
    swTimers[timerId].absoluteExpiryTime = pointInTime;
    950a:	4b39      	ldr	r3, [pc, #228]	; (95f0 <SwTimerStart+0x16c>)
    950c:	013a      	lsls	r2, r7, #4
    950e:	50d5      	str	r5, [r2, r3]
    swTimers[timerId].timerCb = (void (*)(void*))handlerCb;
    9510:	189b      	adds	r3, r3, r2
    9512:	605c      	str	r4, [r3, #4]
    swTimers[timerId].paramCb = parameter;
    9514:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    9516:	609a      	str	r2, [r3, #8]
    swTimers[timerId].loaded = false;
    9518:	735e      	strb	r6, [r3, #13]
    runningTimers++;
    951a:	4a3c      	ldr	r2, [pc, #240]	; (960c <SwTimerStart+0x188>)
    951c:	7813      	ldrb	r3, [r2, #0]
    951e:	3301      	adds	r3, #1
    9520:	b2db      	uxtb	r3, r3
    9522:	7013      	strb	r3, [r2, #0]
    if (SWTIMER_INVALID == runningTimerQueueHead)
    9524:	4b3a      	ldr	r3, [pc, #232]	; (9610 <SwTimerStart+0x18c>)
    9526:	681b      	ldr	r3, [r3, #0]
    9528:	469a      	mov	sl, r3
    952a:	2bff      	cmp	r3, #255	; 0xff
    952c:	d016      	beq.n	955c <SwTimerStart+0xd8>
        uint8_t currIndex = runningTimerQueueHead;
    952e:	466a      	mov	r2, sp
    9530:	7013      	strb	r3, [r2, #0]
    9532:	7812      	ldrb	r2, [r2, #0]
        for (index = 0; index < runningTimers; index++)
    9534:	4b35      	ldr	r3, [pc, #212]	; (960c <SwTimerStart+0x188>)
    9536:	781b      	ldrb	r3, [r3, #0]
    9538:	2b00      	cmp	r3, #0
    953a:	d042      	beq.n	95c2 <SwTimerStart+0x13e>
    953c:	9200      	str	r2, [sp, #0]
    953e:	2300      	movs	r3, #0
                if (swtimerCompareTime(swTimers[currIndex].absoluteExpiryTime,
    9540:	492b      	ldr	r1, [pc, #172]	; (95f0 <SwTimerStart+0x16c>)
    9542:	4688      	mov	r8, r1
    9544:	4833      	ldr	r0, [pc, #204]	; (9614 <SwTimerStart+0x190>)
                    currIndex = swTimers[currIndex].nextTimer;
    9546:	468c      	mov	ip, r1
        for (index = 0; index < runningTimers; index++)
    9548:	4c30      	ldr	r4, [pc, #192]	; (960c <SwTimerStart+0x188>)
    954a:	e02a      	b.n	95a2 <SwTimerStart+0x11e>
            if ((timeout > SWTIMER_MAX_TIMEOUT) || \
    954c:	0028      	movs	r0, r5
    954e:	38ff      	subs	r0, #255	; 0xff
    9550:	1ac3      	subs	r3, r0, r3
    9552:	4a2b      	ldr	r2, [pc, #172]	; (9600 <SwTimerStart+0x17c>)
                return LORAWAN_INVALID_PARAMETER;
    9554:	200a      	movs	r0, #10
            if ((timeout > SWTIMER_MAX_TIMEOUT) || \
    9556:	4293      	cmp	r3, r2
    9558:	d9c8      	bls.n	94ec <SwTimerStart+0x68>
    955a:	e7aa      	b.n	94b2 <SwTimerStart+0x2e>
        runningTimerQueueHead = timerId;
    955c:	4b2c      	ldr	r3, [pc, #176]	; (9610 <SwTimerStart+0x18c>)
    955e:	601f      	str	r7, [r3, #0]
        loadHwTimer(runningTimerQueueHead);
    9560:	0038      	movs	r0, r7
    9562:	4b2d      	ldr	r3, [pc, #180]	; (9618 <SwTimerStart+0x194>)
    9564:	4798      	blx	r3
    9566:	e036      	b.n	95d6 <SwTimerStart+0x152>
                    swTimers[timerId].nextTimer = currIndex;
    9568:	4b21      	ldr	r3, [pc, #132]	; (95f0 <SwTimerStart+0x16c>)
    956a:	013c      	lsls	r4, r7, #4
    956c:	191c      	adds	r4, r3, r4
    956e:	7322      	strb	r2, [r4, #12]
                    swTimers[currIndex].loaded = false;
    9570:	9901      	ldr	r1, [sp, #4]
    9572:	0109      	lsls	r1, r1, #4
    9574:	1859      	adds	r1, r3, r1
    9576:	2300      	movs	r3, #0
    9578:	734b      	strb	r3, [r1, #13]
                    if (runningTimerQueueHead == currIndex)
    957a:	4592      	cmp	sl, r2
    957c:	d005      	beq.n	958a <SwTimerStart+0x106>
                        swTimers[prevIndex].nextTimer = timerId;
    957e:	9b00      	ldr	r3, [sp, #0]
    9580:	0118      	lsls	r0, r3, #4
    9582:	4b1b      	ldr	r3, [pc, #108]	; (95f0 <SwTimerStart+0x16c>)
    9584:	1818      	adds	r0, r3, r0
    9586:	7307      	strb	r7, [r0, #12]
    9588:	e025      	b.n	95d6 <SwTimerStart+0x152>
                        runningTimerQueueHead = timerId;
    958a:	4b21      	ldr	r3, [pc, #132]	; (9610 <SwTimerStart+0x18c>)
    958c:	601f      	str	r7, [r3, #0]
                        loadHwTimer(runningTimerQueueHead);
    958e:	0038      	movs	r0, r7
    9590:	4b21      	ldr	r3, [pc, #132]	; (9618 <SwTimerStart+0x194>)
    9592:	4798      	blx	r3
    9594:	e01f      	b.n	95d6 <SwTimerStart+0x152>
        for (index = 0; index < runningTimers; index++)
    9596:	3301      	adds	r3, #1
    9598:	b2db      	uxtb	r3, r3
    959a:	7821      	ldrb	r1, [r4, #0]
    959c:	b2c9      	uxtb	r1, r1
    959e:	428b      	cmp	r3, r1
    95a0:	d210      	bcs.n	95c4 <SwTimerStart+0x140>
            if (SWTIMER_INVALID != currIndex)
    95a2:	2aff      	cmp	r2, #255	; 0xff
    95a4:	d0f7      	beq.n	9596 <SwTimerStart+0x112>
                if (swtimerCompareTime(swTimers[currIndex].absoluteExpiryTime,
    95a6:	9201      	str	r2, [sp, #4]
    95a8:	0111      	lsls	r1, r2, #4
    return ((t2 - t1) < INT32_MAX);
    95aa:	4646      	mov	r6, r8
    95ac:	5989      	ldr	r1, [r1, r6]
    95ae:	1a69      	subs	r1, r5, r1
                if (swtimerCompareTime(swTimers[currIndex].absoluteExpiryTime,
    95b0:	4281      	cmp	r1, r0
    95b2:	d8d9      	bhi.n	9568 <SwTimerStart+0xe4>
                    currIndex = swTimers[currIndex].nextTimer;
    95b4:	0111      	lsls	r1, r2, #4
    95b6:	4461      	add	r1, ip
    95b8:	9200      	str	r2, [sp, #0]
    95ba:	7b0a      	ldrb	r2, [r1, #12]
    95bc:	e7eb      	b.n	9596 <SwTimerStart+0x112>
        return LORAWAN_INVALID_PARAMETER;
    95be:	200a      	movs	r0, #10
    95c0:	e777      	b.n	94b2 <SwTimerStart+0x2e>
        uint8_t prevIndex = runningTimerQueueHead;
    95c2:	9200      	str	r2, [sp, #0]
            swTimers[prevIndex].nextTimer = timerId;
    95c4:	4b0a      	ldr	r3, [pc, #40]	; (95f0 <SwTimerStart+0x16c>)
    95c6:	9a00      	ldr	r2, [sp, #0]
    95c8:	0110      	lsls	r0, r2, #4
    95ca:	1818      	adds	r0, r3, r0
    95cc:	7307      	strb	r7, [r0, #12]
            swTimers[timerId].nextTimer = SWTIMER_INVALID;
    95ce:	013f      	lsls	r7, r7, #4
    95d0:	19df      	adds	r7, r3, r7
    95d2:	23ff      	movs	r3, #255	; 0xff
    95d4:	733b      	strb	r3, [r7, #12]
	if (cpu_irq_is_enabled_flags(flags))
    95d6:	23ff      	movs	r3, #255	; 0xff
    return LORAWAN_SUCCESS;
    95d8:	2008      	movs	r0, #8
    95da:	464a      	mov	r2, r9
    95dc:	4213      	tst	r3, r2
    95de:	d100      	bne.n	95e2 <SwTimerStart+0x15e>
    95e0:	e767      	b.n	94b2 <SwTimerStart+0x2e>
		cpu_irq_enable();
    95e2:	2201      	movs	r2, #1
    95e4:	4b07      	ldr	r3, [pc, #28]	; (9604 <SwTimerStart+0x180>)
    95e6:	701a      	strb	r2, [r3, #0]
    95e8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    95ec:	b662      	cpsie	i
    95ee:	e760      	b.n	94b2 <SwTimerStart+0x2e>
    95f0:	200016e0 	.word	0x200016e0
    95f4:	20001874 	.word	0x20001874
    95f8:	20001870 	.word	0x20001870
    95fc:	0000ba6d 	.word	0x0000ba6d
    9600:	7fffff00 	.word	0x7fffff00
    9604:	20000008 	.word	0x20000008
    9608:	00009301 	.word	0x00009301
    960c:	20000fa8 	.word	0x20000fa8
    9610:	20000fa4 	.word	0x20000fa4
    9614:	7ffffffe 	.word	0x7ffffffe
    9618:	00009269 	.word	0x00009269

0000961c <SwTimerIsRunning>:
\param[in] timerId Timer ID to be checked for running
\return True if the timer is running else False
******************************************************************************/
bool SwTimerIsRunning(uint8_t timerId)
{
    if (NULL == swTimers[timerId].timerCb)
    961c:	0103      	lsls	r3, r0, #4
    961e:	4803      	ldr	r0, [pc, #12]	; (962c <SwTimerIsRunning+0x10>)
    9620:	18c0      	adds	r0, r0, r3
    9622:	6840      	ldr	r0, [r0, #4]
    9624:	1e43      	subs	r3, r0, #1
    9626:	4198      	sbcs	r0, r3
    9628:	b2c0      	uxtb	r0, r0
    {
        return false;
    }

    return true;
}
    962a:	4770      	bx	lr
    962c:	200016e0 	.word	0x200016e0

00009630 <SwTimerReadValue>:
\brief Returns the remaining timeout for the given timerId
\param[in] timerId Timer ID to get the remaining time
\return Remaining time until expiry in microseconds
******************************************************************************/
uint32_t SwTimerReadValue(uint8_t timerId)
{
    9630:	b570      	push	{r4, r5, r6, lr}
    9632:	0005      	movs	r5, r0
    time |= ((uint64_t) sysTimeOvf) << 32;
    9634:	4b09      	ldr	r3, [pc, #36]	; (965c <SwTimerReadValue+0x2c>)
    9636:	681c      	ldr	r4, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    9638:	4b09      	ldr	r3, [pc, #36]	; (9660 <SwTimerReadValue+0x30>)
    963a:	881e      	ldrh	r6, [r3, #0]
    963c:	0436      	lsls	r6, r6, #16
    time |= (uint64_t) common_tc_read_count();
    963e:	4b09      	ldr	r3, [pc, #36]	; (9664 <SwTimerReadValue+0x34>)
    9640:	4798      	blx	r3
    9642:	4306      	orrs	r6, r0
    uint32_t tv = 0u;
    uint64_t t1 = gettime();
    uint64_t t2 = (uint64_t)swTimers[timerId].absoluteExpiryTime;
    9644:	012d      	lsls	r5, r5, #4
    9646:	4b08      	ldr	r3, [pc, #32]	; (9668 <SwTimerReadValue+0x38>)
    9648:	58e8      	ldr	r0, [r5, r3]
    964a:	0002      	movs	r2, r0

    if (t2 > t1)
    964c:	2c00      	cmp	r4, #0
    964e:	d102      	bne.n	9656 <SwTimerReadValue+0x26>
    {
        tv = (uint32_t)(t2 - t1);
    9650:	1b80      	subs	r0, r0, r6
    if (t2 > t1)
    9652:	42b2      	cmp	r2, r6
    9654:	d800      	bhi.n	9658 <SwTimerReadValue+0x28>
    uint32_t tv = 0u;
    9656:	2000      	movs	r0, #0
    }

    return tv;
}
    9658:	bd70      	pop	{r4, r5, r6, pc}
    965a:	46c0      	nop			; (mov r8, r8)
    965c:	20001874 	.word	0x20001874
    9660:	20001870 	.word	0x20001870
    9664:	0000ba6d 	.word	0x0000ba6d
    9668:	200016e0 	.word	0x200016e0

0000966c <SwTimerNextExpiryDuration>:
/**************************************************************************//**
\brief Returns the duration until the next timer expiry
\return Returns the duration until the next timeout in microseconds
******************************************************************************/
uint32_t SwTimerNextExpiryDuration(void)
{
    966c:	b510      	push	{r4, lr}
    uint32_t duration = SWTIMER_INVALID_TIMEOUT;

    if (SWTIMER_INVALID != runningTimerQueueHead)
    966e:	4b05      	ldr	r3, [pc, #20]	; (9684 <SwTimerNextExpiryDuration+0x18>)
    9670:	6818      	ldr	r0, [r3, #0]
    9672:	28ff      	cmp	r0, #255	; 0xff
    9674:	d102      	bne.n	967c <SwTimerNextExpiryDuration+0x10>
    uint32_t duration = SWTIMER_INVALID_TIMEOUT;
    9676:	2001      	movs	r0, #1
    9678:	4240      	negs	r0, r0
    {
        duration = SwTimerReadValue(runningTimerQueueHead);
    }

    return duration;
}
    967a:	bd10      	pop	{r4, pc}
        duration = SwTimerReadValue(runningTimerQueueHead);
    967c:	b2c0      	uxtb	r0, r0
    967e:	4b02      	ldr	r3, [pc, #8]	; (9688 <SwTimerNextExpiryDuration+0x1c>)
    9680:	4798      	blx	r3
    9682:	e7fa      	b.n	967a <SwTimerNextExpiryDuration+0xe>
    9684:	20000fa4 	.word	0x20000fa4
    9688:	00009631 	.word	0x00009631

0000968c <SwTimersExecute>:

/**************************************************************************//**
\brief Handles Queues and Callbacks for Expired Timers
******************************************************************************/
void SwTimersExecute(void)
{
    968c:	b5f0      	push	{r4, r5, r6, r7, lr}
    968e:	46de      	mov	lr, fp
    9690:	4657      	mov	r7, sl
    9692:	464e      	mov	r6, r9
    9694:	4645      	mov	r5, r8
    9696:	b5e0      	push	{r5, r6, r7, lr}
    9698:	b083      	sub	sp, #12
    time |= ((uint64_t) sysTimeOvf) << 32;
    969a:	4b2f      	ldr	r3, [pc, #188]	; (9758 <SwTimersExecute+0xcc>)
    969c:	681b      	ldr	r3, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    969e:	4b2f      	ldr	r3, [pc, #188]	; (975c <SwTimersExecute+0xd0>)
    96a0:	881b      	ldrh	r3, [r3, #0]
    time |= (uint64_t) common_tc_read_count();
    96a2:	4b2f      	ldr	r3, [pc, #188]	; (9760 <SwTimersExecute+0xd4>)
    96a4:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    96a6:	f3ef 8210 	mrs	r2, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    96aa:	4253      	negs	r3, r2
    96ac:	4153      	adcs	r3, r2
    96ae:	9300      	str	r3, [sp, #0]
  __ASM volatile ("cpsid i" : : : "memory");
    96b0:	b672      	cpsid	i
    96b2:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    96b6:	2200      	movs	r2, #0
    96b8:	4b2a      	ldr	r3, [pc, #168]	; (9764 <SwTimersExecute+0xd8>)
    96ba:	701a      	strb	r2, [r3, #0]
	return flags;
    96bc:	9c00      	ldr	r4, [sp, #0]
    uint64_t now = gettime();

    uint8_t flags = cpu_irq_save();
    swtimerInternalHandler();
    96be:	4b2a      	ldr	r3, [pc, #168]	; (9768 <SwTimersExecute+0xdc>)
    96c0:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    96c2:	23ff      	movs	r3, #255	; 0xff
    96c4:	4223      	tst	r3, r4
    96c6:	d005      	beq.n	96d4 <SwTimersExecute+0x48>
		cpu_irq_enable();
    96c8:	2201      	movs	r2, #1
    96ca:	4b26      	ldr	r3, [pc, #152]	; (9764 <SwTimersExecute+0xd8>)
    96cc:	701a      	strb	r2, [r3, #0]
    96ce:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    96d2:	b662      	cpsie	i
	cpu_irq_disable();
    96d4:	4b23      	ldr	r3, [pc, #140]	; (9764 <SwTimersExecute+0xd8>)
    96d6:	469a      	mov	sl, r3
        /* Expired timer if any will be processed here */
        while (SWTIMER_INVALID != expiredTimerQueueHead)
        {
            flags = cpu_irq_save();

            nextExpiredTimer = swTimers[expiredTimerQueueHead].nextTimer;
    96d8:	4c24      	ldr	r4, [pc, #144]	; (976c <SwTimersExecute+0xe0>)
    96da:	4b25      	ldr	r3, [pc, #148]	; (9770 <SwTimersExecute+0xe4>)
    96dc:	4699      	mov	r9, r3
    96de:	2200      	movs	r2, #0

            /*
            * The expired timer's structure elements are updated
            * and the timer is taken out of expired timer queue
            */
            swTimers[expiredTimerQueueHead].nextTimer = SWTIMER_INVALID;
    96e0:	20ff      	movs	r0, #255	; 0xff
            */
            expiredTimerQueueHead = nextExpiredTimer;

            if (SWTIMER_INVALID == expiredTimerQueueHead)
            {
                expiredTimerQueueTail = SWTIMER_INVALID;
    96e2:	4b24      	ldr	r3, [pc, #144]	; (9774 <SwTimersExecute+0xe8>)
    96e4:	4698      	mov	r8, r3
		cpu_irq_enable();
    96e6:	4b1f      	ldr	r3, [pc, #124]	; (9764 <SwTimersExecute+0xd8>)
    96e8:	469c      	mov	ip, r3
    96ea:	e004      	b.n	96f6 <SwTimersExecute+0x6a>
    96ec:	4643      	mov	r3, r8
    96ee:	6018      	str	r0, [r3, #0]
    96f0:	e01e      	b.n	9730 <SwTimersExecute+0xa4>
            }

            cpu_irq_restore(flags);

            if (NULL != callback)
    96f2:	2e00      	cmp	r6, #0
    96f4:	d125      	bne.n	9742 <SwTimersExecute+0xb6>
        while (SWTIMER_INVALID != expiredTimerQueueHead)
    96f6:	4b1d      	ldr	r3, [pc, #116]	; (976c <SwTimersExecute+0xe0>)
    96f8:	681b      	ldr	r3, [r3, #0]
    96fa:	2bff      	cmp	r3, #255	; 0xff
    96fc:	d024      	beq.n	9748 <SwTimersExecute+0xbc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    96fe:	f3ef 8110 	mrs	r1, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    9702:	424b      	negs	r3, r1
    9704:	414b      	adcs	r3, r1
    9706:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    9708:	b672      	cpsid	i
    970a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    970e:	4653      	mov	r3, sl
    9710:	701a      	strb	r2, [r3, #0]
	return flags;
    9712:	9f01      	ldr	r7, [sp, #4]
            nextExpiredTimer = swTimers[expiredTimerQueueHead].nextTimer;
    9714:	6823      	ldr	r3, [r4, #0]
    9716:	011b      	lsls	r3, r3, #4
    9718:	444b      	add	r3, r9
    971a:	7b19      	ldrb	r1, [r3, #12]
            callback = (SwTimerCallbackFunc_t)swTimers[expiredTimerQueueHead].timerCb;
    971c:	685e      	ldr	r6, [r3, #4]
            cbParam = swTimers[expiredTimerQueueHead].paramCb;
    971e:	689d      	ldr	r5, [r3, #8]
    9720:	46ab      	mov	fp, r5
            swTimers[expiredTimerQueueHead].nextTimer = SWTIMER_INVALID;
    9722:	7318      	strb	r0, [r3, #12]
            swTimers[expiredTimerQueueHead].timerCb = NULL;
    9724:	605a      	str	r2, [r3, #4]
            swTimers[expiredTimerQueueHead].paramCb = NULL;
    9726:	609a      	str	r2, [r3, #8]
            swTimers[expiredTimerQueueHead].loaded = false;
    9728:	735a      	strb	r2, [r3, #13]
            expiredTimerQueueHead = nextExpiredTimer;
    972a:	6021      	str	r1, [r4, #0]
            if (SWTIMER_INVALID == expiredTimerQueueHead)
    972c:	29ff      	cmp	r1, #255	; 0xff
    972e:	d0dd      	beq.n	96ec <SwTimersExecute+0x60>
	if (cpu_irq_is_enabled_flags(flags))
    9730:	4238      	tst	r0, r7
    9732:	d0de      	beq.n	96f2 <SwTimersExecute+0x66>
		cpu_irq_enable();
    9734:	2301      	movs	r3, #1
    9736:	4661      	mov	r1, ip
    9738:	700b      	strb	r3, [r1, #0]
    973a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    973e:	b662      	cpsie	i
    9740:	e7d7      	b.n	96f2 <SwTimersExecute+0x66>
            {
                /* Callback function is called */
                callback(cbParam);
    9742:	4658      	mov	r0, fp
    9744:	47b0      	blx	r6
    9746:	e7ca      	b.n	96de <SwTimersExecute+0x52>
                (void)now;
            }
        }
    }
}
    9748:	b003      	add	sp, #12
    974a:	bc3c      	pop	{r2, r3, r4, r5}
    974c:	4690      	mov	r8, r2
    974e:	4699      	mov	r9, r3
    9750:	46a2      	mov	sl, r4
    9752:	46ab      	mov	fp, r5
    9754:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9756:	46c0      	nop			; (mov r8, r8)
    9758:	20001874 	.word	0x20001874
    975c:	20001870 	.word	0x20001870
    9760:	0000ba6d 	.word	0x0000ba6d
    9764:	20000008 	.word	0x20000008
    9768:	00009301 	.word	0x00009301
    976c:	20000f9c 	.word	0x20000f9c
    9770:	200016e0 	.word	0x200016e0
    9774:	20000fa0 	.word	0x20000fa0

00009778 <TIMER_TaskHandler>:
{
    9778:	b510      	push	{r4, lr}
    SwTimersExecute();
    977a:	4b02      	ldr	r3, [pc, #8]	; (9784 <TIMER_TaskHandler+0xc>)
    977c:	4798      	blx	r3
}
    977e:	2000      	movs	r0, #0
    9780:	bd10      	pop	{r4, pc}
    9782:	46c0      	nop			; (mov r8, r8)
    9784:	0000968d 	.word	0x0000968d

00009788 <SwTimerStop>:
        LORAWAN_INVALID_PARAMETER if timerId is not valid
        LORAWAN_INVALID_REQUEST if timerId was not started before
        LORAWAN_SUCCESS if it is successfully stopped
******************************************************************************/
StackRetStatus_t SwTimerStop(uint8_t timerId)
{
    9788:	b570      	push	{r4, r5, r6, lr}
    978a:	b082      	sub	sp, #8
    978c:	0004      	movs	r4, r0
    uint8_t prevIndex;

    if (TOTAL_NUMBER_OF_SW_TIMERS <= timerId)
    {
        SYS_ASSERT_INFO(ASSERT_HAL_TIMER_STOP_FAILURE);
        return LORAWAN_INVALID_PARAMETER;
    978e:	200a      	movs	r0, #10
    if (TOTAL_NUMBER_OF_SW_TIMERS <= timerId)
    9790:	2c18      	cmp	r4, #24
    9792:	d901      	bls.n	9798 <SwTimerStop+0x10>
        return LORAWAN_SUCCESS;
    }

    SYS_ASSERT_INFO(ASSERT_HAL_TIMER_STOP_FAILURE);
    return LORAWAN_INVALID_REQUEST;
}
    9794:	b002      	add	sp, #8
    9796:	bd70      	pop	{r4, r5, r6, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    9798:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    979c:	425a      	negs	r2, r3
    979e:	4153      	adcs	r3, r2
    97a0:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    97a2:	b672      	cpsid	i
    97a4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    97a8:	2200      	movs	r2, #0
    97aa:	4b47      	ldr	r3, [pc, #284]	; (98c8 <SwTimerStop+0x140>)
    97ac:	701a      	strb	r2, [r3, #0]
	return flags;
    97ae:	9d01      	ldr	r5, [sp, #4]
    swtimerInternalHandler();
    97b0:	4b46      	ldr	r3, [pc, #280]	; (98cc <SwTimerStop+0x144>)
    97b2:	4798      	blx	r3
    if (runningTimers > 0)
    97b4:	4b46      	ldr	r3, [pc, #280]	; (98d0 <SwTimerStop+0x148>)
    97b6:	781b      	ldrb	r3, [r3, #0]
    97b8:	2b00      	cmp	r3, #0
    97ba:	d040      	beq.n	983e <SwTimerStop+0xb6>
        uint8_t timer_count = runningTimers;
    97bc:	4b44      	ldr	r3, [pc, #272]	; (98d0 <SwTimerStop+0x148>)
    97be:	781b      	ldrb	r3, [r3, #0]
    97c0:	b2db      	uxtb	r3, r3
        prevIndex = currIndex = runningTimerQueueHead;
    97c2:	4a44      	ldr	r2, [pc, #272]	; (98d4 <SwTimerStop+0x14c>)
    97c4:	6816      	ldr	r6, [r2, #0]
    97c6:	b2f1      	uxtb	r1, r6
        while (timer_count > 0)
    97c8:	2b00      	cmp	r3, #0
    97ca:	d038      	beq.n	983e <SwTimerStop+0xb6>
            if (timerId == currIndex)
    97cc:	428c      	cmp	r4, r1
    97ce:	d00b      	beq.n	97e8 <SwTimerStop+0x60>
                currIndex = swTimers[currIndex].nextTimer;
    97d0:	4841      	ldr	r0, [pc, #260]	; (98d8 <SwTimerStop+0x150>)
    97d2:	010a      	lsls	r2, r1, #4
    97d4:	1882      	adds	r2, r0, r2
    97d6:	7b12      	ldrb	r2, [r2, #12]
            timer_count--;
    97d8:	3b01      	subs	r3, #1
    97da:	b2db      	uxtb	r3, r3
        while (timer_count > 0)
    97dc:	2b00      	cmp	r3, #0
    97de:	d02e      	beq.n	983e <SwTimerStop+0xb6>
            if (timerId == currIndex)
    97e0:	4294      	cmp	r4, r2
    97e2:	d001      	beq.n	97e8 <SwTimerStop+0x60>
                currIndex = swTimers[currIndex].nextTimer;
    97e4:	0011      	movs	r1, r2
    97e6:	e7f4      	b.n	97d2 <SwTimerStop+0x4a>
                if (timerId == runningTimerQueueHead)
    97e8:	42a6      	cmp	r6, r4
    97ea:	d01d      	beq.n	9828 <SwTimerStop+0xa0>
                    swTimers[prevIndex].nextTimer = swTimers[timerId].nextTimer;
    97ec:	4b3a      	ldr	r3, [pc, #232]	; (98d8 <SwTimerStop+0x150>)
    97ee:	0122      	lsls	r2, r4, #4
    97f0:	189a      	adds	r2, r3, r2
    97f2:	7b12      	ldrb	r2, [r2, #12]
    97f4:	0109      	lsls	r1, r1, #4
    97f6:	1859      	adds	r1, r3, r1
    97f8:	730a      	strb	r2, [r1, #12]
                swTimers[timerId].nextTimer  = SWTIMER_INVALID;
    97fa:	0122      	lsls	r2, r4, #4
    97fc:	4b36      	ldr	r3, [pc, #216]	; (98d8 <SwTimerStop+0x150>)
    97fe:	189b      	adds	r3, r3, r2
    9800:	22ff      	movs	r2, #255	; 0xff
    9802:	731a      	strb	r2, [r3, #12]
            runningTimers--;
    9804:	4a32      	ldr	r2, [pc, #200]	; (98d0 <SwTimerStop+0x148>)
    9806:	7813      	ldrb	r3, [r2, #0]
    9808:	3b01      	subs	r3, #1
    980a:	b2db      	uxtb	r3, r3
    980c:	7013      	strb	r3, [r2, #0]
        swTimers[timerId].timerCb = NULL;
    980e:	0124      	lsls	r4, r4, #4
    9810:	4b31      	ldr	r3, [pc, #196]	; (98d8 <SwTimerStop+0x150>)
    9812:	191c      	adds	r4, r3, r4
    9814:	2300      	movs	r3, #0
    9816:	6063      	str	r3, [r4, #4]
        swTimers[timerId].paramCb = NULL;
    9818:	60a3      	str	r3, [r4, #8]
        swTimers[timerId].loaded = false;
    981a:	7363      	strb	r3, [r4, #13]
	if (cpu_irq_is_enabled_flags(flags))
    981c:	33ff      	adds	r3, #255	; 0xff
        return LORAWAN_SUCCESS;
    981e:	2008      	movs	r0, #8
    9820:	422b      	tst	r3, r5
    9822:	d0b7      	beq.n	9794 <SwTimerStop+0xc>
    9824:	2301      	movs	r3, #1
    9826:	e040      	b.n	98aa <SwTimerStop+0x122>
                    common_tc_compare_stop();
    9828:	4b2c      	ldr	r3, [pc, #176]	; (98dc <SwTimerStop+0x154>)
    982a:	4798      	blx	r3
                    runningTimerQueueHead = swTimers[timerId].nextTimer;
    982c:	0122      	lsls	r2, r4, #4
    982e:	4b2a      	ldr	r3, [pc, #168]	; (98d8 <SwTimerStop+0x150>)
    9830:	189b      	adds	r3, r3, r2
    9832:	7b18      	ldrb	r0, [r3, #12]
    9834:	4b27      	ldr	r3, [pc, #156]	; (98d4 <SwTimerStop+0x14c>)
    9836:	6018      	str	r0, [r3, #0]
                    loadHwTimer(runningTimerQueueHead);
    9838:	4b29      	ldr	r3, [pc, #164]	; (98e0 <SwTimerStop+0x158>)
    983a:	4798      	blx	r3
    983c:	e7dd      	b.n	97fa <SwTimerStop+0x72>
        prevIndex = currIndex = expiredTimerQueueHead;
    983e:	4b29      	ldr	r3, [pc, #164]	; (98e4 <SwTimerStop+0x15c>)
    9840:	6818      	ldr	r0, [r3, #0]
    9842:	b2c2      	uxtb	r2, r0
        while (SWTIMER_INVALID != currIndex)
    9844:	2aff      	cmp	r2, #255	; 0xff
    9846:	d02c      	beq.n	98a2 <SwTimerStop+0x11a>
            if (timerId == currIndex)
    9848:	4294      	cmp	r4, r2
    984a:	d009      	beq.n	9860 <SwTimerStop+0xd8>
                currIndex = swTimers[currIndex].nextTimer;
    984c:	4922      	ldr	r1, [pc, #136]	; (98d8 <SwTimerStop+0x150>)
    984e:	0113      	lsls	r3, r2, #4
    9850:	18cb      	adds	r3, r1, r3
    9852:	7b1b      	ldrb	r3, [r3, #12]
        while (SWTIMER_INVALID != currIndex)
    9854:	2bff      	cmp	r3, #255	; 0xff
    9856:	d024      	beq.n	98a2 <SwTimerStop+0x11a>
            if (timerId == currIndex)
    9858:	429c      	cmp	r4, r3
    985a:	d001      	beq.n	9860 <SwTimerStop+0xd8>
                currIndex = swTimers[currIndex].nextTimer;
    985c:	001a      	movs	r2, r3
    985e:	e7f6      	b.n	984e <SwTimerStop+0xc6>
                if (timerId == expiredTimerQueueHead)
    9860:	42a0      	cmp	r0, r4
    9862:	d00d      	beq.n	9880 <SwTimerStop+0xf8>
                    swTimers[prevIndex].nextTimer = swTimers[timerId].nextTimer;
    9864:	4b1c      	ldr	r3, [pc, #112]	; (98d8 <SwTimerStop+0x150>)
    9866:	0121      	lsls	r1, r4, #4
    9868:	1859      	adds	r1, r3, r1
    986a:	7b09      	ldrb	r1, [r1, #12]
    986c:	0110      	lsls	r0, r2, #4
    986e:	181b      	adds	r3, r3, r0
    9870:	7319      	strb	r1, [r3, #12]
                    if (timerId == expiredTimerQueueTail)
    9872:	4b1d      	ldr	r3, [pc, #116]	; (98e8 <SwTimerStop+0x160>)
    9874:	681b      	ldr	r3, [r3, #0]
    9876:	429c      	cmp	r4, r3
    9878:	d1c9      	bne.n	980e <SwTimerStop+0x86>
                        expiredTimerQueueTail = prevIndex;
    987a:	4b1b      	ldr	r3, [pc, #108]	; (98e8 <SwTimerStop+0x160>)
    987c:	601a      	str	r2, [r3, #0]
    987e:	e7c6      	b.n	980e <SwTimerStop+0x86>
                    if (expiredTimerQueueHead == expiredTimerQueueTail)
    9880:	4b19      	ldr	r3, [pc, #100]	; (98e8 <SwTimerStop+0x160>)
    9882:	681b      	ldr	r3, [r3, #0]
    9884:	4298      	cmp	r0, r3
    9886:	d006      	beq.n	9896 <SwTimerStop+0x10e>
                        expiredTimerQueueHead = swTimers[expiredTimerQueueHead].nextTimer;
    9888:	0100      	lsls	r0, r0, #4
    988a:	4b13      	ldr	r3, [pc, #76]	; (98d8 <SwTimerStop+0x150>)
    988c:	1818      	adds	r0, r3, r0
    988e:	7b02      	ldrb	r2, [r0, #12]
    9890:	4b14      	ldr	r3, [pc, #80]	; (98e4 <SwTimerStop+0x15c>)
    9892:	601a      	str	r2, [r3, #0]
    9894:	e7bb      	b.n	980e <SwTimerStop+0x86>
                        expiredTimerQueueHead = expiredTimerQueueTail = SWTIMER_INVALID;
    9896:	23ff      	movs	r3, #255	; 0xff
    9898:	4a13      	ldr	r2, [pc, #76]	; (98e8 <SwTimerStop+0x160>)
    989a:	6013      	str	r3, [r2, #0]
    989c:	4a11      	ldr	r2, [pc, #68]	; (98e4 <SwTimerStop+0x15c>)
    989e:	6013      	str	r3, [r2, #0]
    98a0:	e7b5      	b.n	980e <SwTimerStop+0x86>
    98a2:	23ff      	movs	r3, #255	; 0xff
    98a4:	422b      	tst	r3, r5
    98a6:	d00a      	beq.n	98be <SwTimerStop+0x136>
    98a8:	2300      	movs	r3, #0
		cpu_irq_enable();
    98aa:	2101      	movs	r1, #1
    98ac:	4a06      	ldr	r2, [pc, #24]	; (98c8 <SwTimerStop+0x140>)
    98ae:	7011      	strb	r1, [r2, #0]
    98b0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    98b4:	b662      	cpsie	i
    if (timerStopReqStatus)
    98b6:	2b00      	cmp	r3, #0
    98b8:	d103      	bne.n	98c2 <SwTimerStop+0x13a>
    return LORAWAN_INVALID_REQUEST;
    98ba:	2015      	movs	r0, #21
    98bc:	e76a      	b.n	9794 <SwTimerStop+0xc>
    98be:	2015      	movs	r0, #21
    98c0:	e768      	b.n	9794 <SwTimerStop+0xc>
        return LORAWAN_SUCCESS;
    98c2:	2008      	movs	r0, #8
    98c4:	e766      	b.n	9794 <SwTimerStop+0xc>
    98c6:	46c0      	nop			; (mov r8, r8)
    98c8:	20000008 	.word	0x20000008
    98cc:	00009301 	.word	0x00009301
    98d0:	20000fa8 	.word	0x20000fa8
    98d4:	20000fa4 	.word	0x20000fa4
    98d8:	200016e0 	.word	0x200016e0
    98dc:	0000bab9 	.word	0x0000bab9
    98e0:	00009269 	.word	0x00009269
    98e4:	20000f9c 	.word	0x20000f9c
    98e8:	20000fa0 	.word	0x20000fa0

000098ec <SwTimerRunRemainingTime>:
{
    98ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    98ee:	b083      	sub	sp, #12
    98f0:	0005      	movs	r5, r0
    void * timerCb = (void*)(swTimers[runningTimerQueueHead].timerCb);
    98f2:	4b0b      	ldr	r3, [pc, #44]	; (9920 <SwTimerRunRemainingTime+0x34>)
    98f4:	681c      	ldr	r4, [r3, #0]
    98f6:	0122      	lsls	r2, r4, #4
    98f8:	4b0a      	ldr	r3, [pc, #40]	; (9924 <SwTimerRunRemainingTime+0x38>)
    98fa:	189b      	adds	r3, r3, r2
    98fc:	685e      	ldr	r6, [r3, #4]
    void *paramCb = swTimers[runningTimerQueueHead].paramCb;
    98fe:	689f      	ldr	r7, [r3, #8]
    uint8_t timerId = runningTimerQueueHead;
    9900:	b2e4      	uxtb	r4, r4
    if (LORAWAN_SUCCESS == SwTimerStop(runningTimerQueueHead))
    9902:	0020      	movs	r0, r4
    9904:	4b08      	ldr	r3, [pc, #32]	; (9928 <SwTimerRunRemainingTime+0x3c>)
    9906:	4798      	blx	r3
    9908:	2808      	cmp	r0, #8
    990a:	d001      	beq.n	9910 <SwTimerRunRemainingTime+0x24>
}
    990c:	b003      	add	sp, #12
    990e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        SwTimerStart(timerId, offset, SW_TIMEOUT_RELATIVE, timerCb, paramCb);
    9910:	9700      	str	r7, [sp, #0]
    9912:	0033      	movs	r3, r6
    9914:	2200      	movs	r2, #0
    9916:	0029      	movs	r1, r5
    9918:	0020      	movs	r0, r4
    991a:	4c04      	ldr	r4, [pc, #16]	; (992c <SwTimerRunRemainingTime+0x40>)
    991c:	47a0      	blx	r4
}
    991e:	e7f5      	b.n	990c <SwTimerRunRemainingTime+0x20>
    9920:	20000fa4 	.word	0x20000fa4
    9924:	200016e0 	.word	0x200016e0
    9928:	00009789 	.word	0x00009789
    992c:	00009485 	.word	0x00009485

00009930 <SystemTimerSuspend>:

/**************************************************************************//**
\brief Suspends the software timer
******************************************************************************/
void SystemTimerSuspend(void)
{
    9930:	b570      	push	{r4, r5, r6, lr}
    time |= ((uint64_t) sysTimeOvf) << 32;
    9932:	4b07      	ldr	r3, [pc, #28]	; (9950 <SystemTimerSuspend+0x20>)
    9934:	681c      	ldr	r4, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    9936:	4b07      	ldr	r3, [pc, #28]	; (9954 <SystemTimerSuspend+0x24>)
    9938:	881d      	ldrh	r5, [r3, #0]
    993a:	042d      	lsls	r5, r5, #16
    time |= (uint64_t) common_tc_read_count();
    993c:	4b06      	ldr	r3, [pc, #24]	; (9958 <SystemTimerSuspend+0x28>)
    993e:	4798      	blx	r3
    sysTimeLastKnown = gettime();
    9940:	4b06      	ldr	r3, [pc, #24]	; (995c <SystemTimerSuspend+0x2c>)
    time |= (uint64_t) common_tc_read_count();
    9942:	4328      	orrs	r0, r5
    9944:	6018      	str	r0, [r3, #0]
    9946:	605c      	str	r4, [r3, #4]
    common_tc_stop();
    9948:	4b05      	ldr	r3, [pc, #20]	; (9960 <SystemTimerSuspend+0x30>)
    994a:	4798      	blx	r3
}
    994c:	bd70      	pop	{r4, r5, r6, pc}
    994e:	46c0      	nop			; (mov r8, r8)
    9950:	20001874 	.word	0x20001874
    9954:	20001870 	.word	0x20001870
    9958:	0000ba6d 	.word	0x0000ba6d
    995c:	20000fb0 	.word	0x20000fb0
    9960:	0000baf9 	.word	0x0000baf9

00009964 <SystemTimerSync>:
/**************************************************************************//**
\brief Resumes the software timer by offseting it with given time
\param[in] timeToSync Amount of duration to offset from known system time
******************************************************************************/
void SystemTimerSync(uint64_t timeToSync)
{
    9964:	b570      	push	{r4, r5, r6, lr}
    uint8_t timerId;
    uint16_t adjustOffset;

    sysTimeLastKnown += timeToSync;
    9966:	4b22      	ldr	r3, [pc, #136]	; (99f0 <SystemTimerSync+0x8c>)
    9968:	681c      	ldr	r4, [r3, #0]
    996a:	685d      	ldr	r5, [r3, #4]
    996c:	1900      	adds	r0, r0, r4
    996e:	4169      	adcs	r1, r5
    9970:	6018      	str	r0, [r3, #0]
    9972:	6059      	str	r1, [r3, #4]

    /* 1. Update system time */
    sysTimeOvf = (uint32_t) (sysTimeLastKnown >> 32);
    9974:	4b1f      	ldr	r3, [pc, #124]	; (99f4 <SystemTimerSync+0x90>)
    9976:	6019      	str	r1, [r3, #0]
    sysTime = (uint16_t) ((sysTimeLastKnown >> SWTIMER_SYSTIME_SHIFTMASK) & 0xffff);
    9978:	0c02      	lsrs	r2, r0, #16
    997a:	4b1f      	ldr	r3, [pc, #124]	; (99f8 <SystemTimerSync+0x94>)
    997c:	801a      	strh	r2, [r3, #0]

    /* 2. Adjust expiration of running timers */
    adjustOffset = (uint16_t) sysTimeLastKnown;
    997e:	b280      	uxth	r0, r0
    timerId = runningTimerQueueHead;
    9980:	4b1e      	ldr	r3, [pc, #120]	; (99fc <SystemTimerSync+0x98>)
    9982:	781b      	ldrb	r3, [r3, #0]
    for (uint8_t index = 0; index < runningTimers; index++)
    9984:	4a1e      	ldr	r2, [pc, #120]	; (9a00 <SystemTimerSync+0x9c>)
    9986:	7812      	ldrb	r2, [r2, #0]
    9988:	2a00      	cmp	r2, #0
    998a:	d012      	beq.n	99b2 <SystemTimerSync+0x4e>
    998c:	2200      	movs	r2, #0
    {
        if (SWTIMER_INVALID != timerId)
        {
            swTimers[timerId].absoluteExpiryTime -= adjustOffset;
    998e:	4c1d      	ldr	r4, [pc, #116]	; (9a04 <SystemTimerSync+0xa0>)
    for (uint8_t index = 0; index < runningTimers; index++)
    9990:	4d1b      	ldr	r5, [pc, #108]	; (9a00 <SystemTimerSync+0x9c>)
    9992:	e005      	b.n	99a0 <SystemTimerSync+0x3c>
    9994:	3201      	adds	r2, #1
    9996:	b2d2      	uxtb	r2, r2
    9998:	7829      	ldrb	r1, [r5, #0]
    999a:	b2c9      	uxtb	r1, r1
    999c:	4291      	cmp	r1, r2
    999e:	d908      	bls.n	99b2 <SystemTimerSync+0x4e>
        if (SWTIMER_INVALID != timerId)
    99a0:	2bff      	cmp	r3, #255	; 0xff
    99a2:	d0f7      	beq.n	9994 <SystemTimerSync+0x30>
            swTimers[timerId].absoluteExpiryTime -= adjustOffset;
    99a4:	011b      	lsls	r3, r3, #4
    99a6:	5919      	ldr	r1, [r3, r4]
    99a8:	1a09      	subs	r1, r1, r0
    99aa:	5119      	str	r1, [r3, r4]
            timerId = swTimers[timerId].nextTimer;
    99ac:	18e3      	adds	r3, r4, r3
    99ae:	7b1b      	ldrb	r3, [r3, #12]
    99b0:	e7f0      	b.n	9994 <SystemTimerSync+0x30>
        }
    }

    /* 3. Start hardware timer */
    common_tc_init();
    99b2:	4b15      	ldr	r3, [pc, #84]	; (9a08 <SystemTimerSync+0xa4>)
    99b4:	4798      	blx	r3
    set_common_tc_overflow_callback(hwTimerOverflowCallback);
    99b6:	4815      	ldr	r0, [pc, #84]	; (9a0c <SystemTimerSync+0xa8>)
    99b8:	4b15      	ldr	r3, [pc, #84]	; (9a10 <SystemTimerSync+0xac>)
    99ba:	4798      	blx	r3
    set_common_tc_expiry_callback(hwTimerExpiryCallback);
    99bc:	4815      	ldr	r0, [pc, #84]	; (9a14 <SystemTimerSync+0xb0>)
    99be:	4b16      	ldr	r3, [pc, #88]	; (9a18 <SystemTimerSync+0xb4>)
    99c0:	4798      	blx	r3

    /* 4. Resume timer queue operations */
    if (runningTimers && (SWTIMER_INVALID != runningTimerQueueHead))
    99c2:	4b0f      	ldr	r3, [pc, #60]	; (9a00 <SystemTimerSync+0x9c>)
    99c4:	781b      	ldrb	r3, [r3, #0]
    99c6:	2b00      	cmp	r3, #0
    99c8:	d009      	beq.n	99de <SystemTimerSync+0x7a>
    99ca:	4b0c      	ldr	r3, [pc, #48]	; (99fc <SystemTimerSync+0x98>)
    99cc:	681b      	ldr	r3, [r3, #0]
    99ce:	2bff      	cmp	r3, #255	; 0xff
    99d0:	d005      	beq.n	99de <SystemTimerSync+0x7a>
    {
        uint32_t remainingTime = SwTimerNextExpiryDuration();
    99d2:	4b12      	ldr	r3, [pc, #72]	; (9a1c <SystemTimerSync+0xb8>)
    99d4:	4798      	blx	r3

        if (SWTIMER_MIN_TIMEOUT > remainingTime)
    99d6:	28fe      	cmp	r0, #254	; 0xfe
    99d8:	d902      	bls.n	99e0 <SystemTimerSync+0x7c>
        else
        {
            /*
            * There is some time left in head timer, so restart it.
            */
            SwTimerRunRemainingTime(remainingTime);
    99da:	4b11      	ldr	r3, [pc, #68]	; (9a20 <SystemTimerSync+0xbc>)
    99dc:	4798      	blx	r3
        }
    }
}
    99de:	bd70      	pop	{r4, r5, r6, pc}
            isTimerTriggered = true;
    99e0:	2201      	movs	r2, #1
    99e2:	4b10      	ldr	r3, [pc, #64]	; (9a24 <SystemTimerSync+0xc0>)
    99e4:	701a      	strb	r2, [r3, #0]
            SYSTEM_PostTask(TIMER_TASK_ID);
    99e6:	2001      	movs	r0, #1
    99e8:	4b0f      	ldr	r3, [pc, #60]	; (9a28 <SystemTimerSync+0xc4>)
    99ea:	4798      	blx	r3
    99ec:	e7f7      	b.n	99de <SystemTimerSync+0x7a>
    99ee:	46c0      	nop			; (mov r8, r8)
    99f0:	20000fb0 	.word	0x20000fb0
    99f4:	20001874 	.word	0x20001874
    99f8:	20001870 	.word	0x20001870
    99fc:	20000fa4 	.word	0x20000fa4
    9a00:	20000fa8 	.word	0x20000fa8
    9a04:	200016e0 	.word	0x200016e0
    9a08:	0000bb81 	.word	0x0000bb81
    9a0c:	000091b1 	.word	0x000091b1
    9a10:	0000bc05 	.word	0x0000bc05
    9a14:	00009189 	.word	0x00009189
    9a18:	0000bc11 	.word	0x0000bc11
    9a1c:	0000966d 	.word	0x0000966d
    9a20:	000098ed 	.word	0x000098ed
    9a24:	20001872 	.word	0x20001872
    9a28:	00009aa9 	.word	0x00009aa9

00009a2c <Stack_Init>:
/**************************************************************************//**
\brief Initializes the system. This is the first stack function to be called
       by the application in the main() function.
******************************************************************************/
void Stack_Init(void)
{
    9a2c:	b510      	push	{r4, lr}
	
	/* LORAWAN_Init() should have been called form here, 
	   but parser application has a round-about way to call it now */
 
	/* Post application task to initiate the execution from there */
	SYSTEM_PostTask(APP_TASK_ID);
    9a2e:	2010      	movs	r0, #16
    9a30:	4b01      	ldr	r3, [pc, #4]	; (9a38 <Stack_Init+0xc>)
    9a32:	4798      	blx	r3
}
    9a34:	bd10      	pop	{r4, pc}
    9a36:	46c0      	nop			; (mov r8, r8)
    9a38:	00009aa9 	.word	0x00009aa9

00009a3c <SYSTEM_RunTasks>:
/************************************************************************/
/*********************************************************************//**
\brief System tasks execution entry point
*************************************************************************/
void SYSTEM_RunTasks(void)
{
    9a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if ((1 << SYSTEM_TASK_ID_COUNT) > sysTaskFlag)
    9a3e:	4b16      	ldr	r3, [pc, #88]	; (9a98 <SYSTEM_RunTasks+0x5c>)
    9a40:	881b      	ldrh	r3, [r3, #0]
    9a42:	b29b      	uxth	r3, r3
    9a44:	2b1f      	cmp	r3, #31
    9a46:	d922      	bls.n	9a8e <SYSTEM_RunTasks+0x52>
    9a48:	e7fe      	b.n	9a48 <SYSTEM_RunTasks+0xc>
    { /* Only valid task bits are set */
        while (sysTaskFlag)
        { /* One or more task are pending to execute */
            for (uint16_t taskId = 0; taskId < SYSTEM_TASK_ID_COUNT; taskId++)
            {
                if ((1 << taskId) & sysTaskFlag)
    9a4a:	2500      	movs	r5, #0
                    /*
                    * Reset the task bit since it is to be executed now.
                    * It is done inside atomic section to avoid any interrupt context
                    * corrupting the bits.
                    */
                    ATOMIC_SECTION_ENTER
    9a4c:	4b13      	ldr	r3, [pc, #76]	; (9a9c <SYSTEM_RunTasks+0x60>)
    9a4e:	4798      	blx	r3
                    sysTaskFlag &= ~(1 << taskId);
    9a50:	4911      	ldr	r1, [pc, #68]	; (9a98 <SYSTEM_RunTasks+0x5c>)
    9a52:	880b      	ldrh	r3, [r1, #0]
    9a54:	2201      	movs	r2, #1
    9a56:	40aa      	lsls	r2, r5
    9a58:	4393      	bics	r3, r2
    9a5a:	800b      	strh	r3, [r1, #0]
                    ATOMIC_SECTION_EXIT
    9a5c:	4b10      	ldr	r3, [pc, #64]	; (9aa0 <SYSTEM_RunTasks+0x64>)
    9a5e:	4798      	blx	r3

                    /* Return value is not used now, can be used later */
                    taskHandlers[taskId]();
    9a60:	00ad      	lsls	r5, r5, #2
    9a62:	4b10      	ldr	r3, [pc, #64]	; (9aa4 <SYSTEM_RunTasks+0x68>)
    9a64:	58eb      	ldr	r3, [r5, r3]
    9a66:	4798      	blx	r3
                if ((1 << taskId) & sysTaskFlag)
    9a68:	2101      	movs	r1, #1
        while (sysTaskFlag)
    9a6a:	883b      	ldrh	r3, [r7, #0]
    9a6c:	b29b      	uxth	r3, r3
    9a6e:	2b00      	cmp	r3, #0
    9a70:	d011      	beq.n	9a96 <SYSTEM_RunTasks+0x5a>
                if ((1 << taskId) & sysTaskFlag)
    9a72:	8823      	ldrh	r3, [r4, #0]
    9a74:	420b      	tst	r3, r1
    9a76:	d1e8      	bne.n	9a4a <SYSTEM_RunTasks+0xe>
    9a78:	2201      	movs	r2, #1
    9a7a:	8833      	ldrh	r3, [r6, #0]
    9a7c:	b29b      	uxth	r3, r3
    9a7e:	0015      	movs	r5, r2
    9a80:	4113      	asrs	r3, r2
    9a82:	4219      	tst	r1, r3
    9a84:	d1e2      	bne.n	9a4c <SYSTEM_RunTasks+0x10>
    9a86:	3201      	adds	r2, #1
            for (uint16_t taskId = 0; taskId < SYSTEM_TASK_ID_COUNT; taskId++)
    9a88:	2a05      	cmp	r2, #5
    9a8a:	d1f6      	bne.n	9a7a <SYSTEM_RunTasks+0x3e>
    9a8c:	e7ed      	b.n	9a6a <SYSTEM_RunTasks+0x2e>
        while (sysTaskFlag)
    9a8e:	4f02      	ldr	r7, [pc, #8]	; (9a98 <SYSTEM_RunTasks+0x5c>)
                if ((1 << taskId) & sysTaskFlag)
    9a90:	003c      	movs	r4, r7
    9a92:	003e      	movs	r6, r7
    9a94:	e7e8      	b.n	9a68 <SYSTEM_RunTasks+0x2c>
        * Can happen only due to corruption, so halt
        * TODO : replace this with assert implementation
        */
        while(1);
    }
}
    9a96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9a98:	20000fb8 	.word	0x20000fb8
    9a9c:	00003845 	.word	0x00003845
    9aa0:	00003851 	.word	0x00003851
    9aa4:	0001ba94 	.word	0x0001ba94

00009aa8 <SYSTEM_PostTask>:

\param[in] task - ID of the posted task.
*************************************************************************/

void SYSTEM_PostTask(SYSTEM_Task_t task)
{
    9aa8:	b510      	push	{r4, lr}
    9aaa:	0004      	movs	r4, r0
    ATOMIC_SECTION_ENTER
    9aac:	4b04      	ldr	r3, [pc, #16]	; (9ac0 <SYSTEM_PostTask+0x18>)
    9aae:	4798      	blx	r3
    sysTaskFlag |= task;
    9ab0:	4b04      	ldr	r3, [pc, #16]	; (9ac4 <SYSTEM_PostTask+0x1c>)
    9ab2:	8818      	ldrh	r0, [r3, #0]
    9ab4:	4320      	orrs	r0, r4
    9ab6:	8018      	strh	r0, [r3, #0]
    ATOMIC_SECTION_EXIT
    9ab8:	4b03      	ldr	r3, [pc, #12]	; (9ac8 <SYSTEM_PostTask+0x20>)
    9aba:	4798      	blx	r3
}
    9abc:	bd10      	pop	{r4, pc}
    9abe:	46c0      	nop			; (mov r8, r8)
    9ac0:	00003845 	.word	0x00003845
    9ac4:	20000fb8 	.word	0x20000fb8
    9ac8:	00003851 	.word	0x00003851

00009acc <SYSTEM_ReadyToSleep>:

\return 'true' if the system is ready, 'false' otherwise
*************************************************************************/
bool SYSTEM_ReadyToSleep(void)
{
    return !(sysTaskFlag & 0xffff);
    9acc:	4b03      	ldr	r3, [pc, #12]	; (9adc <SYSTEM_ReadyToSleep+0x10>)
    9ace:	8818      	ldrh	r0, [r3, #0]
    9ad0:	b280      	uxth	r0, r0
    9ad2:	4243      	negs	r3, r0
    9ad4:	4158      	adcs	r0, r3
    9ad6:	b2c0      	uxtb	r0, r0
}
    9ad8:	4770      	bx	lr
    9ada:	46c0      	nop			; (mov r8, r8)
    9adc:	20000fb8 	.word	0x20000fb8

00009ae0 <Radio_WriteMode>:
\param newModulation	- Sets the modulation.
\param blocking			- Sets if its blocking call or not.
\return					- none.
*************************************************************************/
void Radio_WriteMode(RadioMode_t newMode, RadioModulation_t newModulation, uint8_t blocking)
{
    9ae0:	b5f0      	push	{r4, r5, r6, r7, lr}
    9ae2:	46d6      	mov	lr, sl
    9ae4:	464f      	mov	r7, r9
    9ae6:	b580      	push	{r7, lr}
    9ae8:	b083      	sub	sp, #12
    9aea:	9201      	str	r2, [sp, #4]
    uint8_t opMode;
    uint8_t dioMapping;
    RadioModulation_t currentModulation;
    RadioMode_t currentMode;

    if ((MODULATION_FSK == newModulation) &&
    9aec:	2900      	cmp	r1, #0
    9aee:	d102      	bne.n	9af6 <Radio_WriteMode+0x16>
    9af0:	1f83      	subs	r3, r0, #6
    9af2:	2b01      	cmp	r3, #1
    9af4:	d92a      	bls.n	9b4c <Radio_WriteMode+0x6c>
        // Unavailable modes for FSK. Just return.
        return;
    }

    // Sanity enforcement on parameters
    newMode &= 0x07;
    9af6:	2307      	movs	r3, #7
    9af8:	4699      	mov	r9, r3
    9afa:	001c      	movs	r4, r3
    9afc:	4004      	ands	r4, r0
    newModulation &= 0x01;
    9afe:	2601      	movs	r6, #1
    9b00:	400e      	ands	r6, r1

    opMode = RADIO_RegisterRead(REG_OPMODE);
    9b02:	2001      	movs	r0, #1
    9b04:	4b2b      	ldr	r3, [pc, #172]	; (9bb4 <Radio_WriteMode+0xd4>)
    9b06:	4798      	blx	r3
    9b08:	0005      	movs	r5, r0
    9b0a:	0007      	movs	r7, r0

    if ((opMode & 0x80) != 0)
    9b0c:	b243      	sxtb	r3, r0
    9b0e:	469a      	mov	sl, r3
    else
    {
        currentModulation = MODULATION_FSK;
    }

    currentMode = opMode & 0x07;
    9b10:	464b      	mov	r3, r9
    9b12:	4003      	ands	r3, r0

    // If we need to change modulation, we need to do this in sleep mode.
    // Otherwise, we can go straight to changing the current mode to newMode.
    if (newModulation != currentModulation)
    9b14:	4652      	mov	r2, sl
    9b16:	0fd2      	lsrs	r2, r2, #31
    9b18:	4296      	cmp	r6, r2
    9b1a:	d00a      	beq.n	9b32 <Radio_WriteMode+0x52>
    {
        // Go to sleep
        if (MODE_SLEEP != currentMode)
    9b1c:	2b00      	cmp	r3, #0
    9b1e:	d11a      	bne.n	9b56 <Radio_WriteMode+0x76>
            // Clear mode bits, effectively going to sleep
            RADIO_RegisterWrite(REG_OPMODE, opMode & (~0x07));
            currentMode = MODE_SLEEP;
        }
        // Change modulation
        if (MODULATION_FSK == newModulation)
    9b20:	2e00      	cmp	r6, #0
    9b22:	d11e      	bne.n	9b62 <Radio_WriteMode+0x82>
        {
            // Clear MSB and sleep bits to make it stay in sleep
            opMode = opMode & (~0x87);
    9b24:	2778      	movs	r7, #120	; 0x78
    9b26:	402f      	ands	r7, r5
        else
        {
            // LoRa mode. Set MSB and clear sleep bits to make it stay in sleep
            opMode = 0x80 | (opMode & (~0x87));
        }
        RADIO_RegisterWrite(REG_OPMODE, opMode);
    9b28:	0039      	movs	r1, r7
    9b2a:	2001      	movs	r0, #1
    9b2c:	4b22      	ldr	r3, [pc, #136]	; (9bb8 <Radio_WriteMode+0xd8>)
    9b2e:	4798      	blx	r3
    9b30:	2300      	movs	r3, #0

    // From here on currentModulation is no longer current, we will use
    // newModulation instead as it reflects the chip configuration.
    // opMode reflects the actual configuration of the chip.

    if (newMode != currentMode)
    9b32:	42a3      	cmp	r3, r4
    9b34:	d00a      	beq.n	9b4c <Radio_WriteMode+0x6c>
    {
        // If we need to block until the mode switch is ready, configure the
        // DIO5 pin to relay this information.
        if ((MODE_SLEEP != newMode) && (1 == blocking))
    9b36:	2c00      	cmp	r4, #0
    9b38:	d030      	beq.n	9b9c <Radio_WriteMode+0xbc>
    9b3a:	9b01      	ldr	r3, [sp, #4]
    9b3c:	2b01      	cmp	r3, #1
    9b3e:	d016      	beq.n	9b6e <Radio_WriteMode+0x8e>
            }
            RADIO_RegisterWrite(REG_DIOMAPPING2, dioMapping);
        }

        // Do the actual mode switch.
        opMode &= ~0x07;                // Clear old mode bits
    9b40:	21f8      	movs	r1, #248	; 0xf8
    9b42:	4039      	ands	r1, r7
        opMode |= newMode;              // Set new mode bits
        RADIO_RegisterWrite(REG_OPMODE, opMode);
    9b44:	4321      	orrs	r1, r4
    9b46:	2001      	movs	r0, #1
    9b48:	4b1b      	ldr	r3, [pc, #108]	; (9bb8 <Radio_WriteMode+0xd8>)
    9b4a:	4798      	blx	r3
                SystemBlockingWaitMs(1);
            }
        }
    }
#endif
}
    9b4c:	b003      	add	sp, #12
    9b4e:	bc0c      	pop	{r2, r3}
    9b50:	4691      	mov	r9, r2
    9b52:	469a      	mov	sl, r3
    9b54:	bdf0      	pop	{r4, r5, r6, r7, pc}
            RADIO_RegisterWrite(REG_OPMODE, opMode & (~0x07));
    9b56:	21f8      	movs	r1, #248	; 0xf8
    9b58:	4001      	ands	r1, r0
    9b5a:	2001      	movs	r0, #1
    9b5c:	4b16      	ldr	r3, [pc, #88]	; (9bb8 <Radio_WriteMode+0xd8>)
    9b5e:	4798      	blx	r3
    9b60:	e7de      	b.n	9b20 <Radio_WriteMode+0x40>
            opMode = 0x80 | (opMode & (~0x87));
    9b62:	2778      	movs	r7, #120	; 0x78
    9b64:	4653      	mov	r3, sl
    9b66:	401f      	ands	r7, r3
    9b68:	2180      	movs	r1, #128	; 0x80
    9b6a:	430f      	orrs	r7, r1
    9b6c:	e7dc      	b.n	9b28 <Radio_WriteMode+0x48>
            dioMapping = RADIO_RegisterRead(REG_DIOMAPPING2);
    9b6e:	2041      	movs	r0, #65	; 0x41
    9b70:	4b10      	ldr	r3, [pc, #64]	; (9bb4 <Radio_WriteMode+0xd4>)
    9b72:	4798      	blx	r3
            if (MODULATION_FSK == newModulation)
    9b74:	2e00      	cmp	r6, #0
    9b76:	d10e      	bne.n	9b96 <Radio_WriteMode+0xb6>
                dioMapping |= 0x30;     // DIO5 = 11 means ModeReady in FSK mode
    9b78:	2130      	movs	r1, #48	; 0x30
    9b7a:	4301      	orrs	r1, r0
    9b7c:	b2c9      	uxtb	r1, r1
            RADIO_RegisterWrite(REG_DIOMAPPING2, dioMapping);
    9b7e:	2041      	movs	r0, #65	; 0x41
    9b80:	4d0d      	ldr	r5, [pc, #52]	; (9bb8 <Radio_WriteMode+0xd8>)
    9b82:	47a8      	blx	r5
        opMode &= ~0x07;                // Clear old mode bits
    9b84:	21f8      	movs	r1, #248	; 0xf8
    9b86:	4039      	ands	r1, r7
        RADIO_RegisterWrite(REG_OPMODE, opMode);
    9b88:	4321      	orrs	r1, r4
    9b8a:	2001      	movs	r0, #1
    9b8c:	47a8      	blx	r5
			   delay_ms(1);
    9b8e:	2001      	movs	r0, #1
    9b90:	4b0a      	ldr	r3, [pc, #40]	; (9bbc <Radio_WriteMode+0xdc>)
    9b92:	4798      	blx	r3
    9b94:	e7da      	b.n	9b4c <Radio_WriteMode+0x6c>
                dioMapping &= ~0x30;    // DIO5 = 00 means ModeReady in LoRa mode
    9b96:	21cf      	movs	r1, #207	; 0xcf
    9b98:	4001      	ands	r1, r0
    9b9a:	e7f0      	b.n	9b7e <Radio_WriteMode+0x9e>
        opMode &= ~0x07;                // Clear old mode bits
    9b9c:	21f8      	movs	r1, #248	; 0xf8
        RADIO_RegisterWrite(REG_OPMODE, opMode);
    9b9e:	4039      	ands	r1, r7
    9ba0:	2001      	movs	r0, #1
    9ba2:	4b05      	ldr	r3, [pc, #20]	; (9bb8 <Radio_WriteMode+0xd8>)
    9ba4:	4798      	blx	r3
        if (1 == blocking)
    9ba6:	9b01      	ldr	r3, [sp, #4]
    9ba8:	2b01      	cmp	r3, #1
    9baa:	d1cf      	bne.n	9b4c <Radio_WriteMode+0x6c>
                SystemBlockingWaitMs(1);
    9bac:	2001      	movs	r0, #1
    9bae:	4b04      	ldr	r3, [pc, #16]	; (9bc0 <Radio_WriteMode+0xe0>)
    9bb0:	4798      	blx	r3
    9bb2:	e7cb      	b.n	9b4c <Radio_WriteMode+0x6c>
    9bb4:	000035fd 	.word	0x000035fd
    9bb8:	000035d5 	.word	0x000035d5
    9bbc:	00000181 	.word	0x00000181
    9bc0:	00003829 	.word	0x00003829

00009bc4 <RADIO_FHSSChangeChannel>:

\param		- none	
\return		- none.
*************************************************************************/
void RADIO_FHSSChangeChannel(void)
{
    9bc4:	b500      	push	{lr}
    9bc6:	b083      	sub	sp, #12
    uint32_t freq;
    RADIO_RegisterRead(REG_LORA_IRQFLAGS);
    9bc8:	2012      	movs	r0, #18
    9bca:	4b0d      	ldr	r3, [pc, #52]	; (9c00 <RADIO_FHSSChangeChannel+0x3c>)
    9bcc:	4798      	blx	r3

    if (radioConfiguration.frequencyHopPeriod)
    9bce:	4b0d      	ldr	r3, [pc, #52]	; (9c04 <RADIO_FHSSChangeChannel+0x40>)
    9bd0:	8adb      	ldrh	r3, [r3, #22]
    9bd2:	2b00      	cmp	r3, #0
    9bd4:	d007      	beq.n	9be6 <RADIO_FHSSChangeChannel+0x22>
    {
        if ((radioConfiguration.radioCallback) &&
    9bd6:	4b0b      	ldr	r3, [pc, #44]	; (9c04 <RADIO_FHSSChangeChannel+0x40>)
    9bd8:	691b      	ldr	r3, [r3, #16]
    9bda:	2b00      	cmp	r3, #0
    9bdc:	d003      	beq.n	9be6 <RADIO_FHSSChangeChannel+0x22>
            (1 == radioCallbackMask.BitMask.radioFhssfreqCallback))
    9bde:	4a0a      	ldr	r2, [pc, #40]	; (9c08 <RADIO_FHSSChangeChannel+0x44>)
    9be0:	7812      	ldrb	r2, [r2, #0]
        if ((radioConfiguration.radioCallback) &&
    9be2:	0692      	lsls	r2, r2, #26
    9be4:	d405      	bmi.n	9bf2 <RADIO_FHSSChangeChannel+0x2e>
            Radio_WriteFrequency(freq);
        }
    }

    // Clear FHSSChangeChannel interrupt
    RADIO_RegisterWrite(REG_LORA_IRQFLAGS, 1 << SHIFT1);
    9be6:	2102      	movs	r1, #2
    9be8:	2012      	movs	r0, #18
    9bea:	4b08      	ldr	r3, [pc, #32]	; (9c0c <RADIO_FHSSChangeChannel+0x48>)
    9bec:	4798      	blx	r3
}
    9bee:	b003      	add	sp, #12
    9bf0:	bd00      	pop	{pc}
            radioConfiguration.radioCallback(RADIO_FHSS_NEXT_FREQ_CALLBACK, (void *)&freq);
    9bf2:	a901      	add	r1, sp, #4
    9bf4:	2020      	movs	r0, #32
    9bf6:	4798      	blx	r3
            Radio_WriteFrequency(freq);
    9bf8:	9801      	ldr	r0, [sp, #4]
    9bfa:	4b05      	ldr	r3, [pc, #20]	; (9c10 <RADIO_FHSSChangeChannel+0x4c>)
    9bfc:	4798      	blx	r3
    9bfe:	e7f2      	b.n	9be6 <RADIO_FHSSChangeChannel+0x22>
    9c00:	000035fd 	.word	0x000035fd
    9c04:	20001878 	.word	0x20001878
    9c08:	20001da6 	.word	0x20001da6
    9c0c:	000035d5 	.word	0x000035d5
    9c10:	00010159 	.word	0x00010159

00009c14 <RADIO_ReadRandom>:

\param		- none	
\return		- returns the random number generated.
*************************************************************************/
uint16_t RADIO_ReadRandom(void)
{
    9c14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
    uint16_t retVal;
    retVal = 0;
	
	// Turn on the RF switch.
	Radio_EnableRfControl(RADIO_RFCTRL_RX); 
    9c16:	2000      	movs	r0, #0
    9c18:	4b1a      	ldr	r3, [pc, #104]	; (9c84 <RADIO_ReadRandom+0x70>)
    9c1a:	4798      	blx	r3
	// Enabling Radio Clock
	Radio_SetClockInput();
    9c1c:	4b1a      	ldr	r3, [pc, #104]	; (9c88 <RADIO_ReadRandom+0x74>)
    9c1e:	4798      	blx	r3
	
    // Mask all interrupts, do many measurements of RSSI
    Radio_WriteMode(MODE_SLEEP, MODULATION_LORA, 1);
    9c20:	2201      	movs	r2, #1
    9c22:	2101      	movs	r1, #1
    9c24:	2000      	movs	r0, #0
    9c26:	4c19      	ldr	r4, [pc, #100]	; (9c8c <RADIO_ReadRandom+0x78>)
    9c28:	47a0      	blx	r4
    RADIO_RegisterWrite(REG_LORA_IRQFLAGSMASK, 0xFF);
    9c2a:	21ff      	movs	r1, #255	; 0xff
    9c2c:	2011      	movs	r0, #17
    9c2e:	4b18      	ldr	r3, [pc, #96]	; (9c90 <RADIO_ReadRandom+0x7c>)
    9c30:	4798      	blx	r3
    Radio_WriteMode(MODE_RXCONT, MODULATION_LORA, 1);
    9c32:	2201      	movs	r2, #1
    9c34:	2101      	movs	r1, #1
    9c36:	2005      	movs	r0, #5
    9c38:	47a0      	blx	r4
    9c3a:	2410      	movs	r4, #16
    retVal = 0;
    9c3c:	2500      	movs	r5, #0
    for (i = 0; i < 16; i++)
    {
        SystemBlockingWaitMs(1);
    9c3e:	4f15      	ldr	r7, [pc, #84]	; (9c94 <RADIO_ReadRandom+0x80>)
        retVal <<= SHIFT1;
        retVal |= RADIO_RegisterRead(REG_LORA_RSSIWIDEBAND) & 0x01;
    9c40:	4e15      	ldr	r6, [pc, #84]	; (9c98 <RADIO_ReadRandom+0x84>)
        SystemBlockingWaitMs(1);
    9c42:	2001      	movs	r0, #1
    9c44:	47b8      	blx	r7
        retVal |= RADIO_RegisterRead(REG_LORA_RSSIWIDEBAND) & 0x01;
    9c46:	202c      	movs	r0, #44	; 0x2c
    9c48:	47b0      	blx	r6
    9c4a:	2301      	movs	r3, #1
    9c4c:	4018      	ands	r0, r3
        retVal <<= SHIFT1;
    9c4e:	006d      	lsls	r5, r5, #1
        retVal |= RADIO_RegisterRead(REG_LORA_RSSIWIDEBAND) & 0x01;
    9c50:	4305      	orrs	r5, r0
    9c52:	b2ad      	uxth	r5, r5
    9c54:	3c01      	subs	r4, #1
    9c56:	b2e4      	uxtb	r4, r4
    for (i = 0; i < 16; i++)
    9c58:	2c00      	cmp	r4, #0
    9c5a:	d1f2      	bne.n	9c42 <RADIO_ReadRandom+0x2e>
    }
	
	// Turning off the RF switch now.
	Radio_DisableRfControl(RADIO_RFCTRL_RX);
    9c5c:	2000      	movs	r0, #0
    9c5e:	4b0f      	ldr	r3, [pc, #60]	; (9c9c <RADIO_ReadRandom+0x88>)
    9c60:	4798      	blx	r3
	
    // Return radio to sleep
    Radio_WriteMode(MODE_SLEEP, MODULATION_LORA, 1);
    9c62:	2201      	movs	r2, #1
    9c64:	2101      	movs	r1, #1
    9c66:	2000      	movs	r0, #0
    9c68:	4b08      	ldr	r3, [pc, #32]	; (9c8c <RADIO_ReadRandom+0x78>)
    9c6a:	4798      	blx	r3
    // Clear interrupts in case any have been generated
    RADIO_RegisterWrite(REG_LORA_IRQFLAGS, 0xFF);
    9c6c:	21ff      	movs	r1, #255	; 0xff
    9c6e:	2012      	movs	r0, #18
    9c70:	4c07      	ldr	r4, [pc, #28]	; (9c90 <RADIO_ReadRandom+0x7c>)
    9c72:	47a0      	blx	r4
    // Unmask all interrupts
    RADIO_RegisterWrite(REG_LORA_IRQFLAGSMASK, 0x00);
    9c74:	2100      	movs	r1, #0
    9c76:	2011      	movs	r0, #17
    9c78:	47a0      	blx	r4
	// Disabling Radio Clock save power
	Radio_ResetClockInput();
    9c7a:	4b09      	ldr	r3, [pc, #36]	; (9ca0 <RADIO_ReadRandom+0x8c>)
    9c7c:	4798      	blx	r3
	
    return retVal;
}
    9c7e:	0028      	movs	r0, r5
    9c80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9c82:	46c0      	nop			; (mov r8, r8)
    9c84:	00010a1d 	.word	0x00010a1d
    9c88:	00010ec1 	.word	0x00010ec1
    9c8c:	00009ae1 	.word	0x00009ae1
    9c90:	000035d5 	.word	0x000035d5
    9c94:	00003829 	.word	0x00003829
    9c98:	000035fd 	.word	0x000035fd
    9c9c:	00010b45 	.word	0x00010b45
    9ca0:	00011005 	.word	0x00011005

00009ca4 <Radio_ReadRssi>:

\param rssi	- The RSSI measured in the channel.
\return		- ERR_NONE. Other types are not used now.
*************************************************************************/
RadioError_t Radio_ReadRssi(int16_t *rssi)
{
    9ca4:	b510      	push	{r4, lr}
    9ca6:	0004      	movs	r4, r0
	if (MODULATION_LORA == radioConfiguration.modulation)
    9ca8:	2334      	movs	r3, #52	; 0x34
    9caa:	4a11      	ldr	r2, [pc, #68]	; (9cf0 <Radio_ReadRssi+0x4c>)
    9cac:	5cd3      	ldrb	r3, [r2, r3]
    9cae:	2b01      	cmp	r3, #1
    9cb0:	d003      	beq.n	9cba <Radio_ReadRssi+0x16>
		*rssi = -(RADIO_RegisterRead(REG_FSK_RSSIVALUE) >> 1);
#endif // UT
	}
	else
	{
		return ERR_UNSUPPORTED_ATTR;
    9cb2:	2006      	movs	r0, #6
	else if (MODULATION_FSK == radioConfiguration.modulation)
    9cb4:	2b00      	cmp	r3, #0
    9cb6:	d012      	beq.n	9cde <Radio_ReadRssi+0x3a>
	}

	return ERR_NONE;
}
    9cb8:	bd10      	pop	{r4, pc}
		if (radioConfiguration.frequency >= HF_FREQ_HZ)
    9cba:	4b0e      	ldr	r3, [pc, #56]	; (9cf4 <Radio_ReadRssi+0x50>)
    9cbc:	6812      	ldr	r2, [r2, #0]
    9cbe:	429a      	cmp	r2, r3
    9cc0:	d906      	bls.n	9cd0 <Radio_ReadRssi+0x2c>
			*rssi = RSSI_HF_OFFSET + RADIO_RegisterRead(REG_LORA_RSSIVALUE);
    9cc2:	201b      	movs	r0, #27
    9cc4:	4b0c      	ldr	r3, [pc, #48]	; (9cf8 <Radio_ReadRssi+0x54>)
    9cc6:	4798      	blx	r3
    9cc8:	389d      	subs	r0, #157	; 0x9d
    9cca:	8020      	strh	r0, [r4, #0]
	return ERR_NONE;
    9ccc:	2000      	movs	r0, #0
    9cce:	e7f3      	b.n	9cb8 <Radio_ReadRssi+0x14>
			*rssi = RSSI_LF_OFFSET + RADIO_RegisterRead(REG_LORA_RSSIVALUE);
    9cd0:	201b      	movs	r0, #27
    9cd2:	4b09      	ldr	r3, [pc, #36]	; (9cf8 <Radio_ReadRssi+0x54>)
    9cd4:	4798      	blx	r3
    9cd6:	38a4      	subs	r0, #164	; 0xa4
    9cd8:	8020      	strh	r0, [r4, #0]
	return ERR_NONE;
    9cda:	2000      	movs	r0, #0
    9cdc:	e7ec      	b.n	9cb8 <Radio_ReadRssi+0x14>
		*rssi = -(RADIO_RegisterRead(REG_FSK_RSSIVALUE) >> 1);
    9cde:	300b      	adds	r0, #11
    9ce0:	4b05      	ldr	r3, [pc, #20]	; (9cf8 <Radio_ReadRssi+0x54>)
    9ce2:	4798      	blx	r3
    9ce4:	0840      	lsrs	r0, r0, #1
    9ce6:	b2c3      	uxtb	r3, r0
    9ce8:	425b      	negs	r3, r3
    9cea:	8023      	strh	r3, [r4, #0]
	return ERR_NONE;
    9cec:	2000      	movs	r0, #0
    9cee:	e7e3      	b.n	9cb8 <Radio_ReadRssi+0x14>
    9cf0:	20001878 	.word	0x20001878
    9cf4:	3361137f 	.word	0x3361137f
    9cf8:	000035fd 	.word	0x000035fd

00009cfc <tc_cca_callback>:
}

/*! \brief  hw timer compare callback
 */
static void tc_cca_callback(struct tc_module *const module_instance)
{
    9cfc:	b510      	push	{r4, lr}
	tmr_cca_callback();
    9cfe:	4b01      	ldr	r3, [pc, #4]	; (9d04 <tc_cca_callback+0x8>)
    9d00:	4798      	blx	r3
}
    9d02:	bd10      	pop	{r4, pc}
    9d04:	0000bbe9 	.word	0x0000bbe9

00009d08 <tc_ovf_callback>:
{
    9d08:	b510      	push	{r4, lr}
	tmr_ovf_callback();
    9d0a:	4b01      	ldr	r3, [pc, #4]	; (9d10 <tc_ovf_callback+0x8>)
    9d0c:	4798      	blx	r3
}
    9d0e:	bd10      	pop	{r4, pc}
    9d10:	0000bba1 	.word	0x0000bba1

00009d14 <tmr_read_count>:
{
    9d14:	b510      	push	{r4, lr}
	return ((uint16_t)tc_get_count_value(&module_inst));
    9d16:	4802      	ldr	r0, [pc, #8]	; (9d20 <tmr_read_count+0xc>)
    9d18:	4b02      	ldr	r3, [pc, #8]	; (9d24 <tmr_read_count+0x10>)
    9d1a:	4798      	blx	r3
    9d1c:	b280      	uxth	r0, r0
}
    9d1e:	bd10      	pop	{r4, pc}
    9d20:	20001908 	.word	0x20001908
    9d24:	00002d25 	.word	0x00002d25

00009d28 <tmr_disable_cc_interrupt>:
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(1);
    9d28:	4b03      	ldr	r3, [pc, #12]	; (9d38 <tmr_disable_cc_interrupt+0x10>)
    9d2a:	2110      	movs	r1, #16
    9d2c:	681a      	ldr	r2, [r3, #0]
    9d2e:	7211      	strb	r1, [r2, #8]
		module->enable_callback_mask &= ~TC_INTFLAG_MC(1);
    9d30:	7e5a      	ldrb	r2, [r3, #25]
    9d32:	438a      	bics	r2, r1
    9d34:	765a      	strb	r2, [r3, #25]
}
    9d36:	4770      	bx	lr
    9d38:	20001908 	.word	0x20001908

00009d3c <tmr_enable_cc_interrupt>:
{
    9d3c:	b510      	push	{r4, lr}
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    9d3e:	4c0a      	ldr	r4, [pc, #40]	; (9d68 <tmr_enable_cc_interrupt+0x2c>)
    9d40:	6820      	ldr	r0, [r4, #0]
    9d42:	4b0a      	ldr	r3, [pc, #40]	; (9d6c <tmr_enable_cc_interrupt+0x30>)
    9d44:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    9d46:	4b0a      	ldr	r3, [pc, #40]	; (9d70 <tmr_enable_cc_interrupt+0x34>)
    9d48:	5c1b      	ldrb	r3, [r3, r0]
    9d4a:	221f      	movs	r2, #31
    9d4c:	401a      	ands	r2, r3
    9d4e:	2301      	movs	r3, #1
    9d50:	4093      	lsls	r3, r2
    9d52:	4a08      	ldr	r2, [pc, #32]	; (9d74 <tmr_enable_cc_interrupt+0x38>)
    9d54:	6013      	str	r3, [r2, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    9d56:	7e63      	ldrb	r3, [r4, #25]
    9d58:	2210      	movs	r2, #16
    9d5a:	4313      	orrs	r3, r2
    9d5c:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    9d5e:	6823      	ldr	r3, [r4, #0]
    9d60:	2210      	movs	r2, #16
    9d62:	725a      	strb	r2, [r3, #9]
}
    9d64:	bd10      	pop	{r4, pc}
    9d66:	46c0      	nop			; (mov r8, r8)
    9d68:	20001908 	.word	0x20001908
    9d6c:	000029f9 	.word	0x000029f9
    9d70:	0001baa8 	.word	0x0001baa8
    9d74:	e000e100 	.word	0xe000e100

00009d78 <tmr_disable_ovf_interrupt>:
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(2);
		module->enable_callback_mask &= ~TC_INTFLAG_MC(2);
	}
	else {
		module->hw->COUNT8.INTENCLR.reg = (1 << callback_type);
    9d78:	4b03      	ldr	r3, [pc, #12]	; (9d88 <tmr_disable_ovf_interrupt+0x10>)
    9d7a:	2101      	movs	r1, #1
    9d7c:	681a      	ldr	r2, [r3, #0]
    9d7e:	7211      	strb	r1, [r2, #8]
		module->enable_callback_mask &= ~(1 << callback_type);
    9d80:	7e5a      	ldrb	r2, [r3, #25]
    9d82:	438a      	bics	r2, r1
    9d84:	765a      	strb	r2, [r3, #25]
}
    9d86:	4770      	bx	lr
    9d88:	20001908 	.word	0x20001908

00009d8c <tmr_stop>:
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    9d8c:	4b06      	ldr	r3, [pc, #24]	; (9da8 <tmr_stop+0x1c>)
    9d8e:	681a      	ldr	r2, [r3, #0]
	return (tc_module->SYNCBUSY.reg);
    9d90:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    9d92:	2b00      	cmp	r3, #0
    9d94:	d1fc      	bne.n	9d90 <tmr_stop+0x4>
	tc_module->INTENCLR.reg = TC_INTENCLR_MASK;
    9d96:	3333      	adds	r3, #51	; 0x33
    9d98:	7213      	strb	r3, [r2, #8]
	tc_module->INTFLAG.reg = TC_INTFLAG_MASK;
    9d9a:	7293      	strb	r3, [r2, #10]
	tc_module->CTRLA.reg  &= ~TC_CTRLA_ENABLE;
    9d9c:	6813      	ldr	r3, [r2, #0]
    9d9e:	2102      	movs	r1, #2
    9da0:	438b      	bics	r3, r1
    9da2:	6013      	str	r3, [r2, #0]
}
    9da4:	4770      	bx	lr
    9da6:	46c0      	nop			; (mov r8, r8)
    9da8:	20001908 	.word	0x20001908

00009dac <tmr_write_cmpreg>:
{
    9dac:	b510      	push	{r4, lr}
    9dae:	0002      	movs	r2, r0
	tc_set_compare_value(&module_inst, TC_COMPARE_CAPTURE_CHANNEL_0,
    9db0:	2100      	movs	r1, #0
    9db2:	4802      	ldr	r0, [pc, #8]	; (9dbc <tmr_write_cmpreg+0x10>)
    9db4:	4b02      	ldr	r3, [pc, #8]	; (9dc0 <tmr_write_cmpreg+0x14>)
    9db6:	4798      	blx	r3
}
    9db8:	bd10      	pop	{r4, pc}
    9dba:	46c0      	nop			; (mov r8, r8)
    9dbc:	20001908 	.word	0x20001908
    9dc0:	00002d65 	.word	0x00002d65

00009dc4 <save_cpu_interrupt>:
{
    9dc4:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    9dc6:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    9dca:	425a      	negs	r2, r3
    9dcc:	4153      	adcs	r3, r2
    9dce:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    9dd0:	b672      	cpsid	i
    9dd2:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    9dd6:	2200      	movs	r2, #0
    9dd8:	4b02      	ldr	r3, [pc, #8]	; (9de4 <save_cpu_interrupt+0x20>)
    9dda:	701a      	strb	r2, [r3, #0]
	return flags;
    9ddc:	9801      	ldr	r0, [sp, #4]
	return cpu_irq_save();
    9dde:	b2c0      	uxtb	r0, r0
}
    9de0:	b002      	add	sp, #8
    9de2:	4770      	bx	lr
    9de4:	20000008 	.word	0x20000008

00009de8 <restore_cpu_interrupt>:
	if (cpu_irq_is_enabled_flags(flags))
    9de8:	2800      	cmp	r0, #0
    9dea:	d005      	beq.n	9df8 <restore_cpu_interrupt+0x10>
		cpu_irq_enable();
    9dec:	2201      	movs	r2, #1
    9dee:	4b03      	ldr	r3, [pc, #12]	; (9dfc <restore_cpu_interrupt+0x14>)
    9df0:	701a      	strb	r2, [r3, #0]
    9df2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    9df6:	b662      	cpsie	i
}
    9df8:	4770      	bx	lr
    9dfa:	46c0      	nop			; (mov r8, r8)
    9dfc:	20000008 	.word	0x20000008

00009e00 <tmr_init>:

/*! \brief  to initialize hw timer
 */
uint8_t tmr_init(void)
{
    9e00:	b570      	push	{r4, r5, r6, lr}
	config->clock_source               = GCLK_GENERATOR_0;
    9e02:	4a33      	ldr	r2, [pc, #204]	; (9ed0 <tmr_init+0xd0>)
    9e04:	2100      	movs	r1, #0
    9e06:	2300      	movs	r3, #0
    9e08:	7011      	strb	r1, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    9e0a:	70d1      	strb	r1, [r2, #3]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    9e0c:	2000      	movs	r0, #0
    9e0e:	8091      	strh	r1, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    9e10:	7190      	strb	r0, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    9e12:	71d3      	strb	r3, [r2, #7]
	config->run_in_standby             = false;
    9e14:	7053      	strb	r3, [r2, #1]
	config->on_demand                  = false;
    9e16:	7093      	strb	r3, [r2, #2]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    9e18:	7213      	strb	r3, [r2, #8]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    9e1a:	7253      	strb	r3, [r2, #9]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    9e1c:	7293      	strb	r3, [r2, #10]
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    9e1e:	72d3      	strb	r3, [r2, #11]
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    9e20:	7313      	strb	r3, [r2, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
    9e22:	7393      	strb	r3, [r2, #14]
	config->oneshot                    = false;
    9e24:	7353      	strb	r3, [r2, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    9e26:	7413      	strb	r3, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    9e28:	6151      	str	r1, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    9e2a:	6191      	str	r1, [r2, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    9e2c:	7713      	strb	r3, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    9e2e:	6211      	str	r1, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    9e30:	6251      	str	r1, [r2, #36]	; 0x24
	config->counter_16_bit.value                   = 0x0000;
    9e32:	8511      	strh	r1, [r2, #40]	; 0x28
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    9e34:	8591      	strh	r1, [r2, #44]	; 0x2c
	config->double_buffering_enabled = false;
    9e36:	2334      	movs	r3, #52	; 0x34
    9e38:	54d0      	strb	r0, [r2, r3]
		timer_config.clock_source = GCLK_GENERATOR_1;
		timer_config.clock_prescaler = TC_CLOCK_PRESCALER_DIV2;
		timer_config.run_in_standby = true;
	}
	#endif
	timer_config.counter_16_bit.compare_capture_channel[0] = TIMER_PERIOD;
    9e3a:	3b35      	subs	r3, #53	; 0x35
    9e3c:	8553      	strh	r3, [r2, #42]	; 0x2a
	tc_init(&module_inst, TIMER, &timer_config);
    9e3e:	4c25      	ldr	r4, [pc, #148]	; (9ed4 <tmr_init+0xd4>)
    9e40:	4925      	ldr	r1, [pc, #148]	; (9ed8 <tmr_init+0xd8>)
    9e42:	0020      	movs	r0, r4
    9e44:	4b25      	ldr	r3, [pc, #148]	; (9edc <tmr_init+0xdc>)
    9e46:	4798      	blx	r3
	tc_register_callback(&module_inst, tc_ovf_callback,
    9e48:	2200      	movs	r2, #0
    9e4a:	4925      	ldr	r1, [pc, #148]	; (9ee0 <tmr_init+0xe0>)
    9e4c:	0020      	movs	r0, r4
    9e4e:	4d25      	ldr	r5, [pc, #148]	; (9ee4 <tmr_init+0xe4>)
    9e50:	47a8      	blx	r5
			TC_CALLBACK_OVERFLOW);
	tc_register_callback(&module_inst, tc_cca_callback,
    9e52:	2202      	movs	r2, #2
    9e54:	4924      	ldr	r1, [pc, #144]	; (9ee8 <tmr_init+0xe8>)
    9e56:	0020      	movs	r0, r4
    9e58:	47a8      	blx	r5
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    9e5a:	6820      	ldr	r0, [r4, #0]
    9e5c:	4b23      	ldr	r3, [pc, #140]	; (9eec <tmr_init+0xec>)
    9e5e:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    9e60:	4b23      	ldr	r3, [pc, #140]	; (9ef0 <tmr_init+0xf0>)
    9e62:	5c1a      	ldrb	r2, [r3, r0]
    9e64:	231f      	movs	r3, #31
    9e66:	4013      	ands	r3, r2
    9e68:	2101      	movs	r1, #1
    9e6a:	000a      	movs	r2, r1
    9e6c:	409a      	lsls	r2, r3
    9e6e:	4b21      	ldr	r3, [pc, #132]	; (9ef4 <tmr_init+0xf4>)
    9e70:	601a      	str	r2, [r3, #0]
		module->enable_callback_mask |= (1 << callback_type);
    9e72:	7e63      	ldrb	r3, [r4, #25]
    9e74:	2201      	movs	r2, #1
    9e76:	4313      	orrs	r3, r2
    9e78:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    9e7a:	6822      	ldr	r2, [r4, #0]
    9e7c:	7251      	strb	r1, [r2, #9]
	return (tc_module->SYNCBUSY.reg);
    9e7e:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    9e80:	2b00      	cmp	r3, #0
    9e82:	d1fc      	bne.n	9e7e <tmr_init+0x7e>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    9e84:	6813      	ldr	r3, [r2, #0]
    9e86:	2102      	movs	r1, #2
    9e88:	430b      	orrs	r3, r1
    9e8a:	6013      	str	r3, [r2, #0]
	} else {
		timer_multiplier = system_gclk_gen_get_hz(0) / (float) DEF_1MHZ;
	}

    #else
	timer_multiplier = system_gclk_gen_get_hz(0) / (float) DEF_1MHZ;	
    9e8c:	2000      	movs	r0, #0
    9e8e:	4b1a      	ldr	r3, [pc, #104]	; (9ef8 <tmr_init+0xf8>)
    9e90:	4798      	blx	r3
    9e92:	4d1a      	ldr	r5, [pc, #104]	; (9efc <tmr_init+0xfc>)
    9e94:	47a8      	blx	r5
    9e96:	491a      	ldr	r1, [pc, #104]	; (9f00 <tmr_init+0x100>)
    9e98:	4b1a      	ldr	r3, [pc, #104]	; (9f04 <tmr_init+0x104>)
    9e9a:	4798      	blx	r3
    9e9c:	1c04      	adds	r4, r0, #0
	#endif
	
	if ((timer_multiplier - (uint32_t)timer_multiplier) >= 0.5f)
    9e9e:	4b1a      	ldr	r3, [pc, #104]	; (9f08 <tmr_init+0x108>)
    9ea0:	4798      	blx	r3
    9ea2:	47a8      	blx	r5
    9ea4:	1c01      	adds	r1, r0, #0
    9ea6:	1c20      	adds	r0, r4, #0
    9ea8:	4b18      	ldr	r3, [pc, #96]	; (9f0c <tmr_init+0x10c>)
    9eaa:	4798      	blx	r3
    9eac:	21fc      	movs	r1, #252	; 0xfc
    9eae:	0589      	lsls	r1, r1, #22
    9eb0:	4b17      	ldr	r3, [pc, #92]	; (9f10 <tmr_init+0x110>)
    9eb2:	4798      	blx	r3
    9eb4:	2800      	cmp	r0, #0
    9eb6:	d005      	beq.n	9ec4 <tmr_init+0xc4>
	{
		timer_multiplier += 1.0f;
    9eb8:	21fe      	movs	r1, #254	; 0xfe
    9eba:	0589      	lsls	r1, r1, #22
    9ebc:	1c20      	adds	r0, r4, #0
    9ebe:	4b15      	ldr	r3, [pc, #84]	; (9f14 <tmr_init+0x114>)
    9ec0:	4798      	blx	r3
    9ec2:	1c04      	adds	r4, r0, #0
	}
	
	return (uint8_t) timer_multiplier;
    9ec4:	1c20      	adds	r0, r4, #0
    9ec6:	4b10      	ldr	r3, [pc, #64]	; (9f08 <tmr_init+0x108>)
    9ec8:	4798      	blx	r3
    9eca:	b2c0      	uxtb	r0, r0
}
    9ecc:	bd70      	pop	{r4, r5, r6, pc}
    9ece:	46c0      	nop			; (mov r8, r8)
    9ed0:	200018d0 	.word	0x200018d0
    9ed4:	20001908 	.word	0x20001908
    9ed8:	42002000 	.word	0x42002000
    9edc:	00002a35 	.word	0x00002a35
    9ee0:	00009d09 	.word	0x00009d09
    9ee4:	00002911 	.word	0x00002911
    9ee8:	00009cfd 	.word	0x00009cfd
    9eec:	000029f9 	.word	0x000029f9
    9ef0:	0001baa8 	.word	0x0001baa8
    9ef4:	e000e100 	.word	0xe000e100
    9ef8:	000026d9 	.word	0x000026d9
    9efc:	00012b99 	.word	0x00012b99
    9f00:	49742400 	.word	0x49742400
    9f04:	00012161 	.word	0x00012161
    9f08:	00011c4d 	.word	0x00011c4d
    9f0c:	00012781 	.word	0x00012781
    9f10:	00011ba5 	.word	0x00011ba5
    9f14:	00011e3d 	.word	0x00011e3d

00009f18 <nvm_read>:
 * \internal Pointer to the NVM MEMORY region start address
 */
#define NVM_MEMORY        ((volatile uint16_t *)FLASH_ADDR)
status_code_t nvm_read(mem_type_t mem, uint32_t address, void *buffer,
		uint32_t len)
{
    9f18:	b570      	push	{r4, r5, r6, lr}
		uint8_t *const buffer,
		uint32_t len)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
	switch (mem) {
    9f1a:	2800      	cmp	r0, #0
    9f1c:	d122      	bne.n	9f64 <nvm_read+0x4c>
    9f1e:	4814      	ldr	r0, [pc, #80]	; (9f70 <nvm_read+0x58>)
    9f20:	7d04      	ldrb	r4, [r0, #20]

	case INT_FLASH:

		/* Check if the module is busy */
		if (!nvm_is_ready()) {
			return STATUS_BUSY;
    9f22:	2005      	movs	r0, #5
		if (!nvm_is_ready()) {
    9f24:	07e4      	lsls	r4, r4, #31
    9f26:	d400      	bmi.n	9f2a <nvm_read+0x12>
}
    9f28:	bd70      	pop	{r4, r5, r6, pc}
		}

		/* Clear error flags */
		nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    9f2a:	2420      	movs	r4, #32
    9f2c:	34ff      	adds	r4, #255	; 0xff
    9f2e:	4810      	ldr	r0, [pc, #64]	; (9f70 <nvm_read+0x58>)
    9f30:	8304      	strh	r4, [r0, #24]
		uint32_t page_address = address / 2;

		/* NVM _must_ be accessed as a series of 16-bit words, perform
		 * manual copy
		 * to ensure alignment */
		for (uint16_t i = 0; i < len; i += 2) {
    9f32:	2b00      	cmp	r3, #0
    9f34:	d019      	beq.n	9f6a <nvm_read+0x52>
    9f36:	2001      	movs	r0, #1
    9f38:	4381      	bics	r1, r0
    9f3a:	2000      	movs	r0, #0
    9f3c:	2500      	movs	r5, #0
			buffer[i] = (data & 0xFF);

			/* If we are not at the end of a read request with an
			 * odd byte count,
			 * store the next byte of data as well */
			if (i < (len - 1)) {
    9f3e:	1e5e      	subs	r6, r3, #1
    9f40:	e005      	b.n	9f4e <nvm_read+0x36>
		for (uint16_t i = 0; i < len; i += 2) {
    9f42:	3002      	adds	r0, #2
    9f44:	b280      	uxth	r0, r0
    9f46:	0005      	movs	r5, r0
    9f48:	3102      	adds	r1, #2
    9f4a:	4283      	cmp	r3, r0
    9f4c:	d908      	bls.n	9f60 <nvm_read+0x48>
			uint16_t data = NVM_MEMORY[page_address++];
    9f4e:	880c      	ldrh	r4, [r1, #0]
    9f50:	b2a4      	uxth	r4, r4
			buffer[i] = (data & 0xFF);
    9f52:	5554      	strb	r4, [r2, r5]
			if (i < (len - 1)) {
    9f54:	42ae      	cmp	r6, r5
    9f56:	d9f4      	bls.n	9f42 <nvm_read+0x2a>
				buffer[i + 1] = (data >> 8);
    9f58:	1955      	adds	r5, r2, r5
    9f5a:	0a24      	lsrs	r4, r4, #8
    9f5c:	706c      	strb	r4, [r5, #1]
    9f5e:	e7f0      	b.n	9f42 <nvm_read+0x2a>

	default:
		return ERR_INVALID_ARG;
	}

	return STATUS_OK;
    9f60:	2000      	movs	r0, #0
    9f62:	e7e1      	b.n	9f28 <nvm_read+0x10>
		return ERR_INVALID_ARG;
    9f64:	2008      	movs	r0, #8
    9f66:	4240      	negs	r0, r0
    9f68:	e7de      	b.n	9f28 <nvm_read+0x10>
	return STATUS_OK;
    9f6a:	2000      	movs	r0, #0
    9f6c:	e7dc      	b.n	9f28 <nvm_read+0x10>
    9f6e:	46c0      	nop			; (mov r8, r8)
    9f70:	41004000 	.word	0x41004000

00009f74 <nvm_write>:
	return error_code;
}

status_code_t nvm_write(mem_type_t mem, uint32_t address, void *buffer,
		uint32_t len)
{
    9f74:	b5f0      	push	{r4, r5, r6, r7, lr}
    9f76:	46de      	mov	lr, fp
    9f78:	4657      	mov	r7, sl
    9f7a:	464e      	mov	r6, r9
    9f7c:	4645      	mov	r5, r8
    9f7e:	b5e0      	push	{r5, r6, r7, lr}
    9f80:	b0c5      	sub	sp, #276	; 0x114
	switch (mem) {
    9f82:	2800      	cmp	r0, #0
    9f84:	d168      	bne.n	a058 <nvm_write+0xe4>
	case INT_FLASH:

		if (STATUS_OK != nvm_memcpy(address, buffer, len, true))
    9f86:	b29b      	uxth	r3, r3
    9f88:	469a      	mov	sl, r3
	volatile uint8_t *dest_add = (uint8_t *)destination_address;
    9f8a:	4688      	mov	r8, r1
	uint32_t row_start_address
    9f8c:	23ff      	movs	r3, #255	; 0xff
    9f8e:	4399      	bics	r1, r3
    9f90:	9100      	str	r1, [sp, #0]
	while (length) {
    9f92:	4653      	mov	r3, sl
    9f94:	2b00      	cmp	r3, #0
    9f96:	d06b      	beq.n	a070 <nvm_write+0xfc>
    9f98:	ab04      	add	r3, sp, #16
    9f9a:	1a5b      	subs	r3, r3, r1
    9f9c:	9302      	str	r3, [sp, #8]
				error_code = nvm_read_buffer(
    9f9e:	4e35      	ldr	r6, [pc, #212]	; (a074 <nvm_write+0x100>)
				error_code = nvm_erase_row(row_start_address);
    9fa0:	4b35      	ldr	r3, [pc, #212]	; (a078 <nvm_write+0x104>)
    9fa2:	469b      	mov	fp, r3
    9fa4:	9203      	str	r2, [sp, #12]
    9fa6:	e03a      	b.n	a01e <nvm_write+0xaa>
				(FLASH_PAGE_SIZE * NVMCTRL_ROW_PAGES); i++) {
    9fa8:	3301      	adds	r3, #1
		for (i = row_start_address;
    9faa:	42bb      	cmp	r3, r7
    9fac:	d20e      	bcs.n	9fcc <nvm_write+0x58>
			if (length && ((uint8_t *)i == dest_add)) {
    9fae:	2a00      	cmp	r2, #0
    9fb0:	d0fa      	beq.n	9fa8 <nvm_write+0x34>
    9fb2:	4299      	cmp	r1, r3
    9fb4:	d1f8      	bne.n	9fa8 <nvm_write+0x34>
				row_buffer[i - row_start_address] = *src_buf++;
    9fb6:	9d03      	ldr	r5, [sp, #12]
    9fb8:	7828      	ldrb	r0, [r5, #0]
    9fba:	9c02      	ldr	r4, [sp, #8]
    9fbc:	54e0      	strb	r0, [r4, r3]
				dest_add++;
    9fbe:	3101      	adds	r1, #1
				length--;
    9fc0:	3a01      	subs	r2, #1
    9fc2:	b292      	uxth	r2, r2
				row_buffer[i - row_start_address] = *src_buf++;
    9fc4:	0028      	movs	r0, r5
    9fc6:	3001      	adds	r0, #1
    9fc8:	9003      	str	r0, [sp, #12]
    9fca:	e7ed      	b.n	9fa8 <nvm_write+0x34>
    9fcc:	4692      	mov	sl, r2
    9fce:	4688      	mov	r8, r1
    9fd0:	9c01      	ldr	r4, [sp, #4]
	cpu_irq_enter_critical();
    9fd2:	4b2a      	ldr	r3, [pc, #168]	; (a07c <nvm_write+0x108>)
    9fd4:	4798      	blx	r3
				error_code = nvm_erase_row(row_start_address);
    9fd6:	9800      	ldr	r0, [sp, #0]
    9fd8:	47d8      	blx	fp
			} while (error_code == STATUS_BUSY);
    9fda:	2805      	cmp	r0, #5
    9fdc:	d0fb      	beq.n	9fd6 <nvm_write+0x62>
			if (error_code != STATUS_OK) {
    9fde:	2800      	cmp	r0, #0
    9fe0:	d13d      	bne.n	a05e <nvm_write+0xea>
    9fe2:	9d00      	ldr	r5, [sp, #0]
				error_code = nvm_write_buffer(
    9fe4:	4f26      	ldr	r7, [pc, #152]	; (a080 <nvm_write+0x10c>)
    9fe6:	9401      	str	r4, [sp, #4]
    9fe8:	9b00      	ldr	r3, [sp, #0]
    9fea:	1aec      	subs	r4, r5, r3
    9fec:	ab04      	add	r3, sp, #16
    9fee:	469c      	mov	ip, r3
    9ff0:	4464      	add	r4, ip
    9ff2:	2240      	movs	r2, #64	; 0x40
    9ff4:	0021      	movs	r1, r4
    9ff6:	0028      	movs	r0, r5
    9ff8:	47b8      	blx	r7
			} while (error_code == STATUS_BUSY);
    9ffa:	2805      	cmp	r0, #5
    9ffc:	d0f9      	beq.n	9ff2 <nvm_write+0x7e>
			if (error_code != STATUS_OK) {
    9ffe:	2800      	cmp	r0, #0
    a000:	d12d      	bne.n	a05e <nvm_write+0xea>
    a002:	3540      	adds	r5, #64	; 0x40
		for (i = 0; i < NVMCTRL_ROW_PAGES; i++) {
    a004:	9b01      	ldr	r3, [sp, #4]
    a006:	42ab      	cmp	r3, r5
    a008:	d1ee      	bne.n	9fe8 <nvm_write+0x74>
	cpu_irq_leave_critical();
    a00a:	4b1e      	ldr	r3, [pc, #120]	; (a084 <nvm_write+0x110>)
    a00c:	4798      	blx	r3
    a00e:	9b02      	ldr	r3, [sp, #8]
    a010:	3b01      	subs	r3, #1
    a012:	3bff      	subs	r3, #255	; 0xff
    a014:	9302      	str	r3, [sp, #8]
    a016:	9500      	str	r5, [sp, #0]
	while (length) {
    a018:	4653      	mov	r3, sl
    a01a:	2b00      	cmp	r3, #0
    a01c:	d028      	beq.n	a070 <nvm_write+0xfc>
    a01e:	9b00      	ldr	r3, [sp, #0]
    a020:	1c5f      	adds	r7, r3, #1
    a022:	37ff      	adds	r7, #255	; 0xff
{
    a024:	001c      	movs	r4, r3
    a026:	46b9      	mov	r9, r7
    a028:	001f      	movs	r7, r3
    a02a:	1be5      	subs	r5, r4, r7
    a02c:	ab04      	add	r3, sp, #16
    a02e:	469c      	mov	ip, r3
    a030:	4465      	add	r5, ip
				error_code = nvm_read_buffer(
    a032:	2240      	movs	r2, #64	; 0x40
    a034:	0029      	movs	r1, r5
    a036:	0020      	movs	r0, r4
    a038:	47b0      	blx	r6
			} while (error_code == STATUS_BUSY);
    a03a:	2805      	cmp	r0, #5
    a03c:	d0f9      	beq.n	a032 <nvm_write+0xbe>
			if (error_code != STATUS_OK) {
    a03e:	2800      	cmp	r0, #0
    a040:	d10d      	bne.n	a05e <nvm_write+0xea>
    a042:	3440      	adds	r4, #64	; 0x40
		for (i = 0; i < NVMCTRL_ROW_PAGES; i++) {
    a044:	454c      	cmp	r4, r9
    a046:	d1f0      	bne.n	a02a <nvm_write+0xb6>
    a048:	464f      	mov	r7, r9
		for (i = row_start_address;
    a04a:	9b00      	ldr	r3, [sp, #0]
    a04c:	429f      	cmp	r7, r3
    a04e:	d9c0      	bls.n	9fd2 <nvm_write+0x5e>
    a050:	4652      	mov	r2, sl
    a052:	4641      	mov	r1, r8
    a054:	9401      	str	r4, [sp, #4]
    a056:	e7aa      	b.n	9fae <nvm_write+0x3a>
			return ERR_INVALID_ARG;
		}
		break;

	default:
		return ERR_INVALID_ARG;
    a058:	2008      	movs	r0, #8
    a05a:	4240      	negs	r0, r0
    a05c:	e001      	b.n	a062 <nvm_write+0xee>
			return ERR_INVALID_ARG;
    a05e:	2008      	movs	r0, #8
    a060:	4240      	negs	r0, r0
	}

	return STATUS_OK;
}
    a062:	b045      	add	sp, #276	; 0x114
    a064:	bc3c      	pop	{r2, r3, r4, r5}
    a066:	4690      	mov	r8, r2
    a068:	4699      	mov	r9, r3
    a06a:	46a2      	mov	sl, r4
    a06c:	46ab      	mov	fp, r5
    a06e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return STATUS_OK;
    a070:	2000      	movs	r0, #0
    a072:	e7f6      	b.n	a062 <nvm_write+0xee>
    a074:	00000d11 	.word	0x00000d11
    a078:	00000d91 	.word	0x00000d91
    a07c:	000001ad 	.word	0x000001ad
    a080:	00000c39 	.word	0x00000c39
    a084:	000001ed 	.word	0x000001ed

0000a088 <nvm_init>:

status_code_t nvm_init(mem_type_t mem)
{
    a088:	b500      	push	{lr}
    a08a:	b083      	sub	sp, #12
	if (INT_FLASH == mem) {
    a08c:	2800      	cmp	r0, #0
    a08e:	d110      	bne.n	a0b2 <nvm_init+0x2a>
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
    a090:	2300      	movs	r3, #0
    a092:	466a      	mov	r2, sp
    a094:	7013      	strb	r3, [r2, #0]
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
    a096:	4a08      	ldr	r2, [pc, #32]	; (a0b8 <nvm_init+0x30>)
    a098:	6852      	ldr	r2, [r2, #4]
	config->disable_cache     = false;
    a09a:	466a      	mov	r2, sp
    a09c:	70d3      	strb	r3, [r2, #3]
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
    a09e:	7113      	strb	r3, [r2, #4]
		struct nvm_config config;
		/* Get the default configuration */
		nvm_get_config_defaults(&config);

		/* Enable automatic page write mode */
		config.manual_page_write = false;
    a0a0:	7053      	strb	r3, [r2, #1]

		/* Set wait state to 1 */
		config.wait_states = 2;
    a0a2:	3302      	adds	r3, #2
    a0a4:	7093      	strb	r3, [r2, #2]

		/* Set the NVM configuration */
		nvm_set_config(&config);
    a0a6:	4668      	mov	r0, sp
    a0a8:	4b04      	ldr	r3, [pc, #16]	; (a0bc <nvm_init+0x34>)
    a0aa:	4798      	blx	r3

		return STATUS_OK;
    a0ac:	2000      	movs	r0, #0
	}

	return ERR_INVALID_ARG;
}
    a0ae:	b003      	add	sp, #12
    a0b0:	bd00      	pop	{pc}
	return ERR_INVALID_ARG;
    a0b2:	2008      	movs	r0, #8
    a0b4:	4240      	negs	r0, r0
    a0b6:	e7fa      	b.n	a0ae <nvm_init+0x26>
    a0b8:	41004000 	.word	0x41004000
    a0bc:	00000afd 	.word	0x00000afd

0000a0c0 <print_array>:
 \brief      Function to Print array of characters
 \param[in]  *array  - Pointer of the array to be printed
 \param[in]   length - Length of the array
 ************************************************************************/
static void print_array (uint8_t *array, uint8_t length)
{
    a0c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a0c2:	0004      	movs	r4, r0
    a0c4:	000d      	movs	r5, r1
    printf("0x");
    a0c6:	480a      	ldr	r0, [pc, #40]	; (a0f0 <print_array+0x30>)
    a0c8:	4b0a      	ldr	r3, [pc, #40]	; (a0f4 <print_array+0x34>)
    a0ca:	4798      	blx	r3
    for (uint8_t i =0; i < length; i++)
    a0cc:	2d00      	cmp	r5, #0
    a0ce:	d00b      	beq.n	a0e8 <print_array+0x28>
    a0d0:	3d01      	subs	r5, #1
    a0d2:	b2ed      	uxtb	r5, r5
    a0d4:	3501      	adds	r5, #1
    a0d6:	1965      	adds	r5, r4, r5
    {
        printf("%02x", *array);
    a0d8:	4e07      	ldr	r6, [pc, #28]	; (a0f8 <print_array+0x38>)
    a0da:	4f06      	ldr	r7, [pc, #24]	; (a0f4 <print_array+0x34>)
    a0dc:	7821      	ldrb	r1, [r4, #0]
    a0de:	0030      	movs	r0, r6
    a0e0:	47b8      	blx	r7
        array++;
    a0e2:	3401      	adds	r4, #1
    for (uint8_t i =0; i < length; i++)
    a0e4:	42ac      	cmp	r4, r5
    a0e6:	d1f9      	bne.n	a0dc <print_array+0x1c>
    }
    printf("\n\r");
    a0e8:	4804      	ldr	r0, [pc, #16]	; (a0fc <print_array+0x3c>)
    a0ea:	4b02      	ldr	r3, [pc, #8]	; (a0f4 <print_array+0x34>)
    a0ec:	4798      	blx	r3
}
    a0ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a0f0:	0001bf30 	.word	0x0001bf30
    a0f4:	00014ae1 	.word	0x00014ae1
    a0f8:	0001bf34 	.word	0x0001bf34
    a0fc:	0001c20c 	.word	0x0001c20c

0000a100 <print_stack_status>:
{
    a100:	b510      	push	{r4, lr}
    switch(status)
    a102:	0003      	movs	r3, r0
    a104:	3b08      	subs	r3, #8
    a106:	b2da      	uxtb	r2, r3
    a108:	2a0d      	cmp	r2, #13
    a10a:	d833      	bhi.n	a174 <print_stack_status+0x74>
    a10c:	0093      	lsls	r3, r2, #2
    a10e:	4a1c      	ldr	r2, [pc, #112]	; (a180 <print_stack_status+0x80>)
    a110:	58d3      	ldr	r3, [r2, r3]
    a112:	469f      	mov	pc, r3
             printf("\nlorawan_success\n\r");
    a114:	481b      	ldr	r0, [pc, #108]	; (a184 <print_stack_status+0x84>)
    a116:	4b1c      	ldr	r3, [pc, #112]	; (a188 <print_stack_status+0x88>)
    a118:	4798      	blx	r3
}
    a11a:	bd10      	pop	{r4, pc}
             printf("\nlorawan_state : stack_Busy\n\r");
    a11c:	481b      	ldr	r0, [pc, #108]	; (a18c <print_stack_status+0x8c>)
    a11e:	4b1a      	ldr	r3, [pc, #104]	; (a188 <print_stack_status+0x88>)
    a120:	4798      	blx	r3
        break;
    a122:	e7fa      	b.n	a11a <print_stack_status+0x1a>
            printf("\ndevice_not_joined_to_network\n\r");
    a124:	481a      	ldr	r0, [pc, #104]	; (a190 <print_stack_status+0x90>)
    a126:	4b18      	ldr	r3, [pc, #96]	; (a188 <print_stack_status+0x88>)
    a128:	4798      	blx	r3
        break;
    a12a:	e7f6      	b.n	a11a <print_stack_status+0x1a>
            printf("\ninvalid_parameter\n\r");
    a12c:	4819      	ldr	r0, [pc, #100]	; (a194 <print_stack_status+0x94>)
    a12e:	4b16      	ldr	r3, [pc, #88]	; (a188 <print_stack_status+0x88>)
    a130:	4798      	blx	r3
        break;
    a132:	e7f2      	b.n	a11a <print_stack_status+0x1a>
            printf("\nkeys_not_initialized\n\r");
    a134:	4818      	ldr	r0, [pc, #96]	; (a198 <print_stack_status+0x98>)
    a136:	4b14      	ldr	r3, [pc, #80]	; (a188 <print_stack_status+0x88>)
    a138:	4798      	blx	r3
        break;
    a13a:	e7ee      	b.n	a11a <print_stack_status+0x1a>
            printf("\nsilent_immediately_active\n\r");
    a13c:	4817      	ldr	r0, [pc, #92]	; (a19c <print_stack_status+0x9c>)
    a13e:	4b12      	ldr	r3, [pc, #72]	; (a188 <print_stack_status+0x88>)
    a140:	4798      	blx	r3
        break;
    a142:	e7ea      	b.n	a11a <print_stack_status+0x1a>
            printf("\nframecounter_error_rejoin_needed\n\r");
    a144:	4816      	ldr	r0, [pc, #88]	; (a1a0 <print_stack_status+0xa0>)
    a146:	4b10      	ldr	r3, [pc, #64]	; (a188 <print_stack_status+0x88>)
    a148:	4798      	blx	r3
        break;
    a14a:	e7e6      	b.n	a11a <print_stack_status+0x1a>
            printf("\ninvalid_buffer_length\n\r");
    a14c:	4815      	ldr	r0, [pc, #84]	; (a1a4 <print_stack_status+0xa4>)
    a14e:	4b0e      	ldr	r3, [pc, #56]	; (a188 <print_stack_status+0x88>)
    a150:	4798      	blx	r3
        break;
    a152:	e7e2      	b.n	a11a <print_stack_status+0x1a>
            printf("\nMAC_paused\n\r");
    a154:	4814      	ldr	r0, [pc, #80]	; (a1a8 <print_stack_status+0xa8>)
    a156:	4b0c      	ldr	r3, [pc, #48]	; (a188 <print_stack_status+0x88>)
    a158:	4798      	blx	r3
        break;
    a15a:	e7de      	b.n	a11a <print_stack_status+0x1a>
            printf("\nno_free_channels_found\n\r");
    a15c:	4813      	ldr	r0, [pc, #76]	; (a1ac <print_stack_status+0xac>)
    a15e:	4b0a      	ldr	r3, [pc, #40]	; (a188 <print_stack_status+0x88>)
    a160:	4798      	blx	r3
        break;
    a162:	e7da      	b.n	a11a <print_stack_status+0x1a>
            printf("\nrequest_invalid\n\r");
    a164:	4812      	ldr	r0, [pc, #72]	; (a1b0 <print_stack_status+0xb0>)
    a166:	4b08      	ldr	r3, [pc, #32]	; (a188 <print_stack_status+0x88>)
    a168:	4798      	blx	r3
        break;
    a16a:	e7d6      	b.n	a11a <print_stack_status+0x1a>
            printf("\nprev_join_request_in_progress\n\r");
    a16c:	4811      	ldr	r0, [pc, #68]	; (a1b4 <print_stack_status+0xb4>)
    a16e:	4b06      	ldr	r3, [pc, #24]	; (a188 <print_stack_status+0x88>)
    a170:	4798      	blx	r3
        break;
    a172:	e7d2      	b.n	a11a <print_stack_status+0x1a>
           printf("\nrequest_failed %d\n\r",status);
    a174:	0001      	movs	r1, r0
    a176:	4810      	ldr	r0, [pc, #64]	; (a1b8 <print_stack_status+0xb8>)
    a178:	4b03      	ldr	r3, [pc, #12]	; (a188 <print_stack_status+0x88>)
    a17a:	4798      	blx	r3
}
    a17c:	e7cd      	b.n	a11a <print_stack_status+0x1a>
    a17e:	46c0      	nop			; (mov r8, r8)
    a180:	0001bab0 	.word	0x0001bab0
    a184:	0001bf3c 	.word	0x0001bf3c
    a188:	00014ae1 	.word	0x00014ae1
    a18c:	0001bf50 	.word	0x0001bf50
    a190:	0001bf70 	.word	0x0001bf70
    a194:	0001bf90 	.word	0x0001bf90
    a198:	0001bfa8 	.word	0x0001bfa8
    a19c:	0001bfc0 	.word	0x0001bfc0
    a1a0:	0001bfe0 	.word	0x0001bfe0
    a1a4:	0001c004 	.word	0x0001c004
    a1a8:	0001c020 	.word	0x0001c020
    a1ac:	0001c030 	.word	0x0001c030
    a1b0:	0001c04c 	.word	0x0001c04c
    a1b4:	0001c060 	.word	0x0001c060
    a1b8:	0001c084 	.word	0x0001c084

0000a1bc <cert_joindata_callback>:
{
    a1bc:	b510      	push	{r4, lr}
    a1be:	b082      	sub	sp, #8
    if(true == status)
    a1c0:	2800      	cmp	r0, #0
    a1c2:	d011      	beq.n	a1e8 <cert_joindata_callback+0x2c>
        printf("\nJoining Successful\n\r");
    a1c4:	4810      	ldr	r0, [pc, #64]	; (a208 <cert_joindata_callback+0x4c>)
    a1c6:	4b11      	ldr	r3, [pc, #68]	; (a20c <cert_joindata_callback+0x50>)
    a1c8:	4798      	blx	r3
        stackRetStatus = SwTimerStart(certAppTimerId, MS_TO_US(CERT_APP_TIMEOUT), SW_TIMEOUT_RELATIVE, (void*)cert_app_timer_callback, NULL);
    a1ca:	4b11      	ldr	r3, [pc, #68]	; (a210 <cert_joindata_callback+0x54>)
    a1cc:	7818      	ldrb	r0, [r3, #0]
    a1ce:	2300      	movs	r3, #0
    a1d0:	9300      	str	r3, [sp, #0]
    a1d2:	4b10      	ldr	r3, [pc, #64]	; (a214 <cert_joindata_callback+0x58>)
    a1d4:	2200      	movs	r2, #0
    a1d6:	4910      	ldr	r1, [pc, #64]	; (a218 <cert_joindata_callback+0x5c>)
    a1d8:	4c10      	ldr	r4, [pc, #64]	; (a21c <cert_joindata_callback+0x60>)
    a1da:	47a0      	blx	r4
        if(stackRetStatus != LORAWAN_SUCCESS)
    a1dc:	2808      	cmp	r0, #8
    a1de:	d00a      	beq.n	a1f6 <cert_joindata_callback+0x3a>
            printf("ERROR : Unable to start Certification Timer\r\n");
    a1e0:	480f      	ldr	r0, [pc, #60]	; (a220 <cert_joindata_callback+0x64>)
    a1e2:	4b10      	ldr	r3, [pc, #64]	; (a224 <cert_joindata_callback+0x68>)
    a1e4:	4798      	blx	r3
    a1e6:	e006      	b.n	a1f6 <cert_joindata_callback+0x3a>
        stackRetStatus = LORAWAN_Join(LORAWAN_OTAA);
    a1e8:	2000      	movs	r0, #0
    a1ea:	4b0f      	ldr	r3, [pc, #60]	; (a228 <cert_joindata_callback+0x6c>)
    a1ec:	4798      	blx	r3
        if (stackRetStatus == LORAWAN_SUCCESS)
    a1ee:	2808      	cmp	r0, #8
    a1f0:	d006      	beq.n	a200 <cert_joindata_callback+0x44>
            print_stack_status(stackRetStatus);
    a1f2:	4b0e      	ldr	r3, [pc, #56]	; (a22c <cert_joindata_callback+0x70>)
    a1f4:	4798      	blx	r3
    printf("\n\r*******************************************************\n\r");
    a1f6:	480e      	ldr	r0, [pc, #56]	; (a230 <cert_joindata_callback+0x74>)
    a1f8:	4b04      	ldr	r3, [pc, #16]	; (a20c <cert_joindata_callback+0x50>)
    a1fa:	4798      	blx	r3
}
    a1fc:	b002      	add	sp, #8
    a1fe:	bd10      	pop	{r4, pc}
            printf("\nOTAA Join Request Sent\n\r");
    a200:	480c      	ldr	r0, [pc, #48]	; (a234 <cert_joindata_callback+0x78>)
    a202:	4b02      	ldr	r3, [pc, #8]	; (a20c <cert_joindata_callback+0x50>)
    a204:	4798      	blx	r3
    a206:	e7f6      	b.n	a1f6 <cert_joindata_callback+0x3a>
    a208:	0001be90 	.word	0x0001be90
    a20c:	00014ae1 	.word	0x00014ae1
    a210:	20000fbb 	.word	0x20000fbb
    a214:	0000a239 	.word	0x0000a239
    a218:	004c4b40 	.word	0x004c4b40
    a21c:	00009485 	.word	0x00009485
    a220:	0001bea8 	.word	0x0001bea8
    a224:	00014ba5 	.word	0x00014ba5
    a228:	0000cedd 	.word	0x0000cedd
    a22c:	0000a101 	.word	0x0000a101
    a230:	0001bef4 	.word	0x0001bef4
    a234:	0001bed8 	.word	0x0001bed8

0000a238 <cert_app_timer_callback>:

/*********************************************************************//*
 \brief    Certification Timer Callback
 ************************************************************************/
static void cert_app_timer_callback(uint8_t param)
{
    a238:	b510      	push	{r4, lr}
    a23a:	b082      	sub	sp, #8
    StackRetStatus_t status;
    SwTimerStart(certAppTimerId, MS_TO_US(CERT_APP_TIMEOUT), SW_TIMEOUT_RELATIVE, (void *)cert_app_timer_callback, NULL);
    a23c:	4b1c      	ldr	r3, [pc, #112]	; (a2b0 <cert_app_timer_callback+0x78>)
    a23e:	7818      	ldrb	r0, [r3, #0]
    a240:	2300      	movs	r3, #0
    a242:	9300      	str	r3, [sp, #0]
    a244:	4b1b      	ldr	r3, [pc, #108]	; (a2b4 <cert_app_timer_callback+0x7c>)
    a246:	2200      	movs	r2, #0
    a248:	491b      	ldr	r1, [pc, #108]	; (a2b8 <cert_app_timer_callback+0x80>)
    a24a:	4c1c      	ldr	r4, [pc, #112]	; (a2bc <cert_app_timer_callback+0x84>)
    a24c:	47a0      	blx	r4

    if(testMode == OFF)
    a24e:	4b1c      	ldr	r3, [pc, #112]	; (a2c0 <cert_app_timer_callback+0x88>)
    a250:	781b      	ldrb	r3, [r3, #0]
    a252:	2b00      	cmp	r3, #0
    a254:	d111      	bne.n	a27a <cert_app_timer_callback+0x42>
    {
        lorawanSendReq.buffer = sendData;
    a256:	481b      	ldr	r0, [pc, #108]	; (a2c4 <cert_app_timer_callback+0x8c>)
    a258:	4b1b      	ldr	r3, [pc, #108]	; (a2c8 <cert_app_timer_callback+0x90>)
    a25a:	6043      	str	r3, [r0, #4]
        lorawanSendReq.bufferLength = sendDataLen;
    a25c:	4b1b      	ldr	r3, [pc, #108]	; (a2cc <cert_app_timer_callback+0x94>)
    a25e:	881b      	ldrh	r3, [r3, #0]
    a260:	7203      	strb	r3, [r0, #8]
        lorawanSendReq.confirmed = CERT_APP_TRANSMISSION_TYPE;
    a262:	2300      	movs	r3, #0
    a264:	7003      	strb	r3, [r0, #0]
        lorawanSendReq.port = CERT_APP_FPORT;
    a266:	3301      	adds	r3, #1
    a268:	7043      	strb	r3, [r0, #1]
        status = LORAWAN_Send(&lorawanSendReq);
    a26a:	4b19      	ldr	r3, [pc, #100]	; (a2d0 <cert_app_timer_callback+0x98>)
    a26c:	4798      	blx	r3
        lorawanSendReq.confirmed = bTxCnf;
        lorawanSendReq.port = TEST_PORT_NB;
        status = LORAWAN_Send(&lorawanSendReq);
    }

    if (LORAWAN_SUCCESS == status)
    a26e:	2808      	cmp	r0, #8
    a270:	d011      	beq.n	a296 <cert_app_timer_callback+0x5e>
        printf("\nFrame Sent:");
        print_array(lorawanSendReq.buffer,lorawanSendReq.bufferLength);
    }
    else
    {
        print_stack_status(status);
    a272:	4b18      	ldr	r3, [pc, #96]	; (a2d4 <cert_app_timer_callback+0x9c>)
    a274:	4798      	blx	r3
    }
}
    a276:	b002      	add	sp, #8
    a278:	bd10      	pop	{r4, pc}
        lorawanSendReq.buffer = sendData;
    a27a:	4812      	ldr	r0, [pc, #72]	; (a2c4 <cert_app_timer_callback+0x8c>)
    a27c:	4b12      	ldr	r3, [pc, #72]	; (a2c8 <cert_app_timer_callback+0x90>)
    a27e:	6043      	str	r3, [r0, #4]
        lorawanSendReq.bufferLength = sendDataLen;
    a280:	4b12      	ldr	r3, [pc, #72]	; (a2cc <cert_app_timer_callback+0x94>)
    a282:	881b      	ldrh	r3, [r3, #0]
    a284:	7203      	strb	r3, [r0, #8]
        lorawanSendReq.confirmed = bTxCnf;
    a286:	4b14      	ldr	r3, [pc, #80]	; (a2d8 <cert_app_timer_callback+0xa0>)
    a288:	781b      	ldrb	r3, [r3, #0]
    a28a:	7003      	strb	r3, [r0, #0]
        lorawanSendReq.port = TEST_PORT_NB;
    a28c:	23e0      	movs	r3, #224	; 0xe0
    a28e:	7043      	strb	r3, [r0, #1]
        status = LORAWAN_Send(&lorawanSendReq);
    a290:	4b0f      	ldr	r3, [pc, #60]	; (a2d0 <cert_app_timer_callback+0x98>)
    a292:	4798      	blx	r3
    a294:	e7eb      	b.n	a26e <cert_app_timer_callback+0x36>
        pktRxd = false;
    a296:	2200      	movs	r2, #0
    a298:	4b10      	ldr	r3, [pc, #64]	; (a2dc <cert_app_timer_callback+0xa4>)
    a29a:	701a      	strb	r2, [r3, #0]
        printf("\nFrame Sent:");
    a29c:	4810      	ldr	r0, [pc, #64]	; (a2e0 <cert_app_timer_callback+0xa8>)
    a29e:	4b11      	ldr	r3, [pc, #68]	; (a2e4 <cert_app_timer_callback+0xac>)
    a2a0:	4798      	blx	r3
        print_array(lorawanSendReq.buffer,lorawanSendReq.bufferLength);
    a2a2:	4b08      	ldr	r3, [pc, #32]	; (a2c4 <cert_app_timer_callback+0x8c>)
    a2a4:	7a19      	ldrb	r1, [r3, #8]
    a2a6:	6858      	ldr	r0, [r3, #4]
    a2a8:	4b0f      	ldr	r3, [pc, #60]	; (a2e8 <cert_app_timer_callback+0xb0>)
    a2aa:	4798      	blx	r3
    a2ac:	e7e3      	b.n	a276 <cert_app_timer_callback+0x3e>
    a2ae:	46c0      	nop			; (mov r8, r8)
    a2b0:	20000fbb 	.word	0x20000fbb
    a2b4:	0000a239 	.word	0x0000a239
    a2b8:	004c4b40 	.word	0x004c4b40
    a2bc:	00009485 	.word	0x00009485
    a2c0:	20001036 	.word	0x20001036
    a2c4:	20000fc0 	.word	0x20000fc0
    a2c8:	20000fd0 	.word	0x20000fd0
    a2cc:	20001034 	.word	0x20001034
    a2d0:	0000c2a1 	.word	0x0000c2a1
    a2d4:	0000a101 	.word	0x0000a101
    a2d8:	20000fba 	.word	0x20000fba
    a2dc:	20000fcc 	.word	0x20000fcc
    a2e0:	0001bd4c 	.word	0x0001bd4c
    a2e4:	00014ae1 	.word	0x00014ae1
    a2e8:	0000a0c1 	.word	0x0000a0c1

0000a2ec <cert_appdata_callback>:
{
    a2ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    a2ee:	46c6      	mov	lr, r8
    a2f0:	b500      	push	{lr}
    if (LORAWAN_EVT_RX_DATA_AVAILABLE == appdata->evt)
    a2f2:	780b      	ldrb	r3, [r1, #0]
    a2f4:	2b02      	cmp	r3, #2
    a2f6:	d005      	beq.n	a304 <cert_appdata_callback+0x18>
    else if(LORAWAN_EVT_TRANSACTION_COMPLETE == appdata->evt)
    a2f8:	2b04      	cmp	r3, #4
    a2fa:	d100      	bne.n	a2fe <cert_appdata_callback+0x12>
    a2fc:	e0b8      	b.n	a470 <cert_appdata_callback+0x184>
}
    a2fe:	bc04      	pop	{r2}
    a300:	4690      	mov	r8, r2
    a302:	bdf0      	pop	{r4, r5, r6, r7, pc}
        StackRetStatus_t status = appdata->param.rxData.status;
    a304:	7b4b      	ldrb	r3, [r1, #13]
        switch(status)
    a306:	2b08      	cmp	r3, #8
    a308:	d000      	beq.n	a30c <cert_appdata_callback+0x20>
    a30a:	e0ac      	b.n	a466 <cert_appdata_callback+0x17a>
        uint8_t *pData = appdata->param.rxData.pData;
    a30c:	688e      	ldr	r6, [r1, #8]
        uint8_t dataLength = appdata->param.rxData.dataLength;
    a30e:	7b0b      	ldrb	r3, [r1, #12]
    a310:	4698      	mov	r8, r3
        uint32_t devAddress = appdata->param.rxData.devAddr;
    a312:	684d      	ldr	r5, [r1, #4]
                 pktRxd = true;
    a314:	2201      	movs	r2, #1
    a316:	4b66      	ldr	r3, [pc, #408]	; (a4b0 <cert_appdata_callback+0x1c4>)
    a318:	701a      	strb	r2, [r3, #0]
                 if((dataLength > 0U) && (NULL != pData))
    a31a:	4643      	mov	r3, r8
    a31c:	2b00      	cmp	r3, #0
    a31e:	d100      	bne.n	a322 <cert_appdata_callback+0x36>
    a320:	e096      	b.n	a450 <cert_appdata_callback+0x164>
    a322:	2e00      	cmp	r6, #0
    a324:	d100      	bne.n	a328 <cert_appdata_callback+0x3c>
    a326:	e093      	b.n	a450 <cert_appdata_callback+0x164>
                     printf("*** Received DL Data ***\n\r");
    a328:	4862      	ldr	r0, [pc, #392]	; (a4b4 <cert_appdata_callback+0x1c8>)
    a32a:	4c63      	ldr	r4, [pc, #396]	; (a4b8 <cert_appdata_callback+0x1cc>)
    a32c:	47a0      	blx	r4
                     printf("\nFrame Received at port %d\n\r",pData[0]);
    a32e:	7831      	ldrb	r1, [r6, #0]
    a330:	4862      	ldr	r0, [pc, #392]	; (a4bc <cert_appdata_callback+0x1d0>)
    a332:	47a0      	blx	r4
                     printf("\nFrame Length - %d\n\r",dataLength);
    a334:	4641      	mov	r1, r8
    a336:	4862      	ldr	r0, [pc, #392]	; (a4c0 <cert_appdata_callback+0x1d4>)
    a338:	47a0      	blx	r4
                     printf("\nAddress - 0x%lx\n\r", devAddress);
    a33a:	0029      	movs	r1, r5
    a33c:	4861      	ldr	r0, [pc, #388]	; (a4c4 <cert_appdata_callback+0x1d8>)
    a33e:	47a0      	blx	r4
                     printf ("\nPayload: ");
    a340:	4861      	ldr	r0, [pc, #388]	; (a4c8 <cert_appdata_callback+0x1dc>)
    a342:	47a0      	blx	r4
                     for (uint8_t i =0; i<dataLength - 1; i++)
    a344:	4643      	mov	r3, r8
    a346:	1e5f      	subs	r7, r3, #1
    a348:	2f00      	cmp	r7, #0
    a34a:	dd09      	ble.n	a360 <cert_appdata_callback+0x74>
    a34c:	2400      	movs	r4, #0
                         printf("%x",pData[i+1]);
    a34e:	4d5a      	ldr	r5, [pc, #360]	; (a4b8 <cert_appdata_callback+0x1cc>)
    a350:	1933      	adds	r3, r6, r4
    a352:	7859      	ldrb	r1, [r3, #1]
    a354:	485d      	ldr	r0, [pc, #372]	; (a4cc <cert_appdata_callback+0x1e0>)
    a356:	47a8      	blx	r5
                     for (uint8_t i =0; i<dataLength - 1; i++)
    a358:	3401      	adds	r4, #1
    a35a:	b2e4      	uxtb	r4, r4
    a35c:	42bc      	cmp	r4, r7
    a35e:	dbf7      	blt.n	a350 <cert_appdata_callback+0x64>
                     printf("\r\n*************************\r\n");
    a360:	485b      	ldr	r0, [pc, #364]	; (a4d0 <cert_appdata_callback+0x1e4>)
    a362:	4b5c      	ldr	r3, [pc, #368]	; (a4d4 <cert_appdata_callback+0x1e8>)
    a364:	4798      	blx	r3
                     if(pData[0] == TEST_PORT_NB)
    a366:	7833      	ldrb	r3, [r6, #0]
    a368:	2be0      	cmp	r3, #224	; 0xe0
    a36a:	d178      	bne.n	a45e <cert_appdata_callback+0x172>
                       cert_handle_cert_rx_data(pData+1,dataLength-1);
    a36c:	4643      	mov	r3, r8
    a36e:	1e58      	subs	r0, r3, #1
    a370:	b2c0      	uxtb	r0, r0
 ************************************************************************/
static void cert_handle_cert_rx_data(uint8_t* data,uint8_t dataLen)
{
    StackRetStatus_t status;

    if (dataLen > 0)
    a372:	2800      	cmp	r0, #0
    a374:	d073      	beq.n	a45e <cert_appdata_callback+0x172>
    {
        downlinkCtr++;
    a376:	4a58      	ldr	r2, [pc, #352]	; (a4d8 <cert_appdata_callback+0x1ec>)
    a378:	8813      	ldrh	r3, [r2, #0]
    a37a:	3301      	adds	r3, #1
    a37c:	b29b      	uxth	r3, r3
    a37e:	8013      	strh	r3, [r2, #0]
        uplinkTestNoResp = 0;
    a380:	2100      	movs	r1, #0
    a382:	4a56      	ldr	r2, [pc, #344]	; (a4dc <cert_appdata_callback+0x1f0>)
    a384:	7011      	strb	r1, [r2, #0]

        //prepare the next data
        sendData[0] = (uint8_t) (downlinkCtr >> 8);
    a386:	4a56      	ldr	r2, [pc, #344]	; (a4e0 <cert_appdata_callback+0x1f4>)
    a388:	0a19      	lsrs	r1, r3, #8
    a38a:	7011      	strb	r1, [r2, #0]
        sendData[1] = (uint8_t) (downlinkCtr);
    a38c:	7053      	strb	r3, [r2, #1]
        sendDataLen = 2;
    a38e:	2202      	movs	r2, #2
    a390:	4b54      	ldr	r3, [pc, #336]	; (a4e4 <cert_appdata_callback+0x1f8>)
    a392:	801a      	strh	r2, [r3, #0]

        switch (data[0])
    a394:	7873      	ldrb	r3, [r6, #1]
    a396:	2b06      	cmp	r3, #6
    a398:	d861      	bhi.n	a45e <cert_appdata_callback+0x172>
    a39a:	009b      	lsls	r3, r3, #2
    a39c:	4a52      	ldr	r2, [pc, #328]	; (a4e8 <cert_appdata_callback+0x1fc>)
    a39e:	58d3      	ldr	r3, [r2, r3]
    a3a0:	469f      	mov	pc, r3
        {
            case DEACTIVATE_MODE:
            {
                if (dataLen == 1) {
    a3a2:	2801      	cmp	r0, #1
    a3a4:	d15b      	bne.n	a45e <cert_appdata_callback+0x172>
                    //Deactivated test mode
                    testMode = OFF;
    a3a6:	2200      	movs	r2, #0
    a3a8:	4b50      	ldr	r3, [pc, #320]	; (a4ec <cert_appdata_callback+0x200>)
    a3aa:	701a      	strb	r2, [r3, #0]
    a3ac:	e057      	b.n	a45e <cert_appdata_callback+0x172>
            break;

            case ACTIVATE_MODE:
            {
                bool bPayloadValid = false;
                if (dataLen == 4)
    a3ae:	2804      	cmp	r0, #4
    a3b0:	d155      	bne.n	a45e <cert_appdata_callback+0x172>
    a3b2:	1cb3      	adds	r3, r6, #2
    a3b4:	3605      	adds	r6, #5
                {
                    for (uint8_t i = 0; i < 4; i++)
                    {
                        if (data[i] == 1)
    a3b6:	781a      	ldrb	r2, [r3, #0]
    a3b8:	2a01      	cmp	r2, #1
    a3ba:	d150      	bne.n	a45e <cert_appdata_callback+0x172>
    a3bc:	3301      	adds	r3, #1
                    for (uint8_t i = 0; i < 4; i++)
    a3be:	42b3      	cmp	r3, r6
    a3c0:	d1f9      	bne.n	a3b6 <cert_appdata_callback+0xca>
    testMode = ON;
    a3c2:	2201      	movs	r2, #1
    a3c4:	4b49      	ldr	r3, [pc, #292]	; (a4ec <cert_appdata_callback+0x200>)
    a3c6:	701a      	strb	r2, [r3, #0]
    downlinkCtr = 0;
    a3c8:	2300      	movs	r3, #0
    a3ca:	4a43      	ldr	r2, [pc, #268]	; (a4d8 <cert_appdata_callback+0x1ec>)
    a3cc:	8013      	strh	r3, [r2, #0]
    sendData[0] = (uint8_t) (downlinkCtr >> 8);
    a3ce:	4a44      	ldr	r2, [pc, #272]	; (a4e0 <cert_appdata_callback+0x1f4>)
    a3d0:	7013      	strb	r3, [r2, #0]
    sendData[1] = (uint8_t) (downlinkCtr);
    a3d2:	7053      	strb	r3, [r2, #1]
    printf("\r\nTest Mode Activated\r\n");
    a3d4:	4846      	ldr	r0, [pc, #280]	; (a4f0 <cert_appdata_callback+0x204>)
    a3d6:	4b3f      	ldr	r3, [pc, #252]	; (a4d4 <cert_appdata_callback+0x1e8>)
    a3d8:	4798      	blx	r3
    a3da:	e040      	b.n	a45e <cert_appdata_callback+0x172>
            }
            break;

            case CNF_MODE:
            {
                if (dataLen == 1)
    a3dc:	2801      	cmp	r0, #1
    a3de:	d13e      	bne.n	a45e <cert_appdata_callback+0x172>
                {
                    //Confirmed frames
                    bTxCnf = true;
    a3e0:	2201      	movs	r2, #1
    a3e2:	4b44      	ldr	r3, [pc, #272]	; (a4f4 <cert_appdata_callback+0x208>)
    a3e4:	701a      	strb	r2, [r3, #0]
    a3e6:	e03a      	b.n	a45e <cert_appdata_callback+0x172>
            }
            break;

            case UNCNF_MODE:
            {
                if (dataLen == 1)
    a3e8:	2801      	cmp	r0, #1
    a3ea:	d138      	bne.n	a45e <cert_appdata_callback+0x172>
                {
                    //Unconfirmed frames
                    bTxCnf = false;
    a3ec:	2200      	movs	r2, #0
    a3ee:	4b41      	ldr	r3, [pc, #260]	; (a4f4 <cert_appdata_callback+0x208>)
    a3f0:	701a      	strb	r2, [r3, #0]
    a3f2:	e034      	b.n	a45e <cert_appdata_callback+0x172>
            }
            break;

            case CRYPTO_MODE:
            {
                if (dataLen <= 33) {
    a3f4:	2821      	cmp	r0, #33	; 0x21
    a3f6:	d832      	bhi.n	a45e <cert_appdata_callback+0x172>
                    //Cryptography tests
                    sendData[0] = 0x04;
    a3f8:	2204      	movs	r2, #4
    a3fa:	4b39      	ldr	r3, [pc, #228]	; (a4e0 <cert_appdata_callback+0x1f4>)
    a3fc:	701a      	strb	r2, [r3, #0]

                    for (uint8_t i = 1; i < dataLen; i++)
    a3fe:	2801      	cmp	r0, #1
    a400:	d910      	bls.n	a424 <cert_appdata_callback+0x138>
    a402:	1cb2      	adds	r2, r6, #2
    a404:	0019      	movs	r1, r3
    a406:	3101      	adds	r1, #1
    a408:	4643      	mov	r3, r8
    a40a:	3b03      	subs	r3, #3
    a40c:	b2db      	uxtb	r3, r3
    a40e:	3303      	adds	r3, #3
    a410:	18f6      	adds	r6, r6, r3
                    {
                        sendData[i] = (((uint16_t) data[i]) + 1) % 256;
    a412:	24ff      	movs	r4, #255	; 0xff
    a414:	7813      	ldrb	r3, [r2, #0]
    a416:	3301      	adds	r3, #1
    a418:	4023      	ands	r3, r4
    a41a:	700b      	strb	r3, [r1, #0]
    a41c:	3201      	adds	r2, #1
    a41e:	3101      	adds	r1, #1
                    for (uint8_t i = 1; i < dataLen; i++)
    a420:	42b2      	cmp	r2, r6
    a422:	d1f7      	bne.n	a414 <cert_appdata_callback+0x128>
                    }
                    sendDataLen = dataLen;
    a424:	4b2f      	ldr	r3, [pc, #188]	; (a4e4 <cert_appdata_callback+0x1f8>)
    a426:	8018      	strh	r0, [r3, #0]
    a428:	e019      	b.n	a45e <cert_appdata_callback+0x172>
            }
            break;

            case OTAA_TRIGGER_MODE:
            {
                status = LORAWAN_Join(LORAWAN_OTAA);
    a42a:	2000      	movs	r0, #0
    a42c:	4b32      	ldr	r3, [pc, #200]	; (a4f8 <cert_appdata_callback+0x20c>)
    a42e:	4798      	blx	r3
                if (status == LORAWAN_SUCCESS)
    a430:	2808      	cmp	r0, #8
    a432:	d002      	beq.n	a43a <cert_appdata_callback+0x14e>
                    SwTimerStop(certAppTimerId);
                    printf("\nOTAA Join Request Sent\n\r");
                }
                else
                {
                    print_stack_status(status);
    a434:	4b31      	ldr	r3, [pc, #196]	; (a4fc <cert_appdata_callback+0x210>)
    a436:	4798      	blx	r3
    a438:	e011      	b.n	a45e <cert_appdata_callback+0x172>
                    testMode = OFF;
    a43a:	2200      	movs	r2, #0
    a43c:	4b2b      	ldr	r3, [pc, #172]	; (a4ec <cert_appdata_callback+0x200>)
    a43e:	701a      	strb	r2, [r3, #0]
                    SwTimerStop(certAppTimerId);
    a440:	4b2f      	ldr	r3, [pc, #188]	; (a500 <cert_appdata_callback+0x214>)
    a442:	7818      	ldrb	r0, [r3, #0]
    a444:	4b2f      	ldr	r3, [pc, #188]	; (a504 <cert_appdata_callback+0x218>)
    a446:	4798      	blx	r3
                    printf("\nOTAA Join Request Sent\n\r");
    a448:	482f      	ldr	r0, [pc, #188]	; (a508 <cert_appdata_callback+0x21c>)
    a44a:	4b1b      	ldr	r3, [pc, #108]	; (a4b8 <cert_appdata_callback+0x1cc>)
    a44c:	4798      	blx	r3
    a44e:	e006      	b.n	a45e <cert_appdata_callback+0x172>
                     uplinkTestNoResp++;
    a450:	4a22      	ldr	r2, [pc, #136]	; (a4dc <cert_appdata_callback+0x1f0>)
    a452:	7813      	ldrb	r3, [r2, #0]
    a454:	3301      	adds	r3, #1
    a456:	7013      	strb	r3, [r2, #0]
                     printf("Received ACK for Confirmed data\r\n");
    a458:	482c      	ldr	r0, [pc, #176]	; (a50c <cert_appdata_callback+0x220>)
    a45a:	4b1e      	ldr	r3, [pc, #120]	; (a4d4 <cert_appdata_callback+0x1e8>)
    a45c:	4798      	blx	r3
                 uplinkTestNoResp = 0;
    a45e:	2200      	movs	r2, #0
    a460:	4b1e      	ldr	r3, [pc, #120]	; (a4dc <cert_appdata_callback+0x1f0>)
    a462:	701a      	strb	r2, [r3, #0]
            break;
    a464:	e74b      	b.n	a2fe <cert_appdata_callback+0x12>
                printf("\r\nMAC NOK! - %d", status);
    a466:	0019      	movs	r1, r3
    a468:	4829      	ldr	r0, [pc, #164]	; (a510 <cert_appdata_callback+0x224>)
    a46a:	4b13      	ldr	r3, [pc, #76]	; (a4b8 <cert_appdata_callback+0x1cc>)
    a46c:	4798      	blx	r3
            break;
    a46e:	e746      	b.n	a2fe <cert_appdata_callback+0x12>
        switch(appdata->param.transCmpl.status)
    a470:	7909      	ldrb	r1, [r1, #4]
    a472:	2908      	cmp	r1, #8
    a474:	d118      	bne.n	a4a8 <cert_appdata_callback+0x1bc>
                if(pktRxd == false)
    a476:	4b0e      	ldr	r3, [pc, #56]	; (a4b0 <cert_appdata_callback+0x1c4>)
    a478:	781b      	ldrb	r3, [r3, #0]
    a47a:	2b00      	cmp	r3, #0
    a47c:	d003      	beq.n	a486 <cert_appdata_callback+0x19a>
        printf("\n\r*************************************************\n\r");
    a47e:	4825      	ldr	r0, [pc, #148]	; (a514 <cert_appdata_callback+0x228>)
    a480:	4b0d      	ldr	r3, [pc, #52]	; (a4b8 <cert_appdata_callback+0x1cc>)
    a482:	4798      	blx	r3
}
    a484:	e73b      	b.n	a2fe <cert_appdata_callback+0x12>
                    printf("Transmission Success\r\n");
    a486:	4824      	ldr	r0, [pc, #144]	; (a518 <cert_appdata_callback+0x22c>)
    a488:	4b12      	ldr	r3, [pc, #72]	; (a4d4 <cert_appdata_callback+0x1e8>)
    a48a:	4798      	blx	r3
                    uplinkTestNoResp++;
    a48c:	4a13      	ldr	r2, [pc, #76]	; (a4dc <cert_appdata_callback+0x1f0>)
    a48e:	7813      	ldrb	r3, [r2, #0]
    a490:	3301      	adds	r3, #1
    a492:	7013      	strb	r3, [r2, #0]
                    sendData[0] = (uint8_t) (downlinkCtr >> 8);
    a494:	4b10      	ldr	r3, [pc, #64]	; (a4d8 <cert_appdata_callback+0x1ec>)
    a496:	881a      	ldrh	r2, [r3, #0]
    a498:	4b11      	ldr	r3, [pc, #68]	; (a4e0 <cert_appdata_callback+0x1f4>)
    a49a:	0a11      	lsrs	r1, r2, #8
    a49c:	7019      	strb	r1, [r3, #0]
                    sendData[1] = (uint8_t) (downlinkCtr);
    a49e:	705a      	strb	r2, [r3, #1]
                    sendDataLen = 2;
    a4a0:	2202      	movs	r2, #2
    a4a2:	4b10      	ldr	r3, [pc, #64]	; (a4e4 <cert_appdata_callback+0x1f8>)
    a4a4:	801a      	strh	r2, [r3, #0]
    a4a6:	e7ea      	b.n	a47e <cert_appdata_callback+0x192>
                printf("\r\nMAC NOK! - %d", appdata->param.transCmpl.status );
    a4a8:	4819      	ldr	r0, [pc, #100]	; (a510 <cert_appdata_callback+0x224>)
    a4aa:	4b03      	ldr	r3, [pc, #12]	; (a4b8 <cert_appdata_callback+0x1cc>)
    a4ac:	4798      	blx	r3
            break;
    a4ae:	e7e6      	b.n	a47e <cert_appdata_callback+0x192>
    a4b0:	20000fcc 	.word	0x20000fcc
    a4b4:	0001bd5c 	.word	0x0001bd5c
    a4b8:	00014ae1 	.word	0x00014ae1
    a4bc:	0001bd78 	.word	0x0001bd78
    a4c0:	0001bd98 	.word	0x0001bd98
    a4c4:	0001bdb0 	.word	0x0001bdb0
    a4c8:	0001bdc4 	.word	0x0001bdc4
    a4cc:	0001bdd0 	.word	0x0001bdd0
    a4d0:	0001bdd4 	.word	0x0001bdd4
    a4d4:	00014ba5 	.word	0x00014ba5
    a4d8:	20000fbc 	.word	0x20000fbc
    a4dc:	20001037 	.word	0x20001037
    a4e0:	20000fd0 	.word	0x20000fd0
    a4e4:	20001034 	.word	0x20001034
    a4e8:	0001bae8 	.word	0x0001bae8
    a4ec:	20001036 	.word	0x20001036
    a4f0:	0001be78 	.word	0x0001be78
    a4f4:	20000fba 	.word	0x20000fba
    a4f8:	0000cedd 	.word	0x0000cedd
    a4fc:	0000a101 	.word	0x0000a101
    a500:	20000fbb 	.word	0x20000fbb
    a504:	00009789 	.word	0x00009789
    a508:	0001bed8 	.word	0x0001bed8
    a50c:	0001bdf4 	.word	0x0001bdf4
    a510:	0001be18 	.word	0x0001be18
    a514:	0001be40 	.word	0x0001be40
    a518:	0001be28 	.word	0x0001be28

0000a51c <cert_app_init>:
{
    a51c:	b5f0      	push	{r4, r5, r6, r7, lr}
    a51e:	b083      	sub	sp, #12
    PDS_DeleteAll();
    a520:	4b63      	ldr	r3, [pc, #396]	; (a6b0 <cert_app_init+0x194>)
    a522:	4798      	blx	r3
    PDS_UnInit();
    a524:	4b63      	ldr	r3, [pc, #396]	; (a6b4 <cert_app_init+0x198>)
    a526:	4798      	blx	r3
    status = SwTimerCreate(&certAppTimerId);
    a528:	4863      	ldr	r0, [pc, #396]	; (a6b8 <cert_app_init+0x19c>)
    a52a:	4b64      	ldr	r3, [pc, #400]	; (a6bc <cert_app_init+0x1a0>)
    a52c:	4798      	blx	r3
    if(status!=LORAWAN_SUCCESS)
    a52e:	2808      	cmp	r0, #8
    a530:	d003      	beq.n	a53a <cert_app_init+0x1e>
        printf("\r\nUnable to start certification timer. Pls check");
    a532:	4863      	ldr	r0, [pc, #396]	; (a6c0 <cert_app_init+0x1a4>)
    a534:	4b63      	ldr	r3, [pc, #396]	; (a6c4 <cert_app_init+0x1a8>)
    a536:	4798      	blx	r3
    a538:	e7fe      	b.n	a538 <cert_app_init+0x1c>
    LORAWAN_Init(cert_appdata_callback, cert_joindata_callback);
    a53a:	4963      	ldr	r1, [pc, #396]	; (a6c8 <cert_app_init+0x1ac>)
    a53c:	4863      	ldr	r0, [pc, #396]	; (a6cc <cert_app_init+0x1b0>)
    a53e:	4b64      	ldr	r3, [pc, #400]	; (a6d0 <cert_app_init+0x1b4>)
    a540:	4798      	blx	r3
    printf("\r\nPlease select one of the band given below\r\n");
    a542:	4f64      	ldr	r7, [pc, #400]	; (a6d4 <cert_app_init+0x1b8>)
    a544:	4e64      	ldr	r6, [pc, #400]	; (a6d8 <cert_app_init+0x1bc>)
        printf("%d. %s\r\n",i,bandStrings[i]);
    a546:	4d65      	ldr	r5, [pc, #404]	; (a6dc <cert_app_init+0x1c0>)
    printf("\r\nPlease select one of the band given below\r\n");
    a548:	0038      	movs	r0, r7
    a54a:	47b0      	blx	r6
        printf("%d. %s\r\n",i,bandStrings[i]);
    a54c:	002a      	movs	r2, r5
    a54e:	2101      	movs	r1, #1
    a550:	4863      	ldr	r0, [pc, #396]	; (a6e0 <cert_app_init+0x1c4>)
    a552:	4c5c      	ldr	r4, [pc, #368]	; (a6c4 <cert_app_init+0x1a8>)
    a554:	47a0      	blx	r4
    printf("Select Regional Band : ");
    a556:	4863      	ldr	r0, [pc, #396]	; (a6e4 <cert_app_init+0x1c8>)
    a558:	47a0      	blx	r4
    rxChar = sio2host_getchar();
    a55a:	4b63      	ldr	r3, [pc, #396]	; (a6e8 <cert_app_init+0x1cc>)
    a55c:	4798      	blx	r3
    a55e:	466b      	mov	r3, sp
    a560:	71d8      	strb	r0, [r3, #7]
    a562:	3307      	adds	r3, #7
    choice = atoi(charPtr);
    a564:	0018      	movs	r0, r3
    a566:	4b61      	ldr	r3, [pc, #388]	; (a6ec <cert_app_init+0x1d0>)
    a568:	4798      	blx	r3
    a56a:	0003      	movs	r3, r0
    if ( (choice >= sizeof(bandTable)) || (choice == 0) )
    a56c:	b2c2      	uxtb	r2, r0
    a56e:	2a01      	cmp	r2, #1
    a570:	d1ea      	bne.n	a548 <cert_app_init+0x2c>
        LORAWAN_Reset(bandTable[choice]);
    a572:	20ff      	movs	r0, #255	; 0xff
    a574:	4018      	ands	r0, r3
    a576:	4b5e      	ldr	r3, [pc, #376]	; (a6f0 <cert_app_init+0x1d4>)
    a578:	5c18      	ldrb	r0, [r3, r0]
    a57a:	4b5e      	ldr	r3, [pc, #376]	; (a6f4 <cert_app_init+0x1d8>)
    a57c:	4798      	blx	r3
    printf("\n\n\r*******************************************************\n\r");
    a57e:	485e      	ldr	r0, [pc, #376]	; (a6f8 <cert_app_init+0x1dc>)
    a580:	4b50      	ldr	r3, [pc, #320]	; (a6c4 <cert_app_init+0x1a8>)
    a582:	4798      	blx	r3
    printf("\r\nInit - Successful\r\n");
    a584:	485d      	ldr	r0, [pc, #372]	; (a6fc <cert_app_init+0x1e0>)
    a586:	4b54      	ldr	r3, [pc, #336]	; (a6d8 <cert_app_init+0x1bc>)
    a588:	4798      	blx	r3
    bool adrValue = true ;
    a58a:	2301      	movs	r3, #1
    a58c:	466a      	mov	r2, sp
    a58e:	7193      	strb	r3, [r2, #6]
    bool testModeEnable = true;
    a590:	466a      	mov	r2, sp
    a592:	1dd1      	adds	r1, r2, #7
    a594:	700b      	strb	r3, [r1, #0]
    status = LORAWAN_SetAttr(TEST_MODE_ENABLE,&testModeEnable);
    a596:	202d      	movs	r0, #45	; 0x2d
    a598:	4b59      	ldr	r3, [pc, #356]	; (a700 <cert_app_init+0x1e4>)
    a59a:	4798      	blx	r3
    if(status == LORAWAN_SUCCESS)
    a59c:	2808      	cmp	r0, #8
    a59e:	d003      	beq.n	a5a8 <cert_app_init+0x8c>
        printf("\nMAC parameters initialization failed\n\r");
    a5a0:	4858      	ldr	r0, [pc, #352]	; (a704 <cert_app_init+0x1e8>)
    a5a2:	4b48      	ldr	r3, [pc, #288]	; (a6c4 <cert_app_init+0x1a8>)
    a5a4:	4798      	blx	r3
    a5a6:	e006      	b.n	a5b6 <cert_app_init+0x9a>
        status = LORAWAN_SetAttr(ADR,&adrValue);
    a5a8:	466b      	mov	r3, sp
    a5aa:	1d99      	adds	r1, r3, #6
    a5ac:	3802      	subs	r0, #2
    a5ae:	4b54      	ldr	r3, [pc, #336]	; (a700 <cert_app_init+0x1e4>)
    a5b0:	4798      	blx	r3
    if (LORAWAN_SUCCESS != status)
    a5b2:	2808      	cmp	r0, #8
    a5b4:	d1f4      	bne.n	a5a0 <cert_app_init+0x84>
	uint8_t dataRate = DR0;
    a5b6:	466b      	mov	r3, sp
    a5b8:	1dd9      	adds	r1, r3, #7
    a5ba:	2300      	movs	r3, #0
    a5bc:	700b      	strb	r3, [r1, #0]
	status = LORAWAN_SetAttr (CURRENT_DATARATE, &dataRate);
    a5be:	2007      	movs	r0, #7
    a5c0:	4b4f      	ldr	r3, [pc, #316]	; (a700 <cert_app_init+0x1e4>)
    a5c2:	4798      	blx	r3
    a5c4:	0004      	movs	r4, r0
    printf("\n********************Join Parameters********************\n\r");
    a5c6:	4850      	ldr	r0, [pc, #320]	; (a708 <cert_app_init+0x1ec>)
    a5c8:	4b3e      	ldr	r3, [pc, #248]	; (a6c4 <cert_app_init+0x1a8>)
    a5ca:	4798      	blx	r3
		if (LORAWAN_SUCCESS == status)
    a5cc:	2c08      	cmp	r4, #8
    a5ce:	d164      	bne.n	a69a <cert_app_init+0x17e>
			status = LORAWAN_SetAttr (DEV_ADDR, &devAddr);
    a5d0:	494e      	ldr	r1, [pc, #312]	; (a70c <cert_app_init+0x1f0>)
    a5d2:	2002      	movs	r0, #2
    a5d4:	4b4a      	ldr	r3, [pc, #296]	; (a700 <cert_app_init+0x1e4>)
    a5d6:	4798      	blx	r3
        if (LORAWAN_SUCCESS == status)
    a5d8:	2808      	cmp	r0, #8
    a5da:	d15e      	bne.n	a69a <cert_app_init+0x17e>
            printf("\nDevice Addr - ");
    a5dc:	484c      	ldr	r0, [pc, #304]	; (a710 <cert_app_init+0x1f4>)
    a5de:	4c39      	ldr	r4, [pc, #228]	; (a6c4 <cert_app_init+0x1a8>)
    a5e0:	47a0      	blx	r4
            printf("%ld \n\r", devAddr);
    a5e2:	4b4a      	ldr	r3, [pc, #296]	; (a70c <cert_app_init+0x1f0>)
    a5e4:	6819      	ldr	r1, [r3, #0]
    a5e6:	484b      	ldr	r0, [pc, #300]	; (a714 <cert_app_init+0x1f8>)
    a5e8:	47a0      	blx	r4
            status = LORAWAN_SetAttr (APPS_KEY, appsKey);
    a5ea:	494b      	ldr	r1, [pc, #300]	; (a718 <cert_app_init+0x1fc>)
    a5ec:	2005      	movs	r0, #5
    a5ee:	4b44      	ldr	r3, [pc, #272]	; (a700 <cert_app_init+0x1e4>)
    a5f0:	4798      	blx	r3
        if (LORAWAN_SUCCESS == status)
    a5f2:	2808      	cmp	r0, #8
    a5f4:	d151      	bne.n	a69a <cert_app_init+0x17e>
            printf("\nApplication Session Key - ");
    a5f6:	4849      	ldr	r0, [pc, #292]	; (a71c <cert_app_init+0x200>)
    a5f8:	4b32      	ldr	r3, [pc, #200]	; (a6c4 <cert_app_init+0x1a8>)
    a5fa:	4798      	blx	r3
            print_array((uint8_t *)&appsKey, sizeof(appsKey));
    a5fc:	2110      	movs	r1, #16
    a5fe:	4846      	ldr	r0, [pc, #280]	; (a718 <cert_app_init+0x1fc>)
    a600:	4b47      	ldr	r3, [pc, #284]	; (a720 <cert_app_init+0x204>)
    a602:	4798      	blx	r3
            status = LORAWAN_SetAttr (NWKS_KEY, nwksKey);
    a604:	4947      	ldr	r1, [pc, #284]	; (a724 <cert_app_init+0x208>)
    a606:	2004      	movs	r0, #4
    a608:	4b3d      	ldr	r3, [pc, #244]	; (a700 <cert_app_init+0x1e4>)
    a60a:	4798      	blx	r3
        if (LORAWAN_SUCCESS == status)
    a60c:	2808      	cmp	r0, #8
    a60e:	d144      	bne.n	a69a <cert_app_init+0x17e>
            printf("\nNetwork Session Key - ");
    a610:	4845      	ldr	r0, [pc, #276]	; (a728 <cert_app_init+0x20c>)
    a612:	4b2c      	ldr	r3, [pc, #176]	; (a6c4 <cert_app_init+0x1a8>)
    a614:	4798      	blx	r3
            print_array((uint8_t *)&nwksKey, sizeof(nwksKey));
    a616:	2110      	movs	r1, #16
    a618:	4842      	ldr	r0, [pc, #264]	; (a724 <cert_app_init+0x208>)
    a61a:	4b41      	ldr	r3, [pc, #260]	; (a720 <cert_app_init+0x204>)
    a61c:	4798      	blx	r3
	uint8_t dataRate = DR0;
    a61e:	466b      	mov	r3, sp
    a620:	1dd9      	adds	r1, r3, #7
    a622:	2300      	movs	r3, #0
    a624:	700b      	strb	r3, [r1, #0]
	status = LORAWAN_SetAttr (CURRENT_DATARATE, &dataRate);
    a626:	2007      	movs	r0, #7
    a628:	4b35      	ldr	r3, [pc, #212]	; (a700 <cert_app_init+0x1e4>)
    a62a:	4798      	blx	r3
    a62c:	0004      	movs	r4, r0
    printf("\n********************Join Parameters********************\n\r");
    a62e:	4836      	ldr	r0, [pc, #216]	; (a708 <cert_app_init+0x1ec>)
    a630:	4b24      	ldr	r3, [pc, #144]	; (a6c4 <cert_app_init+0x1a8>)
    a632:	4798      	blx	r3
		if (LORAWAN_SUCCESS == status)
    a634:	2c08      	cmp	r4, #8
    a636:	d134      	bne.n	a6a2 <cert_app_init+0x186>
			status = LORAWAN_SetAttr (DEV_EUI, devEui);
    a638:	493c      	ldr	r1, [pc, #240]	; (a72c <cert_app_init+0x210>)
    a63a:	2000      	movs	r0, #0
    a63c:	4b30      	ldr	r3, [pc, #192]	; (a700 <cert_app_init+0x1e4>)
    a63e:	4798      	blx	r3
        if (LORAWAN_SUCCESS == status)
    a640:	2808      	cmp	r0, #8
    a642:	d12e      	bne.n	a6a2 <cert_app_init+0x186>
            printf("\nDevice EUI - ");
    a644:	483a      	ldr	r0, [pc, #232]	; (a730 <cert_app_init+0x214>)
    a646:	4b1f      	ldr	r3, [pc, #124]	; (a6c4 <cert_app_init+0x1a8>)
    a648:	4798      	blx	r3
            print_array((uint8_t *)&devEui, sizeof(devEui));
    a64a:	2108      	movs	r1, #8
    a64c:	4837      	ldr	r0, [pc, #220]	; (a72c <cert_app_init+0x210>)
    a64e:	4b34      	ldr	r3, [pc, #208]	; (a720 <cert_app_init+0x204>)
    a650:	4798      	blx	r3
            status = LORAWAN_SetAttr (APP_EUI, appEui);
    a652:	4938      	ldr	r1, [pc, #224]	; (a734 <cert_app_init+0x218>)
    a654:	2001      	movs	r0, #1
    a656:	4b2a      	ldr	r3, [pc, #168]	; (a700 <cert_app_init+0x1e4>)
    a658:	4798      	blx	r3
        if (LORAWAN_SUCCESS == status)
    a65a:	2808      	cmp	r0, #8
    a65c:	d121      	bne.n	a6a2 <cert_app_init+0x186>
            printf("\nApplication EUI - ");
    a65e:	4836      	ldr	r0, [pc, #216]	; (a738 <cert_app_init+0x21c>)
    a660:	4b18      	ldr	r3, [pc, #96]	; (a6c4 <cert_app_init+0x1a8>)
    a662:	4798      	blx	r3
            print_array((uint8_t *)&appEui, sizeof(appEui));
    a664:	2108      	movs	r1, #8
    a666:	4833      	ldr	r0, [pc, #204]	; (a734 <cert_app_init+0x218>)
    a668:	4b2d      	ldr	r3, [pc, #180]	; (a720 <cert_app_init+0x204>)
    a66a:	4798      	blx	r3
            status = LORAWAN_SetAttr (APP_KEY, appKey);
    a66c:	4933      	ldr	r1, [pc, #204]	; (a73c <cert_app_init+0x220>)
    a66e:	2003      	movs	r0, #3
    a670:	4b23      	ldr	r3, [pc, #140]	; (a700 <cert_app_init+0x1e4>)
    a672:	4798      	blx	r3
        if (LORAWAN_SUCCESS == status)
    a674:	2808      	cmp	r0, #8
    a676:	d114      	bne.n	a6a2 <cert_app_init+0x186>
            printf("\nApplication Key - ");
    a678:	4831      	ldr	r0, [pc, #196]	; (a740 <cert_app_init+0x224>)
    a67a:	4b12      	ldr	r3, [pc, #72]	; (a6c4 <cert_app_init+0x1a8>)
    a67c:	4798      	blx	r3
            print_array((uint8_t *)&appKey, sizeof(appKey));
    a67e:	2110      	movs	r1, #16
    a680:	482e      	ldr	r0, [pc, #184]	; (a73c <cert_app_init+0x220>)
    a682:	4b27      	ldr	r3, [pc, #156]	; (a720 <cert_app_init+0x204>)
    a684:	4798      	blx	r3
    status = LORAWAN_Join(CERT_APP_ACTIVATION_TYPE);
    a686:	2001      	movs	r0, #1
    a688:	4b2e      	ldr	r3, [pc, #184]	; (a744 <cert_app_init+0x228>)
    a68a:	4798      	blx	r3
    if (status == LORAWAN_SUCCESS)
    a68c:	2808      	cmp	r0, #8
    a68e:	d10c      	bne.n	a6aa <cert_app_init+0x18e>
        printf("\nJoin Request Sent\n\r");
    a690:	482d      	ldr	r0, [pc, #180]	; (a748 <cert_app_init+0x22c>)
    a692:	4b0c      	ldr	r3, [pc, #48]	; (a6c4 <cert_app_init+0x1a8>)
    a694:	4798      	blx	r3
}
    a696:	b003      	add	sp, #12
    a698:	bdf0      	pop	{r4, r5, r6, r7, pc}
        printf("\nJoin parameters initialization failed\n\r");
    a69a:	482c      	ldr	r0, [pc, #176]	; (a74c <cert_app_init+0x230>)
    a69c:	4b09      	ldr	r3, [pc, #36]	; (a6c4 <cert_app_init+0x1a8>)
    a69e:	4798      	blx	r3
    a6a0:	e7bd      	b.n	a61e <cert_app_init+0x102>
        printf("\nOTAA Join parameters initialization failed\n\r");
    a6a2:	482b      	ldr	r0, [pc, #172]	; (a750 <cert_app_init+0x234>)
    a6a4:	4b07      	ldr	r3, [pc, #28]	; (a6c4 <cert_app_init+0x1a8>)
    a6a6:	4798      	blx	r3
    a6a8:	e7ed      	b.n	a686 <cert_app_init+0x16a>
        print_stack_status(status);
    a6aa:	4b2a      	ldr	r3, [pc, #168]	; (a754 <cert_app_init+0x238>)
    a6ac:	4798      	blx	r3
}
    a6ae:	e7f2      	b.n	a696 <cert_app_init+0x17a>
    a6b0:	00008509 	.word	0x00008509
    a6b4:	0000844d 	.word	0x0000844d
    a6b8:	20000fbb 	.word	0x20000fbb
    a6bc:	00009451 	.word	0x00009451
    a6c0:	0001bb08 	.word	0x0001bb08
    a6c4:	00014ae1 	.word	0x00014ae1
    a6c8:	0000a1bd 	.word	0x0000a1bd
    a6cc:	0000a2ed 	.word	0x0000a2ed
    a6d0:	0000c129 	.word	0x0000c129
    a6d4:	0001bb3c 	.word	0x0001bb3c
    a6d8:	00014ba5 	.word	0x00014ba5
    a6dc:	0001bb6c 	.word	0x0001bb6c
    a6e0:	0001bb74 	.word	0x0001bb74
    a6e4:	0001bb80 	.word	0x0001bb80
    a6e8:	00003249 	.word	0x00003249
    a6ec:	00014975 	.word	0x00014975
    a6f0:	0001bb04 	.word	0x0001bb04
    a6f4:	0000f369 	.word	0x0000f369
    a6f8:	0001bb98 	.word	0x0001bb98
    a6fc:	0001bbd8 	.word	0x0001bbd8
    a700:	0000eed5 	.word	0x0000eed5
    a704:	0001bbf0 	.word	0x0001bbf0
    a708:	0001bc18 	.word	0x0001bc18
    a70c:	20000034 	.word	0x20000034
    a710:	0001bc54 	.word	0x0001bc54
    a714:	0001bc64 	.word	0x0001bc64
    a718:	20000024 	.word	0x20000024
    a71c:	0001bc6c 	.word	0x0001bc6c
    a720:	0000a0c1 	.word	0x0000a0c1
    a724:	20000040 	.word	0x20000040
    a728:	0001bc88 	.word	0x0001bc88
    a72c:	20000038 	.word	0x20000038
    a730:	0001bccc 	.word	0x0001bccc
    a734:	2000000c 	.word	0x2000000c
    a738:	0001bcdc 	.word	0x0001bcdc
    a73c:	20000014 	.word	0x20000014
    a740:	0001bcf0 	.word	0x0001bcf0
    a744:	0000cedd 	.word	0x0000cedd
    a748:	0001bd34 	.word	0x0001bd34
    a74c:	0001bca0 	.word	0x0001bca0
    a750:	0001bd04 	.word	0x0001bd04
    a754:	0000a101 	.word	0x0000a101

0000a758 <appPostTask>:
 \brief      App Post Task
 \param[in]  Id of the application to be posted
 ************************************************************************/

void appPostTask(AppTaskIds_t id)
{
    a758:	b510      	push	{r4, lr}
    a75a:	0004      	movs	r4, r0
    ATOMIC_SECTION_ENTER
    a75c:	4b07      	ldr	r3, [pc, #28]	; (a77c <appPostTask+0x24>)
    a75e:	4798      	blx	r3
    appTaskFlags |= (1 << id);
    a760:	4907      	ldr	r1, [pc, #28]	; (a780 <appPostTask+0x28>)
    a762:	780b      	ldrb	r3, [r1, #0]
    a764:	2201      	movs	r2, #1
    a766:	40a2      	lsls	r2, r4
    a768:	4313      	orrs	r3, r2
    a76a:	b2db      	uxtb	r3, r3
    a76c:	700b      	strb	r3, [r1, #0]
    ATOMIC_SECTION_EXIT
    a76e:	4b05      	ldr	r3, [pc, #20]	; (a784 <appPostTask+0x2c>)
    a770:	4798      	blx	r3

    /* Also post a APP task to the system */
    SYSTEM_PostTask(APP_TASK_ID);
    a772:	2010      	movs	r0, #16
    a774:	4b04      	ldr	r3, [pc, #16]	; (a788 <appPostTask+0x30>)
    a776:	4798      	blx	r3
}
    a778:	bd10      	pop	{r4, pc}
    a77a:	46c0      	nop			; (mov r8, r8)
    a77c:	00003845 	.word	0x00003845
    a780:	20001038 	.word	0x20001038
    a784:	00003851 	.word	0x00003851
    a788:	00009aa9 	.word	0x00009aa9

0000a78c <demoTimerCb>:
{
    a78c:	b510      	push	{r4, lr}
    a78e:	b082      	sub	sp, #8
    printf("%d..",count);
    a790:	4c2b      	ldr	r4, [pc, #172]	; (a840 <demoTimerCb+0xb4>)
    a792:	7821      	ldrb	r1, [r4, #0]
    a794:	b2c9      	uxtb	r1, r1
    a796:	482b      	ldr	r0, [pc, #172]	; (a844 <demoTimerCb+0xb8>)
    a798:	4b2b      	ldr	r3, [pc, #172]	; (a848 <demoTimerCb+0xbc>)
    a79a:	4798      	blx	r3
    count--;
    a79c:	7823      	ldrb	r3, [r4, #0]
    a79e:	3b01      	subs	r3, #1
    a7a0:	b2db      	uxtb	r3, r3
    a7a2:	7023      	strb	r3, [r4, #0]
	startReceiving = false;
    a7a4:	2200      	movs	r2, #0
    a7a6:	4b29      	ldr	r3, [pc, #164]	; (a84c <demoTimerCb+0xc0>)
    a7a8:	701a      	strb	r2, [r3, #0]
    sio2host_rx(rxchar,10);
    a7aa:	4c29      	ldr	r4, [pc, #164]	; (a850 <demoTimerCb+0xc4>)
    a7ac:	210a      	movs	r1, #10
    a7ae:	0020      	movs	r0, r4
    a7b0:	4b28      	ldr	r3, [pc, #160]	; (a854 <demoTimerCb+0xc8>)
    a7b2:	4798      	blx	r3
    a7b4:	0023      	movs	r3, r4
    a7b6:	0020      	movs	r0, r4
    a7b8:	300b      	adds	r0, #11
    a7ba:	e002      	b.n	a7c2 <demoTimerCb+0x36>
    a7bc:	3301      	adds	r3, #1
    for(i = 0;i<=10;i++)
    a7be:	4283      	cmp	r3, r0
    a7c0:	d006      	beq.n	a7d0 <demoTimerCb+0x44>
        if(rxchar[i] != 13 && rxchar[i] != 10)
    a7c2:	781c      	ldrb	r4, [r3, #0]
    a7c4:	2c0d      	cmp	r4, #13
    a7c6:	d0f9      	beq.n	a7bc <demoTimerCb+0x30>
    a7c8:	2c0a      	cmp	r4, #10
    a7ca:	d0f7      	beq.n	a7bc <demoTimerCb+0x30>
            rxdata = rxchar[i];
    a7cc:	b264      	sxtb	r4, r4
            break;
    a7ce:	e000      	b.n	a7d2 <demoTimerCb+0x46>
    int8_t rxdata = 0;
    a7d0:	2400      	movs	r4, #0
    if(!count)
    a7d2:	4b1b      	ldr	r3, [pc, #108]	; (a840 <demoTimerCb+0xb4>)
    a7d4:	781b      	ldrb	r3, [r3, #0]
    a7d6:	2b00      	cmp	r3, #0
    a7d8:	d00d      	beq.n	a7f6 <demoTimerCb+0x6a>
    if(count > 0 && (!rxdata))
    a7da:	4b19      	ldr	r3, [pc, #100]	; (a840 <demoTimerCb+0xb4>)
    a7dc:	781b      	ldrb	r3, [r3, #0]
    a7de:	2b00      	cmp	r3, #0
    a7e0:	d017      	beq.n	a812 <demoTimerCb+0x86>
    a7e2:	2c00      	cmp	r4, #0
    a7e4:	d00b      	beq.n	a7fe <demoTimerCb+0x72>
    else if(count == 0 && (!rxdata))
    a7e6:	4b16      	ldr	r3, [pc, #88]	; (a840 <demoTimerCb+0xb4>)
    a7e8:	781b      	ldrb	r3, [r3, #0]
    a7ea:	2b00      	cmp	r3, #0
    a7ec:	d017      	beq.n	a81e <demoTimerCb+0x92>
    else if(rxdata)
    a7ee:	2c00      	cmp	r4, #0
    a7f0:	d115      	bne.n	a81e <demoTimerCb+0x92>
}
    a7f2:	b002      	add	sp, #8
    a7f4:	bd10      	pop	{r4, pc}
        printf("\r\n");
    a7f6:	4818      	ldr	r0, [pc, #96]	; (a858 <demoTimerCb+0xcc>)
    a7f8:	4b18      	ldr	r3, [pc, #96]	; (a85c <demoTimerCb+0xd0>)
    a7fa:	4798      	blx	r3
    a7fc:	e7ed      	b.n	a7da <demoTimerCb+0x4e>
        SwTimerStart(demoTimerId,MS_TO_US(1000),SW_TIMEOUT_RELATIVE,(void *)demoTimerCb,NULL);
    a7fe:	4b18      	ldr	r3, [pc, #96]	; (a860 <demoTimerCb+0xd4>)
    a800:	7818      	ldrb	r0, [r3, #0]
    a802:	2300      	movs	r3, #0
    a804:	9300      	str	r3, [sp, #0]
    a806:	4b17      	ldr	r3, [pc, #92]	; (a864 <demoTimerCb+0xd8>)
    a808:	2200      	movs	r2, #0
    a80a:	4917      	ldr	r1, [pc, #92]	; (a868 <demoTimerCb+0xdc>)
    a80c:	4c17      	ldr	r4, [pc, #92]	; (a86c <demoTimerCb+0xe0>)
    a80e:	47a0      	blx	r4
    a810:	e7ef      	b.n	a7f2 <demoTimerCb+0x66>
    else if(count == 0 && (!rxdata))
    a812:	4b0b      	ldr	r3, [pc, #44]	; (a840 <demoTimerCb+0xb4>)
    a814:	781b      	ldrb	r3, [r3, #0]
    a816:	2b00      	cmp	r3, #0
    a818:	d1e9      	bne.n	a7ee <demoTimerCb+0x62>
    a81a:	2c00      	cmp	r4, #0
    a81c:	d009      	beq.n	a832 <demoTimerCb+0xa6>
        printf("\r\n");
    a81e:	480e      	ldr	r0, [pc, #56]	; (a858 <demoTimerCb+0xcc>)
    a820:	4b0e      	ldr	r3, [pc, #56]	; (a85c <demoTimerCb+0xd0>)
    a822:	4798      	blx	r3
		appTaskState = DEMO_CERT_APP_STATE;
    a824:	2201      	movs	r2, #1
    a826:	4b12      	ldr	r3, [pc, #72]	; (a870 <demoTimerCb+0xe4>)
    a828:	701a      	strb	r2, [r3, #0]
        appPostTask(DISPLAY_TASK_HANDLER);
    a82a:	2000      	movs	r0, #0
    a82c:	4b11      	ldr	r3, [pc, #68]	; (a874 <demoTimerCb+0xe8>)
    a82e:	4798      	blx	r3
}
    a830:	e7df      	b.n	a7f2 <demoTimerCb+0x66>
		appTaskState = RESTORE_BAND_STATE;
    a832:	2200      	movs	r2, #0
    a834:	4b0e      	ldr	r3, [pc, #56]	; (a870 <demoTimerCb+0xe4>)
    a836:	701a      	strb	r2, [r3, #0]
        appPostTask(DISPLAY_TASK_HANDLER);
    a838:	2000      	movs	r0, #0
    a83a:	4b0e      	ldr	r3, [pc, #56]	; (a874 <demoTimerCb+0xe8>)
    a83c:	4798      	blx	r3
    a83e:	e7d8      	b.n	a7f2 <demoTimerCb+0x66>
    a840:	2000005a 	.word	0x2000005a
    a844:	0001c1f4 	.word	0x0001c1f4
    a848:	00014ae1 	.word	0x00014ae1
    a84c:	20001068 	.word	0x20001068
    a850:	2000105c 	.word	0x2000105c
    a854:	000031b5 	.word	0x000031b5
    a858:	0001c2e0 	.word	0x0001c2e0
    a85c:	00014ba5 	.word	0x00014ba5
    a860:	200000cb 	.word	0x200000cb
    a864:	0000a78d 	.word	0x0000a78d
    a868:	000f4240 	.word	0x000f4240
    a86c:	00009485 	.word	0x00009485
    a870:	20001039 	.word	0x20001039
    a874:	0000a759 	.word	0x0000a759

0000a878 <demo_appdata_callback>:
{
    a878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if (LORAWAN_EVT_RX_DATA_AVAILABLE == appdata->evt)
    a87a:	780b      	ldrb	r3, [r1, #0]
    a87c:	2b02      	cmp	r3, #2
    a87e:	d015      	beq.n	a8ac <demo_appdata_callback+0x34>
    else if(LORAWAN_EVT_TRANSACTION_COMPLETE == appdata->evt)
    a880:	2b04      	cmp	r3, #4
    a882:	d100      	bne.n	a886 <demo_appdata_callback+0xe>
    a884:	e0b0      	b.n	a9e8 <demo_appdata_callback+0x170>
    SwTimerStop(lTimerId);
    a886:	4b9b      	ldr	r3, [pc, #620]	; (aaf4 <demo_appdata_callback+0x27c>)
    a888:	7818      	ldrb	r0, [r3, #0]
    a88a:	4b9b      	ldr	r3, [pc, #620]	; (aaf8 <demo_appdata_callback+0x280>)
    a88c:	4798      	blx	r3
    set_LED_data(LED_GREEN,&off);
    a88e:	499b      	ldr	r1, [pc, #620]	; (aafc <demo_appdata_callback+0x284>)
    a890:	2003      	movs	r0, #3
    a892:	4b9b      	ldr	r3, [pc, #620]	; (ab00 <demo_appdata_callback+0x288>)
    a894:	4798      	blx	r3
        set_LED_data(LED_AMBER,&on);
    a896:	499b      	ldr	r1, [pc, #620]	; (ab04 <demo_appdata_callback+0x28c>)
    a898:	2002      	movs	r0, #2
    a89a:	4b99      	ldr	r3, [pc, #612]	; (ab00 <demo_appdata_callback+0x288>)
    a89c:	4798      	blx	r3
	appTaskState = JOIN_SEND_STATE;
    a89e:	2203      	movs	r2, #3
    a8a0:	4b99      	ldr	r3, [pc, #612]	; (ab08 <demo_appdata_callback+0x290>)
    a8a2:	701a      	strb	r2, [r3, #0]
    appPostTask(DISPLAY_TASK_HANDLER);
    a8a4:	2000      	movs	r0, #0
    a8a6:	4b99      	ldr	r3, [pc, #612]	; (ab0c <demo_appdata_callback+0x294>)
    a8a8:	4798      	blx	r3
}
    a8aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        status = appdata->param.rxData.status;
    a8ac:	7b4c      	ldrb	r4, [r1, #13]
        switch(status)
    a8ae:	2c1a      	cmp	r4, #26
    a8b0:	d900      	bls.n	a8b4 <demo_appdata_callback+0x3c>
    a8b2:	e095      	b.n	a9e0 <demo_appdata_callback+0x168>
    a8b4:	00a3      	lsls	r3, r4, #2
    a8b6:	4a96      	ldr	r2, [pc, #600]	; (ab10 <demo_appdata_callback+0x298>)
    a8b8:	58d3      	ldr	r3, [r2, r3]
    a8ba:	469f      	mov	pc, r3
    uint8_t dataLength = appdata->param.rxData.dataLength;
    a8bc:	7b0e      	ldrb	r6, [r1, #12]
    if((dataLength > 0U) && (NULL != pData))
    a8be:	2e00      	cmp	r6, #0
    a8c0:	d022      	beq.n	a908 <demo_appdata_callback+0x90>
    uint8_t *pData = appdata->param.rxData.pData;
    a8c2:	688f      	ldr	r7, [r1, #8]
    if((dataLength > 0U) && (NULL != pData))
    a8c4:	2f00      	cmp	r7, #0
    a8c6:	d01f      	beq.n	a908 <demo_appdata_callback+0x90>
    uint32_t devAddress = appdata->param.rxData.devAddr;
    a8c8:	684d      	ldr	r5, [r1, #4]
        printf("*** Received DL Data ***\n\r");
    a8ca:	4892      	ldr	r0, [pc, #584]	; (ab14 <demo_appdata_callback+0x29c>)
    a8cc:	4c92      	ldr	r4, [pc, #584]	; (ab18 <demo_appdata_callback+0x2a0>)
    a8ce:	47a0      	blx	r4
        printf("\nFrame Received at port %d\n\r",pData[0]);
    a8d0:	7839      	ldrb	r1, [r7, #0]
    a8d2:	4892      	ldr	r0, [pc, #584]	; (ab1c <demo_appdata_callback+0x2a4>)
    a8d4:	47a0      	blx	r4
        printf("\nFrame Length - %d\n\r",dataLength);
    a8d6:	0031      	movs	r1, r6
    a8d8:	4891      	ldr	r0, [pc, #580]	; (ab20 <demo_appdata_callback+0x2a8>)
    a8da:	47a0      	blx	r4
        printf("\nAddress - 0x%lx\n\r", devAddress);
    a8dc:	0029      	movs	r1, r5
    a8de:	4891      	ldr	r0, [pc, #580]	; (ab24 <demo_appdata_callback+0x2ac>)
    a8e0:	47a0      	blx	r4
        printf ("\nPayload: ");
    a8e2:	4891      	ldr	r0, [pc, #580]	; (ab28 <demo_appdata_callback+0x2b0>)
    a8e4:	47a0      	blx	r4
        for (uint8_t i =0; i<dataLength - 1; i++)
    a8e6:	3e01      	subs	r6, #1
    a8e8:	2e00      	cmp	r6, #0
    a8ea:	dd09      	ble.n	a900 <demo_appdata_callback+0x88>
    a8ec:	2400      	movs	r4, #0
            printf("%x",pData[i+1]);
    a8ee:	4d8a      	ldr	r5, [pc, #552]	; (ab18 <demo_appdata_callback+0x2a0>)
    a8f0:	193b      	adds	r3, r7, r4
    a8f2:	7859      	ldrb	r1, [r3, #1]
    a8f4:	488d      	ldr	r0, [pc, #564]	; (ab2c <demo_appdata_callback+0x2b4>)
    a8f6:	47a8      	blx	r5
        for (uint8_t i =0; i<dataLength - 1; i++)
    a8f8:	3401      	adds	r4, #1
    a8fa:	b2e4      	uxtb	r4, r4
    a8fc:	42b4      	cmp	r4, r6
    a8fe:	dbf7      	blt.n	a8f0 <demo_appdata_callback+0x78>
        printf("\r\n*************************\r\n");
    a900:	488b      	ldr	r0, [pc, #556]	; (ab30 <demo_appdata_callback+0x2b8>)
    a902:	4b8c      	ldr	r3, [pc, #560]	; (ab34 <demo_appdata_callback+0x2bc>)
    a904:	4798      	blx	r3
    a906:	e002      	b.n	a90e <demo_appdata_callback+0x96>
        printf("Received ACK for Confirmed data\r\n");
    a908:	488b      	ldr	r0, [pc, #556]	; (ab38 <demo_appdata_callback+0x2c0>)
    a90a:	4b8a      	ldr	r3, [pc, #552]	; (ab34 <demo_appdata_callback+0x2bc>)
    a90c:	4798      	blx	r3
    SwTimerStop(lTimerId);
    a90e:	4b79      	ldr	r3, [pc, #484]	; (aaf4 <demo_appdata_callback+0x27c>)
    a910:	7818      	ldrb	r0, [r3, #0]
    a912:	4b79      	ldr	r3, [pc, #484]	; (aaf8 <demo_appdata_callback+0x280>)
    a914:	4798      	blx	r3
    set_LED_data(LED_GREEN,&off);
    a916:	4979      	ldr	r1, [pc, #484]	; (aafc <demo_appdata_callback+0x284>)
    a918:	2003      	movs	r0, #3
    a91a:	4b79      	ldr	r3, [pc, #484]	; (ab00 <demo_appdata_callback+0x288>)
    a91c:	4798      	blx	r3
    a91e:	e7be      	b.n	a89e <demo_appdata_callback+0x26>
                printf("\n\rRADIO_NO_DATA \n\r");
    a920:	4886      	ldr	r0, [pc, #536]	; (ab3c <demo_appdata_callback+0x2c4>)
    a922:	4b7d      	ldr	r3, [pc, #500]	; (ab18 <demo_appdata_callback+0x2a0>)
    a924:	4798      	blx	r3
            break;
    a926:	e7ae      	b.n	a886 <demo_appdata_callback+0xe>
                printf("\n\rRADIO_DATA_SIZE \n\r");
    a928:	4885      	ldr	r0, [pc, #532]	; (ab40 <demo_appdata_callback+0x2c8>)
    a92a:	4b7b      	ldr	r3, [pc, #492]	; (ab18 <demo_appdata_callback+0x2a0>)
    a92c:	4798      	blx	r3
            break;
    a92e:	e7aa      	b.n	a886 <demo_appdata_callback+0xe>
                printf("\n\rRADIO_INVALID_REQ \n\r");
    a930:	4884      	ldr	r0, [pc, #528]	; (ab44 <demo_appdata_callback+0x2cc>)
    a932:	4b79      	ldr	r3, [pc, #484]	; (ab18 <demo_appdata_callback+0x2a0>)
    a934:	4798      	blx	r3
            break;
    a936:	e7a6      	b.n	a886 <demo_appdata_callback+0xe>
                printf("\n\rRADIO_BUSY \n\r");
    a938:	4883      	ldr	r0, [pc, #524]	; (ab48 <demo_appdata_callback+0x2d0>)
    a93a:	4b77      	ldr	r3, [pc, #476]	; (ab18 <demo_appdata_callback+0x2a0>)
    a93c:	4798      	blx	r3
            break;
    a93e:	e7a2      	b.n	a886 <demo_appdata_callback+0xe>
                printf("\n\rRADIO_OUT_OF_RANGE \n\r");
    a940:	4882      	ldr	r0, [pc, #520]	; (ab4c <demo_appdata_callback+0x2d4>)
    a942:	4b75      	ldr	r3, [pc, #468]	; (ab18 <demo_appdata_callback+0x2a0>)
    a944:	4798      	blx	r3
            break;
    a946:	e79e      	b.n	a886 <demo_appdata_callback+0xe>
                printf("\n\rRADIO_UNSUPPORTED_ATTR \n\r");
    a948:	4881      	ldr	r0, [pc, #516]	; (ab50 <demo_appdata_callback+0x2d8>)
    a94a:	4b73      	ldr	r3, [pc, #460]	; (ab18 <demo_appdata_callback+0x2a0>)
    a94c:	4798      	blx	r3
            break;
    a94e:	e79a      	b.n	a886 <demo_appdata_callback+0xe>
                printf("\n\rRADIO_CHANNEL_BUSY \n\r");
    a950:	4880      	ldr	r0, [pc, #512]	; (ab54 <demo_appdata_callback+0x2dc>)
    a952:	4b71      	ldr	r3, [pc, #452]	; (ab18 <demo_appdata_callback+0x2a0>)
    a954:	4798      	blx	r3
            break;
    a956:	e796      	b.n	a886 <demo_appdata_callback+0xe>
                printf("\n\rNWK_NOT_JOINED \n\r");
    a958:	487f      	ldr	r0, [pc, #508]	; (ab58 <demo_appdata_callback+0x2e0>)
    a95a:	4b6f      	ldr	r3, [pc, #444]	; (ab18 <demo_appdata_callback+0x2a0>)
    a95c:	4798      	blx	r3
            break;
    a95e:	e792      	b.n	a886 <demo_appdata_callback+0xe>
                printf("\n\rINVALID_PARAMETER \n\r");
    a960:	487e      	ldr	r0, [pc, #504]	; (ab5c <demo_appdata_callback+0x2e4>)
    a962:	4b6d      	ldr	r3, [pc, #436]	; (ab18 <demo_appdata_callback+0x2a0>)
    a964:	4798      	blx	r3
            break;
    a966:	e78e      	b.n	a886 <demo_appdata_callback+0xe>
                printf("\n\rKEYS_NOT_INITIALIZED \n\r");
    a968:	487d      	ldr	r0, [pc, #500]	; (ab60 <demo_appdata_callback+0x2e8>)
    a96a:	4b6b      	ldr	r3, [pc, #428]	; (ab18 <demo_appdata_callback+0x2a0>)
    a96c:	4798      	blx	r3
            break;
    a96e:	e78a      	b.n	a886 <demo_appdata_callback+0xe>
                printf("\n\rSILENT_IMMEDIATELY_ACTIVE\n\r");
    a970:	487c      	ldr	r0, [pc, #496]	; (ab64 <demo_appdata_callback+0x2ec>)
    a972:	4b69      	ldr	r3, [pc, #420]	; (ab18 <demo_appdata_callback+0x2a0>)
    a974:	4798      	blx	r3
            break;
    a976:	e786      	b.n	a886 <demo_appdata_callback+0xe>
                printf("\n\rFCNTR_ERROR_REJOIN_NEEDED \n\r");
    a978:	487b      	ldr	r0, [pc, #492]	; (ab68 <demo_appdata_callback+0x2f0>)
    a97a:	4b67      	ldr	r3, [pc, #412]	; (ab18 <demo_appdata_callback+0x2a0>)
    a97c:	4798      	blx	r3
            break;
    a97e:	e782      	b.n	a886 <demo_appdata_callback+0xe>
                printf("\n\rINVALID_BUFFER_LENGTH \n\r");
    a980:	487a      	ldr	r0, [pc, #488]	; (ab6c <demo_appdata_callback+0x2f4>)
    a982:	4b65      	ldr	r3, [pc, #404]	; (ab18 <demo_appdata_callback+0x2a0>)
    a984:	4798      	blx	r3
            break;
    a986:	e77e      	b.n	a886 <demo_appdata_callback+0xe>
                printf("\n\rMAC_PAUSED  \n\r");
    a988:	4879      	ldr	r0, [pc, #484]	; (ab70 <demo_appdata_callback+0x2f8>)
    a98a:	4b63      	ldr	r3, [pc, #396]	; (ab18 <demo_appdata_callback+0x2a0>)
    a98c:	4798      	blx	r3
            break;
    a98e:	e77a      	b.n	a886 <demo_appdata_callback+0xe>
                printf("\n\rNO_CHANNELS_FOUND \n\r");
    a990:	4878      	ldr	r0, [pc, #480]	; (ab74 <demo_appdata_callback+0x2fc>)
    a992:	4b61      	ldr	r3, [pc, #388]	; (ab18 <demo_appdata_callback+0x2a0>)
    a994:	4798      	blx	r3
            break;
    a996:	e776      	b.n	a886 <demo_appdata_callback+0xe>
                printf("\n\rBUSY\n\r");
    a998:	4877      	ldr	r0, [pc, #476]	; (ab78 <demo_appdata_callback+0x300>)
    a99a:	4b5f      	ldr	r3, [pc, #380]	; (ab18 <demo_appdata_callback+0x2a0>)
    a99c:	4798      	blx	r3
            break;
    a99e:	e772      	b.n	a886 <demo_appdata_callback+0xe>
                printf("\n\rNO_ACK \n\r");
    a9a0:	4876      	ldr	r0, [pc, #472]	; (ab7c <demo_appdata_callback+0x304>)
    a9a2:	4b5d      	ldr	r3, [pc, #372]	; (ab18 <demo_appdata_callback+0x2a0>)
    a9a4:	4798      	blx	r3
            break;
    a9a6:	e76e      	b.n	a886 <demo_appdata_callback+0xe>
                printf("\n\rALREADY JOINING IS IN PROGRESS \n\r");
    a9a8:	4875      	ldr	r0, [pc, #468]	; (ab80 <demo_appdata_callback+0x308>)
    a9aa:	4b5b      	ldr	r3, [pc, #364]	; (ab18 <demo_appdata_callback+0x2a0>)
    a9ac:	4798      	blx	r3
            break;
    a9ae:	e76a      	b.n	a886 <demo_appdata_callback+0xe>
                printf("\n\rRESOURCE_UNAVAILABLE \n\r");
    a9b0:	4874      	ldr	r0, [pc, #464]	; (ab84 <demo_appdata_callback+0x30c>)
    a9b2:	4b59      	ldr	r3, [pc, #356]	; (ab18 <demo_appdata_callback+0x2a0>)
    a9b4:	4798      	blx	r3
            break;
    a9b6:	e766      	b.n	a886 <demo_appdata_callback+0xe>
                printf("\n\rINVALID_REQUEST \n\r");
    a9b8:	4873      	ldr	r0, [pc, #460]	; (ab88 <demo_appdata_callback+0x310>)
    a9ba:	4b57      	ldr	r3, [pc, #348]	; (ab18 <demo_appdata_callback+0x2a0>)
    a9bc:	4798      	blx	r3
            break;
    a9be:	e762      	b.n	a886 <demo_appdata_callback+0xe>
                printf("\n\rFCNTR_ERROR \n\r");
    a9c0:	4872      	ldr	r0, [pc, #456]	; (ab8c <demo_appdata_callback+0x314>)
    a9c2:	4b55      	ldr	r3, [pc, #340]	; (ab18 <demo_appdata_callback+0x2a0>)
    a9c4:	4798      	blx	r3
            break;
    a9c6:	e75e      	b.n	a886 <demo_appdata_callback+0xe>
                printf("\n\rMIC_ERROR \n\r");
    a9c8:	4871      	ldr	r0, [pc, #452]	; (ab90 <demo_appdata_callback+0x318>)
    a9ca:	4b53      	ldr	r3, [pc, #332]	; (ab18 <demo_appdata_callback+0x2a0>)
    a9cc:	4798      	blx	r3
            break;
    a9ce:	e75a      	b.n	a886 <demo_appdata_callback+0xe>
                printf("\n\rINVALID_MTYPE \n\r");
    a9d0:	4870      	ldr	r0, [pc, #448]	; (ab94 <demo_appdata_callback+0x31c>)
    a9d2:	4b51      	ldr	r3, [pc, #324]	; (ab18 <demo_appdata_callback+0x2a0>)
    a9d4:	4798      	blx	r3
            break;
    a9d6:	e756      	b.n	a886 <demo_appdata_callback+0xe>
                printf("\n\rMCAST_HDR_INVALID \n\r");
    a9d8:	486f      	ldr	r0, [pc, #444]	; (ab98 <demo_appdata_callback+0x320>)
    a9da:	4b4f      	ldr	r3, [pc, #316]	; (ab18 <demo_appdata_callback+0x2a0>)
    a9dc:	4798      	blx	r3
            break;
    a9de:	e752      	b.n	a886 <demo_appdata_callback+0xe>
                printf("UNKNOWN ERROR\n\r");
    a9e0:	486e      	ldr	r0, [pc, #440]	; (ab9c <demo_appdata_callback+0x324>)
    a9e2:	4b4d      	ldr	r3, [pc, #308]	; (ab18 <demo_appdata_callback+0x2a0>)
    a9e4:	4798      	blx	r3
            break;
    a9e6:	e00c      	b.n	aa02 <demo_appdata_callback+0x18a>
        switch(status = appdata->param.transCmpl.status)
    a9e8:	790c      	ldrb	r4, [r1, #4]
    a9ea:	2c1b      	cmp	r4, #27
    a9ec:	d87d      	bhi.n	aaea <demo_appdata_callback+0x272>
    a9ee:	00a3      	lsls	r3, r4, #2
    a9f0:	4a6b      	ldr	r2, [pc, #428]	; (aba0 <demo_appdata_callback+0x328>)
    a9f2:	58d3      	ldr	r3, [r2, r3]
    a9f4:	469f      	mov	pc, r3
                printf("Transmission Success\r\n");
    a9f6:	486b      	ldr	r0, [pc, #428]	; (aba4 <demo_appdata_callback+0x32c>)
    a9f8:	4b4e      	ldr	r3, [pc, #312]	; (ab34 <demo_appdata_callback+0x2bc>)
    a9fa:	4798      	blx	r3
        printf("\n\r*************************************************\n\r");
    a9fc:	486a      	ldr	r0, [pc, #424]	; (aba8 <demo_appdata_callback+0x330>)
    a9fe:	4b46      	ldr	r3, [pc, #280]	; (ab18 <demo_appdata_callback+0x2a0>)
    aa00:	4798      	blx	r3
    SwTimerStop(lTimerId);
    aa02:	4b3c      	ldr	r3, [pc, #240]	; (aaf4 <demo_appdata_callback+0x27c>)
    aa04:	7818      	ldrb	r0, [r3, #0]
    aa06:	4b3c      	ldr	r3, [pc, #240]	; (aaf8 <demo_appdata_callback+0x280>)
    aa08:	4798      	blx	r3
    set_LED_data(LED_GREEN,&off);
    aa0a:	493c      	ldr	r1, [pc, #240]	; (aafc <demo_appdata_callback+0x284>)
    aa0c:	2003      	movs	r0, #3
    aa0e:	4b3c      	ldr	r3, [pc, #240]	; (ab00 <demo_appdata_callback+0x288>)
    aa10:	4798      	blx	r3
    if(status != LORAWAN_SUCCESS)
    aa12:	2c08      	cmp	r4, #8
    aa14:	d100      	bne.n	aa18 <demo_appdata_callback+0x1a0>
    aa16:	e742      	b.n	a89e <demo_appdata_callback+0x26>
    aa18:	e73d      	b.n	a896 <demo_appdata_callback+0x1e>
                printf("Transmission Success\r\n");
    aa1a:	4862      	ldr	r0, [pc, #392]	; (aba4 <demo_appdata_callback+0x32c>)
    aa1c:	4b45      	ldr	r3, [pc, #276]	; (ab34 <demo_appdata_callback+0x2bc>)
    aa1e:	4798      	blx	r3
            break;
    aa20:	e7ec      	b.n	a9fc <demo_appdata_callback+0x184>
                printf("\n\rRADIO_NO_DATA \n\r");
    aa22:	4846      	ldr	r0, [pc, #280]	; (ab3c <demo_appdata_callback+0x2c4>)
    aa24:	4b3c      	ldr	r3, [pc, #240]	; (ab18 <demo_appdata_callback+0x2a0>)
    aa26:	4798      	blx	r3
            break;
    aa28:	e7e8      	b.n	a9fc <demo_appdata_callback+0x184>
                printf("\n\rRADIO_DATA_SIZE \n\r");
    aa2a:	4845      	ldr	r0, [pc, #276]	; (ab40 <demo_appdata_callback+0x2c8>)
    aa2c:	4b3a      	ldr	r3, [pc, #232]	; (ab18 <demo_appdata_callback+0x2a0>)
    aa2e:	4798      	blx	r3
            break;
    aa30:	e7e4      	b.n	a9fc <demo_appdata_callback+0x184>
                printf("\n\rRADIO_INVALID_REQ \n\r");
    aa32:	4844      	ldr	r0, [pc, #272]	; (ab44 <demo_appdata_callback+0x2cc>)
    aa34:	4b38      	ldr	r3, [pc, #224]	; (ab18 <demo_appdata_callback+0x2a0>)
    aa36:	4798      	blx	r3
            break;
    aa38:	e7e0      	b.n	a9fc <demo_appdata_callback+0x184>
                printf("\n\rRADIO_BUSY \n\r");
    aa3a:	4843      	ldr	r0, [pc, #268]	; (ab48 <demo_appdata_callback+0x2d0>)
    aa3c:	4b36      	ldr	r3, [pc, #216]	; (ab18 <demo_appdata_callback+0x2a0>)
    aa3e:	4798      	blx	r3
            break;
    aa40:	e7dc      	b.n	a9fc <demo_appdata_callback+0x184>
                printf("\nTx Timeout\n\r");
    aa42:	485a      	ldr	r0, [pc, #360]	; (abac <demo_appdata_callback+0x334>)
    aa44:	4b34      	ldr	r3, [pc, #208]	; (ab18 <demo_appdata_callback+0x2a0>)
    aa46:	4798      	blx	r3
            break;
    aa48:	e7d8      	b.n	a9fc <demo_appdata_callback+0x184>
                printf("\n\rRADIO_OUT_OF_RANGE \n\r");
    aa4a:	4840      	ldr	r0, [pc, #256]	; (ab4c <demo_appdata_callback+0x2d4>)
    aa4c:	4b32      	ldr	r3, [pc, #200]	; (ab18 <demo_appdata_callback+0x2a0>)
    aa4e:	4798      	blx	r3
            break;
    aa50:	e7d4      	b.n	a9fc <demo_appdata_callback+0x184>
                printf("\n\rRADIO_UNSUPPORTED_ATTR \n\r");
    aa52:	483f      	ldr	r0, [pc, #252]	; (ab50 <demo_appdata_callback+0x2d8>)
    aa54:	4b30      	ldr	r3, [pc, #192]	; (ab18 <demo_appdata_callback+0x2a0>)
    aa56:	4798      	blx	r3
            break;
    aa58:	e7d0      	b.n	a9fc <demo_appdata_callback+0x184>
                printf("\n\rRADIO_CHANNEL_BUSY \n\r");
    aa5a:	483e      	ldr	r0, [pc, #248]	; (ab54 <demo_appdata_callback+0x2dc>)
    aa5c:	4b2e      	ldr	r3, [pc, #184]	; (ab18 <demo_appdata_callback+0x2a0>)
    aa5e:	4798      	blx	r3
            break;
    aa60:	e7cc      	b.n	a9fc <demo_appdata_callback+0x184>
                printf("\n\rNWK_NOT_JOINED \n\r");
    aa62:	483d      	ldr	r0, [pc, #244]	; (ab58 <demo_appdata_callback+0x2e0>)
    aa64:	4b2c      	ldr	r3, [pc, #176]	; (ab18 <demo_appdata_callback+0x2a0>)
    aa66:	4798      	blx	r3
            break;
    aa68:	e7c8      	b.n	a9fc <demo_appdata_callback+0x184>
                printf("\n\rINVALID_PARAMETER \n\r");
    aa6a:	483c      	ldr	r0, [pc, #240]	; (ab5c <demo_appdata_callback+0x2e4>)
    aa6c:	4b2a      	ldr	r3, [pc, #168]	; (ab18 <demo_appdata_callback+0x2a0>)
    aa6e:	4798      	blx	r3
            break;
    aa70:	e7c4      	b.n	a9fc <demo_appdata_callback+0x184>
                printf("\n\rKEYS_NOT_INITIALIZED \n\r");
    aa72:	483b      	ldr	r0, [pc, #236]	; (ab60 <demo_appdata_callback+0x2e8>)
    aa74:	4b28      	ldr	r3, [pc, #160]	; (ab18 <demo_appdata_callback+0x2a0>)
    aa76:	4798      	blx	r3
            break;
    aa78:	e7c0      	b.n	a9fc <demo_appdata_callback+0x184>
                printf("\n\rSILENT_IMMEDIATELY_ACTIVE\n\r");
    aa7a:	483a      	ldr	r0, [pc, #232]	; (ab64 <demo_appdata_callback+0x2ec>)
    aa7c:	4b26      	ldr	r3, [pc, #152]	; (ab18 <demo_appdata_callback+0x2a0>)
    aa7e:	4798      	blx	r3
            break;
    aa80:	e7bc      	b.n	a9fc <demo_appdata_callback+0x184>
                printf("\n\rFCNTR_ERROR_REJOIN_NEEDED \n\r");
    aa82:	4839      	ldr	r0, [pc, #228]	; (ab68 <demo_appdata_callback+0x2f0>)
    aa84:	4b24      	ldr	r3, [pc, #144]	; (ab18 <demo_appdata_callback+0x2a0>)
    aa86:	4798      	blx	r3
            break;
    aa88:	e7b8      	b.n	a9fc <demo_appdata_callback+0x184>
                printf("\n\rINVALID_BUFFER_LENGTH \n\r");
    aa8a:	4838      	ldr	r0, [pc, #224]	; (ab6c <demo_appdata_callback+0x2f4>)
    aa8c:	4b22      	ldr	r3, [pc, #136]	; (ab18 <demo_appdata_callback+0x2a0>)
    aa8e:	4798      	blx	r3
            break;
    aa90:	e7b4      	b.n	a9fc <demo_appdata_callback+0x184>
                printf("\n\rMAC_PAUSED  \n\r");
    aa92:	4837      	ldr	r0, [pc, #220]	; (ab70 <demo_appdata_callback+0x2f8>)
    aa94:	4b20      	ldr	r3, [pc, #128]	; (ab18 <demo_appdata_callback+0x2a0>)
    aa96:	4798      	blx	r3
            break;
    aa98:	e7b0      	b.n	a9fc <demo_appdata_callback+0x184>
                printf("\n\rNO_CHANNELS_FOUND \n\r");
    aa9a:	4836      	ldr	r0, [pc, #216]	; (ab74 <demo_appdata_callback+0x2fc>)
    aa9c:	4b1e      	ldr	r3, [pc, #120]	; (ab18 <demo_appdata_callback+0x2a0>)
    aa9e:	4798      	blx	r3
            break;
    aaa0:	e7ac      	b.n	a9fc <demo_appdata_callback+0x184>
                printf("\n\rBUSY\n\r");
    aaa2:	4835      	ldr	r0, [pc, #212]	; (ab78 <demo_appdata_callback+0x300>)
    aaa4:	4b1c      	ldr	r3, [pc, #112]	; (ab18 <demo_appdata_callback+0x2a0>)
    aaa6:	4798      	blx	r3
            break;
    aaa8:	e7a8      	b.n	a9fc <demo_appdata_callback+0x184>
                printf("\n\rNO_ACK \n\r");
    aaaa:	4834      	ldr	r0, [pc, #208]	; (ab7c <demo_appdata_callback+0x304>)
    aaac:	4b1a      	ldr	r3, [pc, #104]	; (ab18 <demo_appdata_callback+0x2a0>)
    aaae:	4798      	blx	r3
            break;
    aab0:	e7a4      	b.n	a9fc <demo_appdata_callback+0x184>
                printf("\n\rALREADY JOINING IS IN PROGRESS \n\r");
    aab2:	4833      	ldr	r0, [pc, #204]	; (ab80 <demo_appdata_callback+0x308>)
    aab4:	4b18      	ldr	r3, [pc, #96]	; (ab18 <demo_appdata_callback+0x2a0>)
    aab6:	4798      	blx	r3
            break;
    aab8:	e7a0      	b.n	a9fc <demo_appdata_callback+0x184>
                printf("\n\rRESOURCE_UNAVAILABLE \n\r");
    aaba:	4832      	ldr	r0, [pc, #200]	; (ab84 <demo_appdata_callback+0x30c>)
    aabc:	4b16      	ldr	r3, [pc, #88]	; (ab18 <demo_appdata_callback+0x2a0>)
    aabe:	4798      	blx	r3
            break;
    aac0:	e79c      	b.n	a9fc <demo_appdata_callback+0x184>
                printf("\n\rINVALID_REQUEST \n\r");
    aac2:	4831      	ldr	r0, [pc, #196]	; (ab88 <demo_appdata_callback+0x310>)
    aac4:	4b14      	ldr	r3, [pc, #80]	; (ab18 <demo_appdata_callback+0x2a0>)
    aac6:	4798      	blx	r3
            break;
    aac8:	e798      	b.n	a9fc <demo_appdata_callback+0x184>
                printf("\n\rFCNTR_ERROR \n\r");
    aaca:	4830      	ldr	r0, [pc, #192]	; (ab8c <demo_appdata_callback+0x314>)
    aacc:	4b12      	ldr	r3, [pc, #72]	; (ab18 <demo_appdata_callback+0x2a0>)
    aace:	4798      	blx	r3
            break;
    aad0:	e794      	b.n	a9fc <demo_appdata_callback+0x184>
                printf("\n\rMIC_ERROR \n\r");
    aad2:	482f      	ldr	r0, [pc, #188]	; (ab90 <demo_appdata_callback+0x318>)
    aad4:	4b10      	ldr	r3, [pc, #64]	; (ab18 <demo_appdata_callback+0x2a0>)
    aad6:	4798      	blx	r3
            break;
    aad8:	e790      	b.n	a9fc <demo_appdata_callback+0x184>
                printf("\n\rINVALID_MTYPE \n\r");
    aada:	482e      	ldr	r0, [pc, #184]	; (ab94 <demo_appdata_callback+0x31c>)
    aadc:	4b0e      	ldr	r3, [pc, #56]	; (ab18 <demo_appdata_callback+0x2a0>)
    aade:	4798      	blx	r3
            break;
    aae0:	e78c      	b.n	a9fc <demo_appdata_callback+0x184>
                printf("\n\rMCAST_HDR_INVALID \n\r");
    aae2:	482d      	ldr	r0, [pc, #180]	; (ab98 <demo_appdata_callback+0x320>)
    aae4:	4b0c      	ldr	r3, [pc, #48]	; (ab18 <demo_appdata_callback+0x2a0>)
    aae6:	4798      	blx	r3
            break;
    aae8:	e788      	b.n	a9fc <demo_appdata_callback+0x184>
                printf("\n\rUNKNOWN ERROR\n\r");
    aaea:	4831      	ldr	r0, [pc, #196]	; (abb0 <demo_appdata_callback+0x338>)
    aaec:	4b0a      	ldr	r3, [pc, #40]	; (ab18 <demo_appdata_callback+0x2a0>)
    aaee:	4798      	blx	r3
            break;
    aaf0:	e784      	b.n	a9fc <demo_appdata_callback+0x184>
    aaf2:	46c0      	nop			; (mov r8, r8)
    aaf4:	200000cc 	.word	0x200000cc
    aaf8:	00009789 	.word	0x00009789
    aafc:	20001058 	.word	0x20001058
    ab00:	00008dc5 	.word	0x00008dc5
    ab04:	200000c8 	.word	0x200000c8
    ab08:	20001039 	.word	0x20001039
    ab0c:	0000a759 	.word	0x0000a759
    ab10:	0001c09c 	.word	0x0001c09c
    ab14:	0001bd5c 	.word	0x0001bd5c
    ab18:	00014ae1 	.word	0x00014ae1
    ab1c:	0001bd78 	.word	0x0001bd78
    ab20:	0001bd98 	.word	0x0001bd98
    ab24:	0001bdb0 	.word	0x0001bdb0
    ab28:	0001bdc4 	.word	0x0001bdc4
    ab2c:	0001bdd0 	.word	0x0001bdd0
    ab30:	0001bdd4 	.word	0x0001bdd4
    ab34:	00014ba5 	.word	0x00014ba5
    ab38:	0001bdf4 	.word	0x0001bdf4
    ab3c:	0001c1fc 	.word	0x0001c1fc
    ab40:	0001c210 	.word	0x0001c210
    ab44:	0001c228 	.word	0x0001c228
    ab48:	0001c240 	.word	0x0001c240
    ab4c:	0001c250 	.word	0x0001c250
    ab50:	0001c268 	.word	0x0001c268
    ab54:	0001c284 	.word	0x0001c284
    ab58:	0001c29c 	.word	0x0001c29c
    ab5c:	0001c2b0 	.word	0x0001c2b0
    ab60:	0001c2c8 	.word	0x0001c2c8
    ab64:	0001c2e4 	.word	0x0001c2e4
    ab68:	0001c304 	.word	0x0001c304
    ab6c:	0001c324 	.word	0x0001c324
    ab70:	0001c340 	.word	0x0001c340
    ab74:	0001c354 	.word	0x0001c354
    ab78:	0001c36c 	.word	0x0001c36c
    ab7c:	0001c378 	.word	0x0001c378
    ab80:	0001c384 	.word	0x0001c384
    ab84:	0001c3a8 	.word	0x0001c3a8
    ab88:	0001c3c4 	.word	0x0001c3c4
    ab8c:	0001c3dc 	.word	0x0001c3dc
    ab90:	0001c3f0 	.word	0x0001c3f0
    ab94:	0001c400 	.word	0x0001c400
    ab98:	0001c414 	.word	0x0001c414
    ab9c:	0001c42c 	.word	0x0001c42c
    aba0:	0001c108 	.word	0x0001c108
    aba4:	0001be28 	.word	0x0001be28
    aba8:	0001be40 	.word	0x0001be40
    abac:	0001c43c 	.word	0x0001c43c
    abb0:	0001c44c 	.word	0x0001c44c

0000abb4 <lTimerCb>:
{
    abb4:	b510      	push	{r4, lr}
    abb6:	b082      	sub	sp, #8
    SwTimerStart(lTimerId,MS_TO_US(100),SW_TIMEOUT_RELATIVE,(void *)lTimerCb,NULL);
    abb8:	4b07      	ldr	r3, [pc, #28]	; (abd8 <lTimerCb+0x24>)
    abba:	7818      	ldrb	r0, [r3, #0]
    abbc:	2300      	movs	r3, #0
    abbe:	9300      	str	r3, [sp, #0]
    abc0:	4b06      	ldr	r3, [pc, #24]	; (abdc <lTimerCb+0x28>)
    abc2:	2200      	movs	r2, #0
    abc4:	4906      	ldr	r1, [pc, #24]	; (abe0 <lTimerCb+0x2c>)
    abc6:	4c07      	ldr	r4, [pc, #28]	; (abe4 <lTimerCb+0x30>)
    abc8:	47a0      	blx	r4
    set_LED_data(LED_GREEN,&toggle);
    abca:	4907      	ldr	r1, [pc, #28]	; (abe8 <lTimerCb+0x34>)
    abcc:	2003      	movs	r0, #3
    abce:	4b07      	ldr	r3, [pc, #28]	; (abec <lTimerCb+0x38>)
    abd0:	4798      	blx	r3
}
    abd2:	b002      	add	sp, #8
    abd4:	bd10      	pop	{r4, pc}
    abd6:	46c0      	nop			; (mov r8, r8)
    abd8:	200000cc 	.word	0x200000cc
    abdc:	0000abb5 	.word	0x0000abb5
    abe0:	000186a0 	.word	0x000186a0
    abe4:	00009485 	.word	0x00009485
    abe8:	200000ca 	.word	0x200000ca
    abec:	00008dc5 	.word	0x00008dc5

0000abf0 <displayTask>:
{
    abf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	switch(appTaskState)
    abf2:	4b32      	ldr	r3, [pc, #200]	; (acbc <displayTask+0xcc>)
    abf4:	781b      	ldrb	r3, [r3, #0]
    abf6:	2b01      	cmp	r3, #1
    abf8:	d016      	beq.n	ac28 <displayTask+0x38>
    abfa:	2b00      	cmp	r3, #0
    abfc:	d007      	beq.n	ac0e <displayTask+0x1e>
    abfe:	2b02      	cmp	r3, #2
    ac00:	d026      	beq.n	ac50 <displayTask+0x60>
    ac02:	2b03      	cmp	r3, #3
    ac04:	d042      	beq.n	ac8c <displayTask+0x9c>
			printf("Error STATE Entered\r\n");
    ac06:	482e      	ldr	r0, [pc, #184]	; (acc0 <displayTask+0xd0>)
    ac08:	4b2e      	ldr	r3, [pc, #184]	; (acc4 <displayTask+0xd4>)
    ac0a:	4798      	blx	r3
			break;
    ac0c:	e00a      	b.n	ac24 <displayTask+0x34>
	set_LED_data(LED_AMBER,&off);
    ac0e:	4d2e      	ldr	r5, [pc, #184]	; (acc8 <displayTask+0xd8>)
    ac10:	0029      	movs	r1, r5
    ac12:	2002      	movs	r0, #2
    ac14:	4c2d      	ldr	r4, [pc, #180]	; (accc <displayTask+0xdc>)
    ac16:	47a0      	blx	r4
	set_LED_data(LED_GREEN,&off);
    ac18:	0029      	movs	r1, r5
    ac1a:	2003      	movs	r0, #3
    ac1c:	47a0      	blx	r4
	appPostTask(PROCESS_TASK_HANDLER);
    ac1e:	2001      	movs	r0, #1
    ac20:	4b2b      	ldr	r3, [pc, #172]	; (acd0 <displayTask+0xe0>)
    ac22:	4798      	blx	r3
}
    ac24:	2000      	movs	r0, #0
    ac26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	set_LED_data(LED_AMBER,&off);
    ac28:	4d27      	ldr	r5, [pc, #156]	; (acc8 <displayTask+0xd8>)
    ac2a:	0029      	movs	r1, r5
    ac2c:	2002      	movs	r0, #2
    ac2e:	4c27      	ldr	r4, [pc, #156]	; (accc <displayTask+0xdc>)
    ac30:	47a0      	blx	r4
	set_LED_data(LED_GREEN,&off);
    ac32:	0029      	movs	r1, r5
    ac34:	2003      	movs	r0, #3
    ac36:	47a0      	blx	r4
	printf("1. Demo application\r\n");
    ac38:	4826      	ldr	r0, [pc, #152]	; (acd4 <displayTask+0xe4>)
    ac3a:	4c22      	ldr	r4, [pc, #136]	; (acc4 <displayTask+0xd4>)
    ac3c:	47a0      	blx	r4
	printf("2. Certification application\r\n");
    ac3e:	4826      	ldr	r0, [pc, #152]	; (acd8 <displayTask+0xe8>)
    ac40:	47a0      	blx	r4
	printf("\r\n Select Application : ");
    ac42:	4826      	ldr	r0, [pc, #152]	; (acdc <displayTask+0xec>)
    ac44:	4b26      	ldr	r3, [pc, #152]	; (ace0 <displayTask+0xf0>)
    ac46:	4798      	blx	r3
	startReceiving = true;
    ac48:	2201      	movs	r2, #1
    ac4a:	4b26      	ldr	r3, [pc, #152]	; (ace4 <displayTask+0xf4>)
    ac4c:	701a      	strb	r2, [r3, #0]
    ac4e:	e7e9      	b.n	ac24 <displayTask+0x34>
    set_LED_data(LED_AMBER,&off);
    ac50:	4d1d      	ldr	r5, [pc, #116]	; (acc8 <displayTask+0xd8>)
    ac52:	0029      	movs	r1, r5
    ac54:	2002      	movs	r0, #2
    ac56:	4c1d      	ldr	r4, [pc, #116]	; (accc <displayTask+0xdc>)
    ac58:	47a0      	blx	r4
    set_LED_data(LED_GREEN,&off);
    ac5a:	0029      	movs	r1, r5
    ac5c:	2003      	movs	r0, #3
    ac5e:	47a0      	blx	r4
    printf("\r\nPlease select one of the band given below\r\n");
    ac60:	4821      	ldr	r0, [pc, #132]	; (ace8 <displayTask+0xf8>)
    ac62:	4b18      	ldr	r3, [pc, #96]	; (acc4 <displayTask+0xd4>)
    ac64:	4798      	blx	r3
    ac66:	2401      	movs	r4, #1
	    printf("%d. %s\r\n",i,bandStrings[i]);
    ac68:	4f20      	ldr	r7, [pc, #128]	; (acec <displayTask+0xfc>)
    ac6a:	4d21      	ldr	r5, [pc, #132]	; (acf0 <displayTask+0x100>)
    ac6c:	4e1c      	ldr	r6, [pc, #112]	; (ace0 <displayTask+0xf0>)
    ac6e:	00a3      	lsls	r3, r4, #2
    ac70:	59da      	ldr	r2, [r3, r7]
    ac72:	0021      	movs	r1, r4
    ac74:	0028      	movs	r0, r5
    ac76:	47b0      	blx	r6
    ac78:	3401      	adds	r4, #1
    for(i = 1;i < sizeof(bandTable); i++)
    ac7a:	2c0a      	cmp	r4, #10
    ac7c:	d1f7      	bne.n	ac6e <displayTask+0x7e>
    printf("Select Regional Band : ");
    ac7e:	481d      	ldr	r0, [pc, #116]	; (acf4 <displayTask+0x104>)
    ac80:	4b17      	ldr	r3, [pc, #92]	; (ace0 <displayTask+0xf0>)
    ac82:	4798      	blx	r3
	startReceiving = true;
    ac84:	2201      	movs	r2, #1
    ac86:	4b17      	ldr	r3, [pc, #92]	; (ace4 <displayTask+0xf4>)
    ac88:	701a      	strb	r2, [r3, #0]
    ac8a:	e7cb      	b.n	ac24 <displayTask+0x34>
    printf("\r\n1. Send Join Request\r\n");
    ac8c:	481a      	ldr	r0, [pc, #104]	; (acf8 <displayTask+0x108>)
    ac8e:	4c0d      	ldr	r4, [pc, #52]	; (acc4 <displayTask+0xd4>)
    ac90:	47a0      	blx	r4
    printf("2. Send Data\r\n");
    ac92:	481a      	ldr	r0, [pc, #104]	; (acfc <displayTask+0x10c>)
    ac94:	47a0      	blx	r4
    printf("3. Sleep\r\n");
    ac96:	481a      	ldr	r0, [pc, #104]	; (ad00 <displayTask+0x110>)
    ac98:	47a0      	blx	r4
    printf("4. Main Menu\r\n");
    ac9a:	481a      	ldr	r0, [pc, #104]	; (ad04 <displayTask+0x114>)
    ac9c:	47a0      	blx	r4
    printf("\r\nEnter your choice: ");
    ac9e:	481a      	ldr	r0, [pc, #104]	; (ad08 <displayTask+0x118>)
    aca0:	4b0f      	ldr	r3, [pc, #60]	; (ace0 <displayTask+0xf0>)
    aca2:	4798      	blx	r3
    set_LED_data(LED_AMBER,&off);
    aca4:	4d08      	ldr	r5, [pc, #32]	; (acc8 <displayTask+0xd8>)
    aca6:	0029      	movs	r1, r5
    aca8:	2002      	movs	r0, #2
    acaa:	4c08      	ldr	r4, [pc, #32]	; (accc <displayTask+0xdc>)
    acac:	47a0      	blx	r4
    set_LED_data(LED_GREEN,&off);	
    acae:	0029      	movs	r1, r5
    acb0:	2003      	movs	r0, #3
    acb2:	47a0      	blx	r4
	startReceiving = true;
    acb4:	2201      	movs	r2, #1
    acb6:	4b0b      	ldr	r3, [pc, #44]	; (ace4 <displayTask+0xf4>)
    acb8:	701a      	strb	r2, [r3, #0]
    acba:	e7b3      	b.n	ac24 <displayTask+0x34>
    acbc:	20001039 	.word	0x20001039
    acc0:	0001c580 	.word	0x0001c580
    acc4:	00014ba5 	.word	0x00014ba5
    acc8:	20001058 	.word	0x20001058
    accc:	00008dc5 	.word	0x00008dc5
    acd0:	0000a759 	.word	0x0000a759
    acd4:	0001c4d0 	.word	0x0001c4d0
    acd8:	0001c4e8 	.word	0x0001c4e8
    acdc:	0001c508 	.word	0x0001c508
    ace0:	00014ae1 	.word	0x00014ae1
    ace4:	20001068 	.word	0x20001068
    ace8:	0001bb3c 	.word	0x0001bb3c
    acec:	0001c1cc 	.word	0x0001c1cc
    acf0:	0001bb74 	.word	0x0001bb74
    acf4:	0001bb80 	.word	0x0001bb80
    acf8:	0001c524 	.word	0x0001c524
    acfc:	0001c53c 	.word	0x0001c53c
    ad00:	0001c54c 	.word	0x0001c54c
    ad04:	0001c558 	.word	0x0001c558
    ad08:	0001c568 	.word	0x0001c568

0000ad0c <appWakeup>:
{
    ad0c:	b510      	push	{r4, lr}
    ad0e:	0004      	movs	r4, r0
    HAL_Radio_resources_init();
    ad10:	4b07      	ldr	r3, [pc, #28]	; (ad30 <appWakeup+0x24>)
    ad12:	4798      	blx	r3
    sio2host_init();
    ad14:	4b07      	ldr	r3, [pc, #28]	; (ad34 <appWakeup+0x28>)
    ad16:	4798      	blx	r3
	appTaskState = JOIN_SEND_STATE;
    ad18:	2203      	movs	r2, #3
    ad1a:	4b07      	ldr	r3, [pc, #28]	; (ad38 <appWakeup+0x2c>)
    ad1c:	701a      	strb	r2, [r3, #0]
    appPostTask(DISPLAY_TASK_HANDLER);
    ad1e:	2000      	movs	r0, #0
    ad20:	4b06      	ldr	r3, [pc, #24]	; (ad3c <appWakeup+0x30>)
    ad22:	4798      	blx	r3
    printf("\r\nsleep_ok %ld ms\r\n", sleptDuration);
    ad24:	0021      	movs	r1, r4
    ad26:	4806      	ldr	r0, [pc, #24]	; (ad40 <appWakeup+0x34>)
    ad28:	4b06      	ldr	r3, [pc, #24]	; (ad44 <appWakeup+0x38>)
    ad2a:	4798      	blx	r3
}
    ad2c:	bd10      	pop	{r4, pc}
    ad2e:	46c0      	nop			; (mov r8, r8)
    ad30:	00003551 	.word	0x00003551
    ad34:	00002ffd 	.word	0x00002ffd
    ad38:	20001039 	.word	0x20001039
    ad3c:	0000a759 	.word	0x0000a759
    ad40:	0001c1b8 	.word	0x0001c1b8
    ad44:	00014ae1 	.word	0x00014ae1

0000ad48 <serial_data_handler>:
{
    ad48:	b510      	push	{r4, lr}
	if (startReceiving == true)
    ad4a:	4b0e      	ldr	r3, [pc, #56]	; (ad84 <serial_data_handler+0x3c>)
    ad4c:	781b      	ldrb	r3, [r3, #0]
    ad4e:	2b00      	cmp	r3, #0
    ad50:	d100      	bne.n	ad54 <serial_data_handler+0xc>
}
    ad52:	bd10      	pop	{r4, pc}
		if((-1) != (rxChar = sio2host_getchar_nowait()))
    ad54:	4b0c      	ldr	r3, [pc, #48]	; (ad88 <serial_data_handler+0x40>)
    ad56:	4798      	blx	r3
    ad58:	1c43      	adds	r3, r0, #1
    ad5a:	d0fa      	beq.n	ad52 <serial_data_handler+0xa>
			serialData = (char)rxChar;
    ad5c:	b2c0      	uxtb	r0, r0
			if((serialData != '\r') && (serialData != '\n') && (serialData != '\b'))
    ad5e:	280d      	cmp	r0, #13
    ad60:	d0f7      	beq.n	ad52 <serial_data_handler+0xa>
    ad62:	2302      	movs	r3, #2
    ad64:	0002      	movs	r2, r0
    ad66:	439a      	bics	r2, r3
    ad68:	2a08      	cmp	r2, #8
    ad6a:	d0f2      	beq.n	ad52 <serial_data_handler+0xa>
				startReceiving = false;
    ad6c:	2200      	movs	r2, #0
    ad6e:	4b05      	ldr	r3, [pc, #20]	; (ad84 <serial_data_handler+0x3c>)
    ad70:	701a      	strb	r2, [r3, #0]
  			    serialBuffer = rxChar;
    ad72:	4b06      	ldr	r3, [pc, #24]	; (ad8c <serial_data_handler+0x44>)
    ad74:	7018      	strb	r0, [r3, #0]
			    appPostTask(PROCESS_TASK_HANDLER);
    ad76:	2001      	movs	r0, #1
    ad78:	4b05      	ldr	r3, [pc, #20]	; (ad90 <serial_data_handler+0x48>)
    ad7a:	4798      	blx	r3
				printf("\r\n");			
    ad7c:	4805      	ldr	r0, [pc, #20]	; (ad94 <serial_data_handler+0x4c>)
    ad7e:	4b06      	ldr	r3, [pc, #24]	; (ad98 <serial_data_handler+0x50>)
    ad80:	4798      	blx	r3
}
    ad82:	e7e6      	b.n	ad52 <serial_data_handler+0xa>
    ad84:	20001068 	.word	0x20001068
    ad88:	00003269 	.word	0x00003269
    ad8c:	20001067 	.word	0x20001067
    ad90:	0000a759 	.word	0x0000a759
    ad94:	0001c2e0 	.word	0x0001c2e0
    ad98:	00014ba5 	.word	0x00014ba5

0000ad9c <mote_demo_init>:
{
    ad9c:	b530      	push	{r4, r5, lr}
    ad9e:	b083      	sub	sp, #12
    resource_init();
    ada0:	4b2a      	ldr	r3, [pc, #168]	; (ae4c <mote_demo_init+0xb0>)
    ada2:	4798      	blx	r3
	startReceiving = false;
    ada4:	2200      	movs	r2, #0
    ada6:	4b2a      	ldr	r3, [pc, #168]	; (ae50 <mote_demo_init+0xb4>)
    ada8:	701a      	strb	r2, [r3, #0]
    LORAWAN_Init(demo_appdata_callback, demo_joindata_callback);
    adaa:	492a      	ldr	r1, [pc, #168]	; (ae54 <mote_demo_init+0xb8>)
    adac:	482a      	ldr	r0, [pc, #168]	; (ae58 <mote_demo_init+0xbc>)
    adae:	4b2b      	ldr	r3, [pc, #172]	; (ae5c <mote_demo_init+0xc0>)
    adb0:	4798      	blx	r3
    printf("\n\n\r*******************************************************\n\r");
    adb2:	482b      	ldr	r0, [pc, #172]	; (ae60 <mote_demo_init+0xc4>)
    adb4:	4c2b      	ldr	r4, [pc, #172]	; (ae64 <mote_demo_init+0xc8>)
    adb6:	47a0      	blx	r4
    printf("\n\rMicrochip LoRaWAN Stack %s\r\n",STACK_VER);
    adb8:	492b      	ldr	r1, [pc, #172]	; (ae68 <mote_demo_init+0xcc>)
    adba:	482c      	ldr	r0, [pc, #176]	; (ae6c <mote_demo_init+0xd0>)
    adbc:	47a0      	blx	r4
    printf("\r\nInit - Successful\r\n");
    adbe:	482c      	ldr	r0, [pc, #176]	; (ae70 <mote_demo_init+0xd4>)
    adc0:	4b2c      	ldr	r3, [pc, #176]	; (ae74 <mote_demo_init+0xd8>)
    adc2:	4798      	blx	r3
    status = PDS_IsRestorable();
    adc4:	4b2c      	ldr	r3, [pc, #176]	; (ae78 <mote_demo_init+0xdc>)
    adc6:	4798      	blx	r3
    if(status)
    adc8:	2800      	cmp	r0, #0
    adca:	d037      	beq.n	ae3c <mote_demo_init+0xa0>
        PDS_RestoreAll();
    adcc:	4b2b      	ldr	r3, [pc, #172]	; (ae7c <mote_demo_init+0xe0>)
    adce:	4798      	blx	r3
        LORAWAN_GetAttr(ISMBAND,NULL,&prevBand);
    add0:	4c2b      	ldr	r4, [pc, #172]	; (ae80 <mote_demo_init+0xe4>)
    add2:	0022      	movs	r2, r4
    add4:	2100      	movs	r1, #0
    add6:	2023      	movs	r0, #35	; 0x23
    add8:	4b2a      	ldr	r3, [pc, #168]	; (ae84 <mote_demo_init+0xe8>)
    adda:	4798      	blx	r3
            if(bandTable[i] == prevBand)
    addc:	7821      	ldrb	r1, [r4, #0]
    adde:	4b2a      	ldr	r3, [pc, #168]	; (ae88 <mote_demo_init+0xec>)
    ade0:	781b      	ldrb	r3, [r3, #0]
    ade2:	428b      	cmp	r3, r1
    ade4:	d027      	beq.n	ae36 <mote_demo_init+0x9a>
    ade6:	2401      	movs	r4, #1
    ade8:	4827      	ldr	r0, [pc, #156]	; (ae88 <mote_demo_init+0xec>)
    adea:	5c22      	ldrb	r2, [r4, r0]
    adec:	428a      	cmp	r2, r1
    adee:	d023      	beq.n	ae38 <mote_demo_init+0x9c>
        for (uint32_t i = 0; i < sizeof(bandTable) -1; i++)
    adf0:	3401      	adds	r4, #1
    adf2:	2c09      	cmp	r4, #9
    adf4:	d1f9      	bne.n	adea <mote_demo_init+0x4e>
        uint8_t prevChoice = 0xFF;
    adf6:	34f6      	adds	r4, #246	; 0xf6
        memset(rxchar,0,sizeof(rxchar));
    adf8:	4d24      	ldr	r5, [pc, #144]	; (ae8c <mote_demo_init+0xf0>)
    adfa:	220b      	movs	r2, #11
    adfc:	2100      	movs	r1, #0
    adfe:	0028      	movs	r0, r5
    ae00:	4b23      	ldr	r3, [pc, #140]	; (ae90 <mote_demo_init+0xf4>)
    ae02:	4798      	blx	r3
        sio2host_rx(rxchar,10);
    ae04:	210a      	movs	r1, #10
    ae06:	0028      	movs	r0, r5
    ae08:	4b22      	ldr	r3, [pc, #136]	; (ae94 <mote_demo_init+0xf8>)
    ae0a:	4798      	blx	r3
        printf ("Last configured Regional band %s\r\n",bandStrings[prevChoice]);
    ae0c:	00a4      	lsls	r4, r4, #2
    ae0e:	4a22      	ldr	r2, [pc, #136]	; (ae98 <mote_demo_init+0xfc>)
    ae10:	58a5      	ldr	r5, [r4, r2]
    ae12:	0029      	movs	r1, r5
    ae14:	4821      	ldr	r0, [pc, #132]	; (ae9c <mote_demo_init+0x100>)
    ae16:	4c13      	ldr	r4, [pc, #76]	; (ae64 <mote_demo_init+0xc8>)
    ae18:	47a0      	blx	r4
        printf("Press any key to change band\r\n Continuing in %s in ", bandStrings[prevChoice]);
    ae1a:	0029      	movs	r1, r5
    ae1c:	4820      	ldr	r0, [pc, #128]	; (aea0 <mote_demo_init+0x104>)
    ae1e:	47a0      	blx	r4
        SwTimerStart(demoTimerId,MS_TO_US(1000),SW_TIMEOUT_RELATIVE,(void *)demoTimerCb,NULL);
    ae20:	4b20      	ldr	r3, [pc, #128]	; (aea4 <mote_demo_init+0x108>)
    ae22:	7818      	ldrb	r0, [r3, #0]
    ae24:	2300      	movs	r3, #0
    ae26:	9300      	str	r3, [sp, #0]
    ae28:	4b1f      	ldr	r3, [pc, #124]	; (aea8 <mote_demo_init+0x10c>)
    ae2a:	2200      	movs	r2, #0
    ae2c:	491f      	ldr	r1, [pc, #124]	; (aeac <mote_demo_init+0x110>)
    ae2e:	4c20      	ldr	r4, [pc, #128]	; (aeb0 <mote_demo_init+0x114>)
    ae30:	47a0      	blx	r4
}
    ae32:	b003      	add	sp, #12
    ae34:	bd30      	pop	{r4, r5, pc}
        for (uint32_t i = 0; i < sizeof(bandTable) -1; i++)
    ae36:	2400      	movs	r4, #0
                prevChoice = i;
    ae38:	b2e4      	uxtb	r4, r4
                break;
    ae3a:	e7dd      	b.n	adf8 <mote_demo_init+0x5c>
		appTaskState = DEMO_CERT_APP_STATE;
    ae3c:	2201      	movs	r2, #1
    ae3e:	4b1d      	ldr	r3, [pc, #116]	; (aeb4 <mote_demo_init+0x118>)
    ae40:	701a      	strb	r2, [r3, #0]
        appPostTask(DISPLAY_TASK_HANDLER);
    ae42:	2000      	movs	r0, #0
    ae44:	4b1c      	ldr	r3, [pc, #112]	; (aeb8 <mote_demo_init+0x11c>)
    ae46:	4798      	blx	r3
}
    ae48:	e7f3      	b.n	ae32 <mote_demo_init+0x96>
    ae4a:	46c0      	nop			; (mov r8, r8)
    ae4c:	00008e4d 	.word	0x00008e4d
    ae50:	20001068 	.word	0x20001068
    ae54:	0000b1b5 	.word	0x0000b1b5
    ae58:	0000a879 	.word	0x0000a879
    ae5c:	0000c129 	.word	0x0000c129
    ae60:	0001bb98 	.word	0x0001bb98
    ae64:	00014ae1 	.word	0x00014ae1
    ae68:	0001c598 	.word	0x0001c598
    ae6c:	0001c5a8 	.word	0x0001c5a8
    ae70:	0001bbd8 	.word	0x0001bbd8
    ae74:	00014ba5 	.word	0x00014ba5
    ae78:	000084c1 	.word	0x000084c1
    ae7c:	00008525 	.word	0x00008525
    ae80:	200000c9 	.word	0x200000c9
    ae84:	0000d531 	.word	0x0000d531
    ae88:	20000050 	.word	0x20000050
    ae8c:	2000105c 	.word	0x2000105c
    ae90:	00014a4d 	.word	0x00014a4d
    ae94:	000031b5 	.word	0x000031b5
    ae98:	0001c1cc 	.word	0x0001c1cc
    ae9c:	0001c5c8 	.word	0x0001c5c8
    aea0:	0001c5ec 	.word	0x0001c5ec
    aea4:	200000cb 	.word	0x200000cb
    aea8:	0000a78d 	.word	0x0000a78d
    aeac:	000f4240 	.word	0x000f4240
    aeb0:	00009485 	.word	0x00009485
    aeb4:	20001039 	.word	0x20001039
    aeb8:	0000a759 	.word	0x0000a759

0000aebc <APP_TaskHandler>:
/*********************************************************************//*
 \brief      Application Task Handler
 ************************************************************************/

SYSTEM_TaskStatus_t APP_TaskHandler(void)
{
    aebc:	b570      	push	{r4, r5, r6, lr}

    if (appTaskFlags)
    aebe:	4b12      	ldr	r3, [pc, #72]	; (af08 <APP_TaskHandler+0x4c>)
    aec0:	781b      	ldrb	r3, [r3, #0]
    aec2:	2b00      	cmp	r3, #0
    aec4:	d008      	beq.n	aed8 <APP_TaskHandler+0x1c>
    {
        for (uint16_t taskId = 0; taskId < APP_TASKS_COUNT; taskId++)
        {
            if ((1 << taskId) & (appTaskFlags))
    aec6:	4b10      	ldr	r3, [pc, #64]	; (af08 <APP_TaskHandler+0x4c>)
    aec8:	781b      	ldrb	r3, [r3, #0]
    aeca:	07db      	lsls	r3, r3, #31
    aecc:	d406      	bmi.n	aedc <APP_TaskHandler+0x20>
    aece:	4b0e      	ldr	r3, [pc, #56]	; (af08 <APP_TaskHandler+0x4c>)
    aed0:	781c      	ldrb	r4, [r3, #0]
    aed2:	07a4      	lsls	r4, r4, #30
    aed4:	0fe4      	lsrs	r4, r4, #31
    aed6:	d102      	bne.n	aede <APP_TaskHandler+0x22>
            }
        }
    }

    return SYSTEM_TASK_SUCCESS;
}
    aed8:	2000      	movs	r0, #0
    aeda:	bd70      	pop	{r4, r5, r6, pc}
            if ((1 << taskId) & (appTaskFlags))
    aedc:	2400      	movs	r4, #0
                ATOMIC_SECTION_ENTER
    aede:	4b0b      	ldr	r3, [pc, #44]	; (af0c <APP_TaskHandler+0x50>)
    aee0:	4798      	blx	r3
                appTaskFlags &= ~(1 << taskId);
    aee2:	4d09      	ldr	r5, [pc, #36]	; (af08 <APP_TaskHandler+0x4c>)
    aee4:	782b      	ldrb	r3, [r5, #0]
    aee6:	2201      	movs	r2, #1
    aee8:	40a2      	lsls	r2, r4
    aeea:	4393      	bics	r3, r2
    aeec:	702b      	strb	r3, [r5, #0]
                ATOMIC_SECTION_EXIT
    aeee:	4b08      	ldr	r3, [pc, #32]	; (af10 <APP_TaskHandler+0x54>)
    aef0:	4798      	blx	r3
                appTaskHandlers[taskId]();
    aef2:	00a4      	lsls	r4, r4, #2
    aef4:	4b07      	ldr	r3, [pc, #28]	; (af14 <APP_TaskHandler+0x58>)
    aef6:	58e3      	ldr	r3, [r4, r3]
    aef8:	4798      	blx	r3
                if (appTaskFlags)
    aefa:	782b      	ldrb	r3, [r5, #0]
    aefc:	2b00      	cmp	r3, #0
    aefe:	d0eb      	beq.n	aed8 <APP_TaskHandler+0x1c>
                    SYSTEM_PostTask(APP_TASK_ID);
    af00:	2010      	movs	r0, #16
    af02:	4b05      	ldr	r3, [pc, #20]	; (af18 <APP_TaskHandler+0x5c>)
    af04:	4798      	blx	r3
    af06:	e7e7      	b.n	aed8 <APP_TaskHandler+0x1c>
    af08:	20001038 	.word	0x20001038
    af0c:	00003845 	.word	0x00003845
    af10:	00003851 	.word	0x00003851
    af14:	0001c1b0 	.word	0x0001c1b0
    af18:	00009aa9 	.word	0x00009aa9

0000af1c <print_array>:
 \brief      Function to Print array of characters
 \param[in]  *array  - Pointer of the array to be printed
 \param[in]   length - Length of the array
 ************************************************************************/
void print_array (uint8_t *array, uint8_t length)
{
    af1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    af1e:	0004      	movs	r4, r0
    af20:	000d      	movs	r5, r1
    printf("0x");
    af22:	480a      	ldr	r0, [pc, #40]	; (af4c <print_array+0x30>)
    af24:	4b0a      	ldr	r3, [pc, #40]	; (af50 <print_array+0x34>)
    af26:	4798      	blx	r3
    for (uint8_t i =0; i < length; i++)
    af28:	2d00      	cmp	r5, #0
    af2a:	d00b      	beq.n	af44 <print_array+0x28>
    af2c:	3d01      	subs	r5, #1
    af2e:	b2ed      	uxtb	r5, r5
    af30:	3501      	adds	r5, #1
    af32:	1965      	adds	r5, r4, r5
    {
        printf("%02x", *array);
    af34:	4e07      	ldr	r6, [pc, #28]	; (af54 <print_array+0x38>)
    af36:	4f06      	ldr	r7, [pc, #24]	; (af50 <print_array+0x34>)
    af38:	7821      	ldrb	r1, [r4, #0]
    af3a:	0030      	movs	r0, r6
    af3c:	47b8      	blx	r7
        array++;
    af3e:	3401      	adds	r4, #1
    for (uint8_t i =0; i < length; i++)
    af40:	42ac      	cmp	r4, r5
    af42:	d1f9      	bne.n	af38 <print_array+0x1c>
    }
    printf("\n\r");
    af44:	4804      	ldr	r0, [pc, #16]	; (af58 <print_array+0x3c>)
    af46:	4b02      	ldr	r3, [pc, #8]	; (af50 <print_array+0x34>)
    af48:	4798      	blx	r3
}
    af4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    af4c:	0001bf30 	.word	0x0001bf30
    af50:	00014ae1 	.word	0x00014ae1
    af54:	0001bf34 	.word	0x0001bf34
    af58:	0001c20c 	.word	0x0001c20c

0000af5c <set_join_parameters>:
{
    af5c:	b510      	push	{r4, lr}
    af5e:	0004      	movs	r4, r0
    printf("\n********************Join Parameters********************\n\r");
    af60:	482a      	ldr	r0, [pc, #168]	; (b00c <set_join_parameters+0xb0>)
    af62:	4b2b      	ldr	r3, [pc, #172]	; (b010 <set_join_parameters+0xb4>)
    af64:	4798      	blx	r3
    if(ACTIVATION_BY_PERSONALIZATION == activation_type)
    af66:	2c01      	cmp	r4, #1
    af68:	d008      	beq.n	af7c <set_join_parameters+0x20>
        status = LORAWAN_SetAttr (DEV_EUI, demoDevEui);
    af6a:	492a      	ldr	r1, [pc, #168]	; (b014 <set_join_parameters+0xb8>)
    af6c:	2000      	movs	r0, #0
    af6e:	4b2a      	ldr	r3, [pc, #168]	; (b018 <set_join_parameters+0xbc>)
    af70:	4798      	blx	r3
    af72:	0004      	movs	r4, r0
        if (LORAWAN_SUCCESS == status)
    af74:	2808      	cmp	r0, #8
    af76:	d025      	beq.n	afc4 <set_join_parameters+0x68>
}
    af78:	0020      	movs	r0, r4
    af7a:	bd10      	pop	{r4, pc}
        status = LORAWAN_SetAttr (DEV_ADDR, &demoDevAddr);
    af7c:	4927      	ldr	r1, [pc, #156]	; (b01c <set_join_parameters+0xc0>)
    af7e:	2002      	movs	r0, #2
    af80:	4b25      	ldr	r3, [pc, #148]	; (b018 <set_join_parameters+0xbc>)
    af82:	4798      	blx	r3
    af84:	0004      	movs	r4, r0
        if (LORAWAN_SUCCESS == status)
    af86:	2808      	cmp	r0, #8
    af88:	d1f6      	bne.n	af78 <set_join_parameters+0x1c>
            status = LORAWAN_SetAttr (APPS_KEY, demoAppsKey);
    af8a:	4925      	ldr	r1, [pc, #148]	; (b020 <set_join_parameters+0xc4>)
    af8c:	2005      	movs	r0, #5
    af8e:	4b22      	ldr	r3, [pc, #136]	; (b018 <set_join_parameters+0xbc>)
    af90:	4798      	blx	r3
    af92:	0004      	movs	r4, r0
        if (LORAWAN_SUCCESS == status)
    af94:	2808      	cmp	r0, #8
    af96:	d1ef      	bne.n	af78 <set_join_parameters+0x1c>
            printf("\nAppSessionKey : ");
    af98:	4822      	ldr	r0, [pc, #136]	; (b024 <set_join_parameters+0xc8>)
    af9a:	4b1d      	ldr	r3, [pc, #116]	; (b010 <set_join_parameters+0xb4>)
    af9c:	4798      	blx	r3
            print_array((uint8_t *)&demoAppsKey, sizeof(demoAppsKey));
    af9e:	2110      	movs	r1, #16
    afa0:	481f      	ldr	r0, [pc, #124]	; (b020 <set_join_parameters+0xc4>)
    afa2:	4b21      	ldr	r3, [pc, #132]	; (b028 <set_join_parameters+0xcc>)
    afa4:	4798      	blx	r3
            status = LORAWAN_SetAttr (NWKS_KEY, demoNwksKey);
    afa6:	4921      	ldr	r1, [pc, #132]	; (b02c <set_join_parameters+0xd0>)
    afa8:	2004      	movs	r0, #4
    afaa:	4b1b      	ldr	r3, [pc, #108]	; (b018 <set_join_parameters+0xbc>)
    afac:	4798      	blx	r3
    afae:	0004      	movs	r4, r0
        if (LORAWAN_SUCCESS == status)
    afb0:	2808      	cmp	r0, #8
    afb2:	d1e1      	bne.n	af78 <set_join_parameters+0x1c>
            printf("\nNwkSessionKey : ");
    afb4:	481e      	ldr	r0, [pc, #120]	; (b030 <set_join_parameters+0xd4>)
    afb6:	4b16      	ldr	r3, [pc, #88]	; (b010 <set_join_parameters+0xb4>)
    afb8:	4798      	blx	r3
            print_array((uint8_t *)&demoNwksKey, sizeof(demoNwksKey));
    afba:	2110      	movs	r1, #16
    afbc:	481b      	ldr	r0, [pc, #108]	; (b02c <set_join_parameters+0xd0>)
    afbe:	4b1a      	ldr	r3, [pc, #104]	; (b028 <set_join_parameters+0xcc>)
    afc0:	4798      	blx	r3
    afc2:	e7d9      	b.n	af78 <set_join_parameters+0x1c>
            printf("\nDevEUI : ");
    afc4:	481b      	ldr	r0, [pc, #108]	; (b034 <set_join_parameters+0xd8>)
    afc6:	4b12      	ldr	r3, [pc, #72]	; (b010 <set_join_parameters+0xb4>)
    afc8:	4798      	blx	r3
            print_array((uint8_t *)&demoDevEui, sizeof(demoDevEui));
    afca:	2108      	movs	r1, #8
    afcc:	4811      	ldr	r0, [pc, #68]	; (b014 <set_join_parameters+0xb8>)
    afce:	4b16      	ldr	r3, [pc, #88]	; (b028 <set_join_parameters+0xcc>)
    afd0:	4798      	blx	r3
            status = LORAWAN_SetAttr (APP_EUI, demoAppEui);
    afd2:	4919      	ldr	r1, [pc, #100]	; (b038 <set_join_parameters+0xdc>)
    afd4:	2001      	movs	r0, #1
    afd6:	4b10      	ldr	r3, [pc, #64]	; (b018 <set_join_parameters+0xbc>)
    afd8:	4798      	blx	r3
    afda:	0004      	movs	r4, r0
        if (LORAWAN_SUCCESS == status)
    afdc:	2808      	cmp	r0, #8
    afde:	d1cb      	bne.n	af78 <set_join_parameters+0x1c>
            printf("\nAppEUI : ");
    afe0:	4816      	ldr	r0, [pc, #88]	; (b03c <set_join_parameters+0xe0>)
    afe2:	4b0b      	ldr	r3, [pc, #44]	; (b010 <set_join_parameters+0xb4>)
    afe4:	4798      	blx	r3
            print_array((uint8_t *)&demoAppEui, sizeof(demoAppEui));
    afe6:	2108      	movs	r1, #8
    afe8:	4813      	ldr	r0, [pc, #76]	; (b038 <set_join_parameters+0xdc>)
    afea:	4b0f      	ldr	r3, [pc, #60]	; (b028 <set_join_parameters+0xcc>)
    afec:	4798      	blx	r3
            status = LORAWAN_SetAttr (APP_KEY, demoAppKey);
    afee:	4914      	ldr	r1, [pc, #80]	; (b040 <set_join_parameters+0xe4>)
    aff0:	2003      	movs	r0, #3
    aff2:	4b09      	ldr	r3, [pc, #36]	; (b018 <set_join_parameters+0xbc>)
    aff4:	4798      	blx	r3
    aff6:	0004      	movs	r4, r0
        if (LORAWAN_SUCCESS == status)
    aff8:	2808      	cmp	r0, #8
    affa:	d1bd      	bne.n	af78 <set_join_parameters+0x1c>
            printf("\nAppKey : ");
    affc:	4811      	ldr	r0, [pc, #68]	; (b044 <set_join_parameters+0xe8>)
    affe:	4b04      	ldr	r3, [pc, #16]	; (b010 <set_join_parameters+0xb4>)
    b000:	4798      	blx	r3
            print_array((uint8_t *)&demoAppKey, sizeof(demoAppKey));
    b002:	2110      	movs	r1, #16
    b004:	480e      	ldr	r0, [pc, #56]	; (b040 <set_join_parameters+0xe4>)
    b006:	4b08      	ldr	r3, [pc, #32]	; (b028 <set_join_parameters+0xcc>)
    b008:	4798      	blx	r3
    b00a:	e7b5      	b.n	af78 <set_join_parameters+0x1c>
    b00c:	0001bc18 	.word	0x0001bc18
    b010:	00014ae1 	.word	0x00014ae1
    b014:	20000088 	.word	0x20000088
    b018:	0000eed5 	.word	0x0000eed5
    b01c:	20000084 	.word	0x20000084
    b020:	20000074 	.word	0x20000074
    b024:	0001c88c 	.word	0x0001c88c
    b028:	0000af1d 	.word	0x0000af1d
    b02c:	200000b8 	.word	0x200000b8
    b030:	0001c8a0 	.word	0x0001c8a0
    b034:	0001c8b4 	.word	0x0001c8b4
    b038:	2000005c 	.word	0x2000005c
    b03c:	0001c8c0 	.word	0x0001c8c0
    b040:	20000064 	.word	0x20000064
    b044:	0001c8cc 	.word	0x0001c8cc

0000b048 <set_multicast_params>:
{
    b048:	b510      	push	{r4, lr}
    printf("\n***************Multicast Parameters********************\n\r");
    b04a:	481c      	ldr	r0, [pc, #112]	; (b0bc <set_multicast_params+0x74>)
    b04c:	4b1c      	ldr	r3, [pc, #112]	; (b0c0 <set_multicast_params+0x78>)
    b04e:	4798      	blx	r3
    status = LORAWAN_SetAttr(MCAST_APPS_KEY, &demoMcastAppsKey);
    b050:	491c      	ldr	r1, [pc, #112]	; (b0c4 <set_multicast_params+0x7c>)
    b052:	202b      	movs	r0, #43	; 0x2b
    b054:	4b1c      	ldr	r3, [pc, #112]	; (b0c8 <set_multicast_params+0x80>)
    b056:	4798      	blx	r3
    if (status == LORAWAN_SUCCESS)
    b058:	2808      	cmp	r0, #8
    b05a:	d006      	beq.n	b06a <set_multicast_params+0x22>
        printf("\nMcastGroupAddrStatus : Failed\n\r");
    b05c:	481b      	ldr	r0, [pc, #108]	; (b0cc <set_multicast_params+0x84>)
    b05e:	4b18      	ldr	r3, [pc, #96]	; (b0c0 <set_multicast_params+0x78>)
    b060:	4798      	blx	r3
        printf("\nMulticastStatus : Failed\n\r");
    b062:	481b      	ldr	r0, [pc, #108]	; (b0d0 <set_multicast_params+0x88>)
    b064:	4b16      	ldr	r3, [pc, #88]	; (b0c0 <set_multicast_params+0x78>)
    b066:	4798      	blx	r3
}
    b068:	bd10      	pop	{r4, pc}
        printf("\nMcastAppSessionKey : ");
    b06a:	481a      	ldr	r0, [pc, #104]	; (b0d4 <set_multicast_params+0x8c>)
    b06c:	4b14      	ldr	r3, [pc, #80]	; (b0c0 <set_multicast_params+0x78>)
    b06e:	4798      	blx	r3
        print_array((uint8_t *)&demoMcastAppsKey, sizeof(demoMcastAppsKey));
    b070:	2110      	movs	r1, #16
    b072:	4814      	ldr	r0, [pc, #80]	; (b0c4 <set_multicast_params+0x7c>)
    b074:	4b18      	ldr	r3, [pc, #96]	; (b0d8 <set_multicast_params+0x90>)
    b076:	4798      	blx	r3
        status = LORAWAN_SetAttr(MCAST_NWKS_KEY, &demoMcastNwksKey);
    b078:	4918      	ldr	r1, [pc, #96]	; (b0dc <set_multicast_params+0x94>)
    b07a:	202a      	movs	r0, #42	; 0x2a
    b07c:	4b12      	ldr	r3, [pc, #72]	; (b0c8 <set_multicast_params+0x80>)
    b07e:	4798      	blx	r3
    if(status == LORAWAN_SUCCESS)
    b080:	2808      	cmp	r0, #8
    b082:	d1eb      	bne.n	b05c <set_multicast_params+0x14>
        printf("\nMcastNwkSessionKey : ");
    b084:	4816      	ldr	r0, [pc, #88]	; (b0e0 <set_multicast_params+0x98>)
    b086:	4b0e      	ldr	r3, [pc, #56]	; (b0c0 <set_multicast_params+0x78>)
    b088:	4798      	blx	r3
        print_array((uint8_t *)&demoMcastNwksKey, sizeof(demoMcastNwksKey));
    b08a:	2110      	movs	r1, #16
    b08c:	4813      	ldr	r0, [pc, #76]	; (b0dc <set_multicast_params+0x94>)
    b08e:	4b12      	ldr	r3, [pc, #72]	; (b0d8 <set_multicast_params+0x90>)
    b090:	4798      	blx	r3
        status = LORAWAN_SetAttr(MCAST_GROUP_ADDR, &demoMcastDevAddr);
    b092:	4914      	ldr	r1, [pc, #80]	; (b0e4 <set_multicast_params+0x9c>)
    b094:	2029      	movs	r0, #41	; 0x29
    b096:	4b0c      	ldr	r3, [pc, #48]	; (b0c8 <set_multicast_params+0x80>)
    b098:	4798      	blx	r3
    if (status == LORAWAN_SUCCESS)
    b09a:	2808      	cmp	r0, #8
    b09c:	d1de      	bne.n	b05c <set_multicast_params+0x14>
        printf("\nMcastGroupAddr : 0x%lx\n\r", demoMcastDevAddr);
    b09e:	4b11      	ldr	r3, [pc, #68]	; (b0e4 <set_multicast_params+0x9c>)
    b0a0:	6819      	ldr	r1, [r3, #0]
    b0a2:	4811      	ldr	r0, [pc, #68]	; (b0e8 <set_multicast_params+0xa0>)
    b0a4:	4b06      	ldr	r3, [pc, #24]	; (b0c0 <set_multicast_params+0x78>)
    b0a6:	4798      	blx	r3
        status = LORAWAN_SetAttr(MCAST_ENABLE, &demoMcastEnable);
    b0a8:	4910      	ldr	r1, [pc, #64]	; (b0ec <set_multicast_params+0xa4>)
    b0aa:	2028      	movs	r0, #40	; 0x28
    b0ac:	4b06      	ldr	r3, [pc, #24]	; (b0c8 <set_multicast_params+0x80>)
    b0ae:	4798      	blx	r3
    if (status == LORAWAN_SUCCESS)
    b0b0:	2808      	cmp	r0, #8
    b0b2:	d1d6      	bne.n	b062 <set_multicast_params+0x1a>
        printf("\nMulticastStatus : Enabled\n\r");
    b0b4:	480e      	ldr	r0, [pc, #56]	; (b0f0 <set_multicast_params+0xa8>)
    b0b6:	4b02      	ldr	r3, [pc, #8]	; (b0c0 <set_multicast_params+0x78>)
    b0b8:	4798      	blx	r3
    b0ba:	e7d5      	b.n	b068 <set_multicast_params+0x20>
    b0bc:	0001c8d8 	.word	0x0001c8d8
    b0c0:	00014ae1 	.word	0x00014ae1
    b0c4:	20000090 	.word	0x20000090
    b0c8:	0000eed5 	.word	0x0000eed5
    b0cc:	0001c960 	.word	0x0001c960
    b0d0:	0001c9a4 	.word	0x0001c9a4
    b0d4:	0001c914 	.word	0x0001c914
    b0d8:	0000af1d 	.word	0x0000af1d
    b0dc:	200000a8 	.word	0x200000a8
    b0e0:	0001c92c 	.word	0x0001c92c
    b0e4:	200000a0 	.word	0x200000a0
    b0e8:	0001c944 	.word	0x0001c944
    b0ec:	200000a4 	.word	0x200000a4
    b0f0:	0001c984 	.word	0x0001c984

0000b0f4 <set_device_type>:
{
    b0f4:	b510      	push	{r4, lr}
    b0f6:	b082      	sub	sp, #8
    b0f8:	466b      	mov	r3, sp
    b0fa:	1dd9      	adds	r1, r3, #7
    b0fc:	7008      	strb	r0, [r1, #0]
    status = LORAWAN_SetAttr(EDCLASS, &ed_class);
    b0fe:	2019      	movs	r0, #25
    b100:	4b08      	ldr	r3, [pc, #32]	; (b124 <set_device_type+0x30>)
    b102:	4798      	blx	r3
    b104:	0004      	movs	r4, r0
    if((LORAWAN_SUCCESS == status) && ((CLASS_C | CLASS_B) & ed_class) && (true == DEMO_APP_MCAST_ENABLE))
    b106:	2808      	cmp	r0, #8
    b108:	d002      	beq.n	b110 <set_device_type+0x1c>
}
    b10a:	0020      	movs	r0, r4
    b10c:	b002      	add	sp, #8
    b10e:	bd10      	pop	{r4, pc}
    if((LORAWAN_SUCCESS == status) && ((CLASS_C | CLASS_B) & ed_class) && (true == DEMO_APP_MCAST_ENABLE))
    b110:	466b      	mov	r3, sp
    b112:	3307      	adds	r3, #7
    b114:	781b      	ldrb	r3, [r3, #0]
    b116:	2206      	movs	r2, #6
    b118:	421a      	tst	r2, r3
    b11a:	d0f6      	beq.n	b10a <set_device_type+0x16>
        set_multicast_params();
    b11c:	4b02      	ldr	r3, [pc, #8]	; (b128 <set_device_type+0x34>)
    b11e:	4798      	blx	r3
    b120:	e7f3      	b.n	b10a <set_device_type+0x16>
    b122:	46c0      	nop			; (mov r8, r8)
    b124:	0000eed5 	.word	0x0000eed5
    b128:	0000b049 	.word	0x0000b049

0000b12c <print_application_config>:

/*********************************************************************//*
 \brief      Function to Print application configuration
 ************************************************************************/
void  print_application_config (void)
{
    b12c:	b530      	push	{r4, r5, lr}
    b12e:	b083      	sub	sp, #12
    EdClass_t edClass;
    printf("\n***************Application Configuration***************\n\r");
    b130:	4814      	ldr	r0, [pc, #80]	; (b184 <print_application_config+0x58>)
    b132:	4d15      	ldr	r5, [pc, #84]	; (b188 <print_application_config+0x5c>)
    b134:	47a8      	blx	r5
    LORAWAN_GetAttr(EDCLASS, NULL, &edClass);
    b136:	466b      	mov	r3, sp
    b138:	1ddc      	adds	r4, r3, #7
    b13a:	0022      	movs	r2, r4
    b13c:	2100      	movs	r1, #0
    b13e:	2019      	movs	r0, #25
    b140:	4b12      	ldr	r3, [pc, #72]	; (b18c <print_application_config+0x60>)
    b142:	4798      	blx	r3
    printf("\nDevType : ");
    b144:	4812      	ldr	r0, [pc, #72]	; (b190 <print_application_config+0x64>)
    b146:	47a8      	blx	r5

    if(edClass == CLASS_A)
    b148:	7823      	ldrb	r3, [r4, #0]
    b14a:	2b01      	cmp	r3, #1
    b14c:	d011      	beq.n	b172 <print_application_config+0x46>
    {
        printf("CLASS A\n\r");
    }
    else if(edClass == CLASS_C)
    b14e:	2b04      	cmp	r3, #4
    b150:	d013      	beq.n	b17a <print_application_config+0x4e>
    {
        printf("CLASS C\n\r");
    }

    printf("\nActivationType : ");
    b152:	4810      	ldr	r0, [pc, #64]	; (b194 <print_application_config+0x68>)
    b154:	4c0c      	ldr	r4, [pc, #48]	; (b188 <print_application_config+0x5c>)
    b156:	47a0      	blx	r4

    if(DEMO_APP_ACTIVATION_TYPE == OVER_THE_AIR_ACTIVATION)
    {
        printf("OTAA\n\r");
    b158:	480f      	ldr	r0, [pc, #60]	; (b198 <print_application_config+0x6c>)
    b15a:	47a0      	blx	r4
    else if(DEMO_APP_ACTIVATION_TYPE == ACTIVATION_BY_PERSONALIZATION)
    {
        printf("ABP\n\r");
    }

    printf("\nTransmission Type - ");
    b15c:	480f      	ldr	r0, [pc, #60]	; (b19c <print_application_config+0x70>)
    b15e:	47a0      	blx	r4
    {
        printf("CONFIRMED\n\r");
    }
    else if(DEMO_APP_TRANSMISSION_TYPE == UNCONFIRMED)
    {
        printf("UNCONFIRMED\n\r");
    b160:	480f      	ldr	r0, [pc, #60]	; (b1a0 <print_application_config+0x74>)
    b162:	47a0      	blx	r4
    }

    printf("\nFPort - %d\n\r", DEMO_APP_FPORT);
    b164:	2101      	movs	r1, #1
    b166:	480f      	ldr	r0, [pc, #60]	; (b1a4 <print_application_config+0x78>)
    b168:	47a0      	blx	r4

    printf("\n*******************************************************\n\r");
    b16a:	480f      	ldr	r0, [pc, #60]	; (b1a8 <print_application_config+0x7c>)
    b16c:	47a0      	blx	r4
}
    b16e:	b003      	add	sp, #12
    b170:	bd30      	pop	{r4, r5, pc}
        printf("CLASS A\n\r");
    b172:	480e      	ldr	r0, [pc, #56]	; (b1ac <print_application_config+0x80>)
    b174:	4b04      	ldr	r3, [pc, #16]	; (b188 <print_application_config+0x5c>)
    b176:	4798      	blx	r3
    b178:	e7eb      	b.n	b152 <print_application_config+0x26>
        printf("CLASS C\n\r");
    b17a:	480d      	ldr	r0, [pc, #52]	; (b1b0 <print_application_config+0x84>)
    b17c:	4b02      	ldr	r3, [pc, #8]	; (b188 <print_application_config+0x5c>)
    b17e:	4798      	blx	r3
    b180:	e7e7      	b.n	b152 <print_application_config+0x26>
    b182:	46c0      	nop			; (mov r8, r8)
    b184:	0001c658 	.word	0x0001c658
    b188:	00014ae1 	.word	0x00014ae1
    b18c:	0000d531 	.word	0x0000d531
    b190:	0001c694 	.word	0x0001c694
    b194:	0001c6b8 	.word	0x0001c6b8
    b198:	0001c6cc 	.word	0x0001c6cc
    b19c:	0001c6d4 	.word	0x0001c6d4
    b1a0:	0001c6ec 	.word	0x0001c6ec
    b1a4:	0001c6fc 	.word	0x0001c6fc
    b1a8:	0001c70c 	.word	0x0001c70c
    b1ac:	0001c6a0 	.word	0x0001c6a0
    b1b0:	0001c6ac 	.word	0x0001c6ac

0000b1b4 <demo_joindata_callback>:
{
    b1b4:	b510      	push	{r4, lr}
    b1b6:	b082      	sub	sp, #8
    b1b8:	0004      	movs	r4, r0
    set_LED_data(LED_GREEN,&off);
    b1ba:	4922      	ldr	r1, [pc, #136]	; (b244 <demo_joindata_callback+0x90>)
    b1bc:	2003      	movs	r0, #3
    b1be:	4b22      	ldr	r3, [pc, #136]	; (b248 <demo_joindata_callback+0x94>)
    b1c0:	4798      	blx	r3
    if(true == status)
    b1c2:	2c00      	cmp	r4, #0
    b1c4:	d032      	beq.n	b22c <demo_joindata_callback+0x78>
        joined = true;
    b1c6:	2201      	movs	r2, #1
    b1c8:	4b20      	ldr	r3, [pc, #128]	; (b24c <demo_joindata_callback+0x98>)
    b1ca:	701a      	strb	r2, [r3, #0]
        printf("\nJoining Successful\n\r");
    b1cc:	4820      	ldr	r0, [pc, #128]	; (b250 <demo_joindata_callback+0x9c>)
    b1ce:	4b21      	ldr	r3, [pc, #132]	; (b254 <demo_joindata_callback+0xa0>)
    b1d0:	4798      	blx	r3
        LORAWAN_GetAttr(DEV_ADDR, NULL, &devAddress);
    b1d2:	aa01      	add	r2, sp, #4
    b1d4:	2100      	movs	r1, #0
    b1d6:	2002      	movs	r0, #2
    b1d8:	4c1f      	ldr	r4, [pc, #124]	; (b258 <demo_joindata_callback+0xa4>)
    b1da:	47a0      	blx	r4
        LORAWAN_GetAttr(MCAST_ENABLE, NULL, &mcastEnabled);
    b1dc:	466b      	mov	r3, sp
    b1de:	1cda      	adds	r2, r3, #3
    b1e0:	2100      	movs	r1, #0
    b1e2:	2028      	movs	r0, #40	; 0x28
    b1e4:	47a0      	blx	r4
        if (devAddress != DEMO_APP_MCAST_GROUP_ADDRESS)
    b1e6:	9901      	ldr	r1, [sp, #4]
    b1e8:	4b1c      	ldr	r3, [pc, #112]	; (b25c <demo_joindata_callback+0xa8>)
    b1ea:	4299      	cmp	r1, r3
    b1ec:	d015      	beq.n	b21a <demo_joindata_callback+0x66>
            printf("\nDevAddr: 0x%lx\n\r", devAddress);
    b1ee:	481c      	ldr	r0, [pc, #112]	; (b260 <demo_joindata_callback+0xac>)
    b1f0:	4b18      	ldr	r3, [pc, #96]	; (b254 <demo_joindata_callback+0xa0>)
    b1f2:	4798      	blx	r3
        print_application_config();
    b1f4:	4b1b      	ldr	r3, [pc, #108]	; (b264 <demo_joindata_callback+0xb0>)
    b1f6:	4798      	blx	r3
        set_LED_data(LED_GREEN,&on);
    b1f8:	491b      	ldr	r1, [pc, #108]	; (b268 <demo_joindata_callback+0xb4>)
    b1fa:	2003      	movs	r0, #3
    b1fc:	4b12      	ldr	r3, [pc, #72]	; (b248 <demo_joindata_callback+0x94>)
    b1fe:	4798      	blx	r3
    printf("\n\r*******************************************************\n\r");
    b200:	481a      	ldr	r0, [pc, #104]	; (b26c <demo_joindata_callback+0xb8>)
    b202:	4b14      	ldr	r3, [pc, #80]	; (b254 <demo_joindata_callback+0xa0>)
    b204:	4798      	blx	r3
    PDS_StoreAll();
    b206:	4b1a      	ldr	r3, [pc, #104]	; (b270 <demo_joindata_callback+0xbc>)
    b208:	4798      	blx	r3
	appTaskState = JOIN_SEND_STATE;
    b20a:	2203      	movs	r2, #3
    b20c:	4b19      	ldr	r3, [pc, #100]	; (b274 <demo_joindata_callback+0xc0>)
    b20e:	701a      	strb	r2, [r3, #0]
    appPostTask(DISPLAY_TASK_HANDLER);
    b210:	2000      	movs	r0, #0
    b212:	4b19      	ldr	r3, [pc, #100]	; (b278 <demo_joindata_callback+0xc4>)
    b214:	4798      	blx	r3
}
    b216:	b002      	add	sp, #8
    b218:	bd10      	pop	{r4, pc}
        else if ((devAddress == DEMO_APP_MCAST_GROUP_ADDRESS) && (true == mcastEnabled))
    b21a:	466b      	mov	r3, sp
    b21c:	3303      	adds	r3, #3
    b21e:	781b      	ldrb	r3, [r3, #0]
    b220:	2b00      	cmp	r3, #0
    b222:	d0e7      	beq.n	b1f4 <demo_joindata_callback+0x40>
            printf("\nAddress conflict between Device Address and Multicast group address\n\r");
    b224:	4815      	ldr	r0, [pc, #84]	; (b27c <demo_joindata_callback+0xc8>)
    b226:	4b0b      	ldr	r3, [pc, #44]	; (b254 <demo_joindata_callback+0xa0>)
    b228:	4798      	blx	r3
    b22a:	e7e3      	b.n	b1f4 <demo_joindata_callback+0x40>
        joined = false;
    b22c:	2200      	movs	r2, #0
    b22e:	4b07      	ldr	r3, [pc, #28]	; (b24c <demo_joindata_callback+0x98>)
    b230:	701a      	strb	r2, [r3, #0]
        set_LED_data(LED_AMBER,&on);
    b232:	490d      	ldr	r1, [pc, #52]	; (b268 <demo_joindata_callback+0xb4>)
    b234:	2002      	movs	r0, #2
    b236:	4b04      	ldr	r3, [pc, #16]	; (b248 <demo_joindata_callback+0x94>)
    b238:	4798      	blx	r3
        printf("\nJoining Denied\n\r");
    b23a:	4811      	ldr	r0, [pc, #68]	; (b280 <demo_joindata_callback+0xcc>)
    b23c:	4b05      	ldr	r3, [pc, #20]	; (b254 <demo_joindata_callback+0xa0>)
    b23e:	4798      	blx	r3
    b240:	e7de      	b.n	b200 <demo_joindata_callback+0x4c>
    b242:	46c0      	nop			; (mov r8, r8)
    b244:	20001058 	.word	0x20001058
    b248:	00008dc5 	.word	0x00008dc5
    b24c:	20001048 	.word	0x20001048
    b250:	0001be90 	.word	0x0001be90
    b254:	00014ae1 	.word	0x00014ae1
    b258:	0000d531 	.word	0x0000d531
    b25c:	0037cc56 	.word	0x0037cc56
    b260:	0001c460 	.word	0x0001c460
    b264:	0000b12d 	.word	0x0000b12d
    b268:	200000c8 	.word	0x200000c8
    b26c:	0001bef4 	.word	0x0001bef4
    b270:	00008611 	.word	0x00008611
    b274:	20001039 	.word	0x20001039
    b278:	0000a759 	.word	0x0000a759
    b27c:	0001c474 	.word	0x0001c474
    b280:	0001c4bc 	.word	0x0001c4bc

0000b284 <print_stack_status>:
/*********************************************************************//*
 \brief      Function to Print stack return status
 \param[in]  status - Status from the stack
 ************************************************************************/
void print_stack_status(StackRetStatus_t status)
{
    b284:	b510      	push	{r4, lr}
    switch(status)
    b286:	0003      	movs	r3, r0
    b288:	3b08      	subs	r3, #8
    b28a:	b2da      	uxtb	r2, r3
    b28c:	2a0d      	cmp	r2, #13
    b28e:	d833      	bhi.n	b2f8 <print_stack_status+0x74>
    b290:	0093      	lsls	r3, r2, #2
    b292:	4a1c      	ldr	r2, [pc, #112]	; (b304 <print_stack_status+0x80>)
    b294:	58d3      	ldr	r3, [r2, r3]
    b296:	469f      	mov	pc, r3
    {
        case LORAWAN_SUCCESS:
             printf("\nlorawan_success\n\r");
    b298:	481b      	ldr	r0, [pc, #108]	; (b308 <print_stack_status+0x84>)
    b29a:	4b1c      	ldr	r3, [pc, #112]	; (b30c <print_stack_status+0x88>)
    b29c:	4798      	blx	r3
        break;
        default:
           printf("\nrequest_failed %d\n\r",status);
        break;
    }
}
    b29e:	bd10      	pop	{r4, pc}
             printf("\nlorawan_state : stack_Busy\n\r");
    b2a0:	481b      	ldr	r0, [pc, #108]	; (b310 <print_stack_status+0x8c>)
    b2a2:	4b1a      	ldr	r3, [pc, #104]	; (b30c <print_stack_status+0x88>)
    b2a4:	4798      	blx	r3
        break;
    b2a6:	e7fa      	b.n	b29e <print_stack_status+0x1a>
            printf("\ndevice_not_joined_to_network\n\r");
    b2a8:	481a      	ldr	r0, [pc, #104]	; (b314 <print_stack_status+0x90>)
    b2aa:	4b18      	ldr	r3, [pc, #96]	; (b30c <print_stack_status+0x88>)
    b2ac:	4798      	blx	r3
        break;
    b2ae:	e7f6      	b.n	b29e <print_stack_status+0x1a>
            printf("\ninvalid_parameter\n\r");
    b2b0:	4819      	ldr	r0, [pc, #100]	; (b318 <print_stack_status+0x94>)
    b2b2:	4b16      	ldr	r3, [pc, #88]	; (b30c <print_stack_status+0x88>)
    b2b4:	4798      	blx	r3
        break;
    b2b6:	e7f2      	b.n	b29e <print_stack_status+0x1a>
            printf("\nkeys_not_initialized\n\r");
    b2b8:	4818      	ldr	r0, [pc, #96]	; (b31c <print_stack_status+0x98>)
    b2ba:	4b14      	ldr	r3, [pc, #80]	; (b30c <print_stack_status+0x88>)
    b2bc:	4798      	blx	r3
        break;
    b2be:	e7ee      	b.n	b29e <print_stack_status+0x1a>
            printf("\nsilent_immediately_active\n\r");
    b2c0:	4817      	ldr	r0, [pc, #92]	; (b320 <print_stack_status+0x9c>)
    b2c2:	4b12      	ldr	r3, [pc, #72]	; (b30c <print_stack_status+0x88>)
    b2c4:	4798      	blx	r3
        break;
    b2c6:	e7ea      	b.n	b29e <print_stack_status+0x1a>
            printf("\nframecounter_error_rejoin_needed\n\r");
    b2c8:	4816      	ldr	r0, [pc, #88]	; (b324 <print_stack_status+0xa0>)
    b2ca:	4b10      	ldr	r3, [pc, #64]	; (b30c <print_stack_status+0x88>)
    b2cc:	4798      	blx	r3
        break;
    b2ce:	e7e6      	b.n	b29e <print_stack_status+0x1a>
            printf("\ninvalid_buffer_length\n\r");
    b2d0:	4815      	ldr	r0, [pc, #84]	; (b328 <print_stack_status+0xa4>)
    b2d2:	4b0e      	ldr	r3, [pc, #56]	; (b30c <print_stack_status+0x88>)
    b2d4:	4798      	blx	r3
        break;
    b2d6:	e7e2      	b.n	b29e <print_stack_status+0x1a>
            printf("\nMAC_paused\n\r");
    b2d8:	4814      	ldr	r0, [pc, #80]	; (b32c <print_stack_status+0xa8>)
    b2da:	4b0c      	ldr	r3, [pc, #48]	; (b30c <print_stack_status+0x88>)
    b2dc:	4798      	blx	r3
        break;
    b2de:	e7de      	b.n	b29e <print_stack_status+0x1a>
            printf("\nno_free_channels_found\n\r");
    b2e0:	4813      	ldr	r0, [pc, #76]	; (b330 <print_stack_status+0xac>)
    b2e2:	4b0a      	ldr	r3, [pc, #40]	; (b30c <print_stack_status+0x88>)
    b2e4:	4798      	blx	r3
        break;
    b2e6:	e7da      	b.n	b29e <print_stack_status+0x1a>
            printf("\nrequest_invalid\n\r");
    b2e8:	4812      	ldr	r0, [pc, #72]	; (b334 <print_stack_status+0xb0>)
    b2ea:	4b08      	ldr	r3, [pc, #32]	; (b30c <print_stack_status+0x88>)
    b2ec:	4798      	blx	r3
        break;
    b2ee:	e7d6      	b.n	b29e <print_stack_status+0x1a>
            printf("\nprev_join_request_in_progress\n\r");
    b2f0:	4811      	ldr	r0, [pc, #68]	; (b338 <print_stack_status+0xb4>)
    b2f2:	4b06      	ldr	r3, [pc, #24]	; (b30c <print_stack_status+0x88>)
    b2f4:	4798      	blx	r3
        break;
    b2f6:	e7d2      	b.n	b29e <print_stack_status+0x1a>
           printf("\nrequest_failed %d\n\r",status);
    b2f8:	0001      	movs	r1, r0
    b2fa:	4810      	ldr	r0, [pc, #64]	; (b33c <print_stack_status+0xb8>)
    b2fc:	4b03      	ldr	r3, [pc, #12]	; (b30c <print_stack_status+0x88>)
    b2fe:	4798      	blx	r3
}
    b300:	e7cd      	b.n	b29e <print_stack_status+0x1a>
    b302:	46c0      	nop			; (mov r8, r8)
    b304:	0001c178 	.word	0x0001c178
    b308:	0001bf3c 	.word	0x0001bf3c
    b30c:	00014ae1 	.word	0x00014ae1
    b310:	0001bf50 	.word	0x0001bf50
    b314:	0001bf70 	.word	0x0001bf70
    b318:	0001bf90 	.word	0x0001bf90
    b31c:	0001bfa8 	.word	0x0001bfa8
    b320:	0001bfc0 	.word	0x0001bfc0
    b324:	0001bfe0 	.word	0x0001bfe0
    b328:	0001c004 	.word	0x0001c004
    b32c:	0001c020 	.word	0x0001c020
    b330:	0001c030 	.word	0x0001c030
    b334:	0001c04c 	.word	0x0001c04c
    b338:	0001c060 	.word	0x0001c060
    b33c:	0001c084 	.word	0x0001c084

0000b340 <mote_set_parameters>:
{
    b340:	b570      	push	{r4, r5, r6, lr}
    b342:	b082      	sub	sp, #8
    b344:	0005      	movs	r5, r0
    b346:	000c      	movs	r4, r1
    LORAWAN_Reset(ismBand);
    b348:	4b28      	ldr	r3, [pc, #160]	; (b3ec <mote_set_parameters+0xac>)
    b34a:	4798      	blx	r3
    if ((ismBand == ISM_NA915) || (ismBand == ISM_AU915))
    b34c:	3d02      	subs	r5, #2
    b34e:	2d01      	cmp	r5, #1
    b350:	d90b      	bls.n	b36a <mote_set_parameters+0x2a>
    status = set_join_parameters(DEMO_APP_ACTIVATION_TYPE);
    b352:	2000      	movs	r0, #0
    b354:	4b26      	ldr	r3, [pc, #152]	; (b3f0 <mote_set_parameters+0xb0>)
    b356:	4798      	blx	r3
    b358:	0005      	movs	r5, r0
    if (LORAWAN_SUCCESS != status)
    b35a:	2808      	cmp	r0, #8
    b35c:	d024      	beq.n	b3a8 <mote_set_parameters+0x68>
        printf("\nJoin parameters initialization failed\n\r");
    b35e:	4825      	ldr	r0, [pc, #148]	; (b3f4 <mote_set_parameters+0xb4>)
    b360:	4b25      	ldr	r3, [pc, #148]	; (b3f8 <mote_set_parameters+0xb8>)
    b362:	4798      	blx	r3
}
    b364:	0028      	movs	r0, r5
    b366:	b002      	add	sp, #8
    b368:	bd70      	pop	{r4, r5, r6, pc}
        for (ch_params.channelId = 0; ch_params.channelId < MAX_NA_CHANNELS; ch_params.channelId++)
    b36a:	2300      	movs	r3, #0
    b36c:	466a      	mov	r2, sp
    b36e:	7013      	strb	r3, [r2, #0]
                ch_params.channelAttr.status = false;
    b370:	2600      	movs	r6, #0
            LORAWAN_SetAttr(CH_PARAM_STATUS, &ch_params);
    b372:	4d22      	ldr	r5, [pc, #136]	; (b3fc <mote_set_parameters+0xbc>)
    b374:	e00e      	b.n	b394 <mote_set_parameters+0x54>
            else if(ch_params.channelId == allowed_500khz_channel)
    b376:	2b40      	cmp	r3, #64	; 0x40
    b378:	d012      	beq.n	b3a0 <mote_set_parameters+0x60>
                ch_params.channelAttr.status = false;
    b37a:	466b      	mov	r3, sp
    b37c:	711e      	strb	r6, [r3, #4]
            LORAWAN_SetAttr(CH_PARAM_STATUS, &ch_params);
    b37e:	4669      	mov	r1, sp
    b380:	201c      	movs	r0, #28
    b382:	47a8      	blx	r5
        for (ch_params.channelId = 0; ch_params.channelId < MAX_NA_CHANNELS; ch_params.channelId++)
    b384:	466b      	mov	r3, sp
    b386:	781b      	ldrb	r3, [r3, #0]
    b388:	3301      	adds	r3, #1
    b38a:	b2db      	uxtb	r3, r3
    b38c:	466a      	mov	r2, sp
    b38e:	7013      	strb	r3, [r2, #0]
    b390:	2b47      	cmp	r3, #71	; 0x47
    b392:	d8de      	bhi.n	b352 <mote_set_parameters+0x12>
            if((ch_params.channelId >= allowed_min_125khz_ch) && (ch_params.channelId <= allowed_max_125khz_ch))
    b394:	2b07      	cmp	r3, #7
    b396:	d8ee      	bhi.n	b376 <mote_set_parameters+0x36>
                ch_params.channelAttr.status = true;
    b398:	2301      	movs	r3, #1
    b39a:	466a      	mov	r2, sp
    b39c:	7113      	strb	r3, [r2, #4]
    b39e:	e7ee      	b.n	b37e <mote_set_parameters+0x3e>
                ch_params.channelAttr.status = true;
    b3a0:	3b3f      	subs	r3, #63	; 0x3f
    b3a2:	466a      	mov	r2, sp
    b3a4:	7113      	strb	r3, [r2, #4]
    b3a6:	e7ea      	b.n	b37e <mote_set_parameters+0x3e>
    status = set_device_type(DEMO_APP_ENDDEVICE_CLASS);
    b3a8:	2001      	movs	r0, #1
    b3aa:	4b15      	ldr	r3, [pc, #84]	; (b400 <mote_set_parameters+0xc0>)
    b3ac:	4798      	blx	r3
    b3ae:	0005      	movs	r5, r0
    if (LORAWAN_SUCCESS != status)
    b3b0:	2808      	cmp	r0, #8
    b3b2:	d003      	beq.n	b3bc <mote_set_parameters+0x7c>
        printf("\nUnsupported Device Type\n\r");
    b3b4:	4813      	ldr	r0, [pc, #76]	; (b404 <mote_set_parameters+0xc4>)
    b3b6:	4b10      	ldr	r3, [pc, #64]	; (b3f8 <mote_set_parameters+0xb8>)
    b3b8:	4798      	blx	r3
        return status;
    b3ba:	e7d3      	b.n	b364 <mote_set_parameters+0x24>
    status = LORAWAN_Join(DEMO_APP_ACTIVATION_TYPE);
    b3bc:	2000      	movs	r0, #0
    b3be:	4b12      	ldr	r3, [pc, #72]	; (b408 <mote_set_parameters+0xc8>)
    b3c0:	4798      	blx	r3
    b3c2:	0005      	movs	r5, r0
    if (LORAWAN_SUCCESS == status && index < sizeof(bandTable))
    b3c4:	2808      	cmp	r0, #8
    b3c6:	d008      	beq.n	b3da <mote_set_parameters+0x9a>
        print_stack_status(status);
    b3c8:	4b10      	ldr	r3, [pc, #64]	; (b40c <mote_set_parameters+0xcc>)
    b3ca:	4798      	blx	r3
		appTaskState = JOIN_SEND_STATE;
    b3cc:	2203      	movs	r2, #3
    b3ce:	4b10      	ldr	r3, [pc, #64]	; (b410 <mote_set_parameters+0xd0>)
    b3d0:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    b3d2:	2000      	movs	r0, #0
    b3d4:	4b0f      	ldr	r3, [pc, #60]	; (b414 <mote_set_parameters+0xd4>)
    b3d6:	4798      	blx	r3
    b3d8:	e7c4      	b.n	b364 <mote_set_parameters+0x24>
    if (LORAWAN_SUCCESS == status && index < sizeof(bandTable))
    b3da:	2c09      	cmp	r4, #9
    b3dc:	d8f4      	bhi.n	b3c8 <mote_set_parameters+0x88>
        printf("\nJoin Request Sent for %s\n\r",bandStrings[index]);
    b3de:	00a4      	lsls	r4, r4, #2
    b3e0:	4b0d      	ldr	r3, [pc, #52]	; (b418 <mote_set_parameters+0xd8>)
    b3e2:	58e1      	ldr	r1, [r4, r3]
    b3e4:	480d      	ldr	r0, [pc, #52]	; (b41c <mote_set_parameters+0xdc>)
    b3e6:	4b04      	ldr	r3, [pc, #16]	; (b3f8 <mote_set_parameters+0xb8>)
    b3e8:	4798      	blx	r3
    b3ea:	e7bb      	b.n	b364 <mote_set_parameters+0x24>
    b3ec:	0000f369 	.word	0x0000f369
    b3f0:	0000af5d 	.word	0x0000af5d
    b3f4:	0001bca0 	.word	0x0001bca0
    b3f8:	00014ae1 	.word	0x00014ae1
    b3fc:	0000eed5 	.word	0x0000eed5
    b400:	0000b0f5 	.word	0x0000b0f5
    b404:	0001c620 	.word	0x0001c620
    b408:	0000cedd 	.word	0x0000cedd
    b40c:	0000b285 	.word	0x0000b285
    b410:	20001039 	.word	0x20001039
    b414:	0000a759 	.word	0x0000a759
    b418:	0001c1cc 	.word	0x0001c1cc
    b41c:	0001c63c 	.word	0x0001c63c

0000b420 <processTask>:
{
    b420:	b5f0      	push	{r4, r5, r6, r7, lr}
    b422:	46ce      	mov	lr, r9
    b424:	b500      	push	{lr}
    b426:	b08a      	sub	sp, #40	; 0x28
	switch(appTaskState)
    b428:	4bd1      	ldr	r3, [pc, #836]	; (b770 <processTask+0x350>)
    b42a:	781b      	ldrb	r3, [r3, #0]
    b42c:	2b01      	cmp	r3, #1
    b42e:	d100      	bne.n	b432 <processTask+0x12>
    b430:	e074      	b.n	b51c <processTask+0xfc>
    b432:	2b00      	cmp	r3, #0
    b434:	d00d      	beq.n	b452 <processTask+0x32>
    b436:	2b02      	cmp	r3, #2
    b438:	d100      	bne.n	b43c <processTask+0x1c>
    b43a:	e08c      	b.n	b556 <processTask+0x136>
    b43c:	2b03      	cmp	r3, #3
    b43e:	d100      	bne.n	b442 <processTask+0x22>
    b440:	e0bd      	b.n	b5be <processTask+0x19e>
			printf("Error STATE Entered\r\n");
    b442:	48cc      	ldr	r0, [pc, #816]	; (b774 <processTask+0x354>)
    b444:	4bcc      	ldr	r3, [pc, #816]	; (b778 <processTask+0x358>)
    b446:	4798      	blx	r3
}
    b448:	2000      	movs	r0, #0
    b44a:	b00a      	add	sp, #40	; 0x28
    b44c:	bc04      	pop	{r2}
    b44e:	4691      	mov	r9, r2
    b450:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint8_t prevBand = 0xff;
    b452:	ac06      	add	r4, sp, #24
    b454:	23ff      	movs	r3, #255	; 0xff
    b456:	7023      	strb	r3, [r4, #0]
	PDS_RestoreAll();
    b458:	4bc8      	ldr	r3, [pc, #800]	; (b77c <processTask+0x35c>)
    b45a:	4798      	blx	r3
	LORAWAN_GetAttr(ISMBAND,NULL,&prevBand);
    b45c:	0022      	movs	r2, r4
    b45e:	2100      	movs	r1, #0
    b460:	2023      	movs	r0, #35	; 0x23
    b462:	4bc7      	ldr	r3, [pc, #796]	; (b780 <processTask+0x360>)
    b464:	4798      	blx	r3
		if(bandTable[i] == prevBand)
    b466:	7821      	ldrb	r1, [r4, #0]
    b468:	4bc6      	ldr	r3, [pc, #792]	; (b784 <processTask+0x364>)
    b46a:	781b      	ldrb	r3, [r3, #0]
    b46c:	428b      	cmp	r3, r1
    b46e:	d021      	beq.n	b4b4 <processTask+0x94>
    b470:	2301      	movs	r3, #1
    b472:	48c4      	ldr	r0, [pc, #784]	; (b784 <processTask+0x364>)
    b474:	5c1a      	ldrb	r2, [r3, r0]
    b476:	428a      	cmp	r2, r1
    b478:	d00f      	beq.n	b49a <processTask+0x7a>
	for (uint32_t i = 0; i < sizeof(bandTable)-1; i++)
    b47a:	3301      	adds	r3, #1
    b47c:	2b09      	cmp	r3, #9
    b47e:	d1f9      	bne.n	b474 <processTask+0x54>
	uint8_t choice = 0xff;
    b480:	24ff      	movs	r4, #255	; 0xff
	if(status == LORAWAN_SUCCESS && choice < sizeof(bandTable)-1)
    b482:	2c08      	cmp	r4, #8
    b484:	d918      	bls.n	b4b8 <processTask+0x98>
		printf("Restoration failed\r\n");
    b486:	48c0      	ldr	r0, [pc, #768]	; (b788 <processTask+0x368>)
    b488:	4bbb      	ldr	r3, [pc, #748]	; (b778 <processTask+0x358>)
    b48a:	4798      	blx	r3
		appTaskState = DEMO_APP_STATE;
    b48c:	2202      	movs	r2, #2
    b48e:	4bb8      	ldr	r3, [pc, #736]	; (b770 <processTask+0x350>)
    b490:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    b492:	2000      	movs	r0, #0
    b494:	4bbd      	ldr	r3, [pc, #756]	; (b78c <processTask+0x36c>)
    b496:	4798      	blx	r3
    b498:	e7d6      	b.n	b448 <processTask+0x28>
			choice = i;
    b49a:	b2dc      	uxtb	r4, r3
	if(choice >0 && choice < sizeof(bandTable)-1)
    b49c:	1e62      	subs	r2, r4, #1
    b49e:	2a07      	cmp	r2, #7
    b4a0:	d8ef      	bhi.n	b482 <processTask+0x62>
		status = LORAWAN_Reset(bandTable[choice]);
    b4a2:	22ff      	movs	r2, #255	; 0xff
    b4a4:	4013      	ands	r3, r2
    b4a6:	4ab7      	ldr	r2, [pc, #732]	; (b784 <processTask+0x364>)
    b4a8:	5cd0      	ldrb	r0, [r2, r3]
    b4aa:	4bb9      	ldr	r3, [pc, #740]	; (b790 <processTask+0x370>)
    b4ac:	4798      	blx	r3
	if(status == LORAWAN_SUCCESS && choice < sizeof(bandTable)-1)
    b4ae:	2808      	cmp	r0, #8
    b4b0:	d1e9      	bne.n	b486 <processTask+0x66>
    b4b2:	e7e6      	b.n	b482 <processTask+0x62>
			choice = i;
    b4b4:	2400      	movs	r4, #0
    b4b6:	e7e4      	b.n	b482 <processTask+0x62>
		uint32_t joinStatus = 0;
    b4b8:	2300      	movs	r3, #0
    b4ba:	9307      	str	r3, [sp, #28]
		PDS_RestoreAll();
    b4bc:	4baf      	ldr	r3, [pc, #700]	; (b77c <processTask+0x35c>)
    b4be:	4798      	blx	r3
		LORAWAN_GetAttr(LORAWAN_STATUS,NULL, &joinStatus);
    b4c0:	aa07      	add	r2, sp, #28
    b4c2:	2100      	movs	r1, #0
    b4c4:	2020      	movs	r0, #32
    b4c6:	4bae      	ldr	r3, [pc, #696]	; (b780 <processTask+0x360>)
    b4c8:	4798      	blx	r3
		printf("\r\nPDS_RestorationStatus: Success\r\n" );
    b4ca:	48b2      	ldr	r0, [pc, #712]	; (b794 <processTask+0x374>)
    b4cc:	4baa      	ldr	r3, [pc, #680]	; (b778 <processTask+0x358>)
    b4ce:	4798      	blx	r3
		if(joinStatus & LORAWAN_NW_JOINED)
    b4d0:	9b07      	ldr	r3, [sp, #28]
    b4d2:	07db      	lsls	r3, r3, #31
    b4d4:	d514      	bpl.n	b500 <processTask+0xe0>
			joined = true;
    b4d6:	2201      	movs	r2, #1
    b4d8:	4baf      	ldr	r3, [pc, #700]	; (b798 <processTask+0x378>)
    b4da:	701a      	strb	r2, [r3, #0]
			printf("joinStatus: Joined\r\n");
    b4dc:	48af      	ldr	r0, [pc, #700]	; (b79c <processTask+0x37c>)
    b4de:	4ba6      	ldr	r3, [pc, #664]	; (b778 <processTask+0x358>)
    b4e0:	4798      	blx	r3
		printf("Band: %s\r\n",bandStrings[choice]);
    b4e2:	00a4      	lsls	r4, r4, #2
    b4e4:	4bae      	ldr	r3, [pc, #696]	; (b7a0 <processTask+0x380>)
    b4e6:	58e1      	ldr	r1, [r4, r3]
    b4e8:	48ae      	ldr	r0, [pc, #696]	; (b7a4 <processTask+0x384>)
    b4ea:	4baf      	ldr	r3, [pc, #700]	; (b7a8 <processTask+0x388>)
    b4ec:	4798      	blx	r3
		print_application_config();
    b4ee:	4baf      	ldr	r3, [pc, #700]	; (b7ac <processTask+0x38c>)
    b4f0:	4798      	blx	r3
		appTaskState = JOIN_SEND_STATE;
    b4f2:	2203      	movs	r2, #3
    b4f4:	4b9e      	ldr	r3, [pc, #632]	; (b770 <processTask+0x350>)
    b4f6:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    b4f8:	2000      	movs	r0, #0
    b4fa:	4ba4      	ldr	r3, [pc, #656]	; (b78c <processTask+0x36c>)
    b4fc:	4798      	blx	r3
    b4fe:	e7a3      	b.n	b448 <processTask+0x28>
			joined = false;
    b500:	2200      	movs	r2, #0
    b502:	4ba5      	ldr	r3, [pc, #660]	; (b798 <processTask+0x378>)
    b504:	701a      	strb	r2, [r3, #0]
			printf("JoinStatus : Denied\r\n");
    b506:	48aa      	ldr	r0, [pc, #680]	; (b7b0 <processTask+0x390>)
    b508:	4b9b      	ldr	r3, [pc, #620]	; (b778 <processTask+0x358>)
    b50a:	4798      	blx	r3
			set_LED_data(LED_AMBER,&on);
    b50c:	49a9      	ldr	r1, [pc, #676]	; (b7b4 <processTask+0x394>)
    b50e:	2002      	movs	r0, #2
    b510:	4ba9      	ldr	r3, [pc, #676]	; (b7b8 <processTask+0x398>)
    b512:	4798      	blx	r3
			SYSTEM_PostTask(APP_TASK_ID);
    b514:	2010      	movs	r0, #16
    b516:	4ba9      	ldr	r3, [pc, #676]	; (b7bc <processTask+0x39c>)
    b518:	4798      	blx	r3
    b51a:	e7e2      	b.n	b4e2 <processTask+0xc2>
	if(serialBuffer == '1')
    b51c:	4ba8      	ldr	r3, [pc, #672]	; (b7c0 <processTask+0x3a0>)
    b51e:	781b      	ldrb	r3, [r3, #0]
    b520:	2b31      	cmp	r3, #49	; 0x31
    b522:	d00b      	beq.n	b53c <processTask+0x11c>
	else if(serialBuffer == '2')
    b524:	2b32      	cmp	r3, #50	; 0x32
    b526:	d010      	beq.n	b54a <processTask+0x12a>
		printf("Please enter a valid choice\r\n");
    b528:	48a6      	ldr	r0, [pc, #664]	; (b7c4 <processTask+0x3a4>)
    b52a:	4b93      	ldr	r3, [pc, #588]	; (b778 <processTask+0x358>)
    b52c:	4798      	blx	r3
		appTaskState = DEMO_CERT_APP_STATE;
    b52e:	2201      	movs	r2, #1
    b530:	4b8f      	ldr	r3, [pc, #572]	; (b770 <processTask+0x350>)
    b532:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    b534:	2000      	movs	r0, #0
    b536:	4b95      	ldr	r3, [pc, #596]	; (b78c <processTask+0x36c>)
    b538:	4798      	blx	r3
    b53a:	e785      	b.n	b448 <processTask+0x28>
		appTaskState = DEMO_APP_STATE;
    b53c:	2202      	movs	r2, #2
    b53e:	4b8c      	ldr	r3, [pc, #560]	; (b770 <processTask+0x350>)
    b540:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    b542:	2000      	movs	r0, #0
    b544:	4b91      	ldr	r3, [pc, #580]	; (b78c <processTask+0x36c>)
    b546:	4798      	blx	r3
    b548:	e77e      	b.n	b448 <processTask+0x28>
    certAppEnabled = true;
    b54a:	2201      	movs	r2, #1
    b54c:	4b9e      	ldr	r3, [pc, #632]	; (b7c8 <processTask+0x3a8>)
    b54e:	701a      	strb	r2, [r3, #0]
    cert_app_init();
    b550:	4b9e      	ldr	r3, [pc, #632]	; (b7cc <processTask+0x3ac>)
    b552:	4798      	blx	r3
    b554:	e778      	b.n	b448 <processTask+0x28>
	uint8_t num = serialBuffer - '0';
    b556:	4b9a      	ldr	r3, [pc, #616]	; (b7c0 <processTask+0x3a0>)
    b558:	781b      	ldrb	r3, [r3, #0]
    b55a:	001c      	movs	r4, r3
    b55c:	3c30      	subs	r4, #48	; 0x30
    b55e:	b2e4      	uxtb	r4, r4
	if(num == sizeof(bandTable)-1)
    b560:	2c09      	cmp	r4, #9
    b562:	d00e      	beq.n	b582 <processTask+0x162>
	else if(num == sizeof(bandTable)-2)
    b564:	2c08      	cmp	r4, #8
    b566:	d014      	beq.n	b592 <processTask+0x172>
	else if(num >0 && num < sizeof(bandTable) -2)
    b568:	3b31      	subs	r3, #49	; 0x31
    b56a:	2b06      	cmp	r3, #6
    b56c:	d91a      	bls.n	b5a4 <processTask+0x184>
		printf("Not a valid regional band choice\r\n");
    b56e:	4898      	ldr	r0, [pc, #608]	; (b7d0 <processTask+0x3b0>)
    b570:	4b81      	ldr	r3, [pc, #516]	; (b778 <processTask+0x358>)
    b572:	4798      	blx	r3
		appTaskState = DEMO_APP_STATE;
    b574:	2202      	movs	r2, #2
    b576:	4b7e      	ldr	r3, [pc, #504]	; (b770 <processTask+0x350>)
    b578:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    b57a:	2000      	movs	r0, #0
    b57c:	4b83      	ldr	r3, [pc, #524]	; (b78c <processTask+0x36c>)
    b57e:	4798      	blx	r3
    b580:	e762      	b.n	b448 <processTask+0x28>
  __ASM volatile ("dsb");
    b582:	f3bf 8f4f 	dsb	sy
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
  __DSB();                                                     /* Ensure all outstanding memory accesses included
                                                                  buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
    b586:	4a93      	ldr	r2, [pc, #588]	; (b7d4 <processTask+0x3b4>)
    b588:	4b93      	ldr	r3, [pc, #588]	; (b7d8 <processTask+0x3b8>)
    b58a:	60da      	str	r2, [r3, #12]
    b58c:	f3bf 8f4f 	dsb	sy
    b590:	e7fe      	b.n	b590 <processTask+0x170>
		PDS_DeleteAll();
    b592:	4b92      	ldr	r3, [pc, #584]	; (b7dc <processTask+0x3bc>)
    b594:	4798      	blx	r3
		appTaskState = DEMO_APP_STATE;
    b596:	2202      	movs	r2, #2
    b598:	4b75      	ldr	r3, [pc, #468]	; (b770 <processTask+0x350>)
    b59a:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    b59c:	2000      	movs	r0, #0
    b59e:	4b7b      	ldr	r3, [pc, #492]	; (b78c <processTask+0x36c>)
    b5a0:	4798      	blx	r3
    b5a2:	e751      	b.n	b448 <processTask+0x28>
		LORAWAN_Reset(bandTable[num]);
    b5a4:	4d77      	ldr	r5, [pc, #476]	; (b784 <processTask+0x364>)
    b5a6:	5d28      	ldrb	r0, [r5, r4]
    b5a8:	4b79      	ldr	r3, [pc, #484]	; (b790 <processTask+0x370>)
    b5aa:	4798      	blx	r3
		mote_set_parameters(bandTable[num],num);
    b5ac:	b2a1      	uxth	r1, r4
    b5ae:	5d28      	ldrb	r0, [r5, r4]
    b5b0:	4b8b      	ldr	r3, [pc, #556]	; (b7e0 <processTask+0x3c0>)
    b5b2:	4798      	blx	r3
		set_LED_data(LED_GREEN,&on);
    b5b4:	497f      	ldr	r1, [pc, #508]	; (b7b4 <processTask+0x394>)
    b5b6:	2003      	movs	r0, #3
    b5b8:	4b7f      	ldr	r3, [pc, #508]	; (b7b8 <processTask+0x398>)
    b5ba:	4798      	blx	r3
    b5bc:	e744      	b.n	b448 <processTask+0x28>
	if(serialBuffer == '1')
    b5be:	4b80      	ldr	r3, [pc, #512]	; (b7c0 <processTask+0x3a0>)
    b5c0:	781b      	ldrb	r3, [r3, #0]
    b5c2:	2b31      	cmp	r3, #49	; 0x31
    b5c4:	d015      	beq.n	b5f2 <processTask+0x1d2>
	else if(serialBuffer == '2' && joined == true)
    b5c6:	2b32      	cmp	r3, #50	; 0x32
    b5c8:	d02f      	beq.n	b62a <processTask+0x20a>
	else if(serialBuffer == '3')
    b5ca:	2b33      	cmp	r3, #51	; 0x33
    b5cc:	d100      	bne.n	b5d0 <processTask+0x1b0>
    b5ce:	e09c      	b.n	b70a <processTask+0x2ea>
	else if(serialBuffer == '4')
    b5d0:	2b34      	cmp	r3, #52	; 0x34
    b5d2:	d100      	bne.n	b5d6 <processTask+0x1b6>
    b5d4:	e158      	b.n	b888 <processTask+0x468>
		set_LED_data(LED_AMBER,&on);
    b5d6:	4977      	ldr	r1, [pc, #476]	; (b7b4 <processTask+0x394>)
    b5d8:	2002      	movs	r0, #2
    b5da:	4b77      	ldr	r3, [pc, #476]	; (b7b8 <processTask+0x398>)
    b5dc:	4798      	blx	r3
		printf("Invalid choice entered\r\n");
    b5de:	4881      	ldr	r0, [pc, #516]	; (b7e4 <processTask+0x3c4>)
    b5e0:	4b65      	ldr	r3, [pc, #404]	; (b778 <processTask+0x358>)
    b5e2:	4798      	blx	r3
		appTaskState = JOIN_SEND_STATE;
    b5e4:	2203      	movs	r2, #3
    b5e6:	4b62      	ldr	r3, [pc, #392]	; (b770 <processTask+0x350>)
    b5e8:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    b5ea:	2000      	movs	r0, #0
    b5ec:	4b67      	ldr	r3, [pc, #412]	; (b78c <processTask+0x36c>)
    b5ee:	4798      	blx	r3
    b5f0:	e72a      	b.n	b448 <processTask+0x28>
		status = LORAWAN_Join(DEMO_APP_ACTIVATION_TYPE);
    b5f2:	2000      	movs	r0, #0
    b5f4:	4b7c      	ldr	r3, [pc, #496]	; (b7e8 <processTask+0x3c8>)
    b5f6:	4798      	blx	r3
    b5f8:	0004      	movs	r4, r0
		if (LORAWAN_SUCCESS == (StackRetStatus_t)status)
    b5fa:	2808      	cmp	r0, #8
    b5fc:	d00d      	beq.n	b61a <processTask+0x1fa>
			set_LED_data(LED_AMBER,&on);
    b5fe:	496d      	ldr	r1, [pc, #436]	; (b7b4 <processTask+0x394>)
    b600:	2002      	movs	r0, #2
    b602:	4b6d      	ldr	r3, [pc, #436]	; (b7b8 <processTask+0x398>)
    b604:	4798      	blx	r3
			print_stack_status(status);
    b606:	0020      	movs	r0, r4
    b608:	4b78      	ldr	r3, [pc, #480]	; (b7ec <processTask+0x3cc>)
    b60a:	4798      	blx	r3
			appTaskState = JOIN_SEND_STATE;
    b60c:	2203      	movs	r2, #3
    b60e:	4b58      	ldr	r3, [pc, #352]	; (b770 <processTask+0x350>)
    b610:	701a      	strb	r2, [r3, #0]
			appPostTask(DISPLAY_TASK_HANDLER);
    b612:	2000      	movs	r0, #0
    b614:	4b5d      	ldr	r3, [pc, #372]	; (b78c <processTask+0x36c>)
    b616:	4798      	blx	r3
    b618:	e716      	b.n	b448 <processTask+0x28>
			set_LED_data(LED_GREEN,&on);
    b61a:	4966      	ldr	r1, [pc, #408]	; (b7b4 <processTask+0x394>)
    b61c:	2003      	movs	r0, #3
    b61e:	4b66      	ldr	r3, [pc, #408]	; (b7b8 <processTask+0x398>)
    b620:	4798      	blx	r3
			printf("\nJoin Request Sent\n\r");
    b622:	4873      	ldr	r0, [pc, #460]	; (b7f0 <processTask+0x3d0>)
    b624:	4b60      	ldr	r3, [pc, #384]	; (b7a8 <processTask+0x388>)
    b626:	4798      	blx	r3
    b628:	e70e      	b.n	b448 <processTask+0x28>
	else if(serialBuffer == '2' && joined == true)
    b62a:	4b5b      	ldr	r3, [pc, #364]	; (b798 <processTask+0x378>)
    b62c:	781b      	ldrb	r3, [r3, #0]
    b62e:	2b00      	cmp	r3, #0
    b630:	d10d      	bne.n	b64e <processTask+0x22e>
		set_LED_data(LED_AMBER,&on);
    b632:	4960      	ldr	r1, [pc, #384]	; (b7b4 <processTask+0x394>)
    b634:	2002      	movs	r0, #2
    b636:	4b60      	ldr	r3, [pc, #384]	; (b7b8 <processTask+0x398>)
    b638:	4798      	blx	r3
		printf("Device not joined to the network\r\n");
    b63a:	486e      	ldr	r0, [pc, #440]	; (b7f4 <processTask+0x3d4>)
    b63c:	4b4e      	ldr	r3, [pc, #312]	; (b778 <processTask+0x358>)
    b63e:	4798      	blx	r3
		appTaskState = JOIN_SEND_STATE;
    b640:	2203      	movs	r2, #3
    b642:	4b4b      	ldr	r3, [pc, #300]	; (b770 <processTask+0x350>)
    b644:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    b646:	2000      	movs	r0, #0
    b648:	4b50      	ldr	r3, [pc, #320]	; (b78c <processTask+0x36c>)
    b64a:	4798      	blx	r3
    b64c:	e6fc      	b.n	b448 <processTask+0x28>
    get_resource_data(TEMP_SENSOR,(uint8_t *)&cel_val);
    b64e:	4d6a      	ldr	r5, [pc, #424]	; (b7f8 <processTask+0x3d8>)
    b650:	0029      	movs	r1, r5
    b652:	2001      	movs	r0, #1
    b654:	4b69      	ldr	r3, [pc, #420]	; (b7fc <processTask+0x3dc>)
    b656:	4798      	blx	r3
    fahren_val = convert_celsius_to_fahrenheit(cel_val);
    b658:	4b69      	ldr	r3, [pc, #420]	; (b800 <processTask+0x3e0>)
    b65a:	4699      	mov	r9, r3
 ************************************************************************/
static float convert_celsius_to_fahrenheit(float celsius_val)
{
    float fauren_val;
    /* T(F) = T(C) ?9/5 + 32 */
    fauren_val = (((celsius_val * 9)/5) + 32);
    b65c:	4969      	ldr	r1, [pc, #420]	; (b804 <processTask+0x3e4>)
    b65e:	6828      	ldr	r0, [r5, #0]
    b660:	4b69      	ldr	r3, [pc, #420]	; (b808 <processTask+0x3e8>)
    b662:	4798      	blx	r3
    b664:	4969      	ldr	r1, [pc, #420]	; (b80c <processTask+0x3ec>)
    b666:	4b6a      	ldr	r3, [pc, #424]	; (b810 <processTask+0x3f0>)
    b668:	4798      	blx	r3
    b66a:	2184      	movs	r1, #132	; 0x84
    b66c:	05c9      	lsls	r1, r1, #23
    b66e:	4b69      	ldr	r3, [pc, #420]	; (b814 <processTask+0x3f4>)
    b670:	4798      	blx	r3
    fahren_val = convert_celsius_to_fahrenheit(cel_val);
    b672:	464b      	mov	r3, r9
    b674:	6018      	str	r0, [r3, #0]
    printf("\nTemperature:");
    b676:	4868      	ldr	r0, [pc, #416]	; (b818 <processTask+0x3f8>)
    b678:	4f4b      	ldr	r7, [pc, #300]	; (b7a8 <processTask+0x388>)
    b67a:	47b8      	blx	r7
    snprintf(temp_sen_str,sizeof(temp_sen_str),"%.1fC/%.1fF\n", cel_val, fahren_val);
    b67c:	4e67      	ldr	r6, [pc, #412]	; (b81c <processTask+0x3fc>)
    b67e:	4c68      	ldr	r4, [pc, #416]	; (b820 <processTask+0x400>)
    b680:	464b      	mov	r3, r9
    b682:	6818      	ldr	r0, [r3, #0]
    b684:	47a0      	blx	r4
    b686:	9002      	str	r0, [sp, #8]
    b688:	9103      	str	r1, [sp, #12]
    b68a:	6828      	ldr	r0, [r5, #0]
    b68c:	47a0      	blx	r4
    b68e:	9000      	str	r0, [sp, #0]
    b690:	9101      	str	r1, [sp, #4]
    b692:	4a64      	ldr	r2, [pc, #400]	; (b824 <processTask+0x404>)
    b694:	2119      	movs	r1, #25
    b696:	0030      	movs	r0, r6
    b698:	4b63      	ldr	r3, [pc, #396]	; (b828 <processTask+0x408>)
    b69a:	4798      	blx	r3
    printf("%.1f\xf8 C/%.1f\xf8 F\n\r", cel_val, fahren_val);
    b69c:	6828      	ldr	r0, [r5, #0]
    b69e:	47a0      	blx	r4
    b6a0:	9004      	str	r0, [sp, #16]
    b6a2:	9105      	str	r1, [sp, #20]
    b6a4:	464b      	mov	r3, r9
    b6a6:	6818      	ldr	r0, [r3, #0]
    b6a8:	47a0      	blx	r4
    b6aa:	9000      	str	r0, [sp, #0]
    b6ac:	9101      	str	r1, [sp, #4]
    b6ae:	9a04      	ldr	r2, [sp, #16]
    b6b0:	9b05      	ldr	r3, [sp, #20]
    b6b2:	485e      	ldr	r0, [pc, #376]	; (b82c <processTask+0x40c>)
    b6b4:	47b8      	blx	r7
    data_len = strlen(temp_sen_str);
    b6b6:	0030      	movs	r0, r6
    b6b8:	4b5d      	ldr	r3, [pc, #372]	; (b830 <processTask+0x410>)
    b6ba:	4798      	blx	r3
    lorawanSendReq.buffer = &temp_sen_str;
    b6bc:	4b5d      	ldr	r3, [pc, #372]	; (b834 <processTask+0x414>)
    b6be:	605e      	str	r6, [r3, #4]
    lorawanSendReq.bufferLength = data_len - 1;
    b6c0:	3801      	subs	r0, #1
    b6c2:	7218      	strb	r0, [r3, #8]
    lorawanSendReq.confirmed = DEMO_APP_TRANSMISSION_TYPE;
    b6c4:	2200      	movs	r2, #0
    b6c6:	701a      	strb	r2, [r3, #0]
    lorawanSendReq.port = DEMO_APP_FPORT;
    b6c8:	3201      	adds	r2, #1
    b6ca:	705a      	strb	r2, [r3, #1]
    status = LORAWAN_Send(&lorawanSendReq);
    b6cc:	0018      	movs	r0, r3
    b6ce:	4b5a      	ldr	r3, [pc, #360]	; (b838 <processTask+0x418>)
    b6d0:	4798      	blx	r3
    if (LORAWAN_SUCCESS == status)
    b6d2:	2808      	cmp	r0, #8
    b6d4:	d008      	beq.n	b6e8 <processTask+0x2c8>
        print_stack_status(status);
    b6d6:	4b45      	ldr	r3, [pc, #276]	; (b7ec <processTask+0x3cc>)
    b6d8:	4798      	blx	r3
		appTaskState = JOIN_SEND_STATE;
    b6da:	2203      	movs	r2, #3
    b6dc:	4b24      	ldr	r3, [pc, #144]	; (b770 <processTask+0x350>)
    b6de:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    b6e0:	2000      	movs	r0, #0
    b6e2:	4b2a      	ldr	r3, [pc, #168]	; (b78c <processTask+0x36c>)
    b6e4:	4798      	blx	r3
    b6e6:	e6af      	b.n	b448 <processTask+0x28>
        printf("\nTx Data Sent \r\n");
    b6e8:	4854      	ldr	r0, [pc, #336]	; (b83c <processTask+0x41c>)
    b6ea:	4b23      	ldr	r3, [pc, #140]	; (b778 <processTask+0x358>)
    b6ec:	4798      	blx	r3
        set_LED_data(LED_GREEN,&on);
    b6ee:	4931      	ldr	r1, [pc, #196]	; (b7b4 <processTask+0x394>)
    b6f0:	2003      	movs	r0, #3
    b6f2:	4b31      	ldr	r3, [pc, #196]	; (b7b8 <processTask+0x398>)
    b6f4:	4798      	blx	r3
        SwTimerStart(lTimerId,MS_TO_US(100),SW_TIMEOUT_RELATIVE,(void *)lTimerCb,NULL);
    b6f6:	4b52      	ldr	r3, [pc, #328]	; (b840 <processTask+0x420>)
    b6f8:	7818      	ldrb	r0, [r3, #0]
    b6fa:	2300      	movs	r3, #0
    b6fc:	9300      	str	r3, [sp, #0]
    b6fe:	4b51      	ldr	r3, [pc, #324]	; (b844 <processTask+0x424>)
    b700:	2200      	movs	r2, #0
    b702:	4951      	ldr	r1, [pc, #324]	; (b848 <processTask+0x428>)
    b704:	4c51      	ldr	r4, [pc, #324]	; (b84c <processTask+0x42c>)
    b706:	47a0      	blx	r4
    b708:	e69e      	b.n	b448 <processTask+0x28>
		sleepReq.sleepTimeMs = DEMO_CONF_DEFAULT_APP_SLEEP_TIME_MS;
    b70a:	ab07      	add	r3, sp, #28
    b70c:	22fa      	movs	r2, #250	; 0xfa
    b70e:	00d2      	lsls	r2, r2, #3
    b710:	9207      	str	r2, [sp, #28]
		sleepReq.pmmWakeupCallback = appWakeup;
    b712:	4a4f      	ldr	r2, [pc, #316]	; (b850 <processTask+0x430>)
    b714:	9209      	str	r2, [sp, #36]	; 0x24
		sleepReq.sleep_mode = CONF_PMM_SLEEPMODE_WHEN_IDLE;
    b716:	2201      	movs	r2, #1
    b718:	711a      	strb	r2, [r3, #4]
		if (true == LORAWAN_ReadyToSleep(deviceResetsForWakeup))
    b71a:	2000      	movs	r0, #0
    b71c:	4b4d      	ldr	r3, [pc, #308]	; (b854 <processTask+0x434>)
    b71e:	4798      	blx	r3
    b720:	2800      	cmp	r0, #0
    b722:	d100      	bne.n	b726 <processTask+0x306>
    b724:	e0a6      	b.n	b874 <processTask+0x454>
	config->direction  = PORT_PIN_DIR_INPUT;
    b726:	ac06      	add	r4, sp, #24
    b728:	2300      	movs	r3, #0
    b72a:	7023      	strb	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    b72c:	3301      	adds	r3, #1
    b72e:	7063      	strb	r3, [r4, #1]
    pin_conf.powersave  = true;
    b730:	70a3      	strb	r3, [r4, #2]
    port_pin_set_config(HOST_SERCOM_PAD0_PIN, &pin_conf);
    b732:	0021      	movs	r1, r4
    b734:	2004      	movs	r0, #4
    b736:	4d48      	ldr	r5, [pc, #288]	; (b858 <processTask+0x438>)
    b738:	47a8      	blx	r5
    port_pin_set_config(HOST_SERCOM_PAD1_PIN, &pin_conf);
    b73a:	0021      	movs	r1, r4
    b73c:	2005      	movs	r0, #5
    b73e:	47a8      	blx	r5
    sio2host_deinit();
    b740:	4b46      	ldr	r3, [pc, #280]	; (b85c <processTask+0x43c>)
    b742:	4798      	blx	r3
    HAL_RadioDeInit();
    b744:	4b46      	ldr	r3, [pc, #280]	; (b860 <processTask+0x440>)
    b746:	4798      	blx	r3
			if (PMM_SLEEP_REQ_DENIED == PMM_Sleep(&sleepReq))
    b748:	a807      	add	r0, sp, #28
    b74a:	4b46      	ldr	r3, [pc, #280]	; (b864 <processTask+0x444>)
    b74c:	4798      	blx	r3
    b74e:	2800      	cmp	r0, #0
    b750:	d000      	beq.n	b754 <processTask+0x334>
    b752:	e679      	b.n	b448 <processTask+0x28>
				HAL_Radio_resources_init();
    b754:	4b44      	ldr	r3, [pc, #272]	; (b868 <processTask+0x448>)
    b756:	4798      	blx	r3
				sio2host_init();
    b758:	4b44      	ldr	r3, [pc, #272]	; (b86c <processTask+0x44c>)
    b75a:	4798      	blx	r3
				appTaskState = JOIN_SEND_STATE;
    b75c:	2203      	movs	r2, #3
    b75e:	4b04      	ldr	r3, [pc, #16]	; (b770 <processTask+0x350>)
    b760:	701a      	strb	r2, [r3, #0]
				appPostTask(DISPLAY_TASK_HANDLER);
    b762:	2000      	movs	r0, #0
    b764:	4b09      	ldr	r3, [pc, #36]	; (b78c <processTask+0x36c>)
    b766:	4798      	blx	r3
				printf("\r\nsleep_not_ok\r\n");	
    b768:	4841      	ldr	r0, [pc, #260]	; (b870 <processTask+0x450>)
    b76a:	4b03      	ldr	r3, [pc, #12]	; (b778 <processTask+0x358>)
    b76c:	4798      	blx	r3
    b76e:	e66b      	b.n	b448 <processTask+0x28>
    b770:	20001039 	.word	0x20001039
    b774:	0001c580 	.word	0x0001c580
    b778:	00014ba5 	.word	0x00014ba5
    b77c:	00008525 	.word	0x00008525
    b780:	0000d531 	.word	0x0000d531
    b784:	20000050 	.word	0x20000050
    b788:	0001c7a4 	.word	0x0001c7a4
    b78c:	0000a759 	.word	0x0000a759
    b790:	0000f369 	.word	0x0000f369
    b794:	0001c748 	.word	0x0001c748
    b798:	20001048 	.word	0x20001048
    b79c:	0001c76c 	.word	0x0001c76c
    b7a0:	0001c1cc 	.word	0x0001c1cc
    b7a4:	0001c798 	.word	0x0001c798
    b7a8:	00014ae1 	.word	0x00014ae1
    b7ac:	0000b12d 	.word	0x0000b12d
    b7b0:	0001c780 	.word	0x0001c780
    b7b4:	200000c8 	.word	0x200000c8
    b7b8:	00008dc5 	.word	0x00008dc5
    b7bc:	00009aa9 	.word	0x00009aa9
    b7c0:	20001067 	.word	0x20001067
    b7c4:	0001c7b8 	.word	0x0001c7b8
    b7c8:	20001040 	.word	0x20001040
    b7cc:	0000a51d 	.word	0x0000a51d
    b7d0:	0001c7d8 	.word	0x0001c7d8
    b7d4:	05fa0004 	.word	0x05fa0004
    b7d8:	e000ed00 	.word	0xe000ed00
    b7dc:	00008509 	.word	0x00008509
    b7e0:	0000b341 	.word	0x0000b341
    b7e4:	0001c874 	.word	0x0001c874
    b7e8:	0000cedd 	.word	0x0000cedd
    b7ec:	0000b285 	.word	0x0000b285
    b7f0:	0001bd34 	.word	0x0001bd34
    b7f4:	0001c840 	.word	0x0001c840
    b7f8:	2000103c 	.word	0x2000103c
    b7fc:	00008e35 	.word	0x00008e35
    b800:	20001044 	.word	0x20001044
    b804:	41100000 	.word	0x41100000
    b808:	00012541 	.word	0x00012541
    b80c:	40a00000 	.word	0x40a00000
    b810:	00012161 	.word	0x00012161
    b814:	00011e3d 	.word	0x00011e3d
    b818:	0001c7fc 	.word	0x0001c7fc
    b81c:	2000106c 	.word	0x2000106c
    b820:	000144b1 	.word	0x000144b1
    b824:	0001c80c 	.word	0x0001c80c
    b828:	00014db5 	.word	0x00014db5
    b82c:	0001c81c 	.word	0x0001c81c
    b830:	00014e39 	.word	0x00014e39
    b834:	2000104c 	.word	0x2000104c
    b838:	0000c2a1 	.word	0x0000c2a1
    b83c:	0001c830 	.word	0x0001c830
    b840:	200000cc 	.word	0x200000cc
    b844:	0000abb5 	.word	0x0000abb5
    b848:	000186a0 	.word	0x000186a0
    b84c:	00009485 	.word	0x00009485
    b850:	0000ad0d 	.word	0x0000ad0d
    b854:	0000f5d5 	.word	0x0000f5d5
    b858:	00000e79 	.word	0x00000e79
    b85c:	00003149 	.word	0x00003149
    b860:	00003575 	.word	0x00003575
    b864:	000038e1 	.word	0x000038e1
    b868:	00003551 	.word	0x00003551
    b86c:	00002ffd 	.word	0x00002ffd
    b870:	0001c864 	.word	0x0001c864
			printf("\r\nsleep_not_ok\r\n");
    b874:	4808      	ldr	r0, [pc, #32]	; (b898 <processTask+0x478>)
    b876:	4b09      	ldr	r3, [pc, #36]	; (b89c <processTask+0x47c>)
    b878:	4798      	blx	r3
			appTaskState = JOIN_SEND_STATE;
    b87a:	2203      	movs	r2, #3
    b87c:	4b08      	ldr	r3, [pc, #32]	; (b8a0 <processTask+0x480>)
    b87e:	701a      	strb	r2, [r3, #0]
			appPostTask(DISPLAY_TASK_HANDLER);
    b880:	2000      	movs	r0, #0
    b882:	4b08      	ldr	r3, [pc, #32]	; (b8a4 <processTask+0x484>)
    b884:	4798      	blx	r3
    b886:	e5df      	b.n	b448 <processTask+0x28>
		appTaskState = DEMO_APP_STATE;
    b888:	2202      	movs	r2, #2
    b88a:	4b05      	ldr	r3, [pc, #20]	; (b8a0 <processTask+0x480>)
    b88c:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    b88e:	2000      	movs	r0, #0
    b890:	4b04      	ldr	r3, [pc, #16]	; (b8a4 <processTask+0x484>)
    b892:	4798      	blx	r3
    b894:	e5d8      	b.n	b448 <processTask+0x28>
    b896:	46c0      	nop			; (mov r8, r8)
    b898:	0001c864 	.word	0x0001c864
    b89c:	00014ba5 	.word	0x00014ba5
    b8a0:	20001039 	.word	0x20001039
    b8a4:	0000a759 	.word	0x0000a759

0000b8a8 <appWakeup>:
    }
}

#ifdef CONF_PMM_ENABLE
static void appWakeup(uint32_t sleptDuration)
{
    b8a8:	b510      	push	{r4, lr}
    b8aa:	0004      	movs	r4, r0
    HAL_Radio_resources_init();
    b8ac:	4b04      	ldr	r3, [pc, #16]	; (b8c0 <appWakeup+0x18>)
    b8ae:	4798      	blx	r3
    sio2host_init();
    b8b0:	4b04      	ldr	r3, [pc, #16]	; (b8c4 <appWakeup+0x1c>)
    b8b2:	4798      	blx	r3
    printf("\r\nsleep_ok %ld ms\r\n", sleptDuration);
    b8b4:	0021      	movs	r1, r4
    b8b6:	4804      	ldr	r0, [pc, #16]	; (b8c8 <appWakeup+0x20>)
    b8b8:	4b04      	ldr	r3, [pc, #16]	; (b8cc <appWakeup+0x24>)
    b8ba:	4798      	blx	r3

}
    b8bc:	bd10      	pop	{r4, pc}
    b8be:	46c0      	nop			; (mov r8, r8)
    b8c0:	00003551 	.word	0x00003551
    b8c4:	00002ffd 	.word	0x00002ffd
    b8c8:	0001c1b8 	.word	0x0001c1b8
    b8cc:	00014ae1 	.word	0x00014ae1

0000b8d0 <main>:
 * \mainpage
 * \section preface Preface
 * This is the reference manual for the LORAWAN Demo Application of EU Band
 */
int main(void)
{
    b8d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    b8d2:	b085      	sub	sp, #20
    /* System Initialization */
    system_init();
    b8d4:	4b40      	ldr	r3, [pc, #256]	; (b9d8 <main+0x108>)
    b8d6:	4798      	blx	r3
    /* Initialize the delay driver */
    delay_init();
    b8d8:	4b40      	ldr	r3, [pc, #256]	; (b9dc <main+0x10c>)
    b8da:	4798      	blx	r3
    /* Initialize the board target resources */
    board_init();
    b8dc:	4b40      	ldr	r3, [pc, #256]	; (b9e0 <main+0x110>)
    b8de:	4798      	blx	r3

    INTERRUPT_GlobalInterruptEnable();
    b8e0:	2201      	movs	r2, #1
    b8e2:	4b40      	ldr	r3, [pc, #256]	; (b9e4 <main+0x114>)
    b8e4:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
    b8e6:	f3bf 8f5f 	dmb	sy
    b8ea:	b662      	cpsie	i

/* Initializes all the hardware and software modules used for Stack operation */
static void driver_init(void)
{
    /* Initialize the Radio Hardware */
    HAL_RadioInit();
    b8ec:	4b3e      	ldr	r3, [pc, #248]	; (b9e8 <main+0x118>)
    b8ee:	4798      	blx	r3
    /* Initialize the AES Hardware Engine */
    AESInit();
    b8f0:	4b3e      	ldr	r3, [pc, #248]	; (b9ec <main+0x11c>)
    b8f2:	4798      	blx	r3
    /* Initialize the Software Timer Module */
    SystemTimerInit();
    b8f4:	4b3e      	ldr	r3, [pc, #248]	; (b9f0 <main+0x120>)
    b8f6:	4798      	blx	r3
#ifdef CONF_PMM_ENABLE
    /* Initialize the Sleep Timer Module */
    SleepTimerInit();
    b8f8:	4b3e      	ldr	r3, [pc, #248]	; (b9f4 <main+0x124>)
    b8fa:	4798      	blx	r3
#endif
#if (ENABLE_PDS == 1)
    /* PDS Module Init */
    PDS_Init();
    b8fc:	4b3e      	ldr	r3, [pc, #248]	; (b9f8 <main+0x128>)
    b8fe:	4798      	blx	r3
    sio2host_init();
    b900:	4b3e      	ldr	r3, [pc, #248]	; (b9fc <main+0x12c>)
    b902:	4798      	blx	r3
 *
 * \return An enum value indicating the cause of the last system reset.
 */
static inline enum system_reset_cause system_get_reset_cause(void)
{
	return (enum system_reset_cause)RSTC->RCAUSE.reg;
    b904:	4b3e      	ldr	r3, [pc, #248]	; (ba00 <main+0x130>)
    b906:	781c      	ldrb	r4, [r3, #0]
    b908:	b2e4      	uxtb	r4, r4
    printf("Last reset cause: ");
    b90a:	483e      	ldr	r0, [pc, #248]	; (ba04 <main+0x134>)
    b90c:	4b3e      	ldr	r3, [pc, #248]	; (ba08 <main+0x138>)
    b90e:	4798      	blx	r3
    if(rcause & (1 << 6)) {
    b910:	0663      	lsls	r3, r4, #25
    b912:	d449      	bmi.n	b9a8 <main+0xd8>
    if(rcause & (1 << 5)) {
    b914:	06a3      	lsls	r3, r4, #26
    b916:	d44b      	bmi.n	b9b0 <main+0xe0>
    if(rcause & (1 << 4)) {
    b918:	06e3      	lsls	r3, r4, #27
    b91a:	d44d      	bmi.n	b9b8 <main+0xe8>
    if(rcause & (1 << 2)) {
    b91c:	0763      	lsls	r3, r4, #29
    b91e:	d44f      	bmi.n	b9c0 <main+0xf0>
    if(rcause & (1 << 1)) {
    b920:	07a3      	lsls	r3, r4, #30
    b922:	d451      	bmi.n	b9c8 <main+0xf8>
    if(rcause & (1 << 0)) {
    b924:	07e3      	lsls	r3, r4, #31
    b926:	d453      	bmi.n	b9d0 <main+0x100>
    Stack_Init();
    b928:	4b38      	ldr	r3, [pc, #224]	; (ba0c <main+0x13c>)
    b92a:	4798      	blx	r3
    SwTimerCreate(&demoTimerId);
    b92c:	4838      	ldr	r0, [pc, #224]	; (ba10 <main+0x140>)
    b92e:	4c39      	ldr	r4, [pc, #228]	; (ba14 <main+0x144>)
    b930:	47a0      	blx	r4
    SwTimerCreate(&lTimerId);
    b932:	4839      	ldr	r0, [pc, #228]	; (ba18 <main+0x148>)
    b934:	47a0      	blx	r4
    mote_demo_init();
    b936:	4b39      	ldr	r3, [pc, #228]	; (ba1c <main+0x14c>)
    b938:	4798      	blx	r3
		serial_data_handler();
    b93a:	4e39      	ldr	r6, [pc, #228]	; (ba20 <main+0x150>)
        SYSTEM_RunTasks();
    b93c:	4d39      	ldr	r5, [pc, #228]	; (ba24 <main+0x154>)
        if (false == certAppEnabled)
    b93e:	4c3a      	ldr	r4, [pc, #232]	; (ba28 <main+0x158>)
		serial_data_handler();
    b940:	47b0      	blx	r6
        SYSTEM_RunTasks();
    b942:	47a8      	blx	r5
        if (false == certAppEnabled)
    b944:	7823      	ldrb	r3, [r4, #0]
    b946:	2b00      	cmp	r3, #0
    b948:	d1fa      	bne.n	b940 <main+0x70>
            if(bandSelected == true)
    b94a:	4b38      	ldr	r3, [pc, #224]	; (ba2c <main+0x15c>)
    b94c:	781b      	ldrb	r3, [r3, #0]
    b94e:	2b00      	cmp	r3, #0
    b950:	d0f6      	beq.n	b940 <main+0x70>
                sleepReq.sleepTimeMs = DEMO_CONF_DEFAULT_APP_SLEEP_TIME_MS;
    b952:	ab01      	add	r3, sp, #4
    b954:	22fa      	movs	r2, #250	; 0xfa
    b956:	00d2      	lsls	r2, r2, #3
    b958:	9201      	str	r2, [sp, #4]
                sleepReq.pmmWakeupCallback = appWakeup;
    b95a:	4a35      	ldr	r2, [pc, #212]	; (ba30 <main+0x160>)
    b95c:	9203      	str	r2, [sp, #12]
                sleepReq.sleep_mode = CONF_PMM_SLEEPMODE_WHEN_IDLE;
    b95e:	2201      	movs	r2, #1
    b960:	711a      	strb	r2, [r3, #4]
                    deviceResetsForWakeup = false;
    b962:	2200      	movs	r2, #0
    b964:	4b33      	ldr	r3, [pc, #204]	; (ba34 <main+0x164>)
    b966:	701a      	strb	r2, [r3, #0]
                if (true == LORAWAN_ReadyToSleep(deviceResetsForWakeup))
    b968:	2000      	movs	r0, #0
    b96a:	4b33      	ldr	r3, [pc, #204]	; (ba38 <main+0x168>)
    b96c:	4798      	blx	r3
    b96e:	2800      	cmp	r0, #0
    b970:	d0e6      	beq.n	b940 <main+0x70>
	config->direction  = PORT_PIN_DIR_INPUT;
    b972:	2300      	movs	r3, #0
    b974:	466a      	mov	r2, sp
    b976:	7013      	strb	r3, [r2, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    b978:	3301      	adds	r3, #1
    b97a:	7053      	strb	r3, [r2, #1]
static void app_resources_uninit(void)
{
    /* Disable USART TX and RX Pins */
    struct port_config pin_conf;
    port_get_config_defaults(&pin_conf);
    pin_conf.powersave  = true;
    b97c:	7093      	strb	r3, [r2, #2]
    port_pin_set_config(HOST_SERCOM_PAD0_PIN, &pin_conf);
    b97e:	4669      	mov	r1, sp
    b980:	2004      	movs	r0, #4
    b982:	4f2e      	ldr	r7, [pc, #184]	; (ba3c <main+0x16c>)
    b984:	47b8      	blx	r7
    port_pin_set_config(HOST_SERCOM_PAD1_PIN, &pin_conf);
    b986:	4669      	mov	r1, sp
    b988:	2005      	movs	r0, #5
    b98a:	47b8      	blx	r7
    /* Disable UART module */
    sio2host_deinit();
    b98c:	4b2c      	ldr	r3, [pc, #176]	; (ba40 <main+0x170>)
    b98e:	4798      	blx	r3
    /* Disable Transceiver SPI Module */
    HAL_RadioDeInit();
    b990:	4b2c      	ldr	r3, [pc, #176]	; (ba44 <main+0x174>)
    b992:	4798      	blx	r3
                    if (PMM_SLEEP_REQ_DENIED == PMM_Sleep(&sleepReq))
    b994:	a801      	add	r0, sp, #4
    b996:	4b2c      	ldr	r3, [pc, #176]	; (ba48 <main+0x178>)
    b998:	4798      	blx	r3
    b99a:	2800      	cmp	r0, #0
    b99c:	d1d0      	bne.n	b940 <main+0x70>
                        HAL_Radio_resources_init();
    b99e:	4b2b      	ldr	r3, [pc, #172]	; (ba4c <main+0x17c>)
    b9a0:	4798      	blx	r3
                        sio2host_init();
    b9a2:	4b16      	ldr	r3, [pc, #88]	; (b9fc <main+0x12c>)
    b9a4:	4798      	blx	r3
    b9a6:	e7cb      	b.n	b940 <main+0x70>
        printf("System Reset Request\r\n");
    b9a8:	4829      	ldr	r0, [pc, #164]	; (ba50 <main+0x180>)
    b9aa:	4b2a      	ldr	r3, [pc, #168]	; (ba54 <main+0x184>)
    b9ac:	4798      	blx	r3
    b9ae:	e7b1      	b.n	b914 <main+0x44>
        printf("Watchdog Reset\r\n");
    b9b0:	4829      	ldr	r0, [pc, #164]	; (ba58 <main+0x188>)
    b9b2:	4b28      	ldr	r3, [pc, #160]	; (ba54 <main+0x184>)
    b9b4:	4798      	blx	r3
    b9b6:	e7af      	b.n	b918 <main+0x48>
        printf("External Reset\r\n");
    b9b8:	4828      	ldr	r0, [pc, #160]	; (ba5c <main+0x18c>)
    b9ba:	4b26      	ldr	r3, [pc, #152]	; (ba54 <main+0x184>)
    b9bc:	4798      	blx	r3
    b9be:	e7ad      	b.n	b91c <main+0x4c>
        printf("Brown Out 33 Detector Reset\r\n");
    b9c0:	4827      	ldr	r0, [pc, #156]	; (ba60 <main+0x190>)
    b9c2:	4b24      	ldr	r3, [pc, #144]	; (ba54 <main+0x184>)
    b9c4:	4798      	blx	r3
    b9c6:	e7ab      	b.n	b920 <main+0x50>
        printf("Brown Out 12 Detector Reset\r\n");
    b9c8:	4826      	ldr	r0, [pc, #152]	; (ba64 <main+0x194>)
    b9ca:	4b22      	ldr	r3, [pc, #136]	; (ba54 <main+0x184>)
    b9cc:	4798      	blx	r3
    b9ce:	e7a9      	b.n	b924 <main+0x54>
        printf("Power-On Reset\r\n");
    b9d0:	4825      	ldr	r0, [pc, #148]	; (ba68 <main+0x198>)
    b9d2:	4b20      	ldr	r3, [pc, #128]	; (ba54 <main+0x184>)
    b9d4:	4798      	blx	r3
    b9d6:	e7a7      	b.n	b928 <main+0x58>
    b9d8:	000028e5 	.word	0x000028e5
    b9dc:	00000115 	.word	0x00000115
    b9e0:	0000021d 	.word	0x0000021d
    b9e4:	20000008 	.word	0x20000008
    b9e8:	00003399 	.word	0x00003399
    b9ec:	000083fd 	.word	0x000083fd
    b9f0:	000093e9 	.word	0x000093e9
    b9f4:	0000377d 	.word	0x0000377d
    b9f8:	00008435 	.word	0x00008435
    b9fc:	00002ffd 	.word	0x00002ffd
    ba00:	40000800 	.word	0x40000800
    ba04:	0001ca1c 	.word	0x0001ca1c
    ba08:	00014ae1 	.word	0x00014ae1
    ba0c:	00009a2d 	.word	0x00009a2d
    ba10:	200000cb 	.word	0x200000cb
    ba14:	00009451 	.word	0x00009451
    ba18:	200000cc 	.word	0x200000cc
    ba1c:	0000ad9d 	.word	0x0000ad9d
    ba20:	0000ad49 	.word	0x0000ad49
    ba24:	00009a3d 	.word	0x00009a3d
    ba28:	20001040 	.word	0x20001040
    ba2c:	20001085 	.word	0x20001085
    ba30:	0000b8a9 	.word	0x0000b8a9
    ba34:	20001086 	.word	0x20001086
    ba38:	0000f5d5 	.word	0x0000f5d5
    ba3c:	00000e79 	.word	0x00000e79
    ba40:	00003149 	.word	0x00003149
    ba44:	00003575 	.word	0x00003575
    ba48:	000038e1 	.word	0x000038e1
    ba4c:	00003551 	.word	0x00003551
    ba50:	0001ca30 	.word	0x0001ca30
    ba54:	00014ba5 	.word	0x00014ba5
    ba58:	0001ca48 	.word	0x0001ca48
    ba5c:	0001ca58 	.word	0x0001ca58
    ba60:	0001ca68 	.word	0x0001ca68
    ba64:	0001ca88 	.word	0x0001ca88
    ba68:	0001caa8 	.word	0x0001caa8

0000ba6c <common_tc_read_count>:
    ba6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ba6e:	4b0d      	ldr	r3, [pc, #52]	; (baa4 <common_tc_read_count+0x38>)
    ba70:	4798      	blx	r3
    ba72:	4b0d      	ldr	r3, [pc, #52]	; (baa8 <common_tc_read_count+0x3c>)
    ba74:	781b      	ldrb	r3, [r3, #0]
    ba76:	2b00      	cmp	r3, #0
    ba78:	d00e      	beq.n	ba98 <common_tc_read_count+0x2c>
    ba7a:	4b0c      	ldr	r3, [pc, #48]	; (baac <common_tc_read_count+0x40>)
    ba7c:	781d      	ldrb	r5, [r3, #0]
    ba7e:	4b0a      	ldr	r3, [pc, #40]	; (baa8 <common_tc_read_count+0x3c>)
    ba80:	781f      	ldrb	r7, [r3, #0]
    ba82:	4c0b      	ldr	r4, [pc, #44]	; (bab0 <common_tc_read_count+0x44>)
    ba84:	1c29      	adds	r1, r5, #0
    ba86:	47a0      	blx	r4
    ba88:	1c06      	adds	r6, r0, #0
    ba8a:	480a      	ldr	r0, [pc, #40]	; (bab4 <common_tc_read_count+0x48>)
    ba8c:	1c29      	adds	r1, r5, #0
    ba8e:	47a0      	blx	r4
    ba90:	4378      	muls	r0, r7
    ba92:	1830      	adds	r0, r6, r0
    ba94:	b280      	uxth	r0, r0
    ba96:	e004      	b.n	baa2 <common_tc_read_count+0x36>
    ba98:	4b04      	ldr	r3, [pc, #16]	; (baac <common_tc_read_count+0x40>)
    ba9a:	7819      	ldrb	r1, [r3, #0]
    ba9c:	4b04      	ldr	r3, [pc, #16]	; (bab0 <common_tc_read_count+0x44>)
    ba9e:	4798      	blx	r3
    baa0:	b280      	uxth	r0, r0
    baa2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    baa4:	00009d15 	.word	0x00009d15
    baa8:	20001088 	.word	0x20001088
    baac:	20001924 	.word	0x20001924
    bab0:	0001196d 	.word	0x0001196d
    bab4:	0000ffff 	.word	0x0000ffff

0000bab8 <common_tc_compare_stop>:
    bab8:	b508      	push	{r3, lr}
    baba:	4b05      	ldr	r3, [pc, #20]	; (bad0 <common_tc_compare_stop+0x18>)
    babc:	4798      	blx	r3
    babe:	4b05      	ldr	r3, [pc, #20]	; (bad4 <common_tc_compare_stop+0x1c>)
    bac0:	4798      	blx	r3
    bac2:	4b05      	ldr	r3, [pc, #20]	; (bad8 <common_tc_compare_stop+0x20>)
    bac4:	2200      	movs	r2, #0
    bac6:	605a      	str	r2, [r3, #4]
    bac8:	811a      	strh	r2, [r3, #8]
    baca:	4b04      	ldr	r3, [pc, #16]	; (badc <common_tc_compare_stop+0x24>)
    bacc:	4798      	blx	r3
    bace:	bd08      	pop	{r3, pc}
    bad0:	00009d29 	.word	0x00009d29
    bad4:	00009dc5 	.word	0x00009dc5
    bad8:	20001088 	.word	0x20001088
    badc:	00009de9 	.word	0x00009de9

0000bae0 <common_tc_overflow_stop>:
    bae0:	b508      	push	{r3, lr}
    bae2:	4b03      	ldr	r3, [pc, #12]	; (baf0 <common_tc_overflow_stop+0x10>)
    bae4:	4798      	blx	r3
    bae6:	2200      	movs	r2, #0
    bae8:	4b02      	ldr	r3, [pc, #8]	; (baf4 <common_tc_overflow_stop+0x14>)
    baea:	701a      	strb	r2, [r3, #0]
    baec:	bd08      	pop	{r3, pc}
    baee:	46c0      	nop			; (mov r8, r8)
    baf0:	00009d79 	.word	0x00009d79
    baf4:	20001088 	.word	0x20001088

0000baf8 <common_tc_stop>:
    baf8:	b508      	push	{r3, lr}
    bafa:	4b03      	ldr	r3, [pc, #12]	; (bb08 <common_tc_stop+0x10>)
    bafc:	4798      	blx	r3
    bafe:	4b03      	ldr	r3, [pc, #12]	; (bb0c <common_tc_stop+0x14>)
    bb00:	4798      	blx	r3
    bb02:	4b03      	ldr	r3, [pc, #12]	; (bb10 <common_tc_stop+0x18>)
    bb04:	4798      	blx	r3
    bb06:	bd08      	pop	{r3, pc}
    bb08:	0000bab9 	.word	0x0000bab9
    bb0c:	0000bae1 	.word	0x0000bae1
    bb10:	00009d8d 	.word	0x00009d8d

0000bb14 <common_tc_delay>:
    bb14:	b510      	push	{r4, lr}
    bb16:	1c04      	adds	r4, r0, #0
    bb18:	4b13      	ldr	r3, [pc, #76]	; (bb68 <common_tc_delay+0x54>)
    bb1a:	4798      	blx	r3
    bb1c:	4b13      	ldr	r3, [pc, #76]	; (bb6c <common_tc_delay+0x58>)
    bb1e:	781a      	ldrb	r2, [r3, #0]
    bb20:	4362      	muls	r2, r4
    bb22:	1881      	adds	r1, r0, r2
    bb24:	4b12      	ldr	r3, [pc, #72]	; (bb70 <common_tc_delay+0x5c>)
    bb26:	6059      	str	r1, [r3, #4]
    bb28:	6859      	ldr	r1, [r3, #4]
    bb2a:	0c09      	lsrs	r1, r1, #16
    bb2c:	6059      	str	r1, [r3, #4]
    bb2e:	685b      	ldr	r3, [r3, #4]
    bb30:	2b00      	cmp	r3, #0
    bb32:	d007      	beq.n	bb44 <common_tc_delay+0x30>
    bb34:	4b0e      	ldr	r3, [pc, #56]	; (bb70 <common_tc_delay+0x5c>)
    bb36:	6859      	ldr	r1, [r3, #4]
    bb38:	3201      	adds	r2, #1
    bb3a:	1880      	adds	r0, r0, r2
    bb3c:	8118      	strh	r0, [r3, #8]
    bb3e:	4b0d      	ldr	r3, [pc, #52]	; (bb74 <common_tc_delay+0x60>)
    bb40:	4798      	blx	r3
    bb42:	e004      	b.n	bb4e <common_tc_delay+0x3a>
    bb44:	1882      	adds	r2, r0, r2
    bb46:	4b0a      	ldr	r3, [pc, #40]	; (bb70 <common_tc_delay+0x5c>)
    bb48:	811a      	strh	r2, [r3, #8]
    bb4a:	4b0b      	ldr	r3, [pc, #44]	; (bb78 <common_tc_delay+0x64>)
    bb4c:	4798      	blx	r3
    bb4e:	4b08      	ldr	r3, [pc, #32]	; (bb70 <common_tc_delay+0x5c>)
    bb50:	891b      	ldrh	r3, [r3, #8]
    bb52:	2b63      	cmp	r3, #99	; 0x63
    bb54:	d802      	bhi.n	bb5c <common_tc_delay+0x48>
    bb56:	3364      	adds	r3, #100	; 0x64
    bb58:	4a05      	ldr	r2, [pc, #20]	; (bb70 <common_tc_delay+0x5c>)
    bb5a:	8113      	strh	r3, [r2, #8]
    bb5c:	4b04      	ldr	r3, [pc, #16]	; (bb70 <common_tc_delay+0x5c>)
    bb5e:	8918      	ldrh	r0, [r3, #8]
    bb60:	4b06      	ldr	r3, [pc, #24]	; (bb7c <common_tc_delay+0x68>)
    bb62:	4798      	blx	r3
    bb64:	bd10      	pop	{r4, pc}
    bb66:	46c0      	nop			; (mov r8, r8)
    bb68:	00009d15 	.word	0x00009d15
    bb6c:	20001924 	.word	0x20001924
    bb70:	20001088 	.word	0x20001088
    bb74:	00009d29 	.word	0x00009d29
    bb78:	00009d3d 	.word	0x00009d3d
    bb7c:	00009dad 	.word	0x00009dad

0000bb80 <common_tc_init>:
    bb80:	b508      	push	{r3, lr}
    bb82:	2200      	movs	r2, #0
    bb84:	4b03      	ldr	r3, [pc, #12]	; (bb94 <common_tc_init+0x14>)
    bb86:	701a      	strb	r2, [r3, #0]
    bb88:	4b03      	ldr	r3, [pc, #12]	; (bb98 <common_tc_init+0x18>)
    bb8a:	4798      	blx	r3
    bb8c:	4b03      	ldr	r3, [pc, #12]	; (bb9c <common_tc_init+0x1c>)
    bb8e:	7018      	strb	r0, [r3, #0]
    bb90:	bd08      	pop	{r3, pc}
    bb92:	46c0      	nop			; (mov r8, r8)
    bb94:	20001088 	.word	0x20001088
    bb98:	00009e01 	.word	0x00009e01
    bb9c:	20001924 	.word	0x20001924

0000bba0 <tmr_ovf_callback>:
    bba0:	b508      	push	{r3, lr}
    bba2:	4b0e      	ldr	r3, [pc, #56]	; (bbdc <tmr_ovf_callback+0x3c>)
    bba4:	685b      	ldr	r3, [r3, #4]
    bba6:	2b00      	cmp	r3, #0
    bba8:	d007      	beq.n	bbba <tmr_ovf_callback+0x1a>
    bbaa:	4a0c      	ldr	r2, [pc, #48]	; (bbdc <tmr_ovf_callback+0x3c>)
    bbac:	6853      	ldr	r3, [r2, #4]
    bbae:	3b01      	subs	r3, #1
    bbb0:	6053      	str	r3, [r2, #4]
    bbb2:	2b00      	cmp	r3, #0
    bbb4:	d101      	bne.n	bbba <tmr_ovf_callback+0x1a>
    bbb6:	4b0a      	ldr	r3, [pc, #40]	; (bbe0 <tmr_ovf_callback+0x40>)
    bbb8:	4798      	blx	r3
    bbba:	4a08      	ldr	r2, [pc, #32]	; (bbdc <tmr_ovf_callback+0x3c>)
    bbbc:	7813      	ldrb	r3, [r2, #0]
    bbbe:	3301      	adds	r3, #1
    bbc0:	b2db      	uxtb	r3, r3
    bbc2:	7013      	strb	r3, [r2, #0]
    bbc4:	4a07      	ldr	r2, [pc, #28]	; (bbe4 <tmr_ovf_callback+0x44>)
    bbc6:	7812      	ldrb	r2, [r2, #0]
    bbc8:	429a      	cmp	r2, r3
    bbca:	d806      	bhi.n	bbda <tmr_ovf_callback+0x3a>
    bbcc:	4b03      	ldr	r3, [pc, #12]	; (bbdc <tmr_ovf_callback+0x3c>)
    bbce:	2200      	movs	r2, #0
    bbd0:	701a      	strb	r2, [r3, #0]
    bbd2:	68db      	ldr	r3, [r3, #12]
    bbd4:	2b00      	cmp	r3, #0
    bbd6:	d000      	beq.n	bbda <tmr_ovf_callback+0x3a>
    bbd8:	4798      	blx	r3
    bbda:	bd08      	pop	{r3, pc}
    bbdc:	20001088 	.word	0x20001088
    bbe0:	00009d3d 	.word	0x00009d3d
    bbe4:	20001924 	.word	0x20001924

0000bbe8 <tmr_cca_callback>:
    bbe8:	b508      	push	{r3, lr}
    bbea:	4b04      	ldr	r3, [pc, #16]	; (bbfc <tmr_cca_callback+0x14>)
    bbec:	4798      	blx	r3
    bbee:	4b04      	ldr	r3, [pc, #16]	; (bc00 <tmr_cca_callback+0x18>)
    bbf0:	691b      	ldr	r3, [r3, #16]
    bbf2:	2b00      	cmp	r3, #0
    bbf4:	d000      	beq.n	bbf8 <tmr_cca_callback+0x10>
    bbf6:	4798      	blx	r3
    bbf8:	bd08      	pop	{r3, pc}
    bbfa:	46c0      	nop			; (mov r8, r8)
    bbfc:	00009d29 	.word	0x00009d29
    bc00:	20001088 	.word	0x20001088

0000bc04 <set_common_tc_overflow_callback>:
    bc04:	4b01      	ldr	r3, [pc, #4]	; (bc0c <set_common_tc_overflow_callback+0x8>)
    bc06:	60d8      	str	r0, [r3, #12]
    bc08:	4770      	bx	lr
    bc0a:	46c0      	nop			; (mov r8, r8)
    bc0c:	20001088 	.word	0x20001088

0000bc10 <set_common_tc_expiry_callback>:
    bc10:	4b01      	ldr	r3, [pc, #4]	; (bc18 <set_common_tc_expiry_callback+0x8>)
    bc12:	6118      	str	r0, [r3, #16]
    bc14:	4770      	bx	lr
    bc16:	46c0      	nop			; (mov r8, r8)
    bc18:	20001088 	.word	0x20001088

0000bc1c <MacClearCommands>:
    bc1c:	490e      	ldr	r1, [pc, #56]	; (bc58 <MacClearCommands+0x3c>)
    bc1e:	b570      	push	{r4, r5, r6, lr}
    bc20:	000b      	movs	r3, r1
    bc22:	33ac      	adds	r3, #172	; 0xac
    bc24:	7818      	ldrb	r0, [r3, #0]
    bc26:	2303      	movs	r3, #3
    bc28:	25a4      	movs	r5, #164	; 0xa4
    bc2a:	4343      	muls	r3, r0
    bc2c:	2401      	movs	r4, #1
    bc2e:	20ff      	movs	r0, #255	; 0xff
    bc30:	3366      	adds	r3, #102	; 0x66
    bc32:	4a0a      	ldr	r2, [pc, #40]	; (bc5c <MacClearCommands+0x40>)
    bc34:	185b      	adds	r3, r3, r1
    bc36:	00ed      	lsls	r5, r5, #3
    bc38:	429a      	cmp	r2, r3
    bc3a:	d100      	bne.n	bc3e <MacClearCommands+0x22>
    bc3c:	bd70      	pop	{r4, r5, r6, pc}
    bc3e:	7811      	ldrb	r1, [r2, #0]
    bc40:	29ff      	cmp	r1, #255	; 0xff
    bc42:	d006      	beq.n	bc52 <MacClearCommands+0x36>
    bc44:	290a      	cmp	r1, #10
    bc46:	d803      	bhi.n	bc50 <MacClearCommands+0x34>
    bc48:	0026      	movs	r6, r4
    bc4a:	408e      	lsls	r6, r1
    bc4c:	422e      	tst	r6, r5
    bc4e:	d100      	bne.n	bc52 <MacClearCommands+0x36>
    bc50:	7010      	strb	r0, [r2, #0]
    bc52:	3203      	adds	r2, #3
    bc54:	e7f0      	b.n	bc38 <MacClearCommands+0x1c>
    bc56:	46c0      	nop			; (mov r8, r8)
    bc58:	20001a4c 	.word	0x20001a4c
    bc5c:	20001ab2 	.word	0x20001ab2

0000bc60 <CountfOptsLength>:
    bc60:	2200      	movs	r2, #0
    bc62:	490d      	ldr	r1, [pc, #52]	; (bc98 <CountfOptsLength+0x38>)
    bc64:	b570      	push	{r4, r5, r6, lr}
    bc66:	000b      	movs	r3, r1
    bc68:	0010      	movs	r0, r2
    bc6a:	2503      	movs	r5, #3
    bc6c:	33ac      	adds	r3, #172	; 0xac
    bc6e:	781c      	ldrb	r4, [r3, #0]
    bc70:	4e0a      	ldr	r6, [pc, #40]	; (bc9c <CountfOptsLength+0x3c>)
    bc72:	b2d3      	uxtb	r3, r2
    bc74:	429c      	cmp	r4, r3
    bc76:	d800      	bhi.n	bc7a <CountfOptsLength+0x1a>
    bc78:	bd70      	pop	{r4, r5, r6, pc}
    bc7a:	002b      	movs	r3, r5
    bc7c:	4353      	muls	r3, r2
    bc7e:	3366      	adds	r3, #102	; 0x66
    bc80:	5ccb      	ldrb	r3, [r1, r3]
    bc82:	2bff      	cmp	r3, #255	; 0xff
    bc84:	d006      	beq.n	bc94 <CountfOptsLength+0x34>
    bc86:	18f3      	adds	r3, r6, r3
    bc88:	3b02      	subs	r3, #2
    bc8a:	781b      	ldrb	r3, [r3, #0]
    bc8c:	18c3      	adds	r3, r0, r3
    bc8e:	2b0f      	cmp	r3, #15
    bc90:	dcf2      	bgt.n	bc78 <CountfOptsLength+0x18>
    bc92:	b2d8      	uxtb	r0, r3
    bc94:	3201      	adds	r2, #1
    bc96:	e7ec      	b.n	bc72 <CountfOptsLength+0x12>
    bc98:	20001a4c 	.word	0x20001a4c
    bc9c:	0001cabb 	.word	0x0001cabb

0000bca0 <StopAllSoftwareTimers>:
    bca0:	b570      	push	{r4, r5, r6, lr}
    bca2:	4c17      	ldr	r4, [pc, #92]	; (bd00 <StopAllSoftwareTimers+0x60>)
    bca4:	4d17      	ldr	r5, [pc, #92]	; (bd04 <StopAllSoftwareTimers+0x64>)
    bca6:	0023      	movs	r3, r4
    bca8:	33b6      	adds	r3, #182	; 0xb6
    bcaa:	7818      	ldrb	r0, [r3, #0]
    bcac:	47a8      	blx	r5
    bcae:	0023      	movs	r3, r4
    bcb0:	33b7      	adds	r3, #183	; 0xb7
    bcb2:	7818      	ldrb	r0, [r3, #0]
    bcb4:	47a8      	blx	r5
    bcb6:	0023      	movs	r3, r4
    bcb8:	33bb      	adds	r3, #187	; 0xbb
    bcba:	7818      	ldrb	r0, [r3, #0]
    bcbc:	47a8      	blx	r5
    bcbe:	0023      	movs	r3, r4
    bcc0:	33b8      	adds	r3, #184	; 0xb8
    bcc2:	7818      	ldrb	r0, [r3, #0]
    bcc4:	47a8      	blx	r5
    bcc6:	0023      	movs	r3, r4
    bcc8:	33b9      	adds	r3, #185	; 0xb9
    bcca:	7818      	ldrb	r0, [r3, #0]
    bccc:	47a8      	blx	r5
    bcce:	0023      	movs	r3, r4
    bcd0:	33bc      	adds	r3, #188	; 0xbc
    bcd2:	7818      	ldrb	r0, [r3, #0]
    bcd4:	47a8      	blx	r5
    bcd6:	0023      	movs	r3, r4
    bcd8:	33ba      	adds	r3, #186	; 0xba
    bcda:	7818      	ldrb	r0, [r3, #0]
    bcdc:	47a8      	blx	r5
    bcde:	0023      	movs	r3, r4
    bce0:	33bd      	adds	r3, #189	; 0xbd
    bce2:	7818      	ldrb	r0, [r3, #0]
    bce4:	47a8      	blx	r5
    bce6:	0023      	movs	r3, r4
    bce8:	33c6      	adds	r3, #198	; 0xc6
    bcea:	7818      	ldrb	r0, [r3, #0]
    bcec:	47a8      	blx	r5
    bcee:	0023      	movs	r3, r4
    bcf0:	33c7      	adds	r3, #199	; 0xc7
    bcf2:	7818      	ldrb	r0, [r3, #0]
    bcf4:	34f0      	adds	r4, #240	; 0xf0
    bcf6:	47a8      	blx	r5
    bcf8:	7820      	ldrb	r0, [r4, #0]
    bcfa:	47a8      	blx	r5
    bcfc:	bd70      	pop	{r4, r5, r6, pc}
    bcfe:	46c0      	nop			; (mov r8, r8)
    bd00:	20001a4c 	.word	0x20001a4c
    bd04:	00009789 	.word	0x00009789

0000bd08 <LorawanGetMaxPayloadSize>:
    bd08:	b513      	push	{r0, r1, r4, lr}
    bd0a:	466b      	mov	r3, sp
    bd0c:	1ddc      	adds	r4, r3, #7
    bd0e:	2300      	movs	r3, #0
    bd10:	0022      	movs	r2, r4
    bd12:	7023      	strb	r3, [r4, #0]
    bd14:	4902      	ldr	r1, [pc, #8]	; (bd20 <LorawanGetMaxPayloadSize+0x18>)
    bd16:	4b03      	ldr	r3, [pc, #12]	; (bd24 <LorawanGetMaxPayloadSize+0x1c>)
    bd18:	2005      	movs	r0, #5
    bd1a:	4798      	blx	r3
    bd1c:	7820      	ldrb	r0, [r4, #0]
    bd1e:	bd16      	pop	{r1, r2, r4, pc}
    bd20:	20001aff 	.word	0x20001aff
    bd24:	00008165 	.word	0x00008165

0000bd28 <UpdateReceiveDelays>:
    bd28:	23fa      	movs	r3, #250	; 0xfa
    bd2a:	b570      	push	{r4, r5, r6, lr}
    bd2c:	009b      	lsls	r3, r3, #2
    bd2e:	4c0b      	ldr	r4, [pc, #44]	; (bd5c <UpdateReceiveDelays+0x34>)
    bd30:	2800      	cmp	r0, #0
    bd32:	d000      	beq.n	bd36 <UpdateReceiveDelays+0xe>
    bd34:	4343      	muls	r3, r0
    bd36:	0022      	movs	r2, r4
    bd38:	4d09      	ldr	r5, [pc, #36]	; (bd60 <UpdateReceiveDelays+0x38>)
    bd3a:	329c      	adds	r2, #156	; 0x9c
    bd3c:	210c      	movs	r1, #12
    bd3e:	2000      	movs	r0, #0
    bd40:	8013      	strh	r3, [r2, #0]
    bd42:	47a8      	blx	r5
    bd44:	0023      	movs	r3, r4
    bd46:	22fa      	movs	r2, #250	; 0xfa
    bd48:	339c      	adds	r3, #156	; 0x9c
    bd4a:	881b      	ldrh	r3, [r3, #0]
    bd4c:	0092      	lsls	r2, r2, #2
    bd4e:	189b      	adds	r3, r3, r2
    bd50:	349e      	adds	r4, #158	; 0x9e
    bd52:	210d      	movs	r1, #13
    bd54:	2000      	movs	r0, #0
    bd56:	8023      	strh	r3, [r4, #0]
    bd58:	47a8      	blx	r5
    bd5a:	bd70      	pop	{r4, r5, r6, pc}
    bd5c:	20001a4c 	.word	0x20001a4c
    bd60:	0000845d 	.word	0x0000845d

0000bd64 <IncludeMacCommandsResponse>:
    bd64:	b5f0      	push	{r4, r5, r6, r7, lr}
    bd66:	0005      	movs	r5, r0
    bd68:	2600      	movs	r6, #0
    bd6a:	b087      	sub	sp, #28
    bd6c:	880c      	ldrh	r4, [r1, #0]
    bd6e:	9101      	str	r1, [sp, #4]
    bd70:	9203      	str	r2, [sp, #12]
    bd72:	4a67      	ldr	r2, [pc, #412]	; (bf10 <IncludeMacCommandsResponse+0x1ac>)
    bd74:	0013      	movs	r3, r2
    bd76:	33ac      	adds	r3, #172	; 0xac
    bd78:	781b      	ldrb	r3, [r3, #0]
    bd7a:	42b3      	cmp	r3, r6
    bd7c:	d913      	bls.n	bda6 <IncludeMacCommandsResponse+0x42>
    bd7e:	9b03      	ldr	r3, [sp, #12]
    bd80:	2b00      	cmp	r3, #0
    bd82:	d019      	beq.n	bdb8 <IncludeMacCommandsResponse+0x54>
    bd84:	2303      	movs	r3, #3
    bd86:	4373      	muls	r3, r6
    bd88:	18d3      	adds	r3, r2, r3
    bd8a:	3366      	adds	r3, #102	; 0x66
    bd8c:	7818      	ldrb	r0, [r3, #0]
    bd8e:	28ff      	cmp	r0, #255	; 0xff
    bd90:	d012      	beq.n	bdb8 <IncludeMacCommandsResponse+0x54>
    bd92:	9b01      	ldr	r3, [sp, #4]
    bd94:	8819      	ldrh	r1, [r3, #0]
    bd96:	4b5f      	ldr	r3, [pc, #380]	; (bf14 <IncludeMacCommandsResponse+0x1b0>)
    bd98:	1a61      	subs	r1, r4, r1
    bd9a:	181b      	adds	r3, r3, r0
    bd9c:	3b02      	subs	r3, #2
    bd9e:	781b      	ldrb	r3, [r3, #0]
    bda0:	18cb      	adds	r3, r1, r3
    bda2:	2b0f      	cmp	r3, #15
    bda4:	dd08      	ble.n	bdb8 <IncludeMacCommandsResponse+0x54>
    bda6:	2207      	movs	r2, #7
    bda8:	2100      	movs	r1, #0
    bdaa:	4b5b      	ldr	r3, [pc, #364]	; (bf18 <IncludeMacCommandsResponse+0x1b4>)
    bdac:	485b      	ldr	r0, [pc, #364]	; (bf1c <IncludeMacCommandsResponse+0x1b8>)
    bdae:	4798      	blx	r3
    bdb0:	9b01      	ldr	r3, [sp, #4]
    bdb2:	801c      	strh	r4, [r3, #0]
    bdb4:	b007      	add	sp, #28
    bdb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    bdb8:	2303      	movs	r3, #3
    bdba:	4373      	muls	r3, r6
    bdbc:	18d3      	adds	r3, r2, r3
    bdbe:	3366      	adds	r3, #102	; 0x66
    bdc0:	7819      	ldrb	r1, [r3, #0]
    bdc2:	1e88      	subs	r0, r1, #2
    bdc4:	2808      	cmp	r0, #8
    bdc6:	d862      	bhi.n	be8e <IncludeMacCommandsResponse+0x12a>
    bdc8:	1c63      	adds	r3, r4, #1
    bdca:	f005 fd31 	bl	11830 <__gnu_thumb1_case_uqi>
    bdce:	0594      	.short	0x0594
    bdd0:	6646269e 	.word	0x6646269e
    bdd4:	7b9e      	.short	0x7b9e
    bdd6:	7f          	.byte	0x7f
    bdd7:	00          	.byte	0x00
    bdd8:	2203      	movs	r2, #3
    bdda:	2024      	movs	r0, #36	; 0x24
    bddc:	552a      	strb	r2, [r5, r4]
    bdde:	2200      	movs	r2, #0
    bde0:	b29b      	uxth	r3, r3
    bde2:	18eb      	adds	r3, r5, r3
    bde4:	4f4a      	ldr	r7, [pc, #296]	; (bf10 <IncludeMacCommandsResponse+0x1ac>)
    bde6:	701a      	strb	r2, [r3, #0]
    bde8:	30ff      	adds	r0, #255	; 0xff
    bdea:	5c39      	ldrb	r1, [r7, r0]
    bdec:	3201      	adds	r2, #1
    bdee:	4011      	ands	r1, r2
    bdf0:	466a      	mov	r2, sp
    bdf2:	9102      	str	r1, [sp, #8]
    bdf4:	7a12      	ldrb	r2, [r2, #8]
    bdf6:	701a      	strb	r2, [r3, #0]
    bdf8:	5c3a      	ldrb	r2, [r7, r0]
    bdfa:	4694      	mov	ip, r2
    bdfc:	2202      	movs	r2, #2
    bdfe:	4661      	mov	r1, ip
    be00:	4211      	tst	r1, r2
    be02:	d002      	beq.n	be0a <IncludeMacCommandsResponse+0xa6>
    be04:	9902      	ldr	r1, [sp, #8]
    be06:	430a      	orrs	r2, r1
    be08:	701a      	strb	r2, [r3, #0]
    be0a:	2204      	movs	r2, #4
    be0c:	5c39      	ldrb	r1, [r7, r0]
    be0e:	4211      	tst	r1, r2
    be10:	d06e      	beq.n	bef0 <IncludeMacCommandsResponse+0x18c>
    be12:	7819      	ldrb	r1, [r3, #0]
    be14:	430a      	orrs	r2, r1
    be16:	701a      	strb	r2, [r3, #0]
    be18:	e06a      	b.n	bef0 <IncludeMacCommandsResponse+0x18c>
    be1a:	2205      	movs	r2, #5
    be1c:	2103      	movs	r1, #3
    be1e:	552a      	strb	r2, [r5, r4]
    be20:	2200      	movs	r2, #0
    be22:	b29b      	uxth	r3, r3
    be24:	4371      	muls	r1, r6
    be26:	18eb      	adds	r3, r5, r3
    be28:	701a      	strb	r2, [r3, #0]
    be2a:	4a39      	ldr	r2, [pc, #228]	; (bf10 <IncludeMacCommandsResponse+0x1ac>)
    be2c:	1851      	adds	r1, r2, r1
    be2e:	3160      	adds	r1, #96	; 0x60
    be30:	79c8      	ldrb	r0, [r1, #7]
    be32:	0700      	lsls	r0, r0, #28
    be34:	0fc0      	lsrs	r0, r0, #31
    be36:	7018      	strb	r0, [r3, #0]
    be38:	79c9      	ldrb	r1, [r1, #7]
    be3a:	b2c7      	uxtb	r7, r0
    be3c:	06c9      	lsls	r1, r1, #27
    be3e:	d502      	bpl.n	be46 <IncludeMacCommandsResponse+0xe2>
    be40:	2102      	movs	r1, #2
    be42:	4339      	orrs	r1, r7
    be44:	7019      	strb	r1, [r3, #0]
    be46:	2103      	movs	r1, #3
    be48:	4371      	muls	r1, r6
    be4a:	1852      	adds	r2, r2, r1
    be4c:	3260      	adds	r2, #96	; 0x60
    be4e:	79d2      	ldrb	r2, [r2, #7]
    be50:	0692      	lsls	r2, r2, #26
    be52:	d54d      	bpl.n	bef0 <IncludeMacCommandsResponse+0x18c>
    be54:	7819      	ldrb	r1, [r3, #0]
    be56:	2204      	movs	r2, #4
    be58:	e7dc      	b.n	be14 <IncludeMacCommandsResponse+0xb0>
    be5a:	ab04      	add	r3, sp, #16
    be5c:	1ddf      	adds	r7, r3, #7
    be5e:	0039      	movs	r1, r7
    be60:	4b2f      	ldr	r3, [pc, #188]	; (bf20 <IncludeMacCommandsResponse+0x1bc>)
    be62:	200e      	movs	r0, #14
    be64:	4798      	blx	r3
    be66:	2306      	movs	r3, #6
    be68:	4a29      	ldr	r2, [pc, #164]	; (bf10 <IncludeMacCommandsResponse+0x1ac>)
    be6a:	552b      	strb	r3, [r5, r4]
    be6c:	32b4      	adds	r2, #180	; 0xb4
    be6e:	7811      	ldrb	r1, [r2, #0]
    be70:	1c62      	adds	r2, r4, #1
    be72:	b292      	uxth	r2, r2
    be74:	54a9      	strb	r1, [r5, r2]
    be76:	783a      	ldrb	r2, [r7, #0]
    be78:	1ca3      	adds	r3, r4, #2
    be7a:	0011      	movs	r1, r2
    be7c:	3120      	adds	r1, #32
    be7e:	3403      	adds	r4, #3
    be80:	b2c9      	uxtb	r1, r1
    be82:	b29b      	uxth	r3, r3
    be84:	b2a4      	uxth	r4, r4
    be86:	293f      	cmp	r1, #63	; 0x3f
    be88:	d904      	bls.n	be94 <IncludeMacCommandsResponse+0x130>
    be8a:	2220      	movs	r2, #32
    be8c:	54ea      	strb	r2, [r5, r3]
    be8e:	3601      	adds	r6, #1
    be90:	b2f6      	uxtb	r6, r6
    be92:	e76e      	b.n	bd72 <IncludeMacCommandsResponse+0xe>
    be94:	213f      	movs	r1, #63	; 0x3f
    be96:	400a      	ands	r2, r1
    be98:	e7f8      	b.n	be8c <IncludeMacCommandsResponse+0x128>
    be9a:	2207      	movs	r2, #7
    be9c:	2103      	movs	r1, #3
    be9e:	552a      	strb	r2, [r5, r4]
    bea0:	2200      	movs	r2, #0
    bea2:	4371      	muls	r1, r6
    bea4:	b29b      	uxth	r3, r3
    bea6:	18eb      	adds	r3, r5, r3
    bea8:	701a      	strb	r2, [r3, #0]
    beaa:	4a19      	ldr	r2, [pc, #100]	; (bf10 <IncludeMacCommandsResponse+0x1ac>)
    beac:	1852      	adds	r2, r2, r1
    beae:	3260      	adds	r2, #96	; 0x60
    beb0:	79d1      	ldrb	r1, [r2, #7]
    beb2:	09c9      	lsrs	r1, r1, #7
    beb4:	7019      	strb	r1, [r3, #0]
    beb6:	79d2      	ldrb	r2, [r2, #7]
    beb8:	b2c8      	uxtb	r0, r1
    beba:	0652      	lsls	r2, r2, #25
    bebc:	d518      	bpl.n	bef0 <IncludeMacCommandsResponse+0x18c>
    bebe:	2202      	movs	r2, #2
    bec0:	4302      	orrs	r2, r0
    bec2:	e7a8      	b.n	be16 <IncludeMacCommandsResponse+0xb2>
    bec4:	2209      	movs	r2, #9
    bec6:	552a      	strb	r2, [r5, r4]
    bec8:	b29c      	uxth	r4, r3
    beca:	e7e0      	b.n	be8e <IncludeMacCommandsResponse+0x12a>
    becc:	220a      	movs	r2, #10
    bece:	2103      	movs	r1, #3
    bed0:	552a      	strb	r2, [r5, r4]
    bed2:	2200      	movs	r2, #0
    bed4:	4371      	muls	r1, r6
    bed6:	b29b      	uxth	r3, r3
    bed8:	18eb      	adds	r3, r5, r3
    beda:	701a      	strb	r2, [r3, #0]
    bedc:	4a0c      	ldr	r2, [pc, #48]	; (bf10 <IncludeMacCommandsResponse+0x1ac>)
    bede:	1852      	adds	r2, r2, r1
    bee0:	3260      	adds	r2, #96	; 0x60
    bee2:	79d1      	ldrb	r1, [r2, #7]
    bee4:	09c9      	lsrs	r1, r1, #7
    bee6:	7019      	strb	r1, [r3, #0]
    bee8:	7a12      	ldrb	r2, [r2, #8]
    beea:	b2c8      	uxtb	r0, r1
    beec:	07d2      	lsls	r2, r2, #31
    beee:	d4e6      	bmi.n	bebe <IncludeMacCommandsResponse+0x15a>
    bef0:	3402      	adds	r4, #2
    bef2:	b2a4      	uxth	r4, r4
    bef4:	e7cb      	b.n	be8e <IncludeMacCommandsResponse+0x12a>
    bef6:	0013      	movs	r3, r2
    bef8:	21ff      	movs	r1, #255	; 0xff
    befa:	33b1      	adds	r3, #177	; 0xb1
    befc:	7019      	strb	r1, [r3, #0]
    befe:	2300      	movs	r3, #0
    bf00:	32b2      	adds	r2, #178	; 0xb2
    bf02:	7013      	strb	r3, [r2, #0]
    bf04:	1c63      	adds	r3, r4, #1
    bf06:	2202      	movs	r2, #2
    bf08:	e7dd      	b.n	bec6 <IncludeMacCommandsResponse+0x162>
    bf0a:	5529      	strb	r1, [r5, r4]
    bf0c:	e7dc      	b.n	bec8 <IncludeMacCommandsResponse+0x164>
    bf0e:	46c0      	nop			; (mov r8, r8)
    bf10:	20001a4c 	.word	0x20001a4c
    bf14:	0001cabb 	.word	0x0001cabb
    bf18:	00014a4d 	.word	0x00014a4d
    bf1c:	20001b6f 	.word	0x20001b6f
    bf20:	0000fdf9 	.word	0x0000fdf9

0000bf24 <UpdateJoinSuccessState>:
    bf24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    bf26:	4c22      	ldr	r4, [pc, #136]	; (bfb0 <UpdateJoinSuccessState+0x8c>)
    bf28:	2104      	movs	r1, #4
    bf2a:	0022      	movs	r2, r4
    bf2c:	0026      	movs	r6, r4
    bf2e:	2701      	movs	r7, #1
    bf30:	2500      	movs	r5, #0
    bf32:	3260      	adds	r2, #96	; 0x60
    bf34:	7813      	ldrb	r3, [r2, #0]
    bf36:	3650      	adds	r6, #80	; 0x50
    bf38:	438b      	bics	r3, r1
    bf3a:	7013      	strb	r3, [r2, #0]
    bf3c:	7833      	ldrb	r3, [r6, #0]
    bf3e:	3107      	adds	r1, #7
    bf40:	433b      	orrs	r3, r7
    bf42:	7033      	strb	r3, [r6, #0]
    bf44:	0038      	movs	r0, r7
    bf46:	4b1b      	ldr	r3, [pc, #108]	; (bfb4 <UpdateJoinSuccessState+0x90>)
    bf48:	4798      	blx	r3
    bf4a:	2116      	movs	r1, #22
    bf4c:	4b19      	ldr	r3, [pc, #100]	; (bfb4 <UpdateJoinSuccessState+0x90>)
    bf4e:	0028      	movs	r0, r5
    bf50:	6565      	str	r5, [r4, #84]	; 0x54
    bf52:	4798      	blx	r3
    bf54:	4b17      	ldr	r3, [pc, #92]	; (bfb4 <UpdateJoinSuccessState+0x90>)
    bf56:	210a      	movs	r1, #10
    bf58:	0038      	movs	r0, r7
    bf5a:	65a5      	str	r5, [r4, #88]	; 0x58
    bf5c:	4798      	blx	r3
    bf5e:	0023      	movs	r3, r4
    bf60:	3396      	adds	r3, #150	; 0x96
    bf62:	801d      	strh	r5, [r3, #0]
    bf64:	0023      	movs	r3, r4
    bf66:	220e      	movs	r2, #14
    bf68:	33c1      	adds	r3, #193	; 0xc1
    bf6a:	701d      	strb	r5, [r3, #0]
    bf6c:	7833      	ldrb	r3, [r6, #0]
    bf6e:	4393      	bics	r3, r2
    bf70:	7033      	strb	r3, [r6, #0]
    bf72:	0023      	movs	r3, r4
    bf74:	3351      	adds	r3, #81	; 0x51
    bf76:	781b      	ldrb	r3, [r3, #0]
    bf78:	079b      	lsls	r3, r3, #30
    bf7a:	d50a      	bpl.n	bf92 <UpdateJoinSuccessState+0x6e>
    bf7c:	21fa      	movs	r1, #250	; 0xfa
    bf7e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    bf80:	0089      	lsls	r1, r1, #2
    bf82:	34bb      	adds	r4, #187	; 0xbb
    bf84:	7820      	ldrb	r0, [r4, #0]
    bf86:	4359      	muls	r1, r3
    bf88:	9500      	str	r5, [sp, #0]
    bf8a:	4b0b      	ldr	r3, [pc, #44]	; (bfb8 <UpdateJoinSuccessState+0x94>)
    bf8c:	002a      	movs	r2, r5
    bf8e:	4c0b      	ldr	r4, [pc, #44]	; (bfbc <UpdateJoinSuccessState+0x98>)
    bf90:	47a0      	blx	r4
    bf92:	490b      	ldr	r1, [pc, #44]	; (bfc0 <UpdateJoinSuccessState+0x9c>)
    bf94:	794a      	ldrb	r2, [r1, #5]
    bf96:	790b      	ldrb	r3, [r1, #4]
    bf98:	0212      	lsls	r2, r2, #8
    bf9a:	431a      	orrs	r2, r3
    bf9c:	798b      	ldrb	r3, [r1, #6]
    bf9e:	041b      	lsls	r3, r3, #16
    bfa0:	431a      	orrs	r2, r3
    bfa2:	79cb      	ldrb	r3, [r1, #7]
    bfa4:	061b      	lsls	r3, r3, #24
    bfa6:	4313      	orrs	r3, r2
    bfa8:	d001      	beq.n	bfae <UpdateJoinSuccessState+0x8a>
    bfaa:	2001      	movs	r0, #1
    bfac:	4798      	blx	r3
    bfae:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    bfb0:	20001a4c 	.word	0x20001a4c
    bfb4:	0000845d 	.word	0x0000845d
    bfb8:	0000c0c1 	.word	0x0000c0c1
    bfbc:	00009485 	.word	0x00009485
    bfc0:	20001c8c 	.word	0x20001c8c

0000bfc4 <PrepareSessionKeys>:
    bfc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bfc6:	0004      	movs	r4, r0
    bfc8:	2603      	movs	r6, #3
    bfca:	000d      	movs	r5, r1
    bfcc:	0017      	movs	r7, r2
    bfce:	4b09      	ldr	r3, [pc, #36]	; (bff4 <PrepareSessionKeys+0x30>)
    bfd0:	2210      	movs	r2, #16
    bfd2:	2100      	movs	r1, #0
    bfd4:	4798      	blx	r3
    bfd6:	0032      	movs	r2, r6
    bfd8:	0029      	movs	r1, r5
    bfda:	1c60      	adds	r0, r4, #1
    bfdc:	4d06      	ldr	r5, [pc, #24]	; (bff8 <PrepareSessionKeys+0x34>)
    bfde:	47a8      	blx	r5
    bfe0:	0032      	movs	r2, r6
    bfe2:	0039      	movs	r1, r7
    bfe4:	1d20      	adds	r0, r4, #4
    bfe6:	47a8      	blx	r5
    bfe8:	1de0      	adds	r0, r4, #7
    bfea:	2202      	movs	r2, #2
    bfec:	4903      	ldr	r1, [pc, #12]	; (bffc <PrepareSessionKeys+0x38>)
    bfee:	47a8      	blx	r5
    bff0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    bff2:	46c0      	nop			; (mov r8, r8)
    bff4:	00014a4d 	.word	0x00014a4d
    bff8:	000149c9 	.word	0x000149c9
    bffc:	20001ae4 	.word	0x20001ae4

0000c000 <AssembleEncryptionBlock>:
    c000:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    c002:	001e      	movs	r6, r3
    c004:	4c0b      	ldr	r4, [pc, #44]	; (c034 <AssembleEncryptionBlock+0x34>)
    c006:	0017      	movs	r7, r2
    c008:	4b0b      	ldr	r3, [pc, #44]	; (c038 <AssembleEncryptionBlock+0x38>)
    c00a:	0005      	movs	r5, r0
    c00c:	9101      	str	r1, [sp, #4]
    c00e:	2210      	movs	r2, #16
    c010:	2100      	movs	r1, #0
    c012:	0020      	movs	r0, r4
    c014:	4798      	blx	r3
    c016:	7026      	strb	r6, [r4, #0]
    c018:	2604      	movs	r6, #4
    c01a:	7165      	strb	r5, [r4, #5]
    c01c:	0032      	movs	r2, r6
    c01e:	4d07      	ldr	r5, [pc, #28]	; (c03c <AssembleEncryptionBlock+0x3c>)
    c020:	a908      	add	r1, sp, #32
    c022:	1da0      	adds	r0, r4, #6
    c024:	47a8      	blx	r5
    c026:	0020      	movs	r0, r4
    c028:	0032      	movs	r2, r6
    c02a:	a901      	add	r1, sp, #4
    c02c:	300a      	adds	r0, #10
    c02e:	47a8      	blx	r5
    c030:	73e7      	strb	r7, [r4, #15]
    c032:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    c034:	2000109c 	.word	0x2000109c
    c038:	00014a4d 	.word	0x00014a4d
    c03c:	000149c9 	.word	0x000149c9

0000c040 <ConfigureRadio>:
    c040:	b537      	push	{r0, r1, r2, r4, r5, lr}
    c042:	0001      	movs	r1, r0
    c044:	0005      	movs	r5, r0
    c046:	4c11      	ldr	r4, [pc, #68]	; (c08c <ConfigureRadio+0x4c>)
    c048:	3109      	adds	r1, #9
    c04a:	2009      	movs	r0, #9
    c04c:	47a0      	blx	r4
    c04e:	0029      	movs	r1, r5
    c050:	2001      	movs	r0, #1
    c052:	47a0      	blx	r4
    c054:	1d29      	adds	r1, r5, #4
    c056:	200a      	movs	r0, #10
    c058:	47a0      	blx	r4
    c05a:	7a6b      	ldrb	r3, [r5, #9]
    c05c:	2b01      	cmp	r3, #1
    c05e:	d10b      	bne.n	c078 <ConfigureRadio+0x38>
    c060:	0029      	movs	r1, r5
    c062:	2016      	movs	r0, #22
    c064:	310b      	adds	r1, #11
    c066:	47a0      	blx	r4
    c068:	0029      	movs	r1, r5
    c06a:	2007      	movs	r0, #7
    c06c:	310a      	adds	r1, #10
    c06e:	47a0      	blx	r4
    c070:	2000      	movs	r0, #0
    c072:	4907      	ldr	r1, [pc, #28]	; (c090 <ConfigureRadio+0x50>)
    c074:	47a0      	blx	r4
    c076:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    c078:	466b      	mov	r3, sp
    c07a:	1dd9      	adds	r1, r3, #7
    c07c:	2303      	movs	r3, #3
    c07e:	2013      	movs	r0, #19
    c080:	700b      	strb	r3, [r1, #0]
    c082:	47a0      	blx	r4
    c084:	4903      	ldr	r1, [pc, #12]	; (c094 <ConfigureRadio+0x54>)
    c086:	2012      	movs	r0, #18
    c088:	e7f4      	b.n	c074 <ConfigureRadio+0x34>
    c08a:	46c0      	nop			; (mov r8, r8)
    c08c:	0000fee5 	.word	0x0000fee5
    c090:	20001b17 	.word	0x20001b17
    c094:	0001cab8 	.word	0x0001cab8

0000c098 <LorawanLinkCheckCallback.part.1>:
    c098:	b513      	push	{r0, r1, r4, lr}
    c09a:	21fa      	movs	r1, #250	; 0xfa
    c09c:	4b05      	ldr	r3, [pc, #20]	; (c0b4 <LorawanLinkCheckCallback.part.1+0x1c>)
    c09e:	0089      	lsls	r1, r1, #2
    c0a0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
    c0a2:	33bb      	adds	r3, #187	; 0xbb
    c0a4:	4351      	muls	r1, r2
    c0a6:	2200      	movs	r2, #0
    c0a8:	7818      	ldrb	r0, [r3, #0]
    c0aa:	4c03      	ldr	r4, [pc, #12]	; (c0b8 <LorawanLinkCheckCallback.part.1+0x20>)
    c0ac:	9200      	str	r2, [sp, #0]
    c0ae:	4b03      	ldr	r3, [pc, #12]	; (c0bc <LorawanLinkCheckCallback.part.1+0x24>)
    c0b0:	47a0      	blx	r4
    c0b2:	bd13      	pop	{r0, r1, r4, pc}
    c0b4:	20001a4c 	.word	0x20001a4c
    c0b8:	00009485 	.word	0x00009485
    c0bc:	0000c0c1 	.word	0x0000c0c1

0000c0c0 <LorawanLinkCheckCallback>:
    c0c0:	4b17      	ldr	r3, [pc, #92]	; (c120 <LorawanLinkCheckCallback+0x60>)
    c0c2:	20a0      	movs	r0, #160	; 0xa0
    c0c4:	001a      	movs	r2, r3
    c0c6:	2180      	movs	r1, #128	; 0x80
    c0c8:	b510      	push	{r4, lr}
    c0ca:	3250      	adds	r2, #80	; 0x50
    c0cc:	8812      	ldrh	r2, [r2, #0]
    c0ce:	0080      	lsls	r0, r0, #2
    c0d0:	0089      	lsls	r1, r1, #2
    c0d2:	4002      	ands	r2, r0
    c0d4:	428a      	cmp	r2, r1
    c0d6:	d11c      	bne.n	c112 <LorawanLinkCheckCallback+0x52>
    c0d8:	001a      	movs	r2, r3
    c0da:	32ac      	adds	r2, #172	; 0xac
    c0dc:	7810      	ldrb	r0, [r2, #0]
    c0de:	2403      	movs	r4, #3
    c0e0:	2200      	movs	r2, #0
    c0e2:	b2d1      	uxtb	r1, r2
    c0e4:	4281      	cmp	r1, r0
    c0e6:	d30d      	bcc.n	c104 <LorawanLinkCheckCallback+0x44>
    c0e8:	d113      	bne.n	c112 <LorawanLinkCheckCallback+0x52>
    c0ea:	2203      	movs	r2, #3
    c0ec:	434a      	muls	r2, r1
    c0ee:	2102      	movs	r1, #2
    c0f0:	189a      	adds	r2, r3, r2
    c0f2:	3266      	adds	r2, #102	; 0x66
    c0f4:	7011      	strb	r1, [r2, #0]
    c0f6:	280f      	cmp	r0, #15
    c0f8:	d80b      	bhi.n	c112 <LorawanLinkCheckCallback+0x52>
    c0fa:	001a      	movs	r2, r3
    c0fc:	3001      	adds	r0, #1
    c0fe:	32ac      	adds	r2, #172	; 0xac
    c100:	7010      	strb	r0, [r2, #0]
    c102:	e006      	b.n	c112 <LorawanLinkCheckCallback+0x52>
    c104:	0021      	movs	r1, r4
    c106:	3201      	adds	r2, #1
    c108:	4351      	muls	r1, r2
    c10a:	3163      	adds	r1, #99	; 0x63
    c10c:	5c59      	ldrb	r1, [r3, r1]
    c10e:	2902      	cmp	r1, #2
    c110:	d1e7      	bne.n	c0e2 <LorawanLinkCheckCallback+0x22>
    c112:	3351      	adds	r3, #81	; 0x51
    c114:	781b      	ldrb	r3, [r3, #0]
    c116:	079b      	lsls	r3, r3, #30
    c118:	d501      	bpl.n	c11e <LorawanLinkCheckCallback+0x5e>
    c11a:	4b02      	ldr	r3, [pc, #8]	; (c124 <LorawanLinkCheckCallback+0x64>)
    c11c:	4798      	blx	r3
    c11e:	bd10      	pop	{r4, pc}
    c120:	20001a4c 	.word	0x20001a4c
    c124:	0000c099 	.word	0x0000c099

0000c128 <LORAWAN_Init>:
    c128:	2270      	movs	r2, #112	; 0x70
    c12a:	b5f0      	push	{r4, r5, r6, r7, lr}
    c12c:	4b3e      	ldr	r3, [pc, #248]	; (c228 <LORAWAN_Init+0x100>)
    c12e:	b087      	sub	sp, #28
    c130:	781b      	ldrb	r3, [r3, #0]
    c132:	0005      	movs	r5, r0
    c134:	011b      	lsls	r3, r3, #4
    c136:	4013      	ands	r3, r2
    c138:	4a3c      	ldr	r2, [pc, #240]	; (c22c <LORAWAN_Init+0x104>)
    c13a:	000e      	movs	r6, r1
    c13c:	7812      	ldrb	r2, [r2, #0]
    c13e:	0912      	lsrs	r2, r2, #4
    c140:	4313      	orrs	r3, r2
    c142:	2b1f      	cmp	r3, #31
    c144:	d000      	beq.n	c148 <LORAWAN_Init+0x20>
    c146:	e7fe      	b.n	c146 <LORAWAN_Init+0x1e>
    c148:	4f39      	ldr	r7, [pc, #228]	; (c230 <LORAWAN_Init+0x108>)
    c14a:	003b      	movs	r3, r7
    c14c:	33c3      	adds	r3, #195	; 0xc3
    c14e:	781b      	ldrb	r3, [r3, #0]
    c150:	2b00      	cmp	r3, #0
    c152:	d166      	bne.n	c222 <LORAWAN_Init+0xfa>
    c154:	4837      	ldr	r0, [pc, #220]	; (c234 <LORAWAN_Init+0x10c>)
    c156:	4c38      	ldr	r4, [pc, #224]	; (c238 <LORAWAN_Init+0x110>)
    c158:	47a0      	blx	r4
    c15a:	2808      	cmp	r0, #8
    c15c:	d034      	beq.n	c1c8 <LORAWAN_Init+0xa0>
    c15e:	4b37      	ldr	r3, [pc, #220]	; (c23c <LORAWAN_Init+0x114>)
    c160:	4798      	blx	r3
    c162:	37c3      	adds	r7, #195	; 0xc3
    c164:	783b      	ldrb	r3, [r7, #0]
    c166:	2b00      	cmp	r3, #0
    c168:	d018      	beq.n	c19c <LORAWAN_Init+0x74>
    c16a:	4b35      	ldr	r3, [pc, #212]	; (c240 <LORAWAN_Init+0x118>)
    c16c:	0a2a      	lsrs	r2, r5, #8
    c16e:	705a      	strb	r2, [r3, #1]
    c170:	0c2a      	lsrs	r2, r5, #16
    c172:	709a      	strb	r2, [r3, #2]
    c174:	0a32      	lsrs	r2, r6, #8
    c176:	701d      	strb	r5, [r3, #0]
    c178:	711e      	strb	r6, [r3, #4]
    c17a:	715a      	strb	r2, [r3, #5]
    c17c:	0e2d      	lsrs	r5, r5, #24
    c17e:	0c32      	lsrs	r2, r6, #16
    c180:	0e36      	lsrs	r6, r6, #24
    c182:	719a      	strb	r2, [r3, #6]
    c184:	70dd      	strb	r5, [r3, #3]
    c186:	71de      	strb	r6, [r3, #7]
    c188:	4b2e      	ldr	r3, [pc, #184]	; (c244 <LORAWAN_Init+0x11c>)
    c18a:	4798      	blx	r3
    c18c:	492e      	ldr	r1, [pc, #184]	; (c248 <LORAWAN_Init+0x120>)
    c18e:	4b2f      	ldr	r3, [pc, #188]	; (c24c <LORAWAN_Init+0x124>)
    c190:	201a      	movs	r0, #26
    c192:	4798      	blx	r3
    c194:	4b2e      	ldr	r3, [pc, #184]	; (c250 <LORAWAN_Init+0x128>)
    c196:	4798      	blx	r3
    c198:	4b2e      	ldr	r3, [pc, #184]	; (c254 <LORAWAN_Init+0x12c>)
    c19a:	4798      	blx	r3
    c19c:	2317      	movs	r3, #23
    c19e:	ac02      	add	r4, sp, #8
    c1a0:	7123      	strb	r3, [r4, #4]
    c1a2:	4b2d      	ldr	r3, [pc, #180]	; (c258 <LORAWAN_Init+0x130>)
    c1a4:	9a03      	ldr	r2, [sp, #12]
    c1a6:	9300      	str	r3, [sp, #0]
    c1a8:	4d2c      	ldr	r5, [pc, #176]	; (c25c <LORAWAN_Init+0x134>)
    c1aa:	492d      	ldr	r1, [pc, #180]	; (c260 <LORAWAN_Init+0x138>)
    c1ac:	4b2d      	ldr	r3, [pc, #180]	; (c264 <LORAWAN_Init+0x13c>)
    c1ae:	2000      	movs	r0, #0
    c1b0:	47a8      	blx	r5
    c1b2:	230d      	movs	r3, #13
    c1b4:	7123      	strb	r3, [r4, #4]
    c1b6:	4b2c      	ldr	r3, [pc, #176]	; (c268 <LORAWAN_Init+0x140>)
    c1b8:	492c      	ldr	r1, [pc, #176]	; (c26c <LORAWAN_Init+0x144>)
    c1ba:	9300      	str	r3, [sp, #0]
    c1bc:	6862      	ldr	r2, [r4, #4]
    c1be:	4b2c      	ldr	r3, [pc, #176]	; (c270 <LORAWAN_Init+0x148>)
    c1c0:	2001      	movs	r0, #1
    c1c2:	47a8      	blx	r5
    c1c4:	b007      	add	sp, #28
    c1c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c1c8:	482a      	ldr	r0, [pc, #168]	; (c274 <LORAWAN_Init+0x14c>)
    c1ca:	47a0      	blx	r4
    c1cc:	2808      	cmp	r0, #8
    c1ce:	d1c6      	bne.n	c15e <LORAWAN_Init+0x36>
    c1d0:	4829      	ldr	r0, [pc, #164]	; (c278 <LORAWAN_Init+0x150>)
    c1d2:	47a0      	blx	r4
    c1d4:	2808      	cmp	r0, #8
    c1d6:	d1c2      	bne.n	c15e <LORAWAN_Init+0x36>
    c1d8:	4828      	ldr	r0, [pc, #160]	; (c27c <LORAWAN_Init+0x154>)
    c1da:	47a0      	blx	r4
    c1dc:	2808      	cmp	r0, #8
    c1de:	d1be      	bne.n	c15e <LORAWAN_Init+0x36>
    c1e0:	4827      	ldr	r0, [pc, #156]	; (c280 <LORAWAN_Init+0x158>)
    c1e2:	47a0      	blx	r4
    c1e4:	2808      	cmp	r0, #8
    c1e6:	d1ba      	bne.n	c15e <LORAWAN_Init+0x36>
    c1e8:	4826      	ldr	r0, [pc, #152]	; (c284 <LORAWAN_Init+0x15c>)
    c1ea:	47a0      	blx	r4
    c1ec:	2808      	cmp	r0, #8
    c1ee:	d1b6      	bne.n	c15e <LORAWAN_Init+0x36>
    c1f0:	4825      	ldr	r0, [pc, #148]	; (c288 <LORAWAN_Init+0x160>)
    c1f2:	47a0      	blx	r4
    c1f4:	2808      	cmp	r0, #8
    c1f6:	d1b2      	bne.n	c15e <LORAWAN_Init+0x36>
    c1f8:	4824      	ldr	r0, [pc, #144]	; (c28c <LORAWAN_Init+0x164>)
    c1fa:	47a0      	blx	r4
    c1fc:	2808      	cmp	r0, #8
    c1fe:	d1ae      	bne.n	c15e <LORAWAN_Init+0x36>
    c200:	4823      	ldr	r0, [pc, #140]	; (c290 <LORAWAN_Init+0x168>)
    c202:	47a0      	blx	r4
    c204:	2808      	cmp	r0, #8
    c206:	d1aa      	bne.n	c15e <LORAWAN_Init+0x36>
    c208:	4822      	ldr	r0, [pc, #136]	; (c294 <LORAWAN_Init+0x16c>)
    c20a:	47a0      	blx	r4
    c20c:	2808      	cmp	r0, #8
    c20e:	d1a6      	bne.n	c15e <LORAWAN_Init+0x36>
    c210:	4821      	ldr	r0, [pc, #132]	; (c298 <LORAWAN_Init+0x170>)
    c212:	47a0      	blx	r4
    c214:	2808      	cmp	r0, #8
    c216:	d1a2      	bne.n	c15e <LORAWAN_Init+0x36>
    c218:	003b      	movs	r3, r7
    c21a:	2201      	movs	r2, #1
    c21c:	33c3      	adds	r3, #195	; 0xc3
    c21e:	701a      	strb	r2, [r3, #0]
    c220:	e79f      	b.n	c162 <LORAWAN_Init+0x3a>
    c222:	4b1e      	ldr	r3, [pc, #120]	; (c29c <LORAWAN_Init+0x174>)
    c224:	4798      	blx	r3
    c226:	e79c      	b.n	c162 <LORAWAN_Init+0x3a>
    c228:	41003fe8 	.word	0x41003fe8
    c22c:	41003fe4 	.word	0x41003fe4
    c230:	20001a4c 	.word	0x20001a4c
    c234:	20001b02 	.word	0x20001b02
    c238:	00009451 	.word	0x00009451
    c23c:	00009395 	.word	0x00009395
    c240:	20001c8c 	.word	0x20001c8c
    c244:	00010101 	.word	0x00010101
    c248:	0000dc2d 	.word	0x0000dc2d
    c24c:	0000fee5 	.word	0x0000fee5
    c250:	00009c15 	.word	0x00009c15
    c254:	00014bb9 	.word	0x00014bb9
    c258:	0000fb69 	.word	0x0000fb69
    c25c:	00008675 	.word	0x00008675
    c260:	20001a35 	.word	0x20001a35
    c264:	0001cad4 	.word	0x0001cad4
    c268:	0000fb81 	.word	0x0000fb81
    c26c:	20001928 	.word	0x20001928
    c270:	0001cb8c 	.word	0x0001cb8c
    c274:	20001b03 	.word	0x20001b03
    c278:	20001b04 	.word	0x20001b04
    c27c:	20001b05 	.word	0x20001b05
    c280:	20001b07 	.word	0x20001b07
    c284:	20001b08 	.word	0x20001b08
    c288:	20001b06 	.word	0x20001b06
    c28c:	20001b09 	.word	0x20001b09
    c290:	20001b12 	.word	0x20001b12
    c294:	20001b13 	.word	0x20001b13
    c298:	20001b3c 	.word	0x20001b3c
    c29c:	0000bca1 	.word	0x0000bca1

0000c2a0 <LORAWAN_Send>:
    c2a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    c2a2:	4c36      	ldr	r4, [pc, #216]	; (c37c <LORAWAN_Send+0xdc>)
    c2a4:	0006      	movs	r6, r0
    c2a6:	0023      	movs	r3, r4
    c2a8:	3350      	adds	r3, #80	; 0x50
    c2aa:	781b      	ldrb	r3, [r3, #0]
    c2ac:	250f      	movs	r5, #15
    c2ae:	b25a      	sxtb	r2, r3
    c2b0:	2a00      	cmp	r2, #0
    c2b2:	db0b      	blt.n	c2cc <LORAWAN_Send+0x2c>
    c2b4:	3d03      	subs	r5, #3
    c2b6:	065a      	lsls	r2, r3, #25
    c2b8:	d408      	bmi.n	c2cc <LORAWAN_Send+0x2c>
    c2ba:	3d03      	subs	r5, #3
    c2bc:	07db      	lsls	r3, r3, #31
    c2be:	d505      	bpl.n	c2cc <LORAWAN_Send+0x2c>
    c2c0:	2390      	movs	r3, #144	; 0x90
    c2c2:	005b      	lsls	r3, r3, #1
    c2c4:	5ce7      	ldrb	r7, [r4, r3]
    c2c6:	2f00      	cmp	r7, #0
    c2c8:	d102      	bne.n	c2d0 <LORAWAN_Send+0x30>
    c2ca:	2511      	movs	r5, #17
    c2cc:	0028      	movs	r0, r5
    c2ce:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    c2d0:	2800      	cmp	r0, #0
    c2d2:	d10d      	bne.n	c2f0 <LORAWAN_Send+0x50>
    c2d4:	2700      	movs	r7, #0
    c2d6:	6d63      	ldr	r3, [r4, #84]	; 0x54
    c2d8:	3301      	adds	r3, #1
    c2da:	d123      	bne.n	c324 <LORAWAN_Send+0x84>
    c2dc:	2001      	movs	r0, #1
    c2de:	3450      	adds	r4, #80	; 0x50
    c2e0:	78a3      	ldrb	r3, [r4, #2]
    c2e2:	210b      	movs	r1, #11
    c2e4:	4303      	orrs	r3, r0
    c2e6:	70a3      	strb	r3, [r4, #2]
    c2e8:	4b25      	ldr	r3, [pc, #148]	; (c380 <LORAWAN_Send+0xe0>)
    c2ea:	4798      	blx	r3
    c2ec:	250d      	movs	r5, #13
    c2ee:	e7ed      	b.n	c2cc <LORAWAN_Send+0x2c>
    c2f0:	7843      	ldrb	r3, [r0, #1]
    c2f2:	7a02      	ldrb	r2, [r0, #8]
    c2f4:	3b01      	subs	r3, #1
    c2f6:	b2db      	uxtb	r3, r3
    c2f8:	9201      	str	r2, [sp, #4]
    c2fa:	2bdf      	cmp	r3, #223	; 0xdf
    c2fc:	d902      	bls.n	c304 <LORAWAN_Send+0x64>
    c2fe:	250a      	movs	r5, #10
    c300:	2a00      	cmp	r2, #0
    c302:	d1e3      	bne.n	c2cc <LORAWAN_Send+0x2c>
    c304:	4b1f      	ldr	r3, [pc, #124]	; (c384 <LORAWAN_Send+0xe4>)
    c306:	4798      	blx	r3
    c308:	4684      	mov	ip, r0
    c30a:	9b01      	ldr	r3, [sp, #4]
    c30c:	9000      	str	r0, [sp, #0]
    c30e:	4463      	add	r3, ip
    c310:	001d      	movs	r5, r3
    c312:	4b1d      	ldr	r3, [pc, #116]	; (c388 <LORAWAN_Send+0xe8>)
    c314:	4798      	blx	r3
    c316:	4285      	cmp	r5, r0
    c318:	dddc      	ble.n	c2d4 <LORAWAN_Send+0x34>
    c31a:	9b00      	ldr	r3, [sp, #0]
    c31c:	250e      	movs	r5, #14
    c31e:	2b00      	cmp	r3, #0
    c320:	d0d4      	beq.n	c2cc <LORAWAN_Send+0x2c>
    c322:	e7d8      	b.n	c2d6 <LORAWAN_Send+0x36>
    c324:	0023      	movs	r3, r4
    c326:	33c8      	adds	r3, #200	; 0xc8
    c328:	781b      	ldrb	r3, [r3, #0]
    c32a:	2b04      	cmp	r3, #4
    c32c:	d01d      	beq.n	c36a <LORAWAN_Send+0xca>
    c32e:	0023      	movs	r3, r4
    c330:	33c8      	adds	r3, #200	; 0xc8
    c332:	781b      	ldrb	r3, [r3, #0]
    c334:	2b01      	cmp	r3, #1
    c336:	d105      	bne.n	c344 <LORAWAN_Send+0xa4>
    c338:	0023      	movs	r3, r4
    c33a:	3350      	adds	r3, #80	; 0x50
    c33c:	781a      	ldrb	r2, [r3, #0]
    c33e:	230e      	movs	r3, #14
    c340:	421a      	tst	r2, r3
    c342:	d1c2      	bne.n	c2ca <LORAWAN_Send+0x2a>
    c344:	0023      	movs	r3, r4
    c346:	33d0      	adds	r3, #208	; 0xd0
    c348:	2f00      	cmp	r7, #0
    c34a:	d113      	bne.n	c374 <LORAWAN_Send+0xd4>
    c34c:	2508      	movs	r5, #8
    c34e:	601e      	str	r6, [r3, #0]
    c350:	2390      	movs	r3, #144	; 0x90
    c352:	2200      	movs	r2, #0
    c354:	005b      	lsls	r3, r3, #1
    c356:	54e2      	strb	r2, [r4, r3]
    c358:	2001      	movs	r0, #1
    c35a:	4b0c      	ldr	r3, [pc, #48]	; (c38c <LORAWAN_Send+0xec>)
    c35c:	4798      	blx	r3
    c35e:	2320      	movs	r3, #32
    c360:	3460      	adds	r4, #96	; 0x60
    c362:	7822      	ldrb	r2, [r4, #0]
    c364:	4313      	orrs	r3, r2
    c366:	7023      	strb	r3, [r4, #0]
    c368:	e7b0      	b.n	c2cc <LORAWAN_Send+0x2c>
    c36a:	4b09      	ldr	r3, [pc, #36]	; (c390 <LORAWAN_Send+0xf0>)
    c36c:	4798      	blx	r3
    c36e:	2808      	cmp	r0, #8
    c370:	d1ab      	bne.n	c2ca <LORAWAN_Send+0x2a>
    c372:	e7dc      	b.n	c32e <LORAWAN_Send+0x8e>
    c374:	2200      	movs	r2, #0
    c376:	2511      	movs	r5, #17
    c378:	601a      	str	r2, [r3, #0]
    c37a:	e7e9      	b.n	c350 <LORAWAN_Send+0xb0>
    c37c:	20001a4c 	.word	0x20001a4c
    c380:	0000845d 	.word	0x0000845d
    c384:	0000bc61 	.word	0x0000bc61
    c388:	0000bd09 	.word	0x0000bd09
    c38c:	0000fd75 	.word	0x0000fd75
    c390:	0000f7cd 	.word	0x0000f7cd

0000c394 <AutomaticReplyCallback>:
    c394:	b510      	push	{r4, lr}
    c396:	4c0d      	ldr	r4, [pc, #52]	; (c3cc <AutomaticReplyCallback+0x38>)
    c398:	0023      	movs	r3, r4
    c39a:	33c8      	adds	r3, #200	; 0xc8
    c39c:	781b      	ldrb	r3, [r3, #0]
    c39e:	2b01      	cmp	r3, #1
    c3a0:	d10e      	bne.n	c3c0 <AutomaticReplyCallback+0x2c>
    c3a2:	0022      	movs	r2, r4
    c3a4:	210e      	movs	r1, #14
    c3a6:	3250      	adds	r2, #80	; 0x50
    c3a8:	7813      	ldrb	r3, [r2, #0]
    c3aa:	438b      	bics	r3, r1
    c3ac:	7013      	strb	r3, [r2, #0]
    c3ae:	4b08      	ldr	r3, [pc, #32]	; (c3d0 <AutomaticReplyCallback+0x3c>)
    c3b0:	2000      	movs	r0, #0
    c3b2:	4798      	blx	r3
    c3b4:	2208      	movs	r2, #8
    c3b6:	3460      	adds	r4, #96	; 0x60
    c3b8:	7823      	ldrb	r3, [r4, #0]
    c3ba:	4393      	bics	r3, r2
    c3bc:	7023      	strb	r3, [r4, #0]
    c3be:	bd10      	pop	{r4, pc}
    c3c0:	2b04      	cmp	r3, #4
    c3c2:	d1f4      	bne.n	c3ae <AutomaticReplyCallback+0x1a>
    c3c4:	4b03      	ldr	r3, [pc, #12]	; (c3d4 <AutomaticReplyCallback+0x40>)
    c3c6:	4798      	blx	r3
    c3c8:	e7f1      	b.n	c3ae <AutomaticReplyCallback+0x1a>
    c3ca:	46c0      	nop			; (mov r8, r8)
    c3cc:	20001a4c 	.word	0x20001a4c
    c3d0:	0000c2a1 	.word	0x0000c2a1
    c3d4:	00010819 	.word	0x00010819

0000c3d8 <LorawanLinkCheckConfigure>:
    c3d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c3da:	23fa      	movs	r3, #250	; 0xfa
    c3dc:	4c20      	ldr	r4, [pc, #128]	; (c460 <LorawanLinkCheckConfigure+0x88>)
    c3de:	009b      	lsls	r3, r3, #2
    c3e0:	0025      	movs	r5, r4
    c3e2:	4343      	muls	r3, r0
    c3e4:	0006      	movs	r6, r0
    c3e6:	2102      	movs	r1, #2
    c3e8:	2000      	movs	r0, #0
    c3ea:	4f1e      	ldr	r7, [pc, #120]	; (c464 <LorawanLinkCheckConfigure+0x8c>)
    c3ec:	65e3      	str	r3, [r4, #92]	; 0x5c
    c3ee:	3550      	adds	r5, #80	; 0x50
    c3f0:	47b8      	blx	r7
    c3f2:	2e00      	cmp	r6, #0
    c3f4:	d127      	bne.n	c446 <LorawanLinkCheckConfigure+0x6e>
    c3f6:	0023      	movs	r3, r4
    c3f8:	33bb      	adds	r3, #187	; 0xbb
    c3fa:	7818      	ldrb	r0, [r3, #0]
    c3fc:	4b1a      	ldr	r3, [pc, #104]	; (c468 <LorawanLinkCheckConfigure+0x90>)
    c3fe:	4798      	blx	r3
    c400:	2202      	movs	r2, #2
    c402:	786b      	ldrb	r3, [r5, #1]
    c404:	210b      	movs	r1, #11
    c406:	4393      	bics	r3, r2
    c408:	706b      	strb	r3, [r5, #1]
    c40a:	2001      	movs	r0, #1
    c40c:	47b8      	blx	r7
    c40e:	0023      	movs	r3, r4
    c410:	2701      	movs	r7, #1
    c412:	33ac      	adds	r3, #172	; 0xac
    c414:	781b      	ldrb	r3, [r3, #0]
    c416:	0030      	movs	r0, r6
    c418:	0032      	movs	r2, r6
    c41a:	36ff      	adds	r6, #255	; 0xff
    c41c:	429a      	cmp	r2, r3
    c41e:	d304      	bcc.n	c42a <LorawanLinkCheckConfigure+0x52>
    c420:	2800      	cmp	r0, #0
    c422:	d001      	beq.n	c428 <LorawanLinkCheckConfigure+0x50>
    c424:	34ac      	adds	r4, #172	; 0xac
    c426:	7023      	strb	r3, [r4, #0]
    c428:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c42a:	2103      	movs	r1, #3
    c42c:	4351      	muls	r1, r2
    c42e:	1861      	adds	r1, r4, r1
    c430:	3166      	adds	r1, #102	; 0x66
    c432:	780d      	ldrb	r5, [r1, #0]
    c434:	2d02      	cmp	r5, #2
    c436:	d103      	bne.n	c440 <LorawanLinkCheckConfigure+0x68>
    c438:	0038      	movs	r0, r7
    c43a:	3b01      	subs	r3, #1
    c43c:	700e      	strb	r6, [r1, #0]
    c43e:	b2db      	uxtb	r3, r3
    c440:	3201      	adds	r2, #1
    c442:	b2d2      	uxtb	r2, r2
    c444:	e7ea      	b.n	c41c <LorawanLinkCheckConfigure+0x44>
    c446:	2302      	movs	r3, #2
    c448:	786a      	ldrb	r2, [r5, #1]
    c44a:	210b      	movs	r1, #11
    c44c:	4313      	orrs	r3, r2
    c44e:	706b      	strb	r3, [r5, #1]
    c450:	2001      	movs	r0, #1
    c452:	47b8      	blx	r7
    c454:	782b      	ldrb	r3, [r5, #0]
    c456:	07db      	lsls	r3, r3, #31
    c458:	d5e6      	bpl.n	c428 <LorawanLinkCheckConfigure+0x50>
    c45a:	4b04      	ldr	r3, [pc, #16]	; (c46c <LorawanLinkCheckConfigure+0x94>)
    c45c:	4798      	blx	r3
    c45e:	e7e3      	b.n	c428 <LorawanLinkCheckConfigure+0x50>
    c460:	20001a4c 	.word	0x20001a4c
    c464:	0000845d 	.word	0x0000845d
    c468:	00009789 	.word	0x00009789
    c46c:	0000c099 	.word	0x0000c099

0000c470 <UpdateCurrentDataRate>:
    c470:	b510      	push	{r4, lr}
    c472:	4b04      	ldr	r3, [pc, #16]	; (c484 <UpdateCurrentDataRate+0x14>)
    c474:	210c      	movs	r1, #12
    c476:	33b3      	adds	r3, #179	; 0xb3
    c478:	7018      	strb	r0, [r3, #0]
    c47a:	2001      	movs	r0, #1
    c47c:	4b02      	ldr	r3, [pc, #8]	; (c488 <UpdateCurrentDataRate+0x18>)
    c47e:	4798      	blx	r3
    c480:	bd10      	pop	{r4, pc}
    c482:	46c0      	nop			; (mov r8, r8)
    c484:	20001a4c 	.word	0x20001a4c
    c488:	0000845d 	.word	0x0000845d

0000c48c <UpdateDLSettings>:
    c48c:	b573      	push	{r0, r1, r4, r5, r6, lr}
    c48e:	466b      	mov	r3, sp
    c490:	1dde      	adds	r6, r3, #7
    c492:	1d9c      	adds	r4, r3, #6
    c494:	71d8      	strb	r0, [r3, #7]
    c496:	7021      	strb	r1, [r4, #0]
    c498:	2017      	movs	r0, #23
    c49a:	0031      	movs	r1, r6
    c49c:	4d0c      	ldr	r5, [pc, #48]	; (c4d0 <UpdateDLSettings+0x44>)
    c49e:	47a8      	blx	r5
    c4a0:	2808      	cmp	r0, #8
    c4a2:	d107      	bne.n	c4b4 <UpdateDLSettings+0x28>
    c4a4:	4b0b      	ldr	r3, [pc, #44]	; (c4d4 <UpdateDLSettings+0x48>)
    c4a6:	7832      	ldrb	r2, [r6, #0]
    c4a8:	334e      	adds	r3, #78	; 0x4e
    c4aa:	701a      	strb	r2, [r3, #0]
    c4ac:	2100      	movs	r1, #0
    c4ae:	3807      	subs	r0, #7
    c4b0:	4b09      	ldr	r3, [pc, #36]	; (c4d8 <UpdateDLSettings+0x4c>)
    c4b2:	4798      	blx	r3
    c4b4:	0021      	movs	r1, r4
    c4b6:	2018      	movs	r0, #24
    c4b8:	47a8      	blx	r5
    c4ba:	2808      	cmp	r0, #8
    c4bc:	d107      	bne.n	c4ce <UpdateDLSettings+0x42>
    c4be:	2101      	movs	r1, #1
    c4c0:	4b04      	ldr	r3, [pc, #16]	; (c4d4 <UpdateDLSettings+0x48>)
    c4c2:	7822      	ldrb	r2, [r4, #0]
    c4c4:	33c2      	adds	r3, #194	; 0xc2
    c4c6:	701a      	strb	r2, [r3, #0]
    c4c8:	0008      	movs	r0, r1
    c4ca:	4b03      	ldr	r3, [pc, #12]	; (c4d8 <UpdateDLSettings+0x4c>)
    c4cc:	4798      	blx	r3
    c4ce:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
    c4d0:	00008181 	.word	0x00008181
    c4d4:	20001a4c 	.word	0x20001a4c
    c4d8:	0000845d 	.word	0x0000845d

0000c4dc <UpdateTxPower>:
    c4dc:	b510      	push	{r4, lr}
    c4de:	4b04      	ldr	r3, [pc, #16]	; (c4f0 <UpdateTxPower+0x14>)
    c4e0:	210a      	movs	r1, #10
    c4e2:	33b5      	adds	r3, #181	; 0xb5
    c4e4:	7018      	strb	r0, [r3, #0]
    c4e6:	2000      	movs	r0, #0
    c4e8:	4b02      	ldr	r3, [pc, #8]	; (c4f4 <UpdateTxPower+0x18>)
    c4ea:	4798      	blx	r3
    c4ec:	bd10      	pop	{r4, pc}
    c4ee:	46c0      	nop			; (mov r8, r8)
    c4f0:	20001a4c 	.word	0x20001a4c
    c4f4:	0000845d 	.word	0x0000845d

0000c4f8 <UpdateRetransmissionAckTimeoutState>:
    c4f8:	4b10      	ldr	r3, [pc, #64]	; (c53c <UpdateRetransmissionAckTimeoutState+0x44>)
    c4fa:	b513      	push	{r0, r1, r4, lr}
    c4fc:	001a      	movs	r2, r3
    c4fe:	32c8      	adds	r2, #200	; 0xc8
    c500:	7812      	ldrb	r2, [r2, #0]
    c502:	2a01      	cmp	r2, #1
    c504:	d108      	bne.n	c518 <UpdateRetransmissionAckTimeoutState+0x20>
    c506:	0018      	movs	r0, r3
    c508:	210e      	movs	r1, #14
    c50a:	3050      	adds	r0, #80	; 0x50
    c50c:	7802      	ldrb	r2, [r0, #0]
    c50e:	438a      	bics	r2, r1
    c510:	0011      	movs	r1, r2
    c512:	220c      	movs	r2, #12
    c514:	430a      	orrs	r2, r1
    c516:	7002      	strb	r2, [r0, #0]
    c518:	001a      	movs	r2, r3
    c51a:	32a6      	adds	r2, #166	; 0xa6
    c51c:	8811      	ldrh	r1, [r2, #0]
    c51e:	222c      	movs	r2, #44	; 0x2c
    c520:	32ff      	adds	r2, #255	; 0xff
    c522:	5c9a      	ldrb	r2, [r3, r2]
    c524:	33bc      	adds	r3, #188	; 0xbc
    c526:	1a8a      	subs	r2, r1, r2
    c528:	21fa      	movs	r1, #250	; 0xfa
    c52a:	0089      	lsls	r1, r1, #2
    c52c:	4351      	muls	r1, r2
    c52e:	2200      	movs	r2, #0
    c530:	7818      	ldrb	r0, [r3, #0]
    c532:	4c03      	ldr	r4, [pc, #12]	; (c540 <UpdateRetransmissionAckTimeoutState+0x48>)
    c534:	9200      	str	r2, [sp, #0]
    c536:	4b03      	ldr	r3, [pc, #12]	; (c544 <UpdateRetransmissionAckTimeoutState+0x4c>)
    c538:	47a0      	blx	r4
    c53a:	bd13      	pop	{r0, r1, r4, pc}
    c53c:	20001a4c 	.word	0x20001a4c
    c540:	00009485 	.word	0x00009485
    c544:	0000dd81 	.word	0x0000dd81

0000c548 <UpdateReceiveWindow2Parameters>:
    c548:	4b06      	ldr	r3, [pc, #24]	; (c564 <UpdateReceiveWindow2Parameters+0x1c>)
    c54a:	b510      	push	{r4, lr}
    c54c:	001a      	movs	r2, r3
    c54e:	334a      	adds	r3, #74	; 0x4a
    c550:	8018      	strh	r0, [r3, #0]
    c552:	324e      	adds	r2, #78	; 0x4e
    c554:	0c00      	lsrs	r0, r0, #16
    c556:	8058      	strh	r0, [r3, #2]
    c558:	7011      	strb	r1, [r2, #0]
    c55a:	2001      	movs	r0, #1
    c55c:	2100      	movs	r1, #0
    c55e:	4b02      	ldr	r3, [pc, #8]	; (c568 <UpdateReceiveWindow2Parameters+0x20>)
    c560:	4798      	blx	r3
    c562:	bd10      	pop	{r4, pc}
    c564:	20001a4c 	.word	0x20001a4c
    c568:	0000845d 	.word	0x0000845d

0000c56c <ResetParametersForConfirmedTransmission>:
    c56c:	4b0a      	ldr	r3, [pc, #40]	; (c598 <ResetParametersForConfirmedTransmission+0x2c>)
    c56e:	001a      	movs	r2, r3
    c570:	32c8      	adds	r2, #200	; 0xc8
    c572:	7812      	ldrb	r2, [r2, #0]
    c574:	2a01      	cmp	r2, #1
    c576:	d105      	bne.n	c584 <ResetParametersForConfirmedTransmission+0x18>
    c578:	0019      	movs	r1, r3
    c57a:	200e      	movs	r0, #14
    c57c:	3150      	adds	r1, #80	; 0x50
    c57e:	780a      	ldrb	r2, [r1, #0]
    c580:	4382      	bics	r2, r0
    c582:	700a      	strb	r2, [r1, #0]
    c584:	001a      	movs	r2, r3
    c586:	2100      	movs	r1, #0
    c588:	3360      	adds	r3, #96	; 0x60
    c58a:	32b0      	adds	r2, #176	; 0xb0
    c58c:	7011      	strb	r1, [r2, #0]
    c58e:	781a      	ldrb	r2, [r3, #0]
    c590:	3101      	adds	r1, #1
    c592:	438a      	bics	r2, r1
    c594:	701a      	strb	r2, [r3, #0]
    c596:	4770      	bx	lr
    c598:	20001a4c 	.word	0x20001a4c

0000c59c <ResetParametersForUnconfirmedTransmission>:
    c59c:	4b07      	ldr	r3, [pc, #28]	; (c5bc <ResetParametersForUnconfirmedTransmission+0x20>)
    c59e:	001a      	movs	r2, r3
    c5a0:	32c8      	adds	r2, #200	; 0xc8
    c5a2:	7812      	ldrb	r2, [r2, #0]
    c5a4:	2a01      	cmp	r2, #1
    c5a6:	d105      	bne.n	c5b4 <ResetParametersForUnconfirmedTransmission+0x18>
    c5a8:	0019      	movs	r1, r3
    c5aa:	200e      	movs	r0, #14
    c5ac:	3150      	adds	r1, #80	; 0x50
    c5ae:	780a      	ldrb	r2, [r1, #0]
    c5b0:	4382      	bics	r2, r0
    c5b2:	700a      	strb	r2, [r1, #0]
    c5b4:	2200      	movs	r2, #0
    c5b6:	33af      	adds	r3, #175	; 0xaf
    c5b8:	701a      	strb	r2, [r3, #0]
    c5ba:	4770      	bx	lr
    c5bc:	20001a4c 	.word	0x20001a4c

0000c5c0 <SetJoinFailState>:
    c5c0:	b570      	push	{r4, r5, r6, lr}
    c5c2:	4c11      	ldr	r4, [pc, #68]	; (c608 <SetJoinFailState+0x48>)
    c5c4:	2504      	movs	r5, #4
    c5c6:	0020      	movs	r0, r4
    c5c8:	3060      	adds	r0, #96	; 0x60
    c5ca:	7802      	ldrb	r2, [r0, #0]
    c5cc:	0021      	movs	r1, r4
    c5ce:	43aa      	bics	r2, r5
    c5d0:	7002      	strb	r2, [r0, #0]
    c5d2:	22f0      	movs	r2, #240	; 0xf0
    c5d4:	3150      	adds	r1, #80	; 0x50
    c5d6:	780b      	ldrb	r3, [r1, #0]
    c5d8:	4013      	ands	r3, r2
    c5da:	700b      	strb	r3, [r1, #0]
    c5dc:	490b      	ldr	r1, [pc, #44]	; (c60c <SetJoinFailState+0x4c>)
    c5de:	794a      	ldrb	r2, [r1, #5]
    c5e0:	790b      	ldrb	r3, [r1, #4]
    c5e2:	0212      	lsls	r2, r2, #8
    c5e4:	431a      	orrs	r2, r3
    c5e6:	798b      	ldrb	r3, [r1, #6]
    c5e8:	041b      	lsls	r3, r3, #16
    c5ea:	431a      	orrs	r2, r3
    c5ec:	79cb      	ldrb	r3, [r1, #7]
    c5ee:	061b      	lsls	r3, r3, #24
    c5f0:	4313      	orrs	r3, r2
    c5f2:	d001      	beq.n	c5f8 <SetJoinFailState+0x38>
    c5f4:	2000      	movs	r0, #0
    c5f6:	4798      	blx	r3
    c5f8:	2300      	movs	r3, #0
    c5fa:	34c4      	adds	r4, #196	; 0xc4
    c5fc:	7023      	strb	r3, [r4, #0]
    c5fe:	210b      	movs	r1, #11
    c600:	4b03      	ldr	r3, [pc, #12]	; (c610 <SetJoinFailState+0x50>)
    c602:	2001      	movs	r0, #1
    c604:	4798      	blx	r3
    c606:	bd70      	pop	{r4, r5, r6, pc}
    c608:	20001a4c 	.word	0x20001a4c
    c60c:	20001c8c 	.word	0x20001c8c
    c610:	0000845d 	.word	0x0000845d

0000c614 <ExecuteRxParamSetupReq>:
    c614:	b5f0      	push	{r4, r5, r6, r7, lr}
    c616:	b085      	sub	sp, #20
    c618:	7805      	ldrb	r5, [r0, #0]
    c61a:	0004      	movs	r4, r0
    c61c:	1c41      	adds	r1, r0, #1
    c61e:	2204      	movs	r2, #4
    c620:	4b36      	ldr	r3, [pc, #216]	; (c6fc <ExecuteRxParamSetupReq+0xe8>)
    c622:	a803      	add	r0, sp, #12
    c624:	4798      	blx	r3
    c626:	2264      	movs	r2, #100	; 0x64
    c628:	9b03      	ldr	r3, [sp, #12]
    c62a:	a903      	add	r1, sp, #12
    c62c:	021b      	lsls	r3, r3, #8
    c62e:	0a1b      	lsrs	r3, r3, #8
    c630:	4353      	muls	r3, r2
    c632:	9303      	str	r3, [sp, #12]
    c634:	1d23      	adds	r3, r4, #4
    c636:	9301      	str	r3, [sp, #4]
    c638:	072b      	lsls	r3, r5, #28
    c63a:	0f1b      	lsrs	r3, r3, #28
    c63c:	b2da      	uxtb	r2, r3
    c63e:	9200      	str	r2, [sp, #0]
    c640:	aa02      	add	r2, sp, #8
    c642:	1c96      	adds	r6, r2, #2
    c644:	066d      	lsls	r5, r5, #25
    c646:	7033      	strb	r3, [r6, #0]
    c648:	1cd7      	adds	r7, r2, #3
    c64a:	0f6d      	lsrs	r5, r5, #29
    c64c:	2001      	movs	r0, #1
    c64e:	4b2c      	ldr	r3, [pc, #176]	; (c700 <ExecuteRxParamSetupReq+0xec>)
    c650:	703d      	strb	r5, [r7, #0]
    c652:	4798      	blx	r3
    c654:	4c2b      	ldr	r4, [pc, #172]	; (c704 <ExecuteRxParamSetupReq+0xf0>)
    c656:	2808      	cmp	r0, #8
    c658:	d109      	bne.n	c66e <ExecuteRxParamSetupReq+0x5a>
    c65a:	0023      	movs	r3, r4
    c65c:	33ac      	adds	r3, #172	; 0xac
    c65e:	781a      	ldrb	r2, [r3, #0]
    c660:	2303      	movs	r3, #3
    c662:	4353      	muls	r3, r2
    c664:	18e3      	adds	r3, r4, r3
    c666:	3360      	adds	r3, #96	; 0x60
    c668:	79da      	ldrb	r2, [r3, #7]
    c66a:	4310      	orrs	r0, r2
    c66c:	71d8      	strb	r0, [r3, #7]
    c66e:	0031      	movs	r1, r6
    c670:	200f      	movs	r0, #15
    c672:	4e23      	ldr	r6, [pc, #140]	; (c700 <ExecuteRxParamSetupReq+0xec>)
    c674:	47b0      	blx	r6
    c676:	2808      	cmp	r0, #8
    c678:	d10a      	bne.n	c690 <ExecuteRxParamSetupReq+0x7c>
    c67a:	0023      	movs	r3, r4
    c67c:	33ac      	adds	r3, #172	; 0xac
    c67e:	781a      	ldrb	r2, [r3, #0]
    c680:	2303      	movs	r3, #3
    c682:	4353      	muls	r3, r2
    c684:	2210      	movs	r2, #16
    c686:	18e3      	adds	r3, r4, r3
    c688:	3360      	adds	r3, #96	; 0x60
    c68a:	79d9      	ldrb	r1, [r3, #7]
    c68c:	430a      	orrs	r2, r1
    c68e:	71da      	strb	r2, [r3, #7]
    c690:	0039      	movs	r1, r7
    c692:	2018      	movs	r0, #24
    c694:	47b0      	blx	r6
    c696:	2808      	cmp	r0, #8
    c698:	d10a      	bne.n	c6b0 <ExecuteRxParamSetupReq+0x9c>
    c69a:	0023      	movs	r3, r4
    c69c:	33ac      	adds	r3, #172	; 0xac
    c69e:	781a      	ldrb	r2, [r3, #0]
    c6a0:	2303      	movs	r3, #3
    c6a2:	4353      	muls	r3, r2
    c6a4:	2220      	movs	r2, #32
    c6a6:	18e3      	adds	r3, r4, r3
    c6a8:	3360      	adds	r3, #96	; 0x60
    c6aa:	79d9      	ldrb	r1, [r3, #7]
    c6ac:	430a      	orrs	r2, r1
    c6ae:	71da      	strb	r2, [r3, #7]
    c6b0:	0023      	movs	r3, r4
    c6b2:	33ac      	adds	r3, #172	; 0xac
    c6b4:	781a      	ldrb	r2, [r3, #0]
    c6b6:	2303      	movs	r3, #3
    c6b8:	4353      	muls	r3, r2
    c6ba:	18e3      	adds	r3, r4, r3
    c6bc:	3360      	adds	r3, #96	; 0x60
    c6be:	79de      	ldrb	r6, [r3, #7]
    c6c0:	06f3      	lsls	r3, r6, #27
    c6c2:	d518      	bpl.n	c6f6 <ExecuteRxParamSetupReq+0xe2>
    c6c4:	0733      	lsls	r3, r6, #28
    c6c6:	d516      	bpl.n	c6f6 <ExecuteRxParamSetupReq+0xe2>
    c6c8:	06b6      	lsls	r6, r6, #26
    c6ca:	0ff6      	lsrs	r6, r6, #31
    c6cc:	2e01      	cmp	r6, #1
    c6ce:	d112      	bne.n	c6f6 <ExecuteRxParamSetupReq+0xe2>
    c6d0:	0023      	movs	r3, r4
    c6d2:	33c2      	adds	r3, #194	; 0xc2
    c6d4:	701d      	strb	r5, [r3, #0]
    c6d6:	0031      	movs	r1, r6
    c6d8:	0030      	movs	r0, r6
    c6da:	4d0b      	ldr	r5, [pc, #44]	; (c708 <ExecuteRxParamSetupReq+0xf4>)
    c6dc:	47a8      	blx	r5
    c6de:	9900      	ldr	r1, [sp, #0]
    c6e0:	9803      	ldr	r0, [sp, #12]
    c6e2:	4b0a      	ldr	r3, [pc, #40]	; (c70c <ExecuteRxParamSetupReq+0xf8>)
    c6e4:	4798      	blx	r3
    c6e6:	2340      	movs	r3, #64	; 0x40
    c6e8:	3450      	adds	r4, #80	; 0x50
    c6ea:	7862      	ldrb	r2, [r4, #1]
    c6ec:	210b      	movs	r1, #11
    c6ee:	4313      	orrs	r3, r2
    c6f0:	7063      	strb	r3, [r4, #1]
    c6f2:	0030      	movs	r0, r6
    c6f4:	47a8      	blx	r5
    c6f6:	9801      	ldr	r0, [sp, #4]
    c6f8:	b005      	add	sp, #20
    c6fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c6fc:	000149c9 	.word	0x000149c9
    c700:	00008181 	.word	0x00008181
    c704:	20001a4c 	.word	0x20001a4c
    c708:	0000845d 	.word	0x0000845d
    c70c:	0000c549 	.word	0x0000c549

0000c710 <ExecuteDutyCycle>:
    c710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c712:	7803      	ldrb	r3, [r0, #0]
    c714:	1c47      	adds	r7, r0, #1
    c716:	2b0e      	cmp	r3, #14
    c718:	d814      	bhi.n	c744 <ExecuteDutyCycle+0x34>
    c71a:	2601      	movs	r6, #1
    c71c:	0032      	movs	r2, r6
    c71e:	4c10      	ldr	r4, [pc, #64]	; (c760 <ExecuteDutyCycle+0x50>)
    c720:	409a      	lsls	r2, r3
    c722:	0023      	movs	r3, r4
    c724:	210b      	movs	r1, #11
    c726:	3364      	adds	r3, #100	; 0x64
    c728:	2000      	movs	r0, #0
    c72a:	4d0e      	ldr	r5, [pc, #56]	; (c764 <ExecuteDutyCycle+0x54>)
    c72c:	801a      	strh	r2, [r3, #0]
    c72e:	47a8      	blx	r5
    c730:	2320      	movs	r3, #32
    c732:	3450      	adds	r4, #80	; 0x50
    c734:	7862      	ldrb	r2, [r4, #1]
    c736:	210b      	movs	r1, #11
    c738:	4313      	orrs	r3, r2
    c73a:	7063      	strb	r3, [r4, #1]
    c73c:	0030      	movs	r0, r6
    c73e:	47a8      	blx	r5
    c740:	0038      	movs	r0, r7
    c742:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c744:	2bff      	cmp	r3, #255	; 0xff
    c746:	d1fb      	bne.n	c740 <ExecuteDutyCycle+0x30>
    c748:	2240      	movs	r2, #64	; 0x40
    c74a:	4b05      	ldr	r3, [pc, #20]	; (c760 <ExecuteDutyCycle+0x50>)
    c74c:	2001      	movs	r0, #1
    c74e:	3350      	adds	r3, #80	; 0x50
    c750:	7819      	ldrb	r1, [r3, #0]
    c752:	430a      	orrs	r2, r1
    c754:	701a      	strb	r2, [r3, #0]
    c756:	210b      	movs	r1, #11
    c758:	4b02      	ldr	r3, [pc, #8]	; (c764 <ExecuteDutyCycle+0x54>)
    c75a:	4798      	blx	r3
    c75c:	e7f0      	b.n	c740 <ExecuteDutyCycle+0x30>
    c75e:	46c0      	nop			; (mov r8, r8)
    c760:	20001a4c 	.word	0x20001a4c
    c764:	0000845d 	.word	0x0000845d

0000c768 <ExecuteDlChannel>:
    c768:	b5f0      	push	{r4, r5, r6, r7, lr}
    c76a:	b089      	sub	sp, #36	; 0x24
    c76c:	7805      	ldrb	r5, [r0, #0]
    c76e:	ab02      	add	r3, sp, #8
    c770:	1c41      	adds	r1, r0, #1
    c772:	0007      	movs	r7, r0
    c774:	719d      	strb	r5, [r3, #6]
    c776:	1d9e      	adds	r6, r3, #6
    c778:	2204      	movs	r2, #4
    c77a:	4b23      	ldr	r3, [pc, #140]	; (c808 <ExecuteDlChannel+0xa0>)
    c77c:	a805      	add	r0, sp, #20
    c77e:	4798      	blx	r3
    c780:	9b05      	ldr	r3, [sp, #20]
    c782:	a904      	add	r1, sp, #16
    c784:	021c      	lsls	r4, r3, #8
    c786:	2364      	movs	r3, #100	; 0x64
    c788:	0a24      	lsrs	r4, r4, #8
    c78a:	435c      	muls	r4, r3
    c78c:	1d3b      	adds	r3, r7, #4
    c78e:	9301      	str	r3, [sp, #4]
    c790:	2301      	movs	r3, #1
    c792:	2015      	movs	r0, #21
    c794:	704b      	strb	r3, [r1, #1]
    c796:	4b1d      	ldr	r3, [pc, #116]	; (c80c <ExecuteDlChannel+0xa4>)
    c798:	9405      	str	r4, [sp, #20]
    c79a:	700d      	strb	r5, [r1, #0]
    c79c:	4798      	blx	r3
    c79e:	2808      	cmp	r0, #8
    c7a0:	d12f      	bne.n	c802 <ExecuteDlChannel+0x9a>
    c7a2:	ab02      	add	r3, sp, #8
    c7a4:	1ddd      	adds	r5, r3, #7
    c7a6:	2300      	movs	r3, #0
    c7a8:	702b      	strb	r3, [r5, #0]
    c7aa:	7833      	ldrb	r3, [r6, #0]
    c7ac:	af06      	add	r7, sp, #24
    c7ae:	713b      	strb	r3, [r7, #4]
    c7b0:	002a      	movs	r2, r5
    c7b2:	0031      	movs	r1, r6
    c7b4:	300e      	adds	r0, #14
    c7b6:	4b16      	ldr	r3, [pc, #88]	; (c810 <ExecuteDlChannel+0xa8>)
    c7b8:	9406      	str	r4, [sp, #24]
    c7ba:	4798      	blx	r3
    c7bc:	280a      	cmp	r0, #10
    c7be:	d00d      	beq.n	c7dc <ExecuteDlChannel+0x74>
    c7c0:	782a      	ldrb	r2, [r5, #0]
    c7c2:	2a01      	cmp	r2, #1
    c7c4:	d10a      	bne.n	c7dc <ExecuteDlChannel+0x74>
    c7c6:	4b13      	ldr	r3, [pc, #76]	; (c814 <ExecuteDlChannel+0xac>)
    c7c8:	0019      	movs	r1, r3
    c7ca:	31ac      	adds	r1, #172	; 0xac
    c7cc:	7808      	ldrb	r0, [r1, #0]
    c7ce:	2103      	movs	r1, #3
    c7d0:	4341      	muls	r1, r0
    c7d2:	185b      	adds	r3, r3, r1
    c7d4:	3360      	adds	r3, #96	; 0x60
    c7d6:	7a19      	ldrb	r1, [r3, #8]
    c7d8:	430a      	orrs	r2, r1
    c7da:	721a      	strb	r2, [r3, #8]
    c7dc:	0039      	movs	r1, r7
    c7de:	2032      	movs	r0, #50	; 0x32
    c7e0:	4b0d      	ldr	r3, [pc, #52]	; (c818 <ExecuteDlChannel+0xb0>)
    c7e2:	4798      	blx	r3
    c7e4:	2808      	cmp	r0, #8
    c7e6:	d10c      	bne.n	c802 <ExecuteDlChannel+0x9a>
    c7e8:	4b0a      	ldr	r3, [pc, #40]	; (c814 <ExecuteDlChannel+0xac>)
    c7ea:	001a      	movs	r2, r3
    c7ec:	32ac      	adds	r2, #172	; 0xac
    c7ee:	7811      	ldrb	r1, [r2, #0]
    c7f0:	2203      	movs	r2, #3
    c7f2:	434a      	muls	r2, r1
    c7f4:	189b      	adds	r3, r3, r2
    c7f6:	2280      	movs	r2, #128	; 0x80
    c7f8:	3360      	adds	r3, #96	; 0x60
    c7fa:	79d9      	ldrb	r1, [r3, #7]
    c7fc:	4252      	negs	r2, r2
    c7fe:	430a      	orrs	r2, r1
    c800:	71da      	strb	r2, [r3, #7]
    c802:	9801      	ldr	r0, [sp, #4]
    c804:	b009      	add	sp, #36	; 0x24
    c806:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c808:	000149c9 	.word	0x000149c9
    c80c:	00008181 	.word	0x00008181
    c810:	00008165 	.word	0x00008165
    c814:	20001a4c 	.word	0x20001a4c
    c818:	0000819d 	.word	0x0000819d

0000c81c <ExecuteTxParamSetup>:
    c81c:	220f      	movs	r2, #15
    c81e:	b513      	push	{r0, r1, r4, lr}
    c820:	7803      	ldrb	r3, [r0, #0]
    c822:	4c0f      	ldr	r4, [pc, #60]	; (c860 <ExecuteTxParamSetup+0x44>)
    c824:	401a      	ands	r2, r3
    c826:	5ca2      	ldrb	r2, [r4, r2]
    c828:	2401      	movs	r4, #1
    c82a:	a901      	add	r1, sp, #4
    c82c:	700a      	strb	r2, [r1, #0]
    c82e:	111a      	asrs	r2, r3, #4
    c830:	115b      	asrs	r3, r3, #5
    c832:	4023      	ands	r3, r4
    c834:	40a3      	lsls	r3, r4
    c836:	4022      	ands	r2, r4
    c838:	4313      	orrs	r3, r2
    c83a:	704b      	strb	r3, [r1, #1]
    c83c:	1904      	adds	r4, r0, r4
    c83e:	4b09      	ldr	r3, [pc, #36]	; (c864 <ExecuteTxParamSetup+0x48>)
    c840:	2033      	movs	r0, #51	; 0x33
    c842:	4798      	blx	r3
    c844:	2808      	cmp	r0, #8
    c846:	d009      	beq.n	c85c <ExecuteTxParamSetup+0x40>
    c848:	4b07      	ldr	r3, [pc, #28]	; (c868 <ExecuteTxParamSetup+0x4c>)
    c84a:	001a      	movs	r2, r3
    c84c:	32ac      	adds	r2, #172	; 0xac
    c84e:	7811      	ldrb	r1, [r2, #0]
    c850:	2203      	movs	r2, #3
    c852:	434a      	muls	r2, r1
    c854:	189b      	adds	r3, r3, r2
    c856:	22ff      	movs	r2, #255	; 0xff
    c858:	3366      	adds	r3, #102	; 0x66
    c85a:	701a      	strb	r2, [r3, #0]
    c85c:	0020      	movs	r0, r4
    c85e:	bd16      	pop	{r1, r2, r4, pc}
    c860:	0001cac4 	.word	0x0001cac4
    c864:	0000819d 	.word	0x0000819d
    c868:	20001a4c 	.word	0x20001a4c

0000c86c <ExecuteLinkAdr>:
    c86c:	220f      	movs	r2, #15
    c86e:	b5f0      	push	{r4, r5, r6, r7, lr}
    c870:	0005      	movs	r5, r0
    c872:	7803      	ldrb	r3, [r0, #0]
    c874:	b087      	sub	sp, #28
    c876:	401a      	ands	r2, r3
    c878:	a903      	add	r1, sp, #12
    c87a:	700a      	strb	r2, [r1, #0]
    c87c:	aa02      	add	r2, sp, #8
    c87e:	1d94      	adds	r4, r2, #6
    c880:	1d57      	adds	r7, r2, #5
    c882:	091b      	lsrs	r3, r3, #4
    c884:	1c41      	adds	r1, r0, #1
    c886:	703b      	strb	r3, [r7, #0]
    c888:	2202      	movs	r2, #2
    c88a:	0020      	movs	r0, r4
    c88c:	4b3e      	ldr	r3, [pc, #248]	; (c988 <ExecuteLinkAdr+0x11c>)
    c88e:	4798      	blx	r3
    c890:	466a      	mov	r2, sp
    c892:	1d2b      	adds	r3, r5, #4
    c894:	9301      	str	r3, [sp, #4]
    c896:	8823      	ldrh	r3, [r4, #0]
    c898:	2424      	movs	r4, #36	; 0x24
    c89a:	2101      	movs	r1, #1
    c89c:	9300      	str	r3, [sp, #0]
    c89e:	8812      	ldrh	r2, [r2, #0]
    c8a0:	ab02      	add	r3, sp, #8
    c8a2:	815a      	strh	r2, [r3, #10]
    c8a4:	78ea      	ldrb	r2, [r5, #3]
    c8a6:	4e39      	ldr	r6, [pc, #228]	; (c98c <ExecuteLinkAdr+0x120>)
    c8a8:	0652      	lsls	r2, r2, #25
    c8aa:	0f52      	lsrs	r2, r2, #29
    c8ac:	34ff      	adds	r4, #255	; 0xff
    c8ae:	721a      	strb	r2, [r3, #8]
    c8b0:	5d33      	ldrb	r3, [r6, r4]
    c8b2:	2036      	movs	r0, #54	; 0x36
    c8b4:	438b      	bics	r3, r1
    c8b6:	1849      	adds	r1, r1, r1
    c8b8:	438b      	bics	r3, r1
    c8ba:	3102      	adds	r1, #2
    c8bc:	438b      	bics	r3, r1
    c8be:	5533      	strb	r3, [r6, r4]
    c8c0:	466b      	mov	r3, sp
    c8c2:	881b      	ldrh	r3, [r3, #0]
    c8c4:	a905      	add	r1, sp, #20
    c8c6:	804b      	strh	r3, [r1, #2]
    c8c8:	4b31      	ldr	r3, [pc, #196]	; (c990 <ExecuteLinkAdr+0x124>)
    c8ca:	700a      	strb	r2, [r1, #0]
    c8cc:	4798      	blx	r3
    c8ce:	2808      	cmp	r0, #8
    c8d0:	d11c      	bne.n	c90c <ExecuteLinkAdr+0xa0>
    c8d2:	2201      	movs	r2, #1
    c8d4:	5d33      	ldrb	r3, [r6, r4]
    c8d6:	a904      	add	r1, sp, #16
    c8d8:	4313      	orrs	r3, r2
    c8da:	5533      	strb	r3, [r6, r4]
    c8dc:	aa02      	add	r2, sp, #8
    c8de:	4b2d      	ldr	r3, [pc, #180]	; (c994 <ExecuteLinkAdr+0x128>)
    c8e0:	300b      	adds	r0, #11
    c8e2:	4798      	blx	r3
    c8e4:	0039      	movs	r1, r7
    c8e6:	2010      	movs	r0, #16
    c8e8:	4b29      	ldr	r3, [pc, #164]	; (c990 <ExecuteLinkAdr+0x124>)
    c8ea:	4798      	blx	r3
    c8ec:	2808      	cmp	r0, #8
    c8ee:	d10d      	bne.n	c90c <ExecuteLinkAdr+0xa0>
    c8f0:	ab02      	add	r3, sp, #8
    c8f2:	781b      	ldrb	r3, [r3, #0]
    c8f4:	7839      	ldrb	r1, [r7, #0]
    c8f6:	071a      	lsls	r2, r3, #28
    c8f8:	0f12      	lsrs	r2, r2, #28
    c8fa:	4291      	cmp	r1, r2
    c8fc:	db06      	blt.n	c90c <ExecuteLinkAdr+0xa0>
    c8fe:	091b      	lsrs	r3, r3, #4
    c900:	4299      	cmp	r1, r3
    c902:	dc03      	bgt.n	c90c <ExecuteLinkAdr+0xa0>
    c904:	2202      	movs	r2, #2
    c906:	5d33      	ldrb	r3, [r6, r4]
    c908:	4313      	orrs	r3, r2
    c90a:	5533      	strb	r3, [r6, r4]
    c90c:	ae03      	add	r6, sp, #12
    c90e:	4b20      	ldr	r3, [pc, #128]	; (c990 <ExecuteLinkAdr+0x124>)
    c910:	0031      	movs	r1, r6
    c912:	201d      	movs	r0, #29
    c914:	4798      	blx	r3
    c916:	4b1d      	ldr	r3, [pc, #116]	; (c98c <ExecuteLinkAdr+0x120>)
    c918:	2808      	cmp	r0, #8
    c91a:	d103      	bne.n	c924 <ExecuteLinkAdr+0xb8>
    c91c:	2204      	movs	r2, #4
    c91e:	5d19      	ldrb	r1, [r3, r4]
    c920:	430a      	orrs	r2, r1
    c922:	551a      	strb	r2, [r3, r4]
    c924:	2207      	movs	r2, #7
    c926:	5d18      	ldrb	r0, [r3, r4]
    c928:	4010      	ands	r0, r2
    c92a:	4290      	cmp	r0, r2
    c92c:	d122      	bne.n	c974 <ExecuteLinkAdr+0x108>
    c92e:	001a      	movs	r2, r3
    c930:	4669      	mov	r1, sp
    c932:	3228      	adds	r2, #40	; 0x28
    c934:	7809      	ldrb	r1, [r1, #0]
    c936:	32ff      	adds	r2, #255	; 0xff
    c938:	7011      	strb	r1, [r2, #0]
    c93a:	9900      	ldr	r1, [sp, #0]
    c93c:	2470      	movs	r4, #112	; 0x70
    c93e:	0a09      	lsrs	r1, r1, #8
    c940:	7051      	strb	r1, [r2, #1]
    c942:	2292      	movs	r2, #146	; 0x92
    c944:	7839      	ldrb	r1, [r7, #0]
    c946:	0052      	lsls	r2, r2, #1
    c948:	5499      	strb	r1, [r3, r2]
    c94a:	212a      	movs	r1, #42	; 0x2a
    c94c:	78ea      	ldrb	r2, [r5, #3]
    c94e:	31ff      	adds	r1, #255	; 0xff
    c950:	0912      	lsrs	r2, r2, #4
    c952:	4002      	ands	r2, r0
    c954:	5c58      	ldrb	r0, [r3, r1]
    c956:	0112      	lsls	r2, r2, #4
    c958:	43a0      	bics	r0, r4
    c95a:	4302      	orrs	r2, r0
    c95c:	545a      	strb	r2, [r3, r1]
    c95e:	78e8      	ldrb	r0, [r5, #3]
    c960:	3c61      	subs	r4, #97	; 0x61
    c962:	b2d2      	uxtb	r2, r2
    c964:	4020      	ands	r0, r4
    c966:	43a2      	bics	r2, r4
    c968:	4302      	orrs	r2, r0
    c96a:	545a      	strb	r2, [r3, r1]
    c96c:	2226      	movs	r2, #38	; 0x26
    c96e:	7831      	ldrb	r1, [r6, #0]
    c970:	32ff      	adds	r2, #255	; 0xff
    c972:	5499      	strb	r1, [r3, r2]
    c974:	2293      	movs	r2, #147	; 0x93
    c976:	4905      	ldr	r1, [pc, #20]	; (c98c <ExecuteLinkAdr+0x120>)
    c978:	0052      	lsls	r2, r2, #1
    c97a:	5c8b      	ldrb	r3, [r1, r2]
    c97c:	9801      	ldr	r0, [sp, #4]
    c97e:	3301      	adds	r3, #1
    c980:	548b      	strb	r3, [r1, r2]
    c982:	b007      	add	sp, #28
    c984:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c986:	46c0      	nop			; (mov r8, r8)
    c988:	000149c9 	.word	0x000149c9
    c98c:	20001a4c 	.word	0x20001a4c
    c990:	00008181 	.word	0x00008181
    c994:	00008165 	.word	0x00008165

0000c998 <PrepareJoinRequestFrame>:
    c998:	2210      	movs	r2, #16
    c99a:	b573      	push	{r0, r1, r4, r5, r6, lr}
    c99c:	4d1b      	ldr	r5, [pc, #108]	; (ca0c <PrepareJoinRequestFrame+0x74>)
    c99e:	4b1c      	ldr	r3, [pc, #112]	; (ca10 <PrepareJoinRequestFrame+0x78>)
    c9a0:	32ff      	adds	r2, #255	; 0xff
    c9a2:	2100      	movs	r1, #0
    c9a4:	0028      	movs	r0, r5
    c9a6:	4798      	blx	r3
    c9a8:	2300      	movs	r3, #0
    c9aa:	203c      	movs	r0, #60	; 0x3c
    c9ac:	4c19      	ldr	r4, [pc, #100]	; (ca14 <PrepareJoinRequestFrame+0x7c>)
    c9ae:	702b      	strb	r3, [r5, #0]
    c9b0:	1ac1      	subs	r1, r0, r3
    c9b2:	5c61      	ldrb	r1, [r4, r1]
    c9b4:	18ea      	adds	r2, r5, r3
    c9b6:	3301      	adds	r3, #1
    c9b8:	7051      	strb	r1, [r2, #1]
    c9ba:	2b08      	cmp	r3, #8
    c9bc:	d1f8      	bne.n	c9b0 <PrepareJoinRequestFrame+0x18>
    c9be:	2300      	movs	r3, #0
    c9c0:	2044      	movs	r0, #68	; 0x44
    c9c2:	1ac1      	subs	r1, r0, r3
    c9c4:	5c61      	ldrb	r1, [r4, r1]
    c9c6:	18ea      	adds	r2, r5, r3
    c9c8:	3301      	adds	r3, #1
    c9ca:	7251      	strb	r1, [r2, #9]
    c9cc:	2b08      	cmp	r3, #8
    c9ce:	d1f8      	bne.n	c9c2 <PrepareJoinRequestFrame+0x2a>
    c9d0:	4b11      	ldr	r3, [pc, #68]	; (ca18 <PrepareJoinRequestFrame+0x80>)
    c9d2:	4798      	blx	r3
    c9d4:	4b11      	ldr	r3, [pc, #68]	; (ca1c <PrepareJoinRequestFrame+0x84>)
    c9d6:	4912      	ldr	r1, [pc, #72]	; (ca20 <PrepareJoinRequestFrame+0x88>)
    c9d8:	4798      	blx	r3
    c9da:	3498      	adds	r4, #152	; 0x98
    c9dc:	8021      	strh	r1, [r4, #0]
    c9de:	2202      	movs	r2, #2
    c9e0:	0021      	movs	r1, r4
    c9e2:	4810      	ldr	r0, [pc, #64]	; (ca24 <PrepareJoinRequestFrame+0x8c>)
    c9e4:	4c10      	ldr	r4, [pc, #64]	; (ca28 <PrepareJoinRequestFrame+0x90>)
    c9e6:	47a0      	blx	r4
    c9e8:	4e10      	ldr	r6, [pc, #64]	; (ca2c <PrepareJoinRequestFrame+0x94>)
    c9ea:	2313      	movs	r3, #19
    c9ec:	0031      	movs	r1, r6
    c9ee:	002a      	movs	r2, r5
    c9f0:	480f      	ldr	r0, [pc, #60]	; (ca30 <PrepareJoinRequestFrame+0x98>)
    c9f2:	4d10      	ldr	r5, [pc, #64]	; (ca34 <PrepareJoinRequestFrame+0x9c>)
    c9f4:	47a8      	blx	r5
    c9f6:	0031      	movs	r1, r6
    c9f8:	2204      	movs	r2, #4
    c9fa:	a801      	add	r0, sp, #4
    c9fc:	47a0      	blx	r4
    c9fe:	2204      	movs	r2, #4
    ca00:	a901      	add	r1, sp, #4
    ca02:	480d      	ldr	r0, [pc, #52]	; (ca38 <PrepareJoinRequestFrame+0xa0>)
    ca04:	47a0      	blx	r4
    ca06:	2017      	movs	r0, #23
    ca08:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
    ca0a:	46c0      	nop			; (mov r8, r8)
    ca0c:	20001b79 	.word	0x20001b79
    ca10:	00014a4d 	.word	0x00014a4d
    ca14:	20001a4c 	.word	0x20001a4c
    ca18:	00014bcd 	.word	0x00014bcd
    ca1c:	00011b39 	.word	0x00011b39
    ca20:	0000ffff 	.word	0x0000ffff
    ca24:	20001b8a 	.word	0x20001b8a
    ca28:	000149c9 	.word	0x000149c9
    ca2c:	2000109c 	.word	0x2000109c
    ca30:	20001a71 	.word	0x20001a71
    ca34:	0000f63d 	.word	0x0000f63d
    ca38:	20001b8c 	.word	0x20001b8c

0000ca3c <ConfigureRadioRx>:
    ca3c:	b5f0      	push	{r4, r5, r6, r7, lr}
    ca3e:	b087      	sub	sp, #28
    ca40:	466b      	mov	r3, sp
    ca42:	2600      	movs	r6, #0
    ca44:	1ddc      	adds	r4, r3, #7
    ca46:	71d8      	strb	r0, [r3, #7]
    ca48:	729e      	strb	r6, [r3, #10]
    ca4a:	466a      	mov	r2, sp
    ca4c:	2301      	movs	r3, #1
    ca4e:	72d3      	strb	r3, [r2, #11]
    ca50:	2215      	movs	r2, #21
    ca52:	ad03      	add	r5, sp, #12
    ca54:	4f11      	ldr	r7, [pc, #68]	; (ca9c <ConfigureRadioRx+0x60>)
    ca56:	9100      	str	r1, [sp, #0]
    ca58:	446a      	add	r2, sp
    ca5a:	0021      	movs	r1, r4
    ca5c:	2021      	movs	r0, #33	; 0x21
    ca5e:	80ae      	strh	r6, [r5, #4]
    ca60:	47b8      	blx	r7
    ca62:	2216      	movs	r2, #22
    ca64:	0021      	movs	r1, r4
    ca66:	446a      	add	r2, sp
    ca68:	2022      	movs	r0, #34	; 0x22
    ca6a:	47b8      	blx	r7
    ca6c:	2217      	movs	r2, #23
    ca6e:	0021      	movs	r1, r4
    ca70:	446a      	add	r2, sp
    ca72:	2023      	movs	r0, #35	; 0x23
    ca74:	47b8      	blx	r7
    ca76:	9b00      	ldr	r3, [sp, #0]
    ca78:	0028      	movs	r0, r5
    ca7a:	9303      	str	r3, [sp, #12]
    ca7c:	4b08      	ldr	r3, [pc, #32]	; (caa0 <ConfigureRadioRx+0x64>)
    ca7e:	80ae      	strh	r6, [r5, #4]
    ca80:	4798      	blx	r3
    ca82:	230a      	movs	r3, #10
    ca84:	446b      	add	r3, sp
    ca86:	0019      	movs	r1, r3
    ca88:	4c06      	ldr	r4, [pc, #24]	; (caa4 <ConfigureRadioRx+0x68>)
    ca8a:	2014      	movs	r0, #20
    ca8c:	47a0      	blx	r4
    ca8e:	230b      	movs	r3, #11
    ca90:	446b      	add	r3, sp
    ca92:	0019      	movs	r1, r3
    ca94:	2006      	movs	r0, #6
    ca96:	47a0      	blx	r4
    ca98:	b007      	add	sp, #28
    ca9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ca9c:	00008165 	.word	0x00008165
    caa0:	0000c041 	.word	0x0000c041
    caa4:	0000fee5 	.word	0x0000fee5

0000caa8 <LorawanReceiveWindow1Callback>:
    caa8:	b537      	push	{r0, r1, r2, r4, r5, lr}
    caaa:	4c18      	ldr	r4, [pc, #96]	; (cb0c <LorawanReceiveWindow1Callback+0x64>)
    caac:	0023      	movs	r3, r4
    caae:	3350      	adds	r3, #80	; 0x50
    cab0:	781b      	ldrb	r3, [r3, #0]
    cab2:	b25a      	sxtb	r2, r3
    cab4:	2a00      	cmp	r2, #0
    cab6:	db28      	blt.n	cb0a <LorawanReceiveWindow1Callback+0x62>
    cab8:	0022      	movs	r2, r4
    caba:	32c8      	adds	r2, #200	; 0xc8
    cabc:	7812      	ldrb	r2, [r2, #0]
    cabe:	2a04      	cmp	r2, #4
    cac0:	d103      	bne.n	caca <LorawanReceiveWindow1Callback+0x22>
    cac2:	07db      	lsls	r3, r3, #31
    cac4:	d501      	bpl.n	caca <LorawanReceiveWindow1Callback+0x22>
    cac6:	4b12      	ldr	r3, [pc, #72]	; (cb10 <LorawanReceiveWindow1Callback+0x68>)
    cac8:	4798      	blx	r3
    caca:	0021      	movs	r1, r4
    cacc:	220e      	movs	r2, #14
    cace:	3150      	adds	r1, #80	; 0x50
    cad0:	780b      	ldrb	r3, [r1, #0]
    cad2:	ad01      	add	r5, sp, #4
    cad4:	4393      	bics	r3, r2
    cad6:	001a      	movs	r2, r3
    cad8:	2306      	movs	r3, #6
    cada:	4313      	orrs	r3, r2
    cadc:	0022      	movs	r2, r4
    cade:	700b      	strb	r3, [r1, #0]
    cae0:	3248      	adds	r2, #72	; 0x48
    cae2:	6c63      	ldr	r3, [r4, #68]	; 0x44
    cae4:	7811      	ldrb	r1, [r2, #0]
    cae6:	0a1b      	lsrs	r3, r3, #8
    cae8:	3449      	adds	r4, #73	; 0x49
    caea:	0609      	lsls	r1, r1, #24
    caec:	4319      	orrs	r1, r3
    caee:	7820      	ldrb	r0, [r4, #0]
    caf0:	4b08      	ldr	r3, [pc, #32]	; (cb14 <LorawanReceiveWindow1Callback+0x6c>)
    caf2:	4798      	blx	r3
    caf4:	2300      	movs	r3, #0
    caf6:	702b      	strb	r3, [r5, #0]
    caf8:	466b      	mov	r3, sp
    cafa:	0021      	movs	r1, r4
    cafc:	1d9a      	adds	r2, r3, #6
    cafe:	2003      	movs	r0, #3
    cb00:	4b05      	ldr	r3, [pc, #20]	; (cb18 <LorawanReceiveWindow1Callback+0x70>)
    cb02:	4798      	blx	r3
    cb04:	0028      	movs	r0, r5
    cb06:	4b05      	ldr	r3, [pc, #20]	; (cb1c <LorawanReceiveWindow1Callback+0x74>)
    cb08:	4798      	blx	r3
    cb0a:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    cb0c:	20001a4c 	.word	0x20001a4c
    cb10:	0000f805 	.word	0x0000f805
    cb14:	0000ca3d 	.word	0x0000ca3d
    cb18:	00008165 	.word	0x00008165
    cb1c:	00011215 	.word	0x00011215

0000cb20 <ConfigureRadioTx>:
    cb20:	b5f0      	push	{r4, r5, r6, r7, lr}
    cb22:	2517      	movs	r5, #23
    cb24:	2300      	movs	r3, #0
    cb26:	2616      	movs	r6, #22
    cb28:	2701      	movs	r7, #1
    cb2a:	b087      	sub	sp, #28
    cb2c:	ac01      	add	r4, sp, #4
    cb2e:	446d      	add	r5, sp
    cb30:	9001      	str	r0, [sp, #4]
    cb32:	702b      	strb	r3, [r5, #0]
    cb34:	0020      	movs	r0, r4
    cb36:	4b10      	ldr	r3, [pc, #64]	; (cb78 <ConfigureRadioTx+0x58>)
    cb38:	446e      	add	r6, sp
    cb3a:	9102      	str	r1, [sp, #8]
    cb3c:	9203      	str	r2, [sp, #12]
    cb3e:	7037      	strb	r7, [r6, #0]
    cb40:	4798      	blx	r3
    cb42:	79e3      	ldrb	r3, [r4, #7]
    cb44:	4c0d      	ldr	r4, [pc, #52]	; (cb7c <ConfigureRadioTx+0x5c>)
    cb46:	2b00      	cmp	r3, #0
    cb48:	d00b      	beq.n	cb62 <ConfigureRadioTx+0x42>
    cb4a:	2391      	movs	r3, #145	; 0x91
    cb4c:	4a0c      	ldr	r2, [pc, #48]	; (cb80 <ConfigureRadioTx+0x60>)
    cb4e:	005b      	lsls	r3, r3, #1
    cb50:	54d7      	strb	r7, [r2, r3]
    cb52:	490c      	ldr	r1, [pc, #48]	; (cb84 <ConfigureRadioTx+0x64>)
    cb54:	200b      	movs	r0, #11
    cb56:	4b0c      	ldr	r3, [pc, #48]	; (cb88 <ConfigureRadioTx+0x68>)
    cb58:	4798      	blx	r3
    cb5a:	210a      	movs	r1, #10
    cb5c:	200b      	movs	r0, #11
    cb5e:	4469      	add	r1, sp
    cb60:	47a0      	blx	r4
    cb62:	a903      	add	r1, sp, #12
    cb64:	2004      	movs	r0, #4
    cb66:	47a0      	blx	r4
    cb68:	0031      	movs	r1, r6
    cb6a:	2014      	movs	r0, #20
    cb6c:	47a0      	blx	r4
    cb6e:	0029      	movs	r1, r5
    cb70:	2006      	movs	r0, #6
    cb72:	47a0      	blx	r4
    cb74:	b007      	add	sp, #28
    cb76:	bdf0      	pop	{r4, r5, r6, r7, pc}
    cb78:	0000c041 	.word	0x0000c041
    cb7c:	0000fee5 	.word	0x0000fee5
    cb80:	20001a4c 	.word	0x20001a4c
    cb84:	20001b6d 	.word	0x20001b6d
    cb88:	0000fdf9 	.word	0x0000fdf9

0000cb8c <LorawanGetChAndInitiateRadioTransmit>:
    cb8c:	2301      	movs	r3, #1
    cb8e:	b530      	push	{r4, r5, lr}
    cb90:	4c46      	ldr	r4, [pc, #280]	; (ccac <LorawanGetChAndInitiateRadioTransmit+0x120>)
    cb92:	b089      	sub	sp, #36	; 0x24
    cb94:	a902      	add	r1, sp, #8
    cb96:	700b      	strb	r3, [r1, #0]
    cb98:	0023      	movs	r3, r4
    cb9a:	33b5      	adds	r3, #181	; 0xb5
    cb9c:	781b      	ldrb	r3, [r3, #0]
    cb9e:	704b      	strb	r3, [r1, #1]
    cba0:	0023      	movs	r3, r4
    cba2:	33b3      	adds	r3, #179	; 0xb3
    cba4:	781b      	ldrb	r3, [r3, #0]
    cba6:	708b      	strb	r3, [r1, #2]
    cba8:	0023      	movs	r3, r4
    cbaa:	33c8      	adds	r3, #200	; 0xc8
    cbac:	781b      	ldrb	r3, [r3, #0]
    cbae:	2b01      	cmp	r3, #1
    cbb0:	d108      	bne.n	cbc4 <LorawanGetChAndInitiateRadioTransmit+0x38>
    cbb2:	0020      	movs	r0, r4
    cbb4:	220e      	movs	r2, #14
    cbb6:	3050      	adds	r0, #80	; 0x50
    cbb8:	7803      	ldrb	r3, [r0, #0]
    cbba:	4393      	bics	r3, r2
    cbbc:	001a      	movs	r2, r3
    cbbe:	230c      	movs	r3, #12
    cbc0:	4313      	orrs	r3, r2
    cbc2:	7003      	strb	r3, [r0, #0]
    cbc4:	aa05      	add	r2, sp, #20
    cbc6:	202d      	movs	r0, #45	; 0x2d
    cbc8:	4d39      	ldr	r5, [pc, #228]	; (ccb0 <LorawanGetChAndInitiateRadioTransmit+0x124>)
    cbca:	47a8      	blx	r5
    cbcc:	0023      	movs	r3, r4
    cbce:	2808      	cmp	r0, #8
    cbd0:	d132      	bne.n	cc38 <LorawanGetChAndInitiateRadioTransmit+0xac>
    cbd2:	33c8      	adds	r3, #200	; 0xc8
    cbd4:	781b      	ldrb	r3, [r3, #0]
    cbd6:	ad03      	add	r5, sp, #12
    cbd8:	2b04      	cmp	r3, #4
    cbda:	d104      	bne.n	cbe6 <LorawanGetChAndInitiateRadioTransmit+0x5a>
    cbdc:	3b03      	subs	r3, #3
    cbde:	702b      	strb	r3, [r5, #0]
    cbe0:	0028      	movs	r0, r5
    cbe2:	4b34      	ldr	r3, [pc, #208]	; (ccb4 <LorawanGetChAndInitiateRadioTransmit+0x128>)
    cbe4:	4798      	blx	r3
    cbe6:	9805      	ldr	r0, [sp, #20]
    cbe8:	4b33      	ldr	r3, [pc, #204]	; (ccb8 <LorawanGetChAndInitiateRadioTransmit+0x12c>)
    cbea:	9906      	ldr	r1, [sp, #24]
    cbec:	9a07      	ldr	r2, [sp, #28]
    cbee:	4798      	blx	r3
    cbf0:	0023      	movs	r3, r4
    cbf2:	339a      	adds	r3, #154	; 0x9a
    cbf4:	881b      	ldrh	r3, [r3, #0]
    cbf6:	0028      	movs	r0, r5
    cbf8:	702b      	strb	r3, [r5, #0]
    cbfa:	4b30      	ldr	r3, [pc, #192]	; (ccbc <LorawanGetChAndInitiateRadioTransmit+0x130>)
    cbfc:	606b      	str	r3, [r5, #4]
    cbfe:	4b30      	ldr	r3, [pc, #192]	; (ccc0 <LorawanGetChAndInitiateRadioTransmit+0x134>)
    cc00:	4798      	blx	r3
    cc02:	2800      	cmp	r0, #0
    cc04:	d109      	bne.n	cc1a <LorawanGetChAndInitiateRadioTransmit+0x8e>
    cc06:	220e      	movs	r2, #14
    cc08:	3450      	adds	r4, #80	; 0x50
    cc0a:	7823      	ldrb	r3, [r4, #0]
    cc0c:	4393      	bics	r3, r2
    cc0e:	001a      	movs	r2, r3
    cc10:	2302      	movs	r3, #2
    cc12:	4313      	orrs	r3, r2
    cc14:	7023      	strb	r3, [r4, #0]
    cc16:	b009      	add	sp, #36	; 0x24
    cc18:	bd30      	pop	{r4, r5, pc}
    cc1a:	232c      	movs	r3, #44	; 0x2c
    cc1c:	2200      	movs	r2, #0
    cc1e:	33ff      	adds	r3, #255	; 0xff
    cc20:	5ce3      	ldrb	r3, [r4, r3]
    cc22:	4928      	ldr	r1, [pc, #160]	; (ccc4 <LorawanGetChAndInitiateRadioTransmit+0x138>)
    cc24:	34c7      	adds	r4, #199	; 0xc7
    cc26:	4359      	muls	r1, r3
    cc28:	4b27      	ldr	r3, [pc, #156]	; (ccc8 <LorawanGetChAndInitiateRadioTransmit+0x13c>)
    cc2a:	7820      	ldrb	r0, [r4, #0]
    cc2c:	18c9      	adds	r1, r1, r3
    cc2e:	4b27      	ldr	r3, [pc, #156]	; (cccc <LorawanGetChAndInitiateRadioTransmit+0x140>)
    cc30:	9200      	str	r2, [sp, #0]
    cc32:	4c27      	ldr	r4, [pc, #156]	; (ccd0 <LorawanGetChAndInitiateRadioTransmit+0x144>)
    cc34:	47a0      	blx	r4
    cc36:	e7ee      	b.n	cc16 <LorawanGetChAndInitiateRadioTransmit+0x8a>
    cc38:	33e4      	adds	r3, #228	; 0xe4
    cc3a:	781b      	ldrb	r3, [r3, #0]
    cc3c:	079a      	lsls	r2, r3, #30
    cc3e:	d516      	bpl.n	cc6e <LorawanGetChAndInitiateRadioTransmit+0xe2>
    cc40:	aa03      	add	r2, sp, #12
    cc42:	4924      	ldr	r1, [pc, #144]	; (ccd4 <LorawanGetChAndInitiateRadioTransmit+0x148>)
    cc44:	2024      	movs	r0, #36	; 0x24
    cc46:	47a8      	blx	r5
    cc48:	9b03      	ldr	r3, [sp, #12]
    cc4a:	1c5a      	adds	r2, r3, #1
    cc4c:	d001      	beq.n	cc52 <LorawanGetChAndInitiateRadioTransmit+0xc6>
    cc4e:	3314      	adds	r3, #20
    cc50:	9303      	str	r3, [sp, #12]
    cc52:	232c      	movs	r3, #44	; 0x2c
    cc54:	21fa      	movs	r1, #250	; 0xfa
    cc56:	33ff      	adds	r3, #255	; 0xff
    cc58:	5ce3      	ldrb	r3, [r4, r3]
    cc5a:	9a03      	ldr	r2, [sp, #12]
    cc5c:	0089      	lsls	r1, r1, #2
    cc5e:	1ad3      	subs	r3, r2, r3
    cc60:	2200      	movs	r2, #0
    cc62:	4359      	muls	r1, r3
    cc64:	34bd      	adds	r4, #189	; 0xbd
    cc66:	7820      	ldrb	r0, [r4, #0]
    cc68:	9200      	str	r2, [sp, #0]
    cc6a:	4b1b      	ldr	r3, [pc, #108]	; (ccd8 <LorawanGetChAndInitiateRadioTransmit+0x14c>)
    cc6c:	e7e1      	b.n	cc32 <LorawanGetChAndInitiateRadioTransmit+0xa6>
    cc6e:	075b      	lsls	r3, r3, #29
    cc70:	d508      	bpl.n	cc84 <LorawanGetChAndInitiateRadioTransmit+0xf8>
    cc72:	aa03      	add	r2, sp, #12
    cc74:	4917      	ldr	r1, [pc, #92]	; (ccd4 <LorawanGetChAndInitiateRadioTransmit+0x148>)
    cc76:	2031      	movs	r0, #49	; 0x31
    cc78:	47a8      	blx	r5
    cc7a:	9b03      	ldr	r3, [sp, #12]
    cc7c:	1c5a      	adds	r2, r3, #1
    cc7e:	d0e8      	beq.n	cc52 <LorawanGetChAndInitiateRadioTransmit+0xc6>
    cc80:	3301      	adds	r3, #1
    cc82:	e7e5      	b.n	cc50 <LorawanGetChAndInitiateRadioTransmit+0xc4>
    cc84:	0023      	movs	r3, r4
    cc86:	2201      	movs	r2, #1
    cc88:	3360      	adds	r3, #96	; 0x60
    cc8a:	781b      	ldrb	r3, [r3, #0]
    cc8c:	401a      	ands	r2, r3
    cc8e:	d109      	bne.n	cca4 <LorawanGetChAndInitiateRadioTransmit+0x118>
    cc90:	232c      	movs	r3, #44	; 0x2c
    cc92:	33ff      	adds	r3, #255	; 0xff
    cc94:	5ce3      	ldrb	r3, [r4, r3]
    cc96:	490b      	ldr	r1, [pc, #44]	; (ccc4 <LorawanGetChAndInitiateRadioTransmit+0x138>)
    cc98:	34bd      	adds	r4, #189	; 0xbd
    cc9a:	4359      	muls	r1, r3
    cc9c:	4b0a      	ldr	r3, [pc, #40]	; (ccc8 <LorawanGetChAndInitiateRadioTransmit+0x13c>)
    cc9e:	7820      	ldrb	r0, [r4, #0]
    cca0:	18c9      	adds	r1, r1, r3
    cca2:	e7e1      	b.n	cc68 <LorawanGetChAndInitiateRadioTransmit+0xdc>
    cca4:	4b0d      	ldr	r3, [pc, #52]	; (ccdc <LorawanGetChAndInitiateRadioTransmit+0x150>)
    cca6:	4798      	blx	r3
    cca8:	e7b5      	b.n	cc16 <LorawanGetChAndInitiateRadioTransmit+0x8a>
    ccaa:	46c0      	nop			; (mov r8, r8)
    ccac:	20001a4c 	.word	0x20001a4c
    ccb0:	00008165 	.word	0x00008165
    ccb4:	00011215 	.word	0x00011215
    ccb8:	0000cb21 	.word	0x0000cb21
    ccbc:	20001b89 	.word	0x20001b89
    ccc0:	00010835 	.word	0x00010835
    ccc4:	fffffc18 	.word	0xfffffc18
    ccc8:	001e8480 	.word	0x001e8480
    cccc:	0000cce1 	.word	0x0000cce1
    ccd0:	00009485 	.word	0x00009485
    ccd4:	20001aff 	.word	0x20001aff
    ccd8:	0000cd95 	.word	0x0000cd95
    ccdc:	0000c4f9 	.word	0x0000c4f9

0000cce0 <TransmissionErrorCallback>:
    cce0:	b530      	push	{r4, r5, lr}
    cce2:	4c22      	ldr	r4, [pc, #136]	; (cd6c <TransmissionErrorCallback+0x8c>)
    cce4:	2501      	movs	r5, #1
    cce6:	0023      	movs	r3, r4
    cce8:	b08b      	sub	sp, #44	; 0x2c
    ccea:	a903      	add	r1, sp, #12
    ccec:	700d      	strb	r5, [r1, #0]
    ccee:	33b5      	adds	r3, #181	; 0xb5
    ccf0:	781b      	ldrb	r3, [r3, #0]
    ccf2:	aa07      	add	r2, sp, #28
    ccf4:	704b      	strb	r3, [r1, #1]
    ccf6:	0023      	movs	r3, r4
    ccf8:	33b3      	adds	r3, #179	; 0xb3
    ccfa:	781b      	ldrb	r3, [r3, #0]
    ccfc:	202d      	movs	r0, #45	; 0x2d
    ccfe:	708b      	strb	r3, [r1, #2]
    cd00:	4b1b      	ldr	r3, [pc, #108]	; (cd70 <TransmissionErrorCallback+0x90>)
    cd02:	4798      	blx	r3
    cd04:	2808      	cmp	r0, #8
    cd06:	d121      	bne.n	cd4c <TransmissionErrorCallback+0x6c>
    cd08:	a804      	add	r0, sp, #16
    cd0a:	4b1a      	ldr	r3, [pc, #104]	; (cd74 <TransmissionErrorCallback+0x94>)
    cd0c:	7005      	strb	r5, [r0, #0]
    cd0e:	4798      	blx	r3
    cd10:	9807      	ldr	r0, [sp, #28]
    cd12:	4b19      	ldr	r3, [pc, #100]	; (cd78 <TransmissionErrorCallback+0x98>)
    cd14:	9908      	ldr	r1, [sp, #32]
    cd16:	9a09      	ldr	r2, [sp, #36]	; 0x24
    cd18:	4798      	blx	r3
    cd1a:	0023      	movs	r3, r4
    cd1c:	339a      	adds	r3, #154	; 0x9a
    cd1e:	881b      	ldrh	r3, [r3, #0]
    cd20:	a805      	add	r0, sp, #20
    cd22:	7003      	strb	r3, [r0, #0]
    cd24:	4b15      	ldr	r3, [pc, #84]	; (cd7c <TransmissionErrorCallback+0x9c>)
    cd26:	6043      	str	r3, [r0, #4]
    cd28:	4b15      	ldr	r3, [pc, #84]	; (cd80 <TransmissionErrorCallback+0xa0>)
    cd2a:	4798      	blx	r3
    cd2c:	2800      	cmp	r0, #0
    cd2e:	d01b      	beq.n	cd68 <TransmissionErrorCallback+0x88>
    cd30:	0023      	movs	r3, r4
    cd32:	33c8      	adds	r3, #200	; 0xc8
    cd34:	781b      	ldrb	r3, [r3, #0]
    cd36:	42ab      	cmp	r3, r5
    cd38:	d108      	bne.n	cd4c <TransmissionErrorCallback+0x6c>
    cd3a:	0021      	movs	r1, r4
    cd3c:	220e      	movs	r2, #14
    cd3e:	3150      	adds	r1, #80	; 0x50
    cd40:	780b      	ldrb	r3, [r1, #0]
    cd42:	4393      	bics	r3, r2
    cd44:	001a      	movs	r2, r3
    cd46:	230c      	movs	r3, #12
    cd48:	4313      	orrs	r3, r2
    cd4a:	700b      	strb	r3, [r1, #0]
    cd4c:	232c      	movs	r3, #44	; 0x2c
    cd4e:	2200      	movs	r2, #0
    cd50:	33ff      	adds	r3, #255	; 0xff
    cd52:	5ce3      	ldrb	r3, [r4, r3]
    cd54:	490b      	ldr	r1, [pc, #44]	; (cd84 <TransmissionErrorCallback+0xa4>)
    cd56:	34c7      	adds	r4, #199	; 0xc7
    cd58:	4359      	muls	r1, r3
    cd5a:	4b0b      	ldr	r3, [pc, #44]	; (cd88 <TransmissionErrorCallback+0xa8>)
    cd5c:	7820      	ldrb	r0, [r4, #0]
    cd5e:	18c9      	adds	r1, r1, r3
    cd60:	9200      	str	r2, [sp, #0]
    cd62:	4b0a      	ldr	r3, [pc, #40]	; (cd8c <TransmissionErrorCallback+0xac>)
    cd64:	4c0a      	ldr	r4, [pc, #40]	; (cd90 <TransmissionErrorCallback+0xb0>)
    cd66:	47a0      	blx	r4
    cd68:	b00b      	add	sp, #44	; 0x2c
    cd6a:	bd30      	pop	{r4, r5, pc}
    cd6c:	20001a4c 	.word	0x20001a4c
    cd70:	00008165 	.word	0x00008165
    cd74:	00011215 	.word	0x00011215
    cd78:	0000cb21 	.word	0x0000cb21
    cd7c:	20001b89 	.word	0x20001b89
    cd80:	00010835 	.word	0x00010835
    cd84:	fffffc18 	.word	0xfffffc18
    cd88:	001e8480 	.word	0x001e8480
    cd8c:	0000cce1 	.word	0x0000cce1
    cd90:	00009485 	.word	0x00009485

0000cd94 <UnconfirmedTransmissionCallback>:
    cd94:	b5f0      	push	{r4, r5, r6, r7, lr}
    cd96:	4c38      	ldr	r4, [pc, #224]	; (ce78 <UnconfirmedTransmissionCallback+0xe4>)
    cd98:	b08b      	sub	sp, #44	; 0x2c
    cd9a:	0023      	movs	r3, r4
    cd9c:	339a      	adds	r3, #154	; 0x9a
    cd9e:	881b      	ldrh	r3, [r3, #0]
    cda0:	af05      	add	r7, sp, #20
    cda2:	703b      	strb	r3, [r7, #0]
    cda4:	4b35      	ldr	r3, [pc, #212]	; (ce7c <UnconfirmedTransmissionCallback+0xe8>)
    cda6:	a903      	add	r1, sp, #12
    cda8:	9306      	str	r3, [sp, #24]
    cdaa:	2301      	movs	r3, #1
    cdac:	700b      	strb	r3, [r1, #0]
    cdae:	0023      	movs	r3, r4
    cdb0:	0026      	movs	r6, r4
    cdb2:	33b5      	adds	r3, #181	; 0xb5
    cdb4:	781b      	ldrb	r3, [r3, #0]
    cdb6:	36b3      	adds	r6, #179	; 0xb3
    cdb8:	704b      	strb	r3, [r1, #1]
    cdba:	7833      	ldrb	r3, [r6, #0]
    cdbc:	aa07      	add	r2, sp, #28
    cdbe:	202d      	movs	r0, #45	; 0x2d
    cdc0:	4d2f      	ldr	r5, [pc, #188]	; (ce80 <UnconfirmedTransmissionCallback+0xec>)
    cdc2:	708b      	strb	r3, [r1, #2]
    cdc4:	47a8      	blx	r5
    cdc6:	2808      	cmp	r0, #8
    cdc8:	d12c      	bne.n	ce24 <UnconfirmedTransmissionCallback+0x90>
    cdca:	2301      	movs	r3, #1
    cdcc:	a804      	add	r0, sp, #16
    cdce:	7003      	strb	r3, [r0, #0]
    cdd0:	4b2c      	ldr	r3, [pc, #176]	; (ce84 <UnconfirmedTransmissionCallback+0xf0>)
    cdd2:	4798      	blx	r3
    cdd4:	9807      	ldr	r0, [sp, #28]
    cdd6:	4b2c      	ldr	r3, [pc, #176]	; (ce88 <UnconfirmedTransmissionCallback+0xf4>)
    cdd8:	9908      	ldr	r1, [sp, #32]
    cdda:	9a09      	ldr	r2, [sp, #36]	; 0x24
    cddc:	4798      	blx	r3
    cdde:	0038      	movs	r0, r7
    cde0:	4b2a      	ldr	r3, [pc, #168]	; (ce8c <UnconfirmedTransmissionCallback+0xf8>)
    cde2:	4798      	blx	r3
    cde4:	2800      	cmp	r0, #0
    cde6:	d01b      	beq.n	ce20 <UnconfirmedTransmissionCallback+0x8c>
    cde8:	0023      	movs	r3, r4
    cdea:	33c8      	adds	r3, #200	; 0xc8
    cdec:	781b      	ldrb	r3, [r3, #0]
    cdee:	2b01      	cmp	r3, #1
    cdf0:	d108      	bne.n	ce04 <UnconfirmedTransmissionCallback+0x70>
    cdf2:	0021      	movs	r1, r4
    cdf4:	220e      	movs	r2, #14
    cdf6:	3150      	adds	r1, #80	; 0x50
    cdf8:	780b      	ldrb	r3, [r1, #0]
    cdfa:	4393      	bics	r3, r2
    cdfc:	001a      	movs	r2, r3
    cdfe:	230c      	movs	r3, #12
    ce00:	4313      	orrs	r3, r2
    ce02:	700b      	strb	r3, [r1, #0]
    ce04:	232c      	movs	r3, #44	; 0x2c
    ce06:	2200      	movs	r2, #0
    ce08:	33ff      	adds	r3, #255	; 0xff
    ce0a:	5ce3      	ldrb	r3, [r4, r3]
    ce0c:	4920      	ldr	r1, [pc, #128]	; (ce90 <UnconfirmedTransmissionCallback+0xfc>)
    ce0e:	34c7      	adds	r4, #199	; 0xc7
    ce10:	4359      	muls	r1, r3
    ce12:	4b20      	ldr	r3, [pc, #128]	; (ce94 <UnconfirmedTransmissionCallback+0x100>)
    ce14:	7820      	ldrb	r0, [r4, #0]
    ce16:	18c9      	adds	r1, r1, r3
    ce18:	4b1f      	ldr	r3, [pc, #124]	; (ce98 <UnconfirmedTransmissionCallback+0x104>)
    ce1a:	9200      	str	r2, [sp, #0]
    ce1c:	4c1f      	ldr	r4, [pc, #124]	; (ce9c <UnconfirmedTransmissionCallback+0x108>)
    ce1e:	47a0      	blx	r4
    ce20:	b00b      	add	sp, #44	; 0x2c
    ce22:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ce24:	23fa      	movs	r3, #250	; 0xfa
    ce26:	00db      	lsls	r3, r3, #3
    ce28:	9304      	str	r3, [sp, #16]
    ce2a:	0023      	movs	r3, r4
    ce2c:	33e4      	adds	r3, #228	; 0xe4
    ce2e:	781b      	ldrb	r3, [r3, #0]
    ce30:	079a      	lsls	r2, r3, #30
    ce32:	d516      	bpl.n	ce62 <UnconfirmedTransmissionCallback+0xce>
    ce34:	aa04      	add	r2, sp, #16
    ce36:	0031      	movs	r1, r6
    ce38:	2024      	movs	r0, #36	; 0x24
    ce3a:	47a8      	blx	r5
    ce3c:	9b04      	ldr	r3, [sp, #16]
    ce3e:	1c5a      	adds	r2, r3, #1
    ce40:	d001      	beq.n	ce46 <UnconfirmedTransmissionCallback+0xb2>
    ce42:	3314      	adds	r3, #20
    ce44:	9304      	str	r3, [sp, #16]
    ce46:	232c      	movs	r3, #44	; 0x2c
    ce48:	33ff      	adds	r3, #255	; 0xff
    ce4a:	5ce3      	ldrb	r3, [r4, r3]
    ce4c:	9a04      	ldr	r2, [sp, #16]
    ce4e:	21fa      	movs	r1, #250	; 0xfa
    ce50:	1ad3      	subs	r3, r2, r3
    ce52:	2200      	movs	r2, #0
    ce54:	0089      	lsls	r1, r1, #2
    ce56:	34bd      	adds	r4, #189	; 0xbd
    ce58:	4359      	muls	r1, r3
    ce5a:	7820      	ldrb	r0, [r4, #0]
    ce5c:	4b10      	ldr	r3, [pc, #64]	; (cea0 <UnconfirmedTransmissionCallback+0x10c>)
    ce5e:	9200      	str	r2, [sp, #0]
    ce60:	e7dc      	b.n	ce1c <UnconfirmedTransmissionCallback+0x88>
    ce62:	075b      	lsls	r3, r3, #29
    ce64:	d5ef      	bpl.n	ce46 <UnconfirmedTransmissionCallback+0xb2>
    ce66:	aa04      	add	r2, sp, #16
    ce68:	0031      	movs	r1, r6
    ce6a:	2031      	movs	r0, #49	; 0x31
    ce6c:	47a8      	blx	r5
    ce6e:	9b04      	ldr	r3, [sp, #16]
    ce70:	1c5a      	adds	r2, r3, #1
    ce72:	d0e8      	beq.n	ce46 <UnconfirmedTransmissionCallback+0xb2>
    ce74:	3301      	adds	r3, #1
    ce76:	e7e5      	b.n	ce44 <UnconfirmedTransmissionCallback+0xb0>
    ce78:	20001a4c 	.word	0x20001a4c
    ce7c:	20001b89 	.word	0x20001b89
    ce80:	00008165 	.word	0x00008165
    ce84:	00011215 	.word	0x00011215
    ce88:	0000cb21 	.word	0x0000cb21
    ce8c:	00010835 	.word	0x00010835
    ce90:	fffffc18 	.word	0xfffffc18
    ce94:	001e8480 	.word	0x001e8480
    ce98:	0000cce1 	.word	0x0000cce1
    ce9c:	00009485 	.word	0x00009485
    cea0:	0000cd95 	.word	0x0000cd95

0000cea4 <UpdateJoinInProgress>:
    cea4:	b570      	push	{r4, r5, r6, lr}
    cea6:	2504      	movs	r5, #4
    cea8:	4c0a      	ldr	r4, [pc, #40]	; (ced4 <UpdateJoinInProgress+0x30>)
    ceaa:	0002      	movs	r2, r0
    ceac:	0021      	movs	r1, r4
    ceae:	3460      	adds	r4, #96	; 0x60
    ceb0:	7826      	ldrb	r6, [r4, #0]
    ceb2:	2001      	movs	r0, #1
    ceb4:	4335      	orrs	r5, r6
    ceb6:	7025      	strb	r5, [r4, #0]
    ceb8:	2407      	movs	r4, #7
    ceba:	4022      	ands	r2, r4
    cebc:	4082      	lsls	r2, r0
    cebe:	3150      	adds	r1, #80	; 0x50
    cec0:	780b      	ldrb	r3, [r1, #0]
    cec2:	1924      	adds	r4, r4, r4
    cec4:	4383      	bics	r3, r0
    cec6:	43a3      	bics	r3, r4
    cec8:	4313      	orrs	r3, r2
    ceca:	700b      	strb	r3, [r1, #0]
    cecc:	210b      	movs	r1, #11
    cece:	4b02      	ldr	r3, [pc, #8]	; (ced8 <UpdateJoinInProgress+0x34>)
    ced0:	4798      	blx	r3
    ced2:	bd70      	pop	{r4, r5, r6, pc}
    ced4:	20001a4c 	.word	0x20001a4c
    ced8:	0000845d 	.word	0x0000845d

0000cedc <LORAWAN_Join>:
    cedc:	b573      	push	{r0, r1, r4, r5, r6, lr}
    cede:	4c2c      	ldr	r4, [pc, #176]	; (cf90 <LORAWAN_Join+0xb4>)
    cee0:	0005      	movs	r5, r0
    cee2:	0023      	movs	r3, r4
    cee4:	3350      	adds	r3, #80	; 0x50
    cee6:	781b      	ldrb	r3, [r3, #0]
    cee8:	210f      	movs	r1, #15
    ceea:	b25a      	sxtb	r2, r3
    ceec:	2a00      	cmp	r2, #0
    ceee:	db3c      	blt.n	cf6a <LORAWAN_Join+0x8e>
    cef0:	3903      	subs	r1, #3
    cef2:	065b      	lsls	r3, r3, #25
    cef4:	d439      	bmi.n	cf6a <LORAWAN_Join+0x8e>
    cef6:	0023      	movs	r3, r4
    cef8:	3360      	adds	r3, #96	; 0x60
    cefa:	781b      	ldrb	r3, [r3, #0]
    cefc:	3107      	adds	r1, #7
    cefe:	075b      	lsls	r3, r3, #29
    cf00:	d433      	bmi.n	cf6a <LORAWAN_Join+0x8e>
    cf02:	0023      	movs	r3, r4
    cf04:	33c8      	adds	r3, #200	; 0xc8
    cf06:	781b      	ldrb	r3, [r3, #0]
    cf08:	2b04      	cmp	r3, #4
    cf0a:	d029      	beq.n	cf60 <LORAWAN_Join+0x84>
    cf0c:	0023      	movs	r3, r4
    cf0e:	33c8      	adds	r3, #200	; 0xc8
    cf10:	781b      	ldrb	r3, [r3, #0]
    cf12:	2b01      	cmp	r3, #1
    cf14:	d105      	bne.n	cf22 <LORAWAN_Join+0x46>
    cf16:	0023      	movs	r3, r4
    cf18:	3350      	adds	r3, #80	; 0x50
    cf1a:	781a      	ldrb	r2, [r3, #0]
    cf1c:	230e      	movs	r3, #14
    cf1e:	421a      	tst	r2, r3
    cf20:	d122      	bne.n	cf68 <LORAWAN_Join+0x8c>
    cf22:	2102      	movs	r1, #2
    cf24:	2001      	movs	r0, #1
    cf26:	4e1b      	ldr	r6, [pc, #108]	; (cf94 <LORAWAN_Join+0xb8>)
    cf28:	7025      	strb	r5, [r4, #0]
    cf2a:	47b0      	blx	r6
    cf2c:	0023      	movs	r3, r4
    cf2e:	33aa      	adds	r3, #170	; 0xaa
    cf30:	781b      	ldrb	r3, [r3, #0]
    cf32:	2d00      	cmp	r5, #0
    cf34:	d11b      	bne.n	cf6e <LORAWAN_Join+0x92>
    cf36:	210b      	movs	r1, #11
    cf38:	400b      	ands	r3, r1
    cf3a:	428b      	cmp	r3, r1
    cf3c:	d115      	bne.n	cf6a <LORAWAN_Join+0x8e>
    cf3e:	0022      	movs	r2, r4
    cf40:	2001      	movs	r0, #1
    cf42:	3250      	adds	r2, #80	; 0x50
    cf44:	7813      	ldrb	r3, [r2, #0]
    cf46:	3460      	adds	r4, #96	; 0x60
    cf48:	4383      	bics	r3, r0
    cf4a:	7013      	strb	r3, [r2, #0]
    cf4c:	2304      	movs	r3, #4
    cf4e:	7822      	ldrb	r2, [r4, #0]
    cf50:	4313      	orrs	r3, r2
    cf52:	7023      	strb	r3, [r4, #0]
    cf54:	47b0      	blx	r6
    cf56:	0028      	movs	r0, r5
    cf58:	4b0f      	ldr	r3, [pc, #60]	; (cf98 <LORAWAN_Join+0xbc>)
    cf5a:	4798      	blx	r3
    cf5c:	2108      	movs	r1, #8
    cf5e:	e004      	b.n	cf6a <LORAWAN_Join+0x8e>
    cf60:	4b0e      	ldr	r3, [pc, #56]	; (cf9c <LORAWAN_Join+0xc0>)
    cf62:	4798      	blx	r3
    cf64:	2808      	cmp	r0, #8
    cf66:	d0d1      	beq.n	cf0c <LORAWAN_Join+0x30>
    cf68:	2111      	movs	r1, #17
    cf6a:	0008      	movs	r0, r1
    cf6c:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
    cf6e:	2234      	movs	r2, #52	; 0x34
    cf70:	210b      	movs	r1, #11
    cf72:	4013      	ands	r3, r2
    cf74:	4293      	cmp	r3, r2
    cf76:	d1f8      	bne.n	cf6a <LORAWAN_Join+0x8e>
    cf78:	2007      	movs	r0, #7
    cf7a:	4b09      	ldr	r3, [pc, #36]	; (cfa0 <LORAWAN_Join+0xc4>)
    cf7c:	4798      	blx	r3
    cf7e:	2200      	movs	r2, #0
    cf80:	34c6      	adds	r4, #198	; 0xc6
    cf82:	7820      	ldrb	r0, [r4, #0]
    cf84:	4b07      	ldr	r3, [pc, #28]	; (cfa4 <LORAWAN_Join+0xc8>)
    cf86:	9200      	str	r2, [sp, #0]
    cf88:	4907      	ldr	r1, [pc, #28]	; (cfa8 <LORAWAN_Join+0xcc>)
    cf8a:	4c08      	ldr	r4, [pc, #32]	; (cfac <LORAWAN_Join+0xd0>)
    cf8c:	47a0      	blx	r4
    cf8e:	e7e5      	b.n	cf5c <LORAWAN_Join+0x80>
    cf90:	20001a4c 	.word	0x20001a4c
    cf94:	0000845d 	.word	0x0000845d
    cf98:	0000fd75 	.word	0x0000fd75
    cf9c:	0000f7cd 	.word	0x0000f7cd
    cfa0:	0000cea5 	.word	0x0000cea5
    cfa4:	0000bf25 	.word	0x0000bf25
    cfa8:	0000c350 	.word	0x0000c350
    cfac:	00009485 	.word	0x00009485

0000cfb0 <EncryptFRMPayload>:
    cfb0:	b5f0      	push	{r4, r5, r6, r7, lr}
    cfb2:	0007      	movs	r7, r0
    cfb4:	2401      	movs	r4, #1
    cfb6:	b089      	sub	sp, #36	; 0x24
    cfb8:	9305      	str	r3, [sp, #20]
    cfba:	ab0e      	add	r3, sp, #56	; 0x38
    cfbc:	9204      	str	r2, [sp, #16]
    cfbe:	cb04      	ldmia	r3!, {r2}
    cfc0:	9103      	str	r1, [sp, #12]
    cfc2:	781d      	ldrb	r5, [r3, #0]
    cfc4:	090b      	lsrs	r3, r1, #4
    cfc6:	9206      	str	r2, [sp, #24]
    cfc8:	9302      	str	r3, [sp, #8]
    cfca:	9b02      	ldr	r3, [sp, #8]
    cfcc:	429c      	cmp	r4, r3
    cfce:	d922      	bls.n	d016 <EncryptFRMPayload+0x66>
    cfd0:	260f      	movs	r6, #15
    cfd2:	9b03      	ldr	r3, [sp, #12]
    cfd4:	4033      	ands	r3, r6
    cfd6:	1e1e      	subs	r6, r3, #0
    cfd8:	d01b      	beq.n	d012 <EncryptFRMPayload+0x62>
    cfda:	9b11      	ldr	r3, [sp, #68]	; 0x44
    cfdc:	0022      	movs	r2, r4
    cfde:	9300      	str	r3, [sp, #0]
    cfe0:	9905      	ldr	r1, [sp, #20]
    cfe2:	2301      	movs	r3, #1
    cfe4:	9804      	ldr	r0, [sp, #16]
    cfe6:	4c1d      	ldr	r4, [pc, #116]	; (d05c <EncryptFRMPayload+0xac>)
    cfe8:	47a0      	blx	r4
    cfea:	4c1d      	ldr	r4, [pc, #116]	; (d060 <EncryptFRMPayload+0xb0>)
    cfec:	4b1d      	ldr	r3, [pc, #116]	; (d064 <EncryptFRMPayload+0xb4>)
    cfee:	9906      	ldr	r1, [sp, #24]
    cff0:	0020      	movs	r0, r4
    cff2:	4798      	blx	r3
    cff4:	9b02      	ldr	r3, [sp, #8]
    cff6:	011a      	lsls	r2, r3, #4
    cff8:	2300      	movs	r3, #0
    cffa:	18ba      	adds	r2, r7, r2
    cffc:	5d1f      	ldrb	r7, [r3, r4]
    cffe:	5cd0      	ldrb	r0, [r2, r3]
    d000:	18e9      	adds	r1, r5, r3
    d002:	4078      	eors	r0, r7
    d004:	9f10      	ldr	r7, [sp, #64]	; 0x40
    d006:	b2c9      	uxtb	r1, r1
    d008:	3301      	adds	r3, #1
    d00a:	5478      	strb	r0, [r7, r1]
    d00c:	b2d9      	uxtb	r1, r3
    d00e:	428e      	cmp	r6, r1
    d010:	d8f4      	bhi.n	cffc <EncryptFRMPayload+0x4c>
    d012:	b009      	add	sp, #36	; 0x24
    d014:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d016:	9b11      	ldr	r3, [sp, #68]	; 0x44
    d018:	0022      	movs	r2, r4
    d01a:	9300      	str	r3, [sp, #0]
    d01c:	9905      	ldr	r1, [sp, #20]
    d01e:	2301      	movs	r3, #1
    d020:	9804      	ldr	r0, [sp, #16]
    d022:	4e0e      	ldr	r6, [pc, #56]	; (d05c <EncryptFRMPayload+0xac>)
    d024:	47b0      	blx	r6
    d026:	4e0e      	ldr	r6, [pc, #56]	; (d060 <EncryptFRMPayload+0xb0>)
    d028:	4b0e      	ldr	r3, [pc, #56]	; (d064 <EncryptFRMPayload+0xb4>)
    d02a:	9906      	ldr	r1, [sp, #24]
    d02c:	0030      	movs	r0, r6
    d02e:	4798      	blx	r3
    d030:	2300      	movs	r3, #0
    d032:	1e62      	subs	r2, r4, #1
    d034:	0112      	lsls	r2, r2, #4
    d036:	18ba      	adds	r2, r7, r2
    d038:	9207      	str	r2, [sp, #28]
    d03a:	9a07      	ldr	r2, [sp, #28]
    d03c:	18e9      	adds	r1, r5, r3
    d03e:	5cd0      	ldrb	r0, [r2, r3]
    d040:	5d9a      	ldrb	r2, [r3, r6]
    d042:	b2c9      	uxtb	r1, r1
    d044:	4050      	eors	r0, r2
    d046:	9a10      	ldr	r2, [sp, #64]	; 0x40
    d048:	3301      	adds	r3, #1
    d04a:	5450      	strb	r0, [r2, r1]
    d04c:	2b10      	cmp	r3, #16
    d04e:	d1f4      	bne.n	d03a <EncryptFRMPayload+0x8a>
    d050:	3510      	adds	r5, #16
    d052:	3401      	adds	r4, #1
    d054:	b2ed      	uxtb	r5, r5
    d056:	b2e4      	uxtb	r4, r4
    d058:	e7b7      	b.n	cfca <EncryptFRMPayload+0x1a>
    d05a:	46c0      	nop			; (mov r8, r8)
    d05c:	0000c001 	.word	0x0000c001
    d060:	2000109c 	.word	0x2000109c
    d064:	0000f5fd 	.word	0x0000f5fd

0000d068 <AssemblePacket>:
    d068:	b5f0      	push	{r4, r5, r6, r7, lr}
    d06a:	2710      	movs	r7, #16
    d06c:	b08b      	sub	sp, #44	; 0x2c
    d06e:	9304      	str	r3, [sp, #16]
    d070:	ab04      	add	r3, sp, #16
    d072:	829f      	strh	r7, [r3, #20]
    d074:	2316      	movs	r3, #22
    d076:	9205      	str	r2, [sp, #20]
    d078:	aa04      	add	r2, sp, #16
    d07a:	189b      	adds	r3, r3, r2
    d07c:	2500      	movs	r5, #0
    d07e:	2210      	movs	r2, #16
    d080:	ac08      	add	r4, sp, #32
    d082:	9006      	str	r0, [sp, #24]
    d084:	9107      	str	r1, [sp, #28]
    d086:	32ff      	adds	r2, #255	; 0xff
    d088:	0029      	movs	r1, r5
    d08a:	4ea1      	ldr	r6, [pc, #644]	; (d310 <AssemblePacket+0x2a8>)
    d08c:	7025      	strb	r5, [r4, #0]
    d08e:	48a1      	ldr	r0, [pc, #644]	; (d314 <AssemblePacket+0x2ac>)
    d090:	801d      	strh	r5, [r3, #0]
    d092:	47b0      	blx	r6
    d094:	003a      	movs	r2, r7
    d096:	0029      	movs	r1, r5
    d098:	489f      	ldr	r0, [pc, #636]	; (d318 <AssemblePacket+0x2b0>)
    d09a:	47b0      	blx	r6
    d09c:	221f      	movs	r2, #31
    d09e:	7823      	ldrb	r3, [r4, #0]
    d0a0:	9906      	ldr	r1, [sp, #24]
    d0a2:	4013      	ands	r3, r2
    d0a4:	42a9      	cmp	r1, r5
    d0a6:	d041      	beq.n	d12c <AssemblePacket+0xc4>
    d0a8:	3a9f      	subs	r2, #159	; 0x9f
    d0aa:	4313      	orrs	r3, r2
    d0ac:	7023      	strb	r3, [r4, #0]
    d0ae:	4b9b      	ldr	r3, [pc, #620]	; (d31c <AssemblePacket+0x2b4>)
    d0b0:	3281      	adds	r2, #129	; 0x81
    d0b2:	3360      	adds	r3, #96	; 0x60
    d0b4:	7819      	ldrb	r1, [r3, #0]
    d0b6:	430a      	orrs	r2, r1
    d0b8:	701a      	strb	r2, [r3, #0]
    d0ba:	22e0      	movs	r2, #224	; 0xe0
    d0bc:	7823      	ldrb	r3, [r4, #0]
    d0be:	4895      	ldr	r0, [pc, #596]	; (d314 <AssemblePacket+0x2ac>)
    d0c0:	4013      	ands	r3, r2
    d0c2:	7023      	strb	r3, [r4, #0]
    d0c4:	4c95      	ldr	r4, [pc, #596]	; (d31c <AssemblePacket+0x2b4>)
    d0c6:	7403      	strb	r3, [r0, #16]
    d0c8:	3adc      	subs	r2, #220	; 0xdc
    d0ca:	4b95      	ldr	r3, [pc, #596]	; (d320 <AssemblePacket+0x2b8>)
    d0cc:	3011      	adds	r0, #17
    d0ce:	1c61      	adds	r1, r4, #1
    d0d0:	4798      	blx	r3
    d0d2:	2315      	movs	r3, #21
    d0d4:	aa04      	add	r2, sp, #16
    d0d6:	8293      	strh	r3, [r2, #20]
    d0d8:	2300      	movs	r3, #0
    d0da:	469c      	mov	ip, r3
    d0dc:	0023      	movs	r3, r4
    d0de:	3350      	adds	r3, #80	; 0x50
    d0e0:	781b      	ldrb	r3, [r3, #0]
    d0e2:	069b      	lsls	r3, r3, #26
    d0e4:	d400      	bmi.n	d0e8 <AssemblePacket+0x80>
    d0e6:	e0e2      	b.n	d2ae <AssemblePacket+0x246>
    d0e8:	0023      	movs	r3, r4
    d0ea:	33b3      	adds	r3, #179	; 0xb3
    d0ec:	781a      	ldrb	r2, [r3, #0]
    d0ee:	4b8d      	ldr	r3, [pc, #564]	; (d324 <AssemblePacket+0x2bc>)
    d0f0:	781d      	ldrb	r5, [r3, #0]
    d0f2:	42aa      	cmp	r2, r5
    d0f4:	d200      	bcs.n	d0f8 <AssemblePacket+0x90>
    d0f6:	e0da      	b.n	d2ae <AssemblePacket+0x246>
    d0f8:	0021      	movs	r1, r4
    d0fa:	0026      	movs	r6, r4
    d0fc:	2780      	movs	r7, #128	; 0x80
    d0fe:	3196      	adds	r1, #150	; 0x96
    d100:	880b      	ldrh	r3, [r1, #0]
    d102:	36a8      	adds	r6, #168	; 0xa8
    d104:	3301      	adds	r3, #1
    d106:	b29b      	uxth	r3, r3
    d108:	800b      	strh	r3, [r1, #0]
    d10a:	7836      	ldrb	r6, [r6, #0]
    d10c:	427f      	negs	r7, r7
    d10e:	1c38      	adds	r0, r7, #0
    d110:	42b3      	cmp	r3, r6
    d112:	d10f      	bne.n	d134 <AssemblePacket+0xcc>
    d114:	0023      	movs	r3, r4
    d116:	4662      	mov	r2, ip
    d118:	33c1      	adds	r3, #193	; 0xc1
    d11a:	701a      	strb	r2, [r3, #0]
    d11c:	2040      	movs	r0, #64	; 0x40
    d11e:	2310      	movs	r3, #16
    d120:	3460      	adds	r4, #96	; 0x60
    d122:	7822      	ldrb	r2, [r4, #0]
    d124:	4338      	orrs	r0, r7
    d126:	4313      	orrs	r3, r2
    d128:	7023      	strb	r3, [r4, #0]
    d12a:	e02e      	b.n	d18a <AssemblePacket+0x122>
    d12c:	2240      	movs	r2, #64	; 0x40
    d12e:	4313      	orrs	r3, r2
    d130:	7023      	strb	r3, [r4, #0]
    d132:	e7c2      	b.n	d0ba <AssemblePacket+0x52>
    d134:	42b3      	cmp	r3, r6
    d136:	d928      	bls.n	d18a <AssemblePacket+0x122>
    d138:	42aa      	cmp	r2, r5
    d13a:	d100      	bne.n	d13e <AssemblePacket+0xd6>
    d13c:	e0b0      	b.n	d2a0 <AssemblePacket+0x238>
    d13e:	0021      	movs	r1, r4
    d140:	0020      	movs	r0, r4
    d142:	31c1      	adds	r1, #193	; 0xc1
    d144:	780b      	ldrb	r3, [r1, #0]
    d146:	30a9      	adds	r0, #169	; 0xa9
    d148:	3301      	adds	r3, #1
    d14a:	b2db      	uxtb	r3, r3
    d14c:	700b      	strb	r3, [r1, #0]
    d14e:	7800      	ldrb	r0, [r0, #0]
    d150:	3801      	subs	r0, #1
    d152:	4283      	cmp	r3, r0
    d154:	dbe2      	blt.n	d11c <AssemblePacket+0xb4>
    d156:	4663      	mov	r3, ip
    d158:	700b      	strb	r3, [r1, #0]
    d15a:	42aa      	cmp	r2, r5
    d15c:	d90d      	bls.n	d17a <AssemblePacket+0x112>
    d15e:	2313      	movs	r3, #19
    d160:	a904      	add	r1, sp, #16
    d162:	3a01      	subs	r2, #1
    d164:	185b      	adds	r3, r3, r1
    d166:	4d6f      	ldr	r5, [pc, #444]	; (d324 <AssemblePacket+0x2bc>)
    d168:	701a      	strb	r2, [r3, #0]
    d16a:	2613      	movs	r6, #19
    d16c:	ab04      	add	r3, sp, #16
    d16e:	18f6      	adds	r6, r6, r3
    d170:	782a      	ldrb	r2, [r5, #0]
    d172:	7833      	ldrb	r3, [r6, #0]
    d174:	429a      	cmp	r2, r3
    d176:	d800      	bhi.n	d17a <AssemblePacket+0x112>
    d178:	e084      	b.n	d284 <AssemblePacket+0x21c>
    d17a:	2210      	movs	r2, #16
    d17c:	2040      	movs	r0, #64	; 0x40
    d17e:	4b67      	ldr	r3, [pc, #412]	; (d31c <AssemblePacket+0x2b4>)
    d180:	4338      	orrs	r0, r7
    d182:	3360      	adds	r3, #96	; 0x60
    d184:	7819      	ldrb	r1, [r3, #0]
    d186:	430a      	orrs	r2, r1
    d188:	701a      	strb	r2, [r3, #0]
    d18a:	4b64      	ldr	r3, [pc, #400]	; (d31c <AssemblePacket+0x2b4>)
    d18c:	2402      	movs	r4, #2
    d18e:	0019      	movs	r1, r3
    d190:	3160      	adds	r1, #96	; 0x60
    d192:	780a      	ldrb	r2, [r1, #0]
    d194:	4222      	tst	r2, r4
    d196:	d003      	beq.n	d1a0 <AssemblePacket+0x138>
    d198:	2520      	movs	r5, #32
    d19a:	43a2      	bics	r2, r4
    d19c:	4328      	orrs	r0, r5
    d19e:	700a      	strb	r2, [r1, #0]
    d1a0:	2210      	movs	r2, #16
    d1a2:	0004      	movs	r4, r0
    d1a4:	33ac      	adds	r3, #172	; 0xac
    d1a6:	781e      	ldrb	r6, [r3, #0]
    d1a8:	4394      	bics	r4, r2
    d1aa:	2e00      	cmp	r6, #0
    d1ac:	d003      	beq.n	d1b6 <AssemblePacket+0x14e>
    d1ae:	9b04      	ldr	r3, [sp, #16]
    d1b0:	2b00      	cmp	r3, #0
    d1b2:	d000      	beq.n	d1b6 <AssemblePacket+0x14e>
    d1b4:	e07d      	b.n	d2b2 <AssemblePacket+0x24a>
    d1b6:	230f      	movs	r3, #15
    d1b8:	439c      	bics	r4, r3
    d1ba:	0020      	movs	r0, r4
    d1bc:	ac09      	add	r4, sp, #36	; 0x24
    d1be:	8825      	ldrh	r5, [r4, #0]
    d1c0:	4f54      	ldr	r7, [pc, #336]	; (d314 <AssemblePacket+0x2ac>)
    d1c2:	2202      	movs	r2, #2
    d1c4:	5578      	strb	r0, [r7, r5]
    d1c6:	1c68      	adds	r0, r5, #1
    d1c8:	b280      	uxth	r0, r0
    d1ca:	19c0      	adds	r0, r0, r7
    d1cc:	4956      	ldr	r1, [pc, #344]	; (d328 <AssemblePacket+0x2c0>)
    d1ce:	4b54      	ldr	r3, [pc, #336]	; (d320 <AssemblePacket+0x2b8>)
    d1d0:	3503      	adds	r5, #3
    d1d2:	4798      	blx	r3
    d1d4:	8025      	strh	r5, [r4, #0]
    d1d6:	2e00      	cmp	r6, #0
    d1d8:	d007      	beq.n	d1ea <AssemblePacket+0x182>
    d1da:	9b04      	ldr	r3, [sp, #16]
    d1dc:	2b00      	cmp	r3, #0
    d1de:	d004      	beq.n	d1ea <AssemblePacket+0x182>
    d1e0:	2201      	movs	r2, #1
    d1e2:	0021      	movs	r1, r4
    d1e4:	0038      	movs	r0, r7
    d1e6:	4b51      	ldr	r3, [pc, #324]	; (d32c <AssemblePacket+0x2c4>)
    d1e8:	4798      	blx	r3
    d1ea:	466a      	mov	r2, sp
    d1ec:	8823      	ldrh	r3, [r4, #0]
    d1ee:	7f12      	ldrb	r2, [r2, #28]
    d1f0:	1c5d      	adds	r5, r3, #1
    d1f2:	54fa      	strb	r2, [r7, r3]
    d1f4:	9b04      	ldr	r3, [sp, #16]
    d1f6:	b2ad      	uxth	r5, r5
    d1f8:	8025      	strh	r5, [r4, #0]
    d1fa:	2b00      	cmp	r3, #0
    d1fc:	d062      	beq.n	d2c4 <AssemblePacket+0x25c>
    d1fe:	001a      	movs	r2, r3
    d200:	1978      	adds	r0, r7, r5
    d202:	9905      	ldr	r1, [sp, #20]
    d204:	4b46      	ldr	r3, [pc, #280]	; (d320 <AssemblePacket+0x2b8>)
    d206:	4798      	blx	r3
    d208:	466b      	mov	r3, sp
    d20a:	4a44      	ldr	r2, [pc, #272]	; (d31c <AssemblePacket+0x2b4>)
    d20c:	7c19      	ldrb	r1, [r3, #16]
    d20e:	6813      	ldr	r3, [r2, #0]
    d210:	b2ed      	uxtb	r5, r5
    d212:	0a18      	lsrs	r0, r3, #8
    d214:	7913      	ldrb	r3, [r2, #4]
    d216:	9501      	str	r5, [sp, #4]
    d218:	061b      	lsls	r3, r3, #24
    d21a:	4303      	orrs	r3, r0
    d21c:	9303      	str	r3, [sp, #12]
    d21e:	4b44      	ldr	r3, [pc, #272]	; (d330 <AssemblePacket+0x2c8>)
    d220:	9702      	str	r7, [sp, #8]
    d222:	9300      	str	r3, [sp, #0]
    d224:	6d53      	ldr	r3, [r2, #84]	; 0x54
    d226:	9805      	ldr	r0, [sp, #20]
    d228:	2200      	movs	r2, #0
    d22a:	4d42      	ldr	r5, [pc, #264]	; (d334 <AssemblePacket+0x2cc>)
    d22c:	47a8      	blx	r5
    d22e:	8823      	ldrh	r3, [r4, #0]
    d230:	9a04      	ldr	r2, [sp, #16]
    d232:	189b      	adds	r3, r3, r2
    d234:	8023      	strh	r3, [r4, #0]
    d236:	4c39      	ldr	r4, [pc, #228]	; (d31c <AssemblePacket+0x2b4>)
    d238:	ae09      	add	r6, sp, #36	; 0x24
    d23a:	6823      	ldr	r3, [r4, #0]
    d23c:	8832      	ldrh	r2, [r6, #0]
    d23e:	0a19      	lsrs	r1, r3, #8
    d240:	7923      	ldrb	r3, [r4, #4]
    d242:	3a10      	subs	r2, #16
    d244:	061b      	lsls	r3, r3, #24
    d246:	430b      	orrs	r3, r1
    d248:	9300      	str	r3, [sp, #0]
    d24a:	6d61      	ldr	r1, [r4, #84]	; 0x54
    d24c:	b2d2      	uxtb	r2, r2
    d24e:	2349      	movs	r3, #73	; 0x49
    d250:	2000      	movs	r0, #0
    d252:	4d39      	ldr	r5, [pc, #228]	; (d338 <AssemblePacket+0x2d0>)
    d254:	47a8      	blx	r5
    d256:	4f2f      	ldr	r7, [pc, #188]	; (d314 <AssemblePacket+0x2ac>)
    d258:	2210      	movs	r2, #16
    d25a:	492f      	ldr	r1, [pc, #188]	; (d318 <AssemblePacket+0x2b0>)
    d25c:	0038      	movs	r0, r7
    d25e:	4b30      	ldr	r3, [pc, #192]	; (d320 <AssemblePacket+0x2b8>)
    d260:	4798      	blx	r3
    d262:	7833      	ldrb	r3, [r6, #0]
    d264:	003a      	movs	r2, r7
    d266:	492c      	ldr	r1, [pc, #176]	; (d318 <AssemblePacket+0x2b0>)
    d268:	4834      	ldr	r0, [pc, #208]	; (d33c <AssemblePacket+0x2d4>)
    d26a:	4d35      	ldr	r5, [pc, #212]	; (d340 <AssemblePacket+0x2d8>)
    d26c:	47a8      	blx	r5
    d26e:	8836      	ldrh	r6, [r6, #0]
    d270:	2204      	movs	r2, #4
    d272:	19f0      	adds	r0, r6, r7
    d274:	4928      	ldr	r1, [pc, #160]	; (d318 <AssemblePacket+0x2b0>)
    d276:	4b2a      	ldr	r3, [pc, #168]	; (d320 <AssemblePacket+0x2b8>)
    d278:	4798      	blx	r3
    d27a:	3e0c      	subs	r6, #12
    d27c:	349a      	adds	r4, #154	; 0x9a
    d27e:	8026      	strh	r6, [r4, #0]
    d280:	b00b      	add	sp, #44	; 0x2c
    d282:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d284:	4b2f      	ldr	r3, [pc, #188]	; (d344 <AssemblePacket+0x2dc>)
    d286:	0031      	movs	r1, r6
    d288:	2011      	movs	r0, #17
    d28a:	4798      	blx	r3
    d28c:	7833      	ldrb	r3, [r6, #0]
    d28e:	2808      	cmp	r0, #8
    d290:	d03a      	beq.n	d308 <AssemblePacket+0x2a0>
    d292:	782a      	ldrb	r2, [r5, #0]
    d294:	429a      	cmp	r2, r3
    d296:	d300      	bcc.n	d29a <AssemblePacket+0x232>
    d298:	e767      	b.n	d16a <AssemblePacket+0x102>
    d29a:	3b01      	subs	r3, #1
    d29c:	7033      	strb	r3, [r6, #0]
    d29e:	e764      	b.n	d16a <AssemblePacket+0x102>
    d2a0:	4663      	mov	r3, ip
    d2a2:	800b      	strh	r3, [r1, #0]
    d2a4:	2210      	movs	r2, #16
    d2a6:	3460      	adds	r4, #96	; 0x60
    d2a8:	7823      	ldrb	r3, [r4, #0]
    d2aa:	4393      	bics	r3, r2
    d2ac:	e73c      	b.n	d128 <AssemblePacket+0xc0>
    d2ae:	2000      	movs	r0, #0
    d2b0:	e7f8      	b.n	d2a4 <AssemblePacket+0x23c>
    d2b2:	4b25      	ldr	r3, [pc, #148]	; (d348 <AssemblePacket+0x2e0>)
    d2b4:	4798      	blx	r3
    d2b6:	220f      	movs	r2, #15
    d2b8:	0003      	movs	r3, r0
    d2ba:	0020      	movs	r0, r4
    d2bc:	4013      	ands	r3, r2
    d2be:	4390      	bics	r0, r2
    d2c0:	4318      	orrs	r0, r3
    d2c2:	e77b      	b.n	d1bc <AssemblePacket+0x154>
    d2c4:	4d15      	ldr	r5, [pc, #84]	; (d31c <AssemblePacket+0x2b4>)
    d2c6:	002b      	movs	r3, r5
    d2c8:	33ac      	adds	r3, #172	; 0xac
    d2ca:	781b      	ldrb	r3, [r3, #0]
    d2cc:	2b00      	cmp	r3, #0
    d2ce:	d0b2      	beq.n	d236 <AssemblePacket+0x1ce>
    d2d0:	2616      	movs	r6, #22
    d2d2:	ab04      	add	r3, sp, #16
    d2d4:	18f6      	adds	r6, r6, r3
    d2d6:	9a04      	ldr	r2, [sp, #16]
    d2d8:	0031      	movs	r1, r6
    d2da:	481c      	ldr	r0, [pc, #112]	; (d34c <AssemblePacket+0x2e4>)
    d2dc:	4b13      	ldr	r3, [pc, #76]	; (d32c <AssemblePacket+0x2c4>)
    d2de:	4798      	blx	r3
    d2e0:	682b      	ldr	r3, [r5, #0]
    d2e2:	7831      	ldrb	r1, [r6, #0]
    d2e4:	0a1a      	lsrs	r2, r3, #8
    d2e6:	792b      	ldrb	r3, [r5, #4]
    d2e8:	9702      	str	r7, [sp, #8]
    d2ea:	061b      	lsls	r3, r3, #24
    d2ec:	4313      	orrs	r3, r2
    d2ee:	9303      	str	r3, [sp, #12]
    d2f0:	7823      	ldrb	r3, [r4, #0]
    d2f2:	9a04      	ldr	r2, [sp, #16]
    d2f4:	9301      	str	r3, [sp, #4]
    d2f6:	4b11      	ldr	r3, [pc, #68]	; (d33c <AssemblePacket+0x2d4>)
    d2f8:	4814      	ldr	r0, [pc, #80]	; (d34c <AssemblePacket+0x2e4>)
    d2fa:	9300      	str	r3, [sp, #0]
    d2fc:	6d6b      	ldr	r3, [r5, #84]	; 0x54
    d2fe:	4d0d      	ldr	r5, [pc, #52]	; (d334 <AssemblePacket+0x2cc>)
    d300:	47a8      	blx	r5
    d302:	8823      	ldrh	r3, [r4, #0]
    d304:	8832      	ldrh	r2, [r6, #0]
    d306:	e794      	b.n	d232 <AssemblePacket+0x1ca>
    d308:	34b3      	adds	r4, #179	; 0xb3
    d30a:	7023      	strb	r3, [r4, #0]
    d30c:	e735      	b.n	d17a <AssemblePacket+0x112>
    d30e:	46c0      	nop			; (mov r8, r8)
    d310:	00014a4d 	.word	0x00014a4d
    d314:	20001b79 	.word	0x20001b79
    d318:	2000109c 	.word	0x2000109c
    d31c:	20001a4c 	.word	0x20001a4c
    d320:	000149c9 	.word	0x000149c9
    d324:	20001b0a 	.word	0x20001b0a
    d328:	20001aa0 	.word	0x20001aa0
    d32c:	0000bd65 	.word	0x0000bd65
    d330:	20001a61 	.word	0x20001a61
    d334:	0000cfb1 	.word	0x0000cfb1
    d338:	0000c001 	.word	0x0000c001
    d33c:	20001a51 	.word	0x20001a51
    d340:	0000f63d 	.word	0x0000f63d
    d344:	00008181 	.word	0x00008181
    d348:	0000bc61 	.word	0x0000bc61
    d34c:	20001c94 	.word	0x20001c94

0000d350 <UpdateTransactionCompleteCbParams>:
    d350:	2390      	movs	r3, #144	; 0x90
    d352:	2201      	movs	r2, #1
    d354:	b570      	push	{r4, r5, r6, lr}
    d356:	4915      	ldr	r1, [pc, #84]	; (d3ac <UpdateTransactionCompleteCbParams+0x5c>)
    d358:	4c15      	ldr	r4, [pc, #84]	; (d3b0 <UpdateTransactionCompleteCbParams+0x60>)
    d35a:	005b      	lsls	r3, r3, #1
    d35c:	54e2      	strb	r2, [r4, r3]
    d35e:	784a      	ldrb	r2, [r1, #1]
    d360:	780b      	ldrb	r3, [r1, #0]
    d362:	0212      	lsls	r2, r2, #8
    d364:	431a      	orrs	r2, r3
    d366:	788b      	ldrb	r3, [r1, #2]
    d368:	041b      	lsls	r3, r3, #16
    d36a:	431a      	orrs	r2, r3
    d36c:	78cb      	ldrb	r3, [r1, #3]
    d36e:	061b      	lsls	r3, r3, #24
    d370:	4313      	orrs	r3, r2
    d372:	d012      	beq.n	d39a <UpdateTransactionCompleteCbParams+0x4a>
    d374:	0022      	movs	r2, r4
    d376:	2504      	movs	r5, #4
    d378:	32cc      	adds	r2, #204	; 0xcc
    d37a:	6812      	ldr	r2, [r2, #0]
    d37c:	422a      	tst	r2, r5
    d37e:	d00c      	beq.n	d39a <UpdateTransactionCompleteCbParams+0x4a>
    d380:	0022      	movs	r2, r4
    d382:	32d0      	adds	r2, #208	; 0xd0
    d384:	6812      	ldr	r2, [r2, #0]
    d386:	2a00      	cmp	r2, #0
    d388:	d007      	beq.n	d39a <UpdateTransactionCompleteCbParams+0x4a>
    d38a:	0021      	movs	r1, r4
    d38c:	31d4      	adds	r1, #212	; 0xd4
    d38e:	700d      	strb	r5, [r1, #0]
    d390:	0025      	movs	r5, r4
    d392:	35d8      	adds	r5, #216	; 0xd8
    d394:	7028      	strb	r0, [r5, #0]
    d396:	0010      	movs	r0, r2
    d398:	4798      	blx	r3
    d39a:	2390      	movs	r3, #144	; 0x90
    d39c:	005b      	lsls	r3, r3, #1
    d39e:	5ce3      	ldrb	r3, [r4, r3]
    d3a0:	2b00      	cmp	r3, #0
    d3a2:	d002      	beq.n	d3aa <UpdateTransactionCompleteCbParams+0x5a>
    d3a4:	2300      	movs	r3, #0
    d3a6:	34d0      	adds	r4, #208	; 0xd0
    d3a8:	6023      	str	r3, [r4, #0]
    d3aa:	bd70      	pop	{r4, r5, r6, pc}
    d3ac:	20001c8c 	.word	0x20001c8c
    d3b0:	20001a4c 	.word	0x20001a4c

0000d3b4 <UpdateRxDataAvailableCbParams>:
    d3b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d3b6:	4e13      	ldr	r6, [pc, #76]	; (d404 <UpdateRxDataAvailableCbParams+0x50>)
    d3b8:	7874      	ldrb	r4, [r6, #1]
    d3ba:	7835      	ldrb	r5, [r6, #0]
    d3bc:	0224      	lsls	r4, r4, #8
    d3be:	432c      	orrs	r4, r5
    d3c0:	78b5      	ldrb	r5, [r6, #2]
    d3c2:	042d      	lsls	r5, r5, #16
    d3c4:	432c      	orrs	r4, r5
    d3c6:	78f5      	ldrb	r5, [r6, #3]
    d3c8:	062d      	lsls	r5, r5, #24
    d3ca:	4325      	orrs	r5, r4
    d3cc:	d019      	beq.n	d402 <UpdateRxDataAvailableCbParams+0x4e>
    d3ce:	4c0e      	ldr	r4, [pc, #56]	; (d408 <UpdateRxDataAvailableCbParams+0x54>)
    d3d0:	2702      	movs	r7, #2
    d3d2:	0026      	movs	r6, r4
    d3d4:	36cc      	adds	r6, #204	; 0xcc
    d3d6:	6836      	ldr	r6, [r6, #0]
    d3d8:	423e      	tst	r6, r7
    d3da:	d012      	beq.n	d402 <UpdateRxDataAvailableCbParams+0x4e>
    d3dc:	0026      	movs	r6, r4
    d3de:	36d4      	adds	r6, #212	; 0xd4
    d3e0:	7037      	strb	r7, [r6, #0]
    d3e2:	0027      	movs	r7, r4
    d3e4:	37d8      	adds	r7, #216	; 0xd8
    d3e6:	6038      	str	r0, [r7, #0]
    d3e8:	0020      	movs	r0, r4
    d3ea:	30dc      	adds	r0, #220	; 0xdc
    d3ec:	6001      	str	r1, [r0, #0]
    d3ee:	0021      	movs	r1, r4
    d3f0:	31e0      	adds	r1, #224	; 0xe0
    d3f2:	700a      	strb	r2, [r1, #0]
    d3f4:	0022      	movs	r2, r4
    d3f6:	34d0      	adds	r4, #208	; 0xd0
    d3f8:	32e1      	adds	r2, #225	; 0xe1
    d3fa:	7013      	strb	r3, [r2, #0]
    d3fc:	0031      	movs	r1, r6
    d3fe:	6820      	ldr	r0, [r4, #0]
    d400:	47a8      	blx	r5
    d402:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d404:	20001c8c 	.word	0x20001c8c
    d408:	20001a4c 	.word	0x20001a4c

0000d40c <LorawanNotifyAppOnRxdone>:
    d40c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d40e:	4c25      	ldr	r4, [pc, #148]	; (d4a4 <LorawanNotifyAppOnRxdone+0x98>)
    d410:	0007      	movs	r7, r0
    d412:	0023      	movs	r3, r4
    d414:	33c8      	adds	r3, #200	; 0xc8
    d416:	781b      	ldrb	r3, [r3, #0]
    d418:	000d      	movs	r5, r1
    d41a:	0016      	movs	r6, r2
    d41c:	2b01      	cmp	r3, #1
    d41e:	d136      	bne.n	d48e <LorawanNotifyAppOnRxdone+0x82>
    d420:	0022      	movs	r2, r4
    d422:	210e      	movs	r1, #14
    d424:	3250      	adds	r2, #80	; 0x50
    d426:	7813      	ldrb	r3, [r2, #0]
    d428:	438b      	bics	r3, r1
    d42a:	7013      	strb	r3, [r2, #0]
    d42c:	491e      	ldr	r1, [pc, #120]	; (d4a8 <LorawanNotifyAppOnRxdone+0x9c>)
    d42e:	784a      	ldrb	r2, [r1, #1]
    d430:	780b      	ldrb	r3, [r1, #0]
    d432:	0212      	lsls	r2, r2, #8
    d434:	431a      	orrs	r2, r3
    d436:	788b      	ldrb	r3, [r1, #2]
    d438:	041b      	lsls	r3, r3, #16
    d43a:	431a      	orrs	r2, r3
    d43c:	78cb      	ldrb	r3, [r1, #3]
    d43e:	061b      	lsls	r3, r3, #24
    d440:	4313      	orrs	r3, r2
    d442:	d023      	beq.n	d48c <LorawanNotifyAppOnRxdone+0x80>
    d444:	0022      	movs	r2, r4
    d446:	2120      	movs	r1, #32
    d448:	3260      	adds	r2, #96	; 0x60
    d44a:	7813      	ldrb	r3, [r2, #0]
    d44c:	438b      	bics	r3, r1
    d44e:	7013      	strb	r3, [r2, #0]
    d450:	0023      	movs	r3, r4
    d452:	33c8      	adds	r3, #200	; 0xc8
    d454:	781b      	ldrb	r3, [r3, #0]
    d456:	7878      	ldrb	r0, [r7, #1]
    d458:	469c      	mov	ip, r3
    d45a:	78fa      	ldrb	r2, [r7, #3]
    d45c:	78b9      	ldrb	r1, [r7, #2]
    d45e:	793b      	ldrb	r3, [r7, #4]
    d460:	4667      	mov	r7, ip
    d462:	0209      	lsls	r1, r1, #8
    d464:	4301      	orrs	r1, r0
    d466:	0410      	lsls	r0, r2, #16
    d468:	4308      	orrs	r0, r1
    d46a:	061b      	lsls	r3, r3, #24
    d46c:	4318      	orrs	r0, r3
    d46e:	0032      	movs	r2, r6
    d470:	2308      	movs	r3, #8
    d472:	0029      	movs	r1, r5
    d474:	2f04      	cmp	r7, #4
    d476:	d112      	bne.n	d49e <LorawanNotifyAppOnRxdone+0x92>
    d478:	4d0c      	ldr	r5, [pc, #48]	; (d4ac <LorawanNotifyAppOnRxdone+0xa0>)
    d47a:	47a8      	blx	r5
    d47c:	2390      	movs	r3, #144	; 0x90
    d47e:	005b      	lsls	r3, r3, #1
    d480:	5ce3      	ldrb	r3, [r4, r3]
    d482:	2b00      	cmp	r3, #0
    d484:	d102      	bne.n	d48c <LorawanNotifyAppOnRxdone+0x80>
    d486:	2008      	movs	r0, #8
    d488:	4b09      	ldr	r3, [pc, #36]	; (d4b0 <LorawanNotifyAppOnRxdone+0xa4>)
    d48a:	4798      	blx	r3
    d48c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d48e:	2b04      	cmp	r3, #4
    d490:	d1cc      	bne.n	d42c <LorawanNotifyAppOnRxdone+0x20>
    d492:	0023      	movs	r3, r4
    d494:	33bc      	adds	r3, #188	; 0xbc
    d496:	7818      	ldrb	r0, [r3, #0]
    d498:	4b06      	ldr	r3, [pc, #24]	; (d4b4 <LorawanNotifyAppOnRxdone+0xa8>)
    d49a:	4798      	blx	r3
    d49c:	e7c6      	b.n	d42c <LorawanNotifyAppOnRxdone+0x20>
    d49e:	4d06      	ldr	r5, [pc, #24]	; (d4b8 <LorawanNotifyAppOnRxdone+0xac>)
    d4a0:	47a8      	blx	r5
    d4a2:	e7eb      	b.n	d47c <LorawanNotifyAppOnRxdone+0x70>
    d4a4:	20001a4c 	.word	0x20001a4c
    d4a8:	20001c8c 	.word	0x20001c8c
    d4ac:	0000f935 	.word	0x0000f935
    d4b0:	0000d351 	.word	0x0000d351
    d4b4:	00009789 	.word	0x00009789
    d4b8:	0000d3b5 	.word	0x0000d3b5

0000d4bc <LorawanSetReceiveWindow2Parameters>:
    d4bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
    d4be:	466b      	mov	r3, sp
    d4c0:	1cdd      	adds	r5, r3, #3
    d4c2:	9001      	str	r0, [sp, #4]
    d4c4:	7029      	strb	r1, [r5, #0]
    d4c6:	2001      	movs	r0, #1
    d4c8:	a901      	add	r1, sp, #4
    d4ca:	4c09      	ldr	r4, [pc, #36]	; (d4f0 <LorawanSetReceiveWindow2Parameters+0x34>)
    d4cc:	47a0      	blx	r4
    d4ce:	2808      	cmp	r0, #8
    d4d0:	d002      	beq.n	d4d8 <LorawanSetReceiveWindow2Parameters+0x1c>
    d4d2:	240a      	movs	r4, #10
    d4d4:	0020      	movs	r0, r4
    d4d6:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
    d4d8:	0029      	movs	r1, r5
    d4da:	200f      	movs	r0, #15
    d4dc:	47a0      	blx	r4
    d4de:	0004      	movs	r4, r0
    d4e0:	2808      	cmp	r0, #8
    d4e2:	d1f6      	bne.n	d4d2 <LorawanSetReceiveWindow2Parameters+0x16>
    d4e4:	7829      	ldrb	r1, [r5, #0]
    d4e6:	9801      	ldr	r0, [sp, #4]
    d4e8:	4b02      	ldr	r3, [pc, #8]	; (d4f4 <LorawanSetReceiveWindow2Parameters+0x38>)
    d4ea:	4798      	blx	r3
    d4ec:	e7f2      	b.n	d4d4 <LorawanSetReceiveWindow2Parameters+0x18>
    d4ee:	46c0      	nop			; (mov r8, r8)
    d4f0:	00008181 	.word	0x00008181
    d4f4:	0000c549 	.word	0x0000c549

0000d4f8 <LorawanSetFrequency>:
    d4f8:	b507      	push	{r0, r1, r2, lr}
    d4fa:	466b      	mov	r3, sp
    d4fc:	9100      	str	r1, [sp, #0]
    d4fe:	7118      	strb	r0, [r3, #4]
    d500:	4669      	mov	r1, sp
    d502:	2000      	movs	r0, #0
    d504:	4b01      	ldr	r3, [pc, #4]	; (d50c <LorawanSetFrequency+0x14>)
    d506:	4798      	blx	r3
    d508:	bd0e      	pop	{r1, r2, r3, pc}
    d50a:	46c0      	nop			; (mov r8, r8)
    d50c:	0000819d 	.word	0x0000819d

0000d510 <LorawanGetReceiveWindow2Parameters>:
    d510:	4a06      	ldr	r2, [pc, #24]	; (d52c <LorawanGetReceiveWindow2Parameters+0x1c>)
    d512:	0013      	movs	r3, r2
    d514:	334e      	adds	r3, #78	; 0x4e
    d516:	781b      	ldrb	r3, [r3, #0]
    d518:	7103      	strb	r3, [r0, #4]
    d51a:	0013      	movs	r3, r2
    d51c:	324c      	adds	r2, #76	; 0x4c
    d51e:	334a      	adds	r3, #74	; 0x4a
    d520:	8819      	ldrh	r1, [r3, #0]
    d522:	8813      	ldrh	r3, [r2, #0]
    d524:	041b      	lsls	r3, r3, #16
    d526:	430b      	orrs	r3, r1
    d528:	6003      	str	r3, [r0, #0]
    d52a:	4770      	bx	lr
    d52c:	20001a4c 	.word	0x20001a4c

0000d530 <LORAWAN_GetAttr>:
    d530:	b530      	push	{r4, r5, lr}
    d532:	000b      	movs	r3, r1
    d534:	b085      	sub	sp, #20
    d536:	0014      	movs	r4, r2
    d538:	2835      	cmp	r0, #53	; 0x35
    d53a:	d837      	bhi.n	d5ac <LORAWAN_GetAttr+0x7c>
    d53c:	f004 f982 	bl	11844 <__gnu_thumb1_case_uhi>
    d540:	00580039 	.word	0x00580039
    d544:	006c005c 	.word	0x006c005c
    d548:	00680064 	.word	0x00680064
    d54c:	00760070 	.word	0x00760070
    d550:	007e007b 	.word	0x007e007b
    d554:	00840081 	.word	0x00840081
    d558:	008f0087 	.word	0x008f0087
    d55c:	00950092 	.word	0x00950092
    d560:	009c0099 	.word	0x009c0099
    d564:	00a2009f 	.word	0x00a2009f
    d568:	00cd00a5 	.word	0x00cd00a5
    d56c:	00a800ab 	.word	0x00a800ab
    d570:	00d400da 	.word	0x00d400da
    d574:	00c300c8 	.word	0x00c300c8
    d578:	003600bc 	.word	0x003600bc
    d57c:	00b6008c 	.word	0x00b6008c
    d580:	00b300b9 	.word	0x00b300b9
    d584:	00d100b0 	.word	0x00d100b0
    d588:	003f00d7 	.word	0x003f00d7
    d58c:	0041003f 	.word	0x0041003f
    d590:	00f000e2 	.word	0x00f000e2
    d594:	00e700ec 	.word	0x00e700ec
    d598:	003600f3 	.word	0x003600f3
    d59c:	00fb00f7 	.word	0x00fb00f7
    d5a0:	01050100 	.word	0x01050100
    d5a4:	010e010a 	.word	0x010e010a
    d5a8:	01140111 	.word	0x01140111
    d5ac:	200a      	movs	r0, #10
    d5ae:	b005      	add	sp, #20
    d5b0:	bd30      	pop	{r4, r5, pc}
    d5b2:	2208      	movs	r2, #8
    d5b4:	4971      	ldr	r1, [pc, #452]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d5b6:	313d      	adds	r1, #61	; 0x3d
    d5b8:	0020      	movs	r0, r4
    d5ba:	4b71      	ldr	r3, [pc, #452]	; (d780 <LORAWAN_GetAttr+0x250>)
    d5bc:	4798      	blx	r3
    d5be:	2008      	movs	r0, #8
    d5c0:	e7f5      	b.n	d5ae <LORAWAN_GetAttr+0x7e>
    d5c2:	4669      	mov	r1, sp
    d5c4:	4b6f      	ldr	r3, [pc, #444]	; (d784 <LORAWAN_GetAttr+0x254>)
    d5c6:	201d      	movs	r0, #29
    d5c8:	4798      	blx	r3
    d5ca:	4b6c      	ldr	r3, [pc, #432]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d5cc:	a902      	add	r1, sp, #8
    d5ce:	33e8      	adds	r3, #232	; 0xe8
    d5d0:	881b      	ldrh	r3, [r3, #0]
    d5d2:	2208      	movs	r2, #8
    d5d4:	808b      	strh	r3, [r1, #4]
    d5d6:	466b      	mov	r3, sp
    d5d8:	791b      	ldrb	r3, [r3, #4]
    d5da:	718b      	strb	r3, [r1, #6]
    d5dc:	466b      	mov	r3, sp
    d5de:	881b      	ldrh	r3, [r3, #0]
    d5e0:	800b      	strh	r3, [r1, #0]
    d5e2:	466b      	mov	r3, sp
    d5e4:	885b      	ldrh	r3, [r3, #2]
    d5e6:	804b      	strh	r3, [r1, #2]
    d5e8:	466b      	mov	r3, sp
    d5ea:	795b      	ldrb	r3, [r3, #5]
    d5ec:	71cb      	strb	r3, [r1, #7]
    d5ee:	e7e3      	b.n	d5b8 <LORAWAN_GetAttr+0x88>
    d5f0:	4962      	ldr	r1, [pc, #392]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d5f2:	2208      	movs	r2, #8
    d5f4:	3135      	adds	r1, #53	; 0x35
    d5f6:	e7df      	b.n	d5b8 <LORAWAN_GetAttr+0x88>
    d5f8:	4b60      	ldr	r3, [pc, #384]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d5fa:	681a      	ldr	r2, [r3, #0]
    d5fc:	791b      	ldrb	r3, [r3, #4]
    d5fe:	0a12      	lsrs	r2, r2, #8
    d600:	061b      	lsls	r3, r3, #24
    d602:	4313      	orrs	r3, r2
    d604:	6023      	str	r3, [r4, #0]
    d606:	e7da      	b.n	d5be <LORAWAN_GetAttr+0x8e>
    d608:	495c      	ldr	r1, [pc, #368]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d60a:	2210      	movs	r2, #16
    d60c:	3105      	adds	r1, #5
    d60e:	e7d3      	b.n	d5b8 <LORAWAN_GetAttr+0x88>
    d610:	495a      	ldr	r1, [pc, #360]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d612:	2210      	movs	r2, #16
    d614:	3115      	adds	r1, #21
    d616:	e7cf      	b.n	d5b8 <LORAWAN_GetAttr+0x88>
    d618:	4958      	ldr	r1, [pc, #352]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d61a:	2210      	movs	r2, #16
    d61c:	3125      	adds	r1, #37	; 0x25
    d61e:	e7cb      	b.n	d5b8 <LORAWAN_GetAttr+0x88>
    d620:	4b56      	ldr	r3, [pc, #344]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d622:	3350      	adds	r3, #80	; 0x50
    d624:	781b      	ldrb	r3, [r3, #0]
    d626:	069b      	lsls	r3, r3, #26
    d628:	0fdb      	lsrs	r3, r3, #31
    d62a:	e002      	b.n	d632 <LORAWAN_GetAttr+0x102>
    d62c:	4b53      	ldr	r3, [pc, #332]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d62e:	33b3      	adds	r3, #179	; 0xb3
    d630:	781b      	ldrb	r3, [r3, #0]
    d632:	7023      	strb	r3, [r4, #0]
    d634:	e7c3      	b.n	d5be <LORAWAN_GetAttr+0x8e>
    d636:	4b51      	ldr	r3, [pc, #324]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d638:	33b5      	adds	r3, #181	; 0xb5
    d63a:	e7f9      	b.n	d630 <LORAWAN_GetAttr+0x100>
    d63c:	4b4f      	ldr	r3, [pc, #316]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d63e:	33cb      	adds	r3, #203	; 0xcb
    d640:	e7f6      	b.n	d630 <LORAWAN_GetAttr+0x100>
    d642:	4b4e      	ldr	r3, [pc, #312]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d644:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    d646:	e7dd      	b.n	d604 <LORAWAN_GetAttr+0xd4>
    d648:	4b4c      	ldr	r3, [pc, #304]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d64a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    d64c:	e7da      	b.n	d604 <LORAWAN_GetAttr+0xd4>
    d64e:	4b4b      	ldr	r3, [pc, #300]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d650:	339c      	adds	r3, #156	; 0x9c
    d652:	881b      	ldrh	r3, [r3, #0]
    d654:	8023      	strh	r3, [r4, #0]
    d656:	e7b2      	b.n	d5be <LORAWAN_GetAttr+0x8e>
    d658:	4b48      	ldr	r3, [pc, #288]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d65a:	339e      	adds	r3, #158	; 0x9e
    d65c:	e7f9      	b.n	d652 <LORAWAN_GetAttr+0x122>
    d65e:	4b47      	ldr	r3, [pc, #284]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d660:	33a0      	adds	r3, #160	; 0xa0
    d662:	e7f6      	b.n	d652 <LORAWAN_GetAttr+0x122>
    d664:	4b45      	ldr	r3, [pc, #276]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d666:	33a2      	adds	r3, #162	; 0xa2
    d668:	e7f3      	b.n	d652 <LORAWAN_GetAttr+0x122>
    d66a:	4b44      	ldr	r3, [pc, #272]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d66c:	33a4      	adds	r3, #164	; 0xa4
    d66e:	881b      	ldrh	r3, [r3, #0]
    d670:	e7df      	b.n	d632 <LORAWAN_GetAttr+0x102>
    d672:	4b42      	ldr	r3, [pc, #264]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d674:	33a8      	adds	r3, #168	; 0xa8
    d676:	e7db      	b.n	d630 <LORAWAN_GetAttr+0x100>
    d678:	4b40      	ldr	r3, [pc, #256]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d67a:	33a9      	adds	r3, #169	; 0xa9
    d67c:	e7d8      	b.n	d630 <LORAWAN_GetAttr+0x100>
    d67e:	4b3f      	ldr	r3, [pc, #252]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d680:	33a6      	adds	r3, #166	; 0xa6
    d682:	e7f4      	b.n	d66e <LORAWAN_GetAttr+0x13e>
    d684:	4b3d      	ldr	r3, [pc, #244]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d686:	33ae      	adds	r3, #174	; 0xae
    d688:	e7d2      	b.n	d630 <LORAWAN_GetAttr+0x100>
    d68a:	4b3c      	ldr	r3, [pc, #240]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d68c:	33ad      	adds	r3, #173	; 0xad
    d68e:	e7cf      	b.n	d630 <LORAWAN_GetAttr+0x100>
    d690:	4b3a      	ldr	r3, [pc, #232]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d692:	33b4      	adds	r3, #180	; 0xb4
    d694:	e7cc      	b.n	d630 <LORAWAN_GetAttr+0x100>
    d696:	4b39      	ldr	r3, [pc, #228]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d698:	3350      	adds	r3, #80	; 0x50
    d69a:	781b      	ldrb	r3, [r3, #0]
    d69c:	06db      	lsls	r3, r3, #27
    d69e:	e7c3      	b.n	d628 <LORAWAN_GetAttr+0xf8>
    d6a0:	4b36      	ldr	r3, [pc, #216]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d6a2:	33b2      	adds	r3, #178	; 0xb2
    d6a4:	e7c4      	b.n	d630 <LORAWAN_GetAttr+0x100>
    d6a6:	4b35      	ldr	r3, [pc, #212]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d6a8:	33b1      	adds	r3, #177	; 0xb1
    d6aa:	e7c1      	b.n	d630 <LORAWAN_GetAttr+0x100>
    d6ac:	4b33      	ldr	r3, [pc, #204]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d6ae:	3364      	adds	r3, #100	; 0x64
    d6b0:	e7cf      	b.n	d652 <LORAWAN_GetAttr+0x122>
    d6b2:	4b32      	ldr	r3, [pc, #200]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d6b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    d6b6:	e7a5      	b.n	d604 <LORAWAN_GetAttr+0xd4>
    d6b8:	2016      	movs	r0, #22
    d6ba:	781b      	ldrb	r3, [r3, #0]
    d6bc:	a902      	add	r1, sp, #8
    d6be:	700b      	strb	r3, [r1, #0]
    d6c0:	4b31      	ldr	r3, [pc, #196]	; (d788 <LORAWAN_GetAttr+0x258>)
    d6c2:	4798      	blx	r3
    d6c4:	e77b      	b.n	d5be <LORAWAN_GetAttr+0x8e>
    d6c6:	781b      	ldrb	r3, [r3, #0]
    d6c8:	a902      	add	r1, sp, #8
    d6ca:	700b      	strb	r3, [r1, #0]
    d6cc:	2012      	movs	r0, #18
    d6ce:	e7f7      	b.n	d6c0 <LORAWAN_GetAttr+0x190>
    d6d0:	781b      	ldrb	r3, [r3, #0]
    d6d2:	a902      	add	r1, sp, #8
    d6d4:	700b      	strb	r3, [r1, #0]
    d6d6:	2000      	movs	r0, #0
    d6d8:	e7f2      	b.n	d6c0 <LORAWAN_GetAttr+0x190>
    d6da:	0010      	movs	r0, r2
    d6dc:	4b2b      	ldr	r3, [pc, #172]	; (d78c <LORAWAN_GetAttr+0x25c>)
    d6de:	4798      	blx	r3
    d6e0:	e76d      	b.n	d5be <LORAWAN_GetAttr+0x8e>
    d6e2:	4b26      	ldr	r3, [pc, #152]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d6e4:	33ca      	adds	r3, #202	; 0xca
    d6e6:	e7a3      	b.n	d630 <LORAWAN_GetAttr+0x100>
    d6e8:	4b24      	ldr	r3, [pc, #144]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d6ea:	33c8      	adds	r3, #200	; 0xc8
    d6ec:	e7a0      	b.n	d630 <LORAWAN_GetAttr+0x100>
    d6ee:	4b23      	ldr	r3, [pc, #140]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d6f0:	33c9      	adds	r3, #201	; 0xc9
    d6f2:	e79d      	b.n	d630 <LORAWAN_GetAttr+0x100>
    d6f4:	21fa      	movs	r1, #250	; 0xfa
    d6f6:	4b21      	ldr	r3, [pc, #132]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d6f8:	0089      	lsls	r1, r1, #2
    d6fa:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
    d6fc:	4b24      	ldr	r3, [pc, #144]	; (d790 <LORAWAN_GetAttr+0x260>)
    d6fe:	4798      	blx	r3
    d700:	8020      	strh	r0, [r4, #0]
    d702:	e75c      	b.n	d5be <LORAWAN_GetAttr+0x8e>
    d704:	4b1d      	ldr	r3, [pc, #116]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d706:	3352      	adds	r3, #82	; 0x52
    d708:	781b      	ldrb	r3, [r3, #0]
    d70a:	079b      	lsls	r3, r3, #30
    d70c:	e78c      	b.n	d628 <LORAWAN_GetAttr+0xf8>
    d70e:	491b      	ldr	r1, [pc, #108]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d710:	2210      	movs	r2, #16
    d712:	310d      	adds	r1, #13
    d714:	31ff      	adds	r1, #255	; 0xff
    d716:	e74f      	b.n	d5b8 <LORAWAN_GetAttr+0x88>
    d718:	4918      	ldr	r1, [pc, #96]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d71a:	2210      	movs	r2, #16
    d71c:	31fc      	adds	r1, #252	; 0xfc
    d71e:	e74b      	b.n	d5b8 <LORAWAN_GetAttr+0x88>
    d720:	2204      	movs	r2, #4
    d722:	491c      	ldr	r1, [pc, #112]	; (d794 <LORAWAN_GetAttr+0x264>)
    d724:	e748      	b.n	d5b8 <LORAWAN_GetAttr+0x88>
    d726:	4b15      	ldr	r3, [pc, #84]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d728:	33fe      	adds	r3, #254	; 0xfe
    d72a:	8bdb      	ldrh	r3, [r3, #30]
    d72c:	e792      	b.n	d654 <LORAWAN_GetAttr+0x124>
    d72e:	0010      	movs	r0, r2
    d730:	4b19      	ldr	r3, [pc, #100]	; (d798 <LORAWAN_GetAttr+0x268>)
    d732:	4798      	blx	r3
    d734:	e73b      	b.n	d5ae <LORAWAN_GetAttr+0x7e>
    d736:	0011      	movs	r1, r2
    d738:	4b12      	ldr	r3, [pc, #72]	; (d784 <LORAWAN_GetAttr+0x254>)
    d73a:	201f      	movs	r0, #31
    d73c:	4798      	blx	r3
    d73e:	e73e      	b.n	d5be <LORAWAN_GetAttr+0x8e>
    d740:	4b0e      	ldr	r3, [pc, #56]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d742:	3360      	adds	r3, #96	; 0x60
    d744:	781b      	ldrb	r3, [r3, #0]
    d746:	071b      	lsls	r3, r3, #28
    d748:	e76e      	b.n	d628 <LORAWAN_GetAttr+0xf8>
    d74a:	4b0c      	ldr	r3, [pc, #48]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d74c:	3360      	adds	r3, #96	; 0x60
    d74e:	781b      	ldrb	r3, [r3, #0]
    d750:	07db      	lsls	r3, r3, #31
    d752:	e769      	b.n	d628 <LORAWAN_GetAttr+0xf8>
    d754:	202f      	movs	r0, #47	; 0x2f
    d756:	4b0c      	ldr	r3, [pc, #48]	; (d788 <LORAWAN_GetAttr+0x258>)
    d758:	4798      	blx	r3
    d75a:	e728      	b.n	d5ae <LORAWAN_GetAttr+0x7e>
    d75c:	490f      	ldr	r1, [pc, #60]	; (d79c <LORAWAN_GetAttr+0x26c>)
    d75e:	2024      	movs	r0, #36	; 0x24
    d760:	e7f9      	b.n	d756 <LORAWAN_GetAttr+0x226>
    d762:	4b06      	ldr	r3, [pc, #24]	; (d77c <LORAWAN_GetAttr+0x24c>)
    d764:	33b0      	adds	r3, #176	; 0xb0
    d766:	e763      	b.n	d630 <LORAWAN_GetAttr+0x100>
    d768:	4b0d      	ldr	r3, [pc, #52]	; (d7a0 <LORAWAN_GetAttr+0x270>)
    d76a:	4798      	blx	r3
    d76c:	4b0d      	ldr	r3, [pc, #52]	; (d7a4 <LORAWAN_GetAttr+0x274>)
    d76e:	0005      	movs	r5, r0
    d770:	4798      	blx	r3
    d772:	3808      	subs	r0, #8
    d774:	1b40      	subs	r0, r0, r5
    d776:	7020      	strb	r0, [r4, #0]
    d778:	e721      	b.n	d5be <LORAWAN_GetAttr+0x8e>
    d77a:	46c0      	nop			; (mov r8, r8)
    d77c:	20001a4c 	.word	0x20001a4c
    d780:	000149c9 	.word	0x000149c9
    d784:	0000fdf9 	.word	0x0000fdf9
    d788:	00008165 	.word	0x00008165
    d78c:	0000d511 	.word	0x0000d511
    d790:	00011859 	.word	0x00011859
    d794:	20001b44 	.word	0x20001b44
    d798:	000082c9 	.word	0x000082c9
    d79c:	20001aff 	.word	0x20001aff
    d7a0:	0000bc61 	.word	0x0000bc61
    d7a4:	0000bd09 	.word	0x0000bd09

0000d7a8 <LORAWAN_TxDone>:
    d7a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    d7aa:	6843      	ldr	r3, [r0, #4]
    d7ac:	b08f      	sub	sp, #60	; 0x3c
    d7ae:	ae07      	add	r6, sp, #28
    d7b0:	7805      	ldrb	r5, [r0, #0]
    d7b2:	9303      	str	r3, [sp, #12]
    d7b4:	0032      	movs	r2, r6
    d7b6:	4bd2      	ldr	r3, [pc, #840]	; (db00 <LORAWAN_TxDone+0x358>)
    d7b8:	2100      	movs	r1, #0
    d7ba:	2027      	movs	r0, #39	; 0x27
    d7bc:	4798      	blx	r3
    d7be:	4cd1      	ldr	r4, [pc, #836]	; (db04 <LORAWAN_TxDone+0x35c>)
    d7c0:	0023      	movs	r3, r4
    d7c2:	3350      	adds	r3, #80	; 0x50
    d7c4:	781b      	ldrb	r3, [r3, #0]
    d7c6:	2b7f      	cmp	r3, #127	; 0x7f
    d7c8:	d900      	bls.n	d7cc <LORAWAN_TxDone+0x24>
    d7ca:	e200      	b.n	dbce <LORAWAN_TxDone+0x426>
    d7cc:	4bce      	ldr	r3, [pc, #824]	; (db08 <LORAWAN_TxDone+0x360>)
    d7ce:	201b      	movs	r0, #27
    d7d0:	781a      	ldrb	r2, [r3, #0]
    d7d2:	2a04      	cmp	r2, #4
    d7d4:	d100      	bne.n	d7d8 <LORAWAN_TxDone+0x30>
    d7d6:	e0b1      	b.n	d93c <LORAWAN_TxDone+0x194>
    d7d8:	781b      	ldrb	r3, [r3, #0]
    d7da:	2b02      	cmp	r3, #2
    d7dc:	d11f      	bne.n	d81e <LORAWAN_TxDone+0x76>
    d7de:	3321      	adds	r3, #33	; 0x21
    d7e0:	33ff      	adds	r3, #255	; 0xff
    d7e2:	5ce2      	ldrb	r2, [r4, r3]
    d7e4:	2a00      	cmp	r2, #0
    d7e6:	d005      	beq.n	d7f4 <LORAWAN_TxDone+0x4c>
    d7e8:	2200      	movs	r2, #0
    d7ea:	49c8      	ldr	r1, [pc, #800]	; (db0c <LORAWAN_TxDone+0x364>)
    d7ec:	54e2      	strb	r2, [r4, r3]
    d7ee:	200b      	movs	r0, #11
    d7f0:	4bc7      	ldr	r3, [pc, #796]	; (db10 <LORAWAN_TxDone+0x368>)
    d7f2:	4798      	blx	r3
    d7f4:	2d07      	cmp	r5, #7
    d7f6:	d000      	beq.n	d7fa <LORAWAN_TxDone+0x52>
    d7f8:	e0a5      	b.n	d946 <LORAWAN_TxDone+0x19e>
    d7fa:	79f3      	ldrb	r3, [r6, #7]
    d7fc:	2b00      	cmp	r3, #0
    d7fe:	d00e      	beq.n	d81e <LORAWAN_TxDone+0x76>
    d800:	0023      	movs	r3, r4
    d802:	3360      	adds	r3, #96	; 0x60
    d804:	7818      	ldrb	r0, [r3, #0]
    d806:	0026      	movs	r6, r4
    d808:	2304      	movs	r3, #4
    d80a:	36e6      	adds	r6, #230	; 0xe6
    d80c:	4018      	ands	r0, r3
    d80e:	4dc1      	ldr	r5, [pc, #772]	; (db14 <LORAWAN_TxDone+0x36c>)
    d810:	d007      	beq.n	d822 <LORAWAN_TxDone+0x7a>
    d812:	2000      	movs	r0, #0
    d814:	2109      	movs	r1, #9
    d816:	8030      	strh	r0, [r6, #0]
    d818:	47a8      	blx	r5
    d81a:	4bbf      	ldr	r3, [pc, #764]	; (db18 <LORAWAN_TxDone+0x370>)
    d81c:	4798      	blx	r3
    d81e:	b00f      	add	sp, #60	; 0x3c
    d820:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d822:	8833      	ldrh	r3, [r6, #0]
    d824:	2109      	movs	r1, #9
    d826:	3301      	adds	r3, #1
    d828:	8033      	strh	r3, [r6, #0]
    d82a:	47a8      	blx	r5
    d82c:	0023      	movs	r3, r4
    d82e:	33e8      	adds	r3, #232	; 0xe8
    d830:	881b      	ldrh	r3, [r3, #0]
    d832:	4aba      	ldr	r2, [pc, #744]	; (db1c <LORAWAN_TxDone+0x374>)
    d834:	4293      	cmp	r3, r2
    d836:	d002      	beq.n	d83e <LORAWAN_TxDone+0x96>
    d838:	8832      	ldrh	r2, [r6, #0]
    d83a:	429a      	cmp	r2, r3
    d83c:	d266      	bcs.n	d90c <LORAWAN_TxDone+0x164>
    d83e:	2395      	movs	r3, #149	; 0x95
    d840:	005b      	lsls	r3, r3, #1
    d842:	5ce3      	ldrb	r3, [r4, r3]
    d844:	2b00      	cmp	r3, #0
    d846:	d061      	beq.n	d90c <LORAWAN_TxDone+0x164>
    d848:	2701      	movs	r7, #1
    d84a:	0023      	movs	r3, r4
    d84c:	a905      	add	r1, sp, #20
    d84e:	700f      	strb	r7, [r1, #0]
    d850:	33b5      	adds	r3, #181	; 0xb5
    d852:	781b      	ldrb	r3, [r3, #0]
    d854:	aa0b      	add	r2, sp, #44	; 0x2c
    d856:	704b      	strb	r3, [r1, #1]
    d858:	0023      	movs	r3, r4
    d85a:	33b3      	adds	r3, #179	; 0xb3
    d85c:	781b      	ldrb	r3, [r3, #0]
    d85e:	202d      	movs	r0, #45	; 0x2d
    d860:	708b      	strb	r3, [r1, #2]
    d862:	4baf      	ldr	r3, [pc, #700]	; (db20 <LORAWAN_TxDone+0x378>)
    d864:	4798      	blx	r3
    d866:	2808      	cmp	r0, #8
    d868:	d135      	bne.n	d8d6 <LORAWAN_TxDone+0x12e>
    d86a:	a806      	add	r0, sp, #24
    d86c:	4bad      	ldr	r3, [pc, #692]	; (db24 <LORAWAN_TxDone+0x37c>)
    d86e:	7007      	strb	r7, [r0, #0]
    d870:	4798      	blx	r3
    d872:	980b      	ldr	r0, [sp, #44]	; 0x2c
    d874:	990c      	ldr	r1, [sp, #48]	; 0x30
    d876:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    d878:	4bab      	ldr	r3, [pc, #684]	; (db28 <LORAWAN_TxDone+0x380>)
    d87a:	4798      	blx	r3
    d87c:	0023      	movs	r3, r4
    d87e:	339a      	adds	r3, #154	; 0x9a
    d880:	881b      	ldrh	r3, [r3, #0]
    d882:	a809      	add	r0, sp, #36	; 0x24
    d884:	7003      	strb	r3, [r0, #0]
    d886:	4ba9      	ldr	r3, [pc, #676]	; (db2c <LORAWAN_TxDone+0x384>)
    d888:	6043      	str	r3, [r0, #4]
    d88a:	4ba9      	ldr	r3, [pc, #676]	; (db30 <LORAWAN_TxDone+0x388>)
    d88c:	4798      	blx	r3
    d88e:	1e06      	subs	r6, r0, #0
    d890:	d108      	bne.n	d8a4 <LORAWAN_TxDone+0xfc>
    d892:	220e      	movs	r2, #14
    d894:	3450      	adds	r4, #80	; 0x50
    d896:	7823      	ldrb	r3, [r4, #0]
    d898:	4393      	bics	r3, r2
    d89a:	001a      	movs	r2, r3
    d89c:	2302      	movs	r3, #2
    d89e:	4313      	orrs	r3, r2
    d8a0:	7023      	strb	r3, [r4, #0]
    d8a2:	e7bc      	b.n	d81e <LORAWAN_TxDone+0x76>
    d8a4:	0023      	movs	r3, r4
    d8a6:	3360      	adds	r3, #96	; 0x60
    d8a8:	7818      	ldrb	r0, [r3, #0]
    d8aa:	0023      	movs	r3, r4
    d8ac:	4038      	ands	r0, r7
    d8ae:	33e6      	adds	r3, #230	; 0xe6
    d8b0:	4fa0      	ldr	r7, [pc, #640]	; (db34 <LORAWAN_TxDone+0x38c>)
    d8b2:	4ca1      	ldr	r4, [pc, #644]	; (db38 <LORAWAN_TxDone+0x390>)
    d8b4:	2800      	cmp	r0, #0
    d8b6:	d009      	beq.n	d8cc <LORAWAN_TxDone+0x124>
    d8b8:	2000      	movs	r0, #0
    d8ba:	2109      	movs	r1, #9
    d8bc:	8018      	strh	r0, [r3, #0]
    d8be:	47a8      	blx	r5
    d8c0:	4b9e      	ldr	r3, [pc, #632]	; (db3c <LORAWAN_TxDone+0x394>)
    d8c2:	4798      	blx	r3
    d8c4:	47a0      	blx	r4
    d8c6:	0030      	movs	r0, r6
    d8c8:	47b8      	blx	r7
    d8ca:	e7a8      	b.n	d81e <LORAWAN_TxDone+0x76>
    d8cc:	2109      	movs	r1, #9
    d8ce:	8018      	strh	r0, [r3, #0]
    d8d0:	47a8      	blx	r5
    d8d2:	4b9b      	ldr	r3, [pc, #620]	; (db40 <LORAWAN_TxDone+0x398>)
    d8d4:	e7f5      	b.n	d8c2 <LORAWAN_TxDone+0x11a>
    d8d6:	0023      	movs	r3, r4
    d8d8:	3360      	adds	r3, #96	; 0x60
    d8da:	7818      	ldrb	r0, [r3, #0]
    d8dc:	0023      	movs	r3, r4
    d8de:	4007      	ands	r7, r0
    d8e0:	4e94      	ldr	r6, [pc, #592]	; (db34 <LORAWAN_TxDone+0x38c>)
    d8e2:	33e6      	adds	r3, #230	; 0xe6
    d8e4:	4c94      	ldr	r4, [pc, #592]	; (db38 <LORAWAN_TxDone+0x390>)
    d8e6:	2f00      	cmp	r7, #0
    d8e8:	d00a      	beq.n	d900 <LORAWAN_TxDone+0x158>
    d8ea:	2700      	movs	r7, #0
    d8ec:	2109      	movs	r1, #9
    d8ee:	0038      	movs	r0, r7
    d8f0:	801f      	strh	r7, [r3, #0]
    d8f2:	47a8      	blx	r5
    d8f4:	4b91      	ldr	r3, [pc, #580]	; (db3c <LORAWAN_TxDone+0x394>)
    d8f6:	4798      	blx	r3
    d8f8:	47a0      	blx	r4
    d8fa:	0038      	movs	r0, r7
    d8fc:	47b0      	blx	r6
    d8fe:	e78e      	b.n	d81e <LORAWAN_TxDone+0x76>
    d900:	2109      	movs	r1, #9
    d902:	0038      	movs	r0, r7
    d904:	801f      	strh	r7, [r3, #0]
    d906:	47a8      	blx	r5
    d908:	4b8d      	ldr	r3, [pc, #564]	; (db40 <LORAWAN_TxDone+0x398>)
    d90a:	e7f4      	b.n	d8f6 <LORAWAN_TxDone+0x14e>
    d90c:	0023      	movs	r3, r4
    d90e:	2000      	movs	r0, #0
    d910:	33e6      	adds	r3, #230	; 0xe6
    d912:	2109      	movs	r1, #9
    d914:	8018      	strh	r0, [r3, #0]
    d916:	47a8      	blx	r5
    d918:	0022      	movs	r2, r4
    d91a:	210e      	movs	r1, #14
    d91c:	3250      	adds	r2, #80	; 0x50
    d91e:	7813      	ldrb	r3, [r2, #0]
    d920:	3460      	adds	r4, #96	; 0x60
    d922:	438b      	bics	r3, r1
    d924:	7013      	strb	r3, [r2, #0]
    d926:	2220      	movs	r2, #32
    d928:	7823      	ldrb	r3, [r4, #0]
    d92a:	4393      	bics	r3, r2
    d92c:	7023      	strb	r3, [r4, #0]
    d92e:	4c82      	ldr	r4, [pc, #520]	; (db38 <LORAWAN_TxDone+0x390>)
    d930:	07db      	lsls	r3, r3, #31
    d932:	d506      	bpl.n	d942 <LORAWAN_TxDone+0x19a>
    d934:	4b81      	ldr	r3, [pc, #516]	; (db3c <LORAWAN_TxDone+0x394>)
    d936:	4798      	blx	r3
    d938:	47a0      	blx	r4
    d93a:	2007      	movs	r0, #7
    d93c:	4b7d      	ldr	r3, [pc, #500]	; (db34 <LORAWAN_TxDone+0x38c>)
    d93e:	4798      	blx	r3
    d940:	e76d      	b.n	d81e <LORAWAN_TxDone+0x76>
    d942:	4b7f      	ldr	r3, [pc, #508]	; (db40 <LORAWAN_TxDone+0x398>)
    d944:	e7f7      	b.n	d936 <LORAWAN_TxDone+0x18e>
    d946:	2d00      	cmp	r5, #0
    d948:	d000      	beq.n	d94c <LORAWAN_TxDone+0x1a4>
    d94a:	e768      	b.n	d81e <LORAWAN_TxDone+0x76>
    d94c:	0023      	movs	r3, r4
    d94e:	33d0      	adds	r3, #208	; 0xd0
    d950:	681b      	ldr	r3, [r3, #0]
    d952:	0026      	movs	r6, r4
    d954:	9302      	str	r3, [sp, #8]
    d956:	0023      	movs	r3, r4
    d958:	33e6      	adds	r3, #230	; 0xe6
    d95a:	801d      	strh	r5, [r3, #0]
    d95c:	2109      	movs	r1, #9
    d95e:	4b6d      	ldr	r3, [pc, #436]	; (db14 <LORAWAN_TxDone+0x36c>)
    d960:	0028      	movs	r0, r5
    d962:	36af      	adds	r6, #175	; 0xaf
    d964:	4798      	blx	r3
    d966:	7833      	ldrb	r3, [r6, #0]
    d968:	2b00      	cmp	r3, #0
    d96a:	d000      	beq.n	d96e <LORAWAN_TxDone+0x1c6>
    d96c:	e0b2      	b.n	dad4 <LORAWAN_TxDone+0x32c>
    d96e:	0027      	movs	r7, r4
    d970:	37b0      	adds	r7, #176	; 0xb0
    d972:	783a      	ldrb	r2, [r7, #0]
    d974:	2a00      	cmp	r2, #0
    d976:	d000      	beq.n	d97a <LORAWAN_TxDone+0x1d2>
    d978:	e0ac      	b.n	dad4 <LORAWAN_TxDone+0x32c>
    d97a:	4b72      	ldr	r3, [pc, #456]	; (db44 <LORAWAN_TxDone+0x39c>)
    d97c:	781b      	ldrb	r3, [r3, #0]
    d97e:	07db      	lsls	r3, r3, #31
    d980:	d513      	bpl.n	d9aa <LORAWAN_TxDone+0x202>
    d982:	6d63      	ldr	r3, [r4, #84]	; 0x54
    d984:	2116      	movs	r1, #22
    d986:	3301      	adds	r3, #1
    d988:	6563      	str	r3, [r4, #84]	; 0x54
    d98a:	0028      	movs	r0, r5
    d98c:	4b61      	ldr	r3, [pc, #388]	; (db14 <LORAWAN_TxDone+0x36c>)
    d98e:	4798      	blx	r3
    d990:	9b02      	ldr	r3, [sp, #8]
    d992:	781b      	ldrb	r3, [r3, #0]
    d994:	2b01      	cmp	r3, #1
    d996:	d000      	beq.n	d99a <LORAWAN_TxDone+0x1f2>
    d998:	e098      	b.n	dacc <LORAWAN_TxDone+0x324>
    d99a:	0022      	movs	r2, r4
    d99c:	3260      	adds	r2, #96	; 0x60
    d99e:	7811      	ldrb	r1, [r2, #0]
    d9a0:	430b      	orrs	r3, r1
    d9a2:	7013      	strb	r3, [r2, #0]
    d9a4:	783b      	ldrb	r3, [r7, #0]
    d9a6:	3301      	adds	r3, #1
    d9a8:	703b      	strb	r3, [r7, #0]
    d9aa:	0023      	movs	r3, r4
    d9ac:	2200      	movs	r2, #0
    d9ae:	33c4      	adds	r3, #196	; 0xc4
    d9b0:	701a      	strb	r2, [r3, #0]
    d9b2:	0022      	movs	r2, r4
    d9b4:	210e      	movs	r1, #14
    d9b6:	2604      	movs	r6, #4
    d9b8:	3250      	adds	r2, #80	; 0x50
    d9ba:	7813      	ldrb	r3, [r2, #0]
    d9bc:	0027      	movs	r7, r4
    d9be:	438b      	bics	r3, r1
    d9c0:	4333      	orrs	r3, r6
    d9c2:	7013      	strb	r3, [r2, #0]
    d9c4:	0023      	movs	r3, r4
    d9c6:	33b3      	adds	r3, #179	; 0xb3
    d9c8:	781b      	ldrb	r3, [r3, #0]
    d9ca:	a906      	add	r1, sp, #24
    d9cc:	708b      	strb	r3, [r1, #2]
    d9ce:	0023      	movs	r3, r4
    d9d0:	33c2      	adds	r3, #194	; 0xc2
    d9d2:	781b      	ldrb	r3, [r3, #0]
    d9d4:	3760      	adds	r7, #96	; 0x60
    d9d6:	704b      	strb	r3, [r1, #1]
    d9d8:	783b      	ldrb	r3, [r7, #0]
    d9da:	ad0b      	add	r5, sp, #44	; 0x2c
    d9dc:	075b      	lsls	r3, r3, #29
    d9de:	0fdb      	lsrs	r3, r3, #31
    d9e0:	700b      	strb	r3, [r1, #0]
    d9e2:	002a      	movs	r2, r5
    d9e4:	4b4e      	ldr	r3, [pc, #312]	; (db20 <LORAWAN_TxDone+0x378>)
    d9e6:	2019      	movs	r0, #25
    d9e8:	4798      	blx	r3
    d9ea:	783b      	ldrb	r3, [r7, #0]
    d9ec:	4233      	tst	r3, r6
    d9ee:	d100      	bne.n	d9f2 <LORAWAN_TxDone+0x24a>
    d9f0:	e0b2      	b.n	db58 <LORAWAN_TxDone+0x3b0>
    d9f2:	2300      	movs	r3, #0
    d9f4:	af09      	add	r7, sp, #36	; 0x24
    d9f6:	703b      	strb	r3, [r7, #0]
    d9f8:	003a      	movs	r2, r7
    d9fa:	2100      	movs	r1, #0
    d9fc:	2009      	movs	r0, #9
    d9fe:	4b48      	ldr	r3, [pc, #288]	; (db20 <LORAWAN_TxDone+0x378>)
    da00:	4798      	blx	r3
    da02:	0039      	movs	r1, r7
    da04:	aa05      	add	r2, sp, #20
    da06:	0030      	movs	r0, r6
    da08:	4b45      	ldr	r3, [pc, #276]	; (db20 <LORAWAN_TxDone+0x378>)
    da0a:	4798      	blx	r3
    da0c:	0021      	movs	r1, r4
    da0e:	792b      	ldrb	r3, [r5, #4]
    da10:	3149      	adds	r1, #73	; 0x49
    da12:	700b      	strb	r3, [r1, #0]
    da14:	0023      	movs	r3, r4
    da16:	270b      	movs	r7, #11
    da18:	782a      	ldrb	r2, [r5, #0]
    da1a:	3345      	adds	r3, #69	; 0x45
    da1c:	701a      	strb	r2, [r3, #0]
    da1e:	786a      	ldrb	r2, [r5, #1]
    da20:	2004      	movs	r0, #4
    da22:	705a      	strb	r2, [r3, #1]
    da24:	78aa      	ldrb	r2, [r5, #2]
    da26:	2600      	movs	r6, #0
    da28:	709a      	strb	r2, [r3, #2]
    da2a:	78ea      	ldrb	r2, [r5, #3]
    da2c:	70da      	strb	r2, [r3, #3]
    da2e:	ab02      	add	r3, sp, #8
    da30:	18ff      	adds	r7, r7, r3
    da32:	003a      	movs	r2, r7
    da34:	4b3a      	ldr	r3, [pc, #232]	; (db20 <LORAWAN_TxDone+0x378>)
    da36:	4798      	blx	r3
    da38:	0023      	movs	r3, r4
    da3a:	3360      	adds	r3, #96	; 0x60
    da3c:	781d      	ldrb	r5, [r3, #0]
    da3e:	2304      	movs	r3, #4
    da40:	401d      	ands	r5, r3
    da42:	2300      	movs	r3, #0
    da44:	0022      	movs	r2, r4
    da46:	56fb      	ldrsb	r3, [r7, r3]
    da48:	42b5      	cmp	r5, r6
    da4a:	d100      	bne.n	da4e <LORAWAN_TxDone+0x2a6>
    da4c:	e087      	b.n	db5e <LORAWAN_TxDone+0x3b6>
    da4e:	2100      	movs	r1, #0
    da50:	32a2      	adds	r2, #162	; 0xa2
    da52:	8817      	ldrh	r7, [r2, #0]
    da54:	aa05      	add	r2, sp, #20
    da56:	5651      	ldrsb	r1, [r2, r1]
    da58:	4d3b      	ldr	r5, [pc, #236]	; (db48 <LORAWAN_TxDone+0x3a0>)
    da5a:	187a      	adds	r2, r7, r1
    da5c:	9202      	str	r2, [sp, #8]
    da5e:	0022      	movs	r2, r4
    da60:	32a0      	adds	r2, #160	; 0xa0
    da62:	8811      	ldrh	r1, [r2, #0]
    da64:	27fa      	movs	r7, #250	; 0xfa
    da66:	18c9      	adds	r1, r1, r3
    da68:	232c      	movs	r3, #44	; 0x2c
    da6a:	33ff      	adds	r3, #255	; 0xff
    da6c:	5ce3      	ldrb	r3, [r4, r3]
    da6e:	00bf      	lsls	r7, r7, #2
    da70:	1ac9      	subs	r1, r1, r3
    da72:	0023      	movs	r3, r4
    da74:	33b6      	adds	r3, #182	; 0xb6
    da76:	7818      	ldrb	r0, [r3, #0]
    da78:	4379      	muls	r1, r7
    da7a:	4b34      	ldr	r3, [pc, #208]	; (db4c <LORAWAN_TxDone+0x3a4>)
    da7c:	0032      	movs	r2, r6
    da7e:	9600      	str	r6, [sp, #0]
    da80:	47a8      	blx	r5
    da82:	232c      	movs	r3, #44	; 0x2c
    da84:	33ff      	adds	r3, #255	; 0xff
    da86:	5ce1      	ldrb	r1, [r4, r3]
    da88:	9b02      	ldr	r3, [sp, #8]
    da8a:	34b7      	adds	r4, #183	; 0xb7
    da8c:	1a59      	subs	r1, r3, r1
    da8e:	7820      	ldrb	r0, [r4, #0]
    da90:	4379      	muls	r1, r7
    da92:	9600      	str	r6, [sp, #0]
    da94:	4b2e      	ldr	r3, [pc, #184]	; (db50 <LORAWAN_TxDone+0x3a8>)
    da96:	0032      	movs	r2, r6
    da98:	47a8      	blx	r5
    da9a:	4b1a      	ldr	r3, [pc, #104]	; (db04 <LORAWAN_TxDone+0x35c>)
    da9c:	2102      	movs	r1, #2
    da9e:	001a      	movs	r2, r3
    daa0:	32e4      	adds	r2, #228	; 0xe4
    daa2:	7812      	ldrb	r2, [r2, #0]
    daa4:	4011      	ands	r1, r2
    daa6:	d100      	bne.n	daaa <LORAWAN_TxDone+0x302>
    daa8:	e08c      	b.n	dbc4 <LORAWAN_TxDone+0x41c>
    daaa:	466a      	mov	r2, sp
    daac:	8992      	ldrh	r2, [r2, #12]
    daae:	a909      	add	r1, sp, #36	; 0x24
    dab0:	800a      	strh	r2, [r1, #0]
    dab2:	001a      	movs	r2, r3
    dab4:	201f      	movs	r0, #31
    dab6:	3260      	adds	r2, #96	; 0x60
    dab8:	7812      	ldrb	r2, [r2, #0]
    daba:	3364      	adds	r3, #100	; 0x64
    dabc:	0752      	lsls	r2, r2, #29
    dabe:	0fd2      	lsrs	r2, r2, #31
    dac0:	710a      	strb	r2, [r1, #4]
    dac2:	881b      	ldrh	r3, [r3, #0]
    dac4:	804b      	strh	r3, [r1, #2]
    dac6:	4b23      	ldr	r3, [pc, #140]	; (db54 <LORAWAN_TxDone+0x3ac>)
    dac8:	4798      	blx	r3
    daca:	e6a8      	b.n	d81e <LORAWAN_TxDone+0x76>
    dacc:	7833      	ldrb	r3, [r6, #0]
    dace:	3301      	adds	r3, #1
    dad0:	7033      	strb	r3, [r6, #0]
    dad2:	e76a      	b.n	d9aa <LORAWAN_TxDone+0x202>
    dad4:	0022      	movs	r2, r4
    dad6:	3250      	adds	r2, #80	; 0x50
    dad8:	7811      	ldrb	r1, [r2, #0]
    dada:	2201      	movs	r2, #1
    dadc:	4211      	tst	r1, r2
    dade:	d100      	bne.n	dae2 <LORAWAN_TxDone+0x33a>
    dae0:	e763      	b.n	d9aa <LORAWAN_TxDone+0x202>
    dae2:	0021      	movs	r1, r4
    dae4:	3160      	adds	r1, #96	; 0x60
    dae6:	7809      	ldrb	r1, [r1, #0]
    dae8:	4211      	tst	r1, r2
    daea:	d104      	bne.n	daf6 <LORAWAN_TxDone+0x34e>
    daec:	189b      	adds	r3, r3, r2
    daee:	0022      	movs	r2, r4
    daf0:	32af      	adds	r2, #175	; 0xaf
    daf2:	7013      	strb	r3, [r2, #0]
    daf4:	e759      	b.n	d9aa <LORAWAN_TxDone+0x202>
    daf6:	0022      	movs	r2, r4
    daf8:	32b0      	adds	r2, #176	; 0xb0
    dafa:	7813      	ldrb	r3, [r2, #0]
    dafc:	3301      	adds	r3, #1
    dafe:	e7f8      	b.n	daf2 <LORAWAN_TxDone+0x34a>
    db00:	0000d531 	.word	0x0000d531
    db04:	20001a4c 	.word	0x20001a4c
    db08:	20001b78 	.word	0x20001b78
    db0c:	20001b6d 	.word	0x20001b6d
    db10:	0000fee5 	.word	0x0000fee5
    db14:	0000845d 	.word	0x0000845d
    db18:	0000c5c1 	.word	0x0000c5c1
    db1c:	0000ffff 	.word	0x0000ffff
    db20:	00008165 	.word	0x00008165
    db24:	00011215 	.word	0x00011215
    db28:	0000cb21 	.word	0x0000cb21
    db2c:	20001b89 	.word	0x20001b89
    db30:	00010835 	.word	0x00010835
    db34:	0000d351 	.word	0x0000d351
    db38:	0000bc1d 	.word	0x0000bc1d
    db3c:	0000c56d 	.word	0x0000c56d
    db40:	0000c59d 	.word	0x0000c59d
    db44:	20001a9c 	.word	0x20001a9c
    db48:	00009485 	.word	0x00009485
    db4c:	0000caa9 	.word	0x0000caa9
    db50:	0000df5d 	.word	0x0000df5d
    db54:	0000819d 	.word	0x0000819d
    db58:	aa05      	add	r2, sp, #20
    db5a:	492d      	ldr	r1, [pc, #180]	; (dc10 <LORAWAN_TxDone+0x468>)
    db5c:	e753      	b.n	da06 <LORAWAN_TxDone+0x25e>
    db5e:	329c      	adds	r2, #156	; 0x9c
    db60:	8811      	ldrh	r1, [r2, #0]
    db62:	26fa      	movs	r6, #250	; 0xfa
    db64:	18c9      	adds	r1, r1, r3
    db66:	232c      	movs	r3, #44	; 0x2c
    db68:	33ff      	adds	r3, #255	; 0xff
    db6a:	5ce3      	ldrb	r3, [r4, r3]
    db6c:	00b6      	lsls	r6, r6, #2
    db6e:	1ac9      	subs	r1, r1, r3
    db70:	0023      	movs	r3, r4
    db72:	33b8      	adds	r3, #184	; 0xb8
    db74:	7818      	ldrb	r0, [r3, #0]
    db76:	4371      	muls	r1, r6
    db78:	4b26      	ldr	r3, [pc, #152]	; (dc14 <LORAWAN_TxDone+0x46c>)
    db7a:	9500      	str	r5, [sp, #0]
    db7c:	002a      	movs	r2, r5
    db7e:	4f26      	ldr	r7, [pc, #152]	; (dc18 <LORAWAN_TxDone+0x470>)
    db80:	47b8      	blx	r7
    db82:	0023      	movs	r3, r4
    db84:	33c8      	adds	r3, #200	; 0xc8
    db86:	781b      	ldrb	r3, [r3, #0]
    db88:	2b04      	cmp	r3, #4
    db8a:	d105      	bne.n	db98 <LORAWAN_TxDone+0x3f0>
    db8c:	2000      	movs	r0, #0
    db8e:	ab05      	add	r3, sp, #20
    db90:	5618      	ldrsb	r0, [r3, r0]
    db92:	4b22      	ldr	r3, [pc, #136]	; (dc1c <LORAWAN_TxDone+0x474>)
    db94:	4798      	blx	r3
    db96:	e780      	b.n	da9a <LORAWAN_TxDone+0x2f2>
    db98:	2b01      	cmp	r3, #1
    db9a:	d000      	beq.n	db9e <LORAWAN_TxDone+0x3f6>
    db9c:	e77d      	b.n	da9a <LORAWAN_TxDone+0x2f2>
    db9e:	0023      	movs	r3, r4
    dba0:	339e      	adds	r3, #158	; 0x9e
    dba2:	8819      	ldrh	r1, [r3, #0]
    dba4:	ab05      	add	r3, sp, #20
    dba6:	781b      	ldrb	r3, [r3, #0]
    dba8:	002a      	movs	r2, r5
    dbaa:	b25b      	sxtb	r3, r3
    dbac:	18c9      	adds	r1, r1, r3
    dbae:	232c      	movs	r3, #44	; 0x2c
    dbb0:	33ff      	adds	r3, #255	; 0xff
    dbb2:	5ce3      	ldrb	r3, [r4, r3]
    dbb4:	34b9      	adds	r4, #185	; 0xb9
    dbb6:	1ac9      	subs	r1, r1, r3
    dbb8:	7820      	ldrb	r0, [r4, #0]
    dbba:	4371      	muls	r1, r6
    dbbc:	9500      	str	r5, [sp, #0]
    dbbe:	4b18      	ldr	r3, [pc, #96]	; (dc20 <LORAWAN_TxDone+0x478>)
    dbc0:	47b8      	blx	r7
    dbc2:	e76a      	b.n	da9a <LORAWAN_TxDone+0x2f2>
    dbc4:	0753      	lsls	r3, r2, #29
    dbc6:	d400      	bmi.n	dbca <LORAWAN_TxDone+0x422>
    dbc8:	e629      	b.n	d81e <LORAWAN_TxDone+0x76>
    dbca:	2020      	movs	r0, #32
    dbcc:	e77b      	b.n	dac6 <LORAWAN_TxDone+0x31e>
    dbce:	4915      	ldr	r1, [pc, #84]	; (dc24 <LORAWAN_TxDone+0x47c>)
    dbd0:	784a      	ldrb	r2, [r1, #1]
    dbd2:	780b      	ldrb	r3, [r1, #0]
    dbd4:	0212      	lsls	r2, r2, #8
    dbd6:	431a      	orrs	r2, r3
    dbd8:	788b      	ldrb	r3, [r1, #2]
    dbda:	041b      	lsls	r3, r3, #16
    dbdc:	431a      	orrs	r2, r3
    dbde:	78cb      	ldrb	r3, [r1, #3]
    dbe0:	061b      	lsls	r3, r3, #24
    dbe2:	4313      	orrs	r3, r2
    dbe4:	d100      	bne.n	dbe8 <LORAWAN_TxDone+0x440>
    dbe6:	e61a      	b.n	d81e <LORAWAN_TxDone+0x76>
    dbe8:	4a0f      	ldr	r2, [pc, #60]	; (dc28 <LORAWAN_TxDone+0x480>)
    dbea:	7811      	ldrb	r1, [r2, #0]
    dbec:	221c      	movs	r2, #28
    dbee:	2904      	cmp	r1, #4
    dbf0:	d003      	beq.n	dbfa <LORAWAN_TxDone+0x452>
    dbf2:	2200      	movs	r2, #0
    dbf4:	2d07      	cmp	r5, #7
    dbf6:	d100      	bne.n	dbfa <LORAWAN_TxDone+0x452>
    dbf8:	002a      	movs	r2, r5
    dbfa:	0021      	movs	r1, r4
    dbfc:	2004      	movs	r0, #4
    dbfe:	31d4      	adds	r1, #212	; 0xd4
    dc00:	7008      	strb	r0, [r1, #0]
    dc02:	0020      	movs	r0, r4
    dc04:	34d0      	adds	r4, #208	; 0xd0
    dc06:	30d8      	adds	r0, #216	; 0xd8
    dc08:	7002      	strb	r2, [r0, #0]
    dc0a:	6820      	ldr	r0, [r4, #0]
    dc0c:	4798      	blx	r3
    dc0e:	e606      	b.n	d81e <LORAWAN_TxDone+0x76>
    dc10:	20001a9a 	.word	0x20001a9a
    dc14:	0000caa9 	.word	0x0000caa9
    dc18:	00009485 	.word	0x00009485
    dc1c:	0000f885 	.word	0x0000f885
    dc20:	0000df5d 	.word	0x0000df5d
    dc24:	20001c8c 	.word	0x20001c8c
    dc28:	20001b78 	.word	0x20001b78

0000dc2c <radioCallback>:
    dc2c:	4b10      	ldr	r3, [pc, #64]	; (dc70 <radioCallback+0x44>)
    dc2e:	b510      	push	{r4, lr}
    dc30:	7018      	strb	r0, [r3, #0]
    dc32:	3801      	subs	r0, #1
    dc34:	b2c0      	uxtb	r0, r0
    dc36:	000c      	movs	r4, r1
    dc38:	281f      	cmp	r0, #31
    dc3a:	d809      	bhi.n	dc50 <radioCallback+0x24>
    dc3c:	2301      	movs	r3, #1
    dc3e:	4083      	lsls	r3, r0
    dc40:	4a0c      	ldr	r2, [pc, #48]	; (dc74 <radioCallback+0x48>)
    dc42:	4213      	tst	r3, r2
    dc44:	d109      	bne.n	dc5a <radioCallback+0x2e>
    dc46:	220a      	movs	r2, #10
    dc48:	4213      	tst	r3, r2
    dc4a:	d102      	bne.n	dc52 <radioCallback+0x26>
    dc4c:	2b00      	cmp	r3, #0
    dc4e:	db08      	blt.n	dc62 <radioCallback+0x36>
    dc50:	bd10      	pop	{r4, pc}
    dc52:	0008      	movs	r0, r1
    dc54:	4b08      	ldr	r3, [pc, #32]	; (dc78 <radioCallback+0x4c>)
    dc56:	4798      	blx	r3
    dc58:	e7fa      	b.n	dc50 <radioCallback+0x24>
    dc5a:	2002      	movs	r0, #2
    dc5c:	4b07      	ldr	r3, [pc, #28]	; (dc7c <radioCallback+0x50>)
    dc5e:	4798      	blx	r3
    dc60:	e7f6      	b.n	dc50 <radioCallback+0x24>
    dc62:	4b07      	ldr	r3, [pc, #28]	; (dc80 <radioCallback+0x54>)
    dc64:	681b      	ldr	r3, [r3, #0]
    dc66:	2b00      	cmp	r3, #0
    dc68:	d0f2      	beq.n	dc50 <radioCallback+0x24>
    dc6a:	4798      	blx	r3
    dc6c:	6020      	str	r0, [r4, #0]
    dc6e:	e7ef      	b.n	dc50 <radioCallback+0x24>
    dc70:	20001b78 	.word	0x20001b78
    dc74:	00008081 	.word	0x00008081
    dc78:	0000d7a9 	.word	0x0000d7a9
    dc7c:	0000fd75 	.word	0x0000fd75
    dc80:	20001c88 	.word	0x20001c88

0000dc84 <LorawanCheckAndDoRetryOnTimeout>:
    dc84:	b513      	push	{r0, r1, r4, lr}
    dc86:	4c34      	ldr	r4, [pc, #208]	; (dd58 <LorawanCheckAndDoRetryOnTimeout+0xd4>)
    dc88:	0023      	movs	r3, r4
    dc8a:	3360      	adds	r3, #96	; 0x60
    dc8c:	781b      	ldrb	r3, [r3, #0]
    dc8e:	0022      	movs	r2, r4
    dc90:	07db      	lsls	r3, r3, #31
    dc92:	d54e      	bpl.n	dd32 <LorawanCheckAndDoRetryOnTimeout+0xae>
    dc94:	0023      	movs	r3, r4
    dc96:	32b0      	adds	r2, #176	; 0xb0
    dc98:	33ae      	adds	r3, #174	; 0xae
    dc9a:	7812      	ldrb	r2, [r2, #0]
    dc9c:	781b      	ldrb	r3, [r3, #0]
    dc9e:	429a      	cmp	r2, r3
    dca0:	d839      	bhi.n	dd16 <LorawanCheckAndDoRetryOnTimeout+0x92>
    dca2:	2395      	movs	r3, #149	; 0x95
    dca4:	005b      	lsls	r3, r3, #1
    dca6:	5ce3      	ldrb	r3, [r4, r3]
    dca8:	2b00      	cmp	r3, #0
    dcaa:	d034      	beq.n	dd16 <LorawanCheckAndDoRetryOnTimeout+0x92>
    dcac:	0023      	movs	r3, r4
    dcae:	33c8      	adds	r3, #200	; 0xc8
    dcb0:	781b      	ldrb	r3, [r3, #0]
    dcb2:	2b01      	cmp	r3, #1
    dcb4:	d11a      	bne.n	dcec <LorawanCheckAndDoRetryOnTimeout+0x68>
    dcb6:	0021      	movs	r1, r4
    dcb8:	220e      	movs	r2, #14
    dcba:	3150      	adds	r1, #80	; 0x50
    dcbc:	780b      	ldrb	r3, [r1, #0]
    dcbe:	4393      	bics	r3, r2
    dcc0:	001a      	movs	r2, r3
    dcc2:	230c      	movs	r3, #12
    dcc4:	4313      	orrs	r3, r2
    dcc6:	700b      	strb	r3, [r1, #0]
    dcc8:	0023      	movs	r3, r4
    dcca:	33a6      	adds	r3, #166	; 0xa6
    dccc:	8819      	ldrh	r1, [r3, #0]
    dcce:	232c      	movs	r3, #44	; 0x2c
    dcd0:	33ff      	adds	r3, #255	; 0xff
    dcd2:	5ce3      	ldrb	r3, [r4, r3]
    dcd4:	2200      	movs	r2, #0
    dcd6:	1acb      	subs	r3, r1, r3
    dcd8:	21fa      	movs	r1, #250	; 0xfa
    dcda:	34bc      	adds	r4, #188	; 0xbc
    dcdc:	0089      	lsls	r1, r1, #2
    dcde:	7820      	ldrb	r0, [r4, #0]
    dce0:	4359      	muls	r1, r3
    dce2:	9200      	str	r2, [sp, #0]
    dce4:	4b1d      	ldr	r3, [pc, #116]	; (dd5c <LorawanCheckAndDoRetryOnTimeout+0xd8>)
    dce6:	4c1e      	ldr	r4, [pc, #120]	; (dd60 <LorawanCheckAndDoRetryOnTimeout+0xdc>)
    dce8:	47a0      	blx	r4
    dcea:	bd13      	pop	{r0, r1, r4, pc}
    dcec:	2b04      	cmp	r3, #4
    dcee:	d1fc      	bne.n	dcea <LorawanCheckAndDoRetryOnTimeout+0x66>
    dcf0:	4b1c      	ldr	r3, [pc, #112]	; (dd64 <LorawanCheckAndDoRetryOnTimeout+0xe0>)
    dcf2:	4798      	blx	r3
    dcf4:	349a      	adds	r4, #154	; 0x9a
    dcf6:	300d      	adds	r0, #13
    dcf8:	8823      	ldrh	r3, [r4, #0]
    dcfa:	b280      	uxth	r0, r0
    dcfc:	4283      	cmp	r3, r0
    dcfe:	d802      	bhi.n	dd06 <LorawanCheckAndDoRetryOnTimeout+0x82>
    dd00:	4b19      	ldr	r3, [pc, #100]	; (dd68 <LorawanCheckAndDoRetryOnTimeout+0xe4>)
    dd02:	4798      	blx	r3
    dd04:	e7f1      	b.n	dcea <LorawanCheckAndDoRetryOnTimeout+0x66>
    dd06:	4b19      	ldr	r3, [pc, #100]	; (dd6c <LorawanCheckAndDoRetryOnTimeout+0xe8>)
    dd08:	4798      	blx	r3
    dd0a:	4b19      	ldr	r3, [pc, #100]	; (dd70 <LorawanCheckAndDoRetryOnTimeout+0xec>)
    dd0c:	4798      	blx	r3
    dd0e:	200e      	movs	r0, #14
    dd10:	4b18      	ldr	r3, [pc, #96]	; (dd74 <LorawanCheckAndDoRetryOnTimeout+0xf0>)
    dd12:	4798      	blx	r3
    dd14:	e7e9      	b.n	dcea <LorawanCheckAndDoRetryOnTimeout+0x66>
    dd16:	4b15      	ldr	r3, [pc, #84]	; (dd6c <LorawanCheckAndDoRetryOnTimeout+0xe8>)
    dd18:	4798      	blx	r3
    dd1a:	4b15      	ldr	r3, [pc, #84]	; (dd70 <LorawanCheckAndDoRetryOnTimeout+0xec>)
    dd1c:	4798      	blx	r3
    dd1e:	34c8      	adds	r4, #200	; 0xc8
    dd20:	4b14      	ldr	r3, [pc, #80]	; (dd74 <LorawanCheckAndDoRetryOnTimeout+0xf0>)
    dd22:	2012      	movs	r0, #18
    dd24:	4798      	blx	r3
    dd26:	7823      	ldrb	r3, [r4, #0]
    dd28:	2b04      	cmp	r3, #4
    dd2a:	d1de      	bne.n	dcea <LorawanCheckAndDoRetryOnTimeout+0x66>
    dd2c:	4b12      	ldr	r3, [pc, #72]	; (dd78 <LorawanCheckAndDoRetryOnTimeout+0xf4>)
    dd2e:	4798      	blx	r3
    dd30:	e7db      	b.n	dcea <LorawanCheckAndDoRetryOnTimeout+0x66>
    dd32:	0023      	movs	r3, r4
    dd34:	32af      	adds	r2, #175	; 0xaf
    dd36:	33ad      	adds	r3, #173	; 0xad
    dd38:	7812      	ldrb	r2, [r2, #0]
    dd3a:	781b      	ldrb	r3, [r3, #0]
    dd3c:	429a      	cmp	r2, r3
    dd3e:	d804      	bhi.n	dd4a <LorawanCheckAndDoRetryOnTimeout+0xc6>
    dd40:	2395      	movs	r3, #149	; 0x95
    dd42:	005b      	lsls	r3, r3, #1
    dd44:	5ce3      	ldrb	r3, [r4, r3]
    dd46:	2b00      	cmp	r3, #0
    dd48:	d1da      	bne.n	dd00 <LorawanCheckAndDoRetryOnTimeout+0x7c>
    dd4a:	4b0c      	ldr	r3, [pc, #48]	; (dd7c <LorawanCheckAndDoRetryOnTimeout+0xf8>)
    dd4c:	4798      	blx	r3
    dd4e:	4b08      	ldr	r3, [pc, #32]	; (dd70 <LorawanCheckAndDoRetryOnTimeout+0xec>)
    dd50:	4798      	blx	r3
    dd52:	2008      	movs	r0, #8
    dd54:	e7dc      	b.n	dd10 <LorawanCheckAndDoRetryOnTimeout+0x8c>
    dd56:	46c0      	nop			; (mov r8, r8)
    dd58:	20001a4c 	.word	0x20001a4c
    dd5c:	0000dd81 	.word	0x0000dd81
    dd60:	00009485 	.word	0x00009485
    dd64:	0000bd09 	.word	0x0000bd09
    dd68:	0000cb8d 	.word	0x0000cb8d
    dd6c:	0000c56d 	.word	0x0000c56d
    dd70:	0000bc1d 	.word	0x0000bc1d
    dd74:	0000d351 	.word	0x0000d351
    dd78:	00010819 	.word	0x00010819
    dd7c:	0000c59d 	.word	0x0000c59d

0000dd80 <AckRetransmissionCallback>:
    dd80:	b510      	push	{r4, lr}
    dd82:	4c1c      	ldr	r4, [pc, #112]	; (ddf4 <AckRetransmissionCallback+0x74>)
    dd84:	0023      	movs	r3, r4
    dd86:	3350      	adds	r3, #80	; 0x50
    dd88:	781b      	ldrb	r3, [r3, #0]
    dd8a:	2b7f      	cmp	r3, #127	; 0x7f
    dd8c:	d82e      	bhi.n	ddec <AckRetransmissionCallback+0x6c>
    dd8e:	0023      	movs	r3, r4
    dd90:	33c8      	adds	r3, #200	; 0xc8
    dd92:	781b      	ldrb	r3, [r3, #0]
    dd94:	2b04      	cmp	r3, #4
    dd96:	d102      	bne.n	dd9e <AckRetransmissionCallback+0x1e>
    dd98:	4b17      	ldr	r3, [pc, #92]	; (ddf8 <AckRetransmissionCallback+0x78>)
    dd9a:	4798      	blx	r3
    dd9c:	e01f      	b.n	ddde <AckRetransmissionCallback+0x5e>
    dd9e:	2b01      	cmp	r3, #1
    dda0:	d11d      	bne.n	ddde <AckRetransmissionCallback+0x5e>
    dda2:	0022      	movs	r2, r4
    dda4:	0023      	movs	r3, r4
    dda6:	32b0      	adds	r2, #176	; 0xb0
    dda8:	33ae      	adds	r3, #174	; 0xae
    ddaa:	7812      	ldrb	r2, [r2, #0]
    ddac:	781b      	ldrb	r3, [r3, #0]
    ddae:	429a      	cmp	r2, r3
    ddb0:	d816      	bhi.n	dde0 <AckRetransmissionCallback+0x60>
    ddb2:	2395      	movs	r3, #149	; 0x95
    ddb4:	005b      	lsls	r3, r3, #1
    ddb6:	5ce3      	ldrb	r3, [r4, r3]
    ddb8:	2b00      	cmp	r3, #0
    ddba:	d011      	beq.n	dde0 <AckRetransmissionCallback+0x60>
    ddbc:	4b0f      	ldr	r3, [pc, #60]	; (ddfc <AckRetransmissionCallback+0x7c>)
    ddbe:	4798      	blx	r3
    ddc0:	349a      	adds	r4, #154	; 0x9a
    ddc2:	300d      	adds	r0, #13
    ddc4:	8823      	ldrh	r3, [r4, #0]
    ddc6:	b280      	uxth	r0, r0
    ddc8:	4283      	cmp	r3, r0
    ddca:	d801      	bhi.n	ddd0 <AckRetransmissionCallback+0x50>
    ddcc:	4b0c      	ldr	r3, [pc, #48]	; (de00 <AckRetransmissionCallback+0x80>)
    ddce:	e7e4      	b.n	dd9a <AckRetransmissionCallback+0x1a>
    ddd0:	4b0c      	ldr	r3, [pc, #48]	; (de04 <AckRetransmissionCallback+0x84>)
    ddd2:	4798      	blx	r3
    ddd4:	4b0c      	ldr	r3, [pc, #48]	; (de08 <AckRetransmissionCallback+0x88>)
    ddd6:	4798      	blx	r3
    ddd8:	200e      	movs	r0, #14
    ddda:	4b0c      	ldr	r3, [pc, #48]	; (de0c <AckRetransmissionCallback+0x8c>)
    dddc:	4798      	blx	r3
    ddde:	bd10      	pop	{r4, pc}
    dde0:	4b08      	ldr	r3, [pc, #32]	; (de04 <AckRetransmissionCallback+0x84>)
    dde2:	4798      	blx	r3
    dde4:	4b08      	ldr	r3, [pc, #32]	; (de08 <AckRetransmissionCallback+0x88>)
    dde6:	4798      	blx	r3
    dde8:	2012      	movs	r0, #18
    ddea:	e7f6      	b.n	ddda <AckRetransmissionCallback+0x5a>
    ddec:	4b05      	ldr	r3, [pc, #20]	; (de04 <AckRetransmissionCallback+0x84>)
    ddee:	4798      	blx	r3
    ddf0:	4b05      	ldr	r3, [pc, #20]	; (de08 <AckRetransmissionCallback+0x88>)
    ddf2:	e7d2      	b.n	dd9a <AckRetransmissionCallback+0x1a>
    ddf4:	20001a4c 	.word	0x20001a4c
    ddf8:	0000dc85 	.word	0x0000dc85
    ddfc:	0000bd09 	.word	0x0000bd09
    de00:	0000cb8d 	.word	0x0000cb8d
    de04:	0000c56d 	.word	0x0000c56d
    de08:	0000bc1d 	.word	0x0000bc1d
    de0c:	0000d351 	.word	0x0000d351

0000de10 <LORAWAN_RxTimeout>:
    de10:	4b22      	ldr	r3, [pc, #136]	; (de9c <LORAWAN_RxTimeout+0x8c>)
    de12:	b510      	push	{r4, lr}
    de14:	001a      	movs	r2, r3
    de16:	3250      	adds	r2, #80	; 0x50
    de18:	7812      	ldrb	r2, [r2, #0]
    de1a:	b251      	sxtb	r1, r2
    de1c:	2900      	cmp	r1, #0
    de1e:	db21      	blt.n	de64 <LORAWAN_RxTimeout+0x54>
    de20:	0019      	movs	r1, r3
    de22:	31c8      	adds	r1, #200	; 0xc8
    de24:	7809      	ldrb	r1, [r1, #0]
    de26:	2904      	cmp	r1, #4
    de28:	d104      	bne.n	de34 <LORAWAN_RxTimeout+0x24>
    de2a:	07d1      	lsls	r1, r2, #31
    de2c:	d502      	bpl.n	de34 <LORAWAN_RxTimeout+0x24>
    de2e:	4b1c      	ldr	r3, [pc, #112]	; (dea0 <LORAWAN_RxTimeout+0x90>)
    de30:	4798      	blx	r3
    de32:	bd10      	pop	{r4, pc}
    de34:	210e      	movs	r1, #14
    de36:	0010      	movs	r0, r2
    de38:	4008      	ands	r0, r1
    de3a:	2806      	cmp	r0, #6
    de3c:	d107      	bne.n	de4e <LORAWAN_RxTimeout+0x3e>
    de3e:	3350      	adds	r3, #80	; 0x50
    de40:	781a      	ldrb	r2, [r3, #0]
    de42:	438a      	bics	r2, r1
    de44:	0011      	movs	r1, r2
    de46:	2208      	movs	r2, #8
    de48:	430a      	orrs	r2, r1
    de4a:	701a      	strb	r2, [r3, #0]
    de4c:	e7f1      	b.n	de32 <LORAWAN_RxTimeout+0x22>
    de4e:	3360      	adds	r3, #96	; 0x60
    de50:	781b      	ldrb	r3, [r3, #0]
    de52:	075b      	lsls	r3, r3, #29
    de54:	d502      	bpl.n	de5c <LORAWAN_RxTimeout+0x4c>
    de56:	4b13      	ldr	r3, [pc, #76]	; (dea4 <LORAWAN_RxTimeout+0x94>)
    de58:	4798      	blx	r3
    de5a:	e7ea      	b.n	de32 <LORAWAN_RxTimeout+0x22>
    de5c:	07d3      	lsls	r3, r2, #31
    de5e:	d5e8      	bpl.n	de32 <LORAWAN_RxTimeout+0x22>
    de60:	4b11      	ldr	r3, [pc, #68]	; (dea8 <LORAWAN_RxTimeout+0x98>)
    de62:	e7f9      	b.n	de58 <LORAWAN_RxTimeout+0x48>
    de64:	4811      	ldr	r0, [pc, #68]	; (deac <LORAWAN_RxTimeout+0x9c>)
    de66:	7841      	ldrb	r1, [r0, #1]
    de68:	7802      	ldrb	r2, [r0, #0]
    de6a:	0209      	lsls	r1, r1, #8
    de6c:	4311      	orrs	r1, r2
    de6e:	7882      	ldrb	r2, [r0, #2]
    de70:	0412      	lsls	r2, r2, #16
    de72:	4311      	orrs	r1, r2
    de74:	78c2      	ldrb	r2, [r0, #3]
    de76:	0612      	lsls	r2, r2, #24
    de78:	430a      	orrs	r2, r1
    de7a:	d0da      	beq.n	de32 <LORAWAN_RxTimeout+0x22>
    de7c:	2190      	movs	r1, #144	; 0x90
    de7e:	2001      	movs	r0, #1
    de80:	0049      	lsls	r1, r1, #1
    de82:	5458      	strb	r0, [r3, r1]
    de84:	0019      	movs	r1, r3
    de86:	2404      	movs	r4, #4
    de88:	31d4      	adds	r1, #212	; 0xd4
    de8a:	700c      	strb	r4, [r1, #0]
    de8c:	001c      	movs	r4, r3
    de8e:	33d0      	adds	r3, #208	; 0xd0
    de90:	34d8      	adds	r4, #216	; 0xd8
    de92:	7020      	strb	r0, [r4, #0]
    de94:	6818      	ldr	r0, [r3, #0]
    de96:	4790      	blx	r2
    de98:	e7cb      	b.n	de32 <LORAWAN_RxTimeout+0x22>
    de9a:	46c0      	nop			; (mov r8, r8)
    de9c:	20001a4c 	.word	0x20001a4c
    dea0:	0000f909 	.word	0x0000f909
    dea4:	0000c5c1 	.word	0x0000c5c1
    dea8:	0000dc85 	.word	0x0000dc85
    deac:	20001c8c 	.word	0x20001c8c

0000deb0 <LorawanConfigureRadioForRX2>:
    deb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    deb2:	466b      	mov	r3, sp
    deb4:	4c21      	ldr	r4, [pc, #132]	; (df3c <LorawanConfigureRadioForRX2+0x8c>)
    deb6:	1cdd      	adds	r5, r3, #3
    deb8:	0023      	movs	r3, r4
    deba:	2100      	movs	r1, #0
    debc:	3360      	adds	r3, #96	; 0x60
    debe:	781b      	ldrb	r3, [r3, #0]
    dec0:	0007      	movs	r7, r0
    dec2:	7029      	strb	r1, [r5, #0]
    dec4:	075b      	lsls	r3, r3, #29
    dec6:	d52c      	bpl.n	df22 <LorawanConfigureRadioForRX2+0x72>
    dec8:	002a      	movs	r2, r5
    deca:	2009      	movs	r0, #9
    decc:	4b1c      	ldr	r3, [pc, #112]	; (df40 <LorawanConfigureRadioForRX2+0x90>)
    dece:	4798      	blx	r3
    ded0:	0022      	movs	r2, r4
    ded2:	0023      	movs	r3, r4
    ded4:	324c      	adds	r2, #76	; 0x4c
    ded6:	8811      	ldrh	r1, [r2, #0]
    ded8:	334a      	adds	r3, #74	; 0x4a
    deda:	881b      	ldrh	r3, [r3, #0]
    dedc:	0409      	lsls	r1, r1, #16
    dede:	4319      	orrs	r1, r3
    dee0:	7828      	ldrb	r0, [r5, #0]
    dee2:	4b18      	ldr	r3, [pc, #96]	; (df44 <LorawanConfigureRadioForRX2+0x94>)
    dee4:	4798      	blx	r3
    dee6:	2300      	movs	r3, #0
    dee8:	0022      	movs	r2, r4
    deea:	ae01      	add	r6, sp, #4
    deec:	7033      	strb	r3, [r6, #0]
    deee:	32c8      	adds	r2, #200	; 0xc8
    def0:	7812      	ldrb	r2, [r2, #0]
    def2:	2a04      	cmp	r2, #4
    def4:	d11a      	bne.n	df2c <LorawanConfigureRadioForRX2+0x7c>
    def6:	3450      	adds	r4, #80	; 0x50
    def8:	7822      	ldrb	r2, [r4, #0]
    defa:	07d2      	lsls	r2, r2, #31
    defc:	d516      	bpl.n	df2c <LorawanConfigureRadioForRX2+0x7c>
    defe:	8073      	strh	r3, [r6, #2]
    df00:	0030      	movs	r0, r6
    df02:	4b11      	ldr	r3, [pc, #68]	; (df48 <LorawanConfigureRadioForRX2+0x98>)
    df04:	4798      	blx	r3
    df06:	1e04      	subs	r4, r0, #0
    df08:	d00a      	beq.n	df20 <LorawanConfigureRadioForRX2+0x70>
    df0a:	4b10      	ldr	r3, [pc, #64]	; (df4c <LorawanConfigureRadioForRX2+0x9c>)
    df0c:	4798      	blx	r3
    df0e:	4b10      	ldr	r3, [pc, #64]	; (df50 <LorawanConfigureRadioForRX2+0xa0>)
    df10:	4798      	blx	r3
    df12:	4b10      	ldr	r3, [pc, #64]	; (df54 <LorawanConfigureRadioForRX2+0xa4>)
    df14:	4798      	blx	r3
    df16:	2f00      	cmp	r7, #0
    df18:	d002      	beq.n	df20 <LorawanConfigureRadioForRX2+0x70>
    df1a:	0020      	movs	r0, r4
    df1c:	4b0e      	ldr	r3, [pc, #56]	; (df58 <LorawanConfigureRadioForRX2+0xa8>)
    df1e:	4798      	blx	r3
    df20:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    df22:	0023      	movs	r3, r4
    df24:	334e      	adds	r3, #78	; 0x4e
    df26:	781b      	ldrb	r3, [r3, #0]
    df28:	702b      	strb	r3, [r5, #0]
    df2a:	e7d1      	b.n	ded0 <LorawanConfigureRadioForRX2+0x20>
    df2c:	466b      	mov	r3, sp
    df2e:	0029      	movs	r1, r5
    df30:	1d9a      	adds	r2, r3, #6
    df32:	2003      	movs	r0, #3
    df34:	4b02      	ldr	r3, [pc, #8]	; (df40 <LorawanConfigureRadioForRX2+0x90>)
    df36:	4798      	blx	r3
    df38:	e7e2      	b.n	df00 <LorawanConfigureRadioForRX2+0x50>
    df3a:	46c0      	nop			; (mov r8, r8)
    df3c:	20001a4c 	.word	0x20001a4c
    df40:	00008165 	.word	0x00008165
    df44:	0000ca3d 	.word	0x0000ca3d
    df48:	00011215 	.word	0x00011215
    df4c:	0000c56d 	.word	0x0000c56d
    df50:	0000c59d 	.word	0x0000c59d
    df54:	0000bc1d 	.word	0x0000bc1d
    df58:	0000d351 	.word	0x0000d351

0000df5c <LorawanReceiveWindow2Callback>:
    df5c:	b570      	push	{r4, r5, r6, lr}
    df5e:	4c16      	ldr	r4, [pc, #88]	; (dfb8 <LorawanReceiveWindow2Callback+0x5c>)
    df60:	0025      	movs	r5, r4
    df62:	3550      	adds	r5, #80	; 0x50
    df64:	782b      	ldrb	r3, [r5, #0]
    df66:	2b7f      	cmp	r3, #127	; 0x7f
    df68:	d811      	bhi.n	df8e <LorawanReceiveWindow2Callback+0x32>
    df6a:	4b14      	ldr	r3, [pc, #80]	; (dfbc <LorawanReceiveWindow2Callback+0x60>)
    df6c:	4798      	blx	r3
    df6e:	2801      	cmp	r0, #1
    df70:	d109      	bne.n	df86 <LorawanReceiveWindow2Callback+0x2a>
    df72:	220e      	movs	r2, #14
    df74:	782b      	ldrb	r3, [r5, #0]
    df76:	4393      	bics	r3, r2
    df78:	001a      	movs	r2, r3
    df7a:	230a      	movs	r3, #10
    df7c:	4313      	orrs	r3, r2
    df7e:	702b      	strb	r3, [r5, #0]
    df80:	4b0f      	ldr	r3, [pc, #60]	; (dfc0 <LorawanReceiveWindow2Callback+0x64>)
    df82:	4798      	blx	r3
    df84:	bd70      	pop	{r4, r5, r6, pc}
    df86:	2301      	movs	r3, #1
    df88:	34c4      	adds	r4, #196	; 0xc4
    df8a:	7023      	strb	r3, [r4, #0]
    df8c:	e7fa      	b.n	df84 <LorawanReceiveWindow2Callback+0x28>
    df8e:	2104      	movs	r1, #4
    df90:	3460      	adds	r4, #96	; 0x60
    df92:	7822      	ldrb	r2, [r4, #0]
    df94:	420a      	tst	r2, r1
    df96:	d007      	beq.n	dfa8 <LorawanReceiveWindow2Callback+0x4c>
    df98:	2001      	movs	r0, #1
    df9a:	4383      	bics	r3, r0
    df9c:	438a      	bics	r2, r1
    df9e:	702b      	strb	r3, [r5, #0]
    dfa0:	3107      	adds	r1, #7
    dfa2:	4b08      	ldr	r3, [pc, #32]	; (dfc4 <LorawanReceiveWindow2Callback+0x68>)
    dfa4:	7022      	strb	r2, [r4, #0]
    dfa6:	4798      	blx	r3
    dfa8:	4b07      	ldr	r3, [pc, #28]	; (dfc8 <LorawanReceiveWindow2Callback+0x6c>)
    dfaa:	4798      	blx	r3
    dfac:	4b07      	ldr	r3, [pc, #28]	; (dfcc <LorawanReceiveWindow2Callback+0x70>)
    dfae:	4798      	blx	r3
    dfb0:	4b07      	ldr	r3, [pc, #28]	; (dfd0 <LorawanReceiveWindow2Callback+0x74>)
    dfb2:	4798      	blx	r3
    dfb4:	e7e6      	b.n	df84 <LorawanReceiveWindow2Callback+0x28>
    dfb6:	46c0      	nop			; (mov r8, r8)
    dfb8:	20001a4c 	.word	0x20001a4c
    dfbc:	00010819 	.word	0x00010819
    dfc0:	0000deb1 	.word	0x0000deb1
    dfc4:	0000845d 	.word	0x0000845d
    dfc8:	0000c59d 	.word	0x0000c59d
    dfcc:	0000c56d 	.word	0x0000c56d
    dfd0:	0000bc1d 	.word	0x0000bc1d

0000dfd4 <SetReceptionNotOkState>:
    dfd4:	2290      	movs	r2, #144	; 0x90
    dfd6:	2101      	movs	r1, #1
    dfd8:	4b19      	ldr	r3, [pc, #100]	; (e040 <SetReceptionNotOkState+0x6c>)
    dfda:	0052      	lsls	r2, r2, #1
    dfdc:	b510      	push	{r4, lr}
    dfde:	5499      	strb	r1, [r3, r2]
    dfe0:	001a      	movs	r2, r3
    dfe2:	0019      	movs	r1, r3
    dfe4:	32c8      	adds	r2, #200	; 0xc8
    dfe6:	7812      	ldrb	r2, [r2, #0]
    dfe8:	3150      	adds	r1, #80	; 0x50
    dfea:	200e      	movs	r0, #14
    dfec:	2a01      	cmp	r2, #1
    dfee:	d11d      	bne.n	e02c <SetReceptionNotOkState+0x58>
    dff0:	780a      	ldrb	r2, [r1, #0]
    dff2:	4002      	ands	r2, r0
    dff4:	2a0a      	cmp	r2, #10
    dff6:	d006      	beq.n	e006 <SetReceptionNotOkState+0x32>
    dff8:	2a06      	cmp	r2, #6
    dffa:	d113      	bne.n	e024 <SetReceptionNotOkState+0x50>
    dffc:	001a      	movs	r2, r3
    dffe:	32c4      	adds	r2, #196	; 0xc4
    e000:	7812      	ldrb	r2, [r2, #0]
    e002:	2a00      	cmp	r2, #0
    e004:	d00e      	beq.n	e024 <SetReceptionNotOkState+0x50>
    e006:	0019      	movs	r1, r3
    e008:	2001      	movs	r0, #1
    e00a:	3160      	adds	r1, #96	; 0x60
    e00c:	780a      	ldrb	r2, [r1, #0]
    e00e:	240e      	movs	r4, #14
    e010:	4382      	bics	r2, r0
    e012:	700a      	strb	r2, [r1, #0]
    e014:	001a      	movs	r2, r3
    e016:	3250      	adds	r2, #80	; 0x50
    e018:	7811      	ldrb	r1, [r2, #0]
    e01a:	43a1      	bics	r1, r4
    e01c:	7011      	strb	r1, [r2, #0]
    e01e:	7851      	ldrb	r1, [r2, #1]
    e020:	4381      	bics	r1, r0
    e022:	7051      	strb	r1, [r2, #1]
    e024:	2200      	movs	r2, #0
    e026:	33c4      	adds	r3, #196	; 0xc4
    e028:	701a      	strb	r2, [r3, #0]
    e02a:	bd10      	pop	{r4, pc}
    e02c:	230a      	movs	r3, #10
    e02e:	780a      	ldrb	r2, [r1, #0]
    e030:	4382      	bics	r2, r0
    e032:	4313      	orrs	r3, r2
    e034:	700b      	strb	r3, [r1, #0]
    e036:	2000      	movs	r0, #0
    e038:	4b02      	ldr	r3, [pc, #8]	; (e044 <SetReceptionNotOkState+0x70>)
    e03a:	4798      	blx	r3
    e03c:	e7f5      	b.n	e02a <SetReceptionNotOkState+0x56>
    e03e:	46c0      	nop			; (mov r8, r8)
    e040:	20001a4c 	.word	0x20001a4c
    e044:	0000deb1 	.word	0x0000deb1

0000e048 <UpdateCurrentDataRateAfterDataRangeChanges>:
    e048:	4b09      	ldr	r3, [pc, #36]	; (e070 <UpdateCurrentDataRateAfterDataRangeChanges+0x28>)
    e04a:	001a      	movs	r2, r3
    e04c:	32bf      	adds	r2, #191	; 0xbf
    e04e:	7811      	ldrb	r1, [r2, #0]
    e050:	001a      	movs	r2, r3
    e052:	32b3      	adds	r2, #179	; 0xb3
    e054:	7810      	ldrb	r0, [r2, #0]
    e056:	4288      	cmp	r0, r1
    e058:	d900      	bls.n	e05c <UpdateCurrentDataRateAfterDataRangeChanges+0x14>
    e05a:	7011      	strb	r1, [r2, #0]
    e05c:	001a      	movs	r2, r3
    e05e:	33b3      	adds	r3, #179	; 0xb3
    e060:	32be      	adds	r2, #190	; 0xbe
    e062:	7812      	ldrb	r2, [r2, #0]
    e064:	7819      	ldrb	r1, [r3, #0]
    e066:	4291      	cmp	r1, r2
    e068:	d200      	bcs.n	e06c <UpdateCurrentDataRateAfterDataRangeChanges+0x24>
    e06a:	701a      	strb	r2, [r3, #0]
    e06c:	4770      	bx	lr
    e06e:	46c0      	nop			; (mov r8, r8)
    e070:	20001a4c 	.word	0x20001a4c

0000e074 <ExecuteNewChannel>:
    e074:	b5f0      	push	{r4, r5, r6, r7, lr}
    e076:	b08d      	sub	sp, #52	; 0x34
    e078:	7804      	ldrb	r4, [r0, #0]
    e07a:	ab02      	add	r3, sp, #8
    e07c:	0006      	movs	r6, r0
    e07e:	71dc      	strb	r4, [r3, #7]
    e080:	1c41      	adds	r1, r0, #1
    e082:	2204      	movs	r2, #4
    e084:	4b54      	ldr	r3, [pc, #336]	; (e1d8 <ExecuteNewChannel+0x164>)
    e086:	a808      	add	r0, sp, #32
    e088:	4798      	blx	r3
    e08a:	9b08      	ldr	r3, [sp, #32]
    e08c:	a904      	add	r1, sp, #16
    e08e:	021d      	lsls	r5, r3, #8
    e090:	2364      	movs	r3, #100	; 0x64
    e092:	0a2d      	lsrs	r5, r5, #8
    e094:	435d      	muls	r5, r3
    e096:	1d73      	adds	r3, r6, #5
    e098:	9301      	str	r3, [sp, #4]
    e09a:	7933      	ldrb	r3, [r6, #4]
    e09c:	2015      	movs	r0, #21
    e09e:	9300      	str	r3, [sp, #0]
    e0a0:	2300      	movs	r3, #0
    e0a2:	4e4e      	ldr	r6, [pc, #312]	; (e1dc <ExecuteNewChannel+0x168>)
    e0a4:	700c      	strb	r4, [r1, #0]
    e0a6:	9508      	str	r5, [sp, #32]
    e0a8:	704b      	strb	r3, [r1, #1]
    e0aa:	47b0      	blx	r6
    e0ac:	4c4c      	ldr	r4, [pc, #304]	; (e1e0 <ExecuteNewChannel+0x16c>)
    e0ae:	2808      	cmp	r0, #8
    e0b0:	d12b      	bne.n	e10a <ExecuteNewChannel+0x96>
    e0b2:	466a      	mov	r2, sp
    e0b4:	ab02      	add	r3, sp, #8
    e0b6:	79db      	ldrb	r3, [r3, #7]
    e0b8:	7812      	ldrb	r2, [r2, #0]
    e0ba:	af06      	add	r7, sp, #24
    e0bc:	a90a      	add	r1, sp, #40	; 0x28
    e0be:	3806      	subs	r0, #6
    e0c0:	703b      	strb	r3, [r7, #0]
    e0c2:	707a      	strb	r2, [r7, #1]
    e0c4:	710b      	strb	r3, [r1, #4]
    e0c6:	950a      	str	r5, [sp, #40]	; 0x28
    e0c8:	47b0      	blx	r6
    e0ca:	2808      	cmp	r0, #8
    e0cc:	d001      	beq.n	e0d2 <ExecuteNewChannel+0x5e>
    e0ce:	2d00      	cmp	r5, #0
    e0d0:	d10b      	bne.n	e0ea <ExecuteNewChannel+0x76>
    e0d2:	0023      	movs	r3, r4
    e0d4:	33ac      	adds	r3, #172	; 0xac
    e0d6:	781a      	ldrb	r2, [r3, #0]
    e0d8:	2303      	movs	r3, #3
    e0da:	4353      	muls	r3, r2
    e0dc:	2280      	movs	r2, #128	; 0x80
    e0de:	18e3      	adds	r3, r4, r3
    e0e0:	3360      	adds	r3, #96	; 0x60
    e0e2:	79d9      	ldrb	r1, [r3, #7]
    e0e4:	4252      	negs	r2, r2
    e0e6:	430a      	orrs	r2, r1
    e0e8:	71da      	strb	r2, [r3, #7]
    e0ea:	0039      	movs	r1, r7
    e0ec:	2012      	movs	r0, #18
    e0ee:	47b0      	blx	r6
    e0f0:	2808      	cmp	r0, #8
    e0f2:	d10a      	bne.n	e10a <ExecuteNewChannel+0x96>
    e0f4:	0023      	movs	r3, r4
    e0f6:	33ac      	adds	r3, #172	; 0xac
    e0f8:	781a      	ldrb	r2, [r3, #0]
    e0fa:	2303      	movs	r3, #3
    e0fc:	4353      	muls	r3, r2
    e0fe:	2240      	movs	r2, #64	; 0x40
    e100:	18e3      	adds	r3, r4, r3
    e102:	3360      	adds	r3, #96	; 0x60
    e104:	79d9      	ldrb	r1, [r3, #7]
    e106:	430a      	orrs	r2, r1
    e108:	71da      	strb	r2, [r3, #7]
    e10a:	0023      	movs	r3, r4
    e10c:	33ac      	adds	r3, #172	; 0xac
    e10e:	781a      	ldrb	r2, [r3, #0]
    e110:	2303      	movs	r3, #3
    e112:	4353      	muls	r3, r2
    e114:	18e3      	adds	r3, r4, r3
    e116:	3360      	adds	r3, #96	; 0x60
    e118:	79db      	ldrb	r3, [r3, #7]
    e11a:	09da      	lsrs	r2, r3, #7
    e11c:	2a01      	cmp	r2, #1
    e11e:	d150      	bne.n	e1c2 <ExecuteNewChannel+0x14e>
    e120:	065b      	lsls	r3, r3, #25
    e122:	d54e      	bpl.n	e1c2 <ExecuteNewChannel+0x14e>
    e124:	4e2f      	ldr	r6, [pc, #188]	; (e1e4 <ExecuteNewChannel+0x170>)
    e126:	2d00      	cmp	r5, #0
    e128:	d04e      	beq.n	e1c8 <ExecuteNewChannel+0x154>
    e12a:	a906      	add	r1, sp, #24
    e12c:	2012      	movs	r0, #18
    e12e:	47b0      	blx	r6
    e130:	ad07      	add	r5, sp, #28
    e132:	a90a      	add	r1, sp, #40	; 0x28
    e134:	2000      	movs	r0, #0
    e136:	47b0      	blx	r6
    e138:	002a      	movs	r2, r5
    e13a:	2100      	movs	r1, #0
    e13c:	2014      	movs	r0, #20
    e13e:	4f2a      	ldr	r7, [pc, #168]	; (e1e8 <ExecuteNewChannel+0x174>)
    e140:	47b8      	blx	r7
    e142:	0023      	movs	r3, r4
    e144:	782a      	ldrb	r2, [r5, #0]
    e146:	33be      	adds	r3, #190	; 0xbe
    e148:	701a      	strb	r2, [r3, #0]
    e14a:	0023      	movs	r3, r4
    e14c:	786a      	ldrb	r2, [r5, #1]
    e14e:	33bf      	adds	r3, #191	; 0xbf
    e150:	701a      	strb	r2, [r3, #0]
    e152:	34e4      	adds	r4, #228	; 0xe4
    e154:	4b25      	ldr	r3, [pc, #148]	; (e1ec <ExecuteNewChannel+0x178>)
    e156:	4798      	blx	r3
    e158:	7823      	ldrb	r3, [r4, #0]
    e15a:	079b      	lsls	r3, r3, #30
    e15c:	d50e      	bpl.n	e17c <ExecuteNewChannel+0x108>
    e15e:	2416      	movs	r4, #22
    e160:	ab02      	add	r3, sp, #8
    e162:	18e4      	adds	r4, r4, r3
    e164:	1dd9      	adds	r1, r3, #7
    e166:	0022      	movs	r2, r4
    e168:	201e      	movs	r0, #30
    e16a:	47b8      	blx	r7
    e16c:	ab02      	add	r3, sp, #8
    e16e:	79db      	ldrb	r3, [r3, #7]
    e170:	a909      	add	r1, sp, #36	; 0x24
    e172:	708b      	strb	r3, [r1, #2]
    e174:	8823      	ldrh	r3, [r4, #0]
    e176:	201e      	movs	r0, #30
    e178:	800b      	strh	r3, [r1, #0]
    e17a:	47b0      	blx	r6
    e17c:	ab02      	add	r3, sp, #8
    e17e:	79db      	ldrb	r3, [r3, #7]
    e180:	a905      	add	r1, sp, #20
    e182:	700b      	strb	r3, [r1, #0]
    e184:	2301      	movs	r3, #1
    e186:	2016      	movs	r0, #22
    e188:	704b      	strb	r3, [r1, #1]
    e18a:	4b16      	ldr	r3, [pc, #88]	; (e1e4 <ExecuteNewChannel+0x170>)
    e18c:	4798      	blx	r3
    e18e:	ad09      	add	r5, sp, #36	; 0x24
    e190:	2100      	movs	r1, #0
    e192:	002a      	movs	r2, r5
    e194:	4b14      	ldr	r3, [pc, #80]	; (e1e8 <ExecuteNewChannel+0x174>)
    e196:	2014      	movs	r0, #20
    e198:	4798      	blx	r3
    e19a:	4c11      	ldr	r4, [pc, #68]	; (e1e0 <ExecuteNewChannel+0x16c>)
    e19c:	782a      	ldrb	r2, [r5, #0]
    e19e:	0023      	movs	r3, r4
    e1a0:	33be      	adds	r3, #190	; 0xbe
    e1a2:	701a      	strb	r2, [r3, #0]
    e1a4:	0023      	movs	r3, r4
    e1a6:	786a      	ldrb	r2, [r5, #1]
    e1a8:	33bf      	adds	r3, #191	; 0xbf
    e1aa:	701a      	strb	r2, [r3, #0]
    e1ac:	4b0f      	ldr	r3, [pc, #60]	; (e1ec <ExecuteNewChannel+0x178>)
    e1ae:	4798      	blx	r3
    e1b0:	2304      	movs	r3, #4
    e1b2:	3450      	adds	r4, #80	; 0x50
    e1b4:	7862      	ldrb	r2, [r4, #1]
    e1b6:	210b      	movs	r1, #11
    e1b8:	4313      	orrs	r3, r2
    e1ba:	7063      	strb	r3, [r4, #1]
    e1bc:	2001      	movs	r0, #1
    e1be:	4b0c      	ldr	r3, [pc, #48]	; (e1f0 <ExecuteNewChannel+0x17c>)
    e1c0:	4798      	blx	r3
    e1c2:	9801      	ldr	r0, [sp, #4]
    e1c4:	b00d      	add	sp, #52	; 0x34
    e1c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e1c8:	ab02      	add	r3, sp, #8
    e1ca:	79db      	ldrb	r3, [r3, #7]
    e1cc:	a905      	add	r1, sp, #20
    e1ce:	2016      	movs	r0, #22
    e1d0:	700b      	strb	r3, [r1, #0]
    e1d2:	704d      	strb	r5, [r1, #1]
    e1d4:	47b0      	blx	r6
    e1d6:	e7da      	b.n	e18e <ExecuteNewChannel+0x11a>
    e1d8:	000149c9 	.word	0x000149c9
    e1dc:	00008181 	.word	0x00008181
    e1e0:	20001a4c 	.word	0x20001a4c
    e1e4:	0000819d 	.word	0x0000819d
    e1e8:	00008165 	.word	0x00008165
    e1ec:	0000e049 	.word	0x0000e049
    e1f0:	0000845d 	.word	0x0000845d

0000e1f4 <MacExecuteCommands>:
    e1f4:	2300      	movs	r3, #0
    e1f6:	b5f0      	push	{r4, r5, r6, r7, lr}
    e1f8:	0007      	movs	r7, r0
    e1fa:	2601      	movs	r6, #1
    e1fc:	b087      	sub	sp, #28
    e1fe:	9002      	str	r0, [sp, #8]
    e200:	9103      	str	r1, [sp, #12]
    e202:	9300      	str	r3, [sp, #0]
    e204:	9b02      	ldr	r3, [sp, #8]
    e206:	9a03      	ldr	r2, [sp, #12]
    e208:	4c69      	ldr	r4, [pc, #420]	; (e3b0 <MacExecuteCommands+0x1bc>)
    e20a:	1898      	adds	r0, r3, r2
    e20c:	4287      	cmp	r7, r0
    e20e:	d353      	bcc.n	e2b8 <MacExecuteCommands+0xc4>
    e210:	2393      	movs	r3, #147	; 0x93
    e212:	005b      	lsls	r3, r3, #1
    e214:	5ce3      	ldrb	r3, [r4, r3]
    e216:	2b00      	cmp	r3, #0
    e218:	d000      	beq.n	e21c <MacExecuteCommands+0x28>
    e21a:	e072      	b.n	e302 <MacExecuteCommands+0x10e>
    e21c:	0038      	movs	r0, r7
    e21e:	b007      	add	sp, #28
    e220:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e222:	0023      	movs	r3, r4
    e224:	787a      	ldrb	r2, [r7, #1]
    e226:	33b1      	adds	r3, #177	; 0xb1
    e228:	701a      	strb	r2, [r3, #0]
    e22a:	0023      	movs	r3, r4
    e22c:	78ba      	ldrb	r2, [r7, #2]
    e22e:	33b2      	adds	r3, #178	; 0xb2
    e230:	701a      	strb	r2, [r3, #0]
    e232:	2203      	movs	r2, #3
    e234:	9b01      	ldr	r3, [sp, #4]
    e236:	1cfd      	adds	r5, r7, #3
    e238:	4353      	muls	r3, r2
    e23a:	18e3      	adds	r3, r4, r3
    e23c:	3366      	adds	r3, #102	; 0x66
    e23e:	32fc      	adds	r2, #252	; 0xfc
    e240:	701a      	strb	r2, [r3, #0]
    e242:	0022      	movs	r2, r4
    e244:	2103      	movs	r1, #3
    e246:	32ac      	adds	r2, #172	; 0xac
    e248:	7813      	ldrb	r3, [r2, #0]
    e24a:	4359      	muls	r1, r3
    e24c:	1864      	adds	r4, r4, r1
    e24e:	3466      	adds	r4, #102	; 0x66
    e250:	7821      	ldrb	r1, [r4, #0]
    e252:	29ff      	cmp	r1, #255	; 0xff
    e254:	d003      	beq.n	e25e <MacExecuteCommands+0x6a>
    e256:	2b0f      	cmp	r3, #15
    e258:	d801      	bhi.n	e25e <MacExecuteCommands+0x6a>
    e25a:	3301      	adds	r3, #1
    e25c:	7013      	strb	r3, [r2, #0]
    e25e:	002f      	movs	r7, r5
    e260:	e7d0      	b.n	e204 <MacExecuteCommands+0x10>
    e262:	0028      	movs	r0, r5
    e264:	4b53      	ldr	r3, [pc, #332]	; (e3b4 <MacExecuteCommands+0x1c0>)
    e266:	4798      	blx	r3
    e268:	0005      	movs	r5, r0
    e26a:	e7ea      	b.n	e242 <MacExecuteCommands+0x4e>
    e26c:	0028      	movs	r0, r5
    e26e:	4b52      	ldr	r3, [pc, #328]	; (e3b8 <MacExecuteCommands+0x1c4>)
    e270:	e7f9      	b.n	e266 <MacExecuteCommands+0x72>
    e272:	0028      	movs	r0, r5
    e274:	4b51      	ldr	r3, [pc, #324]	; (e3bc <MacExecuteCommands+0x1c8>)
    e276:	e7f6      	b.n	e266 <MacExecuteCommands+0x72>
    e278:	0028      	movs	r0, r5
    e27a:	4b51      	ldr	r3, [pc, #324]	; (e3c0 <MacExecuteCommands+0x1cc>)
    e27c:	e7f3      	b.n	e266 <MacExecuteCommands+0x72>
    e27e:	230f      	movs	r3, #15
    e280:	7878      	ldrb	r0, [r7, #1]
    e282:	1cbd      	adds	r5, r7, #2
    e284:	4018      	ands	r0, r3
    e286:	4b4f      	ldr	r3, [pc, #316]	; (e3c4 <MacExecuteCommands+0x1d0>)
    e288:	4798      	blx	r3
    e28a:	0022      	movs	r2, r4
    e28c:	2380      	movs	r3, #128	; 0x80
    e28e:	3250      	adds	r2, #80	; 0x50
    e290:	7851      	ldrb	r1, [r2, #1]
    e292:	425b      	negs	r3, r3
    e294:	430b      	orrs	r3, r1
    e296:	7053      	strb	r3, [r2, #1]
    e298:	210b      	movs	r1, #11
    e29a:	0030      	movs	r0, r6
    e29c:	4b4a      	ldr	r3, [pc, #296]	; (e3c8 <MacExecuteCommands+0x1d4>)
    e29e:	4798      	blx	r3
    e2a0:	e7cf      	b.n	e242 <MacExecuteCommands+0x4e>
    e2a2:	0028      	movs	r0, r5
    e2a4:	4b49      	ldr	r3, [pc, #292]	; (e3cc <MacExecuteCommands+0x1d8>)
    e2a6:	e7de      	b.n	e266 <MacExecuteCommands+0x72>
    e2a8:	0028      	movs	r0, r5
    e2aa:	4b49      	ldr	r3, [pc, #292]	; (e3d0 <MacExecuteCommands+0x1dc>)
    e2ac:	e7db      	b.n	e266 <MacExecuteCommands+0x72>
    e2ae:	22ff      	movs	r2, #255	; 0xff
    e2b0:	0005      	movs	r5, r0
    e2b2:	701a      	strb	r2, [r3, #0]
    e2b4:	9600      	str	r6, [sp, #0]
    e2b6:	e7c4      	b.n	e242 <MacExecuteCommands+0x4e>
    e2b8:	9b00      	ldr	r3, [sp, #0]
    e2ba:	2b00      	cmp	r3, #0
    e2bc:	d1a8      	bne.n	e210 <MacExecuteCommands+0x1c>
    e2be:	0023      	movs	r3, r4
    e2c0:	33ac      	adds	r3, #172	; 0xac
    e2c2:	781b      	ldrb	r3, [r3, #0]
    e2c4:	2501      	movs	r5, #1
    e2c6:	9301      	str	r3, [sp, #4]
    e2c8:	2303      	movs	r3, #3
    e2ca:	9a01      	ldr	r2, [sp, #4]
    e2cc:	4353      	muls	r3, r2
    e2ce:	18e3      	adds	r3, r4, r3
    e2d0:	0019      	movs	r1, r3
    e2d2:	3160      	adds	r1, #96	; 0x60
    e2d4:	79ca      	ldrb	r2, [r1, #7]
    e2d6:	3366      	adds	r3, #102	; 0x66
    e2d8:	43b2      	bics	r2, r6
    e2da:	402a      	ands	r2, r5
    e2dc:	71ca      	strb	r2, [r1, #7]
    e2de:	7a0a      	ldrb	r2, [r1, #8]
    e2e0:	197d      	adds	r5, r7, r5
    e2e2:	43b2      	bics	r2, r6
    e2e4:	720a      	strb	r2, [r1, #8]
    e2e6:	783a      	ldrb	r2, [r7, #0]
    e2e8:	701a      	strb	r2, [r3, #0]
    e2ea:	783a      	ldrb	r2, [r7, #0]
    e2ec:	3a02      	subs	r2, #2
    e2ee:	2a08      	cmp	r2, #8
    e2f0:	d8dd      	bhi.n	e2ae <MacExecuteCommands+0xba>
    e2f2:	0010      	movs	r0, r2
    e2f4:	f003 fa92 	bl	1181c <__gnu_thumb1_case_sqi>
    e2f8:	bdbab595 	.word	0xbdbab595
    e2fc:	d5c3c0a5 	.word	0xd5c3c0a5
    e300:	d8          	.byte	0xd8
    e301:	00          	.byte	0x00
    e302:	2324      	movs	r3, #36	; 0x24
    e304:	33ff      	adds	r3, #255	; 0xff
    e306:	5ce3      	ldrb	r3, [r4, r3]
    e308:	43db      	mvns	r3, r3
    e30a:	075b      	lsls	r3, r3, #29
    e30c:	d000      	beq.n	e310 <MacExecuteCommands+0x11c>
    e30e:	e785      	b.n	e21c <MacExecuteCommands+0x28>
    e310:	232a      	movs	r3, #42	; 0x2a
    e312:	33ff      	adds	r3, #255	; 0xff
    e314:	5ce5      	ldrb	r5, [r4, r3]
    e316:	2326      	movs	r3, #38	; 0x26
    e318:	33ff      	adds	r3, #255	; 0xff
    e31a:	5ce3      	ldrb	r3, [r4, r3]
    e31c:	a905      	add	r1, sp, #20
    e31e:	9300      	str	r3, [sp, #0]
    e320:	2392      	movs	r3, #146	; 0x92
    e322:	005b      	lsls	r3, r3, #1
    e324:	5ce3      	ldrb	r3, [r4, r3]
    e326:	066a      	lsls	r2, r5, #25
    e328:	9301      	str	r3, [sp, #4]
    e32a:	2328      	movs	r3, #40	; 0x28
    e32c:	33ff      	adds	r3, #255	; 0xff
    e32e:	5ce0      	ldrb	r0, [r4, r3]
    e330:	3301      	adds	r3, #1
    e332:	5ce3      	ldrb	r3, [r4, r3]
    e334:	0f52      	lsrs	r2, r2, #29
    e336:	021b      	lsls	r3, r3, #8
    e338:	4303      	orrs	r3, r0
    e33a:	800b      	strh	r3, [r1, #0]
    e33c:	201c      	movs	r0, #28
    e33e:	4b25      	ldr	r3, [pc, #148]	; (e3d4 <MacExecuteCommands+0x1e0>)
    e340:	708a      	strb	r2, [r1, #2]
    e342:	4798      	blx	r3
    e344:	2100      	movs	r1, #0
    e346:	aa04      	add	r2, sp, #16
    e348:	4b23      	ldr	r3, [pc, #140]	; (e3d8 <MacExecuteCommands+0x1e4>)
    e34a:	2014      	movs	r0, #20
    e34c:	4798      	blx	r3
    e34e:	0023      	movs	r3, r4
    e350:	aa04      	add	r2, sp, #16
    e352:	7812      	ldrb	r2, [r2, #0]
    e354:	33be      	adds	r3, #190	; 0xbe
    e356:	701a      	strb	r2, [r3, #0]
    e358:	0023      	movs	r3, r4
    e35a:	aa04      	add	r2, sp, #16
    e35c:	7852      	ldrb	r2, [r2, #1]
    e35e:	33bf      	adds	r3, #191	; 0xbf
    e360:	701a      	strb	r2, [r3, #0]
    e362:	4b1e      	ldr	r3, [pc, #120]	; (e3dc <MacExecuteCommands+0x1e8>)
    e364:	4798      	blx	r3
    e366:	9800      	ldr	r0, [sp, #0]
    e368:	4b1d      	ldr	r3, [pc, #116]	; (e3e0 <MacExecuteCommands+0x1ec>)
    e36a:	4798      	blx	r3
    e36c:	0022      	movs	r2, r4
    e36e:	2308      	movs	r3, #8
    e370:	3250      	adds	r2, #80	; 0x50
    e372:	7851      	ldrb	r1, [r2, #1]
    e374:	072d      	lsls	r5, r5, #28
    e376:	430b      	orrs	r3, r1
    e378:	7053      	strb	r3, [r2, #1]
    e37a:	0f2d      	lsrs	r5, r5, #28
    e37c:	9801      	ldr	r0, [sp, #4]
    e37e:	4b19      	ldr	r3, [pc, #100]	; (e3e4 <MacExecuteCommands+0x1f0>)
    e380:	b2ee      	uxtb	r6, r5
    e382:	4798      	blx	r3
    e384:	34ad      	adds	r4, #173	; 0xad
    e386:	2e00      	cmp	r6, #0
    e388:	d10e      	bne.n	e3a8 <MacExecuteCommands+0x1b4>
    e38a:	7025      	strb	r5, [r4, #0]
    e38c:	2114      	movs	r1, #20
    e38e:	4c0e      	ldr	r4, [pc, #56]	; (e3c8 <MacExecuteCommands+0x1d4>)
    e390:	2000      	movs	r0, #0
    e392:	47a0      	blx	r4
    e394:	2210      	movs	r2, #16
    e396:	4b06      	ldr	r3, [pc, #24]	; (e3b0 <MacExecuteCommands+0x1bc>)
    e398:	2001      	movs	r0, #1
    e39a:	3350      	adds	r3, #80	; 0x50
    e39c:	7859      	ldrb	r1, [r3, #1]
    e39e:	430a      	orrs	r2, r1
    e3a0:	705a      	strb	r2, [r3, #1]
    e3a2:	210b      	movs	r1, #11
    e3a4:	47a0      	blx	r4
    e3a6:	e739      	b.n	e21c <MacExecuteCommands+0x28>
    e3a8:	1e73      	subs	r3, r6, #1
    e3aa:	7023      	strb	r3, [r4, #0]
    e3ac:	e7ee      	b.n	e38c <MacExecuteCommands+0x198>
    e3ae:	46c0      	nop			; (mov r8, r8)
    e3b0:	20001a4c 	.word	0x20001a4c
    e3b4:	0000c86d 	.word	0x0000c86d
    e3b8:	0000c711 	.word	0x0000c711
    e3bc:	0000c615 	.word	0x0000c615
    e3c0:	0000e075 	.word	0x0000e075
    e3c4:	0000bd29 	.word	0x0000bd29
    e3c8:	0000845d 	.word	0x0000845d
    e3cc:	0000c81d 	.word	0x0000c81d
    e3d0:	0000c769 	.word	0x0000c769
    e3d4:	0000819d 	.word	0x0000819d
    e3d8:	00008165 	.word	0x00008165
    e3dc:	0000e049 	.word	0x0000e049
    e3e0:	0000c4dd 	.word	0x0000c4dd
    e3e4:	0000c471 	.word	0x0000c471

0000e3e8 <LorawanSetDataRange>:
    e3e8:	2201      	movs	r2, #1
    e3ea:	b530      	push	{r4, r5, lr}
    e3ec:	b085      	sub	sp, #20
    e3ee:	ab01      	add	r3, sp, #4
    e3f0:	ac02      	add	r4, sp, #8
    e3f2:	7018      	strb	r0, [r3, #0]
    e3f4:	7020      	strb	r0, [r4, #0]
    e3f6:	7061      	strb	r1, [r4, #1]
    e3f8:	2015      	movs	r0, #21
    e3fa:	0019      	movs	r1, r3
    e3fc:	4d11      	ldr	r5, [pc, #68]	; (e444 <LorawanSetDataRange+0x5c>)
    e3fe:	705a      	strb	r2, [r3, #1]
    e400:	47a8      	blx	r5
    e402:	2808      	cmp	r0, #8
    e404:	d003      	beq.n	e40e <LorawanSetDataRange+0x26>
    e406:	250a      	movs	r5, #10
    e408:	0028      	movs	r0, r5
    e40a:	b005      	add	sp, #20
    e40c:	bd30      	pop	{r4, r5, pc}
    e40e:	0021      	movs	r1, r4
    e410:	2012      	movs	r0, #18
    e412:	47a8      	blx	r5
    e414:	0005      	movs	r5, r0
    e416:	2808      	cmp	r0, #8
    e418:	d1f5      	bne.n	e406 <LorawanSetDataRange+0x1e>
    e41a:	0021      	movs	r1, r4
    e41c:	4b0a      	ldr	r3, [pc, #40]	; (e448 <LorawanSetDataRange+0x60>)
    e41e:	ac03      	add	r4, sp, #12
    e420:	2012      	movs	r0, #18
    e422:	4798      	blx	r3
    e424:	0022      	movs	r2, r4
    e426:	2100      	movs	r1, #0
    e428:	4b08      	ldr	r3, [pc, #32]	; (e44c <LorawanSetDataRange+0x64>)
    e42a:	2014      	movs	r0, #20
    e42c:	4798      	blx	r3
    e42e:	4b08      	ldr	r3, [pc, #32]	; (e450 <LorawanSetDataRange+0x68>)
    e430:	7821      	ldrb	r1, [r4, #0]
    e432:	001a      	movs	r2, r3
    e434:	32be      	adds	r2, #190	; 0xbe
    e436:	7011      	strb	r1, [r2, #0]
    e438:	7862      	ldrb	r2, [r4, #1]
    e43a:	33bf      	adds	r3, #191	; 0xbf
    e43c:	701a      	strb	r2, [r3, #0]
    e43e:	4b05      	ldr	r3, [pc, #20]	; (e454 <LorawanSetDataRange+0x6c>)
    e440:	4798      	blx	r3
    e442:	e7e1      	b.n	e408 <LorawanSetDataRange+0x20>
    e444:	00008181 	.word	0x00008181
    e448:	0000819d 	.word	0x0000819d
    e44c:	00008165 	.word	0x00008165
    e450:	20001a4c 	.word	0x20001a4c
    e454:	0000e049 	.word	0x0000e049

0000e458 <LorawanSetChannelIdStatus>:
    e458:	b537      	push	{r0, r1, r2, r4, r5, lr}
    e45a:	466b      	mov	r3, sp
    e45c:	7018      	strb	r0, [r3, #0]
    e45e:	7059      	strb	r1, [r3, #1]
    e460:	2016      	movs	r0, #22
    e462:	4669      	mov	r1, sp
    e464:	4b0c      	ldr	r3, [pc, #48]	; (e498 <LorawanSetChannelIdStatus+0x40>)
    e466:	4798      	blx	r3
    e468:	0004      	movs	r4, r0
    e46a:	2808      	cmp	r0, #8
    e46c:	d111      	bne.n	e492 <LorawanSetChannelIdStatus+0x3a>
    e46e:	ad01      	add	r5, sp, #4
    e470:	002a      	movs	r2, r5
    e472:	2100      	movs	r1, #0
    e474:	4b09      	ldr	r3, [pc, #36]	; (e49c <LorawanSetChannelIdStatus+0x44>)
    e476:	2014      	movs	r0, #20
    e478:	4798      	blx	r3
    e47a:	4b09      	ldr	r3, [pc, #36]	; (e4a0 <LorawanSetChannelIdStatus+0x48>)
    e47c:	7829      	ldrb	r1, [r5, #0]
    e47e:	001a      	movs	r2, r3
    e480:	32be      	adds	r2, #190	; 0xbe
    e482:	7011      	strb	r1, [r2, #0]
    e484:	786a      	ldrb	r2, [r5, #1]
    e486:	33bf      	adds	r3, #191	; 0xbf
    e488:	701a      	strb	r2, [r3, #0]
    e48a:	4b06      	ldr	r3, [pc, #24]	; (e4a4 <LorawanSetChannelIdStatus+0x4c>)
    e48c:	4798      	blx	r3
    e48e:	0020      	movs	r0, r4
    e490:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
    e492:	240a      	movs	r4, #10
    e494:	e7fb      	b.n	e48e <LorawanSetChannelIdStatus+0x36>
    e496:	46c0      	nop			; (mov r8, r8)
    e498:	0000819d 	.word	0x0000819d
    e49c:	00008165 	.word	0x00008165
    e4a0:	20001a4c 	.word	0x20001a4c
    e4a4:	0000e049 	.word	0x0000e049

0000e4a8 <LORAWAN_RxDone>:
    e4a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    e4aa:	4ddc      	ldr	r5, [pc, #880]	; (e81c <LORAWAN_RxDone+0x374>)
    e4ac:	b091      	sub	sp, #68	; 0x44
    e4ae:	002b      	movs	r3, r5
    e4b0:	3350      	adds	r3, #80	; 0x50
    e4b2:	781b      	ldrb	r3, [r3, #0]
    e4b4:	0007      	movs	r7, r0
    e4b6:	b25a      	sxtb	r2, r3
    e4b8:	000c      	movs	r4, r1
    e4ba:	2a00      	cmp	r2, #0
    e4bc:	da01      	bge.n	e4c2 <LORAWAN_RxDone+0x1a>
    e4be:	f000 fc90 	bl	ede2 <LORAWAN_RxDone+0x93a>
    e4c2:	7801      	ldrb	r1, [r0, #0]
    e4c4:	221f      	movs	r2, #31
    e4c6:	000e      	movs	r6, r1
    e4c8:	4396      	bics	r6, r2
    e4ca:	2e20      	cmp	r6, #32
    e4cc:	d000      	beq.n	e4d0 <LORAWAN_RxDone+0x28>
    e4ce:	e131      	b.n	e734 <LORAWAN_RxDone+0x28c>
    e4d0:	782b      	ldrb	r3, [r5, #0]
    e4d2:	2b00      	cmp	r3, #0
    e4d4:	d001      	beq.n	e4da <LORAWAN_RxDone+0x32>
    e4d6:	f000 fc6d 	bl	edb4 <LORAWAN_RxDone+0x90c>
    e4da:	002b      	movs	r3, r5
    e4dc:	3360      	adds	r3, #96	; 0x60
    e4de:	781b      	ldrb	r3, [r3, #0]
    e4e0:	075b      	lsls	r3, r3, #29
    e4e2:	d401      	bmi.n	e4e8 <LORAWAN_RxDone+0x40>
    e4e4:	f000 fc66 	bl	edb4 <LORAWAN_RxDone+0x90c>
    e4e8:	1e63      	subs	r3, r4, #1
    e4ea:	b2db      	uxtb	r3, r3
    e4ec:	9304      	str	r3, [sp, #16]
    e4ee:	4bcc      	ldr	r3, [pc, #816]	; (e820 <LORAWAN_RxDone+0x378>)
    e4f0:	469c      	mov	ip, r3
    e4f2:	9b04      	ldr	r3, [sp, #16]
    e4f4:	2b00      	cmp	r3, #0
    e4f6:	d12c      	bne.n	e552 <LORAWAN_RxDone+0xaa>
    e4f8:	1f23      	subs	r3, r4, #4
    e4fa:	9305      	str	r3, [sp, #20]
    e4fc:	466b      	mov	r3, sp
    e4fe:	4660      	mov	r0, ip
    e500:	7d1b      	ldrb	r3, [r3, #20]
    e502:	003a      	movs	r2, r7
    e504:	49c7      	ldr	r1, [pc, #796]	; (e824 <LORAWAN_RxDone+0x37c>)
    e506:	4ec8      	ldr	r6, [pc, #800]	; (e828 <LORAWAN_RxDone+0x380>)
    e508:	47b0      	blx	r6
    e50a:	2204      	movs	r2, #4
    e50c:	49c5      	ldr	r1, [pc, #788]	; (e824 <LORAWAN_RxDone+0x37c>)
    e50e:	4bc7      	ldr	r3, [pc, #796]	; (e82c <LORAWAN_RxDone+0x384>)
    e510:	a80e      	add	r0, sp, #56	; 0x38
    e512:	4798      	blx	r3
    e514:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    e516:	1f23      	subs	r3, r4, #4
    e518:	18f9      	adds	r1, r7, r3
    e51a:	2204      	movs	r2, #4
    e51c:	4bc3      	ldr	r3, [pc, #780]	; (e82c <LORAWAN_RxDone+0x384>)
    e51e:	a80e      	add	r0, sp, #56	; 0x38
    e520:	960b      	str	r6, [sp, #44]	; 0x2c
    e522:	4798      	blx	r3
    e524:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    e526:	4bbd      	ldr	r3, [pc, #756]	; (e81c <LORAWAN_RxDone+0x374>)
    e528:	210e      	movs	r1, #14
    e52a:	42b2      	cmp	r2, r6
    e52c:	d01e      	beq.n	e56c <LORAWAN_RxDone+0xc4>
    e52e:	001a      	movs	r2, r3
    e530:	3250      	adds	r2, #80	; 0x50
    e532:	7812      	ldrb	r2, [r2, #0]
    e534:	400a      	ands	r2, r1
    e536:	2a0a      	cmp	r2, #10
    e538:	d005      	beq.n	e546 <LORAWAN_RxDone+0x9e>
    e53a:	2a06      	cmp	r2, #6
    e53c:	d105      	bne.n	e54a <LORAWAN_RxDone+0xa2>
    e53e:	33c4      	adds	r3, #196	; 0xc4
    e540:	781b      	ldrb	r3, [r3, #0]
    e542:	2b00      	cmp	r3, #0
    e544:	d001      	beq.n	e54a <LORAWAN_RxDone+0xa2>
    e546:	4bba      	ldr	r3, [pc, #744]	; (e830 <LORAWAN_RxDone+0x388>)
    e548:	4798      	blx	r3
    e54a:	4bba      	ldr	r3, [pc, #744]	; (e834 <LORAWAN_RxDone+0x38c>)
    e54c:	4798      	blx	r3
    e54e:	200a      	movs	r0, #10
    e550:	e0eb      	b.n	e72a <LORAWAN_RxDone+0x282>
    e552:	9b04      	ldr	r3, [sp, #16]
    e554:	4661      	mov	r1, ip
    e556:	1ae0      	subs	r0, r4, r3
    e558:	1838      	adds	r0, r7, r0
    e55a:	4bb7      	ldr	r3, [pc, #732]	; (e838 <LORAWAN_RxDone+0x390>)
    e55c:	4798      	blx	r3
    e55e:	9b04      	ldr	r3, [sp, #16]
    e560:	2b10      	cmp	r3, #16
    e562:	d901      	bls.n	e568 <LORAWAN_RxDone+0xc0>
    e564:	3b10      	subs	r3, #16
    e566:	e7c0      	b.n	e4ea <LORAWAN_RxDone+0x42>
    e568:	2300      	movs	r3, #0
    e56a:	e7bf      	b.n	e4ec <LORAWAN_RxDone+0x44>
    e56c:	001a      	movs	r2, r3
    e56e:	3250      	adds	r2, #80	; 0x50
    e570:	7812      	ldrb	r2, [r2, #0]
    e572:	400a      	ands	r2, r1
    e574:	2a06      	cmp	r2, #6
    e576:	d103      	bne.n	e580 <LORAWAN_RxDone+0xd8>
    e578:	33b7      	adds	r3, #183	; 0xb7
    e57a:	7818      	ldrb	r0, [r3, #0]
    e57c:	4baf      	ldr	r3, [pc, #700]	; (e83c <LORAWAN_RxDone+0x394>)
    e57e:	4798      	blx	r3
    e580:	7a3a      	ldrb	r2, [r7, #8]
    e582:	79fb      	ldrb	r3, [r7, #7]
    e584:	0212      	lsls	r2, r2, #8
    e586:	431a      	orrs	r2, r3
    e588:	7a7b      	ldrb	r3, [r7, #9]
    e58a:	2001      	movs	r0, #1
    e58c:	041b      	lsls	r3, r3, #16
    e58e:	431a      	orrs	r2, r3
    e590:	7abb      	ldrb	r3, [r7, #10]
    e592:	061b      	lsls	r3, r3, #24
    e594:	4313      	orrs	r3, r2
    e596:	0a19      	lsrs	r1, r3, #8
    e598:	706b      	strb	r3, [r5, #1]
    e59a:	70a9      	strb	r1, [r5, #2]
    e59c:	0c19      	lsrs	r1, r3, #16
    e59e:	0e1b      	lsrs	r3, r3, #24
    e5a0:	70e9      	strb	r1, [r5, #3]
    e5a2:	712b      	strb	r3, [r5, #4]
    e5a4:	250f      	movs	r5, #15
    e5a6:	2103      	movs	r1, #3
    e5a8:	4ba5      	ldr	r3, [pc, #660]	; (e840 <LORAWAN_RxDone+0x398>)
    e5aa:	4798      	blx	r3
    e5ac:	7b38      	ldrb	r0, [r7, #12]
    e5ae:	4ba5      	ldr	r3, [pc, #660]	; (e844 <LORAWAN_RxDone+0x39c>)
    e5b0:	4028      	ands	r0, r5
    e5b2:	4798      	blx	r3
    e5b4:	7af8      	ldrb	r0, [r7, #11]
    e5b6:	4ba4      	ldr	r3, [pc, #656]	; (e848 <LORAWAN_RxDone+0x3a0>)
    e5b8:	0641      	lsls	r1, r0, #25
    e5ba:	0700      	lsls	r0, r0, #28
    e5bc:	0f49      	lsrs	r1, r1, #29
    e5be:	0f00      	lsrs	r0, r0, #28
    e5c0:	4798      	blx	r3
    e5c2:	2c21      	cmp	r4, #33	; 0x21
    e5c4:	d000      	beq.n	e5c8 <LORAWAN_RxDone+0x120>
    e5c6:	e088      	b.n	e6da <LORAWAN_RxDone+0x232>
    e5c8:	ab04      	add	r3, sp, #16
    e5ca:	3c0f      	subs	r4, #15
    e5cc:	18e4      	adds	r4, r4, r3
    e5ce:	0022      	movs	r2, r4
    e5d0:	4b9e      	ldr	r3, [pc, #632]	; (e84c <LORAWAN_RxDone+0x3a4>)
    e5d2:	499f      	ldr	r1, [pc, #636]	; (e850 <LORAWAN_RxDone+0x3a8>)
    e5d4:	2007      	movs	r0, #7
    e5d6:	4798      	blx	r3
    e5d8:	7823      	ldrb	r3, [r4, #0]
    e5da:	2bff      	cmp	r3, #255	; 0xff
    e5dc:	d07d      	beq.n	e6da <LORAWAN_RxDone+0x232>
    e5de:	2350      	movs	r3, #80	; 0x50
    e5e0:	43ab      	bics	r3, r5
    e5e2:	9306      	str	r3, [sp, #24]
    e5e4:	003b      	movs	r3, r7
    e5e6:	330d      	adds	r3, #13
    e5e8:	9305      	str	r3, [sp, #20]
    e5ea:	2400      	movs	r4, #0
    e5ec:	2203      	movs	r2, #3
    e5ee:	9905      	ldr	r1, [sp, #20]
    e5f0:	4b8e      	ldr	r3, [pc, #568]	; (e82c <LORAWAN_RxDone+0x384>)
    e5f2:	a80c      	add	r0, sp, #48	; 0x30
    e5f4:	940c      	str	r4, [sp, #48]	; 0x30
    e5f6:	4798      	blx	r3
    e5f8:	2364      	movs	r3, #100	; 0x64
    e5fa:	990c      	ldr	r1, [sp, #48]	; 0x30
    e5fc:	aa04      	add	r2, sp, #16
    e5fe:	4359      	muls	r1, r3
    e600:	3b52      	subs	r3, #82	; 0x52
    e602:	189b      	adds	r3, r3, r2
    e604:	7818      	ldrb	r0, [r3, #0]
    e606:	9b04      	ldr	r3, [sp, #16]
    e608:	910c      	str	r1, [sp, #48]	; 0x30
    e60a:	1818      	adds	r0, r3, r0
    e60c:	b2c0      	uxtb	r0, r0
    e60e:	74d0      	strb	r0, [r2, #19]
    e610:	42a1      	cmp	r1, r4
    e612:	d100      	bne.n	e616 <LORAWAN_RxDone+0x16e>
    e614:	e08b      	b.n	e72e <LORAWAN_RxDone+0x286>
    e616:	466b      	mov	r3, sp
    e618:	7e1b      	ldrb	r3, [r3, #24]
    e61a:	ae0e      	add	r6, sp, #56	; 0x38
    e61c:	ad09      	add	r5, sp, #36	; 0x24
    e61e:	7130      	strb	r0, [r6, #4]
    e620:	910e      	str	r1, [sp, #56]	; 0x38
    e622:	7028      	strb	r0, [r5, #0]
    e624:	706b      	strb	r3, [r5, #1]
    e626:	0031      	movs	r1, r6
    e628:	2002      	movs	r0, #2
    e62a:	4b8a      	ldr	r3, [pc, #552]	; (e854 <LORAWAN_RxDone+0x3ac>)
    e62c:	4798      	blx	r3
    e62e:	2808      	cmp	r0, #8
    e630:	d13f      	bne.n	e6b2 <LORAWAN_RxDone+0x20a>
    e632:	0031      	movs	r1, r6
    e634:	0020      	movs	r0, r4
    e636:	4e88      	ldr	r6, [pc, #544]	; (e858 <LORAWAN_RxDone+0x3b0>)
    e638:	47b0      	blx	r6
    e63a:	0029      	movs	r1, r5
    e63c:	2012      	movs	r0, #18
    e63e:	ad0a      	add	r5, sp, #40	; 0x28
    e640:	47b0      	blx	r6
    e642:	0021      	movs	r1, r4
    e644:	002a      	movs	r2, r5
    e646:	4b81      	ldr	r3, [pc, #516]	; (e84c <LORAWAN_RxDone+0x3a4>)
    e648:	2014      	movs	r0, #20
    e64a:	4798      	blx	r3
    e64c:	4c73      	ldr	r4, [pc, #460]	; (e81c <LORAWAN_RxDone+0x374>)
    e64e:	782a      	ldrb	r2, [r5, #0]
    e650:	0023      	movs	r3, r4
    e652:	33be      	adds	r3, #190	; 0xbe
    e654:	701a      	strb	r2, [r3, #0]
    e656:	0023      	movs	r3, r4
    e658:	786a      	ldrb	r2, [r5, #1]
    e65a:	251a      	movs	r5, #26
    e65c:	33bf      	adds	r3, #191	; 0xbf
    e65e:	701a      	strb	r2, [r3, #0]
    e660:	4b7e      	ldr	r3, [pc, #504]	; (e85c <LORAWAN_RxDone+0x3b4>)
    e662:	4798      	blx	r3
    e664:	ab04      	add	r3, sp, #16
    e666:	18ed      	adds	r5, r5, r3
    e668:	2313      	movs	r3, #19
    e66a:	a904      	add	r1, sp, #16
    e66c:	185b      	adds	r3, r3, r1
    e66e:	0019      	movs	r1, r3
    e670:	002a      	movs	r2, r5
    e672:	4b76      	ldr	r3, [pc, #472]	; (e84c <LORAWAN_RxDone+0x3a4>)
    e674:	201e      	movs	r0, #30
    e676:	4798      	blx	r3
    e678:	0023      	movs	r3, r4
    e67a:	33e4      	adds	r3, #228	; 0xe4
    e67c:	781b      	ldrb	r3, [r3, #0]
    e67e:	079b      	lsls	r3, r3, #30
    e680:	d507      	bpl.n	e692 <LORAWAN_RxDone+0x1ea>
    e682:	ab04      	add	r3, sp, #16
    e684:	7cdb      	ldrb	r3, [r3, #19]
    e686:	a90d      	add	r1, sp, #52	; 0x34
    e688:	708b      	strb	r3, [r1, #2]
    e68a:	882b      	ldrh	r3, [r5, #0]
    e68c:	201e      	movs	r0, #30
    e68e:	800b      	strh	r3, [r1, #0]
    e690:	47b0      	blx	r6
    e692:	2313      	movs	r3, #19
    e694:	aa04      	add	r2, sp, #16
    e696:	189b      	adds	r3, r3, r2
    e698:	7818      	ldrb	r0, [r3, #0]
    e69a:	2101      	movs	r1, #1
    e69c:	4b70      	ldr	r3, [pc, #448]	; (e860 <LORAWAN_RxDone+0x3b8>)
    e69e:	4798      	blx	r3
    e6a0:	2204      	movs	r2, #4
    e6a2:	3450      	adds	r4, #80	; 0x50
    e6a4:	7863      	ldrb	r3, [r4, #1]
    e6a6:	210b      	movs	r1, #11
    e6a8:	4313      	orrs	r3, r2
    e6aa:	7063      	strb	r3, [r4, #1]
    e6ac:	2001      	movs	r0, #1
    e6ae:	4b64      	ldr	r3, [pc, #400]	; (e840 <LORAWAN_RxDone+0x398>)
    e6b0:	4798      	blx	r3
    e6b2:	9b04      	ldr	r3, [sp, #16]
    e6b4:	3301      	adds	r3, #1
    e6b6:	b2db      	uxtb	r3, r3
    e6b8:	9304      	str	r3, [sp, #16]
    e6ba:	9b05      	ldr	r3, [sp, #20]
    e6bc:	3303      	adds	r3, #3
    e6be:	9305      	str	r3, [sp, #20]
    e6c0:	9b04      	ldr	r3, [sp, #16]
    e6c2:	2b05      	cmp	r3, #5
    e6c4:	d191      	bne.n	e5ea <LORAWAN_RxDone+0x142>
    e6c6:	2204      	movs	r2, #4
    e6c8:	4b54      	ldr	r3, [pc, #336]	; (e81c <LORAWAN_RxDone+0x374>)
    e6ca:	2001      	movs	r0, #1
    e6cc:	3350      	adds	r3, #80	; 0x50
    e6ce:	7859      	ldrb	r1, [r3, #1]
    e6d0:	430a      	orrs	r2, r1
    e6d2:	705a      	strb	r2, [r3, #1]
    e6d4:	210b      	movs	r1, #11
    e6d6:	4b5a      	ldr	r3, [pc, #360]	; (e840 <LORAWAN_RxDone+0x398>)
    e6d8:	4798      	blx	r3
    e6da:	4c62      	ldr	r4, [pc, #392]	; (e864 <LORAWAN_RxDone+0x3bc>)
    e6dc:	1c7e      	adds	r6, r7, #1
    e6de:	3704      	adds	r7, #4
    e6e0:	0031      	movs	r1, r6
    e6e2:	0020      	movs	r0, r4
    e6e4:	003a      	movs	r2, r7
    e6e6:	4b60      	ldr	r3, [pc, #384]	; (e868 <LORAWAN_RxDone+0x3c0>)
    e6e8:	4798      	blx	r3
    e6ea:	2302      	movs	r3, #2
    e6ec:	4a4b      	ldr	r2, [pc, #300]	; (e81c <LORAWAN_RxDone+0x374>)
    e6ee:	4d4c      	ldr	r5, [pc, #304]	; (e820 <LORAWAN_RxDone+0x378>)
    e6f0:	7553      	strb	r3, [r2, #21]
    e6f2:	0020      	movs	r0, r4
    e6f4:	0029      	movs	r1, r5
    e6f6:	4b50      	ldr	r3, [pc, #320]	; (e838 <LORAWAN_RxDone+0x390>)
    e6f8:	4798      	blx	r3
    e6fa:	2105      	movs	r1, #5
    e6fc:	4b50      	ldr	r3, [pc, #320]	; (e840 <LORAWAN_RxDone+0x398>)
    e6fe:	2001      	movs	r0, #1
    e700:	4798      	blx	r3
    e702:	0031      	movs	r1, r6
    e704:	2601      	movs	r6, #1
    e706:	4c59      	ldr	r4, [pc, #356]	; (e86c <LORAWAN_RxDone+0x3c4>)
    e708:	003a      	movs	r2, r7
    e70a:	0020      	movs	r0, r4
    e70c:	4b56      	ldr	r3, [pc, #344]	; (e868 <LORAWAN_RxDone+0x3c0>)
    e70e:	4798      	blx	r3
    e710:	4b42      	ldr	r3, [pc, #264]	; (e81c <LORAWAN_RxDone+0x374>)
    e712:	0029      	movs	r1, r5
    e714:	715e      	strb	r6, [r3, #5]
    e716:	0020      	movs	r0, r4
    e718:	4b47      	ldr	r3, [pc, #284]	; (e838 <LORAWAN_RxDone+0x390>)
    e71a:	4798      	blx	r3
    e71c:	2104      	movs	r1, #4
    e71e:	4b48      	ldr	r3, [pc, #288]	; (e840 <LORAWAN_RxDone+0x398>)
    e720:	0030      	movs	r0, r6
    e722:	4798      	blx	r3
    e724:	4b52      	ldr	r3, [pc, #328]	; (e870 <LORAWAN_RxDone+0x3c8>)
    e726:	4798      	blx	r3
    e728:	2008      	movs	r0, #8
    e72a:	b011      	add	sp, #68	; 0x44
    e72c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e72e:	4b4c      	ldr	r3, [pc, #304]	; (e860 <LORAWAN_RxDone+0x3b8>)
    e730:	4798      	blx	r3
    e732:	e7be      	b.n	e6b2 <LORAWAN_RxDone+0x20a>
    e734:	22bf      	movs	r2, #191	; 0xbf
    e736:	3e60      	subs	r6, #96	; 0x60
    e738:	4032      	ands	r2, r6
    e73a:	d000      	beq.n	e73e <LORAWAN_RxDone+0x296>
    e73c:	e33a      	b.n	edb4 <LORAWAN_RxDone+0x90c>
    e73e:	2601      	movs	r6, #1
    e740:	4233      	tst	r3, r6
    e742:	d100      	bne.n	e746 <LORAWAN_RxDone+0x29e>
    e744:	e336      	b.n	edb4 <LORAWAN_RxDone+0x90c>
    e746:	7928      	ldrb	r0, [r5, #4]
    e748:	682b      	ldr	r3, [r5, #0]
    e74a:	0600      	lsls	r0, r0, #24
    e74c:	0a1b      	lsrs	r3, r3, #8
    e74e:	4318      	orrs	r0, r3
    e750:	002b      	movs	r3, r5
    e752:	33ac      	adds	r3, #172	; 0xac
    e754:	701a      	strb	r2, [r3, #0]
    e756:	9004      	str	r0, [sp, #16]
    e758:	78b8      	ldrb	r0, [r7, #2]
    e75a:	787b      	ldrb	r3, [r7, #1]
    e75c:	0200      	lsls	r0, r0, #8
    e75e:	4318      	orrs	r0, r3
    e760:	78fb      	ldrb	r3, [r7, #3]
    e762:	041b      	lsls	r3, r3, #16
    e764:	4318      	orrs	r0, r3
    e766:	793b      	ldrb	r3, [r7, #4]
    e768:	061b      	lsls	r3, r3, #24
    e76a:	4303      	orrs	r3, r0
    e76c:	9804      	ldr	r0, [sp, #16]
    e76e:	4298      	cmp	r0, r3
    e770:	d050      	beq.n	e814 <LORAWAN_RxDone+0x36c>
    e772:	7a3a      	ldrb	r2, [r7, #8]
    e774:	0949      	lsrs	r1, r1, #5
    e776:	0038      	movs	r0, r7
    e778:	4b3e      	ldr	r3, [pc, #248]	; (e874 <LORAWAN_RxDone+0x3cc>)
    e77a:	4798      	blx	r3
    e77c:	2808      	cmp	r0, #8
    e77e:	d000      	beq.n	e782 <LORAWAN_RxDone+0x2da>
    e780:	e6e3      	b.n	e54a <LORAWAN_RxDone+0xa2>
    e782:	35f8      	adds	r5, #248	; 0xf8
    e784:	4a3c      	ldr	r2, [pc, #240]	; (e878 <LORAWAN_RxDone+0x3d0>)
    e786:	682b      	ldr	r3, [r5, #0]
    e788:	9204      	str	r2, [sp, #16]
    e78a:	9606      	str	r6, [sp, #24]
    e78c:	1f22      	subs	r2, r4, #4
    e78e:	9205      	str	r2, [sp, #20]
    e790:	466a      	mov	r2, sp
    e792:	79f9      	ldrb	r1, [r7, #7]
    e794:	79b8      	ldrb	r0, [r7, #6]
    e796:	0209      	lsls	r1, r1, #8
    e798:	7d12      	ldrb	r2, [r2, #20]
    e79a:	4301      	orrs	r1, r0
    e79c:	9300      	str	r3, [sp, #0]
    e79e:	2001      	movs	r0, #1
    e7a0:	2349      	movs	r3, #73	; 0x49
    e7a2:	4d36      	ldr	r5, [pc, #216]	; (e87c <LORAWAN_RxDone+0x3d4>)
    e7a4:	47a8      	blx	r5
    e7a6:	4d21      	ldr	r5, [pc, #132]	; (e82c <LORAWAN_RxDone+0x384>)
    e7a8:	2210      	movs	r2, #16
    e7aa:	491e      	ldr	r1, [pc, #120]	; (e824 <LORAWAN_RxDone+0x37c>)
    e7ac:	4834      	ldr	r0, [pc, #208]	; (e880 <LORAWAN_RxDone+0x3d8>)
    e7ae:	47a8      	blx	r5
    e7b0:	1f22      	subs	r2, r4, #4
    e7b2:	0039      	movs	r1, r7
    e7b4:	4833      	ldr	r0, [pc, #204]	; (e884 <LORAWAN_RxDone+0x3dc>)
    e7b6:	47a8      	blx	r5
    e7b8:	0023      	movs	r3, r4
    e7ba:	330c      	adds	r3, #12
    e7bc:	b2db      	uxtb	r3, r3
    e7be:	4a30      	ldr	r2, [pc, #192]	; (e880 <LORAWAN_RxDone+0x3d8>)
    e7c0:	4918      	ldr	r1, [pc, #96]	; (e824 <LORAWAN_RxDone+0x37c>)
    e7c2:	9804      	ldr	r0, [sp, #16]
    e7c4:	4e18      	ldr	r6, [pc, #96]	; (e828 <LORAWAN_RxDone+0x380>)
    e7c6:	47b0      	blx	r6
    e7c8:	2204      	movs	r2, #4
    e7ca:	4916      	ldr	r1, [pc, #88]	; (e824 <LORAWAN_RxDone+0x37c>)
    e7cc:	a80b      	add	r0, sp, #44	; 0x2c
    e7ce:	47a8      	blx	r5
    e7d0:	1f23      	subs	r3, r4, #4
    e7d2:	18f9      	adds	r1, r7, r3
    e7d4:	2204      	movs	r2, #4
    e7d6:	a80e      	add	r0, sp, #56	; 0x38
    e7d8:	47a8      	blx	r5
    e7da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    e7dc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    e7de:	4293      	cmp	r3, r2
    e7e0:	d056      	beq.n	e890 <LORAWAN_RxDone+0x3e8>
    e7e2:	4b14      	ldr	r3, [pc, #80]	; (e834 <LORAWAN_RxDone+0x38c>)
    e7e4:	4798      	blx	r3
    e7e6:	4928      	ldr	r1, [pc, #160]	; (e888 <LORAWAN_RxDone+0x3e0>)
    e7e8:	784a      	ldrb	r2, [r1, #1]
    e7ea:	780b      	ldrb	r3, [r1, #0]
    e7ec:	0212      	lsls	r2, r2, #8
    e7ee:	431a      	orrs	r2, r3
    e7f0:	788b      	ldrb	r3, [r1, #2]
    e7f2:	041b      	lsls	r3, r3, #16
    e7f4:	431a      	orrs	r2, r3
    e7f6:	78cb      	ldrb	r3, [r1, #3]
    e7f8:	061b      	lsls	r3, r3, #24
    e7fa:	4313      	orrs	r3, r2
    e7fc:	d100      	bne.n	e800 <LORAWAN_RxDone+0x358>
    e7fe:	e6a6      	b.n	e54e <LORAWAN_RxDone+0xa6>
    e800:	2120      	movs	r1, #32
    e802:	2018      	movs	r0, #24
    e804:	4b05      	ldr	r3, [pc, #20]	; (e81c <LORAWAN_RxDone+0x374>)
    e806:	3360      	adds	r3, #96	; 0x60
    e808:	781a      	ldrb	r2, [r3, #0]
    e80a:	438a      	bics	r2, r1
    e80c:	701a      	strb	r2, [r3, #0]
    e80e:	4b1f      	ldr	r3, [pc, #124]	; (e88c <LORAWAN_RxDone+0x3e4>)
    e810:	4798      	blx	r3
    e812:	e69c      	b.n	e54e <LORAWAN_RxDone+0xa6>
    e814:	4915      	ldr	r1, [pc, #84]	; (e86c <LORAWAN_RxDone+0x3c4>)
    e816:	9206      	str	r2, [sp, #24]
    e818:	9104      	str	r1, [sp, #16]
    e81a:	e7b7      	b.n	e78c <LORAWAN_RxDone+0x2e4>
    e81c:	20001a4c 	.word	0x20001a4c
    e820:	20001a71 	.word	0x20001a71
    e824:	2000109c 	.word	0x2000109c
    e828:	0000f63d 	.word	0x0000f63d
    e82c:	000149c9 	.word	0x000149c9
    e830:	0000c5c1 	.word	0x0000c5c1
    e834:	0000dfd5 	.word	0x0000dfd5
    e838:	0000f5fd 	.word	0x0000f5fd
    e83c:	00009789 	.word	0x00009789
    e840:	0000845d 	.word	0x0000845d
    e844:	0000bd29 	.word	0x0000bd29
    e848:	0000c48d 	.word	0x0000c48d
    e84c:	00008165 	.word	0x00008165
    e850:	20001aff 	.word	0x20001aff
    e854:	00008181 	.word	0x00008181
    e858:	0000819d 	.word	0x0000819d
    e85c:	0000e049 	.word	0x0000e049
    e860:	0000e459 	.word	0x0000e459
    e864:	20001a61 	.word	0x20001a61
    e868:	0000bfc5 	.word	0x0000bfc5
    e86c:	20001a51 	.word	0x20001a51
    e870:	0000bf25 	.word	0x0000bf25
    e874:	0000fa29 	.word	0x0000fa29
    e878:	20001b48 	.word	0x20001b48
    e87c:	0000c001 	.word	0x0000c001
    e880:	20001c94 	.word	0x20001c94
    e884:	20001ca4 	.word	0x20001ca4
    e888:	20001c8c 	.word	0x20001c8c
    e88c:	0000d351 	.word	0x0000d351
    e890:	9b06      	ldr	r3, [sp, #24]
    e892:	2b00      	cmp	r3, #0
    e894:	d006      	beq.n	e8a4 <LORAWAN_RxDone+0x3fc>
    e896:	003a      	movs	r2, r7
    e898:	0021      	movs	r1, r4
    e89a:	0038      	movs	r0, r7
    e89c:	4bd4      	ldr	r3, [pc, #848]	; (ebf0 <LORAWAN_RxDone+0x748>)
    e89e:	4798      	blx	r3
    e8a0:	2001      	movs	r0, #1
    e8a2:	e742      	b.n	e72a <LORAWAN_RxDone+0x282>
    e8a4:	4ed3      	ldr	r6, [pc, #844]	; (ebf4 <LORAWAN_RxDone+0x74c>)
    e8a6:	79fb      	ldrb	r3, [r7, #7]
    e8a8:	0031      	movs	r1, r6
    e8aa:	79ba      	ldrb	r2, [r7, #6]
    e8ac:	021b      	lsls	r3, r3, #8
    e8ae:	3158      	adds	r1, #88	; 0x58
    e8b0:	4313      	orrs	r3, r2
    e8b2:	880a      	ldrh	r2, [r1, #0]
    e8b4:	4293      	cmp	r3, r2
    e8b6:	d357      	bcc.n	e968 <LORAWAN_RxDone+0x4c0>
    e8b8:	0030      	movs	r0, r6
    e8ba:	30a4      	adds	r0, #164	; 0xa4
    e8bc:	8800      	ldrh	r0, [r0, #0]
    e8be:	1a9a      	subs	r2, r3, r2
    e8c0:	4dcd      	ldr	r5, [pc, #820]	; (ebf8 <LORAWAN_RxDone+0x750>)
    e8c2:	4282      	cmp	r2, r0
    e8c4:	dd3d      	ble.n	e942 <LORAWAN_RxDone+0x49a>
    e8c6:	0032      	movs	r2, r6
    e8c8:	2101      	movs	r1, #1
    e8ca:	3260      	adds	r2, #96	; 0x60
    e8cc:	7813      	ldrb	r3, [r2, #0]
    e8ce:	438b      	bics	r3, r1
    e8d0:	7013      	strb	r3, [r2, #0]
    e8d2:	0033      	movs	r3, r6
    e8d4:	33c8      	adds	r3, #200	; 0xc8
    e8d6:	781b      	ldrb	r3, [r3, #0]
    e8d8:	428b      	cmp	r3, r1
    e8da:	d10f      	bne.n	e8fc <LORAWAN_RxDone+0x454>
    e8dc:	0032      	movs	r2, r6
    e8de:	0034      	movs	r4, r6
    e8e0:	3250      	adds	r2, #80	; 0x50
    e8e2:	7813      	ldrb	r3, [r2, #0]
    e8e4:	310d      	adds	r1, #13
    e8e6:	438b      	bics	r3, r1
    e8e8:	7013      	strb	r3, [r2, #0]
    e8ea:	34b9      	adds	r4, #185	; 0xb9
    e8ec:	7820      	ldrb	r0, [r4, #0]
    e8ee:	4bc3      	ldr	r3, [pc, #780]	; (ebfc <LORAWAN_RxDone+0x754>)
    e8f0:	4798      	blx	r3
    e8f2:	2800      	cmp	r0, #0
    e8f4:	d002      	beq.n	e8fc <LORAWAN_RxDone+0x454>
    e8f6:	7820      	ldrb	r0, [r4, #0]
    e8f8:	4bc1      	ldr	r3, [pc, #772]	; (ec00 <LORAWAN_RxDone+0x758>)
    e8fa:	4798      	blx	r3
    e8fc:	49c1      	ldr	r1, [pc, #772]	; (ec04 <LORAWAN_RxDone+0x75c>)
    e8fe:	784a      	ldrb	r2, [r1, #1]
    e900:	780b      	ldrb	r3, [r1, #0]
    e902:	0212      	lsls	r2, r2, #8
    e904:	431a      	orrs	r2, r3
    e906:	788b      	ldrb	r3, [r1, #2]
    e908:	041b      	lsls	r3, r3, #16
    e90a:	431a      	orrs	r2, r3
    e90c:	78cb      	ldrb	r3, [r1, #3]
    e90e:	061b      	lsls	r3, r3, #24
    e910:	4313      	orrs	r3, r2
    e912:	d008      	beq.n	e926 <LORAWAN_RxDone+0x47e>
    e914:	0032      	movs	r2, r6
    e916:	2120      	movs	r1, #32
    e918:	3260      	adds	r2, #96	; 0x60
    e91a:	7813      	ldrb	r3, [r2, #0]
    e91c:	2017      	movs	r0, #23
    e91e:	438b      	bics	r3, r1
    e920:	7013      	strb	r3, [r2, #0]
    e922:	4bb9      	ldr	r3, [pc, #740]	; (ec08 <LORAWAN_RxDone+0x760>)
    e924:	4798      	blx	r3
    e926:	2401      	movs	r4, #1
    e928:	3650      	adds	r6, #80	; 0x50
    e92a:	7873      	ldrb	r3, [r6, #1]
    e92c:	43a3      	bics	r3, r4
    e92e:	7073      	strb	r3, [r6, #1]
    e930:	78b3      	ldrb	r3, [r6, #2]
    e932:	4323      	orrs	r3, r4
    e934:	70b3      	strb	r3, [r6, #2]
    e936:	4bb5      	ldr	r3, [pc, #724]	; (ec0c <LORAWAN_RxDone+0x764>)
    e938:	4798      	blx	r3
    e93a:	210b      	movs	r1, #11
    e93c:	0020      	movs	r0, r4
    e93e:	47a8      	blx	r5
    e940:	e7ae      	b.n	e8a0 <LORAWAN_RxDone+0x3f8>
    e942:	800b      	strh	r3, [r1, #0]
    e944:	2001      	movs	r0, #1
    e946:	210a      	movs	r1, #10
    e948:	47a8      	blx	r5
    e94a:	6db3      	ldr	r3, [r6, #88]	; 0x58
    e94c:	3301      	adds	r3, #1
    e94e:	d14a      	bne.n	e9e6 <LORAWAN_RxDone+0x53e>
    e950:	2401      	movs	r4, #1
    e952:	3650      	adds	r6, #80	; 0x50
    e954:	78b3      	ldrb	r3, [r6, #2]
    e956:	4323      	orrs	r3, r4
    e958:	70b3      	strb	r3, [r6, #2]
    e95a:	4bac      	ldr	r3, [pc, #688]	; (ec0c <LORAWAN_RxDone+0x764>)
    e95c:	4798      	blx	r3
    e95e:	210b      	movs	r1, #11
    e960:	0020      	movs	r0, r4
    e962:	4ba5      	ldr	r3, [pc, #660]	; (ebf8 <LORAWAN_RxDone+0x750>)
    e964:	4798      	blx	r3
    e966:	e79b      	b.n	e8a0 <LORAWAN_RxDone+0x3f8>
    e968:	2b00      	cmp	r3, #0
    e96a:	d10f      	bne.n	e98c <LORAWAN_RxDone+0x4e4>
    e96c:	4ba8      	ldr	r3, [pc, #672]	; (ec10 <LORAWAN_RxDone+0x768>)
    e96e:	429a      	cmp	r2, r3
    e970:	d10c      	bne.n	e98c <LORAWAN_RxDone+0x4e4>
    e972:	466b      	mov	r3, sp
    e974:	0032      	movs	r2, r6
    e976:	8b1b      	ldrh	r3, [r3, #24]
    e978:	325a      	adds	r2, #90	; 0x5a
    e97a:	800b      	strh	r3, [r1, #0]
    e97c:	8813      	ldrh	r3, [r2, #0]
    e97e:	210a      	movs	r1, #10
    e980:	3301      	adds	r3, #1
    e982:	8013      	strh	r3, [r2, #0]
    e984:	2001      	movs	r0, #1
    e986:	4b9c      	ldr	r3, [pc, #624]	; (ebf8 <LORAWAN_RxDone+0x750>)
    e988:	4798      	blx	r3
    e98a:	e7de      	b.n	e94a <LORAWAN_RxDone+0x4a2>
    e98c:	0033      	movs	r3, r6
    e98e:	33c8      	adds	r3, #200	; 0xc8
    e990:	781b      	ldrb	r3, [r3, #0]
    e992:	2b01      	cmp	r3, #1
    e994:	d10f      	bne.n	e9b6 <LORAWAN_RxDone+0x50e>
    e996:	0032      	movs	r2, r6
    e998:	210e      	movs	r1, #14
    e99a:	0034      	movs	r4, r6
    e99c:	3250      	adds	r2, #80	; 0x50
    e99e:	7813      	ldrb	r3, [r2, #0]
    e9a0:	34b9      	adds	r4, #185	; 0xb9
    e9a2:	438b      	bics	r3, r1
    e9a4:	7013      	strb	r3, [r2, #0]
    e9a6:	7820      	ldrb	r0, [r4, #0]
    e9a8:	4b94      	ldr	r3, [pc, #592]	; (ebfc <LORAWAN_RxDone+0x754>)
    e9aa:	4798      	blx	r3
    e9ac:	2800      	cmp	r0, #0
    e9ae:	d002      	beq.n	e9b6 <LORAWAN_RxDone+0x50e>
    e9b0:	7820      	ldrb	r0, [r4, #0]
    e9b2:	4b93      	ldr	r3, [pc, #588]	; (ec00 <LORAWAN_RxDone+0x758>)
    e9b4:	4798      	blx	r3
    e9b6:	4b95      	ldr	r3, [pc, #596]	; (ec0c <LORAWAN_RxDone+0x764>)
    e9b8:	4798      	blx	r3
    e9ba:	4992      	ldr	r1, [pc, #584]	; (ec04 <LORAWAN_RxDone+0x75c>)
    e9bc:	784a      	ldrb	r2, [r1, #1]
    e9be:	780b      	ldrb	r3, [r1, #0]
    e9c0:	0212      	lsls	r2, r2, #8
    e9c2:	431a      	orrs	r2, r3
    e9c4:	788b      	ldrb	r3, [r1, #2]
    e9c6:	041b      	lsls	r3, r3, #16
    e9c8:	431a      	orrs	r2, r3
    e9ca:	78cb      	ldrb	r3, [r1, #3]
    e9cc:	061b      	lsls	r3, r3, #24
    e9ce:	4313      	orrs	r3, r2
    e9d0:	d100      	bne.n	e9d4 <LORAWAN_RxDone+0x52c>
    e9d2:	e765      	b.n	e8a0 <LORAWAN_RxDone+0x3f8>
    e9d4:	2220      	movs	r2, #32
    e9d6:	3660      	adds	r6, #96	; 0x60
    e9d8:	7833      	ldrb	r3, [r6, #0]
    e9da:	2017      	movs	r0, #23
    e9dc:	4393      	bics	r3, r2
    e9de:	7033      	strb	r3, [r6, #0]
    e9e0:	4b89      	ldr	r3, [pc, #548]	; (ec08 <LORAWAN_RxDone+0x760>)
    e9e2:	4798      	blx	r3
    e9e4:	e75c      	b.n	e8a0 <LORAWAN_RxDone+0x3f8>
    e9e6:	0033      	movs	r3, r6
    e9e8:	2200      	movs	r2, #0
    e9ea:	33af      	adds	r3, #175	; 0xaf
    e9ec:	701a      	strb	r2, [r3, #0]
    e9ee:	797b      	ldrb	r3, [r7, #5]
    e9f0:	2b7f      	cmp	r3, #127	; 0x7f
    e9f2:	d909      	bls.n	ea08 <LORAWAN_RxDone+0x560>
    e9f4:	0032      	movs	r2, r6
    e9f6:	2320      	movs	r3, #32
    e9f8:	3250      	adds	r2, #80	; 0x50
    e9fa:	7811      	ldrb	r1, [r2, #0]
    e9fc:	2001      	movs	r0, #1
    e9fe:	430b      	orrs	r3, r1
    ea00:	7013      	strb	r3, [r2, #0]
    ea02:	210b      	movs	r1, #11
    ea04:	4b7c      	ldr	r3, [pc, #496]	; (ebf8 <LORAWAN_RxDone+0x750>)
    ea06:	4798      	blx	r3
    ea08:	797b      	ldrb	r3, [r7, #5]
    ea0a:	06db      	lsls	r3, r3, #27
    ea0c:	d505      	bpl.n	ea1a <LORAWAN_RxDone+0x572>
    ea0e:	0032      	movs	r2, r6
    ea10:	2308      	movs	r3, #8
    ea12:	3260      	adds	r2, #96	; 0x60
    ea14:	7811      	ldrb	r1, [r2, #0]
    ea16:	430b      	orrs	r3, r1
    ea18:	7013      	strb	r3, [r2, #0]
    ea1a:	797b      	ldrb	r3, [r7, #5]
    ea1c:	065b      	lsls	r3, r3, #25
    ea1e:	d505      	bpl.n	ea2c <LORAWAN_RxDone+0x584>
    ea20:	0032      	movs	r2, r6
    ea22:	2310      	movs	r3, #16
    ea24:	3260      	adds	r2, #96	; 0x60
    ea26:	7811      	ldrb	r1, [r2, #0]
    ea28:	430b      	orrs	r3, r1
    ea2a:	7013      	strb	r3, [r2, #0]
    ea2c:	221f      	movs	r2, #31
    ea2e:	783b      	ldrb	r3, [r7, #0]
    ea30:	4393      	bics	r3, r2
    ea32:	2ba0      	cmp	r3, #160	; 0xa0
    ea34:	d105      	bne.n	ea42 <LORAWAN_RxDone+0x59a>
    ea36:	0032      	movs	r2, r6
    ea38:	3260      	adds	r2, #96	; 0x60
    ea3a:	7811      	ldrb	r1, [r2, #0]
    ea3c:	3b9e      	subs	r3, #158	; 0x9e
    ea3e:	430b      	orrs	r3, r1
    ea40:	7013      	strb	r3, [r2, #0]
    ea42:	003d      	movs	r5, r7
    ea44:	7979      	ldrb	r1, [r7, #5]
    ea46:	3508      	adds	r5, #8
    ea48:	070b      	lsls	r3, r1, #28
    ea4a:	d007      	beq.n	ea5c <LORAWAN_RxDone+0x5b4>
    ea4c:	0709      	lsls	r1, r1, #28
    ea4e:	0028      	movs	r0, r5
    ea50:	4b70      	ldr	r3, [pc, #448]	; (ec14 <LORAWAN_RxDone+0x76c>)
    ea52:	0f09      	lsrs	r1, r1, #28
    ea54:	4798      	blx	r3
    ea56:	2301      	movs	r3, #1
    ea58:	0005      	movs	r5, r0
    ea5a:	9306      	str	r3, [sp, #24]
    ea5c:	7978      	ldrb	r0, [r7, #5]
    ea5e:	0703      	lsls	r3, r0, #28
    ea60:	0f1b      	lsrs	r3, r3, #28
    ea62:	001a      	movs	r2, r3
    ea64:	320c      	adds	r2, #12
    ea66:	4294      	cmp	r4, r2
    ea68:	d100      	bne.n	ea6c <LORAWAN_RxDone+0x5c4>
    ea6a:	e0b8      	b.n	ebde <LORAWAN_RxDone+0x736>
    ea6c:	1c6a      	adds	r2, r5, #1
    ea6e:	1ae4      	subs	r4, r4, r3
    ea70:	9207      	str	r2, [sp, #28]
    ea72:	782a      	ldrb	r2, [r5, #0]
    ea74:	b2e4      	uxtb	r4, r4
    ea76:	9204      	str	r2, [sp, #16]
    ea78:	0022      	movs	r2, r4
    ea7a:	9904      	ldr	r1, [sp, #16]
    ea7c:	3a0c      	subs	r2, #12
    ea7e:	b2d2      	uxtb	r2, r2
    ea80:	9205      	str	r2, [sp, #20]
    ea82:	3319      	adds	r3, #25
    ea84:	4a5b      	ldr	r2, [pc, #364]	; (ebf4 <LORAWAN_RxDone+0x74c>)
    ea86:	2900      	cmp	r1, #0
    ea88:	d100      	bne.n	ea8c <LORAWAN_RxDone+0x5e4>
    ea8a:	e07f      	b.n	eb8c <LORAWAN_RxDone+0x6e4>
    ea8c:	6810      	ldr	r0, [r2, #0]
    ea8e:	3c0d      	subs	r4, #13
    ea90:	b2e1      	uxtb	r1, r4
    ea92:	0a04      	lsrs	r4, r0, #8
    ea94:	7910      	ldrb	r0, [r2, #4]
    ea96:	9301      	str	r3, [sp, #4]
    ea98:	0600      	lsls	r0, r0, #24
    ea9a:	4320      	orrs	r0, r4
    ea9c:	9003      	str	r0, [sp, #12]
    ea9e:	4b5e      	ldr	r3, [pc, #376]	; (ec18 <LORAWAN_RxDone+0x770>)
    eaa0:	485e      	ldr	r0, [pc, #376]	; (ec1c <LORAWAN_RxDone+0x774>)
    eaa2:	9300      	str	r3, [sp, #0]
    eaa4:	9002      	str	r0, [sp, #8]
    eaa6:	6d93      	ldr	r3, [r2, #88]	; 0x58
    eaa8:	2201      	movs	r2, #1
    eaaa:	4c5d      	ldr	r4, [pc, #372]	; (ec20 <LORAWAN_RxDone+0x778>)
    eaac:	18a8      	adds	r0, r5, r2
    eaae:	47a0      	blx	r4
    eab0:	4c50      	ldr	r4, [pc, #320]	; (ebf4 <LORAWAN_RxDone+0x74c>)
    eab2:	2300      	movs	r3, #0
    eab4:	0022      	movs	r2, r4
    eab6:	3296      	adds	r2, #150	; 0x96
    eab8:	8013      	strh	r3, [r2, #0]
    eaba:	0022      	movs	r2, r4
    eabc:	32c1      	adds	r2, #193	; 0xc1
    eabe:	7013      	strb	r3, [r2, #0]
    eac0:	0022      	movs	r2, r4
    eac2:	2110      	movs	r1, #16
    eac4:	3260      	adds	r2, #96	; 0x60
    eac6:	7813      	ldrb	r3, [r2, #0]
    eac8:	438b      	bics	r3, r1
    eaca:	7013      	strb	r3, [r2, #0]
    eacc:	0023      	movs	r3, r4
    eace:	2201      	movs	r2, #1
    ead0:	3350      	adds	r3, #80	; 0x50
    ead2:	7859      	ldrb	r1, [r3, #1]
    ead4:	430a      	orrs	r2, r1
    ead6:	705a      	strb	r2, [r3, #1]
    ead8:	220e      	movs	r2, #14
    eada:	781b      	ldrb	r3, [r3, #0]
    eadc:	4013      	ands	r3, r2
    eade:	2b06      	cmp	r3, #6
    eae0:	d109      	bne.n	eaf6 <LORAWAN_RxDone+0x64e>
    eae2:	0023      	movs	r3, r4
    eae4:	33c8      	adds	r3, #200	; 0xc8
    eae6:	781b      	ldrb	r3, [r3, #0]
    eae8:	2b01      	cmp	r3, #1
    eaea:	d104      	bne.n	eaf6 <LORAWAN_RxDone+0x64e>
    eaec:	0023      	movs	r3, r4
    eaee:	33b9      	adds	r3, #185	; 0xb9
    eaf0:	7818      	ldrb	r0, [r3, #0]
    eaf2:	4b43      	ldr	r3, [pc, #268]	; (ec00 <LORAWAN_RxDone+0x758>)
    eaf4:	4798      	blx	r3
    eaf6:	0026      	movs	r6, r4
    eaf8:	2201      	movs	r2, #1
    eafa:	3660      	adds	r6, #96	; 0x60
    eafc:	7833      	ldrb	r3, [r6, #0]
    eafe:	4213      	tst	r3, r2
    eb00:	d100      	bne.n	eb04 <LORAWAN_RxDone+0x65c>
    eb02:	e0d7      	b.n	ecb4 <LORAWAN_RxDone+0x80c>
    eb04:	797b      	ldrb	r3, [r7, #5]
    eb06:	321f      	adds	r2, #31
    eb08:	4213      	tst	r3, r2
    eb0a:	d100      	bne.n	eb0e <LORAWAN_RxDone+0x666>
    eb0c:	e0b8      	b.n	ec80 <LORAWAN_RxDone+0x7d8>
    eb0e:	4b45      	ldr	r3, [pc, #276]	; (ec24 <LORAWAN_RxDone+0x77c>)
    eb10:	4798      	blx	r3
    eb12:	0023      	movs	r3, r4
    eb14:	2101      	movs	r1, #1
    eb16:	3350      	adds	r3, #80	; 0x50
    eb18:	785a      	ldrb	r2, [r3, #1]
    eb1a:	438a      	bics	r2, r1
    eb1c:	705a      	strb	r2, [r3, #1]
    eb1e:	9a04      	ldr	r2, [sp, #16]
    eb20:	2a00      	cmp	r2, #0
    eb22:	d100      	bne.n	eb26 <LORAWAN_RxDone+0x67e>
    eb24:	e08c      	b.n	ec40 <LORAWAN_RxDone+0x798>
    eb26:	9a05      	ldr	r2, [sp, #20]
    eb28:	0029      	movs	r1, r5
    eb2a:	0038      	movs	r0, r7
    eb2c:	4b3e      	ldr	r3, [pc, #248]	; (ec28 <LORAWAN_RxDone+0x780>)
    eb2e:	4798      	blx	r3
    eb30:	4b3e      	ldr	r3, [pc, #248]	; (ec2c <LORAWAN_RxDone+0x784>)
    eb32:	4d30      	ldr	r5, [pc, #192]	; (ebf4 <LORAWAN_RxDone+0x74c>)
    eb34:	781b      	ldrb	r3, [r3, #0]
    eb36:	06db      	lsls	r3, r3, #27
    eb38:	d400      	bmi.n	eb3c <LORAWAN_RxDone+0x694>
    eb3a:	e132      	b.n	eda2 <LORAWAN_RxDone+0x8fa>
    eb3c:	2220      	movs	r2, #32
    eb3e:	4b3c      	ldr	r3, [pc, #240]	; (ec30 <LORAWAN_RxDone+0x788>)
    eb40:	781b      	ldrb	r3, [r3, #0]
    eb42:	401a      	ands	r2, r3
    eb44:	9204      	str	r2, [sp, #16]
    eb46:	d000      	beq.n	eb4a <LORAWAN_RxDone+0x6a2>
    eb48:	e12b      	b.n	eda2 <LORAWAN_RxDone+0x8fa>
    eb4a:	320a      	adds	r2, #10
    eb4c:	4213      	tst	r3, r2
    eb4e:	d100      	bne.n	eb52 <LORAWAN_RxDone+0x6aa>
    eb50:	e127      	b.n	eda2 <LORAWAN_RxDone+0x8fa>
    eb52:	002b      	movs	r3, r5
    eb54:	33c0      	adds	r3, #192	; 0xc0
    eb56:	781b      	ldrb	r3, [r3, #0]
    eb58:	a90d      	add	r1, sp, #52	; 0x34
    eb5a:	704b      	strb	r3, [r1, #1]
    eb5c:	002e      	movs	r6, r5
    eb5e:	2301      	movs	r3, #1
    eb60:	36b3      	adds	r6, #179	; 0xb3
    eb62:	700b      	strb	r3, [r1, #0]
    eb64:	7833      	ldrb	r3, [r6, #0]
    eb66:	aa0c      	add	r2, sp, #48	; 0x30
    eb68:	202e      	movs	r0, #46	; 0x2e
    eb6a:	4f32      	ldr	r7, [pc, #200]	; (ec34 <LORAWAN_RxDone+0x78c>)
    eb6c:	708b      	strb	r3, [r1, #2]
    eb6e:	47b8      	blx	r7
    eb70:	9005      	str	r0, [sp, #20]
    eb72:	2808      	cmp	r0, #8
    eb74:	d000      	beq.n	eb78 <LORAWAN_RxDone+0x6d0>
    eb76:	e0cb      	b.n	ed10 <LORAWAN_RxDone+0x868>
    eb78:	4b2f      	ldr	r3, [pc, #188]	; (ec38 <LORAWAN_RxDone+0x790>)
    eb7a:	9804      	ldr	r0, [sp, #16]
    eb7c:	4798      	blx	r3
    eb7e:	4b2c      	ldr	r3, [pc, #176]	; (ec30 <LORAWAN_RxDone+0x788>)
    eb80:	9a05      	ldr	r2, [sp, #20]
    eb82:	781b      	ldrb	r3, [r3, #0]
    eb84:	4393      	bics	r3, r2
    eb86:	4a2a      	ldr	r2, [pc, #168]	; (ec30 <LORAWAN_RxDone+0x788>)
    eb88:	7013      	strb	r3, [r2, #0]
    eb8a:	e689      	b.n	e8a0 <LORAWAN_RxDone+0x3f8>
    eb8c:	9905      	ldr	r1, [sp, #20]
    eb8e:	2900      	cmp	r1, #0
    eb90:	d029      	beq.n	ebe6 <LORAWAN_RxDone+0x73e>
    eb92:	0701      	lsls	r1, r0, #28
    eb94:	d11c      	bne.n	ebd0 <LORAWAN_RxDone+0x728>
    eb96:	6811      	ldr	r1, [r2, #0]
    eb98:	3c0d      	subs	r4, #13
    eb9a:	0a08      	lsrs	r0, r1, #8
    eb9c:	7911      	ldrb	r1, [r2, #4]
    eb9e:	9301      	str	r3, [sp, #4]
    eba0:	0609      	lsls	r1, r1, #24
    eba2:	4301      	orrs	r1, r0
    eba4:	9103      	str	r1, [sp, #12]
    eba6:	4b25      	ldr	r3, [pc, #148]	; (ec3c <LORAWAN_RxDone+0x794>)
    eba8:	491c      	ldr	r1, [pc, #112]	; (ec1c <LORAWAN_RxDone+0x774>)
    ebaa:	b2e4      	uxtb	r4, r4
    ebac:	9102      	str	r1, [sp, #8]
    ebae:	9300      	str	r3, [sp, #0]
    ebb0:	6d93      	ldr	r3, [r2, #88]	; 0x58
    ebb2:	0021      	movs	r1, r4
    ebb4:	2201      	movs	r2, #1
    ebb6:	9807      	ldr	r0, [sp, #28]
    ebb8:	4d19      	ldr	r5, [pc, #100]	; (ec20 <LORAWAN_RxDone+0x778>)
    ebba:	47a8      	blx	r5
    ebbc:	4b15      	ldr	r3, [pc, #84]	; (ec14 <LORAWAN_RxDone+0x76c>)
    ebbe:	0021      	movs	r1, r4
    ebc0:	9807      	ldr	r0, [sp, #28]
    ebc2:	4798      	blx	r3
    ebc4:	9b04      	ldr	r3, [sp, #16]
    ebc6:	9d04      	ldr	r5, [sp, #16]
    ebc8:	9305      	str	r3, [sp, #20]
    ebca:	2301      	movs	r3, #1
    ebcc:	9306      	str	r3, [sp, #24]
    ebce:	e76f      	b.n	eab0 <LORAWAN_RxDone+0x608>
    ebd0:	466b      	mov	r3, sp
    ebd2:	7c1b      	ldrb	r3, [r3, #16]
    ebd4:	36ac      	adds	r6, #172	; 0xac
    ebd6:	7033      	strb	r3, [r6, #0]
    ebd8:	4b0c      	ldr	r3, [pc, #48]	; (ec0c <LORAWAN_RxDone+0x764>)
    ebda:	4798      	blx	r3
    ebdc:	e660      	b.n	e8a0 <LORAWAN_RxDone+0x3f8>
    ebde:	2500      	movs	r5, #0
    ebe0:	9504      	str	r5, [sp, #16]
    ebe2:	9505      	str	r5, [sp, #20]
    ebe4:	e764      	b.n	eab0 <LORAWAN_RxDone+0x608>
    ebe6:	9b05      	ldr	r3, [sp, #20]
    ebe8:	9304      	str	r3, [sp, #16]
    ebea:	001d      	movs	r5, r3
    ebec:	e760      	b.n	eab0 <LORAWAN_RxDone+0x608>
    ebee:	46c0      	nop			; (mov r8, r8)
    ebf0:	0000fa7d 	.word	0x0000fa7d
    ebf4:	20001a4c 	.word	0x20001a4c
    ebf8:	0000845d 	.word	0x0000845d
    ebfc:	0000961d 	.word	0x0000961d
    ec00:	00009789 	.word	0x00009789
    ec04:	20001c8c 	.word	0x20001c8c
    ec08:	0000d351 	.word	0x0000d351
    ec0c:	0000dfd5 	.word	0x0000dfd5
    ec10:	0000ffff 	.word	0x0000ffff
    ec14:	0000e1f5 	.word	0x0000e1f5
    ec18:	20001a61 	.word	0x20001a61
    ec1c:	20001c94 	.word	0x20001c94
    ec20:	0000cfb1 	.word	0x0000cfb1
    ec24:	0000c56d 	.word	0x0000c56d
    ec28:	0000d40d 	.word	0x0000d40d
    ec2c:	20001a9c 	.word	0x20001a9c
    ec30:	20001aac 	.word	0x20001aac
    ec34:	00008165 	.word	0x00008165
    ec38:	0000c2a1 	.word	0x0000c2a1
    ec3c:	20001a51 	.word	0x20001a51
    ec40:	2120      	movs	r1, #32
    ec42:	7832      	ldrb	r2, [r6, #0]
    ec44:	438a      	bics	r2, r1
    ec46:	7032      	strb	r2, [r6, #0]
    ec48:	0022      	movs	r2, r4
    ec4a:	32c8      	adds	r2, #200	; 0xc8
    ec4c:	7812      	ldrb	r2, [r2, #0]
    ec4e:	2a01      	cmp	r2, #1
    ec50:	d10e      	bne.n	ec70 <LORAWAN_RxDone+0x7c8>
    ec52:	781a      	ldrb	r2, [r3, #0]
    ec54:	3912      	subs	r1, #18
    ec56:	438a      	bics	r2, r1
    ec58:	701a      	strb	r2, [r3, #0]
    ec5a:	2390      	movs	r3, #144	; 0x90
    ec5c:	4a6f      	ldr	r2, [pc, #444]	; (ee1c <LORAWAN_RxDone+0x974>)
    ec5e:	005b      	lsls	r3, r3, #1
    ec60:	5cd3      	ldrb	r3, [r2, r3]
    ec62:	2b00      	cmp	r3, #0
    ec64:	d000      	beq.n	ec68 <LORAWAN_RxDone+0x7c0>
    ec66:	e763      	b.n	eb30 <LORAWAN_RxDone+0x688>
    ec68:	2008      	movs	r0, #8
    ec6a:	4b6d      	ldr	r3, [pc, #436]	; (ee20 <LORAWAN_RxDone+0x978>)
    ec6c:	4798      	blx	r3
    ec6e:	e75f      	b.n	eb30 <LORAWAN_RxDone+0x688>
    ec70:	2a04      	cmp	r2, #4
    ec72:	d1f2      	bne.n	ec5a <LORAWAN_RxDone+0x7b2>
    ec74:	0023      	movs	r3, r4
    ec76:	33bc      	adds	r3, #188	; 0xbc
    ec78:	7818      	ldrb	r0, [r3, #0]
    ec7a:	4b6a      	ldr	r3, [pc, #424]	; (ee24 <LORAWAN_RxDone+0x97c>)
    ec7c:	4798      	blx	r3
    ec7e:	e7ec      	b.n	ec5a <LORAWAN_RxDone+0x7b2>
    ec80:	9b06      	ldr	r3, [sp, #24]
    ec82:	2b00      	cmp	r3, #0
    ec84:	d013      	beq.n	ecae <LORAWAN_RxDone+0x806>
    ec86:	0023      	movs	r3, r4
    ec88:	33c8      	adds	r3, #200	; 0xc8
    ec8a:	781d      	ldrb	r5, [r3, #0]
    ec8c:	2d01      	cmp	r5, #1
    ec8e:	d10e      	bne.n	ecae <LORAWAN_RxDone+0x806>
    ec90:	4b65      	ldr	r3, [pc, #404]	; (ee28 <LORAWAN_RxDone+0x980>)
    ec92:	4798      	blx	r3
    ec94:	0022      	movs	r2, r4
    ec96:	3250      	adds	r2, #80	; 0x50
    ec98:	7853      	ldrb	r3, [r2, #1]
    ec9a:	43ab      	bics	r3, r5
    ec9c:	7053      	strb	r3, [r2, #1]
    ec9e:	2220      	movs	r2, #32
    eca0:	7833      	ldrb	r3, [r6, #0]
    eca2:	4393      	bics	r3, r2
    eca4:	7033      	strb	r3, [r6, #0]
    eca6:	2390      	movs	r3, #144	; 0x90
    eca8:	005b      	lsls	r3, r3, #1
    ecaa:	5ce3      	ldrb	r3, [r4, r3]
    ecac:	e7d9      	b.n	ec62 <LORAWAN_RxDone+0x7ba>
    ecae:	4b5f      	ldr	r3, [pc, #380]	; (ee2c <LORAWAN_RxDone+0x984>)
    ecb0:	4798      	blx	r3
    ecb2:	e73d      	b.n	eb30 <LORAWAN_RxDone+0x688>
    ecb4:	9a04      	ldr	r2, [sp, #16]
    ecb6:	2a00      	cmp	r2, #0
    ecb8:	d00b      	beq.n	ecd2 <LORAWAN_RxDone+0x82a>
    ecba:	9a05      	ldr	r2, [sp, #20]
    ecbc:	0029      	movs	r1, r5
    ecbe:	0038      	movs	r0, r7
    ecc0:	4b5b      	ldr	r3, [pc, #364]	; (ee30 <LORAWAN_RxDone+0x988>)
    ecc2:	4798      	blx	r3
    ecc4:	0022      	movs	r2, r4
    ecc6:	2101      	movs	r1, #1
    ecc8:	3250      	adds	r2, #80	; 0x50
    ecca:	7853      	ldrb	r3, [r2, #1]
    eccc:	438b      	bics	r3, r1
    ecce:	7053      	strb	r3, [r2, #1]
    ecd0:	e72e      	b.n	eb30 <LORAWAN_RxDone+0x688>
    ecd2:	2220      	movs	r2, #32
    ecd4:	4393      	bics	r3, r2
    ecd6:	7033      	strb	r3, [r6, #0]
    ecd8:	0023      	movs	r3, r4
    ecda:	33c8      	adds	r3, #200	; 0xc8
    ecdc:	781b      	ldrb	r3, [r3, #0]
    ecde:	2b01      	cmp	r3, #1
    ece0:	d10e      	bne.n	ed00 <LORAWAN_RxDone+0x858>
    ece2:	0022      	movs	r2, r4
    ece4:	210e      	movs	r1, #14
    ece6:	3250      	adds	r2, #80	; 0x50
    ece8:	7813      	ldrb	r3, [r2, #0]
    ecea:	438b      	bics	r3, r1
    ecec:	7013      	strb	r3, [r2, #0]
    ecee:	2390      	movs	r3, #144	; 0x90
    ecf0:	005b      	lsls	r3, r3, #1
    ecf2:	5ce3      	ldrb	r3, [r4, r3]
    ecf4:	2b00      	cmp	r3, #0
    ecf6:	d1e5      	bne.n	ecc4 <LORAWAN_RxDone+0x81c>
    ecf8:	2008      	movs	r0, #8
    ecfa:	4b49      	ldr	r3, [pc, #292]	; (ee20 <LORAWAN_RxDone+0x978>)
    ecfc:	4798      	blx	r3
    ecfe:	e7e1      	b.n	ecc4 <LORAWAN_RxDone+0x81c>
    ed00:	2b04      	cmp	r3, #4
    ed02:	d1f4      	bne.n	ecee <LORAWAN_RxDone+0x846>
    ed04:	0023      	movs	r3, r4
    ed06:	33bc      	adds	r3, #188	; 0xbc
    ed08:	7818      	ldrb	r0, [r3, #0]
    ed0a:	4b46      	ldr	r3, [pc, #280]	; (ee24 <LORAWAN_RxDone+0x97c>)
    ed0c:	4798      	blx	r3
    ed0e:	e7ee      	b.n	ecee <LORAWAN_RxDone+0x846>
    ed10:	35e4      	adds	r5, #228	; 0xe4
    ed12:	782b      	ldrb	r3, [r5, #0]
    ed14:	079a      	lsls	r2, r3, #30
    ed16:	d521      	bpl.n	ed5c <LORAWAN_RxDone+0x8b4>
    ed18:	aa0e      	add	r2, sp, #56	; 0x38
    ed1a:	0031      	movs	r1, r6
    ed1c:	2024      	movs	r0, #36	; 0x24
    ed1e:	47b8      	blx	r7
    ed20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    ed22:	1c5a      	adds	r2, r3, #1
    ed24:	d001      	beq.n	ed2a <LORAWAN_RxDone+0x882>
    ed26:	3314      	adds	r3, #20
    ed28:	930e      	str	r3, [sp, #56]	; 0x38
    ed2a:	0021      	movs	r1, r4
    ed2c:	220e      	movs	r2, #14
    ed2e:	3150      	adds	r1, #80	; 0x50
    ed30:	780b      	ldrb	r3, [r1, #0]
    ed32:	4393      	bics	r3, r2
    ed34:	001a      	movs	r2, r3
    ed36:	230c      	movs	r3, #12
    ed38:	4313      	orrs	r3, r2
    ed3a:	700b      	strb	r3, [r1, #0]
    ed3c:	232c      	movs	r3, #44	; 0x2c
    ed3e:	33ff      	adds	r3, #255	; 0xff
    ed40:	5ce3      	ldrb	r3, [r4, r3]
    ed42:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    ed44:	21fa      	movs	r1, #250	; 0xfa
    ed46:	1ad3      	subs	r3, r2, r3
    ed48:	2200      	movs	r2, #0
    ed4a:	0089      	lsls	r1, r1, #2
    ed4c:	4359      	muls	r1, r3
    ed4e:	34ba      	adds	r4, #186	; 0xba
    ed50:	4b38      	ldr	r3, [pc, #224]	; (ee34 <LORAWAN_RxDone+0x98c>)
    ed52:	7820      	ldrb	r0, [r4, #0]
    ed54:	9200      	str	r2, [sp, #0]
    ed56:	4c38      	ldr	r4, [pc, #224]	; (ee38 <LORAWAN_RxDone+0x990>)
    ed58:	47a0      	blx	r4
    ed5a:	e5a1      	b.n	e8a0 <LORAWAN_RxDone+0x3f8>
    ed5c:	075b      	lsls	r3, r3, #29
    ed5e:	d400      	bmi.n	ed62 <LORAWAN_RxDone+0x8ba>
    ed60:	e59e      	b.n	e8a0 <LORAWAN_RxDone+0x3f8>
    ed62:	aa0e      	add	r2, sp, #56	; 0x38
    ed64:	0031      	movs	r1, r6
    ed66:	2031      	movs	r0, #49	; 0x31
    ed68:	47b8      	blx	r7
    ed6a:	220e      	movs	r2, #14
    ed6c:	4b33      	ldr	r3, [pc, #204]	; (ee3c <LORAWAN_RxDone+0x994>)
    ed6e:	781b      	ldrb	r3, [r3, #0]
    ed70:	4393      	bics	r3, r2
    ed72:	001a      	movs	r2, r3
    ed74:	230c      	movs	r3, #12
    ed76:	4313      	orrs	r3, r2
    ed78:	4a30      	ldr	r2, [pc, #192]	; (ee3c <LORAWAN_RxDone+0x994>)
    ed7a:	7013      	strb	r3, [r2, #0]
    ed7c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    ed7e:	1c5a      	adds	r2, r3, #1
    ed80:	d001      	beq.n	ed86 <LORAWAN_RxDone+0x8de>
    ed82:	3301      	adds	r3, #1
    ed84:	930e      	str	r3, [sp, #56]	; 0x38
    ed86:	232c      	movs	r3, #44	; 0x2c
    ed88:	33ff      	adds	r3, #255	; 0xff
    ed8a:	5ce3      	ldrb	r3, [r4, r3]
    ed8c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    ed8e:	21fa      	movs	r1, #250	; 0xfa
    ed90:	1ad3      	subs	r3, r2, r3
    ed92:	2200      	movs	r2, #0
    ed94:	0089      	lsls	r1, r1, #2
    ed96:	34bd      	adds	r4, #189	; 0xbd
    ed98:	4359      	muls	r1, r3
    ed9a:	7820      	ldrb	r0, [r4, #0]
    ed9c:	4b28      	ldr	r3, [pc, #160]	; (ee40 <LORAWAN_RxDone+0x998>)
    ed9e:	9200      	str	r2, [sp, #0]
    eda0:	e7d9      	b.n	ed56 <LORAWAN_RxDone+0x8ae>
    eda2:	35c8      	adds	r5, #200	; 0xc8
    eda4:	782b      	ldrb	r3, [r5, #0]
    eda6:	2b04      	cmp	r3, #4
    eda8:	d000      	beq.n	edac <LORAWAN_RxDone+0x904>
    edaa:	e579      	b.n	e8a0 <LORAWAN_RxDone+0x3f8>
    edac:	0038      	movs	r0, r7
    edae:	4b25      	ldr	r3, [pc, #148]	; (ee44 <LORAWAN_RxDone+0x99c>)
    edb0:	4798      	blx	r3
    edb2:	e575      	b.n	e8a0 <LORAWAN_RxDone+0x3f8>
    edb4:	4b24      	ldr	r3, [pc, #144]	; (ee48 <LORAWAN_RxDone+0x9a0>)
    edb6:	4798      	blx	r3
    edb8:	4924      	ldr	r1, [pc, #144]	; (ee4c <LORAWAN_RxDone+0x9a4>)
    edba:	784a      	ldrb	r2, [r1, #1]
    edbc:	780b      	ldrb	r3, [r1, #0]
    edbe:	0212      	lsls	r2, r2, #8
    edc0:	431a      	orrs	r2, r3
    edc2:	788b      	ldrb	r3, [r1, #2]
    edc4:	041b      	lsls	r3, r3, #16
    edc6:	431a      	orrs	r2, r3
    edc8:	78cb      	ldrb	r3, [r1, #3]
    edca:	061b      	lsls	r3, r3, #24
    edcc:	4313      	orrs	r3, r2
    edce:	d101      	bne.n	edd4 <LORAWAN_RxDone+0x92c>
    edd0:	f7ff fbbd 	bl	e54e <LORAWAN_RxDone+0xa6>
    edd4:	2220      	movs	r2, #32
    edd6:	3560      	adds	r5, #96	; 0x60
    edd8:	782b      	ldrb	r3, [r5, #0]
    edda:	2019      	movs	r0, #25
    eddc:	4393      	bics	r3, r2
    edde:	702b      	strb	r3, [r5, #0]
    ede0:	e515      	b.n	e80e <LORAWAN_RxDone+0x366>
    ede2:	491a      	ldr	r1, [pc, #104]	; (ee4c <LORAWAN_RxDone+0x9a4>)
    ede4:	784a      	ldrb	r2, [r1, #1]
    ede6:	780b      	ldrb	r3, [r1, #0]
    ede8:	0212      	lsls	r2, r2, #8
    edea:	431a      	orrs	r2, r3
    edec:	788b      	ldrb	r3, [r1, #2]
    edee:	041b      	lsls	r3, r3, #16
    edf0:	431a      	orrs	r2, r3
    edf2:	78cb      	ldrb	r3, [r1, #3]
    edf4:	061b      	lsls	r3, r3, #24
    edf6:	4313      	orrs	r3, r2
    edf8:	d100      	bne.n	edfc <LORAWAN_RxDone+0x954>
    edfa:	e551      	b.n	e8a0 <LORAWAN_RxDone+0x3f8>
    edfc:	4b14      	ldr	r3, [pc, #80]	; (ee50 <LORAWAN_RxDone+0x9a8>)
    edfe:	4d15      	ldr	r5, [pc, #84]	; (ee54 <LORAWAN_RxDone+0x9ac>)
    ee00:	781b      	ldrb	r3, [r3, #0]
    ee02:	2b10      	cmp	r3, #16
    ee04:	d105      	bne.n	ee12 <LORAWAN_RxDone+0x96a>
    ee06:	0001      	movs	r1, r0
    ee08:	0022      	movs	r2, r4
    ee0a:	2000      	movs	r0, #0
    ee0c:	3b0c      	subs	r3, #12
    ee0e:	47a8      	blx	r5
    ee10:	e546      	b.n	e8a0 <LORAWAN_RxDone+0x3f8>
    ee12:	2300      	movs	r3, #0
    ee14:	0001      	movs	r1, r0
    ee16:	0022      	movs	r2, r4
    ee18:	0018      	movs	r0, r3
    ee1a:	e7f8      	b.n	ee0e <LORAWAN_RxDone+0x966>
    ee1c:	20001a4c 	.word	0x20001a4c
    ee20:	0000d351 	.word	0x0000d351
    ee24:	00009789 	.word	0x00009789
    ee28:	0000c56d 	.word	0x0000c56d
    ee2c:	0000c4f9 	.word	0x0000c4f9
    ee30:	0000d40d 	.word	0x0000d40d
    ee34:	0000c395 	.word	0x0000c395
    ee38:	00009485 	.word	0x00009485
    ee3c:	20001a9c 	.word	0x20001a9c
    ee40:	0000cd95 	.word	0x0000cd95
    ee44:	0000f819 	.word	0x0000f819
    ee48:	0000dfd5 	.word	0x0000dfd5
    ee4c:	20001c8c 	.word	0x20001c8c
    ee50:	20001b78 	.word	0x20001b78
    ee54:	0000d3b5 	.word	0x0000d3b5

0000ee58 <LorawanSetEdClass>:
    ee58:	2390      	movs	r3, #144	; 0x90
    ee5a:	b537      	push	{r0, r1, r2, r4, r5, lr}
    ee5c:	4d19      	ldr	r5, [pc, #100]	; (eec4 <LorawanSetEdClass+0x6c>)
    ee5e:	005b      	lsls	r3, r3, #1
    ee60:	5ceb      	ldrb	r3, [r5, r3]
    ee62:	0004      	movs	r4, r0
    ee64:	2011      	movs	r0, #17
    ee66:	2b00      	cmp	r3, #0
    ee68:	d013      	beq.n	ee92 <LorawanSetEdClass+0x3a>
    ee6a:	002b      	movs	r3, r5
    ee6c:	33c9      	adds	r3, #201	; 0xc9
    ee6e:	781b      	ldrb	r3, [r3, #0]
    ee70:	3807      	subs	r0, #7
    ee72:	4223      	tst	r3, r4
    ee74:	d00d      	beq.n	ee92 <LorawanSetEdClass+0x3a>
    ee76:	002b      	movs	r3, r5
    ee78:	33c8      	adds	r3, #200	; 0xc8
    ee7a:	7819      	ldrb	r1, [r3, #0]
    ee7c:	428c      	cmp	r4, r1
    ee7e:	d007      	beq.n	ee90 <LorawanSetEdClass+0x38>
    ee80:	2901      	cmp	r1, #1
    ee82:	d107      	bne.n	ee94 <LorawanSetEdClass+0x3c>
    ee84:	2c04      	cmp	r4, #4
    ee86:	d104      	bne.n	ee92 <LorawanSetEdClass+0x3a>
    ee88:	701c      	strb	r4, [r3, #0]
    ee8a:	2000      	movs	r0, #0
    ee8c:	4b0e      	ldr	r3, [pc, #56]	; (eec8 <LorawanSetEdClass+0x70>)
    ee8e:	4798      	blx	r3
    ee90:	2008      	movs	r0, #8
    ee92:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
    ee94:	2904      	cmp	r1, #4
    ee96:	d1fc      	bne.n	ee92 <LorawanSetEdClass+0x3a>
    ee98:	2c01      	cmp	r4, #1
    ee9a:	d1fa      	bne.n	ee92 <LorawanSetEdClass+0x3a>
    ee9c:	701c      	strb	r4, [r3, #0]
    ee9e:	0021      	movs	r1, r4
    eea0:	4b09      	ldr	r3, [pc, #36]	; (eec8 <LorawanSetEdClass+0x70>)
    eea2:	2000      	movs	r0, #0
    eea4:	4798      	blx	r3
    eea6:	002a      	movs	r2, r5
    eea8:	210e      	movs	r1, #14
    eeaa:	3250      	adds	r2, #80	; 0x50
    eeac:	7813      	ldrb	r3, [r2, #0]
    eeae:	a801      	add	r0, sp, #4
    eeb0:	438b      	bics	r3, r1
    eeb2:	7013      	strb	r3, [r2, #0]
    eeb4:	35f0      	adds	r5, #240	; 0xf0
    eeb6:	4b05      	ldr	r3, [pc, #20]	; (eecc <LorawanSetEdClass+0x74>)
    eeb8:	7004      	strb	r4, [r0, #0]
    eeba:	4798      	blx	r3
    eebc:	7828      	ldrb	r0, [r5, #0]
    eebe:	4b04      	ldr	r3, [pc, #16]	; (eed0 <LorawanSetEdClass+0x78>)
    eec0:	4798      	blx	r3
    eec2:	e7e5      	b.n	ee90 <LorawanSetEdClass+0x38>
    eec4:	20001a4c 	.word	0x20001a4c
    eec8:	0000845d 	.word	0x0000845d
    eecc:	00011215 	.word	0x00011215
    eed0:	00009789 	.word	0x00009789

0000eed4 <LORAWAN_SetAttr>:
    eed4:	2290      	movs	r2, #144	; 0x90
    eed6:	b573      	push	{r0, r1, r4, r5, r6, lr}
    eed8:	4cc0      	ldr	r4, [pc, #768]	; (f1dc <LORAWAN_SetAttr+0x308>)
    eeda:	0052      	lsls	r2, r2, #1
    eedc:	5ca2      	ldrb	r2, [r4, r2]
    eede:	000b      	movs	r3, r1
    eee0:	2511      	movs	r5, #17
    eee2:	2a00      	cmp	r2, #0
    eee4:	d04e      	beq.n	ef84 <LORAWAN_SetAttr+0xb0>
    eee6:	282d      	cmp	r0, #45	; 0x2d
    eee8:	d85f      	bhi.n	efaa <LORAWAN_SetAttr+0xd6>
    eeea:	f002 fcab 	bl	11844 <__gnu_thumb1_case_uhi>
    eeee:	002e      	.short	0x002e
    eef0:	009a007d 	.word	0x009a007d
    eef4:	00ab00d9 	.word	0x00ab00d9
    eef8:	00f700c7 	.word	0x00f700c7
    eefc:	01300110 	.word	0x01300110
    ef00:	01480142 	.word	0x01480142
    ef04:	015d0154 	.word	0x015d0154
    ef08:	01810172 	.word	0x01810172
    ef0c:	018b0186 	.word	0x018b0186
    ef10:	01950190 	.word	0x01950190
    ef14:	019f019a 	.word	0x019f019a
    ef18:	01a601c1 	.word	0x01a601c1
    ef1c:	01ca01a3 	.word	0x01ca01a3
    ef20:	01bc01c6 	.word	0x01bc01c6
    ef24:	01b201b8 	.word	0x01b201b8
    ef28:	005e005e 	.word	0x005e005e
    ef2c:	005e016e 	.word	0x005e016e
    ef30:	005e005e 	.word	0x005e005e
    ef34:	005e005e 	.word	0x005e005e
    ef38:	01ce005e 	.word	0x01ce005e
    ef3c:	01d1004d 	.word	0x01d1004d
    ef40:	01e601f8 	.word	0x01e601f8
    ef44:	005e01d5 	.word	0x005e01d5
    ef48:	0212      	.short	0x0212
    ef4a:	250a      	movs	r5, #10
    ef4c:	2900      	cmp	r1, #0
    ef4e:	d019      	beq.n	ef84 <LORAWAN_SetAttr+0xb0>
    ef50:	0020      	movs	r0, r4
    ef52:	2208      	movs	r2, #8
    ef54:	4ba2      	ldr	r3, [pc, #648]	; (f1e0 <LORAWAN_SetAttr+0x30c>)
    ef56:	303d      	adds	r0, #61	; 0x3d
    ef58:	4798      	blx	r3
    ef5a:	4ea2      	ldr	r6, [pc, #648]	; (f1e4 <LORAWAN_SetAttr+0x310>)
    ef5c:	2108      	movs	r1, #8
    ef5e:	2001      	movs	r0, #1
    ef60:	47b0      	blx	r6
    ef62:	0022      	movs	r2, r4
    ef64:	32aa      	adds	r2, #170	; 0xaa
    ef66:	7813      	ldrb	r3, [r2, #0]
    ef68:	3d09      	subs	r5, #9
    ef6a:	432b      	orrs	r3, r5
    ef6c:	2109      	movs	r1, #9
    ef6e:	0028      	movs	r0, r5
    ef70:	3450      	adds	r4, #80	; 0x50
    ef72:	7013      	strb	r3, [r2, #0]
    ef74:	47b0      	blx	r6
    ef76:	7823      	ldrb	r3, [r4, #0]
    ef78:	0028      	movs	r0, r5
    ef7a:	43ab      	bics	r3, r5
    ef7c:	210b      	movs	r1, #11
    ef7e:	7023      	strb	r3, [r4, #0]
    ef80:	47b0      	blx	r6
    ef82:	3507      	adds	r5, #7
    ef84:	0028      	movs	r0, r5
    ef86:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
    ef88:	0022      	movs	r2, r4
    ef8a:	32e4      	adds	r2, #228	; 0xe4
    ef8c:	7812      	ldrb	r2, [r2, #0]
    ef8e:	250a      	movs	r5, #10
    ef90:	0752      	lsls	r2, r2, #29
    ef92:	d5f7      	bpl.n	ef84 <LORAWAN_SetAttr+0xb0>
    ef94:	79c9      	ldrb	r1, [r1, #7]
    ef96:	4a94      	ldr	r2, [pc, #592]	; (f1e8 <LORAWAN_SetAttr+0x314>)
    ef98:	2900      	cmp	r1, #0
    ef9a:	d111      	bne.n	efc0 <LORAWAN_SetAttr+0xec>
    ef9c:	466b      	mov	r3, sp
    ef9e:	201d      	movs	r0, #29
    efa0:	7159      	strb	r1, [r3, #5]
    efa2:	4669      	mov	r1, sp
    efa4:	4790      	blx	r2
    efa6:	2800      	cmp	r0, #0
    efa8:	d001      	beq.n	efae <LORAWAN_SetAttr+0xda>
    efaa:	250a      	movs	r5, #10
    efac:	e7ea      	b.n	ef84 <LORAWAN_SetAttr+0xb0>
    efae:	0023      	movs	r3, r4
    efb0:	2109      	movs	r1, #9
    efb2:	33e8      	adds	r3, #232	; 0xe8
    efb4:	34e6      	adds	r4, #230	; 0xe6
    efb6:	8018      	strh	r0, [r3, #0]
    efb8:	8020      	strh	r0, [r4, #0]
    efba:	4b8a      	ldr	r3, [pc, #552]	; (f1e4 <LORAWAN_SetAttr+0x310>)
    efbc:	4798      	blx	r3
    efbe:	e011      	b.n	efe4 <LORAWAN_SetAttr+0x110>
    efc0:	466e      	mov	r6, sp
    efc2:	2502      	movs	r5, #2
    efc4:	5f59      	ldrsh	r1, [r3, r5]
    efc6:	8818      	ldrh	r0, [r3, #0]
    efc8:	889d      	ldrh	r5, [r3, #4]
    efca:	799b      	ldrb	r3, [r3, #6]
    efcc:	8030      	strh	r0, [r6, #0]
    efce:	7133      	strb	r3, [r6, #4]
    efd0:	2301      	movs	r3, #1
    efd2:	8071      	strh	r1, [r6, #2]
    efd4:	201d      	movs	r0, #29
    efd6:	4669      	mov	r1, sp
    efd8:	7173      	strb	r3, [r6, #5]
    efda:	4790      	blx	r2
    efdc:	2800      	cmp	r0, #0
    efde:	d1e4      	bne.n	efaa <LORAWAN_SetAttr+0xd6>
    efe0:	34e8      	adds	r4, #232	; 0xe8
    efe2:	8025      	strh	r5, [r4, #0]
    efe4:	2508      	movs	r5, #8
    efe6:	e7cd      	b.n	ef84 <LORAWAN_SetAttr+0xb0>
    efe8:	250a      	movs	r5, #10
    efea:	2900      	cmp	r1, #0
    efec:	d0ca      	beq.n	ef84 <LORAWAN_SetAttr+0xb0>
    efee:	0020      	movs	r0, r4
    eff0:	2208      	movs	r2, #8
    eff2:	4b7b      	ldr	r3, [pc, #492]	; (f1e0 <LORAWAN_SetAttr+0x30c>)
    eff4:	3035      	adds	r0, #53	; 0x35
    eff6:	4798      	blx	r3
    eff8:	2107      	movs	r1, #7
    effa:	2001      	movs	r0, #1
    effc:	4d79      	ldr	r5, [pc, #484]	; (f1e4 <LORAWAN_SetAttr+0x310>)
    effe:	47a8      	blx	r5
    f000:	0022      	movs	r2, r4
    f002:	2302      	movs	r3, #2
    f004:	32aa      	adds	r2, #170	; 0xaa
    f006:	7811      	ldrb	r1, [r2, #0]
    f008:	430b      	orrs	r3, r1
    f00a:	7013      	strb	r3, [r2, #0]
    f00c:	2109      	movs	r1, #9
    f00e:	2001      	movs	r0, #1
    f010:	47a8      	blx	r5
    f012:	2001      	movs	r0, #1
    f014:	210b      	movs	r1, #11
    f016:	3450      	adds	r4, #80	; 0x50
    f018:	7823      	ldrb	r3, [r4, #0]
    f01a:	4383      	bics	r3, r0
    f01c:	7023      	strb	r3, [r4, #0]
    f01e:	47a8      	blx	r5
    f020:	e7e0      	b.n	efe4 <LORAWAN_SetAttr+0x110>
    f022:	680b      	ldr	r3, [r1, #0]
    f024:	2001      	movs	r0, #1
    f026:	0a19      	lsrs	r1, r3, #8
    f028:	70a1      	strb	r1, [r4, #2]
    f02a:	0c19      	lsrs	r1, r3, #16
    f02c:	7063      	strb	r3, [r4, #1]
    f02e:	70e1      	strb	r1, [r4, #3]
    f030:	0e1b      	lsrs	r3, r3, #24
    f032:	2103      	movs	r1, #3
    f034:	4d6b      	ldr	r5, [pc, #428]	; (f1e4 <LORAWAN_SetAttr+0x310>)
    f036:	7123      	strb	r3, [r4, #4]
    f038:	47a8      	blx	r5
    f03a:	0022      	movs	r2, r4
    f03c:	32aa      	adds	r2, #170	; 0xaa
    f03e:	7811      	ldrb	r1, [r2, #0]
    f040:	2304      	movs	r3, #4
    f042:	e7e1      	b.n	f008 <LORAWAN_SetAttr+0x134>
    f044:	250a      	movs	r5, #10
    f046:	2900      	cmp	r1, #0
    f048:	d09c      	beq.n	ef84 <LORAWAN_SetAttr+0xb0>
    f04a:	3506      	adds	r5, #6
    f04c:	002a      	movs	r2, r5
    f04e:	4b64      	ldr	r3, [pc, #400]	; (f1e0 <LORAWAN_SetAttr+0x30c>)
    f050:	1d60      	adds	r0, r4, #5
    f052:	4798      	blx	r3
    f054:	4e63      	ldr	r6, [pc, #396]	; (f1e4 <LORAWAN_SetAttr+0x310>)
    f056:	2104      	movs	r1, #4
    f058:	2001      	movs	r0, #1
    f05a:	47b0      	blx	r6
    f05c:	0023      	movs	r3, r4
    f05e:	33aa      	adds	r3, #170	; 0xaa
    f060:	781a      	ldrb	r2, [r3, #0]
    f062:	2109      	movs	r1, #9
    f064:	4315      	orrs	r5, r2
    f066:	2001      	movs	r0, #1
    f068:	701d      	strb	r5, [r3, #0]
    f06a:	47b0      	blx	r6
    f06c:	2001      	movs	r0, #1
    f06e:	3450      	adds	r4, #80	; 0x50
    f070:	7823      	ldrb	r3, [r4, #0]
    f072:	210b      	movs	r1, #11
    f074:	4383      	bics	r3, r0
    f076:	7023      	strb	r3, [r4, #0]
    f078:	47b0      	blx	r6
    f07a:	e7b3      	b.n	efe4 <LORAWAN_SetAttr+0x110>
    f07c:	250a      	movs	r5, #10
    f07e:	2900      	cmp	r1, #0
    f080:	d100      	bne.n	f084 <LORAWAN_SetAttr+0x1b0>
    f082:	e77f      	b.n	ef84 <LORAWAN_SetAttr+0xb0>
    f084:	0020      	movs	r0, r4
    f086:	2210      	movs	r2, #16
    f088:	4b55      	ldr	r3, [pc, #340]	; (f1e0 <LORAWAN_SetAttr+0x30c>)
    f08a:	3015      	adds	r0, #21
    f08c:	4798      	blx	r3
    f08e:	2105      	movs	r1, #5
    f090:	2001      	movs	r0, #1
    f092:	4d54      	ldr	r5, [pc, #336]	; (f1e4 <LORAWAN_SetAttr+0x310>)
    f094:	47a8      	blx	r5
    f096:	0022      	movs	r2, r4
    f098:	32aa      	adds	r2, #170	; 0xaa
    f09a:	7811      	ldrb	r1, [r2, #0]
    f09c:	2320      	movs	r3, #32
    f09e:	e7b3      	b.n	f008 <LORAWAN_SetAttr+0x134>
    f0a0:	250a      	movs	r5, #10
    f0a2:	2900      	cmp	r1, #0
    f0a4:	d100      	bne.n	f0a8 <LORAWAN_SetAttr+0x1d4>
    f0a6:	e76d      	b.n	ef84 <LORAWAN_SetAttr+0xb0>
    f0a8:	0020      	movs	r0, r4
    f0aa:	2210      	movs	r2, #16
    f0ac:	4b4c      	ldr	r3, [pc, #304]	; (f1e0 <LORAWAN_SetAttr+0x30c>)
    f0ae:	3025      	adds	r0, #37	; 0x25
    f0b0:	4798      	blx	r3
    f0b2:	4e4c      	ldr	r6, [pc, #304]	; (f1e4 <LORAWAN_SetAttr+0x310>)
    f0b4:	2106      	movs	r1, #6
    f0b6:	2001      	movs	r0, #1
    f0b8:	47b0      	blx	r6
    f0ba:	0022      	movs	r2, r4
    f0bc:	32aa      	adds	r2, #170	; 0xaa
    f0be:	7813      	ldrb	r3, [r2, #0]
    f0c0:	3d02      	subs	r5, #2
    f0c2:	432b      	orrs	r3, r5
    f0c4:	2109      	movs	r1, #9
    f0c6:	2001      	movs	r0, #1
    f0c8:	7013      	strb	r3, [r2, #0]
    f0ca:	47b0      	blx	r6
    f0cc:	2001      	movs	r0, #1
    f0ce:	3450      	adds	r4, #80	; 0x50
    f0d0:	7823      	ldrb	r3, [r4, #0]
    f0d2:	210b      	movs	r1, #11
    f0d4:	4383      	bics	r3, r0
    f0d6:	7023      	strb	r3, [r4, #0]
    f0d8:	47b0      	blx	r6
    f0da:	e753      	b.n	ef84 <LORAWAN_SetAttr+0xb0>
    f0dc:	780b      	ldrb	r3, [r1, #0]
    f0de:	2001      	movs	r0, #1
    f0e0:	0021      	movs	r1, r4
    f0e2:	2520      	movs	r5, #32
    f0e4:	3150      	adds	r1, #80	; 0x50
    f0e6:	4003      	ands	r3, r0
    f0e8:	015a      	lsls	r2, r3, #5
    f0ea:	780b      	ldrb	r3, [r1, #0]
    f0ec:	43ab      	bics	r3, r5
    f0ee:	4313      	orrs	r3, r2
    f0f0:	700b      	strb	r3, [r1, #0]
    f0f2:	0023      	movs	r3, r4
    f0f4:	2200      	movs	r2, #0
    f0f6:	3396      	adds	r3, #150	; 0x96
    f0f8:	3460      	adds	r4, #96	; 0x60
    f0fa:	801a      	strh	r2, [r3, #0]
    f0fc:	7823      	ldrb	r3, [r4, #0]
    f0fe:	3210      	adds	r2, #16
    f100:	4393      	bics	r3, r2
    f102:	7023      	strb	r3, [r4, #0]
    f104:	210b      	movs	r1, #11
    f106:	4b37      	ldr	r3, [pc, #220]	; (f1e4 <LORAWAN_SetAttr+0x310>)
    f108:	4798      	blx	r3
    f10a:	3d18      	subs	r5, #24
    f10c:	e73a      	b.n	ef84 <LORAWAN_SetAttr+0xb0>
    f10e:	466a      	mov	r2, sp
    f110:	780b      	ldrb	r3, [r1, #0]
    f112:	7013      	strb	r3, [r2, #0]
    f114:	0022      	movs	r2, r4
    f116:	32be      	adds	r2, #190	; 0xbe
    f118:	7812      	ldrb	r2, [r2, #0]
    f11a:	429a      	cmp	r2, r3
    f11c:	d900      	bls.n	f120 <LORAWAN_SetAttr+0x24c>
    f11e:	e744      	b.n	efaa <LORAWAN_SetAttr+0xd6>
    f120:	0022      	movs	r2, r4
    f122:	32bf      	adds	r2, #191	; 0xbf
    f124:	7812      	ldrb	r2, [r2, #0]
    f126:	429a      	cmp	r2, r3
    f128:	d200      	bcs.n	f12c <LORAWAN_SetAttr+0x258>
    f12a:	e73e      	b.n	efaa <LORAWAN_SetAttr+0xd6>
    f12c:	4669      	mov	r1, sp
    f12e:	2010      	movs	r0, #16
    f130:	4b2e      	ldr	r3, [pc, #184]	; (f1ec <LORAWAN_SetAttr+0x318>)
    f132:	4798      	blx	r3
    f134:	0005      	movs	r5, r0
    f136:	2808      	cmp	r0, #8
    f138:	d000      	beq.n	f13c <LORAWAN_SetAttr+0x268>
    f13a:	e736      	b.n	efaa <LORAWAN_SetAttr+0xd6>
    f13c:	466b      	mov	r3, sp
    f13e:	210c      	movs	r1, #12
    f140:	2001      	movs	r0, #1
    f142:	781b      	ldrb	r3, [r3, #0]
    f144:	34b3      	adds	r4, #179	; 0xb3
    f146:	7023      	strb	r3, [r4, #0]
    f148:	4b26      	ldr	r3, [pc, #152]	; (f1e4 <LORAWAN_SetAttr+0x310>)
    f14a:	4798      	blx	r3
    f14c:	e71a      	b.n	ef84 <LORAWAN_SetAttr+0xb0>
    f14e:	466a      	mov	r2, sp
    f150:	780b      	ldrb	r3, [r1, #0]
    f152:	201d      	movs	r0, #29
    f154:	7013      	strb	r3, [r2, #0]
    f156:	4669      	mov	r1, sp
    f158:	4b24      	ldr	r3, [pc, #144]	; (f1ec <LORAWAN_SetAttr+0x318>)
    f15a:	4798      	blx	r3
    f15c:	0005      	movs	r5, r0
    f15e:	2808      	cmp	r0, #8
    f160:	d000      	beq.n	f164 <LORAWAN_SetAttr+0x290>
    f162:	e722      	b.n	efaa <LORAWAN_SetAttr+0xd6>
    f164:	466b      	mov	r3, sp
    f166:	781b      	ldrb	r3, [r3, #0]
    f168:	34b5      	adds	r4, #181	; 0xb5
    f16a:	7023      	strb	r3, [r4, #0]
    f16c:	210a      	movs	r1, #10
    f16e:	2000      	movs	r0, #0
    f170:	e7ea      	b.n	f148 <LORAWAN_SetAttr+0x274>
    f172:	780b      	ldrb	r3, [r1, #0]
    f174:	2103      	movs	r1, #3
    f176:	34cb      	adds	r4, #203	; 0xcb
    f178:	7023      	strb	r3, [r4, #0]
    f17a:	2000      	movs	r0, #0
    f17c:	e71d      	b.n	efba <LORAWAN_SetAttr+0xe6>
    f17e:	680b      	ldr	r3, [r1, #0]
    f180:	250a      	movs	r5, #10
    f182:	1c5a      	adds	r2, r3, #1
    f184:	d100      	bne.n	f188 <LORAWAN_SetAttr+0x2b4>
    f186:	e6fd      	b.n	ef84 <LORAWAN_SetAttr+0xb0>
    f188:	2116      	movs	r1, #22
    f18a:	2000      	movs	r0, #0
    f18c:	6563      	str	r3, [r4, #84]	; 0x54
    f18e:	4b15      	ldr	r3, [pc, #84]	; (f1e4 <LORAWAN_SetAttr+0x310>)
    f190:	4798      	blx	r3
    f192:	3d02      	subs	r5, #2
    f194:	e6f6      	b.n	ef84 <LORAWAN_SetAttr+0xb0>
    f196:	680b      	ldr	r3, [r1, #0]
    f198:	250a      	movs	r5, #10
    f19a:	1c5a      	adds	r2, r3, #1
    f19c:	d100      	bne.n	f1a0 <LORAWAN_SetAttr+0x2cc>
    f19e:	e6f1      	b.n	ef84 <LORAWAN_SetAttr+0xb0>
    f1a0:	65a3      	str	r3, [r4, #88]	; 0x58
    f1a2:	0029      	movs	r1, r5
    f1a4:	2001      	movs	r0, #1
    f1a6:	e7f2      	b.n	f18e <LORAWAN_SetAttr+0x2ba>
    f1a8:	0026      	movs	r6, r4
    f1aa:	880b      	ldrh	r3, [r1, #0]
    f1ac:	369c      	adds	r6, #156	; 0x9c
    f1ae:	210c      	movs	r1, #12
    f1b0:	2000      	movs	r0, #0
    f1b2:	4d0c      	ldr	r5, [pc, #48]	; (f1e4 <LORAWAN_SetAttr+0x310>)
    f1b4:	8033      	strh	r3, [r6, #0]
    f1b6:	47a8      	blx	r5
    f1b8:	22fa      	movs	r2, #250	; 0xfa
    f1ba:	8833      	ldrh	r3, [r6, #0]
    f1bc:	0092      	lsls	r2, r2, #2
    f1be:	189b      	adds	r3, r3, r2
    f1c0:	349e      	adds	r4, #158	; 0x9e
    f1c2:	8023      	strh	r3, [r4, #0]
    f1c4:	210d      	movs	r1, #13
    f1c6:	2000      	movs	r0, #0
    f1c8:	e729      	b.n	f01e <LORAWAN_SetAttr+0x14a>
    f1ca:	880b      	ldrh	r3, [r1, #0]
    f1cc:	3464      	adds	r4, #100	; 0x64
    f1ce:	8023      	strh	r3, [r4, #0]
    f1d0:	e708      	b.n	efe4 <LORAWAN_SetAttr+0x110>
    f1d2:	880b      	ldrh	r3, [r1, #0]
    f1d4:	34a0      	adds	r4, #160	; 0xa0
    f1d6:	8023      	strh	r3, [r4, #0]
    f1d8:	210e      	movs	r1, #14
    f1da:	e7ce      	b.n	f17a <LORAWAN_SetAttr+0x2a6>
    f1dc:	20001a4c 	.word	0x20001a4c
    f1e0:	000149c9 	.word	0x000149c9
    f1e4:	0000845d 	.word	0x0000845d
    f1e8:	0000fee5 	.word	0x0000fee5
    f1ec:	00008181 	.word	0x00008181
    f1f0:	880b      	ldrh	r3, [r1, #0]
    f1f2:	34a2      	adds	r4, #162	; 0xa2
    f1f4:	8023      	strh	r3, [r4, #0]
    f1f6:	210f      	movs	r1, #15
    f1f8:	e7bf      	b.n	f17a <LORAWAN_SetAttr+0x2a6>
    f1fa:	880b      	ldrh	r3, [r1, #0]
    f1fc:	34a4      	adds	r4, #164	; 0xa4
    f1fe:	8023      	strh	r3, [r4, #0]
    f200:	2110      	movs	r1, #16
    f202:	e7ba      	b.n	f17a <LORAWAN_SetAttr+0x2a6>
    f204:	780b      	ldrb	r3, [r1, #0]
    f206:	34a8      	adds	r4, #168	; 0xa8
    f208:	7023      	strb	r3, [r4, #0]
    f20a:	2112      	movs	r1, #18
    f20c:	e7b5      	b.n	f17a <LORAWAN_SetAttr+0x2a6>
    f20e:	780b      	ldrb	r3, [r1, #0]
    f210:	34a9      	adds	r4, #169	; 0xa9
    f212:	7023      	strb	r3, [r4, #0]
    f214:	2113      	movs	r1, #19
    f216:	e7b0      	b.n	f17a <LORAWAN_SetAttr+0x2a6>
    f218:	880b      	ldrh	r3, [r1, #0]
    f21a:	34a6      	adds	r4, #166	; 0xa6
    f21c:	8023      	strh	r3, [r4, #0]
    f21e:	2111      	movs	r1, #17
    f220:	e7ab      	b.n	f17a <LORAWAN_SetAttr+0x2a6>
    f222:	780b      	ldrb	r3, [r1, #0]
    f224:	34ae      	adds	r4, #174	; 0xae
    f226:	7023      	strb	r3, [r4, #0]
    f228:	2115      	movs	r1, #21
    f22a:	e7a6      	b.n	f17a <LORAWAN_SetAttr+0x2a6>
    f22c:	780b      	ldrb	r3, [r1, #0]
    f22e:	34ad      	adds	r4, #173	; 0xad
    f230:	7023      	strb	r3, [r4, #0]
    f232:	e6d7      	b.n	efe4 <LORAWAN_SetAttr+0x110>
    f234:	780b      	ldrb	r3, [r1, #0]
    f236:	34b4      	adds	r4, #180	; 0xb4
    f238:	e7fa      	b.n	f230 <LORAWAN_SetAttr+0x35c>
    f23a:	2001      	movs	r0, #1
    f23c:	780b      	ldrb	r3, [r1, #0]
    f23e:	2110      	movs	r1, #16
    f240:	3450      	adds	r4, #80	; 0x50
    f242:	4003      	ands	r3, r0
    f244:	011a      	lsls	r2, r3, #4
    f246:	7823      	ldrb	r3, [r4, #0]
    f248:	438b      	bics	r3, r1
    f24a:	4313      	orrs	r3, r2
    f24c:	7023      	strb	r3, [r4, #0]
    f24e:	3905      	subs	r1, #5
    f250:	e6b3      	b.n	efba <LORAWAN_SetAttr+0xe6>
    f252:	7818      	ldrb	r0, [r3, #0]
    f254:	7909      	ldrb	r1, [r1, #4]
    f256:	4b38      	ldr	r3, [pc, #224]	; (f338 <LORAWAN_SetAttr+0x464>)
    f258:	4798      	blx	r3
    f25a:	0005      	movs	r5, r0
    f25c:	e692      	b.n	ef84 <LORAWAN_SetAttr+0xb0>
    f25e:	7818      	ldrb	r0, [r3, #0]
    f260:	7909      	ldrb	r1, [r1, #4]
    f262:	4b36      	ldr	r3, [pc, #216]	; (f33c <LORAWAN_SetAttr+0x468>)
    f264:	e7f8      	b.n	f258 <LORAWAN_SetAttr+0x384>
    f266:	7808      	ldrb	r0, [r1, #0]
    f268:	4b35      	ldr	r3, [pc, #212]	; (f340 <LORAWAN_SetAttr+0x46c>)
    f26a:	6849      	ldr	r1, [r1, #4]
    f26c:	4798      	blx	r3
    f26e:	e7f4      	b.n	f25a <LORAWAN_SetAttr+0x386>
    f270:	7909      	ldrb	r1, [r1, #4]
    f272:	6818      	ldr	r0, [r3, #0]
    f274:	4b33      	ldr	r3, [pc, #204]	; (f344 <LORAWAN_SetAttr+0x470>)
    f276:	4798      	blx	r3
    f278:	e7ef      	b.n	f25a <LORAWAN_SetAttr+0x386>
    f27a:	7808      	ldrb	r0, [r1, #0]
    f27c:	4b32      	ldr	r3, [pc, #200]	; (f348 <LORAWAN_SetAttr+0x474>)
    f27e:	4798      	blx	r3
    f280:	e7eb      	b.n	f25a <LORAWAN_SetAttr+0x386>
    f282:	8808      	ldrh	r0, [r1, #0]
    f284:	4b31      	ldr	r3, [pc, #196]	; (f34c <LORAWAN_SetAttr+0x478>)
    f286:	4798      	blx	r3
    f288:	e6ac      	b.n	efe4 <LORAWAN_SetAttr+0x110>
    f28a:	4a31      	ldr	r2, [pc, #196]	; (f350 <LORAWAN_SetAttr+0x47c>)
    f28c:	6011      	str	r1, [r2, #0]
    f28e:	e68c      	b.n	efaa <LORAWAN_SetAttr+0xd6>
    f290:	7808      	ldrb	r0, [r1, #0]
    f292:	4b30      	ldr	r3, [pc, #192]	; (f354 <LORAWAN_SetAttr+0x480>)
    f294:	4798      	blx	r3
    f296:	e7e0      	b.n	f25a <LORAWAN_SetAttr+0x386>
    f298:	0020      	movs	r0, r4
    f29a:	300d      	adds	r0, #13
    f29c:	4b2e      	ldr	r3, [pc, #184]	; (f358 <LORAWAN_SetAttr+0x484>)
    f29e:	2210      	movs	r2, #16
    f2a0:	30ff      	adds	r0, #255	; 0xff
    f2a2:	4798      	blx	r3
    f2a4:	2107      	movs	r1, #7
    f2a6:	2000      	movs	r0, #0
    f2a8:	4d2c      	ldr	r5, [pc, #176]	; (f35c <LORAWAN_SetAttr+0x488>)
    f2aa:	47a8      	blx	r5
    f2ac:	2001      	movs	r0, #1
    f2ae:	34aa      	adds	r4, #170	; 0xaa
    f2b0:	7863      	ldrb	r3, [r4, #1]
    f2b2:	2109      	movs	r1, #9
    f2b4:	4303      	orrs	r3, r0
    f2b6:	7063      	strb	r3, [r4, #1]
    f2b8:	e6b1      	b.n	f01e <LORAWAN_SetAttr+0x14a>
    f2ba:	0020      	movs	r0, r4
    f2bc:	2210      	movs	r2, #16
    f2be:	4b26      	ldr	r3, [pc, #152]	; (f358 <LORAWAN_SetAttr+0x484>)
    f2c0:	30fc      	adds	r0, #252	; 0xfc
    f2c2:	4798      	blx	r3
    f2c4:	2108      	movs	r1, #8
    f2c6:	2000      	movs	r0, #0
    f2c8:	4d24      	ldr	r5, [pc, #144]	; (f35c <LORAWAN_SetAttr+0x488>)
    f2ca:	47a8      	blx	r5
    f2cc:	2380      	movs	r3, #128	; 0x80
    f2ce:	34aa      	adds	r4, #170	; 0xaa
    f2d0:	7822      	ldrb	r2, [r4, #0]
    f2d2:	425b      	negs	r3, r3
    f2d4:	4313      	orrs	r3, r2
    f2d6:	7023      	strb	r3, [r4, #0]
    f2d8:	2109      	movs	r1, #9
    f2da:	2001      	movs	r0, #1
    f2dc:	e69f      	b.n	f01e <LORAWAN_SetAttr+0x14a>
    f2de:	0023      	movs	r3, r4
    f2e0:	3350      	adds	r3, #80	; 0x50
    f2e2:	781b      	ldrb	r3, [r3, #0]
    f2e4:	6809      	ldr	r1, [r1, #0]
    f2e6:	07db      	lsls	r3, r3, #31
    f2e8:	d508      	bpl.n	f2fc <LORAWAN_SetAttr+0x428>
    f2ea:	6823      	ldr	r3, [r4, #0]
    f2ec:	250a      	movs	r5, #10
    f2ee:	0a1a      	lsrs	r2, r3, #8
    f2f0:	7923      	ldrb	r3, [r4, #4]
    f2f2:	061b      	lsls	r3, r3, #24
    f2f4:	4313      	orrs	r3, r2
    f2f6:	4299      	cmp	r1, r3
    f2f8:	d100      	bne.n	f2fc <LORAWAN_SetAttr+0x428>
    f2fa:	e643      	b.n	ef84 <LORAWAN_SetAttr+0xb0>
    f2fc:	0023      	movs	r3, r4
    f2fe:	33f8      	adds	r3, #248	; 0xf8
    f300:	6019      	str	r1, [r3, #0]
    f302:	2000      	movs	r0, #0
    f304:	2106      	movs	r1, #6
    f306:	4d15      	ldr	r5, [pc, #84]	; (f35c <LORAWAN_SetAttr+0x488>)
    f308:	34aa      	adds	r4, #170	; 0xaa
    f30a:	47a8      	blx	r5
    f30c:	7822      	ldrb	r2, [r4, #0]
    f30e:	2340      	movs	r3, #64	; 0x40
    f310:	e7e0      	b.n	f2d4 <LORAWAN_SetAttr+0x400>
    f312:	7809      	ldrb	r1, [r1, #0]
    f314:	2900      	cmp	r1, #0
    f316:	d009      	beq.n	f32c <LORAWAN_SetAttr+0x458>
    f318:	2202      	movs	r2, #2
    f31a:	34e4      	adds	r4, #228	; 0xe4
    f31c:	7823      	ldrb	r3, [r4, #0]
    f31e:	2508      	movs	r5, #8
    f320:	4213      	tst	r3, r2
    f322:	d100      	bne.n	f326 <LORAWAN_SetAttr+0x452>
    f324:	e62e      	b.n	ef84 <LORAWAN_SetAttr+0xb0>
    f326:	4393      	bics	r3, r2
    f328:	7023      	strb	r3, [r4, #0]
    f32a:	e62b      	b.n	ef84 <LORAWAN_SetAttr+0xb0>
    f32c:	4a0c      	ldr	r2, [pc, #48]	; (f360 <LORAWAN_SetAttr+0x48c>)
    f32e:	4b0d      	ldr	r3, [pc, #52]	; (f364 <LORAWAN_SetAttr+0x490>)
    f330:	200e      	movs	r0, #14
    f332:	4798      	blx	r3
    f334:	e656      	b.n	efe4 <LORAWAN_SetAttr+0x110>
    f336:	46c0      	nop			; (mov r8, r8)
    f338:	0000e459 	.word	0x0000e459
    f33c:	0000e3e9 	.word	0x0000e3e9
    f340:	0000d4f9 	.word	0x0000d4f9
    f344:	0000d4bd 	.word	0x0000d4bd
    f348:	0000ee59 	.word	0x0000ee59
    f34c:	0000c3d9 	.word	0x0000c3d9
    f350:	20001c88 	.word	0x20001c88
    f354:	0000f9d5 	.word	0x0000f9d5
    f358:	000149c9 	.word	0x000149c9
    f35c:	0000845d 	.word	0x0000845d
    f360:	20001b30 	.word	0x20001b30
    f364:	00008165 	.word	0x00008165

0000f368 <LORAWAN_Reset>:
    f368:	b5f0      	push	{r4, r5, r6, r7, lr}
    f36a:	b087      	sub	sp, #28
    f36c:	ab02      	add	r3, sp, #8
    f36e:	1ddd      	adds	r5, r3, #7
    f370:	23ff      	movs	r3, #255	; 0xff
    f372:	4c7e      	ldr	r4, [pc, #504]	; (f56c <LORAWAN_Reset+0x204>)
    f374:	702b      	strb	r3, [r5, #0]
    f376:	0023      	movs	r3, r4
    f378:	9001      	str	r0, [sp, #4]
    f37a:	33c3      	adds	r3, #195	; 0xc3
    f37c:	781b      	ldrb	r3, [r3, #0]
    f37e:	2b00      	cmp	r3, #0
    f380:	d001      	beq.n	f386 <LORAWAN_Reset+0x1e>
    f382:	4b7b      	ldr	r3, [pc, #492]	; (f570 <LORAWAN_Reset+0x208>)
    f384:	4798      	blx	r3
    f386:	002a      	movs	r2, r5
    f388:	4b7a      	ldr	r3, [pc, #488]	; (f574 <LORAWAN_Reset+0x20c>)
    f38a:	2100      	movs	r1, #0
    f38c:	2023      	movs	r0, #35	; 0x23
    f38e:	4798      	blx	r3
    f390:	782b      	ldrb	r3, [r5, #0]
    f392:	9a01      	ldr	r2, [sp, #4]
    f394:	4293      	cmp	r3, r2
    f396:	d001      	beq.n	f39c <LORAWAN_Reset+0x34>
    f398:	4b77      	ldr	r3, [pc, #476]	; (f578 <LORAWAN_Reset+0x210>)
    f39a:	4798      	blx	r3
    f39c:	0021      	movs	r1, r4
    f39e:	2334      	movs	r3, #52	; 0x34
    f3a0:	31cb      	adds	r1, #203	; 0xcb
    f3a2:	700b      	strb	r3, [r1, #0]
    f3a4:	2000      	movs	r0, #0
    f3a6:	4b75      	ldr	r3, [pc, #468]	; (f57c <LORAWAN_Reset+0x214>)
    f3a8:	4798      	blx	r3
    f3aa:	0023      	movs	r3, r4
    f3ac:	2201      	movs	r2, #1
    f3ae:	33c8      	adds	r3, #200	; 0xc8
    f3b0:	701a      	strb	r2, [r3, #0]
    f3b2:	0023      	movs	r3, r4
    f3b4:	2205      	movs	r2, #5
    f3b6:	33c9      	adds	r3, #201	; 0xc9
    f3b8:	701a      	strb	r2, [r3, #0]
    f3ba:	0023      	movs	r3, r4
    f3bc:	32fa      	adds	r2, #250	; 0xfa
    f3be:	33b1      	adds	r3, #177	; 0xb1
    f3c0:	701a      	strb	r2, [r3, #0]
    f3c2:	0023      	movs	r3, r4
    f3c4:	2500      	movs	r5, #0
    f3c6:	33b2      	adds	r3, #178	; 0xb2
    f3c8:	701d      	strb	r5, [r3, #0]
    f3ca:	0023      	movs	r3, r4
    f3cc:	339a      	adds	r3, #154	; 0x9a
    f3ce:	801d      	strh	r5, [r3, #0]
    f3d0:	0023      	movs	r3, r4
    f3d2:	3398      	adds	r3, #152	; 0x98
    f3d4:	801d      	strh	r5, [r3, #0]
    f3d6:	0023      	movs	r3, r4
    f3d8:	3afe      	subs	r2, #254	; 0xfe
    f3da:	3364      	adds	r3, #100	; 0x64
    f3dc:	801a      	strh	r2, [r3, #0]
    f3de:	0023      	movs	r3, r4
    f3e0:	3396      	adds	r3, #150	; 0x96
    f3e2:	801d      	strh	r5, [r3, #0]
    f3e4:	0023      	movs	r3, r4
    f3e6:	33c1      	adds	r3, #193	; 0xc1
    f3e8:	701d      	strb	r5, [r3, #0]
    f3ea:	0023      	movs	r3, r4
    f3ec:	33c2      	adds	r3, #194	; 0xc2
    f3ee:	701d      	strb	r5, [r3, #0]
    f3f0:	0023      	movs	r3, r4
    f3f2:	2206      	movs	r2, #6
    f3f4:	33cc      	adds	r3, #204	; 0xcc
    f3f6:	601a      	str	r2, [r3, #0]
    f3f8:	0023      	movs	r3, r4
    f3fa:	33d0      	adds	r3, #208	; 0xd0
    f3fc:	601d      	str	r5, [r3, #0]
    f3fe:	0023      	movs	r3, r4
    f400:	33e6      	adds	r3, #230	; 0xe6
    f402:	801d      	strh	r5, [r3, #0]
    f404:	0023      	movs	r3, r4
    f406:	33e8      	adds	r3, #232	; 0xe8
    f408:	801d      	strh	r5, [r3, #0]
    f40a:	320a      	adds	r2, #10
    f40c:	0029      	movs	r1, r5
    f40e:	4b5c      	ldr	r3, [pc, #368]	; (f580 <LORAWAN_Reset+0x218>)
    f410:	485c      	ldr	r0, [pc, #368]	; (f584 <LORAWAN_Reset+0x21c>)
    f412:	65a5      	str	r5, [r4, #88]	; 0x58
    f414:	6565      	str	r5, [r4, #84]	; 0x54
    f416:	4798      	blx	r3
    f418:	2390      	movs	r3, #144	; 0x90
    f41a:	2201      	movs	r2, #1
    f41c:	2607      	movs	r6, #7
    f41e:	005b      	lsls	r3, r3, #1
    f420:	54e2      	strb	r2, [r4, r3]
    f422:	0029      	movs	r1, r5
    f424:	0032      	movs	r2, r6
    f426:	4b56      	ldr	r3, [pc, #344]	; (f580 <LORAWAN_Reset+0x218>)
    f428:	4857      	ldr	r0, [pc, #348]	; (f588 <LORAWAN_Reset+0x220>)
    f42a:	4798      	blx	r3
    f42c:	0023      	movs	r3, r4
    f42e:	3360      	adds	r3, #96	; 0x60
    f430:	801d      	strh	r5, [r3, #0]
    f432:	0023      	movs	r3, r4
    f434:	33ae      	adds	r3, #174	; 0xae
    f436:	701e      	strb	r6, [r3, #0]
    f438:	0023      	movs	r3, r4
    f43a:	33ad      	adds	r3, #173	; 0xad
    f43c:	701d      	strb	r5, [r3, #0]
    f43e:	0023      	movs	r3, r4
    f440:	33b0      	adds	r3, #176	; 0xb0
    f442:	701d      	strb	r5, [r3, #0]
    f444:	0023      	movs	r3, r4
    f446:	33af      	adds	r3, #175	; 0xaf
    f448:	701d      	strb	r5, [r3, #0]
    f44a:	9801      	ldr	r0, [sp, #4]
    f44c:	4b4f      	ldr	r3, [pc, #316]	; (f58c <LORAWAN_Reset+0x224>)
    f44e:	6525      	str	r5, [r4, #80]	; 0x50
    f450:	4798      	blx	r3
    f452:	0007      	movs	r7, r0
    f454:	2808      	cmp	r0, #8
    f456:	d000      	beq.n	f45a <LORAWAN_Reset+0xf2>
    f458:	e085      	b.n	f566 <LORAWAN_Reset+0x1fe>
    f45a:	4e4d      	ldr	r6, [pc, #308]	; (f590 <LORAWAN_Reset+0x228>)
    f45c:	4a4d      	ldr	r2, [pc, #308]	; (f594 <LORAWAN_Reset+0x22c>)
    f45e:	0029      	movs	r1, r5
    f460:	47b0      	blx	r6
    f462:	4a4d      	ldr	r2, [pc, #308]	; (f598 <LORAWAN_Reset+0x230>)
    f464:	0029      	movs	r1, r5
    f466:	200e      	movs	r0, #14
    f468:	47b0      	blx	r6
    f46a:	0023      	movs	r3, r4
    f46c:	4a4b      	ldr	r2, [pc, #300]	; (f59c <LORAWAN_Reset+0x234>)
    f46e:	33b4      	adds	r3, #180	; 0xb4
    f470:	0029      	movs	r1, r5
    f472:	2006      	movs	r0, #6
    f474:	701d      	strb	r5, [r3, #0]
    f476:	47b0      	blx	r6
    f478:	4b49      	ldr	r3, [pc, #292]	; (f5a0 <LORAWAN_Reset+0x238>)
    f47a:	4798      	blx	r3
    f47c:	466b      	mov	r3, sp
    f47e:	791b      	ldrb	r3, [r3, #4]
    f480:	34ca      	adds	r4, #202	; 0xca
    f482:	7023      	strb	r3, [r4, #0]
    f484:	0029      	movs	r1, r5
    f486:	4b47      	ldr	r3, [pc, #284]	; (f5a4 <LORAWAN_Reset+0x23c>)
    f488:	0028      	movs	r0, r5
    f48a:	4798      	blx	r3
    f48c:	2210      	movs	r2, #16
    f48e:	4b42      	ldr	r3, [pc, #264]	; (f598 <LORAWAN_Reset+0x230>)
    f490:	781b      	ldrb	r3, [r3, #0]
    f492:	4213      	tst	r3, r2
    f494:	d006      	beq.n	f4a4 <LORAWAN_Reset+0x13c>
    f496:	ab02      	add	r3, sp, #8
    f498:	1d99      	adds	r1, r3, #6
    f49a:	2301      	movs	r3, #1
    f49c:	0038      	movs	r0, r7
    f49e:	700b      	strb	r3, [r1, #0]
    f4a0:	4b36      	ldr	r3, [pc, #216]	; (f57c <LORAWAN_Reset+0x214>)
    f4a2:	4798      	blx	r3
    f4a4:	4b40      	ldr	r3, [pc, #256]	; (f5a8 <LORAWAN_Reset+0x240>)
    f4a6:	4941      	ldr	r1, [pc, #260]	; (f5ac <LORAWAN_Reset+0x244>)
    f4a8:	201e      	movs	r0, #30
    f4aa:	4798      	blx	r3
    f4ac:	4c2f      	ldr	r4, [pc, #188]	; (f56c <LORAWAN_Reset+0x204>)
    f4ae:	0023      	movs	r3, r4
    f4b0:	33e4      	adds	r3, #228	; 0xe4
    f4b2:	781b      	ldrb	r3, [r3, #0]
    f4b4:	075b      	lsls	r3, r3, #29
    f4b6:	d507      	bpl.n	f4c8 <LORAWAN_Reset+0x160>
    f4b8:	2100      	movs	r1, #0
    f4ba:	aa04      	add	r2, sp, #16
    f4bc:	2030      	movs	r0, #48	; 0x30
    f4be:	47b0      	blx	r6
    f4c0:	a904      	add	r1, sp, #16
    f4c2:	2027      	movs	r0, #39	; 0x27
    f4c4:	4b3a      	ldr	r3, [pc, #232]	; (f5b0 <LORAWAN_Reset+0x248>)
    f4c6:	4798      	blx	r3
    f4c8:	4a3a      	ldr	r2, [pc, #232]	; (f5b4 <LORAWAN_Reset+0x24c>)
    f4ca:	2100      	movs	r1, #0
    f4cc:	2009      	movs	r0, #9
    f4ce:	47b0      	blx	r6
    f4d0:	4a39      	ldr	r2, [pc, #228]	; (f5b8 <LORAWAN_Reset+0x250>)
    f4d2:	2100      	movs	r1, #0
    f4d4:	200a      	movs	r0, #10
    f4d6:	47b0      	blx	r6
    f4d8:	4a38      	ldr	r2, [pc, #224]	; (f5bc <LORAWAN_Reset+0x254>)
    f4da:	2100      	movs	r1, #0
    f4dc:	2034      	movs	r0, #52	; 0x34
    f4de:	47b0      	blx	r6
    f4e0:	ad04      	add	r5, sp, #16
    f4e2:	4a37      	ldr	r2, [pc, #220]	; (f5c0 <LORAWAN_Reset+0x258>)
    f4e4:	2100      	movs	r1, #0
    f4e6:	2035      	movs	r0, #53	; 0x35
    f4e8:	47b0      	blx	r6
    f4ea:	002a      	movs	r2, r5
    f4ec:	2100      	movs	r1, #0
    f4ee:	2014      	movs	r0, #20
    f4f0:	47b0      	blx	r6
    f4f2:	0023      	movs	r3, r4
    f4f4:	782a      	ldrb	r2, [r5, #0]
    f4f6:	33be      	adds	r3, #190	; 0xbe
    f4f8:	701a      	strb	r2, [r3, #0]
    f4fa:	0023      	movs	r3, r4
    f4fc:	786a      	ldrb	r2, [r5, #1]
    f4fe:	33bf      	adds	r3, #191	; 0xbf
    f500:	701a      	strb	r2, [r3, #0]
    f502:	0023      	movs	r3, r4
    f504:	2500      	movs	r5, #0
    f506:	33aa      	adds	r3, #170	; 0xaa
    f508:	801d      	strh	r5, [r3, #0]
    f50a:	2245      	movs	r2, #69	; 0x45
    f50c:	0029      	movs	r1, r5
    f50e:	0020      	movs	r0, r4
    f510:	4b1b      	ldr	r3, [pc, #108]	; (f580 <LORAWAN_Reset+0x218>)
    f512:	4798      	blx	r3
    f514:	0023      	movs	r3, r4
    f516:	22fa      	movs	r2, #250	; 0xfa
    f518:	339c      	adds	r3, #156	; 0x9c
    f51a:	0092      	lsls	r2, r2, #2
    f51c:	801a      	strh	r2, [r3, #0]
    f51e:	0022      	movs	r2, r4
    f520:	23fa      	movs	r3, #250	; 0xfa
    f522:	329e      	adds	r2, #158	; 0x9e
    f524:	00db      	lsls	r3, r3, #3
    f526:	8013      	strh	r3, [r2, #0]
    f528:	0022      	movs	r2, r4
    f52a:	4926      	ldr	r1, [pc, #152]	; (f5c4 <LORAWAN_Reset+0x25c>)
    f52c:	32a0      	adds	r2, #160	; 0xa0
    f52e:	8011      	strh	r1, [r2, #0]
    f530:	0022      	movs	r2, r4
    f532:	4925      	ldr	r1, [pc, #148]	; (f5c8 <LORAWAN_Reset+0x260>)
    f534:	32a2      	adds	r2, #162	; 0xa2
    f536:	8011      	strh	r1, [r2, #0]
    f538:	0022      	movs	r2, r4
    f53a:	32a6      	adds	r2, #166	; 0xa6
    f53c:	8013      	strh	r3, [r2, #0]
    f53e:	0023      	movs	r3, r4
    f540:	2220      	movs	r2, #32
    f542:	33a9      	adds	r3, #169	; 0xa9
    f544:	701a      	strb	r2, [r3, #0]
    f546:	0023      	movs	r3, r4
    f548:	1892      	adds	r2, r2, r2
    f54a:	33a8      	adds	r3, #168	; 0xa8
    f54c:	701a      	strb	r2, [r3, #0]
    f54e:	2380      	movs	r3, #128	; 0x80
    f550:	34a4      	adds	r4, #164	; 0xa4
    f552:	01db      	lsls	r3, r3, #7
    f554:	8023      	strh	r3, [r4, #0]
    f556:	0028      	movs	r0, r5
    f558:	4b1c      	ldr	r3, [pc, #112]	; (f5cc <LORAWAN_Reset+0x264>)
    f55a:	4798      	blx	r3
    f55c:	4b1c      	ldr	r3, [pc, #112]	; (f5d0 <LORAWAN_Reset+0x268>)
    f55e:	4798      	blx	r3
    f560:	0038      	movs	r0, r7
    f562:	b007      	add	sp, #28
    f564:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f566:	270a      	movs	r7, #10
    f568:	e7fa      	b.n	f560 <LORAWAN_Reset+0x1f8>
    f56a:	46c0      	nop			; (mov r8, r8)
    f56c:	20001a4c 	.word	0x20001a4c
    f570:	0000bca1 	.word	0x0000bca1
    f574:	0000d531 	.word	0x0000d531
    f578:	000082d5 	.word	0x000082d5
    f57c:	0000fee5 	.word	0x0000fee5
    f580:	00014a4d 	.word	0x00014a4d
    f584:	20001b20 	.word	0x20001b20
    f588:	20001b6f 	.word	0x20001b6f
    f58c:	000081f5 	.word	0x000081f5
    f590:	00008165 	.word	0x00008165
    f594:	20001a95 	.word	0x20001a95
    f598:	20001b30 	.word	0x20001b30
    f59c:	20001b0c 	.word	0x20001b0c
    f5a0:	00010101 	.word	0x00010101
    f5a4:	0000845d 	.word	0x0000845d
    f5a8:	0000fdf9 	.word	0x0000fdf9
    f5ac:	20001b77 	.word	0x20001b77
    f5b0:	0000eed5 	.word	0x0000eed5
    f5b4:	20001a9a 	.word	0x20001a9a
    f5b8:	20001a96 	.word	0x20001a96
    f5bc:	20001b01 	.word	0x20001b01
    f5c0:	20001aff 	.word	0x20001aff
    f5c4:	00001388 	.word	0x00001388
    f5c8:	00001770 	.word	0x00001770
    f5cc:	0000c3d9 	.word	0x0000c3d9
    f5d0:	0000f969 	.word	0x0000f969

0000f5d4 <LORAWAN_ReadyToSleep>:
    f5d4:	4b08      	ldr	r3, [pc, #32]	; (f5f8 <LORAWAN_ReadyToSleep+0x24>)
    f5d6:	001a      	movs	r2, r3
    f5d8:	32c8      	adds	r2, #200	; 0xc8
    f5da:	7812      	ldrb	r2, [r2, #0]
    f5dc:	2a01      	cmp	r2, #1
    f5de:	d002      	beq.n	f5e6 <LORAWAN_ReadyToSleep+0x12>
    f5e0:	2000      	movs	r0, #0
    f5e2:	2a04      	cmp	r2, #4
    f5e4:	d106      	bne.n	f5f4 <LORAWAN_ReadyToSleep+0x20>
    f5e6:	3350      	adds	r3, #80	; 0x50
    f5e8:	7818      	ldrb	r0, [r3, #0]
    f5ea:	230e      	movs	r3, #14
    f5ec:	4018      	ands	r0, r3
    f5ee:	4243      	negs	r3, r0
    f5f0:	4158      	adcs	r0, r3
    f5f2:	b2c0      	uxtb	r0, r0
    f5f4:	4770      	bx	lr
    f5f6:	46c0      	nop			; (mov r8, r8)
    f5f8:	20001a4c 	.word	0x20001a4c

0000f5fc <AESEncodeLoRa>:
    f5fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    f5fe:	0004      	movs	r4, r0
    f600:	2210      	movs	r2, #16
    f602:	4668      	mov	r0, sp
    f604:	4b03      	ldr	r3, [pc, #12]	; (f614 <AESEncodeLoRa+0x18>)
    f606:	4798      	blx	r3
    f608:	4669      	mov	r1, sp
    f60a:	0020      	movs	r0, r4
    f60c:	4b02      	ldr	r3, [pc, #8]	; (f618 <AESEncodeLoRa+0x1c>)
    f60e:	4798      	blx	r3
    f610:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
    f612:	46c0      	nop			; (mov r8, r8)
    f614:	000149c9 	.word	0x000149c9
    f618:	00008321 	.word	0x00008321

0000f61c <FillSubKey.constprop.0>:
    f61c:	b530      	push	{r4, r5, lr}
    f61e:	2310      	movs	r3, #16
    f620:	2400      	movs	r4, #0
    f622:	3b01      	subs	r3, #1
    f624:	b2db      	uxtb	r3, r3
    f626:	2bff      	cmp	r3, #255	; 0xff
    f628:	d100      	bne.n	f62c <FillSubKey.constprop.0+0x10>
    f62a:	bd30      	pop	{r4, r5, pc}
    f62c:	18c5      	adds	r5, r0, r3
    f62e:	782a      	ldrb	r2, [r5, #0]
    f630:	0052      	lsls	r2, r2, #1
    f632:	4322      	orrs	r2, r4
    f634:	54ca      	strb	r2, [r1, r3]
    f636:	782c      	ldrb	r4, [r5, #0]
    f638:	09e4      	lsrs	r4, r4, #7
    f63a:	e7f2      	b.n	f622 <FillSubKey.constprop.0+0x6>

0000f63c <AESCmac>:
    f63c:	b5f0      	push	{r4, r5, r6, r7, lr}
    f63e:	b09d      	sub	sp, #116	; 0x74
    f640:	ad18      	add	r5, sp, #96	; 0x60
    f642:	4c59      	ldr	r4, [pc, #356]	; (f7a8 <AESCmac+0x16c>)
    f644:	9001      	str	r0, [sp, #4]
    f646:	9103      	str	r1, [sp, #12]
    f648:	9202      	str	r2, [sp, #8]
    f64a:	2100      	movs	r1, #0
    f64c:	2210      	movs	r2, #16
    f64e:	0028      	movs	r0, r5
    f650:	001f      	movs	r7, r3
    f652:	47a0      	blx	r4
    f654:	2387      	movs	r3, #135	; 0x87
    f656:	ae14      	add	r6, sp, #80	; 0x50
    f658:	2210      	movs	r2, #16
    f65a:	2100      	movs	r1, #0
    f65c:	0030      	movs	r0, r6
    f65e:	73eb      	strb	r3, [r5, #15]
    f660:	47a0      	blx	r4
    f662:	9901      	ldr	r1, [sp, #4]
    f664:	0030      	movs	r0, r6
    f666:	4b51      	ldr	r3, [pc, #324]	; (f7ac <AESCmac+0x170>)
    f668:	4798      	blx	r3
    f66a:	7832      	ldrb	r2, [r6, #0]
    f66c:	ac04      	add	r4, sp, #16
    f66e:	4b50      	ldr	r3, [pc, #320]	; (f7b0 <AESCmac+0x174>)
    f670:	0021      	movs	r1, r4
    f672:	0030      	movs	r0, r6
    f674:	2a7f      	cmp	r2, #127	; 0x7f
    f676:	d83e      	bhi.n	f6f6 <AESCmac+0xba>
    f678:	4798      	blx	r3
    f67a:	ab04      	add	r3, sp, #16
    f67c:	781a      	ldrb	r2, [r3, #0]
    f67e:	ac08      	add	r4, sp, #32
    f680:	4b4b      	ldr	r3, [pc, #300]	; (f7b0 <AESCmac+0x174>)
    f682:	0021      	movs	r1, r4
    f684:	a804      	add	r0, sp, #16
    f686:	2a7f      	cmp	r2, #127	; 0x7f
    f688:	d83f      	bhi.n	f70a <AESCmac+0xce>
    f68a:	4798      	blx	r3
    f68c:	0039      	movs	r1, r7
    f68e:	310f      	adds	r1, #15
    f690:	110b      	asrs	r3, r1, #4
    f692:	d04d      	beq.n	f730 <AESCmac+0xf4>
    f694:	b2db      	uxtb	r3, r3
    f696:	9300      	str	r3, [sp, #0]
    f698:	073b      	lsls	r3, r7, #28
    f69a:	d14b      	bne.n	f734 <AESCmac+0xf8>
    f69c:	9b00      	ldr	r3, [sp, #0]
    f69e:	20ff      	movs	r0, #255	; 0xff
    f6a0:	1e5a      	subs	r2, r3, #1
    f6a2:	0112      	lsls	r2, r2, #4
    f6a4:	b2d2      	uxtb	r2, r2
    f6a6:	0013      	movs	r3, r2
    f6a8:	0100      	lsls	r0, r0, #4
    f6aa:	4001      	ands	r1, r0
    f6ac:	ad14      	add	r5, sp, #80	; 0x50
    f6ae:	1a98      	subs	r0, r3, r2
    f6b0:	b2c0      	uxtb	r0, r0
    f6b2:	428b      	cmp	r3, r1
    f6b4:	db33      	blt.n	f71e <AESCmac+0xe2>
    f6b6:	2210      	movs	r2, #16
    f6b8:	2100      	movs	r1, #0
    f6ba:	a80c      	add	r0, sp, #48	; 0x30
    f6bc:	4b3a      	ldr	r3, [pc, #232]	; (f7a8 <AESCmac+0x16c>)
    f6be:	4798      	blx	r3
    f6c0:	2400      	movs	r4, #0
    f6c2:	9b00      	ldr	r3, [sp, #0]
    f6c4:	3b01      	subs	r3, #1
    f6c6:	429c      	cmp	r4, r3
    f6c8:	db57      	blt.n	f77a <AESCmac+0x13e>
    f6ca:	2400      	movs	r4, #0
    f6cc:	ad10      	add	r5, sp, #64	; 0x40
    f6ce:	a80c      	add	r0, sp, #48	; 0x30
    f6d0:	a914      	add	r1, sp, #80	; 0x50
    f6d2:	5c23      	ldrb	r3, [r4, r0]
    f6d4:	5c62      	ldrb	r2, [r4, r1]
    f6d6:	4053      	eors	r3, r2
    f6d8:	5563      	strb	r3, [r4, r5]
    f6da:	3401      	adds	r4, #1
    f6dc:	2c10      	cmp	r4, #16
    f6de:	d1f8      	bne.n	f6d2 <AESCmac+0x96>
    f6e0:	9901      	ldr	r1, [sp, #4]
    f6e2:	0028      	movs	r0, r5
    f6e4:	4b31      	ldr	r3, [pc, #196]	; (f7ac <AESCmac+0x170>)
    f6e6:	4798      	blx	r3
    f6e8:	0022      	movs	r2, r4
    f6ea:	0029      	movs	r1, r5
    f6ec:	9803      	ldr	r0, [sp, #12]
    f6ee:	4b31      	ldr	r3, [pc, #196]	; (f7b4 <AESCmac+0x178>)
    f6f0:	4798      	blx	r3
    f6f2:	b01d      	add	sp, #116	; 0x74
    f6f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f6f6:	4798      	blx	r3
    f6f8:	2300      	movs	r3, #0
    f6fa:	5d1a      	ldrb	r2, [r3, r4]
    f6fc:	5ce9      	ldrb	r1, [r5, r3]
    f6fe:	404a      	eors	r2, r1
    f700:	551a      	strb	r2, [r3, r4]
    f702:	3301      	adds	r3, #1
    f704:	2b10      	cmp	r3, #16
    f706:	d1f8      	bne.n	f6fa <AESCmac+0xbe>
    f708:	e7b7      	b.n	f67a <AESCmac+0x3e>
    f70a:	4798      	blx	r3
    f70c:	2300      	movs	r3, #0
    f70e:	5d1a      	ldrb	r2, [r3, r4]
    f710:	5ce9      	ldrb	r1, [r5, r3]
    f712:	404a      	eors	r2, r1
    f714:	551a      	strb	r2, [r3, r4]
    f716:	3301      	adds	r3, #1
    f718:	2b10      	cmp	r3, #16
    f71a:	d1f8      	bne.n	f70e <AESCmac+0xd2>
    f71c:	e7b6      	b.n	f68c <AESCmac+0x50>
    f71e:	9c02      	ldr	r4, [sp, #8]
    f720:	ae04      	add	r6, sp, #16
    f722:	5ce4      	ldrb	r4, [r4, r3]
    f724:	5c36      	ldrb	r6, [r6, r0]
    f726:	3301      	adds	r3, #1
    f728:	4074      	eors	r4, r6
    f72a:	542c      	strb	r4, [r5, r0]
    f72c:	b2db      	uxtb	r3, r3
    f72e:	e7be      	b.n	f6ae <AESCmac+0x72>
    f730:	2301      	movs	r3, #1
    f732:	9300      	str	r3, [sp, #0]
    f734:	2300      	movs	r3, #0
    f736:	220f      	movs	r2, #15
    f738:	003e      	movs	r6, r7
    f73a:	001c      	movs	r4, r3
    f73c:	2080      	movs	r0, #128	; 0x80
    f73e:	4396      	bics	r6, r2
    f740:	4017      	ands	r7, r2
    f742:	aa18      	add	r2, sp, #96	; 0x60
    f744:	b2d9      	uxtb	r1, r3
    f746:	428f      	cmp	r7, r1
    f748:	d911      	bls.n	f76e <AESCmac+0x132>
    f74a:	9902      	ldr	r1, [sp, #8]
    f74c:	1989      	adds	r1, r1, r6
    f74e:	5cc9      	ldrb	r1, [r1, r3]
    f750:	54d1      	strb	r1, [r2, r3]
    f752:	3301      	adds	r3, #1
    f754:	2b10      	cmp	r3, #16
    f756:	d1f5      	bne.n	f744 <AESCmac+0x108>
    f758:	2300      	movs	r3, #0
    f75a:	a914      	add	r1, sp, #80	; 0x50
    f75c:	a808      	add	r0, sp, #32
    f75e:	5cea      	ldrb	r2, [r5, r3]
    f760:	5c1c      	ldrb	r4, [r3, r0]
    f762:	4062      	eors	r2, r4
    f764:	545a      	strb	r2, [r3, r1]
    f766:	3301      	adds	r3, #1
    f768:	2b10      	cmp	r3, #16
    f76a:	d1f8      	bne.n	f75e <AESCmac+0x122>
    f76c:	e7a3      	b.n	f6b6 <AESCmac+0x7a>
    f76e:	428f      	cmp	r7, r1
    f770:	d101      	bne.n	f776 <AESCmac+0x13a>
    f772:	54d0      	strb	r0, [r2, r3]
    f774:	e7ed      	b.n	f752 <AESCmac+0x116>
    f776:	54d4      	strb	r4, [r2, r3]
    f778:	e7eb      	b.n	f752 <AESCmac+0x116>
    f77a:	2200      	movs	r2, #0
    f77c:	9802      	ldr	r0, [sp, #8]
    f77e:	0123      	lsls	r3, r4, #4
    f780:	a910      	add	r1, sp, #64	; 0x40
    f782:	18c0      	adds	r0, r0, r3
    f784:	ad0c      	add	r5, sp, #48	; 0x30
    f786:	5c83      	ldrb	r3, [r0, r2]
    f788:	5d56      	ldrb	r6, [r2, r5]
    f78a:	4073      	eors	r3, r6
    f78c:	5453      	strb	r3, [r2, r1]
    f78e:	3201      	adds	r2, #1
    f790:	2a10      	cmp	r2, #16
    f792:	d1f8      	bne.n	f786 <AESCmac+0x14a>
    f794:	4b07      	ldr	r3, [pc, #28]	; (f7b4 <AESCmac+0x178>)
    f796:	0028      	movs	r0, r5
    f798:	4798      	blx	r3
    f79a:	3401      	adds	r4, #1
    f79c:	9901      	ldr	r1, [sp, #4]
    f79e:	0028      	movs	r0, r5
    f7a0:	4b02      	ldr	r3, [pc, #8]	; (f7ac <AESCmac+0x170>)
    f7a2:	4798      	blx	r3
    f7a4:	b2e4      	uxtb	r4, r4
    f7a6:	e78c      	b.n	f6c2 <AESCmac+0x86>
    f7a8:	00014a4d 	.word	0x00014a4d
    f7ac:	0000f5fd 	.word	0x0000f5fd
    f7b0:	0000f61d 	.word	0x0000f61d
    f7b4:	000149c9 	.word	0x000149c9

0000f7b8 <LorawanClasscUlAckTimerCallback>:
    f7b8:	2102      	movs	r1, #2
    f7ba:	4b03      	ldr	r3, [pc, #12]	; (f7c8 <LorawanClasscUlAckTimerCallback+0x10>)
    f7bc:	3360      	adds	r3, #96	; 0x60
    f7be:	781a      	ldrb	r2, [r3, #0]
    f7c0:	438a      	bics	r2, r1
    f7c2:	701a      	strb	r2, [r3, #0]
    f7c4:	4770      	bx	lr
    f7c6:	46c0      	nop			; (mov r8, r8)
    f7c8:	20001a4c 	.word	0x20001a4c

0000f7cc <LorawanClasscValidateSend>:
    f7cc:	2390      	movs	r3, #144	; 0x90
    f7ce:	b510      	push	{r4, lr}
    f7d0:	4c0a      	ldr	r4, [pc, #40]	; (f7fc <LorawanClasscValidateSend+0x30>)
    f7d2:	005b      	lsls	r3, r3, #1
    f7d4:	5ce3      	ldrb	r3, [r4, r3]
    f7d6:	2b00      	cmp	r3, #0
    f7d8:	d008      	beq.n	f7ec <LorawanClasscValidateSend+0x20>
    f7da:	220e      	movs	r2, #14
    f7dc:	3450      	adds	r4, #80	; 0x50
    f7de:	7823      	ldrb	r3, [r4, #0]
    f7e0:	2008      	movs	r0, #8
    f7e2:	4013      	ands	r3, r2
    f7e4:	2b02      	cmp	r3, #2
    f7e6:	d100      	bne.n	f7ea <LorawanClasscValidateSend+0x1e>
    f7e8:	2011      	movs	r0, #17
    f7ea:	bd10      	pop	{r4, pc}
    f7ec:	0023      	movs	r3, r4
    f7ee:	33f0      	adds	r3, #240	; 0xf0
    f7f0:	7818      	ldrb	r0, [r3, #0]
    f7f2:	4b03      	ldr	r3, [pc, #12]	; (f800 <LorawanClasscValidateSend+0x34>)
    f7f4:	4798      	blx	r3
    f7f6:	2800      	cmp	r0, #0
    f7f8:	d1ef      	bne.n	f7da <LorawanClasscValidateSend+0xe>
    f7fa:	e7f5      	b.n	f7e8 <LorawanClasscValidateSend+0x1c>
    f7fc:	20001a4c 	.word	0x20001a4c
    f800:	0000961d 	.word	0x0000961d

0000f804 <LorawanClasscReceiveWindow1Callback>:
    f804:	2301      	movs	r3, #1
    f806:	b507      	push	{r0, r1, r2, lr}
    f808:	a801      	add	r0, sp, #4
    f80a:	7003      	strb	r3, [r0, #0]
    f80c:	4b01      	ldr	r3, [pc, #4]	; (f814 <LorawanClasscReceiveWindow1Callback+0x10>)
    f80e:	4798      	blx	r3
    f810:	bd07      	pop	{r0, r1, r2, pc}
    f812:	46c0      	nop			; (mov r8, r8)
    f814:	00011215 	.word	0x00011215

0000f818 <LorawanClasscRxDone>:
    f818:	b537      	push	{r0, r1, r2, r4, r5, lr}
    f81a:	221f      	movs	r2, #31
    f81c:	7803      	ldrb	r3, [r0, #0]
    f81e:	4c13      	ldr	r4, [pc, #76]	; (f86c <LorawanClasscRxDone+0x54>)
    f820:	4393      	bics	r3, r2
    f822:	2ba0      	cmp	r3, #160	; 0xa0
    f824:	d10c      	bne.n	f840 <LorawanClasscRxDone+0x28>
    f826:	0025      	movs	r5, r4
    f828:	35f0      	adds	r5, #240	; 0xf0
    f82a:	7828      	ldrb	r0, [r5, #0]
    f82c:	4b10      	ldr	r3, [pc, #64]	; (f870 <LorawanClasscRxDone+0x58>)
    f82e:	4798      	blx	r3
    f830:	1e02      	subs	r2, r0, #0
    f832:	d014      	beq.n	f85e <LorawanClasscRxDone+0x46>
    f834:	0022      	movs	r2, r4
    f836:	2102      	movs	r1, #2
    f838:	3260      	adds	r2, #96	; 0x60
    f83a:	7813      	ldrb	r3, [r2, #0]
    f83c:	438b      	bics	r3, r1
    f83e:	7013      	strb	r3, [r2, #0]
    f840:	3450      	adds	r4, #80	; 0x50
    f842:	7823      	ldrb	r3, [r4, #0]
    f844:	220e      	movs	r2, #14
    f846:	0019      	movs	r1, r3
    f848:	4011      	ands	r1, r2
    f84a:	2906      	cmp	r1, #6
    f84c:	d103      	bne.n	f856 <LorawanClasscRxDone+0x3e>
    f84e:	4393      	bics	r3, r2
    f850:	3a04      	subs	r2, #4
    f852:	4313      	orrs	r3, r2
    f854:	7023      	strb	r3, [r4, #0]
    f856:	2000      	movs	r0, #0
    f858:	4b06      	ldr	r3, [pc, #24]	; (f874 <LorawanClasscRxDone+0x5c>)
    f85a:	4798      	blx	r3
    f85c:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    f85e:	7828      	ldrb	r0, [r5, #0]
    f860:	4b05      	ldr	r3, [pc, #20]	; (f878 <LorawanClasscRxDone+0x60>)
    f862:	9200      	str	r2, [sp, #0]
    f864:	4905      	ldr	r1, [pc, #20]	; (f87c <LorawanClasscRxDone+0x64>)
    f866:	4d06      	ldr	r5, [pc, #24]	; (f880 <LorawanClasscRxDone+0x68>)
    f868:	47a8      	blx	r5
    f86a:	e7e9      	b.n	f840 <LorawanClasscRxDone+0x28>
    f86c:	20001a4c 	.word	0x20001a4c
    f870:	0000961d 	.word	0x0000961d
    f874:	0000deb1 	.word	0x0000deb1
    f878:	0000f7b9 	.word	0x0000f7b9
    f87c:	001e8480 	.word	0x001e8480
    f880:	00009485 	.word	0x00009485

0000f884 <LorawanClasscTxDone>:
    f884:	b537      	push	{r0, r1, r2, r4, r5, lr}
    f886:	4c1b      	ldr	r4, [pc, #108]	; (f8f4 <LorawanClasscTxDone+0x70>)
    f888:	0023      	movs	r3, r4
    f88a:	339e      	adds	r3, #158	; 0x9e
    f88c:	881d      	ldrh	r5, [r3, #0]
    f88e:	0023      	movs	r3, r4
    f890:	3360      	adds	r3, #96	; 0x60
    f892:	781b      	ldrb	r3, [r3, #0]
    f894:	07db      	lsls	r3, r3, #31
    f896:	d525      	bpl.n	f8e4 <LorawanClasscTxDone+0x60>
    f898:	0023      	movs	r3, r4
    f89a:	0022      	movs	r2, r4
    f89c:	33ae      	adds	r3, #174	; 0xae
    f89e:	781b      	ldrb	r3, [r3, #0]
    f8a0:	32b0      	adds	r2, #176	; 0xb0
    f8a2:	3301      	adds	r3, #1
    f8a4:	7812      	ldrb	r2, [r2, #0]
    f8a6:	4293      	cmp	r3, r2
    f8a8:	db07      	blt.n	f8ba <LorawanClasscTxDone+0x36>
    f8aa:	2395      	movs	r3, #149	; 0x95
    f8ac:	005b      	lsls	r3, r3, #1
    f8ae:	5ce3      	ldrb	r3, [r4, r3]
    f8b0:	2b00      	cmp	r3, #0
    f8b2:	d002      	beq.n	f8ba <LorawanClasscTxDone+0x36>
    f8b4:	23fa      	movs	r3, #250	; 0xfa
    f8b6:	00db      	lsls	r3, r3, #3
    f8b8:	18ed      	adds	r5, r5, r3
    f8ba:	0023      	movs	r3, r4
    f8bc:	33f0      	adds	r3, #240	; 0xf0
    f8be:	1945      	adds	r5, r0, r5
    f8c0:	7818      	ldrb	r0, [r3, #0]
    f8c2:	4b0d      	ldr	r3, [pc, #52]	; (f8f8 <LorawanClasscTxDone+0x74>)
    f8c4:	4798      	blx	r3
    f8c6:	34bc      	adds	r4, #188	; 0xbc
    f8c8:	21fa      	movs	r1, #250	; 0xfa
    f8ca:	7820      	ldrb	r0, [r4, #0]
    f8cc:	2400      	movs	r4, #0
    f8ce:	0089      	lsls	r1, r1, #2
    f8d0:	4369      	muls	r1, r5
    f8d2:	0022      	movs	r2, r4
    f8d4:	4d09      	ldr	r5, [pc, #36]	; (f8fc <LorawanClasscTxDone+0x78>)
    f8d6:	9400      	str	r4, [sp, #0]
    f8d8:	4b09      	ldr	r3, [pc, #36]	; (f900 <LorawanClasscTxDone+0x7c>)
    f8da:	47a8      	blx	r5
    f8dc:	0020      	movs	r0, r4
    f8de:	4b09      	ldr	r3, [pc, #36]	; (f904 <LorawanClasscTxDone+0x80>)
    f8e0:	4798      	blx	r3
    f8e2:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    f8e4:	0023      	movs	r3, r4
    f8e6:	0022      	movs	r2, r4
    f8e8:	33ad      	adds	r3, #173	; 0xad
    f8ea:	781b      	ldrb	r3, [r3, #0]
    f8ec:	32af      	adds	r2, #175	; 0xaf
    f8ee:	3301      	adds	r3, #1
    f8f0:	e7d8      	b.n	f8a4 <LorawanClasscTxDone+0x20>
    f8f2:	46c0      	nop			; (mov r8, r8)
    f8f4:	20001a4c 	.word	0x20001a4c
    f8f8:	00009789 	.word	0x00009789
    f8fc:	00009485 	.word	0x00009485
    f900:	0000dd81 	.word	0x0000dd81
    f904:	0000deb1 	.word	0x0000deb1

0000f908 <LorawanClasscRxTimeout>:
    f908:	b510      	push	{r4, lr}
    f90a:	4b08      	ldr	r3, [pc, #32]	; (f92c <LorawanClasscRxTimeout+0x24>)
    f90c:	210e      	movs	r1, #14
    f90e:	3350      	adds	r3, #80	; 0x50
    f910:	781a      	ldrb	r2, [r3, #0]
    f912:	0010      	movs	r0, r2
    f914:	4008      	ands	r0, r1
    f916:	2806      	cmp	r0, #6
    f918:	d106      	bne.n	f928 <LorawanClasscRxTimeout+0x20>
    f91a:	438a      	bics	r2, r1
    f91c:	3904      	subs	r1, #4
    f91e:	430a      	orrs	r2, r1
    f920:	701a      	strb	r2, [r3, #0]
    f922:	2000      	movs	r0, #0
    f924:	4b02      	ldr	r3, [pc, #8]	; (f930 <LorawanClasscRxTimeout+0x28>)
    f926:	4798      	blx	r3
    f928:	bd10      	pop	{r4, pc}
    f92a:	46c0      	nop			; (mov r8, r8)
    f92c:	20001a4c 	.word	0x20001a4c
    f930:	0000deb1 	.word	0x0000deb1

0000f934 <LorawanClasscNotifyAppOnReceive>:
    f934:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f936:	001f      	movs	r7, r3
    f938:	4b08      	ldr	r3, [pc, #32]	; (f95c <LorawanClasscNotifyAppOnReceive+0x28>)
    f93a:	0004      	movs	r4, r0
    f93c:	33f0      	adds	r3, #240	; 0xf0
    f93e:	7818      	ldrb	r0, [r3, #0]
    f940:	4b07      	ldr	r3, [pc, #28]	; (f960 <LorawanClasscNotifyAppOnReceive+0x2c>)
    f942:	000d      	movs	r5, r1
    f944:	0016      	movs	r6, r2
    f946:	4798      	blx	r3
    f948:	2800      	cmp	r0, #0
    f94a:	d105      	bne.n	f958 <LorawanClasscNotifyAppOnReceive+0x24>
    f94c:	0020      	movs	r0, r4
    f94e:	003b      	movs	r3, r7
    f950:	0032      	movs	r2, r6
    f952:	0029      	movs	r1, r5
    f954:	4c03      	ldr	r4, [pc, #12]	; (f964 <LorawanClasscNotifyAppOnReceive+0x30>)
    f956:	47a0      	blx	r4
    f958:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    f95a:	46c0      	nop			; (mov r8, r8)
    f95c:	20001a4c 	.word	0x20001a4c
    f960:	0000961d 	.word	0x0000961d
    f964:	0000d3b5 	.word	0x0000d3b5

0000f968 <LorawanMcastInit>:
    f968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f96a:	4c15      	ldr	r4, [pc, #84]	; (f9c0 <LorawanMcastInit+0x58>)
    f96c:	2201      	movs	r2, #1
    f96e:	0023      	movs	r3, r4
    f970:	33f4      	adds	r3, #244	; 0xf4
    f972:	701a      	strb	r2, [r3, #0]
    f974:	0023      	movs	r3, r4
    f976:	2201      	movs	r2, #1
    f978:	2710      	movs	r7, #16
    f97a:	33f8      	adds	r3, #248	; 0xf8
    f97c:	4252      	negs	r2, r2
    f97e:	601a      	str	r2, [r3, #0]
    f980:	4e10      	ldr	r6, [pc, #64]	; (f9c4 <LorawanMcastInit+0x5c>)
    f982:	003a      	movs	r2, r7
    f984:	2100      	movs	r1, #0
    f986:	4810      	ldr	r0, [pc, #64]	; (f9c8 <LorawanMcastInit+0x60>)
    f988:	47b0      	blx	r6
    f98a:	4d10      	ldr	r5, [pc, #64]	; (f9cc <LorawanMcastInit+0x64>)
    f98c:	003a      	movs	r2, r7
    f98e:	0028      	movs	r0, r5
    f990:	2100      	movs	r1, #0
    f992:	47b0      	blx	r6
    f994:	0022      	movs	r2, r4
    f996:	2102      	movs	r1, #2
    f998:	3250      	adds	r2, #80	; 0x50
    f99a:	7893      	ldrb	r3, [r2, #2]
    f99c:	2000      	movs	r0, #0
    f99e:	438b      	bics	r3, r1
    f9a0:	7093      	strb	r3, [r2, #2]
    f9a2:	223f      	movs	r2, #63	; 0x3f
    f9a4:	34aa      	adds	r4, #170	; 0xaa
    f9a6:	7823      	ldrb	r3, [r4, #0]
    f9a8:	3103      	adds	r1, #3
    f9aa:	4013      	ands	r3, r2
    f9ac:	7023      	strb	r3, [r4, #0]
    f9ae:	7863      	ldrb	r3, [r4, #1]
    f9b0:	3a3e      	subs	r2, #62	; 0x3e
    f9b2:	4393      	bics	r3, r2
    f9b4:	7063      	strb	r3, [r4, #1]
    f9b6:	4b06      	ldr	r3, [pc, #24]	; (f9d0 <LorawanMcastInit+0x68>)
    f9b8:	6228      	str	r0, [r5, #32]
    f9ba:	4798      	blx	r3
    f9bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    f9be:	46c0      	nop			; (mov r8, r8)
    f9c0:	20001a4c 	.word	0x20001a4c
    f9c4:	00014a4d 	.word	0x00014a4d
    f9c8:	20001b58 	.word	0x20001b58
    f9cc:	20001b48 	.word	0x20001b48
    f9d0:	0000845d 	.word	0x0000845d

0000f9d4 <LorawanMcastEnable>:
    f9d4:	b510      	push	{r4, lr}
    f9d6:	4b12      	ldr	r3, [pc, #72]	; (fa20 <LorawanMcastEnable+0x4c>)
    f9d8:	2800      	cmp	r0, #0
    f9da:	d019      	beq.n	fa10 <LorawanMcastEnable+0x3c>
    f9dc:	001a      	movs	r2, r3
    f9de:	21e0      	movs	r1, #224	; 0xe0
    f9e0:	32aa      	adds	r2, #170	; 0xaa
    f9e2:	8812      	ldrh	r2, [r2, #0]
    f9e4:	0049      	lsls	r1, r1, #1
    f9e6:	400a      	ands	r2, r1
    f9e8:	200a      	movs	r0, #10
    f9ea:	428a      	cmp	r2, r1
    f9ec:	d10f      	bne.n	fa0e <LorawanMcastEnable+0x3a>
    f9ee:	001a      	movs	r2, r3
    f9f0:	32c8      	adds	r2, #200	; 0xc8
    f9f2:	7811      	ldrb	r1, [r2, #0]
    f9f4:	2206      	movs	r2, #6
    f9f6:	4211      	tst	r1, r2
    f9f8:	d009      	beq.n	fa0e <LorawanMcastEnable+0x3a>
    f9fa:	3350      	adds	r3, #80	; 0x50
    f9fc:	7899      	ldrb	r1, [r3, #2]
    f9fe:	3a04      	subs	r2, #4
    fa00:	430a      	orrs	r2, r1
    fa02:	210b      	movs	r1, #11
    fa04:	709a      	strb	r2, [r3, #2]
    fa06:	3809      	subs	r0, #9
    fa08:	4b06      	ldr	r3, [pc, #24]	; (fa24 <LorawanMcastEnable+0x50>)
    fa0a:	4798      	blx	r3
    fa0c:	2008      	movs	r0, #8
    fa0e:	bd10      	pop	{r4, pc}
    fa10:	2102      	movs	r1, #2
    fa12:	3350      	adds	r3, #80	; 0x50
    fa14:	789a      	ldrb	r2, [r3, #2]
    fa16:	2001      	movs	r0, #1
    fa18:	438a      	bics	r2, r1
    fa1a:	709a      	strb	r2, [r3, #2]
    fa1c:	3109      	adds	r1, #9
    fa1e:	e7f3      	b.n	fa08 <LorawanMcastEnable+0x34>
    fa20:	20001a4c 	.word	0x20001a4c
    fa24:	0000845d 	.word	0x0000845d

0000fa28 <LorawanMcastValidateHdr>:
    fa28:	0003      	movs	r3, r0
    fa2a:	b570      	push	{r4, r5, r6, lr}
    fa2c:	7845      	ldrb	r5, [r0, #1]
    fa2e:	7880      	ldrb	r0, [r0, #2]
    fa30:	4c11      	ldr	r4, [pc, #68]	; (fa78 <LorawanMcastValidateHdr+0x50>)
    fa32:	0200      	lsls	r0, r0, #8
    fa34:	4328      	orrs	r0, r5
    fa36:	78dd      	ldrb	r5, [r3, #3]
    fa38:	042d      	lsls	r5, r5, #16
    fa3a:	4328      	orrs	r0, r5
    fa3c:	791d      	ldrb	r5, [r3, #4]
    fa3e:	062d      	lsls	r5, r5, #24
    fa40:	4305      	orrs	r5, r0
    fa42:	0020      	movs	r0, r4
    fa44:	30f8      	adds	r0, #248	; 0xf8
    fa46:	6806      	ldr	r6, [r0, #0]
    fa48:	200a      	movs	r0, #10
    fa4a:	42b5      	cmp	r5, r6
    fa4c:	d112      	bne.n	fa74 <LorawanMcastValidateHdr+0x4c>
    fa4e:	0025      	movs	r5, r4
    fa50:	35c8      	adds	r5, #200	; 0xc8
    fa52:	782e      	ldrb	r6, [r5, #0]
    fa54:	2506      	movs	r5, #6
    fa56:	422e      	tst	r6, r5
    fa58:	d00c      	beq.n	fa74 <LorawanMcastValidateHdr+0x4c>
    fa5a:	3452      	adds	r4, #82	; 0x52
    fa5c:	7824      	ldrb	r4, [r4, #0]
    fa5e:	07a4      	lsls	r4, r4, #30
    fa60:	d508      	bpl.n	fa74 <LorawanMcastValidateHdr+0x4c>
    fa62:	2a00      	cmp	r2, #0
    fa64:	d006      	beq.n	fa74 <LorawanMcastValidateHdr+0x4c>
    fa66:	795a      	ldrb	r2, [r3, #5]
    fa68:	236f      	movs	r3, #111	; 0x6f
    fa6a:	421a      	tst	r2, r3
    fa6c:	d102      	bne.n	fa74 <LorawanMcastValidateHdr+0x4c>
    fa6e:	2903      	cmp	r1, #3
    fa70:	d100      	bne.n	fa74 <LorawanMcastValidateHdr+0x4c>
    fa72:	3802      	subs	r0, #2
    fa74:	bd70      	pop	{r4, r5, r6, pc}
    fa76:	46c0      	nop			; (mov r8, r8)
    fa78:	20001a4c 	.word	0x20001a4c

0000fa7c <LorawanMcastProcessPkt>:
    fa7c:	b5f0      	push	{r4, r5, r6, r7, lr}
    fa7e:	0016      	movs	r6, r2
    fa80:	b087      	sub	sp, #28
    fa82:	9005      	str	r0, [sp, #20]
    fa84:	79f3      	ldrb	r3, [r6, #7]
    fa86:	7992      	ldrb	r2, [r2, #6]
    fa88:	4c2f      	ldr	r4, [pc, #188]	; (fb48 <LorawanMcastProcessPkt+0xcc>)
    fa8a:	021b      	lsls	r3, r3, #8
    fa8c:	4313      	orrs	r3, r2
    fa8e:	0022      	movs	r2, r4
    fa90:	32fe      	adds	r2, #254	; 0xfe
    fa92:	000d      	movs	r5, r1
    fa94:	8bd1      	ldrh	r1, [r2, #30]
    fa96:	270a      	movs	r7, #10
    fa98:	4299      	cmp	r1, r3
    fa9a:	d83d      	bhi.n	fb18 <LorawanMcastProcessPkt+0x9c>
    fa9c:	83d3      	strh	r3, [r2, #30]
    fa9e:	2105      	movs	r1, #5
    faa0:	4b2a      	ldr	r3, [pc, #168]	; (fb4c <LorawanMcastProcessPkt+0xd0>)
    faa2:	2000      	movs	r0, #0
    faa4:	4798      	blx	r3
    faa6:	0022      	movs	r2, r4
    faa8:	32f8      	adds	r2, #248	; 0xf8
    faaa:	6812      	ldr	r2, [r2, #0]
    faac:	0023      	movs	r3, r4
    faae:	9203      	str	r2, [sp, #12]
    fab0:	4a27      	ldr	r2, [pc, #156]	; (fb50 <LorawanMcastProcessPkt+0xd4>)
    fab2:	0029      	movs	r1, r5
    fab4:	9202      	str	r2, [sp, #8]
    fab6:	2219      	movs	r2, #25
    fab8:	9201      	str	r2, [sp, #4]
    faba:	4a26      	ldr	r2, [pc, #152]	; (fb54 <LorawanMcastProcessPkt+0xd8>)
    fabc:	9805      	ldr	r0, [sp, #20]
    fabe:	9200      	str	r2, [sp, #0]
    fac0:	33fc      	adds	r3, #252	; 0xfc
    fac2:	390d      	subs	r1, #13
    fac4:	b2c9      	uxtb	r1, r1
    fac6:	6a1b      	ldr	r3, [r3, #32]
    fac8:	2201      	movs	r2, #1
    faca:	4f23      	ldr	r7, [pc, #140]	; (fb58 <LorawanMcastProcessPkt+0xdc>)
    facc:	3009      	adds	r0, #9
    face:	47b8      	blx	r7
    fad0:	4922      	ldr	r1, [pc, #136]	; (fb5c <LorawanMcastProcessPkt+0xe0>)
    fad2:	2708      	movs	r7, #8
    fad4:	784a      	ldrb	r2, [r1, #1]
    fad6:	780b      	ldrb	r3, [r1, #0]
    fad8:	0212      	lsls	r2, r2, #8
    fada:	431a      	orrs	r2, r3
    fadc:	788b      	ldrb	r3, [r1, #2]
    fade:	041b      	lsls	r3, r3, #16
    fae0:	431a      	orrs	r2, r3
    fae2:	78cb      	ldrb	r3, [r1, #3]
    fae4:	061b      	lsls	r3, r3, #24
    fae6:	4313      	orrs	r3, r2
    fae8:	d016      	beq.n	fb18 <LorawanMcastProcessPkt+0x9c>
    faea:	2220      	movs	r2, #32
    faec:	3460      	adds	r4, #96	; 0x60
    faee:	7823      	ldrb	r3, [r4, #0]
    faf0:	9905      	ldr	r1, [sp, #20]
    faf2:	4393      	bics	r3, r2
    faf4:	7023      	strb	r3, [r4, #0]
    faf6:	78b3      	ldrb	r3, [r6, #2]
    faf8:	002a      	movs	r2, r5
    fafa:	40bb      	lsls	r3, r7
    fafc:	7870      	ldrb	r0, [r6, #1]
    fafe:	3a0c      	subs	r2, #12
    fb00:	4303      	orrs	r3, r0
    fb02:	78f0      	ldrb	r0, [r6, #3]
    fb04:	b2d2      	uxtb	r2, r2
    fb06:	0400      	lsls	r0, r0, #16
    fb08:	4303      	orrs	r3, r0
    fb0a:	7930      	ldrb	r0, [r6, #4]
    fb0c:	19c9      	adds	r1, r1, r7
    fb0e:	0600      	lsls	r0, r0, #24
    fb10:	4318      	orrs	r0, r3
    fb12:	4c13      	ldr	r4, [pc, #76]	; (fb60 <LorawanMcastProcessPkt+0xe4>)
    fb14:	003b      	movs	r3, r7
    fb16:	47a0      	blx	r4
    fb18:	4a0b      	ldr	r2, [pc, #44]	; (fb48 <LorawanMcastProcessPkt+0xcc>)
    fb1a:	200e      	movs	r0, #14
    fb1c:	0011      	movs	r1, r2
    fb1e:	3150      	adds	r1, #80	; 0x50
    fb20:	780b      	ldrb	r3, [r1, #0]
    fb22:	001c      	movs	r4, r3
    fb24:	4004      	ands	r4, r0
    fb26:	2c06      	cmp	r4, #6
    fb28:	d107      	bne.n	fb3a <LorawanMcastProcessPkt+0xbe>
    fb2a:	32c8      	adds	r2, #200	; 0xc8
    fb2c:	7812      	ldrb	r2, [r2, #0]
    fb2e:	2a04      	cmp	r2, #4
    fb30:	d103      	bne.n	fb3a <LorawanMcastProcessPkt+0xbe>
    fb32:	4383      	bics	r3, r0
    fb34:	3206      	adds	r2, #6
    fb36:	4313      	orrs	r3, r2
    fb38:	700b      	strb	r3, [r1, #0]
    fb3a:	2000      	movs	r0, #0
    fb3c:	4b09      	ldr	r3, [pc, #36]	; (fb64 <LorawanMcastProcessPkt+0xe8>)
    fb3e:	4798      	blx	r3
    fb40:	0038      	movs	r0, r7
    fb42:	b007      	add	sp, #28
    fb44:	bdf0      	pop	{r4, r5, r6, r7, pc}
    fb46:	46c0      	nop			; (mov r8, r8)
    fb48:	20001a4c 	.word	0x20001a4c
    fb4c:	0000845d 	.word	0x0000845d
    fb50:	20001c94 	.word	0x20001c94
    fb54:	20001b58 	.word	0x20001b58
    fb58:	0000cfb1 	.word	0x0000cfb1
    fb5c:	20001c8c 	.word	0x20001c8c
    fb60:	0000d3b5 	.word	0x0000d3b5
    fb64:	0000deb1 	.word	0x0000deb1

0000fb68 <Lorawan_Pds_fid1_CB>:
    fb68:	4b04      	ldr	r3, [pc, #16]	; (fb7c <Lorawan_Pds_fid1_CB+0x14>)
    fb6a:	0019      	movs	r1, r3
    fb6c:	31fc      	adds	r1, #252	; 0xfc
    fb6e:	6a0a      	ldr	r2, [r1, #32]
    fb70:	3201      	adds	r2, #1
    fb72:	620a      	str	r2, [r1, #32]
    fb74:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    fb76:	3201      	adds	r2, #1
    fb78:	655a      	str	r2, [r3, #84]	; 0x54
    fb7a:	4770      	bx	lr
    fb7c:	20001a4c 	.word	0x20001a4c

0000fb80 <Lorawan_Pds_fid2_CB>:
    fb80:	2171      	movs	r1, #113	; 0x71
    fb82:	4b06      	ldr	r3, [pc, #24]	; (fb9c <Lorawan_Pds_fid2_CB+0x1c>)
    fb84:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    fb86:	3350      	adds	r3, #80	; 0x50
    fb88:	3201      	adds	r2, #1
    fb8a:	609a      	str	r2, [r3, #8]
    fb8c:	781a      	ldrb	r2, [r3, #0]
    fb8e:	400a      	ands	r2, r1
    fb90:	701a      	strb	r2, [r3, #0]
    fb92:	785a      	ldrb	r2, [r3, #1]
    fb94:	3970      	subs	r1, #112	; 0x70
    fb96:	438a      	bics	r2, r1
    fb98:	705a      	strb	r2, [r3, #1]
    fb9a:	4770      	bx	lr
    fb9c:	20001a4c 	.word	0x20001a4c

0000fba0 <LORAWAN_TxHandler>:
    fba0:	b5f0      	push	{r4, r5, r6, r7, lr}
    fba2:	b087      	sub	sp, #28
    fba4:	466b      	mov	r3, sp
    fba6:	2501      	movs	r5, #1
    fba8:	4c30      	ldr	r4, [pc, #192]	; (fc6c <LORAWAN_TxHandler+0xcc>)
    fbaa:	701d      	strb	r5, [r3, #0]
    fbac:	0023      	movs	r3, r4
    fbae:	466a      	mov	r2, sp
    fbb0:	33b5      	adds	r3, #181	; 0xb5
    fbb2:	781b      	ldrb	r3, [r3, #0]
    fbb4:	4669      	mov	r1, sp
    fbb6:	7053      	strb	r3, [r2, #1]
    fbb8:	0023      	movs	r3, r4
    fbba:	33b3      	adds	r3, #179	; 0xb3
    fbbc:	781b      	ldrb	r3, [r3, #0]
    fbbe:	202d      	movs	r0, #45	; 0x2d
    fbc0:	7093      	strb	r3, [r2, #2]
    fbc2:	aa03      	add	r2, sp, #12
    fbc4:	4b2a      	ldr	r3, [pc, #168]	; (fc70 <LORAWAN_TxHandler+0xd0>)
    fbc6:	4798      	blx	r3
    fbc8:	2808      	cmp	r0, #8
    fbca:	d004      	beq.n	fbd6 <LORAWAN_TxHandler+0x36>
    fbcc:	4b29      	ldr	r3, [pc, #164]	; (fc74 <LORAWAN_TxHandler+0xd4>)
    fbce:	4798      	blx	r3
    fbd0:	2000      	movs	r0, #0
    fbd2:	b007      	add	sp, #28
    fbd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    fbd6:	0023      	movs	r3, r4
    fbd8:	33c8      	adds	r3, #200	; 0xc8
    fbda:	781b      	ldrb	r3, [r3, #0]
    fbdc:	ae01      	add	r6, sp, #4
    fbde:	2b04      	cmp	r3, #4
    fbe0:	d103      	bne.n	fbea <LORAWAN_TxHandler+0x4a>
    fbe2:	0030      	movs	r0, r6
    fbe4:	4b24      	ldr	r3, [pc, #144]	; (fc78 <LORAWAN_TxHandler+0xd8>)
    fbe6:	7035      	strb	r5, [r6, #0]
    fbe8:	4798      	blx	r3
    fbea:	4b24      	ldr	r3, [pc, #144]	; (fc7c <LORAWAN_TxHandler+0xdc>)
    fbec:	9803      	ldr	r0, [sp, #12]
    fbee:	9904      	ldr	r1, [sp, #16]
    fbf0:	9a05      	ldr	r2, [sp, #20]
    fbf2:	4798      	blx	r3
    fbf4:	0023      	movs	r3, r4
    fbf6:	33d0      	adds	r3, #208	; 0xd0
    fbf8:	681d      	ldr	r5, [r3, #0]
    fbfa:	2395      	movs	r3, #149	; 0x95
    fbfc:	4f20      	ldr	r7, [pc, #128]	; (fc80 <LORAWAN_TxHandler+0xe0>)
    fbfe:	005b      	lsls	r3, r3, #1
    fc00:	2d00      	cmp	r5, #0
    fc02:	d023      	beq.n	fc4c <LORAWAN_TxHandler+0xac>
    fc04:	2201      	movs	r2, #1
    fc06:	54e2      	strb	r2, [r4, r3]
    fc08:	7828      	ldrb	r0, [r5, #0]
    fc0a:	7a2b      	ldrb	r3, [r5, #8]
    fc0c:	1e42      	subs	r2, r0, #1
    fc0e:	4190      	sbcs	r0, r2
    fc10:	7869      	ldrb	r1, [r5, #1]
    fc12:	686a      	ldr	r2, [r5, #4]
    fc14:	b2c0      	uxtb	r0, r0
    fc16:	47b8      	blx	r7
    fc18:	0023      	movs	r3, r4
    fc1a:	339a      	adds	r3, #154	; 0x9a
    fc1c:	881b      	ldrh	r3, [r3, #0]
    fc1e:	0030      	movs	r0, r6
    fc20:	7033      	strb	r3, [r6, #0]
    fc22:	4b18      	ldr	r3, [pc, #96]	; (fc84 <LORAWAN_TxHandler+0xe4>)
    fc24:	6073      	str	r3, [r6, #4]
    fc26:	4b18      	ldr	r3, [pc, #96]	; (fc88 <LORAWAN_TxHandler+0xe8>)
    fc28:	4798      	blx	r3
    fc2a:	2800      	cmp	r0, #0
    fc2c:	d114      	bne.n	fc58 <LORAWAN_TxHandler+0xb8>
    fc2e:	0021      	movs	r1, r4
    fc30:	220e      	movs	r2, #14
    fc32:	3150      	adds	r1, #80	; 0x50
    fc34:	780b      	ldrb	r3, [r1, #0]
    fc36:	4393      	bics	r3, r2
    fc38:	001a      	movs	r2, r3
    fc3a:	2302      	movs	r3, #2
    fc3c:	4313      	orrs	r3, r2
    fc3e:	700b      	strb	r3, [r1, #0]
    fc40:	2208      	movs	r2, #8
    fc42:	3460      	adds	r4, #96	; 0x60
    fc44:	7823      	ldrb	r3, [r4, #0]
    fc46:	4393      	bics	r3, r2
    fc48:	7023      	strb	r3, [r4, #0]
    fc4a:	e7c1      	b.n	fbd0 <LORAWAN_TxHandler+0x30>
    fc4c:	54e5      	strb	r5, [r4, r3]
    fc4e:	002a      	movs	r2, r5
    fc50:	002b      	movs	r3, r5
    fc52:	0029      	movs	r1, r5
    fc54:	0028      	movs	r0, r5
    fc56:	e7de      	b.n	fc16 <LORAWAN_TxHandler+0x76>
    fc58:	0022      	movs	r2, r4
    fc5a:	2120      	movs	r1, #32
    fc5c:	3260      	adds	r2, #96	; 0x60
    fc5e:	7813      	ldrb	r3, [r2, #0]
    fc60:	438b      	bics	r3, r1
    fc62:	7013      	strb	r3, [r2, #0]
    fc64:	4b03      	ldr	r3, [pc, #12]	; (fc74 <LORAWAN_TxHandler+0xd4>)
    fc66:	4798      	blx	r3
    fc68:	e7ea      	b.n	fc40 <LORAWAN_TxHandler+0xa0>
    fc6a:	46c0      	nop			; (mov r8, r8)
    fc6c:	20001a4c 	.word	0x20001a4c
    fc70:	00008165 	.word	0x00008165
    fc74:	0000d351 	.word	0x0000d351
    fc78:	00011215 	.word	0x00011215
    fc7c:	0000cb21 	.word	0x0000cb21
    fc80:	0000d069 	.word	0x0000d069
    fc84:	20001b89 	.word	0x20001b89
    fc88:	00010835 	.word	0x00010835

0000fc8c <LORAWAN_JoinReqHandler>:
    fc8c:	b530      	push	{r4, r5, lr}
    fc8e:	b087      	sub	sp, #28
    fc90:	466a      	mov	r2, sp
    fc92:	2300      	movs	r3, #0
    fc94:	4c1e      	ldr	r4, [pc, #120]	; (fd10 <LORAWAN_JoinReqHandler+0x84>)
    fc96:	7013      	strb	r3, [r2, #0]
    fc98:	0023      	movs	r3, r4
    fc9a:	33b5      	adds	r3, #181	; 0xb5
    fc9c:	781b      	ldrb	r3, [r3, #0]
    fc9e:	4669      	mov	r1, sp
    fca0:	7053      	strb	r3, [r2, #1]
    fca2:	0023      	movs	r3, r4
    fca4:	33b3      	adds	r3, #179	; 0xb3
    fca6:	781b      	ldrb	r3, [r3, #0]
    fca8:	202d      	movs	r0, #45	; 0x2d
    fcaa:	7093      	strb	r3, [r2, #2]
    fcac:	aa03      	add	r2, sp, #12
    fcae:	4b19      	ldr	r3, [pc, #100]	; (fd14 <LORAWAN_JoinReqHandler+0x88>)
    fcb0:	4798      	blx	r3
    fcb2:	2808      	cmp	r0, #8
    fcb4:	d004      	beq.n	fcc0 <LORAWAN_JoinReqHandler+0x34>
    fcb6:	4b18      	ldr	r3, [pc, #96]	; (fd18 <LORAWAN_JoinReqHandler+0x8c>)
    fcb8:	4798      	blx	r3
    fcba:	2000      	movs	r0, #0
    fcbc:	b007      	add	sp, #28
    fcbe:	bd30      	pop	{r4, r5, pc}
    fcc0:	4b16      	ldr	r3, [pc, #88]	; (fd1c <LORAWAN_JoinReqHandler+0x90>)
    fcc2:	9803      	ldr	r0, [sp, #12]
    fcc4:	9904      	ldr	r1, [sp, #16]
    fcc6:	9a05      	ldr	r2, [sp, #20]
    fcc8:	4798      	blx	r3
    fcca:	0023      	movs	r3, r4
    fccc:	33c8      	adds	r3, #200	; 0xc8
    fcce:	781b      	ldrb	r3, [r3, #0]
    fcd0:	ad01      	add	r5, sp, #4
    fcd2:	2b04      	cmp	r3, #4
    fcd4:	d104      	bne.n	fce0 <LORAWAN_JoinReqHandler+0x54>
    fcd6:	3b03      	subs	r3, #3
    fcd8:	702b      	strb	r3, [r5, #0]
    fcda:	0028      	movs	r0, r5
    fcdc:	4b10      	ldr	r3, [pc, #64]	; (fd20 <LORAWAN_JoinReqHandler+0x94>)
    fcde:	4798      	blx	r3
    fce0:	2395      	movs	r3, #149	; 0x95
    fce2:	2200      	movs	r2, #0
    fce4:	005b      	lsls	r3, r3, #1
    fce6:	54e2      	strb	r2, [r4, r3]
    fce8:	4b0e      	ldr	r3, [pc, #56]	; (fd24 <LORAWAN_JoinReqHandler+0x98>)
    fcea:	4798      	blx	r3
    fcec:	4b0e      	ldr	r3, [pc, #56]	; (fd28 <LORAWAN_JoinReqHandler+0x9c>)
    fcee:	7028      	strb	r0, [r5, #0]
    fcf0:	606b      	str	r3, [r5, #4]
    fcf2:	0028      	movs	r0, r5
    fcf4:	4b0d      	ldr	r3, [pc, #52]	; (fd2c <LORAWAN_JoinReqHandler+0xa0>)
    fcf6:	4798      	blx	r3
    fcf8:	2800      	cmp	r0, #0
    fcfa:	d1dc      	bne.n	fcb6 <LORAWAN_JoinReqHandler+0x2a>
    fcfc:	220e      	movs	r2, #14
    fcfe:	3450      	adds	r4, #80	; 0x50
    fd00:	7823      	ldrb	r3, [r4, #0]
    fd02:	4393      	bics	r3, r2
    fd04:	001a      	movs	r2, r3
    fd06:	2302      	movs	r3, #2
    fd08:	4313      	orrs	r3, r2
    fd0a:	7023      	strb	r3, [r4, #0]
    fd0c:	e7d5      	b.n	fcba <LORAWAN_JoinReqHandler+0x2e>
    fd0e:	46c0      	nop			; (mov r8, r8)
    fd10:	20001a4c 	.word	0x20001a4c
    fd14:	00008165 	.word	0x00008165
    fd18:	0000c5c1 	.word	0x0000c5c1
    fd1c:	0000cb21 	.word	0x0000cb21
    fd20:	00011215 	.word	0x00011215
    fd24:	0000c999 	.word	0x0000c999
    fd28:	20001b79 	.word	0x20001b79
    fd2c:	00010835 	.word	0x00010835

0000fd30 <LORAWAN_RxHandler>:
    fd30:	b513      	push	{r0, r1, r4, lr}
    fd32:	4b0c      	ldr	r3, [pc, #48]	; (fd64 <LORAWAN_RxHandler+0x34>)
    fd34:	781b      	ldrb	r3, [r3, #0]
    fd36:	2b08      	cmp	r3, #8
    fd38:	d011      	beq.n	fd5e <LORAWAN_RxHandler+0x2e>
    fd3a:	2b10      	cmp	r3, #16
    fd3c:	d001      	beq.n	fd42 <LORAWAN_RxHandler+0x12>
    fd3e:	2b01      	cmp	r3, #1
    fd40:	d10b      	bne.n	fd5a <LORAWAN_RxHandler+0x2a>
    fd42:	466b      	mov	r3, sp
    fd44:	1c9c      	adds	r4, r3, #2
    fd46:	0021      	movs	r1, r4
    fd48:	a801      	add	r0, sp, #4
    fd4a:	4b07      	ldr	r3, [pc, #28]	; (fd68 <LORAWAN_RxHandler+0x38>)
    fd4c:	4798      	blx	r3
    fd4e:	9801      	ldr	r0, [sp, #4]
    fd50:	2800      	cmp	r0, #0
    fd52:	d002      	beq.n	fd5a <LORAWAN_RxHandler+0x2a>
    fd54:	7821      	ldrb	r1, [r4, #0]
    fd56:	4b05      	ldr	r3, [pc, #20]	; (fd6c <LORAWAN_RxHandler+0x3c>)
    fd58:	4798      	blx	r3
    fd5a:	2000      	movs	r0, #0
    fd5c:	bd16      	pop	{r1, r2, r4, pc}
    fd5e:	4b04      	ldr	r3, [pc, #16]	; (fd70 <LORAWAN_RxHandler+0x40>)
    fd60:	4798      	blx	r3
    fd62:	e7fa      	b.n	fd5a <LORAWAN_RxHandler+0x2a>
    fd64:	20001b78 	.word	0x20001b78
    fd68:	00010a09 	.word	0x00010a09
    fd6c:	0000e4a9 	.word	0x0000e4a9
    fd70:	0000de11 	.word	0x0000de11

0000fd74 <LORAWAN_PostTask>:
    fd74:	b510      	push	{r4, lr}
    fd76:	4b08      	ldr	r3, [pc, #32]	; (fd98 <LORAWAN_PostTask+0x24>)
    fd78:	0004      	movs	r4, r0
    fd7a:	4798      	blx	r3
    fd7c:	2201      	movs	r2, #1
    fd7e:	40a2      	lsls	r2, r4
    fd80:	4906      	ldr	r1, [pc, #24]	; (fd9c <LORAWAN_PostTask+0x28>)
    fd82:	780b      	ldrb	r3, [r1, #0]
    fd84:	4313      	orrs	r3, r2
    fd86:	b2db      	uxtb	r3, r3
    fd88:	700b      	strb	r3, [r1, #0]
    fd8a:	4b05      	ldr	r3, [pc, #20]	; (fda0 <LORAWAN_PostTask+0x2c>)
    fd8c:	4798      	blx	r3
    fd8e:	2004      	movs	r0, #4
    fd90:	4b04      	ldr	r3, [pc, #16]	; (fda4 <LORAWAN_PostTask+0x30>)
    fd92:	4798      	blx	r3
    fd94:	bd10      	pop	{r4, pc}
    fd96:	46c0      	nop			; (mov r8, r8)
    fd98:	00003845 	.word	0x00003845
    fd9c:	200010ac 	.word	0x200010ac
    fda0:	00003851 	.word	0x00003851
    fda4:	00009aa9 	.word	0x00009aa9

0000fda8 <LORAWAN_TaskHandler>:
    fda8:	b570      	push	{r4, r5, r6, lr}
    fdaa:	2601      	movs	r6, #1
    fdac:	4d0e      	ldr	r5, [pc, #56]	; (fde8 <LORAWAN_TaskHandler+0x40>)
    fdae:	e015      	b.n	fddc <LORAWAN_TaskHandler+0x34>
    fdb0:	2400      	movs	r4, #0
    fdb2:	782b      	ldrb	r3, [r5, #0]
    fdb4:	4123      	asrs	r3, r4
    fdb6:	4233      	tst	r3, r6
    fdb8:	d00d      	beq.n	fdd6 <LORAWAN_TaskHandler+0x2e>
    fdba:	4b0c      	ldr	r3, [pc, #48]	; (fdec <LORAWAN_TaskHandler+0x44>)
    fdbc:	4798      	blx	r3
    fdbe:	0032      	movs	r2, r6
    fdc0:	40a2      	lsls	r2, r4
    fdc2:	782b      	ldrb	r3, [r5, #0]
    fdc4:	00a4      	lsls	r4, r4, #2
    fdc6:	4393      	bics	r3, r2
    fdc8:	702b      	strb	r3, [r5, #0]
    fdca:	4b09      	ldr	r3, [pc, #36]	; (fdf0 <LORAWAN_TaskHandler+0x48>)
    fdcc:	4798      	blx	r3
    fdce:	4b09      	ldr	r3, [pc, #36]	; (fdf4 <LORAWAN_TaskHandler+0x4c>)
    fdd0:	58e3      	ldr	r3, [r4, r3]
    fdd2:	4798      	blx	r3
    fdd4:	e7ea      	b.n	fdac <LORAWAN_TaskHandler+0x4>
    fdd6:	3401      	adds	r4, #1
    fdd8:	2c03      	cmp	r4, #3
    fdda:	d1ea      	bne.n	fdb2 <LORAWAN_TaskHandler+0xa>
    fddc:	7828      	ldrb	r0, [r5, #0]
    fdde:	b2c0      	uxtb	r0, r0
    fde0:	2800      	cmp	r0, #0
    fde2:	d1e5      	bne.n	fdb0 <LORAWAN_TaskHandler+0x8>
    fde4:	bd70      	pop	{r4, r5, r6, pc}
    fde6:	46c0      	nop			; (mov r8, r8)
    fde8:	200010ac 	.word	0x200010ac
    fdec:	00003845 	.word	0x00003845
    fdf0:	00003851 	.word	0x00003851
    fdf4:	0001cbf4 	.word	0x0001cbf4

0000fdf8 <RADIO_GetAttr>:
    fdf8:	b510      	push	{r4, lr}
    fdfa:	000b      	movs	r3, r1
    fdfc:	281f      	cmp	r0, #31
    fdfe:	d900      	bls.n	fe02 <RADIO_GetAttr+0xa>
    fe00:	e067      	b.n	fed2 <RADIO_GetAttr+0xda>
    fe02:	f001 fd15 	bl	11830 <__gnu_thumb1_case_uqi>
    fe06:	1410      	.short	0x1410
    fe08:	66201c19 	.word	0x66201c19
    fe0c:	312e2a27 	.word	0x312e2a27
    fe10:	3d3a3734 	.word	0x3d3a3734
    fe14:	46434054 	.word	0x46434054
    fe18:	66245149 	.word	0x66245149
    fe1c:	66666659 	.word	0x66666659
    fe20:	5c666617 	.word	0x5c666617
    fe24:	6360      	.short	0x6360
    fe26:	4a2c      	ldr	r2, [pc, #176]	; (fed8 <RADIO_GetAttr+0xe0>)
    fe28:	7e12      	ldrb	r2, [r2, #24]
    fe2a:	701a      	strb	r2, [r3, #0]
    fe2c:	e002      	b.n	fe34 <RADIO_GetAttr+0x3c>
    fe2e:	4a2a      	ldr	r2, [pc, #168]	; (fed8 <RADIO_GetAttr+0xe0>)
    fe30:	6812      	ldr	r2, [r2, #0]
    fe32:	601a      	str	r2, [r3, #0]
    fe34:	2000      	movs	r0, #0
    fe36:	bd10      	pop	{r4, pc}
    fe38:	4a27      	ldr	r2, [pc, #156]	; (fed8 <RADIO_GetAttr+0xe0>)
    fe3a:	6852      	ldr	r2, [r2, #4]
    fe3c:	e7f9      	b.n	fe32 <RADIO_GetAttr+0x3a>
    fe3e:	4a26      	ldr	r2, [pc, #152]	; (fed8 <RADIO_GetAttr+0xe0>)
    fe40:	8a92      	ldrh	r2, [r2, #20]
    fe42:	801a      	strh	r2, [r3, #0]
    fe44:	e7f6      	b.n	fe34 <RADIO_GetAttr+0x3c>
    fe46:	4a24      	ldr	r2, [pc, #144]	; (fed8 <RADIO_GetAttr+0xe0>)
    fe48:	3203      	adds	r2, #3
    fe4a:	7fd2      	ldrb	r2, [r2, #31]
    fe4c:	e7ed      	b.n	fe2a <RADIO_GetAttr+0x32>
    fe4e:	4a22      	ldr	r2, [pc, #136]	; (fed8 <RADIO_GetAttr+0xe0>)
    fe50:	3204      	adds	r2, #4
    fe52:	e7fa      	b.n	fe4a <RADIO_GetAttr+0x52>
    fe54:	4a20      	ldr	r2, [pc, #128]	; (fed8 <RADIO_GetAttr+0xe0>)
    fe56:	3206      	adds	r2, #6
    fe58:	e7f7      	b.n	fe4a <RADIO_GetAttr+0x52>
    fe5a:	4a1f      	ldr	r2, [pc, #124]	; (fed8 <RADIO_GetAttr+0xe0>)
    fe5c:	3236      	adds	r2, #54	; 0x36
    fe5e:	7812      	ldrb	r2, [r2, #0]
    fe60:	e7e3      	b.n	fe2a <RADIO_GetAttr+0x32>
    fe62:	4a1d      	ldr	r2, [pc, #116]	; (fed8 <RADIO_GetAttr+0xe0>)
    fe64:	3205      	adds	r2, #5
    fe66:	e7f0      	b.n	fe4a <RADIO_GetAttr+0x52>
    fe68:	4a1b      	ldr	r2, [pc, #108]	; (fed8 <RADIO_GetAttr+0xe0>)
    fe6a:	3234      	adds	r2, #52	; 0x34
    fe6c:	e7f7      	b.n	fe5e <RADIO_GetAttr+0x66>
    fe6e:	4a1a      	ldr	r2, [pc, #104]	; (fed8 <RADIO_GetAttr+0xe0>)
    fe70:	8ad2      	ldrh	r2, [r2, #22]
    fe72:	e7e6      	b.n	fe42 <RADIO_GetAttr+0x4a>
    fe74:	4a18      	ldr	r2, [pc, #96]	; (fed8 <RADIO_GetAttr+0xe0>)
    fe76:	3233      	adds	r2, #51	; 0x33
    fe78:	e7f1      	b.n	fe5e <RADIO_GetAttr+0x66>
    fe7a:	4a17      	ldr	r2, [pc, #92]	; (fed8 <RADIO_GetAttr+0xe0>)
    fe7c:	68d2      	ldr	r2, [r2, #12]
    fe7e:	e7d8      	b.n	fe32 <RADIO_GetAttr+0x3a>
    fe80:	4a15      	ldr	r2, [pc, #84]	; (fed8 <RADIO_GetAttr+0xe0>)
    fe82:	6892      	ldr	r2, [r2, #8]
    fe84:	e7d5      	b.n	fe32 <RADIO_GetAttr+0x3a>
    fe86:	4a14      	ldr	r2, [pc, #80]	; (fed8 <RADIO_GetAttr+0xe0>)
    fe88:	3237      	adds	r2, #55	; 0x37
    fe8a:	e7e8      	b.n	fe5e <RADIO_GetAttr+0x66>
    fe8c:	4a12      	ldr	r2, [pc, #72]	; (fed8 <RADIO_GetAttr+0xe0>)
    fe8e:	3238      	adds	r2, #56	; 0x38
    fe90:	e7e5      	b.n	fe5e <RADIO_GetAttr+0x66>
    fe92:	4a11      	ldr	r2, [pc, #68]	; (fed8 <RADIO_GetAttr+0xe0>)
    fe94:	3239      	adds	r2, #57	; 0x39
    fe96:	e7e2      	b.n	fe5e <RADIO_GetAttr+0x66>
    fe98:	4a0f      	ldr	r2, [pc, #60]	; (fed8 <RADIO_GetAttr+0xe0>)
    fe9a:	4910      	ldr	r1, [pc, #64]	; (fedc <RADIO_GetAttr+0xe4>)
    fe9c:	3202      	adds	r2, #2
    fe9e:	7fd2      	ldrb	r2, [r2, #31]
    fea0:	0018      	movs	r0, r3
    fea2:	4b0f      	ldr	r3, [pc, #60]	; (fee0 <RADIO_GetAttr+0xe8>)
    fea4:	4798      	blx	r3
    fea6:	e7c5      	b.n	fe34 <RADIO_GetAttr+0x3c>
    fea8:	4a0b      	ldr	r2, [pc, #44]	; (fed8 <RADIO_GetAttr+0xe0>)
    feaa:	3202      	adds	r2, #2
    feac:	e7cd      	b.n	fe4a <RADIO_GetAttr+0x52>
    feae:	4a0a      	ldr	r2, [pc, #40]	; (fed8 <RADIO_GetAttr+0xe0>)
    feb0:	3232      	adds	r2, #50	; 0x32
    feb2:	7812      	ldrb	r2, [r2, #0]
    feb4:	b252      	sxtb	r2, r2
    feb6:	e7b8      	b.n	fe2a <RADIO_GetAttr+0x32>
    feb8:	4a07      	ldr	r2, [pc, #28]	; (fed8 <RADIO_GetAttr+0xe0>)
    feba:	3235      	adds	r2, #53	; 0x35
    febc:	e7cf      	b.n	fe5e <RADIO_GetAttr+0x66>
    febe:	4906      	ldr	r1, [pc, #24]	; (fed8 <RADIO_GetAttr+0xe0>)
    fec0:	2206      	movs	r2, #6
    fec2:	313c      	adds	r1, #60	; 0x3c
    fec4:	e7ec      	b.n	fea0 <RADIO_GetAttr+0xa8>
    fec6:	4a04      	ldr	r2, [pc, #16]	; (fed8 <RADIO_GetAttr+0xe0>)
    fec8:	3254      	adds	r2, #84	; 0x54
    feca:	e7c8      	b.n	fe5e <RADIO_GetAttr+0x66>
    fecc:	4a02      	ldr	r2, [pc, #8]	; (fed8 <RADIO_GetAttr+0xe0>)
    fece:	3256      	adds	r2, #86	; 0x56
    fed0:	e7ef      	b.n	feb2 <RADIO_GetAttr+0xba>
    fed2:	2005      	movs	r0, #5
    fed4:	e7af      	b.n	fe36 <RADIO_GetAttr+0x3e>
    fed6:	46c0      	nop			; (mov r8, r8)
    fed8:	20001878 	.word	0x20001878
    fedc:	20001891 	.word	0x20001891
    fee0:	000149c9 	.word	0x000149c9

0000fee4 <RADIO_SetAttr>:
    fee4:	b5f0      	push	{r4, r5, r6, r7, lr}
    fee6:	4b77      	ldr	r3, [pc, #476]	; (100c4 <RADIO_SetAttr+0x1e0>)
    fee8:	b085      	sub	sp, #20
    feea:	0006      	movs	r6, r0
    feec:	000d      	movs	r5, r1
    feee:	4798      	blx	r3
    fef0:	2404      	movs	r4, #4
    fef2:	2801      	cmp	r0, #1
    fef4:	d11a      	bne.n	ff2c <RADIO_SetAttr+0x48>
    fef6:	2e1d      	cmp	r6, #29
    fef8:	d900      	bls.n	fefc <RADIO_SetAttr+0x18>
    fefa:	e0e0      	b.n	100be <RADIO_SetAttr+0x1da>
    fefc:	0030      	movs	r0, r6
    fefe:	f001 fc97 	bl	11830 <__gnu_thumb1_case_uqi>
    ff02:	514d      	.short	0x514d
    ff04:	de6d6965 	.word	0xde6d6965
    ff08:	8f8b8179 	.word	0x8f8b8179
    ff0c:	a7a49b97 	.word	0xa7a49b97
    ff10:	bcb3abde 	.word	0xbcb3abde
    ff14:	de72cdc5 	.word	0xde72cdc5
    ff18:	dededed5 	.word	0xdededed5
    ff1c:	18dede0f 	.word	0x18dede0f
    ff20:	2403      	movs	r4, #3
    ff22:	2d00      	cmp	r5, #0
    ff24:	d002      	beq.n	ff2c <RADIO_SetAttr+0x48>
    ff26:	4b68      	ldr	r3, [pc, #416]	; (100c8 <RADIO_SetAttr+0x1e4>)
    ff28:	611d      	str	r5, [r3, #16]
    ff2a:	2400      	movs	r4, #0
    ff2c:	0020      	movs	r0, r4
    ff2e:	b005      	add	sp, #20
    ff30:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ff32:	796e      	ldrb	r6, [r5, #5]
    ff34:	2e00      	cmp	r6, #0
    ff36:	d109      	bne.n	ff4c <RADIO_SetAttr+0x68>
    ff38:	4b63      	ldr	r3, [pc, #396]	; (100c8 <RADIO_SetAttr+0x1e4>)
    ff3a:	001a      	movs	r2, r3
    ff3c:	649e      	str	r6, [r3, #72]	; 0x48
    ff3e:	879e      	strh	r6, [r3, #60]	; 0x3c
    ff40:	87de      	strh	r6, [r3, #62]	; 0x3e
    ff42:	3240      	adds	r2, #64	; 0x40
    ff44:	3341      	adds	r3, #65	; 0x41
    ff46:	7016      	strb	r6, [r2, #0]
    ff48:	701e      	strb	r6, [r3, #0]
    ff4a:	e7ee      	b.n	ff2a <RADIO_SetAttr+0x46>
    ff4c:	882b      	ldrh	r3, [r5, #0]
    ff4e:	2403      	movs	r4, #3
    ff50:	9301      	str	r3, [sp, #4]
    ff52:	2b00      	cmp	r3, #0
    ff54:	d0ea      	beq.n	ff2c <RADIO_SetAttr+0x48>
    ff56:	792f      	ldrb	r7, [r5, #4]
    ff58:	2f00      	cmp	r7, #0
    ff5a:	d0e7      	beq.n	ff2c <RADIO_SetAttr+0x48>
    ff5c:	20fa      	movs	r0, #250	; 0xfa
    ff5e:	0080      	lsls	r0, r0, #2
    ff60:	0039      	movs	r1, r7
    ff62:	4358      	muls	r0, r3
    ff64:	4b59      	ldr	r3, [pc, #356]	; (100cc <RADIO_SetAttr+0x1e8>)
    ff66:	4798      	blx	r3
    ff68:	4b59      	ldr	r3, [pc, #356]	; (100d0 <RADIO_SetAttr+0x1ec>)
    ff6a:	4798      	blx	r3
    ff6c:	4959      	ldr	r1, [pc, #356]	; (100d4 <RADIO_SetAttr+0x1f0>)
    ff6e:	9002      	str	r0, [sp, #8]
    ff70:	4b59      	ldr	r3, [pc, #356]	; (100d8 <RADIO_SetAttr+0x1f4>)
    ff72:	4798      	blx	r3
    ff74:	9003      	str	r0, [sp, #12]
    ff76:	2800      	cmp	r0, #0
    ff78:	d1d8      	bne.n	ff2c <RADIO_SetAttr+0x48>
    ff7a:	2302      	movs	r3, #2
    ff7c:	5eed      	ldrsh	r5, [r5, r3]
    ff7e:	9802      	ldr	r0, [sp, #8]
    ff80:	4b56      	ldr	r3, [pc, #344]	; (100dc <RADIO_SetAttr+0x1f8>)
    ff82:	4798      	blx	r3
    ff84:	466b      	mov	r3, sp
    ff86:	4c50      	ldr	r4, [pc, #320]	; (100c8 <RADIO_SetAttr+0x1e4>)
    ff88:	889b      	ldrh	r3, [r3, #4]
    ff8a:	64a0      	str	r0, [r4, #72]	; 0x48
    ff8c:	87a3      	strh	r3, [r4, #60]	; 0x3c
    ff8e:	0023      	movs	r3, r4
    ff90:	87e5      	strh	r5, [r4, #62]	; 0x3e
    ff92:	3340      	adds	r3, #64	; 0x40
    ff94:	3441      	adds	r4, #65	; 0x41
    ff96:	701f      	strb	r7, [r3, #0]
    ff98:	7026      	strb	r6, [r4, #0]
    ff9a:	e7c6      	b.n	ff2a <RADIO_SetAttr+0x46>
    ff9c:	782a      	ldrb	r2, [r5, #0]
    ff9e:	4b4a      	ldr	r3, [pc, #296]	; (100c8 <RADIO_SetAttr+0x1e4>)
    ffa0:	761a      	strb	r2, [r3, #24]
    ffa2:	e7c2      	b.n	ff2a <RADIO_SetAttr+0x46>
    ffa4:	4a4e      	ldr	r2, [pc, #312]	; (100e0 <RADIO_SetAttr+0x1fc>)
    ffa6:	682b      	ldr	r3, [r5, #0]
    ffa8:	1899      	adds	r1, r3, r2
    ffaa:	4a4e      	ldr	r2, [pc, #312]	; (100e4 <RADIO_SetAttr+0x200>)
    ffac:	4291      	cmp	r1, r2
    ffae:	d90a      	bls.n	ffc6 <RADIO_SetAttr+0xe2>
    ffb0:	4a4d      	ldr	r2, [pc, #308]	; (100e8 <RADIO_SetAttr+0x204>)
    ffb2:	494e      	ldr	r1, [pc, #312]	; (100ec <RADIO_SetAttr+0x208>)
    ffb4:	189a      	adds	r2, r3, r2
    ffb6:	428a      	cmp	r2, r1
    ffb8:	d905      	bls.n	ffc6 <RADIO_SetAttr+0xe2>
    ffba:	4a4d      	ldr	r2, [pc, #308]	; (100f0 <RADIO_SetAttr+0x20c>)
    ffbc:	494d      	ldr	r1, [pc, #308]	; (100f4 <RADIO_SetAttr+0x210>)
    ffbe:	189a      	adds	r2, r3, r2
    ffc0:	2405      	movs	r4, #5
    ffc2:	428a      	cmp	r2, r1
    ffc4:	d8b2      	bhi.n	ff2c <RADIO_SetAttr+0x48>
    ffc6:	4a40      	ldr	r2, [pc, #256]	; (100c8 <RADIO_SetAttr+0x1e4>)
    ffc8:	6013      	str	r3, [r2, #0]
    ffca:	e7ae      	b.n	ff2a <RADIO_SetAttr+0x46>
    ffcc:	682a      	ldr	r2, [r5, #0]
    ffce:	4b3e      	ldr	r3, [pc, #248]	; (100c8 <RADIO_SetAttr+0x1e4>)
    ffd0:	605a      	str	r2, [r3, #4]
    ffd2:	e7aa      	b.n	ff2a <RADIO_SetAttr+0x46>
    ffd4:	882a      	ldrh	r2, [r5, #0]
    ffd6:	4b3c      	ldr	r3, [pc, #240]	; (100c8 <RADIO_SetAttr+0x1e4>)
    ffd8:	829a      	strh	r2, [r3, #20]
    ffda:	e7a6      	b.n	ff2a <RADIO_SetAttr+0x46>
    ffdc:	4b3a      	ldr	r3, [pc, #232]	; (100c8 <RADIO_SetAttr+0x1e4>)
    ffde:	782a      	ldrb	r2, [r5, #0]
    ffe0:	3303      	adds	r3, #3
    ffe2:	77da      	strb	r2, [r3, #31]
    ffe4:	e7a1      	b.n	ff2a <RADIO_SetAttr+0x46>
    ffe6:	782a      	ldrb	r2, [r5, #0]
    ffe8:	2405      	movs	r4, #5
    ffea:	2a01      	cmp	r2, #1
    ffec:	d89e      	bhi.n	ff2c <RADIO_SetAttr+0x48>
    ffee:	4b36      	ldr	r3, [pc, #216]	; (100c8 <RADIO_SetAttr+0x1e4>)
    fff0:	3304      	adds	r3, #4
    fff2:	e7f6      	b.n	ffe2 <RADIO_SetAttr+0xfe>
    fff4:	782a      	ldrb	r2, [r5, #0]
    fff6:	2405      	movs	r4, #5
    fff8:	2a01      	cmp	r2, #1
    fffa:	d900      	bls.n	fffe <RADIO_SetAttr+0x11a>
    fffc:	e796      	b.n	ff2c <RADIO_SetAttr+0x48>
    fffe:	4b32      	ldr	r3, [pc, #200]	; (100c8 <RADIO_SetAttr+0x1e4>)
   10000:	3306      	adds	r3, #6
   10002:	e7ee      	b.n	ffe2 <RADIO_SetAttr+0xfe>
   10004:	782a      	ldrb	r2, [r5, #0]
   10006:	2405      	movs	r4, #5
   10008:	1fd3      	subs	r3, r2, #7
   1000a:	2b02      	cmp	r3, #2
   1000c:	d900      	bls.n	10010 <RADIO_SetAttr+0x12c>
   1000e:	e78d      	b.n	ff2c <RADIO_SetAttr+0x48>
   10010:	4b2d      	ldr	r3, [pc, #180]	; (100c8 <RADIO_SetAttr+0x1e4>)
   10012:	3336      	adds	r3, #54	; 0x36
   10014:	701a      	strb	r2, [r3, #0]
   10016:	e788      	b.n	ff2a <RADIO_SetAttr+0x46>
   10018:	4b2b      	ldr	r3, [pc, #172]	; (100c8 <RADIO_SetAttr+0x1e4>)
   1001a:	782a      	ldrb	r2, [r5, #0]
   1001c:	3305      	adds	r3, #5
   1001e:	e7e0      	b.n	ffe2 <RADIO_SetAttr+0xfe>
   10020:	782a      	ldrb	r2, [r5, #0]
   10022:	2405      	movs	r4, #5
   10024:	2a01      	cmp	r2, #1
   10026:	d900      	bls.n	1002a <RADIO_SetAttr+0x146>
   10028:	e780      	b.n	ff2c <RADIO_SetAttr+0x48>
   1002a:	4b27      	ldr	r3, [pc, #156]	; (100c8 <RADIO_SetAttr+0x1e4>)
   1002c:	3334      	adds	r3, #52	; 0x34
   1002e:	e7f1      	b.n	10014 <RADIO_SetAttr+0x130>
   10030:	882a      	ldrh	r2, [r5, #0]
   10032:	4b25      	ldr	r3, [pc, #148]	; (100c8 <RADIO_SetAttr+0x1e4>)
   10034:	82da      	strh	r2, [r3, #22]
   10036:	e778      	b.n	ff2a <RADIO_SetAttr+0x46>
   10038:	782a      	ldrb	r2, [r5, #0]
   1003a:	2405      	movs	r4, #5
   1003c:	1e53      	subs	r3, r2, #1
   1003e:	2b03      	cmp	r3, #3
   10040:	d900      	bls.n	10044 <RADIO_SetAttr+0x160>
   10042:	e773      	b.n	ff2c <RADIO_SetAttr+0x48>
   10044:	4b20      	ldr	r3, [pc, #128]	; (100c8 <RADIO_SetAttr+0x1e4>)
   10046:	3333      	adds	r3, #51	; 0x33
   10048:	e7e4      	b.n	10014 <RADIO_SetAttr+0x130>
   1004a:	4b1f      	ldr	r3, [pc, #124]	; (100c8 <RADIO_SetAttr+0x1e4>)
   1004c:	682a      	ldr	r2, [r5, #0]
   1004e:	60da      	str	r2, [r3, #12]
   10050:	682a      	ldr	r2, [r5, #0]
   10052:	4b1d      	ldr	r3, [pc, #116]	; (100c8 <RADIO_SetAttr+0x1e4>)
   10054:	609a      	str	r2, [r3, #8]
   10056:	e768      	b.n	ff2a <RADIO_SetAttr+0x46>
   10058:	782a      	ldrb	r2, [r5, #0]
   1005a:	2405      	movs	r4, #5
   1005c:	2a03      	cmp	r2, #3
   1005e:	d900      	bls.n	10062 <RADIO_SetAttr+0x17e>
   10060:	e764      	b.n	ff2c <RADIO_SetAttr+0x48>
   10062:	4b19      	ldr	r3, [pc, #100]	; (100c8 <RADIO_SetAttr+0x1e4>)
   10064:	3337      	adds	r3, #55	; 0x37
   10066:	e7d5      	b.n	10014 <RADIO_SetAttr+0x130>
   10068:	782a      	ldrb	r2, [r5, #0]
   1006a:	2405      	movs	r4, #5
   1006c:	1e53      	subs	r3, r2, #1
   1006e:	2b16      	cmp	r3, #22
   10070:	d900      	bls.n	10074 <RADIO_SetAttr+0x190>
   10072:	e75b      	b.n	ff2c <RADIO_SetAttr+0x48>
   10074:	4b14      	ldr	r3, [pc, #80]	; (100c8 <RADIO_SetAttr+0x1e4>)
   10076:	3338      	adds	r3, #56	; 0x38
   10078:	e7cc      	b.n	10014 <RADIO_SetAttr+0x130>
   1007a:	782a      	ldrb	r2, [r5, #0]
   1007c:	2405      	movs	r4, #5
   1007e:	1e53      	subs	r3, r2, #1
   10080:	2b16      	cmp	r3, #22
   10082:	d900      	bls.n	10086 <RADIO_SetAttr+0x1a2>
   10084:	e752      	b.n	ff2c <RADIO_SetAttr+0x48>
   10086:	4b10      	ldr	r3, [pc, #64]	; (100c8 <RADIO_SetAttr+0x1e4>)
   10088:	3339      	adds	r3, #57	; 0x39
   1008a:	e7c3      	b.n	10014 <RADIO_SetAttr+0x130>
   1008c:	4b0e      	ldr	r3, [pc, #56]	; (100c8 <RADIO_SetAttr+0x1e4>)
   1008e:	0029      	movs	r1, r5
   10090:	3302      	adds	r3, #2
   10092:	7fda      	ldrb	r2, [r3, #31]
   10094:	4818      	ldr	r0, [pc, #96]	; (100f8 <RADIO_SetAttr+0x214>)
   10096:	4b19      	ldr	r3, [pc, #100]	; (100fc <RADIO_SetAttr+0x218>)
   10098:	4798      	blx	r3
   1009a:	e746      	b.n	ff2a <RADIO_SetAttr+0x46>
   1009c:	782b      	ldrb	r3, [r5, #0]
   1009e:	1c1a      	adds	r2, r3, #0
   100a0:	2b08      	cmp	r3, #8
   100a2:	d900      	bls.n	100a6 <RADIO_SetAttr+0x1c2>
   100a4:	2208      	movs	r2, #8
   100a6:	4b08      	ldr	r3, [pc, #32]	; (100c8 <RADIO_SetAttr+0x1e4>)
   100a8:	3302      	adds	r3, #2
   100aa:	e79a      	b.n	ffe2 <RADIO_SetAttr+0xfe>
   100ac:	2405      	movs	r4, #5
   100ae:	782a      	ldrb	r2, [r5, #0]
   100b0:	1fd3      	subs	r3, r2, #7
   100b2:	42a3      	cmp	r3, r4
   100b4:	d900      	bls.n	100b8 <RADIO_SetAttr+0x1d4>
   100b6:	e739      	b.n	ff2c <RADIO_SetAttr+0x48>
   100b8:	4b03      	ldr	r3, [pc, #12]	; (100c8 <RADIO_SetAttr+0x1e4>)
   100ba:	3335      	adds	r3, #53	; 0x35
   100bc:	e7aa      	b.n	10014 <RADIO_SetAttr+0x130>
   100be:	2405      	movs	r4, #5
   100c0:	e734      	b.n	ff2c <RADIO_SetAttr+0x48>
   100c2:	46c0      	nop			; (mov r8, r8)
   100c4:	00010819 	.word	0x00010819
   100c8:	20001878 	.word	0x20001878
   100cc:	0001196d 	.word	0x0001196d
   100d0:	00012af9 	.word	0x00012af9
   100d4:	43fa0000 	.word	0x43fa0000
   100d8:	00011b69 	.word	0x00011b69
   100dc:	00011c4d 	.word	0x00011c4d
   100e0:	f7d58bc0 	.word	0xf7d58bc0
   100e4:	0243d580 	.word	0x0243d580
   100e8:	e78fe580 	.word	0xe78fe580
   100ec:	06dac2c0 	.word	0x06dac2c0
   100f0:	cc9eec80 	.word	0xcc9eec80
   100f4:	096ae380 	.word	0x096ae380
   100f8:	20001891 	.word	0x20001891
   100fc:	000149c9 	.word	0x000149c9

00010100 <RADIO_Init>:
   10100:	b510      	push	{r4, lr}
   10102:	4b0c      	ldr	r3, [pc, #48]	; (10134 <RADIO_Init+0x34>)
   10104:	4798      	blx	r3
   10106:	4b0c      	ldr	r3, [pc, #48]	; (10138 <RADIO_Init+0x38>)
   10108:	201f      	movs	r0, #31
   1010a:	4798      	blx	r3
   1010c:	4c0b      	ldr	r4, [pc, #44]	; (1013c <RADIO_Init+0x3c>)
   1010e:	490c      	ldr	r1, [pc, #48]	; (10140 <RADIO_Init+0x40>)
   10110:	2001      	movs	r0, #1
   10112:	47a0      	blx	r4
   10114:	490b      	ldr	r1, [pc, #44]	; (10144 <RADIO_Init+0x44>)
   10116:	2002      	movs	r0, #2
   10118:	47a0      	blx	r4
   1011a:	490b      	ldr	r1, [pc, #44]	; (10148 <RADIO_Init+0x48>)
   1011c:	2004      	movs	r0, #4
   1011e:	47a0      	blx	r4
   10120:	490a      	ldr	r1, [pc, #40]	; (1014c <RADIO_Init+0x4c>)
   10122:	2008      	movs	r0, #8
   10124:	47a0      	blx	r4
   10126:	490a      	ldr	r1, [pc, #40]	; (10150 <RADIO_Init+0x50>)
   10128:	2010      	movs	r0, #16
   1012a:	47a0      	blx	r4
   1012c:	4909      	ldr	r1, [pc, #36]	; (10154 <RADIO_Init+0x54>)
   1012e:	2020      	movs	r0, #32
   10130:	47a0      	blx	r4
   10132:	bd10      	pop	{r4, pc}
   10134:	00011021 	.word	0x00011021
   10138:	00010825 	.word	0x00010825
   1013c:	000036a9 	.word	0x000036a9
   10140:	000105b1 	.word	0x000105b1
   10144:	00010629 	.word	0x00010629
   10148:	00010699 	.word	0x00010699
   1014c:	000106e9 	.word	0x000106e9
   10150:	00010711 	.word	0x00010711
   10154:	00010739 	.word	0x00010739

00010158 <Radio_WriteFrequency>:
   10158:	b570      	push	{r4, r5, r6, lr}
   1015a:	490d      	ldr	r1, [pc, #52]	; (10190 <Radio_WriteFrequency+0x38>)
   1015c:	4d0d      	ldr	r5, [pc, #52]	; (10194 <Radio_WriteFrequency+0x3c>)
   1015e:	0006      	movs	r6, r0
   10160:	47a8      	blx	r5
   10162:	4b0d      	ldr	r3, [pc, #52]	; (10198 <Radio_WriteFrequency+0x40>)
   10164:	0004      	movs	r4, r0
   10166:	490a      	ldr	r1, [pc, #40]	; (10190 <Radio_WriteFrequency+0x38>)
   10168:	0030      	movs	r0, r6
   1016a:	4798      	blx	r3
   1016c:	0208      	lsls	r0, r1, #8
   1016e:	4908      	ldr	r1, [pc, #32]	; (10190 <Radio_WriteFrequency+0x38>)
   10170:	47a8      	blx	r5
   10172:	0224      	lsls	r4, r4, #8
   10174:	1904      	adds	r4, r0, r4
   10176:	0c21      	lsrs	r1, r4, #16
   10178:	4d08      	ldr	r5, [pc, #32]	; (1019c <Radio_WriteFrequency+0x44>)
   1017a:	b2c9      	uxtb	r1, r1
   1017c:	2006      	movs	r0, #6
   1017e:	47a8      	blx	r5
   10180:	0a21      	lsrs	r1, r4, #8
   10182:	b2c9      	uxtb	r1, r1
   10184:	2007      	movs	r0, #7
   10186:	47a8      	blx	r5
   10188:	b2e1      	uxtb	r1, r4
   1018a:	2008      	movs	r0, #8
   1018c:	47a8      	blx	r5
   1018e:	bd70      	pop	{r4, r5, r6, pc}
   10190:	00003d09 	.word	0x00003d09
   10194:	00011859 	.word	0x00011859
   10198:	00011965 	.word	0x00011965
   1019c:	000035d5 	.word	0x000035d5

000101a0 <Radio_WriteConfiguration>:
   101a0:	b5f0      	push	{r4, r5, r6, r7, lr}
   101a2:	4cb0      	ldr	r4, [pc, #704]	; (10464 <Radio_WriteConfiguration+0x2c4>)
   101a4:	2200      	movs	r2, #0
   101a6:	0023      	movs	r3, r4
   101a8:	b085      	sub	sp, #20
   101aa:	9002      	str	r0, [sp, #8]
   101ac:	3334      	adds	r3, #52	; 0x34
   101ae:	0010      	movs	r0, r2
   101b0:	7819      	ldrb	r1, [r3, #0]
   101b2:	4bad      	ldr	r3, [pc, #692]	; (10468 <Radio_WriteConfiguration+0x2c8>)
   101b4:	4798      	blx	r3
   101b6:	4bad      	ldr	r3, [pc, #692]	; (1046c <Radio_WriteConfiguration+0x2cc>)
   101b8:	6820      	ldr	r0, [r4, #0]
   101ba:	4798      	blx	r3
   101bc:	1ce3      	adds	r3, r4, #3
   101be:	1d62      	adds	r2, r4, #5
   101c0:	7fdb      	ldrb	r3, [r3, #31]
   101c2:	7fd2      	ldrb	r2, [r2, #31]
   101c4:	b25b      	sxtb	r3, r3
   101c6:	4eaa      	ldr	r6, [pc, #680]	; (10470 <Radio_WriteConfiguration+0x2d0>)
   101c8:	4daa      	ldr	r5, [pc, #680]	; (10474 <Radio_WriteConfiguration+0x2d4>)
   101ca:	2a00      	cmp	r2, #0
   101cc:	d000      	beq.n	101d0 <Radio_WriteConfiguration+0x30>
   101ce:	e0fc      	b.n	103ca <Radio_WriteConfiguration+0x22a>
   101d0:	1c1f      	adds	r7, r3, #0
   101d2:	2b0f      	cmp	r3, #15
   101d4:	dc00      	bgt.n	101d8 <Radio_WriteConfiguration+0x38>
   101d6:	e0ec      	b.n	103b2 <Radio_WriteConfiguration+0x212>
   101d8:	270f      	movs	r7, #15
   101da:	b27b      	sxtb	r3, r7
   101dc:	204d      	movs	r0, #77	; 0x4d
   101de:	9301      	str	r3, [sp, #4]
   101e0:	47b0      	blx	r6
   101e2:	21f8      	movs	r1, #248	; 0xf8
   101e4:	4008      	ands	r0, r1
   101e6:	39f4      	subs	r1, #244	; 0xf4
   101e8:	4301      	orrs	r1, r0
   101ea:	204d      	movs	r0, #77	; 0x4d
   101ec:	47a8      	blx	r5
   101ee:	b27b      	sxtb	r3, r7
   101f0:	2b00      	cmp	r3, #0
   101f2:	db00      	blt.n	101f6 <Radio_WriteConfiguration+0x56>
   101f4:	e0e4      	b.n	103c0 <Radio_WriteConfiguration+0x220>
   101f6:	3703      	adds	r7, #3
   101f8:	b2f9      	uxtb	r1, r7
   101fa:	2720      	movs	r7, #32
   101fc:	4339      	orrs	r1, r7
   101fe:	2009      	movs	r0, #9
   10200:	47a8      	blx	r5
   10202:	0023      	movs	r3, r4
   10204:	3334      	adds	r3, #52	; 0x34
   10206:	781f      	ldrb	r7, [r3, #0]
   10208:	2f01      	cmp	r7, #1
   1020a:	d000      	beq.n	1020e <Radio_WriteConfiguration+0x6e>
   1020c:	e144      	b.n	10498 <Radio_WriteConfiguration+0x2f8>
   1020e:	7e21      	ldrb	r1, [r4, #24]
   10210:	2039      	movs	r0, #57	; 0x39
   10212:	47a8      	blx	r5
   10214:	4b98      	ldr	r3, [pc, #608]	; (10478 <Radio_WriteConfiguration+0x2d8>)
   10216:	201d      	movs	r0, #29
   10218:	7819      	ldrb	r1, [r3, #0]
   1021a:	0023      	movs	r3, r4
   1021c:	3333      	adds	r3, #51	; 0x33
   1021e:	781b      	ldrb	r3, [r3, #0]
   10220:	0109      	lsls	r1, r1, #4
   10222:	005b      	lsls	r3, r3, #1
   10224:	4319      	orrs	r1, r3
   10226:	1de3      	adds	r3, r4, #7
   10228:	7fdb      	ldrb	r3, [r3, #31]
   1022a:	401f      	ands	r7, r3
   1022c:	4339      	orrs	r1, r7
   1022e:	b2c9      	uxtb	r1, r1
   10230:	47a8      	blx	r5
   10232:	1d23      	adds	r3, r4, #4
   10234:	7fd9      	ldrb	r1, [r3, #31]
   10236:	2304      	movs	r3, #4
   10238:	0089      	lsls	r1, r1, #2
   1023a:	4019      	ands	r1, r3
   1023c:	0023      	movs	r3, r4
   1023e:	3335      	adds	r3, #53	; 0x35
   10240:	781b      	ldrb	r3, [r3, #0]
   10242:	201e      	movs	r0, #30
   10244:	011b      	lsls	r3, r3, #4
   10246:	4319      	orrs	r1, r3
   10248:	9b02      	ldr	r3, [sp, #8]
   1024a:	059b      	lsls	r3, r3, #22
   1024c:	0f9b      	lsrs	r3, r3, #30
   1024e:	4319      	orrs	r1, r3
   10250:	b2c9      	uxtb	r1, r1
   10252:	47a8      	blx	r5
   10254:	2300      	movs	r3, #0
   10256:	8ae1      	ldrh	r1, [r4, #22]
   10258:	4299      	cmp	r1, r3
   1025a:	d011      	beq.n	10280 <Radio_WriteConfiguration+0xe0>
   1025c:	4a86      	ldr	r2, [pc, #536]	; (10478 <Radio_WriteConfiguration+0x2d8>)
   1025e:	7812      	ldrb	r2, [r2, #0]
   10260:	2a08      	cmp	r2, #8
   10262:	d100      	bne.n	10266 <Radio_WriteConfiguration+0xc6>
   10264:	e0e4      	b.n	10430 <Radio_WriteConfiguration+0x290>
   10266:	2a09      	cmp	r2, #9
   10268:	d100      	bne.n	1026c <Radio_WriteConfiguration+0xcc>
   1026a:	e0e3      	b.n	10434 <Radio_WriteConfiguration+0x294>
   1026c:	2a07      	cmp	r2, #7
   1026e:	d000      	beq.n	10272 <Radio_WriteConfiguration+0xd2>
   10270:	e0e3      	b.n	1043a <Radio_WriteConfiguration+0x29a>
   10272:	337d      	adds	r3, #125	; 0x7d
   10274:	4359      	muls	r1, r3
   10276:	0023      	movs	r3, r4
   10278:	3335      	adds	r3, #53	; 0x35
   1027a:	781b      	ldrb	r3, [r3, #0]
   1027c:	40d9      	lsrs	r1, r3
   1027e:	000b      	movs	r3, r1
   10280:	b2d9      	uxtb	r1, r3
   10282:	2024      	movs	r0, #36	; 0x24
   10284:	4d7b      	ldr	r5, [pc, #492]	; (10474 <Radio_WriteConfiguration+0x2d4>)
   10286:	47a8      	blx	r5
   10288:	466b      	mov	r3, sp
   1028a:	201f      	movs	r0, #31
   1028c:	7a19      	ldrb	r1, [r3, #8]
   1028e:	47a8      	blx	r5
   10290:	2026      	movs	r0, #38	; 0x26
   10292:	47b0      	blx	r6
   10294:	0023      	movs	r3, r4
   10296:	3335      	adds	r3, #53	; 0x35
   10298:	781b      	ldrb	r3, [r3, #0]
   1029a:	2b0c      	cmp	r3, #12
   1029c:	d105      	bne.n	102aa <Radio_WriteConfiguration+0x10a>
   1029e:	0023      	movs	r3, r4
   102a0:	3336      	adds	r3, #54	; 0x36
   102a2:	781b      	ldrb	r3, [r3, #0]
   102a4:	3b07      	subs	r3, #7
   102a6:	2b01      	cmp	r3, #1
   102a8:	d906      	bls.n	102b8 <Radio_WriteConfiguration+0x118>
   102aa:	6b62      	ldr	r2, [r4, #52]	; 0x34
   102ac:	4b73      	ldr	r3, [pc, #460]	; (1047c <Radio_WriteConfiguration+0x2dc>)
   102ae:	4013      	ands	r3, r2
   102b0:	4a73      	ldr	r2, [pc, #460]	; (10480 <Radio_WriteConfiguration+0x2e0>)
   102b2:	4293      	cmp	r3, r2
   102b4:	d000      	beq.n	102b8 <Radio_WriteConfiguration+0x118>
   102b6:	e0c2      	b.n	1043e <Radio_WriteConfiguration+0x29e>
   102b8:	2108      	movs	r1, #8
   102ba:	4308      	orrs	r0, r1
   102bc:	b2c0      	uxtb	r0, r0
   102be:	2104      	movs	r1, #4
   102c0:	4301      	orrs	r1, r0
   102c2:	2026      	movs	r0, #38	; 0x26
   102c4:	47a8      	blx	r5
   102c6:	2031      	movs	r0, #49	; 0x31
   102c8:	47b0      	blx	r6
   102ca:	21f8      	movs	r1, #248	; 0xf8
   102cc:	4008      	ands	r0, r1
   102ce:	39f5      	subs	r1, #245	; 0xf5
   102d0:	4301      	orrs	r1, r0
   102d2:	2031      	movs	r0, #49	; 0x31
   102d4:	47a8      	blx	r5
   102d6:	210a      	movs	r1, #10
   102d8:	2037      	movs	r0, #55	; 0x37
   102da:	47a8      	blx	r5
   102dc:	0023      	movs	r3, r4
   102de:	3331      	adds	r3, #49	; 0x31
   102e0:	781b      	ldrb	r3, [r3, #0]
   102e2:	2b12      	cmp	r3, #18
   102e4:	d11e      	bne.n	10324 <Radio_WriteConfiguration+0x184>
   102e6:	0023      	movs	r3, r4
   102e8:	3336      	adds	r3, #54	; 0x36
   102ea:	781b      	ldrb	r3, [r3, #0]
   102ec:	3b07      	subs	r3, #7
   102ee:	2b01      	cmp	r3, #1
   102f0:	d80b      	bhi.n	1030a <Radio_WriteConfiguration+0x16a>
   102f2:	2031      	movs	r0, #49	; 0x31
   102f4:	47b0      	blx	r6
   102f6:	217f      	movs	r1, #127	; 0x7f
   102f8:	4001      	ands	r1, r0
   102fa:	2031      	movs	r0, #49	; 0x31
   102fc:	47a8      	blx	r5
   102fe:	2140      	movs	r1, #64	; 0x40
   10300:	202f      	movs	r0, #47	; 0x2f
   10302:	47a8      	blx	r5
   10304:	2100      	movs	r1, #0
   10306:	2030      	movs	r0, #48	; 0x30
   10308:	47a8      	blx	r5
   1030a:	0023      	movs	r3, r4
   1030c:	3336      	adds	r3, #54	; 0x36
   1030e:	781b      	ldrb	r3, [r3, #0]
   10310:	2b09      	cmp	r3, #9
   10312:	d107      	bne.n	10324 <Radio_WriteConfiguration+0x184>
   10314:	2031      	movs	r0, #49	; 0x31
   10316:	47b0      	blx	r6
   10318:	2180      	movs	r1, #128	; 0x80
   1031a:	4249      	negs	r1, r1
   1031c:	4301      	orrs	r1, r0
   1031e:	b2c9      	uxtb	r1, r1
   10320:	2031      	movs	r0, #49	; 0x31
   10322:	47a8      	blx	r5
   10324:	2033      	movs	r0, #51	; 0x33
   10326:	47b0      	blx	r6
   10328:	1da3      	adds	r3, r4, #6
   1032a:	7fd9      	ldrb	r1, [r3, #31]
   1032c:	2340      	movs	r3, #64	; 0x40
   1032e:	0189      	lsls	r1, r1, #6
   10330:	4398      	bics	r0, r3
   10332:	4019      	ands	r1, r3
   10334:	4301      	orrs	r1, r0
   10336:	b2c9      	uxtb	r1, r1
   10338:	2033      	movs	r0, #51	; 0x33
   1033a:	47a8      	blx	r5
   1033c:	8aa1      	ldrh	r1, [r4, #20]
   1033e:	2020      	movs	r0, #32
   10340:	0a09      	lsrs	r1, r1, #8
   10342:	47a8      	blx	r5
   10344:	7d21      	ldrb	r1, [r4, #20]
   10346:	2021      	movs	r0, #33	; 0x21
   10348:	47a8      	blx	r5
   1034a:	2100      	movs	r1, #0
   1034c:	200d      	movs	r0, #13
   1034e:	47a8      	blx	r5
   10350:	2100      	movs	r1, #0
   10352:	200e      	movs	r0, #14
   10354:	47a8      	blx	r5
   10356:	2100      	movs	r1, #0
   10358:	200f      	movs	r0, #15
   1035a:	47a8      	blx	r5
   1035c:	0023      	movs	r3, r4
   1035e:	3331      	adds	r3, #49	; 0x31
   10360:	781b      	ldrb	r3, [r3, #0]
   10362:	2b12      	cmp	r3, #18
   10364:	d120      	bne.n	103a8 <Radio_WriteConfiguration+0x208>
   10366:	0023      	movs	r3, r4
   10368:	3336      	adds	r3, #54	; 0x36
   1036a:	781b      	ldrb	r3, [r3, #0]
   1036c:	2b09      	cmp	r3, #9
   1036e:	d000      	beq.n	10372 <Radio_WriteConfiguration+0x1d2>
   10370:	e072      	b.n	10458 <Radio_WriteConfiguration+0x2b8>
   10372:	4a44      	ldr	r2, [pc, #272]	; (10484 <Radio_WriteConfiguration+0x2e4>)
   10374:	6823      	ldr	r3, [r4, #0]
   10376:	1899      	adds	r1, r3, r2
   10378:	4a43      	ldr	r2, [pc, #268]	; (10488 <Radio_WriteConfiguration+0x2e8>)
   1037a:	4291      	cmp	r1, r2
   1037c:	d862      	bhi.n	10444 <Radio_WriteConfiguration+0x2a4>
   1037e:	2102      	movs	r1, #2
   10380:	2036      	movs	r0, #54	; 0x36
   10382:	47a8      	blx	r5
   10384:	2164      	movs	r1, #100	; 0x64
   10386:	203a      	movs	r0, #58	; 0x3a
   10388:	47a8      	blx	r5
   1038a:	0023      	movs	r3, r4
   1038c:	3336      	adds	r3, #54	; 0x36
   1038e:	781b      	ldrb	r3, [r3, #0]
   10390:	2165      	movs	r1, #101	; 0x65
   10392:	203a      	movs	r0, #58	; 0x3a
   10394:	2b09      	cmp	r3, #9
   10396:	d162      	bne.n	1045e <Radio_WriteConfiguration+0x2be>
   10398:	3406      	adds	r4, #6
   1039a:	7fe3      	ldrb	r3, [r4, #31]
   1039c:	2b01      	cmp	r3, #1
   1039e:	d15e      	bne.n	1045e <Radio_WriteConfiguration+0x2be>
   103a0:	47a8      	blx	r5
   103a2:	2119      	movs	r1, #25
   103a4:	203b      	movs	r0, #59	; 0x3b
   103a6:	47a8      	blx	r5
   103a8:	21ff      	movs	r1, #255	; 0xff
   103aa:	2012      	movs	r0, #18
   103ac:	47a8      	blx	r5
   103ae:	b005      	add	sp, #20
   103b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   103b2:	b25b      	sxtb	r3, r3
   103b4:	3303      	adds	r3, #3
   103b6:	db00      	blt.n	103ba <Radio_WriteConfiguration+0x21a>
   103b8:	e70f      	b.n	101da <Radio_WriteConfiguration+0x3a>
   103ba:	4b34      	ldr	r3, [pc, #208]	; (1048c <Radio_WriteConfiguration+0x2ec>)
   103bc:	781f      	ldrb	r7, [r3, #0]
   103be:	e70c      	b.n	101da <Radio_WriteConfiguration+0x3a>
   103c0:	2170      	movs	r1, #112	; 0x70
   103c2:	9b01      	ldr	r3, [sp, #4]
   103c4:	4319      	orrs	r1, r3
   103c6:	b2c9      	uxtb	r1, r1
   103c8:	e719      	b.n	101fe <Radio_WriteConfiguration+0x5e>
   103ca:	2b01      	cmp	r3, #1
   103cc:	dd07      	ble.n	103de <Radio_WriteConfiguration+0x23e>
   103ce:	2714      	movs	r7, #20
   103d0:	2b13      	cmp	r3, #19
   103d2:	dc06      	bgt.n	103e2 <Radio_WriteConfiguration+0x242>
   103d4:	1c1f      	adds	r7, r3, #0
   103d6:	2b11      	cmp	r3, #17
   103d8:	dd02      	ble.n	103e0 <Radio_WriteConfiguration+0x240>
   103da:	2711      	movs	r7, #17
   103dc:	e000      	b.n	103e0 <Radio_WriteConfiguration+0x240>
   103de:	2702      	movs	r7, #2
   103e0:	b27f      	sxtb	r7, r7
   103e2:	200b      	movs	r0, #11
   103e4:	47b0      	blx	r6
   103e6:	9003      	str	r0, [sp, #12]
   103e8:	204d      	movs	r0, #77	; 0x4d
   103ea:	47b0      	blx	r6
   103ec:	2307      	movs	r3, #7
   103ee:	4398      	bics	r0, r3
   103f0:	b2c1      	uxtb	r1, r0
   103f2:	2f14      	cmp	r7, #20
   103f4:	d112      	bne.n	1041c <Radio_WriteConfiguration+0x27c>
   103f6:	4319      	orrs	r1, r3
   103f8:	9b03      	ldr	r3, [sp, #12]
   103fa:	37cb      	adds	r7, #203	; 0xcb
   103fc:	403b      	ands	r3, r7
   103fe:	001f      	movs	r7, r3
   10400:	230f      	movs	r3, #15
   10402:	9301      	str	r3, [sp, #4]
   10404:	204d      	movs	r0, #77	; 0x4d
   10406:	47a8      	blx	r5
   10408:	2180      	movs	r1, #128	; 0x80
   1040a:	9b01      	ldr	r3, [sp, #4]
   1040c:	4249      	negs	r1, r1
   1040e:	4319      	orrs	r1, r3
   10410:	b2c9      	uxtb	r1, r1
   10412:	2009      	movs	r0, #9
   10414:	47a8      	blx	r5
   10416:	0039      	movs	r1, r7
   10418:	200b      	movs	r0, #11
   1041a:	e6f1      	b.n	10200 <Radio_WriteConfiguration+0x60>
   1041c:	3f02      	subs	r7, #2
   1041e:	b27b      	sxtb	r3, r7
   10420:	2720      	movs	r7, #32
   10422:	2004      	movs	r0, #4
   10424:	9301      	str	r3, [sp, #4]
   10426:	9b03      	ldr	r3, [sp, #12]
   10428:	4301      	orrs	r1, r0
   1042a:	431f      	orrs	r7, r3
   1042c:	b2ff      	uxtb	r7, r7
   1042e:	e7e9      	b.n	10404 <Radio_WriteConfiguration+0x264>
   10430:	23fa      	movs	r3, #250	; 0xfa
   10432:	e71f      	b.n	10274 <Radio_WriteConfiguration+0xd4>
   10434:	23fa      	movs	r3, #250	; 0xfa
   10436:	005b      	lsls	r3, r3, #1
   10438:	e71c      	b.n	10274 <Radio_WriteConfiguration+0xd4>
   1043a:	0019      	movs	r1, r3
   1043c:	e71b      	b.n	10276 <Radio_WriteConfiguration+0xd6>
   1043e:	21f7      	movs	r1, #247	; 0xf7
   10440:	4008      	ands	r0, r1
   10442:	e73c      	b.n	102be <Radio_WriteConfiguration+0x11e>
   10444:	4a12      	ldr	r2, [pc, #72]	; (10490 <Radio_WriteConfiguration+0x2f0>)
   10446:	189b      	adds	r3, r3, r2
   10448:	4a12      	ldr	r2, [pc, #72]	; (10494 <Radio_WriteConfiguration+0x2f4>)
   1044a:	4293      	cmp	r3, r2
   1044c:	d804      	bhi.n	10458 <Radio_WriteConfiguration+0x2b8>
   1044e:	2102      	movs	r1, #2
   10450:	2036      	movs	r0, #54	; 0x36
   10452:	47a8      	blx	r5
   10454:	217f      	movs	r1, #127	; 0x7f
   10456:	e796      	b.n	10386 <Radio_WriteConfiguration+0x1e6>
   10458:	2103      	movs	r1, #3
   1045a:	2036      	movs	r0, #54	; 0x36
   1045c:	e794      	b.n	10388 <Radio_WriteConfiguration+0x1e8>
   1045e:	47a8      	blx	r5
   10460:	211d      	movs	r1, #29
   10462:	e79f      	b.n	103a4 <Radio_WriteConfiguration+0x204>
   10464:	20001878 	.word	0x20001878
   10468:	00009ae1 	.word	0x00009ae1
   1046c:	00010159 	.word	0x00010159
   10470:	000035fd 	.word	0x000035fd
   10474:	000035d5 	.word	0x000035d5
   10478:	200018ae 	.word	0x200018ae
   1047c:	00ffff00 	.word	0x00ffff00
   10480:	00070b00 	.word	0x00070b00
   10484:	cc9eec80 	.word	0xcc9eec80
   10488:	096ae380 	.word	0x096ae380
   1048c:	0001cc00 	.word	0x0001cc00
   10490:	e78fe580 	.word	0xe78fe580
   10494:	06dac2c0 	.word	0x06dac2c0
   10498:	6863      	ldr	r3, [r4, #4]
   1049a:	492c      	ldr	r1, [pc, #176]	; (1054c <Radio_WriteConfiguration+0x3ac>)
   1049c:	0218      	lsls	r0, r3, #8
   1049e:	4b2c      	ldr	r3, [pc, #176]	; (10550 <Radio_WriteConfiguration+0x3b0>)
   104a0:	4798      	blx	r3
   104a2:	0007      	movs	r7, r0
   104a4:	0a01      	lsrs	r1, r0, #8
   104a6:	b2c9      	uxtb	r1, r1
   104a8:	2004      	movs	r0, #4
   104aa:	47a8      	blx	r5
   104ac:	b2f9      	uxtb	r1, r7
   104ae:	2005      	movs	r0, #5
   104b0:	47a8      	blx	r5
   104b2:	4b27      	ldr	r3, [pc, #156]	; (10550 <Radio_WriteConfiguration+0x3b0>)
   104b4:	68a1      	ldr	r1, [r4, #8]
   104b6:	4827      	ldr	r0, [pc, #156]	; (10554 <Radio_WriteConfiguration+0x3b4>)
   104b8:	4798      	blx	r3
   104ba:	0007      	movs	r7, r0
   104bc:	0a01      	lsrs	r1, r0, #8
   104be:	b2c9      	uxtb	r1, r1
   104c0:	2002      	movs	r0, #2
   104c2:	47a8      	blx	r5
   104c4:	b2f9      	uxtb	r1, r7
   104c6:	2003      	movs	r0, #3
   104c8:	47a8      	blx	r5
   104ca:	2100      	movs	r1, #0
   104cc:	205d      	movs	r0, #93	; 0x5d
   104ce:	47a8      	blx	r5
   104d0:	8aa1      	ldrh	r1, [r4, #20]
   104d2:	2025      	movs	r0, #37	; 0x25
   104d4:	0a09      	lsrs	r1, r1, #8
   104d6:	47a8      	blx	r5
   104d8:	7d21      	ldrb	r1, [r4, #20]
   104da:	2026      	movs	r0, #38	; 0x26
   104dc:	47a8      	blx	r5
   104de:	219e      	movs	r1, #158	; 0x9e
   104e0:	200d      	movs	r0, #13
   104e2:	47a8      	blx	r5
   104e4:	21a0      	movs	r1, #160	; 0xa0
   104e6:	2035      	movs	r0, #53	; 0x35
   104e8:	47a8      	blx	r5
   104ea:	200a      	movs	r0, #10
   104ec:	47b0      	blx	r6
   104ee:	0023      	movs	r3, r4
   104f0:	3337      	adds	r3, #55	; 0x37
   104f2:	7819      	ldrb	r1, [r3, #0]
   104f4:	2360      	movs	r3, #96	; 0x60
   104f6:	0149      	lsls	r1, r1, #5
   104f8:	4398      	bics	r0, r3
   104fa:	4301      	orrs	r1, r0
   104fc:	b2c9      	uxtb	r1, r1
   104fe:	200a      	movs	r0, #10
   10500:	47a8      	blx	r5
   10502:	1d23      	adds	r3, r4, #4
   10504:	7fdb      	ldrb	r3, [r3, #31]
   10506:	21c0      	movs	r1, #192	; 0xc0
   10508:	2b00      	cmp	r3, #0
   1050a:	d000      	beq.n	1050e <Radio_WriteConfiguration+0x36e>
   1050c:	3110      	adds	r1, #16
   1050e:	2030      	movs	r0, #48	; 0x30
   10510:	47a8      	blx	r5
   10512:	2600      	movs	r6, #0
   10514:	1ca3      	adds	r3, r4, #2
   10516:	7fd9      	ldrb	r1, [r3, #31]
   10518:	428e      	cmp	r6, r1
   1051a:	d30d      	bcc.n	10538 <Radio_WriteConfiguration+0x398>
   1051c:	2900      	cmp	r1, #0
   1051e:	d003      	beq.n	10528 <Radio_WriteConfiguration+0x388>
   10520:	2310      	movs	r3, #16
   10522:	3901      	subs	r1, #1
   10524:	4319      	orrs	r1, r3
   10526:	b2c9      	uxtb	r1, r1
   10528:	2027      	movs	r0, #39	; 0x27
   1052a:	47a8      	blx	r5
   1052c:	21ff      	movs	r1, #255	; 0xff
   1052e:	203e      	movs	r0, #62	; 0x3e
   10530:	47a8      	blx	r5
   10532:	21ff      	movs	r1, #255	; 0xff
   10534:	203f      	movs	r0, #63	; 0x3f
   10536:	e739      	b.n	103ac <Radio_WriteConfiguration+0x20c>
   10538:	0030      	movs	r0, r6
   1053a:	19a3      	adds	r3, r4, r6
   1053c:	3028      	adds	r0, #40	; 0x28
   1053e:	7e59      	ldrb	r1, [r3, #25]
   10540:	b2c0      	uxtb	r0, r0
   10542:	3601      	adds	r6, #1
   10544:	47a8      	blx	r5
   10546:	b2f6      	uxtb	r6, r6
   10548:	e7e4      	b.n	10514 <Radio_WriteConfiguration+0x374>
   1054a:	46c0      	nop			; (mov r8, r8)
   1054c:	00003d09 	.word	0x00003d09
   10550:	00011859 	.word	0x00011859
   10554:	01e84800 	.word	0x01e84800

00010558 <RADIO_getMappingAndOpmode>:
   10558:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   1055a:	0006      	movs	r6, r0
   1055c:	4d06      	ldr	r5, [pc, #24]	; (10578 <RADIO_getMappingAndOpmode+0x20>)
   1055e:	2040      	movs	r0, #64	; 0x40
   10560:	001f      	movs	r7, r3
   10562:	0014      	movs	r4, r2
   10564:	9101      	str	r1, [sp, #4]
   10566:	47a8      	blx	r5
   10568:	4004      	ands	r4, r0
   1056a:	413c      	asrs	r4, r7
   1056c:	2001      	movs	r0, #1
   1056e:	7034      	strb	r4, [r6, #0]
   10570:	47a8      	blx	r5
   10572:	9b01      	ldr	r3, [sp, #4]
   10574:	7018      	strb	r0, [r3, #0]
   10576:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
   10578:	000035fd 	.word	0x000035fd

0001057c <RADIO_UnhandledInterrupt.part.0>:
   1057c:	b510      	push	{r4, lr}
   1057e:	21ff      	movs	r1, #255	; 0xff
   10580:	2012      	movs	r0, #18
   10582:	4b01      	ldr	r3, [pc, #4]	; (10588 <RADIO_UnhandledInterrupt.part.0+0xc>)
   10584:	4798      	blx	r3
   10586:	bd10      	pop	{r4, pc}
   10588:	000035d5 	.word	0x000035d5

0001058c <RADIO_UnhandledInterrupt>:
   1058c:	b510      	push	{r4, lr}
   1058e:	2801      	cmp	r0, #1
   10590:	d102      	bne.n	10598 <RADIO_UnhandledInterrupt+0xc>
   10592:	4b05      	ldr	r3, [pc, #20]	; (105a8 <RADIO_UnhandledInterrupt+0x1c>)
   10594:	4798      	blx	r3
   10596:	bd10      	pop	{r4, pc}
   10598:	21ff      	movs	r1, #255	; 0xff
   1059a:	203e      	movs	r0, #62	; 0x3e
   1059c:	4c03      	ldr	r4, [pc, #12]	; (105ac <RADIO_UnhandledInterrupt+0x20>)
   1059e:	47a0      	blx	r4
   105a0:	21ff      	movs	r1, #255	; 0xff
   105a2:	203f      	movs	r0, #63	; 0x3f
   105a4:	47a0      	blx	r4
   105a6:	e7f6      	b.n	10596 <RADIO_UnhandledInterrupt+0xa>
   105a8:	0001057d 	.word	0x0001057d
   105ac:	000035d5 	.word	0x000035d5

000105b0 <RADIO_DIO0>:
   105b0:	b573      	push	{r0, r1, r4, r5, r6, lr}
   105b2:	466b      	mov	r3, sp
   105b4:	1ddc      	adds	r4, r3, #7
   105b6:	1d9d      	adds	r5, r3, #6
   105b8:	22c0      	movs	r2, #192	; 0xc0
   105ba:	2306      	movs	r3, #6
   105bc:	0028      	movs	r0, r5
   105be:	0021      	movs	r1, r4
   105c0:	4e12      	ldr	r6, [pc, #72]	; (1060c <RADIO_DIO0+0x5c>)
   105c2:	47b0      	blx	r6
   105c4:	7823      	ldrb	r3, [r4, #0]
   105c6:	7828      	ldrb	r0, [r5, #0]
   105c8:	b25a      	sxtb	r2, r3
   105ca:	b2c0      	uxtb	r0, r0
   105cc:	2a00      	cmp	r2, #0
   105ce:	da0b      	bge.n	105e8 <RADIO_DIO0+0x38>
   105d0:	2800      	cmp	r0, #0
   105d2:	d004      	beq.n	105de <RADIO_DIO0+0x2e>
   105d4:	2801      	cmp	r0, #1
   105d6:	d005      	beq.n	105e4 <RADIO_DIO0+0x34>
   105d8:	4b0d      	ldr	r3, [pc, #52]	; (10610 <RADIO_DIO0+0x60>)
   105da:	4798      	blx	r3
   105dc:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
   105de:	4b0d      	ldr	r3, [pc, #52]	; (10614 <RADIO_DIO0+0x64>)
   105e0:	4798      	blx	r3
   105e2:	e7fb      	b.n	105dc <RADIO_DIO0+0x2c>
   105e4:	4b0c      	ldr	r3, [pc, #48]	; (10618 <RADIO_DIO0+0x68>)
   105e6:	e7fb      	b.n	105e0 <RADIO_DIO0+0x30>
   105e8:	2800      	cmp	r0, #0
   105ea:	d10a      	bne.n	10602 <RADIO_DIO0+0x52>
   105ec:	2207      	movs	r2, #7
   105ee:	4013      	ands	r3, r2
   105f0:	7023      	strb	r3, [r4, #0]
   105f2:	2b03      	cmp	r3, #3
   105f4:	d101      	bne.n	105fa <RADIO_DIO0+0x4a>
   105f6:	4b09      	ldr	r3, [pc, #36]	; (1061c <RADIO_DIO0+0x6c>)
   105f8:	e7f2      	b.n	105e0 <RADIO_DIO0+0x30>
   105fa:	2b05      	cmp	r3, #5
   105fc:	d102      	bne.n	10604 <RADIO_DIO0+0x54>
   105fe:	4b08      	ldr	r3, [pc, #32]	; (10620 <RADIO_DIO0+0x70>)
   10600:	e7ee      	b.n	105e0 <RADIO_DIO0+0x30>
   10602:	2000      	movs	r0, #0
   10604:	4b07      	ldr	r3, [pc, #28]	; (10624 <RADIO_DIO0+0x74>)
   10606:	4798      	blx	r3
   10608:	e7e8      	b.n	105dc <RADIO_DIO0+0x2c>
   1060a:	46c0      	nop			; (mov r8, r8)
   1060c:	00010559 	.word	0x00010559
   10610:	0001057d 	.word	0x0001057d
   10614:	00010d31 	.word	0x00010d31
   10618:	00010c41 	.word	0x00010c41
   1061c:	00010cbd 	.word	0x00010cbd
   10620:	00010dad 	.word	0x00010dad
   10624:	0001058d 	.word	0x0001058d

00010628 <RADIO_DIO1>:
   10628:	b573      	push	{r0, r1, r4, r5, r6, lr}
   1062a:	466b      	mov	r3, sp
   1062c:	1ddc      	adds	r4, r3, #7
   1062e:	1d9d      	adds	r5, r3, #6
   10630:	2230      	movs	r2, #48	; 0x30
   10632:	2304      	movs	r3, #4
   10634:	0021      	movs	r1, r4
   10636:	0028      	movs	r0, r5
   10638:	4e11      	ldr	r6, [pc, #68]	; (10680 <RADIO_DIO1+0x58>)
   1063a:	47b0      	blx	r6
   1063c:	7822      	ldrb	r2, [r4, #0]
   1063e:	782b      	ldrb	r3, [r5, #0]
   10640:	b251      	sxtb	r1, r2
   10642:	2900      	cmp	r1, #0
   10644:	da0c      	bge.n	10660 <RADIO_DIO1+0x38>
   10646:	b2db      	uxtb	r3, r3
   10648:	2b00      	cmp	r3, #0
   1064a:	d004      	beq.n	10656 <RADIO_DIO1+0x2e>
   1064c:	2b01      	cmp	r3, #1
   1064e:	d005      	beq.n	1065c <RADIO_DIO1+0x34>
   10650:	4b0c      	ldr	r3, [pc, #48]	; (10684 <RADIO_DIO1+0x5c>)
   10652:	4798      	blx	r3
   10654:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
   10656:	4b0c      	ldr	r3, [pc, #48]	; (10688 <RADIO_DIO1+0x60>)
   10658:	4798      	blx	r3
   1065a:	e7fb      	b.n	10654 <RADIO_DIO1+0x2c>
   1065c:	4b0b      	ldr	r3, [pc, #44]	; (1068c <RADIO_DIO1+0x64>)
   1065e:	e7fb      	b.n	10658 <RADIO_DIO1+0x30>
   10660:	2107      	movs	r1, #7
   10662:	b2db      	uxtb	r3, r3
   10664:	400a      	ands	r2, r1
   10666:	7022      	strb	r2, [r4, #0]
   10668:	2b00      	cmp	r3, #0
   1066a:	d005      	beq.n	10678 <RADIO_DIO1+0x50>
   1066c:	2b01      	cmp	r3, #1
   1066e:	d1f1      	bne.n	10654 <RADIO_DIO1+0x2c>
   10670:	2a03      	cmp	r2, #3
   10672:	d1ef      	bne.n	10654 <RADIO_DIO1+0x2c>
   10674:	4b06      	ldr	r3, [pc, #24]	; (10690 <RADIO_DIO1+0x68>)
   10676:	e7ef      	b.n	10658 <RADIO_DIO1+0x30>
   10678:	4b06      	ldr	r3, [pc, #24]	; (10694 <RADIO_DIO1+0x6c>)
   1067a:	2a05      	cmp	r2, #5
   1067c:	d1ea      	bne.n	10654 <RADIO_DIO1+0x2c>
   1067e:	e7eb      	b.n	10658 <RADIO_DIO1+0x30>
   10680:	00010559 	.word	0x00010559
   10684:	0001057d 	.word	0x0001057d
   10688:	00010bc5 	.word	0x00010bc5
   1068c:	00009bc5 	.word	0x00009bc5
   10690:	000109ed 	.word	0x000109ed
   10694:	00010951 	.word	0x00010951

00010698 <RADIO_DIO2>:
   10698:	b573      	push	{r0, r1, r4, r5, r6, lr}
   1069a:	466b      	mov	r3, sp
   1069c:	1ddc      	adds	r4, r3, #7
   1069e:	1d9d      	adds	r5, r3, #6
   106a0:	220c      	movs	r2, #12
   106a2:	2302      	movs	r3, #2
   106a4:	0021      	movs	r1, r4
   106a6:	0028      	movs	r0, r5
   106a8:	4e0b      	ldr	r6, [pc, #44]	; (106d8 <RADIO_DIO2+0x40>)
   106aa:	47b0      	blx	r6
   106ac:	7823      	ldrb	r3, [r4, #0]
   106ae:	782a      	ldrb	r2, [r5, #0]
   106b0:	b259      	sxtb	r1, r3
   106b2:	2900      	cmp	r1, #0
   106b4:	da05      	bge.n	106c2 <RADIO_DIO2+0x2a>
   106b6:	4b09      	ldr	r3, [pc, #36]	; (106dc <RADIO_DIO2+0x44>)
   106b8:	2a02      	cmp	r2, #2
   106ba:	d90a      	bls.n	106d2 <RADIO_DIO2+0x3a>
   106bc:	4b08      	ldr	r3, [pc, #32]	; (106e0 <RADIO_DIO2+0x48>)
   106be:	4798      	blx	r3
   106c0:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
   106c2:	2107      	movs	r1, #7
   106c4:	400b      	ands	r3, r1
   106c6:	7023      	strb	r3, [r4, #0]
   106c8:	2a03      	cmp	r2, #3
   106ca:	d1f9      	bne.n	106c0 <RADIO_DIO2+0x28>
   106cc:	2b05      	cmp	r3, #5
   106ce:	d1f7      	bne.n	106c0 <RADIO_DIO2+0x28>
   106d0:	4b04      	ldr	r3, [pc, #16]	; (106e4 <RADIO_DIO2+0x4c>)
   106d2:	4798      	blx	r3
   106d4:	e7f4      	b.n	106c0 <RADIO_DIO2+0x28>
   106d6:	46c0      	nop			; (mov r8, r8)
   106d8:	00010559 	.word	0x00010559
   106dc:	00009bc5 	.word	0x00009bc5
   106e0:	0001057d 	.word	0x0001057d
   106e4:	00010921 	.word	0x00010921

000106e8 <RADIO_DIO3>:
   106e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
   106ea:	466b      	mov	r3, sp
   106ec:	4668      	mov	r0, sp
   106ee:	1ddc      	adds	r4, r3, #7
   106f0:	2203      	movs	r2, #3
   106f2:	2300      	movs	r3, #0
   106f4:	0021      	movs	r1, r4
   106f6:	3006      	adds	r0, #6
   106f8:	4d03      	ldr	r5, [pc, #12]	; (10708 <RADIO_DIO3+0x20>)
   106fa:	47a8      	blx	r5
   106fc:	7823      	ldrb	r3, [r4, #0]
   106fe:	2b7f      	cmp	r3, #127	; 0x7f
   10700:	d901      	bls.n	10706 <RADIO_DIO3+0x1e>
   10702:	4b02      	ldr	r3, [pc, #8]	; (1070c <RADIO_DIO3+0x24>)
   10704:	4798      	blx	r3
   10706:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
   10708:	00010559 	.word	0x00010559
   1070c:	0001057d 	.word	0x0001057d

00010710 <RADIO_DIO4>:
   10710:	b537      	push	{r0, r1, r2, r4, r5, lr}
   10712:	466b      	mov	r3, sp
   10714:	4668      	mov	r0, sp
   10716:	1ddc      	adds	r4, r3, #7
   10718:	2306      	movs	r3, #6
   1071a:	22c0      	movs	r2, #192	; 0xc0
   1071c:	18c0      	adds	r0, r0, r3
   1071e:	0021      	movs	r1, r4
   10720:	4d03      	ldr	r5, [pc, #12]	; (10730 <RADIO_DIO4+0x20>)
   10722:	47a8      	blx	r5
   10724:	7823      	ldrb	r3, [r4, #0]
   10726:	2b7f      	cmp	r3, #127	; 0x7f
   10728:	d901      	bls.n	1072e <RADIO_DIO4+0x1e>
   1072a:	4b02      	ldr	r3, [pc, #8]	; (10734 <RADIO_DIO4+0x24>)
   1072c:	4798      	blx	r3
   1072e:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
   10730:	00010559 	.word	0x00010559
   10734:	0001057d 	.word	0x0001057d

00010738 <RADIO_DIO5>:
   10738:	b537      	push	{r0, r1, r2, r4, r5, lr}
   1073a:	466b      	mov	r3, sp
   1073c:	4668      	mov	r0, sp
   1073e:	1ddc      	adds	r4, r3, #7
   10740:	2230      	movs	r2, #48	; 0x30
   10742:	2304      	movs	r3, #4
   10744:	0021      	movs	r1, r4
   10746:	3006      	adds	r0, #6
   10748:	4d03      	ldr	r5, [pc, #12]	; (10758 <RADIO_DIO5+0x20>)
   1074a:	47a8      	blx	r5
   1074c:	7823      	ldrb	r3, [r4, #0]
   1074e:	2b7f      	cmp	r3, #127	; 0x7f
   10750:	d901      	bls.n	10756 <RADIO_DIO5+0x1e>
   10752:	4b02      	ldr	r3, [pc, #8]	; (1075c <RADIO_DIO5+0x24>)
   10754:	4798      	blx	r3
   10756:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
   10758:	00010559 	.word	0x00010559
   1075c:	0001057d 	.word	0x0001057d

00010760 <radioPostTask>:
   10760:	b510      	push	{r4, lr}
   10762:	0004      	movs	r4, r0
   10764:	4b05      	ldr	r3, [pc, #20]	; (1077c <radioPostTask+0x1c>)
   10766:	4798      	blx	r3
   10768:	4b05      	ldr	r3, [pc, #20]	; (10780 <radioPostTask+0x20>)
   1076a:	8818      	ldrh	r0, [r3, #0]
   1076c:	4320      	orrs	r0, r4
   1076e:	8018      	strh	r0, [r3, #0]
   10770:	4b04      	ldr	r3, [pc, #16]	; (10784 <radioPostTask+0x24>)
   10772:	4798      	blx	r3
   10774:	2002      	movs	r0, #2
   10776:	4b04      	ldr	r3, [pc, #16]	; (10788 <radioPostTask+0x28>)
   10778:	4798      	blx	r3
   1077a:	bd10      	pop	{r4, pc}
   1077c:	00003845 	.word	0x00003845
   10780:	200010ae 	.word	0x200010ae
   10784:	00003851 	.word	0x00003851
   10788:	00009aa9 	.word	0x00009aa9

0001078c <radioClearTask>:
   1078c:	b510      	push	{r4, lr}
   1078e:	0004      	movs	r4, r0
   10790:	4b04      	ldr	r3, [pc, #16]	; (107a4 <radioClearTask+0x18>)
   10792:	4798      	blx	r3
   10794:	4a04      	ldr	r2, [pc, #16]	; (107a8 <radioClearTask+0x1c>)
   10796:	8813      	ldrh	r3, [r2, #0]
   10798:	43a3      	bics	r3, r4
   1079a:	8013      	strh	r3, [r2, #0]
   1079c:	4b03      	ldr	r3, [pc, #12]	; (107ac <radioClearTask+0x20>)
   1079e:	4798      	blx	r3
   107a0:	bd10      	pop	{r4, pc}
   107a2:	46c0      	nop			; (mov r8, r8)
   107a4:	00003845 	.word	0x00003845
   107a8:	200010ae 	.word	0x200010ae
   107ac:	00003851 	.word	0x00003851

000107b0 <RADIO_TaskHandler>:
   107b0:	b570      	push	{r4, r5, r6, lr}
   107b2:	2400      	movs	r4, #0
   107b4:	4d10      	ldr	r5, [pc, #64]	; (107f8 <RADIO_TaskHandler+0x48>)
   107b6:	2601      	movs	r6, #1
   107b8:	882b      	ldrh	r3, [r5, #0]
   107ba:	42a3      	cmp	r3, r4
   107bc:	d015      	beq.n	107ea <RADIO_TaskHandler+0x3a>
   107be:	882b      	ldrh	r3, [r5, #0]
   107c0:	4123      	asrs	r3, r4
   107c2:	4233      	tst	r3, r6
   107c4:	d013      	beq.n	107ee <RADIO_TaskHandler+0x3e>
   107c6:	40a6      	lsls	r6, r4
   107c8:	4b0c      	ldr	r3, [pc, #48]	; (107fc <RADIO_TaskHandler+0x4c>)
   107ca:	4798      	blx	r3
   107cc:	882b      	ldrh	r3, [r5, #0]
   107ce:	00a4      	lsls	r4, r4, #2
   107d0:	43b3      	bics	r3, r6
   107d2:	802b      	strh	r3, [r5, #0]
   107d4:	4b0a      	ldr	r3, [pc, #40]	; (10800 <RADIO_TaskHandler+0x50>)
   107d6:	4798      	blx	r3
   107d8:	4b0a      	ldr	r3, [pc, #40]	; (10804 <RADIO_TaskHandler+0x54>)
   107da:	58e3      	ldr	r3, [r4, r3]
   107dc:	4798      	blx	r3
   107de:	882b      	ldrh	r3, [r5, #0]
   107e0:	2b00      	cmp	r3, #0
   107e2:	d002      	beq.n	107ea <RADIO_TaskHandler+0x3a>
   107e4:	2002      	movs	r0, #2
   107e6:	4b08      	ldr	r3, [pc, #32]	; (10808 <RADIO_TaskHandler+0x58>)
   107e8:	4798      	blx	r3
   107ea:	2000      	movs	r0, #0
   107ec:	bd70      	pop	{r4, r5, r6, pc}
   107ee:	3401      	adds	r4, #1
   107f0:	2c05      	cmp	r4, #5
   107f2:	d1e4      	bne.n	107be <RADIO_TaskHandler+0xe>
   107f4:	e7f9      	b.n	107ea <RADIO_TaskHandler+0x3a>
   107f6:	46c0      	nop			; (mov r8, r8)
   107f8:	200010ae 	.word	0x200010ae
   107fc:	00003845 	.word	0x00003845
   10800:	00003851 	.word	0x00003851
   10804:	0001cc04 	.word	0x0001cc04
   10808:	00009aa9 	.word	0x00009aa9

0001080c <RadioSetState>:
   1080c:	4b01      	ldr	r3, [pc, #4]	; (10814 <RadioSetState+0x8>)
   1080e:	7018      	strb	r0, [r3, #0]
   10810:	4770      	bx	lr
   10812:	46c0      	nop			; (mov r8, r8)
   10814:	20001da7 	.word	0x20001da7

00010818 <RADIO_GetState>:
   10818:	4b01      	ldr	r3, [pc, #4]	; (10820 <RADIO_GetState+0x8>)
   1081a:	7818      	ldrb	r0, [r3, #0]
   1081c:	b2c0      	uxtb	r0, r0
   1081e:	4770      	bx	lr
   10820:	20001da7 	.word	0x20001da7

00010824 <RADIO_SetCallbackBitmask>:
   10824:	4a02      	ldr	r2, [pc, #8]	; (10830 <RADIO_SetCallbackBitmask+0xc>)
   10826:	7813      	ldrb	r3, [r2, #0]
   10828:	4318      	orrs	r0, r3
   1082a:	7010      	strb	r0, [r2, #0]
   1082c:	4770      	bx	lr
   1082e:	46c0      	nop			; (mov r8, r8)
   10830:	20001da6 	.word	0x20001da6

00010834 <RADIO_Transmit>:
   10834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   10836:	4e12      	ldr	r6, [pc, #72]	; (10880 <RADIO_Transmit+0x4c>)
   10838:	0007      	movs	r7, r0
   1083a:	7833      	ldrb	r3, [r6, #0]
   1083c:	2404      	movs	r4, #4
   1083e:	2b01      	cmp	r3, #1
   10840:	d115      	bne.n	1086e <RADIO_Transmit+0x3a>
   10842:	4d10      	ldr	r5, [pc, #64]	; (10884 <RADIO_Transmit+0x50>)
   10844:	002b      	movs	r3, r5
   10846:	332f      	adds	r3, #47	; 0x2f
   10848:	7818      	ldrb	r0, [r3, #0]
   1084a:	4b0f      	ldr	r3, [pc, #60]	; (10888 <RADIO_Transmit+0x54>)
   1084c:	4798      	blx	r3
   1084e:	783a      	ldrb	r2, [r7, #0]
   10850:	4b0e      	ldr	r3, [pc, #56]	; (1088c <RADIO_Transmit+0x58>)
   10852:	3541      	adds	r5, #65	; 0x41
   10854:	701a      	strb	r2, [r3, #0]
   10856:	4b0e      	ldr	r3, [pc, #56]	; (10890 <RADIO_Transmit+0x5c>)
   10858:	687a      	ldr	r2, [r7, #4]
   1085a:	601a      	str	r2, [r3, #0]
   1085c:	782d      	ldrb	r5, [r5, #0]
   1085e:	4b0d      	ldr	r3, [pc, #52]	; (10894 <RADIO_Transmit+0x60>)
   10860:	2d00      	cmp	r5, #0
   10862:	d006      	beq.n	10872 <RADIO_Transmit+0x3e>
   10864:	2203      	movs	r2, #3
   10866:	2010      	movs	r0, #16
   10868:	7032      	strb	r2, [r6, #0]
   1086a:	2400      	movs	r4, #0
   1086c:	4798      	blx	r3
   1086e:	0020      	movs	r0, r4
   10870:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   10872:	2202      	movs	r2, #2
   10874:	0020      	movs	r0, r4
   10876:	7032      	strb	r2, [r6, #0]
   10878:	002c      	movs	r4, r5
   1087a:	4798      	blx	r3
   1087c:	e7f7      	b.n	1086e <RADIO_Transmit+0x3a>
   1087e:	46c0      	nop			; (mov r8, r8)
   10880:	20001da7 	.word	0x20001da7
   10884:	20001878 	.word	0x20001878
   10888:	00009789 	.word	0x00009789
   1088c:	200010c4 	.word	0x200010c4
   10890:	200010c0 	.word	0x200010c0
   10894:	00010761 	.word	0x00010761

00010898 <Radio_FSKTxPayloadHandler>:
   10898:	b570      	push	{r4, r5, r6, lr}
   1089a:	4b1c      	ldr	r3, [pc, #112]	; (1090c <Radio_FSKTxPayloadHandler+0x74>)
   1089c:	000d      	movs	r5, r1
   1089e:	4798      	blx	r3
   108a0:	4c1b      	ldr	r4, [pc, #108]	; (10910 <Radio_FSKTxPayloadHandler+0x78>)
   108a2:	3457      	adds	r4, #87	; 0x57
   108a4:	7820      	ldrb	r0, [r4, #0]
   108a6:	b2c0      	uxtb	r0, r0
   108a8:	2800      	cmp	r0, #0
   108aa:	d112      	bne.n	108d2 <Radio_FSKTxPayloadHandler+0x3a>
   108ac:	2d00      	cmp	r5, #0
   108ae:	d007      	beq.n	108c0 <Radio_FSKTxPayloadHandler+0x28>
   108b0:	4918      	ldr	r1, [pc, #96]	; (10914 <Radio_FSKTxPayloadHandler+0x7c>)
   108b2:	4b19      	ldr	r3, [pc, #100]	; (10918 <Radio_FSKTxPayloadHandler+0x80>)
   108b4:	2d13      	cmp	r5, #19
   108b6:	d806      	bhi.n	108c6 <Radio_FSKTxPayloadHandler+0x2e>
   108b8:	002a      	movs	r2, r5
   108ba:	6809      	ldr	r1, [r1, #0]
   108bc:	4798      	blx	r3
   108be:	7025      	strb	r5, [r4, #0]
   108c0:	4b16      	ldr	r3, [pc, #88]	; (1091c <Radio_FSKTxPayloadHandler+0x84>)
   108c2:	4798      	blx	r3
   108c4:	bd70      	pop	{r4, r5, r6, pc}
   108c6:	2214      	movs	r2, #20
   108c8:	6809      	ldr	r1, [r1, #0]
   108ca:	4798      	blx	r3
   108cc:	2314      	movs	r3, #20
   108ce:	7023      	strb	r3, [r4, #0]
   108d0:	e7f6      	b.n	108c0 <Radio_FSKTxPayloadHandler+0x28>
   108d2:	7823      	ldrb	r3, [r4, #0]
   108d4:	429d      	cmp	r5, r3
   108d6:	d0f3      	beq.n	108c0 <Radio_FSKTxPayloadHandler+0x28>
   108d8:	7822      	ldrb	r2, [r4, #0]
   108da:	480e      	ldr	r0, [pc, #56]	; (10914 <Radio_FSKTxPayloadHandler+0x7c>)
   108dc:	1aaa      	subs	r2, r5, r2
   108de:	b2d2      	uxtb	r2, r2
   108e0:	4b0d      	ldr	r3, [pc, #52]	; (10918 <Radio_FSKTxPayloadHandler+0x80>)
   108e2:	2a14      	cmp	r2, #20
   108e4:	d807      	bhi.n	108f6 <Radio_FSKTxPayloadHandler+0x5e>
   108e6:	7826      	ldrb	r6, [r4, #0]
   108e8:	7822      	ldrb	r2, [r4, #0]
   108ea:	6801      	ldr	r1, [r0, #0]
   108ec:	1aaa      	subs	r2, r5, r2
   108ee:	b2d2      	uxtb	r2, r2
   108f0:	1989      	adds	r1, r1, r6
   108f2:	2000      	movs	r0, #0
   108f4:	e7e2      	b.n	108bc <Radio_FSKTxPayloadHandler+0x24>
   108f6:	7822      	ldrb	r2, [r4, #0]
   108f8:	6801      	ldr	r1, [r0, #0]
   108fa:	2000      	movs	r0, #0
   108fc:	1889      	adds	r1, r1, r2
   108fe:	2214      	movs	r2, #20
   10900:	4798      	blx	r3
   10902:	7823      	ldrb	r3, [r4, #0]
   10904:	3314      	adds	r3, #20
   10906:	b2db      	uxtb	r3, r3
   10908:	e7e1      	b.n	108ce <Radio_FSKTxPayloadHandler+0x36>
   1090a:	46c0      	nop			; (mov r8, r8)
   1090c:	000001ad 	.word	0x000001ad
   10910:	20001878 	.word	0x20001878
   10914:	200010c0 	.word	0x200010c0
   10918:	00003629 	.word	0x00003629
   1091c:	000001ed 	.word	0x000001ed

00010920 <RADIO_FSKSyncAddr>:
   10920:	4b08      	ldr	r3, [pc, #32]	; (10944 <RADIO_FSKSyncAddr+0x24>)
   10922:	b510      	push	{r4, lr}
   10924:	4798      	blx	r3
   10926:	4b08      	ldr	r3, [pc, #32]	; (10948 <RADIO_FSKSyncAddr+0x28>)
   10928:	001a      	movs	r2, r3
   1092a:	3234      	adds	r2, #52	; 0x34
   1092c:	7812      	ldrb	r2, [r2, #0]
   1092e:	2a00      	cmp	r2, #0
   10930:	d104      	bne.n	1093c <RADIO_FSKSyncAddr+0x1c>
   10932:	0019      	movs	r1, r3
   10934:	3357      	adds	r3, #87	; 0x57
   10936:	312c      	adds	r1, #44	; 0x2c
   10938:	700a      	strb	r2, [r1, #0]
   1093a:	701a      	strb	r2, [r3, #0]
   1093c:	4b03      	ldr	r3, [pc, #12]	; (1094c <RADIO_FSKSyncAddr+0x2c>)
   1093e:	4798      	blx	r3
   10940:	bd10      	pop	{r4, pc}
   10942:	46c0      	nop			; (mov r8, r8)
   10944:	000001ad 	.word	0x000001ad
   10948:	20001878 	.word	0x20001878
   1094c:	000001ed 	.word	0x000001ed

00010950 <RADIO_FSKFifoLevel>:
   10950:	b570      	push	{r4, r5, r6, lr}
   10952:	4b22      	ldr	r3, [pc, #136]	; (109dc <RADIO_FSKFifoLevel+0x8c>)
   10954:	4798      	blx	r3
   10956:	4d22      	ldr	r5, [pc, #136]	; (109e0 <RADIO_FSKFifoLevel+0x90>)
   10958:	002a      	movs	r2, r5
   1095a:	002b      	movs	r3, r5
   1095c:	322c      	adds	r2, #44	; 0x2c
   1095e:	3357      	adds	r3, #87	; 0x57
   10960:	7810      	ldrb	r0, [r2, #0]
   10962:	7819      	ldrb	r1, [r3, #0]
   10964:	4288      	cmp	r0, r1
   10966:	d105      	bne.n	10974 <RADIO_FSKFifoLevel+0x24>
   10968:	7812      	ldrb	r2, [r2, #0]
   1096a:	2a00      	cmp	r2, #0
   1096c:	d002      	beq.n	10974 <RADIO_FSKFifoLevel+0x24>
   1096e:	781b      	ldrb	r3, [r3, #0]
   10970:	2b00      	cmp	r3, #0
   10972:	d11f      	bne.n	109b4 <RADIO_FSKFifoLevel+0x64>
   10974:	0029      	movs	r1, r5
   10976:	312c      	adds	r1, #44	; 0x2c
   10978:	7808      	ldrb	r0, [r1, #0]
   1097a:	b2c0      	uxtb	r0, r0
   1097c:	2800      	cmp	r0, #0
   1097e:	d102      	bne.n	10986 <RADIO_FSKFifoLevel+0x36>
   10980:	2201      	movs	r2, #1
   10982:	4b18      	ldr	r3, [pc, #96]	; (109e4 <RADIO_FSKFifoLevel+0x94>)
   10984:	4798      	blx	r3
   10986:	002e      	movs	r6, r5
   10988:	002c      	movs	r4, r5
   1098a:	362c      	adds	r6, #44	; 0x2c
   1098c:	3457      	adds	r4, #87	; 0x57
   1098e:	7833      	ldrb	r3, [r6, #0]
   10990:	7822      	ldrb	r2, [r4, #0]
   10992:	1a9b      	subs	r3, r3, r2
   10994:	b2db      	uxtb	r3, r3
   10996:	2b1f      	cmp	r3, #31
   10998:	d80f      	bhi.n	109ba <RADIO_FSKFifoLevel+0x6a>
   1099a:	7823      	ldrb	r3, [r4, #0]
   1099c:	7832      	ldrb	r2, [r6, #0]
   1099e:	7821      	ldrb	r1, [r4, #0]
   109a0:	2000      	movs	r0, #0
   109a2:	1a52      	subs	r2, r2, r1
   109a4:	6aa9      	ldr	r1, [r5, #40]	; 0x28
   109a6:	b2d2      	uxtb	r2, r2
   109a8:	18c9      	adds	r1, r1, r3
   109aa:	4b0e      	ldr	r3, [pc, #56]	; (109e4 <RADIO_FSKFifoLevel+0x94>)
   109ac:	4798      	blx	r3
   109ae:	7833      	ldrb	r3, [r6, #0]
   109b0:	b2db      	uxtb	r3, r3
   109b2:	7023      	strb	r3, [r4, #0]
   109b4:	4b0c      	ldr	r3, [pc, #48]	; (109e8 <RADIO_FSKFifoLevel+0x98>)
   109b6:	4798      	blx	r3
   109b8:	bd70      	pop	{r4, r5, r6, pc}
   109ba:	7833      	ldrb	r3, [r6, #0]
   109bc:	7822      	ldrb	r2, [r4, #0]
   109be:	1a9b      	subs	r3, r3, r2
   109c0:	b2db      	uxtb	r3, r3
   109c2:	2b20      	cmp	r3, #32
   109c4:	d9f6      	bls.n	109b4 <RADIO_FSKFifoLevel+0x64>
   109c6:	7823      	ldrb	r3, [r4, #0]
   109c8:	6aa9      	ldr	r1, [r5, #40]	; 0x28
   109ca:	2220      	movs	r2, #32
   109cc:	18c9      	adds	r1, r1, r3
   109ce:	2000      	movs	r0, #0
   109d0:	4b04      	ldr	r3, [pc, #16]	; (109e4 <RADIO_FSKFifoLevel+0x94>)
   109d2:	4798      	blx	r3
   109d4:	7823      	ldrb	r3, [r4, #0]
   109d6:	3320      	adds	r3, #32
   109d8:	e7ea      	b.n	109b0 <RADIO_FSKFifoLevel+0x60>
   109da:	46c0      	nop			; (mov r8, r8)
   109dc:	000001ad 	.word	0x000001ad
   109e0:	20001878 	.word	0x20001878
   109e4:	00003669 	.word	0x00003669
   109e8:	000001ed 	.word	0x000001ed

000109ec <RADIO_FSKFifoEmpty>:
   109ec:	b510      	push	{r4, lr}
   109ee:	4b03      	ldr	r3, [pc, #12]	; (109fc <RADIO_FSKFifoEmpty+0x10>)
   109f0:	7819      	ldrb	r1, [r3, #0]
   109f2:	4b03      	ldr	r3, [pc, #12]	; (10a00 <RADIO_FSKFifoEmpty+0x14>)
   109f4:	6818      	ldr	r0, [r3, #0]
   109f6:	4b03      	ldr	r3, [pc, #12]	; (10a04 <RADIO_FSKFifoEmpty+0x18>)
   109f8:	4798      	blx	r3
   109fa:	bd10      	pop	{r4, pc}
   109fc:	200010c4 	.word	0x200010c4
   10a00:	200010c0 	.word	0x200010c0
   10a04:	00010899 	.word	0x00010899

00010a08 <RADIO_GetData>:
   10a08:	4b03      	ldr	r3, [pc, #12]	; (10a18 <RADIO_GetData+0x10>)
   10a0a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   10a0c:	332c      	adds	r3, #44	; 0x2c
   10a0e:	6002      	str	r2, [r0, #0]
   10a10:	781b      	ldrb	r3, [r3, #0]
   10a12:	2000      	movs	r0, #0
   10a14:	800b      	strh	r3, [r1, #0]
   10a16:	4770      	bx	lr
   10a18:	20001878 	.word	0x20001878

00010a1c <Radio_EnableRfControl>:
   10a1c:	b510      	push	{r4, lr}
   10a1e:	4b08      	ldr	r3, [pc, #32]	; (10a40 <Radio_EnableRfControl+0x24>)
   10a20:	0001      	movs	r1, r0
   10a22:	681a      	ldr	r2, [r3, #0]
   10a24:	4807      	ldr	r0, [pc, #28]	; (10a44 <Radio_EnableRfControl+0x28>)
   10a26:	4c08      	ldr	r4, [pc, #32]	; (10a48 <Radio_EnableRfControl+0x2c>)
   10a28:	1812      	adds	r2, r2, r0
   10a2a:	2000      	movs	r0, #0
   10a2c:	42a2      	cmp	r2, r4
   10a2e:	d804      	bhi.n	10a3a <Radio_EnableRfControl+0x1e>
   10a30:	3305      	adds	r3, #5
   10a32:	7fdb      	ldrb	r3, [r3, #31]
   10a34:	1e58      	subs	r0, r3, #1
   10a36:	4183      	sbcs	r3, r0
   10a38:	1c58      	adds	r0, r3, #1
   10a3a:	4b04      	ldr	r3, [pc, #16]	; (10a4c <Radio_EnableRfControl+0x30>)
   10a3c:	4798      	blx	r3
   10a3e:	bd10      	pop	{r4, pc}
   10a40:	20001878 	.word	0x20001878
   10a44:	cc9eec80 	.word	0xcc9eec80
   10a48:	096ae380 	.word	0x096ae380
   10a4c:	000036d5 	.word	0x000036d5

00010a50 <RADIO_RxHandler>:
   10a50:	b573      	push	{r0, r1, r4, r5, r6, lr}
   10a52:	4b33      	ldr	r3, [pc, #204]	; (10b20 <RADIO_RxHandler+0xd0>)
   10a54:	2000      	movs	r0, #0
   10a56:	4798      	blx	r3
   10a58:	4e32      	ldr	r6, [pc, #200]	; (10b24 <RADIO_RxHandler+0xd4>)
   10a5a:	4b33      	ldr	r3, [pc, #204]	; (10b28 <RADIO_RxHandler+0xd8>)
   10a5c:	8830      	ldrh	r0, [r6, #0]
   10a5e:	2800      	cmp	r0, #0
   10a60:	d100      	bne.n	10a64 <RADIO_RxHandler+0x14>
   10a62:	3004      	adds	r0, #4
   10a64:	4798      	blx	r3
   10a66:	4c31      	ldr	r4, [pc, #196]	; (10b2c <RADIO_RxHandler+0xdc>)
   10a68:	4d31      	ldr	r5, [pc, #196]	; (10b30 <RADIO_RxHandler+0xe0>)
   10a6a:	0023      	movs	r3, r4
   10a6c:	3334      	adds	r3, #52	; 0x34
   10a6e:	7819      	ldrb	r1, [r3, #0]
   10a70:	2901      	cmp	r1, #1
   10a72:	d122      	bne.n	10aba <RADIO_RxHandler+0x6a>
   10a74:	2022      	movs	r0, #34	; 0x22
   10a76:	47a8      	blx	r5
   10a78:	2100      	movs	r1, #0
   10a7a:	2040      	movs	r0, #64	; 0x40
   10a7c:	47a8      	blx	r5
   10a7e:	2100      	movs	r1, #0
   10a80:	2041      	movs	r0, #65	; 0x41
   10a82:	47a8      	blx	r5
   10a84:	8832      	ldrh	r2, [r6, #0]
   10a86:	4b2b      	ldr	r3, [pc, #172]	; (10b34 <RADIO_RxHandler+0xe4>)
   10a88:	2a00      	cmp	r2, #0
   10a8a:	d131      	bne.n	10af0 <RADIO_RxHandler+0xa0>
   10a8c:	0021      	movs	r1, r4
   10a8e:	2005      	movs	r0, #5
   10a90:	3134      	adds	r1, #52	; 0x34
   10a92:	7809      	ldrb	r1, [r1, #0]
   10a94:	4798      	blx	r3
   10a96:	68e3      	ldr	r3, [r4, #12]
   10a98:	2b00      	cmp	r3, #0
   10a9a:	d00c      	beq.n	10ab6 <RADIO_RxHandler+0x66>
   10a9c:	8832      	ldrh	r2, [r6, #0]
   10a9e:	2a00      	cmp	r2, #0
   10aa0:	d009      	beq.n	10ab6 <RADIO_RxHandler+0x66>
   10aa2:	21fa      	movs	r1, #250	; 0xfa
   10aa4:	2200      	movs	r2, #0
   10aa6:	342f      	adds	r4, #47	; 0x2f
   10aa8:	0089      	lsls	r1, r1, #2
   10aaa:	7820      	ldrb	r0, [r4, #0]
   10aac:	4359      	muls	r1, r3
   10aae:	9200      	str	r2, [sp, #0]
   10ab0:	4b21      	ldr	r3, [pc, #132]	; (10b38 <RADIO_RxHandler+0xe8>)
   10ab2:	4c22      	ldr	r4, [pc, #136]	; (10b3c <RADIO_RxHandler+0xec>)
   10ab4:	47a0      	blx	r4
   10ab6:	2000      	movs	r0, #0
   10ab8:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
   10aba:	0023      	movs	r3, r4
   10abc:	3338      	adds	r3, #56	; 0x38
   10abe:	7819      	ldrb	r1, [r3, #0]
   10ac0:	2012      	movs	r0, #18
   10ac2:	47a8      	blx	r5
   10ac4:	0023      	movs	r3, r4
   10ac6:	3339      	adds	r3, #57	; 0x39
   10ac8:	7819      	ldrb	r1, [r3, #0]
   10aca:	2013      	movs	r0, #19
   10acc:	47a8      	blx	r5
   10ace:	210c      	movs	r1, #12
   10ad0:	2040      	movs	r0, #64	; 0x40
   10ad2:	47a8      	blx	r5
   10ad4:	2100      	movs	r1, #0
   10ad6:	2041      	movs	r0, #65	; 0x41
   10ad8:	47a8      	blx	r5
   10ada:	0022      	movs	r2, r4
   10adc:	2300      	movs	r3, #0
   10ade:	3256      	adds	r2, #86	; 0x56
   10ae0:	7013      	strb	r3, [r2, #0]
   10ae2:	0022      	movs	r2, r4
   10ae4:	322c      	adds	r2, #44	; 0x2c
   10ae6:	7013      	strb	r3, [r2, #0]
   10ae8:	0022      	movs	r2, r4
   10aea:	3257      	adds	r2, #87	; 0x57
   10aec:	7013      	strb	r3, [r2, #0]
   10aee:	e7c9      	b.n	10a84 <RADIO_RxHandler+0x34>
   10af0:	0022      	movs	r2, r4
   10af2:	3234      	adds	r2, #52	; 0x34
   10af4:	7811      	ldrb	r1, [r2, #0]
   10af6:	2200      	movs	r2, #0
   10af8:	2901      	cmp	r1, #1
   10afa:	d101      	bne.n	10b00 <RADIO_RxHandler+0xb0>
   10afc:	2006      	movs	r0, #6
   10afe:	e7c9      	b.n	10a94 <RADIO_RxHandler+0x44>
   10b00:	0011      	movs	r1, r2
   10b02:	2005      	movs	r0, #5
   10b04:	4798      	blx	r3
   10b06:	21fa      	movs	r1, #250	; 0xfa
   10b08:	8833      	ldrh	r3, [r6, #0]
   10b0a:	0089      	lsls	r1, r1, #2
   10b0c:	4359      	muls	r1, r3
   10b0e:	0023      	movs	r3, r4
   10b10:	2200      	movs	r2, #0
   10b12:	332e      	adds	r3, #46	; 0x2e
   10b14:	7818      	ldrb	r0, [r3, #0]
   10b16:	4d09      	ldr	r5, [pc, #36]	; (10b3c <RADIO_RxHandler+0xec>)
   10b18:	9200      	str	r2, [sp, #0]
   10b1a:	4b09      	ldr	r3, [pc, #36]	; (10b40 <RADIO_RxHandler+0xf0>)
   10b1c:	47a8      	blx	r5
   10b1e:	e7ba      	b.n	10a96 <RADIO_RxHandler+0x46>
   10b20:	00010a1d 	.word	0x00010a1d
   10b24:	200010b0 	.word	0x200010b0
   10b28:	000101a1 	.word	0x000101a1
   10b2c:	20001878 	.word	0x20001878
   10b30:	000035d5 	.word	0x000035d5
   10b34:	00009ae1 	.word	0x00009ae1
   10b38:	00010b79 	.word	0x00010b79
   10b3c:	00009485 	.word	0x00009485
   10b40:	00010c09 	.word	0x00010c09

00010b44 <Radio_DisableRfControl>:
   10b44:	b510      	push	{r4, lr}
   10b46:	4b08      	ldr	r3, [pc, #32]	; (10b68 <Radio_DisableRfControl+0x24>)
   10b48:	0001      	movs	r1, r0
   10b4a:	681a      	ldr	r2, [r3, #0]
   10b4c:	4807      	ldr	r0, [pc, #28]	; (10b6c <Radio_DisableRfControl+0x28>)
   10b4e:	4c08      	ldr	r4, [pc, #32]	; (10b70 <Radio_DisableRfControl+0x2c>)
   10b50:	1812      	adds	r2, r2, r0
   10b52:	2000      	movs	r0, #0
   10b54:	42a2      	cmp	r2, r4
   10b56:	d804      	bhi.n	10b62 <Radio_DisableRfControl+0x1e>
   10b58:	3305      	adds	r3, #5
   10b5a:	7fdb      	ldrb	r3, [r3, #31]
   10b5c:	1e58      	subs	r0, r3, #1
   10b5e:	4183      	sbcs	r3, r0
   10b60:	1c58      	adds	r0, r3, #1
   10b62:	4b04      	ldr	r3, [pc, #16]	; (10b74 <Radio_DisableRfControl+0x30>)
   10b64:	4798      	blx	r3
   10b66:	bd10      	pop	{r4, pc}
   10b68:	20001878 	.word	0x20001878
   10b6c:	cc9eec80 	.word	0xcc9eec80
   10b70:	096ae380 	.word	0x096ae380
   10b74:	000036fd 	.word	0x000036fd

00010b78 <Radio_WatchdogTimeout>:
   10b78:	b510      	push	{r4, lr}
   10b7a:	4b0e      	ldr	r3, [pc, #56]	; (10bb4 <Radio_WatchdogTimeout+0x3c>)
   10b7c:	781a      	ldrb	r2, [r3, #0]
   10b7e:	2a04      	cmp	r2, #4
   10b80:	d10b      	bne.n	10b9a <Radio_WatchdogTimeout+0x22>
   10b82:	2320      	movs	r3, #32
   10b84:	4a0c      	ldr	r2, [pc, #48]	; (10bb8 <Radio_WatchdogTimeout+0x40>)
   10b86:	2000      	movs	r0, #0
   10b88:	8811      	ldrh	r1, [r2, #0]
   10b8a:	430b      	orrs	r3, r1
   10b8c:	8013      	strh	r3, [r2, #0]
   10b8e:	4b0b      	ldr	r3, [pc, #44]	; (10bbc <Radio_WatchdogTimeout+0x44>)
   10b90:	4798      	blx	r3
   10b92:	2002      	movs	r0, #2
   10b94:	4b0a      	ldr	r3, [pc, #40]	; (10bc0 <Radio_WatchdogTimeout+0x48>)
   10b96:	4798      	blx	r3
   10b98:	bd10      	pop	{r4, pc}
   10b9a:	781b      	ldrb	r3, [r3, #0]
   10b9c:	2b02      	cmp	r3, #2
   10b9e:	d1fb      	bne.n	10b98 <Radio_WatchdogTimeout+0x20>
   10ba0:	4a05      	ldr	r2, [pc, #20]	; (10bb8 <Radio_WatchdogTimeout+0x40>)
   10ba2:	330e      	adds	r3, #14
   10ba4:	8811      	ldrh	r1, [r2, #0]
   10ba6:	2001      	movs	r0, #1
   10ba8:	430b      	orrs	r3, r1
   10baa:	8013      	strh	r3, [r2, #0]
   10bac:	4b03      	ldr	r3, [pc, #12]	; (10bbc <Radio_WatchdogTimeout+0x44>)
   10bae:	4798      	blx	r3
   10bb0:	2001      	movs	r0, #1
   10bb2:	e7ef      	b.n	10b94 <Radio_WatchdogTimeout+0x1c>
   10bb4:	20001da7 	.word	0x20001da7
   10bb8:	20001da4 	.word	0x20001da4
   10bbc:	00010b45 	.word	0x00010b45
   10bc0:	00010761 	.word	0x00010761

00010bc4 <RADIO_RxTimeout>:
   10bc4:	b510      	push	{r4, lr}
   10bc6:	4b0a      	ldr	r3, [pc, #40]	; (10bf0 <RADIO_RxTimeout+0x2c>)
   10bc8:	332f      	adds	r3, #47	; 0x2f
   10bca:	7818      	ldrb	r0, [r3, #0]
   10bcc:	4b09      	ldr	r3, [pc, #36]	; (10bf4 <RADIO_RxTimeout+0x30>)
   10bce:	4798      	blx	r3
   10bd0:	2000      	movs	r0, #0
   10bd2:	4b09      	ldr	r3, [pc, #36]	; (10bf8 <RADIO_RxTimeout+0x34>)
   10bd4:	4798      	blx	r3
   10bd6:	2180      	movs	r1, #128	; 0x80
   10bd8:	2012      	movs	r0, #18
   10bda:	4b08      	ldr	r3, [pc, #32]	; (10bfc <RADIO_RxTimeout+0x38>)
   10bdc:	4798      	blx	r3
   10bde:	2340      	movs	r3, #64	; 0x40
   10be0:	4a07      	ldr	r2, [pc, #28]	; (10c00 <RADIO_RxTimeout+0x3c>)
   10be2:	2002      	movs	r0, #2
   10be4:	8811      	ldrh	r1, [r2, #0]
   10be6:	430b      	orrs	r3, r1
   10be8:	8013      	strh	r3, [r2, #0]
   10bea:	4b06      	ldr	r3, [pc, #24]	; (10c04 <RADIO_RxTimeout+0x40>)
   10bec:	4798      	blx	r3
   10bee:	bd10      	pop	{r4, pc}
   10bf0:	20001878 	.word	0x20001878
   10bf4:	00009789 	.word	0x00009789
   10bf8:	00010b45 	.word	0x00010b45
   10bfc:	000035d5 	.word	0x000035d5
   10c00:	20001da4 	.word	0x20001da4
   10c04:	00010761 	.word	0x00010761

00010c08 <Radio_RxFSKTimeout>:
   10c08:	b510      	push	{r4, lr}
   10c0a:	4b08      	ldr	r3, [pc, #32]	; (10c2c <Radio_RxFSKTimeout+0x24>)
   10c0c:	332f      	adds	r3, #47	; 0x2f
   10c0e:	7818      	ldrb	r0, [r3, #0]
   10c10:	4b07      	ldr	r3, [pc, #28]	; (10c30 <Radio_RxFSKTimeout+0x28>)
   10c12:	4798      	blx	r3
   10c14:	2000      	movs	r0, #0
   10c16:	4b07      	ldr	r3, [pc, #28]	; (10c34 <Radio_RxFSKTimeout+0x2c>)
   10c18:	4798      	blx	r3
   10c1a:	2380      	movs	r3, #128	; 0x80
   10c1c:	4a06      	ldr	r2, [pc, #24]	; (10c38 <Radio_RxFSKTimeout+0x30>)
   10c1e:	2002      	movs	r0, #2
   10c20:	8811      	ldrh	r1, [r2, #0]
   10c22:	430b      	orrs	r3, r1
   10c24:	8013      	strh	r3, [r2, #0]
   10c26:	4b05      	ldr	r3, [pc, #20]	; (10c3c <Radio_RxFSKTimeout+0x34>)
   10c28:	4798      	blx	r3
   10c2a:	bd10      	pop	{r4, pc}
   10c2c:	20001878 	.word	0x20001878
   10c30:	00009789 	.word	0x00009789
   10c34:	00010b45 	.word	0x00010b45
   10c38:	20001da4 	.word	0x20001da4
   10c3c:	00010761 	.word	0x00010761

00010c40 <RADIO_TxDone>:
   10c40:	b570      	push	{r4, r5, r6, lr}
   10c42:	4b14      	ldr	r3, [pc, #80]	; (10c94 <RADIO_TxDone+0x54>)
   10c44:	332f      	adds	r3, #47	; 0x2f
   10c46:	7818      	ldrb	r0, [r3, #0]
   10c48:	4b13      	ldr	r3, [pc, #76]	; (10c98 <RADIO_TxDone+0x58>)
   10c4a:	4798      	blx	r3
   10c4c:	2001      	movs	r0, #1
   10c4e:	4b13      	ldr	r3, [pc, #76]	; (10c9c <RADIO_TxDone+0x5c>)
   10c50:	4798      	blx	r3
   10c52:	4b13      	ldr	r3, [pc, #76]	; (10ca0 <RADIO_TxDone+0x60>)
   10c54:	2108      	movs	r1, #8
   10c56:	2012      	movs	r0, #18
   10c58:	4798      	blx	r3
   10c5a:	4b12      	ldr	r3, [pc, #72]	; (10ca4 <RADIO_TxDone+0x64>)
   10c5c:	781a      	ldrb	r2, [r3, #0]
   10c5e:	4b12      	ldr	r3, [pc, #72]	; (10ca8 <RADIO_TxDone+0x68>)
   10c60:	2a02      	cmp	r2, #2
   10c62:	d002      	beq.n	10c6a <RADIO_TxDone+0x2a>
   10c64:	881a      	ldrh	r2, [r3, #0]
   10c66:	0692      	lsls	r2, r2, #26
   10c68:	d413      	bmi.n	10c92 <RADIO_TxDone+0x52>
   10c6a:	2001      	movs	r0, #1
   10c6c:	881a      	ldrh	r2, [r3, #0]
   10c6e:	4302      	orrs	r2, r0
   10c70:	801a      	strh	r2, [r3, #0]
   10c72:	4b0e      	ldr	r3, [pc, #56]	; (10cac <RADIO_TxDone+0x6c>)
   10c74:	4798      	blx	r3
   10c76:	4b0e      	ldr	r3, [pc, #56]	; (10cb0 <RADIO_TxDone+0x70>)
   10c78:	4798      	blx	r3
   10c7a:	4c0e      	ldr	r4, [pc, #56]	; (10cb4 <RADIO_TxDone+0x74>)
   10c7c:	4d0e      	ldr	r5, [pc, #56]	; (10cb8 <RADIO_TxDone+0x78>)
   10c7e:	6822      	ldr	r2, [r4, #0]
   10c80:	6863      	ldr	r3, [r4, #4]
   10c82:	1a80      	subs	r0, r0, r2
   10c84:	4199      	sbcs	r1, r3
   10c86:	22fa      	movs	r2, #250	; 0xfa
   10c88:	2300      	movs	r3, #0
   10c8a:	0092      	lsls	r2, r2, #2
   10c8c:	47a8      	blx	r5
   10c8e:	6020      	str	r0, [r4, #0]
   10c90:	6061      	str	r1, [r4, #4]
   10c92:	bd70      	pop	{r4, r5, r6, pc}
   10c94:	20001878 	.word	0x20001878
   10c98:	00009789 	.word	0x00009789
   10c9c:	00010b45 	.word	0x00010b45
   10ca0:	000035d5 	.word	0x000035d5
   10ca4:	20001da7 	.word	0x20001da7
   10ca8:	20001da4 	.word	0x20001da4
   10cac:	00010761 	.word	0x00010761
   10cb0:	0000942d 	.word	0x0000942d
   10cb4:	200010b8 	.word	0x200010b8
   10cb8:	00011bb9 	.word	0x00011bb9

00010cbc <RADIO_FSKPacketSent>:
   10cbc:	b570      	push	{r4, r5, r6, lr}
   10cbe:	4b13      	ldr	r3, [pc, #76]	; (10d0c <RADIO_FSKPacketSent+0x50>)
   10cc0:	203f      	movs	r0, #63	; 0x3f
   10cc2:	4798      	blx	r3
   10cc4:	0703      	lsls	r3, r0, #28
   10cc6:	d51f      	bpl.n	10d08 <RADIO_FSKPacketSent+0x4c>
   10cc8:	4b11      	ldr	r3, [pc, #68]	; (10d10 <RADIO_FSKPacketSent+0x54>)
   10cca:	332f      	adds	r3, #47	; 0x2f
   10ccc:	7818      	ldrb	r0, [r3, #0]
   10cce:	4b11      	ldr	r3, [pc, #68]	; (10d14 <RADIO_FSKPacketSent+0x58>)
   10cd0:	4798      	blx	r3
   10cd2:	4b11      	ldr	r3, [pc, #68]	; (10d18 <RADIO_FSKPacketSent+0x5c>)
   10cd4:	2001      	movs	r0, #1
   10cd6:	4798      	blx	r3
   10cd8:	4b10      	ldr	r3, [pc, #64]	; (10d1c <RADIO_FSKPacketSent+0x60>)
   10cda:	4c11      	ldr	r4, [pc, #68]	; (10d20 <RADIO_FSKPacketSent+0x64>)
   10cdc:	781b      	ldrb	r3, [r3, #0]
   10cde:	2b02      	cmp	r3, #2
   10ce0:	d002      	beq.n	10ce8 <RADIO_FSKPacketSent+0x2c>
   10ce2:	8823      	ldrh	r3, [r4, #0]
   10ce4:	069b      	lsls	r3, r3, #26
   10ce6:	d40f      	bmi.n	10d08 <RADIO_FSKPacketSent+0x4c>
   10ce8:	4b0e      	ldr	r3, [pc, #56]	; (10d24 <RADIO_FSKPacketSent+0x68>)
   10cea:	4798      	blx	r3
   10cec:	4b0e      	ldr	r3, [pc, #56]	; (10d28 <RADIO_FSKPacketSent+0x6c>)
   10cee:	681d      	ldr	r5, [r3, #0]
   10cf0:	685e      	ldr	r6, [r3, #4]
   10cf2:	1b40      	subs	r0, r0, r5
   10cf4:	41b1      	sbcs	r1, r6
   10cf6:	6018      	str	r0, [r3, #0]
   10cf8:	6059      	str	r1, [r3, #4]
   10cfa:	4b0c      	ldr	r3, [pc, #48]	; (10d2c <RADIO_FSKPacketSent+0x70>)
   10cfc:	2001      	movs	r0, #1
   10cfe:	4798      	blx	r3
   10d00:	2304      	movs	r3, #4
   10d02:	8822      	ldrh	r2, [r4, #0]
   10d04:	4313      	orrs	r3, r2
   10d06:	8023      	strh	r3, [r4, #0]
   10d08:	bd70      	pop	{r4, r5, r6, pc}
   10d0a:	46c0      	nop			; (mov r8, r8)
   10d0c:	000035fd 	.word	0x000035fd
   10d10:	20001878 	.word	0x20001878
   10d14:	00009789 	.word	0x00009789
   10d18:	00010b45 	.word	0x00010b45
   10d1c:	20001da7 	.word	0x20001da7
   10d20:	20001da4 	.word	0x20001da4
   10d24:	0000942d 	.word	0x0000942d
   10d28:	200010b8 	.word	0x200010b8
   10d2c:	00010761 	.word	0x00010761

00010d30 <RADIO_RxDone>:
   10d30:	b570      	push	{r4, r5, r6, lr}
   10d32:	2012      	movs	r0, #18
   10d34:	4e16      	ldr	r6, [pc, #88]	; (10d90 <RADIO_RxDone+0x60>)
   10d36:	47b0      	blx	r6
   10d38:	4b16      	ldr	r3, [pc, #88]	; (10d94 <RADIO_RxDone+0x64>)
   10d3a:	0005      	movs	r5, r0
   10d3c:	2170      	movs	r1, #112	; 0x70
   10d3e:	2012      	movs	r0, #18
   10d40:	4798      	blx	r3
   10d42:	2350      	movs	r3, #80	; 0x50
   10d44:	402b      	ands	r3, r5
   10d46:	2b50      	cmp	r3, #80	; 0x50
   10d48:	d119      	bne.n	10d7e <RADIO_RxDone+0x4e>
   10d4a:	4c13      	ldr	r4, [pc, #76]	; (10d98 <RADIO_RxDone+0x68>)
   10d4c:	0023      	movs	r3, r4
   10d4e:	332f      	adds	r3, #47	; 0x2f
   10d50:	7818      	ldrb	r0, [r3, #0]
   10d52:	4b12      	ldr	r3, [pc, #72]	; (10d9c <RADIO_RxDone+0x6c>)
   10d54:	4798      	blx	r3
   10d56:	4b12      	ldr	r3, [pc, #72]	; (10da0 <RADIO_RxDone+0x70>)
   10d58:	2000      	movs	r0, #0
   10d5a:	4798      	blx	r3
   10d5c:	3404      	adds	r4, #4
   10d5e:	201c      	movs	r0, #28
   10d60:	47b0      	blx	r6
   10d62:	7fe2      	ldrb	r2, [r4, #31]
   10d64:	4b0f      	ldr	r3, [pc, #60]	; (10da4 <RADIO_RxDone+0x74>)
   10d66:	4910      	ldr	r1, [pc, #64]	; (10da8 <RADIO_RxDone+0x78>)
   10d68:	2a00      	cmp	r2, #0
   10d6a:	d003      	beq.n	10d74 <RADIO_RxDone+0x44>
   10d6c:	06aa      	lsls	r2, r5, #26
   10d6e:	d407      	bmi.n	10d80 <RADIO_RxDone+0x50>
   10d70:	0642      	lsls	r2, r0, #25
   10d72:	d505      	bpl.n	10d80 <RADIO_RxDone+0x50>
   10d74:	2002      	movs	r0, #2
   10d76:	881a      	ldrh	r2, [r3, #0]
   10d78:	4302      	orrs	r2, r0
   10d7a:	801a      	strh	r2, [r3, #0]
   10d7c:	4788      	blx	r1
   10d7e:	bd70      	pop	{r4, r5, r6, pc}
   10d80:	2280      	movs	r2, #128	; 0x80
   10d82:	8818      	ldrh	r0, [r3, #0]
   10d84:	0052      	lsls	r2, r2, #1
   10d86:	4302      	orrs	r2, r0
   10d88:	801a      	strh	r2, [r3, #0]
   10d8a:	2002      	movs	r0, #2
   10d8c:	e7f6      	b.n	10d7c <RADIO_RxDone+0x4c>
   10d8e:	46c0      	nop			; (mov r8, r8)
   10d90:	000035fd 	.word	0x000035fd
   10d94:	000035d5 	.word	0x000035d5
   10d98:	20001878 	.word	0x20001878
   10d9c:	00009789 	.word	0x00009789
   10da0:	00010b45 	.word	0x00010b45
   10da4:	20001da4 	.word	0x20001da4
   10da8:	00010761 	.word	0x00010761

00010dac <RADIO_FSKPayloadReady>:
   10dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   10dae:	203f      	movs	r0, #63	; 0x3f
   10db0:	4b39      	ldr	r3, [pc, #228]	; (10e98 <RADIO_FSKPayloadReady+0xec>)
   10db2:	4798      	blx	r3
   10db4:	0743      	lsls	r3, r0, #29
   10db6:	d559      	bpl.n	10e6c <RADIO_FSKPayloadReady+0xc0>
   10db8:	4c38      	ldr	r4, [pc, #224]	; (10e9c <RADIO_FSKPayloadReady+0xf0>)
   10dba:	4d39      	ldr	r5, [pc, #228]	; (10ea0 <RADIO_FSKPayloadReady+0xf4>)
   10dbc:	1d23      	adds	r3, r4, #4
   10dbe:	7fdb      	ldrb	r3, [r3, #31]
   10dc0:	2b01      	cmp	r3, #1
   10dc2:	d154      	bne.n	10e6e <RADIO_FSKPayloadReady+0xc2>
   10dc4:	2202      	movs	r2, #2
   10dc6:	4210      	tst	r0, r2
   10dc8:	d048      	beq.n	10e5c <RADIO_FSKPayloadReady+0xb0>
   10dca:	0023      	movs	r3, r4
   10dcc:	332f      	adds	r3, #47	; 0x2f
   10dce:	7818      	ldrb	r0, [r3, #0]
   10dd0:	4e34      	ldr	r6, [pc, #208]	; (10ea4 <RADIO_FSKPayloadReady+0xf8>)
   10dd2:	47b0      	blx	r6
   10dd4:	0023      	movs	r3, r4
   10dd6:	332e      	adds	r3, #46	; 0x2e
   10dd8:	7818      	ldrb	r0, [r3, #0]
   10dda:	47b0      	blx	r6
   10ddc:	4b32      	ldr	r3, [pc, #200]	; (10ea8 <RADIO_FSKPayloadReady+0xfc>)
   10dde:	4798      	blx	r3
   10de0:	0022      	movs	r2, r4
   10de2:	0023      	movs	r3, r4
   10de4:	322c      	adds	r2, #44	; 0x2c
   10de6:	3357      	adds	r3, #87	; 0x57
   10de8:	7810      	ldrb	r0, [r2, #0]
   10dea:	7819      	ldrb	r1, [r3, #0]
   10dec:	4288      	cmp	r0, r1
   10dee:	d105      	bne.n	10dfc <RADIO_FSKPayloadReady+0x50>
   10df0:	7812      	ldrb	r2, [r2, #0]
   10df2:	2a00      	cmp	r2, #0
   10df4:	d002      	beq.n	10dfc <RADIO_FSKPayloadReady+0x50>
   10df6:	781b      	ldrb	r3, [r3, #0]
   10df8:	2b00      	cmp	r3, #0
   10dfa:	d118      	bne.n	10e2e <RADIO_FSKPayloadReady+0x82>
   10dfc:	0021      	movs	r1, r4
   10dfe:	312c      	adds	r1, #44	; 0x2c
   10e00:	7808      	ldrb	r0, [r1, #0]
   10e02:	b2c0      	uxtb	r0, r0
   10e04:	2800      	cmp	r0, #0
   10e06:	d102      	bne.n	10e0e <RADIO_FSKPayloadReady+0x62>
   10e08:	2201      	movs	r2, #1
   10e0a:	4b28      	ldr	r3, [pc, #160]	; (10eac <RADIO_FSKPayloadReady+0x100>)
   10e0c:	4798      	blx	r3
   10e0e:	0026      	movs	r6, r4
   10e10:	0027      	movs	r7, r4
   10e12:	3657      	adds	r6, #87	; 0x57
   10e14:	7830      	ldrb	r0, [r6, #0]
   10e16:	372c      	adds	r7, #44	; 0x2c
   10e18:	b2c0      	uxtb	r0, r0
   10e1a:	2800      	cmp	r0, #0
   10e1c:	d110      	bne.n	10e40 <RADIO_FSKPayloadReady+0x94>
   10e1e:	783a      	ldrb	r2, [r7, #0]
   10e20:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   10e22:	b2d2      	uxtb	r2, r2
   10e24:	4b21      	ldr	r3, [pc, #132]	; (10eac <RADIO_FSKPayloadReady+0x100>)
   10e26:	4798      	blx	r3
   10e28:	783b      	ldrb	r3, [r7, #0]
   10e2a:	b2db      	uxtb	r3, r3
   10e2c:	7033      	strb	r3, [r6, #0]
   10e2e:	4b20      	ldr	r3, [pc, #128]	; (10eb0 <RADIO_FSKPayloadReady+0x104>)
   10e30:	4798      	blx	r3
   10e32:	4b20      	ldr	r3, [pc, #128]	; (10eb4 <RADIO_FSKPayloadReady+0x108>)
   10e34:	2000      	movs	r0, #0
   10e36:	4798      	blx	r3
   10e38:	2308      	movs	r3, #8
   10e3a:	882a      	ldrh	r2, [r5, #0]
   10e3c:	4313      	orrs	r3, r2
   10e3e:	e011      	b.n	10e64 <RADIO_FSKPayloadReady+0xb8>
   10e40:	783b      	ldrb	r3, [r7, #0]
   10e42:	7832      	ldrb	r2, [r6, #0]
   10e44:	1a9b      	subs	r3, r3, r2
   10e46:	2b00      	cmp	r3, #0
   10e48:	ddf1      	ble.n	10e2e <RADIO_FSKPayloadReady+0x82>
   10e4a:	7833      	ldrb	r3, [r6, #0]
   10e4c:	783a      	ldrb	r2, [r7, #0]
   10e4e:	7831      	ldrb	r1, [r6, #0]
   10e50:	2000      	movs	r0, #0
   10e52:	1a52      	subs	r2, r2, r1
   10e54:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   10e56:	b2d2      	uxtb	r2, r2
   10e58:	18c9      	adds	r1, r1, r3
   10e5a:	e7e3      	b.n	10e24 <RADIO_FSKPayloadReady+0x78>
   10e5c:	2380      	movs	r3, #128	; 0x80
   10e5e:	8829      	ldrh	r1, [r5, #0]
   10e60:	005b      	lsls	r3, r3, #1
   10e62:	430b      	orrs	r3, r1
   10e64:	802b      	strh	r3, [r5, #0]
   10e66:	2002      	movs	r0, #2
   10e68:	4b13      	ldr	r3, [pc, #76]	; (10eb8 <RADIO_FSKPayloadReady+0x10c>)
   10e6a:	4798      	blx	r3
   10e6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   10e6e:	0023      	movs	r3, r4
   10e70:	332f      	adds	r3, #47	; 0x2f
   10e72:	4e0c      	ldr	r6, [pc, #48]	; (10ea4 <RADIO_FSKPayloadReady+0xf8>)
   10e74:	7818      	ldrb	r0, [r3, #0]
   10e76:	47b0      	blx	r6
   10e78:	0023      	movs	r3, r4
   10e7a:	332e      	adds	r3, #46	; 0x2e
   10e7c:	7818      	ldrb	r0, [r3, #0]
   10e7e:	47b0      	blx	r6
   10e80:	4e0e      	ldr	r6, [pc, #56]	; (10ebc <RADIO_FSKPayloadReady+0x110>)
   10e82:	2201      	movs	r2, #1
   10e84:	0031      	movs	r1, r6
   10e86:	2000      	movs	r0, #0
   10e88:	4f08      	ldr	r7, [pc, #32]	; (10eac <RADIO_FSKPayloadReady+0x100>)
   10e8a:	47b8      	blx	r7
   10e8c:	7832      	ldrb	r2, [r6, #0]
   10e8e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   10e90:	b2d2      	uxtb	r2, r2
   10e92:	2000      	movs	r0, #0
   10e94:	47b8      	blx	r7
   10e96:	e7cc      	b.n	10e32 <RADIO_FSKPayloadReady+0x86>
   10e98:	000035fd 	.word	0x000035fd
   10e9c:	20001878 	.word	0x20001878
   10ea0:	20001da4 	.word	0x20001da4
   10ea4:	00009789 	.word	0x00009789
   10ea8:	000001ad 	.word	0x000001ad
   10eac:	00003669 	.word	0x00003669
   10eb0:	000001ed 	.word	0x000001ed
   10eb4:	00010b45 	.word	0x00010b45
   10eb8:	00010761 	.word	0x00010761
   10ebc:	200018a4 	.word	0x200018a4

00010ec0 <Radio_SetClockInput>:
   10ec0:	b510      	push	{r4, lr}
   10ec2:	4b08      	ldr	r3, [pc, #32]	; (10ee4 <Radio_SetClockInput+0x24>)
   10ec4:	3355      	adds	r3, #85	; 0x55
   10ec6:	781b      	ldrb	r3, [r3, #0]
   10ec8:	2b00      	cmp	r3, #0
   10eca:	d10a      	bne.n	10ee2 <Radio_SetClockInput+0x22>
   10ecc:	4b06      	ldr	r3, [pc, #24]	; (10ee8 <Radio_SetClockInput+0x28>)
   10ece:	204b      	movs	r0, #75	; 0x4b
   10ed0:	4798      	blx	r3
   10ed2:	2110      	movs	r1, #16
   10ed4:	4301      	orrs	r1, r0
   10ed6:	4b05      	ldr	r3, [pc, #20]	; (10eec <Radio_SetClockInput+0x2c>)
   10ed8:	b2c9      	uxtb	r1, r1
   10eda:	204b      	movs	r0, #75	; 0x4b
   10edc:	4798      	blx	r3
   10ede:	4b04      	ldr	r3, [pc, #16]	; (10ef0 <Radio_SetClockInput+0x30>)
   10ee0:	4798      	blx	r3
   10ee2:	bd10      	pop	{r4, pc}
   10ee4:	20001878 	.word	0x20001878
   10ee8:	000035fd 	.word	0x000035fd
   10eec:	000035d5 	.word	0x000035d5
   10ef0:	0000371d 	.word	0x0000371d

00010ef4 <RADIO_TxHandler>:
   10ef4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   10ef6:	4b32      	ldr	r3, [pc, #200]	; (10fc0 <RADIO_TxHandler+0xcc>)
   10ef8:	4798      	blx	r3
   10efa:	2001      	movs	r0, #1
   10efc:	4b31      	ldr	r3, [pc, #196]	; (10fc4 <RADIO_TxHandler+0xd0>)
   10efe:	4798      	blx	r3
   10f00:	4c31      	ldr	r4, [pc, #196]	; (10fc8 <RADIO_TxHandler+0xd4>)
   10f02:	0023      	movs	r3, r4
   10f04:	332d      	adds	r3, #45	; 0x2d
   10f06:	7818      	ldrb	r0, [r3, #0]
   10f08:	4b30      	ldr	r3, [pc, #192]	; (10fcc <RADIO_TxHandler+0xd8>)
   10f0a:	4798      	blx	r3
   10f0c:	0023      	movs	r3, r4
   10f0e:	3341      	adds	r3, #65	; 0x41
   10f10:	781b      	ldrb	r3, [r3, #0]
   10f12:	2b00      	cmp	r3, #0
   10f14:	d102      	bne.n	10f1c <RADIO_TxHandler+0x28>
   10f16:	2004      	movs	r0, #4
   10f18:	4b2d      	ldr	r3, [pc, #180]	; (10fd0 <RADIO_TxHandler+0xdc>)
   10f1a:	4798      	blx	r3
   10f1c:	4b2d      	ldr	r3, [pc, #180]	; (10fd4 <RADIO_TxHandler+0xe0>)
   10f1e:	4e2e      	ldr	r6, [pc, #184]	; (10fd8 <RADIO_TxHandler+0xe4>)
   10f20:	781f      	ldrb	r7, [r3, #0]
   10f22:	4d2e      	ldr	r5, [pc, #184]	; (10fdc <RADIO_TxHandler+0xe8>)
   10f24:	2f01      	cmp	r7, #1
   10f26:	d138      	bne.n	10f9a <RADIO_TxHandler+0xa6>
   10f28:	7831      	ldrb	r1, [r6, #0]
   10f2a:	2022      	movs	r0, #34	; 0x22
   10f2c:	47a8      	blx	r5
   10f2e:	4b2c      	ldr	r3, [pc, #176]	; (10fe0 <RADIO_TxHandler+0xec>)
   10f30:	200a      	movs	r0, #10
   10f32:	4798      	blx	r3
   10f34:	21f0      	movs	r1, #240	; 0xf0
   10f36:	4008      	ands	r0, r1
   10f38:	39e8      	subs	r1, #232	; 0xe8
   10f3a:	4301      	orrs	r1, r0
   10f3c:	200a      	movs	r0, #10
   10f3e:	47a8      	blx	r5
   10f40:	2140      	movs	r1, #64	; 0x40
   10f42:	0008      	movs	r0, r1
   10f44:	47a8      	blx	r5
   10f46:	2100      	movs	r1, #0
   10f48:	2041      	movs	r0, #65	; 0x41
   10f4a:	47a8      	blx	r5
   10f4c:	4b21      	ldr	r3, [pc, #132]	; (10fd4 <RADIO_TxHandler+0xe0>)
   10f4e:	003a      	movs	r2, r7
   10f50:	7819      	ldrb	r1, [r3, #0]
   10f52:	0038      	movs	r0, r7
   10f54:	4b23      	ldr	r3, [pc, #140]	; (10fe4 <RADIO_TxHandler+0xf0>)
   10f56:	4798      	blx	r3
   10f58:	4b23      	ldr	r3, [pc, #140]	; (10fe8 <RADIO_TxHandler+0xf4>)
   10f5a:	7832      	ldrb	r2, [r6, #0]
   10f5c:	6819      	ldr	r1, [r3, #0]
   10f5e:	2000      	movs	r0, #0
   10f60:	4b22      	ldr	r3, [pc, #136]	; (10fec <RADIO_TxHandler+0xf8>)
   10f62:	4798      	blx	r3
   10f64:	0023      	movs	r3, r4
   10f66:	3334      	adds	r3, #52	; 0x34
   10f68:	7819      	ldrb	r1, [r3, #0]
   10f6a:	2200      	movs	r2, #0
   10f6c:	2003      	movs	r0, #3
   10f6e:	4b1d      	ldr	r3, [pc, #116]	; (10fe4 <RADIO_TxHandler+0xf0>)
   10f70:	4798      	blx	r3
   10f72:	4b1f      	ldr	r3, [pc, #124]	; (10ff0 <RADIO_TxHandler+0xfc>)
   10f74:	4798      	blx	r3
   10f76:	4b1f      	ldr	r3, [pc, #124]	; (10ff4 <RADIO_TxHandler+0x100>)
   10f78:	6018      	str	r0, [r3, #0]
   10f7a:	6059      	str	r1, [r3, #4]
   10f7c:	68e3      	ldr	r3, [r4, #12]
   10f7e:	2b00      	cmp	r3, #0
   10f80:	d009      	beq.n	10f96 <RADIO_TxHandler+0xa2>
   10f82:	21fa      	movs	r1, #250	; 0xfa
   10f84:	2200      	movs	r2, #0
   10f86:	342f      	adds	r4, #47	; 0x2f
   10f88:	0089      	lsls	r1, r1, #2
   10f8a:	7820      	ldrb	r0, [r4, #0]
   10f8c:	4359      	muls	r1, r3
   10f8e:	9200      	str	r2, [sp, #0]
   10f90:	4b19      	ldr	r3, [pc, #100]	; (10ff8 <RADIO_TxHandler+0x104>)
   10f92:	4c1a      	ldr	r4, [pc, #104]	; (10ffc <RADIO_TxHandler+0x108>)
   10f94:	47a0      	blx	r4
   10f96:	2000      	movs	r0, #0
   10f98:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
   10f9a:	2110      	movs	r1, #16
   10f9c:	2040      	movs	r0, #64	; 0x40
   10f9e:	47a8      	blx	r5
   10fa0:	2100      	movs	r1, #0
   10fa2:	2041      	movs	r0, #65	; 0x41
   10fa4:	47a8      	blx	r5
   10fa6:	0023      	movs	r3, r4
   10fa8:	2000      	movs	r0, #0
   10faa:	3357      	adds	r3, #87	; 0x57
   10fac:	7831      	ldrb	r1, [r6, #0]
   10fae:	7018      	strb	r0, [r3, #0]
   10fb0:	47a8      	blx	r5
   10fb2:	4b0d      	ldr	r3, [pc, #52]	; (10fe8 <RADIO_TxHandler+0xf4>)
   10fb4:	7831      	ldrb	r1, [r6, #0]
   10fb6:	6818      	ldr	r0, [r3, #0]
   10fb8:	4b11      	ldr	r3, [pc, #68]	; (11000 <RADIO_TxHandler+0x10c>)
   10fba:	4798      	blx	r3
   10fbc:	e7d2      	b.n	10f64 <RADIO_TxHandler+0x70>
   10fbe:	46c0      	nop			; (mov r8, r8)
   10fc0:	00010ec1 	.word	0x00010ec1
   10fc4:	00010a1d 	.word	0x00010a1d
   10fc8:	20001878 	.word	0x20001878
   10fcc:	00009789 	.word	0x00009789
   10fd0:	000101a1 	.word	0x000101a1
   10fd4:	200018ac 	.word	0x200018ac
   10fd8:	200010c4 	.word	0x200010c4
   10fdc:	000035d5 	.word	0x000035d5
   10fe0:	000035fd 	.word	0x000035fd
   10fe4:	00009ae1 	.word	0x00009ae1
   10fe8:	200010c0 	.word	0x200010c0
   10fec:	00003629 	.word	0x00003629
   10ff0:	0000942d 	.word	0x0000942d
   10ff4:	200010b8 	.word	0x200010b8
   10ff8:	00010b79 	.word	0x00010b79
   10ffc:	00009485 	.word	0x00009485
   11000:	00010899 	.word	0x00010899

00011004 <Radio_ResetClockInput>:
   11004:	b510      	push	{r4, lr}
   11006:	4b04      	ldr	r3, [pc, #16]	; (11018 <Radio_ResetClockInput+0x14>)
   11008:	3355      	adds	r3, #85	; 0x55
   1100a:	781b      	ldrb	r3, [r3, #0]
   1100c:	2b00      	cmp	r3, #0
   1100e:	d101      	bne.n	11014 <Radio_ResetClockInput+0x10>
   11010:	4b02      	ldr	r3, [pc, #8]	; (1101c <Radio_ResetClockInput+0x18>)
   11012:	4798      	blx	r3
   11014:	bd10      	pop	{r4, pc}
   11016:	46c0      	nop			; (mov r8, r8)
   11018:	20001878 	.word	0x20001878
   1101c:	00003735 	.word	0x00003735

00011020 <RADIO_InitDefaultAttributes>:
   11020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   11022:	2501      	movs	r5, #1
   11024:	4b64      	ldr	r3, [pc, #400]	; (111b8 <RADIO_InitDefaultAttributes+0x198>)
   11026:	4c65      	ldr	r4, [pc, #404]	; (111bc <RADIO_InitDefaultAttributes+0x19c>)
   11028:	701d      	strb	r5, [r3, #0]
   1102a:	4b65      	ldr	r3, [pc, #404]	; (111c0 <RADIO_InitDefaultAttributes+0x1a0>)
   1102c:	2207      	movs	r2, #7
   1102e:	6023      	str	r3, [r4, #0]
   11030:	4b64      	ldr	r3, [pc, #400]	; (111c4 <RADIO_InitDefaultAttributes+0x1a4>)
   11032:	18a1      	adds	r1, r4, r2
   11034:	6063      	str	r3, [r4, #4]
   11036:	4b64      	ldr	r3, [pc, #400]	; (111c8 <RADIO_InitDefaultAttributes+0x1a8>)
   11038:	0027      	movs	r7, r4
   1103a:	60a3      	str	r3, [r4, #8]
   1103c:	0023      	movs	r3, r4
   1103e:	3334      	adds	r3, #52	; 0x34
   11040:	701d      	strb	r5, [r3, #0]
   11042:	0023      	movs	r3, r4
   11044:	3336      	adds	r3, #54	; 0x36
   11046:	701a      	strb	r2, [r3, #0]
   11048:	1ce3      	adds	r3, r4, #3
   1104a:	77dd      	strb	r5, [r3, #31]
   1104c:	0023      	movs	r3, r4
   1104e:	3333      	adds	r3, #51	; 0x33
   11050:	701d      	strb	r5, [r3, #0]
   11052:	2300      	movs	r3, #0
   11054:	77cb      	strb	r3, [r1, #31]
   11056:	2108      	movs	r1, #8
   11058:	82a1      	strh	r1, [r4, #20]
   1105a:	0021      	movs	r1, r4
   1105c:	3135      	adds	r1, #53	; 0x35
   1105e:	700a      	strb	r2, [r1, #0]
   11060:	1d22      	adds	r2, r4, #4
   11062:	77d5      	strb	r5, [r2, #31]
   11064:	1d62      	adds	r2, r4, #5
   11066:	77d3      	strb	r3, [r2, #31]
   11068:	1da2      	adds	r2, r4, #6
   1106a:	77d3      	strb	r3, [r2, #31]
   1106c:	2194      	movs	r1, #148	; 0x94
   1106e:	22c1      	movs	r2, #193	; 0xc1
   11070:	76a1      	strb	r1, [r4, #26]
   11072:	7662      	strb	r2, [r4, #25]
   11074:	76e2      	strb	r2, [r4, #27]
   11076:	3991      	subs	r1, #145	; 0x91
   11078:	1ca2      	adds	r2, r4, #2
   1107a:	77d1      	strb	r1, [r2, #31]
   1107c:	2234      	movs	r2, #52	; 0x34
   1107e:	7622      	strb	r2, [r4, #24]
   11080:	0022      	movs	r2, r4
   11082:	317d      	adds	r1, #125	; 0x7d
   11084:	3232      	adds	r2, #50	; 0x32
   11086:	7011      	strb	r1, [r2, #0]
   11088:	4a50      	ldr	r2, [pc, #320]	; (111cc <RADIO_InitDefaultAttributes+0x1ac>)
   1108a:	397e      	subs	r1, #126	; 0x7e
   1108c:	60e2      	str	r2, [r4, #12]
   1108e:	0022      	movs	r2, r4
   11090:	3237      	adds	r2, #55	; 0x37
   11092:	7011      	strb	r1, [r2, #0]
   11094:	0022      	movs	r2, r4
   11096:	3109      	adds	r1, #9
   11098:	3238      	adds	r2, #56	; 0x38
   1109a:	7011      	strb	r1, [r2, #0]
   1109c:	0022      	movs	r2, r4
   1109e:	3107      	adds	r1, #7
   110a0:	3239      	adds	r2, #57	; 0x39
   110a2:	7011      	strb	r1, [r2, #0]
   110a4:	0022      	movs	r2, r4
   110a6:	322c      	adds	r2, #44	; 0x2c
   110a8:	7013      	strb	r3, [r2, #0]
   110aa:	4a49      	ldr	r2, [pc, #292]	; (111d0 <RADIO_InitDefaultAttributes+0x1b0>)
   110ac:	82e3      	strh	r3, [r4, #22]
   110ae:	62a2      	str	r2, [r4, #40]	; 0x28
   110b0:	0022      	movs	r2, r4
   110b2:	324c      	adds	r2, #76	; 0x4c
   110b4:	8013      	strh	r3, [r2, #0]
   110b6:	0022      	movs	r2, r4
   110b8:	324e      	adds	r2, #78	; 0x4e
   110ba:	7013      	strb	r3, [r2, #0]
   110bc:	0022      	movs	r2, r4
   110be:	324f      	adds	r2, #79	; 0x4f
   110c0:	7013      	strb	r3, [r2, #0]
   110c2:	0022      	movs	r2, r4
   110c4:	3240      	adds	r2, #64	; 0x40
   110c6:	7013      	strb	r3, [r2, #0]
   110c8:	0022      	movs	r2, r4
   110ca:	3241      	adds	r2, #65	; 0x41
   110cc:	7013      	strb	r3, [r2, #0]
   110ce:	0022      	movs	r2, r4
   110d0:	3254      	adds	r2, #84	; 0x54
   110d2:	7013      	strb	r3, [r2, #0]
   110d4:	0022      	movs	r2, r4
   110d6:	3255      	adds	r2, #85	; 0x55
   110d8:	7015      	strb	r5, [r2, #0]
   110da:	0022      	movs	r2, r4
   110dc:	3257      	adds	r2, #87	; 0x57
   110de:	6463      	str	r3, [r4, #68]	; 0x44
   110e0:	64a3      	str	r3, [r4, #72]	; 0x48
   110e2:	87a3      	strh	r3, [r4, #60]	; 0x3c
   110e4:	87e3      	strh	r3, [r4, #62]	; 0x3e
   110e6:	7013      	strb	r3, [r2, #0]
   110e8:	3730      	adds	r7, #48	; 0x30
   110ea:	783b      	ldrb	r3, [r7, #0]
   110ec:	2b00      	cmp	r3, #0
   110ee:	d151      	bne.n	11194 <RADIO_InitDefaultAttributes+0x174>
   110f0:	4838      	ldr	r0, [pc, #224]	; (111d4 <RADIO_InitDefaultAttributes+0x1b4>)
   110f2:	4e39      	ldr	r6, [pc, #228]	; (111d8 <RADIO_InitDefaultAttributes+0x1b8>)
   110f4:	47b0      	blx	r6
   110f6:	2808      	cmp	r0, #8
   110f8:	d149      	bne.n	1118e <RADIO_InitDefaultAttributes+0x16e>
   110fa:	4838      	ldr	r0, [pc, #224]	; (111dc <RADIO_InitDefaultAttributes+0x1bc>)
   110fc:	47b0      	blx	r6
   110fe:	2808      	cmp	r0, #8
   11100:	d145      	bne.n	1118e <RADIO_InitDefaultAttributes+0x16e>
   11102:	4837      	ldr	r0, [pc, #220]	; (111e0 <RADIO_InitDefaultAttributes+0x1c0>)
   11104:	47b0      	blx	r6
   11106:	2808      	cmp	r0, #8
   11108:	d141      	bne.n	1118e <RADIO_InitDefaultAttributes+0x16e>
   1110a:	4836      	ldr	r0, [pc, #216]	; (111e4 <RADIO_InitDefaultAttributes+0x1c4>)
   1110c:	47b0      	blx	r6
   1110e:	2808      	cmp	r0, #8
   11110:	d13d      	bne.n	1118e <RADIO_InitDefaultAttributes+0x16e>
   11112:	703d      	strb	r5, [r7, #0]
   11114:	4b34      	ldr	r3, [pc, #208]	; (111e8 <RADIO_InitDefaultAttributes+0x1c8>)
   11116:	4798      	blx	r3
   11118:	4b34      	ldr	r3, [pc, #208]	; (111ec <RADIO_InitDefaultAttributes+0x1cc>)
   1111a:	4798      	blx	r3
   1111c:	2800      	cmp	r0, #0
   1111e:	d107      	bne.n	11130 <RADIO_InitDefaultAttributes+0x110>
   11120:	0023      	movs	r3, r4
   11122:	3355      	adds	r3, #85	; 0x55
   11124:	7018      	strb	r0, [r3, #0]
   11126:	4b32      	ldr	r3, [pc, #200]	; (111f0 <RADIO_InitDefaultAttributes+0x1d0>)
   11128:	4798      	blx	r3
   1112a:	0023      	movs	r3, r4
   1112c:	3354      	adds	r3, #84	; 0x54
   1112e:	7018      	strb	r0, [r3, #0]
   11130:	4b30      	ldr	r3, [pc, #192]	; (111f4 <RADIO_InitDefaultAttributes+0x1d4>)
   11132:	4798      	blx	r3
   11134:	2201      	movs	r2, #1
   11136:	2100      	movs	r1, #0
   11138:	0010      	movs	r0, r2
   1113a:	4f2f      	ldr	r7, [pc, #188]	; (111f8 <RADIO_InitDefaultAttributes+0x1d8>)
   1113c:	47b8      	blx	r7
   1113e:	6820      	ldr	r0, [r4, #0]
   11140:	4b2e      	ldr	r3, [pc, #184]	; (111fc <RADIO_InitDefaultAttributes+0x1dc>)
   11142:	4798      	blx	r3
   11144:	2142      	movs	r1, #66	; 0x42
   11146:	203b      	movs	r0, #59	; 0x3b
   11148:	4d2d      	ldr	r5, [pc, #180]	; (11200 <RADIO_InitDefaultAttributes+0x1e0>)
   1114a:	47a8      	blx	r5
   1114c:	203b      	movs	r0, #59	; 0x3b
   1114e:	4b2d      	ldr	r3, [pc, #180]	; (11204 <RADIO_InitDefaultAttributes+0x1e4>)
   11150:	4798      	blx	r3
   11152:	2620      	movs	r6, #32
   11154:	4006      	ands	r6, r0
   11156:	d1f9      	bne.n	1114c <RADIO_InitDefaultAttributes+0x12c>
   11158:	2123      	movs	r1, #35	; 0x23
   1115a:	200c      	movs	r0, #12
   1115c:	47a8      	blx	r5
   1115e:	21aa      	movs	r1, #170	; 0xaa
   11160:	201f      	movs	r0, #31
   11162:	47a8      	blx	r5
   11164:	21ff      	movs	r1, #255	; 0xff
   11166:	2032      	movs	r0, #50	; 0x32
   11168:	47a8      	blx	r5
   1116a:	2140      	movs	r1, #64	; 0x40
   1116c:	2031      	movs	r0, #49	; 0x31
   1116e:	47a8      	blx	r5
   11170:	2201      	movs	r2, #1
   11172:	0030      	movs	r0, r6
   11174:	0011      	movs	r1, r2
   11176:	47b8      	blx	r7
   11178:	21ff      	movs	r1, #255	; 0xff
   1117a:	2023      	movs	r0, #35	; 0x23
   1117c:	47a8      	blx	r5
   1117e:	4b21      	ldr	r3, [pc, #132]	; (11204 <RADIO_InitDefaultAttributes+0x1e4>)
   11180:	2042      	movs	r0, #66	; 0x42
   11182:	4798      	blx	r3
   11184:	3431      	adds	r4, #49	; 0x31
   11186:	4b20      	ldr	r3, [pc, #128]	; (11208 <RADIO_InitDefaultAttributes+0x1e8>)
   11188:	7020      	strb	r0, [r4, #0]
   1118a:	4798      	blx	r3
   1118c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1118e:	4b1f      	ldr	r3, [pc, #124]	; (1120c <RADIO_InitDefaultAttributes+0x1ec>)
   11190:	4798      	blx	r3
   11192:	e7bf      	b.n	11114 <RADIO_InitDefaultAttributes+0xf4>
   11194:	0023      	movs	r3, r4
   11196:	332d      	adds	r3, #45	; 0x2d
   11198:	4d1d      	ldr	r5, [pc, #116]	; (11210 <RADIO_InitDefaultAttributes+0x1f0>)
   1119a:	7818      	ldrb	r0, [r3, #0]
   1119c:	47a8      	blx	r5
   1119e:	0023      	movs	r3, r4
   111a0:	332e      	adds	r3, #46	; 0x2e
   111a2:	7818      	ldrb	r0, [r3, #0]
   111a4:	47a8      	blx	r5
   111a6:	0023      	movs	r3, r4
   111a8:	332f      	adds	r3, #47	; 0x2f
   111aa:	7818      	ldrb	r0, [r3, #0]
   111ac:	47a8      	blx	r5
   111ae:	0023      	movs	r3, r4
   111b0:	3350      	adds	r3, #80	; 0x50
   111b2:	7818      	ldrb	r0, [r3, #0]
   111b4:	47a8      	blx	r5
   111b6:	e7ad      	b.n	11114 <RADIO_InitDefaultAttributes+0xf4>
   111b8:	20001da7 	.word	0x20001da7
   111bc:	20001878 	.word	0x20001878
   111c0:	33be27a0 	.word	0x33be27a0
   111c4:	000061a8 	.word	0x000061a8
   111c8:	0000c350 	.word	0x0000c350
   111cc:	00003a98 	.word	0x00003a98
   111d0:	20001ca4 	.word	0x20001ca4
   111d4:	200018a5 	.word	0x200018a5
   111d8:	00009451 	.word	0x00009451
   111dc:	200018a6 	.word	0x200018a6
   111e0:	200018a7 	.word	0x200018a7
   111e4:	200018c8 	.word	0x200018c8
   111e8:	00003595 	.word	0x00003595
   111ec:	00003719 	.word	0x00003719
   111f0:	00003715 	.word	0x00003715
   111f4:	00010ec1 	.word	0x00010ec1
   111f8:	00009ae1 	.word	0x00009ae1
   111fc:	00010159 	.word	0x00010159
   11200:	000035d5 	.word	0x000035d5
   11204:	000035fd 	.word	0x000035fd
   11208:	00011005 	.word	0x00011005
   1120c:	00009395 	.word	0x00009395
   11210:	00009789 	.word	0x00009789

00011214 <RADIO_Receive>:
   11214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   11216:	7803      	ldrb	r3, [r0, #0]
   11218:	0006      	movs	r6, r0
   1121a:	4d24      	ldr	r5, [pc, #144]	; (112ac <RADIO_Receive+0x98>)
   1121c:	2b00      	cmp	r3, #0
   1121e:	d11d      	bne.n	1125c <RADIO_Receive+0x48>
   11220:	782b      	ldrb	r3, [r5, #0]
   11222:	2004      	movs	r0, #4
   11224:	2b01      	cmp	r3, #1
   11226:	d118      	bne.n	1125a <RADIO_Receive+0x46>
   11228:	4c21      	ldr	r4, [pc, #132]	; (112b0 <RADIO_Receive+0x9c>)
   1122a:	4f22      	ldr	r7, [pc, #136]	; (112b4 <RADIO_Receive+0xa0>)
   1122c:	0023      	movs	r3, r4
   1122e:	332f      	adds	r3, #47	; 0x2f
   11230:	7818      	ldrb	r0, [r3, #0]
   11232:	47b8      	blx	r7
   11234:	0023      	movs	r3, r4
   11236:	3334      	adds	r3, #52	; 0x34
   11238:	781b      	ldrb	r3, [r3, #0]
   1123a:	2b00      	cmp	r3, #0
   1123c:	d102      	bne.n	11244 <RADIO_Receive+0x30>
   1123e:	342e      	adds	r4, #46	; 0x2e
   11240:	7820      	ldrb	r0, [r4, #0]
   11242:	47b8      	blx	r7
   11244:	8872      	ldrh	r2, [r6, #2]
   11246:	4b1c      	ldr	r3, [pc, #112]	; (112b8 <RADIO_Receive+0xa4>)
   11248:	2008      	movs	r0, #8
   1124a:	801a      	strh	r2, [r3, #0]
   1124c:	2304      	movs	r3, #4
   1124e:	702b      	strb	r3, [r5, #0]
   11250:	4b1a      	ldr	r3, [pc, #104]	; (112bc <RADIO_Receive+0xa8>)
   11252:	4798      	blx	r3
   11254:	4b1a      	ldr	r3, [pc, #104]	; (112c0 <RADIO_Receive+0xac>)
   11256:	4798      	blx	r3
   11258:	2000      	movs	r0, #0
   1125a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1125c:	782b      	ldrb	r3, [r5, #0]
   1125e:	2000      	movs	r0, #0
   11260:	2b01      	cmp	r3, #1
   11262:	d0fa      	beq.n	1125a <RADIO_Receive+0x46>
   11264:	782b      	ldrb	r3, [r5, #0]
   11266:	3003      	adds	r0, #3
   11268:	2b04      	cmp	r3, #4
   1126a:	d1f6      	bne.n	1125a <RADIO_Receive+0x46>
   1126c:	4c10      	ldr	r4, [pc, #64]	; (112b0 <RADIO_Receive+0x9c>)
   1126e:	4e11      	ldr	r6, [pc, #68]	; (112b4 <RADIO_Receive+0xa0>)
   11270:	0023      	movs	r3, r4
   11272:	332f      	adds	r3, #47	; 0x2f
   11274:	7818      	ldrb	r0, [r3, #0]
   11276:	47b0      	blx	r6
   11278:	0023      	movs	r3, r4
   1127a:	3334      	adds	r3, #52	; 0x34
   1127c:	781b      	ldrb	r3, [r3, #0]
   1127e:	2b00      	cmp	r3, #0
   11280:	d103      	bne.n	1128a <RADIO_Receive+0x76>
   11282:	0023      	movs	r3, r4
   11284:	332e      	adds	r3, #46	; 0x2e
   11286:	7818      	ldrb	r0, [r3, #0]
   11288:	47b0      	blx	r6
   1128a:	2200      	movs	r2, #0
   1128c:	3434      	adds	r4, #52	; 0x34
   1128e:	7821      	ldrb	r1, [r4, #0]
   11290:	0010      	movs	r0, r2
   11292:	4b0c      	ldr	r3, [pc, #48]	; (112c4 <RADIO_Receive+0xb0>)
   11294:	4798      	blx	r3
   11296:	4b0c      	ldr	r3, [pc, #48]	; (112c8 <RADIO_Receive+0xb4>)
   11298:	4798      	blx	r3
   1129a:	2301      	movs	r3, #1
   1129c:	2008      	movs	r0, #8
   1129e:	4c0b      	ldr	r4, [pc, #44]	; (112cc <RADIO_Receive+0xb8>)
   112a0:	702b      	strb	r3, [r5, #0]
   112a2:	47a0      	blx	r4
   112a4:	2002      	movs	r0, #2
   112a6:	47a0      	blx	r4
   112a8:	e7d6      	b.n	11258 <RADIO_Receive+0x44>
   112aa:	46c0      	nop			; (mov r8, r8)
   112ac:	20001da7 	.word	0x20001da7
   112b0:	20001878 	.word	0x20001878
   112b4:	00009789 	.word	0x00009789
   112b8:	200010b0 	.word	0x200010b0
   112bc:	00010761 	.word	0x00010761
   112c0:	00010ec1 	.word	0x00010ec1
   112c4:	00009ae1 	.word	0x00009ae1
   112c8:	00011005 	.word	0x00011005
   112cc:	0001078d 	.word	0x0001078d

000112d0 <RADIO_TxDoneHandler>:
   112d0:	b5f0      	push	{r4, r5, r6, r7, lr}
   112d2:	4b35      	ldr	r3, [pc, #212]	; (113a8 <RADIO_TxDoneHandler+0xd8>)
   112d4:	b087      	sub	sp, #28
   112d6:	881a      	ldrh	r2, [r3, #0]
   112d8:	06d2      	lsls	r2, r2, #27
   112da:	0fd2      	lsrs	r2, r2, #31
   112dc:	9200      	str	r2, [sp, #0]
   112de:	466a      	mov	r2, sp
   112e0:	7810      	ldrb	r0, [r2, #0]
   112e2:	881a      	ldrh	r2, [r3, #0]
   112e4:	2801      	cmp	r0, #1
   112e6:	d12b      	bne.n	11340 <RADIO_TxDoneHandler+0x70>
   112e8:	4c30      	ldr	r4, [pc, #192]	; (113ac <RADIO_TxDoneHandler+0xdc>)
   112ea:	2110      	movs	r1, #16
   112ec:	0027      	movs	r7, r4
   112ee:	2500      	movs	r5, #0
   112f0:	438a      	bics	r2, r1
   112f2:	801a      	strh	r2, [r3, #0]
   112f4:	3734      	adds	r7, #52	; 0x34
   112f6:	0002      	movs	r2, r0
   112f8:	7839      	ldrb	r1, [r7, #0]
   112fa:	4b2d      	ldr	r3, [pc, #180]	; (113b0 <RADIO_TxDoneHandler+0xe0>)
   112fc:	4798      	blx	r3
   112fe:	68e3      	ldr	r3, [r4, #12]
   11300:	ae03      	add	r6, sp, #12
   11302:	9304      	str	r3, [sp, #16]
   11304:	7035      	strb	r5, [r6, #0]
   11306:	002a      	movs	r2, r5
   11308:	4b29      	ldr	r3, [pc, #164]	; (113b0 <RADIO_TxDoneHandler+0xe0>)
   1130a:	7839      	ldrb	r1, [r7, #0]
   1130c:	0028      	movs	r0, r5
   1130e:	4798      	blx	r3
   11310:	466a      	mov	r2, sp
   11312:	4b28      	ldr	r3, [pc, #160]	; (113b4 <RADIO_TxDoneHandler+0xe4>)
   11314:	7812      	ldrb	r2, [r2, #0]
   11316:	701a      	strb	r2, [r3, #0]
   11318:	0023      	movs	r3, r4
   1131a:	3357      	adds	r3, #87	; 0x57
   1131c:	701d      	strb	r5, [r3, #0]
   1131e:	4b26      	ldr	r3, [pc, #152]	; (113b8 <RADIO_TxDoneHandler+0xe8>)
   11320:	781b      	ldrb	r3, [r3, #0]
   11322:	075b      	lsls	r3, r3, #29
   11324:	d505      	bpl.n	11332 <RADIO_TxDoneHandler+0x62>
   11326:	6923      	ldr	r3, [r4, #16]
   11328:	42ab      	cmp	r3, r5
   1132a:	d002      	beq.n	11332 <RADIO_TxDoneHandler+0x62>
   1132c:	0031      	movs	r1, r6
   1132e:	2004      	movs	r0, #4
   11330:	4798      	blx	r3
   11332:	4b22      	ldr	r3, [pc, #136]	; (113bc <RADIO_TxDoneHandler+0xec>)
   11334:	4798      	blx	r3
   11336:	4b22      	ldr	r3, [pc, #136]	; (113c0 <RADIO_TxDoneHandler+0xf0>)
   11338:	4798      	blx	r3
   1133a:	2000      	movs	r0, #0
   1133c:	b007      	add	sp, #28
   1133e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   11340:	07d2      	lsls	r2, r2, #31
   11342:	d402      	bmi.n	1134a <RADIO_TxDoneHandler+0x7a>
   11344:	881a      	ldrh	r2, [r3, #0]
   11346:	0752      	lsls	r2, r2, #29
   11348:	d527      	bpl.n	1139a <RADIO_TxDoneHandler+0xca>
   1134a:	2601      	movs	r6, #1
   1134c:	2104      	movs	r1, #4
   1134e:	881a      	ldrh	r2, [r3, #0]
   11350:	4f16      	ldr	r7, [pc, #88]	; (113ac <RADIO_TxDoneHandler+0xdc>)
   11352:	43b2      	bics	r2, r6
   11354:	801a      	strh	r2, [r3, #0]
   11356:	881a      	ldrh	r2, [r3, #0]
   11358:	2400      	movs	r4, #0
   1135a:	438a      	bics	r2, r1
   1135c:	801a      	strh	r2, [r3, #0]
   1135e:	4b19      	ldr	r3, [pc, #100]	; (113c4 <RADIO_TxDoneHandler+0xf4>)
   11360:	ad03      	add	r5, sp, #12
   11362:	681b      	ldr	r3, [r3, #0]
   11364:	702c      	strb	r4, [r5, #0]
   11366:	9304      	str	r3, [sp, #16]
   11368:	003b      	movs	r3, r7
   1136a:	3334      	adds	r3, #52	; 0x34
   1136c:	7819      	ldrb	r1, [r3, #0]
   1136e:	0022      	movs	r2, r4
   11370:	0020      	movs	r0, r4
   11372:	4b0f      	ldr	r3, [pc, #60]	; (113b0 <RADIO_TxDoneHandler+0xe0>)
   11374:	4798      	blx	r3
   11376:	4b14      	ldr	r3, [pc, #80]	; (113c8 <RADIO_TxDoneHandler+0xf8>)
   11378:	4798      	blx	r3
   1137a:	4b0e      	ldr	r3, [pc, #56]	; (113b4 <RADIO_TxDoneHandler+0xe4>)
   1137c:	701e      	strb	r6, [r3, #0]
   1137e:	003b      	movs	r3, r7
   11380:	3357      	adds	r3, #87	; 0x57
   11382:	701c      	strb	r4, [r3, #0]
   11384:	4b0c      	ldr	r3, [pc, #48]	; (113b8 <RADIO_TxDoneHandler+0xe8>)
   11386:	781b      	ldrb	r3, [r3, #0]
   11388:	079b      	lsls	r3, r3, #30
   1138a:	d5d6      	bpl.n	1133a <RADIO_TxDoneHandler+0x6a>
   1138c:	693b      	ldr	r3, [r7, #16]
   1138e:	42a3      	cmp	r3, r4
   11390:	d0d3      	beq.n	1133a <RADIO_TxDoneHandler+0x6a>
   11392:	0029      	movs	r1, r5
   11394:	2002      	movs	r0, #2
   11396:	4798      	blx	r3
   11398:	e7cf      	b.n	1133a <RADIO_TxDoneHandler+0x6a>
   1139a:	881b      	ldrh	r3, [r3, #0]
   1139c:	059b      	lsls	r3, r3, #22
   1139e:	d5cc      	bpl.n	1133a <RADIO_TxDoneHandler+0x6a>
   113a0:	4b0a      	ldr	r3, [pc, #40]	; (113cc <RADIO_TxDoneHandler+0xfc>)
   113a2:	4798      	blx	r3
   113a4:	e7c9      	b.n	1133a <RADIO_TxDoneHandler+0x6a>
   113a6:	46c0      	nop			; (mov r8, r8)
   113a8:	20001da4 	.word	0x20001da4
   113ac:	20001878 	.word	0x20001878
   113b0:	00009ae1 	.word	0x00009ae1
   113b4:	20001da7 	.word	0x20001da7
   113b8:	20001da6 	.word	0x20001da6
   113bc:	00003595 	.word	0x00003595
   113c0:	00011021 	.word	0x00011021
   113c4:	200010b8 	.word	0x200010b8
   113c8:	00011005 	.word	0x00011005
   113cc:	00011769 	.word	0x00011769

000113d0 <RADIO_RxDoneHandler>:
   113d0:	b5f0      	push	{r4, r5, r6, r7, lr}
   113d2:	4b8b      	ldr	r3, [pc, #556]	; (11600 <RADIO_RxDoneHandler+0x230>)
   113d4:	b085      	sub	sp, #20
   113d6:	881c      	ldrh	r4, [r3, #0]
   113d8:	881a      	ldrh	r2, [r3, #0]
   113da:	06a4      	lsls	r4, r4, #26
   113dc:	0fe4      	lsrs	r4, r4, #31
   113de:	b2e0      	uxtb	r0, r4
   113e0:	2801      	cmp	r0, #1
   113e2:	d126      	bne.n	11432 <RADIO_RxDoneHandler+0x62>
   113e4:	4d87      	ldr	r5, [pc, #540]	; (11604 <RADIO_RxDoneHandler+0x234>)
   113e6:	2120      	movs	r1, #32
   113e8:	002e      	movs	r6, r5
   113ea:	438a      	bics	r2, r1
   113ec:	801a      	strh	r2, [r3, #0]
   113ee:	3634      	adds	r6, #52	; 0x34
   113f0:	0002      	movs	r2, r0
   113f2:	7831      	ldrb	r1, [r6, #0]
   113f4:	4f84      	ldr	r7, [pc, #528]	; (11608 <RADIO_RxDoneHandler+0x238>)
   113f6:	47b8      	blx	r7
   113f8:	2200      	movs	r2, #0
   113fa:	7831      	ldrb	r1, [r6, #0]
   113fc:	0010      	movs	r0, r2
   113fe:	47b8      	blx	r7
   11400:	4b82      	ldr	r3, [pc, #520]	; (1160c <RADIO_RxDoneHandler+0x23c>)
   11402:	4798      	blx	r3
   11404:	4b82      	ldr	r3, [pc, #520]	; (11610 <RADIO_RxDoneHandler+0x240>)
   11406:	002a      	movs	r2, r5
   11408:	701c      	strb	r4, [r3, #0]
   1140a:	2300      	movs	r3, #0
   1140c:	322c      	adds	r2, #44	; 0x2c
   1140e:	7013      	strb	r3, [r2, #0]
   11410:	002a      	movs	r2, r5
   11412:	a901      	add	r1, sp, #4
   11414:	3257      	adds	r2, #87	; 0x57
   11416:	7013      	strb	r3, [r2, #0]
   11418:	700b      	strb	r3, [r1, #0]
   1141a:	4b7e      	ldr	r3, [pc, #504]	; (11614 <RADIO_RxDoneHandler+0x244>)
   1141c:	781b      	ldrb	r3, [r3, #0]
   1141e:	071b      	lsls	r3, r3, #28
   11420:	d504      	bpl.n	1142c <RADIO_RxDoneHandler+0x5c>
   11422:	692b      	ldr	r3, [r5, #16]
   11424:	2008      	movs	r0, #8
   11426:	2b00      	cmp	r3, #0
   11428:	d000      	beq.n	1142c <RADIO_RxDoneHandler+0x5c>
   1142a:	e07e      	b.n	1152a <RADIO_RxDoneHandler+0x15a>
   1142c:	2000      	movs	r0, #0
   1142e:	b005      	add	sp, #20
   11430:	bdf0      	pop	{r4, r5, r6, r7, pc}
   11432:	0652      	lsls	r2, r2, #25
   11434:	d402      	bmi.n	1143c <RADIO_RxDoneHandler+0x6c>
   11436:	881a      	ldrh	r2, [r3, #0]
   11438:	0612      	lsls	r2, r2, #24
   1143a:	d523      	bpl.n	11484 <RADIO_RxDoneHandler+0xb4>
   1143c:	2140      	movs	r1, #64	; 0x40
   1143e:	881a      	ldrh	r2, [r3, #0]
   11440:	4c70      	ldr	r4, [pc, #448]	; (11604 <RADIO_RxDoneHandler+0x234>)
   11442:	438a      	bics	r2, r1
   11444:	801a      	strh	r2, [r3, #0]
   11446:	881a      	ldrh	r2, [r3, #0]
   11448:	1849      	adds	r1, r1, r1
   1144a:	438a      	bics	r2, r1
   1144c:	801a      	strh	r2, [r3, #0]
   1144e:	0023      	movs	r3, r4
   11450:	2200      	movs	r2, #0
   11452:	3334      	adds	r3, #52	; 0x34
   11454:	7819      	ldrb	r1, [r3, #0]
   11456:	0010      	movs	r0, r2
   11458:	4b6b      	ldr	r3, [pc, #428]	; (11608 <RADIO_RxDoneHandler+0x238>)
   1145a:	4798      	blx	r3
   1145c:	4b6b      	ldr	r3, [pc, #428]	; (1160c <RADIO_RxDoneHandler+0x23c>)
   1145e:	4798      	blx	r3
   11460:	2201      	movs	r2, #1
   11462:	4b6b      	ldr	r3, [pc, #428]	; (11610 <RADIO_RxDoneHandler+0x240>)
   11464:	a901      	add	r1, sp, #4
   11466:	701a      	strb	r2, [r3, #0]
   11468:	0022      	movs	r2, r4
   1146a:	2300      	movs	r3, #0
   1146c:	322c      	adds	r2, #44	; 0x2c
   1146e:	7013      	strb	r3, [r2, #0]
   11470:	0022      	movs	r2, r4
   11472:	3257      	adds	r2, #87	; 0x57
   11474:	7013      	strb	r3, [r2, #0]
   11476:	700b      	strb	r3, [r1, #0]
   11478:	4b66      	ldr	r3, [pc, #408]	; (11614 <RADIO_RxDoneHandler+0x244>)
   1147a:	781b      	ldrb	r3, [r3, #0]
   1147c:	071b      	lsls	r3, r3, #28
   1147e:	d5d5      	bpl.n	1142c <RADIO_RxDoneHandler+0x5c>
   11480:	6923      	ldr	r3, [r4, #16]
   11482:	e7cf      	b.n	11424 <RADIO_RxDoneHandler+0x54>
   11484:	881a      	ldrh	r2, [r3, #0]
   11486:	0792      	lsls	r2, r2, #30
   11488:	d55a      	bpl.n	11540 <RADIO_RxDoneHandler+0x170>
   1148a:	2102      	movs	r1, #2
   1148c:	881a      	ldrh	r2, [r3, #0]
   1148e:	4d62      	ldr	r5, [pc, #392]	; (11618 <RADIO_RxDoneHandler+0x248>)
   11490:	438a      	bics	r2, r1
   11492:	801a      	strh	r2, [r3, #0]
   11494:	2013      	movs	r0, #19
   11496:	47a8      	blx	r5
   11498:	4c5a      	ldr	r4, [pc, #360]	; (11604 <RADIO_RxDoneHandler+0x234>)
   1149a:	2100      	movs	r1, #0
   1149c:	0026      	movs	r6, r4
   1149e:	362c      	adds	r6, #44	; 0x2c
   114a0:	7030      	strb	r0, [r6, #0]
   114a2:	4b5e      	ldr	r3, [pc, #376]	; (1161c <RADIO_RxDoneHandler+0x24c>)
   114a4:	200d      	movs	r0, #13
   114a6:	4798      	blx	r3
   114a8:	7832      	ldrb	r2, [r6, #0]
   114aa:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   114ac:	b2d2      	uxtb	r2, r2
   114ae:	4b5c      	ldr	r3, [pc, #368]	; (11620 <RADIO_RxDoneHandler+0x250>)
   114b0:	2000      	movs	r0, #0
   114b2:	4798      	blx	r3
   114b4:	2019      	movs	r0, #25
   114b6:	47a8      	blx	r5
   114b8:	0023      	movs	r3, r4
   114ba:	3332      	adds	r3, #50	; 0x32
   114bc:	4a59      	ldr	r2, [pc, #356]	; (11624 <RADIO_RxDoneHandler+0x254>)
   114be:	7018      	strb	r0, [r3, #0]
   114c0:	6823      	ldr	r3, [r4, #0]
   114c2:	1899      	adds	r1, r3, r2
   114c4:	4a58      	ldr	r2, [pc, #352]	; (11628 <RADIO_RxDoneHandler+0x258>)
   114c6:	4291      	cmp	r1, r2
   114c8:	d831      	bhi.n	1152e <RADIO_RxDoneHandler+0x15e>
   114ca:	201a      	movs	r0, #26
   114cc:	47a8      	blx	r5
   114ce:	3063      	adds	r0, #99	; 0x63
   114d0:	0023      	movs	r3, r4
   114d2:	3356      	adds	r3, #86	; 0x56
   114d4:	7018      	strb	r0, [r3, #0]
   114d6:	0022      	movs	r2, r4
   114d8:	2100      	movs	r1, #0
   114da:	2003      	movs	r0, #3
   114dc:	3232      	adds	r2, #50	; 0x32
   114de:	5651      	ldrsb	r1, [r2, r1]
   114e0:	17cb      	asrs	r3, r1, #31
   114e2:	4003      	ands	r3, r0
   114e4:	185b      	adds	r3, r3, r1
   114e6:	109b      	asrs	r3, r3, #2
   114e8:	7013      	strb	r3, [r2, #0]
   114ea:	0023      	movs	r3, r4
   114ec:	2200      	movs	r2, #0
   114ee:	3334      	adds	r3, #52	; 0x34
   114f0:	7819      	ldrb	r1, [r3, #0]
   114f2:	0010      	movs	r0, r2
   114f4:	4b44      	ldr	r3, [pc, #272]	; (11608 <RADIO_RxDoneHandler+0x238>)
   114f6:	4798      	blx	r3
   114f8:	4b44      	ldr	r3, [pc, #272]	; (1160c <RADIO_RxDoneHandler+0x23c>)
   114fa:	4798      	blx	r3
   114fc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   114fe:	a901      	add	r1, sp, #4
   11500:	604b      	str	r3, [r1, #4]
   11502:	0023      	movs	r3, r4
   11504:	332c      	adds	r3, #44	; 0x2c
   11506:	781b      	ldrb	r3, [r3, #0]
   11508:	2201      	movs	r2, #1
   1150a:	720b      	strb	r3, [r1, #8]
   1150c:	2300      	movs	r3, #0
   1150e:	700b      	strb	r3, [r1, #0]
   11510:	4b3f      	ldr	r3, [pc, #252]	; (11610 <RADIO_RxDoneHandler+0x240>)
   11512:	701a      	strb	r2, [r3, #0]
   11514:	4b3f      	ldr	r3, [pc, #252]	; (11614 <RADIO_RxDoneHandler+0x244>)
   11516:	7818      	ldrb	r0, [r3, #0]
   11518:	07c0      	lsls	r0, r0, #31
   1151a:	0fc0      	lsrs	r0, r0, #31
   1151c:	4290      	cmp	r0, r2
   1151e:	d000      	beq.n	11522 <RADIO_RxDoneHandler+0x152>
   11520:	e784      	b.n	1142c <RADIO_RxDoneHandler+0x5c>
   11522:	6923      	ldr	r3, [r4, #16]
   11524:	2b00      	cmp	r3, #0
   11526:	d100      	bne.n	1152a <RADIO_RxDoneHandler+0x15a>
   11528:	e780      	b.n	1142c <RADIO_RxDoneHandler+0x5c>
   1152a:	4798      	blx	r3
   1152c:	e77e      	b.n	1142c <RADIO_RxDoneHandler+0x5c>
   1152e:	4a3f      	ldr	r2, [pc, #252]	; (1162c <RADIO_RxDoneHandler+0x25c>)
   11530:	189b      	adds	r3, r3, r2
   11532:	4a3f      	ldr	r2, [pc, #252]	; (11630 <RADIO_RxDoneHandler+0x260>)
   11534:	4293      	cmp	r3, r2
   11536:	d8ce      	bhi.n	114d6 <RADIO_RxDoneHandler+0x106>
   11538:	201a      	movs	r0, #26
   1153a:	47a8      	blx	r5
   1153c:	305c      	adds	r0, #92	; 0x5c
   1153e:	e7c7      	b.n	114d0 <RADIO_RxDoneHandler+0x100>
   11540:	881a      	ldrh	r2, [r3, #0]
   11542:	0712      	lsls	r2, r2, #28
   11544:	0fd5      	lsrs	r5, r2, #31
   11546:	2a00      	cmp	r2, #0
   11548:	da27      	bge.n	1159a <RADIO_RxDoneHandler+0x1ca>
   1154a:	2108      	movs	r1, #8
   1154c:	881a      	ldrh	r2, [r3, #0]
   1154e:	4c2d      	ldr	r4, [pc, #180]	; (11604 <RADIO_RxDoneHandler+0x234>)
   11550:	438a      	bics	r2, r1
   11552:	801a      	strh	r2, [r3, #0]
   11554:	0023      	movs	r3, r4
   11556:	2280      	movs	r2, #128	; 0x80
   11558:	3332      	adds	r3, #50	; 0x32
   1155a:	701a      	strb	r2, [r3, #0]
   1155c:	0023      	movs	r3, r4
   1155e:	2200      	movs	r2, #0
   11560:	3334      	adds	r3, #52	; 0x34
   11562:	7819      	ldrb	r1, [r3, #0]
   11564:	0010      	movs	r0, r2
   11566:	4b28      	ldr	r3, [pc, #160]	; (11608 <RADIO_RxDoneHandler+0x238>)
   11568:	4798      	blx	r3
   1156a:	4b28      	ldr	r3, [pc, #160]	; (1160c <RADIO_RxDoneHandler+0x23c>)
   1156c:	4798      	blx	r3
   1156e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   11570:	a901      	add	r1, sp, #4
   11572:	604b      	str	r3, [r1, #4]
   11574:	0023      	movs	r3, r4
   11576:	332c      	adds	r3, #44	; 0x2c
   11578:	781b      	ldrb	r3, [r3, #0]
   1157a:	0022      	movs	r2, r4
   1157c:	720b      	strb	r3, [r1, #8]
   1157e:	2300      	movs	r3, #0
   11580:	3257      	adds	r2, #87	; 0x57
   11582:	7013      	strb	r3, [r2, #0]
   11584:	700b      	strb	r3, [r1, #0]
   11586:	4b22      	ldr	r3, [pc, #136]	; (11610 <RADIO_RxDoneHandler+0x240>)
   11588:	701d      	strb	r5, [r3, #0]
   1158a:	4b22      	ldr	r3, [pc, #136]	; (11614 <RADIO_RxDoneHandler+0x244>)
   1158c:	7818      	ldrb	r0, [r3, #0]
   1158e:	07c0      	lsls	r0, r0, #31
   11590:	0fc0      	lsrs	r0, r0, #31
   11592:	2801      	cmp	r0, #1
   11594:	d000      	beq.n	11598 <RADIO_RxDoneHandler+0x1c8>
   11596:	e749      	b.n	1142c <RADIO_RxDoneHandler+0x5c>
   11598:	e7c3      	b.n	11522 <RADIO_RxDoneHandler+0x152>
   1159a:	881a      	ldrh	r2, [r3, #0]
   1159c:	05d2      	lsls	r2, r2, #23
   1159e:	0fd5      	lsrs	r5, r2, #31
   115a0:	2a00      	cmp	r2, #0
   115a2:	db00      	blt.n	115a6 <RADIO_RxDoneHandler+0x1d6>
   115a4:	e742      	b.n	1142c <RADIO_RxDoneHandler+0x5c>
   115a6:	4c17      	ldr	r4, [pc, #92]	; (11604 <RADIO_RxDoneHandler+0x234>)
   115a8:	881a      	ldrh	r2, [r3, #0]
   115aa:	0026      	movs	r6, r4
   115ac:	4921      	ldr	r1, [pc, #132]	; (11634 <RADIO_RxDoneHandler+0x264>)
   115ae:	362c      	adds	r6, #44	; 0x2c
   115b0:	400a      	ands	r2, r1
   115b2:	801a      	strh	r2, [r3, #0]
   115b4:	7832      	ldrb	r2, [r6, #0]
   115b6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   115b8:	b2d2      	uxtb	r2, r2
   115ba:	2000      	movs	r0, #0
   115bc:	4b18      	ldr	r3, [pc, #96]	; (11620 <RADIO_RxDoneHandler+0x250>)
   115be:	4798      	blx	r3
   115c0:	0023      	movs	r3, r4
   115c2:	2200      	movs	r2, #0
   115c4:	3334      	adds	r3, #52	; 0x34
   115c6:	7819      	ldrb	r1, [r3, #0]
   115c8:	0010      	movs	r0, r2
   115ca:	4b0f      	ldr	r3, [pc, #60]	; (11608 <RADIO_RxDoneHandler+0x238>)
   115cc:	4798      	blx	r3
   115ce:	4b0f      	ldr	r3, [pc, #60]	; (1160c <RADIO_RxDoneHandler+0x23c>)
   115d0:	4798      	blx	r3
   115d2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   115d4:	a901      	add	r1, sp, #4
   115d6:	604b      	str	r3, [r1, #4]
   115d8:	7833      	ldrb	r3, [r6, #0]
   115da:	0022      	movs	r2, r4
   115dc:	720b      	strb	r3, [r1, #8]
   115de:	2300      	movs	r3, #0
   115e0:	3257      	adds	r2, #87	; 0x57
   115e2:	7013      	strb	r3, [r2, #0]
   115e4:	700b      	strb	r3, [r1, #0]
   115e6:	4b0a      	ldr	r3, [pc, #40]	; (11610 <RADIO_RxDoneHandler+0x240>)
   115e8:	701d      	strb	r5, [r3, #0]
   115ea:	4b0a      	ldr	r3, [pc, #40]	; (11614 <RADIO_RxDoneHandler+0x244>)
   115ec:	781b      	ldrb	r3, [r3, #0]
   115ee:	06db      	lsls	r3, r3, #27
   115f0:	d400      	bmi.n	115f4 <RADIO_RxDoneHandler+0x224>
   115f2:	e71b      	b.n	1142c <RADIO_RxDoneHandler+0x5c>
   115f4:	6923      	ldr	r3, [r4, #16]
   115f6:	2b00      	cmp	r3, #0
   115f8:	d100      	bne.n	115fc <RADIO_RxDoneHandler+0x22c>
   115fa:	e717      	b.n	1142c <RADIO_RxDoneHandler+0x5c>
   115fc:	2010      	movs	r0, #16
   115fe:	e794      	b.n	1152a <RADIO_RxDoneHandler+0x15a>
   11600:	20001da4 	.word	0x20001da4
   11604:	20001878 	.word	0x20001878
   11608:	00009ae1 	.word	0x00009ae1
   1160c:	00011005 	.word	0x00011005
   11610:	20001da7 	.word	0x20001da7
   11614:	20001da6 	.word	0x20001da6
   11618:	000035fd 	.word	0x000035fd
   1161c:	000035d5 	.word	0x000035d5
   11620:	00003669 	.word	0x00003669
   11624:	cc9eec80 	.word	0xcc9eec80
   11628:	096ae380 	.word	0x096ae380
   1162c:	e78fe580 	.word	0xe78fe580
   11630:	06dac2c0 	.word	0x06dac2c0
   11634:	fffffeff 	.word	0xfffffeff

00011638 <Radio_LBTScanTimeout>:
   11638:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   1163a:	4c1c      	ldr	r4, [pc, #112]	; (116ac <Radio_LBTScanTimeout+0x74>)
   1163c:	0025      	movs	r5, r4
   1163e:	0023      	movs	r3, r4
   11640:	354f      	adds	r5, #79	; 0x4f
   11642:	7829      	ldrb	r1, [r5, #0]
   11644:	3340      	adds	r3, #64	; 0x40
   11646:	3101      	adds	r1, #1
   11648:	b2c9      	uxtb	r1, r1
   1164a:	7029      	strb	r1, [r5, #0]
   1164c:	781b      	ldrb	r3, [r3, #0]
   1164e:	428b      	cmp	r3, r1
   11650:	d315      	bcc.n	1167e <Radio_LBTScanTimeout+0x46>
   11652:	260e      	movs	r6, #14
   11654:	446e      	add	r6, sp
   11656:	4b16      	ldr	r3, [pc, #88]	; (116b0 <Radio_LBTScanTimeout+0x78>)
   11658:	0030      	movs	r0, r6
   1165a:	4798      	blx	r3
   1165c:	2300      	movs	r3, #0
   1165e:	5ef2      	ldrsh	r2, [r6, r3]
   11660:	782b      	ldrb	r3, [r5, #0]
   11662:	4353      	muls	r3, r2
   11664:	6c62      	ldr	r2, [r4, #68]	; 0x44
   11666:	189b      	adds	r3, r3, r2
   11668:	6463      	str	r3, [r4, #68]	; 0x44
   1166a:	0023      	movs	r3, r4
   1166c:	2200      	movs	r2, #0
   1166e:	3350      	adds	r3, #80	; 0x50
   11670:	7818      	ldrb	r0, [r3, #0]
   11672:	9200      	str	r2, [sp, #0]
   11674:	6ca1      	ldr	r1, [r4, #72]	; 0x48
   11676:	4b0f      	ldr	r3, [pc, #60]	; (116b4 <Radio_LBTScanTimeout+0x7c>)
   11678:	4c0f      	ldr	r4, [pc, #60]	; (116b8 <Radio_LBTScanTimeout+0x80>)
   1167a:	47a0      	blx	r4
   1167c:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}
   1167e:	2380      	movs	r3, #128	; 0x80
   11680:	4a0e      	ldr	r2, [pc, #56]	; (116bc <Radio_LBTScanTimeout+0x84>)
   11682:	009b      	lsls	r3, r3, #2
   11684:	8810      	ldrh	r0, [r2, #0]
   11686:	4303      	orrs	r3, r0
   11688:	8013      	strh	r3, [r2, #0]
   1168a:	6c63      	ldr	r3, [r4, #68]	; 0x44
   1168c:	0058      	lsls	r0, r3, #1
   1168e:	1e4b      	subs	r3, r1, #1
   11690:	4359      	muls	r1, r3
   11692:	4b0b      	ldr	r3, [pc, #44]	; (116c0 <Radio_LBTScanTimeout+0x88>)
   11694:	b289      	uxth	r1, r1
   11696:	4798      	blx	r3
   11698:	0023      	movs	r3, r4
   1169a:	334c      	adds	r3, #76	; 0x4c
   1169c:	8018      	strh	r0, [r3, #0]
   1169e:	2300      	movs	r3, #0
   116a0:	2001      	movs	r0, #1
   116a2:	702b      	strb	r3, [r5, #0]
   116a4:	6463      	str	r3, [r4, #68]	; 0x44
   116a6:	4b07      	ldr	r3, [pc, #28]	; (116c4 <Radio_LBTScanTimeout+0x8c>)
   116a8:	4798      	blx	r3
   116aa:	e7e7      	b.n	1167c <Radio_LBTScanTimeout+0x44>
   116ac:	20001878 	.word	0x20001878
   116b0:	00009ca5 	.word	0x00009ca5
   116b4:	00011639 	.word	0x00011639
   116b8:	00009485 	.word	0x00009485
   116bc:	20001da4 	.word	0x20001da4
   116c0:	0001196d 	.word	0x0001196d
   116c4:	00010761 	.word	0x00010761

000116c8 <RADIO_ScanHandler>:
   116c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   116ca:	4b1e      	ldr	r3, [pc, #120]	; (11744 <RADIO_ScanHandler+0x7c>)
   116cc:	4798      	blx	r3
   116ce:	2000      	movs	r0, #0
   116d0:	4b1d      	ldr	r3, [pc, #116]	; (11748 <RADIO_ScanHandler+0x80>)
   116d2:	4798      	blx	r3
   116d4:	4b1d      	ldr	r3, [pc, #116]	; (1174c <RADIO_ScanHandler+0x84>)
   116d6:	2004      	movs	r0, #4
   116d8:	4798      	blx	r3
   116da:	4d1d      	ldr	r5, [pc, #116]	; (11750 <RADIO_ScanHandler+0x88>)
   116dc:	2600      	movs	r6, #0
   116de:	002b      	movs	r3, r5
   116e0:	334c      	adds	r3, #76	; 0x4c
   116e2:	801e      	strh	r6, [r3, #0]
   116e4:	002b      	movs	r3, r5
   116e6:	3334      	adds	r3, #52	; 0x34
   116e8:	781c      	ldrb	r4, [r3, #0]
   116ea:	2c01      	cmp	r4, #1
   116ec:	d11e      	bne.n	1172c <RADIO_ScanHandler+0x64>
   116ee:	0022      	movs	r2, r4
   116f0:	0021      	movs	r1, r4
   116f2:	0030      	movs	r0, r6
   116f4:	4f17      	ldr	r7, [pc, #92]	; (11754 <RADIO_ScanHandler+0x8c>)
   116f6:	47b8      	blx	r7
   116f8:	4b17      	ldr	r3, [pc, #92]	; (11758 <RADIO_ScanHandler+0x90>)
   116fa:	2011      	movs	r0, #17
   116fc:	4798      	blx	r3
   116fe:	002b      	movs	r3, r5
   11700:	334e      	adds	r3, #78	; 0x4e
   11702:	7018      	strb	r0, [r3, #0]
   11704:	21ff      	movs	r1, #255	; 0xff
   11706:	2011      	movs	r0, #17
   11708:	4b14      	ldr	r3, [pc, #80]	; (1175c <RADIO_ScanHandler+0x94>)
   1170a:	4798      	blx	r3
   1170c:	0032      	movs	r2, r6
   1170e:	0021      	movs	r1, r4
   11710:	2005      	movs	r0, #5
   11712:	47b8      	blx	r7
   11714:	2400      	movs	r4, #0
   11716:	21fa      	movs	r1, #250	; 0xfa
   11718:	3550      	adds	r5, #80	; 0x50
   1171a:	7828      	ldrb	r0, [r5, #0]
   1171c:	4b10      	ldr	r3, [pc, #64]	; (11760 <RADIO_ScanHandler+0x98>)
   1171e:	4d11      	ldr	r5, [pc, #68]	; (11764 <RADIO_ScanHandler+0x9c>)
   11720:	9400      	str	r4, [sp, #0]
   11722:	0022      	movs	r2, r4
   11724:	0089      	lsls	r1, r1, #2
   11726:	47a8      	blx	r5
   11728:	0020      	movs	r0, r4
   1172a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
   1172c:	2c00      	cmp	r4, #0
   1172e:	d1f1      	bne.n	11714 <RADIO_ScanHandler+0x4c>
   11730:	0021      	movs	r1, r4
   11732:	0020      	movs	r0, r4
   11734:	2201      	movs	r2, #1
   11736:	4e07      	ldr	r6, [pc, #28]	; (11754 <RADIO_ScanHandler+0x8c>)
   11738:	47b0      	blx	r6
   1173a:	0022      	movs	r2, r4
   1173c:	0021      	movs	r1, r4
   1173e:	2005      	movs	r0, #5
   11740:	47b0      	blx	r6
   11742:	e7e7      	b.n	11714 <RADIO_ScanHandler+0x4c>
   11744:	00010ec1 	.word	0x00010ec1
   11748:	00010a1d 	.word	0x00010a1d
   1174c:	000101a1 	.word	0x000101a1
   11750:	20001878 	.word	0x20001878
   11754:	00009ae1 	.word	0x00009ae1
   11758:	000035fd 	.word	0x000035fd
   1175c:	000035d5 	.word	0x000035d5
   11760:	00011639 	.word	0x00011639
   11764:	00009485 	.word	0x00009485

00011768 <radioScanDoneHandler>:
   11768:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   1176a:	4a22      	ldr	r2, [pc, #136]	; (117f4 <radioScanDoneHandler+0x8c>)
   1176c:	4922      	ldr	r1, [pc, #136]	; (117f8 <radioScanDoneHandler+0x90>)
   1176e:	8813      	ldrh	r3, [r2, #0]
   11770:	4d22      	ldr	r5, [pc, #136]	; (117fc <radioScanDoneHandler+0x94>)
   11772:	400b      	ands	r3, r1
   11774:	8013      	strh	r3, [r2, #0]
   11776:	002b      	movs	r3, r5
   11778:	3334      	adds	r3, #52	; 0x34
   1177a:	781c      	ldrb	r4, [r3, #0]
   1177c:	2c01      	cmp	r4, #1
   1177e:	d122      	bne.n	117c6 <radioScanDoneHandler+0x5e>
   11780:	21ff      	movs	r1, #255	; 0xff
   11782:	2012      	movs	r0, #18
   11784:	4e1e      	ldr	r6, [pc, #120]	; (11800 <radioScanDoneHandler+0x98>)
   11786:	47b0      	blx	r6
   11788:	002b      	movs	r3, r5
   1178a:	334e      	adds	r3, #78	; 0x4e
   1178c:	7819      	ldrb	r1, [r3, #0]
   1178e:	2011      	movs	r0, #17
   11790:	47b0      	blx	r6
   11792:	2200      	movs	r2, #0
   11794:	0021      	movs	r1, r4
   11796:	0010      	movs	r0, r2
   11798:	4b1a      	ldr	r3, [pc, #104]	; (11804 <radioScanDoneHandler+0x9c>)
   1179a:	4798      	blx	r3
   1179c:	2000      	movs	r0, #0
   1179e:	4b1a      	ldr	r3, [pc, #104]	; (11808 <radioScanDoneHandler+0xa0>)
   117a0:	4798      	blx	r3
   117a2:	4b1a      	ldr	r3, [pc, #104]	; (1180c <radioScanDoneHandler+0xa4>)
   117a4:	4798      	blx	r3
   117a6:	002b      	movs	r3, r5
   117a8:	334c      	adds	r3, #76	; 0x4c
   117aa:	2100      	movs	r1, #0
   117ac:	5e59      	ldrsh	r1, [r3, r1]
   117ae:	233e      	movs	r3, #62	; 0x3e
   117b0:	5eea      	ldrsh	r2, [r5, r3]
   117b2:	4b17      	ldr	r3, [pc, #92]	; (11810 <radioScanDoneHandler+0xa8>)
   117b4:	4291      	cmp	r1, r2
   117b6:	da0c      	bge.n	117d2 <radioScanDoneHandler+0x6a>
   117b8:	2002      	movs	r0, #2
   117ba:	4798      	blx	r3
   117bc:	4b15      	ldr	r3, [pc, #84]	; (11814 <radioScanDoneHandler+0xac>)
   117be:	4798      	blx	r3
   117c0:	2000      	movs	r0, #0
   117c2:	b004      	add	sp, #16
   117c4:	bd70      	pop	{r4, r5, r6, pc}
   117c6:	2c00      	cmp	r4, #0
   117c8:	d1e8      	bne.n	1179c <radioScanDoneHandler+0x34>
   117ca:	0022      	movs	r2, r4
   117cc:	0021      	movs	r1, r4
   117ce:	0020      	movs	r0, r4
   117d0:	e7e2      	b.n	11798 <radioScanDoneHandler+0x30>
   117d2:	2207      	movs	r2, #7
   117d4:	ac01      	add	r4, sp, #4
   117d6:	2001      	movs	r0, #1
   117d8:	7022      	strb	r2, [r4, #0]
   117da:	4798      	blx	r3
   117dc:	4b0e      	ldr	r3, [pc, #56]	; (11818 <radioScanDoneHandler+0xb0>)
   117de:	781b      	ldrb	r3, [r3, #0]
   117e0:	079b      	lsls	r3, r3, #30
   117e2:	d5ed      	bpl.n	117c0 <radioScanDoneHandler+0x58>
   117e4:	692b      	ldr	r3, [r5, #16]
   117e6:	2b00      	cmp	r3, #0
   117e8:	d0ea      	beq.n	117c0 <radioScanDoneHandler+0x58>
   117ea:	0021      	movs	r1, r4
   117ec:	2002      	movs	r0, #2
   117ee:	4798      	blx	r3
   117f0:	e7e6      	b.n	117c0 <radioScanDoneHandler+0x58>
   117f2:	46c0      	nop			; (mov r8, r8)
   117f4:	20001da4 	.word	0x20001da4
   117f8:	fffffdff 	.word	0xfffffdff
   117fc:	20001878 	.word	0x20001878
   11800:	000035d5 	.word	0x000035d5
   11804:	00009ae1 	.word	0x00009ae1
   11808:	00010b45 	.word	0x00010b45
   1180c:	00011005 	.word	0x00011005
   11810:	0001080d 	.word	0x0001080d
   11814:	00010ef5 	.word	0x00010ef5
   11818:	20001da6 	.word	0x20001da6

0001181c <__gnu_thumb1_case_sqi>:
   1181c:	b402      	push	{r1}
   1181e:	4671      	mov	r1, lr
   11820:	0849      	lsrs	r1, r1, #1
   11822:	0049      	lsls	r1, r1, #1
   11824:	5609      	ldrsb	r1, [r1, r0]
   11826:	0049      	lsls	r1, r1, #1
   11828:	448e      	add	lr, r1
   1182a:	bc02      	pop	{r1}
   1182c:	4770      	bx	lr
   1182e:	46c0      	nop			; (mov r8, r8)

00011830 <__gnu_thumb1_case_uqi>:
   11830:	b402      	push	{r1}
   11832:	4671      	mov	r1, lr
   11834:	0849      	lsrs	r1, r1, #1
   11836:	0049      	lsls	r1, r1, #1
   11838:	5c09      	ldrb	r1, [r1, r0]
   1183a:	0049      	lsls	r1, r1, #1
   1183c:	448e      	add	lr, r1
   1183e:	bc02      	pop	{r1}
   11840:	4770      	bx	lr
   11842:	46c0      	nop			; (mov r8, r8)

00011844 <__gnu_thumb1_case_uhi>:
   11844:	b403      	push	{r0, r1}
   11846:	4671      	mov	r1, lr
   11848:	0849      	lsrs	r1, r1, #1
   1184a:	0040      	lsls	r0, r0, #1
   1184c:	0049      	lsls	r1, r1, #1
   1184e:	5a09      	ldrh	r1, [r1, r0]
   11850:	0049      	lsls	r1, r1, #1
   11852:	448e      	add	lr, r1
   11854:	bc03      	pop	{r0, r1}
   11856:	4770      	bx	lr

00011858 <__udivsi3>:
   11858:	2200      	movs	r2, #0
   1185a:	0843      	lsrs	r3, r0, #1
   1185c:	428b      	cmp	r3, r1
   1185e:	d374      	bcc.n	1194a <__udivsi3+0xf2>
   11860:	0903      	lsrs	r3, r0, #4
   11862:	428b      	cmp	r3, r1
   11864:	d35f      	bcc.n	11926 <__udivsi3+0xce>
   11866:	0a03      	lsrs	r3, r0, #8
   11868:	428b      	cmp	r3, r1
   1186a:	d344      	bcc.n	118f6 <__udivsi3+0x9e>
   1186c:	0b03      	lsrs	r3, r0, #12
   1186e:	428b      	cmp	r3, r1
   11870:	d328      	bcc.n	118c4 <__udivsi3+0x6c>
   11872:	0c03      	lsrs	r3, r0, #16
   11874:	428b      	cmp	r3, r1
   11876:	d30d      	bcc.n	11894 <__udivsi3+0x3c>
   11878:	22ff      	movs	r2, #255	; 0xff
   1187a:	0209      	lsls	r1, r1, #8
   1187c:	ba12      	rev	r2, r2
   1187e:	0c03      	lsrs	r3, r0, #16
   11880:	428b      	cmp	r3, r1
   11882:	d302      	bcc.n	1188a <__udivsi3+0x32>
   11884:	1212      	asrs	r2, r2, #8
   11886:	0209      	lsls	r1, r1, #8
   11888:	d065      	beq.n	11956 <__udivsi3+0xfe>
   1188a:	0b03      	lsrs	r3, r0, #12
   1188c:	428b      	cmp	r3, r1
   1188e:	d319      	bcc.n	118c4 <__udivsi3+0x6c>
   11890:	e000      	b.n	11894 <__udivsi3+0x3c>
   11892:	0a09      	lsrs	r1, r1, #8
   11894:	0bc3      	lsrs	r3, r0, #15
   11896:	428b      	cmp	r3, r1
   11898:	d301      	bcc.n	1189e <__udivsi3+0x46>
   1189a:	03cb      	lsls	r3, r1, #15
   1189c:	1ac0      	subs	r0, r0, r3
   1189e:	4152      	adcs	r2, r2
   118a0:	0b83      	lsrs	r3, r0, #14
   118a2:	428b      	cmp	r3, r1
   118a4:	d301      	bcc.n	118aa <__udivsi3+0x52>
   118a6:	038b      	lsls	r3, r1, #14
   118a8:	1ac0      	subs	r0, r0, r3
   118aa:	4152      	adcs	r2, r2
   118ac:	0b43      	lsrs	r3, r0, #13
   118ae:	428b      	cmp	r3, r1
   118b0:	d301      	bcc.n	118b6 <__udivsi3+0x5e>
   118b2:	034b      	lsls	r3, r1, #13
   118b4:	1ac0      	subs	r0, r0, r3
   118b6:	4152      	adcs	r2, r2
   118b8:	0b03      	lsrs	r3, r0, #12
   118ba:	428b      	cmp	r3, r1
   118bc:	d301      	bcc.n	118c2 <__udivsi3+0x6a>
   118be:	030b      	lsls	r3, r1, #12
   118c0:	1ac0      	subs	r0, r0, r3
   118c2:	4152      	adcs	r2, r2
   118c4:	0ac3      	lsrs	r3, r0, #11
   118c6:	428b      	cmp	r3, r1
   118c8:	d301      	bcc.n	118ce <__udivsi3+0x76>
   118ca:	02cb      	lsls	r3, r1, #11
   118cc:	1ac0      	subs	r0, r0, r3
   118ce:	4152      	adcs	r2, r2
   118d0:	0a83      	lsrs	r3, r0, #10
   118d2:	428b      	cmp	r3, r1
   118d4:	d301      	bcc.n	118da <__udivsi3+0x82>
   118d6:	028b      	lsls	r3, r1, #10
   118d8:	1ac0      	subs	r0, r0, r3
   118da:	4152      	adcs	r2, r2
   118dc:	0a43      	lsrs	r3, r0, #9
   118de:	428b      	cmp	r3, r1
   118e0:	d301      	bcc.n	118e6 <__udivsi3+0x8e>
   118e2:	024b      	lsls	r3, r1, #9
   118e4:	1ac0      	subs	r0, r0, r3
   118e6:	4152      	adcs	r2, r2
   118e8:	0a03      	lsrs	r3, r0, #8
   118ea:	428b      	cmp	r3, r1
   118ec:	d301      	bcc.n	118f2 <__udivsi3+0x9a>
   118ee:	020b      	lsls	r3, r1, #8
   118f0:	1ac0      	subs	r0, r0, r3
   118f2:	4152      	adcs	r2, r2
   118f4:	d2cd      	bcs.n	11892 <__udivsi3+0x3a>
   118f6:	09c3      	lsrs	r3, r0, #7
   118f8:	428b      	cmp	r3, r1
   118fa:	d301      	bcc.n	11900 <__udivsi3+0xa8>
   118fc:	01cb      	lsls	r3, r1, #7
   118fe:	1ac0      	subs	r0, r0, r3
   11900:	4152      	adcs	r2, r2
   11902:	0983      	lsrs	r3, r0, #6
   11904:	428b      	cmp	r3, r1
   11906:	d301      	bcc.n	1190c <__udivsi3+0xb4>
   11908:	018b      	lsls	r3, r1, #6
   1190a:	1ac0      	subs	r0, r0, r3
   1190c:	4152      	adcs	r2, r2
   1190e:	0943      	lsrs	r3, r0, #5
   11910:	428b      	cmp	r3, r1
   11912:	d301      	bcc.n	11918 <__udivsi3+0xc0>
   11914:	014b      	lsls	r3, r1, #5
   11916:	1ac0      	subs	r0, r0, r3
   11918:	4152      	adcs	r2, r2
   1191a:	0903      	lsrs	r3, r0, #4
   1191c:	428b      	cmp	r3, r1
   1191e:	d301      	bcc.n	11924 <__udivsi3+0xcc>
   11920:	010b      	lsls	r3, r1, #4
   11922:	1ac0      	subs	r0, r0, r3
   11924:	4152      	adcs	r2, r2
   11926:	08c3      	lsrs	r3, r0, #3
   11928:	428b      	cmp	r3, r1
   1192a:	d301      	bcc.n	11930 <__udivsi3+0xd8>
   1192c:	00cb      	lsls	r3, r1, #3
   1192e:	1ac0      	subs	r0, r0, r3
   11930:	4152      	adcs	r2, r2
   11932:	0883      	lsrs	r3, r0, #2
   11934:	428b      	cmp	r3, r1
   11936:	d301      	bcc.n	1193c <__udivsi3+0xe4>
   11938:	008b      	lsls	r3, r1, #2
   1193a:	1ac0      	subs	r0, r0, r3
   1193c:	4152      	adcs	r2, r2
   1193e:	0843      	lsrs	r3, r0, #1
   11940:	428b      	cmp	r3, r1
   11942:	d301      	bcc.n	11948 <__udivsi3+0xf0>
   11944:	004b      	lsls	r3, r1, #1
   11946:	1ac0      	subs	r0, r0, r3
   11948:	4152      	adcs	r2, r2
   1194a:	1a41      	subs	r1, r0, r1
   1194c:	d200      	bcs.n	11950 <__udivsi3+0xf8>
   1194e:	4601      	mov	r1, r0
   11950:	4152      	adcs	r2, r2
   11952:	4610      	mov	r0, r2
   11954:	4770      	bx	lr
   11956:	e7ff      	b.n	11958 <__udivsi3+0x100>
   11958:	b501      	push	{r0, lr}
   1195a:	2000      	movs	r0, #0
   1195c:	f000 f8f0 	bl	11b40 <__aeabi_idiv0>
   11960:	bd02      	pop	{r1, pc}
   11962:	46c0      	nop			; (mov r8, r8)

00011964 <__aeabi_uidivmod>:
   11964:	2900      	cmp	r1, #0
   11966:	d0f7      	beq.n	11958 <__udivsi3+0x100>
   11968:	e776      	b.n	11858 <__udivsi3>
   1196a:	4770      	bx	lr

0001196c <__divsi3>:
   1196c:	4603      	mov	r3, r0
   1196e:	430b      	orrs	r3, r1
   11970:	d47f      	bmi.n	11a72 <__divsi3+0x106>
   11972:	2200      	movs	r2, #0
   11974:	0843      	lsrs	r3, r0, #1
   11976:	428b      	cmp	r3, r1
   11978:	d374      	bcc.n	11a64 <__divsi3+0xf8>
   1197a:	0903      	lsrs	r3, r0, #4
   1197c:	428b      	cmp	r3, r1
   1197e:	d35f      	bcc.n	11a40 <__divsi3+0xd4>
   11980:	0a03      	lsrs	r3, r0, #8
   11982:	428b      	cmp	r3, r1
   11984:	d344      	bcc.n	11a10 <__divsi3+0xa4>
   11986:	0b03      	lsrs	r3, r0, #12
   11988:	428b      	cmp	r3, r1
   1198a:	d328      	bcc.n	119de <__divsi3+0x72>
   1198c:	0c03      	lsrs	r3, r0, #16
   1198e:	428b      	cmp	r3, r1
   11990:	d30d      	bcc.n	119ae <__divsi3+0x42>
   11992:	22ff      	movs	r2, #255	; 0xff
   11994:	0209      	lsls	r1, r1, #8
   11996:	ba12      	rev	r2, r2
   11998:	0c03      	lsrs	r3, r0, #16
   1199a:	428b      	cmp	r3, r1
   1199c:	d302      	bcc.n	119a4 <__divsi3+0x38>
   1199e:	1212      	asrs	r2, r2, #8
   119a0:	0209      	lsls	r1, r1, #8
   119a2:	d065      	beq.n	11a70 <__divsi3+0x104>
   119a4:	0b03      	lsrs	r3, r0, #12
   119a6:	428b      	cmp	r3, r1
   119a8:	d319      	bcc.n	119de <__divsi3+0x72>
   119aa:	e000      	b.n	119ae <__divsi3+0x42>
   119ac:	0a09      	lsrs	r1, r1, #8
   119ae:	0bc3      	lsrs	r3, r0, #15
   119b0:	428b      	cmp	r3, r1
   119b2:	d301      	bcc.n	119b8 <__divsi3+0x4c>
   119b4:	03cb      	lsls	r3, r1, #15
   119b6:	1ac0      	subs	r0, r0, r3
   119b8:	4152      	adcs	r2, r2
   119ba:	0b83      	lsrs	r3, r0, #14
   119bc:	428b      	cmp	r3, r1
   119be:	d301      	bcc.n	119c4 <__divsi3+0x58>
   119c0:	038b      	lsls	r3, r1, #14
   119c2:	1ac0      	subs	r0, r0, r3
   119c4:	4152      	adcs	r2, r2
   119c6:	0b43      	lsrs	r3, r0, #13
   119c8:	428b      	cmp	r3, r1
   119ca:	d301      	bcc.n	119d0 <__divsi3+0x64>
   119cc:	034b      	lsls	r3, r1, #13
   119ce:	1ac0      	subs	r0, r0, r3
   119d0:	4152      	adcs	r2, r2
   119d2:	0b03      	lsrs	r3, r0, #12
   119d4:	428b      	cmp	r3, r1
   119d6:	d301      	bcc.n	119dc <__divsi3+0x70>
   119d8:	030b      	lsls	r3, r1, #12
   119da:	1ac0      	subs	r0, r0, r3
   119dc:	4152      	adcs	r2, r2
   119de:	0ac3      	lsrs	r3, r0, #11
   119e0:	428b      	cmp	r3, r1
   119e2:	d301      	bcc.n	119e8 <__divsi3+0x7c>
   119e4:	02cb      	lsls	r3, r1, #11
   119e6:	1ac0      	subs	r0, r0, r3
   119e8:	4152      	adcs	r2, r2
   119ea:	0a83      	lsrs	r3, r0, #10
   119ec:	428b      	cmp	r3, r1
   119ee:	d301      	bcc.n	119f4 <__divsi3+0x88>
   119f0:	028b      	lsls	r3, r1, #10
   119f2:	1ac0      	subs	r0, r0, r3
   119f4:	4152      	adcs	r2, r2
   119f6:	0a43      	lsrs	r3, r0, #9
   119f8:	428b      	cmp	r3, r1
   119fa:	d301      	bcc.n	11a00 <__divsi3+0x94>
   119fc:	024b      	lsls	r3, r1, #9
   119fe:	1ac0      	subs	r0, r0, r3
   11a00:	4152      	adcs	r2, r2
   11a02:	0a03      	lsrs	r3, r0, #8
   11a04:	428b      	cmp	r3, r1
   11a06:	d301      	bcc.n	11a0c <__divsi3+0xa0>
   11a08:	020b      	lsls	r3, r1, #8
   11a0a:	1ac0      	subs	r0, r0, r3
   11a0c:	4152      	adcs	r2, r2
   11a0e:	d2cd      	bcs.n	119ac <__divsi3+0x40>
   11a10:	09c3      	lsrs	r3, r0, #7
   11a12:	428b      	cmp	r3, r1
   11a14:	d301      	bcc.n	11a1a <__divsi3+0xae>
   11a16:	01cb      	lsls	r3, r1, #7
   11a18:	1ac0      	subs	r0, r0, r3
   11a1a:	4152      	adcs	r2, r2
   11a1c:	0983      	lsrs	r3, r0, #6
   11a1e:	428b      	cmp	r3, r1
   11a20:	d301      	bcc.n	11a26 <__divsi3+0xba>
   11a22:	018b      	lsls	r3, r1, #6
   11a24:	1ac0      	subs	r0, r0, r3
   11a26:	4152      	adcs	r2, r2
   11a28:	0943      	lsrs	r3, r0, #5
   11a2a:	428b      	cmp	r3, r1
   11a2c:	d301      	bcc.n	11a32 <__divsi3+0xc6>
   11a2e:	014b      	lsls	r3, r1, #5
   11a30:	1ac0      	subs	r0, r0, r3
   11a32:	4152      	adcs	r2, r2
   11a34:	0903      	lsrs	r3, r0, #4
   11a36:	428b      	cmp	r3, r1
   11a38:	d301      	bcc.n	11a3e <__divsi3+0xd2>
   11a3a:	010b      	lsls	r3, r1, #4
   11a3c:	1ac0      	subs	r0, r0, r3
   11a3e:	4152      	adcs	r2, r2
   11a40:	08c3      	lsrs	r3, r0, #3
   11a42:	428b      	cmp	r3, r1
   11a44:	d301      	bcc.n	11a4a <__divsi3+0xde>
   11a46:	00cb      	lsls	r3, r1, #3
   11a48:	1ac0      	subs	r0, r0, r3
   11a4a:	4152      	adcs	r2, r2
   11a4c:	0883      	lsrs	r3, r0, #2
   11a4e:	428b      	cmp	r3, r1
   11a50:	d301      	bcc.n	11a56 <__divsi3+0xea>
   11a52:	008b      	lsls	r3, r1, #2
   11a54:	1ac0      	subs	r0, r0, r3
   11a56:	4152      	adcs	r2, r2
   11a58:	0843      	lsrs	r3, r0, #1
   11a5a:	428b      	cmp	r3, r1
   11a5c:	d301      	bcc.n	11a62 <__divsi3+0xf6>
   11a5e:	004b      	lsls	r3, r1, #1
   11a60:	1ac0      	subs	r0, r0, r3
   11a62:	4152      	adcs	r2, r2
   11a64:	1a41      	subs	r1, r0, r1
   11a66:	d200      	bcs.n	11a6a <__divsi3+0xfe>
   11a68:	4601      	mov	r1, r0
   11a6a:	4152      	adcs	r2, r2
   11a6c:	4610      	mov	r0, r2
   11a6e:	4770      	bx	lr
   11a70:	e05d      	b.n	11b2e <__divsi3+0x1c2>
   11a72:	0fca      	lsrs	r2, r1, #31
   11a74:	d000      	beq.n	11a78 <__divsi3+0x10c>
   11a76:	4249      	negs	r1, r1
   11a78:	1003      	asrs	r3, r0, #32
   11a7a:	d300      	bcc.n	11a7e <__divsi3+0x112>
   11a7c:	4240      	negs	r0, r0
   11a7e:	4053      	eors	r3, r2
   11a80:	2200      	movs	r2, #0
   11a82:	469c      	mov	ip, r3
   11a84:	0903      	lsrs	r3, r0, #4
   11a86:	428b      	cmp	r3, r1
   11a88:	d32d      	bcc.n	11ae6 <__divsi3+0x17a>
   11a8a:	0a03      	lsrs	r3, r0, #8
   11a8c:	428b      	cmp	r3, r1
   11a8e:	d312      	bcc.n	11ab6 <__divsi3+0x14a>
   11a90:	22fc      	movs	r2, #252	; 0xfc
   11a92:	0189      	lsls	r1, r1, #6
   11a94:	ba12      	rev	r2, r2
   11a96:	0a03      	lsrs	r3, r0, #8
   11a98:	428b      	cmp	r3, r1
   11a9a:	d30c      	bcc.n	11ab6 <__divsi3+0x14a>
   11a9c:	0189      	lsls	r1, r1, #6
   11a9e:	1192      	asrs	r2, r2, #6
   11aa0:	428b      	cmp	r3, r1
   11aa2:	d308      	bcc.n	11ab6 <__divsi3+0x14a>
   11aa4:	0189      	lsls	r1, r1, #6
   11aa6:	1192      	asrs	r2, r2, #6
   11aa8:	428b      	cmp	r3, r1
   11aaa:	d304      	bcc.n	11ab6 <__divsi3+0x14a>
   11aac:	0189      	lsls	r1, r1, #6
   11aae:	d03a      	beq.n	11b26 <__divsi3+0x1ba>
   11ab0:	1192      	asrs	r2, r2, #6
   11ab2:	e000      	b.n	11ab6 <__divsi3+0x14a>
   11ab4:	0989      	lsrs	r1, r1, #6
   11ab6:	09c3      	lsrs	r3, r0, #7
   11ab8:	428b      	cmp	r3, r1
   11aba:	d301      	bcc.n	11ac0 <__divsi3+0x154>
   11abc:	01cb      	lsls	r3, r1, #7
   11abe:	1ac0      	subs	r0, r0, r3
   11ac0:	4152      	adcs	r2, r2
   11ac2:	0983      	lsrs	r3, r0, #6
   11ac4:	428b      	cmp	r3, r1
   11ac6:	d301      	bcc.n	11acc <__divsi3+0x160>
   11ac8:	018b      	lsls	r3, r1, #6
   11aca:	1ac0      	subs	r0, r0, r3
   11acc:	4152      	adcs	r2, r2
   11ace:	0943      	lsrs	r3, r0, #5
   11ad0:	428b      	cmp	r3, r1
   11ad2:	d301      	bcc.n	11ad8 <__divsi3+0x16c>
   11ad4:	014b      	lsls	r3, r1, #5
   11ad6:	1ac0      	subs	r0, r0, r3
   11ad8:	4152      	adcs	r2, r2
   11ada:	0903      	lsrs	r3, r0, #4
   11adc:	428b      	cmp	r3, r1
   11ade:	d301      	bcc.n	11ae4 <__divsi3+0x178>
   11ae0:	010b      	lsls	r3, r1, #4
   11ae2:	1ac0      	subs	r0, r0, r3
   11ae4:	4152      	adcs	r2, r2
   11ae6:	08c3      	lsrs	r3, r0, #3
   11ae8:	428b      	cmp	r3, r1
   11aea:	d301      	bcc.n	11af0 <__divsi3+0x184>
   11aec:	00cb      	lsls	r3, r1, #3
   11aee:	1ac0      	subs	r0, r0, r3
   11af0:	4152      	adcs	r2, r2
   11af2:	0883      	lsrs	r3, r0, #2
   11af4:	428b      	cmp	r3, r1
   11af6:	d301      	bcc.n	11afc <__divsi3+0x190>
   11af8:	008b      	lsls	r3, r1, #2
   11afa:	1ac0      	subs	r0, r0, r3
   11afc:	4152      	adcs	r2, r2
   11afe:	d2d9      	bcs.n	11ab4 <__divsi3+0x148>
   11b00:	0843      	lsrs	r3, r0, #1
   11b02:	428b      	cmp	r3, r1
   11b04:	d301      	bcc.n	11b0a <__divsi3+0x19e>
   11b06:	004b      	lsls	r3, r1, #1
   11b08:	1ac0      	subs	r0, r0, r3
   11b0a:	4152      	adcs	r2, r2
   11b0c:	1a41      	subs	r1, r0, r1
   11b0e:	d200      	bcs.n	11b12 <__divsi3+0x1a6>
   11b10:	4601      	mov	r1, r0
   11b12:	4663      	mov	r3, ip
   11b14:	4152      	adcs	r2, r2
   11b16:	105b      	asrs	r3, r3, #1
   11b18:	4610      	mov	r0, r2
   11b1a:	d301      	bcc.n	11b20 <__divsi3+0x1b4>
   11b1c:	4240      	negs	r0, r0
   11b1e:	2b00      	cmp	r3, #0
   11b20:	d500      	bpl.n	11b24 <__divsi3+0x1b8>
   11b22:	4249      	negs	r1, r1
   11b24:	4770      	bx	lr
   11b26:	4663      	mov	r3, ip
   11b28:	105b      	asrs	r3, r3, #1
   11b2a:	d300      	bcc.n	11b2e <__divsi3+0x1c2>
   11b2c:	4240      	negs	r0, r0
   11b2e:	b501      	push	{r0, lr}
   11b30:	2000      	movs	r0, #0
   11b32:	f000 f805 	bl	11b40 <__aeabi_idiv0>
   11b36:	bd02      	pop	{r1, pc}

00011b38 <__aeabi_idivmod>:
   11b38:	2900      	cmp	r1, #0
   11b3a:	d0f8      	beq.n	11b2e <__divsi3+0x1c2>
   11b3c:	e716      	b.n	1196c <__divsi3>
   11b3e:	4770      	bx	lr

00011b40 <__aeabi_idiv0>:
   11b40:	4770      	bx	lr
   11b42:	46c0      	nop			; (mov r8, r8)

00011b44 <__aeabi_cfrcmple>:
   11b44:	4684      	mov	ip, r0
   11b46:	1c08      	adds	r0, r1, #0
   11b48:	4661      	mov	r1, ip
   11b4a:	e7ff      	b.n	11b4c <__aeabi_cfcmpeq>

00011b4c <__aeabi_cfcmpeq>:
   11b4c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   11b4e:	f000 fcb5 	bl	124bc <__lesf2>
   11b52:	2800      	cmp	r0, #0
   11b54:	d401      	bmi.n	11b5a <__aeabi_cfcmpeq+0xe>
   11b56:	2100      	movs	r1, #0
   11b58:	42c8      	cmn	r0, r1
   11b5a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00011b5c <__aeabi_fcmpeq>:
   11b5c:	b510      	push	{r4, lr}
   11b5e:	f000 fc47 	bl	123f0 <__eqsf2>
   11b62:	4240      	negs	r0, r0
   11b64:	3001      	adds	r0, #1
   11b66:	bd10      	pop	{r4, pc}

00011b68 <__aeabi_fcmplt>:
   11b68:	b510      	push	{r4, lr}
   11b6a:	f000 fca7 	bl	124bc <__lesf2>
   11b6e:	2800      	cmp	r0, #0
   11b70:	db01      	blt.n	11b76 <__aeabi_fcmplt+0xe>
   11b72:	2000      	movs	r0, #0
   11b74:	bd10      	pop	{r4, pc}
   11b76:	2001      	movs	r0, #1
   11b78:	bd10      	pop	{r4, pc}
   11b7a:	46c0      	nop			; (mov r8, r8)

00011b7c <__aeabi_fcmple>:
   11b7c:	b510      	push	{r4, lr}
   11b7e:	f000 fc9d 	bl	124bc <__lesf2>
   11b82:	2800      	cmp	r0, #0
   11b84:	dd01      	ble.n	11b8a <__aeabi_fcmple+0xe>
   11b86:	2000      	movs	r0, #0
   11b88:	bd10      	pop	{r4, pc}
   11b8a:	2001      	movs	r0, #1
   11b8c:	bd10      	pop	{r4, pc}
   11b8e:	46c0      	nop			; (mov r8, r8)

00011b90 <__aeabi_fcmpgt>:
   11b90:	b510      	push	{r4, lr}
   11b92:	f000 fc53 	bl	1243c <__gesf2>
   11b96:	2800      	cmp	r0, #0
   11b98:	dc01      	bgt.n	11b9e <__aeabi_fcmpgt+0xe>
   11b9a:	2000      	movs	r0, #0
   11b9c:	bd10      	pop	{r4, pc}
   11b9e:	2001      	movs	r0, #1
   11ba0:	bd10      	pop	{r4, pc}
   11ba2:	46c0      	nop			; (mov r8, r8)

00011ba4 <__aeabi_fcmpge>:
   11ba4:	b510      	push	{r4, lr}
   11ba6:	f000 fc49 	bl	1243c <__gesf2>
   11baa:	2800      	cmp	r0, #0
   11bac:	da01      	bge.n	11bb2 <__aeabi_fcmpge+0xe>
   11bae:	2000      	movs	r0, #0
   11bb0:	bd10      	pop	{r4, pc}
   11bb2:	2001      	movs	r0, #1
   11bb4:	bd10      	pop	{r4, pc}
   11bb6:	46c0      	nop			; (mov r8, r8)

00011bb8 <__aeabi_uldivmod>:
   11bb8:	2b00      	cmp	r3, #0
   11bba:	d111      	bne.n	11be0 <__aeabi_uldivmod+0x28>
   11bbc:	2a00      	cmp	r2, #0
   11bbe:	d10f      	bne.n	11be0 <__aeabi_uldivmod+0x28>
   11bc0:	2900      	cmp	r1, #0
   11bc2:	d100      	bne.n	11bc6 <__aeabi_uldivmod+0xe>
   11bc4:	2800      	cmp	r0, #0
   11bc6:	d002      	beq.n	11bce <__aeabi_uldivmod+0x16>
   11bc8:	2100      	movs	r1, #0
   11bca:	43c9      	mvns	r1, r1
   11bcc:	1c08      	adds	r0, r1, #0
   11bce:	b407      	push	{r0, r1, r2}
   11bd0:	4802      	ldr	r0, [pc, #8]	; (11bdc <__aeabi_uldivmod+0x24>)
   11bd2:	a102      	add	r1, pc, #8	; (adr r1, 11bdc <__aeabi_uldivmod+0x24>)
   11bd4:	1840      	adds	r0, r0, r1
   11bd6:	9002      	str	r0, [sp, #8]
   11bd8:	bd03      	pop	{r0, r1, pc}
   11bda:	46c0      	nop			; (mov r8, r8)
   11bdc:	ffffff65 	.word	0xffffff65
   11be0:	b403      	push	{r0, r1}
   11be2:	4668      	mov	r0, sp
   11be4:	b501      	push	{r0, lr}
   11be6:	9802      	ldr	r0, [sp, #8]
   11be8:	f000 f868 	bl	11cbc <__udivmoddi4>
   11bec:	9b01      	ldr	r3, [sp, #4]
   11bee:	469e      	mov	lr, r3
   11bf0:	b002      	add	sp, #8
   11bf2:	bc0c      	pop	{r2, r3}
   11bf4:	4770      	bx	lr
   11bf6:	46c0      	nop			; (mov r8, r8)

00011bf8 <__aeabi_lmul>:
   11bf8:	b5f0      	push	{r4, r5, r6, r7, lr}
   11bfa:	46ce      	mov	lr, r9
   11bfc:	4647      	mov	r7, r8
   11bfe:	0415      	lsls	r5, r2, #16
   11c00:	0c2d      	lsrs	r5, r5, #16
   11c02:	002e      	movs	r6, r5
   11c04:	b580      	push	{r7, lr}
   11c06:	0407      	lsls	r7, r0, #16
   11c08:	0c14      	lsrs	r4, r2, #16
   11c0a:	0c3f      	lsrs	r7, r7, #16
   11c0c:	4699      	mov	r9, r3
   11c0e:	0c03      	lsrs	r3, r0, #16
   11c10:	437e      	muls	r6, r7
   11c12:	435d      	muls	r5, r3
   11c14:	4367      	muls	r7, r4
   11c16:	4363      	muls	r3, r4
   11c18:	197f      	adds	r7, r7, r5
   11c1a:	0c34      	lsrs	r4, r6, #16
   11c1c:	19e4      	adds	r4, r4, r7
   11c1e:	469c      	mov	ip, r3
   11c20:	42a5      	cmp	r5, r4
   11c22:	d903      	bls.n	11c2c <__aeabi_lmul+0x34>
   11c24:	2380      	movs	r3, #128	; 0x80
   11c26:	025b      	lsls	r3, r3, #9
   11c28:	4698      	mov	r8, r3
   11c2a:	44c4      	add	ip, r8
   11c2c:	464b      	mov	r3, r9
   11c2e:	4351      	muls	r1, r2
   11c30:	4343      	muls	r3, r0
   11c32:	0436      	lsls	r6, r6, #16
   11c34:	0c36      	lsrs	r6, r6, #16
   11c36:	0c25      	lsrs	r5, r4, #16
   11c38:	0424      	lsls	r4, r4, #16
   11c3a:	4465      	add	r5, ip
   11c3c:	19a4      	adds	r4, r4, r6
   11c3e:	1859      	adds	r1, r3, r1
   11c40:	1949      	adds	r1, r1, r5
   11c42:	0020      	movs	r0, r4
   11c44:	bc0c      	pop	{r2, r3}
   11c46:	4690      	mov	r8, r2
   11c48:	4699      	mov	r9, r3
   11c4a:	bdf0      	pop	{r4, r5, r6, r7, pc}

00011c4c <__aeabi_f2uiz>:
   11c4c:	219e      	movs	r1, #158	; 0x9e
   11c4e:	b510      	push	{r4, lr}
   11c50:	05c9      	lsls	r1, r1, #23
   11c52:	1c04      	adds	r4, r0, #0
   11c54:	f7ff ffa6 	bl	11ba4 <__aeabi_fcmpge>
   11c58:	2800      	cmp	r0, #0
   11c5a:	d103      	bne.n	11c64 <__aeabi_f2uiz+0x18>
   11c5c:	1c20      	adds	r0, r4, #0
   11c5e:	f000 ff2b 	bl	12ab8 <__aeabi_f2iz>
   11c62:	bd10      	pop	{r4, pc}
   11c64:	219e      	movs	r1, #158	; 0x9e
   11c66:	1c20      	adds	r0, r4, #0
   11c68:	05c9      	lsls	r1, r1, #23
   11c6a:	f000 fd89 	bl	12780 <__aeabi_fsub>
   11c6e:	f000 ff23 	bl	12ab8 <__aeabi_f2iz>
   11c72:	2380      	movs	r3, #128	; 0x80
   11c74:	061b      	lsls	r3, r3, #24
   11c76:	469c      	mov	ip, r3
   11c78:	4460      	add	r0, ip
   11c7a:	e7f2      	b.n	11c62 <__aeabi_f2uiz+0x16>

00011c7c <__aeabi_f2ulz>:
   11c7c:	b570      	push	{r4, r5, r6, lr}
   11c7e:	f002 fc17 	bl	144b0 <__aeabi_f2d>
   11c82:	2200      	movs	r2, #0
   11c84:	4b0b      	ldr	r3, [pc, #44]	; (11cb4 <__aeabi_f2ulz+0x38>)
   11c86:	000d      	movs	r5, r1
   11c88:	0004      	movs	r4, r0
   11c8a:	f001 fe0f 	bl	138ac <__aeabi_dmul>
   11c8e:	f002 fd15 	bl	146bc <__aeabi_d2uiz>
   11c92:	0006      	movs	r6, r0
   11c94:	f002 fbd4 	bl	14440 <__aeabi_ui2d>
   11c98:	2200      	movs	r2, #0
   11c9a:	4b07      	ldr	r3, [pc, #28]	; (11cb8 <__aeabi_f2ulz+0x3c>)
   11c9c:	f001 fe06 	bl	138ac <__aeabi_dmul>
   11ca0:	0002      	movs	r2, r0
   11ca2:	000b      	movs	r3, r1
   11ca4:	0020      	movs	r0, r4
   11ca6:	0029      	movs	r1, r5
   11ca8:	f002 f880 	bl	13dac <__aeabi_dsub>
   11cac:	f002 fd06 	bl	146bc <__aeabi_d2uiz>
   11cb0:	0031      	movs	r1, r6
   11cb2:	bd70      	pop	{r4, r5, r6, pc}
   11cb4:	3df00000 	.word	0x3df00000
   11cb8:	41f00000 	.word	0x41f00000

00011cbc <__udivmoddi4>:
   11cbc:	b5f0      	push	{r4, r5, r6, r7, lr}
   11cbe:	4657      	mov	r7, sl
   11cc0:	464e      	mov	r6, r9
   11cc2:	4645      	mov	r5, r8
   11cc4:	46de      	mov	lr, fp
   11cc6:	b5e0      	push	{r5, r6, r7, lr}
   11cc8:	0004      	movs	r4, r0
   11cca:	b083      	sub	sp, #12
   11ccc:	000d      	movs	r5, r1
   11cce:	4692      	mov	sl, r2
   11cd0:	4699      	mov	r9, r3
   11cd2:	428b      	cmp	r3, r1
   11cd4:	d82f      	bhi.n	11d36 <__udivmoddi4+0x7a>
   11cd6:	d02c      	beq.n	11d32 <__udivmoddi4+0x76>
   11cd8:	4649      	mov	r1, r9
   11cda:	4650      	mov	r0, sl
   11cdc:	f002 fce2 	bl	146a4 <__clzdi2>
   11ce0:	0029      	movs	r1, r5
   11ce2:	0006      	movs	r6, r0
   11ce4:	0020      	movs	r0, r4
   11ce6:	f002 fcdd 	bl	146a4 <__clzdi2>
   11cea:	1a33      	subs	r3, r6, r0
   11cec:	4698      	mov	r8, r3
   11cee:	3b20      	subs	r3, #32
   11cf0:	469b      	mov	fp, r3
   11cf2:	d500      	bpl.n	11cf6 <__udivmoddi4+0x3a>
   11cf4:	e074      	b.n	11de0 <__udivmoddi4+0x124>
   11cf6:	4653      	mov	r3, sl
   11cf8:	465a      	mov	r2, fp
   11cfa:	4093      	lsls	r3, r2
   11cfc:	001f      	movs	r7, r3
   11cfe:	4653      	mov	r3, sl
   11d00:	4642      	mov	r2, r8
   11d02:	4093      	lsls	r3, r2
   11d04:	001e      	movs	r6, r3
   11d06:	42af      	cmp	r7, r5
   11d08:	d829      	bhi.n	11d5e <__udivmoddi4+0xa2>
   11d0a:	d026      	beq.n	11d5a <__udivmoddi4+0x9e>
   11d0c:	465b      	mov	r3, fp
   11d0e:	1ba4      	subs	r4, r4, r6
   11d10:	41bd      	sbcs	r5, r7
   11d12:	2b00      	cmp	r3, #0
   11d14:	da00      	bge.n	11d18 <__udivmoddi4+0x5c>
   11d16:	e079      	b.n	11e0c <__udivmoddi4+0x150>
   11d18:	2200      	movs	r2, #0
   11d1a:	2300      	movs	r3, #0
   11d1c:	9200      	str	r2, [sp, #0]
   11d1e:	9301      	str	r3, [sp, #4]
   11d20:	2301      	movs	r3, #1
   11d22:	465a      	mov	r2, fp
   11d24:	4093      	lsls	r3, r2
   11d26:	9301      	str	r3, [sp, #4]
   11d28:	2301      	movs	r3, #1
   11d2a:	4642      	mov	r2, r8
   11d2c:	4093      	lsls	r3, r2
   11d2e:	9300      	str	r3, [sp, #0]
   11d30:	e019      	b.n	11d66 <__udivmoddi4+0xaa>
   11d32:	4282      	cmp	r2, r0
   11d34:	d9d0      	bls.n	11cd8 <__udivmoddi4+0x1c>
   11d36:	2200      	movs	r2, #0
   11d38:	2300      	movs	r3, #0
   11d3a:	9200      	str	r2, [sp, #0]
   11d3c:	9301      	str	r3, [sp, #4]
   11d3e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   11d40:	2b00      	cmp	r3, #0
   11d42:	d001      	beq.n	11d48 <__udivmoddi4+0x8c>
   11d44:	601c      	str	r4, [r3, #0]
   11d46:	605d      	str	r5, [r3, #4]
   11d48:	9800      	ldr	r0, [sp, #0]
   11d4a:	9901      	ldr	r1, [sp, #4]
   11d4c:	b003      	add	sp, #12
   11d4e:	bc3c      	pop	{r2, r3, r4, r5}
   11d50:	4690      	mov	r8, r2
   11d52:	4699      	mov	r9, r3
   11d54:	46a2      	mov	sl, r4
   11d56:	46ab      	mov	fp, r5
   11d58:	bdf0      	pop	{r4, r5, r6, r7, pc}
   11d5a:	42a3      	cmp	r3, r4
   11d5c:	d9d6      	bls.n	11d0c <__udivmoddi4+0x50>
   11d5e:	2200      	movs	r2, #0
   11d60:	2300      	movs	r3, #0
   11d62:	9200      	str	r2, [sp, #0]
   11d64:	9301      	str	r3, [sp, #4]
   11d66:	4643      	mov	r3, r8
   11d68:	2b00      	cmp	r3, #0
   11d6a:	d0e8      	beq.n	11d3e <__udivmoddi4+0x82>
   11d6c:	07fb      	lsls	r3, r7, #31
   11d6e:	0872      	lsrs	r2, r6, #1
   11d70:	431a      	orrs	r2, r3
   11d72:	4646      	mov	r6, r8
   11d74:	087b      	lsrs	r3, r7, #1
   11d76:	e00e      	b.n	11d96 <__udivmoddi4+0xda>
   11d78:	42ab      	cmp	r3, r5
   11d7a:	d101      	bne.n	11d80 <__udivmoddi4+0xc4>
   11d7c:	42a2      	cmp	r2, r4
   11d7e:	d80c      	bhi.n	11d9a <__udivmoddi4+0xde>
   11d80:	1aa4      	subs	r4, r4, r2
   11d82:	419d      	sbcs	r5, r3
   11d84:	2001      	movs	r0, #1
   11d86:	1924      	adds	r4, r4, r4
   11d88:	416d      	adcs	r5, r5
   11d8a:	2100      	movs	r1, #0
   11d8c:	3e01      	subs	r6, #1
   11d8e:	1824      	adds	r4, r4, r0
   11d90:	414d      	adcs	r5, r1
   11d92:	2e00      	cmp	r6, #0
   11d94:	d006      	beq.n	11da4 <__udivmoddi4+0xe8>
   11d96:	42ab      	cmp	r3, r5
   11d98:	d9ee      	bls.n	11d78 <__udivmoddi4+0xbc>
   11d9a:	3e01      	subs	r6, #1
   11d9c:	1924      	adds	r4, r4, r4
   11d9e:	416d      	adcs	r5, r5
   11da0:	2e00      	cmp	r6, #0
   11da2:	d1f8      	bne.n	11d96 <__udivmoddi4+0xda>
   11da4:	465b      	mov	r3, fp
   11da6:	9800      	ldr	r0, [sp, #0]
   11da8:	9901      	ldr	r1, [sp, #4]
   11daa:	1900      	adds	r0, r0, r4
   11dac:	4169      	adcs	r1, r5
   11dae:	2b00      	cmp	r3, #0
   11db0:	db22      	blt.n	11df8 <__udivmoddi4+0x13c>
   11db2:	002b      	movs	r3, r5
   11db4:	465a      	mov	r2, fp
   11db6:	40d3      	lsrs	r3, r2
   11db8:	002a      	movs	r2, r5
   11dba:	4644      	mov	r4, r8
   11dbc:	40e2      	lsrs	r2, r4
   11dbe:	001c      	movs	r4, r3
   11dc0:	465b      	mov	r3, fp
   11dc2:	0015      	movs	r5, r2
   11dc4:	2b00      	cmp	r3, #0
   11dc6:	db2c      	blt.n	11e22 <__udivmoddi4+0x166>
   11dc8:	0026      	movs	r6, r4
   11dca:	409e      	lsls	r6, r3
   11dcc:	0033      	movs	r3, r6
   11dce:	0026      	movs	r6, r4
   11dd0:	4647      	mov	r7, r8
   11dd2:	40be      	lsls	r6, r7
   11dd4:	0032      	movs	r2, r6
   11dd6:	1a80      	subs	r0, r0, r2
   11dd8:	4199      	sbcs	r1, r3
   11dda:	9000      	str	r0, [sp, #0]
   11ddc:	9101      	str	r1, [sp, #4]
   11dde:	e7ae      	b.n	11d3e <__udivmoddi4+0x82>
   11de0:	4642      	mov	r2, r8
   11de2:	2320      	movs	r3, #32
   11de4:	1a9b      	subs	r3, r3, r2
   11de6:	4652      	mov	r2, sl
   11de8:	40da      	lsrs	r2, r3
   11dea:	4641      	mov	r1, r8
   11dec:	0013      	movs	r3, r2
   11dee:	464a      	mov	r2, r9
   11df0:	408a      	lsls	r2, r1
   11df2:	0017      	movs	r7, r2
   11df4:	431f      	orrs	r7, r3
   11df6:	e782      	b.n	11cfe <__udivmoddi4+0x42>
   11df8:	4642      	mov	r2, r8
   11dfa:	2320      	movs	r3, #32
   11dfc:	1a9b      	subs	r3, r3, r2
   11dfe:	002a      	movs	r2, r5
   11e00:	4646      	mov	r6, r8
   11e02:	409a      	lsls	r2, r3
   11e04:	0023      	movs	r3, r4
   11e06:	40f3      	lsrs	r3, r6
   11e08:	4313      	orrs	r3, r2
   11e0a:	e7d5      	b.n	11db8 <__udivmoddi4+0xfc>
   11e0c:	4642      	mov	r2, r8
   11e0e:	2320      	movs	r3, #32
   11e10:	2100      	movs	r1, #0
   11e12:	1a9b      	subs	r3, r3, r2
   11e14:	2200      	movs	r2, #0
   11e16:	9100      	str	r1, [sp, #0]
   11e18:	9201      	str	r2, [sp, #4]
   11e1a:	2201      	movs	r2, #1
   11e1c:	40da      	lsrs	r2, r3
   11e1e:	9201      	str	r2, [sp, #4]
   11e20:	e782      	b.n	11d28 <__udivmoddi4+0x6c>
   11e22:	4642      	mov	r2, r8
   11e24:	2320      	movs	r3, #32
   11e26:	0026      	movs	r6, r4
   11e28:	1a9b      	subs	r3, r3, r2
   11e2a:	40de      	lsrs	r6, r3
   11e2c:	002f      	movs	r7, r5
   11e2e:	46b4      	mov	ip, r6
   11e30:	4097      	lsls	r7, r2
   11e32:	4666      	mov	r6, ip
   11e34:	003b      	movs	r3, r7
   11e36:	4333      	orrs	r3, r6
   11e38:	e7c9      	b.n	11dce <__udivmoddi4+0x112>
   11e3a:	46c0      	nop			; (mov r8, r8)

00011e3c <__aeabi_fadd>:
   11e3c:	b5f0      	push	{r4, r5, r6, r7, lr}
   11e3e:	46c6      	mov	lr, r8
   11e40:	024e      	lsls	r6, r1, #9
   11e42:	0247      	lsls	r7, r0, #9
   11e44:	0a76      	lsrs	r6, r6, #9
   11e46:	0a7b      	lsrs	r3, r7, #9
   11e48:	0044      	lsls	r4, r0, #1
   11e4a:	0fc5      	lsrs	r5, r0, #31
   11e4c:	00f7      	lsls	r7, r6, #3
   11e4e:	0048      	lsls	r0, r1, #1
   11e50:	4698      	mov	r8, r3
   11e52:	b500      	push	{lr}
   11e54:	0e24      	lsrs	r4, r4, #24
   11e56:	002a      	movs	r2, r5
   11e58:	00db      	lsls	r3, r3, #3
   11e5a:	0e00      	lsrs	r0, r0, #24
   11e5c:	0fc9      	lsrs	r1, r1, #31
   11e5e:	46bc      	mov	ip, r7
   11e60:	428d      	cmp	r5, r1
   11e62:	d067      	beq.n	11f34 <__aeabi_fadd+0xf8>
   11e64:	1a22      	subs	r2, r4, r0
   11e66:	2a00      	cmp	r2, #0
   11e68:	dc00      	bgt.n	11e6c <__aeabi_fadd+0x30>
   11e6a:	e0a5      	b.n	11fb8 <__aeabi_fadd+0x17c>
   11e6c:	2800      	cmp	r0, #0
   11e6e:	d13a      	bne.n	11ee6 <__aeabi_fadd+0xaa>
   11e70:	2f00      	cmp	r7, #0
   11e72:	d100      	bne.n	11e76 <__aeabi_fadd+0x3a>
   11e74:	e093      	b.n	11f9e <__aeabi_fadd+0x162>
   11e76:	1e51      	subs	r1, r2, #1
   11e78:	2900      	cmp	r1, #0
   11e7a:	d000      	beq.n	11e7e <__aeabi_fadd+0x42>
   11e7c:	e0bc      	b.n	11ff8 <__aeabi_fadd+0x1bc>
   11e7e:	2401      	movs	r4, #1
   11e80:	1bdb      	subs	r3, r3, r7
   11e82:	015a      	lsls	r2, r3, #5
   11e84:	d546      	bpl.n	11f14 <__aeabi_fadd+0xd8>
   11e86:	019b      	lsls	r3, r3, #6
   11e88:	099e      	lsrs	r6, r3, #6
   11e8a:	0030      	movs	r0, r6
   11e8c:	f002 fbec 	bl	14668 <__clzsi2>
   11e90:	3805      	subs	r0, #5
   11e92:	4086      	lsls	r6, r0
   11e94:	4284      	cmp	r4, r0
   11e96:	dd00      	ble.n	11e9a <__aeabi_fadd+0x5e>
   11e98:	e09d      	b.n	11fd6 <__aeabi_fadd+0x19a>
   11e9a:	1b04      	subs	r4, r0, r4
   11e9c:	0032      	movs	r2, r6
   11e9e:	2020      	movs	r0, #32
   11ea0:	3401      	adds	r4, #1
   11ea2:	40e2      	lsrs	r2, r4
   11ea4:	1b04      	subs	r4, r0, r4
   11ea6:	40a6      	lsls	r6, r4
   11ea8:	0033      	movs	r3, r6
   11eaa:	1e5e      	subs	r6, r3, #1
   11eac:	41b3      	sbcs	r3, r6
   11eae:	2400      	movs	r4, #0
   11eb0:	4313      	orrs	r3, r2
   11eb2:	075a      	lsls	r2, r3, #29
   11eb4:	d004      	beq.n	11ec0 <__aeabi_fadd+0x84>
   11eb6:	220f      	movs	r2, #15
   11eb8:	401a      	ands	r2, r3
   11eba:	2a04      	cmp	r2, #4
   11ebc:	d000      	beq.n	11ec0 <__aeabi_fadd+0x84>
   11ebe:	3304      	adds	r3, #4
   11ec0:	015a      	lsls	r2, r3, #5
   11ec2:	d529      	bpl.n	11f18 <__aeabi_fadd+0xdc>
   11ec4:	3401      	adds	r4, #1
   11ec6:	2cff      	cmp	r4, #255	; 0xff
   11ec8:	d100      	bne.n	11ecc <__aeabi_fadd+0x90>
   11eca:	e081      	b.n	11fd0 <__aeabi_fadd+0x194>
   11ecc:	002a      	movs	r2, r5
   11ece:	019b      	lsls	r3, r3, #6
   11ed0:	0a5b      	lsrs	r3, r3, #9
   11ed2:	b2e4      	uxtb	r4, r4
   11ed4:	025b      	lsls	r3, r3, #9
   11ed6:	05e4      	lsls	r4, r4, #23
   11ed8:	0a58      	lsrs	r0, r3, #9
   11eda:	07d2      	lsls	r2, r2, #31
   11edc:	4320      	orrs	r0, r4
   11ede:	4310      	orrs	r0, r2
   11ee0:	bc04      	pop	{r2}
   11ee2:	4690      	mov	r8, r2
   11ee4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   11ee6:	2cff      	cmp	r4, #255	; 0xff
   11ee8:	d0e3      	beq.n	11eb2 <__aeabi_fadd+0x76>
   11eea:	2180      	movs	r1, #128	; 0x80
   11eec:	0038      	movs	r0, r7
   11eee:	04c9      	lsls	r1, r1, #19
   11ef0:	4308      	orrs	r0, r1
   11ef2:	4684      	mov	ip, r0
   11ef4:	2a1b      	cmp	r2, #27
   11ef6:	dd00      	ble.n	11efa <__aeabi_fadd+0xbe>
   11ef8:	e082      	b.n	12000 <__aeabi_fadd+0x1c4>
   11efa:	2020      	movs	r0, #32
   11efc:	4661      	mov	r1, ip
   11efe:	40d1      	lsrs	r1, r2
   11f00:	1a82      	subs	r2, r0, r2
   11f02:	4660      	mov	r0, ip
   11f04:	4090      	lsls	r0, r2
   11f06:	0002      	movs	r2, r0
   11f08:	1e50      	subs	r0, r2, #1
   11f0a:	4182      	sbcs	r2, r0
   11f0c:	430a      	orrs	r2, r1
   11f0e:	1a9b      	subs	r3, r3, r2
   11f10:	015a      	lsls	r2, r3, #5
   11f12:	d4b8      	bmi.n	11e86 <__aeabi_fadd+0x4a>
   11f14:	075a      	lsls	r2, r3, #29
   11f16:	d1ce      	bne.n	11eb6 <__aeabi_fadd+0x7a>
   11f18:	08de      	lsrs	r6, r3, #3
   11f1a:	002a      	movs	r2, r5
   11f1c:	2cff      	cmp	r4, #255	; 0xff
   11f1e:	d13a      	bne.n	11f96 <__aeabi_fadd+0x15a>
   11f20:	2e00      	cmp	r6, #0
   11f22:	d100      	bne.n	11f26 <__aeabi_fadd+0xea>
   11f24:	e0ae      	b.n	12084 <__aeabi_fadd+0x248>
   11f26:	2380      	movs	r3, #128	; 0x80
   11f28:	03db      	lsls	r3, r3, #15
   11f2a:	4333      	orrs	r3, r6
   11f2c:	025b      	lsls	r3, r3, #9
   11f2e:	0a5b      	lsrs	r3, r3, #9
   11f30:	24ff      	movs	r4, #255	; 0xff
   11f32:	e7cf      	b.n	11ed4 <__aeabi_fadd+0x98>
   11f34:	1a21      	subs	r1, r4, r0
   11f36:	2900      	cmp	r1, #0
   11f38:	dd52      	ble.n	11fe0 <__aeabi_fadd+0x1a4>
   11f3a:	2800      	cmp	r0, #0
   11f3c:	d031      	beq.n	11fa2 <__aeabi_fadd+0x166>
   11f3e:	2cff      	cmp	r4, #255	; 0xff
   11f40:	d0b7      	beq.n	11eb2 <__aeabi_fadd+0x76>
   11f42:	2080      	movs	r0, #128	; 0x80
   11f44:	003e      	movs	r6, r7
   11f46:	04c0      	lsls	r0, r0, #19
   11f48:	4306      	orrs	r6, r0
   11f4a:	46b4      	mov	ip, r6
   11f4c:	291b      	cmp	r1, #27
   11f4e:	dd00      	ble.n	11f52 <__aeabi_fadd+0x116>
   11f50:	e0aa      	b.n	120a8 <__aeabi_fadd+0x26c>
   11f52:	2620      	movs	r6, #32
   11f54:	4660      	mov	r0, ip
   11f56:	40c8      	lsrs	r0, r1
   11f58:	1a71      	subs	r1, r6, r1
   11f5a:	4666      	mov	r6, ip
   11f5c:	408e      	lsls	r6, r1
   11f5e:	0031      	movs	r1, r6
   11f60:	1e4e      	subs	r6, r1, #1
   11f62:	41b1      	sbcs	r1, r6
   11f64:	4301      	orrs	r1, r0
   11f66:	185b      	adds	r3, r3, r1
   11f68:	0159      	lsls	r1, r3, #5
   11f6a:	d5d3      	bpl.n	11f14 <__aeabi_fadd+0xd8>
   11f6c:	3401      	adds	r4, #1
   11f6e:	2cff      	cmp	r4, #255	; 0xff
   11f70:	d100      	bne.n	11f74 <__aeabi_fadd+0x138>
   11f72:	e087      	b.n	12084 <__aeabi_fadd+0x248>
   11f74:	2201      	movs	r2, #1
   11f76:	4978      	ldr	r1, [pc, #480]	; (12158 <__aeabi_fadd+0x31c>)
   11f78:	401a      	ands	r2, r3
   11f7a:	085b      	lsrs	r3, r3, #1
   11f7c:	400b      	ands	r3, r1
   11f7e:	4313      	orrs	r3, r2
   11f80:	e797      	b.n	11eb2 <__aeabi_fadd+0x76>
   11f82:	2c00      	cmp	r4, #0
   11f84:	d000      	beq.n	11f88 <__aeabi_fadd+0x14c>
   11f86:	e0a7      	b.n	120d8 <__aeabi_fadd+0x29c>
   11f88:	2b00      	cmp	r3, #0
   11f8a:	d000      	beq.n	11f8e <__aeabi_fadd+0x152>
   11f8c:	e0b6      	b.n	120fc <__aeabi_fadd+0x2c0>
   11f8e:	1e3b      	subs	r3, r7, #0
   11f90:	d162      	bne.n	12058 <__aeabi_fadd+0x21c>
   11f92:	2600      	movs	r6, #0
   11f94:	2200      	movs	r2, #0
   11f96:	0273      	lsls	r3, r6, #9
   11f98:	0a5b      	lsrs	r3, r3, #9
   11f9a:	b2e4      	uxtb	r4, r4
   11f9c:	e79a      	b.n	11ed4 <__aeabi_fadd+0x98>
   11f9e:	0014      	movs	r4, r2
   11fa0:	e787      	b.n	11eb2 <__aeabi_fadd+0x76>
   11fa2:	2f00      	cmp	r7, #0
   11fa4:	d04d      	beq.n	12042 <__aeabi_fadd+0x206>
   11fa6:	1e48      	subs	r0, r1, #1
   11fa8:	2800      	cmp	r0, #0
   11faa:	d157      	bne.n	1205c <__aeabi_fadd+0x220>
   11fac:	4463      	add	r3, ip
   11fae:	2401      	movs	r4, #1
   11fb0:	015a      	lsls	r2, r3, #5
   11fb2:	d5af      	bpl.n	11f14 <__aeabi_fadd+0xd8>
   11fb4:	2402      	movs	r4, #2
   11fb6:	e7dd      	b.n	11f74 <__aeabi_fadd+0x138>
   11fb8:	2a00      	cmp	r2, #0
   11fba:	d124      	bne.n	12006 <__aeabi_fadd+0x1ca>
   11fbc:	1c62      	adds	r2, r4, #1
   11fbe:	b2d2      	uxtb	r2, r2
   11fc0:	2a01      	cmp	r2, #1
   11fc2:	ddde      	ble.n	11f82 <__aeabi_fadd+0x146>
   11fc4:	1bde      	subs	r6, r3, r7
   11fc6:	0172      	lsls	r2, r6, #5
   11fc8:	d535      	bpl.n	12036 <__aeabi_fadd+0x1fa>
   11fca:	1afe      	subs	r6, r7, r3
   11fcc:	000d      	movs	r5, r1
   11fce:	e75c      	b.n	11e8a <__aeabi_fadd+0x4e>
   11fd0:	002a      	movs	r2, r5
   11fd2:	2300      	movs	r3, #0
   11fd4:	e77e      	b.n	11ed4 <__aeabi_fadd+0x98>
   11fd6:	0033      	movs	r3, r6
   11fd8:	4a60      	ldr	r2, [pc, #384]	; (1215c <__aeabi_fadd+0x320>)
   11fda:	1a24      	subs	r4, r4, r0
   11fdc:	4013      	ands	r3, r2
   11fde:	e768      	b.n	11eb2 <__aeabi_fadd+0x76>
   11fe0:	2900      	cmp	r1, #0
   11fe2:	d163      	bne.n	120ac <__aeabi_fadd+0x270>
   11fe4:	1c61      	adds	r1, r4, #1
   11fe6:	b2c8      	uxtb	r0, r1
   11fe8:	2801      	cmp	r0, #1
   11fea:	dd4e      	ble.n	1208a <__aeabi_fadd+0x24e>
   11fec:	29ff      	cmp	r1, #255	; 0xff
   11fee:	d049      	beq.n	12084 <__aeabi_fadd+0x248>
   11ff0:	4463      	add	r3, ip
   11ff2:	085b      	lsrs	r3, r3, #1
   11ff4:	000c      	movs	r4, r1
   11ff6:	e75c      	b.n	11eb2 <__aeabi_fadd+0x76>
   11ff8:	2aff      	cmp	r2, #255	; 0xff
   11ffa:	d041      	beq.n	12080 <__aeabi_fadd+0x244>
   11ffc:	000a      	movs	r2, r1
   11ffe:	e779      	b.n	11ef4 <__aeabi_fadd+0xb8>
   12000:	2201      	movs	r2, #1
   12002:	1a9b      	subs	r3, r3, r2
   12004:	e784      	b.n	11f10 <__aeabi_fadd+0xd4>
   12006:	2c00      	cmp	r4, #0
   12008:	d01d      	beq.n	12046 <__aeabi_fadd+0x20a>
   1200a:	28ff      	cmp	r0, #255	; 0xff
   1200c:	d022      	beq.n	12054 <__aeabi_fadd+0x218>
   1200e:	2480      	movs	r4, #128	; 0x80
   12010:	04e4      	lsls	r4, r4, #19
   12012:	4252      	negs	r2, r2
   12014:	4323      	orrs	r3, r4
   12016:	2a1b      	cmp	r2, #27
   12018:	dd00      	ble.n	1201c <__aeabi_fadd+0x1e0>
   1201a:	e08a      	b.n	12132 <__aeabi_fadd+0x2f6>
   1201c:	001c      	movs	r4, r3
   1201e:	2520      	movs	r5, #32
   12020:	40d4      	lsrs	r4, r2
   12022:	1aaa      	subs	r2, r5, r2
   12024:	4093      	lsls	r3, r2
   12026:	1e5a      	subs	r2, r3, #1
   12028:	4193      	sbcs	r3, r2
   1202a:	4323      	orrs	r3, r4
   1202c:	4662      	mov	r2, ip
   1202e:	0004      	movs	r4, r0
   12030:	1ad3      	subs	r3, r2, r3
   12032:	000d      	movs	r5, r1
   12034:	e725      	b.n	11e82 <__aeabi_fadd+0x46>
   12036:	2e00      	cmp	r6, #0
   12038:	d000      	beq.n	1203c <__aeabi_fadd+0x200>
   1203a:	e726      	b.n	11e8a <__aeabi_fadd+0x4e>
   1203c:	2200      	movs	r2, #0
   1203e:	2400      	movs	r4, #0
   12040:	e7a9      	b.n	11f96 <__aeabi_fadd+0x15a>
   12042:	000c      	movs	r4, r1
   12044:	e735      	b.n	11eb2 <__aeabi_fadd+0x76>
   12046:	2b00      	cmp	r3, #0
   12048:	d04d      	beq.n	120e6 <__aeabi_fadd+0x2aa>
   1204a:	43d2      	mvns	r2, r2
   1204c:	2a00      	cmp	r2, #0
   1204e:	d0ed      	beq.n	1202c <__aeabi_fadd+0x1f0>
   12050:	28ff      	cmp	r0, #255	; 0xff
   12052:	d1e0      	bne.n	12016 <__aeabi_fadd+0x1da>
   12054:	4663      	mov	r3, ip
   12056:	24ff      	movs	r4, #255	; 0xff
   12058:	000d      	movs	r5, r1
   1205a:	e72a      	b.n	11eb2 <__aeabi_fadd+0x76>
   1205c:	29ff      	cmp	r1, #255	; 0xff
   1205e:	d00f      	beq.n	12080 <__aeabi_fadd+0x244>
   12060:	0001      	movs	r1, r0
   12062:	e773      	b.n	11f4c <__aeabi_fadd+0x110>
   12064:	2b00      	cmp	r3, #0
   12066:	d061      	beq.n	1212c <__aeabi_fadd+0x2f0>
   12068:	24ff      	movs	r4, #255	; 0xff
   1206a:	2f00      	cmp	r7, #0
   1206c:	d100      	bne.n	12070 <__aeabi_fadd+0x234>
   1206e:	e720      	b.n	11eb2 <__aeabi_fadd+0x76>
   12070:	2280      	movs	r2, #128	; 0x80
   12072:	4641      	mov	r1, r8
   12074:	03d2      	lsls	r2, r2, #15
   12076:	4211      	tst	r1, r2
   12078:	d002      	beq.n	12080 <__aeabi_fadd+0x244>
   1207a:	4216      	tst	r6, r2
   1207c:	d100      	bne.n	12080 <__aeabi_fadd+0x244>
   1207e:	003b      	movs	r3, r7
   12080:	24ff      	movs	r4, #255	; 0xff
   12082:	e716      	b.n	11eb2 <__aeabi_fadd+0x76>
   12084:	24ff      	movs	r4, #255	; 0xff
   12086:	2300      	movs	r3, #0
   12088:	e724      	b.n	11ed4 <__aeabi_fadd+0x98>
   1208a:	2c00      	cmp	r4, #0
   1208c:	d1ea      	bne.n	12064 <__aeabi_fadd+0x228>
   1208e:	2b00      	cmp	r3, #0
   12090:	d058      	beq.n	12144 <__aeabi_fadd+0x308>
   12092:	2f00      	cmp	r7, #0
   12094:	d100      	bne.n	12098 <__aeabi_fadd+0x25c>
   12096:	e70c      	b.n	11eb2 <__aeabi_fadd+0x76>
   12098:	4463      	add	r3, ip
   1209a:	015a      	lsls	r2, r3, #5
   1209c:	d400      	bmi.n	120a0 <__aeabi_fadd+0x264>
   1209e:	e739      	b.n	11f14 <__aeabi_fadd+0xd8>
   120a0:	4a2e      	ldr	r2, [pc, #184]	; (1215c <__aeabi_fadd+0x320>)
   120a2:	000c      	movs	r4, r1
   120a4:	4013      	ands	r3, r2
   120a6:	e704      	b.n	11eb2 <__aeabi_fadd+0x76>
   120a8:	2101      	movs	r1, #1
   120aa:	e75c      	b.n	11f66 <__aeabi_fadd+0x12a>
   120ac:	2c00      	cmp	r4, #0
   120ae:	d11e      	bne.n	120ee <__aeabi_fadd+0x2b2>
   120b0:	2b00      	cmp	r3, #0
   120b2:	d040      	beq.n	12136 <__aeabi_fadd+0x2fa>
   120b4:	43c9      	mvns	r1, r1
   120b6:	2900      	cmp	r1, #0
   120b8:	d00b      	beq.n	120d2 <__aeabi_fadd+0x296>
   120ba:	28ff      	cmp	r0, #255	; 0xff
   120bc:	d036      	beq.n	1212c <__aeabi_fadd+0x2f0>
   120be:	291b      	cmp	r1, #27
   120c0:	dc47      	bgt.n	12152 <__aeabi_fadd+0x316>
   120c2:	001c      	movs	r4, r3
   120c4:	2620      	movs	r6, #32
   120c6:	40cc      	lsrs	r4, r1
   120c8:	1a71      	subs	r1, r6, r1
   120ca:	408b      	lsls	r3, r1
   120cc:	1e59      	subs	r1, r3, #1
   120ce:	418b      	sbcs	r3, r1
   120d0:	4323      	orrs	r3, r4
   120d2:	4463      	add	r3, ip
   120d4:	0004      	movs	r4, r0
   120d6:	e747      	b.n	11f68 <__aeabi_fadd+0x12c>
   120d8:	2b00      	cmp	r3, #0
   120da:	d118      	bne.n	1210e <__aeabi_fadd+0x2d2>
   120dc:	1e3b      	subs	r3, r7, #0
   120de:	d02d      	beq.n	1213c <__aeabi_fadd+0x300>
   120e0:	000d      	movs	r5, r1
   120e2:	24ff      	movs	r4, #255	; 0xff
   120e4:	e6e5      	b.n	11eb2 <__aeabi_fadd+0x76>
   120e6:	003b      	movs	r3, r7
   120e8:	0004      	movs	r4, r0
   120ea:	000d      	movs	r5, r1
   120ec:	e6e1      	b.n	11eb2 <__aeabi_fadd+0x76>
   120ee:	28ff      	cmp	r0, #255	; 0xff
   120f0:	d01c      	beq.n	1212c <__aeabi_fadd+0x2f0>
   120f2:	2480      	movs	r4, #128	; 0x80
   120f4:	04e4      	lsls	r4, r4, #19
   120f6:	4249      	negs	r1, r1
   120f8:	4323      	orrs	r3, r4
   120fa:	e7e0      	b.n	120be <__aeabi_fadd+0x282>
   120fc:	2f00      	cmp	r7, #0
   120fe:	d100      	bne.n	12102 <__aeabi_fadd+0x2c6>
   12100:	e6d7      	b.n	11eb2 <__aeabi_fadd+0x76>
   12102:	1bde      	subs	r6, r3, r7
   12104:	0172      	lsls	r2, r6, #5
   12106:	d51f      	bpl.n	12148 <__aeabi_fadd+0x30c>
   12108:	1afb      	subs	r3, r7, r3
   1210a:	000d      	movs	r5, r1
   1210c:	e6d1      	b.n	11eb2 <__aeabi_fadd+0x76>
   1210e:	24ff      	movs	r4, #255	; 0xff
   12110:	2f00      	cmp	r7, #0
   12112:	d100      	bne.n	12116 <__aeabi_fadd+0x2da>
   12114:	e6cd      	b.n	11eb2 <__aeabi_fadd+0x76>
   12116:	2280      	movs	r2, #128	; 0x80
   12118:	4640      	mov	r0, r8
   1211a:	03d2      	lsls	r2, r2, #15
   1211c:	4210      	tst	r0, r2
   1211e:	d0af      	beq.n	12080 <__aeabi_fadd+0x244>
   12120:	4216      	tst	r6, r2
   12122:	d1ad      	bne.n	12080 <__aeabi_fadd+0x244>
   12124:	003b      	movs	r3, r7
   12126:	000d      	movs	r5, r1
   12128:	24ff      	movs	r4, #255	; 0xff
   1212a:	e6c2      	b.n	11eb2 <__aeabi_fadd+0x76>
   1212c:	4663      	mov	r3, ip
   1212e:	24ff      	movs	r4, #255	; 0xff
   12130:	e6bf      	b.n	11eb2 <__aeabi_fadd+0x76>
   12132:	2301      	movs	r3, #1
   12134:	e77a      	b.n	1202c <__aeabi_fadd+0x1f0>
   12136:	003b      	movs	r3, r7
   12138:	0004      	movs	r4, r0
   1213a:	e6ba      	b.n	11eb2 <__aeabi_fadd+0x76>
   1213c:	2680      	movs	r6, #128	; 0x80
   1213e:	2200      	movs	r2, #0
   12140:	03f6      	lsls	r6, r6, #15
   12142:	e6f0      	b.n	11f26 <__aeabi_fadd+0xea>
   12144:	003b      	movs	r3, r7
   12146:	e6b4      	b.n	11eb2 <__aeabi_fadd+0x76>
   12148:	1e33      	subs	r3, r6, #0
   1214a:	d000      	beq.n	1214e <__aeabi_fadd+0x312>
   1214c:	e6e2      	b.n	11f14 <__aeabi_fadd+0xd8>
   1214e:	2200      	movs	r2, #0
   12150:	e721      	b.n	11f96 <__aeabi_fadd+0x15a>
   12152:	2301      	movs	r3, #1
   12154:	e7bd      	b.n	120d2 <__aeabi_fadd+0x296>
   12156:	46c0      	nop			; (mov r8, r8)
   12158:	7dffffff 	.word	0x7dffffff
   1215c:	fbffffff 	.word	0xfbffffff

00012160 <__aeabi_fdiv>:
   12160:	b5f0      	push	{r4, r5, r6, r7, lr}
   12162:	4657      	mov	r7, sl
   12164:	464e      	mov	r6, r9
   12166:	46de      	mov	lr, fp
   12168:	4645      	mov	r5, r8
   1216a:	b5e0      	push	{r5, r6, r7, lr}
   1216c:	0244      	lsls	r4, r0, #9
   1216e:	0043      	lsls	r3, r0, #1
   12170:	0fc6      	lsrs	r6, r0, #31
   12172:	b083      	sub	sp, #12
   12174:	1c0f      	adds	r7, r1, #0
   12176:	0a64      	lsrs	r4, r4, #9
   12178:	0e1b      	lsrs	r3, r3, #24
   1217a:	46b2      	mov	sl, r6
   1217c:	d053      	beq.n	12226 <__aeabi_fdiv+0xc6>
   1217e:	2bff      	cmp	r3, #255	; 0xff
   12180:	d027      	beq.n	121d2 <__aeabi_fdiv+0x72>
   12182:	2280      	movs	r2, #128	; 0x80
   12184:	00e4      	lsls	r4, r4, #3
   12186:	04d2      	lsls	r2, r2, #19
   12188:	4314      	orrs	r4, r2
   1218a:	227f      	movs	r2, #127	; 0x7f
   1218c:	4252      	negs	r2, r2
   1218e:	4690      	mov	r8, r2
   12190:	4498      	add	r8, r3
   12192:	2300      	movs	r3, #0
   12194:	4699      	mov	r9, r3
   12196:	469b      	mov	fp, r3
   12198:	027d      	lsls	r5, r7, #9
   1219a:	0078      	lsls	r0, r7, #1
   1219c:	0ffb      	lsrs	r3, r7, #31
   1219e:	0a6d      	lsrs	r5, r5, #9
   121a0:	0e00      	lsrs	r0, r0, #24
   121a2:	9300      	str	r3, [sp, #0]
   121a4:	d024      	beq.n	121f0 <__aeabi_fdiv+0x90>
   121a6:	28ff      	cmp	r0, #255	; 0xff
   121a8:	d046      	beq.n	12238 <__aeabi_fdiv+0xd8>
   121aa:	2380      	movs	r3, #128	; 0x80
   121ac:	2100      	movs	r1, #0
   121ae:	00ed      	lsls	r5, r5, #3
   121b0:	04db      	lsls	r3, r3, #19
   121b2:	431d      	orrs	r5, r3
   121b4:	387f      	subs	r0, #127	; 0x7f
   121b6:	4647      	mov	r7, r8
   121b8:	1a38      	subs	r0, r7, r0
   121ba:	464f      	mov	r7, r9
   121bc:	430f      	orrs	r7, r1
   121be:	00bf      	lsls	r7, r7, #2
   121c0:	46b9      	mov	r9, r7
   121c2:	0033      	movs	r3, r6
   121c4:	9a00      	ldr	r2, [sp, #0]
   121c6:	4f87      	ldr	r7, [pc, #540]	; (123e4 <__aeabi_fdiv+0x284>)
   121c8:	4053      	eors	r3, r2
   121ca:	464a      	mov	r2, r9
   121cc:	58ba      	ldr	r2, [r7, r2]
   121ce:	9301      	str	r3, [sp, #4]
   121d0:	4697      	mov	pc, r2
   121d2:	2c00      	cmp	r4, #0
   121d4:	d14e      	bne.n	12274 <__aeabi_fdiv+0x114>
   121d6:	2308      	movs	r3, #8
   121d8:	4699      	mov	r9, r3
   121da:	33f7      	adds	r3, #247	; 0xf7
   121dc:	4698      	mov	r8, r3
   121de:	3bfd      	subs	r3, #253	; 0xfd
   121e0:	469b      	mov	fp, r3
   121e2:	027d      	lsls	r5, r7, #9
   121e4:	0078      	lsls	r0, r7, #1
   121e6:	0ffb      	lsrs	r3, r7, #31
   121e8:	0a6d      	lsrs	r5, r5, #9
   121ea:	0e00      	lsrs	r0, r0, #24
   121ec:	9300      	str	r3, [sp, #0]
   121ee:	d1da      	bne.n	121a6 <__aeabi_fdiv+0x46>
   121f0:	2d00      	cmp	r5, #0
   121f2:	d126      	bne.n	12242 <__aeabi_fdiv+0xe2>
   121f4:	2000      	movs	r0, #0
   121f6:	2101      	movs	r1, #1
   121f8:	0033      	movs	r3, r6
   121fa:	9a00      	ldr	r2, [sp, #0]
   121fc:	4f7a      	ldr	r7, [pc, #488]	; (123e8 <__aeabi_fdiv+0x288>)
   121fe:	4053      	eors	r3, r2
   12200:	4642      	mov	r2, r8
   12202:	1a10      	subs	r0, r2, r0
   12204:	464a      	mov	r2, r9
   12206:	430a      	orrs	r2, r1
   12208:	0092      	lsls	r2, r2, #2
   1220a:	58ba      	ldr	r2, [r7, r2]
   1220c:	001d      	movs	r5, r3
   1220e:	4697      	mov	pc, r2
   12210:	9b00      	ldr	r3, [sp, #0]
   12212:	002c      	movs	r4, r5
   12214:	469a      	mov	sl, r3
   12216:	468b      	mov	fp, r1
   12218:	465b      	mov	r3, fp
   1221a:	2b02      	cmp	r3, #2
   1221c:	d131      	bne.n	12282 <__aeabi_fdiv+0x122>
   1221e:	4653      	mov	r3, sl
   12220:	21ff      	movs	r1, #255	; 0xff
   12222:	2400      	movs	r4, #0
   12224:	e038      	b.n	12298 <__aeabi_fdiv+0x138>
   12226:	2c00      	cmp	r4, #0
   12228:	d117      	bne.n	1225a <__aeabi_fdiv+0xfa>
   1222a:	2304      	movs	r3, #4
   1222c:	4699      	mov	r9, r3
   1222e:	2300      	movs	r3, #0
   12230:	4698      	mov	r8, r3
   12232:	3301      	adds	r3, #1
   12234:	469b      	mov	fp, r3
   12236:	e7af      	b.n	12198 <__aeabi_fdiv+0x38>
   12238:	20ff      	movs	r0, #255	; 0xff
   1223a:	2d00      	cmp	r5, #0
   1223c:	d10b      	bne.n	12256 <__aeabi_fdiv+0xf6>
   1223e:	2102      	movs	r1, #2
   12240:	e7da      	b.n	121f8 <__aeabi_fdiv+0x98>
   12242:	0028      	movs	r0, r5
   12244:	f002 fa10 	bl	14668 <__clzsi2>
   12248:	1f43      	subs	r3, r0, #5
   1224a:	409d      	lsls	r5, r3
   1224c:	2376      	movs	r3, #118	; 0x76
   1224e:	425b      	negs	r3, r3
   12250:	1a18      	subs	r0, r3, r0
   12252:	2100      	movs	r1, #0
   12254:	e7af      	b.n	121b6 <__aeabi_fdiv+0x56>
   12256:	2103      	movs	r1, #3
   12258:	e7ad      	b.n	121b6 <__aeabi_fdiv+0x56>
   1225a:	0020      	movs	r0, r4
   1225c:	f002 fa04 	bl	14668 <__clzsi2>
   12260:	1f43      	subs	r3, r0, #5
   12262:	409c      	lsls	r4, r3
   12264:	2376      	movs	r3, #118	; 0x76
   12266:	425b      	negs	r3, r3
   12268:	1a1b      	subs	r3, r3, r0
   1226a:	4698      	mov	r8, r3
   1226c:	2300      	movs	r3, #0
   1226e:	4699      	mov	r9, r3
   12270:	469b      	mov	fp, r3
   12272:	e791      	b.n	12198 <__aeabi_fdiv+0x38>
   12274:	230c      	movs	r3, #12
   12276:	4699      	mov	r9, r3
   12278:	33f3      	adds	r3, #243	; 0xf3
   1227a:	4698      	mov	r8, r3
   1227c:	3bfc      	subs	r3, #252	; 0xfc
   1227e:	469b      	mov	fp, r3
   12280:	e78a      	b.n	12198 <__aeabi_fdiv+0x38>
   12282:	2b03      	cmp	r3, #3
   12284:	d100      	bne.n	12288 <__aeabi_fdiv+0x128>
   12286:	e0a5      	b.n	123d4 <__aeabi_fdiv+0x274>
   12288:	4655      	mov	r5, sl
   1228a:	2b01      	cmp	r3, #1
   1228c:	d000      	beq.n	12290 <__aeabi_fdiv+0x130>
   1228e:	e081      	b.n	12394 <__aeabi_fdiv+0x234>
   12290:	2301      	movs	r3, #1
   12292:	2100      	movs	r1, #0
   12294:	2400      	movs	r4, #0
   12296:	402b      	ands	r3, r5
   12298:	0264      	lsls	r4, r4, #9
   1229a:	05c9      	lsls	r1, r1, #23
   1229c:	0a60      	lsrs	r0, r4, #9
   1229e:	07db      	lsls	r3, r3, #31
   122a0:	4308      	orrs	r0, r1
   122a2:	4318      	orrs	r0, r3
   122a4:	b003      	add	sp, #12
   122a6:	bc3c      	pop	{r2, r3, r4, r5}
   122a8:	4690      	mov	r8, r2
   122aa:	4699      	mov	r9, r3
   122ac:	46a2      	mov	sl, r4
   122ae:	46ab      	mov	fp, r5
   122b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   122b2:	2480      	movs	r4, #128	; 0x80
   122b4:	2300      	movs	r3, #0
   122b6:	03e4      	lsls	r4, r4, #15
   122b8:	21ff      	movs	r1, #255	; 0xff
   122ba:	e7ed      	b.n	12298 <__aeabi_fdiv+0x138>
   122bc:	21ff      	movs	r1, #255	; 0xff
   122be:	2400      	movs	r4, #0
   122c0:	e7ea      	b.n	12298 <__aeabi_fdiv+0x138>
   122c2:	2301      	movs	r3, #1
   122c4:	1a59      	subs	r1, r3, r1
   122c6:	291b      	cmp	r1, #27
   122c8:	dd66      	ble.n	12398 <__aeabi_fdiv+0x238>
   122ca:	9a01      	ldr	r2, [sp, #4]
   122cc:	4013      	ands	r3, r2
   122ce:	2100      	movs	r1, #0
   122d0:	2400      	movs	r4, #0
   122d2:	e7e1      	b.n	12298 <__aeabi_fdiv+0x138>
   122d4:	2380      	movs	r3, #128	; 0x80
   122d6:	03db      	lsls	r3, r3, #15
   122d8:	421c      	tst	r4, r3
   122da:	d038      	beq.n	1234e <__aeabi_fdiv+0x1ee>
   122dc:	421d      	tst	r5, r3
   122de:	d051      	beq.n	12384 <__aeabi_fdiv+0x224>
   122e0:	431c      	orrs	r4, r3
   122e2:	0264      	lsls	r4, r4, #9
   122e4:	0a64      	lsrs	r4, r4, #9
   122e6:	0033      	movs	r3, r6
   122e8:	21ff      	movs	r1, #255	; 0xff
   122ea:	e7d5      	b.n	12298 <__aeabi_fdiv+0x138>
   122ec:	0163      	lsls	r3, r4, #5
   122ee:	016c      	lsls	r4, r5, #5
   122f0:	42a3      	cmp	r3, r4
   122f2:	d23b      	bcs.n	1236c <__aeabi_fdiv+0x20c>
   122f4:	261b      	movs	r6, #27
   122f6:	2100      	movs	r1, #0
   122f8:	3801      	subs	r0, #1
   122fa:	2501      	movs	r5, #1
   122fc:	001f      	movs	r7, r3
   122fe:	0049      	lsls	r1, r1, #1
   12300:	005b      	lsls	r3, r3, #1
   12302:	2f00      	cmp	r7, #0
   12304:	db01      	blt.n	1230a <__aeabi_fdiv+0x1aa>
   12306:	429c      	cmp	r4, r3
   12308:	d801      	bhi.n	1230e <__aeabi_fdiv+0x1ae>
   1230a:	1b1b      	subs	r3, r3, r4
   1230c:	4329      	orrs	r1, r5
   1230e:	3e01      	subs	r6, #1
   12310:	2e00      	cmp	r6, #0
   12312:	d1f3      	bne.n	122fc <__aeabi_fdiv+0x19c>
   12314:	001c      	movs	r4, r3
   12316:	1e63      	subs	r3, r4, #1
   12318:	419c      	sbcs	r4, r3
   1231a:	430c      	orrs	r4, r1
   1231c:	0001      	movs	r1, r0
   1231e:	317f      	adds	r1, #127	; 0x7f
   12320:	2900      	cmp	r1, #0
   12322:	ddce      	ble.n	122c2 <__aeabi_fdiv+0x162>
   12324:	0763      	lsls	r3, r4, #29
   12326:	d004      	beq.n	12332 <__aeabi_fdiv+0x1d2>
   12328:	230f      	movs	r3, #15
   1232a:	4023      	ands	r3, r4
   1232c:	2b04      	cmp	r3, #4
   1232e:	d000      	beq.n	12332 <__aeabi_fdiv+0x1d2>
   12330:	3404      	adds	r4, #4
   12332:	0123      	lsls	r3, r4, #4
   12334:	d503      	bpl.n	1233e <__aeabi_fdiv+0x1de>
   12336:	0001      	movs	r1, r0
   12338:	4b2c      	ldr	r3, [pc, #176]	; (123ec <__aeabi_fdiv+0x28c>)
   1233a:	3180      	adds	r1, #128	; 0x80
   1233c:	401c      	ands	r4, r3
   1233e:	29fe      	cmp	r1, #254	; 0xfe
   12340:	dd0d      	ble.n	1235e <__aeabi_fdiv+0x1fe>
   12342:	2301      	movs	r3, #1
   12344:	9a01      	ldr	r2, [sp, #4]
   12346:	21ff      	movs	r1, #255	; 0xff
   12348:	4013      	ands	r3, r2
   1234a:	2400      	movs	r4, #0
   1234c:	e7a4      	b.n	12298 <__aeabi_fdiv+0x138>
   1234e:	2380      	movs	r3, #128	; 0x80
   12350:	03db      	lsls	r3, r3, #15
   12352:	431c      	orrs	r4, r3
   12354:	0264      	lsls	r4, r4, #9
   12356:	0a64      	lsrs	r4, r4, #9
   12358:	0033      	movs	r3, r6
   1235a:	21ff      	movs	r1, #255	; 0xff
   1235c:	e79c      	b.n	12298 <__aeabi_fdiv+0x138>
   1235e:	2301      	movs	r3, #1
   12360:	9a01      	ldr	r2, [sp, #4]
   12362:	01a4      	lsls	r4, r4, #6
   12364:	0a64      	lsrs	r4, r4, #9
   12366:	b2c9      	uxtb	r1, r1
   12368:	4013      	ands	r3, r2
   1236a:	e795      	b.n	12298 <__aeabi_fdiv+0x138>
   1236c:	1b1b      	subs	r3, r3, r4
   1236e:	261a      	movs	r6, #26
   12370:	2101      	movs	r1, #1
   12372:	e7c2      	b.n	122fa <__aeabi_fdiv+0x19a>
   12374:	9b00      	ldr	r3, [sp, #0]
   12376:	468b      	mov	fp, r1
   12378:	469a      	mov	sl, r3
   1237a:	2400      	movs	r4, #0
   1237c:	e74c      	b.n	12218 <__aeabi_fdiv+0xb8>
   1237e:	0263      	lsls	r3, r4, #9
   12380:	d5e5      	bpl.n	1234e <__aeabi_fdiv+0x1ee>
   12382:	2500      	movs	r5, #0
   12384:	2480      	movs	r4, #128	; 0x80
   12386:	03e4      	lsls	r4, r4, #15
   12388:	432c      	orrs	r4, r5
   1238a:	0264      	lsls	r4, r4, #9
   1238c:	0a64      	lsrs	r4, r4, #9
   1238e:	9b00      	ldr	r3, [sp, #0]
   12390:	21ff      	movs	r1, #255	; 0xff
   12392:	e781      	b.n	12298 <__aeabi_fdiv+0x138>
   12394:	9501      	str	r5, [sp, #4]
   12396:	e7c1      	b.n	1231c <__aeabi_fdiv+0x1bc>
   12398:	0023      	movs	r3, r4
   1239a:	2020      	movs	r0, #32
   1239c:	40cb      	lsrs	r3, r1
   1239e:	1a41      	subs	r1, r0, r1
   123a0:	408c      	lsls	r4, r1
   123a2:	1e61      	subs	r1, r4, #1
   123a4:	418c      	sbcs	r4, r1
   123a6:	431c      	orrs	r4, r3
   123a8:	0763      	lsls	r3, r4, #29
   123aa:	d004      	beq.n	123b6 <__aeabi_fdiv+0x256>
   123ac:	230f      	movs	r3, #15
   123ae:	4023      	ands	r3, r4
   123b0:	2b04      	cmp	r3, #4
   123b2:	d000      	beq.n	123b6 <__aeabi_fdiv+0x256>
   123b4:	3404      	adds	r4, #4
   123b6:	0163      	lsls	r3, r4, #5
   123b8:	d505      	bpl.n	123c6 <__aeabi_fdiv+0x266>
   123ba:	2301      	movs	r3, #1
   123bc:	9a01      	ldr	r2, [sp, #4]
   123be:	2101      	movs	r1, #1
   123c0:	4013      	ands	r3, r2
   123c2:	2400      	movs	r4, #0
   123c4:	e768      	b.n	12298 <__aeabi_fdiv+0x138>
   123c6:	2301      	movs	r3, #1
   123c8:	9a01      	ldr	r2, [sp, #4]
   123ca:	01a4      	lsls	r4, r4, #6
   123cc:	0a64      	lsrs	r4, r4, #9
   123ce:	4013      	ands	r3, r2
   123d0:	2100      	movs	r1, #0
   123d2:	e761      	b.n	12298 <__aeabi_fdiv+0x138>
   123d4:	2380      	movs	r3, #128	; 0x80
   123d6:	03db      	lsls	r3, r3, #15
   123d8:	431c      	orrs	r4, r3
   123da:	0264      	lsls	r4, r4, #9
   123dc:	0a64      	lsrs	r4, r4, #9
   123de:	4653      	mov	r3, sl
   123e0:	21ff      	movs	r1, #255	; 0xff
   123e2:	e759      	b.n	12298 <__aeabi_fdiv+0x138>
   123e4:	0001cc18 	.word	0x0001cc18
   123e8:	0001cc58 	.word	0x0001cc58
   123ec:	f7ffffff 	.word	0xf7ffffff

000123f0 <__eqsf2>:
   123f0:	b570      	push	{r4, r5, r6, lr}
   123f2:	0042      	lsls	r2, r0, #1
   123f4:	0245      	lsls	r5, r0, #9
   123f6:	024e      	lsls	r6, r1, #9
   123f8:	004c      	lsls	r4, r1, #1
   123fa:	0fc3      	lsrs	r3, r0, #31
   123fc:	0a6d      	lsrs	r5, r5, #9
   123fe:	0e12      	lsrs	r2, r2, #24
   12400:	0a76      	lsrs	r6, r6, #9
   12402:	0e24      	lsrs	r4, r4, #24
   12404:	0fc9      	lsrs	r1, r1, #31
   12406:	2001      	movs	r0, #1
   12408:	2aff      	cmp	r2, #255	; 0xff
   1240a:	d006      	beq.n	1241a <__eqsf2+0x2a>
   1240c:	2cff      	cmp	r4, #255	; 0xff
   1240e:	d003      	beq.n	12418 <__eqsf2+0x28>
   12410:	42a2      	cmp	r2, r4
   12412:	d101      	bne.n	12418 <__eqsf2+0x28>
   12414:	42b5      	cmp	r5, r6
   12416:	d006      	beq.n	12426 <__eqsf2+0x36>
   12418:	bd70      	pop	{r4, r5, r6, pc}
   1241a:	2d00      	cmp	r5, #0
   1241c:	d1fc      	bne.n	12418 <__eqsf2+0x28>
   1241e:	2cff      	cmp	r4, #255	; 0xff
   12420:	d1fa      	bne.n	12418 <__eqsf2+0x28>
   12422:	2e00      	cmp	r6, #0
   12424:	d1f8      	bne.n	12418 <__eqsf2+0x28>
   12426:	428b      	cmp	r3, r1
   12428:	d006      	beq.n	12438 <__eqsf2+0x48>
   1242a:	2001      	movs	r0, #1
   1242c:	2a00      	cmp	r2, #0
   1242e:	d1f3      	bne.n	12418 <__eqsf2+0x28>
   12430:	0028      	movs	r0, r5
   12432:	1e45      	subs	r5, r0, #1
   12434:	41a8      	sbcs	r0, r5
   12436:	e7ef      	b.n	12418 <__eqsf2+0x28>
   12438:	2000      	movs	r0, #0
   1243a:	e7ed      	b.n	12418 <__eqsf2+0x28>

0001243c <__gesf2>:
   1243c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1243e:	0042      	lsls	r2, r0, #1
   12440:	0245      	lsls	r5, r0, #9
   12442:	024c      	lsls	r4, r1, #9
   12444:	0fc3      	lsrs	r3, r0, #31
   12446:	0048      	lsls	r0, r1, #1
   12448:	0a6d      	lsrs	r5, r5, #9
   1244a:	0e12      	lsrs	r2, r2, #24
   1244c:	0a64      	lsrs	r4, r4, #9
   1244e:	0e00      	lsrs	r0, r0, #24
   12450:	0fc9      	lsrs	r1, r1, #31
   12452:	2aff      	cmp	r2, #255	; 0xff
   12454:	d01e      	beq.n	12494 <__gesf2+0x58>
   12456:	28ff      	cmp	r0, #255	; 0xff
   12458:	d021      	beq.n	1249e <__gesf2+0x62>
   1245a:	2a00      	cmp	r2, #0
   1245c:	d10a      	bne.n	12474 <__gesf2+0x38>
   1245e:	426e      	negs	r6, r5
   12460:	416e      	adcs	r6, r5
   12462:	b2f6      	uxtb	r6, r6
   12464:	2800      	cmp	r0, #0
   12466:	d10f      	bne.n	12488 <__gesf2+0x4c>
   12468:	2c00      	cmp	r4, #0
   1246a:	d10d      	bne.n	12488 <__gesf2+0x4c>
   1246c:	2000      	movs	r0, #0
   1246e:	2d00      	cmp	r5, #0
   12470:	d009      	beq.n	12486 <__gesf2+0x4a>
   12472:	e005      	b.n	12480 <__gesf2+0x44>
   12474:	2800      	cmp	r0, #0
   12476:	d101      	bne.n	1247c <__gesf2+0x40>
   12478:	2c00      	cmp	r4, #0
   1247a:	d001      	beq.n	12480 <__gesf2+0x44>
   1247c:	428b      	cmp	r3, r1
   1247e:	d011      	beq.n	124a4 <__gesf2+0x68>
   12480:	2101      	movs	r1, #1
   12482:	4258      	negs	r0, r3
   12484:	4308      	orrs	r0, r1
   12486:	bdf0      	pop	{r4, r5, r6, r7, pc}
   12488:	2e00      	cmp	r6, #0
   1248a:	d0f7      	beq.n	1247c <__gesf2+0x40>
   1248c:	2001      	movs	r0, #1
   1248e:	3901      	subs	r1, #1
   12490:	4308      	orrs	r0, r1
   12492:	e7f8      	b.n	12486 <__gesf2+0x4a>
   12494:	2d00      	cmp	r5, #0
   12496:	d0de      	beq.n	12456 <__gesf2+0x1a>
   12498:	2002      	movs	r0, #2
   1249a:	4240      	negs	r0, r0
   1249c:	e7f3      	b.n	12486 <__gesf2+0x4a>
   1249e:	2c00      	cmp	r4, #0
   124a0:	d0db      	beq.n	1245a <__gesf2+0x1e>
   124a2:	e7f9      	b.n	12498 <__gesf2+0x5c>
   124a4:	4282      	cmp	r2, r0
   124a6:	dceb      	bgt.n	12480 <__gesf2+0x44>
   124a8:	db04      	blt.n	124b4 <__gesf2+0x78>
   124aa:	42a5      	cmp	r5, r4
   124ac:	d8e8      	bhi.n	12480 <__gesf2+0x44>
   124ae:	2000      	movs	r0, #0
   124b0:	42a5      	cmp	r5, r4
   124b2:	d2e8      	bcs.n	12486 <__gesf2+0x4a>
   124b4:	2101      	movs	r1, #1
   124b6:	1e58      	subs	r0, r3, #1
   124b8:	4308      	orrs	r0, r1
   124ba:	e7e4      	b.n	12486 <__gesf2+0x4a>

000124bc <__lesf2>:
   124bc:	b5f0      	push	{r4, r5, r6, r7, lr}
   124be:	0042      	lsls	r2, r0, #1
   124c0:	024d      	lsls	r5, r1, #9
   124c2:	004c      	lsls	r4, r1, #1
   124c4:	0246      	lsls	r6, r0, #9
   124c6:	0a76      	lsrs	r6, r6, #9
   124c8:	0e12      	lsrs	r2, r2, #24
   124ca:	0fc3      	lsrs	r3, r0, #31
   124cc:	0a6d      	lsrs	r5, r5, #9
   124ce:	0e24      	lsrs	r4, r4, #24
   124d0:	0fc9      	lsrs	r1, r1, #31
   124d2:	2aff      	cmp	r2, #255	; 0xff
   124d4:	d016      	beq.n	12504 <__lesf2+0x48>
   124d6:	2cff      	cmp	r4, #255	; 0xff
   124d8:	d018      	beq.n	1250c <__lesf2+0x50>
   124da:	2a00      	cmp	r2, #0
   124dc:	d10a      	bne.n	124f4 <__lesf2+0x38>
   124de:	4270      	negs	r0, r6
   124e0:	4170      	adcs	r0, r6
   124e2:	b2c0      	uxtb	r0, r0
   124e4:	2c00      	cmp	r4, #0
   124e6:	d015      	beq.n	12514 <__lesf2+0x58>
   124e8:	2800      	cmp	r0, #0
   124ea:	d005      	beq.n	124f8 <__lesf2+0x3c>
   124ec:	2001      	movs	r0, #1
   124ee:	3901      	subs	r1, #1
   124f0:	4308      	orrs	r0, r1
   124f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   124f4:	2c00      	cmp	r4, #0
   124f6:	d013      	beq.n	12520 <__lesf2+0x64>
   124f8:	4299      	cmp	r1, r3
   124fa:	d014      	beq.n	12526 <__lesf2+0x6a>
   124fc:	2001      	movs	r0, #1
   124fe:	425b      	negs	r3, r3
   12500:	4318      	orrs	r0, r3
   12502:	e7f6      	b.n	124f2 <__lesf2+0x36>
   12504:	2002      	movs	r0, #2
   12506:	2e00      	cmp	r6, #0
   12508:	d1f3      	bne.n	124f2 <__lesf2+0x36>
   1250a:	e7e4      	b.n	124d6 <__lesf2+0x1a>
   1250c:	2002      	movs	r0, #2
   1250e:	2d00      	cmp	r5, #0
   12510:	d1ef      	bne.n	124f2 <__lesf2+0x36>
   12512:	e7e2      	b.n	124da <__lesf2+0x1e>
   12514:	2d00      	cmp	r5, #0
   12516:	d1e7      	bne.n	124e8 <__lesf2+0x2c>
   12518:	2000      	movs	r0, #0
   1251a:	2e00      	cmp	r6, #0
   1251c:	d0e9      	beq.n	124f2 <__lesf2+0x36>
   1251e:	e7ed      	b.n	124fc <__lesf2+0x40>
   12520:	2d00      	cmp	r5, #0
   12522:	d1e9      	bne.n	124f8 <__lesf2+0x3c>
   12524:	e7ea      	b.n	124fc <__lesf2+0x40>
   12526:	42a2      	cmp	r2, r4
   12528:	dc06      	bgt.n	12538 <__lesf2+0x7c>
   1252a:	dbdf      	blt.n	124ec <__lesf2+0x30>
   1252c:	42ae      	cmp	r6, r5
   1252e:	d803      	bhi.n	12538 <__lesf2+0x7c>
   12530:	2000      	movs	r0, #0
   12532:	42ae      	cmp	r6, r5
   12534:	d3da      	bcc.n	124ec <__lesf2+0x30>
   12536:	e7dc      	b.n	124f2 <__lesf2+0x36>
   12538:	2001      	movs	r0, #1
   1253a:	4249      	negs	r1, r1
   1253c:	4308      	orrs	r0, r1
   1253e:	e7d8      	b.n	124f2 <__lesf2+0x36>

00012540 <__aeabi_fmul>:
   12540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   12542:	4657      	mov	r7, sl
   12544:	464e      	mov	r6, r9
   12546:	4645      	mov	r5, r8
   12548:	46de      	mov	lr, fp
   1254a:	b5e0      	push	{r5, r6, r7, lr}
   1254c:	0247      	lsls	r7, r0, #9
   1254e:	0046      	lsls	r6, r0, #1
   12550:	4688      	mov	r8, r1
   12552:	0a7f      	lsrs	r7, r7, #9
   12554:	0e36      	lsrs	r6, r6, #24
   12556:	0fc4      	lsrs	r4, r0, #31
   12558:	2e00      	cmp	r6, #0
   1255a:	d047      	beq.n	125ec <__aeabi_fmul+0xac>
   1255c:	2eff      	cmp	r6, #255	; 0xff
   1255e:	d024      	beq.n	125aa <__aeabi_fmul+0x6a>
   12560:	00fb      	lsls	r3, r7, #3
   12562:	2780      	movs	r7, #128	; 0x80
   12564:	04ff      	lsls	r7, r7, #19
   12566:	431f      	orrs	r7, r3
   12568:	2300      	movs	r3, #0
   1256a:	4699      	mov	r9, r3
   1256c:	469a      	mov	sl, r3
   1256e:	3e7f      	subs	r6, #127	; 0x7f
   12570:	4643      	mov	r3, r8
   12572:	025d      	lsls	r5, r3, #9
   12574:	0058      	lsls	r0, r3, #1
   12576:	0fdb      	lsrs	r3, r3, #31
   12578:	0a6d      	lsrs	r5, r5, #9
   1257a:	0e00      	lsrs	r0, r0, #24
   1257c:	4698      	mov	r8, r3
   1257e:	d043      	beq.n	12608 <__aeabi_fmul+0xc8>
   12580:	28ff      	cmp	r0, #255	; 0xff
   12582:	d03b      	beq.n	125fc <__aeabi_fmul+0xbc>
   12584:	00eb      	lsls	r3, r5, #3
   12586:	2580      	movs	r5, #128	; 0x80
   12588:	2200      	movs	r2, #0
   1258a:	04ed      	lsls	r5, r5, #19
   1258c:	431d      	orrs	r5, r3
   1258e:	387f      	subs	r0, #127	; 0x7f
   12590:	1836      	adds	r6, r6, r0
   12592:	1c73      	adds	r3, r6, #1
   12594:	4641      	mov	r1, r8
   12596:	469b      	mov	fp, r3
   12598:	464b      	mov	r3, r9
   1259a:	4061      	eors	r1, r4
   1259c:	4313      	orrs	r3, r2
   1259e:	2b0f      	cmp	r3, #15
   125a0:	d864      	bhi.n	1266c <__aeabi_fmul+0x12c>
   125a2:	4875      	ldr	r0, [pc, #468]	; (12778 <__aeabi_fmul+0x238>)
   125a4:	009b      	lsls	r3, r3, #2
   125a6:	58c3      	ldr	r3, [r0, r3]
   125a8:	469f      	mov	pc, r3
   125aa:	2f00      	cmp	r7, #0
   125ac:	d142      	bne.n	12634 <__aeabi_fmul+0xf4>
   125ae:	2308      	movs	r3, #8
   125b0:	4699      	mov	r9, r3
   125b2:	3b06      	subs	r3, #6
   125b4:	26ff      	movs	r6, #255	; 0xff
   125b6:	469a      	mov	sl, r3
   125b8:	e7da      	b.n	12570 <__aeabi_fmul+0x30>
   125ba:	4641      	mov	r1, r8
   125bc:	2a02      	cmp	r2, #2
   125be:	d028      	beq.n	12612 <__aeabi_fmul+0xd2>
   125c0:	2a03      	cmp	r2, #3
   125c2:	d100      	bne.n	125c6 <__aeabi_fmul+0x86>
   125c4:	e0ce      	b.n	12764 <__aeabi_fmul+0x224>
   125c6:	2a01      	cmp	r2, #1
   125c8:	d000      	beq.n	125cc <__aeabi_fmul+0x8c>
   125ca:	e0ac      	b.n	12726 <__aeabi_fmul+0x1e6>
   125cc:	4011      	ands	r1, r2
   125ce:	2000      	movs	r0, #0
   125d0:	2200      	movs	r2, #0
   125d2:	b2cc      	uxtb	r4, r1
   125d4:	0240      	lsls	r0, r0, #9
   125d6:	05d2      	lsls	r2, r2, #23
   125d8:	0a40      	lsrs	r0, r0, #9
   125da:	07e4      	lsls	r4, r4, #31
   125dc:	4310      	orrs	r0, r2
   125de:	4320      	orrs	r0, r4
   125e0:	bc3c      	pop	{r2, r3, r4, r5}
   125e2:	4690      	mov	r8, r2
   125e4:	4699      	mov	r9, r3
   125e6:	46a2      	mov	sl, r4
   125e8:	46ab      	mov	fp, r5
   125ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   125ec:	2f00      	cmp	r7, #0
   125ee:	d115      	bne.n	1261c <__aeabi_fmul+0xdc>
   125f0:	2304      	movs	r3, #4
   125f2:	4699      	mov	r9, r3
   125f4:	3b03      	subs	r3, #3
   125f6:	2600      	movs	r6, #0
   125f8:	469a      	mov	sl, r3
   125fa:	e7b9      	b.n	12570 <__aeabi_fmul+0x30>
   125fc:	20ff      	movs	r0, #255	; 0xff
   125fe:	2202      	movs	r2, #2
   12600:	2d00      	cmp	r5, #0
   12602:	d0c5      	beq.n	12590 <__aeabi_fmul+0x50>
   12604:	2203      	movs	r2, #3
   12606:	e7c3      	b.n	12590 <__aeabi_fmul+0x50>
   12608:	2d00      	cmp	r5, #0
   1260a:	d119      	bne.n	12640 <__aeabi_fmul+0x100>
   1260c:	2000      	movs	r0, #0
   1260e:	2201      	movs	r2, #1
   12610:	e7be      	b.n	12590 <__aeabi_fmul+0x50>
   12612:	2401      	movs	r4, #1
   12614:	22ff      	movs	r2, #255	; 0xff
   12616:	400c      	ands	r4, r1
   12618:	2000      	movs	r0, #0
   1261a:	e7db      	b.n	125d4 <__aeabi_fmul+0x94>
   1261c:	0038      	movs	r0, r7
   1261e:	f002 f823 	bl	14668 <__clzsi2>
   12622:	2676      	movs	r6, #118	; 0x76
   12624:	1f43      	subs	r3, r0, #5
   12626:	409f      	lsls	r7, r3
   12628:	2300      	movs	r3, #0
   1262a:	4276      	negs	r6, r6
   1262c:	1a36      	subs	r6, r6, r0
   1262e:	4699      	mov	r9, r3
   12630:	469a      	mov	sl, r3
   12632:	e79d      	b.n	12570 <__aeabi_fmul+0x30>
   12634:	230c      	movs	r3, #12
   12636:	4699      	mov	r9, r3
   12638:	3b09      	subs	r3, #9
   1263a:	26ff      	movs	r6, #255	; 0xff
   1263c:	469a      	mov	sl, r3
   1263e:	e797      	b.n	12570 <__aeabi_fmul+0x30>
   12640:	0028      	movs	r0, r5
   12642:	f002 f811 	bl	14668 <__clzsi2>
   12646:	1f43      	subs	r3, r0, #5
   12648:	409d      	lsls	r5, r3
   1264a:	2376      	movs	r3, #118	; 0x76
   1264c:	425b      	negs	r3, r3
   1264e:	1a18      	subs	r0, r3, r0
   12650:	2200      	movs	r2, #0
   12652:	e79d      	b.n	12590 <__aeabi_fmul+0x50>
   12654:	2080      	movs	r0, #128	; 0x80
   12656:	2400      	movs	r4, #0
   12658:	03c0      	lsls	r0, r0, #15
   1265a:	22ff      	movs	r2, #255	; 0xff
   1265c:	e7ba      	b.n	125d4 <__aeabi_fmul+0x94>
   1265e:	003d      	movs	r5, r7
   12660:	4652      	mov	r2, sl
   12662:	e7ab      	b.n	125bc <__aeabi_fmul+0x7c>
   12664:	003d      	movs	r5, r7
   12666:	0021      	movs	r1, r4
   12668:	4652      	mov	r2, sl
   1266a:	e7a7      	b.n	125bc <__aeabi_fmul+0x7c>
   1266c:	0c3b      	lsrs	r3, r7, #16
   1266e:	469c      	mov	ip, r3
   12670:	042a      	lsls	r2, r5, #16
   12672:	0c12      	lsrs	r2, r2, #16
   12674:	0c2b      	lsrs	r3, r5, #16
   12676:	0014      	movs	r4, r2
   12678:	4660      	mov	r0, ip
   1267a:	4665      	mov	r5, ip
   1267c:	043f      	lsls	r7, r7, #16
   1267e:	0c3f      	lsrs	r7, r7, #16
   12680:	437c      	muls	r4, r7
   12682:	4342      	muls	r2, r0
   12684:	435d      	muls	r5, r3
   12686:	437b      	muls	r3, r7
   12688:	0c27      	lsrs	r7, r4, #16
   1268a:	189b      	adds	r3, r3, r2
   1268c:	18ff      	adds	r7, r7, r3
   1268e:	42ba      	cmp	r2, r7
   12690:	d903      	bls.n	1269a <__aeabi_fmul+0x15a>
   12692:	2380      	movs	r3, #128	; 0x80
   12694:	025b      	lsls	r3, r3, #9
   12696:	469c      	mov	ip, r3
   12698:	4465      	add	r5, ip
   1269a:	0424      	lsls	r4, r4, #16
   1269c:	043a      	lsls	r2, r7, #16
   1269e:	0c24      	lsrs	r4, r4, #16
   126a0:	1912      	adds	r2, r2, r4
   126a2:	0193      	lsls	r3, r2, #6
   126a4:	1e5c      	subs	r4, r3, #1
   126a6:	41a3      	sbcs	r3, r4
   126a8:	0c3f      	lsrs	r7, r7, #16
   126aa:	0e92      	lsrs	r2, r2, #26
   126ac:	197d      	adds	r5, r7, r5
   126ae:	431a      	orrs	r2, r3
   126b0:	01ad      	lsls	r5, r5, #6
   126b2:	4315      	orrs	r5, r2
   126b4:	012b      	lsls	r3, r5, #4
   126b6:	d504      	bpl.n	126c2 <__aeabi_fmul+0x182>
   126b8:	2301      	movs	r3, #1
   126ba:	465e      	mov	r6, fp
   126bc:	086a      	lsrs	r2, r5, #1
   126be:	401d      	ands	r5, r3
   126c0:	4315      	orrs	r5, r2
   126c2:	0032      	movs	r2, r6
   126c4:	327f      	adds	r2, #127	; 0x7f
   126c6:	2a00      	cmp	r2, #0
   126c8:	dd25      	ble.n	12716 <__aeabi_fmul+0x1d6>
   126ca:	076b      	lsls	r3, r5, #29
   126cc:	d004      	beq.n	126d8 <__aeabi_fmul+0x198>
   126ce:	230f      	movs	r3, #15
   126d0:	402b      	ands	r3, r5
   126d2:	2b04      	cmp	r3, #4
   126d4:	d000      	beq.n	126d8 <__aeabi_fmul+0x198>
   126d6:	3504      	adds	r5, #4
   126d8:	012b      	lsls	r3, r5, #4
   126da:	d503      	bpl.n	126e4 <__aeabi_fmul+0x1a4>
   126dc:	0032      	movs	r2, r6
   126de:	4b27      	ldr	r3, [pc, #156]	; (1277c <__aeabi_fmul+0x23c>)
   126e0:	3280      	adds	r2, #128	; 0x80
   126e2:	401d      	ands	r5, r3
   126e4:	2afe      	cmp	r2, #254	; 0xfe
   126e6:	dc94      	bgt.n	12612 <__aeabi_fmul+0xd2>
   126e8:	2401      	movs	r4, #1
   126ea:	01a8      	lsls	r0, r5, #6
   126ec:	0a40      	lsrs	r0, r0, #9
   126ee:	b2d2      	uxtb	r2, r2
   126f0:	400c      	ands	r4, r1
   126f2:	e76f      	b.n	125d4 <__aeabi_fmul+0x94>
   126f4:	2080      	movs	r0, #128	; 0x80
   126f6:	03c0      	lsls	r0, r0, #15
   126f8:	4207      	tst	r7, r0
   126fa:	d007      	beq.n	1270c <__aeabi_fmul+0x1cc>
   126fc:	4205      	tst	r5, r0
   126fe:	d105      	bne.n	1270c <__aeabi_fmul+0x1cc>
   12700:	4328      	orrs	r0, r5
   12702:	0240      	lsls	r0, r0, #9
   12704:	0a40      	lsrs	r0, r0, #9
   12706:	4644      	mov	r4, r8
   12708:	22ff      	movs	r2, #255	; 0xff
   1270a:	e763      	b.n	125d4 <__aeabi_fmul+0x94>
   1270c:	4338      	orrs	r0, r7
   1270e:	0240      	lsls	r0, r0, #9
   12710:	0a40      	lsrs	r0, r0, #9
   12712:	22ff      	movs	r2, #255	; 0xff
   12714:	e75e      	b.n	125d4 <__aeabi_fmul+0x94>
   12716:	2401      	movs	r4, #1
   12718:	1aa3      	subs	r3, r4, r2
   1271a:	2b1b      	cmp	r3, #27
   1271c:	dd05      	ble.n	1272a <__aeabi_fmul+0x1ea>
   1271e:	400c      	ands	r4, r1
   12720:	2200      	movs	r2, #0
   12722:	2000      	movs	r0, #0
   12724:	e756      	b.n	125d4 <__aeabi_fmul+0x94>
   12726:	465e      	mov	r6, fp
   12728:	e7cb      	b.n	126c2 <__aeabi_fmul+0x182>
   1272a:	002a      	movs	r2, r5
   1272c:	2020      	movs	r0, #32
   1272e:	40da      	lsrs	r2, r3
   12730:	1ac3      	subs	r3, r0, r3
   12732:	409d      	lsls	r5, r3
   12734:	002b      	movs	r3, r5
   12736:	1e5d      	subs	r5, r3, #1
   12738:	41ab      	sbcs	r3, r5
   1273a:	4313      	orrs	r3, r2
   1273c:	075a      	lsls	r2, r3, #29
   1273e:	d004      	beq.n	1274a <__aeabi_fmul+0x20a>
   12740:	220f      	movs	r2, #15
   12742:	401a      	ands	r2, r3
   12744:	2a04      	cmp	r2, #4
   12746:	d000      	beq.n	1274a <__aeabi_fmul+0x20a>
   12748:	3304      	adds	r3, #4
   1274a:	015a      	lsls	r2, r3, #5
   1274c:	d504      	bpl.n	12758 <__aeabi_fmul+0x218>
   1274e:	2401      	movs	r4, #1
   12750:	2201      	movs	r2, #1
   12752:	400c      	ands	r4, r1
   12754:	2000      	movs	r0, #0
   12756:	e73d      	b.n	125d4 <__aeabi_fmul+0x94>
   12758:	2401      	movs	r4, #1
   1275a:	019b      	lsls	r3, r3, #6
   1275c:	0a58      	lsrs	r0, r3, #9
   1275e:	400c      	ands	r4, r1
   12760:	2200      	movs	r2, #0
   12762:	e737      	b.n	125d4 <__aeabi_fmul+0x94>
   12764:	2080      	movs	r0, #128	; 0x80
   12766:	2401      	movs	r4, #1
   12768:	03c0      	lsls	r0, r0, #15
   1276a:	4328      	orrs	r0, r5
   1276c:	0240      	lsls	r0, r0, #9
   1276e:	0a40      	lsrs	r0, r0, #9
   12770:	400c      	ands	r4, r1
   12772:	22ff      	movs	r2, #255	; 0xff
   12774:	e72e      	b.n	125d4 <__aeabi_fmul+0x94>
   12776:	46c0      	nop			; (mov r8, r8)
   12778:	0001cc98 	.word	0x0001cc98
   1277c:	f7ffffff 	.word	0xf7ffffff

00012780 <__aeabi_fsub>:
   12780:	b5f0      	push	{r4, r5, r6, r7, lr}
   12782:	464f      	mov	r7, r9
   12784:	46d6      	mov	lr, sl
   12786:	4646      	mov	r6, r8
   12788:	0044      	lsls	r4, r0, #1
   1278a:	b5c0      	push	{r6, r7, lr}
   1278c:	0fc2      	lsrs	r2, r0, #31
   1278e:	0247      	lsls	r7, r0, #9
   12790:	0248      	lsls	r0, r1, #9
   12792:	0a40      	lsrs	r0, r0, #9
   12794:	4684      	mov	ip, r0
   12796:	4666      	mov	r6, ip
   12798:	0a7b      	lsrs	r3, r7, #9
   1279a:	0048      	lsls	r0, r1, #1
   1279c:	0fc9      	lsrs	r1, r1, #31
   1279e:	469a      	mov	sl, r3
   127a0:	0e24      	lsrs	r4, r4, #24
   127a2:	0015      	movs	r5, r2
   127a4:	00db      	lsls	r3, r3, #3
   127a6:	0e00      	lsrs	r0, r0, #24
   127a8:	4689      	mov	r9, r1
   127aa:	00f6      	lsls	r6, r6, #3
   127ac:	28ff      	cmp	r0, #255	; 0xff
   127ae:	d100      	bne.n	127b2 <__aeabi_fsub+0x32>
   127b0:	e08f      	b.n	128d2 <__aeabi_fsub+0x152>
   127b2:	2101      	movs	r1, #1
   127b4:	464f      	mov	r7, r9
   127b6:	404f      	eors	r7, r1
   127b8:	0039      	movs	r1, r7
   127ba:	4291      	cmp	r1, r2
   127bc:	d066      	beq.n	1288c <__aeabi_fsub+0x10c>
   127be:	1a22      	subs	r2, r4, r0
   127c0:	2a00      	cmp	r2, #0
   127c2:	dc00      	bgt.n	127c6 <__aeabi_fsub+0x46>
   127c4:	e09d      	b.n	12902 <__aeabi_fsub+0x182>
   127c6:	2800      	cmp	r0, #0
   127c8:	d13d      	bne.n	12846 <__aeabi_fsub+0xc6>
   127ca:	2e00      	cmp	r6, #0
   127cc:	d100      	bne.n	127d0 <__aeabi_fsub+0x50>
   127ce:	e08b      	b.n	128e8 <__aeabi_fsub+0x168>
   127d0:	1e51      	subs	r1, r2, #1
   127d2:	2900      	cmp	r1, #0
   127d4:	d000      	beq.n	127d8 <__aeabi_fsub+0x58>
   127d6:	e0b5      	b.n	12944 <__aeabi_fsub+0x1c4>
   127d8:	2401      	movs	r4, #1
   127da:	1b9b      	subs	r3, r3, r6
   127dc:	015a      	lsls	r2, r3, #5
   127de:	d544      	bpl.n	1286a <__aeabi_fsub+0xea>
   127e0:	019b      	lsls	r3, r3, #6
   127e2:	099f      	lsrs	r7, r3, #6
   127e4:	0038      	movs	r0, r7
   127e6:	f001 ff3f 	bl	14668 <__clzsi2>
   127ea:	3805      	subs	r0, #5
   127ec:	4087      	lsls	r7, r0
   127ee:	4284      	cmp	r4, r0
   127f0:	dd00      	ble.n	127f4 <__aeabi_fsub+0x74>
   127f2:	e096      	b.n	12922 <__aeabi_fsub+0x1a2>
   127f4:	1b04      	subs	r4, r0, r4
   127f6:	003a      	movs	r2, r7
   127f8:	2020      	movs	r0, #32
   127fa:	3401      	adds	r4, #1
   127fc:	40e2      	lsrs	r2, r4
   127fe:	1b04      	subs	r4, r0, r4
   12800:	40a7      	lsls	r7, r4
   12802:	003b      	movs	r3, r7
   12804:	1e5f      	subs	r7, r3, #1
   12806:	41bb      	sbcs	r3, r7
   12808:	2400      	movs	r4, #0
   1280a:	4313      	orrs	r3, r2
   1280c:	075a      	lsls	r2, r3, #29
   1280e:	d004      	beq.n	1281a <__aeabi_fsub+0x9a>
   12810:	220f      	movs	r2, #15
   12812:	401a      	ands	r2, r3
   12814:	2a04      	cmp	r2, #4
   12816:	d000      	beq.n	1281a <__aeabi_fsub+0x9a>
   12818:	3304      	adds	r3, #4
   1281a:	015a      	lsls	r2, r3, #5
   1281c:	d527      	bpl.n	1286e <__aeabi_fsub+0xee>
   1281e:	3401      	adds	r4, #1
   12820:	2cff      	cmp	r4, #255	; 0xff
   12822:	d100      	bne.n	12826 <__aeabi_fsub+0xa6>
   12824:	e079      	b.n	1291a <__aeabi_fsub+0x19a>
   12826:	2201      	movs	r2, #1
   12828:	019b      	lsls	r3, r3, #6
   1282a:	0a5b      	lsrs	r3, r3, #9
   1282c:	b2e4      	uxtb	r4, r4
   1282e:	402a      	ands	r2, r5
   12830:	025b      	lsls	r3, r3, #9
   12832:	05e4      	lsls	r4, r4, #23
   12834:	0a58      	lsrs	r0, r3, #9
   12836:	07d2      	lsls	r2, r2, #31
   12838:	4320      	orrs	r0, r4
   1283a:	4310      	orrs	r0, r2
   1283c:	bc1c      	pop	{r2, r3, r4}
   1283e:	4690      	mov	r8, r2
   12840:	4699      	mov	r9, r3
   12842:	46a2      	mov	sl, r4
   12844:	bdf0      	pop	{r4, r5, r6, r7, pc}
   12846:	2cff      	cmp	r4, #255	; 0xff
   12848:	d0e0      	beq.n	1280c <__aeabi_fsub+0x8c>
   1284a:	2180      	movs	r1, #128	; 0x80
   1284c:	04c9      	lsls	r1, r1, #19
   1284e:	430e      	orrs	r6, r1
   12850:	2a1b      	cmp	r2, #27
   12852:	dc7b      	bgt.n	1294c <__aeabi_fsub+0x1cc>
   12854:	0031      	movs	r1, r6
   12856:	2020      	movs	r0, #32
   12858:	40d1      	lsrs	r1, r2
   1285a:	1a82      	subs	r2, r0, r2
   1285c:	4096      	lsls	r6, r2
   1285e:	1e72      	subs	r2, r6, #1
   12860:	4196      	sbcs	r6, r2
   12862:	430e      	orrs	r6, r1
   12864:	1b9b      	subs	r3, r3, r6
   12866:	015a      	lsls	r2, r3, #5
   12868:	d4ba      	bmi.n	127e0 <__aeabi_fsub+0x60>
   1286a:	075a      	lsls	r2, r3, #29
   1286c:	d1d0      	bne.n	12810 <__aeabi_fsub+0x90>
   1286e:	2201      	movs	r2, #1
   12870:	08df      	lsrs	r7, r3, #3
   12872:	402a      	ands	r2, r5
   12874:	2cff      	cmp	r4, #255	; 0xff
   12876:	d133      	bne.n	128e0 <__aeabi_fsub+0x160>
   12878:	2f00      	cmp	r7, #0
   1287a:	d100      	bne.n	1287e <__aeabi_fsub+0xfe>
   1287c:	e0a8      	b.n	129d0 <__aeabi_fsub+0x250>
   1287e:	2380      	movs	r3, #128	; 0x80
   12880:	03db      	lsls	r3, r3, #15
   12882:	433b      	orrs	r3, r7
   12884:	025b      	lsls	r3, r3, #9
   12886:	0a5b      	lsrs	r3, r3, #9
   12888:	24ff      	movs	r4, #255	; 0xff
   1288a:	e7d1      	b.n	12830 <__aeabi_fsub+0xb0>
   1288c:	1a21      	subs	r1, r4, r0
   1288e:	2900      	cmp	r1, #0
   12890:	dd4c      	ble.n	1292c <__aeabi_fsub+0x1ac>
   12892:	2800      	cmp	r0, #0
   12894:	d02a      	beq.n	128ec <__aeabi_fsub+0x16c>
   12896:	2cff      	cmp	r4, #255	; 0xff
   12898:	d0b8      	beq.n	1280c <__aeabi_fsub+0x8c>
   1289a:	2080      	movs	r0, #128	; 0x80
   1289c:	04c0      	lsls	r0, r0, #19
   1289e:	4306      	orrs	r6, r0
   128a0:	291b      	cmp	r1, #27
   128a2:	dd00      	ble.n	128a6 <__aeabi_fsub+0x126>
   128a4:	e0af      	b.n	12a06 <__aeabi_fsub+0x286>
   128a6:	0030      	movs	r0, r6
   128a8:	2720      	movs	r7, #32
   128aa:	40c8      	lsrs	r0, r1
   128ac:	1a79      	subs	r1, r7, r1
   128ae:	408e      	lsls	r6, r1
   128b0:	1e71      	subs	r1, r6, #1
   128b2:	418e      	sbcs	r6, r1
   128b4:	4306      	orrs	r6, r0
   128b6:	199b      	adds	r3, r3, r6
   128b8:	0159      	lsls	r1, r3, #5
   128ba:	d5d6      	bpl.n	1286a <__aeabi_fsub+0xea>
   128bc:	3401      	adds	r4, #1
   128be:	2cff      	cmp	r4, #255	; 0xff
   128c0:	d100      	bne.n	128c4 <__aeabi_fsub+0x144>
   128c2:	e085      	b.n	129d0 <__aeabi_fsub+0x250>
   128c4:	2201      	movs	r2, #1
   128c6:	497a      	ldr	r1, [pc, #488]	; (12ab0 <__aeabi_fsub+0x330>)
   128c8:	401a      	ands	r2, r3
   128ca:	085b      	lsrs	r3, r3, #1
   128cc:	400b      	ands	r3, r1
   128ce:	4313      	orrs	r3, r2
   128d0:	e79c      	b.n	1280c <__aeabi_fsub+0x8c>
   128d2:	2e00      	cmp	r6, #0
   128d4:	d000      	beq.n	128d8 <__aeabi_fsub+0x158>
   128d6:	e770      	b.n	127ba <__aeabi_fsub+0x3a>
   128d8:	e76b      	b.n	127b2 <__aeabi_fsub+0x32>
   128da:	1e3b      	subs	r3, r7, #0
   128dc:	d1c5      	bne.n	1286a <__aeabi_fsub+0xea>
   128de:	2200      	movs	r2, #0
   128e0:	027b      	lsls	r3, r7, #9
   128e2:	0a5b      	lsrs	r3, r3, #9
   128e4:	b2e4      	uxtb	r4, r4
   128e6:	e7a3      	b.n	12830 <__aeabi_fsub+0xb0>
   128e8:	0014      	movs	r4, r2
   128ea:	e78f      	b.n	1280c <__aeabi_fsub+0x8c>
   128ec:	2e00      	cmp	r6, #0
   128ee:	d04d      	beq.n	1298c <__aeabi_fsub+0x20c>
   128f0:	1e48      	subs	r0, r1, #1
   128f2:	2800      	cmp	r0, #0
   128f4:	d157      	bne.n	129a6 <__aeabi_fsub+0x226>
   128f6:	199b      	adds	r3, r3, r6
   128f8:	2401      	movs	r4, #1
   128fa:	015a      	lsls	r2, r3, #5
   128fc:	d5b5      	bpl.n	1286a <__aeabi_fsub+0xea>
   128fe:	2402      	movs	r4, #2
   12900:	e7e0      	b.n	128c4 <__aeabi_fsub+0x144>
   12902:	2a00      	cmp	r2, #0
   12904:	d125      	bne.n	12952 <__aeabi_fsub+0x1d2>
   12906:	1c62      	adds	r2, r4, #1
   12908:	b2d2      	uxtb	r2, r2
   1290a:	2a01      	cmp	r2, #1
   1290c:	dd72      	ble.n	129f4 <__aeabi_fsub+0x274>
   1290e:	1b9f      	subs	r7, r3, r6
   12910:	017a      	lsls	r2, r7, #5
   12912:	d535      	bpl.n	12980 <__aeabi_fsub+0x200>
   12914:	1af7      	subs	r7, r6, r3
   12916:	000d      	movs	r5, r1
   12918:	e764      	b.n	127e4 <__aeabi_fsub+0x64>
   1291a:	2201      	movs	r2, #1
   1291c:	2300      	movs	r3, #0
   1291e:	402a      	ands	r2, r5
   12920:	e786      	b.n	12830 <__aeabi_fsub+0xb0>
   12922:	003b      	movs	r3, r7
   12924:	4a63      	ldr	r2, [pc, #396]	; (12ab4 <__aeabi_fsub+0x334>)
   12926:	1a24      	subs	r4, r4, r0
   12928:	4013      	ands	r3, r2
   1292a:	e76f      	b.n	1280c <__aeabi_fsub+0x8c>
   1292c:	2900      	cmp	r1, #0
   1292e:	d16c      	bne.n	12a0a <__aeabi_fsub+0x28a>
   12930:	1c61      	adds	r1, r4, #1
   12932:	b2c8      	uxtb	r0, r1
   12934:	2801      	cmp	r0, #1
   12936:	dd4e      	ble.n	129d6 <__aeabi_fsub+0x256>
   12938:	29ff      	cmp	r1, #255	; 0xff
   1293a:	d049      	beq.n	129d0 <__aeabi_fsub+0x250>
   1293c:	199b      	adds	r3, r3, r6
   1293e:	085b      	lsrs	r3, r3, #1
   12940:	000c      	movs	r4, r1
   12942:	e763      	b.n	1280c <__aeabi_fsub+0x8c>
   12944:	2aff      	cmp	r2, #255	; 0xff
   12946:	d041      	beq.n	129cc <__aeabi_fsub+0x24c>
   12948:	000a      	movs	r2, r1
   1294a:	e781      	b.n	12850 <__aeabi_fsub+0xd0>
   1294c:	2601      	movs	r6, #1
   1294e:	1b9b      	subs	r3, r3, r6
   12950:	e789      	b.n	12866 <__aeabi_fsub+0xe6>
   12952:	2c00      	cmp	r4, #0
   12954:	d01c      	beq.n	12990 <__aeabi_fsub+0x210>
   12956:	28ff      	cmp	r0, #255	; 0xff
   12958:	d021      	beq.n	1299e <__aeabi_fsub+0x21e>
   1295a:	2480      	movs	r4, #128	; 0x80
   1295c:	04e4      	lsls	r4, r4, #19
   1295e:	4252      	negs	r2, r2
   12960:	4323      	orrs	r3, r4
   12962:	2a1b      	cmp	r2, #27
   12964:	dd00      	ble.n	12968 <__aeabi_fsub+0x1e8>
   12966:	e096      	b.n	12a96 <__aeabi_fsub+0x316>
   12968:	001c      	movs	r4, r3
   1296a:	2520      	movs	r5, #32
   1296c:	40d4      	lsrs	r4, r2
   1296e:	1aaa      	subs	r2, r5, r2
   12970:	4093      	lsls	r3, r2
   12972:	1e5a      	subs	r2, r3, #1
   12974:	4193      	sbcs	r3, r2
   12976:	4323      	orrs	r3, r4
   12978:	1af3      	subs	r3, r6, r3
   1297a:	0004      	movs	r4, r0
   1297c:	000d      	movs	r5, r1
   1297e:	e72d      	b.n	127dc <__aeabi_fsub+0x5c>
   12980:	2f00      	cmp	r7, #0
   12982:	d000      	beq.n	12986 <__aeabi_fsub+0x206>
   12984:	e72e      	b.n	127e4 <__aeabi_fsub+0x64>
   12986:	2200      	movs	r2, #0
   12988:	2400      	movs	r4, #0
   1298a:	e7a9      	b.n	128e0 <__aeabi_fsub+0x160>
   1298c:	000c      	movs	r4, r1
   1298e:	e73d      	b.n	1280c <__aeabi_fsub+0x8c>
   12990:	2b00      	cmp	r3, #0
   12992:	d058      	beq.n	12a46 <__aeabi_fsub+0x2c6>
   12994:	43d2      	mvns	r2, r2
   12996:	2a00      	cmp	r2, #0
   12998:	d0ee      	beq.n	12978 <__aeabi_fsub+0x1f8>
   1299a:	28ff      	cmp	r0, #255	; 0xff
   1299c:	d1e1      	bne.n	12962 <__aeabi_fsub+0x1e2>
   1299e:	0033      	movs	r3, r6
   129a0:	24ff      	movs	r4, #255	; 0xff
   129a2:	000d      	movs	r5, r1
   129a4:	e732      	b.n	1280c <__aeabi_fsub+0x8c>
   129a6:	29ff      	cmp	r1, #255	; 0xff
   129a8:	d010      	beq.n	129cc <__aeabi_fsub+0x24c>
   129aa:	0001      	movs	r1, r0
   129ac:	e778      	b.n	128a0 <__aeabi_fsub+0x120>
   129ae:	2b00      	cmp	r3, #0
   129b0:	d06e      	beq.n	12a90 <__aeabi_fsub+0x310>
   129b2:	24ff      	movs	r4, #255	; 0xff
   129b4:	2e00      	cmp	r6, #0
   129b6:	d100      	bne.n	129ba <__aeabi_fsub+0x23a>
   129b8:	e728      	b.n	1280c <__aeabi_fsub+0x8c>
   129ba:	2280      	movs	r2, #128	; 0x80
   129bc:	4651      	mov	r1, sl
   129be:	03d2      	lsls	r2, r2, #15
   129c0:	4211      	tst	r1, r2
   129c2:	d003      	beq.n	129cc <__aeabi_fsub+0x24c>
   129c4:	4661      	mov	r1, ip
   129c6:	4211      	tst	r1, r2
   129c8:	d100      	bne.n	129cc <__aeabi_fsub+0x24c>
   129ca:	0033      	movs	r3, r6
   129cc:	24ff      	movs	r4, #255	; 0xff
   129ce:	e71d      	b.n	1280c <__aeabi_fsub+0x8c>
   129d0:	24ff      	movs	r4, #255	; 0xff
   129d2:	2300      	movs	r3, #0
   129d4:	e72c      	b.n	12830 <__aeabi_fsub+0xb0>
   129d6:	2c00      	cmp	r4, #0
   129d8:	d1e9      	bne.n	129ae <__aeabi_fsub+0x22e>
   129da:	2b00      	cmp	r3, #0
   129dc:	d063      	beq.n	12aa6 <__aeabi_fsub+0x326>
   129de:	2e00      	cmp	r6, #0
   129e0:	d100      	bne.n	129e4 <__aeabi_fsub+0x264>
   129e2:	e713      	b.n	1280c <__aeabi_fsub+0x8c>
   129e4:	199b      	adds	r3, r3, r6
   129e6:	015a      	lsls	r2, r3, #5
   129e8:	d400      	bmi.n	129ec <__aeabi_fsub+0x26c>
   129ea:	e73e      	b.n	1286a <__aeabi_fsub+0xea>
   129ec:	4a31      	ldr	r2, [pc, #196]	; (12ab4 <__aeabi_fsub+0x334>)
   129ee:	000c      	movs	r4, r1
   129f0:	4013      	ands	r3, r2
   129f2:	e70b      	b.n	1280c <__aeabi_fsub+0x8c>
   129f4:	2c00      	cmp	r4, #0
   129f6:	d11e      	bne.n	12a36 <__aeabi_fsub+0x2b6>
   129f8:	2b00      	cmp	r3, #0
   129fa:	d12f      	bne.n	12a5c <__aeabi_fsub+0x2dc>
   129fc:	2e00      	cmp	r6, #0
   129fe:	d04f      	beq.n	12aa0 <__aeabi_fsub+0x320>
   12a00:	0033      	movs	r3, r6
   12a02:	000d      	movs	r5, r1
   12a04:	e702      	b.n	1280c <__aeabi_fsub+0x8c>
   12a06:	2601      	movs	r6, #1
   12a08:	e755      	b.n	128b6 <__aeabi_fsub+0x136>
   12a0a:	2c00      	cmp	r4, #0
   12a0c:	d11f      	bne.n	12a4e <__aeabi_fsub+0x2ce>
   12a0e:	2b00      	cmp	r3, #0
   12a10:	d043      	beq.n	12a9a <__aeabi_fsub+0x31a>
   12a12:	43c9      	mvns	r1, r1
   12a14:	2900      	cmp	r1, #0
   12a16:	d00b      	beq.n	12a30 <__aeabi_fsub+0x2b0>
   12a18:	28ff      	cmp	r0, #255	; 0xff
   12a1a:	d039      	beq.n	12a90 <__aeabi_fsub+0x310>
   12a1c:	291b      	cmp	r1, #27
   12a1e:	dc44      	bgt.n	12aaa <__aeabi_fsub+0x32a>
   12a20:	001c      	movs	r4, r3
   12a22:	2720      	movs	r7, #32
   12a24:	40cc      	lsrs	r4, r1
   12a26:	1a79      	subs	r1, r7, r1
   12a28:	408b      	lsls	r3, r1
   12a2a:	1e59      	subs	r1, r3, #1
   12a2c:	418b      	sbcs	r3, r1
   12a2e:	4323      	orrs	r3, r4
   12a30:	199b      	adds	r3, r3, r6
   12a32:	0004      	movs	r4, r0
   12a34:	e740      	b.n	128b8 <__aeabi_fsub+0x138>
   12a36:	2b00      	cmp	r3, #0
   12a38:	d11a      	bne.n	12a70 <__aeabi_fsub+0x2f0>
   12a3a:	2e00      	cmp	r6, #0
   12a3c:	d124      	bne.n	12a88 <__aeabi_fsub+0x308>
   12a3e:	2780      	movs	r7, #128	; 0x80
   12a40:	2200      	movs	r2, #0
   12a42:	03ff      	lsls	r7, r7, #15
   12a44:	e71b      	b.n	1287e <__aeabi_fsub+0xfe>
   12a46:	0033      	movs	r3, r6
   12a48:	0004      	movs	r4, r0
   12a4a:	000d      	movs	r5, r1
   12a4c:	e6de      	b.n	1280c <__aeabi_fsub+0x8c>
   12a4e:	28ff      	cmp	r0, #255	; 0xff
   12a50:	d01e      	beq.n	12a90 <__aeabi_fsub+0x310>
   12a52:	2480      	movs	r4, #128	; 0x80
   12a54:	04e4      	lsls	r4, r4, #19
   12a56:	4249      	negs	r1, r1
   12a58:	4323      	orrs	r3, r4
   12a5a:	e7df      	b.n	12a1c <__aeabi_fsub+0x29c>
   12a5c:	2e00      	cmp	r6, #0
   12a5e:	d100      	bne.n	12a62 <__aeabi_fsub+0x2e2>
   12a60:	e6d4      	b.n	1280c <__aeabi_fsub+0x8c>
   12a62:	1b9f      	subs	r7, r3, r6
   12a64:	017a      	lsls	r2, r7, #5
   12a66:	d400      	bmi.n	12a6a <__aeabi_fsub+0x2ea>
   12a68:	e737      	b.n	128da <__aeabi_fsub+0x15a>
   12a6a:	1af3      	subs	r3, r6, r3
   12a6c:	000d      	movs	r5, r1
   12a6e:	e6cd      	b.n	1280c <__aeabi_fsub+0x8c>
   12a70:	24ff      	movs	r4, #255	; 0xff
   12a72:	2e00      	cmp	r6, #0
   12a74:	d100      	bne.n	12a78 <__aeabi_fsub+0x2f8>
   12a76:	e6c9      	b.n	1280c <__aeabi_fsub+0x8c>
   12a78:	2280      	movs	r2, #128	; 0x80
   12a7a:	4650      	mov	r0, sl
   12a7c:	03d2      	lsls	r2, r2, #15
   12a7e:	4210      	tst	r0, r2
   12a80:	d0a4      	beq.n	129cc <__aeabi_fsub+0x24c>
   12a82:	4660      	mov	r0, ip
   12a84:	4210      	tst	r0, r2
   12a86:	d1a1      	bne.n	129cc <__aeabi_fsub+0x24c>
   12a88:	0033      	movs	r3, r6
   12a8a:	000d      	movs	r5, r1
   12a8c:	24ff      	movs	r4, #255	; 0xff
   12a8e:	e6bd      	b.n	1280c <__aeabi_fsub+0x8c>
   12a90:	0033      	movs	r3, r6
   12a92:	24ff      	movs	r4, #255	; 0xff
   12a94:	e6ba      	b.n	1280c <__aeabi_fsub+0x8c>
   12a96:	2301      	movs	r3, #1
   12a98:	e76e      	b.n	12978 <__aeabi_fsub+0x1f8>
   12a9a:	0033      	movs	r3, r6
   12a9c:	0004      	movs	r4, r0
   12a9e:	e6b5      	b.n	1280c <__aeabi_fsub+0x8c>
   12aa0:	2700      	movs	r7, #0
   12aa2:	2200      	movs	r2, #0
   12aa4:	e71c      	b.n	128e0 <__aeabi_fsub+0x160>
   12aa6:	0033      	movs	r3, r6
   12aa8:	e6b0      	b.n	1280c <__aeabi_fsub+0x8c>
   12aaa:	2301      	movs	r3, #1
   12aac:	e7c0      	b.n	12a30 <__aeabi_fsub+0x2b0>
   12aae:	46c0      	nop			; (mov r8, r8)
   12ab0:	7dffffff 	.word	0x7dffffff
   12ab4:	fbffffff 	.word	0xfbffffff

00012ab8 <__aeabi_f2iz>:
   12ab8:	0241      	lsls	r1, r0, #9
   12aba:	0043      	lsls	r3, r0, #1
   12abc:	0fc2      	lsrs	r2, r0, #31
   12abe:	0a49      	lsrs	r1, r1, #9
   12ac0:	0e1b      	lsrs	r3, r3, #24
   12ac2:	2000      	movs	r0, #0
   12ac4:	2b7e      	cmp	r3, #126	; 0x7e
   12ac6:	dd0d      	ble.n	12ae4 <__aeabi_f2iz+0x2c>
   12ac8:	2b9d      	cmp	r3, #157	; 0x9d
   12aca:	dc0c      	bgt.n	12ae6 <__aeabi_f2iz+0x2e>
   12acc:	2080      	movs	r0, #128	; 0x80
   12ace:	0400      	lsls	r0, r0, #16
   12ad0:	4301      	orrs	r1, r0
   12ad2:	2b95      	cmp	r3, #149	; 0x95
   12ad4:	dc0a      	bgt.n	12aec <__aeabi_f2iz+0x34>
   12ad6:	2096      	movs	r0, #150	; 0x96
   12ad8:	1ac3      	subs	r3, r0, r3
   12ada:	40d9      	lsrs	r1, r3
   12adc:	4248      	negs	r0, r1
   12ade:	2a00      	cmp	r2, #0
   12ae0:	d100      	bne.n	12ae4 <__aeabi_f2iz+0x2c>
   12ae2:	0008      	movs	r0, r1
   12ae4:	4770      	bx	lr
   12ae6:	4b03      	ldr	r3, [pc, #12]	; (12af4 <__aeabi_f2iz+0x3c>)
   12ae8:	18d0      	adds	r0, r2, r3
   12aea:	e7fb      	b.n	12ae4 <__aeabi_f2iz+0x2c>
   12aec:	3b96      	subs	r3, #150	; 0x96
   12aee:	4099      	lsls	r1, r3
   12af0:	e7f4      	b.n	12adc <__aeabi_f2iz+0x24>
   12af2:	46c0      	nop			; (mov r8, r8)
   12af4:	7fffffff 	.word	0x7fffffff

00012af8 <__aeabi_i2f>:
   12af8:	b570      	push	{r4, r5, r6, lr}
   12afa:	2800      	cmp	r0, #0
   12afc:	d030      	beq.n	12b60 <__aeabi_i2f+0x68>
   12afe:	17c3      	asrs	r3, r0, #31
   12b00:	18c4      	adds	r4, r0, r3
   12b02:	405c      	eors	r4, r3
   12b04:	0fc5      	lsrs	r5, r0, #31
   12b06:	0020      	movs	r0, r4
   12b08:	f001 fdae 	bl	14668 <__clzsi2>
   12b0c:	239e      	movs	r3, #158	; 0x9e
   12b0e:	1a1b      	subs	r3, r3, r0
   12b10:	2b96      	cmp	r3, #150	; 0x96
   12b12:	dc0d      	bgt.n	12b30 <__aeabi_i2f+0x38>
   12b14:	2296      	movs	r2, #150	; 0x96
   12b16:	1ad2      	subs	r2, r2, r3
   12b18:	4094      	lsls	r4, r2
   12b1a:	002a      	movs	r2, r5
   12b1c:	0264      	lsls	r4, r4, #9
   12b1e:	0a64      	lsrs	r4, r4, #9
   12b20:	b2db      	uxtb	r3, r3
   12b22:	0264      	lsls	r4, r4, #9
   12b24:	05db      	lsls	r3, r3, #23
   12b26:	0a60      	lsrs	r0, r4, #9
   12b28:	07d2      	lsls	r2, r2, #31
   12b2a:	4318      	orrs	r0, r3
   12b2c:	4310      	orrs	r0, r2
   12b2e:	bd70      	pop	{r4, r5, r6, pc}
   12b30:	2b99      	cmp	r3, #153	; 0x99
   12b32:	dc19      	bgt.n	12b68 <__aeabi_i2f+0x70>
   12b34:	2299      	movs	r2, #153	; 0x99
   12b36:	1ad2      	subs	r2, r2, r3
   12b38:	2a00      	cmp	r2, #0
   12b3a:	dd29      	ble.n	12b90 <__aeabi_i2f+0x98>
   12b3c:	4094      	lsls	r4, r2
   12b3e:	0022      	movs	r2, r4
   12b40:	4c14      	ldr	r4, [pc, #80]	; (12b94 <__aeabi_i2f+0x9c>)
   12b42:	4014      	ands	r4, r2
   12b44:	0751      	lsls	r1, r2, #29
   12b46:	d004      	beq.n	12b52 <__aeabi_i2f+0x5a>
   12b48:	210f      	movs	r1, #15
   12b4a:	400a      	ands	r2, r1
   12b4c:	2a04      	cmp	r2, #4
   12b4e:	d000      	beq.n	12b52 <__aeabi_i2f+0x5a>
   12b50:	3404      	adds	r4, #4
   12b52:	0162      	lsls	r2, r4, #5
   12b54:	d413      	bmi.n	12b7e <__aeabi_i2f+0x86>
   12b56:	01a4      	lsls	r4, r4, #6
   12b58:	0a64      	lsrs	r4, r4, #9
   12b5a:	b2db      	uxtb	r3, r3
   12b5c:	002a      	movs	r2, r5
   12b5e:	e7e0      	b.n	12b22 <__aeabi_i2f+0x2a>
   12b60:	2200      	movs	r2, #0
   12b62:	2300      	movs	r3, #0
   12b64:	2400      	movs	r4, #0
   12b66:	e7dc      	b.n	12b22 <__aeabi_i2f+0x2a>
   12b68:	2205      	movs	r2, #5
   12b6a:	0021      	movs	r1, r4
   12b6c:	1a12      	subs	r2, r2, r0
   12b6e:	40d1      	lsrs	r1, r2
   12b70:	22b9      	movs	r2, #185	; 0xb9
   12b72:	1ad2      	subs	r2, r2, r3
   12b74:	4094      	lsls	r4, r2
   12b76:	1e62      	subs	r2, r4, #1
   12b78:	4194      	sbcs	r4, r2
   12b7a:	430c      	orrs	r4, r1
   12b7c:	e7da      	b.n	12b34 <__aeabi_i2f+0x3c>
   12b7e:	4b05      	ldr	r3, [pc, #20]	; (12b94 <__aeabi_i2f+0x9c>)
   12b80:	002a      	movs	r2, r5
   12b82:	401c      	ands	r4, r3
   12b84:	239f      	movs	r3, #159	; 0x9f
   12b86:	01a4      	lsls	r4, r4, #6
   12b88:	1a1b      	subs	r3, r3, r0
   12b8a:	0a64      	lsrs	r4, r4, #9
   12b8c:	b2db      	uxtb	r3, r3
   12b8e:	e7c8      	b.n	12b22 <__aeabi_i2f+0x2a>
   12b90:	0022      	movs	r2, r4
   12b92:	e7d5      	b.n	12b40 <__aeabi_i2f+0x48>
   12b94:	fbffffff 	.word	0xfbffffff

00012b98 <__aeabi_ui2f>:
   12b98:	b510      	push	{r4, lr}
   12b9a:	1e04      	subs	r4, r0, #0
   12b9c:	d027      	beq.n	12bee <__aeabi_ui2f+0x56>
   12b9e:	f001 fd63 	bl	14668 <__clzsi2>
   12ba2:	239e      	movs	r3, #158	; 0x9e
   12ba4:	1a1b      	subs	r3, r3, r0
   12ba6:	2b96      	cmp	r3, #150	; 0x96
   12ba8:	dc0a      	bgt.n	12bc0 <__aeabi_ui2f+0x28>
   12baa:	2296      	movs	r2, #150	; 0x96
   12bac:	1ad2      	subs	r2, r2, r3
   12bae:	4094      	lsls	r4, r2
   12bb0:	0264      	lsls	r4, r4, #9
   12bb2:	0a64      	lsrs	r4, r4, #9
   12bb4:	b2db      	uxtb	r3, r3
   12bb6:	0264      	lsls	r4, r4, #9
   12bb8:	05db      	lsls	r3, r3, #23
   12bba:	0a60      	lsrs	r0, r4, #9
   12bbc:	4318      	orrs	r0, r3
   12bbe:	bd10      	pop	{r4, pc}
   12bc0:	2b99      	cmp	r3, #153	; 0x99
   12bc2:	dc17      	bgt.n	12bf4 <__aeabi_ui2f+0x5c>
   12bc4:	2299      	movs	r2, #153	; 0x99
   12bc6:	1ad2      	subs	r2, r2, r3
   12bc8:	2a00      	cmp	r2, #0
   12bca:	dd27      	ble.n	12c1c <__aeabi_ui2f+0x84>
   12bcc:	4094      	lsls	r4, r2
   12bce:	0022      	movs	r2, r4
   12bd0:	4c13      	ldr	r4, [pc, #76]	; (12c20 <__aeabi_ui2f+0x88>)
   12bd2:	4014      	ands	r4, r2
   12bd4:	0751      	lsls	r1, r2, #29
   12bd6:	d004      	beq.n	12be2 <__aeabi_ui2f+0x4a>
   12bd8:	210f      	movs	r1, #15
   12bda:	400a      	ands	r2, r1
   12bdc:	2a04      	cmp	r2, #4
   12bde:	d000      	beq.n	12be2 <__aeabi_ui2f+0x4a>
   12be0:	3404      	adds	r4, #4
   12be2:	0162      	lsls	r2, r4, #5
   12be4:	d412      	bmi.n	12c0c <__aeabi_ui2f+0x74>
   12be6:	01a4      	lsls	r4, r4, #6
   12be8:	0a64      	lsrs	r4, r4, #9
   12bea:	b2db      	uxtb	r3, r3
   12bec:	e7e3      	b.n	12bb6 <__aeabi_ui2f+0x1e>
   12bee:	2300      	movs	r3, #0
   12bf0:	2400      	movs	r4, #0
   12bf2:	e7e0      	b.n	12bb6 <__aeabi_ui2f+0x1e>
   12bf4:	22b9      	movs	r2, #185	; 0xb9
   12bf6:	0021      	movs	r1, r4
   12bf8:	1ad2      	subs	r2, r2, r3
   12bfa:	4091      	lsls	r1, r2
   12bfc:	000a      	movs	r2, r1
   12bfe:	1e51      	subs	r1, r2, #1
   12c00:	418a      	sbcs	r2, r1
   12c02:	2105      	movs	r1, #5
   12c04:	1a09      	subs	r1, r1, r0
   12c06:	40cc      	lsrs	r4, r1
   12c08:	4314      	orrs	r4, r2
   12c0a:	e7db      	b.n	12bc4 <__aeabi_ui2f+0x2c>
   12c0c:	4b04      	ldr	r3, [pc, #16]	; (12c20 <__aeabi_ui2f+0x88>)
   12c0e:	401c      	ands	r4, r3
   12c10:	239f      	movs	r3, #159	; 0x9f
   12c12:	01a4      	lsls	r4, r4, #6
   12c14:	1a1b      	subs	r3, r3, r0
   12c16:	0a64      	lsrs	r4, r4, #9
   12c18:	b2db      	uxtb	r3, r3
   12c1a:	e7cc      	b.n	12bb6 <__aeabi_ui2f+0x1e>
   12c1c:	0022      	movs	r2, r4
   12c1e:	e7d7      	b.n	12bd0 <__aeabi_ui2f+0x38>
   12c20:	fbffffff 	.word	0xfbffffff

00012c24 <__aeabi_dadd>:
   12c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   12c26:	4645      	mov	r5, r8
   12c28:	46de      	mov	lr, fp
   12c2a:	4657      	mov	r7, sl
   12c2c:	464e      	mov	r6, r9
   12c2e:	030c      	lsls	r4, r1, #12
   12c30:	b5e0      	push	{r5, r6, r7, lr}
   12c32:	004e      	lsls	r6, r1, #1
   12c34:	0fc9      	lsrs	r1, r1, #31
   12c36:	4688      	mov	r8, r1
   12c38:	000d      	movs	r5, r1
   12c3a:	0a61      	lsrs	r1, r4, #9
   12c3c:	0f44      	lsrs	r4, r0, #29
   12c3e:	430c      	orrs	r4, r1
   12c40:	00c7      	lsls	r7, r0, #3
   12c42:	0319      	lsls	r1, r3, #12
   12c44:	0058      	lsls	r0, r3, #1
   12c46:	0fdb      	lsrs	r3, r3, #31
   12c48:	469b      	mov	fp, r3
   12c4a:	0a4b      	lsrs	r3, r1, #9
   12c4c:	0f51      	lsrs	r1, r2, #29
   12c4e:	430b      	orrs	r3, r1
   12c50:	0d76      	lsrs	r6, r6, #21
   12c52:	0d40      	lsrs	r0, r0, #21
   12c54:	0019      	movs	r1, r3
   12c56:	00d2      	lsls	r2, r2, #3
   12c58:	45d8      	cmp	r8, fp
   12c5a:	d100      	bne.n	12c5e <__aeabi_dadd+0x3a>
   12c5c:	e0ae      	b.n	12dbc <__aeabi_dadd+0x198>
   12c5e:	1a35      	subs	r5, r6, r0
   12c60:	2d00      	cmp	r5, #0
   12c62:	dc00      	bgt.n	12c66 <__aeabi_dadd+0x42>
   12c64:	e0f6      	b.n	12e54 <__aeabi_dadd+0x230>
   12c66:	2800      	cmp	r0, #0
   12c68:	d10f      	bne.n	12c8a <__aeabi_dadd+0x66>
   12c6a:	4313      	orrs	r3, r2
   12c6c:	d100      	bne.n	12c70 <__aeabi_dadd+0x4c>
   12c6e:	e0db      	b.n	12e28 <__aeabi_dadd+0x204>
   12c70:	1e6b      	subs	r3, r5, #1
   12c72:	2b00      	cmp	r3, #0
   12c74:	d000      	beq.n	12c78 <__aeabi_dadd+0x54>
   12c76:	e137      	b.n	12ee8 <__aeabi_dadd+0x2c4>
   12c78:	1aba      	subs	r2, r7, r2
   12c7a:	4297      	cmp	r7, r2
   12c7c:	41bf      	sbcs	r7, r7
   12c7e:	1a64      	subs	r4, r4, r1
   12c80:	427f      	negs	r7, r7
   12c82:	1be4      	subs	r4, r4, r7
   12c84:	2601      	movs	r6, #1
   12c86:	0017      	movs	r7, r2
   12c88:	e024      	b.n	12cd4 <__aeabi_dadd+0xb0>
   12c8a:	4bc6      	ldr	r3, [pc, #792]	; (12fa4 <__aeabi_dadd+0x380>)
   12c8c:	429e      	cmp	r6, r3
   12c8e:	d04d      	beq.n	12d2c <__aeabi_dadd+0x108>
   12c90:	2380      	movs	r3, #128	; 0x80
   12c92:	041b      	lsls	r3, r3, #16
   12c94:	4319      	orrs	r1, r3
   12c96:	2d38      	cmp	r5, #56	; 0x38
   12c98:	dd00      	ble.n	12c9c <__aeabi_dadd+0x78>
   12c9a:	e107      	b.n	12eac <__aeabi_dadd+0x288>
   12c9c:	2d1f      	cmp	r5, #31
   12c9e:	dd00      	ble.n	12ca2 <__aeabi_dadd+0x7e>
   12ca0:	e138      	b.n	12f14 <__aeabi_dadd+0x2f0>
   12ca2:	2020      	movs	r0, #32
   12ca4:	1b43      	subs	r3, r0, r5
   12ca6:	469a      	mov	sl, r3
   12ca8:	000b      	movs	r3, r1
   12caa:	4650      	mov	r0, sl
   12cac:	4083      	lsls	r3, r0
   12cae:	4699      	mov	r9, r3
   12cb0:	0013      	movs	r3, r2
   12cb2:	4648      	mov	r0, r9
   12cb4:	40eb      	lsrs	r3, r5
   12cb6:	4318      	orrs	r0, r3
   12cb8:	0003      	movs	r3, r0
   12cba:	4650      	mov	r0, sl
   12cbc:	4082      	lsls	r2, r0
   12cbe:	1e50      	subs	r0, r2, #1
   12cc0:	4182      	sbcs	r2, r0
   12cc2:	40e9      	lsrs	r1, r5
   12cc4:	431a      	orrs	r2, r3
   12cc6:	1aba      	subs	r2, r7, r2
   12cc8:	1a61      	subs	r1, r4, r1
   12cca:	4297      	cmp	r7, r2
   12ccc:	41a4      	sbcs	r4, r4
   12cce:	0017      	movs	r7, r2
   12cd0:	4264      	negs	r4, r4
   12cd2:	1b0c      	subs	r4, r1, r4
   12cd4:	0223      	lsls	r3, r4, #8
   12cd6:	d562      	bpl.n	12d9e <__aeabi_dadd+0x17a>
   12cd8:	0264      	lsls	r4, r4, #9
   12cda:	0a65      	lsrs	r5, r4, #9
   12cdc:	2d00      	cmp	r5, #0
   12cde:	d100      	bne.n	12ce2 <__aeabi_dadd+0xbe>
   12ce0:	e0df      	b.n	12ea2 <__aeabi_dadd+0x27e>
   12ce2:	0028      	movs	r0, r5
   12ce4:	f001 fcc0 	bl	14668 <__clzsi2>
   12ce8:	0003      	movs	r3, r0
   12cea:	3b08      	subs	r3, #8
   12cec:	2b1f      	cmp	r3, #31
   12cee:	dd00      	ble.n	12cf2 <__aeabi_dadd+0xce>
   12cf0:	e0d2      	b.n	12e98 <__aeabi_dadd+0x274>
   12cf2:	2220      	movs	r2, #32
   12cf4:	003c      	movs	r4, r7
   12cf6:	1ad2      	subs	r2, r2, r3
   12cf8:	409d      	lsls	r5, r3
   12cfa:	40d4      	lsrs	r4, r2
   12cfc:	409f      	lsls	r7, r3
   12cfe:	4325      	orrs	r5, r4
   12d00:	429e      	cmp	r6, r3
   12d02:	dd00      	ble.n	12d06 <__aeabi_dadd+0xe2>
   12d04:	e0c4      	b.n	12e90 <__aeabi_dadd+0x26c>
   12d06:	1b9e      	subs	r6, r3, r6
   12d08:	1c73      	adds	r3, r6, #1
   12d0a:	2b1f      	cmp	r3, #31
   12d0c:	dd00      	ble.n	12d10 <__aeabi_dadd+0xec>
   12d0e:	e0f1      	b.n	12ef4 <__aeabi_dadd+0x2d0>
   12d10:	2220      	movs	r2, #32
   12d12:	0038      	movs	r0, r7
   12d14:	0029      	movs	r1, r5
   12d16:	1ad2      	subs	r2, r2, r3
   12d18:	40d8      	lsrs	r0, r3
   12d1a:	4091      	lsls	r1, r2
   12d1c:	4097      	lsls	r7, r2
   12d1e:	002c      	movs	r4, r5
   12d20:	4301      	orrs	r1, r0
   12d22:	1e78      	subs	r0, r7, #1
   12d24:	4187      	sbcs	r7, r0
   12d26:	40dc      	lsrs	r4, r3
   12d28:	2600      	movs	r6, #0
   12d2a:	430f      	orrs	r7, r1
   12d2c:	077b      	lsls	r3, r7, #29
   12d2e:	d009      	beq.n	12d44 <__aeabi_dadd+0x120>
   12d30:	230f      	movs	r3, #15
   12d32:	403b      	ands	r3, r7
   12d34:	2b04      	cmp	r3, #4
   12d36:	d005      	beq.n	12d44 <__aeabi_dadd+0x120>
   12d38:	1d3b      	adds	r3, r7, #4
   12d3a:	42bb      	cmp	r3, r7
   12d3c:	41bf      	sbcs	r7, r7
   12d3e:	427f      	negs	r7, r7
   12d40:	19e4      	adds	r4, r4, r7
   12d42:	001f      	movs	r7, r3
   12d44:	0223      	lsls	r3, r4, #8
   12d46:	d52c      	bpl.n	12da2 <__aeabi_dadd+0x17e>
   12d48:	4b96      	ldr	r3, [pc, #600]	; (12fa4 <__aeabi_dadd+0x380>)
   12d4a:	3601      	adds	r6, #1
   12d4c:	429e      	cmp	r6, r3
   12d4e:	d100      	bne.n	12d52 <__aeabi_dadd+0x12e>
   12d50:	e09a      	b.n	12e88 <__aeabi_dadd+0x264>
   12d52:	4645      	mov	r5, r8
   12d54:	4b94      	ldr	r3, [pc, #592]	; (12fa8 <__aeabi_dadd+0x384>)
   12d56:	08ff      	lsrs	r7, r7, #3
   12d58:	401c      	ands	r4, r3
   12d5a:	0760      	lsls	r0, r4, #29
   12d5c:	0576      	lsls	r6, r6, #21
   12d5e:	0264      	lsls	r4, r4, #9
   12d60:	4307      	orrs	r7, r0
   12d62:	0b24      	lsrs	r4, r4, #12
   12d64:	0d76      	lsrs	r6, r6, #21
   12d66:	2100      	movs	r1, #0
   12d68:	0324      	lsls	r4, r4, #12
   12d6a:	0b23      	lsrs	r3, r4, #12
   12d6c:	0d0c      	lsrs	r4, r1, #20
   12d6e:	4a8f      	ldr	r2, [pc, #572]	; (12fac <__aeabi_dadd+0x388>)
   12d70:	0524      	lsls	r4, r4, #20
   12d72:	431c      	orrs	r4, r3
   12d74:	4014      	ands	r4, r2
   12d76:	0533      	lsls	r3, r6, #20
   12d78:	4323      	orrs	r3, r4
   12d7a:	005b      	lsls	r3, r3, #1
   12d7c:	07ed      	lsls	r5, r5, #31
   12d7e:	085b      	lsrs	r3, r3, #1
   12d80:	432b      	orrs	r3, r5
   12d82:	0038      	movs	r0, r7
   12d84:	0019      	movs	r1, r3
   12d86:	bc3c      	pop	{r2, r3, r4, r5}
   12d88:	4690      	mov	r8, r2
   12d8a:	4699      	mov	r9, r3
   12d8c:	46a2      	mov	sl, r4
   12d8e:	46ab      	mov	fp, r5
   12d90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   12d92:	4664      	mov	r4, ip
   12d94:	4304      	orrs	r4, r0
   12d96:	d100      	bne.n	12d9a <__aeabi_dadd+0x176>
   12d98:	e211      	b.n	131be <__aeabi_dadd+0x59a>
   12d9a:	0004      	movs	r4, r0
   12d9c:	4667      	mov	r7, ip
   12d9e:	077b      	lsls	r3, r7, #29
   12da0:	d1c6      	bne.n	12d30 <__aeabi_dadd+0x10c>
   12da2:	4645      	mov	r5, r8
   12da4:	0760      	lsls	r0, r4, #29
   12da6:	08ff      	lsrs	r7, r7, #3
   12da8:	4307      	orrs	r7, r0
   12daa:	08e4      	lsrs	r4, r4, #3
   12dac:	4b7d      	ldr	r3, [pc, #500]	; (12fa4 <__aeabi_dadd+0x380>)
   12dae:	429e      	cmp	r6, r3
   12db0:	d030      	beq.n	12e14 <__aeabi_dadd+0x1f0>
   12db2:	0324      	lsls	r4, r4, #12
   12db4:	0576      	lsls	r6, r6, #21
   12db6:	0b24      	lsrs	r4, r4, #12
   12db8:	0d76      	lsrs	r6, r6, #21
   12dba:	e7d4      	b.n	12d66 <__aeabi_dadd+0x142>
   12dbc:	1a33      	subs	r3, r6, r0
   12dbe:	469a      	mov	sl, r3
   12dc0:	2b00      	cmp	r3, #0
   12dc2:	dd78      	ble.n	12eb6 <__aeabi_dadd+0x292>
   12dc4:	2800      	cmp	r0, #0
   12dc6:	d031      	beq.n	12e2c <__aeabi_dadd+0x208>
   12dc8:	4876      	ldr	r0, [pc, #472]	; (12fa4 <__aeabi_dadd+0x380>)
   12dca:	4286      	cmp	r6, r0
   12dcc:	d0ae      	beq.n	12d2c <__aeabi_dadd+0x108>
   12dce:	2080      	movs	r0, #128	; 0x80
   12dd0:	0400      	lsls	r0, r0, #16
   12dd2:	4301      	orrs	r1, r0
   12dd4:	4653      	mov	r3, sl
   12dd6:	2b38      	cmp	r3, #56	; 0x38
   12dd8:	dc00      	bgt.n	12ddc <__aeabi_dadd+0x1b8>
   12dda:	e0e9      	b.n	12fb0 <__aeabi_dadd+0x38c>
   12ddc:	430a      	orrs	r2, r1
   12dde:	1e51      	subs	r1, r2, #1
   12de0:	418a      	sbcs	r2, r1
   12de2:	2100      	movs	r1, #0
   12de4:	19d2      	adds	r2, r2, r7
   12de6:	42ba      	cmp	r2, r7
   12de8:	41bf      	sbcs	r7, r7
   12dea:	1909      	adds	r1, r1, r4
   12dec:	427c      	negs	r4, r7
   12dee:	0017      	movs	r7, r2
   12df0:	190c      	adds	r4, r1, r4
   12df2:	0223      	lsls	r3, r4, #8
   12df4:	d5d3      	bpl.n	12d9e <__aeabi_dadd+0x17a>
   12df6:	4b6b      	ldr	r3, [pc, #428]	; (12fa4 <__aeabi_dadd+0x380>)
   12df8:	3601      	adds	r6, #1
   12dfa:	429e      	cmp	r6, r3
   12dfc:	d100      	bne.n	12e00 <__aeabi_dadd+0x1dc>
   12dfe:	e13a      	b.n	13076 <__aeabi_dadd+0x452>
   12e00:	2001      	movs	r0, #1
   12e02:	4b69      	ldr	r3, [pc, #420]	; (12fa8 <__aeabi_dadd+0x384>)
   12e04:	401c      	ands	r4, r3
   12e06:	087b      	lsrs	r3, r7, #1
   12e08:	4007      	ands	r7, r0
   12e0a:	431f      	orrs	r7, r3
   12e0c:	07e0      	lsls	r0, r4, #31
   12e0e:	4307      	orrs	r7, r0
   12e10:	0864      	lsrs	r4, r4, #1
   12e12:	e78b      	b.n	12d2c <__aeabi_dadd+0x108>
   12e14:	0023      	movs	r3, r4
   12e16:	433b      	orrs	r3, r7
   12e18:	d100      	bne.n	12e1c <__aeabi_dadd+0x1f8>
   12e1a:	e1cb      	b.n	131b4 <__aeabi_dadd+0x590>
   12e1c:	2280      	movs	r2, #128	; 0x80
   12e1e:	0312      	lsls	r2, r2, #12
   12e20:	4314      	orrs	r4, r2
   12e22:	0324      	lsls	r4, r4, #12
   12e24:	0b24      	lsrs	r4, r4, #12
   12e26:	e79e      	b.n	12d66 <__aeabi_dadd+0x142>
   12e28:	002e      	movs	r6, r5
   12e2a:	e77f      	b.n	12d2c <__aeabi_dadd+0x108>
   12e2c:	0008      	movs	r0, r1
   12e2e:	4310      	orrs	r0, r2
   12e30:	d100      	bne.n	12e34 <__aeabi_dadd+0x210>
   12e32:	e0b4      	b.n	12f9e <__aeabi_dadd+0x37a>
   12e34:	1e58      	subs	r0, r3, #1
   12e36:	2800      	cmp	r0, #0
   12e38:	d000      	beq.n	12e3c <__aeabi_dadd+0x218>
   12e3a:	e0de      	b.n	12ffa <__aeabi_dadd+0x3d6>
   12e3c:	18ba      	adds	r2, r7, r2
   12e3e:	42ba      	cmp	r2, r7
   12e40:	419b      	sbcs	r3, r3
   12e42:	1864      	adds	r4, r4, r1
   12e44:	425b      	negs	r3, r3
   12e46:	18e4      	adds	r4, r4, r3
   12e48:	0017      	movs	r7, r2
   12e4a:	2601      	movs	r6, #1
   12e4c:	0223      	lsls	r3, r4, #8
   12e4e:	d5a6      	bpl.n	12d9e <__aeabi_dadd+0x17a>
   12e50:	2602      	movs	r6, #2
   12e52:	e7d5      	b.n	12e00 <__aeabi_dadd+0x1dc>
   12e54:	2d00      	cmp	r5, #0
   12e56:	d16e      	bne.n	12f36 <__aeabi_dadd+0x312>
   12e58:	1c70      	adds	r0, r6, #1
   12e5a:	0540      	lsls	r0, r0, #21
   12e5c:	0d40      	lsrs	r0, r0, #21
   12e5e:	2801      	cmp	r0, #1
   12e60:	dc00      	bgt.n	12e64 <__aeabi_dadd+0x240>
   12e62:	e0f9      	b.n	13058 <__aeabi_dadd+0x434>
   12e64:	1ab8      	subs	r0, r7, r2
   12e66:	4684      	mov	ip, r0
   12e68:	4287      	cmp	r7, r0
   12e6a:	4180      	sbcs	r0, r0
   12e6c:	1ae5      	subs	r5, r4, r3
   12e6e:	4240      	negs	r0, r0
   12e70:	1a2d      	subs	r5, r5, r0
   12e72:	0228      	lsls	r0, r5, #8
   12e74:	d400      	bmi.n	12e78 <__aeabi_dadd+0x254>
   12e76:	e089      	b.n	12f8c <__aeabi_dadd+0x368>
   12e78:	1bd7      	subs	r7, r2, r7
   12e7a:	42ba      	cmp	r2, r7
   12e7c:	4192      	sbcs	r2, r2
   12e7e:	1b1c      	subs	r4, r3, r4
   12e80:	4252      	negs	r2, r2
   12e82:	1aa5      	subs	r5, r4, r2
   12e84:	46d8      	mov	r8, fp
   12e86:	e729      	b.n	12cdc <__aeabi_dadd+0xb8>
   12e88:	4645      	mov	r5, r8
   12e8a:	2400      	movs	r4, #0
   12e8c:	2700      	movs	r7, #0
   12e8e:	e76a      	b.n	12d66 <__aeabi_dadd+0x142>
   12e90:	4c45      	ldr	r4, [pc, #276]	; (12fa8 <__aeabi_dadd+0x384>)
   12e92:	1af6      	subs	r6, r6, r3
   12e94:	402c      	ands	r4, r5
   12e96:	e749      	b.n	12d2c <__aeabi_dadd+0x108>
   12e98:	003d      	movs	r5, r7
   12e9a:	3828      	subs	r0, #40	; 0x28
   12e9c:	4085      	lsls	r5, r0
   12e9e:	2700      	movs	r7, #0
   12ea0:	e72e      	b.n	12d00 <__aeabi_dadd+0xdc>
   12ea2:	0038      	movs	r0, r7
   12ea4:	f001 fbe0 	bl	14668 <__clzsi2>
   12ea8:	3020      	adds	r0, #32
   12eaa:	e71d      	b.n	12ce8 <__aeabi_dadd+0xc4>
   12eac:	430a      	orrs	r2, r1
   12eae:	1e51      	subs	r1, r2, #1
   12eb0:	418a      	sbcs	r2, r1
   12eb2:	2100      	movs	r1, #0
   12eb4:	e707      	b.n	12cc6 <__aeabi_dadd+0xa2>
   12eb6:	2b00      	cmp	r3, #0
   12eb8:	d000      	beq.n	12ebc <__aeabi_dadd+0x298>
   12eba:	e0f3      	b.n	130a4 <__aeabi_dadd+0x480>
   12ebc:	1c70      	adds	r0, r6, #1
   12ebe:	0543      	lsls	r3, r0, #21
   12ec0:	0d5b      	lsrs	r3, r3, #21
   12ec2:	2b01      	cmp	r3, #1
   12ec4:	dc00      	bgt.n	12ec8 <__aeabi_dadd+0x2a4>
   12ec6:	e0ad      	b.n	13024 <__aeabi_dadd+0x400>
   12ec8:	4b36      	ldr	r3, [pc, #216]	; (12fa4 <__aeabi_dadd+0x380>)
   12eca:	4298      	cmp	r0, r3
   12ecc:	d100      	bne.n	12ed0 <__aeabi_dadd+0x2ac>
   12ece:	e0d1      	b.n	13074 <__aeabi_dadd+0x450>
   12ed0:	18ba      	adds	r2, r7, r2
   12ed2:	42ba      	cmp	r2, r7
   12ed4:	41bf      	sbcs	r7, r7
   12ed6:	1864      	adds	r4, r4, r1
   12ed8:	427f      	negs	r7, r7
   12eda:	19e4      	adds	r4, r4, r7
   12edc:	07e7      	lsls	r7, r4, #31
   12ede:	0852      	lsrs	r2, r2, #1
   12ee0:	4317      	orrs	r7, r2
   12ee2:	0864      	lsrs	r4, r4, #1
   12ee4:	0006      	movs	r6, r0
   12ee6:	e721      	b.n	12d2c <__aeabi_dadd+0x108>
   12ee8:	482e      	ldr	r0, [pc, #184]	; (12fa4 <__aeabi_dadd+0x380>)
   12eea:	4285      	cmp	r5, r0
   12eec:	d100      	bne.n	12ef0 <__aeabi_dadd+0x2cc>
   12eee:	e093      	b.n	13018 <__aeabi_dadd+0x3f4>
   12ef0:	001d      	movs	r5, r3
   12ef2:	e6d0      	b.n	12c96 <__aeabi_dadd+0x72>
   12ef4:	0029      	movs	r1, r5
   12ef6:	3e1f      	subs	r6, #31
   12ef8:	40f1      	lsrs	r1, r6
   12efa:	2b20      	cmp	r3, #32
   12efc:	d100      	bne.n	12f00 <__aeabi_dadd+0x2dc>
   12efe:	e08d      	b.n	1301c <__aeabi_dadd+0x3f8>
   12f00:	2240      	movs	r2, #64	; 0x40
   12f02:	1ad3      	subs	r3, r2, r3
   12f04:	409d      	lsls	r5, r3
   12f06:	432f      	orrs	r7, r5
   12f08:	1e7d      	subs	r5, r7, #1
   12f0a:	41af      	sbcs	r7, r5
   12f0c:	2400      	movs	r4, #0
   12f0e:	430f      	orrs	r7, r1
   12f10:	2600      	movs	r6, #0
   12f12:	e744      	b.n	12d9e <__aeabi_dadd+0x17a>
   12f14:	002b      	movs	r3, r5
   12f16:	0008      	movs	r0, r1
   12f18:	3b20      	subs	r3, #32
   12f1a:	40d8      	lsrs	r0, r3
   12f1c:	0003      	movs	r3, r0
   12f1e:	2d20      	cmp	r5, #32
   12f20:	d100      	bne.n	12f24 <__aeabi_dadd+0x300>
   12f22:	e07d      	b.n	13020 <__aeabi_dadd+0x3fc>
   12f24:	2040      	movs	r0, #64	; 0x40
   12f26:	1b45      	subs	r5, r0, r5
   12f28:	40a9      	lsls	r1, r5
   12f2a:	430a      	orrs	r2, r1
   12f2c:	1e51      	subs	r1, r2, #1
   12f2e:	418a      	sbcs	r2, r1
   12f30:	2100      	movs	r1, #0
   12f32:	431a      	orrs	r2, r3
   12f34:	e6c7      	b.n	12cc6 <__aeabi_dadd+0xa2>
   12f36:	2e00      	cmp	r6, #0
   12f38:	d050      	beq.n	12fdc <__aeabi_dadd+0x3b8>
   12f3a:	4e1a      	ldr	r6, [pc, #104]	; (12fa4 <__aeabi_dadd+0x380>)
   12f3c:	42b0      	cmp	r0, r6
   12f3e:	d057      	beq.n	12ff0 <__aeabi_dadd+0x3cc>
   12f40:	2680      	movs	r6, #128	; 0x80
   12f42:	426b      	negs	r3, r5
   12f44:	4699      	mov	r9, r3
   12f46:	0436      	lsls	r6, r6, #16
   12f48:	4334      	orrs	r4, r6
   12f4a:	464b      	mov	r3, r9
   12f4c:	2b38      	cmp	r3, #56	; 0x38
   12f4e:	dd00      	ble.n	12f52 <__aeabi_dadd+0x32e>
   12f50:	e0d6      	b.n	13100 <__aeabi_dadd+0x4dc>
   12f52:	2b1f      	cmp	r3, #31
   12f54:	dd00      	ble.n	12f58 <__aeabi_dadd+0x334>
   12f56:	e135      	b.n	131c4 <__aeabi_dadd+0x5a0>
   12f58:	2620      	movs	r6, #32
   12f5a:	1af5      	subs	r5, r6, r3
   12f5c:	0026      	movs	r6, r4
   12f5e:	40ae      	lsls	r6, r5
   12f60:	46b2      	mov	sl, r6
   12f62:	003e      	movs	r6, r7
   12f64:	40de      	lsrs	r6, r3
   12f66:	46ac      	mov	ip, r5
   12f68:	0035      	movs	r5, r6
   12f6a:	4656      	mov	r6, sl
   12f6c:	432e      	orrs	r6, r5
   12f6e:	4665      	mov	r5, ip
   12f70:	40af      	lsls	r7, r5
   12f72:	1e7d      	subs	r5, r7, #1
   12f74:	41af      	sbcs	r7, r5
   12f76:	40dc      	lsrs	r4, r3
   12f78:	4337      	orrs	r7, r6
   12f7a:	1bd7      	subs	r7, r2, r7
   12f7c:	42ba      	cmp	r2, r7
   12f7e:	4192      	sbcs	r2, r2
   12f80:	1b0c      	subs	r4, r1, r4
   12f82:	4252      	negs	r2, r2
   12f84:	1aa4      	subs	r4, r4, r2
   12f86:	0006      	movs	r6, r0
   12f88:	46d8      	mov	r8, fp
   12f8a:	e6a3      	b.n	12cd4 <__aeabi_dadd+0xb0>
   12f8c:	4664      	mov	r4, ip
   12f8e:	4667      	mov	r7, ip
   12f90:	432c      	orrs	r4, r5
   12f92:	d000      	beq.n	12f96 <__aeabi_dadd+0x372>
   12f94:	e6a2      	b.n	12cdc <__aeabi_dadd+0xb8>
   12f96:	2500      	movs	r5, #0
   12f98:	2600      	movs	r6, #0
   12f9a:	2700      	movs	r7, #0
   12f9c:	e706      	b.n	12dac <__aeabi_dadd+0x188>
   12f9e:	001e      	movs	r6, r3
   12fa0:	e6c4      	b.n	12d2c <__aeabi_dadd+0x108>
   12fa2:	46c0      	nop			; (mov r8, r8)
   12fa4:	000007ff 	.word	0x000007ff
   12fa8:	ff7fffff 	.word	0xff7fffff
   12fac:	800fffff 	.word	0x800fffff
   12fb0:	2b1f      	cmp	r3, #31
   12fb2:	dc63      	bgt.n	1307c <__aeabi_dadd+0x458>
   12fb4:	2020      	movs	r0, #32
   12fb6:	1ac3      	subs	r3, r0, r3
   12fb8:	0008      	movs	r0, r1
   12fba:	4098      	lsls	r0, r3
   12fbc:	469c      	mov	ip, r3
   12fbe:	4683      	mov	fp, r0
   12fc0:	4653      	mov	r3, sl
   12fc2:	0010      	movs	r0, r2
   12fc4:	40d8      	lsrs	r0, r3
   12fc6:	0003      	movs	r3, r0
   12fc8:	4658      	mov	r0, fp
   12fca:	4318      	orrs	r0, r3
   12fcc:	4663      	mov	r3, ip
   12fce:	409a      	lsls	r2, r3
   12fd0:	1e53      	subs	r3, r2, #1
   12fd2:	419a      	sbcs	r2, r3
   12fd4:	4653      	mov	r3, sl
   12fd6:	4302      	orrs	r2, r0
   12fd8:	40d9      	lsrs	r1, r3
   12fda:	e703      	b.n	12de4 <__aeabi_dadd+0x1c0>
   12fdc:	0026      	movs	r6, r4
   12fde:	433e      	orrs	r6, r7
   12fe0:	d006      	beq.n	12ff0 <__aeabi_dadd+0x3cc>
   12fe2:	43eb      	mvns	r3, r5
   12fe4:	4699      	mov	r9, r3
   12fe6:	2b00      	cmp	r3, #0
   12fe8:	d0c7      	beq.n	12f7a <__aeabi_dadd+0x356>
   12fea:	4e94      	ldr	r6, [pc, #592]	; (1323c <__aeabi_dadd+0x618>)
   12fec:	42b0      	cmp	r0, r6
   12fee:	d1ac      	bne.n	12f4a <__aeabi_dadd+0x326>
   12ff0:	000c      	movs	r4, r1
   12ff2:	0017      	movs	r7, r2
   12ff4:	0006      	movs	r6, r0
   12ff6:	46d8      	mov	r8, fp
   12ff8:	e698      	b.n	12d2c <__aeabi_dadd+0x108>
   12ffa:	4b90      	ldr	r3, [pc, #576]	; (1323c <__aeabi_dadd+0x618>)
   12ffc:	459a      	cmp	sl, r3
   12ffe:	d00b      	beq.n	13018 <__aeabi_dadd+0x3f4>
   13000:	4682      	mov	sl, r0
   13002:	e6e7      	b.n	12dd4 <__aeabi_dadd+0x1b0>
   13004:	2800      	cmp	r0, #0
   13006:	d000      	beq.n	1300a <__aeabi_dadd+0x3e6>
   13008:	e09e      	b.n	13148 <__aeabi_dadd+0x524>
   1300a:	0018      	movs	r0, r3
   1300c:	4310      	orrs	r0, r2
   1300e:	d100      	bne.n	13012 <__aeabi_dadd+0x3ee>
   13010:	e0e9      	b.n	131e6 <__aeabi_dadd+0x5c2>
   13012:	001c      	movs	r4, r3
   13014:	0017      	movs	r7, r2
   13016:	46d8      	mov	r8, fp
   13018:	4e88      	ldr	r6, [pc, #544]	; (1323c <__aeabi_dadd+0x618>)
   1301a:	e687      	b.n	12d2c <__aeabi_dadd+0x108>
   1301c:	2500      	movs	r5, #0
   1301e:	e772      	b.n	12f06 <__aeabi_dadd+0x2e2>
   13020:	2100      	movs	r1, #0
   13022:	e782      	b.n	12f2a <__aeabi_dadd+0x306>
   13024:	0023      	movs	r3, r4
   13026:	433b      	orrs	r3, r7
   13028:	2e00      	cmp	r6, #0
   1302a:	d000      	beq.n	1302e <__aeabi_dadd+0x40a>
   1302c:	e0ab      	b.n	13186 <__aeabi_dadd+0x562>
   1302e:	2b00      	cmp	r3, #0
   13030:	d100      	bne.n	13034 <__aeabi_dadd+0x410>
   13032:	e0e7      	b.n	13204 <__aeabi_dadd+0x5e0>
   13034:	000b      	movs	r3, r1
   13036:	4313      	orrs	r3, r2
   13038:	d100      	bne.n	1303c <__aeabi_dadd+0x418>
   1303a:	e677      	b.n	12d2c <__aeabi_dadd+0x108>
   1303c:	18ba      	adds	r2, r7, r2
   1303e:	42ba      	cmp	r2, r7
   13040:	41bf      	sbcs	r7, r7
   13042:	1864      	adds	r4, r4, r1
   13044:	427f      	negs	r7, r7
   13046:	19e4      	adds	r4, r4, r7
   13048:	0223      	lsls	r3, r4, #8
   1304a:	d400      	bmi.n	1304e <__aeabi_dadd+0x42a>
   1304c:	e0f2      	b.n	13234 <__aeabi_dadd+0x610>
   1304e:	4b7c      	ldr	r3, [pc, #496]	; (13240 <__aeabi_dadd+0x61c>)
   13050:	0017      	movs	r7, r2
   13052:	401c      	ands	r4, r3
   13054:	0006      	movs	r6, r0
   13056:	e669      	b.n	12d2c <__aeabi_dadd+0x108>
   13058:	0020      	movs	r0, r4
   1305a:	4338      	orrs	r0, r7
   1305c:	2e00      	cmp	r6, #0
   1305e:	d1d1      	bne.n	13004 <__aeabi_dadd+0x3e0>
   13060:	2800      	cmp	r0, #0
   13062:	d15b      	bne.n	1311c <__aeabi_dadd+0x4f8>
   13064:	001c      	movs	r4, r3
   13066:	4314      	orrs	r4, r2
   13068:	d100      	bne.n	1306c <__aeabi_dadd+0x448>
   1306a:	e0a8      	b.n	131be <__aeabi_dadd+0x59a>
   1306c:	001c      	movs	r4, r3
   1306e:	0017      	movs	r7, r2
   13070:	46d8      	mov	r8, fp
   13072:	e65b      	b.n	12d2c <__aeabi_dadd+0x108>
   13074:	0006      	movs	r6, r0
   13076:	2400      	movs	r4, #0
   13078:	2700      	movs	r7, #0
   1307a:	e697      	b.n	12dac <__aeabi_dadd+0x188>
   1307c:	4650      	mov	r0, sl
   1307e:	000b      	movs	r3, r1
   13080:	3820      	subs	r0, #32
   13082:	40c3      	lsrs	r3, r0
   13084:	4699      	mov	r9, r3
   13086:	4653      	mov	r3, sl
   13088:	2b20      	cmp	r3, #32
   1308a:	d100      	bne.n	1308e <__aeabi_dadd+0x46a>
   1308c:	e095      	b.n	131ba <__aeabi_dadd+0x596>
   1308e:	2340      	movs	r3, #64	; 0x40
   13090:	4650      	mov	r0, sl
   13092:	1a1b      	subs	r3, r3, r0
   13094:	4099      	lsls	r1, r3
   13096:	430a      	orrs	r2, r1
   13098:	1e51      	subs	r1, r2, #1
   1309a:	418a      	sbcs	r2, r1
   1309c:	464b      	mov	r3, r9
   1309e:	2100      	movs	r1, #0
   130a0:	431a      	orrs	r2, r3
   130a2:	e69f      	b.n	12de4 <__aeabi_dadd+0x1c0>
   130a4:	2e00      	cmp	r6, #0
   130a6:	d130      	bne.n	1310a <__aeabi_dadd+0x4e6>
   130a8:	0026      	movs	r6, r4
   130aa:	433e      	orrs	r6, r7
   130ac:	d067      	beq.n	1317e <__aeabi_dadd+0x55a>
   130ae:	43db      	mvns	r3, r3
   130b0:	469a      	mov	sl, r3
   130b2:	2b00      	cmp	r3, #0
   130b4:	d01c      	beq.n	130f0 <__aeabi_dadd+0x4cc>
   130b6:	4e61      	ldr	r6, [pc, #388]	; (1323c <__aeabi_dadd+0x618>)
   130b8:	42b0      	cmp	r0, r6
   130ba:	d060      	beq.n	1317e <__aeabi_dadd+0x55a>
   130bc:	4653      	mov	r3, sl
   130be:	2b38      	cmp	r3, #56	; 0x38
   130c0:	dd00      	ble.n	130c4 <__aeabi_dadd+0x4a0>
   130c2:	e096      	b.n	131f2 <__aeabi_dadd+0x5ce>
   130c4:	2b1f      	cmp	r3, #31
   130c6:	dd00      	ble.n	130ca <__aeabi_dadd+0x4a6>
   130c8:	e09f      	b.n	1320a <__aeabi_dadd+0x5e6>
   130ca:	2620      	movs	r6, #32
   130cc:	1af3      	subs	r3, r6, r3
   130ce:	0026      	movs	r6, r4
   130d0:	409e      	lsls	r6, r3
   130d2:	469c      	mov	ip, r3
   130d4:	46b3      	mov	fp, r6
   130d6:	4653      	mov	r3, sl
   130d8:	003e      	movs	r6, r7
   130da:	40de      	lsrs	r6, r3
   130dc:	0033      	movs	r3, r6
   130de:	465e      	mov	r6, fp
   130e0:	431e      	orrs	r6, r3
   130e2:	4663      	mov	r3, ip
   130e4:	409f      	lsls	r7, r3
   130e6:	1e7b      	subs	r3, r7, #1
   130e8:	419f      	sbcs	r7, r3
   130ea:	4653      	mov	r3, sl
   130ec:	40dc      	lsrs	r4, r3
   130ee:	4337      	orrs	r7, r6
   130f0:	18bf      	adds	r7, r7, r2
   130f2:	4297      	cmp	r7, r2
   130f4:	4192      	sbcs	r2, r2
   130f6:	1864      	adds	r4, r4, r1
   130f8:	4252      	negs	r2, r2
   130fa:	18a4      	adds	r4, r4, r2
   130fc:	0006      	movs	r6, r0
   130fe:	e678      	b.n	12df2 <__aeabi_dadd+0x1ce>
   13100:	4327      	orrs	r7, r4
   13102:	1e7c      	subs	r4, r7, #1
   13104:	41a7      	sbcs	r7, r4
   13106:	2400      	movs	r4, #0
   13108:	e737      	b.n	12f7a <__aeabi_dadd+0x356>
   1310a:	4e4c      	ldr	r6, [pc, #304]	; (1323c <__aeabi_dadd+0x618>)
   1310c:	42b0      	cmp	r0, r6
   1310e:	d036      	beq.n	1317e <__aeabi_dadd+0x55a>
   13110:	2680      	movs	r6, #128	; 0x80
   13112:	425b      	negs	r3, r3
   13114:	0436      	lsls	r6, r6, #16
   13116:	469a      	mov	sl, r3
   13118:	4334      	orrs	r4, r6
   1311a:	e7cf      	b.n	130bc <__aeabi_dadd+0x498>
   1311c:	0018      	movs	r0, r3
   1311e:	4310      	orrs	r0, r2
   13120:	d100      	bne.n	13124 <__aeabi_dadd+0x500>
   13122:	e603      	b.n	12d2c <__aeabi_dadd+0x108>
   13124:	1ab8      	subs	r0, r7, r2
   13126:	4684      	mov	ip, r0
   13128:	4567      	cmp	r7, ip
   1312a:	41ad      	sbcs	r5, r5
   1312c:	1ae0      	subs	r0, r4, r3
   1312e:	426d      	negs	r5, r5
   13130:	1b40      	subs	r0, r0, r5
   13132:	0205      	lsls	r5, r0, #8
   13134:	d400      	bmi.n	13138 <__aeabi_dadd+0x514>
   13136:	e62c      	b.n	12d92 <__aeabi_dadd+0x16e>
   13138:	1bd7      	subs	r7, r2, r7
   1313a:	42ba      	cmp	r2, r7
   1313c:	4192      	sbcs	r2, r2
   1313e:	1b1c      	subs	r4, r3, r4
   13140:	4252      	negs	r2, r2
   13142:	1aa4      	subs	r4, r4, r2
   13144:	46d8      	mov	r8, fp
   13146:	e5f1      	b.n	12d2c <__aeabi_dadd+0x108>
   13148:	0018      	movs	r0, r3
   1314a:	4310      	orrs	r0, r2
   1314c:	d100      	bne.n	13150 <__aeabi_dadd+0x52c>
   1314e:	e763      	b.n	13018 <__aeabi_dadd+0x3f4>
   13150:	08f8      	lsrs	r0, r7, #3
   13152:	0767      	lsls	r7, r4, #29
   13154:	4307      	orrs	r7, r0
   13156:	2080      	movs	r0, #128	; 0x80
   13158:	08e4      	lsrs	r4, r4, #3
   1315a:	0300      	lsls	r0, r0, #12
   1315c:	4204      	tst	r4, r0
   1315e:	d008      	beq.n	13172 <__aeabi_dadd+0x54e>
   13160:	08dd      	lsrs	r5, r3, #3
   13162:	4205      	tst	r5, r0
   13164:	d105      	bne.n	13172 <__aeabi_dadd+0x54e>
   13166:	08d2      	lsrs	r2, r2, #3
   13168:	0759      	lsls	r1, r3, #29
   1316a:	4311      	orrs	r1, r2
   1316c:	000f      	movs	r7, r1
   1316e:	002c      	movs	r4, r5
   13170:	46d8      	mov	r8, fp
   13172:	0f7b      	lsrs	r3, r7, #29
   13174:	00e4      	lsls	r4, r4, #3
   13176:	431c      	orrs	r4, r3
   13178:	00ff      	lsls	r7, r7, #3
   1317a:	4e30      	ldr	r6, [pc, #192]	; (1323c <__aeabi_dadd+0x618>)
   1317c:	e5d6      	b.n	12d2c <__aeabi_dadd+0x108>
   1317e:	000c      	movs	r4, r1
   13180:	0017      	movs	r7, r2
   13182:	0006      	movs	r6, r0
   13184:	e5d2      	b.n	12d2c <__aeabi_dadd+0x108>
   13186:	2b00      	cmp	r3, #0
   13188:	d038      	beq.n	131fc <__aeabi_dadd+0x5d8>
   1318a:	000b      	movs	r3, r1
   1318c:	4313      	orrs	r3, r2
   1318e:	d100      	bne.n	13192 <__aeabi_dadd+0x56e>
   13190:	e742      	b.n	13018 <__aeabi_dadd+0x3f4>
   13192:	08f8      	lsrs	r0, r7, #3
   13194:	0767      	lsls	r7, r4, #29
   13196:	4307      	orrs	r7, r0
   13198:	2080      	movs	r0, #128	; 0x80
   1319a:	08e4      	lsrs	r4, r4, #3
   1319c:	0300      	lsls	r0, r0, #12
   1319e:	4204      	tst	r4, r0
   131a0:	d0e7      	beq.n	13172 <__aeabi_dadd+0x54e>
   131a2:	08cb      	lsrs	r3, r1, #3
   131a4:	4203      	tst	r3, r0
   131a6:	d1e4      	bne.n	13172 <__aeabi_dadd+0x54e>
   131a8:	08d2      	lsrs	r2, r2, #3
   131aa:	0749      	lsls	r1, r1, #29
   131ac:	4311      	orrs	r1, r2
   131ae:	000f      	movs	r7, r1
   131b0:	001c      	movs	r4, r3
   131b2:	e7de      	b.n	13172 <__aeabi_dadd+0x54e>
   131b4:	2700      	movs	r7, #0
   131b6:	2400      	movs	r4, #0
   131b8:	e5d5      	b.n	12d66 <__aeabi_dadd+0x142>
   131ba:	2100      	movs	r1, #0
   131bc:	e76b      	b.n	13096 <__aeabi_dadd+0x472>
   131be:	2500      	movs	r5, #0
   131c0:	2700      	movs	r7, #0
   131c2:	e5f3      	b.n	12dac <__aeabi_dadd+0x188>
   131c4:	464e      	mov	r6, r9
   131c6:	0025      	movs	r5, r4
   131c8:	3e20      	subs	r6, #32
   131ca:	40f5      	lsrs	r5, r6
   131cc:	464b      	mov	r3, r9
   131ce:	002e      	movs	r6, r5
   131d0:	2b20      	cmp	r3, #32
   131d2:	d02d      	beq.n	13230 <__aeabi_dadd+0x60c>
   131d4:	2540      	movs	r5, #64	; 0x40
   131d6:	1aed      	subs	r5, r5, r3
   131d8:	40ac      	lsls	r4, r5
   131da:	4327      	orrs	r7, r4
   131dc:	1e7c      	subs	r4, r7, #1
   131de:	41a7      	sbcs	r7, r4
   131e0:	2400      	movs	r4, #0
   131e2:	4337      	orrs	r7, r6
   131e4:	e6c9      	b.n	12f7a <__aeabi_dadd+0x356>
   131e6:	2480      	movs	r4, #128	; 0x80
   131e8:	2500      	movs	r5, #0
   131ea:	0324      	lsls	r4, r4, #12
   131ec:	4e13      	ldr	r6, [pc, #76]	; (1323c <__aeabi_dadd+0x618>)
   131ee:	2700      	movs	r7, #0
   131f0:	e5dc      	b.n	12dac <__aeabi_dadd+0x188>
   131f2:	4327      	orrs	r7, r4
   131f4:	1e7c      	subs	r4, r7, #1
   131f6:	41a7      	sbcs	r7, r4
   131f8:	2400      	movs	r4, #0
   131fa:	e779      	b.n	130f0 <__aeabi_dadd+0x4cc>
   131fc:	000c      	movs	r4, r1
   131fe:	0017      	movs	r7, r2
   13200:	4e0e      	ldr	r6, [pc, #56]	; (1323c <__aeabi_dadd+0x618>)
   13202:	e593      	b.n	12d2c <__aeabi_dadd+0x108>
   13204:	000c      	movs	r4, r1
   13206:	0017      	movs	r7, r2
   13208:	e590      	b.n	12d2c <__aeabi_dadd+0x108>
   1320a:	4656      	mov	r6, sl
   1320c:	0023      	movs	r3, r4
   1320e:	3e20      	subs	r6, #32
   13210:	40f3      	lsrs	r3, r6
   13212:	4699      	mov	r9, r3
   13214:	4653      	mov	r3, sl
   13216:	2b20      	cmp	r3, #32
   13218:	d00e      	beq.n	13238 <__aeabi_dadd+0x614>
   1321a:	2340      	movs	r3, #64	; 0x40
   1321c:	4656      	mov	r6, sl
   1321e:	1b9b      	subs	r3, r3, r6
   13220:	409c      	lsls	r4, r3
   13222:	4327      	orrs	r7, r4
   13224:	1e7c      	subs	r4, r7, #1
   13226:	41a7      	sbcs	r7, r4
   13228:	464b      	mov	r3, r9
   1322a:	2400      	movs	r4, #0
   1322c:	431f      	orrs	r7, r3
   1322e:	e75f      	b.n	130f0 <__aeabi_dadd+0x4cc>
   13230:	2400      	movs	r4, #0
   13232:	e7d2      	b.n	131da <__aeabi_dadd+0x5b6>
   13234:	0017      	movs	r7, r2
   13236:	e5b2      	b.n	12d9e <__aeabi_dadd+0x17a>
   13238:	2400      	movs	r4, #0
   1323a:	e7f2      	b.n	13222 <__aeabi_dadd+0x5fe>
   1323c:	000007ff 	.word	0x000007ff
   13240:	ff7fffff 	.word	0xff7fffff

00013244 <__aeabi_ddiv>:
   13244:	b5f0      	push	{r4, r5, r6, r7, lr}
   13246:	4657      	mov	r7, sl
   13248:	4645      	mov	r5, r8
   1324a:	46de      	mov	lr, fp
   1324c:	464e      	mov	r6, r9
   1324e:	b5e0      	push	{r5, r6, r7, lr}
   13250:	004c      	lsls	r4, r1, #1
   13252:	030e      	lsls	r6, r1, #12
   13254:	b087      	sub	sp, #28
   13256:	4683      	mov	fp, r0
   13258:	4692      	mov	sl, r2
   1325a:	001d      	movs	r5, r3
   1325c:	4680      	mov	r8, r0
   1325e:	0b36      	lsrs	r6, r6, #12
   13260:	0d64      	lsrs	r4, r4, #21
   13262:	0fcf      	lsrs	r7, r1, #31
   13264:	2c00      	cmp	r4, #0
   13266:	d04f      	beq.n	13308 <__aeabi_ddiv+0xc4>
   13268:	4b6f      	ldr	r3, [pc, #444]	; (13428 <__aeabi_ddiv+0x1e4>)
   1326a:	429c      	cmp	r4, r3
   1326c:	d035      	beq.n	132da <__aeabi_ddiv+0x96>
   1326e:	2380      	movs	r3, #128	; 0x80
   13270:	0f42      	lsrs	r2, r0, #29
   13272:	041b      	lsls	r3, r3, #16
   13274:	00f6      	lsls	r6, r6, #3
   13276:	4313      	orrs	r3, r2
   13278:	4333      	orrs	r3, r6
   1327a:	4699      	mov	r9, r3
   1327c:	00c3      	lsls	r3, r0, #3
   1327e:	4698      	mov	r8, r3
   13280:	4b6a      	ldr	r3, [pc, #424]	; (1342c <__aeabi_ddiv+0x1e8>)
   13282:	2600      	movs	r6, #0
   13284:	469c      	mov	ip, r3
   13286:	2300      	movs	r3, #0
   13288:	4464      	add	r4, ip
   1328a:	9303      	str	r3, [sp, #12]
   1328c:	032b      	lsls	r3, r5, #12
   1328e:	0b1b      	lsrs	r3, r3, #12
   13290:	469b      	mov	fp, r3
   13292:	006b      	lsls	r3, r5, #1
   13294:	0fed      	lsrs	r5, r5, #31
   13296:	4650      	mov	r0, sl
   13298:	0d5b      	lsrs	r3, r3, #21
   1329a:	9501      	str	r5, [sp, #4]
   1329c:	d05e      	beq.n	1335c <__aeabi_ddiv+0x118>
   1329e:	4a62      	ldr	r2, [pc, #392]	; (13428 <__aeabi_ddiv+0x1e4>)
   132a0:	4293      	cmp	r3, r2
   132a2:	d053      	beq.n	1334c <__aeabi_ddiv+0x108>
   132a4:	465a      	mov	r2, fp
   132a6:	00d1      	lsls	r1, r2, #3
   132a8:	2280      	movs	r2, #128	; 0x80
   132aa:	0f40      	lsrs	r0, r0, #29
   132ac:	0412      	lsls	r2, r2, #16
   132ae:	4302      	orrs	r2, r0
   132b0:	430a      	orrs	r2, r1
   132b2:	4693      	mov	fp, r2
   132b4:	4652      	mov	r2, sl
   132b6:	00d1      	lsls	r1, r2, #3
   132b8:	4a5c      	ldr	r2, [pc, #368]	; (1342c <__aeabi_ddiv+0x1e8>)
   132ba:	4694      	mov	ip, r2
   132bc:	2200      	movs	r2, #0
   132be:	4463      	add	r3, ip
   132c0:	0038      	movs	r0, r7
   132c2:	4068      	eors	r0, r5
   132c4:	4684      	mov	ip, r0
   132c6:	9002      	str	r0, [sp, #8]
   132c8:	1ae4      	subs	r4, r4, r3
   132ca:	4316      	orrs	r6, r2
   132cc:	2e0f      	cmp	r6, #15
   132ce:	d900      	bls.n	132d2 <__aeabi_ddiv+0x8e>
   132d0:	e0b4      	b.n	1343c <__aeabi_ddiv+0x1f8>
   132d2:	4b57      	ldr	r3, [pc, #348]	; (13430 <__aeabi_ddiv+0x1ec>)
   132d4:	00b6      	lsls	r6, r6, #2
   132d6:	599b      	ldr	r3, [r3, r6]
   132d8:	469f      	mov	pc, r3
   132da:	0003      	movs	r3, r0
   132dc:	4333      	orrs	r3, r6
   132de:	4699      	mov	r9, r3
   132e0:	d16c      	bne.n	133bc <__aeabi_ddiv+0x178>
   132e2:	2300      	movs	r3, #0
   132e4:	4698      	mov	r8, r3
   132e6:	3302      	adds	r3, #2
   132e8:	2608      	movs	r6, #8
   132ea:	9303      	str	r3, [sp, #12]
   132ec:	e7ce      	b.n	1328c <__aeabi_ddiv+0x48>
   132ee:	46cb      	mov	fp, r9
   132f0:	4641      	mov	r1, r8
   132f2:	9a03      	ldr	r2, [sp, #12]
   132f4:	9701      	str	r7, [sp, #4]
   132f6:	2a02      	cmp	r2, #2
   132f8:	d165      	bne.n	133c6 <__aeabi_ddiv+0x182>
   132fa:	9b01      	ldr	r3, [sp, #4]
   132fc:	4c4a      	ldr	r4, [pc, #296]	; (13428 <__aeabi_ddiv+0x1e4>)
   132fe:	469c      	mov	ip, r3
   13300:	2300      	movs	r3, #0
   13302:	2200      	movs	r2, #0
   13304:	4698      	mov	r8, r3
   13306:	e06b      	b.n	133e0 <__aeabi_ddiv+0x19c>
   13308:	0003      	movs	r3, r0
   1330a:	4333      	orrs	r3, r6
   1330c:	4699      	mov	r9, r3
   1330e:	d04e      	beq.n	133ae <__aeabi_ddiv+0x16a>
   13310:	2e00      	cmp	r6, #0
   13312:	d100      	bne.n	13316 <__aeabi_ddiv+0xd2>
   13314:	e1bc      	b.n	13690 <__aeabi_ddiv+0x44c>
   13316:	0030      	movs	r0, r6
   13318:	f001 f9a6 	bl	14668 <__clzsi2>
   1331c:	0003      	movs	r3, r0
   1331e:	3b0b      	subs	r3, #11
   13320:	2b1c      	cmp	r3, #28
   13322:	dd00      	ble.n	13326 <__aeabi_ddiv+0xe2>
   13324:	e1ac      	b.n	13680 <__aeabi_ddiv+0x43c>
   13326:	221d      	movs	r2, #29
   13328:	1ad3      	subs	r3, r2, r3
   1332a:	465a      	mov	r2, fp
   1332c:	0001      	movs	r1, r0
   1332e:	40da      	lsrs	r2, r3
   13330:	3908      	subs	r1, #8
   13332:	408e      	lsls	r6, r1
   13334:	0013      	movs	r3, r2
   13336:	4333      	orrs	r3, r6
   13338:	4699      	mov	r9, r3
   1333a:	465b      	mov	r3, fp
   1333c:	408b      	lsls	r3, r1
   1333e:	4698      	mov	r8, r3
   13340:	2300      	movs	r3, #0
   13342:	4c3c      	ldr	r4, [pc, #240]	; (13434 <__aeabi_ddiv+0x1f0>)
   13344:	2600      	movs	r6, #0
   13346:	1a24      	subs	r4, r4, r0
   13348:	9303      	str	r3, [sp, #12]
   1334a:	e79f      	b.n	1328c <__aeabi_ddiv+0x48>
   1334c:	4651      	mov	r1, sl
   1334e:	465a      	mov	r2, fp
   13350:	4311      	orrs	r1, r2
   13352:	d129      	bne.n	133a8 <__aeabi_ddiv+0x164>
   13354:	2200      	movs	r2, #0
   13356:	4693      	mov	fp, r2
   13358:	3202      	adds	r2, #2
   1335a:	e7b1      	b.n	132c0 <__aeabi_ddiv+0x7c>
   1335c:	4659      	mov	r1, fp
   1335e:	4301      	orrs	r1, r0
   13360:	d01e      	beq.n	133a0 <__aeabi_ddiv+0x15c>
   13362:	465b      	mov	r3, fp
   13364:	2b00      	cmp	r3, #0
   13366:	d100      	bne.n	1336a <__aeabi_ddiv+0x126>
   13368:	e19e      	b.n	136a8 <__aeabi_ddiv+0x464>
   1336a:	4658      	mov	r0, fp
   1336c:	f001 f97c 	bl	14668 <__clzsi2>
   13370:	0003      	movs	r3, r0
   13372:	3b0b      	subs	r3, #11
   13374:	2b1c      	cmp	r3, #28
   13376:	dd00      	ble.n	1337a <__aeabi_ddiv+0x136>
   13378:	e18f      	b.n	1369a <__aeabi_ddiv+0x456>
   1337a:	0002      	movs	r2, r0
   1337c:	4659      	mov	r1, fp
   1337e:	3a08      	subs	r2, #8
   13380:	4091      	lsls	r1, r2
   13382:	468b      	mov	fp, r1
   13384:	211d      	movs	r1, #29
   13386:	1acb      	subs	r3, r1, r3
   13388:	4651      	mov	r1, sl
   1338a:	40d9      	lsrs	r1, r3
   1338c:	000b      	movs	r3, r1
   1338e:	4659      	mov	r1, fp
   13390:	430b      	orrs	r3, r1
   13392:	4651      	mov	r1, sl
   13394:	469b      	mov	fp, r3
   13396:	4091      	lsls	r1, r2
   13398:	4b26      	ldr	r3, [pc, #152]	; (13434 <__aeabi_ddiv+0x1f0>)
   1339a:	2200      	movs	r2, #0
   1339c:	1a1b      	subs	r3, r3, r0
   1339e:	e78f      	b.n	132c0 <__aeabi_ddiv+0x7c>
   133a0:	2300      	movs	r3, #0
   133a2:	2201      	movs	r2, #1
   133a4:	469b      	mov	fp, r3
   133a6:	e78b      	b.n	132c0 <__aeabi_ddiv+0x7c>
   133a8:	4651      	mov	r1, sl
   133aa:	2203      	movs	r2, #3
   133ac:	e788      	b.n	132c0 <__aeabi_ddiv+0x7c>
   133ae:	2300      	movs	r3, #0
   133b0:	4698      	mov	r8, r3
   133b2:	3301      	adds	r3, #1
   133b4:	2604      	movs	r6, #4
   133b6:	2400      	movs	r4, #0
   133b8:	9303      	str	r3, [sp, #12]
   133ba:	e767      	b.n	1328c <__aeabi_ddiv+0x48>
   133bc:	2303      	movs	r3, #3
   133be:	46b1      	mov	r9, r6
   133c0:	9303      	str	r3, [sp, #12]
   133c2:	260c      	movs	r6, #12
   133c4:	e762      	b.n	1328c <__aeabi_ddiv+0x48>
   133c6:	2a03      	cmp	r2, #3
   133c8:	d100      	bne.n	133cc <__aeabi_ddiv+0x188>
   133ca:	e25c      	b.n	13886 <__aeabi_ddiv+0x642>
   133cc:	9b01      	ldr	r3, [sp, #4]
   133ce:	2a01      	cmp	r2, #1
   133d0:	d000      	beq.n	133d4 <__aeabi_ddiv+0x190>
   133d2:	e1e4      	b.n	1379e <__aeabi_ddiv+0x55a>
   133d4:	4013      	ands	r3, r2
   133d6:	469c      	mov	ip, r3
   133d8:	2300      	movs	r3, #0
   133da:	2400      	movs	r4, #0
   133dc:	2200      	movs	r2, #0
   133de:	4698      	mov	r8, r3
   133e0:	2100      	movs	r1, #0
   133e2:	0312      	lsls	r2, r2, #12
   133e4:	0b13      	lsrs	r3, r2, #12
   133e6:	0d0a      	lsrs	r2, r1, #20
   133e8:	0512      	lsls	r2, r2, #20
   133ea:	431a      	orrs	r2, r3
   133ec:	0523      	lsls	r3, r4, #20
   133ee:	4c12      	ldr	r4, [pc, #72]	; (13438 <__aeabi_ddiv+0x1f4>)
   133f0:	4640      	mov	r0, r8
   133f2:	4022      	ands	r2, r4
   133f4:	4313      	orrs	r3, r2
   133f6:	4662      	mov	r2, ip
   133f8:	005b      	lsls	r3, r3, #1
   133fa:	07d2      	lsls	r2, r2, #31
   133fc:	085b      	lsrs	r3, r3, #1
   133fe:	4313      	orrs	r3, r2
   13400:	0019      	movs	r1, r3
   13402:	b007      	add	sp, #28
   13404:	bc3c      	pop	{r2, r3, r4, r5}
   13406:	4690      	mov	r8, r2
   13408:	4699      	mov	r9, r3
   1340a:	46a2      	mov	sl, r4
   1340c:	46ab      	mov	fp, r5
   1340e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   13410:	2300      	movs	r3, #0
   13412:	2280      	movs	r2, #128	; 0x80
   13414:	469c      	mov	ip, r3
   13416:	0312      	lsls	r2, r2, #12
   13418:	4698      	mov	r8, r3
   1341a:	4c03      	ldr	r4, [pc, #12]	; (13428 <__aeabi_ddiv+0x1e4>)
   1341c:	e7e0      	b.n	133e0 <__aeabi_ddiv+0x19c>
   1341e:	2300      	movs	r3, #0
   13420:	4c01      	ldr	r4, [pc, #4]	; (13428 <__aeabi_ddiv+0x1e4>)
   13422:	2200      	movs	r2, #0
   13424:	4698      	mov	r8, r3
   13426:	e7db      	b.n	133e0 <__aeabi_ddiv+0x19c>
   13428:	000007ff 	.word	0x000007ff
   1342c:	fffffc01 	.word	0xfffffc01
   13430:	0001ccd8 	.word	0x0001ccd8
   13434:	fffffc0d 	.word	0xfffffc0d
   13438:	800fffff 	.word	0x800fffff
   1343c:	45d9      	cmp	r9, fp
   1343e:	d900      	bls.n	13442 <__aeabi_ddiv+0x1fe>
   13440:	e139      	b.n	136b6 <__aeabi_ddiv+0x472>
   13442:	d100      	bne.n	13446 <__aeabi_ddiv+0x202>
   13444:	e134      	b.n	136b0 <__aeabi_ddiv+0x46c>
   13446:	2300      	movs	r3, #0
   13448:	4646      	mov	r6, r8
   1344a:	464d      	mov	r5, r9
   1344c:	469a      	mov	sl, r3
   1344e:	3c01      	subs	r4, #1
   13450:	465b      	mov	r3, fp
   13452:	0e0a      	lsrs	r2, r1, #24
   13454:	021b      	lsls	r3, r3, #8
   13456:	431a      	orrs	r2, r3
   13458:	020b      	lsls	r3, r1, #8
   1345a:	0c17      	lsrs	r7, r2, #16
   1345c:	9303      	str	r3, [sp, #12]
   1345e:	0413      	lsls	r3, r2, #16
   13460:	0c1b      	lsrs	r3, r3, #16
   13462:	0039      	movs	r1, r7
   13464:	0028      	movs	r0, r5
   13466:	4690      	mov	r8, r2
   13468:	9301      	str	r3, [sp, #4]
   1346a:	f7fe f9f5 	bl	11858 <__udivsi3>
   1346e:	0002      	movs	r2, r0
   13470:	9b01      	ldr	r3, [sp, #4]
   13472:	4683      	mov	fp, r0
   13474:	435a      	muls	r2, r3
   13476:	0028      	movs	r0, r5
   13478:	0039      	movs	r1, r7
   1347a:	4691      	mov	r9, r2
   1347c:	f7fe fa72 	bl	11964 <__aeabi_uidivmod>
   13480:	0c35      	lsrs	r5, r6, #16
   13482:	0409      	lsls	r1, r1, #16
   13484:	430d      	orrs	r5, r1
   13486:	45a9      	cmp	r9, r5
   13488:	d90d      	bls.n	134a6 <__aeabi_ddiv+0x262>
   1348a:	465b      	mov	r3, fp
   1348c:	4445      	add	r5, r8
   1348e:	3b01      	subs	r3, #1
   13490:	45a8      	cmp	r8, r5
   13492:	d900      	bls.n	13496 <__aeabi_ddiv+0x252>
   13494:	e13a      	b.n	1370c <__aeabi_ddiv+0x4c8>
   13496:	45a9      	cmp	r9, r5
   13498:	d800      	bhi.n	1349c <__aeabi_ddiv+0x258>
   1349a:	e137      	b.n	1370c <__aeabi_ddiv+0x4c8>
   1349c:	2302      	movs	r3, #2
   1349e:	425b      	negs	r3, r3
   134a0:	469c      	mov	ip, r3
   134a2:	4445      	add	r5, r8
   134a4:	44e3      	add	fp, ip
   134a6:	464b      	mov	r3, r9
   134a8:	1aeb      	subs	r3, r5, r3
   134aa:	0039      	movs	r1, r7
   134ac:	0018      	movs	r0, r3
   134ae:	9304      	str	r3, [sp, #16]
   134b0:	f7fe f9d2 	bl	11858 <__udivsi3>
   134b4:	9b01      	ldr	r3, [sp, #4]
   134b6:	0005      	movs	r5, r0
   134b8:	4343      	muls	r3, r0
   134ba:	0039      	movs	r1, r7
   134bc:	9804      	ldr	r0, [sp, #16]
   134be:	4699      	mov	r9, r3
   134c0:	f7fe fa50 	bl	11964 <__aeabi_uidivmod>
   134c4:	0433      	lsls	r3, r6, #16
   134c6:	0409      	lsls	r1, r1, #16
   134c8:	0c1b      	lsrs	r3, r3, #16
   134ca:	430b      	orrs	r3, r1
   134cc:	4599      	cmp	r9, r3
   134ce:	d909      	bls.n	134e4 <__aeabi_ddiv+0x2a0>
   134d0:	4443      	add	r3, r8
   134d2:	1e6a      	subs	r2, r5, #1
   134d4:	4598      	cmp	r8, r3
   134d6:	d900      	bls.n	134da <__aeabi_ddiv+0x296>
   134d8:	e11a      	b.n	13710 <__aeabi_ddiv+0x4cc>
   134da:	4599      	cmp	r9, r3
   134dc:	d800      	bhi.n	134e0 <__aeabi_ddiv+0x29c>
   134de:	e117      	b.n	13710 <__aeabi_ddiv+0x4cc>
   134e0:	3d02      	subs	r5, #2
   134e2:	4443      	add	r3, r8
   134e4:	464a      	mov	r2, r9
   134e6:	1a9b      	subs	r3, r3, r2
   134e8:	465a      	mov	r2, fp
   134ea:	0412      	lsls	r2, r2, #16
   134ec:	432a      	orrs	r2, r5
   134ee:	9903      	ldr	r1, [sp, #12]
   134f0:	4693      	mov	fp, r2
   134f2:	0c10      	lsrs	r0, r2, #16
   134f4:	0c0a      	lsrs	r2, r1, #16
   134f6:	4691      	mov	r9, r2
   134f8:	0409      	lsls	r1, r1, #16
   134fa:	465a      	mov	r2, fp
   134fc:	0c09      	lsrs	r1, r1, #16
   134fe:	464e      	mov	r6, r9
   13500:	000d      	movs	r5, r1
   13502:	0412      	lsls	r2, r2, #16
   13504:	0c12      	lsrs	r2, r2, #16
   13506:	4345      	muls	r5, r0
   13508:	9105      	str	r1, [sp, #20]
   1350a:	4351      	muls	r1, r2
   1350c:	4372      	muls	r2, r6
   1350e:	4370      	muls	r0, r6
   13510:	1952      	adds	r2, r2, r5
   13512:	0c0e      	lsrs	r6, r1, #16
   13514:	18b2      	adds	r2, r6, r2
   13516:	4295      	cmp	r5, r2
   13518:	d903      	bls.n	13522 <__aeabi_ddiv+0x2de>
   1351a:	2580      	movs	r5, #128	; 0x80
   1351c:	026d      	lsls	r5, r5, #9
   1351e:	46ac      	mov	ip, r5
   13520:	4460      	add	r0, ip
   13522:	0c15      	lsrs	r5, r2, #16
   13524:	0409      	lsls	r1, r1, #16
   13526:	0412      	lsls	r2, r2, #16
   13528:	0c09      	lsrs	r1, r1, #16
   1352a:	1828      	adds	r0, r5, r0
   1352c:	1852      	adds	r2, r2, r1
   1352e:	4283      	cmp	r3, r0
   13530:	d200      	bcs.n	13534 <__aeabi_ddiv+0x2f0>
   13532:	e0ce      	b.n	136d2 <__aeabi_ddiv+0x48e>
   13534:	d100      	bne.n	13538 <__aeabi_ddiv+0x2f4>
   13536:	e0c8      	b.n	136ca <__aeabi_ddiv+0x486>
   13538:	1a1d      	subs	r5, r3, r0
   1353a:	4653      	mov	r3, sl
   1353c:	1a9e      	subs	r6, r3, r2
   1353e:	45b2      	cmp	sl, r6
   13540:	4192      	sbcs	r2, r2
   13542:	4252      	negs	r2, r2
   13544:	1aab      	subs	r3, r5, r2
   13546:	469a      	mov	sl, r3
   13548:	4598      	cmp	r8, r3
   1354a:	d100      	bne.n	1354e <__aeabi_ddiv+0x30a>
   1354c:	e117      	b.n	1377e <__aeabi_ddiv+0x53a>
   1354e:	0039      	movs	r1, r7
   13550:	0018      	movs	r0, r3
   13552:	f7fe f981 	bl	11858 <__udivsi3>
   13556:	9b01      	ldr	r3, [sp, #4]
   13558:	0005      	movs	r5, r0
   1355a:	4343      	muls	r3, r0
   1355c:	0039      	movs	r1, r7
   1355e:	4650      	mov	r0, sl
   13560:	9304      	str	r3, [sp, #16]
   13562:	f7fe f9ff 	bl	11964 <__aeabi_uidivmod>
   13566:	9804      	ldr	r0, [sp, #16]
   13568:	040b      	lsls	r3, r1, #16
   1356a:	0c31      	lsrs	r1, r6, #16
   1356c:	4319      	orrs	r1, r3
   1356e:	4288      	cmp	r0, r1
   13570:	d909      	bls.n	13586 <__aeabi_ddiv+0x342>
   13572:	4441      	add	r1, r8
   13574:	1e6b      	subs	r3, r5, #1
   13576:	4588      	cmp	r8, r1
   13578:	d900      	bls.n	1357c <__aeabi_ddiv+0x338>
   1357a:	e107      	b.n	1378c <__aeabi_ddiv+0x548>
   1357c:	4288      	cmp	r0, r1
   1357e:	d800      	bhi.n	13582 <__aeabi_ddiv+0x33e>
   13580:	e104      	b.n	1378c <__aeabi_ddiv+0x548>
   13582:	3d02      	subs	r5, #2
   13584:	4441      	add	r1, r8
   13586:	9b04      	ldr	r3, [sp, #16]
   13588:	1acb      	subs	r3, r1, r3
   1358a:	0018      	movs	r0, r3
   1358c:	0039      	movs	r1, r7
   1358e:	9304      	str	r3, [sp, #16]
   13590:	f7fe f962 	bl	11858 <__udivsi3>
   13594:	9b01      	ldr	r3, [sp, #4]
   13596:	4682      	mov	sl, r0
   13598:	4343      	muls	r3, r0
   1359a:	0039      	movs	r1, r7
   1359c:	9804      	ldr	r0, [sp, #16]
   1359e:	9301      	str	r3, [sp, #4]
   135a0:	f7fe f9e0 	bl	11964 <__aeabi_uidivmod>
   135a4:	9801      	ldr	r0, [sp, #4]
   135a6:	040b      	lsls	r3, r1, #16
   135a8:	0431      	lsls	r1, r6, #16
   135aa:	0c09      	lsrs	r1, r1, #16
   135ac:	4319      	orrs	r1, r3
   135ae:	4288      	cmp	r0, r1
   135b0:	d90d      	bls.n	135ce <__aeabi_ddiv+0x38a>
   135b2:	4653      	mov	r3, sl
   135b4:	4441      	add	r1, r8
   135b6:	3b01      	subs	r3, #1
   135b8:	4588      	cmp	r8, r1
   135ba:	d900      	bls.n	135be <__aeabi_ddiv+0x37a>
   135bc:	e0e8      	b.n	13790 <__aeabi_ddiv+0x54c>
   135be:	4288      	cmp	r0, r1
   135c0:	d800      	bhi.n	135c4 <__aeabi_ddiv+0x380>
   135c2:	e0e5      	b.n	13790 <__aeabi_ddiv+0x54c>
   135c4:	2302      	movs	r3, #2
   135c6:	425b      	negs	r3, r3
   135c8:	469c      	mov	ip, r3
   135ca:	4441      	add	r1, r8
   135cc:	44e2      	add	sl, ip
   135ce:	9b01      	ldr	r3, [sp, #4]
   135d0:	042d      	lsls	r5, r5, #16
   135d2:	1ace      	subs	r6, r1, r3
   135d4:	4651      	mov	r1, sl
   135d6:	4329      	orrs	r1, r5
   135d8:	9d05      	ldr	r5, [sp, #20]
   135da:	464f      	mov	r7, r9
   135dc:	002a      	movs	r2, r5
   135de:	040b      	lsls	r3, r1, #16
   135e0:	0c08      	lsrs	r0, r1, #16
   135e2:	0c1b      	lsrs	r3, r3, #16
   135e4:	435a      	muls	r2, r3
   135e6:	4345      	muls	r5, r0
   135e8:	437b      	muls	r3, r7
   135ea:	4378      	muls	r0, r7
   135ec:	195b      	adds	r3, r3, r5
   135ee:	0c17      	lsrs	r7, r2, #16
   135f0:	18fb      	adds	r3, r7, r3
   135f2:	429d      	cmp	r5, r3
   135f4:	d903      	bls.n	135fe <__aeabi_ddiv+0x3ba>
   135f6:	2580      	movs	r5, #128	; 0x80
   135f8:	026d      	lsls	r5, r5, #9
   135fa:	46ac      	mov	ip, r5
   135fc:	4460      	add	r0, ip
   135fe:	0c1d      	lsrs	r5, r3, #16
   13600:	0412      	lsls	r2, r2, #16
   13602:	041b      	lsls	r3, r3, #16
   13604:	0c12      	lsrs	r2, r2, #16
   13606:	1828      	adds	r0, r5, r0
   13608:	189b      	adds	r3, r3, r2
   1360a:	4286      	cmp	r6, r0
   1360c:	d200      	bcs.n	13610 <__aeabi_ddiv+0x3cc>
   1360e:	e093      	b.n	13738 <__aeabi_ddiv+0x4f4>
   13610:	d100      	bne.n	13614 <__aeabi_ddiv+0x3d0>
   13612:	e08e      	b.n	13732 <__aeabi_ddiv+0x4ee>
   13614:	2301      	movs	r3, #1
   13616:	4319      	orrs	r1, r3
   13618:	4ba0      	ldr	r3, [pc, #640]	; (1389c <__aeabi_ddiv+0x658>)
   1361a:	18e3      	adds	r3, r4, r3
   1361c:	2b00      	cmp	r3, #0
   1361e:	dc00      	bgt.n	13622 <__aeabi_ddiv+0x3de>
   13620:	e099      	b.n	13756 <__aeabi_ddiv+0x512>
   13622:	074a      	lsls	r2, r1, #29
   13624:	d000      	beq.n	13628 <__aeabi_ddiv+0x3e4>
   13626:	e09e      	b.n	13766 <__aeabi_ddiv+0x522>
   13628:	465a      	mov	r2, fp
   1362a:	01d2      	lsls	r2, r2, #7
   1362c:	d506      	bpl.n	1363c <__aeabi_ddiv+0x3f8>
   1362e:	465a      	mov	r2, fp
   13630:	4b9b      	ldr	r3, [pc, #620]	; (138a0 <__aeabi_ddiv+0x65c>)
   13632:	401a      	ands	r2, r3
   13634:	2380      	movs	r3, #128	; 0x80
   13636:	4693      	mov	fp, r2
   13638:	00db      	lsls	r3, r3, #3
   1363a:	18e3      	adds	r3, r4, r3
   1363c:	4a99      	ldr	r2, [pc, #612]	; (138a4 <__aeabi_ddiv+0x660>)
   1363e:	4293      	cmp	r3, r2
   13640:	dd68      	ble.n	13714 <__aeabi_ddiv+0x4d0>
   13642:	2301      	movs	r3, #1
   13644:	9a02      	ldr	r2, [sp, #8]
   13646:	4c98      	ldr	r4, [pc, #608]	; (138a8 <__aeabi_ddiv+0x664>)
   13648:	401a      	ands	r2, r3
   1364a:	2300      	movs	r3, #0
   1364c:	4694      	mov	ip, r2
   1364e:	4698      	mov	r8, r3
   13650:	2200      	movs	r2, #0
   13652:	e6c5      	b.n	133e0 <__aeabi_ddiv+0x19c>
   13654:	2280      	movs	r2, #128	; 0x80
   13656:	464b      	mov	r3, r9
   13658:	0312      	lsls	r2, r2, #12
   1365a:	4213      	tst	r3, r2
   1365c:	d00a      	beq.n	13674 <__aeabi_ddiv+0x430>
   1365e:	465b      	mov	r3, fp
   13660:	4213      	tst	r3, r2
   13662:	d106      	bne.n	13672 <__aeabi_ddiv+0x42e>
   13664:	431a      	orrs	r2, r3
   13666:	0312      	lsls	r2, r2, #12
   13668:	0b12      	lsrs	r2, r2, #12
   1366a:	46ac      	mov	ip, r5
   1366c:	4688      	mov	r8, r1
   1366e:	4c8e      	ldr	r4, [pc, #568]	; (138a8 <__aeabi_ddiv+0x664>)
   13670:	e6b6      	b.n	133e0 <__aeabi_ddiv+0x19c>
   13672:	464b      	mov	r3, r9
   13674:	431a      	orrs	r2, r3
   13676:	0312      	lsls	r2, r2, #12
   13678:	0b12      	lsrs	r2, r2, #12
   1367a:	46bc      	mov	ip, r7
   1367c:	4c8a      	ldr	r4, [pc, #552]	; (138a8 <__aeabi_ddiv+0x664>)
   1367e:	e6af      	b.n	133e0 <__aeabi_ddiv+0x19c>
   13680:	0003      	movs	r3, r0
   13682:	465a      	mov	r2, fp
   13684:	3b28      	subs	r3, #40	; 0x28
   13686:	409a      	lsls	r2, r3
   13688:	2300      	movs	r3, #0
   1368a:	4691      	mov	r9, r2
   1368c:	4698      	mov	r8, r3
   1368e:	e657      	b.n	13340 <__aeabi_ddiv+0xfc>
   13690:	4658      	mov	r0, fp
   13692:	f000 ffe9 	bl	14668 <__clzsi2>
   13696:	3020      	adds	r0, #32
   13698:	e640      	b.n	1331c <__aeabi_ddiv+0xd8>
   1369a:	0003      	movs	r3, r0
   1369c:	4652      	mov	r2, sl
   1369e:	3b28      	subs	r3, #40	; 0x28
   136a0:	409a      	lsls	r2, r3
   136a2:	2100      	movs	r1, #0
   136a4:	4693      	mov	fp, r2
   136a6:	e677      	b.n	13398 <__aeabi_ddiv+0x154>
   136a8:	f000 ffde 	bl	14668 <__clzsi2>
   136ac:	3020      	adds	r0, #32
   136ae:	e65f      	b.n	13370 <__aeabi_ddiv+0x12c>
   136b0:	4588      	cmp	r8, r1
   136b2:	d200      	bcs.n	136b6 <__aeabi_ddiv+0x472>
   136b4:	e6c7      	b.n	13446 <__aeabi_ddiv+0x202>
   136b6:	464b      	mov	r3, r9
   136b8:	07de      	lsls	r6, r3, #31
   136ba:	085d      	lsrs	r5, r3, #1
   136bc:	4643      	mov	r3, r8
   136be:	085b      	lsrs	r3, r3, #1
   136c0:	431e      	orrs	r6, r3
   136c2:	4643      	mov	r3, r8
   136c4:	07db      	lsls	r3, r3, #31
   136c6:	469a      	mov	sl, r3
   136c8:	e6c2      	b.n	13450 <__aeabi_ddiv+0x20c>
   136ca:	2500      	movs	r5, #0
   136cc:	4592      	cmp	sl, r2
   136ce:	d300      	bcc.n	136d2 <__aeabi_ddiv+0x48e>
   136d0:	e733      	b.n	1353a <__aeabi_ddiv+0x2f6>
   136d2:	9e03      	ldr	r6, [sp, #12]
   136d4:	4659      	mov	r1, fp
   136d6:	46b4      	mov	ip, r6
   136d8:	44e2      	add	sl, ip
   136da:	45b2      	cmp	sl, r6
   136dc:	41ad      	sbcs	r5, r5
   136de:	426d      	negs	r5, r5
   136e0:	4445      	add	r5, r8
   136e2:	18eb      	adds	r3, r5, r3
   136e4:	3901      	subs	r1, #1
   136e6:	4598      	cmp	r8, r3
   136e8:	d207      	bcs.n	136fa <__aeabi_ddiv+0x4b6>
   136ea:	4298      	cmp	r0, r3
   136ec:	d900      	bls.n	136f0 <__aeabi_ddiv+0x4ac>
   136ee:	e07f      	b.n	137f0 <__aeabi_ddiv+0x5ac>
   136f0:	d100      	bne.n	136f4 <__aeabi_ddiv+0x4b0>
   136f2:	e0bc      	b.n	1386e <__aeabi_ddiv+0x62a>
   136f4:	1a1d      	subs	r5, r3, r0
   136f6:	468b      	mov	fp, r1
   136f8:	e71f      	b.n	1353a <__aeabi_ddiv+0x2f6>
   136fa:	4598      	cmp	r8, r3
   136fc:	d1fa      	bne.n	136f4 <__aeabi_ddiv+0x4b0>
   136fe:	9d03      	ldr	r5, [sp, #12]
   13700:	4555      	cmp	r5, sl
   13702:	d9f2      	bls.n	136ea <__aeabi_ddiv+0x4a6>
   13704:	4643      	mov	r3, r8
   13706:	468b      	mov	fp, r1
   13708:	1a1d      	subs	r5, r3, r0
   1370a:	e716      	b.n	1353a <__aeabi_ddiv+0x2f6>
   1370c:	469b      	mov	fp, r3
   1370e:	e6ca      	b.n	134a6 <__aeabi_ddiv+0x262>
   13710:	0015      	movs	r5, r2
   13712:	e6e7      	b.n	134e4 <__aeabi_ddiv+0x2a0>
   13714:	465a      	mov	r2, fp
   13716:	08c9      	lsrs	r1, r1, #3
   13718:	0752      	lsls	r2, r2, #29
   1371a:	430a      	orrs	r2, r1
   1371c:	055b      	lsls	r3, r3, #21
   1371e:	4690      	mov	r8, r2
   13720:	0d5c      	lsrs	r4, r3, #21
   13722:	465a      	mov	r2, fp
   13724:	2301      	movs	r3, #1
   13726:	9902      	ldr	r1, [sp, #8]
   13728:	0252      	lsls	r2, r2, #9
   1372a:	4019      	ands	r1, r3
   1372c:	0b12      	lsrs	r2, r2, #12
   1372e:	468c      	mov	ip, r1
   13730:	e656      	b.n	133e0 <__aeabi_ddiv+0x19c>
   13732:	2b00      	cmp	r3, #0
   13734:	d100      	bne.n	13738 <__aeabi_ddiv+0x4f4>
   13736:	e76f      	b.n	13618 <__aeabi_ddiv+0x3d4>
   13738:	4446      	add	r6, r8
   1373a:	1e4a      	subs	r2, r1, #1
   1373c:	45b0      	cmp	r8, r6
   1373e:	d929      	bls.n	13794 <__aeabi_ddiv+0x550>
   13740:	0011      	movs	r1, r2
   13742:	4286      	cmp	r6, r0
   13744:	d000      	beq.n	13748 <__aeabi_ddiv+0x504>
   13746:	e765      	b.n	13614 <__aeabi_ddiv+0x3d0>
   13748:	9a03      	ldr	r2, [sp, #12]
   1374a:	4293      	cmp	r3, r2
   1374c:	d000      	beq.n	13750 <__aeabi_ddiv+0x50c>
   1374e:	e761      	b.n	13614 <__aeabi_ddiv+0x3d0>
   13750:	e762      	b.n	13618 <__aeabi_ddiv+0x3d4>
   13752:	2101      	movs	r1, #1
   13754:	4249      	negs	r1, r1
   13756:	2001      	movs	r0, #1
   13758:	1ac2      	subs	r2, r0, r3
   1375a:	2a38      	cmp	r2, #56	; 0x38
   1375c:	dd21      	ble.n	137a2 <__aeabi_ddiv+0x55e>
   1375e:	9b02      	ldr	r3, [sp, #8]
   13760:	4003      	ands	r3, r0
   13762:	469c      	mov	ip, r3
   13764:	e638      	b.n	133d8 <__aeabi_ddiv+0x194>
   13766:	220f      	movs	r2, #15
   13768:	400a      	ands	r2, r1
   1376a:	2a04      	cmp	r2, #4
   1376c:	d100      	bne.n	13770 <__aeabi_ddiv+0x52c>
   1376e:	e75b      	b.n	13628 <__aeabi_ddiv+0x3e4>
   13770:	000a      	movs	r2, r1
   13772:	1d11      	adds	r1, r2, #4
   13774:	4291      	cmp	r1, r2
   13776:	4192      	sbcs	r2, r2
   13778:	4252      	negs	r2, r2
   1377a:	4493      	add	fp, r2
   1377c:	e754      	b.n	13628 <__aeabi_ddiv+0x3e4>
   1377e:	4b47      	ldr	r3, [pc, #284]	; (1389c <__aeabi_ddiv+0x658>)
   13780:	18e3      	adds	r3, r4, r3
   13782:	2b00      	cmp	r3, #0
   13784:	dde5      	ble.n	13752 <__aeabi_ddiv+0x50e>
   13786:	2201      	movs	r2, #1
   13788:	4252      	negs	r2, r2
   1378a:	e7f2      	b.n	13772 <__aeabi_ddiv+0x52e>
   1378c:	001d      	movs	r5, r3
   1378e:	e6fa      	b.n	13586 <__aeabi_ddiv+0x342>
   13790:	469a      	mov	sl, r3
   13792:	e71c      	b.n	135ce <__aeabi_ddiv+0x38a>
   13794:	42b0      	cmp	r0, r6
   13796:	d839      	bhi.n	1380c <__aeabi_ddiv+0x5c8>
   13798:	d06e      	beq.n	13878 <__aeabi_ddiv+0x634>
   1379a:	0011      	movs	r1, r2
   1379c:	e73a      	b.n	13614 <__aeabi_ddiv+0x3d0>
   1379e:	9302      	str	r3, [sp, #8]
   137a0:	e73a      	b.n	13618 <__aeabi_ddiv+0x3d4>
   137a2:	2a1f      	cmp	r2, #31
   137a4:	dc3c      	bgt.n	13820 <__aeabi_ddiv+0x5dc>
   137a6:	2320      	movs	r3, #32
   137a8:	1a9b      	subs	r3, r3, r2
   137aa:	000c      	movs	r4, r1
   137ac:	4658      	mov	r0, fp
   137ae:	4099      	lsls	r1, r3
   137b0:	4098      	lsls	r0, r3
   137b2:	1e4b      	subs	r3, r1, #1
   137b4:	4199      	sbcs	r1, r3
   137b6:	465b      	mov	r3, fp
   137b8:	40d4      	lsrs	r4, r2
   137ba:	40d3      	lsrs	r3, r2
   137bc:	4320      	orrs	r0, r4
   137be:	4308      	orrs	r0, r1
   137c0:	001a      	movs	r2, r3
   137c2:	0743      	lsls	r3, r0, #29
   137c4:	d009      	beq.n	137da <__aeabi_ddiv+0x596>
   137c6:	230f      	movs	r3, #15
   137c8:	4003      	ands	r3, r0
   137ca:	2b04      	cmp	r3, #4
   137cc:	d005      	beq.n	137da <__aeabi_ddiv+0x596>
   137ce:	0001      	movs	r1, r0
   137d0:	1d08      	adds	r0, r1, #4
   137d2:	4288      	cmp	r0, r1
   137d4:	419b      	sbcs	r3, r3
   137d6:	425b      	negs	r3, r3
   137d8:	18d2      	adds	r2, r2, r3
   137da:	0213      	lsls	r3, r2, #8
   137dc:	d53a      	bpl.n	13854 <__aeabi_ddiv+0x610>
   137de:	2301      	movs	r3, #1
   137e0:	9a02      	ldr	r2, [sp, #8]
   137e2:	2401      	movs	r4, #1
   137e4:	401a      	ands	r2, r3
   137e6:	2300      	movs	r3, #0
   137e8:	4694      	mov	ip, r2
   137ea:	4698      	mov	r8, r3
   137ec:	2200      	movs	r2, #0
   137ee:	e5f7      	b.n	133e0 <__aeabi_ddiv+0x19c>
   137f0:	2102      	movs	r1, #2
   137f2:	4249      	negs	r1, r1
   137f4:	468c      	mov	ip, r1
   137f6:	9d03      	ldr	r5, [sp, #12]
   137f8:	44e3      	add	fp, ip
   137fa:	46ac      	mov	ip, r5
   137fc:	44e2      	add	sl, ip
   137fe:	45aa      	cmp	sl, r5
   13800:	41ad      	sbcs	r5, r5
   13802:	426d      	negs	r5, r5
   13804:	4445      	add	r5, r8
   13806:	18ed      	adds	r5, r5, r3
   13808:	1a2d      	subs	r5, r5, r0
   1380a:	e696      	b.n	1353a <__aeabi_ddiv+0x2f6>
   1380c:	1e8a      	subs	r2, r1, #2
   1380e:	9903      	ldr	r1, [sp, #12]
   13810:	004d      	lsls	r5, r1, #1
   13812:	428d      	cmp	r5, r1
   13814:	4189      	sbcs	r1, r1
   13816:	4249      	negs	r1, r1
   13818:	4441      	add	r1, r8
   1381a:	1876      	adds	r6, r6, r1
   1381c:	9503      	str	r5, [sp, #12]
   1381e:	e78f      	b.n	13740 <__aeabi_ddiv+0x4fc>
   13820:	201f      	movs	r0, #31
   13822:	4240      	negs	r0, r0
   13824:	1ac3      	subs	r3, r0, r3
   13826:	4658      	mov	r0, fp
   13828:	40d8      	lsrs	r0, r3
   1382a:	0003      	movs	r3, r0
   1382c:	2a20      	cmp	r2, #32
   1382e:	d028      	beq.n	13882 <__aeabi_ddiv+0x63e>
   13830:	2040      	movs	r0, #64	; 0x40
   13832:	465d      	mov	r5, fp
   13834:	1a82      	subs	r2, r0, r2
   13836:	4095      	lsls	r5, r2
   13838:	4329      	orrs	r1, r5
   1383a:	1e4a      	subs	r2, r1, #1
   1383c:	4191      	sbcs	r1, r2
   1383e:	4319      	orrs	r1, r3
   13840:	2307      	movs	r3, #7
   13842:	2200      	movs	r2, #0
   13844:	400b      	ands	r3, r1
   13846:	d009      	beq.n	1385c <__aeabi_ddiv+0x618>
   13848:	230f      	movs	r3, #15
   1384a:	2200      	movs	r2, #0
   1384c:	400b      	ands	r3, r1
   1384e:	0008      	movs	r0, r1
   13850:	2b04      	cmp	r3, #4
   13852:	d1bd      	bne.n	137d0 <__aeabi_ddiv+0x58c>
   13854:	0001      	movs	r1, r0
   13856:	0753      	lsls	r3, r2, #29
   13858:	0252      	lsls	r2, r2, #9
   1385a:	0b12      	lsrs	r2, r2, #12
   1385c:	08c9      	lsrs	r1, r1, #3
   1385e:	4319      	orrs	r1, r3
   13860:	2301      	movs	r3, #1
   13862:	4688      	mov	r8, r1
   13864:	9902      	ldr	r1, [sp, #8]
   13866:	2400      	movs	r4, #0
   13868:	4019      	ands	r1, r3
   1386a:	468c      	mov	ip, r1
   1386c:	e5b8      	b.n	133e0 <__aeabi_ddiv+0x19c>
   1386e:	4552      	cmp	r2, sl
   13870:	d8be      	bhi.n	137f0 <__aeabi_ddiv+0x5ac>
   13872:	468b      	mov	fp, r1
   13874:	2500      	movs	r5, #0
   13876:	e660      	b.n	1353a <__aeabi_ddiv+0x2f6>
   13878:	9d03      	ldr	r5, [sp, #12]
   1387a:	429d      	cmp	r5, r3
   1387c:	d3c6      	bcc.n	1380c <__aeabi_ddiv+0x5c8>
   1387e:	0011      	movs	r1, r2
   13880:	e762      	b.n	13748 <__aeabi_ddiv+0x504>
   13882:	2500      	movs	r5, #0
   13884:	e7d8      	b.n	13838 <__aeabi_ddiv+0x5f4>
   13886:	2280      	movs	r2, #128	; 0x80
   13888:	465b      	mov	r3, fp
   1388a:	0312      	lsls	r2, r2, #12
   1388c:	431a      	orrs	r2, r3
   1388e:	9b01      	ldr	r3, [sp, #4]
   13890:	0312      	lsls	r2, r2, #12
   13892:	0b12      	lsrs	r2, r2, #12
   13894:	469c      	mov	ip, r3
   13896:	4688      	mov	r8, r1
   13898:	4c03      	ldr	r4, [pc, #12]	; (138a8 <__aeabi_ddiv+0x664>)
   1389a:	e5a1      	b.n	133e0 <__aeabi_ddiv+0x19c>
   1389c:	000003ff 	.word	0x000003ff
   138a0:	feffffff 	.word	0xfeffffff
   138a4:	000007fe 	.word	0x000007fe
   138a8:	000007ff 	.word	0x000007ff

000138ac <__aeabi_dmul>:
   138ac:	b5f0      	push	{r4, r5, r6, r7, lr}
   138ae:	4657      	mov	r7, sl
   138b0:	4645      	mov	r5, r8
   138b2:	46de      	mov	lr, fp
   138b4:	464e      	mov	r6, r9
   138b6:	b5e0      	push	{r5, r6, r7, lr}
   138b8:	030c      	lsls	r4, r1, #12
   138ba:	4698      	mov	r8, r3
   138bc:	004e      	lsls	r6, r1, #1
   138be:	0b23      	lsrs	r3, r4, #12
   138c0:	b087      	sub	sp, #28
   138c2:	0007      	movs	r7, r0
   138c4:	4692      	mov	sl, r2
   138c6:	469b      	mov	fp, r3
   138c8:	0d76      	lsrs	r6, r6, #21
   138ca:	0fcd      	lsrs	r5, r1, #31
   138cc:	2e00      	cmp	r6, #0
   138ce:	d06b      	beq.n	139a8 <__aeabi_dmul+0xfc>
   138d0:	4b6d      	ldr	r3, [pc, #436]	; (13a88 <__aeabi_dmul+0x1dc>)
   138d2:	429e      	cmp	r6, r3
   138d4:	d035      	beq.n	13942 <__aeabi_dmul+0x96>
   138d6:	2480      	movs	r4, #128	; 0x80
   138d8:	465b      	mov	r3, fp
   138da:	0f42      	lsrs	r2, r0, #29
   138dc:	0424      	lsls	r4, r4, #16
   138de:	00db      	lsls	r3, r3, #3
   138e0:	4314      	orrs	r4, r2
   138e2:	431c      	orrs	r4, r3
   138e4:	00c3      	lsls	r3, r0, #3
   138e6:	4699      	mov	r9, r3
   138e8:	4b68      	ldr	r3, [pc, #416]	; (13a8c <__aeabi_dmul+0x1e0>)
   138ea:	46a3      	mov	fp, r4
   138ec:	469c      	mov	ip, r3
   138ee:	2300      	movs	r3, #0
   138f0:	2700      	movs	r7, #0
   138f2:	4466      	add	r6, ip
   138f4:	9302      	str	r3, [sp, #8]
   138f6:	4643      	mov	r3, r8
   138f8:	031c      	lsls	r4, r3, #12
   138fa:	005a      	lsls	r2, r3, #1
   138fc:	0fdb      	lsrs	r3, r3, #31
   138fe:	4650      	mov	r0, sl
   13900:	0b24      	lsrs	r4, r4, #12
   13902:	0d52      	lsrs	r2, r2, #21
   13904:	4698      	mov	r8, r3
   13906:	d100      	bne.n	1390a <__aeabi_dmul+0x5e>
   13908:	e076      	b.n	139f8 <__aeabi_dmul+0x14c>
   1390a:	4b5f      	ldr	r3, [pc, #380]	; (13a88 <__aeabi_dmul+0x1dc>)
   1390c:	429a      	cmp	r2, r3
   1390e:	d06d      	beq.n	139ec <__aeabi_dmul+0x140>
   13910:	2380      	movs	r3, #128	; 0x80
   13912:	0f41      	lsrs	r1, r0, #29
   13914:	041b      	lsls	r3, r3, #16
   13916:	430b      	orrs	r3, r1
   13918:	495c      	ldr	r1, [pc, #368]	; (13a8c <__aeabi_dmul+0x1e0>)
   1391a:	00e4      	lsls	r4, r4, #3
   1391c:	468c      	mov	ip, r1
   1391e:	431c      	orrs	r4, r3
   13920:	00c3      	lsls	r3, r0, #3
   13922:	2000      	movs	r0, #0
   13924:	4462      	add	r2, ip
   13926:	4641      	mov	r1, r8
   13928:	18b6      	adds	r6, r6, r2
   1392a:	4069      	eors	r1, r5
   1392c:	1c72      	adds	r2, r6, #1
   1392e:	9101      	str	r1, [sp, #4]
   13930:	4694      	mov	ip, r2
   13932:	4307      	orrs	r7, r0
   13934:	2f0f      	cmp	r7, #15
   13936:	d900      	bls.n	1393a <__aeabi_dmul+0x8e>
   13938:	e0b0      	b.n	13a9c <__aeabi_dmul+0x1f0>
   1393a:	4a55      	ldr	r2, [pc, #340]	; (13a90 <__aeabi_dmul+0x1e4>)
   1393c:	00bf      	lsls	r7, r7, #2
   1393e:	59d2      	ldr	r2, [r2, r7]
   13940:	4697      	mov	pc, r2
   13942:	465b      	mov	r3, fp
   13944:	4303      	orrs	r3, r0
   13946:	4699      	mov	r9, r3
   13948:	d000      	beq.n	1394c <__aeabi_dmul+0xa0>
   1394a:	e087      	b.n	13a5c <__aeabi_dmul+0x1b0>
   1394c:	2300      	movs	r3, #0
   1394e:	469b      	mov	fp, r3
   13950:	3302      	adds	r3, #2
   13952:	2708      	movs	r7, #8
   13954:	9302      	str	r3, [sp, #8]
   13956:	e7ce      	b.n	138f6 <__aeabi_dmul+0x4a>
   13958:	4642      	mov	r2, r8
   1395a:	9201      	str	r2, [sp, #4]
   1395c:	2802      	cmp	r0, #2
   1395e:	d067      	beq.n	13a30 <__aeabi_dmul+0x184>
   13960:	2803      	cmp	r0, #3
   13962:	d100      	bne.n	13966 <__aeabi_dmul+0xba>
   13964:	e20e      	b.n	13d84 <__aeabi_dmul+0x4d8>
   13966:	2801      	cmp	r0, #1
   13968:	d000      	beq.n	1396c <__aeabi_dmul+0xc0>
   1396a:	e162      	b.n	13c32 <__aeabi_dmul+0x386>
   1396c:	2300      	movs	r3, #0
   1396e:	2400      	movs	r4, #0
   13970:	2200      	movs	r2, #0
   13972:	4699      	mov	r9, r3
   13974:	9901      	ldr	r1, [sp, #4]
   13976:	4001      	ands	r1, r0
   13978:	b2cd      	uxtb	r5, r1
   1397a:	2100      	movs	r1, #0
   1397c:	0312      	lsls	r2, r2, #12
   1397e:	0d0b      	lsrs	r3, r1, #20
   13980:	0b12      	lsrs	r2, r2, #12
   13982:	051b      	lsls	r3, r3, #20
   13984:	4313      	orrs	r3, r2
   13986:	4a43      	ldr	r2, [pc, #268]	; (13a94 <__aeabi_dmul+0x1e8>)
   13988:	0524      	lsls	r4, r4, #20
   1398a:	4013      	ands	r3, r2
   1398c:	431c      	orrs	r4, r3
   1398e:	0064      	lsls	r4, r4, #1
   13990:	07ed      	lsls	r5, r5, #31
   13992:	0864      	lsrs	r4, r4, #1
   13994:	432c      	orrs	r4, r5
   13996:	4648      	mov	r0, r9
   13998:	0021      	movs	r1, r4
   1399a:	b007      	add	sp, #28
   1399c:	bc3c      	pop	{r2, r3, r4, r5}
   1399e:	4690      	mov	r8, r2
   139a0:	4699      	mov	r9, r3
   139a2:	46a2      	mov	sl, r4
   139a4:	46ab      	mov	fp, r5
   139a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   139a8:	4303      	orrs	r3, r0
   139aa:	4699      	mov	r9, r3
   139ac:	d04f      	beq.n	13a4e <__aeabi_dmul+0x1a2>
   139ae:	465b      	mov	r3, fp
   139b0:	2b00      	cmp	r3, #0
   139b2:	d100      	bne.n	139b6 <__aeabi_dmul+0x10a>
   139b4:	e189      	b.n	13cca <__aeabi_dmul+0x41e>
   139b6:	4658      	mov	r0, fp
   139b8:	f000 fe56 	bl	14668 <__clzsi2>
   139bc:	0003      	movs	r3, r0
   139be:	3b0b      	subs	r3, #11
   139c0:	2b1c      	cmp	r3, #28
   139c2:	dd00      	ble.n	139c6 <__aeabi_dmul+0x11a>
   139c4:	e17a      	b.n	13cbc <__aeabi_dmul+0x410>
   139c6:	221d      	movs	r2, #29
   139c8:	1ad3      	subs	r3, r2, r3
   139ca:	003a      	movs	r2, r7
   139cc:	0001      	movs	r1, r0
   139ce:	465c      	mov	r4, fp
   139d0:	40da      	lsrs	r2, r3
   139d2:	3908      	subs	r1, #8
   139d4:	408c      	lsls	r4, r1
   139d6:	0013      	movs	r3, r2
   139d8:	408f      	lsls	r7, r1
   139da:	4323      	orrs	r3, r4
   139dc:	469b      	mov	fp, r3
   139de:	46b9      	mov	r9, r7
   139e0:	2300      	movs	r3, #0
   139e2:	4e2d      	ldr	r6, [pc, #180]	; (13a98 <__aeabi_dmul+0x1ec>)
   139e4:	2700      	movs	r7, #0
   139e6:	1a36      	subs	r6, r6, r0
   139e8:	9302      	str	r3, [sp, #8]
   139ea:	e784      	b.n	138f6 <__aeabi_dmul+0x4a>
   139ec:	4653      	mov	r3, sl
   139ee:	4323      	orrs	r3, r4
   139f0:	d12a      	bne.n	13a48 <__aeabi_dmul+0x19c>
   139f2:	2400      	movs	r4, #0
   139f4:	2002      	movs	r0, #2
   139f6:	e796      	b.n	13926 <__aeabi_dmul+0x7a>
   139f8:	4653      	mov	r3, sl
   139fa:	4323      	orrs	r3, r4
   139fc:	d020      	beq.n	13a40 <__aeabi_dmul+0x194>
   139fe:	2c00      	cmp	r4, #0
   13a00:	d100      	bne.n	13a04 <__aeabi_dmul+0x158>
   13a02:	e157      	b.n	13cb4 <__aeabi_dmul+0x408>
   13a04:	0020      	movs	r0, r4
   13a06:	f000 fe2f 	bl	14668 <__clzsi2>
   13a0a:	0003      	movs	r3, r0
   13a0c:	3b0b      	subs	r3, #11
   13a0e:	2b1c      	cmp	r3, #28
   13a10:	dd00      	ble.n	13a14 <__aeabi_dmul+0x168>
   13a12:	e149      	b.n	13ca8 <__aeabi_dmul+0x3fc>
   13a14:	211d      	movs	r1, #29
   13a16:	1acb      	subs	r3, r1, r3
   13a18:	4651      	mov	r1, sl
   13a1a:	0002      	movs	r2, r0
   13a1c:	40d9      	lsrs	r1, r3
   13a1e:	4653      	mov	r3, sl
   13a20:	3a08      	subs	r2, #8
   13a22:	4094      	lsls	r4, r2
   13a24:	4093      	lsls	r3, r2
   13a26:	430c      	orrs	r4, r1
   13a28:	4a1b      	ldr	r2, [pc, #108]	; (13a98 <__aeabi_dmul+0x1ec>)
   13a2a:	1a12      	subs	r2, r2, r0
   13a2c:	2000      	movs	r0, #0
   13a2e:	e77a      	b.n	13926 <__aeabi_dmul+0x7a>
   13a30:	2501      	movs	r5, #1
   13a32:	9b01      	ldr	r3, [sp, #4]
   13a34:	4c14      	ldr	r4, [pc, #80]	; (13a88 <__aeabi_dmul+0x1dc>)
   13a36:	401d      	ands	r5, r3
   13a38:	2300      	movs	r3, #0
   13a3a:	2200      	movs	r2, #0
   13a3c:	4699      	mov	r9, r3
   13a3e:	e79c      	b.n	1397a <__aeabi_dmul+0xce>
   13a40:	2400      	movs	r4, #0
   13a42:	2200      	movs	r2, #0
   13a44:	2001      	movs	r0, #1
   13a46:	e76e      	b.n	13926 <__aeabi_dmul+0x7a>
   13a48:	4653      	mov	r3, sl
   13a4a:	2003      	movs	r0, #3
   13a4c:	e76b      	b.n	13926 <__aeabi_dmul+0x7a>
   13a4e:	2300      	movs	r3, #0
   13a50:	469b      	mov	fp, r3
   13a52:	3301      	adds	r3, #1
   13a54:	2704      	movs	r7, #4
   13a56:	2600      	movs	r6, #0
   13a58:	9302      	str	r3, [sp, #8]
   13a5a:	e74c      	b.n	138f6 <__aeabi_dmul+0x4a>
   13a5c:	2303      	movs	r3, #3
   13a5e:	4681      	mov	r9, r0
   13a60:	270c      	movs	r7, #12
   13a62:	9302      	str	r3, [sp, #8]
   13a64:	e747      	b.n	138f6 <__aeabi_dmul+0x4a>
   13a66:	2280      	movs	r2, #128	; 0x80
   13a68:	2300      	movs	r3, #0
   13a6a:	2500      	movs	r5, #0
   13a6c:	0312      	lsls	r2, r2, #12
   13a6e:	4699      	mov	r9, r3
   13a70:	4c05      	ldr	r4, [pc, #20]	; (13a88 <__aeabi_dmul+0x1dc>)
   13a72:	e782      	b.n	1397a <__aeabi_dmul+0xce>
   13a74:	465c      	mov	r4, fp
   13a76:	464b      	mov	r3, r9
   13a78:	9802      	ldr	r0, [sp, #8]
   13a7a:	e76f      	b.n	1395c <__aeabi_dmul+0xb0>
   13a7c:	465c      	mov	r4, fp
   13a7e:	464b      	mov	r3, r9
   13a80:	9501      	str	r5, [sp, #4]
   13a82:	9802      	ldr	r0, [sp, #8]
   13a84:	e76a      	b.n	1395c <__aeabi_dmul+0xb0>
   13a86:	46c0      	nop			; (mov r8, r8)
   13a88:	000007ff 	.word	0x000007ff
   13a8c:	fffffc01 	.word	0xfffffc01
   13a90:	0001cd18 	.word	0x0001cd18
   13a94:	800fffff 	.word	0x800fffff
   13a98:	fffffc0d 	.word	0xfffffc0d
   13a9c:	464a      	mov	r2, r9
   13a9e:	4649      	mov	r1, r9
   13aa0:	0c17      	lsrs	r7, r2, #16
   13aa2:	0c1a      	lsrs	r2, r3, #16
   13aa4:	041b      	lsls	r3, r3, #16
   13aa6:	0c1b      	lsrs	r3, r3, #16
   13aa8:	0408      	lsls	r0, r1, #16
   13aaa:	0019      	movs	r1, r3
   13aac:	0c00      	lsrs	r0, r0, #16
   13aae:	4341      	muls	r1, r0
   13ab0:	0015      	movs	r5, r2
   13ab2:	4688      	mov	r8, r1
   13ab4:	0019      	movs	r1, r3
   13ab6:	437d      	muls	r5, r7
   13ab8:	4379      	muls	r1, r7
   13aba:	9503      	str	r5, [sp, #12]
   13abc:	4689      	mov	r9, r1
   13abe:	0029      	movs	r1, r5
   13ac0:	0015      	movs	r5, r2
   13ac2:	4345      	muls	r5, r0
   13ac4:	444d      	add	r5, r9
   13ac6:	9502      	str	r5, [sp, #8]
   13ac8:	4645      	mov	r5, r8
   13aca:	0c2d      	lsrs	r5, r5, #16
   13acc:	46aa      	mov	sl, r5
   13ace:	9d02      	ldr	r5, [sp, #8]
   13ad0:	4455      	add	r5, sl
   13ad2:	45a9      	cmp	r9, r5
   13ad4:	d906      	bls.n	13ae4 <__aeabi_dmul+0x238>
   13ad6:	468a      	mov	sl, r1
   13ad8:	2180      	movs	r1, #128	; 0x80
   13ada:	0249      	lsls	r1, r1, #9
   13adc:	4689      	mov	r9, r1
   13ade:	44ca      	add	sl, r9
   13ae0:	4651      	mov	r1, sl
   13ae2:	9103      	str	r1, [sp, #12]
   13ae4:	0c29      	lsrs	r1, r5, #16
   13ae6:	9104      	str	r1, [sp, #16]
   13ae8:	4641      	mov	r1, r8
   13aea:	0409      	lsls	r1, r1, #16
   13aec:	042d      	lsls	r5, r5, #16
   13aee:	0c09      	lsrs	r1, r1, #16
   13af0:	4688      	mov	r8, r1
   13af2:	0029      	movs	r1, r5
   13af4:	0c25      	lsrs	r5, r4, #16
   13af6:	0424      	lsls	r4, r4, #16
   13af8:	4441      	add	r1, r8
   13afa:	0c24      	lsrs	r4, r4, #16
   13afc:	9105      	str	r1, [sp, #20]
   13afe:	0021      	movs	r1, r4
   13b00:	4341      	muls	r1, r0
   13b02:	4688      	mov	r8, r1
   13b04:	0021      	movs	r1, r4
   13b06:	4379      	muls	r1, r7
   13b08:	468a      	mov	sl, r1
   13b0a:	4368      	muls	r0, r5
   13b0c:	4641      	mov	r1, r8
   13b0e:	4450      	add	r0, sl
   13b10:	4681      	mov	r9, r0
   13b12:	0c08      	lsrs	r0, r1, #16
   13b14:	4448      	add	r0, r9
   13b16:	436f      	muls	r7, r5
   13b18:	4582      	cmp	sl, r0
   13b1a:	d903      	bls.n	13b24 <__aeabi_dmul+0x278>
   13b1c:	2180      	movs	r1, #128	; 0x80
   13b1e:	0249      	lsls	r1, r1, #9
   13b20:	4689      	mov	r9, r1
   13b22:	444f      	add	r7, r9
   13b24:	0c01      	lsrs	r1, r0, #16
   13b26:	4689      	mov	r9, r1
   13b28:	0039      	movs	r1, r7
   13b2a:	4449      	add	r1, r9
   13b2c:	9102      	str	r1, [sp, #8]
   13b2e:	4641      	mov	r1, r8
   13b30:	040f      	lsls	r7, r1, #16
   13b32:	9904      	ldr	r1, [sp, #16]
   13b34:	0c3f      	lsrs	r7, r7, #16
   13b36:	4688      	mov	r8, r1
   13b38:	0400      	lsls	r0, r0, #16
   13b3a:	19c0      	adds	r0, r0, r7
   13b3c:	4480      	add	r8, r0
   13b3e:	4641      	mov	r1, r8
   13b40:	9104      	str	r1, [sp, #16]
   13b42:	4659      	mov	r1, fp
   13b44:	0c0f      	lsrs	r7, r1, #16
   13b46:	0409      	lsls	r1, r1, #16
   13b48:	0c09      	lsrs	r1, r1, #16
   13b4a:	4688      	mov	r8, r1
   13b4c:	4359      	muls	r1, r3
   13b4e:	468a      	mov	sl, r1
   13b50:	0039      	movs	r1, r7
   13b52:	4351      	muls	r1, r2
   13b54:	4689      	mov	r9, r1
   13b56:	4641      	mov	r1, r8
   13b58:	434a      	muls	r2, r1
   13b5a:	4651      	mov	r1, sl
   13b5c:	0c09      	lsrs	r1, r1, #16
   13b5e:	468b      	mov	fp, r1
   13b60:	437b      	muls	r3, r7
   13b62:	18d2      	adds	r2, r2, r3
   13b64:	445a      	add	r2, fp
   13b66:	4293      	cmp	r3, r2
   13b68:	d903      	bls.n	13b72 <__aeabi_dmul+0x2c6>
   13b6a:	2380      	movs	r3, #128	; 0x80
   13b6c:	025b      	lsls	r3, r3, #9
   13b6e:	469b      	mov	fp, r3
   13b70:	44d9      	add	r9, fp
   13b72:	4651      	mov	r1, sl
   13b74:	0409      	lsls	r1, r1, #16
   13b76:	0c09      	lsrs	r1, r1, #16
   13b78:	468a      	mov	sl, r1
   13b7a:	4641      	mov	r1, r8
   13b7c:	4361      	muls	r1, r4
   13b7e:	437c      	muls	r4, r7
   13b80:	0c13      	lsrs	r3, r2, #16
   13b82:	0412      	lsls	r2, r2, #16
   13b84:	444b      	add	r3, r9
   13b86:	4452      	add	r2, sl
   13b88:	46a1      	mov	r9, r4
   13b8a:	468a      	mov	sl, r1
   13b8c:	003c      	movs	r4, r7
   13b8e:	4641      	mov	r1, r8
   13b90:	436c      	muls	r4, r5
   13b92:	434d      	muls	r5, r1
   13b94:	4651      	mov	r1, sl
   13b96:	444d      	add	r5, r9
   13b98:	0c0f      	lsrs	r7, r1, #16
   13b9a:	197d      	adds	r5, r7, r5
   13b9c:	45a9      	cmp	r9, r5
   13b9e:	d903      	bls.n	13ba8 <__aeabi_dmul+0x2fc>
   13ba0:	2180      	movs	r1, #128	; 0x80
   13ba2:	0249      	lsls	r1, r1, #9
   13ba4:	4688      	mov	r8, r1
   13ba6:	4444      	add	r4, r8
   13ba8:	9f04      	ldr	r7, [sp, #16]
   13baa:	9903      	ldr	r1, [sp, #12]
   13bac:	46b8      	mov	r8, r7
   13bae:	4441      	add	r1, r8
   13bb0:	468b      	mov	fp, r1
   13bb2:	4583      	cmp	fp, r0
   13bb4:	4180      	sbcs	r0, r0
   13bb6:	4241      	negs	r1, r0
   13bb8:	4688      	mov	r8, r1
   13bba:	4651      	mov	r1, sl
   13bbc:	0408      	lsls	r0, r1, #16
   13bbe:	042f      	lsls	r7, r5, #16
   13bc0:	0c00      	lsrs	r0, r0, #16
   13bc2:	183f      	adds	r7, r7, r0
   13bc4:	4658      	mov	r0, fp
   13bc6:	9902      	ldr	r1, [sp, #8]
   13bc8:	1810      	adds	r0, r2, r0
   13bca:	4689      	mov	r9, r1
   13bcc:	4290      	cmp	r0, r2
   13bce:	4192      	sbcs	r2, r2
   13bd0:	444f      	add	r7, r9
   13bd2:	46ba      	mov	sl, r7
   13bd4:	4252      	negs	r2, r2
   13bd6:	4699      	mov	r9, r3
   13bd8:	4693      	mov	fp, r2
   13bda:	44c2      	add	sl, r8
   13bdc:	44d1      	add	r9, sl
   13bde:	44cb      	add	fp, r9
   13be0:	428f      	cmp	r7, r1
   13be2:	41bf      	sbcs	r7, r7
   13be4:	45c2      	cmp	sl, r8
   13be6:	4189      	sbcs	r1, r1
   13be8:	4599      	cmp	r9, r3
   13bea:	419b      	sbcs	r3, r3
   13bec:	4593      	cmp	fp, r2
   13bee:	4192      	sbcs	r2, r2
   13bf0:	427f      	negs	r7, r7
   13bf2:	4249      	negs	r1, r1
   13bf4:	0c2d      	lsrs	r5, r5, #16
   13bf6:	4252      	negs	r2, r2
   13bf8:	430f      	orrs	r7, r1
   13bfa:	425b      	negs	r3, r3
   13bfc:	4313      	orrs	r3, r2
   13bfe:	197f      	adds	r7, r7, r5
   13c00:	18ff      	adds	r7, r7, r3
   13c02:	465b      	mov	r3, fp
   13c04:	193c      	adds	r4, r7, r4
   13c06:	0ddb      	lsrs	r3, r3, #23
   13c08:	9a05      	ldr	r2, [sp, #20]
   13c0a:	0264      	lsls	r4, r4, #9
   13c0c:	431c      	orrs	r4, r3
   13c0e:	0243      	lsls	r3, r0, #9
   13c10:	4313      	orrs	r3, r2
   13c12:	1e5d      	subs	r5, r3, #1
   13c14:	41ab      	sbcs	r3, r5
   13c16:	465a      	mov	r2, fp
   13c18:	0dc0      	lsrs	r0, r0, #23
   13c1a:	4303      	orrs	r3, r0
   13c1c:	0252      	lsls	r2, r2, #9
   13c1e:	4313      	orrs	r3, r2
   13c20:	01e2      	lsls	r2, r4, #7
   13c22:	d556      	bpl.n	13cd2 <__aeabi_dmul+0x426>
   13c24:	2001      	movs	r0, #1
   13c26:	085a      	lsrs	r2, r3, #1
   13c28:	4003      	ands	r3, r0
   13c2a:	4313      	orrs	r3, r2
   13c2c:	07e2      	lsls	r2, r4, #31
   13c2e:	4313      	orrs	r3, r2
   13c30:	0864      	lsrs	r4, r4, #1
   13c32:	485a      	ldr	r0, [pc, #360]	; (13d9c <__aeabi_dmul+0x4f0>)
   13c34:	4460      	add	r0, ip
   13c36:	2800      	cmp	r0, #0
   13c38:	dd4d      	ble.n	13cd6 <__aeabi_dmul+0x42a>
   13c3a:	075a      	lsls	r2, r3, #29
   13c3c:	d009      	beq.n	13c52 <__aeabi_dmul+0x3a6>
   13c3e:	220f      	movs	r2, #15
   13c40:	401a      	ands	r2, r3
   13c42:	2a04      	cmp	r2, #4
   13c44:	d005      	beq.n	13c52 <__aeabi_dmul+0x3a6>
   13c46:	1d1a      	adds	r2, r3, #4
   13c48:	429a      	cmp	r2, r3
   13c4a:	419b      	sbcs	r3, r3
   13c4c:	425b      	negs	r3, r3
   13c4e:	18e4      	adds	r4, r4, r3
   13c50:	0013      	movs	r3, r2
   13c52:	01e2      	lsls	r2, r4, #7
   13c54:	d504      	bpl.n	13c60 <__aeabi_dmul+0x3b4>
   13c56:	2080      	movs	r0, #128	; 0x80
   13c58:	4a51      	ldr	r2, [pc, #324]	; (13da0 <__aeabi_dmul+0x4f4>)
   13c5a:	00c0      	lsls	r0, r0, #3
   13c5c:	4014      	ands	r4, r2
   13c5e:	4460      	add	r0, ip
   13c60:	4a50      	ldr	r2, [pc, #320]	; (13da4 <__aeabi_dmul+0x4f8>)
   13c62:	4290      	cmp	r0, r2
   13c64:	dd00      	ble.n	13c68 <__aeabi_dmul+0x3bc>
   13c66:	e6e3      	b.n	13a30 <__aeabi_dmul+0x184>
   13c68:	2501      	movs	r5, #1
   13c6a:	08db      	lsrs	r3, r3, #3
   13c6c:	0762      	lsls	r2, r4, #29
   13c6e:	431a      	orrs	r2, r3
   13c70:	0264      	lsls	r4, r4, #9
   13c72:	9b01      	ldr	r3, [sp, #4]
   13c74:	4691      	mov	r9, r2
   13c76:	0b22      	lsrs	r2, r4, #12
   13c78:	0544      	lsls	r4, r0, #21
   13c7a:	0d64      	lsrs	r4, r4, #21
   13c7c:	401d      	ands	r5, r3
   13c7e:	e67c      	b.n	1397a <__aeabi_dmul+0xce>
   13c80:	2280      	movs	r2, #128	; 0x80
   13c82:	4659      	mov	r1, fp
   13c84:	0312      	lsls	r2, r2, #12
   13c86:	4211      	tst	r1, r2
   13c88:	d008      	beq.n	13c9c <__aeabi_dmul+0x3f0>
   13c8a:	4214      	tst	r4, r2
   13c8c:	d106      	bne.n	13c9c <__aeabi_dmul+0x3f0>
   13c8e:	4322      	orrs	r2, r4
   13c90:	0312      	lsls	r2, r2, #12
   13c92:	0b12      	lsrs	r2, r2, #12
   13c94:	4645      	mov	r5, r8
   13c96:	4699      	mov	r9, r3
   13c98:	4c43      	ldr	r4, [pc, #268]	; (13da8 <__aeabi_dmul+0x4fc>)
   13c9a:	e66e      	b.n	1397a <__aeabi_dmul+0xce>
   13c9c:	465b      	mov	r3, fp
   13c9e:	431a      	orrs	r2, r3
   13ca0:	0312      	lsls	r2, r2, #12
   13ca2:	0b12      	lsrs	r2, r2, #12
   13ca4:	4c40      	ldr	r4, [pc, #256]	; (13da8 <__aeabi_dmul+0x4fc>)
   13ca6:	e668      	b.n	1397a <__aeabi_dmul+0xce>
   13ca8:	0003      	movs	r3, r0
   13caa:	4654      	mov	r4, sl
   13cac:	3b28      	subs	r3, #40	; 0x28
   13cae:	409c      	lsls	r4, r3
   13cb0:	2300      	movs	r3, #0
   13cb2:	e6b9      	b.n	13a28 <__aeabi_dmul+0x17c>
   13cb4:	f000 fcd8 	bl	14668 <__clzsi2>
   13cb8:	3020      	adds	r0, #32
   13cba:	e6a6      	b.n	13a0a <__aeabi_dmul+0x15e>
   13cbc:	0003      	movs	r3, r0
   13cbe:	3b28      	subs	r3, #40	; 0x28
   13cc0:	409f      	lsls	r7, r3
   13cc2:	2300      	movs	r3, #0
   13cc4:	46bb      	mov	fp, r7
   13cc6:	4699      	mov	r9, r3
   13cc8:	e68a      	b.n	139e0 <__aeabi_dmul+0x134>
   13cca:	f000 fccd 	bl	14668 <__clzsi2>
   13cce:	3020      	adds	r0, #32
   13cd0:	e674      	b.n	139bc <__aeabi_dmul+0x110>
   13cd2:	46b4      	mov	ip, r6
   13cd4:	e7ad      	b.n	13c32 <__aeabi_dmul+0x386>
   13cd6:	2501      	movs	r5, #1
   13cd8:	1a2a      	subs	r2, r5, r0
   13cda:	2a38      	cmp	r2, #56	; 0x38
   13cdc:	dd06      	ble.n	13cec <__aeabi_dmul+0x440>
   13cde:	9b01      	ldr	r3, [sp, #4]
   13ce0:	2400      	movs	r4, #0
   13ce2:	401d      	ands	r5, r3
   13ce4:	2300      	movs	r3, #0
   13ce6:	2200      	movs	r2, #0
   13ce8:	4699      	mov	r9, r3
   13cea:	e646      	b.n	1397a <__aeabi_dmul+0xce>
   13cec:	2a1f      	cmp	r2, #31
   13cee:	dc21      	bgt.n	13d34 <__aeabi_dmul+0x488>
   13cf0:	2520      	movs	r5, #32
   13cf2:	0020      	movs	r0, r4
   13cf4:	1aad      	subs	r5, r5, r2
   13cf6:	001e      	movs	r6, r3
   13cf8:	40ab      	lsls	r3, r5
   13cfa:	40a8      	lsls	r0, r5
   13cfc:	40d6      	lsrs	r6, r2
   13cfe:	1e5d      	subs	r5, r3, #1
   13d00:	41ab      	sbcs	r3, r5
   13d02:	4330      	orrs	r0, r6
   13d04:	4318      	orrs	r0, r3
   13d06:	40d4      	lsrs	r4, r2
   13d08:	0743      	lsls	r3, r0, #29
   13d0a:	d009      	beq.n	13d20 <__aeabi_dmul+0x474>
   13d0c:	230f      	movs	r3, #15
   13d0e:	4003      	ands	r3, r0
   13d10:	2b04      	cmp	r3, #4
   13d12:	d005      	beq.n	13d20 <__aeabi_dmul+0x474>
   13d14:	0003      	movs	r3, r0
   13d16:	1d18      	adds	r0, r3, #4
   13d18:	4298      	cmp	r0, r3
   13d1a:	419b      	sbcs	r3, r3
   13d1c:	425b      	negs	r3, r3
   13d1e:	18e4      	adds	r4, r4, r3
   13d20:	0223      	lsls	r3, r4, #8
   13d22:	d521      	bpl.n	13d68 <__aeabi_dmul+0x4bc>
   13d24:	2501      	movs	r5, #1
   13d26:	9b01      	ldr	r3, [sp, #4]
   13d28:	2401      	movs	r4, #1
   13d2a:	401d      	ands	r5, r3
   13d2c:	2300      	movs	r3, #0
   13d2e:	2200      	movs	r2, #0
   13d30:	4699      	mov	r9, r3
   13d32:	e622      	b.n	1397a <__aeabi_dmul+0xce>
   13d34:	251f      	movs	r5, #31
   13d36:	0021      	movs	r1, r4
   13d38:	426d      	negs	r5, r5
   13d3a:	1a28      	subs	r0, r5, r0
   13d3c:	40c1      	lsrs	r1, r0
   13d3e:	0008      	movs	r0, r1
   13d40:	2a20      	cmp	r2, #32
   13d42:	d01d      	beq.n	13d80 <__aeabi_dmul+0x4d4>
   13d44:	355f      	adds	r5, #95	; 0x5f
   13d46:	1aaa      	subs	r2, r5, r2
   13d48:	4094      	lsls	r4, r2
   13d4a:	4323      	orrs	r3, r4
   13d4c:	1e5c      	subs	r4, r3, #1
   13d4e:	41a3      	sbcs	r3, r4
   13d50:	2507      	movs	r5, #7
   13d52:	4303      	orrs	r3, r0
   13d54:	401d      	ands	r5, r3
   13d56:	2200      	movs	r2, #0
   13d58:	2d00      	cmp	r5, #0
   13d5a:	d009      	beq.n	13d70 <__aeabi_dmul+0x4c4>
   13d5c:	220f      	movs	r2, #15
   13d5e:	2400      	movs	r4, #0
   13d60:	401a      	ands	r2, r3
   13d62:	0018      	movs	r0, r3
   13d64:	2a04      	cmp	r2, #4
   13d66:	d1d6      	bne.n	13d16 <__aeabi_dmul+0x46a>
   13d68:	0003      	movs	r3, r0
   13d6a:	0765      	lsls	r5, r4, #29
   13d6c:	0264      	lsls	r4, r4, #9
   13d6e:	0b22      	lsrs	r2, r4, #12
   13d70:	08db      	lsrs	r3, r3, #3
   13d72:	432b      	orrs	r3, r5
   13d74:	2501      	movs	r5, #1
   13d76:	4699      	mov	r9, r3
   13d78:	9b01      	ldr	r3, [sp, #4]
   13d7a:	2400      	movs	r4, #0
   13d7c:	401d      	ands	r5, r3
   13d7e:	e5fc      	b.n	1397a <__aeabi_dmul+0xce>
   13d80:	2400      	movs	r4, #0
   13d82:	e7e2      	b.n	13d4a <__aeabi_dmul+0x49e>
   13d84:	2280      	movs	r2, #128	; 0x80
   13d86:	2501      	movs	r5, #1
   13d88:	0312      	lsls	r2, r2, #12
   13d8a:	4322      	orrs	r2, r4
   13d8c:	9901      	ldr	r1, [sp, #4]
   13d8e:	0312      	lsls	r2, r2, #12
   13d90:	0b12      	lsrs	r2, r2, #12
   13d92:	400d      	ands	r5, r1
   13d94:	4699      	mov	r9, r3
   13d96:	4c04      	ldr	r4, [pc, #16]	; (13da8 <__aeabi_dmul+0x4fc>)
   13d98:	e5ef      	b.n	1397a <__aeabi_dmul+0xce>
   13d9a:	46c0      	nop			; (mov r8, r8)
   13d9c:	000003ff 	.word	0x000003ff
   13da0:	feffffff 	.word	0xfeffffff
   13da4:	000007fe 	.word	0x000007fe
   13da8:	000007ff 	.word	0x000007ff

00013dac <__aeabi_dsub>:
   13dac:	b5f0      	push	{r4, r5, r6, r7, lr}
   13dae:	4646      	mov	r6, r8
   13db0:	46d6      	mov	lr, sl
   13db2:	464f      	mov	r7, r9
   13db4:	030c      	lsls	r4, r1, #12
   13db6:	b5c0      	push	{r6, r7, lr}
   13db8:	0fcd      	lsrs	r5, r1, #31
   13dba:	004e      	lsls	r6, r1, #1
   13dbc:	0a61      	lsrs	r1, r4, #9
   13dbe:	0f44      	lsrs	r4, r0, #29
   13dc0:	430c      	orrs	r4, r1
   13dc2:	00c1      	lsls	r1, r0, #3
   13dc4:	0058      	lsls	r0, r3, #1
   13dc6:	0d40      	lsrs	r0, r0, #21
   13dc8:	4684      	mov	ip, r0
   13dca:	468a      	mov	sl, r1
   13dcc:	000f      	movs	r7, r1
   13dce:	0319      	lsls	r1, r3, #12
   13dd0:	0f50      	lsrs	r0, r2, #29
   13dd2:	0a49      	lsrs	r1, r1, #9
   13dd4:	4301      	orrs	r1, r0
   13dd6:	48c6      	ldr	r0, [pc, #792]	; (140f0 <__aeabi_dsub+0x344>)
   13dd8:	0d76      	lsrs	r6, r6, #21
   13dda:	46a8      	mov	r8, r5
   13ddc:	0fdb      	lsrs	r3, r3, #31
   13dde:	00d2      	lsls	r2, r2, #3
   13de0:	4584      	cmp	ip, r0
   13de2:	d100      	bne.n	13de6 <__aeabi_dsub+0x3a>
   13de4:	e0d8      	b.n	13f98 <__aeabi_dsub+0x1ec>
   13de6:	2001      	movs	r0, #1
   13de8:	4043      	eors	r3, r0
   13dea:	42ab      	cmp	r3, r5
   13dec:	d100      	bne.n	13df0 <__aeabi_dsub+0x44>
   13dee:	e0a6      	b.n	13f3e <__aeabi_dsub+0x192>
   13df0:	4660      	mov	r0, ip
   13df2:	1a35      	subs	r5, r6, r0
   13df4:	2d00      	cmp	r5, #0
   13df6:	dc00      	bgt.n	13dfa <__aeabi_dsub+0x4e>
   13df8:	e105      	b.n	14006 <__aeabi_dsub+0x25a>
   13dfa:	2800      	cmp	r0, #0
   13dfc:	d110      	bne.n	13e20 <__aeabi_dsub+0x74>
   13dfe:	000b      	movs	r3, r1
   13e00:	4313      	orrs	r3, r2
   13e02:	d100      	bne.n	13e06 <__aeabi_dsub+0x5a>
   13e04:	e0d7      	b.n	13fb6 <__aeabi_dsub+0x20a>
   13e06:	1e6b      	subs	r3, r5, #1
   13e08:	2b00      	cmp	r3, #0
   13e0a:	d000      	beq.n	13e0e <__aeabi_dsub+0x62>
   13e0c:	e14b      	b.n	140a6 <__aeabi_dsub+0x2fa>
   13e0e:	4653      	mov	r3, sl
   13e10:	1a9f      	subs	r7, r3, r2
   13e12:	45ba      	cmp	sl, r7
   13e14:	4180      	sbcs	r0, r0
   13e16:	1a64      	subs	r4, r4, r1
   13e18:	4240      	negs	r0, r0
   13e1a:	1a24      	subs	r4, r4, r0
   13e1c:	2601      	movs	r6, #1
   13e1e:	e01e      	b.n	13e5e <__aeabi_dsub+0xb2>
   13e20:	4bb3      	ldr	r3, [pc, #716]	; (140f0 <__aeabi_dsub+0x344>)
   13e22:	429e      	cmp	r6, r3
   13e24:	d048      	beq.n	13eb8 <__aeabi_dsub+0x10c>
   13e26:	2380      	movs	r3, #128	; 0x80
   13e28:	041b      	lsls	r3, r3, #16
   13e2a:	4319      	orrs	r1, r3
   13e2c:	2d38      	cmp	r5, #56	; 0x38
   13e2e:	dd00      	ble.n	13e32 <__aeabi_dsub+0x86>
   13e30:	e119      	b.n	14066 <__aeabi_dsub+0x2ba>
   13e32:	2d1f      	cmp	r5, #31
   13e34:	dd00      	ble.n	13e38 <__aeabi_dsub+0x8c>
   13e36:	e14c      	b.n	140d2 <__aeabi_dsub+0x326>
   13e38:	2320      	movs	r3, #32
   13e3a:	000f      	movs	r7, r1
   13e3c:	1b5b      	subs	r3, r3, r5
   13e3e:	0010      	movs	r0, r2
   13e40:	409a      	lsls	r2, r3
   13e42:	409f      	lsls	r7, r3
   13e44:	40e8      	lsrs	r0, r5
   13e46:	1e53      	subs	r3, r2, #1
   13e48:	419a      	sbcs	r2, r3
   13e4a:	40e9      	lsrs	r1, r5
   13e4c:	4307      	orrs	r7, r0
   13e4e:	4317      	orrs	r7, r2
   13e50:	4653      	mov	r3, sl
   13e52:	1bdf      	subs	r7, r3, r7
   13e54:	1a61      	subs	r1, r4, r1
   13e56:	45ba      	cmp	sl, r7
   13e58:	41a4      	sbcs	r4, r4
   13e5a:	4264      	negs	r4, r4
   13e5c:	1b0c      	subs	r4, r1, r4
   13e5e:	0223      	lsls	r3, r4, #8
   13e60:	d400      	bmi.n	13e64 <__aeabi_dsub+0xb8>
   13e62:	e0c5      	b.n	13ff0 <__aeabi_dsub+0x244>
   13e64:	0264      	lsls	r4, r4, #9
   13e66:	0a65      	lsrs	r5, r4, #9
   13e68:	2d00      	cmp	r5, #0
   13e6a:	d100      	bne.n	13e6e <__aeabi_dsub+0xc2>
   13e6c:	e0f6      	b.n	1405c <__aeabi_dsub+0x2b0>
   13e6e:	0028      	movs	r0, r5
   13e70:	f000 fbfa 	bl	14668 <__clzsi2>
   13e74:	0003      	movs	r3, r0
   13e76:	3b08      	subs	r3, #8
   13e78:	2b1f      	cmp	r3, #31
   13e7a:	dd00      	ble.n	13e7e <__aeabi_dsub+0xd2>
   13e7c:	e0e9      	b.n	14052 <__aeabi_dsub+0x2a6>
   13e7e:	2220      	movs	r2, #32
   13e80:	003c      	movs	r4, r7
   13e82:	1ad2      	subs	r2, r2, r3
   13e84:	409d      	lsls	r5, r3
   13e86:	40d4      	lsrs	r4, r2
   13e88:	409f      	lsls	r7, r3
   13e8a:	4325      	orrs	r5, r4
   13e8c:	429e      	cmp	r6, r3
   13e8e:	dd00      	ble.n	13e92 <__aeabi_dsub+0xe6>
   13e90:	e0db      	b.n	1404a <__aeabi_dsub+0x29e>
   13e92:	1b9e      	subs	r6, r3, r6
   13e94:	1c73      	adds	r3, r6, #1
   13e96:	2b1f      	cmp	r3, #31
   13e98:	dd00      	ble.n	13e9c <__aeabi_dsub+0xf0>
   13e9a:	e10a      	b.n	140b2 <__aeabi_dsub+0x306>
   13e9c:	2220      	movs	r2, #32
   13e9e:	0038      	movs	r0, r7
   13ea0:	1ad2      	subs	r2, r2, r3
   13ea2:	0029      	movs	r1, r5
   13ea4:	4097      	lsls	r7, r2
   13ea6:	002c      	movs	r4, r5
   13ea8:	4091      	lsls	r1, r2
   13eaa:	40d8      	lsrs	r0, r3
   13eac:	1e7a      	subs	r2, r7, #1
   13eae:	4197      	sbcs	r7, r2
   13eb0:	40dc      	lsrs	r4, r3
   13eb2:	2600      	movs	r6, #0
   13eb4:	4301      	orrs	r1, r0
   13eb6:	430f      	orrs	r7, r1
   13eb8:	077b      	lsls	r3, r7, #29
   13eba:	d009      	beq.n	13ed0 <__aeabi_dsub+0x124>
   13ebc:	230f      	movs	r3, #15
   13ebe:	403b      	ands	r3, r7
   13ec0:	2b04      	cmp	r3, #4
   13ec2:	d005      	beq.n	13ed0 <__aeabi_dsub+0x124>
   13ec4:	1d3b      	adds	r3, r7, #4
   13ec6:	42bb      	cmp	r3, r7
   13ec8:	41bf      	sbcs	r7, r7
   13eca:	427f      	negs	r7, r7
   13ecc:	19e4      	adds	r4, r4, r7
   13ece:	001f      	movs	r7, r3
   13ed0:	0223      	lsls	r3, r4, #8
   13ed2:	d525      	bpl.n	13f20 <__aeabi_dsub+0x174>
   13ed4:	4b86      	ldr	r3, [pc, #536]	; (140f0 <__aeabi_dsub+0x344>)
   13ed6:	3601      	adds	r6, #1
   13ed8:	429e      	cmp	r6, r3
   13eda:	d100      	bne.n	13ede <__aeabi_dsub+0x132>
   13edc:	e0af      	b.n	1403e <__aeabi_dsub+0x292>
   13ede:	4b85      	ldr	r3, [pc, #532]	; (140f4 <__aeabi_dsub+0x348>)
   13ee0:	2501      	movs	r5, #1
   13ee2:	401c      	ands	r4, r3
   13ee4:	4643      	mov	r3, r8
   13ee6:	0762      	lsls	r2, r4, #29
   13ee8:	08ff      	lsrs	r7, r7, #3
   13eea:	0264      	lsls	r4, r4, #9
   13eec:	0576      	lsls	r6, r6, #21
   13eee:	4317      	orrs	r7, r2
   13ef0:	0b24      	lsrs	r4, r4, #12
   13ef2:	0d76      	lsrs	r6, r6, #21
   13ef4:	401d      	ands	r5, r3
   13ef6:	2100      	movs	r1, #0
   13ef8:	0324      	lsls	r4, r4, #12
   13efa:	0b23      	lsrs	r3, r4, #12
   13efc:	0d0c      	lsrs	r4, r1, #20
   13efe:	4a7e      	ldr	r2, [pc, #504]	; (140f8 <__aeabi_dsub+0x34c>)
   13f00:	0524      	lsls	r4, r4, #20
   13f02:	431c      	orrs	r4, r3
   13f04:	4014      	ands	r4, r2
   13f06:	0533      	lsls	r3, r6, #20
   13f08:	4323      	orrs	r3, r4
   13f0a:	005b      	lsls	r3, r3, #1
   13f0c:	07ed      	lsls	r5, r5, #31
   13f0e:	085b      	lsrs	r3, r3, #1
   13f10:	432b      	orrs	r3, r5
   13f12:	0038      	movs	r0, r7
   13f14:	0019      	movs	r1, r3
   13f16:	bc1c      	pop	{r2, r3, r4}
   13f18:	4690      	mov	r8, r2
   13f1a:	4699      	mov	r9, r3
   13f1c:	46a2      	mov	sl, r4
   13f1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   13f20:	2501      	movs	r5, #1
   13f22:	4643      	mov	r3, r8
   13f24:	0762      	lsls	r2, r4, #29
   13f26:	08ff      	lsrs	r7, r7, #3
   13f28:	4317      	orrs	r7, r2
   13f2a:	08e4      	lsrs	r4, r4, #3
   13f2c:	401d      	ands	r5, r3
   13f2e:	4b70      	ldr	r3, [pc, #448]	; (140f0 <__aeabi_dsub+0x344>)
   13f30:	429e      	cmp	r6, r3
   13f32:	d036      	beq.n	13fa2 <__aeabi_dsub+0x1f6>
   13f34:	0324      	lsls	r4, r4, #12
   13f36:	0576      	lsls	r6, r6, #21
   13f38:	0b24      	lsrs	r4, r4, #12
   13f3a:	0d76      	lsrs	r6, r6, #21
   13f3c:	e7db      	b.n	13ef6 <__aeabi_dsub+0x14a>
   13f3e:	4663      	mov	r3, ip
   13f40:	1af3      	subs	r3, r6, r3
   13f42:	2b00      	cmp	r3, #0
   13f44:	dc00      	bgt.n	13f48 <__aeabi_dsub+0x19c>
   13f46:	e094      	b.n	14072 <__aeabi_dsub+0x2c6>
   13f48:	4660      	mov	r0, ip
   13f4a:	2800      	cmp	r0, #0
   13f4c:	d035      	beq.n	13fba <__aeabi_dsub+0x20e>
   13f4e:	4868      	ldr	r0, [pc, #416]	; (140f0 <__aeabi_dsub+0x344>)
   13f50:	4286      	cmp	r6, r0
   13f52:	d0b1      	beq.n	13eb8 <__aeabi_dsub+0x10c>
   13f54:	2780      	movs	r7, #128	; 0x80
   13f56:	043f      	lsls	r7, r7, #16
   13f58:	4339      	orrs	r1, r7
   13f5a:	2b38      	cmp	r3, #56	; 0x38
   13f5c:	dc00      	bgt.n	13f60 <__aeabi_dsub+0x1b4>
   13f5e:	e0fd      	b.n	1415c <__aeabi_dsub+0x3b0>
   13f60:	430a      	orrs	r2, r1
   13f62:	0017      	movs	r7, r2
   13f64:	2100      	movs	r1, #0
   13f66:	1e7a      	subs	r2, r7, #1
   13f68:	4197      	sbcs	r7, r2
   13f6a:	4457      	add	r7, sl
   13f6c:	4557      	cmp	r7, sl
   13f6e:	4180      	sbcs	r0, r0
   13f70:	1909      	adds	r1, r1, r4
   13f72:	4244      	negs	r4, r0
   13f74:	190c      	adds	r4, r1, r4
   13f76:	0223      	lsls	r3, r4, #8
   13f78:	d53a      	bpl.n	13ff0 <__aeabi_dsub+0x244>
   13f7a:	4b5d      	ldr	r3, [pc, #372]	; (140f0 <__aeabi_dsub+0x344>)
   13f7c:	3601      	adds	r6, #1
   13f7e:	429e      	cmp	r6, r3
   13f80:	d100      	bne.n	13f84 <__aeabi_dsub+0x1d8>
   13f82:	e14b      	b.n	1421c <__aeabi_dsub+0x470>
   13f84:	2201      	movs	r2, #1
   13f86:	4b5b      	ldr	r3, [pc, #364]	; (140f4 <__aeabi_dsub+0x348>)
   13f88:	401c      	ands	r4, r3
   13f8a:	087b      	lsrs	r3, r7, #1
   13f8c:	4017      	ands	r7, r2
   13f8e:	431f      	orrs	r7, r3
   13f90:	07e2      	lsls	r2, r4, #31
   13f92:	4317      	orrs	r7, r2
   13f94:	0864      	lsrs	r4, r4, #1
   13f96:	e78f      	b.n	13eb8 <__aeabi_dsub+0x10c>
   13f98:	0008      	movs	r0, r1
   13f9a:	4310      	orrs	r0, r2
   13f9c:	d000      	beq.n	13fa0 <__aeabi_dsub+0x1f4>
   13f9e:	e724      	b.n	13dea <__aeabi_dsub+0x3e>
   13fa0:	e721      	b.n	13de6 <__aeabi_dsub+0x3a>
   13fa2:	0023      	movs	r3, r4
   13fa4:	433b      	orrs	r3, r7
   13fa6:	d100      	bne.n	13faa <__aeabi_dsub+0x1fe>
   13fa8:	e1b9      	b.n	1431e <__aeabi_dsub+0x572>
   13faa:	2280      	movs	r2, #128	; 0x80
   13fac:	0312      	lsls	r2, r2, #12
   13fae:	4314      	orrs	r4, r2
   13fb0:	0324      	lsls	r4, r4, #12
   13fb2:	0b24      	lsrs	r4, r4, #12
   13fb4:	e79f      	b.n	13ef6 <__aeabi_dsub+0x14a>
   13fb6:	002e      	movs	r6, r5
   13fb8:	e77e      	b.n	13eb8 <__aeabi_dsub+0x10c>
   13fba:	0008      	movs	r0, r1
   13fbc:	4310      	orrs	r0, r2
   13fbe:	d100      	bne.n	13fc2 <__aeabi_dsub+0x216>
   13fc0:	e0ca      	b.n	14158 <__aeabi_dsub+0x3ac>
   13fc2:	1e58      	subs	r0, r3, #1
   13fc4:	4684      	mov	ip, r0
   13fc6:	2800      	cmp	r0, #0
   13fc8:	d000      	beq.n	13fcc <__aeabi_dsub+0x220>
   13fca:	e0e7      	b.n	1419c <__aeabi_dsub+0x3f0>
   13fcc:	4452      	add	r2, sl
   13fce:	4552      	cmp	r2, sl
   13fd0:	4180      	sbcs	r0, r0
   13fd2:	1864      	adds	r4, r4, r1
   13fd4:	4240      	negs	r0, r0
   13fd6:	1824      	adds	r4, r4, r0
   13fd8:	0017      	movs	r7, r2
   13fda:	2601      	movs	r6, #1
   13fdc:	0223      	lsls	r3, r4, #8
   13fde:	d507      	bpl.n	13ff0 <__aeabi_dsub+0x244>
   13fe0:	2602      	movs	r6, #2
   13fe2:	e7cf      	b.n	13f84 <__aeabi_dsub+0x1d8>
   13fe4:	4664      	mov	r4, ip
   13fe6:	432c      	orrs	r4, r5
   13fe8:	d100      	bne.n	13fec <__aeabi_dsub+0x240>
   13fea:	e1b3      	b.n	14354 <__aeabi_dsub+0x5a8>
   13fec:	002c      	movs	r4, r5
   13fee:	4667      	mov	r7, ip
   13ff0:	077b      	lsls	r3, r7, #29
   13ff2:	d000      	beq.n	13ff6 <__aeabi_dsub+0x24a>
   13ff4:	e762      	b.n	13ebc <__aeabi_dsub+0x110>
   13ff6:	0763      	lsls	r3, r4, #29
   13ff8:	08ff      	lsrs	r7, r7, #3
   13ffa:	431f      	orrs	r7, r3
   13ffc:	2501      	movs	r5, #1
   13ffe:	4643      	mov	r3, r8
   14000:	08e4      	lsrs	r4, r4, #3
   14002:	401d      	ands	r5, r3
   14004:	e793      	b.n	13f2e <__aeabi_dsub+0x182>
   14006:	2d00      	cmp	r5, #0
   14008:	d178      	bne.n	140fc <__aeabi_dsub+0x350>
   1400a:	1c75      	adds	r5, r6, #1
   1400c:	056d      	lsls	r5, r5, #21
   1400e:	0d6d      	lsrs	r5, r5, #21
   14010:	2d01      	cmp	r5, #1
   14012:	dc00      	bgt.n	14016 <__aeabi_dsub+0x26a>
   14014:	e0f2      	b.n	141fc <__aeabi_dsub+0x450>
   14016:	4650      	mov	r0, sl
   14018:	1a80      	subs	r0, r0, r2
   1401a:	4582      	cmp	sl, r0
   1401c:	41bf      	sbcs	r7, r7
   1401e:	1a65      	subs	r5, r4, r1
   14020:	427f      	negs	r7, r7
   14022:	1bed      	subs	r5, r5, r7
   14024:	4684      	mov	ip, r0
   14026:	0228      	lsls	r0, r5, #8
   14028:	d400      	bmi.n	1402c <__aeabi_dsub+0x280>
   1402a:	e08c      	b.n	14146 <__aeabi_dsub+0x39a>
   1402c:	4650      	mov	r0, sl
   1402e:	1a17      	subs	r7, r2, r0
   14030:	42ba      	cmp	r2, r7
   14032:	4192      	sbcs	r2, r2
   14034:	1b0c      	subs	r4, r1, r4
   14036:	4255      	negs	r5, r2
   14038:	1b65      	subs	r5, r4, r5
   1403a:	4698      	mov	r8, r3
   1403c:	e714      	b.n	13e68 <__aeabi_dsub+0xbc>
   1403e:	2501      	movs	r5, #1
   14040:	4643      	mov	r3, r8
   14042:	2400      	movs	r4, #0
   14044:	401d      	ands	r5, r3
   14046:	2700      	movs	r7, #0
   14048:	e755      	b.n	13ef6 <__aeabi_dsub+0x14a>
   1404a:	4c2a      	ldr	r4, [pc, #168]	; (140f4 <__aeabi_dsub+0x348>)
   1404c:	1af6      	subs	r6, r6, r3
   1404e:	402c      	ands	r4, r5
   14050:	e732      	b.n	13eb8 <__aeabi_dsub+0x10c>
   14052:	003d      	movs	r5, r7
   14054:	3828      	subs	r0, #40	; 0x28
   14056:	4085      	lsls	r5, r0
   14058:	2700      	movs	r7, #0
   1405a:	e717      	b.n	13e8c <__aeabi_dsub+0xe0>
   1405c:	0038      	movs	r0, r7
   1405e:	f000 fb03 	bl	14668 <__clzsi2>
   14062:	3020      	adds	r0, #32
   14064:	e706      	b.n	13e74 <__aeabi_dsub+0xc8>
   14066:	430a      	orrs	r2, r1
   14068:	0017      	movs	r7, r2
   1406a:	2100      	movs	r1, #0
   1406c:	1e7a      	subs	r2, r7, #1
   1406e:	4197      	sbcs	r7, r2
   14070:	e6ee      	b.n	13e50 <__aeabi_dsub+0xa4>
   14072:	2b00      	cmp	r3, #0
   14074:	d000      	beq.n	14078 <__aeabi_dsub+0x2cc>
   14076:	e0e5      	b.n	14244 <__aeabi_dsub+0x498>
   14078:	1c73      	adds	r3, r6, #1
   1407a:	469c      	mov	ip, r3
   1407c:	055b      	lsls	r3, r3, #21
   1407e:	0d5b      	lsrs	r3, r3, #21
   14080:	2b01      	cmp	r3, #1
   14082:	dc00      	bgt.n	14086 <__aeabi_dsub+0x2da>
   14084:	e09f      	b.n	141c6 <__aeabi_dsub+0x41a>
   14086:	4b1a      	ldr	r3, [pc, #104]	; (140f0 <__aeabi_dsub+0x344>)
   14088:	459c      	cmp	ip, r3
   1408a:	d100      	bne.n	1408e <__aeabi_dsub+0x2e2>
   1408c:	e0c5      	b.n	1421a <__aeabi_dsub+0x46e>
   1408e:	4452      	add	r2, sl
   14090:	4552      	cmp	r2, sl
   14092:	4180      	sbcs	r0, r0
   14094:	1864      	adds	r4, r4, r1
   14096:	4240      	negs	r0, r0
   14098:	1824      	adds	r4, r4, r0
   1409a:	07e7      	lsls	r7, r4, #31
   1409c:	0852      	lsrs	r2, r2, #1
   1409e:	4317      	orrs	r7, r2
   140a0:	0864      	lsrs	r4, r4, #1
   140a2:	4666      	mov	r6, ip
   140a4:	e708      	b.n	13eb8 <__aeabi_dsub+0x10c>
   140a6:	4812      	ldr	r0, [pc, #72]	; (140f0 <__aeabi_dsub+0x344>)
   140a8:	4285      	cmp	r5, r0
   140aa:	d100      	bne.n	140ae <__aeabi_dsub+0x302>
   140ac:	e085      	b.n	141ba <__aeabi_dsub+0x40e>
   140ae:	001d      	movs	r5, r3
   140b0:	e6bc      	b.n	13e2c <__aeabi_dsub+0x80>
   140b2:	0029      	movs	r1, r5
   140b4:	3e1f      	subs	r6, #31
   140b6:	40f1      	lsrs	r1, r6
   140b8:	2b20      	cmp	r3, #32
   140ba:	d100      	bne.n	140be <__aeabi_dsub+0x312>
   140bc:	e07f      	b.n	141be <__aeabi_dsub+0x412>
   140be:	2240      	movs	r2, #64	; 0x40
   140c0:	1ad3      	subs	r3, r2, r3
   140c2:	409d      	lsls	r5, r3
   140c4:	432f      	orrs	r7, r5
   140c6:	1e7d      	subs	r5, r7, #1
   140c8:	41af      	sbcs	r7, r5
   140ca:	2400      	movs	r4, #0
   140cc:	430f      	orrs	r7, r1
   140ce:	2600      	movs	r6, #0
   140d0:	e78e      	b.n	13ff0 <__aeabi_dsub+0x244>
   140d2:	002b      	movs	r3, r5
   140d4:	000f      	movs	r7, r1
   140d6:	3b20      	subs	r3, #32
   140d8:	40df      	lsrs	r7, r3
   140da:	2d20      	cmp	r5, #32
   140dc:	d071      	beq.n	141c2 <__aeabi_dsub+0x416>
   140de:	2340      	movs	r3, #64	; 0x40
   140e0:	1b5d      	subs	r5, r3, r5
   140e2:	40a9      	lsls	r1, r5
   140e4:	430a      	orrs	r2, r1
   140e6:	1e51      	subs	r1, r2, #1
   140e8:	418a      	sbcs	r2, r1
   140ea:	2100      	movs	r1, #0
   140ec:	4317      	orrs	r7, r2
   140ee:	e6af      	b.n	13e50 <__aeabi_dsub+0xa4>
   140f0:	000007ff 	.word	0x000007ff
   140f4:	ff7fffff 	.word	0xff7fffff
   140f8:	800fffff 	.word	0x800fffff
   140fc:	2e00      	cmp	r6, #0
   140fe:	d03e      	beq.n	1417e <__aeabi_dsub+0x3d2>
   14100:	4eb3      	ldr	r6, [pc, #716]	; (143d0 <__aeabi_dsub+0x624>)
   14102:	45b4      	cmp	ip, r6
   14104:	d045      	beq.n	14192 <__aeabi_dsub+0x3e6>
   14106:	2680      	movs	r6, #128	; 0x80
   14108:	0436      	lsls	r6, r6, #16
   1410a:	426d      	negs	r5, r5
   1410c:	4334      	orrs	r4, r6
   1410e:	2d38      	cmp	r5, #56	; 0x38
   14110:	dd00      	ble.n	14114 <__aeabi_dsub+0x368>
   14112:	e0a8      	b.n	14266 <__aeabi_dsub+0x4ba>
   14114:	2d1f      	cmp	r5, #31
   14116:	dd00      	ble.n	1411a <__aeabi_dsub+0x36e>
   14118:	e11f      	b.n	1435a <__aeabi_dsub+0x5ae>
   1411a:	2620      	movs	r6, #32
   1411c:	0027      	movs	r7, r4
   1411e:	4650      	mov	r0, sl
   14120:	1b76      	subs	r6, r6, r5
   14122:	40b7      	lsls	r7, r6
   14124:	40e8      	lsrs	r0, r5
   14126:	4307      	orrs	r7, r0
   14128:	4650      	mov	r0, sl
   1412a:	40b0      	lsls	r0, r6
   1412c:	1e46      	subs	r6, r0, #1
   1412e:	41b0      	sbcs	r0, r6
   14130:	40ec      	lsrs	r4, r5
   14132:	4338      	orrs	r0, r7
   14134:	1a17      	subs	r7, r2, r0
   14136:	42ba      	cmp	r2, r7
   14138:	4192      	sbcs	r2, r2
   1413a:	1b0c      	subs	r4, r1, r4
   1413c:	4252      	negs	r2, r2
   1413e:	1aa4      	subs	r4, r4, r2
   14140:	4666      	mov	r6, ip
   14142:	4698      	mov	r8, r3
   14144:	e68b      	b.n	13e5e <__aeabi_dsub+0xb2>
   14146:	4664      	mov	r4, ip
   14148:	4667      	mov	r7, ip
   1414a:	432c      	orrs	r4, r5
   1414c:	d000      	beq.n	14150 <__aeabi_dsub+0x3a4>
   1414e:	e68b      	b.n	13e68 <__aeabi_dsub+0xbc>
   14150:	2500      	movs	r5, #0
   14152:	2600      	movs	r6, #0
   14154:	2700      	movs	r7, #0
   14156:	e6ea      	b.n	13f2e <__aeabi_dsub+0x182>
   14158:	001e      	movs	r6, r3
   1415a:	e6ad      	b.n	13eb8 <__aeabi_dsub+0x10c>
   1415c:	2b1f      	cmp	r3, #31
   1415e:	dc60      	bgt.n	14222 <__aeabi_dsub+0x476>
   14160:	2720      	movs	r7, #32
   14162:	1af8      	subs	r0, r7, r3
   14164:	000f      	movs	r7, r1
   14166:	4684      	mov	ip, r0
   14168:	4087      	lsls	r7, r0
   1416a:	0010      	movs	r0, r2
   1416c:	40d8      	lsrs	r0, r3
   1416e:	4307      	orrs	r7, r0
   14170:	4660      	mov	r0, ip
   14172:	4082      	lsls	r2, r0
   14174:	1e50      	subs	r0, r2, #1
   14176:	4182      	sbcs	r2, r0
   14178:	40d9      	lsrs	r1, r3
   1417a:	4317      	orrs	r7, r2
   1417c:	e6f5      	b.n	13f6a <__aeabi_dsub+0x1be>
   1417e:	0026      	movs	r6, r4
   14180:	4650      	mov	r0, sl
   14182:	4306      	orrs	r6, r0
   14184:	d005      	beq.n	14192 <__aeabi_dsub+0x3e6>
   14186:	43ed      	mvns	r5, r5
   14188:	2d00      	cmp	r5, #0
   1418a:	d0d3      	beq.n	14134 <__aeabi_dsub+0x388>
   1418c:	4e90      	ldr	r6, [pc, #576]	; (143d0 <__aeabi_dsub+0x624>)
   1418e:	45b4      	cmp	ip, r6
   14190:	d1bd      	bne.n	1410e <__aeabi_dsub+0x362>
   14192:	000c      	movs	r4, r1
   14194:	0017      	movs	r7, r2
   14196:	4666      	mov	r6, ip
   14198:	4698      	mov	r8, r3
   1419a:	e68d      	b.n	13eb8 <__aeabi_dsub+0x10c>
   1419c:	488c      	ldr	r0, [pc, #560]	; (143d0 <__aeabi_dsub+0x624>)
   1419e:	4283      	cmp	r3, r0
   141a0:	d00b      	beq.n	141ba <__aeabi_dsub+0x40e>
   141a2:	4663      	mov	r3, ip
   141a4:	e6d9      	b.n	13f5a <__aeabi_dsub+0x1ae>
   141a6:	2d00      	cmp	r5, #0
   141a8:	d000      	beq.n	141ac <__aeabi_dsub+0x400>
   141aa:	e096      	b.n	142da <__aeabi_dsub+0x52e>
   141ac:	0008      	movs	r0, r1
   141ae:	4310      	orrs	r0, r2
   141b0:	d100      	bne.n	141b4 <__aeabi_dsub+0x408>
   141b2:	e0e2      	b.n	1437a <__aeabi_dsub+0x5ce>
   141b4:	000c      	movs	r4, r1
   141b6:	0017      	movs	r7, r2
   141b8:	4698      	mov	r8, r3
   141ba:	4e85      	ldr	r6, [pc, #532]	; (143d0 <__aeabi_dsub+0x624>)
   141bc:	e67c      	b.n	13eb8 <__aeabi_dsub+0x10c>
   141be:	2500      	movs	r5, #0
   141c0:	e780      	b.n	140c4 <__aeabi_dsub+0x318>
   141c2:	2100      	movs	r1, #0
   141c4:	e78e      	b.n	140e4 <__aeabi_dsub+0x338>
   141c6:	0023      	movs	r3, r4
   141c8:	4650      	mov	r0, sl
   141ca:	4303      	orrs	r3, r0
   141cc:	2e00      	cmp	r6, #0
   141ce:	d000      	beq.n	141d2 <__aeabi_dsub+0x426>
   141d0:	e0a8      	b.n	14324 <__aeabi_dsub+0x578>
   141d2:	2b00      	cmp	r3, #0
   141d4:	d100      	bne.n	141d8 <__aeabi_dsub+0x42c>
   141d6:	e0de      	b.n	14396 <__aeabi_dsub+0x5ea>
   141d8:	000b      	movs	r3, r1
   141da:	4313      	orrs	r3, r2
   141dc:	d100      	bne.n	141e0 <__aeabi_dsub+0x434>
   141de:	e66b      	b.n	13eb8 <__aeabi_dsub+0x10c>
   141e0:	4452      	add	r2, sl
   141e2:	4552      	cmp	r2, sl
   141e4:	4180      	sbcs	r0, r0
   141e6:	1864      	adds	r4, r4, r1
   141e8:	4240      	negs	r0, r0
   141ea:	1824      	adds	r4, r4, r0
   141ec:	0017      	movs	r7, r2
   141ee:	0223      	lsls	r3, r4, #8
   141f0:	d400      	bmi.n	141f4 <__aeabi_dsub+0x448>
   141f2:	e6fd      	b.n	13ff0 <__aeabi_dsub+0x244>
   141f4:	4b77      	ldr	r3, [pc, #476]	; (143d4 <__aeabi_dsub+0x628>)
   141f6:	4666      	mov	r6, ip
   141f8:	401c      	ands	r4, r3
   141fa:	e65d      	b.n	13eb8 <__aeabi_dsub+0x10c>
   141fc:	0025      	movs	r5, r4
   141fe:	4650      	mov	r0, sl
   14200:	4305      	orrs	r5, r0
   14202:	2e00      	cmp	r6, #0
   14204:	d1cf      	bne.n	141a6 <__aeabi_dsub+0x3fa>
   14206:	2d00      	cmp	r5, #0
   14208:	d14f      	bne.n	142aa <__aeabi_dsub+0x4fe>
   1420a:	000c      	movs	r4, r1
   1420c:	4314      	orrs	r4, r2
   1420e:	d100      	bne.n	14212 <__aeabi_dsub+0x466>
   14210:	e0a0      	b.n	14354 <__aeabi_dsub+0x5a8>
   14212:	000c      	movs	r4, r1
   14214:	0017      	movs	r7, r2
   14216:	4698      	mov	r8, r3
   14218:	e64e      	b.n	13eb8 <__aeabi_dsub+0x10c>
   1421a:	4666      	mov	r6, ip
   1421c:	2400      	movs	r4, #0
   1421e:	2700      	movs	r7, #0
   14220:	e685      	b.n	13f2e <__aeabi_dsub+0x182>
   14222:	001f      	movs	r7, r3
   14224:	0008      	movs	r0, r1
   14226:	3f20      	subs	r7, #32
   14228:	40f8      	lsrs	r0, r7
   1422a:	0007      	movs	r7, r0
   1422c:	2b20      	cmp	r3, #32
   1422e:	d100      	bne.n	14232 <__aeabi_dsub+0x486>
   14230:	e08e      	b.n	14350 <__aeabi_dsub+0x5a4>
   14232:	2040      	movs	r0, #64	; 0x40
   14234:	1ac3      	subs	r3, r0, r3
   14236:	4099      	lsls	r1, r3
   14238:	430a      	orrs	r2, r1
   1423a:	1e51      	subs	r1, r2, #1
   1423c:	418a      	sbcs	r2, r1
   1423e:	2100      	movs	r1, #0
   14240:	4317      	orrs	r7, r2
   14242:	e692      	b.n	13f6a <__aeabi_dsub+0x1be>
   14244:	2e00      	cmp	r6, #0
   14246:	d114      	bne.n	14272 <__aeabi_dsub+0x4c6>
   14248:	0026      	movs	r6, r4
   1424a:	4650      	mov	r0, sl
   1424c:	4306      	orrs	r6, r0
   1424e:	d062      	beq.n	14316 <__aeabi_dsub+0x56a>
   14250:	43db      	mvns	r3, r3
   14252:	2b00      	cmp	r3, #0
   14254:	d15c      	bne.n	14310 <__aeabi_dsub+0x564>
   14256:	1887      	adds	r7, r0, r2
   14258:	4297      	cmp	r7, r2
   1425a:	4192      	sbcs	r2, r2
   1425c:	1864      	adds	r4, r4, r1
   1425e:	4252      	negs	r2, r2
   14260:	18a4      	adds	r4, r4, r2
   14262:	4666      	mov	r6, ip
   14264:	e687      	b.n	13f76 <__aeabi_dsub+0x1ca>
   14266:	4650      	mov	r0, sl
   14268:	4320      	orrs	r0, r4
   1426a:	1e44      	subs	r4, r0, #1
   1426c:	41a0      	sbcs	r0, r4
   1426e:	2400      	movs	r4, #0
   14270:	e760      	b.n	14134 <__aeabi_dsub+0x388>
   14272:	4e57      	ldr	r6, [pc, #348]	; (143d0 <__aeabi_dsub+0x624>)
   14274:	45b4      	cmp	ip, r6
   14276:	d04e      	beq.n	14316 <__aeabi_dsub+0x56a>
   14278:	2680      	movs	r6, #128	; 0x80
   1427a:	0436      	lsls	r6, r6, #16
   1427c:	425b      	negs	r3, r3
   1427e:	4334      	orrs	r4, r6
   14280:	2b38      	cmp	r3, #56	; 0x38
   14282:	dd00      	ble.n	14286 <__aeabi_dsub+0x4da>
   14284:	e07f      	b.n	14386 <__aeabi_dsub+0x5da>
   14286:	2b1f      	cmp	r3, #31
   14288:	dd00      	ble.n	1428c <__aeabi_dsub+0x4e0>
   1428a:	e08b      	b.n	143a4 <__aeabi_dsub+0x5f8>
   1428c:	2620      	movs	r6, #32
   1428e:	0027      	movs	r7, r4
   14290:	4650      	mov	r0, sl
   14292:	1af6      	subs	r6, r6, r3
   14294:	40b7      	lsls	r7, r6
   14296:	40d8      	lsrs	r0, r3
   14298:	4307      	orrs	r7, r0
   1429a:	4650      	mov	r0, sl
   1429c:	40b0      	lsls	r0, r6
   1429e:	1e46      	subs	r6, r0, #1
   142a0:	41b0      	sbcs	r0, r6
   142a2:	4307      	orrs	r7, r0
   142a4:	40dc      	lsrs	r4, r3
   142a6:	18bf      	adds	r7, r7, r2
   142a8:	e7d6      	b.n	14258 <__aeabi_dsub+0x4ac>
   142aa:	000d      	movs	r5, r1
   142ac:	4315      	orrs	r5, r2
   142ae:	d100      	bne.n	142b2 <__aeabi_dsub+0x506>
   142b0:	e602      	b.n	13eb8 <__aeabi_dsub+0x10c>
   142b2:	4650      	mov	r0, sl
   142b4:	1a80      	subs	r0, r0, r2
   142b6:	4582      	cmp	sl, r0
   142b8:	41bf      	sbcs	r7, r7
   142ba:	1a65      	subs	r5, r4, r1
   142bc:	427f      	negs	r7, r7
   142be:	1bed      	subs	r5, r5, r7
   142c0:	4684      	mov	ip, r0
   142c2:	0228      	lsls	r0, r5, #8
   142c4:	d400      	bmi.n	142c8 <__aeabi_dsub+0x51c>
   142c6:	e68d      	b.n	13fe4 <__aeabi_dsub+0x238>
   142c8:	4650      	mov	r0, sl
   142ca:	1a17      	subs	r7, r2, r0
   142cc:	42ba      	cmp	r2, r7
   142ce:	4192      	sbcs	r2, r2
   142d0:	1b0c      	subs	r4, r1, r4
   142d2:	4252      	negs	r2, r2
   142d4:	1aa4      	subs	r4, r4, r2
   142d6:	4698      	mov	r8, r3
   142d8:	e5ee      	b.n	13eb8 <__aeabi_dsub+0x10c>
   142da:	000d      	movs	r5, r1
   142dc:	4315      	orrs	r5, r2
   142de:	d100      	bne.n	142e2 <__aeabi_dsub+0x536>
   142e0:	e76b      	b.n	141ba <__aeabi_dsub+0x40e>
   142e2:	4650      	mov	r0, sl
   142e4:	0767      	lsls	r7, r4, #29
   142e6:	08c0      	lsrs	r0, r0, #3
   142e8:	4307      	orrs	r7, r0
   142ea:	2080      	movs	r0, #128	; 0x80
   142ec:	08e4      	lsrs	r4, r4, #3
   142ee:	0300      	lsls	r0, r0, #12
   142f0:	4204      	tst	r4, r0
   142f2:	d007      	beq.n	14304 <__aeabi_dsub+0x558>
   142f4:	08cd      	lsrs	r5, r1, #3
   142f6:	4205      	tst	r5, r0
   142f8:	d104      	bne.n	14304 <__aeabi_dsub+0x558>
   142fa:	002c      	movs	r4, r5
   142fc:	4698      	mov	r8, r3
   142fe:	08d7      	lsrs	r7, r2, #3
   14300:	0749      	lsls	r1, r1, #29
   14302:	430f      	orrs	r7, r1
   14304:	0f7b      	lsrs	r3, r7, #29
   14306:	00e4      	lsls	r4, r4, #3
   14308:	431c      	orrs	r4, r3
   1430a:	00ff      	lsls	r7, r7, #3
   1430c:	4e30      	ldr	r6, [pc, #192]	; (143d0 <__aeabi_dsub+0x624>)
   1430e:	e5d3      	b.n	13eb8 <__aeabi_dsub+0x10c>
   14310:	4e2f      	ldr	r6, [pc, #188]	; (143d0 <__aeabi_dsub+0x624>)
   14312:	45b4      	cmp	ip, r6
   14314:	d1b4      	bne.n	14280 <__aeabi_dsub+0x4d4>
   14316:	000c      	movs	r4, r1
   14318:	0017      	movs	r7, r2
   1431a:	4666      	mov	r6, ip
   1431c:	e5cc      	b.n	13eb8 <__aeabi_dsub+0x10c>
   1431e:	2700      	movs	r7, #0
   14320:	2400      	movs	r4, #0
   14322:	e5e8      	b.n	13ef6 <__aeabi_dsub+0x14a>
   14324:	2b00      	cmp	r3, #0
   14326:	d039      	beq.n	1439c <__aeabi_dsub+0x5f0>
   14328:	000b      	movs	r3, r1
   1432a:	4313      	orrs	r3, r2
   1432c:	d100      	bne.n	14330 <__aeabi_dsub+0x584>
   1432e:	e744      	b.n	141ba <__aeabi_dsub+0x40e>
   14330:	08c0      	lsrs	r0, r0, #3
   14332:	0767      	lsls	r7, r4, #29
   14334:	4307      	orrs	r7, r0
   14336:	2080      	movs	r0, #128	; 0x80
   14338:	08e4      	lsrs	r4, r4, #3
   1433a:	0300      	lsls	r0, r0, #12
   1433c:	4204      	tst	r4, r0
   1433e:	d0e1      	beq.n	14304 <__aeabi_dsub+0x558>
   14340:	08cb      	lsrs	r3, r1, #3
   14342:	4203      	tst	r3, r0
   14344:	d1de      	bne.n	14304 <__aeabi_dsub+0x558>
   14346:	08d7      	lsrs	r7, r2, #3
   14348:	0749      	lsls	r1, r1, #29
   1434a:	430f      	orrs	r7, r1
   1434c:	001c      	movs	r4, r3
   1434e:	e7d9      	b.n	14304 <__aeabi_dsub+0x558>
   14350:	2100      	movs	r1, #0
   14352:	e771      	b.n	14238 <__aeabi_dsub+0x48c>
   14354:	2500      	movs	r5, #0
   14356:	2700      	movs	r7, #0
   14358:	e5e9      	b.n	13f2e <__aeabi_dsub+0x182>
   1435a:	002e      	movs	r6, r5
   1435c:	0027      	movs	r7, r4
   1435e:	3e20      	subs	r6, #32
   14360:	40f7      	lsrs	r7, r6
   14362:	2d20      	cmp	r5, #32
   14364:	d02f      	beq.n	143c6 <__aeabi_dsub+0x61a>
   14366:	2640      	movs	r6, #64	; 0x40
   14368:	1b75      	subs	r5, r6, r5
   1436a:	40ac      	lsls	r4, r5
   1436c:	4650      	mov	r0, sl
   1436e:	4320      	orrs	r0, r4
   14370:	1e44      	subs	r4, r0, #1
   14372:	41a0      	sbcs	r0, r4
   14374:	2400      	movs	r4, #0
   14376:	4338      	orrs	r0, r7
   14378:	e6dc      	b.n	14134 <__aeabi_dsub+0x388>
   1437a:	2480      	movs	r4, #128	; 0x80
   1437c:	2500      	movs	r5, #0
   1437e:	0324      	lsls	r4, r4, #12
   14380:	4e13      	ldr	r6, [pc, #76]	; (143d0 <__aeabi_dsub+0x624>)
   14382:	2700      	movs	r7, #0
   14384:	e5d3      	b.n	13f2e <__aeabi_dsub+0x182>
   14386:	4650      	mov	r0, sl
   14388:	4320      	orrs	r0, r4
   1438a:	0007      	movs	r7, r0
   1438c:	1e78      	subs	r0, r7, #1
   1438e:	4187      	sbcs	r7, r0
   14390:	2400      	movs	r4, #0
   14392:	18bf      	adds	r7, r7, r2
   14394:	e760      	b.n	14258 <__aeabi_dsub+0x4ac>
   14396:	000c      	movs	r4, r1
   14398:	0017      	movs	r7, r2
   1439a:	e58d      	b.n	13eb8 <__aeabi_dsub+0x10c>
   1439c:	000c      	movs	r4, r1
   1439e:	0017      	movs	r7, r2
   143a0:	4e0b      	ldr	r6, [pc, #44]	; (143d0 <__aeabi_dsub+0x624>)
   143a2:	e589      	b.n	13eb8 <__aeabi_dsub+0x10c>
   143a4:	001e      	movs	r6, r3
   143a6:	0027      	movs	r7, r4
   143a8:	3e20      	subs	r6, #32
   143aa:	40f7      	lsrs	r7, r6
   143ac:	2b20      	cmp	r3, #32
   143ae:	d00c      	beq.n	143ca <__aeabi_dsub+0x61e>
   143b0:	2640      	movs	r6, #64	; 0x40
   143b2:	1af3      	subs	r3, r6, r3
   143b4:	409c      	lsls	r4, r3
   143b6:	4650      	mov	r0, sl
   143b8:	4320      	orrs	r0, r4
   143ba:	1e44      	subs	r4, r0, #1
   143bc:	41a0      	sbcs	r0, r4
   143be:	4307      	orrs	r7, r0
   143c0:	2400      	movs	r4, #0
   143c2:	18bf      	adds	r7, r7, r2
   143c4:	e748      	b.n	14258 <__aeabi_dsub+0x4ac>
   143c6:	2400      	movs	r4, #0
   143c8:	e7d0      	b.n	1436c <__aeabi_dsub+0x5c0>
   143ca:	2400      	movs	r4, #0
   143cc:	e7f3      	b.n	143b6 <__aeabi_dsub+0x60a>
   143ce:	46c0      	nop			; (mov r8, r8)
   143d0:	000007ff 	.word	0x000007ff
   143d4:	ff7fffff 	.word	0xff7fffff

000143d8 <__aeabi_d2iz>:
   143d8:	b530      	push	{r4, r5, lr}
   143da:	4d13      	ldr	r5, [pc, #76]	; (14428 <__aeabi_d2iz+0x50>)
   143dc:	030a      	lsls	r2, r1, #12
   143de:	004b      	lsls	r3, r1, #1
   143e0:	0b12      	lsrs	r2, r2, #12
   143e2:	0d5b      	lsrs	r3, r3, #21
   143e4:	0fc9      	lsrs	r1, r1, #31
   143e6:	2400      	movs	r4, #0
   143e8:	42ab      	cmp	r3, r5
   143ea:	dd10      	ble.n	1440e <__aeabi_d2iz+0x36>
   143ec:	4c0f      	ldr	r4, [pc, #60]	; (1442c <__aeabi_d2iz+0x54>)
   143ee:	42a3      	cmp	r3, r4
   143f0:	dc0f      	bgt.n	14412 <__aeabi_d2iz+0x3a>
   143f2:	2480      	movs	r4, #128	; 0x80
   143f4:	4d0e      	ldr	r5, [pc, #56]	; (14430 <__aeabi_d2iz+0x58>)
   143f6:	0364      	lsls	r4, r4, #13
   143f8:	4322      	orrs	r2, r4
   143fa:	1aed      	subs	r5, r5, r3
   143fc:	2d1f      	cmp	r5, #31
   143fe:	dd0b      	ble.n	14418 <__aeabi_d2iz+0x40>
   14400:	480c      	ldr	r0, [pc, #48]	; (14434 <__aeabi_d2iz+0x5c>)
   14402:	1ac3      	subs	r3, r0, r3
   14404:	40da      	lsrs	r2, r3
   14406:	4254      	negs	r4, r2
   14408:	2900      	cmp	r1, #0
   1440a:	d100      	bne.n	1440e <__aeabi_d2iz+0x36>
   1440c:	0014      	movs	r4, r2
   1440e:	0020      	movs	r0, r4
   14410:	bd30      	pop	{r4, r5, pc}
   14412:	4b09      	ldr	r3, [pc, #36]	; (14438 <__aeabi_d2iz+0x60>)
   14414:	18cc      	adds	r4, r1, r3
   14416:	e7fa      	b.n	1440e <__aeabi_d2iz+0x36>
   14418:	4c08      	ldr	r4, [pc, #32]	; (1443c <__aeabi_d2iz+0x64>)
   1441a:	40e8      	lsrs	r0, r5
   1441c:	46a4      	mov	ip, r4
   1441e:	4463      	add	r3, ip
   14420:	409a      	lsls	r2, r3
   14422:	4302      	orrs	r2, r0
   14424:	e7ef      	b.n	14406 <__aeabi_d2iz+0x2e>
   14426:	46c0      	nop			; (mov r8, r8)
   14428:	000003fe 	.word	0x000003fe
   1442c:	0000041d 	.word	0x0000041d
   14430:	00000433 	.word	0x00000433
   14434:	00000413 	.word	0x00000413
   14438:	7fffffff 	.word	0x7fffffff
   1443c:	fffffbed 	.word	0xfffffbed

00014440 <__aeabi_ui2d>:
   14440:	b510      	push	{r4, lr}
   14442:	1e04      	subs	r4, r0, #0
   14444:	d028      	beq.n	14498 <__aeabi_ui2d+0x58>
   14446:	f000 f90f 	bl	14668 <__clzsi2>
   1444a:	4b15      	ldr	r3, [pc, #84]	; (144a0 <__aeabi_ui2d+0x60>)
   1444c:	4a15      	ldr	r2, [pc, #84]	; (144a4 <__aeabi_ui2d+0x64>)
   1444e:	1a1b      	subs	r3, r3, r0
   14450:	1ad2      	subs	r2, r2, r3
   14452:	2a1f      	cmp	r2, #31
   14454:	dd15      	ble.n	14482 <__aeabi_ui2d+0x42>
   14456:	4a14      	ldr	r2, [pc, #80]	; (144a8 <__aeabi_ui2d+0x68>)
   14458:	1ad2      	subs	r2, r2, r3
   1445a:	4094      	lsls	r4, r2
   1445c:	2200      	movs	r2, #0
   1445e:	0324      	lsls	r4, r4, #12
   14460:	055b      	lsls	r3, r3, #21
   14462:	0b24      	lsrs	r4, r4, #12
   14464:	0d5b      	lsrs	r3, r3, #21
   14466:	2100      	movs	r1, #0
   14468:	0010      	movs	r0, r2
   1446a:	0324      	lsls	r4, r4, #12
   1446c:	0d0a      	lsrs	r2, r1, #20
   1446e:	0b24      	lsrs	r4, r4, #12
   14470:	0512      	lsls	r2, r2, #20
   14472:	4322      	orrs	r2, r4
   14474:	4c0d      	ldr	r4, [pc, #52]	; (144ac <__aeabi_ui2d+0x6c>)
   14476:	051b      	lsls	r3, r3, #20
   14478:	4022      	ands	r2, r4
   1447a:	4313      	orrs	r3, r2
   1447c:	005b      	lsls	r3, r3, #1
   1447e:	0859      	lsrs	r1, r3, #1
   14480:	bd10      	pop	{r4, pc}
   14482:	0021      	movs	r1, r4
   14484:	4091      	lsls	r1, r2
   14486:	000a      	movs	r2, r1
   14488:	210b      	movs	r1, #11
   1448a:	1a08      	subs	r0, r1, r0
   1448c:	40c4      	lsrs	r4, r0
   1448e:	055b      	lsls	r3, r3, #21
   14490:	0324      	lsls	r4, r4, #12
   14492:	0b24      	lsrs	r4, r4, #12
   14494:	0d5b      	lsrs	r3, r3, #21
   14496:	e7e6      	b.n	14466 <__aeabi_ui2d+0x26>
   14498:	2300      	movs	r3, #0
   1449a:	2400      	movs	r4, #0
   1449c:	2200      	movs	r2, #0
   1449e:	e7e2      	b.n	14466 <__aeabi_ui2d+0x26>
   144a0:	0000041e 	.word	0x0000041e
   144a4:	00000433 	.word	0x00000433
   144a8:	00000413 	.word	0x00000413
   144ac:	800fffff 	.word	0x800fffff

000144b0 <__aeabi_f2d>:
   144b0:	0041      	lsls	r1, r0, #1
   144b2:	0e09      	lsrs	r1, r1, #24
   144b4:	1c4b      	adds	r3, r1, #1
   144b6:	b570      	push	{r4, r5, r6, lr}
   144b8:	b2db      	uxtb	r3, r3
   144ba:	0246      	lsls	r6, r0, #9
   144bc:	0a75      	lsrs	r5, r6, #9
   144be:	0fc4      	lsrs	r4, r0, #31
   144c0:	2b01      	cmp	r3, #1
   144c2:	dd14      	ble.n	144ee <__aeabi_f2d+0x3e>
   144c4:	23e0      	movs	r3, #224	; 0xe0
   144c6:	009b      	lsls	r3, r3, #2
   144c8:	076d      	lsls	r5, r5, #29
   144ca:	0b36      	lsrs	r6, r6, #12
   144cc:	18cb      	adds	r3, r1, r3
   144ce:	2100      	movs	r1, #0
   144d0:	0d0a      	lsrs	r2, r1, #20
   144d2:	0028      	movs	r0, r5
   144d4:	0512      	lsls	r2, r2, #20
   144d6:	4d1c      	ldr	r5, [pc, #112]	; (14548 <__aeabi_f2d+0x98>)
   144d8:	4332      	orrs	r2, r6
   144da:	055b      	lsls	r3, r3, #21
   144dc:	402a      	ands	r2, r5
   144de:	085b      	lsrs	r3, r3, #1
   144e0:	4313      	orrs	r3, r2
   144e2:	005b      	lsls	r3, r3, #1
   144e4:	07e4      	lsls	r4, r4, #31
   144e6:	085b      	lsrs	r3, r3, #1
   144e8:	4323      	orrs	r3, r4
   144ea:	0019      	movs	r1, r3
   144ec:	bd70      	pop	{r4, r5, r6, pc}
   144ee:	2900      	cmp	r1, #0
   144f0:	d114      	bne.n	1451c <__aeabi_f2d+0x6c>
   144f2:	2d00      	cmp	r5, #0
   144f4:	d01e      	beq.n	14534 <__aeabi_f2d+0x84>
   144f6:	0028      	movs	r0, r5
   144f8:	f000 f8b6 	bl	14668 <__clzsi2>
   144fc:	280a      	cmp	r0, #10
   144fe:	dc1c      	bgt.n	1453a <__aeabi_f2d+0x8a>
   14500:	230b      	movs	r3, #11
   14502:	002a      	movs	r2, r5
   14504:	1a1b      	subs	r3, r3, r0
   14506:	40da      	lsrs	r2, r3
   14508:	0003      	movs	r3, r0
   1450a:	3315      	adds	r3, #21
   1450c:	409d      	lsls	r5, r3
   1450e:	4b0f      	ldr	r3, [pc, #60]	; (1454c <__aeabi_f2d+0x9c>)
   14510:	0312      	lsls	r2, r2, #12
   14512:	1a1b      	subs	r3, r3, r0
   14514:	055b      	lsls	r3, r3, #21
   14516:	0b16      	lsrs	r6, r2, #12
   14518:	0d5b      	lsrs	r3, r3, #21
   1451a:	e7d8      	b.n	144ce <__aeabi_f2d+0x1e>
   1451c:	2d00      	cmp	r5, #0
   1451e:	d006      	beq.n	1452e <__aeabi_f2d+0x7e>
   14520:	0b32      	lsrs	r2, r6, #12
   14522:	2680      	movs	r6, #128	; 0x80
   14524:	0336      	lsls	r6, r6, #12
   14526:	076d      	lsls	r5, r5, #29
   14528:	4316      	orrs	r6, r2
   1452a:	4b09      	ldr	r3, [pc, #36]	; (14550 <__aeabi_f2d+0xa0>)
   1452c:	e7cf      	b.n	144ce <__aeabi_f2d+0x1e>
   1452e:	4b08      	ldr	r3, [pc, #32]	; (14550 <__aeabi_f2d+0xa0>)
   14530:	2600      	movs	r6, #0
   14532:	e7cc      	b.n	144ce <__aeabi_f2d+0x1e>
   14534:	2300      	movs	r3, #0
   14536:	2600      	movs	r6, #0
   14538:	e7c9      	b.n	144ce <__aeabi_f2d+0x1e>
   1453a:	0003      	movs	r3, r0
   1453c:	002a      	movs	r2, r5
   1453e:	3b0b      	subs	r3, #11
   14540:	409a      	lsls	r2, r3
   14542:	2500      	movs	r5, #0
   14544:	e7e3      	b.n	1450e <__aeabi_f2d+0x5e>
   14546:	46c0      	nop			; (mov r8, r8)
   14548:	800fffff 	.word	0x800fffff
   1454c:	00000389 	.word	0x00000389
   14550:	000007ff 	.word	0x000007ff

00014554 <__aeabi_d2f>:
   14554:	b5f0      	push	{r4, r5, r6, r7, lr}
   14556:	004c      	lsls	r4, r1, #1
   14558:	0d64      	lsrs	r4, r4, #21
   1455a:	030b      	lsls	r3, r1, #12
   1455c:	1c62      	adds	r2, r4, #1
   1455e:	0f45      	lsrs	r5, r0, #29
   14560:	0a5b      	lsrs	r3, r3, #9
   14562:	0552      	lsls	r2, r2, #21
   14564:	432b      	orrs	r3, r5
   14566:	0fc9      	lsrs	r1, r1, #31
   14568:	00c5      	lsls	r5, r0, #3
   1456a:	0d52      	lsrs	r2, r2, #21
   1456c:	2a01      	cmp	r2, #1
   1456e:	dd28      	ble.n	145c2 <__aeabi_d2f+0x6e>
   14570:	4a3a      	ldr	r2, [pc, #232]	; (1465c <__aeabi_d2f+0x108>)
   14572:	18a6      	adds	r6, r4, r2
   14574:	2efe      	cmp	r6, #254	; 0xfe
   14576:	dc1b      	bgt.n	145b0 <__aeabi_d2f+0x5c>
   14578:	2e00      	cmp	r6, #0
   1457a:	dd3e      	ble.n	145fa <__aeabi_d2f+0xa6>
   1457c:	0180      	lsls	r0, r0, #6
   1457e:	0002      	movs	r2, r0
   14580:	1e50      	subs	r0, r2, #1
   14582:	4182      	sbcs	r2, r0
   14584:	0f6d      	lsrs	r5, r5, #29
   14586:	432a      	orrs	r2, r5
   14588:	00db      	lsls	r3, r3, #3
   1458a:	4313      	orrs	r3, r2
   1458c:	075a      	lsls	r2, r3, #29
   1458e:	d004      	beq.n	1459a <__aeabi_d2f+0x46>
   14590:	220f      	movs	r2, #15
   14592:	401a      	ands	r2, r3
   14594:	2a04      	cmp	r2, #4
   14596:	d000      	beq.n	1459a <__aeabi_d2f+0x46>
   14598:	3304      	adds	r3, #4
   1459a:	2280      	movs	r2, #128	; 0x80
   1459c:	04d2      	lsls	r2, r2, #19
   1459e:	401a      	ands	r2, r3
   145a0:	d05a      	beq.n	14658 <__aeabi_d2f+0x104>
   145a2:	3601      	adds	r6, #1
   145a4:	2eff      	cmp	r6, #255	; 0xff
   145a6:	d003      	beq.n	145b0 <__aeabi_d2f+0x5c>
   145a8:	019b      	lsls	r3, r3, #6
   145aa:	0a5b      	lsrs	r3, r3, #9
   145ac:	b2f4      	uxtb	r4, r6
   145ae:	e001      	b.n	145b4 <__aeabi_d2f+0x60>
   145b0:	24ff      	movs	r4, #255	; 0xff
   145b2:	2300      	movs	r3, #0
   145b4:	0258      	lsls	r0, r3, #9
   145b6:	05e4      	lsls	r4, r4, #23
   145b8:	0a40      	lsrs	r0, r0, #9
   145ba:	07c9      	lsls	r1, r1, #31
   145bc:	4320      	orrs	r0, r4
   145be:	4308      	orrs	r0, r1
   145c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   145c2:	2c00      	cmp	r4, #0
   145c4:	d007      	beq.n	145d6 <__aeabi_d2f+0x82>
   145c6:	431d      	orrs	r5, r3
   145c8:	d0f2      	beq.n	145b0 <__aeabi_d2f+0x5c>
   145ca:	2080      	movs	r0, #128	; 0x80
   145cc:	00db      	lsls	r3, r3, #3
   145ce:	0480      	lsls	r0, r0, #18
   145d0:	4303      	orrs	r3, r0
   145d2:	26ff      	movs	r6, #255	; 0xff
   145d4:	e7da      	b.n	1458c <__aeabi_d2f+0x38>
   145d6:	432b      	orrs	r3, r5
   145d8:	d003      	beq.n	145e2 <__aeabi_d2f+0x8e>
   145da:	2305      	movs	r3, #5
   145dc:	08db      	lsrs	r3, r3, #3
   145de:	2cff      	cmp	r4, #255	; 0xff
   145e0:	d003      	beq.n	145ea <__aeabi_d2f+0x96>
   145e2:	025b      	lsls	r3, r3, #9
   145e4:	0a5b      	lsrs	r3, r3, #9
   145e6:	b2e4      	uxtb	r4, r4
   145e8:	e7e4      	b.n	145b4 <__aeabi_d2f+0x60>
   145ea:	2b00      	cmp	r3, #0
   145ec:	d032      	beq.n	14654 <__aeabi_d2f+0x100>
   145ee:	2080      	movs	r0, #128	; 0x80
   145f0:	03c0      	lsls	r0, r0, #15
   145f2:	4303      	orrs	r3, r0
   145f4:	025b      	lsls	r3, r3, #9
   145f6:	0a5b      	lsrs	r3, r3, #9
   145f8:	e7dc      	b.n	145b4 <__aeabi_d2f+0x60>
   145fa:	0032      	movs	r2, r6
   145fc:	3217      	adds	r2, #23
   145fe:	db14      	blt.n	1462a <__aeabi_d2f+0xd6>
   14600:	2280      	movs	r2, #128	; 0x80
   14602:	271e      	movs	r7, #30
   14604:	0412      	lsls	r2, r2, #16
   14606:	4313      	orrs	r3, r2
   14608:	1bbf      	subs	r7, r7, r6
   1460a:	2f1f      	cmp	r7, #31
   1460c:	dc0f      	bgt.n	1462e <__aeabi_d2f+0xda>
   1460e:	4a14      	ldr	r2, [pc, #80]	; (14660 <__aeabi_d2f+0x10c>)
   14610:	4694      	mov	ip, r2
   14612:	4464      	add	r4, ip
   14614:	002a      	movs	r2, r5
   14616:	40a5      	lsls	r5, r4
   14618:	002e      	movs	r6, r5
   1461a:	40a3      	lsls	r3, r4
   1461c:	1e75      	subs	r5, r6, #1
   1461e:	41ae      	sbcs	r6, r5
   14620:	40fa      	lsrs	r2, r7
   14622:	4333      	orrs	r3, r6
   14624:	4313      	orrs	r3, r2
   14626:	2600      	movs	r6, #0
   14628:	e7b0      	b.n	1458c <__aeabi_d2f+0x38>
   1462a:	2400      	movs	r4, #0
   1462c:	e7d5      	b.n	145da <__aeabi_d2f+0x86>
   1462e:	2202      	movs	r2, #2
   14630:	4252      	negs	r2, r2
   14632:	1b96      	subs	r6, r2, r6
   14634:	001a      	movs	r2, r3
   14636:	40f2      	lsrs	r2, r6
   14638:	2f20      	cmp	r7, #32
   1463a:	d009      	beq.n	14650 <__aeabi_d2f+0xfc>
   1463c:	4809      	ldr	r0, [pc, #36]	; (14664 <__aeabi_d2f+0x110>)
   1463e:	4684      	mov	ip, r0
   14640:	4464      	add	r4, ip
   14642:	40a3      	lsls	r3, r4
   14644:	432b      	orrs	r3, r5
   14646:	1e5d      	subs	r5, r3, #1
   14648:	41ab      	sbcs	r3, r5
   1464a:	2600      	movs	r6, #0
   1464c:	4313      	orrs	r3, r2
   1464e:	e79d      	b.n	1458c <__aeabi_d2f+0x38>
   14650:	2300      	movs	r3, #0
   14652:	e7f7      	b.n	14644 <__aeabi_d2f+0xf0>
   14654:	2300      	movs	r3, #0
   14656:	e7ad      	b.n	145b4 <__aeabi_d2f+0x60>
   14658:	0034      	movs	r4, r6
   1465a:	e7bf      	b.n	145dc <__aeabi_d2f+0x88>
   1465c:	fffffc80 	.word	0xfffffc80
   14660:	fffffc82 	.word	0xfffffc82
   14664:	fffffca2 	.word	0xfffffca2

00014668 <__clzsi2>:
   14668:	211c      	movs	r1, #28
   1466a:	2301      	movs	r3, #1
   1466c:	041b      	lsls	r3, r3, #16
   1466e:	4298      	cmp	r0, r3
   14670:	d301      	bcc.n	14676 <__clzsi2+0xe>
   14672:	0c00      	lsrs	r0, r0, #16
   14674:	3910      	subs	r1, #16
   14676:	0a1b      	lsrs	r3, r3, #8
   14678:	4298      	cmp	r0, r3
   1467a:	d301      	bcc.n	14680 <__clzsi2+0x18>
   1467c:	0a00      	lsrs	r0, r0, #8
   1467e:	3908      	subs	r1, #8
   14680:	091b      	lsrs	r3, r3, #4
   14682:	4298      	cmp	r0, r3
   14684:	d301      	bcc.n	1468a <__clzsi2+0x22>
   14686:	0900      	lsrs	r0, r0, #4
   14688:	3904      	subs	r1, #4
   1468a:	a202      	add	r2, pc, #8	; (adr r2, 14694 <__clzsi2+0x2c>)
   1468c:	5c10      	ldrb	r0, [r2, r0]
   1468e:	1840      	adds	r0, r0, r1
   14690:	4770      	bx	lr
   14692:	46c0      	nop			; (mov r8, r8)
   14694:	02020304 	.word	0x02020304
   14698:	01010101 	.word	0x01010101
	...

000146a4 <__clzdi2>:
   146a4:	b510      	push	{r4, lr}
   146a6:	2900      	cmp	r1, #0
   146a8:	d103      	bne.n	146b2 <__clzdi2+0xe>
   146aa:	f7ff ffdd 	bl	14668 <__clzsi2>
   146ae:	3020      	adds	r0, #32
   146b0:	e002      	b.n	146b8 <__clzdi2+0x14>
   146b2:	1c08      	adds	r0, r1, #0
   146b4:	f7ff ffd8 	bl	14668 <__clzsi2>
   146b8:	bd10      	pop	{r4, pc}
   146ba:	46c0      	nop			; (mov r8, r8)

000146bc <__aeabi_d2uiz>:
   146bc:	b570      	push	{r4, r5, r6, lr}
   146be:	2200      	movs	r2, #0
   146c0:	4b0c      	ldr	r3, [pc, #48]	; (146f4 <__aeabi_d2uiz+0x38>)
   146c2:	0004      	movs	r4, r0
   146c4:	000d      	movs	r5, r1
   146c6:	f000 f84b 	bl	14760 <__aeabi_dcmpge>
   146ca:	2800      	cmp	r0, #0
   146cc:	d104      	bne.n	146d8 <__aeabi_d2uiz+0x1c>
   146ce:	0020      	movs	r0, r4
   146d0:	0029      	movs	r1, r5
   146d2:	f7ff fe81 	bl	143d8 <__aeabi_d2iz>
   146d6:	bd70      	pop	{r4, r5, r6, pc}
   146d8:	4b06      	ldr	r3, [pc, #24]	; (146f4 <__aeabi_d2uiz+0x38>)
   146da:	2200      	movs	r2, #0
   146dc:	0020      	movs	r0, r4
   146de:	0029      	movs	r1, r5
   146e0:	f7ff fb64 	bl	13dac <__aeabi_dsub>
   146e4:	f7ff fe78 	bl	143d8 <__aeabi_d2iz>
   146e8:	2380      	movs	r3, #128	; 0x80
   146ea:	061b      	lsls	r3, r3, #24
   146ec:	469c      	mov	ip, r3
   146ee:	4460      	add	r0, ip
   146f0:	e7f1      	b.n	146d6 <__aeabi_d2uiz+0x1a>
   146f2:	46c0      	nop			; (mov r8, r8)
   146f4:	41e00000 	.word	0x41e00000

000146f8 <__aeabi_cdrcmple>:
   146f8:	4684      	mov	ip, r0
   146fa:	1c10      	adds	r0, r2, #0
   146fc:	4662      	mov	r2, ip
   146fe:	468c      	mov	ip, r1
   14700:	1c19      	adds	r1, r3, #0
   14702:	4663      	mov	r3, ip
   14704:	e000      	b.n	14708 <__aeabi_cdcmpeq>
   14706:	46c0      	nop			; (mov r8, r8)

00014708 <__aeabi_cdcmpeq>:
   14708:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   1470a:	f000 f8d1 	bl	148b0 <__ledf2>
   1470e:	2800      	cmp	r0, #0
   14710:	d401      	bmi.n	14716 <__aeabi_cdcmpeq+0xe>
   14712:	2100      	movs	r1, #0
   14714:	42c8      	cmn	r0, r1
   14716:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00014718 <__aeabi_dcmpeq>:
   14718:	b510      	push	{r4, lr}
   1471a:	f000 f82b 	bl	14774 <__eqdf2>
   1471e:	4240      	negs	r0, r0
   14720:	3001      	adds	r0, #1
   14722:	bd10      	pop	{r4, pc}

00014724 <__aeabi_dcmplt>:
   14724:	b510      	push	{r4, lr}
   14726:	f000 f8c3 	bl	148b0 <__ledf2>
   1472a:	2800      	cmp	r0, #0
   1472c:	db01      	blt.n	14732 <__aeabi_dcmplt+0xe>
   1472e:	2000      	movs	r0, #0
   14730:	bd10      	pop	{r4, pc}
   14732:	2001      	movs	r0, #1
   14734:	bd10      	pop	{r4, pc}
   14736:	46c0      	nop			; (mov r8, r8)

00014738 <__aeabi_dcmple>:
   14738:	b510      	push	{r4, lr}
   1473a:	f000 f8b9 	bl	148b0 <__ledf2>
   1473e:	2800      	cmp	r0, #0
   14740:	dd01      	ble.n	14746 <__aeabi_dcmple+0xe>
   14742:	2000      	movs	r0, #0
   14744:	bd10      	pop	{r4, pc}
   14746:	2001      	movs	r0, #1
   14748:	bd10      	pop	{r4, pc}
   1474a:	46c0      	nop			; (mov r8, r8)

0001474c <__aeabi_dcmpgt>:
   1474c:	b510      	push	{r4, lr}
   1474e:	f000 f84b 	bl	147e8 <__gedf2>
   14752:	2800      	cmp	r0, #0
   14754:	dc01      	bgt.n	1475a <__aeabi_dcmpgt+0xe>
   14756:	2000      	movs	r0, #0
   14758:	bd10      	pop	{r4, pc}
   1475a:	2001      	movs	r0, #1
   1475c:	bd10      	pop	{r4, pc}
   1475e:	46c0      	nop			; (mov r8, r8)

00014760 <__aeabi_dcmpge>:
   14760:	b510      	push	{r4, lr}
   14762:	f000 f841 	bl	147e8 <__gedf2>
   14766:	2800      	cmp	r0, #0
   14768:	da01      	bge.n	1476e <__aeabi_dcmpge+0xe>
   1476a:	2000      	movs	r0, #0
   1476c:	bd10      	pop	{r4, pc}
   1476e:	2001      	movs	r0, #1
   14770:	bd10      	pop	{r4, pc}
   14772:	46c0      	nop			; (mov r8, r8)

00014774 <__eqdf2>:
   14774:	b5f0      	push	{r4, r5, r6, r7, lr}
   14776:	464f      	mov	r7, r9
   14778:	4646      	mov	r6, r8
   1477a:	46d6      	mov	lr, sl
   1477c:	005c      	lsls	r4, r3, #1
   1477e:	b5c0      	push	{r6, r7, lr}
   14780:	031f      	lsls	r7, r3, #12
   14782:	0fdb      	lsrs	r3, r3, #31
   14784:	469a      	mov	sl, r3
   14786:	4b17      	ldr	r3, [pc, #92]	; (147e4 <__eqdf2+0x70>)
   14788:	030e      	lsls	r6, r1, #12
   1478a:	004d      	lsls	r5, r1, #1
   1478c:	4684      	mov	ip, r0
   1478e:	4680      	mov	r8, r0
   14790:	0b36      	lsrs	r6, r6, #12
   14792:	0d6d      	lsrs	r5, r5, #21
   14794:	0fc9      	lsrs	r1, r1, #31
   14796:	4691      	mov	r9, r2
   14798:	0b3f      	lsrs	r7, r7, #12
   1479a:	0d64      	lsrs	r4, r4, #21
   1479c:	2001      	movs	r0, #1
   1479e:	429d      	cmp	r5, r3
   147a0:	d008      	beq.n	147b4 <__eqdf2+0x40>
   147a2:	429c      	cmp	r4, r3
   147a4:	d001      	beq.n	147aa <__eqdf2+0x36>
   147a6:	42a5      	cmp	r5, r4
   147a8:	d00b      	beq.n	147c2 <__eqdf2+0x4e>
   147aa:	bc1c      	pop	{r2, r3, r4}
   147ac:	4690      	mov	r8, r2
   147ae:	4699      	mov	r9, r3
   147b0:	46a2      	mov	sl, r4
   147b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   147b4:	4663      	mov	r3, ip
   147b6:	4333      	orrs	r3, r6
   147b8:	d1f7      	bne.n	147aa <__eqdf2+0x36>
   147ba:	42ac      	cmp	r4, r5
   147bc:	d1f5      	bne.n	147aa <__eqdf2+0x36>
   147be:	433a      	orrs	r2, r7
   147c0:	d1f3      	bne.n	147aa <__eqdf2+0x36>
   147c2:	2001      	movs	r0, #1
   147c4:	42be      	cmp	r6, r7
   147c6:	d1f0      	bne.n	147aa <__eqdf2+0x36>
   147c8:	45c8      	cmp	r8, r9
   147ca:	d1ee      	bne.n	147aa <__eqdf2+0x36>
   147cc:	4551      	cmp	r1, sl
   147ce:	d007      	beq.n	147e0 <__eqdf2+0x6c>
   147d0:	2d00      	cmp	r5, #0
   147d2:	d1ea      	bne.n	147aa <__eqdf2+0x36>
   147d4:	4663      	mov	r3, ip
   147d6:	431e      	orrs	r6, r3
   147d8:	0030      	movs	r0, r6
   147da:	1e46      	subs	r6, r0, #1
   147dc:	41b0      	sbcs	r0, r6
   147de:	e7e4      	b.n	147aa <__eqdf2+0x36>
   147e0:	2000      	movs	r0, #0
   147e2:	e7e2      	b.n	147aa <__eqdf2+0x36>
   147e4:	000007ff 	.word	0x000007ff

000147e8 <__gedf2>:
   147e8:	b5f0      	push	{r4, r5, r6, r7, lr}
   147ea:	4645      	mov	r5, r8
   147ec:	46de      	mov	lr, fp
   147ee:	4657      	mov	r7, sl
   147f0:	464e      	mov	r6, r9
   147f2:	b5e0      	push	{r5, r6, r7, lr}
   147f4:	031f      	lsls	r7, r3, #12
   147f6:	0b3d      	lsrs	r5, r7, #12
   147f8:	4f2c      	ldr	r7, [pc, #176]	; (148ac <__gedf2+0xc4>)
   147fa:	030e      	lsls	r6, r1, #12
   147fc:	004c      	lsls	r4, r1, #1
   147fe:	46ab      	mov	fp, r5
   14800:	005d      	lsls	r5, r3, #1
   14802:	4684      	mov	ip, r0
   14804:	0b36      	lsrs	r6, r6, #12
   14806:	0d64      	lsrs	r4, r4, #21
   14808:	0fc9      	lsrs	r1, r1, #31
   1480a:	4690      	mov	r8, r2
   1480c:	0d6d      	lsrs	r5, r5, #21
   1480e:	0fdb      	lsrs	r3, r3, #31
   14810:	42bc      	cmp	r4, r7
   14812:	d02a      	beq.n	1486a <__gedf2+0x82>
   14814:	4f25      	ldr	r7, [pc, #148]	; (148ac <__gedf2+0xc4>)
   14816:	42bd      	cmp	r5, r7
   14818:	d02d      	beq.n	14876 <__gedf2+0x8e>
   1481a:	2c00      	cmp	r4, #0
   1481c:	d10f      	bne.n	1483e <__gedf2+0x56>
   1481e:	4330      	orrs	r0, r6
   14820:	0007      	movs	r7, r0
   14822:	4681      	mov	r9, r0
   14824:	4278      	negs	r0, r7
   14826:	4178      	adcs	r0, r7
   14828:	b2c0      	uxtb	r0, r0
   1482a:	2d00      	cmp	r5, #0
   1482c:	d117      	bne.n	1485e <__gedf2+0x76>
   1482e:	465f      	mov	r7, fp
   14830:	433a      	orrs	r2, r7
   14832:	d114      	bne.n	1485e <__gedf2+0x76>
   14834:	464b      	mov	r3, r9
   14836:	2000      	movs	r0, #0
   14838:	2b00      	cmp	r3, #0
   1483a:	d00a      	beq.n	14852 <__gedf2+0x6a>
   1483c:	e006      	b.n	1484c <__gedf2+0x64>
   1483e:	2d00      	cmp	r5, #0
   14840:	d102      	bne.n	14848 <__gedf2+0x60>
   14842:	4658      	mov	r0, fp
   14844:	4302      	orrs	r2, r0
   14846:	d001      	beq.n	1484c <__gedf2+0x64>
   14848:	4299      	cmp	r1, r3
   1484a:	d018      	beq.n	1487e <__gedf2+0x96>
   1484c:	4248      	negs	r0, r1
   1484e:	2101      	movs	r1, #1
   14850:	4308      	orrs	r0, r1
   14852:	bc3c      	pop	{r2, r3, r4, r5}
   14854:	4690      	mov	r8, r2
   14856:	4699      	mov	r9, r3
   14858:	46a2      	mov	sl, r4
   1485a:	46ab      	mov	fp, r5
   1485c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1485e:	2800      	cmp	r0, #0
   14860:	d0f2      	beq.n	14848 <__gedf2+0x60>
   14862:	2001      	movs	r0, #1
   14864:	3b01      	subs	r3, #1
   14866:	4318      	orrs	r0, r3
   14868:	e7f3      	b.n	14852 <__gedf2+0x6a>
   1486a:	0037      	movs	r7, r6
   1486c:	4307      	orrs	r7, r0
   1486e:	d0d1      	beq.n	14814 <__gedf2+0x2c>
   14870:	2002      	movs	r0, #2
   14872:	4240      	negs	r0, r0
   14874:	e7ed      	b.n	14852 <__gedf2+0x6a>
   14876:	465f      	mov	r7, fp
   14878:	4317      	orrs	r7, r2
   1487a:	d0ce      	beq.n	1481a <__gedf2+0x32>
   1487c:	e7f8      	b.n	14870 <__gedf2+0x88>
   1487e:	42ac      	cmp	r4, r5
   14880:	dce4      	bgt.n	1484c <__gedf2+0x64>
   14882:	da03      	bge.n	1488c <__gedf2+0xa4>
   14884:	1e48      	subs	r0, r1, #1
   14886:	2101      	movs	r1, #1
   14888:	4308      	orrs	r0, r1
   1488a:	e7e2      	b.n	14852 <__gedf2+0x6a>
   1488c:	455e      	cmp	r6, fp
   1488e:	d8dd      	bhi.n	1484c <__gedf2+0x64>
   14890:	d006      	beq.n	148a0 <__gedf2+0xb8>
   14892:	2000      	movs	r0, #0
   14894:	455e      	cmp	r6, fp
   14896:	d2dc      	bcs.n	14852 <__gedf2+0x6a>
   14898:	2301      	movs	r3, #1
   1489a:	1e48      	subs	r0, r1, #1
   1489c:	4318      	orrs	r0, r3
   1489e:	e7d8      	b.n	14852 <__gedf2+0x6a>
   148a0:	45c4      	cmp	ip, r8
   148a2:	d8d3      	bhi.n	1484c <__gedf2+0x64>
   148a4:	2000      	movs	r0, #0
   148a6:	45c4      	cmp	ip, r8
   148a8:	d3f6      	bcc.n	14898 <__gedf2+0xb0>
   148aa:	e7d2      	b.n	14852 <__gedf2+0x6a>
   148ac:	000007ff 	.word	0x000007ff

000148b0 <__ledf2>:
   148b0:	b5f0      	push	{r4, r5, r6, r7, lr}
   148b2:	464e      	mov	r6, r9
   148b4:	4645      	mov	r5, r8
   148b6:	46de      	mov	lr, fp
   148b8:	4657      	mov	r7, sl
   148ba:	005c      	lsls	r4, r3, #1
   148bc:	b5e0      	push	{r5, r6, r7, lr}
   148be:	031f      	lsls	r7, r3, #12
   148c0:	0fdb      	lsrs	r3, r3, #31
   148c2:	4699      	mov	r9, r3
   148c4:	4b2a      	ldr	r3, [pc, #168]	; (14970 <__ledf2+0xc0>)
   148c6:	030e      	lsls	r6, r1, #12
   148c8:	004d      	lsls	r5, r1, #1
   148ca:	0fc9      	lsrs	r1, r1, #31
   148cc:	4684      	mov	ip, r0
   148ce:	0b36      	lsrs	r6, r6, #12
   148d0:	0d6d      	lsrs	r5, r5, #21
   148d2:	468b      	mov	fp, r1
   148d4:	4690      	mov	r8, r2
   148d6:	0b3f      	lsrs	r7, r7, #12
   148d8:	0d64      	lsrs	r4, r4, #21
   148da:	429d      	cmp	r5, r3
   148dc:	d020      	beq.n	14920 <__ledf2+0x70>
   148de:	4b24      	ldr	r3, [pc, #144]	; (14970 <__ledf2+0xc0>)
   148e0:	429c      	cmp	r4, r3
   148e2:	d022      	beq.n	1492a <__ledf2+0x7a>
   148e4:	2d00      	cmp	r5, #0
   148e6:	d112      	bne.n	1490e <__ledf2+0x5e>
   148e8:	4330      	orrs	r0, r6
   148ea:	4243      	negs	r3, r0
   148ec:	4143      	adcs	r3, r0
   148ee:	b2db      	uxtb	r3, r3
   148f0:	2c00      	cmp	r4, #0
   148f2:	d01f      	beq.n	14934 <__ledf2+0x84>
   148f4:	2b00      	cmp	r3, #0
   148f6:	d00c      	beq.n	14912 <__ledf2+0x62>
   148f8:	464b      	mov	r3, r9
   148fa:	2001      	movs	r0, #1
   148fc:	3b01      	subs	r3, #1
   148fe:	4303      	orrs	r3, r0
   14900:	0018      	movs	r0, r3
   14902:	bc3c      	pop	{r2, r3, r4, r5}
   14904:	4690      	mov	r8, r2
   14906:	4699      	mov	r9, r3
   14908:	46a2      	mov	sl, r4
   1490a:	46ab      	mov	fp, r5
   1490c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1490e:	2c00      	cmp	r4, #0
   14910:	d016      	beq.n	14940 <__ledf2+0x90>
   14912:	45cb      	cmp	fp, r9
   14914:	d017      	beq.n	14946 <__ledf2+0x96>
   14916:	465b      	mov	r3, fp
   14918:	4259      	negs	r1, r3
   1491a:	2301      	movs	r3, #1
   1491c:	430b      	orrs	r3, r1
   1491e:	e7ef      	b.n	14900 <__ledf2+0x50>
   14920:	0031      	movs	r1, r6
   14922:	2302      	movs	r3, #2
   14924:	4301      	orrs	r1, r0
   14926:	d1eb      	bne.n	14900 <__ledf2+0x50>
   14928:	e7d9      	b.n	148de <__ledf2+0x2e>
   1492a:	0039      	movs	r1, r7
   1492c:	2302      	movs	r3, #2
   1492e:	4311      	orrs	r1, r2
   14930:	d1e6      	bne.n	14900 <__ledf2+0x50>
   14932:	e7d7      	b.n	148e4 <__ledf2+0x34>
   14934:	433a      	orrs	r2, r7
   14936:	d1dd      	bne.n	148f4 <__ledf2+0x44>
   14938:	2300      	movs	r3, #0
   1493a:	2800      	cmp	r0, #0
   1493c:	d0e0      	beq.n	14900 <__ledf2+0x50>
   1493e:	e7ea      	b.n	14916 <__ledf2+0x66>
   14940:	433a      	orrs	r2, r7
   14942:	d1e6      	bne.n	14912 <__ledf2+0x62>
   14944:	e7e7      	b.n	14916 <__ledf2+0x66>
   14946:	42a5      	cmp	r5, r4
   14948:	dce5      	bgt.n	14916 <__ledf2+0x66>
   1494a:	db05      	blt.n	14958 <__ledf2+0xa8>
   1494c:	42be      	cmp	r6, r7
   1494e:	d8e2      	bhi.n	14916 <__ledf2+0x66>
   14950:	d007      	beq.n	14962 <__ledf2+0xb2>
   14952:	2300      	movs	r3, #0
   14954:	42be      	cmp	r6, r7
   14956:	d2d3      	bcs.n	14900 <__ledf2+0x50>
   14958:	4659      	mov	r1, fp
   1495a:	2301      	movs	r3, #1
   1495c:	3901      	subs	r1, #1
   1495e:	430b      	orrs	r3, r1
   14960:	e7ce      	b.n	14900 <__ledf2+0x50>
   14962:	45c4      	cmp	ip, r8
   14964:	d8d7      	bhi.n	14916 <__ledf2+0x66>
   14966:	2300      	movs	r3, #0
   14968:	45c4      	cmp	ip, r8
   1496a:	d3f5      	bcc.n	14958 <__ledf2+0xa8>
   1496c:	e7c8      	b.n	14900 <__ledf2+0x50>
   1496e:	46c0      	nop			; (mov r8, r8)
   14970:	000007ff 	.word	0x000007ff

00014974 <atoi>:
   14974:	b510      	push	{r4, lr}
   14976:	220a      	movs	r2, #10
   14978:	2100      	movs	r1, #0
   1497a:	f000 fb27 	bl	14fcc <strtol>
   1497e:	bd10      	pop	{r4, pc}

00014980 <__libc_init_array>:
   14980:	b570      	push	{r4, r5, r6, lr}
   14982:	4e0d      	ldr	r6, [pc, #52]	; (149b8 <__libc_init_array+0x38>)
   14984:	4d0d      	ldr	r5, [pc, #52]	; (149bc <__libc_init_array+0x3c>)
   14986:	2400      	movs	r4, #0
   14988:	1bad      	subs	r5, r5, r6
   1498a:	10ad      	asrs	r5, r5, #2
   1498c:	d005      	beq.n	1499a <__libc_init_array+0x1a>
   1498e:	00a3      	lsls	r3, r4, #2
   14990:	58f3      	ldr	r3, [r6, r3]
   14992:	3401      	adds	r4, #1
   14994:	4798      	blx	r3
   14996:	42a5      	cmp	r5, r4
   14998:	d1f9      	bne.n	1498e <__libc_init_array+0xe>
   1499a:	f008 fc95 	bl	1d2c8 <_init>
   1499e:	4e08      	ldr	r6, [pc, #32]	; (149c0 <__libc_init_array+0x40>)
   149a0:	4d08      	ldr	r5, [pc, #32]	; (149c4 <__libc_init_array+0x44>)
   149a2:	2400      	movs	r4, #0
   149a4:	1bad      	subs	r5, r5, r6
   149a6:	10ad      	asrs	r5, r5, #2
   149a8:	d005      	beq.n	149b6 <__libc_init_array+0x36>
   149aa:	00a3      	lsls	r3, r4, #2
   149ac:	58f3      	ldr	r3, [r6, r3]
   149ae:	3401      	adds	r4, #1
   149b0:	4798      	blx	r3
   149b2:	42a5      	cmp	r5, r4
   149b4:	d1f9      	bne.n	149aa <__libc_init_array+0x2a>
   149b6:	bd70      	pop	{r4, r5, r6, pc}
   149b8:	0001d2d4 	.word	0x0001d2d4
   149bc:	0001d2d4 	.word	0x0001d2d4
   149c0:	0001d2d4 	.word	0x0001d2d4
   149c4:	0001d2dc 	.word	0x0001d2dc

000149c8 <memcpy>:
   149c8:	b5f0      	push	{r4, r5, r6, r7, lr}
   149ca:	0005      	movs	r5, r0
   149cc:	2a0f      	cmp	r2, #15
   149ce:	d92f      	bls.n	14a30 <memcpy+0x68>
   149d0:	000b      	movs	r3, r1
   149d2:	4303      	orrs	r3, r0
   149d4:	079b      	lsls	r3, r3, #30
   149d6:	d134      	bne.n	14a42 <memcpy+0x7a>
   149d8:	0016      	movs	r6, r2
   149da:	000c      	movs	r4, r1
   149dc:	0003      	movs	r3, r0
   149de:	3e10      	subs	r6, #16
   149e0:	0935      	lsrs	r5, r6, #4
   149e2:	3501      	adds	r5, #1
   149e4:	012d      	lsls	r5, r5, #4
   149e6:	1945      	adds	r5, r0, r5
   149e8:	6827      	ldr	r7, [r4, #0]
   149ea:	601f      	str	r7, [r3, #0]
   149ec:	6867      	ldr	r7, [r4, #4]
   149ee:	605f      	str	r7, [r3, #4]
   149f0:	68a7      	ldr	r7, [r4, #8]
   149f2:	609f      	str	r7, [r3, #8]
   149f4:	68e7      	ldr	r7, [r4, #12]
   149f6:	3410      	adds	r4, #16
   149f8:	60df      	str	r7, [r3, #12]
   149fa:	3310      	adds	r3, #16
   149fc:	429d      	cmp	r5, r3
   149fe:	d1f3      	bne.n	149e8 <memcpy+0x20>
   14a00:	230f      	movs	r3, #15
   14a02:	439e      	bics	r6, r3
   14a04:	3610      	adds	r6, #16
   14a06:	1985      	adds	r5, r0, r6
   14a08:	1989      	adds	r1, r1, r6
   14a0a:	4013      	ands	r3, r2
   14a0c:	2b03      	cmp	r3, #3
   14a0e:	d91a      	bls.n	14a46 <memcpy+0x7e>
   14a10:	1f1e      	subs	r6, r3, #4
   14a12:	2300      	movs	r3, #0
   14a14:	08b4      	lsrs	r4, r6, #2
   14a16:	3401      	adds	r4, #1
   14a18:	00a4      	lsls	r4, r4, #2
   14a1a:	58cf      	ldr	r7, [r1, r3]
   14a1c:	50ef      	str	r7, [r5, r3]
   14a1e:	3304      	adds	r3, #4
   14a20:	42a3      	cmp	r3, r4
   14a22:	d1fa      	bne.n	14a1a <memcpy+0x52>
   14a24:	2403      	movs	r4, #3
   14a26:	43a6      	bics	r6, r4
   14a28:	1d33      	adds	r3, r6, #4
   14a2a:	4022      	ands	r2, r4
   14a2c:	18c9      	adds	r1, r1, r3
   14a2e:	18ed      	adds	r5, r5, r3
   14a30:	2a00      	cmp	r2, #0
   14a32:	d005      	beq.n	14a40 <memcpy+0x78>
   14a34:	2300      	movs	r3, #0
   14a36:	5ccc      	ldrb	r4, [r1, r3]
   14a38:	54ec      	strb	r4, [r5, r3]
   14a3a:	3301      	adds	r3, #1
   14a3c:	4293      	cmp	r3, r2
   14a3e:	d1fa      	bne.n	14a36 <memcpy+0x6e>
   14a40:	bdf0      	pop	{r4, r5, r6, r7, pc}
   14a42:	0005      	movs	r5, r0
   14a44:	e7f6      	b.n	14a34 <memcpy+0x6c>
   14a46:	001a      	movs	r2, r3
   14a48:	e7f2      	b.n	14a30 <memcpy+0x68>
   14a4a:	46c0      	nop			; (mov r8, r8)

00014a4c <memset>:
   14a4c:	b5f0      	push	{r4, r5, r6, r7, lr}
   14a4e:	0783      	lsls	r3, r0, #30
   14a50:	d043      	beq.n	14ada <memset+0x8e>
   14a52:	1e54      	subs	r4, r2, #1
   14a54:	2a00      	cmp	r2, #0
   14a56:	d03f      	beq.n	14ad8 <memset+0x8c>
   14a58:	b2ce      	uxtb	r6, r1
   14a5a:	0002      	movs	r2, r0
   14a5c:	2503      	movs	r5, #3
   14a5e:	e002      	b.n	14a66 <memset+0x1a>
   14a60:	001a      	movs	r2, r3
   14a62:	3c01      	subs	r4, #1
   14a64:	d338      	bcc.n	14ad8 <memset+0x8c>
   14a66:	1c53      	adds	r3, r2, #1
   14a68:	7016      	strb	r6, [r2, #0]
   14a6a:	422b      	tst	r3, r5
   14a6c:	d1f8      	bne.n	14a60 <memset+0x14>
   14a6e:	2c03      	cmp	r4, #3
   14a70:	d92a      	bls.n	14ac8 <memset+0x7c>
   14a72:	22ff      	movs	r2, #255	; 0xff
   14a74:	400a      	ands	r2, r1
   14a76:	0215      	lsls	r5, r2, #8
   14a78:	4315      	orrs	r5, r2
   14a7a:	042a      	lsls	r2, r5, #16
   14a7c:	4315      	orrs	r5, r2
   14a7e:	2c0f      	cmp	r4, #15
   14a80:	d914      	bls.n	14aac <memset+0x60>
   14a82:	0027      	movs	r7, r4
   14a84:	001a      	movs	r2, r3
   14a86:	3f10      	subs	r7, #16
   14a88:	093e      	lsrs	r6, r7, #4
   14a8a:	3601      	adds	r6, #1
   14a8c:	0136      	lsls	r6, r6, #4
   14a8e:	199e      	adds	r6, r3, r6
   14a90:	6015      	str	r5, [r2, #0]
   14a92:	6055      	str	r5, [r2, #4]
   14a94:	6095      	str	r5, [r2, #8]
   14a96:	60d5      	str	r5, [r2, #12]
   14a98:	3210      	adds	r2, #16
   14a9a:	4296      	cmp	r6, r2
   14a9c:	d1f8      	bne.n	14a90 <memset+0x44>
   14a9e:	220f      	movs	r2, #15
   14aa0:	4397      	bics	r7, r2
   14aa2:	3710      	adds	r7, #16
   14aa4:	19db      	adds	r3, r3, r7
   14aa6:	4014      	ands	r4, r2
   14aa8:	2c03      	cmp	r4, #3
   14aaa:	d90d      	bls.n	14ac8 <memset+0x7c>
   14aac:	001a      	movs	r2, r3
   14aae:	1f27      	subs	r7, r4, #4
   14ab0:	08be      	lsrs	r6, r7, #2
   14ab2:	3601      	adds	r6, #1
   14ab4:	00b6      	lsls	r6, r6, #2
   14ab6:	199e      	adds	r6, r3, r6
   14ab8:	c220      	stmia	r2!, {r5}
   14aba:	42b2      	cmp	r2, r6
   14abc:	d1fc      	bne.n	14ab8 <memset+0x6c>
   14abe:	2203      	movs	r2, #3
   14ac0:	4397      	bics	r7, r2
   14ac2:	3704      	adds	r7, #4
   14ac4:	19db      	adds	r3, r3, r7
   14ac6:	4014      	ands	r4, r2
   14ac8:	2c00      	cmp	r4, #0
   14aca:	d005      	beq.n	14ad8 <memset+0x8c>
   14acc:	b2c9      	uxtb	r1, r1
   14ace:	191c      	adds	r4, r3, r4
   14ad0:	7019      	strb	r1, [r3, #0]
   14ad2:	3301      	adds	r3, #1
   14ad4:	429c      	cmp	r4, r3
   14ad6:	d1fb      	bne.n	14ad0 <memset+0x84>
   14ad8:	bdf0      	pop	{r4, r5, r6, r7, pc}
   14ada:	0014      	movs	r4, r2
   14adc:	0003      	movs	r3, r0
   14ade:	e7c6      	b.n	14a6e <memset+0x22>

00014ae0 <printf>:
   14ae0:	b40f      	push	{r0, r1, r2, r3}
   14ae2:	b500      	push	{lr}
   14ae4:	4906      	ldr	r1, [pc, #24]	; (14b00 <printf+0x20>)
   14ae6:	b083      	sub	sp, #12
   14ae8:	ab04      	add	r3, sp, #16
   14aea:	6808      	ldr	r0, [r1, #0]
   14aec:	cb04      	ldmia	r3!, {r2}
   14aee:	6881      	ldr	r1, [r0, #8]
   14af0:	9301      	str	r3, [sp, #4]
   14af2:	f001 fd85 	bl	16600 <_vfprintf_r>
   14af6:	b003      	add	sp, #12
   14af8:	bc08      	pop	{r3}
   14afa:	b004      	add	sp, #16
   14afc:	4718      	bx	r3
   14afe:	46c0      	nop			; (mov r8, r8)
   14b00:	200000d0 	.word	0x200000d0

00014b04 <_puts_r>:
   14b04:	b530      	push	{r4, r5, lr}
   14b06:	0004      	movs	r4, r0
   14b08:	b089      	sub	sp, #36	; 0x24
   14b0a:	0008      	movs	r0, r1
   14b0c:	000d      	movs	r5, r1
   14b0e:	f000 f993 	bl	14e38 <strlen>
   14b12:	ab04      	add	r3, sp, #16
   14b14:	4a21      	ldr	r2, [pc, #132]	; (14b9c <_puts_r+0x98>)
   14b16:	9301      	str	r3, [sp, #4]
   14b18:	2302      	movs	r3, #2
   14b1a:	9206      	str	r2, [sp, #24]
   14b1c:	2201      	movs	r2, #1
   14b1e:	9302      	str	r3, [sp, #8]
   14b20:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   14b22:	9005      	str	r0, [sp, #20]
   14b24:	3001      	adds	r0, #1
   14b26:	9504      	str	r5, [sp, #16]
   14b28:	9207      	str	r2, [sp, #28]
   14b2a:	9003      	str	r0, [sp, #12]
   14b2c:	68a5      	ldr	r5, [r4, #8]
   14b2e:	2b00      	cmp	r3, #0
   14b30:	d02f      	beq.n	14b92 <_puts_r+0x8e>
   14b32:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   14b34:	07db      	lsls	r3, r3, #31
   14b36:	d424      	bmi.n	14b82 <_puts_r+0x7e>
   14b38:	230c      	movs	r3, #12
   14b3a:	5eea      	ldrsh	r2, [r5, r3]
   14b3c:	b291      	uxth	r1, r2
   14b3e:	058b      	lsls	r3, r1, #22
   14b40:	d51c      	bpl.n	14b7c <_puts_r+0x78>
   14b42:	2380      	movs	r3, #128	; 0x80
   14b44:	019b      	lsls	r3, r3, #6
   14b46:	4219      	tst	r1, r3
   14b48:	d105      	bne.n	14b56 <_puts_r+0x52>
   14b4a:	4313      	orrs	r3, r2
   14b4c:	81ab      	strh	r3, [r5, #12]
   14b4e:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   14b50:	4b13      	ldr	r3, [pc, #76]	; (14ba0 <_puts_r+0x9c>)
   14b52:	4013      	ands	r3, r2
   14b54:	666b      	str	r3, [r5, #100]	; 0x64
   14b56:	0020      	movs	r0, r4
   14b58:	aa01      	add	r2, sp, #4
   14b5a:	0029      	movs	r1, r5
   14b5c:	f004 fc76 	bl	1944c <__sfvwrite_r>
   14b60:	1e44      	subs	r4, r0, #1
   14b62:	41a0      	sbcs	r0, r4
   14b64:	4244      	negs	r4, r0
   14b66:	200a      	movs	r0, #10
   14b68:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   14b6a:	4304      	orrs	r4, r0
   14b6c:	07db      	lsls	r3, r3, #31
   14b6e:	d402      	bmi.n	14b76 <_puts_r+0x72>
   14b70:	89ab      	ldrh	r3, [r5, #12]
   14b72:	059b      	lsls	r3, r3, #22
   14b74:	d509      	bpl.n	14b8a <_puts_r+0x86>
   14b76:	0020      	movs	r0, r4
   14b78:	b009      	add	sp, #36	; 0x24
   14b7a:	bd30      	pop	{r4, r5, pc}
   14b7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
   14b7e:	f004 fe33 	bl	197e8 <__retarget_lock_acquire_recursive>
   14b82:	230c      	movs	r3, #12
   14b84:	5eea      	ldrsh	r2, [r5, r3]
   14b86:	b291      	uxth	r1, r2
   14b88:	e7db      	b.n	14b42 <_puts_r+0x3e>
   14b8a:	6da8      	ldr	r0, [r5, #88]	; 0x58
   14b8c:	f004 fe2e 	bl	197ec <__retarget_lock_release_recursive>
   14b90:	e7f1      	b.n	14b76 <_puts_r+0x72>
   14b92:	0020      	movs	r0, r4
   14b94:	f004 fad2 	bl	1913c <__sinit>
   14b98:	e7cb      	b.n	14b32 <_puts_r+0x2e>
   14b9a:	46c0      	nop			; (mov r8, r8)
   14b9c:	0001cd5c 	.word	0x0001cd5c
   14ba0:	ffffdfff 	.word	0xffffdfff

00014ba4 <puts>:
   14ba4:	b510      	push	{r4, lr}
   14ba6:	4b03      	ldr	r3, [pc, #12]	; (14bb4 <puts+0x10>)
   14ba8:	0001      	movs	r1, r0
   14baa:	6818      	ldr	r0, [r3, #0]
   14bac:	f7ff ffaa 	bl	14b04 <_puts_r>
   14bb0:	bd10      	pop	{r4, pc}
   14bb2:	46c0      	nop			; (mov r8, r8)
   14bb4:	200000d0 	.word	0x200000d0

00014bb8 <srand>:
   14bb8:	2200      	movs	r2, #0
   14bba:	4b03      	ldr	r3, [pc, #12]	; (14bc8 <srand+0x10>)
   14bbc:	681b      	ldr	r3, [r3, #0]
   14bbe:	33a8      	adds	r3, #168	; 0xa8
   14bc0:	6018      	str	r0, [r3, #0]
   14bc2:	605a      	str	r2, [r3, #4]
   14bc4:	4770      	bx	lr
   14bc6:	46c0      	nop			; (mov r8, r8)
   14bc8:	200000d0 	.word	0x200000d0

00014bcc <rand>:
   14bcc:	b510      	push	{r4, lr}
   14bce:	4b09      	ldr	r3, [pc, #36]	; (14bf4 <rand+0x28>)
   14bd0:	4a09      	ldr	r2, [pc, #36]	; (14bf8 <rand+0x2c>)
   14bd2:	681c      	ldr	r4, [r3, #0]
   14bd4:	4b09      	ldr	r3, [pc, #36]	; (14bfc <rand+0x30>)
   14bd6:	34a8      	adds	r4, #168	; 0xa8
   14bd8:	6820      	ldr	r0, [r4, #0]
   14bda:	6861      	ldr	r1, [r4, #4]
   14bdc:	f7fd f80c 	bl	11bf8 <__aeabi_lmul>
   14be0:	2201      	movs	r2, #1
   14be2:	2300      	movs	r3, #0
   14be4:	1880      	adds	r0, r0, r2
   14be6:	4159      	adcs	r1, r3
   14be8:	6020      	str	r0, [r4, #0]
   14bea:	6061      	str	r1, [r4, #4]
   14bec:	0048      	lsls	r0, r1, #1
   14bee:	0840      	lsrs	r0, r0, #1
   14bf0:	bd10      	pop	{r4, pc}
   14bf2:	46c0      	nop			; (mov r8, r8)
   14bf4:	200000d0 	.word	0x200000d0
   14bf8:	4c957f2d 	.word	0x4c957f2d
   14bfc:	5851f42d 	.word	0x5851f42d

00014c00 <setbuf>:
   14c00:	424a      	negs	r2, r1
   14c02:	414a      	adcs	r2, r1
   14c04:	2380      	movs	r3, #128	; 0x80
   14c06:	b510      	push	{r4, lr}
   14c08:	0052      	lsls	r2, r2, #1
   14c0a:	00db      	lsls	r3, r3, #3
   14c0c:	f000 f802 	bl	14c14 <setvbuf>
   14c10:	bd10      	pop	{r4, pc}
   14c12:	46c0      	nop			; (mov r8, r8)

00014c14 <setvbuf>:
   14c14:	b5f0      	push	{r4, r5, r6, r7, lr}
   14c16:	4647      	mov	r7, r8
   14c18:	46ce      	mov	lr, r9
   14c1a:	b580      	push	{r7, lr}
   14c1c:	001f      	movs	r7, r3
   14c1e:	4b63      	ldr	r3, [pc, #396]	; (14dac <setvbuf+0x198>)
   14c20:	b083      	sub	sp, #12
   14c22:	681d      	ldr	r5, [r3, #0]
   14c24:	0004      	movs	r4, r0
   14c26:	4688      	mov	r8, r1
   14c28:	0016      	movs	r6, r2
   14c2a:	2d00      	cmp	r5, #0
   14c2c:	d002      	beq.n	14c34 <setvbuf+0x20>
   14c2e:	6bab      	ldr	r3, [r5, #56]	; 0x38
   14c30:	2b00      	cmp	r3, #0
   14c32:	d066      	beq.n	14d02 <setvbuf+0xee>
   14c34:	2e02      	cmp	r6, #2
   14c36:	d005      	beq.n	14c44 <setvbuf+0x30>
   14c38:	2e01      	cmp	r6, #1
   14c3a:	d900      	bls.n	14c3e <setvbuf+0x2a>
   14c3c:	e0a1      	b.n	14d82 <setvbuf+0x16e>
   14c3e:	2f00      	cmp	r7, #0
   14c40:	da00      	bge.n	14c44 <setvbuf+0x30>
   14c42:	e09e      	b.n	14d82 <setvbuf+0x16e>
   14c44:	6e63      	ldr	r3, [r4, #100]	; 0x64
   14c46:	07db      	lsls	r3, r3, #31
   14c48:	d533      	bpl.n	14cb2 <setvbuf+0x9e>
   14c4a:	0021      	movs	r1, r4
   14c4c:	0028      	movs	r0, r5
   14c4e:	f004 fa1b 	bl	19088 <_fflush_r>
   14c52:	6b21      	ldr	r1, [r4, #48]	; 0x30
   14c54:	2900      	cmp	r1, #0
   14c56:	d008      	beq.n	14c6a <setvbuf+0x56>
   14c58:	0023      	movs	r3, r4
   14c5a:	3340      	adds	r3, #64	; 0x40
   14c5c:	4299      	cmp	r1, r3
   14c5e:	d002      	beq.n	14c66 <setvbuf+0x52>
   14c60:	0028      	movs	r0, r5
   14c62:	f004 fb15 	bl	19290 <_free_r>
   14c66:	2300      	movs	r3, #0
   14c68:	6323      	str	r3, [r4, #48]	; 0x30
   14c6a:	2300      	movs	r3, #0
   14c6c:	61a3      	str	r3, [r4, #24]
   14c6e:	6063      	str	r3, [r4, #4]
   14c70:	220c      	movs	r2, #12
   14c72:	5ea3      	ldrsh	r3, [r4, r2]
   14c74:	061a      	lsls	r2, r3, #24
   14c76:	d43d      	bmi.n	14cf4 <setvbuf+0xe0>
   14c78:	4a4d      	ldr	r2, [pc, #308]	; (14db0 <setvbuf+0x19c>)
   14c7a:	4013      	ands	r3, r2
   14c7c:	81a3      	strh	r3, [r4, #12]
   14c7e:	2e02      	cmp	r6, #2
   14c80:	d01e      	beq.n	14cc0 <setvbuf+0xac>
   14c82:	ab01      	add	r3, sp, #4
   14c84:	466a      	mov	r2, sp
   14c86:	0021      	movs	r1, r4
   14c88:	0028      	movs	r0, r5
   14c8a:	f004 fdb1 	bl	197f0 <__swhatbuf_r>
   14c8e:	89a3      	ldrh	r3, [r4, #12]
   14c90:	4318      	orrs	r0, r3
   14c92:	81a0      	strh	r0, [r4, #12]
   14c94:	2f00      	cmp	r7, #0
   14c96:	d138      	bne.n	14d0a <setvbuf+0xf6>
   14c98:	9f00      	ldr	r7, [sp, #0]
   14c9a:	0038      	movs	r0, r7
   14c9c:	f004 fe20 	bl	198e0 <malloc>
   14ca0:	4680      	mov	r8, r0
   14ca2:	2800      	cmp	r0, #0
   14ca4:	d100      	bne.n	14ca8 <setvbuf+0x94>
   14ca6:	e06f      	b.n	14d88 <setvbuf+0x174>
   14ca8:	2280      	movs	r2, #128	; 0x80
   14caa:	89a3      	ldrh	r3, [r4, #12]
   14cac:	4313      	orrs	r3, r2
   14cae:	81a3      	strh	r3, [r4, #12]
   14cb0:	e02e      	b.n	14d10 <setvbuf+0xfc>
   14cb2:	89a3      	ldrh	r3, [r4, #12]
   14cb4:	059b      	lsls	r3, r3, #22
   14cb6:	d4c8      	bmi.n	14c4a <setvbuf+0x36>
   14cb8:	6da0      	ldr	r0, [r4, #88]	; 0x58
   14cba:	f004 fd95 	bl	197e8 <__retarget_lock_acquire_recursive>
   14cbe:	e7c4      	b.n	14c4a <setvbuf+0x36>
   14cc0:	2500      	movs	r5, #0
   14cc2:	2202      	movs	r2, #2
   14cc4:	4313      	orrs	r3, r2
   14cc6:	2200      	movs	r2, #0
   14cc8:	60a2      	str	r2, [r4, #8]
   14cca:	0022      	movs	r2, r4
   14ccc:	3243      	adds	r2, #67	; 0x43
   14cce:	6022      	str	r2, [r4, #0]
   14cd0:	6122      	str	r2, [r4, #16]
   14cd2:	2201      	movs	r2, #1
   14cd4:	6e61      	ldr	r1, [r4, #100]	; 0x64
   14cd6:	81a3      	strh	r3, [r4, #12]
   14cd8:	6162      	str	r2, [r4, #20]
   14cda:	4211      	tst	r1, r2
   14cdc:	d104      	bne.n	14ce8 <setvbuf+0xd4>
   14cde:	059b      	lsls	r3, r3, #22
   14ce0:	d402      	bmi.n	14ce8 <setvbuf+0xd4>
   14ce2:	6da0      	ldr	r0, [r4, #88]	; 0x58
   14ce4:	f004 fd82 	bl	197ec <__retarget_lock_release_recursive>
   14ce8:	0028      	movs	r0, r5
   14cea:	b003      	add	sp, #12
   14cec:	bc0c      	pop	{r2, r3}
   14cee:	4690      	mov	r8, r2
   14cf0:	4699      	mov	r9, r3
   14cf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   14cf4:	6921      	ldr	r1, [r4, #16]
   14cf6:	0028      	movs	r0, r5
   14cf8:	f004 faca 	bl	19290 <_free_r>
   14cfc:	220c      	movs	r2, #12
   14cfe:	5ea3      	ldrsh	r3, [r4, r2]
   14d00:	e7ba      	b.n	14c78 <setvbuf+0x64>
   14d02:	0028      	movs	r0, r5
   14d04:	f004 fa1a 	bl	1913c <__sinit>
   14d08:	e794      	b.n	14c34 <setvbuf+0x20>
   14d0a:	4643      	mov	r3, r8
   14d0c:	2b00      	cmp	r3, #0
   14d0e:	d0c4      	beq.n	14c9a <setvbuf+0x86>
   14d10:	6bab      	ldr	r3, [r5, #56]	; 0x38
   14d12:	2b00      	cmp	r3, #0
   14d14:	d027      	beq.n	14d66 <setvbuf+0x152>
   14d16:	9b00      	ldr	r3, [sp, #0]
   14d18:	429f      	cmp	r7, r3
   14d1a:	d02a      	beq.n	14d72 <setvbuf+0x15e>
   14d1c:	2380      	movs	r3, #128	; 0x80
   14d1e:	89a2      	ldrh	r2, [r4, #12]
   14d20:	011b      	lsls	r3, r3, #4
   14d22:	4313      	orrs	r3, r2
   14d24:	b21b      	sxth	r3, r3
   14d26:	81a3      	strh	r3, [r4, #12]
   14d28:	2e01      	cmp	r6, #1
   14d2a:	d026      	beq.n	14d7a <setvbuf+0x166>
   14d2c:	4642      	mov	r2, r8
   14d2e:	6022      	str	r2, [r4, #0]
   14d30:	6122      	str	r2, [r4, #16]
   14d32:	2208      	movs	r2, #8
   14d34:	b29b      	uxth	r3, r3
   14d36:	6167      	str	r7, [r4, #20]
   14d38:	401a      	ands	r2, r3
   14d3a:	d00b      	beq.n	14d54 <setvbuf+0x140>
   14d3c:	07da      	lsls	r2, r3, #31
   14d3e:	d510      	bpl.n	14d62 <setvbuf+0x14e>
   14d40:	2200      	movs	r2, #0
   14d42:	2501      	movs	r5, #1
   14d44:	60a2      	str	r2, [r4, #8]
   14d46:	6e62      	ldr	r2, [r4, #100]	; 0x64
   14d48:	427f      	negs	r7, r7
   14d4a:	61a7      	str	r7, [r4, #24]
   14d4c:	4015      	ands	r5, r2
   14d4e:	d0c6      	beq.n	14cde <setvbuf+0xca>
   14d50:	2500      	movs	r5, #0
   14d52:	e7c9      	b.n	14ce8 <setvbuf+0xd4>
   14d54:	60a2      	str	r2, [r4, #8]
   14d56:	2501      	movs	r5, #1
   14d58:	6e62      	ldr	r2, [r4, #100]	; 0x64
   14d5a:	4015      	ands	r5, r2
   14d5c:	d0bf      	beq.n	14cde <setvbuf+0xca>
   14d5e:	2500      	movs	r5, #0
   14d60:	e7c2      	b.n	14ce8 <setvbuf+0xd4>
   14d62:	60a7      	str	r7, [r4, #8]
   14d64:	e7f7      	b.n	14d56 <setvbuf+0x142>
   14d66:	0028      	movs	r0, r5
   14d68:	f004 f9e8 	bl	1913c <__sinit>
   14d6c:	9b00      	ldr	r3, [sp, #0]
   14d6e:	429f      	cmp	r7, r3
   14d70:	d1d4      	bne.n	14d1c <setvbuf+0x108>
   14d72:	220c      	movs	r2, #12
   14d74:	5ea3      	ldrsh	r3, [r4, r2]
   14d76:	2e01      	cmp	r6, #1
   14d78:	d1d8      	bne.n	14d2c <setvbuf+0x118>
   14d7a:	2201      	movs	r2, #1
   14d7c:	4313      	orrs	r3, r2
   14d7e:	81a3      	strh	r3, [r4, #12]
   14d80:	e7d4      	b.n	14d2c <setvbuf+0x118>
   14d82:	2501      	movs	r5, #1
   14d84:	426d      	negs	r5, r5
   14d86:	e7af      	b.n	14ce8 <setvbuf+0xd4>
   14d88:	9b00      	ldr	r3, [sp, #0]
   14d8a:	4699      	mov	r9, r3
   14d8c:	42bb      	cmp	r3, r7
   14d8e:	d005      	beq.n	14d9c <setvbuf+0x188>
   14d90:	0018      	movs	r0, r3
   14d92:	f004 fda5 	bl	198e0 <malloc>
   14d96:	4680      	mov	r8, r0
   14d98:	2800      	cmp	r0, #0
   14d9a:	d104      	bne.n	14da6 <setvbuf+0x192>
   14d9c:	2501      	movs	r5, #1
   14d9e:	220c      	movs	r2, #12
   14da0:	5ea3      	ldrsh	r3, [r4, r2]
   14da2:	426d      	negs	r5, r5
   14da4:	e78d      	b.n	14cc2 <setvbuf+0xae>
   14da6:	464f      	mov	r7, r9
   14da8:	e77e      	b.n	14ca8 <setvbuf+0x94>
   14daa:	46c0      	nop			; (mov r8, r8)
   14dac:	200000d0 	.word	0x200000d0
   14db0:	fffff35c 	.word	0xfffff35c

00014db4 <snprintf>:
   14db4:	b40c      	push	{r2, r3}
   14db6:	b530      	push	{r4, r5, lr}
   14db8:	4b1e      	ldr	r3, [pc, #120]	; (14e34 <snprintf+0x80>)
   14dba:	b09d      	sub	sp, #116	; 0x74
   14dbc:	681d      	ldr	r5, [r3, #0]
   14dbe:	2900      	cmp	r1, #0
   14dc0:	db33      	blt.n	14e2a <snprintf+0x76>
   14dc2:	2382      	movs	r3, #130	; 0x82
   14dc4:	ac02      	add	r4, sp, #8
   14dc6:	009b      	lsls	r3, r3, #2
   14dc8:	81a3      	strh	r3, [r4, #12]
   14dca:	9002      	str	r0, [sp, #8]
   14dcc:	6120      	str	r0, [r4, #16]
   14dce:	2900      	cmp	r1, #0
   14dd0:	d012      	beq.n	14df8 <snprintf+0x44>
   14dd2:	2301      	movs	r3, #1
   14dd4:	3901      	subs	r1, #1
   14dd6:	425b      	negs	r3, r3
   14dd8:	60a1      	str	r1, [r4, #8]
   14dda:	6161      	str	r1, [r4, #20]
   14ddc:	81e3      	strh	r3, [r4, #14]
   14dde:	9a20      	ldr	r2, [sp, #128]	; 0x80
   14de0:	ab21      	add	r3, sp, #132	; 0x84
   14de2:	0021      	movs	r1, r4
   14de4:	0028      	movs	r0, r5
   14de6:	9301      	str	r3, [sp, #4]
   14de8:	f000 f906 	bl	14ff8 <_svfprintf_r>
   14dec:	1c43      	adds	r3, r0, #1
   14dee:	db16      	blt.n	14e1e <snprintf+0x6a>
   14df0:	2300      	movs	r3, #0
   14df2:	9a02      	ldr	r2, [sp, #8]
   14df4:	7013      	strb	r3, [r2, #0]
   14df6:	e00d      	b.n	14e14 <snprintf+0x60>
   14df8:	2301      	movs	r3, #1
   14dfa:	425b      	negs	r3, r3
   14dfc:	60a1      	str	r1, [r4, #8]
   14dfe:	6161      	str	r1, [r4, #20]
   14e00:	81e3      	strh	r3, [r4, #14]
   14e02:	9a20      	ldr	r2, [sp, #128]	; 0x80
   14e04:	ab21      	add	r3, sp, #132	; 0x84
   14e06:	0021      	movs	r1, r4
   14e08:	0028      	movs	r0, r5
   14e0a:	9301      	str	r3, [sp, #4]
   14e0c:	f000 f8f4 	bl	14ff8 <_svfprintf_r>
   14e10:	1c43      	adds	r3, r0, #1
   14e12:	db07      	blt.n	14e24 <snprintf+0x70>
   14e14:	b01d      	add	sp, #116	; 0x74
   14e16:	bc30      	pop	{r4, r5}
   14e18:	bc08      	pop	{r3}
   14e1a:	b002      	add	sp, #8
   14e1c:	4718      	bx	r3
   14e1e:	238b      	movs	r3, #139	; 0x8b
   14e20:	602b      	str	r3, [r5, #0]
   14e22:	e7e5      	b.n	14df0 <snprintf+0x3c>
   14e24:	238b      	movs	r3, #139	; 0x8b
   14e26:	602b      	str	r3, [r5, #0]
   14e28:	e7f4      	b.n	14e14 <snprintf+0x60>
   14e2a:	238b      	movs	r3, #139	; 0x8b
   14e2c:	2001      	movs	r0, #1
   14e2e:	602b      	str	r3, [r5, #0]
   14e30:	4240      	negs	r0, r0
   14e32:	e7ef      	b.n	14e14 <snprintf+0x60>
   14e34:	200000d0 	.word	0x200000d0

00014e38 <strlen>:
   14e38:	b510      	push	{r4, lr}
   14e3a:	0783      	lsls	r3, r0, #30
   14e3c:	d025      	beq.n	14e8a <strlen+0x52>
   14e3e:	7803      	ldrb	r3, [r0, #0]
   14e40:	2b00      	cmp	r3, #0
   14e42:	d024      	beq.n	14e8e <strlen+0x56>
   14e44:	0003      	movs	r3, r0
   14e46:	2103      	movs	r1, #3
   14e48:	e002      	b.n	14e50 <strlen+0x18>
   14e4a:	781a      	ldrb	r2, [r3, #0]
   14e4c:	2a00      	cmp	r2, #0
   14e4e:	d01a      	beq.n	14e86 <strlen+0x4e>
   14e50:	3301      	adds	r3, #1
   14e52:	420b      	tst	r3, r1
   14e54:	d1f9      	bne.n	14e4a <strlen+0x12>
   14e56:	6819      	ldr	r1, [r3, #0]
   14e58:	4a0e      	ldr	r2, [pc, #56]	; (14e94 <strlen+0x5c>)
   14e5a:	4c0f      	ldr	r4, [pc, #60]	; (14e98 <strlen+0x60>)
   14e5c:	188a      	adds	r2, r1, r2
   14e5e:	438a      	bics	r2, r1
   14e60:	4222      	tst	r2, r4
   14e62:	d106      	bne.n	14e72 <strlen+0x3a>
   14e64:	3304      	adds	r3, #4
   14e66:	6819      	ldr	r1, [r3, #0]
   14e68:	4a0a      	ldr	r2, [pc, #40]	; (14e94 <strlen+0x5c>)
   14e6a:	188a      	adds	r2, r1, r2
   14e6c:	438a      	bics	r2, r1
   14e6e:	4222      	tst	r2, r4
   14e70:	d0f8      	beq.n	14e64 <strlen+0x2c>
   14e72:	001a      	movs	r2, r3
   14e74:	781b      	ldrb	r3, [r3, #0]
   14e76:	2b00      	cmp	r3, #0
   14e78:	d003      	beq.n	14e82 <strlen+0x4a>
   14e7a:	3201      	adds	r2, #1
   14e7c:	7811      	ldrb	r1, [r2, #0]
   14e7e:	2900      	cmp	r1, #0
   14e80:	d1fb      	bne.n	14e7a <strlen+0x42>
   14e82:	1a10      	subs	r0, r2, r0
   14e84:	bd10      	pop	{r4, pc}
   14e86:	1a18      	subs	r0, r3, r0
   14e88:	e7fc      	b.n	14e84 <strlen+0x4c>
   14e8a:	0003      	movs	r3, r0
   14e8c:	e7e3      	b.n	14e56 <strlen+0x1e>
   14e8e:	2000      	movs	r0, #0
   14e90:	e7f8      	b.n	14e84 <strlen+0x4c>
   14e92:	46c0      	nop			; (mov r8, r8)
   14e94:	fefefeff 	.word	0xfefefeff
   14e98:	80808080 	.word	0x80808080

00014e9c <_strtol_l.isra.0>:
   14e9c:	b5f0      	push	{r4, r5, r6, r7, lr}
   14e9e:	4657      	mov	r7, sl
   14ea0:	464e      	mov	r6, r9
   14ea2:	46de      	mov	lr, fp
   14ea4:	4645      	mov	r5, r8
   14ea6:	b5e0      	push	{r5, r6, r7, lr}
   14ea8:	001e      	movs	r6, r3
   14eaa:	2308      	movs	r3, #8
   14eac:	b083      	sub	sp, #12
   14eae:	9001      	str	r0, [sp, #4]
   14eb0:	9100      	str	r1, [sp, #0]
   14eb2:	4692      	mov	sl, r2
   14eb4:	000f      	movs	r7, r1
   14eb6:	4699      	mov	r9, r3
   14eb8:	e000      	b.n	14ebc <_strtol_l.isra.0+0x20>
   14eba:	002f      	movs	r7, r5
   14ebc:	980c      	ldr	r0, [sp, #48]	; 0x30
   14ebe:	783c      	ldrb	r4, [r7, #0]
   14ec0:	f004 fc7c 	bl	197bc <__locale_ctype_ptr_l>
   14ec4:	464a      	mov	r2, r9
   14ec6:	1900      	adds	r0, r0, r4
   14ec8:	7843      	ldrb	r3, [r0, #1]
   14eca:	1c7d      	adds	r5, r7, #1
   14ecc:	421a      	tst	r2, r3
   14ece:	d1f4      	bne.n	14eba <_strtol_l.isra.0+0x1e>
   14ed0:	2c2d      	cmp	r4, #45	; 0x2d
   14ed2:	d04f      	beq.n	14f74 <_strtol_l.isra.0+0xd8>
   14ed4:	2300      	movs	r3, #0
   14ed6:	4698      	mov	r8, r3
   14ed8:	2c2b      	cmp	r4, #43	; 0x2b
   14eda:	d05c      	beq.n	14f96 <_strtol_l.isra.0+0xfa>
   14edc:	2e00      	cmp	r6, #0
   14ede:	d003      	beq.n	14ee8 <_strtol_l.isra.0+0x4c>
   14ee0:	2e10      	cmp	r6, #16
   14ee2:	d05b      	beq.n	14f9c <_strtol_l.isra.0+0x100>
   14ee4:	0037      	movs	r7, r6
   14ee6:	e003      	b.n	14ef0 <_strtol_l.isra.0+0x54>
   14ee8:	2c30      	cmp	r4, #48	; 0x30
   14eea:	d063      	beq.n	14fb4 <_strtol_l.isra.0+0x118>
   14eec:	270a      	movs	r7, #10
   14eee:	260a      	movs	r6, #10
   14ef0:	4b35      	ldr	r3, [pc, #212]	; (14fc8 <_strtol_l.isra.0+0x12c>)
   14ef2:	0039      	movs	r1, r7
   14ef4:	4443      	add	r3, r8
   14ef6:	0018      	movs	r0, r3
   14ef8:	4699      	mov	r9, r3
   14efa:	f7fc fd33 	bl	11964 <__aeabi_uidivmod>
   14efe:	4648      	mov	r0, r9
   14f00:	468b      	mov	fp, r1
   14f02:	0039      	movs	r1, r7
   14f04:	f7fc fca8 	bl	11858 <__udivsi3>
   14f08:	2200      	movs	r2, #0
   14f0a:	0001      	movs	r1, r0
   14f0c:	2000      	movs	r0, #0
   14f0e:	0023      	movs	r3, r4
   14f10:	3b30      	subs	r3, #48	; 0x30
   14f12:	2b09      	cmp	r3, #9
   14f14:	d907      	bls.n	14f26 <_strtol_l.isra.0+0x8a>
   14f16:	3b11      	subs	r3, #17
   14f18:	2b19      	cmp	r3, #25
   14f1a:	d903      	bls.n	14f24 <_strtol_l.isra.0+0x88>
   14f1c:	0023      	movs	r3, r4
   14f1e:	3b61      	subs	r3, #97	; 0x61
   14f20:	2b19      	cmp	r3, #25
   14f22:	d80d      	bhi.n	14f40 <_strtol_l.isra.0+0xa4>
   14f24:	330a      	adds	r3, #10
   14f26:	429e      	cmp	r6, r3
   14f28:	dd0a      	ble.n	14f40 <_strtol_l.isra.0+0xa4>
   14f2a:	1c54      	adds	r4, r2, #1
   14f2c:	d005      	beq.n	14f3a <_strtol_l.isra.0+0x9e>
   14f2e:	4281      	cmp	r1, r0
   14f30:	d31d      	bcc.n	14f6e <_strtol_l.isra.0+0xd2>
   14f32:	d01a      	beq.n	14f6a <_strtol_l.isra.0+0xce>
   14f34:	2201      	movs	r2, #1
   14f36:	4378      	muls	r0, r7
   14f38:	1818      	adds	r0, r3, r0
   14f3a:	782c      	ldrb	r4, [r5, #0]
   14f3c:	3501      	adds	r5, #1
   14f3e:	e7e6      	b.n	14f0e <_strtol_l.isra.0+0x72>
   14f40:	1c53      	adds	r3, r2, #1
   14f42:	d01c      	beq.n	14f7e <_strtol_l.isra.0+0xe2>
   14f44:	4643      	mov	r3, r8
   14f46:	2b00      	cmp	r3, #0
   14f48:	d000      	beq.n	14f4c <_strtol_l.isra.0+0xb0>
   14f4a:	4240      	negs	r0, r0
   14f4c:	4653      	mov	r3, sl
   14f4e:	2b00      	cmp	r3, #0
   14f50:	d004      	beq.n	14f5c <_strtol_l.isra.0+0xc0>
   14f52:	9b00      	ldr	r3, [sp, #0]
   14f54:	2a00      	cmp	r2, #0
   14f56:	d11c      	bne.n	14f92 <_strtol_l.isra.0+0xf6>
   14f58:	4652      	mov	r2, sl
   14f5a:	6013      	str	r3, [r2, #0]
   14f5c:	b003      	add	sp, #12
   14f5e:	bc3c      	pop	{r2, r3, r4, r5}
   14f60:	4690      	mov	r8, r2
   14f62:	4699      	mov	r9, r3
   14f64:	46a2      	mov	sl, r4
   14f66:	46ab      	mov	fp, r5
   14f68:	bdf0      	pop	{r4, r5, r6, r7, pc}
   14f6a:	459b      	cmp	fp, r3
   14f6c:	dae2      	bge.n	14f34 <_strtol_l.isra.0+0x98>
   14f6e:	2201      	movs	r2, #1
   14f70:	4252      	negs	r2, r2
   14f72:	e7e2      	b.n	14f3a <_strtol_l.isra.0+0x9e>
   14f74:	2301      	movs	r3, #1
   14f76:	782c      	ldrb	r4, [r5, #0]
   14f78:	4698      	mov	r8, r3
   14f7a:	1cbd      	adds	r5, r7, #2
   14f7c:	e7ae      	b.n	14edc <_strtol_l.isra.0+0x40>
   14f7e:	2322      	movs	r3, #34	; 0x22
   14f80:	9a01      	ldr	r2, [sp, #4]
   14f82:	4648      	mov	r0, r9
   14f84:	6013      	str	r3, [r2, #0]
   14f86:	4653      	mov	r3, sl
   14f88:	2b00      	cmp	r3, #0
   14f8a:	d0e7      	beq.n	14f5c <_strtol_l.isra.0+0xc0>
   14f8c:	1e6b      	subs	r3, r5, #1
   14f8e:	4648      	mov	r0, r9
   14f90:	e7e2      	b.n	14f58 <_strtol_l.isra.0+0xbc>
   14f92:	4681      	mov	r9, r0
   14f94:	e7fa      	b.n	14f8c <_strtol_l.isra.0+0xf0>
   14f96:	782c      	ldrb	r4, [r5, #0]
   14f98:	1cbd      	adds	r5, r7, #2
   14f9a:	e79f      	b.n	14edc <_strtol_l.isra.0+0x40>
   14f9c:	2c30      	cmp	r4, #48	; 0x30
   14f9e:	d111      	bne.n	14fc4 <_strtol_l.isra.0+0x128>
   14fa0:	2220      	movs	r2, #32
   14fa2:	782b      	ldrb	r3, [r5, #0]
   14fa4:	4393      	bics	r3, r2
   14fa6:	2b58      	cmp	r3, #88	; 0x58
   14fa8:	d10c      	bne.n	14fc4 <_strtol_l.isra.0+0x128>
   14faa:	786c      	ldrb	r4, [r5, #1]
   14fac:	2710      	movs	r7, #16
   14fae:	3502      	adds	r5, #2
   14fb0:	2610      	movs	r6, #16
   14fb2:	e79d      	b.n	14ef0 <_strtol_l.isra.0+0x54>
   14fb4:	2220      	movs	r2, #32
   14fb6:	782b      	ldrb	r3, [r5, #0]
   14fb8:	4393      	bics	r3, r2
   14fba:	2b58      	cmp	r3, #88	; 0x58
   14fbc:	d0f5      	beq.n	14faa <_strtol_l.isra.0+0x10e>
   14fbe:	2708      	movs	r7, #8
   14fc0:	2608      	movs	r6, #8
   14fc2:	e795      	b.n	14ef0 <_strtol_l.isra.0+0x54>
   14fc4:	2710      	movs	r7, #16
   14fc6:	e793      	b.n	14ef0 <_strtol_l.isra.0+0x54>
   14fc8:	7fffffff 	.word	0x7fffffff

00014fcc <strtol>:
   14fcc:	0013      	movs	r3, r2
   14fce:	4a08      	ldr	r2, [pc, #32]	; (14ff0 <strtol+0x24>)
   14fd0:	b530      	push	{r4, r5, lr}
   14fd2:	0005      	movs	r5, r0
   14fd4:	6810      	ldr	r0, [r2, #0]
   14fd6:	b083      	sub	sp, #12
   14fd8:	6b44      	ldr	r4, [r0, #52]	; 0x34
   14fda:	2c00      	cmp	r4, #0
   14fdc:	d006      	beq.n	14fec <strtol+0x20>
   14fde:	000a      	movs	r2, r1
   14fe0:	9400      	str	r4, [sp, #0]
   14fe2:	0029      	movs	r1, r5
   14fe4:	f7ff ff5a 	bl	14e9c <_strtol_l.isra.0>
   14fe8:	b003      	add	sp, #12
   14fea:	bd30      	pop	{r4, r5, pc}
   14fec:	4c01      	ldr	r4, [pc, #4]	; (14ff4 <strtol+0x28>)
   14fee:	e7f6      	b.n	14fde <strtol+0x12>
   14ff0:	200000d0 	.word	0x200000d0
   14ff4:	20000504 	.word	0x20000504

00014ff8 <_svfprintf_r>:
   14ff8:	b5f0      	push	{r4, r5, r6, r7, lr}
   14ffa:	46de      	mov	lr, fp
   14ffc:	4645      	mov	r5, r8
   14ffe:	4657      	mov	r7, sl
   15000:	464e      	mov	r6, r9
   15002:	b5e0      	push	{r5, r6, r7, lr}
   15004:	b0c3      	sub	sp, #268	; 0x10c
   15006:	000d      	movs	r5, r1
   15008:	9106      	str	r1, [sp, #24]
   1500a:	0014      	movs	r4, r2
   1500c:	930f      	str	r3, [sp, #60]	; 0x3c
   1500e:	9009      	str	r0, [sp, #36]	; 0x24
   15010:	f004 fbd8 	bl	197c4 <_localeconv_r>
   15014:	6803      	ldr	r3, [r0, #0]
   15016:	0018      	movs	r0, r3
   15018:	9319      	str	r3, [sp, #100]	; 0x64
   1501a:	f7ff ff0d 	bl	14e38 <strlen>
   1501e:	9018      	str	r0, [sp, #96]	; 0x60
   15020:	89ab      	ldrh	r3, [r5, #12]
   15022:	061b      	lsls	r3, r3, #24
   15024:	d505      	bpl.n	15032 <_svfprintf_r+0x3a>
   15026:	692b      	ldr	r3, [r5, #16]
   15028:	9307      	str	r3, [sp, #28]
   1502a:	2b00      	cmp	r3, #0
   1502c:	d101      	bne.n	15032 <_svfprintf_r+0x3a>
   1502e:	f001 f863 	bl	160f8 <_svfprintf_r+0x1100>
   15032:	ab32      	add	r3, sp, #200	; 0xc8
   15034:	9325      	str	r3, [sp, #148]	; 0x94
   15036:	2300      	movs	r3, #0
   15038:	46a3      	mov	fp, r4
   1503a:	af25      	add	r7, sp, #148	; 0x94
   1503c:	60bb      	str	r3, [r7, #8]
   1503e:	607b      	str	r3, [r7, #4]
   15040:	9314      	str	r3, [sp, #80]	; 0x50
   15042:	9316      	str	r3, [sp, #88]	; 0x58
   15044:	9315      	str	r3, [sp, #84]	; 0x54
   15046:	ae32      	add	r6, sp, #200	; 0xc8
   15048:	9317      	str	r3, [sp, #92]	; 0x5c
   1504a:	931a      	str	r3, [sp, #104]	; 0x68
   1504c:	930a      	str	r3, [sp, #40]	; 0x28
   1504e:	465b      	mov	r3, fp
   15050:	781b      	ldrb	r3, [r3, #0]
   15052:	465c      	mov	r4, fp
   15054:	2b00      	cmp	r3, #0
   15056:	d01c      	beq.n	15092 <_svfprintf_r+0x9a>
   15058:	2b25      	cmp	r3, #37	; 0x25
   1505a:	d102      	bne.n	15062 <_svfprintf_r+0x6a>
   1505c:	e019      	b.n	15092 <_svfprintf_r+0x9a>
   1505e:	2b25      	cmp	r3, #37	; 0x25
   15060:	d003      	beq.n	1506a <_svfprintf_r+0x72>
   15062:	3401      	adds	r4, #1
   15064:	7823      	ldrb	r3, [r4, #0]
   15066:	2b00      	cmp	r3, #0
   15068:	d1f9      	bne.n	1505e <_svfprintf_r+0x66>
   1506a:	465b      	mov	r3, fp
   1506c:	1ae5      	subs	r5, r4, r3
   1506e:	d010      	beq.n	15092 <_svfprintf_r+0x9a>
   15070:	465b      	mov	r3, fp
   15072:	6033      	str	r3, [r6, #0]
   15074:	68bb      	ldr	r3, [r7, #8]
   15076:	6075      	str	r5, [r6, #4]
   15078:	195b      	adds	r3, r3, r5
   1507a:	60bb      	str	r3, [r7, #8]
   1507c:	687b      	ldr	r3, [r7, #4]
   1507e:	3301      	adds	r3, #1
   15080:	607b      	str	r3, [r7, #4]
   15082:	2b07      	cmp	r3, #7
   15084:	dc2e      	bgt.n	150e4 <_svfprintf_r+0xec>
   15086:	3608      	adds	r6, #8
   15088:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1508a:	469c      	mov	ip, r3
   1508c:	44ac      	add	ip, r5
   1508e:	4663      	mov	r3, ip
   15090:	930a      	str	r3, [sp, #40]	; 0x28
   15092:	7823      	ldrb	r3, [r4, #0]
   15094:	2b00      	cmp	r3, #0
   15096:	d02e      	beq.n	150f6 <_svfprintf_r+0xfe>
   15098:	1c63      	adds	r3, r4, #1
   1509a:	469b      	mov	fp, r3
   1509c:	2300      	movs	r3, #0
   1509e:	aa16      	add	r2, sp, #88	; 0x58
   150a0:	77d3      	strb	r3, [r2, #31]
   150a2:	2201      	movs	r2, #1
   150a4:	4252      	negs	r2, r2
   150a6:	4692      	mov	sl, r2
   150a8:	2200      	movs	r2, #0
   150aa:	2100      	movs	r1, #0
   150ac:	920b      	str	r2, [sp, #44]	; 0x2c
   150ae:	3220      	adds	r2, #32
   150b0:	4691      	mov	r9, r2
   150b2:	3220      	adds	r2, #32
   150b4:	7863      	ldrb	r3, [r4, #1]
   150b6:	4688      	mov	r8, r1
   150b8:	2000      	movs	r0, #0
   150ba:	2400      	movs	r4, #0
   150bc:	4694      	mov	ip, r2
   150be:	4659      	mov	r1, fp
   150c0:	3101      	adds	r1, #1
   150c2:	001a      	movs	r2, r3
   150c4:	3a20      	subs	r2, #32
   150c6:	2a58      	cmp	r2, #88	; 0x58
   150c8:	d900      	bls.n	150cc <_svfprintf_r+0xd4>
   150ca:	e2fd      	b.n	156c8 <_svfprintf_r+0x6d0>
   150cc:	4dd7      	ldr	r5, [pc, #860]	; (1542c <_svfprintf_r+0x434>)
   150ce:	0092      	lsls	r2, r2, #2
   150d0:	58aa      	ldr	r2, [r5, r2]
   150d2:	4697      	mov	pc, r2
   150d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   150d6:	920f      	str	r2, [sp, #60]	; 0x3c
   150d8:	425b      	negs	r3, r3
   150da:	930b      	str	r3, [sp, #44]	; 0x2c
   150dc:	2304      	movs	r3, #4
   150de:	431c      	orrs	r4, r3
   150e0:	780b      	ldrb	r3, [r1, #0]
   150e2:	e7ed      	b.n	150c0 <_svfprintf_r+0xc8>
   150e4:	003a      	movs	r2, r7
   150e6:	9906      	ldr	r1, [sp, #24]
   150e8:	9809      	ldr	r0, [sp, #36]	; 0x24
   150ea:	f005 fcd3 	bl	1aa94 <__ssprint_r>
   150ee:	2800      	cmp	r0, #0
   150f0:	d109      	bne.n	15106 <_svfprintf_r+0x10e>
   150f2:	ae32      	add	r6, sp, #200	; 0xc8
   150f4:	e7c8      	b.n	15088 <_svfprintf_r+0x90>
   150f6:	68bb      	ldr	r3, [r7, #8]
   150f8:	2b00      	cmp	r3, #0
   150fa:	d004      	beq.n	15106 <_svfprintf_r+0x10e>
   150fc:	003a      	movs	r2, r7
   150fe:	9906      	ldr	r1, [sp, #24]
   15100:	9809      	ldr	r0, [sp, #36]	; 0x24
   15102:	f005 fcc7 	bl	1aa94 <__ssprint_r>
   15106:	9b06      	ldr	r3, [sp, #24]
   15108:	899b      	ldrh	r3, [r3, #12]
   1510a:	065b      	lsls	r3, r3, #25
   1510c:	d501      	bpl.n	15112 <_svfprintf_r+0x11a>
   1510e:	f001 f8ce 	bl	162ae <_svfprintf_r+0x12b6>
   15112:	980a      	ldr	r0, [sp, #40]	; 0x28
   15114:	b043      	add	sp, #268	; 0x10c
   15116:	bc3c      	pop	{r2, r3, r4, r5}
   15118:	4690      	mov	r8, r2
   1511a:	4699      	mov	r9, r3
   1511c:	46a2      	mov	sl, r4
   1511e:	46ab      	mov	fp, r5
   15120:	bdf0      	pop	{r4, r5, r6, r7, pc}
   15122:	2201      	movs	r2, #1
   15124:	780b      	ldrb	r3, [r1, #0]
   15126:	4690      	mov	r8, r2
   15128:	202b      	movs	r0, #43	; 0x2b
   1512a:	e7c9      	b.n	150c0 <_svfprintf_r+0xc8>
   1512c:	1c4b      	adds	r3, r1, #1
   1512e:	469b      	mov	fp, r3
   15130:	780b      	ldrb	r3, [r1, #0]
   15132:	2b2a      	cmp	r3, #42	; 0x2a
   15134:	d101      	bne.n	1513a <_svfprintf_r+0x142>
   15136:	f001 fa1b 	bl	16570 <_svfprintf_r+0x1578>
   1513a:	001a      	movs	r2, r3
   1513c:	2100      	movs	r1, #0
   1513e:	3a30      	subs	r2, #48	; 0x30
   15140:	468a      	mov	sl, r1
   15142:	4659      	mov	r1, fp
   15144:	2a09      	cmp	r2, #9
   15146:	d8bc      	bhi.n	150c2 <_svfprintf_r+0xca>
   15148:	0003      	movs	r3, r0
   1514a:	0011      	movs	r1, r2
   1514c:	4650      	mov	r0, sl
   1514e:	465a      	mov	r2, fp
   15150:	469a      	mov	sl, r3
   15152:	46a3      	mov	fp, r4
   15154:	0083      	lsls	r3, r0, #2
   15156:	181b      	adds	r3, r3, r0
   15158:	7814      	ldrb	r4, [r2, #0]
   1515a:	005b      	lsls	r3, r3, #1
   1515c:	1858      	adds	r0, r3, r1
   1515e:	0021      	movs	r1, r4
   15160:	1c53      	adds	r3, r2, #1
   15162:	3930      	subs	r1, #48	; 0x30
   15164:	001a      	movs	r2, r3
   15166:	2909      	cmp	r1, #9
   15168:	d9f4      	bls.n	15154 <_svfprintf_r+0x15c>
   1516a:	4652      	mov	r2, sl
   1516c:	0019      	movs	r1, r3
   1516e:	4682      	mov	sl, r0
   15170:	0023      	movs	r3, r4
   15172:	0010      	movs	r0, r2
   15174:	465c      	mov	r4, fp
   15176:	e7a4      	b.n	150c2 <_svfprintf_r+0xca>
   15178:	2380      	movs	r3, #128	; 0x80
   1517a:	431c      	orrs	r4, r3
   1517c:	780b      	ldrb	r3, [r1, #0]
   1517e:	e79f      	b.n	150c0 <_svfprintf_r+0xc8>
   15180:	468b      	mov	fp, r1
   15182:	4641      	mov	r1, r8
   15184:	9312      	str	r3, [sp, #72]	; 0x48
   15186:	2900      	cmp	r1, #0
   15188:	d001      	beq.n	1518e <_svfprintf_r+0x196>
   1518a:	f001 fa1f 	bl	165cc <_svfprintf_r+0x15d4>
   1518e:	2310      	movs	r3, #16
   15190:	431c      	orrs	r4, r3
   15192:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   15194:	06a3      	lsls	r3, r4, #26
   15196:	d501      	bpl.n	1519c <_svfprintf_r+0x1a4>
   15198:	f000 fe88 	bl	15eac <_svfprintf_r+0xeb4>
   1519c:	06e3      	lsls	r3, r4, #27
   1519e:	d501      	bpl.n	151a4 <_svfprintf_r+0x1ac>
   151a0:	f000 fd80 	bl	15ca4 <_svfprintf_r+0xcac>
   151a4:	0663      	lsls	r3, r4, #25
   151a6:	d401      	bmi.n	151ac <_svfprintf_r+0x1b4>
   151a8:	f000 fd7c 	bl	15ca4 <_svfprintf_r+0xcac>
   151ac:	2100      	movs	r1, #0
   151ae:	5e53      	ldrsh	r3, [r2, r1]
   151b0:	930c      	str	r3, [sp, #48]	; 0x30
   151b2:	3204      	adds	r2, #4
   151b4:	17db      	asrs	r3, r3, #31
   151b6:	930d      	str	r3, [sp, #52]	; 0x34
   151b8:	920f      	str	r2, [sp, #60]	; 0x3c
   151ba:	d501      	bpl.n	151c0 <_svfprintf_r+0x1c8>
   151bc:	f000 fe86 	bl	15ecc <_svfprintf_r+0xed4>
   151c0:	990c      	ldr	r1, [sp, #48]	; 0x30
   151c2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   151c4:	0008      	movs	r0, r1
   151c6:	ab16      	add	r3, sp, #88	; 0x58
   151c8:	7fdb      	ldrb	r3, [r3, #31]
   151ca:	4310      	orrs	r0, r2
   151cc:	4698      	mov	r8, r3
   151ce:	0002      	movs	r2, r0
   151d0:	2301      	movs	r3, #1
   151d2:	4651      	mov	r1, sl
   151d4:	3101      	adds	r1, #1
   151d6:	d100      	bne.n	151da <_svfprintf_r+0x1e2>
   151d8:	e0ff      	b.n	153da <_svfprintf_r+0x3e2>
   151da:	2180      	movs	r1, #128	; 0x80
   151dc:	0020      	movs	r0, r4
   151de:	4388      	bics	r0, r1
   151e0:	9008      	str	r0, [sp, #32]
   151e2:	2a00      	cmp	r2, #0
   151e4:	d000      	beq.n	151e8 <_svfprintf_r+0x1f0>
   151e6:	e0fc      	b.n	153e2 <_svfprintf_r+0x3ea>
   151e8:	4652      	mov	r2, sl
   151ea:	2a00      	cmp	r2, #0
   151ec:	d001      	beq.n	151f2 <_svfprintf_r+0x1fa>
   151ee:	f000 fc2c 	bl	15a4a <_svfprintf_r+0xa52>
   151f2:	2b00      	cmp	r3, #0
   151f4:	d001      	beq.n	151fa <_svfprintf_r+0x202>
   151f6:	f000 fd04 	bl	15c02 <_svfprintf_r+0xc0a>
   151fa:	2001      	movs	r0, #1
   151fc:	ab32      	add	r3, sp, #200	; 0xc8
   151fe:	4020      	ands	r0, r4
   15200:	900e      	str	r0, [sp, #56]	; 0x38
   15202:	9311      	str	r3, [sp, #68]	; 0x44
   15204:	d008      	beq.n	15218 <_svfprintf_r+0x220>
   15206:	2327      	movs	r3, #39	; 0x27
   15208:	2130      	movs	r1, #48	; 0x30
   1520a:	aa28      	add	r2, sp, #160	; 0xa0
   1520c:	54d1      	strb	r1, [r2, r3]
   1520e:	aa16      	add	r2, sp, #88	; 0x58
   15210:	4694      	mov	ip, r2
   15212:	3348      	adds	r3, #72	; 0x48
   15214:	4463      	add	r3, ip
   15216:	9311      	str	r3, [sp, #68]	; 0x44
   15218:	4653      	mov	r3, sl
   1521a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   1521c:	9307      	str	r3, [sp, #28]
   1521e:	4592      	cmp	sl, r2
   15220:	da00      	bge.n	15224 <_svfprintf_r+0x22c>
   15222:	9207      	str	r2, [sp, #28]
   15224:	2300      	movs	r3, #0
   15226:	9313      	str	r3, [sp, #76]	; 0x4c
   15228:	4643      	mov	r3, r8
   1522a:	2b00      	cmp	r3, #0
   1522c:	d002      	beq.n	15234 <_svfprintf_r+0x23c>
   1522e:	9b07      	ldr	r3, [sp, #28]
   15230:	3301      	adds	r3, #1
   15232:	9307      	str	r3, [sp, #28]
   15234:	2302      	movs	r3, #2
   15236:	9a08      	ldr	r2, [sp, #32]
   15238:	401a      	ands	r2, r3
   1523a:	4691      	mov	r9, r2
   1523c:	d002      	beq.n	15244 <_svfprintf_r+0x24c>
   1523e:	9b07      	ldr	r3, [sp, #28]
   15240:	3302      	adds	r3, #2
   15242:	9307      	str	r3, [sp, #28]
   15244:	2384      	movs	r3, #132	; 0x84
   15246:	9a08      	ldr	r2, [sp, #32]
   15248:	401a      	ands	r2, r3
   1524a:	9210      	str	r2, [sp, #64]	; 0x40
   1524c:	d000      	beq.n	15250 <_svfprintf_r+0x258>
   1524e:	e24d      	b.n	156ec <_svfprintf_r+0x6f4>
   15250:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   15252:	9a07      	ldr	r2, [sp, #28]
   15254:	1a9c      	subs	r4, r3, r2
   15256:	2c00      	cmp	r4, #0
   15258:	dc00      	bgt.n	1525c <_svfprintf_r+0x264>
   1525a:	e247      	b.n	156ec <_svfprintf_r+0x6f4>
   1525c:	4974      	ldr	r1, [pc, #464]	; (15430 <_svfprintf_r+0x438>)
   1525e:	68ba      	ldr	r2, [r7, #8]
   15260:	687b      	ldr	r3, [r7, #4]
   15262:	4688      	mov	r8, r1
   15264:	2c10      	cmp	r4, #16
   15266:	dd1f      	ble.n	152a8 <_svfprintf_r+0x2b0>
   15268:	0031      	movs	r1, r6
   1526a:	2510      	movs	r5, #16
   1526c:	4646      	mov	r6, r8
   1526e:	e003      	b.n	15278 <_svfprintf_r+0x280>
   15270:	3c10      	subs	r4, #16
   15272:	3108      	adds	r1, #8
   15274:	2c10      	cmp	r4, #16
   15276:	dd15      	ble.n	152a4 <_svfprintf_r+0x2ac>
   15278:	3210      	adds	r2, #16
   1527a:	3301      	adds	r3, #1
   1527c:	600e      	str	r6, [r1, #0]
   1527e:	604d      	str	r5, [r1, #4]
   15280:	60ba      	str	r2, [r7, #8]
   15282:	607b      	str	r3, [r7, #4]
   15284:	2b07      	cmp	r3, #7
   15286:	ddf3      	ble.n	15270 <_svfprintf_r+0x278>
   15288:	003a      	movs	r2, r7
   1528a:	9906      	ldr	r1, [sp, #24]
   1528c:	9809      	ldr	r0, [sp, #36]	; 0x24
   1528e:	f005 fc01 	bl	1aa94 <__ssprint_r>
   15292:	2800      	cmp	r0, #0
   15294:	d000      	beq.n	15298 <_svfprintf_r+0x2a0>
   15296:	e736      	b.n	15106 <_svfprintf_r+0x10e>
   15298:	3c10      	subs	r4, #16
   1529a:	68ba      	ldr	r2, [r7, #8]
   1529c:	687b      	ldr	r3, [r7, #4]
   1529e:	a932      	add	r1, sp, #200	; 0xc8
   152a0:	2c10      	cmp	r4, #16
   152a2:	dce9      	bgt.n	15278 <_svfprintf_r+0x280>
   152a4:	46b0      	mov	r8, r6
   152a6:	000e      	movs	r6, r1
   152a8:	4641      	mov	r1, r8
   152aa:	6074      	str	r4, [r6, #4]
   152ac:	3301      	adds	r3, #1
   152ae:	18a4      	adds	r4, r4, r2
   152b0:	6031      	str	r1, [r6, #0]
   152b2:	60bc      	str	r4, [r7, #8]
   152b4:	607b      	str	r3, [r7, #4]
   152b6:	2b07      	cmp	r3, #7
   152b8:	dd01      	ble.n	152be <_svfprintf_r+0x2c6>
   152ba:	f000 fca8 	bl	15c0e <_svfprintf_r+0xc16>
   152be:	ab16      	add	r3, sp, #88	; 0x58
   152c0:	7fdb      	ldrb	r3, [r3, #31]
   152c2:	3608      	adds	r6, #8
   152c4:	4698      	mov	r8, r3
   152c6:	e212      	b.n	156ee <_svfprintf_r+0x6f6>
   152c8:	468b      	mov	fp, r1
   152ca:	4641      	mov	r1, r8
   152cc:	9312      	str	r3, [sp, #72]	; 0x48
   152ce:	2900      	cmp	r1, #0
   152d0:	d001      	beq.n	152d6 <_svfprintf_r+0x2de>
   152d2:	f001 f977 	bl	165c4 <_svfprintf_r+0x15cc>
   152d6:	2207      	movs	r2, #7
   152d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   152da:	3307      	adds	r3, #7
   152dc:	4393      	bics	r3, r2
   152de:	3201      	adds	r2, #1
   152e0:	4694      	mov	ip, r2
   152e2:	449c      	add	ip, r3
   152e4:	4662      	mov	r2, ip
   152e6:	920f      	str	r2, [sp, #60]	; 0x3c
   152e8:	681a      	ldr	r2, [r3, #0]
   152ea:	9216      	str	r2, [sp, #88]	; 0x58
   152ec:	685b      	ldr	r3, [r3, #4]
   152ee:	2201      	movs	r2, #1
   152f0:	9315      	str	r3, [sp, #84]	; 0x54
   152f2:	9b15      	ldr	r3, [sp, #84]	; 0x54
   152f4:	9d16      	ldr	r5, [sp, #88]	; 0x58
   152f6:	005b      	lsls	r3, r3, #1
   152f8:	085b      	lsrs	r3, r3, #1
   152fa:	4698      	mov	r8, r3
   152fc:	4252      	negs	r2, r2
   152fe:	4b4d      	ldr	r3, [pc, #308]	; (15434 <_svfprintf_r+0x43c>)
   15300:	0028      	movs	r0, r5
   15302:	4641      	mov	r1, r8
   15304:	f005 ff32 	bl	1b16c <__aeabi_dcmpun>
   15308:	2800      	cmp	r0, #0
   1530a:	d001      	beq.n	15310 <_svfprintf_r+0x318>
   1530c:	f000 fdfd 	bl	15f0a <_svfprintf_r+0xf12>
   15310:	2201      	movs	r2, #1
   15312:	4b48      	ldr	r3, [pc, #288]	; (15434 <_svfprintf_r+0x43c>)
   15314:	4252      	negs	r2, r2
   15316:	0028      	movs	r0, r5
   15318:	4641      	mov	r1, r8
   1531a:	f7ff fa0d 	bl	14738 <__aeabi_dcmple>
   1531e:	2800      	cmp	r0, #0
   15320:	d001      	beq.n	15326 <_svfprintf_r+0x32e>
   15322:	f000 fdf2 	bl	15f0a <_svfprintf_r+0xf12>
   15326:	2200      	movs	r2, #0
   15328:	2300      	movs	r3, #0
   1532a:	9816      	ldr	r0, [sp, #88]	; 0x58
   1532c:	9915      	ldr	r1, [sp, #84]	; 0x54
   1532e:	f7ff f9f9 	bl	14724 <__aeabi_dcmplt>
   15332:	2800      	cmp	r0, #0
   15334:	d001      	beq.n	1533a <_svfprintf_r+0x342>
   15336:	f001 f822 	bl	1637e <_svfprintf_r+0x1386>
   1533a:	ab16      	add	r3, sp, #88	; 0x58
   1533c:	7fdb      	ldrb	r3, [r3, #31]
   1533e:	4698      	mov	r8, r3
   15340:	9b12      	ldr	r3, [sp, #72]	; 0x48
   15342:	2b47      	cmp	r3, #71	; 0x47
   15344:	dd01      	ble.n	1534a <_svfprintf_r+0x352>
   15346:	f000 fec7 	bl	160d8 <_svfprintf_r+0x10e0>
   1534a:	4b3b      	ldr	r3, [pc, #236]	; (15438 <_svfprintf_r+0x440>)
   1534c:	9311      	str	r3, [sp, #68]	; 0x44
   1534e:	2380      	movs	r3, #128	; 0x80
   15350:	439c      	bics	r4, r3
   15352:	3b7d      	subs	r3, #125	; 0x7d
   15354:	9307      	str	r3, [sp, #28]
   15356:	930e      	str	r3, [sp, #56]	; 0x38
   15358:	2300      	movs	r3, #0
   1535a:	9408      	str	r4, [sp, #32]
   1535c:	469a      	mov	sl, r3
   1535e:	9313      	str	r3, [sp, #76]	; 0x4c
   15360:	e762      	b.n	15228 <_svfprintf_r+0x230>
   15362:	2200      	movs	r2, #0
   15364:	3b30      	subs	r3, #48	; 0x30
   15366:	0015      	movs	r5, r2
   15368:	001a      	movs	r2, r3
   1536a:	0003      	movs	r3, r0
   1536c:	9407      	str	r4, [sp, #28]
   1536e:	0008      	movs	r0, r1
   15370:	002c      	movs	r4, r5
   15372:	469b      	mov	fp, r3
   15374:	00a3      	lsls	r3, r4, #2
   15376:	191c      	adds	r4, r3, r4
   15378:	7803      	ldrb	r3, [r0, #0]
   1537a:	0064      	lsls	r4, r4, #1
   1537c:	1914      	adds	r4, r2, r4
   1537e:	001a      	movs	r2, r3
   15380:	3101      	adds	r1, #1
   15382:	3a30      	subs	r2, #48	; 0x30
   15384:	0008      	movs	r0, r1
   15386:	2a09      	cmp	r2, #9
   15388:	d9f4      	bls.n	15374 <_svfprintf_r+0x37c>
   1538a:	940b      	str	r4, [sp, #44]	; 0x2c
   1538c:	4658      	mov	r0, fp
   1538e:	9c07      	ldr	r4, [sp, #28]
   15390:	e697      	b.n	150c2 <_svfprintf_r+0xca>
   15392:	2308      	movs	r3, #8
   15394:	431c      	orrs	r4, r3
   15396:	780b      	ldrb	r3, [r1, #0]
   15398:	e692      	b.n	150c0 <_svfprintf_r+0xc8>
   1539a:	9312      	str	r3, [sp, #72]	; 0x48
   1539c:	2310      	movs	r3, #16
   1539e:	431c      	orrs	r4, r3
   153a0:	468b      	mov	fp, r1
   153a2:	06a3      	lsls	r3, r4, #26
   153a4:	d500      	bpl.n	153a8 <_svfprintf_r+0x3b0>
   153a6:	e17b      	b.n	156a0 <_svfprintf_r+0x6a8>
   153a8:	06e3      	lsls	r3, r4, #27
   153aa:	d501      	bpl.n	153b0 <_svfprintf_r+0x3b8>
   153ac:	f000 fc7e 	bl	15cac <_svfprintf_r+0xcb4>
   153b0:	0663      	lsls	r3, r4, #25
   153b2:	d401      	bmi.n	153b8 <_svfprintf_r+0x3c0>
   153b4:	f000 fc7a 	bl	15cac <_svfprintf_r+0xcb4>
   153b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   153ba:	881a      	ldrh	r2, [r3, #0]
   153bc:	920c      	str	r2, [sp, #48]	; 0x30
   153be:	2200      	movs	r2, #0
   153c0:	3304      	adds	r3, #4
   153c2:	930f      	str	r3, [sp, #60]	; 0x3c
   153c4:	2300      	movs	r3, #0
   153c6:	920d      	str	r2, [sp, #52]	; 0x34
   153c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   153ca:	2100      	movs	r1, #0
   153cc:	a816      	add	r0, sp, #88	; 0x58
   153ce:	77c1      	strb	r1, [r0, #31]
   153d0:	4688      	mov	r8, r1
   153d2:	4651      	mov	r1, sl
   153d4:	3101      	adds	r1, #1
   153d6:	d000      	beq.n	153da <_svfprintf_r+0x3e2>
   153d8:	e6ff      	b.n	151da <_svfprintf_r+0x1e2>
   153da:	2a00      	cmp	r2, #0
   153dc:	d100      	bne.n	153e0 <_svfprintf_r+0x3e8>
   153de:	e335      	b.n	15a4c <_svfprintf_r+0xa54>
   153e0:	9408      	str	r4, [sp, #32]
   153e2:	2b01      	cmp	r3, #1
   153e4:	d100      	bne.n	153e8 <_svfprintf_r+0x3f0>
   153e6:	e3e5      	b.n	15bb4 <_svfprintf_r+0xbbc>
   153e8:	2b02      	cmp	r3, #2
   153ea:	d000      	beq.n	153ee <_svfprintf_r+0x3f6>
   153ec:	e362      	b.n	15ab4 <_svfprintf_r+0xabc>
   153ee:	9c17      	ldr	r4, [sp, #92]	; 0x5c
   153f0:	200f      	movs	r0, #15
   153f2:	46a1      	mov	r9, r4
   153f4:	46b4      	mov	ip, r6
   153f6:	ab32      	add	r3, sp, #200	; 0xc8
   153f8:	0019      	movs	r1, r3
   153fa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   153fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   153fe:	0004      	movs	r4, r0
   15400:	464d      	mov	r5, r9
   15402:	4014      	ands	r4, r2
   15404:	5d2c      	ldrb	r4, [r5, r4]
   15406:	071e      	lsls	r6, r3, #28
   15408:	0915      	lsrs	r5, r2, #4
   1540a:	3901      	subs	r1, #1
   1540c:	432e      	orrs	r6, r5
   1540e:	700c      	strb	r4, [r1, #0]
   15410:	091c      	lsrs	r4, r3, #4
   15412:	0023      	movs	r3, r4
   15414:	0034      	movs	r4, r6
   15416:	0032      	movs	r2, r6
   15418:	431c      	orrs	r4, r3
   1541a:	d1f0      	bne.n	153fe <_svfprintf_r+0x406>
   1541c:	920c      	str	r2, [sp, #48]	; 0x30
   1541e:	930d      	str	r3, [sp, #52]	; 0x34
   15420:	ab32      	add	r3, sp, #200	; 0xc8
   15422:	1a5b      	subs	r3, r3, r1
   15424:	9111      	str	r1, [sp, #68]	; 0x44
   15426:	4666      	mov	r6, ip
   15428:	930e      	str	r3, [sp, #56]	; 0x38
   1542a:	e6f5      	b.n	15218 <_svfprintf_r+0x220>
   1542c:	0001cd60 	.word	0x0001cd60
   15430:	0001cf04 	.word	0x0001cf04
   15434:	7fefffff 	.word	0x7fefffff
   15438:	0001cec4 	.word	0x0001cec4
   1543c:	9312      	str	r3, [sp, #72]	; 0x48
   1543e:	2310      	movs	r3, #16
   15440:	431c      	orrs	r4, r3
   15442:	468b      	mov	fp, r1
   15444:	06a3      	lsls	r3, r4, #26
   15446:	d500      	bpl.n	1544a <_svfprintf_r+0x452>
   15448:	e111      	b.n	1566e <_svfprintf_r+0x676>
   1544a:	06e3      	lsls	r3, r4, #27
   1544c:	d501      	bpl.n	15452 <_svfprintf_r+0x45a>
   1544e:	f000 fc31 	bl	15cb4 <_svfprintf_r+0xcbc>
   15452:	0663      	lsls	r3, r4, #25
   15454:	d401      	bmi.n	1545a <_svfprintf_r+0x462>
   15456:	f000 fc2d 	bl	15cb4 <_svfprintf_r+0xcbc>
   1545a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1545c:	881a      	ldrh	r2, [r3, #0]
   1545e:	920c      	str	r2, [sp, #48]	; 0x30
   15460:	2200      	movs	r2, #0
   15462:	3304      	adds	r3, #4
   15464:	920d      	str	r2, [sp, #52]	; 0x34
   15466:	930f      	str	r3, [sp, #60]	; 0x3c
   15468:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   1546a:	2301      	movs	r3, #1
   1546c:	e7ad      	b.n	153ca <_svfprintf_r+0x3d2>
   1546e:	468b      	mov	fp, r1
   15470:	4641      	mov	r1, r8
   15472:	9312      	str	r3, [sp, #72]	; 0x48
   15474:	2900      	cmp	r1, #0
   15476:	d001      	beq.n	1547c <_svfprintf_r+0x484>
   15478:	f001 f890 	bl	1659c <_svfprintf_r+0x15a4>
   1547c:	4bb8      	ldr	r3, [pc, #736]	; (15760 <_svfprintf_r+0x768>)
   1547e:	9317      	str	r3, [sp, #92]	; 0x5c
   15480:	06a3      	lsls	r3, r4, #26
   15482:	d500      	bpl.n	15486 <_svfprintf_r+0x48e>
   15484:	e0ab      	b.n	155de <_svfprintf_r+0x5e6>
   15486:	06e3      	lsls	r3, r4, #27
   15488:	d501      	bpl.n	1548e <_svfprintf_r+0x496>
   1548a:	f000 fc07 	bl	15c9c <_svfprintf_r+0xca4>
   1548e:	0663      	lsls	r3, r4, #25
   15490:	d401      	bmi.n	15496 <_svfprintf_r+0x49e>
   15492:	f000 fc03 	bl	15c9c <_svfprintf_r+0xca4>
   15496:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   15498:	881a      	ldrh	r2, [r3, #0]
   1549a:	920c      	str	r2, [sp, #48]	; 0x30
   1549c:	2200      	movs	r2, #0
   1549e:	3304      	adds	r3, #4
   154a0:	920d      	str	r2, [sp, #52]	; 0x34
   154a2:	930f      	str	r3, [sp, #60]	; 0x3c
   154a4:	07e3      	lsls	r3, r4, #31
   154a6:	d400      	bmi.n	154aa <_svfprintf_r+0x4b2>
   154a8:	e0a9      	b.n	155fe <_svfprintf_r+0x606>
   154aa:	990c      	ldr	r1, [sp, #48]	; 0x30
   154ac:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   154ae:	000b      	movs	r3, r1
   154b0:	4313      	orrs	r3, r2
   154b2:	001a      	movs	r2, r3
   154b4:	2302      	movs	r3, #2
   154b6:	2a00      	cmp	r2, #0
   154b8:	d100      	bne.n	154bc <_svfprintf_r+0x4c4>
   154ba:	e786      	b.n	153ca <_svfprintf_r+0x3d2>
   154bc:	2030      	movs	r0, #48	; 0x30
   154be:	a91e      	add	r1, sp, #120	; 0x78
   154c0:	7008      	strb	r0, [r1, #0]
   154c2:	2548      	movs	r5, #72	; 0x48
   154c4:	4668      	mov	r0, sp
   154c6:	1940      	adds	r0, r0, r5
   154c8:	7800      	ldrb	r0, [r0, #0]
   154ca:	431c      	orrs	r4, r3
   154cc:	7048      	strb	r0, [r1, #1]
   154ce:	e77c      	b.n	153ca <_svfprintf_r+0x3d2>
   154d0:	468b      	mov	fp, r1
   154d2:	4641      	mov	r1, r8
   154d4:	2900      	cmp	r1, #0
   154d6:	d001      	beq.n	154dc <_svfprintf_r+0x4e4>
   154d8:	f001 f883 	bl	165e2 <_svfprintf_r+0x15ea>
   154dc:	06a3      	lsls	r3, r4, #26
   154de:	d501      	bpl.n	154e4 <_svfprintf_r+0x4ec>
   154e0:	f000 fde9 	bl	160b6 <_svfprintf_r+0x10be>
   154e4:	06e3      	lsls	r3, r4, #27
   154e6:	d501      	bpl.n	154ec <_svfprintf_r+0x4f4>
   154e8:	f000 fd9b 	bl	16022 <_svfprintf_r+0x102a>
   154ec:	0663      	lsls	r3, r4, #25
   154ee:	d401      	bmi.n	154f4 <_svfprintf_r+0x4fc>
   154f0:	f000 fd97 	bl	16022 <_svfprintf_r+0x102a>
   154f4:	4669      	mov	r1, sp
   154f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   154f8:	8d09      	ldrh	r1, [r1, #40]	; 0x28
   154fa:	681a      	ldr	r2, [r3, #0]
   154fc:	3304      	adds	r3, #4
   154fe:	9207      	str	r2, [sp, #28]
   15500:	8011      	strh	r1, [r2, #0]
   15502:	930f      	str	r3, [sp, #60]	; 0x3c
   15504:	e5a3      	b.n	1504e <_svfprintf_r+0x56>
   15506:	464b      	mov	r3, r9
   15508:	431c      	orrs	r4, r3
   1550a:	780b      	ldrb	r3, [r1, #0]
   1550c:	e5d8      	b.n	150c0 <_svfprintf_r+0xc8>
   1550e:	9312      	str	r3, [sp, #72]	; 0x48
   15510:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   15512:	468b      	mov	fp, r1
   15514:	1d1d      	adds	r5, r3, #4
   15516:	681b      	ldr	r3, [r3, #0]
   15518:	a916      	add	r1, sp, #88	; 0x58
   1551a:	001a      	movs	r2, r3
   1551c:	9311      	str	r3, [sp, #68]	; 0x44
   1551e:	2300      	movs	r3, #0
   15520:	77cb      	strb	r3, [r1, #31]
   15522:	2a00      	cmp	r2, #0
   15524:	d101      	bne.n	1552a <_svfprintf_r+0x532>
   15526:	f000 fefb 	bl	16320 <_svfprintf_r+0x1328>
   1552a:	4653      	mov	r3, sl
   1552c:	3301      	adds	r3, #1
   1552e:	d101      	bne.n	15534 <_svfprintf_r+0x53c>
   15530:	f000 fe38 	bl	161a4 <_svfprintf_r+0x11ac>
   15534:	4652      	mov	r2, sl
   15536:	2100      	movs	r1, #0
   15538:	9811      	ldr	r0, [sp, #68]	; 0x44
   1553a:	f004 fca5 	bl	19e88 <memchr>
   1553e:	2800      	cmp	r0, #0
   15540:	d101      	bne.n	15546 <_svfprintf_r+0x54e>
   15542:	f000 ff54 	bl	163ee <_svfprintf_r+0x13f6>
   15546:	9b11      	ldr	r3, [sp, #68]	; 0x44
   15548:	1ac3      	subs	r3, r0, r3
   1554a:	001a      	movs	r2, r3
   1554c:	930e      	str	r3, [sp, #56]	; 0x38
   1554e:	43db      	mvns	r3, r3
   15550:	17db      	asrs	r3, r3, #31
   15552:	401a      	ands	r2, r3
   15554:	ab16      	add	r3, sp, #88	; 0x58
   15556:	7fdb      	ldrb	r3, [r3, #31]
   15558:	9207      	str	r2, [sp, #28]
   1555a:	4698      	mov	r8, r3
   1555c:	2300      	movs	r3, #0
   1555e:	950f      	str	r5, [sp, #60]	; 0x3c
   15560:	9408      	str	r4, [sp, #32]
   15562:	469a      	mov	sl, r3
   15564:	9313      	str	r3, [sp, #76]	; 0x4c
   15566:	e65f      	b.n	15228 <_svfprintf_r+0x230>
   15568:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   1556a:	9312      	str	r3, [sp, #72]	; 0x48
   1556c:	6813      	ldr	r3, [r2, #0]
   1556e:	ad28      	add	r5, sp, #160	; 0xa0
   15570:	9307      	str	r3, [sp, #28]
   15572:	466b      	mov	r3, sp
   15574:	7f1b      	ldrb	r3, [r3, #28]
   15576:	468b      	mov	fp, r1
   15578:	702b      	strb	r3, [r5, #0]
   1557a:	2300      	movs	r3, #0
   1557c:	a916      	add	r1, sp, #88	; 0x58
   1557e:	77cb      	strb	r3, [r1, #31]
   15580:	0013      	movs	r3, r2
   15582:	3304      	adds	r3, #4
   15584:	930f      	str	r3, [sp, #60]	; 0x3c
   15586:	2300      	movs	r3, #0
   15588:	9408      	str	r4, [sp, #32]
   1558a:	4698      	mov	r8, r3
   1558c:	3301      	adds	r3, #1
   1558e:	9307      	str	r3, [sp, #28]
   15590:	930e      	str	r3, [sp, #56]	; 0x38
   15592:	2300      	movs	r3, #0
   15594:	9511      	str	r5, [sp, #68]	; 0x44
   15596:	469a      	mov	sl, r3
   15598:	9313      	str	r3, [sp, #76]	; 0x4c
   1559a:	e64b      	b.n	15234 <_svfprintf_r+0x23c>
   1559c:	468b      	mov	fp, r1
   1559e:	4641      	mov	r1, r8
   155a0:	9312      	str	r3, [sp, #72]	; 0x48
   155a2:	2900      	cmp	r1, #0
   155a4:	d100      	bne.n	155a8 <_svfprintf_r+0x5b0>
   155a6:	e5f4      	b.n	15192 <_svfprintf_r+0x19a>
   155a8:	ab16      	add	r3, sp, #88	; 0x58
   155aa:	77d8      	strb	r0, [r3, #31]
   155ac:	e5f1      	b.n	15192 <_svfprintf_r+0x19a>
   155ae:	4663      	mov	r3, ip
   155b0:	431c      	orrs	r4, r3
   155b2:	780b      	ldrb	r3, [r1, #0]
   155b4:	e584      	b.n	150c0 <_svfprintf_r+0xc8>
   155b6:	780b      	ldrb	r3, [r1, #0]
   155b8:	2b6c      	cmp	r3, #108	; 0x6c
   155ba:	d101      	bne.n	155c0 <_svfprintf_r+0x5c8>
   155bc:	f000 fd86 	bl	160cc <_svfprintf_r+0x10d4>
   155c0:	2210      	movs	r2, #16
   155c2:	4314      	orrs	r4, r2
   155c4:	e57c      	b.n	150c0 <_svfprintf_r+0xc8>
   155c6:	468b      	mov	fp, r1
   155c8:	4641      	mov	r1, r8
   155ca:	9312      	str	r3, [sp, #72]	; 0x48
   155cc:	2900      	cmp	r1, #0
   155ce:	d001      	beq.n	155d4 <_svfprintf_r+0x5dc>
   155d0:	f000 ffe8 	bl	165a4 <_svfprintf_r+0x15ac>
   155d4:	4b63      	ldr	r3, [pc, #396]	; (15764 <_svfprintf_r+0x76c>)
   155d6:	9317      	str	r3, [sp, #92]	; 0x5c
   155d8:	06a3      	lsls	r3, r4, #26
   155da:	d400      	bmi.n	155de <_svfprintf_r+0x5e6>
   155dc:	e753      	b.n	15486 <_svfprintf_r+0x48e>
   155de:	2207      	movs	r2, #7
   155e0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   155e2:	3307      	adds	r3, #7
   155e4:	4393      	bics	r3, r2
   155e6:	3201      	adds	r2, #1
   155e8:	4694      	mov	ip, r2
   155ea:	449c      	add	ip, r3
   155ec:	4662      	mov	r2, ip
   155ee:	920f      	str	r2, [sp, #60]	; 0x3c
   155f0:	681a      	ldr	r2, [r3, #0]
   155f2:	685b      	ldr	r3, [r3, #4]
   155f4:	920c      	str	r2, [sp, #48]	; 0x30
   155f6:	930d      	str	r3, [sp, #52]	; 0x34
   155f8:	07e3      	lsls	r3, r4, #31
   155fa:	d500      	bpl.n	155fe <_svfprintf_r+0x606>
   155fc:	e755      	b.n	154aa <_svfprintf_r+0x4b2>
   155fe:	990c      	ldr	r1, [sp, #48]	; 0x30
   15600:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   15602:	0008      	movs	r0, r1
   15604:	4310      	orrs	r0, r2
   15606:	2302      	movs	r3, #2
   15608:	0002      	movs	r2, r0
   1560a:	e6de      	b.n	153ca <_svfprintf_r+0x3d2>
   1560c:	468b      	mov	fp, r1
   1560e:	990f      	ldr	r1, [sp, #60]	; 0x3c
   15610:	2230      	movs	r2, #48	; 0x30
   15612:	680b      	ldr	r3, [r1, #0]
   15614:	930c      	str	r3, [sp, #48]	; 0x30
   15616:	2300      	movs	r3, #0
   15618:	930d      	str	r3, [sp, #52]	; 0x34
   1561a:	3302      	adds	r3, #2
   1561c:	431c      	orrs	r4, r3
   1561e:	ab1e      	add	r3, sp, #120	; 0x78
   15620:	701a      	strb	r2, [r3, #0]
   15622:	3248      	adds	r2, #72	; 0x48
   15624:	705a      	strb	r2, [r3, #1]
   15626:	000b      	movs	r3, r1
   15628:	3304      	adds	r3, #4
   1562a:	930f      	str	r3, [sp, #60]	; 0x3c
   1562c:	4b4d      	ldr	r3, [pc, #308]	; (15764 <_svfprintf_r+0x76c>)
   1562e:	9212      	str	r2, [sp, #72]	; 0x48
   15630:	9317      	str	r3, [sp, #92]	; 0x5c
   15632:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   15634:	2302      	movs	r3, #2
   15636:	e6c8      	b.n	153ca <_svfprintf_r+0x3d2>
   15638:	2301      	movs	r3, #1
   1563a:	431c      	orrs	r4, r3
   1563c:	780b      	ldrb	r3, [r1, #0]
   1563e:	e53f      	b.n	150c0 <_svfprintf_r+0xc8>
   15640:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   15642:	1d1a      	adds	r2, r3, #4
   15644:	681b      	ldr	r3, [r3, #0]
   15646:	930b      	str	r3, [sp, #44]	; 0x2c
   15648:	2b00      	cmp	r3, #0
   1564a:	da00      	bge.n	1564e <_svfprintf_r+0x656>
   1564c:	e542      	b.n	150d4 <_svfprintf_r+0xdc>
   1564e:	780b      	ldrb	r3, [r1, #0]
   15650:	920f      	str	r2, [sp, #60]	; 0x3c
   15652:	e535      	b.n	150c0 <_svfprintf_r+0xc8>
   15654:	780b      	ldrb	r3, [r1, #0]
   15656:	2800      	cmp	r0, #0
   15658:	d000      	beq.n	1565c <_svfprintf_r+0x664>
   1565a:	e531      	b.n	150c0 <_svfprintf_r+0xc8>
   1565c:	2201      	movs	r2, #1
   1565e:	3020      	adds	r0, #32
   15660:	4690      	mov	r8, r2
   15662:	e52d      	b.n	150c0 <_svfprintf_r+0xc8>
   15664:	468b      	mov	fp, r1
   15666:	9312      	str	r3, [sp, #72]	; 0x48
   15668:	06a3      	lsls	r3, r4, #26
   1566a:	d400      	bmi.n	1566e <_svfprintf_r+0x676>
   1566c:	e6ed      	b.n	1544a <_svfprintf_r+0x452>
   1566e:	2207      	movs	r2, #7
   15670:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   15672:	3307      	adds	r3, #7
   15674:	4393      	bics	r3, r2
   15676:	3201      	adds	r2, #1
   15678:	4694      	mov	ip, r2
   1567a:	449c      	add	ip, r3
   1567c:	4662      	mov	r2, ip
   1567e:	920f      	str	r2, [sp, #60]	; 0x3c
   15680:	681a      	ldr	r2, [r3, #0]
   15682:	685b      	ldr	r3, [r3, #4]
   15684:	0011      	movs	r1, r2
   15686:	001a      	movs	r2, r3
   15688:	0008      	movs	r0, r1
   1568a:	4310      	orrs	r0, r2
   1568c:	910c      	str	r1, [sp, #48]	; 0x30
   1568e:	920d      	str	r2, [sp, #52]	; 0x34
   15690:	2301      	movs	r3, #1
   15692:	0002      	movs	r2, r0
   15694:	e699      	b.n	153ca <_svfprintf_r+0x3d2>
   15696:	468b      	mov	fp, r1
   15698:	9312      	str	r3, [sp, #72]	; 0x48
   1569a:	06a3      	lsls	r3, r4, #26
   1569c:	d400      	bmi.n	156a0 <_svfprintf_r+0x6a8>
   1569e:	e683      	b.n	153a8 <_svfprintf_r+0x3b0>
   156a0:	2207      	movs	r2, #7
   156a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   156a4:	3307      	adds	r3, #7
   156a6:	4393      	bics	r3, r2
   156a8:	3201      	adds	r2, #1
   156aa:	4694      	mov	ip, r2
   156ac:	449c      	add	ip, r3
   156ae:	4662      	mov	r2, ip
   156b0:	920f      	str	r2, [sp, #60]	; 0x3c
   156b2:	681a      	ldr	r2, [r3, #0]
   156b4:	685b      	ldr	r3, [r3, #4]
   156b6:	0011      	movs	r1, r2
   156b8:	001a      	movs	r2, r3
   156ba:	0008      	movs	r0, r1
   156bc:	4310      	orrs	r0, r2
   156be:	910c      	str	r1, [sp, #48]	; 0x30
   156c0:	920d      	str	r2, [sp, #52]	; 0x34
   156c2:	2300      	movs	r3, #0
   156c4:	0002      	movs	r2, r0
   156c6:	e680      	b.n	153ca <_svfprintf_r+0x3d2>
   156c8:	468b      	mov	fp, r1
   156ca:	4641      	mov	r1, r8
   156cc:	9312      	str	r3, [sp, #72]	; 0x48
   156ce:	2900      	cmp	r1, #0
   156d0:	d001      	beq.n	156d6 <_svfprintf_r+0x6de>
   156d2:	f000 ff7f 	bl	165d4 <_svfprintf_r+0x15dc>
   156d6:	9b12      	ldr	r3, [sp, #72]	; 0x48
   156d8:	2b00      	cmp	r3, #0
   156da:	d100      	bne.n	156de <_svfprintf_r+0x6e6>
   156dc:	e50b      	b.n	150f6 <_svfprintf_r+0xfe>
   156de:	ad28      	add	r5, sp, #160	; 0xa0
   156e0:	702b      	strb	r3, [r5, #0]
   156e2:	2300      	movs	r3, #0
   156e4:	aa16      	add	r2, sp, #88	; 0x58
   156e6:	77d3      	strb	r3, [r2, #31]
   156e8:	9408      	str	r4, [sp, #32]
   156ea:	e74e      	b.n	1558a <_svfprintf_r+0x592>
   156ec:	68bc      	ldr	r4, [r7, #8]
   156ee:	4643      	mov	r3, r8
   156f0:	2b00      	cmp	r3, #0
   156f2:	d00f      	beq.n	15714 <_svfprintf_r+0x71c>
   156f4:	aa16      	add	r2, sp, #88	; 0x58
   156f6:	231f      	movs	r3, #31
   156f8:	4694      	mov	ip, r2
   156fa:	4463      	add	r3, ip
   156fc:	6033      	str	r3, [r6, #0]
   156fe:	2301      	movs	r3, #1
   15700:	6073      	str	r3, [r6, #4]
   15702:	687b      	ldr	r3, [r7, #4]
   15704:	3401      	adds	r4, #1
   15706:	3301      	adds	r3, #1
   15708:	60bc      	str	r4, [r7, #8]
   1570a:	607b      	str	r3, [r7, #4]
   1570c:	2b07      	cmp	r3, #7
   1570e:	dd00      	ble.n	15712 <_svfprintf_r+0x71a>
   15710:	e1b3      	b.n	15a7a <_svfprintf_r+0xa82>
   15712:	3608      	adds	r6, #8
   15714:	464b      	mov	r3, r9
   15716:	2b00      	cmp	r3, #0
   15718:	d00c      	beq.n	15734 <_svfprintf_r+0x73c>
   1571a:	ab1e      	add	r3, sp, #120	; 0x78
   1571c:	6033      	str	r3, [r6, #0]
   1571e:	2302      	movs	r3, #2
   15720:	6073      	str	r3, [r6, #4]
   15722:	687b      	ldr	r3, [r7, #4]
   15724:	3402      	adds	r4, #2
   15726:	3301      	adds	r3, #1
   15728:	60bc      	str	r4, [r7, #8]
   1572a:	607b      	str	r3, [r7, #4]
   1572c:	2b07      	cmp	r3, #7
   1572e:	dd00      	ble.n	15732 <_svfprintf_r+0x73a>
   15730:	e1af      	b.n	15a92 <_svfprintf_r+0xa9a>
   15732:	3608      	adds	r6, #8
   15734:	9b10      	ldr	r3, [sp, #64]	; 0x40
   15736:	2b80      	cmp	r3, #128	; 0x80
   15738:	d100      	bne.n	1573c <_svfprintf_r+0x744>
   1573a:	e120      	b.n	1597e <_svfprintf_r+0x986>
   1573c:	4653      	mov	r3, sl
   1573e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   15740:	1a9d      	subs	r5, r3, r2
   15742:	2d00      	cmp	r5, #0
   15744:	dd3c      	ble.n	157c0 <_svfprintf_r+0x7c8>
   15746:	4a08      	ldr	r2, [pc, #32]	; (15768 <_svfprintf_r+0x770>)
   15748:	687b      	ldr	r3, [r7, #4]
   1574a:	4691      	mov	r9, r2
   1574c:	2d10      	cmp	r5, #16
   1574e:	dd2c      	ble.n	157aa <_svfprintf_r+0x7b2>
   15750:	2210      	movs	r2, #16
   15752:	0021      	movs	r1, r4
   15754:	4692      	mov	sl, r2
   15756:	9c09      	ldr	r4, [sp, #36]	; 0x24
   15758:	0032      	movs	r2, r6
   1575a:	002e      	movs	r6, r5
   1575c:	464d      	mov	r5, r9
   1575e:	e009      	b.n	15774 <_svfprintf_r+0x77c>
   15760:	0001ced4 	.word	0x0001ced4
   15764:	0001cee8 	.word	0x0001cee8
   15768:	0001cf14 	.word	0x0001cf14
   1576c:	3e10      	subs	r6, #16
   1576e:	3208      	adds	r2, #8
   15770:	2e10      	cmp	r6, #16
   15772:	dd16      	ble.n	157a2 <_svfprintf_r+0x7aa>
   15774:	4650      	mov	r0, sl
   15776:	3110      	adds	r1, #16
   15778:	3301      	adds	r3, #1
   1577a:	6015      	str	r5, [r2, #0]
   1577c:	6050      	str	r0, [r2, #4]
   1577e:	60b9      	str	r1, [r7, #8]
   15780:	607b      	str	r3, [r7, #4]
   15782:	2b07      	cmp	r3, #7
   15784:	ddf2      	ble.n	1576c <_svfprintf_r+0x774>
   15786:	003a      	movs	r2, r7
   15788:	9906      	ldr	r1, [sp, #24]
   1578a:	0020      	movs	r0, r4
   1578c:	f005 f982 	bl	1aa94 <__ssprint_r>
   15790:	2800      	cmp	r0, #0
   15792:	d000      	beq.n	15796 <_svfprintf_r+0x79e>
   15794:	e4b7      	b.n	15106 <_svfprintf_r+0x10e>
   15796:	3e10      	subs	r6, #16
   15798:	68b9      	ldr	r1, [r7, #8]
   1579a:	687b      	ldr	r3, [r7, #4]
   1579c:	aa32      	add	r2, sp, #200	; 0xc8
   1579e:	2e10      	cmp	r6, #16
   157a0:	dce8      	bgt.n	15774 <_svfprintf_r+0x77c>
   157a2:	46a9      	mov	r9, r5
   157a4:	000c      	movs	r4, r1
   157a6:	0035      	movs	r5, r6
   157a8:	0016      	movs	r6, r2
   157aa:	464a      	mov	r2, r9
   157ac:	1964      	adds	r4, r4, r5
   157ae:	3301      	adds	r3, #1
   157b0:	6032      	str	r2, [r6, #0]
   157b2:	6075      	str	r5, [r6, #4]
   157b4:	60bc      	str	r4, [r7, #8]
   157b6:	607b      	str	r3, [r7, #4]
   157b8:	2b07      	cmp	r3, #7
   157ba:	dd00      	ble.n	157be <_svfprintf_r+0x7c6>
   157bc:	e151      	b.n	15a62 <_svfprintf_r+0xa6a>
   157be:	3608      	adds	r6, #8
   157c0:	9b08      	ldr	r3, [sp, #32]
   157c2:	05db      	lsls	r3, r3, #23
   157c4:	d500      	bpl.n	157c8 <_svfprintf_r+0x7d0>
   157c6:	e0b6      	b.n	15936 <_svfprintf_r+0x93e>
   157c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
   157ca:	6033      	str	r3, [r6, #0]
   157cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   157ce:	469c      	mov	ip, r3
   157d0:	6073      	str	r3, [r6, #4]
   157d2:	687b      	ldr	r3, [r7, #4]
   157d4:	4464      	add	r4, ip
   157d6:	3301      	adds	r3, #1
   157d8:	60bc      	str	r4, [r7, #8]
   157da:	607b      	str	r3, [r7, #4]
   157dc:	2b07      	cmp	r3, #7
   157de:	dd00      	ble.n	157e2 <_svfprintf_r+0x7ea>
   157e0:	e09d      	b.n	1591e <_svfprintf_r+0x926>
   157e2:	3608      	adds	r6, #8
   157e4:	9b08      	ldr	r3, [sp, #32]
   157e6:	075b      	lsls	r3, r3, #29
   157e8:	d541      	bpl.n	1586e <_svfprintf_r+0x876>
   157ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   157ec:	9a07      	ldr	r2, [sp, #28]
   157ee:	1a9d      	subs	r5, r3, r2
   157f0:	2d00      	cmp	r5, #0
   157f2:	dd3c      	ble.n	1586e <_svfprintf_r+0x876>
   157f4:	4ac4      	ldr	r2, [pc, #784]	; (15b08 <_svfprintf_r+0xb10>)
   157f6:	687b      	ldr	r3, [r7, #4]
   157f8:	4690      	mov	r8, r2
   157fa:	2d10      	cmp	r5, #16
   157fc:	dd26      	ble.n	1584c <_svfprintf_r+0x854>
   157fe:	2210      	movs	r2, #16
   15800:	0021      	movs	r1, r4
   15802:	4691      	mov	r9, r2
   15804:	9c09      	ldr	r4, [sp, #36]	; 0x24
   15806:	0032      	movs	r2, r6
   15808:	002e      	movs	r6, r5
   1580a:	9d06      	ldr	r5, [sp, #24]
   1580c:	e003      	b.n	15816 <_svfprintf_r+0x81e>
   1580e:	3e10      	subs	r6, #16
   15810:	3208      	adds	r2, #8
   15812:	2e10      	cmp	r6, #16
   15814:	dd17      	ble.n	15846 <_svfprintf_r+0x84e>
   15816:	48bc      	ldr	r0, [pc, #752]	; (15b08 <_svfprintf_r+0xb10>)
   15818:	3110      	adds	r1, #16
   1581a:	6010      	str	r0, [r2, #0]
   1581c:	4648      	mov	r0, r9
   1581e:	3301      	adds	r3, #1
   15820:	6050      	str	r0, [r2, #4]
   15822:	60b9      	str	r1, [r7, #8]
   15824:	607b      	str	r3, [r7, #4]
   15826:	2b07      	cmp	r3, #7
   15828:	ddf1      	ble.n	1580e <_svfprintf_r+0x816>
   1582a:	003a      	movs	r2, r7
   1582c:	0029      	movs	r1, r5
   1582e:	0020      	movs	r0, r4
   15830:	f005 f930 	bl	1aa94 <__ssprint_r>
   15834:	2800      	cmp	r0, #0
   15836:	d000      	beq.n	1583a <_svfprintf_r+0x842>
   15838:	e465      	b.n	15106 <_svfprintf_r+0x10e>
   1583a:	3e10      	subs	r6, #16
   1583c:	68b9      	ldr	r1, [r7, #8]
   1583e:	687b      	ldr	r3, [r7, #4]
   15840:	aa32      	add	r2, sp, #200	; 0xc8
   15842:	2e10      	cmp	r6, #16
   15844:	dce7      	bgt.n	15816 <_svfprintf_r+0x81e>
   15846:	0035      	movs	r5, r6
   15848:	000c      	movs	r4, r1
   1584a:	0016      	movs	r6, r2
   1584c:	4642      	mov	r2, r8
   1584e:	1964      	adds	r4, r4, r5
   15850:	3301      	adds	r3, #1
   15852:	c624      	stmia	r6!, {r2, r5}
   15854:	60bc      	str	r4, [r7, #8]
   15856:	607b      	str	r3, [r7, #4]
   15858:	2b07      	cmp	r3, #7
   1585a:	dd08      	ble.n	1586e <_svfprintf_r+0x876>
   1585c:	003a      	movs	r2, r7
   1585e:	9906      	ldr	r1, [sp, #24]
   15860:	9809      	ldr	r0, [sp, #36]	; 0x24
   15862:	f005 f917 	bl	1aa94 <__ssprint_r>
   15866:	2800      	cmp	r0, #0
   15868:	d000      	beq.n	1586c <_svfprintf_r+0x874>
   1586a:	e44c      	b.n	15106 <_svfprintf_r+0x10e>
   1586c:	68bc      	ldr	r4, [r7, #8]
   1586e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   15870:	9907      	ldr	r1, [sp, #28]
   15872:	428b      	cmp	r3, r1
   15874:	da00      	bge.n	15878 <_svfprintf_r+0x880>
   15876:	000b      	movs	r3, r1
   15878:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   1587a:	4694      	mov	ip, r2
   1587c:	449c      	add	ip, r3
   1587e:	4663      	mov	r3, ip
   15880:	930a      	str	r3, [sp, #40]	; 0x28
   15882:	2c00      	cmp	r4, #0
   15884:	d000      	beq.n	15888 <_svfprintf_r+0x890>
   15886:	e0d6      	b.n	15a36 <_svfprintf_r+0xa3e>
   15888:	2300      	movs	r3, #0
   1588a:	ae32      	add	r6, sp, #200	; 0xc8
   1588c:	607b      	str	r3, [r7, #4]
   1588e:	f7ff fbde 	bl	1504e <_svfprintf_r+0x56>
   15892:	9b14      	ldr	r3, [sp, #80]	; 0x50
   15894:	2b01      	cmp	r3, #1
   15896:	dc00      	bgt.n	1589a <_svfprintf_r+0x8a2>
   15898:	e0ae      	b.n	159f8 <_svfprintf_r+0xa00>
   1589a:	9b11      	ldr	r3, [sp, #68]	; 0x44
   1589c:	3401      	adds	r4, #1
   1589e:	6033      	str	r3, [r6, #0]
   158a0:	2301      	movs	r3, #1
   158a2:	6073      	str	r3, [r6, #4]
   158a4:	687b      	ldr	r3, [r7, #4]
   158a6:	60bc      	str	r4, [r7, #8]
   158a8:	3301      	adds	r3, #1
   158aa:	607b      	str	r3, [r7, #4]
   158ac:	2b07      	cmp	r3, #7
   158ae:	dd00      	ble.n	158b2 <_svfprintf_r+0x8ba>
   158b0:	e2df      	b.n	15e72 <_svfprintf_r+0xe7a>
   158b2:	3608      	adds	r6, #8
   158b4:	9a19      	ldr	r2, [sp, #100]	; 0x64
   158b6:	3301      	adds	r3, #1
   158b8:	6032      	str	r2, [r6, #0]
   158ba:	9a18      	ldr	r2, [sp, #96]	; 0x60
   158bc:	4698      	mov	r8, r3
   158be:	4694      	mov	ip, r2
   158c0:	4464      	add	r4, ip
   158c2:	6072      	str	r2, [r6, #4]
   158c4:	60bc      	str	r4, [r7, #8]
   158c6:	607b      	str	r3, [r7, #4]
   158c8:	2b07      	cmp	r3, #7
   158ca:	dd00      	ble.n	158ce <_svfprintf_r+0x8d6>
   158cc:	e2de      	b.n	15e8c <_svfprintf_r+0xe94>
   158ce:	3608      	adds	r6, #8
   158d0:	2200      	movs	r2, #0
   158d2:	2300      	movs	r3, #0
   158d4:	9816      	ldr	r0, [sp, #88]	; 0x58
   158d6:	9915      	ldr	r1, [sp, #84]	; 0x54
   158d8:	f7fe ff1e 	bl	14718 <__aeabi_dcmpeq>
   158dc:	2800      	cmp	r0, #0
   158de:	d000      	beq.n	158e2 <_svfprintf_r+0x8ea>
   158e0:	e1a4      	b.n	15c2c <_svfprintf_r+0xc34>
   158e2:	9d11      	ldr	r5, [sp, #68]	; 0x44
   158e4:	9b14      	ldr	r3, [sp, #80]	; 0x50
   158e6:	3501      	adds	r5, #1
   158e8:	3b01      	subs	r3, #1
   158ea:	6035      	str	r5, [r6, #0]
   158ec:	6073      	str	r3, [r6, #4]
   158ee:	18e4      	adds	r4, r4, r3
   158f0:	2301      	movs	r3, #1
   158f2:	469c      	mov	ip, r3
   158f4:	44e0      	add	r8, ip
   158f6:	4643      	mov	r3, r8
   158f8:	60bc      	str	r4, [r7, #8]
   158fa:	607b      	str	r3, [r7, #4]
   158fc:	2b07      	cmp	r3, #7
   158fe:	dd00      	ble.n	15902 <_svfprintf_r+0x90a>
   15900:	e08b      	b.n	15a1a <_svfprintf_r+0xa22>
   15902:	3608      	adds	r6, #8
   15904:	ab21      	add	r3, sp, #132	; 0x84
   15906:	6033      	str	r3, [r6, #0]
   15908:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   1590a:	469c      	mov	ip, r3
   1590c:	6073      	str	r3, [r6, #4]
   1590e:	4643      	mov	r3, r8
   15910:	4464      	add	r4, ip
   15912:	3301      	adds	r3, #1
   15914:	60bc      	str	r4, [r7, #8]
   15916:	607b      	str	r3, [r7, #4]
   15918:	2b07      	cmp	r3, #7
   1591a:	dc00      	bgt.n	1591e <_svfprintf_r+0x926>
   1591c:	e761      	b.n	157e2 <_svfprintf_r+0x7ea>
   1591e:	003a      	movs	r2, r7
   15920:	9906      	ldr	r1, [sp, #24]
   15922:	9809      	ldr	r0, [sp, #36]	; 0x24
   15924:	f005 f8b6 	bl	1aa94 <__ssprint_r>
   15928:	2800      	cmp	r0, #0
   1592a:	d001      	beq.n	15930 <_svfprintf_r+0x938>
   1592c:	f7ff fbeb 	bl	15106 <_svfprintf_r+0x10e>
   15930:	68bc      	ldr	r4, [r7, #8]
   15932:	ae32      	add	r6, sp, #200	; 0xc8
   15934:	e756      	b.n	157e4 <_svfprintf_r+0x7ec>
   15936:	9b12      	ldr	r3, [sp, #72]	; 0x48
   15938:	2b65      	cmp	r3, #101	; 0x65
   1593a:	ddaa      	ble.n	15892 <_svfprintf_r+0x89a>
   1593c:	2200      	movs	r2, #0
   1593e:	2300      	movs	r3, #0
   15940:	9816      	ldr	r0, [sp, #88]	; 0x58
   15942:	9915      	ldr	r1, [sp, #84]	; 0x54
   15944:	f7fe fee8 	bl	14718 <__aeabi_dcmpeq>
   15948:	2800      	cmp	r0, #0
   1594a:	d100      	bne.n	1594e <_svfprintf_r+0x956>
   1594c:	e0e2      	b.n	15b14 <_svfprintf_r+0xb1c>
   1594e:	4b6f      	ldr	r3, [pc, #444]	; (15b0c <_svfprintf_r+0xb14>)
   15950:	3401      	adds	r4, #1
   15952:	6033      	str	r3, [r6, #0]
   15954:	2301      	movs	r3, #1
   15956:	6073      	str	r3, [r6, #4]
   15958:	687b      	ldr	r3, [r7, #4]
   1595a:	60bc      	str	r4, [r7, #8]
   1595c:	3301      	adds	r3, #1
   1595e:	607b      	str	r3, [r7, #4]
   15960:	2b07      	cmp	r3, #7
   15962:	dd00      	ble.n	15966 <_svfprintf_r+0x96e>
   15964:	e366      	b.n	16034 <_svfprintf_r+0x103c>
   15966:	3608      	adds	r6, #8
   15968:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   1596a:	9a14      	ldr	r2, [sp, #80]	; 0x50
   1596c:	4293      	cmp	r3, r2
   1596e:	da00      	bge.n	15972 <_svfprintf_r+0x97a>
   15970:	e1a4      	b.n	15cbc <_svfprintf_r+0xcc4>
   15972:	9b08      	ldr	r3, [sp, #32]
   15974:	07db      	lsls	r3, r3, #31
   15976:	d500      	bpl.n	1597a <_svfprintf_r+0x982>
   15978:	e1a0      	b.n	15cbc <_svfprintf_r+0xcc4>
   1597a:	68bc      	ldr	r4, [r7, #8]
   1597c:	e732      	b.n	157e4 <_svfprintf_r+0x7ec>
   1597e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   15980:	9a07      	ldr	r2, [sp, #28]
   15982:	1a9d      	subs	r5, r3, r2
   15984:	2d00      	cmp	r5, #0
   15986:	dc00      	bgt.n	1598a <_svfprintf_r+0x992>
   15988:	e6d8      	b.n	1573c <_svfprintf_r+0x744>
   1598a:	4a61      	ldr	r2, [pc, #388]	; (15b10 <_svfprintf_r+0xb18>)
   1598c:	687b      	ldr	r3, [r7, #4]
   1598e:	4691      	mov	r9, r2
   15990:	2d10      	cmp	r5, #16
   15992:	dd25      	ble.n	159e0 <_svfprintf_r+0x9e8>
   15994:	2210      	movs	r2, #16
   15996:	0021      	movs	r1, r4
   15998:	4690      	mov	r8, r2
   1599a:	9c09      	ldr	r4, [sp, #36]	; 0x24
   1599c:	0032      	movs	r2, r6
   1599e:	464e      	mov	r6, r9
   159a0:	e003      	b.n	159aa <_svfprintf_r+0x9b2>
   159a2:	3d10      	subs	r5, #16
   159a4:	3208      	adds	r2, #8
   159a6:	2d10      	cmp	r5, #16
   159a8:	dd17      	ble.n	159da <_svfprintf_r+0x9e2>
   159aa:	4640      	mov	r0, r8
   159ac:	3110      	adds	r1, #16
   159ae:	3301      	adds	r3, #1
   159b0:	6016      	str	r6, [r2, #0]
   159b2:	6050      	str	r0, [r2, #4]
   159b4:	60b9      	str	r1, [r7, #8]
   159b6:	607b      	str	r3, [r7, #4]
   159b8:	2b07      	cmp	r3, #7
   159ba:	ddf2      	ble.n	159a2 <_svfprintf_r+0x9aa>
   159bc:	003a      	movs	r2, r7
   159be:	9906      	ldr	r1, [sp, #24]
   159c0:	0020      	movs	r0, r4
   159c2:	f005 f867 	bl	1aa94 <__ssprint_r>
   159c6:	2800      	cmp	r0, #0
   159c8:	d001      	beq.n	159ce <_svfprintf_r+0x9d6>
   159ca:	f7ff fb9c 	bl	15106 <_svfprintf_r+0x10e>
   159ce:	3d10      	subs	r5, #16
   159d0:	68b9      	ldr	r1, [r7, #8]
   159d2:	687b      	ldr	r3, [r7, #4]
   159d4:	aa32      	add	r2, sp, #200	; 0xc8
   159d6:	2d10      	cmp	r5, #16
   159d8:	dce7      	bgt.n	159aa <_svfprintf_r+0x9b2>
   159da:	46b1      	mov	r9, r6
   159dc:	000c      	movs	r4, r1
   159de:	0016      	movs	r6, r2
   159e0:	464a      	mov	r2, r9
   159e2:	1964      	adds	r4, r4, r5
   159e4:	3301      	adds	r3, #1
   159e6:	6032      	str	r2, [r6, #0]
   159e8:	6075      	str	r5, [r6, #4]
   159ea:	60bc      	str	r4, [r7, #8]
   159ec:	607b      	str	r3, [r7, #4]
   159ee:	2b07      	cmp	r3, #7
   159f0:	dd00      	ble.n	159f4 <_svfprintf_r+0x9fc>
   159f2:	e27e      	b.n	15ef2 <_svfprintf_r+0xefa>
   159f4:	3608      	adds	r6, #8
   159f6:	e6a1      	b.n	1573c <_svfprintf_r+0x744>
   159f8:	2301      	movs	r3, #1
   159fa:	9a08      	ldr	r2, [sp, #32]
   159fc:	4213      	tst	r3, r2
   159fe:	d000      	beq.n	15a02 <_svfprintf_r+0xa0a>
   15a00:	e74b      	b.n	1589a <_svfprintf_r+0x8a2>
   15a02:	6073      	str	r3, [r6, #4]
   15a04:	687b      	ldr	r3, [r7, #4]
   15a06:	9a11      	ldr	r2, [sp, #68]	; 0x44
   15a08:	3301      	adds	r3, #1
   15a0a:	3401      	adds	r4, #1
   15a0c:	6032      	str	r2, [r6, #0]
   15a0e:	60bc      	str	r4, [r7, #8]
   15a10:	4698      	mov	r8, r3
   15a12:	607b      	str	r3, [r7, #4]
   15a14:	2b07      	cmp	r3, #7
   15a16:	dc00      	bgt.n	15a1a <_svfprintf_r+0xa22>
   15a18:	e773      	b.n	15902 <_svfprintf_r+0x90a>
   15a1a:	003a      	movs	r2, r7
   15a1c:	9906      	ldr	r1, [sp, #24]
   15a1e:	9809      	ldr	r0, [sp, #36]	; 0x24
   15a20:	f005 f838 	bl	1aa94 <__ssprint_r>
   15a24:	2800      	cmp	r0, #0
   15a26:	d001      	beq.n	15a2c <_svfprintf_r+0xa34>
   15a28:	f7ff fb6d 	bl	15106 <_svfprintf_r+0x10e>
   15a2c:	687b      	ldr	r3, [r7, #4]
   15a2e:	68bc      	ldr	r4, [r7, #8]
   15a30:	4698      	mov	r8, r3
   15a32:	ae32      	add	r6, sp, #200	; 0xc8
   15a34:	e766      	b.n	15904 <_svfprintf_r+0x90c>
   15a36:	003a      	movs	r2, r7
   15a38:	9906      	ldr	r1, [sp, #24]
   15a3a:	9809      	ldr	r0, [sp, #36]	; 0x24
   15a3c:	f005 f82a 	bl	1aa94 <__ssprint_r>
   15a40:	2800      	cmp	r0, #0
   15a42:	d100      	bne.n	15a46 <_svfprintf_r+0xa4e>
   15a44:	e720      	b.n	15888 <_svfprintf_r+0x890>
   15a46:	f7ff fb5e 	bl	15106 <_svfprintf_r+0x10e>
   15a4a:	9c08      	ldr	r4, [sp, #32]
   15a4c:	2b01      	cmp	r3, #1
   15a4e:	d100      	bne.n	15a52 <_svfprintf_r+0xa5a>
   15a50:	e184      	b.n	15d5c <_svfprintf_r+0xd64>
   15a52:	2b02      	cmp	r3, #2
   15a54:	d129      	bne.n	15aaa <_svfprintf_r+0xab2>
   15a56:	9408      	str	r4, [sp, #32]
   15a58:	2300      	movs	r3, #0
   15a5a:	2400      	movs	r4, #0
   15a5c:	930c      	str	r3, [sp, #48]	; 0x30
   15a5e:	940d      	str	r4, [sp, #52]	; 0x34
   15a60:	e4c5      	b.n	153ee <_svfprintf_r+0x3f6>
   15a62:	003a      	movs	r2, r7
   15a64:	9906      	ldr	r1, [sp, #24]
   15a66:	9809      	ldr	r0, [sp, #36]	; 0x24
   15a68:	f005 f814 	bl	1aa94 <__ssprint_r>
   15a6c:	2800      	cmp	r0, #0
   15a6e:	d001      	beq.n	15a74 <_svfprintf_r+0xa7c>
   15a70:	f7ff fb49 	bl	15106 <_svfprintf_r+0x10e>
   15a74:	68bc      	ldr	r4, [r7, #8]
   15a76:	ae32      	add	r6, sp, #200	; 0xc8
   15a78:	e6a2      	b.n	157c0 <_svfprintf_r+0x7c8>
   15a7a:	003a      	movs	r2, r7
   15a7c:	9906      	ldr	r1, [sp, #24]
   15a7e:	9809      	ldr	r0, [sp, #36]	; 0x24
   15a80:	f005 f808 	bl	1aa94 <__ssprint_r>
   15a84:	2800      	cmp	r0, #0
   15a86:	d001      	beq.n	15a8c <_svfprintf_r+0xa94>
   15a88:	f7ff fb3d 	bl	15106 <_svfprintf_r+0x10e>
   15a8c:	68bc      	ldr	r4, [r7, #8]
   15a8e:	ae32      	add	r6, sp, #200	; 0xc8
   15a90:	e640      	b.n	15714 <_svfprintf_r+0x71c>
   15a92:	003a      	movs	r2, r7
   15a94:	9906      	ldr	r1, [sp, #24]
   15a96:	9809      	ldr	r0, [sp, #36]	; 0x24
   15a98:	f004 fffc 	bl	1aa94 <__ssprint_r>
   15a9c:	2800      	cmp	r0, #0
   15a9e:	d001      	beq.n	15aa4 <_svfprintf_r+0xaac>
   15aa0:	f7ff fb31 	bl	15106 <_svfprintf_r+0x10e>
   15aa4:	68bc      	ldr	r4, [r7, #8]
   15aa6:	ae32      	add	r6, sp, #200	; 0xc8
   15aa8:	e644      	b.n	15734 <_svfprintf_r+0x73c>
   15aaa:	9408      	str	r4, [sp, #32]
   15aac:	2300      	movs	r3, #0
   15aae:	2400      	movs	r4, #0
   15ab0:	930c      	str	r3, [sp, #48]	; 0x30
   15ab2:	940d      	str	r4, [sp, #52]	; 0x34
   15ab4:	980c      	ldr	r0, [sp, #48]	; 0x30
   15ab6:	990d      	ldr	r1, [sp, #52]	; 0x34
   15ab8:	465b      	mov	r3, fp
   15aba:	aa32      	add	r2, sp, #200	; 0xc8
   15abc:	9307      	str	r3, [sp, #28]
   15abe:	4691      	mov	r9, r2
   15ac0:	46b3      	mov	fp, r6
   15ac2:	e000      	b.n	15ac6 <_svfprintf_r+0xace>
   15ac4:	46a1      	mov	r9, r4
   15ac6:	074a      	lsls	r2, r1, #29
   15ac8:	4694      	mov	ip, r2
   15aca:	464b      	mov	r3, r9
   15acc:	4665      	mov	r5, ip
   15ace:	1e5c      	subs	r4, r3, #1
   15ad0:	08c6      	lsrs	r6, r0, #3
   15ad2:	2307      	movs	r3, #7
   15ad4:	08ca      	lsrs	r2, r1, #3
   15ad6:	4335      	orrs	r5, r6
   15ad8:	0011      	movs	r1, r2
   15ada:	002a      	movs	r2, r5
   15adc:	4003      	ands	r3, r0
   15ade:	3330      	adds	r3, #48	; 0x30
   15ae0:	7023      	strb	r3, [r4, #0]
   15ae2:	0028      	movs	r0, r5
   15ae4:	430a      	orrs	r2, r1
   15ae6:	d1ed      	bne.n	15ac4 <_svfprintf_r+0xacc>
   15ae8:	900c      	str	r0, [sp, #48]	; 0x30
   15aea:	910d      	str	r1, [sp, #52]	; 0x34
   15aec:	9907      	ldr	r1, [sp, #28]
   15aee:	465e      	mov	r6, fp
   15af0:	468b      	mov	fp, r1
   15af2:	9908      	ldr	r1, [sp, #32]
   15af4:	464a      	mov	r2, r9
   15af6:	9411      	str	r4, [sp, #68]	; 0x44
   15af8:	07c9      	lsls	r1, r1, #31
   15afa:	d500      	bpl.n	15afe <_svfprintf_r+0xb06>
   15afc:	e13d      	b.n	15d7a <_svfprintf_r+0xd82>
   15afe:	ab32      	add	r3, sp, #200	; 0xc8
   15b00:	1b1b      	subs	r3, r3, r4
   15b02:	930e      	str	r3, [sp, #56]	; 0x38
   15b04:	f7ff fb88 	bl	15218 <_svfprintf_r+0x220>
   15b08:	0001cf04 	.word	0x0001cf04
   15b0c:	0001c9f8 	.word	0x0001c9f8
   15b10:	0001cf14 	.word	0x0001cf14
   15b14:	981f      	ldr	r0, [sp, #124]	; 0x7c
   15b16:	2800      	cmp	r0, #0
   15b18:	dc00      	bgt.n	15b1c <_svfprintf_r+0xb24>
   15b1a:	e296      	b.n	1604a <_svfprintf_r+0x1052>
   15b1c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   15b1e:	9914      	ldr	r1, [sp, #80]	; 0x50
   15b20:	0013      	movs	r3, r2
   15b22:	4690      	mov	r8, r2
   15b24:	428b      	cmp	r3, r1
   15b26:	dd00      	ble.n	15b2a <_svfprintf_r+0xb32>
   15b28:	4688      	mov	r8, r1
   15b2a:	4643      	mov	r3, r8
   15b2c:	2b00      	cmp	r3, #0
   15b2e:	dd0c      	ble.n	15b4a <_svfprintf_r+0xb52>
   15b30:	9b11      	ldr	r3, [sp, #68]	; 0x44
   15b32:	4444      	add	r4, r8
   15b34:	6033      	str	r3, [r6, #0]
   15b36:	4643      	mov	r3, r8
   15b38:	6073      	str	r3, [r6, #4]
   15b3a:	687b      	ldr	r3, [r7, #4]
   15b3c:	60bc      	str	r4, [r7, #8]
   15b3e:	3301      	adds	r3, #1
   15b40:	607b      	str	r3, [r7, #4]
   15b42:	2b07      	cmp	r3, #7
   15b44:	dd00      	ble.n	15b48 <_svfprintf_r+0xb50>
   15b46:	e3b7      	b.n	162b8 <_svfprintf_r+0x12c0>
   15b48:	3608      	adds	r6, #8
   15b4a:	4643      	mov	r3, r8
   15b4c:	43db      	mvns	r3, r3
   15b4e:	4642      	mov	r2, r8
   15b50:	17db      	asrs	r3, r3, #31
   15b52:	4013      	ands	r3, r2
   15b54:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   15b56:	1ad3      	subs	r3, r2, r3
   15b58:	4698      	mov	r8, r3
   15b5a:	2b00      	cmp	r3, #0
   15b5c:	dc00      	bgt.n	15b60 <_svfprintf_r+0xb68>
   15b5e:	e128      	b.n	15db2 <_svfprintf_r+0xdba>
   15b60:	2b10      	cmp	r3, #16
   15b62:	dc01      	bgt.n	15b68 <_svfprintf_r+0xb70>
   15b64:	f000 fce7 	bl	16536 <_svfprintf_r+0x153e>
   15b68:	4acf      	ldr	r2, [pc, #828]	; (15ea8 <_svfprintf_r+0xeb0>)
   15b6a:	0021      	movs	r1, r4
   15b6c:	4691      	mov	r9, r2
   15b6e:	2210      	movs	r2, #16
   15b70:	687b      	ldr	r3, [r7, #4]
   15b72:	4692      	mov	sl, r2
   15b74:	9d09      	ldr	r5, [sp, #36]	; 0x24
   15b76:	0032      	movs	r2, r6
   15b78:	464c      	mov	r4, r9
   15b7a:	4646      	mov	r6, r8
   15b7c:	e004      	b.n	15b88 <_svfprintf_r+0xb90>
   15b7e:	3208      	adds	r2, #8
   15b80:	3e10      	subs	r6, #16
   15b82:	2e10      	cmp	r6, #16
   15b84:	dc00      	bgt.n	15b88 <_svfprintf_r+0xb90>
   15b86:	e104      	b.n	15d92 <_svfprintf_r+0xd9a>
   15b88:	4650      	mov	r0, sl
   15b8a:	3110      	adds	r1, #16
   15b8c:	3301      	adds	r3, #1
   15b8e:	6014      	str	r4, [r2, #0]
   15b90:	6050      	str	r0, [r2, #4]
   15b92:	60b9      	str	r1, [r7, #8]
   15b94:	607b      	str	r3, [r7, #4]
   15b96:	2b07      	cmp	r3, #7
   15b98:	ddf1      	ble.n	15b7e <_svfprintf_r+0xb86>
   15b9a:	003a      	movs	r2, r7
   15b9c:	9906      	ldr	r1, [sp, #24]
   15b9e:	0028      	movs	r0, r5
   15ba0:	f004 ff78 	bl	1aa94 <__ssprint_r>
   15ba4:	2800      	cmp	r0, #0
   15ba6:	d001      	beq.n	15bac <_svfprintf_r+0xbb4>
   15ba8:	f7ff faad 	bl	15106 <_svfprintf_r+0x10e>
   15bac:	68b9      	ldr	r1, [r7, #8]
   15bae:	687b      	ldr	r3, [r7, #4]
   15bb0:	aa32      	add	r2, sp, #200	; 0xc8
   15bb2:	e7e5      	b.n	15b80 <_svfprintf_r+0xb88>
   15bb4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   15bb6:	2b00      	cmp	r3, #0
   15bb8:	d100      	bne.n	15bbc <_svfprintf_r+0xbc4>
   15bba:	e0ca      	b.n	15d52 <_svfprintf_r+0xd5a>
   15bbc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   15bbe:	9d0d      	ldr	r5, [sp, #52]	; 0x34
   15bc0:	ab32      	add	r3, sp, #200	; 0xc8
   15bc2:	46b1      	mov	r9, r6
   15bc4:	001e      	movs	r6, r3
   15bc6:	0020      	movs	r0, r4
   15bc8:	0029      	movs	r1, r5
   15bca:	220a      	movs	r2, #10
   15bcc:	2300      	movs	r3, #0
   15bce:	f7fb fff3 	bl	11bb8 <__aeabi_uldivmod>
   15bd2:	3e01      	subs	r6, #1
   15bd4:	3230      	adds	r2, #48	; 0x30
   15bd6:	7032      	strb	r2, [r6, #0]
   15bd8:	2300      	movs	r3, #0
   15bda:	0020      	movs	r0, r4
   15bdc:	0029      	movs	r1, r5
   15bde:	220a      	movs	r2, #10
   15be0:	f7fb ffea 	bl	11bb8 <__aeabi_uldivmod>
   15be4:	0003      	movs	r3, r0
   15be6:	0004      	movs	r4, r0
   15be8:	000d      	movs	r5, r1
   15bea:	430b      	orrs	r3, r1
   15bec:	d1eb      	bne.n	15bc6 <_svfprintf_r+0xbce>
   15bee:	0032      	movs	r2, r6
   15bf0:	ab32      	add	r3, sp, #200	; 0xc8
   15bf2:	1a9b      	subs	r3, r3, r2
   15bf4:	9611      	str	r6, [sp, #68]	; 0x44
   15bf6:	940c      	str	r4, [sp, #48]	; 0x30
   15bf8:	950d      	str	r5, [sp, #52]	; 0x34
   15bfa:	464e      	mov	r6, r9
   15bfc:	930e      	str	r3, [sp, #56]	; 0x38
   15bfe:	f7ff fb0b 	bl	15218 <_svfprintf_r+0x220>
   15c02:	2300      	movs	r3, #0
   15c04:	930e      	str	r3, [sp, #56]	; 0x38
   15c06:	ab32      	add	r3, sp, #200	; 0xc8
   15c08:	9311      	str	r3, [sp, #68]	; 0x44
   15c0a:	f7ff fb05 	bl	15218 <_svfprintf_r+0x220>
   15c0e:	003a      	movs	r2, r7
   15c10:	9906      	ldr	r1, [sp, #24]
   15c12:	9809      	ldr	r0, [sp, #36]	; 0x24
   15c14:	f004 ff3e 	bl	1aa94 <__ssprint_r>
   15c18:	2800      	cmp	r0, #0
   15c1a:	d001      	beq.n	15c20 <_svfprintf_r+0xc28>
   15c1c:	f7ff fa73 	bl	15106 <_svfprintf_r+0x10e>
   15c20:	ab16      	add	r3, sp, #88	; 0x58
   15c22:	7fdb      	ldrb	r3, [r3, #31]
   15c24:	68bc      	ldr	r4, [r7, #8]
   15c26:	4698      	mov	r8, r3
   15c28:	ae32      	add	r6, sp, #200	; 0xc8
   15c2a:	e560      	b.n	156ee <_svfprintf_r+0x6f6>
   15c2c:	9b14      	ldr	r3, [sp, #80]	; 0x50
   15c2e:	1e5d      	subs	r5, r3, #1
   15c30:	2d00      	cmp	r5, #0
   15c32:	dc00      	bgt.n	15c36 <_svfprintf_r+0xc3e>
   15c34:	e666      	b.n	15904 <_svfprintf_r+0x90c>
   15c36:	4b9c      	ldr	r3, [pc, #624]	; (15ea8 <_svfprintf_r+0xeb0>)
   15c38:	4699      	mov	r9, r3
   15c3a:	2d10      	cmp	r5, #16
   15c3c:	dd29      	ble.n	15c92 <_svfprintf_r+0xc9a>
   15c3e:	2310      	movs	r3, #16
   15c40:	0032      	movs	r2, r6
   15c42:	469a      	mov	sl, r3
   15c44:	002e      	movs	r6, r5
   15c46:	0021      	movs	r1, r4
   15c48:	4643      	mov	r3, r8
   15c4a:	9c09      	ldr	r4, [sp, #36]	; 0x24
   15c4c:	464d      	mov	r5, r9
   15c4e:	e003      	b.n	15c58 <_svfprintf_r+0xc60>
   15c50:	3e10      	subs	r6, #16
   15c52:	3208      	adds	r2, #8
   15c54:	2e10      	cmp	r6, #16
   15c56:	dd17      	ble.n	15c88 <_svfprintf_r+0xc90>
   15c58:	4650      	mov	r0, sl
   15c5a:	3110      	adds	r1, #16
   15c5c:	3301      	adds	r3, #1
   15c5e:	6015      	str	r5, [r2, #0]
   15c60:	6050      	str	r0, [r2, #4]
   15c62:	60b9      	str	r1, [r7, #8]
   15c64:	607b      	str	r3, [r7, #4]
   15c66:	2b07      	cmp	r3, #7
   15c68:	ddf2      	ble.n	15c50 <_svfprintf_r+0xc58>
   15c6a:	003a      	movs	r2, r7
   15c6c:	9906      	ldr	r1, [sp, #24]
   15c6e:	0020      	movs	r0, r4
   15c70:	f004 ff10 	bl	1aa94 <__ssprint_r>
   15c74:	2800      	cmp	r0, #0
   15c76:	d001      	beq.n	15c7c <_svfprintf_r+0xc84>
   15c78:	f7ff fa45 	bl	15106 <_svfprintf_r+0x10e>
   15c7c:	3e10      	subs	r6, #16
   15c7e:	68b9      	ldr	r1, [r7, #8]
   15c80:	687b      	ldr	r3, [r7, #4]
   15c82:	aa32      	add	r2, sp, #200	; 0xc8
   15c84:	2e10      	cmp	r6, #16
   15c86:	dce7      	bgt.n	15c58 <_svfprintf_r+0xc60>
   15c88:	46a9      	mov	r9, r5
   15c8a:	000c      	movs	r4, r1
   15c8c:	0035      	movs	r5, r6
   15c8e:	4698      	mov	r8, r3
   15c90:	0016      	movs	r6, r2
   15c92:	464b      	mov	r3, r9
   15c94:	6075      	str	r5, [r6, #4]
   15c96:	6033      	str	r3, [r6, #0]
   15c98:	1964      	adds	r4, r4, r5
   15c9a:	e629      	b.n	158f0 <_svfprintf_r+0x8f8>
   15c9c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   15c9e:	681a      	ldr	r2, [r3, #0]
   15ca0:	f7ff fbfb 	bl	1549a <_svfprintf_r+0x4a2>
   15ca4:	6813      	ldr	r3, [r2, #0]
   15ca6:	9307      	str	r3, [sp, #28]
   15ca8:	f7ff fa82 	bl	151b0 <_svfprintf_r+0x1b8>
   15cac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   15cae:	681a      	ldr	r2, [r3, #0]
   15cb0:	f7ff fb84 	bl	153bc <_svfprintf_r+0x3c4>
   15cb4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   15cb6:	681a      	ldr	r2, [r3, #0]
   15cb8:	f7ff fbd1 	bl	1545e <_svfprintf_r+0x466>
   15cbc:	9b19      	ldr	r3, [sp, #100]	; 0x64
   15cbe:	68ba      	ldr	r2, [r7, #8]
   15cc0:	6033      	str	r3, [r6, #0]
   15cc2:	9b18      	ldr	r3, [sp, #96]	; 0x60
   15cc4:	469c      	mov	ip, r3
   15cc6:	6073      	str	r3, [r6, #4]
   15cc8:	687b      	ldr	r3, [r7, #4]
   15cca:	4462      	add	r2, ip
   15ccc:	3301      	adds	r3, #1
   15cce:	0014      	movs	r4, r2
   15cd0:	60ba      	str	r2, [r7, #8]
   15cd2:	607b      	str	r3, [r7, #4]
   15cd4:	2b07      	cmp	r3, #7
   15cd6:	dd00      	ble.n	15cda <_svfprintf_r+0xce2>
   15cd8:	e202      	b.n	160e0 <_svfprintf_r+0x10e8>
   15cda:	3608      	adds	r6, #8
   15cdc:	9b14      	ldr	r3, [sp, #80]	; 0x50
   15cde:	1e5d      	subs	r5, r3, #1
   15ce0:	2d00      	cmp	r5, #0
   15ce2:	dc00      	bgt.n	15ce6 <_svfprintf_r+0xcee>
   15ce4:	e57e      	b.n	157e4 <_svfprintf_r+0x7ec>
   15ce6:	4a70      	ldr	r2, [pc, #448]	; (15ea8 <_svfprintf_r+0xeb0>)
   15ce8:	687b      	ldr	r3, [r7, #4]
   15cea:	4691      	mov	r9, r2
   15cec:	2d10      	cmp	r5, #16
   15cee:	dd25      	ble.n	15d3c <_svfprintf_r+0xd44>
   15cf0:	2210      	movs	r2, #16
   15cf2:	0021      	movs	r1, r4
   15cf4:	4690      	mov	r8, r2
   15cf6:	9c09      	ldr	r4, [sp, #36]	; 0x24
   15cf8:	0032      	movs	r2, r6
   15cfa:	002e      	movs	r6, r5
   15cfc:	464d      	mov	r5, r9
   15cfe:	e003      	b.n	15d08 <_svfprintf_r+0xd10>
   15d00:	3208      	adds	r2, #8
   15d02:	3e10      	subs	r6, #16
   15d04:	2e10      	cmp	r6, #16
   15d06:	dd15      	ble.n	15d34 <_svfprintf_r+0xd3c>
   15d08:	4640      	mov	r0, r8
   15d0a:	3110      	adds	r1, #16
   15d0c:	3301      	adds	r3, #1
   15d0e:	6015      	str	r5, [r2, #0]
   15d10:	6050      	str	r0, [r2, #4]
   15d12:	60b9      	str	r1, [r7, #8]
   15d14:	607b      	str	r3, [r7, #4]
   15d16:	2b07      	cmp	r3, #7
   15d18:	ddf2      	ble.n	15d00 <_svfprintf_r+0xd08>
   15d1a:	003a      	movs	r2, r7
   15d1c:	9906      	ldr	r1, [sp, #24]
   15d1e:	0020      	movs	r0, r4
   15d20:	f004 feb8 	bl	1aa94 <__ssprint_r>
   15d24:	2800      	cmp	r0, #0
   15d26:	d001      	beq.n	15d2c <_svfprintf_r+0xd34>
   15d28:	f7ff f9ed 	bl	15106 <_svfprintf_r+0x10e>
   15d2c:	68b9      	ldr	r1, [r7, #8]
   15d2e:	687b      	ldr	r3, [r7, #4]
   15d30:	aa32      	add	r2, sp, #200	; 0xc8
   15d32:	e7e6      	b.n	15d02 <_svfprintf_r+0xd0a>
   15d34:	46a9      	mov	r9, r5
   15d36:	000c      	movs	r4, r1
   15d38:	0035      	movs	r5, r6
   15d3a:	0016      	movs	r6, r2
   15d3c:	464a      	mov	r2, r9
   15d3e:	1964      	adds	r4, r4, r5
   15d40:	3301      	adds	r3, #1
   15d42:	6032      	str	r2, [r6, #0]
   15d44:	6075      	str	r5, [r6, #4]
   15d46:	60bc      	str	r4, [r7, #8]
   15d48:	607b      	str	r3, [r7, #4]
   15d4a:	2b07      	cmp	r3, #7
   15d4c:	dc00      	bgt.n	15d50 <_svfprintf_r+0xd58>
   15d4e:	e548      	b.n	157e2 <_svfprintf_r+0x7ea>
   15d50:	e5e5      	b.n	1591e <_svfprintf_r+0x926>
   15d52:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   15d54:	2b09      	cmp	r3, #9
   15d56:	d900      	bls.n	15d5a <_svfprintf_r+0xd62>
   15d58:	e730      	b.n	15bbc <_svfprintf_r+0xbc4>
   15d5a:	9c08      	ldr	r4, [sp, #32]
   15d5c:	2227      	movs	r2, #39	; 0x27
   15d5e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   15d60:	a928      	add	r1, sp, #160	; 0xa0
   15d62:	3330      	adds	r3, #48	; 0x30
   15d64:	548b      	strb	r3, [r1, r2]
   15d66:	2301      	movs	r3, #1
   15d68:	aa16      	add	r2, sp, #88	; 0x58
   15d6a:	4694      	mov	ip, r2
   15d6c:	930e      	str	r3, [sp, #56]	; 0x38
   15d6e:	336e      	adds	r3, #110	; 0x6e
   15d70:	4463      	add	r3, ip
   15d72:	9408      	str	r4, [sp, #32]
   15d74:	9311      	str	r3, [sp, #68]	; 0x44
   15d76:	f7ff fa4f 	bl	15218 <_svfprintf_r+0x220>
   15d7a:	2b30      	cmp	r3, #48	; 0x30
   15d7c:	d100      	bne.n	15d80 <_svfprintf_r+0xd88>
   15d7e:	e20b      	b.n	16198 <_svfprintf_r+0x11a0>
   15d80:	2330      	movs	r3, #48	; 0x30
   15d82:	3a02      	subs	r2, #2
   15d84:	7013      	strb	r3, [r2, #0]
   15d86:	ab32      	add	r3, sp, #200	; 0xc8
   15d88:	1a9b      	subs	r3, r3, r2
   15d8a:	930e      	str	r3, [sp, #56]	; 0x38
   15d8c:	9211      	str	r2, [sp, #68]	; 0x44
   15d8e:	f7ff fa43 	bl	15218 <_svfprintf_r+0x220>
   15d92:	46b0      	mov	r8, r6
   15d94:	46a1      	mov	r9, r4
   15d96:	0016      	movs	r6, r2
   15d98:	000c      	movs	r4, r1
   15d9a:	464a      	mov	r2, r9
   15d9c:	6032      	str	r2, [r6, #0]
   15d9e:	4642      	mov	r2, r8
   15da0:	4444      	add	r4, r8
   15da2:	3301      	adds	r3, #1
   15da4:	6072      	str	r2, [r6, #4]
   15da6:	60bc      	str	r4, [r7, #8]
   15da8:	607b      	str	r3, [r7, #4]
   15daa:	2b07      	cmp	r3, #7
   15dac:	dd00      	ble.n	15db0 <_svfprintf_r+0xdb8>
   15dae:	e29c      	b.n	162ea <_svfprintf_r+0x12f2>
   15db0:	3608      	adds	r6, #8
   15db2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   15db4:	9a14      	ldr	r2, [sp, #80]	; 0x50
   15db6:	4293      	cmp	r3, r2
   15db8:	db4c      	blt.n	15e54 <_svfprintf_r+0xe5c>
   15dba:	9a08      	ldr	r2, [sp, #32]
   15dbc:	07d2      	lsls	r2, r2, #31
   15dbe:	d449      	bmi.n	15e54 <_svfprintf_r+0xe5c>
   15dc0:	9a14      	ldr	r2, [sp, #80]	; 0x50
   15dc2:	9913      	ldr	r1, [sp, #76]	; 0x4c
   15dc4:	1ad3      	subs	r3, r2, r3
   15dc6:	1a52      	subs	r2, r2, r1
   15dc8:	4690      	mov	r8, r2
   15dca:	429a      	cmp	r2, r3
   15dcc:	dd00      	ble.n	15dd0 <_svfprintf_r+0xdd8>
   15dce:	4698      	mov	r8, r3
   15dd0:	4642      	mov	r2, r8
   15dd2:	2a00      	cmp	r2, #0
   15dd4:	dd0f      	ble.n	15df6 <_svfprintf_r+0xdfe>
   15dd6:	9913      	ldr	r1, [sp, #76]	; 0x4c
   15dd8:	9a11      	ldr	r2, [sp, #68]	; 0x44
   15dda:	468c      	mov	ip, r1
   15ddc:	4462      	add	r2, ip
   15dde:	6032      	str	r2, [r6, #0]
   15de0:	4642      	mov	r2, r8
   15de2:	6072      	str	r2, [r6, #4]
   15de4:	687a      	ldr	r2, [r7, #4]
   15de6:	4444      	add	r4, r8
   15de8:	3201      	adds	r2, #1
   15dea:	60bc      	str	r4, [r7, #8]
   15dec:	607a      	str	r2, [r7, #4]
   15dee:	2a07      	cmp	r2, #7
   15df0:	dd00      	ble.n	15df4 <_svfprintf_r+0xdfc>
   15df2:	e286      	b.n	16302 <_svfprintf_r+0x130a>
   15df4:	3608      	adds	r6, #8
   15df6:	4642      	mov	r2, r8
   15df8:	43d5      	mvns	r5, r2
   15dfa:	17ed      	asrs	r5, r5, #31
   15dfc:	4015      	ands	r5, r2
   15dfe:	1b5d      	subs	r5, r3, r5
   15e00:	2d00      	cmp	r5, #0
   15e02:	dc00      	bgt.n	15e06 <_svfprintf_r+0xe0e>
   15e04:	e4ee      	b.n	157e4 <_svfprintf_r+0x7ec>
   15e06:	4a28      	ldr	r2, [pc, #160]	; (15ea8 <_svfprintf_r+0xeb0>)
   15e08:	687b      	ldr	r3, [r7, #4]
   15e0a:	4691      	mov	r9, r2
   15e0c:	2d10      	cmp	r5, #16
   15e0e:	dd95      	ble.n	15d3c <_svfprintf_r+0xd44>
   15e10:	2210      	movs	r2, #16
   15e12:	0021      	movs	r1, r4
   15e14:	4690      	mov	r8, r2
   15e16:	9c09      	ldr	r4, [sp, #36]	; 0x24
   15e18:	0032      	movs	r2, r6
   15e1a:	002e      	movs	r6, r5
   15e1c:	464d      	mov	r5, r9
   15e1e:	e003      	b.n	15e28 <_svfprintf_r+0xe30>
   15e20:	3208      	adds	r2, #8
   15e22:	3e10      	subs	r6, #16
   15e24:	2e10      	cmp	r6, #16
   15e26:	dd85      	ble.n	15d34 <_svfprintf_r+0xd3c>
   15e28:	4640      	mov	r0, r8
   15e2a:	3110      	adds	r1, #16
   15e2c:	3301      	adds	r3, #1
   15e2e:	6015      	str	r5, [r2, #0]
   15e30:	6050      	str	r0, [r2, #4]
   15e32:	60b9      	str	r1, [r7, #8]
   15e34:	607b      	str	r3, [r7, #4]
   15e36:	2b07      	cmp	r3, #7
   15e38:	ddf2      	ble.n	15e20 <_svfprintf_r+0xe28>
   15e3a:	003a      	movs	r2, r7
   15e3c:	9906      	ldr	r1, [sp, #24]
   15e3e:	0020      	movs	r0, r4
   15e40:	f004 fe28 	bl	1aa94 <__ssprint_r>
   15e44:	2800      	cmp	r0, #0
   15e46:	d001      	beq.n	15e4c <_svfprintf_r+0xe54>
   15e48:	f7ff f95d 	bl	15106 <_svfprintf_r+0x10e>
   15e4c:	68b9      	ldr	r1, [r7, #8]
   15e4e:	687b      	ldr	r3, [r7, #4]
   15e50:	aa32      	add	r2, sp, #200	; 0xc8
   15e52:	e7e6      	b.n	15e22 <_svfprintf_r+0xe2a>
   15e54:	9a19      	ldr	r2, [sp, #100]	; 0x64
   15e56:	6032      	str	r2, [r6, #0]
   15e58:	9a18      	ldr	r2, [sp, #96]	; 0x60
   15e5a:	4694      	mov	ip, r2
   15e5c:	6072      	str	r2, [r6, #4]
   15e5e:	687a      	ldr	r2, [r7, #4]
   15e60:	4464      	add	r4, ip
   15e62:	3201      	adds	r2, #1
   15e64:	60bc      	str	r4, [r7, #8]
   15e66:	607a      	str	r2, [r7, #4]
   15e68:	2a07      	cmp	r2, #7
   15e6a:	dd00      	ble.n	15e6e <_svfprintf_r+0xe76>
   15e6c:	e230      	b.n	162d0 <_svfprintf_r+0x12d8>
   15e6e:	3608      	adds	r6, #8
   15e70:	e7a6      	b.n	15dc0 <_svfprintf_r+0xdc8>
   15e72:	003a      	movs	r2, r7
   15e74:	9906      	ldr	r1, [sp, #24]
   15e76:	9809      	ldr	r0, [sp, #36]	; 0x24
   15e78:	f004 fe0c 	bl	1aa94 <__ssprint_r>
   15e7c:	2800      	cmp	r0, #0
   15e7e:	d001      	beq.n	15e84 <_svfprintf_r+0xe8c>
   15e80:	f7ff f941 	bl	15106 <_svfprintf_r+0x10e>
   15e84:	68bc      	ldr	r4, [r7, #8]
   15e86:	687b      	ldr	r3, [r7, #4]
   15e88:	ae32      	add	r6, sp, #200	; 0xc8
   15e8a:	e513      	b.n	158b4 <_svfprintf_r+0x8bc>
   15e8c:	003a      	movs	r2, r7
   15e8e:	9906      	ldr	r1, [sp, #24]
   15e90:	9809      	ldr	r0, [sp, #36]	; 0x24
   15e92:	f004 fdff 	bl	1aa94 <__ssprint_r>
   15e96:	2800      	cmp	r0, #0
   15e98:	d001      	beq.n	15e9e <_svfprintf_r+0xea6>
   15e9a:	f7ff f934 	bl	15106 <_svfprintf_r+0x10e>
   15e9e:	687b      	ldr	r3, [r7, #4]
   15ea0:	68bc      	ldr	r4, [r7, #8]
   15ea2:	4698      	mov	r8, r3
   15ea4:	ae32      	add	r6, sp, #200	; 0xc8
   15ea6:	e513      	b.n	158d0 <_svfprintf_r+0x8d8>
   15ea8:	0001cf14 	.word	0x0001cf14
   15eac:	2307      	movs	r3, #7
   15eae:	3207      	adds	r2, #7
   15eb0:	439a      	bics	r2, r3
   15eb2:	3301      	adds	r3, #1
   15eb4:	469c      	mov	ip, r3
   15eb6:	4494      	add	ip, r2
   15eb8:	4663      	mov	r3, ip
   15eba:	930f      	str	r3, [sp, #60]	; 0x3c
   15ebc:	6853      	ldr	r3, [r2, #4]
   15ebe:	6812      	ldr	r2, [r2, #0]
   15ec0:	930d      	str	r3, [sp, #52]	; 0x34
   15ec2:	920c      	str	r2, [sp, #48]	; 0x30
   15ec4:	2b00      	cmp	r3, #0
   15ec6:	db01      	blt.n	15ecc <_svfprintf_r+0xed4>
   15ec8:	f7ff f97a 	bl	151c0 <_svfprintf_r+0x1c8>
   15ecc:	980c      	ldr	r0, [sp, #48]	; 0x30
   15ece:	990d      	ldr	r1, [sp, #52]	; 0x34
   15ed0:	2300      	movs	r3, #0
   15ed2:	4242      	negs	r2, r0
   15ed4:	418b      	sbcs	r3, r1
   15ed6:	0011      	movs	r1, r2
   15ed8:	001a      	movs	r2, r3
   15eda:	232d      	movs	r3, #45	; 0x2d
   15edc:	a816      	add	r0, sp, #88	; 0x58
   15ede:	77c3      	strb	r3, [r0, #31]
   15ee0:	0008      	movs	r0, r1
   15ee2:	4310      	orrs	r0, r2
   15ee4:	910c      	str	r1, [sp, #48]	; 0x30
   15ee6:	920d      	str	r2, [sp, #52]	; 0x34
   15ee8:	4698      	mov	r8, r3
   15eea:	0002      	movs	r2, r0
   15eec:	3b2c      	subs	r3, #44	; 0x2c
   15eee:	f7ff f970 	bl	151d2 <_svfprintf_r+0x1da>
   15ef2:	003a      	movs	r2, r7
   15ef4:	9906      	ldr	r1, [sp, #24]
   15ef6:	9809      	ldr	r0, [sp, #36]	; 0x24
   15ef8:	f004 fdcc 	bl	1aa94 <__ssprint_r>
   15efc:	2800      	cmp	r0, #0
   15efe:	d001      	beq.n	15f04 <_svfprintf_r+0xf0c>
   15f00:	f7ff f901 	bl	15106 <_svfprintf_r+0x10e>
   15f04:	68bc      	ldr	r4, [r7, #8]
   15f06:	ae32      	add	r6, sp, #200	; 0xc8
   15f08:	e418      	b.n	1573c <_svfprintf_r+0x744>
   15f0a:	9916      	ldr	r1, [sp, #88]	; 0x58
   15f0c:	9d15      	ldr	r5, [sp, #84]	; 0x54
   15f0e:	000a      	movs	r2, r1
   15f10:	0008      	movs	r0, r1
   15f12:	002b      	movs	r3, r5
   15f14:	0029      	movs	r1, r5
   15f16:	f005 f929 	bl	1b16c <__aeabi_dcmpun>
   15f1a:	2800      	cmp	r0, #0
   15f1c:	d000      	beq.n	15f20 <_svfprintf_r+0xf28>
   15f1e:	e2e6      	b.n	164ee <_svfprintf_r+0x14f6>
   15f20:	4653      	mov	r3, sl
   15f22:	3301      	adds	r3, #1
   15f24:	d100      	bne.n	15f28 <_svfprintf_r+0xf30>
   15f26:	e20d      	b.n	16344 <_svfprintf_r+0x134c>
   15f28:	2320      	movs	r3, #32
   15f2a:	9a12      	ldr	r2, [sp, #72]	; 0x48
   15f2c:	439a      	bics	r2, r3
   15f2e:	920e      	str	r2, [sp, #56]	; 0x38
   15f30:	2a47      	cmp	r2, #71	; 0x47
   15f32:	d100      	bne.n	15f36 <_svfprintf_r+0xf3e>
   15f34:	e11c      	b.n	16170 <_svfprintf_r+0x1178>
   15f36:	2380      	movs	r3, #128	; 0x80
   15f38:	005b      	lsls	r3, r3, #1
   15f3a:	4323      	orrs	r3, r4
   15f3c:	9308      	str	r3, [sp, #32]
   15f3e:	9b15      	ldr	r3, [sp, #84]	; 0x54
   15f40:	2b00      	cmp	r3, #0
   15f42:	da00      	bge.n	15f46 <_svfprintf_r+0xf4e>
   15f44:	e221      	b.n	1638a <_svfprintf_r+0x1392>
   15f46:	9a16      	ldr	r2, [sp, #88]	; 0x58
   15f48:	9307      	str	r3, [sp, #28]
   15f4a:	2300      	movs	r3, #0
   15f4c:	4691      	mov	r9, r2
   15f4e:	9310      	str	r3, [sp, #64]	; 0x40
   15f50:	9b12      	ldr	r3, [sp, #72]	; 0x48
   15f52:	2b66      	cmp	r3, #102	; 0x66
   15f54:	d100      	bne.n	15f58 <_svfprintf_r+0xf60>
   15f56:	e1fc      	b.n	16352 <_svfprintf_r+0x135a>
   15f58:	2b46      	cmp	r3, #70	; 0x46
   15f5a:	d100      	bne.n	15f5e <_svfprintf_r+0xf66>
   15f5c:	e0db      	b.n	16116 <_svfprintf_r+0x111e>
   15f5e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   15f60:	9809      	ldr	r0, [sp, #36]	; 0x24
   15f62:	3a45      	subs	r2, #69	; 0x45
   15f64:	0013      	movs	r3, r2
   15f66:	4259      	negs	r1, r3
   15f68:	4159      	adcs	r1, r3
   15f6a:	ab20      	add	r3, sp, #128	; 0x80
   15f6c:	000d      	movs	r5, r1
   15f6e:	9303      	str	r3, [sp, #12]
   15f70:	ab1f      	add	r3, sp, #124	; 0x7c
   15f72:	9302      	str	r3, [sp, #8]
   15f74:	2302      	movs	r3, #2
   15f76:	aa23      	add	r2, sp, #140	; 0x8c
   15f78:	4455      	add	r5, sl
   15f7a:	921b      	str	r2, [sp, #108]	; 0x6c
   15f7c:	9204      	str	r2, [sp, #16]
   15f7e:	9300      	str	r3, [sp, #0]
   15f80:	9501      	str	r5, [sp, #4]
   15f82:	9b07      	ldr	r3, [sp, #28]
   15f84:	464a      	mov	r2, r9
   15f86:	f002 f813 	bl	17fb0 <_dtoa_r>
   15f8a:	9b12      	ldr	r3, [sp, #72]	; 0x48
   15f8c:	9011      	str	r0, [sp, #68]	; 0x44
   15f8e:	2b67      	cmp	r3, #103	; 0x67
   15f90:	d000      	beq.n	15f94 <_svfprintf_r+0xf9c>
   15f92:	e239      	b.n	16408 <_svfprintf_r+0x1410>
   15f94:	9b11      	ldr	r3, [sp, #68]	; 0x44
   15f96:	4698      	mov	r8, r3
   15f98:	44a8      	add	r8, r5
   15f9a:	07e3      	lsls	r3, r4, #31
   15f9c:	d400      	bmi.n	15fa0 <_svfprintf_r+0xfa8>
   15f9e:	e28b      	b.n	164b8 <_svfprintf_r+0x14c0>
   15fa0:	2300      	movs	r3, #0
   15fa2:	2200      	movs	r2, #0
   15fa4:	4648      	mov	r0, r9
   15fa6:	9907      	ldr	r1, [sp, #28]
   15fa8:	f7fe fbb6 	bl	14718 <__aeabi_dcmpeq>
   15fac:	4643      	mov	r3, r8
   15fae:	2800      	cmp	r0, #0
   15fb0:	d10a      	bne.n	15fc8 <_svfprintf_r+0xfd0>
   15fb2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   15fb4:	4543      	cmp	r3, r8
   15fb6:	d207      	bcs.n	15fc8 <_svfprintf_r+0xfd0>
   15fb8:	2130      	movs	r1, #48	; 0x30
   15fba:	4640      	mov	r0, r8
   15fbc:	1c5a      	adds	r2, r3, #1
   15fbe:	9223      	str	r2, [sp, #140]	; 0x8c
   15fc0:	7019      	strb	r1, [r3, #0]
   15fc2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   15fc4:	4298      	cmp	r0, r3
   15fc6:	d8f9      	bhi.n	15fbc <_svfprintf_r+0xfc4>
   15fc8:	9a11      	ldr	r2, [sp, #68]	; 0x44
   15fca:	1a9b      	subs	r3, r3, r2
   15fcc:	9314      	str	r3, [sp, #80]	; 0x50
   15fce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   15fd0:	2b47      	cmp	r3, #71	; 0x47
   15fd2:	d100      	bne.n	15fd6 <_svfprintf_r+0xfde>
   15fd4:	e0f6      	b.n	161c4 <_svfprintf_r+0x11cc>
   15fd6:	9b12      	ldr	r3, [sp, #72]	; 0x48
   15fd8:	2b65      	cmp	r3, #101	; 0x65
   15fda:	dc00      	bgt.n	15fde <_svfprintf_r+0xfe6>
   15fdc:	e226      	b.n	1642c <_svfprintf_r+0x1434>
   15fde:	9b12      	ldr	r3, [sp, #72]	; 0x48
   15fe0:	2b66      	cmp	r3, #102	; 0x66
   15fe2:	d100      	bne.n	15fe6 <_svfprintf_r+0xfee>
   15fe4:	e1f4      	b.n	163d0 <_svfprintf_r+0x13d8>
   15fe6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   15fe8:	9313      	str	r3, [sp, #76]	; 0x4c
   15fea:	9b14      	ldr	r3, [sp, #80]	; 0x50
   15fec:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   15fee:	0019      	movs	r1, r3
   15ff0:	4291      	cmp	r1, r2
   15ff2:	dd00      	ble.n	15ff6 <_svfprintf_r+0xffe>
   15ff4:	e1d4      	b.n	163a0 <_svfprintf_r+0x13a8>
   15ff6:	07e3      	lsls	r3, r4, #31
   15ff8:	d500      	bpl.n	15ffc <_svfprintf_r+0x1004>
   15ffa:	e249      	b.n	16490 <_svfprintf_r+0x1498>
   15ffc:	43d3      	mvns	r3, r2
   15ffe:	17db      	asrs	r3, r3, #31
   16000:	0011      	movs	r1, r2
   16002:	401a      	ands	r2, r3
   16004:	2367      	movs	r3, #103	; 0x67
   16006:	9207      	str	r2, [sp, #28]
   16008:	910e      	str	r1, [sp, #56]	; 0x38
   1600a:	9312      	str	r3, [sp, #72]	; 0x48
   1600c:	9b10      	ldr	r3, [sp, #64]	; 0x40
   1600e:	2b00      	cmp	r3, #0
   16010:	d000      	beq.n	16014 <_svfprintf_r+0x101c>
   16012:	e0cf      	b.n	161b4 <_svfprintf_r+0x11bc>
   16014:	ab16      	add	r3, sp, #88	; 0x58
   16016:	7fdb      	ldrb	r3, [r3, #31]
   16018:	4698      	mov	r8, r3
   1601a:	2300      	movs	r3, #0
   1601c:	469a      	mov	sl, r3
   1601e:	f7ff f903 	bl	15228 <_svfprintf_r+0x230>
   16022:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   16024:	990a      	ldr	r1, [sp, #40]	; 0x28
   16026:	6813      	ldr	r3, [r2, #0]
   16028:	6019      	str	r1, [r3, #0]
   1602a:	0013      	movs	r3, r2
   1602c:	3304      	adds	r3, #4
   1602e:	930f      	str	r3, [sp, #60]	; 0x3c
   16030:	f7ff f80d 	bl	1504e <_svfprintf_r+0x56>
   16034:	003a      	movs	r2, r7
   16036:	9906      	ldr	r1, [sp, #24]
   16038:	9809      	ldr	r0, [sp, #36]	; 0x24
   1603a:	f004 fd2b 	bl	1aa94 <__ssprint_r>
   1603e:	2800      	cmp	r0, #0
   16040:	d001      	beq.n	16046 <_svfprintf_r+0x104e>
   16042:	f7ff f860 	bl	15106 <_svfprintf_r+0x10e>
   16046:	ae32      	add	r6, sp, #200	; 0xc8
   16048:	e48e      	b.n	15968 <_svfprintf_r+0x970>
   1604a:	4bde      	ldr	r3, [pc, #888]	; (163c4 <_svfprintf_r+0x13cc>)
   1604c:	3401      	adds	r4, #1
   1604e:	6033      	str	r3, [r6, #0]
   16050:	2301      	movs	r3, #1
   16052:	6073      	str	r3, [r6, #4]
   16054:	687b      	ldr	r3, [r7, #4]
   16056:	60bc      	str	r4, [r7, #8]
   16058:	3301      	adds	r3, #1
   1605a:	607b      	str	r3, [r7, #4]
   1605c:	2b07      	cmp	r3, #7
   1605e:	dc7a      	bgt.n	16156 <_svfprintf_r+0x115e>
   16060:	3608      	adds	r6, #8
   16062:	2800      	cmp	r0, #0
   16064:	d107      	bne.n	16076 <_svfprintf_r+0x107e>
   16066:	9b14      	ldr	r3, [sp, #80]	; 0x50
   16068:	2b00      	cmp	r3, #0
   1606a:	d104      	bne.n	16076 <_svfprintf_r+0x107e>
   1606c:	9b08      	ldr	r3, [sp, #32]
   1606e:	07db      	lsls	r3, r3, #31
   16070:	d401      	bmi.n	16076 <_svfprintf_r+0x107e>
   16072:	f7ff fbb7 	bl	157e4 <_svfprintf_r+0x7ec>
   16076:	9b19      	ldr	r3, [sp, #100]	; 0x64
   16078:	6033      	str	r3, [r6, #0]
   1607a:	9b18      	ldr	r3, [sp, #96]	; 0x60
   1607c:	1919      	adds	r1, r3, r4
   1607e:	6073      	str	r3, [r6, #4]
   16080:	687b      	ldr	r3, [r7, #4]
   16082:	60b9      	str	r1, [r7, #8]
   16084:	3301      	adds	r3, #1
   16086:	607b      	str	r3, [r7, #4]
   16088:	2b07      	cmp	r3, #7
   1608a:	dd00      	ble.n	1608e <_svfprintf_r+0x1096>
   1608c:	e1f2      	b.n	16474 <_svfprintf_r+0x147c>
   1608e:	0032      	movs	r2, r6
   16090:	3208      	adds	r2, #8
   16092:	2800      	cmp	r0, #0
   16094:	da00      	bge.n	16098 <_svfprintf_r+0x10a0>
   16096:	e1cc      	b.n	16432 <_svfprintf_r+0x143a>
   16098:	9811      	ldr	r0, [sp, #68]	; 0x44
   1609a:	3301      	adds	r3, #1
   1609c:	6010      	str	r0, [r2, #0]
   1609e:	9814      	ldr	r0, [sp, #80]	; 0x50
   160a0:	607b      	str	r3, [r7, #4]
   160a2:	1844      	adds	r4, r0, r1
   160a4:	6050      	str	r0, [r2, #4]
   160a6:	60bc      	str	r4, [r7, #8]
   160a8:	2b07      	cmp	r3, #7
   160aa:	dd00      	ble.n	160ae <_svfprintf_r+0x10b6>
   160ac:	e437      	b.n	1591e <_svfprintf_r+0x926>
   160ae:	3208      	adds	r2, #8
   160b0:	0016      	movs	r6, r2
   160b2:	f7ff fb97 	bl	157e4 <_svfprintf_r+0x7ec>
   160b6:	990f      	ldr	r1, [sp, #60]	; 0x3c
   160b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   160ba:	680b      	ldr	r3, [r1, #0]
   160bc:	601a      	str	r2, [r3, #0]
   160be:	17d2      	asrs	r2, r2, #31
   160c0:	605a      	str	r2, [r3, #4]
   160c2:	000b      	movs	r3, r1
   160c4:	3304      	adds	r3, #4
   160c6:	930f      	str	r3, [sp, #60]	; 0x3c
   160c8:	f7fe ffc1 	bl	1504e <_svfprintf_r+0x56>
   160cc:	464b      	mov	r3, r9
   160ce:	3101      	adds	r1, #1
   160d0:	431c      	orrs	r4, r3
   160d2:	780b      	ldrb	r3, [r1, #0]
   160d4:	f7fe fff4 	bl	150c0 <_svfprintf_r+0xc8>
   160d8:	4bbb      	ldr	r3, [pc, #748]	; (163c8 <_svfprintf_r+0x13d0>)
   160da:	9311      	str	r3, [sp, #68]	; 0x44
   160dc:	f7ff f937 	bl	1534e <_svfprintf_r+0x356>
   160e0:	003a      	movs	r2, r7
   160e2:	9906      	ldr	r1, [sp, #24]
   160e4:	9809      	ldr	r0, [sp, #36]	; 0x24
   160e6:	f004 fcd5 	bl	1aa94 <__ssprint_r>
   160ea:	2800      	cmp	r0, #0
   160ec:	d001      	beq.n	160f2 <_svfprintf_r+0x10fa>
   160ee:	f7ff f80a 	bl	15106 <_svfprintf_r+0x10e>
   160f2:	68bc      	ldr	r4, [r7, #8]
   160f4:	ae32      	add	r6, sp, #200	; 0xc8
   160f6:	e5f1      	b.n	15cdc <_svfprintf_r+0xce4>
   160f8:	2140      	movs	r1, #64	; 0x40
   160fa:	9809      	ldr	r0, [sp, #36]	; 0x24
   160fc:	f003 fbfa 	bl	198f4 <_malloc_r>
   16100:	9b06      	ldr	r3, [sp, #24]
   16102:	6018      	str	r0, [r3, #0]
   16104:	6118      	str	r0, [r3, #16]
   16106:	2800      	cmp	r0, #0
   16108:	d100      	bne.n	1610c <_svfprintf_r+0x1114>
   1610a:	e24f      	b.n	165ac <_svfprintf_r+0x15b4>
   1610c:	2340      	movs	r3, #64	; 0x40
   1610e:	9a06      	ldr	r2, [sp, #24]
   16110:	6153      	str	r3, [r2, #20]
   16112:	f7fe ff8e 	bl	15032 <_svfprintf_r+0x3a>
   16116:	ab23      	add	r3, sp, #140	; 0x8c
   16118:	931b      	str	r3, [sp, #108]	; 0x6c
   1611a:	9304      	str	r3, [sp, #16]
   1611c:	ab20      	add	r3, sp, #128	; 0x80
   1611e:	9303      	str	r3, [sp, #12]
   16120:	ab1f      	add	r3, sp, #124	; 0x7c
   16122:	9302      	str	r3, [sp, #8]
   16124:	4653      	mov	r3, sl
   16126:	9301      	str	r3, [sp, #4]
   16128:	2303      	movs	r3, #3
   1612a:	464a      	mov	r2, r9
   1612c:	9300      	str	r3, [sp, #0]
   1612e:	9809      	ldr	r0, [sp, #36]	; 0x24
   16130:	9b07      	ldr	r3, [sp, #28]
   16132:	f001 ff3d 	bl	17fb0 <_dtoa_r>
   16136:	4655      	mov	r5, sl
   16138:	9011      	str	r0, [sp, #68]	; 0x44
   1613a:	9b11      	ldr	r3, [sp, #68]	; 0x44
   1613c:	4698      	mov	r8, r3
   1613e:	9b12      	ldr	r3, [sp, #72]	; 0x48
   16140:	44a8      	add	r8, r5
   16142:	2b46      	cmp	r3, #70	; 0x46
   16144:	d000      	beq.n	16148 <_svfprintf_r+0x1150>
   16146:	e72b      	b.n	15fa0 <_svfprintf_r+0xfa8>
   16148:	9b11      	ldr	r3, [sp, #68]	; 0x44
   1614a:	781b      	ldrb	r3, [r3, #0]
   1614c:	2b30      	cmp	r3, #48	; 0x30
   1614e:	d016      	beq.n	1617e <_svfprintf_r+0x1186>
   16150:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   16152:	4498      	add	r8, r3
   16154:	e724      	b.n	15fa0 <_svfprintf_r+0xfa8>
   16156:	003a      	movs	r2, r7
   16158:	9906      	ldr	r1, [sp, #24]
   1615a:	9809      	ldr	r0, [sp, #36]	; 0x24
   1615c:	f004 fc9a 	bl	1aa94 <__ssprint_r>
   16160:	2800      	cmp	r0, #0
   16162:	d001      	beq.n	16168 <_svfprintf_r+0x1170>
   16164:	f7fe ffcf 	bl	15106 <_svfprintf_r+0x10e>
   16168:	981f      	ldr	r0, [sp, #124]	; 0x7c
   1616a:	68bc      	ldr	r4, [r7, #8]
   1616c:	ae32      	add	r6, sp, #200	; 0xc8
   1616e:	e778      	b.n	16062 <_svfprintf_r+0x106a>
   16170:	4653      	mov	r3, sl
   16172:	2b00      	cmp	r3, #0
   16174:	d000      	beq.n	16178 <_svfprintf_r+0x1180>
   16176:	e6de      	b.n	15f36 <_svfprintf_r+0xf3e>
   16178:	3301      	adds	r3, #1
   1617a:	469a      	mov	sl, r3
   1617c:	e6db      	b.n	15f36 <_svfprintf_r+0xf3e>
   1617e:	2200      	movs	r2, #0
   16180:	2300      	movs	r3, #0
   16182:	4648      	mov	r0, r9
   16184:	9907      	ldr	r1, [sp, #28]
   16186:	f7fe fac7 	bl	14718 <__aeabi_dcmpeq>
   1618a:	2800      	cmp	r0, #0
   1618c:	d1e0      	bne.n	16150 <_svfprintf_r+0x1158>
   1618e:	2301      	movs	r3, #1
   16190:	1b5b      	subs	r3, r3, r5
   16192:	931f      	str	r3, [sp, #124]	; 0x7c
   16194:	4498      	add	r8, r3
   16196:	e703      	b.n	15fa0 <_svfprintf_r+0xfa8>
   16198:	9a11      	ldr	r2, [sp, #68]	; 0x44
   1619a:	ab32      	add	r3, sp, #200	; 0xc8
   1619c:	1a9b      	subs	r3, r3, r2
   1619e:	930e      	str	r3, [sp, #56]	; 0x38
   161a0:	f7ff f83a 	bl	15218 <_svfprintf_r+0x220>
   161a4:	9811      	ldr	r0, [sp, #68]	; 0x44
   161a6:	f7fe fe47 	bl	14e38 <strlen>
   161aa:	0002      	movs	r2, r0
   161ac:	900e      	str	r0, [sp, #56]	; 0x38
   161ae:	0003      	movs	r3, r0
   161b0:	f7ff f9cd 	bl	1554e <_svfprintf_r+0x556>
   161b4:	232d      	movs	r3, #45	; 0x2d
   161b6:	aa16      	add	r2, sp, #88	; 0x58
   161b8:	77d3      	strb	r3, [r2, #31]
   161ba:	4698      	mov	r8, r3
   161bc:	2300      	movs	r3, #0
   161be:	469a      	mov	sl, r3
   161c0:	f7ff f835 	bl	1522e <_svfprintf_r+0x236>
   161c4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   161c6:	9313      	str	r3, [sp, #76]	; 0x4c
   161c8:	1cda      	adds	r2, r3, #3
   161ca:	db02      	blt.n	161d2 <_svfprintf_r+0x11da>
   161cc:	459a      	cmp	sl, r3
   161ce:	db00      	blt.n	161d2 <_svfprintf_r+0x11da>
   161d0:	e70b      	b.n	15fea <_svfprintf_r+0xff2>
   161d2:	9b12      	ldr	r3, [sp, #72]	; 0x48
   161d4:	3b02      	subs	r3, #2
   161d6:	9312      	str	r3, [sp, #72]	; 0x48
   161d8:	222c      	movs	r2, #44	; 0x2c
   161da:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   161dc:	2148      	movs	r1, #72	; 0x48
   161de:	1e5d      	subs	r5, r3, #1
   161e0:	ab16      	add	r3, sp, #88	; 0x58
   161e2:	189b      	adds	r3, r3, r2
   161e4:	466a      	mov	r2, sp
   161e6:	1852      	adds	r2, r2, r1
   161e8:	7812      	ldrb	r2, [r2, #0]
   161ea:	951f      	str	r5, [sp, #124]	; 0x7c
   161ec:	701a      	strb	r2, [r3, #0]
   161ee:	2d00      	cmp	r5, #0
   161f0:	da00      	bge.n	161f4 <_svfprintf_r+0x11fc>
   161f2:	e1a4      	b.n	1653e <_svfprintf_r+0x1546>
   161f4:	212d      	movs	r1, #45	; 0x2d
   161f6:	232b      	movs	r3, #43	; 0x2b
   161f8:	aa16      	add	r2, sp, #88	; 0x58
   161fa:	1852      	adds	r2, r2, r1
   161fc:	7013      	strb	r3, [r2, #0]
   161fe:	2d09      	cmp	r5, #9
   16200:	dc00      	bgt.n	16204 <_svfprintf_r+0x120c>
   16202:	e14c      	b.n	1649e <_svfprintf_r+0x14a6>
   16204:	aa16      	add	r2, sp, #88	; 0x58
   16206:	233b      	movs	r3, #59	; 0x3b
   16208:	4694      	mov	ip, r2
   1620a:	4463      	add	r3, ip
   1620c:	469a      	mov	sl, r3
   1620e:	46b1      	mov	r9, r6
   16210:	46a0      	mov	r8, r4
   16212:	4656      	mov	r6, sl
   16214:	e000      	b.n	16218 <_svfprintf_r+0x1220>
   16216:	0026      	movs	r6, r4
   16218:	0028      	movs	r0, r5
   1621a:	210a      	movs	r1, #10
   1621c:	f7fb fc8c 	bl	11b38 <__aeabi_idivmod>
   16220:	1e74      	subs	r4, r6, #1
   16222:	3130      	adds	r1, #48	; 0x30
   16224:	7021      	strb	r1, [r4, #0]
   16226:	0028      	movs	r0, r5
   16228:	210a      	movs	r1, #10
   1622a:	f7fb fb9f 	bl	1196c <__divsi3>
   1622e:	0005      	movs	r5, r0
   16230:	2809      	cmp	r0, #9
   16232:	dcf0      	bgt.n	16216 <_svfprintf_r+0x121e>
   16234:	0023      	movs	r3, r4
   16236:	4644      	mov	r4, r8
   16238:	46b0      	mov	r8, r6
   1623a:	464e      	mov	r6, r9
   1623c:	4699      	mov	r9, r3
   1623e:	0003      	movs	r3, r0
   16240:	3330      	adds	r3, #48	; 0x30
   16242:	b2d8      	uxtb	r0, r3
   16244:	4643      	mov	r3, r8
   16246:	3b02      	subs	r3, #2
   16248:	7018      	strb	r0, [r3, #0]
   1624a:	459a      	cmp	sl, r3
   1624c:	d800      	bhi.n	16250 <_svfprintf_r+0x1258>
   1624e:	e1b4      	b.n	165ba <_svfprintf_r+0x15c2>
   16250:	4642      	mov	r2, r8
   16252:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   16254:	4645      	mov	r5, r8
   16256:	1a99      	subs	r1, r3, r2
   16258:	2301      	movs	r3, #1
   1625a:	3107      	adds	r1, #7
   1625c:	425b      	negs	r3, r3
   1625e:	e001      	b.n	16264 <_svfprintf_r+0x126c>
   16260:	5ce8      	ldrb	r0, [r5, r3]
   16262:	3301      	adds	r3, #1
   16264:	aa21      	add	r2, sp, #132	; 0x84
   16266:	18d2      	adds	r2, r2, r3
   16268:	70d0      	strb	r0, [r2, #3]
   1626a:	428b      	cmp	r3, r1
   1626c:	d1f8      	bne.n	16260 <_svfprintf_r+0x1268>
   1626e:	a916      	add	r1, sp, #88	; 0x58
   16270:	468c      	mov	ip, r1
   16272:	222e      	movs	r2, #46	; 0x2e
   16274:	464b      	mov	r3, r9
   16276:	4462      	add	r2, ip
   16278:	4694      	mov	ip, r2
   1627a:	1afb      	subs	r3, r7, r3
   1627c:	4463      	add	r3, ip
   1627e:	aa21      	add	r2, sp, #132	; 0x84
   16280:	9914      	ldr	r1, [sp, #80]	; 0x50
   16282:	1a9b      	subs	r3, r3, r2
   16284:	469c      	mov	ip, r3
   16286:	000a      	movs	r2, r1
   16288:	4462      	add	r2, ip
   1628a:	931a      	str	r3, [sp, #104]	; 0x68
   1628c:	920e      	str	r2, [sp, #56]	; 0x38
   1628e:	2901      	cmp	r1, #1
   16290:	dc00      	bgt.n	16294 <_svfprintf_r+0x129c>
   16292:	e145      	b.n	16520 <_svfprintf_r+0x1528>
   16294:	9a18      	ldr	r2, [sp, #96]	; 0x60
   16296:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   16298:	4694      	mov	ip, r2
   1629a:	4463      	add	r3, ip
   1629c:	001a      	movs	r2, r3
   1629e:	930e      	str	r3, [sp, #56]	; 0x38
   162a0:	43db      	mvns	r3, r3
   162a2:	17db      	asrs	r3, r3, #31
   162a4:	401a      	ands	r2, r3
   162a6:	2300      	movs	r3, #0
   162a8:	9207      	str	r2, [sp, #28]
   162aa:	9313      	str	r3, [sp, #76]	; 0x4c
   162ac:	e6ae      	b.n	1600c <_svfprintf_r+0x1014>
   162ae:	2301      	movs	r3, #1
   162b0:	425b      	negs	r3, r3
   162b2:	930a      	str	r3, [sp, #40]	; 0x28
   162b4:	f7fe ff2d 	bl	15112 <_svfprintf_r+0x11a>
   162b8:	003a      	movs	r2, r7
   162ba:	9906      	ldr	r1, [sp, #24]
   162bc:	9809      	ldr	r0, [sp, #36]	; 0x24
   162be:	f004 fbe9 	bl	1aa94 <__ssprint_r>
   162c2:	2800      	cmp	r0, #0
   162c4:	d001      	beq.n	162ca <_svfprintf_r+0x12d2>
   162c6:	f7fe ff1e 	bl	15106 <_svfprintf_r+0x10e>
   162ca:	68bc      	ldr	r4, [r7, #8]
   162cc:	ae32      	add	r6, sp, #200	; 0xc8
   162ce:	e43c      	b.n	15b4a <_svfprintf_r+0xb52>
   162d0:	003a      	movs	r2, r7
   162d2:	9906      	ldr	r1, [sp, #24]
   162d4:	9809      	ldr	r0, [sp, #36]	; 0x24
   162d6:	f004 fbdd 	bl	1aa94 <__ssprint_r>
   162da:	2800      	cmp	r0, #0
   162dc:	d001      	beq.n	162e2 <_svfprintf_r+0x12ea>
   162de:	f7fe ff12 	bl	15106 <_svfprintf_r+0x10e>
   162e2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   162e4:	68bc      	ldr	r4, [r7, #8]
   162e6:	ae32      	add	r6, sp, #200	; 0xc8
   162e8:	e56a      	b.n	15dc0 <_svfprintf_r+0xdc8>
   162ea:	003a      	movs	r2, r7
   162ec:	9906      	ldr	r1, [sp, #24]
   162ee:	9809      	ldr	r0, [sp, #36]	; 0x24
   162f0:	f004 fbd0 	bl	1aa94 <__ssprint_r>
   162f4:	2800      	cmp	r0, #0
   162f6:	d001      	beq.n	162fc <_svfprintf_r+0x1304>
   162f8:	f7fe ff05 	bl	15106 <_svfprintf_r+0x10e>
   162fc:	68bc      	ldr	r4, [r7, #8]
   162fe:	ae32      	add	r6, sp, #200	; 0xc8
   16300:	e557      	b.n	15db2 <_svfprintf_r+0xdba>
   16302:	003a      	movs	r2, r7
   16304:	9906      	ldr	r1, [sp, #24]
   16306:	9809      	ldr	r0, [sp, #36]	; 0x24
   16308:	f004 fbc4 	bl	1aa94 <__ssprint_r>
   1630c:	2800      	cmp	r0, #0
   1630e:	d001      	beq.n	16314 <_svfprintf_r+0x131c>
   16310:	f7fe fef9 	bl	15106 <_svfprintf_r+0x10e>
   16314:	9b14      	ldr	r3, [sp, #80]	; 0x50
   16316:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   16318:	68bc      	ldr	r4, [r7, #8]
   1631a:	1a9b      	subs	r3, r3, r2
   1631c:	ae32      	add	r6, sp, #200	; 0xc8
   1631e:	e56a      	b.n	15df6 <_svfprintf_r+0xdfe>
   16320:	4653      	mov	r3, sl
   16322:	9307      	str	r3, [sp, #28]
   16324:	2b06      	cmp	r3, #6
   16326:	d901      	bls.n	1632c <_svfprintf_r+0x1334>
   16328:	2306      	movs	r3, #6
   1632a:	9307      	str	r3, [sp, #28]
   1632c:	9b07      	ldr	r3, [sp, #28]
   1632e:	950f      	str	r5, [sp, #60]	; 0x3c
   16330:	930e      	str	r3, [sp, #56]	; 0x38
   16332:	2300      	movs	r3, #0
   16334:	4698      	mov	r8, r3
   16336:	469a      	mov	sl, r3
   16338:	9313      	str	r3, [sp, #76]	; 0x4c
   1633a:	4b24      	ldr	r3, [pc, #144]	; (163cc <_svfprintf_r+0x13d4>)
   1633c:	9408      	str	r4, [sp, #32]
   1633e:	9311      	str	r3, [sp, #68]	; 0x44
   16340:	f7fe ff78 	bl	15234 <_svfprintf_r+0x23c>
   16344:	2320      	movs	r3, #32
   16346:	9a12      	ldr	r2, [sp, #72]	; 0x48
   16348:	439a      	bics	r2, r3
   1634a:	3b1a      	subs	r3, #26
   1634c:	920e      	str	r2, [sp, #56]	; 0x38
   1634e:	469a      	mov	sl, r3
   16350:	e5f1      	b.n	15f36 <_svfprintf_r+0xf3e>
   16352:	ab23      	add	r3, sp, #140	; 0x8c
   16354:	931b      	str	r3, [sp, #108]	; 0x6c
   16356:	9304      	str	r3, [sp, #16]
   16358:	ab20      	add	r3, sp, #128	; 0x80
   1635a:	9303      	str	r3, [sp, #12]
   1635c:	ab1f      	add	r3, sp, #124	; 0x7c
   1635e:	9302      	str	r3, [sp, #8]
   16360:	4653      	mov	r3, sl
   16362:	9301      	str	r3, [sp, #4]
   16364:	2303      	movs	r3, #3
   16366:	464a      	mov	r2, r9
   16368:	9300      	str	r3, [sp, #0]
   1636a:	9809      	ldr	r0, [sp, #36]	; 0x24
   1636c:	9b07      	ldr	r3, [sp, #28]
   1636e:	f001 fe1f 	bl	17fb0 <_dtoa_r>
   16372:	0003      	movs	r3, r0
   16374:	4453      	add	r3, sl
   16376:	9011      	str	r0, [sp, #68]	; 0x44
   16378:	4698      	mov	r8, r3
   1637a:	4655      	mov	r5, sl
   1637c:	e6e4      	b.n	16148 <_svfprintf_r+0x1150>
   1637e:	232d      	movs	r3, #45	; 0x2d
   16380:	aa16      	add	r2, sp, #88	; 0x58
   16382:	77d3      	strb	r3, [r2, #31]
   16384:	4698      	mov	r8, r3
   16386:	f7fe ffdb 	bl	15340 <_svfprintf_r+0x348>
   1638a:	2280      	movs	r2, #128	; 0x80
   1638c:	0612      	lsls	r2, r2, #24
   1638e:	4694      	mov	ip, r2
   16390:	9b16      	ldr	r3, [sp, #88]	; 0x58
   16392:	4699      	mov	r9, r3
   16394:	9b15      	ldr	r3, [sp, #84]	; 0x54
   16396:	4463      	add	r3, ip
   16398:	9307      	str	r3, [sp, #28]
   1639a:	232d      	movs	r3, #45	; 0x2d
   1639c:	9310      	str	r3, [sp, #64]	; 0x40
   1639e:	e5d7      	b.n	15f50 <_svfprintf_r+0xf58>
   163a0:	9a18      	ldr	r2, [sp, #96]	; 0x60
   163a2:	9b14      	ldr	r3, [sp, #80]	; 0x50
   163a4:	4694      	mov	ip, r2
   163a6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   163a8:	4463      	add	r3, ip
   163aa:	930e      	str	r3, [sp, #56]	; 0x38
   163ac:	2a00      	cmp	r2, #0
   163ae:	dc00      	bgt.n	163b2 <_svfprintf_r+0x13ba>
   163b0:	e0ce      	b.n	16550 <_svfprintf_r+0x1558>
   163b2:	001a      	movs	r2, r3
   163b4:	43db      	mvns	r3, r3
   163b6:	17db      	asrs	r3, r3, #31
   163b8:	401a      	ands	r2, r3
   163ba:	2367      	movs	r3, #103	; 0x67
   163bc:	9207      	str	r2, [sp, #28]
   163be:	9312      	str	r3, [sp, #72]	; 0x48
   163c0:	e624      	b.n	1600c <_svfprintf_r+0x1014>
   163c2:	46c0      	nop			; (mov r8, r8)
   163c4:	0001c9f8 	.word	0x0001c9f8
   163c8:	0001cec8 	.word	0x0001cec8
   163cc:	0001cefc 	.word	0x0001cefc
   163d0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   163d2:	9313      	str	r3, [sp, #76]	; 0x4c
   163d4:	2b00      	cmp	r3, #0
   163d6:	dc00      	bgt.n	163da <_svfprintf_r+0x13e2>
   163d8:	e0d5      	b.n	16586 <_svfprintf_r+0x158e>
   163da:	4652      	mov	r2, sl
   163dc:	2a00      	cmp	r2, #0
   163de:	d000      	beq.n	163e2 <_svfprintf_r+0x13ea>
   163e0:	e092      	b.n	16508 <_svfprintf_r+0x1510>
   163e2:	07e2      	lsls	r2, r4, #31
   163e4:	d500      	bpl.n	163e8 <_svfprintf_r+0x13f0>
   163e6:	e08f      	b.n	16508 <_svfprintf_r+0x1510>
   163e8:	9307      	str	r3, [sp, #28]
   163ea:	930e      	str	r3, [sp, #56]	; 0x38
   163ec:	e60e      	b.n	1600c <_svfprintf_r+0x1014>
   163ee:	ab16      	add	r3, sp, #88	; 0x58
   163f0:	7fdb      	ldrb	r3, [r3, #31]
   163f2:	950f      	str	r5, [sp, #60]	; 0x3c
   163f4:	4698      	mov	r8, r3
   163f6:	4653      	mov	r3, sl
   163f8:	9307      	str	r3, [sp, #28]
   163fa:	930e      	str	r3, [sp, #56]	; 0x38
   163fc:	2300      	movs	r3, #0
   163fe:	9408      	str	r4, [sp, #32]
   16400:	469a      	mov	sl, r3
   16402:	9313      	str	r3, [sp, #76]	; 0x4c
   16404:	f7fe ff10 	bl	15228 <_svfprintf_r+0x230>
   16408:	9b11      	ldr	r3, [sp, #68]	; 0x44
   1640a:	4698      	mov	r8, r3
   1640c:	9b12      	ldr	r3, [sp, #72]	; 0x48
   1640e:	44a8      	add	r8, r5
   16410:	2b47      	cmp	r3, #71	; 0x47
   16412:	d000      	beq.n	16416 <_svfprintf_r+0x141e>
   16414:	e5c4      	b.n	15fa0 <_svfprintf_r+0xfa8>
   16416:	07e3      	lsls	r3, r4, #31
   16418:	d500      	bpl.n	1641c <_svfprintf_r+0x1424>
   1641a:	e68e      	b.n	1613a <_svfprintf_r+0x1142>
   1641c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   1641e:	9a11      	ldr	r2, [sp, #68]	; 0x44
   16420:	1a9b      	subs	r3, r3, r2
   16422:	9314      	str	r3, [sp, #80]	; 0x50
   16424:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   16426:	2b47      	cmp	r3, #71	; 0x47
   16428:	d100      	bne.n	1642c <_svfprintf_r+0x1434>
   1642a:	e6cb      	b.n	161c4 <_svfprintf_r+0x11cc>
   1642c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   1642e:	9313      	str	r3, [sp, #76]	; 0x4c
   16430:	e6d2      	b.n	161d8 <_svfprintf_r+0x11e0>
   16432:	4244      	negs	r4, r0
   16434:	3010      	adds	r0, #16
   16436:	db00      	blt.n	1643a <_svfprintf_r+0x1442>
   16438:	e0d0      	b.n	165dc <_svfprintf_r+0x15e4>
   1643a:	486e      	ldr	r0, [pc, #440]	; (165f4 <_svfprintf_r+0x15fc>)
   1643c:	2610      	movs	r6, #16
   1643e:	0005      	movs	r5, r0
   16440:	e003      	b.n	1644a <_svfprintf_r+0x1452>
   16442:	3208      	adds	r2, #8
   16444:	3c10      	subs	r4, #16
   16446:	2c10      	cmp	r4, #16
   16448:	dd38      	ble.n	164bc <_svfprintf_r+0x14c4>
   1644a:	3110      	adds	r1, #16
   1644c:	3301      	adds	r3, #1
   1644e:	6015      	str	r5, [r2, #0]
   16450:	6056      	str	r6, [r2, #4]
   16452:	60b9      	str	r1, [r7, #8]
   16454:	607b      	str	r3, [r7, #4]
   16456:	2b07      	cmp	r3, #7
   16458:	ddf3      	ble.n	16442 <_svfprintf_r+0x144a>
   1645a:	003a      	movs	r2, r7
   1645c:	9906      	ldr	r1, [sp, #24]
   1645e:	9809      	ldr	r0, [sp, #36]	; 0x24
   16460:	f004 fb18 	bl	1aa94 <__ssprint_r>
   16464:	2800      	cmp	r0, #0
   16466:	d001      	beq.n	1646c <_svfprintf_r+0x1474>
   16468:	f7fe fe4d 	bl	15106 <_svfprintf_r+0x10e>
   1646c:	68b9      	ldr	r1, [r7, #8]
   1646e:	687b      	ldr	r3, [r7, #4]
   16470:	aa32      	add	r2, sp, #200	; 0xc8
   16472:	e7e7      	b.n	16444 <_svfprintf_r+0x144c>
   16474:	003a      	movs	r2, r7
   16476:	9906      	ldr	r1, [sp, #24]
   16478:	9809      	ldr	r0, [sp, #36]	; 0x24
   1647a:	f004 fb0b 	bl	1aa94 <__ssprint_r>
   1647e:	2800      	cmp	r0, #0
   16480:	d001      	beq.n	16486 <_svfprintf_r+0x148e>
   16482:	f7fe fe40 	bl	15106 <_svfprintf_r+0x10e>
   16486:	981f      	ldr	r0, [sp, #124]	; 0x7c
   16488:	68b9      	ldr	r1, [r7, #8]
   1648a:	687b      	ldr	r3, [r7, #4]
   1648c:	aa32      	add	r2, sp, #200	; 0xc8
   1648e:	e600      	b.n	16092 <_svfprintf_r+0x109a>
   16490:	9a18      	ldr	r2, [sp, #96]	; 0x60
   16492:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   16494:	4694      	mov	ip, r2
   16496:	4463      	add	r3, ip
   16498:	001a      	movs	r2, r3
   1649a:	930e      	str	r3, [sp, #56]	; 0x38
   1649c:	e78a      	b.n	163b4 <_svfprintf_r+0x13bc>
   1649e:	212e      	movs	r1, #46	; 0x2e
   164a0:	2330      	movs	r3, #48	; 0x30
   164a2:	aa16      	add	r2, sp, #88	; 0x58
   164a4:	1852      	adds	r2, r2, r1
   164a6:	7013      	strb	r3, [r2, #0]
   164a8:	002b      	movs	r3, r5
   164aa:	aa16      	add	r2, sp, #88	; 0x58
   164ac:	3101      	adds	r1, #1
   164ae:	3330      	adds	r3, #48	; 0x30
   164b0:	1852      	adds	r2, r2, r1
   164b2:	7013      	strb	r3, [r2, #0]
   164b4:	ab22      	add	r3, sp, #136	; 0x88
   164b6:	e6e2      	b.n	1627e <_svfprintf_r+0x1286>
   164b8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   164ba:	e585      	b.n	15fc8 <_svfprintf_r+0xfd0>
   164bc:	46a9      	mov	r9, r5
   164be:	4648      	mov	r0, r9
   164c0:	1909      	adds	r1, r1, r4
   164c2:	3301      	adds	r3, #1
   164c4:	6010      	str	r0, [r2, #0]
   164c6:	6054      	str	r4, [r2, #4]
   164c8:	60b9      	str	r1, [r7, #8]
   164ca:	3208      	adds	r2, #8
   164cc:	607b      	str	r3, [r7, #4]
   164ce:	2b07      	cmp	r3, #7
   164d0:	dc00      	bgt.n	164d4 <_svfprintf_r+0x14dc>
   164d2:	e5e1      	b.n	16098 <_svfprintf_r+0x10a0>
   164d4:	003a      	movs	r2, r7
   164d6:	9906      	ldr	r1, [sp, #24]
   164d8:	9809      	ldr	r0, [sp, #36]	; 0x24
   164da:	f004 fadb 	bl	1aa94 <__ssprint_r>
   164de:	2800      	cmp	r0, #0
   164e0:	d001      	beq.n	164e6 <_svfprintf_r+0x14ee>
   164e2:	f7fe fe10 	bl	15106 <_svfprintf_r+0x10e>
   164e6:	68b9      	ldr	r1, [r7, #8]
   164e8:	687b      	ldr	r3, [r7, #4]
   164ea:	aa32      	add	r2, sp, #200	; 0xc8
   164ec:	e5d4      	b.n	16098 <_svfprintf_r+0x10a0>
   164ee:	9b15      	ldr	r3, [sp, #84]	; 0x54
   164f0:	2b00      	cmp	r3, #0
   164f2:	db38      	blt.n	16566 <_svfprintf_r+0x156e>
   164f4:	ab16      	add	r3, sp, #88	; 0x58
   164f6:	7fdb      	ldrb	r3, [r3, #31]
   164f8:	4698      	mov	r8, r3
   164fa:	9b12      	ldr	r3, [sp, #72]	; 0x48
   164fc:	2b47      	cmp	r3, #71	; 0x47
   164fe:	dc2e      	bgt.n	1655e <_svfprintf_r+0x1566>
   16500:	4b3d      	ldr	r3, [pc, #244]	; (165f8 <_svfprintf_r+0x1600>)
   16502:	9311      	str	r3, [sp, #68]	; 0x44
   16504:	f7fe ff23 	bl	1534e <_svfprintf_r+0x356>
   16508:	9a18      	ldr	r2, [sp, #96]	; 0x60
   1650a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   1650c:	4694      	mov	ip, r2
   1650e:	4463      	add	r3, ip
   16510:	4453      	add	r3, sl
   16512:	001a      	movs	r2, r3
   16514:	930e      	str	r3, [sp, #56]	; 0x38
   16516:	43db      	mvns	r3, r3
   16518:	17db      	asrs	r3, r3, #31
   1651a:	401a      	ands	r2, r3
   1651c:	9207      	str	r2, [sp, #28]
   1651e:	e575      	b.n	1600c <_svfprintf_r+0x1014>
   16520:	2301      	movs	r3, #1
   16522:	4023      	ands	r3, r4
   16524:	9313      	str	r3, [sp, #76]	; 0x4c
   16526:	d000      	beq.n	1652a <_svfprintf_r+0x1532>
   16528:	e6b4      	b.n	16294 <_svfprintf_r+0x129c>
   1652a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   1652c:	43d3      	mvns	r3, r2
   1652e:	17db      	asrs	r3, r3, #31
   16530:	401a      	ands	r2, r3
   16532:	9207      	str	r2, [sp, #28]
   16534:	e56a      	b.n	1600c <_svfprintf_r+0x1014>
   16536:	4a2f      	ldr	r2, [pc, #188]	; (165f4 <_svfprintf_r+0x15fc>)
   16538:	687b      	ldr	r3, [r7, #4]
   1653a:	4691      	mov	r9, r2
   1653c:	e42d      	b.n	15d9a <_svfprintf_r+0xda2>
   1653e:	2301      	movs	r3, #1
   16540:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   16542:	391b      	subs	r1, #27
   16544:	1a9d      	subs	r5, r3, r2
   16546:	aa16      	add	r2, sp, #88	; 0x58
   16548:	332c      	adds	r3, #44	; 0x2c
   1654a:	1852      	adds	r2, r2, r1
   1654c:	7013      	strb	r3, [r2, #0]
   1654e:	e656      	b.n	161fe <_svfprintf_r+0x1206>
   16550:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   16552:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   16554:	1a98      	subs	r0, r3, r2
   16556:	1c43      	adds	r3, r0, #1
   16558:	001a      	movs	r2, r3
   1655a:	930e      	str	r3, [sp, #56]	; 0x38
   1655c:	e72a      	b.n	163b4 <_svfprintf_r+0x13bc>
   1655e:	4b27      	ldr	r3, [pc, #156]	; (165fc <_svfprintf_r+0x1604>)
   16560:	9311      	str	r3, [sp, #68]	; 0x44
   16562:	f7fe fef4 	bl	1534e <_svfprintf_r+0x356>
   16566:	232d      	movs	r3, #45	; 0x2d
   16568:	aa16      	add	r2, sp, #88	; 0x58
   1656a:	77d3      	strb	r3, [r2, #31]
   1656c:	4698      	mov	r8, r3
   1656e:	e7c4      	b.n	164fa <_svfprintf_r+0x1502>
   16570:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   16572:	1d1a      	adds	r2, r3, #4
   16574:	681b      	ldr	r3, [r3, #0]
   16576:	469a      	mov	sl, r3
   16578:	2b00      	cmp	r3, #0
   1657a:	db36      	blt.n	165ea <_svfprintf_r+0x15f2>
   1657c:	784b      	ldrb	r3, [r1, #1]
   1657e:	920f      	str	r2, [sp, #60]	; 0x3c
   16580:	4659      	mov	r1, fp
   16582:	f7fe fd9d 	bl	150c0 <_svfprintf_r+0xc8>
   16586:	4653      	mov	r3, sl
   16588:	2b00      	cmp	r3, #0
   1658a:	d101      	bne.n	16590 <_svfprintf_r+0x1598>
   1658c:	07e3      	lsls	r3, r4, #31
   1658e:	d503      	bpl.n	16598 <_svfprintf_r+0x15a0>
   16590:	9b18      	ldr	r3, [sp, #96]	; 0x60
   16592:	1c58      	adds	r0, r3, #1
   16594:	0003      	movs	r3, r0
   16596:	e7bb      	b.n	16510 <_svfprintf_r+0x1518>
   16598:	2301      	movs	r3, #1
   1659a:	e725      	b.n	163e8 <_svfprintf_r+0x13f0>
   1659c:	ab16      	add	r3, sp, #88	; 0x58
   1659e:	77d8      	strb	r0, [r3, #31]
   165a0:	f7fe ff6c 	bl	1547c <_svfprintf_r+0x484>
   165a4:	ab16      	add	r3, sp, #88	; 0x58
   165a6:	77d8      	strb	r0, [r3, #31]
   165a8:	f7ff f814 	bl	155d4 <_svfprintf_r+0x5dc>
   165ac:	230c      	movs	r3, #12
   165ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
   165b0:	6013      	str	r3, [r2, #0]
   165b2:	3b0d      	subs	r3, #13
   165b4:	930a      	str	r3, [sp, #40]	; 0x28
   165b6:	f7fe fdac 	bl	15112 <_svfprintf_r+0x11a>
   165ba:	aa16      	add	r2, sp, #88	; 0x58
   165bc:	232e      	movs	r3, #46	; 0x2e
   165be:	4694      	mov	ip, r2
   165c0:	4463      	add	r3, ip
   165c2:	e65c      	b.n	1627e <_svfprintf_r+0x1286>
   165c4:	ab16      	add	r3, sp, #88	; 0x58
   165c6:	77d8      	strb	r0, [r3, #31]
   165c8:	f7fe fe85 	bl	152d6 <_svfprintf_r+0x2de>
   165cc:	ab16      	add	r3, sp, #88	; 0x58
   165ce:	77d8      	strb	r0, [r3, #31]
   165d0:	f7fe fddd 	bl	1518e <_svfprintf_r+0x196>
   165d4:	ab16      	add	r3, sp, #88	; 0x58
   165d6:	77d8      	strb	r0, [r3, #31]
   165d8:	f7ff f87d 	bl	156d6 <_svfprintf_r+0x6de>
   165dc:	4805      	ldr	r0, [pc, #20]	; (165f4 <_svfprintf_r+0x15fc>)
   165de:	4681      	mov	r9, r0
   165e0:	e76d      	b.n	164be <_svfprintf_r+0x14c6>
   165e2:	ab16      	add	r3, sp, #88	; 0x58
   165e4:	77d8      	strb	r0, [r3, #31]
   165e6:	f7fe ff79 	bl	154dc <_svfprintf_r+0x4e4>
   165ea:	2301      	movs	r3, #1
   165ec:	425b      	negs	r3, r3
   165ee:	469a      	mov	sl, r3
   165f0:	e7c4      	b.n	1657c <_svfprintf_r+0x1584>
   165f2:	46c0      	nop			; (mov r8, r8)
   165f4:	0001cf14 	.word	0x0001cf14
   165f8:	0001cecc 	.word	0x0001cecc
   165fc:	0001ced0 	.word	0x0001ced0

00016600 <_vfprintf_r>:
   16600:	b5f0      	push	{r4, r5, r6, r7, lr}
   16602:	46de      	mov	lr, fp
   16604:	464e      	mov	r6, r9
   16606:	4645      	mov	r5, r8
   16608:	4657      	mov	r7, sl
   1660a:	b5e0      	push	{r5, r6, r7, lr}
   1660c:	b0c3      	sub	sp, #268	; 0x10c
   1660e:	4689      	mov	r9, r1
   16610:	0014      	movs	r4, r2
   16612:	001d      	movs	r5, r3
   16614:	930f      	str	r3, [sp, #60]	; 0x3c
   16616:	0006      	movs	r6, r0
   16618:	9006      	str	r0, [sp, #24]
   1661a:	f003 f8d3 	bl	197c4 <_localeconv_r>
   1661e:	6803      	ldr	r3, [r0, #0]
   16620:	0018      	movs	r0, r3
   16622:	9318      	str	r3, [sp, #96]	; 0x60
   16624:	f7fe fc08 	bl	14e38 <strlen>
   16628:	9017      	str	r0, [sp, #92]	; 0x5c
   1662a:	2e00      	cmp	r6, #0
   1662c:	d004      	beq.n	16638 <_vfprintf_r+0x38>
   1662e:	6bb3      	ldr	r3, [r6, #56]	; 0x38
   16630:	9307      	str	r3, [sp, #28]
   16632:	2b00      	cmp	r3, #0
   16634:	d100      	bne.n	16638 <_vfprintf_r+0x38>
   16636:	e0a7      	b.n	16788 <_vfprintf_r+0x188>
   16638:	464b      	mov	r3, r9
   1663a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
   1663c:	07db      	lsls	r3, r3, #31
   1663e:	d478      	bmi.n	16732 <_vfprintf_r+0x132>
   16640:	464b      	mov	r3, r9
   16642:	210c      	movs	r1, #12
   16644:	5e59      	ldrsh	r1, [r3, r1]
   16646:	b28b      	uxth	r3, r1
   16648:	059a      	lsls	r2, r3, #22
   1664a:	d56e      	bpl.n	1672a <_vfprintf_r+0x12a>
   1664c:	2280      	movs	r2, #128	; 0x80
   1664e:	0192      	lsls	r2, r2, #6
   16650:	4213      	tst	r3, r2
   16652:	d109      	bne.n	16668 <_vfprintf_r+0x68>
   16654:	430a      	orrs	r2, r1
   16656:	464b      	mov	r3, r9
   16658:	4649      	mov	r1, r9
   1665a:	819a      	strh	r2, [r3, #12]
   1665c:	6e49      	ldr	r1, [r1, #100]	; 0x64
   1665e:	4bcc      	ldr	r3, [pc, #816]	; (16990 <_vfprintf_r+0x390>)
   16660:	400b      	ands	r3, r1
   16662:	4649      	mov	r1, r9
   16664:	664b      	str	r3, [r1, #100]	; 0x64
   16666:	b293      	uxth	r3, r2
   16668:	071a      	lsls	r2, r3, #28
   1666a:	d567      	bpl.n	1673c <_vfprintf_r+0x13c>
   1666c:	464a      	mov	r2, r9
   1666e:	6912      	ldr	r2, [r2, #16]
   16670:	2a00      	cmp	r2, #0
   16672:	d063      	beq.n	1673c <_vfprintf_r+0x13c>
   16674:	221a      	movs	r2, #26
   16676:	401a      	ands	r2, r3
   16678:	2a0a      	cmp	r2, #10
   1667a:	d100      	bne.n	1667e <_vfprintf_r+0x7e>
   1667c:	e088      	b.n	16790 <_vfprintf_r+0x190>
   1667e:	ab32      	add	r3, sp, #200	; 0xc8
   16680:	9325      	str	r3, [sp, #148]	; 0x94
   16682:	2300      	movs	r3, #0
   16684:	46cb      	mov	fp, r9
   16686:	af25      	add	r7, sp, #148	; 0x94
   16688:	60bb      	str	r3, [r7, #8]
   1668a:	607b      	str	r3, [r7, #4]
   1668c:	9407      	str	r4, [sp, #28]
   1668e:	9314      	str	r3, [sp, #80]	; 0x50
   16690:	9316      	str	r3, [sp, #88]	; 0x58
   16692:	9315      	str	r3, [sp, #84]	; 0x54
   16694:	ae32      	add	r6, sp, #200	; 0xc8
   16696:	9319      	str	r3, [sp, #100]	; 0x64
   16698:	931a      	str	r3, [sp, #104]	; 0x68
   1669a:	930a      	str	r3, [sp, #40]	; 0x28
   1669c:	9c07      	ldr	r4, [sp, #28]
   1669e:	7823      	ldrb	r3, [r4, #0]
   166a0:	2b00      	cmp	r3, #0
   166a2:	d101      	bne.n	166a8 <_vfprintf_r+0xa8>
   166a4:	f000 fd9e 	bl	171e4 <_vfprintf_r+0xbe4>
   166a8:	2b25      	cmp	r3, #37	; 0x25
   166aa:	d103      	bne.n	166b4 <_vfprintf_r+0xb4>
   166ac:	f000 fd9a 	bl	171e4 <_vfprintf_r+0xbe4>
   166b0:	2b25      	cmp	r3, #37	; 0x25
   166b2:	d003      	beq.n	166bc <_vfprintf_r+0xbc>
   166b4:	3401      	adds	r4, #1
   166b6:	7823      	ldrb	r3, [r4, #0]
   166b8:	2b00      	cmp	r3, #0
   166ba:	d1f9      	bne.n	166b0 <_vfprintf_r+0xb0>
   166bc:	9b07      	ldr	r3, [sp, #28]
   166be:	1ae5      	subs	r5, r4, r3
   166c0:	d010      	beq.n	166e4 <_vfprintf_r+0xe4>
   166c2:	9b07      	ldr	r3, [sp, #28]
   166c4:	6075      	str	r5, [r6, #4]
   166c6:	6033      	str	r3, [r6, #0]
   166c8:	68bb      	ldr	r3, [r7, #8]
   166ca:	195b      	adds	r3, r3, r5
   166cc:	60bb      	str	r3, [r7, #8]
   166ce:	687b      	ldr	r3, [r7, #4]
   166d0:	3301      	adds	r3, #1
   166d2:	607b      	str	r3, [r7, #4]
   166d4:	2b07      	cmp	r3, #7
   166d6:	dc4c      	bgt.n	16772 <_vfprintf_r+0x172>
   166d8:	3608      	adds	r6, #8
   166da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   166dc:	469c      	mov	ip, r3
   166de:	44ac      	add	ip, r5
   166e0:	4663      	mov	r3, ip
   166e2:	930a      	str	r3, [sp, #40]	; 0x28
   166e4:	7823      	ldrb	r3, [r4, #0]
   166e6:	2b00      	cmp	r3, #0
   166e8:	d101      	bne.n	166ee <_vfprintf_r+0xee>
   166ea:	f000 fc99 	bl	17020 <_vfprintf_r+0xa20>
   166ee:	1c63      	adds	r3, r4, #1
   166f0:	9307      	str	r3, [sp, #28]
   166f2:	2300      	movs	r3, #0
   166f4:	aa16      	add	r2, sp, #88	; 0x58
   166f6:	77d3      	strb	r3, [r2, #31]
   166f8:	2201      	movs	r2, #1
   166fa:	4252      	negs	r2, r2
   166fc:	4692      	mov	sl, r2
   166fe:	2200      	movs	r2, #0
   16700:	920b      	str	r2, [sp, #44]	; 0x2c
   16702:	3220      	adds	r2, #32
   16704:	4691      	mov	r9, r2
   16706:	3220      	adds	r2, #32
   16708:	7863      	ldrb	r3, [r4, #1]
   1670a:	2100      	movs	r1, #0
   1670c:	2000      	movs	r0, #0
   1670e:	2400      	movs	r4, #0
   16710:	4694      	mov	ip, r2
   16712:	9a07      	ldr	r2, [sp, #28]
   16714:	3201      	adds	r2, #1
   16716:	9207      	str	r2, [sp, #28]
   16718:	001a      	movs	r2, r3
   1671a:	3a20      	subs	r2, #32
   1671c:	2a58      	cmp	r2, #88	; 0x58
   1671e:	d900      	bls.n	16722 <_vfprintf_r+0x122>
   16720:	e2e7      	b.n	16cf2 <_vfprintf_r+0x6f2>
   16722:	4d9c      	ldr	r5, [pc, #624]	; (16994 <_vfprintf_r+0x394>)
   16724:	0092      	lsls	r2, r2, #2
   16726:	58aa      	ldr	r2, [r5, r2]
   16728:	4697      	mov	pc, r2
   1672a:	464b      	mov	r3, r9
   1672c:	6d98      	ldr	r0, [r3, #88]	; 0x58
   1672e:	f003 f85b 	bl	197e8 <__retarget_lock_acquire_recursive>
   16732:	464b      	mov	r3, r9
   16734:	210c      	movs	r1, #12
   16736:	5e59      	ldrsh	r1, [r3, r1]
   16738:	b28b      	uxth	r3, r1
   1673a:	e787      	b.n	1664c <_vfprintf_r+0x4c>
   1673c:	4649      	mov	r1, r9
   1673e:	9806      	ldr	r0, [sp, #24]
   16740:	f001 fb0e 	bl	17d60 <__swsetup_r>
   16744:	464b      	mov	r3, r9
   16746:	2800      	cmp	r0, #0
   16748:	d03a      	beq.n	167c0 <_vfprintf_r+0x1c0>
   1674a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
   1674c:	07db      	lsls	r3, r3, #31
   1674e:	d405      	bmi.n	1675c <_vfprintf_r+0x15c>
   16750:	464b      	mov	r3, r9
   16752:	899b      	ldrh	r3, [r3, #12]
   16754:	059b      	lsls	r3, r3, #22
   16756:	d401      	bmi.n	1675c <_vfprintf_r+0x15c>
   16758:	f000 ffcf 	bl	176fa <_vfprintf_r+0x10fa>
   1675c:	2301      	movs	r3, #1
   1675e:	425b      	negs	r3, r3
   16760:	930a      	str	r3, [sp, #40]	; 0x28
   16762:	980a      	ldr	r0, [sp, #40]	; 0x28
   16764:	b043      	add	sp, #268	; 0x10c
   16766:	bc3c      	pop	{r2, r3, r4, r5}
   16768:	4690      	mov	r8, r2
   1676a:	4699      	mov	r9, r3
   1676c:	46a2      	mov	sl, r4
   1676e:	46ab      	mov	fp, r5
   16770:	bdf0      	pop	{r4, r5, r6, r7, pc}
   16772:	003a      	movs	r2, r7
   16774:	4659      	mov	r1, fp
   16776:	9806      	ldr	r0, [sp, #24]
   16778:	f004 fa5e 	bl	1ac38 <__sprint_r>
   1677c:	2800      	cmp	r0, #0
   1677e:	d001      	beq.n	16784 <_vfprintf_r+0x184>
   16780:	f000 fcce 	bl	17120 <_vfprintf_r+0xb20>
   16784:	ae32      	add	r6, sp, #200	; 0xc8
   16786:	e7a8      	b.n	166da <_vfprintf_r+0xda>
   16788:	9806      	ldr	r0, [sp, #24]
   1678a:	f002 fcd7 	bl	1913c <__sinit>
   1678e:	e753      	b.n	16638 <_vfprintf_r+0x38>
   16790:	464a      	mov	r2, r9
   16792:	210e      	movs	r1, #14
   16794:	5e52      	ldrsh	r2, [r2, r1]
   16796:	2a00      	cmp	r2, #0
   16798:	da00      	bge.n	1679c <_vfprintf_r+0x19c>
   1679a:	e770      	b.n	1667e <_vfprintf_r+0x7e>
   1679c:	464a      	mov	r2, r9
   1679e:	6e52      	ldr	r2, [r2, #100]	; 0x64
   167a0:	07d2      	lsls	r2, r2, #31
   167a2:	d405      	bmi.n	167b0 <_vfprintf_r+0x1b0>
   167a4:	059b      	lsls	r3, r3, #22
   167a6:	d403      	bmi.n	167b0 <_vfprintf_r+0x1b0>
   167a8:	464b      	mov	r3, r9
   167aa:	6d98      	ldr	r0, [r3, #88]	; 0x58
   167ac:	f003 f81e 	bl	197ec <__retarget_lock_release_recursive>
   167b0:	002b      	movs	r3, r5
   167b2:	0022      	movs	r2, r4
   167b4:	4649      	mov	r1, r9
   167b6:	9806      	ldr	r0, [sp, #24]
   167b8:	f001 fa8e 	bl	17cd8 <__sbprintf>
   167bc:	900a      	str	r0, [sp, #40]	; 0x28
   167be:	e7d0      	b.n	16762 <_vfprintf_r+0x162>
   167c0:	899b      	ldrh	r3, [r3, #12]
   167c2:	e757      	b.n	16674 <_vfprintf_r+0x74>
   167c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   167c6:	920f      	str	r2, [sp, #60]	; 0x3c
   167c8:	425b      	negs	r3, r3
   167ca:	930b      	str	r3, [sp, #44]	; 0x2c
   167cc:	2304      	movs	r3, #4
   167ce:	431c      	orrs	r4, r3
   167d0:	9b07      	ldr	r3, [sp, #28]
   167d2:	781b      	ldrb	r3, [r3, #0]
   167d4:	e79d      	b.n	16712 <_vfprintf_r+0x112>
   167d6:	9b07      	ldr	r3, [sp, #28]
   167d8:	2101      	movs	r1, #1
   167da:	781b      	ldrb	r3, [r3, #0]
   167dc:	202b      	movs	r0, #43	; 0x2b
   167de:	e798      	b.n	16712 <_vfprintf_r+0x112>
   167e0:	9b07      	ldr	r3, [sp, #28]
   167e2:	1c5a      	adds	r2, r3, #1
   167e4:	781b      	ldrb	r3, [r3, #0]
   167e6:	4690      	mov	r8, r2
   167e8:	2b2a      	cmp	r3, #42	; 0x2a
   167ea:	d101      	bne.n	167f0 <_vfprintf_r+0x1f0>
   167ec:	f001 fa38 	bl	17c60 <_vfprintf_r+0x1660>
   167f0:	001a      	movs	r2, r3
   167f2:	2500      	movs	r5, #0
   167f4:	3a30      	subs	r2, #48	; 0x30
   167f6:	46aa      	mov	sl, r5
   167f8:	2a09      	cmp	r2, #9
   167fa:	d901      	bls.n	16800 <_vfprintf_r+0x200>
   167fc:	f001 f96d 	bl	17ada <_vfprintf_r+0x14da>
   16800:	0025      	movs	r5, r4
   16802:	4643      	mov	r3, r8
   16804:	4654      	mov	r4, sl
   16806:	4688      	mov	r8, r1
   16808:	4682      	mov	sl, r0
   1680a:	00a1      	lsls	r1, r4, #2
   1680c:	190c      	adds	r4, r1, r4
   1680e:	7818      	ldrb	r0, [r3, #0]
   16810:	0064      	lsls	r4, r4, #1
   16812:	18a4      	adds	r4, r4, r2
   16814:	0002      	movs	r2, r0
   16816:	1c59      	adds	r1, r3, #1
   16818:	3a30      	subs	r2, #48	; 0x30
   1681a:	000b      	movs	r3, r1
   1681c:	2a09      	cmp	r2, #9
   1681e:	d9f4      	bls.n	1680a <_vfprintf_r+0x20a>
   16820:	9107      	str	r1, [sp, #28]
   16822:	0003      	movs	r3, r0
   16824:	4641      	mov	r1, r8
   16826:	4650      	mov	r0, sl
   16828:	46a2      	mov	sl, r4
   1682a:	002c      	movs	r4, r5
   1682c:	e774      	b.n	16718 <_vfprintf_r+0x118>
   1682e:	9312      	str	r3, [sp, #72]	; 0x48
   16830:	2900      	cmp	r1, #0
   16832:	d001      	beq.n	16838 <_vfprintf_r+0x238>
   16834:	f001 fa2e 	bl	17c94 <_vfprintf_r+0x1694>
   16838:	4b57      	ldr	r3, [pc, #348]	; (16998 <_vfprintf_r+0x398>)
   1683a:	9319      	str	r3, [sp, #100]	; 0x64
   1683c:	06a3      	lsls	r3, r4, #26
   1683e:	d501      	bpl.n	16844 <_vfprintf_r+0x244>
   16840:	f000 fe9a 	bl	17578 <_vfprintf_r+0xf78>
   16844:	06e3      	lsls	r3, r4, #27
   16846:	d501      	bpl.n	1684c <_vfprintf_r+0x24c>
   16848:	f000 fd9a 	bl	17380 <_vfprintf_r+0xd80>
   1684c:	0663      	lsls	r3, r4, #25
   1684e:	d401      	bmi.n	16854 <_vfprintf_r+0x254>
   16850:	f000 fd96 	bl	17380 <_vfprintf_r+0xd80>
   16854:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   16856:	881a      	ldrh	r2, [r3, #0]
   16858:	920c      	str	r2, [sp, #48]	; 0x30
   1685a:	2200      	movs	r2, #0
   1685c:	3304      	adds	r3, #4
   1685e:	920d      	str	r2, [sp, #52]	; 0x34
   16860:	930f      	str	r3, [sp, #60]	; 0x3c
   16862:	07e3      	lsls	r3, r4, #31
   16864:	d401      	bmi.n	1686a <_vfprintf_r+0x26a>
   16866:	f000 fd76 	bl	17356 <_vfprintf_r+0xd56>
   1686a:	990c      	ldr	r1, [sp, #48]	; 0x30
   1686c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   1686e:	000b      	movs	r3, r1
   16870:	4313      	orrs	r3, r2
   16872:	001a      	movs	r2, r3
   16874:	2302      	movs	r3, #2
   16876:	2a00      	cmp	r2, #0
   16878:	d008      	beq.n	1688c <_vfprintf_r+0x28c>
   1687a:	2030      	movs	r0, #48	; 0x30
   1687c:	a91e      	add	r1, sp, #120	; 0x78
   1687e:	7008      	strb	r0, [r1, #0]
   16880:	2548      	movs	r5, #72	; 0x48
   16882:	4668      	mov	r0, sp
   16884:	1940      	adds	r0, r0, r5
   16886:	7800      	ldrb	r0, [r0, #0]
   16888:	431c      	orrs	r4, r3
   1688a:	7048      	strb	r0, [r1, #1]
   1688c:	2100      	movs	r1, #0
   1688e:	4688      	mov	r8, r1
   16890:	a816      	add	r0, sp, #88	; 0x58
   16892:	77c1      	strb	r1, [r0, #31]
   16894:	4651      	mov	r1, sl
   16896:	3101      	adds	r1, #1
   16898:	d100      	bne.n	1689c <_vfprintf_r+0x29c>
   1689a:	e0e6      	b.n	16a6a <_vfprintf_r+0x46a>
   1689c:	2180      	movs	r1, #128	; 0x80
   1689e:	0020      	movs	r0, r4
   168a0:	4388      	bics	r0, r1
   168a2:	9009      	str	r0, [sp, #36]	; 0x24
   168a4:	2a00      	cmp	r2, #0
   168a6:	d000      	beq.n	168aa <_vfprintf_r+0x2aa>
   168a8:	e0e3      	b.n	16a72 <_vfprintf_r+0x472>
   168aa:	4652      	mov	r2, sl
   168ac:	2a00      	cmp	r2, #0
   168ae:	d001      	beq.n	168b4 <_vfprintf_r+0x2b4>
   168b0:	f000 fc38 	bl	17124 <_vfprintf_r+0xb24>
   168b4:	2b00      	cmp	r3, #0
   168b6:	d001      	beq.n	168bc <_vfprintf_r+0x2bc>
   168b8:	f000 fd0c 	bl	172d4 <_vfprintf_r+0xcd4>
   168bc:	2001      	movs	r0, #1
   168be:	ab32      	add	r3, sp, #200	; 0xc8
   168c0:	4020      	ands	r0, r4
   168c2:	900e      	str	r0, [sp, #56]	; 0x38
   168c4:	9311      	str	r3, [sp, #68]	; 0x44
   168c6:	d008      	beq.n	168da <_vfprintf_r+0x2da>
   168c8:	2327      	movs	r3, #39	; 0x27
   168ca:	2130      	movs	r1, #48	; 0x30
   168cc:	aa28      	add	r2, sp, #160	; 0xa0
   168ce:	54d1      	strb	r1, [r2, r3]
   168d0:	aa16      	add	r2, sp, #88	; 0x58
   168d2:	4694      	mov	ip, r2
   168d4:	3348      	adds	r3, #72	; 0x48
   168d6:	4463      	add	r3, ip
   168d8:	9311      	str	r3, [sp, #68]	; 0x44
   168da:	4653      	mov	r3, sl
   168dc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   168de:	9308      	str	r3, [sp, #32]
   168e0:	4592      	cmp	sl, r2
   168e2:	da00      	bge.n	168e6 <_vfprintf_r+0x2e6>
   168e4:	9208      	str	r2, [sp, #32]
   168e6:	2300      	movs	r3, #0
   168e8:	9313      	str	r3, [sp, #76]	; 0x4c
   168ea:	4643      	mov	r3, r8
   168ec:	2b00      	cmp	r3, #0
   168ee:	d002      	beq.n	168f6 <_vfprintf_r+0x2f6>
   168f0:	9b08      	ldr	r3, [sp, #32]
   168f2:	3301      	adds	r3, #1
   168f4:	9308      	str	r3, [sp, #32]
   168f6:	2302      	movs	r3, #2
   168f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
   168fa:	401a      	ands	r2, r3
   168fc:	4691      	mov	r9, r2
   168fe:	d002      	beq.n	16906 <_vfprintf_r+0x306>
   16900:	9b08      	ldr	r3, [sp, #32]
   16902:	3302      	adds	r3, #2
   16904:	9308      	str	r3, [sp, #32]
   16906:	2384      	movs	r3, #132	; 0x84
   16908:	9a09      	ldr	r2, [sp, #36]	; 0x24
   1690a:	401a      	ands	r2, r3
   1690c:	9210      	str	r2, [sp, #64]	; 0x40
   1690e:	d000      	beq.n	16912 <_vfprintf_r+0x312>
   16910:	e207      	b.n	16d22 <_vfprintf_r+0x722>
   16912:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   16914:	9a08      	ldr	r2, [sp, #32]
   16916:	1a9c      	subs	r4, r3, r2
   16918:	2c00      	cmp	r4, #0
   1691a:	dc00      	bgt.n	1691e <_vfprintf_r+0x31e>
   1691c:	e201      	b.n	16d22 <_vfprintf_r+0x722>
   1691e:	491f      	ldr	r1, [pc, #124]	; (1699c <_vfprintf_r+0x39c>)
   16920:	68ba      	ldr	r2, [r7, #8]
   16922:	687b      	ldr	r3, [r7, #4]
   16924:	4688      	mov	r8, r1
   16926:	2c10      	cmp	r4, #16
   16928:	dd21      	ble.n	1696e <_vfprintf_r+0x36e>
   1692a:	0031      	movs	r1, r6
   1692c:	2510      	movs	r5, #16
   1692e:	465e      	mov	r6, fp
   16930:	e003      	b.n	1693a <_vfprintf_r+0x33a>
   16932:	3c10      	subs	r4, #16
   16934:	3108      	adds	r1, #8
   16936:	2c10      	cmp	r4, #16
   16938:	dd17      	ble.n	1696a <_vfprintf_r+0x36a>
   1693a:	4640      	mov	r0, r8
   1693c:	3210      	adds	r2, #16
   1693e:	3301      	adds	r3, #1
   16940:	6008      	str	r0, [r1, #0]
   16942:	604d      	str	r5, [r1, #4]
   16944:	60ba      	str	r2, [r7, #8]
   16946:	607b      	str	r3, [r7, #4]
   16948:	2b07      	cmp	r3, #7
   1694a:	ddf2      	ble.n	16932 <_vfprintf_r+0x332>
   1694c:	003a      	movs	r2, r7
   1694e:	0031      	movs	r1, r6
   16950:	9806      	ldr	r0, [sp, #24]
   16952:	f004 f971 	bl	1ac38 <__sprint_r>
   16956:	2800      	cmp	r0, #0
   16958:	d001      	beq.n	1695e <_vfprintf_r+0x35e>
   1695a:	f000 fccf 	bl	172fc <_vfprintf_r+0xcfc>
   1695e:	3c10      	subs	r4, #16
   16960:	68ba      	ldr	r2, [r7, #8]
   16962:	687b      	ldr	r3, [r7, #4]
   16964:	a932      	add	r1, sp, #200	; 0xc8
   16966:	2c10      	cmp	r4, #16
   16968:	dce7      	bgt.n	1693a <_vfprintf_r+0x33a>
   1696a:	46b3      	mov	fp, r6
   1696c:	000e      	movs	r6, r1
   1696e:	4641      	mov	r1, r8
   16970:	6074      	str	r4, [r6, #4]
   16972:	3301      	adds	r3, #1
   16974:	18a4      	adds	r4, r4, r2
   16976:	6031      	str	r1, [r6, #0]
   16978:	60bc      	str	r4, [r7, #8]
   1697a:	607b      	str	r3, [r7, #4]
   1697c:	2b07      	cmp	r3, #7
   1697e:	dd01      	ble.n	16984 <_vfprintf_r+0x384>
   16980:	f000 fcae 	bl	172e0 <_vfprintf_r+0xce0>
   16984:	ab16      	add	r3, sp, #88	; 0x58
   16986:	7fdb      	ldrb	r3, [r3, #31]
   16988:	3608      	adds	r6, #8
   1698a:	4698      	mov	r8, r3
   1698c:	e1ca      	b.n	16d24 <_vfprintf_r+0x724>
   1698e:	46c0      	nop			; (mov r8, r8)
   16990:	ffffdfff 	.word	0xffffdfff
   16994:	0001cf24 	.word	0x0001cf24
   16998:	0001cee8 	.word	0x0001cee8
   1699c:	0001d088 	.word	0x0001d088
   169a0:	2200      	movs	r2, #0
   169a2:	9d07      	ldr	r5, [sp, #28]
   169a4:	3b30      	subs	r3, #48	; 0x30
   169a6:	46a8      	mov	r8, r5
   169a8:	920b      	str	r2, [sp, #44]	; 0x2c
   169aa:	001a      	movs	r2, r3
   169ac:	9408      	str	r4, [sp, #32]
   169ae:	002c      	movs	r4, r5
   169b0:	4655      	mov	r5, sl
   169b2:	4682      	mov	sl, r0
   169b4:	4640      	mov	r0, r8
   169b6:	4688      	mov	r8, r1
   169b8:	0011      	movs	r1, r2
   169ba:	2200      	movs	r2, #0
   169bc:	0093      	lsls	r3, r2, #2
   169be:	189a      	adds	r2, r3, r2
   169c0:	7803      	ldrb	r3, [r0, #0]
   169c2:	0052      	lsls	r2, r2, #1
   169c4:	188a      	adds	r2, r1, r2
   169c6:	0019      	movs	r1, r3
   169c8:	3401      	adds	r4, #1
   169ca:	3930      	subs	r1, #48	; 0x30
   169cc:	0020      	movs	r0, r4
   169ce:	2909      	cmp	r1, #9
   169d0:	d9f4      	bls.n	169bc <_vfprintf_r+0x3bc>
   169d2:	9407      	str	r4, [sp, #28]
   169d4:	4650      	mov	r0, sl
   169d6:	9c08      	ldr	r4, [sp, #32]
   169d8:	920b      	str	r2, [sp, #44]	; 0x2c
   169da:	4641      	mov	r1, r8
   169dc:	46aa      	mov	sl, r5
   169de:	e69b      	b.n	16718 <_vfprintf_r+0x118>
   169e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   169e2:	9312      	str	r3, [sp, #72]	; 0x48
   169e4:	6813      	ldr	r3, [r2, #0]
   169e6:	2120      	movs	r1, #32
   169e8:	9308      	str	r3, [sp, #32]
   169ea:	466b      	mov	r3, sp
   169ec:	185b      	adds	r3, r3, r1
   169ee:	781b      	ldrb	r3, [r3, #0]
   169f0:	ad28      	add	r5, sp, #160	; 0xa0
   169f2:	702b      	strb	r3, [r5, #0]
   169f4:	2300      	movs	r3, #0
   169f6:	a916      	add	r1, sp, #88	; 0x58
   169f8:	77cb      	strb	r3, [r1, #31]
   169fa:	0013      	movs	r3, r2
   169fc:	3304      	adds	r3, #4
   169fe:	930f      	str	r3, [sp, #60]	; 0x3c
   16a00:	2300      	movs	r3, #0
   16a02:	9409      	str	r4, [sp, #36]	; 0x24
   16a04:	4698      	mov	r8, r3
   16a06:	3301      	adds	r3, #1
   16a08:	9308      	str	r3, [sp, #32]
   16a0a:	930e      	str	r3, [sp, #56]	; 0x38
   16a0c:	2300      	movs	r3, #0
   16a0e:	9511      	str	r5, [sp, #68]	; 0x44
   16a10:	469a      	mov	sl, r3
   16a12:	9313      	str	r3, [sp, #76]	; 0x4c
   16a14:	e76f      	b.n	168f6 <_vfprintf_r+0x2f6>
   16a16:	9312      	str	r3, [sp, #72]	; 0x48
   16a18:	2900      	cmp	r1, #0
   16a1a:	d001      	beq.n	16a20 <_vfprintf_r+0x420>
   16a1c:	f001 f94d 	bl	17cba <_vfprintf_r+0x16ba>
   16a20:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   16a22:	06a3      	lsls	r3, r4, #26
   16a24:	d501      	bpl.n	16a2a <_vfprintf_r+0x42a>
   16a26:	f000 fd5a 	bl	174de <_vfprintf_r+0xede>
   16a2a:	06e3      	lsls	r3, r4, #27
   16a2c:	d501      	bpl.n	16a32 <_vfprintf_r+0x432>
   16a2e:	f000 fcab 	bl	17388 <_vfprintf_r+0xd88>
   16a32:	0663      	lsls	r3, r4, #25
   16a34:	d401      	bmi.n	16a3a <_vfprintf_r+0x43a>
   16a36:	f000 fca7 	bl	17388 <_vfprintf_r+0xd88>
   16a3a:	2100      	movs	r1, #0
   16a3c:	5e53      	ldrsh	r3, [r2, r1]
   16a3e:	930c      	str	r3, [sp, #48]	; 0x30
   16a40:	3204      	adds	r2, #4
   16a42:	17db      	asrs	r3, r3, #31
   16a44:	930d      	str	r3, [sp, #52]	; 0x34
   16a46:	920f      	str	r2, [sp, #60]	; 0x3c
   16a48:	2b00      	cmp	r3, #0
   16a4a:	da01      	bge.n	16a50 <_vfprintf_r+0x450>
   16a4c:	f000 fdb2 	bl	175b4 <_vfprintf_r+0xfb4>
   16a50:	990c      	ldr	r1, [sp, #48]	; 0x30
   16a52:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   16a54:	0008      	movs	r0, r1
   16a56:	4651      	mov	r1, sl
   16a58:	ab16      	add	r3, sp, #88	; 0x58
   16a5a:	7fdb      	ldrb	r3, [r3, #31]
   16a5c:	4310      	orrs	r0, r2
   16a5e:	4698      	mov	r8, r3
   16a60:	0002      	movs	r2, r0
   16a62:	2301      	movs	r3, #1
   16a64:	3101      	adds	r1, #1
   16a66:	d000      	beq.n	16a6a <_vfprintf_r+0x46a>
   16a68:	e718      	b.n	1689c <_vfprintf_r+0x29c>
   16a6a:	2a00      	cmp	r2, #0
   16a6c:	d100      	bne.n	16a70 <_vfprintf_r+0x470>
   16a6e:	e35a      	b.n	17126 <_vfprintf_r+0xb26>
   16a70:	9409      	str	r4, [sp, #36]	; 0x24
   16a72:	2b01      	cmp	r3, #1
   16a74:	d101      	bne.n	16a7a <_vfprintf_r+0x47a>
   16a76:	f000 fc06 	bl	17286 <_vfprintf_r+0xc86>
   16a7a:	2b02      	cmp	r3, #2
   16a7c:	d000      	beq.n	16a80 <_vfprintf_r+0x480>
   16a7e:	e380      	b.n	17182 <_vfprintf_r+0xb82>
   16a80:	9c19      	ldr	r4, [sp, #100]	; 0x64
   16a82:	200f      	movs	r0, #15
   16a84:	46a1      	mov	r9, r4
   16a86:	46b4      	mov	ip, r6
   16a88:	ab32      	add	r3, sp, #200	; 0xc8
   16a8a:	0019      	movs	r1, r3
   16a8c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   16a8e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   16a90:	0004      	movs	r4, r0
   16a92:	464d      	mov	r5, r9
   16a94:	4014      	ands	r4, r2
   16a96:	5d2c      	ldrb	r4, [r5, r4]
   16a98:	071e      	lsls	r6, r3, #28
   16a9a:	0915      	lsrs	r5, r2, #4
   16a9c:	3901      	subs	r1, #1
   16a9e:	432e      	orrs	r6, r5
   16aa0:	700c      	strb	r4, [r1, #0]
   16aa2:	091c      	lsrs	r4, r3, #4
   16aa4:	0023      	movs	r3, r4
   16aa6:	0034      	movs	r4, r6
   16aa8:	0032      	movs	r2, r6
   16aaa:	431c      	orrs	r4, r3
   16aac:	d1f0      	bne.n	16a90 <_vfprintf_r+0x490>
   16aae:	920c      	str	r2, [sp, #48]	; 0x30
   16ab0:	930d      	str	r3, [sp, #52]	; 0x34
   16ab2:	ab32      	add	r3, sp, #200	; 0xc8
   16ab4:	1a5b      	subs	r3, r3, r1
   16ab6:	9111      	str	r1, [sp, #68]	; 0x44
   16ab8:	4666      	mov	r6, ip
   16aba:	930e      	str	r3, [sp, #56]	; 0x38
   16abc:	e70d      	b.n	168da <_vfprintf_r+0x2da>
   16abe:	4663      	mov	r3, ip
   16ac0:	431c      	orrs	r4, r3
   16ac2:	9b07      	ldr	r3, [sp, #28]
   16ac4:	781b      	ldrb	r3, [r3, #0]
   16ac6:	e624      	b.n	16712 <_vfprintf_r+0x112>
   16ac8:	9b07      	ldr	r3, [sp, #28]
   16aca:	781b      	ldrb	r3, [r3, #0]
   16acc:	2b6c      	cmp	r3, #108	; 0x6c
   16ace:	d101      	bne.n	16ad4 <_vfprintf_r+0x4d4>
   16ad0:	f000 fe8c 	bl	177ec <_vfprintf_r+0x11ec>
   16ad4:	2210      	movs	r2, #16
   16ad6:	4314      	orrs	r4, r2
   16ad8:	e61b      	b.n	16712 <_vfprintf_r+0x112>
   16ada:	2900      	cmp	r1, #0
   16adc:	d001      	beq.n	16ae2 <_vfprintf_r+0x4e2>
   16ade:	f001 f8d5 	bl	17c8c <_vfprintf_r+0x168c>
   16ae2:	06a3      	lsls	r3, r4, #26
   16ae4:	d501      	bpl.n	16aea <_vfprintf_r+0x4ea>
   16ae6:	f000 fe76 	bl	177d6 <_vfprintf_r+0x11d6>
   16aea:	06e3      	lsls	r3, r4, #27
   16aec:	d500      	bpl.n	16af0 <_vfprintf_r+0x4f0>
   16aee:	e110      	b.n	16d12 <_vfprintf_r+0x712>
   16af0:	0663      	lsls	r3, r4, #25
   16af2:	d400      	bmi.n	16af6 <_vfprintf_r+0x4f6>
   16af4:	e10d      	b.n	16d12 <_vfprintf_r+0x712>
   16af6:	4669      	mov	r1, sp
   16af8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   16afa:	8d09      	ldrh	r1, [r1, #40]	; 0x28
   16afc:	681a      	ldr	r2, [r3, #0]
   16afe:	3304      	adds	r3, #4
   16b00:	9208      	str	r2, [sp, #32]
   16b02:	8011      	strh	r1, [r2, #0]
   16b04:	930f      	str	r3, [sp, #60]	; 0x3c
   16b06:	e5c9      	b.n	1669c <_vfprintf_r+0x9c>
   16b08:	990f      	ldr	r1, [sp, #60]	; 0x3c
   16b0a:	2230      	movs	r2, #48	; 0x30
   16b0c:	680b      	ldr	r3, [r1, #0]
   16b0e:	930c      	str	r3, [sp, #48]	; 0x30
   16b10:	2300      	movs	r3, #0
   16b12:	930d      	str	r3, [sp, #52]	; 0x34
   16b14:	3302      	adds	r3, #2
   16b16:	431c      	orrs	r4, r3
   16b18:	ab1e      	add	r3, sp, #120	; 0x78
   16b1a:	701a      	strb	r2, [r3, #0]
   16b1c:	3248      	adds	r2, #72	; 0x48
   16b1e:	705a      	strb	r2, [r3, #1]
   16b20:	000b      	movs	r3, r1
   16b22:	3304      	adds	r3, #4
   16b24:	930f      	str	r3, [sp, #60]	; 0x3c
   16b26:	4bc1      	ldr	r3, [pc, #772]	; (16e2c <_vfprintf_r+0x82c>)
   16b28:	9212      	str	r2, [sp, #72]	; 0x48
   16b2a:	9319      	str	r3, [sp, #100]	; 0x64
   16b2c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   16b2e:	2302      	movs	r3, #2
   16b30:	e6ac      	b.n	1688c <_vfprintf_r+0x28c>
   16b32:	464b      	mov	r3, r9
   16b34:	431c      	orrs	r4, r3
   16b36:	9b07      	ldr	r3, [sp, #28]
   16b38:	781b      	ldrb	r3, [r3, #0]
   16b3a:	e5ea      	b.n	16712 <_vfprintf_r+0x112>
   16b3c:	9312      	str	r3, [sp, #72]	; 0x48
   16b3e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   16b40:	a916      	add	r1, sp, #88	; 0x58
   16b42:	1d1d      	adds	r5, r3, #4
   16b44:	681b      	ldr	r3, [r3, #0]
   16b46:	001a      	movs	r2, r3
   16b48:	9311      	str	r3, [sp, #68]	; 0x44
   16b4a:	2300      	movs	r3, #0
   16b4c:	77cb      	strb	r3, [r1, #31]
   16b4e:	2a00      	cmp	r2, #0
   16b50:	d101      	bne.n	16b56 <_vfprintf_r+0x556>
   16b52:	f000 ff01 	bl	17958 <_vfprintf_r+0x1358>
   16b56:	4653      	mov	r3, sl
   16b58:	3301      	adds	r3, #1
   16b5a:	d101      	bne.n	16b60 <_vfprintf_r+0x560>
   16b5c:	f000 fe64 	bl	17828 <_vfprintf_r+0x1228>
   16b60:	4652      	mov	r2, sl
   16b62:	2100      	movs	r1, #0
   16b64:	9811      	ldr	r0, [sp, #68]	; 0x44
   16b66:	f003 f98f 	bl	19e88 <memchr>
   16b6a:	2800      	cmp	r0, #0
   16b6c:	d101      	bne.n	16b72 <_vfprintf_r+0x572>
   16b6e:	f000 ff78 	bl	17a62 <_vfprintf_r+0x1462>
   16b72:	9b11      	ldr	r3, [sp, #68]	; 0x44
   16b74:	1ac3      	subs	r3, r0, r3
   16b76:	001a      	movs	r2, r3
   16b78:	930e      	str	r3, [sp, #56]	; 0x38
   16b7a:	43db      	mvns	r3, r3
   16b7c:	17db      	asrs	r3, r3, #31
   16b7e:	401a      	ands	r2, r3
   16b80:	ab16      	add	r3, sp, #88	; 0x58
   16b82:	7fdb      	ldrb	r3, [r3, #31]
   16b84:	9208      	str	r2, [sp, #32]
   16b86:	4698      	mov	r8, r3
   16b88:	2300      	movs	r3, #0
   16b8a:	950f      	str	r5, [sp, #60]	; 0x3c
   16b8c:	9409      	str	r4, [sp, #36]	; 0x24
   16b8e:	469a      	mov	sl, r3
   16b90:	9313      	str	r3, [sp, #76]	; 0x4c
   16b92:	e6aa      	b.n	168ea <_vfprintf_r+0x2ea>
   16b94:	2308      	movs	r3, #8
   16b96:	431c      	orrs	r4, r3
   16b98:	9b07      	ldr	r3, [sp, #28]
   16b9a:	781b      	ldrb	r3, [r3, #0]
   16b9c:	e5b9      	b.n	16712 <_vfprintf_r+0x112>
   16b9e:	9312      	str	r3, [sp, #72]	; 0x48
   16ba0:	2310      	movs	r3, #16
   16ba2:	431c      	orrs	r4, r3
   16ba4:	06a3      	lsls	r3, r4, #26
   16ba6:	d501      	bpl.n	16bac <_vfprintf_r+0x5ac>
   16ba8:	f000 fca7 	bl	174fa <_vfprintf_r+0xefa>
   16bac:	06e3      	lsls	r3, r4, #27
   16bae:	d500      	bpl.n	16bb2 <_vfprintf_r+0x5b2>
   16bb0:	e3ee      	b.n	17390 <_vfprintf_r+0xd90>
   16bb2:	0663      	lsls	r3, r4, #25
   16bb4:	d400      	bmi.n	16bb8 <_vfprintf_r+0x5b8>
   16bb6:	e3eb      	b.n	17390 <_vfprintf_r+0xd90>
   16bb8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   16bba:	881a      	ldrh	r2, [r3, #0]
   16bbc:	920c      	str	r2, [sp, #48]	; 0x30
   16bbe:	2200      	movs	r2, #0
   16bc0:	3304      	adds	r3, #4
   16bc2:	920d      	str	r2, [sp, #52]	; 0x34
   16bc4:	930f      	str	r3, [sp, #60]	; 0x3c
   16bc6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   16bc8:	2300      	movs	r3, #0
   16bca:	e65f      	b.n	1688c <_vfprintf_r+0x28c>
   16bcc:	9312      	str	r3, [sp, #72]	; 0x48
   16bce:	2310      	movs	r3, #16
   16bd0:	431c      	orrs	r4, r3
   16bd2:	06a3      	lsls	r3, r4, #26
   16bd4:	d501      	bpl.n	16bda <_vfprintf_r+0x5da>
   16bd6:	f000 fcba 	bl	1754e <_vfprintf_r+0xf4e>
   16bda:	06e3      	lsls	r3, r4, #27
   16bdc:	d500      	bpl.n	16be0 <_vfprintf_r+0x5e0>
   16bde:	e3da      	b.n	17396 <_vfprintf_r+0xd96>
   16be0:	0663      	lsls	r3, r4, #25
   16be2:	d400      	bmi.n	16be6 <_vfprintf_r+0x5e6>
   16be4:	e3d7      	b.n	17396 <_vfprintf_r+0xd96>
   16be6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   16be8:	881a      	ldrh	r2, [r3, #0]
   16bea:	920c      	str	r2, [sp, #48]	; 0x30
   16bec:	2200      	movs	r2, #0
   16bee:	3304      	adds	r3, #4
   16bf0:	920d      	str	r2, [sp, #52]	; 0x34
   16bf2:	930f      	str	r3, [sp, #60]	; 0x3c
   16bf4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   16bf6:	2301      	movs	r3, #1
   16bf8:	e648      	b.n	1688c <_vfprintf_r+0x28c>
   16bfa:	9312      	str	r3, [sp, #72]	; 0x48
   16bfc:	2900      	cmp	r1, #0
   16bfe:	d001      	beq.n	16c04 <_vfprintf_r+0x604>
   16c00:	f001 f857 	bl	17cb2 <_vfprintf_r+0x16b2>
   16c04:	4b8a      	ldr	r3, [pc, #552]	; (16e30 <_vfprintf_r+0x830>)
   16c06:	9319      	str	r3, [sp, #100]	; 0x64
   16c08:	e618      	b.n	1683c <_vfprintf_r+0x23c>
   16c0a:	2301      	movs	r3, #1
   16c0c:	431c      	orrs	r4, r3
   16c0e:	9b07      	ldr	r3, [sp, #28]
   16c10:	781b      	ldrb	r3, [r3, #0]
   16c12:	e57e      	b.n	16712 <_vfprintf_r+0x112>
   16c14:	2380      	movs	r3, #128	; 0x80
   16c16:	431c      	orrs	r4, r3
   16c18:	9b07      	ldr	r3, [sp, #28]
   16c1a:	781b      	ldrb	r3, [r3, #0]
   16c1c:	e579      	b.n	16712 <_vfprintf_r+0x112>
   16c1e:	9b07      	ldr	r3, [sp, #28]
   16c20:	781b      	ldrb	r3, [r3, #0]
   16c22:	2800      	cmp	r0, #0
   16c24:	d000      	beq.n	16c28 <_vfprintf_r+0x628>
   16c26:	e574      	b.n	16712 <_vfprintf_r+0x112>
   16c28:	2101      	movs	r1, #1
   16c2a:	3020      	adds	r0, #32
   16c2c:	e571      	b.n	16712 <_vfprintf_r+0x112>
   16c2e:	9312      	str	r3, [sp, #72]	; 0x48
   16c30:	2900      	cmp	r1, #0
   16c32:	d001      	beq.n	16c38 <_vfprintf_r+0x638>
   16c34:	f001 f839 	bl	17caa <_vfprintf_r+0x16aa>
   16c38:	2207      	movs	r2, #7
   16c3a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   16c3c:	3307      	adds	r3, #7
   16c3e:	4393      	bics	r3, r2
   16c40:	3201      	adds	r2, #1
   16c42:	4694      	mov	ip, r2
   16c44:	449c      	add	ip, r3
   16c46:	4662      	mov	r2, ip
   16c48:	920f      	str	r2, [sp, #60]	; 0x3c
   16c4a:	681a      	ldr	r2, [r3, #0]
   16c4c:	9216      	str	r2, [sp, #88]	; 0x58
   16c4e:	685b      	ldr	r3, [r3, #4]
   16c50:	2201      	movs	r2, #1
   16c52:	9315      	str	r3, [sp, #84]	; 0x54
   16c54:	9b15      	ldr	r3, [sp, #84]	; 0x54
   16c56:	9d16      	ldr	r5, [sp, #88]	; 0x58
   16c58:	005b      	lsls	r3, r3, #1
   16c5a:	085b      	lsrs	r3, r3, #1
   16c5c:	4698      	mov	r8, r3
   16c5e:	4252      	negs	r2, r2
   16c60:	4b74      	ldr	r3, [pc, #464]	; (16e34 <_vfprintf_r+0x834>)
   16c62:	0028      	movs	r0, r5
   16c64:	4641      	mov	r1, r8
   16c66:	f004 fa81 	bl	1b16c <__aeabi_dcmpun>
   16c6a:	2800      	cmp	r0, #0
   16c6c:	d001      	beq.n	16c72 <_vfprintf_r+0x672>
   16c6e:	f000 fcb4 	bl	175da <_vfprintf_r+0xfda>
   16c72:	2201      	movs	r2, #1
   16c74:	4b6f      	ldr	r3, [pc, #444]	; (16e34 <_vfprintf_r+0x834>)
   16c76:	4252      	negs	r2, r2
   16c78:	0028      	movs	r0, r5
   16c7a:	4641      	mov	r1, r8
   16c7c:	f7fd fd5c 	bl	14738 <__aeabi_dcmple>
   16c80:	2800      	cmp	r0, #0
   16c82:	d001      	beq.n	16c88 <_vfprintf_r+0x688>
   16c84:	f000 fca9 	bl	175da <_vfprintf_r+0xfda>
   16c88:	2200      	movs	r2, #0
   16c8a:	2300      	movs	r3, #0
   16c8c:	9816      	ldr	r0, [sp, #88]	; 0x58
   16c8e:	9915      	ldr	r1, [sp, #84]	; 0x54
   16c90:	f7fd fd48 	bl	14724 <__aeabi_dcmplt>
   16c94:	2800      	cmp	r0, #0
   16c96:	d001      	beq.n	16c9c <_vfprintf_r+0x69c>
   16c98:	f000 fd55 	bl	17746 <_vfprintf_r+0x1146>
   16c9c:	ab16      	add	r3, sp, #88	; 0x58
   16c9e:	7fdb      	ldrb	r3, [r3, #31]
   16ca0:	4698      	mov	r8, r3
   16ca2:	9b12      	ldr	r3, [sp, #72]	; 0x48
   16ca4:	2b47      	cmp	r3, #71	; 0x47
   16ca6:	dd01      	ble.n	16cac <_vfprintf_r+0x6ac>
   16ca8:	f000 fdb4 	bl	17814 <_vfprintf_r+0x1214>
   16cac:	4b62      	ldr	r3, [pc, #392]	; (16e38 <_vfprintf_r+0x838>)
   16cae:	9311      	str	r3, [sp, #68]	; 0x44
   16cb0:	2380      	movs	r3, #128	; 0x80
   16cb2:	439c      	bics	r4, r3
   16cb4:	3b7d      	subs	r3, #125	; 0x7d
   16cb6:	9308      	str	r3, [sp, #32]
   16cb8:	930e      	str	r3, [sp, #56]	; 0x38
   16cba:	2300      	movs	r3, #0
   16cbc:	9409      	str	r4, [sp, #36]	; 0x24
   16cbe:	469a      	mov	sl, r3
   16cc0:	9313      	str	r3, [sp, #76]	; 0x4c
   16cc2:	e612      	b.n	168ea <_vfprintf_r+0x2ea>
   16cc4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   16cc6:	1d1a      	adds	r2, r3, #4
   16cc8:	681b      	ldr	r3, [r3, #0]
   16cca:	930b      	str	r3, [sp, #44]	; 0x2c
   16ccc:	2b00      	cmp	r3, #0
   16cce:	da00      	bge.n	16cd2 <_vfprintf_r+0x6d2>
   16cd0:	e578      	b.n	167c4 <_vfprintf_r+0x1c4>
   16cd2:	9b07      	ldr	r3, [sp, #28]
   16cd4:	920f      	str	r2, [sp, #60]	; 0x3c
   16cd6:	781b      	ldrb	r3, [r3, #0]
   16cd8:	e51b      	b.n	16712 <_vfprintf_r+0x112>
   16cda:	9312      	str	r3, [sp, #72]	; 0x48
   16cdc:	2900      	cmp	r1, #0
   16cde:	d001      	beq.n	16ce4 <_vfprintf_r+0x6e4>
   16ce0:	f000 ffcc 	bl	17c7c <_vfprintf_r+0x167c>
   16ce4:	2310      	movs	r3, #16
   16ce6:	431c      	orrs	r4, r3
   16ce8:	e69a      	b.n	16a20 <_vfprintf_r+0x420>
   16cea:	9312      	str	r3, [sp, #72]	; 0x48
   16cec:	e771      	b.n	16bd2 <_vfprintf_r+0x5d2>
   16cee:	9312      	str	r3, [sp, #72]	; 0x48
   16cf0:	e758      	b.n	16ba4 <_vfprintf_r+0x5a4>
   16cf2:	9312      	str	r3, [sp, #72]	; 0x48
   16cf4:	2900      	cmp	r1, #0
   16cf6:	d001      	beq.n	16cfc <_vfprintf_r+0x6fc>
   16cf8:	f000 ffd3 	bl	17ca2 <_vfprintf_r+0x16a2>
   16cfc:	9b12      	ldr	r3, [sp, #72]	; 0x48
   16cfe:	2b00      	cmp	r3, #0
   16d00:	d100      	bne.n	16d04 <_vfprintf_r+0x704>
   16d02:	e18d      	b.n	17020 <_vfprintf_r+0xa20>
   16d04:	ad28      	add	r5, sp, #160	; 0xa0
   16d06:	702b      	strb	r3, [r5, #0]
   16d08:	2300      	movs	r3, #0
   16d0a:	aa16      	add	r2, sp, #88	; 0x58
   16d0c:	77d3      	strb	r3, [r2, #31]
   16d0e:	9409      	str	r4, [sp, #36]	; 0x24
   16d10:	e678      	b.n	16a04 <_vfprintf_r+0x404>
   16d12:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   16d14:	990a      	ldr	r1, [sp, #40]	; 0x28
   16d16:	6813      	ldr	r3, [r2, #0]
   16d18:	6019      	str	r1, [r3, #0]
   16d1a:	0013      	movs	r3, r2
   16d1c:	3304      	adds	r3, #4
   16d1e:	930f      	str	r3, [sp, #60]	; 0x3c
   16d20:	e4bc      	b.n	1669c <_vfprintf_r+0x9c>
   16d22:	68bc      	ldr	r4, [r7, #8]
   16d24:	4643      	mov	r3, r8
   16d26:	2b00      	cmp	r3, #0
   16d28:	d00f      	beq.n	16d4a <_vfprintf_r+0x74a>
   16d2a:	aa16      	add	r2, sp, #88	; 0x58
   16d2c:	231f      	movs	r3, #31
   16d2e:	4694      	mov	ip, r2
   16d30:	4463      	add	r3, ip
   16d32:	6033      	str	r3, [r6, #0]
   16d34:	2301      	movs	r3, #1
   16d36:	6073      	str	r3, [r6, #4]
   16d38:	687b      	ldr	r3, [r7, #4]
   16d3a:	3401      	adds	r4, #1
   16d3c:	3301      	adds	r3, #1
   16d3e:	60bc      	str	r4, [r7, #8]
   16d40:	607b      	str	r3, [r7, #4]
   16d42:	2b07      	cmp	r3, #7
   16d44:	dd00      	ble.n	16d48 <_vfprintf_r+0x748>
   16d46:	e203      	b.n	17150 <_vfprintf_r+0xb50>
   16d48:	3608      	adds	r6, #8
   16d4a:	464b      	mov	r3, r9
   16d4c:	2b00      	cmp	r3, #0
   16d4e:	d00c      	beq.n	16d6a <_vfprintf_r+0x76a>
   16d50:	ab1e      	add	r3, sp, #120	; 0x78
   16d52:	6033      	str	r3, [r6, #0]
   16d54:	2302      	movs	r3, #2
   16d56:	6073      	str	r3, [r6, #4]
   16d58:	687b      	ldr	r3, [r7, #4]
   16d5a:	3402      	adds	r4, #2
   16d5c:	3301      	adds	r3, #1
   16d5e:	60bc      	str	r4, [r7, #8]
   16d60:	607b      	str	r3, [r7, #4]
   16d62:	2b07      	cmp	r3, #7
   16d64:	dd00      	ble.n	16d68 <_vfprintf_r+0x768>
   16d66:	e1fd      	b.n	17164 <_vfprintf_r+0xb64>
   16d68:	3608      	adds	r6, #8
   16d6a:	9b10      	ldr	r3, [sp, #64]	; 0x40
   16d6c:	2b80      	cmp	r3, #128	; 0x80
   16d6e:	d100      	bne.n	16d72 <_vfprintf_r+0x772>
   16d70:	e173      	b.n	1705a <_vfprintf_r+0xa5a>
   16d72:	4653      	mov	r3, sl
   16d74:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   16d76:	1a9d      	subs	r5, r3, r2
   16d78:	2d00      	cmp	r5, #0
   16d7a:	dd32      	ble.n	16de2 <_vfprintf_r+0x7e2>
   16d7c:	4a2f      	ldr	r2, [pc, #188]	; (16e3c <_vfprintf_r+0x83c>)
   16d7e:	687b      	ldr	r3, [r7, #4]
   16d80:	4691      	mov	r9, r2
   16d82:	2d10      	cmp	r5, #16
   16d84:	dd22      	ble.n	16dcc <_vfprintf_r+0x7cc>
   16d86:	2210      	movs	r2, #16
   16d88:	4692      	mov	sl, r2
   16d8a:	0022      	movs	r2, r4
   16d8c:	465c      	mov	r4, fp
   16d8e:	e003      	b.n	16d98 <_vfprintf_r+0x798>
   16d90:	3d10      	subs	r5, #16
   16d92:	3608      	adds	r6, #8
   16d94:	2d10      	cmp	r5, #16
   16d96:	dd17      	ble.n	16dc8 <_vfprintf_r+0x7c8>
   16d98:	4649      	mov	r1, r9
   16d9a:	6031      	str	r1, [r6, #0]
   16d9c:	4651      	mov	r1, sl
   16d9e:	3210      	adds	r2, #16
   16da0:	3301      	adds	r3, #1
   16da2:	6071      	str	r1, [r6, #4]
   16da4:	60ba      	str	r2, [r7, #8]
   16da6:	607b      	str	r3, [r7, #4]
   16da8:	2b07      	cmp	r3, #7
   16daa:	ddf1      	ble.n	16d90 <_vfprintf_r+0x790>
   16dac:	003a      	movs	r2, r7
   16dae:	0021      	movs	r1, r4
   16db0:	9806      	ldr	r0, [sp, #24]
   16db2:	f003 ff41 	bl	1ac38 <__sprint_r>
   16db6:	2800      	cmp	r0, #0
   16db8:	d000      	beq.n	16dbc <_vfprintf_r+0x7bc>
   16dba:	e18a      	b.n	170d2 <_vfprintf_r+0xad2>
   16dbc:	3d10      	subs	r5, #16
   16dbe:	68ba      	ldr	r2, [r7, #8]
   16dc0:	687b      	ldr	r3, [r7, #4]
   16dc2:	ae32      	add	r6, sp, #200	; 0xc8
   16dc4:	2d10      	cmp	r5, #16
   16dc6:	dce7      	bgt.n	16d98 <_vfprintf_r+0x798>
   16dc8:	46a3      	mov	fp, r4
   16dca:	0014      	movs	r4, r2
   16dcc:	464a      	mov	r2, r9
   16dce:	1964      	adds	r4, r4, r5
   16dd0:	3301      	adds	r3, #1
   16dd2:	6032      	str	r2, [r6, #0]
   16dd4:	6075      	str	r5, [r6, #4]
   16dd6:	60bc      	str	r4, [r7, #8]
   16dd8:	607b      	str	r3, [r7, #4]
   16dda:	2b07      	cmp	r3, #7
   16ddc:	dd00      	ble.n	16de0 <_vfprintf_r+0x7e0>
   16dde:	e1ad      	b.n	1713c <_vfprintf_r+0xb3c>
   16de0:	3608      	adds	r6, #8
   16de2:	9b09      	ldr	r3, [sp, #36]	; 0x24
   16de4:	05db      	lsls	r3, r3, #23
   16de6:	d500      	bpl.n	16dea <_vfprintf_r+0x7ea>
   16de8:	e0be      	b.n	16f68 <_vfprintf_r+0x968>
   16dea:	9b11      	ldr	r3, [sp, #68]	; 0x44
   16dec:	6033      	str	r3, [r6, #0]
   16dee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   16df0:	469c      	mov	ip, r3
   16df2:	6073      	str	r3, [r6, #4]
   16df4:	687b      	ldr	r3, [r7, #4]
   16df6:	4464      	add	r4, ip
   16df8:	3301      	adds	r3, #1
   16dfa:	60bc      	str	r4, [r7, #8]
   16dfc:	607b      	str	r3, [r7, #4]
   16dfe:	2b07      	cmp	r3, #7
   16e00:	dd00      	ble.n	16e04 <_vfprintf_r+0x804>
   16e02:	e0a6      	b.n	16f52 <_vfprintf_r+0x952>
   16e04:	3608      	adds	r6, #8
   16e06:	9b09      	ldr	r3, [sp, #36]	; 0x24
   16e08:	075b      	lsls	r3, r3, #29
   16e0a:	d54a      	bpl.n	16ea2 <_vfprintf_r+0x8a2>
   16e0c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   16e0e:	9a08      	ldr	r2, [sp, #32]
   16e10:	1a9d      	subs	r5, r3, r2
   16e12:	2d00      	cmp	r5, #0
   16e14:	dd45      	ble.n	16ea2 <_vfprintf_r+0x8a2>
   16e16:	4a0a      	ldr	r2, [pc, #40]	; (16e40 <_vfprintf_r+0x840>)
   16e18:	687b      	ldr	r3, [r7, #4]
   16e1a:	4690      	mov	r8, r2
   16e1c:	2d10      	cmp	r5, #16
   16e1e:	dd2f      	ble.n	16e80 <_vfprintf_r+0x880>
   16e20:	2210      	movs	r2, #16
   16e22:	4691      	mov	r9, r2
   16e24:	0022      	movs	r2, r4
   16e26:	465c      	mov	r4, fp
   16e28:	e010      	b.n	16e4c <_vfprintf_r+0x84c>
   16e2a:	46c0      	nop			; (mov r8, r8)
   16e2c:	0001cee8 	.word	0x0001cee8
   16e30:	0001ced4 	.word	0x0001ced4
   16e34:	7fefffff 	.word	0x7fefffff
   16e38:	0001cec4 	.word	0x0001cec4
   16e3c:	0001d098 	.word	0x0001d098
   16e40:	0001d088 	.word	0x0001d088
   16e44:	3d10      	subs	r5, #16
   16e46:	3608      	adds	r6, #8
   16e48:	2d10      	cmp	r5, #16
   16e4a:	dd17      	ble.n	16e7c <_vfprintf_r+0x87c>
   16e4c:	49d1      	ldr	r1, [pc, #836]	; (17194 <_vfprintf_r+0xb94>)
   16e4e:	3210      	adds	r2, #16
   16e50:	6031      	str	r1, [r6, #0]
   16e52:	4649      	mov	r1, r9
   16e54:	3301      	adds	r3, #1
   16e56:	6071      	str	r1, [r6, #4]
   16e58:	60ba      	str	r2, [r7, #8]
   16e5a:	607b      	str	r3, [r7, #4]
   16e5c:	2b07      	cmp	r3, #7
   16e5e:	ddf1      	ble.n	16e44 <_vfprintf_r+0x844>
   16e60:	003a      	movs	r2, r7
   16e62:	0021      	movs	r1, r4
   16e64:	9806      	ldr	r0, [sp, #24]
   16e66:	f003 fee7 	bl	1ac38 <__sprint_r>
   16e6a:	2800      	cmp	r0, #0
   16e6c:	d000      	beq.n	16e70 <_vfprintf_r+0x870>
   16e6e:	e130      	b.n	170d2 <_vfprintf_r+0xad2>
   16e70:	3d10      	subs	r5, #16
   16e72:	68ba      	ldr	r2, [r7, #8]
   16e74:	687b      	ldr	r3, [r7, #4]
   16e76:	ae32      	add	r6, sp, #200	; 0xc8
   16e78:	2d10      	cmp	r5, #16
   16e7a:	dce7      	bgt.n	16e4c <_vfprintf_r+0x84c>
   16e7c:	46a3      	mov	fp, r4
   16e7e:	0014      	movs	r4, r2
   16e80:	4642      	mov	r2, r8
   16e82:	1964      	adds	r4, r4, r5
   16e84:	3301      	adds	r3, #1
   16e86:	c624      	stmia	r6!, {r2, r5}
   16e88:	60bc      	str	r4, [r7, #8]
   16e8a:	607b      	str	r3, [r7, #4]
   16e8c:	2b07      	cmp	r3, #7
   16e8e:	dd08      	ble.n	16ea2 <_vfprintf_r+0x8a2>
   16e90:	003a      	movs	r2, r7
   16e92:	4659      	mov	r1, fp
   16e94:	9806      	ldr	r0, [sp, #24]
   16e96:	f003 fecf 	bl	1ac38 <__sprint_r>
   16e9a:	2800      	cmp	r0, #0
   16e9c:	d000      	beq.n	16ea0 <_vfprintf_r+0x8a0>
   16e9e:	e13f      	b.n	17120 <_vfprintf_r+0xb20>
   16ea0:	68bc      	ldr	r4, [r7, #8]
   16ea2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   16ea4:	9908      	ldr	r1, [sp, #32]
   16ea6:	428b      	cmp	r3, r1
   16ea8:	da00      	bge.n	16eac <_vfprintf_r+0x8ac>
   16eaa:	000b      	movs	r3, r1
   16eac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   16eae:	4694      	mov	ip, r2
   16eb0:	449c      	add	ip, r3
   16eb2:	4663      	mov	r3, ip
   16eb4:	930a      	str	r3, [sp, #40]	; 0x28
   16eb6:	2c00      	cmp	r4, #0
   16eb8:	d000      	beq.n	16ebc <_vfprintf_r+0x8bc>
   16eba:	e129      	b.n	17110 <_vfprintf_r+0xb10>
   16ebc:	2300      	movs	r3, #0
   16ebe:	ae32      	add	r6, sp, #200	; 0xc8
   16ec0:	607b      	str	r3, [r7, #4]
   16ec2:	f7ff fbeb 	bl	1669c <_vfprintf_r+0x9c>
   16ec6:	9b14      	ldr	r3, [sp, #80]	; 0x50
   16ec8:	2b01      	cmp	r3, #1
   16eca:	dc00      	bgt.n	16ece <_vfprintf_r+0x8ce>
   16ecc:	e103      	b.n	170d6 <_vfprintf_r+0xad6>
   16ece:	9b11      	ldr	r3, [sp, #68]	; 0x44
   16ed0:	3401      	adds	r4, #1
   16ed2:	6033      	str	r3, [r6, #0]
   16ed4:	2301      	movs	r3, #1
   16ed6:	6073      	str	r3, [r6, #4]
   16ed8:	687b      	ldr	r3, [r7, #4]
   16eda:	60bc      	str	r4, [r7, #8]
   16edc:	3301      	adds	r3, #1
   16ede:	607b      	str	r3, [r7, #4]
   16ee0:	2b07      	cmp	r3, #7
   16ee2:	dd00      	ble.n	16ee6 <_vfprintf_r+0x8e6>
   16ee4:	e2ef      	b.n	174c6 <_vfprintf_r+0xec6>
   16ee6:	3608      	adds	r6, #8
   16ee8:	9a18      	ldr	r2, [sp, #96]	; 0x60
   16eea:	3301      	adds	r3, #1
   16eec:	6032      	str	r2, [r6, #0]
   16eee:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   16ef0:	4698      	mov	r8, r3
   16ef2:	4694      	mov	ip, r2
   16ef4:	4464      	add	r4, ip
   16ef6:	6072      	str	r2, [r6, #4]
   16ef8:	60bc      	str	r4, [r7, #8]
   16efa:	607b      	str	r3, [r7, #4]
   16efc:	2b07      	cmp	r3, #7
   16efe:	dd00      	ble.n	16f02 <_vfprintf_r+0x902>
   16f00:	e318      	b.n	17534 <_vfprintf_r+0xf34>
   16f02:	3608      	adds	r6, #8
   16f04:	2200      	movs	r2, #0
   16f06:	2300      	movs	r3, #0
   16f08:	9816      	ldr	r0, [sp, #88]	; 0x58
   16f0a:	9915      	ldr	r1, [sp, #84]	; 0x54
   16f0c:	f7fd fc04 	bl	14718 <__aeabi_dcmpeq>
   16f10:	2800      	cmp	r0, #0
   16f12:	d000      	beq.n	16f16 <_vfprintf_r+0x916>
   16f14:	e1f4      	b.n	17300 <_vfprintf_r+0xd00>
   16f16:	9d11      	ldr	r5, [sp, #68]	; 0x44
   16f18:	9b14      	ldr	r3, [sp, #80]	; 0x50
   16f1a:	3501      	adds	r5, #1
   16f1c:	3b01      	subs	r3, #1
   16f1e:	6035      	str	r5, [r6, #0]
   16f20:	6073      	str	r3, [r6, #4]
   16f22:	18e4      	adds	r4, r4, r3
   16f24:	2301      	movs	r3, #1
   16f26:	469c      	mov	ip, r3
   16f28:	44e0      	add	r8, ip
   16f2a:	4643      	mov	r3, r8
   16f2c:	60bc      	str	r4, [r7, #8]
   16f2e:	607b      	str	r3, [r7, #4]
   16f30:	2b07      	cmp	r3, #7
   16f32:	dd00      	ble.n	16f36 <_vfprintf_r+0x936>
   16f34:	e0e0      	b.n	170f8 <_vfprintf_r+0xaf8>
   16f36:	3608      	adds	r6, #8
   16f38:	ab21      	add	r3, sp, #132	; 0x84
   16f3a:	6033      	str	r3, [r6, #0]
   16f3c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   16f3e:	469c      	mov	ip, r3
   16f40:	6073      	str	r3, [r6, #4]
   16f42:	4643      	mov	r3, r8
   16f44:	4464      	add	r4, ip
   16f46:	3301      	adds	r3, #1
   16f48:	60bc      	str	r4, [r7, #8]
   16f4a:	607b      	str	r3, [r7, #4]
   16f4c:	2b07      	cmp	r3, #7
   16f4e:	dc00      	bgt.n	16f52 <_vfprintf_r+0x952>
   16f50:	e758      	b.n	16e04 <_vfprintf_r+0x804>
   16f52:	003a      	movs	r2, r7
   16f54:	4659      	mov	r1, fp
   16f56:	9806      	ldr	r0, [sp, #24]
   16f58:	f003 fe6e 	bl	1ac38 <__sprint_r>
   16f5c:	2800      	cmp	r0, #0
   16f5e:	d000      	beq.n	16f62 <_vfprintf_r+0x962>
   16f60:	e0de      	b.n	17120 <_vfprintf_r+0xb20>
   16f62:	68bc      	ldr	r4, [r7, #8]
   16f64:	ae32      	add	r6, sp, #200	; 0xc8
   16f66:	e74e      	b.n	16e06 <_vfprintf_r+0x806>
   16f68:	9b12      	ldr	r3, [sp, #72]	; 0x48
   16f6a:	2b65      	cmp	r3, #101	; 0x65
   16f6c:	ddab      	ble.n	16ec6 <_vfprintf_r+0x8c6>
   16f6e:	2200      	movs	r2, #0
   16f70:	2300      	movs	r3, #0
   16f72:	9816      	ldr	r0, [sp, #88]	; 0x58
   16f74:	9915      	ldr	r1, [sp, #84]	; 0x54
   16f76:	f7fd fbcf 	bl	14718 <__aeabi_dcmpeq>
   16f7a:	2800      	cmp	r0, #0
   16f7c:	d100      	bne.n	16f80 <_vfprintf_r+0x980>
   16f7e:	e134      	b.n	171ea <_vfprintf_r+0xbea>
   16f80:	4b85      	ldr	r3, [pc, #532]	; (17198 <_vfprintf_r+0xb98>)
   16f82:	3401      	adds	r4, #1
   16f84:	6033      	str	r3, [r6, #0]
   16f86:	2301      	movs	r3, #1
   16f88:	6073      	str	r3, [r6, #4]
   16f8a:	687b      	ldr	r3, [r7, #4]
   16f8c:	60bc      	str	r4, [r7, #8]
   16f8e:	3301      	adds	r3, #1
   16f90:	607b      	str	r3, [r7, #4]
   16f92:	2b07      	cmp	r3, #7
   16f94:	dd00      	ble.n	16f98 <_vfprintf_r+0x998>
   16f96:	e3dc      	b.n	17752 <_vfprintf_r+0x1152>
   16f98:	3608      	adds	r6, #8
   16f9a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   16f9c:	9a14      	ldr	r2, [sp, #80]	; 0x50
   16f9e:	4293      	cmp	r3, r2
   16fa0:	db03      	blt.n	16faa <_vfprintf_r+0x9aa>
   16fa2:	9b09      	ldr	r3, [sp, #36]	; 0x24
   16fa4:	07db      	lsls	r3, r3, #31
   16fa6:	d400      	bmi.n	16faa <_vfprintf_r+0x9aa>
   16fa8:	e3b7      	b.n	1771a <_vfprintf_r+0x111a>
   16faa:	9b18      	ldr	r3, [sp, #96]	; 0x60
   16fac:	68ba      	ldr	r2, [r7, #8]
   16fae:	6033      	str	r3, [r6, #0]
   16fb0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   16fb2:	469c      	mov	ip, r3
   16fb4:	6073      	str	r3, [r6, #4]
   16fb6:	687b      	ldr	r3, [r7, #4]
   16fb8:	4462      	add	r2, ip
   16fba:	3301      	adds	r3, #1
   16fbc:	0014      	movs	r4, r2
   16fbe:	60ba      	str	r2, [r7, #8]
   16fc0:	607b      	str	r3, [r7, #4]
   16fc2:	2b07      	cmp	r3, #7
   16fc4:	dd01      	ble.n	16fca <_vfprintf_r+0x9ca>
   16fc6:	f000 fc19 	bl	177fc <_vfprintf_r+0x11fc>
   16fca:	3608      	adds	r6, #8
   16fcc:	9b14      	ldr	r3, [sp, #80]	; 0x50
   16fce:	1e5d      	subs	r5, r3, #1
   16fd0:	2d00      	cmp	r5, #0
   16fd2:	dc00      	bgt.n	16fd6 <_vfprintf_r+0x9d6>
   16fd4:	e717      	b.n	16e06 <_vfprintf_r+0x806>
   16fd6:	4a71      	ldr	r2, [pc, #452]	; (1719c <_vfprintf_r+0xb9c>)
   16fd8:	687b      	ldr	r3, [r7, #4]
   16fda:	4691      	mov	r9, r2
   16fdc:	2d10      	cmp	r5, #16
   16fde:	dc00      	bgt.n	16fe2 <_vfprintf_r+0x9e2>
   16fe0:	e1c3      	b.n	1736a <_vfprintf_r+0xd6a>
   16fe2:	2210      	movs	r2, #16
   16fe4:	4690      	mov	r8, r2
   16fe6:	0022      	movs	r2, r4
   16fe8:	464c      	mov	r4, r9
   16fea:	46d9      	mov	r9, fp
   16fec:	e004      	b.n	16ff8 <_vfprintf_r+0x9f8>
   16fee:	3608      	adds	r6, #8
   16ff0:	3d10      	subs	r5, #16
   16ff2:	2d10      	cmp	r5, #16
   16ff4:	dc00      	bgt.n	16ff8 <_vfprintf_r+0x9f8>
   16ff6:	e37c      	b.n	176f2 <_vfprintf_r+0x10f2>
   16ff8:	4641      	mov	r1, r8
   16ffa:	3210      	adds	r2, #16
   16ffc:	3301      	adds	r3, #1
   16ffe:	6034      	str	r4, [r6, #0]
   17000:	6071      	str	r1, [r6, #4]
   17002:	60ba      	str	r2, [r7, #8]
   17004:	607b      	str	r3, [r7, #4]
   17006:	2b07      	cmp	r3, #7
   17008:	ddf1      	ble.n	16fee <_vfprintf_r+0x9ee>
   1700a:	003a      	movs	r2, r7
   1700c:	4649      	mov	r1, r9
   1700e:	9806      	ldr	r0, [sp, #24]
   17010:	f003 fe12 	bl	1ac38 <__sprint_r>
   17014:	2800      	cmp	r0, #0
   17016:	d10b      	bne.n	17030 <_vfprintf_r+0xa30>
   17018:	68ba      	ldr	r2, [r7, #8]
   1701a:	687b      	ldr	r3, [r7, #4]
   1701c:	ae32      	add	r6, sp, #200	; 0xc8
   1701e:	e7e7      	b.n	16ff0 <_vfprintf_r+0x9f0>
   17020:	68bb      	ldr	r3, [r7, #8]
   17022:	46d9      	mov	r9, fp
   17024:	2b00      	cmp	r3, #0
   17026:	d001      	beq.n	1702c <_vfprintf_r+0xa2c>
   17028:	f000 fd4c 	bl	17ac4 <_vfprintf_r+0x14c4>
   1702c:	2300      	movs	r3, #0
   1702e:	607b      	str	r3, [r7, #4]
   17030:	464b      	mov	r3, r9
   17032:	6e5b      	ldr	r3, [r3, #100]	; 0x64
   17034:	07db      	lsls	r3, r3, #31
   17036:	d40d      	bmi.n	17054 <_vfprintf_r+0xa54>
   17038:	464b      	mov	r3, r9
   1703a:	899b      	ldrh	r3, [r3, #12]
   1703c:	059a      	lsls	r2, r3, #22
   1703e:	d505      	bpl.n	1704c <_vfprintf_r+0xa4c>
   17040:	065b      	lsls	r3, r3, #25
   17042:	d401      	bmi.n	17048 <_vfprintf_r+0xa48>
   17044:	f7ff fb8d 	bl	16762 <_vfprintf_r+0x162>
   17048:	f7ff fb88 	bl	1675c <_vfprintf_r+0x15c>
   1704c:	464b      	mov	r3, r9
   1704e:	6d98      	ldr	r0, [r3, #88]	; 0x58
   17050:	f002 fbcc 	bl	197ec <__retarget_lock_release_recursive>
   17054:	464b      	mov	r3, r9
   17056:	899b      	ldrh	r3, [r3, #12]
   17058:	e7f2      	b.n	17040 <_vfprintf_r+0xa40>
   1705a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1705c:	9a08      	ldr	r2, [sp, #32]
   1705e:	1a9d      	subs	r5, r3, r2
   17060:	2d00      	cmp	r5, #0
   17062:	dc00      	bgt.n	17066 <_vfprintf_r+0xa66>
   17064:	e685      	b.n	16d72 <_vfprintf_r+0x772>
   17066:	4a4d      	ldr	r2, [pc, #308]	; (1719c <_vfprintf_r+0xb9c>)
   17068:	687b      	ldr	r3, [r7, #4]
   1706a:	4691      	mov	r9, r2
   1706c:	2d10      	cmp	r5, #16
   1706e:	dd24      	ble.n	170ba <_vfprintf_r+0xaba>
   17070:	2210      	movs	r2, #16
   17072:	0021      	movs	r1, r4
   17074:	4690      	mov	r8, r2
   17076:	465c      	mov	r4, fp
   17078:	0032      	movs	r2, r6
   1707a:	464e      	mov	r6, r9
   1707c:	e003      	b.n	17086 <_vfprintf_r+0xa86>
   1707e:	3d10      	subs	r5, #16
   17080:	3208      	adds	r2, #8
   17082:	2d10      	cmp	r5, #16
   17084:	dd15      	ble.n	170b2 <_vfprintf_r+0xab2>
   17086:	4640      	mov	r0, r8
   17088:	3110      	adds	r1, #16
   1708a:	3301      	adds	r3, #1
   1708c:	6016      	str	r6, [r2, #0]
   1708e:	6050      	str	r0, [r2, #4]
   17090:	60b9      	str	r1, [r7, #8]
   17092:	607b      	str	r3, [r7, #4]
   17094:	2b07      	cmp	r3, #7
   17096:	ddf2      	ble.n	1707e <_vfprintf_r+0xa7e>
   17098:	003a      	movs	r2, r7
   1709a:	0021      	movs	r1, r4
   1709c:	9806      	ldr	r0, [sp, #24]
   1709e:	f003 fdcb 	bl	1ac38 <__sprint_r>
   170a2:	2800      	cmp	r0, #0
   170a4:	d115      	bne.n	170d2 <_vfprintf_r+0xad2>
   170a6:	3d10      	subs	r5, #16
   170a8:	68b9      	ldr	r1, [r7, #8]
   170aa:	687b      	ldr	r3, [r7, #4]
   170ac:	aa32      	add	r2, sp, #200	; 0xc8
   170ae:	2d10      	cmp	r5, #16
   170b0:	dce9      	bgt.n	17086 <_vfprintf_r+0xa86>
   170b2:	46a3      	mov	fp, r4
   170b4:	46b1      	mov	r9, r6
   170b6:	000c      	movs	r4, r1
   170b8:	0016      	movs	r6, r2
   170ba:	464a      	mov	r2, r9
   170bc:	1964      	adds	r4, r4, r5
   170be:	3301      	adds	r3, #1
   170c0:	6032      	str	r2, [r6, #0]
   170c2:	6075      	str	r5, [r6, #4]
   170c4:	60bc      	str	r4, [r7, #8]
   170c6:	607b      	str	r3, [r7, #4]
   170c8:	2b07      	cmp	r3, #7
   170ca:	dd00      	ble.n	170ce <_vfprintf_r+0xace>
   170cc:	e263      	b.n	17596 <_vfprintf_r+0xf96>
   170ce:	3608      	adds	r6, #8
   170d0:	e64f      	b.n	16d72 <_vfprintf_r+0x772>
   170d2:	46a1      	mov	r9, r4
   170d4:	e7ac      	b.n	17030 <_vfprintf_r+0xa30>
   170d6:	2301      	movs	r3, #1
   170d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
   170da:	4213      	tst	r3, r2
   170dc:	d000      	beq.n	170e0 <_vfprintf_r+0xae0>
   170de:	e6f6      	b.n	16ece <_vfprintf_r+0x8ce>
   170e0:	6073      	str	r3, [r6, #4]
   170e2:	687b      	ldr	r3, [r7, #4]
   170e4:	9a11      	ldr	r2, [sp, #68]	; 0x44
   170e6:	3301      	adds	r3, #1
   170e8:	3401      	adds	r4, #1
   170ea:	6032      	str	r2, [r6, #0]
   170ec:	60bc      	str	r4, [r7, #8]
   170ee:	4698      	mov	r8, r3
   170f0:	607b      	str	r3, [r7, #4]
   170f2:	2b07      	cmp	r3, #7
   170f4:	dc00      	bgt.n	170f8 <_vfprintf_r+0xaf8>
   170f6:	e71e      	b.n	16f36 <_vfprintf_r+0x936>
   170f8:	003a      	movs	r2, r7
   170fa:	4659      	mov	r1, fp
   170fc:	9806      	ldr	r0, [sp, #24]
   170fe:	f003 fd9b 	bl	1ac38 <__sprint_r>
   17102:	2800      	cmp	r0, #0
   17104:	d10c      	bne.n	17120 <_vfprintf_r+0xb20>
   17106:	687b      	ldr	r3, [r7, #4]
   17108:	68bc      	ldr	r4, [r7, #8]
   1710a:	4698      	mov	r8, r3
   1710c:	ae32      	add	r6, sp, #200	; 0xc8
   1710e:	e713      	b.n	16f38 <_vfprintf_r+0x938>
   17110:	003a      	movs	r2, r7
   17112:	4659      	mov	r1, fp
   17114:	9806      	ldr	r0, [sp, #24]
   17116:	f003 fd8f 	bl	1ac38 <__sprint_r>
   1711a:	2800      	cmp	r0, #0
   1711c:	d100      	bne.n	17120 <_vfprintf_r+0xb20>
   1711e:	e6cd      	b.n	16ebc <_vfprintf_r+0x8bc>
   17120:	46d9      	mov	r9, fp
   17122:	e785      	b.n	17030 <_vfprintf_r+0xa30>
   17124:	9c09      	ldr	r4, [sp, #36]	; 0x24
   17126:	2b01      	cmp	r3, #1
   17128:	d100      	bne.n	1712c <_vfprintf_r+0xb2c>
   1712a:	e148      	b.n	173be <_vfprintf_r+0xdbe>
   1712c:	2b02      	cmp	r3, #2
   1712e:	d123      	bne.n	17178 <_vfprintf_r+0xb78>
   17130:	9409      	str	r4, [sp, #36]	; 0x24
   17132:	2300      	movs	r3, #0
   17134:	2400      	movs	r4, #0
   17136:	930c      	str	r3, [sp, #48]	; 0x30
   17138:	940d      	str	r4, [sp, #52]	; 0x34
   1713a:	e4a1      	b.n	16a80 <_vfprintf_r+0x480>
   1713c:	003a      	movs	r2, r7
   1713e:	4659      	mov	r1, fp
   17140:	9806      	ldr	r0, [sp, #24]
   17142:	f003 fd79 	bl	1ac38 <__sprint_r>
   17146:	2800      	cmp	r0, #0
   17148:	d1ea      	bne.n	17120 <_vfprintf_r+0xb20>
   1714a:	68bc      	ldr	r4, [r7, #8]
   1714c:	ae32      	add	r6, sp, #200	; 0xc8
   1714e:	e648      	b.n	16de2 <_vfprintf_r+0x7e2>
   17150:	003a      	movs	r2, r7
   17152:	4659      	mov	r1, fp
   17154:	9806      	ldr	r0, [sp, #24]
   17156:	f003 fd6f 	bl	1ac38 <__sprint_r>
   1715a:	2800      	cmp	r0, #0
   1715c:	d1e0      	bne.n	17120 <_vfprintf_r+0xb20>
   1715e:	68bc      	ldr	r4, [r7, #8]
   17160:	ae32      	add	r6, sp, #200	; 0xc8
   17162:	e5f2      	b.n	16d4a <_vfprintf_r+0x74a>
   17164:	003a      	movs	r2, r7
   17166:	4659      	mov	r1, fp
   17168:	9806      	ldr	r0, [sp, #24]
   1716a:	f003 fd65 	bl	1ac38 <__sprint_r>
   1716e:	2800      	cmp	r0, #0
   17170:	d1d6      	bne.n	17120 <_vfprintf_r+0xb20>
   17172:	68bc      	ldr	r4, [r7, #8]
   17174:	ae32      	add	r6, sp, #200	; 0xc8
   17176:	e5f8      	b.n	16d6a <_vfprintf_r+0x76a>
   17178:	9409      	str	r4, [sp, #36]	; 0x24
   1717a:	2300      	movs	r3, #0
   1717c:	2400      	movs	r4, #0
   1717e:	930c      	str	r3, [sp, #48]	; 0x30
   17180:	940d      	str	r4, [sp, #52]	; 0x34
   17182:	980c      	ldr	r0, [sp, #48]	; 0x30
   17184:	990d      	ldr	r1, [sp, #52]	; 0x34
   17186:	4653      	mov	r3, sl
   17188:	aa32      	add	r2, sp, #200	; 0xc8
   1718a:	4691      	mov	r9, r2
   1718c:	9308      	str	r3, [sp, #32]
   1718e:	46b2      	mov	sl, r6
   17190:	e007      	b.n	171a2 <_vfprintf_r+0xba2>
   17192:	46c0      	nop			; (mov r8, r8)
   17194:	0001d088 	.word	0x0001d088
   17198:	0001c9f8 	.word	0x0001c9f8
   1719c:	0001d098 	.word	0x0001d098
   171a0:	46a1      	mov	r9, r4
   171a2:	074a      	lsls	r2, r1, #29
   171a4:	4694      	mov	ip, r2
   171a6:	464b      	mov	r3, r9
   171a8:	4665      	mov	r5, ip
   171aa:	1e5c      	subs	r4, r3, #1
   171ac:	08c6      	lsrs	r6, r0, #3
   171ae:	2307      	movs	r3, #7
   171b0:	08ca      	lsrs	r2, r1, #3
   171b2:	4335      	orrs	r5, r6
   171b4:	0011      	movs	r1, r2
   171b6:	002a      	movs	r2, r5
   171b8:	4003      	ands	r3, r0
   171ba:	3330      	adds	r3, #48	; 0x30
   171bc:	7023      	strb	r3, [r4, #0]
   171be:	0028      	movs	r0, r5
   171c0:	430a      	orrs	r2, r1
   171c2:	d1ed      	bne.n	171a0 <_vfprintf_r+0xba0>
   171c4:	900c      	str	r0, [sp, #48]	; 0x30
   171c6:	910d      	str	r1, [sp, #52]	; 0x34
   171c8:	9908      	ldr	r1, [sp, #32]
   171ca:	4656      	mov	r6, sl
   171cc:	468a      	mov	sl, r1
   171ce:	9909      	ldr	r1, [sp, #36]	; 0x24
   171d0:	464a      	mov	r2, r9
   171d2:	9411      	str	r4, [sp, #68]	; 0x44
   171d4:	07c9      	lsls	r1, r1, #31
   171d6:	d500      	bpl.n	171da <_vfprintf_r+0xbda>
   171d8:	e0e0      	b.n	1739c <_vfprintf_r+0xd9c>
   171da:	ab32      	add	r3, sp, #200	; 0xc8
   171dc:	1b1b      	subs	r3, r3, r4
   171de:	930e      	str	r3, [sp, #56]	; 0x38
   171e0:	f7ff fb7b 	bl	168da <_vfprintf_r+0x2da>
   171e4:	9c07      	ldr	r4, [sp, #28]
   171e6:	f7ff fa7d 	bl	166e4 <_vfprintf_r+0xe4>
   171ea:	981f      	ldr	r0, [sp, #124]	; 0x7c
   171ec:	2800      	cmp	r0, #0
   171ee:	dc00      	bgt.n	171f2 <_vfprintf_r+0xbf2>
   171f0:	e2b9      	b.n	17766 <_vfprintf_r+0x1166>
   171f2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   171f4:	9914      	ldr	r1, [sp, #80]	; 0x50
   171f6:	0013      	movs	r3, r2
   171f8:	4690      	mov	r8, r2
   171fa:	428b      	cmp	r3, r1
   171fc:	dd00      	ble.n	17200 <_vfprintf_r+0xc00>
   171fe:	4688      	mov	r8, r1
   17200:	4643      	mov	r3, r8
   17202:	2b00      	cmp	r3, #0
   17204:	dd0c      	ble.n	17220 <_vfprintf_r+0xc20>
   17206:	9b11      	ldr	r3, [sp, #68]	; 0x44
   17208:	4444      	add	r4, r8
   1720a:	6033      	str	r3, [r6, #0]
   1720c:	4643      	mov	r3, r8
   1720e:	6073      	str	r3, [r6, #4]
   17210:	687b      	ldr	r3, [r7, #4]
   17212:	60bc      	str	r4, [r7, #8]
   17214:	3301      	adds	r3, #1
   17216:	607b      	str	r3, [r7, #4]
   17218:	2b07      	cmp	r3, #7
   1721a:	dd00      	ble.n	1721e <_vfprintf_r+0xc1e>
   1721c:	e389      	b.n	17932 <_vfprintf_r+0x1332>
   1721e:	3608      	adds	r6, #8
   17220:	4643      	mov	r3, r8
   17222:	43db      	mvns	r3, r3
   17224:	4642      	mov	r2, r8
   17226:	17db      	asrs	r3, r3, #31
   17228:	4013      	ands	r3, r2
   1722a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   1722c:	1ad3      	subs	r3, r2, r3
   1722e:	4698      	mov	r8, r3
   17230:	2b00      	cmp	r3, #0
   17232:	dc00      	bgt.n	17236 <_vfprintf_r+0xc36>
   17234:	e0eb      	b.n	1740e <_vfprintf_r+0xe0e>
   17236:	2b10      	cmp	r3, #16
   17238:	dc01      	bgt.n	1723e <_vfprintf_r+0xc3e>
   1723a:	f000 fcd9 	bl	17bf0 <_vfprintf_r+0x15f0>
   1723e:	4adc      	ldr	r2, [pc, #880]	; (175b0 <_vfprintf_r+0xfb0>)
   17240:	687b      	ldr	r3, [r7, #4]
   17242:	4691      	mov	r9, r2
   17244:	2210      	movs	r2, #16
   17246:	464d      	mov	r5, r9
   17248:	4692      	mov	sl, r2
   1724a:	0022      	movs	r2, r4
   1724c:	4644      	mov	r4, r8
   1724e:	46d8      	mov	r8, fp
   17250:	e004      	b.n	1725c <_vfprintf_r+0xc5c>
   17252:	3608      	adds	r6, #8
   17254:	3c10      	subs	r4, #16
   17256:	2c10      	cmp	r4, #16
   17258:	dc00      	bgt.n	1725c <_vfprintf_r+0xc5c>
   1725a:	e0bf      	b.n	173dc <_vfprintf_r+0xddc>
   1725c:	4651      	mov	r1, sl
   1725e:	3210      	adds	r2, #16
   17260:	3301      	adds	r3, #1
   17262:	6035      	str	r5, [r6, #0]
   17264:	6071      	str	r1, [r6, #4]
   17266:	60ba      	str	r2, [r7, #8]
   17268:	607b      	str	r3, [r7, #4]
   1726a:	2b07      	cmp	r3, #7
   1726c:	ddf1      	ble.n	17252 <_vfprintf_r+0xc52>
   1726e:	003a      	movs	r2, r7
   17270:	4641      	mov	r1, r8
   17272:	9806      	ldr	r0, [sp, #24]
   17274:	f003 fce0 	bl	1ac38 <__sprint_r>
   17278:	2800      	cmp	r0, #0
   1727a:	d000      	beq.n	1727e <_vfprintf_r+0xc7e>
   1727c:	e3b6      	b.n	179ec <_vfprintf_r+0x13ec>
   1727e:	68ba      	ldr	r2, [r7, #8]
   17280:	687b      	ldr	r3, [r7, #4]
   17282:	ae32      	add	r6, sp, #200	; 0xc8
   17284:	e7e6      	b.n	17254 <_vfprintf_r+0xc54>
   17286:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   17288:	2b00      	cmp	r3, #0
   1728a:	d100      	bne.n	1728e <_vfprintf_r+0xc8e>
   1728c:	e092      	b.n	173b4 <_vfprintf_r+0xdb4>
   1728e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   17290:	9d0d      	ldr	r5, [sp, #52]	; 0x34
   17292:	ab32      	add	r3, sp, #200	; 0xc8
   17294:	46b1      	mov	r9, r6
   17296:	001e      	movs	r6, r3
   17298:	0020      	movs	r0, r4
   1729a:	0029      	movs	r1, r5
   1729c:	220a      	movs	r2, #10
   1729e:	2300      	movs	r3, #0
   172a0:	f7fa fc8a 	bl	11bb8 <__aeabi_uldivmod>
   172a4:	3e01      	subs	r6, #1
   172a6:	3230      	adds	r2, #48	; 0x30
   172a8:	7032      	strb	r2, [r6, #0]
   172aa:	2300      	movs	r3, #0
   172ac:	0020      	movs	r0, r4
   172ae:	0029      	movs	r1, r5
   172b0:	220a      	movs	r2, #10
   172b2:	f7fa fc81 	bl	11bb8 <__aeabi_uldivmod>
   172b6:	0003      	movs	r3, r0
   172b8:	0004      	movs	r4, r0
   172ba:	000d      	movs	r5, r1
   172bc:	430b      	orrs	r3, r1
   172be:	d1eb      	bne.n	17298 <_vfprintf_r+0xc98>
   172c0:	0032      	movs	r2, r6
   172c2:	ab32      	add	r3, sp, #200	; 0xc8
   172c4:	1a9b      	subs	r3, r3, r2
   172c6:	9611      	str	r6, [sp, #68]	; 0x44
   172c8:	940c      	str	r4, [sp, #48]	; 0x30
   172ca:	950d      	str	r5, [sp, #52]	; 0x34
   172cc:	464e      	mov	r6, r9
   172ce:	930e      	str	r3, [sp, #56]	; 0x38
   172d0:	f7ff fb03 	bl	168da <_vfprintf_r+0x2da>
   172d4:	2300      	movs	r3, #0
   172d6:	930e      	str	r3, [sp, #56]	; 0x38
   172d8:	ab32      	add	r3, sp, #200	; 0xc8
   172da:	9311      	str	r3, [sp, #68]	; 0x44
   172dc:	f7ff fafd 	bl	168da <_vfprintf_r+0x2da>
   172e0:	003a      	movs	r2, r7
   172e2:	4659      	mov	r1, fp
   172e4:	9806      	ldr	r0, [sp, #24]
   172e6:	f003 fca7 	bl	1ac38 <__sprint_r>
   172ea:	2800      	cmp	r0, #0
   172ec:	d000      	beq.n	172f0 <_vfprintf_r+0xcf0>
   172ee:	e717      	b.n	17120 <_vfprintf_r+0xb20>
   172f0:	ab16      	add	r3, sp, #88	; 0x58
   172f2:	7fdb      	ldrb	r3, [r3, #31]
   172f4:	68bc      	ldr	r4, [r7, #8]
   172f6:	4698      	mov	r8, r3
   172f8:	ae32      	add	r6, sp, #200	; 0xc8
   172fa:	e513      	b.n	16d24 <_vfprintf_r+0x724>
   172fc:	46b1      	mov	r9, r6
   172fe:	e697      	b.n	17030 <_vfprintf_r+0xa30>
   17300:	9b14      	ldr	r3, [sp, #80]	; 0x50
   17302:	1e5d      	subs	r5, r3, #1
   17304:	2d00      	cmp	r5, #0
   17306:	dc00      	bgt.n	1730a <_vfprintf_r+0xd0a>
   17308:	e616      	b.n	16f38 <_vfprintf_r+0x938>
   1730a:	4ba9      	ldr	r3, [pc, #676]	; (175b0 <_vfprintf_r+0xfb0>)
   1730c:	4699      	mov	r9, r3
   1730e:	2d10      	cmp	r5, #16
   17310:	dc00      	bgt.n	17314 <_vfprintf_r+0xd14>
   17312:	e10a      	b.n	1752a <_vfprintf_r+0xf2a>
   17314:	2310      	movs	r3, #16
   17316:	0022      	movs	r2, r4
   17318:	469a      	mov	sl, r3
   1731a:	465c      	mov	r4, fp
   1731c:	4643      	mov	r3, r8
   1731e:	e004      	b.n	1732a <_vfprintf_r+0xd2a>
   17320:	3608      	adds	r6, #8
   17322:	3d10      	subs	r5, #16
   17324:	2d10      	cmp	r5, #16
   17326:	dc00      	bgt.n	1732a <_vfprintf_r+0xd2a>
   17328:	e0fc      	b.n	17524 <_vfprintf_r+0xf24>
   1732a:	4649      	mov	r1, r9
   1732c:	6031      	str	r1, [r6, #0]
   1732e:	4651      	mov	r1, sl
   17330:	3210      	adds	r2, #16
   17332:	3301      	adds	r3, #1
   17334:	6071      	str	r1, [r6, #4]
   17336:	60ba      	str	r2, [r7, #8]
   17338:	607b      	str	r3, [r7, #4]
   1733a:	2b07      	cmp	r3, #7
   1733c:	ddf0      	ble.n	17320 <_vfprintf_r+0xd20>
   1733e:	003a      	movs	r2, r7
   17340:	0021      	movs	r1, r4
   17342:	9806      	ldr	r0, [sp, #24]
   17344:	f003 fc78 	bl	1ac38 <__sprint_r>
   17348:	2800      	cmp	r0, #0
   1734a:	d000      	beq.n	1734e <_vfprintf_r+0xd4e>
   1734c:	e6c1      	b.n	170d2 <_vfprintf_r+0xad2>
   1734e:	68ba      	ldr	r2, [r7, #8]
   17350:	687b      	ldr	r3, [r7, #4]
   17352:	ae32      	add	r6, sp, #200	; 0xc8
   17354:	e7e5      	b.n	17322 <_vfprintf_r+0xd22>
   17356:	990c      	ldr	r1, [sp, #48]	; 0x30
   17358:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   1735a:	0008      	movs	r0, r1
   1735c:	4310      	orrs	r0, r2
   1735e:	2302      	movs	r3, #2
   17360:	0002      	movs	r2, r0
   17362:	f7ff fa93 	bl	1688c <_vfprintf_r+0x28c>
   17366:	46a3      	mov	fp, r4
   17368:	0014      	movs	r4, r2
   1736a:	464a      	mov	r2, r9
   1736c:	1964      	adds	r4, r4, r5
   1736e:	3301      	adds	r3, #1
   17370:	6032      	str	r2, [r6, #0]
   17372:	6075      	str	r5, [r6, #4]
   17374:	60bc      	str	r4, [r7, #8]
   17376:	607b      	str	r3, [r7, #4]
   17378:	2b07      	cmp	r3, #7
   1737a:	dc00      	bgt.n	1737e <_vfprintf_r+0xd7e>
   1737c:	e542      	b.n	16e04 <_vfprintf_r+0x804>
   1737e:	e5e8      	b.n	16f52 <_vfprintf_r+0x952>
   17380:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   17382:	681a      	ldr	r2, [r3, #0]
   17384:	f7ff fa68 	bl	16858 <_vfprintf_r+0x258>
   17388:	6813      	ldr	r3, [r2, #0]
   1738a:	9308      	str	r3, [sp, #32]
   1738c:	f7ff fb57 	bl	16a3e <_vfprintf_r+0x43e>
   17390:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   17392:	681a      	ldr	r2, [r3, #0]
   17394:	e412      	b.n	16bbc <_vfprintf_r+0x5bc>
   17396:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   17398:	681a      	ldr	r2, [r3, #0]
   1739a:	e426      	b.n	16bea <_vfprintf_r+0x5ea>
   1739c:	2b30      	cmp	r3, #48	; 0x30
   1739e:	d100      	bne.n	173a2 <_vfprintf_r+0xda2>
   173a0:	e23c      	b.n	1781c <_vfprintf_r+0x121c>
   173a2:	2330      	movs	r3, #48	; 0x30
   173a4:	3a02      	subs	r2, #2
   173a6:	7013      	strb	r3, [r2, #0]
   173a8:	ab32      	add	r3, sp, #200	; 0xc8
   173aa:	1a9b      	subs	r3, r3, r2
   173ac:	930e      	str	r3, [sp, #56]	; 0x38
   173ae:	9211      	str	r2, [sp, #68]	; 0x44
   173b0:	f7ff fa93 	bl	168da <_vfprintf_r+0x2da>
   173b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   173b6:	2b09      	cmp	r3, #9
   173b8:	d900      	bls.n	173bc <_vfprintf_r+0xdbc>
   173ba:	e768      	b.n	1728e <_vfprintf_r+0xc8e>
   173bc:	9c09      	ldr	r4, [sp, #36]	; 0x24
   173be:	2227      	movs	r2, #39	; 0x27
   173c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   173c2:	a928      	add	r1, sp, #160	; 0xa0
   173c4:	3330      	adds	r3, #48	; 0x30
   173c6:	548b      	strb	r3, [r1, r2]
   173c8:	2301      	movs	r3, #1
   173ca:	aa16      	add	r2, sp, #88	; 0x58
   173cc:	4694      	mov	ip, r2
   173ce:	930e      	str	r3, [sp, #56]	; 0x38
   173d0:	336e      	adds	r3, #110	; 0x6e
   173d2:	4463      	add	r3, ip
   173d4:	9409      	str	r4, [sp, #36]	; 0x24
   173d6:	9311      	str	r3, [sp, #68]	; 0x44
   173d8:	f7ff fa7f 	bl	168da <_vfprintf_r+0x2da>
   173dc:	46c3      	mov	fp, r8
   173de:	46a9      	mov	r9, r5
   173e0:	46a0      	mov	r8, r4
   173e2:	0014      	movs	r4, r2
   173e4:	464a      	mov	r2, r9
   173e6:	6032      	str	r2, [r6, #0]
   173e8:	4642      	mov	r2, r8
   173ea:	4444      	add	r4, r8
   173ec:	3301      	adds	r3, #1
   173ee:	6072      	str	r2, [r6, #4]
   173f0:	60bc      	str	r4, [r7, #8]
   173f2:	607b      	str	r3, [r7, #4]
   173f4:	2b07      	cmp	r3, #7
   173f6:	dc00      	bgt.n	173fa <_vfprintf_r+0xdfa>
   173f8:	e18d      	b.n	17716 <_vfprintf_r+0x1116>
   173fa:	003a      	movs	r2, r7
   173fc:	4659      	mov	r1, fp
   173fe:	9806      	ldr	r0, [sp, #24]
   17400:	f003 fc1a 	bl	1ac38 <__sprint_r>
   17404:	2800      	cmp	r0, #0
   17406:	d000      	beq.n	1740a <_vfprintf_r+0xe0a>
   17408:	e68a      	b.n	17120 <_vfprintf_r+0xb20>
   1740a:	68bc      	ldr	r4, [r7, #8]
   1740c:	ae32      	add	r6, sp, #200	; 0xc8
   1740e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   17410:	9a14      	ldr	r2, [sp, #80]	; 0x50
   17412:	4293      	cmp	r3, r2
   17414:	db00      	blt.n	17418 <_vfprintf_r+0xe18>
   17416:	e179      	b.n	1770c <_vfprintf_r+0x110c>
   17418:	9a18      	ldr	r2, [sp, #96]	; 0x60
   1741a:	6032      	str	r2, [r6, #0]
   1741c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   1741e:	4694      	mov	ip, r2
   17420:	6072      	str	r2, [r6, #4]
   17422:	687a      	ldr	r2, [r7, #4]
   17424:	4464      	add	r4, ip
   17426:	3201      	adds	r2, #1
   17428:	60bc      	str	r4, [r7, #8]
   1742a:	607a      	str	r2, [r7, #4]
   1742c:	2a07      	cmp	r2, #7
   1742e:	dd00      	ble.n	17432 <_vfprintf_r+0xe32>
   17430:	e176      	b.n	17720 <_vfprintf_r+0x1120>
   17432:	3608      	adds	r6, #8
   17434:	9a14      	ldr	r2, [sp, #80]	; 0x50
   17436:	9913      	ldr	r1, [sp, #76]	; 0x4c
   17438:	1ad3      	subs	r3, r2, r3
   1743a:	1a52      	subs	r2, r2, r1
   1743c:	4690      	mov	r8, r2
   1743e:	429a      	cmp	r2, r3
   17440:	dd00      	ble.n	17444 <_vfprintf_r+0xe44>
   17442:	4698      	mov	r8, r3
   17444:	4642      	mov	r2, r8
   17446:	2a00      	cmp	r2, #0
   17448:	dd0f      	ble.n	1746a <_vfprintf_r+0xe6a>
   1744a:	9913      	ldr	r1, [sp, #76]	; 0x4c
   1744c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   1744e:	468c      	mov	ip, r1
   17450:	4462      	add	r2, ip
   17452:	6032      	str	r2, [r6, #0]
   17454:	4642      	mov	r2, r8
   17456:	6072      	str	r2, [r6, #4]
   17458:	687a      	ldr	r2, [r7, #4]
   1745a:	4444      	add	r4, r8
   1745c:	3201      	adds	r2, #1
   1745e:	60bc      	str	r4, [r7, #8]
   17460:	607a      	str	r2, [r7, #4]
   17462:	2a07      	cmp	r2, #7
   17464:	dd00      	ble.n	17468 <_vfprintf_r+0xe68>
   17466:	e289      	b.n	1797c <_vfprintf_r+0x137c>
   17468:	3608      	adds	r6, #8
   1746a:	4642      	mov	r2, r8
   1746c:	43d5      	mvns	r5, r2
   1746e:	17ed      	asrs	r5, r5, #31
   17470:	4015      	ands	r5, r2
   17472:	1b5d      	subs	r5, r3, r5
   17474:	2d00      	cmp	r5, #0
   17476:	dc00      	bgt.n	1747a <_vfprintf_r+0xe7a>
   17478:	e4c5      	b.n	16e06 <_vfprintf_r+0x806>
   1747a:	4a4d      	ldr	r2, [pc, #308]	; (175b0 <_vfprintf_r+0xfb0>)
   1747c:	687b      	ldr	r3, [r7, #4]
   1747e:	4691      	mov	r9, r2
   17480:	2d10      	cmp	r5, #16
   17482:	dc00      	bgt.n	17486 <_vfprintf_r+0xe86>
   17484:	e771      	b.n	1736a <_vfprintf_r+0xd6a>
   17486:	2210      	movs	r2, #16
   17488:	4690      	mov	r8, r2
   1748a:	0022      	movs	r2, r4
   1748c:	465c      	mov	r4, fp
   1748e:	e004      	b.n	1749a <_vfprintf_r+0xe9a>
   17490:	3608      	adds	r6, #8
   17492:	3d10      	subs	r5, #16
   17494:	2d10      	cmp	r5, #16
   17496:	dc00      	bgt.n	1749a <_vfprintf_r+0xe9a>
   17498:	e765      	b.n	17366 <_vfprintf_r+0xd66>
   1749a:	4649      	mov	r1, r9
   1749c:	6031      	str	r1, [r6, #0]
   1749e:	4641      	mov	r1, r8
   174a0:	3210      	adds	r2, #16
   174a2:	3301      	adds	r3, #1
   174a4:	6071      	str	r1, [r6, #4]
   174a6:	60ba      	str	r2, [r7, #8]
   174a8:	607b      	str	r3, [r7, #4]
   174aa:	2b07      	cmp	r3, #7
   174ac:	ddf0      	ble.n	17490 <_vfprintf_r+0xe90>
   174ae:	003a      	movs	r2, r7
   174b0:	0021      	movs	r1, r4
   174b2:	9806      	ldr	r0, [sp, #24]
   174b4:	f003 fbc0 	bl	1ac38 <__sprint_r>
   174b8:	2800      	cmp	r0, #0
   174ba:	d000      	beq.n	174be <_vfprintf_r+0xebe>
   174bc:	e609      	b.n	170d2 <_vfprintf_r+0xad2>
   174be:	68ba      	ldr	r2, [r7, #8]
   174c0:	687b      	ldr	r3, [r7, #4]
   174c2:	ae32      	add	r6, sp, #200	; 0xc8
   174c4:	e7e5      	b.n	17492 <_vfprintf_r+0xe92>
   174c6:	003a      	movs	r2, r7
   174c8:	4659      	mov	r1, fp
   174ca:	9806      	ldr	r0, [sp, #24]
   174cc:	f003 fbb4 	bl	1ac38 <__sprint_r>
   174d0:	2800      	cmp	r0, #0
   174d2:	d000      	beq.n	174d6 <_vfprintf_r+0xed6>
   174d4:	e624      	b.n	17120 <_vfprintf_r+0xb20>
   174d6:	68bc      	ldr	r4, [r7, #8]
   174d8:	687b      	ldr	r3, [r7, #4]
   174da:	ae32      	add	r6, sp, #200	; 0xc8
   174dc:	e504      	b.n	16ee8 <_vfprintf_r+0x8e8>
   174de:	2307      	movs	r3, #7
   174e0:	3207      	adds	r2, #7
   174e2:	439a      	bics	r2, r3
   174e4:	3301      	adds	r3, #1
   174e6:	469c      	mov	ip, r3
   174e8:	4494      	add	ip, r2
   174ea:	4663      	mov	r3, ip
   174ec:	930f      	str	r3, [sp, #60]	; 0x3c
   174ee:	6853      	ldr	r3, [r2, #4]
   174f0:	6812      	ldr	r2, [r2, #0]
   174f2:	930d      	str	r3, [sp, #52]	; 0x34
   174f4:	920c      	str	r2, [sp, #48]	; 0x30
   174f6:	f7ff faa7 	bl	16a48 <_vfprintf_r+0x448>
   174fa:	2207      	movs	r2, #7
   174fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   174fe:	3307      	adds	r3, #7
   17500:	4393      	bics	r3, r2
   17502:	3201      	adds	r2, #1
   17504:	4694      	mov	ip, r2
   17506:	449c      	add	ip, r3
   17508:	4662      	mov	r2, ip
   1750a:	920f      	str	r2, [sp, #60]	; 0x3c
   1750c:	681a      	ldr	r2, [r3, #0]
   1750e:	685b      	ldr	r3, [r3, #4]
   17510:	0011      	movs	r1, r2
   17512:	001a      	movs	r2, r3
   17514:	0008      	movs	r0, r1
   17516:	4310      	orrs	r0, r2
   17518:	910c      	str	r1, [sp, #48]	; 0x30
   1751a:	920d      	str	r2, [sp, #52]	; 0x34
   1751c:	2300      	movs	r3, #0
   1751e:	0002      	movs	r2, r0
   17520:	f7ff f9b4 	bl	1688c <_vfprintf_r+0x28c>
   17524:	46a3      	mov	fp, r4
   17526:	4698      	mov	r8, r3
   17528:	0014      	movs	r4, r2
   1752a:	464b      	mov	r3, r9
   1752c:	6075      	str	r5, [r6, #4]
   1752e:	6033      	str	r3, [r6, #0]
   17530:	1964      	adds	r4, r4, r5
   17532:	e4f7      	b.n	16f24 <_vfprintf_r+0x924>
   17534:	003a      	movs	r2, r7
   17536:	4659      	mov	r1, fp
   17538:	9806      	ldr	r0, [sp, #24]
   1753a:	f003 fb7d 	bl	1ac38 <__sprint_r>
   1753e:	2800      	cmp	r0, #0
   17540:	d000      	beq.n	17544 <_vfprintf_r+0xf44>
   17542:	e5ed      	b.n	17120 <_vfprintf_r+0xb20>
   17544:	687b      	ldr	r3, [r7, #4]
   17546:	68bc      	ldr	r4, [r7, #8]
   17548:	4698      	mov	r8, r3
   1754a:	ae32      	add	r6, sp, #200	; 0xc8
   1754c:	e4da      	b.n	16f04 <_vfprintf_r+0x904>
   1754e:	2207      	movs	r2, #7
   17550:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   17552:	3307      	adds	r3, #7
   17554:	4393      	bics	r3, r2
   17556:	3201      	adds	r2, #1
   17558:	4694      	mov	ip, r2
   1755a:	449c      	add	ip, r3
   1755c:	4662      	mov	r2, ip
   1755e:	920f      	str	r2, [sp, #60]	; 0x3c
   17560:	681a      	ldr	r2, [r3, #0]
   17562:	685b      	ldr	r3, [r3, #4]
   17564:	0011      	movs	r1, r2
   17566:	001a      	movs	r2, r3
   17568:	0008      	movs	r0, r1
   1756a:	4310      	orrs	r0, r2
   1756c:	910c      	str	r1, [sp, #48]	; 0x30
   1756e:	920d      	str	r2, [sp, #52]	; 0x34
   17570:	2301      	movs	r3, #1
   17572:	0002      	movs	r2, r0
   17574:	f7ff f98a 	bl	1688c <_vfprintf_r+0x28c>
   17578:	2207      	movs	r2, #7
   1757a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1757c:	3307      	adds	r3, #7
   1757e:	4393      	bics	r3, r2
   17580:	3201      	adds	r2, #1
   17582:	4694      	mov	ip, r2
   17584:	449c      	add	ip, r3
   17586:	4662      	mov	r2, ip
   17588:	920f      	str	r2, [sp, #60]	; 0x3c
   1758a:	681a      	ldr	r2, [r3, #0]
   1758c:	685b      	ldr	r3, [r3, #4]
   1758e:	920c      	str	r2, [sp, #48]	; 0x30
   17590:	930d      	str	r3, [sp, #52]	; 0x34
   17592:	f7ff f966 	bl	16862 <_vfprintf_r+0x262>
   17596:	003a      	movs	r2, r7
   17598:	4659      	mov	r1, fp
   1759a:	9806      	ldr	r0, [sp, #24]
   1759c:	f003 fb4c 	bl	1ac38 <__sprint_r>
   175a0:	2800      	cmp	r0, #0
   175a2:	d000      	beq.n	175a6 <_vfprintf_r+0xfa6>
   175a4:	e5bc      	b.n	17120 <_vfprintf_r+0xb20>
   175a6:	68bc      	ldr	r4, [r7, #8]
   175a8:	ae32      	add	r6, sp, #200	; 0xc8
   175aa:	f7ff fbe2 	bl	16d72 <_vfprintf_r+0x772>
   175ae:	46c0      	nop			; (mov r8, r8)
   175b0:	0001d098 	.word	0x0001d098
   175b4:	980c      	ldr	r0, [sp, #48]	; 0x30
   175b6:	990d      	ldr	r1, [sp, #52]	; 0x34
   175b8:	2300      	movs	r3, #0
   175ba:	4242      	negs	r2, r0
   175bc:	418b      	sbcs	r3, r1
   175be:	0011      	movs	r1, r2
   175c0:	001a      	movs	r2, r3
   175c2:	232d      	movs	r3, #45	; 0x2d
   175c4:	a816      	add	r0, sp, #88	; 0x58
   175c6:	77c3      	strb	r3, [r0, #31]
   175c8:	0008      	movs	r0, r1
   175ca:	4310      	orrs	r0, r2
   175cc:	910c      	str	r1, [sp, #48]	; 0x30
   175ce:	920d      	str	r2, [sp, #52]	; 0x34
   175d0:	4698      	mov	r8, r3
   175d2:	0002      	movs	r2, r0
   175d4:	3b2c      	subs	r3, #44	; 0x2c
   175d6:	f7ff f95d 	bl	16894 <_vfprintf_r+0x294>
   175da:	9916      	ldr	r1, [sp, #88]	; 0x58
   175dc:	9d15      	ldr	r5, [sp, #84]	; 0x54
   175de:	000a      	movs	r2, r1
   175e0:	0008      	movs	r0, r1
   175e2:	002b      	movs	r3, r5
   175e4:	0029      	movs	r1, r5
   175e6:	f003 fdc1 	bl	1b16c <__aeabi_dcmpun>
   175ea:	2800      	cmp	r0, #0
   175ec:	d000      	beq.n	175f0 <_vfprintf_r+0xff0>
   175ee:	e2c6      	b.n	17b7e <_vfprintf_r+0x157e>
   175f0:	4653      	mov	r3, sl
   175f2:	3301      	adds	r3, #1
   175f4:	d100      	bne.n	175f8 <_vfprintf_r+0xff8>
   175f6:	e09f      	b.n	17738 <_vfprintf_r+0x1138>
   175f8:	2320      	movs	r3, #32
   175fa:	9a12      	ldr	r2, [sp, #72]	; 0x48
   175fc:	439a      	bics	r2, r3
   175fe:	920e      	str	r2, [sp, #56]	; 0x38
   17600:	2a47      	cmp	r2, #71	; 0x47
   17602:	d100      	bne.n	17606 <_vfprintf_r+0x1006>
   17604:	e1a1      	b.n	1794a <_vfprintf_r+0x134a>
   17606:	2380      	movs	r3, #128	; 0x80
   17608:	005b      	lsls	r3, r3, #1
   1760a:	4323      	orrs	r3, r4
   1760c:	9309      	str	r3, [sp, #36]	; 0x24
   1760e:	9b15      	ldr	r3, [sp, #84]	; 0x54
   17610:	2b00      	cmp	r3, #0
   17612:	da00      	bge.n	17616 <_vfprintf_r+0x1016>
   17614:	e1ed      	b.n	179f2 <_vfprintf_r+0x13f2>
   17616:	9a16      	ldr	r2, [sp, #88]	; 0x58
   17618:	9308      	str	r3, [sp, #32]
   1761a:	2300      	movs	r3, #0
   1761c:	4691      	mov	r9, r2
   1761e:	9310      	str	r3, [sp, #64]	; 0x40
   17620:	9b12      	ldr	r3, [sp, #72]	; 0x48
   17622:	2b66      	cmp	r3, #102	; 0x66
   17624:	d100      	bne.n	17628 <_vfprintf_r+0x1028>
   17626:	e1b8      	b.n	1799a <_vfprintf_r+0x139a>
   17628:	2b46      	cmp	r3, #70	; 0x46
   1762a:	d100      	bne.n	1762e <_vfprintf_r+0x102e>
   1762c:	e237      	b.n	17a9e <_vfprintf_r+0x149e>
   1762e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   17630:	9806      	ldr	r0, [sp, #24]
   17632:	3a45      	subs	r2, #69	; 0x45
   17634:	0013      	movs	r3, r2
   17636:	4259      	negs	r1, r3
   17638:	4159      	adcs	r1, r3
   1763a:	ab20      	add	r3, sp, #128	; 0x80
   1763c:	000d      	movs	r5, r1
   1763e:	9303      	str	r3, [sp, #12]
   17640:	ab1f      	add	r3, sp, #124	; 0x7c
   17642:	9302      	str	r3, [sp, #8]
   17644:	2302      	movs	r3, #2
   17646:	aa23      	add	r2, sp, #140	; 0x8c
   17648:	4455      	add	r5, sl
   1764a:	921b      	str	r2, [sp, #108]	; 0x6c
   1764c:	9204      	str	r2, [sp, #16]
   1764e:	9300      	str	r3, [sp, #0]
   17650:	9501      	str	r5, [sp, #4]
   17652:	9b08      	ldr	r3, [sp, #32]
   17654:	464a      	mov	r2, r9
   17656:	f000 fcab 	bl	17fb0 <_dtoa_r>
   1765a:	9b12      	ldr	r3, [sp, #72]	; 0x48
   1765c:	9011      	str	r0, [sp, #68]	; 0x44
   1765e:	2b67      	cmp	r3, #103	; 0x67
   17660:	d000      	beq.n	17664 <_vfprintf_r+0x1064>
   17662:	e20b      	b.n	17a7c <_vfprintf_r+0x147c>
   17664:	9b11      	ldr	r3, [sp, #68]	; 0x44
   17666:	4698      	mov	r8, r3
   17668:	44a8      	add	r8, r5
   1766a:	07e3      	lsls	r3, r4, #31
   1766c:	d400      	bmi.n	17670 <_vfprintf_r+0x1070>
   1766e:	e277      	b.n	17b60 <_vfprintf_r+0x1560>
   17670:	2300      	movs	r3, #0
   17672:	2200      	movs	r2, #0
   17674:	4648      	mov	r0, r9
   17676:	9908      	ldr	r1, [sp, #32]
   17678:	f7fd f84e 	bl	14718 <__aeabi_dcmpeq>
   1767c:	4643      	mov	r3, r8
   1767e:	2800      	cmp	r0, #0
   17680:	d10a      	bne.n	17698 <_vfprintf_r+0x1098>
   17682:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   17684:	4543      	cmp	r3, r8
   17686:	d207      	bcs.n	17698 <_vfprintf_r+0x1098>
   17688:	2130      	movs	r1, #48	; 0x30
   1768a:	4640      	mov	r0, r8
   1768c:	1c5a      	adds	r2, r3, #1
   1768e:	9223      	str	r2, [sp, #140]	; 0x8c
   17690:	7019      	strb	r1, [r3, #0]
   17692:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   17694:	4298      	cmp	r0, r3
   17696:	d8f9      	bhi.n	1768c <_vfprintf_r+0x108c>
   17698:	9a11      	ldr	r2, [sp, #68]	; 0x44
   1769a:	1a9b      	subs	r3, r3, r2
   1769c:	9314      	str	r3, [sp, #80]	; 0x50
   1769e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   176a0:	2b47      	cmp	r3, #71	; 0x47
   176a2:	d100      	bne.n	176a6 <_vfprintf_r+0x10a6>
   176a4:	e0d0      	b.n	17848 <_vfprintf_r+0x1248>
   176a6:	9b12      	ldr	r3, [sp, #72]	; 0x48
   176a8:	2b65      	cmp	r3, #101	; 0x65
   176aa:	dc00      	bgt.n	176ae <_vfprintf_r+0x10ae>
   176ac:	e2d5      	b.n	17c5a <_vfprintf_r+0x165a>
   176ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
   176b0:	2b66      	cmp	r3, #102	; 0x66
   176b2:	d100      	bne.n	176b6 <_vfprintf_r+0x10b6>
   176b4:	e1c6      	b.n	17a44 <_vfprintf_r+0x1444>
   176b6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   176b8:	9313      	str	r3, [sp, #76]	; 0x4c
   176ba:	9b14      	ldr	r3, [sp, #80]	; 0x50
   176bc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   176be:	0019      	movs	r1, r3
   176c0:	4291      	cmp	r1, r2
   176c2:	dd00      	ble.n	176c6 <_vfprintf_r+0x10c6>
   176c4:	e1a0      	b.n	17a08 <_vfprintf_r+0x1408>
   176c6:	07e3      	lsls	r3, r4, #31
   176c8:	d500      	bpl.n	176cc <_vfprintf_r+0x10cc>
   176ca:	e242      	b.n	17b52 <_vfprintf_r+0x1552>
   176cc:	43d3      	mvns	r3, r2
   176ce:	17db      	asrs	r3, r3, #31
   176d0:	0011      	movs	r1, r2
   176d2:	401a      	ands	r2, r3
   176d4:	2367      	movs	r3, #103	; 0x67
   176d6:	9208      	str	r2, [sp, #32]
   176d8:	910e      	str	r1, [sp, #56]	; 0x38
   176da:	9312      	str	r3, [sp, #72]	; 0x48
   176dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
   176de:	2b00      	cmp	r3, #0
   176e0:	d000      	beq.n	176e4 <_vfprintf_r+0x10e4>
   176e2:	e0a9      	b.n	17838 <_vfprintf_r+0x1238>
   176e4:	ab16      	add	r3, sp, #88	; 0x58
   176e6:	7fdb      	ldrb	r3, [r3, #31]
   176e8:	4698      	mov	r8, r3
   176ea:	2300      	movs	r3, #0
   176ec:	469a      	mov	sl, r3
   176ee:	f7ff f8fc 	bl	168ea <_vfprintf_r+0x2ea>
   176f2:	46cb      	mov	fp, r9
   176f4:	46a1      	mov	r9, r4
   176f6:	0014      	movs	r4, r2
   176f8:	e637      	b.n	1736a <_vfprintf_r+0xd6a>
   176fa:	464b      	mov	r3, r9
   176fc:	6d98      	ldr	r0, [r3, #88]	; 0x58
   176fe:	f002 f875 	bl	197ec <__retarget_lock_release_recursive>
   17702:	2301      	movs	r3, #1
   17704:	425b      	negs	r3, r3
   17706:	930a      	str	r3, [sp, #40]	; 0x28
   17708:	f7ff f82b 	bl	16762 <_vfprintf_r+0x162>
   1770c:	9a09      	ldr	r2, [sp, #36]	; 0x24
   1770e:	07d2      	lsls	r2, r2, #31
   17710:	d400      	bmi.n	17714 <_vfprintf_r+0x1114>
   17712:	e68f      	b.n	17434 <_vfprintf_r+0xe34>
   17714:	e680      	b.n	17418 <_vfprintf_r+0xe18>
   17716:	3608      	adds	r6, #8
   17718:	e679      	b.n	1740e <_vfprintf_r+0xe0e>
   1771a:	68bc      	ldr	r4, [r7, #8]
   1771c:	f7ff fb73 	bl	16e06 <_vfprintf_r+0x806>
   17720:	003a      	movs	r2, r7
   17722:	4659      	mov	r1, fp
   17724:	9806      	ldr	r0, [sp, #24]
   17726:	f003 fa87 	bl	1ac38 <__sprint_r>
   1772a:	2800      	cmp	r0, #0
   1772c:	d000      	beq.n	17730 <_vfprintf_r+0x1130>
   1772e:	e4f7      	b.n	17120 <_vfprintf_r+0xb20>
   17730:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   17732:	68bc      	ldr	r4, [r7, #8]
   17734:	ae32      	add	r6, sp, #200	; 0xc8
   17736:	e67d      	b.n	17434 <_vfprintf_r+0xe34>
   17738:	2320      	movs	r3, #32
   1773a:	9a12      	ldr	r2, [sp, #72]	; 0x48
   1773c:	439a      	bics	r2, r3
   1773e:	3b1a      	subs	r3, #26
   17740:	920e      	str	r2, [sp, #56]	; 0x38
   17742:	469a      	mov	sl, r3
   17744:	e75f      	b.n	17606 <_vfprintf_r+0x1006>
   17746:	232d      	movs	r3, #45	; 0x2d
   17748:	aa16      	add	r2, sp, #88	; 0x58
   1774a:	77d3      	strb	r3, [r2, #31]
   1774c:	4698      	mov	r8, r3
   1774e:	f7ff faa8 	bl	16ca2 <_vfprintf_r+0x6a2>
   17752:	003a      	movs	r2, r7
   17754:	4659      	mov	r1, fp
   17756:	9806      	ldr	r0, [sp, #24]
   17758:	f003 fa6e 	bl	1ac38 <__sprint_r>
   1775c:	2800      	cmp	r0, #0
   1775e:	d000      	beq.n	17762 <_vfprintf_r+0x1162>
   17760:	e4de      	b.n	17120 <_vfprintf_r+0xb20>
   17762:	ae32      	add	r6, sp, #200	; 0xc8
   17764:	e419      	b.n	16f9a <_vfprintf_r+0x99a>
   17766:	4be3      	ldr	r3, [pc, #908]	; (17af4 <_vfprintf_r+0x14f4>)
   17768:	3401      	adds	r4, #1
   1776a:	6033      	str	r3, [r6, #0]
   1776c:	2301      	movs	r3, #1
   1776e:	6073      	str	r3, [r6, #4]
   17770:	687b      	ldr	r3, [r7, #4]
   17772:	60bc      	str	r4, [r7, #8]
   17774:	3301      	adds	r3, #1
   17776:	607b      	str	r3, [r7, #4]
   17778:	2b07      	cmp	r3, #7
   1777a:	dd00      	ble.n	1777e <_vfprintf_r+0x117e>
   1777c:	e155      	b.n	17a2a <_vfprintf_r+0x142a>
   1777e:	3608      	adds	r6, #8
   17780:	2800      	cmp	r0, #0
   17782:	d107      	bne.n	17794 <_vfprintf_r+0x1194>
   17784:	9b14      	ldr	r3, [sp, #80]	; 0x50
   17786:	2b00      	cmp	r3, #0
   17788:	d104      	bne.n	17794 <_vfprintf_r+0x1194>
   1778a:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1778c:	07db      	lsls	r3, r3, #31
   1778e:	d401      	bmi.n	17794 <_vfprintf_r+0x1194>
   17790:	f7ff fb39 	bl	16e06 <_vfprintf_r+0x806>
   17794:	9b18      	ldr	r3, [sp, #96]	; 0x60
   17796:	6033      	str	r3, [r6, #0]
   17798:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   1779a:	1919      	adds	r1, r3, r4
   1779c:	6073      	str	r3, [r6, #4]
   1779e:	687b      	ldr	r3, [r7, #4]
   177a0:	60b9      	str	r1, [r7, #8]
   177a2:	3301      	adds	r3, #1
   177a4:	607b      	str	r3, [r7, #4]
   177a6:	2b07      	cmp	r3, #7
   177a8:	dd00      	ble.n	177ac <_vfprintf_r+0x11ac>
   177aa:	e1c4      	b.n	17b36 <_vfprintf_r+0x1536>
   177ac:	0032      	movs	r2, r6
   177ae:	3208      	adds	r2, #8
   177b0:	2800      	cmp	r0, #0
   177b2:	da00      	bge.n	177b6 <_vfprintf_r+0x11b6>
   177b4:	e195      	b.n	17ae2 <_vfprintf_r+0x14e2>
   177b6:	9811      	ldr	r0, [sp, #68]	; 0x44
   177b8:	3301      	adds	r3, #1
   177ba:	6010      	str	r0, [r2, #0]
   177bc:	9814      	ldr	r0, [sp, #80]	; 0x50
   177be:	607b      	str	r3, [r7, #4]
   177c0:	1844      	adds	r4, r0, r1
   177c2:	6050      	str	r0, [r2, #4]
   177c4:	60bc      	str	r4, [r7, #8]
   177c6:	2b07      	cmp	r3, #7
   177c8:	dd01      	ble.n	177ce <_vfprintf_r+0x11ce>
   177ca:	f7ff fbc2 	bl	16f52 <_vfprintf_r+0x952>
   177ce:	3208      	adds	r2, #8
   177d0:	0016      	movs	r6, r2
   177d2:	f7ff fb18 	bl	16e06 <_vfprintf_r+0x806>
   177d6:	990f      	ldr	r1, [sp, #60]	; 0x3c
   177d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   177da:	680b      	ldr	r3, [r1, #0]
   177dc:	601a      	str	r2, [r3, #0]
   177de:	17d2      	asrs	r2, r2, #31
   177e0:	605a      	str	r2, [r3, #4]
   177e2:	000b      	movs	r3, r1
   177e4:	3304      	adds	r3, #4
   177e6:	930f      	str	r3, [sp, #60]	; 0x3c
   177e8:	f7fe ff58 	bl	1669c <_vfprintf_r+0x9c>
   177ec:	464b      	mov	r3, r9
   177ee:	9a07      	ldr	r2, [sp, #28]
   177f0:	431c      	orrs	r4, r3
   177f2:	3201      	adds	r2, #1
   177f4:	7813      	ldrb	r3, [r2, #0]
   177f6:	9207      	str	r2, [sp, #28]
   177f8:	f7fe ff8b 	bl	16712 <_vfprintf_r+0x112>
   177fc:	003a      	movs	r2, r7
   177fe:	4659      	mov	r1, fp
   17800:	9806      	ldr	r0, [sp, #24]
   17802:	f003 fa19 	bl	1ac38 <__sprint_r>
   17806:	2800      	cmp	r0, #0
   17808:	d000      	beq.n	1780c <_vfprintf_r+0x120c>
   1780a:	e489      	b.n	17120 <_vfprintf_r+0xb20>
   1780c:	68bc      	ldr	r4, [r7, #8]
   1780e:	ae32      	add	r6, sp, #200	; 0xc8
   17810:	f7ff fbdc 	bl	16fcc <_vfprintf_r+0x9cc>
   17814:	4bb8      	ldr	r3, [pc, #736]	; (17af8 <_vfprintf_r+0x14f8>)
   17816:	9311      	str	r3, [sp, #68]	; 0x44
   17818:	f7ff fa4a 	bl	16cb0 <_vfprintf_r+0x6b0>
   1781c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   1781e:	ab32      	add	r3, sp, #200	; 0xc8
   17820:	1a9b      	subs	r3, r3, r2
   17822:	930e      	str	r3, [sp, #56]	; 0x38
   17824:	f7ff f859 	bl	168da <_vfprintf_r+0x2da>
   17828:	9811      	ldr	r0, [sp, #68]	; 0x44
   1782a:	f7fd fb05 	bl	14e38 <strlen>
   1782e:	0002      	movs	r2, r0
   17830:	900e      	str	r0, [sp, #56]	; 0x38
   17832:	0003      	movs	r3, r0
   17834:	f7ff f9a1 	bl	16b7a <_vfprintf_r+0x57a>
   17838:	232d      	movs	r3, #45	; 0x2d
   1783a:	aa16      	add	r2, sp, #88	; 0x58
   1783c:	77d3      	strb	r3, [r2, #31]
   1783e:	4698      	mov	r8, r3
   17840:	2300      	movs	r3, #0
   17842:	469a      	mov	sl, r3
   17844:	f7ff f854 	bl	168f0 <_vfprintf_r+0x2f0>
   17848:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   1784a:	9313      	str	r3, [sp, #76]	; 0x4c
   1784c:	1cda      	adds	r2, r3, #3
   1784e:	db02      	blt.n	17856 <_vfprintf_r+0x1256>
   17850:	459a      	cmp	sl, r3
   17852:	db00      	blt.n	17856 <_vfprintf_r+0x1256>
   17854:	e731      	b.n	176ba <_vfprintf_r+0x10ba>
   17856:	9b12      	ldr	r3, [sp, #72]	; 0x48
   17858:	3b02      	subs	r3, #2
   1785a:	9312      	str	r3, [sp, #72]	; 0x48
   1785c:	222c      	movs	r2, #44	; 0x2c
   1785e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   17860:	2148      	movs	r1, #72	; 0x48
   17862:	1e5d      	subs	r5, r3, #1
   17864:	ab16      	add	r3, sp, #88	; 0x58
   17866:	189b      	adds	r3, r3, r2
   17868:	466a      	mov	r2, sp
   1786a:	1852      	adds	r2, r2, r1
   1786c:	7812      	ldrb	r2, [r2, #0]
   1786e:	951f      	str	r5, [sp, #124]	; 0x7c
   17870:	701a      	strb	r2, [r3, #0]
   17872:	2d00      	cmp	r5, #0
   17874:	da00      	bge.n	17878 <_vfprintf_r+0x1278>
   17876:	e1cb      	b.n	17c10 <_vfprintf_r+0x1610>
   17878:	212d      	movs	r1, #45	; 0x2d
   1787a:	232b      	movs	r3, #43	; 0x2b
   1787c:	aa16      	add	r2, sp, #88	; 0x58
   1787e:	1852      	adds	r2, r2, r1
   17880:	7013      	strb	r3, [r2, #0]
   17882:	2d09      	cmp	r5, #9
   17884:	dc00      	bgt.n	17888 <_vfprintf_r+0x1288>
   17886:	e16d      	b.n	17b64 <_vfprintf_r+0x1564>
   17888:	aa16      	add	r2, sp, #88	; 0x58
   1788a:	233b      	movs	r3, #59	; 0x3b
   1788c:	4694      	mov	ip, r2
   1788e:	4463      	add	r3, ip
   17890:	469a      	mov	sl, r3
   17892:	46b1      	mov	r9, r6
   17894:	46a0      	mov	r8, r4
   17896:	4656      	mov	r6, sl
   17898:	e000      	b.n	1789c <_vfprintf_r+0x129c>
   1789a:	0026      	movs	r6, r4
   1789c:	0028      	movs	r0, r5
   1789e:	210a      	movs	r1, #10
   178a0:	f7fa f94a 	bl	11b38 <__aeabi_idivmod>
   178a4:	1e74      	subs	r4, r6, #1
   178a6:	3130      	adds	r1, #48	; 0x30
   178a8:	7021      	strb	r1, [r4, #0]
   178aa:	0028      	movs	r0, r5
   178ac:	210a      	movs	r1, #10
   178ae:	f7fa f85d 	bl	1196c <__divsi3>
   178b2:	0005      	movs	r5, r0
   178b4:	2809      	cmp	r0, #9
   178b6:	dcf0      	bgt.n	1789a <_vfprintf_r+0x129a>
   178b8:	0023      	movs	r3, r4
   178ba:	4644      	mov	r4, r8
   178bc:	46b0      	mov	r8, r6
   178be:	464e      	mov	r6, r9
   178c0:	4699      	mov	r9, r3
   178c2:	0003      	movs	r3, r0
   178c4:	3330      	adds	r3, #48	; 0x30
   178c6:	b2d8      	uxtb	r0, r3
   178c8:	4643      	mov	r3, r8
   178ca:	3b02      	subs	r3, #2
   178cc:	7018      	strb	r0, [r3, #0]
   178ce:	459a      	cmp	sl, r3
   178d0:	d800      	bhi.n	178d4 <_vfprintf_r+0x12d4>
   178d2:	e1f6      	b.n	17cc2 <_vfprintf_r+0x16c2>
   178d4:	4642      	mov	r2, r8
   178d6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   178d8:	4645      	mov	r5, r8
   178da:	1a99      	subs	r1, r3, r2
   178dc:	2301      	movs	r3, #1
   178de:	3107      	adds	r1, #7
   178e0:	425b      	negs	r3, r3
   178e2:	e001      	b.n	178e8 <_vfprintf_r+0x12e8>
   178e4:	5ce8      	ldrb	r0, [r5, r3]
   178e6:	3301      	adds	r3, #1
   178e8:	aa21      	add	r2, sp, #132	; 0x84
   178ea:	18d2      	adds	r2, r2, r3
   178ec:	70d0      	strb	r0, [r2, #3]
   178ee:	428b      	cmp	r3, r1
   178f0:	d1f8      	bne.n	178e4 <_vfprintf_r+0x12e4>
   178f2:	a916      	add	r1, sp, #88	; 0x58
   178f4:	468c      	mov	ip, r1
   178f6:	222e      	movs	r2, #46	; 0x2e
   178f8:	464b      	mov	r3, r9
   178fa:	4462      	add	r2, ip
   178fc:	4694      	mov	ip, r2
   178fe:	1afb      	subs	r3, r7, r3
   17900:	4463      	add	r3, ip
   17902:	aa21      	add	r2, sp, #132	; 0x84
   17904:	9914      	ldr	r1, [sp, #80]	; 0x50
   17906:	1a9b      	subs	r3, r3, r2
   17908:	469c      	mov	ip, r3
   1790a:	000a      	movs	r2, r1
   1790c:	4462      	add	r2, ip
   1790e:	931a      	str	r3, [sp, #104]	; 0x68
   17910:	920e      	str	r2, [sp, #56]	; 0x38
   17912:	2901      	cmp	r1, #1
   17914:	dc00      	bgt.n	17918 <_vfprintf_r+0x1318>
   17916:	e170      	b.n	17bfa <_vfprintf_r+0x15fa>
   17918:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   1791a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   1791c:	4694      	mov	ip, r2
   1791e:	4463      	add	r3, ip
   17920:	001a      	movs	r2, r3
   17922:	930e      	str	r3, [sp, #56]	; 0x38
   17924:	43db      	mvns	r3, r3
   17926:	17db      	asrs	r3, r3, #31
   17928:	401a      	ands	r2, r3
   1792a:	2300      	movs	r3, #0
   1792c:	9208      	str	r2, [sp, #32]
   1792e:	9313      	str	r3, [sp, #76]	; 0x4c
   17930:	e6d4      	b.n	176dc <_vfprintf_r+0x10dc>
   17932:	003a      	movs	r2, r7
   17934:	4659      	mov	r1, fp
   17936:	9806      	ldr	r0, [sp, #24]
   17938:	f003 f97e 	bl	1ac38 <__sprint_r>
   1793c:	2800      	cmp	r0, #0
   1793e:	d001      	beq.n	17944 <_vfprintf_r+0x1344>
   17940:	f7ff fbee 	bl	17120 <_vfprintf_r+0xb20>
   17944:	68bc      	ldr	r4, [r7, #8]
   17946:	ae32      	add	r6, sp, #200	; 0xc8
   17948:	e46a      	b.n	17220 <_vfprintf_r+0xc20>
   1794a:	4653      	mov	r3, sl
   1794c:	2b00      	cmp	r3, #0
   1794e:	d000      	beq.n	17952 <_vfprintf_r+0x1352>
   17950:	e659      	b.n	17606 <_vfprintf_r+0x1006>
   17952:	3301      	adds	r3, #1
   17954:	469a      	mov	sl, r3
   17956:	e656      	b.n	17606 <_vfprintf_r+0x1006>
   17958:	4653      	mov	r3, sl
   1795a:	9308      	str	r3, [sp, #32]
   1795c:	2b06      	cmp	r3, #6
   1795e:	d901      	bls.n	17964 <_vfprintf_r+0x1364>
   17960:	2306      	movs	r3, #6
   17962:	9308      	str	r3, [sp, #32]
   17964:	9b08      	ldr	r3, [sp, #32]
   17966:	950f      	str	r5, [sp, #60]	; 0x3c
   17968:	930e      	str	r3, [sp, #56]	; 0x38
   1796a:	2300      	movs	r3, #0
   1796c:	4698      	mov	r8, r3
   1796e:	469a      	mov	sl, r3
   17970:	9313      	str	r3, [sp, #76]	; 0x4c
   17972:	4b62      	ldr	r3, [pc, #392]	; (17afc <_vfprintf_r+0x14fc>)
   17974:	9409      	str	r4, [sp, #36]	; 0x24
   17976:	9311      	str	r3, [sp, #68]	; 0x44
   17978:	f7fe ffbd 	bl	168f6 <_vfprintf_r+0x2f6>
   1797c:	003a      	movs	r2, r7
   1797e:	4659      	mov	r1, fp
   17980:	9806      	ldr	r0, [sp, #24]
   17982:	f003 f959 	bl	1ac38 <__sprint_r>
   17986:	2800      	cmp	r0, #0
   17988:	d001      	beq.n	1798e <_vfprintf_r+0x138e>
   1798a:	f7ff fbc9 	bl	17120 <_vfprintf_r+0xb20>
   1798e:	9b14      	ldr	r3, [sp, #80]	; 0x50
   17990:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   17992:	68bc      	ldr	r4, [r7, #8]
   17994:	1a9b      	subs	r3, r3, r2
   17996:	ae32      	add	r6, sp, #200	; 0xc8
   17998:	e567      	b.n	1746a <_vfprintf_r+0xe6a>
   1799a:	ab23      	add	r3, sp, #140	; 0x8c
   1799c:	931b      	str	r3, [sp, #108]	; 0x6c
   1799e:	9304      	str	r3, [sp, #16]
   179a0:	ab20      	add	r3, sp, #128	; 0x80
   179a2:	9303      	str	r3, [sp, #12]
   179a4:	ab1f      	add	r3, sp, #124	; 0x7c
   179a6:	9302      	str	r3, [sp, #8]
   179a8:	4653      	mov	r3, sl
   179aa:	9301      	str	r3, [sp, #4]
   179ac:	2303      	movs	r3, #3
   179ae:	464a      	mov	r2, r9
   179b0:	9300      	str	r3, [sp, #0]
   179b2:	9806      	ldr	r0, [sp, #24]
   179b4:	9b08      	ldr	r3, [sp, #32]
   179b6:	f000 fafb 	bl	17fb0 <_dtoa_r>
   179ba:	0003      	movs	r3, r0
   179bc:	4453      	add	r3, sl
   179be:	4698      	mov	r8, r3
   179c0:	4655      	mov	r5, sl
   179c2:	9011      	str	r0, [sp, #68]	; 0x44
   179c4:	9b11      	ldr	r3, [sp, #68]	; 0x44
   179c6:	781b      	ldrb	r3, [r3, #0]
   179c8:	2b30      	cmp	r3, #48	; 0x30
   179ca:	d002      	beq.n	179d2 <_vfprintf_r+0x13d2>
   179cc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   179ce:	4498      	add	r8, r3
   179d0:	e64e      	b.n	17670 <_vfprintf_r+0x1070>
   179d2:	2200      	movs	r2, #0
   179d4:	2300      	movs	r3, #0
   179d6:	4648      	mov	r0, r9
   179d8:	9908      	ldr	r1, [sp, #32]
   179da:	f7fc fe9d 	bl	14718 <__aeabi_dcmpeq>
   179de:	2800      	cmp	r0, #0
   179e0:	d1f4      	bne.n	179cc <_vfprintf_r+0x13cc>
   179e2:	2301      	movs	r3, #1
   179e4:	1b5b      	subs	r3, r3, r5
   179e6:	931f      	str	r3, [sp, #124]	; 0x7c
   179e8:	4498      	add	r8, r3
   179ea:	e641      	b.n	17670 <_vfprintf_r+0x1070>
   179ec:	46c1      	mov	r9, r8
   179ee:	f7ff fb1f 	bl	17030 <_vfprintf_r+0xa30>
   179f2:	2280      	movs	r2, #128	; 0x80
   179f4:	0612      	lsls	r2, r2, #24
   179f6:	4694      	mov	ip, r2
   179f8:	9b16      	ldr	r3, [sp, #88]	; 0x58
   179fa:	4699      	mov	r9, r3
   179fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
   179fe:	4463      	add	r3, ip
   17a00:	9308      	str	r3, [sp, #32]
   17a02:	232d      	movs	r3, #45	; 0x2d
   17a04:	9310      	str	r3, [sp, #64]	; 0x40
   17a06:	e60b      	b.n	17620 <_vfprintf_r+0x1020>
   17a08:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   17a0a:	9b14      	ldr	r3, [sp, #80]	; 0x50
   17a0c:	4694      	mov	ip, r2
   17a0e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   17a10:	4463      	add	r3, ip
   17a12:	930e      	str	r3, [sp, #56]	; 0x38
   17a14:	2a00      	cmp	r2, #0
   17a16:	dc00      	bgt.n	17a1a <_vfprintf_r+0x141a>
   17a18:	e0e3      	b.n	17be2 <_vfprintf_r+0x15e2>
   17a1a:	001a      	movs	r2, r3
   17a1c:	43db      	mvns	r3, r3
   17a1e:	17db      	asrs	r3, r3, #31
   17a20:	401a      	ands	r2, r3
   17a22:	2367      	movs	r3, #103	; 0x67
   17a24:	9208      	str	r2, [sp, #32]
   17a26:	9312      	str	r3, [sp, #72]	; 0x48
   17a28:	e658      	b.n	176dc <_vfprintf_r+0x10dc>
   17a2a:	003a      	movs	r2, r7
   17a2c:	4659      	mov	r1, fp
   17a2e:	9806      	ldr	r0, [sp, #24]
   17a30:	f003 f902 	bl	1ac38 <__sprint_r>
   17a34:	2800      	cmp	r0, #0
   17a36:	d001      	beq.n	17a3c <_vfprintf_r+0x143c>
   17a38:	f7ff fb72 	bl	17120 <_vfprintf_r+0xb20>
   17a3c:	981f      	ldr	r0, [sp, #124]	; 0x7c
   17a3e:	68bc      	ldr	r4, [r7, #8]
   17a40:	ae32      	add	r6, sp, #200	; 0xc8
   17a42:	e69d      	b.n	17780 <_vfprintf_r+0x1180>
   17a44:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   17a46:	9313      	str	r3, [sp, #76]	; 0x4c
   17a48:	2b00      	cmp	r3, #0
   17a4a:	dc00      	bgt.n	17a4e <_vfprintf_r+0x144e>
   17a4c:	e0f2      	b.n	17c34 <_vfprintf_r+0x1634>
   17a4e:	4652      	mov	r2, sl
   17a50:	2a00      	cmp	r2, #0
   17a52:	d000      	beq.n	17a56 <_vfprintf_r+0x1456>
   17a54:	e0a0      	b.n	17b98 <_vfprintf_r+0x1598>
   17a56:	07e2      	lsls	r2, r4, #31
   17a58:	d500      	bpl.n	17a5c <_vfprintf_r+0x145c>
   17a5a:	e09d      	b.n	17b98 <_vfprintf_r+0x1598>
   17a5c:	9308      	str	r3, [sp, #32]
   17a5e:	930e      	str	r3, [sp, #56]	; 0x38
   17a60:	e63c      	b.n	176dc <_vfprintf_r+0x10dc>
   17a62:	ab16      	add	r3, sp, #88	; 0x58
   17a64:	7fdb      	ldrb	r3, [r3, #31]
   17a66:	950f      	str	r5, [sp, #60]	; 0x3c
   17a68:	4698      	mov	r8, r3
   17a6a:	4653      	mov	r3, sl
   17a6c:	9308      	str	r3, [sp, #32]
   17a6e:	930e      	str	r3, [sp, #56]	; 0x38
   17a70:	2300      	movs	r3, #0
   17a72:	9409      	str	r4, [sp, #36]	; 0x24
   17a74:	469a      	mov	sl, r3
   17a76:	9313      	str	r3, [sp, #76]	; 0x4c
   17a78:	f7fe ff37 	bl	168ea <_vfprintf_r+0x2ea>
   17a7c:	9b11      	ldr	r3, [sp, #68]	; 0x44
   17a7e:	4698      	mov	r8, r3
   17a80:	9b12      	ldr	r3, [sp, #72]	; 0x48
   17a82:	44a8      	add	r8, r5
   17a84:	2b47      	cmp	r3, #71	; 0x47
   17a86:	d000      	beq.n	17a8a <_vfprintf_r+0x148a>
   17a88:	e5f2      	b.n	17670 <_vfprintf_r+0x1070>
   17a8a:	07e3      	lsls	r3, r4, #31
   17a8c:	d400      	bmi.n	17a90 <_vfprintf_r+0x1490>
   17a8e:	e0dc      	b.n	17c4a <_vfprintf_r+0x164a>
   17a90:	9b11      	ldr	r3, [sp, #68]	; 0x44
   17a92:	4698      	mov	r8, r3
   17a94:	9b12      	ldr	r3, [sp, #72]	; 0x48
   17a96:	44a8      	add	r8, r5
   17a98:	2b46      	cmp	r3, #70	; 0x46
   17a9a:	d093      	beq.n	179c4 <_vfprintf_r+0x13c4>
   17a9c:	e5e8      	b.n	17670 <_vfprintf_r+0x1070>
   17a9e:	ab23      	add	r3, sp, #140	; 0x8c
   17aa0:	931b      	str	r3, [sp, #108]	; 0x6c
   17aa2:	9304      	str	r3, [sp, #16]
   17aa4:	ab20      	add	r3, sp, #128	; 0x80
   17aa6:	9303      	str	r3, [sp, #12]
   17aa8:	ab1f      	add	r3, sp, #124	; 0x7c
   17aaa:	9302      	str	r3, [sp, #8]
   17aac:	4653      	mov	r3, sl
   17aae:	9301      	str	r3, [sp, #4]
   17ab0:	2303      	movs	r3, #3
   17ab2:	464a      	mov	r2, r9
   17ab4:	9300      	str	r3, [sp, #0]
   17ab6:	9806      	ldr	r0, [sp, #24]
   17ab8:	9b08      	ldr	r3, [sp, #32]
   17aba:	f000 fa79 	bl	17fb0 <_dtoa_r>
   17abe:	4655      	mov	r5, sl
   17ac0:	9011      	str	r0, [sp, #68]	; 0x44
   17ac2:	e7e5      	b.n	17a90 <_vfprintf_r+0x1490>
   17ac4:	003a      	movs	r2, r7
   17ac6:	4659      	mov	r1, fp
   17ac8:	9806      	ldr	r0, [sp, #24]
   17aca:	f003 f8b5 	bl	1ac38 <__sprint_r>
   17ace:	2800      	cmp	r0, #0
   17ad0:	d101      	bne.n	17ad6 <_vfprintf_r+0x14d6>
   17ad2:	f7ff faab 	bl	1702c <_vfprintf_r+0xa2c>
   17ad6:	f7ff faab 	bl	17030 <_vfprintf_r+0xa30>
   17ada:	4642      	mov	r2, r8
   17adc:	9207      	str	r2, [sp, #28]
   17ade:	f7fe fe1b 	bl	16718 <_vfprintf_r+0x118>
   17ae2:	4244      	negs	r4, r0
   17ae4:	3010      	adds	r0, #16
   17ae6:	db00      	blt.n	17aea <_vfprintf_r+0x14ea>
   17ae8:	e0d8      	b.n	17c9c <_vfprintf_r+0x169c>
   17aea:	4805      	ldr	r0, [pc, #20]	; (17b00 <_vfprintf_r+0x1500>)
   17aec:	2610      	movs	r6, #16
   17aee:	0005      	movs	r5, r0
   17af0:	e00c      	b.n	17b0c <_vfprintf_r+0x150c>
   17af2:	46c0      	nop			; (mov r8, r8)
   17af4:	0001c9f8 	.word	0x0001c9f8
   17af8:	0001cec8 	.word	0x0001cec8
   17afc:	0001cefc 	.word	0x0001cefc
   17b00:	0001d098 	.word	0x0001d098
   17b04:	3208      	adds	r2, #8
   17b06:	3c10      	subs	r4, #16
   17b08:	2c10      	cmp	r4, #16
   17b0a:	dd51      	ble.n	17bb0 <_vfprintf_r+0x15b0>
   17b0c:	3110      	adds	r1, #16
   17b0e:	3301      	adds	r3, #1
   17b10:	6015      	str	r5, [r2, #0]
   17b12:	6056      	str	r6, [r2, #4]
   17b14:	60b9      	str	r1, [r7, #8]
   17b16:	607b      	str	r3, [r7, #4]
   17b18:	2b07      	cmp	r3, #7
   17b1a:	ddf3      	ble.n	17b04 <_vfprintf_r+0x1504>
   17b1c:	003a      	movs	r2, r7
   17b1e:	4659      	mov	r1, fp
   17b20:	9806      	ldr	r0, [sp, #24]
   17b22:	f003 f889 	bl	1ac38 <__sprint_r>
   17b26:	2800      	cmp	r0, #0
   17b28:	d001      	beq.n	17b2e <_vfprintf_r+0x152e>
   17b2a:	f7ff faf9 	bl	17120 <_vfprintf_r+0xb20>
   17b2e:	68b9      	ldr	r1, [r7, #8]
   17b30:	687b      	ldr	r3, [r7, #4]
   17b32:	aa32      	add	r2, sp, #200	; 0xc8
   17b34:	e7e7      	b.n	17b06 <_vfprintf_r+0x1506>
   17b36:	003a      	movs	r2, r7
   17b38:	4659      	mov	r1, fp
   17b3a:	9806      	ldr	r0, [sp, #24]
   17b3c:	f003 f87c 	bl	1ac38 <__sprint_r>
   17b40:	2800      	cmp	r0, #0
   17b42:	d001      	beq.n	17b48 <_vfprintf_r+0x1548>
   17b44:	f7ff faec 	bl	17120 <_vfprintf_r+0xb20>
   17b48:	981f      	ldr	r0, [sp, #124]	; 0x7c
   17b4a:	68b9      	ldr	r1, [r7, #8]
   17b4c:	687b      	ldr	r3, [r7, #4]
   17b4e:	aa32      	add	r2, sp, #200	; 0xc8
   17b50:	e62e      	b.n	177b0 <_vfprintf_r+0x11b0>
   17b52:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   17b54:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   17b56:	4694      	mov	ip, r2
   17b58:	4463      	add	r3, ip
   17b5a:	001a      	movs	r2, r3
   17b5c:	930e      	str	r3, [sp, #56]	; 0x38
   17b5e:	e75d      	b.n	17a1c <_vfprintf_r+0x141c>
   17b60:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   17b62:	e599      	b.n	17698 <_vfprintf_r+0x1098>
   17b64:	212e      	movs	r1, #46	; 0x2e
   17b66:	2330      	movs	r3, #48	; 0x30
   17b68:	aa16      	add	r2, sp, #88	; 0x58
   17b6a:	1852      	adds	r2, r2, r1
   17b6c:	7013      	strb	r3, [r2, #0]
   17b6e:	002b      	movs	r3, r5
   17b70:	aa16      	add	r2, sp, #88	; 0x58
   17b72:	3101      	adds	r1, #1
   17b74:	3330      	adds	r3, #48	; 0x30
   17b76:	1852      	adds	r2, r2, r1
   17b78:	7013      	strb	r3, [r2, #0]
   17b7a:	ab22      	add	r3, sp, #136	; 0x88
   17b7c:	e6c1      	b.n	17902 <_vfprintf_r+0x1302>
   17b7e:	9b15      	ldr	r3, [sp, #84]	; 0x54
   17b80:	2b00      	cmp	r3, #0
   17b82:	db52      	blt.n	17c2a <_vfprintf_r+0x162a>
   17b84:	ab16      	add	r3, sp, #88	; 0x58
   17b86:	7fdb      	ldrb	r3, [r3, #31]
   17b88:	4698      	mov	r8, r3
   17b8a:	9b12      	ldr	r3, [sp, #72]	; 0x48
   17b8c:	2b47      	cmp	r3, #71	; 0x47
   17b8e:	dc48      	bgt.n	17c22 <_vfprintf_r+0x1622>
   17b90:	4b4e      	ldr	r3, [pc, #312]	; (17ccc <_vfprintf_r+0x16cc>)
   17b92:	9311      	str	r3, [sp, #68]	; 0x44
   17b94:	f7ff f88c 	bl	16cb0 <_vfprintf_r+0x6b0>
   17b98:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   17b9a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   17b9c:	4694      	mov	ip, r2
   17b9e:	4463      	add	r3, ip
   17ba0:	4453      	add	r3, sl
   17ba2:	001a      	movs	r2, r3
   17ba4:	930e      	str	r3, [sp, #56]	; 0x38
   17ba6:	43db      	mvns	r3, r3
   17ba8:	17db      	asrs	r3, r3, #31
   17baa:	401a      	ands	r2, r3
   17bac:	9208      	str	r2, [sp, #32]
   17bae:	e595      	b.n	176dc <_vfprintf_r+0x10dc>
   17bb0:	46a9      	mov	r9, r5
   17bb2:	4648      	mov	r0, r9
   17bb4:	1909      	adds	r1, r1, r4
   17bb6:	3301      	adds	r3, #1
   17bb8:	6010      	str	r0, [r2, #0]
   17bba:	6054      	str	r4, [r2, #4]
   17bbc:	60b9      	str	r1, [r7, #8]
   17bbe:	3208      	adds	r2, #8
   17bc0:	607b      	str	r3, [r7, #4]
   17bc2:	2b07      	cmp	r3, #7
   17bc4:	dc00      	bgt.n	17bc8 <_vfprintf_r+0x15c8>
   17bc6:	e5f6      	b.n	177b6 <_vfprintf_r+0x11b6>
   17bc8:	003a      	movs	r2, r7
   17bca:	4659      	mov	r1, fp
   17bcc:	9806      	ldr	r0, [sp, #24]
   17bce:	f003 f833 	bl	1ac38 <__sprint_r>
   17bd2:	2800      	cmp	r0, #0
   17bd4:	d001      	beq.n	17bda <_vfprintf_r+0x15da>
   17bd6:	f7ff faa3 	bl	17120 <_vfprintf_r+0xb20>
   17bda:	68b9      	ldr	r1, [r7, #8]
   17bdc:	687b      	ldr	r3, [r7, #4]
   17bde:	aa32      	add	r2, sp, #200	; 0xc8
   17be0:	e5e9      	b.n	177b6 <_vfprintf_r+0x11b6>
   17be2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   17be4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   17be6:	1a98      	subs	r0, r3, r2
   17be8:	1c43      	adds	r3, r0, #1
   17bea:	001a      	movs	r2, r3
   17bec:	930e      	str	r3, [sp, #56]	; 0x38
   17bee:	e715      	b.n	17a1c <_vfprintf_r+0x141c>
   17bf0:	4a37      	ldr	r2, [pc, #220]	; (17cd0 <_vfprintf_r+0x16d0>)
   17bf2:	687b      	ldr	r3, [r7, #4]
   17bf4:	4691      	mov	r9, r2
   17bf6:	f7ff fbf5 	bl	173e4 <_vfprintf_r+0xde4>
   17bfa:	2301      	movs	r3, #1
   17bfc:	4023      	ands	r3, r4
   17bfe:	9313      	str	r3, [sp, #76]	; 0x4c
   17c00:	d000      	beq.n	17c04 <_vfprintf_r+0x1604>
   17c02:	e689      	b.n	17918 <_vfprintf_r+0x1318>
   17c04:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   17c06:	43d3      	mvns	r3, r2
   17c08:	17db      	asrs	r3, r3, #31
   17c0a:	401a      	ands	r2, r3
   17c0c:	9208      	str	r2, [sp, #32]
   17c0e:	e565      	b.n	176dc <_vfprintf_r+0x10dc>
   17c10:	2301      	movs	r3, #1
   17c12:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   17c14:	391b      	subs	r1, #27
   17c16:	1a9d      	subs	r5, r3, r2
   17c18:	aa16      	add	r2, sp, #88	; 0x58
   17c1a:	332c      	adds	r3, #44	; 0x2c
   17c1c:	1852      	adds	r2, r2, r1
   17c1e:	7013      	strb	r3, [r2, #0]
   17c20:	e62f      	b.n	17882 <_vfprintf_r+0x1282>
   17c22:	4b2c      	ldr	r3, [pc, #176]	; (17cd4 <_vfprintf_r+0x16d4>)
   17c24:	9311      	str	r3, [sp, #68]	; 0x44
   17c26:	f7ff f843 	bl	16cb0 <_vfprintf_r+0x6b0>
   17c2a:	232d      	movs	r3, #45	; 0x2d
   17c2c:	aa16      	add	r2, sp, #88	; 0x58
   17c2e:	77d3      	strb	r3, [r2, #31]
   17c30:	4698      	mov	r8, r3
   17c32:	e7aa      	b.n	17b8a <_vfprintf_r+0x158a>
   17c34:	4653      	mov	r3, sl
   17c36:	2b00      	cmp	r3, #0
   17c38:	d101      	bne.n	17c3e <_vfprintf_r+0x163e>
   17c3a:	07e3      	lsls	r3, r4, #31
   17c3c:	d503      	bpl.n	17c46 <_vfprintf_r+0x1646>
   17c3e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   17c40:	1c58      	adds	r0, r3, #1
   17c42:	0003      	movs	r3, r0
   17c44:	e7ac      	b.n	17ba0 <_vfprintf_r+0x15a0>
   17c46:	2301      	movs	r3, #1
   17c48:	e708      	b.n	17a5c <_vfprintf_r+0x145c>
   17c4a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   17c4c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   17c4e:	1a9b      	subs	r3, r3, r2
   17c50:	9314      	str	r3, [sp, #80]	; 0x50
   17c52:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   17c54:	2b47      	cmp	r3, #71	; 0x47
   17c56:	d100      	bne.n	17c5a <_vfprintf_r+0x165a>
   17c58:	e5f6      	b.n	17848 <_vfprintf_r+0x1248>
   17c5a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   17c5c:	9313      	str	r3, [sp, #76]	; 0x4c
   17c5e:	e5fd      	b.n	1785c <_vfprintf_r+0x125c>
   17c60:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   17c62:	1d1d      	adds	r5, r3, #4
   17c64:	681b      	ldr	r3, [r3, #0]
   17c66:	46a8      	mov	r8, r5
   17c68:	469a      	mov	sl, r3
   17c6a:	2b00      	cmp	r3, #0
   17c6c:	db0a      	blt.n	17c84 <_vfprintf_r+0x1684>
   17c6e:	4645      	mov	r5, r8
   17c70:	9b07      	ldr	r3, [sp, #28]
   17c72:	950f      	str	r5, [sp, #60]	; 0x3c
   17c74:	785b      	ldrb	r3, [r3, #1]
   17c76:	9207      	str	r2, [sp, #28]
   17c78:	f7fe fd4b 	bl	16712 <_vfprintf_r+0x112>
   17c7c:	ab16      	add	r3, sp, #88	; 0x58
   17c7e:	77d8      	strb	r0, [r3, #31]
   17c80:	f7ff f830 	bl	16ce4 <_vfprintf_r+0x6e4>
   17c84:	2301      	movs	r3, #1
   17c86:	425b      	negs	r3, r3
   17c88:	469a      	mov	sl, r3
   17c8a:	e7f0      	b.n	17c6e <_vfprintf_r+0x166e>
   17c8c:	ab16      	add	r3, sp, #88	; 0x58
   17c8e:	77d8      	strb	r0, [r3, #31]
   17c90:	f7fe ff27 	bl	16ae2 <_vfprintf_r+0x4e2>
   17c94:	ab16      	add	r3, sp, #88	; 0x58
   17c96:	77d8      	strb	r0, [r3, #31]
   17c98:	f7fe fdce 	bl	16838 <_vfprintf_r+0x238>
   17c9c:	480c      	ldr	r0, [pc, #48]	; (17cd0 <_vfprintf_r+0x16d0>)
   17c9e:	4681      	mov	r9, r0
   17ca0:	e787      	b.n	17bb2 <_vfprintf_r+0x15b2>
   17ca2:	ab16      	add	r3, sp, #88	; 0x58
   17ca4:	77d8      	strb	r0, [r3, #31]
   17ca6:	f7ff f829 	bl	16cfc <_vfprintf_r+0x6fc>
   17caa:	ab16      	add	r3, sp, #88	; 0x58
   17cac:	77d8      	strb	r0, [r3, #31]
   17cae:	f7fe ffc3 	bl	16c38 <_vfprintf_r+0x638>
   17cb2:	ab16      	add	r3, sp, #88	; 0x58
   17cb4:	77d8      	strb	r0, [r3, #31]
   17cb6:	f7fe ffa5 	bl	16c04 <_vfprintf_r+0x604>
   17cba:	ab16      	add	r3, sp, #88	; 0x58
   17cbc:	77d8      	strb	r0, [r3, #31]
   17cbe:	f7fe feaf 	bl	16a20 <_vfprintf_r+0x420>
   17cc2:	aa16      	add	r2, sp, #88	; 0x58
   17cc4:	232e      	movs	r3, #46	; 0x2e
   17cc6:	4694      	mov	ip, r2
   17cc8:	4463      	add	r3, ip
   17cca:	e61a      	b.n	17902 <_vfprintf_r+0x1302>
   17ccc:	0001cecc 	.word	0x0001cecc
   17cd0:	0001d098 	.word	0x0001d098
   17cd4:	0001ced0 	.word	0x0001ced0

00017cd8 <__sbprintf>:
   17cd8:	b5f0      	push	{r4, r5, r6, r7, lr}
   17cda:	0015      	movs	r5, r2
   17cdc:	2202      	movs	r2, #2
   17cde:	4c1e      	ldr	r4, [pc, #120]	; (17d58 <__sbprintf+0x80>)
   17ce0:	001f      	movs	r7, r3
   17ce2:	898b      	ldrh	r3, [r1, #12]
   17ce4:	44a5      	add	sp, r4
   17ce6:	4393      	bics	r3, r2
   17ce8:	466a      	mov	r2, sp
   17cea:	8193      	strh	r3, [r2, #12]
   17cec:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   17cee:	0006      	movs	r6, r0
   17cf0:	9319      	str	r3, [sp, #100]	; 0x64
   17cf2:	89cb      	ldrh	r3, [r1, #14]
   17cf4:	a816      	add	r0, sp, #88	; 0x58
   17cf6:	81d3      	strh	r3, [r2, #14]
   17cf8:	69cb      	ldr	r3, [r1, #28]
   17cfa:	000c      	movs	r4, r1
   17cfc:	9307      	str	r3, [sp, #28]
   17cfe:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   17d00:	9309      	str	r3, [sp, #36]	; 0x24
   17d02:	ab1a      	add	r3, sp, #104	; 0x68
   17d04:	9300      	str	r3, [sp, #0]
   17d06:	9304      	str	r3, [sp, #16]
   17d08:	2380      	movs	r3, #128	; 0x80
   17d0a:	00db      	lsls	r3, r3, #3
   17d0c:	9302      	str	r3, [sp, #8]
   17d0e:	9305      	str	r3, [sp, #20]
   17d10:	2300      	movs	r3, #0
   17d12:	9306      	str	r3, [sp, #24]
   17d14:	f001 fd64 	bl	197e0 <__retarget_lock_init_recursive>
   17d18:	002a      	movs	r2, r5
   17d1a:	003b      	movs	r3, r7
   17d1c:	4669      	mov	r1, sp
   17d1e:	0030      	movs	r0, r6
   17d20:	f7fe fc6e 	bl	16600 <_vfprintf_r>
   17d24:	1e05      	subs	r5, r0, #0
   17d26:	db05      	blt.n	17d34 <__sbprintf+0x5c>
   17d28:	4669      	mov	r1, sp
   17d2a:	0030      	movs	r0, r6
   17d2c:	f001 f9ac 	bl	19088 <_fflush_r>
   17d30:	2800      	cmp	r0, #0
   17d32:	d10e      	bne.n	17d52 <__sbprintf+0x7a>
   17d34:	466b      	mov	r3, sp
   17d36:	899b      	ldrh	r3, [r3, #12]
   17d38:	065b      	lsls	r3, r3, #25
   17d3a:	d503      	bpl.n	17d44 <__sbprintf+0x6c>
   17d3c:	2240      	movs	r2, #64	; 0x40
   17d3e:	89a3      	ldrh	r3, [r4, #12]
   17d40:	4313      	orrs	r3, r2
   17d42:	81a3      	strh	r3, [r4, #12]
   17d44:	9816      	ldr	r0, [sp, #88]	; 0x58
   17d46:	f001 fd4d 	bl	197e4 <__retarget_lock_close_recursive>
   17d4a:	0028      	movs	r0, r5
   17d4c:	4b03      	ldr	r3, [pc, #12]	; (17d5c <__sbprintf+0x84>)
   17d4e:	449d      	add	sp, r3
   17d50:	bdf0      	pop	{r4, r5, r6, r7, pc}
   17d52:	2501      	movs	r5, #1
   17d54:	426d      	negs	r5, r5
   17d56:	e7ed      	b.n	17d34 <__sbprintf+0x5c>
   17d58:	fffffb94 	.word	0xfffffb94
   17d5c:	0000046c 	.word	0x0000046c

00017d60 <__swsetup_r>:
   17d60:	4b33      	ldr	r3, [pc, #204]	; (17e30 <__swsetup_r+0xd0>)
   17d62:	b570      	push	{r4, r5, r6, lr}
   17d64:	0005      	movs	r5, r0
   17d66:	6818      	ldr	r0, [r3, #0]
   17d68:	000c      	movs	r4, r1
   17d6a:	2800      	cmp	r0, #0
   17d6c:	d002      	beq.n	17d74 <__swsetup_r+0x14>
   17d6e:	6b83      	ldr	r3, [r0, #56]	; 0x38
   17d70:	2b00      	cmp	r3, #0
   17d72:	d03c      	beq.n	17dee <__swsetup_r+0x8e>
   17d74:	230c      	movs	r3, #12
   17d76:	5ee2      	ldrsh	r2, [r4, r3]
   17d78:	b293      	uxth	r3, r2
   17d7a:	0719      	lsls	r1, r3, #28
   17d7c:	d50d      	bpl.n	17d9a <__swsetup_r+0x3a>
   17d7e:	6921      	ldr	r1, [r4, #16]
   17d80:	2900      	cmp	r1, #0
   17d82:	d015      	beq.n	17db0 <__swsetup_r+0x50>
   17d84:	07da      	lsls	r2, r3, #31
   17d86:	d521      	bpl.n	17dcc <__swsetup_r+0x6c>
   17d88:	2300      	movs	r3, #0
   17d8a:	60a3      	str	r3, [r4, #8]
   17d8c:	6963      	ldr	r3, [r4, #20]
   17d8e:	2000      	movs	r0, #0
   17d90:	425b      	negs	r3, r3
   17d92:	61a3      	str	r3, [r4, #24]
   17d94:	2900      	cmp	r1, #0
   17d96:	d021      	beq.n	17ddc <__swsetup_r+0x7c>
   17d98:	bd70      	pop	{r4, r5, r6, pc}
   17d9a:	06d9      	lsls	r1, r3, #27
   17d9c:	d53f      	bpl.n	17e1e <__swsetup_r+0xbe>
   17d9e:	075b      	lsls	r3, r3, #29
   17da0:	d428      	bmi.n	17df4 <__swsetup_r+0x94>
   17da2:	6921      	ldr	r1, [r4, #16]
   17da4:	2308      	movs	r3, #8
   17da6:	4313      	orrs	r3, r2
   17da8:	81a3      	strh	r3, [r4, #12]
   17daa:	b29b      	uxth	r3, r3
   17dac:	2900      	cmp	r1, #0
   17dae:	d1e9      	bne.n	17d84 <__swsetup_r+0x24>
   17db0:	22a0      	movs	r2, #160	; 0xa0
   17db2:	2080      	movs	r0, #128	; 0x80
   17db4:	0092      	lsls	r2, r2, #2
   17db6:	0080      	lsls	r0, r0, #2
   17db8:	401a      	ands	r2, r3
   17dba:	4282      	cmp	r2, r0
   17dbc:	d0e2      	beq.n	17d84 <__swsetup_r+0x24>
   17dbe:	0021      	movs	r1, r4
   17dc0:	0028      	movs	r0, r5
   17dc2:	f001 fd45 	bl	19850 <__smakebuf_r>
   17dc6:	89a3      	ldrh	r3, [r4, #12]
   17dc8:	6921      	ldr	r1, [r4, #16]
   17dca:	e7db      	b.n	17d84 <__swsetup_r+0x24>
   17dcc:	2200      	movs	r2, #0
   17dce:	079b      	lsls	r3, r3, #30
   17dd0:	d400      	bmi.n	17dd4 <__swsetup_r+0x74>
   17dd2:	6962      	ldr	r2, [r4, #20]
   17dd4:	60a2      	str	r2, [r4, #8]
   17dd6:	2000      	movs	r0, #0
   17dd8:	2900      	cmp	r1, #0
   17dda:	d1dd      	bne.n	17d98 <__swsetup_r+0x38>
   17ddc:	220c      	movs	r2, #12
   17dde:	5ea3      	ldrsh	r3, [r4, r2]
   17de0:	061a      	lsls	r2, r3, #24
   17de2:	d5d9      	bpl.n	17d98 <__swsetup_r+0x38>
   17de4:	2240      	movs	r2, #64	; 0x40
   17de6:	4313      	orrs	r3, r2
   17de8:	81a3      	strh	r3, [r4, #12]
   17dea:	3801      	subs	r0, #1
   17dec:	e7d4      	b.n	17d98 <__swsetup_r+0x38>
   17dee:	f001 f9a5 	bl	1913c <__sinit>
   17df2:	e7bf      	b.n	17d74 <__swsetup_r+0x14>
   17df4:	6b21      	ldr	r1, [r4, #48]	; 0x30
   17df6:	2900      	cmp	r1, #0
   17df8:	d00a      	beq.n	17e10 <__swsetup_r+0xb0>
   17dfa:	0023      	movs	r3, r4
   17dfc:	3340      	adds	r3, #64	; 0x40
   17dfe:	4299      	cmp	r1, r3
   17e00:	d004      	beq.n	17e0c <__swsetup_r+0xac>
   17e02:	0028      	movs	r0, r5
   17e04:	f001 fa44 	bl	19290 <_free_r>
   17e08:	230c      	movs	r3, #12
   17e0a:	5ee2      	ldrsh	r2, [r4, r3]
   17e0c:	2300      	movs	r3, #0
   17e0e:	6323      	str	r3, [r4, #48]	; 0x30
   17e10:	2324      	movs	r3, #36	; 0x24
   17e12:	439a      	bics	r2, r3
   17e14:	2300      	movs	r3, #0
   17e16:	6921      	ldr	r1, [r4, #16]
   17e18:	6063      	str	r3, [r4, #4]
   17e1a:	6021      	str	r1, [r4, #0]
   17e1c:	e7c2      	b.n	17da4 <__swsetup_r+0x44>
   17e1e:	2309      	movs	r3, #9
   17e20:	602b      	str	r3, [r5, #0]
   17e22:	2340      	movs	r3, #64	; 0x40
   17e24:	2001      	movs	r0, #1
   17e26:	431a      	orrs	r2, r3
   17e28:	81a2      	strh	r2, [r4, #12]
   17e2a:	4240      	negs	r0, r0
   17e2c:	e7b4      	b.n	17d98 <__swsetup_r+0x38>
   17e2e:	46c0      	nop			; (mov r8, r8)
   17e30:	200000d0 	.word	0x200000d0

00017e34 <register_fini>:
   17e34:	4b03      	ldr	r3, [pc, #12]	; (17e44 <register_fini+0x10>)
   17e36:	b510      	push	{r4, lr}
   17e38:	2b00      	cmp	r3, #0
   17e3a:	d002      	beq.n	17e42 <register_fini+0xe>
   17e3c:	4802      	ldr	r0, [pc, #8]	; (17e48 <register_fini+0x14>)
   17e3e:	f000 f805 	bl	17e4c <atexit>
   17e42:	bd10      	pop	{r4, pc}
   17e44:	00000000 	.word	0x00000000
   17e48:	000191bd 	.word	0x000191bd

00017e4c <atexit>:
   17e4c:	b510      	push	{r4, lr}
   17e4e:	0001      	movs	r1, r0
   17e50:	2300      	movs	r3, #0
   17e52:	2200      	movs	r2, #0
   17e54:	2000      	movs	r0, #0
   17e56:	f002 ff1b 	bl	1ac90 <__register_exitproc>
   17e5a:	bd10      	pop	{r4, pc}

00017e5c <quorem>:
   17e5c:	b5f0      	push	{r4, r5, r6, r7, lr}
   17e5e:	4645      	mov	r5, r8
   17e60:	4680      	mov	r8, r0
   17e62:	46de      	mov	lr, fp
   17e64:	4657      	mov	r7, sl
   17e66:	464e      	mov	r6, r9
   17e68:	4642      	mov	r2, r8
   17e6a:	b5e0      	push	{r5, r6, r7, lr}
   17e6c:	690c      	ldr	r4, [r1, #16]
   17e6e:	6912      	ldr	r2, [r2, #16]
   17e70:	b085      	sub	sp, #20
   17e72:	000b      	movs	r3, r1
   17e74:	9102      	str	r1, [sp, #8]
   17e76:	2000      	movs	r0, #0
   17e78:	4294      	cmp	r4, r2
   17e7a:	dd00      	ble.n	17e7e <quorem+0x22>
   17e7c:	e090      	b.n	17fa0 <quorem+0x144>
   17e7e:	2214      	movs	r2, #20
   17e80:	4694      	mov	ip, r2
   17e82:	4463      	add	r3, ip
   17e84:	4699      	mov	r9, r3
   17e86:	464a      	mov	r2, r9
   17e88:	3c01      	subs	r4, #1
   17e8a:	00a3      	lsls	r3, r4, #2
   17e8c:	18d6      	adds	r6, r2, r3
   17e8e:	2214      	movs	r2, #20
   17e90:	4442      	add	r2, r8
   17e92:	4693      	mov	fp, r2
   17e94:	449b      	add	fp, r3
   17e96:	6833      	ldr	r3, [r6, #0]
   17e98:	0015      	movs	r5, r2
   17e9a:	1c59      	adds	r1, r3, #1
   17e9c:	465b      	mov	r3, fp
   17e9e:	6818      	ldr	r0, [r3, #0]
   17ea0:	9201      	str	r2, [sp, #4]
   17ea2:	f7f9 fcd9 	bl	11858 <__udivsi3>
   17ea6:	1e03      	subs	r3, r0, #0
   17ea8:	9000      	str	r0, [sp, #0]
   17eaa:	d042      	beq.n	17f32 <quorem+0xd6>
   17eac:	0029      	movs	r1, r5
   17eae:	2700      	movs	r7, #0
   17eb0:	464d      	mov	r5, r9
   17eb2:	2000      	movs	r0, #0
   17eb4:	46b1      	mov	r9, r6
   17eb6:	46a2      	mov	sl, r4
   17eb8:	003e      	movs	r6, r7
   17eba:	0004      	movs	r4, r0
   17ebc:	469c      	mov	ip, r3
   17ebe:	002f      	movs	r7, r5
   17ec0:	0008      	movs	r0, r1
   17ec2:	9503      	str	r5, [sp, #12]
   17ec4:	4663      	mov	r3, ip
   17ec6:	cf04      	ldmia	r7!, {r2}
   17ec8:	0415      	lsls	r5, r2, #16
   17eca:	0c2d      	lsrs	r5, r5, #16
   17ecc:	435d      	muls	r5, r3
   17ece:	0c12      	lsrs	r2, r2, #16
   17ed0:	435a      	muls	r2, r3
   17ed2:	19ad      	adds	r5, r5, r6
   17ed4:	0c2b      	lsrs	r3, r5, #16
   17ed6:	18d2      	adds	r2, r2, r3
   17ed8:	6803      	ldr	r3, [r0, #0]
   17eda:	042d      	lsls	r5, r5, #16
   17edc:	0419      	lsls	r1, r3, #16
   17ede:	0c09      	lsrs	r1, r1, #16
   17ee0:	1909      	adds	r1, r1, r4
   17ee2:	0c16      	lsrs	r6, r2, #16
   17ee4:	0c2d      	lsrs	r5, r5, #16
   17ee6:	0412      	lsls	r2, r2, #16
   17ee8:	1b49      	subs	r1, r1, r5
   17eea:	0c12      	lsrs	r2, r2, #16
   17eec:	0c1b      	lsrs	r3, r3, #16
   17eee:	1a9b      	subs	r3, r3, r2
   17ef0:	140a      	asrs	r2, r1, #16
   17ef2:	189b      	adds	r3, r3, r2
   17ef4:	0409      	lsls	r1, r1, #16
   17ef6:	141c      	asrs	r4, r3, #16
   17ef8:	0c09      	lsrs	r1, r1, #16
   17efa:	041b      	lsls	r3, r3, #16
   17efc:	4319      	orrs	r1, r3
   17efe:	c002      	stmia	r0!, {r1}
   17f00:	45b9      	cmp	r9, r7
   17f02:	d2df      	bcs.n	17ec4 <quorem+0x68>
   17f04:	9b03      	ldr	r3, [sp, #12]
   17f06:	464e      	mov	r6, r9
   17f08:	4699      	mov	r9, r3
   17f0a:	465b      	mov	r3, fp
   17f0c:	681b      	ldr	r3, [r3, #0]
   17f0e:	4654      	mov	r4, sl
   17f10:	2b00      	cmp	r3, #0
   17f12:	d10e      	bne.n	17f32 <quorem+0xd6>
   17f14:	465b      	mov	r3, fp
   17f16:	9a01      	ldr	r2, [sp, #4]
   17f18:	3b04      	subs	r3, #4
   17f1a:	429a      	cmp	r2, r3
   17f1c:	d304      	bcc.n	17f28 <quorem+0xcc>
   17f1e:	e006      	b.n	17f2e <quorem+0xd2>
   17f20:	3b04      	subs	r3, #4
   17f22:	3c01      	subs	r4, #1
   17f24:	429a      	cmp	r2, r3
   17f26:	d202      	bcs.n	17f2e <quorem+0xd2>
   17f28:	6819      	ldr	r1, [r3, #0]
   17f2a:	2900      	cmp	r1, #0
   17f2c:	d0f8      	beq.n	17f20 <quorem+0xc4>
   17f2e:	4643      	mov	r3, r8
   17f30:	611c      	str	r4, [r3, #16]
   17f32:	9902      	ldr	r1, [sp, #8]
   17f34:	4640      	mov	r0, r8
   17f36:	f002 fa7b 	bl	1a430 <__mcmp>
   17f3a:	2800      	cmp	r0, #0
   17f3c:	db2f      	blt.n	17f9e <quorem+0x142>
   17f3e:	464f      	mov	r7, r9
   17f40:	2000      	movs	r0, #0
   17f42:	9b00      	ldr	r3, [sp, #0]
   17f44:	9d01      	ldr	r5, [sp, #4]
   17f46:	3301      	adds	r3, #1
   17f48:	9300      	str	r3, [sp, #0]
   17f4a:	682b      	ldr	r3, [r5, #0]
   17f4c:	cf02      	ldmia	r7!, {r1}
   17f4e:	041a      	lsls	r2, r3, #16
   17f50:	0c12      	lsrs	r2, r2, #16
   17f52:	1810      	adds	r0, r2, r0
   17f54:	040a      	lsls	r2, r1, #16
   17f56:	0c12      	lsrs	r2, r2, #16
   17f58:	1a82      	subs	r2, r0, r2
   17f5a:	0c09      	lsrs	r1, r1, #16
   17f5c:	0c1b      	lsrs	r3, r3, #16
   17f5e:	1a5b      	subs	r3, r3, r1
   17f60:	1411      	asrs	r1, r2, #16
   17f62:	185b      	adds	r3, r3, r1
   17f64:	0412      	lsls	r2, r2, #16
   17f66:	1418      	asrs	r0, r3, #16
   17f68:	0c12      	lsrs	r2, r2, #16
   17f6a:	041b      	lsls	r3, r3, #16
   17f6c:	4313      	orrs	r3, r2
   17f6e:	c508      	stmia	r5!, {r3}
   17f70:	42be      	cmp	r6, r7
   17f72:	d2ea      	bcs.n	17f4a <quorem+0xee>
   17f74:	9901      	ldr	r1, [sp, #4]
   17f76:	00a3      	lsls	r3, r4, #2
   17f78:	468c      	mov	ip, r1
   17f7a:	4463      	add	r3, ip
   17f7c:	681a      	ldr	r2, [r3, #0]
   17f7e:	2a00      	cmp	r2, #0
   17f80:	d10d      	bne.n	17f9e <quorem+0x142>
   17f82:	3b04      	subs	r3, #4
   17f84:	000a      	movs	r2, r1
   17f86:	4299      	cmp	r1, r3
   17f88:	d304      	bcc.n	17f94 <quorem+0x138>
   17f8a:	e006      	b.n	17f9a <quorem+0x13e>
   17f8c:	3b04      	subs	r3, #4
   17f8e:	3c01      	subs	r4, #1
   17f90:	429a      	cmp	r2, r3
   17f92:	d202      	bcs.n	17f9a <quorem+0x13e>
   17f94:	6819      	ldr	r1, [r3, #0]
   17f96:	2900      	cmp	r1, #0
   17f98:	d0f8      	beq.n	17f8c <quorem+0x130>
   17f9a:	4643      	mov	r3, r8
   17f9c:	611c      	str	r4, [r3, #16]
   17f9e:	9800      	ldr	r0, [sp, #0]
   17fa0:	b005      	add	sp, #20
   17fa2:	bc3c      	pop	{r2, r3, r4, r5}
   17fa4:	4690      	mov	r8, r2
   17fa6:	4699      	mov	r9, r3
   17fa8:	46a2      	mov	sl, r4
   17faa:	46ab      	mov	fp, r5
   17fac:	bdf0      	pop	{r4, r5, r6, r7, pc}
   17fae:	46c0      	nop			; (mov r8, r8)

00017fb0 <_dtoa_r>:
   17fb0:	b5f0      	push	{r4, r5, r6, r7, lr}
   17fb2:	4657      	mov	r7, sl
   17fb4:	464e      	mov	r6, r9
   17fb6:	4645      	mov	r5, r8
   17fb8:	46de      	mov	lr, fp
   17fba:	b5e0      	push	{r5, r6, r7, lr}
   17fbc:	6c01      	ldr	r1, [r0, #64]	; 0x40
   17fbe:	b099      	sub	sp, #100	; 0x64
   17fc0:	4682      	mov	sl, r0
   17fc2:	001d      	movs	r5, r3
   17fc4:	0016      	movs	r6, r2
   17fc6:	001f      	movs	r7, r3
   17fc8:	2900      	cmp	r1, #0
   17fca:	d009      	beq.n	17fe0 <_dtoa_r+0x30>
   17fcc:	2301      	movs	r3, #1
   17fce:	6c42      	ldr	r2, [r0, #68]	; 0x44
   17fd0:	4093      	lsls	r3, r2
   17fd2:	604a      	str	r2, [r1, #4]
   17fd4:	608b      	str	r3, [r1, #8]
   17fd6:	f002 f81f 	bl	1a018 <_Bfree>
   17fda:	2300      	movs	r3, #0
   17fdc:	4652      	mov	r2, sl
   17fde:	6413      	str	r3, [r2, #64]	; 0x40
   17fe0:	46b8      	mov	r8, r7
   17fe2:	2f00      	cmp	r7, #0
   17fe4:	db37      	blt.n	18056 <_dtoa_r+0xa6>
   17fe6:	2300      	movs	r3, #0
   17fe8:	9a25      	ldr	r2, [sp, #148]	; 0x94
   17fea:	6013      	str	r3, [r2, #0]
   17fec:	4642      	mov	r2, r8
   17fee:	4bd6      	ldr	r3, [pc, #856]	; (18348 <_dtoa_r+0x398>)
   17ff0:	401a      	ands	r2, r3
   17ff2:	429a      	cmp	r2, r3
   17ff4:	d018      	beq.n	18028 <_dtoa_r+0x78>
   17ff6:	2200      	movs	r2, #0
   17ff8:	2300      	movs	r3, #0
   17ffa:	0030      	movs	r0, r6
   17ffc:	0039      	movs	r1, r7
   17ffe:	f7fc fb8b 	bl	14718 <__aeabi_dcmpeq>
   18002:	2800      	cmp	r0, #0
   18004:	d02f      	beq.n	18066 <_dtoa_r+0xb6>
   18006:	2301      	movs	r3, #1
   18008:	9a24      	ldr	r2, [sp, #144]	; 0x90
   1800a:	6013      	str	r3, [r2, #0]
   1800c:	9b26      	ldr	r3, [sp, #152]	; 0x98
   1800e:	2b00      	cmp	r3, #0
   18010:	d100      	bne.n	18014 <_dtoa_r+0x64>
   18012:	e22a      	b.n	1846a <_dtoa_r+0x4ba>
   18014:	48cd      	ldr	r0, [pc, #820]	; (1834c <_dtoa_r+0x39c>)
   18016:	6018      	str	r0, [r3, #0]
   18018:	3801      	subs	r0, #1
   1801a:	b019      	add	sp, #100	; 0x64
   1801c:	bc3c      	pop	{r2, r3, r4, r5}
   1801e:	4690      	mov	r8, r2
   18020:	4699      	mov	r9, r3
   18022:	46a2      	mov	sl, r4
   18024:	46ab      	mov	fp, r5
   18026:	bdf0      	pop	{r4, r5, r6, r7, pc}
   18028:	4bc9      	ldr	r3, [pc, #804]	; (18350 <_dtoa_r+0x3a0>)
   1802a:	9a24      	ldr	r2, [sp, #144]	; 0x90
   1802c:	6013      	str	r3, [r2, #0]
   1802e:	2e00      	cmp	r6, #0
   18030:	d10b      	bne.n	1804a <_dtoa_r+0x9a>
   18032:	4643      	mov	r3, r8
   18034:	0318      	lsls	r0, r3, #12
   18036:	d108      	bne.n	1804a <_dtoa_r+0x9a>
   18038:	9b26      	ldr	r3, [sp, #152]	; 0x98
   1803a:	48c6      	ldr	r0, [pc, #792]	; (18354 <_dtoa_r+0x3a4>)
   1803c:	2b00      	cmp	r3, #0
   1803e:	d0ec      	beq.n	1801a <_dtoa_r+0x6a>
   18040:	0003      	movs	r3, r0
   18042:	3308      	adds	r3, #8
   18044:	9a26      	ldr	r2, [sp, #152]	; 0x98
   18046:	6013      	str	r3, [r2, #0]
   18048:	e7e7      	b.n	1801a <_dtoa_r+0x6a>
   1804a:	9b26      	ldr	r3, [sp, #152]	; 0x98
   1804c:	48c2      	ldr	r0, [pc, #776]	; (18358 <_dtoa_r+0x3a8>)
   1804e:	2b00      	cmp	r3, #0
   18050:	d0e3      	beq.n	1801a <_dtoa_r+0x6a>
   18052:	1cc3      	adds	r3, r0, #3
   18054:	e7f6      	b.n	18044 <_dtoa_r+0x94>
   18056:	2301      	movs	r3, #1
   18058:	9a25      	ldr	r2, [sp, #148]	; 0x94
   1805a:	0068      	lsls	r0, r5, #1
   1805c:	6013      	str	r3, [r2, #0]
   1805e:	0843      	lsrs	r3, r0, #1
   18060:	4698      	mov	r8, r3
   18062:	001f      	movs	r7, r3
   18064:	e7c2      	b.n	17fec <_dtoa_r+0x3c>
   18066:	ab16      	add	r3, sp, #88	; 0x58
   18068:	9301      	str	r3, [sp, #4]
   1806a:	ab17      	add	r3, sp, #92	; 0x5c
   1806c:	9300      	str	r3, [sp, #0]
   1806e:	0032      	movs	r2, r6
   18070:	003b      	movs	r3, r7
   18072:	4650      	mov	r0, sl
   18074:	f002 fa92 	bl	1a59c <__d2b>
   18078:	4643      	mov	r3, r8
   1807a:	4683      	mov	fp, r0
   1807c:	0d1a      	lsrs	r2, r3, #20
   1807e:	d100      	bne.n	18082 <_dtoa_r+0xd2>
   18080:	e1d6      	b.n	18430 <_dtoa_r+0x480>
   18082:	033b      	lsls	r3, r7, #12
   18084:	4cb5      	ldr	r4, [pc, #724]	; (1835c <_dtoa_r+0x3ac>)
   18086:	0b1b      	lsrs	r3, r3, #12
   18088:	431c      	orrs	r4, r3
   1808a:	4bb5      	ldr	r3, [pc, #724]	; (18360 <_dtoa_r+0x3b0>)
   1808c:	0030      	movs	r0, r6
   1808e:	4698      	mov	r8, r3
   18090:	9b16      	ldr	r3, [sp, #88]	; 0x58
   18092:	0021      	movs	r1, r4
   18094:	4699      	mov	r9, r3
   18096:	2300      	movs	r3, #0
   18098:	4490      	add	r8, r2
   1809a:	930f      	str	r3, [sp, #60]	; 0x3c
   1809c:	2200      	movs	r2, #0
   1809e:	4bb1      	ldr	r3, [pc, #708]	; (18364 <_dtoa_r+0x3b4>)
   180a0:	f7fb fe84 	bl	13dac <__aeabi_dsub>
   180a4:	4ab0      	ldr	r2, [pc, #704]	; (18368 <_dtoa_r+0x3b8>)
   180a6:	4bb1      	ldr	r3, [pc, #708]	; (1836c <_dtoa_r+0x3bc>)
   180a8:	f7fb fc00 	bl	138ac <__aeabi_dmul>
   180ac:	4ab0      	ldr	r2, [pc, #704]	; (18370 <_dtoa_r+0x3c0>)
   180ae:	4bb1      	ldr	r3, [pc, #708]	; (18374 <_dtoa_r+0x3c4>)
   180b0:	f7fa fdb8 	bl	12c24 <__aeabi_dadd>
   180b4:	0004      	movs	r4, r0
   180b6:	4640      	mov	r0, r8
   180b8:	000d      	movs	r5, r1
   180ba:	f003 f877 	bl	1b1ac <__aeabi_i2d>
   180be:	4aae      	ldr	r2, [pc, #696]	; (18378 <_dtoa_r+0x3c8>)
   180c0:	4bae      	ldr	r3, [pc, #696]	; (1837c <_dtoa_r+0x3cc>)
   180c2:	f7fb fbf3 	bl	138ac <__aeabi_dmul>
   180c6:	0002      	movs	r2, r0
   180c8:	000b      	movs	r3, r1
   180ca:	0020      	movs	r0, r4
   180cc:	0029      	movs	r1, r5
   180ce:	f7fa fda9 	bl	12c24 <__aeabi_dadd>
   180d2:	0004      	movs	r4, r0
   180d4:	000d      	movs	r5, r1
   180d6:	f7fc f97f 	bl	143d8 <__aeabi_d2iz>
   180da:	2200      	movs	r2, #0
   180dc:	9003      	str	r0, [sp, #12]
   180de:	2300      	movs	r3, #0
   180e0:	0020      	movs	r0, r4
   180e2:	0029      	movs	r1, r5
   180e4:	f7fc fb1e 	bl	14724 <__aeabi_dcmplt>
   180e8:	2800      	cmp	r0, #0
   180ea:	d000      	beq.n	180ee <_dtoa_r+0x13e>
   180ec:	e2b1      	b.n	18652 <_dtoa_r+0x6a2>
   180ee:	2301      	movs	r3, #1
   180f0:	9c03      	ldr	r4, [sp, #12]
   180f2:	930c      	str	r3, [sp, #48]	; 0x30
   180f4:	2c16      	cmp	r4, #22
   180f6:	d810      	bhi.n	1811a <_dtoa_r+0x16a>
   180f8:	49a1      	ldr	r1, [pc, #644]	; (18380 <_dtoa_r+0x3d0>)
   180fa:	00e3      	lsls	r3, r4, #3
   180fc:	18c9      	adds	r1, r1, r3
   180fe:	0032      	movs	r2, r6
   18100:	6808      	ldr	r0, [r1, #0]
   18102:	6849      	ldr	r1, [r1, #4]
   18104:	003b      	movs	r3, r7
   18106:	f7fc fb21 	bl	1474c <__aeabi_dcmpgt>
   1810a:	2800      	cmp	r0, #0
   1810c:	d100      	bne.n	18110 <_dtoa_r+0x160>
   1810e:	e31d      	b.n	1874c <_dtoa_r+0x79c>
   18110:	0023      	movs	r3, r4
   18112:	3b01      	subs	r3, #1
   18114:	9303      	str	r3, [sp, #12]
   18116:	2300      	movs	r3, #0
   18118:	930c      	str	r3, [sp, #48]	; 0x30
   1811a:	464b      	mov	r3, r9
   1811c:	4642      	mov	r2, r8
   1811e:	1a9a      	subs	r2, r3, r2
   18120:	2300      	movs	r3, #0
   18122:	9306      	str	r3, [sp, #24]
   18124:	0013      	movs	r3, r2
   18126:	3b01      	subs	r3, #1
   18128:	9304      	str	r3, [sp, #16]
   1812a:	d500      	bpl.n	1812e <_dtoa_r+0x17e>
   1812c:	e2a1      	b.n	18672 <_dtoa_r+0x6c2>
   1812e:	9b03      	ldr	r3, [sp, #12]
   18130:	2b00      	cmp	r3, #0
   18132:	da00      	bge.n	18136 <_dtoa_r+0x186>
   18134:	e284      	b.n	18640 <_dtoa_r+0x690>
   18136:	469c      	mov	ip, r3
   18138:	930d      	str	r3, [sp, #52]	; 0x34
   1813a:	2300      	movs	r3, #0
   1813c:	9a04      	ldr	r2, [sp, #16]
   1813e:	4699      	mov	r9, r3
   18140:	0011      	movs	r1, r2
   18142:	4461      	add	r1, ip
   18144:	9104      	str	r1, [sp, #16]
   18146:	9b22      	ldr	r3, [sp, #136]	; 0x88
   18148:	2b09      	cmp	r3, #9
   1814a:	d900      	bls.n	1814e <_dtoa_r+0x19e>
   1814c:	e18f      	b.n	1846e <_dtoa_r+0x4be>
   1814e:	2401      	movs	r4, #1
   18150:	2b05      	cmp	r3, #5
   18152:	dd02      	ble.n	1815a <_dtoa_r+0x1aa>
   18154:	2400      	movs	r4, #0
   18156:	3b04      	subs	r3, #4
   18158:	9322      	str	r3, [sp, #136]	; 0x88
   1815a:	9b22      	ldr	r3, [sp, #136]	; 0x88
   1815c:	2b03      	cmp	r3, #3
   1815e:	d101      	bne.n	18164 <_dtoa_r+0x1b4>
   18160:	f000 fcce 	bl	18b00 <_dtoa_r+0xb50>
   18164:	dc01      	bgt.n	1816a <_dtoa_r+0x1ba>
   18166:	f000 fc92 	bl	18a8e <_dtoa_r+0xade>
   1816a:	9b22      	ldr	r3, [sp, #136]	; 0x88
   1816c:	2b04      	cmp	r3, #4
   1816e:	d101      	bne.n	18174 <_dtoa_r+0x1c4>
   18170:	f000 fc40 	bl	189f4 <_dtoa_r+0xa44>
   18174:	2301      	movs	r3, #1
   18176:	930b      	str	r3, [sp, #44]	; 0x2c
   18178:	9b22      	ldr	r3, [sp, #136]	; 0x88
   1817a:	2b05      	cmp	r3, #5
   1817c:	d001      	beq.n	18182 <_dtoa_r+0x1d2>
   1817e:	f000 fc8b 	bl	18a98 <_dtoa_r+0xae8>
   18182:	9a23      	ldr	r2, [sp, #140]	; 0x8c
   18184:	9b03      	ldr	r3, [sp, #12]
   18186:	4694      	mov	ip, r2
   18188:	4463      	add	r3, ip
   1818a:	930e      	str	r3, [sp, #56]	; 0x38
   1818c:	3301      	adds	r3, #1
   1818e:	9307      	str	r3, [sp, #28]
   18190:	1e1d      	subs	r5, r3, #0
   18192:	dc01      	bgt.n	18198 <_dtoa_r+0x1e8>
   18194:	f000 fd49 	bl	18c2a <_dtoa_r+0xc7a>
   18198:	9b07      	ldr	r3, [sp, #28]
   1819a:	4698      	mov	r8, r3
   1819c:	2300      	movs	r3, #0
   1819e:	4652      	mov	r2, sl
   181a0:	2100      	movs	r1, #0
   181a2:	6453      	str	r3, [r2, #68]	; 0x44
   181a4:	2d17      	cmp	r5, #23
   181a6:	d90a      	bls.n	181be <_dtoa_r+0x20e>
   181a8:	2201      	movs	r2, #1
   181aa:	3304      	adds	r3, #4
   181ac:	005b      	lsls	r3, r3, #1
   181ae:	0018      	movs	r0, r3
   181b0:	3014      	adds	r0, #20
   181b2:	0011      	movs	r1, r2
   181b4:	3201      	adds	r2, #1
   181b6:	4285      	cmp	r5, r0
   181b8:	d2f8      	bcs.n	181ac <_dtoa_r+0x1fc>
   181ba:	4653      	mov	r3, sl
   181bc:	6459      	str	r1, [r3, #68]	; 0x44
   181be:	4650      	mov	r0, sl
   181c0:	f001 ff02 	bl	19fc8 <_Balloc>
   181c4:	4653      	mov	r3, sl
   181c6:	6418      	str	r0, [r3, #64]	; 0x40
   181c8:	4643      	mov	r3, r8
   181ca:	900a      	str	r0, [sp, #40]	; 0x28
   181cc:	2b0e      	cmp	r3, #14
   181ce:	d900      	bls.n	181d2 <_dtoa_r+0x222>
   181d0:	e161      	b.n	18496 <_dtoa_r+0x4e6>
   181d2:	2c00      	cmp	r4, #0
   181d4:	d100      	bne.n	181d8 <_dtoa_r+0x228>
   181d6:	e15e      	b.n	18496 <_dtoa_r+0x4e6>
   181d8:	9610      	str	r6, [sp, #64]	; 0x40
   181da:	9711      	str	r7, [sp, #68]	; 0x44
   181dc:	9e03      	ldr	r6, [sp, #12]
   181de:	2e00      	cmp	r6, #0
   181e0:	dc01      	bgt.n	181e6 <_dtoa_r+0x236>
   181e2:	f000 fd25 	bl	18c30 <_dtoa_r+0xc80>
   181e6:	0032      	movs	r2, r6
   181e8:	210f      	movs	r1, #15
   181ea:	4b65      	ldr	r3, [pc, #404]	; (18380 <_dtoa_r+0x3d0>)
   181ec:	400a      	ands	r2, r1
   181ee:	00d2      	lsls	r2, r2, #3
   181f0:	189b      	adds	r3, r3, r2
   181f2:	1136      	asrs	r6, r6, #4
   181f4:	681c      	ldr	r4, [r3, #0]
   181f6:	685d      	ldr	r5, [r3, #4]
   181f8:	06f3      	lsls	r3, r6, #27
   181fa:	d401      	bmi.n	18200 <_dtoa_r+0x250>
   181fc:	f000 fcca 	bl	18b94 <_dtoa_r+0xbe4>
   18200:	4b60      	ldr	r3, [pc, #384]	; (18384 <_dtoa_r+0x3d4>)
   18202:	400e      	ands	r6, r1
   18204:	6a1a      	ldr	r2, [r3, #32]
   18206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   18208:	9810      	ldr	r0, [sp, #64]	; 0x40
   1820a:	9911      	ldr	r1, [sp, #68]	; 0x44
   1820c:	f7fb f81a 	bl	13244 <__aeabi_ddiv>
   18210:	2303      	movs	r3, #3
   18212:	4698      	mov	r8, r3
   18214:	9008      	str	r0, [sp, #32]
   18216:	9109      	str	r1, [sp, #36]	; 0x24
   18218:	2e00      	cmp	r6, #0
   1821a:	d011      	beq.n	18240 <_dtoa_r+0x290>
   1821c:	4f59      	ldr	r7, [pc, #356]	; (18384 <_dtoa_r+0x3d4>)
   1821e:	2301      	movs	r3, #1
   18220:	4233      	tst	r3, r6
   18222:	d009      	beq.n	18238 <_dtoa_r+0x288>
   18224:	469c      	mov	ip, r3
   18226:	683a      	ldr	r2, [r7, #0]
   18228:	687b      	ldr	r3, [r7, #4]
   1822a:	0020      	movs	r0, r4
   1822c:	0029      	movs	r1, r5
   1822e:	44e0      	add	r8, ip
   18230:	f7fb fb3c 	bl	138ac <__aeabi_dmul>
   18234:	0004      	movs	r4, r0
   18236:	000d      	movs	r5, r1
   18238:	1076      	asrs	r6, r6, #1
   1823a:	3708      	adds	r7, #8
   1823c:	2e00      	cmp	r6, #0
   1823e:	d1ee      	bne.n	1821e <_dtoa_r+0x26e>
   18240:	0022      	movs	r2, r4
   18242:	9808      	ldr	r0, [sp, #32]
   18244:	9909      	ldr	r1, [sp, #36]	; 0x24
   18246:	002b      	movs	r3, r5
   18248:	f7fa fffc 	bl	13244 <__aeabi_ddiv>
   1824c:	0006      	movs	r6, r0
   1824e:	000f      	movs	r7, r1
   18250:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   18252:	2b00      	cmp	r3, #0
   18254:	d009      	beq.n	1826a <_dtoa_r+0x2ba>
   18256:	2200      	movs	r2, #0
   18258:	4b40      	ldr	r3, [pc, #256]	; (1835c <_dtoa_r+0x3ac>)
   1825a:	0030      	movs	r0, r6
   1825c:	0039      	movs	r1, r7
   1825e:	f7fc fa61 	bl	14724 <__aeabi_dcmplt>
   18262:	2800      	cmp	r0, #0
   18264:	d001      	beq.n	1826a <_dtoa_r+0x2ba>
   18266:	f000 fdc2 	bl	18dee <_dtoa_r+0xe3e>
   1826a:	4640      	mov	r0, r8
   1826c:	f002 ff9e 	bl	1b1ac <__aeabi_i2d>
   18270:	0032      	movs	r2, r6
   18272:	003b      	movs	r3, r7
   18274:	f7fb fb1a 	bl	138ac <__aeabi_dmul>
   18278:	2200      	movs	r2, #0
   1827a:	4b43      	ldr	r3, [pc, #268]	; (18388 <_dtoa_r+0x3d8>)
   1827c:	f7fa fcd2 	bl	12c24 <__aeabi_dadd>
   18280:	4a42      	ldr	r2, [pc, #264]	; (1838c <_dtoa_r+0x3dc>)
   18282:	000b      	movs	r3, r1
   18284:	4694      	mov	ip, r2
   18286:	4463      	add	r3, ip
   18288:	9008      	str	r0, [sp, #32]
   1828a:	9109      	str	r1, [sp, #36]	; 0x24
   1828c:	9309      	str	r3, [sp, #36]	; 0x24
   1828e:	9b07      	ldr	r3, [sp, #28]
   18290:	2b00      	cmp	r3, #0
   18292:	d101      	bne.n	18298 <_dtoa_r+0x2e8>
   18294:	f000 fc50 	bl	18b38 <_dtoa_r+0xb88>
   18298:	9b03      	ldr	r3, [sp, #12]
   1829a:	9313      	str	r3, [sp, #76]	; 0x4c
   1829c:	9b07      	ldr	r3, [sp, #28]
   1829e:	9312      	str	r3, [sp, #72]	; 0x48
   182a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   182a2:	2b00      	cmp	r3, #0
   182a4:	d101      	bne.n	182aa <_dtoa_r+0x2fa>
   182a6:	f000 fd1d 	bl	18ce4 <_dtoa_r+0xd34>
   182aa:	9b12      	ldr	r3, [sp, #72]	; 0x48
   182ac:	2000      	movs	r0, #0
   182ae:	1e5a      	subs	r2, r3, #1
   182b0:	4b33      	ldr	r3, [pc, #204]	; (18380 <_dtoa_r+0x3d0>)
   182b2:	00d2      	lsls	r2, r2, #3
   182b4:	189b      	adds	r3, r3, r2
   182b6:	681a      	ldr	r2, [r3, #0]
   182b8:	685b      	ldr	r3, [r3, #4]
   182ba:	4935      	ldr	r1, [pc, #212]	; (18390 <_dtoa_r+0x3e0>)
   182bc:	f7fa ffc2 	bl	13244 <__aeabi_ddiv>
   182c0:	9a08      	ldr	r2, [sp, #32]
   182c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
   182c4:	f7fb fd72 	bl	13dac <__aeabi_dsub>
   182c8:	9008      	str	r0, [sp, #32]
   182ca:	9109      	str	r1, [sp, #36]	; 0x24
   182cc:	0039      	movs	r1, r7
   182ce:	0030      	movs	r0, r6
   182d0:	f7fc f882 	bl	143d8 <__aeabi_d2iz>
   182d4:	0004      	movs	r4, r0
   182d6:	f002 ff69 	bl	1b1ac <__aeabi_i2d>
   182da:	0002      	movs	r2, r0
   182dc:	000b      	movs	r3, r1
   182de:	0030      	movs	r0, r6
   182e0:	0039      	movs	r1, r7
   182e2:	f7fb fd63 	bl	13dac <__aeabi_dsub>
   182e6:	0005      	movs	r5, r0
   182e8:	000e      	movs	r6, r1
   182ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   182ec:	3430      	adds	r4, #48	; 0x30
   182ee:	1c51      	adds	r1, r2, #1
   182f0:	b2e7      	uxtb	r7, r4
   182f2:	9114      	str	r1, [sp, #80]	; 0x50
   182f4:	7017      	strb	r7, [r2, #0]
   182f6:	0033      	movs	r3, r6
   182f8:	9808      	ldr	r0, [sp, #32]
   182fa:	9909      	ldr	r1, [sp, #36]	; 0x24
   182fc:	002a      	movs	r2, r5
   182fe:	f7fc fa25 	bl	1474c <__aeabi_dcmpgt>
   18302:	2800      	cmp	r0, #0
   18304:	d001      	beq.n	1830a <_dtoa_r+0x35a>
   18306:	f000 fdfe 	bl	18f06 <_dtoa_r+0xf56>
   1830a:	002a      	movs	r2, r5
   1830c:	0033      	movs	r3, r6
   1830e:	2000      	movs	r0, #0
   18310:	4912      	ldr	r1, [pc, #72]	; (1835c <_dtoa_r+0x3ac>)
   18312:	f7fb fd4b 	bl	13dac <__aeabi_dsub>
   18316:	0002      	movs	r2, r0
   18318:	000b      	movs	r3, r1
   1831a:	9808      	ldr	r0, [sp, #32]
   1831c:	9909      	ldr	r1, [sp, #36]	; 0x24
   1831e:	f7fc fa15 	bl	1474c <__aeabi_dcmpgt>
   18322:	2800      	cmp	r0, #0
   18324:	d001      	beq.n	1832a <_dtoa_r+0x37a>
   18326:	f000 fde7 	bl	18ef8 <_dtoa_r+0xf48>
   1832a:	9b12      	ldr	r3, [sp, #72]	; 0x48
   1832c:	2b01      	cmp	r3, #1
   1832e:	d101      	bne.n	18334 <_dtoa_r+0x384>
   18330:	f000 fc78 	bl	18c24 <_dtoa_r+0xc74>
   18334:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   18336:	9b12      	ldr	r3, [sp, #72]	; 0x48
   18338:	4694      	mov	ip, r2
   1833a:	4463      	add	r3, ip
   1833c:	4698      	mov	r8, r3
   1833e:	464b      	mov	r3, r9
   18340:	9312      	str	r3, [sp, #72]	; 0x48
   18342:	9b14      	ldr	r3, [sp, #80]	; 0x50
   18344:	4699      	mov	r9, r3
   18346:	e038      	b.n	183ba <_dtoa_r+0x40a>
   18348:	7ff00000 	.word	0x7ff00000
   1834c:	0001c9f9 	.word	0x0001c9f9
   18350:	0000270f 	.word	0x0000270f
   18354:	0001d0a8 	.word	0x0001d0a8
   18358:	0001d0b4 	.word	0x0001d0b4
   1835c:	3ff00000 	.word	0x3ff00000
   18360:	fffffc01 	.word	0xfffffc01
   18364:	3ff80000 	.word	0x3ff80000
   18368:	636f4361 	.word	0x636f4361
   1836c:	3fd287a7 	.word	0x3fd287a7
   18370:	8b60c8b3 	.word	0x8b60c8b3
   18374:	3fc68a28 	.word	0x3fc68a28
   18378:	509f79fb 	.word	0x509f79fb
   1837c:	3fd34413 	.word	0x3fd34413
   18380:	0001d0f0 	.word	0x0001d0f0
   18384:	0001d0c8 	.word	0x0001d0c8
   18388:	401c0000 	.word	0x401c0000
   1838c:	fcc00000 	.word	0xfcc00000
   18390:	3fe00000 	.word	0x3fe00000
   18394:	002a      	movs	r2, r5
   18396:	0033      	movs	r3, r6
   18398:	2000      	movs	r0, #0
   1839a:	49b9      	ldr	r1, [pc, #740]	; (18680 <_dtoa_r+0x6d0>)
   1839c:	f7fb fd06 	bl	13dac <__aeabi_dsub>
   183a0:	9a08      	ldr	r2, [sp, #32]
   183a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
   183a4:	f7fc f9be 	bl	14724 <__aeabi_dcmplt>
   183a8:	2800      	cmp	r0, #0
   183aa:	d001      	beq.n	183b0 <_dtoa_r+0x400>
   183ac:	f000 fd74 	bl	18e98 <_dtoa_r+0xee8>
   183b0:	46a1      	mov	r9, r4
   183b2:	4544      	cmp	r4, r8
   183b4:	d101      	bne.n	183ba <_dtoa_r+0x40a>
   183b6:	f000 fc33 	bl	18c20 <_dtoa_r+0xc70>
   183ba:	9808      	ldr	r0, [sp, #32]
   183bc:	9909      	ldr	r1, [sp, #36]	; 0x24
   183be:	2200      	movs	r2, #0
   183c0:	4bb0      	ldr	r3, [pc, #704]	; (18684 <_dtoa_r+0x6d4>)
   183c2:	f7fb fa73 	bl	138ac <__aeabi_dmul>
   183c6:	2200      	movs	r2, #0
   183c8:	4bae      	ldr	r3, [pc, #696]	; (18684 <_dtoa_r+0x6d4>)
   183ca:	9008      	str	r0, [sp, #32]
   183cc:	9109      	str	r1, [sp, #36]	; 0x24
   183ce:	0028      	movs	r0, r5
   183d0:	0031      	movs	r1, r6
   183d2:	f7fb fa6b 	bl	138ac <__aeabi_dmul>
   183d6:	000d      	movs	r5, r1
   183d8:	0004      	movs	r4, r0
   183da:	f7fb fffd 	bl	143d8 <__aeabi_d2iz>
   183de:	0007      	movs	r7, r0
   183e0:	f002 fee4 	bl	1b1ac <__aeabi_i2d>
   183e4:	0002      	movs	r2, r0
   183e6:	000b      	movs	r3, r1
   183e8:	0020      	movs	r0, r4
   183ea:	0029      	movs	r1, r5
   183ec:	f7fb fcde 	bl	13dac <__aeabi_dsub>
   183f0:	464b      	mov	r3, r9
   183f2:	3730      	adds	r7, #48	; 0x30
   183f4:	b2ff      	uxtb	r7, r7
   183f6:	1c5c      	adds	r4, r3, #1
   183f8:	701f      	strb	r7, [r3, #0]
   183fa:	9a08      	ldr	r2, [sp, #32]
   183fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
   183fe:	0005      	movs	r5, r0
   18400:	000e      	movs	r6, r1
   18402:	f7fc f98f 	bl	14724 <__aeabi_dcmplt>
   18406:	2800      	cmp	r0, #0
   18408:	d0c4      	beq.n	18394 <_dtoa_r+0x3e4>
   1840a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   1840c:	9303      	str	r3, [sp, #12]
   1840e:	4659      	mov	r1, fp
   18410:	4650      	mov	r0, sl
   18412:	f001 fe01 	bl	1a018 <_Bfree>
   18416:	2300      	movs	r3, #0
   18418:	7023      	strb	r3, [r4, #0]
   1841a:	9b03      	ldr	r3, [sp, #12]
   1841c:	9a24      	ldr	r2, [sp, #144]	; 0x90
   1841e:	3301      	adds	r3, #1
   18420:	6013      	str	r3, [r2, #0]
   18422:	9b26      	ldr	r3, [sp, #152]	; 0x98
   18424:	2b00      	cmp	r3, #0
   18426:	d100      	bne.n	1842a <_dtoa_r+0x47a>
   18428:	e3a8      	b.n	18b7c <_dtoa_r+0xbcc>
   1842a:	601c      	str	r4, [r3, #0]
   1842c:	980a      	ldr	r0, [sp, #40]	; 0x28
   1842e:	e5f4      	b.n	1801a <_dtoa_r+0x6a>
   18430:	9b16      	ldr	r3, [sp, #88]	; 0x58
   18432:	4699      	mov	r9, r3
   18434:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   18436:	444b      	add	r3, r9
   18438:	001c      	movs	r4, r3
   1843a:	4b93      	ldr	r3, [pc, #588]	; (18688 <_dtoa_r+0x6d8>)
   1843c:	18e3      	adds	r3, r4, r3
   1843e:	2b20      	cmp	r3, #32
   18440:	dc00      	bgt.n	18444 <_dtoa_r+0x494>
   18442:	e17e      	b.n	18742 <_dtoa_r+0x792>
   18444:	0031      	movs	r1, r6
   18446:	4a91      	ldr	r2, [pc, #580]	; (1868c <_dtoa_r+0x6dc>)
   18448:	4640      	mov	r0, r8
   1844a:	18a2      	adds	r2, r4, r2
   1844c:	40d1      	lsrs	r1, r2
   1844e:	000a      	movs	r2, r1
   18450:	2140      	movs	r1, #64	; 0x40
   18452:	1acb      	subs	r3, r1, r3
   18454:	4098      	lsls	r0, r3
   18456:	4310      	orrs	r0, r2
   18458:	f7fb fff2 	bl	14440 <__aeabi_ui2d>
   1845c:	1e63      	subs	r3, r4, #1
   1845e:	4698      	mov	r8, r3
   18460:	2301      	movs	r3, #1
   18462:	4d8b      	ldr	r5, [pc, #556]	; (18690 <_dtoa_r+0x6e0>)
   18464:	930f      	str	r3, [sp, #60]	; 0x3c
   18466:	1949      	adds	r1, r1, r5
   18468:	e618      	b.n	1809c <_dtoa_r+0xec>
   1846a:	488a      	ldr	r0, [pc, #552]	; (18694 <_dtoa_r+0x6e4>)
   1846c:	e5d5      	b.n	1801a <_dtoa_r+0x6a>
   1846e:	2300      	movs	r3, #0
   18470:	4652      	mov	r2, sl
   18472:	2100      	movs	r1, #0
   18474:	6453      	str	r3, [r2, #68]	; 0x44
   18476:	4650      	mov	r0, sl
   18478:	f001 fda6 	bl	19fc8 <_Balloc>
   1847c:	4653      	mov	r3, sl
   1847e:	6418      	str	r0, [r3, #64]	; 0x40
   18480:	2301      	movs	r3, #1
   18482:	425b      	negs	r3, r3
   18484:	9307      	str	r3, [sp, #28]
   18486:	930e      	str	r3, [sp, #56]	; 0x38
   18488:	3302      	adds	r3, #2
   1848a:	2200      	movs	r2, #0
   1848c:	930b      	str	r3, [sp, #44]	; 0x2c
   1848e:	2300      	movs	r3, #0
   18490:	900a      	str	r0, [sp, #40]	; 0x28
   18492:	9223      	str	r2, [sp, #140]	; 0x8c
   18494:	9322      	str	r3, [sp, #136]	; 0x88
   18496:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   18498:	2b00      	cmp	r3, #0
   1849a:	da00      	bge.n	1849e <_dtoa_r+0x4ee>
   1849c:	e0ab      	b.n	185f6 <_dtoa_r+0x646>
   1849e:	9a03      	ldr	r2, [sp, #12]
   184a0:	2a0e      	cmp	r2, #14
   184a2:	dd00      	ble.n	184a6 <_dtoa_r+0x4f6>
   184a4:	e0a7      	b.n	185f6 <_dtoa_r+0x646>
   184a6:	4b7c      	ldr	r3, [pc, #496]	; (18698 <_dtoa_r+0x6e8>)
   184a8:	00d2      	lsls	r2, r2, #3
   184aa:	189b      	adds	r3, r3, r2
   184ac:	685c      	ldr	r4, [r3, #4]
   184ae:	681b      	ldr	r3, [r3, #0]
   184b0:	9304      	str	r3, [sp, #16]
   184b2:	9405      	str	r4, [sp, #20]
   184b4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   184b6:	2b00      	cmp	r3, #0
   184b8:	da00      	bge.n	184bc <_dtoa_r+0x50c>
   184ba:	e2a7      	b.n	18a0c <_dtoa_r+0xa5c>
   184bc:	9c04      	ldr	r4, [sp, #16]
   184be:	9d05      	ldr	r5, [sp, #20]
   184c0:	0030      	movs	r0, r6
   184c2:	0022      	movs	r2, r4
   184c4:	002b      	movs	r3, r5
   184c6:	0039      	movs	r1, r7
   184c8:	f7fa febc 	bl	13244 <__aeabi_ddiv>
   184cc:	f7fb ff84 	bl	143d8 <__aeabi_d2iz>
   184d0:	4680      	mov	r8, r0
   184d2:	f002 fe6b 	bl	1b1ac <__aeabi_i2d>
   184d6:	0022      	movs	r2, r4
   184d8:	002b      	movs	r3, r5
   184da:	f7fb f9e7 	bl	138ac <__aeabi_dmul>
   184de:	0002      	movs	r2, r0
   184e0:	000b      	movs	r3, r1
   184e2:	0030      	movs	r0, r6
   184e4:	0039      	movs	r1, r7
   184e6:	f7fb fc61 	bl	13dac <__aeabi_dsub>
   184ea:	4643      	mov	r3, r8
   184ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   184ee:	3330      	adds	r3, #48	; 0x30
   184f0:	7013      	strb	r3, [r2, #0]
   184f2:	9b07      	ldr	r3, [sp, #28]
   184f4:	0006      	movs	r6, r0
   184f6:	000f      	movs	r7, r1
   184f8:	1c54      	adds	r4, r2, #1
   184fa:	2b01      	cmp	r3, #1
   184fc:	d04e      	beq.n	1859c <_dtoa_r+0x5ec>
   184fe:	2200      	movs	r2, #0
   18500:	4b60      	ldr	r3, [pc, #384]	; (18684 <_dtoa_r+0x6d4>)
   18502:	f7fb f9d3 	bl	138ac <__aeabi_dmul>
   18506:	2200      	movs	r2, #0
   18508:	2300      	movs	r3, #0
   1850a:	0006      	movs	r6, r0
   1850c:	000f      	movs	r7, r1
   1850e:	f7fc f903 	bl	14718 <__aeabi_dcmpeq>
   18512:	2800      	cmp	r0, #0
   18514:	d000      	beq.n	18518 <_dtoa_r+0x568>
   18516:	e77a      	b.n	1840e <_dtoa_r+0x45e>
   18518:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1851a:	9a07      	ldr	r2, [sp, #28]
   1851c:	1c9d      	adds	r5, r3, #2
   1851e:	469c      	mov	ip, r3
   18520:	465b      	mov	r3, fp
   18522:	9306      	str	r3, [sp, #24]
   18524:	4653      	mov	r3, sl
   18526:	4462      	add	r2, ip
   18528:	46aa      	mov	sl, r5
   1852a:	9c04      	ldr	r4, [sp, #16]
   1852c:	9d05      	ldr	r5, [sp, #20]
   1852e:	4691      	mov	r9, r2
   18530:	9307      	str	r3, [sp, #28]
   18532:	e00f      	b.n	18554 <_dtoa_r+0x5a4>
   18534:	2200      	movs	r2, #0
   18536:	4b53      	ldr	r3, [pc, #332]	; (18684 <_dtoa_r+0x6d4>)
   18538:	f7fb f9b8 	bl	138ac <__aeabi_dmul>
   1853c:	2301      	movs	r3, #1
   1853e:	469c      	mov	ip, r3
   18540:	2200      	movs	r2, #0
   18542:	2300      	movs	r3, #0
   18544:	0006      	movs	r6, r0
   18546:	000f      	movs	r7, r1
   18548:	44e2      	add	sl, ip
   1854a:	f7fc f8e5 	bl	14718 <__aeabi_dcmpeq>
   1854e:	2800      	cmp	r0, #0
   18550:	d000      	beq.n	18554 <_dtoa_r+0x5a4>
   18552:	e2d9      	b.n	18b08 <_dtoa_r+0xb58>
   18554:	0022      	movs	r2, r4
   18556:	002b      	movs	r3, r5
   18558:	0030      	movs	r0, r6
   1855a:	0039      	movs	r1, r7
   1855c:	f7fa fe72 	bl	13244 <__aeabi_ddiv>
   18560:	f7fb ff3a 	bl	143d8 <__aeabi_d2iz>
   18564:	4680      	mov	r8, r0
   18566:	f002 fe21 	bl	1b1ac <__aeabi_i2d>
   1856a:	0022      	movs	r2, r4
   1856c:	002b      	movs	r3, r5
   1856e:	f7fb f99d 	bl	138ac <__aeabi_dmul>
   18572:	0002      	movs	r2, r0
   18574:	000b      	movs	r3, r1
   18576:	0030      	movs	r0, r6
   18578:	0039      	movs	r1, r7
   1857a:	f7fb fc17 	bl	13dac <__aeabi_dsub>
   1857e:	4653      	mov	r3, sl
   18580:	4642      	mov	r2, r8
   18582:	3b01      	subs	r3, #1
   18584:	3230      	adds	r2, #48	; 0x30
   18586:	0006      	movs	r6, r0
   18588:	000f      	movs	r7, r1
   1858a:	46d3      	mov	fp, sl
   1858c:	701a      	strb	r2, [r3, #0]
   1858e:	45d1      	cmp	r9, sl
   18590:	d1d0      	bne.n	18534 <_dtoa_r+0x584>
   18592:	9b06      	ldr	r3, [sp, #24]
   18594:	4654      	mov	r4, sl
   18596:	469b      	mov	fp, r3
   18598:	9b07      	ldr	r3, [sp, #28]
   1859a:	469a      	mov	sl, r3
   1859c:	0032      	movs	r2, r6
   1859e:	003b      	movs	r3, r7
   185a0:	0030      	movs	r0, r6
   185a2:	0039      	movs	r1, r7
   185a4:	f7fa fb3e 	bl	12c24 <__aeabi_dadd>
   185a8:	0006      	movs	r6, r0
   185aa:	000f      	movs	r7, r1
   185ac:	0002      	movs	r2, r0
   185ae:	000b      	movs	r3, r1
   185b0:	9804      	ldr	r0, [sp, #16]
   185b2:	9905      	ldr	r1, [sp, #20]
   185b4:	f7fc f8b6 	bl	14724 <__aeabi_dcmplt>
   185b8:	2800      	cmp	r0, #0
   185ba:	d10c      	bne.n	185d6 <_dtoa_r+0x626>
   185bc:	9804      	ldr	r0, [sp, #16]
   185be:	9905      	ldr	r1, [sp, #20]
   185c0:	0032      	movs	r2, r6
   185c2:	003b      	movs	r3, r7
   185c4:	f7fc f8a8 	bl	14718 <__aeabi_dcmpeq>
   185c8:	2800      	cmp	r0, #0
   185ca:	d100      	bne.n	185ce <_dtoa_r+0x61e>
   185cc:	e71f      	b.n	1840e <_dtoa_r+0x45e>
   185ce:	4643      	mov	r3, r8
   185d0:	07db      	lsls	r3, r3, #31
   185d2:	d400      	bmi.n	185d6 <_dtoa_r+0x626>
   185d4:	e71b      	b.n	1840e <_dtoa_r+0x45e>
   185d6:	1e65      	subs	r5, r4, #1
   185d8:	782f      	ldrb	r7, [r5, #0]
   185da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   185dc:	e006      	b.n	185ec <_dtoa_r+0x63c>
   185de:	429d      	cmp	r5, r3
   185e0:	d100      	bne.n	185e4 <_dtoa_r+0x634>
   185e2:	e351      	b.n	18c88 <_dtoa_r+0xcd8>
   185e4:	3c02      	subs	r4, #2
   185e6:	7827      	ldrb	r7, [r4, #0]
   185e8:	002c      	movs	r4, r5
   185ea:	3d01      	subs	r5, #1
   185ec:	2f39      	cmp	r7, #57	; 0x39
   185ee:	d0f6      	beq.n	185de <_dtoa_r+0x62e>
   185f0:	3701      	adds	r7, #1
   185f2:	702f      	strb	r7, [r5, #0]
   185f4:	e70b      	b.n	1840e <_dtoa_r+0x45e>
   185f6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   185f8:	2a00      	cmp	r2, #0
   185fa:	d04f      	beq.n	1869c <_dtoa_r+0x6ec>
   185fc:	9a22      	ldr	r2, [sp, #136]	; 0x88
   185fe:	2a01      	cmp	r2, #1
   18600:	dc00      	bgt.n	18604 <_dtoa_r+0x654>
   18602:	e22c      	b.n	18a5e <_dtoa_r+0xaae>
   18604:	9b07      	ldr	r3, [sp, #28]
   18606:	1e5c      	subs	r4, r3, #1
   18608:	464b      	mov	r3, r9
   1860a:	45a1      	cmp	r9, r4
   1860c:	da00      	bge.n	18610 <_dtoa_r+0x660>
   1860e:	e2b8      	b.n	18b82 <_dtoa_r+0xbd2>
   18610:	1b1c      	subs	r4, r3, r4
   18612:	9b07      	ldr	r3, [sp, #28]
   18614:	2b00      	cmp	r3, #0
   18616:	da00      	bge.n	1861a <_dtoa_r+0x66a>
   18618:	e3d4      	b.n	18dc4 <_dtoa_r+0xe14>
   1861a:	9b06      	ldr	r3, [sp, #24]
   1861c:	9308      	str	r3, [sp, #32]
   1861e:	9b07      	ldr	r3, [sp, #28]
   18620:	9a06      	ldr	r2, [sp, #24]
   18622:	2101      	movs	r1, #1
   18624:	4694      	mov	ip, r2
   18626:	449c      	add	ip, r3
   18628:	4662      	mov	r2, ip
   1862a:	9206      	str	r2, [sp, #24]
   1862c:	9a04      	ldr	r2, [sp, #16]
   1862e:	4650      	mov	r0, sl
   18630:	4694      	mov	ip, r2
   18632:	449c      	add	ip, r3
   18634:	4663      	mov	r3, ip
   18636:	9304      	str	r3, [sp, #16]
   18638:	f001 fd86 	bl	1a148 <__i2b>
   1863c:	4680      	mov	r8, r0
   1863e:	e032      	b.n	186a6 <_dtoa_r+0x6f6>
   18640:	9a06      	ldr	r2, [sp, #24]
   18642:	9b03      	ldr	r3, [sp, #12]
   18644:	1ad2      	subs	r2, r2, r3
   18646:	425b      	negs	r3, r3
   18648:	4699      	mov	r9, r3
   1864a:	2300      	movs	r3, #0
   1864c:	9206      	str	r2, [sp, #24]
   1864e:	930d      	str	r3, [sp, #52]	; 0x34
   18650:	e579      	b.n	18146 <_dtoa_r+0x196>
   18652:	9803      	ldr	r0, [sp, #12]
   18654:	f002 fdaa 	bl	1b1ac <__aeabi_i2d>
   18658:	000b      	movs	r3, r1
   1865a:	0002      	movs	r2, r0
   1865c:	0029      	movs	r1, r5
   1865e:	0020      	movs	r0, r4
   18660:	f7fc f85a 	bl	14718 <__aeabi_dcmpeq>
   18664:	0002      	movs	r2, r0
   18666:	4250      	negs	r0, r2
   18668:	4150      	adcs	r0, r2
   1866a:	9b03      	ldr	r3, [sp, #12]
   1866c:	1a1b      	subs	r3, r3, r0
   1866e:	9303      	str	r3, [sp, #12]
   18670:	e53d      	b.n	180ee <_dtoa_r+0x13e>
   18672:	2301      	movs	r3, #1
   18674:	1a9b      	subs	r3, r3, r2
   18676:	9306      	str	r3, [sp, #24]
   18678:	2300      	movs	r3, #0
   1867a:	9304      	str	r3, [sp, #16]
   1867c:	e557      	b.n	1812e <_dtoa_r+0x17e>
   1867e:	46c0      	nop			; (mov r8, r8)
   18680:	3ff00000 	.word	0x3ff00000
   18684:	40240000 	.word	0x40240000
   18688:	00000432 	.word	0x00000432
   1868c:	00000412 	.word	0x00000412
   18690:	fe100000 	.word	0xfe100000
   18694:	0001c9f8 	.word	0x0001c9f8
   18698:	0001d0f0 	.word	0x0001d0f0
   1869c:	9b06      	ldr	r3, [sp, #24]
   1869e:	464c      	mov	r4, r9
   186a0:	9308      	str	r3, [sp, #32]
   186a2:	2300      	movs	r3, #0
   186a4:	4698      	mov	r8, r3
   186a6:	9908      	ldr	r1, [sp, #32]
   186a8:	1e0b      	subs	r3, r1, #0
   186aa:	dd0e      	ble.n	186ca <_dtoa_r+0x71a>
   186ac:	9a04      	ldr	r2, [sp, #16]
   186ae:	2a00      	cmp	r2, #0
   186b0:	dd0b      	ble.n	186ca <_dtoa_r+0x71a>
   186b2:	4293      	cmp	r3, r2
   186b4:	dd00      	ble.n	186b8 <_dtoa_r+0x708>
   186b6:	e187      	b.n	189c8 <_dtoa_r+0xa18>
   186b8:	9a06      	ldr	r2, [sp, #24]
   186ba:	1ad2      	subs	r2, r2, r3
   186bc:	9206      	str	r2, [sp, #24]
   186be:	9a08      	ldr	r2, [sp, #32]
   186c0:	1ad2      	subs	r2, r2, r3
   186c2:	9208      	str	r2, [sp, #32]
   186c4:	9a04      	ldr	r2, [sp, #16]
   186c6:	1ad3      	subs	r3, r2, r3
   186c8:	9304      	str	r3, [sp, #16]
   186ca:	464b      	mov	r3, r9
   186cc:	2b00      	cmp	r3, #0
   186ce:	d01a      	beq.n	18706 <_dtoa_r+0x756>
   186d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   186d2:	2b00      	cmp	r3, #0
   186d4:	d100      	bne.n	186d8 <_dtoa_r+0x728>
   186d6:	e1bb      	b.n	18a50 <_dtoa_r+0xaa0>
   186d8:	2c00      	cmp	r4, #0
   186da:	dd10      	ble.n	186fe <_dtoa_r+0x74e>
   186dc:	4641      	mov	r1, r8
   186de:	0022      	movs	r2, r4
   186e0:	4650      	mov	r0, sl
   186e2:	f001 fde5 	bl	1a2b0 <__pow5mult>
   186e6:	465a      	mov	r2, fp
   186e8:	0001      	movs	r1, r0
   186ea:	4680      	mov	r8, r0
   186ec:	4650      	mov	r0, sl
   186ee:	f001 fd35 	bl	1a15c <__multiply>
   186f2:	0005      	movs	r5, r0
   186f4:	4659      	mov	r1, fp
   186f6:	4650      	mov	r0, sl
   186f8:	f001 fc8e 	bl	1a018 <_Bfree>
   186fc:	46ab      	mov	fp, r5
   186fe:	464b      	mov	r3, r9
   18700:	1b1a      	subs	r2, r3, r4
   18702:	d000      	beq.n	18706 <_dtoa_r+0x756>
   18704:	e1a5      	b.n	18a52 <_dtoa_r+0xaa2>
   18706:	2101      	movs	r1, #1
   18708:	4650      	mov	r0, sl
   1870a:	f001 fd1d 	bl	1a148 <__i2b>
   1870e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   18710:	4681      	mov	r9, r0
   18712:	2b00      	cmp	r3, #0
   18714:	dd1d      	ble.n	18752 <_dtoa_r+0x7a2>
   18716:	001a      	movs	r2, r3
   18718:	0001      	movs	r1, r0
   1871a:	4650      	mov	r0, sl
   1871c:	f001 fdc8 	bl	1a2b0 <__pow5mult>
   18720:	9b22      	ldr	r3, [sp, #136]	; 0x88
   18722:	4681      	mov	r9, r0
   18724:	2b01      	cmp	r3, #1
   18726:	dc00      	bgt.n	1872a <_dtoa_r+0x77a>
   18728:	e150      	b.n	189cc <_dtoa_r+0xa1c>
   1872a:	2400      	movs	r4, #0
   1872c:	464b      	mov	r3, r9
   1872e:	691b      	ldr	r3, [r3, #16]
   18730:	3303      	adds	r3, #3
   18732:	009b      	lsls	r3, r3, #2
   18734:	444b      	add	r3, r9
   18736:	6858      	ldr	r0, [r3, #4]
   18738:	f001 fcbe 	bl	1a0b8 <__hi0bits>
   1873c:	2320      	movs	r3, #32
   1873e:	1a1b      	subs	r3, r3, r0
   18740:	e010      	b.n	18764 <_dtoa_r+0x7b4>
   18742:	2220      	movs	r2, #32
   18744:	0030      	movs	r0, r6
   18746:	1ad3      	subs	r3, r2, r3
   18748:	4098      	lsls	r0, r3
   1874a:	e685      	b.n	18458 <_dtoa_r+0x4a8>
   1874c:	2300      	movs	r3, #0
   1874e:	930c      	str	r3, [sp, #48]	; 0x30
   18750:	e4e3      	b.n	1811a <_dtoa_r+0x16a>
   18752:	9b22      	ldr	r3, [sp, #136]	; 0x88
   18754:	2400      	movs	r4, #0
   18756:	2b01      	cmp	r3, #1
   18758:	dc00      	bgt.n	1875c <_dtoa_r+0x7ac>
   1875a:	e18b      	b.n	18a74 <_dtoa_r+0xac4>
   1875c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   1875e:	2301      	movs	r3, #1
   18760:	2a00      	cmp	r2, #0
   18762:	d1e3      	bne.n	1872c <_dtoa_r+0x77c>
   18764:	9904      	ldr	r1, [sp, #16]
   18766:	201f      	movs	r0, #31
   18768:	468c      	mov	ip, r1
   1876a:	4463      	add	r3, ip
   1876c:	4018      	ands	r0, r3
   1876e:	d100      	bne.n	18772 <_dtoa_r+0x7c2>
   18770:	e0ae      	b.n	188d0 <_dtoa_r+0x920>
   18772:	2320      	movs	r3, #32
   18774:	1a1b      	subs	r3, r3, r0
   18776:	2b04      	cmp	r3, #4
   18778:	dc00      	bgt.n	1877c <_dtoa_r+0x7cc>
   1877a:	e3cc      	b.n	18f16 <_dtoa_r+0xf66>
   1877c:	231c      	movs	r3, #28
   1877e:	1a18      	subs	r0, r3, r0
   18780:	9b06      	ldr	r3, [sp, #24]
   18782:	469c      	mov	ip, r3
   18784:	4484      	add	ip, r0
   18786:	4663      	mov	r3, ip
   18788:	9306      	str	r3, [sp, #24]
   1878a:	9b08      	ldr	r3, [sp, #32]
   1878c:	469c      	mov	ip, r3
   1878e:	4484      	add	ip, r0
   18790:	4663      	mov	r3, ip
   18792:	468c      	mov	ip, r1
   18794:	4484      	add	ip, r0
   18796:	9308      	str	r3, [sp, #32]
   18798:	4663      	mov	r3, ip
   1879a:	9304      	str	r3, [sp, #16]
   1879c:	9b06      	ldr	r3, [sp, #24]
   1879e:	2b00      	cmp	r3, #0
   187a0:	dd05      	ble.n	187ae <_dtoa_r+0x7fe>
   187a2:	4659      	mov	r1, fp
   187a4:	001a      	movs	r2, r3
   187a6:	4650      	mov	r0, sl
   187a8:	f001 fde2 	bl	1a370 <__lshift>
   187ac:	4683      	mov	fp, r0
   187ae:	9b04      	ldr	r3, [sp, #16]
   187b0:	2b00      	cmp	r3, #0
   187b2:	dd05      	ble.n	187c0 <_dtoa_r+0x810>
   187b4:	4649      	mov	r1, r9
   187b6:	001a      	movs	r2, r3
   187b8:	4650      	mov	r0, sl
   187ba:	f001 fdd9 	bl	1a370 <__lshift>
   187be:	4681      	mov	r9, r0
   187c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   187c2:	2b00      	cmp	r3, #0
   187c4:	d000      	beq.n	187c8 <_dtoa_r+0x818>
   187c6:	e094      	b.n	188f2 <_dtoa_r+0x942>
   187c8:	9b07      	ldr	r3, [sp, #28]
   187ca:	2b00      	cmp	r3, #0
   187cc:	dc00      	bgt.n	187d0 <_dtoa_r+0x820>
   187ce:	e175      	b.n	18abc <_dtoa_r+0xb0c>
   187d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   187d2:	2b00      	cmp	r3, #0
   187d4:	d100      	bne.n	187d8 <_dtoa_r+0x828>
   187d6:	e0a6      	b.n	18926 <_dtoa_r+0x976>
   187d8:	9b08      	ldr	r3, [sp, #32]
   187da:	2b00      	cmp	r3, #0
   187dc:	dd05      	ble.n	187ea <_dtoa_r+0x83a>
   187de:	4641      	mov	r1, r8
   187e0:	001a      	movs	r2, r3
   187e2:	4650      	mov	r0, sl
   187e4:	f001 fdc4 	bl	1a370 <__lshift>
   187e8:	4680      	mov	r8, r0
   187ea:	4643      	mov	r3, r8
   187ec:	930c      	str	r3, [sp, #48]	; 0x30
   187ee:	2c00      	cmp	r4, #0
   187f0:	d000      	beq.n	187f4 <_dtoa_r+0x844>
   187f2:	e250      	b.n	18c96 <_dtoa_r+0xce6>
   187f4:	9c07      	ldr	r4, [sp, #28]
   187f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   187f8:	3c01      	subs	r4, #1
   187fa:	0023      	movs	r3, r4
   187fc:	4694      	mov	ip, r2
   187fe:	4463      	add	r3, ip
   18800:	9308      	str	r3, [sp, #32]
   18802:	2301      	movs	r3, #1
   18804:	4033      	ands	r3, r6
   18806:	9307      	str	r3, [sp, #28]
   18808:	464b      	mov	r3, r9
   1880a:	9306      	str	r3, [sp, #24]
   1880c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   1880e:	4657      	mov	r7, sl
   18810:	4645      	mov	r5, r8
   18812:	465e      	mov	r6, fp
   18814:	4692      	mov	sl, r2
   18816:	4698      	mov	r8, r3
   18818:	9b06      	ldr	r3, [sp, #24]
   1881a:	0030      	movs	r0, r6
   1881c:	0019      	movs	r1, r3
   1881e:	4699      	mov	r9, r3
   18820:	f7ff fb1c 	bl	17e5c <quorem>
   18824:	0003      	movs	r3, r0
   18826:	900b      	str	r0, [sp, #44]	; 0x2c
   18828:	3330      	adds	r3, #48	; 0x30
   1882a:	0029      	movs	r1, r5
   1882c:	0030      	movs	r0, r6
   1882e:	9304      	str	r3, [sp, #16]
   18830:	f001 fdfe 	bl	1a430 <__mcmp>
   18834:	4649      	mov	r1, r9
   18836:	0004      	movs	r4, r0
   18838:	4642      	mov	r2, r8
   1883a:	0038      	movs	r0, r7
   1883c:	f001 fe12 	bl	1a464 <__mdiff>
   18840:	68c3      	ldr	r3, [r0, #12]
   18842:	4681      	mov	r9, r0
   18844:	2b00      	cmp	r3, #0
   18846:	d000      	beq.n	1884a <_dtoa_r+0x89a>
   18848:	e11e      	b.n	18a88 <_dtoa_r+0xad8>
   1884a:	0001      	movs	r1, r0
   1884c:	0030      	movs	r0, r6
   1884e:	f001 fdef 	bl	1a430 <__mcmp>
   18852:	4683      	mov	fp, r0
   18854:	4649      	mov	r1, r9
   18856:	0038      	movs	r0, r7
   18858:	f001 fbde 	bl	1a018 <_Bfree>
   1885c:	465b      	mov	r3, fp
   1885e:	9a22      	ldr	r2, [sp, #136]	; 0x88
   18860:	4313      	orrs	r3, r2
   18862:	d103      	bne.n	1886c <_dtoa_r+0x8bc>
   18864:	9b07      	ldr	r3, [sp, #28]
   18866:	2b00      	cmp	r3, #0
   18868:	d100      	bne.n	1886c <_dtoa_r+0x8bc>
   1886a:	e306      	b.n	18e7a <_dtoa_r+0xeca>
   1886c:	2c00      	cmp	r4, #0
   1886e:	da00      	bge.n	18872 <_dtoa_r+0x8c2>
   18870:	e1a8      	b.n	18bc4 <_dtoa_r+0xc14>
   18872:	9b22      	ldr	r3, [sp, #136]	; 0x88
   18874:	431c      	orrs	r4, r3
   18876:	d103      	bne.n	18880 <_dtoa_r+0x8d0>
   18878:	9b07      	ldr	r3, [sp, #28]
   1887a:	2b00      	cmp	r3, #0
   1887c:	d100      	bne.n	18880 <_dtoa_r+0x8d0>
   1887e:	e1a1      	b.n	18bc4 <_dtoa_r+0xc14>
   18880:	465b      	mov	r3, fp
   18882:	2b00      	cmp	r3, #0
   18884:	dd00      	ble.n	18888 <_dtoa_r+0x8d8>
   18886:	e282      	b.n	18d8e <_dtoa_r+0xdde>
   18888:	4669      	mov	r1, sp
   1888a:	4652      	mov	r2, sl
   1888c:	4653      	mov	r3, sl
   1888e:	7c09      	ldrb	r1, [r1, #16]
   18890:	1c5c      	adds	r4, r3, #1
   18892:	7011      	strb	r1, [r2, #0]
   18894:	9a08      	ldr	r2, [sp, #32]
   18896:	4552      	cmp	r2, sl
   18898:	d100      	bne.n	1889c <_dtoa_r+0x8ec>
   1889a:	e28a      	b.n	18db2 <_dtoa_r+0xe02>
   1889c:	0031      	movs	r1, r6
   1889e:	2300      	movs	r3, #0
   188a0:	220a      	movs	r2, #10
   188a2:	0038      	movs	r0, r7
   188a4:	f001 fbc2 	bl	1a02c <__multadd>
   188a8:	2300      	movs	r3, #0
   188aa:	0006      	movs	r6, r0
   188ac:	220a      	movs	r2, #10
   188ae:	0029      	movs	r1, r5
   188b0:	0038      	movs	r0, r7
   188b2:	4545      	cmp	r5, r8
   188b4:	d100      	bne.n	188b8 <_dtoa_r+0x908>
   188b6:	e0e1      	b.n	18a7c <_dtoa_r+0xacc>
   188b8:	f001 fbb8 	bl	1a02c <__multadd>
   188bc:	4641      	mov	r1, r8
   188be:	0005      	movs	r5, r0
   188c0:	2300      	movs	r3, #0
   188c2:	220a      	movs	r2, #10
   188c4:	0038      	movs	r0, r7
   188c6:	f001 fbb1 	bl	1a02c <__multadd>
   188ca:	46a2      	mov	sl, r4
   188cc:	4680      	mov	r8, r0
   188ce:	e7a3      	b.n	18818 <_dtoa_r+0x868>
   188d0:	201c      	movs	r0, #28
   188d2:	9b06      	ldr	r3, [sp, #24]
   188d4:	469c      	mov	ip, r3
   188d6:	4484      	add	ip, r0
   188d8:	4663      	mov	r3, ip
   188da:	9306      	str	r3, [sp, #24]
   188dc:	9b08      	ldr	r3, [sp, #32]
   188de:	469c      	mov	ip, r3
   188e0:	4484      	add	ip, r0
   188e2:	4663      	mov	r3, ip
   188e4:	9308      	str	r3, [sp, #32]
   188e6:	9b04      	ldr	r3, [sp, #16]
   188e8:	469c      	mov	ip, r3
   188ea:	4484      	add	ip, r0
   188ec:	4663      	mov	r3, ip
   188ee:	9304      	str	r3, [sp, #16]
   188f0:	e754      	b.n	1879c <_dtoa_r+0x7ec>
   188f2:	4649      	mov	r1, r9
   188f4:	4658      	mov	r0, fp
   188f6:	f001 fd9b 	bl	1a430 <__mcmp>
   188fa:	2800      	cmp	r0, #0
   188fc:	db00      	blt.n	18900 <_dtoa_r+0x950>
   188fe:	e763      	b.n	187c8 <_dtoa_r+0x818>
   18900:	9b03      	ldr	r3, [sp, #12]
   18902:	4659      	mov	r1, fp
   18904:	3b01      	subs	r3, #1
   18906:	9303      	str	r3, [sp, #12]
   18908:	220a      	movs	r2, #10
   1890a:	2300      	movs	r3, #0
   1890c:	4650      	mov	r0, sl
   1890e:	f001 fb8d 	bl	1a02c <__multadd>
   18912:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   18914:	4683      	mov	fp, r0
   18916:	2b00      	cmp	r3, #0
   18918:	d000      	beq.n	1891c <_dtoa_r+0x96c>
   1891a:	e2ca      	b.n	18eb2 <_dtoa_r+0xf02>
   1891c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   1891e:	2b00      	cmp	r3, #0
   18920:	dc00      	bgt.n	18924 <_dtoa_r+0x974>
   18922:	e2d8      	b.n	18ed6 <_dtoa_r+0xf26>
   18924:	9307      	str	r3, [sp, #28]
   18926:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   18928:	465d      	mov	r5, fp
   1892a:	2400      	movs	r4, #0
   1892c:	9f07      	ldr	r7, [sp, #28]
   1892e:	469b      	mov	fp, r3
   18930:	e006      	b.n	18940 <_dtoa_r+0x990>
   18932:	0029      	movs	r1, r5
   18934:	2300      	movs	r3, #0
   18936:	220a      	movs	r2, #10
   18938:	4650      	mov	r0, sl
   1893a:	f001 fb77 	bl	1a02c <__multadd>
   1893e:	0005      	movs	r5, r0
   18940:	4649      	mov	r1, r9
   18942:	0028      	movs	r0, r5
   18944:	f7ff fa8a 	bl	17e5c <quorem>
   18948:	465b      	mov	r3, fp
   1894a:	3030      	adds	r0, #48	; 0x30
   1894c:	5518      	strb	r0, [r3, r4]
   1894e:	3401      	adds	r4, #1
   18950:	42bc      	cmp	r4, r7
   18952:	dbee      	blt.n	18932 <_dtoa_r+0x982>
   18954:	46ab      	mov	fp, r5
   18956:	0006      	movs	r6, r0
   18958:	9c07      	ldr	r4, [sp, #28]
   1895a:	2c00      	cmp	r4, #0
   1895c:	dc00      	bgt.n	18960 <_dtoa_r+0x9b0>
   1895e:	e237      	b.n	18dd0 <_dtoa_r+0xe20>
   18960:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   18962:	2700      	movs	r7, #0
   18964:	469c      	mov	ip, r3
   18966:	4464      	add	r4, ip
   18968:	4659      	mov	r1, fp
   1896a:	2201      	movs	r2, #1
   1896c:	4650      	mov	r0, sl
   1896e:	f001 fcff 	bl	1a370 <__lshift>
   18972:	4649      	mov	r1, r9
   18974:	4683      	mov	fp, r0
   18976:	f001 fd5b 	bl	1a430 <__mcmp>
   1897a:	2800      	cmp	r0, #0
   1897c:	dc00      	bgt.n	18980 <_dtoa_r+0x9d0>
   1897e:	e144      	b.n	18c0a <_dtoa_r+0xc5a>
   18980:	1e65      	subs	r5, r4, #1
   18982:	782b      	ldrb	r3, [r5, #0]
   18984:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   18986:	e006      	b.n	18996 <_dtoa_r+0x9e6>
   18988:	4295      	cmp	r5, r2
   1898a:	d100      	bne.n	1898e <_dtoa_r+0x9de>
   1898c:	e0b1      	b.n	18af2 <_dtoa_r+0xb42>
   1898e:	3c02      	subs	r4, #2
   18990:	7823      	ldrb	r3, [r4, #0]
   18992:	002c      	movs	r4, r5
   18994:	3d01      	subs	r5, #1
   18996:	2b39      	cmp	r3, #57	; 0x39
   18998:	d0f6      	beq.n	18988 <_dtoa_r+0x9d8>
   1899a:	3301      	adds	r3, #1
   1899c:	702b      	strb	r3, [r5, #0]
   1899e:	4649      	mov	r1, r9
   189a0:	4650      	mov	r0, sl
   189a2:	f001 fb39 	bl	1a018 <_Bfree>
   189a6:	4643      	mov	r3, r8
   189a8:	2b00      	cmp	r3, #0
   189aa:	d100      	bne.n	189ae <_dtoa_r+0x9fe>
   189ac:	e52f      	b.n	1840e <_dtoa_r+0x45e>
   189ae:	2f00      	cmp	r7, #0
   189b0:	d005      	beq.n	189be <_dtoa_r+0xa0e>
   189b2:	4547      	cmp	r7, r8
   189b4:	d003      	beq.n	189be <_dtoa_r+0xa0e>
   189b6:	0039      	movs	r1, r7
   189b8:	4650      	mov	r0, sl
   189ba:	f001 fb2d 	bl	1a018 <_Bfree>
   189be:	4641      	mov	r1, r8
   189c0:	4650      	mov	r0, sl
   189c2:	f001 fb29 	bl	1a018 <_Bfree>
   189c6:	e522      	b.n	1840e <_dtoa_r+0x45e>
   189c8:	0013      	movs	r3, r2
   189ca:	e675      	b.n	186b8 <_dtoa_r+0x708>
   189cc:	2e00      	cmp	r6, #0
   189ce:	d000      	beq.n	189d2 <_dtoa_r+0xa22>
   189d0:	e6ab      	b.n	1872a <_dtoa_r+0x77a>
   189d2:	033b      	lsls	r3, r7, #12
   189d4:	2400      	movs	r4, #0
   189d6:	2b00      	cmp	r3, #0
   189d8:	d000      	beq.n	189dc <_dtoa_r+0xa2c>
   189da:	e6bf      	b.n	1875c <_dtoa_r+0x7ac>
   189dc:	4bba      	ldr	r3, [pc, #744]	; (18cc8 <_dtoa_r+0xd18>)
   189de:	423b      	tst	r3, r7
   189e0:	d100      	bne.n	189e4 <_dtoa_r+0xa34>
   189e2:	e6bb      	b.n	1875c <_dtoa_r+0x7ac>
   189e4:	9b06      	ldr	r3, [sp, #24]
   189e6:	3401      	adds	r4, #1
   189e8:	3301      	adds	r3, #1
   189ea:	9306      	str	r3, [sp, #24]
   189ec:	9b04      	ldr	r3, [sp, #16]
   189ee:	3301      	adds	r3, #1
   189f0:	9304      	str	r3, [sp, #16]
   189f2:	e6b3      	b.n	1875c <_dtoa_r+0x7ac>
   189f4:	2301      	movs	r3, #1
   189f6:	930b      	str	r3, [sp, #44]	; 0x2c
   189f8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   189fa:	2b00      	cmp	r3, #0
   189fc:	dc00      	bgt.n	18a00 <_dtoa_r+0xa50>
   189fe:	e0d1      	b.n	18ba4 <_dtoa_r+0xbf4>
   18a00:	001d      	movs	r5, r3
   18a02:	4698      	mov	r8, r3
   18a04:	930e      	str	r3, [sp, #56]	; 0x38
   18a06:	9307      	str	r3, [sp, #28]
   18a08:	f7ff fbc8 	bl	1819c <_dtoa_r+0x1ec>
   18a0c:	9b07      	ldr	r3, [sp, #28]
   18a0e:	2b00      	cmp	r3, #0
   18a10:	dd00      	ble.n	18a14 <_dtoa_r+0xa64>
   18a12:	e553      	b.n	184bc <_dtoa_r+0x50c>
   18a14:	d000      	beq.n	18a18 <_dtoa_r+0xa68>
   18a16:	e0ad      	b.n	18b74 <_dtoa_r+0xbc4>
   18a18:	9804      	ldr	r0, [sp, #16]
   18a1a:	9905      	ldr	r1, [sp, #20]
   18a1c:	2200      	movs	r2, #0
   18a1e:	4bab      	ldr	r3, [pc, #684]	; (18ccc <_dtoa_r+0xd1c>)
   18a20:	f7fa ff44 	bl	138ac <__aeabi_dmul>
   18a24:	003b      	movs	r3, r7
   18a26:	0032      	movs	r2, r6
   18a28:	f7fb fe9a 	bl	14760 <__aeabi_dcmpge>
   18a2c:	2300      	movs	r3, #0
   18a2e:	4699      	mov	r9, r3
   18a30:	4698      	mov	r8, r3
   18a32:	2800      	cmp	r0, #0
   18a34:	d055      	beq.n	18ae2 <_dtoa_r+0xb32>
   18a36:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   18a38:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   18a3a:	43db      	mvns	r3, r3
   18a3c:	9303      	str	r3, [sp, #12]
   18a3e:	4649      	mov	r1, r9
   18a40:	4650      	mov	r0, sl
   18a42:	f001 fae9 	bl	1a018 <_Bfree>
   18a46:	4643      	mov	r3, r8
   18a48:	2b00      	cmp	r3, #0
   18a4a:	d100      	bne.n	18a4e <_dtoa_r+0xa9e>
   18a4c:	e4df      	b.n	1840e <_dtoa_r+0x45e>
   18a4e:	e7b6      	b.n	189be <_dtoa_r+0xa0e>
   18a50:	464a      	mov	r2, r9
   18a52:	4659      	mov	r1, fp
   18a54:	4650      	mov	r0, sl
   18a56:	f001 fc2b 	bl	1a2b0 <__pow5mult>
   18a5a:	4683      	mov	fp, r0
   18a5c:	e653      	b.n	18706 <_dtoa_r+0x756>
   18a5e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   18a60:	2a00      	cmp	r2, #0
   18a62:	d100      	bne.n	18a66 <_dtoa_r+0xab6>
   18a64:	e1b6      	b.n	18dd4 <_dtoa_r+0xe24>
   18a66:	4a9a      	ldr	r2, [pc, #616]	; (18cd0 <_dtoa_r+0xd20>)
   18a68:	464c      	mov	r4, r9
   18a6a:	4694      	mov	ip, r2
   18a6c:	9a06      	ldr	r2, [sp, #24]
   18a6e:	4463      	add	r3, ip
   18a70:	9208      	str	r2, [sp, #32]
   18a72:	e5d5      	b.n	18620 <_dtoa_r+0x670>
   18a74:	2e00      	cmp	r6, #0
   18a76:	d000      	beq.n	18a7a <_dtoa_r+0xaca>
   18a78:	e670      	b.n	1875c <_dtoa_r+0x7ac>
   18a7a:	e7aa      	b.n	189d2 <_dtoa_r+0xa22>
   18a7c:	f001 fad6 	bl	1a02c <__multadd>
   18a80:	46a2      	mov	sl, r4
   18a82:	0005      	movs	r5, r0
   18a84:	4680      	mov	r8, r0
   18a86:	e6c7      	b.n	18818 <_dtoa_r+0x868>
   18a88:	2301      	movs	r3, #1
   18a8a:	469b      	mov	fp, r3
   18a8c:	e6e2      	b.n	18854 <_dtoa_r+0x8a4>
   18a8e:	2300      	movs	r3, #0
   18a90:	930b      	str	r3, [sp, #44]	; 0x2c
   18a92:	9b22      	ldr	r3, [sp, #136]	; 0x88
   18a94:	2b02      	cmp	r3, #2
   18a96:	d0af      	beq.n	189f8 <_dtoa_r+0xa48>
   18a98:	2400      	movs	r4, #0
   18a9a:	4653      	mov	r3, sl
   18a9c:	0021      	movs	r1, r4
   18a9e:	645c      	str	r4, [r3, #68]	; 0x44
   18aa0:	4650      	mov	r0, sl
   18aa2:	f001 fa91 	bl	19fc8 <_Balloc>
   18aa6:	4653      	mov	r3, sl
   18aa8:	6418      	str	r0, [r3, #64]	; 0x40
   18aaa:	2301      	movs	r3, #1
   18aac:	425b      	negs	r3, r3
   18aae:	9307      	str	r3, [sp, #28]
   18ab0:	930e      	str	r3, [sp, #56]	; 0x38
   18ab2:	3302      	adds	r3, #2
   18ab4:	900a      	str	r0, [sp, #40]	; 0x28
   18ab6:	9423      	str	r4, [sp, #140]	; 0x8c
   18ab8:	930b      	str	r3, [sp, #44]	; 0x2c
   18aba:	e4ec      	b.n	18496 <_dtoa_r+0x4e6>
   18abc:	9b22      	ldr	r3, [sp, #136]	; 0x88
   18abe:	2b02      	cmp	r3, #2
   18ac0:	dc00      	bgt.n	18ac4 <_dtoa_r+0xb14>
   18ac2:	e685      	b.n	187d0 <_dtoa_r+0x820>
   18ac4:	9b07      	ldr	r3, [sp, #28]
   18ac6:	2b00      	cmp	r3, #0
   18ac8:	d1b5      	bne.n	18a36 <_dtoa_r+0xa86>
   18aca:	4649      	mov	r1, r9
   18acc:	2205      	movs	r2, #5
   18ace:	4650      	mov	r0, sl
   18ad0:	f001 faac 	bl	1a02c <__multadd>
   18ad4:	4681      	mov	r9, r0
   18ad6:	0001      	movs	r1, r0
   18ad8:	4658      	mov	r0, fp
   18ada:	f001 fca9 	bl	1a430 <__mcmp>
   18ade:	2800      	cmp	r0, #0
   18ae0:	dda9      	ble.n	18a36 <_dtoa_r+0xa86>
   18ae2:	2331      	movs	r3, #49	; 0x31
   18ae4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   18ae6:	7013      	strb	r3, [r2, #0]
   18ae8:	9b03      	ldr	r3, [sp, #12]
   18aea:	1c54      	adds	r4, r2, #1
   18aec:	3301      	adds	r3, #1
   18aee:	9303      	str	r3, [sp, #12]
   18af0:	e7a5      	b.n	18a3e <_dtoa_r+0xa8e>
   18af2:	9b03      	ldr	r3, [sp, #12]
   18af4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   18af6:	3301      	adds	r3, #1
   18af8:	9303      	str	r3, [sp, #12]
   18afa:	2331      	movs	r3, #49	; 0x31
   18afc:	7013      	strb	r3, [r2, #0]
   18afe:	e74e      	b.n	1899e <_dtoa_r+0x9ee>
   18b00:	2300      	movs	r3, #0
   18b02:	930b      	str	r3, [sp, #44]	; 0x2c
   18b04:	f7ff fb3d 	bl	18182 <_dtoa_r+0x1d2>
   18b08:	9b06      	ldr	r3, [sp, #24]
   18b0a:	465c      	mov	r4, fp
   18b0c:	469b      	mov	fp, r3
   18b0e:	9b07      	ldr	r3, [sp, #28]
   18b10:	469a      	mov	sl, r3
   18b12:	e47c      	b.n	1840e <_dtoa_r+0x45e>
   18b14:	4640      	mov	r0, r8
   18b16:	f002 fb49 	bl	1b1ac <__aeabi_i2d>
   18b1a:	0032      	movs	r2, r6
   18b1c:	003b      	movs	r3, r7
   18b1e:	f7fa fec5 	bl	138ac <__aeabi_dmul>
   18b22:	2200      	movs	r2, #0
   18b24:	4b6b      	ldr	r3, [pc, #428]	; (18cd4 <_dtoa_r+0xd24>)
   18b26:	f7fa f87d 	bl	12c24 <__aeabi_dadd>
   18b2a:	4a6b      	ldr	r2, [pc, #428]	; (18cd8 <_dtoa_r+0xd28>)
   18b2c:	000b      	movs	r3, r1
   18b2e:	4694      	mov	ip, r2
   18b30:	4463      	add	r3, ip
   18b32:	9008      	str	r0, [sp, #32]
   18b34:	9109      	str	r1, [sp, #36]	; 0x24
   18b36:	9309      	str	r3, [sp, #36]	; 0x24
   18b38:	2200      	movs	r2, #0
   18b3a:	4b64      	ldr	r3, [pc, #400]	; (18ccc <_dtoa_r+0xd1c>)
   18b3c:	0030      	movs	r0, r6
   18b3e:	0039      	movs	r1, r7
   18b40:	f7fb f934 	bl	13dac <__aeabi_dsub>
   18b44:	9e08      	ldr	r6, [sp, #32]
   18b46:	9f09      	ldr	r7, [sp, #36]	; 0x24
   18b48:	0032      	movs	r2, r6
   18b4a:	003b      	movs	r3, r7
   18b4c:	0004      	movs	r4, r0
   18b4e:	000d      	movs	r5, r1
   18b50:	f7fb fdfc 	bl	1474c <__aeabi_dcmpgt>
   18b54:	2800      	cmp	r0, #0
   18b56:	d000      	beq.n	18b5a <_dtoa_r+0xbaa>
   18b58:	e0b2      	b.n	18cc0 <_dtoa_r+0xd10>
   18b5a:	2080      	movs	r0, #128	; 0x80
   18b5c:	0600      	lsls	r0, r0, #24
   18b5e:	4684      	mov	ip, r0
   18b60:	0039      	movs	r1, r7
   18b62:	4461      	add	r1, ip
   18b64:	000b      	movs	r3, r1
   18b66:	0032      	movs	r2, r6
   18b68:	0020      	movs	r0, r4
   18b6a:	0029      	movs	r1, r5
   18b6c:	f7fb fdda 	bl	14724 <__aeabi_dcmplt>
   18b70:	2800      	cmp	r0, #0
   18b72:	d057      	beq.n	18c24 <_dtoa_r+0xc74>
   18b74:	2300      	movs	r3, #0
   18b76:	4699      	mov	r9, r3
   18b78:	4698      	mov	r8, r3
   18b7a:	e75c      	b.n	18a36 <_dtoa_r+0xa86>
   18b7c:	980a      	ldr	r0, [sp, #40]	; 0x28
   18b7e:	f7ff fa4c 	bl	1801a <_dtoa_r+0x6a>
   18b82:	1ae2      	subs	r2, r4, r3
   18b84:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   18b86:	46a1      	mov	r9, r4
   18b88:	469c      	mov	ip, r3
   18b8a:	4494      	add	ip, r2
   18b8c:	4663      	mov	r3, ip
   18b8e:	2400      	movs	r4, #0
   18b90:	930d      	str	r3, [sp, #52]	; 0x34
   18b92:	e53e      	b.n	18612 <_dtoa_r+0x662>
   18b94:	9a10      	ldr	r2, [sp, #64]	; 0x40
   18b96:	9b11      	ldr	r3, [sp, #68]	; 0x44
   18b98:	9208      	str	r2, [sp, #32]
   18b9a:	9309      	str	r3, [sp, #36]	; 0x24
   18b9c:	2302      	movs	r3, #2
   18b9e:	4698      	mov	r8, r3
   18ba0:	f7ff fb3a 	bl	18218 <_dtoa_r+0x268>
   18ba4:	2300      	movs	r3, #0
   18ba6:	4652      	mov	r2, sl
   18ba8:	2100      	movs	r1, #0
   18baa:	6453      	str	r3, [r2, #68]	; 0x44
   18bac:	4650      	mov	r0, sl
   18bae:	f001 fa0b 	bl	19fc8 <_Balloc>
   18bb2:	4653      	mov	r3, sl
   18bb4:	6418      	str	r0, [r3, #64]	; 0x40
   18bb6:	2301      	movs	r3, #1
   18bb8:	900a      	str	r0, [sp, #40]	; 0x28
   18bba:	9307      	str	r3, [sp, #28]
   18bbc:	9323      	str	r3, [sp, #140]	; 0x8c
   18bbe:	930e      	str	r3, [sp, #56]	; 0x38
   18bc0:	f7ff fb07 	bl	181d2 <_dtoa_r+0x222>
   18bc4:	4643      	mov	r3, r8
   18bc6:	930c      	str	r3, [sp, #48]	; 0x30
   18bc8:	465b      	mov	r3, fp
   18bca:	9a06      	ldr	r2, [sp, #24]
   18bcc:	46a8      	mov	r8, r5
   18bce:	46b3      	mov	fp, r6
   18bd0:	4655      	mov	r5, sl
   18bd2:	9e04      	ldr	r6, [sp, #16]
   18bd4:	4691      	mov	r9, r2
   18bd6:	46ba      	mov	sl, r7
   18bd8:	2b00      	cmp	r3, #0
   18bda:	dd10      	ble.n	18bfe <_dtoa_r+0xc4e>
   18bdc:	4659      	mov	r1, fp
   18bde:	2201      	movs	r2, #1
   18be0:	0038      	movs	r0, r7
   18be2:	f001 fbc5 	bl	1a370 <__lshift>
   18be6:	4649      	mov	r1, r9
   18be8:	4683      	mov	fp, r0
   18bea:	f001 fc21 	bl	1a430 <__mcmp>
   18bee:	2800      	cmp	r0, #0
   18bf0:	dc00      	bgt.n	18bf4 <_dtoa_r+0xc44>
   18bf2:	e157      	b.n	18ea4 <_dtoa_r+0xef4>
   18bf4:	2e39      	cmp	r6, #57	; 0x39
   18bf6:	d100      	bne.n	18bfa <_dtoa_r+0xc4a>
   18bf8:	e122      	b.n	18e40 <_dtoa_r+0xe90>
   18bfa:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   18bfc:	3631      	adds	r6, #49	; 0x31
   18bfe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   18c00:	4647      	mov	r7, r8
   18c02:	1c6c      	adds	r4, r5, #1
   18c04:	702e      	strb	r6, [r5, #0]
   18c06:	4698      	mov	r8, r3
   18c08:	e6c9      	b.n	1899e <_dtoa_r+0x9ee>
   18c0a:	2800      	cmp	r0, #0
   18c0c:	d103      	bne.n	18c16 <_dtoa_r+0xc66>
   18c0e:	07f3      	lsls	r3, r6, #31
   18c10:	d501      	bpl.n	18c16 <_dtoa_r+0xc66>
   18c12:	e6b5      	b.n	18980 <_dtoa_r+0x9d0>
   18c14:	001c      	movs	r4, r3
   18c16:	1e63      	subs	r3, r4, #1
   18c18:	781a      	ldrb	r2, [r3, #0]
   18c1a:	2a30      	cmp	r2, #48	; 0x30
   18c1c:	d0fa      	beq.n	18c14 <_dtoa_r+0xc64>
   18c1e:	e6be      	b.n	1899e <_dtoa_r+0x9ee>
   18c20:	9b12      	ldr	r3, [sp, #72]	; 0x48
   18c22:	4699      	mov	r9, r3
   18c24:	9e10      	ldr	r6, [sp, #64]	; 0x40
   18c26:	9f11      	ldr	r7, [sp, #68]	; 0x44
   18c28:	e435      	b.n	18496 <_dtoa_r+0x4e6>
   18c2a:	2501      	movs	r5, #1
   18c2c:	f7ff fab4 	bl	18198 <_dtoa_r+0x1e8>
   18c30:	9b03      	ldr	r3, [sp, #12]
   18c32:	2b00      	cmp	r3, #0
   18c34:	d100      	bne.n	18c38 <_dtoa_r+0xc88>
   18c36:	e0d4      	b.n	18de2 <_dtoa_r+0xe32>
   18c38:	9810      	ldr	r0, [sp, #64]	; 0x40
   18c3a:	9911      	ldr	r1, [sp, #68]	; 0x44
   18c3c:	425c      	negs	r4, r3
   18c3e:	230f      	movs	r3, #15
   18c40:	4a26      	ldr	r2, [pc, #152]	; (18cdc <_dtoa_r+0xd2c>)
   18c42:	4023      	ands	r3, r4
   18c44:	00db      	lsls	r3, r3, #3
   18c46:	18d3      	adds	r3, r2, r3
   18c48:	681a      	ldr	r2, [r3, #0]
   18c4a:	685b      	ldr	r3, [r3, #4]
   18c4c:	f7fa fe2e 	bl	138ac <__aeabi_dmul>
   18c50:	1124      	asrs	r4, r4, #4
   18c52:	0006      	movs	r6, r0
   18c54:	000f      	movs	r7, r1
   18c56:	2c00      	cmp	r4, #0
   18c58:	d100      	bne.n	18c5c <_dtoa_r+0xcac>
   18c5a:	e149      	b.n	18ef0 <_dtoa_r+0xf40>
   18c5c:	2302      	movs	r3, #2
   18c5e:	4698      	mov	r8, r3
   18c60:	4d1f      	ldr	r5, [pc, #124]	; (18ce0 <_dtoa_r+0xd30>)
   18c62:	2301      	movs	r3, #1
   18c64:	4223      	tst	r3, r4
   18c66:	d009      	beq.n	18c7c <_dtoa_r+0xccc>
   18c68:	469c      	mov	ip, r3
   18c6a:	682a      	ldr	r2, [r5, #0]
   18c6c:	686b      	ldr	r3, [r5, #4]
   18c6e:	0030      	movs	r0, r6
   18c70:	0039      	movs	r1, r7
   18c72:	44e0      	add	r8, ip
   18c74:	f7fa fe1a 	bl	138ac <__aeabi_dmul>
   18c78:	0006      	movs	r6, r0
   18c7a:	000f      	movs	r7, r1
   18c7c:	1064      	asrs	r4, r4, #1
   18c7e:	3508      	adds	r5, #8
   18c80:	2c00      	cmp	r4, #0
   18c82:	d1ee      	bne.n	18c62 <_dtoa_r+0xcb2>
   18c84:	f7ff fae4 	bl	18250 <_dtoa_r+0x2a0>
   18c88:	9b03      	ldr	r3, [sp, #12]
   18c8a:	2730      	movs	r7, #48	; 0x30
   18c8c:	3301      	adds	r3, #1
   18c8e:	9303      	str	r3, [sp, #12]
   18c90:	2330      	movs	r3, #48	; 0x30
   18c92:	702b      	strb	r3, [r5, #0]
   18c94:	e4ac      	b.n	185f0 <_dtoa_r+0x640>
   18c96:	6859      	ldr	r1, [r3, #4]
   18c98:	4650      	mov	r0, sl
   18c9a:	f001 f995 	bl	19fc8 <_Balloc>
   18c9e:	4643      	mov	r3, r8
   18ca0:	4641      	mov	r1, r8
   18ca2:	0004      	movs	r4, r0
   18ca4:	691b      	ldr	r3, [r3, #16]
   18ca6:	310c      	adds	r1, #12
   18ca8:	1c9a      	adds	r2, r3, #2
   18caa:	0092      	lsls	r2, r2, #2
   18cac:	300c      	adds	r0, #12
   18cae:	f7fb fe8b 	bl	149c8 <memcpy>
   18cb2:	2201      	movs	r2, #1
   18cb4:	0021      	movs	r1, r4
   18cb6:	4650      	mov	r0, sl
   18cb8:	f001 fb5a 	bl	1a370 <__lshift>
   18cbc:	900c      	str	r0, [sp, #48]	; 0x30
   18cbe:	e599      	b.n	187f4 <_dtoa_r+0x844>
   18cc0:	2300      	movs	r3, #0
   18cc2:	4699      	mov	r9, r3
   18cc4:	4698      	mov	r8, r3
   18cc6:	e70c      	b.n	18ae2 <_dtoa_r+0xb32>
   18cc8:	7ff00000 	.word	0x7ff00000
   18ccc:	40140000 	.word	0x40140000
   18cd0:	00000433 	.word	0x00000433
   18cd4:	401c0000 	.word	0x401c0000
   18cd8:	fcc00000 	.word	0xfcc00000
   18cdc:	0001d0f0 	.word	0x0001d0f0
   18ce0:	0001d0c8 	.word	0x0001d0c8
   18ce4:	9b12      	ldr	r3, [sp, #72]	; 0x48
   18ce6:	498f      	ldr	r1, [pc, #572]	; (18f24 <_dtoa_r+0xf74>)
   18ce8:	3b01      	subs	r3, #1
   18cea:	00db      	lsls	r3, r3, #3
   18cec:	18c9      	adds	r1, r1, r3
   18cee:	6808      	ldr	r0, [r1, #0]
   18cf0:	6849      	ldr	r1, [r1, #4]
   18cf2:	9a08      	ldr	r2, [sp, #32]
   18cf4:	9b09      	ldr	r3, [sp, #36]	; 0x24
   18cf6:	f7fa fdd9 	bl	138ac <__aeabi_dmul>
   18cfa:	9014      	str	r0, [sp, #80]	; 0x50
   18cfc:	9115      	str	r1, [sp, #84]	; 0x54
   18cfe:	0039      	movs	r1, r7
   18d00:	0030      	movs	r0, r6
   18d02:	f7fb fb69 	bl	143d8 <__aeabi_d2iz>
   18d06:	0005      	movs	r5, r0
   18d08:	f002 fa50 	bl	1b1ac <__aeabi_i2d>
   18d0c:	0002      	movs	r2, r0
   18d0e:	000b      	movs	r3, r1
   18d10:	0030      	movs	r0, r6
   18d12:	0039      	movs	r1, r7
   18d14:	f7fb f84a 	bl	13dac <__aeabi_dsub>
   18d18:	9b12      	ldr	r3, [sp, #72]	; 0x48
   18d1a:	9008      	str	r0, [sp, #32]
   18d1c:	9109      	str	r1, [sp, #36]	; 0x24
   18d1e:	990a      	ldr	r1, [sp, #40]	; 0x28
   18d20:	001a      	movs	r2, r3
   18d22:	468c      	mov	ip, r1
   18d24:	3530      	adds	r5, #48	; 0x30
   18d26:	4462      	add	r2, ip
   18d28:	1c4c      	adds	r4, r1, #1
   18d2a:	700d      	strb	r5, [r1, #0]
   18d2c:	4690      	mov	r8, r2
   18d2e:	2b01      	cmp	r3, #1
   18d30:	d01b      	beq.n	18d6a <_dtoa_r+0xdba>
   18d32:	9808      	ldr	r0, [sp, #32]
   18d34:	9909      	ldr	r1, [sp, #36]	; 0x24
   18d36:	0025      	movs	r5, r4
   18d38:	2200      	movs	r2, #0
   18d3a:	4b7b      	ldr	r3, [pc, #492]	; (18f28 <_dtoa_r+0xf78>)
   18d3c:	f7fa fdb6 	bl	138ac <__aeabi_dmul>
   18d40:	000f      	movs	r7, r1
   18d42:	0006      	movs	r6, r0
   18d44:	f7fb fb48 	bl	143d8 <__aeabi_d2iz>
   18d48:	0004      	movs	r4, r0
   18d4a:	f002 fa2f 	bl	1b1ac <__aeabi_i2d>
   18d4e:	3430      	adds	r4, #48	; 0x30
   18d50:	0002      	movs	r2, r0
   18d52:	000b      	movs	r3, r1
   18d54:	0030      	movs	r0, r6
   18d56:	0039      	movs	r1, r7
   18d58:	f7fb f828 	bl	13dac <__aeabi_dsub>
   18d5c:	702c      	strb	r4, [r5, #0]
   18d5e:	3501      	adds	r5, #1
   18d60:	45a8      	cmp	r8, r5
   18d62:	d1e9      	bne.n	18d38 <_dtoa_r+0xd88>
   18d64:	4644      	mov	r4, r8
   18d66:	9008      	str	r0, [sp, #32]
   18d68:	9109      	str	r1, [sp, #36]	; 0x24
   18d6a:	9814      	ldr	r0, [sp, #80]	; 0x50
   18d6c:	9915      	ldr	r1, [sp, #84]	; 0x54
   18d6e:	2200      	movs	r2, #0
   18d70:	4b6e      	ldr	r3, [pc, #440]	; (18f2c <_dtoa_r+0xf7c>)
   18d72:	f7f9 ff57 	bl	12c24 <__aeabi_dadd>
   18d76:	9a08      	ldr	r2, [sp, #32]
   18d78:	9b09      	ldr	r3, [sp, #36]	; 0x24
   18d7a:	f7fb fcd3 	bl	14724 <__aeabi_dcmplt>
   18d7e:	2800      	cmp	r0, #0
   18d80:	d067      	beq.n	18e52 <_dtoa_r+0xea2>
   18d82:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   18d84:	1e65      	subs	r5, r4, #1
   18d86:	9303      	str	r3, [sp, #12]
   18d88:	782f      	ldrb	r7, [r5, #0]
   18d8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   18d8c:	e42e      	b.n	185ec <_dtoa_r+0x63c>
   18d8e:	4643      	mov	r3, r8
   18d90:	46b3      	mov	fp, r6
   18d92:	930c      	str	r3, [sp, #48]	; 0x30
   18d94:	9e04      	ldr	r6, [sp, #16]
   18d96:	9b06      	ldr	r3, [sp, #24]
   18d98:	46a8      	mov	r8, r5
   18d9a:	4699      	mov	r9, r3
   18d9c:	4655      	mov	r5, sl
   18d9e:	46ba      	mov	sl, r7
   18da0:	2e39      	cmp	r6, #57	; 0x39
   18da2:	d04d      	beq.n	18e40 <_dtoa_r+0xe90>
   18da4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   18da6:	3601      	adds	r6, #1
   18da8:	4647      	mov	r7, r8
   18daa:	1c6c      	adds	r4, r5, #1
   18dac:	702e      	strb	r6, [r5, #0]
   18dae:	4698      	mov	r8, r3
   18db0:	e5f5      	b.n	1899e <_dtoa_r+0x9ee>
   18db2:	4642      	mov	r2, r8
   18db4:	9b06      	ldr	r3, [sp, #24]
   18db6:	46b3      	mov	fp, r6
   18db8:	46ba      	mov	sl, r7
   18dba:	9e04      	ldr	r6, [sp, #16]
   18dbc:	4699      	mov	r9, r3
   18dbe:	002f      	movs	r7, r5
   18dc0:	4690      	mov	r8, r2
   18dc2:	e5d1      	b.n	18968 <_dtoa_r+0x9b8>
   18dc4:	9b06      	ldr	r3, [sp, #24]
   18dc6:	9a07      	ldr	r2, [sp, #28]
   18dc8:	1a9b      	subs	r3, r3, r2
   18dca:	9308      	str	r3, [sp, #32]
   18dcc:	2300      	movs	r3, #0
   18dce:	e427      	b.n	18620 <_dtoa_r+0x670>
   18dd0:	2401      	movs	r4, #1
   18dd2:	e5c5      	b.n	18960 <_dtoa_r+0x9b0>
   18dd4:	2336      	movs	r3, #54	; 0x36
   18dd6:	9a16      	ldr	r2, [sp, #88]	; 0x58
   18dd8:	464c      	mov	r4, r9
   18dda:	1a9b      	subs	r3, r3, r2
   18ddc:	9a06      	ldr	r2, [sp, #24]
   18dde:	9208      	str	r2, [sp, #32]
   18de0:	e41e      	b.n	18620 <_dtoa_r+0x670>
   18de2:	2302      	movs	r3, #2
   18de4:	9e10      	ldr	r6, [sp, #64]	; 0x40
   18de6:	9f11      	ldr	r7, [sp, #68]	; 0x44
   18de8:	4698      	mov	r8, r3
   18dea:	f7ff fa31 	bl	18250 <_dtoa_r+0x2a0>
   18dee:	9b07      	ldr	r3, [sp, #28]
   18df0:	2b00      	cmp	r3, #0
   18df2:	d100      	bne.n	18df6 <_dtoa_r+0xe46>
   18df4:	e68e      	b.n	18b14 <_dtoa_r+0xb64>
   18df6:	9c0e      	ldr	r4, [sp, #56]	; 0x38
   18df8:	2c00      	cmp	r4, #0
   18dfa:	dc00      	bgt.n	18dfe <_dtoa_r+0xe4e>
   18dfc:	e712      	b.n	18c24 <_dtoa_r+0xc74>
   18dfe:	9b03      	ldr	r3, [sp, #12]
   18e00:	2200      	movs	r2, #0
   18e02:	3b01      	subs	r3, #1
   18e04:	9313      	str	r3, [sp, #76]	; 0x4c
   18e06:	0030      	movs	r0, r6
   18e08:	4b47      	ldr	r3, [pc, #284]	; (18f28 <_dtoa_r+0xf78>)
   18e0a:	0039      	movs	r1, r7
   18e0c:	f7fa fd4e 	bl	138ac <__aeabi_dmul>
   18e10:	0006      	movs	r6, r0
   18e12:	4640      	mov	r0, r8
   18e14:	000f      	movs	r7, r1
   18e16:	3001      	adds	r0, #1
   18e18:	f002 f9c8 	bl	1b1ac <__aeabi_i2d>
   18e1c:	0032      	movs	r2, r6
   18e1e:	003b      	movs	r3, r7
   18e20:	f7fa fd44 	bl	138ac <__aeabi_dmul>
   18e24:	2200      	movs	r2, #0
   18e26:	4b42      	ldr	r3, [pc, #264]	; (18f30 <_dtoa_r+0xf80>)
   18e28:	f7f9 fefc 	bl	12c24 <__aeabi_dadd>
   18e2c:	4a41      	ldr	r2, [pc, #260]	; (18f34 <_dtoa_r+0xf84>)
   18e2e:	000b      	movs	r3, r1
   18e30:	4694      	mov	ip, r2
   18e32:	4463      	add	r3, ip
   18e34:	9008      	str	r0, [sp, #32]
   18e36:	9109      	str	r1, [sp, #36]	; 0x24
   18e38:	9412      	str	r4, [sp, #72]	; 0x48
   18e3a:	9309      	str	r3, [sp, #36]	; 0x24
   18e3c:	f7ff fa30 	bl	182a0 <_dtoa_r+0x2f0>
   18e40:	2339      	movs	r3, #57	; 0x39
   18e42:	702b      	strb	r3, [r5, #0]
   18e44:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   18e46:	4647      	mov	r7, r8
   18e48:	1c6c      	adds	r4, r5, #1
   18e4a:	4698      	mov	r8, r3
   18e4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   18e4e:	2339      	movs	r3, #57	; 0x39
   18e50:	e5a1      	b.n	18996 <_dtoa_r+0x9e6>
   18e52:	9a14      	ldr	r2, [sp, #80]	; 0x50
   18e54:	9b15      	ldr	r3, [sp, #84]	; 0x54
   18e56:	2000      	movs	r0, #0
   18e58:	4934      	ldr	r1, [pc, #208]	; (18f2c <_dtoa_r+0xf7c>)
   18e5a:	f7fa ffa7 	bl	13dac <__aeabi_dsub>
   18e5e:	9a08      	ldr	r2, [sp, #32]
   18e60:	9b09      	ldr	r3, [sp, #36]	; 0x24
   18e62:	f7fb fc73 	bl	1474c <__aeabi_dcmpgt>
   18e66:	2800      	cmp	r0, #0
   18e68:	d101      	bne.n	18e6e <_dtoa_r+0xebe>
   18e6a:	e6db      	b.n	18c24 <_dtoa_r+0xc74>
   18e6c:	001c      	movs	r4, r3
   18e6e:	1e63      	subs	r3, r4, #1
   18e70:	781a      	ldrb	r2, [r3, #0]
   18e72:	2a30      	cmp	r2, #48	; 0x30
   18e74:	d0fa      	beq.n	18e6c <_dtoa_r+0xebc>
   18e76:	f7ff fac8 	bl	1840a <_dtoa_r+0x45a>
   18e7a:	4643      	mov	r3, r8
   18e7c:	46b3      	mov	fp, r6
   18e7e:	930c      	str	r3, [sp, #48]	; 0x30
   18e80:	9e04      	ldr	r6, [sp, #16]
   18e82:	9b06      	ldr	r3, [sp, #24]
   18e84:	46a8      	mov	r8, r5
   18e86:	4699      	mov	r9, r3
   18e88:	4655      	mov	r5, sl
   18e8a:	46ba      	mov	sl, r7
   18e8c:	2e39      	cmp	r6, #57	; 0x39
   18e8e:	d0d7      	beq.n	18e40 <_dtoa_r+0xe90>
   18e90:	2c00      	cmp	r4, #0
   18e92:	dd00      	ble.n	18e96 <_dtoa_r+0xee6>
   18e94:	e6b1      	b.n	18bfa <_dtoa_r+0xc4a>
   18e96:	e6b2      	b.n	18bfe <_dtoa_r+0xc4e>
   18e98:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   18e9a:	464d      	mov	r5, r9
   18e9c:	9203      	str	r2, [sp, #12]
   18e9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   18ea0:	f7ff fba4 	bl	185ec <_dtoa_r+0x63c>
   18ea4:	2800      	cmp	r0, #0
   18ea6:	d000      	beq.n	18eaa <_dtoa_r+0xefa>
   18ea8:	e6a9      	b.n	18bfe <_dtoa_r+0xc4e>
   18eaa:	07f3      	lsls	r3, r6, #31
   18eac:	d400      	bmi.n	18eb0 <_dtoa_r+0xf00>
   18eae:	e6a6      	b.n	18bfe <_dtoa_r+0xc4e>
   18eb0:	e6a0      	b.n	18bf4 <_dtoa_r+0xc44>
   18eb2:	2300      	movs	r3, #0
   18eb4:	4641      	mov	r1, r8
   18eb6:	220a      	movs	r2, #10
   18eb8:	4650      	mov	r0, sl
   18eba:	f001 f8b7 	bl	1a02c <__multadd>
   18ebe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   18ec0:	4680      	mov	r8, r0
   18ec2:	2b00      	cmp	r3, #0
   18ec4:	dd01      	ble.n	18eca <_dtoa_r+0xf1a>
   18ec6:	9307      	str	r3, [sp, #28]
   18ec8:	e486      	b.n	187d8 <_dtoa_r+0x828>
   18eca:	9b22      	ldr	r3, [sp, #136]	; 0x88
   18ecc:	2b02      	cmp	r3, #2
   18ece:	dc1f      	bgt.n	18f10 <_dtoa_r+0xf60>
   18ed0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   18ed2:	9307      	str	r3, [sp, #28]
   18ed4:	e480      	b.n	187d8 <_dtoa_r+0x828>
   18ed6:	9b22      	ldr	r3, [sp, #136]	; 0x88
   18ed8:	2b02      	cmp	r3, #2
   18eda:	dc19      	bgt.n	18f10 <_dtoa_r+0xf60>
   18edc:	4649      	mov	r1, r9
   18ede:	f7fe ffbd 	bl	17e5c <quorem>
   18ee2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   18ee4:	3030      	adds	r0, #48	; 0x30
   18ee6:	7018      	strb	r0, [r3, #0]
   18ee8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   18eea:	0006      	movs	r6, r0
   18eec:	9307      	str	r3, [sp, #28]
   18eee:	e533      	b.n	18958 <_dtoa_r+0x9a8>
   18ef0:	2302      	movs	r3, #2
   18ef2:	4698      	mov	r8, r3
   18ef4:	f7ff f9ac 	bl	18250 <_dtoa_r+0x2a0>
   18ef8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   18efa:	9c14      	ldr	r4, [sp, #80]	; 0x50
   18efc:	9303      	str	r3, [sp, #12]
   18efe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   18f00:	001d      	movs	r5, r3
   18f02:	f7ff fb73 	bl	185ec <_dtoa_r+0x63c>
   18f06:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   18f08:	9c14      	ldr	r4, [sp, #80]	; 0x50
   18f0a:	9303      	str	r3, [sp, #12]
   18f0c:	f7ff fa7f 	bl	1840e <_dtoa_r+0x45e>
   18f10:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   18f12:	9307      	str	r3, [sp, #28]
   18f14:	e5d6      	b.n	18ac4 <_dtoa_r+0xb14>
   18f16:	2b04      	cmp	r3, #4
   18f18:	d100      	bne.n	18f1c <_dtoa_r+0xf6c>
   18f1a:	e43f      	b.n	1879c <_dtoa_r+0x7ec>
   18f1c:	233c      	movs	r3, #60	; 0x3c
   18f1e:	1a18      	subs	r0, r3, r0
   18f20:	e4d7      	b.n	188d2 <_dtoa_r+0x922>
   18f22:	46c0      	nop			; (mov r8, r8)
   18f24:	0001d0f0 	.word	0x0001d0f0
   18f28:	40240000 	.word	0x40240000
   18f2c:	3fe00000 	.word	0x3fe00000
   18f30:	401c0000 	.word	0x401c0000
   18f34:	fcc00000 	.word	0xfcc00000

00018f38 <__sflush_r>:
   18f38:	b5f0      	push	{r4, r5, r6, r7, lr}
   18f3a:	46c6      	mov	lr, r8
   18f3c:	b500      	push	{lr}
   18f3e:	230c      	movs	r3, #12
   18f40:	5eca      	ldrsh	r2, [r1, r3]
   18f42:	4680      	mov	r8, r0
   18f44:	b293      	uxth	r3, r2
   18f46:	000c      	movs	r4, r1
   18f48:	0719      	lsls	r1, r3, #28
   18f4a:	d440      	bmi.n	18fce <__sflush_r+0x96>
   18f4c:	2380      	movs	r3, #128	; 0x80
   18f4e:	011b      	lsls	r3, r3, #4
   18f50:	4313      	orrs	r3, r2
   18f52:	6862      	ldr	r2, [r4, #4]
   18f54:	81a3      	strh	r3, [r4, #12]
   18f56:	2a00      	cmp	r2, #0
   18f58:	dc00      	bgt.n	18f5c <__sflush_r+0x24>
   18f5a:	e070      	b.n	1903e <__sflush_r+0x106>
   18f5c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
   18f5e:	2e00      	cmp	r6, #0
   18f60:	d031      	beq.n	18fc6 <__sflush_r+0x8e>
   18f62:	4642      	mov	r2, r8
   18f64:	4641      	mov	r1, r8
   18f66:	6815      	ldr	r5, [r2, #0]
   18f68:	2200      	movs	r2, #0
   18f6a:	b29b      	uxth	r3, r3
   18f6c:	600a      	str	r2, [r1, #0]
   18f6e:	04da      	lsls	r2, r3, #19
   18f70:	d400      	bmi.n	18f74 <__sflush_r+0x3c>
   18f72:	e069      	b.n	19048 <__sflush_r+0x110>
   18f74:	6d22      	ldr	r2, [r4, #80]	; 0x50
   18f76:	075b      	lsls	r3, r3, #29
   18f78:	d506      	bpl.n	18f88 <__sflush_r+0x50>
   18f7a:	6863      	ldr	r3, [r4, #4]
   18f7c:	1ad2      	subs	r2, r2, r3
   18f7e:	6b23      	ldr	r3, [r4, #48]	; 0x30
   18f80:	2b00      	cmp	r3, #0
   18f82:	d001      	beq.n	18f88 <__sflush_r+0x50>
   18f84:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   18f86:	1ad2      	subs	r2, r2, r3
   18f88:	2300      	movs	r3, #0
   18f8a:	69e1      	ldr	r1, [r4, #28]
   18f8c:	4640      	mov	r0, r8
   18f8e:	47b0      	blx	r6
   18f90:	1c43      	adds	r3, r0, #1
   18f92:	d03d      	beq.n	19010 <__sflush_r+0xd8>
   18f94:	89a3      	ldrh	r3, [r4, #12]
   18f96:	4a3a      	ldr	r2, [pc, #232]	; (19080 <__sflush_r+0x148>)
   18f98:	4013      	ands	r3, r2
   18f9a:	2200      	movs	r2, #0
   18f9c:	6062      	str	r2, [r4, #4]
   18f9e:	6922      	ldr	r2, [r4, #16]
   18fa0:	b21b      	sxth	r3, r3
   18fa2:	81a3      	strh	r3, [r4, #12]
   18fa4:	6022      	str	r2, [r4, #0]
   18fa6:	04db      	lsls	r3, r3, #19
   18fa8:	d447      	bmi.n	1903a <__sflush_r+0x102>
   18faa:	4643      	mov	r3, r8
   18fac:	6b21      	ldr	r1, [r4, #48]	; 0x30
   18fae:	601d      	str	r5, [r3, #0]
   18fb0:	2900      	cmp	r1, #0
   18fb2:	d008      	beq.n	18fc6 <__sflush_r+0x8e>
   18fb4:	0023      	movs	r3, r4
   18fb6:	3340      	adds	r3, #64	; 0x40
   18fb8:	4299      	cmp	r1, r3
   18fba:	d002      	beq.n	18fc2 <__sflush_r+0x8a>
   18fbc:	4640      	mov	r0, r8
   18fbe:	f000 f967 	bl	19290 <_free_r>
   18fc2:	2300      	movs	r3, #0
   18fc4:	6323      	str	r3, [r4, #48]	; 0x30
   18fc6:	2000      	movs	r0, #0
   18fc8:	bc04      	pop	{r2}
   18fca:	4690      	mov	r8, r2
   18fcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
   18fce:	6926      	ldr	r6, [r4, #16]
   18fd0:	2e00      	cmp	r6, #0
   18fd2:	d0f8      	beq.n	18fc6 <__sflush_r+0x8e>
   18fd4:	6822      	ldr	r2, [r4, #0]
   18fd6:	6026      	str	r6, [r4, #0]
   18fd8:	1b95      	subs	r5, r2, r6
   18fda:	2200      	movs	r2, #0
   18fdc:	079b      	lsls	r3, r3, #30
   18fde:	d100      	bne.n	18fe2 <__sflush_r+0xaa>
   18fe0:	6962      	ldr	r2, [r4, #20]
   18fe2:	60a2      	str	r2, [r4, #8]
   18fe4:	2d00      	cmp	r5, #0
   18fe6:	dc04      	bgt.n	18ff2 <__sflush_r+0xba>
   18fe8:	e7ed      	b.n	18fc6 <__sflush_r+0x8e>
   18fea:	1836      	adds	r6, r6, r0
   18fec:	1a2d      	subs	r5, r5, r0
   18fee:	2d00      	cmp	r5, #0
   18ff0:	dde9      	ble.n	18fc6 <__sflush_r+0x8e>
   18ff2:	002b      	movs	r3, r5
   18ff4:	0032      	movs	r2, r6
   18ff6:	69e1      	ldr	r1, [r4, #28]
   18ff8:	4640      	mov	r0, r8
   18ffa:	6a67      	ldr	r7, [r4, #36]	; 0x24
   18ffc:	47b8      	blx	r7
   18ffe:	2800      	cmp	r0, #0
   19000:	dcf3      	bgt.n	18fea <__sflush_r+0xb2>
   19002:	2240      	movs	r2, #64	; 0x40
   19004:	2001      	movs	r0, #1
   19006:	89a3      	ldrh	r3, [r4, #12]
   19008:	4240      	negs	r0, r0
   1900a:	4313      	orrs	r3, r2
   1900c:	81a3      	strh	r3, [r4, #12]
   1900e:	e7db      	b.n	18fc8 <__sflush_r+0x90>
   19010:	4643      	mov	r3, r8
   19012:	6819      	ldr	r1, [r3, #0]
   19014:	291d      	cmp	r1, #29
   19016:	d8f4      	bhi.n	19002 <__sflush_r+0xca>
   19018:	4b1a      	ldr	r3, [pc, #104]	; (19084 <__sflush_r+0x14c>)
   1901a:	2201      	movs	r2, #1
   1901c:	40cb      	lsrs	r3, r1
   1901e:	439a      	bics	r2, r3
   19020:	d1ef      	bne.n	19002 <__sflush_r+0xca>
   19022:	89a3      	ldrh	r3, [r4, #12]
   19024:	4e16      	ldr	r6, [pc, #88]	; (19080 <__sflush_r+0x148>)
   19026:	6062      	str	r2, [r4, #4]
   19028:	4033      	ands	r3, r6
   1902a:	6922      	ldr	r2, [r4, #16]
   1902c:	b21b      	sxth	r3, r3
   1902e:	81a3      	strh	r3, [r4, #12]
   19030:	6022      	str	r2, [r4, #0]
   19032:	04db      	lsls	r3, r3, #19
   19034:	d5b9      	bpl.n	18faa <__sflush_r+0x72>
   19036:	2900      	cmp	r1, #0
   19038:	d1b7      	bne.n	18faa <__sflush_r+0x72>
   1903a:	6520      	str	r0, [r4, #80]	; 0x50
   1903c:	e7b5      	b.n	18faa <__sflush_r+0x72>
   1903e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
   19040:	2a00      	cmp	r2, #0
   19042:	dd00      	ble.n	19046 <__sflush_r+0x10e>
   19044:	e78a      	b.n	18f5c <__sflush_r+0x24>
   19046:	e7be      	b.n	18fc6 <__sflush_r+0x8e>
   19048:	2200      	movs	r2, #0
   1904a:	2301      	movs	r3, #1
   1904c:	69e1      	ldr	r1, [r4, #28]
   1904e:	4640      	mov	r0, r8
   19050:	47b0      	blx	r6
   19052:	0002      	movs	r2, r0
   19054:	1c43      	adds	r3, r0, #1
   19056:	d002      	beq.n	1905e <__sflush_r+0x126>
   19058:	89a3      	ldrh	r3, [r4, #12]
   1905a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
   1905c:	e78b      	b.n	18f76 <__sflush_r+0x3e>
   1905e:	4643      	mov	r3, r8
   19060:	681b      	ldr	r3, [r3, #0]
   19062:	2b00      	cmp	r3, #0
   19064:	d0f8      	beq.n	19058 <__sflush_r+0x120>
   19066:	2b1d      	cmp	r3, #29
   19068:	d001      	beq.n	1906e <__sflush_r+0x136>
   1906a:	2b16      	cmp	r3, #22
   1906c:	d103      	bne.n	19076 <__sflush_r+0x13e>
   1906e:	4643      	mov	r3, r8
   19070:	2000      	movs	r0, #0
   19072:	601d      	str	r5, [r3, #0]
   19074:	e7a8      	b.n	18fc8 <__sflush_r+0x90>
   19076:	2140      	movs	r1, #64	; 0x40
   19078:	89a3      	ldrh	r3, [r4, #12]
   1907a:	430b      	orrs	r3, r1
   1907c:	81a3      	strh	r3, [r4, #12]
   1907e:	e7a3      	b.n	18fc8 <__sflush_r+0x90>
   19080:	fffff7ff 	.word	0xfffff7ff
   19084:	20400001 	.word	0x20400001

00019088 <_fflush_r>:
   19088:	b570      	push	{r4, r5, r6, lr}
   1908a:	0005      	movs	r5, r0
   1908c:	000c      	movs	r4, r1
   1908e:	2800      	cmp	r0, #0
   19090:	d002      	beq.n	19098 <_fflush_r+0x10>
   19092:	6b83      	ldr	r3, [r0, #56]	; 0x38
   19094:	2b00      	cmp	r3, #0
   19096:	d016      	beq.n	190c6 <_fflush_r+0x3e>
   19098:	220c      	movs	r2, #12
   1909a:	5ea3      	ldrsh	r3, [r4, r2]
   1909c:	2600      	movs	r6, #0
   1909e:	2b00      	cmp	r3, #0
   190a0:	d00f      	beq.n	190c2 <_fflush_r+0x3a>
   190a2:	6e62      	ldr	r2, [r4, #100]	; 0x64
   190a4:	07d2      	lsls	r2, r2, #31
   190a6:	d401      	bmi.n	190ac <_fflush_r+0x24>
   190a8:	059b      	lsls	r3, r3, #22
   190aa:	d513      	bpl.n	190d4 <_fflush_r+0x4c>
   190ac:	0021      	movs	r1, r4
   190ae:	0028      	movs	r0, r5
   190b0:	f7ff ff42 	bl	18f38 <__sflush_r>
   190b4:	6e63      	ldr	r3, [r4, #100]	; 0x64
   190b6:	0006      	movs	r6, r0
   190b8:	07db      	lsls	r3, r3, #31
   190ba:	d402      	bmi.n	190c2 <_fflush_r+0x3a>
   190bc:	89a3      	ldrh	r3, [r4, #12]
   190be:	059b      	lsls	r3, r3, #22
   190c0:	d504      	bpl.n	190cc <_fflush_r+0x44>
   190c2:	0030      	movs	r0, r6
   190c4:	bd70      	pop	{r4, r5, r6, pc}
   190c6:	f000 f839 	bl	1913c <__sinit>
   190ca:	e7e5      	b.n	19098 <_fflush_r+0x10>
   190cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
   190ce:	f000 fb8d 	bl	197ec <__retarget_lock_release_recursive>
   190d2:	e7f6      	b.n	190c2 <_fflush_r+0x3a>
   190d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
   190d6:	f000 fb87 	bl	197e8 <__retarget_lock_acquire_recursive>
   190da:	e7e7      	b.n	190ac <_fflush_r+0x24>

000190dc <_cleanup_r>:
   190dc:	b510      	push	{r4, lr}
   190de:	4902      	ldr	r1, [pc, #8]	; (190e8 <_cleanup_r+0xc>)
   190e0:	f000 fb36 	bl	19750 <_fwalk_reent>
   190e4:	bd10      	pop	{r4, pc}
   190e6:	46c0      	nop			; (mov r8, r8)
   190e8:	0001ae01 	.word	0x0001ae01

000190ec <std.isra.0>:
   190ec:	2300      	movs	r3, #0
   190ee:	b510      	push	{r4, lr}
   190f0:	0004      	movs	r4, r0
   190f2:	6003      	str	r3, [r0, #0]
   190f4:	6043      	str	r3, [r0, #4]
   190f6:	6083      	str	r3, [r0, #8]
   190f8:	8181      	strh	r1, [r0, #12]
   190fa:	6643      	str	r3, [r0, #100]	; 0x64
   190fc:	81c2      	strh	r2, [r0, #14]
   190fe:	6103      	str	r3, [r0, #16]
   19100:	6143      	str	r3, [r0, #20]
   19102:	6183      	str	r3, [r0, #24]
   19104:	2208      	movs	r2, #8
   19106:	2100      	movs	r1, #0
   19108:	305c      	adds	r0, #92	; 0x5c
   1910a:	f7fb fc9f 	bl	14a4c <memset>
   1910e:	0020      	movs	r0, r4
   19110:	4b06      	ldr	r3, [pc, #24]	; (1912c <std.isra.0+0x40>)
   19112:	61e4      	str	r4, [r4, #28]
   19114:	6223      	str	r3, [r4, #32]
   19116:	4b06      	ldr	r3, [pc, #24]	; (19130 <std.isra.0+0x44>)
   19118:	3058      	adds	r0, #88	; 0x58
   1911a:	6263      	str	r3, [r4, #36]	; 0x24
   1911c:	4b05      	ldr	r3, [pc, #20]	; (19134 <std.isra.0+0x48>)
   1911e:	62a3      	str	r3, [r4, #40]	; 0x28
   19120:	4b05      	ldr	r3, [pc, #20]	; (19138 <std.isra.0+0x4c>)
   19122:	62e3      	str	r3, [r4, #44]	; 0x2c
   19124:	f000 fb5c 	bl	197e0 <__retarget_lock_init_recursive>
   19128:	bd10      	pop	{r4, pc}
   1912a:	46c0      	nop			; (mov r8, r8)
   1912c:	0001a9f9 	.word	0x0001a9f9
   19130:	0001aa21 	.word	0x0001aa21
   19134:	0001aa5d 	.word	0x0001aa5d
   19138:	0001aa89 	.word	0x0001aa89

0001913c <__sinit>:
   1913c:	b570      	push	{r4, r5, r6, lr}
   1913e:	0004      	movs	r4, r0
   19140:	4d14      	ldr	r5, [pc, #80]	; (19194 <__sinit+0x58>)
   19142:	0028      	movs	r0, r5
   19144:	f000 fb50 	bl	197e8 <__retarget_lock_acquire_recursive>
   19148:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   1914a:	2b00      	cmp	r3, #0
   1914c:	d11d      	bne.n	1918a <__sinit+0x4e>
   1914e:	4a12      	ldr	r2, [pc, #72]	; (19198 <__sinit+0x5c>)
   19150:	2104      	movs	r1, #4
   19152:	63e2      	str	r2, [r4, #60]	; 0x3c
   19154:	22b8      	movs	r2, #184	; 0xb8
   19156:	0092      	lsls	r2, r2, #2
   19158:	50a3      	str	r3, [r4, r2]
   1915a:	23b9      	movs	r3, #185	; 0xb9
   1915c:	2203      	movs	r2, #3
   1915e:	009b      	lsls	r3, r3, #2
   19160:	50e2      	str	r2, [r4, r3]
   19162:	3308      	adds	r3, #8
   19164:	18e2      	adds	r2, r4, r3
   19166:	3b04      	subs	r3, #4
   19168:	50e2      	str	r2, [r4, r3]
   1916a:	6860      	ldr	r0, [r4, #4]
   1916c:	2200      	movs	r2, #0
   1916e:	f7ff ffbd 	bl	190ec <std.isra.0>
   19172:	2201      	movs	r2, #1
   19174:	2109      	movs	r1, #9
   19176:	68a0      	ldr	r0, [r4, #8]
   19178:	f7ff ffb8 	bl	190ec <std.isra.0>
   1917c:	2202      	movs	r2, #2
   1917e:	2112      	movs	r1, #18
   19180:	68e0      	ldr	r0, [r4, #12]
   19182:	f7ff ffb3 	bl	190ec <std.isra.0>
   19186:	2301      	movs	r3, #1
   19188:	63a3      	str	r3, [r4, #56]	; 0x38
   1918a:	0028      	movs	r0, r5
   1918c:	f000 fb2e 	bl	197ec <__retarget_lock_release_recursive>
   19190:	bd70      	pop	{r4, r5, r6, pc}
   19192:	46c0      	nop			; (mov r8, r8)
   19194:	20001db4 	.word	0x20001db4
   19198:	000190dd 	.word	0x000190dd

0001919c <__sfp_lock_acquire>:
   1919c:	b510      	push	{r4, lr}
   1919e:	4802      	ldr	r0, [pc, #8]	; (191a8 <__sfp_lock_acquire+0xc>)
   191a0:	f000 fb22 	bl	197e8 <__retarget_lock_acquire_recursive>
   191a4:	bd10      	pop	{r4, pc}
   191a6:	46c0      	nop			; (mov r8, r8)
   191a8:	20001dc8 	.word	0x20001dc8

000191ac <__sfp_lock_release>:
   191ac:	b510      	push	{r4, lr}
   191ae:	4802      	ldr	r0, [pc, #8]	; (191b8 <__sfp_lock_release+0xc>)
   191b0:	f000 fb1c 	bl	197ec <__retarget_lock_release_recursive>
   191b4:	bd10      	pop	{r4, pc}
   191b6:	46c0      	nop			; (mov r8, r8)
   191b8:	20001dc8 	.word	0x20001dc8

000191bc <__libc_fini_array>:
   191bc:	b570      	push	{r4, r5, r6, lr}
   191be:	4b09      	ldr	r3, [pc, #36]	; (191e4 <__libc_fini_array+0x28>)
   191c0:	4c09      	ldr	r4, [pc, #36]	; (191e8 <__libc_fini_array+0x2c>)
   191c2:	1ae4      	subs	r4, r4, r3
   191c4:	10a4      	asrs	r4, r4, #2
   191c6:	d009      	beq.n	191dc <__libc_fini_array+0x20>
   191c8:	4a08      	ldr	r2, [pc, #32]	; (191ec <__libc_fini_array+0x30>)
   191ca:	18a5      	adds	r5, r4, r2
   191cc:	00ad      	lsls	r5, r5, #2
   191ce:	18ed      	adds	r5, r5, r3
   191d0:	682b      	ldr	r3, [r5, #0]
   191d2:	3c01      	subs	r4, #1
   191d4:	4798      	blx	r3
   191d6:	3d04      	subs	r5, #4
   191d8:	2c00      	cmp	r4, #0
   191da:	d1f9      	bne.n	191d0 <__libc_fini_array+0x14>
   191dc:	f004 f87e 	bl	1d2dc <_fini>
   191e0:	bd70      	pop	{r4, r5, r6, pc}
   191e2:	46c0      	nop			; (mov r8, r8)
   191e4:	0001d2e8 	.word	0x0001d2e8
   191e8:	0001d2ec 	.word	0x0001d2ec
   191ec:	3fffffff 	.word	0x3fffffff

000191f0 <_malloc_trim_r>:
   191f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   191f2:	000c      	movs	r4, r1
   191f4:	0006      	movs	r6, r0
   191f6:	f000 fed7 	bl	19fa8 <__malloc_lock>
   191fa:	4f20      	ldr	r7, [pc, #128]	; (1927c <_malloc_trim_r+0x8c>)
   191fc:	68bb      	ldr	r3, [r7, #8]
   191fe:	685d      	ldr	r5, [r3, #4]
   19200:	2303      	movs	r3, #3
   19202:	439d      	bics	r5, r3
   19204:	4b1e      	ldr	r3, [pc, #120]	; (19280 <_malloc_trim_r+0x90>)
   19206:	1b2c      	subs	r4, r5, r4
   19208:	469c      	mov	ip, r3
   1920a:	4464      	add	r4, ip
   1920c:	0b24      	lsrs	r4, r4, #12
   1920e:	4b1d      	ldr	r3, [pc, #116]	; (19284 <_malloc_trim_r+0x94>)
   19210:	3c01      	subs	r4, #1
   19212:	0324      	lsls	r4, r4, #12
   19214:	429c      	cmp	r4, r3
   19216:	dd07      	ble.n	19228 <_malloc_trim_r+0x38>
   19218:	2100      	movs	r1, #0
   1921a:	0030      	movs	r0, r6
   1921c:	f001 fbda 	bl	1a9d4 <_sbrk_r>
   19220:	68bb      	ldr	r3, [r7, #8]
   19222:	195b      	adds	r3, r3, r5
   19224:	4298      	cmp	r0, r3
   19226:	d004      	beq.n	19232 <_malloc_trim_r+0x42>
   19228:	0030      	movs	r0, r6
   1922a:	f000 fec5 	bl	19fb8 <__malloc_unlock>
   1922e:	2000      	movs	r0, #0
   19230:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   19232:	4261      	negs	r1, r4
   19234:	0030      	movs	r0, r6
   19236:	f001 fbcd 	bl	1a9d4 <_sbrk_r>
   1923a:	1c43      	adds	r3, r0, #1
   1923c:	d00d      	beq.n	1925a <_malloc_trim_r+0x6a>
   1923e:	2201      	movs	r2, #1
   19240:	68bb      	ldr	r3, [r7, #8]
   19242:	1b2d      	subs	r5, r5, r4
   19244:	4315      	orrs	r5, r2
   19246:	605d      	str	r5, [r3, #4]
   19248:	4b0f      	ldr	r3, [pc, #60]	; (19288 <_malloc_trim_r+0x98>)
   1924a:	0030      	movs	r0, r6
   1924c:	681a      	ldr	r2, [r3, #0]
   1924e:	1b14      	subs	r4, r2, r4
   19250:	601c      	str	r4, [r3, #0]
   19252:	f000 feb1 	bl	19fb8 <__malloc_unlock>
   19256:	2001      	movs	r0, #1
   19258:	e7ea      	b.n	19230 <_malloc_trim_r+0x40>
   1925a:	2100      	movs	r1, #0
   1925c:	0030      	movs	r0, r6
   1925e:	f001 fbb9 	bl	1a9d4 <_sbrk_r>
   19262:	68ba      	ldr	r2, [r7, #8]
   19264:	1a83      	subs	r3, r0, r2
   19266:	2b0f      	cmp	r3, #15
   19268:	ddde      	ble.n	19228 <_malloc_trim_r+0x38>
   1926a:	4908      	ldr	r1, [pc, #32]	; (1928c <_malloc_trim_r+0x9c>)
   1926c:	6809      	ldr	r1, [r1, #0]
   1926e:	1a40      	subs	r0, r0, r1
   19270:	4905      	ldr	r1, [pc, #20]	; (19288 <_malloc_trim_r+0x98>)
   19272:	6008      	str	r0, [r1, #0]
   19274:	2101      	movs	r1, #1
   19276:	430b      	orrs	r3, r1
   19278:	6053      	str	r3, [r2, #4]
   1927a:	e7d5      	b.n	19228 <_malloc_trim_r+0x38>
   1927c:	20000670 	.word	0x20000670
   19280:	00000fef 	.word	0x00000fef
   19284:	00000fff 	.word	0x00000fff
   19288:	200010c8 	.word	0x200010c8
   1928c:	20000a78 	.word	0x20000a78

00019290 <_free_r>:
   19290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   19292:	0004      	movs	r4, r0
   19294:	1e0d      	subs	r5, r1, #0
   19296:	d03c      	beq.n	19312 <_free_r+0x82>
   19298:	f000 fe86 	bl	19fa8 <__malloc_lock>
   1929c:	0029      	movs	r1, r5
   1929e:	3908      	subs	r1, #8
   192a0:	6848      	ldr	r0, [r1, #4]
   192a2:	2301      	movs	r3, #1
   192a4:	0005      	movs	r5, r0
   192a6:	2603      	movs	r6, #3
   192a8:	439d      	bics	r5, r3
   192aa:	194a      	adds	r2, r1, r5
   192ac:	469c      	mov	ip, r3
   192ae:	4f61      	ldr	r7, [pc, #388]	; (19434 <_free_r+0x1a4>)
   192b0:	6853      	ldr	r3, [r2, #4]
   192b2:	43b3      	bics	r3, r6
   192b4:	68be      	ldr	r6, [r7, #8]
   192b6:	42b2      	cmp	r2, r6
   192b8:	d056      	beq.n	19368 <_free_r+0xd8>
   192ba:	4666      	mov	r6, ip
   192bc:	6053      	str	r3, [r2, #4]
   192be:	4206      	tst	r6, r0
   192c0:	d10a      	bne.n	192d8 <_free_r+0x48>
   192c2:	003e      	movs	r6, r7
   192c4:	6808      	ldr	r0, [r1, #0]
   192c6:	3608      	adds	r6, #8
   192c8:	1a09      	subs	r1, r1, r0
   192ca:	182d      	adds	r5, r5, r0
   192cc:	6888      	ldr	r0, [r1, #8]
   192ce:	42b0      	cmp	r0, r6
   192d0:	d065      	beq.n	1939e <_free_r+0x10e>
   192d2:	68ce      	ldr	r6, [r1, #12]
   192d4:	60c6      	str	r6, [r0, #12]
   192d6:	60b0      	str	r0, [r6, #8]
   192d8:	2001      	movs	r0, #1
   192da:	18d6      	adds	r6, r2, r3
   192dc:	6876      	ldr	r6, [r6, #4]
   192de:	4206      	tst	r6, r0
   192e0:	d033      	beq.n	1934a <_free_r+0xba>
   192e2:	4b55      	ldr	r3, [pc, #340]	; (19438 <_free_r+0x1a8>)
   192e4:	4328      	orrs	r0, r5
   192e6:	6048      	str	r0, [r1, #4]
   192e8:	514d      	str	r5, [r1, r5]
   192ea:	429d      	cmp	r5, r3
   192ec:	d812      	bhi.n	19314 <_free_r+0x84>
   192ee:	08ed      	lsrs	r5, r5, #3
   192f0:	3bff      	subs	r3, #255	; 0xff
   192f2:	10aa      	asrs	r2, r5, #2
   192f4:	3bff      	subs	r3, #255	; 0xff
   192f6:	4093      	lsls	r3, r2
   192f8:	687a      	ldr	r2, [r7, #4]
   192fa:	00ed      	lsls	r5, r5, #3
   192fc:	4313      	orrs	r3, r2
   192fe:	607b      	str	r3, [r7, #4]
   19300:	19ef      	adds	r7, r5, r7
   19302:	68bb      	ldr	r3, [r7, #8]
   19304:	60cf      	str	r7, [r1, #12]
   19306:	608b      	str	r3, [r1, #8]
   19308:	60b9      	str	r1, [r7, #8]
   1930a:	60d9      	str	r1, [r3, #12]
   1930c:	0020      	movs	r0, r4
   1930e:	f000 fe53 	bl	19fb8 <__malloc_unlock>
   19312:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   19314:	0a68      	lsrs	r0, r5, #9
   19316:	2804      	cmp	r0, #4
   19318:	d850      	bhi.n	193bc <_free_r+0x12c>
   1931a:	09a8      	lsrs	r0, r5, #6
   1931c:	0002      	movs	r2, r0
   1931e:	3039      	adds	r0, #57	; 0x39
   19320:	3238      	adds	r2, #56	; 0x38
   19322:	00c0      	lsls	r0, r0, #3
   19324:	1838      	adds	r0, r7, r0
   19326:	3808      	subs	r0, #8
   19328:	6883      	ldr	r3, [r0, #8]
   1932a:	2603      	movs	r6, #3
   1932c:	4298      	cmp	r0, r3
   1932e:	d04c      	beq.n	193ca <_free_r+0x13a>
   19330:	685a      	ldr	r2, [r3, #4]
   19332:	43b2      	bics	r2, r6
   19334:	4295      	cmp	r5, r2
   19336:	d230      	bcs.n	1939a <_free_r+0x10a>
   19338:	689b      	ldr	r3, [r3, #8]
   1933a:	4298      	cmp	r0, r3
   1933c:	d1f8      	bne.n	19330 <_free_r+0xa0>
   1933e:	68c3      	ldr	r3, [r0, #12]
   19340:	60cb      	str	r3, [r1, #12]
   19342:	6088      	str	r0, [r1, #8]
   19344:	6099      	str	r1, [r3, #8]
   19346:	60c1      	str	r1, [r0, #12]
   19348:	e7e0      	b.n	1930c <_free_r+0x7c>
   1934a:	18ed      	adds	r5, r5, r3
   1934c:	4e3b      	ldr	r6, [pc, #236]	; (1943c <_free_r+0x1ac>)
   1934e:	6893      	ldr	r3, [r2, #8]
   19350:	42b3      	cmp	r3, r6
   19352:	d042      	beq.n	193da <_free_r+0x14a>
   19354:	68d2      	ldr	r2, [r2, #12]
   19356:	4328      	orrs	r0, r5
   19358:	60da      	str	r2, [r3, #12]
   1935a:	6093      	str	r3, [r2, #8]
   1935c:	4b36      	ldr	r3, [pc, #216]	; (19438 <_free_r+0x1a8>)
   1935e:	6048      	str	r0, [r1, #4]
   19360:	514d      	str	r5, [r1, r5]
   19362:	429d      	cmp	r5, r3
   19364:	d8d6      	bhi.n	19314 <_free_r+0x84>
   19366:	e7c2      	b.n	192ee <_free_r+0x5e>
   19368:	4662      	mov	r2, ip
   1936a:	18eb      	adds	r3, r5, r3
   1936c:	4202      	tst	r2, r0
   1936e:	d106      	bne.n	1937e <_free_r+0xee>
   19370:	680a      	ldr	r2, [r1, #0]
   19372:	1a89      	subs	r1, r1, r2
   19374:	6888      	ldr	r0, [r1, #8]
   19376:	189b      	adds	r3, r3, r2
   19378:	68ca      	ldr	r2, [r1, #12]
   1937a:	60c2      	str	r2, [r0, #12]
   1937c:	6090      	str	r0, [r2, #8]
   1937e:	2201      	movs	r2, #1
   19380:	431a      	orrs	r2, r3
   19382:	604a      	str	r2, [r1, #4]
   19384:	4a2e      	ldr	r2, [pc, #184]	; (19440 <_free_r+0x1b0>)
   19386:	60b9      	str	r1, [r7, #8]
   19388:	6812      	ldr	r2, [r2, #0]
   1938a:	4293      	cmp	r3, r2
   1938c:	d3be      	bcc.n	1930c <_free_r+0x7c>
   1938e:	4b2d      	ldr	r3, [pc, #180]	; (19444 <_free_r+0x1b4>)
   19390:	0020      	movs	r0, r4
   19392:	6819      	ldr	r1, [r3, #0]
   19394:	f7ff ff2c 	bl	191f0 <_malloc_trim_r>
   19398:	e7b8      	b.n	1930c <_free_r+0x7c>
   1939a:	0018      	movs	r0, r3
   1939c:	e7cf      	b.n	1933e <_free_r+0xae>
   1939e:	4666      	mov	r6, ip
   193a0:	18d0      	adds	r0, r2, r3
   193a2:	6840      	ldr	r0, [r0, #4]
   193a4:	4230      	tst	r0, r6
   193a6:	d13f      	bne.n	19428 <_free_r+0x198>
   193a8:	6890      	ldr	r0, [r2, #8]
   193aa:	195d      	adds	r5, r3, r5
   193ac:	68d3      	ldr	r3, [r2, #12]
   193ae:	60c3      	str	r3, [r0, #12]
   193b0:	6098      	str	r0, [r3, #8]
   193b2:	4663      	mov	r3, ip
   193b4:	432b      	orrs	r3, r5
   193b6:	604b      	str	r3, [r1, #4]
   193b8:	514d      	str	r5, [r1, r5]
   193ba:	e7a7      	b.n	1930c <_free_r+0x7c>
   193bc:	2814      	cmp	r0, #20
   193be:	d814      	bhi.n	193ea <_free_r+0x15a>
   193c0:	0002      	movs	r2, r0
   193c2:	305c      	adds	r0, #92	; 0x5c
   193c4:	325b      	adds	r2, #91	; 0x5b
   193c6:	00c0      	lsls	r0, r0, #3
   193c8:	e7ac      	b.n	19324 <_free_r+0x94>
   193ca:	2301      	movs	r3, #1
   193cc:	1092      	asrs	r2, r2, #2
   193ce:	4093      	lsls	r3, r2
   193d0:	687a      	ldr	r2, [r7, #4]
   193d2:	4313      	orrs	r3, r2
   193d4:	607b      	str	r3, [r7, #4]
   193d6:	0003      	movs	r3, r0
   193d8:	e7b2      	b.n	19340 <_free_r+0xb0>
   193da:	4328      	orrs	r0, r5
   193dc:	60d9      	str	r1, [r3, #12]
   193de:	6099      	str	r1, [r3, #8]
   193e0:	60cb      	str	r3, [r1, #12]
   193e2:	608b      	str	r3, [r1, #8]
   193e4:	6048      	str	r0, [r1, #4]
   193e6:	514d      	str	r5, [r1, r5]
   193e8:	e790      	b.n	1930c <_free_r+0x7c>
   193ea:	2854      	cmp	r0, #84	; 0x54
   193ec:	d805      	bhi.n	193fa <_free_r+0x16a>
   193ee:	0b28      	lsrs	r0, r5, #12
   193f0:	0002      	movs	r2, r0
   193f2:	306f      	adds	r0, #111	; 0x6f
   193f4:	326e      	adds	r2, #110	; 0x6e
   193f6:	00c0      	lsls	r0, r0, #3
   193f8:	e794      	b.n	19324 <_free_r+0x94>
   193fa:	22aa      	movs	r2, #170	; 0xaa
   193fc:	0052      	lsls	r2, r2, #1
   193fe:	4290      	cmp	r0, r2
   19400:	d805      	bhi.n	1940e <_free_r+0x17e>
   19402:	0be8      	lsrs	r0, r5, #15
   19404:	0002      	movs	r2, r0
   19406:	3078      	adds	r0, #120	; 0x78
   19408:	3277      	adds	r2, #119	; 0x77
   1940a:	00c0      	lsls	r0, r0, #3
   1940c:	e78a      	b.n	19324 <_free_r+0x94>
   1940e:	4a0e      	ldr	r2, [pc, #56]	; (19448 <_free_r+0x1b8>)
   19410:	4290      	cmp	r0, r2
   19412:	d805      	bhi.n	19420 <_free_r+0x190>
   19414:	0ca8      	lsrs	r0, r5, #18
   19416:	0002      	movs	r2, r0
   19418:	307d      	adds	r0, #125	; 0x7d
   1941a:	327c      	adds	r2, #124	; 0x7c
   1941c:	00c0      	lsls	r0, r0, #3
   1941e:	e781      	b.n	19324 <_free_r+0x94>
   19420:	20fe      	movs	r0, #254	; 0xfe
   19422:	227e      	movs	r2, #126	; 0x7e
   19424:	0080      	lsls	r0, r0, #2
   19426:	e77d      	b.n	19324 <_free_r+0x94>
   19428:	4663      	mov	r3, ip
   1942a:	432b      	orrs	r3, r5
   1942c:	604b      	str	r3, [r1, #4]
   1942e:	6015      	str	r5, [r2, #0]
   19430:	e76c      	b.n	1930c <_free_r+0x7c>
   19432:	46c0      	nop			; (mov r8, r8)
   19434:	20000670 	.word	0x20000670
   19438:	000001ff 	.word	0x000001ff
   1943c:	20000678 	.word	0x20000678
   19440:	20000a7c 	.word	0x20000a7c
   19444:	200010f8 	.word	0x200010f8
   19448:	00000554 	.word	0x00000554

0001944c <__sfvwrite_r>:
   1944c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1944e:	464e      	mov	r6, r9
   19450:	46de      	mov	lr, fp
   19452:	4657      	mov	r7, sl
   19454:	4645      	mov	r5, r8
   19456:	b5e0      	push	{r5, r6, r7, lr}
   19458:	6893      	ldr	r3, [r2, #8]
   1945a:	b083      	sub	sp, #12
   1945c:	9000      	str	r0, [sp, #0]
   1945e:	000c      	movs	r4, r1
   19460:	0016      	movs	r6, r2
   19462:	2b00      	cmp	r3, #0
   19464:	d025      	beq.n	194b2 <__sfvwrite_r+0x66>
   19466:	898b      	ldrh	r3, [r1, #12]
   19468:	071a      	lsls	r2, r3, #28
   1946a:	d52a      	bpl.n	194c2 <__sfvwrite_r+0x76>
   1946c:	690a      	ldr	r2, [r1, #16]
   1946e:	2a00      	cmp	r2, #0
   19470:	d027      	beq.n	194c2 <__sfvwrite_r+0x76>
   19472:	6832      	ldr	r2, [r6, #0]
   19474:	4693      	mov	fp, r2
   19476:	079a      	lsls	r2, r3, #30
   19478:	d52f      	bpl.n	194da <__sfvwrite_r+0x8e>
   1947a:	4bb2      	ldr	r3, [pc, #712]	; (19744 <__sfvwrite_r+0x2f8>)
   1947c:	2700      	movs	r7, #0
   1947e:	2500      	movs	r5, #0
   19480:	4698      	mov	r8, r3
   19482:	46b1      	mov	r9, r6
   19484:	2d00      	cmp	r5, #0
   19486:	d100      	bne.n	1948a <__sfvwrite_r+0x3e>
   19488:	e072      	b.n	19570 <__sfvwrite_r+0x124>
   1948a:	002b      	movs	r3, r5
   1948c:	4545      	cmp	r5, r8
   1948e:	d900      	bls.n	19492 <__sfvwrite_r+0x46>
   19490:	4bac      	ldr	r3, [pc, #688]	; (19744 <__sfvwrite_r+0x2f8>)
   19492:	003a      	movs	r2, r7
   19494:	69e1      	ldr	r1, [r4, #28]
   19496:	9800      	ldr	r0, [sp, #0]
   19498:	6a66      	ldr	r6, [r4, #36]	; 0x24
   1949a:	47b0      	blx	r6
   1949c:	2800      	cmp	r0, #0
   1949e:	dc00      	bgt.n	194a2 <__sfvwrite_r+0x56>
   194a0:	e073      	b.n	1958a <__sfvwrite_r+0x13e>
   194a2:	464b      	mov	r3, r9
   194a4:	689b      	ldr	r3, [r3, #8]
   194a6:	183f      	adds	r7, r7, r0
   194a8:	1a2d      	subs	r5, r5, r0
   194aa:	1a18      	subs	r0, r3, r0
   194ac:	464b      	mov	r3, r9
   194ae:	6098      	str	r0, [r3, #8]
   194b0:	d1e8      	bne.n	19484 <__sfvwrite_r+0x38>
   194b2:	2000      	movs	r0, #0
   194b4:	b003      	add	sp, #12
   194b6:	bc3c      	pop	{r2, r3, r4, r5}
   194b8:	4690      	mov	r8, r2
   194ba:	4699      	mov	r9, r3
   194bc:	46a2      	mov	sl, r4
   194be:	46ab      	mov	fp, r5
   194c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   194c2:	0021      	movs	r1, r4
   194c4:	9800      	ldr	r0, [sp, #0]
   194c6:	f7fe fc4b 	bl	17d60 <__swsetup_r>
   194ca:	2800      	cmp	r0, #0
   194cc:	d000      	beq.n	194d0 <__sfvwrite_r+0x84>
   194ce:	e130      	b.n	19732 <__sfvwrite_r+0x2e6>
   194d0:	6832      	ldr	r2, [r6, #0]
   194d2:	89a3      	ldrh	r3, [r4, #12]
   194d4:	4693      	mov	fp, r2
   194d6:	079a      	lsls	r2, r3, #30
   194d8:	d4cf      	bmi.n	1947a <__sfvwrite_r+0x2e>
   194da:	07da      	lsls	r2, r3, #31
   194dc:	d55d      	bpl.n	1959a <__sfvwrite_r+0x14e>
   194de:	2300      	movs	r3, #0
   194e0:	2000      	movs	r0, #0
   194e2:	469a      	mov	sl, r3
   194e4:	2700      	movs	r7, #0
   194e6:	001d      	movs	r5, r3
   194e8:	46b1      	mov	r9, r6
   194ea:	e029      	b.n	19540 <__sfvwrite_r+0xf4>
   194ec:	2800      	cmp	r0, #0
   194ee:	d033      	beq.n	19558 <__sfvwrite_r+0x10c>
   194f0:	46a8      	mov	r8, r5
   194f2:	42bd      	cmp	r5, r7
   194f4:	d900      	bls.n	194f8 <__sfvwrite_r+0xac>
   194f6:	46b8      	mov	r8, r7
   194f8:	6820      	ldr	r0, [r4, #0]
   194fa:	6922      	ldr	r2, [r4, #16]
   194fc:	4646      	mov	r6, r8
   194fe:	6963      	ldr	r3, [r4, #20]
   19500:	4290      	cmp	r0, r2
   19502:	d907      	bls.n	19514 <__sfvwrite_r+0xc8>
   19504:	68a2      	ldr	r2, [r4, #8]
   19506:	4694      	mov	ip, r2
   19508:	449c      	add	ip, r3
   1950a:	4662      	mov	r2, ip
   1950c:	9201      	str	r2, [sp, #4]
   1950e:	45e0      	cmp	r8, ip
   19510:	dd00      	ble.n	19514 <__sfvwrite_r+0xc8>
   19512:	e0e9      	b.n	196e8 <__sfvwrite_r+0x29c>
   19514:	4598      	cmp	r8, r3
   19516:	da00      	bge.n	1951a <__sfvwrite_r+0xce>
   19518:	e08f      	b.n	1963a <__sfvwrite_r+0x1ee>
   1951a:	6a66      	ldr	r6, [r4, #36]	; 0x24
   1951c:	4652      	mov	r2, sl
   1951e:	69e1      	ldr	r1, [r4, #28]
   19520:	9800      	ldr	r0, [sp, #0]
   19522:	47b0      	blx	r6
   19524:	1e06      	subs	r6, r0, #0
   19526:	dd30      	ble.n	1958a <__sfvwrite_r+0x13e>
   19528:	1bad      	subs	r5, r5, r6
   1952a:	2001      	movs	r0, #1
   1952c:	2d00      	cmp	r5, #0
   1952e:	d026      	beq.n	1957e <__sfvwrite_r+0x132>
   19530:	464b      	mov	r3, r9
   19532:	689b      	ldr	r3, [r3, #8]
   19534:	44b2      	add	sl, r6
   19536:	1bbf      	subs	r7, r7, r6
   19538:	1b9e      	subs	r6, r3, r6
   1953a:	464b      	mov	r3, r9
   1953c:	609e      	str	r6, [r3, #8]
   1953e:	d0b8      	beq.n	194b2 <__sfvwrite_r+0x66>
   19540:	2f00      	cmp	r7, #0
   19542:	d1d3      	bne.n	194ec <__sfvwrite_r+0xa0>
   19544:	465b      	mov	r3, fp
   19546:	681b      	ldr	r3, [r3, #0]
   19548:	469a      	mov	sl, r3
   1954a:	465b      	mov	r3, fp
   1954c:	685f      	ldr	r7, [r3, #4]
   1954e:	2308      	movs	r3, #8
   19550:	469c      	mov	ip, r3
   19552:	44e3      	add	fp, ip
   19554:	2f00      	cmp	r7, #0
   19556:	d0f5      	beq.n	19544 <__sfvwrite_r+0xf8>
   19558:	003a      	movs	r2, r7
   1955a:	210a      	movs	r1, #10
   1955c:	4650      	mov	r0, sl
   1955e:	f000 fc93 	bl	19e88 <memchr>
   19562:	2800      	cmp	r0, #0
   19564:	d100      	bne.n	19568 <__sfvwrite_r+0x11c>
   19566:	e0e2      	b.n	1972e <__sfvwrite_r+0x2e2>
   19568:	4653      	mov	r3, sl
   1956a:	3001      	adds	r0, #1
   1956c:	1ac5      	subs	r5, r0, r3
   1956e:	e7bf      	b.n	194f0 <__sfvwrite_r+0xa4>
   19570:	465b      	mov	r3, fp
   19572:	681f      	ldr	r7, [r3, #0]
   19574:	685d      	ldr	r5, [r3, #4]
   19576:	2308      	movs	r3, #8
   19578:	469c      	mov	ip, r3
   1957a:	44e3      	add	fp, ip
   1957c:	e782      	b.n	19484 <__sfvwrite_r+0x38>
   1957e:	0021      	movs	r1, r4
   19580:	9800      	ldr	r0, [sp, #0]
   19582:	f7ff fd81 	bl	19088 <_fflush_r>
   19586:	2800      	cmp	r0, #0
   19588:	d0d2      	beq.n	19530 <__sfvwrite_r+0xe4>
   1958a:	220c      	movs	r2, #12
   1958c:	5ea3      	ldrsh	r3, [r4, r2]
   1958e:	2240      	movs	r2, #64	; 0x40
   19590:	2001      	movs	r0, #1
   19592:	4313      	orrs	r3, r2
   19594:	81a3      	strh	r3, [r4, #12]
   19596:	4240      	negs	r0, r0
   19598:	e78c      	b.n	194b4 <__sfvwrite_r+0x68>
   1959a:	2200      	movs	r2, #0
   1959c:	4691      	mov	r9, r2
   1959e:	464d      	mov	r5, r9
   195a0:	2d00      	cmp	r5, #0
   195a2:	d023      	beq.n	195ec <__sfvwrite_r+0x1a0>
   195a4:	68a2      	ldr	r2, [r4, #8]
   195a6:	4690      	mov	r8, r2
   195a8:	2280      	movs	r2, #128	; 0x80
   195aa:	0092      	lsls	r2, r2, #2
   195ac:	4213      	tst	r3, r2
   195ae:	d026      	beq.n	195fe <__sfvwrite_r+0x1b2>
   195b0:	46c2      	mov	sl, r8
   195b2:	4545      	cmp	r5, r8
   195b4:	d34d      	bcc.n	19652 <__sfvwrite_r+0x206>
   195b6:	2290      	movs	r2, #144	; 0x90
   195b8:	00d2      	lsls	r2, r2, #3
   195ba:	4213      	tst	r3, r2
   195bc:	d14e      	bne.n	1965c <__sfvwrite_r+0x210>
   195be:	002f      	movs	r7, r5
   195c0:	6820      	ldr	r0, [r4, #0]
   195c2:	4652      	mov	r2, sl
   195c4:	4649      	mov	r1, r9
   195c6:	f000 fc9f 	bl	19f08 <memmove>
   195ca:	4642      	mov	r2, r8
   195cc:	68a3      	ldr	r3, [r4, #8]
   195ce:	1a98      	subs	r0, r3, r2
   195d0:	6823      	ldr	r3, [r4, #0]
   195d2:	60a0      	str	r0, [r4, #8]
   195d4:	4453      	add	r3, sl
   195d6:	6023      	str	r3, [r4, #0]
   195d8:	68b3      	ldr	r3, [r6, #8]
   195da:	44b9      	add	r9, r7
   195dc:	1bed      	subs	r5, r5, r7
   195de:	1bdf      	subs	r7, r3, r7
   195e0:	60b7      	str	r7, [r6, #8]
   195e2:	d100      	bne.n	195e6 <__sfvwrite_r+0x19a>
   195e4:	e765      	b.n	194b2 <__sfvwrite_r+0x66>
   195e6:	89a3      	ldrh	r3, [r4, #12]
   195e8:	2d00      	cmp	r5, #0
   195ea:	d1db      	bne.n	195a4 <__sfvwrite_r+0x158>
   195ec:	465a      	mov	r2, fp
   195ee:	6812      	ldr	r2, [r2, #0]
   195f0:	4691      	mov	r9, r2
   195f2:	465a      	mov	r2, fp
   195f4:	6855      	ldr	r5, [r2, #4]
   195f6:	2208      	movs	r2, #8
   195f8:	4694      	mov	ip, r2
   195fa:	44e3      	add	fp, ip
   195fc:	e7d0      	b.n	195a0 <__sfvwrite_r+0x154>
   195fe:	6820      	ldr	r0, [r4, #0]
   19600:	6923      	ldr	r3, [r4, #16]
   19602:	4298      	cmp	r0, r3
   19604:	d802      	bhi.n	1960c <__sfvwrite_r+0x1c0>
   19606:	6967      	ldr	r7, [r4, #20]
   19608:	42bd      	cmp	r5, r7
   1960a:	d259      	bcs.n	196c0 <__sfvwrite_r+0x274>
   1960c:	4647      	mov	r7, r8
   1960e:	42af      	cmp	r7, r5
   19610:	d900      	bls.n	19614 <__sfvwrite_r+0x1c8>
   19612:	002f      	movs	r7, r5
   19614:	003a      	movs	r2, r7
   19616:	4649      	mov	r1, r9
   19618:	f000 fc76 	bl	19f08 <memmove>
   1961c:	68a3      	ldr	r3, [r4, #8]
   1961e:	6822      	ldr	r2, [r4, #0]
   19620:	1bdb      	subs	r3, r3, r7
   19622:	19d2      	adds	r2, r2, r7
   19624:	60a3      	str	r3, [r4, #8]
   19626:	6022      	str	r2, [r4, #0]
   19628:	2b00      	cmp	r3, #0
   1962a:	d1d5      	bne.n	195d8 <__sfvwrite_r+0x18c>
   1962c:	0021      	movs	r1, r4
   1962e:	9800      	ldr	r0, [sp, #0]
   19630:	f7ff fd2a 	bl	19088 <_fflush_r>
   19634:	2800      	cmp	r0, #0
   19636:	d0cf      	beq.n	195d8 <__sfvwrite_r+0x18c>
   19638:	e7a7      	b.n	1958a <__sfvwrite_r+0x13e>
   1963a:	4642      	mov	r2, r8
   1963c:	4651      	mov	r1, sl
   1963e:	f000 fc63 	bl	19f08 <memmove>
   19642:	4642      	mov	r2, r8
   19644:	68a3      	ldr	r3, [r4, #8]
   19646:	1a9b      	subs	r3, r3, r2
   19648:	60a3      	str	r3, [r4, #8]
   1964a:	6823      	ldr	r3, [r4, #0]
   1964c:	4443      	add	r3, r8
   1964e:	6023      	str	r3, [r4, #0]
   19650:	e76a      	b.n	19528 <__sfvwrite_r+0xdc>
   19652:	46a8      	mov	r8, r5
   19654:	6820      	ldr	r0, [r4, #0]
   19656:	002f      	movs	r7, r5
   19658:	46aa      	mov	sl, r5
   1965a:	e7b2      	b.n	195c2 <__sfvwrite_r+0x176>
   1965c:	6921      	ldr	r1, [r4, #16]
   1965e:	6822      	ldr	r2, [r4, #0]
   19660:	1a52      	subs	r2, r2, r1
   19662:	4692      	mov	sl, r2
   19664:	6962      	ldr	r2, [r4, #20]
   19666:	0057      	lsls	r7, r2, #1
   19668:	18bf      	adds	r7, r7, r2
   1966a:	0ffa      	lsrs	r2, r7, #31
   1966c:	19d7      	adds	r7, r2, r7
   1966e:	4652      	mov	r2, sl
   19670:	1c50      	adds	r0, r2, #1
   19672:	107f      	asrs	r7, r7, #1
   19674:	1940      	adds	r0, r0, r5
   19676:	003a      	movs	r2, r7
   19678:	42b8      	cmp	r0, r7
   1967a:	d901      	bls.n	19680 <__sfvwrite_r+0x234>
   1967c:	0007      	movs	r7, r0
   1967e:	0002      	movs	r2, r0
   19680:	055b      	lsls	r3, r3, #21
   19682:	d542      	bpl.n	1970a <__sfvwrite_r+0x2be>
   19684:	0011      	movs	r1, r2
   19686:	9800      	ldr	r0, [sp, #0]
   19688:	f000 f934 	bl	198f4 <_malloc_r>
   1968c:	4680      	mov	r8, r0
   1968e:	1e03      	subs	r3, r0, #0
   19690:	d052      	beq.n	19738 <__sfvwrite_r+0x2ec>
   19692:	4652      	mov	r2, sl
   19694:	6921      	ldr	r1, [r4, #16]
   19696:	f7fb f997 	bl	149c8 <memcpy>
   1969a:	89a3      	ldrh	r3, [r4, #12]
   1969c:	4a2a      	ldr	r2, [pc, #168]	; (19748 <__sfvwrite_r+0x2fc>)
   1969e:	4013      	ands	r3, r2
   196a0:	2280      	movs	r2, #128	; 0x80
   196a2:	4313      	orrs	r3, r2
   196a4:	81a3      	strh	r3, [r4, #12]
   196a6:	4643      	mov	r3, r8
   196a8:	4640      	mov	r0, r8
   196aa:	6123      	str	r3, [r4, #16]
   196ac:	4653      	mov	r3, sl
   196ae:	4450      	add	r0, sl
   196b0:	6167      	str	r7, [r4, #20]
   196b2:	1aff      	subs	r7, r7, r3
   196b4:	60a7      	str	r7, [r4, #8]
   196b6:	6020      	str	r0, [r4, #0]
   196b8:	46a8      	mov	r8, r5
   196ba:	002f      	movs	r7, r5
   196bc:	46aa      	mov	sl, r5
   196be:	e780      	b.n	195c2 <__sfvwrite_r+0x176>
   196c0:	4b22      	ldr	r3, [pc, #136]	; (1974c <__sfvwrite_r+0x300>)
   196c2:	0028      	movs	r0, r5
   196c4:	429d      	cmp	r5, r3
   196c6:	d900      	bls.n	196ca <__sfvwrite_r+0x27e>
   196c8:	0018      	movs	r0, r3
   196ca:	0039      	movs	r1, r7
   196cc:	f7f8 f94e 	bl	1196c <__divsi3>
   196d0:	003b      	movs	r3, r7
   196d2:	464a      	mov	r2, r9
   196d4:	4343      	muls	r3, r0
   196d6:	69e1      	ldr	r1, [r4, #28]
   196d8:	9800      	ldr	r0, [sp, #0]
   196da:	6a67      	ldr	r7, [r4, #36]	; 0x24
   196dc:	47b8      	blx	r7
   196de:	2800      	cmp	r0, #0
   196e0:	dc00      	bgt.n	196e4 <__sfvwrite_r+0x298>
   196e2:	e752      	b.n	1958a <__sfvwrite_r+0x13e>
   196e4:	0007      	movs	r7, r0
   196e6:	e777      	b.n	195d8 <__sfvwrite_r+0x18c>
   196e8:	4666      	mov	r6, ip
   196ea:	4651      	mov	r1, sl
   196ec:	f000 fc0c 	bl	19f08 <memmove>
   196f0:	46b4      	mov	ip, r6
   196f2:	6823      	ldr	r3, [r4, #0]
   196f4:	0021      	movs	r1, r4
   196f6:	4463      	add	r3, ip
   196f8:	6023      	str	r3, [r4, #0]
   196fa:	9800      	ldr	r0, [sp, #0]
   196fc:	f7ff fcc4 	bl	19088 <_fflush_r>
   19700:	2800      	cmp	r0, #0
   19702:	d000      	beq.n	19706 <__sfvwrite_r+0x2ba>
   19704:	e741      	b.n	1958a <__sfvwrite_r+0x13e>
   19706:	9e01      	ldr	r6, [sp, #4]
   19708:	e70e      	b.n	19528 <__sfvwrite_r+0xdc>
   1970a:	9800      	ldr	r0, [sp, #0]
   1970c:	f000 ffa4 	bl	1a658 <_realloc_r>
   19710:	4680      	mov	r8, r0
   19712:	2800      	cmp	r0, #0
   19714:	d1c7      	bne.n	196a6 <__sfvwrite_r+0x25a>
   19716:	9d00      	ldr	r5, [sp, #0]
   19718:	6921      	ldr	r1, [r4, #16]
   1971a:	0028      	movs	r0, r5
   1971c:	f7ff fdb8 	bl	19290 <_free_r>
   19720:	2280      	movs	r2, #128	; 0x80
   19722:	89a3      	ldrh	r3, [r4, #12]
   19724:	4393      	bics	r3, r2
   19726:	3a74      	subs	r2, #116	; 0x74
   19728:	b21b      	sxth	r3, r3
   1972a:	602a      	str	r2, [r5, #0]
   1972c:	e72f      	b.n	1958e <__sfvwrite_r+0x142>
   1972e:	1c7d      	adds	r5, r7, #1
   19730:	e6de      	b.n	194f0 <__sfvwrite_r+0xa4>
   19732:	2001      	movs	r0, #1
   19734:	4240      	negs	r0, r0
   19736:	e6bd      	b.n	194b4 <__sfvwrite_r+0x68>
   19738:	9a00      	ldr	r2, [sp, #0]
   1973a:	330c      	adds	r3, #12
   1973c:	6013      	str	r3, [r2, #0]
   1973e:	220c      	movs	r2, #12
   19740:	5ea3      	ldrsh	r3, [r4, r2]
   19742:	e724      	b.n	1958e <__sfvwrite_r+0x142>
   19744:	7ffffc00 	.word	0x7ffffc00
   19748:	fffffb7f 	.word	0xfffffb7f
   1974c:	7fffffff 	.word	0x7fffffff

00019750 <_fwalk_reent>:
   19750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   19752:	4647      	mov	r7, r8
   19754:	46ce      	mov	lr, r9
   19756:	b580      	push	{r7, lr}
   19758:	27b8      	movs	r7, #184	; 0xb8
   1975a:	4680      	mov	r8, r0
   1975c:	00bf      	lsls	r7, r7, #2
   1975e:	4447      	add	r7, r8
   19760:	4689      	mov	r9, r1
   19762:	2600      	movs	r6, #0
   19764:	2f00      	cmp	r7, #0
   19766:	d014      	beq.n	19792 <_fwalk_reent+0x42>
   19768:	687b      	ldr	r3, [r7, #4]
   1976a:	68bc      	ldr	r4, [r7, #8]
   1976c:	1e5d      	subs	r5, r3, #1
   1976e:	d40d      	bmi.n	1978c <_fwalk_reent+0x3c>
   19770:	89a3      	ldrh	r3, [r4, #12]
   19772:	2b01      	cmp	r3, #1
   19774:	d907      	bls.n	19786 <_fwalk_reent+0x36>
   19776:	220e      	movs	r2, #14
   19778:	5ea3      	ldrsh	r3, [r4, r2]
   1977a:	3301      	adds	r3, #1
   1977c:	d003      	beq.n	19786 <_fwalk_reent+0x36>
   1977e:	0021      	movs	r1, r4
   19780:	4640      	mov	r0, r8
   19782:	47c8      	blx	r9
   19784:	4306      	orrs	r6, r0
   19786:	3468      	adds	r4, #104	; 0x68
   19788:	3d01      	subs	r5, #1
   1978a:	d2f1      	bcs.n	19770 <_fwalk_reent+0x20>
   1978c:	683f      	ldr	r7, [r7, #0]
   1978e:	2f00      	cmp	r7, #0
   19790:	d1ea      	bne.n	19768 <_fwalk_reent+0x18>
   19792:	0030      	movs	r0, r6
   19794:	bc0c      	pop	{r2, r3}
   19796:	4690      	mov	r8, r2
   19798:	4699      	mov	r9, r3
   1979a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0001979c <__locale_mb_cur_max>:
   1979c:	4b05      	ldr	r3, [pc, #20]	; (197b4 <__locale_mb_cur_max+0x18>)
   1979e:	681b      	ldr	r3, [r3, #0]
   197a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   197a2:	2b00      	cmp	r3, #0
   197a4:	d003      	beq.n	197ae <__locale_mb_cur_max+0x12>
   197a6:	2294      	movs	r2, #148	; 0x94
   197a8:	0052      	lsls	r2, r2, #1
   197aa:	5c98      	ldrb	r0, [r3, r2]
   197ac:	4770      	bx	lr
   197ae:	4b02      	ldr	r3, [pc, #8]	; (197b8 <__locale_mb_cur_max+0x1c>)
   197b0:	e7f9      	b.n	197a6 <__locale_mb_cur_max+0xa>
   197b2:	46c0      	nop			; (mov r8, r8)
   197b4:	200000d0 	.word	0x200000d0
   197b8:	20000504 	.word	0x20000504

000197bc <__locale_ctype_ptr_l>:
   197bc:	23ec      	movs	r3, #236	; 0xec
   197be:	58c0      	ldr	r0, [r0, r3]
   197c0:	4770      	bx	lr
   197c2:	46c0      	nop			; (mov r8, r8)

000197c4 <_localeconv_r>:
   197c4:	4b04      	ldr	r3, [pc, #16]	; (197d8 <_localeconv_r+0x14>)
   197c6:	681b      	ldr	r3, [r3, #0]
   197c8:	6b58      	ldr	r0, [r3, #52]	; 0x34
   197ca:	2800      	cmp	r0, #0
   197cc:	d001      	beq.n	197d2 <_localeconv_r+0xe>
   197ce:	30f0      	adds	r0, #240	; 0xf0
   197d0:	4770      	bx	lr
   197d2:	4802      	ldr	r0, [pc, #8]	; (197dc <_localeconv_r+0x18>)
   197d4:	e7fb      	b.n	197ce <_localeconv_r+0xa>
   197d6:	46c0      	nop			; (mov r8, r8)
   197d8:	200000d0 	.word	0x200000d0
   197dc:	20000504 	.word	0x20000504

000197e0 <__retarget_lock_init_recursive>:
   197e0:	4770      	bx	lr
   197e2:	46c0      	nop			; (mov r8, r8)

000197e4 <__retarget_lock_close_recursive>:
   197e4:	4770      	bx	lr
   197e6:	46c0      	nop			; (mov r8, r8)

000197e8 <__retarget_lock_acquire_recursive>:
   197e8:	4770      	bx	lr
   197ea:	46c0      	nop			; (mov r8, r8)

000197ec <__retarget_lock_release_recursive>:
   197ec:	4770      	bx	lr
   197ee:	46c0      	nop			; (mov r8, r8)

000197f0 <__swhatbuf_r>:
   197f0:	b570      	push	{r4, r5, r6, lr}
   197f2:	000c      	movs	r4, r1
   197f4:	001e      	movs	r6, r3
   197f6:	230e      	movs	r3, #14
   197f8:	5ec9      	ldrsh	r1, [r1, r3]
   197fa:	b090      	sub	sp, #64	; 0x40
   197fc:	0015      	movs	r5, r2
   197fe:	2900      	cmp	r1, #0
   19800:	db15      	blt.n	1982e <__swhatbuf_r+0x3e>
   19802:	aa01      	add	r2, sp, #4
   19804:	f001 fbdc 	bl	1afc0 <_fstat_r>
   19808:	2800      	cmp	r0, #0
   1980a:	db10      	blt.n	1982e <__swhatbuf_r+0x3e>
   1980c:	22f0      	movs	r2, #240	; 0xf0
   1980e:	9b02      	ldr	r3, [sp, #8]
   19810:	0212      	lsls	r2, r2, #8
   19812:	4013      	ands	r3, r2
   19814:	4a0d      	ldr	r2, [pc, #52]	; (1984c <__swhatbuf_r+0x5c>)
   19816:	2080      	movs	r0, #128	; 0x80
   19818:	4694      	mov	ip, r2
   1981a:	4463      	add	r3, ip
   1981c:	425a      	negs	r2, r3
   1981e:	4153      	adcs	r3, r2
   19820:	6033      	str	r3, [r6, #0]
   19822:	2380      	movs	r3, #128	; 0x80
   19824:	00db      	lsls	r3, r3, #3
   19826:	602b      	str	r3, [r5, #0]
   19828:	0100      	lsls	r0, r0, #4
   1982a:	b010      	add	sp, #64	; 0x40
   1982c:	bd70      	pop	{r4, r5, r6, pc}
   1982e:	2300      	movs	r3, #0
   19830:	6033      	str	r3, [r6, #0]
   19832:	89a3      	ldrh	r3, [r4, #12]
   19834:	061b      	lsls	r3, r3, #24
   19836:	d503      	bpl.n	19840 <__swhatbuf_r+0x50>
   19838:	2340      	movs	r3, #64	; 0x40
   1983a:	2000      	movs	r0, #0
   1983c:	602b      	str	r3, [r5, #0]
   1983e:	e7f4      	b.n	1982a <__swhatbuf_r+0x3a>
   19840:	2380      	movs	r3, #128	; 0x80
   19842:	00db      	lsls	r3, r3, #3
   19844:	602b      	str	r3, [r5, #0]
   19846:	2000      	movs	r0, #0
   19848:	e7ef      	b.n	1982a <__swhatbuf_r+0x3a>
   1984a:	46c0      	nop			; (mov r8, r8)
   1984c:	ffffe000 	.word	0xffffe000

00019850 <__smakebuf_r>:
   19850:	b570      	push	{r4, r5, r6, lr}
   19852:	898b      	ldrh	r3, [r1, #12]
   19854:	b082      	sub	sp, #8
   19856:	0006      	movs	r6, r0
   19858:	000c      	movs	r4, r1
   1985a:	079b      	lsls	r3, r3, #30
   1985c:	d507      	bpl.n	1986e <__smakebuf_r+0x1e>
   1985e:	0023      	movs	r3, r4
   19860:	3343      	adds	r3, #67	; 0x43
   19862:	6023      	str	r3, [r4, #0]
   19864:	6123      	str	r3, [r4, #16]
   19866:	2301      	movs	r3, #1
   19868:	6163      	str	r3, [r4, #20]
   1986a:	b002      	add	sp, #8
   1986c:	bd70      	pop	{r4, r5, r6, pc}
   1986e:	ab01      	add	r3, sp, #4
   19870:	466a      	mov	r2, sp
   19872:	f7ff ffbd 	bl	197f0 <__swhatbuf_r>
   19876:	9900      	ldr	r1, [sp, #0]
   19878:	0005      	movs	r5, r0
   1987a:	0030      	movs	r0, r6
   1987c:	f000 f83a 	bl	198f4 <_malloc_r>
   19880:	2800      	cmp	r0, #0
   19882:	d01e      	beq.n	198c2 <__smakebuf_r+0x72>
   19884:	2280      	movs	r2, #128	; 0x80
   19886:	4b15      	ldr	r3, [pc, #84]	; (198dc <__smakebuf_r+0x8c>)
   19888:	63f3      	str	r3, [r6, #60]	; 0x3c
   1988a:	89a3      	ldrh	r3, [r4, #12]
   1988c:	6020      	str	r0, [r4, #0]
   1988e:	4313      	orrs	r3, r2
   19890:	9a00      	ldr	r2, [sp, #0]
   19892:	b21b      	sxth	r3, r3
   19894:	6162      	str	r2, [r4, #20]
   19896:	9a01      	ldr	r2, [sp, #4]
   19898:	81a3      	strh	r3, [r4, #12]
   1989a:	6120      	str	r0, [r4, #16]
   1989c:	2a00      	cmp	r2, #0
   1989e:	d102      	bne.n	198a6 <__smakebuf_r+0x56>
   198a0:	432b      	orrs	r3, r5
   198a2:	81a3      	strh	r3, [r4, #12]
   198a4:	e7e1      	b.n	1986a <__smakebuf_r+0x1a>
   198a6:	230e      	movs	r3, #14
   198a8:	5ee1      	ldrsh	r1, [r4, r3]
   198aa:	0030      	movs	r0, r6
   198ac:	f001 fb9c 	bl	1afe8 <_isatty_r>
   198b0:	2800      	cmp	r0, #0
   198b2:	d010      	beq.n	198d6 <__smakebuf_r+0x86>
   198b4:	2203      	movs	r2, #3
   198b6:	89a3      	ldrh	r3, [r4, #12]
   198b8:	4393      	bics	r3, r2
   198ba:	2201      	movs	r2, #1
   198bc:	4313      	orrs	r3, r2
   198be:	b21b      	sxth	r3, r3
   198c0:	e7ee      	b.n	198a0 <__smakebuf_r+0x50>
   198c2:	220c      	movs	r2, #12
   198c4:	5ea3      	ldrsh	r3, [r4, r2]
   198c6:	059a      	lsls	r2, r3, #22
   198c8:	d4cf      	bmi.n	1986a <__smakebuf_r+0x1a>
   198ca:	2203      	movs	r2, #3
   198cc:	4393      	bics	r3, r2
   198ce:	2202      	movs	r2, #2
   198d0:	4313      	orrs	r3, r2
   198d2:	81a3      	strh	r3, [r4, #12]
   198d4:	e7c3      	b.n	1985e <__smakebuf_r+0xe>
   198d6:	220c      	movs	r2, #12
   198d8:	5ea3      	ldrsh	r3, [r4, r2]
   198da:	e7e1      	b.n	198a0 <__smakebuf_r+0x50>
   198dc:	000190dd 	.word	0x000190dd

000198e0 <malloc>:
   198e0:	b510      	push	{r4, lr}
   198e2:	4b03      	ldr	r3, [pc, #12]	; (198f0 <malloc+0x10>)
   198e4:	0001      	movs	r1, r0
   198e6:	6818      	ldr	r0, [r3, #0]
   198e8:	f000 f804 	bl	198f4 <_malloc_r>
   198ec:	bd10      	pop	{r4, pc}
   198ee:	46c0      	nop			; (mov r8, r8)
   198f0:	200000d0 	.word	0x200000d0

000198f4 <_malloc_r>:
   198f4:	b5f0      	push	{r4, r5, r6, r7, lr}
   198f6:	4657      	mov	r7, sl
   198f8:	4645      	mov	r5, r8
   198fa:	46de      	mov	lr, fp
   198fc:	464e      	mov	r6, r9
   198fe:	b5e0      	push	{r5, r6, r7, lr}
   19900:	000d      	movs	r5, r1
   19902:	350b      	adds	r5, #11
   19904:	b083      	sub	sp, #12
   19906:	0007      	movs	r7, r0
   19908:	2d16      	cmp	r5, #22
   1990a:	d800      	bhi.n	1990e <_malloc_r+0x1a>
   1990c:	e09f      	b.n	19a4e <_malloc_r+0x15a>
   1990e:	2307      	movs	r3, #7
   19910:	439d      	bics	r5, r3
   19912:	d500      	bpl.n	19916 <_malloc_r+0x22>
   19914:	e0c4      	b.n	19aa0 <_malloc_r+0x1ac>
   19916:	42a9      	cmp	r1, r5
   19918:	d900      	bls.n	1991c <_malloc_r+0x28>
   1991a:	e0c1      	b.n	19aa0 <_malloc_r+0x1ac>
   1991c:	f000 fb44 	bl	19fa8 <__malloc_lock>
   19920:	23f8      	movs	r3, #248	; 0xf8
   19922:	33ff      	adds	r3, #255	; 0xff
   19924:	429d      	cmp	r5, r3
   19926:	d800      	bhi.n	1992a <_malloc_r+0x36>
   19928:	e28f      	b.n	19e4a <_malloc_r+0x556>
   1992a:	0a68      	lsrs	r0, r5, #9
   1992c:	d100      	bne.n	19930 <_malloc_r+0x3c>
   1992e:	e0bb      	b.n	19aa8 <_malloc_r+0x1b4>
   19930:	2804      	cmp	r0, #4
   19932:	d900      	bls.n	19936 <_malloc_r+0x42>
   19934:	e162      	b.n	19bfc <_malloc_r+0x308>
   19936:	2338      	movs	r3, #56	; 0x38
   19938:	4698      	mov	r8, r3
   1993a:	09a8      	lsrs	r0, r5, #6
   1993c:	4480      	add	r8, r0
   1993e:	3039      	adds	r0, #57	; 0x39
   19940:	00c1      	lsls	r1, r0, #3
   19942:	4ed2      	ldr	r6, [pc, #840]	; (19c8c <_malloc_r+0x398>)
   19944:	1871      	adds	r1, r6, r1
   19946:	3908      	subs	r1, #8
   19948:	68cc      	ldr	r4, [r1, #12]
   1994a:	42a1      	cmp	r1, r4
   1994c:	d019      	beq.n	19982 <_malloc_r+0x8e>
   1994e:	2303      	movs	r3, #3
   19950:	6862      	ldr	r2, [r4, #4]
   19952:	439a      	bics	r2, r3
   19954:	0013      	movs	r3, r2
   19956:	1b52      	subs	r2, r2, r5
   19958:	2a0f      	cmp	r2, #15
   1995a:	dd00      	ble.n	1995e <_malloc_r+0x6a>
   1995c:	e0aa      	b.n	19ab4 <_malloc_r+0x1c0>
   1995e:	2a00      	cmp	r2, #0
   19960:	db00      	blt.n	19964 <_malloc_r+0x70>
   19962:	e088      	b.n	19a76 <_malloc_r+0x182>
   19964:	2303      	movs	r3, #3
   19966:	469c      	mov	ip, r3
   19968:	e008      	b.n	1997c <_malloc_r+0x88>
   1996a:	4662      	mov	r2, ip
   1996c:	6863      	ldr	r3, [r4, #4]
   1996e:	4393      	bics	r3, r2
   19970:	1b5a      	subs	r2, r3, r5
   19972:	2a0f      	cmp	r2, #15
   19974:	dd00      	ble.n	19978 <_malloc_r+0x84>
   19976:	e09d      	b.n	19ab4 <_malloc_r+0x1c0>
   19978:	2a00      	cmp	r2, #0
   1997a:	da7c      	bge.n	19a76 <_malloc_r+0x182>
   1997c:	68e4      	ldr	r4, [r4, #12]
   1997e:	42a1      	cmp	r1, r4
   19980:	d1f3      	bne.n	1996a <_malloc_r+0x76>
   19982:	0032      	movs	r2, r6
   19984:	6934      	ldr	r4, [r6, #16]
   19986:	3208      	adds	r2, #8
   19988:	4294      	cmp	r4, r2
   1998a:	d100      	bne.n	1998e <_malloc_r+0x9a>
   1998c:	e190      	b.n	19cb0 <_malloc_r+0x3bc>
   1998e:	2303      	movs	r3, #3
   19990:	6861      	ldr	r1, [r4, #4]
   19992:	4399      	bics	r1, r3
   19994:	4689      	mov	r9, r1
   19996:	1b49      	subs	r1, r1, r5
   19998:	290f      	cmp	r1, #15
   1999a:	dd00      	ble.n	1999e <_malloc_r+0xaa>
   1999c:	e162      	b.n	19c64 <_malloc_r+0x370>
   1999e:	6172      	str	r2, [r6, #20]
   199a0:	6132      	str	r2, [r6, #16]
   199a2:	2900      	cmp	r1, #0
   199a4:	db00      	blt.n	199a8 <_malloc_r+0xb4>
   199a6:	e087      	b.n	19ab8 <_malloc_r+0x1c4>
   199a8:	4ab9      	ldr	r2, [pc, #740]	; (19c90 <_malloc_r+0x39c>)
   199aa:	464b      	mov	r3, r9
   199ac:	4591      	cmp	r9, r2
   199ae:	d900      	bls.n	199b2 <_malloc_r+0xbe>
   199b0:	e130      	b.n	19c14 <_malloc_r+0x320>
   199b2:	08db      	lsrs	r3, r3, #3
   199b4:	3aff      	subs	r2, #255	; 0xff
   199b6:	1099      	asrs	r1, r3, #2
   199b8:	3aff      	subs	r2, #255	; 0xff
   199ba:	408a      	lsls	r2, r1
   199bc:	00db      	lsls	r3, r3, #3
   199be:	6871      	ldr	r1, [r6, #4]
   199c0:	199b      	adds	r3, r3, r6
   199c2:	430a      	orrs	r2, r1
   199c4:	6899      	ldr	r1, [r3, #8]
   199c6:	6072      	str	r2, [r6, #4]
   199c8:	60e3      	str	r3, [r4, #12]
   199ca:	60a1      	str	r1, [r4, #8]
   199cc:	609c      	str	r4, [r3, #8]
   199ce:	0013      	movs	r3, r2
   199d0:	60cc      	str	r4, [r1, #12]
   199d2:	2101      	movs	r1, #1
   199d4:	1082      	asrs	r2, r0, #2
   199d6:	4091      	lsls	r1, r2
   199d8:	4299      	cmp	r1, r3
   199da:	d86f      	bhi.n	19abc <_malloc_r+0x1c8>
   199dc:	420b      	tst	r3, r1
   199de:	d105      	bne.n	199ec <_malloc_r+0xf8>
   199e0:	2203      	movs	r2, #3
   199e2:	4390      	bics	r0, r2
   199e4:	0049      	lsls	r1, r1, #1
   199e6:	3004      	adds	r0, #4
   199e8:	420b      	tst	r3, r1
   199ea:	d0fb      	beq.n	199e4 <_malloc_r+0xf0>
   199ec:	2303      	movs	r3, #3
   199ee:	4698      	mov	r8, r3
   199f0:	00c3      	lsls	r3, r0, #3
   199f2:	4699      	mov	r9, r3
   199f4:	44b1      	add	r9, r6
   199f6:	46cc      	mov	ip, r9
   199f8:	4682      	mov	sl, r0
   199fa:	4663      	mov	r3, ip
   199fc:	68dc      	ldr	r4, [r3, #12]
   199fe:	45a4      	cmp	ip, r4
   19a00:	d107      	bne.n	19a12 <_malloc_r+0x11e>
   19a02:	e157      	b.n	19cb4 <_malloc_r+0x3c0>
   19a04:	2a00      	cmp	r2, #0
   19a06:	db00      	blt.n	19a0a <_malloc_r+0x116>
   19a08:	e166      	b.n	19cd8 <_malloc_r+0x3e4>
   19a0a:	68e4      	ldr	r4, [r4, #12]
   19a0c:	45a4      	cmp	ip, r4
   19a0e:	d100      	bne.n	19a12 <_malloc_r+0x11e>
   19a10:	e150      	b.n	19cb4 <_malloc_r+0x3c0>
   19a12:	4642      	mov	r2, r8
   19a14:	6863      	ldr	r3, [r4, #4]
   19a16:	4393      	bics	r3, r2
   19a18:	1b5a      	subs	r2, r3, r5
   19a1a:	2a0f      	cmp	r2, #15
   19a1c:	ddf2      	ble.n	19a04 <_malloc_r+0x110>
   19a1e:	2001      	movs	r0, #1
   19a20:	4680      	mov	r8, r0
   19a22:	1961      	adds	r1, r4, r5
   19a24:	4305      	orrs	r5, r0
   19a26:	6065      	str	r5, [r4, #4]
   19a28:	68a0      	ldr	r0, [r4, #8]
   19a2a:	68e5      	ldr	r5, [r4, #12]
   19a2c:	3608      	adds	r6, #8
   19a2e:	60c5      	str	r5, [r0, #12]
   19a30:	60a8      	str	r0, [r5, #8]
   19a32:	4640      	mov	r0, r8
   19a34:	60f1      	str	r1, [r6, #12]
   19a36:	60b1      	str	r1, [r6, #8]
   19a38:	4310      	orrs	r0, r2
   19a3a:	6048      	str	r0, [r1, #4]
   19a3c:	60ce      	str	r6, [r1, #12]
   19a3e:	608e      	str	r6, [r1, #8]
   19a40:	0038      	movs	r0, r7
   19a42:	50e2      	str	r2, [r4, r3]
   19a44:	f000 fab8 	bl	19fb8 <__malloc_unlock>
   19a48:	0020      	movs	r0, r4
   19a4a:	3008      	adds	r0, #8
   19a4c:	e021      	b.n	19a92 <_malloc_r+0x19e>
   19a4e:	2910      	cmp	r1, #16
   19a50:	d826      	bhi.n	19aa0 <_malloc_r+0x1ac>
   19a52:	0038      	movs	r0, r7
   19a54:	f000 faa8 	bl	19fa8 <__malloc_lock>
   19a58:	2510      	movs	r5, #16
   19a5a:	2318      	movs	r3, #24
   19a5c:	2002      	movs	r0, #2
   19a5e:	4e8b      	ldr	r6, [pc, #556]	; (19c8c <_malloc_r+0x398>)
   19a60:	18f3      	adds	r3, r6, r3
   19a62:	001a      	movs	r2, r3
   19a64:	685c      	ldr	r4, [r3, #4]
   19a66:	3a08      	subs	r2, #8
   19a68:	4294      	cmp	r4, r2
   19a6a:	d100      	bne.n	19a6e <_malloc_r+0x17a>
   19a6c:	e12e      	b.n	19ccc <_malloc_r+0x3d8>
   19a6e:	2303      	movs	r3, #3
   19a70:	6862      	ldr	r2, [r4, #4]
   19a72:	439a      	bics	r2, r3
   19a74:	0013      	movs	r3, r2
   19a76:	68e2      	ldr	r2, [r4, #12]
   19a78:	68a1      	ldr	r1, [r4, #8]
   19a7a:	60ca      	str	r2, [r1, #12]
   19a7c:	6091      	str	r1, [r2, #8]
   19a7e:	2201      	movs	r2, #1
   19a80:	18e3      	adds	r3, r4, r3
   19a82:	6859      	ldr	r1, [r3, #4]
   19a84:	0038      	movs	r0, r7
   19a86:	430a      	orrs	r2, r1
   19a88:	605a      	str	r2, [r3, #4]
   19a8a:	f000 fa95 	bl	19fb8 <__malloc_unlock>
   19a8e:	0020      	movs	r0, r4
   19a90:	3008      	adds	r0, #8
   19a92:	b003      	add	sp, #12
   19a94:	bc3c      	pop	{r2, r3, r4, r5}
   19a96:	4690      	mov	r8, r2
   19a98:	4699      	mov	r9, r3
   19a9a:	46a2      	mov	sl, r4
   19a9c:	46ab      	mov	fp, r5
   19a9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   19aa0:	230c      	movs	r3, #12
   19aa2:	2000      	movs	r0, #0
   19aa4:	603b      	str	r3, [r7, #0]
   19aa6:	e7f4      	b.n	19a92 <_malloc_r+0x19e>
   19aa8:	2180      	movs	r1, #128	; 0x80
   19aaa:	233f      	movs	r3, #63	; 0x3f
   19aac:	2040      	movs	r0, #64	; 0x40
   19aae:	0089      	lsls	r1, r1, #2
   19ab0:	4698      	mov	r8, r3
   19ab2:	e746      	b.n	19942 <_malloc_r+0x4e>
   19ab4:	4640      	mov	r0, r8
   19ab6:	e764      	b.n	19982 <_malloc_r+0x8e>
   19ab8:	464b      	mov	r3, r9
   19aba:	e7e0      	b.n	19a7e <_malloc_r+0x18a>
   19abc:	2303      	movs	r3, #3
   19abe:	68b4      	ldr	r4, [r6, #8]
   19ac0:	6862      	ldr	r2, [r4, #4]
   19ac2:	439a      	bics	r2, r3
   19ac4:	4690      	mov	r8, r2
   19ac6:	42aa      	cmp	r2, r5
   19ac8:	d303      	bcc.n	19ad2 <_malloc_r+0x1de>
   19aca:	1b53      	subs	r3, r2, r5
   19acc:	2b0f      	cmp	r3, #15
   19ace:	dd00      	ble.n	19ad2 <_malloc_r+0x1de>
   19ad0:	e086      	b.n	19be0 <_malloc_r+0x2ec>
   19ad2:	0023      	movs	r3, r4
   19ad4:	4443      	add	r3, r8
   19ad6:	4a6f      	ldr	r2, [pc, #444]	; (19c94 <_malloc_r+0x3a0>)
   19ad8:	9301      	str	r3, [sp, #4]
   19ada:	4b6f      	ldr	r3, [pc, #444]	; (19c98 <_malloc_r+0x3a4>)
   19adc:	4693      	mov	fp, r2
   19ade:	681b      	ldr	r3, [r3, #0]
   19ae0:	6812      	ldr	r2, [r2, #0]
   19ae2:	18eb      	adds	r3, r5, r3
   19ae4:	3201      	adds	r2, #1
   19ae6:	d100      	bne.n	19aea <_malloc_r+0x1f6>
   19ae8:	e168      	b.n	19dbc <_malloc_r+0x4c8>
   19aea:	4a6c      	ldr	r2, [pc, #432]	; (19c9c <_malloc_r+0x3a8>)
   19aec:	4694      	mov	ip, r2
   19aee:	4463      	add	r3, ip
   19af0:	0b1b      	lsrs	r3, r3, #12
   19af2:	031b      	lsls	r3, r3, #12
   19af4:	9300      	str	r3, [sp, #0]
   19af6:	9900      	ldr	r1, [sp, #0]
   19af8:	0038      	movs	r0, r7
   19afa:	f000 ff6b 	bl	1a9d4 <_sbrk_r>
   19afe:	0003      	movs	r3, r0
   19b00:	4681      	mov	r9, r0
   19b02:	3301      	adds	r3, #1
   19b04:	d061      	beq.n	19bca <_malloc_r+0x2d6>
   19b06:	9b01      	ldr	r3, [sp, #4]
   19b08:	4283      	cmp	r3, r0
   19b0a:	d900      	bls.n	19b0e <_malloc_r+0x21a>
   19b0c:	e0ff      	b.n	19d0e <_malloc_r+0x41a>
   19b0e:	4b64      	ldr	r3, [pc, #400]	; (19ca0 <_malloc_r+0x3ac>)
   19b10:	9a00      	ldr	r2, [sp, #0]
   19b12:	469a      	mov	sl, r3
   19b14:	681b      	ldr	r3, [r3, #0]
   19b16:	469c      	mov	ip, r3
   19b18:	4653      	mov	r3, sl
   19b1a:	4462      	add	r2, ip
   19b1c:	601a      	str	r2, [r3, #0]
   19b1e:	9b01      	ldr	r3, [sp, #4]
   19b20:	0011      	movs	r1, r2
   19b22:	4283      	cmp	r3, r0
   19b24:	d100      	bne.n	19b28 <_malloc_r+0x234>
   19b26:	e155      	b.n	19dd4 <_malloc_r+0x4e0>
   19b28:	465b      	mov	r3, fp
   19b2a:	681b      	ldr	r3, [r3, #0]
   19b2c:	3301      	adds	r3, #1
   19b2e:	d100      	bne.n	19b32 <_malloc_r+0x23e>
   19b30:	e16c      	b.n	19e0c <_malloc_r+0x518>
   19b32:	464b      	mov	r3, r9
   19b34:	9a01      	ldr	r2, [sp, #4]
   19b36:	1a9b      	subs	r3, r3, r2
   19b38:	1859      	adds	r1, r3, r1
   19b3a:	4653      	mov	r3, sl
   19b3c:	6019      	str	r1, [r3, #0]
   19b3e:	2307      	movs	r3, #7
   19b40:	464a      	mov	r2, r9
   19b42:	4013      	ands	r3, r2
   19b44:	d100      	bne.n	19b48 <_malloc_r+0x254>
   19b46:	e124      	b.n	19d92 <_malloc_r+0x49e>
   19b48:	2108      	movs	r1, #8
   19b4a:	4689      	mov	r9, r1
   19b4c:	4955      	ldr	r1, [pc, #340]	; (19ca4 <_malloc_r+0x3b0>)
   19b4e:	1ad2      	subs	r2, r2, r3
   19b50:	4491      	add	r9, r2
   19b52:	1acb      	subs	r3, r1, r3
   19b54:	9a00      	ldr	r2, [sp, #0]
   19b56:	0038      	movs	r0, r7
   19b58:	444a      	add	r2, r9
   19b5a:	0511      	lsls	r1, r2, #20
   19b5c:	0d09      	lsrs	r1, r1, #20
   19b5e:	1a5b      	subs	r3, r3, r1
   19b60:	0019      	movs	r1, r3
   19b62:	469b      	mov	fp, r3
   19b64:	f000 ff36 	bl	1a9d4 <_sbrk_r>
   19b68:	1c43      	adds	r3, r0, #1
   19b6a:	d100      	bne.n	19b6e <_malloc_r+0x27a>
   19b6c:	e142      	b.n	19df4 <_malloc_r+0x500>
   19b6e:	464b      	mov	r3, r9
   19b70:	1ac0      	subs	r0, r0, r3
   19b72:	2301      	movs	r3, #1
   19b74:	4458      	add	r0, fp
   19b76:	4318      	orrs	r0, r3
   19b78:	4653      	mov	r3, sl
   19b7a:	681b      	ldr	r3, [r3, #0]
   19b7c:	445b      	add	r3, fp
   19b7e:	0019      	movs	r1, r3
   19b80:	4653      	mov	r3, sl
   19b82:	6019      	str	r1, [r3, #0]
   19b84:	464b      	mov	r3, r9
   19b86:	60b3      	str	r3, [r6, #8]
   19b88:	6058      	str	r0, [r3, #4]
   19b8a:	42b4      	cmp	r4, r6
   19b8c:	d013      	beq.n	19bb6 <_malloc_r+0x2c2>
   19b8e:	4643      	mov	r3, r8
   19b90:	2b0f      	cmp	r3, #15
   19b92:	d800      	bhi.n	19b96 <_malloc_r+0x2a2>
   19b94:	e0e8      	b.n	19d68 <_malloc_r+0x474>
   19b96:	4643      	mov	r3, r8
   19b98:	2207      	movs	r2, #7
   19b9a:	6860      	ldr	r0, [r4, #4]
   19b9c:	3b0c      	subs	r3, #12
   19b9e:	4393      	bics	r3, r2
   19ba0:	3a06      	subs	r2, #6
   19ba2:	4002      	ands	r2, r0
   19ba4:	2005      	movs	r0, #5
   19ba6:	431a      	orrs	r2, r3
   19ba8:	6062      	str	r2, [r4, #4]
   19baa:	18e2      	adds	r2, r4, r3
   19bac:	6050      	str	r0, [r2, #4]
   19bae:	6090      	str	r0, [r2, #8]
   19bb0:	2b0f      	cmp	r3, #15
   19bb2:	d900      	bls.n	19bb6 <_malloc_r+0x2c2>
   19bb4:	e122      	b.n	19dfc <_malloc_r+0x508>
   19bb6:	4b3c      	ldr	r3, [pc, #240]	; (19ca8 <_malloc_r+0x3b4>)
   19bb8:	681a      	ldr	r2, [r3, #0]
   19bba:	4291      	cmp	r1, r2
   19bbc:	d900      	bls.n	19bc0 <_malloc_r+0x2cc>
   19bbe:	6019      	str	r1, [r3, #0]
   19bc0:	4b3a      	ldr	r3, [pc, #232]	; (19cac <_malloc_r+0x3b8>)
   19bc2:	681a      	ldr	r2, [r3, #0]
   19bc4:	4291      	cmp	r1, r2
   19bc6:	d900      	bls.n	19bca <_malloc_r+0x2d6>
   19bc8:	6019      	str	r1, [r3, #0]
   19bca:	2303      	movs	r3, #3
   19bcc:	68b4      	ldr	r4, [r6, #8]
   19bce:	6862      	ldr	r2, [r4, #4]
   19bd0:	439a      	bics	r2, r3
   19bd2:	1b53      	subs	r3, r2, r5
   19bd4:	4295      	cmp	r5, r2
   19bd6:	d900      	bls.n	19bda <_malloc_r+0x2e6>
   19bd8:	e0c9      	b.n	19d6e <_malloc_r+0x47a>
   19bda:	2b0f      	cmp	r3, #15
   19bdc:	dc00      	bgt.n	19be0 <_malloc_r+0x2ec>
   19bde:	e0c6      	b.n	19d6e <_malloc_r+0x47a>
   19be0:	2201      	movs	r2, #1
   19be2:	0029      	movs	r1, r5
   19be4:	4313      	orrs	r3, r2
   19be6:	4311      	orrs	r1, r2
   19be8:	1965      	adds	r5, r4, r5
   19bea:	6061      	str	r1, [r4, #4]
   19bec:	0038      	movs	r0, r7
   19bee:	60b5      	str	r5, [r6, #8]
   19bf0:	606b      	str	r3, [r5, #4]
   19bf2:	f000 f9e1 	bl	19fb8 <__malloc_unlock>
   19bf6:	0020      	movs	r0, r4
   19bf8:	3008      	adds	r0, #8
   19bfa:	e74a      	b.n	19a92 <_malloc_r+0x19e>
   19bfc:	2814      	cmp	r0, #20
   19bfe:	d97a      	bls.n	19cf6 <_malloc_r+0x402>
   19c00:	2854      	cmp	r0, #84	; 0x54
   19c02:	d900      	bls.n	19c06 <_malloc_r+0x312>
   19c04:	e0ba      	b.n	19d7c <_malloc_r+0x488>
   19c06:	236e      	movs	r3, #110	; 0x6e
   19c08:	4698      	mov	r8, r3
   19c0a:	0b28      	lsrs	r0, r5, #12
   19c0c:	4480      	add	r8, r0
   19c0e:	306f      	adds	r0, #111	; 0x6f
   19c10:	00c1      	lsls	r1, r0, #3
   19c12:	e696      	b.n	19942 <_malloc_r+0x4e>
   19c14:	0a5a      	lsrs	r2, r3, #9
   19c16:	2a04      	cmp	r2, #4
   19c18:	d973      	bls.n	19d02 <_malloc_r+0x40e>
   19c1a:	2a14      	cmp	r2, #20
   19c1c:	d900      	bls.n	19c20 <_malloc_r+0x32c>
   19c1e:	e0d0      	b.n	19dc2 <_malloc_r+0x4ce>
   19c20:	0011      	movs	r1, r2
   19c22:	325c      	adds	r2, #92	; 0x5c
   19c24:	315b      	adds	r1, #91	; 0x5b
   19c26:	00d2      	lsls	r2, r2, #3
   19c28:	2308      	movs	r3, #8
   19c2a:	425b      	negs	r3, r3
   19c2c:	469c      	mov	ip, r3
   19c2e:	18b2      	adds	r2, r6, r2
   19c30:	4494      	add	ip, r2
   19c32:	4663      	mov	r3, ip
   19c34:	689a      	ldr	r2, [r3, #8]
   19c36:	2303      	movs	r3, #3
   19c38:	4698      	mov	r8, r3
   19c3a:	4594      	cmp	ip, r2
   19c3c:	d100      	bne.n	19c40 <_malloc_r+0x34c>
   19c3e:	e0ab      	b.n	19d98 <_malloc_r+0x4a4>
   19c40:	4643      	mov	r3, r8
   19c42:	6851      	ldr	r1, [r2, #4]
   19c44:	4399      	bics	r1, r3
   19c46:	4589      	cmp	r9, r1
   19c48:	d300      	bcc.n	19c4c <_malloc_r+0x358>
   19c4a:	e095      	b.n	19d78 <_malloc_r+0x484>
   19c4c:	6892      	ldr	r2, [r2, #8]
   19c4e:	4594      	cmp	ip, r2
   19c50:	d1f6      	bne.n	19c40 <_malloc_r+0x34c>
   19c52:	4663      	mov	r3, ip
   19c54:	68da      	ldr	r2, [r3, #12]
   19c56:	6873      	ldr	r3, [r6, #4]
   19c58:	4661      	mov	r1, ip
   19c5a:	60e2      	str	r2, [r4, #12]
   19c5c:	60a1      	str	r1, [r4, #8]
   19c5e:	6094      	str	r4, [r2, #8]
   19c60:	60cc      	str	r4, [r1, #12]
   19c62:	e6b6      	b.n	199d2 <_malloc_r+0xde>
   19c64:	2301      	movs	r3, #1
   19c66:	1960      	adds	r0, r4, r5
   19c68:	431d      	orrs	r5, r3
   19c6a:	6065      	str	r5, [r4, #4]
   19c6c:	6170      	str	r0, [r6, #20]
   19c6e:	6130      	str	r0, [r6, #16]
   19c70:	60c2      	str	r2, [r0, #12]
   19c72:	6082      	str	r2, [r0, #8]
   19c74:	001a      	movs	r2, r3
   19c76:	464b      	mov	r3, r9
   19c78:	430a      	orrs	r2, r1
   19c7a:	6042      	str	r2, [r0, #4]
   19c7c:	0038      	movs	r0, r7
   19c7e:	50e1      	str	r1, [r4, r3]
   19c80:	f000 f99a 	bl	19fb8 <__malloc_unlock>
   19c84:	0020      	movs	r0, r4
   19c86:	3008      	adds	r0, #8
   19c88:	e703      	b.n	19a92 <_malloc_r+0x19e>
   19c8a:	46c0      	nop			; (mov r8, r8)
   19c8c:	20000670 	.word	0x20000670
   19c90:	000001ff 	.word	0x000001ff
   19c94:	20000a78 	.word	0x20000a78
   19c98:	200010f8 	.word	0x200010f8
   19c9c:	0000100f 	.word	0x0000100f
   19ca0:	200010c8 	.word	0x200010c8
   19ca4:	00001008 	.word	0x00001008
   19ca8:	200010f0 	.word	0x200010f0
   19cac:	200010f4 	.word	0x200010f4
   19cb0:	6873      	ldr	r3, [r6, #4]
   19cb2:	e68e      	b.n	199d2 <_malloc_r+0xde>
   19cb4:	2308      	movs	r3, #8
   19cb6:	469b      	mov	fp, r3
   19cb8:	3b07      	subs	r3, #7
   19cba:	44dc      	add	ip, fp
   19cbc:	469b      	mov	fp, r3
   19cbe:	44da      	add	sl, fp
   19cc0:	4643      	mov	r3, r8
   19cc2:	4652      	mov	r2, sl
   19cc4:	4213      	tst	r3, r2
   19cc6:	d000      	beq.n	19cca <_malloc_r+0x3d6>
   19cc8:	e697      	b.n	199fa <_malloc_r+0x106>
   19cca:	e037      	b.n	19d3c <_malloc_r+0x448>
   19ccc:	68dc      	ldr	r4, [r3, #12]
   19cce:	3002      	adds	r0, #2
   19cd0:	42a3      	cmp	r3, r4
   19cd2:	d100      	bne.n	19cd6 <_malloc_r+0x3e2>
   19cd4:	e655      	b.n	19982 <_malloc_r+0x8e>
   19cd6:	e6ca      	b.n	19a6e <_malloc_r+0x17a>
   19cd8:	2201      	movs	r2, #1
   19cda:	18e3      	adds	r3, r4, r3
   19cdc:	6859      	ldr	r1, [r3, #4]
   19cde:	0038      	movs	r0, r7
   19ce0:	430a      	orrs	r2, r1
   19ce2:	605a      	str	r2, [r3, #4]
   19ce4:	68e3      	ldr	r3, [r4, #12]
   19ce6:	68a2      	ldr	r2, [r4, #8]
   19ce8:	60d3      	str	r3, [r2, #12]
   19cea:	609a      	str	r2, [r3, #8]
   19cec:	f000 f964 	bl	19fb8 <__malloc_unlock>
   19cf0:	0020      	movs	r0, r4
   19cf2:	3008      	adds	r0, #8
   19cf4:	e6cd      	b.n	19a92 <_malloc_r+0x19e>
   19cf6:	235b      	movs	r3, #91	; 0x5b
   19cf8:	4698      	mov	r8, r3
   19cfa:	4480      	add	r8, r0
   19cfc:	305c      	adds	r0, #92	; 0x5c
   19cfe:	00c1      	lsls	r1, r0, #3
   19d00:	e61f      	b.n	19942 <_malloc_r+0x4e>
   19d02:	099a      	lsrs	r2, r3, #6
   19d04:	0011      	movs	r1, r2
   19d06:	3239      	adds	r2, #57	; 0x39
   19d08:	3138      	adds	r1, #56	; 0x38
   19d0a:	00d2      	lsls	r2, r2, #3
   19d0c:	e78c      	b.n	19c28 <_malloc_r+0x334>
   19d0e:	42b4      	cmp	r4, r6
   19d10:	d000      	beq.n	19d14 <_malloc_r+0x420>
   19d12:	e75a      	b.n	19bca <_malloc_r+0x2d6>
   19d14:	4b4f      	ldr	r3, [pc, #316]	; (19e54 <_malloc_r+0x560>)
   19d16:	9a00      	ldr	r2, [sp, #0]
   19d18:	469a      	mov	sl, r3
   19d1a:	681b      	ldr	r3, [r3, #0]
   19d1c:	469c      	mov	ip, r3
   19d1e:	4653      	mov	r3, sl
   19d20:	4462      	add	r2, ip
   19d22:	0011      	movs	r1, r2
   19d24:	601a      	str	r2, [r3, #0]
   19d26:	e6ff      	b.n	19b28 <_malloc_r+0x234>
   19d28:	2308      	movs	r3, #8
   19d2a:	425b      	negs	r3, r3
   19d2c:	469c      	mov	ip, r3
   19d2e:	44e1      	add	r9, ip
   19d30:	464b      	mov	r3, r9
   19d32:	689b      	ldr	r3, [r3, #8]
   19d34:	3801      	subs	r0, #1
   19d36:	4599      	cmp	r9, r3
   19d38:	d000      	beq.n	19d3c <_malloc_r+0x448>
   19d3a:	e084      	b.n	19e46 <_malloc_r+0x552>
   19d3c:	4643      	mov	r3, r8
   19d3e:	4203      	tst	r3, r0
   19d40:	d1f2      	bne.n	19d28 <_malloc_r+0x434>
   19d42:	6873      	ldr	r3, [r6, #4]
   19d44:	438b      	bics	r3, r1
   19d46:	6073      	str	r3, [r6, #4]
   19d48:	0049      	lsls	r1, r1, #1
   19d4a:	4299      	cmp	r1, r3
   19d4c:	d900      	bls.n	19d50 <_malloc_r+0x45c>
   19d4e:	e6b5      	b.n	19abc <_malloc_r+0x1c8>
   19d50:	2900      	cmp	r1, #0
   19d52:	d100      	bne.n	19d56 <_malloc_r+0x462>
   19d54:	e6b2      	b.n	19abc <_malloc_r+0x1c8>
   19d56:	4650      	mov	r0, sl
   19d58:	420b      	tst	r3, r1
   19d5a:	d000      	beq.n	19d5e <_malloc_r+0x46a>
   19d5c:	e648      	b.n	199f0 <_malloc_r+0xfc>
   19d5e:	0049      	lsls	r1, r1, #1
   19d60:	3004      	adds	r0, #4
   19d62:	420b      	tst	r3, r1
   19d64:	d0fb      	beq.n	19d5e <_malloc_r+0x46a>
   19d66:	e643      	b.n	199f0 <_malloc_r+0xfc>
   19d68:	2301      	movs	r3, #1
   19d6a:	464a      	mov	r2, r9
   19d6c:	6053      	str	r3, [r2, #4]
   19d6e:	0038      	movs	r0, r7
   19d70:	f000 f922 	bl	19fb8 <__malloc_unlock>
   19d74:	2000      	movs	r0, #0
   19d76:	e68c      	b.n	19a92 <_malloc_r+0x19e>
   19d78:	4694      	mov	ip, r2
   19d7a:	e76a      	b.n	19c52 <_malloc_r+0x35e>
   19d7c:	23aa      	movs	r3, #170	; 0xaa
   19d7e:	005b      	lsls	r3, r3, #1
   19d80:	4298      	cmp	r0, r3
   19d82:	d811      	bhi.n	19da8 <_malloc_r+0x4b4>
   19d84:	3bdd      	subs	r3, #221	; 0xdd
   19d86:	4698      	mov	r8, r3
   19d88:	0be8      	lsrs	r0, r5, #15
   19d8a:	4480      	add	r8, r0
   19d8c:	3078      	adds	r0, #120	; 0x78
   19d8e:	00c1      	lsls	r1, r0, #3
   19d90:	e5d7      	b.n	19942 <_malloc_r+0x4e>
   19d92:	2380      	movs	r3, #128	; 0x80
   19d94:	015b      	lsls	r3, r3, #5
   19d96:	e6dd      	b.n	19b54 <_malloc_r+0x260>
   19d98:	1089      	asrs	r1, r1, #2
   19d9a:	3b02      	subs	r3, #2
   19d9c:	408b      	lsls	r3, r1
   19d9e:	6872      	ldr	r2, [r6, #4]
   19da0:	4313      	orrs	r3, r2
   19da2:	6073      	str	r3, [r6, #4]
   19da4:	4662      	mov	r2, ip
   19da6:	e757      	b.n	19c58 <_malloc_r+0x364>
   19da8:	4b2b      	ldr	r3, [pc, #172]	; (19e58 <_malloc_r+0x564>)
   19daa:	4298      	cmp	r0, r3
   19dac:	d81c      	bhi.n	19de8 <_malloc_r+0x4f4>
   19dae:	237c      	movs	r3, #124	; 0x7c
   19db0:	4698      	mov	r8, r3
   19db2:	0ca8      	lsrs	r0, r5, #18
   19db4:	4480      	add	r8, r0
   19db6:	307d      	adds	r0, #125	; 0x7d
   19db8:	00c1      	lsls	r1, r0, #3
   19dba:	e5c2      	b.n	19942 <_malloc_r+0x4e>
   19dbc:	3310      	adds	r3, #16
   19dbe:	9300      	str	r3, [sp, #0]
   19dc0:	e699      	b.n	19af6 <_malloc_r+0x202>
   19dc2:	2a54      	cmp	r2, #84	; 0x54
   19dc4:	d826      	bhi.n	19e14 <_malloc_r+0x520>
   19dc6:	464b      	mov	r3, r9
   19dc8:	0b1a      	lsrs	r2, r3, #12
   19dca:	0011      	movs	r1, r2
   19dcc:	326f      	adds	r2, #111	; 0x6f
   19dce:	316e      	adds	r1, #110	; 0x6e
   19dd0:	00d2      	lsls	r2, r2, #3
   19dd2:	e729      	b.n	19c28 <_malloc_r+0x334>
   19dd4:	051b      	lsls	r3, r3, #20
   19dd6:	d000      	beq.n	19dda <_malloc_r+0x4e6>
   19dd8:	e6a6      	b.n	19b28 <_malloc_r+0x234>
   19dda:	2001      	movs	r0, #1
   19ddc:	9b00      	ldr	r3, [sp, #0]
   19dde:	68b2      	ldr	r2, [r6, #8]
   19de0:	4443      	add	r3, r8
   19de2:	4303      	orrs	r3, r0
   19de4:	6053      	str	r3, [r2, #4]
   19de6:	e6e6      	b.n	19bb6 <_malloc_r+0x2c2>
   19de8:	21fe      	movs	r1, #254	; 0xfe
   19dea:	237e      	movs	r3, #126	; 0x7e
   19dec:	207f      	movs	r0, #127	; 0x7f
   19dee:	0089      	lsls	r1, r1, #2
   19df0:	4698      	mov	r8, r3
   19df2:	e5a6      	b.n	19942 <_malloc_r+0x4e>
   19df4:	2300      	movs	r3, #0
   19df6:	2001      	movs	r0, #1
   19df8:	469b      	mov	fp, r3
   19dfa:	e6bd      	b.n	19b78 <_malloc_r+0x284>
   19dfc:	0021      	movs	r1, r4
   19dfe:	0038      	movs	r0, r7
   19e00:	3108      	adds	r1, #8
   19e02:	f7ff fa45 	bl	19290 <_free_r>
   19e06:	4653      	mov	r3, sl
   19e08:	6819      	ldr	r1, [r3, #0]
   19e0a:	e6d4      	b.n	19bb6 <_malloc_r+0x2c2>
   19e0c:	465b      	mov	r3, fp
   19e0e:	464a      	mov	r2, r9
   19e10:	601a      	str	r2, [r3, #0]
   19e12:	e694      	b.n	19b3e <_malloc_r+0x24a>
   19e14:	21aa      	movs	r1, #170	; 0xaa
   19e16:	0049      	lsls	r1, r1, #1
   19e18:	428a      	cmp	r2, r1
   19e1a:	d806      	bhi.n	19e2a <_malloc_r+0x536>
   19e1c:	464b      	mov	r3, r9
   19e1e:	0bda      	lsrs	r2, r3, #15
   19e20:	0011      	movs	r1, r2
   19e22:	3278      	adds	r2, #120	; 0x78
   19e24:	3177      	adds	r1, #119	; 0x77
   19e26:	00d2      	lsls	r2, r2, #3
   19e28:	e6fe      	b.n	19c28 <_malloc_r+0x334>
   19e2a:	490b      	ldr	r1, [pc, #44]	; (19e58 <_malloc_r+0x564>)
   19e2c:	428a      	cmp	r2, r1
   19e2e:	d806      	bhi.n	19e3e <_malloc_r+0x54a>
   19e30:	464b      	mov	r3, r9
   19e32:	0c9a      	lsrs	r2, r3, #18
   19e34:	0011      	movs	r1, r2
   19e36:	327d      	adds	r2, #125	; 0x7d
   19e38:	317c      	adds	r1, #124	; 0x7c
   19e3a:	00d2      	lsls	r2, r2, #3
   19e3c:	e6f4      	b.n	19c28 <_malloc_r+0x334>
   19e3e:	22fe      	movs	r2, #254	; 0xfe
   19e40:	217e      	movs	r1, #126	; 0x7e
   19e42:	0092      	lsls	r2, r2, #2
   19e44:	e6f0      	b.n	19c28 <_malloc_r+0x334>
   19e46:	6873      	ldr	r3, [r6, #4]
   19e48:	e77e      	b.n	19d48 <_malloc_r+0x454>
   19e4a:	002b      	movs	r3, r5
   19e4c:	08e8      	lsrs	r0, r5, #3
   19e4e:	3308      	adds	r3, #8
   19e50:	e605      	b.n	19a5e <_malloc_r+0x16a>
   19e52:	46c0      	nop			; (mov r8, r8)
   19e54:	200010c8 	.word	0x200010c8
   19e58:	00000554 	.word	0x00000554

00019e5c <__ascii_mbtowc>:
   19e5c:	b082      	sub	sp, #8
   19e5e:	2900      	cmp	r1, #0
   19e60:	d00a      	beq.n	19e78 <__ascii_mbtowc+0x1c>
   19e62:	2a00      	cmp	r2, #0
   19e64:	d00b      	beq.n	19e7e <__ascii_mbtowc+0x22>
   19e66:	2b00      	cmp	r3, #0
   19e68:	d00b      	beq.n	19e82 <__ascii_mbtowc+0x26>
   19e6a:	7813      	ldrb	r3, [r2, #0]
   19e6c:	600b      	str	r3, [r1, #0]
   19e6e:	7810      	ldrb	r0, [r2, #0]
   19e70:	1e43      	subs	r3, r0, #1
   19e72:	4198      	sbcs	r0, r3
   19e74:	b002      	add	sp, #8
   19e76:	4770      	bx	lr
   19e78:	a901      	add	r1, sp, #4
   19e7a:	2a00      	cmp	r2, #0
   19e7c:	d1f3      	bne.n	19e66 <__ascii_mbtowc+0xa>
   19e7e:	2000      	movs	r0, #0
   19e80:	e7f8      	b.n	19e74 <__ascii_mbtowc+0x18>
   19e82:	2002      	movs	r0, #2
   19e84:	4240      	negs	r0, r0
   19e86:	e7f5      	b.n	19e74 <__ascii_mbtowc+0x18>

00019e88 <memchr>:
   19e88:	b570      	push	{r4, r5, r6, lr}
   19e8a:	b2cd      	uxtb	r5, r1
   19e8c:	0783      	lsls	r3, r0, #30
   19e8e:	d034      	beq.n	19efa <memchr+0x72>
   19e90:	1e54      	subs	r4, r2, #1
   19e92:	2a00      	cmp	r2, #0
   19e94:	d01b      	beq.n	19ece <memchr+0x46>
   19e96:	7803      	ldrb	r3, [r0, #0]
   19e98:	42ab      	cmp	r3, r5
   19e9a:	d019      	beq.n	19ed0 <memchr+0x48>
   19e9c:	2203      	movs	r2, #3
   19e9e:	e004      	b.n	19eaa <memchr+0x22>
   19ea0:	3c01      	subs	r4, #1
   19ea2:	d314      	bcc.n	19ece <memchr+0x46>
   19ea4:	7803      	ldrb	r3, [r0, #0]
   19ea6:	42ab      	cmp	r3, r5
   19ea8:	d012      	beq.n	19ed0 <memchr+0x48>
   19eaa:	3001      	adds	r0, #1
   19eac:	4210      	tst	r0, r2
   19eae:	d1f7      	bne.n	19ea0 <memchr+0x18>
   19eb0:	2c03      	cmp	r4, #3
   19eb2:	d80e      	bhi.n	19ed2 <memchr+0x4a>
   19eb4:	2c00      	cmp	r4, #0
   19eb6:	d00a      	beq.n	19ece <memchr+0x46>
   19eb8:	7803      	ldrb	r3, [r0, #0]
   19eba:	42ab      	cmp	r3, r5
   19ebc:	d008      	beq.n	19ed0 <memchr+0x48>
   19ebe:	1904      	adds	r4, r0, r4
   19ec0:	e002      	b.n	19ec8 <memchr+0x40>
   19ec2:	7803      	ldrb	r3, [r0, #0]
   19ec4:	42ab      	cmp	r3, r5
   19ec6:	d003      	beq.n	19ed0 <memchr+0x48>
   19ec8:	3001      	adds	r0, #1
   19eca:	4284      	cmp	r4, r0
   19ecc:	d1f9      	bne.n	19ec2 <memchr+0x3a>
   19ece:	2000      	movs	r0, #0
   19ed0:	bd70      	pop	{r4, r5, r6, pc}
   19ed2:	22ff      	movs	r2, #255	; 0xff
   19ed4:	060b      	lsls	r3, r1, #24
   19ed6:	0c1b      	lsrs	r3, r3, #16
   19ed8:	4011      	ands	r1, r2
   19eda:	4319      	orrs	r1, r3
   19edc:	040b      	lsls	r3, r1, #16
   19ede:	4e08      	ldr	r6, [pc, #32]	; (19f00 <memchr+0x78>)
   19ee0:	4319      	orrs	r1, r3
   19ee2:	6803      	ldr	r3, [r0, #0]
   19ee4:	4a07      	ldr	r2, [pc, #28]	; (19f04 <memchr+0x7c>)
   19ee6:	404b      	eors	r3, r1
   19ee8:	189a      	adds	r2, r3, r2
   19eea:	439a      	bics	r2, r3
   19eec:	4232      	tst	r2, r6
   19eee:	d1e3      	bne.n	19eb8 <memchr+0x30>
   19ef0:	3c04      	subs	r4, #4
   19ef2:	3004      	adds	r0, #4
   19ef4:	2c03      	cmp	r4, #3
   19ef6:	d8f4      	bhi.n	19ee2 <memchr+0x5a>
   19ef8:	e7dc      	b.n	19eb4 <memchr+0x2c>
   19efa:	0014      	movs	r4, r2
   19efc:	e7d8      	b.n	19eb0 <memchr+0x28>
   19efe:	46c0      	nop			; (mov r8, r8)
   19f00:	80808080 	.word	0x80808080
   19f04:	fefefeff 	.word	0xfefefeff

00019f08 <memmove>:
   19f08:	b5f0      	push	{r4, r5, r6, r7, lr}
   19f0a:	4288      	cmp	r0, r1
   19f0c:	d90a      	bls.n	19f24 <memmove+0x1c>
   19f0e:	188b      	adds	r3, r1, r2
   19f10:	4298      	cmp	r0, r3
   19f12:	d207      	bcs.n	19f24 <memmove+0x1c>
   19f14:	1e53      	subs	r3, r2, #1
   19f16:	2a00      	cmp	r2, #0
   19f18:	d003      	beq.n	19f22 <memmove+0x1a>
   19f1a:	5cca      	ldrb	r2, [r1, r3]
   19f1c:	54c2      	strb	r2, [r0, r3]
   19f1e:	3b01      	subs	r3, #1
   19f20:	d2fb      	bcs.n	19f1a <memmove+0x12>
   19f22:	bdf0      	pop	{r4, r5, r6, r7, pc}
   19f24:	0005      	movs	r5, r0
   19f26:	2a0f      	cmp	r2, #15
   19f28:	d808      	bhi.n	19f3c <memmove+0x34>
   19f2a:	2a00      	cmp	r2, #0
   19f2c:	d0f9      	beq.n	19f22 <memmove+0x1a>
   19f2e:	2300      	movs	r3, #0
   19f30:	5ccc      	ldrb	r4, [r1, r3]
   19f32:	54ec      	strb	r4, [r5, r3]
   19f34:	3301      	adds	r3, #1
   19f36:	4293      	cmp	r3, r2
   19f38:	d1fa      	bne.n	19f30 <memmove+0x28>
   19f3a:	e7f2      	b.n	19f22 <memmove+0x1a>
   19f3c:	000b      	movs	r3, r1
   19f3e:	4303      	orrs	r3, r0
   19f40:	079b      	lsls	r3, r3, #30
   19f42:	d12d      	bne.n	19fa0 <memmove+0x98>
   19f44:	0015      	movs	r5, r2
   19f46:	000c      	movs	r4, r1
   19f48:	0003      	movs	r3, r0
   19f4a:	3d10      	subs	r5, #16
   19f4c:	092f      	lsrs	r7, r5, #4
   19f4e:	3701      	adds	r7, #1
   19f50:	013f      	lsls	r7, r7, #4
   19f52:	19c7      	adds	r7, r0, r7
   19f54:	6826      	ldr	r6, [r4, #0]
   19f56:	601e      	str	r6, [r3, #0]
   19f58:	6866      	ldr	r6, [r4, #4]
   19f5a:	605e      	str	r6, [r3, #4]
   19f5c:	68a6      	ldr	r6, [r4, #8]
   19f5e:	609e      	str	r6, [r3, #8]
   19f60:	68e6      	ldr	r6, [r4, #12]
   19f62:	3410      	adds	r4, #16
   19f64:	60de      	str	r6, [r3, #12]
   19f66:	3310      	adds	r3, #16
   19f68:	429f      	cmp	r7, r3
   19f6a:	d1f3      	bne.n	19f54 <memmove+0x4c>
   19f6c:	240f      	movs	r4, #15
   19f6e:	43a5      	bics	r5, r4
   19f70:	3510      	adds	r5, #16
   19f72:	1949      	adds	r1, r1, r5
   19f74:	4014      	ands	r4, r2
   19f76:	1945      	adds	r5, r0, r5
   19f78:	2c03      	cmp	r4, #3
   19f7a:	d913      	bls.n	19fa4 <memmove+0x9c>
   19f7c:	2300      	movs	r3, #0
   19f7e:	1f27      	subs	r7, r4, #4
   19f80:	08be      	lsrs	r6, r7, #2
   19f82:	3601      	adds	r6, #1
   19f84:	00b6      	lsls	r6, r6, #2
   19f86:	58cc      	ldr	r4, [r1, r3]
   19f88:	50ec      	str	r4, [r5, r3]
   19f8a:	3304      	adds	r3, #4
   19f8c:	42b3      	cmp	r3, r6
   19f8e:	d1fa      	bne.n	19f86 <memmove+0x7e>
   19f90:	2603      	movs	r6, #3
   19f92:	43b7      	bics	r7, r6
   19f94:	1d3c      	adds	r4, r7, #4
   19f96:	1909      	adds	r1, r1, r4
   19f98:	192d      	adds	r5, r5, r4
   19f9a:	4032      	ands	r2, r6
   19f9c:	d1c7      	bne.n	19f2e <memmove+0x26>
   19f9e:	e7c0      	b.n	19f22 <memmove+0x1a>
   19fa0:	0005      	movs	r5, r0
   19fa2:	e7c4      	b.n	19f2e <memmove+0x26>
   19fa4:	0022      	movs	r2, r4
   19fa6:	e7c0      	b.n	19f2a <memmove+0x22>

00019fa8 <__malloc_lock>:
   19fa8:	b510      	push	{r4, lr}
   19faa:	4802      	ldr	r0, [pc, #8]	; (19fb4 <__malloc_lock+0xc>)
   19fac:	f7ff fc1c 	bl	197e8 <__retarget_lock_acquire_recursive>
   19fb0:	bd10      	pop	{r4, pc}
   19fb2:	46c0      	nop			; (mov r8, r8)
   19fb4:	20001db8 	.word	0x20001db8

00019fb8 <__malloc_unlock>:
   19fb8:	b510      	push	{r4, lr}
   19fba:	4802      	ldr	r0, [pc, #8]	; (19fc4 <__malloc_unlock+0xc>)
   19fbc:	f7ff fc16 	bl	197ec <__retarget_lock_release_recursive>
   19fc0:	bd10      	pop	{r4, pc}
   19fc2:	46c0      	nop			; (mov r8, r8)
   19fc4:	20001db8 	.word	0x20001db8

00019fc8 <_Balloc>:
   19fc8:	b570      	push	{r4, r5, r6, lr}
   19fca:	0004      	movs	r4, r0
   19fcc:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
   19fce:	000d      	movs	r5, r1
   19fd0:	2800      	cmp	r0, #0
   19fd2:	d00a      	beq.n	19fea <_Balloc+0x22>
   19fd4:	00ab      	lsls	r3, r5, #2
   19fd6:	18c3      	adds	r3, r0, r3
   19fd8:	6818      	ldr	r0, [r3, #0]
   19fda:	2800      	cmp	r0, #0
   19fdc:	d00f      	beq.n	19ffe <_Balloc+0x36>
   19fde:	6802      	ldr	r2, [r0, #0]
   19fe0:	601a      	str	r2, [r3, #0]
   19fe2:	2300      	movs	r3, #0
   19fe4:	6103      	str	r3, [r0, #16]
   19fe6:	60c3      	str	r3, [r0, #12]
   19fe8:	bd70      	pop	{r4, r5, r6, pc}
   19fea:	2221      	movs	r2, #33	; 0x21
   19fec:	2104      	movs	r1, #4
   19fee:	0020      	movs	r0, r4
   19ff0:	f000 fec8 	bl	1ad84 <_calloc_r>
   19ff4:	64e0      	str	r0, [r4, #76]	; 0x4c
   19ff6:	2800      	cmp	r0, #0
   19ff8:	d1ec      	bne.n	19fd4 <_Balloc+0xc>
   19ffa:	2000      	movs	r0, #0
   19ffc:	e7f4      	b.n	19fe8 <_Balloc+0x20>
   19ffe:	2601      	movs	r6, #1
   1a000:	40ae      	lsls	r6, r5
   1a002:	1d72      	adds	r2, r6, #5
   1a004:	0092      	lsls	r2, r2, #2
   1a006:	2101      	movs	r1, #1
   1a008:	0020      	movs	r0, r4
   1a00a:	f000 febb 	bl	1ad84 <_calloc_r>
   1a00e:	2800      	cmp	r0, #0
   1a010:	d0f3      	beq.n	19ffa <_Balloc+0x32>
   1a012:	6045      	str	r5, [r0, #4]
   1a014:	6086      	str	r6, [r0, #8]
   1a016:	e7e4      	b.n	19fe2 <_Balloc+0x1a>

0001a018 <_Bfree>:
   1a018:	2900      	cmp	r1, #0
   1a01a:	d006      	beq.n	1a02a <_Bfree+0x12>
   1a01c:	684b      	ldr	r3, [r1, #4]
   1a01e:	009a      	lsls	r2, r3, #2
   1a020:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   1a022:	189b      	adds	r3, r3, r2
   1a024:	681a      	ldr	r2, [r3, #0]
   1a026:	600a      	str	r2, [r1, #0]
   1a028:	6019      	str	r1, [r3, #0]
   1a02a:	4770      	bx	lr

0001a02c <__multadd>:
   1a02c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1a02e:	46ce      	mov	lr, r9
   1a030:	4647      	mov	r7, r8
   1a032:	4681      	mov	r9, r0
   1a034:	0008      	movs	r0, r1
   1a036:	b580      	push	{r7, lr}
   1a038:	000d      	movs	r5, r1
   1a03a:	690c      	ldr	r4, [r1, #16]
   1a03c:	001f      	movs	r7, r3
   1a03e:	2100      	movs	r1, #0
   1a040:	3014      	adds	r0, #20
   1a042:	6803      	ldr	r3, [r0, #0]
   1a044:	3101      	adds	r1, #1
   1a046:	041e      	lsls	r6, r3, #16
   1a048:	0c36      	lsrs	r6, r6, #16
   1a04a:	4356      	muls	r6, r2
   1a04c:	0c1b      	lsrs	r3, r3, #16
   1a04e:	4353      	muls	r3, r2
   1a050:	19f6      	adds	r6, r6, r7
   1a052:	0c37      	lsrs	r7, r6, #16
   1a054:	19db      	adds	r3, r3, r7
   1a056:	0436      	lsls	r6, r6, #16
   1a058:	0c1f      	lsrs	r7, r3, #16
   1a05a:	0c36      	lsrs	r6, r6, #16
   1a05c:	041b      	lsls	r3, r3, #16
   1a05e:	199b      	adds	r3, r3, r6
   1a060:	c008      	stmia	r0!, {r3}
   1a062:	428c      	cmp	r4, r1
   1a064:	dced      	bgt.n	1a042 <__multadd+0x16>
   1a066:	2f00      	cmp	r7, #0
   1a068:	d008      	beq.n	1a07c <__multadd+0x50>
   1a06a:	68ab      	ldr	r3, [r5, #8]
   1a06c:	429c      	cmp	r4, r3
   1a06e:	da0a      	bge.n	1a086 <__multadd+0x5a>
   1a070:	1d23      	adds	r3, r4, #4
   1a072:	009b      	lsls	r3, r3, #2
   1a074:	18eb      	adds	r3, r5, r3
   1a076:	3401      	adds	r4, #1
   1a078:	605f      	str	r7, [r3, #4]
   1a07a:	612c      	str	r4, [r5, #16]
   1a07c:	0028      	movs	r0, r5
   1a07e:	bc0c      	pop	{r2, r3}
   1a080:	4690      	mov	r8, r2
   1a082:	4699      	mov	r9, r3
   1a084:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1a086:	686b      	ldr	r3, [r5, #4]
   1a088:	4648      	mov	r0, r9
   1a08a:	1c59      	adds	r1, r3, #1
   1a08c:	f7ff ff9c 	bl	19fc8 <_Balloc>
   1a090:	0029      	movs	r1, r5
   1a092:	692b      	ldr	r3, [r5, #16]
   1a094:	4680      	mov	r8, r0
   1a096:	1c9a      	adds	r2, r3, #2
   1a098:	0092      	lsls	r2, r2, #2
   1a09a:	310c      	adds	r1, #12
   1a09c:	300c      	adds	r0, #12
   1a09e:	f7fa fc93 	bl	149c8 <memcpy>
   1a0a2:	686b      	ldr	r3, [r5, #4]
   1a0a4:	009a      	lsls	r2, r3, #2
   1a0a6:	464b      	mov	r3, r9
   1a0a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   1a0aa:	189b      	adds	r3, r3, r2
   1a0ac:	681a      	ldr	r2, [r3, #0]
   1a0ae:	602a      	str	r2, [r5, #0]
   1a0b0:	601d      	str	r5, [r3, #0]
   1a0b2:	4645      	mov	r5, r8
   1a0b4:	e7dc      	b.n	1a070 <__multadd+0x44>
   1a0b6:	46c0      	nop			; (mov r8, r8)

0001a0b8 <__hi0bits>:
   1a0b8:	0003      	movs	r3, r0
   1a0ba:	0c02      	lsrs	r2, r0, #16
   1a0bc:	2000      	movs	r0, #0
   1a0be:	2a00      	cmp	r2, #0
   1a0c0:	d101      	bne.n	1a0c6 <__hi0bits+0xe>
   1a0c2:	041b      	lsls	r3, r3, #16
   1a0c4:	3010      	adds	r0, #16
   1a0c6:	0e1a      	lsrs	r2, r3, #24
   1a0c8:	d101      	bne.n	1a0ce <__hi0bits+0x16>
   1a0ca:	3008      	adds	r0, #8
   1a0cc:	021b      	lsls	r3, r3, #8
   1a0ce:	0f1a      	lsrs	r2, r3, #28
   1a0d0:	d101      	bne.n	1a0d6 <__hi0bits+0x1e>
   1a0d2:	3004      	adds	r0, #4
   1a0d4:	011b      	lsls	r3, r3, #4
   1a0d6:	0f9a      	lsrs	r2, r3, #30
   1a0d8:	d101      	bne.n	1a0de <__hi0bits+0x26>
   1a0da:	3002      	adds	r0, #2
   1a0dc:	009b      	lsls	r3, r3, #2
   1a0de:	2b00      	cmp	r3, #0
   1a0e0:	db03      	blt.n	1a0ea <__hi0bits+0x32>
   1a0e2:	3001      	adds	r0, #1
   1a0e4:	005b      	lsls	r3, r3, #1
   1a0e6:	d400      	bmi.n	1a0ea <__hi0bits+0x32>
   1a0e8:	2020      	movs	r0, #32
   1a0ea:	4770      	bx	lr

0001a0ec <__lo0bits>:
   1a0ec:	6803      	ldr	r3, [r0, #0]
   1a0ee:	075a      	lsls	r2, r3, #29
   1a0f0:	d009      	beq.n	1a106 <__lo0bits+0x1a>
   1a0f2:	2200      	movs	r2, #0
   1a0f4:	07d9      	lsls	r1, r3, #31
   1a0f6:	d404      	bmi.n	1a102 <__lo0bits+0x16>
   1a0f8:	079a      	lsls	r2, r3, #30
   1a0fa:	d420      	bmi.n	1a13e <__lo0bits+0x52>
   1a0fc:	2202      	movs	r2, #2
   1a0fe:	089b      	lsrs	r3, r3, #2
   1a100:	6003      	str	r3, [r0, #0]
   1a102:	0010      	movs	r0, r2
   1a104:	4770      	bx	lr
   1a106:	0419      	lsls	r1, r3, #16
   1a108:	2200      	movs	r2, #0
   1a10a:	2900      	cmp	r1, #0
   1a10c:	d101      	bne.n	1a112 <__lo0bits+0x26>
   1a10e:	0c1b      	lsrs	r3, r3, #16
   1a110:	3210      	adds	r2, #16
   1a112:	21ff      	movs	r1, #255	; 0xff
   1a114:	4219      	tst	r1, r3
   1a116:	d101      	bne.n	1a11c <__lo0bits+0x30>
   1a118:	3208      	adds	r2, #8
   1a11a:	0a1b      	lsrs	r3, r3, #8
   1a11c:	0719      	lsls	r1, r3, #28
   1a11e:	d101      	bne.n	1a124 <__lo0bits+0x38>
   1a120:	3204      	adds	r2, #4
   1a122:	091b      	lsrs	r3, r3, #4
   1a124:	0799      	lsls	r1, r3, #30
   1a126:	d101      	bne.n	1a12c <__lo0bits+0x40>
   1a128:	3202      	adds	r2, #2
   1a12a:	089b      	lsrs	r3, r3, #2
   1a12c:	07d9      	lsls	r1, r3, #31
   1a12e:	d404      	bmi.n	1a13a <__lo0bits+0x4e>
   1a130:	085b      	lsrs	r3, r3, #1
   1a132:	d101      	bne.n	1a138 <__lo0bits+0x4c>
   1a134:	2220      	movs	r2, #32
   1a136:	e7e4      	b.n	1a102 <__lo0bits+0x16>
   1a138:	3201      	adds	r2, #1
   1a13a:	6003      	str	r3, [r0, #0]
   1a13c:	e7e1      	b.n	1a102 <__lo0bits+0x16>
   1a13e:	085b      	lsrs	r3, r3, #1
   1a140:	6003      	str	r3, [r0, #0]
   1a142:	2201      	movs	r2, #1
   1a144:	e7dd      	b.n	1a102 <__lo0bits+0x16>
   1a146:	46c0      	nop			; (mov r8, r8)

0001a148 <__i2b>:
   1a148:	b510      	push	{r4, lr}
   1a14a:	000c      	movs	r4, r1
   1a14c:	2101      	movs	r1, #1
   1a14e:	f7ff ff3b 	bl	19fc8 <_Balloc>
   1a152:	2301      	movs	r3, #1
   1a154:	6144      	str	r4, [r0, #20]
   1a156:	6103      	str	r3, [r0, #16]
   1a158:	bd10      	pop	{r4, pc}
   1a15a:	46c0      	nop			; (mov r8, r8)

0001a15c <__multiply>:
   1a15c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1a15e:	4657      	mov	r7, sl
   1a160:	464e      	mov	r6, r9
   1a162:	4645      	mov	r5, r8
   1a164:	46de      	mov	lr, fp
   1a166:	b5e0      	push	{r5, r6, r7, lr}
   1a168:	6914      	ldr	r4, [r2, #16]
   1a16a:	690e      	ldr	r6, [r1, #16]
   1a16c:	b085      	sub	sp, #20
   1a16e:	000f      	movs	r7, r1
   1a170:	0015      	movs	r5, r2
   1a172:	42a6      	cmp	r6, r4
   1a174:	da04      	bge.n	1a180 <__multiply+0x24>
   1a176:	0033      	movs	r3, r6
   1a178:	0017      	movs	r7, r2
   1a17a:	0026      	movs	r6, r4
   1a17c:	000d      	movs	r5, r1
   1a17e:	001c      	movs	r4, r3
   1a180:	1933      	adds	r3, r6, r4
   1a182:	4698      	mov	r8, r3
   1a184:	68bb      	ldr	r3, [r7, #8]
   1a186:	6879      	ldr	r1, [r7, #4]
   1a188:	4598      	cmp	r8, r3
   1a18a:	dd00      	ble.n	1a18e <__multiply+0x32>
   1a18c:	3101      	adds	r1, #1
   1a18e:	f7ff ff1b 	bl	19fc8 <_Balloc>
   1a192:	2214      	movs	r2, #20
   1a194:	0003      	movs	r3, r0
   1a196:	4694      	mov	ip, r2
   1a198:	4463      	add	r3, ip
   1a19a:	469b      	mov	fp, r3
   1a19c:	4643      	mov	r3, r8
   1a19e:	009b      	lsls	r3, r3, #2
   1a1a0:	445b      	add	r3, fp
   1a1a2:	0019      	movs	r1, r3
   1a1a4:	9302      	str	r3, [sp, #8]
   1a1a6:	9003      	str	r0, [sp, #12]
   1a1a8:	465b      	mov	r3, fp
   1a1aa:	2200      	movs	r2, #0
   1a1ac:	458b      	cmp	fp, r1
   1a1ae:	d203      	bcs.n	1a1b8 <__multiply+0x5c>
   1a1b0:	9902      	ldr	r1, [sp, #8]
   1a1b2:	c304      	stmia	r3!, {r2}
   1a1b4:	4299      	cmp	r1, r3
   1a1b6:	d8fc      	bhi.n	1a1b2 <__multiply+0x56>
   1a1b8:	2314      	movs	r3, #20
   1a1ba:	00a4      	lsls	r4, r4, #2
   1a1bc:	469a      	mov	sl, r3
   1a1be:	3714      	adds	r7, #20
   1a1c0:	0023      	movs	r3, r4
   1a1c2:	46bc      	mov	ip, r7
   1a1c4:	44aa      	add	sl, r5
   1a1c6:	00b6      	lsls	r6, r6, #2
   1a1c8:	4453      	add	r3, sl
   1a1ca:	9700      	str	r7, [sp, #0]
   1a1cc:	44b4      	add	ip, r6
   1a1ce:	9301      	str	r3, [sp, #4]
   1a1d0:	459a      	cmp	sl, r3
   1a1d2:	d24f      	bcs.n	1a274 <__multiply+0x118>
   1a1d4:	4653      	mov	r3, sl
   1a1d6:	681b      	ldr	r3, [r3, #0]
   1a1d8:	041e      	lsls	r6, r3, #16
   1a1da:	0c36      	lsrs	r6, r6, #16
   1a1dc:	d020      	beq.n	1a220 <__multiply+0xc4>
   1a1de:	465c      	mov	r4, fp
   1a1e0:	2700      	movs	r7, #0
   1a1e2:	9d00      	ldr	r5, [sp, #0]
   1a1e4:	0021      	movs	r1, r4
   1a1e6:	cc08      	ldmia	r4!, {r3}
   1a1e8:	cd04      	ldmia	r5!, {r2}
   1a1ea:	4699      	mov	r9, r3
   1a1ec:	4648      	mov	r0, r9
   1a1ee:	0413      	lsls	r3, r2, #16
   1a1f0:	0c1b      	lsrs	r3, r3, #16
   1a1f2:	4373      	muls	r3, r6
   1a1f4:	0400      	lsls	r0, r0, #16
   1a1f6:	0c00      	lsrs	r0, r0, #16
   1a1f8:	181b      	adds	r3, r3, r0
   1a1fa:	19d8      	adds	r0, r3, r7
   1a1fc:	0c13      	lsrs	r3, r2, #16
   1a1fe:	464a      	mov	r2, r9
   1a200:	4373      	muls	r3, r6
   1a202:	0c12      	lsrs	r2, r2, #16
   1a204:	189b      	adds	r3, r3, r2
   1a206:	0c02      	lsrs	r2, r0, #16
   1a208:	189b      	adds	r3, r3, r2
   1a20a:	0402      	lsls	r2, r0, #16
   1a20c:	0c1f      	lsrs	r7, r3, #16
   1a20e:	0c12      	lsrs	r2, r2, #16
   1a210:	041b      	lsls	r3, r3, #16
   1a212:	4313      	orrs	r3, r2
   1a214:	600b      	str	r3, [r1, #0]
   1a216:	45ac      	cmp	ip, r5
   1a218:	d8e4      	bhi.n	1a1e4 <__multiply+0x88>
   1a21a:	4653      	mov	r3, sl
   1a21c:	6027      	str	r7, [r4, #0]
   1a21e:	681b      	ldr	r3, [r3, #0]
   1a220:	0c1e      	lsrs	r6, r3, #16
   1a222:	d020      	beq.n	1a266 <__multiply+0x10a>
   1a224:	465b      	mov	r3, fp
   1a226:	2100      	movs	r1, #0
   1a228:	681b      	ldr	r3, [r3, #0]
   1a22a:	465c      	mov	r4, fp
   1a22c:	0018      	movs	r0, r3
   1a22e:	000f      	movs	r7, r1
   1a230:	4662      	mov	r2, ip
   1a232:	9d00      	ldr	r5, [sp, #0]
   1a234:	8829      	ldrh	r1, [r5, #0]
   1a236:	0c00      	lsrs	r0, r0, #16
   1a238:	4371      	muls	r1, r6
   1a23a:	1809      	adds	r1, r1, r0
   1a23c:	19c9      	adds	r1, r1, r7
   1a23e:	041b      	lsls	r3, r3, #16
   1a240:	0408      	lsls	r0, r1, #16
   1a242:	0c1b      	lsrs	r3, r3, #16
   1a244:	4303      	orrs	r3, r0
   1a246:	6023      	str	r3, [r4, #0]
   1a248:	cd08      	ldmia	r5!, {r3}
   1a24a:	6860      	ldr	r0, [r4, #4]
   1a24c:	0c1b      	lsrs	r3, r3, #16
   1a24e:	4373      	muls	r3, r6
   1a250:	0407      	lsls	r7, r0, #16
   1a252:	0c3f      	lsrs	r7, r7, #16
   1a254:	19db      	adds	r3, r3, r7
   1a256:	0c09      	lsrs	r1, r1, #16
   1a258:	185b      	adds	r3, r3, r1
   1a25a:	0c1f      	lsrs	r7, r3, #16
   1a25c:	3404      	adds	r4, #4
   1a25e:	42aa      	cmp	r2, r5
   1a260:	d8e8      	bhi.n	1a234 <__multiply+0xd8>
   1a262:	4694      	mov	ip, r2
   1a264:	6023      	str	r3, [r4, #0]
   1a266:	2304      	movs	r3, #4
   1a268:	4699      	mov	r9, r3
   1a26a:	9b01      	ldr	r3, [sp, #4]
   1a26c:	44ca      	add	sl, r9
   1a26e:	44cb      	add	fp, r9
   1a270:	4553      	cmp	r3, sl
   1a272:	d8af      	bhi.n	1a1d4 <__multiply+0x78>
   1a274:	4643      	mov	r3, r8
   1a276:	2b00      	cmp	r3, #0
   1a278:	dd0e      	ble.n	1a298 <__multiply+0x13c>
   1a27a:	9b02      	ldr	r3, [sp, #8]
   1a27c:	3b04      	subs	r3, #4
   1a27e:	681a      	ldr	r2, [r3, #0]
   1a280:	2a00      	cmp	r2, #0
   1a282:	d109      	bne.n	1a298 <__multiply+0x13c>
   1a284:	4642      	mov	r2, r8
   1a286:	e003      	b.n	1a290 <__multiply+0x134>
   1a288:	3b04      	subs	r3, #4
   1a28a:	6819      	ldr	r1, [r3, #0]
   1a28c:	2900      	cmp	r1, #0
   1a28e:	d102      	bne.n	1a296 <__multiply+0x13a>
   1a290:	3a01      	subs	r2, #1
   1a292:	2a00      	cmp	r2, #0
   1a294:	d1f8      	bne.n	1a288 <__multiply+0x12c>
   1a296:	4690      	mov	r8, r2
   1a298:	9b03      	ldr	r3, [sp, #12]
   1a29a:	4642      	mov	r2, r8
   1a29c:	0018      	movs	r0, r3
   1a29e:	611a      	str	r2, [r3, #16]
   1a2a0:	b005      	add	sp, #20
   1a2a2:	bc3c      	pop	{r2, r3, r4, r5}
   1a2a4:	4690      	mov	r8, r2
   1a2a6:	4699      	mov	r9, r3
   1a2a8:	46a2      	mov	sl, r4
   1a2aa:	46ab      	mov	fp, r5
   1a2ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1a2ae:	46c0      	nop			; (mov r8, r8)

0001a2b0 <__pow5mult>:
   1a2b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1a2b2:	4647      	mov	r7, r8
   1a2b4:	46ce      	mov	lr, r9
   1a2b6:	2303      	movs	r3, #3
   1a2b8:	b580      	push	{r7, lr}
   1a2ba:	4680      	mov	r8, r0
   1a2bc:	000f      	movs	r7, r1
   1a2be:	0014      	movs	r4, r2
   1a2c0:	4013      	ands	r3, r2
   1a2c2:	d13a      	bne.n	1a33a <__pow5mult+0x8a>
   1a2c4:	10a4      	asrs	r4, r4, #2
   1a2c6:	003e      	movs	r6, r7
   1a2c8:	2c00      	cmp	r4, #0
   1a2ca:	d025      	beq.n	1a318 <__pow5mult+0x68>
   1a2cc:	4643      	mov	r3, r8
   1a2ce:	6c9d      	ldr	r5, [r3, #72]	; 0x48
   1a2d0:	2d00      	cmp	r5, #0
   1a2d2:	d03b      	beq.n	1a34c <__pow5mult+0x9c>
   1a2d4:	003e      	movs	r6, r7
   1a2d6:	2300      	movs	r3, #0
   1a2d8:	2701      	movs	r7, #1
   1a2da:	4699      	mov	r9, r3
   1a2dc:	4227      	tst	r7, r4
   1a2de:	d107      	bne.n	1a2f0 <__pow5mult+0x40>
   1a2e0:	1064      	asrs	r4, r4, #1
   1a2e2:	d019      	beq.n	1a318 <__pow5mult+0x68>
   1a2e4:	6828      	ldr	r0, [r5, #0]
   1a2e6:	2800      	cmp	r0, #0
   1a2e8:	d01b      	beq.n	1a322 <__pow5mult+0x72>
   1a2ea:	0005      	movs	r5, r0
   1a2ec:	4227      	tst	r7, r4
   1a2ee:	d0f7      	beq.n	1a2e0 <__pow5mult+0x30>
   1a2f0:	002a      	movs	r2, r5
   1a2f2:	0031      	movs	r1, r6
   1a2f4:	4640      	mov	r0, r8
   1a2f6:	f7ff ff31 	bl	1a15c <__multiply>
   1a2fa:	2e00      	cmp	r6, #0
   1a2fc:	d01b      	beq.n	1a336 <__pow5mult+0x86>
   1a2fe:	4642      	mov	r2, r8
   1a300:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
   1a302:	6873      	ldr	r3, [r6, #4]
   1a304:	4694      	mov	ip, r2
   1a306:	009b      	lsls	r3, r3, #2
   1a308:	4463      	add	r3, ip
   1a30a:	681a      	ldr	r2, [r3, #0]
   1a30c:	1064      	asrs	r4, r4, #1
   1a30e:	6032      	str	r2, [r6, #0]
   1a310:	601e      	str	r6, [r3, #0]
   1a312:	0006      	movs	r6, r0
   1a314:	2c00      	cmp	r4, #0
   1a316:	d1e5      	bne.n	1a2e4 <__pow5mult+0x34>
   1a318:	0030      	movs	r0, r6
   1a31a:	bc0c      	pop	{r2, r3}
   1a31c:	4690      	mov	r8, r2
   1a31e:	4699      	mov	r9, r3
   1a320:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1a322:	002a      	movs	r2, r5
   1a324:	0029      	movs	r1, r5
   1a326:	4640      	mov	r0, r8
   1a328:	f7ff ff18 	bl	1a15c <__multiply>
   1a32c:	464b      	mov	r3, r9
   1a32e:	6028      	str	r0, [r5, #0]
   1a330:	6003      	str	r3, [r0, #0]
   1a332:	0005      	movs	r5, r0
   1a334:	e7da      	b.n	1a2ec <__pow5mult+0x3c>
   1a336:	0006      	movs	r6, r0
   1a338:	e7d2      	b.n	1a2e0 <__pow5mult+0x30>
   1a33a:	4a0b      	ldr	r2, [pc, #44]	; (1a368 <__pow5mult+0xb8>)
   1a33c:	3b01      	subs	r3, #1
   1a33e:	009b      	lsls	r3, r3, #2
   1a340:	589a      	ldr	r2, [r3, r2]
   1a342:	2300      	movs	r3, #0
   1a344:	f7ff fe72 	bl	1a02c <__multadd>
   1a348:	0007      	movs	r7, r0
   1a34a:	e7bb      	b.n	1a2c4 <__pow5mult+0x14>
   1a34c:	2101      	movs	r1, #1
   1a34e:	4640      	mov	r0, r8
   1a350:	f7ff fe3a 	bl	19fc8 <_Balloc>
   1a354:	4b05      	ldr	r3, [pc, #20]	; (1a36c <__pow5mult+0xbc>)
   1a356:	0005      	movs	r5, r0
   1a358:	6143      	str	r3, [r0, #20]
   1a35a:	2301      	movs	r3, #1
   1a35c:	6103      	str	r3, [r0, #16]
   1a35e:	4643      	mov	r3, r8
   1a360:	6498      	str	r0, [r3, #72]	; 0x48
   1a362:	2300      	movs	r3, #0
   1a364:	6003      	str	r3, [r0, #0]
   1a366:	e7b5      	b.n	1a2d4 <__pow5mult+0x24>
   1a368:	0001d1b8 	.word	0x0001d1b8
   1a36c:	00000271 	.word	0x00000271

0001a370 <__lshift>:
   1a370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1a372:	464e      	mov	r6, r9
   1a374:	4645      	mov	r5, r8
   1a376:	46de      	mov	lr, fp
   1a378:	4657      	mov	r7, sl
   1a37a:	b5e0      	push	{r5, r6, r7, lr}
   1a37c:	000e      	movs	r6, r1
   1a37e:	6933      	ldr	r3, [r6, #16]
   1a380:	1154      	asrs	r4, r2, #5
   1a382:	4698      	mov	r8, r3
   1a384:	44a0      	add	r8, r4
   1a386:	4643      	mov	r3, r8
   1a388:	1c5d      	adds	r5, r3, #1
   1a38a:	68b3      	ldr	r3, [r6, #8]
   1a38c:	4683      	mov	fp, r0
   1a38e:	4691      	mov	r9, r2
   1a390:	6849      	ldr	r1, [r1, #4]
   1a392:	429d      	cmp	r5, r3
   1a394:	dd03      	ble.n	1a39e <__lshift+0x2e>
   1a396:	3101      	adds	r1, #1
   1a398:	005b      	lsls	r3, r3, #1
   1a39a:	429d      	cmp	r5, r3
   1a39c:	dcfb      	bgt.n	1a396 <__lshift+0x26>
   1a39e:	4658      	mov	r0, fp
   1a3a0:	f7ff fe12 	bl	19fc8 <_Balloc>
   1a3a4:	0003      	movs	r3, r0
   1a3a6:	4684      	mov	ip, r0
   1a3a8:	3314      	adds	r3, #20
   1a3aa:	2c00      	cmp	r4, #0
   1a3ac:	dd06      	ble.n	1a3bc <__lshift+0x4c>
   1a3ae:	2100      	movs	r1, #0
   1a3b0:	00a4      	lsls	r4, r4, #2
   1a3b2:	001a      	movs	r2, r3
   1a3b4:	191b      	adds	r3, r3, r4
   1a3b6:	c202      	stmia	r2!, {r1}
   1a3b8:	4293      	cmp	r3, r2
   1a3ba:	d1fc      	bne.n	1a3b6 <__lshift+0x46>
   1a3bc:	6932      	ldr	r2, [r6, #16]
   1a3be:	4648      	mov	r0, r9
   1a3c0:	0097      	lsls	r7, r2, #2
   1a3c2:	0031      	movs	r1, r6
   1a3c4:	221f      	movs	r2, #31
   1a3c6:	3114      	adds	r1, #20
   1a3c8:	4010      	ands	r0, r2
   1a3ca:	19cf      	adds	r7, r1, r7
   1a3cc:	4681      	mov	r9, r0
   1a3ce:	2800      	cmp	r0, #0
   1a3d0:	d025      	beq.n	1a41e <__lshift+0xae>
   1a3d2:	2220      	movs	r2, #32
   1a3d4:	1a12      	subs	r2, r2, r0
   1a3d6:	4692      	mov	sl, r2
   1a3d8:	2200      	movs	r2, #0
   1a3da:	4648      	mov	r0, r9
   1a3dc:	680c      	ldr	r4, [r1, #0]
   1a3de:	4084      	lsls	r4, r0
   1a3e0:	4650      	mov	r0, sl
   1a3e2:	4314      	orrs	r4, r2
   1a3e4:	601c      	str	r4, [r3, #0]
   1a3e6:	c904      	ldmia	r1!, {r2}
   1a3e8:	3304      	adds	r3, #4
   1a3ea:	40c2      	lsrs	r2, r0
   1a3ec:	428f      	cmp	r7, r1
   1a3ee:	d8f4      	bhi.n	1a3da <__lshift+0x6a>
   1a3f0:	601a      	str	r2, [r3, #0]
   1a3f2:	2a00      	cmp	r2, #0
   1a3f4:	d001      	beq.n	1a3fa <__lshift+0x8a>
   1a3f6:	4645      	mov	r5, r8
   1a3f8:	3502      	adds	r5, #2
   1a3fa:	4663      	mov	r3, ip
   1a3fc:	3d01      	subs	r5, #1
   1a3fe:	611d      	str	r5, [r3, #16]
   1a400:	6873      	ldr	r3, [r6, #4]
   1a402:	4660      	mov	r0, ip
   1a404:	009a      	lsls	r2, r3, #2
   1a406:	465b      	mov	r3, fp
   1a408:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   1a40a:	189b      	adds	r3, r3, r2
   1a40c:	681a      	ldr	r2, [r3, #0]
   1a40e:	6032      	str	r2, [r6, #0]
   1a410:	601e      	str	r6, [r3, #0]
   1a412:	bc3c      	pop	{r2, r3, r4, r5}
   1a414:	4690      	mov	r8, r2
   1a416:	4699      	mov	r9, r3
   1a418:	46a2      	mov	sl, r4
   1a41a:	46ab      	mov	fp, r5
   1a41c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1a41e:	c904      	ldmia	r1!, {r2}
   1a420:	c304      	stmia	r3!, {r2}
   1a422:	428f      	cmp	r7, r1
   1a424:	d9e9      	bls.n	1a3fa <__lshift+0x8a>
   1a426:	c904      	ldmia	r1!, {r2}
   1a428:	c304      	stmia	r3!, {r2}
   1a42a:	428f      	cmp	r7, r1
   1a42c:	d8f7      	bhi.n	1a41e <__lshift+0xae>
   1a42e:	e7e4      	b.n	1a3fa <__lshift+0x8a>

0001a430 <__mcmp>:
   1a430:	690a      	ldr	r2, [r1, #16]
   1a432:	6903      	ldr	r3, [r0, #16]
   1a434:	b530      	push	{r4, r5, lr}
   1a436:	0005      	movs	r5, r0
   1a438:	1a98      	subs	r0, r3, r2
   1a43a:	d111      	bne.n	1a460 <__mcmp+0x30>
   1a43c:	0092      	lsls	r2, r2, #2
   1a43e:	3514      	adds	r5, #20
   1a440:	3114      	adds	r1, #20
   1a442:	18ab      	adds	r3, r5, r2
   1a444:	1889      	adds	r1, r1, r2
   1a446:	e001      	b.n	1a44c <__mcmp+0x1c>
   1a448:	429d      	cmp	r5, r3
   1a44a:	d209      	bcs.n	1a460 <__mcmp+0x30>
   1a44c:	3b04      	subs	r3, #4
   1a44e:	3904      	subs	r1, #4
   1a450:	681c      	ldr	r4, [r3, #0]
   1a452:	680a      	ldr	r2, [r1, #0]
   1a454:	4294      	cmp	r4, r2
   1a456:	d0f7      	beq.n	1a448 <__mcmp+0x18>
   1a458:	4294      	cmp	r4, r2
   1a45a:	4180      	sbcs	r0, r0
   1a45c:	2201      	movs	r2, #1
   1a45e:	4310      	orrs	r0, r2
   1a460:	bd30      	pop	{r4, r5, pc}
   1a462:	46c0      	nop			; (mov r8, r8)

0001a464 <__mdiff>:
   1a464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1a466:	4645      	mov	r5, r8
   1a468:	46de      	mov	lr, fp
   1a46a:	4657      	mov	r7, sl
   1a46c:	464e      	mov	r6, r9
   1a46e:	0014      	movs	r4, r2
   1a470:	690b      	ldr	r3, [r1, #16]
   1a472:	6912      	ldr	r2, [r2, #16]
   1a474:	b5e0      	push	{r5, r6, r7, lr}
   1a476:	4688      	mov	r8, r1
   1a478:	1a9d      	subs	r5, r3, r2
   1a47a:	d11a      	bne.n	1a4b2 <__mdiff+0x4e>
   1a47c:	000f      	movs	r7, r1
   1a47e:	2114      	movs	r1, #20
   1a480:	468c      	mov	ip, r1
   1a482:	0092      	lsls	r2, r2, #2
   1a484:	3714      	adds	r7, #20
   1a486:	44a4      	add	ip, r4
   1a488:	18bb      	adds	r3, r7, r2
   1a48a:	4462      	add	r2, ip
   1a48c:	e002      	b.n	1a494 <__mdiff+0x30>
   1a48e:	429f      	cmp	r7, r3
   1a490:	d300      	bcc.n	1a494 <__mdiff+0x30>
   1a492:	e070      	b.n	1a576 <__mdiff+0x112>
   1a494:	3b04      	subs	r3, #4
   1a496:	3a04      	subs	r2, #4
   1a498:	681e      	ldr	r6, [r3, #0]
   1a49a:	6811      	ldr	r1, [r2, #0]
   1a49c:	428e      	cmp	r6, r1
   1a49e:	d0f6      	beq.n	1a48e <__mdiff+0x2a>
   1a4a0:	d300      	bcc.n	1a4a4 <__mdiff+0x40>
   1a4a2:	e071      	b.n	1a588 <__mdiff+0x124>
   1a4a4:	4643      	mov	r3, r8
   1a4a6:	003e      	movs	r6, r7
   1a4a8:	46a0      	mov	r8, r4
   1a4aa:	4667      	mov	r7, ip
   1a4ac:	001c      	movs	r4, r3
   1a4ae:	2501      	movs	r5, #1
   1a4b0:	e006      	b.n	1a4c0 <__mdiff+0x5c>
   1a4b2:	2d00      	cmp	r5, #0
   1a4b4:	db6a      	blt.n	1a58c <__mdiff+0x128>
   1a4b6:	4647      	mov	r7, r8
   1a4b8:	0026      	movs	r6, r4
   1a4ba:	2500      	movs	r5, #0
   1a4bc:	3714      	adds	r7, #20
   1a4be:	3614      	adds	r6, #20
   1a4c0:	4643      	mov	r3, r8
   1a4c2:	6859      	ldr	r1, [r3, #4]
   1a4c4:	f7ff fd80 	bl	19fc8 <_Balloc>
   1a4c8:	4643      	mov	r3, r8
   1a4ca:	4681      	mov	r9, r0
   1a4cc:	60c5      	str	r5, [r0, #12]
   1a4ce:	6918      	ldr	r0, [r3, #16]
   1a4d0:	464d      	mov	r5, r9
   1a4d2:	0083      	lsls	r3, r0, #2
   1a4d4:	469c      	mov	ip, r3
   1a4d6:	6923      	ldr	r3, [r4, #16]
   1a4d8:	44bc      	add	ip, r7
   1a4da:	009b      	lsls	r3, r3, #2
   1a4dc:	4698      	mov	r8, r3
   1a4de:	2300      	movs	r3, #0
   1a4e0:	44b0      	add	r8, r6
   1a4e2:	3514      	adds	r5, #20
   1a4e4:	469a      	mov	sl, r3
   1a4e6:	e000      	b.n	1a4ea <__mdiff+0x86>
   1a4e8:	0027      	movs	r7, r4
   1a4ea:	ce04      	ldmia	r6!, {r2}
   1a4ec:	003c      	movs	r4, r7
   1a4ee:	4693      	mov	fp, r2
   1a4f0:	4659      	mov	r1, fp
   1a4f2:	cc08      	ldmia	r4!, {r3}
   1a4f4:	0409      	lsls	r1, r1, #16
   1a4f6:	041a      	lsls	r2, r3, #16
   1a4f8:	0c12      	lsrs	r2, r2, #16
   1a4fa:	4452      	add	r2, sl
   1a4fc:	0c09      	lsrs	r1, r1, #16
   1a4fe:	1a52      	subs	r2, r2, r1
   1a500:	0c19      	lsrs	r1, r3, #16
   1a502:	465b      	mov	r3, fp
   1a504:	0c1b      	lsrs	r3, r3, #16
   1a506:	1acb      	subs	r3, r1, r3
   1a508:	1411      	asrs	r1, r2, #16
   1a50a:	185b      	adds	r3, r3, r1
   1a50c:	0412      	lsls	r2, r2, #16
   1a50e:	1419      	asrs	r1, r3, #16
   1a510:	0c12      	lsrs	r2, r2, #16
   1a512:	041b      	lsls	r3, r3, #16
   1a514:	468a      	mov	sl, r1
   1a516:	4313      	orrs	r3, r2
   1a518:	1d29      	adds	r1, r5, #4
   1a51a:	602b      	str	r3, [r5, #0]
   1a51c:	000d      	movs	r5, r1
   1a51e:	45b0      	cmp	r8, r6
   1a520:	d8e2      	bhi.n	1a4e8 <__mdiff+0x84>
   1a522:	45a4      	cmp	ip, r4
   1a524:	d916      	bls.n	1a554 <__mdiff+0xf0>
   1a526:	cc08      	ldmia	r4!, {r3}
   1a528:	041a      	lsls	r2, r3, #16
   1a52a:	0c12      	lsrs	r2, r2, #16
   1a52c:	4452      	add	r2, sl
   1a52e:	1416      	asrs	r6, r2, #16
   1a530:	0c1b      	lsrs	r3, r3, #16
   1a532:	199b      	adds	r3, r3, r6
   1a534:	0412      	lsls	r2, r2, #16
   1a536:	141e      	asrs	r6, r3, #16
   1a538:	0c12      	lsrs	r2, r2, #16
   1a53a:	041b      	lsls	r3, r3, #16
   1a53c:	4313      	orrs	r3, r2
   1a53e:	46b2      	mov	sl, r6
   1a540:	c508      	stmia	r5!, {r3}
   1a542:	45a4      	cmp	ip, r4
   1a544:	d8ef      	bhi.n	1a526 <__mdiff+0xc2>
   1a546:	4662      	mov	r2, ip
   1a548:	2403      	movs	r4, #3
   1a54a:	1bd2      	subs	r2, r2, r7
   1a54c:	3a05      	subs	r2, #5
   1a54e:	43a2      	bics	r2, r4
   1a550:	3204      	adds	r2, #4
   1a552:	1889      	adds	r1, r1, r2
   1a554:	3904      	subs	r1, #4
   1a556:	2b00      	cmp	r3, #0
   1a558:	d104      	bne.n	1a564 <__mdiff+0x100>
   1a55a:	3904      	subs	r1, #4
   1a55c:	680b      	ldr	r3, [r1, #0]
   1a55e:	3801      	subs	r0, #1
   1a560:	2b00      	cmp	r3, #0
   1a562:	d0fa      	beq.n	1a55a <__mdiff+0xf6>
   1a564:	464b      	mov	r3, r9
   1a566:	6118      	str	r0, [r3, #16]
   1a568:	4648      	mov	r0, r9
   1a56a:	bc3c      	pop	{r2, r3, r4, r5}
   1a56c:	4690      	mov	r8, r2
   1a56e:	4699      	mov	r9, r3
   1a570:	46a2      	mov	sl, r4
   1a572:	46ab      	mov	fp, r5
   1a574:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1a576:	2100      	movs	r1, #0
   1a578:	f7ff fd26 	bl	19fc8 <_Balloc>
   1a57c:	2301      	movs	r3, #1
   1a57e:	6103      	str	r3, [r0, #16]
   1a580:	2300      	movs	r3, #0
   1a582:	4681      	mov	r9, r0
   1a584:	6143      	str	r3, [r0, #20]
   1a586:	e7ef      	b.n	1a568 <__mdiff+0x104>
   1a588:	4666      	mov	r6, ip
   1a58a:	e799      	b.n	1a4c0 <__mdiff+0x5c>
   1a58c:	0027      	movs	r7, r4
   1a58e:	000e      	movs	r6, r1
   1a590:	46a0      	mov	r8, r4
   1a592:	3714      	adds	r7, #20
   1a594:	3614      	adds	r6, #20
   1a596:	000c      	movs	r4, r1
   1a598:	2501      	movs	r5, #1
   1a59a:	e791      	b.n	1a4c0 <__mdiff+0x5c>

0001a59c <__d2b>:
   1a59c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1a59e:	2101      	movs	r1, #1
   1a5a0:	001c      	movs	r4, r3
   1a5a2:	b083      	sub	sp, #12
   1a5a4:	9e08      	ldr	r6, [sp, #32]
   1a5a6:	0015      	movs	r5, r2
   1a5a8:	f7ff fd0e 	bl	19fc8 <_Balloc>
   1a5ac:	0323      	lsls	r3, r4, #12
   1a5ae:	0064      	lsls	r4, r4, #1
   1a5b0:	0007      	movs	r7, r0
   1a5b2:	0b1b      	lsrs	r3, r3, #12
   1a5b4:	0d64      	lsrs	r4, r4, #21
   1a5b6:	d002      	beq.n	1a5be <__d2b+0x22>
   1a5b8:	2280      	movs	r2, #128	; 0x80
   1a5ba:	0352      	lsls	r2, r2, #13
   1a5bc:	4313      	orrs	r3, r2
   1a5be:	9301      	str	r3, [sp, #4]
   1a5c0:	2d00      	cmp	r5, #0
   1a5c2:	d019      	beq.n	1a5f8 <__d2b+0x5c>
   1a5c4:	4668      	mov	r0, sp
   1a5c6:	9500      	str	r5, [sp, #0]
   1a5c8:	f7ff fd90 	bl	1a0ec <__lo0bits>
   1a5cc:	2800      	cmp	r0, #0
   1a5ce:	d130      	bne.n	1a632 <__d2b+0x96>
   1a5d0:	9b00      	ldr	r3, [sp, #0]
   1a5d2:	617b      	str	r3, [r7, #20]
   1a5d4:	9b01      	ldr	r3, [sp, #4]
   1a5d6:	61bb      	str	r3, [r7, #24]
   1a5d8:	1e5a      	subs	r2, r3, #1
   1a5da:	4193      	sbcs	r3, r2
   1a5dc:	1c5d      	adds	r5, r3, #1
   1a5de:	613d      	str	r5, [r7, #16]
   1a5e0:	2c00      	cmp	r4, #0
   1a5e2:	d014      	beq.n	1a60e <__d2b+0x72>
   1a5e4:	4b19      	ldr	r3, [pc, #100]	; (1a64c <__d2b+0xb0>)
   1a5e6:	469c      	mov	ip, r3
   1a5e8:	2335      	movs	r3, #53	; 0x35
   1a5ea:	4464      	add	r4, ip
   1a5ec:	1824      	adds	r4, r4, r0
   1a5ee:	1a18      	subs	r0, r3, r0
   1a5f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1a5f2:	6034      	str	r4, [r6, #0]
   1a5f4:	6018      	str	r0, [r3, #0]
   1a5f6:	e019      	b.n	1a62c <__d2b+0x90>
   1a5f8:	a801      	add	r0, sp, #4
   1a5fa:	f7ff fd77 	bl	1a0ec <__lo0bits>
   1a5fe:	9b01      	ldr	r3, [sp, #4]
   1a600:	3020      	adds	r0, #32
   1a602:	617b      	str	r3, [r7, #20]
   1a604:	2301      	movs	r3, #1
   1a606:	2501      	movs	r5, #1
   1a608:	613b      	str	r3, [r7, #16]
   1a60a:	2c00      	cmp	r4, #0
   1a60c:	d1ea      	bne.n	1a5e4 <__d2b+0x48>
   1a60e:	4b10      	ldr	r3, [pc, #64]	; (1a650 <__d2b+0xb4>)
   1a610:	469c      	mov	ip, r3
   1a612:	4b10      	ldr	r3, [pc, #64]	; (1a654 <__d2b+0xb8>)
   1a614:	4460      	add	r0, ip
   1a616:	18eb      	adds	r3, r5, r3
   1a618:	009b      	lsls	r3, r3, #2
   1a61a:	18fb      	adds	r3, r7, r3
   1a61c:	6030      	str	r0, [r6, #0]
   1a61e:	6958      	ldr	r0, [r3, #20]
   1a620:	f7ff fd4a 	bl	1a0b8 <__hi0bits>
   1a624:	016b      	lsls	r3, r5, #5
   1a626:	1a18      	subs	r0, r3, r0
   1a628:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1a62a:	6018      	str	r0, [r3, #0]
   1a62c:	0038      	movs	r0, r7
   1a62e:	b003      	add	sp, #12
   1a630:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1a632:	9b01      	ldr	r3, [sp, #4]
   1a634:	2220      	movs	r2, #32
   1a636:	0019      	movs	r1, r3
   1a638:	1a12      	subs	r2, r2, r0
   1a63a:	4091      	lsls	r1, r2
   1a63c:	000a      	movs	r2, r1
   1a63e:	40c3      	lsrs	r3, r0
   1a640:	9900      	ldr	r1, [sp, #0]
   1a642:	9301      	str	r3, [sp, #4]
   1a644:	430a      	orrs	r2, r1
   1a646:	617a      	str	r2, [r7, #20]
   1a648:	e7c5      	b.n	1a5d6 <__d2b+0x3a>
   1a64a:	46c0      	nop			; (mov r8, r8)
   1a64c:	fffffbcd 	.word	0xfffffbcd
   1a650:	fffffbce 	.word	0xfffffbce
   1a654:	3fffffff 	.word	0x3fffffff

0001a658 <_realloc_r>:
   1a658:	b5f0      	push	{r4, r5, r6, r7, lr}
   1a65a:	464e      	mov	r6, r9
   1a65c:	4645      	mov	r5, r8
   1a65e:	46de      	mov	lr, fp
   1a660:	4657      	mov	r7, sl
   1a662:	b5e0      	push	{r5, r6, r7, lr}
   1a664:	b085      	sub	sp, #20
   1a666:	9001      	str	r0, [sp, #4]
   1a668:	000e      	movs	r6, r1
   1a66a:	0015      	movs	r5, r2
   1a66c:	2900      	cmp	r1, #0
   1a66e:	d100      	bne.n	1a672 <_realloc_r+0x1a>
   1a670:	e09e      	b.n	1a7b0 <_realloc_r+0x158>
   1a672:	0037      	movs	r7, r6
   1a674:	9801      	ldr	r0, [sp, #4]
   1a676:	3f08      	subs	r7, #8
   1a678:	f7ff fc96 	bl	19fa8 <__malloc_lock>
   1a67c:	687a      	ldr	r2, [r7, #4]
   1a67e:	2303      	movs	r3, #3
   1a680:	0014      	movs	r4, r2
   1a682:	439c      	bics	r4, r3
   1a684:	002b      	movs	r3, r5
   1a686:	330b      	adds	r3, #11
   1a688:	46b9      	mov	r9, r7
   1a68a:	2b16      	cmp	r3, #22
   1a68c:	d847      	bhi.n	1a71e <_realloc_r+0xc6>
   1a68e:	2110      	movs	r1, #16
   1a690:	2310      	movs	r3, #16
   1a692:	4688      	mov	r8, r1
   1a694:	4545      	cmp	r5, r8
   1a696:	d846      	bhi.n	1a726 <_realloc_r+0xce>
   1a698:	429c      	cmp	r4, r3
   1a69a:	da49      	bge.n	1a730 <_realloc_r+0xd8>
   1a69c:	49cc      	ldr	r1, [pc, #816]	; (1a9d0 <_realloc_r+0x378>)
   1a69e:	1938      	adds	r0, r7, r4
   1a6a0:	468b      	mov	fp, r1
   1a6a2:	6889      	ldr	r1, [r1, #8]
   1a6a4:	9002      	str	r0, [sp, #8]
   1a6a6:	4288      	cmp	r0, r1
   1a6a8:	d100      	bne.n	1a6ac <_realloc_r+0x54>
   1a6aa:	e0c2      	b.n	1a832 <_realloc_r+0x1da>
   1a6ac:	2101      	movs	r1, #1
   1a6ae:	468a      	mov	sl, r1
   1a6b0:	6840      	ldr	r0, [r0, #4]
   1a6b2:	0001      	movs	r1, r0
   1a6b4:	9003      	str	r0, [sp, #12]
   1a6b6:	4650      	mov	r0, sl
   1a6b8:	4381      	bics	r1, r0
   1a6ba:	468c      	mov	ip, r1
   1a6bc:	9902      	ldr	r1, [sp, #8]
   1a6be:	468b      	mov	fp, r1
   1a6c0:	44dc      	add	ip, fp
   1a6c2:	4661      	mov	r1, ip
   1a6c4:	6849      	ldr	r1, [r1, #4]
   1a6c6:	4201      	tst	r1, r0
   1a6c8:	d04d      	beq.n	1a766 <_realloc_r+0x10e>
   1a6ca:	4210      	tst	r0, r2
   1a6cc:	d100      	bne.n	1a6d0 <_realloc_r+0x78>
   1a6ce:	e0a2      	b.n	1a816 <_realloc_r+0x1be>
   1a6d0:	0029      	movs	r1, r5
   1a6d2:	9801      	ldr	r0, [sp, #4]
   1a6d4:	f7ff f90e 	bl	198f4 <_malloc_r>
   1a6d8:	1e05      	subs	r5, r0, #0
   1a6da:	d039      	beq.n	1a750 <_realloc_r+0xf8>
   1a6dc:	2301      	movs	r3, #1
   1a6de:	0002      	movs	r2, r0
   1a6e0:	6879      	ldr	r1, [r7, #4]
   1a6e2:	3a08      	subs	r2, #8
   1a6e4:	4399      	bics	r1, r3
   1a6e6:	187f      	adds	r7, r7, r1
   1a6e8:	42ba      	cmp	r2, r7
   1a6ea:	d100      	bne.n	1a6ee <_realloc_r+0x96>
   1a6ec:	e12e      	b.n	1a94c <_realloc_r+0x2f4>
   1a6ee:	1f22      	subs	r2, r4, #4
   1a6f0:	2a24      	cmp	r2, #36	; 0x24
   1a6f2:	d900      	bls.n	1a6f6 <_realloc_r+0x9e>
   1a6f4:	e114      	b.n	1a920 <_realloc_r+0x2c8>
   1a6f6:	2a13      	cmp	r2, #19
   1a6f8:	d900      	bls.n	1a6fc <_realloc_r+0xa4>
   1a6fa:	e0e8      	b.n	1a8ce <_realloc_r+0x276>
   1a6fc:	0003      	movs	r3, r0
   1a6fe:	0032      	movs	r2, r6
   1a700:	6811      	ldr	r1, [r2, #0]
   1a702:	6019      	str	r1, [r3, #0]
   1a704:	6851      	ldr	r1, [r2, #4]
   1a706:	6059      	str	r1, [r3, #4]
   1a708:	6892      	ldr	r2, [r2, #8]
   1a70a:	609a      	str	r2, [r3, #8]
   1a70c:	9c01      	ldr	r4, [sp, #4]
   1a70e:	0031      	movs	r1, r6
   1a710:	0020      	movs	r0, r4
   1a712:	f7fe fdbd 	bl	19290 <_free_r>
   1a716:	0020      	movs	r0, r4
   1a718:	f7ff fc4e 	bl	19fb8 <__malloc_unlock>
   1a71c:	e01b      	b.n	1a756 <_realloc_r+0xfe>
   1a71e:	2107      	movs	r1, #7
   1a720:	438b      	bics	r3, r1
   1a722:	4698      	mov	r8, r3
   1a724:	d5b6      	bpl.n	1a694 <_realloc_r+0x3c>
   1a726:	230c      	movs	r3, #12
   1a728:	9a01      	ldr	r2, [sp, #4]
   1a72a:	2500      	movs	r5, #0
   1a72c:	6013      	str	r3, [r2, #0]
   1a72e:	e012      	b.n	1a756 <_realloc_r+0xfe>
   1a730:	0035      	movs	r5, r6
   1a732:	4643      	mov	r3, r8
   1a734:	1ae3      	subs	r3, r4, r3
   1a736:	2b0f      	cmp	r3, #15
   1a738:	d825      	bhi.n	1a786 <_realloc_r+0x12e>
   1a73a:	464b      	mov	r3, r9
   1a73c:	2201      	movs	r2, #1
   1a73e:	4649      	mov	r1, r9
   1a740:	685b      	ldr	r3, [r3, #4]
   1a742:	4013      	ands	r3, r2
   1a744:	4323      	orrs	r3, r4
   1a746:	604b      	str	r3, [r1, #4]
   1a748:	444c      	add	r4, r9
   1a74a:	6863      	ldr	r3, [r4, #4]
   1a74c:	431a      	orrs	r2, r3
   1a74e:	6062      	str	r2, [r4, #4]
   1a750:	9801      	ldr	r0, [sp, #4]
   1a752:	f7ff fc31 	bl	19fb8 <__malloc_unlock>
   1a756:	0028      	movs	r0, r5
   1a758:	b005      	add	sp, #20
   1a75a:	bc3c      	pop	{r2, r3, r4, r5}
   1a75c:	4690      	mov	r8, r2
   1a75e:	4699      	mov	r9, r3
   1a760:	46a2      	mov	sl, r4
   1a762:	46ab      	mov	fp, r5
   1a764:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1a766:	2103      	movs	r1, #3
   1a768:	9803      	ldr	r0, [sp, #12]
   1a76a:	468c      	mov	ip, r1
   1a76c:	4388      	bics	r0, r1
   1a76e:	1821      	adds	r1, r4, r0
   1a770:	468b      	mov	fp, r1
   1a772:	4299      	cmp	r1, r3
   1a774:	db21      	blt.n	1a7ba <_realloc_r+0x162>
   1a776:	9a02      	ldr	r2, [sp, #8]
   1a778:	0035      	movs	r5, r6
   1a77a:	68d3      	ldr	r3, [r2, #12]
   1a77c:	6892      	ldr	r2, [r2, #8]
   1a77e:	465c      	mov	r4, fp
   1a780:	60d3      	str	r3, [r2, #12]
   1a782:	609a      	str	r2, [r3, #8]
   1a784:	e7d5      	b.n	1a732 <_realloc_r+0xda>
   1a786:	464a      	mov	r2, r9
   1a788:	2001      	movs	r0, #1
   1a78a:	4646      	mov	r6, r8
   1a78c:	6852      	ldr	r2, [r2, #4]
   1a78e:	4649      	mov	r1, r9
   1a790:	4002      	ands	r2, r0
   1a792:	4332      	orrs	r2, r6
   1a794:	464e      	mov	r6, r9
   1a796:	4441      	add	r1, r8
   1a798:	4303      	orrs	r3, r0
   1a79a:	6072      	str	r2, [r6, #4]
   1a79c:	444c      	add	r4, r9
   1a79e:	604b      	str	r3, [r1, #4]
   1a7a0:	6863      	ldr	r3, [r4, #4]
   1a7a2:	3108      	adds	r1, #8
   1a7a4:	4318      	orrs	r0, r3
   1a7a6:	6060      	str	r0, [r4, #4]
   1a7a8:	9801      	ldr	r0, [sp, #4]
   1a7aa:	f7fe fd71 	bl	19290 <_free_r>
   1a7ae:	e7cf      	b.n	1a750 <_realloc_r+0xf8>
   1a7b0:	0011      	movs	r1, r2
   1a7b2:	f7ff f89f 	bl	198f4 <_malloc_r>
   1a7b6:	0005      	movs	r5, r0
   1a7b8:	e7cd      	b.n	1a756 <_realloc_r+0xfe>
   1a7ba:	4651      	mov	r1, sl
   1a7bc:	4211      	tst	r1, r2
   1a7be:	d000      	beq.n	1a7c2 <_realloc_r+0x16a>
   1a7c0:	e786      	b.n	1a6d0 <_realloc_r+0x78>
   1a7c2:	4661      	mov	r1, ip
   1a7c4:	683a      	ldr	r2, [r7, #0]
   1a7c6:	1aba      	subs	r2, r7, r2
   1a7c8:	4692      	mov	sl, r2
   1a7ca:	6852      	ldr	r2, [r2, #4]
   1a7cc:	438a      	bics	r2, r1
   1a7ce:	1880      	adds	r0, r0, r2
   1a7d0:	4683      	mov	fp, r0
   1a7d2:	44a3      	add	fp, r4
   1a7d4:	459b      	cmp	fp, r3
   1a7d6:	db26      	blt.n	1a826 <_realloc_r+0x1ce>
   1a7d8:	9a02      	ldr	r2, [sp, #8]
   1a7da:	68d3      	ldr	r3, [r2, #12]
   1a7dc:	6892      	ldr	r2, [r2, #8]
   1a7de:	60d3      	str	r3, [r2, #12]
   1a7e0:	609a      	str	r2, [r3, #8]
   1a7e2:	4653      	mov	r3, sl
   1a7e4:	4652      	mov	r2, sl
   1a7e6:	4655      	mov	r5, sl
   1a7e8:	6892      	ldr	r2, [r2, #8]
   1a7ea:	68db      	ldr	r3, [r3, #12]
   1a7ec:	3508      	adds	r5, #8
   1a7ee:	60d3      	str	r3, [r2, #12]
   1a7f0:	609a      	str	r2, [r3, #8]
   1a7f2:	1f22      	subs	r2, r4, #4
   1a7f4:	2a24      	cmp	r2, #36	; 0x24
   1a7f6:	d900      	bls.n	1a7fa <_realloc_r+0x1a2>
   1a7f8:	e096      	b.n	1a928 <_realloc_r+0x2d0>
   1a7fa:	2a13      	cmp	r2, #19
   1a7fc:	d972      	bls.n	1a8e4 <_realloc_r+0x28c>
   1a7fe:	4653      	mov	r3, sl
   1a800:	6831      	ldr	r1, [r6, #0]
   1a802:	6099      	str	r1, [r3, #8]
   1a804:	6871      	ldr	r1, [r6, #4]
   1a806:	60d9      	str	r1, [r3, #12]
   1a808:	2a1b      	cmp	r2, #27
   1a80a:	d900      	bls.n	1a80e <_realloc_r+0x1b6>
   1a80c:	e0a4      	b.n	1a958 <_realloc_r+0x300>
   1a80e:	0032      	movs	r2, r6
   1a810:	3310      	adds	r3, #16
   1a812:	3208      	adds	r2, #8
   1a814:	e068      	b.n	1a8e8 <_realloc_r+0x290>
   1a816:	683a      	ldr	r2, [r7, #0]
   1a818:	1aba      	subs	r2, r7, r2
   1a81a:	4692      	mov	sl, r2
   1a81c:	4651      	mov	r1, sl
   1a81e:	2203      	movs	r2, #3
   1a820:	6849      	ldr	r1, [r1, #4]
   1a822:	4391      	bics	r1, r2
   1a824:	000a      	movs	r2, r1
   1a826:	4693      	mov	fp, r2
   1a828:	44a3      	add	fp, r4
   1a82a:	459b      	cmp	fp, r3
   1a82c:	da00      	bge.n	1a830 <_realloc_r+0x1d8>
   1a82e:	e74f      	b.n	1a6d0 <_realloc_r+0x78>
   1a830:	e7d7      	b.n	1a7e2 <_realloc_r+0x18a>
   1a832:	2003      	movs	r0, #3
   1a834:	9902      	ldr	r1, [sp, #8]
   1a836:	4684      	mov	ip, r0
   1a838:	6849      	ldr	r1, [r1, #4]
   1a83a:	4381      	bics	r1, r0
   1a83c:	4640      	mov	r0, r8
   1a83e:	1909      	adds	r1, r1, r4
   1a840:	3010      	adds	r0, #16
   1a842:	9002      	str	r0, [sp, #8]
   1a844:	4281      	cmp	r1, r0
   1a846:	da58      	bge.n	1a8fa <_realloc_r+0x2a2>
   1a848:	07d2      	lsls	r2, r2, #31
   1a84a:	d500      	bpl.n	1a84e <_realloc_r+0x1f6>
   1a84c:	e740      	b.n	1a6d0 <_realloc_r+0x78>
   1a84e:	4660      	mov	r0, ip
   1a850:	683a      	ldr	r2, [r7, #0]
   1a852:	1aba      	subs	r2, r7, r2
   1a854:	4692      	mov	sl, r2
   1a856:	6852      	ldr	r2, [r2, #4]
   1a858:	4382      	bics	r2, r0
   1a85a:	9802      	ldr	r0, [sp, #8]
   1a85c:	1851      	adds	r1, r2, r1
   1a85e:	9103      	str	r1, [sp, #12]
   1a860:	4288      	cmp	r0, r1
   1a862:	dce0      	bgt.n	1a826 <_realloc_r+0x1ce>
   1a864:	4653      	mov	r3, sl
   1a866:	4652      	mov	r2, sl
   1a868:	4655      	mov	r5, sl
   1a86a:	6892      	ldr	r2, [r2, #8]
   1a86c:	68db      	ldr	r3, [r3, #12]
   1a86e:	3508      	adds	r5, #8
   1a870:	60d3      	str	r3, [r2, #12]
   1a872:	609a      	str	r2, [r3, #8]
   1a874:	1f22      	subs	r2, r4, #4
   1a876:	2a24      	cmp	r2, #36	; 0x24
   1a878:	d900      	bls.n	1a87c <_realloc_r+0x224>
   1a87a:	e08e      	b.n	1a99a <_realloc_r+0x342>
   1a87c:	2a13      	cmp	r2, #19
   1a87e:	d800      	bhi.n	1a882 <_realloc_r+0x22a>
   1a880:	e088      	b.n	1a994 <_realloc_r+0x33c>
   1a882:	4653      	mov	r3, sl
   1a884:	6831      	ldr	r1, [r6, #0]
   1a886:	6099      	str	r1, [r3, #8]
   1a888:	6871      	ldr	r1, [r6, #4]
   1a88a:	60d9      	str	r1, [r3, #12]
   1a88c:	2a1b      	cmp	r2, #27
   1a88e:	d900      	bls.n	1a892 <_realloc_r+0x23a>
   1a890:	e088      	b.n	1a9a4 <_realloc_r+0x34c>
   1a892:	0032      	movs	r2, r6
   1a894:	3310      	adds	r3, #16
   1a896:	3208      	adds	r2, #8
   1a898:	6811      	ldr	r1, [r2, #0]
   1a89a:	6019      	str	r1, [r3, #0]
   1a89c:	6851      	ldr	r1, [r2, #4]
   1a89e:	6059      	str	r1, [r3, #4]
   1a8a0:	6892      	ldr	r2, [r2, #8]
   1a8a2:	609a      	str	r2, [r3, #8]
   1a8a4:	4651      	mov	r1, sl
   1a8a6:	465b      	mov	r3, fp
   1a8a8:	4642      	mov	r2, r8
   1a8aa:	4441      	add	r1, r8
   1a8ac:	6099      	str	r1, [r3, #8]
   1a8ae:	9b03      	ldr	r3, [sp, #12]
   1a8b0:	9801      	ldr	r0, [sp, #4]
   1a8b2:	1a9a      	subs	r2, r3, r2
   1a8b4:	2301      	movs	r3, #1
   1a8b6:	431a      	orrs	r2, r3
   1a8b8:	604a      	str	r2, [r1, #4]
   1a8ba:	4652      	mov	r2, sl
   1a8bc:	6852      	ldr	r2, [r2, #4]
   1a8be:	4013      	ands	r3, r2
   1a8c0:	4642      	mov	r2, r8
   1a8c2:	4313      	orrs	r3, r2
   1a8c4:	4652      	mov	r2, sl
   1a8c6:	6053      	str	r3, [r2, #4]
   1a8c8:	f7ff fb76 	bl	19fb8 <__malloc_unlock>
   1a8cc:	e743      	b.n	1a756 <_realloc_r+0xfe>
   1a8ce:	6833      	ldr	r3, [r6, #0]
   1a8d0:	6003      	str	r3, [r0, #0]
   1a8d2:	6873      	ldr	r3, [r6, #4]
   1a8d4:	6043      	str	r3, [r0, #4]
   1a8d6:	2a1b      	cmp	r2, #27
   1a8d8:	d82d      	bhi.n	1a936 <_realloc_r+0x2de>
   1a8da:	0003      	movs	r3, r0
   1a8dc:	0032      	movs	r2, r6
   1a8de:	3308      	adds	r3, #8
   1a8e0:	3208      	adds	r2, #8
   1a8e2:	e70d      	b.n	1a700 <_realloc_r+0xa8>
   1a8e4:	002b      	movs	r3, r5
   1a8e6:	0032      	movs	r2, r6
   1a8e8:	6811      	ldr	r1, [r2, #0]
   1a8ea:	465c      	mov	r4, fp
   1a8ec:	6019      	str	r1, [r3, #0]
   1a8ee:	6851      	ldr	r1, [r2, #4]
   1a8f0:	46d1      	mov	r9, sl
   1a8f2:	6059      	str	r1, [r3, #4]
   1a8f4:	6892      	ldr	r2, [r2, #8]
   1a8f6:	609a      	str	r2, [r3, #8]
   1a8f8:	e71b      	b.n	1a732 <_realloc_r+0xda>
   1a8fa:	4643      	mov	r3, r8
   1a8fc:	18fa      	adds	r2, r7, r3
   1a8fe:	465b      	mov	r3, fp
   1a900:	609a      	str	r2, [r3, #8]
   1a902:	4643      	mov	r3, r8
   1a904:	1ac9      	subs	r1, r1, r3
   1a906:	2301      	movs	r3, #1
   1a908:	4319      	orrs	r1, r3
   1a90a:	6051      	str	r1, [r2, #4]
   1a90c:	687a      	ldr	r2, [r7, #4]
   1a90e:	9801      	ldr	r0, [sp, #4]
   1a910:	4013      	ands	r3, r2
   1a912:	4642      	mov	r2, r8
   1a914:	4313      	orrs	r3, r2
   1a916:	607b      	str	r3, [r7, #4]
   1a918:	f7ff fb4e 	bl	19fb8 <__malloc_unlock>
   1a91c:	0035      	movs	r5, r6
   1a91e:	e71a      	b.n	1a756 <_realloc_r+0xfe>
   1a920:	0031      	movs	r1, r6
   1a922:	f7ff faf1 	bl	19f08 <memmove>
   1a926:	e6f1      	b.n	1a70c <_realloc_r+0xb4>
   1a928:	0031      	movs	r1, r6
   1a92a:	0028      	movs	r0, r5
   1a92c:	f7ff faec 	bl	19f08 <memmove>
   1a930:	465c      	mov	r4, fp
   1a932:	46d1      	mov	r9, sl
   1a934:	e6fd      	b.n	1a732 <_realloc_r+0xda>
   1a936:	68b3      	ldr	r3, [r6, #8]
   1a938:	6083      	str	r3, [r0, #8]
   1a93a:	68f3      	ldr	r3, [r6, #12]
   1a93c:	60c3      	str	r3, [r0, #12]
   1a93e:	2a24      	cmp	r2, #36	; 0x24
   1a940:	d015      	beq.n	1a96e <_realloc_r+0x316>
   1a942:	0003      	movs	r3, r0
   1a944:	0032      	movs	r2, r6
   1a946:	3310      	adds	r3, #16
   1a948:	3210      	adds	r2, #16
   1a94a:	e6d9      	b.n	1a700 <_realloc_r+0xa8>
   1a94c:	6853      	ldr	r3, [r2, #4]
   1a94e:	2203      	movs	r2, #3
   1a950:	4393      	bics	r3, r2
   1a952:	18e4      	adds	r4, r4, r3
   1a954:	0035      	movs	r5, r6
   1a956:	e6ec      	b.n	1a732 <_realloc_r+0xda>
   1a958:	4653      	mov	r3, sl
   1a95a:	68b1      	ldr	r1, [r6, #8]
   1a95c:	6119      	str	r1, [r3, #16]
   1a95e:	68f1      	ldr	r1, [r6, #12]
   1a960:	6159      	str	r1, [r3, #20]
   1a962:	2a24      	cmp	r2, #36	; 0x24
   1a964:	d00c      	beq.n	1a980 <_realloc_r+0x328>
   1a966:	0032      	movs	r2, r6
   1a968:	3318      	adds	r3, #24
   1a96a:	3210      	adds	r2, #16
   1a96c:	e7bc      	b.n	1a8e8 <_realloc_r+0x290>
   1a96e:	6933      	ldr	r3, [r6, #16]
   1a970:	0032      	movs	r2, r6
   1a972:	6103      	str	r3, [r0, #16]
   1a974:	0003      	movs	r3, r0
   1a976:	6971      	ldr	r1, [r6, #20]
   1a978:	3318      	adds	r3, #24
   1a97a:	3218      	adds	r2, #24
   1a97c:	6141      	str	r1, [r0, #20]
   1a97e:	e6bf      	b.n	1a700 <_realloc_r+0xa8>
   1a980:	4653      	mov	r3, sl
   1a982:	6932      	ldr	r2, [r6, #16]
   1a984:	4651      	mov	r1, sl
   1a986:	619a      	str	r2, [r3, #24]
   1a988:	0032      	movs	r2, r6
   1a98a:	6970      	ldr	r0, [r6, #20]
   1a98c:	3320      	adds	r3, #32
   1a98e:	3218      	adds	r2, #24
   1a990:	61c8      	str	r0, [r1, #28]
   1a992:	e7a9      	b.n	1a8e8 <_realloc_r+0x290>
   1a994:	002b      	movs	r3, r5
   1a996:	0032      	movs	r2, r6
   1a998:	e77e      	b.n	1a898 <_realloc_r+0x240>
   1a99a:	0031      	movs	r1, r6
   1a99c:	0028      	movs	r0, r5
   1a99e:	f7ff fab3 	bl	19f08 <memmove>
   1a9a2:	e77f      	b.n	1a8a4 <_realloc_r+0x24c>
   1a9a4:	4653      	mov	r3, sl
   1a9a6:	68b1      	ldr	r1, [r6, #8]
   1a9a8:	6119      	str	r1, [r3, #16]
   1a9aa:	68f1      	ldr	r1, [r6, #12]
   1a9ac:	6159      	str	r1, [r3, #20]
   1a9ae:	2a24      	cmp	r2, #36	; 0x24
   1a9b0:	d003      	beq.n	1a9ba <_realloc_r+0x362>
   1a9b2:	0032      	movs	r2, r6
   1a9b4:	3318      	adds	r3, #24
   1a9b6:	3210      	adds	r2, #16
   1a9b8:	e76e      	b.n	1a898 <_realloc_r+0x240>
   1a9ba:	4653      	mov	r3, sl
   1a9bc:	6932      	ldr	r2, [r6, #16]
   1a9be:	4651      	mov	r1, sl
   1a9c0:	619a      	str	r2, [r3, #24]
   1a9c2:	0032      	movs	r2, r6
   1a9c4:	6970      	ldr	r0, [r6, #20]
   1a9c6:	3320      	adds	r3, #32
   1a9c8:	3218      	adds	r2, #24
   1a9ca:	61c8      	str	r0, [r1, #28]
   1a9cc:	e764      	b.n	1a898 <_realloc_r+0x240>
   1a9ce:	46c0      	nop			; (mov r8, r8)
   1a9d0:	20000670 	.word	0x20000670

0001a9d4 <_sbrk_r>:
   1a9d4:	2300      	movs	r3, #0
   1a9d6:	b570      	push	{r4, r5, r6, lr}
   1a9d8:	4c06      	ldr	r4, [pc, #24]	; (1a9f4 <_sbrk_r+0x20>)
   1a9da:	0005      	movs	r5, r0
   1a9dc:	0008      	movs	r0, r1
   1a9de:	6023      	str	r3, [r4, #0]
   1a9e0:	f7e8 fa9c 	bl	2f1c <_sbrk>
   1a9e4:	1c43      	adds	r3, r0, #1
   1a9e6:	d000      	beq.n	1a9ea <_sbrk_r+0x16>
   1a9e8:	bd70      	pop	{r4, r5, r6, pc}
   1a9ea:	6823      	ldr	r3, [r4, #0]
   1a9ec:	2b00      	cmp	r3, #0
   1a9ee:	d0fb      	beq.n	1a9e8 <_sbrk_r+0x14>
   1a9f0:	602b      	str	r3, [r5, #0]
   1a9f2:	e7f9      	b.n	1a9e8 <_sbrk_r+0x14>
   1a9f4:	20001dcc 	.word	0x20001dcc

0001a9f8 <__sread>:
   1a9f8:	b570      	push	{r4, r5, r6, lr}
   1a9fa:	000c      	movs	r4, r1
   1a9fc:	250e      	movs	r5, #14
   1a9fe:	5f49      	ldrsh	r1, [r1, r5]
   1aa00:	f000 fb18 	bl	1b034 <_read_r>
   1aa04:	2800      	cmp	r0, #0
   1aa06:	db03      	blt.n	1aa10 <__sread+0x18>
   1aa08:	6d23      	ldr	r3, [r4, #80]	; 0x50
   1aa0a:	181b      	adds	r3, r3, r0
   1aa0c:	6523      	str	r3, [r4, #80]	; 0x50
   1aa0e:	bd70      	pop	{r4, r5, r6, pc}
   1aa10:	89a3      	ldrh	r3, [r4, #12]
   1aa12:	4a02      	ldr	r2, [pc, #8]	; (1aa1c <__sread+0x24>)
   1aa14:	4013      	ands	r3, r2
   1aa16:	81a3      	strh	r3, [r4, #12]
   1aa18:	e7f9      	b.n	1aa0e <__sread+0x16>
   1aa1a:	46c0      	nop			; (mov r8, r8)
   1aa1c:	ffffefff 	.word	0xffffefff

0001aa20 <__swrite>:
   1aa20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1aa22:	0016      	movs	r6, r2
   1aa24:	001f      	movs	r7, r3
   1aa26:	220c      	movs	r2, #12
   1aa28:	5e8b      	ldrsh	r3, [r1, r2]
   1aa2a:	0005      	movs	r5, r0
   1aa2c:	000c      	movs	r4, r1
   1aa2e:	05da      	lsls	r2, r3, #23
   1aa30:	d507      	bpl.n	1aa42 <__swrite+0x22>
   1aa32:	230e      	movs	r3, #14
   1aa34:	5ec9      	ldrsh	r1, [r1, r3]
   1aa36:	2200      	movs	r2, #0
   1aa38:	2302      	movs	r3, #2
   1aa3a:	f000 fae7 	bl	1b00c <_lseek_r>
   1aa3e:	220c      	movs	r2, #12
   1aa40:	5ea3      	ldrsh	r3, [r4, r2]
   1aa42:	4a05      	ldr	r2, [pc, #20]	; (1aa58 <__swrite+0x38>)
   1aa44:	0028      	movs	r0, r5
   1aa46:	4013      	ands	r3, r2
   1aa48:	81a3      	strh	r3, [r4, #12]
   1aa4a:	0032      	movs	r2, r6
   1aa4c:	230e      	movs	r3, #14
   1aa4e:	5ee1      	ldrsh	r1, [r4, r3]
   1aa50:	003b      	movs	r3, r7
   1aa52:	f000 f909 	bl	1ac68 <_write_r>
   1aa56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1aa58:	ffffefff 	.word	0xffffefff

0001aa5c <__sseek>:
   1aa5c:	b570      	push	{r4, r5, r6, lr}
   1aa5e:	000c      	movs	r4, r1
   1aa60:	250e      	movs	r5, #14
   1aa62:	5f49      	ldrsh	r1, [r1, r5]
   1aa64:	f000 fad2 	bl	1b00c <_lseek_r>
   1aa68:	1c43      	adds	r3, r0, #1
   1aa6a:	d006      	beq.n	1aa7a <__sseek+0x1e>
   1aa6c:	2380      	movs	r3, #128	; 0x80
   1aa6e:	89a2      	ldrh	r2, [r4, #12]
   1aa70:	015b      	lsls	r3, r3, #5
   1aa72:	4313      	orrs	r3, r2
   1aa74:	81a3      	strh	r3, [r4, #12]
   1aa76:	6520      	str	r0, [r4, #80]	; 0x50
   1aa78:	bd70      	pop	{r4, r5, r6, pc}
   1aa7a:	89a3      	ldrh	r3, [r4, #12]
   1aa7c:	4a01      	ldr	r2, [pc, #4]	; (1aa84 <__sseek+0x28>)
   1aa7e:	4013      	ands	r3, r2
   1aa80:	81a3      	strh	r3, [r4, #12]
   1aa82:	e7f9      	b.n	1aa78 <__sseek+0x1c>
   1aa84:	ffffefff 	.word	0xffffefff

0001aa88 <__sclose>:
   1aa88:	b510      	push	{r4, lr}
   1aa8a:	230e      	movs	r3, #14
   1aa8c:	5ec9      	ldrsh	r1, [r1, r3]
   1aa8e:	f000 f9a5 	bl	1addc <_close_r>
   1aa92:	bd10      	pop	{r4, pc}

0001aa94 <__ssprint_r>:
   1aa94:	b5f0      	push	{r4, r5, r6, r7, lr}
   1aa96:	4657      	mov	r7, sl
   1aa98:	464e      	mov	r6, r9
   1aa9a:	46de      	mov	lr, fp
   1aa9c:	4645      	mov	r5, r8
   1aa9e:	b5e0      	push	{r5, r6, r7, lr}
   1aaa0:	6893      	ldr	r3, [r2, #8]
   1aaa2:	b083      	sub	sp, #12
   1aaa4:	9001      	str	r0, [sp, #4]
   1aaa6:	000e      	movs	r6, r1
   1aaa8:	4692      	mov	sl, r2
   1aaaa:	2b00      	cmp	r3, #0
   1aaac:	d070      	beq.n	1ab90 <__ssprint_r+0xfc>
   1aaae:	688d      	ldr	r5, [r1, #8]
   1aab0:	6813      	ldr	r3, [r2, #0]
   1aab2:	002c      	movs	r4, r5
   1aab4:	6808      	ldr	r0, [r1, #0]
   1aab6:	001d      	movs	r5, r3
   1aab8:	e046      	b.n	1ab48 <__ssprint_r+0xb4>
   1aaba:	2290      	movs	r2, #144	; 0x90
   1aabc:	89b3      	ldrh	r3, [r6, #12]
   1aabe:	00d2      	lsls	r2, r2, #3
   1aac0:	4213      	tst	r3, r2
   1aac2:	d030      	beq.n	1ab26 <__ssprint_r+0x92>
   1aac4:	6931      	ldr	r1, [r6, #16]
   1aac6:	1a42      	subs	r2, r0, r1
   1aac8:	4693      	mov	fp, r2
   1aaca:	6970      	ldr	r0, [r6, #20]
   1aacc:	0042      	lsls	r2, r0, #1
   1aace:	1812      	adds	r2, r2, r0
   1aad0:	0fd0      	lsrs	r0, r2, #31
   1aad2:	1882      	adds	r2, r0, r2
   1aad4:	1052      	asrs	r2, r2, #1
   1aad6:	4690      	mov	r8, r2
   1aad8:	465a      	mov	r2, fp
   1aada:	1c50      	adds	r0, r2, #1
   1aadc:	19c0      	adds	r0, r0, r7
   1aade:	4642      	mov	r2, r8
   1aae0:	4540      	cmp	r0, r8
   1aae2:	d901      	bls.n	1aae8 <__ssprint_r+0x54>
   1aae4:	4680      	mov	r8, r0
   1aae6:	0002      	movs	r2, r0
   1aae8:	2080      	movs	r0, #128	; 0x80
   1aaea:	00c0      	lsls	r0, r0, #3
   1aaec:	4203      	tst	r3, r0
   1aaee:	d038      	beq.n	1ab62 <__ssprint_r+0xce>
   1aaf0:	0011      	movs	r1, r2
   1aaf2:	9801      	ldr	r0, [sp, #4]
   1aaf4:	f7fe fefe 	bl	198f4 <_malloc_r>
   1aaf8:	1e04      	subs	r4, r0, #0
   1aafa:	d054      	beq.n	1aba6 <__ssprint_r+0x112>
   1aafc:	465a      	mov	r2, fp
   1aafe:	6931      	ldr	r1, [r6, #16]
   1ab00:	f7f9 ff62 	bl	149c8 <memcpy>
   1ab04:	89b3      	ldrh	r3, [r6, #12]
   1ab06:	4a2a      	ldr	r2, [pc, #168]	; (1abb0 <__ssprint_r+0x11c>)
   1ab08:	4013      	ands	r3, r2
   1ab0a:	2280      	movs	r2, #128	; 0x80
   1ab0c:	4313      	orrs	r3, r2
   1ab0e:	81b3      	strh	r3, [r6, #12]
   1ab10:	4643      	mov	r3, r8
   1ab12:	0020      	movs	r0, r4
   1ab14:	465a      	mov	r2, fp
   1ab16:	6134      	str	r4, [r6, #16]
   1ab18:	46b8      	mov	r8, r7
   1ab1a:	003c      	movs	r4, r7
   1ab1c:	4458      	add	r0, fp
   1ab1e:	6173      	str	r3, [r6, #20]
   1ab20:	1a9b      	subs	r3, r3, r2
   1ab22:	6030      	str	r0, [r6, #0]
   1ab24:	60b3      	str	r3, [r6, #8]
   1ab26:	4642      	mov	r2, r8
   1ab28:	4649      	mov	r1, r9
   1ab2a:	f7ff f9ed 	bl	19f08 <memmove>
   1ab2e:	68b3      	ldr	r3, [r6, #8]
   1ab30:	1b1c      	subs	r4, r3, r4
   1ab32:	6833      	ldr	r3, [r6, #0]
   1ab34:	60b4      	str	r4, [r6, #8]
   1ab36:	4443      	add	r3, r8
   1ab38:	6033      	str	r3, [r6, #0]
   1ab3a:	0018      	movs	r0, r3
   1ab3c:	4653      	mov	r3, sl
   1ab3e:	689b      	ldr	r3, [r3, #8]
   1ab40:	1bdf      	subs	r7, r3, r7
   1ab42:	4653      	mov	r3, sl
   1ab44:	609f      	str	r7, [r3, #8]
   1ab46:	d023      	beq.n	1ab90 <__ssprint_r+0xfc>
   1ab48:	686f      	ldr	r7, [r5, #4]
   1ab4a:	002b      	movs	r3, r5
   1ab4c:	3508      	adds	r5, #8
   1ab4e:	2f00      	cmp	r7, #0
   1ab50:	d0fa      	beq.n	1ab48 <__ssprint_r+0xb4>
   1ab52:	681b      	ldr	r3, [r3, #0]
   1ab54:	46a0      	mov	r8, r4
   1ab56:	4699      	mov	r9, r3
   1ab58:	42a7      	cmp	r7, r4
   1ab5a:	d2ae      	bcs.n	1aaba <__ssprint_r+0x26>
   1ab5c:	003c      	movs	r4, r7
   1ab5e:	46b8      	mov	r8, r7
   1ab60:	e7e1      	b.n	1ab26 <__ssprint_r+0x92>
   1ab62:	9801      	ldr	r0, [sp, #4]
   1ab64:	f7ff fd78 	bl	1a658 <_realloc_r>
   1ab68:	1e04      	subs	r4, r0, #0
   1ab6a:	d1d1      	bne.n	1ab10 <__ssprint_r+0x7c>
   1ab6c:	9c01      	ldr	r4, [sp, #4]
   1ab6e:	6931      	ldr	r1, [r6, #16]
   1ab70:	0020      	movs	r0, r4
   1ab72:	f7fe fb8d 	bl	19290 <_free_r>
   1ab76:	230c      	movs	r3, #12
   1ab78:	6023      	str	r3, [r4, #0]
   1ab7a:	2240      	movs	r2, #64	; 0x40
   1ab7c:	89b3      	ldrh	r3, [r6, #12]
   1ab7e:	2001      	movs	r0, #1
   1ab80:	4313      	orrs	r3, r2
   1ab82:	81b3      	strh	r3, [r6, #12]
   1ab84:	4652      	mov	r2, sl
   1ab86:	2300      	movs	r3, #0
   1ab88:	4240      	negs	r0, r0
   1ab8a:	6093      	str	r3, [r2, #8]
   1ab8c:	6053      	str	r3, [r2, #4]
   1ab8e:	e003      	b.n	1ab98 <__ssprint_r+0x104>
   1ab90:	2300      	movs	r3, #0
   1ab92:	4652      	mov	r2, sl
   1ab94:	2000      	movs	r0, #0
   1ab96:	6053      	str	r3, [r2, #4]
   1ab98:	b003      	add	sp, #12
   1ab9a:	bc3c      	pop	{r2, r3, r4, r5}
   1ab9c:	4690      	mov	r8, r2
   1ab9e:	4699      	mov	r9, r3
   1aba0:	46a2      	mov	sl, r4
   1aba2:	46ab      	mov	fp, r5
   1aba4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1aba6:	230c      	movs	r3, #12
   1aba8:	9a01      	ldr	r2, [sp, #4]
   1abaa:	6013      	str	r3, [r2, #0]
   1abac:	e7e5      	b.n	1ab7a <__ssprint_r+0xe6>
   1abae:	46c0      	nop			; (mov r8, r8)
   1abb0:	fffffb7f 	.word	0xfffffb7f

0001abb4 <__sprint_r.part.0>:
   1abb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1abb6:	464e      	mov	r6, r9
   1abb8:	4645      	mov	r5, r8
   1abba:	46de      	mov	lr, fp
   1abbc:	4657      	mov	r7, sl
   1abbe:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   1abc0:	b5e0      	push	{r5, r6, r7, lr}
   1abc2:	4680      	mov	r8, r0
   1abc4:	000e      	movs	r6, r1
   1abc6:	4691      	mov	r9, r2
   1abc8:	049b      	lsls	r3, r3, #18
   1abca:	d531      	bpl.n	1ac30 <__sprint_r.part.0+0x7c>
   1abcc:	6813      	ldr	r3, [r2, #0]
   1abce:	469a      	mov	sl, r3
   1abd0:	6893      	ldr	r3, [r2, #8]
   1abd2:	2b00      	cmp	r3, #0
   1abd4:	d02a      	beq.n	1ac2c <__sprint_r.part.0+0x78>
   1abd6:	4652      	mov	r2, sl
   1abd8:	6852      	ldr	r2, [r2, #4]
   1abda:	2500      	movs	r5, #0
   1abdc:	4693      	mov	fp, r2
   1abde:	0897      	lsrs	r7, r2, #2
   1abe0:	4652      	mov	r2, sl
   1abe2:	6814      	ldr	r4, [r2, #0]
   1abe4:	d104      	bne.n	1abf0 <__sprint_r.part.0+0x3c>
   1abe6:	e016      	b.n	1ac16 <__sprint_r.part.0+0x62>
   1abe8:	3501      	adds	r5, #1
   1abea:	3404      	adds	r4, #4
   1abec:	42af      	cmp	r7, r5
   1abee:	d010      	beq.n	1ac12 <__sprint_r.part.0+0x5e>
   1abf0:	0032      	movs	r2, r6
   1abf2:	6821      	ldr	r1, [r4, #0]
   1abf4:	4640      	mov	r0, r8
   1abf6:	f000 f9b5 	bl	1af64 <_fputwc_r>
   1abfa:	1c43      	adds	r3, r0, #1
   1abfc:	d1f4      	bne.n	1abe8 <__sprint_r.part.0+0x34>
   1abfe:	464a      	mov	r2, r9
   1ac00:	2300      	movs	r3, #0
   1ac02:	6093      	str	r3, [r2, #8]
   1ac04:	6053      	str	r3, [r2, #4]
   1ac06:	bc3c      	pop	{r2, r3, r4, r5}
   1ac08:	4690      	mov	r8, r2
   1ac0a:	4699      	mov	r9, r3
   1ac0c:	46a2      	mov	sl, r4
   1ac0e:	46ab      	mov	fp, r5
   1ac10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1ac12:	464b      	mov	r3, r9
   1ac14:	689b      	ldr	r3, [r3, #8]
   1ac16:	465a      	mov	r2, fp
   1ac18:	2103      	movs	r1, #3
   1ac1a:	438a      	bics	r2, r1
   1ac1c:	1a9b      	subs	r3, r3, r2
   1ac1e:	464a      	mov	r2, r9
   1ac20:	6093      	str	r3, [r2, #8]
   1ac22:	2208      	movs	r2, #8
   1ac24:	4694      	mov	ip, r2
   1ac26:	44e2      	add	sl, ip
   1ac28:	2b00      	cmp	r3, #0
   1ac2a:	d1d4      	bne.n	1abd6 <__sprint_r.part.0+0x22>
   1ac2c:	2000      	movs	r0, #0
   1ac2e:	e7e6      	b.n	1abfe <__sprint_r.part.0+0x4a>
   1ac30:	f7fe fc0c 	bl	1944c <__sfvwrite_r>
   1ac34:	e7e3      	b.n	1abfe <__sprint_r.part.0+0x4a>
   1ac36:	46c0      	nop			; (mov r8, r8)

0001ac38 <__sprint_r>:
   1ac38:	6893      	ldr	r3, [r2, #8]
   1ac3a:	b510      	push	{r4, lr}
   1ac3c:	2b00      	cmp	r3, #0
   1ac3e:	d002      	beq.n	1ac46 <__sprint_r+0xe>
   1ac40:	f7ff ffb8 	bl	1abb4 <__sprint_r.part.0>
   1ac44:	bd10      	pop	{r4, pc}
   1ac46:	6053      	str	r3, [r2, #4]
   1ac48:	2000      	movs	r0, #0
   1ac4a:	e7fb      	b.n	1ac44 <__sprint_r+0xc>

0001ac4c <__ascii_wctomb>:
   1ac4c:	2900      	cmp	r1, #0
   1ac4e:	d004      	beq.n	1ac5a <__ascii_wctomb+0xe>
   1ac50:	2aff      	cmp	r2, #255	; 0xff
   1ac52:	d804      	bhi.n	1ac5e <__ascii_wctomb+0x12>
   1ac54:	2001      	movs	r0, #1
   1ac56:	700a      	strb	r2, [r1, #0]
   1ac58:	4770      	bx	lr
   1ac5a:	2000      	movs	r0, #0
   1ac5c:	e7fc      	b.n	1ac58 <__ascii_wctomb+0xc>
   1ac5e:	238a      	movs	r3, #138	; 0x8a
   1ac60:	6003      	str	r3, [r0, #0]
   1ac62:	2001      	movs	r0, #1
   1ac64:	4240      	negs	r0, r0
   1ac66:	e7f7      	b.n	1ac58 <__ascii_wctomb+0xc>

0001ac68 <_write_r>:
   1ac68:	b570      	push	{r4, r5, r6, lr}
   1ac6a:	0005      	movs	r5, r0
   1ac6c:	0008      	movs	r0, r1
   1ac6e:	0011      	movs	r1, r2
   1ac70:	2200      	movs	r2, #0
   1ac72:	4c06      	ldr	r4, [pc, #24]	; (1ac8c <_write_r+0x24>)
   1ac74:	6022      	str	r2, [r4, #0]
   1ac76:	001a      	movs	r2, r3
   1ac78:	f7e8 f928 	bl	2ecc <_write>
   1ac7c:	1c43      	adds	r3, r0, #1
   1ac7e:	d000      	beq.n	1ac82 <_write_r+0x1a>
   1ac80:	bd70      	pop	{r4, r5, r6, pc}
   1ac82:	6823      	ldr	r3, [r4, #0]
   1ac84:	2b00      	cmp	r3, #0
   1ac86:	d0fb      	beq.n	1ac80 <_write_r+0x18>
   1ac88:	602b      	str	r3, [r5, #0]
   1ac8a:	e7f9      	b.n	1ac80 <_write_r+0x18>
   1ac8c:	20001dcc 	.word	0x20001dcc

0001ac90 <__register_exitproc>:
   1ac90:	b5f0      	push	{r4, r5, r6, r7, lr}
   1ac92:	464e      	mov	r6, r9
   1ac94:	4645      	mov	r5, r8
   1ac96:	46de      	mov	lr, fp
   1ac98:	4657      	mov	r7, sl
   1ac9a:	b5e0      	push	{r5, r6, r7, lr}
   1ac9c:	4d36      	ldr	r5, [pc, #216]	; (1ad78 <__register_exitproc+0xe8>)
   1ac9e:	b083      	sub	sp, #12
   1aca0:	0006      	movs	r6, r0
   1aca2:	6828      	ldr	r0, [r5, #0]
   1aca4:	4698      	mov	r8, r3
   1aca6:	000f      	movs	r7, r1
   1aca8:	4691      	mov	r9, r2
   1acaa:	f7fe fd9d 	bl	197e8 <__retarget_lock_acquire_recursive>
   1acae:	4b33      	ldr	r3, [pc, #204]	; (1ad7c <__register_exitproc+0xec>)
   1acb0:	681c      	ldr	r4, [r3, #0]
   1acb2:	23a4      	movs	r3, #164	; 0xa4
   1acb4:	005b      	lsls	r3, r3, #1
   1acb6:	58e0      	ldr	r0, [r4, r3]
   1acb8:	2800      	cmp	r0, #0
   1acba:	d052      	beq.n	1ad62 <__register_exitproc+0xd2>
   1acbc:	6843      	ldr	r3, [r0, #4]
   1acbe:	2b1f      	cmp	r3, #31
   1acc0:	dc13      	bgt.n	1acea <__register_exitproc+0x5a>
   1acc2:	1c5a      	adds	r2, r3, #1
   1acc4:	9201      	str	r2, [sp, #4]
   1acc6:	2e00      	cmp	r6, #0
   1acc8:	d128      	bne.n	1ad1c <__register_exitproc+0x8c>
   1acca:	9a01      	ldr	r2, [sp, #4]
   1accc:	3302      	adds	r3, #2
   1acce:	009b      	lsls	r3, r3, #2
   1acd0:	6042      	str	r2, [r0, #4]
   1acd2:	501f      	str	r7, [r3, r0]
   1acd4:	6828      	ldr	r0, [r5, #0]
   1acd6:	f7fe fd89 	bl	197ec <__retarget_lock_release_recursive>
   1acda:	2000      	movs	r0, #0
   1acdc:	b003      	add	sp, #12
   1acde:	bc3c      	pop	{r2, r3, r4, r5}
   1ace0:	4690      	mov	r8, r2
   1ace2:	4699      	mov	r9, r3
   1ace4:	46a2      	mov	sl, r4
   1ace6:	46ab      	mov	fp, r5
   1ace8:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1acea:	4b25      	ldr	r3, [pc, #148]	; (1ad80 <__register_exitproc+0xf0>)
   1acec:	2b00      	cmp	r3, #0
   1acee:	d03d      	beq.n	1ad6c <__register_exitproc+0xdc>
   1acf0:	20c8      	movs	r0, #200	; 0xc8
   1acf2:	0040      	lsls	r0, r0, #1
   1acf4:	f7fe fdf4 	bl	198e0 <malloc>
   1acf8:	2800      	cmp	r0, #0
   1acfa:	d037      	beq.n	1ad6c <__register_exitproc+0xdc>
   1acfc:	22a4      	movs	r2, #164	; 0xa4
   1acfe:	2300      	movs	r3, #0
   1ad00:	0052      	lsls	r2, r2, #1
   1ad02:	58a1      	ldr	r1, [r4, r2]
   1ad04:	6043      	str	r3, [r0, #4]
   1ad06:	6001      	str	r1, [r0, #0]
   1ad08:	50a0      	str	r0, [r4, r2]
   1ad0a:	3240      	adds	r2, #64	; 0x40
   1ad0c:	5083      	str	r3, [r0, r2]
   1ad0e:	3204      	adds	r2, #4
   1ad10:	5083      	str	r3, [r0, r2]
   1ad12:	3301      	adds	r3, #1
   1ad14:	9301      	str	r3, [sp, #4]
   1ad16:	2300      	movs	r3, #0
   1ad18:	2e00      	cmp	r6, #0
   1ad1a:	d0d6      	beq.n	1acca <__register_exitproc+0x3a>
   1ad1c:	009a      	lsls	r2, r3, #2
   1ad1e:	4692      	mov	sl, r2
   1ad20:	4482      	add	sl, r0
   1ad22:	464a      	mov	r2, r9
   1ad24:	2188      	movs	r1, #136	; 0x88
   1ad26:	4654      	mov	r4, sl
   1ad28:	5062      	str	r2, [r4, r1]
   1ad2a:	22c4      	movs	r2, #196	; 0xc4
   1ad2c:	0052      	lsls	r2, r2, #1
   1ad2e:	4691      	mov	r9, r2
   1ad30:	4481      	add	r9, r0
   1ad32:	464a      	mov	r2, r9
   1ad34:	3987      	subs	r1, #135	; 0x87
   1ad36:	4099      	lsls	r1, r3
   1ad38:	6812      	ldr	r2, [r2, #0]
   1ad3a:	468b      	mov	fp, r1
   1ad3c:	430a      	orrs	r2, r1
   1ad3e:	4694      	mov	ip, r2
   1ad40:	464a      	mov	r2, r9
   1ad42:	4661      	mov	r1, ip
   1ad44:	6011      	str	r1, [r2, #0]
   1ad46:	2284      	movs	r2, #132	; 0x84
   1ad48:	4641      	mov	r1, r8
   1ad4a:	0052      	lsls	r2, r2, #1
   1ad4c:	50a1      	str	r1, [r4, r2]
   1ad4e:	2e02      	cmp	r6, #2
   1ad50:	d1bb      	bne.n	1acca <__register_exitproc+0x3a>
   1ad52:	0002      	movs	r2, r0
   1ad54:	465c      	mov	r4, fp
   1ad56:	328d      	adds	r2, #141	; 0x8d
   1ad58:	32ff      	adds	r2, #255	; 0xff
   1ad5a:	6811      	ldr	r1, [r2, #0]
   1ad5c:	430c      	orrs	r4, r1
   1ad5e:	6014      	str	r4, [r2, #0]
   1ad60:	e7b3      	b.n	1acca <__register_exitproc+0x3a>
   1ad62:	0020      	movs	r0, r4
   1ad64:	304d      	adds	r0, #77	; 0x4d
   1ad66:	30ff      	adds	r0, #255	; 0xff
   1ad68:	50e0      	str	r0, [r4, r3]
   1ad6a:	e7a7      	b.n	1acbc <__register_exitproc+0x2c>
   1ad6c:	6828      	ldr	r0, [r5, #0]
   1ad6e:	f7fe fd3d 	bl	197ec <__retarget_lock_release_recursive>
   1ad72:	2001      	movs	r0, #1
   1ad74:	4240      	negs	r0, r0
   1ad76:	e7b1      	b.n	1acdc <__register_exitproc+0x4c>
   1ad78:	20000500 	.word	0x20000500
   1ad7c:	0001cd58 	.word	0x0001cd58
   1ad80:	000198e1 	.word	0x000198e1

0001ad84 <_calloc_r>:
   1ad84:	b510      	push	{r4, lr}
   1ad86:	4351      	muls	r1, r2
   1ad88:	f7fe fdb4 	bl	198f4 <_malloc_r>
   1ad8c:	1e04      	subs	r4, r0, #0
   1ad8e:	d01c      	beq.n	1adca <_calloc_r+0x46>
   1ad90:	0003      	movs	r3, r0
   1ad92:	3b08      	subs	r3, #8
   1ad94:	685a      	ldr	r2, [r3, #4]
   1ad96:	2303      	movs	r3, #3
   1ad98:	439a      	bics	r2, r3
   1ad9a:	3a04      	subs	r2, #4
   1ad9c:	2a24      	cmp	r2, #36	; 0x24
   1ad9e:	d816      	bhi.n	1adce <_calloc_r+0x4a>
   1ada0:	0003      	movs	r3, r0
   1ada2:	2a13      	cmp	r2, #19
   1ada4:	d90d      	bls.n	1adc2 <_calloc_r+0x3e>
   1ada6:	2100      	movs	r1, #0
   1ada8:	3308      	adds	r3, #8
   1adaa:	6001      	str	r1, [r0, #0]
   1adac:	6041      	str	r1, [r0, #4]
   1adae:	2a1b      	cmp	r2, #27
   1adb0:	d907      	bls.n	1adc2 <_calloc_r+0x3e>
   1adb2:	6081      	str	r1, [r0, #8]
   1adb4:	60c1      	str	r1, [r0, #12]
   1adb6:	2a24      	cmp	r2, #36	; 0x24
   1adb8:	d10d      	bne.n	1add6 <_calloc_r+0x52>
   1adba:	0003      	movs	r3, r0
   1adbc:	6101      	str	r1, [r0, #16]
   1adbe:	3318      	adds	r3, #24
   1adc0:	6141      	str	r1, [r0, #20]
   1adc2:	2200      	movs	r2, #0
   1adc4:	601a      	str	r2, [r3, #0]
   1adc6:	605a      	str	r2, [r3, #4]
   1adc8:	609a      	str	r2, [r3, #8]
   1adca:	0020      	movs	r0, r4
   1adcc:	bd10      	pop	{r4, pc}
   1adce:	2100      	movs	r1, #0
   1add0:	f7f9 fe3c 	bl	14a4c <memset>
   1add4:	e7f9      	b.n	1adca <_calloc_r+0x46>
   1add6:	0003      	movs	r3, r0
   1add8:	3310      	adds	r3, #16
   1adda:	e7f2      	b.n	1adc2 <_calloc_r+0x3e>

0001addc <_close_r>:
   1addc:	2300      	movs	r3, #0
   1adde:	b570      	push	{r4, r5, r6, lr}
   1ade0:	4c06      	ldr	r4, [pc, #24]	; (1adfc <_close_r+0x20>)
   1ade2:	0005      	movs	r5, r0
   1ade4:	0008      	movs	r0, r1
   1ade6:	6023      	str	r3, [r4, #0]
   1ade8:	f7e8 f8aa 	bl	2f40 <_close>
   1adec:	1c43      	adds	r3, r0, #1
   1adee:	d000      	beq.n	1adf2 <_close_r+0x16>
   1adf0:	bd70      	pop	{r4, r5, r6, pc}
   1adf2:	6823      	ldr	r3, [r4, #0]
   1adf4:	2b00      	cmp	r3, #0
   1adf6:	d0fb      	beq.n	1adf0 <_close_r+0x14>
   1adf8:	602b      	str	r3, [r5, #0]
   1adfa:	e7f9      	b.n	1adf0 <_close_r+0x14>
   1adfc:	20001dcc 	.word	0x20001dcc

0001ae00 <_fclose_r>:
   1ae00:	b570      	push	{r4, r5, r6, lr}
   1ae02:	0005      	movs	r5, r0
   1ae04:	1e0c      	subs	r4, r1, #0
   1ae06:	d040      	beq.n	1ae8a <_fclose_r+0x8a>
   1ae08:	2800      	cmp	r0, #0
   1ae0a:	d002      	beq.n	1ae12 <_fclose_r+0x12>
   1ae0c:	6b83      	ldr	r3, [r0, #56]	; 0x38
   1ae0e:	2b00      	cmp	r3, #0
   1ae10:	d03e      	beq.n	1ae90 <_fclose_r+0x90>
   1ae12:	2601      	movs	r6, #1
   1ae14:	6e63      	ldr	r3, [r4, #100]	; 0x64
   1ae16:	4233      	tst	r3, r6
   1ae18:	d133      	bne.n	1ae82 <_fclose_r+0x82>
   1ae1a:	89a3      	ldrh	r3, [r4, #12]
   1ae1c:	059b      	lsls	r3, r3, #22
   1ae1e:	d543      	bpl.n	1aea8 <_fclose_r+0xa8>
   1ae20:	0021      	movs	r1, r4
   1ae22:	0028      	movs	r0, r5
   1ae24:	f7fe f888 	bl	18f38 <__sflush_r>
   1ae28:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   1ae2a:	0006      	movs	r6, r0
   1ae2c:	2b00      	cmp	r3, #0
   1ae2e:	d004      	beq.n	1ae3a <_fclose_r+0x3a>
   1ae30:	69e1      	ldr	r1, [r4, #28]
   1ae32:	0028      	movs	r0, r5
   1ae34:	4798      	blx	r3
   1ae36:	2800      	cmp	r0, #0
   1ae38:	db44      	blt.n	1aec4 <_fclose_r+0xc4>
   1ae3a:	89a3      	ldrh	r3, [r4, #12]
   1ae3c:	061b      	lsls	r3, r3, #24
   1ae3e:	d42a      	bmi.n	1ae96 <_fclose_r+0x96>
   1ae40:	6b21      	ldr	r1, [r4, #48]	; 0x30
   1ae42:	2900      	cmp	r1, #0
   1ae44:	d008      	beq.n	1ae58 <_fclose_r+0x58>
   1ae46:	0023      	movs	r3, r4
   1ae48:	3340      	adds	r3, #64	; 0x40
   1ae4a:	4299      	cmp	r1, r3
   1ae4c:	d002      	beq.n	1ae54 <_fclose_r+0x54>
   1ae4e:	0028      	movs	r0, r5
   1ae50:	f7fe fa1e 	bl	19290 <_free_r>
   1ae54:	2300      	movs	r3, #0
   1ae56:	6323      	str	r3, [r4, #48]	; 0x30
   1ae58:	6c61      	ldr	r1, [r4, #68]	; 0x44
   1ae5a:	2900      	cmp	r1, #0
   1ae5c:	d004      	beq.n	1ae68 <_fclose_r+0x68>
   1ae5e:	0028      	movs	r0, r5
   1ae60:	f7fe fa16 	bl	19290 <_free_r>
   1ae64:	2300      	movs	r3, #0
   1ae66:	6463      	str	r3, [r4, #68]	; 0x44
   1ae68:	f7fe f998 	bl	1919c <__sfp_lock_acquire>
   1ae6c:	2300      	movs	r3, #0
   1ae6e:	81a3      	strh	r3, [r4, #12]
   1ae70:	6e63      	ldr	r3, [r4, #100]	; 0x64
   1ae72:	07db      	lsls	r3, r3, #31
   1ae74:	d514      	bpl.n	1aea0 <_fclose_r+0xa0>
   1ae76:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1ae78:	f7fe fcb4 	bl	197e4 <__retarget_lock_close_recursive>
   1ae7c:	f7fe f996 	bl	191ac <__sfp_lock_release>
   1ae80:	e004      	b.n	1ae8c <_fclose_r+0x8c>
   1ae82:	220c      	movs	r2, #12
   1ae84:	5ea3      	ldrsh	r3, [r4, r2]
   1ae86:	2b00      	cmp	r3, #0
   1ae88:	d1ca      	bne.n	1ae20 <_fclose_r+0x20>
   1ae8a:	2600      	movs	r6, #0
   1ae8c:	0030      	movs	r0, r6
   1ae8e:	bd70      	pop	{r4, r5, r6, pc}
   1ae90:	f7fe f954 	bl	1913c <__sinit>
   1ae94:	e7bd      	b.n	1ae12 <_fclose_r+0x12>
   1ae96:	6921      	ldr	r1, [r4, #16]
   1ae98:	0028      	movs	r0, r5
   1ae9a:	f7fe f9f9 	bl	19290 <_free_r>
   1ae9e:	e7cf      	b.n	1ae40 <_fclose_r+0x40>
   1aea0:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1aea2:	f7fe fca3 	bl	197ec <__retarget_lock_release_recursive>
   1aea6:	e7e6      	b.n	1ae76 <_fclose_r+0x76>
   1aea8:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1aeaa:	f7fe fc9d 	bl	197e8 <__retarget_lock_acquire_recursive>
   1aeae:	220c      	movs	r2, #12
   1aeb0:	5ea3      	ldrsh	r3, [r4, r2]
   1aeb2:	2b00      	cmp	r3, #0
   1aeb4:	d1b4      	bne.n	1ae20 <_fclose_r+0x20>
   1aeb6:	6e63      	ldr	r3, [r4, #100]	; 0x64
   1aeb8:	401e      	ands	r6, r3
   1aeba:	d1e6      	bne.n	1ae8a <_fclose_r+0x8a>
   1aebc:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1aebe:	f7fe fc95 	bl	197ec <__retarget_lock_release_recursive>
   1aec2:	e7e3      	b.n	1ae8c <_fclose_r+0x8c>
   1aec4:	2601      	movs	r6, #1
   1aec6:	4276      	negs	r6, r6
   1aec8:	e7b7      	b.n	1ae3a <_fclose_r+0x3a>
   1aeca:	46c0      	nop			; (mov r8, r8)

0001aecc <__fputwc>:
   1aecc:	b5f0      	push	{r4, r5, r6, r7, lr}
   1aece:	46ce      	mov	lr, r9
   1aed0:	4647      	mov	r7, r8
   1aed2:	b580      	push	{r7, lr}
   1aed4:	b085      	sub	sp, #20
   1aed6:	4680      	mov	r8, r0
   1aed8:	4689      	mov	r9, r1
   1aeda:	0014      	movs	r4, r2
   1aedc:	f7fe fc5e 	bl	1979c <__locale_mb_cur_max>
   1aee0:	2801      	cmp	r0, #1
   1aee2:	d031      	beq.n	1af48 <__fputwc+0x7c>
   1aee4:	0023      	movs	r3, r4
   1aee6:	af03      	add	r7, sp, #12
   1aee8:	335c      	adds	r3, #92	; 0x5c
   1aeea:	464a      	mov	r2, r9
   1aeec:	0039      	movs	r1, r7
   1aeee:	4640      	mov	r0, r8
   1aef0:	f000 f912 	bl	1b118 <_wcrtomb_r>
   1aef4:	0006      	movs	r6, r0
   1aef6:	1c43      	adds	r3, r0, #1
   1aef8:	d021      	beq.n	1af3e <__fputwc+0x72>
   1aefa:	2800      	cmp	r0, #0
   1aefc:	d030      	beq.n	1af60 <__fputwc+0x94>
   1aefe:	7839      	ldrb	r1, [r7, #0]
   1af00:	2500      	movs	r5, #0
   1af02:	e007      	b.n	1af14 <__fputwc+0x48>
   1af04:	6823      	ldr	r3, [r4, #0]
   1af06:	1c5a      	adds	r2, r3, #1
   1af08:	6022      	str	r2, [r4, #0]
   1af0a:	7019      	strb	r1, [r3, #0]
   1af0c:	3501      	adds	r5, #1
   1af0e:	42b5      	cmp	r5, r6
   1af10:	d226      	bcs.n	1af60 <__fputwc+0x94>
   1af12:	5d79      	ldrb	r1, [r7, r5]
   1af14:	68a3      	ldr	r3, [r4, #8]
   1af16:	3b01      	subs	r3, #1
   1af18:	60a3      	str	r3, [r4, #8]
   1af1a:	2b00      	cmp	r3, #0
   1af1c:	daf2      	bge.n	1af04 <__fputwc+0x38>
   1af1e:	69a2      	ldr	r2, [r4, #24]
   1af20:	4293      	cmp	r3, r2
   1af22:	db01      	blt.n	1af28 <__fputwc+0x5c>
   1af24:	290a      	cmp	r1, #10
   1af26:	d1ed      	bne.n	1af04 <__fputwc+0x38>
   1af28:	0022      	movs	r2, r4
   1af2a:	4640      	mov	r0, r8
   1af2c:	f000 f896 	bl	1b05c <__swbuf_r>
   1af30:	1c43      	adds	r3, r0, #1
   1af32:	d1eb      	bne.n	1af0c <__fputwc+0x40>
   1af34:	b005      	add	sp, #20
   1af36:	bc0c      	pop	{r2, r3}
   1af38:	4690      	mov	r8, r2
   1af3a:	4699      	mov	r9, r3
   1af3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1af3e:	2240      	movs	r2, #64	; 0x40
   1af40:	89a3      	ldrh	r3, [r4, #12]
   1af42:	4313      	orrs	r3, r2
   1af44:	81a3      	strh	r3, [r4, #12]
   1af46:	e7f5      	b.n	1af34 <__fputwc+0x68>
   1af48:	464b      	mov	r3, r9
   1af4a:	3b01      	subs	r3, #1
   1af4c:	2bfe      	cmp	r3, #254	; 0xfe
   1af4e:	d8c9      	bhi.n	1aee4 <__fputwc+0x18>
   1af50:	466a      	mov	r2, sp
   1af52:	464b      	mov	r3, r9
   1af54:	71d3      	strb	r3, [r2, #7]
   1af56:	79d1      	ldrb	r1, [r2, #7]
   1af58:	af03      	add	r7, sp, #12
   1af5a:	7039      	strb	r1, [r7, #0]
   1af5c:	2601      	movs	r6, #1
   1af5e:	e7cf      	b.n	1af00 <__fputwc+0x34>
   1af60:	4648      	mov	r0, r9
   1af62:	e7e7      	b.n	1af34 <__fputwc+0x68>

0001af64 <_fputwc_r>:
   1af64:	6e53      	ldr	r3, [r2, #100]	; 0x64
   1af66:	b570      	push	{r4, r5, r6, lr}
   1af68:	0005      	movs	r5, r0
   1af6a:	000e      	movs	r6, r1
   1af6c:	0014      	movs	r4, r2
   1af6e:	07db      	lsls	r3, r3, #31
   1af70:	d41e      	bmi.n	1afb0 <_fputwc_r+0x4c>
   1af72:	230c      	movs	r3, #12
   1af74:	5ed2      	ldrsh	r2, [r2, r3]
   1af76:	b291      	uxth	r1, r2
   1af78:	058b      	lsls	r3, r1, #22
   1af7a:	d516      	bpl.n	1afaa <_fputwc_r+0x46>
   1af7c:	2380      	movs	r3, #128	; 0x80
   1af7e:	019b      	lsls	r3, r3, #6
   1af80:	4219      	tst	r1, r3
   1af82:	d104      	bne.n	1af8e <_fputwc_r+0x2a>
   1af84:	431a      	orrs	r2, r3
   1af86:	81a2      	strh	r2, [r4, #12]
   1af88:	6e62      	ldr	r2, [r4, #100]	; 0x64
   1af8a:	4313      	orrs	r3, r2
   1af8c:	6663      	str	r3, [r4, #100]	; 0x64
   1af8e:	0028      	movs	r0, r5
   1af90:	0022      	movs	r2, r4
   1af92:	0031      	movs	r1, r6
   1af94:	f7ff ff9a 	bl	1aecc <__fputwc>
   1af98:	6e63      	ldr	r3, [r4, #100]	; 0x64
   1af9a:	0005      	movs	r5, r0
   1af9c:	07db      	lsls	r3, r3, #31
   1af9e:	d402      	bmi.n	1afa6 <_fputwc_r+0x42>
   1afa0:	89a3      	ldrh	r3, [r4, #12]
   1afa2:	059b      	lsls	r3, r3, #22
   1afa4:	d508      	bpl.n	1afb8 <_fputwc_r+0x54>
   1afa6:	0028      	movs	r0, r5
   1afa8:	bd70      	pop	{r4, r5, r6, pc}
   1afaa:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1afac:	f7fe fc1c 	bl	197e8 <__retarget_lock_acquire_recursive>
   1afb0:	230c      	movs	r3, #12
   1afb2:	5ee2      	ldrsh	r2, [r4, r3]
   1afb4:	b291      	uxth	r1, r2
   1afb6:	e7e1      	b.n	1af7c <_fputwc_r+0x18>
   1afb8:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1afba:	f7fe fc17 	bl	197ec <__retarget_lock_release_recursive>
   1afbe:	e7f2      	b.n	1afa6 <_fputwc_r+0x42>

0001afc0 <_fstat_r>:
   1afc0:	2300      	movs	r3, #0
   1afc2:	b570      	push	{r4, r5, r6, lr}
   1afc4:	4c07      	ldr	r4, [pc, #28]	; (1afe4 <_fstat_r+0x24>)
   1afc6:	0005      	movs	r5, r0
   1afc8:	0008      	movs	r0, r1
   1afca:	0011      	movs	r1, r2
   1afcc:	6023      	str	r3, [r4, #0]
   1afce:	f7e7 ffba 	bl	2f46 <_fstat>
   1afd2:	1c43      	adds	r3, r0, #1
   1afd4:	d000      	beq.n	1afd8 <_fstat_r+0x18>
   1afd6:	bd70      	pop	{r4, r5, r6, pc}
   1afd8:	6823      	ldr	r3, [r4, #0]
   1afda:	2b00      	cmp	r3, #0
   1afdc:	d0fb      	beq.n	1afd6 <_fstat_r+0x16>
   1afde:	602b      	str	r3, [r5, #0]
   1afe0:	e7f9      	b.n	1afd6 <_fstat_r+0x16>
   1afe2:	46c0      	nop			; (mov r8, r8)
   1afe4:	20001dcc 	.word	0x20001dcc

0001afe8 <_isatty_r>:
   1afe8:	2300      	movs	r3, #0
   1afea:	b570      	push	{r4, r5, r6, lr}
   1afec:	4c06      	ldr	r4, [pc, #24]	; (1b008 <_isatty_r+0x20>)
   1afee:	0005      	movs	r5, r0
   1aff0:	0008      	movs	r0, r1
   1aff2:	6023      	str	r3, [r4, #0]
   1aff4:	f7e7 ffac 	bl	2f50 <_isatty>
   1aff8:	1c43      	adds	r3, r0, #1
   1affa:	d000      	beq.n	1affe <_isatty_r+0x16>
   1affc:	bd70      	pop	{r4, r5, r6, pc}
   1affe:	6823      	ldr	r3, [r4, #0]
   1b000:	2b00      	cmp	r3, #0
   1b002:	d0fb      	beq.n	1affc <_isatty_r+0x14>
   1b004:	602b      	str	r3, [r5, #0]
   1b006:	e7f9      	b.n	1affc <_isatty_r+0x14>
   1b008:	20001dcc 	.word	0x20001dcc

0001b00c <_lseek_r>:
   1b00c:	b570      	push	{r4, r5, r6, lr}
   1b00e:	0005      	movs	r5, r0
   1b010:	0008      	movs	r0, r1
   1b012:	0011      	movs	r1, r2
   1b014:	2200      	movs	r2, #0
   1b016:	4c06      	ldr	r4, [pc, #24]	; (1b030 <_lseek_r+0x24>)
   1b018:	6022      	str	r2, [r4, #0]
   1b01a:	001a      	movs	r2, r3
   1b01c:	f7e7 ff9a 	bl	2f54 <_lseek>
   1b020:	1c43      	adds	r3, r0, #1
   1b022:	d000      	beq.n	1b026 <_lseek_r+0x1a>
   1b024:	bd70      	pop	{r4, r5, r6, pc}
   1b026:	6823      	ldr	r3, [r4, #0]
   1b028:	2b00      	cmp	r3, #0
   1b02a:	d0fb      	beq.n	1b024 <_lseek_r+0x18>
   1b02c:	602b      	str	r3, [r5, #0]
   1b02e:	e7f9      	b.n	1b024 <_lseek_r+0x18>
   1b030:	20001dcc 	.word	0x20001dcc

0001b034 <_read_r>:
   1b034:	b570      	push	{r4, r5, r6, lr}
   1b036:	0005      	movs	r5, r0
   1b038:	0008      	movs	r0, r1
   1b03a:	0011      	movs	r1, r2
   1b03c:	2200      	movs	r2, #0
   1b03e:	4c06      	ldr	r4, [pc, #24]	; (1b058 <_read_r+0x24>)
   1b040:	6022      	str	r2, [r4, #0]
   1b042:	001a      	movs	r2, r3
   1b044:	f7e7 ff20 	bl	2e88 <_read>
   1b048:	1c43      	adds	r3, r0, #1
   1b04a:	d000      	beq.n	1b04e <_read_r+0x1a>
   1b04c:	bd70      	pop	{r4, r5, r6, pc}
   1b04e:	6823      	ldr	r3, [r4, #0]
   1b050:	2b00      	cmp	r3, #0
   1b052:	d0fb      	beq.n	1b04c <_read_r+0x18>
   1b054:	602b      	str	r3, [r5, #0]
   1b056:	e7f9      	b.n	1b04c <_read_r+0x18>
   1b058:	20001dcc 	.word	0x20001dcc

0001b05c <__swbuf_r>:
   1b05c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1b05e:	0006      	movs	r6, r0
   1b060:	000d      	movs	r5, r1
   1b062:	0014      	movs	r4, r2
   1b064:	2800      	cmp	r0, #0
   1b066:	d002      	beq.n	1b06e <__swbuf_r+0x12>
   1b068:	6b83      	ldr	r3, [r0, #56]	; 0x38
   1b06a:	2b00      	cmp	r3, #0
   1b06c:	d04e      	beq.n	1b10c <__swbuf_r+0xb0>
   1b06e:	69a3      	ldr	r3, [r4, #24]
   1b070:	60a3      	str	r3, [r4, #8]
   1b072:	230c      	movs	r3, #12
   1b074:	5ee0      	ldrsh	r0, [r4, r3]
   1b076:	b281      	uxth	r1, r0
   1b078:	070b      	lsls	r3, r1, #28
   1b07a:	d53c      	bpl.n	1b0f6 <__swbuf_r+0x9a>
   1b07c:	6923      	ldr	r3, [r4, #16]
   1b07e:	2b00      	cmp	r3, #0
   1b080:	d039      	beq.n	1b0f6 <__swbuf_r+0x9a>
   1b082:	22ff      	movs	r2, #255	; 0xff
   1b084:	b2ef      	uxtb	r7, r5
   1b086:	4015      	ands	r5, r2
   1b088:	2280      	movs	r2, #128	; 0x80
   1b08a:	0192      	lsls	r2, r2, #6
   1b08c:	4211      	tst	r1, r2
   1b08e:	d015      	beq.n	1b0bc <__swbuf_r+0x60>
   1b090:	6822      	ldr	r2, [r4, #0]
   1b092:	6961      	ldr	r1, [r4, #20]
   1b094:	1ad3      	subs	r3, r2, r3
   1b096:	428b      	cmp	r3, r1
   1b098:	da1b      	bge.n	1b0d2 <__swbuf_r+0x76>
   1b09a:	3301      	adds	r3, #1
   1b09c:	68a1      	ldr	r1, [r4, #8]
   1b09e:	3901      	subs	r1, #1
   1b0a0:	60a1      	str	r1, [r4, #8]
   1b0a2:	1c51      	adds	r1, r2, #1
   1b0a4:	6021      	str	r1, [r4, #0]
   1b0a6:	7017      	strb	r7, [r2, #0]
   1b0a8:	6962      	ldr	r2, [r4, #20]
   1b0aa:	429a      	cmp	r2, r3
   1b0ac:	d01a      	beq.n	1b0e4 <__swbuf_r+0x88>
   1b0ae:	89a3      	ldrh	r3, [r4, #12]
   1b0b0:	07db      	lsls	r3, r3, #31
   1b0b2:	d501      	bpl.n	1b0b8 <__swbuf_r+0x5c>
   1b0b4:	2d0a      	cmp	r5, #10
   1b0b6:	d015      	beq.n	1b0e4 <__swbuf_r+0x88>
   1b0b8:	0028      	movs	r0, r5
   1b0ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1b0bc:	4302      	orrs	r2, r0
   1b0be:	6e61      	ldr	r1, [r4, #100]	; 0x64
   1b0c0:	81a2      	strh	r2, [r4, #12]
   1b0c2:	4a14      	ldr	r2, [pc, #80]	; (1b114 <__swbuf_r+0xb8>)
   1b0c4:	400a      	ands	r2, r1
   1b0c6:	6662      	str	r2, [r4, #100]	; 0x64
   1b0c8:	6961      	ldr	r1, [r4, #20]
   1b0ca:	6822      	ldr	r2, [r4, #0]
   1b0cc:	1ad3      	subs	r3, r2, r3
   1b0ce:	428b      	cmp	r3, r1
   1b0d0:	dbe3      	blt.n	1b09a <__swbuf_r+0x3e>
   1b0d2:	0021      	movs	r1, r4
   1b0d4:	0030      	movs	r0, r6
   1b0d6:	f7fd ffd7 	bl	19088 <_fflush_r>
   1b0da:	2800      	cmp	r0, #0
   1b0dc:	d108      	bne.n	1b0f0 <__swbuf_r+0x94>
   1b0de:	6822      	ldr	r2, [r4, #0]
   1b0e0:	2301      	movs	r3, #1
   1b0e2:	e7db      	b.n	1b09c <__swbuf_r+0x40>
   1b0e4:	0021      	movs	r1, r4
   1b0e6:	0030      	movs	r0, r6
   1b0e8:	f7fd ffce 	bl	19088 <_fflush_r>
   1b0ec:	2800      	cmp	r0, #0
   1b0ee:	d0e3      	beq.n	1b0b8 <__swbuf_r+0x5c>
   1b0f0:	2501      	movs	r5, #1
   1b0f2:	426d      	negs	r5, r5
   1b0f4:	e7e0      	b.n	1b0b8 <__swbuf_r+0x5c>
   1b0f6:	0021      	movs	r1, r4
   1b0f8:	0030      	movs	r0, r6
   1b0fa:	f7fc fe31 	bl	17d60 <__swsetup_r>
   1b0fe:	2800      	cmp	r0, #0
   1b100:	d1f6      	bne.n	1b0f0 <__swbuf_r+0x94>
   1b102:	230c      	movs	r3, #12
   1b104:	5ee0      	ldrsh	r0, [r4, r3]
   1b106:	6923      	ldr	r3, [r4, #16]
   1b108:	b281      	uxth	r1, r0
   1b10a:	e7ba      	b.n	1b082 <__swbuf_r+0x26>
   1b10c:	f7fe f816 	bl	1913c <__sinit>
   1b110:	e7ad      	b.n	1b06e <__swbuf_r+0x12>
   1b112:	46c0      	nop			; (mov r8, r8)
   1b114:	ffffdfff 	.word	0xffffdfff

0001b118 <_wcrtomb_r>:
   1b118:	b570      	push	{r4, r5, r6, lr}
   1b11a:	001d      	movs	r5, r3
   1b11c:	4b11      	ldr	r3, [pc, #68]	; (1b164 <_wcrtomb_r+0x4c>)
   1b11e:	b084      	sub	sp, #16
   1b120:	681b      	ldr	r3, [r3, #0]
   1b122:	0004      	movs	r4, r0
   1b124:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   1b126:	2900      	cmp	r1, #0
   1b128:	d00e      	beq.n	1b148 <_wcrtomb_r+0x30>
   1b12a:	2b00      	cmp	r3, #0
   1b12c:	d016      	beq.n	1b15c <_wcrtomb_r+0x44>
   1b12e:	20e0      	movs	r0, #224	; 0xe0
   1b130:	581e      	ldr	r6, [r3, r0]
   1b132:	002b      	movs	r3, r5
   1b134:	0020      	movs	r0, r4
   1b136:	47b0      	blx	r6
   1b138:	1c43      	adds	r3, r0, #1
   1b13a:	d103      	bne.n	1b144 <_wcrtomb_r+0x2c>
   1b13c:	2300      	movs	r3, #0
   1b13e:	602b      	str	r3, [r5, #0]
   1b140:	338a      	adds	r3, #138	; 0x8a
   1b142:	6023      	str	r3, [r4, #0]
   1b144:	b004      	add	sp, #16
   1b146:	bd70      	pop	{r4, r5, r6, pc}
   1b148:	2b00      	cmp	r3, #0
   1b14a:	d009      	beq.n	1b160 <_wcrtomb_r+0x48>
   1b14c:	22e0      	movs	r2, #224	; 0xe0
   1b14e:	a901      	add	r1, sp, #4
   1b150:	589e      	ldr	r6, [r3, r2]
   1b152:	0020      	movs	r0, r4
   1b154:	002b      	movs	r3, r5
   1b156:	2200      	movs	r2, #0
   1b158:	47b0      	blx	r6
   1b15a:	e7ed      	b.n	1b138 <_wcrtomb_r+0x20>
   1b15c:	4b02      	ldr	r3, [pc, #8]	; (1b168 <_wcrtomb_r+0x50>)
   1b15e:	e7e6      	b.n	1b12e <_wcrtomb_r+0x16>
   1b160:	4b01      	ldr	r3, [pc, #4]	; (1b168 <_wcrtomb_r+0x50>)
   1b162:	e7f3      	b.n	1b14c <_wcrtomb_r+0x34>
   1b164:	200000d0 	.word	0x200000d0
   1b168:	20000504 	.word	0x20000504

0001b16c <__aeabi_dcmpun>:
   1b16c:	b570      	push	{r4, r5, r6, lr}
   1b16e:	4e0e      	ldr	r6, [pc, #56]	; (1b1a8 <__aeabi_dcmpun+0x3c>)
   1b170:	030d      	lsls	r5, r1, #12
   1b172:	031c      	lsls	r4, r3, #12
   1b174:	0049      	lsls	r1, r1, #1
   1b176:	005b      	lsls	r3, r3, #1
   1b178:	0b2d      	lsrs	r5, r5, #12
   1b17a:	0d49      	lsrs	r1, r1, #21
   1b17c:	0b24      	lsrs	r4, r4, #12
   1b17e:	0d5b      	lsrs	r3, r3, #21
   1b180:	42b1      	cmp	r1, r6
   1b182:	d004      	beq.n	1b18e <__aeabi_dcmpun+0x22>
   1b184:	4908      	ldr	r1, [pc, #32]	; (1b1a8 <__aeabi_dcmpun+0x3c>)
   1b186:	2000      	movs	r0, #0
   1b188:	428b      	cmp	r3, r1
   1b18a:	d008      	beq.n	1b19e <__aeabi_dcmpun+0x32>
   1b18c:	bd70      	pop	{r4, r5, r6, pc}
   1b18e:	4305      	orrs	r5, r0
   1b190:	2001      	movs	r0, #1
   1b192:	2d00      	cmp	r5, #0
   1b194:	d1fa      	bne.n	1b18c <__aeabi_dcmpun+0x20>
   1b196:	4904      	ldr	r1, [pc, #16]	; (1b1a8 <__aeabi_dcmpun+0x3c>)
   1b198:	2000      	movs	r0, #0
   1b19a:	428b      	cmp	r3, r1
   1b19c:	d1f6      	bne.n	1b18c <__aeabi_dcmpun+0x20>
   1b19e:	4314      	orrs	r4, r2
   1b1a0:	0020      	movs	r0, r4
   1b1a2:	1e44      	subs	r4, r0, #1
   1b1a4:	41a0      	sbcs	r0, r4
   1b1a6:	e7f1      	b.n	1b18c <__aeabi_dcmpun+0x20>
   1b1a8:	000007ff 	.word	0x000007ff

0001b1ac <__aeabi_i2d>:
   1b1ac:	b570      	push	{r4, r5, r6, lr}
   1b1ae:	2800      	cmp	r0, #0
   1b1b0:	d030      	beq.n	1b214 <__aeabi_i2d+0x68>
   1b1b2:	17c3      	asrs	r3, r0, #31
   1b1b4:	18c4      	adds	r4, r0, r3
   1b1b6:	405c      	eors	r4, r3
   1b1b8:	0fc5      	lsrs	r5, r0, #31
   1b1ba:	0020      	movs	r0, r4
   1b1bc:	f7f9 fa54 	bl	14668 <__clzsi2>
   1b1c0:	4b17      	ldr	r3, [pc, #92]	; (1b220 <__aeabi_i2d+0x74>)
   1b1c2:	4a18      	ldr	r2, [pc, #96]	; (1b224 <__aeabi_i2d+0x78>)
   1b1c4:	1a1b      	subs	r3, r3, r0
   1b1c6:	1ad2      	subs	r2, r2, r3
   1b1c8:	2a1f      	cmp	r2, #31
   1b1ca:	dd18      	ble.n	1b1fe <__aeabi_i2d+0x52>
   1b1cc:	4a16      	ldr	r2, [pc, #88]	; (1b228 <__aeabi_i2d+0x7c>)
   1b1ce:	1ad2      	subs	r2, r2, r3
   1b1d0:	4094      	lsls	r4, r2
   1b1d2:	2200      	movs	r2, #0
   1b1d4:	0324      	lsls	r4, r4, #12
   1b1d6:	055b      	lsls	r3, r3, #21
   1b1d8:	0b24      	lsrs	r4, r4, #12
   1b1da:	0d5b      	lsrs	r3, r3, #21
   1b1dc:	2100      	movs	r1, #0
   1b1de:	0010      	movs	r0, r2
   1b1e0:	0324      	lsls	r4, r4, #12
   1b1e2:	0d0a      	lsrs	r2, r1, #20
   1b1e4:	0b24      	lsrs	r4, r4, #12
   1b1e6:	0512      	lsls	r2, r2, #20
   1b1e8:	4322      	orrs	r2, r4
   1b1ea:	4c10      	ldr	r4, [pc, #64]	; (1b22c <__aeabi_i2d+0x80>)
   1b1ec:	051b      	lsls	r3, r3, #20
   1b1ee:	4022      	ands	r2, r4
   1b1f0:	4313      	orrs	r3, r2
   1b1f2:	005b      	lsls	r3, r3, #1
   1b1f4:	07ed      	lsls	r5, r5, #31
   1b1f6:	085b      	lsrs	r3, r3, #1
   1b1f8:	432b      	orrs	r3, r5
   1b1fa:	0019      	movs	r1, r3
   1b1fc:	bd70      	pop	{r4, r5, r6, pc}
   1b1fe:	0021      	movs	r1, r4
   1b200:	4091      	lsls	r1, r2
   1b202:	000a      	movs	r2, r1
   1b204:	210b      	movs	r1, #11
   1b206:	1a08      	subs	r0, r1, r0
   1b208:	40c4      	lsrs	r4, r0
   1b20a:	055b      	lsls	r3, r3, #21
   1b20c:	0324      	lsls	r4, r4, #12
   1b20e:	0b24      	lsrs	r4, r4, #12
   1b210:	0d5b      	lsrs	r3, r3, #21
   1b212:	e7e3      	b.n	1b1dc <__aeabi_i2d+0x30>
   1b214:	2500      	movs	r5, #0
   1b216:	2300      	movs	r3, #0
   1b218:	2400      	movs	r4, #0
   1b21a:	2200      	movs	r2, #0
   1b21c:	e7de      	b.n	1b1dc <__aeabi_i2d+0x30>
   1b21e:	46c0      	nop			; (mov r8, r8)
   1b220:	0000041e 	.word	0x0000041e
   1b224:	00000433 	.word	0x00000433
   1b228:	00000413 	.word	0x00000413
   1b22c:	800fffff 	.word	0x800fffff
   1b230:	00000458 	.word	0x00000458
   1b234:	000006a2 	.word	0x000006a2
   1b238:	000006a2 	.word	0x000006a2
   1b23c:	000006a2 	.word	0x000006a2
   1b240:	000006a2 	.word	0x000006a2
   1b244:	000006a2 	.word	0x000006a2
   1b248:	000006a2 	.word	0x000006a2
   1b24c:	000006a2 	.word	0x000006a2
   1b250:	000006a2 	.word	0x000006a2
   1b254:	000006a2 	.word	0x000006a2
   1b258:	000006a2 	.word	0x000006a2
   1b25c:	000006a2 	.word	0x000006a2
   1b260:	000006a2 	.word	0x000006a2
   1b264:	000006a2 	.word	0x000006a2
   1b268:	000006a2 	.word	0x000006a2
   1b26c:	000006a2 	.word	0x000006a2
   1b270:	00000440 	.word	0x00000440
   1b274:	000006a2 	.word	0x000006a2
   1b278:	000006a2 	.word	0x000006a2
   1b27c:	000006a2 	.word	0x000006a2
   1b280:	000006a2 	.word	0x000006a2
   1b284:	000006a2 	.word	0x000006a2
   1b288:	000006a2 	.word	0x000006a2
   1b28c:	000006a2 	.word	0x000006a2
   1b290:	000006a2 	.word	0x000006a2
   1b294:	000006a2 	.word	0x000006a2
   1b298:	000006a2 	.word	0x000006a2
   1b29c:	000006a2 	.word	0x000006a2
   1b2a0:	000006a2 	.word	0x000006a2
   1b2a4:	000006a2 	.word	0x000006a2
   1b2a8:	000006a2 	.word	0x000006a2
   1b2ac:	000006a2 	.word	0x000006a2
   1b2b0:	00000450 	.word	0x00000450
   1b2b4:	000006a2 	.word	0x000006a2
   1b2b8:	000006a2 	.word	0x000006a2
   1b2bc:	000006a2 	.word	0x000006a2
   1b2c0:	000006a2 	.word	0x000006a2
   1b2c4:	000006a2 	.word	0x000006a2
   1b2c8:	000006a2 	.word	0x000006a2
   1b2cc:	000006a2 	.word	0x000006a2
   1b2d0:	000006a2 	.word	0x000006a2
   1b2d4:	000006a2 	.word	0x000006a2
   1b2d8:	000006a2 	.word	0x000006a2
   1b2dc:	000006a2 	.word	0x000006a2
   1b2e0:	000006a2 	.word	0x000006a2
   1b2e4:	000006a2 	.word	0x000006a2
   1b2e8:	000006a2 	.word	0x000006a2
   1b2ec:	000006a2 	.word	0x000006a2
   1b2f0:	00000448 	.word	0x00000448
   1b2f4:	00000460 	.word	0x00000460
   1b2f8:	00000428 	.word	0x00000428
   1b2fc:	00000438 	.word	0x00000438
   1b300:	00000430 	.word	0x00000430
   1b304:	0000ffff 	.word	0x0000ffff
   1b308:	0000ffff 	.word	0x0000ffff
   1b30c:	00000004 	.word	0x00000004
   1b310:	00000005 	.word	0x00000005
   1b314:	00000006 	.word	0x00000006
   1b318:	00000007 	.word	0x00000007
   1b31c:	00000020 	.word	0x00000020
   1b320:	0000ffff 	.word	0x0000ffff
   1b324:	00000022 	.word	0x00000022
   1b328:	00000023 	.word	0x00000023
   1b32c:	0000ffff 	.word	0x0000ffff
   1b330:	0000ffff 	.word	0x0000ffff
   1b334:	0000ffff 	.word	0x0000ffff
   1b338:	0000ffff 	.word	0x0000ffff
   1b33c:	00000008 	.word	0x00000008
   1b340:	00000009 	.word	0x00000009
   1b344:	0000000a 	.word	0x0000000a
   1b348:	0000000b 	.word	0x0000000b
   1b34c:	0000ffff 	.word	0x0000ffff
   1b350:	0000ffff 	.word	0x0000ffff
   1b354:	0000ffff 	.word	0x0000ffff
   1b358:	0000ffff 	.word	0x0000ffff
   1b35c:	00000c16 	.word	0x00000c16
   1b360:	00000c16 	.word	0x00000c16
   1b364:	00000bf2 	.word	0x00000bf2
   1b368:	00000c16 	.word	0x00000c16
   1b36c:	00000bf2 	.word	0x00000bf2
   1b370:	00000bd8 	.word	0x00000bd8
   1b374:	00000bd8 	.word	0x00000bd8
   1b378:	00000c16 	.word	0x00000c16
   1b37c:	00000c16 	.word	0x00000c16
   1b380:	00000c16 	.word	0x00000c16
   1b384:	00000c16 	.word	0x00000c16
   1b388:	00000c16 	.word	0x00000c16
   1b38c:	00000c16 	.word	0x00000c16
   1b390:	00000c16 	.word	0x00000c16
   1b394:	00000c16 	.word	0x00000c16
   1b398:	00000c16 	.word	0x00000c16
   1b39c:	00000c16 	.word	0x00000c16
   1b3a0:	00000c16 	.word	0x00000c16
   1b3a4:	00000c16 	.word	0x00000c16
   1b3a8:	00000c16 	.word	0x00000c16
   1b3ac:	00000c16 	.word	0x00000c16
   1b3b0:	00000c16 	.word	0x00000c16
   1b3b4:	00000c16 	.word	0x00000c16
   1b3b8:	00000c16 	.word	0x00000c16
   1b3bc:	00000c16 	.word	0x00000c16
   1b3c0:	00000c16 	.word	0x00000c16
   1b3c4:	00000bf2 	.word	0x00000bf2
   1b3c8:	00000c16 	.word	0x00000c16
   1b3cc:	00000bf2 	.word	0x00000bf2
   1b3d0:	00000c16 	.word	0x00000c16
   1b3d4:	00000c16 	.word	0x00000c16
   1b3d8:	00000c16 	.word	0x00000c16
   1b3dc:	00000c16 	.word	0x00000c16
   1b3e0:	00000c16 	.word	0x00000c16
   1b3e4:	00000c16 	.word	0x00000c16
   1b3e8:	00000c16 	.word	0x00000c16
   1b3ec:	00000c16 	.word	0x00000c16
   1b3f0:	00000c16 	.word	0x00000c16
   1b3f4:	00000c16 	.word	0x00000c16
   1b3f8:	00000c16 	.word	0x00000c16
   1b3fc:	00000c16 	.word	0x00000c16
   1b400:	00000c16 	.word	0x00000c16
   1b404:	00000c16 	.word	0x00000c16
   1b408:	00000c16 	.word	0x00000c16
   1b40c:	00000c16 	.word	0x00000c16
   1b410:	00000c16 	.word	0x00000c16
   1b414:	00000c16 	.word	0x00000c16
   1b418:	00000c16 	.word	0x00000c16
   1b41c:	00000c16 	.word	0x00000c16
   1b420:	00000c16 	.word	0x00000c16
   1b424:	00000c16 	.word	0x00000c16
   1b428:	00000c16 	.word	0x00000c16
   1b42c:	00000c16 	.word	0x00000c16
   1b430:	00000c16 	.word	0x00000c16
   1b434:	00000c16 	.word	0x00000c16
   1b438:	00000c16 	.word	0x00000c16
   1b43c:	00000c16 	.word	0x00000c16
   1b440:	00000c16 	.word	0x00000c16
   1b444:	00000c16 	.word	0x00000c16
   1b448:	00000c16 	.word	0x00000c16
   1b44c:	00000c16 	.word	0x00000c16
   1b450:	00000c16 	.word	0x00000c16
   1b454:	00000c16 	.word	0x00000c16
   1b458:	00000c16 	.word	0x00000c16
   1b45c:	00000bf2 	.word	0x00000bf2
   1b460:	00000bf2 	.word	0x00000bf2
   1b464:	00000bfa 	.word	0x00000bfa
   1b468:	00000bfa 	.word	0x00000bfa
   1b46c:	00000bfa 	.word	0x00000bfa
   1b470:	00000bfa 	.word	0x00000bfa
   1b474:	42000000 	.word	0x42000000
   1b478:	42000400 	.word	0x42000400
   1b47c:	42000800 	.word	0x42000800
   1b480:	42000c00 	.word	0x42000c00
   1b484:	42001000 	.word	0x42001000
   1b488:	43000400 	.word	0x43000400
   1b48c:	0000207e 	.word	0x0000207e
   1b490:	0000207a 	.word	0x0000207a
   1b494:	0000207a 	.word	0x0000207a
   1b498:	000020e0 	.word	0x000020e0
   1b49c:	000020e0 	.word	0x000020e0
   1b4a0:	00002094 	.word	0x00002094
   1b4a4:	00002084 	.word	0x00002084
   1b4a8:	0000209a 	.word	0x0000209a
   1b4ac:	000020ce 	.word	0x000020ce
   1b4b0:	00002284 	.word	0x00002284
   1b4b4:	00002264 	.word	0x00002264
   1b4b8:	00002264 	.word	0x00002264
   1b4bc:	000022fe 	.word	0x000022fe
   1b4c0:	00002276 	.word	0x00002276
   1b4c4:	00002292 	.word	0x00002292
   1b4c8:	00002268 	.word	0x00002268
   1b4cc:	000022a0 	.word	0x000022a0
   1b4d0:	000022e2 	.word	0x000022e2
   1b4d4:	0000233c 	.word	0x0000233c
   1b4d8:	0000237e 	.word	0x0000237e
   1b4dc:	0000237e 	.word	0x0000237e
   1b4e0:	0000237e 	.word	0x0000237e
   1b4e4:	0000232e 	.word	0x0000232e
   1b4e8:	0000234a 	.word	0x0000234a
   1b4ec:	00002320 	.word	0x00002320
   1b4f0:	00002358 	.word	0x00002358
   1b4f4:	0000236e 	.word	0x0000236e
   1b4f8:	00002b26 	.word	0x00002b26
   1b4fc:	00002c1c 	.word	0x00002c1c
   1b500:	00002c26 	.word	0x00002c26
   1b504:	00002c30 	.word	0x00002c30
   1b508:	00002c3a 	.word	0x00002c3a
   1b50c:	00002c6c 	.word	0x00002c6c
   1b510:	00002c76 	.word	0x00002c76
   1b514:	00002c80 	.word	0x00002c80
   1b518:	00002c8a 	.word	0x00002c8a
   1b51c:	00002c94 	.word	0x00002c94
   1b520:	42002000 	.word	0x42002000
   1b524:	42002400 	.word	0x42002400
   1b528:	42002800 	.word	0x42002800
   1b52c:	42002c00 	.word	0x42002c00
   1b530:	43000800 	.word	0x43000800
   1b534:	00000002 	.word	0x00000002
   1b538:	00000100 	.word	0x00000100
   1b53c:	00000002 	.word	0x00000002
   1b540:	00000200 	.word	0x00000200
   1b544:	00000002 	.word	0x00000002
   1b548:	00000400 	.word	0x00000400
   1b54c:	00000002 	.word	0x00000002
   1b550:	00000800 	.word	0x00000800
   1b554:	00000003 	.word	0x00000003
   1b558:	00000004 	.word	0x00000004

0001b55c <AdvChannels923>:
   1b55c:	3706ea00 3706ea00 ff100100 3709f740     ...7...7....@..7
   1b56c:	3709f740 ff100100                       @..7....

0001b574 <DefaultChannels923>:
   1b574:	50015001                                .P.P

0001b578 <DefaultDrParamsAS>:
   1b578:	00330008 01070cdf 0033000a 01070bce     ..3.......3.....
   1b588:	0b33000e 01070ac6 3573001a 010709c2     ..3.......s5....
   1b598:	7df20031 010708be f2f20053 010707bc     1..}....S.......
   1b5a8:	f2f2003c 010807f1 f2f20008 000a00fe     <...............

0001b5b8 <SubBandDutyCycle923>:
   1b5b8:	00000064                                d...

0001b5bc <SubBandParams923>:
   1b5bc:	35c36d80 37502800 00000000              .m.5.(P7....

0001b5c8 <pds_reg_as_item_list>:
   1b5c8:	2000144c 00200004 2000146c 25c00104     L.. .. .l.. ...%
   1b5d8:	20001406 ea010204                       ... ....

0001b5e0 <DefaultChannels915AU>:
   1b5e0:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1b5f0:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1b600:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1b610:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1b620:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1b630:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1b640:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1b650:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1b660:	66016601 66016601 66016601 66016601     .f.f.f.f.f.f.f.f

0001b670 <DefaultDrParamsAU>:
   1b670:	00330008 01070cdf 0033000b 01070bce     ..3.......3.....
   1b680:	00330012 01070ac6 0073001c 010709c2     ..3.......s.....
   1b690:	00f2003d 010708be 00f20053 010707bc     =.......S.......
   1b6a0:	00f2003d 010908be 00000000 010a0000     =...............
   1b6b0:	00350007 01090c0c 00810005 01090b06     ..5.............
   1b6c0:	00f20007 01090a01 00f2000c 010909fe     ................
   1b6d0:	00f20016 010908fc 00f2002a 010907fc     ........*.......

0001b6e0 <pds_reg_au_item_list>:
   1b6e0:	2000151f 00010008 2000147c 06900108     ... ....|.. ....

0001b6f0 <AdvChannels433>:
   1b6f0:	19d1b9d8 19d1b9d8 ff0c0101 19d4c718     ................
   1b700:	19d4c718 ff0c0101 19d7d458 19d7d458     ........X...X...
   1b710:	ff0c0101                                ....

0001b714 <AdvChannels868>:
   1b714:	33be27a0 33be27a0 ff100101 33c134e0     .'.3.'.3.....4.3
   1b724:	33c134e0 ff100101 33c44220 33c44220     .4.3.... B.3 B.3
   1b734:	ff100101                                ....

0001b738 <DefaultChannels433>:
   1b738:	50015001 00005001                       .P.P.P..

0001b740 <DefaultChannels868>:
   1b740:	50015001 00005001                       .P.P.P..

0001b748 <DefaultDrparamsEU>:
   1b748:	00330008 01070cdf 0033000b 01070bd3     ..3.......3.....
   1b758:	00330017 01070acc 0073001c 010709c2     ..3.......s.....
   1b768:	00f2003d 010708be 00f20053 010707bc     =.......S.......
   1b778:	00f2003c 010807f1 00f20064 000a00ce     <.......d.......

0001b788 <SubBandDutyCycle868>:
   1b788:	006403e8 03e80064 0064000a              ..d.d.....d.

0001b794 <SubBandParams433>:
   1b794:	19cf0e40 19ea8580 00000000              @...........

0001b7a0 <SubBandParams868>:
   1b7a0:	337055c0 338eda40 00000000 338eda41     .Up3@..3....A..3
   1b7b0:	33bca100 00000000 33bca101 33c5c8c0     ...3.......3...3
   1b7c0:	00000000 33c74f60 33cef080 00000000     ....`O.3...3....
   1b7d0:	33d1fdc0 33d5ce50 00000000 33d691a0     ...3P..3.......3
   1b7e0:	33db2580 00000000                       .%.3....

0001b7e8 <pds_reg_eu868_fid1_item_list>:
   1b7e8:	2000144c 00200003 20001576 250c0103     L.. .. .v.. ...%

0001b7f8 <pds_reg_eu868_fid2_item_list>:
   1b7f8:	2000146c 00c0000b                       l.. ....

0001b800 <AdvChannels865>:
   1b800:	338fce64 338fce64 ff1e0100 3394fe84     d..3d..3.......3
   1b810:	3394fe84 ff1e0100 339de1e8 339de1e8     ...3.......3...3
   1b820:	ff1e0100                                ....

0001b824 <DefaultChannels865>:
   1b824:	50015001 00005001                       .P.P.P..

0001b82c <DefaultDrParamsIN>:
   1b82c:	00330008 01070cdf 0033000a 01070bce     ..3.......3.....
   1b83c:	0033000e 01070ac6 0073001a 010709c2     ..3.......s.....
   1b84c:	00f20031 010708be 00f20053 010707bc     1.......S.......
   1b85c:	00000000 010a0000 00f20008 000a00fe     ................

0001b86c <pds_reg_ind_item_list>:
   1b86c:	2000144c 00200006 2000146c 25c00106     L.. .. .l.. ...%

0001b87c <AdvChannels923JP>:
   1b87c:	3706ea00 3706ea00 ff100100 3709f740     ...7...7....@..7
   1b88c:	3709f740 ff100100                       @..7....

0001b894 <DefaultChannels923JP>:
   1b894:	50015001                                .P.P

0001b898 <DefaultDrParamsJP>:
   1b898:	00330008 01070cdf 0033000a 01070bce     ..3.......3.....
   1b8a8:	0b33000e 01070ac6 3573001a 010709c2     ..3.......s5....
   1b8b8:	7df20031 010708be f2f20053 010707bc     1..}....S.......
   1b8c8:	f2f2003c 010807f1 f2f20008 000a00fe     <...............

0001b8d8 <SubBandDutyCycleJP923>:
   1b8d8:	00000064                                d...

0001b8dc <SubBandParamsJP923>:
   1b8dc:	36d61600 37502800 00000000              ...6.(P7....

0001b8e8 <pds_reg_jpn_fid1_item_list>:
   1b8e8:	2000144c 00200007 2000146c 25c00107     L.. .. .l.. ...%

0001b8f8 <AdvChannels920KR>:
   1b8f8:	36f62120 36f62120 ff0e0100 36f92e60      !.6 !.6....`..6
   1b908:	36f92e60 ff0e0100 36fc3ba0 36fc3ba0     `..6.....;.6.;.6
   1b918:	ff0e0100                                ....

0001b91c <DefaultChannels920KR>:
   1b91c:	50015001 00005001                       .P.P.P..

0001b924 <DefaultDrParamsKR>:
   1b924:	00330008 01070cdf 0033000a 01070bce     ..3.......3.....
   1b934:	0033000e 01070ac6 0073001a 010709c2     ..3.......s.....
   1b944:	00f20031 010708be 00f20053 010707bc     1.......S.......

0001b954 <pds_reg_kr_fid1_item_list>:
   1b954:	2000144c 00200005 2000146c 25c00105     L.. .. .l.. ...%

0001b964 <DefaultChannels915>:
   1b964:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1b974:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1b984:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1b994:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1b9a4:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1b9b4:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1b9c4:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1b9d4:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1b9e4:	44014401 44014401 44014401 44014401     .D.D.D.D.D.D.D.D

0001b9f4 <DefaultDrParamsNA>:
   1b9f4:	000b0012 01070ac6 00350005 01070906     ..........5.....
   1ba04:	007d0007 01070801 00f2000c 010707fe     ..}.............
   1ba14:	00f20016 010908fc 00000000 010a0000     ................
   1ba24:	00000000 010a0000 00000000 010a0000     ................
   1ba34:	00350010 01090cbf 00810007 01090b06     ..5.............
   1ba44:	00f20007 01090a01 00f2000c 010909fe     ................
   1ba54:	00f20016 010908fc 00f2002a 010907fc     ........*.......

0001ba64 <pds_reg_na_item_list>:
   1ba64:	2000151f 00010002 2000147c 06900102     ... ....|.. ....
   1ba74:	00005718 00005718 00005718 00005718     .W...W...W...W..
   1ba84:	0000577e 000057e4 00005796 0000577e     ~W...W...W..~W..

0001ba94 <taskHandlers>:
   1ba94:	00009779 000107b1 0000fda9 00008a41     y...........A...
   1baa4:	0000aebd                                ....

0001baa8 <tc_interrupt_vectors.13444>:
   1baa8:	14131211 00000015 0000a114 0000a124     ............$...
   1bab8:	0000a12c 0000a134 0000a13c 0000a144     ,...4...<...D...
   1bac8:	0000a14c 0000a154 0000a15c 0000a11c     L...T...\.......
   1bad8:	0000a174 0000a16c 0000a174 0000a164     t...l...t...d...
   1bae8:	0000a3a2 0000a3ae 0000a3dc 0000a3e8     ................
   1baf8:	0000a3f4 0000a45e 0000a42a              ....^...*...

0001bb04 <bandTable>:
   1bb04:	000000ff 6e550a0d 656c6261 206f7420     ......Unable to 
   1bb14:	72617473 65632074 66697472 74616369     start certificat
   1bb24:	206e6f69 656d6974 50202e72 6320736c     ion timer. Pls c
   1bb34:	6b636568 00000000 6c500a0d 65736165     heck......Please
   1bb44:	6c657320 20746365 20656e6f 7420666f      select one of t
   1bb54:	62206568 20646e61 65766967 6562206e     he band given be
   1bb64:	0d776f6c 00000000 36385545 00000038     low.....EU868...
   1bb74:	202e6425 0a0d7325 00000000 656c6553     %d. %s......Sele
   1bb84:	52207463 6f696765 206c616e 646e6142     ct Regional Band
   1bb94:	00203a20 2a0d0a0a 2a2a2a2a 2a2a2a2a      : ....*********
   1bba4:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1bbb4:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1bbc4:	2a2a2a2a 2a2a2a2a 2a2a2a2a 0d0a2a2a     **************..
   1bbd4:	00000000 6e490a0d 2d207469 63755320     ......Init - Suc
   1bbe4:	73736563 0d6c7566 00000000 43414d0a     cessful......MAC
   1bbf4:	72617020 74656d61 20737265 74696e69      parameters init
   1bc04:	696c6169 6974617a 66206e6f 656c6961     ialization faile
   1bc14:	000d0a64 2a2a2a0a 2a2a2a2a 2a2a2a2a     d....***********
   1bc24:	2a2a2a2a 2a2a2a2a 696f4a2a 6150206e     *********Join Pa
   1bc34:	656d6172 73726574 2a2a2a2a 2a2a2a2a     rameters********
   1bc44:	2a2a2a2a 2a2a2a2a 2a2a2a2a 00000d0a     ************....
   1bc54:	7665440a 20656369 72646441 00202d20     .Device Addr - .
   1bc64:	20646c25 00000d0a 7070410a 6163696c     %ld .....Applica
   1bc74:	6e6f6974 73655320 6e6f6973 79654b20     tion Session Key
   1bc84:	00202d20 74654e0a 6b726f77 73655320      - ..Network Ses
   1bc94:	6e6f6973 79654b20 00202d20 696f4a0a     sion Key - ..Joi
   1bca4:	6170206e 656d6172 73726574 696e6920     n parameters ini
   1bcb4:	6c616974 74617a69 206e6f69 6c696166     tialization fail
   1bcc4:	0d0a6465 00000000 7665440a 20656369     ed.......Device 
   1bcd4:	20495545 0000202d 7070410a 6163696c     EUI - ...Applica
   1bce4:	6e6f6974 49554520 00202d20 7070410a     tion EUI - ..App
   1bcf4:	6163696c 6e6f6974 79654b20 00202d20     lication Key - .
   1bd04:	41544f0a 6f4a2041 70206e69 6d617261     .OTAA Join param
   1bd14:	72657465 6e692073 61697469 617a696c     eters initializa
   1bd24:	6e6f6974 69616620 0a64656c 0000000d     tion failed.....
   1bd34:	696f4a0a 6552206e 73657571 65532074     .Join Request Se
   1bd44:	0d0a746e 00000000 6172460a 5320656d     nt.......Frame S
   1bd54:	3a746e65 00000000 202a2a2a 65636552     ent:....*** Rece
   1bd64:	64657669 204c4420 61746144 2a2a2a20     ived DL Data ***
   1bd74:	00000d0a 6172460a 5220656d 69656365     .....Frame Recei
   1bd84:	20646576 70207461 2074726f 0d0a6425     ved at port %d..
   1bd94:	00000000 6172460a 4c20656d 74676e65     .....Frame Lengt
   1bda4:	202d2068 0d0a6425 00000000 6464410a     h - %d.......Add
   1bdb4:	73736572 30202d20 786c2578 00000d0a     ress - 0x%lx....
   1bdc4:	7961500a 64616f6c 0000203a 00007825     .Payload: ..%x..
   1bdd4:	2a2a0a0d 2a2a2a2a 2a2a2a2a 2a2a2a2a     ..**************
   1bde4:	2a2a2a2a 2a2a2a2a 0d2a2a2a 00000000     ***********.....
   1bdf4:	65636552 64657669 4b434120 726f6620     Received ACK for
   1be04:	6e6f4320 6d726966 64206465 0d617461      Confirmed data.
   1be14:	00000000 414d0a0d 4f4e2043 2d20214b     ......MAC NOK! -
   1be24:	00642520 6e617254 73696d73 6e6f6973      %d.Transmission
   1be34:	63755320 73736563 0000000d 2a2a0d0a      Success......**
   1be44:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1be54:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1be64:	2a2a2a2a 2a2a2a2a 2a2a2a2a 0a2a2a2a     ***************.
   1be74:	0000000d 65540a0d 4d207473 2065646f     ......Test Mode 
   1be84:	69746341 65746176 00000d64 696f4a0a     Activated....Joi
   1be94:	676e696e 63755320 73736563 0a6c7566     ning Successful.
   1bea4:	0000000d 4f525245 203a2052 62616e55     ....ERROR : Unab
   1beb4:	7420656c 7473206f 20747261 74726543     le to start Cert
   1bec4:	63696669 6f697461 6954206e 0d72656d     ification Timer.
   1bed4:	00000000 41544f0a 6f4a2041 52206e69     .....OTAA Join R
   1bee4:	65757165 53207473 0a746e65 0000000d     equest Sent.....
   1bef4:	2a2a0d0a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ..**************
   1bf04:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1bf14:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1bf24:	2a2a2a2a 2a2a2a2a 000d0a2a 00007830     *********...0x..
   1bf34:	78323025 00000000 726f6c0a 6e617761     %02x.....lorawan
   1bf44:	6375735f 73736563 00000d0a 726f6c0a     _success.....lor
   1bf54:	6e617761 6174735f 3a206574 61747320     awan_state : sta
   1bf64:	425f6b63 0a797375 0000000d 7665640a     ck_Busy......dev
   1bf74:	5f656369 5f746f6e 6e696f6a 745f6465     ice_not_joined_t
   1bf84:	656e5f6f 726f7774 000d0a6b 766e690a     o_network....inv
   1bf94:	64696c61 7261705f 74656d61 0d0a7265     alid_parameter..
   1bfa4:	00000000 79656b0a 6f6e5f73 6e695f74     .....keys_not_in
   1bfb4:	61697469 657a696c 000d0a64 6c69730a     itialized....sil
   1bfc4:	5f746e65 656d6d69 74616964 5f796c65     ent_immediately_
   1bfd4:	69746361 0d0a6576 00000000 6172660a     active.......fra
   1bfe4:	6f63656d 65746e75 72655f72 5f726f72     mecounter_error_
   1bff4:	6f6a6572 6e5f6e69 65646565 000d0a64     rejoin_needed...
   1c004:	766e690a 64696c61 6675625f 5f726566     .invalid_buffer_
   1c014:	676e656c 0d0a6874 00000000 43414d0a     length.......MAC
   1c024:	7561705f 0a646573 0000000d 5f6f6e0a     _paused......no_
   1c034:	65657266 6168635f 6c656e6e 6f665f73     free_channels_fo
   1c044:	0a646e75 0000000d 7165720a 74736575     und......request
   1c054:	766e695f 64696c61 00000d0a 6572700a     _invalid.....pre
   1c064:	6f6a5f76 725f6e69 65757165 695f7473     v_join_request_i
   1c074:	72705f6e 6572676f 0d0a7373 00000000     n_progress......
   1c084:	7165720a 74736575 6961665f 2064656c     .request_failed 
   1c094:	0d0a6425 00000000 0000a9e0 0000a920     %d.......... ...
   1c0a4:	0000a928 0000a930 0000a938 0000a940     (...0...8...@...
   1c0b4:	0000a948 0000a950 0000a8bc 0000a958     H...P.......X...
   1c0c4:	0000a960 0000a968 0000a970 0000a978     `...h...p...x...
   1c0d4:	0000a980 0000a988 0000a990 0000a998     ................
   1c0e4:	0000a9a0 0000a9a8 0000a9b0 0000a9b8     ................
   1c0f4:	0000a9e0 0000a9c0 0000a9c8 0000a9d0     ................
   1c104:	0000a9d8 0000aa1a 0000aa22 0000aa2a     ........"...*...
   1c114:	0000aa32 0000aa3a 0000aa4a 0000aa52     2...:...J...R...
   1c124:	0000aa5a 0000a9f6 0000aa62 0000aa6a     Z.......b...j...
   1c134:	0000aa72 0000aa7a 0000aa82 0000aa8a     r...z...........
   1c144:	0000aa92 0000aa9a 0000aaa2 0000aaaa     ................
   1c154:	0000aab2 0000aaba 0000aac2 0000aaea     ................
   1c164:	0000aaca 0000aad2 0000aada 0000aae2     ................
   1c174:	0000aa42 0000b298 0000b2a8 0000b2b0     B...............
   1c184:	0000b2b8 0000b2c0 0000b2c8 0000b2d0     ................
   1c194:	0000b2d8 0000b2e0 0000b2a0 0000b2f8     ................
   1c1a4:	0000b2f0 0000b2f8 0000b2e8              ............

0001c1b0 <appTaskHandlers>:
   1c1b0:	0000abf1 0000b421 6c730a0d 5f706565     ....!.....sleep_
   1c1c0:	25206b6f 6d20646c 000a0d73              ok %ld ms...

0001c1cc <bandStrings>:
   1c1cc:	0001c9c0 0001bb6c 0001c9d4 0001c9dc     ....l...........
   1c1dc:	0001c9e4 0001c9ec 0001c9f4 0001c9fc     ................
   1c1ec:	0001ca04 0001ca10 2e2e6425 00000000     ........%d......
   1c1fc:	41520d0a 5f4f4944 445f4f4e 20415441     ..RADIO_NO_DATA 
   1c20c:	00000d0a 41520d0a 5f4f4944 41544144     ......RADIO_DATA
   1c21c:	5a49535f 0d0a2045 00000000 41520d0a     _SIZE ........RA
   1c22c:	5f4f4944 41564e49 5f44494c 20514552     DIO_INVALID_REQ 
   1c23c:	00000d0a 41520d0a 5f4f4944 59535542     ......RADIO_BUSY
   1c24c:	000d0a20 41520d0a 5f4f4944 5f54554f      .....RADIO_OUT_
   1c25c:	525f464f 45474e41 000d0a20 41520d0a     OF_RANGE .....RA
   1c26c:	5f4f4944 55534e55 524f5050 5f444554     DIO_UNSUPPORTED_
   1c27c:	52545441 000d0a20 41520d0a 5f4f4944     ATTR .....RADIO_
   1c28c:	4e414843 5f4c454e 59535542 000d0a20     CHANNEL_BUSY ...
   1c29c:	574e0d0a 4f4e5f4b 4f4a5f54 44454e49     ..NWK_NOT_JOINED
   1c2ac:	000d0a20 4e490d0a 494c4156 41505f44      .....INVALID_PA
   1c2bc:	454d4152 20524554 00000d0a 454b0d0a     RAMETER ......KE
   1c2cc:	4e5f5359 495f544f 4954494e 5a494c41     YS_NOT_INITIALIZ
   1c2dc:	0a204445 0000000d 49530d0a 544e454c     ED .......SILENT
   1c2ec:	4d4d495f 41494445 594c4554 5443415f     _IMMEDIATELY_ACT
   1c2fc:	0a455649 0000000d 43460d0a 5f52544e     IVE.......FCNTR_
   1c30c:	4f525245 45525f52 4e494f4a 45454e5f     ERROR_REJOIN_NEE
   1c31c:	20444544 00000d0a 4e490d0a 494c4156     DED ......INVALI
   1c32c:	55425f44 52454646 4e454c5f 20485447     D_BUFFER_LENGTH 
   1c33c:	00000d0a 414d0d0a 41505f43 44455355     ......MAC_PAUSED
   1c34c:	0d0a2020 00000000 4f4e0d0a 4148435f       ........NO_CHA
   1c35c:	4c454e4e 4f465f53 20444e55 00000d0a     NNELS_FOUND ....
   1c36c:	55420d0a 0d0a5953 00000000 4f4e0d0a     ..BUSY........NO
   1c37c:	4b43415f 000d0a20 4c410d0a 44414552     _ACK .....ALREAD
   1c38c:	4f4a2059 4e494e49 53492047 204e4920     Y JOINING IS IN 
   1c39c:	474f5250 53534552 000d0a20 45520d0a     PROGRESS .....RE
   1c3ac:	52554f53 555f4543 4156414e 42414c49     SOURCE_UNAVAILAB
   1c3bc:	0a20454c 0000000d 4e490d0a 494c4156     LE .......INVALI
   1c3cc:	45525f44 53455551 0d0a2054 00000000     D_REQUEST ......
   1c3dc:	43460d0a 5f52544e 4f525245 0d0a2052     ..FCNTR_ERROR ..
   1c3ec:	00000000 494d0d0a 52455f43 20524f52     ......MIC_ERROR 
   1c3fc:	00000d0a 4e490d0a 494c4156 544d5f44     ......INVALID_MT
   1c40c:	20455059 00000d0a 434d0d0a 5f545341     YPE ......MCAST_
   1c41c:	5f524448 41564e49 2044494c 00000d0a     HDR_INVALID ....
   1c42c:	4e4b4e55 204e574f 4f525245 000d0a52     UNKNOWN ERROR...
   1c43c:	2078540a 656d6954 0a74756f 0000000d     .Tx Timeout.....
   1c44c:	4e550d0a 574f4e4b 5245204e 0a524f52     ..UNKNOWN ERROR.
   1c45c:	0000000d 7665440a 72646441 7830203a     .....DevAddr: 0x
   1c46c:	0a786c25 0000000d 6464410a 73736572     %lx......Address
   1c47c:	6e6f6320 63696c66 65622074 65657774      conflict betwee
   1c48c:	6544206e 65636976 64644120 73736572     n Device Address
   1c49c:	646e6120 6c754d20 61636974 67207473      and Multicast g
   1c4ac:	70756f72 64646120 73736572 00000d0a     roup address....
   1c4bc:	696f4a0a 676e696e 6e654420 0a646569     .Joining Denied.
   1c4cc:	0000000d 44202e31 206f6d65 6c707061     ....1. Demo appl
   1c4dc:	74616369 0d6e6f69 00000000 43202e32     ication.....2. C
   1c4ec:	69747265 61636966 6e6f6974 70706120     ertification app
   1c4fc:	6163696c 6e6f6974 0000000d 53200a0d     lication...... S
   1c50c:	63656c65 70412074 63696c70 6f697461     elect Applicatio
   1c51c:	203a206e 00000000 2e310a0d 6e655320     n : ......1. Sen
   1c52c:	6f4a2064 52206e69 65757165 000d7473     d Join Request..
   1c53c:	53202e32 20646e65 61746144 0000000d     2. Send Data....
   1c54c:	53202e33 7065656c 0000000d 4d202e34     3. Sleep....4. M
   1c55c:	206e6961 756e654d 0000000d 6e450a0d     ain Menu......En
   1c56c:	20726574 72756f79 6f686320 3a656369     ter your choice:
   1c57c:	00000020 6f727245 54532072 20455441      ...Error STATE 
   1c58c:	65746e45 0d646572 00000000 5f534c4d     Entered.....MLS_
   1c59c:	5f4b4453 5f305f31 00305f50 694d0d0a     SDK_1_0_P_0...Mi
   1c5ac:	636f7263 20706968 61526f4c 204e4157     crochip LoRaWAN 
   1c5bc:	63617453 7325206b 00000a0d 7473614c     Stack %s....Last
   1c5cc:	6e6f6320 75676966 20646572 69676552      configured Regi
   1c5dc:	6c616e6f 6e616220 73252064 00000a0d     onal band %s....
   1c5ec:	73657250 6e612073 656b2079 6f742079     Press any key to
   1c5fc:	61686320 2065676e 646e6162 43200a0d      change band.. C
   1c60c:	69746e6f 6e69756e 6e692067 20732520     ontinuing in %s 
   1c61c:	00206e69 736e550a 6f707075 64657472     in ..Unsupported
   1c62c:	76654420 20656369 65707954 00000d0a      Device Type....
   1c63c:	696f4a0a 6552206e 73657571 65532074     .Join Request Se
   1c64c:	6620746e 2520726f 000d0a73 2a2a2a0a     nt for %s....***
   1c65c:	2a2a2a2a 2a2a2a2a 2a2a2a2a 6c707041     ************Appl
   1c66c:	74616369 206e6f69 666e6f43 72756769     ication Configur
   1c67c:	6f697461 2a2a2a6e 2a2a2a2a 2a2a2a2a     ation***********
   1c68c:	2a2a2a2a 00000d0a 7665440a 65707954     ****.....DevType
   1c69c:	00203a20 53414c43 0a412053 0000000d      : .CLASS A.....
   1c6ac:	53414c43 0a432053 0000000d 7463410a     CLASS C......Act
   1c6bc:	74617669 546e6f69 20657079 0000203a     ivationType : ..
   1c6cc:	4141544f 00000d0a 6172540a 696d736e     OTAA.....Transmi
   1c6dc:	6f697373 7954206e 2d206570 00000020     ssion Type - ...
   1c6ec:	4f434e55 5249464e 0a44454d 0000000d     UNCONFIRMED.....
   1c6fc:	6f50460a 2d207472 0a642520 0000000d     .FPort - %d.....
   1c70c:	2a2a2a0a 2a2a2a2a 2a2a2a2a 2a2a2a2a     .***************
   1c71c:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1c72c:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1c73c:	2a2a2a2a 2a2a2a2a 00000d0a 44500a0d     ********......PD
   1c74c:	65525f53 726f7473 6f697461 6174536e     S_RestorationSta
   1c75c:	3a737574 63755320 73736563 0000000d     tus: Success....
   1c76c:	6e696f6a 74617453 203a7375 6e696f4a     joinStatus: Join
   1c77c:	000d6465 6e696f4a 74617453 3a207375     ed..JoinStatus :
   1c78c:	6e654420 0d646569 00000000 646e6142      Denied.....Band
   1c79c:	7325203a 00000a0d 74736552 7461726f     : %s....Restorat
   1c7ac:	206e6f69 6c696166 000d6465 61656c50     ion failed..Plea
   1c7bc:	65206573 7265746e 76206120 64696c61     se enter a valid
   1c7cc:	6f686320 0d656369 00000000 20746f4e      choice.....Not 
   1c7dc:	61762061 2064696c 69676572 6c616e6f     a valid regional
   1c7ec:	6e616220 68632064 6563696f 0000000d      band choice....
   1c7fc:	6d65540a 61726570 65727574 0000003a     .Temperature:...
   1c80c:	66312e25 2e252f43 0a466631 00000000     %.1fC/%.1fF.....
   1c81c:	66312e25 2f4320f8 66312e25 0a4620f8     %.1f. C/%.1f. F.
   1c82c:	0000000d 2078540a 61746144 6e655320     .....Tx Data Sen
   1c83c:	000d2074 69766544 6e206563 6a20746f     t ..Device not j
   1c84c:	656e696f 6f742064 65687420 74656e20     oined to the net
   1c85c:	6b726f77 0000000d 6c730a0d 5f706565     work......sleep_
   1c86c:	5f746f6e 000d6b6f 61766e49 2064696c     not_ok..Invalid 
   1c87c:	696f6863 65206563 7265746e 000d6465     choice entered..
   1c88c:	7070410a 73736553 4b6e6f69 3a207965     .AppSessionKey :
   1c89c:	00000020 6b774e0a 73736553 4b6e6f69      ....NwkSessionK
   1c8ac:	3a207965 00000020 7665440a 20495545     ey : ....DevEUI 
   1c8bc:	0000203a 7070410a 20495545 0000203a     : ...AppEUI : ..
   1c8cc:	7070410a 2079654b 0000203a 2a2a2a0a     .AppKey : ...***
   1c8dc:	2a2a2a2a 2a2a2a2a 2a2a2a2a 746c754d     ************Mult
   1c8ec:	73616369 61502074 656d6172 73726574     icast Parameters
   1c8fc:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1c90c:	2a2a2a2a 00000d0a 61634d0a 70417473     ****.....McastAp
   1c91c:	73655370 6e6f6973 2079654b 0000203a     pSessionKey : ..
   1c92c:	61634d0a 774e7473 7365536b 6e6f6973     .McastNwkSession
   1c93c:	2079654b 0000203a 61634d0a 72477473     Key : ...McastGr
   1c94c:	4170756f 20726464 7830203a 0a786c25     oupAddr : 0x%lx.
   1c95c:	0000000d 61634d0a 72477473 4170756f     .....McastGroupA
   1c96c:	53726464 75746174 203a2073 6c696146     ddrStatus : Fail
   1c97c:	0d0a6465 00000000 6c754d0a 61636974     ed.......Multica
   1c98c:	74537473 73757461 45203a20 6c62616e     stStatus : Enabl
   1c99c:	0d0a6465 00000000 6c754d0a 61636974     ed.......Multica
   1c9ac:	74537473 73757461 46203a20 656c6961     stStatus : Faile
   1c9bc:	000d0a64 74636146 4479726f 75616665     d...FactoryDefau
   1c9cc:	6552746c 00746573 3139414e 00000035     ltReset.NA915...
   1c9dc:	31395541 00000035 32395341 00000033     AU915...AS923...
   1c9ec:	394e504a 00003332 3239524b 00000030     JPN923..KR920...
   1c9fc:	38444e49 00003536 61656c43 44502072     IND865..Clear PD
   1ca0c:	00000053 65736552 6f422074 00647261     S...Reset Board.
   1ca1c:	7473614c 73657220 63207465 65737561     Last reset cause
   1ca2c:	0000203a 74737953 52206d65 74657365     : ..System Reset
   1ca3c:	71655220 74736575 0000000d 63746157      Request....Watc
   1ca4c:	676f6468 73655220 000d7465 65747845     hdog Reset..Exte
   1ca5c:	6c616e72 73655220 000d7465 776f7242     rnal Reset..Brow
   1ca6c:	754f206e 33332074 74654420 6f746365     n Out 33 Detecto
   1ca7c:	65522072 0d746573 00000000 776f7242     r Reset.....Brow
   1ca8c:	754f206e 32312074 74654420 6f746365     n Out 12 Detecto
   1ca9c:	65522072 0d746573 00000000 65776f50     r Reset.....Powe
   1caac:	6e4f2d72 73655220 000d7465              r-On Reset..

0001cab8 <FskSyncWordBuff>:
   1cab8:	01c194c1                                         ...

0001cabb <macEndDevCmdReplyLen>:
   1cabb:	02010201 01010203 0c0a0802                       .........

0001cac4 <maxEIRPTable>:
   1cac4:	0d0c0a08 1412100e 1b1a1815 24211e1d     ..............!$

0001cad4 <pds_mac_fid1_item_list>:
   1cad4:	20001b16 00010000 20001b14 06010100     ... ....... ....
   1cae4:	20001aa8 0c040200 20001b17 15010300     ... ....... ....
   1caf4:	20001b18 1b040400 20001b68 24040500     ... ....h.. ...$
   1cb04:	20001b44 2d040600 20001b58 36100700     D.. ...-X.. ...6
   1cb14:	20001b48 4b100800 20001b32 60040900     H.. ...K2.. ...`
   1cb24:	20001b01 69010b00 20001ab0 6f020a00     ... ...i... ...o
   1cb34:	20001ae8 76020c00 20001aea 7d020d00     ... ...v... ...}
   1cb44:	20001aec 84020e00 20001aee 8b020f00     ... ....... ....
   1cb54:	20001af0 92021000 20001af2 99021100     ... ....... ....
   1cb64:	20001af4 a0011200 20001af5 a6011300     ... ....... ....
   1cb74:	20001afa b2011500 20001af9 ac011400     ... ....... ....
   1cb84:	20001aa0 b8041600                       ... ....

0001cb8c <pds_mac_fid2_item_list>:
   1cb8c:	20001a96 00050001 20001b0e 0a010101     ... ....... ....
   1cb9c:	20001a4c 10010201 20001a4d 16040301     L.. ....M.. ....
   1cbac:	20001a51 1f100401 20001a61 34100501     Q.. ....a.. ...4
   1cbbc:	20001a71 49100601 20001a81 5e080701     q.. ...I... ...^
   1cbcc:	20001a89 6b080801 20001af6 78020901     ... ...k... ...x
   1cbdc:	20001aa4 7f040a01 20001a9c 88040b01     ... ....... ....
   1cbec:	20001aff 91010c01                       ... ....

0001cbf4 <lorawanHandlers>:
   1cbf4:	0000fc8d 0000fba1 0000fd31 000000fd     ........1.......

0001cc04 <radioTaskHandlers>:
   1cc04:	000112d1 000113d1 00010ef5 00010a51     ............Q...
   1cc14:	000116c9 000122ec 000122bc 000122ce     ....."..."..."..
   1cc24:	00012210 000122ce 000122b2 000122ce     ."..."..."..."..
   1cc34:	00012210 000122bc 000122bc 000122b2     ."..."..."..."..
   1cc44:	00012210 00012218 00012218 00012218     ."..."..."..."..
   1cc54:	000122d4 000122bc 000122bc 00012290     ."..."..."..."..
   1cc64:	00012374 00012290 000122b2 00012290     t#..."..."..."..
   1cc74:	00012374 000122bc 000122bc 000122b2     t#..."..."..."..
   1cc84:	00012374 00012218 00012218 00012218     t#..."..."..."..
   1cc94:	0001237e 0001266c 000125bc 000125bc     ~#..l&...%...%..
   1cca4:	000125ba 0001265e 0001265e 00012654     .%..^&..^&..T&..
   1ccb4:	000125ba 0001265e 00012654 0001265e     .%..^&..T&..^&..
   1ccc4:	000125ba 00012664 00012664 00012664     .%..d&..d&..d&..
   1ccd4:	000126f4 0001343c 0001341e 000133d8     .&..<4...4...3..
   1cce4:	000132f6 000133d8 00013410 000133d8     .2...3...4...3..
   1ccf4:	000132f6 0001341e 0001341e 00013410     .2...4...4...4..
   1cd04:	000132f6 000132ee 000132ee 000132ee     .2...2...2...2..
   1cd14:	00013654 00013a9c 0001395c 0001395c     T6...:..\9..\9..
   1cd24:	00013958 00013a74 00013a74 00013a66     X9..t:..t:..f:..
   1cd34:	00013958 00013a74 00013a66 00013a74     X9..t:..f:..t:..
   1cd44:	00013958 00013a7c 00013a7c 00013a7c     X9..|:..|:..|:..
   1cd54:	00013c80                                .<..

0001cd58 <_global_impure_ptr>:
   1cd58:	200000d8 0000000a 00015654 000156c8     ... ....TV...V..
   1cd68:	000156c8 00015638 000156c8 000156c8     .V..8V...V...V..
   1cd78:	000156c8 000156c8 000156c8 000156c8     .V...V...V...V..
   1cd88:	00015640 00015122 000156c8 000150dc     @V.."Q...V...P..
   1cd98:	0001512c 000156c8 00015178 00015362     ,Q...V..xQ..bS..
   1cda8:	00015362 00015362 00015362 00015362     bS..bS..bS..bS..
   1cdb8:	00015362 00015362 00015362 00015362     bS..bS..bS..bS..
   1cdc8:	000156c8 000156c8 000156c8 000156c8     .V...V...V...V..
   1cdd8:	000156c8 000156c8 000156c8 000156c8     .V...V...V...V..
   1cde8:	000156c8 000156c8 00015180 000152c8     .V...V...Q...R..
   1cdf8:	000156c8 000152c8 000156c8 000156c8     .V...R...V...V..
   1ce08:	000156c8 000156c8 00015392 000156c8     .V...V...S...V..
   1ce18:	000156c8 0001539a 000156c8 000156c8     .V...S...V...V..
   1ce28:	000156c8 000156c8 000156c8 0001543c     .V...V...V..<T..
   1ce38:	000156c8 000156c8 0001546e 000156c8     .V...V..nT...V..
   1ce48:	000156c8 000156c8 000156c8 000156c8     .V...V...V...V..
   1ce58:	000156c8 000156c8 000156c8 000156c8     .V...V...V...V..
   1ce68:	000156c8 00015568 0001559c 000152c8     .V..hU...U...R..
   1ce78:	000152c8 000152c8 000155ae 0001559c     .R...R...U...U..
   1ce88:	000156c8 000156c8 000155b6 000156c8     .V...V...U...V..
   1ce98:	000154d0 00015696 0001560c 00015506     .T...V...V...U..
   1cea8:	000156c8 0001550e 000156c8 00015664     .V...U...V..dV..
   1ceb8:	000156c8 000156c8 000155c6 00464e49     .V...V...U..INF.
   1cec8:	00666e69 004e414e 006e616e 33323130     inf.NAN.nan.0123
   1ced8:	37363534 42413938 46454443 00000000     456789ABCDEF....
   1cee8:	33323130 37363534 62613938 66656463     0123456789abcdef
   1cef8:	00000000 6c756e28 0000296c              ....(null)..

0001cf04 <blanks.7223>:
   1cf04:	20202020 20202020 20202020 20202020                     

0001cf14 <zeroes.7224>:
   1cf14:	30303030 30303030 30303030 30303030     0000000000000000
   1cf24:	00016c1e 00016cf2 00016cf2 00016c0a     .l...l...l...l..
   1cf34:	00016cf2 00016cf2 00016cf2 00016cf2     .l...l...l...l..
   1cf44:	00016cf2 00016cf2 00016cc4 000167d6     .l...l...l...g..
   1cf54:	00016cf2 000167cc 000167e0 00016cf2     .l...g...g...l..
   1cf64:	00016c14 000169a0 000169a0 000169a0     .l...i...i...i..
   1cf74:	000169a0 000169a0 000169a0 000169a0     .i...i...i...i..
   1cf84:	000169a0 000169a0 00016cf2 00016cf2     .i...i...l...l..
   1cf94:	00016cf2 00016cf2 00016cf2 00016cf2     .l...l...l...l..
   1cfa4:	00016cf2 00016cf2 00016cf2 00016cf2     .l...l...l...l..
   1cfb4:	00016cda 00016c2e 00016cf2 00016c2e     .l...l...l...l..
   1cfc4:	00016cf2 00016cf2 00016cf2 00016cf2     .l...l...l...l..
   1cfd4:	00016b94 00016cf2 00016cf2 00016b9e     .k...l...l...k..
   1cfe4:	00016cf2 00016cf2 00016cf2 00016cf2     .l...l...l...l..
   1cff4:	00016cf2 00016bcc 00016cf2 00016cf2     .l...k...l...l..
   1d004:	00016bfa 00016cf2 00016cf2 00016cf2     .k...l...l...l..
   1d014:	00016cf2 00016cf2 00016cf2 00016cf2     .l...l...l...l..
   1d024:	00016cf2 00016cf2 00016cf2 000169e0     .l...l...l...i..
   1d034:	00016a16 00016c2e 00016c2e 00016c2e     .j...l...l...l..
   1d044:	00016abe 00016a16 00016cf2 00016cf2     .j...j...l...l..
   1d054:	00016ac8 00016cf2 00016ada 00016cee     .j...l...j...l..
   1d064:	00016b08 00016b32 00016cf2 00016b3c     .k..2k...l..<k..
   1d074:	00016cf2 00016cea 00016cf2 00016cf2     .l...l...l...l..
   1d084:	0001682e                                .h..

0001d088 <blanks.7238>:
   1d088:	20202020 20202020 20202020 20202020                     

0001d098 <zeroes.7239>:
   1d098:	30303030 30303030 30303030 30303030     0000000000000000
   1d0a8:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
   1d0b8:	00000043 49534f50 00000058 0000002e     C...POSIX.......

0001d0c8 <__mprec_bigtens>:
   1d0c8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
   1d0d8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
   1d0e8:	7f73bf3c 75154fdd                       <.s..O.u

0001d0f0 <__mprec_tens>:
   1d0f0:	00000000 3ff00000 00000000 40240000     .......?......$@
   1d100:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
   1d110:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
   1d120:	00000000 412e8480 00000000 416312d0     .......A......cA
   1d130:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
   1d140:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
   1d150:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
   1d160:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
   1d170:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
   1d180:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
   1d190:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
   1d1a0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
   1d1b0:	79d99db4 44ea7843                       ...yCx.D

0001d1b8 <p05.6055>:
   1d1b8:	00000005 00000019 0000007d              ........}...

0001d1c4 <_ctype_>:
   1d1c4:	20202000 20202020 28282020 20282828     .         ((((( 
   1d1d4:	20202020 20202020 20202020 20202020                     
   1d1e4:	10108820 10101010 10101010 10101010      ...............
   1d1f4:	04040410 04040404 10040404 10101010     ................
   1d204:	41411010 41414141 01010101 01010101     ..AAAAAA........
   1d214:	01010101 01010101 01010101 10101010     ................
   1d224:	42421010 42424242 02020202 02020202     ..BBBBBB........
   1d234:	02020202 02020202 02020202 10101010     ................
   1d244:	00000020 00000000 00000000 00000000      ...............
	...

0001d2c8 <_init>:
   1d2c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1d2ca:	46c0      	nop			; (mov r8, r8)
   1d2cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
   1d2ce:	bc08      	pop	{r3}
   1d2d0:	469e      	mov	lr, r3
   1d2d2:	4770      	bx	lr

0001d2d4 <__init_array_start>:
   1d2d4:	00017e35 	.word	0x00017e35

0001d2d8 <__frame_dummy_init_array_entry>:
   1d2d8:	000000dd                                ....

0001d2dc <_fini>:
   1d2dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1d2de:	46c0      	nop			; (mov r8, r8)
   1d2e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   1d2e2:	bc08      	pop	{r3}
   1d2e4:	469e      	mov	lr, r3
   1d2e6:	4770      	bx	lr

0001d2e8 <__fini_array_start>:
   1d2e8:	000000b5 	.word	0x000000b5
