Task 7 Stepper Motor (week 9)
===================================

* Objective
	- Revisit the knowledge points that we have studied.  
	- Get to know the peripheral modules (Pmod) of Nexys4 DDR
	- Get to know the working principle of the step motor
	- Design a drive circuit for the step motor
	- Implement a drive circuit on the Nexys4 DDR FPGA board

.. image:: ../_static/t7_1.png
    :align: center
    :width: 600

Knowledge Points Revisited
--------------------------
* `Hierarchy design and Structure Style Modeling <http://sustechvhdl.readthedocs.io/lecture/chapter5.html#>`_
* `Two segment coding style <http://sustechvhdl.readthedocs.io/lecture/chapter6.html#id11>`_
* `Combinational circuit design <http://sustechvhdl.readthedocs.io/lecture/chapter6.html#combinational-circuit>`_
	- Decoder:
		* 2-to-4 decoder 
* `Sequential circuit design <http://sustechvhdl.readthedocs.io/lecture/chapter6.html#sequential-circuit>`_
	- Counter
	- Frequency divider
* `Parameterized Design <http://sustechvhdl.readthedocs.io/lecture/chapter8.html#>`_
	- Generic constant
	- Array attribute
	- Unconstrained array

.. image:: ../_static/t7_2.png
    :align: center
    :width: 600

.. image:: ../_static/t7_3.png
    :align: center
    :width: 600