/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [14:0] _00_;
  reg [5:0] _01_;
  reg [18:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [8:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire [7:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire [15:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = celloutsig_0_26z[0] ? celloutsig_0_13z : celloutsig_0_10z;
  assign celloutsig_0_18z = celloutsig_0_16z ? celloutsig_0_0z : celloutsig_0_13z;
  assign celloutsig_1_17z = !(celloutsig_1_12z ? celloutsig_1_0z[1] : celloutsig_1_12z);
  assign celloutsig_0_45z = ~((celloutsig_0_21z[1] | celloutsig_0_19z[0]) & celloutsig_0_31z);
  assign celloutsig_0_47z = ~((celloutsig_0_31z | celloutsig_0_28z) & celloutsig_0_26z[0]);
  assign celloutsig_1_12z = ~((celloutsig_1_3z | celloutsig_1_1z) & celloutsig_1_8z);
  assign celloutsig_1_16z = ~((celloutsig_1_3z | celloutsig_1_8z) & celloutsig_1_9z);
  assign celloutsig_1_18z = ~((celloutsig_1_15z[3] | celloutsig_1_8z) & celloutsig_1_3z);
  assign celloutsig_0_7z = ~((celloutsig_0_4z | celloutsig_0_5z) & (celloutsig_0_0z | celloutsig_0_5z));
  assign celloutsig_1_1z = ~((in_data[109] | in_data[110]) & (celloutsig_1_0z[8] | in_data[105]));
  assign celloutsig_0_22z = ~((celloutsig_0_2z[5] | celloutsig_0_19z[2]) & (celloutsig_0_9z[0] | celloutsig_0_21z[5]));
  assign celloutsig_0_4z = celloutsig_0_0z ^ celloutsig_0_1z[2];
  assign celloutsig_0_51z = ~(celloutsig_0_18z ^ celloutsig_0_38z);
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 15'h0000;
    else _00_ <= celloutsig_1_0z[15:1];
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 6'h00;
    else _01_ <= { celloutsig_0_3z[4:0], celloutsig_0_4z };
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 19'h00000;
    else _02_ <= { _01_, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_1_6z = in_data[171:169] / { 1'h1, celloutsig_1_0z[13], celloutsig_1_3z };
  assign celloutsig_0_11z = celloutsig_0_3z / { 1'h1, celloutsig_0_9z[6:2] };
  assign celloutsig_0_19z = { _01_[5:4], celloutsig_0_7z } / { 1'h1, _02_[10:9] };
  assign celloutsig_0_38z = { celloutsig_0_19z[2:1], celloutsig_0_8z } === { celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_20z };
  assign celloutsig_0_13z = { celloutsig_0_3z[3:1], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_6z } === { celloutsig_0_11z[3], _01_ };
  assign celloutsig_0_17z = { celloutsig_0_11z[1:0], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_0z } === { celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_28z = { celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_18z } === { celloutsig_0_1z[3:2], celloutsig_0_27z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_6z };
  assign celloutsig_0_5z = { celloutsig_0_2z[9:1], celloutsig_0_1z } > { celloutsig_0_2z[9:3], celloutsig_0_3z };
  assign celloutsig_0_54z = { celloutsig_0_9z[10:8], celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_43z } > { _01_[3:0], celloutsig_0_40z, celloutsig_0_34z, celloutsig_0_25z, celloutsig_0_52z, celloutsig_0_47z, celloutsig_0_6z };
  assign celloutsig_0_10z = { in_data[73:47], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_0z } > { in_data[54], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_25z = { celloutsig_0_3z[5:3], _02_, celloutsig_0_19z } > { in_data[15], celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_19z, _01_, celloutsig_0_24z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_23z };
  assign celloutsig_0_27z = { in_data[70:57], _01_, celloutsig_0_22z } > { _02_[16:6], celloutsig_0_21z, celloutsig_0_10z };
  assign celloutsig_1_8z = { celloutsig_1_0z[10:4], celloutsig_1_7z, celloutsig_1_6z } <= { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_7z = ! celloutsig_1_0z[13:7];
  assign celloutsig_0_20z = ! { celloutsig_0_2z[0], celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_18z };
  assign celloutsig_1_0z = in_data[180] ? { in_data[183:181], 1'h1, in_data[179:168] } : in_data[156:141];
  assign celloutsig_0_9z = celloutsig_0_0z ? { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z } : { celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_15z = celloutsig_0_0z ? { celloutsig_0_11z[5:2], celloutsig_0_4z } : { celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_0_21z = _01_[0] ? { in_data[61:54], celloutsig_0_18z } : { celloutsig_0_7z, _01_[5:1], 1'h0, celloutsig_0_17z, celloutsig_0_10z };
  assign celloutsig_0_26z = celloutsig_0_9z[10] ? { celloutsig_0_3z[3:2], celloutsig_0_24z } : celloutsig_0_21z[6:4];
  assign celloutsig_1_4z = in_data[117:102] != in_data[125:110];
  assign celloutsig_1_9z = { celloutsig_1_0z[13:7], celloutsig_1_2z } != { celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_24z = { celloutsig_0_19z[2:1], celloutsig_0_9z } != { in_data[26:25], celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_22z };
  assign celloutsig_1_15z = - _00_[8:3];
  assign celloutsig_0_1z = - in_data[25:22];
  assign celloutsig_0_3z = - celloutsig_0_2z[6:1];
  assign celloutsig_0_31z = | { in_data[22:13], celloutsig_0_4z, celloutsig_0_27z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_6z };
  assign celloutsig_0_6z = | { in_data[25:21], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_53z = | { celloutsig_0_48z[4:1], celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_34z, celloutsig_0_25z };
  assign celloutsig_1_3z = ~^ { celloutsig_1_0z[3:1], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_0z = ^ in_data[31:20];
  assign celloutsig_0_34z = ^ { celloutsig_0_11z[4:1], celloutsig_0_23z, celloutsig_0_29z, celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_17z };
  assign celloutsig_0_43z = ^ { celloutsig_0_26z[2:1], celloutsig_0_23z, celloutsig_0_17z, celloutsig_0_33z, celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_1_2z = ^ in_data[132:121];
  assign celloutsig_1_19z = ^ { in_data[112:106], celloutsig_1_1z, celloutsig_1_17z, celloutsig_1_16z, celloutsig_1_8z, celloutsig_1_16z };
  assign celloutsig_0_48z = { in_data[63], celloutsig_0_34z, celloutsig_0_22z, celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_26z } - { celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_37z, celloutsig_0_45z };
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z } - { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_2z = in_data[62:53] - in_data[31:22];
  assign celloutsig_0_29z = ~((celloutsig_0_27z & in_data[46]) | celloutsig_0_6z);
  assign celloutsig_0_37z = ~((celloutsig_0_0z & celloutsig_0_5z) | (celloutsig_0_34z & celloutsig_0_11z[4]));
  assign celloutsig_0_40z = ~((celloutsig_0_20z & celloutsig_0_9z[5]) | (celloutsig_0_28z & celloutsig_0_26z[0]));
  assign celloutsig_0_52z = ~((celloutsig_0_18z & celloutsig_0_9z[6]) | (celloutsig_0_51z & celloutsig_0_9z[4]));
  assign celloutsig_0_8z = ~((celloutsig_0_6z & celloutsig_0_6z) | (celloutsig_0_5z & celloutsig_0_4z));
  assign celloutsig_0_16z = ~((celloutsig_0_9z[6] & celloutsig_0_13z) | (celloutsig_0_11z[5] & in_data[59]));
  assign celloutsig_0_23z = ~((celloutsig_0_4z & celloutsig_0_20z) | (celloutsig_0_11z[0] & celloutsig_0_21z[2]));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z, celloutsig_0_54z };
endmodule
