<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$69_INV$758 <= (NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$DEC_IDE_W_OBUF$0 <= ((NOT IDE_BASEADR(0) AND A(16) AND IDE_W)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(1) AND NOT A(17) AND IDE_W)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(1) AND A(17) AND IDE_W)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(2) AND NOT A(18) AND IDE_W)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(2) AND A(18) AND IDE_W)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR_4MB(2).EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(3) AND NOT A(19) AND IDE_W)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(3) AND A(19) AND IDE_W)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(4) AND NOT A(20) AND IDE_W)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(4) AND A(20) AND IDE_W)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(5) AND IDE_W AND NOT A(21))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT reset AND IDE_W)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (RW AND IDE_W)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SHUT_UP(1) AND IDE_W)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_W AND NOT $OpTx$$OpTx$FX_DC$69_INV$758)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(0) AND NOT A(16) AND IDE_W));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$DEC_IDE_W_OBUF$1 <= (($OpTx$DEC_IDE_W_OBUF$0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(7) AND A(23) AND IDE_W));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$504 <= ((SHUT_UP(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP60_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(2) AND NOT A(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(2) AND A(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(3) AND NOT A(19))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(3) AND A(19))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(4) AND NOT A(20))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(4) AND A(20))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(5) AND NOT A(21))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(5) AND A(21))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(6) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(6) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(0) AND NOT A(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(0) AND A(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(1) AND NOT A(17))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(1) AND A(17)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$506 <= ((NOT reset)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RW)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SHUT_UP(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_ENABLE)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT $OpTx$$OpTx$FX_DC$69_INV$758)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_ENABLE.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(0) AND NOT A(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(0) AND A(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(1) AND NOT A(17))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(1) AND A(17))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(2) AND NOT A(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP42_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(2) AND A(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(3) AND NOT A(19))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(3) AND A(19))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(4) AND NOT A(20))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(4) AND A(20)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$INV$51 <= ((SHUT_UP(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(24))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP56_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(3) AND A(19))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(6) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(6) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(27))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(25))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(31))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(30))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(26))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP59_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(1) AND NOT A(17))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(1) AND A(17))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(2) AND NOT A(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(2) AND A(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(3) AND NOT A(19)));
</td></tr><tr><td>
FTCPE_AUTO_CONFIG_DONE0: FTCPE port map (AUTO_CONFIG_DONE(0),AUTO_CONFIG_DONE_T(0),clk,NOT reset,'0',AUTO_CONFIG_DONE_CE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AUTO_CONFIG_DONE_T(0) <= (NOT AUTO_CONFIG_DONE(0) AND NOT A(1) AND A(3) AND NOT A(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(4) AND NOT A(0) AND A(6));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AUTO_CONFIG_DONE_CE(0) <= (NOT AUTO_CONFIG_DONE(0) AND NOT nAS AND NOT RW AND NOT nDS AND NOT A(27) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(22));
</td></tr><tr><td>
FTCPE_AUTO_CONFIG_DONE1: FTCPE port map (AUTO_CONFIG_DONE(1),AUTO_CONFIG_DONE_T(1),clk,NOT reset,'0',AUTO_CONFIG_DONE_CE(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AUTO_CONFIG_DONE_T(1) <= (NOT AUTO_CONFIG_DONE(1) AND NOT A(1) AND A(3) AND NOT A(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(4) AND NOT A(0) AND A(6));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AUTO_CONFIG_DONE_CE(1) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT nAS AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT RW AND NOT nDS AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22));
</td></tr><tr><td>
FDCPE_BASEADR0: FDCPE port map (BASEADR(0),D(1).PIN,clk,'0',NOT reset,BASEADR_CE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BASEADR_CE(0) <= (NOT AUTO_CONFIG_DONE(0) AND NOT nAS AND NOT RW AND NOT nDS AND NOT A(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND NOT A(0) AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(22));
</td></tr><tr><td>
FDCPE_BASEADR1: FDCPE port map (BASEADR(1),D(2).PIN,clk,NOT reset,'0',BASEADR_CE(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BASEADR_CE(1) <= (NOT AUTO_CONFIG_DONE(0) AND NOT nAS AND NOT RW AND NOT nDS AND NOT A(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND NOT A(0) AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(22));
</td></tr><tr><td>
FDCPE_BASEADR2: FDCPE port map (BASEADR(2),D(3).PIN,clk,NOT reset,'0',BASEADR_CE(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BASEADR_CE(2) <= (NOT AUTO_CONFIG_DONE(0) AND NOT nAS AND NOT RW AND NOT nDS AND NOT A(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND NOT A(0) AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(22));
</td></tr><tr><td>
FDCPE_BASEADR_4MB0: FDCPE port map (BASEADR_4MB(0),BASEADR_4MB_D(0),clk,NOT reset,'0',BASEADR_4MB_CE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BASEADR_4MB_D(0) <= (NOT D(1).PIN AND NOT D(3).PIN);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BASEADR_4MB_CE(0) <= (NOT AUTO_CONFIG_DONE(0) AND NOT nAS AND NOT RW AND NOT nDS AND NOT A(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND NOT A(0) AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(22));
</td></tr><tr><td>
FDCPE_BASEADR_4MB1: FDCPE port map (BASEADR_4MB(1),BASEADR_4MB_D(1),clk,'0',NOT reset,BASEADR_4MB_CE(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BASEADR_4MB_D(1) <= ((D(1).PIN AND NOT D(2).PIN AND NOT D(3).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT D(1).PIN AND D(2).PIN AND NOT D(3).PIN));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BASEADR_4MB_CE(1) <= (NOT AUTO_CONFIG_DONE(0) AND NOT nAS AND NOT RW AND NOT nDS AND NOT A(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND NOT A(0) AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(22));
</td></tr><tr><td>
FDCPE_BASEADR_4MB2: FDCPE port map (BASEADR_4MB(2),BASEADR_4MB_D(2),clk,NOT reset,'0',BASEADR_4MB_CE(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BASEADR_4MB_D(2) <= (D(1).PIN AND D(2).PIN AND NOT D(3).PIN);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BASEADR_4MB_CE(2) <= (NOT AUTO_CONFIG_DONE(0) AND NOT nAS AND NOT RW AND NOT nDS AND NOT A(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND NOT A(0) AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(22));
</td></tr><tr><td>
</td></tr><tr><td>
BYTE(0) <= ((NOT RW AND NOT A(1) AND SIZ(1) AND NOT SIZ(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RW AND NOT A(1) AND NOT SIZ(1) AND SIZ(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RW AND NOT A(1) AND SIZ(0) AND NOT A(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RW AND NOT SIZ(1) AND SIZ(0) AND NOT A(0)));
</td></tr><tr><td>
</td></tr><tr><td>
BYTE(1) <= ((NOT RW AND A(1) AND A(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RW AND NOT A(1) AND NOT SIZ(1) AND SIZ(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RW AND NOT A(1) AND SIZ(1) AND NOT SIZ(0) AND NOT A(0)));
</td></tr><tr><td>
</td></tr><tr><td>
BYTE(2) <= ((NOT RW AND A(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RW AND NOT SIZ(1) AND SIZ(0) AND NOT A(0)));
</td></tr><tr><td>
</td></tr><tr><td>
BYTE(3) <= ((NOT RW AND A(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RW AND A(0)));
</td></tr><tr><td>
</td></tr><tr><td>
CIIN_I <= ((ROM_OUT_ENABLE_S.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CIIN <= CIIN_I when CIIN_OE = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CIIN_OE <= NOT CIIN_and0000;
</td></tr><tr><td>
</td></tr><tr><td>
CIIN_and0000 <= NOT (((NOT $OpTx$INV$51)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP50_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))));
</td></tr><tr><td>
FDCPE_D0: FDCPE port map (D_I(0),D(0),clk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;D(0) <= ((EXP28_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT AUTO_CONFIG_DONE(1) AND NOT A(3) AND NOT A(5) AND NOT A(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(2) AND A(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(5) AND NOT A(4) AND A(2) AND NOT A(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(5) AND A(4) AND NOT A(2) AND NOT A(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT A(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(5) AND NOT A(4) AND A(2) AND NOT A(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT AUTO_CONFIG_DONE(0) AND A(1) AND NOT A(3) AND A(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(4) AND A(2) AND NOT A(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT D(0) AND AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_DONE(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT AUTO_CONFIG_DONE(0) AND NOT A(1) AND NOT A(3) AND NOT A(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(4) AND NOT A(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT AUTO_CONFIG_DONE(0) AND NOT A(3) AND NOT A(5) AND NOT A(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(2) AND A(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(3) AND NOT A(5) AND A(4) AND NOT A(6)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;D(0) <= D_I(0) when D_OE(0) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;D_OE(0) <= NOT Mtrien_Dout;
</td></tr><tr><td>
FDCPE_D1: FDCPE port map (D_I(1),D(1),clk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;D(1) <= ((AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT A(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(3) AND NOT A(5) AND A(4) AND NOT A(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT A(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(5) AND A(4) AND A(2) AND NOT A(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(5) AND A(4) AND A(2) AND NOT A(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT AUTO_CONFIG_DONE(0) AND A(1) AND NOT A(3) AND NOT A(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(4) AND NOT A(2) AND NOT A(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT AUTO_CONFIG_DONE(0) AND A(1) AND NOT A(3) AND NOT A(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(4) AND A(2) AND NOT A(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT A(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(3) AND A(5) AND NOT A(4) AND A(2) AND NOT A(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT D(1) AND AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_DONE(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT A(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(5) AND NOT A(4) AND NOT A(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT AUTO_CONFIG_DONE(0) AND NOT A(3) AND NOT A(5) AND NOT A(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(2) AND A(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT AUTO_CONFIG_DONE(1) AND A(1) AND NOT A(3) AND NOT A(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(4) AND A(2) AND NOT A(6)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;D(1) <= D_I(1) when D_OE(1) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;D_OE(1) <= NOT Mtrien_Dout;
</td></tr><tr><td>
FDCPE_D2: FDCPE port map (D_I(2),D(2),clk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;D(2) <= ((AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(3) AND NOT A(5) AND A(2) AND NOT A(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(3) AND NOT A(4) AND A(2) AND NOT A(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT A(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(3) AND NOT A(5) AND A(4) AND A(2) AND NOT A(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT D(2) AND AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_DONE(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT AUTO_CONFIG_DONE(0) AND NOT A(3) AND NOT A(5) AND NOT A(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(2) AND A(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT AUTO_CONFIG_DONE(1) AND NOT A(3) AND NOT A(5) AND NOT A(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(2) AND A(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT AUTO_CONFIG_DONE(0) AND A(1) AND NOT A(3) AND NOT A(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(4) AND A(2) AND NOT A(6)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;D(2) <= D_I(2) when D_OE(2) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;D_OE(2) <= NOT Mtrien_Dout;
</td></tr><tr><td>
FDCPE_D3: FDCPE port map (D_I(3),D(3),clk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;D(3) <= ((EXP20_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT D(3) AND AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_DONE(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT AUTO_CONFIG_DONE(0) AND A(1) AND NOT A(3) AND NOT A(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(4) AND NOT A(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT AUTO_CONFIG_DONE(0) AND A(1) AND NOT A(3) AND NOT A(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(2) AND NOT A(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT AUTO_CONFIG_DONE(0) AND NOT A(3) AND NOT A(5) AND NOT A(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(2) AND A(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT AUTO_CONFIG_DONE(1) AND NOT A(3) AND NOT A(5) AND NOT A(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(2) AND A(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT AUTO_CONFIG_DONE(1) AND A(1) AND NOT A(3) AND NOT A(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(2) AND NOT A(6)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;D(3) <= D_I(3) when D_OE(3) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;D_OE(3) <= NOT Mtrien_Dout;
</td></tr><tr><td>
</td></tr><tr><td>
DSACK_I(0) <= '1';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DSACK(0) <= DSACK_I(0) when DSACK_OE(0) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DSACK_OE(0) <= DSACK_INT(1)/DSACK_INT(1)_TRST;
</td></tr><tr><td>
</td></tr><tr><td>
DSACK_I(1) <= NOT (((NOT nAS AND NOT DSACK_16BIT)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT AUTO_CONFIG_DONE(0) AND NOT nAS AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT AUTO_CONFIG_DONE(1) AND NOT nAS AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DSACK(1) <= DSACK_I(1) when DSACK_OE(1) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DSACK_OE(1) <= DSACK_INT(1)/DSACK_INT(1)_TRST;
</td></tr><tr><td>
FDCPE_DSACK_16BIT: FDCPE port map (DSACK_16BIT,DSACK_16BIT_D,clk,'0',nAS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DSACK_16BIT_D <= ((DSACK_16BIT AND $OpTx$FX_DC$504)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RW AND DSACK_16BIT AND NOT IDE_ENABLE)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DSACK_16BIT AND IDE_ENABLE AND NOT IDE_WAIT)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_DSACK_D1 AND IDE_ENABLE AND IDE_WAIT AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$FX_DC$504)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_DSACK_D3 AND NOT $OpTx$FX_DC$506));
</td></tr><tr><td>
FDCPE_DSACK_32BIT: FDCPE port map (DSACK_32BIT,DSACK_32BIT_D,clk,'0',NOT reset);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DSACK_32BIT_D <= ((BYTE_2_OBUF.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22)));
</td></tr><tr><td>
FDCPE_DSACK_32BIT_D0: FDCPE port map (DSACK_32BIT_D0,DSACK_32BIT_D0_D,clk,'0',NOT reset);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DSACK_32BIT_D0_D <= ((NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SHUT_UP(0).EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(21) AND NOT A(22)));
</td></tr><tr><td>
FDCPE_DSACK_32BIT_D1: FDCPE port map (DSACK_32BIT_D1,DSACK_32BIT_D1_D,clk,'0',NOT reset);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DSACK_32BIT_D1_D <= ((EXP43_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(21) AND NOT A(22)));
</td></tr><tr><td>
FDCPE_DSACK_32BIT_D2: FDCPE port map (DSACK_32BIT_D2,DSACK_32BIT_D2_D,clk,'0',NOT reset);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DSACK_32BIT_D2_D <= ((NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP27_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(21) AND NOT A(22)));
</td></tr><tr><td>
</td></tr><tr><td>
DSACK_INT(1)/DSACK_INT(1)_TRST <= ((NOT $OpTx$INV$51)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP51_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22)));
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
FDCPE_IDE_A0: FDCPE port map (IDE_A(0),IDE_A_D(0),clk,'0',nAS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDE_A_D(0) <= ((A(9) AND NOT $OpTx$FX_DC$504)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_A(0) AND $OpTx$FX_DC$504));
</td></tr><tr><td>
FDCPE_IDE_A1: FDCPE port map (IDE_A(1),IDE_A_D(1),clk,'0',nAS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDE_A_D(1) <= ((A(10) AND NOT $OpTx$FX_DC$504)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_A(1) AND $OpTx$FX_DC$504));
</td></tr><tr><td>
FDCPE_IDE_A2: FDCPE port map (IDE_A(2),IDE_A_D(2),clk,'0',nAS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDE_A_D(2) <= ((A(11) AND NOT $OpTx$FX_DC$504)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_A(2) AND $OpTx$FX_DC$504));
</td></tr><tr><td>
FDCPE_IDE_BASEADR0: FDCPE port map (IDE_BASEADR(0),D(0).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDE_BASEADR_CE(0) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT nAS AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT RW AND NOT nDS AND A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22));
</td></tr><tr><td>
FDCPE_IDE_BASEADR1: FDCPE port map (IDE_BASEADR(1),D(1).PIN,clk,NOT reset,'0',IDE_BASEADR_CE(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDE_BASEADR_CE(1) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT nAS AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT RW AND NOT nDS AND A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22));
</td></tr><tr><td>
FDCPE_IDE_BASEADR2: FDCPE port map (IDE_BASEADR(2),D(2).PIN,clk,NOT reset,'0',IDE_BASEADR_CE(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDE_BASEADR_CE(2) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT nAS AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT RW AND NOT nDS AND A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22));
</td></tr><tr><td>
FDCPE_IDE_BASEADR3: FDCPE port map (IDE_BASEADR(3),D(3).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(3));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDE_BASEADR_CE(3) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT nAS AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT RW AND NOT nDS AND A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22));
</td></tr><tr><td>
FDCPE_IDE_BASEADR4: FDCPE port map (IDE_BASEADR(4),D(0).PIN,clk,NOT reset,'0',IDE_BASEADR_CE(4));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDE_BASEADR_CE(4) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT nAS AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT RW AND NOT nDS AND NOT A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22));
</td></tr><tr><td>
FDCPE_IDE_BASEADR5: FDCPE port map (IDE_BASEADR(5),D(1).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(5));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDE_BASEADR_CE(5) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT nAS AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT RW AND NOT nDS AND NOT A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22));
</td></tr><tr><td>
FDCPE_IDE_BASEADR6: FDCPE port map (IDE_BASEADR(6),D(2).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(6));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDE_BASEADR_CE(6) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT nAS AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT RW AND NOT nDS AND NOT A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22));
</td></tr><tr><td>
FDCPE_IDE_BASEADR7: FDCPE port map (IDE_BASEADR(7),D(3).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(7));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDE_BASEADR_CE(7) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT nAS AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT RW AND NOT nDS AND NOT A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22));
</td></tr><tr><td>
FDCPE_IDE_CS0: FDCPE port map (IDE_CS(0),IDE_CS_D(0),clk,'0',nAS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDE_CS_D(0) <= ((NOT A(12) AND NOT $OpTx$FX_DC$504)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_CS(0) AND $OpTx$FX_DC$504));
</td></tr><tr><td>
FDCPE_IDE_CS1: FDCPE port map (IDE_CS(1),IDE_CS_D(1),clk,'0',nAS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDE_CS_D(1) <= ((NOT A(13) AND NOT $OpTx$FX_DC$504)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_CS(1) AND $OpTx$FX_DC$504));
</td></tr><tr><td>
FDCPE_IDE_DSACK_D0: FDCPE port map (IDE_DSACK_D0,IDE_DSACK_D0_D,clk,'0',nAS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDE_DSACK_D0_D <= ((EXP36_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(3) AND IDE_DSACK_D0 AND NOT A(19))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(3) AND IDE_DSACK_D0 AND A(19))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(4) AND IDE_DSACK_D0 AND NOT A(20))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(4) AND IDE_DSACK_D0 AND A(20))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(5) AND IDE_DSACK_D0 AND NOT A(21))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_W_OBUF.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(0) AND IDE_DSACK_D0 AND A(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(1) AND IDE_DSACK_D0 AND NOT A(17))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(1) AND IDE_DSACK_D0 AND A(17))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(2) AND IDE_DSACK_D0 AND NOT A(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(2) AND IDE_DSACK_D0 AND A(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT reset AND IDE_DSACK_D0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SHUT_UP(1) AND IDE_DSACK_D0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_DSACK_D0 AND NOT $OpTx$$OpTx$FX_DC$69_INV$758)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(0) AND IDE_DSACK_D0 AND NOT A(16)));
</td></tr><tr><td>
FDCPE_IDE_DSACK_D1: FDCPE port map (IDE_DSACK_D1,IDE_DSACK_D1_D,clk,'0',nAS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDE_DSACK_D1_D <= ((IDE_DSACK_D1 AND $OpTx$FX_DC$504)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_DSACK_D0 AND NOT $OpTx$FX_DC$504));
</td></tr><tr><td>
FDCPE_IDE_DSACK_D2: FDCPE port map (IDE_DSACK_D2,IDE_DSACK_D2_D,clk,'0',nAS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDE_DSACK_D2_D <= ((IDE_DSACK_D1 AND NOT $OpTx$FX_DC$504)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_DSACK_D2 AND $OpTx$FX_DC$504));
</td></tr><tr><td>
FDCPE_IDE_DSACK_D3: FDCPE port map (IDE_DSACK_D3,IDE_DSACK_D3_D,clk,'0',nAS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDE_DSACK_D3_D <= ((IDE_DSACK_D2 AND NOT $OpTx$FX_DC$504)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_DSACK_D3 AND $OpTx$FX_DC$504));
</td></tr><tr><td>
FTCPE_IDE_ENABLE: FTCPE port map (IDE_ENABLE,IDE_ENABLE_T,clk,NOT reset,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDE_ENABLE_T <= (NOT nAS AND NOT RW AND NOT IDE_ENABLE AND NOT $OpTx$INV$51);
</td></tr><tr><td>
</td></tr><tr><td>
IDE_R <= IDE_R_BUFR;
</td></tr><tr><td>
FDCPE_IDE_R_BUFR: FDCPE port map (IDE_R_BUFR,IDE_R_BUFR_D,clk,'0',nAS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDE_R_BUFR_D <= ((ROM_ENABLE_OBUF.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_ENABLE AND IDE_R_BUFR)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(0) AND NOT A(16) AND IDE_R_BUFR)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(0) AND A(16) AND IDE_R_BUFR)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(1) AND NOT A(17) AND IDE_R_BUFR)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(1) AND A(17) AND IDE_R_BUFR)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP24_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(2) AND NOT A(18) AND IDE_R_BUFR)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(2) AND A(18) AND IDE_R_BUFR)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(3) AND NOT A(19) AND IDE_R_BUFR)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(3) AND A(19) AND IDE_R_BUFR)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(4) AND NOT A(20) AND IDE_R_BUFR)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT reset AND IDE_R_BUFR)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RW AND IDE_R_BUFR)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SHUT_UP(1) AND IDE_R_BUFR)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_R_BUFR AND NOT $OpTx$$OpTx$FX_DC$69_INV$758));
</td></tr><tr><td>
FDCPE_IDE_W: FDCPE port map (IDE_W,IDE_W_D,clk,'0',nAS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDE_W_D <= (($OpTx$DEC_IDE_W_OBUF$1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(7) AND NOT A(23) AND IDE_W));
</td></tr><tr><td>
</td></tr><tr><td>
INT2 <= '1';
</td></tr><tr><td>
</td></tr><tr><td>
IO4 <= ((nAS AND A(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_ENABLE AND A(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(2) AND $OpTx$INV$51)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND ROM_OUT_ENABLE_S AND NOT IDE_ENABLE AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$INV$51));
</td></tr><tr><td>
</td></tr><tr><td>
IO5 <= ((A(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT IDE_ENABLE AND NOT $OpTx$INV$51));
</td></tr><tr><td>
FDCPE_Mtrien_Dout: FDCPE port map (Mtrien_Dout,Mtrien_Dout_D,clk,'0',NOT reset);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Mtrien_Dout_D <= ((NOT AUTO_CONFIG_DONE(0) AND NOT nAS AND RW AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT AUTO_CONFIG_DONE(1) AND NOT nAS AND RW AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22)));
</td></tr><tr><td>
</td></tr><tr><td>
ROM_ENABLE <= NOT ((NOT nAS AND NOT IDE_ENABLE AND NOT $OpTx$INV$51));
</td></tr><tr><td>
FDCPE_ROM_OUT_ENABLE_S: FDCPE port map (ROM_OUT_ENABLE_S,ROM_OUT_ENABLE_S_D,clk,'0',nAS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ROM_OUT_ENABLE_S_D <= ((IDE_DSACK_D1 AND NOT $OpTx$FX_DC$506)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ROM_OUT_ENABLE_S AND $OpTx$FX_DC$506));
</td></tr><tr><td>
FTCPE_SHUT_UP0: FTCPE port map (SHUT_UP(0),SHUT_UP_T(0),clk,'0',NOT reset,SHUT_UP_CE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SHUT_UP_T(0) <= ((NOT SHUT_UP(0) AND D(3).PIN AND NOT A(1) AND A(3) AND NOT A(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(4) AND NOT A(0) AND A(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND NOT A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND A(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(0) AND A(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SHUT_UP(0) AND NOT D(3).PIN AND NOT A(1) AND A(3) AND NOT A(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(4) AND NOT A(2) AND NOT A(0) AND A(6)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SHUT_UP_CE(0) <= (NOT AUTO_CONFIG_DONE(0) AND NOT nAS AND NOT RW AND NOT nDS AND NOT A(27) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(22));
</td></tr><tr><td>
FTCPE_SHUT_UP1: FTCPE port map (SHUT_UP(1),SHUT_UP_T(1),clk,'0',NOT reset,SHUT_UP_CE(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SHUT_UP_T(1) <= ((SHUT_UP(1) AND NOT A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(0) AND A(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(1) AND NOT A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND A(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(0) AND A(6)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SHUT_UP_CE(1) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT nAS AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT RW AND NOT nDS AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22));
</td></tr><tr><td>
</td></tr><tr><td>
STERM <= NOT (((EXP37_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))));
</td></tr><tr><td>
</td></tr><tr><td>
nCS1 <= ((NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22)));
</td></tr><tr><td>
</td></tr><tr><td>
nCS2 <= ((NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22)));
</td></tr><tr><td>
FDCPE_nOE: FDCPE port map (nOE,nOE_D,clk,'0',NOT reset);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;nOE_D <= ((NOT nAS AND RW AND NOT SHUT_UP(0) AND BASEADR(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(1) AND BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND RW AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(1) AND BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND RW AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND RW AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND RW AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BYTE_3_OBUF.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND RW AND NOT SHUT_UP(0) AND BASEADR(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(1) AND NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND RW AND NOT SHUT_UP(0) AND BASEADR(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR(1) AND BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND RW AND NOT SHUT_UP(0) AND BASEADR(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR(1) AND NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND RW AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(1) AND NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND RW AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR(1) AND BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND RW AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND RW AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND RW AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND RW AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND RW AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22)));
</td></tr><tr><td>
</td></tr><tr><td>
nRAM_SEL <= NOT (((NOT $OpTx$INV$51)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP21_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))));
</td></tr><tr><td>
FDCPE_nWE: FDCPE port map (nWE,nWE_D,clk,'0',NOT reset);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;nWE_D <= ((EXP33_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT RW AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND DSACK_32BIT_D2 AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT RW AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND DSACK_32BIT_D2 AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT RW AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND DSACK_32BIT_D2 AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT RW AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND DSACK_32BIT_D2 AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT RW AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND DSACK_32BIT_D2 AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT RW AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(1) AND BASEADR_4MB(2) AND DSACK_32BIT_D2 AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT RW AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(1) AND BASEADR_4MB(2) AND DSACK_32BIT_D2 AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(21) AND A(22)));
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
