<html>

<head>
<title>Processor Control Instructions - Assembly Language Help</title>
<link rel="stylesheet" href="../style.css">
</head>

<body>
<form action="https://duckduckgo.com/" method="GET">
<input name="q" id="search-box" placeholder="Search">
<input type="hidden" name="sites" value="fragglet.github.io">
</form>
<div class="page-title"> Processor Control Instructions - Assembly Language Help</div>
<pre>                                             <span class='grhilite'>◄</span><a href='x_at_L8413.html'>Up</a><span class='grhilite'>►</span> <span class='grhilite'>◄</span><a href='../pwb.hlp/hv.html'>Contents</a><span class='grhilite'>►</span> <span class='grhilite'>◄</span><a href='../pwb.hlp/vx.html'>Index</a><span class='grhilite'>►</span> <span class='grhilite'>◄</span><a href='javascript:history.back();'>Back</a><span class='grhilite'>►</span>
────────────────────────────────────────────────────────────────────────────
 
     Select an instruction for more information.
 
     Instruction     Description
 
     <a href='NOP.html'>NOP             No Operation</a>
     <a href='WAIT.html'>WAIT            Wait (stop and wait for coprocessor signal)</a>
     <a href='HLT.html'>HLT             Halt (stop execution until interrupt received)</a>
     <a href='LOCK.html'>LOCK            Lock the bus (lock out other processors)</a>
 
     <a href='ARPL.html'>ARPL            Adjust requested privilege level (286+)</a>
     <a href='LAR.html'>LAR             Load access rights (286+)</a>
     <a href='LSL.html'>LSL             Load segment limit (286+)</a>
     <a href='LGDT.html'>LGDT            Load global descriptor table (286+)</a>
     <a href='SGDT.html'>SGDT            Save global descriptor table (286+)</a>
     <a href='LGDT.html'>LIDT            Load interrupt descriptor table (286+)</a>
     <a href='SGDT.html'>SIDT            Save interrupt descriptor table (286+)</a>
     <a href='LGDT.html'>LLDT            Load local descriptor table (286+)</a>
     <a href='SGDT.html'>SLDT            Save local descriptor table (286+)</a>
     <a href='LMSW.html'>LMSW            Load machine status word (286+)</a>
     <a href='LMSW.html'>SMSW            Save machine status word (286+)</a>
     <a href='LTR.html'>LTR             Load task register (286+)</a>
     <a href='LTR.html'>STR             Store task register (286+)</a>
 
     <a href='VERR.html'>VERR            Verify read (286+)</a>
     <a href='VERR.html'>VERW            Verify write (286+)</a>
     <a href='CLTS.html'>CLTS            Clear task switch flag (286+)</a>
     <a href='x_at_L83a6.html'>MOV special     Move special CPU register (386+)</a>
 
     <a href='INVD.html'>INVD            Invalidate data cache (486+)</a>
     <a href='INVLPG.html'>INVLPG          Invalidate translation lookaside buffer (486+)</a>
     <a href='INVD.html'>WBINVD          Invalidate data cache with write-back (486+)</a>
                                    -♦-
</pre>
</body>

</html>
