$date
	Fri Apr 29 00:12:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_bench $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module gate_and $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! c $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#1
1#
#2
0#
1"
#3
1!
1#
#4
$dumpoff
x#
x"
x!
$end
