================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Mon Feb 23 01:07:59 EST 2026
    * Version:         2025.1 (Build 6214317 on Sep 11 2025)
    * Project:         project_1
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xczu3eg-sbva484-1-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       auto

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              15921
FF:               11898
DSP:              120
BRAM:             92
URAM:             0
SRL:              225


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 4.780       |
| Post-Route     | 5.769       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+-----------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                              | LUT   | FF    | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-----------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                              | 15921 | 11898 | 120 | 92   |      |     |        |      |         |          |        |
|   A_out_c_U                       | 67    | 88    |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U                 | 158   | 181   |     |      |      |     |        |      |         |          |        |
|   entry_proc_U0                   |       |       |     |      |      |     |        |      |         |          |        |
|   gmem0_m_axi_U                   | 466   | 741   |     | 1    |      |     |        |      |         |          |        |
|   gmem1_m_axi_U                   | 638   | 998   |     |      |      |     |        |      |         |          |        |
|   inter_strm_10_U                 |       |       |     |      |      |     |        |      |         |          |        |
|   inter_strm_11_U                 |       |       |     |      |      |     |        |      |         |          |        |
|   inter_strm_12_U                 |       |       |     |      |      |     |        |      |         |          |        |
|   inter_strm_13_U                 |       |       |     |      |      |     |        |      |         |          |        |
|   inter_strm_14_U                 |       |       |     |      |      |     |        |      |         |          |        |
|   inter_strm_15_U                 |       |       |     |      |      |     |        |      |         |          |        |
|   inter_strm_16_U                 |       |       |     |      |      |     |        |      |         |          |        |
|   inter_strm_17_U                 |       |       |     |      |      |     |        |      |         |          |        |
|   inter_strm_18_U                 |       |       |     |      |      |     |        |      |         |          |        |
|   inter_strm_19_U                 |       |       |     |      |      |     |        |      |         |          |        |
|   inter_strm_1_U                  |       |       |     |      |      |     |        |      |         |          |        |
|   inter_strm_20_U                 |       |       |     |      |      |     |        |      |         |          |        |
|   inter_strm_21_U                 |       |       |     |      |      |     |        |      |         |          |        |
|   inter_strm_22_U                 |       |       |     |      |      |     |        |      |         |          |        |
|   inter_strm_23_U                 |       |       |     |      |      |     |        |      |         |          |        |
|   inter_strm_24_U                 |       |       |     |      |      |     |        |      |         |          |        |
|   inter_strm_25_U                 |       |       |     |      |      |     |        |      |         |          |        |
|   inter_strm_26_U                 |       |       |     |      |      |     |        |      |         |          |        |
|   inter_strm_27_U                 |       |       |     |      |      |     |        |      |         |          |        |
|   inter_strm_28_U                 |       |       |     |      |      |     |        |      |         |          |        |
|   inter_strm_29_U                 |       |       |     |      |      |     |        |      |         |          |        |
|   inter_strm_2_U                  |       |       |     |      |      |     |        |      |         |          |        |
|   inter_strm_30_U                 | 50    | 41    |     | 1    |      |     |        |      |         |          |        |
|   inter_strm_3_U                  |       |       |     |      |      |     |        |      |         |          |        |
|   inter_strm_4_U                  |       |       |     |      |      |     |        |      |         |          |        |
|   inter_strm_5_U                  |       |       |     |      |      |     |        |      |         |          |        |
|   inter_strm_6_U                  |       |       |     |      |      |     |        |      |         |          |        |
|   inter_strm_7_U                  |       |       |     |      |      |     |        |      |         |          |        |
|   inter_strm_8_U                  |       |       |     |      |      |     |        |      |         |          |        |
|   inter_strm_9_U                  |       |       |     |      |      |     |        |      |         |          |        |
|   inter_strm_U                    |       |       |     |      |      |     |        |      |         |          |        |
|   read_input_U0                   | 39    | 116   |     |      |      |     |        |      |         |          |        |
|     (read_input_U0)               | 8     | 115   |     |      |      |     |        |      |         |          |        |
|   start_for_stencil_stage_10_U0_U |       |       |     |      |      |     |        |      |         |          |        |
|   start_for_stencil_stage_11_U0_U |       |       |     |      |      |     |        |      |         |          |        |
|   start_for_stencil_stage_12_U0_U |       |       |     |      |      |     |        |      |         |          |        |
|   start_for_stencil_stage_13_U0_U |       |       |     |      |      |     |        |      |         |          |        |
|   start_for_stencil_stage_14_U0_U |       |       |     |      |      |     |        |      |         |          |        |
|   start_for_stencil_stage_15_U0_U |       |       |     |      |      |     |        |      |         |          |        |
|   start_for_stencil_stage_16_U0_U |       |       |     |      |      |     |        |      |         |          |        |
|   start_for_stencil_stage_17_U0_U |       |       |     |      |      |     |        |      |         |          |        |
|   start_for_stencil_stage_18_U0_U |       |       |     |      |      |     |        |      |         |          |        |
|   start_for_stencil_stage_19_U0_U |       |       |     |      |      |     |        |      |         |          |        |
|   start_for_stencil_stage_1_U0_U  |       |       |     |      |      |     |        |      |         |          |        |
|   start_for_stencil_stage_20_U0_U |       |       |     |      |      |     |        |      |         |          |        |
|   start_for_stencil_stage_21_U0_U |       |       |     |      |      |     |        |      |         |          |        |
|   start_for_stencil_stage_22_U0_U |       |       |     |      |      |     |        |      |         |          |        |
|   start_for_stencil_stage_23_U0_U |       |       |     |      |      |     |        |      |         |          |        |
|   start_for_stencil_stage_24_U0_U |       |       |     |      |      |     |        |      |         |          |        |
|   start_for_stencil_stage_25_U0_U |       |       |     |      |      |     |        |      |         |          |        |
|   start_for_stencil_stage_26_U0_U |       |       |     |      |      |     |        |      |         |          |        |
|   start_for_stencil_stage_27_U0_U |       |       |     |      |      |     |        |      |         |          |        |
|   start_for_stencil_stage_28_U0_U |       |       |     |      |      |     |        |      |         |          |        |
|   start_for_stencil_stage_29_U0_U |       |       |     |      |      |     |        |      |         |          |        |
|   start_for_stencil_stage_2_U0_U  |       |       |     |      |      |     |        |      |         |          |        |
|   start_for_stencil_stage_3_U0_U  |       |       |     |      |      |     |        |      |         |          |        |
|   start_for_stencil_stage_4_U0_U  |       |       |     |      |      |     |        |      |         |          |        |
|   start_for_stencil_stage_5_U0_U  |       |       |     |      |      |     |        |      |         |          |        |
|   start_for_stencil_stage_6_U0_U  |       |       |     |      |      |     |        |      |         |          |        |
|   start_for_stencil_stage_7_U0_U  |       |       |     |      |      |     |        |      |         |          |        |
|   start_for_stencil_stage_8_U0_U  |       |       |     |      |      |     |        |      |         |          |        |
|   start_for_stencil_stage_9_U0_U  |       |       |     |      |      |     |        |      |         |          |        |
|   start_for_stencil_stage_U0_U    |       |       |     |      |      |     |        |      |         |          |        |
|   start_for_write_output_U0_U     |       |       |     |      |      |     |        |      |         |          |        |
|   stencil_stage_10_U0             | 428   | 276   | 4   | 2    |      |     |        |      |         |          |        |
|     (stencil_stage_10_U0)         | 81    | 275   |     |      |      |     |        |      |         |          |        |
|     line_buf_1_U                  |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_U                    | 51    |       |     | 1    |      |     |        |      |         |          |        |
|     mul_39s_24ns_63_1_1_U45       | 151   |       | 2   |      |      |     |        |      |         |          |        |
|     mul_39s_26ns_65_1_1_U46       | 91    |       | 2   |      |      |     |        |      |         |          |        |
|   stencil_stage_11_U0             | 428   | 276   | 4   | 2    |      |     |        |      |         |          |        |
|     (stencil_stage_11_U0)         | 81    | 275   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_U      |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_1_U                  |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_U                    | 51    |       |     | 1    |      |     |        |      |         |          |        |
|     mul_39s_24ns_63_1_1_U49       | 151   |       | 2   |      |      |     |        |      |         |          |        |
|     mul_39s_26ns_65_1_1_U50       | 91    |       | 2   |      |      |     |        |      |         |          |        |
|   stencil_stage_12_U0             | 429   | 276   | 4   | 2    |      |     |        |      |         |          |        |
|     (stencil_stage_12_U0)         | 82    | 275   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_U      |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_1_U                  |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_U                    | 51    |       |     | 1    |      |     |        |      |         |          |        |
|     mul_39s_24ns_63_1_1_U53       | 151   |       | 2   |      |      |     |        |      |         |          |        |
|     mul_39s_26ns_65_1_1_U54       | 91    |       | 2   |      |      |     |        |      |         |          |        |
|   stencil_stage_13_U0             | 429   | 276   | 4   | 2    |      |     |        |      |         |          |        |
|     (stencil_stage_13_U0)         | 81    | 275   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_U      |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_1_U                  |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_U                    | 51    |       |     | 1    |      |     |        |      |         |          |        |
|     mul_39s_24ns_63_1_1_U57       | 151   |       | 2   |      |      |     |        |      |         |          |        |
|     mul_39s_26ns_65_1_1_U58       | 91    |       | 2   |      |      |     |        |      |         |          |        |
|   stencil_stage_14_U0             | 428   | 276   | 4   | 2    |      |     |        |      |         |          |        |
|     (stencil_stage_14_U0)         | 81    | 275   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_U      |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_1_U                  |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_U                    | 51    |       |     | 1    |      |     |        |      |         |          |        |
|     mul_39s_24ns_63_1_1_U61       | 151   |       | 2   |      |      |     |        |      |         |          |        |
|     mul_39s_26ns_65_1_1_U62       | 91    |       | 2   |      |      |     |        |      |         |          |        |
|   stencil_stage_15_U0             | 428   | 276   | 4   | 2    |      |     |        |      |         |          |        |
|     (stencil_stage_15_U0)         | 81    | 275   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_U      |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_1_U                  |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_U                    | 51    |       |     | 1    |      |     |        |      |         |          |        |
|     mul_39s_24ns_63_1_1_U65       | 151   |       | 2   |      |      |     |        |      |         |          |        |
|     mul_39s_26ns_65_1_1_U66       | 91    |       | 2   |      |      |     |        |      |         |          |        |
|   stencil_stage_16_U0             | 428   | 276   | 4   | 2    |      |     |        |      |         |          |        |
|     (stencil_stage_16_U0)         | 81    | 275   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_U      |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_1_U                  |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_U                    | 51    |       |     | 1    |      |     |        |      |         |          |        |
|     mul_39s_24ns_63_1_1_U69       | 151   |       | 2   |      |      |     |        |      |         |          |        |
|     mul_39s_26ns_65_1_1_U70       | 91    |       | 2   |      |      |     |        |      |         |          |        |
|   stencil_stage_17_U0             | 425   | 276   | 4   | 2    |      |     |        |      |         |          |        |
|     (stencil_stage_17_U0)         | 78    | 275   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_U      |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_1_U                  |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_U                    | 51    |       |     | 1    |      |     |        |      |         |          |        |
|     mul_39s_24ns_63_1_1_U73       | 151   |       | 2   |      |      |     |        |      |         |          |        |
|     mul_39s_26ns_65_1_1_U74       | 91    |       | 2   |      |      |     |        |      |         |          |        |
|   stencil_stage_18_U0             | 440   | 276   | 4   | 2    |      |     |        |      |         |          |        |
|     (stencil_stage_18_U0)         | 177   | 275   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_U      |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_1_U                  |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_U                    |       |       |     |      |      |     |        |      |         |          |        |
|     mul_39s_24ns_63_1_1_U77       | 103   |       | 2   |      |      |     |        |      |         |          |        |
|     mul_39s_26ns_65_1_1_U78       | 66    |       | 2   |      |      |     |        |      |         |          |        |
|   stencil_stage_19_U0             | 433   | 276   | 4   | 2    |      |     |        |      |         |          |        |
|     (stencil_stage_19_U0)         | 172   | 275   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_U      |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_1_U                  |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_U                    |       |       |     |      |      |     |        |      |         |          |        |
|     mul_39s_24ns_63_1_1_U81       | 103   |       | 2   |      |      |     |        |      |         |          |        |
|     mul_39s_26ns_65_1_1_U82       | 68    |       | 2   |      |      |     |        |      |         |          |        |
|   stencil_stage_1_U0              | 428   | 276   | 4   | 2    |      |     |        |      |         |          |        |
|     (stencil_stage_1_U0)          | 81    | 275   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_U      |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_1_U                  |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_U                    | 51    |       |     | 1    |      |     |        |      |         |          |        |
|     mul_39s_24ns_63_1_1_U6        | 151   |       | 2   |      |      |     |        |      |         |          |        |
|     mul_39s_26ns_65_1_1_U7        | 91    |       | 2   |      |      |     |        |      |         |          |        |
|   stencil_stage_20_U0             | 432   | 276   | 4   | 2    |      |     |        |      |         |          |        |
|     (stencil_stage_20_U0)         | 170   | 275   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_U      |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_1_U                  |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_U                    |       |       |     |      |      |     |        |      |         |          |        |
|     mul_39s_24ns_63_1_1_U85       | 103   |       | 2   |      |      |     |        |      |         |          |        |
|     mul_39s_26ns_65_1_1_U86       | 68    |       | 2   |      |      |     |        |      |         |          |        |
|   stencil_stage_21_U0             | 423   | 276   | 4   | 2    |      |     |        |      |         |          |        |
|     (stencil_stage_21_U0)         | 76    | 275   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_U      |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_1_U                  |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_U                    | 51    |       |     | 1    |      |     |        |      |         |          |        |
|     mul_39s_24ns_63_1_1_U89       | 151   |       | 2   |      |      |     |        |      |         |          |        |
|     mul_39s_26ns_65_1_1_U90       | 91    |       | 2   |      |      |     |        |      |         |          |        |
|   stencil_stage_22_U0             | 431   | 276   | 4   | 2    |      |     |        |      |         |          |        |
|     (stencil_stage_22_U0)         | 80    | 275   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_U      |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_1_U                  |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_U                    | 51    |       |     | 1    |      |     |        |      |         |          |        |
|     mul_39s_24ns_63_1_1_U93       | 151   |       | 2   |      |      |     |        |      |         |          |        |
|     mul_39s_26ns_65_1_1_U94       | 91    |       | 2   |      |      |     |        |      |         |          |        |
|   stencil_stage_23_U0             | 431   | 276   | 4   | 2    |      |     |        |      |         |          |        |
|     (stencil_stage_23_U0)         | 80    | 275   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_U      |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_1_U                  |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_U                    | 51    |       |     | 1    |      |     |        |      |         |          |        |
|     mul_39s_24ns_63_1_1_U97       | 151   |       | 2   |      |      |     |        |      |         |          |        |
|     mul_39s_26ns_65_1_1_U98       | 91    |       | 2   |      |      |     |        |      |         |          |        |
|   stencil_stage_24_U0             | 428   | 276   | 4   | 2    |      |     |        |      |         |          |        |
|     (stencil_stage_24_U0)         | 79    | 275   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_U      |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_1_U                  |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_U                    | 51    |       |     | 1    |      |     |        |      |         |          |        |
|     mul_39s_24ns_63_1_1_U101      | 151   |       | 2   |      |      |     |        |      |         |          |        |
|     mul_39s_26ns_65_1_1_U102      | 91    |       | 2   |      |      |     |        |      |         |          |        |
|   stencil_stage_25_U0             | 428   | 276   | 4   | 2    |      |     |        |      |         |          |        |
|     (stencil_stage_25_U0)         | 79    | 275   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_U      |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_1_U                  |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_U                    | 51    |       |     | 1    |      |     |        |      |         |          |        |
|     mul_39s_24ns_63_1_1_U105      | 151   |       | 2   |      |      |     |        |      |         |          |        |
|     mul_39s_26ns_65_1_1_U106      | 91    |       | 2   |      |      |     |        |      |         |          |        |
|   stencil_stage_26_U0             | 426   | 276   | 4   | 2    |      |     |        |      |         |          |        |
|     (stencil_stage_26_U0)         | 77    | 275   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_U      |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_1_U                  |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_U                    | 51    |       |     | 1    |      |     |        |      |         |          |        |
|     mul_39s_24ns_63_1_1_U109      | 151   |       | 2   |      |      |     |        |      |         |          |        |
|     mul_39s_26ns_65_1_1_U110      | 91    |       | 2   |      |      |     |        |      |         |          |        |
|   stencil_stage_27_U0             | 425   | 276   | 4   | 2    |      |     |        |      |         |          |        |
|     (stencil_stage_27_U0)         | 78    | 275   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_U      |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_1_U                  |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_U                    | 51    |       |     | 1    |      |     |        |      |         |          |        |
|     mul_39s_24ns_63_1_1_U113      | 151   |       | 2   |      |      |     |        |      |         |          |        |
|     mul_39s_26ns_65_1_1_U114      | 91    |       | 2   |      |      |     |        |      |         |          |        |
|   stencil_stage_28_U0             | 428   | 276   | 4   | 2    |      |     |        |      |         |          |        |
|     (stencil_stage_28_U0)         | 81    | 275   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_U      |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_1_U                  |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_U                    | 51    |       |     | 1    |      |     |        |      |         |          |        |
|     mul_39s_24ns_63_1_1_U117      | 151   |       | 2   |      |      |     |        |      |         |          |        |
|     mul_39s_26ns_65_1_1_U118      | 91    |       | 2   |      |      |     |        |      |         |          |        |
|   stencil_stage_29_U0             | 430   | 276   | 4   | 2    |      |     |        |      |         |          |        |
|     (stencil_stage_29_U0)         | 83    | 275   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_U      |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_1_U                  |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_U                    | 51    |       |     | 1    |      |     |        |      |         |          |        |
|     mul_39s_24ns_63_1_1_U121      | 151   |       | 2   |      |      |     |        |      |         |          |        |
|     mul_39s_26ns_65_1_1_U122      | 91    |       | 2   |      |      |     |        |      |         |          |        |
|   stencil_stage_2_U0              | 428   | 276   | 4   | 2    |      |     |        |      |         |          |        |
|     (stencil_stage_2_U0)          | 81    | 275   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_U      |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_1_U                  |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_U                    | 51    |       |     | 1    |      |     |        |      |         |          |        |
|     mul_39s_24ns_63_1_1_U13       | 151   |       | 2   |      |      |     |        |      |         |          |        |
|     mul_39s_26ns_65_1_1_U14       | 91    |       | 2   |      |      |     |        |      |         |          |        |
|   stencil_stage_3_U0              | 428   | 276   | 4   | 2    |      |     |        |      |         |          |        |
|     (stencil_stage_3_U0)          | 81    | 275   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_U      |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_1_U                  |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_U                    | 51    |       |     | 1    |      |     |        |      |         |          |        |
|     mul_39s_24ns_63_1_1_U17       | 151   |       | 2   |      |      |     |        |      |         |          |        |
|     mul_39s_26ns_65_1_1_U18       | 91    |       | 2   |      |      |     |        |      |         |          |        |
|   stencil_stage_4_U0              | 425   | 276   | 4   | 2    |      |     |        |      |         |          |        |
|     (stencil_stage_4_U0)          | 78    | 275   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_U      |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_1_U                  |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_U                    | 51    |       |     | 1    |      |     |        |      |         |          |        |
|     mul_39s_24ns_63_1_1_U21       | 151   |       | 2   |      |      |     |        |      |         |          |        |
|     mul_39s_26ns_65_1_1_U22       | 91    |       | 2   |      |      |     |        |      |         |          |        |
|   stencil_stage_5_U0              | 438   | 276   | 4   | 2    |      |     |        |      |         |          |        |
|     (stencil_stage_5_U0)          | 174   | 275   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_U      |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_1_U                  |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_U                    |       |       |     |      |      |     |        |      |         |          |        |
|     mul_39s_24ns_63_1_1_U25       | 103   |       | 2   |      |      |     |        |      |         |          |        |
|     mul_39s_26ns_65_1_1_U26       | 66    |       | 2   |      |      |     |        |      |         |          |        |
|   stencil_stage_6_U0              | 435   | 276   | 4   | 2    |      |     |        |      |         |          |        |
|     (stencil_stage_6_U0)          | 174   | 275   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_U      |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_1_U                  |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_U                    |       |       |     |      |      |     |        |      |         |          |        |
|     mul_39s_24ns_63_1_1_U29       | 103   |       | 2   |      |      |     |        |      |         |          |        |
|     mul_39s_26ns_65_1_1_U30       | 66    |       | 2   |      |      |     |        |      |         |          |        |
|   stencil_stage_7_U0              | 434   | 276   | 4   | 2    |      |     |        |      |         |          |        |
|     (stencil_stage_7_U0)          | 172   | 275   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_U      |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_1_U                  |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_U                    |       |       |     |      |      |     |        |      |         |          |        |
|     mul_39s_24ns_63_1_1_U33       | 103   |       | 2   |      |      |     |        |      |         |          |        |
|     mul_39s_26ns_65_1_1_U34       | 68    |       | 2   |      |      |     |        |      |         |          |        |
|   stencil_stage_8_U0              | 427   | 276   | 4   | 2    |      |     |        |      |         |          |        |
|     (stencil_stage_8_U0)          | 168   | 275   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_U      |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_1_U                  |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_U                    |       |       |     |      |      |     |        |      |         |          |        |
|     mul_39s_24ns_63_1_1_U37       | 103   |       | 2   |      |      |     |        |      |         |          |        |
|     mul_39s_26ns_65_1_1_U38       | 68    |       | 2   |      |      |     |        |      |         |          |        |
|   stencil_stage_9_U0              | 431   | 276   | 4   | 2    |      |     |        |      |         |          |        |
|     (stencil_stage_9_U0)          | 83    | 275   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_U      |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_1_U                  |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_U                    | 51    |       |     | 1    |      |     |        |      |         |          |        |
|     mul_39s_24ns_63_1_1_U41       | 151   |       | 2   |      |      |     |        |      |         |          |        |
|     mul_39s_26ns_65_1_1_U42       | 91    |       | 2   |      |      |     |        |      |         |          |        |
|   stencil_stage_U0                | 423   | 275   | 4   | 2    |      |     |        |      |         |          |        |
|     (stencil_stage_U0)            | 79    | 274   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_U      |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_1_U                  |       |       |     |      |      |     |        |      |         |          |        |
|     line_buf_U                    | 51    |       |     | 1    |      |     |        |      |         |          |        |
|     mul_39s_24ns_63_1_1_U125      | 151   |       | 2   |      |      |     |        |      |         |          |        |
|     mul_39s_26ns_65_1_1_U126      | 91    |       | 2   |      |      |     |        |      |         |          |        |
|   write_output_U0                 | 46    | 93    |     |      |      |     |        |      |         |          |        |
|     (write_output_U0)             | 24    | 92    |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_U      |       |       |     |      |      |     |        |      |         |          |        |
+-----------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 22.56% | OK     |
| FD                                                        | 50%       | 8.43%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.92%  | OK     |
| CARRY8                                                    | 25%       | 23.47% | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 33.33% | OK     |
| RAMB/FIFO                                                 | 80%       | 21.30% | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 27.31% | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 1323      | 455    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 1.17   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.350ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.239ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+--------------------------------------------------------------------------------+---------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                 | ENDPOINT PIN                                | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                |                                             |              |            |                |          DELAY |        DELAY |
+-------+-------+--------------------------------------------------------------------------------+---------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 4.231 | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/CLK   | stencil_stage_4_U0/tmp_47_reg_943_reg[0]/D  |           15 |          2 |          5.711 |          4.155 |        1.556 |
| Path2 | 4.257 | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/CLK   | stencil_stage_4_U0/out_reg_949_reg[36]/D    |           15 |          2 |          5.685 |          4.130 |        1.555 |
| Path3 | 4.338 | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/CLK   | stencil_stage_4_U0/out_reg_949_reg[35]/D    |           14 |          2 |          5.605 |          4.159 |        1.446 |
| Path4 | 4.339 | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST/CLK | stencil_stage_29_U0/tmp_65_reg_943_reg[0]/D |           16 |          2 |          5.604 |          4.116 |        1.488 |
| Path5 | 4.339 | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST/CLK   | stencil_stage_4_U0/out_reg_949_reg[33]/D    |           14 |          2 |          5.604 |          4.158 |        1.446 |
+-------+-------+--------------------------------------------------------------------------------+---------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +----------------------------------------------------------------------------------+------------------------+
    | Path1 Cells                                                                      | Primitive Type         |
    +----------------------------------------------------------------------------------+------------------------+
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry      | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry__0   | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_18__9               | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_3__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[35]_i_6__9                | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_1__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_26ns_65_1_1_U22/tmp_47_reg_943_reg[0]_i_2             | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/tmp_47_reg_943_reg[0]                                         | REGISTER.SDR.FDRE      |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry      | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry__0   | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_18__9               | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_3__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[35]_i_6__9                | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_1__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_26ns_65_1_1_U22/tmp_47_reg_943_reg[0]_i_2             | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/out_reg_949_reg[36]                                           | REGISTER.SDR.FDRE      |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry      | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[19]_i_16__9               | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[19]_i_2__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_7__9                | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_1__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_1__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/out_reg_949_reg[35]                                           | REGISTER.SDR.FDRE      |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST       | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_PREADD_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_MULTIPLIER_INST     | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_M_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_ALU_INST            | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_OUTPUT_INST         | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry    | CLB.CARRY.CARRY8       |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry__0 | CLB.CARRY.CARRY8       |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[19]_i_11__16            | CLB.LUT.LUT2           |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[19]_i_2__16         | CLB.CARRY.CARRY8       |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_2__16         | CLB.CARRY.CARRY8       |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[27]_i_10__16            | CLB.LUT.LUT2           |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_1__16         | CLB.CARRY.CARRY8       |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[35]_i_1__16         | CLB.CARRY.CARRY8       |
    | stencil_stage_29_U0/mul_39s_26ns_65_1_1_U122/tmp_65_reg_943_reg[0]_i_2           | CLB.CARRY.CARRY8       |
    | stencil_stage_29_U0/tmp_65_reg_943_reg[0]                                        | REGISTER.SDR.FDRE      |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry      | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[19]_i_16__9               | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[19]_i_2__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_7__9                | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_1__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_1__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/out_reg_949_reg[33]                                           | REGISTER.SDR.FDRE      |
    +----------------------------------------------------------------------------------+------------------------+

    +----------------------------------------------------------------------------------+------------------------+
    | Path2 Cells                                                                      | Primitive Type         |
    +----------------------------------------------------------------------------------+------------------------+
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry      | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry__0   | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_18__9               | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_3__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[35]_i_6__9                | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_1__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_26ns_65_1_1_U22/tmp_47_reg_943_reg[0]_i_2             | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/tmp_47_reg_943_reg[0]                                         | REGISTER.SDR.FDRE      |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry      | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry__0   | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_18__9               | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_3__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[35]_i_6__9                | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_1__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_26ns_65_1_1_U22/tmp_47_reg_943_reg[0]_i_2             | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/out_reg_949_reg[36]                                           | REGISTER.SDR.FDRE      |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry      | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[19]_i_16__9               | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[19]_i_2__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_7__9                | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_1__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_1__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/out_reg_949_reg[35]                                           | REGISTER.SDR.FDRE      |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST       | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_PREADD_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_MULTIPLIER_INST     | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_M_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_ALU_INST            | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_OUTPUT_INST         | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry    | CLB.CARRY.CARRY8       |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry__0 | CLB.CARRY.CARRY8       |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[19]_i_11__16            | CLB.LUT.LUT2           |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[19]_i_2__16         | CLB.CARRY.CARRY8       |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_2__16         | CLB.CARRY.CARRY8       |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[27]_i_10__16            | CLB.LUT.LUT2           |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_1__16         | CLB.CARRY.CARRY8       |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[35]_i_1__16         | CLB.CARRY.CARRY8       |
    | stencil_stage_29_U0/mul_39s_26ns_65_1_1_U122/tmp_65_reg_943_reg[0]_i_2           | CLB.CARRY.CARRY8       |
    | stencil_stage_29_U0/tmp_65_reg_943_reg[0]                                        | REGISTER.SDR.FDRE      |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry      | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[19]_i_16__9               | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[19]_i_2__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_7__9                | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_1__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_1__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/out_reg_949_reg[33]                                           | REGISTER.SDR.FDRE      |
    +----------------------------------------------------------------------------------+------------------------+

    +----------------------------------------------------------------------------------+------------------------+
    | Path3 Cells                                                                      | Primitive Type         |
    +----------------------------------------------------------------------------------+------------------------+
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry      | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry__0   | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_18__9               | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_3__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[35]_i_6__9                | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_1__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_26ns_65_1_1_U22/tmp_47_reg_943_reg[0]_i_2             | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/tmp_47_reg_943_reg[0]                                         | REGISTER.SDR.FDRE      |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry      | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry__0   | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_18__9               | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_3__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[35]_i_6__9                | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_1__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_26ns_65_1_1_U22/tmp_47_reg_943_reg[0]_i_2             | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/out_reg_949_reg[36]                                           | REGISTER.SDR.FDRE      |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry      | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[19]_i_16__9               | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[19]_i_2__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_7__9                | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_1__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_1__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/out_reg_949_reg[35]                                           | REGISTER.SDR.FDRE      |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST       | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_PREADD_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_MULTIPLIER_INST     | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_M_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_ALU_INST            | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_OUTPUT_INST         | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry    | CLB.CARRY.CARRY8       |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry__0 | CLB.CARRY.CARRY8       |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[19]_i_11__16            | CLB.LUT.LUT2           |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[19]_i_2__16         | CLB.CARRY.CARRY8       |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_2__16         | CLB.CARRY.CARRY8       |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[27]_i_10__16            | CLB.LUT.LUT2           |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_1__16         | CLB.CARRY.CARRY8       |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[35]_i_1__16         | CLB.CARRY.CARRY8       |
    | stencil_stage_29_U0/mul_39s_26ns_65_1_1_U122/tmp_65_reg_943_reg[0]_i_2           | CLB.CARRY.CARRY8       |
    | stencil_stage_29_U0/tmp_65_reg_943_reg[0]                                        | REGISTER.SDR.FDRE      |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry      | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[19]_i_16__9               | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[19]_i_2__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_7__9                | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_1__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_1__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/out_reg_949_reg[33]                                           | REGISTER.SDR.FDRE      |
    +----------------------------------------------------------------------------------+------------------------+

    +----------------------------------------------------------------------------------+------------------------+
    | Path4 Cells                                                                      | Primitive Type         |
    +----------------------------------------------------------------------------------+------------------------+
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry      | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry__0   | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_18__9               | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_3__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[35]_i_6__9                | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_1__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_26ns_65_1_1_U22/tmp_47_reg_943_reg[0]_i_2             | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/tmp_47_reg_943_reg[0]                                         | REGISTER.SDR.FDRE      |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry      | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry__0   | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_18__9               | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_3__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[35]_i_6__9                | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_1__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_26ns_65_1_1_U22/tmp_47_reg_943_reg[0]_i_2             | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/out_reg_949_reg[36]                                           | REGISTER.SDR.FDRE      |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry      | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[19]_i_16__9               | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[19]_i_2__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_7__9                | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_1__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_1__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/out_reg_949_reg[35]                                           | REGISTER.SDR.FDRE      |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST       | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_PREADD_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_MULTIPLIER_INST     | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_M_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_ALU_INST            | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_OUTPUT_INST         | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry    | CLB.CARRY.CARRY8       |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry__0 | CLB.CARRY.CARRY8       |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[19]_i_11__16            | CLB.LUT.LUT2           |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[19]_i_2__16         | CLB.CARRY.CARRY8       |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_2__16         | CLB.CARRY.CARRY8       |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[27]_i_10__16            | CLB.LUT.LUT2           |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_1__16         | CLB.CARRY.CARRY8       |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[35]_i_1__16         | CLB.CARRY.CARRY8       |
    | stencil_stage_29_U0/mul_39s_26ns_65_1_1_U122/tmp_65_reg_943_reg[0]_i_2           | CLB.CARRY.CARRY8       |
    | stencil_stage_29_U0/tmp_65_reg_943_reg[0]                                        | REGISTER.SDR.FDRE      |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry      | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[19]_i_16__9               | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[19]_i_2__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_7__9                | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_1__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_1__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/out_reg_949_reg[33]                                           | REGISTER.SDR.FDRE      |
    +----------------------------------------------------------------------------------+------------------------+

    +----------------------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                                      | Primitive Type         |
    +----------------------------------------------------------------------------------+------------------------+
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry      | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry__0   | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_18__9               | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_3__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[35]_i_6__9                | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_1__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_26ns_65_1_1_U22/tmp_47_reg_943_reg[0]_i_2             | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/tmp_47_reg_943_reg[0]                                         | REGISTER.SDR.FDRE      |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry      | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry__0   | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_18__9               | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_3__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[35]_i_6__9                | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_1__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_26ns_65_1_1_U22/tmp_47_reg_943_reg[0]_i_2             | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/out_reg_949_reg[36]                                           | REGISTER.SDR.FDRE      |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry      | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[19]_i_16__9               | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[19]_i_2__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_7__9                | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_1__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_1__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/out_reg_949_reg[35]                                           | REGISTER.SDR.FDRE      |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_A_B_DATA_INST       | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_PREADD_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_MULTIPLIER_INST     | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_M_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_ALU_INST            | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product/DSP_OUTPUT_INST         | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry    | CLB.CARRY.CARRY8       |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/tmp_product_inferred__1/i__carry__0 | CLB.CARRY.CARRY8       |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[19]_i_11__16            | CLB.LUT.LUT2           |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[19]_i_2__16         | CLB.CARRY.CARRY8       |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_2__16         | CLB.CARRY.CARRY8       |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949[27]_i_10__16            | CLB.LUT.LUT2           |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[27]_i_1__16         | CLB.CARRY.CARRY8       |
    | stencil_stage_29_U0/mul_39s_24ns_63_1_1_U121/out_reg_949_reg[35]_i_1__16         | CLB.CARRY.CARRY8       |
    | stencil_stage_29_U0/mul_39s_26ns_65_1_1_U122/tmp_65_reg_943_reg[0]_i_2           | CLB.CARRY.CARRY8       |
    | stencil_stage_29_U0/tmp_65_reg_943_reg[0]                                        | REGISTER.SDR.FDRE      |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_A_B_DATA_INST         | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_PREADD_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_MULTIPLIER_INST       | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_M_DATA_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product__0/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/tmp_product_inferred__1/i__carry      | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[19]_i_16__9               | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[19]_i_2__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_2__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949[27]_i_7__9                | CLB.LUT.LUT2           |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[27]_i_1__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/mul_39s_24ns_63_1_1_U21/out_reg_949_reg[35]_i_1__9            | CLB.CARRY.CARRY8       |
    | stencil_stage_4_U0/out_reg_949_reg[33]                                           | REGISTER.SDR.FDRE      |
    +----------------------------------------------------------------------------------+------------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+--------------------------------------------------------------------+
| Report Type              | Report Location                                                    |
+--------------------------+--------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/top_kernel_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/top_kernel_failfast_routed.rpt                 |
| power                    | impl/verilog/report/top_kernel_power_routed.rpt                    |
| status                   | impl/verilog/report/top_kernel_status_routed.rpt                   |
| timing                   | impl/verilog/report/top_kernel_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/top_kernel_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/top_kernel_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/top_kernel_utilization_hierarchical_routed.rpt |
+--------------------------+--------------------------------------------------------------------+


