<profile>

<section name = "Vitis HLS Report for 'radix4_bfly'" level="0">
<item name = "Date">Wed Jun 25 09:29:25 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">FFT_sol_2</item>
<item name = "Solution">opt4_just_pipe_all (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z030-sbv485-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.154 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">0, 0, 0 ns, 0 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 368, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">-, -, -, -, -</column>
<specialColumn name="Available">530, 400, 157200, 78600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln34_2_fu_122_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln34_fu_116_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln35_fu_128_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln37_fu_158_p2">+, 0, 0, 23, 16, 16</column>
<column name="ai0_fu_74_p2">+, 0, 0, 23, 16, 16</column>
<column name="ar0_fu_68_p2">+, 0, 0, 23, 16, 16</column>
<column name="ci0_fu_98_p2">+, 0, 0, 23, 16, 16</column>
<column name="cr0_fu_92_p2">+, 0, 0, 23, 16, 16</column>
<column name="ai1_fu_86_p2">-, 0, 0, 23, 16, 16</column>
<column name="ar1_fu_80_p2">-, 0, 0, 23, 16, 16</column>
<column name="ci1_fu_110_p2">-, 0, 0, 23, 16, 16</column>
<column name="cr1_fu_104_p2">-, 0, 0, 23, 16, 16</column>
<column name="sub_ln35_fu_134_p2">-, 0, 0, 23, 16, 16</column>
<column name="sub_ln36_2_fu_146_p2">-, 0, 0, 23, 16, 16</column>
<column name="sub_ln36_fu_140_p2">-, 0, 0, 23, 16, 16</column>
<column name="sub_ln37_fu_152_p2">-, 0, 0, 23, 16, 16</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_ready">out, 1, ap_ctrl_hs, radix4_bfly, return value</column>
<column name="ap_return_0">out, 16, ap_ctrl_hs, radix4_bfly, return value</column>
<column name="ap_return_1">out, 16, ap_ctrl_hs, radix4_bfly, return value</column>
<column name="ap_return_2">out, 16, ap_ctrl_hs, radix4_bfly, return value</column>
<column name="ap_return_3">out, 16, ap_ctrl_hs, radix4_bfly, return value</column>
<column name="ap_return_4">out, 16, ap_ctrl_hs, radix4_bfly, return value</column>
<column name="ap_return_5">out, 16, ap_ctrl_hs, radix4_bfly, return value</column>
<column name="ap_return_6">out, 16, ap_ctrl_hs, radix4_bfly, return value</column>
<column name="ap_return_7">out, 16, ap_ctrl_hs, radix4_bfly, return value</column>
<column name="a_real_read">in, 16, ap_none, a_real_read, scalar</column>
<column name="a_imag_read">in, 16, ap_none, a_imag_read, scalar</column>
<column name="b_real_read">in, 16, ap_none, b_real_read, scalar</column>
<column name="b_imag_read">in, 16, ap_none, b_imag_read, scalar</column>
<column name="c_real_read">in, 16, ap_none, c_real_read, scalar</column>
<column name="c_imag_read">in, 16, ap_none, c_imag_read, scalar</column>
<column name="d_real_read">in, 16, ap_none, d_real_read, scalar</column>
<column name="d_imag_read">in, 16, ap_none, d_imag_read, scalar</column>
</table>
</item>
</section>
</profile>
