# doubledable_8bit-3BCD
Implementation of the Double Dabble Algorithm in Verilog to convert a 8 bit binary number to a 3 BCD digits number (12 bits)

## Algorithm

## Errors/Updates/Contact
