strict digraph "" {
	node [label="\N"];
	"583:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2998c12a90>",
		clk_sens=True,
		fillcolor=gold,
		label="583:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['delay', 'rx', 'quant_cnt', 'clk_en_q', 'seg1', 'go_error_frame', 'hard_sync', 'sampled_bit', 'sample', 'triple_sampling', 'rst', '\
time_segment1']"];
	"584:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2998c12c10>",
		fillcolor=turquoise,
		label="584:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"583:AL" -> "584:BL"	 [cond="[]",
		lineno=None];
	"602:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2998c1c390>",
		fillcolor=springgreen,
		label="602:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"603:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2998c1c590>",
		fillcolor=firebrick,
		label="603:NS
sampled_bit <= #Tp sample[0] & sample[1] | sample[0] & rx | sample[1] & rx;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2998c1c590>]",
		style=filled,
		typ=NonblockingSubstitution];
	"602:IF" -> "603:NS"	 [cond="['triple_sampling']",
		label=triple_sampling,
		lineno=602];
	"605:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2998c1c3d0>",
		fillcolor=firebrick,
		label="605:NS
sampled_bit <= #Tp rx;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2998c1c3d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"602:IF" -> "605:NS"	 [cond="['triple_sampling']",
		label="!(triple_sampling)",
		lineno=602];
	"Leaf_583:AL"	 [def_var="['sample_point', 'sampled_bit_q', 'sampled_bit']",
		label="Leaf_583:AL"];
	"603:NS" -> "Leaf_583:AL"	 [cond="[]",
		lineno=None];
	"596:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2998c12cd0>",
		fillcolor=springgreen,
		label="596:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"609:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2998c12d10>",
		fillcolor=firebrick,
		label="609:NS
sample_point <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2998c12d10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"596:IF" -> "609:NS"	 [cond="['clk_en_q', 'hard_sync']",
		label="!((clk_en_q & ~hard_sync))",
		lineno=596];
	"597:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2998c0bc10>",
		fillcolor=turquoise,
		label="597:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"596:IF" -> "597:BL"	 [cond="['clk_en_q', 'hard_sync']",
		label="(clk_en_q & ~hard_sync)",
		lineno=596];
	"592:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2998c1ced0>",
		fillcolor=turquoise,
		label="592:BL
sampled_bit_q <= #Tp sampled_bit;
sample_point <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2998c1cf10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2998c26150>]",
		style=filled,
		typ=Block];
	"592:BL" -> "Leaf_583:AL"	 [cond="[]",
		lineno=None];
	"598:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2998c12ed0>",
		fillcolor=springgreen,
		label="598:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"599:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2998c12f10>",
		fillcolor=turquoise,
		label="599:BL
sample_point <= #Tp 1'b1;
sampled_bit_q <= #Tp sampled_bit;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2998c12f50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2998c1c190>]",
		style=filled,
		typ=Block];
	"598:IF" -> "599:BL"	 [cond="['seg1', 'quant_cnt', 'time_segment1', 'delay']",
		label="(seg1 & (quant_cnt == time_segment1 + delay))",
		lineno=598];
	"591:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2998c12c90>",
		fillcolor=springgreen,
		label="591:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"591:IF" -> "596:IF"	 [cond="['go_error_frame']",
		label="!(go_error_frame)",
		lineno=591];
	"591:IF" -> "592:BL"	 [cond="['go_error_frame']",
		label=go_error_frame,
		lineno=591];
	"585:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2998c12c50>",
		fillcolor=springgreen,
		label="585:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"584:BL" -> "585:IF"	 [cond="[]",
		lineno=None];
	"605:NS" -> "Leaf_583:AL"	 [cond="[]",
		lineno=None];
	"599:BL" -> "602:IF"	 [cond="[]",
		lineno=None];
	"609:NS" -> "Leaf_583:AL"	 [cond="[]",
		lineno=None];
	"585:IF" -> "591:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=585];
	"586:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2998c26390>",
		fillcolor=turquoise,
		label="586:BL
sampled_bit <= 1'b1;
sampled_bit_q <= 1'b1;
sample_point <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2998c263d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2998c26510>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2998c26690>]",
		style=filled,
		typ=Block];
	"585:IF" -> "586:BL"	 [cond="['rst']",
		label=rst,
		lineno=585];
	"586:BL" -> "Leaf_583:AL"	 [cond="[]",
		lineno=None];
	"597:BL" -> "598:IF"	 [cond="[]",
		lineno=None];
}
