// Seed: 1084210577
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic [7:0] id_4;
  reg id_5;
  assign id_2 = "" ? |id_5 : 1;
  assign module_1.id_3 = 0;
  always @(posedge 1)
    if (id_5)
      if (1)
        if (id_5) id_4[1][1] <= 1;
        else id_5 <= id_5;
      else @(posedge 1'b0);
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  tri0 id_3;
  assign id_3 = 1'h0 == 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
