{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1575930814210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1575930814214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  9 17:33:34 2019 " "Processing started: Mon Dec  9 17:33:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1575930814214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1575930814214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1575930814215 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1575930814894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/tmhans22/VGA/Keyboard/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /personal/tmhans22/VGA/Keyboard/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "../Keyboard/debounce.vhd" "" { Text "/personal/tmhans22/VGA/Keyboard/debounce.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1575930815869 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../Keyboard/debounce.vhd" "" { Text "/personal/tmhans22/VGA/Keyboard/debounce.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575930815869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575930815869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/tmhans22/VGA/Keyboard/ps2_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /personal/tmhans22/VGA/Keyboard/ps2_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard-logic " "Found design unit 1: ps2_keyboard-logic" {  } { { "../Keyboard/ps2_keyboard.vhd" "" { Text "/personal/tmhans22/VGA/Keyboard/ps2_keyboard.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1575930815877 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "../Keyboard/ps2_keyboard.vhd" "" { Text "/personal/tmhans22/VGA/Keyboard/ps2_keyboard.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575930815877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575930815877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll/synthesis/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-rtl " "Found design unit 1: pll-rtl" {  } { { "pll/synthesis/pll.vhd" "" { Text "/personal/tmhans22/VGA/VGA/pll/synthesis/pll.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1575930815884 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll/synthesis/pll.vhd" "" { Text "/personal/tmhans22/VGA/VGA/pll/synthesis/pll.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575930815884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575930815884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/submodules/pll_altpll_0.v 3 3 " "Found 3 design units, including 3 entities, in source file pll/synthesis/submodules/pll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll_0_dffpipe_l2c " "Found entity 1: pll_altpll_0_dffpipe_l2c" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "/personal/tmhans22/VGA/VGA/pll/synthesis/submodules/pll_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575930815894 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_altpll_0_stdsync_sv6 " "Found entity 2: pll_altpll_0_stdsync_sv6" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "/personal/tmhans22/VGA/VGA/pll/synthesis/submodules/pll_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575930815894 ""} { "Info" "ISGN_ENTITY_NAME" "3 pll_altpll_0 " "Found entity 3: pll_altpll_0" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "/personal/tmhans22/VGA/VGA/pll/synthesis/submodules/pll_altpll_0.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575930815894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575930815894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VGA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-MAIN " "Found design unit 1: VGA-MAIN" {  } { { "VGA.vhd" "" { Text "/personal/tmhans22/VGA/VGA/VGA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1575930815901 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "/personal/tmhans22/VGA/VGA/VGA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575930815901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575930815901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Vhdl2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Vhdl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNC-MAIN " "Found design unit 1: SYNC-MAIN" {  } { { "Vhdl2.vhd" "" { Text "/personal/tmhans22/VGA/VGA/Vhdl2.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1575930815909 ""} { "Info" "ISGN_ENTITY_NAME" "1 SYNC " "Found entity 1: SYNC" {  } { { "Vhdl2.vhd" "" { Text "/personal/tmhans22/VGA/VGA/Vhdl2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575930815909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575930815909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file pcg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY " "Found design unit 1: MY" {  } { { "pcg.vhd" "" { Text "/personal/tmhans22/VGA/VGA/pcg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1575930815917 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MY-body " "Found design unit 2: MY-body" {  } { { "pcg.vhd" "" { Text "/personal/tmhans22/VGA/VGA/pcg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1575930815917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575930815917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/tmhans22/VGA/PythonSprites/player_sprite_straight_updated.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /personal/tmhans22/VGA/PythonSprites/player_sprite_straight_updated.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 player_sprite_straight_updated-rtl " "Found design unit 1: player_sprite_straight_updated-rtl" {  } { { "../PythonSprites/player_sprite_straight_updated.vhd" "" { Text "/personal/tmhans22/VGA/PythonSprites/player_sprite_straight_updated.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1575930815934 ""} { "Info" "ISGN_ENTITY_NAME" "1 player_sprite_straight_updated " "Found entity 1: player_sprite_straight_updated" {  } { { "../PythonSprites/player_sprite_straight_updated.vhd" "" { Text "/personal/tmhans22/VGA/PythonSprites/player_sprite_straight_updated.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575930815934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575930815934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/tmhans22/VGA/PythonSprites/cloud.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /personal/tmhans22/VGA/PythonSprites/cloud.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cloud-rtl " "Found design unit 1: cloud-rtl" {  } { { "../PythonSprites/cloud.vhd" "" { Text "/personal/tmhans22/VGA/PythonSprites/cloud.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1575930815955 ""} { "Info" "ISGN_ENTITY_NAME" "1 cloud " "Found entity 1: cloud" {  } { { "../PythonSprites/cloud.vhd" "" { Text "/personal/tmhans22/VGA/PythonSprites/cloud.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575930815955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575930815955 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1575930816267 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RESET VGA.vhd(20) " "VHDL Signal Declaration warning at VGA.vhd(20): used implicit default value for signal \"RESET\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VGA.vhd" "" { Text "/personal/tmhans22/VGA/VGA/VGA.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1575930816270 "|VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:C " "Elaborating entity \"pll\" for hierarchy \"pll:C\"" {  } { { "VGA.vhd" "C" { Text "/personal/tmhans22/VGA/VGA/VGA.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1575930816274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0 pll:C\|pll_altpll_0:altpll_0 " "Elaborating entity \"pll_altpll_0\" for hierarchy \"pll:C\|pll_altpll_0:altpll_0\"" {  } { { "pll/synthesis/pll.vhd" "altpll_0" { Text "/personal/tmhans22/VGA/VGA/pll/synthesis/pll.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1575930816278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0_stdsync_sv6 pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"pll_altpll_0_stdsync_sv6\" for hierarchy \"pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "stdsync2" { Text "/personal/tmhans22/VGA/VGA/pll/synthesis/submodules/pll_altpll_0.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1575930816283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0_dffpipe_l2c pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2\|pll_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"pll_altpll_0_dffpipe_l2c\" for hierarchy \"pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2\|pll_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "dffpipe3" { Text "/personal/tmhans22/VGA/VGA/pll/synthesis/submodules/pll_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1575930816286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:C\|pll_altpll_0:altpll_0\|altpll:sd1 " "Elaborating entity \"altpll\" for hierarchy \"pll:C\|pll_altpll_0:altpll_0\|altpll:sd1\"" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "sd1" { Text "/personal/tmhans22/VGA/VGA/pll/synthesis/submodules/pll_altpll_0.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1575930816424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:C\|pll_altpll_0:altpll_0\|altpll:sd1 " "Elaborated megafunction instantiation \"pll:C\|pll_altpll_0:altpll_0\|altpll:sd1\"" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "/personal/tmhans22/VGA/VGA/pll/synthesis/submodules/pll_altpll_0.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1575930816444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:C\|pll_altpll_0:altpll_0\|altpll:sd1 " "Instantiated megafunction \"pll:C\|pll_altpll_0:altpll_0\|altpll:sd1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1575930816447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1575930816447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 9 " "Parameter \"clk0_multiply_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1575930816447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1575930816447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1575930816447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 41666 " "Parameter \"inclk0_input_frequency\" = \"41666\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1575930816447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1575930816447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1575930816447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1575930816447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1575930816447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1575930816447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1575930816447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1575930816447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1575930816447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1575930816447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1575930816447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1575930816447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1575930816447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1575930816447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1575930816447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1575930816447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1575930816447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1575930816447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1575930816447 ""}  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "/personal/tmhans22/VGA/VGA/pll/synthesis/submodules/pll_altpll_0.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1575930816447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYNC SYNC:C1 " "Elaborating entity \"SYNC\" for hierarchy \"SYNC:C1\"" {  } { { "VGA.vhd" "C1" { Text "/personal/tmhans22/VGA/VGA/VGA.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1575930816454 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RGB Vhdl2.vhd(51) " "Verilog HDL or VHDL warning at Vhdl2.vhd(51): object \"RGB\" assigned a value but never read" {  } { { "Vhdl2.vhd" "" { Text "/personal/tmhans22/VGA/VGA/Vhdl2.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1575930816461 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SQ_X1 Vhdl2.vhd(52) " "VHDL Signal Declaration warning at Vhdl2.vhd(52): used explicit default value for signal \"SQ_X1\" because signal was never assigned a value" {  } { { "Vhdl2.vhd" "" { Text "/personal/tmhans22/VGA/VGA/Vhdl2.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1575930816461 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SQ_Y1 Vhdl2.vhd(53) " "VHDL Signal Declaration warning at Vhdl2.vhd(53): used explicit default value for signal \"SQ_Y1\" because signal was never assigned a value" {  } { { "Vhdl2.vhd" "" { Text "/personal/tmhans22/VGA/VGA/Vhdl2.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1575930816461 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SKY_X Vhdl2.vhd(54) " "VHDL Signal Declaration warning at Vhdl2.vhd(54): used explicit default value for signal \"SKY_X\" because signal was never assigned a value" {  } { { "Vhdl2.vhd" "" { Text "/personal/tmhans22/VGA/VGA/Vhdl2.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1575930816462 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SKY_Y Vhdl2.vhd(55) " "VHDL Signal Declaration warning at Vhdl2.vhd(55): used explicit default value for signal \"SKY_Y\" because signal was never assigned a value" {  } { { "Vhdl2.vhd" "" { Text "/personal/tmhans22/VGA/VGA/Vhdl2.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1575930816462 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DASH_X Vhdl2.vhd(56) " "VHDL Signal Declaration warning at Vhdl2.vhd(56): used explicit default value for signal \"DASH_X\" because signal was never assigned a value" {  } { { "Vhdl2.vhd" "" { Text "/personal/tmhans22/VGA/VGA/Vhdl2.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1575930816462 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DASH2_X Vhdl2.vhd(56) " "VHDL Signal Declaration warning at Vhdl2.vhd(56): used explicit default value for signal \"DASH2_X\" because signal was never assigned a value" {  } { { "Vhdl2.vhd" "" { Text "/personal/tmhans22/VGA/VGA/Vhdl2.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1575930816463 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DASH3_X Vhdl2.vhd(56) " "VHDL Signal Declaration warning at Vhdl2.vhd(56): used explicit default value for signal \"DASH3_X\" because signal was never assigned a value" {  } { { "Vhdl2.vhd" "" { Text "/personal/tmhans22/VGA/VGA/Vhdl2.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1575930816463 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DASH4_X Vhdl2.vhd(56) " "VHDL Signal Declaration warning at Vhdl2.vhd(56): used explicit default value for signal \"DASH4_X\" because signal was never assigned a value" {  } { { "Vhdl2.vhd" "" { Text "/personal/tmhans22/VGA/VGA/Vhdl2.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1575930816463 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DASH5_X Vhdl2.vhd(56) " "VHDL Signal Declaration warning at Vhdl2.vhd(56): used explicit default value for signal \"DASH5_X\" because signal was never assigned a value" {  } { { "Vhdl2.vhd" "" { Text "/personal/tmhans22/VGA/VGA/Vhdl2.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1575930816463 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "CLOUD_X Vhdl2.vhd(64) " "VHDL Signal Declaration warning at Vhdl2.vhd(64): used explicit default value for signal \"CLOUD_X\" because signal was never assigned a value" {  } { { "Vhdl2.vhd" "" { Text "/personal/tmhans22/VGA/VGA/Vhdl2.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1575930816464 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "CLOUD_Y Vhdl2.vhd(65) " "VHDL Signal Declaration warning at Vhdl2.vhd(65): used explicit default value for signal \"CLOUD_Y\" because signal was never assigned a value" {  } { { "Vhdl2.vhd" "" { Text "/personal/tmhans22/VGA/VGA/Vhdl2.vhd" 65 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1575930816464 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LINE_X1 Vhdl2.vhd(66) " "VHDL Signal Declaration warning at Vhdl2.vhd(66): used explicit default value for signal \"LINE_X1\" because signal was never assigned a value" {  } { { "Vhdl2.vhd" "" { Text "/personal/tmhans22/VGA/VGA/Vhdl2.vhd" 66 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1575930816464 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LINE_Y1 Vhdl2.vhd(67) " "VHDL Signal Declaration warning at Vhdl2.vhd(67): used explicit default value for signal \"LINE_Y1\" because signal was never assigned a value" {  } { { "Vhdl2.vhd" "" { Text "/personal/tmhans22/VGA/VGA/Vhdl2.vhd" 67 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1575930816465 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LINE_X2 Vhdl2.vhd(68) " "VHDL Signal Declaration warning at Vhdl2.vhd(68): used explicit default value for signal \"LINE_X2\" because signal was never assigned a value" {  } { { "Vhdl2.vhd" "" { Text "/personal/tmhans22/VGA/VGA/Vhdl2.vhd" 68 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1575930816465 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LINE_Y2 Vhdl2.vhd(69) " "VHDL Signal Declaration warning at Vhdl2.vhd(69): used explicit default value for signal \"LINE_Y2\" because signal was never assigned a value" {  } { { "Vhdl2.vhd" "" { Text "/personal/tmhans22/VGA/VGA/Vhdl2.vhd" 69 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1575930816465 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LINE2_X1 Vhdl2.vhd(70) " "VHDL Signal Declaration warning at Vhdl2.vhd(70): used explicit default value for signal \"LINE2_X1\" because signal was never assigned a value" {  } { { "Vhdl2.vhd" "" { Text "/personal/tmhans22/VGA/VGA/Vhdl2.vhd" 70 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1575930816466 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LINE2_Y1 Vhdl2.vhd(71) " "VHDL Signal Declaration warning at Vhdl2.vhd(71): used explicit default value for signal \"LINE2_Y1\" because signal was never assigned a value" {  } { { "Vhdl2.vhd" "" { Text "/personal/tmhans22/VGA/VGA/Vhdl2.vhd" 71 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1575930816466 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LINE2_X2 Vhdl2.vhd(72) " "VHDL Signal Declaration warning at Vhdl2.vhd(72): used explicit default value for signal \"LINE2_X2\" because signal was never assigned a value" {  } { { "Vhdl2.vhd" "" { Text "/personal/tmhans22/VGA/VGA/Vhdl2.vhd" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1575930816466 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LINE2_Y2 Vhdl2.vhd(73) " "VHDL Signal Declaration warning at Vhdl2.vhd(73): used explicit default value for signal \"LINE2_Y2\" because signal was never assigned a value" {  } { { "Vhdl2.vhd" "" { Text "/personal/tmhans22/VGA/VGA/Vhdl2.vhd" 73 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1575930816466 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEYBOARDIN Vhdl2.vhd(104) " "VHDL Process Statement warning at Vhdl2.vhd(104): signal \"KEYBOARDIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl2.vhd" "" { Text "/personal/tmhans22/VGA/VGA/Vhdl2.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1575930816472 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEYBOARDCODE Vhdl2.vhd(105) " "VHDL Process Statement warning at Vhdl2.vhd(105): signal \"KEYBOARDCODE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl2.vhd" "" { Text "/personal/tmhans22/VGA/VGA/Vhdl2.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1575930816472 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DEPRESSED Vhdl2.vhd(100) " "VHDL Process Statement warning at Vhdl2.vhd(100): inferring latch(es) for signal or variable \"DEPRESSED\", which holds its previous value in one or more paths through the process" {  } { { "Vhdl2.vhd" "" { Text "/personal/tmhans22/VGA/VGA/Vhdl2.vhd" 100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1575930816476 "|VGA|SYNC:C1"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "13 12 Vhdl2.vhd(263) " "VHDL expression error at Vhdl2.vhd(263): expression has 13 elements, but must have 12 elements" {  } { { "Vhdl2.vhd" "" { Text "/personal/tmhans22/VGA/VGA/Vhdl2.vhd" 263 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "" 0 -1 1575930816478 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "SYNC:C1 " "Can't elaborate user hierarchy \"SYNC:C1\"" {  } { { "VGA.vhd" "C1" { Text "/personal/tmhans22/VGA/VGA/VGA.vhd" 48 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1 1575930816481 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 24 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 24 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1575930816933 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec  9 17:33:36 2019 " "Processing ended: Mon Dec  9 17:33:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1575930816933 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1575930816933 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1575930816933 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1575930816933 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 24 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 24 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1575930817082 ""}
