"use strict";(self.webpackChunksophgo_wiki_1=self.webpackChunksophgo_wiki_1||[]).push([[760],{3905:(e,t,r)=>{r.d(t,{Zo:()=>l,kt:()=>f});var n=r(7294);function o(e,t,r){return t in e?Object.defineProperty(e,t,{value:r,enumerable:!0,configurable:!0,writable:!0}):e[t]=r,e}function i(e,t){var r=Object.keys(e);if(Object.getOwnPropertySymbols){var n=Object.getOwnPropertySymbols(e);t&&(n=n.filter((function(t){return Object.getOwnPropertyDescriptor(e,t).enumerable}))),r.push.apply(r,n)}return r}function s(e){for(var t=1;t<arguments.length;t++){var r=null!=arguments[t]?arguments[t]:{};t%2?i(Object(r),!0).forEach((function(t){o(e,t,r[t])})):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(r)):i(Object(r)).forEach((function(t){Object.defineProperty(e,t,Object.getOwnPropertyDescriptor(r,t))}))}return e}function a(e,t){if(null==e)return{};var r,n,o=function(e,t){if(null==e)return{};var r,n,o={},i=Object.keys(e);for(n=0;n<i.length;n++)r=i[n],t.indexOf(r)>=0||(o[r]=e[r]);return o}(e,t);if(Object.getOwnPropertySymbols){var i=Object.getOwnPropertySymbols(e);for(n=0;n<i.length;n++)r=i[n],t.indexOf(r)>=0||Object.prototype.propertyIsEnumerable.call(e,r)&&(o[r]=e[r])}return o}var c=n.createContext({}),p=function(e){var t=n.useContext(c),r=t;return e&&(r="function"==typeof e?e(t):s(s({},t),e)),r},l=function(e){var t=p(e.components);return n.createElement(c.Provider,{value:t},e.children)},u="mdxType",d={inlineCode:"code",wrapper:function(e){var t=e.children;return n.createElement(n.Fragment,{},t)}},g=n.forwardRef((function(e,t){var r=e.components,o=e.mdxType,i=e.originalType,c=e.parentName,l=a(e,["components","mdxType","originalType","parentName"]),u=p(r),g=o,f=u["".concat(c,".").concat(g)]||u[g]||d[g]||i;return r?n.createElement(f,s(s({ref:t},l),{},{components:r})):n.createElement(f,s({ref:t},l))}));function f(e,t){var r=arguments,o=t&&t.mdxType;if("string"==typeof e||o){var i=r.length,s=new Array(i);s[0]=g;var a={};for(var c in t)hasOwnProperty.call(t,c)&&(a[c]=t[c]);a.originalType=e,a[u]="string"==typeof e?e:o,s[1]=a;for(var p=2;p<i;p++)s[p]=r[p];return n.createElement.apply(null,s)}return n.createElement.apply(null,r)}g.displayName="MDXCreateElement"},530:(e,t,r)=>{r.r(t),r.d(t,{assets:()=>c,contentTitle:()=>s,default:()=>d,frontMatter:()=>i,metadata:()=>a,toc:()=>p});var n=r(7462),o=(r(7294),r(3905));const i={sidebar_label:"Processor",sidebar_position:20},s="SOPHON SG2042",a={unversionedId:"pioneer/getting-started/processor",id:"pioneer/getting-started/processor",title:"SOPHON SG2042",description:"Introduction of SOPHON SG2042",source:"@site/docs/pioneer/getting-started/processor.md",sourceDirName:"pioneer/getting-started",slug:"/pioneer/getting-started/processor",permalink:"/SG2042-Wiki/docs/pioneer/getting-started/processor",draft:!1,editUrl:"https://github.com/sophgocommunity/SG2042-Wiki/tree/docusaurus/docs/pioneer/getting-started/processor.md",tags:[],version:"current",sidebarPosition:20,frontMatter:{sidebar_label:"Processor",sidebar_position:20},sidebar:"techSidebar",previous:{title:"Before Start",permalink:"/SG2042-Wiki/docs/pioneer/getting-started/BeforeStart"},next:{title:"Install OS",permalink:"/SG2042-Wiki/docs/pioneer/getting-started/InstallOS"}},c={},p=[{value:"Introduction of SOPHON SG2042",id:"introduction-of-sophon-sg2042",level:2}],l={toc:p},u="wrapper";function d(e){let{components:t,...i}=e;return(0,o.kt)(u,(0,n.Z)({},l,i,{components:t,mdxType:"MDXLayout"}),(0,o.kt)("h1",{id:"sophon-sg2042"},"SOPHON SG2042"),(0,o.kt)("h2",{id:"introduction-of-sophon-sg2042"},"Introduction of SOPHON SG2042"),(0,o.kt)("p",null,"The SG2042 server chip is based on the RISC-V instruction set architecture (ISA) and features a 64-core server-grade chip designed to meet high-performance computing needs. It offers scalability, flexibility, and customization, with integrated circuits including high-speed cache (L3Cache 64MB), memory controller (4 DDR4-3200), network interface, and PCI Express\xae controller (x32 PCI Express Gen4.0), supporting general-purpose operating systems such as Linux\xae. The SG2042 has a clock speed of 2GHz and a design consisting of 16 clusters, each containing 4 RISC-V cores, with each core featuring L1-D 64KB and L1-I 64KB. Each cluster shares a design of L2 1MB. The L3 System cache has a capacity of 64MB. The SG2042 supports interconnect between two chips via CCIX and has 4 DDR4-3200 controllers, supporting RDIMM, ECC, and UDIMM. The chip also has 32x PCI E Gen4.0 interfaces, integrated eMMC5.1, SDIO 3.0, SPI x2, I2C x4, UART x4, and gigabit Ethernet MAC.  "),(0,o.kt)("p",null,(0,o.kt)("img",{alt:"SG2042",src:r(4045).Z,width:"1500",height:"1653"})),(0,o.kt)("h1",{id:"sg2042-trm"},"SG2042 TRM"),(0,o.kt)("p",null,"We have open sourced the TRM of SOPHON SG2042 to GitHub. please ",(0,o.kt)("a",{parentName:"p",href:"https://github.com/milkv-pioneer/hardware/blob/main/SG2042-TRM.pdf"},"check it out"),"."))}d.isMDXComponent=!0},4045:(e,t,r)=>{r.d(t,{Z:()=>n});const n=r.p+"assets/images/sg2042-f3c2111ace396d31406e9e4e89d8ce74.webp"}}]);