git clone --depth 1 --no-tags https://github.com/sks9691901/Image-Processing-with-VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/368201722
git clone --depth 1 --no-tags https://github.com/smridhiseth/Costas_Loop.git f:/verilog_sva_gh_scraper/data/full_repos/372630273
git clone --depth 1 --no-tags https://github.com/yxgi5/i2c_slave.git f:/verilog_sva_gh_scraper/data/full_repos/368750473
git clone --depth 1 --no-tags https://github.com/tomgwozdz/fbless-graphics-core.git f:/verilog_sva_gh_scraper/data/full_repos/368331822
git clone --depth 1 --no-tags https://github.com/FadyGamilM/PCI-Target-Device.git f:/verilog_sva_gh_scraper/data/full_repos/370732057
git clone --depth 1 --no-tags https://github.com/jackphj/FPGA_Homework.git f:/verilog_sva_gh_scraper/data/full_repos/367215580
git clone --depth 1 --no-tags https://github.com/banxia-hnu/hnu_luyou_and_jiaohuanji.git f:/verilog_sva_gh_scraper/data/full_repos/373755515
git clone --depth 1 --no-tags https://github.com/ChristopherMoralesA/Arquitectura-RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/368035333
git clone --depth 1 --no-tags https://github.com/Talha-Ahmed-1/SPI-Chisel.git f:/verilog_sva_gh_scraper/data/full_repos/367614091
git clone --depth 1 --no-tags https://github.com/shariethernet/RTL-design-using-Verilog-with-SKY130-Technology.git f:/verilog_sva_gh_scraper/data/full_repos/373267014
git clone --depth 1 --no-tags https://github.com/teekamkhandelwal/Uart_tx_main.git f:/verilog_sva_gh_scraper/data/full_repos/368632451
git clone --depth 1 --no-tags https://github.com/chiplicity/openlane.git f:/verilog_sva_gh_scraper/data/full_repos/366763820
git clone --depth 1 --no-tags https://github.com/vbrange/verilog_qarma.git f:/verilog_sva_gh_scraper/data/full_repos/372627649
git clone --depth 1 --no-tags https://github.com/fanzfan/FPGA-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/373042562
git clone --depth 1 --no-tags https://github.com/BerkeleyLab/LBNL-Cell-controller.git f:/verilog_sva_gh_scraper/data/full_repos/370513684
git clone --depth 1 --no-tags https://github.com/GaloisInc/BESSPIN-BSC.git f:/verilog_sva_gh_scraper/data/full_repos/371490076
git clone --depth 1 --no-tags https://github.com/cjearls/Open-Source-Parameterized-Low-Latency-Aggressive-Hardware-Compressors-and-Decompressors.git f:/verilog_sva_gh_scraper/data/full_repos/371754266
git clone --depth 1 --no-tags https://github.com/YC-Vertex/DTW-ASIC.git f:/verilog_sva_gh_scraper/data/full_repos/368159105
git clone --depth 1 --no-tags https://github.com/trietvh/FPGA_vision_processing.git f:/verilog_sva_gh_scraper/data/full_repos/364786458
git clone --depth 1 --no-tags https://github.com/prabuddha1/SAIL_GSC.git f:/verilog_sva_gh_scraper/data/full_repos/367164255
git clone --depth 1 --no-tags https://github.com/ZeyadTarekk/Combinational-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/367487714
git clone --depth 1 --no-tags https://github.com/PauloHJ/ProyectoFinal_SistemasEmbebidosFJ21.git f:/verilog_sva_gh_scraper/data/full_repos/368317730
git clone --depth 1 --no-tags https://github.com/A-Sathvik/JPEG-compression.git f:/verilog_sva_gh_scraper/data/full_repos/372740441
git clone --depth 1 --no-tags https://github.com/lam-n-ha/dual_core_w_lock_memory.git f:/verilog_sva_gh_scraper/data/full_repos/369922814
git clone --depth 1 --no-tags https://github.com/archisman-dey/mips.git f:/verilog_sva_gh_scraper/data/full_repos/365563871
git clone --depth 1 --no-tags https://github.com/BLG242E/codes.git f:/verilog_sva_gh_scraper/data/full_repos/369466766
git clone --depth 1 --no-tags https://github.com/UniversityOfPlymouth-Electronics/DigitalSystems.git f:/verilog_sva_gh_scraper/data/full_repos/371443654
git clone --depth 1 --no-tags https://github.com/ShiV-0312/MIPS_PROCESSOR.git f:/verilog_sva_gh_scraper/data/full_repos/367919916
git clone --depth 1 --no-tags https://github.com/F3L1X07/Seccion_D12_Equipo_1.git f:/verilog_sva_gh_scraper/data/full_repos/369338620
git clone --depth 1 --no-tags https://github.com/AtaberkOKLU/SaleTerminal.git f:/verilog_sva_gh_scraper/data/full_repos/373938461
git clone --depth 1 --no-tags https://github.com/ZiadMansourM/SPI.git f:/verilog_sva_gh_scraper/data/full_repos/374056903
git clone --depth 1 --no-tags https://github.com/bunnyverma29/digital-hardware.git f:/verilog_sva_gh_scraper/data/full_repos/371616339
git clone --depth 1 --no-tags https://github.com/JayMoghariya/Verilog-Assignment.git f:/verilog_sva_gh_scraper/data/full_repos/370701546
git clone --depth 1 --no-tags https://github.com/electronica-5/TP2.git f:/verilog_sva_gh_scraper/data/full_repos/368994470
git clone --depth 1 --no-tags https://github.com/bhatiamanav/Final_Processor_Project.git f:/verilog_sva_gh_scraper/data/full_repos/364266597
git clone --depth 1 --no-tags https://github.com/Qiaofanxing/tinyCPU.git f:/verilog_sva_gh_scraper/data/full_repos/372545121
git clone --depth 1 --no-tags https://github.com/Moaminseop/RTL_Design.git f:/verilog_sva_gh_scraper/data/full_repos/369849688
git clone --depth 1 --no-tags https://github.com/whaoney/SingleCycle_CPU_RISCV32I.git f:/verilog_sva_gh_scraper/data/full_repos/370396328
git clone --depth 1 --no-tags https://github.com/Russ420/Digital_Systems_Design_IR.git f:/verilog_sva_gh_scraper/data/full_repos/365765042
git clone --depth 1 --no-tags https://github.com/ryanwolters/vga-color-clock.git f:/verilog_sva_gh_scraper/data/full_repos/369061918
git clone --depth 1 --no-tags https://github.com/venkatkumar1810/Digital_Clock_Design_24hrs_12hrs.git f:/verilog_sva_gh_scraper/data/full_repos/364842298
git clone --depth 1 --no-tags https://github.com/Riflecake1699/Equipo-5-SSPAC-D13.git f:/verilog_sva_gh_scraper/data/full_repos/370496126
git clone --depth 1 --no-tags https://github.com/fernandamariscal/Equipo_2_D14.git f:/verilog_sva_gh_scraper/data/full_repos/369095745
git clone --depth 1 --no-tags https://github.com/balister/hdl.git f:/verilog_sva_gh_scraper/data/full_repos/371119432
git clone --depth 1 --no-tags https://github.com/hyu-nani/Verilog_watch_second.git f:/verilog_sva_gh_scraper/data/full_repos/371632970
git clone --depth 1 --no-tags https://github.com/HaripraveenS/fft-256-image-processing.git f:/verilog_sva_gh_scraper/data/full_repos/365783451
git clone --depth 1 --no-tags https://github.com/ZeyadTarekk/Carry-Select-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/367486816
git clone --depth 1 --no-tags https://github.com/jjjaaafff/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/365176301
git clone --depth 1 --no-tags https://github.com/Ammar-Bin-Amir/Verilog_Practice.git f:/verilog_sva_gh_scraper/data/full_repos/364702218
git clone --depth 1 --no-tags https://github.com/XiGua-cooler/Serial_to_parallel.git f:/verilog_sva_gh_scraper/data/full_repos/364288773
git clone --depth 1 --no-tags https://github.com/hsiehong/IC-Contest.git f:/verilog_sva_gh_scraper/data/full_repos/364923644
git clone --depth 1 --no-tags https://github.com/dev-board-tech/arduFPGA-game-console-simple-tank-demo.git f:/verilog_sva_gh_scraper/data/full_repos/369539486
git clone --depth 1 --no-tags https://github.com/ncicek/riscv-core.git f:/verilog_sva_gh_scraper/data/full_repos/372095564
git clone --depth 1 --no-tags https://github.com/pravinism-007/router_1x3.git f:/verilog_sva_gh_scraper/data/full_repos/374088473
git clone --depth 1 --no-tags https://github.com/Andy-Buka/Cache.git f:/verilog_sva_gh_scraper/data/full_repos/370197511
git clone --depth 1 --no-tags https://github.com/ilthraim/pheap.git f:/verilog_sva_gh_scraper/data/full_repos/367712981
git clone --depth 1 --no-tags https://github.com/EdBloodedge/MIPS_microprocessor_simulator.git f:/verilog_sva_gh_scraper/data/full_repos/368187635
git clone --depth 1 --no-tags https://github.com/isaac-fs/Proyecto-Digitales-II-G3.git f:/verilog_sva_gh_scraper/data/full_repos/370472289
git clone --depth 1 --no-tags https://github.com/renas-ercan-384/FPGA_Signal_Processing_Development.git f:/verilog_sva_gh_scraper/data/full_repos/365013404
git clone --depth 1 --no-tags https://github.com/artiomtz/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/365892700
git clone --depth 1 --no-tags https://github.com/lilyof97/lab01.git f:/verilog_sva_gh_scraper/data/full_repos/365523935
git clone --depth 1 --no-tags https://github.com/Arman5592/Matrix-Block-Multiplier-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/371770100
git clone --depth 1 --no-tags https://github.com/CW-B-W/DIC-MedianFilter.git f:/verilog_sva_gh_scraper/data/full_repos/371666716
git clone --depth 1 --no-tags https://github.com/abhishek2002228/Floating-Point-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/371886522
git clone --depth 1 --no-tags https://github.com/samlam723/median_filter.git f:/verilog_sva_gh_scraper/data/full_repos/373598299
git clone --depth 1 --no-tags https://github.com/ajayjha5899/enhanced_aes.git f:/verilog_sva_gh_scraper/data/full_repos/373040270
git clone --depth 1 --no-tags https://github.com/mballance/coremesh.git f:/verilog_sva_gh_scraper/data/full_repos/365823725
git clone --depth 1 --no-tags https://github.com/currylover-gokul/summer-project2021.git f:/verilog_sva_gh_scraper/data/full_repos/371105075
git clone --depth 1 --no-tags https://github.com/racerxdl/fpga-spi.git f:/verilog_sva_gh_scraper/data/full_repos/365878253
git clone --depth 1 --no-tags https://github.com/maimaixiong/pdl.git f:/verilog_sva_gh_scraper/data/full_repos/365240450
git clone --depth 1 --no-tags https://github.com/farhan-tallman/uart-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/368062619
git clone --depth 1 --no-tags https://github.com/SnrNotHere16/ALUMatrixReduced.git f:/verilog_sva_gh_scraper/data/full_repos/369907211
git clone --depth 1 --no-tags https://github.com/jmstein7/65c02_errata.git f:/verilog_sva_gh_scraper/data/full_repos/373934842
git clone --depth 1 --no-tags https://github.com/IceShip423/5-stage-pipelined-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/365518776
git clone --depth 1 --no-tags https://github.com/bhatmahadev6/openMSP430-on-Zynq.git f:/verilog_sva_gh_scraper/data/full_repos/370066045
git clone --depth 1 --no-tags https://github.com/alex-t-nguyen/Multicycle_Processor_ISA.git f:/verilog_sva_gh_scraper/data/full_repos/365387475
git clone --depth 1 --no-tags https://github.com/Mine268/MiaoBiao.git f:/verilog_sva_gh_scraper/data/full_repos/370527116
git clone --depth 1 --no-tags https://github.com/leus8/proyecto1-estructurasII.git f:/verilog_sva_gh_scraper/data/full_repos/364097911
git clone --depth 1 --no-tags https://github.com/Anubhav3084/FPGA-work.git f:/verilog_sva_gh_scraper/data/full_repos/369790357
git clone --depth 1 --no-tags https://github.com/Buglik/AK2-projekt.git f:/verilog_sva_gh_scraper/data/full_repos/371721546
git clone --depth 1 --no-tags https://github.com/AlexanderKeithGreer/simpleArray.git f:/verilog_sva_gh_scraper/data/full_repos/369472496
git clone --depth 1 --no-tags https://github.com/letitbe0201/Costas.git f:/verilog_sva_gh_scraper/data/full_repos/365109985
git clone --depth 1 --no-tags https://github.com/Danny-xyy/AES_FPGA_new.git f:/verilog_sva_gh_scraper/data/full_repos/368729497
git clone --depth 1 --no-tags https://github.com/jgesc/riscv-cores.git f:/verilog_sva_gh_scraper/data/full_repos/368447385
git clone --depth 1 --no-tags https://github.com/ashvah/cpu-pipelining.git f:/verilog_sva_gh_scraper/data/full_repos/369713354
git clone --depth 1 --no-tags https://github.com/Featherweight-IP/fw-wishbone-sram-ctrl.git f:/verilog_sva_gh_scraper/data/full_repos/366170656
git clone --depth 1 --no-tags https://github.com/dgarci23/8b-Computer.git f:/verilog_sva_gh_scraper/data/full_repos/372570241
git clone --depth 1 --no-tags https://github.com/thunderzips/MLCB.git f:/verilog_sva_gh_scraper/data/full_repos/364867325
git clone --depth 1 --no-tags https://github.com/AtlasFPGA/Next186_SoC.git f:/verilog_sva_gh_scraper/data/full_repos/364507559
git clone --depth 1 --no-tags https://github.com/VARZero/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/370880980
git clone --depth 1 --no-tags https://github.com/Thorns-H/mips-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/369623391
git clone --depth 1 --no-tags https://github.com/jihoon1125/Digital-Logic-Circuit_term-project.git f:/verilog_sva_gh_scraper/data/full_repos/367303875
git clone --depth 1 --no-tags https://github.com/NicoThls/StepperMotor_Control_VHDL.git f:/verilog_sva_gh_scraper/data/full_repos/367316866
git clone --depth 1 --no-tags https://github.com/HarishKMurali/Computer_Architecture_Codes.git f:/verilog_sva_gh_scraper/data/full_repos/367795127
git clone --depth 1 --no-tags https://github.com/siddharthoo7/Pipelined-fir-filter.git f:/verilog_sva_gh_scraper/data/full_repos/370232169
git clone --depth 1 --no-tags https://github.com/ishfaqahmed29/16-bit_RISC_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/370501362
git clone --depth 1 --no-tags https://github.com/samlam723/fir_filter.git f:/verilog_sva_gh_scraper/data/full_repos/373881287
git clone --depth 1 --no-tags https://github.com/HITSZ-COMP2008/Lab-Tilelink-Handout.git f:/verilog_sva_gh_scraper/data/full_repos/369606663
git clone --depth 1 --no-tags https://github.com/oasm95/RV32I.git f:/verilog_sva_gh_scraper/data/full_repos/368128201
git clone --depth 1 --no-tags https://github.com/fuboki10/DCNN-Accelerator-IO.git f:/verilog_sva_gh_scraper/data/full_repos/370967583
