{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 35,
    "design__inferred_latch__count": 0,
    "design__instance__count": 26018,
    "design__instance__area": 256035,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_fast_1p32V_m40C": 0,
    "design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C": 63,
    "design__max_cap_violation__count__corner:nom_fast_1p32V_m40C": 0,
    "power__internal__total": 0.0024896888062357903,
    "power__switching__total": 0.00045357728959061205,
    "power__leakage__total": 6.286844836722594e-06,
    "power__total": 0.0029495530761778355,
    "clock__skew__worst_hold__corner:nom_fast_1p32V_m40C": -0.027225805713851775,
    "clock__skew__worst_setup__corner:nom_fast_1p32V_m40C": -0.027225805713851775,
    "timing__hold__ws__corner:nom_fast_1p32V_m40C": 0.1576305658396134,
    "timing__setup__ws__corner:nom_fast_1p32V_m40C": 13.70470709040624,
    "timing__hold__tns__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup__tns__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold__wns__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup__wns__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C": 0.157631,
    "timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C": 13.704707,
    "timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "design__max_slew_violation__count__corner:nom_slow_1p08V_125C": 0,
    "design__max_fanout_violation__count__corner:nom_slow_1p08V_125C": 63,
    "design__max_cap_violation__count__corner:nom_slow_1p08V_125C": 0,
    "clock__skew__worst_hold__corner:nom_slow_1p08V_125C": -0.05740372228924886,
    "clock__skew__worst_setup__corner:nom_slow_1p08V_125C": -0.05740372228924886,
    "timing__hold__ws__corner:nom_slow_1p08V_125C": 0.3687447396243827,
    "timing__setup__ws__corner:nom_slow_1p08V_125C": 4.579607933609549,
    "timing__hold__tns__corner:nom_slow_1p08V_125C": 0,
    "timing__setup__tns__corner:nom_slow_1p08V_125C": 0,
    "timing__hold__wns__corner:nom_slow_1p08V_125C": 0,
    "timing__setup__wns__corner:nom_slow_1p08V_125C": 0,
    "timing__hold_vio__count__corner:nom_slow_1p08V_125C": 0,
    "timing__hold_r2r__ws__corner:nom_slow_1p08V_125C": 0.368745,
    "timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
    "timing__setup_vio__count__corner:nom_slow_1p08V_125C": 0,
    "timing__setup_r2r__ws__corner:nom_slow_1p08V_125C": 4.579608,
    "timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
    "design__max_slew_violation__count__corner:nom_typ_1p20V_25C": 0,
    "design__max_fanout_violation__count__corner:nom_typ_1p20V_25C": 63,
    "design__max_cap_violation__count__corner:nom_typ_1p20V_25C": 0,
    "clock__skew__worst_hold__corner:nom_typ_1p20V_25C": -0.03982893294574706,
    "clock__skew__worst_setup__corner:nom_typ_1p20V_25C": -0.03982893294574706,
    "timing__hold__ws__corner:nom_typ_1p20V_25C": 0.23640678972453036,
    "timing__setup__ws__corner:nom_typ_1p20V_25C": 10.304876355013363,
    "timing__hold__tns__corner:nom_typ_1p20V_25C": 0,
    "timing__setup__tns__corner:nom_typ_1p20V_25C": 0,
    "timing__hold__wns__corner:nom_typ_1p20V_25C": 0,
    "timing__setup__wns__corner:nom_typ_1p20V_25C": 0,
    "timing__hold_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__hold_r2r__ws__corner:nom_typ_1p20V_25C": 0.236407,
    "timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__setup_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__setup_r2r__ws__corner:nom_typ_1p20V_25C": 10.304876,
    "timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
    "design__max_slew_violation__count": 0,
    "design__max_fanout_violation__count": 63,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": -0.027225805713851775,
    "clock__skew__worst_setup": -0.05740372228924886,
    "timing__hold__ws": 0.1576305658396134,
    "timing__setup__ws": 4.579607933609549,
    "timing__hold__tns": 0,
    "timing__setup__tns": 0,
    "timing__hold__wns": 0,
    "timing__setup__wns": 0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.157631,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": 4.579608,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 550.0 550.0",
    "design__core__bbox": "20.16 22.68 529.44 525.42",
    "design__io": 10,
    "design__die__area": 302500,
    "design__core__area": 256035,
    "design__instance__count__stdcell": 13788,
    "design__instance__area__stdcell": 169695,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__area__padcells": 0,
    "design__instance__count__cover": 0,
    "design__instance__area__cover": 0,
    "design__instance__utilization": 0.662781,
    "design__instance__utilization__stdcell": 0.662781,
    "design__rows": 133,
    "design__rows:CoreSite": 133,
    "design__sites": 141113,
    "design__sites:CoreSite": 141113,
    "design__instance__count__class:buffer": 4,
    "design__instance__area__class:buffer": 29.0304,
    "design__instance__count__class:inverter": 384,
    "design__instance__area__class:inverter": 2090.19,
    "design__instance__count__class:sequential_cell": 804,
    "design__instance__area__class:sequential_cell": 39387,
    "design__instance__count__class:multi_input_combinational_cell": 11380,
    "design__instance__area__class:multi_input_combinational_cell": 117301,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "flow__warnings__type_count": 1,
    "flow__warnings__count:ORD-0039": 1,
    "design__power_grid_violation__count__net:VGND": 0,
    "design__power_grid_violation__count__net:VPWR": 0,
    "design__power_grid_violation__count": 0,
    "floorplan__design__io": 8,
    "design__io__hpwl": 3213548,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 323086,
    "design__violations": 0,
    "design__instance__count__class:timing_repair_buffer": 1043,
    "design__instance__area__class:timing_repair_buffer": 7569.68,
    "design__instance__count__class:clock_buffer": 115,
    "design__instance__area__class:clock_buffer": 2921.18,
    "design__instance__count__class:clock_inverter": 49,
    "design__instance__area__class:clock_inverter": 348.365,
    "flow__warnings__count:CTS-0041": 13,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 0,
    "global_route__vias": 94,
    "global_route__wirelength": 541231,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "route__antenna_violation__count": 0,
    "antenna_diodes_count": 9,
    "route__net": 13726,
    "route__net__special": 2,
    "route__drc_errors__iter:0": 153,
    "route__wirelength__iter:0": 357213,
    "route__drc_errors__iter:1": 68,
    "route__wirelength__iter:1": 357185,
    "route__drc_errors__iter:2": 66,
    "route__wirelength__iter:2": 357173,
    "route__drc_errors__iter:3": 0,
    "route__wirelength__iter:3": 357149,
    "route__drc_errors__iter:4": 0,
    "route__wirelength__iter:4": 357064,
    "route__drc_errors": 0,
    "route__wirelength": 357149,
    "route__vias": 84678,
    "route__vias__singlecut": 84678,
    "route__vias__multicut": 0,
    "design__instance__count__class:antenna_cell": 9,
    "design__instance__area__class:antenna_cell": 48.9888,
    "flow__warnings__count:DRT-0349": 10,
    "design__disconnected_pin__count": 0,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 1551.19,
    "design__instance__count__class:fill_cell": 12230,
    "design__instance__area__class:fill_cell": 86340,
    "timing__unannotated_net__count__corner:nom_fast_1p32V_m40C": 59,
    "timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__unannotated_net__count__corner:nom_slow_1p08V_125C": 59,
    "timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C": 0,
    "timing__unannotated_net__count__corner:nom_typ_1p20V_25C": 59,
    "timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C": 0,
    "timing__unannotated_net__count": 59,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C": 1.19891,
    "design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C": 1.19995,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C": 0.00108591,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C": 0.00122783,
    "design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C": 4.8523e-05,
    "design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C": 0.00122783,
    "design_powergrid__voltage__worst": 0.00122783,
    "design_powergrid__voltage__worst__net:VPWR": 1.19891,
    "design_powergrid__drop__worst": 0.00122783,
    "design_powergrid__drop__worst__net:VPWR": 0.00108591,
    "design_powergrid__voltage__worst__net:VGND": 0.00122783,
    "design_powergrid__drop__worst__net:VGND": 0.00122783,
    "ir__voltage__worst": 1.2,
    "ir__drop__avg": 5.05e-05,
    "ir__drop__worst": 0.00109,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}