###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Thu Sep 21 10:23:51 2023
#  Command:           timeDesign -postCTS -hold -pathReports -slackReports -...
###############################################################
Path 1: MET Hold Check with Pin ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_
reg[0] /CK 
Endpoint:   ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[0] /SI (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[7] /Q  (^) triggered 
by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.546
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.587
  Arrival Time                  0.666
  Slack Time                    0.079
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.079 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.067 | 
     | scan_clk__L2_I1                                  | A v -> Y v  | BUFX3M     | 0.029 | 0.056 |   0.068 |   -0.011 | 
     | scan_clk__L3_I0                                  | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.096 |    0.017 | 
     | U0_mux2X1/U1                                     | B1 ^ -> Y ^ | AO2B2X4M   | 0.094 | 0.099 |   0.195 |    0.116 | 
     | REF_CLK_M__L1_I0                                 | A ^ -> Y v  | CLKINVX3M  | 0.109 | 0.093 |   0.289 |    0.209 | 
     | REF_CLK_M__L2_I1                                 | A v -> Y v  | CLKBUFX40M | 0.028 | 0.076 |   0.365 |    0.285 | 
     | REF_CLK_M__L3_I0                                 | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.390 |    0.310 | 
     | REF_CLK_M__L4_I0                                 | A ^ -> Y v  | CLKINVX32M | 0.055 | 0.038 |   0.428 |    0.349 | 
     | REF_CLK_M__L5_I4                                 | A v -> Y ^  | CLKINVX12M | 0.124 | 0.089 |   0.517 |    0.438 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[7] | CK ^ -> Q ^ | SEDFFX2M   | 0.026 | 0.149 |   0.666 |    0.587 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[0] | SI ^        | SDFFRQX2M  | 0.026 | 0.000 |   0.666 |    0.587 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |    0.079 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.092 | 
     | scan_clk__L2_I2                                  | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |    0.171 | 
     | scan_clk__L3_I1                                  | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.274 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.357 | 
     | scan_clk__L5_I0                                  | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.412 | 
     | U4_mux2X1/U1                                     | B1 ^ -> Y ^ | AO2B2X2M   | 0.135 | 0.129 |   0.462 |    0.541 | 
     | TX_CLK_M__L1_I0                                  | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.080 |   0.542 |    0.621 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[0] | CK ^        | SDFFRQX2M  | 0.043 | 0.004 |   0.546 |    0.625 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][1] /CK 
Endpoint:   ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][1] /D          (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[1] /Q (^) 
triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.545
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.591
  Arrival Time                  0.680
  Slack Time                    0.089
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.089 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.077 | 
     | scan_clk__L2_I1                                    | A v -> Y v  | BUFX3M     | 0.029 | 0.056 |   0.068 |   -0.021 | 
     | scan_clk__L3_I0                                    | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.096 |    0.007 | 
     | U0_mux2X1/U1                                       | B1 ^ -> Y ^ | AO2B2X4M   | 0.094 | 0.099 |   0.195 |    0.106 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.109 | 0.093 |   0.289 |    0.199 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.028 | 0.076 |   0.365 |    0.276 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.390 |    0.301 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.055 | 0.038 |   0.428 |    0.339 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.115 | 0.083 |   0.512 |    0.422 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[ | CK ^ -> Q ^ | SDFFRQX2M  | 0.051 | 0.169 |   0.680 |    0.591 | 
     | 1]                                                 |             |            |       |       |         |          | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][1]        | D ^         | SDFFRQX2M  | 0.051 | 0.000 |   0.680 |    0.591 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |    0.089 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.101 | 
     | scan_clk__L2_I2                             | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |    0.181 | 
     | scan_clk__L3_I1                             | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.284 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.367 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.422 | 
     | U4_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X2M   | 0.135 | 0.129 |   0.462 |    0.551 | 
     | TX_CLK_M__L1_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.080 |   0.542 |    0.631 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][1] | CK ^        | SDFFRQX2M  | 0.043 | 0.003 |   0.545 |    0.634 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][0] /CK 
Endpoint:   ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][4] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.545
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.585
  Arrival Time                  0.678
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.094 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.081 | 
     | scan_clk__L2_I1                             | A v -> Y v  | BUFX3M     | 0.029 | 0.056 |   0.068 |   -0.025 | 
     | scan_clk__L3_I0                             | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.096 |    0.002 | 
     | U0_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X4M   | 0.094 | 0.099 |   0.195 |    0.102 | 
     | REF_CLK_M__L1_I0                            | A ^ -> Y v  | CLKINVX3M  | 0.109 | 0.093 |   0.289 |    0.195 | 
     | REF_CLK_M__L2_I1                            | A v -> Y v  | CLKBUFX40M | 0.028 | 0.076 |   0.365 |    0.271 | 
     | REF_CLK_M__L3_I0                            | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.390 |    0.296 | 
     | REF_CLK_M__L4_I0                            | A ^ -> Y v  | CLKINVX32M | 0.055 | 0.038 |   0.428 |    0.335 | 
     | REF_CLK_M__L5_I0                            | A v -> Y ^  | CLKINVX12M | 0.115 | 0.083 |   0.512 |    0.418 | 
     | ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][4] | CK ^ -> Q ^ | SDFFRQX2M  | 0.044 | 0.167 |   0.678 |    0.584 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][0] | SI ^        | SDFFRQX2M  | 0.044 | 0.000 |   0.678 |    0.585 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |    0.094 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.106 | 
     | scan_clk__L2_I2                             | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |    0.185 | 
     | scan_clk__L3_I1                             | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.288 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.371 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.426 | 
     | U4_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X2M   | 0.135 | 0.129 |   0.462 |    0.555 | 
     | TX_CLK_M__L1_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.080 |   0.542 |    0.635 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][0] | CK ^        | SDFFRQX2M  | 0.043 | 0.003 |   0.545 |    0.638 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][0] /CK 
Endpoint:   ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][0] /D          (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[0] /Q (^) 
triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.545
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.591
  Arrival Time                  0.685
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.094 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.082 | 
     | scan_clk__L2_I1                                    | A v -> Y v  | BUFX3M     | 0.029 | 0.056 |   0.068 |   -0.026 | 
     | scan_clk__L3_I0                                    | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.096 |    0.002 | 
     | U0_mux2X1/U1                                       | B1 ^ -> Y ^ | AO2B2X4M   | 0.094 | 0.099 |   0.195 |    0.101 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.109 | 0.093 |   0.289 |    0.194 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.028 | 0.076 |   0.365 |    0.271 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.390 |    0.296 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.055 | 0.038 |   0.428 |    0.334 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.115 | 0.083 |   0.512 |    0.417 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[ | CK ^ -> Q ^ | SDFFRQX2M  | 0.056 | 0.173 |   0.685 |    0.591 | 
     | 0]                                                 |             |            |       |       |         |          | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][0]        | D ^         | SDFFRQX2M  | 0.056 | 0.000 |   0.685 |    0.591 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |    0.094 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.106 | 
     | scan_clk__L2_I2                             | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |    0.186 | 
     | scan_clk__L3_I1                             | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.289 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.372 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.427 | 
     | U4_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X2M   | 0.135 | 0.129 |   0.462 |    0.556 | 
     | TX_CLK_M__L1_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.080 |   0.542 |    0.636 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][0] | CK ^        | SDFFRQX2M  | 0.043 | 0.003 |   0.545 |    0.639 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_
reg[0] /CK 
Endpoint:   ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[0] /SI (^) 
checked with  leading edge of 'SCAN_CLK'
Beginpoint: ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[4] /QN      (^) 
triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.517
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.557
  Arrival Time                  0.652
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^   |            | 0.000 |       |   0.000 |   -0.096 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v   | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.083 | 
     | scan_clk__L2_I1                                    | A v -> Y v   | BUFX3M     | 0.029 | 0.056 |   0.068 |   -0.027 | 
     | scan_clk__L3_I0                                    | A v -> Y ^   | INVX2M     | 0.031 | 0.027 |   0.096 |    0.000 | 
     | U0_mux2X1/U1                                       | B1 ^ -> Y ^  | AO2B2X4M   | 0.094 | 0.099 |   0.195 |    0.099 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v   | CLKINVX3M  | 0.109 | 0.093 |   0.289 |    0.193 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v   | CLKBUFX40M | 0.028 | 0.076 |   0.365 |    0.269 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^   | CLKINVX40M | 0.020 | 0.025 |   0.390 |    0.294 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v   | CLKINVX32M | 0.055 | 0.038 |   0.428 |    0.333 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^   | CLKINVX12M | 0.115 | 0.083 |   0.512 |    0.416 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[4]    | CK ^ -> QN ^ | SDFFRX1M   | 0.051 | 0.141 |   0.652 |    0.557 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[ | SI ^         | SDFFRQX2M  | 0.051 | 0.000 |   0.652 |    0.557 | 
     | 0]                                                 |              |            |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |    0.096 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.108 | 
     | scan_clk__L2_I1                                    | A v -> Y v  | BUFX3M     | 0.029 | 0.056 |   0.069 |    0.164 | 
     | scan_clk__L3_I0                                    | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.096 |    0.192 | 
     | U0_mux2X1/U1                                       | B1 ^ -> Y ^ | AO2B2X4M   | 0.094 | 0.100 |   0.196 |    0.292 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.109 | 0.093 |   0.290 |    0.385 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.028 | 0.076 |   0.366 |    0.462 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.391 |    0.487 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.055 | 0.038 |   0.429 |    0.525 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.115 | 0.083 |   0.513 |    0.608 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[ | CK ^        | SDFFRQX2M  | 0.115 | 0.004 |   0.517 |    0.613 | 
     | 0]                                                 |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][3] /CK 
Endpoint:   ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][3] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][3] /Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.545
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.593
  Arrival Time                  0.691
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.098 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.086 | 
     | scan_clk__L2_I2                             | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |   -0.006 | 
     | scan_clk__L3_I1                             | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.097 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.180 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.235 | 
     | U4_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X2M   | 0.135 | 0.128 |   0.461 |    0.363 | 
     | TX_CLK_M__L1_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.080 |   0.540 |    0.443 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][3] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.150 |   0.691 |    0.593 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][3] | D ^         | SDFFRQX2M  | 0.036 | 0.000 |   0.691 |    0.593 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |    0.098 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.110 | 
     | scan_clk__L2_I2                             | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |    0.189 | 
     | scan_clk__L3_I1                             | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.292 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.376 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.430 | 
     | U4_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X2M   | 0.135 | 0.129 |   0.462 |    0.560 | 
     | TX_CLK_M__L1_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.080 |   0.542 |    0.639 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][3] | CK ^        | SDFFRQX2M  | 0.043 | 0.003 |   0.545 |    0.643 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin CLK_DIV_RX_dut/\Counter_1_reg[0] /CK 
Endpoint:   CLK_DIV_RX_dut/\Counter_1_reg[0] /SI           (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][4] /Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.559
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.599
  Arrival Time                  0.697
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.098 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.086 | 
     | scan_clk__L2_I2                             | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |   -0.007 | 
     | scan_clk__L3_I1                             | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.096 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.179 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.234 | 
     | U4_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X2M   | 0.135 | 0.128 |   0.461 |    0.362 | 
     | TX_CLK_M__L1_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.080 |   0.540 |    0.442 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][4] | CK ^ -> Q ^ | SDFFRQX2M  | 0.046 | 0.157 |   0.697 |    0.599 | 
     | CLK_DIV_RX_dut/\Counter_1_reg[0]            | SI ^        | SDFFRQX2M  | 0.046 | 0.000 |   0.697 |    0.599 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^  |            | 0.000 |       |   0.000 |    0.098 | 
     | scan_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.111 | 
     | scan_clk__L2_I0                  | A v -> Y ^  | INVX2M     | 0.028 | 0.021 |   0.033 |    0.131 | 
     | U1_mux2X1/U1                     | B1 ^ -> Y ^ | AO2B2X2M   | 0.162 | 0.141 |   0.174 |    0.273 | 
     | UART_CLK_M__L1_I0                | A ^ -> Y v  | CLKINVX24M | 0.054 | 0.043 |   0.217 |    0.316 | 
     | UART_CLK_M__L2_I2                | A v -> Y v  | CLKBUFX40M | 0.020 | 0.058 |   0.276 |    0.374 | 
     | UART_CLK_M__L3_I0                | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.323 |    0.421 | 
     | UART_CLK_M__L4_I0                | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.371 |    0.469 | 
     | UART_CLK_M__L5_I0                | A v -> Y v  | CLKBUFX40M | 0.026 | 0.054 |   0.424 |    0.522 | 
     | UART_CLK_M__L6_I0                | A v -> Y ^  | CLKINVX40M | 0.020 | 0.024 |   0.448 |    0.546 | 
     | UART_CLK_M__L7_I0                | A ^ -> Y v  | CLKINVX32M | 0.025 | 0.025 |   0.472 |    0.571 | 
     | UART_CLK_M__L8_I0                | A v -> Y ^  | INVX6M     | 0.132 | 0.082 |   0.554 |    0.652 | 
     | CLK_DIV_RX_dut/\Counter_1_reg[0] | CK ^        | SDFFRQX2M  | 0.132 | 0.005 |   0.559 |    0.657 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][4] /CK 
Endpoint:   ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][4] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][4] /Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.545
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.592
  Arrival Time                  0.692
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.099 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.087 | 
     | scan_clk__L2_I2                             | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |   -0.007 | 
     | scan_clk__L3_I1                             | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.096 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.179 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.234 | 
     | U4_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X2M   | 0.135 | 0.128 |   0.461 |    0.362 | 
     | TX_CLK_M__L1_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.080 |   0.540 |    0.441 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][4] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.151 |   0.691 |    0.592 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][4] | D ^         | SDFFRQX2M  | 0.037 | 0.000 |   0.692 |    0.592 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |    0.099 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.111 | 
     | scan_clk__L2_I2                             | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |    0.191 | 
     | scan_clk__L3_I1                             | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.294 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.377 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.432 | 
     | U4_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X2M   | 0.135 | 0.129 |   0.462 |    0.561 | 
     | TX_CLK_M__L1_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.080 |   0.542 |    0.641 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][4] | CK ^        | SDFFRQX2M  | 0.043 | 0.003 |   0.545 |    0.644 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][2] /CK 
Endpoint:   ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][2] /D          (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[2] /Q (^) 
triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.545
+ Hold                         -0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.590
  Arrival Time                  0.690
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.100 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.088 | 
     | scan_clk__L2_I1                                    | A v -> Y v  | BUFX3M     | 0.029 | 0.056 |   0.068 |   -0.032 | 
     | scan_clk__L3_I0                                    | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.096 |   -0.004 | 
     | U0_mux2X1/U1                                       | B1 ^ -> Y ^ | AO2B2X4M   | 0.094 | 0.099 |   0.195 |    0.095 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.109 | 0.093 |   0.289 |    0.188 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.028 | 0.076 |   0.365 |    0.265 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.390 |    0.290 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.055 | 0.038 |   0.428 |    0.328 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.115 | 0.083 |   0.512 |    0.411 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[ | CK ^ -> Q ^ | SDFFRQX2M  | 0.067 | 0.178 |   0.690 |    0.590 | 
     | 2]                                                 |             |            |       |       |         |          | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][2]        | D ^         | SDFFRQX2M  | 0.067 | 0.000 |   0.690 |    0.590 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |    0.100 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.112 | 
     | scan_clk__L2_I2                             | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |    0.192 | 
     | scan_clk__L3_I1                             | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.295 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.378 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.433 | 
     | U4_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X2M   | 0.135 | 0.129 |   0.462 |    0.562 | 
     | TX_CLK_M__L1_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.080 |   0.542 |    0.642 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][2] | CK ^        | SDFFRQX2M  | 0.043 | 0.003 |   0.545 |    0.645 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][1] /
CK 
Endpoint:   ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][1] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][1] /Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.545
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.592
  Arrival Time                  0.692
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.100 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.088 | 
     | scan_clk__L2_I2                             | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |   -0.009 | 
     | scan_clk__L3_I1                             | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.094 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.178 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.232 | 
     | U4_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X2M   | 0.135 | 0.128 |   0.461 |    0.361 | 
     | TX_CLK_M__L1_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.080 |   0.540 |    0.440 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.039 | 0.152 |   0.692 |    0.592 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][1] | D ^         | SDFFRQX2M  | 0.039 | 0.000 |   0.692 |    0.592 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |    0.100 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.112 | 
     | scan_clk__L2_I2                             | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |    0.192 | 
     | scan_clk__L3_I1                             | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.295 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.378 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.433 | 
     | U4_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X2M   | 0.135 | 0.129 |   0.462 |    0.562 | 
     | TX_CLK_M__L1_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.080 |   0.542 |    0.642 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][1] | CK ^        | SDFFRQX2M  | 0.043 | 0.003 |   0.545 |    0.645 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][3] /
CK 
Endpoint:   ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][3] /D          (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[3] /Q (^) 
triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.545
+ Hold                         -0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.590
  Arrival Time                  0.694
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.091 | 
     | scan_clk__L2_I1                                    | A v -> Y v  | BUFX3M     | 0.029 | 0.056 |   0.068 |   -0.035 | 
     | scan_clk__L3_I0                                    | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.096 |   -0.008 | 
     | U0_mux2X1/U1                                       | B1 ^ -> Y ^ | AO2B2X4M   | 0.094 | 0.099 |   0.195 |    0.091 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.109 | 0.093 |   0.289 |    0.185 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.028 | 0.076 |   0.365 |    0.261 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.390 |    0.286 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.055 | 0.038 |   0.428 |    0.325 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.115 | 0.083 |   0.512 |    0.408 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[ | CK ^ -> Q ^ | SDFFRQX2M  | 0.071 | 0.182 |   0.693 |    0.590 | 
     | 3]                                                 |             |            |       |       |         |          | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][3]        | D ^         | SDFFRQX2M  | 0.071 | 0.001 |   0.694 |    0.590 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.116 | 
     | scan_clk__L2_I2                             | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |    0.195 | 
     | scan_clk__L3_I1                             | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.298 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.381 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.436 | 
     | U4_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X2M   | 0.135 | 0.129 |   0.462 |    0.566 | 
     | TX_CLK_M__L1_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.080 |   0.542 |    0.645 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][3] | CK ^        | SDFFRQX2M  | 0.043 | 0.004 |   0.545 |    0.649 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin ALU_dut/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[2] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: ALU_dut/\ALU_OUT_reg[1] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.518
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.567
  Arrival Time                  0.671
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |               |            |       |       |  Time   |   Time   | 
     |-------------------------+---------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^    |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0         | A ^ -> Y v    | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.092 | 
     | scan_clk__L2_I1         | A v -> Y v    | BUFX3M     | 0.029 | 0.056 |   0.068 |   -0.036 | 
     | scan_clk__L3_I0         | A v -> Y ^    | INVX2M     | 0.031 | 0.027 |   0.096 |   -0.008 | 
     | U0_mux2X1/U1            | B1 ^ -> Y ^   | AO2B2X4M   | 0.094 | 0.099 |   0.195 |    0.091 | 
     | REF_CLK_M__L1_I0        | A ^ -> Y v    | CLKINVX3M  | 0.109 | 0.093 |   0.289 |    0.184 | 
     | REF_CLK_M__L2_I0        | A v -> Y ^    | CLKINVX12M | 0.027 | 0.029 |   0.317 |    0.213 | 
     | CLK_GATE_dut/ICG_DUT    | CK ^ -> ECK ^ | TLATNCAX3M | 0.149 | 0.123 |   0.440 |    0.336 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX40M | 0.036 | 0.075 |   0.515 |    0.411 | 
     | ALU_dut/\ALU_OUT_reg[1] | CK ^ -> Q ^   | SDFFRHQX1M | 0.094 | 0.156 |   0.670 |    0.566 | 
     | ALU_dut/\ALU_OUT_reg[2] | SI ^          | SDFFRHQX1M | 0.094 | 0.000 |   0.671 |    0.567 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |               |            |       |       |  Time   |   Time   | 
     |-------------------------+---------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^    |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0         | A ^ -> Y v    | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.116 | 
     | scan_clk__L2_I1         | A v -> Y v    | BUFX3M     | 0.029 | 0.056 |   0.069 |    0.173 | 
     | scan_clk__L3_I0         | A v -> Y ^    | INVX2M     | 0.031 | 0.027 |   0.096 |    0.200 | 
     | U0_mux2X1/U1            | B1 ^ -> Y ^   | AO2B2X4M   | 0.094 | 0.100 |   0.196 |    0.300 | 
     | REF_CLK_M__L1_I0        | A ^ -> Y v    | CLKINVX3M  | 0.109 | 0.093 |   0.290 |    0.394 | 
     | REF_CLK_M__L2_I0        | A v -> Y ^    | CLKINVX12M | 0.027 | 0.029 |   0.319 |    0.423 | 
     | CLK_GATE_dut/ICG_DUT    | CK ^ -> ECK ^ | TLATNCAX3M | 0.149 | 0.123 |   0.441 |    0.545 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX40M | 0.036 | 0.075 |   0.516 |    0.620 | 
     | ALU_dut/\ALU_OUT_reg[2] | CK ^          | SDFFRHQX1M | 0.036 | 0.002 |   0.518 |    0.622 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][4] /
CK 
Endpoint:   ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][4] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][3] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.545
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.585
  Arrival Time                  0.691
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.105 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.093 | 
     | scan_clk__L2_I2                             | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |   -0.014 | 
     | scan_clk__L3_I1                             | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.089 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.173 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.227 | 
     | U4_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X2M   | 0.135 | 0.128 |   0.461 |    0.356 | 
     | TX_CLK_M__L1_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.080 |   0.540 |    0.435 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][3] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.150 |   0.691 |    0.585 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][4] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.691 |    0.585 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.117 | 
     | scan_clk__L2_I2                             | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |    0.197 | 
     | scan_clk__L3_I1                             | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.300 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.383 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.438 | 
     | U4_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X2M   | 0.135 | 0.129 |   0.462 |    0.567 | 
     | TX_CLK_M__L1_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.080 |   0.542 |    0.647 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][4] | CK ^        | SDFFRQX2M  | 0.043 | 0.003 |   0.545 |    0.650 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin Data_Sync_dut/\FF_Stage_reg[1] /CK 
Endpoint:   Data_Sync_dut/\FF_Stage_reg[1] /D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Data_Sync_dut/\FF_Stage_reg[0] /Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.519
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.567
  Arrival Time                  0.672
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.093 | 
     | scan_clk__L2_I1                | A v -> Y v  | BUFX3M     | 0.029 | 0.056 |   0.068 |   -0.037 | 
     | scan_clk__L3_I0                | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.096 |   -0.010 | 
     | U0_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M   | 0.094 | 0.099 |   0.195 |    0.089 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX3M  | 0.109 | 0.093 |   0.289 |    0.183 | 
     | REF_CLK_M__L2_I1               | A v -> Y v  | CLKBUFX40M | 0.028 | 0.076 |   0.365 |    0.259 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.390 |    0.284 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX32M | 0.055 | 0.038 |   0.428 |    0.323 | 
     | REF_CLK_M__L5_I0               | A v -> Y ^  | CLKINVX12M | 0.115 | 0.083 |   0.512 |    0.406 | 
     | Data_Sync_dut/\FF_Stage_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.161 |   0.672 |    0.567 | 
     | Data_Sync_dut/\FF_Stage_reg[1] | D ^         | SDFFRQX2M  | 0.035 | 0.000 |   0.672 |    0.567 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.118 | 
     | scan_clk__L2_I1                | A v -> Y v  | BUFX3M     | 0.029 | 0.056 |   0.069 |    0.174 | 
     | scan_clk__L3_I0                | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.096 |    0.202 | 
     | U0_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M   | 0.094 | 0.100 |   0.196 |    0.302 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX3M  | 0.109 | 0.093 |   0.290 |    0.395 | 
     | REF_CLK_M__L2_I1               | A v -> Y v  | CLKBUFX40M | 0.028 | 0.076 |   0.366 |    0.472 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.391 |    0.497 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX32M | 0.055 | 0.038 |   0.429 |    0.535 | 
     | REF_CLK_M__L5_I0               | A v -> Y ^  | CLKINVX12M | 0.115 | 0.083 |   0.513 |    0.618 | 
     | Data_Sync_dut/\FF_Stage_reg[1] | CK ^        | SDFFRQX2M  | 0.115 | 0.006 |   0.519 |    0.624 | 
     +------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][0] /
CK 
Endpoint:   ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][0] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][0] /Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.545
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.592
  Arrival Time                  0.697
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.093 | 
     | scan_clk__L2_I2                             | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |   -0.014 | 
     | scan_clk__L3_I1                             | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.089 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.172 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.227 | 
     | U4_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X2M   | 0.135 | 0.128 |   0.461 |    0.355 | 
     | TX_CLK_M__L1_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.080 |   0.540 |    0.435 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.047 | 0.157 |   0.697 |    0.592 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][0] | D ^         | SDFFRQX2M  | 0.047 | 0.000 |   0.697 |    0.592 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.118 | 
     | scan_clk__L2_I2                             | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |    0.197 | 
     | scan_clk__L3_I1                             | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.300 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.383 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.438 | 
     | U4_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X2M   | 0.135 | 0.129 |   0.462 |    0.568 | 
     | TX_CLK_M__L1_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.080 |   0.542 |    0.647 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][0] | CK ^        | SDFFRQX2M  | 0.043 | 0.003 |   0.545 |    0.651 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][0] /
CK 
Endpoint:   ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][4] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.545
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.585
  Arrival Time                  0.692
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.094 | 
     | scan_clk__L2_I2                             | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |   -0.015 | 
     | scan_clk__L3_I1                             | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.088 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.171 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.226 | 
     | U4_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X2M   | 0.135 | 0.128 |   0.461 |    0.354 | 
     | TX_CLK_M__L1_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.080 |   0.540 |    0.434 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][4] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.151 |   0.691 |    0.585 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][0] | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   0.692 |    0.585 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.119 | 
     | scan_clk__L2_I2                             | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |    0.198 | 
     | scan_clk__L3_I1                             | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.301 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.384 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.439 | 
     | U4_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X2M   | 0.135 | 0.129 |   0.462 |    0.568 | 
     | TX_CLK_M__L1_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.080 |   0.542 |    0.648 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][0] | CK ^        | SDFFRQX2M  | 0.043 | 0.003 |   0.545 |    0.651 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][2] /
CK 
Endpoint:   ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][2] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][1] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.545
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.585
  Arrival Time                  0.692
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.107 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.095 | 
     | scan_clk__L2_I2                             | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |   -0.016 | 
     | scan_clk__L3_I1                             | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.087 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.170 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.225 | 
     | U4_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X2M   | 0.135 | 0.128 |   0.461 |    0.353 | 
     | TX_CLK_M__L1_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.080 |   0.540 |    0.433 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.039 | 0.152 |   0.692 |    0.585 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][2] | SI ^        | SDFFRQX2M  | 0.039 | 0.000 |   0.692 |    0.585 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.120 | 
     | scan_clk__L2_I2                             | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |    0.199 | 
     | scan_clk__L3_I1                             | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.302 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.385 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.440 | 
     | U4_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X2M   | 0.135 | 0.129 |   0.462 |    0.569 | 
     | TX_CLK_M__L1_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.080 |   0.542 |    0.649 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][2] | CK ^        | SDFFRQX2M  | 0.043 | 0.003 |   0.545 |    0.652 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][4] /
CK 
Endpoint:   ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][4] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][4] /Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.518
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.565
  Arrival Time                  0.674
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.108 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.096 | 
     | scan_clk__L2_I1                             | A v -> Y v  | BUFX3M     | 0.029 | 0.056 |   0.068 |   -0.040 | 
     | scan_clk__L3_I0                             | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.096 |   -0.012 | 
     | U0_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X4M   | 0.094 | 0.099 |   0.195 |    0.087 | 
     | REF_CLK_M__L1_I0                            | A ^ -> Y v  | CLKINVX3M  | 0.109 | 0.093 |   0.289 |    0.180 | 
     | REF_CLK_M__L2_I1                            | A v -> Y v  | CLKBUFX40M | 0.028 | 0.076 |   0.365 |    0.257 | 
     | REF_CLK_M__L3_I0                            | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.390 |    0.282 | 
     | REF_CLK_M__L4_I0                            | A ^ -> Y v  | CLKINVX32M | 0.055 | 0.038 |   0.428 |    0.320 | 
     | REF_CLK_M__L5_I0                            | A v -> Y ^  | CLKINVX12M | 0.115 | 0.083 |   0.512 |    0.403 | 
     | ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][4] | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.162 |   0.674 |    0.565 | 
     | ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][4] | D ^         | SDFFRQX2M  | 0.038 | 0.000 |   0.674 |    0.565 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.121 | 
     | scan_clk__L2_I1                             | A v -> Y v  | BUFX3M     | 0.029 | 0.056 |   0.069 |    0.177 | 
     | scan_clk__L3_I0                             | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.096 |    0.204 | 
     | U0_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X4M   | 0.094 | 0.100 |   0.196 |    0.304 | 
     | REF_CLK_M__L1_I0                            | A ^ -> Y v  | CLKINVX3M  | 0.109 | 0.093 |   0.290 |    0.398 | 
     | REF_CLK_M__L2_I1                            | A v -> Y v  | CLKBUFX40M | 0.028 | 0.076 |   0.366 |    0.474 | 
     | REF_CLK_M__L3_I0                            | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.391 |    0.499 | 
     | REF_CLK_M__L4_I0                            | A ^ -> Y v  | CLKINVX32M | 0.055 | 0.038 |   0.429 |    0.538 | 
     | REF_CLK_M__L5_I0                            | A v -> Y ^  | CLKINVX12M | 0.115 | 0.083 |   0.513 |    0.621 | 
     | ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][4] | CK ^        | SDFFRQX2M  | 0.115 | 0.005 |   0.518 |    0.626 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin ALU_dut/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[13] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: ALU_dut/\ALU_OUT_reg[12] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.517
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.558
  Arrival Time                  0.666
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |               |            |       |       |  Time   |   Time   | 
     |--------------------------+---------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^    |            | 0.000 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.096 | 
     | scan_clk__L2_I1          | A v -> Y v    | BUFX3M     | 0.029 | 0.056 |   0.068 |   -0.040 | 
     | scan_clk__L3_I0          | A v -> Y ^    | INVX2M     | 0.031 | 0.027 |   0.096 |   -0.013 | 
     | U0_mux2X1/U1             | B1 ^ -> Y ^   | AO2B2X4M   | 0.094 | 0.099 |   0.195 |    0.086 | 
     | REF_CLK_M__L1_I0         | A ^ -> Y v    | CLKINVX3M  | 0.109 | 0.093 |   0.289 |    0.180 | 
     | REF_CLK_M__L2_I0         | A v -> Y ^    | CLKINVX12M | 0.027 | 0.029 |   0.317 |    0.209 | 
     | CLK_GATE_dut/ICG_DUT     | CK ^ -> ECK ^ | TLATNCAX3M | 0.149 | 0.123 |   0.440 |    0.331 | 
     | ALU_CLK__L1_I0           | A ^ -> Y ^    | CLKBUFX40M | 0.036 | 0.075 |   0.515 |    0.406 | 
     | ALU_dut/\ALU_OUT_reg[12] | CK ^ -> Q ^   | SDFFRQX2M  | 0.042 | 0.152 |   0.666 |    0.558 | 
     | ALU_dut/\ALU_OUT_reg[13] | SI ^          | SDFFRQX2M  | 0.042 | 0.000 |   0.666 |    0.558 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |               |            |       |       |  Time   |   Time   | 
     |--------------------------+---------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^    |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.121 | 
     | scan_clk__L2_I1          | A v -> Y v    | BUFX3M     | 0.029 | 0.056 |   0.069 |    0.177 | 
     | scan_clk__L3_I0          | A v -> Y ^    | INVX2M     | 0.031 | 0.027 |   0.096 |    0.205 | 
     | U0_mux2X1/U1             | B1 ^ -> Y ^   | AO2B2X4M   | 0.094 | 0.100 |   0.196 |    0.305 | 
     | REF_CLK_M__L1_I0         | A ^ -> Y v    | CLKINVX3M  | 0.109 | 0.093 |   0.290 |    0.398 | 
     | REF_CLK_M__L2_I0         | A v -> Y ^    | CLKINVX12M | 0.027 | 0.029 |   0.319 |    0.427 | 
     | CLK_GATE_dut/ICG_DUT     | CK ^ -> ECK ^ | TLATNCAX3M | 0.149 | 0.123 |   0.441 |    0.550 | 
     | ALU_CLK__L1_I0           | A ^ -> Y ^    | CLKBUFX40M | 0.036 | 0.075 |   0.516 |    0.625 | 
     | ALU_dut/\ALU_OUT_reg[13] | CK ^          | SDFFRQX2M  | 0.036 | 0.002 |   0.517 |    0.626 | 
     +--------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][4] /
CK 
Endpoint:   ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][4] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][3] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.545
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.585
  Arrival Time                  0.694
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.097 | 
     | scan_clk__L2_I2                             | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |   -0.017 | 
     | scan_clk__L3_I1                             | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.086 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.169 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.224 | 
     | U4_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X2M   | 0.135 | 0.128 |   0.461 |    0.352 | 
     | TX_CLK_M__L1_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.080 |   0.540 |    0.431 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][3] | CK ^ -> Q ^ | SDFFRQX2M  | 0.041 | 0.153 |   0.694 |    0.585 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][4] | SI ^        | SDFFRQX2M  | 0.041 | 0.000 |   0.694 |    0.585 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.121 | 
     | scan_clk__L2_I2                             | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |    0.201 | 
     | scan_clk__L3_I1                             | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.304 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.387 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.442 | 
     | U4_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X2M   | 0.135 | 0.129 |   0.462 |    0.571 | 
     | TX_CLK_M__L1_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.080 |   0.542 |    0.651 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][4] | CK ^        | SDFFRQX2M  | 0.043 | 0.003 |   0.545 |    0.654 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin ALU_dut/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[3] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: ALU_dut/\ALU_OUT_reg[2] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.518
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.556
  Arrival Time                  0.665
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |               |            |       |       |  Time   |   Time   | 
     |-------------------------+---------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^    |            | 0.000 |       |   0.000 |   -0.110 | 
     | scan_clk__L1_I0         | A ^ -> Y v    | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.097 | 
     | scan_clk__L2_I1         | A v -> Y v    | BUFX3M     | 0.029 | 0.056 |   0.068 |   -0.041 | 
     | scan_clk__L3_I0         | A v -> Y ^    | INVX2M     | 0.031 | 0.027 |   0.096 |   -0.014 | 
     | U0_mux2X1/U1            | B1 ^ -> Y ^   | AO2B2X4M   | 0.094 | 0.099 |   0.195 |    0.085 | 
     | REF_CLK_M__L1_I0        | A ^ -> Y v    | CLKINVX3M  | 0.109 | 0.093 |   0.289 |    0.179 | 
     | REF_CLK_M__L2_I0        | A v -> Y ^    | CLKINVX12M | 0.027 | 0.029 |   0.317 |    0.208 | 
     | CLK_GATE_dut/ICG_DUT    | CK ^ -> ECK ^ | TLATNCAX3M | 0.149 | 0.123 |   0.440 |    0.330 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX40M | 0.036 | 0.075 |   0.515 |    0.405 | 
     | ALU_dut/\ALU_OUT_reg[2] | CK ^ -> Q ^   | SDFFRHQX1M | 0.084 | 0.150 |   0.665 |    0.556 | 
     | ALU_dut/\ALU_OUT_reg[3] | SI ^          | SDFFRQX2M  | 0.084 | 0.000 |   0.665 |    0.556 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |               |            |       |       |  Time   |   Time   | 
     |-------------------------+---------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^    |            | 0.000 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0         | A ^ -> Y v    | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.122 | 
     | scan_clk__L2_I1         | A v -> Y v    | BUFX3M     | 0.029 | 0.056 |   0.069 |    0.178 | 
     | scan_clk__L3_I0         | A v -> Y ^    | INVX2M     | 0.031 | 0.027 |   0.096 |    0.206 | 
     | U0_mux2X1/U1            | B1 ^ -> Y ^   | AO2B2X4M   | 0.094 | 0.100 |   0.196 |    0.306 | 
     | REF_CLK_M__L1_I0        | A ^ -> Y v    | CLKINVX3M  | 0.109 | 0.093 |   0.290 |    0.399 | 
     | REF_CLK_M__L2_I0        | A v -> Y ^    | CLKINVX12M | 0.027 | 0.029 |   0.319 |    0.428 | 
     | CLK_GATE_dut/ICG_DUT    | CK ^ -> ECK ^ | TLATNCAX3M | 0.149 | 0.123 |   0.441 |    0.551 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX40M | 0.036 | 0.075 |   0.516 |    0.626 | 
     | ALU_dut/\ALU_OUT_reg[3] | CK ^          | SDFFRQX2M  | 0.036 | 0.002 |   0.518 |    0.627 | 
     +-------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][3] /
CK 
Endpoint:   ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][3] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][2] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.545
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.585
  Arrival Time                  0.695
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.110 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.098 | 
     | scan_clk__L2_I2                             | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |   -0.018 | 
     | scan_clk__L3_I1                             | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.085 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.168 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.223 | 
     | U4_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X2M   | 0.135 | 0.128 |   0.461 |    0.351 | 
     | TX_CLK_M__L1_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.080 |   0.540 |    0.430 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.044 | 0.154 |   0.695 |    0.585 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][3] | SI ^        | SDFFRQX2M  | 0.044 | 0.000 |   0.695 |    0.585 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.122 | 
     | scan_clk__L2_I2                             | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |    0.202 | 
     | scan_clk__L3_I1                             | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.305 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.388 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.443 | 
     | U4_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X2M   | 0.135 | 0.129 |   0.462 |    0.572 | 
     | TX_CLK_M__L1_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.080 |   0.542 |    0.651 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][3] | CK ^        | SDFFRQX2M  | 0.043 | 0.003 |   0.545 |    0.655 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][3] /
CK 
Endpoint:   ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][3] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][3] /Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.518
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.566
  Arrival Time                  0.677
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.111 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.099 | 
     | scan_clk__L2_I1                             | A v -> Y v  | BUFX3M     | 0.029 | 0.056 |   0.068 |   -0.042 | 
     | scan_clk__L3_I0                             | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.096 |   -0.015 | 
     | U0_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X4M   | 0.094 | 0.099 |   0.195 |    0.084 | 
     | REF_CLK_M__L1_I0                            | A ^ -> Y v  | CLKINVX3M  | 0.109 | 0.093 |   0.289 |    0.178 | 
     | REF_CLK_M__L2_I1                            | A v -> Y v  | CLKBUFX40M | 0.028 | 0.076 |   0.365 |    0.254 | 
     | REF_CLK_M__L3_I0                            | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.390 |    0.279 | 
     | REF_CLK_M__L4_I0                            | A ^ -> Y v  | CLKINVX32M | 0.055 | 0.038 |   0.428 |    0.317 | 
     | REF_CLK_M__L5_I0                            | A v -> Y ^  | CLKINVX12M | 0.115 | 0.083 |   0.512 |    0.401 | 
     | ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][3] | CK ^ -> Q ^ | SDFFRQX2M  | 0.042 | 0.165 |   0.676 |    0.566 | 
     | ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][3] | D ^         | SDFFRQX2M  | 0.042 | 0.000 |   0.677 |    0.566 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |    0.111 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.123 | 
     | scan_clk__L2_I1                             | A v -> Y v  | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.179 | 
     | scan_clk__L3_I0                             | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.096 |    0.207 | 
     | U0_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X4M   | 0.094 | 0.100 |   0.196 |    0.307 | 
     | REF_CLK_M__L1_I0                            | A ^ -> Y v  | CLKINVX3M  | 0.109 | 0.093 |   0.290 |    0.400 | 
     | REF_CLK_M__L2_I1                            | A v -> Y v  | CLKBUFX40M | 0.028 | 0.076 |   0.366 |    0.477 | 
     | REF_CLK_M__L3_I0                            | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.391 |    0.502 | 
     | REF_CLK_M__L4_I0                            | A ^ -> Y v  | CLKINVX32M | 0.055 | 0.038 |   0.429 |    0.540 | 
     | REF_CLK_M__L5_I0                            | A v -> Y ^  | CLKINVX12M | 0.115 | 0.083 |   0.513 |    0.623 | 
     | ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][3] | CK ^        | SDFFRQX2M  | 0.115 | 0.006 |   0.518 |    0.629 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin UART_RX_dut/dut_sample/out_next_3_reg/CK 
Endpoint:   UART_RX_dut/dut_sample/out_next_3_reg/SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: UART_RX_dut/dut_sample/out_next_2_reg/Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.525
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.565
  Arrival Time                  0.676
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.111 | 
     | scan_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.099 | 
     | scan_clk__L2_I2                       | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |   -0.019 | 
     | scan_clk__L3_I1                       | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.084 | 
     | scan_clk__L4_I0                       | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.167 | 
     | scan_clk__L5_I0                       | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.222 | 
     | U3_mux2X1/U1                          | B1 ^ -> Y ^ | AO2B2X2M   | 0.105 | 0.112 |   0.444 |    0.333 | 
     | RX_CLK_M__L1_I0                       | A ^ -> Y ^  | CLKBUFX40M | 0.049 | 0.075 |   0.519 |    0.408 | 
     | UART_RX_dut/dut_sample/out_next_2_reg | CK ^ -> Q ^ | SDFFRQX2M  | 0.042 | 0.156 |   0.676 |    0.565 | 
     | UART_RX_dut/dut_sample/out_next_3_reg | SI ^        | SDFFRQX2M  | 0.042 | 0.000 |   0.676 |    0.565 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^  |            | 0.000 |       |   0.000 |    0.111 | 
     | scan_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.123 | 
     | scan_clk__L2_I2                       | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |    0.203 | 
     | scan_clk__L3_I1                       | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.306 | 
     | scan_clk__L4_I0                       | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.389 | 
     | scan_clk__L5_I0                       | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.444 | 
     | U3_mux2X1/U1                          | B1 ^ -> Y ^ | AO2B2X2M   | 0.105 | 0.113 |   0.445 |    0.556 | 
     | RX_CLK_M__L1_I0                       | A ^ -> Y ^  | CLKBUFX40M | 0.049 | 0.075 |   0.520 |    0.631 | 
     | UART_RX_dut/dut_sample/out_next_3_reg | CK ^        | SDFFRQX2M  | 0.049 | 0.004 |   0.525 |    0.636 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin Rst_Sync_D1_dut/\FF_Stage_reg[1] /CK 
Endpoint:   Rst_Sync_D1_dut/\FF_Stage_reg[1] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[0] /Q (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.530
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.574
  Arrival Time                  0.685
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.111 | 
     | scan_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.099 | 
     | scan_clk__L2_I1                  | A v -> Y v  | BUFX3M     | 0.029 | 0.056 |   0.068 |   -0.043 | 
     | scan_clk__L3_I0                  | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.096 |   -0.016 | 
     | U0_mux2X1/U1                     | B1 ^ -> Y ^ | AO2B2X4M   | 0.094 | 0.099 |   0.195 |    0.084 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | CLKINVX3M  | 0.109 | 0.093 |   0.289 |    0.177 | 
     | REF_CLK_M__L2_I1                 | A v -> Y v  | CLKBUFX40M | 0.028 | 0.076 |   0.365 |    0.253 | 
     | REF_CLK_M__L3_I0                 | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.390 |    0.278 | 
     | REF_CLK_M__L4_I0                 | A ^ -> Y v  | CLKINVX32M | 0.055 | 0.038 |   0.428 |    0.317 | 
     | REF_CLK_M__L5_I5                 | A v -> Y ^  | CLKINVX12M | 0.125 | 0.096 |   0.524 |    0.412 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.161 |   0.685 |    0.574 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1] | D ^         | SDFFRQX1M  | 0.036 | 0.000 |   0.685 |    0.574 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^  |            | 0.000 |       |   0.000 |    0.111 | 
     | scan_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.124 | 
     | scan_clk__L2_I1                  | A v -> Y v  | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.180 | 
     | scan_clk__L3_I0                  | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.096 |    0.207 | 
     | U0_mux2X1/U1                     | B1 ^ -> Y ^ | AO2B2X4M   | 0.094 | 0.100 |   0.196 |    0.308 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | CLKINVX3M  | 0.109 | 0.093 |   0.290 |    0.401 | 
     | REF_CLK_M__L2_I1                 | A v -> Y v  | CLKBUFX40M | 0.028 | 0.076 |   0.366 |    0.477 | 
     | REF_CLK_M__L3_I0                 | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.391 |    0.502 | 
     | REF_CLK_M__L4_I0                 | A ^ -> Y v  | CLKINVX32M | 0.055 | 0.038 |   0.429 |    0.541 | 
     | REF_CLK_M__L5_I5                 | A v -> Y ^  | CLKINVX12M | 0.125 | 0.096 |   0.525 |    0.636 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1] | CK ^        | SDFFRQX1M  | 0.125 | 0.005 |   0.530 |    0.641 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin ALU_dut/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[9] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: ALU_dut/\ALU_OUT_reg[8] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.517
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.557
  Arrival Time                  0.669
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |               |            |       |       |  Time   |   Time   | 
     |-------------------------+---------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^    |            | 0.000 |       |   0.000 |   -0.112 | 
     | scan_clk__L1_I0         | A ^ -> Y v    | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.100 | 
     | scan_clk__L2_I1         | A v -> Y v    | BUFX3M     | 0.029 | 0.056 |   0.068 |   -0.044 | 
     | scan_clk__L3_I0         | A v -> Y ^    | INVX2M     | 0.031 | 0.027 |   0.096 |   -0.016 | 
     | U0_mux2X1/U1            | B1 ^ -> Y ^   | AO2B2X4M   | 0.094 | 0.099 |   0.195 |    0.083 | 
     | REF_CLK_M__L1_I0        | A ^ -> Y v    | CLKINVX3M  | 0.109 | 0.093 |   0.289 |    0.176 | 
     | REF_CLK_M__L2_I0        | A v -> Y ^    | CLKINVX12M | 0.027 | 0.029 |   0.317 |    0.205 | 
     | CLK_GATE_dut/ICG_DUT    | CK ^ -> ECK ^ | TLATNCAX3M | 0.149 | 0.123 |   0.440 |    0.328 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX40M | 0.036 | 0.075 |   0.515 |    0.403 | 
     | ALU_dut/\ALU_OUT_reg[8] | CK ^ -> Q ^   | SDFFRQX2M  | 0.047 | 0.154 |   0.669 |    0.557 | 
     | ALU_dut/\ALU_OUT_reg[9] | SI ^          | SDFFRQX2M  | 0.047 | 0.000 |   0.669 |    0.557 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |               |            |       |       |  Time   |   Time   | 
     |-------------------------+---------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^    |            | 0.000 |       |   0.000 |    0.112 | 
     | scan_clk__L1_I0         | A ^ -> Y v    | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.124 | 
     | scan_clk__L2_I1         | A v -> Y v    | BUFX3M     | 0.029 | 0.056 |   0.069 |    0.181 | 
     | scan_clk__L3_I0         | A v -> Y ^    | INVX2M     | 0.031 | 0.027 |   0.096 |    0.208 | 
     | U0_mux2X1/U1            | B1 ^ -> Y ^   | AO2B2X4M   | 0.094 | 0.100 |   0.196 |    0.308 | 
     | REF_CLK_M__L1_I0        | A ^ -> Y v    | CLKINVX3M  | 0.109 | 0.093 |   0.290 |    0.402 | 
     | REF_CLK_M__L2_I0        | A v -> Y ^    | CLKINVX12M | 0.027 | 0.029 |   0.319 |    0.431 | 
     | CLK_GATE_dut/ICG_DUT    | CK ^ -> ECK ^ | TLATNCAX3M | 0.149 | 0.123 |   0.441 |    0.553 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX40M | 0.036 | 0.075 |   0.516 |    0.628 | 
     | ALU_dut/\ALU_OUT_reg[9] | CK ^          | SDFFRQX2M  | 0.036 | 0.001 |   0.517 |    0.629 | 
     +-------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin UART_RX_dut/dut_sample/out_next_2_reg/CK 
Endpoint:   UART_RX_dut/dut_sample/out_next_2_reg/SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: UART_RX_dut/dut_sample/out_next_1_reg/Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.525
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.565
  Arrival Time                  0.677
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.112 | 
     | scan_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.100 | 
     | scan_clk__L2_I2                       | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |   -0.021 | 
     | scan_clk__L3_I1                       | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.082 | 
     | scan_clk__L4_I0                       | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.165 | 
     | scan_clk__L5_I0                       | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.220 | 
     | U3_mux2X1/U1                          | B1 ^ -> Y ^ | AO2B2X2M   | 0.105 | 0.112 |   0.444 |    0.332 | 
     | RX_CLK_M__L1_I0                       | A ^ -> Y ^  | CLKBUFX40M | 0.049 | 0.075 |   0.519 |    0.407 | 
     | UART_RX_dut/dut_sample/out_next_1_reg | CK ^ -> Q ^ | SDFFRQX2M  | 0.045 | 0.158 |   0.677 |    0.565 | 
     | UART_RX_dut/dut_sample/out_next_2_reg | SI ^        | SDFFRQX2M  | 0.045 | 0.000 |   0.677 |    0.565 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^  |            | 0.000 |       |   0.000 |    0.112 | 
     | scan_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.125 | 
     | scan_clk__L2_I2                       | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |    0.204 | 
     | scan_clk__L3_I1                       | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.307 | 
     | scan_clk__L4_I0                       | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.390 | 
     | scan_clk__L5_I0                       | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.445 | 
     | U3_mux2X1/U1                          | B1 ^ -> Y ^ | AO2B2X2M   | 0.105 | 0.113 |   0.445 |    0.557 | 
     | RX_CLK_M__L1_I0                       | A ^ -> Y ^  | CLKBUFX40M | 0.049 | 0.075 |   0.520 |    0.633 | 
     | UART_RX_dut/dut_sample/out_next_2_reg | CK ^        | SDFFRQX2M  | 0.049 | 0.004 |   0.525 |    0.637 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin ALU_dut/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[12] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: ALU_dut/\ALU_OUT_reg[11] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.518
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.557
  Arrival Time                  0.670
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |               |            |       |       |  Time   |   Time   | 
     |--------------------------+---------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^    |            | 0.000 |       |   0.000 |   -0.112 | 
     | scan_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.100 | 
     | scan_clk__L2_I1          | A v -> Y v    | BUFX3M     | 0.029 | 0.056 |   0.068 |   -0.044 | 
     | scan_clk__L3_I0          | A v -> Y ^    | INVX2M     | 0.031 | 0.027 |   0.096 |   -0.016 | 
     | U0_mux2X1/U1             | B1 ^ -> Y ^   | AO2B2X4M   | 0.094 | 0.099 |   0.195 |    0.083 | 
     | REF_CLK_M__L1_I0         | A ^ -> Y v    | CLKINVX3M  | 0.109 | 0.093 |   0.289 |    0.176 | 
     | REF_CLK_M__L2_I0         | A v -> Y ^    | CLKINVX12M | 0.027 | 0.029 |   0.317 |    0.205 | 
     | CLK_GATE_dut/ICG_DUT     | CK ^ -> ECK ^ | TLATNCAX3M | 0.149 | 0.123 |   0.440 |    0.328 | 
     | ALU_CLK__L1_I0           | A ^ -> Y ^    | CLKBUFX40M | 0.036 | 0.075 |   0.515 |    0.403 | 
     | ALU_dut/\ALU_OUT_reg[11] | CK ^ -> Q ^   | SDFFRQX2M  | 0.047 | 0.155 |   0.670 |    0.557 | 
     | ALU_dut/\ALU_OUT_reg[12] | SI ^          | SDFFRQX2M  | 0.047 | 0.000 |   0.670 |    0.557 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |               |            |       |       |  Time   |   Time   | 
     |--------------------------+---------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^    |            | 0.000 |       |   0.000 |    0.112 | 
     | scan_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.125 | 
     | scan_clk__L2_I1          | A v -> Y v    | BUFX3M     | 0.029 | 0.056 |   0.069 |    0.181 | 
     | scan_clk__L3_I0          | A v -> Y ^    | INVX2M     | 0.031 | 0.027 |   0.096 |    0.208 | 
     | U0_mux2X1/U1             | B1 ^ -> Y ^   | AO2B2X4M   | 0.094 | 0.100 |   0.196 |    0.308 | 
     | REF_CLK_M__L1_I0         | A ^ -> Y v    | CLKINVX3M  | 0.109 | 0.093 |   0.290 |    0.402 | 
     | REF_CLK_M__L2_I0         | A v -> Y ^    | CLKINVX12M | 0.027 | 0.029 |   0.319 |    0.431 | 
     | CLK_GATE_dut/ICG_DUT     | CK ^ -> ECK ^ | TLATNCAX3M | 0.149 | 0.123 |   0.441 |    0.553 | 
     | ALU_CLK__L1_I0           | A ^ -> Y ^    | CLKBUFX40M | 0.036 | 0.075 |   0.516 |    0.628 | 
     | ALU_dut/\ALU_OUT_reg[12] | CK ^          | SDFFRQX2M  | 0.036 | 0.002 |   0.518 |    0.630 | 
     +--------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][1] /
CK 
Endpoint:   ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][1] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][1] /Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.518
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.565
  Arrival Time                  0.677
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.112 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.100 | 
     | scan_clk__L2_I1                             | A v -> Y v  | BUFX3M     | 0.029 | 0.056 |   0.068 |   -0.044 | 
     | scan_clk__L3_I0                             | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.096 |   -0.016 | 
     | U0_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X4M   | 0.094 | 0.099 |   0.195 |    0.083 | 
     | REF_CLK_M__L1_I0                            | A ^ -> Y v  | CLKINVX3M  | 0.109 | 0.093 |   0.289 |    0.176 | 
     | REF_CLK_M__L2_I1                            | A v -> Y v  | CLKBUFX40M | 0.028 | 0.076 |   0.365 |    0.252 | 
     | REF_CLK_M__L3_I0                            | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.390 |    0.277 | 
     | REF_CLK_M__L4_I0                            | A ^ -> Y v  | CLKINVX32M | 0.055 | 0.038 |   0.428 |    0.316 | 
     | REF_CLK_M__L5_I0                            | A v -> Y ^  | CLKINVX12M | 0.115 | 0.083 |   0.512 |    0.399 | 
     | ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.044 | 0.166 |   0.677 |    0.565 | 
     | ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][1] | D ^         | SDFFRQX2M  | 0.044 | 0.000 |   0.677 |    0.565 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |    0.112 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.125 | 
     | scan_clk__L2_I1                             | A v -> Y v  | BUFX3M     | 0.029 | 0.056 |   0.068 |    0.181 | 
     | scan_clk__L3_I0                             | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.096 |    0.208 | 
     | U0_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X4M   | 0.094 | 0.100 |   0.196 |    0.309 | 
     | REF_CLK_M__L1_I0                            | A ^ -> Y v  | CLKINVX3M  | 0.109 | 0.093 |   0.290 |    0.402 | 
     | REF_CLK_M__L2_I1                            | A v -> Y v  | CLKBUFX40M | 0.028 | 0.076 |   0.366 |    0.478 | 
     | REF_CLK_M__L3_I0                            | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.391 |    0.503 | 
     | REF_CLK_M__L4_I0                            | A ^ -> Y v  | CLKINVX32M | 0.055 | 0.038 |   0.429 |    0.542 | 
     | REF_CLK_M__L5_I0                            | A v -> Y ^  | CLKINVX12M | 0.115 | 0.083 |   0.513 |    0.625 | 
     | ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][1] | CK ^        | SDFFRQX2M  | 0.115 | 0.005 |   0.518 |    0.630 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][2] /
CK 
Endpoint:   ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][2] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][1] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.544
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.584
  Arrival Time                  0.696
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.113 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.100 | 
     | scan_clk__L2_I2                             | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |   -0.021 | 
     | scan_clk__L3_I1                             | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.082 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.165 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.220 | 
     | U4_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X2M   | 0.135 | 0.128 |   0.461 |    0.348 | 
     | TX_CLK_M__L1_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.080 |   0.540 |    0.428 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.045 | 0.156 |   0.696 |    0.584 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][2] | SI ^        | SDFFRQX2M  | 0.045 | 0.000 |   0.696 |    0.584 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |    0.112 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.125 | 
     | scan_clk__L2_I2                             | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |    0.204 | 
     | scan_clk__L3_I1                             | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.307 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.390 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.445 | 
     | U4_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X2M   | 0.135 | 0.129 |   0.462 |    0.574 | 
     | TX_CLK_M__L1_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.080 |   0.542 |    0.654 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][2] | CK ^        | SDFFRQX2M  | 0.043 | 0.002 |   0.544 |    0.656 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][0] /
CK 
Endpoint:   ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][0] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][0] /Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.518
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.565
  Arrival Time                  0.677
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.113 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.100 | 
     | scan_clk__L2_I1                             | A v -> Y v  | BUFX3M     | 0.029 | 0.056 |   0.068 |   -0.044 | 
     | scan_clk__L3_I0                             | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.096 |   -0.017 | 
     | U0_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X4M   | 0.094 | 0.099 |   0.195 |    0.082 | 
     | REF_CLK_M__L1_I0                            | A ^ -> Y v  | CLKINVX3M  | 0.109 | 0.093 |   0.289 |    0.176 | 
     | REF_CLK_M__L2_I1                            | A v -> Y v  | CLKBUFX40M | 0.028 | 0.076 |   0.365 |    0.252 | 
     | REF_CLK_M__L3_I0                            | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.390 |    0.277 | 
     | REF_CLK_M__L4_I0                            | A ^ -> Y v  | CLKINVX32M | 0.055 | 0.038 |   0.428 |    0.316 | 
     | REF_CLK_M__L5_I0                            | A v -> Y ^  | CLKINVX12M | 0.115 | 0.083 |   0.512 |    0.399 | 
     | ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.044 | 0.166 |   0.677 |    0.565 | 
     | ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][0] | D ^         | SDFFRQX2M  | 0.044 | 0.000 |   0.677 |    0.565 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.125 | 
     | scan_clk__L2_I1                             | A v -> Y v  | BUFX3M     | 0.029 | 0.056 |   0.069 |    0.181 | 
     | scan_clk__L3_I0                             | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.096 |    0.209 | 
     | U0_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X4M   | 0.094 | 0.100 |   0.196 |    0.309 | 
     | REF_CLK_M__L1_I0                            | A ^ -> Y v  | CLKINVX3M  | 0.109 | 0.093 |   0.290 |    0.402 | 
     | REF_CLK_M__L2_I1                            | A v -> Y v  | CLKBUFX40M | 0.028 | 0.076 |   0.366 |    0.479 | 
     | REF_CLK_M__L3_I0                            | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.391 |    0.504 | 
     | REF_CLK_M__L4_I0                            | A ^ -> Y v  | CLKINVX32M | 0.055 | 0.038 |   0.429 |    0.542 | 
     | REF_CLK_M__L5_I0                            | A v -> Y ^  | CLKINVX12M | 0.115 | 0.083 |   0.513 |    0.625 | 
     | ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][0] | CK ^        | SDFFRQX2M  | 0.115 | 0.005 |   0.518 |    0.630 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin Data_Sync_dut/\FF_Stage_reg[1] /CK 
Endpoint:   Data_Sync_dut/\FF_Stage_reg[1] /SI (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: Data_Sync_dut/\FF_Stage_reg[0] /Q  (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.519
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.559
  Arrival Time                  0.672
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.113 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.101 | 
     | scan_clk__L2_I1                | A v -> Y v  | BUFX3M     | 0.029 | 0.056 |   0.068 |   -0.044 | 
     | scan_clk__L3_I0                | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.096 |   -0.017 | 
     | U0_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M   | 0.094 | 0.099 |   0.195 |    0.082 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX3M  | 0.109 | 0.093 |   0.289 |    0.176 | 
     | REF_CLK_M__L2_I1               | A v -> Y v  | CLKBUFX40M | 0.028 | 0.076 |   0.365 |    0.252 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.390 |    0.277 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX32M | 0.055 | 0.038 |   0.428 |    0.315 | 
     | REF_CLK_M__L5_I0               | A v -> Y ^  | CLKINVX12M | 0.115 | 0.083 |   0.512 |    0.399 | 
     | Data_Sync_dut/\FF_Stage_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.161 |   0.672 |    0.559 | 
     | Data_Sync_dut/\FF_Stage_reg[1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.672 |    0.559 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.125 | 
     | scan_clk__L2_I1                | A v -> Y v  | BUFX3M     | 0.029 | 0.056 |   0.069 |    0.181 | 
     | scan_clk__L3_I0                | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.096 |    0.209 | 
     | U0_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M   | 0.094 | 0.100 |   0.196 |    0.309 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX3M  | 0.109 | 0.093 |   0.290 |    0.403 | 
     | REF_CLK_M__L2_I1               | A v -> Y v  | CLKBUFX40M | 0.028 | 0.076 |   0.366 |    0.479 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.391 |    0.504 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX32M | 0.055 | 0.038 |   0.429 |    0.542 | 
     | REF_CLK_M__L5_I0               | A v -> Y ^  | CLKINVX12M | 0.115 | 0.083 |   0.513 |    0.626 | 
     | Data_Sync_dut/\FF_Stage_reg[1] | CK ^        | SDFFRQX2M  | 0.115 | 0.006 |   0.519 |    0.632 | 
     +------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][1] /
CK 
Endpoint:   ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.545
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.584
  Arrival Time                  0.697
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.113 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.101 | 
     | scan_clk__L2_I2                             | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |   -0.021 | 
     | scan_clk__L3_I1                             | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.082 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.165 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.220 | 
     | U4_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X2M   | 0.135 | 0.128 |   0.461 |    0.348 | 
     | TX_CLK_M__L1_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.080 |   0.540 |    0.427 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.047 | 0.157 |   0.697 |    0.584 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][1] | SI ^        | SDFFRQX2M  | 0.047 | 0.000 |   0.697 |    0.584 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.125 | 
     | scan_clk__L2_I2                             | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |    0.205 | 
     | scan_clk__L3_I1                             | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.308 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.391 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.446 | 
     | U4_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X2M   | 0.135 | 0.129 |   0.462 |    0.575 | 
     | TX_CLK_M__L1_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.080 |   0.542 |    0.655 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][1] | CK ^        | SDFFRQX2M  | 0.043 | 0.003 |   0.545 |    0.658 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin Rst_Sync_D2_dut/\FF_Stage_reg[0] /CK 
Endpoint:   Rst_Sync_D2_dut/\FF_Stage_reg[0] /SI (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q  (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.551
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.590
  Arrival Time                  0.703
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.113 | 
     | scan_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.101 | 
     | scan_clk__L2_I1                  | A v -> Y v  | BUFX3M     | 0.029 | 0.056 |   0.068 |   -0.045 | 
     | scan_clk__L3_I0                  | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.096 |   -0.017 | 
     | U0_mux2X1/U1                     | B1 ^ -> Y ^ | AO2B2X4M   | 0.094 | 0.099 |   0.195 |    0.082 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | CLKINVX3M  | 0.109 | 0.093 |   0.289 |    0.175 | 
     | REF_CLK_M__L2_I1                 | A v -> Y v  | CLKBUFX40M | 0.028 | 0.076 |   0.365 |    0.252 | 
     | REF_CLK_M__L3_I0                 | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.390 |    0.277 | 
     | REF_CLK_M__L4_I0                 | A ^ -> Y v  | CLKINVX32M | 0.055 | 0.038 |   0.428 |    0.315 | 
     | REF_CLK_M__L5_I5                 | A v -> Y ^  | CLKINVX12M | 0.125 | 0.096 |   0.524 |    0.411 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1] | CK ^ -> Q ^ | SDFFRQX1M  | 0.058 | 0.179 |   0.703 |    0.590 | 
     | Rst_Sync_D2_dut/\FF_Stage_reg[0] | SI ^        | SDFFRQX2M  | 0.058 | 0.000 |   0.703 |    0.590 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^  |            | 0.000 |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.125 | 
     | scan_clk__L2_I0                  | A v -> Y ^  | INVX2M     | 0.028 | 0.021 |   0.033 |    0.146 | 
     | U1_mux2X1/U1                     | B1 ^ -> Y ^ | AO2B2X2M   | 0.162 | 0.141 |   0.174 |    0.288 | 
     | UART_CLK_M__L1_I0                | A ^ -> Y v  | CLKINVX24M | 0.054 | 0.043 |   0.217 |    0.330 | 
     | UART_CLK_M__L2_I2                | A v -> Y v  | CLKBUFX40M | 0.020 | 0.058 |   0.276 |    0.389 | 
     | UART_CLK_M__L3_I0                | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.323 |    0.436 | 
     | UART_CLK_M__L4_I0                | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.371 |    0.484 | 
     | UART_CLK_M__L5_I0                | A v -> Y v  | CLKBUFX40M | 0.026 | 0.054 |   0.424 |    0.537 | 
     | UART_CLK_M__L6_I0                | A v -> Y ^  | CLKINVX40M | 0.020 | 0.024 |   0.448 |    0.561 | 
     | UART_CLK_M__L7_I0                | A ^ -> Y v  | CLKINVX32M | 0.025 | 0.025 |   0.472 |    0.585 | 
     | UART_CLK_M__L8_I3                | A v -> Y ^  | INVX6M     | 0.118 | 0.077 |   0.549 |    0.662 | 
     | Rst_Sync_D2_dut/\FF_Stage_reg[0] | CK ^        | SDFFRQX2M  | 0.118 | 0.002 |   0.551 |    0.664 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin ALU_dut/OUT_VALID_reg/CK 
Endpoint:   ALU_dut/OUT_VALID_reg/SI    (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: ALU_dut/\ALU_OUT_reg[15] /Q (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.518
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.557
  Arrival Time                  0.671
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |               |            |       |       |  Time   |   Time   | 
     |--------------------------+---------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^    |            | 0.000 |       |   0.000 |   -0.113 | 
     | scan_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.101 | 
     | scan_clk__L2_I1          | A v -> Y v    | BUFX3M     | 0.029 | 0.056 |   0.068 |   -0.045 | 
     | scan_clk__L3_I0          | A v -> Y ^    | INVX2M     | 0.031 | 0.027 |   0.096 |   -0.017 | 
     | U0_mux2X1/U1             | B1 ^ -> Y ^   | AO2B2X4M   | 0.094 | 0.099 |   0.195 |    0.082 | 
     | REF_CLK_M__L1_I0         | A ^ -> Y v    | CLKINVX3M  | 0.109 | 0.093 |   0.289 |    0.175 | 
     | REF_CLK_M__L2_I0         | A v -> Y ^    | CLKINVX12M | 0.027 | 0.029 |   0.317 |    0.204 | 
     | CLK_GATE_dut/ICG_DUT     | CK ^ -> ECK ^ | TLATNCAX3M | 0.149 | 0.123 |   0.440 |    0.327 | 
     | ALU_CLK__L1_I0           | A ^ -> Y ^    | CLKBUFX40M | 0.036 | 0.075 |   0.515 |    0.402 | 
     | ALU_dut/\ALU_OUT_reg[15] | CK ^ -> Q ^   | SDFFRQX2M  | 0.049 | 0.156 |   0.670 |    0.557 | 
     | ALU_dut/OUT_VALID_reg    | SI ^          | SDFFRQX2M  | 0.049 | 0.000 |   0.671 |    0.557 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |               |            |       |       |  Time   |   Time   | 
     |-----------------------+---------------+------------+-------+-------+---------+----------| 
     |                       | scan_clk ^    |            | 0.000 |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0       | A ^ -> Y v    | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.126 | 
     | scan_clk__L2_I1       | A v -> Y v    | BUFX3M     | 0.029 | 0.056 |   0.069 |    0.182 | 
     | scan_clk__L3_I0       | A v -> Y ^    | INVX2M     | 0.031 | 0.027 |   0.096 |    0.209 | 
     | U0_mux2X1/U1          | B1 ^ -> Y ^   | AO2B2X4M   | 0.094 | 0.100 |   0.196 |    0.309 | 
     | REF_CLK_M__L1_I0      | A ^ -> Y v    | CLKINVX3M  | 0.109 | 0.093 |   0.290 |    0.403 | 
     | REF_CLK_M__L2_I0      | A v -> Y ^    | CLKINVX12M | 0.027 | 0.029 |   0.319 |    0.432 | 
     | CLK_GATE_dut/ICG_DUT  | CK ^ -> ECK ^ | TLATNCAX3M | 0.149 | 0.123 |   0.441 |    0.554 | 
     | ALU_CLK__L1_I0        | A ^ -> Y ^    | CLKBUFX40M | 0.036 | 0.075 |   0.516 |    0.629 | 
     | ALU_dut/OUT_VALID_reg | CK ^          | SDFFRQX2M  | 0.036 | 0.002 |   0.518 |    0.631 | 
     +-----------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin ALU_dut/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[10] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: ALU_dut/\ALU_OUT_reg[9] /Q   (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.517
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.557
  Arrival Time                  0.671
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |               |            |       |       |  Time   |   Time   | 
     |--------------------------+---------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^    |            | 0.000 |       |   0.000 |   -0.113 | 
     | scan_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.101 | 
     | scan_clk__L2_I1          | A v -> Y v    | BUFX3M     | 0.029 | 0.056 |   0.068 |   -0.045 | 
     | scan_clk__L3_I0          | A v -> Y ^    | INVX2M     | 0.031 | 0.027 |   0.096 |   -0.017 | 
     | U0_mux2X1/U1             | B1 ^ -> Y ^   | AO2B2X4M   | 0.094 | 0.099 |   0.195 |    0.082 | 
     | REF_CLK_M__L1_I0         | A ^ -> Y v    | CLKINVX3M  | 0.109 | 0.093 |   0.289 |    0.175 | 
     | REF_CLK_M__L2_I0         | A v -> Y ^    | CLKINVX12M | 0.027 | 0.029 |   0.317 |    0.204 | 
     | CLK_GATE_dut/ICG_DUT     | CK ^ -> ECK ^ | TLATNCAX3M | 0.149 | 0.123 |   0.440 |    0.327 | 
     | ALU_CLK__L1_I0           | A ^ -> Y ^    | CLKBUFX40M | 0.036 | 0.075 |   0.515 |    0.401 | 
     | ALU_dut/\ALU_OUT_reg[9]  | CK ^ -> Q ^   | SDFFRQX2M  | 0.049 | 0.156 |   0.670 |    0.557 | 
     | ALU_dut/\ALU_OUT_reg[10] | SI ^          | SDFFRQX2M  | 0.049 | 0.000 |   0.671 |    0.557 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |               |            |       |       |  Time   |   Time   | 
     |--------------------------+---------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^    |            | 0.000 |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.126 | 
     | scan_clk__L2_I1          | A v -> Y v    | BUFX3M     | 0.029 | 0.056 |   0.069 |    0.182 | 
     | scan_clk__L3_I0          | A v -> Y ^    | INVX2M     | 0.031 | 0.027 |   0.096 |    0.209 | 
     | U0_mux2X1/U1             | B1 ^ -> Y ^   | AO2B2X4M   | 0.094 | 0.100 |   0.196 |    0.310 | 
     | REF_CLK_M__L1_I0         | A ^ -> Y v    | CLKINVX3M  | 0.109 | 0.093 |   0.290 |    0.403 | 
     | REF_CLK_M__L2_I0         | A v -> Y ^    | CLKINVX12M | 0.027 | 0.029 |   0.319 |    0.432 | 
     | CLK_GATE_dut/ICG_DUT     | CK ^ -> ECK ^ | TLATNCAX3M | 0.149 | 0.123 |   0.441 |    0.555 | 
     | ALU_CLK__L1_I0           | A ^ -> Y ^    | CLKBUFX40M | 0.036 | 0.075 |   0.516 |    0.629 | 
     | ALU_dut/\ALU_OUT_reg[10] | CK ^          | SDFFRQX2M  | 0.036 | 0.002 |   0.517 |    0.631 | 
     +--------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin Rst_Sync_D2_dut/\FF_Stage_reg[1] /CK 
Endpoint:   Rst_Sync_D2_dut/\FF_Stage_reg[1] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: Rst_Sync_D2_dut/\FF_Stage_reg[0] /Q (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.550
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.594
  Arrival Time                  0.708
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.114 | 
     | scan_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.101 | 
     | scan_clk__L2_I0                  | A v -> Y ^  | INVX2M     | 0.028 | 0.021 |   0.033 |   -0.081 | 
     | U1_mux2X1/U1                     | B1 ^ -> Y ^ | AO2B2X2M   | 0.162 | 0.140 |   0.173 |    0.060 | 
     | UART_CLK_M__L1_I0                | A ^ -> Y v  | CLKINVX24M | 0.054 | 0.043 |   0.216 |    0.102 | 
     | UART_CLK_M__L2_I2                | A v -> Y v  | CLKBUFX40M | 0.020 | 0.058 |   0.274 |    0.161 | 
     | UART_CLK_M__L3_I0                | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.322 |    0.208 | 
     | UART_CLK_M__L4_I0                | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.369 |    0.256 | 
     | UART_CLK_M__L5_I0                | A v -> Y v  | CLKBUFX40M | 0.026 | 0.054 |   0.423 |    0.309 | 
     | UART_CLK_M__L6_I0                | A v -> Y ^  | CLKINVX40M | 0.020 | 0.024 |   0.446 |    0.333 | 
     | UART_CLK_M__L7_I0                | A ^ -> Y v  | CLKINVX32M | 0.025 | 0.025 |   0.471 |    0.357 | 
     | UART_CLK_M__L8_I3                | A v -> Y ^  | INVX6M     | 0.118 | 0.077 |   0.548 |    0.434 | 
     | Rst_Sync_D2_dut/\FF_Stage_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.039 | 0.160 |   0.708 |    0.594 | 
     | Rst_Sync_D2_dut/\FF_Stage_reg[1] | D ^         | SDFFRQX1M  | 0.039 | 0.000 |   0.708 |    0.594 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^  |            | 0.000 |       |   0.000 |    0.114 | 
     | scan_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.126 | 
     | scan_clk__L2_I0                  | A v -> Y ^  | INVX2M     | 0.028 | 0.021 |   0.033 |    0.147 | 
     | U1_mux2X1/U1                     | B1 ^ -> Y ^ | AO2B2X2M   | 0.162 | 0.141 |   0.174 |    0.288 | 
     | UART_CLK_M__L1_I0                | A ^ -> Y v  | CLKINVX24M | 0.054 | 0.043 |   0.217 |    0.331 | 
     | UART_CLK_M__L2_I2                | A v -> Y v  | CLKBUFX40M | 0.020 | 0.058 |   0.276 |    0.389 | 
     | UART_CLK_M__L3_I0                | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.323 |    0.437 | 
     | UART_CLK_M__L4_I0                | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.371 |    0.484 | 
     | UART_CLK_M__L5_I0                | A v -> Y v  | CLKBUFX40M | 0.026 | 0.054 |   0.424 |    0.538 | 
     | UART_CLK_M__L6_I0                | A v -> Y ^  | CLKINVX40M | 0.020 | 0.024 |   0.448 |    0.561 | 
     | UART_CLK_M__L7_I0                | A ^ -> Y v  | CLKINVX32M | 0.025 | 0.025 |   0.472 |    0.586 | 
     | UART_CLK_M__L8_I3                | A v -> Y ^  | INVX6M     | 0.118 | 0.077 |   0.549 |    0.663 | 
     | Rst_Sync_D2_dut/\FF_Stage_reg[1] | CK ^        | SDFFRQX1M  | 0.118 | 0.001 |   0.550 |    0.664 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin ALU_dut/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[14] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: ALU_dut/\ALU_OUT_reg[13] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.518
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.557
  Arrival Time                  0.671
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |               |            |       |       |  Time   |   Time   | 
     |--------------------------+---------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^    |            | 0.000 |       |   0.000 |   -0.114 | 
     | scan_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.101 | 
     | scan_clk__L2_I1          | A v -> Y v    | BUFX3M     | 0.029 | 0.056 |   0.068 |   -0.045 | 
     | scan_clk__L3_I0          | A v -> Y ^    | INVX2M     | 0.031 | 0.027 |   0.096 |   -0.018 | 
     | U0_mux2X1/U1             | B1 ^ -> Y ^   | AO2B2X4M   | 0.094 | 0.099 |   0.195 |    0.081 | 
     | REF_CLK_M__L1_I0         | A ^ -> Y v    | CLKINVX3M  | 0.109 | 0.093 |   0.289 |    0.175 | 
     | REF_CLK_M__L2_I0         | A v -> Y ^    | CLKINVX12M | 0.027 | 0.029 |   0.317 |    0.204 | 
     | CLK_GATE_dut/ICG_DUT     | CK ^ -> ECK ^ | TLATNCAX3M | 0.149 | 0.123 |   0.440 |    0.326 | 
     | ALU_CLK__L1_I0           | A ^ -> Y ^    | CLKBUFX40M | 0.036 | 0.075 |   0.515 |    0.401 | 
     | ALU_dut/\ALU_OUT_reg[13] | CK ^ -> Q ^   | SDFFRQX2M  | 0.049 | 0.156 |   0.671 |    0.557 | 
     | ALU_dut/\ALU_OUT_reg[14] | SI ^          | SDFFRQX2M  | 0.049 | 0.000 |   0.671 |    0.557 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |               |            |       |       |  Time   |   Time   | 
     |--------------------------+---------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^    |            | 0.000 |       |   0.000 |    0.114 | 
     | scan_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.126 | 
     | scan_clk__L2_I1          | A v -> Y v    | BUFX3M     | 0.029 | 0.056 |   0.069 |    0.182 | 
     | scan_clk__L3_I0          | A v -> Y ^    | INVX2M     | 0.031 | 0.027 |   0.096 |    0.210 | 
     | U0_mux2X1/U1             | B1 ^ -> Y ^   | AO2B2X4M   | 0.094 | 0.100 |   0.196 |    0.310 | 
     | REF_CLK_M__L1_I0         | A ^ -> Y v    | CLKINVX3M  | 0.109 | 0.093 |   0.290 |    0.403 | 
     | REF_CLK_M__L2_I0         | A v -> Y ^    | CLKINVX12M | 0.027 | 0.029 |   0.319 |    0.432 | 
     | CLK_GATE_dut/ICG_DUT     | CK ^ -> ECK ^ | TLATNCAX3M | 0.149 | 0.123 |   0.441 |    0.555 | 
     | ALU_CLK__L1_I0           | A ^ -> Y ^    | CLKBUFX40M | 0.036 | 0.075 |   0.516 |    0.630 | 
     | ALU_dut/\ALU_OUT_reg[14] | CK ^          | SDFFRQX2M  | 0.036 | 0.002 |   0.518 |    0.631 | 
     +--------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin ALU_dut/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[11] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: ALU_dut/\ALU_OUT_reg[10] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.518
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.557
  Arrival Time                  0.671
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |               |            |       |       |  Time   |   Time   | 
     |--------------------------+---------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^    |            | 0.000 |       |   0.000 |   -0.114 | 
     | scan_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.102 | 
     | scan_clk__L2_I1          | A v -> Y v    | BUFX3M     | 0.029 | 0.056 |   0.068 |   -0.045 | 
     | scan_clk__L3_I0          | A v -> Y ^    | INVX2M     | 0.031 | 0.027 |   0.096 |   -0.018 | 
     | U0_mux2X1/U1             | B1 ^ -> Y ^   | AO2B2X4M   | 0.094 | 0.099 |   0.195 |    0.081 | 
     | REF_CLK_M__L1_I0         | A ^ -> Y v    | CLKINVX3M  | 0.109 | 0.093 |   0.289 |    0.175 | 
     | REF_CLK_M__L2_I0         | A v -> Y ^    | CLKINVX12M | 0.027 | 0.029 |   0.317 |    0.204 | 
     | CLK_GATE_dut/ICG_DUT     | CK ^ -> ECK ^ | TLATNCAX3M | 0.149 | 0.123 |   0.440 |    0.326 | 
     | ALU_CLK__L1_I0           | A ^ -> Y ^    | CLKBUFX40M | 0.036 | 0.075 |   0.515 |    0.401 | 
     | ALU_dut/\ALU_OUT_reg[10] | CK ^ -> Q ^   | SDFFRQX2M  | 0.050 | 0.156 |   0.671 |    0.557 | 
     | ALU_dut/\ALU_OUT_reg[11] | SI ^          | SDFFRQX2M  | 0.050 | 0.000 |   0.671 |    0.557 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |               |            |       |       |  Time   |   Time   | 
     |--------------------------+---------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^    |            | 0.000 |       |   0.000 |    0.114 | 
     | scan_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.126 | 
     | scan_clk__L2_I1          | A v -> Y v    | BUFX3M     | 0.029 | 0.056 |   0.069 |    0.182 | 
     | scan_clk__L3_I0          | A v -> Y ^    | INVX2M     | 0.031 | 0.027 |   0.096 |    0.210 | 
     | U0_mux2X1/U1             | B1 ^ -> Y ^   | AO2B2X4M   | 0.094 | 0.100 |   0.196 |    0.310 | 
     | REF_CLK_M__L1_I0         | A ^ -> Y v    | CLKINVX3M  | 0.109 | 0.093 |   0.290 |    0.404 | 
     | REF_CLK_M__L2_I0         | A v -> Y ^    | CLKINVX12M | 0.027 | 0.029 |   0.319 |    0.433 | 
     | CLK_GATE_dut/ICG_DUT     | CK ^ -> ECK ^ | TLATNCAX3M | 0.149 | 0.123 |   0.441 |    0.555 | 
     | ALU_CLK__L1_I0           | A ^ -> Y ^    | CLKBUFX40M | 0.036 | 0.075 |   0.516 |    0.630 | 
     | ALU_dut/\ALU_OUT_reg[11] | CK ^          | SDFFRQX2M  | 0.036 | 0.002 |   0.518 |    0.632 | 
     +--------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_
reg[2] /CK 
Endpoint:   ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[2] /SI (^) 
checked with  leading edge of 'SCAN_CLK'
Beginpoint: ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[1] /Q  (^) 
triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.545
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.584
  Arrival Time                  0.699
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.114 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.102 | 
     | scan_clk__L2_I2                                    | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |   -0.023 | 
     | scan_clk__L3_I1                                    | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.080 | 
     | scan_clk__L4_I0                                    | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.164 | 
     | scan_clk__L5_I0                                    | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.218 | 
     | U4_mux2X1/U1                                       | B1 ^ -> Y ^ | AO2B2X2M   | 0.135 | 0.128 |   0.461 |    0.347 | 
     | TX_CLK_M__L1_I0                                    | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.080 |   0.540 |    0.426 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg | CK ^ -> Q ^ | SDFFRQX2M  | 0.049 | 0.158 |   0.698 |    0.584 | 
     | [1]                                                |             |            |       |       |         |          | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg | SI ^        | SDFFRQX2M  | 0.049 | 0.000 |   0.699 |    0.584 | 
     | [2]                                                |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |    0.114 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.126 | 
     | scan_clk__L2_I2                                    | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |    0.206 | 
     | scan_clk__L3_I1                                    | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.309 | 
     | scan_clk__L4_I0                                    | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.392 | 
     | scan_clk__L5_I0                                    | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.447 | 
     | U4_mux2X1/U1                                       | B1 ^ -> Y ^ | AO2B2X2M   | 0.135 | 0.129 |   0.462 |    0.576 | 
     | TX_CLK_M__L1_I0                                    | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.080 |   0.542 |    0.656 | 
     | ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg | CK ^        | SDFFRQX2M  | 0.043 | 0.003 |   0.545 |    0.659 | 
     | [2]                                                |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin ALU_dut/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[15] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: ALU_dut/\ALU_OUT_reg[14] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.517
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.557
  Arrival Time                  0.671
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |               |            |       |       |  Time   |   Time   | 
     |--------------------------+---------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^    |            | 0.000 |       |   0.000 |   -0.114 | 
     | scan_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.102 | 
     | scan_clk__L2_I1          | A v -> Y v    | BUFX3M     | 0.029 | 0.056 |   0.068 |   -0.046 | 
     | scan_clk__L3_I0          | A v -> Y ^    | INVX2M     | 0.031 | 0.027 |   0.096 |   -0.018 | 
     | U0_mux2X1/U1             | B1 ^ -> Y ^   | AO2B2X4M   | 0.094 | 0.099 |   0.195 |    0.081 | 
     | REF_CLK_M__L1_I0         | A ^ -> Y v    | CLKINVX3M  | 0.109 | 0.093 |   0.289 |    0.174 | 
     | REF_CLK_M__L2_I0         | A v -> Y ^    | CLKINVX12M | 0.027 | 0.029 |   0.317 |    0.203 | 
     | CLK_GATE_dut/ICG_DUT     | CK ^ -> ECK ^ | TLATNCAX3M | 0.149 | 0.123 |   0.440 |    0.326 | 
     | ALU_CLK__L1_I0           | A ^ -> Y ^    | CLKBUFX40M | 0.036 | 0.075 |   0.515 |    0.401 | 
     | ALU_dut/\ALU_OUT_reg[14] | CK ^ -> Q ^   | SDFFRQX2M  | 0.050 | 0.156 |   0.671 |    0.557 | 
     | ALU_dut/\ALU_OUT_reg[15] | SI ^          | SDFFRQX2M  | 0.050 | 0.000 |   0.671 |    0.557 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |               |            |       |       |  Time   |   Time   | 
     |--------------------------+---------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^    |            | 0.000 |       |   0.000 |    0.114 | 
     | scan_clk__L1_I0          | A ^ -> Y v    | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.126 | 
     | scan_clk__L2_I1          | A v -> Y v    | BUFX3M     | 0.029 | 0.056 |   0.069 |    0.183 | 
     | scan_clk__L3_I0          | A v -> Y ^    | INVX2M     | 0.031 | 0.027 |   0.096 |    0.210 | 
     | U0_mux2X1/U1             | B1 ^ -> Y ^   | AO2B2X4M   | 0.094 | 0.100 |   0.196 |    0.310 | 
     | REF_CLK_M__L1_I0         | A ^ -> Y v    | CLKINVX3M  | 0.109 | 0.093 |   0.290 |    0.404 | 
     | REF_CLK_M__L2_I0         | A v -> Y ^    | CLKINVX12M | 0.027 | 0.029 |   0.319 |    0.433 | 
     | CLK_GATE_dut/ICG_DUT     | CK ^ -> ECK ^ | TLATNCAX3M | 0.149 | 0.123 |   0.441 |    0.555 | 
     | ALU_CLK__L1_I0           | A ^ -> Y ^    | CLKBUFX40M | 0.036 | 0.075 |   0.516 |    0.630 | 
     | ALU_dut/\ALU_OUT_reg[15] | CK ^          | SDFFRQX2M  | 0.036 | 0.002 |   0.517 |    0.632 | 
     +--------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][0] /
CK 
Endpoint:   ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][4] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.518
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.558
  Arrival Time                  0.674
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.116 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.104 | 
     | scan_clk__L2_I1                             | A v -> Y v  | BUFX3M     | 0.029 | 0.056 |   0.068 |   -0.047 | 
     | scan_clk__L3_I0                             | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.096 |   -0.020 | 
     | U0_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X4M   | 0.094 | 0.099 |   0.195 |    0.079 | 
     | REF_CLK_M__L1_I0                            | A ^ -> Y v  | CLKINVX3M  | 0.109 | 0.093 |   0.289 |    0.173 | 
     | REF_CLK_M__L2_I1                            | A v -> Y v  | CLKBUFX40M | 0.028 | 0.076 |   0.365 |    0.249 | 
     | REF_CLK_M__L3_I0                            | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.390 |    0.274 | 
     | REF_CLK_M__L4_I0                            | A ^ -> Y v  | CLKINVX32M | 0.055 | 0.038 |   0.428 |    0.312 | 
     | REF_CLK_M__L5_I0                            | A v -> Y ^  | CLKINVX12M | 0.115 | 0.083 |   0.512 |    0.396 | 
     | ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][4] | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.162 |   0.674 |    0.558 | 
     | ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][0] | SI ^        | SDFFRQX2M  | 0.038 | 0.000 |   0.674 |    0.558 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.128 | 
     | scan_clk__L2_I1                             | A v -> Y v  | BUFX3M     | 0.029 | 0.056 |   0.069 |    0.184 | 
     | scan_clk__L3_I0                             | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.096 |    0.212 | 
     | U0_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X4M   | 0.094 | 0.100 |   0.196 |    0.312 | 
     | REF_CLK_M__L1_I0                            | A ^ -> Y v  | CLKINVX3M  | 0.109 | 0.093 |   0.290 |    0.406 | 
     | REF_CLK_M__L2_I1                            | A v -> Y v  | CLKBUFX40M | 0.028 | 0.076 |   0.366 |    0.482 | 
     | REF_CLK_M__L3_I0                            | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.391 |    0.507 | 
     | REF_CLK_M__L4_I0                            | A ^ -> Y v  | CLKINVX32M | 0.055 | 0.038 |   0.429 |    0.545 | 
     | REF_CLK_M__L5_I0                            | A v -> Y ^  | CLKINVX12M | 0.115 | 0.083 |   0.513 |    0.629 | 
     | ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][0] | CK ^        | SDFFRQX2M  | 0.115 | 0.005 |   0.518 |    0.633 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][1] /
CK 
Endpoint:   ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.545
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.584
  Arrival Time                  0.701
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.117 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.104 | 
     | scan_clk__L2_I2                             | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |   -0.025 | 
     | scan_clk__L3_I1                             | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.078 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.161 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.216 | 
     | U4_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X2M   | 0.135 | 0.128 |   0.461 |    0.344 | 
     | TX_CLK_M__L1_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.080 |   0.540 |    0.424 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.051 | 0.160 |   0.701 |    0.584 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][1] | SI ^        | SDFFRQX2M  | 0.051 | 0.000 |   0.701 |    0.584 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |    0.117 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.129 | 
     | scan_clk__L2_I2                             | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |    0.208 | 
     | scan_clk__L3_I1                             | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.311 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.394 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.449 | 
     | U4_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X2M   | 0.135 | 0.129 |   0.462 |    0.578 | 
     | TX_CLK_M__L1_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.080 |   0.542 |    0.658 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][1] | CK ^        | SDFFRQX2M  | 0.043 | 0.003 |   0.545 |    0.661 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin SYS_CTRL_dut/\Addr_next_reg[5] /CK 
Endpoint:   SYS_CTRL_dut/\Addr_next_reg[5] /SI (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SYS_CTRL_dut/\Addr_next_reg[4] /Q  (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.527
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.567
  Arrival Time                  0.684
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.117 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.105 | 
     | scan_clk__L2_I1                | A v -> Y v  | BUFX3M     | 0.029 | 0.056 |   0.068 |   -0.049 | 
     | scan_clk__L3_I0                | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.096 |   -0.021 | 
     | U0_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M   | 0.094 | 0.099 |   0.195 |    0.078 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX3M  | 0.109 | 0.093 |   0.289 |    0.171 | 
     | REF_CLK_M__L2_I1               | A v -> Y v  | CLKBUFX40M | 0.028 | 0.076 |   0.365 |    0.248 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.390 |    0.273 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX32M | 0.055 | 0.038 |   0.428 |    0.311 | 
     | REF_CLK_M__L5_I2               | A v -> Y ^  | CLKINVX12M | 0.118 | 0.085 |   0.513 |    0.396 | 
     | SYS_CTRL_dut/\Addr_next_reg[4] | CK ^ -> Q ^ | SDFFRQX2M  | 0.049 | 0.171 |   0.684 |    0.567 | 
     | SYS_CTRL_dut/\Addr_next_reg[5] | SI ^        | SDFFRQX2M  | 0.049 | 0.000 |   0.684 |    0.567 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |    0.117 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.129 | 
     | scan_clk__L2_I1                | A v -> Y v  | BUFX3M     | 0.029 | 0.056 |   0.069 |    0.186 | 
     | scan_clk__L3_I0                | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.096 |    0.213 | 
     | U0_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M   | 0.094 | 0.100 |   0.196 |    0.313 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX3M  | 0.109 | 0.093 |   0.290 |    0.407 | 
     | REF_CLK_M__L2_I1               | A v -> Y v  | CLKBUFX40M | 0.028 | 0.076 |   0.366 |    0.483 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.391 |    0.508 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX32M | 0.055 | 0.038 |   0.429 |    0.547 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX12M | 0.117 | 0.093 |   0.522 |    0.640 | 
     | SYS_CTRL_dut/\Addr_next_reg[5] | CK ^        | SDFFRQX2M  | 0.117 | 0.004 |   0.527 |    0.644 | 
     +------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin pulse_gen_dut/out_reg/CK 
Endpoint:   pulse_gen_dut/out_reg/SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: pulse_gen_dut/Q_in_reg/Q (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.546
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.586
  Arrival Time                  0.704
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |            |       |       |  Time   |   Time   | 
     |------------------------+-------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | scan_clk__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.105 | 
     | scan_clk__L2_I2        | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |   -0.026 | 
     | scan_clk__L3_I1        | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.077 | 
     | scan_clk__L4_I0        | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.160 | 
     | scan_clk__L5_I0        | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.215 | 
     | U4_mux2X1/U1           | B1 ^ -> Y ^ | AO2B2X2M   | 0.135 | 0.128 |   0.461 |    0.343 | 
     | TX_CLK_M__L1_I0        | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.080 |   0.540 |    0.423 | 
     | pulse_gen_dut/Q_in_reg | CK ^ -> Q ^ | SDFFRQX2M  | 0.053 | 0.163 |   0.703 |    0.586 | 
     | pulse_gen_dut/out_reg  | SI ^        | SDFFRQX2M  | 0.053 | 0.000 |   0.704 |    0.586 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | scan_clk ^  |            | 0.000 |       |   0.000 |    0.118 | 
     | scan_clk__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.130 | 
     | scan_clk__L2_I2       | A v -> Y v  | CLKBUFX3M  | 0.060 | 0.079 |   0.092 |    0.209 | 
     | scan_clk__L3_I1       | A v -> Y ^  | CLKINVX1M  | 0.153 | 0.103 |   0.195 |    0.312 | 
     | scan_clk__L4_I0       | A ^ -> Y v  | CLKINVX1M  | 0.106 | 0.083 |   0.278 |    0.395 | 
     | scan_clk__L5_I0       | A v -> Y ^  | INVX2M     | 0.054 | 0.055 |   0.333 |    0.450 | 
     | U4_mux2X1/U1          | B1 ^ -> Y ^ | AO2B2X2M   | 0.135 | 0.129 |   0.462 |    0.579 | 
     | TX_CLK_M__L1_I0       | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.080 |   0.542 |    0.659 | 
     | pulse_gen_dut/out_reg | CK ^        | SDFFRQX2M  | 0.043 | 0.005 |   0.546 |    0.664 | 
     +---------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin ALU_dut/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[7] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: ALU_dut/\ALU_OUT_reg[6] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.517
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.557
  Arrival Time                  0.675
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |               |            |       |       |  Time   |   Time   | 
     |-------------------------+---------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^    |            | 0.000 |       |   0.000 |   -0.118 | 
     | scan_clk__L1_I0         | A ^ -> Y v    | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.106 | 
     | scan_clk__L2_I1         | A v -> Y v    | BUFX3M     | 0.029 | 0.056 |   0.068 |   -0.050 | 
     | scan_clk__L3_I0         | A v -> Y ^    | INVX2M     | 0.031 | 0.027 |   0.096 |   -0.022 | 
     | U0_mux2X1/U1            | B1 ^ -> Y ^   | AO2B2X4M   | 0.094 | 0.099 |   0.195 |    0.077 | 
     | REF_CLK_M__L1_I0        | A ^ -> Y v    | CLKINVX3M  | 0.109 | 0.093 |   0.289 |    0.170 | 
     | REF_CLK_M__L2_I0        | A v -> Y ^    | CLKINVX12M | 0.027 | 0.029 |   0.317 |    0.199 | 
     | CLK_GATE_dut/ICG_DUT    | CK ^ -> ECK ^ | TLATNCAX3M | 0.149 | 0.123 |   0.440 |    0.322 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX40M | 0.036 | 0.075 |   0.515 |    0.397 | 
     | ALU_dut/\ALU_OUT_reg[6] | CK ^ -> Q ^   | SDFFRQX2M  | 0.055 | 0.160 |   0.675 |    0.556 | 
     | ALU_dut/\ALU_OUT_reg[7] | SI ^          | SDFFRQX2M  | 0.055 | 0.000 |   0.675 |    0.557 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |               |            |       |       |  Time   |   Time   | 
     |-------------------------+---------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^    |            | 0.000 |       |   0.000 |    0.118 | 
     | scan_clk__L1_I0         | A ^ -> Y v    | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.130 | 
     | scan_clk__L2_I1         | A v -> Y v    | BUFX3M     | 0.029 | 0.056 |   0.069 |    0.187 | 
     | scan_clk__L3_I0         | A v -> Y ^    | INVX2M     | 0.031 | 0.027 |   0.096 |    0.214 | 
     | U0_mux2X1/U1            | B1 ^ -> Y ^   | AO2B2X4M   | 0.094 | 0.100 |   0.196 |    0.314 | 
     | REF_CLK_M__L1_I0        | A ^ -> Y v    | CLKINVX3M  | 0.109 | 0.093 |   0.290 |    0.408 | 
     | REF_CLK_M__L2_I0        | A v -> Y ^    | CLKINVX12M | 0.027 | 0.029 |   0.319 |    0.437 | 
     | CLK_GATE_dut/ICG_DUT    | CK ^ -> ECK ^ | TLATNCAX3M | 0.149 | 0.123 |   0.441 |    0.559 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX40M | 0.036 | 0.075 |   0.516 |    0.634 | 
     | ALU_dut/\ALU_OUT_reg[7] | CK ^          | SDFFRQX2M  | 0.036 | 0.001 |   0.517 |    0.635 | 
     +-------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][4] /
CK 
Endpoint:   ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][4] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][3] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.518
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.558
  Arrival Time                  0.677
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.106 | 
     | scan_clk__L2_I1                             | A v -> Y v  | BUFX3M     | 0.029 | 0.056 |   0.068 |   -0.050 | 
     | scan_clk__L3_I0                             | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.096 |   -0.023 | 
     | U0_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X4M   | 0.094 | 0.099 |   0.195 |    0.077 | 
     | REF_CLK_M__L1_I0                            | A ^ -> Y v  | CLKINVX3M  | 0.109 | 0.093 |   0.289 |    0.170 | 
     | REF_CLK_M__L2_I1                            | A v -> Y v  | CLKBUFX40M | 0.028 | 0.076 |   0.365 |    0.246 | 
     | REF_CLK_M__L3_I0                            | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.390 |    0.271 | 
     | REF_CLK_M__L4_I0                            | A ^ -> Y v  | CLKINVX32M | 0.055 | 0.038 |   0.428 |    0.310 | 
     | REF_CLK_M__L5_I0                            | A v -> Y ^  | CLKINVX12M | 0.115 | 0.083 |   0.512 |    0.393 | 
     | ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][3] | CK ^ -> Q ^ | SDFFRQX2M  | 0.042 | 0.165 |   0.676 |    0.558 | 
     | ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][4] | SI ^        | SDFFRQX2M  | 0.042 | 0.000 |   0.677 |    0.558 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |    0.118 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.131 | 
     | scan_clk__L2_I1                             | A v -> Y v  | BUFX3M     | 0.029 | 0.056 |   0.069 |    0.187 | 
     | scan_clk__L3_I0                             | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.096 |    0.214 | 
     | U0_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X4M   | 0.094 | 0.100 |   0.196 |    0.315 | 
     | REF_CLK_M__L1_I0                            | A ^ -> Y v  | CLKINVX3M  | 0.109 | 0.093 |   0.290 |    0.408 | 
     | REF_CLK_M__L2_I1                            | A v -> Y v  | CLKBUFX40M | 0.028 | 0.076 |   0.366 |    0.484 | 
     | REF_CLK_M__L3_I0                            | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.391 |    0.509 | 
     | REF_CLK_M__L4_I0                            | A ^ -> Y v  | CLKINVX32M | 0.055 | 0.038 |   0.429 |    0.548 | 
     | REF_CLK_M__L5_I0                            | A v -> Y ^  | CLKINVX12M | 0.115 | 0.083 |   0.513 |    0.631 | 
     | ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][4] | CK ^        | SDFFRQX2M  | 0.115 | 0.005 |   0.518 |    0.636 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][3] /
CK 
Endpoint:   ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][3] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][2] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.518
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.558
  Arrival Time                  0.677
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.106 | 
     | scan_clk__L2_I1                             | A v -> Y v  | BUFX3M     | 0.029 | 0.056 |   0.068 |   -0.050 | 
     | scan_clk__L3_I0                             | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.096 |   -0.023 | 
     | U0_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X4M   | 0.094 | 0.099 |   0.195 |    0.077 | 
     | REF_CLK_M__L1_I0                            | A ^ -> Y v  | CLKINVX3M  | 0.109 | 0.093 |   0.289 |    0.170 | 
     | REF_CLK_M__L2_I1                            | A v -> Y v  | CLKBUFX40M | 0.028 | 0.076 |   0.365 |    0.246 | 
     | REF_CLK_M__L3_I0                            | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.390 |    0.271 | 
     | REF_CLK_M__L4_I0                            | A ^ -> Y v  | CLKINVX32M | 0.055 | 0.038 |   0.428 |    0.310 | 
     | REF_CLK_M__L5_I0                            | A v -> Y ^  | CLKINVX12M | 0.115 | 0.083 |   0.512 |    0.393 | 
     | ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.042 | 0.165 |   0.677 |    0.558 | 
     | ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][3] | SI ^        | SDFFRQX2M  | 0.042 | 0.000 |   0.677 |    0.558 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |    0.118 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.131 | 
     | scan_clk__L2_I1                             | A v -> Y v  | BUFX3M     | 0.029 | 0.056 |   0.069 |    0.187 | 
     | scan_clk__L3_I0                             | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.096 |    0.214 | 
     | U0_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X4M   | 0.094 | 0.100 |   0.196 |    0.315 | 
     | REF_CLK_M__L1_I0                            | A ^ -> Y v  | CLKINVX3M  | 0.109 | 0.093 |   0.290 |    0.408 | 
     | REF_CLK_M__L2_I1                            | A v -> Y v  | CLKBUFX40M | 0.028 | 0.076 |   0.366 |    0.484 | 
     | REF_CLK_M__L3_I0                            | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.391 |    0.509 | 
     | REF_CLK_M__L4_I0                            | A ^ -> Y v  | CLKINVX32M | 0.055 | 0.038 |   0.429 |    0.548 | 
     | REF_CLK_M__L5_I0                            | A v -> Y ^  | CLKINVX12M | 0.115 | 0.083 |   0.513 |    0.631 | 
     | ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][3] | CK ^        | SDFFRQX2M  | 0.115 | 0.006 |   0.518 |    0.637 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin ALU_dut/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[4] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: ALU_dut/\ALU_OUT_reg[3] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.518
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.557
  Arrival Time                  0.676
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |               |            |       |       |  Time   |   Time   | 
     |-------------------------+---------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^    |            | 0.000 |       |   0.000 |   -0.118 | 
     | scan_clk__L1_I0         | A ^ -> Y v    | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.106 | 
     | scan_clk__L2_I1         | A v -> Y v    | BUFX3M     | 0.029 | 0.056 |   0.068 |   -0.050 | 
     | scan_clk__L3_I0         | A v -> Y ^    | INVX2M     | 0.031 | 0.027 |   0.096 |   -0.023 | 
     | U0_mux2X1/U1            | B1 ^ -> Y ^   | AO2B2X4M   | 0.094 | 0.099 |   0.195 |    0.077 | 
     | REF_CLK_M__L1_I0        | A ^ -> Y v    | CLKINVX3M  | 0.109 | 0.093 |   0.289 |    0.170 | 
     | REF_CLK_M__L2_I0        | A v -> Y ^    | CLKINVX12M | 0.027 | 0.029 |   0.317 |    0.199 | 
     | CLK_GATE_dut/ICG_DUT    | CK ^ -> ECK ^ | TLATNCAX3M | 0.149 | 0.123 |   0.440 |    0.322 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX40M | 0.036 | 0.075 |   0.515 |    0.396 | 
     | ALU_dut/\ALU_OUT_reg[3] | CK ^ -> Q ^   | SDFFRQX2M  | 0.056 | 0.161 |   0.675 |    0.557 | 
     | ALU_dut/\ALU_OUT_reg[4] | SI ^          | SDFFRQX2M  | 0.056 | 0.000 |   0.676 |    0.557 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |               |            |       |       |  Time   |   Time   | 
     |-------------------------+---------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^    |            | 0.000 |       |   0.000 |    0.118 | 
     | scan_clk__L1_I0         | A ^ -> Y v    | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.131 | 
     | scan_clk__L2_I1         | A v -> Y v    | BUFX3M     | 0.029 | 0.056 |   0.069 |    0.187 | 
     | scan_clk__L3_I0         | A v -> Y ^    | INVX2M     | 0.031 | 0.027 |   0.096 |    0.214 | 
     | U0_mux2X1/U1            | B1 ^ -> Y ^   | AO2B2X4M   | 0.094 | 0.100 |   0.196 |    0.315 | 
     | REF_CLK_M__L1_I0        | A ^ -> Y v    | CLKINVX3M  | 0.109 | 0.093 |   0.290 |    0.408 | 
     | REF_CLK_M__L2_I0        | A v -> Y ^    | CLKINVX12M | 0.027 | 0.029 |   0.319 |    0.437 | 
     | CLK_GATE_dut/ICG_DUT    | CK ^ -> ECK ^ | TLATNCAX3M | 0.149 | 0.123 |   0.441 |    0.560 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX40M | 0.036 | 0.075 |   0.516 |    0.634 | 
     | ALU_dut/\ALU_OUT_reg[4] | CK ^          | SDFFRQX2M  | 0.036 | 0.002 |   0.518 |    0.636 | 
     +-------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin ALU_dut/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[6] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: ALU_dut/\ALU_OUT_reg[5] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.517
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.557
  Arrival Time                  0.675
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |               |            |       |       |  Time   |   Time   | 
     |-------------------------+---------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^    |            | 0.000 |       |   0.000 |   -0.119 | 
     | scan_clk__L1_I0         | A ^ -> Y v    | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.106 | 
     | scan_clk__L2_I1         | A v -> Y v    | BUFX3M     | 0.029 | 0.056 |   0.068 |   -0.050 | 
     | scan_clk__L3_I0         | A v -> Y ^    | INVX2M     | 0.031 | 0.027 |   0.096 |   -0.023 | 
     | U0_mux2X1/U1            | B1 ^ -> Y ^   | AO2B2X4M   | 0.094 | 0.099 |   0.195 |    0.076 | 
     | REF_CLK_M__L1_I0        | A ^ -> Y v    | CLKINVX3M  | 0.109 | 0.093 |   0.289 |    0.170 | 
     | REF_CLK_M__L2_I0        | A v -> Y ^    | CLKINVX12M | 0.027 | 0.029 |   0.317 |    0.199 | 
     | CLK_GATE_dut/ICG_DUT    | CK ^ -> ECK ^ | TLATNCAX3M | 0.149 | 0.123 |   0.440 |    0.322 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX40M | 0.036 | 0.075 |   0.515 |    0.396 | 
     | ALU_dut/\ALU_OUT_reg[5] | CK ^ -> Q ^   | SDFFRQX2M  | 0.056 | 0.160 |   0.675 |    0.556 | 
     | ALU_dut/\ALU_OUT_reg[6] | SI ^          | SDFFRQX2M  | 0.056 | 0.000 |   0.675 |    0.557 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |               |            |       |       |  Time   |   Time   | 
     |-------------------------+---------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^    |            | 0.000 |       |   0.000 |    0.119 | 
     | scan_clk__L1_I0         | A ^ -> Y v    | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.131 | 
     | scan_clk__L2_I1         | A v -> Y v    | BUFX3M     | 0.029 | 0.056 |   0.069 |    0.187 | 
     | scan_clk__L3_I0         | A v -> Y ^    | INVX2M     | 0.031 | 0.027 |   0.096 |    0.215 | 
     | U0_mux2X1/U1            | B1 ^ -> Y ^   | AO2B2X4M   | 0.094 | 0.100 |   0.196 |    0.315 | 
     | REF_CLK_M__L1_I0        | A ^ -> Y v    | CLKINVX3M  | 0.109 | 0.093 |   0.290 |    0.408 | 
     | REF_CLK_M__L2_I0        | A v -> Y ^    | CLKINVX12M | 0.027 | 0.029 |   0.319 |    0.437 | 
     | CLK_GATE_dut/ICG_DUT    | CK ^ -> ECK ^ | TLATNCAX3M | 0.149 | 0.123 |   0.441 |    0.560 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX40M | 0.036 | 0.075 |   0.516 |    0.635 | 
     | ALU_dut/\ALU_OUT_reg[6] | CK ^          | SDFFRQX2M  | 0.036 | 0.001 |   0.517 |    0.636 | 
     +-------------------------------------------------------------------------------------------+ 

