vhdl proc_common_v3_00_a C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd
vhdl proc_common_v3_00_a C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\proc_common_v3_00_a/hdl/vhdl/family_support.vhd
vhdl proc_common_v3_00_a C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd
vhdl proc_common_v3_00_a C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd
verilog d_shared_mem_bus_v1_00_a C:\Designs\maxim\9_4_2012_nexys\Nexys3_v1_5\v1_5\system\pcores\d_shared_mem_bus_v1_00_a/hdl/verilog/spi_tr8.v
verilog d_shared_mem_bus_v1_00_a C:\Designs\maxim\9_4_2012_nexys\Nexys3_v1_5\v1_5\system\pcores\d_shared_mem_bus_v1_00_a/hdl/verilog/spi_fifo_send.v
verilog d_shared_mem_bus_v1_00_a C:\Designs\maxim\9_4_2012_nexys\Nexys3_v1_5\v1_5\system\pcores\d_shared_mem_bus_v1_00_a/hdl/verilog/spi_fifo_receive.v
vhdl proc_common_v3_00_a C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\proc_common_v3_00_a/hdl/vhdl/counter_f.vhd
vhdl axi_lite_ipif_v1_01_a C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd
verilog d_shared_mem_bus_v1_00_a C:\Designs\maxim\9_4_2012_nexys\Nexys3_v1_5\v1_5\system\pcores\d_shared_mem_bus_v1_00_a/hdl/verilog/spi_sf.v
vhdl axi_lite_ipif_v1_01_a C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd
vhdl d_shared_mem_bus_v1_00_a C:\Designs\maxim\9_4_2012_nexys\Nexys3_v1_5\v1_5\system\pcores\d_shared_mem_bus_v1_00_a/hdl/vhdl/qspi_cntrl_core.vhd
vhdl d_shared_mem_bus_v1_00_a C:\Designs\maxim\9_4_2012_nexys\Nexys3_v1_5\v1_5\system\pcores\d_shared_mem_bus_v1_00_a/hdl/vhdl/psram_cntrl_core.vhd
vhdl d_shared_mem_bus_v1_00_a C:\Designs\maxim\9_4_2012_nexys\Nexys3_v1_5\v1_5\system\pcores\d_shared_mem_bus_v1_00_a/hdl/vhdl/pflash_cntrl_core.vhd
vhdl axi_lite_ipif_v1_01_a C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd
vhdl d_shared_mem_bus_v1_00_a C:\Designs\maxim\9_4_2012_nexys\Nexys3_v1_5\v1_5\system\pcores\d_shared_mem_bus_v1_00_a/hdl/vhdl/d_shared_mem_bus.vhd
vhdl work ../hdl/digilent_shared_mem_bus_mux_wrapper.vhd
