Analysis & Synthesis report for udp_read_top
Mon Feb 18 23:02:27 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |udp_read_top|udp_read:udp|state
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for fifo:a_fifo|altsyncram:fifo_buf_rtl_0|altsyncram_4fg1:auto_generated
 16. Parameter Settings for User Entity Instance: fifo:a_fifo
 17. Parameter Settings for User Entity Instance: fifo:b_fifo
 18. Parameter Settings for User Entity Instance: fifo:length_fifo
 19. Parameter Settings for Inferred Entity Instance: fifo:a_fifo|altsyncram:fifo_buf_rtl_0
 20. altsyncram Parameter Settings by Entity Instance
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Feb 18 23:02:27 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; udp_read_top                                ;
; Top-level Entity Name              ; udp_read_top                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 35                                          ;
;     Total combinational functions  ; 35                                          ;
;     Dedicated logic registers      ; 19                                          ;
; Total registers                    ; 19                                          ;
; Total pins                         ; 40                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C8      ;                    ;
; Top-level entity name                                            ; udp_read_top       ; udp_read_top       ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; ../udp_read_top.vhd              ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd                             ;         ;
; ../fifo.vhd                      ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/UDP Read/fifo.vhd                                     ;         ;
; ../udp_read.vhd                  ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd                                 ;         ;
; ../constants.vhd                 ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/UDP Read/constants.vhd                                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_4fg1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/UDP Read/udp/db/altsyncram_4fg1.tdf                   ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 35        ;
;                                             ;           ;
; Total combinational functions               ; 35        ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 16        ;
;     -- 3 input functions                    ; 4         ;
;     -- <=2 input functions                  ; 15        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 28        ;
;     -- arithmetic mode                      ; 7         ;
;                                             ;           ;
; Total registers                             ; 19        ;
;     -- Dedicated logic registers            ; 19        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 40        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 19        ;
; Total fan-out                               ; 207       ;
; Average fan-out                             ; 1.54      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                  ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------+--------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name            ; Entity Name  ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------+--------------+--------------+
; |udp_read_top              ; 35 (0)              ; 19 (0)                    ; 0           ; 0            ; 0       ; 0         ; 40   ; 0            ; |udp_read_top                  ; udp_read_top ; work         ;
;    |fifo:a_fifo|           ; 16 (16)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_read_top|fifo:a_fifo      ; fifo         ; work         ;
;    |fifo:length_fifo|      ; 19 (19)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_read_top|fifo:length_fifo ; fifo         ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |udp_read_top|udp_read:udp|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------+----------------------------+---------------------------+--------------------------+------------------------+--------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------+---------------------+-------------------+-----------------------+---------------------+-------------------------+--------------------------+--------------------------+--------------------------+--------------------+
; Name                       ; state.write_udp_data_state ; state.read_udp_data_state ; state.udp_checksum_state ; state.udp_length_state ; state.udp_src_port_state ; state.udp_dst_port_state ; state.ip_dst_addr_state ; state.ip_src_addr_state ; state.ip_checksum_state ; state.ip_protocol_state ; state.ip_time_state ; state.ip_flag_state ; state.ip_id_state ; state.ip_length_state ; state.ip_type_state ; state.ip_v_header_state ; state.eth_protocol_state ; state.eth_src_addr_state ; state.eth_dst_addr_state ; state.wait_for_sof ;
+----------------------------+----------------------------+---------------------------+--------------------------+------------------------+--------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------+---------------------+-------------------+-----------------------+---------------------+-------------------------+--------------------------+--------------------------+--------------------------+--------------------+
; state.wait_for_sof         ; 0                          ; 0                         ; 0                        ; 0                      ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 0                   ; 0                 ; 0                     ; 0                   ; 0                       ; 0                        ; 0                        ; 0                        ; 0                  ;
; state.eth_dst_addr_state   ; 0                          ; 0                         ; 0                        ; 0                      ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 0                   ; 0                 ; 0                     ; 0                   ; 0                       ; 0                        ; 0                        ; 1                        ; 1                  ;
; state.eth_src_addr_state   ; 0                          ; 0                         ; 0                        ; 0                      ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 0                   ; 0                 ; 0                     ; 0                   ; 0                       ; 0                        ; 1                        ; 0                        ; 1                  ;
; state.eth_protocol_state   ; 0                          ; 0                         ; 0                        ; 0                      ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 0                   ; 0                 ; 0                     ; 0                   ; 0                       ; 1                        ; 0                        ; 0                        ; 1                  ;
; state.ip_v_header_state    ; 0                          ; 0                         ; 0                        ; 0                      ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 0                   ; 0                 ; 0                     ; 0                   ; 1                       ; 0                        ; 0                        ; 0                        ; 1                  ;
; state.ip_type_state        ; 0                          ; 0                         ; 0                        ; 0                      ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 0                   ; 0                 ; 0                     ; 1                   ; 0                       ; 0                        ; 0                        ; 0                        ; 1                  ;
; state.ip_length_state      ; 0                          ; 0                         ; 0                        ; 0                      ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 0                   ; 0                 ; 1                     ; 0                   ; 0                       ; 0                        ; 0                        ; 0                        ; 1                  ;
; state.ip_id_state          ; 0                          ; 0                         ; 0                        ; 0                      ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 0                   ; 1                 ; 0                     ; 0                   ; 0                       ; 0                        ; 0                        ; 0                        ; 1                  ;
; state.ip_flag_state        ; 0                          ; 0                         ; 0                        ; 0                      ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 1                   ; 0                 ; 0                     ; 0                   ; 0                       ; 0                        ; 0                        ; 0                        ; 1                  ;
; state.ip_time_state        ; 0                          ; 0                         ; 0                        ; 0                      ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 1                   ; 0                   ; 0                 ; 0                     ; 0                   ; 0                       ; 0                        ; 0                        ; 0                        ; 1                  ;
; state.ip_protocol_state    ; 0                          ; 0                         ; 0                        ; 0                      ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 1                       ; 0                   ; 0                   ; 0                 ; 0                     ; 0                   ; 0                       ; 0                        ; 0                        ; 0                        ; 1                  ;
; state.ip_checksum_state    ; 0                          ; 0                         ; 0                        ; 0                      ; 0                        ; 0                        ; 0                       ; 0                       ; 1                       ; 0                       ; 0                   ; 0                   ; 0                 ; 0                     ; 0                   ; 0                       ; 0                        ; 0                        ; 0                        ; 1                  ;
; state.ip_src_addr_state    ; 0                          ; 0                         ; 0                        ; 0                      ; 0                        ; 0                        ; 0                       ; 1                       ; 0                       ; 0                       ; 0                   ; 0                   ; 0                 ; 0                     ; 0                   ; 0                       ; 0                        ; 0                        ; 0                        ; 1                  ;
; state.ip_dst_addr_state    ; 0                          ; 0                         ; 0                        ; 0                      ; 0                        ; 0                        ; 1                       ; 0                       ; 0                       ; 0                       ; 0                   ; 0                   ; 0                 ; 0                     ; 0                   ; 0                       ; 0                        ; 0                        ; 0                        ; 1                  ;
; state.udp_dst_port_state   ; 0                          ; 0                         ; 0                        ; 0                      ; 0                        ; 1                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 0                   ; 0                 ; 0                     ; 0                   ; 0                       ; 0                        ; 0                        ; 0                        ; 1                  ;
; state.udp_src_port_state   ; 0                          ; 0                         ; 0                        ; 0                      ; 1                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 0                   ; 0                 ; 0                     ; 0                   ; 0                       ; 0                        ; 0                        ; 0                        ; 1                  ;
; state.udp_length_state     ; 0                          ; 0                         ; 0                        ; 1                      ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 0                   ; 0                 ; 0                     ; 0                   ; 0                       ; 0                        ; 0                        ; 0                        ; 1                  ;
; state.udp_checksum_state   ; 0                          ; 0                         ; 1                        ; 0                      ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 0                   ; 0                 ; 0                     ; 0                   ; 0                       ; 0                        ; 0                        ; 0                        ; 1                  ;
; state.read_udp_data_state  ; 0                          ; 1                         ; 0                        ; 0                      ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 0                   ; 0                 ; 0                     ; 0                   ; 0                       ; 0                        ; 0                        ; 0                        ; 1                  ;
; state.write_udp_data_state ; 1                          ; 0                         ; 0                        ; 0                      ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 0                   ; 0                 ; 0                     ; 0                   ; 0                       ; 0                        ; 0                        ; 0                        ; 1                  ;
+----------------------------+----------------------------+---------------------------+--------------------------+------------------------+--------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------+---------------------+-------------------+-----------------------+---------------------+-------------------------+--------------------------+--------------------------+--------------------------+--------------------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; fifo:b_fifo|write_addr[0..4]            ; Stuck at GND due to stuck port clear   ;
; fifo:b_fifo|read_addr[0..4]             ; Stuck at GND due to stuck port clear   ;
; fifo:b_fifo|empty                       ; Stuck at VCC due to stuck port preset  ;
; fifo:length_fifo|dout[0..15]            ; Stuck at GND due to stuck port data_in ;
; udp_read:udp|state.ip_src_addr_state    ; Stuck at GND due to stuck port data_in ;
; udp_read:udp|state.ip_dst_addr_state    ; Stuck at GND due to stuck port data_in ;
; udp_read:udp|state.udp_dst_port_state   ; Stuck at GND due to stuck port data_in ;
; udp_read:udp|state.udp_src_port_state   ; Stuck at GND due to stuck port data_in ;
; udp_read:udp|state.udp_length_state     ; Stuck at GND due to stuck port data_in ;
; udp_read:udp|state.udp_checksum_state   ; Stuck at GND due to stuck port data_in ;
; udp_read:udp|state.read_udp_data_state  ; Stuck at GND due to stuck port data_in ;
; udp_read:udp|udp_length[0..15]          ; Stuck at GND due to stuck port data_in ;
; udp_read:udp|state.write_udp_data_state ; Stuck at GND due to stuck port data_in ;
; fifo:b_fifo|dout[0..7]                  ; Stuck at GND due to stuck port data_in ;
; udp_read:udp|eth_protocol[0..15]        ; Lost fanout                            ;
; fifo:a_fifo|empty                       ; Lost fanout                            ;
; udp_read:udp|ip_version[0..3]           ; Lost fanout                            ;
; udp_read:udp|bytes[0..30]               ; Lost fanout                            ;
; udp_read:udp|state.wait_for_sof         ; Lost fanout                            ;
; udp_read:udp|state.eth_dst_addr_state   ; Lost fanout                            ;
; udp_read:udp|state.eth_src_addr_state   ; Lost fanout                            ;
; udp_read:udp|state.eth_protocol_state   ; Lost fanout                            ;
; udp_read:udp|state.ip_v_header_state    ; Lost fanout                            ;
; udp_read:udp|state.ip_type_state        ; Lost fanout                            ;
; udp_read:udp|state.ip_length_state      ; Lost fanout                            ;
; udp_read:udp|state.ip_id_state          ; Lost fanout                            ;
; udp_read:udp|state.ip_flag_state        ; Lost fanout                            ;
; udp_read:udp|state.ip_time_state        ; Lost fanout                            ;
; udp_read:udp|state.ip_protocol_state    ; Lost fanout                            ;
; udp_read:udp|state.ip_checksum_state    ; Lost fanout                            ;
; Total Number of Removed Registers = 123 ;                                        ;
+-----------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                ;
+----------------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; Register name                          ; Reason for Removal        ; Registers Removed due to This Register                                                ;
+----------------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; udp_read:udp|state.ip_src_addr_state   ; Stuck at GND              ; udp_read:udp|state.ip_dst_addr_state, udp_read:udp|state.udp_dst_port_state,          ;
;                                        ; due to stuck port data_in ; udp_read:udp|state.udp_src_port_state, udp_read:udp|state.udp_length_state,           ;
;                                        ;                           ; udp_read:udp|state.udp_checksum_state, udp_read:udp|udp_length[8],                    ;
;                                        ;                           ; udp_read:udp|udp_length[9], udp_read:udp|udp_length[10], udp_read:udp|udp_length[11], ;
;                                        ;                           ; udp_read:udp|udp_length[12], udp_read:udp|udp_length[13],                             ;
;                                        ;                           ; udp_read:udp|udp_length[14], udp_read:udp|udp_length[15],                             ;
;                                        ;                           ; udp_read:udp|state.ip_v_header_state, udp_read:udp|state.ip_type_state,               ;
;                                        ;                           ; udp_read:udp|state.ip_length_state, udp_read:udp|state.ip_id_state,                   ;
;                                        ;                           ; udp_read:udp|state.ip_flag_state, udp_read:udp|state.ip_time_state,                   ;
;                                        ;                           ; udp_read:udp|state.ip_protocol_state, udp_read:udp|state.ip_checksum_state            ;
; fifo:b_fifo|write_addr[3]              ; Stuck at GND              ; fifo:b_fifo|dout[0], fifo:b_fifo|dout[1], fifo:b_fifo|dout[2], fifo:b_fifo|dout[3],   ;
;                                        ; due to stuck port clear   ; fifo:b_fifo|dout[4], fifo:b_fifo|dout[5], fifo:b_fifo|dout[6], fifo:b_fifo|dout[7]    ;
; fifo:b_fifo|write_addr[4]              ; Stuck at GND              ; fifo:b_fifo|empty, fifo:a_fifo|empty                                                  ;
;                                        ; due to stuck port clear   ;                                                                                       ;
; udp_read:udp|eth_protocol[15]          ; Lost Fanouts              ; udp_read:udp|eth_protocol[7], udp_read:udp|state.eth_protocol_state                   ;
; udp_read:udp|state.read_udp_data_state ; Stuck at GND              ; udp_read:udp|state.write_udp_data_state                                               ;
;                                        ; due to stuck port data_in ;                                                                                       ;
; udp_read:udp|udp_length[3]             ; Stuck at GND              ; udp_read:udp|state.wait_for_sof                                                       ;
;                                        ; due to stuck port data_in ;                                                                                       ;
; udp_read:udp|eth_protocol[14]          ; Lost Fanouts              ; udp_read:udp|eth_protocol[6]                                                          ;
; udp_read:udp|eth_protocol[13]          ; Lost Fanouts              ; udp_read:udp|eth_protocol[5]                                                          ;
; udp_read:udp|eth_protocol[12]          ; Lost Fanouts              ; udp_read:udp|eth_protocol[4]                                                          ;
; udp_read:udp|eth_protocol[11]          ; Lost Fanouts              ; udp_read:udp|eth_protocol[3]                                                          ;
; udp_read:udp|eth_protocol[10]          ; Lost Fanouts              ; udp_read:udp|eth_protocol[2]                                                          ;
; udp_read:udp|eth_protocol[9]           ; Lost Fanouts              ; udp_read:udp|eth_protocol[1]                                                          ;
; udp_read:udp|eth_protocol[8]           ; Lost Fanouts              ; udp_read:udp|eth_protocol[0]                                                          ;
+----------------------------------------+---------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 19    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 19    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; fifo:length_fifo|empty                 ; 1       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions               ;
+------------------------+----------------------------+------+
; Register Name          ; Megafunction               ; Type ;
+------------------------+----------------------------+------+
; fifo:a_fifo|dout[0..7] ; fifo:a_fifo|fifo_buf_rtl_0 ; RAM  ;
+------------------------+----------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; 20:1               ; 29 bits   ; 377 LEs       ; 58 LEs               ; 319 LEs                ; No         ; |udp_read_top|udp_read:udp|Selector56 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for fifo:a_fifo|altsyncram:fifo_buf_rtl_0|altsyncram_4fg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:a_fifo ;
+------------------+-------+-------------------------------+
; Parameter Name   ; Value ; Type                          ;
+------------------+-------+-------------------------------+
; fifo_data_width  ; 8     ; Signed Integer                ;
; fifo_buffer_size ; 16    ; Signed Integer                ;
+------------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:b_fifo ;
+------------------+-------+-------------------------------+
; Parameter Name   ; Value ; Type                          ;
+------------------+-------+-------------------------------+
; fifo_data_width  ; 8     ; Signed Integer                ;
; fifo_buffer_size ; 16    ; Signed Integer                ;
+------------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:length_fifo ;
+------------------+-------+------------------------------------+
; Parameter Name   ; Value ; Type                               ;
+------------------+-------+------------------------------------+
; fifo_data_width  ; 16    ; Signed Integer                     ;
; fifo_buffer_size ; 16    ; Signed Integer                     ;
+------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fifo:a_fifo|altsyncram:fifo_buf_rtl_0 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 8                    ; Untyped                    ;
; WIDTHAD_A                          ; 4                    ; Untyped                    ;
; NUMWORDS_A                         ; 16                   ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 8                    ; Untyped                    ;
; WIDTHAD_B                          ; 4                    ; Untyped                    ;
; NUMWORDS_B                         ; 16                   ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_4fg1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                  ;
+-------------------------------------------+---------------------------------------+
; Name                                      ; Value                                 ;
+-------------------------------------------+---------------------------------------+
; Number of entity instances                ; 1                                     ;
; Entity Instance                           ; fifo:a_fifo|altsyncram:fifo_buf_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                             ;
;     -- WIDTH_A                            ; 8                                     ;
;     -- NUMWORDS_A                         ; 16                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                          ;
;     -- WIDTH_B                            ; 8                                     ;
;     -- NUMWORDS_B                         ; 16                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                              ;
+-------------------------------------------+---------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 40                          ;
; cycloneiii_ff         ; 19                          ;
;     CLR               ; 15                          ;
;     ENA CLR           ; 4                           ;
; cycloneiii_lcell_comb ; 38                          ;
;     arith             ; 7                           ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 2                           ;
;     normal            ; 31                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 2                           ;
;         4 data inputs ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.92                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Feb 18 23:02:07 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off udp_read_top -c udp_read_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/udp read/udp_read_top.vhd
    Info (12022): Found design unit 1: udp_read_top-structural File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 23
    Info (12023): Found entity 1: udp_read_top File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/udp read/fifo.vhd
    Info (12022): Found design unit 1: fifo-behavior File: C:/intelFPGA_lite/18.1/UDP Read/fifo.vhd Line: 29
    Info (12023): Found entity 1: fifo File: C:/intelFPGA_lite/18.1/UDP Read/fifo.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/udp read/udp_read.vhd
    Info (12022): Found design unit 1: udp_read-behavioral File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 24
    Info (12023): Found entity 1: udp_read File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file /intelfpga_lite/18.1/udp read/constants.vhd
    Info (12022): Found design unit 1: constants File: C:/intelFPGA_lite/18.1/UDP Read/constants.vhd Line: 5
Info (12127): Elaborating entity "udp_read_top" for the top level hierarchy
Info (12128): Elaborating entity "fifo" for hierarchy "fifo:a_fifo" File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 73
Info (12128): Elaborating entity "udp_read" for hierarchy "udp_read:udp" File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 92
Warning (10541): VHDL Signal Declaration warning at udp_read.vhd(19): used implicit default value for signal "length" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 19
Warning (10036): Verilog HDL or VHDL warning at udp_read.vhd(29): object "checksum" assigned a value but never read File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 29
Warning (10036): Verilog HDL or VHDL warning at udp_read.vhd(34): object "ip_header" assigned a value but never read File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 34
Warning (10492): VHDL Process Statement warning at udp_read.vhd(95): signal "bytes_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 95
Warning (10492): VHDL Process Statement warning at udp_read.vhd(107): signal "bytes_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 107
Warning (10492): VHDL Process Statement warning at udp_read.vhd(119): signal "bytes_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 119
Warning (10492): VHDL Process Statement warning at udp_read.vhd(146): signal "bytes_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 146
Warning (10492): VHDL Process Statement warning at udp_read.vhd(148): signal "ip_version_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 148
Warning (10492): VHDL Process Statement warning at udp_read.vhd(161): signal "bytes_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 161
Warning (10492): VHDL Process Statement warning at udp_read.vhd(174): signal "bytes_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 174
Warning (10492): VHDL Process Statement warning at udp_read.vhd(188): signal "bytes_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 188
Warning (10492): VHDL Process Statement warning at udp_read.vhd(201): signal "bytes_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 201
Warning (10492): VHDL Process Statement warning at udp_read.vhd(214): signal "bytes_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 214
Warning (10492): VHDL Process Statement warning at udp_read.vhd(227): signal "bytes_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 227
Warning (10492): VHDL Process Statement warning at udp_read.vhd(244): signal "bytes_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 244
Warning (10492): VHDL Process Statement warning at udp_read.vhd(257): signal "bytes_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 257
Warning (10492): VHDL Process Statement warning at udp_read.vhd(271): signal "bytes_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 271
Warning (10492): VHDL Process Statement warning at udp_read.vhd(285): signal "bytes_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 285
Warning (10492): VHDL Process Statement warning at udp_read.vhd(298): signal "bytes_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 298
Warning (10492): VHDL Process Statement warning at udp_read.vhd(311): signal "bytes_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 311
Warning (10492): VHDL Process Statement warning at udp_read.vhd(328): signal "bytes_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 328
Warning (10492): VHDL Process Statement warning at udp_read.vhd(331): signal "bytes_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 331
Warning (10631): VHDL Process Statement warning at udp_read.vhd(51): inferring latch(es) for signal or variable "bytes_c", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Warning (10631): VHDL Process Statement warning at udp_read.vhd(51): inferring latch(es) for signal or variable "sum_c", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Warning (10631): VHDL Process Statement warning at udp_read.vhd(51): inferring latch(es) for signal or variable "eth_dst_addr_c", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Warning (10631): VHDL Process Statement warning at udp_read.vhd(51): inferring latch(es) for signal or variable "eth_src_addr_c", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Warning (10631): VHDL Process Statement warning at udp_read.vhd(51): inferring latch(es) for signal or variable "eth_protocol_c", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Warning (10631): VHDL Process Statement warning at udp_read.vhd(51): inferring latch(es) for signal or variable "ip_version_c", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Warning (10631): VHDL Process Statement warning at udp_read.vhd(51): inferring latch(es) for signal or variable "ip_header_c", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Warning (10631): VHDL Process Statement warning at udp_read.vhd(51): inferring latch(es) for signal or variable "ip_type_c", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Warning (10631): VHDL Process Statement warning at udp_read.vhd(51): inferring latch(es) for signal or variable "ip_length_c", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Warning (10631): VHDL Process Statement warning at udp_read.vhd(51): inferring latch(es) for signal or variable "ip_id_c", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Warning (10631): VHDL Process Statement warning at udp_read.vhd(51): inferring latch(es) for signal or variable "ip_flag_c", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Warning (10631): VHDL Process Statement warning at udp_read.vhd(51): inferring latch(es) for signal or variable "ip_time_c", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Warning (10631): VHDL Process Statement warning at udp_read.vhd(51): inferring latch(es) for signal or variable "ip_protocol_c", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Warning (10631): VHDL Process Statement warning at udp_read.vhd(51): inferring latch(es) for signal or variable "ip_checksum_c", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Warning (10631): VHDL Process Statement warning at udp_read.vhd(51): inferring latch(es) for signal or variable "ip_src_addr_c", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Warning (10631): VHDL Process Statement warning at udp_read.vhd(51): inferring latch(es) for signal or variable "ip_dst_addr_c", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Warning (10631): VHDL Process Statement warning at udp_read.vhd(51): inferring latch(es) for signal or variable "udp_dst_port_c", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Warning (10631): VHDL Process Statement warning at udp_read.vhd(51): inferring latch(es) for signal or variable "udp_src_port_c", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Warning (10631): VHDL Process Statement warning at udp_read.vhd(51): inferring latch(es) for signal or variable "udp_length_c", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Warning (10631): VHDL Process Statement warning at udp_read.vhd(51): inferring latch(es) for signal or variable "udp_checksum_c", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Warning (10631): VHDL Process Statement warning at udp_read.vhd(51): inferring latch(es) for signal or variable "check_word_c", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Warning (10631): VHDL Process Statement warning at udp_read.vhd(51): inferring latch(es) for signal or variable "in_rd_en", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Warning (10631): VHDL Process Statement warning at udp_read.vhd(51): inferring latch(es) for signal or variable "next_state", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Warning (10631): VHDL Process Statement warning at udp_read.vhd(51): inferring latch(es) for signal or variable "out_wr_en", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Warning (10631): VHDL Process Statement warning at udp_read.vhd(51): inferring latch(es) for signal or variable "output_din", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Warning (10631): VHDL Process Statement warning at udp_read.vhd(51): inferring latch(es) for signal or variable "valid", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Warning (10631): VHDL Process Statement warning at udp_read.vhd(51): inferring latch(es) for signal or variable "buffer_reset", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "buffer_reset" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "valid" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "output_din[0]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "output_din[1]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "output_din[2]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "output_din[3]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "output_din[4]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "output_din[5]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "output_din[6]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "output_din[7]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "out_wr_en" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "next_state.write_udp_data_state" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "next_state.read_udp_data_state" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "next_state.udp_checksum_state" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "next_state.udp_length_state" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "next_state.udp_src_port_state" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "next_state.udp_dst_port_state" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "next_state.ip_dst_addr_state" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "next_state.ip_src_addr_state" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "next_state.ip_checksum_state" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "next_state.ip_protocol_state" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "next_state.ip_time_state" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "next_state.ip_flag_state" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "next_state.ip_id_state" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "next_state.ip_length_state" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "next_state.ip_type_state" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "next_state.ip_v_header_state" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "next_state.eth_protocol_state" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "next_state.eth_src_addr_state" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "next_state.eth_dst_addr_state" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "next_state.wait_for_sof" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "in_rd_en" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "check_word_c[0]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "check_word_c[1]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "check_word_c[2]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "check_word_c[3]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "check_word_c[4]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "check_word_c[5]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "check_word_c[6]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "check_word_c[7]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "check_word_c[8]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "check_word_c[9]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "check_word_c[10]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "check_word_c[11]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "check_word_c[12]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "check_word_c[13]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "check_word_c[14]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "check_word_c[15]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_checksum_c[0]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_checksum_c[1]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_checksum_c[2]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_checksum_c[3]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_checksum_c[4]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_checksum_c[5]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_checksum_c[6]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_checksum_c[7]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_checksum_c[8]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_checksum_c[9]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_checksum_c[10]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_checksum_c[11]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_checksum_c[12]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_checksum_c[13]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_checksum_c[14]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_checksum_c[15]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_length_c[0]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_length_c[1]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_length_c[2]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_length_c[3]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_length_c[4]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_length_c[5]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_length_c[6]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_length_c[7]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_length_c[8]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_length_c[9]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_length_c[10]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_length_c[11]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_length_c[12]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_length_c[13]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_length_c[14]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_length_c[15]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_src_port_c[0]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_src_port_c[1]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_src_port_c[2]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_src_port_c[3]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_src_port_c[4]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_src_port_c[5]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_src_port_c[6]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_src_port_c[7]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_src_port_c[8]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_src_port_c[9]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_src_port_c[10]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_src_port_c[11]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_src_port_c[12]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_src_port_c[13]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_src_port_c[14]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_src_port_c[15]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_dst_port_c[0]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_dst_port_c[1]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_dst_port_c[2]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_dst_port_c[3]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_dst_port_c[4]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_dst_port_c[5]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_dst_port_c[6]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_dst_port_c[7]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_dst_port_c[8]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_dst_port_c[9]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_dst_port_c[10]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_dst_port_c[11]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_dst_port_c[12]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_dst_port_c[13]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_dst_port_c[14]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "udp_dst_port_c[15]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_dst_addr_c[0]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_dst_addr_c[1]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_dst_addr_c[2]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_dst_addr_c[3]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_dst_addr_c[4]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_dst_addr_c[5]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_dst_addr_c[6]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_dst_addr_c[7]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_dst_addr_c[8]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_dst_addr_c[9]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_dst_addr_c[10]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_dst_addr_c[11]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_dst_addr_c[12]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_dst_addr_c[13]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_dst_addr_c[14]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_dst_addr_c[15]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_dst_addr_c[16]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_dst_addr_c[17]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_dst_addr_c[18]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_dst_addr_c[19]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_dst_addr_c[20]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_dst_addr_c[21]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_dst_addr_c[22]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_dst_addr_c[23]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_dst_addr_c[24]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_dst_addr_c[25]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_dst_addr_c[26]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_dst_addr_c[27]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_dst_addr_c[28]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_dst_addr_c[29]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_dst_addr_c[30]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_dst_addr_c[31]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_src_addr_c[0]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_src_addr_c[1]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_src_addr_c[2]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_src_addr_c[3]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_src_addr_c[4]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_src_addr_c[5]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_src_addr_c[6]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_src_addr_c[7]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_protocol_c[0]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_protocol_c[1]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_protocol_c[2]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_protocol_c[3]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_protocol_c[4]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_protocol_c[5]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_protocol_c[6]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_protocol_c[7]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_length_c[0]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_length_c[1]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_length_c[2]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_length_c[3]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_length_c[4]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_length_c[5]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_length_c[6]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_length_c[7]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_length_c[8]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_length_c[9]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_length_c[10]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_length_c[11]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_length_c[12]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_length_c[13]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_length_c[14]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_length_c[15]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_version_c[0]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_version_c[1]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_version_c[2]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "ip_version_c[3]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "eth_protocol_c[0]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "eth_protocol_c[1]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "eth_protocol_c[2]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "eth_protocol_c[3]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "eth_protocol_c[4]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "eth_protocol_c[5]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "eth_protocol_c[6]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "eth_protocol_c[7]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "eth_protocol_c[8]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "eth_protocol_c[9]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "eth_protocol_c[10]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "eth_protocol_c[11]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "eth_protocol_c[12]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "eth_protocol_c[13]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "eth_protocol_c[14]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "eth_protocol_c[15]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "sum_c[0]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "sum_c[1]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "sum_c[2]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "sum_c[3]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "sum_c[4]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "sum_c[5]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "sum_c[6]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "sum_c[7]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "sum_c[8]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "sum_c[9]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "sum_c[10]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "sum_c[11]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "sum_c[12]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "sum_c[13]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "sum_c[14]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "sum_c[15]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "sum_c[16]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "sum_c[17]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "sum_c[18]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "sum_c[19]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "sum_c[20]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "sum_c[21]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "sum_c[22]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "sum_c[23]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "sum_c[24]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "sum_c[25]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "sum_c[26]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "sum_c[27]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "sum_c[28]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "sum_c[29]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "sum_c[30]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "sum_c[31]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "bytes_c[0]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "bytes_c[1]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "bytes_c[2]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "bytes_c[3]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "bytes_c[4]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "bytes_c[5]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "bytes_c[6]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "bytes_c[7]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "bytes_c[8]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "bytes_c[9]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "bytes_c[10]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "bytes_c[11]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "bytes_c[12]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "bytes_c[13]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "bytes_c[14]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "bytes_c[15]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "bytes_c[16]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "bytes_c[17]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "bytes_c[18]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "bytes_c[19]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "bytes_c[20]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "bytes_c[21]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "bytes_c[22]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "bytes_c[23]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "bytes_c[24]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "bytes_c[25]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "bytes_c[26]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "bytes_c[27]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "bytes_c[28]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "bytes_c[29]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (10041): Inferred latch for "bytes_c[30]" at udp_read.vhd(51) File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Info (12128): Elaborating entity "fifo" for hierarchy "fifo:length_fifo" File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 128
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "fifo:b_fifo|fifo_buf" is uninferred due to inappropriate RAM size File: C:/intelFPGA_lite/18.1/UDP Read/fifo.vhd Line: 109
Warning (14025): LATCH primitive "udp_read:udp|output_din[0]" is permanently disabled File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Warning (14025): LATCH primitive "udp_read:udp|output_din[1]" is permanently disabled File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Warning (14025): LATCH primitive "udp_read:udp|output_din[2]" is permanently disabled File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Warning (14025): LATCH primitive "udp_read:udp|output_din[3]" is permanently disabled File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Warning (14025): LATCH primitive "udp_read:udp|output_din[4]" is permanently disabled File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Warning (14025): LATCH primitive "udp_read:udp|output_din[5]" is permanently disabled File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Warning (14025): LATCH primitive "udp_read:udp|output_din[6]" is permanently disabled File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Warning (14025): LATCH primitive "udp_read:udp|output_din[7]" is permanently disabled File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 51
Warning (14025): LATCH primitive "udp_read:udp|out_wr_en" is permanently disabled File: C:/intelFPGA_lite/18.1/UDP Read/udp_read.vhd Line: 17
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fifo:a_fifo|fifo_buf_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "fifo:a_fifo|altsyncram:fifo_buf_rtl_0"
Info (12133): Instantiated megafunction "fifo:a_fifo|altsyncram:fifo_buf_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4fg1.tdf
    Info (12023): Found entity 1: altsyncram_4fg1 File: C:/intelFPGA_lite/18.1/UDP Read/udp/db/altsyncram_4fg1.tdf Line: 27
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "fifo:a_fifo|altsyncram:fifo_buf_rtl_0|altsyncram_4fg1:auto_generated|ram_block1a0" File: C:/intelFPGA_lite/18.1/UDP Read/udp/db/altsyncram_4fg1.tdf Line: 37
        Warning (14320): Synthesized away node "fifo:a_fifo|altsyncram:fifo_buf_rtl_0|altsyncram_4fg1:auto_generated|ram_block1a1" File: C:/intelFPGA_lite/18.1/UDP Read/udp/db/altsyncram_4fg1.tdf Line: 65
        Warning (14320): Synthesized away node "fifo:a_fifo|altsyncram:fifo_buf_rtl_0|altsyncram_4fg1:auto_generated|ram_block1a2" File: C:/intelFPGA_lite/18.1/UDP Read/udp/db/altsyncram_4fg1.tdf Line: 93
        Warning (14320): Synthesized away node "fifo:a_fifo|altsyncram:fifo_buf_rtl_0|altsyncram_4fg1:auto_generated|ram_block1a3" File: C:/intelFPGA_lite/18.1/UDP Read/udp/db/altsyncram_4fg1.tdf Line: 121
        Warning (14320): Synthesized away node "fifo:a_fifo|altsyncram:fifo_buf_rtl_0|altsyncram_4fg1:auto_generated|ram_block1a4" File: C:/intelFPGA_lite/18.1/UDP Read/udp/db/altsyncram_4fg1.tdf Line: 149
        Warning (14320): Synthesized away node "fifo:a_fifo|altsyncram:fifo_buf_rtl_0|altsyncram_4fg1:auto_generated|ram_block1a5" File: C:/intelFPGA_lite/18.1/UDP Read/udp/db/altsyncram_4fg1.tdf Line: 177
        Warning (14320): Synthesized away node "fifo:a_fifo|altsyncram:fifo_buf_rtl_0|altsyncram_4fg1:auto_generated|ram_block1a6" File: C:/intelFPGA_lite/18.1/UDP Read/udp/db/altsyncram_4fg1.tdf Line: 205
        Warning (14320): Synthesized away node "fifo:a_fifo|altsyncram:fifo_buf_rtl_0|altsyncram_4fg1:auto_generated|ram_block1a7" File: C:/intelFPGA_lite/18.1/UDP Read/udp/db/altsyncram_4fg1.tdf Line: 233
Info (13000): Registers with preset signals will power-up high File: C:/intelFPGA_lite/18.1/UDP Read/fifo.vhd Line: 25
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "dout[0]" is stuck at GND File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 15
    Warning (13410): Pin "dout[1]" is stuck at GND File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 15
    Warning (13410): Pin "dout[2]" is stuck at GND File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 15
    Warning (13410): Pin "dout[3]" is stuck at GND File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 15
    Warning (13410): Pin "dout[4]" is stuck at GND File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 15
    Warning (13410): Pin "dout[5]" is stuck at GND File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 15
    Warning (13410): Pin "dout[6]" is stuck at GND File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 15
    Warning (13410): Pin "dout[7]" is stuck at GND File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 15
    Warning (13410): Pin "length[0]" is stuck at GND File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 16
    Warning (13410): Pin "length[1]" is stuck at GND File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 16
    Warning (13410): Pin "length[2]" is stuck at GND File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 16
    Warning (13410): Pin "length[3]" is stuck at GND File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 16
    Warning (13410): Pin "length[4]" is stuck at GND File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 16
    Warning (13410): Pin "length[5]" is stuck at GND File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 16
    Warning (13410): Pin "length[6]" is stuck at GND File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 16
    Warning (13410): Pin "length[7]" is stuck at GND File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 16
    Warning (13410): Pin "length[8]" is stuck at GND File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 16
    Warning (13410): Pin "length[9]" is stuck at GND File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 16
    Warning (13410): Pin "length[10]" is stuck at GND File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 16
    Warning (13410): Pin "length[11]" is stuck at GND File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 16
    Warning (13410): Pin "length[12]" is stuck at GND File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 16
    Warning (13410): Pin "length[13]" is stuck at GND File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 16
    Warning (13410): Pin "length[14]" is stuck at GND File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 16
    Warning (13410): Pin "length[15]" is stuck at GND File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 16
    Warning (13410): Pin "output_empty" is stuck at VCC File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 18
Info (286030): Timing-Driven Synthesis is running
Info (17049): 64 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "out_rd_en" File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 12
    Warning (15610): No output dependent on input pin "din[0]" File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 14
    Warning (15610): No output dependent on input pin "din[1]" File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 14
    Warning (15610): No output dependent on input pin "din[2]" File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 14
    Warning (15610): No output dependent on input pin "din[3]" File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 14
    Warning (15610): No output dependent on input pin "din[4]" File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 14
    Warning (15610): No output dependent on input pin "din[5]" File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 14
    Warning (15610): No output dependent on input pin "din[6]" File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 14
    Warning (15610): No output dependent on input pin "din[7]" File: C:/intelFPGA_lite/18.1/UDP Read/udp_read_top.vhd Line: 14
Info (21057): Implemented 76 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 27 output pins
    Info (21061): Implemented 36 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings
    Info: Peak virtual memory: 4823 megabytes
    Info: Processing ended: Mon Feb 18 23:02:27 2019
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:28


