{
  "module_name": "defines.h",
  "hash_id": "6909dca6869a732fded18c41a6bd67ce36438bb95a44e39502f2c6d8b2ffb851",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/intel/ixgbevf/defines.h",
  "human_readable_source": " \n \n\n#ifndef _IXGBEVF_DEFINES_H_\n#define _IXGBEVF_DEFINES_H_\n\n \n#define IXGBE_DEV_ID_82599_VF\t\t0x10ED\n#define IXGBE_DEV_ID_X540_VF\t\t0x1515\n#define IXGBE_DEV_ID_X550_VF\t\t0x1565\n#define IXGBE_DEV_ID_X550EM_X_VF\t0x15A8\n#define IXGBE_DEV_ID_X550EM_A_VF\t0x15C5\n\n#define IXGBE_DEV_ID_82599_VF_HV\t0x152E\n#define IXGBE_DEV_ID_X540_VF_HV\t\t0x1530\n#define IXGBE_DEV_ID_X550_VF_HV\t\t0x1564\n#define IXGBE_DEV_ID_X550EM_X_VF_HV\t0x15A9\n\n#define IXGBE_VF_IRQ_CLEAR_MASK\t\t7\n#define IXGBE_VF_MAX_TX_QUEUES\t\t8\n#define IXGBE_VF_MAX_RX_QUEUES\t\t8\n\n \n#define IXGBE_VF_MAX_TRAFFIC_CLASS\t8\n\n \ntypedef u32 ixgbe_link_speed;\n#define IXGBE_LINK_SPEED_1GB_FULL\t0x0020\n#define IXGBE_LINK_SPEED_10GB_FULL\t0x0080\n#define IXGBE_LINK_SPEED_100_FULL\t0x0008\n\n#define IXGBE_CTRL_RST\t\t0x04000000  \n#define IXGBE_RXDCTL_ENABLE\t0x02000000  \n#define IXGBE_TXDCTL_ENABLE\t0x02000000  \n#define IXGBE_LINKS_UP\t\t0x40000000\n#define IXGBE_LINKS_SPEED_82599\t\t0x30000000\n#define IXGBE_LINKS_SPEED_10G_82599\t0x30000000\n#define IXGBE_LINKS_SPEED_1G_82599\t0x20000000\n#define IXGBE_LINKS_SPEED_100_82599\t0x10000000\n\n \n#define IXGBE_REQ_TX_DESCRIPTOR_MULTIPLE\t8\n#define IXGBE_REQ_RX_DESCRIPTOR_MULTIPLE\t8\n#define IXGBE_REQ_TX_BUFFER_GRANULARITY\t\t1024\n\n \n#define IXGBE_IVAR_ALLOC_VAL\t0x80  \n\n#define IXGBE_VF_INIT_TIMEOUT\t200  \n\n \n#define IXGBE_RXCTRL_RXEN\t0x00000001   \n#define IXGBE_RXCTRL_DMBYPS\t0x00000002   \n#define IXGBE_RXDCTL_ENABLE\t0x02000000   \n#define IXGBE_RXDCTL_VME\t0x40000000   \n#define IXGBE_RXDCTL_RLPMLMASK\t0x00003FFF   \n#define IXGBE_RXDCTL_RLPML_EN\t0x00008000\n\n \n#define IXGBE_DCA_TXCTRL_TX_WB_RO_EN BIT(11)  \n\n \n#define IXGBE_PSRTYPE_TCPHDR\t0x00000010\n#define IXGBE_PSRTYPE_UDPHDR\t0x00000020\n#define IXGBE_PSRTYPE_IPV4HDR\t0x00000100\n#define IXGBE_PSRTYPE_IPV6HDR\t0x00000200\n#define IXGBE_PSRTYPE_L2HDR\t0x00001000\n\n \n#define IXGBE_SRRCTL_BSIZEPKT_SHIFT\t10      \n#define IXGBE_SRRCTL_RDMTS_SHIFT\t22\n#define IXGBE_SRRCTL_RDMTS_MASK\t\t0x01C00000\n#define IXGBE_SRRCTL_DROP_EN\t\t0x10000000\n#define IXGBE_SRRCTL_BSIZEPKT_MASK\t0x0000007F\n#define IXGBE_SRRCTL_BSIZEHDR_MASK\t0x00003F00\n#define IXGBE_SRRCTL_DESCTYPE_LEGACY\t0x00000000\n#define IXGBE_SRRCTL_DESCTYPE_ADV_ONEBUF 0x02000000\n#define IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT\t0x04000000\n#define IXGBE_SRRCTL_DESCTYPE_HDR_REPLICATION_LARGE_PKT 0x08000000\n#define IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS 0x0A000000\n#define IXGBE_SRRCTL_DESCTYPE_MASK\t0x0E000000\n\n \n#define IXGBE_RXD_STAT_DD\t0x01     \n#define IXGBE_RXD_STAT_EOP\t0x02     \n#define IXGBE_RXD_STAT_FLM\t0x04     \n#define IXGBE_RXD_STAT_VP\t0x08     \n#define IXGBE_RXDADV_NEXTP_MASK\t0x000FFFF0  \n#define IXGBE_RXDADV_NEXTP_SHIFT\t0x00000004\n#define IXGBE_RXD_STAT_UDPCS\t0x10     \n#define IXGBE_RXD_STAT_L4CS\t0x20     \n#define IXGBE_RXD_STAT_IPCS\t0x40     \n#define IXGBE_RXD_STAT_PIF\t0x80     \n#define IXGBE_RXD_STAT_CRCV\t0x100    \n#define IXGBE_RXD_STAT_VEXT\t0x200    \n#define IXGBE_RXD_STAT_UDPV\t0x400    \n#define IXGBE_RXD_STAT_DYNINT\t0x800    \n#define IXGBE_RXD_STAT_TS\t0x10000  \n#define IXGBE_RXD_STAT_SECP\t0x20000  \n#define IXGBE_RXD_STAT_LB\t0x40000  \n#define IXGBE_RXD_STAT_ACK\t0x8000   \n#define IXGBE_RXD_ERR_CE\t0x01     \n#define IXGBE_RXD_ERR_LE\t0x02     \n#define IXGBE_RXD_ERR_PE\t0x08     \n#define IXGBE_RXD_ERR_OSE\t0x10     \n#define IXGBE_RXD_ERR_USE\t0x20     \n#define IXGBE_RXD_ERR_TCPE\t0x40     \n#define IXGBE_RXD_ERR_IPE\t0x80     \n#define IXGBE_RXDADV_ERR_MASK\t0xFFF00000  \n#define IXGBE_RXDADV_ERR_SHIFT\t20          \n#define IXGBE_RXDADV_ERR_HBO\t0x00800000  \n#define IXGBE_RXDADV_ERR_CE\t0x01000000  \n#define IXGBE_RXDADV_ERR_LE\t0x02000000  \n#define IXGBE_RXDADV_ERR_PE\t0x08000000  \n#define IXGBE_RXDADV_ERR_OSE\t0x10000000  \n#define IXGBE_RXDADV_ERR_USE\t0x20000000  \n#define IXGBE_RXDADV_ERR_TCPE\t0x40000000  \n#define IXGBE_RXDADV_ERR_IPE\t0x80000000  \n#define IXGBE_RXD_VLAN_ID_MASK\t0x0FFF   \n#define IXGBE_RXD_PRI_MASK\t0xE000   \n#define IXGBE_RXD_PRI_SHIFT\t13\n#define IXGBE_RXD_CFI_MASK\t0x1000   \n#define IXGBE_RXD_CFI_SHIFT\t12\n\n#define IXGBE_RXDADV_STAT_DD\t\tIXGBE_RXD_STAT_DD   \n#define IXGBE_RXDADV_STAT_EOP\t\tIXGBE_RXD_STAT_EOP  \n#define IXGBE_RXDADV_STAT_FLM\t\tIXGBE_RXD_STAT_FLM  \n#define IXGBE_RXDADV_STAT_VP\t\tIXGBE_RXD_STAT_VP   \n#define IXGBE_RXDADV_STAT_MASK\t\t0x000FFFFF  \n#define IXGBE_RXDADV_STAT_FCEOFS\t0x00000040  \n#define IXGBE_RXDADV_STAT_FCSTAT\t0x00000030  \n#define IXGBE_RXDADV_STAT_FCSTAT_NOMTCH\t0x00000000  \n#define IXGBE_RXDADV_STAT_FCSTAT_NODDP\t0x00000010  \n#define IXGBE_RXDADV_STAT_FCSTAT_FCPRSP\t0x00000020  \n#define IXGBE_RXDADV_STAT_FCSTAT_DDP\t0x00000030  \n#define IXGBE_RXDADV_STAT_SECP\t\t0x00020000  \n\n#define IXGBE_RXDADV_RSSTYPE_MASK\t0x0000000F\n#define IXGBE_RXDADV_PKTTYPE_MASK\t0x0000FFF0\n#define IXGBE_RXDADV_PKTTYPE_IPV4\t0x00000010  \n#define IXGBE_RXDADV_PKTTYPE_IPV6\t0x00000040  \n#define IXGBE_RXDADV_PKTTYPE_IPSEC_ESP\t0x00001000  \n#define IXGBE_RXDADV_PKTTYPE_IPSEC_AH\t0x00002000  \n#define IXGBE_RXDADV_PKTTYPE_MASK_EX\t0x0001FFF0\n#define IXGBE_RXDADV_HDRBUFLEN_MASK\t0x00007FE0\n#define IXGBE_RXDADV_RSCCNT_MASK\t0x001E0000\n#define IXGBE_RXDADV_RSCCNT_SHIFT\t17\n#define IXGBE_RXDADV_HDRBUFLEN_SHIFT\t5\n#define IXGBE_RXDADV_SPLITHEADER_EN\t0x00001000\n#define IXGBE_RXDADV_SPH\t\t0x8000\n\n \n#define IXGBE_RXDADV_RSSTYPE_NONE\t\t0x00000000\n#define IXGBE_RXDADV_RSSTYPE_IPV4_TCP\t\t0x00000001\n#define IXGBE_RXDADV_RSSTYPE_IPV4\t\t0x00000002\n#define IXGBE_RXDADV_RSSTYPE_IPV6_TCP\t\t0x00000003\n#define IXGBE_RXDADV_RSSTYPE_IPV6_EX\t\t0x00000004\n#define IXGBE_RXDADV_RSSTYPE_IPV6\t\t0x00000005\n#define IXGBE_RXDADV_RSSTYPE_IPV6_TCP_EX\t0x00000006\n#define IXGBE_RXDADV_RSSTYPE_IPV4_UDP\t\t0x00000007\n#define IXGBE_RXDADV_RSSTYPE_IPV6_UDP\t\t0x00000008\n#define IXGBE_RXDADV_RSSTYPE_IPV6_UDP_EX\t0x00000009\n\n#define IXGBE_RXD_ERR_FRAME_ERR_MASK ( \\\n\t\t\t\t      IXGBE_RXD_ERR_CE |  \\\n\t\t\t\t      IXGBE_RXD_ERR_LE |  \\\n\t\t\t\t      IXGBE_RXD_ERR_PE |  \\\n\t\t\t\t      IXGBE_RXD_ERR_OSE | \\\n\t\t\t\t      IXGBE_RXD_ERR_USE)\n\n#define IXGBE_RXDADV_ERR_FRAME_ERR_MASK ( \\\n\t\t\t\t\t IXGBE_RXDADV_ERR_CE |  \\\n\t\t\t\t\t IXGBE_RXDADV_ERR_LE |  \\\n\t\t\t\t\t IXGBE_RXDADV_ERR_PE |  \\\n\t\t\t\t\t IXGBE_RXDADV_ERR_OSE | \\\n\t\t\t\t\t IXGBE_RXDADV_ERR_USE)\n\n#define IXGBE_TXD_POPTS_IXSM\t0x01        \n#define IXGBE_TXD_POPTS_TXSM\t0x02        \n#define IXGBE_TXD_CMD_EOP\t0x01000000  \n#define IXGBE_TXD_CMD_IFCS\t0x02000000  \n#define IXGBE_TXD_CMD_IC\t0x04000000  \n#define IXGBE_TXD_CMD_RS\t0x08000000  \n#define IXGBE_TXD_CMD_DEXT\t0x20000000  \n#define IXGBE_TXD_CMD_VLE\t0x40000000  \n#define IXGBE_TXD_STAT_DD\t0x00000001  \n#define IXGBE_TXD_CMD\t\t(IXGBE_TXD_CMD_EOP | IXGBE_TXD_CMD_RS)\n\n \nunion ixgbe_adv_tx_desc {\n\tstruct {\n\t\t__le64 buffer_addr;       \n\t\t__le32 cmd_type_len;\n\t\t__le32 olinfo_status;\n\t} read;\n\tstruct {\n\t\t__le64 rsvd;        \n\t\t__le32 nxtseq_seed;\n\t\t__le32 status;\n\t} wb;\n};\n\n \nunion ixgbe_adv_rx_desc {\n\tstruct {\n\t\t__le64 pkt_addr;  \n\t\t__le64 hdr_addr;  \n\t} read;\n\tstruct {\n\t\tstruct {\n\t\t\tunion {\n\t\t\t\t__le32 data;\n\t\t\t\tstruct {\n\t\t\t\t\t__le16 pkt_info;  \n\t\t\t\t\t__le16 hdr_info;  \n\t\t\t\t} hs_rss;\n\t\t\t} lo_dword;\n\t\t\tunion {\n\t\t\t\t__le32 rss;  \n\t\t\t\tstruct {\n\t\t\t\t\t__le16 ip_id;  \n\t\t\t\t\t__le16 csum;  \n\t\t\t\t} csum_ip;\n\t\t\t} hi_dword;\n\t\t} lower;\n\t\tstruct {\n\t\t\t__le32 status_error;  \n\t\t\t__le16 length;  \n\t\t\t__le16 vlan;  \n\t\t} upper;\n\t} wb;   \n};\n\n \nstruct ixgbe_adv_tx_context_desc {\n\t__le32 vlan_macip_lens;\n\t__le32 fceof_saidx;\n\t__le32 type_tucmd_mlhl;\n\t__le32 mss_l4len_idx;\n};\n\n \n#define IXGBE_ADVTXD_DTYP_MASK\t0x00F00000  \n#define IXGBE_ADVTXD_DTYP_CTXT\t0x00200000  \n#define IXGBE_ADVTXD_DTYP_DATA\t0x00300000  \n#define IXGBE_ADVTXD_DCMD_EOP\tIXGBE_TXD_CMD_EOP   \n#define IXGBE_ADVTXD_DCMD_IFCS\tIXGBE_TXD_CMD_IFCS  \n#define IXGBE_ADVTXD_DCMD_RS\tIXGBE_TXD_CMD_RS    \n#define IXGBE_ADVTXD_DCMD_DEXT\tIXGBE_TXD_CMD_DEXT  \n#define IXGBE_ADVTXD_DCMD_VLE\tIXGBE_TXD_CMD_VLE   \n#define IXGBE_ADVTXD_DCMD_TSE\t0x80000000  \n#define IXGBE_ADVTXD_STAT_DD\tIXGBE_TXD_STAT_DD   \n#define IXGBE_ADVTXD_TUCMD_IPV4\t0x00000400   \n#define IXGBE_ADVTXD_TUCMD_IPV6\t0x00000000   \n#define IXGBE_ADVTXD_TUCMD_L4T_UDP\t0x00000000   \n#define IXGBE_ADVTXD_TUCMD_L4T_TCP\t0x00000800   \n#define IXGBE_ADVTXD_TUCMD_L4T_SCTP\t0x00001000   \n#define IXGBE_ADVTXD_TUCMD_IPSEC_TYPE_ESP   0x00002000  \n#define IXGBE_ADVTXD_TUCMD_IPSEC_ENCRYPT_EN 0x00004000  \n#define IXGBE_ADVTXD_IDX_SHIFT\t4  \n#define IXGBE_ADVTXD_CC\t\t0x00000080  \n#define IXGBE_ADVTXD_POPTS_SHIFT\t8   \n#define IXGBE_ADVTXD_POPTS_IPSEC\t0x00000400  \n#define IXGBE_ADVTXD_POPTS_IXSM\t(IXGBE_TXD_POPTS_IXSM << \\\n\t\t\t\t IXGBE_ADVTXD_POPTS_SHIFT)\n#define IXGBE_ADVTXD_POPTS_TXSM\t(IXGBE_TXD_POPTS_TXSM << \\\n\t\t\t\t IXGBE_ADVTXD_POPTS_SHIFT)\n#define IXGBE_ADVTXD_PAYLEN_SHIFT\t14  \n#define IXGBE_ADVTXD_MACLEN_SHIFT\t9   \n#define IXGBE_ADVTXD_VLAN_SHIFT\t\t16  \n#define IXGBE_ADVTXD_L4LEN_SHIFT\t8   \n#define IXGBE_ADVTXD_MSS_SHIFT\t\t16  \n\n \n\n#define IXGBE_EITR_CNT_WDIS\t0x80000000\n#define IXGBE_MAX_EITR\t\t0x00000FF8\n#define IXGBE_MIN_EITR\t\t8\n\n \n#define IXGBE_ERR_INVALID_MAC_ADDR\t-1\n#define IXGBE_ERR_RESET_FAILED\t\t-2\n#define IXGBE_ERR_INVALID_ARGUMENT\t-3\n#define IXGBE_ERR_CONFIG\t\t-4\n#define IXGBE_ERR_MBX\t\t\t-5\n#define IXGBE_ERR_TIMEOUT\t\t-6\n#define IXGBE_ERR_PARAM\t\t\t-7\n\n \n#define IXGBE_TXDCTL_ENABLE\t\t0x02000000  \n#define IXGBE_TXDCTL_SWFLSH\t\t0x04000000  \n#define IXGBE_TXDCTL_WTHRESH_SHIFT\t16\t    \n\n#define IXGBE_DCA_RXCTRL_DESC_DCA_EN\tBIT(5)   \n#define IXGBE_DCA_RXCTRL_HEAD_DCA_EN\tBIT(6)   \n#define IXGBE_DCA_RXCTRL_DATA_DCA_EN\tBIT(7)   \n#define IXGBE_DCA_RXCTRL_DESC_RRO_EN\tBIT(9)   \n#define IXGBE_DCA_RXCTRL_DATA_WRO_EN\tBIT(13)  \n#define IXGBE_DCA_RXCTRL_HEAD_WRO_EN\tBIT(15)  \n\n#define IXGBE_DCA_TXCTRL_DESC_DCA_EN\tBIT(5)   \n#define IXGBE_DCA_TXCTRL_DESC_RRO_EN\tBIT(9)   \n#define IXGBE_DCA_TXCTRL_DESC_WRO_EN\tBIT(11)  \n#define IXGBE_DCA_TXCTRL_DATA_RRO_EN\tBIT(13)  \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}