//----------MODE SELECT
#define Q4_W_ADDR_MODE 0
#define Q4_W_ADDR_MODE_OH 0x0001

#define Q4_R_ADDR_MODE 0
#define Q4_R_ADDR_MODE_OH 0x0001

#define Q4_MODE_NONE      0
#define Q4_MODE_SM_CTRL   1
#define Q4_MODE_MC_CFG    2
#define Q4_MODE_MEM_CFG   3
#define Q4_MODE_MEM_BD    4
#define Q4_MODE_SNOOP     5
#define Q4_MODE_OFFCHIP   6

#define WRITE_ACTIVE_QUADS_BIT 7


//---------SM CONTROL MODE (1)
#define Q4_W_ADDR_SCANEN_TMODE 1
#define Q4_W_ADDR_PREVENTRESET_N 3
#define Q4_W_ADDR_RESET_N 4
#define Q4_W_ADDR_QUADBREAKIN 5

#define Q4_W_ADDR_SCANEN_TMODE_OH 0x0002
#define Q4_W_ADDR_PREVENTRESET_N_OH 0x0008
#define Q4_W_ADDR_RESET_N_OH 0x0010
#define Q4_W_ADDR_QUADBREAKIN_OH 0x0020


#define Q4_W_ADDR_JTCK 6
#define Q4_W_ADDR_JTDI 7
#define Q4_W_ADDR_JTMS 8
#define Q4_W_ADDR_JTRST 9
#define Q4_W_ADDR_JTCK_OH 0x0040
#define Q4_W_ADDR_JTDI_OH 0x0080
#define Q4_W_ADDR_JTMS_OH 0x0100
#define Q4_W_ADDR_JTRST_OH 0x0200

#define Q4_R_ADDR_CTRL_SIGNALS 1
#define Q4_R_ADDR_CTRL_SIGNALS_OH 0x0002


//-------------MC Config & Control (2)
#define Q4_MC_W_ADDR_CONFIG_ADDR 11
#define Q4_MC_W_ADDR_CONFIG_DATA 12
#define Q4_MC_W_ADDR_CONFIG_CTRL 13
#define Q4_MC_W_ADDR_ID 15

#define Q4_MC_W_ADDR_CONFIG_ADDR_OH 0x0800
#define Q4_MC_W_ADDR_CONFIG_DATA_OH 0x1000
#define Q4_MC_W_ADDR_CONFIG_CTRL_OH 0x2000
#define Q4_MC_W_ADDR_ID_OH 0x8000

#define Q4_MC_R_ADDR_CONFIG_ADDR 11
#define Q4_MC_R_ADDR_CONFIG_WR_DATA 12
#define Q4_MC_R_ADDR_CONFIG_CTRL 13
#define Q4_MC_R_ADDR_CONFIG_RD_DATA 14
#define Q4_MC_R_ADDR_ID 15

#define Q4_MC_R_ADDR_CONFIG_ADDR_OH 0x0800
#define Q4_MC_R_ADDR_CONFIG_WR_DATA_OH 0x1000
#define Q4_MC_R_ADDR_CONFIG_CTRL_OH 0x2000
#define Q4_MC_R_ADDR_CONFIG_RD_DATA_OH 0x4000
#define Q4_MC_R_ADDR_ID_OH 0x8000

//-------------MEM (MC->PLB Mapping) (3)

#define Q4_MEMCFG_W_ADDR_WCE 1
#define Q4_MEMCFG_W_ADDR_RCE 2
#define Q4_MEMCFG_W_ADDR_WDATA 3
#define Q4_MEMCFG_W_ADDR_RESET 4

#define Q4_MEMCFG_W_ADDR_WCE_OH 0x0002
#define Q4_MEMCFG_W_ADDR_RCE_OH 0x0004
#define Q4_MEMCFG_W_ADDR_WDATA_OH 0x0008
#define Q4_MEMCFG_W_ADDR_RESET_OH 0x0010

#define Q4_MEMCFG_R_ADDR_WCE 1
#define Q4_MEMCFG_R_ADDR_RCE 2
#define Q4_MEMCFG_R_ADDR_WDATA 3
#define Q4_MEMCFG_R_ADDR_RESET 4
#define Q4_MEMCFG_R_ADDR_RDATA 5

#define Q4_MEMCFG_R_ADDR_WCE_OH 0x0002
#define Q4_MEMCFG_R_ADDR_RCE_OH 0x0004
#define Q4_MEMCFG_R_ADDR_WDATA_OH 0x0008
#define Q4_MEMCFG_R_ADDR_RESET_OH 0x0010
#define Q4_MEMCFG_R_ADDR_RDATA_OH 0x0020


//------------- MEM_BD (Mem Backdoor) (4)

#define Q4_MEM_W_ADDR_ADDR 1
#define Q4_MEM_W_ADDR_DMASK 2
#define Q4_MEM_W_ADDR_WDATA_L 3
#define Q4_MEM_W_ADDR_WDATA_H 4
#define Q4_MEM_W_ADDR_WMETA 5
#define Q4_MEM_W_ADDR_MMASK 6
#define Q4_MEM_W_ADDR_RW 7
#define Q4_MEM_W_ADDR_GO 8

#define Q4_MEM_W_ADDR_ADDR_OH 0x0002
#define Q4_MEM_W_ADDR_DMASK_OH 0x0004
#define Q4_MEM_W_ADDR_WDATA_L_OH 0x0008
#define Q4_MEM_W_ADDR_WDATA_H_OH 0x0010
#define Q4_MEM_W_ADDR_WMETA_OH 0x0020
#define Q4_MEM_W_ADDR_MMASK_OH 0x0040
#define Q4_MEM_W_ADDR_RW_OH 0x0080
#define Q4_MEM_W_ADDR_GO_OH 0x0100


#define Q4_MEM_R_ADDR_ADDR 1
#define Q4_MEM_R_ADDR_DMASK 2
#define Q4_MEM_R_ADDR_WDATA_L 3
#define Q4_MEM_R_ADDR_WDATA_H 4
#define Q4_MEM_R_ADDR_WMETA 5
#define Q4_MEM_R_ADDR_MMASK 6
#define Q4_MEM_R_ADDR_RW 7
#define Q4_MEM_R_ADDR_BUSY 8

#define Q4_MEM_R_ADDR_RDATA_L 9
#define Q4_MEM_R_ADDR_RDATA_H 10
#define Q4_MEM_R_ADDR_RMETA 11

#define Q4_MEM_R_ADDR_ADDR_OH 0x0002
#define Q4_MEM_R_ADDR_DMASK_OH 0x0004
#define Q4_MEM_R_ADDR_WDATA_L_OH 0x0008
#define Q4_MEM_R_ADDR_WDATA_H_OH 0x0010

#define Q4_MEM_R_ADDR_WMETA_OH 0x0020
#define Q4_MEM_R_ADDR_MMASK_OH 0x0040
#define Q4_MEM_R_ADDR_RW_OH 0x0080
#define Q4_MEM_R_ADDR_BUSY_OH 0x0100

#define Q4_MEM_R_ADDR_RDATA_L_OH 0x0200
#define Q4_MEM_R_ADDR_RDATA_H_OH 0x0400
#define Q4_MEM_R_ADDR_RMETA_OH 0x0800


//------------- SNOOP (5)


//#define Q4_W_ADDR_INPUTS_0 1
//#define Q4_W_ADDR_INPUTS_1 2
//#define Q4_W_ADDR_INPUTS_2 15
//#define Q4_MC_W_ADDR_SM_INPUT_PATTERN 14

//#define Q4_W_ADDR_INPUTS_0_OH 0x0002
//#define Q4_W_ADDR_INPUTS_1_OH 0x0004
//#define Q4_W_ADDR_INPUTS_2_OH 0x8000
//#define MC_W_ADDR_SM_INPUT_PATTERN_OH 0x4000


#define Q4_W_ADDR_SNOOPER_CTRL 10
#define Q4_W_ADDR_SNOOPER_CTRL_OH 0x0400

#define Q4_R_ADDR_SNOOPER_CTRL 10
#define Q4_R_ADDR_SNOOPER_0 1
#define Q4_R_ADDR_SNOOPER_1 2
#define Q4_R_ADDR_SNOOPER_2 3
#define Q4_R_ADDR_SNOOPER_3 4
#define Q4_R_ADDR_SNOOPER_4 5
#define Q4_R_ADDR_SNOOPER_STATUS 6
#define Q4_R_ADDR_SNOOPER_FIFO_ERRORS 7

#define Q4_R_ADDR_SNOOPER_CTRL_OH 0x0400
#define Q4_R_ADDR_SNOOPER_0_OH 0x0002
#define Q4_R_ADDR_SNOOPER_1_OH 0x0004
#define Q4_R_ADDR_SNOOPER_2_OH 0x0008
#define Q4_R_ADDR_SNOOPER_3_OH 0x0010
#define Q4_R_ADDR_SNOOPER_4_OH 0x0020
#define Q4_R_ADDR_SNOOPER_STATUS_OH 0x0040
#define Q4_R_ADDR_SNOOPER_FIFO_ERRORS_OH 0x0080

#define Q4_MC_R_ADDR_SM_INPUT_PATTERN 15
#define Q4_MC_R_ADDR_SM_INPUT_PATTERN_OH 0x8000

//SNOOPERS on the CONTROL 
#define SNOOPER_NUM_SM_TO_NS0 0x1
#define SNOOPER_NUM_NS_TO_SM0 0x2
#define SNOOPER_NUM_MC_TO_NS0 0x3
#define SNOOPER_NUM_NS_TO_MC0 0x4
#define SNOOPER_NUM_SM_TO_NS1 0x5
#define SNOOPER_NUM_NS_TO_SM1 0x6
#define SNOOPER_NUM_SM_TO_NS2 0x7
#define SNOOPER_NUM_SM_TO_NS3 0x0
//#define SNOOPER_NUM_LAST_FLIT 0x5
//#define SNOOPER_NUM_LAST_LAST_FLIT 0x6


//USER SNOOPERS
#define SNOOPER_NUM_SM_TO_MC 0x1
#define SNOOPER_NUM_MC_TO_SM 0x2
#define SNOOPER_NUM_MC_TO_NS 0x3
#define SNOOPER_NUM_NS_TO_MC 0x4
#define SNOOPER_NUM_MC_OUT 0x5
#define SNOOPER_NUM_MC_IN 0x6



#define SNOOPER_LAST_SM_TO_NS0 0x0
#define SNOOPER_LAST_NS_TO_SM0 0x1
#define SNOOPER_LAST_MC_TO_NS0 0x2
#define SNOOPER_LAST_NS_TO_MC0 0x3
 
#define SNOOPER_LAST_SM_TO_NS1 0x4
#define SNOOPER_LAST_NS_TO_SM1 0x5
#define SNOOPER_LAST_MC_TO_NS1 0x6
#define SNOOPER_LAST_NS_TO_MC1 0x7

#define SNOOPER_LAST_SM_TO_NS2 0x8
#define SNOOPER_LAST_NS_TO_SM2 0x9
#define SNOOPER_LAST_MC_TO_NS2 0xa
#define SNOOPER_LAST_NS_TO_MC2 0xb

#define SNOOPER_LAST_SM_TO_NS3 0xc
#define SNOOPER_LAST_NS_TO_SM3 0xd
#define SNOOPER_LAST_MC_TO_NS3 0xe
#define SNOOPER_LAST_NS_TO_MC3 0xf





#define Q4_OFFCHIP_W_ADDR_WCE 1
#define Q4_OFFCHIP_W_ADDR_RCE 2
#define Q4_OFFCHIP_W_ADDR_WDATA 3
#define Q4_OFFCHIP_W_ADDR_STATE 4

#define Q4_OFFCHIP_W_ADDR_WCE_OH 0x0002
#define Q4_OFFCHIP_W_ADDR_RCE_OH 0x0004
#define Q4_OFFCHIP_W_ADDR_WDATA_OH 0x0008
#define Q4_OFFCHIP_W_ADDR_STATE_OH 0x0010

#define Q4_OFFCHIP_R_ADDR_RDATA 1
#define Q4_OFFCHIP_R_ADDR_STATE 2
#define Q4_OFFCHIP_R_ADDR_BUSY 3

#define Q4_OFFCHIP_R_ADDR_RDATA_OH 0x0002
#define Q4_OFFCHIP_R_ADDR_STATE_OH 0x0004
#define Q4_OFFCHIP_R_ADDR_BUSY_OH 0x0008

