// Seed: 1645215612
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    output tri1 id_2,
    input supply0 id_3
);
  module_2 modCall_1 (
      id_3,
      id_2,
      id_1,
      id_2,
      id_3,
      id_3,
      id_3,
      id_1
  );
endmodule
module module_1 #(
    parameter id_0 = 32'd77
) (
    input tri _id_0,
    output supply1 id_1,
    input tri1 id_2,
    input wire id_3,
    output tri1 id_4,
    output uwire id_5
);
  wire [id_0 : id_0  |  -1] id_7;
  assign id_4 = id_7 == id_3;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input wor id_0,
    output supply0 id_1,
    output supply1 id_2,
    output wand id_3,
    input tri id_4,
    input supply0 id_5,
    input supply0 id_6,
    output uwire id_7
);
  assign id_2 = id_6;
  assign module_0.id_2 = 0;
endmodule
