// Seed: 3687473255
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1'd0;
  assign id_5 = id_3;
  uwire id_6 = 1'b0;
endmodule
module module_1 (
    input  uwire id_0,
    input  wand  id_1,
    output uwire id_2,
    input  tri   id_3,
    input  tri1  id_4,
    output wand  id_5
);
  wire id_7;
  reg id_8, id_9;
  always id_8 <= 1'd0 && 1;
  wire id_10;
  module_0(
      id_10, id_10, id_10, id_7, id_10
  );
endmodule
