# Verilog-Practice
This repository consists of RTL design and testbenches to verify them using verilog which was done as a part of my 2 weeks Internship at Struent Semiconductors.
