%!TEX encoding = UTF8
%!TEX root =cv-llt.tex

\begin{rubric}{Education}
	\entry*[Sep 2021 -- Jun 2026]%
	\textbf{Ph.D., Fudan University}~~Integrated Circuit and System Design.
	\par Research Interests:
	\begin{itemize}
		\setlength{\itemsep}{-3pt}
		% \setlength{\parsep}{0pt}
		% \setlength{\topsep}{100pt}
		% \setlength{\partopsep}{-20pt}
		\item \emph{Very Large-Scale Integration (VLSI) Placement Algorithms;}
		\item \emph{Physical aware Synthesis Flow ;}
		\item \emph{Timing Prediction and Static Timing Analysis.}
	\end{itemize}
	% \par 研究方向：
	% \par ~~超大规模集成电路布局算法研究;
	% \par ~~综合考量物理约束的综合流程研究;
	% \par ~~时序预测与静态时序分析算法研究.

	%
	\entry*[Sep 2017 -- Jun 2021]%
	\textbf{B.S., Fudan University}~~Microelectronic Science and Engineering.
	\par
	Thesis Title: \emph{Timing-Driven Detailed Placement for large-scale heterogeneous FPGAs}.
\end{rubric}
