module mod_16_updown(
input clk,rst,enb,
output reg [3:0] count
    );
    
    always@(posedge clk) begin
    
    if(rst)
    begin
    count <= 1'b0;
    end
    
    else if (enb)
    begin
    count <= count + 1'b1;
    end
    
    else 
    begin
    count <= count - 1'b1;
    end
    
    end
   
endmodule
