Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Feb 14 15:19:52 2022
| Host         : DESKTOP-NT56GQ3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file zeabus_hydrophone_timing_summary_routed.rpt -pb zeabus_hydrophone_timing_summary_routed.pb -rpx zeabus_hydrophone_timing_summary_routed.rpx -warn_on_violation
| Design       : zeabus_hydrophone
| Device       : 7a15t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (51)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (51)
-------------------------------
 There are 50 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (35)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 11 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.810      -74.412                     94                 2269        0.077        0.000                      0                 2269        7.313        0.000                       0                   941  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)       Period(ns)      Frequency(MHz)
-----             ------------       ----------      --------------
clk_in            {0.000 19.231}     38.462          26.000          
  CLKB_2_OBUF     {-3.906 3.906}     15.625          63.999          
  ifclk_out_OBUF  {0.000 7.813}      15.625          63.999          
  pll_fb          {0.000 19.231}     38.462          26.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                             14.171        0.000                       0                     2  
  CLKB_2_OBUF                                                                                                                                                      13.470        0.000                       0                     2  
  ifclk_out_OBUF       -1.810      -74.412                     94                 2266        0.077        0.000                      0                 2266        7.313        0.000                       0                   935  
  pll_fb                                                                                                                                                           14.171        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  ifclk_out_OBUF     ifclk_out_OBUF           1.348        0.000                      0                    3        1.180        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 19.231 }
Period(ns):         38.462
Sources:            { clk_in }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         38.462      36.307     BUFGCTRL_X0Y2   clock_buf/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         38.462      37.213     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        38.462      14.171     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKB_2_OBUF
  To Clock:  CLKB_2_OBUF

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKB_2_OBUF
Waveform(ns):       { -3.906 3.906 }
Period(ns):         15.625
Sources:            { PLLE2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         15.625      13.470     BUFGCTRL_X0Y1   CLKB_2_OBUF_BUFG_inst/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         15.625      14.376     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       15.625      144.375    PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  ifclk_out_OBUF
  To Clock:  ifclk_out_OBUF

Setup :           94  Failing Endpoints,  Worst Slack       -1.810ns,  Total Violation      -74.412ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.810ns  (required time - arrival time)
  Source:                 adc2/filter1/m_filter1/d_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/filter1/avg_binning1/d_acc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (ifclk_out_OBUF rise@15.625ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        17.473ns  (logic 7.104ns (40.657%)  route 10.369ns (59.343%))
  Logic Levels:           24  (CARRY4=14 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.026ns = ( 23.651 - 15.625 ) 
    Source Clock Delay      (SCD):    8.539ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.570     8.539    adc2/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X51Y8          FDRE                                         r  adc2/filter1/m_filter1/d_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          FDRE (Prop_fdre_C_Q)         0.419     8.958 r  adc2/filter1/m_filter1/d_reg[3][7]/Q
                         net (fo=9, routed)           0.897     9.855    adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_10__16[7]
    SLICE_X50Y8          LUT4 (Prop_lut4_I3_O)        0.299    10.154 r  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_5__17/O
                         net (fo=1, routed)           0.000    10.154    adc2/filter1/m_filter1/s1_1/dout_01_carry_i_5__17_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.530 r  adc2/filter1/m_filter1/s1_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    10.530    adc2/filter1/m_filter1/s1_1/dout_01_carry_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.759 r  adc2/filter1/m_filter1/s1_1/dout_01_carry__0/CO[2]
                         net (fo=112, routed)         0.785    11.544    adc2/filter1/m_filter1/s1_1/d_reg[2][12][0]
    SLICE_X48Y7          LUT3 (Prop_lut3_I2_O)        0.310    11.854 f  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_9__19/O
                         net (fo=8, routed)           0.620    12.474    adc2/filter1/m_filter1/s1_0/dout_01_carry_i_1__25
    SLICE_X51Y7          LUT6 (Prop_lut6_I3_O)        0.124    12.598 r  adc2/filter1/m_filter1/s1_0/dout_01_carry_i_1__20/O
                         net (fo=1, routed)           1.155    13.753    adc2/filter1/m_filter1/s2_0/DI[3]
    SLICE_X50Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.149 r  adc2/filter1/m_filter1/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    adc2/filter1/m_filter1/s2_0/dout_01_carry_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.378 r  adc2/filter1/m_filter1/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         0.953    15.330    adc2/filter1/m_filter1/s1_0/dout_01_carry__0_i_12__13[0]
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.310    15.640 r  adc2/filter1/m_filter1/s1_0/dout_01_carry_i_12__19/O
                         net (fo=2, routed)           0.715    16.356    adc2/filter1/m_filter1/s1_0/dout_01_carry_i_12__19_n_0
    SLICE_X49Y12         LUT4 (Prop_lut4_I2_O)        0.124    16.480 r  adc2/filter1/m_filter1/s1_0/dout_01_carry_i_5__21/O
                         net (fo=1, routed)           0.000    16.480    adc2/filter1/m_filter1/s3_1/dout_01_carry__0_1[3]
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.881 r  adc2/filter1/m_filter1/s3_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    16.881    adc2/filter1/m_filter1/s3_1/dout_01_carry_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.109 r  adc2/filter1/m_filter1/s3_1/dout_01_carry__0/CO[2]
                         net (fo=84, routed)          1.022    18.131    adc2/filter1/m_filter1/s1_1/d_acc0_carry__2_i_7__1_3[0]
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.313    18.444 r  adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_11__11/O
                         net (fo=1, routed)           0.452    18.896    adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_11__11_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124    19.020 r  adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_2__22/O
                         net (fo=1, routed)           1.042    20.062    adc2/filter1/m_filter1/s4_1/dout_01_carry__0_i_12__13[1]
    SLICE_X52Y12         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    20.595 r  adc2/filter1/m_filter1/s4_1/dout_01_carry__0/CO[2]
                         net (fo=14, routed)          0.669    21.263    adc2/filter1/m_filter1/s1_1/d_acc0_carry__2_i_7__1_4[0]
    SLICE_X54Y13         LUT6 (Prop_lut6_I5_O)        0.310    21.573 f  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_23__13/O
                         net (fo=3, routed)           1.012    22.585    adc2/filter1/m_filter1/s1_1/dout_01_carry_i_23__13_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I2_O)        0.124    22.709 r  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_3__25/O
                         net (fo=1, routed)           0.495    23.204    adc2/filter1/m_filter1/s5/dout_01_carry__0_0[1]
    SLICE_X53Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.711 r  adc2/filter1/m_filter1/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    23.711    adc2/filter1/m_filter1/s5/dout_01_carry_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.939 r  adc2/filter1/m_filter1/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.553    24.492    adc2/filter1/m_filter1/s1_1/CO[0]
    SLICE_X52Y13         LUT6 (Prop_lut6_I1_O)        0.313    24.805 r  adc2/filter1/m_filter1/s1_1/d_acc0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    24.805    adc2/filter1/avg_binning1/S[1]
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.338 r  adc2/filter1/avg_binning1/d_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000    25.338    adc2/filter1/avg_binning1/d_acc0_carry_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.455 r  adc2/filter1/avg_binning1/d_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.455    adc2/filter1/avg_binning1/d_acc0_carry__0_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.572 r  adc2/filter1/avg_binning1/d_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.572    adc2/filter1/avg_binning1/d_acc0_carry__1_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.689 r  adc2/filter1/avg_binning1/d_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.689    adc2/filter1/avg_binning1/d_acc0_carry__2_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.012 r  adc2/filter1/avg_binning1/d_acc0_carry__3/O[1]
                         net (fo=1, routed)           0.000    26.012    adc2/filter1/avg_binning1/d_acc[17]
    SLICE_X52Y17         FDRE                                         r  adc2/filter1/avg_binning1/d_acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.444    23.651    adc2/filter1/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X52Y17         FDRE                                         r  adc2/filter1/avg_binning1/d_acc_reg[17]/C
                         clock pessimism              0.481    24.132    
                         clock uncertainty           -0.039    24.093    
    SLICE_X52Y17         FDRE (Setup_fdre_C_D)        0.109    24.202    adc2/filter1/avg_binning1/d_acc_reg[17]
  -------------------------------------------------------------------
                         required time                         24.202    
                         arrival time                         -26.012    
  -------------------------------------------------------------------
                         slack                                 -1.810    

Slack (VIOLATED) :        -1.802ns  (required time - arrival time)
  Source:                 adc2/filter1/m_filter1/d_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/filter1/avg_binning1/d_acc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (ifclk_out_OBUF rise@15.625ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        17.465ns  (logic 7.096ns (40.629%)  route 10.369ns (59.371%))
  Logic Levels:           24  (CARRY4=14 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.026ns = ( 23.651 - 15.625 ) 
    Source Clock Delay      (SCD):    8.539ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.570     8.539    adc2/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X51Y8          FDRE                                         r  adc2/filter1/m_filter1/d_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          FDRE (Prop_fdre_C_Q)         0.419     8.958 r  adc2/filter1/m_filter1/d_reg[3][7]/Q
                         net (fo=9, routed)           0.897     9.855    adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_10__16[7]
    SLICE_X50Y8          LUT4 (Prop_lut4_I3_O)        0.299    10.154 r  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_5__17/O
                         net (fo=1, routed)           0.000    10.154    adc2/filter1/m_filter1/s1_1/dout_01_carry_i_5__17_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.530 r  adc2/filter1/m_filter1/s1_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    10.530    adc2/filter1/m_filter1/s1_1/dout_01_carry_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.759 r  adc2/filter1/m_filter1/s1_1/dout_01_carry__0/CO[2]
                         net (fo=112, routed)         0.785    11.544    adc2/filter1/m_filter1/s1_1/d_reg[2][12][0]
    SLICE_X48Y7          LUT3 (Prop_lut3_I2_O)        0.310    11.854 f  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_9__19/O
                         net (fo=8, routed)           0.620    12.474    adc2/filter1/m_filter1/s1_0/dout_01_carry_i_1__25
    SLICE_X51Y7          LUT6 (Prop_lut6_I3_O)        0.124    12.598 r  adc2/filter1/m_filter1/s1_0/dout_01_carry_i_1__20/O
                         net (fo=1, routed)           1.155    13.753    adc2/filter1/m_filter1/s2_0/DI[3]
    SLICE_X50Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.149 r  adc2/filter1/m_filter1/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    adc2/filter1/m_filter1/s2_0/dout_01_carry_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.378 r  adc2/filter1/m_filter1/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         0.953    15.330    adc2/filter1/m_filter1/s1_0/dout_01_carry__0_i_12__13[0]
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.310    15.640 r  adc2/filter1/m_filter1/s1_0/dout_01_carry_i_12__19/O
                         net (fo=2, routed)           0.715    16.356    adc2/filter1/m_filter1/s1_0/dout_01_carry_i_12__19_n_0
    SLICE_X49Y12         LUT4 (Prop_lut4_I2_O)        0.124    16.480 r  adc2/filter1/m_filter1/s1_0/dout_01_carry_i_5__21/O
                         net (fo=1, routed)           0.000    16.480    adc2/filter1/m_filter1/s3_1/dout_01_carry__0_1[3]
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.881 r  adc2/filter1/m_filter1/s3_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    16.881    adc2/filter1/m_filter1/s3_1/dout_01_carry_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.109 r  adc2/filter1/m_filter1/s3_1/dout_01_carry__0/CO[2]
                         net (fo=84, routed)          1.022    18.131    adc2/filter1/m_filter1/s1_1/d_acc0_carry__2_i_7__1_3[0]
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.313    18.444 r  adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_11__11/O
                         net (fo=1, routed)           0.452    18.896    adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_11__11_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124    19.020 r  adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_2__22/O
                         net (fo=1, routed)           1.042    20.062    adc2/filter1/m_filter1/s4_1/dout_01_carry__0_i_12__13[1]
    SLICE_X52Y12         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    20.595 r  adc2/filter1/m_filter1/s4_1/dout_01_carry__0/CO[2]
                         net (fo=14, routed)          0.669    21.263    adc2/filter1/m_filter1/s1_1/d_acc0_carry__2_i_7__1_4[0]
    SLICE_X54Y13         LUT6 (Prop_lut6_I5_O)        0.310    21.573 f  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_23__13/O
                         net (fo=3, routed)           1.012    22.585    adc2/filter1/m_filter1/s1_1/dout_01_carry_i_23__13_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I2_O)        0.124    22.709 r  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_3__25/O
                         net (fo=1, routed)           0.495    23.204    adc2/filter1/m_filter1/s5/dout_01_carry__0_0[1]
    SLICE_X53Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.711 r  adc2/filter1/m_filter1/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    23.711    adc2/filter1/m_filter1/s5/dout_01_carry_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.939 r  adc2/filter1/m_filter1/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.553    24.492    adc2/filter1/m_filter1/s1_1/CO[0]
    SLICE_X52Y13         LUT6 (Prop_lut6_I1_O)        0.313    24.805 r  adc2/filter1/m_filter1/s1_1/d_acc0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    24.805    adc2/filter1/avg_binning1/S[1]
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.338 r  adc2/filter1/avg_binning1/d_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000    25.338    adc2/filter1/avg_binning1/d_acc0_carry_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.455 r  adc2/filter1/avg_binning1/d_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.455    adc2/filter1/avg_binning1/d_acc0_carry__0_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.572 r  adc2/filter1/avg_binning1/d_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.572    adc2/filter1/avg_binning1/d_acc0_carry__1_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.689 r  adc2/filter1/avg_binning1/d_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.689    adc2/filter1/avg_binning1/d_acc0_carry__2_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.004 r  adc2/filter1/avg_binning1/d_acc0_carry__3/O[3]
                         net (fo=1, routed)           0.000    26.004    adc2/filter1/avg_binning1/d_acc[19]
    SLICE_X52Y17         FDRE                                         r  adc2/filter1/avg_binning1/d_acc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.444    23.651    adc2/filter1/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X52Y17         FDRE                                         r  adc2/filter1/avg_binning1/d_acc_reg[19]/C
                         clock pessimism              0.481    24.132    
                         clock uncertainty           -0.039    24.093    
    SLICE_X52Y17         FDRE (Setup_fdre_C_D)        0.109    24.202    adc2/filter1/avg_binning1/d_acc_reg[19]
  -------------------------------------------------------------------
                         required time                         24.202    
                         arrival time                         -26.004    
  -------------------------------------------------------------------
                         slack                                 -1.802    

Slack (VIOLATED) :        -1.726ns  (required time - arrival time)
  Source:                 adc2/filter1/m_filter1/d_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/filter1/avg_binning1/d_acc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (ifclk_out_OBUF rise@15.625ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        17.389ns  (logic 7.020ns (40.370%)  route 10.369ns (59.630%))
  Logic Levels:           24  (CARRY4=14 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.026ns = ( 23.651 - 15.625 ) 
    Source Clock Delay      (SCD):    8.539ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.570     8.539    adc2/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X51Y8          FDRE                                         r  adc2/filter1/m_filter1/d_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          FDRE (Prop_fdre_C_Q)         0.419     8.958 r  adc2/filter1/m_filter1/d_reg[3][7]/Q
                         net (fo=9, routed)           0.897     9.855    adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_10__16[7]
    SLICE_X50Y8          LUT4 (Prop_lut4_I3_O)        0.299    10.154 r  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_5__17/O
                         net (fo=1, routed)           0.000    10.154    adc2/filter1/m_filter1/s1_1/dout_01_carry_i_5__17_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.530 r  adc2/filter1/m_filter1/s1_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    10.530    adc2/filter1/m_filter1/s1_1/dout_01_carry_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.759 r  adc2/filter1/m_filter1/s1_1/dout_01_carry__0/CO[2]
                         net (fo=112, routed)         0.785    11.544    adc2/filter1/m_filter1/s1_1/d_reg[2][12][0]
    SLICE_X48Y7          LUT3 (Prop_lut3_I2_O)        0.310    11.854 f  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_9__19/O
                         net (fo=8, routed)           0.620    12.474    adc2/filter1/m_filter1/s1_0/dout_01_carry_i_1__25
    SLICE_X51Y7          LUT6 (Prop_lut6_I3_O)        0.124    12.598 r  adc2/filter1/m_filter1/s1_0/dout_01_carry_i_1__20/O
                         net (fo=1, routed)           1.155    13.753    adc2/filter1/m_filter1/s2_0/DI[3]
    SLICE_X50Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.149 r  adc2/filter1/m_filter1/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    adc2/filter1/m_filter1/s2_0/dout_01_carry_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.378 r  adc2/filter1/m_filter1/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         0.953    15.330    adc2/filter1/m_filter1/s1_0/dout_01_carry__0_i_12__13[0]
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.310    15.640 r  adc2/filter1/m_filter1/s1_0/dout_01_carry_i_12__19/O
                         net (fo=2, routed)           0.715    16.356    adc2/filter1/m_filter1/s1_0/dout_01_carry_i_12__19_n_0
    SLICE_X49Y12         LUT4 (Prop_lut4_I2_O)        0.124    16.480 r  adc2/filter1/m_filter1/s1_0/dout_01_carry_i_5__21/O
                         net (fo=1, routed)           0.000    16.480    adc2/filter1/m_filter1/s3_1/dout_01_carry__0_1[3]
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.881 r  adc2/filter1/m_filter1/s3_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    16.881    adc2/filter1/m_filter1/s3_1/dout_01_carry_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.109 r  adc2/filter1/m_filter1/s3_1/dout_01_carry__0/CO[2]
                         net (fo=84, routed)          1.022    18.131    adc2/filter1/m_filter1/s1_1/d_acc0_carry__2_i_7__1_3[0]
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.313    18.444 r  adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_11__11/O
                         net (fo=1, routed)           0.452    18.896    adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_11__11_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124    19.020 r  adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_2__22/O
                         net (fo=1, routed)           1.042    20.062    adc2/filter1/m_filter1/s4_1/dout_01_carry__0_i_12__13[1]
    SLICE_X52Y12         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    20.595 r  adc2/filter1/m_filter1/s4_1/dout_01_carry__0/CO[2]
                         net (fo=14, routed)          0.669    21.263    adc2/filter1/m_filter1/s1_1/d_acc0_carry__2_i_7__1_4[0]
    SLICE_X54Y13         LUT6 (Prop_lut6_I5_O)        0.310    21.573 f  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_23__13/O
                         net (fo=3, routed)           1.012    22.585    adc2/filter1/m_filter1/s1_1/dout_01_carry_i_23__13_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I2_O)        0.124    22.709 r  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_3__25/O
                         net (fo=1, routed)           0.495    23.204    adc2/filter1/m_filter1/s5/dout_01_carry__0_0[1]
    SLICE_X53Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.711 r  adc2/filter1/m_filter1/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    23.711    adc2/filter1/m_filter1/s5/dout_01_carry_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.939 r  adc2/filter1/m_filter1/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.553    24.492    adc2/filter1/m_filter1/s1_1/CO[0]
    SLICE_X52Y13         LUT6 (Prop_lut6_I1_O)        0.313    24.805 r  adc2/filter1/m_filter1/s1_1/d_acc0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    24.805    adc2/filter1/avg_binning1/S[1]
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.338 r  adc2/filter1/avg_binning1/d_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000    25.338    adc2/filter1/avg_binning1/d_acc0_carry_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.455 r  adc2/filter1/avg_binning1/d_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.455    adc2/filter1/avg_binning1/d_acc0_carry__0_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.572 r  adc2/filter1/avg_binning1/d_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.572    adc2/filter1/avg_binning1/d_acc0_carry__1_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.689 r  adc2/filter1/avg_binning1/d_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.689    adc2/filter1/avg_binning1/d_acc0_carry__2_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.928 r  adc2/filter1/avg_binning1/d_acc0_carry__3/O[2]
                         net (fo=1, routed)           0.000    25.928    adc2/filter1/avg_binning1/d_acc[18]
    SLICE_X52Y17         FDRE                                         r  adc2/filter1/avg_binning1/d_acc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.444    23.651    adc2/filter1/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X52Y17         FDRE                                         r  adc2/filter1/avg_binning1/d_acc_reg[18]/C
                         clock pessimism              0.481    24.132    
                         clock uncertainty           -0.039    24.093    
    SLICE_X52Y17         FDRE (Setup_fdre_C_D)        0.109    24.202    adc2/filter1/avg_binning1/d_acc_reg[18]
  -------------------------------------------------------------------
                         required time                         24.202    
                         arrival time                         -25.928    
  -------------------------------------------------------------------
                         slack                                 -1.726    

Slack (VIOLATED) :        -1.706ns  (required time - arrival time)
  Source:                 adc2/filter1/m_filter1/d_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/filter1/avg_binning1/d_acc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (ifclk_out_OBUF rise@15.625ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        17.369ns  (logic 7.000ns (40.301%)  route 10.369ns (59.699%))
  Logic Levels:           24  (CARRY4=14 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.026ns = ( 23.651 - 15.625 ) 
    Source Clock Delay      (SCD):    8.539ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.570     8.539    adc2/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X51Y8          FDRE                                         r  adc2/filter1/m_filter1/d_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          FDRE (Prop_fdre_C_Q)         0.419     8.958 r  adc2/filter1/m_filter1/d_reg[3][7]/Q
                         net (fo=9, routed)           0.897     9.855    adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_10__16[7]
    SLICE_X50Y8          LUT4 (Prop_lut4_I3_O)        0.299    10.154 r  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_5__17/O
                         net (fo=1, routed)           0.000    10.154    adc2/filter1/m_filter1/s1_1/dout_01_carry_i_5__17_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.530 r  adc2/filter1/m_filter1/s1_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    10.530    adc2/filter1/m_filter1/s1_1/dout_01_carry_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.759 r  adc2/filter1/m_filter1/s1_1/dout_01_carry__0/CO[2]
                         net (fo=112, routed)         0.785    11.544    adc2/filter1/m_filter1/s1_1/d_reg[2][12][0]
    SLICE_X48Y7          LUT3 (Prop_lut3_I2_O)        0.310    11.854 f  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_9__19/O
                         net (fo=8, routed)           0.620    12.474    adc2/filter1/m_filter1/s1_0/dout_01_carry_i_1__25
    SLICE_X51Y7          LUT6 (Prop_lut6_I3_O)        0.124    12.598 r  adc2/filter1/m_filter1/s1_0/dout_01_carry_i_1__20/O
                         net (fo=1, routed)           1.155    13.753    adc2/filter1/m_filter1/s2_0/DI[3]
    SLICE_X50Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.149 r  adc2/filter1/m_filter1/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    adc2/filter1/m_filter1/s2_0/dout_01_carry_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.378 r  adc2/filter1/m_filter1/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         0.953    15.330    adc2/filter1/m_filter1/s1_0/dout_01_carry__0_i_12__13[0]
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.310    15.640 r  adc2/filter1/m_filter1/s1_0/dout_01_carry_i_12__19/O
                         net (fo=2, routed)           0.715    16.356    adc2/filter1/m_filter1/s1_0/dout_01_carry_i_12__19_n_0
    SLICE_X49Y12         LUT4 (Prop_lut4_I2_O)        0.124    16.480 r  adc2/filter1/m_filter1/s1_0/dout_01_carry_i_5__21/O
                         net (fo=1, routed)           0.000    16.480    adc2/filter1/m_filter1/s3_1/dout_01_carry__0_1[3]
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.881 r  adc2/filter1/m_filter1/s3_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    16.881    adc2/filter1/m_filter1/s3_1/dout_01_carry_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.109 r  adc2/filter1/m_filter1/s3_1/dout_01_carry__0/CO[2]
                         net (fo=84, routed)          1.022    18.131    adc2/filter1/m_filter1/s1_1/d_acc0_carry__2_i_7__1_3[0]
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.313    18.444 r  adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_11__11/O
                         net (fo=1, routed)           0.452    18.896    adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_11__11_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124    19.020 r  adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_2__22/O
                         net (fo=1, routed)           1.042    20.062    adc2/filter1/m_filter1/s4_1/dout_01_carry__0_i_12__13[1]
    SLICE_X52Y12         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    20.595 r  adc2/filter1/m_filter1/s4_1/dout_01_carry__0/CO[2]
                         net (fo=14, routed)          0.669    21.263    adc2/filter1/m_filter1/s1_1/d_acc0_carry__2_i_7__1_4[0]
    SLICE_X54Y13         LUT6 (Prop_lut6_I5_O)        0.310    21.573 f  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_23__13/O
                         net (fo=3, routed)           1.012    22.585    adc2/filter1/m_filter1/s1_1/dout_01_carry_i_23__13_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I2_O)        0.124    22.709 r  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_3__25/O
                         net (fo=1, routed)           0.495    23.204    adc2/filter1/m_filter1/s5/dout_01_carry__0_0[1]
    SLICE_X53Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.711 r  adc2/filter1/m_filter1/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    23.711    adc2/filter1/m_filter1/s5/dout_01_carry_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.939 r  adc2/filter1/m_filter1/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.553    24.492    adc2/filter1/m_filter1/s1_1/CO[0]
    SLICE_X52Y13         LUT6 (Prop_lut6_I1_O)        0.313    24.805 r  adc2/filter1/m_filter1/s1_1/d_acc0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    24.805    adc2/filter1/avg_binning1/S[1]
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.338 r  adc2/filter1/avg_binning1/d_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000    25.338    adc2/filter1/avg_binning1/d_acc0_carry_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.455 r  adc2/filter1/avg_binning1/d_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.455    adc2/filter1/avg_binning1/d_acc0_carry__0_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.572 r  adc2/filter1/avg_binning1/d_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.572    adc2/filter1/avg_binning1/d_acc0_carry__1_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.689 r  adc2/filter1/avg_binning1/d_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.689    adc2/filter1/avg_binning1/d_acc0_carry__2_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.908 r  adc2/filter1/avg_binning1/d_acc0_carry__3/O[0]
                         net (fo=1, routed)           0.000    25.908    adc2/filter1/avg_binning1/d_acc[16]
    SLICE_X52Y17         FDRE                                         r  adc2/filter1/avg_binning1/d_acc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.444    23.651    adc2/filter1/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X52Y17         FDRE                                         r  adc2/filter1/avg_binning1/d_acc_reg[16]/C
                         clock pessimism              0.481    24.132    
                         clock uncertainty           -0.039    24.093    
    SLICE_X52Y17         FDRE (Setup_fdre_C_D)        0.109    24.202    adc2/filter1/avg_binning1/d_acc_reg[16]
  -------------------------------------------------------------------
                         required time                         24.202    
                         arrival time                         -25.908    
  -------------------------------------------------------------------
                         slack                                 -1.706    

Slack (VIOLATED) :        -1.692ns  (required time - arrival time)
  Source:                 adc2/filter1/m_filter1/d_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/filter1/avg_binning1/d_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (ifclk_out_OBUF rise@15.625ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        17.356ns  (logic 6.987ns (40.257%)  route 10.369ns (59.743%))
  Logic Levels:           23  (CARRY4=13 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.027ns = ( 23.652 - 15.625 ) 
    Source Clock Delay      (SCD):    8.539ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.570     8.539    adc2/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X51Y8          FDRE                                         r  adc2/filter1/m_filter1/d_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          FDRE (Prop_fdre_C_Q)         0.419     8.958 r  adc2/filter1/m_filter1/d_reg[3][7]/Q
                         net (fo=9, routed)           0.897     9.855    adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_10__16[7]
    SLICE_X50Y8          LUT4 (Prop_lut4_I3_O)        0.299    10.154 r  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_5__17/O
                         net (fo=1, routed)           0.000    10.154    adc2/filter1/m_filter1/s1_1/dout_01_carry_i_5__17_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.530 r  adc2/filter1/m_filter1/s1_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    10.530    adc2/filter1/m_filter1/s1_1/dout_01_carry_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.759 r  adc2/filter1/m_filter1/s1_1/dout_01_carry__0/CO[2]
                         net (fo=112, routed)         0.785    11.544    adc2/filter1/m_filter1/s1_1/d_reg[2][12][0]
    SLICE_X48Y7          LUT3 (Prop_lut3_I2_O)        0.310    11.854 f  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_9__19/O
                         net (fo=8, routed)           0.620    12.474    adc2/filter1/m_filter1/s1_0/dout_01_carry_i_1__25
    SLICE_X51Y7          LUT6 (Prop_lut6_I3_O)        0.124    12.598 r  adc2/filter1/m_filter1/s1_0/dout_01_carry_i_1__20/O
                         net (fo=1, routed)           1.155    13.753    adc2/filter1/m_filter1/s2_0/DI[3]
    SLICE_X50Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.149 r  adc2/filter1/m_filter1/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    adc2/filter1/m_filter1/s2_0/dout_01_carry_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.378 r  adc2/filter1/m_filter1/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         0.953    15.330    adc2/filter1/m_filter1/s1_0/dout_01_carry__0_i_12__13[0]
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.310    15.640 r  adc2/filter1/m_filter1/s1_0/dout_01_carry_i_12__19/O
                         net (fo=2, routed)           0.715    16.356    adc2/filter1/m_filter1/s1_0/dout_01_carry_i_12__19_n_0
    SLICE_X49Y12         LUT4 (Prop_lut4_I2_O)        0.124    16.480 r  adc2/filter1/m_filter1/s1_0/dout_01_carry_i_5__21/O
                         net (fo=1, routed)           0.000    16.480    adc2/filter1/m_filter1/s3_1/dout_01_carry__0_1[3]
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.881 r  adc2/filter1/m_filter1/s3_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    16.881    adc2/filter1/m_filter1/s3_1/dout_01_carry_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.109 r  adc2/filter1/m_filter1/s3_1/dout_01_carry__0/CO[2]
                         net (fo=84, routed)          1.022    18.131    adc2/filter1/m_filter1/s1_1/d_acc0_carry__2_i_7__1_3[0]
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.313    18.444 r  adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_11__11/O
                         net (fo=1, routed)           0.452    18.896    adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_11__11_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124    19.020 r  adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_2__22/O
                         net (fo=1, routed)           1.042    20.062    adc2/filter1/m_filter1/s4_1/dout_01_carry__0_i_12__13[1]
    SLICE_X52Y12         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    20.595 r  adc2/filter1/m_filter1/s4_1/dout_01_carry__0/CO[2]
                         net (fo=14, routed)          0.669    21.263    adc2/filter1/m_filter1/s1_1/d_acc0_carry__2_i_7__1_4[0]
    SLICE_X54Y13         LUT6 (Prop_lut6_I5_O)        0.310    21.573 f  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_23__13/O
                         net (fo=3, routed)           1.012    22.585    adc2/filter1/m_filter1/s1_1/dout_01_carry_i_23__13_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I2_O)        0.124    22.709 r  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_3__25/O
                         net (fo=1, routed)           0.495    23.204    adc2/filter1/m_filter1/s5/dout_01_carry__0_0[1]
    SLICE_X53Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.711 r  adc2/filter1/m_filter1/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    23.711    adc2/filter1/m_filter1/s5/dout_01_carry_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.939 r  adc2/filter1/m_filter1/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.553    24.492    adc2/filter1/m_filter1/s1_1/CO[0]
    SLICE_X52Y13         LUT6 (Prop_lut6_I1_O)        0.313    24.805 r  adc2/filter1/m_filter1/s1_1/d_acc0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    24.805    adc2/filter1/avg_binning1/S[1]
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.338 r  adc2/filter1/avg_binning1/d_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000    25.338    adc2/filter1/avg_binning1/d_acc0_carry_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.455 r  adc2/filter1/avg_binning1/d_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.455    adc2/filter1/avg_binning1/d_acc0_carry__0_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.572 r  adc2/filter1/avg_binning1/d_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.572    adc2/filter1/avg_binning1/d_acc0_carry__1_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.895 r  adc2/filter1/avg_binning1/d_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000    25.895    adc2/filter1/avg_binning1/d_acc[13]
    SLICE_X52Y16         FDRE                                         r  adc2/filter1/avg_binning1/d_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.445    23.652    adc2/filter1/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X52Y16         FDRE                                         r  adc2/filter1/avg_binning1/d_acc_reg[13]/C
                         clock pessimism              0.481    24.133    
                         clock uncertainty           -0.039    24.094    
    SLICE_X52Y16         FDRE (Setup_fdre_C_D)        0.109    24.203    adc2/filter1/avg_binning1/d_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         24.203    
                         arrival time                         -25.895    
  -------------------------------------------------------------------
                         slack                                 -1.692    

Slack (VIOLATED) :        -1.684ns  (required time - arrival time)
  Source:                 adc2/filter1/m_filter1/d_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/filter1/avg_binning1/d_acc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (ifclk_out_OBUF rise@15.625ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        17.348ns  (logic 6.979ns (40.229%)  route 10.369ns (59.771%))
  Logic Levels:           23  (CARRY4=13 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.027ns = ( 23.652 - 15.625 ) 
    Source Clock Delay      (SCD):    8.539ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.570     8.539    adc2/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X51Y8          FDRE                                         r  adc2/filter1/m_filter1/d_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          FDRE (Prop_fdre_C_Q)         0.419     8.958 r  adc2/filter1/m_filter1/d_reg[3][7]/Q
                         net (fo=9, routed)           0.897     9.855    adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_10__16[7]
    SLICE_X50Y8          LUT4 (Prop_lut4_I3_O)        0.299    10.154 r  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_5__17/O
                         net (fo=1, routed)           0.000    10.154    adc2/filter1/m_filter1/s1_1/dout_01_carry_i_5__17_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.530 r  adc2/filter1/m_filter1/s1_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    10.530    adc2/filter1/m_filter1/s1_1/dout_01_carry_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.759 r  adc2/filter1/m_filter1/s1_1/dout_01_carry__0/CO[2]
                         net (fo=112, routed)         0.785    11.544    adc2/filter1/m_filter1/s1_1/d_reg[2][12][0]
    SLICE_X48Y7          LUT3 (Prop_lut3_I2_O)        0.310    11.854 f  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_9__19/O
                         net (fo=8, routed)           0.620    12.474    adc2/filter1/m_filter1/s1_0/dout_01_carry_i_1__25
    SLICE_X51Y7          LUT6 (Prop_lut6_I3_O)        0.124    12.598 r  adc2/filter1/m_filter1/s1_0/dout_01_carry_i_1__20/O
                         net (fo=1, routed)           1.155    13.753    adc2/filter1/m_filter1/s2_0/DI[3]
    SLICE_X50Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.149 r  adc2/filter1/m_filter1/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    adc2/filter1/m_filter1/s2_0/dout_01_carry_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.378 r  adc2/filter1/m_filter1/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         0.953    15.330    adc2/filter1/m_filter1/s1_0/dout_01_carry__0_i_12__13[0]
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.310    15.640 r  adc2/filter1/m_filter1/s1_0/dout_01_carry_i_12__19/O
                         net (fo=2, routed)           0.715    16.356    adc2/filter1/m_filter1/s1_0/dout_01_carry_i_12__19_n_0
    SLICE_X49Y12         LUT4 (Prop_lut4_I2_O)        0.124    16.480 r  adc2/filter1/m_filter1/s1_0/dout_01_carry_i_5__21/O
                         net (fo=1, routed)           0.000    16.480    adc2/filter1/m_filter1/s3_1/dout_01_carry__0_1[3]
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.881 r  adc2/filter1/m_filter1/s3_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    16.881    adc2/filter1/m_filter1/s3_1/dout_01_carry_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.109 r  adc2/filter1/m_filter1/s3_1/dout_01_carry__0/CO[2]
                         net (fo=84, routed)          1.022    18.131    adc2/filter1/m_filter1/s1_1/d_acc0_carry__2_i_7__1_3[0]
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.313    18.444 r  adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_11__11/O
                         net (fo=1, routed)           0.452    18.896    adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_11__11_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124    19.020 r  adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_2__22/O
                         net (fo=1, routed)           1.042    20.062    adc2/filter1/m_filter1/s4_1/dout_01_carry__0_i_12__13[1]
    SLICE_X52Y12         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    20.595 r  adc2/filter1/m_filter1/s4_1/dout_01_carry__0/CO[2]
                         net (fo=14, routed)          0.669    21.263    adc2/filter1/m_filter1/s1_1/d_acc0_carry__2_i_7__1_4[0]
    SLICE_X54Y13         LUT6 (Prop_lut6_I5_O)        0.310    21.573 f  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_23__13/O
                         net (fo=3, routed)           1.012    22.585    adc2/filter1/m_filter1/s1_1/dout_01_carry_i_23__13_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I2_O)        0.124    22.709 r  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_3__25/O
                         net (fo=1, routed)           0.495    23.204    adc2/filter1/m_filter1/s5/dout_01_carry__0_0[1]
    SLICE_X53Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.711 r  adc2/filter1/m_filter1/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    23.711    adc2/filter1/m_filter1/s5/dout_01_carry_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.939 r  adc2/filter1/m_filter1/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.553    24.492    adc2/filter1/m_filter1/s1_1/CO[0]
    SLICE_X52Y13         LUT6 (Prop_lut6_I1_O)        0.313    24.805 r  adc2/filter1/m_filter1/s1_1/d_acc0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    24.805    adc2/filter1/avg_binning1/S[1]
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.338 r  adc2/filter1/avg_binning1/d_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000    25.338    adc2/filter1/avg_binning1/d_acc0_carry_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.455 r  adc2/filter1/avg_binning1/d_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.455    adc2/filter1/avg_binning1/d_acc0_carry__0_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.572 r  adc2/filter1/avg_binning1/d_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.572    adc2/filter1/avg_binning1/d_acc0_carry__1_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.887 r  adc2/filter1/avg_binning1/d_acc0_carry__2/O[3]
                         net (fo=1, routed)           0.000    25.887    adc2/filter1/avg_binning1/d_acc[15]
    SLICE_X52Y16         FDRE                                         r  adc2/filter1/avg_binning1/d_acc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.445    23.652    adc2/filter1/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X52Y16         FDRE                                         r  adc2/filter1/avg_binning1/d_acc_reg[15]/C
                         clock pessimism              0.481    24.133    
                         clock uncertainty           -0.039    24.094    
    SLICE_X52Y16         FDRE (Setup_fdre_C_D)        0.109    24.203    adc2/filter1/avg_binning1/d_acc_reg[15]
  -------------------------------------------------------------------
                         required time                         24.203    
                         arrival time                         -25.887    
  -------------------------------------------------------------------
                         slack                                 -1.684    

Slack (VIOLATED) :        -1.608ns  (required time - arrival time)
  Source:                 adc2/filter1/m_filter1/d_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/filter1/avg_binning1/d_acc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (ifclk_out_OBUF rise@15.625ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        17.272ns  (logic 6.903ns (39.966%)  route 10.369ns (60.034%))
  Logic Levels:           23  (CARRY4=13 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.027ns = ( 23.652 - 15.625 ) 
    Source Clock Delay      (SCD):    8.539ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.570     8.539    adc2/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X51Y8          FDRE                                         r  adc2/filter1/m_filter1/d_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          FDRE (Prop_fdre_C_Q)         0.419     8.958 r  adc2/filter1/m_filter1/d_reg[3][7]/Q
                         net (fo=9, routed)           0.897     9.855    adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_10__16[7]
    SLICE_X50Y8          LUT4 (Prop_lut4_I3_O)        0.299    10.154 r  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_5__17/O
                         net (fo=1, routed)           0.000    10.154    adc2/filter1/m_filter1/s1_1/dout_01_carry_i_5__17_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.530 r  adc2/filter1/m_filter1/s1_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    10.530    adc2/filter1/m_filter1/s1_1/dout_01_carry_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.759 r  adc2/filter1/m_filter1/s1_1/dout_01_carry__0/CO[2]
                         net (fo=112, routed)         0.785    11.544    adc2/filter1/m_filter1/s1_1/d_reg[2][12][0]
    SLICE_X48Y7          LUT3 (Prop_lut3_I2_O)        0.310    11.854 f  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_9__19/O
                         net (fo=8, routed)           0.620    12.474    adc2/filter1/m_filter1/s1_0/dout_01_carry_i_1__25
    SLICE_X51Y7          LUT6 (Prop_lut6_I3_O)        0.124    12.598 r  adc2/filter1/m_filter1/s1_0/dout_01_carry_i_1__20/O
                         net (fo=1, routed)           1.155    13.753    adc2/filter1/m_filter1/s2_0/DI[3]
    SLICE_X50Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.149 r  adc2/filter1/m_filter1/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    adc2/filter1/m_filter1/s2_0/dout_01_carry_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.378 r  adc2/filter1/m_filter1/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         0.953    15.330    adc2/filter1/m_filter1/s1_0/dout_01_carry__0_i_12__13[0]
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.310    15.640 r  adc2/filter1/m_filter1/s1_0/dout_01_carry_i_12__19/O
                         net (fo=2, routed)           0.715    16.356    adc2/filter1/m_filter1/s1_0/dout_01_carry_i_12__19_n_0
    SLICE_X49Y12         LUT4 (Prop_lut4_I2_O)        0.124    16.480 r  adc2/filter1/m_filter1/s1_0/dout_01_carry_i_5__21/O
                         net (fo=1, routed)           0.000    16.480    adc2/filter1/m_filter1/s3_1/dout_01_carry__0_1[3]
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.881 r  adc2/filter1/m_filter1/s3_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    16.881    adc2/filter1/m_filter1/s3_1/dout_01_carry_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.109 r  adc2/filter1/m_filter1/s3_1/dout_01_carry__0/CO[2]
                         net (fo=84, routed)          1.022    18.131    adc2/filter1/m_filter1/s1_1/d_acc0_carry__2_i_7__1_3[0]
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.313    18.444 r  adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_11__11/O
                         net (fo=1, routed)           0.452    18.896    adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_11__11_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124    19.020 r  adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_2__22/O
                         net (fo=1, routed)           1.042    20.062    adc2/filter1/m_filter1/s4_1/dout_01_carry__0_i_12__13[1]
    SLICE_X52Y12         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    20.595 r  adc2/filter1/m_filter1/s4_1/dout_01_carry__0/CO[2]
                         net (fo=14, routed)          0.669    21.263    adc2/filter1/m_filter1/s1_1/d_acc0_carry__2_i_7__1_4[0]
    SLICE_X54Y13         LUT6 (Prop_lut6_I5_O)        0.310    21.573 f  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_23__13/O
                         net (fo=3, routed)           1.012    22.585    adc2/filter1/m_filter1/s1_1/dout_01_carry_i_23__13_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I2_O)        0.124    22.709 r  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_3__25/O
                         net (fo=1, routed)           0.495    23.204    adc2/filter1/m_filter1/s5/dout_01_carry__0_0[1]
    SLICE_X53Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.711 r  adc2/filter1/m_filter1/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    23.711    adc2/filter1/m_filter1/s5/dout_01_carry_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.939 r  adc2/filter1/m_filter1/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.553    24.492    adc2/filter1/m_filter1/s1_1/CO[0]
    SLICE_X52Y13         LUT6 (Prop_lut6_I1_O)        0.313    24.805 r  adc2/filter1/m_filter1/s1_1/d_acc0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    24.805    adc2/filter1/avg_binning1/S[1]
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.338 r  adc2/filter1/avg_binning1/d_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000    25.338    adc2/filter1/avg_binning1/d_acc0_carry_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.455 r  adc2/filter1/avg_binning1/d_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.455    adc2/filter1/avg_binning1/d_acc0_carry__0_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.572 r  adc2/filter1/avg_binning1/d_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.572    adc2/filter1/avg_binning1/d_acc0_carry__1_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.811 r  adc2/filter1/avg_binning1/d_acc0_carry__2/O[2]
                         net (fo=1, routed)           0.000    25.811    adc2/filter1/avg_binning1/d_acc[14]
    SLICE_X52Y16         FDRE                                         r  adc2/filter1/avg_binning1/d_acc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.445    23.652    adc2/filter1/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X52Y16         FDRE                                         r  adc2/filter1/avg_binning1/d_acc_reg[14]/C
                         clock pessimism              0.481    24.133    
                         clock uncertainty           -0.039    24.094    
    SLICE_X52Y16         FDRE (Setup_fdre_C_D)        0.109    24.203    adc2/filter1/avg_binning1/d_acc_reg[14]
  -------------------------------------------------------------------
                         required time                         24.203    
                         arrival time                         -25.811    
  -------------------------------------------------------------------
                         slack                                 -1.608    

Slack (VIOLATED) :        -1.588ns  (required time - arrival time)
  Source:                 adc2/filter1/m_filter1/d_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/filter1/avg_binning1/d_acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (ifclk_out_OBUF rise@15.625ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        17.252ns  (logic 6.883ns (39.896%)  route 10.369ns (60.104%))
  Logic Levels:           23  (CARRY4=13 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.027ns = ( 23.652 - 15.625 ) 
    Source Clock Delay      (SCD):    8.539ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.570     8.539    adc2/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X51Y8          FDRE                                         r  adc2/filter1/m_filter1/d_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          FDRE (Prop_fdre_C_Q)         0.419     8.958 r  adc2/filter1/m_filter1/d_reg[3][7]/Q
                         net (fo=9, routed)           0.897     9.855    adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_10__16[7]
    SLICE_X50Y8          LUT4 (Prop_lut4_I3_O)        0.299    10.154 r  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_5__17/O
                         net (fo=1, routed)           0.000    10.154    adc2/filter1/m_filter1/s1_1/dout_01_carry_i_5__17_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.530 r  adc2/filter1/m_filter1/s1_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    10.530    adc2/filter1/m_filter1/s1_1/dout_01_carry_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.759 r  adc2/filter1/m_filter1/s1_1/dout_01_carry__0/CO[2]
                         net (fo=112, routed)         0.785    11.544    adc2/filter1/m_filter1/s1_1/d_reg[2][12][0]
    SLICE_X48Y7          LUT3 (Prop_lut3_I2_O)        0.310    11.854 f  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_9__19/O
                         net (fo=8, routed)           0.620    12.474    adc2/filter1/m_filter1/s1_0/dout_01_carry_i_1__25
    SLICE_X51Y7          LUT6 (Prop_lut6_I3_O)        0.124    12.598 r  adc2/filter1/m_filter1/s1_0/dout_01_carry_i_1__20/O
                         net (fo=1, routed)           1.155    13.753    adc2/filter1/m_filter1/s2_0/DI[3]
    SLICE_X50Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.149 r  adc2/filter1/m_filter1/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    adc2/filter1/m_filter1/s2_0/dout_01_carry_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.378 r  adc2/filter1/m_filter1/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         0.953    15.330    adc2/filter1/m_filter1/s1_0/dout_01_carry__0_i_12__13[0]
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.310    15.640 r  adc2/filter1/m_filter1/s1_0/dout_01_carry_i_12__19/O
                         net (fo=2, routed)           0.715    16.356    adc2/filter1/m_filter1/s1_0/dout_01_carry_i_12__19_n_0
    SLICE_X49Y12         LUT4 (Prop_lut4_I2_O)        0.124    16.480 r  adc2/filter1/m_filter1/s1_0/dout_01_carry_i_5__21/O
                         net (fo=1, routed)           0.000    16.480    adc2/filter1/m_filter1/s3_1/dout_01_carry__0_1[3]
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.881 r  adc2/filter1/m_filter1/s3_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    16.881    adc2/filter1/m_filter1/s3_1/dout_01_carry_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.109 r  adc2/filter1/m_filter1/s3_1/dout_01_carry__0/CO[2]
                         net (fo=84, routed)          1.022    18.131    adc2/filter1/m_filter1/s1_1/d_acc0_carry__2_i_7__1_3[0]
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.313    18.444 r  adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_11__11/O
                         net (fo=1, routed)           0.452    18.896    adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_11__11_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124    19.020 r  adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_2__22/O
                         net (fo=1, routed)           1.042    20.062    adc2/filter1/m_filter1/s4_1/dout_01_carry__0_i_12__13[1]
    SLICE_X52Y12         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    20.595 r  adc2/filter1/m_filter1/s4_1/dout_01_carry__0/CO[2]
                         net (fo=14, routed)          0.669    21.263    adc2/filter1/m_filter1/s1_1/d_acc0_carry__2_i_7__1_4[0]
    SLICE_X54Y13         LUT6 (Prop_lut6_I5_O)        0.310    21.573 f  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_23__13/O
                         net (fo=3, routed)           1.012    22.585    adc2/filter1/m_filter1/s1_1/dout_01_carry_i_23__13_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I2_O)        0.124    22.709 r  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_3__25/O
                         net (fo=1, routed)           0.495    23.204    adc2/filter1/m_filter1/s5/dout_01_carry__0_0[1]
    SLICE_X53Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.711 r  adc2/filter1/m_filter1/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    23.711    adc2/filter1/m_filter1/s5/dout_01_carry_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.939 r  adc2/filter1/m_filter1/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.553    24.492    adc2/filter1/m_filter1/s1_1/CO[0]
    SLICE_X52Y13         LUT6 (Prop_lut6_I1_O)        0.313    24.805 r  adc2/filter1/m_filter1/s1_1/d_acc0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    24.805    adc2/filter1/avg_binning1/S[1]
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.338 r  adc2/filter1/avg_binning1/d_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000    25.338    adc2/filter1/avg_binning1/d_acc0_carry_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.455 r  adc2/filter1/avg_binning1/d_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.455    adc2/filter1/avg_binning1/d_acc0_carry__0_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.572 r  adc2/filter1/avg_binning1/d_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.572    adc2/filter1/avg_binning1/d_acc0_carry__1_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.791 r  adc2/filter1/avg_binning1/d_acc0_carry__2/O[0]
                         net (fo=1, routed)           0.000    25.791    adc2/filter1/avg_binning1/d_acc[12]
    SLICE_X52Y16         FDRE                                         r  adc2/filter1/avg_binning1/d_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.445    23.652    adc2/filter1/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X52Y16         FDRE                                         r  adc2/filter1/avg_binning1/d_acc_reg[12]/C
                         clock pessimism              0.481    24.133    
                         clock uncertainty           -0.039    24.094    
    SLICE_X52Y16         FDRE (Setup_fdre_C_D)        0.109    24.203    adc2/filter1/avg_binning1/d_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         24.203    
                         arrival time                         -25.791    
  -------------------------------------------------------------------
                         slack                                 -1.588    

Slack (VIOLATED) :        -1.574ns  (required time - arrival time)
  Source:                 adc2/filter1/m_filter1/d_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/filter1/avg_binning1/d_acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (ifclk_out_OBUF rise@15.625ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        17.239ns  (logic 6.870ns (39.851%)  route 10.369ns (60.149%))
  Logic Levels:           22  (CARRY4=12 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.028ns = ( 23.653 - 15.625 ) 
    Source Clock Delay      (SCD):    8.539ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.570     8.539    adc2/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X51Y8          FDRE                                         r  adc2/filter1/m_filter1/d_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          FDRE (Prop_fdre_C_Q)         0.419     8.958 r  adc2/filter1/m_filter1/d_reg[3][7]/Q
                         net (fo=9, routed)           0.897     9.855    adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_10__16[7]
    SLICE_X50Y8          LUT4 (Prop_lut4_I3_O)        0.299    10.154 r  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_5__17/O
                         net (fo=1, routed)           0.000    10.154    adc2/filter1/m_filter1/s1_1/dout_01_carry_i_5__17_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.530 r  adc2/filter1/m_filter1/s1_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    10.530    adc2/filter1/m_filter1/s1_1/dout_01_carry_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.759 r  adc2/filter1/m_filter1/s1_1/dout_01_carry__0/CO[2]
                         net (fo=112, routed)         0.785    11.544    adc2/filter1/m_filter1/s1_1/d_reg[2][12][0]
    SLICE_X48Y7          LUT3 (Prop_lut3_I2_O)        0.310    11.854 f  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_9__19/O
                         net (fo=8, routed)           0.620    12.474    adc2/filter1/m_filter1/s1_0/dout_01_carry_i_1__25
    SLICE_X51Y7          LUT6 (Prop_lut6_I3_O)        0.124    12.598 r  adc2/filter1/m_filter1/s1_0/dout_01_carry_i_1__20/O
                         net (fo=1, routed)           1.155    13.753    adc2/filter1/m_filter1/s2_0/DI[3]
    SLICE_X50Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.149 r  adc2/filter1/m_filter1/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    adc2/filter1/m_filter1/s2_0/dout_01_carry_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.378 r  adc2/filter1/m_filter1/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         0.953    15.330    adc2/filter1/m_filter1/s1_0/dout_01_carry__0_i_12__13[0]
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.310    15.640 r  adc2/filter1/m_filter1/s1_0/dout_01_carry_i_12__19/O
                         net (fo=2, routed)           0.715    16.356    adc2/filter1/m_filter1/s1_0/dout_01_carry_i_12__19_n_0
    SLICE_X49Y12         LUT4 (Prop_lut4_I2_O)        0.124    16.480 r  adc2/filter1/m_filter1/s1_0/dout_01_carry_i_5__21/O
                         net (fo=1, routed)           0.000    16.480    adc2/filter1/m_filter1/s3_1/dout_01_carry__0_1[3]
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.881 r  adc2/filter1/m_filter1/s3_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    16.881    adc2/filter1/m_filter1/s3_1/dout_01_carry_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.109 r  adc2/filter1/m_filter1/s3_1/dout_01_carry__0/CO[2]
                         net (fo=84, routed)          1.022    18.131    adc2/filter1/m_filter1/s1_1/d_acc0_carry__2_i_7__1_3[0]
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.313    18.444 r  adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_11__11/O
                         net (fo=1, routed)           0.452    18.896    adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_11__11_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124    19.020 r  adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_2__22/O
                         net (fo=1, routed)           1.042    20.062    adc2/filter1/m_filter1/s4_1/dout_01_carry__0_i_12__13[1]
    SLICE_X52Y12         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    20.595 r  adc2/filter1/m_filter1/s4_1/dout_01_carry__0/CO[2]
                         net (fo=14, routed)          0.669    21.263    adc2/filter1/m_filter1/s1_1/d_acc0_carry__2_i_7__1_4[0]
    SLICE_X54Y13         LUT6 (Prop_lut6_I5_O)        0.310    21.573 f  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_23__13/O
                         net (fo=3, routed)           1.012    22.585    adc2/filter1/m_filter1/s1_1/dout_01_carry_i_23__13_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I2_O)        0.124    22.709 r  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_3__25/O
                         net (fo=1, routed)           0.495    23.204    adc2/filter1/m_filter1/s5/dout_01_carry__0_0[1]
    SLICE_X53Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.711 r  adc2/filter1/m_filter1/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    23.711    adc2/filter1/m_filter1/s5/dout_01_carry_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.939 r  adc2/filter1/m_filter1/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.553    24.492    adc2/filter1/m_filter1/s1_1/CO[0]
    SLICE_X52Y13         LUT6 (Prop_lut6_I1_O)        0.313    24.805 r  adc2/filter1/m_filter1/s1_1/d_acc0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    24.805    adc2/filter1/avg_binning1/S[1]
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.338 r  adc2/filter1/avg_binning1/d_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000    25.338    adc2/filter1/avg_binning1/d_acc0_carry_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.455 r  adc2/filter1/avg_binning1/d_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.455    adc2/filter1/avg_binning1/d_acc0_carry__0_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.778 r  adc2/filter1/avg_binning1/d_acc0_carry__1/O[1]
                         net (fo=1, routed)           0.000    25.778    adc2/filter1/avg_binning1/d_acc[9]
    SLICE_X52Y15         FDRE                                         r  adc2/filter1/avg_binning1/d_acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.446    23.653    adc2/filter1/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X52Y15         FDRE                                         r  adc2/filter1/avg_binning1/d_acc_reg[9]/C
                         clock pessimism              0.481    24.134    
                         clock uncertainty           -0.039    24.095    
    SLICE_X52Y15         FDRE (Setup_fdre_C_D)        0.109    24.204    adc2/filter1/avg_binning1/d_acc_reg[9]
  -------------------------------------------------------------------
                         required time                         24.204    
                         arrival time                         -25.778    
  -------------------------------------------------------------------
                         slack                                 -1.574    

Slack (VIOLATED) :        -1.566ns  (required time - arrival time)
  Source:                 adc2/filter1/m_filter1/d_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/filter1/avg_binning1/d_acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (ifclk_out_OBUF rise@15.625ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        17.231ns  (logic 6.862ns (39.823%)  route 10.369ns (60.177%))
  Logic Levels:           22  (CARRY4=12 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.028ns = ( 23.653 - 15.625 ) 
    Source Clock Delay      (SCD):    8.539ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.570     8.539    adc2/filter1/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X51Y8          FDRE                                         r  adc2/filter1/m_filter1/d_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          FDRE (Prop_fdre_C_Q)         0.419     8.958 r  adc2/filter1/m_filter1/d_reg[3][7]/Q
                         net (fo=9, routed)           0.897     9.855    adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_10__16[7]
    SLICE_X50Y8          LUT4 (Prop_lut4_I3_O)        0.299    10.154 r  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_5__17/O
                         net (fo=1, routed)           0.000    10.154    adc2/filter1/m_filter1/s1_1/dout_01_carry_i_5__17_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.530 r  adc2/filter1/m_filter1/s1_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    10.530    adc2/filter1/m_filter1/s1_1/dout_01_carry_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.759 r  adc2/filter1/m_filter1/s1_1/dout_01_carry__0/CO[2]
                         net (fo=112, routed)         0.785    11.544    adc2/filter1/m_filter1/s1_1/d_reg[2][12][0]
    SLICE_X48Y7          LUT3 (Prop_lut3_I2_O)        0.310    11.854 f  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_9__19/O
                         net (fo=8, routed)           0.620    12.474    adc2/filter1/m_filter1/s1_0/dout_01_carry_i_1__25
    SLICE_X51Y7          LUT6 (Prop_lut6_I3_O)        0.124    12.598 r  adc2/filter1/m_filter1/s1_0/dout_01_carry_i_1__20/O
                         net (fo=1, routed)           1.155    13.753    adc2/filter1/m_filter1/s2_0/DI[3]
    SLICE_X50Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.149 r  adc2/filter1/m_filter1/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    adc2/filter1/m_filter1/s2_0/dout_01_carry_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.378 r  adc2/filter1/m_filter1/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         0.953    15.330    adc2/filter1/m_filter1/s1_0/dout_01_carry__0_i_12__13[0]
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.310    15.640 r  adc2/filter1/m_filter1/s1_0/dout_01_carry_i_12__19/O
                         net (fo=2, routed)           0.715    16.356    adc2/filter1/m_filter1/s1_0/dout_01_carry_i_12__19_n_0
    SLICE_X49Y12         LUT4 (Prop_lut4_I2_O)        0.124    16.480 r  adc2/filter1/m_filter1/s1_0/dout_01_carry_i_5__21/O
                         net (fo=1, routed)           0.000    16.480    adc2/filter1/m_filter1/s3_1/dout_01_carry__0_1[3]
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.881 r  adc2/filter1/m_filter1/s3_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    16.881    adc2/filter1/m_filter1/s3_1/dout_01_carry_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.109 r  adc2/filter1/m_filter1/s3_1/dout_01_carry__0/CO[2]
                         net (fo=84, routed)          1.022    18.131    adc2/filter1/m_filter1/s1_1/d_acc0_carry__2_i_7__1_3[0]
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.313    18.444 r  adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_11__11/O
                         net (fo=1, routed)           0.452    18.896    adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_11__11_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.124    19.020 r  adc2/filter1/m_filter1/s1_1/dout_01_carry__0_i_2__22/O
                         net (fo=1, routed)           1.042    20.062    adc2/filter1/m_filter1/s4_1/dout_01_carry__0_i_12__13[1]
    SLICE_X52Y12         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    20.595 r  adc2/filter1/m_filter1/s4_1/dout_01_carry__0/CO[2]
                         net (fo=14, routed)          0.669    21.263    adc2/filter1/m_filter1/s1_1/d_acc0_carry__2_i_7__1_4[0]
    SLICE_X54Y13         LUT6 (Prop_lut6_I5_O)        0.310    21.573 f  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_23__13/O
                         net (fo=3, routed)           1.012    22.585    adc2/filter1/m_filter1/s1_1/dout_01_carry_i_23__13_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I2_O)        0.124    22.709 r  adc2/filter1/m_filter1/s1_1/dout_01_carry_i_3__25/O
                         net (fo=1, routed)           0.495    23.204    adc2/filter1/m_filter1/s5/dout_01_carry__0_0[1]
    SLICE_X53Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.711 r  adc2/filter1/m_filter1/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    23.711    adc2/filter1/m_filter1/s5/dout_01_carry_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.939 r  adc2/filter1/m_filter1/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.553    24.492    adc2/filter1/m_filter1/s1_1/CO[0]
    SLICE_X52Y13         LUT6 (Prop_lut6_I1_O)        0.313    24.805 r  adc2/filter1/m_filter1/s1_1/d_acc0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    24.805    adc2/filter1/avg_binning1/S[1]
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.338 r  adc2/filter1/avg_binning1/d_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000    25.338    adc2/filter1/avg_binning1/d_acc0_carry_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.455 r  adc2/filter1/avg_binning1/d_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.455    adc2/filter1/avg_binning1/d_acc0_carry__0_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.770 r  adc2/filter1/avg_binning1/d_acc0_carry__1/O[3]
                         net (fo=1, routed)           0.000    25.770    adc2/filter1/avg_binning1/d_acc[11]
    SLICE_X52Y15         FDRE                                         r  adc2/filter1/avg_binning1/d_acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.446    23.653    adc2/filter1/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X52Y15         FDRE                                         r  adc2/filter1/avg_binning1/d_acc_reg[11]/C
                         clock pessimism              0.481    24.134    
                         clock uncertainty           -0.039    24.095    
    SLICE_X52Y15         FDRE (Setup_fdre_C_D)        0.109    24.204    adc2/filter1/avg_binning1/d_acc_reg[11]
  -------------------------------------------------------------------
                         required time                         24.204    
                         arrival time                         -25.770    
  -------------------------------------------------------------------
                         slack                                 -1.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 trigger/trigged_reg/C
                            (falling edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            packetizer_inst/FSM_onehot_main_state_reg[0]/D
                            (falling edge-triggered cell FDSE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF fall@7.813ns - ifclk_out_OBUF fall@7.813ns)
  Data Path Delay:        0.462ns  (logic 0.191ns (41.336%)  route 0.271ns (58.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.401ns = ( 11.214 - 7.813 ) 
    Source Clock Delay      (SCD):    2.571ns = ( 10.384 - 7.813 ) 
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF fall edge)
                                                      7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     8.044 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     8.678    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.704 f  clock_buf/O
                         net (fo=1, routed)           0.554     9.257    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.307 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     9.808    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.834 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.550    10.384    trigger/ifclk_out_OBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  trigger/trigged_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.146    10.530 f  trigger/trigged_reg/Q
                         net (fo=6, routed)           0.271    10.801    packetizer_inst/LED_YELLOW_1_OBUF
    SLICE_X34Y26         LUT2 (Prop_lut2_I1_O)        0.045    10.846 r  packetizer_inst/FSM_onehot_main_state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.846    packetizer_inst/FSM_onehot_main_state[0]_i_1_n_0
    SLICE_X34Y26         FDSE                                         r  packetizer_inst/FSM_onehot_main_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF fall edge)
                                                      7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     8.231 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     8.920    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.949 f  clock_buf/O
                         net (fo=1, routed)           0.822     9.771    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     9.824 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546    10.369    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.398 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.816    11.214    packetizer_inst/ifclk_out_OBUF_BUFG
    SLICE_X34Y26         FDSE                                         r  packetizer_inst/FSM_onehot_main_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.569    10.645    
    SLICE_X34Y26         FDSE (Hold_fdse_C_D)         0.124    10.769    packetizer_inst/FSM_onehot_main_state_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.769    
                         arrival time                          10.846    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 slave_fifo/rx_buf_dd_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_arrival/DI[15]
                            (rising edge-triggered cell FIFO36E1 clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.912%)  route 0.306ns (65.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.457ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.556     2.577    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  slave_fifo/rx_buf_dd_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.164     2.741 r  slave_fifo/rx_buf_dd_reg[15]/Q
                         net (fo=1, routed)           0.306     3.047    slave_fifo/rx_buf_dd[15]
    RAMB36_X1Y3          FIFO36E1                                     r  slave_fifo/fifo_arrival/DI[15]
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.871     3.457    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X1Y3          FIFO36E1                                     r  slave_fifo/fifo_arrival/WRCLK
                         clock pessimism             -0.798     2.659    
    RAMB36_X1Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[15])
                                                      0.296     2.955    slave_fifo/fifo_arrival
  -------------------------------------------------------------------
                         required time                         -2.955    
                         arrival time                           3.047    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 slave_fifo/rx_buf_dd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_arrival/DI[2]
                            (rising edge-triggered cell FIFO36E1 clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.721%)  route 0.333ns (70.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.457ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.557     2.578    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X40Y17         FDRE                                         r  slave_fifo/rx_buf_dd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.141     2.719 r  slave_fifo/rx_buf_dd_reg[2]/Q
                         net (fo=1, routed)           0.333     3.053    slave_fifo/rx_buf_dd[2]
    RAMB36_X1Y3          FIFO36E1                                     r  slave_fifo/fifo_arrival/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.871     3.457    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X1Y3          FIFO36E1                                     r  slave_fifo/fifo_arrival/WRCLK
                         clock pessimism             -0.798     2.659    
    RAMB36_X1Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[2])
                                                      0.296     2.955    slave_fifo/fifo_arrival
  -------------------------------------------------------------------
                         required time                         -2.955    
                         arrival time                           3.053    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 slave_fifo/rx_buf_dd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_arrival/DI[0]
                            (rising edge-triggered cell FIFO36E1 clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.289%)  route 0.340ns (70.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.457ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.557     2.578    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  slave_fifo/rx_buf_dd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.141     2.719 r  slave_fifo/rx_buf_dd_reg[0]/Q
                         net (fo=1, routed)           0.340     3.060    slave_fifo/rx_buf_dd[0]
    RAMB36_X1Y3          FIFO36E1                                     r  slave_fifo/fifo_arrival/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.871     3.457    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X1Y3          FIFO36E1                                     r  slave_fifo/fifo_arrival/WRCLK
                         clock pessimism             -0.798     2.659    
    RAMB36_X1Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[0])
                                                      0.296     2.955    slave_fifo/fifo_arrival
  -------------------------------------------------------------------
                         required time                         -2.955    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 slave_fifo/rx_buf_dd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_arrival/DI[1]
                            (rising edge-triggered cell FIFO36E1 clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.980%)  route 0.346ns (71.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.457ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.557     2.578    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X40Y17         FDRE                                         r  slave_fifo/rx_buf_dd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.141     2.719 r  slave_fifo/rx_buf_dd_reg[1]/Q
                         net (fo=1, routed)           0.346     3.065    slave_fifo/rx_buf_dd[1]
    RAMB36_X1Y3          FIFO36E1                                     r  slave_fifo/fifo_arrival/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.871     3.457    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X1Y3          FIFO36E1                                     r  slave_fifo/fifo_arrival/WRCLK
                         clock pessimism             -0.798     2.659    
    RAMB36_X1Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[1])
                                                      0.296     2.955    slave_fifo/fifo_arrival
  -------------------------------------------------------------------
                         required time                         -2.955    
                         arrival time                           3.065    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 reset_inst/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/genblk1[2].adc_data_inst/R
                            (rising edge-triggered cell IDDR clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.141ns (28.035%)  route 0.362ns (71.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    2.617ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.596     2.617    reset_inst/ifclk_out_OBUF_BUFG
    SLICE_X63Y47         FDRE                                         r  reset_inst/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.141     2.758 r  reset_inst/rst_out_reg/Q
                         net (fo=574, routed)         0.362     3.120    adc2/rst
    ILOGIC_X1Y49         IDDR                                         r  adc2/genblk1[2].adc_data_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.861     3.446    adc2/ifclk_out_OBUF_BUFG
    ILOGIC_X1Y49         IDDR                                         r  adc2/genblk1[2].adc_data_inst/C
                         clock pessimism             -0.798     2.648    
    ILOGIC_X1Y49         IDDR (Hold_iddr_C_R)         0.361     3.009    adc2/genblk1[2].adc_data_inst
  -------------------------------------------------------------------
                         required time                         -3.009    
                         arrival time                           3.120    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 slave_fifo/rx_buf_dd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_arrival/DI[3]
                            (rising edge-triggered cell FIFO36E1 clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.784%)  route 0.349ns (71.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.457ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.557     2.578    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X40Y17         FDRE                                         r  slave_fifo/rx_buf_dd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.141     2.719 r  slave_fifo/rx_buf_dd_reg[3]/Q
                         net (fo=1, routed)           0.349     3.068    slave_fifo/rx_buf_dd[3]
    RAMB36_X1Y3          FIFO36E1                                     r  slave_fifo/fifo_arrival/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.871     3.457    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X1Y3          FIFO36E1                                     r  slave_fifo/fifo_arrival/WRCLK
                         clock pessimism             -0.798     2.659    
    RAMB36_X1Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[3])
                                                      0.296     2.955    slave_fifo/fifo_arrival
  -------------------------------------------------------------------
                         required time                         -2.955    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 slave_fifo/rx_buf_dd_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_arrival/DI[12]
                            (rising edge-triggered cell FIFO36E1 clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.461%)  route 0.354ns (71.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.457ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.557     2.578    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X40Y17         FDRE                                         r  slave_fifo/rx_buf_dd_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.141     2.719 r  slave_fifo/rx_buf_dd_reg[12]/Q
                         net (fo=1, routed)           0.354     3.074    slave_fifo/rx_buf_dd[12]
    RAMB36_X1Y3          FIFO36E1                                     r  slave_fifo/fifo_arrival/DI[12]
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.871     3.457    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X1Y3          FIFO36E1                                     r  slave_fifo/fifo_arrival/WRCLK
                         clock pessimism             -0.798     2.659    
    RAMB36_X1Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[12])
                                                      0.296     2.955    slave_fifo/fifo_arrival
  -------------------------------------------------------------------
                         required time                         -2.955    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 poten_i2c/byte_controller/core_cmd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.032%)  route 0.091ns (32.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.416ns
    Source Clock Delay      (SCD):    2.583ns
    Clock Pessimism Removal (CPR):    0.820ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.562     2.583    poten_i2c/byte_controller/ifclk_out_OBUF_BUFG
    SLICE_X51Y34         FDRE                                         r  poten_i2c/byte_controller/core_cmd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDRE (Prop_fdre_C_Q)         0.141     2.724 f  poten_i2c/byte_controller/core_cmd_reg[1]/Q
                         net (fo=6, routed)           0.091     2.816    poten_i2c/byte_controller/bit_controller/Q[1]
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.045     2.861 r  poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state[14]_i_1/O
                         net (fo=1, routed)           0.000     2.861    poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state[14]_i_1_n_0
    SLICE_X50Y34         FDRE                                         r  poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.831     3.416    poten_i2c/byte_controller/bit_controller/ifclk_out_OBUF_BUFG
    SLICE_X50Y34         FDRE                                         r  poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state_reg[14]/C
                         clock pessimism             -0.820     2.596    
    SLICE_X50Y34         FDRE (Hold_fdre_C_D)         0.120     2.716    poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 slave_fifo/rx_buf_d_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/rx_buf_dd_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.557     2.578    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  slave_fifo/rx_buf_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.164     2.742 r  slave_fifo/rx_buf_d_reg[8]/Q
                         net (fo=1, routed)           0.050     2.792    slave_fifo/rx_buf_d[8]
    SLICE_X43Y17         LUT4 (Prop_lut4_I2_O)        0.045     2.837 r  slave_fifo/rx_buf_dd[8]_i_1/O
                         net (fo=1, routed)           0.000     2.837    slave_fifo/p_0_in[8]
    SLICE_X43Y17         FDRE                                         r  slave_fifo/rx_buf_dd_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.825     3.410    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  slave_fifo/rx_buf_dd_reg[8]/C
                         clock pessimism             -0.819     2.591    
    SLICE_X43Y17         FDRE (Hold_fdre_C_D)         0.092     2.683    slave_fifo/rx_buf_dd_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           2.837    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ifclk_out_OBUF
Waveform(ns):       { 0.000 7.813 }
Period(ns):         15.625
Sources:            { PLLE2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO36E1/RDCLK     n/a            2.576         15.625      13.049     RAMB36_X1Y3     slave_fifo/fifo_arrival/RDCLK
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.576         15.625      13.049     RAMB36_X1Y3     slave_fifo/fifo_arrival/WRCLK
Min Period        n/a     FIFO36E1/RDCLK     n/a            2.576         15.625      13.049     RAMB36_X1Y4     trigger/FIFO36E1_inst/RDCLK
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.576         15.625      13.049     RAMB36_X1Y4     trigger/FIFO36E1_inst/WRCLK
Min Period        n/a     FIFO36E1/RDCLK     n/a            2.576         15.625      13.049     RAMB36_X1Y5     slave_fifo/fifo_departure/RDCLK
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.576         15.625      13.049     RAMB36_X1Y5     slave_fifo/fifo_departure/WRCLK
Min Period        n/a     BUFG/I             n/a            2.155         15.625      13.470     BUFGCTRL_X0Y0   ifclk_out_OBUF_BUFG_inst/I
Min Period        n/a     IDDR/C             n/a            1.474         15.625      14.151     ILOGIC_X0Y58    adc1/genblk1[5].adc_data_inst/C
Min Period        n/a     IDDR/C             n/a            1.474         15.625      14.151     ILOGIC_X0Y55    adc1/genblk1[6].adc_data_inst/C
Min Period        n/a     IDDR/C             n/a            1.474         15.625      14.151     ILOGIC_X0Y56    adc1/genblk1[7].adc_data_inst/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       15.625      144.375    PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X50Y32    poten_i2c/byte_controller/sr_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X50Y32    poten_i2c/byte_controller/sr_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X50Y32    poten_i2c/byte_controller/sr_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X50Y32    poten_i2c/byte_controller/sr_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X51Y32    poten_i2c/byte_controller/sr_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X51Y32    poten_i2c/byte_controller/sr_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X52Y17    adc2/filter1/avg_binning1/d_acc_reg[16]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X52Y17    adc2/filter1/avg_binning1/d_acc_reg[17]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X52Y17    adc2/filter1/avg_binning1/d_acc_reg[18]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X52Y17    adc2/filter1/avg_binning1/d_acc_reg[19]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X48Y17    config_man/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X48Y17    config_man/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X48Y17    config_man/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X48Y17    config_man/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X38Y29    adc1/filter2/m_filter1/d_reg[0][9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X36Y28    adc1/filter2/m_filter1/d_reg[1][0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X39Y28    adc1/filter2/m_filter1/d_reg[1][10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X37Y29    adc1/filter2/m_filter1/d_reg[1][11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X39Y30    adc1/filter2/m_filter1/d_reg[1][12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X37Y29    adc1/filter2/m_filter1/d_reg[1][13]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 19.231 }
Period(ns):         38.462
Sources:            { PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         38.462      37.213     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         38.462      37.213     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        38.462      14.171     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       38.462      121.538    PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ifclk_out_OBUF
  To Clock:  ifclk_out_OBUF

Setup :            0  Failing Endpoints,  Worst Slack        1.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.348ns  (required time - arrival time)
  Source:                 reset_inst/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/RST
                            (recovery check against rising-edge clock ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.813ns  (ifclk_out_OBUF fall@7.813ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 0.580ns (14.594%)  route 3.394ns (85.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.058ns = ( 15.870 - 7.813 ) 
    Source Clock Delay      (SCD):    8.608ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.639     8.608    reset_inst/ifclk_out_OBUF_BUFG
    SLICE_X63Y47         FDRE                                         r  reset_inst/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.456     9.064 f  reset_inst/rst_out_reg/Q
                         net (fo=574, routed)         2.002    11.066    trigger/rst
    SLICE_X33Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.190 f  trigger/fifo_departure_i_2/O
                         net (fo=2, routed)           1.392    12.582    slave_fifo/fifo_rst_internal
    RAMB36_X1Y5          FIFO36E1                                     f  slave_fifo/fifo_departure/RST
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF fall edge)
                                                      7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.073    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.164 f  clock_buf/O
                         net (fo=1, routed)           1.479    12.644    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.727 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    14.303    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.394 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.477    15.870    slave_fifo/RDCLK0
    RAMB36_X1Y5          FIFO36E1                                     r  slave_fifo/fifo_departure/RDCLK  (IS_INVERTED)
                         clock pessimism              0.467    16.338    
                         clock uncertainty           -0.039    16.298    
    RAMB36_X1Y5          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    13.930    slave_fifo/fifo_departure
  -------------------------------------------------------------------
                         required time                         13.930    
                         arrival time                         -12.582    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             9.223ns  (required time - arrival time)
  Source:                 reset_inst/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/FIFO36E1_inst/RST
                            (recovery check against rising-edge clock ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (ifclk_out_OBUF rise@15.625ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.580ns (14.849%)  route 3.326ns (85.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.052ns = ( 23.677 - 15.625 ) 
    Source Clock Delay      (SCD):    8.608ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.639     8.608    reset_inst/ifclk_out_OBUF_BUFG
    SLICE_X63Y47         FDRE                                         r  reset_inst/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.456     9.064 f  reset_inst/rst_out_reg/Q
                         net (fo=574, routed)         1.991    11.055    trigger/rst
    SLICE_X33Y25         LUT6 (Prop_lut6_I3_O)        0.124    11.179 f  trigger/FIFO36E1_inst_i_2/O
                         net (fo=2, routed)           1.335    12.514    trigger/fifo_rst_internal_0
    RAMB36_X1Y4          FIFO36E1                                     f  trigger/FIFO36E1_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.471    23.677    trigger/ifclk_out_OBUF_BUFG
    RAMB36_X1Y4          FIFO36E1                                     r  trigger/FIFO36E1_inst/RDCLK
                         clock pessimism              0.467    24.144    
                         clock uncertainty           -0.039    24.105    
    RAMB36_X1Y4          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    21.737    trigger/FIFO36E1_inst
  -------------------------------------------------------------------
                         required time                         21.737    
                         arrival time                         -12.514    
  -------------------------------------------------------------------
                         slack                                  9.223    

Slack (MET) :             9.235ns  (required time - arrival time)
  Source:                 reset_inst/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_arrival/RST
                            (recovery check against rising-edge clock ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (ifclk_out_OBUF rise@15.625ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.580ns (14.870%)  route 3.321ns (85.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.058ns = ( 23.683 - 15.625 ) 
    Source Clock Delay      (SCD):    8.608ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.639     8.608    reset_inst/ifclk_out_OBUF_BUFG
    SLICE_X63Y47         FDRE                                         r  reset_inst/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.456     9.064 f  reset_inst/rst_out_reg/Q
                         net (fo=574, routed)         2.002    11.066    trigger/rst
    SLICE_X33Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.190 f  trigger/fifo_departure_i_2/O
                         net (fo=2, routed)           1.318    12.508    slave_fifo/fifo_rst_internal
    RAMB36_X1Y3          FIFO36E1                                     f  slave_fifo/fifo_arrival/RST
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.477    23.683    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X1Y3          FIFO36E1                                     r  slave_fifo/fifo_arrival/RDCLK
                         clock pessimism              0.467    24.150    
                         clock uncertainty           -0.039    24.111    
    RAMB36_X1Y3          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    21.743    slave_fifo/fifo_arrival
  -------------------------------------------------------------------
                         required time                         21.743    
                         arrival time                         -12.508    
  -------------------------------------------------------------------
                         slack                                  9.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 trigger/rst_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/FIFO36E1_inst/RST
                            (removal check against rising-edge clock ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.227ns (25.152%)  route 0.676ns (74.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.550     2.571    trigger/ifclk_out_OBUF_BUFG
    SLICE_X33Y25         FDRE                                         r  trigger/rst_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.128     2.699 f  trigger/rst_dd_reg/Q
                         net (fo=4, routed)           0.082     2.781    trigger/rst_dd
    SLICE_X33Y25         LUT6 (Prop_lut6_I4_O)        0.099     2.880 f  trigger/FIFO36E1_inst_i_2/O
                         net (fo=2, routed)           0.594     3.474    trigger/fifo_rst_internal_0
    RAMB36_X1Y4          FIFO36E1                                     f  trigger/FIFO36E1_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.866     3.452    trigger/ifclk_out_OBUF_BUFG
    RAMB36_X1Y4          FIFO36E1                                     r  trigger/FIFO36E1_inst/WRCLK
                         clock pessimism             -0.569     2.883    
    RAMB36_X1Y4          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     2.294    trigger/FIFO36E1_inst
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           3.474    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.206ns  (arrival time - required time)
  Source:                 trigger/rst_5d_reg/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/RST
                            (removal check against rising-edge clock ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.209ns (22.559%)  route 0.717ns (77.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.449ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.549     2.570    trigger/ifclk_out_OBUF_BUFG
    SLICE_X34Y25         FDRE                                         r  trigger/rst_5d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164     2.734 f  trigger/rst_5d_reg/Q
                         net (fo=4, routed)           0.132     2.866    trigger/rst_5d
    SLICE_X33Y25         LUT6 (Prop_lut6_I1_O)        0.045     2.911 f  trigger/fifo_departure_i_2/O
                         net (fo=2, routed)           0.586     3.497    slave_fifo/fifo_rst_internal
    RAMB36_X1Y5          FIFO36E1                                     f  slave_fifo/fifo_departure/RST
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.863     3.449    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X1Y5          FIFO36E1                                     r  slave_fifo/fifo_departure/WRCLK
                         clock pessimism             -0.569     2.880    
    RAMB36_X1Y5          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     2.291    slave_fifo/fifo_departure
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           3.497    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.233ns  (arrival time - required time)
  Source:                 trigger/rst_5d_reg/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_arrival/RST
                            (removal check against rising-edge clock ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.209ns (21.731%)  route 0.753ns (78.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.457ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.549     2.570    trigger/ifclk_out_OBUF_BUFG
    SLICE_X34Y25         FDRE                                         r  trigger/rst_5d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164     2.734 f  trigger/rst_5d_reg/Q
                         net (fo=4, routed)           0.132     2.866    trigger/rst_5d
    SLICE_X33Y25         LUT6 (Prop_lut6_I1_O)        0.045     2.911 f  trigger/fifo_departure_i_2/O
                         net (fo=2, routed)           0.621     3.532    slave_fifo/fifo_rst_internal
    RAMB36_X1Y3          FIFO36E1                                     f  slave_fifo/fifo_arrival/RST
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.871     3.457    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X1Y3          FIFO36E1                                     r  slave_fifo/fifo_arrival/WRCLK
                         clock pessimism             -0.569     2.888    
    RAMB36_X1Y3          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     2.299    slave_fifo/fifo_arrival
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           3.532    
  -------------------------------------------------------------------
                         slack                                  1.233    





