[
    "Description\nThe PIC18(L)F2X/4X/5XK42 microcontroller family is available in 28/40/44/48-pin devices. This family features a 12-bit ADC with Computation (ADC 2 ) automating Capacitive Voltage Divider (CVD) techniques for advanced touch sensing, averaging,  filtering,  oversampling  and  threshold  comparison.  Additionally,  Vectored  Interrupt  Controller  with  fixed latency  for  handling  interrupts,  System  Bus  Arbiter,  Direct  Memory  Access  capabilities,  UART  with  support  for Asynchronous, DMX, DALI and LIN protocols, SPI, I 2 C, memory features like Memory Access Partition (MAP) to support customers in data protection and bootloader applications, Device Information Area (DIA) which stores factory calibration values to help improve temperature sensor accuracy.",
    "Operating Characteristics\n\u00b7 C Compiler Optimized RISC Architecture\n\u00b7 Operating Speed:\n-Up to 64 MHz clock input\n-62.5 ns minimum instruction cycle\n\u00b7 Two Direct Memory Access (DMA) Controllers:\n-Data transfers to SFR/GPR spaces from either Program Flash Memory, Data EEPROM or SFR/GPR spaces\n-User programmable source and destination sizes\n-Hardware and software triggered data transfers\n\u00b7 Vectored Interrupt Capability:\n-Selectable high/low priority\n-Fixed Interrupt latency\n-Programmable vector table base address\n\u00b7 31-Level Deep Hardware Stack\n\u00b7 Low-Current Power-on Reset (POR)\n\u00b7 Configurable Power-up Timer (PWRTE)\n\u00b7 Brown-Out Reset (BOR)\n\u00b7 Low-Power BOR (LPBOR) Option\n\u00b7 Windowed Watchdog Timer (WWDT):\n-Variable prescaler selection\n-Variable window size selection\n-Configurable in hardware or software\n\u00b7 Programmable Code Protection:\n-Configurable Boot and App region sizes",
    "Memory\n\u00b7 Up to 128 KB Flash Program Memory\n\u00b7 Up to 8 KB Data SRAM Memory\n\u00b7 Up to 1 KB Data EEPROM\n\u00b7 Memory Access Partition (MAP):\n-Bootloader write-protect\n-Configurable partition\n\u00b7 Device Information Area (DIA) Stores:\n-Temp sensor factory calibrated data\n-Fixed Voltage Reference\n-Device ID\n\u00b7 Operating Voltage Range:\n-1.8V to 3.6V (PIC18LF2X/4X/5XK42)\n-2.3V to 5.5V (PIC18F2X/4X/5XK42)\n\u00b7 Temperature Range:\n-Industrial: -40\u00b0C to 85\u00b0C\n-Extended: -40\u00b0C to 125\u00b0C",
    "Power-Saving Functionality\n\u00b7 DOZE mode: Ability to run CPU core slower than the system clock\n\u00b7 IDLE mode: Ability to halt CPU core while internal peripherals continue operating\n\u00b7 Sleep mode: Lowest power consumption\n\u00b7 Peripheral Module Disable (PMD):\n-Ability to disable peripherals to minimize power consumption",
    "eXtreme Low-Power (XLP) Features\n\u00b7 Sleep mode: 50 nA @ 1.8V, typical\n\u00b7 Watchdog Timer: 500 nA @ 1.8V, typical\n\u00b7 Secondary Oscillator: 500 nA @ 32 kHz\n\u00b7 Operating Current:\n-8 uA @ 32 kHz, 1.8V, typical\n-32 uA/MHz @ 1.8V, typical",
    "Digital Peripherals\n\u00b7 Three 8-Bit Timers (TMR2/4/6) with Hardware Limit Timer (HLT)\n\u00b7 Four 16-Bit Timers (TMR0/1/3/5)\n\u00b7 Four Configurable Logic Cell (CLC):\n-Integrated combinational and sequential logic\n\u00b7 Three Complementary Waveform Generators (CWGs):\n-Rising and falling edge dead-band control\n-Full-bridge, half-bridge, 1-channel drive\n-Multiple signal sources\n-Programmable dead band\n-Fault-shutdown input\n\u00b7 Four 16-Bit Capture/Compare/16-Bit PWM (CCP) modules\n\u00b7 Four 10-bit Pulse Width Modulators (PWMs)",
    "Digital Peripherals (Continued)\n\u00b7 Numerically Controlled Oscillator (NCO):\n-Generates true linear frequency control and increased frequency resolution\n-Input Clock: 0 Hz < fNCO < 64 MHz\n-Resolution: fNCO/220\n\u00b7 DSM: Data Signal Modulator:\n-Multiplex two carrier clocks, with glitch prevention feature\n-Multiple sources for each carrier\n\u00b7 Programmable CRC with Memory Scan:\n-Reliable data/program memory monitoring for fail-safe operation (e.g., Class B)\n-Calculate CRC over any portion of Flash\n\u00b7 Two UART Modules:\n-Asynchronous UART, RS-232, RS-485 compatible.\n-One of the UART modules supports LIN master and slave, DMX mode, DALI gear and device protocols\n-Automatic and user timed BREAK period generation\n-DMA compatible\n-Automatic checksums\n-Programmable 1, 1.5, and 2 Stop bits\n-Wake-up on BREAK reception\n\u00b7 One SPI module:\n-Configurable length bytes\n-Arbitrary length data packets\n-Receive-without-transmit option\n-Transmit-without-receive option\n-Transfer byte counter\n-Separate transmit and receive buffers with 2-byte FIFO and DMA capabilities",
    "Digital Peripherals (Continued)\n\u00b7 Two I 2 C modules, SMBus, PMBus\u2122 compatible:\n-Dedicated address, transmit and receive buffers\n-Bus collision detection with arbitration\n-Bus time-out detection and handling\n-I 2 C, SMBus 2.0 and SMBus 3.0, and 1.8V input level selections\n-Multi-Master mode, including self-addressing\n\u00b7 Device I/O Port Features:\n-25 I/O pins (PIC18(L)F24/25/26/27K42)\n-36 I/O pins (PIC18(L)F45/46/47K42)\n-44 I/O pins (PIC18(L)F55/56/57K42)\n-One input-only pin\n-Individually programmable I/O direction, controlled current, open-drain, slew rate, weak pull-up control\n-Interrupt-on-change\n-Three external interrupt pins\n\u00b7 Peripheral Pin Select (PPS):\n-Enables pin mapping of digital I/O\n\u00b7 Signal Measurement Timer (SMT):\n-24-bit timer/counter with prescaler",
    "Analog Peripherals\n\u00b7 Analog-to-Digital Converter with Computation (ADC 2 ):\n-12-bit with up to 43 external channels\n-Automated post-processing\n-Automates math functions on input signals: averaging, filter calculations, oversampling and threshold comparison\n-Operates in Sleep\n-Temperature Sensor\n-Internal connection to ADC\n-Can be calibrated for improved accuracy\n-Hardware Capacitive Voltage Divider (CVD):\n-Automates touch sampling and reduces software size and CPU usage when touch or proximity sensing is required\n-Adjustable sample and hold capacitor array\n-Two guard ring output drives\n\u00b7 Two Comparators:\n-Comparator Hysteresis enable\n-Invert output polarity\n-Comparator outputs externally accessible\n\u00b7 5-Bit Digital-to-Analog Converter (DAC):\n-5-bit resolution, rail-to-rail\n-Unbuffered I/O pin output\n-Internal connections to ADCs and comparators\n\u00b7 Voltage Reference:\n-Fixed Voltage Reference with 1.024V, 2.048V and 4.096V output levels\n-Connection to ADC, Comp and DAC",
    "Flexible Oscillator Structure\n\u00b7 High-Precision Internal Oscillator:\n-Selectable frequency range up to 64 MHz\n-Safe clock switching while running\n-\u00b11% at calibration (nominal)\n\u00b7 Low-Power Internal 32 kHz Oscillator (LFINTOSC)\n\u00b7 External 32 kHz Crystal Oscillator\n\u00b7 External Oscillator Block with:\n-x4 PLL with external sources\n-Three crystal/resonator modes up to 20 MHz\n-Three external clock modes up to 20 MHz\n\u00b7 Fail-Safe Clock Monitor\n-Allows for safe shutdown if peripherals clock stops\n\u00b7 Oscillator Start-up Timer (OST)\n-Ensures stability of crystal oscillator sources",
    "TABLE 1: PIC18(L)F2X/4X/5XK42 FAMILY TYPES\nPIC18(L)F24K42, Data Sheet Index = A. PIC18(L)F24K42, Program Flash Memory (KB) = 16. PIC18(L)F24K42, Data EEPROM (B) = 256. PIC18(L)F24K42, Data SRAM (bytes) = 1024. PIC18(L)F24K42, I/OPins = 25. PIC18(L)F24K42, 12-bit ADC 2 (ch) = 24. PIC18(L)F24K42, 5-bit DAC = 1. PIC18(L)F24K42, Comparator = 2. PIC18(L)F24K42, 8-bit/16-bit Timer = 3/4. PIC18(L)F24K42, Window Watchdog Timer (WWDT) = Y. PIC18(L)F24K42, Signal Measurement Timer (SMT) = Y. PIC18(L)F24K42, CCP/10-bit PWM =",
    "TABLE 1: PIC18(L)F2X/4X/5XK42 FAMILY TYPES\n4/4. PIC18(L)F24K42, CWG = 3. PIC18(L)F24K42, NCO = 1. PIC18(L)F24K42, CLC = 4. PIC18(L)F24K42, Zero-Cross Detect = Y. PIC18(L)F24K42, Direct Memory Access (DMA) (channels) = 2. PIC18(L)F24K42, Memory Access Partition = Y. PIC18(L)F24K42, Vectored Interrupts Y = 1/1. PIC18(L)F24K42, UART/UART with LIN, DMX, DALI Protocol Support = 2/1. PIC18(L)F24K42, I 2 C/SPI Peripheral Pin Select = Y. PIC18(L)F24K42, Peripheral Module Disable = Y. PIC18(L)F24K42, Debug (1) = I. PIC18(L)F25K42, Data Sheet Index = A.",
    "TABLE 1: PIC18(L)F2X/4X/5XK42 FAMILY TYPES\nPIC18(L)F25K42, Program Flash Memory (KB) = 32. PIC18(L)F25K42, Data EEPROM (B) = 256. PIC18(L)F25K42, Data SRAM (bytes) = 2048. PIC18(L)F25K42, I/OPins = 25. PIC18(L)F25K42, 12-bit ADC 2 (ch) = 24. PIC18(L)F25K42, 5-bit DAC = 1. PIC18(L)F25K42, Comparator = 2. PIC18(L)F25K42, 8-bit/16-bit Timer = 3/4. PIC18(L)F25K42, Window Watchdog Timer (WWDT) = Y. PIC18(L)F25K42, Signal Measurement Timer (SMT) = Y. PIC18(L)F25K42, CCP/10-bit PWM = 4/4. PIC18(L)F25K42, CWG =",
    "TABLE 1: PIC18(L)F2X/4X/5XK42 FAMILY TYPES\n3. PIC18(L)F25K42, NCO = 1. PIC18(L)F25K42, CLC = 4. PIC18(L)F25K42, Zero-Cross Detect = Y 2. PIC18(L)F25K42, Direct Memory Access (DMA) (channels) = . PIC18(L)F25K42, Memory Access Partition = Y Y. PIC18(L)F25K42, Vectored Interrupts Y = 1/1. PIC18(L)F25K42, UART/UART with LIN, DMX, DALI Protocol Support = 2/1. PIC18(L)F25K42, I 2 C/SPI Peripheral Pin Select = Y Y. PIC18(L)F25K42, Peripheral Module Disable = . PIC18(L)F25K42, Debug (1) = I. PIC18(L)F26K42, Data Sheet Index = B. PIC18(L)F26K42, Program Flash Memory (KB) = 64.",
    "TABLE 1: PIC18(L)F2X/4X/5XK42 FAMILY TYPES\nPIC18(L)F26K42, Data EEPROM (B) = 1024. PIC18(L)F26K42, Data SRAM (bytes) = 4096. PIC18(L)F26K42, I/OPins = 25. PIC18(L)F26K42, 12-bit ADC 2 (ch) = 24. PIC18(L)F26K42, 5-bit DAC = 1. PIC18(L)F26K42, Comparator = 2. PIC18(L)F26K42, 8-bit/16-bit Timer = 3/4. PIC18(L)F26K42, Window Watchdog Timer (WWDT) = Y. PIC18(L)F26K42, Signal Measurement Timer (SMT) = Y. PIC18(L)F26K42, CCP/10-bit PWM = 4/4. PIC18(L)F26K42, CWG = 3. PIC18(L)F26K42, NCO = 1.",
    "TABLE 1: PIC18(L)F2X/4X/5XK42 FAMILY TYPES\nPIC18(L)F26K42, CLC = 4. PIC18(L)F26K42, Zero-Cross Detect = Y. PIC18(L)F26K42, Direct Memory Access (DMA) (channels) = 2. PIC18(L)F26K42, Memory Access Partition = Y Y. PIC18(L)F26K42, Vectored Interrupts Y = 1/1. PIC18(L)F26K42, UART/UART with LIN, DMX, DALI Protocol Support = 2/1. PIC18(L)F26K42, I 2 C/SPI Peripheral Pin Select = Y Y. PIC18(L)F26K42, Peripheral Module Disable = . PIC18(L)F26K42, Debug (1) = I. PIC18(L)F27K42, Data Sheet Index = C. PIC18(L)F27K42, Program Flash Memory (KB) = 128. PIC18(L)F27K42, Data EEPROM (B) = 1024.",
    "TABLE 1: PIC18(L)F2X/4X/5XK42 FAMILY TYPES\nPIC18(L)F27K42, Data SRAM (bytes) = 8192. PIC18(L)F27K42, I/OPins = 25. PIC18(L)F27K42, 12-bit ADC 2 (ch) = 24. PIC18(L)F27K42, 5-bit DAC = 1. PIC18(L)F27K42, Comparator = 2. PIC18(L)F27K42, 8-bit/16-bit Timer = 3/4. PIC18(L)F27K42, Window Watchdog Timer (WWDT) = Y. PIC18(L)F27K42, Signal Measurement Timer (SMT) = Y. PIC18(L)F27K42, CCP/10-bit PWM = 4/4. PIC18(L)F27K42, CWG = 3. PIC18(L)F27K42, NCO = 1. PIC18(L)F27K42, CLC = 4.",
    "TABLE 1: PIC18(L)F2X/4X/5XK42 FAMILY TYPES\nPIC18(L)F27K42, Zero-Cross Detect = Y. PIC18(L)F27K42, Direct Memory Access (DMA) (channels) = 2. PIC18(L)F27K42, Memory Access Partition = Y Y. PIC18(L)F27K42, Vectored Interrupts Y = 1/1. PIC18(L)F27K42, UART/UART with LIN, DMX, DALI Protocol Support = 2/1. PIC18(L)F27K42, I 2 C/SPI Peripheral Pin Select = Y. PIC18(L)F27K42, Peripheral Module Disable = Y. PIC18(L)F27K42, Debug (1) = I. PIC18(L)F45K42, Data Sheet Index = B. PIC18(L)F45K42, Program Flash Memory (KB) = 32. PIC18(L)F45K42, Data EEPROM (B) = 256. PIC18(L)F45K42, Data SRAM (bytes)",
    "TABLE 1: PIC18(L)F2X/4X/5XK42 FAMILY TYPES\n= 2048. PIC18(L)F45K42, I/OPins = 36. PIC18(L)F45K42, 12-bit ADC 2 (ch) = 35. PIC18(L)F45K42, 5-bit DAC = 1. PIC18(L)F45K42, Comparator = 2. PIC18(L)F45K42, 8-bit/16-bit Timer = 3/4. PIC18(L)F45K42, Window Watchdog Timer (WWDT) = Y. PIC18(L)F45K42, Signal Measurement Timer (SMT) = Y. PIC18(L)F45K42, CCP/10-bit PWM = 4/4. PIC18(L)F45K42, CWG = 3. PIC18(L)F45K42, NCO = 1. PIC18(L)F45K42, CLC = 4. PIC18(L)F45K42, Zero-Cross Detect = Y.",
    "TABLE 1: PIC18(L)F2X/4X/5XK42 FAMILY TYPES\nPIC18(L)F45K42, Direct Memory Access (DMA) (channels) = 2. PIC18(L)F45K42, Memory Access Partition = Y Y. PIC18(L)F45K42, Vectored Interrupts Y = 1/1. PIC18(L)F45K42, UART/UART with LIN, DMX, DALI Protocol Support = 2/1. PIC18(L)F45K42, I 2 C/SPI Peripheral Pin Select = Y Y. PIC18(L)F45K42, Peripheral Module Disable = . PIC18(L)F45K42, Debug (1) = I. PIC18(L)F46K42, Data Sheet Index = B. PIC18(L)F46K42, Program Flash Memory (KB) = 64. PIC18(L)F46K42, Data EEPROM (B) = 1024. PIC18(L)F46K42, Data SRAM (bytes) = 4096. PIC18(L)F46K42,",
    "TABLE 1: PIC18(L)F2X/4X/5XK42 FAMILY TYPES\nI/OPins = 36. PIC18(L)F46K42, 12-bit ADC 2 (ch) = 35. PIC18(L)F46K42, 5-bit DAC = 1. PIC18(L)F46K42, Comparator = 2. PIC18(L)F46K42, 8-bit/16-bit Timer = 3/4. PIC18(L)F46K42, Window Watchdog Timer (WWDT) = Y. PIC18(L)F46K42, Signal Measurement Timer (SMT) = Y. PIC18(L)F46K42, CCP/10-bit PWM = 4/4. PIC18(L)F46K42, CWG = 3. PIC18(L)F46K42, NCO = 1. PIC18(L)F46K42, CLC = 4. PIC18(L)F46K42, Zero-Cross Detect = Y 2. PIC18(L)F46K42, Direct Memory Access (DMA) (channels)",
    "TABLE 1: PIC18(L)F2X/4X/5XK42 FAMILY TYPES\n= . PIC18(L)F46K42, Memory Access Partition = Y Y. PIC18(L)F46K42, Vectored Interrupts Y = 1/1. PIC18(L)F46K42, UART/UART with LIN, DMX, DALI Protocol Support = 2/1. PIC18(L)F46K42, I 2 C/SPI Peripheral Pin Select = Y. PIC18(L)F46K42, Peripheral Module Disable = Y. PIC18(L)F46K42, Debug (1) = I. PIC18(L)F47K42, Data Sheet Index = C. PIC18(L)F47K42, Program Flash Memory (KB) = 128. PIC18(L)F47K42, Data EEPROM (B) = 1024. PIC18(L)F47K42, Data SRAM (bytes) = 8192. PIC18(L)F47K42, I/OPins = 36. PIC18(L)F47K42, 12-bit ADC",
    "TABLE 1: PIC18(L)F2X/4X/5XK42 FAMILY TYPES\n2 (ch) = 35. PIC18(L)F47K42, 5-bit DAC = 1. PIC18(L)F47K42, Comparator = 2. PIC18(L)F47K42, 8-bit/16-bit Timer = 3/4. PIC18(L)F47K42, Window Watchdog Timer (WWDT) = Y. PIC18(L)F47K42, Signal Measurement Timer (SMT) = Y. PIC18(L)F47K42, CCP/10-bit PWM = 4/4. PIC18(L)F47K42, CWG = 3. PIC18(L)F47K42, NCO = 1. PIC18(L)F47K42, CLC = 4. PIC18(L)F47K42, Zero-Cross Detect = Y. PIC18(L)F47K42, Direct Memory Access (DMA) (channels) = 2. PIC18(L)F47K42, Memory Access Partition = Y Y.",
    "TABLE 1: PIC18(L)F2X/4X/5XK42 FAMILY TYPES\nPIC18(L)F47K42, Vectored Interrupts Y = 1/1. PIC18(L)F47K42, UART/UART with LIN, DMX, DALI Protocol Support = 2/1. PIC18(L)F47K42, I 2 C/SPI Peripheral Pin Select = Y Y. PIC18(L)F47K42, Peripheral Module Disable = . PIC18(L)F47K42, Debug (1) = I. PIC18(L)F55K42, Data Sheet Index = B. PIC18(L)F55K42, Program Flash Memory (KB) = 32. PIC18(L)F55K42, Data EEPROM (B) = 1024. PIC18(L)F55K42, Data SRAM (bytes) = 2048. PIC18(L)F55K42, I/OPins = 44. PIC18(L)F55K42, 12-bit ADC 2 (ch) = 43. PIC18(L)F55K42, 5-bit",
    "TABLE 1: PIC18(L)F2X/4X/5XK42 FAMILY TYPES\nDAC = 1. PIC18(L)F55K42, Comparator = 2. PIC18(L)F55K42, 8-bit/16-bit Timer = 3/4. PIC18(L)F55K42, Window Watchdog Timer (WWDT) = Y. PIC18(L)F55K42, Signal Measurement Timer (SMT) = Y. PIC18(L)F55K42, CCP/10-bit PWM = 4/4. PIC18(L)F55K42, CWG = 3. PIC18(L)F55K42, NCO = 1. PIC18(L)F55K42, CLC = 4. PIC18(L)F55K42, Zero-Cross Detect = Y. PIC18(L)F55K42, Direct Memory Access (DMA) (channels) = 2. PIC18(L)F55K42, Memory Access Partition = Y Y. PIC18(L)F55K42, Vectored Interrupts Y = 1/1.",
    "TABLE 1: PIC18(L)F2X/4X/5XK42 FAMILY TYPES\nPIC18(L)F55K42, UART/UART with LIN, DMX, DALI Protocol Support = 2/1. PIC18(L)F55K42, I 2 C/SPI Peripheral Pin Select = Y Y. PIC18(L)F55K42, Peripheral Module Disable = . PIC18(L)F55K42, Debug (1) = I. PIC18(L)F56K42, Data Sheet Index = B. PIC18(L)F56K42, Program Flash Memory (KB) = 64. PIC18(L)F56K42, Data EEPROM (B) = 1024. PIC18(L)F56K42, Data SRAM (bytes) = 4096. PIC18(L)F56K42, I/OPins = 44. PIC18(L)F56K42, 12-bit ADC 2 (ch) = 43. PIC18(L)F56K42, 5-bit DAC = 1. PIC18(L)F56K42, Comparator =",
    "TABLE 1: PIC18(L)F2X/4X/5XK42 FAMILY TYPES\n2. PIC18(L)F56K42, 8-bit/16-bit Timer = 3/4. PIC18(L)F56K42, Window Watchdog Timer (WWDT) = Y. PIC18(L)F56K42, Signal Measurement Timer (SMT) = Y. PIC18(L)F56K42, CCP/10-bit PWM = 4/4. PIC18(L)F56K42, CWG = 3. PIC18(L)F56K42, NCO = 1. PIC18(L)F56K42, CLC = 4. PIC18(L)F56K42, Zero-Cross Detect = Y 2. PIC18(L)F56K42, Direct Memory Access (DMA) (channels) = . PIC18(L)F56K42, Memory Access Partition = Y Y. PIC18(L)F56K42, Vectored Interrupts Y = 1/1. PIC18(L)F56K42, UART/UART with LIN, DMX, DALI",
    "TABLE 1: PIC18(L)F2X/4X/5XK42 FAMILY TYPES\nProtocol Support = 2/1. PIC18(L)F56K42, I 2 C/SPI Peripheral Pin Select = Y. PIC18(L)F56K42, Peripheral Module Disable = Y. PIC18(L)F56K42, Debug (1) = I. PIC18(L)F57K42, Data Sheet Index = C. PIC18(L)F57K42, Program Flash Memory (KB) = 128. PIC18(L)F57K42, Data EEPROM (B) = 1024. PIC18(L)F57K42, Data SRAM (bytes) = 8192. PIC18(L)F57K42, I/OPins = 44. PIC18(L)F57K42, 12-bit ADC 2 (ch) = 43. PIC18(L)F57K42, 5-bit DAC = 1. PIC18(L)F57K42, Comparator = 2. PIC18(L)F57K42, 8-bit/16-bit Timer =",
    "TABLE 1: PIC18(L)F2X/4X/5XK42 FAMILY TYPES\n3/4. PIC18(L)F57K42, Window Watchdog Timer (WWDT) = Y. PIC18(L)F57K42, Signal Measurement Timer (SMT) = Y. PIC18(L)F57K42, CCP/10-bit PWM = 4/4. PIC18(L)F57K42, CWG = 3. PIC18(L)F57K42, NCO = 1. PIC18(L)F57K42, CLC = 4. PIC18(L)F57K42, Zero-Cross Detect = Y 2. PIC18(L)F57K42, Direct Memory Access (DMA) (channels) = . PIC18(L)F57K42, Memory Access Partition = Y Y. PIC18(L)F57K42, Vectored Interrupts Y = 1/1. PIC18(L)F57K42, UART/UART with LIN, DMX, DALI Protocol Support = 2/1. PIC18(L)F57K42, I 2",
    "TABLE 1: PIC18(L)F2X/4X/5XK42 FAMILY TYPES\nC/SPI Peripheral Pin Select = Y. PIC18(L)F57K42, Peripheral Module Disable = Y. PIC18(L)F57K42, Debug (1) = I\nNote 1: I - Debugging integrated on chip.",
    "Data Sheet Index:\nA: Future Release\nPIC18(L)F24/44K42 Data Sheet, 28-Pin\nB: Future Release\nPIC18(L)F26/45/55/46/56K42 Data Sheet, 48-Pin\nC: Future Release\nPIC18(L)F27/47/57K42 Data Sheet, 48-Pin\nNote:\nFor other small form-factor package availability and marking information, please visit www.microchip.com/packaging or contact your local sales office.",
    "TABLE 2: PACKAGES\nPIC18(L)F24K42, (S)PDIP = X. PIC18(L)F24K42, SOIC = X. PIC18(L)F24K42, SSOP = X. PIC18(L)F24K42, UQFN (4x4) = X. PIC18(L)F24K42, QFN (6x6) = X. PIC18(L)F24K42, TQFP = -. PIC18(L)F24K42, QFN (8x8) = -. PIC18(L)F24K42, UQFN (5x5) = -. PIC18(L)F24K42, UQFN (6x6) = -. PIC18(L)F25K42, (S)PDIP = X. PIC18(L)F25K42, SOIC = X. PIC18(L)F25K42, SSOP = X. PIC18(L)F25K42, UQFN (4x4) = X. PIC18(L)F25K42,",
    "TABLE 2: PACKAGES\nQFN (6x6) = X. PIC18(L)F25K42, TQFP = -. PIC18(L)F25K42, QFN (8x8) = -. PIC18(L)F25K42, UQFN (5x5) = -. PIC18(L)F25K42, UQFN (6x6) = -. PIC18(L)F26K42, (S)PDIP = X. PIC18(L)F26K42, SOIC = X. PIC18(L)F26K42, SSOP = X. PIC18(L)F26K42, UQFN (4x4) = X. PIC18(L)F26K42, QFN (6x6) = -. PIC18(L)F26K42, TQFP = -. PIC18(L)F26K42, QFN (8x8) = -. PIC18(L)F26K42, UQFN (5x5) = -. PIC18(L)F26K42,",
    "TABLE 2: PACKAGES\nUQFN (6x6) = -. PIC18(L)F27K42, (S)PDIP = X. PIC18(L)F27K42, SOIC = X. PIC18(L)F27K42, SSOP = X. PIC18(L)F27K42, UQFN (4x4) = -. PIC18(L)F27K42, QFN (6x6) = X. PIC18(L)F27K42, TQFP = -. PIC18(L)F27K42, QFN (8x8) = -. PIC18(L)F27K42, UQFN (5x5) = -. PIC18(L)F27K42, UQFN (6x6) = -. PIC18(L)F45K42, (S)PDIP = X. PIC18(L)F45K42, SOIC = -. PIC18(L)F45K42, SSOP = -. PIC18(L)F45K42, UQFN (4x4) =",
    "TABLE 2: PACKAGES\n-. PIC18(L)F45K42, QFN (6x6) = -. PIC18(L)F45K42, TQFP = X. PIC18(L)F45K42, QFN (8x8) = X. PIC18(L)F45K42, UQFN (5x5) = X. PIC18(L)F45K42, UQFN (6x6) = -. PIC18(L)F46K42, (S)PDIP = X. PIC18(L)F46K42, SOIC = -. PIC18(L)F46K42, SSOP = -. PIC18(L)F46K42, UQFN (4x4) = -. PIC18(L)F46K42, QFN (6x6) = -. PIC18(L)F46K42, TQFP = X. PIC18(L)F46K42, QFN (8x8) = X. PIC18(L)F46K42, UQFN (5x5) = X.",
    "TABLE 2: PACKAGES\nPIC18(L)F46K42, UQFN (6x6) = -. PIC18(L)F47K42, (S)PDIP = X. PIC18(L)F47K42, SOIC = -. PIC18(L)F47K42, SSOP = -. PIC18(L)F47K42, UQFN (4x4) = -. PIC18(L)F47K42, QFN (6x6) = -. PIC18(L)F47K42, TQFP = X. PIC18(L)F47K42, QFN (8x8) = X. PIC18(L)F47K42, UQFN (5x5) = X. PIC18(L)F47K42, UQFN (6x6) = -. PIC18(L)F55K42, (S)PDIP = X. PIC18(L)F55K42, SOIC = -. PIC18(L)F55K42, SSOP = -. PIC18(L)F55K42,",
    "TABLE 2: PACKAGES\nUQFN (4x4) = -. PIC18(L)F55K42, QFN (6x6) = -. PIC18(L)F55K42, TQFP = X. PIC18(L)F55K42, QFN (8x8) = X. PIC18(L)F55K42, UQFN (5x5) = -. PIC18(L)F55K42, UQFN (6x6) = X. PIC18(L)F56K42, (S)PDIP = X. PIC18(L)F56K42, SOIC = -. PIC18(L)F56K42, SSOP = -. PIC18(L)F56K42, UQFN (4x4) = -. PIC18(L)F56K42, QFN (6x6) = -. PIC18(L)F56K42, TQFP = X. PIC18(L)F56K42, QFN (8x8) = X. PIC18(L)F56K42,",
    "TABLE 2: PACKAGES\nUQFN (5x5) = -. PIC18(L)F56K42, UQFN (6x6) = X. PIC18(L)F57K42, (S)PDIP = X. PIC18(L)F57K42, SOIC = -. PIC18(L)F57K42, SSOP = -. PIC18(L)F57K42, UQFN (4x4) = -. PIC18(L)F57K42, QFN (6x6) = -. PIC18(L)F57K42, TQFP = X. PIC18(L)F57K42, QFN (8x8) = X. PIC18(L)F57K42, UQFN (5x5) = -. PIC18(L)F57K42, UQFN (6x6) = X\nNote:\nPin details are subject to change.",
    "FIGURE 6: 44-PIN QFN (8X8X0.9 mm) FOR PIC18(L)F5XK42\nNote 1: See Table 4 for location of all peripheral functions.\n- 2: It is recommended that the exposed bottom pad be connected to Vss, however it must not be the only Vss connection to the device.",
    "FIGURE 7: 44-PIN TQFP FOR PIC18(L)F4XK42\nNote 1: See Table 4 for location of all peripheral functions.\n- 2: All VDD and all VSS pins must be connected at the circuit board level. Allowing one or more VSS or VDD pins to float may result in degraded electrical performance or non-functionality.",
    "PIN ALLOCATION TABLES\nRA0, 28-Pin SPDIP/SOIC/SSOP = 2. RA0, 28-Pin (U)QFN = 27. RA0, ADC = ANA0. RA0, Voltage Reference = -. RA0, DAC = -. RA0, Comparators = C1IN0- C2IN0-. RA0, Zero Cross Detect = -. RA0, I 2 C = -. RA0, SPI = -. RA0, UART = -. RA0, DSM = -. RA0, Timers/SMT = -. RA0, CCP and PWM = -. RA0, CWG = -. RA0, CLC = CLCIN0 (1). RA0, NCO = -. RA0, Clock Reference (CLKR) = -. RA0, Interrupt-on-Change = IOCA0. RA0, Basic = -. RA1, 28-Pin SPDIP/SOIC/SSOP = 3. RA1, 28-Pin (U)QFN = 28. RA1, ADC = ANA1. RA1, Voltage Reference = -. RA1, DAC",
    "PIN ALLOCATION TABLES\n= -. RA1, Comparators = C1IN1- C2IN1-. RA1, Zero Cross Detect = -. RA1, I 2 C = -. RA1, SPI = -. RA1, UART = -. RA1, DSM = -. RA1, Timers/SMT = -. RA1, CCP and PWM = -. RA1, CWG = -. RA1, CLC = CLCIN1 (1). RA1, NCO = -. RA1, Clock Reference (CLKR) = -. RA1, Interrupt-on-Change = IOCA1. RA1, Basic = -. RA2, 28-Pin SPDIP/SOIC/SSOP = 4. RA2, 28-Pin (U)QFN = 1. RA2, ADC = ANA2. RA2, Voltage Reference = VREF -. RA2, DAC = DAC1OUT1. RA2, Comparators = C1IN0+ C2IN0+. RA2, Zero Cross Detect = -. RA2, I 2 C = -. RA2, SPI = -. RA2,",
    "PIN ALLOCATION TABLES\nUART = -. RA2, DSM = -. RA2, Timers/SMT = -. RA2, CCP and PWM = -. RA2, CWG = -. RA2, CLC = -. RA2, NCO = -. RA2, Clock Reference (CLKR) = -. RA2, Interrupt-on-Change = IOCA2. RA2, Basic = -. RA3, 28-Pin SPDIP/SOIC/SSOP = 5. RA3, 28-Pin (U)QFN = 2. RA3, ADC = ANA3. RA3, Voltage Reference = VREF +. RA3, DAC = -. RA3, Comparators = C1IN1+. RA3, Zero Cross Detect = -. RA3, I 2 C = -. RA3, SPI = -. RA3, UART = -. RA3, DSM = MDCARL (1). RA3, Timers/SMT = -. RA3, CCP and PWM = -. RA3, CWG = -. RA3, CLC = -. RA3,",
    "PIN ALLOCATION TABLES\nNCO = -. RA3, Clock Reference (CLKR) = -. RA3, Interrupt-on-Change = IOCA3. RA3, Basic = -. RA4, 28-Pin SPDIP/SOIC/SSOP = 6. RA4, 28-Pin (U)QFN = 3. RA4, ADC = ANA4. RA4, Voltage Reference = -. RA4, DAC = -. RA4, Comparators = -. RA4, Zero Cross Detect = -. RA4, I 2 C = -. RA4, SPI = -. RA4, UART = -. RA4, DSM = MDCARH (1). RA4, Timers/SMT = T0CKI (1). RA4, CCP and PWM = -. RA4, CWG = -. RA4, CLC = -. RA4, NCO = -. RA4, Clock Reference (CLKR) = -. RA4, Interrupt-on-Change = IOCA4. RA4, Basic = -. RA5, 28-Pin SPDIP/SOIC/SSOP = 7.",
    "PIN ALLOCATION TABLES\nRA5, 28-Pin (U)QFN = 4. RA5, ADC = ANA5. RA5, Voltage Reference = -. RA5, DAC = -. RA5, Comparators = -. RA5, Zero Cross Detect = -. RA5, I 2 C = -. RA5, SPI = SS1 (1). RA5, UART = -. RA5, DSM = MDSRC (1). RA5, Timers/SMT = -. RA5, CCP and PWM = -. RA5, CWG = -. RA5, CLC = -. RA5, NCO = -. RA5, Clock Reference (CLKR) = -. RA5, Interrupt-on-Change = IOCA5. RA5, Basic = -. RA6, 28-Pin SPDIP/SOIC/SSOP = 10. RA6, 28-Pin (U)QFN = 7. RA6, ADC = ANA6. RA6, Voltage Reference = -. RA6, DAC = -. RA6, Comparators = -. RA6, Zero Cross Detect =",
    "PIN ALLOCATION TABLES\n-. RA6, I 2 C = -. RA6, SPI = -. RA6, UART = -. RA6, DSM = -. RA6, Timers/SMT = -. RA6, CCP and PWM = -. RA6, CWG = -. RA6, CLC = -. RA6, NCO = -. RA6, Clock Reference (CLKR) = -. RA6, Interrupt-on-Change = IOCA6. RA6, Basic = OSC2 CLKOUT. RA7, 28-Pin SPDIP/SOIC/SSOP = 9. RA7, 28-Pin (U)QFN = 6. RA7, ADC = ANA7. RA7, Voltage Reference = -. RA7, DAC = -. RA7, Comparators = -. RA7, Zero Cross Detect = -. RA7, I 2 C = -. RA7, SPI = -. RA7, UART = -. RA7, DSM = -. RA7, Timers/SMT = -. RA7, CCP and PWM = -. RA7,",
    "PIN ALLOCATION TABLES\nCWG = -. RA7, CLC = -. RA7, NCO = -. RA7, Clock Reference (CLKR) = -. RA7, Interrupt-on-Change = IOCA7. RA7, Basic = OSC1 CLKIN. RB0, 28-Pin SPDIP/SOIC/SSOP = 21. RB0, 28-Pin (U)QFN = 18. RB0, ADC = ANB0. RB0, Voltage Reference = -. RB0, DAC = -. RB0, Comparators = C2IN1+. RB0, Zero Cross Detect = ZCD. RB0, I 2 C = -. RB0, SPI = -. RB0, UART = -. RB0, DSM = -. RB0, Timers/SMT = -. RB0, CCP and PWM = CCP4 (1). RB0, CWG = CWG1IN (1). RB0, CLC = -. RB0, NCO = -. RB0, Clock Reference (CLKR) = -. RB0, Interrupt-on-Change = INT0",
    "PIN ALLOCATION TABLES\n(1) IOCB0. RB0, Basic = -. RB1, 28-Pin SPDIP/SOIC/SSOP = 22. RB1, 28-Pin (U)QFN = 19. RB1, ADC = ANB1. RB1, Voltage Reference = -. RB1, DAC = -. RB1, Comparators = C1IN3- C2IN3-. RB1, Zero Cross Detect = -. RB1, I 2 C = SCL2 (3,4). RB1, SPI = -. RB1, UART = -. RB1, DSM = -. RB1, Timers/SMT = -. RB1, CCP and PWM = -. RB1, CWG = CWG2IN (1). RB1, CLC = -. RB1, NCO = -. RB1, Clock Reference (CLKR) = -. RB1, Interrupt-on-Change = INT1 (1) IOCB1. RB1, Basic = -. RB2, 28-Pin SPDIP/SOIC/SSOP = 23. RB2, 28-Pin",
    "PIN ALLOCATION TABLES\n(U)QFN = 20. RB2, ADC = ANB2. RB2, Voltage Reference = -. RB2, DAC = -. RB2, Comparators = -. RB2, Zero Cross Detect = -. RB2, I 2 C = SDA2 (3,4). RB2, SPI = -. RB2, UART = -. RB2, DSM = -. RB2, Timers/SMT = -. RB2, CCP and PWM = -. RB2, CWG = CWG3IN (1). RB2, CLC = -. RB2, NCO = -. RB2, Clock Reference (CLKR) = -. RB2, Interrupt-on-Change = INT2 (1) IOCB2. RB2, Basic = -. RB3, 28-Pin SPDIP/SOIC/SSOP = 24. RB3, 28-Pin (U)QFN = 21. RB3, ADC = ANB3. RB3, Voltage Reference = -. RB3, DAC = -. RB3, Comparators = C1IN2-",
    "PIN ALLOCATION TABLES\nC2IN2-. RB3, Zero Cross Detect = -. RB3, I 2 C = -. RB3, SPI = -. RB3, UART = -. RB3, DSM = -. RB3, Timers/SMT = -. RB3, CCP and PWM = -. RB3, CWG = -. RB3, CLC = -. RB3, NCO = -. RB3, Clock Reference (CLKR) = -. RB3, Interrupt-on-Change = IOCB3. RB3, Basic = -. RB4, 28-Pin SPDIP/SOIC/SSOP = 25. RB4, 28-Pin (U)QFN = 22. RB4, ADC = ANB4 ADCACT (1). RB4, Voltage Reference = -. RB4, DAC = -. RB4, Comparators = -. RB4, Zero Cross Detect = -. RB4, I 2 C = -. RB4, SPI = -. RB4, UART = -. RB4, DSM = -. RB4, Timers/SMT = T5G",
    "PIN ALLOCATION TABLES\n(1). RB4, CCP and PWM = -. RB4, CWG = -. RB4, CLC = -. RB4, NCO = -. RB4, Clock Reference (CLKR) = -. RB4, Interrupt-on-Change = IOCB4. RB4, Basic = -. RB5, 28-Pin SPDIP/SOIC/SSOP = 26. RB5, 28-Pin (U)QFN = 23. RB5, ADC = ANB5. RB5, Voltage Reference = -. RB5, DAC = -. RB5, Comparators = -. RB5, Zero Cross Detect = -. RB5, I 2 C = -. RB5, SPI = -. RB5, UART = -. RB5, DSM = -. RB5, Timers/SMT = T1G (1). RB5, CCP and PWM = CCP3 (1). RB5, CWG = -. RB5, CLC = -. RB5, NCO = -. RB5, Clock Reference (CLKR) = -. RB5,",
    "PIN ALLOCATION TABLES\nInterrupt-on-Change = IOCB5. RB5, Basic = -. RB6, 28-Pin SPDIP/SOIC/SSOP = 27. RB6, 28-Pin (U)QFN = 24. RB6, ADC = ANB6. RB6, Voltage Reference = -. RB6, DAC = -. RB6, Comparators = -. RB6, Zero Cross Detect = -. RB6, I 2 C = -. RB6, SPI = -. RB6, UART = CTS2 (1). RB6, DSM = -. RB6, Timers/SMT = -. RB6, CCP and PWM = -. RB6, CWG = -. RB6, CLC = CLCIN2 (1). RB6, NCO = -. RB6, Clock Reference (CLKR) = -. RB6, Interrupt-on-Change = IOCB6. RB6, Basic = ICSPCLK. RB7, 28-Pin SPDIP/SOIC/SSOP = 28. RB7, 28-Pin (U)QFN = 25. RB7,",
    "PIN ALLOCATION TABLES\nADC = ANB7. RB7, Voltage Reference = -. RB7, DAC = DAC1OUT2. RB7, Comparators = -. RB7, Zero Cross Detect = -. RB7, I 2 C = -. RB7, SPI = -. RB7, UART = RX2 (1). RB7, DSM = -. RB7, Timers/SMT = T6IN(1). RB7, CCP and PWM = -. RB7, CWG = -. RB7, CLC = CLCIN3 (1). RB7, NCO = -. RB7, Clock Reference (CLKR) = -. RB7, Interrupt-on-Change = IOCB7. RB7, Basic = ICSPDAT\nNote",
    "PIN ALLOCATION TABLES\n1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.\n2: All output signals shown in this row are PPS remappable.\n3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.\n4: These pins are configured for I 2 C and SMBus 3.0/2.0 logic levels; The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST as selected by the INLVL register, instead of the I 2 C specific or SMBUS input buffer thresholds.",
    "Advance Information\nRC0, 28-Pin SPDIP/SOIC/SSOP = 11. RC0, 28-Pin (U)QFN = 8. RC0, ADC = ANC0. RC0, Voltage Reference = -. RC0, DAC = -. RC0, Comparators = - -. RC0, Zero Cross Detect = -. RC0, I 2 C = -. RC0, SPI = . RC0, UART = -. RC0, DSM = -. RC0, Timers/SMT = T1CKI (1) T3CKI (1) T3G (1) SMTWIN1 (1) -. RC0, CCP and PWM = -. RC0, CWG = -. RC0, CLC = -. RC0, NCO = -. RC0, Clock Reference (CLKR) Interrupt-on-Change = IOCC0. RC0, Basic = SOSCO. RC1, 28-Pin SPDIP/SOIC/SSOP = 12. RC1, 28-Pin (U)QFN = 9. RC1, ADC = ANC1. RC1, Voltage",
    "Advance Information\nReference = -. RC1, DAC = -. RC1, Comparators = - -. RC1, Zero Cross Detect = -. RC1, I 2 C = -. RC1, SPI = . RC1, UART = - -. RC1, DSM = SMTSIG1 (1). RC1, Timers/SMT = CCP2 (1). RC1, CCP and PWM = -. RC1, CWG = -. RC1, CLC = -. RC1, NCO = -. RC1, Clock Reference (CLKR) Interrupt-on-Change = IOCC1. RC1, Basic = SOSCI. RC2, 28-Pin SPDIP/SOIC/SSOP = 13. RC2, 28-Pin (U)QFN = 10. RC2, ADC = ANC2. RC2, Voltage Reference = -. RC2, DAC = -. RC2, Comparators = - -. RC2, Zero Cross Detect = -. RC2, I 2 C = . RC2, SPI = -. RC2, UART = - -.",
    "Advance Information\nRC2, DSM = T5CKI (1). RC2, Timers/SMT = CCP1 (1). RC2, CCP and PWM = -. RC2, CWG = -. RC2, CLC = -. RC2, NCO = -. RC2, Clock Reference (CLKR) Interrupt-on-Change = IOCC2. RC2, Basic = -. RC3, 28-Pin SPDIP/SOIC/SSOP = 14. RC3, 28-Pin (U)QFN = 11. RC3, ADC = ANC3. RC3, Voltage Reference = -. RC3, DAC = -. RC3, Comparators = - -. RC3, Zero Cross Detect = SCL1 (3,4). RC3, I 2 C = . RC3, SPI = SCK1 (1). RC3, UART = - -. RC3, DSM = T2IN (1). RC3, Timers/SMT = -. RC3, CCP and PWM = -. RC3, CWG = -. RC3, CLC",
    "Advance Information\n= -. RC3, NCO = -. RC3, Clock Reference (CLKR) Interrupt-on-Change = IOCC3. RC3, Basic = -. RC4, 28-Pin SPDIP/SOIC/SSOP = 15. RC4, 28-Pin (U)QFN = 12. RC4, ADC = ANC4. RC4, Voltage Reference = -. RC4, DAC = -. RC4, Comparators = - -. RC4, Zero Cross Detect = SDA1 (3,4). RC4, I 2 C = . RC4, SPI = SDI1 (1). RC4, UART = - -. RC4, DSM = -. RC4, Timers/SMT = -. RC4, CCP and PWM = -. RC4, CWG = -. RC4, CLC = -. RC4, NCO = -. RC4, Clock Reference (CLKR) Interrupt-on-Change = IOCC4. RC4, Basic = -. RC5, 28-Pin SPDIP/SOIC/SSOP = 16. RC5, 28-Pin",
    "Advance Information\n(U)QFN = 13. RC5, ADC = ANC5. RC5, Voltage Reference = -. RC5, DAC = -. RC5, Comparators = - -. RC5, Zero Cross Detect = -. RC5, I 2 C = -. RC5, SPI = . RC5, UART = - -. RC5, DSM = T4IN (1). RC5, Timers/SMT = -. RC5, CCP and PWM = -. RC5, CWG = -. RC5, CLC = -. RC5, NCO = -. RC5, Clock Reference (CLKR) Interrupt-on-Change = IOCC5. RC5, Basic = -. RC6, 28-Pin SPDIP/SOIC/SSOP = 17. RC6, 28-Pin (U)QFN = 14. RC6, ADC = ANC6. RC6, Voltage Reference = -. RC6, DAC = -. RC6, Comparators = - -. RC6, Zero Cross Detect = -. RC6, I 2 C = -. RC6,",
    "Advance Information\nSPI = CTS1. RC6, UART = (1) -. RC6, DSM = -. RC6, Timers/SMT = -. RC6, CCP and PWM = -. RC6, CWG = -. RC6, CLC = -. RC6, NCO = -. RC6, Clock Reference (CLKR) Interrupt-on-Change = IOCC6. RC6, Basic = -. RC7, 28-Pin SPDIP/SOIC/SSOP = 18. RC7, 28-Pin (U)QFN = 15. RC7, ADC = ANC7. RC7, Voltage Reference = -. RC7, DAC = -. RC7, Comparators = - -. RC7, Zero Cross Detect = -. RC7, I 2 C = -. RC7, SPI = . RC7, UART = RX1 (1) -. RC7, DSM = -. RC7, Timers/SMT = -. RC7, CCP and PWM = -. RC7, CWG = -. RC7, CLC = -.",
    "Advance Information\nRC7, NCO = -. RC7, Clock Reference (CLKR) Interrupt-on-Change = IOCC7. RC7, Basic = -. RE3, 28-Pin SPDIP/SOIC/SSOP = 1. RE3, 28-Pin (U)QFN = 26. RE3, ADC = -. RE3, Voltage Reference = -. RE3, DAC = -. RE3, Comparators = - -. RE3, Zero Cross Detect = -. RE3, I 2 C = -. RE3, SPI = . RE3, UART = - -. RE3, DSM = -. RE3, Timers/SMT = -. RE3, CCP and PWM = -. RE3, CWG = -. RE3, CLC = -. RE3, NCO = -. RE3, Clock Reference (CLKR) Interrupt-on-Change = IOCE3. RE3, Basic = MCLR VPP. VDD, 28-Pin SPDIP/SOIC/SSOP = 20. VDD, 28-Pin (U)QFN = 17. VDD,",
    "Advance Information\nADC = -. VDD, Voltage Reference = -. VDD, DAC = -. VDD, Comparators = - -. VDD, Zero Cross Detect = -. VDD, I 2 C = -. VDD, SPI = . VDD, UART = - -. VDD, DSM = -. VDD, Timers/SMT = -. VDD, CCP and PWM = -. VDD, CWG = -. VDD, CLC = -. VDD, NCO = -. VDD, Clock Reference (CLKR) Interrupt-on-Change = -. VDD, Basic = -. VSS, 28-Pin SPDIP/SOIC/SSOP = 8, 19. VSS, 28-Pin (U)QFN = 5, 16. VSS, ADC = -. VSS, Voltage Reference = -. VSS, DAC = -. VSS, Comparators = - -. VSS, Zero Cross Detect = -. VSS, I 2 C = -. VSS, SPI = . VSS, UART = - -. VSS, DSM =",
    "Advance Information\n-. VSS, Timers/SMT = -. VSS, CCP and PWM = -. VSS, CWG = -. VSS, CLC = -. VSS, NCO = -. VSS, Clock Reference (CLKR) Interrupt-on-Change = -. VSS, Basic = -. OUT (2), 28-Pin SPDIP/SOIC/SSOP = -. OUT (2), 28-Pin (U)QFN = -. OUT (2), ADC = ADGRDA ADGRDB. OUT (2), Voltage Reference = -. OUT (2), DAC = -. OUT (2), Comparators = C1OUT C2OUT -. OUT (2), Zero Cross Detect = SDA1 SCL1 SDA2 SCL2. OUT (2), I 2 C = SS1 SCK1 SDO1. OUT (2), SPI = RTS1 TXDE1 TX1 RTS2 TXDE2 TX2. OUT (2), UART = DSM. OUT (2), DSM = TMR0. OUT (2),",
    "Advance Information\nTimers/SMT = CCP1 CCP2 CCP3 CCP4 PWM5OUT PWM6OUT PWM7OUT PWM8OUT. OUT (2), CCP and PWM = CWG1A CWG1B CWG1C CWG1D CWG2A CWG2B CWG2C CWG2D CWG3A CWG3B. OUT (2), CWG = CLC1OUT CLC2OUT CLC3OUT CLC4OUT. OUT (2), CLC = NCO. OUT (2), NCO = CLKR. OUT (2), Clock Reference (CLKR) Interrupt-on-Change = -. OUT (2), Basic = -\nNote",
    "Advance Information\n1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.\n2: All output signals shown in this row are PPS remappable.\n3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.\n4: These pins are configured for I 2 C and SMBus 3.0/2.0 logic levels; The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST as selected by the INLVL register, instead of the I 2 C specific or SMBUS input buffer thresholds.\nTABLE 4:",
    "40/44-PIN ALLOCATION TABLE FOR PIC18(L)F4XK42, PIC18(L)F5XK42\nRA0, 40-Pin PDIP = 2. RA0, 44-Pin TQFP = 19. RA0, 40-Pin UQFN = 17. RA0, 44-Pin QFN = 19. RA0, ADC = ANA0. RA0, Voltage Reference = -. RA0, DAC = -. RA0, Comparators = C1IN0- C2IN0-. RA0, Zero Cross Detect = -. RA0, I 2 C = -. RA0, SPI = -. RA0, UART = -. RA0, DSM = -. RA0, Timers/SMT = -. RA0, CCP and PWM = -. RA0, CWG = -. RA0, CLC = CLCIN0 (1). RA0, NCO = -. RA0, Clock Reference (CLKR) = -. RA0, Interrupt-on-Change = IOCA0. RA0, Basic = -. RA1, 40-Pin PDIP = 3.",
    "40/44-PIN ALLOCATION TABLE FOR PIC18(L)F4XK42, PIC18(L)F5XK42\nRA1, 44-Pin TQFP = 20. RA1, 40-Pin UQFN = 18. RA1, 44-Pin QFN = 20. RA1, ADC = ANA1. RA1, Voltage Reference = -. RA1, DAC = -. RA1, Comparators = C1IN1- C2IN1-. RA1, Zero Cross Detect = -. RA1, I 2 C = -. RA1, SPI = -. RA1, UART = -. RA1, DSM = -. RA1, Timers/SMT = -. RA1, CCP and PWM = -. RA1, CWG = -. RA1, CLC = CLCIN1 (1). RA1, NCO = -. RA1, Clock Reference (CLKR) = -. RA1, Interrupt-on-Change = IOCA1. RA1, Basic = -. RA2, 40-Pin PDIP = 4. RA2, 44-Pin TQFP = 21. RA2,",
    "40/44-PIN ALLOCATION TABLE FOR PIC18(L)F4XK42, PIC18(L)F5XK42\n40-Pin UQFN = 19. RA2, 44-Pin QFN = 21. RA2, ADC = ANA2. RA2, Voltage Reference = VREF-. RA2, DAC = DAC1OUT1. RA2, Comparators = C1IN0+ C2IN0+. RA2, Zero Cross Detect = -. RA2, I 2 C = -. RA2, SPI = -. RA2, UART = -. RA2, DSM = -. RA2, Timers/SMT = -. RA2, CCP and PWM = -. RA2, CWG = -. RA2, CLC = -. RA2, NCO = -. RA2, Clock Reference (CLKR) = -. RA2, Interrupt-on-Change = IOCA2. RA2, Basic = -. RA3, 40-Pin PDIP = 5. RA3, 44-Pin TQFP = 22. RA3, 40-Pin UQFN = 20.",
    "40/44-PIN ALLOCATION TABLE FOR PIC18(L)F4XK42, PIC18(L)F5XK42\nRA3, 44-Pin QFN = 22. RA3, ADC = ANA3. RA3, Voltage Reference = VREF+. RA3, DAC = -. RA3, Comparators = C1IN1+. RA3, Zero Cross Detect = -. RA3, I 2 C = -. RA3, SPI = -. RA3, UART = -. RA3, DSM = MDCARL (1). RA3, Timers/SMT = -. RA3, CCP and PWM = -. RA3, CWG = -. RA3, CLC = -. RA3, NCO = -. RA3, Clock Reference (CLKR) = -. RA3, Interrupt-on-Change = IOCA3. RA3, Basic = -. RA4, 40-Pin PDIP = 6. RA4, 44-Pin TQFP = 23. RA4, 40-Pin UQFN = 21. RA4, 44-Pin QFN = 23. RA4,",
    "40/44-PIN ALLOCATION TABLE FOR PIC18(L)F4XK42, PIC18(L)F5XK42\nADC = ANA4. RA4, Voltage Reference = -. RA4, DAC = -. RA4, Comparators = -. RA4, Zero Cross Detect = -. RA4, I 2 C = -. RA4, SPI = -. RA4, UART = -. RA4, DSM = MDCARH (1). RA4, Timers/SMT = T0CKI (1). RA4, CCP and PWM = -. RA4, CWG = -. RA4, CLC = -. RA4, NCO = -. RA4, Clock Reference (CLKR) = -. RA4, Interrupt-on-Change = IOCA4. RA4, Basic = -. RA5, 40-Pin PDIP = 7. RA5, 44-Pin TQFP = 24. RA5, 40-Pin UQFN = 22. RA5, 44-Pin QFN = 24. RA5, ADC = ANA5. RA5, Voltage Reference = -.",
    "40/44-PIN ALLOCATION TABLE FOR PIC18(L)F4XK42, PIC18(L)F5XK42\nRA5, DAC = -. RA5, Comparators = -. RA5, Zero Cross Detect = -. RA5, I 2 C = -. RA5, SPI = SS1 (1). RA5, UART = -. RA5, DSM = MDSRC (1). RA5, Timers/SMT = -. RA5, CCP and PWM = -. RA5, CWG = -. RA5, CLC = -. RA5, NCO = -. RA5, Clock Reference (CLKR) = -. RA5, Interrupt-on-Change = IOCA5. RA5, Basic = -. RA6, 40-Pin PDIP = 14. RA6, 44-Pin TQFP = 31. RA6, 40-Pin UQFN = 29. RA6, 44-Pin QFN = 33. RA6, ADC = ANA6. RA6, Voltage Reference = -. RA6, DAC = -. RA6, Comparators =",
    "40/44-PIN ALLOCATION TABLE FOR PIC18(L)F4XK42, PIC18(L)F5XK42\n-. RA6, Zero Cross Detect = -. RA6, I 2 C = -. RA6, SPI = -. RA6, UART = -. RA6, DSM = -. RA6, Timers/SMT = -. RA6, CCP and PWM = -. RA6, CWG = -. RA6, CLC = -. RA6, NCO = -. RA6, Clock Reference (CLKR) = -. RA6, Interrupt-on-Change = IOCA6. RA6, Basic = OSC2 CLKOUT. RA7, 40-Pin PDIP = 13. RA7, 44-Pin TQFP = 30. RA7, 40-Pin UQFN = 28. RA7, 44-Pin QFN = 32. RA7, ADC = ANA7. RA7, Voltage Reference = -. RA7, DAC = -. RA7, Comparators = -. RA7, Zero Cross Detect = -. RA7, I 2 C = -.",
    "40/44-PIN ALLOCATION TABLE FOR PIC18(L)F4XK42, PIC18(L)F5XK42\nRA7, SPI = -. RA7, UART = -. RA7, DSM = -. RA7, Timers/SMT = -. RA7, CCP and PWM = -. RA7, CWG = -. RA7, CLC = -. RA7, NCO = - -. RA7, Clock Reference (CLKR) = . RA7, Interrupt-on-Change = IOCA7. RA7, Basic = OSC1 CLKIN. RB0, 40-Pin PDIP = 33. RB0, 44-Pin TQFP = 8. RB0, 40-Pin UQFN = 8. RB0, 44-Pin QFN = 9. RB0, ADC = ANB0. RB0, Voltage Reference = -. RB0, DAC = -. RB0, Comparators = C2IN1+. RB0, Zero Cross Detect = ZCD. RB0, I 2 C = -. RB0, SPI = -. RB0, UART = -.",
    "40/44-PIN ALLOCATION TABLE FOR PIC18(L)F4XK42, PIC18(L)F5XK42\nRB0, DSM = -. RB0, Timers/SMT = -. RB0, CCP and PWM = CCP4 (1). RB0, CWG = CWG1IN (1). RB0, CLC = -. RB0, NCO = -. RB0, Clock Reference (CLKR) = -. RB0, Interrupt-on-Change = INT0 (1) IOCB0. RB0, Basic = -. RB1, 40-Pin PDIP = 34. RB1, 44-Pin TQFP = 9. RB1, 40-Pin UQFN = 9. RB1, 44-Pin QFN = 10. RB1, ADC = ANB1. RB1, Voltage Reference = -. RB1, DAC = -. RB1, Comparators = C1IN3- C2IN3-. RB1, Zero Cross Detect = -. RB1, I 2 C = SCL2 (3,4). RB1, SPI = -.",
    "40/44-PIN ALLOCATION TABLE FOR PIC18(L)F4XK42, PIC18(L)F5XK42\nRB1, UART = -. RB1, DSM = -. RB1, Timers/SMT = -. RB1, CCP and PWM = -. RB1, CWG = CWG2IN (1). RB1, CLC = -. RB1, NCO = -. RB1, Clock Reference (CLKR) = -. RB1, Interrupt-on-Change = INT1 (1) IOCB1. RB1, Basic = -. RB2, 40-Pin PDIP = 35. RB2, 44-Pin TQFP = 10. RB2, 40-Pin UQFN = 10. RB2, 44-Pin QFN = 11. RB2, ADC = ANB2. RB2, Voltage Reference = -. RB2, DAC = -. RB2, Comparators = -. RB2, Zero Cross Detect = -. RB2, I 2 C = SDA2 (3,4). RB2, SPI = -. RB2, UART =",
    "40/44-PIN ALLOCATION TABLE FOR PIC18(L)F4XK42, PIC18(L)F5XK42\n-. RB2, DSM = -. RB2, Timers/SMT = -. RB2, CCP and PWM = -. RB2, CWG = CWG3IN (1). RB2, CLC = -. RB2, NCO = - -. RB2, Clock Reference (CLKR) = . RB2, Interrupt-on-Change = INT2 (1) IOCB2. RB2, Basic = -. RB3, 40-Pin PDIP = 36. RB3, 44-Pin TQFP = 11. RB3, 40-Pin UQFN = 11. RB3, 44-Pin QFN = 12. RB3, ADC = ANB3. RB3, Voltage Reference = -. RB3, DAC = -. RB3, Comparators = C1IN2- C2IN2-. RB3, Zero Cross Detect = -. RB3, I 2 C = -. RB3, SPI = -. RB3, UART = -. RB3,",
    "40/44-PIN ALLOCATION TABLE FOR PIC18(L)F4XK42, PIC18(L)F5XK42\nDSM = -. RB3, Timers/SMT = -. RB3, CCP and PWM = -. RB3, CWG = - -. RB3, CLC = -. RB3, NCO = -. RB3, Clock Reference (CLKR) = . RB3, Interrupt-on-Change = IOCB3. RB3, Basic = -. RB4, 40-Pin PDIP = 37. RB4, 44-Pin TQFP = 14. RB4, 40-Pin UQFN = 12. RB4, 44-Pin QFN = 14. RB4, ADC = ANB4 ADCACT (1). RB4, Voltage Reference = -. RB4, DAC = -. RB4, Comparators = -. RB4, Zero Cross Detect = -. RB4, I 2 C = -. RB4, SPI = -. RB4, UART = -. RB4, DSM = -. RB4, Timers/SMT = T5G",
    "40/44-PIN ALLOCATION TABLE FOR PIC18(L)F4XK42, PIC18(L)F5XK42\n(1). RB4, CCP and PWM = -. RB4, CWG = -. RB4, CLC = -. RB4, NCO = -. RB4, Clock Reference (CLKR) = -. RB4, Interrupt-on-Change = IOCB4. RB4, Basic = -. RB5, 40-Pin PDIP = 38. RB5, 44-Pin TQFP = 15. RB5, 40-Pin UQFN = 13. RB5, 44-Pin QFN = 15. RB5, ADC = ANB5. RB5, Voltage Reference = -. RB5, DAC = -. RB5, Comparators = -. RB5, Zero Cross Detect = -. RB5, I 2 C = -. RB5, SPI = -. RB5, UART = -. RB5, DSM = -. RB5, Timers/SMT = T1G (1). RB5, CCP and PWM = CCP3",
    "40/44-PIN ALLOCATION TABLE FOR PIC18(L)F4XK42, PIC18(L)F5XK42\n(1). RB5, CWG = -. RB5, CLC = -. RB5, NCO = -. RB5, Clock Reference (CLKR) = -. RB5, Interrupt-on-Change = IOCB5. RB5, Basic = -. RB6, 40-Pin PDIP = 39. RB6, 44-Pin TQFP = 16. RB6, 40-Pin UQFN = 14. RB6, 44-Pin QFN = 16. RB6, ADC = ANB6. RB6, Voltage Reference = -. RB6, DAC = -. RB6, Comparators = -. RB6, Zero Cross Detect = -. RB6, I 2 C = -. RB6, SPI = -. RB6, UART = CTS2 (1). RB6, DSM = -. RB6, Timers/SMT = -. RB6, CCP and PWM = -. RB6, CWG = -. RB6, CLC =",
    "40/44-PIN ALLOCATION TABLE FOR PIC18(L)F4XK42, PIC18(L)F5XK42\nCLCIN2 (1). RB6, NCO = -. RB6, Clock Reference (CLKR) = -. RB6, Interrupt-on-Change = IOCB6. RB6, Basic = ICSPCLK. RB7, 40-Pin PDIP = 40. RB7, 44-Pin TQFP = 17. RB7, 40-Pin UQFN = 15. RB7, 44-Pin QFN = 17. RB7, ADC = ANB7. RB7, Voltage Reference = -. RB7, DAC = DAC1OUT2. RB7, Comparators = -. RB7, Zero Cross Detect = -. RB7, I 2 C = -. RB7, SPI = -. RB7, UART = RX2 (1). RB7, DSM = -. RB7, Timers/SMT = T6IN (1). RB7, CCP and PWM = -. RB7, CWG = -. RB7, CLC =",
    "40/44-PIN ALLOCATION TABLE FOR PIC18(L)F4XK42, PIC18(L)F5XK42\nCLCIN3 (1). RB7, NCO = -. RB7, Clock Reference (CLKR) = -. RB7, Interrupt-on-Change = IOCB7. RB7, Basic = ICSPDAT. RC0, 40-Pin PDIP = 15. RC0, 44-Pin TQFP = 32. RC0, 40-Pin UQFN = 30. RC0, 44-Pin QFN = 34. RC0, ADC = ANC0. RC0, Voltage Reference = -. RC0, DAC = -. RC0, Comparators = -. RC0, Zero Cross Detect = -. RC0, I 2 C = -. RC0, SPI = -. RC0, UART = -. RC0, DSM = -. RC0, Timers/SMT = T1CKI (1) T3CKI (1) T3G (1). RC0, CCP and PWM = -. RC0, CWG = -. RC0, CLC",
    "40/44-PIN ALLOCATION TABLE FOR PIC18(L)F4XK42, PIC18(L)F5XK42\n= -. RC0, NCO = -. RC0, Clock Reference (CLKR) = -. RC0, Interrupt-on-Change = IOCC0. RC0, Basic = SOSCO. RC1, 40-Pin PDIP = 16. RC1, 44-Pin TQFP = 35. RC1, 40-Pin UQFN = 31. RC1, 44-Pin QFN = 35. RC1, ADC = ANC1. RC1, Voltage Reference = -. RC1, DAC = -. RC1, Comparators = -. RC1, Zero Cross Detect = -. RC1, I 2 C = -. RC1, SPI = -. RC1, UART = -. RC1, DSM = -. RC1, Timers/SMT = SMTWIN1 SMTSIG1 (1). RC1, CCP and PWM = CCP2 (1). RC1, CWG = -. RC1, CLC = -. RC1, NCO",
    "40/44-PIN ALLOCATION TABLE FOR PIC18(L)F4XK42, PIC18(L)F5XK42\n= -. RC1, Clock Reference (CLKR) = -. RC1, Interrupt-on-Change = IOCC1. RC1, Basic = SOSCI\nNote",
    "40/44-PIN ALLOCATION TABLE FOR PIC18(L)F4XK42, PIC18(L)F5XK42\n1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.\n2: All output signals shown in this row are PPS remappable.\n3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.\n4: These pins are configured for I 2 C and SMBus 3.0/2.0 logic levels; The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST as selected by the INLVL register, instead of the I 2 C specific or SMBus input buffer thresholds.",
    "TABLE 4:\nRC2, 40-Pin PDIP = 17. RC2, 44-Pin TQFP = 36. RC2, 40-Pin UQFN = 32 36. RC2, 44-Pin QFN = . RC2, ADC = ANC2. RC2, Voltage Reference = -. RC2, DAC = -. RC2, Comparators = -. RC2, Zero Cross Detect = -. RC2, I 2 C = -. RC2, SPI = -. RC2, UART = -. RC2, DSM = -. RC2, Timers/SMT = T5CKI (1). RC2, CCP and PWM = CCP1 (1). RC2, CWG = -. RC2, CLC = -. RC2, NCO = -. RC2, Clock Reference (CLKR) = -. RC2, Interrupt-on-Change = IOCC2. RC2, Basic = -. RC3, 40-Pin PDIP = 18. RC3, 44-Pin TQFP = 37. RC3, 40-Pin UQFN = 33. RC3,",
    "TABLE 4:\n44-Pin QFN = 37. RC3, ADC = ANC3. RC3, Voltage Reference = -. RC3, DAC = -. RC3, Comparators = -. RC3, Zero Cross Detect = -. RC3, I 2 C = SCL1 (3,4). RC3, SPI = SCK1 (1). RC3, UART = -. RC3, DSM = -. RC3, Timers/SMT = T2IN (1). RC3, CCP and PWM = -. RC3, CWG = -. RC3, CLC = -. RC3, NCO = -. RC3, Clock Reference (CLKR) = -. RC3, Interrupt-on-Change = IOCC3. RC3, Basic = -. RC4, 40-Pin PDIP = 23. RC4, 44-Pin TQFP = 42. RC4, 40-Pin UQFN = 38. RC4, 44-Pin QFN = 42. RC4, ADC = ANC4. RC4, Voltage Reference = -. RC4, DAC =",
    "TABLE 4:\n-. RC4, Comparators = -. RC4, Zero Cross Detect = -. RC4, I 2 C = SDA1 (3,4). RC4, SPI = SDI1 (1). RC4, UART = -. RC4, DSM = -. RC4, Timers/SMT = -. RC4, CCP and PWM = -. RC4, CWG = -. RC4, CLC = -. RC4, NCO = -. RC4, Clock Reference (CLKR) = -. RC4, Interrupt-on-Change = IOCC4. RC4, Basic = -. RC5, 40-Pin PDIP = 24. RC5, 44-Pin TQFP = 43. RC5, 40-Pin UQFN = 39. RC5, 44-Pin QFN = 43. RC5, ADC = ANC5. RC5, Voltage Reference = -. RC5, DAC = -. RC5, Comparators = -. RC5, Zero Cross Detect = -. RC5, I 2 C = -. RC5, SPI = -.",
    "TABLE 4:\nRC5, UART = -. RC5, DSM = -. RC5, Timers/SMT = T4IN (1). RC5, CCP and PWM = -. RC5, CWG = -. RC5, CLC = -. RC5, NCO = -. RC5, Clock Reference (CLKR) = -. RC5, Interrupt-on-Change = IOCC5. RC5, Basic = -. RC6, 40-Pin PDIP = 25. RC6, 44-Pin TQFP = 44. RC6, 40-Pin UQFN = 40. RC6, 44-Pin QFN = 44. RC6, ADC = ANC6. RC6, Voltage Reference = -. RC6, DAC = -. RC6, Comparators = -. RC6, Zero Cross Detect = -. RC6, I 2 C = -. RC6, SPI = -. RC6, UART = CTS1 (1). RC6, DSM = -. RC6, Timers/SMT = -. RC6, CCP and PWM = -.",
    "TABLE 4:\nRC6, CWG = -. RC6, CLC = -. RC6, NCO = -. RC6, Clock Reference (CLKR) = -. RC6, Interrupt-on-Change = IOCC6. RC6, Basic = -. RC7, 40-Pin PDIP = 26. RC7, 44-Pin TQFP = 1. RC7, 40-Pin UQFN = 1. RC7, 44-Pin QFN = 1. RC7, ADC = ANC7. RC7, Voltage Reference = -. RC7, DAC = -. RC7, Comparators = -. RC7, Zero Cross Detect = -. RC7, I 2 C = -. RC7, SPI = -. RC7, UART = RX1 (1). RC7, DSM = -. RC7, Timers/SMT = -. RC7, CCP and PWM = -. RC7, CWG = -. RC7, CLC = -. RC7, NCO = -. RC7, Clock Reference (CLKR) = -. RC7, Interrupt-on-Change =",
    "TABLE 4:\nIOCC7. RC7, Basic = -. RD0, 40-Pin PDIP = 19. RD0, 44-Pin TQFP = 38. RD0, 40-Pin UQFN = 34. RD0, 44-Pin QFN = 38. RD0, ADC = AND0. RD0, Voltage Reference = -. RD0, DAC = -. RD0, Comparators = -. RD0, Zero Cross Detect = -. RD0, I 2 C = - (4). RD0, SPI = -. RD0, UART = -. RD0, DSM = -. RD0, Timers/SMT = -. RD0, CCP and PWM = -. RD0, CWG = -. RD0, CLC = -. RD0, NCO = -. RD0, Clock Reference (CLKR) = -. RD0, Interrupt-on-Change = -. RD0, Basic = -. RD1, 40-Pin PDIP = 20. RD1, 44-Pin TQFP = 39. RD1, 40-Pin UQFN = 35. RD1,",
    "TABLE 4:\n44-Pin QFN = 39. RD1, ADC = AND1. RD1, Voltage Reference = -. RD1, DAC = -. RD1, Comparators = -. RD1, Zero Cross Detect = -. RD1, I 2 C = - (4). RD1, SPI = -. RD1, UART = -. RD1, DSM = -. RD1, Timers/SMT = -. RD1, CCP and PWM = -. RD1, CWG = -. RD1, CLC = -. RD1, NCO = - -. RD1, Clock Reference (CLKR) = . RD1, Interrupt-on-Change = -. RD1, Basic = -. RD2, 40-Pin PDIP = 21. RD2, 44-Pin TQFP = 40. RD2, 40-Pin UQFN = 36. RD2, 44-Pin QFN = 40. RD2, ADC = AND2. RD2, Voltage Reference = -. RD2, DAC = -. RD2, Comparators = -. RD2, Zero Cross Detect =",
    "TABLE 4:\n-. RD2, I 2 C = -. RD2, SPI = -. RD2, UART = -. RD2, DSM = -. RD2, Timers/SMT = -. RD2, CCP and PWM = -. RD2, CWG = -. RD2, CLC = -. RD2, NCO = -. RD2, Clock Reference (CLKR) = -. RD2, Interrupt-on-Change = -. RD2, Basic = -. RD3, 40-Pin PDIP = 22. RD3, 44-Pin TQFP = 41. RD3, 40-Pin UQFN = 37. RD3, 44-Pin QFN = 41. RD3, ADC = AND3. RD3, Voltage Reference = -. RD3, DAC = -. RD3, Comparators = -. RD3, Zero Cross Detect = . RD3, I 2 C = - -. RD3, SPI = -. RD3, UART = -. RD3, DSM = -. RD3, Timers/SMT = -. RD3, CCP and",
    "TABLE 4:\nPWM = -. RD3, CWG = -. RD3, CLC = -. RD3, NCO = -. RD3, Clock Reference (CLKR) = -. RD3, Interrupt-on-Change = -. RD3, Basic = -. RD4, 40-Pin PDIP = 27. RD4, 44-Pin TQFP = 2. RD4, 40-Pin UQFN = 2. RD4, 44-Pin QFN = 2. RD4, ADC = AND4. RD4, Voltage Reference = -. RD4, DAC = -. RD4, Comparators = -. RD4, Zero Cross Detect = -. RD4, I 2 C = -. RD4, SPI = -. RD4, UART = -. RD4, DSM = -. RD4, Timers/SMT = -. RD4, CCP and PWM = -. RD4, CWG = -. RD4, CLC = -. RD4, NCO = -. RD4, Clock Reference (CLKR) = -. RD4, Interrupt-on-Change = -.",
    "TABLE 4:\nRD4, Basic = -. RD5, 40-Pin PDIP = 28. RD5, 44-Pin TQFP = 3. RD5, 40-Pin UQFN = 3. RD5, 44-Pin QFN = 3. RD5, ADC = AND5. RD5, Voltage Reference = -. RD5, DAC = -. RD5, Comparators = -. RD5, Zero Cross Detect = -. RD5, I 2 C = -. RD5, SPI = -. RD5, UART = -. RD5, DSM = -. RD5, Timers/SMT = -. RD5, CCP and PWM = -. RD5, CWG = -. RD5, CLC = -. RD5, NCO = -. RD5, Clock Reference (CLKR) = -. RD5, Interrupt-on-Change = -. RD5, Basic = -. RD6, 40-Pin PDIP = 29. RD6, 44-Pin TQFP = 4. RD6, 40-Pin UQFN = 4. RD6, 44-Pin QFN =",
    "TABLE 4:\n4. RD6, ADC = AND6. RD6, Voltage Reference = -. RD6, DAC = -. RD6, Comparators = -. RD6, Zero Cross Detect = -. RD6, I 2 C = -. RD6, SPI = -. RD6, UART = -. RD6, DSM = -. RD6, Timers/SMT = -. RD6, CCP and PWM = -. RD6, CWG = -. RD6, CLC = -. RD6, NCO = -. RD6, Clock Reference (CLKR) = -. RD6, Interrupt-on-Change = -. RD6, Basic = -. RD7, 40-Pin PDIP = 30. RD7, 44-Pin TQFP = 5. RD7, 40-Pin UQFN = 5. RD7, 44-Pin QFN = 5. RD7, ADC = AND7. RD7, Voltage Reference = -. RD7, DAC = -. RD7, Comparators = -. RD7, Zero Cross Detect = -. RD7, I 2 C =",
    "TABLE 4:\n-. RD7, SPI = -. RD7, UART = -. RD7, DSM = -. RD7, Timers/SMT = -. RD7, CCP and PWM = -. RD7, CWG = -. RD7, CLC = -. RD7, NCO = -. RD7, Clock Reference (CLKR) = -. RD7, Interrupt-on-Change = -. RD7, Basic = -. RE0, 40-Pin PDIP = 8. RE0, 44-Pin TQFP = 25. RE0, 40-Pin UQFN = 23. RE0, 44-Pin QFN = 25. RE0, ADC = ANE0. RE0, Voltage Reference = -. RE0, DAC = -. RE0, Comparators = -. RE0, Zero Cross Detect = -. RE0, I 2 C = -. RE0, SPI = -. RE0, UART = -. RE0, DSM = -. RE0, Timers/SMT = -. RE0, CCP and PWM = -. RE0,",
    "TABLE 4:\nCWG = -. RE0, CLC = -. RE0, NCO = -. RE0, Clock Reference (CLKR) = -. RE0, Interrupt-on-Change = -. RE0, Basic = -. RE1, 40-Pin PDIP = 9. RE1, 44-Pin TQFP = 26. RE1, 40-Pin UQFN = 24. RE1, 44-Pin QFN = 26. RE1, ADC = ANE1. RE1, Voltage Reference = -. RE1, DAC = -. RE1, Comparators = -. RE1, Zero Cross Detect = -. RE1, I 2 C = -. RE1, SPI = -. RE1, UART = -. RE1, DSM = -. RE1, Timers/SMT = -. RE1, CCP and PWM = -. RE1, CWG = -. RE1, CLC = -. RE1, NCO = -. RE1, Clock Reference (CLKR) = -. RE1, Interrupt-on-Change = -. RE1, Basic = -.",
    "TABLE 4:\nRE2, 40-Pin PDIP = 10. RE2, 44-Pin TQFP = 27. RE2, 40-Pin UQFN = 25. RE2, 44-Pin QFN = 27. RE2, ADC = ANE2. RE2, Voltage Reference = -. RE2, DAC = -. RE2, Comparators = -. RE2, Zero Cross Detect = -. RE2, I 2 C = -. RE2, SPI = -. RE2, UART = -. RE2, DSM = -. RE2, Timers/SMT = -. RE2, CCP and PWM = -. RE2, CWG = -. RE2, CLC = -. RE2, NCO = -. RE2, Clock Reference (CLKR) = -. RE2, Interrupt-on-Change = -. RE2, Basic = -. RE3, 40-Pin PDIP = 1. RE3, 44-Pin TQFP = 18. RE3, 40-Pin UQFN = 16. RE3, 44-Pin QFN = 18. RE3, ADC",
    "TABLE 4:\n= -. RE3, Voltage Reference = -. RE3, DAC = -. RE3, Comparators = -. RE3, Zero Cross Detect = -. RE3, I 2 C = -. RE3, SPI = -. RE3, UART = -. RE3, DSM = -. RE3, Timers/SMT = -. RE3, CCP and PWM = -. RE3, CWG = -. RE3, CLC = -. RE3, NCO = -. RE3, Clock Reference (CLKR) = -. RE3, Interrupt-on-Change = IOCE3. RE3, Basic = MCLR VPP. VDD, 40-Pin PDIP = 11, 32. VDD, 44-Pin TQFP = 7, 28. VDD, 40-Pin UQFN = 7, 26. VDD, 44-Pin QFN = 8, 28. VDD, ADC = -. VDD, Voltage Reference = -. VDD, DAC = -. VDD, Comparators = -. VDD, Zero Cross Detect = -. VDD, I",
    "TABLE 4:\n2 C = -. VDD, SPI = -. VDD, UART = -. VDD, DSM = -. VDD, Timers/SMT = -. VDD, CCP and PWM = -. VDD, CWG = -. VDD, CLC = -. VDD, NCO = -. VDD, Clock Reference (CLKR) = -. VDD, Interrupt-on-Change = -. VDD, Basic = -. VSS, 40-Pin PDIP = 12, 31. VSS, 44-Pin TQFP = 6, 29. VSS, 40-Pin UQFN = 6, 27. VSS, 44-Pin QFN = 6, 31, 30. VSS, ADC = -. VSS, Voltage Reference = -. VSS, DAC = -. VSS, Comparators = -. VSS, Zero Cross Detect = -. VSS, I 2 C = -. VSS, SPI = -. VSS, UART = -. VSS, DSM = -. VSS, Timers/SMT = -. VSS,",
    "TABLE 4:\nCCP and PWM = -. VSS, CWG = -. VSS, CLC = -. VSS, NCO = -. VSS, Clock Reference (CLKR) = -. VSS, Interrupt-on-Change = -. VSS, Basic = -",
    "Note\n1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.\n2: All output signals shown in this row are PPS remappable.\n3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.\n4: These pins are configured for I 2 C and SMBus 3.0/2.0 logic levels; The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST as selected by the INLVL register, instead of the I 2 C specific or SMBus input buffer thresholds.",
    "Note\nOUT (2), 4: 40-Pin PDIP = -. OUT (2), 44-Pin TQFP = -. OUT (2), 40/44-PIN 40-Pin UQFN = - -. OUT (2), 44-Pin QFN = . OUT (2), ADC = ADGRDA ADGRDB. OUT (2), ALLOCATION Voltage Reference = -. OUT (2), TABLE DAC = -. OUT (2), FOR Comparators = C1OUT C2OUT. OUT (2), Zero Cross Detect = -. OUT (2), PIC18(L)F4XK42, I 2 C = SDA1 SCL1 SDA2 SCL2. OUT (2), SPI = SS1 SCK1 SDO1 RTS2 TXDE2 TX2. OUT (2), PIC18(L)F5XK42 UART = RTS1 TXDE1 TX1. OUT (2), DSM = DSM. OUT (2), (CONTINUED) Timers/SMT = TMR0. OUT (2), CCP and PWM = CCP1",
    "Note\nCWG1A CWG1B CWG1C CWG1D CWG2A CWG2B CWG2C CWG2D CWG3A CWG3B CWG3C CWG3D. OUT (2), CWG = CLC1OUT CLC2OUT CLC3OUT CLC4OUT. OUT (2), CLC = NCO. OUT (2), NCO = CLKR. OUT (2), Clock Reference (CLKR) = . OUT (2), Interrupt-on-Change = -. OUT (2), Basic = -\nNote",
    "Note\n1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.\n2: All output signals shown in this row are PPS remappable.\n3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.\n4: These pins are configured for I 2 C and SMBus 3.0/2.0 logic levels; The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST as selected by the INLVL register, instead of the I 2 C specific or SMBus input buffer thresholds.",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42\nRA0, 48-Pin TQFP = 21. RA0, 48-Pin UQFN = 21. RA0, ADC = ANA0. RA0, Voltage Reference = -. RA0, DAC = -. RA0, Comparators = C1IN0- C2IN0-. RA0, Zero Cross Detect = -. RA0, I 2 C = -. RA0, SPI = -. RA0, UART = -. RA0, DSM = -. RA0, Timers/SMT = -. RA0, CCP and PWM = -. RA0, CWG = -. RA0, CLC = CLCIN0 (1). RA0, Clock Reference (CLKR) = -. RA0, Interrupt-on-Change = IOCA0. RA0, Basic = -. RA1, 48-Pin TQFP = 22. RA1, 48-Pin UQFN = 22. RA1, ADC = ANA1. RA1, Voltage Reference = -. RA1, DAC = -. RA1,",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42\nComparators = C1IN1- C2IN1-. RA1, Zero Cross Detect = -. RA1, I 2 C = -. RA1, SPI = -. RA1, UART = -. RA1, DSM = -. RA1, Timers/SMT = -. RA1, CCP and PWM = -. RA1, CWG = -. RA1, CLC = CLCIN1 (1). RA1, Clock Reference (CLKR) = -. RA1, Interrupt-on-Change = IOCA1. RA1, Basic = -. RA2, 48-Pin TQFP = 23. RA2, 48-Pin UQFN = 23. RA2, ADC = ANA2. RA2, Voltage Reference = VREF-. RA2, DAC = DAC1OUT1. RA2, Comparators = C1IN0+ C2IN0+. RA2, Zero Cross Detect = -. RA2, I 2 C = -. RA2, SPI = -. RA2, UART = -.",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42\nRA2, DSM = -. RA2, Timers/SMT = -. RA2, CCP and PWM = -. RA2, CWG = -. RA2, CLC = -. RA2, Clock Reference (CLKR) = -. RA2, Interrupt-on-Change = IOCA2. RA2, Basic = -. RA3, 48-Pin TQFP = 24. RA3, 48-Pin UQFN = 24. RA3, ADC = ANA3. RA3, Voltage Reference = VREF+. RA3, DAC = -. RA3, Comparators = C1IN1+. RA3, Zero Cross Detect = -. RA3, I 2 C = -. RA3, SPI = -. RA3, UART = -. RA3, DSM = MDCARL (1). RA3, Timers/SMT = -. RA3, CCP and PWM = -. RA3, CWG = -. RA3, CLC = -. RA3, Clock Reference (CLKR)",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42\n= -. RA3, Interrupt-on-Change = IOCA3. RA3, Basic = -. RA4, 48-Pin TQFP = 25. RA4, 48-Pin UQFN = 25. RA4, ADC = ANA4. RA4, Voltage Reference = -. RA4, DAC = -. RA4, Comparators = -. RA4, Zero Cross Detect = -. RA4, I 2 C = -. RA4, SPI = -. RA4, UART = -. RA4, DSM = MDCARH (1). RA4, Timers/SMT = T0CKI (1). RA4, CCP and PWM = -. RA4, CWG = -. RA4, CLC = -. RA4, Clock Reference (CLKR) = -. RA4, Interrupt-on-Change = IOCA4. RA4, Basic = -. RA5, 48-Pin TQFP = 26. RA5, 48-Pin UQFN = 26. RA5, ADC = ANA5.",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42\nRA5, Voltage Reference = -. RA5, DAC = -. RA5, Comparators = -. RA5, Zero Cross Detect = -. RA5, I 2 C = -. RA5, SPI = SS1 (1). RA5, UART = -. RA5, DSM = MDSRC (1). RA5, Timers/SMT = -. RA5, CCP and PWM = -. RA5, CWG = -. RA5, CLC = -. RA5, Clock Reference (CLKR) = . RA5, Interrupt-on-Change = IOCA5. RA5, Basic = -. RA6, 48-Pin TQFP = 33. RA6, 48-Pin UQFN = 33. RA6, ADC = ANA6. RA6, Voltage Reference = -. RA6, DAC = -. RA6, Comparators = -. RA6, Zero Cross Detect = -. RA6, I 2 C = -. RA6, SPI = -. RA6, UART =",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42\n-. RA6, DSM = -. RA6, Timers/SMT = -. RA6, CCP and PWM = -. RA6, CWG = -. RA6, CLC = -. RA6, Clock Reference (CLKR) = - -. RA6, Interrupt-on-Change = IOCA6. RA6, Basic = OSC2 CLKOUT. RA7, 48-Pin TQFP = 32. RA7, 48-Pin UQFN = 32. RA7, ADC = ANA7. RA7, Voltage Reference = -. RA7, DAC = -. RA7, Comparators = -. RA7, Zero Cross Detect = -. RA7, I 2 C = -. RA7, SPI = -. RA7, UART = -. RA7, DSM = -. RA7, Timers/SMT = -. RA7, CCP and PWM = -. RA7, CWG = -. RA7, CLC = -. RA7, Clock Reference (CLKR) =",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42\n-. RA7, Interrupt-on-Change = IOCA7. RA7, Basic = OSC1 CLKIN. RB0, 48-Pin TQFP = 8. RB0, 48-Pin UQFN = 8. RB0, ADC = ANB0. RB0, Voltage Reference = -. RB0, DAC = -. RB0, Comparators = C2IN1+. RB0, Zero Cross Detect = ZCD. RB0, I 2 C = -. RB0, SPI = -. RB0, UART = -. RB0, DSM = -. RB0, Timers/SMT = -. RB0, CCP and PWM = CCP4 (1). RB0, CWG = CWG1IN (1). RB0, CLC = -. RB0, Clock Reference (CLKR) = -. RB0, Interrupt-on-Change = INT0 (1) IOCB0. RB0, Basic = -. RB1, 48-Pin TQFP = 9. RB1, 48-Pin",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42\nUQFN = 9. RB1, ADC = ANB1. RB1, Voltage Reference = -. RB1, DAC = -. RB1, Comparators = C1IN3- C2IN3-. RB1, Zero Cross Detect = -. RB1, I 2 C = SCL2 (3,4). RB1, SPI = -. RB1, UART = -. RB1, DSM = -. RB1, Timers/SMT = -. RB1, CCP and PWM = -. RB1, CWG = CWG2IN (1). RB1, CLC = -. RB1, Clock Reference (CLKR) = -. RB1, Interrupt-on-Change = INT1 (1) IOCB1. RB1, Basic = -. RB2, 48-Pin TQFP = 10. RB2, 48-Pin UQFN = 10. RB2, ADC = ANB2. RB2, Voltage Reference = -. RB2, DAC = -. RB2, Comparators =",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42\n-. RB2, Zero Cross Detect = -. RB2, I 2 C = SDA2 (3,4). RB2, SPI = -. RB2, UART = -. RB2, DSM = -. RB2, Timers/SMT = -. RB2, CCP and PWM = -. RB2, CWG = CWG3IN (1). RB2, CLC = -. RB2, Clock Reference (CLKR) = -. RB2, Interrupt-on-Change = INT2 (1) IOCB2. RB2, Basic = -. RB3, 48-Pin TQFP = 11. RB3, 48-Pin UQFN = 11. RB3, ADC = ANB3. RB3, Voltage Reference = -. RB3, DAC = -. RB3, Comparators = C1IN2- C2IN2-. RB3, Zero Cross Detect = -. RB3, I 2 C = -. RB3, SPI = -. RB3, UART = -. RB3,",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42\nDSM = -. RB3, Timers/SMT = -. RB3, CCP and PWM = -. RB3, CWG = -. RB3, CLC = -. RB3, Clock Reference (CLKR) = -. RB3, Interrupt-on-Change = IOCB3. RB3, Basic = -. RB4, 48-Pin TQFP = 16. RB4, 48-Pin UQFN = 16. RB4, ADC = ANB4 ADCACT (1). RB4, Voltage Reference = -. RB4, DAC = -. RB4, Comparators = -. RB4, Zero Cross Detect = -. RB4, I 2 C = -. RB4, SPI = -. RB4, UART = -. RB4, DSM = -. RB4, Timers/SMT = T5G (1). RB4, CCP and PWM = -. RB4, CWG = -. RB4, CLC = -. RB4, Clock Reference (CLKR) =",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42\n-. RB4, Interrupt-on-Change = IOCB4. RB4, Basic = -. RB5, 48-Pin TQFP = 17. RB5, 48-Pin UQFN = 17. RB5, ADC = ANB5. RB5, Voltage Reference = -. RB5, DAC = -. RB5, Comparators = -. RB5, Zero Cross Detect = -. RB5, I 2 C = -. RB5, SPI = -. RB5, UART = -. RB5, DSM = -. RB5, Timers/SMT = T1G (1). RB5, CCP and PWM = CCP3 (1). RB5, CWG = -. RB5, CLC = -. RB5, Clock Reference (CLKR) = -. RB5, Interrupt-on-Change = IOCB5. RB5, Basic = -. RB6, 48-Pin TQFP = 18. RB6, 48-Pin UQFN = 18. RB6, ADC =",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42\nANB6. RB6, Voltage Reference = -. RB6, DAC = -. RB6, Comparators = -. RB6, Zero Cross Detect = -. RB6, I 2 C = -. RB6, SPI = -. RB6, UART = CTS2 (1). RB6, DSM = -. RB6, Timers/SMT = -. RB6, CCP and PWM = -. RB6, CWG = -. RB6, CLC = CLCIN2 (1). RB6, Clock Reference (CLKR) = -. RB6, Interrupt-on-Change = IOCB6. RB6, Basic = ICSPCLK. RB7, 48-Pin TQFP = 19. RB7, 48-Pin UQFN = 19. RB7, ADC = ANB7. RB7, Voltage Reference = -. RB7, DAC = DAC1OUT2. RB7, Comparators = -. RB7, Zero Cross Detect = -. RB7, I 2 C = -.",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42\nRB7, SPI = -. RB7, UART = RX2 (1). RB7, DSM = -. RB7, Timers/SMT = T6IN (1). RB7, CCP and PWM = -. RB7, CWG = -. RB7, CLC = CLCIN3 (1). RB7, Clock Reference (CLKR) = -. RB7, Interrupt-on-Change = IOCB7. RB7, Basic = ICSPDAT. RC0, 48-Pin TQFP = 34. RC0, 48-Pin UQFN = 34. RC0, ADC = ANC0. RC0, Voltage Reference = -. RC0, DAC = -. RC0, Comparators = -. RC0, Zero Cross Detect = -. RC0, I 2 C = -. RC0, SPI = -. RC0, UART = -. RC0, DSM = -. RC0, Timers/SMT = T1CKI (1) T3CKI (1)",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42\nT3G (1) SMTWIN1 (1). RC0, CCP and PWM = -. RC0, CWG = -. RC0, CLC = -. RC0, Clock Reference (CLKR) = -. RC0, Interrupt-on-Change = IOCC0. RC0, Basic = SOSCO. RC1, 48-Pin TQFP = 35. RC1, 48-Pin UQFN = 35. RC1, ADC = ANC1. RC1, Voltage Reference = -. RC1, DAC = -. RC1, Comparators = -. RC1, Zero Cross Detect = -. RC1, I 2 C = -. RC1, SPI = -. RC1, UART = -. RC1, DSM = -. RC1, Timers/SMT = SMTSIG1 (1). RC1, CCP and PWM = CCP2 (1). RC1, CWG = -. RC1, CLC = -. RC1, Clock Reference (CLKR) =",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42\n-. RC1, Interrupt-on-Change = IOCC1. RC1, Basic = SOSCI\nNote\n1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.\n2: All output signals shown in this row are PPS remappable.\n3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.\n4: These pins are configured for I 2 C and SMBus 3.0/2.0 logic levels; The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST as selected by the INLVL register, instead of the I 2 C specific or SMBus input buffer thresholds.",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42 (CONTINUED)\nRC2, 48-Pin TQFP = 40. RC2, 48-Pin UQFN = 40. RC2, ADC = ANC2. RC2, Voltage Reference = -. RC2, DAC = -. RC2, Comparators = -. RC2, Zero Cross Detect = -. RC2, I 2 C = -. RC2, SPI = -. RC2, UART = -. RC2, DSM = -. RC2, Timers/SMT = T5CKI (1). RC2, CCP and PWM = CCP1 (1). RC2, CWG = -. RC2, CLC = -. RC2, NCO = -. RC2, Clock Reference (CLKR) = -. RC2, Interrupt-on-Change = IOCC2. RC2, Basic = -. RC3, 48-Pin TQFP = 41. RC3, 48-Pin UQFN = 41. RC3, ADC = ANC3. RC3, Voltage Reference = -.",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42 (CONTINUED)\nRC3, DAC = -. RC3, Comparators = -. RC3, Zero Cross Detect = -. RC3, I 2 C = SCL1 (3,4). RC3, SPI = SCK1 (1). RC3, UART = -. RC3, DSM = -. RC3, Timers/SMT = T2IN (1). RC3, CCP and PWM = -. RC3, CWG = -. RC3, CLC = -. RC3, NCO = -. RC3, Clock Reference (CLKR) = -. RC3, Interrupt-on-Change = IOCC3. RC3, Basic = -. RC4, 48-Pin TQFP = 46. RC4, 48-Pin UQFN = 46. RC4, ADC = ANC4. RC4, Voltage Reference = -. RC4, DAC = -. RC4, Comparators = -. RC4, Zero Cross Detect = -. RC4, I 2 C = SDA1",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42 (CONTINUED)\n(3,4). RC4, SPI = SDI1 (1). RC4, UART = -. RC4, DSM = -. RC4, Timers/SMT = -. RC4, CCP and PWM = -. RC4, CWG = -. RC4, CLC = -. RC4, NCO = -. RC4, Clock Reference (CLKR) = -. RC4, Interrupt-on-Change = IOCC4. RC4, Basic = -. RC5, 48-Pin TQFP = 47. RC5, 48-Pin UQFN = 47. RC5, ADC = ANC5. RC5, Voltage Reference = -. RC5, DAC = -. RC5, Comparators = -. RC5, Zero Cross Detect = -. RC5, I 2 C = -. RC5, SPI = -. RC5, UART = -. RC5, DSM = -. RC5, Timers/SMT = T4IN (1). RC5,",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42 (CONTINUED)\nCCP and PWM = -. RC5, CWG = -. RC5, CLC = -. RC5, NCO = -. RC5, Clock Reference (CLKR) = -. RC5, Interrupt-on-Change = IOCC5. RC5, Basic = -. RC6, 48-Pin TQFP = 48. RC6, 48-Pin UQFN = 48. RC6, ADC = ANC6. RC6, Voltage Reference = -. RC6, DAC = -. RC6, Comparators = -. RC6, Zero Cross Detect = -. RC6, I 2 C = -. RC6, SPI = -. RC6, UART = CTS1 (1). RC6, DSM = -. RC6, Timers/SMT = -. RC6, CCP and PWM = -. RC6, CWG = -. RC6, CLC = -. RC6, NCO = -. RC6, Clock Reference (CLKR) = -. RC6,",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42 (CONTINUED)\nInterrupt-on-Change = IOCC6. RC6, Basic = -. RC7, 48-Pin TQFP = 1. RC7, 48-Pin UQFN = 1. RC7, ADC = ANC7. RC7, Voltage Reference = -. RC7, DAC = -. RC7, Comparators = -. RC7, Zero Cross Detect = -. RC7, I 2 C = -. RC7, SPI = -. RC7, UART = RX1 (1). RC7, DSM = -. RC7, Timers/SMT = -. RC7, CCP and PWM = -. RC7, CWG = -. RC7, CLC = -. RC7, NCO = -. RC7, Clock Reference (CLKR) = -. RC7, Interrupt-on-Change = IOCC7. RC7, Basic = -. RD0, 48-Pin TQFP = 42. RD0, 48-Pin UQFN = 42. RD0, ADC =",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42 (CONTINUED)\nAND0. RD0, Voltage Reference = -. RD0, DAC = -. RD0, Comparators = -. RD0, Zero Cross Detect = -. RD0, I 2 C = - (4). RD0, SPI = -. RD0, UART = -. RD0, DSM = -. RD0, Timers/SMT = -. RD0, CCP and PWM = -. RD0, CWG = -. RD0, CLC = -. RD0, NCO = -. RD0, Clock Reference (CLKR) = -. RD0, Interrupt-on-Change = -. RD0, Basic = -. RD1, 48-Pin TQFP = 43. RD1, 48-Pin UQFN = 43. RD1, ADC = AND1. RD1, Voltage Reference = -. RD1, DAC = -. RD1, Comparators = -. RD1, Zero Cross Detect = -. RD1, I 2 C = - (4). RD1, SPI",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42 (CONTINUED)\n= -. RD1, UART = -. RD1, DSM = -. RD1, Timers/SMT = -. RD1, CCP and PWM = -. RD1, CWG = -. RD1, CLC = -. RD1, NCO = -. RD1, Clock Reference (CLKR) = -. RD1, Interrupt-on-Change = -. RD1, Basic = -. RD2, 48-Pin TQFP = 44. RD2, 48-Pin UQFN = 44. RD2, ADC = AND2. RD2, Voltage Reference = -. RD2, DAC = -. RD2, Comparators = -. RD2, Zero Cross Detect = -. RD2, I 2 C = -. RD2, SPI = -. RD2, UART = -. RD2, DSM = -. RD2, Timers/SMT = -. RD2, CCP and PWM = -. RD2, CWG = -. RD2, CLC =",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42 (CONTINUED)\n-. RD2, NCO = -. RD2, Clock Reference (CLKR) = -. RD2, Interrupt-on-Change = -. RD2, Basic = -. RD3, 48-Pin TQFP = 45. RD3, 48-Pin UQFN = 45. RD3, ADC = AND3. RD3, Voltage Reference = -. RD3, DAC = -. RD3, Comparators = -. RD3, Zero Cross Detect = -. RD3, I 2 C = -. RD3, SPI = -. RD3, UART = -. RD3, DSM = -. RD3, Timers/SMT = -. RD3, CCP and PWM = -. RD3, CWG = -. RD3, CLC = -. RD3, NCO = -. RD3, Clock Reference (CLKR) = -. RD3, Interrupt-on-Change = -. RD3, Basic = -. RD4, 48-Pin TQFP = 2. RD4, 48-Pin",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42 (CONTINUED)\nUQFN = 2. RD4, ADC = AND4. RD4, Voltage Reference = -. RD4, DAC = -. RD4, Comparators = -. RD4, Zero Cross Detect = -. RD4, I 2 C = -. RD4, SPI = -. RD4, UART = -. RD4, DSM = -. RD4, Timers/SMT = -. RD4, CCP and PWM = -. RD4, CWG = -. RD4, CLC = -. RD4, NCO = -. RD4, Clock Reference (CLKR) = -. RD4, Interrupt-on-Change = -. RD4, Basic = -. RD5, 48-Pin TQFP = 3. RD5, 48-Pin UQFN = 3. RD5, ADC = AND5. RD5, Voltage Reference = -. RD5, DAC = -. RD5, Comparators = -. RD5, Zero Cross Detect = -. RD5, I 2 C =",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42 (CONTINUED)\n-. RD5, SPI = -. RD5, UART = -. RD5, DSM = -. RD5, Timers/SMT = -. RD5, CCP and PWM = -. RD5, CWG = -. RD5, CLC = -. RD5, NCO = -. RD5, Clock Reference (CLKR) = -. RD5, Interrupt-on-Change = -. RD5, Basic = -. RD6, 48-Pin TQFP = 4. RD6, 48-Pin UQFN = 4. RD6, ADC = AND6. RD6, Voltage Reference = -. RD6, DAC = -. RD6, Comparators = -. RD6, Zero Cross Detect = -. RD6, I 2 C = -. RD6, SPI = -. RD6, UART = -. RD6, DSM = -. RD6, Timers/SMT = -. RD6, CCP and PWM = -. RD6, CWG = -.",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42 (CONTINUED)\nRD6, CLC = -. RD6, NCO = -. RD6, Clock Reference (CLKR) = -. RD6, Interrupt-on-Change = -. RD6, Basic = -. RD7, 48-Pin TQFP = 5. RD7, 48-Pin UQFN = 5. RD7, ADC = AND7. RD7, Voltage Reference = -. RD7, DAC = -. RD7, Comparators = -. RD7, Zero Cross Detect = -. RD7, I 2 C = -. RD7, SPI = -. RD7, UART = -. RD7, DSM = -. RD7, Timers/SMT = -. RD7, CCP and PWM = -. RD7, CWG = -. RD7, CLC = -. RD7, NCO = -. RD7, Clock Reference (CLKR) = -. RD7, Interrupt-on-Change = -. RD7, Basic = -. RE0, 48-Pin TQFP = 27.",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42 (CONTINUED)\nRE0, 48-Pin UQFN = 27. RE0, ADC = ANE0. RE0, Voltage Reference = -. RE0, DAC = -. RE0, Comparators = -. RE0, Zero Cross Detect = -. RE0, I 2 C = -. RE0, SPI = -. RE0, UART = -. RE0, DSM = -. RE0, Timers/SMT = -. RE0, CCP and PWM = -. RE0, CWG = -. RE0, CLC = -. RE0, NCO = -. RE0, Clock Reference (CLKR) = -. RE0, Interrupt-on-Change = -. RE0, Basic = -. RE1, 48-Pin TQFP = 28. RE1, 48-Pin UQFN = 28. RE1, ADC = ANE1. RE1, Voltage Reference = -. RE1, DAC = -. RE1, Comparators = -. RE1, Zero Cross Detect =",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42 (CONTINUED)\n-. RE1, I 2 C = -. RE1, SPI = -. RE1, UART = -. RE1, DSM = -. RE1, Timers/SMT = -. RE1, CCP and PWM = -. RE1, CWG = -. RE1, CLC = -. RE1, NCO = -. RE1, Clock Reference (CLKR) = -. RE1, Interrupt-on-Change = -. RE1, Basic = -. RE2, 48-Pin TQFP = 29. RE2, 48-Pin UQFN = 29. RE2, ADC = ANE2. RE2, Voltage Reference = -. RE2, DAC = -. RE2, Comparators = -. RE2, Zero Cross Detect = -. RE2, I 2 C = -. RE2, SPI = -. RE2, UART = -. RE2, DSM = -. RE2, Timers/SMT = -. RE2, CCP and PWM =",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42 (CONTINUED)\n-. RE2, CWG = -. RE2, CLC = -. RE2, NCO = -. RE2, Clock Reference (CLKR) = -. RE2, Interrupt-on-Change = -. RE2, Basic = -. RE3, 48-Pin TQFP = 20. RE3, 48-Pin UQFN = 20. RE3, ADC = -. RE3, Voltage Reference = -. RE3, DAC = -. RE3, Comparators = -. RE3, Zero Cross Detect = -. RE3, I 2 C = -. RE3, SPI = -. RE3, UART = -. RE3, DSM = -. RE3, Timers/SMT = -. RE3, CCP and PWM = -. RE3, CWG = -. RE3, CLC = -. RE3, NCO = -. RE3, Clock Reference (CLKR) = -. RE3, Interrupt-on-Change = IOCE3. RE3, Basic = MCLR",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42 (CONTINUED)\nVPP. RF0, 48-Pin TQFP = 36. RF0, 48-Pin UQFN = 36. RF0, ADC = ANF0. RF0, Voltage Reference = -. RF0, DAC = -. RF0, Comparators = -. RF0, Zero Cross Detect = -. RF0, I 2 C = -. RF0, SPI = -. RF0, UART = -. RF0, DSM = -. RF0, Timers/SMT = -. RF0, CCP and PWM = -. RF0, CWG = -. RF0, CLC = -. RF0, NCO = -. RF0, Clock Reference (CLKR) = -. RF0, Interrupt-on-Change = -. RF0, Basic = -. RF1, 48-Pin TQFP = 37. RF1, 48-Pin UQFN = 37. RF1, ADC = ANF1. RF1, Voltage Reference = -. RF1, DAC = -. RF1,",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42 (CONTINUED)\nComparators = -. RF1, Zero Cross Detect = -. RF1, I 2 C = -. RF1, SPI = -. RF1, UART = -. RF1, DSM = -. RF1, Timers/SMT = -. RF1, CCP and PWM = -. RF1, CWG = -. RF1, CLC = -. RF1, NCO = -. RF1, Clock Reference (CLKR) = -. RF1, Interrupt-on-Change = -. RF1, Basic = -. RF2, 48-Pin TQFP = 38. RF2, 48-Pin UQFN = 38. RF2, ADC = ANF2. RF2, Voltage Reference = -. RF2, DAC = -. RF2, Comparators = -. RF2, Zero Cross Detect = -. RF2, I 2 C = -. RF2, SPI = -. RF2, UART = -. RF2, DSM = -. RF2, Timers/SMT",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42 (CONTINUED)\n= -. RF2, CCP and PWM = -. RF2, CWG = -. RF2, CLC = -. RF2, NCO = -. RF2, Clock Reference (CLKR) = -. RF2, Interrupt-on-Change = -. RF2, Basic = -. RF3, 48-Pin TQFP = 39. RF3, 48-Pin UQFN = 39. RF3, ADC = ANF3. RF3, Voltage Reference = -. RF3, DAC = -. RF3, Comparators = -. RF3, Zero Cross Detect = -. RF3, I 2 C = -. RF3, SPI = -. RF3, UART = -. RF3, DSM = -. RF3, Timers/SMT = -. RF3, CCP and PWM = -. RF3, CWG = -. RF3, CLC = -. RF3, NCO = -. RF3, Clock Reference (CLKR) = -. RF3,",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42 (CONTINUED)\nInterrupt-on-Change = -. RF3, Basic = -. RF4, 48-Pin TQFP = 12. RF4, 48-Pin UQFN = 12. RF4, ADC = ANF4. RF4, Voltage Reference = -. RF4, DAC = -. RF4, Comparators = -. RF4, Zero Cross Detect = -. RF4, I 2 C = -. RF4, SPI = -. RF4, UART = -. RF4, DSM = -. RF4, Timers/SMT = -. RF4, CCP and PWM = -. RF4, CWG = -. RF4, CLC = -. RF4, NCO = -. RF4, Clock Reference (CLKR) = -. RF4, Interrupt-on-Change = -. RF4, Basic = -. RF5, 48-Pin TQFP = 13. RF5, 48-Pin UQFN = 13. RF5, ADC = ANF5. RF5, Voltage Reference =",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42 (CONTINUED)\n-. RF5, DAC = -. RF5, Comparators = -. RF5, Zero Cross Detect = -. RF5, I 2 C = -. RF5, SPI = -. RF5, UART = -. RF5, DSM = -. RF5, Timers/SMT = -. RF5, CCP and PWM = -. RF5, CWG = -. RF5, CLC = -. RF5, NCO = -. RF5, Clock Reference (CLKR) = -. RF5, Interrupt-on-Change = -. RF5, Basic = -. RF6, 48-Pin TQFP = 14. RF6, 48-Pin UQFN = 14. RF6, ADC = ANF6. RF6, Voltage Reference = -. RF6, DAC = -. RF6, Comparators = -. RF6, Zero Cross Detect = -. RF6, I 2 C = -. RF6, SPI = -. RF6, UART = -. RF6,",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42 (CONTINUED)\nDSM = -. RF6, Timers/SMT = -. RF6, CCP and PWM = -. RF6, CWG = -. RF6, CLC = -. RF6, NCO = -. RF6, Clock Reference (CLKR) = -. RF6, Interrupt-on-Change = -. RF6, Basic = -. RF7, 48-Pin TQFP = 15. RF7, 48-Pin UQFN = 15. RF7, ADC = ANF7. RF7, Voltage Reference = -. RF7, DAC = -. RF7, Comparators = -. RF7, Zero Cross Detect = -. RF7, I 2 C = -. RF7, SPI = -. RF7, UART = -. RF7, DSM = -. RF7, Timers/SMT = -. RF7, CCP and PWM = -. RF7, CWG = -. RF7, CLC = -. RF7, NCO = -. RF7, Clock",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42 (CONTINUED)\nReference (CLKR) = -. RF7, Interrupt-on-Change = -. RF7, Basic = -. VDD, 48-Pin TQFP = 7,. VDD, 48-Pin UQFN = 7, 30. VDD, ADC = -. VDD, Voltage Reference = -. VDD, DAC = -. VDD, Comparators = -. VDD, Zero Cross Detect = -. VDD, I 2 C = -. VDD, SPI = -. VDD, UART = -. VDD, DSM = -. VDD, Timers/SMT = -. VDD, CCP and PWM = -. VDD, CWG = -. VDD, CLC = -. VDD, NCO = -. VDD, Clock Reference (CLKR) = -. VDD, Interrupt-on-Change = -. VDD, Basic = -. , 48-Pin TQFP = 30. , 48-Pin UQFN = . , ADC = . , Voltage Reference = .",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42 (CONTINUED)\n, DAC = . , Comparators = . , Zero Cross Detect = . , I 2 C = . , SPI = . , UART = . , DSM = . , Timers/SMT = . , CCP and PWM = . , CWG = . , CLC = . , NCO = . , Clock Reference (CLKR) = . , Interrupt-on-Change = . , Basic = \nNote",
    "TABLE 5: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42 (CONTINUED)\n1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.\n2: All output signals shown in this row are PPS remappable.\n3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.\n4: These pins are configured for I 2 C and SMBus 3.0/2.0 logic levels; The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST as selected by the INLVL register, instead of the I 2 C specific or SMBus input buffer thresholds.",
    "TABLE 5:\nVSS, 48-Pin TQFP = 6, 31. VSS, 48-Pin UQFN = 6, 31. VSS, ADC = -. VSS, Voltage Reference = -. VSS, DAC = -. VSS, Comparators = -. VSS, Zero Cross Detect = -. VSS, I 2 C = -. VSS, SPI = -. VSS, UART = -. VSS, DSM = -. VSS, Timers/SMT = -. VSS, CCP and PWM = -. VSS, CWG = -. VSS, CLC = -. VSS, NCO = -. VSS, Clock Reference (CLKR) = -. VSS, Interrupt-on-Change = -. VSS, Basic = -. OUT (2), 48-Pin TQFP = -. OUT (2), 48-Pin UQFN = -. OUT (2), ADC = ADGRDA ADGRDB. OUT (2), Voltage Reference = -. OUT (2), DAC = -. OUT (2), Comparators =",
    "TABLE 5:\nC1OUT C2OUT. OUT (2), Zero Cross Detect = -. OUT (2), I 2 C = SDA1 SCL1 SDA2 SCL2. OUT (2), SPI = SS1 SCK1 SDO1. OUT (2), UART = RTS1 TXDE1 TX1. OUT (2), DSM = DSM. OUT (2), Timers/SMT = TMR0. OUT (2), CCP and PWM = CCP1 CCP2 CCP3 CCP4 PWM5OUT PWM6OUT PWM7OUT PWM8OUT. OUT (2), CWG = CWG1A CWG1B CWG1C CWG1D CWG2A CWG2B CWG2C CWG2D CWG3A. OUT (2), CLC = CLC1OUT CLC2OUT CLC3OUT CLC4OUT. OUT (2), NCO = NCO. OUT (2), Clock Reference (CLKR) = CLKR. OUT (2), Interrupt-on-Change = -. OUT",
    "TABLE 5:\n(2), Basic = -",
    "48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42 (CONTINUED)\nNote\n1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.\n2: All output signals shown in this row are PPS remappable.\n3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.\n4: These pins are configured for I 2 C and SMBus 3.0/2.0 logic levels; The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST as selected by the INLVL register, instead of the I 2 C specific or SMBus input buffer thresholds.",
    "Note the following details of the code protection feature on Microchip devices:\n\u00b7 Microchip products meet the specification contained in their particular Microchip Data Sheet.\n\u00b7 Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.\n\u00b7 There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.\n\u00b7 Microchip is willing to work with the customer who is concerned about the integrity of their code.\n\u00b7 Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as 'unbreakable.'",
    "Note the following details of the code protection feature on Microchip devices:\nCode protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.",
    "Note the following details of the code protection feature on Microchip devices:\nInformation  contained  in  this  publication  regarding  device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure  that  your  application  meets  with  your  specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES  OF  ANY  KIND  WHETHER  EXPRESS  OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING  BUT  NOT  LIMITED  TO  ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS  FOR  PURPOSE . Microchip  disclaims  all  liability arising  from  this  information  and  its  use.  Use  of  Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold  harmless  Microchip  from  any  and  all  damages,  claims, suits,  or  expenses  resulting  from  such  use.  No  licenses  are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.",
    "Note the following details of the code protection feature on Microchip devices:\nMicrochip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC \u00ae MCUs and dsPIC \u00ae  DSCs, KEELOQ \u00ae  code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.\nQUALITY MANAGEMENT  SYSTEM CERTIFIED BY DNV == ISO/TS 16949 ==",
    "Trademarks\nThe Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.\nClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.",
    "Trademarks\nAdjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of",
    "Trademarks\nMicrochip Technology Incorporated in the U.S.A. and other countries.\nSQTP is a service mark of Microchip Technology Incorporated in the U.S.A.\nSilicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.\nGestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.\nAll other trademarks mentioned herein are property of their respective companies.\n\u00a9 2016, Microchip Technology Incorporated, All Rights Reserved. ISBN: 978-1-5224-1158-1",
    "AMERICAS\nCorporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:\nhttp://www.microchip.com/ support\nWeb Address:\nwww.microchip.com\nAtlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455\nAustin, TX Tel: 512-257-3370",
    "Boston\nWestborough, MA Tel: 774-760-0087 Fax: 774-760-0088\nChicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075\nDallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924\nDetroit Novi, MI Tel: 248-848-4000\nHouston, TX Tel: 281-894-5983\nIndianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380\nLos Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800\nRaleigh, NC Tel: 919-844-7510\nNew York, NY Tel: 631-435-6000\nSan Jose, CA Tel: 408-735-9110 Tel: 408-436-4270\nCanada - Toronto Tel: 905-695-1980 Fax: 905-695-2078",
    "ASIA/PACIFIC\nAsia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon\nHong Kong Tel: 852-2943-5100 Fax: 852-2401-3431\nAustralia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755\nChina - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104\nChina - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889\nChina - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500\nChina - Dongguan Tel: 86-769-8702-9880\nChina - Guangzhou Tel: 86-20-8755-8029\nChina - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116\nChina - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431",
    "ASIA/PACIFIC\nChina - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470\nChina - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205\nChina - Shanghai Tel: 86-21-3326-8000 Fax: 86-21-3326-8021\nChina - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393\nChina - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760\nChina - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118\nChina - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256\nChina - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130\nChina - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049",
    "ASIA/PACIFIC\nIndia - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123\nIndia - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632\nIndia - Pune Tel: 91-20-3019-1500\nJapan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310\nJapan - Tokyo\nTel: 81-3-6880- 3770\nFax: 81-3-6880-3771\nKorea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302\nKorea - Seoul\nTel: 82-2-554-7200\nFax: 82-2-558-5932 or\n82-2-558-5934",
    "Malaysia - Kuala Lumpur\nTel: 60-3-6201-9857\nFax: 60-3-6201-9859\nMalaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068\nPhilippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069\nSingapore Tel: 65-6334-8870 Fax: 65-6334-8850\nTaiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955\nTaiwan - Kaohsiung Tel: 886-7-213-7830\nTaiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102\nThailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350",
    "EUROPE\nAustria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393\nDenmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829\nFinland - Espoo Tel: 358-9-4520-820\nFrance - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79\nFrance - Saint Cloud Tel: 33-1-30-60-70-00\nGermany - Garching Tel: 49-8931-9700\nGermany - Haan\nTel: 49-2129-3766400\nGermany - Heilbronn Tel: 49-7131-67-3636\nGermany - Karlsruhe Tel: 49-721-625370\nGermany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44\nGermany - Rosenheim Tel: 49-8031-354-560\nIsrael - Ra'anana Tel: 972-9-744-7705",
    "EUROPE\nItaly - Milan Tel: 39-0331-742611 Fax: 39-0331-466781\nItaly - Padova Tel: 39-049-7625286\nNetherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340\nNorway - Trondheim Tel: 47-7289-7561\nPoland - Warsaw Tel: 48-22-3325737\nRomania - Bucharest Tel: 40-21-407-87-50\nSpain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91\nSweden - Gothenberg Tel: 46-31-704-60-40\nSweden - Stockholm Tel: 46-8-5090-4654\nUK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820",
    "Mouser Electronics\nAuthorized Distributor\nClick to View Pricing, Inventory, Delivery & Lifecycle Information:",
    "Microchip:\nPIC18LF45K42-I/MV, 1 = PIC18F45K42T-I/ML PIC18F45K42-I/PT. PIC18LF45K42-I/MV, 2 = PIC18F45K42-E/P. PIC18LF45K42-I/MV, 3 = PIC18LF45K42T-I/ML. PIC18LF45K42-I/MV, 4 = . PIC18LF45K42T-I/MV, 1 = PIC18LF45K42-E/P. PIC18LF45K42T-I/MV, 2 = PIC18LF45K42-E/ML PIC18F45K42-I/ML. PIC18LF45K42T-I/MV, 3 = PIC18LF45K42-E/MV. PIC18LF45K42T-I/MV, 4 = . PIC18LF45K42-I/ML, 1 = PIC18LF45K42T-I/PT. PIC18LF45K42-I/ML, 2 = PIC18LF45K42-E/PT",
    "Microchip:\nPIC18F45K42-I/P. PIC18LF45K42-I/ML, 3 = PIC18LF45K42-I/P. PIC18LF45K42-I/ML, 4 = . PIC18LF45K42-I/PT, 1 = PIC18F45K42-E/PT. PIC18LF45K42-I/PT, 2 = PIC18F45K42T-I/PT PIC18F45K42-E/ML. PIC18LF45K42-I/PT, 3 = PIC18F45K42T-I/MV. PIC18LF45K42-I/PT, 4 = . PIC18F45K42-E/MV, 1 = PIC18F45K42-I/MV. PIC18F45K42-E/MV, 2 = PIC18LF55K42T-I/MV PIC18F55K42-I/MV. PIC18F45K42-E/MV, 3 = PIC18F55K42T-I/MV. PIC18F45K42-E/MV, 4 = .",
    "Microchip:\nPIC18F55K42-E/MV, 1 = PIC18LF55K42-I/MV. PIC18F55K42-E/MV, 2 = PIC18LF55K42-E/MV PIC18F55K42-I/PT. PIC18F55K42-E/MV, 3 = PIC18F55K42T-I/PT. PIC18F55K42-E/MV, 4 = . PIC18LF55K42-I/PT, 1 = PIC18LF55K42T-I/PT. PIC18LF55K42-I/PT, 2 = PIC18LF55K42-E/PT PIC18F55K42-E/PT. PIC18LF55K42-I/PT, 3 = PIC18F45K42T-I/MVVAO. PIC18LF55K42-I/PT, 4 = "
]