;
; CPU Configuration
;

[ Config.General ]
Frequency = 1000
Cores = 1
Threads = 1
FastForward = 0
ContextQuantum = 100000
ThreadQuantum = 1000
ThreadSwitchPenalty = 0
RecoverKind = Writeback
RecoverPenalty = 0

[ Config.Pipeline ]
FetchKind = TimeSlice
DecodeWidth = 4
DispatchKind = TimeSlice
DispatchWidth = 4
IssueKind = TimeSlice
IssueWidth = 4
CommitKind = Shared
CommitWidth = 4
OccupancyStats = False

[ Config.Queues ]
FetchQueueSize = 64
UopQueueSize = 32
RobKind = Private
RobSize = 64
IqKind = Private
IqSize = 40
LsqKind = Private
LsqSize = 20
RfKind = Private
RfIntSize = 80
RfFpSize = 40
RfXmmSize = 40

[ Config.TraceCache ]
Present = False
Sets = 64
Assoc = 4
TraceSize = 16
BranchMax = 3
QueueSize = 32

[ Config.FunctionalUnits ]
IntAdd.Count = 3
IntAdd.OpLat = 1
IntAdd.IssueLat = 1
IntMult.Count = 1
IntMult.OpLat = 3
IntMult.IssueLat = 1
IntDiv.Count = 1
IntDiv.OpLat = 14
IntDiv.IssueLat = 11
EffAddr.Count = 3
EffAddr.OpLat = 2
EffAddr.IssueLat = 2
Logic.Count = 3
Logic.OpLat = 1
Logic.IssueLat = 1
FloatSimple.Count = 1
FloatSimple.OpLat = 2
FloatSimple.IssueLat = 1
FloatAdd.Count = 1
FloatAdd.OpLat = 3
FloatAdd.IssueLat = 1
FloatCompare.Count = 1
FloatCompare.OpLat = 3
FloatCompare.IssueLat = 1
FloatMult.Count = 1
FloatMult.OpLat = 5
FloatMult.IssueLat = 1
FloatDiv.Count = 1
FloatDiv.OpLat = 12
FloatDiv.IssueLat = 5
FloatComplex.Count = 1
FloatComplex.OpLat = 22
FloatComplex.IssueLat = 14
XmmIntAdd.Count = 1
XmmIntAdd.OpLat = 1
XmmIntAdd.IssueLat = 1
XmmIntMult.Count = 1
XmmIntMult.OpLat = 3
XmmIntMult.IssueLat = 1
XmmIntDiv.Count = 1
XmmIntDiv.OpLat = 14
XmmIntDiv.IssueLat = 11
XmmLogic.Count = 1
XmmLogic.OpLat = 1
XmmLogic.IssueLat = 1
XmmFloatAdd.Count = 1
XmmFloatAdd.OpLat = 3
XmmFloatAdd.IssueLat = 1
XmmFloatCompare.Count = 1
XmmFloatCompare.OpLat = 3
XmmFloatCompare.IssueLat = 1
XmmFloatMult.Count = 1
XmmFloatMult.OpLat = 5
XmmFloatMult.IssueLat = 1
XmmFloatDiv.Count = 1
XmmFloatDiv.OpLat = 12
XmmFloatDiv.IssueLat = 6
XmmFloatConv.Count = 1
XmmFloatConv.OpLat = 3
XmmFloatConv.IssueLat = 1
XmmFloatComplex.Count = 1
XmmFloatComplex.OpLat = 22
XmmFloatComplex.IssueLat = 14

[ Config.BranchPredictor ]
Kind = TwoLevel
BTB.Sets = 256
BTB.Assoc = 4
Bimod.Size = 1024
Choice.Size = 1024
RAS.Size = 32
TwoLevel.L1Size = 1
TwoLevel.L2Size = 1024
TwoLevel.L2Height = 256
TwoLevel.HistorySize = 8


;
; Simulation Statistics
;

; Global statistics
[ Global ]
Cycles = 293779
Time = 24.86
CyclesPerSecond = 11816

; Dispatch stage
Dispatch.Uop.nop = 234
Dispatch.Uop.move = 5499
Dispatch.Uop.add = 17717
Dispatch.Uop.sub = 20627
Dispatch.Uop.mult = 24
Dispatch.Uop.div = 7
Dispatch.Uop.effaddr = 45182
Dispatch.Uop.and = 6664
Dispatch.Uop.or = 401
Dispatch.Uop.xor = 1758
Dispatch.Uop.not = 7
Dispatch.Uop.shift = 630
Dispatch.Uop.sign = 143
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 25598
Dispatch.Uop.store = 17347
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 2586
Dispatch.Uop.ret = 2373
Dispatch.Uop.jump = 1022
Dispatch.Uop.branch = 14946
Dispatch.Uop.ibranch = 924
Dispatch.Uop.syscall = 26
Dispatch.Integer = 89056
Dispatch.Logic = 9603
Dispatch.FloatingPoint = 0
Dispatch.Memory = 42945
Dispatch.Ctrl = 21851
Dispatch.WndSwitch = 4959
Dispatch.Total = 163715
Dispatch.IPC = 0.5573
Dispatch.DutyCycle = 0.1393

; Issue stage
Issue.Uop.nop = 170
Issue.Uop.move = 4586
Issue.Uop.add = 16095
Issue.Uop.sub = 18052
Issue.Uop.mult = 23
Issue.Uop.div = 5
Issue.Uop.effaddr = 40440
Issue.Uop.and = 5511
Issue.Uop.or = 312
Issue.Uop.xor = 1356
Issue.Uop.not = 2
Issue.Uop.shift = 464
Issue.Uop.sign = 108
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 21910
Issue.Uop.store = 13898
Issue.Uop.prefetch = 0
Issue.Uop.call = 2381
Issue.Uop.ret = 2160
Issue.Uop.jump = 947
Issue.Uop.branch = 12475
Issue.Uop.ibranch = 853
Issue.Uop.syscall = 24
Issue.Integer = 79201
Issue.Logic = 7753
Issue.FloatingPoint = 0
Issue.Memory = 35808
Issue.Ctrl = 18816
Issue.WndSwitch = 4541
Issue.Total = 141772
Issue.IPC = 0.4826
Issue.DutyCycle = 0.1206

; Commit stage
Commit.Uop.nop = 47
Commit.Uop.move = 3975
Commit.Uop.add = 13920
Commit.Uop.sub = 16731
Commit.Uop.mult = 23
Commit.Uop.div = 5
Commit.Uop.effaddr = 35820
Commit.Uop.and = 5289
Commit.Uop.or = 293
Commit.Uop.xor = 1184
Commit.Uop.not = 2
Commit.Uop.shift = 402
Commit.Uop.sign = 105
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 20585
Commit.Uop.store = 13898
Commit.Uop.prefetch = 0
Commit.Uop.call = 2112
Commit.Uop.ret = 2107
Commit.Uop.jump = 720
Commit.Uop.branch = 12279
Commit.Uop.ibranch = 607
Commit.Uop.syscall = 23
Commit.Integer = 70474
Commit.Logic = 7275
Commit.FloatingPoint = 0
Commit.Memory = 34483
Commit.Ctrl = 17825
Commit.WndSwitch = 4219
Commit.Total = 130127
Commit.IPC = 0.4429
Commit.DutyCycle = 0.1107

; Committed branches
;    Branches - Number of committed control uops
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Branches = 17825
Commit.Squashed = 33588
Commit.Mispred = 2431
Commit.PredAcc = 0.8636


; Statistics for core 0
[ Core 0 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 34147
fu.IntAdd.Denied = 148
fu.IntAdd.WaitingTime = 0.007204
fu.IntMult.Accesses = 23
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 5
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 40440
fu.EffAddr.Denied = 5811
fu.EffAddr.WaitingTime = 0.1309
fu.Logic.Accesses = 7753
fu.Logic.Denied = 148
fu.Logic.WaitingTime = 0.0374
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatCompare.Accesses = 0
fu.FloatCompare.Denied = 0
fu.FloatCompare.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XmmIntAdd.Accesses = 0
fu.XmmIntAdd.Denied = 0
fu.XmmIntAdd.WaitingTime = 0
fu.XmmIntMult.Accesses = 0
fu.XmmIntMult.Denied = 0
fu.XmmIntMult.WaitingTime = 0
fu.XmmIntDiv.Accesses = 0
fu.XmmIntDiv.Denied = 0
fu.XmmIntDiv.WaitingTime = 0
fu.XmmLogic.Accesses = 0
fu.XmmLogic.Denied = 0
fu.XmmLogic.WaitingTime = 0
fu.XmmFloatAdd.Accesses = 0
fu.XmmFloatAdd.Denied = 0
fu.XmmFloatAdd.WaitingTime = 0
fu.XmmFloatCompare.Accesses = 0
fu.XmmFloatCompare.Denied = 0
fu.XmmFloatCompare.WaitingTime = 0
fu.XmmFloatMult.Accesses = 0
fu.XmmFloatMult.Denied = 0
fu.XmmFloatMult.WaitingTime = 0
fu.XmmFloatDiv.Accesses = 0
fu.XmmFloatDiv.Denied = 0
fu.XmmFloatDiv.WaitingTime = 0
fu.XmmFloatConv.Accesses = 0
fu.XmmFloatConv.Denied = 0
fu.XmmFloatConv.WaitingTime = 0
fu.XmmFloatComplex.Accesses = 0
fu.XmmFloatComplex.Denied = 0
fu.XmmFloatComplex.WaitingTime = 0
Total Instructions = 88475
Total ALU Instructions = 0
Total Load Instructions = 0
Reused Instructions = 36591
Reuse Percentage = 41.36%
Trivial Instructions = 112
Trivial Percentage = 0.13%

Trivial Instructions Table:
--------------------------------------------------------------------------------
        ID |          Opcode |     Input1 |     Input2 |          Description
--------------------------------------------------------------------------------
     16032 |             sub |         19 |         19 |                x - x
     54768 |             sub |         18 |         18 |                x - x
     55179 |             sub |         15 |         15 |                x - x
     55180 |             sub |         21 |         21 |                x - x
     81851 |             sub |         53 |         53 |                x - x
     81852 |             sub |         11 |         11 |                x - x
     83688 |             add |          0 |          0 |                x + 0
     91383 |             sub |         26 |          0 |                x - 0
     91383 |             sub |         26 |          0 |                x - 0
     91455 |             sub |         26 |          0 |                x - 0
     91527 |             sub |         26 |          0 |                x - 0
     94698 |             sub |         54 |          0 |                x - 0
     95285 |             sub |         54 |          0 |                x - 0
     95357 |             sub |         54 |          0 |                x - 0
     96454 |             sub |         55 |         55 |                x - x
     97306 |             sub |         73 |          0 |                x - 0
    116060 |             sub |         49 |          0 |                x - 0
    120491 |             sub |          9 |          0 |                x - 0
    123091 |             sub |         39 |          0 |                x - 0
    126879 |             sub |         35 |          0 |                x - 0
    127952 |             sub |         22 |          0 |                x - 0
    163236 |             sub |         25 |         25 |                x - x
    163237 |             sub |         58 |         58 |                x - x
    164777 |             sub |         12 |         12 |                x - x
    164778 |             sub |         39 |         39 |                x - x
    165151 |             sub |         40 |         40 |                x - x
    165152 |             sub |         26 |         26 |                x - x
    165946 |             sub |         75 |          0 |                x - 0
    166151 |             sub |         43 |         43 |                x - x
    166152 |             sub |         79 |         79 |                x - x
    166462 |             sub |          1 |          1 |                x - x
    166463 |             sub |         22 |         22 |                x - x
    166719 |             sub |         49 |         49 |                x - x
    166720 |             sub |         29 |         29 |                x - x
    169891 |             sub |         47 |         47 |                x - x
    169892 |             sub |         62 |         62 |                x - x
    170238 |             sub |         18 |         18 |                x - x
    170239 |             sub |         26 |         26 |                x - x
    170510 |             sub |         58 |         58 |                x - x
    170511 |             sub |          7 |          7 |                x - x
    170799 |             sub |         20 |         20 |                x - x
    170800 |             sub |          9 |          9 |                x - x
    172390 |             sub |         22 |         22 |                x - x
    172391 |             sub |         76 |         76 |                x - x
    172768 |             sub |          3 |          3 |                x - x
    172769 |             sub |         46 |         46 |                x - x
    173025 |             sub |         53 |         53 |                x - x
    173026 |             sub |         62 |         62 |                x - x
    173314 |             sub |         27 |         27 |                x - x
    173315 |             sub |         21 |         21 |                x - x
    173645 |             sub |         30 |          0 |                x - 0
    173795 |             sub |         34 |         34 |                x - x
    173796 |             sub |          5 |          5 |                x - x
    174296 |             add |         21 |          0 |                x + 0
    175696 |             sub |         41 |         41 |                x - x
    175697 |             sub |          4 |          4 |                x - x
    176111 |             sub |         35 |         35 |                x - x
    176112 |             sub |         24 |         24 |                x - x
    176302 |             sub |         17 |          0 |                x - 0
    176368 |             sub |          4 |          4 |                x - x
    176369 |             sub |          1 |          1 |                x - x
    176657 |             sub |          7 |          7 |                x - x
    176658 |             sub |         52 |         52 |                x - x
    177138 |             sub |         38 |         38 |                x - x
    177139 |             sub |         72 |         72 |                x - x
    177463 |             sub |         20 |         20 |                x - x
    177451 |             add |         32 |          0 |                x + 0
    177464 |             sub |         40 |         40 |                x - x
    177707 |             sub |         37 |         37 |                x - x
    177708 |             sub |         35 |         35 |                x - x
    177945 |             sub |         30 |          0 |                x - 0
    178006 |             sub |         34 |         34 |                x - x
    178007 |             sub |         44 |         44 |                x - x
    179338 |             sub |         20 |         20 |                x - x
    179339 |             sub |         76 |         76 |                x - x
    179720 |             sub |         38 |         38 |                x - x
    179721 |             sub |         18 |         18 |                x - x
    179992 |             sub |         40 |         40 |                x - x
    179993 |             sub |         79 |         79 |                x - x
    180123 |             sub |         10 |          0 |                x - 0
    180285 |             sub |         72 |         72 |                x - x
    180286 |             sub |         17 |         17 |                x - x
    180787 |             sub |         38 |         38 |                x - x
    180788 |             sub |         40 |         40 |                x - x
    181098 |             sub |         29 |         29 |                x - x
    181245 |             sub |         29 |         29 |                x - x
    181246 |             sub |         75 |         75 |                x - x
    181564 |             sub |         40 |         40 |                x - x
    181565 |             sub |         16 |         16 |                x - x
    181815 |             sub |         25 |         25 |                x - x
    181816 |             sub |         55 |         55 |                x - x
    182106 |             sub |         16 |         16 |                x - x
    182107 |             sub |          6 |          6 |                x - x
    182422 |             add |         51 |          0 |                x + 0
    182423 |             add |         76 |          0 |                x + 0
    182423 |             add |         76 |          0 |                x + 0
    185352 |             sub |          5 |          0 |                x - 0
    188190 |             sub |         61 |          0 |                x - 0
    189302 |             sub |         77 |          0 |                x - 0
    189919 |             sub |         54 |          0 |                x - 0
    191161 |             sub |         26 |          0 |                x - 0
    193009 |             sub |         17 |          0 |                x - 0
    196629 |             sub |         34 |          0 |                x - 0
    200309 |             sub |         43 |          0 |                x - 0
    218953 |             add |         77 |          0 |                x + 0
    219514 |             sub |          8 |          0 |                x - 0
    220563 |             add |         56 |          0 |                x + 0
    254992 |             sub |         52 |          0 |                x - 0
    261056 |             sub |         22 |         22 |                x - x
    261524 |             sub |          3 |          0 |                x - 0
    263654 |             sub |         55 |          0 |                x - 0
    264182 |             sub |         72 |          0 |                x - 0
--------------------------------------------------------------------------------

Genetic Value Predictor Statistics:

Genetic Value Predictor Statistics:
--------------------------------
Total Predictions: 316
Correct Predictions: 183
Confident Predictions: 0
Correct Confident Predictions: 183
Overall Accuracy: 57.9114%

Current Parameters:
History Size: 4
Confidence Threshold: 2
Stride Window: 3


Value Predictor Statistics:

Value Predictor Statistics:
-------------------------
Total Predictions: 1637
Correct Predictions: 647
Confident Predictions: 616
Correct Confident Predictions: 321
Overall Accuracy: 39.5235%
Confident Predictions Accuracy: 52.1104%

Reuse Queue Size = 64
Reuse Queue Current Size = 64

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 130127
Dispatch.Stall.spec = 33588
Dispatch.Stall.uop_queue = 811192
Dispatch.Stall.rob = 173979
Dispatch.Stall.iq = 10285
Dispatch.Stall.lsq = 15307
Dispatch.Stall.rename = 3
Dispatch.Stall.ctx = 631

; Dispatch stage
Dispatch.Uop.nop = 234
Dispatch.Uop.move = 5499
Dispatch.Uop.add = 17717
Dispatch.Uop.sub = 20627
Dispatch.Uop.mult = 24
Dispatch.Uop.div = 7
Dispatch.Uop.effaddr = 45182
Dispatch.Uop.and = 6664
Dispatch.Uop.or = 401
Dispatch.Uop.xor = 1758
Dispatch.Uop.not = 7
Dispatch.Uop.shift = 630
Dispatch.Uop.sign = 143
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 25598
Dispatch.Uop.store = 17347
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 2586
Dispatch.Uop.ret = 2373
Dispatch.Uop.jump = 1022
Dispatch.Uop.branch = 14946
Dispatch.Uop.ibranch = 924
Dispatch.Uop.syscall = 26
Dispatch.Integer = 89056
Dispatch.Logic = 9603
Dispatch.FloatingPoint = 0
Dispatch.Memory = 42945
Dispatch.Ctrl = 21851
Dispatch.WndSwitch = 4959
Dispatch.Total = 163715
Dispatch.IPC = 0.5573
Dispatch.DutyCycle = 0.1393

; Issue stage
Issue.Uop.nop = 170
Issue.Uop.move = 4586
Issue.Uop.add = 16095
Issue.Uop.sub = 18052
Issue.Uop.mult = 23
Issue.Uop.div = 5
Issue.Uop.effaddr = 40440
Issue.Uop.and = 5511
Issue.Uop.or = 312
Issue.Uop.xor = 1356
Issue.Uop.not = 2
Issue.Uop.shift = 464
Issue.Uop.sign = 108
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 21910
Issue.Uop.store = 13898
Issue.Uop.prefetch = 0
Issue.Uop.call = 2381
Issue.Uop.ret = 2160
Issue.Uop.jump = 947
Issue.Uop.branch = 12475
Issue.Uop.ibranch = 853
Issue.Uop.syscall = 24
Issue.Integer = 79201
Issue.Logic = 7753
Issue.FloatingPoint = 0
Issue.Memory = 35808
Issue.Ctrl = 18816
Issue.WndSwitch = 4541
Issue.Total = 141772
Issue.IPC = 0.4826
Issue.DutyCycle = 0.1206

; Commit stage
Commit.Uop.nop = 47
Commit.Uop.move = 3975
Commit.Uop.add = 13920
Commit.Uop.sub = 16731
Commit.Uop.mult = 23
Commit.Uop.div = 5
Commit.Uop.effaddr = 35820
Commit.Uop.and = 5289
Commit.Uop.or = 293
Commit.Uop.xor = 1184
Commit.Uop.not = 2
Commit.Uop.shift = 402
Commit.Uop.sign = 105
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 20585
Commit.Uop.store = 13898
Commit.Uop.prefetch = 0
Commit.Uop.call = 2112
Commit.Uop.ret = 2107
Commit.Uop.jump = 720
Commit.Uop.branch = 12279
Commit.Uop.ibranch = 607
Commit.Uop.syscall = 23
Commit.Integer = 70474
Commit.Logic = 7275
Commit.FloatingPoint = 0
Commit.Memory = 34483
Commit.Ctrl = 17825
Commit.WndSwitch = 4219
Commit.Total = 130127
Commit.IPC = 0.4429
Commit.DutyCycle = 0.1107

; Committed branches
Commit.Branches = 17825
Commit.Squashed = 33588
Commit.Mispred = 2431
Commit.PredAcc = 0.8636

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point/XMM register file)
;    Size - Available size
;    Reads, Writes - Accesses to the structure


; Statistics for core 0 - thread 0
[ Core 0 Thread 0 ]

; Dispatch stage
Dispatch.Uop.nop = 234
Dispatch.Uop.move = 5499
Dispatch.Uop.add = 17717
Dispatch.Uop.sub = 20627
Dispatch.Uop.mult = 24
Dispatch.Uop.div = 7
Dispatch.Uop.effaddr = 45182
Dispatch.Uop.and = 6664
Dispatch.Uop.or = 401
Dispatch.Uop.xor = 1758
Dispatch.Uop.not = 7
Dispatch.Uop.shift = 630
Dispatch.Uop.sign = 143
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 25598
Dispatch.Uop.store = 17347
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 2586
Dispatch.Uop.ret = 2373
Dispatch.Uop.jump = 1022
Dispatch.Uop.branch = 14946
Dispatch.Uop.ibranch = 924
Dispatch.Uop.syscall = 26
Dispatch.Integer = 89056
Dispatch.Logic = 9603
Dispatch.FloatingPoint = 0
Dispatch.Memory = 42945
Dispatch.Ctrl = 21851
Dispatch.WndSwitch = 4959
Dispatch.Total = 163715
Dispatch.IPC = 0.5573
Dispatch.DutyCycle = 0.1393

; Issue stage
Issue.Uop.nop = 170
Issue.Uop.move = 4586
Issue.Uop.add = 16095
Issue.Uop.sub = 18052
Issue.Uop.mult = 23
Issue.Uop.div = 5
Issue.Uop.effaddr = 40440
Issue.Uop.and = 5511
Issue.Uop.or = 312
Issue.Uop.xor = 1356
Issue.Uop.not = 2
Issue.Uop.shift = 464
Issue.Uop.sign = 108
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 21910
Issue.Uop.store = 13898
Issue.Uop.prefetch = 0
Issue.Uop.call = 2381
Issue.Uop.ret = 2160
Issue.Uop.jump = 947
Issue.Uop.branch = 12475
Issue.Uop.ibranch = 853
Issue.Uop.syscall = 24
Issue.Integer = 79201
Issue.Logic = 7753
Issue.FloatingPoint = 0
Issue.Memory = 35808
Issue.Ctrl = 18816
Issue.WndSwitch = 4541
Issue.Total = 141772
Issue.IPC = 0.4826
Issue.DutyCycle = 0.1206

; Commit stage
Commit.Uop.nop = 47
Commit.Uop.move = 3975
Commit.Uop.add = 13920
Commit.Uop.sub = 16731
Commit.Uop.mult = 23
Commit.Uop.div = 5
Commit.Uop.effaddr = 35820
Commit.Uop.and = 5289
Commit.Uop.or = 293
Commit.Uop.xor = 1184
Commit.Uop.not = 2
Commit.Uop.shift = 402
Commit.Uop.sign = 105
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 20585
Commit.Uop.store = 13898
Commit.Uop.prefetch = 0
Commit.Uop.call = 2112
Commit.Uop.ret = 2107
Commit.Uop.jump = 720
Commit.Uop.branch = 12279
Commit.Uop.ibranch = 607
Commit.Uop.syscall = 23
Commit.Integer = 70474
Commit.Logic = 7275
Commit.FloatingPoint = 0
Commit.Memory = 34483
Commit.Ctrl = 17825
Commit.WndSwitch = 4219
Commit.Total = 130127
Commit.IPC = 0.4429
Commit.DutyCycle = 0.1107

; Committed branches
Commit.Branches = 17825
Commit.Squashed = 33588
Commit.Mispred = 2431
Commit.PredAcc = 0.8636

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, integer/floating-point/XMM register file,
; and renaming table)
ROB.Size = 64
ROB.Reads = 130127
ROB.Writes = 163715
IQ.Size = 40
IQ.Reads = 105964
IQ.Writes = 120770
LSQ.Size = 20
LSQ.Reads = 35808
LSQ.Writes = 42945
RF_Int.Size = 80
RF_Int.Reads = 163799
RF_Int.Writes = 106496
RF_Fp.Size = 40
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RF_Xmm.Size = 40
RF_Xmm.Reads = 0
RF_Xmm.Writes = 0
RAT.IntReads = 190935
RAT.IntWrites = 111089
RAT.FpReads = 0
RAT.FpWrites = 0
RAT.XmmReads = 0
RAT.XmmWrites = 0
BTB.Reads = 18239
BTB.Writes = 17825

