# RTL_bardelli_final_project
final exam project for the Logical Circuits course
