\hypertarget{union__hw__mcm__pid}{}\section{\+\_\+hw\+\_\+mcm\+\_\+pid Union Reference}
\label{union__hw__mcm__pid}\index{\+\_\+hw\+\_\+mcm\+\_\+pid@{\+\_\+hw\+\_\+mcm\+\_\+pid}}


H\+W\+\_\+\+M\+C\+M\+\_\+\+P\+ID -\/ Process ID register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+mcm.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__mcm__pid_1_1__hw__mcm__pid__bitfields}{\+\_\+hw\+\_\+mcm\+\_\+pid\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__mcm__pid_a0aaa6aadf86a50ba4bb57c06dcb0fd97}{}\label{union__hw__mcm__pid_a0aaa6aadf86a50ba4bb57c06dcb0fd97}

\item 
struct \hyperlink{struct__hw__mcm__pid_1_1__hw__mcm__pid__bitfields}{\+\_\+hw\+\_\+mcm\+\_\+pid\+::\+\_\+hw\+\_\+mcm\+\_\+pid\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__mcm__pid_afa806eeb9b0869937a96f07b2314bc64}{}\label{union__hw__mcm__pid_afa806eeb9b0869937a96f07b2314bc64}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+M\+C\+M\+\_\+\+P\+ID -\/ Process ID register (RW) 

Reset value\+: 0x00000000U

This register drives the M0\+\_\+\+P\+ID and M1\+\_\+\+P\+ID values in the Memory Protection Unit(\+M\+P\+U). System software loads this register before passing control to a given user mode process. If the P\+ID of the process does not match the value in this register, a bus error occurs. See the M\+PU chapter for more details. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+mcm.\+h\end{DoxyCompactItemize}
