set_property PACKAGE_PIN E13 [get_ports ftdi_clk]
set_property IOSTANDARD LVCMOS18 [get_ports ftdi_clk]
set_property PACKAGE_PIN B10 [get_ports ftdi_oe_n]
set_property IOSTANDARD LVCMOS18 [get_ports ftdi_oe_n]
set_property IOSTANDARD LVCMOS18 [get_ports ftdi_rd_n]
set_property PACKAGE_PIN C11 [get_ports ftdi_rxf_n]
set_property IOSTANDARD LVCMOS18 [get_ports ftdi_rxf_n]
set_property PACKAGE_PIN B11 [get_ports ftdi_txe_n]
set_property IOSTANDARD LVCMOS18 [get_ports ftdi_txe_n]
set_property PACKAGE_PIN D11 [get_ports ftdi_wr_n]
set_property IOSTANDARD LVCMOS18 [get_ports ftdi_wr_n]
set_property PACKAGE_PIN H11 [get_ports {LED[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {LED[0]}]
set_property PACKAGE_PIN J11 [get_ports {LED[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {LED[1]}]
set_property PACKAGE_PIN J10 [get_ports {LED[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {LED[2]}]
set_property PACKAGE_PIN G11 [get_ports {LED[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {LED[3]}]
set_property PACKAGE_PIN E15 [get_ports {ftdi_data[0]}]
set_property PACKAGE_PIN D15 [get_ports {ftdi_data[1]}]
set_property PACKAGE_PIN A15 [get_ports {ftdi_data[2]}]
set_property PACKAGE_PIN B15 [get_ports {ftdi_data[3]}]
set_property PACKAGE_PIN B14 [get_ports {ftdi_data[4]}]
set_property PACKAGE_PIN A14 [get_ports {ftdi_data[5]}]
set_property PACKAGE_PIN D13 [get_ports {ftdi_data[6]}]
set_property PACKAGE_PIN C13 [get_ports {ftdi_data[7]}]
set_property PACKAGE_PIN F13 [get_ports {ftdi_data[8]}]
set_property PACKAGE_PIN C12 [get_ports {ftdi_data[9]}]
set_property PACKAGE_PIN A12 [get_ports {ftdi_data[10]}]
set_property PACKAGE_PIN B12 [get_ports {ftdi_data[11]}]
set_property PACKAGE_PIN E8 [get_ports {ftdi_data[12]}]
set_property PACKAGE_PIN D8 [get_ports {ftdi_data[13]}]
set_property PACKAGE_PIN C8 [get_ports {ftdi_data[14]}]
set_property PACKAGE_PIN D9 [get_ports {ftdi_data[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ftdi_data[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ftdi_data[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ftdi_data[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ftdi_data[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ftdi_data[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ftdi_data[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ftdi_data[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ftdi_data[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ftdi_data[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ftdi_data[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ftdi_data[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ftdi_data[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ftdi_data[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ftdi_data[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ftdi_data[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ftdi_data[0]}]
set_property PACKAGE_PIN F12 [get_ports {ftdi_be[1]}]
set_property PACKAGE_PIN E11 [get_ports {ftdi_be[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ftdi_be[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ftdi_be[0]}]


set_property PACKAGE_PIN A10 [get_ports ftdi_rd_n]
set_property PACKAGE_PIN E10 [get_ports ftdi_resetn]
set_property PACKAGE_PIN C9 [get_ports ftdi_wakeupn]
set_property IOSTANDARD LVCMOS18 [get_ports ftdi_resetn]
set_property IOSTANDARD LVCMOS18 [get_ports ftdi_wakeupn]


set_property PACKAGE_PIN E22 [get_ports rst_n]
set_property IOSTANDARD LVCMOS18 [get_ports rst_n]
set_property DRIVE 6 [get_ports {ftdi_be[1]}]
set_property DRIVE 6 [get_ports {ftdi_be[0]}]
set_property DRIVE 6 [get_ports {ftdi_data[15]}]
set_property DRIVE 6 [get_ports {ftdi_data[14]}]
set_property DRIVE 6 [get_ports {ftdi_data[13]}]
set_property DRIVE 6 [get_ports {ftdi_data[12]}]
set_property DRIVE 6 [get_ports {ftdi_data[11]}]
set_property DRIVE 6 [get_ports {ftdi_data[10]}]
set_property DRIVE 6 [get_ports {ftdi_data[9]}]
set_property DRIVE 6 [get_ports {ftdi_data[8]}]
set_property DRIVE 6 [get_ports {ftdi_data[7]}]
set_property DRIVE 6 [get_ports {ftdi_data[6]}]
set_property DRIVE 6 [get_ports {ftdi_data[5]}]
set_property DRIVE 6 [get_ports {ftdi_data[4]}]
set_property DRIVE 6 [get_ports {ftdi_data[3]}]
set_property DRIVE 6 [get_ports {ftdi_data[2]}]
set_property DRIVE 6 [get_ports {ftdi_data[1]}]
set_property DRIVE 6 [get_ports {ftdi_data[0]}]
set_property DRIVE 6 [get_ports {LED[3]}]
set_property DRIVE 6 [get_ports {LED[2]}]
set_property DRIVE 6 [get_ports {LED[1]}]
set_property DRIVE 6 [get_ports {LED[0]}]
set_property DRIVE 6 [get_ports ftdi_oe_n]
set_property DRIVE 6 [get_ports ftdi_rd_n]
set_property DRIVE 6 [get_ports ftdi_resetn]
set_property DRIVE 6 [get_ports ftdi_wakeupn]
set_property DRIVE 6 [get_ports ftdi_wr_n]
set_property SLEW FAST [get_ports {ftdi_be[1]}]
set_property SLEW FAST [get_ports {ftdi_be[0]}]
set_property SLEW FAST [get_ports {ftdi_data[15]}]
set_property SLEW FAST [get_ports {ftdi_data[14]}]
set_property SLEW FAST [get_ports {ftdi_data[13]}]
set_property SLEW FAST [get_ports {ftdi_data[12]}]
set_property SLEW FAST [get_ports {ftdi_data[11]}]
set_property SLEW FAST [get_ports {ftdi_data[10]}]
set_property SLEW FAST [get_ports {ftdi_data[9]}]
set_property SLEW FAST [get_ports {ftdi_data[8]}]
set_property SLEW FAST [get_ports {ftdi_data[7]}]
set_property SLEW FAST [get_ports {ftdi_data[6]}]
set_property SLEW FAST [get_ports {ftdi_data[5]}]
set_property SLEW FAST [get_ports {ftdi_data[4]}]
set_property SLEW FAST [get_ports {ftdi_data[3]}]
set_property SLEW FAST [get_ports {ftdi_data[2]}]
set_property SLEW FAST [get_ports {ftdi_data[1]}]
set_property SLEW FAST [get_ports {ftdi_data[0]}]
set_property SLEW SLOW [get_ports {LED[3]}]
set_property SLEW SLOW [get_ports {LED[2]}]
set_property SLEW SLOW [get_ports {LED[1]}]
set_property SLEW SLOW [get_ports {LED[0]}]
set_property SLEW SLOW [get_ports ftdi_oe_n]
set_property SLEW SLOW [get_ports ftdi_resetn]
set_property SLEW SLOW [get_ports ftdi_rd_n]
set_property SLEW SLOW [get_ports ftdi_wakeupn]
set_property SLEW SLOW [get_ports ftdi_wr_n]


#set_property PACKAGE_PIN D19 [get_ports sysclk_p]
#set_property IOSTANDARD LVDS [get_ports sysclk_p]
#set_property DIFF_TERM_ADV TERM_100 [get_ports sysclk_p]


create_clock -period 10.000 -waveform {0.000 5.000} [get_ports ftdi_clk]
