

================================================================
== Vitis HLS Report for 'multihart_ip'
================================================================
* Date:           Wed Oct  2 20:14:47 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        multihart_ip
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  18.256 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                      Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175  |multihart_ip_Pipeline_VITIS_LOOP_197_1  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     30|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       68|    -|    8491|  13051|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     96|    -|
|Register         |        -|    -|     171|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       68|    0|    8662|  13177|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       24|    0|       8|     24|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+------+-------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+------+-------+-----+
    |control_s_axi_U                                    |control_s_axi                           |       64|   0|   418|    565|    0|
    |gmem_m_axi_U                                       |gmem_m_axi                              |        4|   0|   824|    723|    0|
    |grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175  |multihart_ip_Pipeline_VITIS_LOOP_197_1  |        0|   0|  7249|  11763|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+-------+-----+
    |Total                                              |                                        |       68|   0|  8491|  13051|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |reg_file_fu_247_p2      |         +|   0|  0|  26|          19|          18|
    |has_exited_6_fu_221_p2  |       xor|   0|  0|   2|           1|           2|
    |has_exited_fu_207_p2    |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  30|          21|          22|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  37|          7|    1|          7|
    |gmem_ARVALID             |   9|          2|    1|          2|
    |gmem_AWVALID             |   9|          2|    1|          2|
    |gmem_BREADY              |   9|          2|    1|          2|
    |gmem_RREADY              |   9|          2|    1|          2|
    |gmem_WVALID              |   9|          2|    1|          2|
    |start_pc_address0_local  |  14|          3|    1|          3|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  96|         20|    7|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                       |   6|   0|    6|          0|
    |data_ram_read_reg_306                                           |  64|   0|   64|          0|
    |f_state_fetch_pc_12_reg_331                                     |  15|   0|   15|          0|
    |f_state_fetch_pc_reg_296                                        |  15|   0|   15|          0|
    |grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175_ap_start_reg  |   1|   0|    1|          0|
    |h_running_2_reg_321                                             |   1|   0|    1|          0|
    |h_running_reg_311                                               |   1|   0|    1|          0|
    |has_exited_6_reg_326                                            |   1|   0|    1|          0|
    |has_exited_reg_316                                              |   1|   0|    1|          0|
    |p_cast_reg_348                                                  |  62|   0|   62|          0|
    |reg_file_131_reg_336                                            |   1|   0|    1|          0|
    |reg_file_reg_343                                                |   2|   0|   19|         17|
    |shl_i_i_i_reg_353                                               |   1|   0|    2|          1|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 171|   0|  189|         18|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_AWADDR   |   in|   18|       s_axi|       control|         array|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|         array|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|         array|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|         array|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|         array|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_ARADDR   |   in|   18|       s_axi|       control|         array|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|         array|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|         array|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  multihart_ip|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  multihart_ip|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  multihart_ip|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
|ip_data_ram_Addr_A     |  out|   32|        bram|   ip_data_ram|         array|
|ip_data_ram_EN_A       |  out|    1|        bram|   ip_data_ram|         array|
|ip_data_ram_WEN_A      |  out|    4|        bram|   ip_data_ram|         array|
|ip_data_ram_Din_A      |  out|   32|        bram|   ip_data_ram|         array|
|ip_data_ram_Dout_A     |   in|   32|        bram|   ip_data_ram|         array|
|ip_data_ram_Clk_A      |  out|    1|        bram|   ip_data_ram|         array|
|ip_data_ram_Rst_A      |  out|    1|        bram|   ip_data_ram|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%nbc_1_loc = alloca i64 1"   --->   Operation 7 'alloca' 'nbc_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%nbi_1_loc = alloca i64 1"   --->   Operation 8 'alloca' 'nbi_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%start_pc_addr = getelementptr i32 %start_pc, i64 0, i64 0" [../../fetch.cpp:21->../../multihart_ip.cpp:180]   --->   Operation 9 'getelementptr' 'start_pc_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (2.32ns)   --->   "%start_pc_load = load i1 %start_pc_addr" [../../fetch.cpp:21->../../multihart_ip.cpp:180]   --->   Operation 10 'load' 'start_pc_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 11 [1/2] (2.32ns)   --->   "%start_pc_load = load i1 %start_pc_addr" [../../fetch.cpp:21->../../multihart_ip.cpp:180]   --->   Operation 11 'load' 'start_pc_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2> <RAM>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%f_state_fetch_pc = trunc i32 %start_pc_load" [../../fetch.cpp:21->../../multihart_ip.cpp:180]   --->   Operation 12 'trunc' 'f_state_fetch_pc' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%start_pc_addr_1 = getelementptr i32 %start_pc, i64 0, i64 1" [../../fetch.cpp:21->../../multihart_ip.cpp:180]   --->   Operation 13 'getelementptr' 'start_pc_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (2.32ns)   --->   "%start_pc_load_1 = load i1 %start_pc_addr_1" [../../fetch.cpp:21->../../multihart_ip.cpp:180]   --->   Operation 14 'load' 'start_pc_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2> <RAM>

State 3 <SV = 2> <Delay = 3.16>
ST_3 : Operation 15 [1/1] (1.00ns)   --->   "%data_ram_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %data_ram"   --->   Operation 15 'read' 'data_ram_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 16 [1/1] (1.00ns)   --->   "%running_hart_set_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %running_hart_set"   --->   Operation 16 'read' 'running_hart_set_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 17 [1/1] (1.00ns)   --->   "%ip_num_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ip_num"   --->   Operation 17 'read' 'ip_num_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%h_running = trunc i32 %running_hart_set_read" [../../multihart_ip.cpp:55->../../multihart_ip.cpp:179]   --->   Operation 18 'trunc' 'h_running' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.97ns)   --->   "%has_exited = xor i1 %h_running, i1 1" [../../multihart_ip.cpp:56->../../multihart_ip.cpp:179]   --->   Operation 19 'xor' 'has_exited' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%h_running_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %running_hart_set_read, i32 1" [../../multihart_ip.cpp:55->../../multihart_ip.cpp:179]   --->   Operation 20 'bitselect' 'h_running_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.97ns)   --->   "%has_exited_6 = xor i1 %h_running_2, i1 1" [../../multihart_ip.cpp:56->../../multihart_ip.cpp:179]   --->   Operation 21 'xor' 'has_exited_6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/2] (2.32ns)   --->   "%start_pc_load_1 = load i1 %start_pc_addr_1" [../../fetch.cpp:21->../../multihart_ip.cpp:180]   --->   Operation 22 'load' 'start_pc_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%f_state_fetch_pc_12 = trunc i32 %start_pc_load_1" [../../fetch.cpp:21->../../multihart_ip.cpp:180]   --->   Operation 23 'trunc' 'f_state_fetch_pc_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%reg_file_131 = trunc i32 %ip_num_read" [../../multihart_ip.cpp:187]   --->   Operation 24 'trunc' 'reg_file_131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%add_i_i24_i = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i1.i17, i1 %reg_file_131, i17 0" [../../multihart_ip.cpp:187]   --->   Operation 25 'bitconcatenate' 'add_i_i24_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%add_i_i24_i_cast = zext i18 %add_i_i24_i" [../../multihart_ip.cpp:187]   --->   Operation 26 'zext' 'add_i_i24_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (2.16ns)   --->   "%reg_file = add i19 %add_i_i24_i_cast, i19 131072" [../../multihart_ip.cpp:187]   --->   Operation 27 'add' 'reg_file' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %data_ram_read, i32 2, i32 63"   --->   Operation 28 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 16.6>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%shl_i_i_i = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %reg_file_131, i1 0" [../../multihart_ip.cpp:187]   --->   Operation 29 'bitconcatenate' 'shl_i_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [2/2] (16.6ns)   --->   "%call_ln56 = call void @multihart_ip_Pipeline_VITIS_LOOP_197_1, i1 %has_exited_6, i1 %has_exited, i15 %f_state_fetch_pc_12, i15 %f_state_fetch_pc, i1 %h_running_2, i1 %h_running, i1 %reg_file_131, i19 %reg_file, i32 %gmem, i62 %p_cast, i32 %ip_code_ram, i2 %shl_i_i_i, i1 %reg_file_131, i32 %ip_data_ram, i64 %data_ram_read, i32 %nbi_1_loc, i32 %nbc_1_loc" [../../multihart_ip.cpp:56->../../multihart_ip.cpp:179]   --->   Operation 30 'call' 'call_ln56' <Predicate = true> <Delay = 16.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln56 = call void @multihart_ip_Pipeline_VITIS_LOOP_197_1, i1 %has_exited_6, i1 %has_exited, i15 %f_state_fetch_pc_12, i15 %f_state_fetch_pc, i1 %h_running_2, i1 %h_running, i1 %reg_file_131, i19 %reg_file, i32 %gmem, i62 %p_cast, i32 %ip_code_ram, i2 %shl_i_i_i, i1 %reg_file_131, i32 %ip_data_ram, i64 %data_ram_read, i32 %nbi_1_loc, i32 %nbc_1_loc" [../../multihart_ip.cpp:56->../../multihart_ip.cpp:179]   --->   Operation 31 'call' 'call_ln56' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%spectopmodule_ln101 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13" [../../multihart_ip.cpp:101]   --->   Operation 32 'spectopmodule' 'spectopmodule_ln101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_8, void @empty, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ip_num"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ip_num, void @empty_0, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_11, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ip_num, void @empty_4, i32 4294967295, i32 4294967295, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %running_hart_set"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %running_hart_set, void @empty_0, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_5, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %running_hart_set, void @empty_4, i32 4294967295, i32 4294967295, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %start_pc, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_3, void @empty_15, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %start_pc, void @empty_16, i32 0, i32 0, void @empty_7, i32 1, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %start_pc, i64 666, i64 207, i64 1"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %start_pc"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ip_code_ram, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_3, void @empty_17, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ip_code_ram, void @empty_16, i32 0, i32 0, void @empty_7, i32 1, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %ip_code_ram, i64 666, i64 207, i64 1"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ip_code_ram"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ip_data_ram, void @empty_18, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %ip_data_ram, i64 666, i64 207, i64 4294967295"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ip_data_ram"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_ram, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_3, void @empty_9, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_ram, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nb_instruction"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_instruction, void @empty_0, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_12, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_instruction, void @empty_4, i32 4294967295, i32 4294967295, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nb_cycle"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_cycle, void @empty_0, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_cycle, void @empty_4, i32 4294967295, i32 4294967295, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %ip_data_ram"   --->   Operation 61 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%nbi_1_loc_load = load i32 %nbi_1_loc"   --->   Operation 62 'load' 'nbi_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%nbc_1_loc_load = load i32 %nbc_1_loc"   --->   Operation 63 'load' 'nbc_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (1.00ns)   --->   "%write_ln247 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %nb_cycle, i32 %nbc_1_loc_load" [../../multihart_ip.cpp:247]   --->   Operation 64 'write' 'write_ln247' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_6 : Operation 65 [1/1] (1.00ns)   --->   "%write_ln248 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %nb_instruction, i32 %nbi_1_loc_load" [../../multihart_ip.cpp:248]   --->   Operation 65 'write' 'write_ln248' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln258 = ret" [../../multihart_ip.cpp:258]   --->   Operation 66 'ret' 'ret_ln258' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ip_num]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ running_hart_set]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ start_pc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ip_code_ram]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ip_data_ram]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=bram:ce=0
Port [ data_ram]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nb_instruction]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ nb_cycle]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
nbc_1_loc                  (alloca                ) [ 0011111]
nbi_1_loc                  (alloca                ) [ 0011111]
start_pc_addr              (getelementptr         ) [ 0010000]
start_pc_load              (load                  ) [ 0000000]
f_state_fetch_pc           (trunc                 ) [ 0001110]
start_pc_addr_1            (getelementptr         ) [ 0001000]
data_ram_read              (read                  ) [ 0000110]
running_hart_set_read      (read                  ) [ 0000000]
ip_num_read                (read                  ) [ 0000000]
h_running                  (trunc                 ) [ 0000110]
has_exited                 (xor                   ) [ 0000110]
h_running_2                (bitselect             ) [ 0000110]
has_exited_6               (xor                   ) [ 0000110]
start_pc_load_1            (load                  ) [ 0000000]
f_state_fetch_pc_12        (trunc                 ) [ 0000110]
reg_file_131               (trunc                 ) [ 0000110]
add_i_i24_i                (bitconcatenate        ) [ 0000000]
add_i_i24_i_cast           (zext                  ) [ 0000000]
reg_file                   (add                   ) [ 0000110]
p_cast                     (partselect            ) [ 0000110]
shl_i_i_i                  (bitconcatenate        ) [ 0000010]
call_ln56                  (call                  ) [ 0000000]
spectopmodule_ln101        (spectopmodule         ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specmemcore_ln0            (specmemcore           ) [ 0000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specmemcore_ln0            (specmemcore           ) [ 0000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specmemcore_ln0            (specmemcore           ) [ 0000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specbitsmap_ln0            (specbitsmap           ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specinterface_ln0          (specinterface         ) [ 0000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000]
nbi_1_loc_load             (load                  ) [ 0000000]
nbc_1_loc_load             (load                  ) [ 0000000]
write_ln247                (write                 ) [ 0000000]
write_ln248                (write                 ) [ 0000000]
ret_ln258                  (ret                   ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ip_num">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip_num"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="running_hart_set">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="running_hart_set"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="start_pc">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_pc"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ip_code_ram">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip_code_ram"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ip_data_ram">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip_data_ram"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_ram">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_ram"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="nb_instruction">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nb_instruction"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="nb_cycle">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nb_cycle"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i1.i17"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multihart_ip_Pipeline_VITIS_LOOP_197_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="nbc_1_loc_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nbc_1_loc/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="nbi_1_loc_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nbi_1_loc/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="data_ram_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_ram_read/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="running_hart_set_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="running_hart_set_read/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="ip_num_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ip_num_read/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln247_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="32" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln247/6 "/>
</bind>
</comp>

<comp id="145" class="1004" name="write_ln248_write_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="0" index="2" bw="32" slack="0"/>
<pin id="149" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln248/6 "/>
</bind>
</comp>

<comp id="152" class="1004" name="start_pc_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="start_pc_addr/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="start_pc_load/1 start_pc_load_1/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="start_pc_addr_1_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="start_pc_addr_1/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="0" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="1"/>
<pin id="178" dir="0" index="2" bw="1" slack="1"/>
<pin id="179" dir="0" index="3" bw="15" slack="1"/>
<pin id="180" dir="0" index="4" bw="15" slack="2"/>
<pin id="181" dir="0" index="5" bw="1" slack="1"/>
<pin id="182" dir="0" index="6" bw="1" slack="1"/>
<pin id="183" dir="0" index="7" bw="1" slack="1"/>
<pin id="184" dir="0" index="8" bw="19" slack="1"/>
<pin id="185" dir="0" index="9" bw="32" slack="0"/>
<pin id="186" dir="0" index="10" bw="62" slack="1"/>
<pin id="187" dir="0" index="11" bw="32" slack="0"/>
<pin id="188" dir="0" index="12" bw="2" slack="0"/>
<pin id="189" dir="0" index="13" bw="1" slack="1"/>
<pin id="190" dir="0" index="14" bw="32" slack="0"/>
<pin id="191" dir="0" index="15" bw="64" slack="1"/>
<pin id="192" dir="0" index="16" bw="32" slack="3"/>
<pin id="193" dir="0" index="17" bw="32" slack="3"/>
<pin id="194" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln56/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="f_state_fetch_pc_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="f_state_fetch_pc/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="h_running_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="h_running/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="has_exited_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="has_exited/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="h_running_2_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="h_running_2/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="has_exited_6_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="has_exited_6/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="f_state_fetch_pc_12_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="f_state_fetch_pc_12/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="reg_file_131_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="reg_file_131/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_i_i24_i_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="18" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_i_i24_i/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_i_i24_i_cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="18" slack="0"/>
<pin id="245" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_i_i24_i_cast/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="reg_file_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="18" slack="0"/>
<pin id="249" dir="0" index="1" bw="19" slack="0"/>
<pin id="250" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="reg_file/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="p_cast_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="62" slack="0"/>
<pin id="255" dir="0" index="1" bw="64" slack="0"/>
<pin id="256" dir="0" index="2" bw="3" slack="0"/>
<pin id="257" dir="0" index="3" bw="7" slack="0"/>
<pin id="258" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="shl_i_i_i_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="2" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="1"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_i_i_i/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="nbi_1_loc_load_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="5"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nbi_1_loc_load/6 "/>
</bind>
</comp>

<comp id="275" class="1004" name="nbc_1_loc_load_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="5"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nbc_1_loc_load/6 "/>
</bind>
</comp>

<comp id="279" class="1005" name="nbc_1_loc_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="3"/>
<pin id="281" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="nbc_1_loc "/>
</bind>
</comp>

<comp id="285" class="1005" name="nbi_1_loc_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="3"/>
<pin id="287" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="nbi_1_loc "/>
</bind>
</comp>

<comp id="291" class="1005" name="start_pc_addr_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="start_pc_addr "/>
</bind>
</comp>

<comp id="296" class="1005" name="f_state_fetch_pc_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="15" slack="2"/>
<pin id="298" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="f_state_fetch_pc "/>
</bind>
</comp>

<comp id="301" class="1005" name="start_pc_addr_1_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="start_pc_addr_1 "/>
</bind>
</comp>

<comp id="306" class="1005" name="data_ram_read_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="1"/>
<pin id="308" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="data_ram_read "/>
</bind>
</comp>

<comp id="311" class="1005" name="h_running_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="h_running "/>
</bind>
</comp>

<comp id="316" class="1005" name="has_exited_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="has_exited "/>
</bind>
</comp>

<comp id="321" class="1005" name="h_running_2_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="h_running_2 "/>
</bind>
</comp>

<comp id="326" class="1005" name="has_exited_6_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="has_exited_6 "/>
</bind>
</comp>

<comp id="331" class="1005" name="f_state_fetch_pc_12_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="15" slack="1"/>
<pin id="333" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="f_state_fetch_pc_12 "/>
</bind>
</comp>

<comp id="336" class="1005" name="reg_file_131_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="1"/>
<pin id="338" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_131 "/>
</bind>
</comp>

<comp id="343" class="1005" name="reg_file_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="19" slack="1"/>
<pin id="345" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="reg_file "/>
</bind>
</comp>

<comp id="348" class="1005" name="p_cast_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="62" slack="1"/>
<pin id="350" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="353" class="1005" name="shl_i_i_i_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="2" slack="1"/>
<pin id="355" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="shl_i_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="18" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="110" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="110" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="20" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="20" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="152" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="174"><net_src comp="166" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="195"><net_src comp="48" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="196"><net_src comp="0" pin="0"/><net_sink comp="175" pin=9"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="175" pin=11"/></net>

<net id="198"><net_src comp="10" pin="0"/><net_sink comp="175" pin=14"/></net>

<net id="202"><net_src comp="160" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="126" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="26" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="28" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="126" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="30" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="225"><net_src comp="213" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="26" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="160" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="132" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="32" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="34" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="235" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="36" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="38" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="120" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="40" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="262"><net_src comp="42" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="268"><net_src comp="44" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="46" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="270"><net_src comp="263" pin="3"/><net_sink comp="175" pin=12"/></net>

<net id="274"><net_src comp="271" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="278"><net_src comp="275" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="282"><net_src comp="112" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="175" pin=17"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="288"><net_src comp="116" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="175" pin=16"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="294"><net_src comp="152" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="299"><net_src comp="199" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="175" pin=4"/></net>

<net id="304"><net_src comp="166" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="309"><net_src comp="120" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="175" pin=15"/></net>

<net id="314"><net_src comp="203" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="175" pin=6"/></net>

<net id="319"><net_src comp="207" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="324"><net_src comp="213" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="175" pin=5"/></net>

<net id="329"><net_src comp="221" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="334"><net_src comp="227" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="175" pin=3"/></net>

<net id="339"><net_src comp="231" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="175" pin=7"/></net>

<net id="342"><net_src comp="336" pin="1"/><net_sink comp="175" pin=13"/></net>

<net id="346"><net_src comp="247" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="175" pin=8"/></net>

<net id="351"><net_src comp="253" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="175" pin=10"/></net>

<net id="356"><net_src comp="263" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="175" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {4 5 }
	Port: ip_data_ram | {4 5 }
	Port: nb_instruction | {6 }
	Port: nb_cycle | {6 }
 - Input state : 
	Port: multihart_ip : gmem | {4 5 }
	Port: multihart_ip : ip_num | {3 }
	Port: multihart_ip : running_hart_set | {3 }
	Port: multihart_ip : start_pc | {1 2 3 }
	Port: multihart_ip : ip_code_ram | {4 5 }
	Port: multihart_ip : ip_data_ram | {4 5 }
	Port: multihart_ip : data_ram | {3 }
  - Chain level:
	State 1
		start_pc_load : 1
	State 2
		f_state_fetch_pc : 1
		start_pc_load_1 : 1
	State 3
		has_exited : 1
		has_exited_6 : 1
		f_state_fetch_pc_12 : 1
		add_i_i24_i : 1
		add_i_i24_i_cast : 2
		reg_file : 3
	State 4
		call_ln56 : 1
	State 5
	State 6
		write_ln247 : 1
		write_ln248 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|
|   call   | grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175 | 29.4191 |   4825  |   7847  |
|----------|---------------------------------------------------|---------|---------|---------|
|    add   |                  reg_file_fu_247                  |    0    |    0    |    26   |
|----------|---------------------------------------------------|---------|---------|---------|
|    xor   |                 has_exited_fu_207                 |    0    |    0    |    2    |
|          |                has_exited_6_fu_221                |    0    |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |             data_ram_read_read_fu_120             |    0    |    0    |    0    |
|   read   |         running_hart_set_read_read_fu_126         |    0    |    0    |    0    |
|          |              ip_num_read_read_fu_132              |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   write  |              write_ln247_write_fu_138             |    0    |    0    |    0    |
|          |              write_ln248_write_fu_145             |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |              f_state_fetch_pc_fu_199              |    0    |    0    |    0    |
|   trunc  |                  h_running_fu_203                 |    0    |    0    |    0    |
|          |             f_state_fetch_pc_12_fu_227            |    0    |    0    |    0    |
|          |                reg_file_131_fu_231                |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
| bitselect|                 h_running_2_fu_213                |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|bitconcatenate|                 add_i_i24_i_fu_235                |    0    |    0    |    0    |
|          |                  shl_i_i_i_fu_263                 |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   zext   |              add_i_i24_i_cast_fu_243              |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|partselect|                   p_cast_fu_253                   |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   Total  |                                                   | 29.4191 |   4825  |   7877  |
|----------|---------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   data_ram_read_reg_306   |   64   |
|f_state_fetch_pc_12_reg_331|   15   |
|  f_state_fetch_pc_reg_296 |   15   |
|    h_running_2_reg_321    |    1   |
|     h_running_reg_311     |    1   |
|    has_exited_6_reg_326   |    1   |
|     has_exited_reg_316    |    1   |
|     nbc_1_loc_reg_279     |   32   |
|     nbi_1_loc_reg_285     |   32   |
|       p_cast_reg_348      |   62   |
|    reg_file_131_reg_336   |    1   |
|      reg_file_reg_343     |   19   |
|     shl_i_i_i_reg_353     |    2   |
|  start_pc_addr_1_reg_301  |    1   |
|   start_pc_addr_reg_291   |    1   |
+---------------------------+--------+
|           Total           |   248  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                 grp_access_fu_160                 |  p0  |   4  |   1  |    4   ||    0    ||    20   |
| grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175 |  p12 |   2  |   2  |    4   ||    0    ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                       Total                       |      |      |      |    8   ||  3.4146 ||    0    ||    29   |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   29   |  4825  |  7877  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   29   |
|  Register |    -   |   248  |    -   |
+-----------+--------+--------+--------+
|   Total   |   32   |  5073  |  7906  |
+-----------+--------+--------+--------+
