`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2019/04/09 15:22:18
// Design Name: 
// Module Name: pc_reg
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////
`include "defines.v"

 module pc_reg(
    input wire rst,
    input wire clk,  
    input wire[5:0] stall, 
    input wire[`InstAddrBus] pc_branch, 
	input wire branch_flag,
    output reg[`InstAddrBus] pc,
    output reg ce
    );
        // æŒ‡ä»¤å­˜å‚¨å™¨ç¦ç”¨çš„æ—¶å?? PCå€¼éœ€è¦å½’é›?
	always @ (posedge clk) begin
        if (ce == `ChipDisable) begin
			pc <= `ZeroWord;

		end else if (stall[0] == `NoStop) begin
		    if (branch_flag == `BranchValid ) begin
		           pc <= pc_branch;
		    end else begin
	 		       pc <= pc + 8'b1;
		    end
		end
	end
	
    // å¤ä½çš„æ—¶å€™éœ€è¦ç¦ç”¨æŒ‡ä»¤å­˜å‚¨å™¨
	always @ (posedge clk) begin
		if (rst == `RstEnable) begin
            ce <= `ChipDisable;
        end 
        else begin
            ce<= `ChipEnable;
        end
	end
endmodule
