Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Mar 12 23:59:32 2019
| Host         : wings running 64-bit Manjaro Linux
| Command      : report_control_sets -verbose -file TopLayer_control_sets_placed.rpt
| Design       : TopLayer
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    61 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      8 |            2 |
|    16+ |           58 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              90 |           62 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             156 |           54 |
| Yes          | No                    | No                     |            1023 |          503 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             555 |          207 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------+----------------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal         |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+-------------------------------+----------------------------+------------------+----------------+
|  clk_BUFG      |                               |                            |                1 |              1 |
|  CLK_IBUF_BUFG |                               |                            |                8 |              8 |
|  clk_dis_BUFG  | _dis2/an[7]_i_1_n_1           |                            |                1 |              8 |
|  clk_BUFG      | _ID_EX/uncon0                 | _counter/rst               |                4 |             16 |
|  clk_BUFG      | _ID_EX/bat                    | _counter/rst               |                4 |             16 |
|  clk_BUFG      | _IF_ID/stall                  | _counter/rst               |                4 |             16 |
|  clk_BUFG      | _alu/branch                   | _counter/rst               |                4 |             16 |
|  clk_BUFG      | _mem_wb/total0                | _counter/rst               |                4 |             16 |
|  clk_BUFG      | _mem_wb/halt3_5               |                            |               15 |             23 |
|  CLK_IBUF_BUFG |                               | _swifreq/divider1/clk_N_0  |                8 |             31 |
|  CLK_IBUF_BUFG |                               | divider_dis/clk_N          |                8 |             31 |
|  CLK_IBUF_BUFG |                               | _swifreq/divider3/clk_N_0  |                8 |             31 |
|  CLK_IBUF_BUFG |                               | _swifreq/divider2/clk_N    |                8 |             31 |
| ~clk_BUFG      | _mem_wb/rw_out_reg[1]_1[0]    |                            |               14 |             32 |
| ~clk_BUFG      | _mem_wb/rw_out_reg[2]_3[0]    |                            |               13 |             32 |
| ~clk_BUFG      | _mem_wb/rw_out_reg[2]_2[0]    |                            |               13 |             32 |
| ~clk_BUFG      | _mem_wb/rw_out_reg[2]_1[0]    |                            |               16 |             32 |
| ~clk_BUFG      | _mem_wb/rw_out_reg[2]_4[0]    |                            |               16 |             32 |
| ~clk_BUFG      | _mem_wb/rw_out_reg[2]_0[0]    |                            |               16 |             32 |
| ~clk_BUFG      | _mem_wb/rw_out_reg[1]_6[0]    |                            |               16 |             32 |
| ~clk_BUFG      | _mem_wb/rw_out_reg[1]_5[0]    |                            |               17 |             32 |
| ~clk_BUFG      | _mem_wb/rw_out_reg[1]_4[0]    |                            |               17 |             32 |
| ~clk_BUFG      | _mem_wb/rw_out_reg[1]_3[0]    |                            |                9 |             32 |
| ~clk_BUFG      | _mem_wb/rw_out_reg[1]_2[0]    |                            |               16 |             32 |
|  n_0_2708_BUFG |                               |                            |               21 |             32 |
| ~clk_BUFG      | _mem_wb/rw_out_reg[2]_5[0]    |                            |               15 |             32 |
| ~clk_BUFG      | _mem_wb/rw_out_reg[2]_6[0]    |                            |                9 |             32 |
| ~clk_BUFG      | _mem_wb/rw_out_reg[3]_0[0]    |                            |               19 |             32 |
| ~clk_BUFG      | _mem_wb/rw_out_reg[3]_1[0]    |                            |               17 |             32 |
| ~clk_BUFG      | _mem_wb/rw_out_reg[3]_2[0]    |                            |               19 |             32 |
| ~clk_BUFG      | _mem_wb/rw_out_reg[3]_3[0]    |                            |               22 |             32 |
| ~clk_BUFG      | _mem_wb/rw_out_reg[3]_4[0]    |                            |               13 |             32 |
| ~clk_BUFG      | _mem_wb/rw_out_reg[3]_5[0]    |                            |               15 |             32 |
| ~clk_BUFG      | _mem_wb/rw_out_reg[3]_6[0]    |                            |               27 |             32 |
| ~clk_BUFG      | _mem_wb/rw_out_reg[4]_17[0]   |                            |               10 |             32 |
| ~clk_BUFG      | _mem_wb/rw_out_reg[4]_18[0]   |                            |               14 |             32 |
| ~clk_BUFG      | _mem_wb/rw_out_reg[0]_6[0]    |                            |               10 |             32 |
|  clk_BUFG      | _ID_EX/E[0]                   | _counter/rst               |               15 |             32 |
| ~clk_BUFG      | _mem_wb/rw_out_reg[1]_0[0]    |                            |               16 |             32 |
|  clk_BUFG      | _mem_wb/ctrl_out_reg[21]_0[0] | _counter/rst               |               15 |             32 |
| ~clk_BUFG      |                               | _mem_wb/ctrl_out_reg[8]_1  |               22 |             32 |
| ~clk_BUFG      | _mem_wb/E[0]                  |                            |               15 |             32 |
| ~clk_BUFG      | _mem_wb/rw_out_reg[0]_0[0]    |                            |               11 |             32 |
| ~clk_BUFG      | _mem_wb/rw_out_reg[0]_1[0]    |                            |               14 |             32 |
| ~clk_BUFG      | _mem_wb/rw_out_reg[0]_2[0]    |                            |               17 |             32 |
| ~clk_BUFG      | _mem_wb/rw_out_reg[0]_3[0]    |                            |               26 |             32 |
| ~clk_BUFG      | _mem_wb/rw_out_reg[0]_4[0]    |                            |               14 |             32 |
| ~clk_BUFG      | _mem_wb/rw_out_reg[0]_5[0]    |                            |               21 |             32 |
|  clk_dis_BUFG  |                               |                            |               32 |             49 |
|  clk_BUFG      | _mem_wb/ctrl_out_reg[21]_0[0] | _ID_EX/SR[0]               |               39 |             63 |
|  clk_BUFG      | _ex_mem/reg2_out_reg[10]_1    |                            |               16 |             64 |
|  clk_BUFG      | _ex_mem/reg2_out_reg[10]_0    |                            |               16 |             64 |
|  clk_BUFG      | _ex_mem/reg2_out_reg[11]_0    |                            |               16 |             64 |
|  clk_BUFG      | _ex_mem/reg2_out_reg[11]_1    |                            |               16 |             64 |
|  clk_BUFG      | _ex_mem/reg2_out_reg[11]_2    |                            |               16 |             64 |
|  clk_BUFG      | _ex_mem/reg2_out_reg[11]_3    |                            |               16 |             64 |
|  clk_BUFG      | _ex_mem/reg2_out_reg[9]_0     |                            |               16 |             64 |
|  clk_BUFG      | _ex_mem/reg2_out_reg[9]_1     |                            |               16 |             64 |
|  clk_BUFG      | _ex_mem/reg2_out_reg[9]_2     |                            |               16 |             64 |
|  clk_BUFG      | _mem_wb/halt3_5               | _ID_EX/pc4_out[31]_i_1_n_1 |               67 |            168 |
|  clk_BUFG      | _mem_wb/halt3_5               | _mem_wb/ctrl_out_reg[21]_1 |               51 |            180 |
+----------------+-------------------------------+----------------------------+------------------+----------------+


