# 1 "../bouffalo_drivers/lhal/include/hardware/platform_dma_reg.h"
# 1 "<built-in>" 1
# 1 "<built-in>" 3
#define __llvm__ 1
#define __clang__ 1
#define __clang_major__ 16
#define __clang_minor__ 0
#define __clang_patchlevel__ 6
#define __clang_version__ "16.0.6 (https://github.com/ziglang/zig-bootstrap 1dda86241204c4649f668d46b6a37feed707c7b4)"
#define __GNUC__ 4
#define __GNUC_MINOR__ 2
#define __GNUC_PATCHLEVEL__ 1
#define __GXX_ABI_VERSION 1002
#define __ATOMIC_RELAXED 0
#define __ATOMIC_CONSUME 1
#define __ATOMIC_ACQUIRE 2
#define __ATOMIC_RELEASE 3
#define __ATOMIC_ACQ_REL 4
#define __ATOMIC_SEQ_CST 5
#define __OPENCL_MEMORY_SCOPE_WORK_ITEM 0
#define __OPENCL_MEMORY_SCOPE_WORK_GROUP 1
#define __OPENCL_MEMORY_SCOPE_DEVICE 2
#define __OPENCL_MEMORY_SCOPE_ALL_SVM_DEVICES 3
#define __OPENCL_MEMORY_SCOPE_SUB_GROUP 4
#define __PRAGMA_REDEFINE_EXTNAME 1
#define __VERSION__ "Clang 16.0.6 (https://github.com/ziglang/zig-bootstrap 1dda86241204c4649f668d46b6a37feed707c7b4)"
#define __OBJC_BOOL_IS_BOOL 0
#define __CONSTANT_CFSTRINGS__ 1
#define __SEH__ 1
#define __clang_literal_encoding__ "UTF-8"
#define __clang_wide_literal_encoding__ "UTF-16"
#define __ORDER_LITTLE_ENDIAN__ 1234
#define __ORDER_BIG_ENDIAN__ 4321
#define __ORDER_PDP_ENDIAN__ 3412
#define __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __LITTLE_ENDIAN__ 1
#define __CHAR_BIT__ 8
#define __BOOL_WIDTH__ 8
#define __SHRT_WIDTH__ 16
#define __INT_WIDTH__ 32
#define __LONG_WIDTH__ 32
#define __LLONG_WIDTH__ 64
#define __BITINT_MAXWIDTH__ 8388608
#define __SCHAR_MAX__ 127
#define __SHRT_MAX__ 32767
#define __INT_MAX__ 2147483647
#define __LONG_MAX__ 2147483647L
#define __LONG_LONG_MAX__ 9223372036854775807LL
#define __WCHAR_MAX__ 65535
#define __WCHAR_WIDTH__ 16
#define __WINT_MAX__ 65535
#define __WINT_WIDTH__ 16
#define __INTMAX_MAX__ 9223372036854775807LL
#define __INTMAX_WIDTH__ 64
#define __SIZE_MAX__ 18446744073709551615ULL
#define __SIZE_WIDTH__ 64
#define __UINTMAX_MAX__ 18446744073709551615ULL
#define __UINTMAX_WIDTH__ 64
#define __PTRDIFF_MAX__ 9223372036854775807LL
#define __PTRDIFF_WIDTH__ 64
#define __INTPTR_MAX__ 9223372036854775807LL
#define __INTPTR_WIDTH__ 64
#define __UINTPTR_MAX__ 18446744073709551615ULL
#define __UINTPTR_WIDTH__ 64
#define __SIZEOF_DOUBLE__ 8
#define __SIZEOF_FLOAT__ 4
#define __SIZEOF_INT__ 4
#define __SIZEOF_LONG__ 4
#define __SIZEOF_LONG_DOUBLE__ 16
#define __SIZEOF_LONG_LONG__ 8
#define __SIZEOF_POINTER__ 8
#define __SIZEOF_SHORT__ 2
#define __SIZEOF_PTRDIFF_T__ 8
#define __SIZEOF_SIZE_T__ 8
#define __SIZEOF_WCHAR_T__ 2
#define __SIZEOF_WINT_T__ 2
#define __SIZEOF_INT128__ 16
#define __INTMAX_TYPE__ long long int
#define __INTMAX_FMTd__ "lld"
#define __INTMAX_FMTi__ "lli"
#define __INTMAX_C_SUFFIX__ LL
#define __UINTMAX_TYPE__ long long unsigned int
#define __UINTMAX_FMTo__ "llo"
#define __UINTMAX_FMTu__ "llu"
#define __UINTMAX_FMTx__ "llx"
#define __UINTMAX_FMTX__ "llX"
#define __UINTMAX_C_SUFFIX__ ULL
#define __PTRDIFF_TYPE__ long long int
#define __PTRDIFF_FMTd__ "lld"
#define __PTRDIFF_FMTi__ "lli"
#define __INTPTR_TYPE__ long long int
#define __INTPTR_FMTd__ "lld"
#define __INTPTR_FMTi__ "lli"
#define __SIZE_TYPE__ long long unsigned int
#define __SIZE_FMTo__ "llo"
#define __SIZE_FMTu__ "llu"
#define __SIZE_FMTx__ "llx"
#define __SIZE_FMTX__ "llX"
#define __WCHAR_TYPE__ unsigned short
#define __WINT_TYPE__ unsigned short
#define __SIG_ATOMIC_MAX__ 2147483647
#define __SIG_ATOMIC_WIDTH__ 32
#define __CHAR16_TYPE__ unsigned short
#define __CHAR32_TYPE__ unsigned int
#define __UINTPTR_TYPE__ long long unsigned int
#define __UINTPTR_FMTo__ "llo"
#define __UINTPTR_FMTu__ "llu"
#define __UINTPTR_FMTx__ "llx"
#define __UINTPTR_FMTX__ "llX"
#define __FLT16_DENORM_MIN__ 5.9604644775390625e-8F16
#define __FLT16_HAS_DENORM__ 1
#define __FLT16_DIG__ 3
#define __FLT16_DECIMAL_DIG__ 5
#define __FLT16_EPSILON__ 9.765625e-4F16
#define __FLT16_HAS_INFINITY__ 1
#define __FLT16_HAS_QUIET_NAN__ 1
#define __FLT16_MANT_DIG__ 11
#define __FLT16_MAX_10_EXP__ 4
#define __FLT16_MAX_EXP__ 16
#define __FLT16_MAX__ 6.5504e+4F16
#define __FLT16_MIN_10_EXP__ (-4)
#define __FLT16_MIN_EXP__ (-13)
#define __FLT16_MIN__ 6.103515625e-5F16
#define __FLT_DENORM_MIN__ 1.40129846e-45F
#define __FLT_HAS_DENORM__ 1
#define __FLT_DIG__ 6
#define __FLT_DECIMAL_DIG__ 9
#define __FLT_EPSILON__ 1.19209290e-7F
#define __FLT_HAS_INFINITY__ 1
#define __FLT_HAS_QUIET_NAN__ 1
#define __FLT_MANT_DIG__ 24
#define __FLT_MAX_10_EXP__ 38
#define __FLT_MAX_EXP__ 128
#define __FLT_MAX__ 3.40282347e+38F
#define __FLT_MIN_10_EXP__ (-37)
#define __FLT_MIN_EXP__ (-125)
#define __FLT_MIN__ 1.17549435e-38F
#define __DBL_DENORM_MIN__ 4.9406564584124654e-324
#define __DBL_HAS_DENORM__ 1
#define __DBL_DIG__ 15
#define __DBL_DECIMAL_DIG__ 17
#define __DBL_EPSILON__ 2.2204460492503131e-16
#define __DBL_HAS_INFINITY__ 1
#define __DBL_HAS_QUIET_NAN__ 1
#define __DBL_MANT_DIG__ 53
#define __DBL_MAX_10_EXP__ 308
#define __DBL_MAX_EXP__ 1024
#define __DBL_MAX__ 1.7976931348623157e+308
#define __DBL_MIN_10_EXP__ (-307)
#define __DBL_MIN_EXP__ (-1021)
#define __DBL_MIN__ 2.2250738585072014e-308
#define __LDBL_DENORM_MIN__ 3.64519953188247460253e-4951L
#define __LDBL_HAS_DENORM__ 1
#define __LDBL_DIG__ 18
#define __LDBL_DECIMAL_DIG__ 21
#define __LDBL_EPSILON__ 1.08420217248550443401e-19L
#define __LDBL_HAS_INFINITY__ 1
#define __LDBL_HAS_QUIET_NAN__ 1
#define __LDBL_MANT_DIG__ 64
#define __LDBL_MAX_10_EXP__ 4932
#define __LDBL_MAX_EXP__ 16384
#define __LDBL_MAX__ 1.18973149535723176502e+4932L
#define __LDBL_MIN_10_EXP__ (-4931)
#define __LDBL_MIN_EXP__ (-16381)
#define __LDBL_MIN__ 3.36210314311209350626e-4932L
#define __POINTER_WIDTH__ 64
#define __BIGGEST_ALIGNMENT__ 16
#define __WCHAR_UNSIGNED__ 1
#define __WINT_UNSIGNED__ 1
#define __INT8_TYPE__ signed char
#define __INT8_FMTd__ "hhd"
#define __INT8_FMTi__ "hhi"
#define __INT8_C_SUFFIX__ 
#define __INT16_TYPE__ short
#define __INT16_FMTd__ "hd"
#define __INT16_FMTi__ "hi"
#define __INT16_C_SUFFIX__ 
#define __INT32_TYPE__ int
#define __INT32_FMTd__ "d"
#define __INT32_FMTi__ "i"
#define __INT32_C_SUFFIX__ 
#define __INT64_TYPE__ long long int
#define __INT64_FMTd__ "lld"
#define __INT64_FMTi__ "lli"
#define __INT64_C_SUFFIX__ LL
#define __UINT8_TYPE__ unsigned char
#define __UINT8_FMTo__ "hho"
#define __UINT8_FMTu__ "hhu"
#define __UINT8_FMTx__ "hhx"
#define __UINT8_FMTX__ "hhX"
#define __UINT8_C_SUFFIX__ 
#define __UINT8_MAX__ 255
#define __INT8_MAX__ 127
#define __UINT16_TYPE__ unsigned short
#define __UINT16_FMTo__ "ho"
#define __UINT16_FMTu__ "hu"
#define __UINT16_FMTx__ "hx"
#define __UINT16_FMTX__ "hX"
#define __UINT16_C_SUFFIX__ 
#define __UINT16_MAX__ 65535
#define __INT16_MAX__ 32767
#define __UINT32_TYPE__ unsigned int
#define __UINT32_FMTo__ "o"
#define __UINT32_FMTu__ "u"
#define __UINT32_FMTx__ "x"
#define __UINT32_FMTX__ "X"
#define __UINT32_C_SUFFIX__ U
#define __UINT32_MAX__ 4294967295U
#define __INT32_MAX__ 2147483647
#define __UINT64_TYPE__ long long unsigned int
#define __UINT64_FMTo__ "llo"
#define __UINT64_FMTu__ "llu"
#define __UINT64_FMTx__ "llx"
#define __UINT64_FMTX__ "llX"
#define __UINT64_C_SUFFIX__ ULL
#define __UINT64_MAX__ 18446744073709551615ULL
#define __INT64_MAX__ 9223372036854775807LL
#define __INT_LEAST8_TYPE__ signed char
#define __INT_LEAST8_MAX__ 127
#define __INT_LEAST8_WIDTH__ 8
#define __INT_LEAST8_FMTd__ "hhd"
#define __INT_LEAST8_FMTi__ "hhi"
#define __UINT_LEAST8_TYPE__ unsigned char
#define __UINT_LEAST8_MAX__ 255
#define __UINT_LEAST8_FMTo__ "hho"
#define __UINT_LEAST8_FMTu__ "hhu"
#define __UINT_LEAST8_FMTx__ "hhx"
#define __UINT_LEAST8_FMTX__ "hhX"
#define __INT_LEAST16_TYPE__ short
#define __INT_LEAST16_MAX__ 32767
#define __INT_LEAST16_WIDTH__ 16
#define __INT_LEAST16_FMTd__ "hd"
#define __INT_LEAST16_FMTi__ "hi"
#define __UINT_LEAST16_TYPE__ unsigned short
#define __UINT_LEAST16_MAX__ 65535
#define __UINT_LEAST16_FMTo__ "ho"
#define __UINT_LEAST16_FMTu__ "hu"
#define __UINT_LEAST16_FMTx__ "hx"
#define __UINT_LEAST16_FMTX__ "hX"
#define __INT_LEAST32_TYPE__ int
#define __INT_LEAST32_MAX__ 2147483647
#define __INT_LEAST32_WIDTH__ 32
#define __INT_LEAST32_FMTd__ "d"
#define __INT_LEAST32_FMTi__ "i"
#define __UINT_LEAST32_TYPE__ unsigned int
#define __UINT_LEAST32_MAX__ 4294967295U
#define __UINT_LEAST32_FMTo__ "o"
#define __UINT_LEAST32_FMTu__ "u"
#define __UINT_LEAST32_FMTx__ "x"
#define __UINT_LEAST32_FMTX__ "X"
#define __INT_LEAST64_TYPE__ long long int
#define __INT_LEAST64_MAX__ 9223372036854775807LL
#define __INT_LEAST64_WIDTH__ 64
#define __INT_LEAST64_FMTd__ "lld"
#define __INT_LEAST64_FMTi__ "lli"
#define __UINT_LEAST64_TYPE__ long long unsigned int
#define __UINT_LEAST64_MAX__ 18446744073709551615ULL
#define __UINT_LEAST64_FMTo__ "llo"
#define __UINT_LEAST64_FMTu__ "llu"
#define __UINT_LEAST64_FMTx__ "llx"
#define __UINT_LEAST64_FMTX__ "llX"
#define __INT_FAST8_TYPE__ signed char
#define __INT_FAST8_MAX__ 127
#define __INT_FAST8_WIDTH__ 8
#define __INT_FAST8_FMTd__ "hhd"
#define __INT_FAST8_FMTi__ "hhi"
#define __UINT_FAST8_TYPE__ unsigned char
#define __UINT_FAST8_MAX__ 255
#define __UINT_FAST8_FMTo__ "hho"
#define __UINT_FAST8_FMTu__ "hhu"
#define __UINT_FAST8_FMTx__ "hhx"
#define __UINT_FAST8_FMTX__ "hhX"
#define __INT_FAST16_TYPE__ short
#define __INT_FAST16_MAX__ 32767
#define __INT_FAST16_WIDTH__ 16
#define __INT_FAST16_FMTd__ "hd"
#define __INT_FAST16_FMTi__ "hi"
#define __UINT_FAST16_TYPE__ unsigned short
#define __UINT_FAST16_MAX__ 65535
#define __UINT_FAST16_FMTo__ "ho"
#define __UINT_FAST16_FMTu__ "hu"
#define __UINT_FAST16_FMTx__ "hx"
#define __UINT_FAST16_FMTX__ "hX"
#define __INT_FAST32_TYPE__ int
#define __INT_FAST32_MAX__ 2147483647
#define __INT_FAST32_WIDTH__ 32
#define __INT_FAST32_FMTd__ "d"
#define __INT_FAST32_FMTi__ "i"
#define __UINT_FAST32_TYPE__ unsigned int
#define __UINT_FAST32_MAX__ 4294967295U
#define __UINT_FAST32_FMTo__ "o"
#define __UINT_FAST32_FMTu__ "u"
#define __UINT_FAST32_FMTx__ "x"
#define __UINT_FAST32_FMTX__ "X"
#define __INT_FAST64_TYPE__ long long int
#define __INT_FAST64_MAX__ 9223372036854775807LL
#define __INT_FAST64_WIDTH__ 64
#define __INT_FAST64_FMTd__ "lld"
#define __INT_FAST64_FMTi__ "lli"
#define __UINT_FAST64_TYPE__ long long unsigned int
#define __UINT_FAST64_MAX__ 18446744073709551615ULL
#define __UINT_FAST64_FMTo__ "llo"
#define __UINT_FAST64_FMTu__ "llu"
#define __UINT_FAST64_FMTx__ "llx"
#define __UINT_FAST64_FMTX__ "llX"
#define __USER_LABEL_PREFIX__ 
#define __FINITE_MATH_ONLY__ 0
#define __GNUC_STDC_INLINE__ 1
#define __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1
#define __CLANG_ATOMIC_BOOL_LOCK_FREE 2
#define __CLANG_ATOMIC_CHAR_LOCK_FREE 2
#define __CLANG_ATOMIC_CHAR16_T_LOCK_FREE 2
#define __CLANG_ATOMIC_CHAR32_T_LOCK_FREE 2
#define __CLANG_ATOMIC_WCHAR_T_LOCK_FREE 2
#define __CLANG_ATOMIC_SHORT_LOCK_FREE 2
#define __CLANG_ATOMIC_INT_LOCK_FREE 2
#define __CLANG_ATOMIC_LONG_LOCK_FREE 2
#define __CLANG_ATOMIC_LLONG_LOCK_FREE 2
#define __CLANG_ATOMIC_POINTER_LOCK_FREE 2
#define __GCC_ATOMIC_BOOL_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR16_T_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR32_T_LOCK_FREE 2
#define __GCC_ATOMIC_WCHAR_T_LOCK_FREE 2
#define __GCC_ATOMIC_SHORT_LOCK_FREE 2
#define __GCC_ATOMIC_INT_LOCK_FREE 2
#define __GCC_ATOMIC_LONG_LOCK_FREE 2
#define __GCC_ATOMIC_LLONG_LOCK_FREE 2
#define __GCC_ATOMIC_POINTER_LOCK_FREE 2
#define __NO_INLINE__ 1
#define __PIC__ 2
#define __pic__ 2
#define __FLT_RADIX__ 2
#define __DECIMAL_DIG__ __LDBL_DECIMAL_DIG__
#define __SSP_STRONG__ 2
#define __GCC_ASM_FLAG_OUTPUTS__ 1
#define __code_model_small__ 1
#define __amd64__ 1
#define __amd64 1
#define __x86_64 1
#define __x86_64__ 1
#define __SEG_GS 1
#define __SEG_FS 1
#define __seg_gs __attribute__((address_space(256)))
#define __seg_fs __attribute__((address_space(257)))
#define __znver3 1
#define __znver3__ 1
#define __tune_znver3__ 1
#define __REGISTER_PREFIX__ 
#define __NO_MATH_INLINES 1
#define __AES__ 1
#define __VAES__ 1
#define __PCLMUL__ 1
#define __VPCLMULQDQ__ 1
#define __LAHF_SAHF__ 1
#define __LZCNT__ 1
#define __RDRND__ 1
#define __FSGSBASE__ 1
#define __BMI__ 1
#define __BMI2__ 1
#define __POPCNT__ 1
#define __PRFCHW__ 1
#define __RDSEED__ 1
#define __ADX__ 1
#define __MOVBE__ 1
#define __SSE4A__ 1
#define __FMA__ 1
#define __F16C__ 1
#define __SHA__ 1
#define __FXSR__ 1
#define __XSAVE__ 1
#define __XSAVEOPT__ 1
#define __XSAVEC__ 1
#define __XSAVES__ 1
#define __CLFLUSHOPT__ 1
#define __CLWB__ 1
#define __SHSTK__ 1
#define __CLZERO__ 1
#define __RDPID__ 1
#define __RDPRU__ 1
#define __CRC32__ 1
#define __AVX2__ 1
#define __AVX__ 1
#define __SSE4_2__ 1
#define __SSE4_1__ 1
#define __SSSE3__ 1
#define __SSE3__ 1
#define __SSE2__ 1
#define __SSE2_MATH__ 1
#define __SSE__ 1
#define __SSE_MATH__ 1
#define __MMX__ 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_1 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_2 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_4 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_8 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_16 1
#define __SIZEOF_FLOAT128__ 16
#define _WIN32 1
#define _WIN64 1
#define WIN32 1
#define __WIN32 1
#define __WIN32__ 1
#define WINNT 1
#define __WINNT 1
#define __WINNT__ 1
#define WIN64 1
#define __WIN64 1
#define __WIN64__ 1
#define __MINGW64__ 1
#define __MSVCRT__ 1
#define __MINGW32__ 1
#define __declspec(a) __attribute__((a))
#define _cdecl __attribute__((__cdecl__))
#define __cdecl __attribute__((__cdecl__))
#define _stdcall __attribute__((__stdcall__))
#define __stdcall __attribute__((__stdcall__))
#define _fastcall __attribute__((__fastcall__))
#define __fastcall __attribute__((__fastcall__))
#define _thiscall __attribute__((__thiscall__))
#define __thiscall __attribute__((__thiscall__))
#define _pascal __attribute__((__pascal__))
#define __pascal __attribute__((__pascal__))
#define __STDC__ 1
#define __STDC_HOSTED__ 1
#define __STDC_VERSION__ 201710L
#define __STDC_UTF_16__ 1
#define __STDC_UTF_32__ 1
# 1 "<command line>" 1
#define _DEBUG 1
#define BL808 1
#define ARCH_RISCV 1
#define CPU_M0 1
# 1 "<built-in>" 2
# 1 "../bouffalo_drivers/lhal/include/hardware/platform_dma_reg.h" 2
/**
  ******************************************************************************
  * @file    platform_dma_reg.h
  * @version V1.0
  * @date    2023-03-01
  * @brief   This file is the description of.IP register
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2020 Bouffalo Lab</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of Bouffalo Lab nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  */

#define __HARDWARE_PLATFORM_DMA_H__ 

/** @brief Number of registers in the REG_DMA peripheral.
 */
#define REG_DMA_COUNT 49

/** @brief Decoding mask of the REG_DMA peripheral registers from the CPU point of view.
 */
#define REG_DMA_DECODING_MASK 0x000000FF

/**
 * @name CH_LLI_ROOT register definitions
 *
 * @{
 */

/// Address of the CH_LLI_ROOT register
//#define DMA_CH_LLI_ROOT_ADDR   0x24A00000
/// Offset of the CH_LLI_ROOT register from the base address
#define DMA_CH_LLI_ROOT_OFFSET 0x00000000
/// Index of the CH_LLI_ROOT register
#define DMA_CH_LLI_ROOT_INDEX 0x00000000
/// Reset value of the CH_LLI_ROOT register
#define DMA_CH_LLI_ROOT_RESET 0x00000000
/// Number of elements of the CH_LLI_ROOT register array
#define DMA_CH_LLI_ROOT_COUNT 4

/// @}

/**
 * @name DMA_STATUS register definitions
 * <table>
 * <caption>DMA_STATUS bitfields</caption>
 * <tr><th>Bits <th>Field Name <th>HW Access <th>SW Access <th>Reset Value
 * <tr><td> 31    <td>     CH4_STOPPED <td> W <td> R <td> 0
 * <tr><td> 30    <td>  MID_STREAM_BSY <td> W <td> R <td> 0
 * <tr><td> 29    <td> DOWN_STREAM_BSY <td> W <td> R <td> 0
 * <tr><td> 28    <td>   UP_STREAM_BSY <td> W <td> R <td> 0
 * <tr><td> 27    <td>    ARB_Q4_VALID <td> W <td> R <td> 0
 * <tr><td> 26    <td>    ARB_Q3_VALID <td> W <td> R <td> 0
 * <tr><td> 25    <td>    ARB_Q2_VALID <td> W <td> R <td> 0
 * <tr><td> 24    <td>    ARB_Q1_VALID <td> W <td> R <td> 0
 * <tr><td> 23    <td>    ARB_Q0_VALID <td> W <td> R <td> 0
 * <tr><td> 22:20 <td>   REQUEST_STATE <td> W <td> R <td> 0x0
 * <tr><td> 19    <td>     CH3_STOPPED <td> W <td> R <td> 0
 * <tr><td> 18    <td>     CH2_STOPPED <td> W <td> R <td> 0
 * <tr><td> 17    <td>     CH1_STOPPED <td> W <td> R <td> 0
 * <tr><td> 16    <td>     CH0_STOPPED <td> W <td> R <td> 0
 * <tr><td> 15:00 <td>        OFT_FREE <td> W <td> R <td> 0x0
 * </table>
 *
 * @{
 */

/// Address of the DMA_STATUS register
//#define DMA_DMA_STATUS_ADDR   0x24A00010
/// Offset of the DMA_STATUS register from the base address
#define DMA_DMA_STATUS_OFFSET 0x00000010
/// Index of the DMA_STATUS register
#define DMA_DMA_STATUS_INDEX 0x00000004
/// Reset value of the DMA_STATUS register
#define DMA_DMA_STATUS_RESET 0x00000000

// field definitions
/// CH4_STOPPED field bit
#define DMA_CH4_STOPPED_BIT ((uint32_t)0x80000000)
/// CH4_STOPPED field position
#define DMA_CH4_STOPPED_POS 31
/// MID_STREAM_BSY field bit
#define DMA_MID_STREAM_BSY_BIT ((uint32_t)0x40000000)
/// MID_STREAM_BSY field position
#define DMA_MID_STREAM_BSY_POS 30
/// DOWN_STREAM_BSY field bit
#define DMA_DOWN_STREAM_BSY_BIT ((uint32_t)0x20000000)
/// DOWN_STREAM_BSY field position
#define DMA_DOWN_STREAM_BSY_POS 29
/// UP_STREAM_BSY field bit
#define DMA_UP_STREAM_BSY_BIT ((uint32_t)0x10000000)
/// UP_STREAM_BSY field position
#define DMA_UP_STREAM_BSY_POS 28
/// ARB_Q4_VALID field bit
#define DMA_ARB_Q4_VALID_BIT ((uint32_t)0x08000000)
/// ARB_Q4_VALID field position
#define DMA_ARB_Q4_VALID_POS 27
/// ARB_Q3_VALID field bit
#define DMA_ARB_Q3_VALID_BIT ((uint32_t)0x04000000)
/// ARB_Q3_VALID field position
#define DMA_ARB_Q3_VALID_POS 26
/// ARB_Q2_VALID field bit
#define DMA_ARB_Q2_VALID_BIT ((uint32_t)0x02000000)
/// ARB_Q2_VALID field position
#define DMA_ARB_Q2_VALID_POS 25
/// ARB_Q1_VALID field bit
#define DMA_ARB_Q1_VALID_BIT ((uint32_t)0x01000000)
/// ARB_Q1_VALID field position
#define DMA_ARB_Q1_VALID_POS 24
/// ARB_Q0_VALID field bit
#define DMA_ARB_Q0_VALID_BIT ((uint32_t)0x00800000)
/// ARB_Q0_VALID field position
#define DMA_ARB_Q0_VALID_POS 23
/// REQUEST_STATE field mask
#define DMA_REQUEST_STATE_MASK ((uint32_t)0x00700000)
/// REQUEST_STATE field LSB position
#define DMA_REQUEST_STATE_LSB 20
/// REQUEST_STATE field width
#define DMA_REQUEST_STATE_WIDTH ((uint32_t)0x00000003)
/// CH3_STOPPED field bit
#define DMA_CH3_STOPPED_BIT ((uint32_t)0x00080000)
/// CH3_STOPPED field position
#define DMA_CH3_STOPPED_POS 19
/// CH2_STOPPED field bit
#define DMA_CH2_STOPPED_BIT ((uint32_t)0x00040000)
/// CH2_STOPPED field position
#define DMA_CH2_STOPPED_POS 18
/// CH1_STOPPED field bit
#define DMA_CH1_STOPPED_BIT ((uint32_t)0x00020000)
/// CH1_STOPPED field position
#define DMA_CH1_STOPPED_POS 17
/// CH0_STOPPED field bit
#define DMA_CH0_STOPPED_BIT ((uint32_t)0x00010000)
/// CH0_STOPPED field position
#define DMA_CH0_STOPPED_POS 16
/// OFT_FREE field mask
#define DMA_OFT_FREE_MASK ((uint32_t)0x0000FFFF)
/// OFT_FREE field LSB position
#define DMA_OFT_FREE_LSB 0
/// OFT_FREE field width
#define DMA_OFT_FREE_WIDTH ((uint32_t)0x00000010)

/// CH4_STOPPED field reset value
#define DMA_CH4_STOPPED_RST 0x0
/// MID_STREAM_BSY field reset value
#define DMA_MID_STREAM_BSY_RST 0x0
/// DOWN_STREAM_BSY field reset value
#define DMA_DOWN_STREAM_BSY_RST 0x0
/// UP_STREAM_BSY field reset value
#define DMA_UP_STREAM_BSY_RST 0x0
/// ARB_Q4_VALID field reset value
#define DMA_ARB_Q4_VALID_RST 0x0
/// ARB_Q3_VALID field reset value
#define DMA_ARB_Q3_VALID_RST 0x0
/// ARB_Q2_VALID field reset value
#define DMA_ARB_Q2_VALID_RST 0x0
/// ARB_Q1_VALID field reset value
#define DMA_ARB_Q1_VALID_RST 0x0
/// ARB_Q0_VALID field reset value
#define DMA_ARB_Q0_VALID_RST 0x0
/// REQUEST_STATE field reset value
#define DMA_REQUEST_STATE_RST 0x0
/// CH3_STOPPED field reset value
#define DMA_CH3_STOPPED_RST 0x0
/// CH2_STOPPED field reset value
#define DMA_CH2_STOPPED_RST 0x0
/// CH1_STOPPED field reset value
#define DMA_CH1_STOPPED_RST 0x0
/// CH0_STOPPED field reset value
#define DMA_CH0_STOPPED_RST 0x0
/// OFT_FREE field reset value
#define DMA_OFT_FREE_RST 0x0

/// @}

/**
 * @name INT_RAWSTATUS register definitions
 * <table>
 * <caption>INT_RAWSTATUS bitfields</caption>
 * <tr><th>Bits <th>Field Name <th>HW Access <th>SW Access <th>Reset Value
 * <tr><td> 24    <td> CH4_EOT <td> W <td> R <td> 0
 * <tr><td> 23    <td> CH3_EOT <td> W <td> R <td> 0
 * <tr><td> 22    <td> CH2_EOT <td> W <td> R <td> 0
 * <tr><td> 21    <td> CH1_EOT <td> W <td> R <td> 0
 * <tr><td> 20    <td> CH0_EOT <td> W <td> R <td> 0
 * <tr><td> 16    <td>   ERROR <td> W <td> R <td> 0
 * <tr><td> 15:00 <td> LLI_IRQ <td> W <td> R <td> 0x0
 * </table>
 *
 * @{
 */

/// Address of the INT_RAWSTATUS register
//#define DMA_INT_RAWSTATUS_ADDR   0x24A00014
/// Offset of the INT_RAWSTATUS register from the base address
#define DMA_INT_RAWSTATUS_OFFSET 0x00000014
/// Index of the INT_RAWSTATUS register
#define DMA_INT_RAWSTATUS_INDEX 0x00000005
/// Reset value of the INT_RAWSTATUS register
#define DMA_INT_RAWSTATUS_RESET 0x00000000

// field definitions
/// CH4_EOT field bit
#define DMA_CH4_EOT_BIT ((uint32_t)0x01000000)
/// CH4_EOT field position
#define DMA_CH4_EOT_POS 24
/// CH3_EOT field bit
#define DMA_CH3_EOT_BIT ((uint32_t)0x00800000)
/// CH3_EOT field position
#define DMA_CH3_EOT_POS 23
/// CH2_EOT field bit
#define DMA_CH2_EOT_BIT ((uint32_t)0x00400000)
/// CH2_EOT field position
#define DMA_CH2_EOT_POS 22
/// CH1_EOT field bit
#define DMA_CH1_EOT_BIT ((uint32_t)0x00200000)
/// CH1_EOT field position
#define DMA_CH1_EOT_POS 21
/// CH0_EOT field bit
#define DMA_CH0_EOT_BIT ((uint32_t)0x00100000)
/// CH0_EOT field position
#define DMA_CH0_EOT_POS 20
/// ERROR field bit
#define DMA_ERROR_BIT ((uint32_t)0x00010000)
/// ERROR field position
#define DMA_ERROR_POS 16
/// LLI_IRQ field mask
#define DMA_LLI_IRQ_MASK ((uint32_t)0x0000FFFF)
/// LLI_IRQ field LSB position
#define DMA_LLI_IRQ_LSB 0
/// LLI_IRQ field width
#define DMA_LLI_IRQ_WIDTH ((uint32_t)0x00000010)

/// CH4_EOT field reset value
#define DMA_CH4_EOT_RST 0x0
/// CH3_EOT field reset value
#define DMA_CH3_EOT_RST 0x0
/// CH2_EOT field reset value
#define DMA_CH2_EOT_RST 0x0
/// CH1_EOT field reset value
#define DMA_CH1_EOT_RST 0x0
/// CH0_EOT field reset value
#define DMA_CH0_EOT_RST 0x0
/// ERROR field reset value
#define DMA_ERROR_RST 0x0
/// LLI_IRQ field reset value
#define DMA_LLI_IRQ_RST 0x0

/// @}

/**
 * @name INT_UNMASK_SET register definitions
 * <table>
 * <caption>INT_UNMASK_SET bitfields</caption>
 * <tr><th>Bits <th>Field Name <th>HW Access <th>SW Access <th>Reset Value
 * <tr><td> 24    <td> CH4_EOT <td> R/W <td> S <td> 0
 * <tr><td> 23    <td> CH3_EOT <td> R/W <td> S <td> 0
 * <tr><td> 22    <td> CH2_EOT <td> R/W <td> S <td> 0
 * <tr><td> 21    <td> CH1_EOT <td> R/W <td> S <td> 0
 * <tr><td> 20    <td> CH0_EOT <td> R/W <td> S <td> 0
 * <tr><td> 16    <td>   ERROR <td> R/W <td> S <td> 0
 * <tr><td> 15:00 <td> LLI_IRQ <td> R/W <td> S <td> 0x0
 * </table>
 *
 * @{
 */

/// Address of the INT_UNMASK_SET register
//#define DMA_INT_UNMASK_SET_ADDR   0x24A00018
/// Offset of the INT_UNMASK_SET register from the base address
#define DMA_INT_UNMASK_SET_OFFSET 0x00000018
/// Index of the INT_UNMASK_SET register
#define DMA_INT_UNMASK_SET_INDEX 0x00000006
/// Reset value of the INT_UNMASK_SET register
#define DMA_INT_UNMASK_SET_RESET 0x00000000

// field definitions
/// CH4_EOT field bit
#define DMA_CH4_EOT_BIT ((uint32_t)0x01000000)
/// CH4_EOT field position
#define DMA_CH4_EOT_POS 24
/// CH3_EOT field bit
#define DMA_CH3_EOT_BIT ((uint32_t)0x00800000)
/// CH3_EOT field position
#define DMA_CH3_EOT_POS 23
/// CH2_EOT field bit
#define DMA_CH2_EOT_BIT ((uint32_t)0x00400000)
/// CH2_EOT field position
#define DMA_CH2_EOT_POS 22
/// CH1_EOT field bit
#define DMA_CH1_EOT_BIT ((uint32_t)0x00200000)
/// CH1_EOT field position
#define DMA_CH1_EOT_POS 21
/// CH0_EOT field bit
#define DMA_CH0_EOT_BIT ((uint32_t)0x00100000)
/// CH0_EOT field position
#define DMA_CH0_EOT_POS 20
/// ERROR field bit
#define DMA_ERROR_BIT ((uint32_t)0x00010000)
/// ERROR field position
#define DMA_ERROR_POS 16
/// LLI_IRQ field mask
#define DMA_LLI_IRQ_MASK ((uint32_t)0x0000FFFF)
/// LLI_IRQ field LSB position
#define DMA_LLI_IRQ_LSB 0
/// LLI_IRQ field width
#define DMA_LLI_IRQ_WIDTH ((uint32_t)0x00000010)

/// CH4_EOT field reset value
#define DMA_CH4_EOT_RST 0x0
/// CH3_EOT field reset value
#define DMA_CH3_EOT_RST 0x0
/// CH2_EOT field reset value
#define DMA_CH2_EOT_RST 0x0
/// CH1_EOT field reset value
#define DMA_CH1_EOT_RST 0x0
/// CH0_EOT field reset value
#define DMA_CH0_EOT_RST 0x0
/// ERROR field reset value
#define DMA_ERROR_RST 0x0
/// LLI_IRQ field reset value
#define DMA_LLI_IRQ_RST 0x0

/// @}

/**
 * @name INT_UNMASK_CLEAR register definitions
 * <table>
 * <caption>INT_UNMASK_CLEAR bitfields</caption>
 * <tr><th>Bits <th>Field Name <th>HW Access <th>SW Access <th>Reset Value
 * <tr><td> 24    <td> CH4_EOT <td> R/W <td> C <td> 0
 * <tr><td> 23    <td> CH3_EOT <td> R/W <td> C <td> 0
 * <tr><td> 22    <td> CH2_EOT <td> R/W <td> C <td> 0
 * <tr><td> 21    <td> CH1_EOT <td> R/W <td> C <td> 0
 * <tr><td> 20    <td> CH0_EOT <td> R/W <td> C <td> 0
 * <tr><td> 16    <td>   ERROR <td> R/W <td> C <td> 0
 * <tr><td> 15:00 <td> LLI_IRQ <td> R/W <td> C <td> 0x0
 * </table>
 *
 * @{
 */

/// Address of the INT_UNMASK_CLEAR register
//#define DMA_INT_UNMASK_CLEAR_ADDR   0x24A0001C
/// Offset of the INT_UNMASK_CLEAR register from the base address
#define DMA_INT_UNMASK_CLEAR_OFFSET 0x0000001C
/// Index of the INT_UNMASK_CLEAR register
#define DMA_INT_UNMASK_CLEAR_INDEX 0x00000007
/// Reset value of the INT_UNMASK_CLEAR register
#define DMA_INT_UNMASK_CLEAR_RESET 0x00000000

/// @}

/**
 * @name INT_ACK register definitions
 * <table>
 * <caption>INT_ACK bitfields</caption>
 * <tr><th>Bits <th>Field Name <th>HW Access <th>SW Access <th>Reset Value
 * <tr><td> 24    <td> CH4_EOT <td> R/W <td> C <td> 0
 * <tr><td> 23    <td> CH3_EOT <td> R/W <td> C <td> 0
 * <tr><td> 22    <td> CH2_EOT <td> R/W <td> C <td> 0
 * <tr><td> 21    <td> CH1_EOT <td> R/W <td> C <td> 0
 * <tr><td> 20    <td> CH0_EOT <td> R/W <td> C <td> 0
 * <tr><td> 16    <td>   ERROR <td> R/W <td> C <td> 0
 * <tr><td> 15:00 <td> LLI_IRQ <td> R/W <td> C <td> 0x0
 * </table>
 *
 * @{
 */

/// Address of the INT_ACK register
//#define DMA_INT_ACK_ADDR   0x24A00020
/// Offset of the INT_ACK register from the base address
#define DMA_INT_ACK_OFFSET 0x00000020
/// Index of the INT_ACK register
#define DMA_INT_ACK_INDEX 0x00000008
/// Reset value of the INT_ACK register
#define DMA_INT_ACK_RESET 0x00000000


// field definitions
/// CH4_EOT field bit
#define DMA_CH4_EOT_BIT ((uint32_t)0x01000000)
/// CH4_EOT field position
#define DMA_CH4_EOT_POS 24
/// CH3_EOT field bit
#define DMA_CH3_EOT_BIT ((uint32_t)0x00800000)
/// CH3_EOT field position
#define DMA_CH3_EOT_POS 23
/// CH2_EOT field bit
#define DMA_CH2_EOT_BIT ((uint32_t)0x00400000)
/// CH2_EOT field position
#define DMA_CH2_EOT_POS 22
/// CH1_EOT field bit
#define DMA_CH1_EOT_BIT ((uint32_t)0x00200000)
/// CH1_EOT field position
#define DMA_CH1_EOT_POS 21
/// CH0_EOT field bit
#define DMA_CH0_EOT_BIT ((uint32_t)0x00100000)
/// CH0_EOT field position
#define DMA_CH0_EOT_POS 20
/// ERROR field bit
#define DMA_ERROR_BIT ((uint32_t)0x00010000)
/// ERROR field position
#define DMA_ERROR_POS 16
/// LLI_IRQ field mask
#define DMA_LLI_IRQ_MASK ((uint32_t)0x0000FFFF)
/// LLI_IRQ field LSB position
#define DMA_LLI_IRQ_LSB 0
/// LLI_IRQ field width
#define DMA_LLI_IRQ_WIDTH ((uint32_t)0x00000010)

/// CH4_EOT field reset value
#define DMA_CH4_EOT_RST 0x0
/// CH3_EOT field reset value
#define DMA_CH3_EOT_RST 0x0
/// CH2_EOT field reset value
#define DMA_CH2_EOT_RST 0x0
/// CH1_EOT field reset value
#define DMA_CH1_EOT_RST 0x0
/// CH0_EOT field reset value
#define DMA_CH0_EOT_RST 0x0
/// ERROR field reset value
#define DMA_ERROR_RST 0x0
/// LLI_IRQ field reset value
#define DMA_LLI_IRQ_RST 0x0

/// @}

/**
 * @name INT_STATUS register definitions
 * <table>
 * <caption>INT_STATUS bitfields</caption>
 * <tr><th>Bits <th>Field Name <th>HW Access <th>SW Access <th>Reset Value
 * <tr><td> 24    <td> CH4_EOT <td> W <td> R <td> 0
 * <tr><td> 23    <td> CH3_EOT <td> W <td> R <td> 0
 * <tr><td> 22    <td> CH2_EOT <td> W <td> R <td> 0
 * <tr><td> 21    <td> CH1_EOT <td> W <td> R <td> 0
 * <tr><td> 20    <td> CH0_EOT <td> W <td> R <td> 0
 * <tr><td> 16    <td>   ERROR <td> W <td> R <td> 0
 * <tr><td> 15:00 <td> LLI_IRQ <td> W <td> R <td> 0x0
 * </table>
 *
 * @{
 */

/// Address of the INT_STATUS register
//#define DMA_INT_STATUS_ADDR   0x24A00024
/// Offset of the INT_STATUS register from the base address
#define DMA_INT_STATUS_OFFSET 0x00000024
/// Index of the INT_STATUS register
#define DMA_INT_STATUS_INDEX 0x00000009
/// Reset value of the INT_STATUS register
#define DMA_INT_STATUS_RESET 0x00000000

// field definitions
/// CH4_EOT field bit
#define DMA_CH4_EOT_BIT ((uint32_t)0x01000000)
/// CH4_EOT field position
#define DMA_CH4_EOT_POS 24
/// CH3_EOT field bit
#define DMA_CH3_EOT_BIT ((uint32_t)0x00800000)
/// CH3_EOT field position
#define DMA_CH3_EOT_POS 23
/// CH2_EOT field bit
#define DMA_CH2_EOT_BIT ((uint32_t)0x00400000)
/// CH2_EOT field position
#define DMA_CH2_EOT_POS 22
/// CH1_EOT field bit
#define DMA_CH1_EOT_BIT ((uint32_t)0x00200000)
/// CH1_EOT field position
#define DMA_CH1_EOT_POS 21
/// CH0_EOT field bit
#define DMA_CH0_EOT_BIT ((uint32_t)0x00100000)
/// CH0_EOT field position
#define DMA_CH0_EOT_POS 20
/// ERROR field bit
#define DMA_ERROR_BIT ((uint32_t)0x00010000)
/// ERROR field position
#define DMA_ERROR_POS 16
/// LLI_IRQ field mask
#define DMA_LLI_IRQ_MASK ((uint32_t)0x0000FFFF)
/// LLI_IRQ field LSB position
#define DMA_LLI_IRQ_LSB 0
/// LLI_IRQ field width
#define DMA_LLI_IRQ_WIDTH ((uint32_t)0x00000010)

/// CH4_EOT field reset value
#define DMA_CH4_EOT_RST 0x0
/// CH3_EOT field reset value
#define DMA_CH3_EOT_RST 0x0
/// CH2_EOT field reset value
#define DMA_CH2_EOT_RST 0x0
/// CH1_EOT field reset value
#define DMA_CH1_EOT_RST 0x0
/// CH0_EOT field reset value
#define DMA_CH0_EOT_RST 0x0
/// ERROR field reset value
#define DMA_ERROR_RST 0x0
/// LLI_IRQ field reset value
#define DMA_LLI_IRQ_RST 0x0

/// @}

/**
 * @name ARBITRATION register definitions
 * <table>
 * <caption>ARBITRATION bitfields</caption>
 * <tr><th>Bits <th>Field Name <th>HW Access <th>SW Access <th>Reset Value
 * <tr><td> 03:00 <td> DOWNSTREAM_TAG_USAGE <td> R <td> R/W <td> 0xC
 * </table>
 *
 * @{
 */

/// Address of the ARBITRATION register
//#define DMA_ARBITRATION_ADDR   0x24A00034
/// Offset of the ARBITRATION register from the base address
#define DMA_ARBITRATION_OFFSET 0x00000034
/// Index of the ARBITRATION register
#define DMA_ARBITRATION_INDEX 0x0000000D
/// Reset value of the ARBITRATION register
#define DMA_ARBITRATION_RESET 0x0000000C

// field definitions
/// DOWNSTREAM_TAG_USAGE field mask
#define DMA_DOWNSTREAM_TAG_USAGE_MASK ((uint32_t)0x0000000F)
/// DOWNSTREAM_TAG_USAGE field LSB position
#define DMA_DOWNSTREAM_TAG_USAGE_LSB 0
/// DOWNSTREAM_TAG_USAGE field width
#define DMA_DOWNSTREAM_TAG_USAGE_WIDTH ((uint32_t)0x00000004)

/// DOWNSTREAM_TAG_USAGE field reset value
#define DMA_DOWNSTREAM_TAG_USAGE_RST 0xC

/// @}

/**
 * @name CHANNEL_MUTEX_SET register definitions
 * <table>
 * <caption>CHANNEL_MUTEX_SET bitfields</caption>
 * <tr><th>Bits <th>Field Name <th>HW Access <th>SW Access <th>Reset Value
 * <tr><td> 04 <td> CH4_MUTEX <td> R/W <td> S <td> 0
 * <tr><td> 03 <td> CH3_MUTEX <td> R/W <td> S <td> 0
 * <tr><td> 02 <td> CH2_MUTEX <td> R/W <td> S <td> 0
 * <tr><td> 01 <td> CH1_MUTEX <td> R/W <td> S <td> 0
 * <tr><td> 00 <td> CH0_MUTEX <td> R/W <td> S <td> 0
 * </table>
 *
 * @{
 */

/// Address of the CHANNEL_MUTEX_SET register
//#define DMA_CHANNEL_MUTEX_SET_ADDR   0x24A00038
/// Offset of the CHANNEL_MUTEX_SET register from the base address
#define DMA_CHANNEL_MUTEX_SET_OFFSET 0x00000038
/// Index of the CHANNEL_MUTEX_SET register
#define DMA_CHANNEL_MUTEX_SET_INDEX 0x0000000E
/// Reset value of the CHANNEL_MUTEX_SET register
#define DMA_CHANNEL_MUTEX_SET_RESET 0x00000000

// field definitions
/// CH4_MUTEX field bit
#define DMA_CH4_MUTEX_BIT ((uint32_t)0x00000010)
/// CH4_MUTEX field position
#define DMA_CH4_MUTEX_POS 4
/// CH3_MUTEX field bit
#define DMA_CH3_MUTEX_BIT ((uint32_t)0x00000008)
/// CH3_MUTEX field position
#define DMA_CH3_MUTEX_POS 3
/// CH2_MUTEX field bit
#define DMA_CH2_MUTEX_BIT ((uint32_t)0x00000004)
/// CH2_MUTEX field position
#define DMA_CH2_MUTEX_POS 2
/// CH1_MUTEX field bit
#define DMA_CH1_MUTEX_BIT ((uint32_t)0x00000002)
/// CH1_MUTEX field position
#define DMA_CH1_MUTEX_POS 1
/// CH0_MUTEX field bit
#define DMA_CH0_MUTEX_BIT ((uint32_t)0x00000001)
/// CH0_MUTEX field position
#define DMA_CH0_MUTEX_POS 0

/// CH4_MUTEX field reset value
#define DMA_CH4_MUTEX_RST 0x0
/// CH3_MUTEX field reset value
#define DMA_CH3_MUTEX_RST 0x0
/// CH2_MUTEX field reset value
#define DMA_CH2_MUTEX_RST 0x0
/// CH1_MUTEX field reset value
#define DMA_CH1_MUTEX_RST 0x0
/// CH0_MUTEX field reset value
#define DMA_CH0_MUTEX_RST 0x0

/// @}

/**
 * @name CHANNEL_MUTEX_CLEAR register definitions
 * <table>
 * <caption>CHANNEL_MUTEX_CLEAR bitfields</caption>
 * <tr><th>Bits <th>Field Name <th>HW Access <th>SW Access <th>Reset Value
 * <tr><td> 04 <td> CH4_MUTEX <td> R/W <td> C <td> 0
 * <tr><td> 03 <td> CH3_MUTEX <td> R/W <td> C <td> 0
 * <tr><td> 02 <td> CH2_MUTEX <td> R/W <td> C <td> 0
 * <tr><td> 01 <td> CH1_MUTEX <td> R/W <td> C <td> 0
 * <tr><td> 00 <td> CH0_MUTEX <td> R/W <td> C <td> 0
 * </table>
 *
 * @{
 */

/// Address of the CHANNEL_MUTEX_CLEAR register
//#define DMA_CHANNEL_MUTEX_CLEAR_ADDR   0x24A0003C
/// Offset of the CHANNEL_MUTEX_CLEAR register from the base address
#define DMA_CHANNEL_MUTEX_CLEAR_OFFSET 0x0000003C
/// Index of the CHANNEL_MUTEX_CLEAR register
#define DMA_CHANNEL_MUTEX_CLEAR_INDEX 0x0000000F
/// Reset value of the CHANNEL_MUTEX_CLEAR register
#define DMA_CHANNEL_MUTEX_CLEAR_RESET 0x00000000

/// @}

/**
 * @name CH4_LLI_ROOT register definitions
 * <table>
 * <caption>CH4_LLI_ROOT bitfields</caption>
 * <tr><th>Bits <th>Field Name <th>HW Access <th>SW Access <th>Reset Value
 * <tr><td> 31:00 <td> CH4_LLI_ROOT <td> R <td> R/W <td> 0x0
 * </table>
 *
 * @{
 */

/// Address of the CH4_LLI_ROOT register
//#define DMA_CH4_LLI_ROOT_ADDR   0x24A00040
/// Offset of the CH4_LLI_ROOT register from the base address
#define DMA_CH4_LLI_ROOT_OFFSET 0x00000040
/// Index of the CH4_LLI_ROOT register
#define DMA_CH4_LLI_ROOT_INDEX 0x00000010
/// Reset value of the CH4_LLI_ROOT register
#define DMA_CH4_LLI_ROOT_RESET 0x00000000

// field definitions
/// CH4_LLI_ROOT field mask
#define DMA_CH4_LLI_ROOT_MASK ((uint32_t)0xFFFFFFFF)
/// CH4_LLI_ROOT field LSB position
#define DMA_CH4_LLI_ROOT_LSB 0
/// CH4_LLI_ROOT field width
#define DMA_CH4_LLI_ROOT_WIDTH ((uint32_t)0x00000020)

/// CH4_LLI_ROOT field reset value
#define DMA_CH4_LLI_ROOT_RST 0x0

/// @}

/**
 * @name LLI_COUNTER register definitions
 * <table>
 * <caption>LLI_COUNTER bitfields</caption>
 * <tr><th>Bits <th>Field Name <th>HW Access <th>SW Access <th>Reset Value
 * <tr><td> 15:00 <td> COUNTER <td> W <td> R <td> 0x0
 * </table>
 *
 * @{
 */

/// Address of the LLI_COUNTER register
//#define DMA_LLI_COUNTER_ADDR   0x24A00080
/// Offset of the LLI_COUNTER register from the base address
#define DMA_LLI_COUNTER_OFFSET 0x00000080
/// Index of the LLI_COUNTER register
#define DMA_LLI_COUNTER_INDEX 0x00000020
/// Reset value of the LLI_COUNTER register
#define DMA_LLI_COUNTER_RESET 0x00000000
/// Number of elements of the LLI_COUNTER register array
#define DMA_LLI_COUNTER_COUNT 16

// field definitions
/// COUNTER field mask
#define DMA_COUNTER_MASK ((uint32_t)0x0000FFFF)
/// COUNTER field LSB position
#define DMA_COUNTER_LSB 0
/// COUNTER field width
#define DMA_COUNTER_WIDTH ((uint32_t)0x00000010)

/// COUNTER field reset value
#define DMA_COUNTER_RST 0x0

/// @}

/**
 * @name DUMMY register definitions
 * <table>
 * <caption>DUMMY bitfields</caption>
 * <tr><th>Bits <th>Field Name <th>HW Access <th>SW Access <th>Reset Value
 * <tr><td> 00 <td> DUMMY <td> R <td> R/W <td> 0
 * </table>
 *
 * @{
 */

/// Address of the DUMMY register
//#define DMA_DUMMY_ADDR   0x24A000C0
/// Offset of the DUMMY register from the base address
#define DMA_DUMMY_OFFSET 0x000000C0
/// Index of the DUMMY register
#define DMA_DUMMY_INDEX 0x00000030
/// Reset value of the DUMMY register
#define DMA_DUMMY_RESET 0x00000000

// field definitions
/// DUMMY field bit
#define DMA_DUMMY_BIT ((uint32_t)0x00000001)
/// DUMMY field position
#define DMA_DUMMY_POS 0

/// DUMMY field reset value
#define DMA_DUMMY_RST 0x0


/// @}
