{
  "board": {
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.09999999999999999,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.15,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.762,
          "height": 1.524,
          "width": 1.524
        },
        "silk_line_width": 0.15,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.15,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.508
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.0,
          "via_gap": 0.0,
          "width": 0.0
        }
      ],
      "drc_exclusions": [],
      "meta": {
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "copper_edge_clearance": "error",
        "courtyards_overlap": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint_type_mismatch": "error",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_over_copper": "warning",
        "silk_overlap": "warning",
        "skew_out_of_range": "error",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zone_has_empty_net": "error",
        "zones_intersect": "error"
      },
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.127,
        "min_copper_edge_clearance": 0.19999999999999998,
        "min_hole_clearance": 0.254,
        "min_hole_to_hole": 0.5,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.09999999999999999,
        "min_silk_clearance": 0.0,
        "min_through_hole_diameter": 0.39999999999999997,
        "min_track_width": 0.127,
        "min_via_annular_width": 0.13,
        "min_via_diameter": 0.39999999999999997,
        "solder_mask_clearance": 0.0,
        "solder_mask_min_width": 0.0,
        "use_height_for_length_calcs": true
      },
      "track_widths": [
        0.0,
        0.254,
        0.4064,
        0.6096,
        0.6096,
        0.6096
      ],
      "via_dimensions": [
        {
          "diameter": 0.0,
          "drill": 0.0
        },
        {
          "diameter": 2.9972,
          "drill": 1.9812
        }
      ],
      "zones_allow_external_fillets": false,
      "zones_use_no_outline": true
    },
    "layer_presets": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "panel.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_0-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0,
        "nets": [
          "Board_0-/P3.6",
          "Board_0-/P5.5",
          "Board_0-Net-(D8-Pad2)",
          "Board_0-VCC",
          "Board_0-/MPX1",
          "Board_0-/P3.3",
          "Board_0-Net-(D2-Pad2)",
          "Board_0-/MPX2",
          "Board_0-/P5.4",
          "Board_0-Net-(D12-Pad2)",
          "Board_0-GND",
          "Board_0-Net-(D10-Pad2)",
          "Board_0-Net-(D6-Pad2)",
          "Board_0-Net-(SW1-Pad1)",
          "Board_0-Net-(D4-Pad2)",
          "Board_0-/P3.5",
          "Board_0-/P3.0",
          "Board_0-/P1.7",
          "Board_0-/P1.6",
          "Board_0-/P3.7",
          "Board_0-/P3.1",
          "Board_0-/P3.4"
        ]
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_1-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0,
        "nets": [
          "Board_1-Net-(D6-Pad2)",
          "Board_1-/P1.6",
          "Board_1-Net-(D10-Pad2)",
          "Board_1-/P3.0",
          "Board_1-Net-(D2-Pad2)",
          "Board_1-Net-(D4-Pad2)",
          "Board_1-/P3.3",
          "Board_1-Net-(D12-Pad2)",
          "Board_1-VCC",
          "Board_1-Net-(SW1-Pad1)",
          "Board_1-GND",
          "Board_1-/MPX2",
          "Board_1-/P5.5",
          "Board_1-/P3.4",
          "Board_1-Net-(D8-Pad2)",
          "Board_1-/MPX1",
          "Board_1-/P1.7",
          "Board_1-/P3.1",
          "Board_1-/P3.5",
          "Board_1-/P3.7",
          "Board_1-/P3.6",
          "Board_1-/P5.4"
        ]
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_2-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0,
        "nets": [
          "Board_2-Net-(D8-Pad2)",
          "Board_2-Net-(D4-Pad2)",
          "Board_2-Net-(D10-Pad2)",
          "Board_2-Net-(D6-Pad2)",
          "Board_2-/MPX2",
          "Board_2-VCC",
          "Board_2-/P1.7",
          "Board_2-/P3.6",
          "Board_2-/P1.6",
          "Board_2-/P3.3",
          "Board_2-/P5.4",
          "Board_2-Net-(D12-Pad2)",
          "Board_2-/P3.5",
          "Board_2-/P3.1",
          "Board_2-/P3.0",
          "Board_2-/P3.4",
          "Board_2-Net-(SW1-Pad1)",
          "Board_2-Net-(D2-Pad2)",
          "Board_2-/MPX1",
          "Board_2-/P3.7",
          "Board_2-/P5.5",
          "Board_2-GND"
        ]
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_3-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0,
        "nets": [
          "Board_3-/P5.4",
          "Board_3-Net-(SW1-Pad1)",
          "Board_3-Net-(D10-Pad2)",
          "Board_3-GND",
          "Board_3-VCC",
          "Board_3-/MPX2",
          "Board_3-/P3.4",
          "Board_3-/P1.7",
          "Board_3-/MPX1",
          "Board_3-/P3.5",
          "Board_3-Net-(D8-Pad2)",
          "Board_3-/P5.5",
          "Board_3-Net-(D4-Pad2)",
          "Board_3-/P3.1",
          "Board_3-/P3.3",
          "Board_3-Net-(D12-Pad2)",
          "Board_3-/P3.6",
          "Board_3-/P3.0",
          "Board_3-Net-(D6-Pad2)",
          "Board_3-/P3.7",
          "Board_3-Net-(D2-Pad2)",
          "Board_3-/P1.6"
        ]
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_4-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0,
        "nets": [
          "Board_4-/MPX2",
          "Board_4-/P1.6",
          "Board_4-/P1.7",
          "Board_4-/P3.4",
          "Board_4-/P3.1",
          "Board_4-Net-(SW1-Pad1)",
          "Board_4-/P3.6",
          "Board_4-/P3.7",
          "Board_4-/P5.4",
          "Board_4-Net-(D8-Pad2)",
          "Board_4-Net-(D6-Pad2)",
          "Board_4-VCC",
          "Board_4-Net-(D12-Pad2)",
          "Board_4-GND",
          "Board_4-/MPX1",
          "Board_4-/P3.0",
          "Board_4-/P3.5",
          "Board_4-Net-(D10-Pad2)",
          "Board_4-/P3.3",
          "Board_4-Net-(D4-Pad2)",
          "Board_4-Net-(D2-Pad2)",
          "Board_4-/P5.5"
        ]
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_5-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0,
        "nets": [
          "Board_5-Net-(D2-Pad2)",
          "Board_5-Net-(D6-Pad2)",
          "Board_5-Net-(D10-Pad2)",
          "Board_5-Net-(SW1-Pad1)",
          "Board_5-VCC",
          "Board_5-GND",
          "Board_5-/P3.7",
          "Board_5-/P1.7",
          "Board_5-/P3.4",
          "Board_5-/P3.6",
          "Board_5-Net-(D4-Pad2)",
          "Board_5-/P3.0",
          "Board_5-Net-(D12-Pad2)",
          "Board_5-/P5.5",
          "Board_5-/P3.5",
          "Board_5-/P1.6",
          "Board_5-/P3.3",
          "Board_5-/MPX1",
          "Board_5-/MPX2",
          "Board_5-Net-(D8-Pad2)",
          "Board_5-/P3.1",
          "Board_5-/P5.4"
        ]
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_6-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0,
        "nets": [
          "Board_6-Net-(D10-Pad2)",
          "Board_6-/P3.4",
          "Board_6-/P1.7",
          "Board_6-/P3.5",
          "Board_6-/P1.6",
          "Board_6-/P3.7",
          "Board_6-/P5.5",
          "Board_6-/MPX1",
          "Board_6-Net-(SW1-Pad1)",
          "Board_6-GND",
          "Board_6-Net-(D4-Pad2)",
          "Board_6-/MPX2",
          "Board_6-VCC",
          "Board_6-/P5.4",
          "Board_6-/P3.1",
          "Board_6-/P3.0",
          "Board_6-/P3.3",
          "Board_6-Net-(D8-Pad2)",
          "Board_6-/P3.6",
          "Board_6-Net-(D6-Pad2)",
          "Board_6-Net-(D12-Pad2)",
          "Board_6-Net-(D2-Pad2)"
        ]
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_7-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0,
        "nets": [
          "Board_7-/MPX1",
          "Board_7-Net-(D8-Pad2)",
          "Board_7-Net-(D4-Pad2)",
          "Board_7-Net-(D6-Pad2)",
          "Board_7-/P5.5",
          "Board_7-Net-(D10-Pad2)",
          "Board_7-Net-(D12-Pad2)",
          "Board_7-/P3.1",
          "Board_7-/P3.6",
          "Board_7-/MPX2",
          "Board_7-/P3.7",
          "Board_7-/P1.6",
          "Board_7-/P3.0",
          "Board_7-/P3.5",
          "Board_7-GND",
          "Board_7-Net-(SW1-Pad1)",
          "Board_7-VCC",
          "Board_7-/P5.4",
          "Board_7-/P3.4",
          "Board_7-Net-(D2-Pad2)",
          "Board_7-/P1.7",
          "Board_7-/P3.3"
        ]
      }
    ],
    "meta": {
      "version": 2
    },
    "net_colors": null
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "legacy_lib_dir": "",
    "legacy_lib_list": []
  },
  "sheets": [],
  "text_variables": {}
}