/net/fpga1/users/joshuas2/ECEn620/Assignments/Assignment0/verilog/lc3_control.v {1 {vlog -work work -vopt /net/fpga1/users/joshuas2/ECEn620/Assignments/Assignment0/verilog/lc3_control.v
QuestaSim-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
-- Compiling module lc3_control

Top level modules:
	lc3_control

} {} {}} /net/fpga1/users/joshuas2/ECEn620/Assignments/Assignment0/verilog/lc3.v {1 {vlog -work work -vopt /net/fpga1/users/joshuas2/ECEn620/Assignments/Assignment0/verilog/lc3.v
QuestaSim-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
-- Compiling module lc3

Top level modules:
	lc3

} {} {}} /net/fpga1/users/joshuas2/ECEn620/Assignments/Assignment0/verilog/lc3_testbench.v {1 {vlog -work work -vopt /net/fpga1/users/joshuas2/ECEn620/Assignments/Assignment0/verilog/lc3_testbench.v
QuestaSim-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
-- Compiling module lc3_testbench

Top level modules:
	lc3_testbench

} {} {}}
