TimeQuest Timing Analyzer report for start_lab
Sat Nov 16 13:35:45 2013
Quartus II Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Clocks
  4. Slow 1200mV 85C Model Fmax Summary
  5. Slow 1200mV 85C Model Setup Summary
  6. Slow 1200mV 85C Model Hold Summary
  7. Slow 1200mV 85C Model Recovery Summary
  8. Slow 1200mV 85C Model Removal Summary
  9. Slow 1200mV 85C Model Minimum Pulse Width
 10. Slow 1200mV 0C Model Fmax Summary
 11. Slow 1200mV 0C Model Setup Summary
 12. Slow 1200mV 0C Model Hold Summary
 13. Slow 1200mV 0C Model Recovery Summary
 14. Slow 1200mV 0C Model Removal Summary
 15. Slow 1200mV 0C Model Minimum Pulse Width
 16. Fast 1200mV 0C Model Setup Summary
 17. Fast 1200mV 0C Model Hold Summary
 18. Fast 1200mV 0C Model Recovery Summary
 19. Fast 1200mV 0C Model Removal Summary
 20. Fast 1200mV 0C Model Minimum Pulse Width
 21. Board Trace Model Assignments
 22. Slow Corner Signal Integrity Metrics
 23. Fast Corner Signal Integrity Metrics
 24. Setup Transfers
 25. Hold Transfers
 26. Recovery Transfers
 27. Removal Transfers
 28. Report TCCS
 29. Report RSKM
 30. Unconstrained Paths
 31. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Full Version ;
; Revision Name      ; start_lab                                                       ;
; Device Family      ; Cyclone III                                                     ;
; Device Name        ; EP3C16F484C6                                                    ;
; Timing Models      ; Preliminary                                                     ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                   ;
+---------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; CLK50               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK50 }               ;
+---------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 119.73 MHz ; 119.73 MHz      ; altera_reserved_tck ;      ;
; 215.75 MHz ; 215.75 MHz      ; CLK50               ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; -3.676 ; -616.944      ;
; CLK50               ; -3.635 ; -337.869      ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Hold Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; -0.862 ; -33.904       ;
; CLK50               ; 0.372  ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLK50               ; -4.241 ; -241.392      ;
; altera_reserved_tck ; -2.937 ; -527.658      ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.951 ; 0.000         ;
; CLK50               ; 4.757 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Pulse  ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Period ; CLK50               ; Rise       ; CLK50                                                                                                                                                                                                                                                                                                 ;
; -3.000 ; 1.000        ; 4.000          ; Period ; altera_reserved_tck ; Rise       ; altera_reserved_tck                                                                                                                                                                                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sine_rom:inst4|altsyncram:Ram0_rtl_0|altsyncram_od81:auto_generated|ram_block1a0~porta_address_reg6                                                                                                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sine_rom:inst4|altsyncram:Ram0_rtl_0|altsyncram_od81:auto_generated|ram_block1a0~porta_re_reg                                                                                                                                                                                                         ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sine_rom:inst4|altsyncram:Ram0_rtl_0|altsyncram_od81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sine_rom:inst4|altsyncram:Ram0_rtl_0|altsyncram_od81:auto_generated|ram_block1a0~porta_address_reg1                                                                                                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sine_rom:inst4|altsyncram:Ram0_rtl_0|altsyncram_od81:auto_generated|ram_block1a0~porta_address_reg2                                                                                                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sine_rom:inst4|altsyncram:Ram0_rtl_0|altsyncram_od81:auto_generated|ram_block1a0~porta_address_reg3                                                                                                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sine_rom:inst4|altsyncram:Ram0_rtl_0|altsyncram_od81:auto_generated|ram_block1a0~porta_address_reg4                                                                                                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sine_rom:inst4|altsyncram:Ram0_rtl_0|altsyncram_od81:auto_generated|ram_block1a0~porta_address_reg5                                                                                                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_we_reg                                                                                                                         ;
; -2.846 ; 1.000        ; 3.846          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~portb_re_reg                                                                                                                         ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_address_reg1                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_address_reg2                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_address_reg3                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_address_reg4                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_address_reg5                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_address_reg6                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_address_reg7                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_address_reg8                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~portb_address_reg1                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~portb_address_reg2                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~portb_address_reg3                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~portb_address_reg4                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~portb_address_reg5                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~portb_address_reg6                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~portb_address_reg7                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~portb_address_reg8                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_datain_reg1                                                                                                                    ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_datain_reg2                                                                                                                    ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_datain_reg3                                                                                                                    ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_datain_reg4                                                                                                                    ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_datain_reg5                                                                                                                    ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_datain_reg6                                                                                                                    ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_datain_reg7                                                                                                                    ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_datain_reg8                                                                                                                    ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_datain_reg9                                                                                                                    ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_datain_reg10                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_datain_reg11                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_datain_reg12                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_datain_reg13                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_datain_reg14                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_datain_reg15                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_datain_reg16                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_datain_reg17                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~porta_we_reg                                                                                                                        ;
; -2.846 ; 1.000        ; 3.846          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~portb_re_reg                                                                                                                        ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~porta_address_reg1                                                                                                                  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~porta_address_reg2                                                                                                                  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~porta_address_reg3                                                                                                                  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~porta_address_reg4                                                                                                                  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~porta_address_reg5                                                                                                                  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~porta_address_reg6                                                                                                                  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~porta_address_reg7                                                                                                                  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~porta_address_reg8                                                                                                                  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~portb_address_reg0                                                                                                                  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~portb_address_reg1                                                                                                                  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~portb_address_reg2                                                                                                                  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~portb_address_reg3                                                                                                                  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~portb_address_reg4                                                                                                                  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~portb_address_reg5                                                                                                                  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~portb_address_reg6                                                                                                                  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~portb_address_reg7                                                                                                                  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~portb_address_reg8                                                                                                                  ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~porta_datain_reg1                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~porta_datain_reg2                                                                                                                   ;
; -2.846 ; 1.000        ; 3.846          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~porta_datain_reg3                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; cnt_incr:inst1|CNTVAL[6]                                                                                                                                                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]                                                                                                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[7]                                                                                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]                                                                                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[6]                                                                                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; cnt_incr:inst1|CNTVAL[5]                                                                                                                                                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_jri:auto_generated|dffe1a[0]                                                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; cnt_incr:inst1|CNTVAL[4]                                                                                                                                                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; cnt_incr:inst1|CNTVAL[3]                                                                                                                                                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; cnt_incr:inst1|CNTVAL[2]                                                                                                                                                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; cnt_incr:inst1|CNTVAL[1]                                                                                                                                                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; cnt_incr:inst1|CNTVAL[0]                                                                                                                                                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[8]                                                                                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|HUB_BYPASS_REG                                                                                                                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]                                                                                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]                                                                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|hub_tdo_reg                                                                                                                                                                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]                                                                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5]                                                                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7]                                                                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]                                                                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]                                                                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 133.62 MHz ; 133.62 MHz      ; altera_reserved_tck ;      ;
; 239.92 MHz ; 239.92 MHz      ; CLK50               ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; -3.242 ; -520.645      ;
; CLK50               ; -3.168 ; -284.034      ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Hold Summary            ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; -0.773 ; -30.448       ;
; CLK50               ; 0.353  ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLK50               ; -3.693 ; -210.122      ;
; altera_reserved_tck ; -2.518 ; -448.857      ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.850 ; 0.000         ;
; CLK50               ; 4.279 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Pulse  ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Period ; CLK50               ; Rise       ; CLK50                                                                                                                                                                                                                                                                                                 ;
; -3.000 ; 1.000        ; 4.000          ; Period ; altera_reserved_tck ; Rise       ; altera_reserved_tck                                                                                                                                                                                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sine_rom:inst4|altsyncram:Ram0_rtl_0|altsyncram_od81:auto_generated|ram_block1a0~porta_address_reg6                                                                                                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sine_rom:inst4|altsyncram:Ram0_rtl_0|altsyncram_od81:auto_generated|ram_block1a0~porta_re_reg                                                                                                                                                                                                         ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sine_rom:inst4|altsyncram:Ram0_rtl_0|altsyncram_od81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sine_rom:inst4|altsyncram:Ram0_rtl_0|altsyncram_od81:auto_generated|ram_block1a0~porta_address_reg1                                                                                                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sine_rom:inst4|altsyncram:Ram0_rtl_0|altsyncram_od81:auto_generated|ram_block1a0~porta_address_reg2                                                                                                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sine_rom:inst4|altsyncram:Ram0_rtl_0|altsyncram_od81:auto_generated|ram_block1a0~porta_address_reg3                                                                                                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sine_rom:inst4|altsyncram:Ram0_rtl_0|altsyncram_od81:auto_generated|ram_block1a0~porta_address_reg4                                                                                                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sine_rom:inst4|altsyncram:Ram0_rtl_0|altsyncram_od81:auto_generated|ram_block1a0~porta_address_reg5                                                                                                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_we_reg                                                                                                                         ;
; -2.690 ; 1.000        ; 3.690          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~portb_re_reg                                                                                                                         ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_address_reg1                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_address_reg2                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_address_reg3                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_address_reg4                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_address_reg5                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_address_reg6                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_address_reg7                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_address_reg8                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~portb_address_reg1                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~portb_address_reg2                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~portb_address_reg3                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~portb_address_reg4                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~portb_address_reg5                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~portb_address_reg6                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~portb_address_reg7                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~portb_address_reg8                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_datain_reg1                                                                                                                    ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_datain_reg2                                                                                                                    ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_datain_reg3                                                                                                                    ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_datain_reg4                                                                                                                    ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_datain_reg5                                                                                                                    ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_datain_reg6                                                                                                                    ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_datain_reg7                                                                                                                    ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_datain_reg8                                                                                                                    ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_datain_reg9                                                                                                                    ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_datain_reg10                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_datain_reg11                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_datain_reg12                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_datain_reg13                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_datain_reg14                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_datain_reg15                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_datain_reg16                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a0~porta_datain_reg17                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~porta_we_reg                                                                                                                        ;
; -2.690 ; 1.000        ; 3.690          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~portb_re_reg                                                                                                                        ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                  ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~porta_address_reg1                                                                                                                  ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~porta_address_reg2                                                                                                                  ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~porta_address_reg3                                                                                                                  ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~porta_address_reg4                                                                                                                  ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~porta_address_reg5                                                                                                                  ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~porta_address_reg6                                                                                                                  ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~porta_address_reg7                                                                                                                  ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~porta_address_reg8                                                                                                                  ;
; -2.690 ; 1.000        ; 3.690          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~portb_address_reg0                                                                                                                  ;
; -2.690 ; 1.000        ; 3.690          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~portb_address_reg1                                                                                                                  ;
; -2.690 ; 1.000        ; 3.690          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~portb_address_reg2                                                                                                                  ;
; -2.690 ; 1.000        ; 3.690          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~portb_address_reg3                                                                                                                  ;
; -2.690 ; 1.000        ; 3.690          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~portb_address_reg4                                                                                                                  ;
; -2.690 ; 1.000        ; 3.690          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~portb_address_reg5                                                                                                                  ;
; -2.690 ; 1.000        ; 3.690          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~portb_address_reg6                                                                                                                  ;
; -2.690 ; 1.000        ; 3.690          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~portb_address_reg7                                                                                                                  ;
; -2.690 ; 1.000        ; 3.690          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~portb_address_reg8                                                                                                                  ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~porta_datain_reg1                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~porta_datain_reg2                                                                                                                   ;
; -2.690 ; 1.000        ; 3.690          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v7p3:auto_generated|ram_block1a18~porta_datain_reg3                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; cnt_incr:inst1|CNTVAL[6]                                                                                                                                                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]                                                                                                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[7]                                                                                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]                                                                                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[6]                                                                                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; cnt_incr:inst1|CNTVAL[5]                                                                                                                                                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_jri:auto_generated|dffe1a[0]                                                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; cnt_incr:inst1|CNTVAL[4]                                                                                                                                                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; cnt_incr:inst1|CNTVAL[3]                                                                                                                                                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; cnt_incr:inst1|CNTVAL[2]                                                                                                                                                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; cnt_incr:inst1|CNTVAL[1]                                                                                                                                                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; cnt_incr:inst1|CNTVAL[0]                                                                                                                                                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[8]                                                                                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|HUB_BYPASS_REG                                                                                                                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]                                                                                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]                                                                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|hub_tdo_reg                                                                                                                                                                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]                                                                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5]                                                                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7]                                                                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]                                                                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]                                                                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; -2.365 ; -225.971      ;
; CLK50               ; -1.598 ; -132.480      ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Hold Summary            ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; -0.620 ; -25.072       ;
; CLK50               ; 0.182  ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLK50               ; -2.155 ; -122.548      ;
; altera_reserved_tck ; -1.300 ; -220.543      ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.533 ; 0.000         ;
; CLK50               ; 2.820 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Pulse  ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Period ; CLK50               ; Rise       ; CLK50                                                                                                                                                                                                                                                                                                  ;
; -3.000 ; 1.000        ; 4.000          ; Period ; altera_reserved_tck ; Rise       ; altera_reserved_tck                                                                                                                                                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; cnt_incr:inst1|CNTVAL[6]                                                                                                                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]                                                                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[7]                                                                                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff  ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]                                                                                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[6]                                                                                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; cnt_incr:inst1|CNTVAL[5]                                                                                                                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_jri:auto_generated|dffe1a[0]                                                                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; cnt_incr:inst1|CNTVAL[4]                                                                                                                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; cnt_incr:inst1|CNTVAL[3]                                                                                                                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; cnt_incr:inst1|CNTVAL[2]                                                                                                                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; cnt_incr:inst1|CNTVAL[1]                                                                                                                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; sine_rom:inst4|altsyncram:Ram0_rtl_0|altsyncram_od81:auto_generated|ram_block1a0~porta_address_reg6                                                                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; cnt_incr:inst1|CNTVAL[0]                                                                                                                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; sine_rom:inst4|altsyncram:Ram0_rtl_0|altsyncram_od81:auto_generated|ram_block1a0~porta_re_reg                                                                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; sine_rom:inst4|altsyncram:Ram0_rtl_0|altsyncram_od81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; sine_rom:inst4|altsyncram:Ram0_rtl_0|altsyncram_od81:auto_generated|ram_block1a0~porta_address_reg1                                                                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; sine_rom:inst4|altsyncram:Ram0_rtl_0|altsyncram_od81:auto_generated|ram_block1a0~porta_address_reg2                                                                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; sine_rom:inst4|altsyncram:Ram0_rtl_0|altsyncram_od81:auto_generated|ram_block1a0~porta_address_reg3                                                                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; sine_rom:inst4|altsyncram:Ram0_rtl_0|altsyncram_od81:auto_generated|ram_block1a0~porta_address_reg4                                                                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; sine_rom:inst4|altsyncram:Ram0_rtl_0|altsyncram_od81:auto_generated|ram_block1a0~porta_address_reg5                                                                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[8]                                                                                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|HUB_BYPASS_REG                                                                                                                                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]                                                                                                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]                                                                                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|hub_tdo_reg                                                                                                                                                                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]                                                                                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5]                                                                                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7]                                                                                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]                                                                                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]                                                                                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]                                                                                                                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]                                                                                                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]                                                                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|CLR_SIGNAL                                                                                                                                                                                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3]                                                                                                                                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6]                                                                                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]                                                                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_dffex:RESET|Q[0]                                                                                                                                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1]                                                                                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[8]                                                                                                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_jri:auto_generated|dffe1a[3]                                                                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[5]                                                                                                                                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4]                                                                                                                                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2]                                                                                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|OK_TO_UPDATE_IR_Q                                                                                                                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[0]                                                                                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[1]                                                                                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[0]                                                                                                                                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1]                                                                                                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[7]                                                                                                                                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]                                                                                                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2]                                                                                                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1]                                                                                                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|jtag_debug_mode_usr0                                                                                                                                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9]                                                                                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[4]                                                                                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[5]                                                                                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[3]                                                                                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[2]                                                                                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|xq[1]                                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_oei:auto_generated|counter_reg_bit[4]                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_oei:auto_generated|counter_reg_bit[3]                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Period ; CLK50               ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[0][0]                                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[3]                                                                                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]                                                                                                                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2]                                                                                                                                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[2]                                                                                                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]                                                                                                                                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[6]                                                                                                                                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15]                                                                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]                                                                                                                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]                                                                                                                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]                                                                                                                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]                                                                                                                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1]                                                                                                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[2]                                                                                                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]                                                                                                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[0]                                                                                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Period ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|xq[0]                                                                                                                                                                                ;
+--------+--------------+----------------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                ;
+---------------------+--------------+---------------+----------------+------------------+--------+--------------+--------------------+--------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin                 ; I/O Standard ; Near Series R ; Near Pull-up R ; Near Pull-down R ; Near C ; Tline Length ; Tline L per Length ; Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------------+--------------+---------------+----------------+------------------+--------+--------------+--------------------+--------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; RAOUT[6]            ; 2.5 V        ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAOUT[5]            ; 2.5 V        ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAOUT[4]            ; 2.5 V        ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAOUT[3]            ; 2.5 V        ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAOUT[2]            ; 2.5 V        ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAOUT[1]            ; 2.5 V        ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAOUT[0]            ; 2.5 V        ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ROMOUT[7]           ; 2.5 V        ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ROMOUT[6]           ; 2.5 V        ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ROMOUT[5]           ; 2.5 V        ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ROMOUT[4]           ; 2.5 V        ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ROMOUT[3]           ; 2.5 V        ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ROMOUT[2]           ; 2.5 V        ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ROMOUT[1]           ; 2.5 V        ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ROMOUT[0]           ; 2.5 V        ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~       ; 2.5 V        ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------------+--------------+---------------+----------------+------------------+--------+--------------+--------------------+--------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+-------------------------------------+-------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+------------------------------------+------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Margin on Rise at FPGA Pin ; Ringback Margin on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Margin on Rise at Far-end ; Ringback Margin on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+-------------------------------------+-------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+------------------------------------+------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; RAOUT[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.33 V                       ; 1.03e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                             ; 0.0174 V                            ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.33 V                      ; 1.03e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                            ; 0.0174 V                           ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; RAOUT[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.33 V                       ; 1.03e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                             ; 0.0174 V                            ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.33 V                      ; 1.03e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                            ; 0.0174 V                           ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; RAOUT[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.33 V                       ; 1.03e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                             ; 0.0174 V                            ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.33 V                      ; 1.03e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                            ; 0.0174 V                           ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; RAOUT[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.33 V                       ; 1.03e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                             ; 0.0174 V                            ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.33 V                      ; 1.03e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                            ; 0.0174 V                           ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; RAOUT[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.33 V                       ; 1.03e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                             ; 0.0174 V                            ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.33 V                      ; 1.03e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                            ; 0.0174 V                           ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; RAOUT[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.33 V                       ; 7.09e-007 V                  ; 2.33 V              ; -0.00342 V          ; 0.163 V                             ; 0.0732 V                            ; 3.33e-009 s                 ; 3.13e-009 s                 ; Yes                        ; Yes                        ; 2.33 V                      ; 7.09e-007 V                 ; 2.33 V             ; -0.00342 V         ; 0.163 V                            ; 0.0732 V                           ; 3.33e-009 s                ; 3.13e-009 s                ; Yes                       ; Yes                       ;
; RAOUT[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.33 V                       ; 7.09e-007 V                  ; 2.35 V              ; -0.00804 V          ; 0.102 V                             ; 0.0215 V                            ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.33 V                      ; 7.09e-007 V                 ; 2.35 V             ; -0.00804 V         ; 0.102 V                            ; 0.0215 V                           ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; ROMOUT[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.33 V                       ; 1.03e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                             ; 0.0174 V                            ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.33 V                      ; 1.03e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                            ; 0.0174 V                           ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; ROMOUT[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.33 V                       ; 7.09e-007 V                  ; 2.35 V              ; -0.00804 V          ; 0.102 V                             ; 0.0215 V                            ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.33 V                      ; 7.09e-007 V                 ; 2.35 V             ; -0.00804 V         ; 0.102 V                            ; 0.0215 V                           ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; ROMOUT[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.33 V                       ; 1.03e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                             ; 0.0174 V                            ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.33 V                      ; 1.03e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                            ; 0.0174 V                           ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; ROMOUT[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.33 V                       ; 7.09e-007 V                  ; 2.35 V              ; -0.00804 V          ; 0.102 V                             ; 0.0215 V                            ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.33 V                      ; 7.09e-007 V                 ; 2.35 V             ; -0.00804 V         ; 0.102 V                            ; 0.0215 V                           ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; ROMOUT[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.33 V                       ; 1.03e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                             ; 0.0174 V                            ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.33 V                      ; 1.03e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                            ; 0.0174 V                           ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; ROMOUT[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.33 V                       ; 1.03e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                             ; 0.0174 V                            ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.33 V                      ; 1.03e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                            ; 0.0174 V                           ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; ROMOUT[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.33 V                       ; 7.09e-007 V                  ; 2.35 V              ; -0.00804 V          ; 0.102 V                             ; 0.0215 V                            ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.33 V                      ; 7.09e-007 V                 ; 2.35 V             ; -0.00804 V         ; 0.102 V                            ; 0.0215 V                           ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; ROMOUT[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.33 V                       ; 7.09e-007 V                  ; 2.36 V              ; -0.0046 V           ; 0.0974 V                            ; 0.012 V                             ; 4.4e-010 s                  ; 4.15e-010 s                 ; Yes                        ; Yes                        ; 2.33 V                      ; 7.09e-007 V                 ; 2.36 V             ; -0.0046 V          ; 0.0974 V                           ; 0.012 V                            ; 4.4e-010 s                 ; 4.15e-010 s                ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.85e-006 V                  ; 3.1 V               ; -0.00589 V          ; 0.0929 V                            ; 0.155 V                             ; 8.35e-010 s                 ; 1.96e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 7.85e-006 V                 ; 3.1 V              ; -0.00589 V         ; 0.0929 V                           ; 0.155 V                            ; 8.35e-010 s                ; 1.96e-009 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-006 V                  ; 3.14 V              ; -0.115 V            ; 0.133 V                             ; 0.318 V                             ; 3.02e-010 s                 ; 2.85e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-006 V                 ; 3.14 V             ; -0.115 V           ; 0.133 V                            ; 0.318 V                            ; 3.02e-010 s                ; 2.85e-010 s                ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.16e-007 V                  ; 2.35 V              ; -0.00545 V          ; 0.199 V                             ; 0.0313 V                            ; 5.31e-010 s                 ; 7.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 9.16e-007 V                 ; 2.35 V             ; -0.00545 V         ; 0.199 V                            ; 0.0313 V                           ; 5.31e-010 s                ; 7.56e-010 s                ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+-------------------------------------+-------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+------------------------------------+------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+-------------------------------------+-------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+------------------------------------+------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Margin on Rise at FPGA Pin ; Ringback Margin on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Margin on Rise at Far-end ; Ringback Margin on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+-------------------------------------+-------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+------------------------------------+------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; RAOUT[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.03e-009 V                  ; 2.72 V              ; -0.0357 V           ; 0.17 V                              ; 0.0977 V                            ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 9.03e-009 V                 ; 2.72 V             ; -0.0357 V          ; 0.17 V                             ; 0.0977 V                           ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; RAOUT[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.03e-009 V                  ; 2.72 V              ; -0.0357 V           ; 0.17 V                              ; 0.0977 V                            ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 9.03e-009 V                 ; 2.72 V             ; -0.0357 V          ; 0.17 V                             ; 0.0977 V                           ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; RAOUT[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.03e-009 V                  ; 2.72 V              ; -0.0357 V           ; 0.17 V                              ; 0.0977 V                            ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 9.03e-009 V                 ; 2.72 V             ; -0.0357 V          ; 0.17 V                             ; 0.0977 V                           ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; RAOUT[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.03e-009 V                  ; 2.72 V              ; -0.0357 V           ; 0.17 V                              ; 0.0977 V                            ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 9.03e-009 V                 ; 2.72 V             ; -0.0357 V          ; 0.17 V                             ; 0.0977 V                           ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; RAOUT[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.03e-009 V                  ; 2.72 V              ; -0.0357 V           ; 0.17 V                              ; 0.0977 V                            ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 9.03e-009 V                 ; 2.72 V             ; -0.0357 V          ; 0.17 V                             ; 0.0977 V                           ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; RAOUT[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.08e-008 V                  ; 2.64 V              ; -0.0119 V           ; 0.203 V                             ; 0.172 V                             ; 2.37e-009 s                 ; 2.18e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 1.08e-008 V                 ; 2.64 V             ; -0.0119 V          ; 0.203 V                            ; 0.172 V                            ; 2.37e-009 s                ; 2.18e-009 s                ; No                        ; Yes                       ;
; RAOUT[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.08e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.145 V                             ; 0.0669 V                            ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 1.08e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.145 V                            ; 0.0669 V                           ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; ROMOUT[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.03e-009 V                  ; 2.72 V              ; -0.0357 V           ; 0.17 V                              ; 0.0977 V                            ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 9.03e-009 V                 ; 2.72 V             ; -0.0357 V          ; 0.17 V                             ; 0.0977 V                           ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; ROMOUT[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.08e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.145 V                             ; 0.0669 V                            ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 1.08e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.145 V                            ; 0.0669 V                           ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; ROMOUT[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.03e-009 V                  ; 2.72 V              ; -0.0357 V           ; 0.17 V                              ; 0.0977 V                            ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 9.03e-009 V                 ; 2.72 V             ; -0.0357 V          ; 0.17 V                             ; 0.0977 V                           ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; ROMOUT[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.08e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.145 V                             ; 0.0669 V                            ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 1.08e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.145 V                            ; 0.0669 V                           ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; ROMOUT[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.03e-009 V                  ; 2.72 V              ; -0.0357 V           ; 0.17 V                              ; 0.0977 V                            ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 9.03e-009 V                 ; 2.72 V             ; -0.0357 V          ; 0.17 V                             ; 0.0977 V                           ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; ROMOUT[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.03e-009 V                  ; 2.72 V              ; -0.0357 V           ; 0.17 V                              ; 0.0977 V                            ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 9.03e-009 V                 ; 2.72 V             ; -0.0357 V          ; 0.17 V                             ; 0.0977 V                           ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; ROMOUT[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.08e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.145 V                             ; 0.0669 V                            ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 1.08e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.145 V                            ; 0.0669 V                           ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; ROMOUT[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.08e-008 V                  ; 2.72 V              ; -0.0411 V           ; 0.168 V                             ; 0.0908 V                            ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 1.08e-008 V                 ; 2.72 V             ; -0.0411 V          ; 0.168 V                            ; 0.0908 V                           ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.87e-007 V                  ; 3.53 V              ; -0.0233 V           ; 0.379 V                             ; 0.261 V                             ; 5.09e-010 s                 ; 1.44e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 4.87e-007 V                 ; 3.53 V             ; -0.0233 V          ; 0.379 V                            ; 0.261 V                            ; 5.09e-010 s                ; 1.44e-009 s                ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.53e-008 V                  ; 3.66 V              ; -0.241 V            ; 0.408 V                             ; 0.303 V                             ; 1.57e-010 s                 ; 2.12e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 6.53e-008 V                 ; 3.66 V             ; -0.241 V           ; 0.408 V                            ; 0.303 V                            ; 1.57e-010 s                ; 2.12e-010 s                ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; -1.43e-005 V                 ; 2.7 V               ; -0.0125 V           ; 0.272 V                             ; 0.0342 V                            ; 3.19e-010 s                 ; 4.96e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; -1.43e-005 V                ; 2.7 V              ; -0.0125 V          ; 0.272 V                            ; 0.0342 V                           ; 3.19e-010 s                ; 4.96e-010 s                ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+-------------------------------------+-------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+------------------------------------+------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 2645     ; 0        ; 35       ; 1        ;
; CLK50               ; altera_reserved_tck ; 46       ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; CLK50               ; 220      ; 0        ; 0        ; 0        ;
; CLK50               ; CLK50               ; 2279     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 2645     ; 0        ; 35       ; 1        ;
; CLK50               ; altera_reserved_tck ; 46       ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; CLK50               ; 220      ; 0        ; 0        ; 0        ;
; CLK50               ; CLK50               ; 2279     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 496      ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; CLK50               ; 114      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 496      ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; CLK50               ; 114      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No LVDS transmitter found in design.


---------------
; Report RSKM ;
---------------
No LVDS receiver found in design.


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 92    ; 92   ;
; Unconstrained Output Ports      ; 31    ; 31   ;
; Unconstrained Output Port Paths ; 143   ; 143  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Full Version
    Info: Processing started: Sat Nov 16 13:35:43 2013
Info: Command: quartus_sta start_lab -c start_lab
Info: qsta_default_script.tcl version: 25.0.1.4
Critical Warning: SDC file not found: 'start_lab.sdc'. An SDC file is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the compiler will not properly optimize the design
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -waveform {0.000 0.500} -name {CLK50} {CLK50}
    Info: create_clock -period 1.000 -waveform {0.000 0.500} -name {altera_reserved_tck} {altera_reserved_tck}
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -3.676
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.676      -616.944 altera_reserved_tck 
    Info:    -3.635      -337.869 CLK50 
Info: Worst-case hold slack is -0.862
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.862       -33.904 altera_reserved_tck 
    Info:     0.372         0.000 CLK50 
Info: Worst-case recovery slack is -4.241
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -4.241      -241.392 CLK50 
    Info:    -2.937      -527.658 altera_reserved_tck 
Info: Worst-case removal slack is 0.951
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.951         0.000 altera_reserved_tck 
    Info:     4.757         0.000 CLK50 
Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details.
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Warning: Timing characteristics of device EP3C16F484C6 are preliminary
Info: Delay annotation completed successfully
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -3.242
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.242      -520.645 altera_reserved_tck 
    Info:    -3.168      -284.034 CLK50 
Info: Worst-case hold slack is -0.773
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.773       -30.448 altera_reserved_tck 
    Info:     0.353         0.000 CLK50 
Info: Worst-case recovery slack is -3.693
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.693      -210.122 CLK50 
    Info:    -2.518      -448.857 altera_reserved_tck 
Info: Worst-case removal slack is 0.850
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.850         0.000 altera_reserved_tck 
    Info:     4.279         0.000 CLK50 
Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details.
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Warning: Timing characteristics of device EP3C16F484C6 are preliminary
Info: Delay annotation completed successfully
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -2.365
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.365      -225.971 altera_reserved_tck 
    Info:    -1.598      -132.480 CLK50 
Info: Worst-case hold slack is -0.620
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.620       -25.072 altera_reserved_tck 
    Info:     0.182         0.000 CLK50 
Info: Worst-case recovery slack is -2.155
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.155      -122.548 CLK50 
    Info:    -1.300      -220.543 altera_reserved_tck 
Info: Worst-case removal slack is 0.533
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.533         0.000 altera_reserved_tck 
    Info:     2.820         0.000 CLK50 
Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Allocated 221 megabytes of memory during processing
    Info: Processing ended: Sat Nov 16 13:35:45 2013
    Info: Elapsed time: 00:00:02


