# DWM simulator
## A Spintronic Processing-In-Memory Simulator for Racetracks {**SPIMulator**}.



### Project Setup:
* The SPIMulator was written in python version 3.8.
* SPIMulator does not require any exterrnal pip downloads. It can run in itself after download. 
* SPIMulator.py is the main file where we read the intruction(.text) files. So, the instruction files needs to be initialized here every time we run a new algorithm.
* config.py is the congiguration file where we can change the TRd size.

### Getting Started:
  1. Clone the SPIMulator repository to your local machine:
  2. Change to the SPIMulator directory:
  3. Create a virtual environment (recommended):
  4. Install the required Python packages:
  5. In the SPIMulator directory find the config file:
     *Explore the config.py file to customize SPIMulator to your specific requirements. This file allows you to define the parameters of domain wall memory cells, memory architecture, and simulation          parameters.*
  6. In the main_controller change the __performance parameters__ to the require configuration for each instruction. This will impact the cycle and energy count.
  7. To customize the energy value for each instruction type change the __perform param__ at the end of the file.
  
### Domain wall memory 
For this project we have a memory with 32 tracks and 512 nanowires.


### Instruction sets
The general format is "CPIM DST SRC OP BLOCKSIZE WRITE_OPERATION".

DST is the destination address which can be from $0 to $511.

SRC is the source address which can be from $0 to $511.

BLOCKSIZE is the number of nanowires used which is 512 for our case.

### Below is the list of "WRITE_OPERATION":

### A) Write operations :

**i) Write: â€˜0â€™** is one of the types of write (â€˜write_opâ€™) operation that will overwrite at the
destination â€˜dstâ€™ after the TRd head or tail aligns with the â€˜dstâ€™ address. The data from the
local buffer is overwrites the data at the â€˜dstâ€™ address and thus any previous information at
â€˜dstâ€™ will be lost. This instruction is to be used adjoined with other operational instructions such as â€˜ANDâ€™, â€˜SHLâ€™, ADD etc. The result after performing any operations at â€˜srcâ€™ is stored
in the local buffer temporarily and then overwritten at â€˜dstâ€™ according to â€™0â€™.

**ii) Transverse write at AP0: â€˜1â€™** is a special type of write operation which represents transverse
write at â€˜AP 0â€™. This means that the data present within the TRd is shifted towards â€˜AP
1â€™ by one row and then the shifted data is written at â€˜dstâ€™ address. In doing so, the data at
â€˜AP 1â€™ will be lost. This instruction is issued when there is a need to shift place data while
keeping the head at the same address or to clear out old data.

**iii) Transverse write at AP1: â€˜2â€™** is a special type of write operation which represents transverse
write at â€˜AP 1â€™. Similar to the above command, except data is shifted into AP1 and the data
at â€˜AP 0â€™ is lost instead.

**iv) Transverse write at AP0 shift to bottom extremity: â€˜3â€™** represents transverse write at â€˜AP
0â€™, but instead of deleting the data at â€˜AP 1â€™, it pushes it down by one row beyond the
TR distance. This means that the entire data starting from â€˜AP 0â€™, is shifted down by one address until the end of the nanowire. In doing so only, the last row of data at the end of
the nanowire (512) will be lost when issued with this command.

**v) Transverse write at AP1 shift to top extremity: â€˜4â€™** represents transverse write at â€˜AP 1â€™ and
pushes the data at the track beyond the TR distance (aboveâ€˜AP 0â€™) towards the top. This
means all addresses beyond the TRd will be shifted up by one, with the top row being
deleted entirely.

**vi) Transverse write at AP0 shift to top extremity: â€˜5â€™** represents transverse write at â€˜AP 0â€™ and
pushes the data up the track (above AP0) by one row. This will result in all data above â€˜AP
0â€™ being shifted up by one, and the data at address 0 is lost.

**vii) Transverse write at AP1 shift to bottom extremity: â€˜6â€™** represents transverse write at â€˜AP 1â€™
and pushes the data towards the bottom of the track below the TRd. This means that the
data below â€˜AP 1â€™ will be shifted downwards. In doing so only, the data at address 32 is
deleted.

### Below is the list of INSTRUCTIONS "OP":

### B) Basic Memory Operations :

**i) â€˜STOREâ€™:** When issued with this instruction, the "data" is loaded from the CPU to the local
buffer and then is written according to the write_op (0 - 6) after the TRd AP 0 or AP 1 aligns
with the destination â€™dstâ€™ address. The peculiarity of this instruction is that the CPU data to
be loaded can be supplied with the instruction. For example, " cpim $96 0xA24B791CEF6
STORE 512 0 " implies that Data=0xA24B791CEF6 will be written at address $96 after the
closest of the APâ€™s aligns with $96.

**ii) â€˜COPYâ€™:** When issued with this instruction, the closest of the access points will first align
with the source â€™srcâ€™ address, and then the "data" is read from the source â€™srcâ€™ address to
the local buffer. The read data in the local buffer is then written according to the write_op
(0 - 6) after the TRd AP 0 or AP 1 aligns with the destination â€™dstâ€™ address. The different
types of write_op (0 - 6) will be discussed in more detail in the following paragraphs. The
peculiarity of this instruction is that it reads the â€™scrâ€™ first and then writes the read data.
For example, " cpim $96 $12 COPY 512 0 " implies that source address â€™scrâ€™ $12 will be
read and transferred to the local buffer. Then it will be written at â€™dstâ€™ address $96 after
the closest of the APâ€™s aligns with the source address $12 and the destination address $96,
respectively.

**ii) â€˜SHLâ€™ (logical shift left)** represents the left shift of each bit at the â€˜srcâ€™. This instruction
comes in 3 forms: SHL1, SHL8, and SHL32. When issuing any of the above, SPIMulatorâ€™s
first step is to read at â€˜scrâ€™ address by using the intelligent alignment of the TRd access port
and then the number of shifts required. The data is then read to the row buffer and shifted
by the instructed number. Data at the left extremity is lost, and 0â€™s are added to the right
extremity. This operation is conducted in the source address, and then the result is stored
temporarily in the local buffer till the write instruction is executed. The write instruction is
always accompanied with â€˜SHLâ€™ instruction. An example for this instruction " cpim $32 $0
SHL1 512 0 " will first align either of the APâ€™s nearest to $0 and data will be left shifted by
1 bit. The shifted data will be in the local buffer before it is overwritten into the destination
address $32.

**iv) â€˜SHRâ€™ (logical shift right)**
represents the right shift of each bit at the â€˜srcâ€™ address. This
instruction comes in 3 forms: SHR1, SHR8, and SHR32. When issuing any of the above,
SPIMulatorâ€™s first reads the â€˜scrâ€™ address by using the intelligent alignment of the TRd
access port and then determines the amount to be shifted. The data is then read to the local
buffer and shifted by the desired amount. Data at the right extremity is lost, and 0â€™s are
added to the left extremity. This operation is conducted in the source address, and then
the result is stored temporarily in the local buffer till the write instruction is executed. The write instruction is always accompanied with â€˜SHRâ€™ instruction. An example for this
instruction is " cpim $32 $0 SHR8 512 0 " which will first align either of the APâ€™s nearest
to $0 and data will be right shifted by 8 bits. The shifted data will be in the local buffer
before it is overwritten into the destination address $32.

**v) â€˜R AP0 and R AP1â€™**
represents a simple read instruction at the src location after aligning
either â€™AP 0â€™ or â€™AP 1â€™ access port which is the head or tail of TRd with src. Although this
instruction is not mentioned in the cpim instruction set the table, it is important to have
these options so as to issue a simple read command when necessary. An example of this
instruction is " read $12 AP0 ", which will align the access port AP 0 with source address
$12 and then copies the data into the local buffer. These instructions can be helpful when
data is required to be moved out of the Domain Wall Memory to the CPU. 

### C) Logical and Arithmetic Operations :

**i) {â€˜ANDâ€™, â€˜ORâ€™, â€˜XORâ€™, â€˜XNORâ€™, â€˜NANDâ€™, â€˜NORâ€™, â€˜NOTâ€™}** represents the logical operation â€˜andâ€™,
â€˜orâ€™, â€˜xorâ€™, â€˜xnorâ€™, â€˜nandâ€™, â€˜norâ€™, â€˜notâ€™ individually when issued with the cpim instruction.
The operation takes place among the operands present between the TR distance after
aligning the access port â€™AP 0â€™ with the source address â€˜srcâ€™. The result of the operation is
temporarily stored in the local buffer till it is written according to the last three bits (0-6)
of the instruction to the destination â€˜dstâ€™ address. An example of logical operations is: "
cpim $32 $0 and 511 0 " in which the â€˜andâ€™ operation is executed from source address
â€˜srcâ€™ location to the TR size. The result is then stored in the local buffer and overwritten at
the destination address â€˜dstâ€™.

**ii) â€˜CARRYâ€™ and â€˜CARRYPRIMEâ€™** are a special instructions which are required for the â€™ADDâ€™
and â€˜MULTâ€™ operations. They are normally not called by the users as they are not the part
of the arithmetic operations. But users can still have the option to call these instructions in
SPIMulator if they want to create custom functions that will require â€™CARRYâ€™ and â€™CARRYPRIMEâ€™
calculations. Both â€™CARRYâ€™ and â€™CARRYPRIMEâ€™ operations counts the number
of onesâ€™s within the TRd distance and will output 1 to the local buffer. â€™CARRYâ€™ outputs 1 when the number of 1 within the TRd is any of the following 2,3,6,7. â€™CARRYPRIMEâ€™
outputs 1 when the number of 1 within the TRd is any of the following 4,5,6,7. Example of
carry instruction is " cpim $32 $0 carry 511 1 " which issues a carry operation at source
address $0 and transverse writes at destination address at $0. Example of carryprime " cpim
$32 $0 carryprime 511 0 " which issues a carryprime operation at source address $0 and
overwrites at destination address at $0. The output from these instruction can be written in
any way according to the last â€™3 bitâ€™ of the instruction i.e (0-6).

**iii) â€˜ADDâ€™** represents the arithmetic â€™addition â€™ operation ğ´ + ğµ. We will show an example of an
addition operation for five operands for TRd = 7. It is important to note that we
can perform addition for (ğ‘‡ğ‘…ğ‘‘ âˆ’ 2) bits. Therefore, for our example, we can perform 5-bit
addition for TRd = 7. In step 1, a TR of ğ‘‘ğ‘¤ğ‘š0 (first nanowire) is conducted. ğ‘†0, which is
XOR of ğ‘0...ğ‘’0, (5-bit number) is computed by the PIM block, which is the blue bits between
the AP 0 and AP 1 access ports. Simultaneously, carry, ğ¶0, is computed and sent to the
right to the driver (AP 1) for ğ‘‘ğ‘¤ğ‘š1 (second nanowire) shown in orange and carry prime
ğ¶â€²
0 is sent to the left of the driver AP 0 for ğ‘‘ğ‘¤ğ‘š2 (3rd nanowire), shown in green in fig.
below. In step 2, a similar set of steps occurs, except the operations include ğ¶0 in addition to
ğ‘1...ğ‘’1. Then in step 3, TR is conducted over ğ¶â€²
0 , ğ‘2...ğ‘’2,ğ¶1, which is seven total elements.
We will continue to compute ğ‘†, ğ¶ and ğ¶â€² for every nanowire till the 3rd last nanowire (509)
is reached. In the general case, for step k+1 (i.e., ğ‘‘ğ‘¤ğ‘šğ‘˜ ), TR is conducted over ğ¶â€²
(ğ‘˜ âˆ’ 2),
ğ‘ğ‘˜ ...ğ‘’ğ‘˜ , ğ¶(ğ‘˜ âˆ’ 1) with ğ‘†ğ‘˜ written to ğ‘ğ‘œğ‘Ÿğ‘¡ğ¿ of ğ‘‘ğ‘¤ğ‘šğ‘˜ , ğ¶ğ‘˜ written to ğ‘ğ‘œğ‘Ÿğ‘¡ğ‘… of ğ‘‘ğ‘¤ğ‘š(ğ‘˜ + 1) and
ğ¶â€²
ğ‘˜ written to ğ‘ğ‘œğ‘Ÿğ‘¡ğ¿ of ğ‘‘ğ‘¤ğ‘š(ğ‘˜ + 2). Figure below is an example of addition for (TRD - 2) numbers
of operands placed in-between the Access Ports.

![Screen Shot 2023-02-21 at 11 37 50 AM](https://user-images.githubusercontent.com/41592723/220405600-e8425e0a-99d6-43eb-a039-e8fe4a170916.png)





**iv) â€˜MULTâ€™** represents the arithmetic â€˜multiplicationâ€™ operation ğ´ âˆ— ğµ. A foundational method
to compute ğ´ âˆ— ğµ is to sum A B times; e.g., for ğµ = 3, ğ´ âˆ— 3 can be computed as ğ´ + ğ´ + ğ´.
Thus, we can perform multiplication by making several additions. Even with a 5 operand
add, this method can quickly require many steps. Consider 9ğ´; this can be computed by
computing 5ğ´ in one step and then computing 5ğ´ + ğ´ + ğ´ + ğ´ + ğ´ in a second step. This
method could be improved by generating 5ğ´ in one additional step, then replicating 5ğ´ and
summing to compute 25ğ´, and so on, but this clearly scales poorly. One method to accelerate
this process is to shift the copies of A, so as to quickly achieve the precise partial products
that, when summed, produce the desired product. We have reserved our last DBC $15 for
the purpose of shifting copies of A and executing carry, carry prime and add operations on
the shifted copies of A. This is the reduction process, as shown in figure below. 

![Screen Shot 2023-02-21 at 11 41 36 AM](https://user-images.githubusercontent.com/41592723/220406554-b50905e7-f7a4-43d9-a95f-273c5861d014.png)


## AES Results:
In the example below we will show an end to end AES encryption for the following text and key:

**Text** = "0x54776F204F6E65204E696E652054776F"

**Key** = "0x5468617473206D79204B756E67204675"

We need 10 rounds of the following steps for a key size of 128 bits:
* Sub Byte
* Shift Row
* Mix Column
* Add Round key

**For the first round operation the following are the results of:**
* **SubByte:**

![image1](https://user-images.githubusercontent.com/41592723/220476891-f3af6d4e-f387-4f69-b61d-e9b6adadd75e.png)

* **Shift Row:**

![image2](https://user-images.githubusercontent.com/41592723/220476869-8ae6378a-9d88-4fd6-bc12-392ef8c74119.png)

* **Mix Column:**

![image3](https://user-images.githubusercontent.com/41592723/220476859-3f12b31d-d680-4403-bc53-3068615a6d48.png)


### These are the 10 keys generated after every round of operations:
#### Round 1 Operations:
![image4](https://user-images.githubusercontent.com/41592723/220475117-8a2748e1-bd91-4c0a-9070-26ecfad94517.png)

#### Round 2 Operations:
![image5](https://user-images.githubusercontent.com/41592723/220475101-d3d15261-1d04-4a24-80e4-db85bc5a5c7a.png)

#### Round 3 Operations:
![image6](https://user-images.githubusercontent.com/41592723/220475078-48f34cd6-b155-4b9d-8c3a-cf2530f1f0ae.png)

#### Round 4 Operations:
![image7](https://user-images.githubusercontent.com/41592723/220475030-b0371d55-8326-428d-bdab-867fe6f36ed3.png)

#### Round 5 Operations:
![image8](https://user-images.githubusercontent.com/41592723/220474983-54c46110-5013-4646-be70-eebe22e3b7d5.png)

#### Round 6 Operations:
![image9](https://user-images.githubusercontent.com/41592723/220474941-0fd10be8-cebc-4775-9489-73aa4521100e.png)

#### Round 7 Operations:
![image10](https://user-images.githubusercontent.com/41592723/220474901-1c6e7f05-704b-44a9-9c3a-0ee1d9762325.png)

#### Round 8 Operations:
![image11](https://user-images.githubusercontent.com/41592723/220474881-de335f16-86d9-4383-aba2-c0860ff32a01.png)

#### Round 9 Operations:
![image12](https://user-images.githubusercontent.com/41592723/220474792-e2f18fe4-0b4c-4904-a398-a4f68e3aa8c5.png)

#### Round 10 Operations:
![image13](https://user-images.githubusercontent.com/41592723/220474779-e28396fd-0725-443e-ac28-d2bfd88b71fc.png)

#### Cipher Text:
![image14](https://user-images.githubusercontent.com/41592723/220474766-a9efc7c8-e764-42a8-be55-2402ce3f4ea4.png)
























