Running: D:\study\logic_and_computer_design\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/msi1/Desktop/jizu/OExp07_CPUMore/Data_path_Data_path_sch_tb_isim_beh.exe -prj C:/Users/msi1/Desktop/jizu/OExp07_CPUMore/Data_path_Data_path_sch_tb_beh.prj work.Data_path_Data_path_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/msi1/Desktop/jizu/OExp07_CPUMore/xor32.v" into library work
Analyzing Verilog file "C:/Users/msi1/Desktop/jizu/OExp07_CPUMore/srl32.v" into library work
Analyzing Verilog file "C:/Users/msi1/Desktop/jizu/OExp07_CPUMore/SignalExt_32.v" into library work
Analyzing Verilog file "C:/Users/msi1/Desktop/jizu/OExp07_CPUMore/or_bit_32 .v" into library work
Analyzing Verilog file "C:/Users/msi1/Desktop/jizu/OExp07_CPUMore/or32.v" into library work
Analyzing Verilog file "C:/Users/msi1/Desktop/jizu/OExp07_CPUMore/nor32.v" into library work
Analyzing Verilog file "C:/Users/msi1/Desktop/jizu/OExp07_CPUMore/MUX8T1_32.v" into library work
Analyzing Verilog file "C:/Users/msi1/Desktop/jizu/OExp07_CPUMore/and32.v" into library work
Analyzing Verilog file "C:/Users/msi1/Desktop/jizu/OExp07_CPUMore/addc_32.v" into library work
Analyzing Verilog file "C:/Users/msi1/Desktop/jizu/OExp07_CPUMore/Regs.v" into library work
Analyzing Verilog file "C:/Users/msi1/Desktop/jizu/OExp07_CPUMore/REG32.v" into library work
Analyzing Verilog file "C:/Users/msi1/Desktop/jizu/OExp07_CPUMore/MUX4T1_32.v" into library work
Analyzing Verilog file "C:/Users/msi1/Desktop/jizu/OExp07_CPUMore/MUX2T1_5.v" into library work
Analyzing Verilog file "C:/Users/msi1/Desktop/jizu/OExp07_CPUMore/MUX2T1_32.v" into library work
Analyzing Verilog file "C:/Users/msi1/Desktop/jizu/OExp07_CPUMore/Ext_imm16.v" into library work
Analyzing Verilog file "C:/Users/msi1/Desktop/jizu/OExp07_CPUMore/ALU.vf" into library work
Analyzing Verilog file "C:/Users/msi1/Desktop/jizu/OExp07_CPUMore/add_32.v" into library work
Analyzing Verilog file "C:/Users/msi1/Desktop/jizu/OExp07_CPUMore/Data_path.vf" into library work
Analyzing Verilog file "C:/Users/msi1/Desktop/jizu/OExp07_CPUMore/datapath_test.v" into library work
Analyzing Verilog file "D:/study/logic_and_computer_design/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module add_32
Compiling module Ext_32
Compiling module MUX2T1_5
Compiling module MUX2T1_32
Compiling module REG32
Compiling module ADC32
Compiling module and32
Compiling module or32
Compiling module xor32
Compiling module nor32
Compiling module srl32
Compiling module or_bit_32
Compiling module MUX8T1_32
Compiling module SignalExt_32
Compiling module GND
Compiling module alu_MUSER_Data_path
Compiling module Regs
Compiling module VCC
Compiling module MUX4T1_32
Compiling module Data_path
Compiling module Data_path_Data_path_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\Data_path_Data_path_sch_tb_isim_beh.exe.sim\libPortability.dll".
Compiled 22 Verilog Units
Built simulation executable C:/Users/msi1/Desktop/jizu/OExp07_CPUMore/Data_path_Data_path_sch_tb_isim_beh.exe
Fuse Memory Usage: 28052 KB
Fuse CPU Usage: 531 ms
