#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Dec  3 12:38:10 2021
# Process ID: 19534
# Current directory: /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex
# Command line: vivado -notrace -source /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/kcu_gtwiz_quad226.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0_ex.tcl
# Log file: /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/vivado.log
# Journal file: /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/vivado.jou
#-----------------------------------------------------------
start_gui
source /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/kcu_gtwiz_quad226.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 6831.664 ; gain = 203.223 ; free physical = 111432 ; free virtual = 151902
INFO: [open_example_project] Importing original IP ...
import_ip: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 6833.875 ; gain = 0.004 ; free physical = 111413 ; free virtual = 151888
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Sourcing example extension scripts ...
WARNING: [IP_Flow 19-4832] The IP name 'gtwizard_ultrascale_0_in_system_ibert_0' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
create_ip: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 7222.465 ; gain = 380.586 ; free physical = 110925 ; free virtual = 151401
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'gtwizard_ultrascale_0_in_system_ibert_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gtwizard_ultrascale_0_in_system_ibert_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'gtwizard_ultrascale_0_in_system_ibert_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'gtwizard_ultrascale_0_in_system_ibert_0'...
generate_target: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 7232.371 ; gain = 2.969 ; free physical = 110927 ; free virtual = 151411
WARNING: [IP_Flow 19-4832] The IP name 'gtwizard_ultrascale_0_vio_0' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'gtwizard_ultrascale_0_vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gtwizard_ultrascale_0_vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'gtwizard_ultrascale_0_vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'gtwizard_ultrascale_0_vio_0'...
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0/xsim/gtwizard_ultrascale_0.sh'
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0/modelsim/gtwizard_ultrascale_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0/questa/gtwizard_ultrascale_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0/ies/gtwizard_ultrascale_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0/vcs/gtwizard_ultrascale_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0/riviera/gtwizard_ultrascale_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0/activehdl/gtwizard_ultrascale_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0/xcelium/gtwizard_ultrascale_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_in_system_ibert_0/xsim/gtwizard_ultrascale_0_in_system_ibert_0.sh'
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_in_system_ibert_0/modelsim/gtwizard_ultrascale_0_in_system_ibert_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_in_system_ibert_0/questa/gtwizard_ultrascale_0_in_system_ibert_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_in_system_ibert_0/ies/gtwizard_ultrascale_0_in_system_ibert_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_in_system_ibert_0/vcs/gtwizard_ultrascale_0_in_system_ibert_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_in_system_ibert_0/riviera/gtwizard_ultrascale_0_in_system_ibert_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_in_system_ibert_0/activehdl/gtwizard_ultrascale_0_in_system_ibert_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_in_system_ibert_0/xcelium/gtwizard_ultrascale_0_in_system_ibert_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_vio_0/xsim/gtwizard_ultrascale_0_vio_0.sh'
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_vio_0/modelsim/gtwizard_ultrascale_0_vio_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_vio_0/questa/gtwizard_ultrascale_0_vio_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_vio_0/ies/gtwizard_ultrascale_0_vio_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_vio_0/vcs/gtwizard_ultrascale_0_vio_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_vio_0/riviera/gtwizard_ultrascale_0_vio_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_vio_0/activehdl/gtwizard_ultrascale_0_vio_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_vio_0/xcelium/gtwizard_ultrascale_0_vio_0.sh'
export_ip_user_files: Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 7281.176 ; gain = 32.801 ; free physical = 110903 ; free virtual = 151391
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0
set_property -dict [list CONFIG.C_PROBE0_WIDTH {437}] [get_ips ila_0]
generate_target {instantiation_template} [get_files /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
generate_target all [get_files  /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/ila_0/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/ila_0/ila_0.xci]
launch_runs -jobs 20 ila_0_synth_1
[Fri Dec  3 13:06:16 2021] Launched ila_0_synth_1...
Run output will be captured here: /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.runs/ila_0_synth_1/runme.log
export_simulation -of_objects [get_files /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/ila_0/ila_0.xci] -directory /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts -ip_user_files_dir /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files -ipstatic_source_dir /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/modelsim} {questa=/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/questa} {ies=/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/ies} {xcelium=/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/xcelium} {vcs=/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/vcs} {riviera=/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clockManager
set_property -dict [list CONFIG.Component_Name {clockManager} CONFIG.USE_PHASE_ALIGNMENT {true} CONFIG.PRIM_IN_FREQ {300.000} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {40.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {80.000} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.CLKIN1_JITTER_PS {33.330000000000005} CONFIG.CLKOUT1_DRIVES {Buffer} CONFIG.CLKOUT2_DRIVES {Buffer} CONFIG.CLKOUT3_DRIVES {Buffer} CONFIG.CLKOUT4_DRIVES {Buffer} CONFIG.CLKOUT5_DRIVES {Buffer} CONFIG.CLKOUT6_DRIVES {Buffer} CONFIG.CLKOUT7_DRIVES {Buffer} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {16.000} CONFIG.MMCM_CLKIN1_PERIOD {3.333} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {24.000} CONFIG.MMCM_CLKOUT1_DIVIDE {12} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {177.713} CONFIG.CLKOUT1_PHASE_ERROR {121.733} CONFIG.CLKOUT2_JITTER {154.948} CONFIG.CLKOUT2_PHASE_ERROR {121.733}] [get_ips clockManager]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'clockManager' to 'clockManager' is not allowed and is ignored.
generate_target {instantiation_template} [get_files /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/clockManager/clockManager.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clockManager'...
update_compile_order -fileset sources_1
generate_target all [get_files  /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/clockManager/clockManager.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clockManager'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clockManager'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clockManager'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clockManager'...
catch { config_ip_cache -export [get_ips -all clockManager] }
export_ip_user_files -of_objects [get_files /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/clockManager/clockManager.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/clockManager/clockManager.xci]
launch_runs -jobs 20 clockManager_synth_1
[Fri Dec  3 13:07:59 2021] Launched clockManager_synth_1...
Run output will be captured here: /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.runs/clockManager_synth_1/runme.log
export_simulation -of_objects [get_files /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/clockManager/clockManager.xci] -directory /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts -ip_user_files_dir /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files -ipstatic_source_dir /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/modelsim} {questa=/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/questa} {ies=/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/ies} {xcelium=/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/xcelium} {vcs=/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/vcs} {riviera=/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0.xci' is already up-to-date
[Fri Dec  3 13:09:38 2021] Launched ila_0_synth_1, clockManager_synth_1, gtwizard_ultrascale_0_in_system_ibert_0_synth_1, gtwizard_ultrascale_0_vio_0_synth_1, synth_1...
Run output will be captured here:
ila_0_synth_1: /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.runs/ila_0_synth_1/runme.log
clockManager_synth_1: /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.runs/clockManager_synth_1/runme.log
gtwizard_ultrascale_0_in_system_ibert_0_synth_1: /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.runs/gtwizard_ultrascale_0_in_system_ibert_0_synth_1/runme.log
gtwizard_ultrascale_0_vio_0_synth_1: /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.runs/gtwizard_ultrascale_0_vio_0_synth_1/runme.log
synth_1: /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.runs/synth_1/runme.log
[Fri Dec  3 13:09:38 2021] Launched impl_1...
Run output will be captured here: /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7776.055 ; gain = 0.000 ; free physical = 110318 ; free virtual = 150870
open_hw_manager
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_PROBE0_WIDTH {440}] [get_ips ila_0]
generate_target all [get_files  /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/ila_0/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
generate_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 8007.715 ; gain = 0.000 ; free physical = 112902 ; free virtual = 153517
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
reset_run ila_0_synth_1
launch_runs -jobs 20 ila_0_synth_1
[Fri Dec  3 13:40:19 2021] Launched ila_0_synth_1...
Run output will be captured here: /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.runs/ila_0_synth_1/runme.log
export_simulation -of_objects [get_files /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/ila_0/ila_0.xci] -directory /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts -ip_user_files_dir /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files -ipstatic_source_dir /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/modelsim} {questa=/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/questa} {ies=/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/ies} {xcelium=/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/xcelium} {vcs=/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/vcs} {riviera=/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0.xci' is already up-to-date
[Fri Dec  3 13:41:15 2021] Launched ila_0_synth_1, synth_1...
Run output will be captured here:
ila_0_synth_1: /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.runs/ila_0_synth_1/runme.log
synth_1: /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.runs/synth_1/runme.log
[Fri Dec  3 13:41:15 2021] Launched impl_1...
Run output will be captured here: /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:13:42
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
[?1034h

****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-21:41:48
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308AB0E6E
set_property PROGRAM.FILE {/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.runs/impl_1/gtwizard_ultrascale_0_example_top.bit} [get_hw_devices xcku040_0]
set_property PROBES.FILE {/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.runs/impl_1/gtwizard_ultrascale_0_example_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.runs/impl_1/gtwizard_ultrascale_0_example_top.ltx} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'ila_i' at location 'uuid_052D5AA71ADF51A2B004AA8D5735AA85' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'gtwizard_ultrascale_0_vio_0_inst' at location 'uuid_29651C5239AB59FCAAA25225A6767F8B' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.runs/impl_1/gtwizard_ultrascale_0_example_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.runs/impl_1/gtwizard_ultrascale_0_example_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.runs/impl_1/gtwizard_ultrascale_0_example_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 9095.656 ; gain = 0.000 ; free physical = 113474 ; free virtual = 154121
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
INFO: [Labtools 27-1889] Uploading output probe values for VIO core [hw_vio_1]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"ila_i"}]]
pwd
/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex
source group_ports.tcl
# create_hw_probe -map {probe0[31:0]}   receiver_0[31:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[63:32]}  receiver_1[31:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[95:64]}   transmitter_0[31:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[127:96]}  transmitter_1[31:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[129:128]}  prbs_match_int[1:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[130]}  hb0_gtwiz_userclk_rx_usrclk2_int [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[131]}  hb0_gtwiz_userclk_rx_active_int [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[132]}  hb_gtwiz_reset_all_int [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[133]}  hb0_gtwiz_reset_rx_done_int [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[134]}  hb0_gtwiz_userclk_tx_usrclk2_int [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[135]}  hb0_gtwiz_userclk_tx_active_int [get_hw_ilas hw_ila_1]  
# create_hw_probe -map {probe0[136]} gtwiz_userclk_tx_reset_int [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[137]} gtwiz_userclk_tx_usrclk_int [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[138]} gtwiz_userclk_tx_usrclk2_int [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[139]} gtwiz_userclk_tx_active_int [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[140]} gtwiz_userclk_rx_reset_int [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[141]} gtwiz_userclk_rx_usrclk_int [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[142]} gtwiz_userclk_rx_usrclk2_int [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[143]} gtwiz_userclk_rx_active_int [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[161:144]} drpaddr_int[17:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[163:162]} drpclk_int[1:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[165:164]} drpdi_int[1:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[167:166]} drpen_int[1:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[169:168]} drpwe_int[1:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[171:170]} eyescanreset_int[1:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[173:172]} rx8b10ben_int[1:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[175:174]} rxcommadeten_int[1:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[177:176]} rxlpmen_int[1:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[179:178]} rxmcommaalignen_int[1:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[181:180]} rxpcommaalignen_int[1:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[187:182]} rxrate_int[11:0] [get_hw_ilas hw_ila_1]
ERROR: [Labtoolstcl 44-554] Bit width implied by 'name' option is '12' which is different from bit width '6' implied by '-map' option. Both bit width values must be the same.
source group_ports.tcl
# create_hw_probe -map {probe0[31:0]}   receiver_0[31:0] [get_hw_ilas hw_ila_1]
ERROR: [Labtoolstcl 44-535] Probe name 'receiver_0' already exists for device 'xcku040_0'.
source group_ports.tcl
# create_hw_probe -map {probe0[31:0]}   receiver_0[31:0] [get_hw_ilas hw_ila_1]
ERROR: [Labtoolstcl 44-535] Probe name 'receiver_0' already exists for device 'xcku040_0'.
pwd
/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex
save_wave_config {/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
pwd
/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex
source group_ports.tcl
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
# create_hw_probe -map {probe0[187:182]} rxrate_int[6:0] [get_hw_ilas hw_ila_1]
ERROR: [Labtoolstcl 44-691] No valid hw_ila option for command create_hw_probe.
delete_hw_probe [get_hw_probe rxrate_int]
WARNING: [Labtoolstcl 44-131] No matching hw_probes were found.
ERROR: [Labtoolstcl 44-536] Required <hw_probes> argument is empty.
source group_ports.tcl
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
# create_hw_probe -map {probe0[187:182]} rxrate_int[6:0] [get_hw_ilas hw_ila_1]
ERROR: [Labtoolstcl 44-691] No valid hw_ila option for command create_hw_probe.
source group_ports.tcl
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
# create_hw_probe -map {probe0[187:182]} rxrate_int[6:0] [get_hw_ilas hw_ila_1]
ERROR: [Labtoolstcl 44-691] No valid hw_ila option for command create_hw_probe.
close_project
****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Dec  3 14:04:47 2021...
open_project /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:13:42
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
[?1034h

****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-21:41:48
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308AB0E6E
set_property PROGRAM.FILE {/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.runs/impl_1/gtwizard_ultrascale_0_example_top.bit} [get_hw_devices xcku040_0]
set_property PROBES.FILE {/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.runs/impl_1/gtwizard_ultrascale_0_example_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.runs/impl_1/gtwizard_ultrascale_0_example_top.ltx} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"ila_i"}]]
set_property PROBES.FILE {/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.runs/impl_1/gtwizard_ultrascale_0_example_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.runs/impl_1/gtwizard_ultrascale_0_example_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.runs/impl_1/gtwizard_ultrascale_0_example_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 9301.457 ; gain = 0.000 ; free physical = 113407 ; free virtual = 154054
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
pwd
/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex
source group_ports.tcl
# create_hw_probe -map {probe0[189:188]} tx8b10ben_int[1:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[197:190]} txdiffctrl_int[7:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[207:198]} txpostcursor_int[9:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[217:208]} txprecursor_int[9:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[249:218]} drpdo_int[31:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[251:250]} drprdy_int[1:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[253:252]} gtpowergood_int[1:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[255:254]} rxbyteisaligned_int[1:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[257:256]} rxbyterealign_int[1:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[259:258]} rxcommadet_int[1:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[261:260]} rxpmaresetdone_int[1:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[263:262]} txpmaresetdone_int[1:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[279:264]}  ch0_rxctrl0_int[15:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[295:280]}  ch1_rxctrl0_int[15:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[311:296]}  ch0_rxctrl1_int[15:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[327:312]}  ch1_rxctrl1_int[15:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[335:328]}  ch0_rxctrl2_int[7:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[343:336]}  ch1_rxctrl2_int[7:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[351:344]}  ch0_rxctrl3_int[7:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[359:352]}  ch1_rxctrl3_int[7:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[375:360]}  ch0_txctrl0_int[15:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[391:376]}  ch1_txctrl0_int[15:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[407:392]}  ch0_txctrl1_int[15:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[423:408]}  ch1_txctrl1_int[15:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[431:424]}  ch0_txctrl2_int[7:0] [get_hw_ilas hw_ila_1]
# create_hw_probe -map {probe0[439:432]}  ch1_txctrl2_int[7:0] [get_hw_ilas hw_ila_1]
ch1_txctrl2_int
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {hb0_gtwiz_reset_rx_done_int} {hb0_gtwiz_userclk_rx_active_int} {hb0_gtwiz_userclk_rx_usrclk2_int} {hb0_gtwiz_userclk_tx_active_int} {hb0_gtwiz_userclk_tx_usrclk2_int} {hb_gtwiz_reset_all_int} {ila_data} {prbs_match_int} {receiver_0} {receiver_1} {rx8b10ben_int} {rxbyteisaligned_int} {rxbyterealign_int} {rxcommadet_int} {rxcommadeten_int} {rxlpmen_int} {rxmcommaalignen_int} {rxpcommaalignen_int} {rxpmaresetdone_int} {transmitter_0} {transmitter_1} {tx8b10ben_int} {txdiffctrl_int} {txpmaresetdone_int} {txpostcursor_int} {txprecursor_int} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"ila_i"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Dec-03 14:06:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"ila_i"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"ila_i"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Dec-03 14:06:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad226/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
close_project
open_project /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/odmb7_gtwiz_quad227/odmb7_gtwiz_quad227.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xcku035-ffva1156-1-c
close_project
open_project /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/odmb7_gtwiz_quad227/4channels_cntr1_CB_clk160/gtwizard_ultrascale_0_ex.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  3 15:00:35 2021...
