# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=aarch64-apple-darwin -run-pass=regbankselect -verify-machineinstrs %s -o - | FileCheck %s

...
---
name:            select_f32
alignment:       2
legalized:       true
tracksRegLiveness: true
machineFunctionInfo: {}
body:             |
  bb.0:
    liveins: $s0, $s1, $w0

    ; CHECK-LABEL: name: select_f32
    ; CHECK: liveins: $s0, $s1, $w0
    ; CHECK: [[COPY:%[0-9]+]]:gpr(s32) = COPY $w0
    ; CHECK: [[TRUNC:%[0-9]+]]:gpr(s1) = G_TRUNC [[COPY]](s32)
    ; CHECK: [[COPY1:%[0-9]+]]:fpr(s32) = COPY $s0
    ; CHECK: [[COPY2:%[0-9]+]]:fpr(s32) = COPY $s1
    ; CHECK: [[COPY3:%[0-9]+]]:fpr(s1) = COPY [[TRUNC]](s1)
    ; CHECK: [[SELECT:%[0-9]+]]:fpr(s32) = G_SELECT [[COPY3]](s1), [[COPY1]], [[COPY2]]
    ; CHECK: $s0 = COPY [[SELECT]](s32)
    ; CHECK: RET_ReallyLR implicit $s0
    %3:_(s32) = COPY $w0
    %0:_(s1) = G_TRUNC %3(s32)
    %1:_(s32) = COPY $s0
    %2:_(s32) = COPY $s1
    %4:_(s32) = G_SELECT %0(s1), %1, %2
    $s0 = COPY %4(s32)
    RET_ReallyLR implicit $s0

...
---
name:            select_f64
alignment:       2
legalized:       true
tracksRegLiveness: true
machineFunctionInfo: {}
body:             |
  bb.0:
    liveins: $d0, $d1, $w0

    ; CHECK-LABEL: name: select_f64
    ; CHECK: liveins: $d0, $d1, $w0
    ; CHECK: [[COPY:%[0-9]+]]:gpr(s32) = COPY $w0
    ; CHECK: [[TRUNC:%[0-9]+]]:gpr(s1) = G_TRUNC [[COPY]](s32)
    ; CHECK: [[COPY1:%[0-9]+]]:fpr(s64) = COPY $d0
    ; CHECK: [[COPY2:%[0-9]+]]:fpr(s64) = COPY $d1
    ; CHECK: [[COPY3:%[0-9]+]]:fpr(s1) = COPY [[TRUNC]](s1)
    ; CHECK: [[SELECT:%[0-9]+]]:fpr(s64) = G_SELECT [[COPY3]](s1), [[COPY1]], [[COPY2]]
    ; CHECK: $d0 = COPY [[SELECT]](s64)
    ; CHECK: RET_ReallyLR implicit $d0
    %3:_(s32) = COPY $w0
    %0:_(s1) = G_TRUNC %3(s32)
    %1:_(s64) = COPY $d0
    %2:_(s64) = COPY $d1
    %4:_(s64) = G_SELECT %0(s1), %1, %2
    $d0 = COPY %4(s64)
    RET_ReallyLR implicit $d0
