
14b_Sincronizando_Tarefas_Com_Queues2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005a9c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  08005c3c  08005c3c  00006c3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d00  08005d00  00007060  2**0
                  CONTENTS
  4 .ARM          00000008  08005d00  08005d00  00006d00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005d08  08005d08  00007060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005d08  08005d08  00006d08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005d0c  08005d0c  00006d0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08005d10  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004bf0  20000060  08005d70  00007060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004c50  08005d70  00007c50  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017ce3  00000000  00000000  00007090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034c3  00000000  00000000  0001ed73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001408  00000000  00000000  00022238  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f89  00000000  00000000  00023640  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003ac4  00000000  00000000  000245c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016ae2  00000000  00000000  0002808d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098281  00000000  00000000  0003eb6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d6df0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000058e4  00000000  00000000  000d6e34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  000dc718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000060 	.word	0x20000060
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005c24 	.word	0x08005c24

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000064 	.word	0x20000064
 80001dc:	08005c24 	.word	0x08005c24

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b08a      	sub	sp, #40	@ 0x28
 8000574:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000576:	f107 0314 	add.w	r3, r7, #20
 800057a:	2200      	movs	r2, #0
 800057c:	601a      	str	r2, [r3, #0]
 800057e:	605a      	str	r2, [r3, #4]
 8000580:	609a      	str	r2, [r3, #8]
 8000582:	60da      	str	r2, [r3, #12]
 8000584:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000586:	2300      	movs	r3, #0
 8000588:	613b      	str	r3, [r7, #16]
 800058a:	4b2d      	ldr	r3, [pc, #180]	@ (8000640 <MX_GPIO_Init+0xd0>)
 800058c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800058e:	4a2c      	ldr	r2, [pc, #176]	@ (8000640 <MX_GPIO_Init+0xd0>)
 8000590:	f043 0304 	orr.w	r3, r3, #4
 8000594:	6313      	str	r3, [r2, #48]	@ 0x30
 8000596:	4b2a      	ldr	r3, [pc, #168]	@ (8000640 <MX_GPIO_Init+0xd0>)
 8000598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800059a:	f003 0304 	and.w	r3, r3, #4
 800059e:	613b      	str	r3, [r7, #16]
 80005a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005a2:	2300      	movs	r3, #0
 80005a4:	60fb      	str	r3, [r7, #12]
 80005a6:	4b26      	ldr	r3, [pc, #152]	@ (8000640 <MX_GPIO_Init+0xd0>)
 80005a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005aa:	4a25      	ldr	r2, [pc, #148]	@ (8000640 <MX_GPIO_Init+0xd0>)
 80005ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80005b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80005b2:	4b23      	ldr	r3, [pc, #140]	@ (8000640 <MX_GPIO_Init+0xd0>)
 80005b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80005ba:	60fb      	str	r3, [r7, #12]
 80005bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005be:	2300      	movs	r3, #0
 80005c0:	60bb      	str	r3, [r7, #8]
 80005c2:	4b1f      	ldr	r3, [pc, #124]	@ (8000640 <MX_GPIO_Init+0xd0>)
 80005c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005c6:	4a1e      	ldr	r2, [pc, #120]	@ (8000640 <MX_GPIO_Init+0xd0>)
 80005c8:	f043 0301 	orr.w	r3, r3, #1
 80005cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80005ce:	4b1c      	ldr	r3, [pc, #112]	@ (8000640 <MX_GPIO_Init+0xd0>)
 80005d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005d2:	f003 0301 	and.w	r3, r3, #1
 80005d6:	60bb      	str	r3, [r7, #8]
 80005d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005da:	2300      	movs	r3, #0
 80005dc:	607b      	str	r3, [r7, #4]
 80005de:	4b18      	ldr	r3, [pc, #96]	@ (8000640 <MX_GPIO_Init+0xd0>)
 80005e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005e2:	4a17      	ldr	r2, [pc, #92]	@ (8000640 <MX_GPIO_Init+0xd0>)
 80005e4:	f043 0302 	orr.w	r3, r3, #2
 80005e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80005ea:	4b15      	ldr	r3, [pc, #84]	@ (8000640 <MX_GPIO_Init+0xd0>)
 80005ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ee:	f003 0302 	and.w	r3, r3, #2
 80005f2:	607b      	str	r3, [r7, #4]
 80005f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80005f6:	2200      	movs	r2, #0
 80005f8:	2120      	movs	r1, #32
 80005fa:	4812      	ldr	r0, [pc, #72]	@ (8000644 <MX_GPIO_Init+0xd4>)
 80005fc:	f000 fd98 	bl	8001130 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000600:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000604:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000606:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800060a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800060c:	2300      	movs	r3, #0
 800060e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000610:	f107 0314 	add.w	r3, r7, #20
 8000614:	4619      	mov	r1, r3
 8000616:	480c      	ldr	r0, [pc, #48]	@ (8000648 <MX_GPIO_Init+0xd8>)
 8000618:	f000 fc06 	bl	8000e28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800061c:	2320      	movs	r3, #32
 800061e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000620:	2301      	movs	r3, #1
 8000622:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000624:	2300      	movs	r3, #0
 8000626:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000628:	2300      	movs	r3, #0
 800062a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800062c:	f107 0314 	add.w	r3, r7, #20
 8000630:	4619      	mov	r1, r3
 8000632:	4804      	ldr	r0, [pc, #16]	@ (8000644 <MX_GPIO_Init+0xd4>)
 8000634:	f000 fbf8 	bl	8000e28 <HAL_GPIO_Init>

}
 8000638:	bf00      	nop
 800063a:	3728      	adds	r7, #40	@ 0x28
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}
 8000640:	40023800 	.word	0x40023800
 8000644:	40020000 	.word	0x40020000
 8000648:	40020800 	.word	0x40020800

0800064c <main>:
TaskHandle_t hum_task_handle, press_task_handle, receiver_handle;
QueueHandle_t xQueue;


int main(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b082      	sub	sp, #8
 8000650:	af02      	add	r7, sp, #8


  HAL_Init();
 8000652:	f000 fac5 	bl	8000be0 <HAL_Init>
  SystemClock_Config();
 8000656:	f000 f897 	bl	8000788 <SystemClock_Config>
  MX_GPIO_Init();
 800065a:	f7ff ff89 	bl	8000570 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800065e:	f000 fa23 	bl	8000aa8 <MX_USART2_UART_Init>

  xQueue = xQueueCreate(3,sizeof(Data_t));
 8000662:	2200      	movs	r2, #0
 8000664:	2102      	movs	r1, #2
 8000666:	2003      	movs	r0, #3
 8000668:	f002 fac1 	bl	8002bee <xQueueGenericCreate>
 800066c:	4603      	mov	r3, r0
 800066e:	4a12      	ldr	r2, [pc, #72]	@ (80006b8 <main+0x6c>)
 8000670:	6013      	str	r3, [r2, #0]

  /* Função que cria uma tarefa para controle do LED */
  xTaskCreate(ReceiverTask,"Tarefa_Receptor",128,NULL,osPriorityNormal,&receiver_handle);
 8000672:	4b12      	ldr	r3, [pc, #72]	@ (80006bc <main+0x70>)
 8000674:	9301      	str	r3, [sp, #4]
 8000676:	2318      	movs	r3, #24
 8000678:	9300      	str	r3, [sp, #0]
 800067a:	2300      	movs	r3, #0
 800067c:	2280      	movs	r2, #128	@ 0x80
 800067e:	4910      	ldr	r1, [pc, #64]	@ (80006c0 <main+0x74>)
 8000680:	4810      	ldr	r0, [pc, #64]	@ (80006c4 <main+0x78>)
 8000682:	f002 ff63 	bl	800354c <xTaskCreate>

  xTaskCreate(SenderTask,"Tarefa_Sensor_Umidade",128,(void *)&(xStructsToSend[0]),osPriorityAboveNormal,&hum_task_handle);
 8000686:	4b10      	ldr	r3, [pc, #64]	@ (80006c8 <main+0x7c>)
 8000688:	9301      	str	r3, [sp, #4]
 800068a:	2320      	movs	r3, #32
 800068c:	9300      	str	r3, [sp, #0]
 800068e:	4b0f      	ldr	r3, [pc, #60]	@ (80006cc <main+0x80>)
 8000690:	2280      	movs	r2, #128	@ 0x80
 8000692:	490f      	ldr	r1, [pc, #60]	@ (80006d0 <main+0x84>)
 8000694:	480f      	ldr	r0, [pc, #60]	@ (80006d4 <main+0x88>)
 8000696:	f002 ff59 	bl	800354c <xTaskCreate>

  xTaskCreate(SenderTask,"Tarefa_Sensor_Pressao",128,(void *)&(xStructsToSend[1]),osPriorityAboveNormal,&press_task_handle);
 800069a:	4b0f      	ldr	r3, [pc, #60]	@ (80006d8 <main+0x8c>)
 800069c:	9301      	str	r3, [sp, #4]
 800069e:	2320      	movs	r3, #32
 80006a0:	9300      	str	r3, [sp, #0]
 80006a2:	4b0e      	ldr	r3, [pc, #56]	@ (80006dc <main+0x90>)
 80006a4:	2280      	movs	r2, #128	@ 0x80
 80006a6:	490e      	ldr	r1, [pc, #56]	@ (80006e0 <main+0x94>)
 80006a8:	480a      	ldr	r0, [pc, #40]	@ (80006d4 <main+0x88>)
 80006aa:	f002 ff4f 	bl	800354c <xTaskCreate>


  vTaskStartScheduler(); /* Inicia o escalonador de tarefas - Scheduler */
 80006ae:	f003 f8e1 	bl	8003874 <vTaskStartScheduler>



  while (1)
 80006b2:	bf00      	nop
 80006b4:	e7fd      	b.n	80006b2 <main+0x66>
 80006b6:	bf00      	nop
 80006b8:	20000088 	.word	0x20000088
 80006bc:	20000084 	.word	0x20000084
 80006c0:	08005c3c 	.word	0x08005c3c
 80006c4:	08000711 	.word	0x08000711
 80006c8:	2000007c 	.word	0x2000007c
 80006cc:	08005cb0 	.word	0x08005cb0
 80006d0:	08005c4c 	.word	0x08005c4c
 80006d4:	080006e5 	.word	0x080006e5
 80006d8:	20000080 	.word	0x20000080
 80006dc:	08005cb2 	.word	0x08005cb2
 80006e0:	08005c64 	.word	0x08005c64

080006e4 <SenderTask>:




void SenderTask(void * pvParameters)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b084      	sub	sp, #16
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]

	BaseType_t qStatus;

	const TickType_t wait_time = pdMS_TO_TICKS(200);
 80006ec:	23c8      	movs	r3, #200	@ 0xc8
 80006ee:	60fb      	str	r3, [r7, #12]

    while (1)
    {
		qStatus = xQueueSend(xQueue,pvParameters,wait_time);
 80006f0:	4b06      	ldr	r3, [pc, #24]	@ (800070c <SenderTask+0x28>)
 80006f2:	6818      	ldr	r0, [r3, #0]
 80006f4:	2300      	movs	r3, #0
 80006f6:	68fa      	ldr	r2, [r7, #12]
 80006f8:	6879      	ldr	r1, [r7, #4]
 80006fa:	f002 fad7 	bl	8002cac <xQueueGenericSend>
 80006fe:	60b8      	str	r0, [r7, #8]
		if (qStatus != pdPASS)
		{
			//uint8_t txt1[]="Erro: dado da tarefa 1 nao pode ser enviado\n";
			//HAL_UART_Transmit(&huart2, txt1, sizeof(txt1), 100);
		}
		osDelay(500);
 8000700:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000704:	f002 f888 	bl	8002818 <osDelay>
		qStatus = xQueueSend(xQueue,pvParameters,wait_time);
 8000708:	e7f2      	b.n	80006f0 <SenderTask+0xc>
 800070a:	bf00      	nop
 800070c:	20000088 	.word	0x20000088

08000710 <ReceiverTask>:




void ReceiverTask(void * pvParameters)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b08e      	sub	sp, #56	@ 0x38
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
	BaseType_t qStatus;


    while (1)
    {
        qStatus = xQueueReceive(xQueue, &xReceivedStructure, 0);
 8000718:	4b18      	ldr	r3, [pc, #96]	@ (800077c <ReceiverTask+0x6c>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8000720:	2200      	movs	r2, #0
 8000722:	4618      	mov	r0, r3
 8000724:	f002 fc62 	bl	8002fec <xQueueReceive>
 8000728:	6378      	str	r0, [r7, #52]	@ 0x34
        if(qStatus == pdPASS)
 800072a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800072c:	2b01      	cmp	r3, #1
 800072e:	d1f3      	bne.n	8000718 <ReceiverTask+0x8>
        {
        	uint8_t txt1[36];
        	if (xReceivedStructure.sDataSource == humidity_sensor)
 8000730:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8000734:	2b00      	cmp	r3, #0
 8000736:	d110      	bne.n	800075a <ReceiverTask+0x4a>
			{
				sprintf((char*)txt1, "o valor recebido foi: %d\n", xReceivedStructure.ucValue);
 8000738:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800073c:	461a      	mov	r2, r3
 800073e:	f107 030c 	add.w	r3, r7, #12
 8000742:	490f      	ldr	r1, [pc, #60]	@ (8000780 <ReceiverTask+0x70>)
 8000744:	4618      	mov	r0, r3
 8000746:	f004 fd77 	bl	8005238 <siprintf>
				HAL_UART_Transmit(&huart2, txt1, sizeof(txt1), 100);
 800074a:	f107 010c 	add.w	r1, r7, #12
 800074e:	2364      	movs	r3, #100	@ 0x64
 8000750:	2224      	movs	r2, #36	@ 0x24
 8000752:	480c      	ldr	r0, [pc, #48]	@ (8000784 <ReceiverTask+0x74>)
 8000754:	f001 fc94 	bl	8002080 <HAL_UART_Transmit>
 8000758:	e7de      	b.n	8000718 <ReceiverTask+0x8>
			}
			else
			{
				sprintf((char*)txt1, "o valor recebido foi: %d\n", xReceivedStructure.ucValue);
 800075a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800075e:	461a      	mov	r2, r3
 8000760:	f107 030c 	add.w	r3, r7, #12
 8000764:	4906      	ldr	r1, [pc, #24]	@ (8000780 <ReceiverTask+0x70>)
 8000766:	4618      	mov	r0, r3
 8000768:	f004 fd66 	bl	8005238 <siprintf>
				HAL_UART_Transmit(&huart2, txt1, sizeof(txt1), 100);
 800076c:	f107 010c 	add.w	r1, r7, #12
 8000770:	2364      	movs	r3, #100	@ 0x64
 8000772:	2224      	movs	r2, #36	@ 0x24
 8000774:	4803      	ldr	r0, [pc, #12]	@ (8000784 <ReceiverTask+0x74>)
 8000776:	f001 fc83 	bl	8002080 <HAL_UART_Transmit>
        qStatus = xQueueReceive(xQueue, &xReceivedStructure, 0);
 800077a:	e7cd      	b.n	8000718 <ReceiverTask+0x8>
 800077c:	20000088 	.word	0x20000088
 8000780:	08005c7c 	.word	0x08005c7c
 8000784:	200000d8 	.word	0x200000d8

08000788 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b094      	sub	sp, #80	@ 0x50
 800078c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800078e:	f107 0320 	add.w	r3, r7, #32
 8000792:	2230      	movs	r2, #48	@ 0x30
 8000794:	2100      	movs	r1, #0
 8000796:	4618      	mov	r0, r3
 8000798:	f004 fd6e 	bl	8005278 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800079c:	f107 030c 	add.w	r3, r7, #12
 80007a0:	2200      	movs	r2, #0
 80007a2:	601a      	str	r2, [r3, #0]
 80007a4:	605a      	str	r2, [r3, #4]
 80007a6:	609a      	str	r2, [r3, #8]
 80007a8:	60da      	str	r2, [r3, #12]
 80007aa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007ac:	2300      	movs	r3, #0
 80007ae:	60bb      	str	r3, [r7, #8]
 80007b0:	4b29      	ldr	r3, [pc, #164]	@ (8000858 <SystemClock_Config+0xd0>)
 80007b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007b4:	4a28      	ldr	r2, [pc, #160]	@ (8000858 <SystemClock_Config+0xd0>)
 80007b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80007bc:	4b26      	ldr	r3, [pc, #152]	@ (8000858 <SystemClock_Config+0xd0>)
 80007be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007c4:	60bb      	str	r3, [r7, #8]
 80007c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80007c8:	2300      	movs	r3, #0
 80007ca:	607b      	str	r3, [r7, #4]
 80007cc:	4b23      	ldr	r3, [pc, #140]	@ (800085c <SystemClock_Config+0xd4>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80007d4:	4a21      	ldr	r2, [pc, #132]	@ (800085c <SystemClock_Config+0xd4>)
 80007d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80007da:	6013      	str	r3, [r2, #0]
 80007dc:	4b1f      	ldr	r3, [pc, #124]	@ (800085c <SystemClock_Config+0xd4>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007e4:	607b      	str	r3, [r7, #4]
 80007e6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007e8:	2302      	movs	r3, #2
 80007ea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007ec:	2301      	movs	r3, #1
 80007ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007f0:	2310      	movs	r3, #16
 80007f2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007f4:	2302      	movs	r3, #2
 80007f6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007f8:	2300      	movs	r3, #0
 80007fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80007fc:	2310      	movs	r3, #16
 80007fe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000800:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000804:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000806:	2304      	movs	r3, #4
 8000808:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800080a:	2307      	movs	r3, #7
 800080c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800080e:	f107 0320 	add.w	r3, r7, #32
 8000812:	4618      	mov	r0, r3
 8000814:	f000 fca6 	bl	8001164 <HAL_RCC_OscConfig>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800081e:	f000 f831 	bl	8000884 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000822:	230f      	movs	r3, #15
 8000824:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000826:	2302      	movs	r3, #2
 8000828:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800082a:	2300      	movs	r3, #0
 800082c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800082e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000832:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000834:	2300      	movs	r3, #0
 8000836:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000838:	f107 030c 	add.w	r3, r7, #12
 800083c:	2102      	movs	r1, #2
 800083e:	4618      	mov	r0, r3
 8000840:	f000 ff08 	bl	8001654 <HAL_RCC_ClockConfig>
 8000844:	4603      	mov	r3, r0
 8000846:	2b00      	cmp	r3, #0
 8000848:	d001      	beq.n	800084e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800084a:	f000 f81b 	bl	8000884 <Error_Handler>
  }
}
 800084e:	bf00      	nop
 8000850:	3750      	adds	r7, #80	@ 0x50
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	40023800 	.word	0x40023800
 800085c:	40007000 	.word	0x40007000

08000860 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b082      	sub	sp, #8
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]

  if (htim->Instance == TIM1) {
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	4a04      	ldr	r2, [pc, #16]	@ (8000880 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800086e:	4293      	cmp	r3, r2
 8000870:	d101      	bne.n	8000876 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000872:	f000 f9d7 	bl	8000c24 <HAL_IncTick>
  }

}
 8000876:	bf00      	nop
 8000878:	3708      	adds	r7, #8
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	40010000 	.word	0x40010000

08000884 <Error_Handler>:


void Error_Handler(void)
{
 8000884:	b480      	push	{r7}
 8000886:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000888:	b672      	cpsid	i
}
 800088a:	bf00      	nop

  __disable_irq();
  while (1)
 800088c:	bf00      	nop
 800088e:	e7fd      	b.n	800088c <Error_Handler+0x8>

08000890 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b082      	sub	sp, #8
 8000894:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000896:	2300      	movs	r3, #0
 8000898:	607b      	str	r3, [r7, #4]
 800089a:	4b12      	ldr	r3, [pc, #72]	@ (80008e4 <HAL_MspInit+0x54>)
 800089c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800089e:	4a11      	ldr	r2, [pc, #68]	@ (80008e4 <HAL_MspInit+0x54>)
 80008a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80008a6:	4b0f      	ldr	r3, [pc, #60]	@ (80008e4 <HAL_MspInit+0x54>)
 80008a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008ae:	607b      	str	r3, [r7, #4]
 80008b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008b2:	2300      	movs	r3, #0
 80008b4:	603b      	str	r3, [r7, #0]
 80008b6:	4b0b      	ldr	r3, [pc, #44]	@ (80008e4 <HAL_MspInit+0x54>)
 80008b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008ba:	4a0a      	ldr	r2, [pc, #40]	@ (80008e4 <HAL_MspInit+0x54>)
 80008bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80008c2:	4b08      	ldr	r3, [pc, #32]	@ (80008e4 <HAL_MspInit+0x54>)
 80008c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008ca:	603b      	str	r3, [r7, #0]
 80008cc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008ce:	2200      	movs	r2, #0
 80008d0:	210f      	movs	r1, #15
 80008d2:	f06f 0001 	mvn.w	r0, #1
 80008d6:	f000 fa7d 	bl	8000dd4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008da:	bf00      	nop
 80008dc:	3708      	adds	r7, #8
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	40023800 	.word	0x40023800

080008e8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b08c      	sub	sp, #48	@ 0x30
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80008f0:	2300      	movs	r3, #0
 80008f2:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80008f4:	2300      	movs	r3, #0
 80008f6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80008f8:	2300      	movs	r3, #0
 80008fa:	60bb      	str	r3, [r7, #8]
 80008fc:	4b2e      	ldr	r3, [pc, #184]	@ (80009b8 <HAL_InitTick+0xd0>)
 80008fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000900:	4a2d      	ldr	r2, [pc, #180]	@ (80009b8 <HAL_InitTick+0xd0>)
 8000902:	f043 0301 	orr.w	r3, r3, #1
 8000906:	6453      	str	r3, [r2, #68]	@ 0x44
 8000908:	4b2b      	ldr	r3, [pc, #172]	@ (80009b8 <HAL_InitTick+0xd0>)
 800090a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800090c:	f003 0301 	and.w	r3, r3, #1
 8000910:	60bb      	str	r3, [r7, #8]
 8000912:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000914:	f107 020c 	add.w	r2, r7, #12
 8000918:	f107 0310 	add.w	r3, r7, #16
 800091c:	4611      	mov	r1, r2
 800091e:	4618      	mov	r0, r3
 8000920:	f001 f8b8 	bl	8001a94 <HAL_RCC_GetClockConfig>
  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000924:	f001 f8a2 	bl	8001a6c <HAL_RCC_GetPCLK2Freq>
 8000928:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800092a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800092c:	4a23      	ldr	r2, [pc, #140]	@ (80009bc <HAL_InitTick+0xd4>)
 800092e:	fba2 2303 	umull	r2, r3, r2, r3
 8000932:	0c9b      	lsrs	r3, r3, #18
 8000934:	3b01      	subs	r3, #1
 8000936:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000938:	4b21      	ldr	r3, [pc, #132]	@ (80009c0 <HAL_InitTick+0xd8>)
 800093a:	4a22      	ldr	r2, [pc, #136]	@ (80009c4 <HAL_InitTick+0xdc>)
 800093c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800093e:	4b20      	ldr	r3, [pc, #128]	@ (80009c0 <HAL_InitTick+0xd8>)
 8000940:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000944:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000946:	4a1e      	ldr	r2, [pc, #120]	@ (80009c0 <HAL_InitTick+0xd8>)
 8000948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800094a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800094c:	4b1c      	ldr	r3, [pc, #112]	@ (80009c0 <HAL_InitTick+0xd8>)
 800094e:	2200      	movs	r2, #0
 8000950:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000952:	4b1b      	ldr	r3, [pc, #108]	@ (80009c0 <HAL_InitTick+0xd8>)
 8000954:	2200      	movs	r2, #0
 8000956:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000958:	4b19      	ldr	r3, [pc, #100]	@ (80009c0 <HAL_InitTick+0xd8>)
 800095a:	2200      	movs	r2, #0
 800095c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800095e:	4818      	ldr	r0, [pc, #96]	@ (80009c0 <HAL_InitTick+0xd8>)
 8000960:	f001 f8ca 	bl	8001af8 <HAL_TIM_Base_Init>
 8000964:	4603      	mov	r3, r0
 8000966:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800096a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800096e:	2b00      	cmp	r3, #0
 8000970:	d11b      	bne.n	80009aa <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000972:	4813      	ldr	r0, [pc, #76]	@ (80009c0 <HAL_InitTick+0xd8>)
 8000974:	f001 f91a 	bl	8001bac <HAL_TIM_Base_Start_IT>
 8000978:	4603      	mov	r3, r0
 800097a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800097e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000982:	2b00      	cmp	r3, #0
 8000984:	d111      	bne.n	80009aa <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000986:	2019      	movs	r0, #25
 8000988:	f000 fa40 	bl	8000e0c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	2b0f      	cmp	r3, #15
 8000990:	d808      	bhi.n	80009a4 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000992:	2200      	movs	r2, #0
 8000994:	6879      	ldr	r1, [r7, #4]
 8000996:	2019      	movs	r0, #25
 8000998:	f000 fa1c 	bl	8000dd4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800099c:	4a0a      	ldr	r2, [pc, #40]	@ (80009c8 <HAL_InitTick+0xe0>)
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	6013      	str	r3, [r2, #0]
 80009a2:	e002      	b.n	80009aa <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 80009a4:	2301      	movs	r3, #1
 80009a6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80009aa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80009ae:	4618      	mov	r0, r3
 80009b0:	3730      	adds	r7, #48	@ 0x30
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	40023800 	.word	0x40023800
 80009bc:	431bde83 	.word	0x431bde83
 80009c0:	2000008c 	.word	0x2000008c
 80009c4:	40010000 	.word	0x40010000
 80009c8:	20000004 	.word	0x20000004

080009cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009cc:	b480      	push	{r7}
 80009ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009d0:	bf00      	nop
 80009d2:	e7fd      	b.n	80009d0 <NMI_Handler+0x4>

080009d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009d4:	b480      	push	{r7}
 80009d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009d8:	bf00      	nop
 80009da:	e7fd      	b.n	80009d8 <HardFault_Handler+0x4>

080009dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009e0:	bf00      	nop
 80009e2:	e7fd      	b.n	80009e0 <MemManage_Handler+0x4>

080009e4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009e4:	b480      	push	{r7}
 80009e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009e8:	bf00      	nop
 80009ea:	e7fd      	b.n	80009e8 <BusFault_Handler+0x4>

080009ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009f0:	bf00      	nop
 80009f2:	e7fd      	b.n	80009f0 <UsageFault_Handler+0x4>

080009f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009f8:	bf00      	nop
 80009fa:	46bd      	mov	sp, r7
 80009fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a00:	4770      	bx	lr
	...

08000a04 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000a08:	4802      	ldr	r0, [pc, #8]	@ (8000a14 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000a0a:	f001 f931 	bl	8001c70 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000a0e:	bf00      	nop
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	2000008c 	.word	0x2000008c

08000a18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b086      	sub	sp, #24
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a20:	4a14      	ldr	r2, [pc, #80]	@ (8000a74 <_sbrk+0x5c>)
 8000a22:	4b15      	ldr	r3, [pc, #84]	@ (8000a78 <_sbrk+0x60>)
 8000a24:	1ad3      	subs	r3, r2, r3
 8000a26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a28:	697b      	ldr	r3, [r7, #20]
 8000a2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a2c:	4b13      	ldr	r3, [pc, #76]	@ (8000a7c <_sbrk+0x64>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d102      	bne.n	8000a3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a34:	4b11      	ldr	r3, [pc, #68]	@ (8000a7c <_sbrk+0x64>)
 8000a36:	4a12      	ldr	r2, [pc, #72]	@ (8000a80 <_sbrk+0x68>)
 8000a38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a3a:	4b10      	ldr	r3, [pc, #64]	@ (8000a7c <_sbrk+0x64>)
 8000a3c:	681a      	ldr	r2, [r3, #0]
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	4413      	add	r3, r2
 8000a42:	693a      	ldr	r2, [r7, #16]
 8000a44:	429a      	cmp	r2, r3
 8000a46:	d207      	bcs.n	8000a58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a48:	f004 fc74 	bl	8005334 <__errno>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	220c      	movs	r2, #12
 8000a50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a52:	f04f 33ff 	mov.w	r3, #4294967295
 8000a56:	e009      	b.n	8000a6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a58:	4b08      	ldr	r3, [pc, #32]	@ (8000a7c <_sbrk+0x64>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a5e:	4b07      	ldr	r3, [pc, #28]	@ (8000a7c <_sbrk+0x64>)
 8000a60:	681a      	ldr	r2, [r3, #0]
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	4413      	add	r3, r2
 8000a66:	4a05      	ldr	r2, [pc, #20]	@ (8000a7c <_sbrk+0x64>)
 8000a68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a6a:	68fb      	ldr	r3, [r7, #12]
}
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	3718      	adds	r7, #24
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	20018000 	.word	0x20018000
 8000a78:	00000400 	.word	0x00000400
 8000a7c:	200000d4 	.word	0x200000d4
 8000a80:	20004c50 	.word	0x20004c50

08000a84 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a88:	4b06      	ldr	r3, [pc, #24]	@ (8000aa4 <SystemInit+0x20>)
 8000a8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a8e:	4a05      	ldr	r2, [pc, #20]	@ (8000aa4 <SystemInit+0x20>)
 8000a90:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a94:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a98:	bf00      	nop
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop
 8000aa4:	e000ed00 	.word	0xe000ed00

08000aa8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000aac:	4b11      	ldr	r3, [pc, #68]	@ (8000af4 <MX_USART2_UART_Init+0x4c>)
 8000aae:	4a12      	ldr	r2, [pc, #72]	@ (8000af8 <MX_USART2_UART_Init+0x50>)
 8000ab0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000ab2:	4b10      	ldr	r3, [pc, #64]	@ (8000af4 <MX_USART2_UART_Init+0x4c>)
 8000ab4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ab8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000aba:	4b0e      	ldr	r3, [pc, #56]	@ (8000af4 <MX_USART2_UART_Init+0x4c>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ac0:	4b0c      	ldr	r3, [pc, #48]	@ (8000af4 <MX_USART2_UART_Init+0x4c>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000ac6:	4b0b      	ldr	r3, [pc, #44]	@ (8000af4 <MX_USART2_UART_Init+0x4c>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000acc:	4b09      	ldr	r3, [pc, #36]	@ (8000af4 <MX_USART2_UART_Init+0x4c>)
 8000ace:	220c      	movs	r2, #12
 8000ad0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ad2:	4b08      	ldr	r3, [pc, #32]	@ (8000af4 <MX_USART2_UART_Init+0x4c>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ad8:	4b06      	ldr	r3, [pc, #24]	@ (8000af4 <MX_USART2_UART_Init+0x4c>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ade:	4805      	ldr	r0, [pc, #20]	@ (8000af4 <MX_USART2_UART_Init+0x4c>)
 8000ae0:	f001 fa7e 	bl	8001fe0 <HAL_UART_Init>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d001      	beq.n	8000aee <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000aea:	f7ff fecb 	bl	8000884 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000aee:	bf00      	nop
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	200000d8 	.word	0x200000d8
 8000af8:	40004400 	.word	0x40004400

08000afc <HAL_UART_MspInit>:
    HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, HAL_MAX_DELAY);
    return len;
}

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b08a      	sub	sp, #40	@ 0x28
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b04:	f107 0314 	add.w	r3, r7, #20
 8000b08:	2200      	movs	r2, #0
 8000b0a:	601a      	str	r2, [r3, #0]
 8000b0c:	605a      	str	r2, [r3, #4]
 8000b0e:	609a      	str	r2, [r3, #8]
 8000b10:	60da      	str	r2, [r3, #12]
 8000b12:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	4a19      	ldr	r2, [pc, #100]	@ (8000b80 <HAL_UART_MspInit+0x84>)
 8000b1a:	4293      	cmp	r3, r2
 8000b1c:	d12b      	bne.n	8000b76 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b1e:	2300      	movs	r3, #0
 8000b20:	613b      	str	r3, [r7, #16]
 8000b22:	4b18      	ldr	r3, [pc, #96]	@ (8000b84 <HAL_UART_MspInit+0x88>)
 8000b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b26:	4a17      	ldr	r2, [pc, #92]	@ (8000b84 <HAL_UART_MspInit+0x88>)
 8000b28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b2e:	4b15      	ldr	r3, [pc, #84]	@ (8000b84 <HAL_UART_MspInit+0x88>)
 8000b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b36:	613b      	str	r3, [r7, #16]
 8000b38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	60fb      	str	r3, [r7, #12]
 8000b3e:	4b11      	ldr	r3, [pc, #68]	@ (8000b84 <HAL_UART_MspInit+0x88>)
 8000b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b42:	4a10      	ldr	r2, [pc, #64]	@ (8000b84 <HAL_UART_MspInit+0x88>)
 8000b44:	f043 0301 	orr.w	r3, r3, #1
 8000b48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b4a:	4b0e      	ldr	r3, [pc, #56]	@ (8000b84 <HAL_UART_MspInit+0x88>)
 8000b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b4e:	f003 0301 	and.w	r3, r3, #1
 8000b52:	60fb      	str	r3, [r7, #12]
 8000b54:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000b56:	230c      	movs	r3, #12
 8000b58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b5a:	2302      	movs	r3, #2
 8000b5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b62:	2300      	movs	r3, #0
 8000b64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b66:	2307      	movs	r3, #7
 8000b68:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b6a:	f107 0314 	add.w	r3, r7, #20
 8000b6e:	4619      	mov	r1, r3
 8000b70:	4805      	ldr	r0, [pc, #20]	@ (8000b88 <HAL_UART_MspInit+0x8c>)
 8000b72:	f000 f959 	bl	8000e28 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000b76:	bf00      	nop
 8000b78:	3728      	adds	r7, #40	@ 0x28
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop
 8000b80:	40004400 	.word	0x40004400
 8000b84:	40023800 	.word	0x40023800
 8000b88:	40020000 	.word	0x40020000

08000b8c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000b8c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000bc4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000b90:	f7ff ff78 	bl	8000a84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b94:	480c      	ldr	r0, [pc, #48]	@ (8000bc8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b96:	490d      	ldr	r1, [pc, #52]	@ (8000bcc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b98:	4a0d      	ldr	r2, [pc, #52]	@ (8000bd0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b9c:	e002      	b.n	8000ba4 <LoopCopyDataInit>

08000b9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ba0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ba2:	3304      	adds	r3, #4

08000ba4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ba4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ba6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ba8:	d3f9      	bcc.n	8000b9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000baa:	4a0a      	ldr	r2, [pc, #40]	@ (8000bd4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000bac:	4c0a      	ldr	r4, [pc, #40]	@ (8000bd8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000bae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bb0:	e001      	b.n	8000bb6 <LoopFillZerobss>

08000bb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bb4:	3204      	adds	r2, #4

08000bb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bb8:	d3fb      	bcc.n	8000bb2 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000bba:	f004 fbc1 	bl	8005340 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bbe:	f7ff fd45 	bl	800064c <main>
  bx  lr    
 8000bc2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000bc4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000bc8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bcc:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000bd0:	08005d10 	.word	0x08005d10
  ldr r2, =_sbss
 8000bd4:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000bd8:	20004c50 	.word	0x20004c50

08000bdc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bdc:	e7fe      	b.n	8000bdc <ADC_IRQHandler>
	...

08000be0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000be4:	4b0e      	ldr	r3, [pc, #56]	@ (8000c20 <HAL_Init+0x40>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	4a0d      	ldr	r2, [pc, #52]	@ (8000c20 <HAL_Init+0x40>)
 8000bea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000bee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000bf0:	4b0b      	ldr	r3, [pc, #44]	@ (8000c20 <HAL_Init+0x40>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a0a      	ldr	r2, [pc, #40]	@ (8000c20 <HAL_Init+0x40>)
 8000bf6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000bfa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bfc:	4b08      	ldr	r3, [pc, #32]	@ (8000c20 <HAL_Init+0x40>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a07      	ldr	r2, [pc, #28]	@ (8000c20 <HAL_Init+0x40>)
 8000c02:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c06:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c08:	2003      	movs	r0, #3
 8000c0a:	f000 f8d8 	bl	8000dbe <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c0e:	200f      	movs	r0, #15
 8000c10:	f7ff fe6a 	bl	80008e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c14:	f7ff fe3c 	bl	8000890 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c18:	2300      	movs	r3, #0
}
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	40023c00 	.word	0x40023c00

08000c24 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c28:	4b06      	ldr	r3, [pc, #24]	@ (8000c44 <HAL_IncTick+0x20>)
 8000c2a:	781b      	ldrb	r3, [r3, #0]
 8000c2c:	461a      	mov	r2, r3
 8000c2e:	4b06      	ldr	r3, [pc, #24]	@ (8000c48 <HAL_IncTick+0x24>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	4413      	add	r3, r2
 8000c34:	4a04      	ldr	r2, [pc, #16]	@ (8000c48 <HAL_IncTick+0x24>)
 8000c36:	6013      	str	r3, [r2, #0]
}
 8000c38:	bf00      	nop
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c40:	4770      	bx	lr
 8000c42:	bf00      	nop
 8000c44:	20000008 	.word	0x20000008
 8000c48:	20000120 	.word	0x20000120

08000c4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	af00      	add	r7, sp, #0
  return uwTick;
 8000c50:	4b03      	ldr	r3, [pc, #12]	@ (8000c60 <HAL_GetTick+0x14>)
 8000c52:	681b      	ldr	r3, [r3, #0]
}
 8000c54:	4618      	mov	r0, r3
 8000c56:	46bd      	mov	sp, r7
 8000c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop
 8000c60:	20000120 	.word	0x20000120

08000c64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c64:	b480      	push	{r7}
 8000c66:	b085      	sub	sp, #20
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	f003 0307 	and.w	r3, r3, #7
 8000c72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c74:	4b0c      	ldr	r3, [pc, #48]	@ (8000ca8 <__NVIC_SetPriorityGrouping+0x44>)
 8000c76:	68db      	ldr	r3, [r3, #12]
 8000c78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c7a:	68ba      	ldr	r2, [r7, #8]
 8000c7c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c80:	4013      	ands	r3, r2
 8000c82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c88:	68bb      	ldr	r3, [r7, #8]
 8000c8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c8c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c96:	4a04      	ldr	r2, [pc, #16]	@ (8000ca8 <__NVIC_SetPriorityGrouping+0x44>)
 8000c98:	68bb      	ldr	r3, [r7, #8]
 8000c9a:	60d3      	str	r3, [r2, #12]
}
 8000c9c:	bf00      	nop
 8000c9e:	3714      	adds	r7, #20
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca6:	4770      	bx	lr
 8000ca8:	e000ed00 	.word	0xe000ed00

08000cac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cb0:	4b04      	ldr	r3, [pc, #16]	@ (8000cc4 <__NVIC_GetPriorityGrouping+0x18>)
 8000cb2:	68db      	ldr	r3, [r3, #12]
 8000cb4:	0a1b      	lsrs	r3, r3, #8
 8000cb6:	f003 0307 	and.w	r3, r3, #7
}
 8000cba:	4618      	mov	r0, r3
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc2:	4770      	bx	lr
 8000cc4:	e000ed00 	.word	0xe000ed00

08000cc8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	b083      	sub	sp, #12
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	4603      	mov	r3, r0
 8000cd0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	db0b      	blt.n	8000cf2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cda:	79fb      	ldrb	r3, [r7, #7]
 8000cdc:	f003 021f 	and.w	r2, r3, #31
 8000ce0:	4907      	ldr	r1, [pc, #28]	@ (8000d00 <__NVIC_EnableIRQ+0x38>)
 8000ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ce6:	095b      	lsrs	r3, r3, #5
 8000ce8:	2001      	movs	r0, #1
 8000cea:	fa00 f202 	lsl.w	r2, r0, r2
 8000cee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000cf2:	bf00      	nop
 8000cf4:	370c      	adds	r7, #12
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfc:	4770      	bx	lr
 8000cfe:	bf00      	nop
 8000d00:	e000e100 	.word	0xe000e100

08000d04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d04:	b480      	push	{r7}
 8000d06:	b083      	sub	sp, #12
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	6039      	str	r1, [r7, #0]
 8000d0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	db0a      	blt.n	8000d2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d18:	683b      	ldr	r3, [r7, #0]
 8000d1a:	b2da      	uxtb	r2, r3
 8000d1c:	490c      	ldr	r1, [pc, #48]	@ (8000d50 <__NVIC_SetPriority+0x4c>)
 8000d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d22:	0112      	lsls	r2, r2, #4
 8000d24:	b2d2      	uxtb	r2, r2
 8000d26:	440b      	add	r3, r1
 8000d28:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d2c:	e00a      	b.n	8000d44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d2e:	683b      	ldr	r3, [r7, #0]
 8000d30:	b2da      	uxtb	r2, r3
 8000d32:	4908      	ldr	r1, [pc, #32]	@ (8000d54 <__NVIC_SetPriority+0x50>)
 8000d34:	79fb      	ldrb	r3, [r7, #7]
 8000d36:	f003 030f 	and.w	r3, r3, #15
 8000d3a:	3b04      	subs	r3, #4
 8000d3c:	0112      	lsls	r2, r2, #4
 8000d3e:	b2d2      	uxtb	r2, r2
 8000d40:	440b      	add	r3, r1
 8000d42:	761a      	strb	r2, [r3, #24]
}
 8000d44:	bf00      	nop
 8000d46:	370c      	adds	r7, #12
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4e:	4770      	bx	lr
 8000d50:	e000e100 	.word	0xe000e100
 8000d54:	e000ed00 	.word	0xe000ed00

08000d58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	b089      	sub	sp, #36	@ 0x24
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	60f8      	str	r0, [r7, #12]
 8000d60:	60b9      	str	r1, [r7, #8]
 8000d62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	f003 0307 	and.w	r3, r3, #7
 8000d6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d6c:	69fb      	ldr	r3, [r7, #28]
 8000d6e:	f1c3 0307 	rsb	r3, r3, #7
 8000d72:	2b04      	cmp	r3, #4
 8000d74:	bf28      	it	cs
 8000d76:	2304      	movcs	r3, #4
 8000d78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d7a:	69fb      	ldr	r3, [r7, #28]
 8000d7c:	3304      	adds	r3, #4
 8000d7e:	2b06      	cmp	r3, #6
 8000d80:	d902      	bls.n	8000d88 <NVIC_EncodePriority+0x30>
 8000d82:	69fb      	ldr	r3, [r7, #28]
 8000d84:	3b03      	subs	r3, #3
 8000d86:	e000      	b.n	8000d8a <NVIC_EncodePriority+0x32>
 8000d88:	2300      	movs	r3, #0
 8000d8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d8c:	f04f 32ff 	mov.w	r2, #4294967295
 8000d90:	69bb      	ldr	r3, [r7, #24]
 8000d92:	fa02 f303 	lsl.w	r3, r2, r3
 8000d96:	43da      	mvns	r2, r3
 8000d98:	68bb      	ldr	r3, [r7, #8]
 8000d9a:	401a      	ands	r2, r3
 8000d9c:	697b      	ldr	r3, [r7, #20]
 8000d9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000da0:	f04f 31ff 	mov.w	r1, #4294967295
 8000da4:	697b      	ldr	r3, [r7, #20]
 8000da6:	fa01 f303 	lsl.w	r3, r1, r3
 8000daa:	43d9      	mvns	r1, r3
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000db0:	4313      	orrs	r3, r2
         );
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	3724      	adds	r7, #36	@ 0x24
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr

08000dbe <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dbe:	b580      	push	{r7, lr}
 8000dc0:	b082      	sub	sp, #8
 8000dc2:	af00      	add	r7, sp, #0
 8000dc4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000dc6:	6878      	ldr	r0, [r7, #4]
 8000dc8:	f7ff ff4c 	bl	8000c64 <__NVIC_SetPriorityGrouping>
}
 8000dcc:	bf00      	nop
 8000dce:	3708      	adds	r7, #8
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}

08000dd4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b086      	sub	sp, #24
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	4603      	mov	r3, r0
 8000ddc:	60b9      	str	r1, [r7, #8]
 8000dde:	607a      	str	r2, [r7, #4]
 8000de0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000de2:	2300      	movs	r3, #0
 8000de4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000de6:	f7ff ff61 	bl	8000cac <__NVIC_GetPriorityGrouping>
 8000dea:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dec:	687a      	ldr	r2, [r7, #4]
 8000dee:	68b9      	ldr	r1, [r7, #8]
 8000df0:	6978      	ldr	r0, [r7, #20]
 8000df2:	f7ff ffb1 	bl	8000d58 <NVIC_EncodePriority>
 8000df6:	4602      	mov	r2, r0
 8000df8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dfc:	4611      	mov	r1, r2
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f7ff ff80 	bl	8000d04 <__NVIC_SetPriority>
}
 8000e04:	bf00      	nop
 8000e06:	3718      	adds	r7, #24
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}

08000e0c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b082      	sub	sp, #8
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	4603      	mov	r3, r0
 8000e14:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f7ff ff54 	bl	8000cc8 <__NVIC_EnableIRQ>
}
 8000e20:	bf00      	nop
 8000e22:	3708      	adds	r7, #8
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}

08000e28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	b089      	sub	sp, #36	@ 0x24
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
 8000e30:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000e32:	2300      	movs	r3, #0
 8000e34:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e36:	2300      	movs	r3, #0
 8000e38:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e3e:	2300      	movs	r3, #0
 8000e40:	61fb      	str	r3, [r7, #28]
 8000e42:	e159      	b.n	80010f8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000e44:	2201      	movs	r2, #1
 8000e46:	69fb      	ldr	r3, [r7, #28]
 8000e48:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	697a      	ldr	r2, [r7, #20]
 8000e54:	4013      	ands	r3, r2
 8000e56:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e58:	693a      	ldr	r2, [r7, #16]
 8000e5a:	697b      	ldr	r3, [r7, #20]
 8000e5c:	429a      	cmp	r2, r3
 8000e5e:	f040 8148 	bne.w	80010f2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	685b      	ldr	r3, [r3, #4]
 8000e66:	f003 0303 	and.w	r3, r3, #3
 8000e6a:	2b01      	cmp	r3, #1
 8000e6c:	d005      	beq.n	8000e7a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	685b      	ldr	r3, [r3, #4]
 8000e72:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e76:	2b02      	cmp	r3, #2
 8000e78:	d130      	bne.n	8000edc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	689b      	ldr	r3, [r3, #8]
 8000e7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e80:	69fb      	ldr	r3, [r7, #28]
 8000e82:	005b      	lsls	r3, r3, #1
 8000e84:	2203      	movs	r2, #3
 8000e86:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8a:	43db      	mvns	r3, r3
 8000e8c:	69ba      	ldr	r2, [r7, #24]
 8000e8e:	4013      	ands	r3, r2
 8000e90:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	68da      	ldr	r2, [r3, #12]
 8000e96:	69fb      	ldr	r3, [r7, #28]
 8000e98:	005b      	lsls	r3, r3, #1
 8000e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9e:	69ba      	ldr	r2, [r7, #24]
 8000ea0:	4313      	orrs	r3, r2
 8000ea2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	69ba      	ldr	r2, [r7, #24]
 8000ea8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb8:	43db      	mvns	r3, r3
 8000eba:	69ba      	ldr	r2, [r7, #24]
 8000ebc:	4013      	ands	r3, r2
 8000ebe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	685b      	ldr	r3, [r3, #4]
 8000ec4:	091b      	lsrs	r3, r3, #4
 8000ec6:	f003 0201 	and.w	r2, r3, #1
 8000eca:	69fb      	ldr	r3, [r7, #28]
 8000ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed0:	69ba      	ldr	r2, [r7, #24]
 8000ed2:	4313      	orrs	r3, r2
 8000ed4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	69ba      	ldr	r2, [r7, #24]
 8000eda:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	f003 0303 	and.w	r3, r3, #3
 8000ee4:	2b03      	cmp	r3, #3
 8000ee6:	d017      	beq.n	8000f18 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	68db      	ldr	r3, [r3, #12]
 8000eec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000eee:	69fb      	ldr	r3, [r7, #28]
 8000ef0:	005b      	lsls	r3, r3, #1
 8000ef2:	2203      	movs	r2, #3
 8000ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef8:	43db      	mvns	r3, r3
 8000efa:	69ba      	ldr	r2, [r7, #24]
 8000efc:	4013      	ands	r3, r2
 8000efe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	689a      	ldr	r2, [r3, #8]
 8000f04:	69fb      	ldr	r3, [r7, #28]
 8000f06:	005b      	lsls	r3, r3, #1
 8000f08:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0c:	69ba      	ldr	r2, [r7, #24]
 8000f0e:	4313      	orrs	r3, r2
 8000f10:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	69ba      	ldr	r2, [r7, #24]
 8000f16:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	f003 0303 	and.w	r3, r3, #3
 8000f20:	2b02      	cmp	r3, #2
 8000f22:	d123      	bne.n	8000f6c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f24:	69fb      	ldr	r3, [r7, #28]
 8000f26:	08da      	lsrs	r2, r3, #3
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	3208      	adds	r2, #8
 8000f2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f30:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f32:	69fb      	ldr	r3, [r7, #28]
 8000f34:	f003 0307 	and.w	r3, r3, #7
 8000f38:	009b      	lsls	r3, r3, #2
 8000f3a:	220f      	movs	r2, #15
 8000f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f40:	43db      	mvns	r3, r3
 8000f42:	69ba      	ldr	r2, [r7, #24]
 8000f44:	4013      	ands	r3, r2
 8000f46:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	691a      	ldr	r2, [r3, #16]
 8000f4c:	69fb      	ldr	r3, [r7, #28]
 8000f4e:	f003 0307 	and.w	r3, r3, #7
 8000f52:	009b      	lsls	r3, r3, #2
 8000f54:	fa02 f303 	lsl.w	r3, r2, r3
 8000f58:	69ba      	ldr	r2, [r7, #24]
 8000f5a:	4313      	orrs	r3, r2
 8000f5c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f5e:	69fb      	ldr	r3, [r7, #28]
 8000f60:	08da      	lsrs	r2, r3, #3
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	3208      	adds	r2, #8
 8000f66:	69b9      	ldr	r1, [r7, #24]
 8000f68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f72:	69fb      	ldr	r3, [r7, #28]
 8000f74:	005b      	lsls	r3, r3, #1
 8000f76:	2203      	movs	r2, #3
 8000f78:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7c:	43db      	mvns	r3, r3
 8000f7e:	69ba      	ldr	r2, [r7, #24]
 8000f80:	4013      	ands	r3, r2
 8000f82:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	f003 0203 	and.w	r2, r3, #3
 8000f8c:	69fb      	ldr	r3, [r7, #28]
 8000f8e:	005b      	lsls	r3, r3, #1
 8000f90:	fa02 f303 	lsl.w	r3, r2, r3
 8000f94:	69ba      	ldr	r2, [r7, #24]
 8000f96:	4313      	orrs	r3, r2
 8000f98:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	69ba      	ldr	r2, [r7, #24]
 8000f9e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	f000 80a2 	beq.w	80010f2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fae:	2300      	movs	r3, #0
 8000fb0:	60fb      	str	r3, [r7, #12]
 8000fb2:	4b57      	ldr	r3, [pc, #348]	@ (8001110 <HAL_GPIO_Init+0x2e8>)
 8000fb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fb6:	4a56      	ldr	r2, [pc, #344]	@ (8001110 <HAL_GPIO_Init+0x2e8>)
 8000fb8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fbc:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fbe:	4b54      	ldr	r3, [pc, #336]	@ (8001110 <HAL_GPIO_Init+0x2e8>)
 8000fc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fc2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fc6:	60fb      	str	r3, [r7, #12]
 8000fc8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000fca:	4a52      	ldr	r2, [pc, #328]	@ (8001114 <HAL_GPIO_Init+0x2ec>)
 8000fcc:	69fb      	ldr	r3, [r7, #28]
 8000fce:	089b      	lsrs	r3, r3, #2
 8000fd0:	3302      	adds	r3, #2
 8000fd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000fd8:	69fb      	ldr	r3, [r7, #28]
 8000fda:	f003 0303 	and.w	r3, r3, #3
 8000fde:	009b      	lsls	r3, r3, #2
 8000fe0:	220f      	movs	r2, #15
 8000fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe6:	43db      	mvns	r3, r3
 8000fe8:	69ba      	ldr	r2, [r7, #24]
 8000fea:	4013      	ands	r3, r2
 8000fec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	4a49      	ldr	r2, [pc, #292]	@ (8001118 <HAL_GPIO_Init+0x2f0>)
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	d019      	beq.n	800102a <HAL_GPIO_Init+0x202>
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	4a48      	ldr	r2, [pc, #288]	@ (800111c <HAL_GPIO_Init+0x2f4>)
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d013      	beq.n	8001026 <HAL_GPIO_Init+0x1fe>
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	4a47      	ldr	r2, [pc, #284]	@ (8001120 <HAL_GPIO_Init+0x2f8>)
 8001002:	4293      	cmp	r3, r2
 8001004:	d00d      	beq.n	8001022 <HAL_GPIO_Init+0x1fa>
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	4a46      	ldr	r2, [pc, #280]	@ (8001124 <HAL_GPIO_Init+0x2fc>)
 800100a:	4293      	cmp	r3, r2
 800100c:	d007      	beq.n	800101e <HAL_GPIO_Init+0x1f6>
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	4a45      	ldr	r2, [pc, #276]	@ (8001128 <HAL_GPIO_Init+0x300>)
 8001012:	4293      	cmp	r3, r2
 8001014:	d101      	bne.n	800101a <HAL_GPIO_Init+0x1f2>
 8001016:	2304      	movs	r3, #4
 8001018:	e008      	b.n	800102c <HAL_GPIO_Init+0x204>
 800101a:	2307      	movs	r3, #7
 800101c:	e006      	b.n	800102c <HAL_GPIO_Init+0x204>
 800101e:	2303      	movs	r3, #3
 8001020:	e004      	b.n	800102c <HAL_GPIO_Init+0x204>
 8001022:	2302      	movs	r3, #2
 8001024:	e002      	b.n	800102c <HAL_GPIO_Init+0x204>
 8001026:	2301      	movs	r3, #1
 8001028:	e000      	b.n	800102c <HAL_GPIO_Init+0x204>
 800102a:	2300      	movs	r3, #0
 800102c:	69fa      	ldr	r2, [r7, #28]
 800102e:	f002 0203 	and.w	r2, r2, #3
 8001032:	0092      	lsls	r2, r2, #2
 8001034:	4093      	lsls	r3, r2
 8001036:	69ba      	ldr	r2, [r7, #24]
 8001038:	4313      	orrs	r3, r2
 800103a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800103c:	4935      	ldr	r1, [pc, #212]	@ (8001114 <HAL_GPIO_Init+0x2ec>)
 800103e:	69fb      	ldr	r3, [r7, #28]
 8001040:	089b      	lsrs	r3, r3, #2
 8001042:	3302      	adds	r3, #2
 8001044:	69ba      	ldr	r2, [r7, #24]
 8001046:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800104a:	4b38      	ldr	r3, [pc, #224]	@ (800112c <HAL_GPIO_Init+0x304>)
 800104c:	689b      	ldr	r3, [r3, #8]
 800104e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001050:	693b      	ldr	r3, [r7, #16]
 8001052:	43db      	mvns	r3, r3
 8001054:	69ba      	ldr	r2, [r7, #24]
 8001056:	4013      	ands	r3, r2
 8001058:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	685b      	ldr	r3, [r3, #4]
 800105e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001062:	2b00      	cmp	r3, #0
 8001064:	d003      	beq.n	800106e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001066:	69ba      	ldr	r2, [r7, #24]
 8001068:	693b      	ldr	r3, [r7, #16]
 800106a:	4313      	orrs	r3, r2
 800106c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800106e:	4a2f      	ldr	r2, [pc, #188]	@ (800112c <HAL_GPIO_Init+0x304>)
 8001070:	69bb      	ldr	r3, [r7, #24]
 8001072:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001074:	4b2d      	ldr	r3, [pc, #180]	@ (800112c <HAL_GPIO_Init+0x304>)
 8001076:	68db      	ldr	r3, [r3, #12]
 8001078:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800107a:	693b      	ldr	r3, [r7, #16]
 800107c:	43db      	mvns	r3, r3
 800107e:	69ba      	ldr	r2, [r7, #24]
 8001080:	4013      	ands	r3, r2
 8001082:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800108c:	2b00      	cmp	r3, #0
 800108e:	d003      	beq.n	8001098 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001090:	69ba      	ldr	r2, [r7, #24]
 8001092:	693b      	ldr	r3, [r7, #16]
 8001094:	4313      	orrs	r3, r2
 8001096:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001098:	4a24      	ldr	r2, [pc, #144]	@ (800112c <HAL_GPIO_Init+0x304>)
 800109a:	69bb      	ldr	r3, [r7, #24]
 800109c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800109e:	4b23      	ldr	r3, [pc, #140]	@ (800112c <HAL_GPIO_Init+0x304>)
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010a4:	693b      	ldr	r3, [r7, #16]
 80010a6:	43db      	mvns	r3, r3
 80010a8:	69ba      	ldr	r2, [r7, #24]
 80010aa:	4013      	ands	r3, r2
 80010ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	685b      	ldr	r3, [r3, #4]
 80010b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d003      	beq.n	80010c2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80010ba:	69ba      	ldr	r2, [r7, #24]
 80010bc:	693b      	ldr	r3, [r7, #16]
 80010be:	4313      	orrs	r3, r2
 80010c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80010c2:	4a1a      	ldr	r2, [pc, #104]	@ (800112c <HAL_GPIO_Init+0x304>)
 80010c4:	69bb      	ldr	r3, [r7, #24]
 80010c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80010c8:	4b18      	ldr	r3, [pc, #96]	@ (800112c <HAL_GPIO_Init+0x304>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010ce:	693b      	ldr	r3, [r7, #16]
 80010d0:	43db      	mvns	r3, r3
 80010d2:	69ba      	ldr	r2, [r7, #24]
 80010d4:	4013      	ands	r3, r2
 80010d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d003      	beq.n	80010ec <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80010e4:	69ba      	ldr	r2, [r7, #24]
 80010e6:	693b      	ldr	r3, [r7, #16]
 80010e8:	4313      	orrs	r3, r2
 80010ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80010ec:	4a0f      	ldr	r2, [pc, #60]	@ (800112c <HAL_GPIO_Init+0x304>)
 80010ee:	69bb      	ldr	r3, [r7, #24]
 80010f0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010f2:	69fb      	ldr	r3, [r7, #28]
 80010f4:	3301      	adds	r3, #1
 80010f6:	61fb      	str	r3, [r7, #28]
 80010f8:	69fb      	ldr	r3, [r7, #28]
 80010fa:	2b0f      	cmp	r3, #15
 80010fc:	f67f aea2 	bls.w	8000e44 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001100:	bf00      	nop
 8001102:	bf00      	nop
 8001104:	3724      	adds	r7, #36	@ 0x24
 8001106:	46bd      	mov	sp, r7
 8001108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop
 8001110:	40023800 	.word	0x40023800
 8001114:	40013800 	.word	0x40013800
 8001118:	40020000 	.word	0x40020000
 800111c:	40020400 	.word	0x40020400
 8001120:	40020800 	.word	0x40020800
 8001124:	40020c00 	.word	0x40020c00
 8001128:	40021000 	.word	0x40021000
 800112c:	40013c00 	.word	0x40013c00

08001130 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001130:	b480      	push	{r7}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
 8001138:	460b      	mov	r3, r1
 800113a:	807b      	strh	r3, [r7, #2]
 800113c:	4613      	mov	r3, r2
 800113e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001140:	787b      	ldrb	r3, [r7, #1]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d003      	beq.n	800114e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001146:	887a      	ldrh	r2, [r7, #2]
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800114c:	e003      	b.n	8001156 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800114e:	887b      	ldrh	r3, [r7, #2]
 8001150:	041a      	lsls	r2, r3, #16
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	619a      	str	r2, [r3, #24]
}
 8001156:	bf00      	nop
 8001158:	370c      	adds	r7, #12
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr
	...

08001164 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b086      	sub	sp, #24
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d101      	bne.n	8001176 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001172:	2301      	movs	r3, #1
 8001174:	e267      	b.n	8001646 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f003 0301 	and.w	r3, r3, #1
 800117e:	2b00      	cmp	r3, #0
 8001180:	d075      	beq.n	800126e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001182:	4b88      	ldr	r3, [pc, #544]	@ (80013a4 <HAL_RCC_OscConfig+0x240>)
 8001184:	689b      	ldr	r3, [r3, #8]
 8001186:	f003 030c 	and.w	r3, r3, #12
 800118a:	2b04      	cmp	r3, #4
 800118c:	d00c      	beq.n	80011a8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800118e:	4b85      	ldr	r3, [pc, #532]	@ (80013a4 <HAL_RCC_OscConfig+0x240>)
 8001190:	689b      	ldr	r3, [r3, #8]
 8001192:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001196:	2b08      	cmp	r3, #8
 8001198:	d112      	bne.n	80011c0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800119a:	4b82      	ldr	r3, [pc, #520]	@ (80013a4 <HAL_RCC_OscConfig+0x240>)
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80011a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80011a6:	d10b      	bne.n	80011c0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011a8:	4b7e      	ldr	r3, [pc, #504]	@ (80013a4 <HAL_RCC_OscConfig+0x240>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d05b      	beq.n	800126c <HAL_RCC_OscConfig+0x108>
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	685b      	ldr	r3, [r3, #4]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d157      	bne.n	800126c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80011bc:	2301      	movs	r3, #1
 80011be:	e242      	b.n	8001646 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80011c8:	d106      	bne.n	80011d8 <HAL_RCC_OscConfig+0x74>
 80011ca:	4b76      	ldr	r3, [pc, #472]	@ (80013a4 <HAL_RCC_OscConfig+0x240>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4a75      	ldr	r2, [pc, #468]	@ (80013a4 <HAL_RCC_OscConfig+0x240>)
 80011d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80011d4:	6013      	str	r3, [r2, #0]
 80011d6:	e01d      	b.n	8001214 <HAL_RCC_OscConfig+0xb0>
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80011e0:	d10c      	bne.n	80011fc <HAL_RCC_OscConfig+0x98>
 80011e2:	4b70      	ldr	r3, [pc, #448]	@ (80013a4 <HAL_RCC_OscConfig+0x240>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4a6f      	ldr	r2, [pc, #444]	@ (80013a4 <HAL_RCC_OscConfig+0x240>)
 80011e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80011ec:	6013      	str	r3, [r2, #0]
 80011ee:	4b6d      	ldr	r3, [pc, #436]	@ (80013a4 <HAL_RCC_OscConfig+0x240>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	4a6c      	ldr	r2, [pc, #432]	@ (80013a4 <HAL_RCC_OscConfig+0x240>)
 80011f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80011f8:	6013      	str	r3, [r2, #0]
 80011fa:	e00b      	b.n	8001214 <HAL_RCC_OscConfig+0xb0>
 80011fc:	4b69      	ldr	r3, [pc, #420]	@ (80013a4 <HAL_RCC_OscConfig+0x240>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a68      	ldr	r2, [pc, #416]	@ (80013a4 <HAL_RCC_OscConfig+0x240>)
 8001202:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001206:	6013      	str	r3, [r2, #0]
 8001208:	4b66      	ldr	r3, [pc, #408]	@ (80013a4 <HAL_RCC_OscConfig+0x240>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	4a65      	ldr	r2, [pc, #404]	@ (80013a4 <HAL_RCC_OscConfig+0x240>)
 800120e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001212:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d013      	beq.n	8001244 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800121c:	f7ff fd16 	bl	8000c4c <HAL_GetTick>
 8001220:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001222:	e008      	b.n	8001236 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001224:	f7ff fd12 	bl	8000c4c <HAL_GetTick>
 8001228:	4602      	mov	r2, r0
 800122a:	693b      	ldr	r3, [r7, #16]
 800122c:	1ad3      	subs	r3, r2, r3
 800122e:	2b64      	cmp	r3, #100	@ 0x64
 8001230:	d901      	bls.n	8001236 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001232:	2303      	movs	r3, #3
 8001234:	e207      	b.n	8001646 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001236:	4b5b      	ldr	r3, [pc, #364]	@ (80013a4 <HAL_RCC_OscConfig+0x240>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800123e:	2b00      	cmp	r3, #0
 8001240:	d0f0      	beq.n	8001224 <HAL_RCC_OscConfig+0xc0>
 8001242:	e014      	b.n	800126e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001244:	f7ff fd02 	bl	8000c4c <HAL_GetTick>
 8001248:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800124a:	e008      	b.n	800125e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800124c:	f7ff fcfe 	bl	8000c4c <HAL_GetTick>
 8001250:	4602      	mov	r2, r0
 8001252:	693b      	ldr	r3, [r7, #16]
 8001254:	1ad3      	subs	r3, r2, r3
 8001256:	2b64      	cmp	r3, #100	@ 0x64
 8001258:	d901      	bls.n	800125e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800125a:	2303      	movs	r3, #3
 800125c:	e1f3      	b.n	8001646 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800125e:	4b51      	ldr	r3, [pc, #324]	@ (80013a4 <HAL_RCC_OscConfig+0x240>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001266:	2b00      	cmp	r3, #0
 8001268:	d1f0      	bne.n	800124c <HAL_RCC_OscConfig+0xe8>
 800126a:	e000      	b.n	800126e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800126c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f003 0302 	and.w	r3, r3, #2
 8001276:	2b00      	cmp	r3, #0
 8001278:	d063      	beq.n	8001342 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800127a:	4b4a      	ldr	r3, [pc, #296]	@ (80013a4 <HAL_RCC_OscConfig+0x240>)
 800127c:	689b      	ldr	r3, [r3, #8]
 800127e:	f003 030c 	and.w	r3, r3, #12
 8001282:	2b00      	cmp	r3, #0
 8001284:	d00b      	beq.n	800129e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001286:	4b47      	ldr	r3, [pc, #284]	@ (80013a4 <HAL_RCC_OscConfig+0x240>)
 8001288:	689b      	ldr	r3, [r3, #8]
 800128a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800128e:	2b08      	cmp	r3, #8
 8001290:	d11c      	bne.n	80012cc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001292:	4b44      	ldr	r3, [pc, #272]	@ (80013a4 <HAL_RCC_OscConfig+0x240>)
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800129a:	2b00      	cmp	r3, #0
 800129c:	d116      	bne.n	80012cc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800129e:	4b41      	ldr	r3, [pc, #260]	@ (80013a4 <HAL_RCC_OscConfig+0x240>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f003 0302 	and.w	r3, r3, #2
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d005      	beq.n	80012b6 <HAL_RCC_OscConfig+0x152>
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	68db      	ldr	r3, [r3, #12]
 80012ae:	2b01      	cmp	r3, #1
 80012b0:	d001      	beq.n	80012b6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80012b2:	2301      	movs	r3, #1
 80012b4:	e1c7      	b.n	8001646 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012b6:	4b3b      	ldr	r3, [pc, #236]	@ (80013a4 <HAL_RCC_OscConfig+0x240>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	691b      	ldr	r3, [r3, #16]
 80012c2:	00db      	lsls	r3, r3, #3
 80012c4:	4937      	ldr	r1, [pc, #220]	@ (80013a4 <HAL_RCC_OscConfig+0x240>)
 80012c6:	4313      	orrs	r3, r2
 80012c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012ca:	e03a      	b.n	8001342 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	68db      	ldr	r3, [r3, #12]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d020      	beq.n	8001316 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012d4:	4b34      	ldr	r3, [pc, #208]	@ (80013a8 <HAL_RCC_OscConfig+0x244>)
 80012d6:	2201      	movs	r2, #1
 80012d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012da:	f7ff fcb7 	bl	8000c4c <HAL_GetTick>
 80012de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012e0:	e008      	b.n	80012f4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012e2:	f7ff fcb3 	bl	8000c4c <HAL_GetTick>
 80012e6:	4602      	mov	r2, r0
 80012e8:	693b      	ldr	r3, [r7, #16]
 80012ea:	1ad3      	subs	r3, r2, r3
 80012ec:	2b02      	cmp	r3, #2
 80012ee:	d901      	bls.n	80012f4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80012f0:	2303      	movs	r3, #3
 80012f2:	e1a8      	b.n	8001646 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012f4:	4b2b      	ldr	r3, [pc, #172]	@ (80013a4 <HAL_RCC_OscConfig+0x240>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f003 0302 	and.w	r3, r3, #2
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d0f0      	beq.n	80012e2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001300:	4b28      	ldr	r3, [pc, #160]	@ (80013a4 <HAL_RCC_OscConfig+0x240>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	691b      	ldr	r3, [r3, #16]
 800130c:	00db      	lsls	r3, r3, #3
 800130e:	4925      	ldr	r1, [pc, #148]	@ (80013a4 <HAL_RCC_OscConfig+0x240>)
 8001310:	4313      	orrs	r3, r2
 8001312:	600b      	str	r3, [r1, #0]
 8001314:	e015      	b.n	8001342 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001316:	4b24      	ldr	r3, [pc, #144]	@ (80013a8 <HAL_RCC_OscConfig+0x244>)
 8001318:	2200      	movs	r2, #0
 800131a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800131c:	f7ff fc96 	bl	8000c4c <HAL_GetTick>
 8001320:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001322:	e008      	b.n	8001336 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001324:	f7ff fc92 	bl	8000c4c <HAL_GetTick>
 8001328:	4602      	mov	r2, r0
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	1ad3      	subs	r3, r2, r3
 800132e:	2b02      	cmp	r3, #2
 8001330:	d901      	bls.n	8001336 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001332:	2303      	movs	r3, #3
 8001334:	e187      	b.n	8001646 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001336:	4b1b      	ldr	r3, [pc, #108]	@ (80013a4 <HAL_RCC_OscConfig+0x240>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f003 0302 	and.w	r3, r3, #2
 800133e:	2b00      	cmp	r3, #0
 8001340:	d1f0      	bne.n	8001324 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f003 0308 	and.w	r3, r3, #8
 800134a:	2b00      	cmp	r3, #0
 800134c:	d036      	beq.n	80013bc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	695b      	ldr	r3, [r3, #20]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d016      	beq.n	8001384 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001356:	4b15      	ldr	r3, [pc, #84]	@ (80013ac <HAL_RCC_OscConfig+0x248>)
 8001358:	2201      	movs	r2, #1
 800135a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800135c:	f7ff fc76 	bl	8000c4c <HAL_GetTick>
 8001360:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001362:	e008      	b.n	8001376 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001364:	f7ff fc72 	bl	8000c4c <HAL_GetTick>
 8001368:	4602      	mov	r2, r0
 800136a:	693b      	ldr	r3, [r7, #16]
 800136c:	1ad3      	subs	r3, r2, r3
 800136e:	2b02      	cmp	r3, #2
 8001370:	d901      	bls.n	8001376 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001372:	2303      	movs	r3, #3
 8001374:	e167      	b.n	8001646 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001376:	4b0b      	ldr	r3, [pc, #44]	@ (80013a4 <HAL_RCC_OscConfig+0x240>)
 8001378:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800137a:	f003 0302 	and.w	r3, r3, #2
 800137e:	2b00      	cmp	r3, #0
 8001380:	d0f0      	beq.n	8001364 <HAL_RCC_OscConfig+0x200>
 8001382:	e01b      	b.n	80013bc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001384:	4b09      	ldr	r3, [pc, #36]	@ (80013ac <HAL_RCC_OscConfig+0x248>)
 8001386:	2200      	movs	r2, #0
 8001388:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800138a:	f7ff fc5f 	bl	8000c4c <HAL_GetTick>
 800138e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001390:	e00e      	b.n	80013b0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001392:	f7ff fc5b 	bl	8000c4c <HAL_GetTick>
 8001396:	4602      	mov	r2, r0
 8001398:	693b      	ldr	r3, [r7, #16]
 800139a:	1ad3      	subs	r3, r2, r3
 800139c:	2b02      	cmp	r3, #2
 800139e:	d907      	bls.n	80013b0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80013a0:	2303      	movs	r3, #3
 80013a2:	e150      	b.n	8001646 <HAL_RCC_OscConfig+0x4e2>
 80013a4:	40023800 	.word	0x40023800
 80013a8:	42470000 	.word	0x42470000
 80013ac:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013b0:	4b88      	ldr	r3, [pc, #544]	@ (80015d4 <HAL_RCC_OscConfig+0x470>)
 80013b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80013b4:	f003 0302 	and.w	r3, r3, #2
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d1ea      	bne.n	8001392 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	f003 0304 	and.w	r3, r3, #4
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	f000 8097 	beq.w	80014f8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013ca:	2300      	movs	r3, #0
 80013cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013ce:	4b81      	ldr	r3, [pc, #516]	@ (80015d4 <HAL_RCC_OscConfig+0x470>)
 80013d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d10f      	bne.n	80013fa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013da:	2300      	movs	r3, #0
 80013dc:	60bb      	str	r3, [r7, #8]
 80013de:	4b7d      	ldr	r3, [pc, #500]	@ (80015d4 <HAL_RCC_OscConfig+0x470>)
 80013e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013e2:	4a7c      	ldr	r2, [pc, #496]	@ (80015d4 <HAL_RCC_OscConfig+0x470>)
 80013e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80013ea:	4b7a      	ldr	r3, [pc, #488]	@ (80015d4 <HAL_RCC_OscConfig+0x470>)
 80013ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013f2:	60bb      	str	r3, [r7, #8]
 80013f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80013f6:	2301      	movs	r3, #1
 80013f8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013fa:	4b77      	ldr	r3, [pc, #476]	@ (80015d8 <HAL_RCC_OscConfig+0x474>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001402:	2b00      	cmp	r3, #0
 8001404:	d118      	bne.n	8001438 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001406:	4b74      	ldr	r3, [pc, #464]	@ (80015d8 <HAL_RCC_OscConfig+0x474>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	4a73      	ldr	r2, [pc, #460]	@ (80015d8 <HAL_RCC_OscConfig+0x474>)
 800140c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001410:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001412:	f7ff fc1b 	bl	8000c4c <HAL_GetTick>
 8001416:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001418:	e008      	b.n	800142c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800141a:	f7ff fc17 	bl	8000c4c <HAL_GetTick>
 800141e:	4602      	mov	r2, r0
 8001420:	693b      	ldr	r3, [r7, #16]
 8001422:	1ad3      	subs	r3, r2, r3
 8001424:	2b02      	cmp	r3, #2
 8001426:	d901      	bls.n	800142c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001428:	2303      	movs	r3, #3
 800142a:	e10c      	b.n	8001646 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800142c:	4b6a      	ldr	r3, [pc, #424]	@ (80015d8 <HAL_RCC_OscConfig+0x474>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001434:	2b00      	cmp	r3, #0
 8001436:	d0f0      	beq.n	800141a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	689b      	ldr	r3, [r3, #8]
 800143c:	2b01      	cmp	r3, #1
 800143e:	d106      	bne.n	800144e <HAL_RCC_OscConfig+0x2ea>
 8001440:	4b64      	ldr	r3, [pc, #400]	@ (80015d4 <HAL_RCC_OscConfig+0x470>)
 8001442:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001444:	4a63      	ldr	r2, [pc, #396]	@ (80015d4 <HAL_RCC_OscConfig+0x470>)
 8001446:	f043 0301 	orr.w	r3, r3, #1
 800144a:	6713      	str	r3, [r2, #112]	@ 0x70
 800144c:	e01c      	b.n	8001488 <HAL_RCC_OscConfig+0x324>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	689b      	ldr	r3, [r3, #8]
 8001452:	2b05      	cmp	r3, #5
 8001454:	d10c      	bne.n	8001470 <HAL_RCC_OscConfig+0x30c>
 8001456:	4b5f      	ldr	r3, [pc, #380]	@ (80015d4 <HAL_RCC_OscConfig+0x470>)
 8001458:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800145a:	4a5e      	ldr	r2, [pc, #376]	@ (80015d4 <HAL_RCC_OscConfig+0x470>)
 800145c:	f043 0304 	orr.w	r3, r3, #4
 8001460:	6713      	str	r3, [r2, #112]	@ 0x70
 8001462:	4b5c      	ldr	r3, [pc, #368]	@ (80015d4 <HAL_RCC_OscConfig+0x470>)
 8001464:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001466:	4a5b      	ldr	r2, [pc, #364]	@ (80015d4 <HAL_RCC_OscConfig+0x470>)
 8001468:	f043 0301 	orr.w	r3, r3, #1
 800146c:	6713      	str	r3, [r2, #112]	@ 0x70
 800146e:	e00b      	b.n	8001488 <HAL_RCC_OscConfig+0x324>
 8001470:	4b58      	ldr	r3, [pc, #352]	@ (80015d4 <HAL_RCC_OscConfig+0x470>)
 8001472:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001474:	4a57      	ldr	r2, [pc, #348]	@ (80015d4 <HAL_RCC_OscConfig+0x470>)
 8001476:	f023 0301 	bic.w	r3, r3, #1
 800147a:	6713      	str	r3, [r2, #112]	@ 0x70
 800147c:	4b55      	ldr	r3, [pc, #340]	@ (80015d4 <HAL_RCC_OscConfig+0x470>)
 800147e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001480:	4a54      	ldr	r2, [pc, #336]	@ (80015d4 <HAL_RCC_OscConfig+0x470>)
 8001482:	f023 0304 	bic.w	r3, r3, #4
 8001486:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	689b      	ldr	r3, [r3, #8]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d015      	beq.n	80014bc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001490:	f7ff fbdc 	bl	8000c4c <HAL_GetTick>
 8001494:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001496:	e00a      	b.n	80014ae <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001498:	f7ff fbd8 	bl	8000c4c <HAL_GetTick>
 800149c:	4602      	mov	r2, r0
 800149e:	693b      	ldr	r3, [r7, #16]
 80014a0:	1ad3      	subs	r3, r2, r3
 80014a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014a6:	4293      	cmp	r3, r2
 80014a8:	d901      	bls.n	80014ae <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80014aa:	2303      	movs	r3, #3
 80014ac:	e0cb      	b.n	8001646 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014ae:	4b49      	ldr	r3, [pc, #292]	@ (80015d4 <HAL_RCC_OscConfig+0x470>)
 80014b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80014b2:	f003 0302 	and.w	r3, r3, #2
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d0ee      	beq.n	8001498 <HAL_RCC_OscConfig+0x334>
 80014ba:	e014      	b.n	80014e6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014bc:	f7ff fbc6 	bl	8000c4c <HAL_GetTick>
 80014c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014c2:	e00a      	b.n	80014da <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014c4:	f7ff fbc2 	bl	8000c4c <HAL_GetTick>
 80014c8:	4602      	mov	r2, r0
 80014ca:	693b      	ldr	r3, [r7, #16]
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d901      	bls.n	80014da <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80014d6:	2303      	movs	r3, #3
 80014d8:	e0b5      	b.n	8001646 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014da:	4b3e      	ldr	r3, [pc, #248]	@ (80015d4 <HAL_RCC_OscConfig+0x470>)
 80014dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80014de:	f003 0302 	and.w	r3, r3, #2
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d1ee      	bne.n	80014c4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80014e6:	7dfb      	ldrb	r3, [r7, #23]
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	d105      	bne.n	80014f8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014ec:	4b39      	ldr	r3, [pc, #228]	@ (80015d4 <HAL_RCC_OscConfig+0x470>)
 80014ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014f0:	4a38      	ldr	r2, [pc, #224]	@ (80015d4 <HAL_RCC_OscConfig+0x470>)
 80014f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80014f6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	699b      	ldr	r3, [r3, #24]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	f000 80a1 	beq.w	8001644 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001502:	4b34      	ldr	r3, [pc, #208]	@ (80015d4 <HAL_RCC_OscConfig+0x470>)
 8001504:	689b      	ldr	r3, [r3, #8]
 8001506:	f003 030c 	and.w	r3, r3, #12
 800150a:	2b08      	cmp	r3, #8
 800150c:	d05c      	beq.n	80015c8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	699b      	ldr	r3, [r3, #24]
 8001512:	2b02      	cmp	r3, #2
 8001514:	d141      	bne.n	800159a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001516:	4b31      	ldr	r3, [pc, #196]	@ (80015dc <HAL_RCC_OscConfig+0x478>)
 8001518:	2200      	movs	r2, #0
 800151a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800151c:	f7ff fb96 	bl	8000c4c <HAL_GetTick>
 8001520:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001522:	e008      	b.n	8001536 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001524:	f7ff fb92 	bl	8000c4c <HAL_GetTick>
 8001528:	4602      	mov	r2, r0
 800152a:	693b      	ldr	r3, [r7, #16]
 800152c:	1ad3      	subs	r3, r2, r3
 800152e:	2b02      	cmp	r3, #2
 8001530:	d901      	bls.n	8001536 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001532:	2303      	movs	r3, #3
 8001534:	e087      	b.n	8001646 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001536:	4b27      	ldr	r3, [pc, #156]	@ (80015d4 <HAL_RCC_OscConfig+0x470>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800153e:	2b00      	cmp	r3, #0
 8001540:	d1f0      	bne.n	8001524 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	69da      	ldr	r2, [r3, #28]
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6a1b      	ldr	r3, [r3, #32]
 800154a:	431a      	orrs	r2, r3
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001550:	019b      	lsls	r3, r3, #6
 8001552:	431a      	orrs	r2, r3
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001558:	085b      	lsrs	r3, r3, #1
 800155a:	3b01      	subs	r3, #1
 800155c:	041b      	lsls	r3, r3, #16
 800155e:	431a      	orrs	r2, r3
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001564:	061b      	lsls	r3, r3, #24
 8001566:	491b      	ldr	r1, [pc, #108]	@ (80015d4 <HAL_RCC_OscConfig+0x470>)
 8001568:	4313      	orrs	r3, r2
 800156a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800156c:	4b1b      	ldr	r3, [pc, #108]	@ (80015dc <HAL_RCC_OscConfig+0x478>)
 800156e:	2201      	movs	r2, #1
 8001570:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001572:	f7ff fb6b 	bl	8000c4c <HAL_GetTick>
 8001576:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001578:	e008      	b.n	800158c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800157a:	f7ff fb67 	bl	8000c4c <HAL_GetTick>
 800157e:	4602      	mov	r2, r0
 8001580:	693b      	ldr	r3, [r7, #16]
 8001582:	1ad3      	subs	r3, r2, r3
 8001584:	2b02      	cmp	r3, #2
 8001586:	d901      	bls.n	800158c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001588:	2303      	movs	r3, #3
 800158a:	e05c      	b.n	8001646 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800158c:	4b11      	ldr	r3, [pc, #68]	@ (80015d4 <HAL_RCC_OscConfig+0x470>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001594:	2b00      	cmp	r3, #0
 8001596:	d0f0      	beq.n	800157a <HAL_RCC_OscConfig+0x416>
 8001598:	e054      	b.n	8001644 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800159a:	4b10      	ldr	r3, [pc, #64]	@ (80015dc <HAL_RCC_OscConfig+0x478>)
 800159c:	2200      	movs	r2, #0
 800159e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015a0:	f7ff fb54 	bl	8000c4c <HAL_GetTick>
 80015a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015a6:	e008      	b.n	80015ba <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015a8:	f7ff fb50 	bl	8000c4c <HAL_GetTick>
 80015ac:	4602      	mov	r2, r0
 80015ae:	693b      	ldr	r3, [r7, #16]
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	2b02      	cmp	r3, #2
 80015b4:	d901      	bls.n	80015ba <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80015b6:	2303      	movs	r3, #3
 80015b8:	e045      	b.n	8001646 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015ba:	4b06      	ldr	r3, [pc, #24]	@ (80015d4 <HAL_RCC_OscConfig+0x470>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d1f0      	bne.n	80015a8 <HAL_RCC_OscConfig+0x444>
 80015c6:	e03d      	b.n	8001644 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	699b      	ldr	r3, [r3, #24]
 80015cc:	2b01      	cmp	r3, #1
 80015ce:	d107      	bne.n	80015e0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80015d0:	2301      	movs	r3, #1
 80015d2:	e038      	b.n	8001646 <HAL_RCC_OscConfig+0x4e2>
 80015d4:	40023800 	.word	0x40023800
 80015d8:	40007000 	.word	0x40007000
 80015dc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80015e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001650 <HAL_RCC_OscConfig+0x4ec>)
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	699b      	ldr	r3, [r3, #24]
 80015ea:	2b01      	cmp	r3, #1
 80015ec:	d028      	beq.n	8001640 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80015f8:	429a      	cmp	r2, r3
 80015fa:	d121      	bne.n	8001640 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001606:	429a      	cmp	r2, r3
 8001608:	d11a      	bne.n	8001640 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800160a:	68fa      	ldr	r2, [r7, #12]
 800160c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001610:	4013      	ands	r3, r2
 8001612:	687a      	ldr	r2, [r7, #4]
 8001614:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001616:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001618:	4293      	cmp	r3, r2
 800161a:	d111      	bne.n	8001640 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001626:	085b      	lsrs	r3, r3, #1
 8001628:	3b01      	subs	r3, #1
 800162a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800162c:	429a      	cmp	r2, r3
 800162e:	d107      	bne.n	8001640 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800163a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800163c:	429a      	cmp	r2, r3
 800163e:	d001      	beq.n	8001644 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001640:	2301      	movs	r3, #1
 8001642:	e000      	b.n	8001646 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001644:	2300      	movs	r3, #0
}
 8001646:	4618      	mov	r0, r3
 8001648:	3718      	adds	r7, #24
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	40023800 	.word	0x40023800

08001654 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b084      	sub	sp, #16
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
 800165c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d101      	bne.n	8001668 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001664:	2301      	movs	r3, #1
 8001666:	e0cc      	b.n	8001802 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001668:	4b68      	ldr	r3, [pc, #416]	@ (800180c <HAL_RCC_ClockConfig+0x1b8>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f003 0307 	and.w	r3, r3, #7
 8001670:	683a      	ldr	r2, [r7, #0]
 8001672:	429a      	cmp	r2, r3
 8001674:	d90c      	bls.n	8001690 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001676:	4b65      	ldr	r3, [pc, #404]	@ (800180c <HAL_RCC_ClockConfig+0x1b8>)
 8001678:	683a      	ldr	r2, [r7, #0]
 800167a:	b2d2      	uxtb	r2, r2
 800167c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800167e:	4b63      	ldr	r3, [pc, #396]	@ (800180c <HAL_RCC_ClockConfig+0x1b8>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f003 0307 	and.w	r3, r3, #7
 8001686:	683a      	ldr	r2, [r7, #0]
 8001688:	429a      	cmp	r2, r3
 800168a:	d001      	beq.n	8001690 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800168c:	2301      	movs	r3, #1
 800168e:	e0b8      	b.n	8001802 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f003 0302 	and.w	r3, r3, #2
 8001698:	2b00      	cmp	r3, #0
 800169a:	d020      	beq.n	80016de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f003 0304 	and.w	r3, r3, #4
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d005      	beq.n	80016b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80016a8:	4b59      	ldr	r3, [pc, #356]	@ (8001810 <HAL_RCC_ClockConfig+0x1bc>)
 80016aa:	689b      	ldr	r3, [r3, #8]
 80016ac:	4a58      	ldr	r2, [pc, #352]	@ (8001810 <HAL_RCC_ClockConfig+0x1bc>)
 80016ae:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80016b2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f003 0308 	and.w	r3, r3, #8
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d005      	beq.n	80016cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80016c0:	4b53      	ldr	r3, [pc, #332]	@ (8001810 <HAL_RCC_ClockConfig+0x1bc>)
 80016c2:	689b      	ldr	r3, [r3, #8]
 80016c4:	4a52      	ldr	r2, [pc, #328]	@ (8001810 <HAL_RCC_ClockConfig+0x1bc>)
 80016c6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80016ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016cc:	4b50      	ldr	r3, [pc, #320]	@ (8001810 <HAL_RCC_ClockConfig+0x1bc>)
 80016ce:	689b      	ldr	r3, [r3, #8]
 80016d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	689b      	ldr	r3, [r3, #8]
 80016d8:	494d      	ldr	r1, [pc, #308]	@ (8001810 <HAL_RCC_ClockConfig+0x1bc>)
 80016da:	4313      	orrs	r3, r2
 80016dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f003 0301 	and.w	r3, r3, #1
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d044      	beq.n	8001774 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	2b01      	cmp	r3, #1
 80016f0:	d107      	bne.n	8001702 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016f2:	4b47      	ldr	r3, [pc, #284]	@ (8001810 <HAL_RCC_ClockConfig+0x1bc>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d119      	bne.n	8001732 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016fe:	2301      	movs	r3, #1
 8001700:	e07f      	b.n	8001802 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	2b02      	cmp	r3, #2
 8001708:	d003      	beq.n	8001712 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800170e:	2b03      	cmp	r3, #3
 8001710:	d107      	bne.n	8001722 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001712:	4b3f      	ldr	r3, [pc, #252]	@ (8001810 <HAL_RCC_ClockConfig+0x1bc>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800171a:	2b00      	cmp	r3, #0
 800171c:	d109      	bne.n	8001732 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800171e:	2301      	movs	r3, #1
 8001720:	e06f      	b.n	8001802 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001722:	4b3b      	ldr	r3, [pc, #236]	@ (8001810 <HAL_RCC_ClockConfig+0x1bc>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f003 0302 	and.w	r3, r3, #2
 800172a:	2b00      	cmp	r3, #0
 800172c:	d101      	bne.n	8001732 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800172e:	2301      	movs	r3, #1
 8001730:	e067      	b.n	8001802 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001732:	4b37      	ldr	r3, [pc, #220]	@ (8001810 <HAL_RCC_ClockConfig+0x1bc>)
 8001734:	689b      	ldr	r3, [r3, #8]
 8001736:	f023 0203 	bic.w	r2, r3, #3
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	4934      	ldr	r1, [pc, #208]	@ (8001810 <HAL_RCC_ClockConfig+0x1bc>)
 8001740:	4313      	orrs	r3, r2
 8001742:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001744:	f7ff fa82 	bl	8000c4c <HAL_GetTick>
 8001748:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800174a:	e00a      	b.n	8001762 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800174c:	f7ff fa7e 	bl	8000c4c <HAL_GetTick>
 8001750:	4602      	mov	r2, r0
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	1ad3      	subs	r3, r2, r3
 8001756:	f241 3288 	movw	r2, #5000	@ 0x1388
 800175a:	4293      	cmp	r3, r2
 800175c:	d901      	bls.n	8001762 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800175e:	2303      	movs	r3, #3
 8001760:	e04f      	b.n	8001802 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001762:	4b2b      	ldr	r3, [pc, #172]	@ (8001810 <HAL_RCC_ClockConfig+0x1bc>)
 8001764:	689b      	ldr	r3, [r3, #8]
 8001766:	f003 020c 	and.w	r2, r3, #12
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	009b      	lsls	r3, r3, #2
 8001770:	429a      	cmp	r2, r3
 8001772:	d1eb      	bne.n	800174c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001774:	4b25      	ldr	r3, [pc, #148]	@ (800180c <HAL_RCC_ClockConfig+0x1b8>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f003 0307 	and.w	r3, r3, #7
 800177c:	683a      	ldr	r2, [r7, #0]
 800177e:	429a      	cmp	r2, r3
 8001780:	d20c      	bcs.n	800179c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001782:	4b22      	ldr	r3, [pc, #136]	@ (800180c <HAL_RCC_ClockConfig+0x1b8>)
 8001784:	683a      	ldr	r2, [r7, #0]
 8001786:	b2d2      	uxtb	r2, r2
 8001788:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800178a:	4b20      	ldr	r3, [pc, #128]	@ (800180c <HAL_RCC_ClockConfig+0x1b8>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f003 0307 	and.w	r3, r3, #7
 8001792:	683a      	ldr	r2, [r7, #0]
 8001794:	429a      	cmp	r2, r3
 8001796:	d001      	beq.n	800179c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001798:	2301      	movs	r3, #1
 800179a:	e032      	b.n	8001802 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f003 0304 	and.w	r3, r3, #4
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d008      	beq.n	80017ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017a8:	4b19      	ldr	r3, [pc, #100]	@ (8001810 <HAL_RCC_ClockConfig+0x1bc>)
 80017aa:	689b      	ldr	r3, [r3, #8]
 80017ac:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	68db      	ldr	r3, [r3, #12]
 80017b4:	4916      	ldr	r1, [pc, #88]	@ (8001810 <HAL_RCC_ClockConfig+0x1bc>)
 80017b6:	4313      	orrs	r3, r2
 80017b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f003 0308 	and.w	r3, r3, #8
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d009      	beq.n	80017da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80017c6:	4b12      	ldr	r3, [pc, #72]	@ (8001810 <HAL_RCC_ClockConfig+0x1bc>)
 80017c8:	689b      	ldr	r3, [r3, #8]
 80017ca:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	691b      	ldr	r3, [r3, #16]
 80017d2:	00db      	lsls	r3, r3, #3
 80017d4:	490e      	ldr	r1, [pc, #56]	@ (8001810 <HAL_RCC_ClockConfig+0x1bc>)
 80017d6:	4313      	orrs	r3, r2
 80017d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80017da:	f000 f821 	bl	8001820 <HAL_RCC_GetSysClockFreq>
 80017de:	4602      	mov	r2, r0
 80017e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001810 <HAL_RCC_ClockConfig+0x1bc>)
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	091b      	lsrs	r3, r3, #4
 80017e6:	f003 030f 	and.w	r3, r3, #15
 80017ea:	490a      	ldr	r1, [pc, #40]	@ (8001814 <HAL_RCC_ClockConfig+0x1c0>)
 80017ec:	5ccb      	ldrb	r3, [r1, r3]
 80017ee:	fa22 f303 	lsr.w	r3, r2, r3
 80017f2:	4a09      	ldr	r2, [pc, #36]	@ (8001818 <HAL_RCC_ClockConfig+0x1c4>)
 80017f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80017f6:	4b09      	ldr	r3, [pc, #36]	@ (800181c <HAL_RCC_ClockConfig+0x1c8>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4618      	mov	r0, r3
 80017fc:	f7ff f874 	bl	80008e8 <HAL_InitTick>

  return HAL_OK;
 8001800:	2300      	movs	r3, #0
}
 8001802:	4618      	mov	r0, r3
 8001804:	3710      	adds	r7, #16
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	40023c00 	.word	0x40023c00
 8001810:	40023800 	.word	0x40023800
 8001814:	08005cb4 	.word	0x08005cb4
 8001818:	20000000 	.word	0x20000000
 800181c:	20000004 	.word	0x20000004

08001820 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001820:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001824:	b094      	sub	sp, #80	@ 0x50
 8001826:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001828:	2300      	movs	r3, #0
 800182a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800182c:	2300      	movs	r3, #0
 800182e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001830:	2300      	movs	r3, #0
 8001832:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001834:	2300      	movs	r3, #0
 8001836:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001838:	4b79      	ldr	r3, [pc, #484]	@ (8001a20 <HAL_RCC_GetSysClockFreq+0x200>)
 800183a:	689b      	ldr	r3, [r3, #8]
 800183c:	f003 030c 	and.w	r3, r3, #12
 8001840:	2b08      	cmp	r3, #8
 8001842:	d00d      	beq.n	8001860 <HAL_RCC_GetSysClockFreq+0x40>
 8001844:	2b08      	cmp	r3, #8
 8001846:	f200 80e1 	bhi.w	8001a0c <HAL_RCC_GetSysClockFreq+0x1ec>
 800184a:	2b00      	cmp	r3, #0
 800184c:	d002      	beq.n	8001854 <HAL_RCC_GetSysClockFreq+0x34>
 800184e:	2b04      	cmp	r3, #4
 8001850:	d003      	beq.n	800185a <HAL_RCC_GetSysClockFreq+0x3a>
 8001852:	e0db      	b.n	8001a0c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001854:	4b73      	ldr	r3, [pc, #460]	@ (8001a24 <HAL_RCC_GetSysClockFreq+0x204>)
 8001856:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001858:	e0db      	b.n	8001a12 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800185a:	4b73      	ldr	r3, [pc, #460]	@ (8001a28 <HAL_RCC_GetSysClockFreq+0x208>)
 800185c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800185e:	e0d8      	b.n	8001a12 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001860:	4b6f      	ldr	r3, [pc, #444]	@ (8001a20 <HAL_RCC_GetSysClockFreq+0x200>)
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001868:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800186a:	4b6d      	ldr	r3, [pc, #436]	@ (8001a20 <HAL_RCC_GetSysClockFreq+0x200>)
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001872:	2b00      	cmp	r3, #0
 8001874:	d063      	beq.n	800193e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001876:	4b6a      	ldr	r3, [pc, #424]	@ (8001a20 <HAL_RCC_GetSysClockFreq+0x200>)
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	099b      	lsrs	r3, r3, #6
 800187c:	2200      	movs	r2, #0
 800187e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001880:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001882:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001884:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001888:	633b      	str	r3, [r7, #48]	@ 0x30
 800188a:	2300      	movs	r3, #0
 800188c:	637b      	str	r3, [r7, #52]	@ 0x34
 800188e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001892:	4622      	mov	r2, r4
 8001894:	462b      	mov	r3, r5
 8001896:	f04f 0000 	mov.w	r0, #0
 800189a:	f04f 0100 	mov.w	r1, #0
 800189e:	0159      	lsls	r1, r3, #5
 80018a0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80018a4:	0150      	lsls	r0, r2, #5
 80018a6:	4602      	mov	r2, r0
 80018a8:	460b      	mov	r3, r1
 80018aa:	4621      	mov	r1, r4
 80018ac:	1a51      	subs	r1, r2, r1
 80018ae:	6139      	str	r1, [r7, #16]
 80018b0:	4629      	mov	r1, r5
 80018b2:	eb63 0301 	sbc.w	r3, r3, r1
 80018b6:	617b      	str	r3, [r7, #20]
 80018b8:	f04f 0200 	mov.w	r2, #0
 80018bc:	f04f 0300 	mov.w	r3, #0
 80018c0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80018c4:	4659      	mov	r1, fp
 80018c6:	018b      	lsls	r3, r1, #6
 80018c8:	4651      	mov	r1, sl
 80018ca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80018ce:	4651      	mov	r1, sl
 80018d0:	018a      	lsls	r2, r1, #6
 80018d2:	4651      	mov	r1, sl
 80018d4:	ebb2 0801 	subs.w	r8, r2, r1
 80018d8:	4659      	mov	r1, fp
 80018da:	eb63 0901 	sbc.w	r9, r3, r1
 80018de:	f04f 0200 	mov.w	r2, #0
 80018e2:	f04f 0300 	mov.w	r3, #0
 80018e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80018ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80018ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80018f2:	4690      	mov	r8, r2
 80018f4:	4699      	mov	r9, r3
 80018f6:	4623      	mov	r3, r4
 80018f8:	eb18 0303 	adds.w	r3, r8, r3
 80018fc:	60bb      	str	r3, [r7, #8]
 80018fe:	462b      	mov	r3, r5
 8001900:	eb49 0303 	adc.w	r3, r9, r3
 8001904:	60fb      	str	r3, [r7, #12]
 8001906:	f04f 0200 	mov.w	r2, #0
 800190a:	f04f 0300 	mov.w	r3, #0
 800190e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001912:	4629      	mov	r1, r5
 8001914:	024b      	lsls	r3, r1, #9
 8001916:	4621      	mov	r1, r4
 8001918:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800191c:	4621      	mov	r1, r4
 800191e:	024a      	lsls	r2, r1, #9
 8001920:	4610      	mov	r0, r2
 8001922:	4619      	mov	r1, r3
 8001924:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001926:	2200      	movs	r2, #0
 8001928:	62bb      	str	r3, [r7, #40]	@ 0x28
 800192a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800192c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001930:	f7fe fca6 	bl	8000280 <__aeabi_uldivmod>
 8001934:	4602      	mov	r2, r0
 8001936:	460b      	mov	r3, r1
 8001938:	4613      	mov	r3, r2
 800193a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800193c:	e058      	b.n	80019f0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800193e:	4b38      	ldr	r3, [pc, #224]	@ (8001a20 <HAL_RCC_GetSysClockFreq+0x200>)
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	099b      	lsrs	r3, r3, #6
 8001944:	2200      	movs	r2, #0
 8001946:	4618      	mov	r0, r3
 8001948:	4611      	mov	r1, r2
 800194a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800194e:	623b      	str	r3, [r7, #32]
 8001950:	2300      	movs	r3, #0
 8001952:	627b      	str	r3, [r7, #36]	@ 0x24
 8001954:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001958:	4642      	mov	r2, r8
 800195a:	464b      	mov	r3, r9
 800195c:	f04f 0000 	mov.w	r0, #0
 8001960:	f04f 0100 	mov.w	r1, #0
 8001964:	0159      	lsls	r1, r3, #5
 8001966:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800196a:	0150      	lsls	r0, r2, #5
 800196c:	4602      	mov	r2, r0
 800196e:	460b      	mov	r3, r1
 8001970:	4641      	mov	r1, r8
 8001972:	ebb2 0a01 	subs.w	sl, r2, r1
 8001976:	4649      	mov	r1, r9
 8001978:	eb63 0b01 	sbc.w	fp, r3, r1
 800197c:	f04f 0200 	mov.w	r2, #0
 8001980:	f04f 0300 	mov.w	r3, #0
 8001984:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001988:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800198c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001990:	ebb2 040a 	subs.w	r4, r2, sl
 8001994:	eb63 050b 	sbc.w	r5, r3, fp
 8001998:	f04f 0200 	mov.w	r2, #0
 800199c:	f04f 0300 	mov.w	r3, #0
 80019a0:	00eb      	lsls	r3, r5, #3
 80019a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80019a6:	00e2      	lsls	r2, r4, #3
 80019a8:	4614      	mov	r4, r2
 80019aa:	461d      	mov	r5, r3
 80019ac:	4643      	mov	r3, r8
 80019ae:	18e3      	adds	r3, r4, r3
 80019b0:	603b      	str	r3, [r7, #0]
 80019b2:	464b      	mov	r3, r9
 80019b4:	eb45 0303 	adc.w	r3, r5, r3
 80019b8:	607b      	str	r3, [r7, #4]
 80019ba:	f04f 0200 	mov.w	r2, #0
 80019be:	f04f 0300 	mov.w	r3, #0
 80019c2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80019c6:	4629      	mov	r1, r5
 80019c8:	028b      	lsls	r3, r1, #10
 80019ca:	4621      	mov	r1, r4
 80019cc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80019d0:	4621      	mov	r1, r4
 80019d2:	028a      	lsls	r2, r1, #10
 80019d4:	4610      	mov	r0, r2
 80019d6:	4619      	mov	r1, r3
 80019d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80019da:	2200      	movs	r2, #0
 80019dc:	61bb      	str	r3, [r7, #24]
 80019de:	61fa      	str	r2, [r7, #28]
 80019e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80019e4:	f7fe fc4c 	bl	8000280 <__aeabi_uldivmod>
 80019e8:	4602      	mov	r2, r0
 80019ea:	460b      	mov	r3, r1
 80019ec:	4613      	mov	r3, r2
 80019ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80019f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001a20 <HAL_RCC_GetSysClockFreq+0x200>)
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	0c1b      	lsrs	r3, r3, #16
 80019f6:	f003 0303 	and.w	r3, r3, #3
 80019fa:	3301      	adds	r3, #1
 80019fc:	005b      	lsls	r3, r3, #1
 80019fe:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001a00:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001a02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a04:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a08:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001a0a:	e002      	b.n	8001a12 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001a0c:	4b05      	ldr	r3, [pc, #20]	@ (8001a24 <HAL_RCC_GetSysClockFreq+0x204>)
 8001a0e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001a10:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	3750      	adds	r7, #80	@ 0x50
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a1e:	bf00      	nop
 8001a20:	40023800 	.word	0x40023800
 8001a24:	00f42400 	.word	0x00f42400
 8001a28:	007a1200 	.word	0x007a1200

08001a2c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a30:	4b03      	ldr	r3, [pc, #12]	@ (8001a40 <HAL_RCC_GetHCLKFreq+0x14>)
 8001a32:	681b      	ldr	r3, [r3, #0]
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr
 8001a3e:	bf00      	nop
 8001a40:	20000000 	.word	0x20000000

08001a44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001a48:	f7ff fff0 	bl	8001a2c <HAL_RCC_GetHCLKFreq>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	4b05      	ldr	r3, [pc, #20]	@ (8001a64 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001a50:	689b      	ldr	r3, [r3, #8]
 8001a52:	0a9b      	lsrs	r3, r3, #10
 8001a54:	f003 0307 	and.w	r3, r3, #7
 8001a58:	4903      	ldr	r1, [pc, #12]	@ (8001a68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a5a:	5ccb      	ldrb	r3, [r1, r3]
 8001a5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	40023800 	.word	0x40023800
 8001a68:	08005cc4 	.word	0x08005cc4

08001a6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001a70:	f7ff ffdc 	bl	8001a2c <HAL_RCC_GetHCLKFreq>
 8001a74:	4602      	mov	r2, r0
 8001a76:	4b05      	ldr	r3, [pc, #20]	@ (8001a8c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001a78:	689b      	ldr	r3, [r3, #8]
 8001a7a:	0b5b      	lsrs	r3, r3, #13
 8001a7c:	f003 0307 	and.w	r3, r3, #7
 8001a80:	4903      	ldr	r1, [pc, #12]	@ (8001a90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a82:	5ccb      	ldrb	r3, [r1, r3]
 8001a84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	40023800 	.word	0x40023800
 8001a90:	08005cc4 	.word	0x08005cc4

08001a94 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b083      	sub	sp, #12
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
 8001a9c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	220f      	movs	r2, #15
 8001aa2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001aa4:	4b12      	ldr	r3, [pc, #72]	@ (8001af0 <HAL_RCC_GetClockConfig+0x5c>)
 8001aa6:	689b      	ldr	r3, [r3, #8]
 8001aa8:	f003 0203 	and.w	r2, r3, #3
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001ab0:	4b0f      	ldr	r3, [pc, #60]	@ (8001af0 <HAL_RCC_GetClockConfig+0x5c>)
 8001ab2:	689b      	ldr	r3, [r3, #8]
 8001ab4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001abc:	4b0c      	ldr	r3, [pc, #48]	@ (8001af0 <HAL_RCC_GetClockConfig+0x5c>)
 8001abe:	689b      	ldr	r3, [r3, #8]
 8001ac0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001ac8:	4b09      	ldr	r3, [pc, #36]	@ (8001af0 <HAL_RCC_GetClockConfig+0x5c>)
 8001aca:	689b      	ldr	r3, [r3, #8]
 8001acc:	08db      	lsrs	r3, r3, #3
 8001ace:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001ad6:	4b07      	ldr	r3, [pc, #28]	@ (8001af4 <HAL_RCC_GetClockConfig+0x60>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f003 0207 	and.w	r2, r3, #7
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	601a      	str	r2, [r3, #0]
}
 8001ae2:	bf00      	nop
 8001ae4:	370c      	adds	r7, #12
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr
 8001aee:	bf00      	nop
 8001af0:	40023800 	.word	0x40023800
 8001af4:	40023c00 	.word	0x40023c00

08001af8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b082      	sub	sp, #8
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d101      	bne.n	8001b0a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e041      	b.n	8001b8e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001b10:	b2db      	uxtb	r3, r3
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d106      	bne.n	8001b24 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2200      	movs	r2, #0
 8001b1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001b1e:	6878      	ldr	r0, [r7, #4]
 8001b20:	f000 f839 	bl	8001b96 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2202      	movs	r2, #2
 8001b28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681a      	ldr	r2, [r3, #0]
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	3304      	adds	r3, #4
 8001b34:	4619      	mov	r1, r3
 8001b36:	4610      	mov	r0, r2
 8001b38:	f000 f9b2 	bl	8001ea0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2201      	movs	r2, #1
 8001b40:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2201      	movs	r2, #1
 8001b48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2201      	movs	r2, #1
 8001b50:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2201      	movs	r2, #1
 8001b58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2201      	movs	r2, #1
 8001b60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2201      	movs	r2, #1
 8001b68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2201      	movs	r2, #1
 8001b70:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2201      	movs	r2, #1
 8001b78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2201      	movs	r2, #1
 8001b80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2201      	movs	r2, #1
 8001b88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001b8c:	2300      	movs	r3, #0
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	3708      	adds	r7, #8
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}

08001b96 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001b96:	b480      	push	{r7}
 8001b98:	b083      	sub	sp, #12
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001b9e:	bf00      	nop
 8001ba0:	370c      	adds	r7, #12
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr
	...

08001bac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b085      	sub	sp, #20
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001bba:	b2db      	uxtb	r3, r3
 8001bbc:	2b01      	cmp	r3, #1
 8001bbe:	d001      	beq.n	8001bc4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	e044      	b.n	8001c4e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2202      	movs	r2, #2
 8001bc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	68da      	ldr	r2, [r3, #12]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f042 0201 	orr.w	r2, r2, #1
 8001bda:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a1e      	ldr	r2, [pc, #120]	@ (8001c5c <HAL_TIM_Base_Start_IT+0xb0>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d018      	beq.n	8001c18 <HAL_TIM_Base_Start_IT+0x6c>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001bee:	d013      	beq.n	8001c18 <HAL_TIM_Base_Start_IT+0x6c>
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a1a      	ldr	r2, [pc, #104]	@ (8001c60 <HAL_TIM_Base_Start_IT+0xb4>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d00e      	beq.n	8001c18 <HAL_TIM_Base_Start_IT+0x6c>
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4a19      	ldr	r2, [pc, #100]	@ (8001c64 <HAL_TIM_Base_Start_IT+0xb8>)
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d009      	beq.n	8001c18 <HAL_TIM_Base_Start_IT+0x6c>
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a17      	ldr	r2, [pc, #92]	@ (8001c68 <HAL_TIM_Base_Start_IT+0xbc>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d004      	beq.n	8001c18 <HAL_TIM_Base_Start_IT+0x6c>
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4a16      	ldr	r2, [pc, #88]	@ (8001c6c <HAL_TIM_Base_Start_IT+0xc0>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d111      	bne.n	8001c3c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	689b      	ldr	r3, [r3, #8]
 8001c1e:	f003 0307 	and.w	r3, r3, #7
 8001c22:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	2b06      	cmp	r3, #6
 8001c28:	d010      	beq.n	8001c4c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	681a      	ldr	r2, [r3, #0]
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f042 0201 	orr.w	r2, r2, #1
 8001c38:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c3a:	e007      	b.n	8001c4c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	681a      	ldr	r2, [r3, #0]
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f042 0201 	orr.w	r2, r2, #1
 8001c4a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001c4c:	2300      	movs	r3, #0
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	3714      	adds	r7, #20
 8001c52:	46bd      	mov	sp, r7
 8001c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c58:	4770      	bx	lr
 8001c5a:	bf00      	nop
 8001c5c:	40010000 	.word	0x40010000
 8001c60:	40000400 	.word	0x40000400
 8001c64:	40000800 	.word	0x40000800
 8001c68:	40000c00 	.word	0x40000c00
 8001c6c:	40014000 	.word	0x40014000

08001c70 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b084      	sub	sp, #16
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	68db      	ldr	r3, [r3, #12]
 8001c7e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	691b      	ldr	r3, [r3, #16]
 8001c86:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001c88:	68bb      	ldr	r3, [r7, #8]
 8001c8a:	f003 0302 	and.w	r3, r3, #2
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d020      	beq.n	8001cd4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	f003 0302 	and.w	r3, r3, #2
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d01b      	beq.n	8001cd4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f06f 0202 	mvn.w	r2, #2
 8001ca4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2201      	movs	r2, #1
 8001caa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	699b      	ldr	r3, [r3, #24]
 8001cb2:	f003 0303 	and.w	r3, r3, #3
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d003      	beq.n	8001cc2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001cba:	6878      	ldr	r0, [r7, #4]
 8001cbc:	f000 f8d2 	bl	8001e64 <HAL_TIM_IC_CaptureCallback>
 8001cc0:	e005      	b.n	8001cce <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cc2:	6878      	ldr	r0, [r7, #4]
 8001cc4:	f000 f8c4 	bl	8001e50 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001cc8:	6878      	ldr	r0, [r7, #4]
 8001cca:	f000 f8d5 	bl	8001e78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001cd4:	68bb      	ldr	r3, [r7, #8]
 8001cd6:	f003 0304 	and.w	r3, r3, #4
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d020      	beq.n	8001d20 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	f003 0304 	and.w	r3, r3, #4
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d01b      	beq.n	8001d20 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f06f 0204 	mvn.w	r2, #4
 8001cf0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2202      	movs	r2, #2
 8001cf6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	699b      	ldr	r3, [r3, #24]
 8001cfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d003      	beq.n	8001d0e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d06:	6878      	ldr	r0, [r7, #4]
 8001d08:	f000 f8ac 	bl	8001e64 <HAL_TIM_IC_CaptureCallback>
 8001d0c:	e005      	b.n	8001d1a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d0e:	6878      	ldr	r0, [r7, #4]
 8001d10:	f000 f89e 	bl	8001e50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d14:	6878      	ldr	r0, [r7, #4]
 8001d16:	f000 f8af 	bl	8001e78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001d20:	68bb      	ldr	r3, [r7, #8]
 8001d22:	f003 0308 	and.w	r3, r3, #8
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d020      	beq.n	8001d6c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	f003 0308 	and.w	r3, r3, #8
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d01b      	beq.n	8001d6c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f06f 0208 	mvn.w	r2, #8
 8001d3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2204      	movs	r2, #4
 8001d42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	69db      	ldr	r3, [r3, #28]
 8001d4a:	f003 0303 	and.w	r3, r3, #3
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d003      	beq.n	8001d5a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d52:	6878      	ldr	r0, [r7, #4]
 8001d54:	f000 f886 	bl	8001e64 <HAL_TIM_IC_CaptureCallback>
 8001d58:	e005      	b.n	8001d66 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d5a:	6878      	ldr	r0, [r7, #4]
 8001d5c:	f000 f878 	bl	8001e50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d60:	6878      	ldr	r0, [r7, #4]
 8001d62:	f000 f889 	bl	8001e78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	2200      	movs	r2, #0
 8001d6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001d6c:	68bb      	ldr	r3, [r7, #8]
 8001d6e:	f003 0310 	and.w	r3, r3, #16
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d020      	beq.n	8001db8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	f003 0310 	and.w	r3, r3, #16
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d01b      	beq.n	8001db8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f06f 0210 	mvn.w	r2, #16
 8001d88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2208      	movs	r2, #8
 8001d8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	69db      	ldr	r3, [r3, #28]
 8001d96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d003      	beq.n	8001da6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d9e:	6878      	ldr	r0, [r7, #4]
 8001da0:	f000 f860 	bl	8001e64 <HAL_TIM_IC_CaptureCallback>
 8001da4:	e005      	b.n	8001db2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001da6:	6878      	ldr	r0, [r7, #4]
 8001da8:	f000 f852 	bl	8001e50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001dac:	6878      	ldr	r0, [r7, #4]
 8001dae:	f000 f863 	bl	8001e78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2200      	movs	r2, #0
 8001db6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	f003 0301 	and.w	r3, r3, #1
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d00c      	beq.n	8001ddc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	f003 0301 	and.w	r3, r3, #1
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d007      	beq.n	8001ddc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f06f 0201 	mvn.w	r2, #1
 8001dd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001dd6:	6878      	ldr	r0, [r7, #4]
 8001dd8:	f7fe fd42 	bl	8000860 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001ddc:	68bb      	ldr	r3, [r7, #8]
 8001dde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d00c      	beq.n	8001e00 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d007      	beq.n	8001e00 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001df8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001dfa:	6878      	ldr	r0, [r7, #4]
 8001dfc:	f000 f8e6 	bl	8001fcc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001e00:	68bb      	ldr	r3, [r7, #8]
 8001e02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d00c      	beq.n	8001e24 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d007      	beq.n	8001e24 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001e1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001e1e:	6878      	ldr	r0, [r7, #4]
 8001e20:	f000 f834 	bl	8001e8c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001e24:	68bb      	ldr	r3, [r7, #8]
 8001e26:	f003 0320 	and.w	r3, r3, #32
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d00c      	beq.n	8001e48 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	f003 0320 	and.w	r3, r3, #32
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d007      	beq.n	8001e48 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f06f 0220 	mvn.w	r2, #32
 8001e40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001e42:	6878      	ldr	r0, [r7, #4]
 8001e44:	f000 f8b8 	bl	8001fb8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001e48:	bf00      	nop
 8001e4a:	3710      	adds	r7, #16
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}

08001e50 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b083      	sub	sp, #12
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001e58:	bf00      	nop
 8001e5a:	370c      	adds	r7, #12
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e62:	4770      	bx	lr

08001e64 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b083      	sub	sp, #12
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001e6c:	bf00      	nop
 8001e6e:	370c      	adds	r7, #12
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr

08001e78 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b083      	sub	sp, #12
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001e80:	bf00      	nop
 8001e82:	370c      	adds	r7, #12
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr

08001e8c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b083      	sub	sp, #12
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001e94:	bf00      	nop
 8001e96:	370c      	adds	r7, #12
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9e:	4770      	bx	lr

08001ea0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b085      	sub	sp, #20
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
 8001ea8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	4a3a      	ldr	r2, [pc, #232]	@ (8001f9c <TIM_Base_SetConfig+0xfc>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d00f      	beq.n	8001ed8 <TIM_Base_SetConfig+0x38>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ebe:	d00b      	beq.n	8001ed8 <TIM_Base_SetConfig+0x38>
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	4a37      	ldr	r2, [pc, #220]	@ (8001fa0 <TIM_Base_SetConfig+0x100>)
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d007      	beq.n	8001ed8 <TIM_Base_SetConfig+0x38>
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	4a36      	ldr	r2, [pc, #216]	@ (8001fa4 <TIM_Base_SetConfig+0x104>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d003      	beq.n	8001ed8 <TIM_Base_SetConfig+0x38>
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	4a35      	ldr	r2, [pc, #212]	@ (8001fa8 <TIM_Base_SetConfig+0x108>)
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d108      	bne.n	8001eea <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001ede:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	68fa      	ldr	r2, [r7, #12]
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	4a2b      	ldr	r2, [pc, #172]	@ (8001f9c <TIM_Base_SetConfig+0xfc>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d01b      	beq.n	8001f2a <TIM_Base_SetConfig+0x8a>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ef8:	d017      	beq.n	8001f2a <TIM_Base_SetConfig+0x8a>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4a28      	ldr	r2, [pc, #160]	@ (8001fa0 <TIM_Base_SetConfig+0x100>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d013      	beq.n	8001f2a <TIM_Base_SetConfig+0x8a>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	4a27      	ldr	r2, [pc, #156]	@ (8001fa4 <TIM_Base_SetConfig+0x104>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d00f      	beq.n	8001f2a <TIM_Base_SetConfig+0x8a>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4a26      	ldr	r2, [pc, #152]	@ (8001fa8 <TIM_Base_SetConfig+0x108>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d00b      	beq.n	8001f2a <TIM_Base_SetConfig+0x8a>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4a25      	ldr	r2, [pc, #148]	@ (8001fac <TIM_Base_SetConfig+0x10c>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d007      	beq.n	8001f2a <TIM_Base_SetConfig+0x8a>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	4a24      	ldr	r2, [pc, #144]	@ (8001fb0 <TIM_Base_SetConfig+0x110>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d003      	beq.n	8001f2a <TIM_Base_SetConfig+0x8a>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4a23      	ldr	r2, [pc, #140]	@ (8001fb4 <TIM_Base_SetConfig+0x114>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d108      	bne.n	8001f3c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001f30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	68db      	ldr	r3, [r3, #12]
 8001f36:	68fa      	ldr	r2, [r7, #12]
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	695b      	ldr	r3, [r3, #20]
 8001f46:	4313      	orrs	r3, r2
 8001f48:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	68fa      	ldr	r2, [r7, #12]
 8001f4e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	689a      	ldr	r2, [r3, #8]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	681a      	ldr	r2, [r3, #0]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	4a0e      	ldr	r2, [pc, #56]	@ (8001f9c <TIM_Base_SetConfig+0xfc>)
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d103      	bne.n	8001f70 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	691a      	ldr	r2, [r3, #16]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2201      	movs	r2, #1
 8001f74:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	691b      	ldr	r3, [r3, #16]
 8001f7a:	f003 0301 	and.w	r3, r3, #1
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	d105      	bne.n	8001f8e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	691b      	ldr	r3, [r3, #16]
 8001f86:	f023 0201 	bic.w	r2, r3, #1
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	611a      	str	r2, [r3, #16]
  }
}
 8001f8e:	bf00      	nop
 8001f90:	3714      	adds	r7, #20
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop
 8001f9c:	40010000 	.word	0x40010000
 8001fa0:	40000400 	.word	0x40000400
 8001fa4:	40000800 	.word	0x40000800
 8001fa8:	40000c00 	.word	0x40000c00
 8001fac:	40014000 	.word	0x40014000
 8001fb0:	40014400 	.word	0x40014400
 8001fb4:	40014800 	.word	0x40014800

08001fb8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b083      	sub	sp, #12
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001fc0:	bf00      	nop
 8001fc2:	370c      	adds	r7, #12
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fca:	4770      	bx	lr

08001fcc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b083      	sub	sp, #12
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001fd4:	bf00      	nop
 8001fd6:	370c      	adds	r7, #12
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fde:	4770      	bx	lr

08001fe0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b082      	sub	sp, #8
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d101      	bne.n	8001ff2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e042      	b.n	8002078 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001ff8:	b2db      	uxtb	r3, r3
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d106      	bne.n	800200c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2200      	movs	r2, #0
 8002002:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002006:	6878      	ldr	r0, [r7, #4]
 8002008:	f7fe fd78 	bl	8000afc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2224      	movs	r2, #36	@ 0x24
 8002010:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	68da      	ldr	r2, [r3, #12]
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002022:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002024:	6878      	ldr	r0, [r7, #4]
 8002026:	f000 f973 	bl	8002310 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	691a      	ldr	r2, [r3, #16]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002038:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	695a      	ldr	r2, [r3, #20]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002048:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	68da      	ldr	r2, [r3, #12]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002058:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2200      	movs	r2, #0
 800205e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2220      	movs	r2, #32
 8002064:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2220      	movs	r2, #32
 800206c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2200      	movs	r2, #0
 8002074:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002076:	2300      	movs	r3, #0
}
 8002078:	4618      	mov	r0, r3
 800207a:	3708      	adds	r7, #8
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}

08002080 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b08a      	sub	sp, #40	@ 0x28
 8002084:	af02      	add	r7, sp, #8
 8002086:	60f8      	str	r0, [r7, #12]
 8002088:	60b9      	str	r1, [r7, #8]
 800208a:	603b      	str	r3, [r7, #0]
 800208c:	4613      	mov	r3, r2
 800208e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002090:	2300      	movs	r3, #0
 8002092:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800209a:	b2db      	uxtb	r3, r3
 800209c:	2b20      	cmp	r3, #32
 800209e:	d175      	bne.n	800218c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d002      	beq.n	80020ac <HAL_UART_Transmit+0x2c>
 80020a6:	88fb      	ldrh	r3, [r7, #6]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d101      	bne.n	80020b0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80020ac:	2301      	movs	r3, #1
 80020ae:	e06e      	b.n	800218e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	2200      	movs	r2, #0
 80020b4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	2221      	movs	r2, #33	@ 0x21
 80020ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80020be:	f7fe fdc5 	bl	8000c4c <HAL_GetTick>
 80020c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	88fa      	ldrh	r2, [r7, #6]
 80020c8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	88fa      	ldrh	r2, [r7, #6]
 80020ce:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	689b      	ldr	r3, [r3, #8]
 80020d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80020d8:	d108      	bne.n	80020ec <HAL_UART_Transmit+0x6c>
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	691b      	ldr	r3, [r3, #16]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d104      	bne.n	80020ec <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80020e2:	2300      	movs	r3, #0
 80020e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80020e6:	68bb      	ldr	r3, [r7, #8]
 80020e8:	61bb      	str	r3, [r7, #24]
 80020ea:	e003      	b.n	80020f4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80020ec:	68bb      	ldr	r3, [r7, #8]
 80020ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80020f0:	2300      	movs	r3, #0
 80020f2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80020f4:	e02e      	b.n	8002154 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	9300      	str	r3, [sp, #0]
 80020fa:	697b      	ldr	r3, [r7, #20]
 80020fc:	2200      	movs	r2, #0
 80020fe:	2180      	movs	r1, #128	@ 0x80
 8002100:	68f8      	ldr	r0, [r7, #12]
 8002102:	f000 f848 	bl	8002196 <UART_WaitOnFlagUntilTimeout>
 8002106:	4603      	mov	r3, r0
 8002108:	2b00      	cmp	r3, #0
 800210a:	d005      	beq.n	8002118 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	2220      	movs	r2, #32
 8002110:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002114:	2303      	movs	r3, #3
 8002116:	e03a      	b.n	800218e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002118:	69fb      	ldr	r3, [r7, #28]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d10b      	bne.n	8002136 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800211e:	69bb      	ldr	r3, [r7, #24]
 8002120:	881b      	ldrh	r3, [r3, #0]
 8002122:	461a      	mov	r2, r3
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800212c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800212e:	69bb      	ldr	r3, [r7, #24]
 8002130:	3302      	adds	r3, #2
 8002132:	61bb      	str	r3, [r7, #24]
 8002134:	e007      	b.n	8002146 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002136:	69fb      	ldr	r3, [r7, #28]
 8002138:	781a      	ldrb	r2, [r3, #0]
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002140:	69fb      	ldr	r3, [r7, #28]
 8002142:	3301      	adds	r3, #1
 8002144:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800214a:	b29b      	uxth	r3, r3
 800214c:	3b01      	subs	r3, #1
 800214e:	b29a      	uxth	r2, r3
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002158:	b29b      	uxth	r3, r3
 800215a:	2b00      	cmp	r3, #0
 800215c:	d1cb      	bne.n	80020f6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	9300      	str	r3, [sp, #0]
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	2200      	movs	r2, #0
 8002166:	2140      	movs	r1, #64	@ 0x40
 8002168:	68f8      	ldr	r0, [r7, #12]
 800216a:	f000 f814 	bl	8002196 <UART_WaitOnFlagUntilTimeout>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d005      	beq.n	8002180 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	2220      	movs	r2, #32
 8002178:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800217c:	2303      	movs	r3, #3
 800217e:	e006      	b.n	800218e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	2220      	movs	r2, #32
 8002184:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002188:	2300      	movs	r3, #0
 800218a:	e000      	b.n	800218e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800218c:	2302      	movs	r3, #2
  }
}
 800218e:	4618      	mov	r0, r3
 8002190:	3720      	adds	r7, #32
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}

08002196 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002196:	b580      	push	{r7, lr}
 8002198:	b086      	sub	sp, #24
 800219a:	af00      	add	r7, sp, #0
 800219c:	60f8      	str	r0, [r7, #12]
 800219e:	60b9      	str	r1, [r7, #8]
 80021a0:	603b      	str	r3, [r7, #0]
 80021a2:	4613      	mov	r3, r2
 80021a4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80021a6:	e03b      	b.n	8002220 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80021a8:	6a3b      	ldr	r3, [r7, #32]
 80021aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021ae:	d037      	beq.n	8002220 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80021b0:	f7fe fd4c 	bl	8000c4c <HAL_GetTick>
 80021b4:	4602      	mov	r2, r0
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	1ad3      	subs	r3, r2, r3
 80021ba:	6a3a      	ldr	r2, [r7, #32]
 80021bc:	429a      	cmp	r2, r3
 80021be:	d302      	bcc.n	80021c6 <UART_WaitOnFlagUntilTimeout+0x30>
 80021c0:	6a3b      	ldr	r3, [r7, #32]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d101      	bne.n	80021ca <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80021c6:	2303      	movs	r3, #3
 80021c8:	e03a      	b.n	8002240 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	68db      	ldr	r3, [r3, #12]
 80021d0:	f003 0304 	and.w	r3, r3, #4
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d023      	beq.n	8002220 <UART_WaitOnFlagUntilTimeout+0x8a>
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	2b80      	cmp	r3, #128	@ 0x80
 80021dc:	d020      	beq.n	8002220 <UART_WaitOnFlagUntilTimeout+0x8a>
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	2b40      	cmp	r3, #64	@ 0x40
 80021e2:	d01d      	beq.n	8002220 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f003 0308 	and.w	r3, r3, #8
 80021ee:	2b08      	cmp	r3, #8
 80021f0:	d116      	bne.n	8002220 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80021f2:	2300      	movs	r3, #0
 80021f4:	617b      	str	r3, [r7, #20]
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	617b      	str	r3, [r7, #20]
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	617b      	str	r3, [r7, #20]
 8002206:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002208:	68f8      	ldr	r0, [r7, #12]
 800220a:	f000 f81d 	bl	8002248 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	2208      	movs	r2, #8
 8002212:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	2200      	movs	r2, #0
 8002218:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	e00f      	b.n	8002240 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	68bb      	ldr	r3, [r7, #8]
 8002228:	4013      	ands	r3, r2
 800222a:	68ba      	ldr	r2, [r7, #8]
 800222c:	429a      	cmp	r2, r3
 800222e:	bf0c      	ite	eq
 8002230:	2301      	moveq	r3, #1
 8002232:	2300      	movne	r3, #0
 8002234:	b2db      	uxtb	r3, r3
 8002236:	461a      	mov	r2, r3
 8002238:	79fb      	ldrb	r3, [r7, #7]
 800223a:	429a      	cmp	r2, r3
 800223c:	d0b4      	beq.n	80021a8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800223e:	2300      	movs	r3, #0
}
 8002240:	4618      	mov	r0, r3
 8002242:	3718      	adds	r7, #24
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}

08002248 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002248:	b480      	push	{r7}
 800224a:	b095      	sub	sp, #84	@ 0x54
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	330c      	adds	r3, #12
 8002256:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002258:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800225a:	e853 3f00 	ldrex	r3, [r3]
 800225e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002260:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002262:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002266:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	330c      	adds	r3, #12
 800226e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002270:	643a      	str	r2, [r7, #64]	@ 0x40
 8002272:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002274:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002276:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002278:	e841 2300 	strex	r3, r2, [r1]
 800227c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800227e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002280:	2b00      	cmp	r3, #0
 8002282:	d1e5      	bne.n	8002250 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	3314      	adds	r3, #20
 800228a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800228c:	6a3b      	ldr	r3, [r7, #32]
 800228e:	e853 3f00 	ldrex	r3, [r3]
 8002292:	61fb      	str	r3, [r7, #28]
   return(result);
 8002294:	69fb      	ldr	r3, [r7, #28]
 8002296:	f023 0301 	bic.w	r3, r3, #1
 800229a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	3314      	adds	r3, #20
 80022a2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80022a4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80022a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80022aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80022ac:	e841 2300 	strex	r3, r2, [r1]
 80022b0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80022b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d1e5      	bne.n	8002284 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022bc:	2b01      	cmp	r3, #1
 80022be:	d119      	bne.n	80022f4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	330c      	adds	r3, #12
 80022c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	e853 3f00 	ldrex	r3, [r3]
 80022ce:	60bb      	str	r3, [r7, #8]
   return(result);
 80022d0:	68bb      	ldr	r3, [r7, #8]
 80022d2:	f023 0310 	bic.w	r3, r3, #16
 80022d6:	647b      	str	r3, [r7, #68]	@ 0x44
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	330c      	adds	r3, #12
 80022de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80022e0:	61ba      	str	r2, [r7, #24]
 80022e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022e4:	6979      	ldr	r1, [r7, #20]
 80022e6:	69ba      	ldr	r2, [r7, #24]
 80022e8:	e841 2300 	strex	r3, r2, [r1]
 80022ec:	613b      	str	r3, [r7, #16]
   return(result);
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d1e5      	bne.n	80022c0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2220      	movs	r2, #32
 80022f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2200      	movs	r2, #0
 8002300:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002302:	bf00      	nop
 8002304:	3754      	adds	r7, #84	@ 0x54
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr
	...

08002310 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002310:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002314:	b0c0      	sub	sp, #256	@ 0x100
 8002316:	af00      	add	r7, sp, #0
 8002318:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800231c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	691b      	ldr	r3, [r3, #16]
 8002324:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002328:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800232c:	68d9      	ldr	r1, [r3, #12]
 800232e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	ea40 0301 	orr.w	r3, r0, r1
 8002338:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800233a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800233e:	689a      	ldr	r2, [r3, #8]
 8002340:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002344:	691b      	ldr	r3, [r3, #16]
 8002346:	431a      	orrs	r2, r3
 8002348:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800234c:	695b      	ldr	r3, [r3, #20]
 800234e:	431a      	orrs	r2, r3
 8002350:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002354:	69db      	ldr	r3, [r3, #28]
 8002356:	4313      	orrs	r3, r2
 8002358:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800235c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	68db      	ldr	r3, [r3, #12]
 8002364:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002368:	f021 010c 	bic.w	r1, r1, #12
 800236c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002376:	430b      	orrs	r3, r1
 8002378:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800237a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	695b      	ldr	r3, [r3, #20]
 8002382:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002386:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800238a:	6999      	ldr	r1, [r3, #24]
 800238c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	ea40 0301 	orr.w	r3, r0, r1
 8002396:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002398:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800239c:	681a      	ldr	r2, [r3, #0]
 800239e:	4b8f      	ldr	r3, [pc, #572]	@ (80025dc <UART_SetConfig+0x2cc>)
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d005      	beq.n	80023b0 <UART_SetConfig+0xa0>
 80023a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	4b8d      	ldr	r3, [pc, #564]	@ (80025e0 <UART_SetConfig+0x2d0>)
 80023ac:	429a      	cmp	r2, r3
 80023ae:	d104      	bne.n	80023ba <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80023b0:	f7ff fb5c 	bl	8001a6c <HAL_RCC_GetPCLK2Freq>
 80023b4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80023b8:	e003      	b.n	80023c2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80023ba:	f7ff fb43 	bl	8001a44 <HAL_RCC_GetPCLK1Freq>
 80023be:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80023c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023c6:	69db      	ldr	r3, [r3, #28]
 80023c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80023cc:	f040 810c 	bne.w	80025e8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80023d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80023d4:	2200      	movs	r2, #0
 80023d6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80023da:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80023de:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80023e2:	4622      	mov	r2, r4
 80023e4:	462b      	mov	r3, r5
 80023e6:	1891      	adds	r1, r2, r2
 80023e8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80023ea:	415b      	adcs	r3, r3
 80023ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80023ee:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80023f2:	4621      	mov	r1, r4
 80023f4:	eb12 0801 	adds.w	r8, r2, r1
 80023f8:	4629      	mov	r1, r5
 80023fa:	eb43 0901 	adc.w	r9, r3, r1
 80023fe:	f04f 0200 	mov.w	r2, #0
 8002402:	f04f 0300 	mov.w	r3, #0
 8002406:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800240a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800240e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002412:	4690      	mov	r8, r2
 8002414:	4699      	mov	r9, r3
 8002416:	4623      	mov	r3, r4
 8002418:	eb18 0303 	adds.w	r3, r8, r3
 800241c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002420:	462b      	mov	r3, r5
 8002422:	eb49 0303 	adc.w	r3, r9, r3
 8002426:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800242a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	2200      	movs	r2, #0
 8002432:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002436:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800243a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800243e:	460b      	mov	r3, r1
 8002440:	18db      	adds	r3, r3, r3
 8002442:	653b      	str	r3, [r7, #80]	@ 0x50
 8002444:	4613      	mov	r3, r2
 8002446:	eb42 0303 	adc.w	r3, r2, r3
 800244a:	657b      	str	r3, [r7, #84]	@ 0x54
 800244c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002450:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002454:	f7fd ff14 	bl	8000280 <__aeabi_uldivmod>
 8002458:	4602      	mov	r2, r0
 800245a:	460b      	mov	r3, r1
 800245c:	4b61      	ldr	r3, [pc, #388]	@ (80025e4 <UART_SetConfig+0x2d4>)
 800245e:	fba3 2302 	umull	r2, r3, r3, r2
 8002462:	095b      	lsrs	r3, r3, #5
 8002464:	011c      	lsls	r4, r3, #4
 8002466:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800246a:	2200      	movs	r2, #0
 800246c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002470:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002474:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002478:	4642      	mov	r2, r8
 800247a:	464b      	mov	r3, r9
 800247c:	1891      	adds	r1, r2, r2
 800247e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002480:	415b      	adcs	r3, r3
 8002482:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002484:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002488:	4641      	mov	r1, r8
 800248a:	eb12 0a01 	adds.w	sl, r2, r1
 800248e:	4649      	mov	r1, r9
 8002490:	eb43 0b01 	adc.w	fp, r3, r1
 8002494:	f04f 0200 	mov.w	r2, #0
 8002498:	f04f 0300 	mov.w	r3, #0
 800249c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80024a0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80024a4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80024a8:	4692      	mov	sl, r2
 80024aa:	469b      	mov	fp, r3
 80024ac:	4643      	mov	r3, r8
 80024ae:	eb1a 0303 	adds.w	r3, sl, r3
 80024b2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80024b6:	464b      	mov	r3, r9
 80024b8:	eb4b 0303 	adc.w	r3, fp, r3
 80024bc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80024c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	2200      	movs	r2, #0
 80024c8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80024cc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80024d0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80024d4:	460b      	mov	r3, r1
 80024d6:	18db      	adds	r3, r3, r3
 80024d8:	643b      	str	r3, [r7, #64]	@ 0x40
 80024da:	4613      	mov	r3, r2
 80024dc:	eb42 0303 	adc.w	r3, r2, r3
 80024e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80024e2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80024e6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80024ea:	f7fd fec9 	bl	8000280 <__aeabi_uldivmod>
 80024ee:	4602      	mov	r2, r0
 80024f0:	460b      	mov	r3, r1
 80024f2:	4611      	mov	r1, r2
 80024f4:	4b3b      	ldr	r3, [pc, #236]	@ (80025e4 <UART_SetConfig+0x2d4>)
 80024f6:	fba3 2301 	umull	r2, r3, r3, r1
 80024fa:	095b      	lsrs	r3, r3, #5
 80024fc:	2264      	movs	r2, #100	@ 0x64
 80024fe:	fb02 f303 	mul.w	r3, r2, r3
 8002502:	1acb      	subs	r3, r1, r3
 8002504:	00db      	lsls	r3, r3, #3
 8002506:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800250a:	4b36      	ldr	r3, [pc, #216]	@ (80025e4 <UART_SetConfig+0x2d4>)
 800250c:	fba3 2302 	umull	r2, r3, r3, r2
 8002510:	095b      	lsrs	r3, r3, #5
 8002512:	005b      	lsls	r3, r3, #1
 8002514:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002518:	441c      	add	r4, r3
 800251a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800251e:	2200      	movs	r2, #0
 8002520:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002524:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002528:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800252c:	4642      	mov	r2, r8
 800252e:	464b      	mov	r3, r9
 8002530:	1891      	adds	r1, r2, r2
 8002532:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002534:	415b      	adcs	r3, r3
 8002536:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002538:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800253c:	4641      	mov	r1, r8
 800253e:	1851      	adds	r1, r2, r1
 8002540:	6339      	str	r1, [r7, #48]	@ 0x30
 8002542:	4649      	mov	r1, r9
 8002544:	414b      	adcs	r3, r1
 8002546:	637b      	str	r3, [r7, #52]	@ 0x34
 8002548:	f04f 0200 	mov.w	r2, #0
 800254c:	f04f 0300 	mov.w	r3, #0
 8002550:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002554:	4659      	mov	r1, fp
 8002556:	00cb      	lsls	r3, r1, #3
 8002558:	4651      	mov	r1, sl
 800255a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800255e:	4651      	mov	r1, sl
 8002560:	00ca      	lsls	r2, r1, #3
 8002562:	4610      	mov	r0, r2
 8002564:	4619      	mov	r1, r3
 8002566:	4603      	mov	r3, r0
 8002568:	4642      	mov	r2, r8
 800256a:	189b      	adds	r3, r3, r2
 800256c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002570:	464b      	mov	r3, r9
 8002572:	460a      	mov	r2, r1
 8002574:	eb42 0303 	adc.w	r3, r2, r3
 8002578:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800257c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	2200      	movs	r2, #0
 8002584:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002588:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800258c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002590:	460b      	mov	r3, r1
 8002592:	18db      	adds	r3, r3, r3
 8002594:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002596:	4613      	mov	r3, r2
 8002598:	eb42 0303 	adc.w	r3, r2, r3
 800259c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800259e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80025a2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80025a6:	f7fd fe6b 	bl	8000280 <__aeabi_uldivmod>
 80025aa:	4602      	mov	r2, r0
 80025ac:	460b      	mov	r3, r1
 80025ae:	4b0d      	ldr	r3, [pc, #52]	@ (80025e4 <UART_SetConfig+0x2d4>)
 80025b0:	fba3 1302 	umull	r1, r3, r3, r2
 80025b4:	095b      	lsrs	r3, r3, #5
 80025b6:	2164      	movs	r1, #100	@ 0x64
 80025b8:	fb01 f303 	mul.w	r3, r1, r3
 80025bc:	1ad3      	subs	r3, r2, r3
 80025be:	00db      	lsls	r3, r3, #3
 80025c0:	3332      	adds	r3, #50	@ 0x32
 80025c2:	4a08      	ldr	r2, [pc, #32]	@ (80025e4 <UART_SetConfig+0x2d4>)
 80025c4:	fba2 2303 	umull	r2, r3, r2, r3
 80025c8:	095b      	lsrs	r3, r3, #5
 80025ca:	f003 0207 	and.w	r2, r3, #7
 80025ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4422      	add	r2, r4
 80025d6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80025d8:	e106      	b.n	80027e8 <UART_SetConfig+0x4d8>
 80025da:	bf00      	nop
 80025dc:	40011000 	.word	0x40011000
 80025e0:	40011400 	.word	0x40011400
 80025e4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80025e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80025ec:	2200      	movs	r2, #0
 80025ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80025f2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80025f6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80025fa:	4642      	mov	r2, r8
 80025fc:	464b      	mov	r3, r9
 80025fe:	1891      	adds	r1, r2, r2
 8002600:	6239      	str	r1, [r7, #32]
 8002602:	415b      	adcs	r3, r3
 8002604:	627b      	str	r3, [r7, #36]	@ 0x24
 8002606:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800260a:	4641      	mov	r1, r8
 800260c:	1854      	adds	r4, r2, r1
 800260e:	4649      	mov	r1, r9
 8002610:	eb43 0501 	adc.w	r5, r3, r1
 8002614:	f04f 0200 	mov.w	r2, #0
 8002618:	f04f 0300 	mov.w	r3, #0
 800261c:	00eb      	lsls	r3, r5, #3
 800261e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002622:	00e2      	lsls	r2, r4, #3
 8002624:	4614      	mov	r4, r2
 8002626:	461d      	mov	r5, r3
 8002628:	4643      	mov	r3, r8
 800262a:	18e3      	adds	r3, r4, r3
 800262c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002630:	464b      	mov	r3, r9
 8002632:	eb45 0303 	adc.w	r3, r5, r3
 8002636:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800263a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	2200      	movs	r2, #0
 8002642:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002646:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800264a:	f04f 0200 	mov.w	r2, #0
 800264e:	f04f 0300 	mov.w	r3, #0
 8002652:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002656:	4629      	mov	r1, r5
 8002658:	008b      	lsls	r3, r1, #2
 800265a:	4621      	mov	r1, r4
 800265c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002660:	4621      	mov	r1, r4
 8002662:	008a      	lsls	r2, r1, #2
 8002664:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002668:	f7fd fe0a 	bl	8000280 <__aeabi_uldivmod>
 800266c:	4602      	mov	r2, r0
 800266e:	460b      	mov	r3, r1
 8002670:	4b60      	ldr	r3, [pc, #384]	@ (80027f4 <UART_SetConfig+0x4e4>)
 8002672:	fba3 2302 	umull	r2, r3, r3, r2
 8002676:	095b      	lsrs	r3, r3, #5
 8002678:	011c      	lsls	r4, r3, #4
 800267a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800267e:	2200      	movs	r2, #0
 8002680:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002684:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002688:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800268c:	4642      	mov	r2, r8
 800268e:	464b      	mov	r3, r9
 8002690:	1891      	adds	r1, r2, r2
 8002692:	61b9      	str	r1, [r7, #24]
 8002694:	415b      	adcs	r3, r3
 8002696:	61fb      	str	r3, [r7, #28]
 8002698:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800269c:	4641      	mov	r1, r8
 800269e:	1851      	adds	r1, r2, r1
 80026a0:	6139      	str	r1, [r7, #16]
 80026a2:	4649      	mov	r1, r9
 80026a4:	414b      	adcs	r3, r1
 80026a6:	617b      	str	r3, [r7, #20]
 80026a8:	f04f 0200 	mov.w	r2, #0
 80026ac:	f04f 0300 	mov.w	r3, #0
 80026b0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80026b4:	4659      	mov	r1, fp
 80026b6:	00cb      	lsls	r3, r1, #3
 80026b8:	4651      	mov	r1, sl
 80026ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80026be:	4651      	mov	r1, sl
 80026c0:	00ca      	lsls	r2, r1, #3
 80026c2:	4610      	mov	r0, r2
 80026c4:	4619      	mov	r1, r3
 80026c6:	4603      	mov	r3, r0
 80026c8:	4642      	mov	r2, r8
 80026ca:	189b      	adds	r3, r3, r2
 80026cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80026d0:	464b      	mov	r3, r9
 80026d2:	460a      	mov	r2, r1
 80026d4:	eb42 0303 	adc.w	r3, r2, r3
 80026d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80026dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	2200      	movs	r2, #0
 80026e4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80026e6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80026e8:	f04f 0200 	mov.w	r2, #0
 80026ec:	f04f 0300 	mov.w	r3, #0
 80026f0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80026f4:	4649      	mov	r1, r9
 80026f6:	008b      	lsls	r3, r1, #2
 80026f8:	4641      	mov	r1, r8
 80026fa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80026fe:	4641      	mov	r1, r8
 8002700:	008a      	lsls	r2, r1, #2
 8002702:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002706:	f7fd fdbb 	bl	8000280 <__aeabi_uldivmod>
 800270a:	4602      	mov	r2, r0
 800270c:	460b      	mov	r3, r1
 800270e:	4611      	mov	r1, r2
 8002710:	4b38      	ldr	r3, [pc, #224]	@ (80027f4 <UART_SetConfig+0x4e4>)
 8002712:	fba3 2301 	umull	r2, r3, r3, r1
 8002716:	095b      	lsrs	r3, r3, #5
 8002718:	2264      	movs	r2, #100	@ 0x64
 800271a:	fb02 f303 	mul.w	r3, r2, r3
 800271e:	1acb      	subs	r3, r1, r3
 8002720:	011b      	lsls	r3, r3, #4
 8002722:	3332      	adds	r3, #50	@ 0x32
 8002724:	4a33      	ldr	r2, [pc, #204]	@ (80027f4 <UART_SetConfig+0x4e4>)
 8002726:	fba2 2303 	umull	r2, r3, r2, r3
 800272a:	095b      	lsrs	r3, r3, #5
 800272c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002730:	441c      	add	r4, r3
 8002732:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002736:	2200      	movs	r2, #0
 8002738:	673b      	str	r3, [r7, #112]	@ 0x70
 800273a:	677a      	str	r2, [r7, #116]	@ 0x74
 800273c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002740:	4642      	mov	r2, r8
 8002742:	464b      	mov	r3, r9
 8002744:	1891      	adds	r1, r2, r2
 8002746:	60b9      	str	r1, [r7, #8]
 8002748:	415b      	adcs	r3, r3
 800274a:	60fb      	str	r3, [r7, #12]
 800274c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002750:	4641      	mov	r1, r8
 8002752:	1851      	adds	r1, r2, r1
 8002754:	6039      	str	r1, [r7, #0]
 8002756:	4649      	mov	r1, r9
 8002758:	414b      	adcs	r3, r1
 800275a:	607b      	str	r3, [r7, #4]
 800275c:	f04f 0200 	mov.w	r2, #0
 8002760:	f04f 0300 	mov.w	r3, #0
 8002764:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002768:	4659      	mov	r1, fp
 800276a:	00cb      	lsls	r3, r1, #3
 800276c:	4651      	mov	r1, sl
 800276e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002772:	4651      	mov	r1, sl
 8002774:	00ca      	lsls	r2, r1, #3
 8002776:	4610      	mov	r0, r2
 8002778:	4619      	mov	r1, r3
 800277a:	4603      	mov	r3, r0
 800277c:	4642      	mov	r2, r8
 800277e:	189b      	adds	r3, r3, r2
 8002780:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002782:	464b      	mov	r3, r9
 8002784:	460a      	mov	r2, r1
 8002786:	eb42 0303 	adc.w	r3, r2, r3
 800278a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800278c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	2200      	movs	r2, #0
 8002794:	663b      	str	r3, [r7, #96]	@ 0x60
 8002796:	667a      	str	r2, [r7, #100]	@ 0x64
 8002798:	f04f 0200 	mov.w	r2, #0
 800279c:	f04f 0300 	mov.w	r3, #0
 80027a0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80027a4:	4649      	mov	r1, r9
 80027a6:	008b      	lsls	r3, r1, #2
 80027a8:	4641      	mov	r1, r8
 80027aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80027ae:	4641      	mov	r1, r8
 80027b0:	008a      	lsls	r2, r1, #2
 80027b2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80027b6:	f7fd fd63 	bl	8000280 <__aeabi_uldivmod>
 80027ba:	4602      	mov	r2, r0
 80027bc:	460b      	mov	r3, r1
 80027be:	4b0d      	ldr	r3, [pc, #52]	@ (80027f4 <UART_SetConfig+0x4e4>)
 80027c0:	fba3 1302 	umull	r1, r3, r3, r2
 80027c4:	095b      	lsrs	r3, r3, #5
 80027c6:	2164      	movs	r1, #100	@ 0x64
 80027c8:	fb01 f303 	mul.w	r3, r1, r3
 80027cc:	1ad3      	subs	r3, r2, r3
 80027ce:	011b      	lsls	r3, r3, #4
 80027d0:	3332      	adds	r3, #50	@ 0x32
 80027d2:	4a08      	ldr	r2, [pc, #32]	@ (80027f4 <UART_SetConfig+0x4e4>)
 80027d4:	fba2 2303 	umull	r2, r3, r2, r3
 80027d8:	095b      	lsrs	r3, r3, #5
 80027da:	f003 020f 	and.w	r2, r3, #15
 80027de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4422      	add	r2, r4
 80027e6:	609a      	str	r2, [r3, #8]
}
 80027e8:	bf00      	nop
 80027ea:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80027ee:	46bd      	mov	sp, r7
 80027f0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80027f4:	51eb851f 	.word	0x51eb851f

080027f8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80027f8:	b580      	push	{r7, lr}
 80027fa:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80027fc:	4b05      	ldr	r3, [pc, #20]	@ (8002814 <SysTick_Handler+0x1c>)
 80027fe:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8002800:	f001 fc9c 	bl	800413c <xTaskGetSchedulerState>
 8002804:	4603      	mov	r3, r0
 8002806:	2b01      	cmp	r3, #1
 8002808:	d001      	beq.n	800280e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800280a:	f002 fa95 	bl	8004d38 <xPortSysTickHandler>
  }
}
 800280e:	bf00      	nop
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	e000e010 	.word	0xe000e010

08002818 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8002818:	b580      	push	{r7, lr}
 800281a:	b084      	sub	sp, #16
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002820:	f3ef 8305 	mrs	r3, IPSR
 8002824:	60bb      	str	r3, [r7, #8]
  return(result);
 8002826:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002828:	2b00      	cmp	r3, #0
 800282a:	d003      	beq.n	8002834 <osDelay+0x1c>
    stat = osErrorISR;
 800282c:	f06f 0305 	mvn.w	r3, #5
 8002830:	60fb      	str	r3, [r7, #12]
 8002832:	e007      	b.n	8002844 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8002834:	2300      	movs	r3, #0
 8002836:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d002      	beq.n	8002844 <osDelay+0x2c>
      vTaskDelay(ticks);
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f000 ffe2 	bl	8003808 <vTaskDelay>
    }
  }

  return (stat);
 8002844:	68fb      	ldr	r3, [r7, #12]
}
 8002846:	4618      	mov	r0, r3
 8002848:	3710      	adds	r7, #16
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
	...

08002850 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002850:	b480      	push	{r7}
 8002852:	b085      	sub	sp, #20
 8002854:	af00      	add	r7, sp, #0
 8002856:	60f8      	str	r0, [r7, #12]
 8002858:	60b9      	str	r1, [r7, #8]
 800285a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	4a07      	ldr	r2, [pc, #28]	@ (800287c <vApplicationGetIdleTaskMemory+0x2c>)
 8002860:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002862:	68bb      	ldr	r3, [r7, #8]
 8002864:	4a06      	ldr	r2, [pc, #24]	@ (8002880 <vApplicationGetIdleTaskMemory+0x30>)
 8002866:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2280      	movs	r2, #128	@ 0x80
 800286c:	601a      	str	r2, [r3, #0]
}
 800286e:	bf00      	nop
 8002870:	3714      	adds	r7, #20
 8002872:	46bd      	mov	sp, r7
 8002874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002878:	4770      	bx	lr
 800287a:	bf00      	nop
 800287c:	20000124 	.word	0x20000124
 8002880:	200001cc 	.word	0x200001cc

08002884 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002884:	b480      	push	{r7}
 8002886:	b085      	sub	sp, #20
 8002888:	af00      	add	r7, sp, #0
 800288a:	60f8      	str	r0, [r7, #12]
 800288c:	60b9      	str	r1, [r7, #8]
 800288e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	4a07      	ldr	r2, [pc, #28]	@ (80028b0 <vApplicationGetTimerTaskMemory+0x2c>)
 8002894:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002896:	68bb      	ldr	r3, [r7, #8]
 8002898:	4a06      	ldr	r2, [pc, #24]	@ (80028b4 <vApplicationGetTimerTaskMemory+0x30>)
 800289a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80028a2:	601a      	str	r2, [r3, #0]
}
 80028a4:	bf00      	nop
 80028a6:	3714      	adds	r7, #20
 80028a8:	46bd      	mov	sp, r7
 80028aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ae:	4770      	bx	lr
 80028b0:	200003cc 	.word	0x200003cc
 80028b4:	20000474 	.word	0x20000474

080028b8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80028b8:	b480      	push	{r7}
 80028ba:	b083      	sub	sp, #12
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	f103 0208 	add.w	r2, r3, #8
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	f04f 32ff 	mov.w	r2, #4294967295
 80028d0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	f103 0208 	add.w	r2, r3, #8
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	f103 0208 	add.w	r2, r3, #8
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2200      	movs	r2, #0
 80028ea:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80028ec:	bf00      	nop
 80028ee:	370c      	adds	r7, #12
 80028f0:	46bd      	mov	sp, r7
 80028f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f6:	4770      	bx	lr

080028f8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80028f8:	b480      	push	{r7}
 80028fa:	b083      	sub	sp, #12
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2200      	movs	r2, #0
 8002904:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002906:	bf00      	nop
 8002908:	370c      	adds	r7, #12
 800290a:	46bd      	mov	sp, r7
 800290c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002910:	4770      	bx	lr

08002912 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002912:	b480      	push	{r7}
 8002914:	b085      	sub	sp, #20
 8002916:	af00      	add	r7, sp, #0
 8002918:	6078      	str	r0, [r7, #4]
 800291a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	68fa      	ldr	r2, [r7, #12]
 8002926:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	689a      	ldr	r2, [r3, #8]
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	683a      	ldr	r2, [r7, #0]
 8002936:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	683a      	ldr	r2, [r7, #0]
 800293c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	687a      	ldr	r2, [r7, #4]
 8002942:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	1c5a      	adds	r2, r3, #1
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	601a      	str	r2, [r3, #0]
}
 800294e:	bf00      	nop
 8002950:	3714      	adds	r7, #20
 8002952:	46bd      	mov	sp, r7
 8002954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002958:	4770      	bx	lr

0800295a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800295a:	b480      	push	{r7}
 800295c:	b085      	sub	sp, #20
 800295e:	af00      	add	r7, sp, #0
 8002960:	6078      	str	r0, [r7, #4]
 8002962:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800296a:	68bb      	ldr	r3, [r7, #8]
 800296c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002970:	d103      	bne.n	800297a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	691b      	ldr	r3, [r3, #16]
 8002976:	60fb      	str	r3, [r7, #12]
 8002978:	e00c      	b.n	8002994 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	3308      	adds	r3, #8
 800297e:	60fb      	str	r3, [r7, #12]
 8002980:	e002      	b.n	8002988 <vListInsert+0x2e>
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	60fb      	str	r3, [r7, #12]
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	68ba      	ldr	r2, [r7, #8]
 8002990:	429a      	cmp	r2, r3
 8002992:	d2f6      	bcs.n	8002982 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	685a      	ldr	r2, [r3, #4]
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	683a      	ldr	r2, [r7, #0]
 80029a2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	68fa      	ldr	r2, [r7, #12]
 80029a8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	683a      	ldr	r2, [r7, #0]
 80029ae:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	687a      	ldr	r2, [r7, #4]
 80029b4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	1c5a      	adds	r2, r3, #1
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	601a      	str	r2, [r3, #0]
}
 80029c0:	bf00      	nop
 80029c2:	3714      	adds	r7, #20
 80029c4:	46bd      	mov	sp, r7
 80029c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ca:	4770      	bx	lr

080029cc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80029cc:	b480      	push	{r7}
 80029ce:	b085      	sub	sp, #20
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	691b      	ldr	r3, [r3, #16]
 80029d8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	687a      	ldr	r2, [r7, #4]
 80029e0:	6892      	ldr	r2, [r2, #8]
 80029e2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	689b      	ldr	r3, [r3, #8]
 80029e8:	687a      	ldr	r2, [r7, #4]
 80029ea:	6852      	ldr	r2, [r2, #4]
 80029ec:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	687a      	ldr	r2, [r7, #4]
 80029f4:	429a      	cmp	r2, r3
 80029f6:	d103      	bne.n	8002a00 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	689a      	ldr	r2, [r3, #8]
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2200      	movs	r2, #0
 8002a04:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	1e5a      	subs	r2, r3, #1
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	3714      	adds	r7, #20
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1e:	4770      	bx	lr

08002a20 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b084      	sub	sp, #16
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
 8002a28:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d10b      	bne.n	8002a4c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002a34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a38:	f383 8811 	msr	BASEPRI, r3
 8002a3c:	f3bf 8f6f 	isb	sy
 8002a40:	f3bf 8f4f 	dsb	sy
 8002a44:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002a46:	bf00      	nop
 8002a48:	bf00      	nop
 8002a4a:	e7fd      	b.n	8002a48 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002a4c:	f002 f8e4 	bl	8004c18 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681a      	ldr	r2, [r3, #0]
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a58:	68f9      	ldr	r1, [r7, #12]
 8002a5a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002a5c:	fb01 f303 	mul.w	r3, r1, r3
 8002a60:	441a      	add	r2, r3
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681a      	ldr	r2, [r3, #0]
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681a      	ldr	r2, [r3, #0]
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a7c:	3b01      	subs	r3, #1
 8002a7e:	68f9      	ldr	r1, [r7, #12]
 8002a80:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002a82:	fb01 f303 	mul.w	r3, r1, r3
 8002a86:	441a      	add	r2, r3
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	22ff      	movs	r2, #255	@ 0xff
 8002a90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	22ff      	movs	r2, #255	@ 0xff
 8002a98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d114      	bne.n	8002acc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	691b      	ldr	r3, [r3, #16]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d01a      	beq.n	8002ae0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	3310      	adds	r3, #16
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f001 f97e 	bl	8003db0 <xTaskRemoveFromEventList>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d012      	beq.n	8002ae0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002aba:	4b0d      	ldr	r3, [pc, #52]	@ (8002af0 <xQueueGenericReset+0xd0>)
 8002abc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002ac0:	601a      	str	r2, [r3, #0]
 8002ac2:	f3bf 8f4f 	dsb	sy
 8002ac6:	f3bf 8f6f 	isb	sy
 8002aca:	e009      	b.n	8002ae0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	3310      	adds	r3, #16
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f7ff fef1 	bl	80028b8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	3324      	adds	r3, #36	@ 0x24
 8002ada:	4618      	mov	r0, r3
 8002adc:	f7ff feec 	bl	80028b8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002ae0:	f002 f8cc 	bl	8004c7c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002ae4:	2301      	movs	r3, #1
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	3710      	adds	r7, #16
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}
 8002aee:	bf00      	nop
 8002af0:	e000ed04 	.word	0xe000ed04

08002af4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b08e      	sub	sp, #56	@ 0x38
 8002af8:	af02      	add	r7, sp, #8
 8002afa:	60f8      	str	r0, [r7, #12]
 8002afc:	60b9      	str	r1, [r7, #8]
 8002afe:	607a      	str	r2, [r7, #4]
 8002b00:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d10b      	bne.n	8002b20 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8002b08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b0c:	f383 8811 	msr	BASEPRI, r3
 8002b10:	f3bf 8f6f 	isb	sy
 8002b14:	f3bf 8f4f 	dsb	sy
 8002b18:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002b1a:	bf00      	nop
 8002b1c:	bf00      	nop
 8002b1e:	e7fd      	b.n	8002b1c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d10b      	bne.n	8002b3e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8002b26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b2a:	f383 8811 	msr	BASEPRI, r3
 8002b2e:	f3bf 8f6f 	isb	sy
 8002b32:	f3bf 8f4f 	dsb	sy
 8002b36:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002b38:	bf00      	nop
 8002b3a:	bf00      	nop
 8002b3c:	e7fd      	b.n	8002b3a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d002      	beq.n	8002b4a <xQueueGenericCreateStatic+0x56>
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d001      	beq.n	8002b4e <xQueueGenericCreateStatic+0x5a>
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e000      	b.n	8002b50 <xQueueGenericCreateStatic+0x5c>
 8002b4e:	2300      	movs	r3, #0
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d10b      	bne.n	8002b6c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8002b54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b58:	f383 8811 	msr	BASEPRI, r3
 8002b5c:	f3bf 8f6f 	isb	sy
 8002b60:	f3bf 8f4f 	dsb	sy
 8002b64:	623b      	str	r3, [r7, #32]
}
 8002b66:	bf00      	nop
 8002b68:	bf00      	nop
 8002b6a:	e7fd      	b.n	8002b68 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d102      	bne.n	8002b78 <xQueueGenericCreateStatic+0x84>
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d101      	bne.n	8002b7c <xQueueGenericCreateStatic+0x88>
 8002b78:	2301      	movs	r3, #1
 8002b7a:	e000      	b.n	8002b7e <xQueueGenericCreateStatic+0x8a>
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d10b      	bne.n	8002b9a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8002b82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b86:	f383 8811 	msr	BASEPRI, r3
 8002b8a:	f3bf 8f6f 	isb	sy
 8002b8e:	f3bf 8f4f 	dsb	sy
 8002b92:	61fb      	str	r3, [r7, #28]
}
 8002b94:	bf00      	nop
 8002b96:	bf00      	nop
 8002b98:	e7fd      	b.n	8002b96 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002b9a:	2350      	movs	r3, #80	@ 0x50
 8002b9c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	2b50      	cmp	r3, #80	@ 0x50
 8002ba2:	d00b      	beq.n	8002bbc <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8002ba4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ba8:	f383 8811 	msr	BASEPRI, r3
 8002bac:	f3bf 8f6f 	isb	sy
 8002bb0:	f3bf 8f4f 	dsb	sy
 8002bb4:	61bb      	str	r3, [r7, #24]
}
 8002bb6:	bf00      	nop
 8002bb8:	bf00      	nop
 8002bba:	e7fd      	b.n	8002bb8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002bbc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8002bc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d00d      	beq.n	8002be4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002bc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bca:	2201      	movs	r2, #1
 8002bcc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002bd0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8002bd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bd6:	9300      	str	r3, [sp, #0]
 8002bd8:	4613      	mov	r3, r2
 8002bda:	687a      	ldr	r2, [r7, #4]
 8002bdc:	68b9      	ldr	r1, [r7, #8]
 8002bde:	68f8      	ldr	r0, [r7, #12]
 8002be0:	f000 f840 	bl	8002c64 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002be4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8002be6:	4618      	mov	r0, r3
 8002be8:	3730      	adds	r7, #48	@ 0x30
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}

08002bee <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002bee:	b580      	push	{r7, lr}
 8002bf0:	b08a      	sub	sp, #40	@ 0x28
 8002bf2:	af02      	add	r7, sp, #8
 8002bf4:	60f8      	str	r0, [r7, #12]
 8002bf6:	60b9      	str	r1, [r7, #8]
 8002bf8:	4613      	mov	r3, r2
 8002bfa:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d10b      	bne.n	8002c1a <xQueueGenericCreate+0x2c>
	__asm volatile
 8002c02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c06:	f383 8811 	msr	BASEPRI, r3
 8002c0a:	f3bf 8f6f 	isb	sy
 8002c0e:	f3bf 8f4f 	dsb	sy
 8002c12:	613b      	str	r3, [r7, #16]
}
 8002c14:	bf00      	nop
 8002c16:	bf00      	nop
 8002c18:	e7fd      	b.n	8002c16 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	68ba      	ldr	r2, [r7, #8]
 8002c1e:	fb02 f303 	mul.w	r3, r2, r3
 8002c22:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002c24:	69fb      	ldr	r3, [r7, #28]
 8002c26:	3350      	adds	r3, #80	@ 0x50
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f002 f917 	bl	8004e5c <pvPortMalloc>
 8002c2e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002c30:	69bb      	ldr	r3, [r7, #24]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d011      	beq.n	8002c5a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002c36:	69bb      	ldr	r3, [r7, #24]
 8002c38:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002c3a:	697b      	ldr	r3, [r7, #20]
 8002c3c:	3350      	adds	r3, #80	@ 0x50
 8002c3e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002c40:	69bb      	ldr	r3, [r7, #24]
 8002c42:	2200      	movs	r2, #0
 8002c44:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002c48:	79fa      	ldrb	r2, [r7, #7]
 8002c4a:	69bb      	ldr	r3, [r7, #24]
 8002c4c:	9300      	str	r3, [sp, #0]
 8002c4e:	4613      	mov	r3, r2
 8002c50:	697a      	ldr	r2, [r7, #20]
 8002c52:	68b9      	ldr	r1, [r7, #8]
 8002c54:	68f8      	ldr	r0, [r7, #12]
 8002c56:	f000 f805 	bl	8002c64 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002c5a:	69bb      	ldr	r3, [r7, #24]
	}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	3720      	adds	r7, #32
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}

08002c64 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b084      	sub	sp, #16
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	60f8      	str	r0, [r7, #12]
 8002c6c:	60b9      	str	r1, [r7, #8]
 8002c6e:	607a      	str	r2, [r7, #4]
 8002c70:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d103      	bne.n	8002c80 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002c78:	69bb      	ldr	r3, [r7, #24]
 8002c7a:	69ba      	ldr	r2, [r7, #24]
 8002c7c:	601a      	str	r2, [r3, #0]
 8002c7e:	e002      	b.n	8002c86 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002c80:	69bb      	ldr	r3, [r7, #24]
 8002c82:	687a      	ldr	r2, [r7, #4]
 8002c84:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002c86:	69bb      	ldr	r3, [r7, #24]
 8002c88:	68fa      	ldr	r2, [r7, #12]
 8002c8a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002c8c:	69bb      	ldr	r3, [r7, #24]
 8002c8e:	68ba      	ldr	r2, [r7, #8]
 8002c90:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002c92:	2101      	movs	r1, #1
 8002c94:	69b8      	ldr	r0, [r7, #24]
 8002c96:	f7ff fec3 	bl	8002a20 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002c9a:	69bb      	ldr	r3, [r7, #24]
 8002c9c:	78fa      	ldrb	r2, [r7, #3]
 8002c9e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002ca2:	bf00      	nop
 8002ca4:	3710      	adds	r7, #16
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}
	...

08002cac <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b08e      	sub	sp, #56	@ 0x38
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	60f8      	str	r0, [r7, #12]
 8002cb4:	60b9      	str	r1, [r7, #8]
 8002cb6:	607a      	str	r2, [r7, #4]
 8002cb8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8002cc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d10b      	bne.n	8002ce0 <xQueueGenericSend+0x34>
	__asm volatile
 8002cc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ccc:	f383 8811 	msr	BASEPRI, r3
 8002cd0:	f3bf 8f6f 	isb	sy
 8002cd4:	f3bf 8f4f 	dsb	sy
 8002cd8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002cda:	bf00      	nop
 8002cdc:	bf00      	nop
 8002cde:	e7fd      	b.n	8002cdc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002ce0:	68bb      	ldr	r3, [r7, #8]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d103      	bne.n	8002cee <xQueueGenericSend+0x42>
 8002ce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d101      	bne.n	8002cf2 <xQueueGenericSend+0x46>
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e000      	b.n	8002cf4 <xQueueGenericSend+0x48>
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d10b      	bne.n	8002d10 <xQueueGenericSend+0x64>
	__asm volatile
 8002cf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cfc:	f383 8811 	msr	BASEPRI, r3
 8002d00:	f3bf 8f6f 	isb	sy
 8002d04:	f3bf 8f4f 	dsb	sy
 8002d08:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002d0a:	bf00      	nop
 8002d0c:	bf00      	nop
 8002d0e:	e7fd      	b.n	8002d0c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	2b02      	cmp	r3, #2
 8002d14:	d103      	bne.n	8002d1e <xQueueGenericSend+0x72>
 8002d16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d1a:	2b01      	cmp	r3, #1
 8002d1c:	d101      	bne.n	8002d22 <xQueueGenericSend+0x76>
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e000      	b.n	8002d24 <xQueueGenericSend+0x78>
 8002d22:	2300      	movs	r3, #0
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d10b      	bne.n	8002d40 <xQueueGenericSend+0x94>
	__asm volatile
 8002d28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d2c:	f383 8811 	msr	BASEPRI, r3
 8002d30:	f3bf 8f6f 	isb	sy
 8002d34:	f3bf 8f4f 	dsb	sy
 8002d38:	623b      	str	r3, [r7, #32]
}
 8002d3a:	bf00      	nop
 8002d3c:	bf00      	nop
 8002d3e:	e7fd      	b.n	8002d3c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002d40:	f001 f9fc 	bl	800413c <xTaskGetSchedulerState>
 8002d44:	4603      	mov	r3, r0
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d102      	bne.n	8002d50 <xQueueGenericSend+0xa4>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d101      	bne.n	8002d54 <xQueueGenericSend+0xa8>
 8002d50:	2301      	movs	r3, #1
 8002d52:	e000      	b.n	8002d56 <xQueueGenericSend+0xaa>
 8002d54:	2300      	movs	r3, #0
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d10b      	bne.n	8002d72 <xQueueGenericSend+0xc6>
	__asm volatile
 8002d5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d5e:	f383 8811 	msr	BASEPRI, r3
 8002d62:	f3bf 8f6f 	isb	sy
 8002d66:	f3bf 8f4f 	dsb	sy
 8002d6a:	61fb      	str	r3, [r7, #28]
}
 8002d6c:	bf00      	nop
 8002d6e:	bf00      	nop
 8002d70:	e7fd      	b.n	8002d6e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002d72:	f001 ff51 	bl	8004c18 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002d76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d78:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002d7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d7e:	429a      	cmp	r2, r3
 8002d80:	d302      	bcc.n	8002d88 <xQueueGenericSend+0xdc>
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	2b02      	cmp	r3, #2
 8002d86:	d129      	bne.n	8002ddc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002d88:	683a      	ldr	r2, [r7, #0]
 8002d8a:	68b9      	ldr	r1, [r7, #8]
 8002d8c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002d8e:	f000 fa0f 	bl	80031b0 <prvCopyDataToQueue>
 8002d92:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d010      	beq.n	8002dbe <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002d9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d9e:	3324      	adds	r3, #36	@ 0x24
 8002da0:	4618      	mov	r0, r3
 8002da2:	f001 f805 	bl	8003db0 <xTaskRemoveFromEventList>
 8002da6:	4603      	mov	r3, r0
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d013      	beq.n	8002dd4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002dac:	4b3f      	ldr	r3, [pc, #252]	@ (8002eac <xQueueGenericSend+0x200>)
 8002dae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002db2:	601a      	str	r2, [r3, #0]
 8002db4:	f3bf 8f4f 	dsb	sy
 8002db8:	f3bf 8f6f 	isb	sy
 8002dbc:	e00a      	b.n	8002dd4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002dbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d007      	beq.n	8002dd4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002dc4:	4b39      	ldr	r3, [pc, #228]	@ (8002eac <xQueueGenericSend+0x200>)
 8002dc6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002dca:	601a      	str	r2, [r3, #0]
 8002dcc:	f3bf 8f4f 	dsb	sy
 8002dd0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002dd4:	f001 ff52 	bl	8004c7c <vPortExitCritical>
				return pdPASS;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	e063      	b.n	8002ea4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d103      	bne.n	8002dea <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002de2:	f001 ff4b 	bl	8004c7c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002de6:	2300      	movs	r3, #0
 8002de8:	e05c      	b.n	8002ea4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002dea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d106      	bne.n	8002dfe <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002df0:	f107 0314 	add.w	r3, r7, #20
 8002df4:	4618      	mov	r0, r3
 8002df6:	f001 f83f 	bl	8003e78 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002dfe:	f001 ff3d 	bl	8004c7c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002e02:	f000 fda7 	bl	8003954 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002e06:	f001 ff07 	bl	8004c18 <vPortEnterCritical>
 8002e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e0c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002e10:	b25b      	sxtb	r3, r3
 8002e12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e16:	d103      	bne.n	8002e20 <xQueueGenericSend+0x174>
 8002e18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002e20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e22:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002e26:	b25b      	sxtb	r3, r3
 8002e28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e2c:	d103      	bne.n	8002e36 <xQueueGenericSend+0x18a>
 8002e2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e30:	2200      	movs	r2, #0
 8002e32:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002e36:	f001 ff21 	bl	8004c7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002e3a:	1d3a      	adds	r2, r7, #4
 8002e3c:	f107 0314 	add.w	r3, r7, #20
 8002e40:	4611      	mov	r1, r2
 8002e42:	4618      	mov	r0, r3
 8002e44:	f001 f82e 	bl	8003ea4 <xTaskCheckForTimeOut>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d124      	bne.n	8002e98 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002e4e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002e50:	f000 faa6 	bl	80033a0 <prvIsQueueFull>
 8002e54:	4603      	mov	r3, r0
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d018      	beq.n	8002e8c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e5c:	3310      	adds	r3, #16
 8002e5e:	687a      	ldr	r2, [r7, #4]
 8002e60:	4611      	mov	r1, r2
 8002e62:	4618      	mov	r0, r3
 8002e64:	f000 ff52 	bl	8003d0c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002e68:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002e6a:	f000 fa31 	bl	80032d0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002e6e:	f000 fd7f 	bl	8003970 <xTaskResumeAll>
 8002e72:	4603      	mov	r3, r0
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	f47f af7c 	bne.w	8002d72 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8002e7a:	4b0c      	ldr	r3, [pc, #48]	@ (8002eac <xQueueGenericSend+0x200>)
 8002e7c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002e80:	601a      	str	r2, [r3, #0]
 8002e82:	f3bf 8f4f 	dsb	sy
 8002e86:	f3bf 8f6f 	isb	sy
 8002e8a:	e772      	b.n	8002d72 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002e8c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002e8e:	f000 fa1f 	bl	80032d0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002e92:	f000 fd6d 	bl	8003970 <xTaskResumeAll>
 8002e96:	e76c      	b.n	8002d72 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002e98:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002e9a:	f000 fa19 	bl	80032d0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002e9e:	f000 fd67 	bl	8003970 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002ea2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	3738      	adds	r7, #56	@ 0x38
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}
 8002eac:	e000ed04 	.word	0xe000ed04

08002eb0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b090      	sub	sp, #64	@ 0x40
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	60f8      	str	r0, [r7, #12]
 8002eb8:	60b9      	str	r1, [r7, #8]
 8002eba:	607a      	str	r2, [r7, #4]
 8002ebc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8002ec2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d10b      	bne.n	8002ee0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8002ec8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ecc:	f383 8811 	msr	BASEPRI, r3
 8002ed0:	f3bf 8f6f 	isb	sy
 8002ed4:	f3bf 8f4f 	dsb	sy
 8002ed8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002eda:	bf00      	nop
 8002edc:	bf00      	nop
 8002ede:	e7fd      	b.n	8002edc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002ee0:	68bb      	ldr	r3, [r7, #8]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d103      	bne.n	8002eee <xQueueGenericSendFromISR+0x3e>
 8002ee6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d101      	bne.n	8002ef2 <xQueueGenericSendFromISR+0x42>
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e000      	b.n	8002ef4 <xQueueGenericSendFromISR+0x44>
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d10b      	bne.n	8002f10 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8002ef8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002efc:	f383 8811 	msr	BASEPRI, r3
 8002f00:	f3bf 8f6f 	isb	sy
 8002f04:	f3bf 8f4f 	dsb	sy
 8002f08:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002f0a:	bf00      	nop
 8002f0c:	bf00      	nop
 8002f0e:	e7fd      	b.n	8002f0c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	2b02      	cmp	r3, #2
 8002f14:	d103      	bne.n	8002f1e <xQueueGenericSendFromISR+0x6e>
 8002f16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f1a:	2b01      	cmp	r3, #1
 8002f1c:	d101      	bne.n	8002f22 <xQueueGenericSendFromISR+0x72>
 8002f1e:	2301      	movs	r3, #1
 8002f20:	e000      	b.n	8002f24 <xQueueGenericSendFromISR+0x74>
 8002f22:	2300      	movs	r3, #0
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d10b      	bne.n	8002f40 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8002f28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f2c:	f383 8811 	msr	BASEPRI, r3
 8002f30:	f3bf 8f6f 	isb	sy
 8002f34:	f3bf 8f4f 	dsb	sy
 8002f38:	623b      	str	r3, [r7, #32]
}
 8002f3a:	bf00      	nop
 8002f3c:	bf00      	nop
 8002f3e:	e7fd      	b.n	8002f3c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002f40:	f001 ff4a 	bl	8004dd8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002f44:	f3ef 8211 	mrs	r2, BASEPRI
 8002f48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f4c:	f383 8811 	msr	BASEPRI, r3
 8002f50:	f3bf 8f6f 	isb	sy
 8002f54:	f3bf 8f4f 	dsb	sy
 8002f58:	61fa      	str	r2, [r7, #28]
 8002f5a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002f5c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002f5e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002f60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f62:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002f64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f68:	429a      	cmp	r2, r3
 8002f6a:	d302      	bcc.n	8002f72 <xQueueGenericSendFromISR+0xc2>
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	2b02      	cmp	r3, #2
 8002f70:	d12f      	bne.n	8002fd2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002f72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f74:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002f78:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002f7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f80:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002f82:	683a      	ldr	r2, [r7, #0]
 8002f84:	68b9      	ldr	r1, [r7, #8]
 8002f86:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8002f88:	f000 f912 	bl	80031b0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002f8c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8002f90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f94:	d112      	bne.n	8002fbc <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002f96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d016      	beq.n	8002fcc <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002f9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fa0:	3324      	adds	r3, #36	@ 0x24
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f000 ff04 	bl	8003db0 <xTaskRemoveFromEventList>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d00e      	beq.n	8002fcc <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d00b      	beq.n	8002fcc <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	601a      	str	r2, [r3, #0]
 8002fba:	e007      	b.n	8002fcc <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002fbc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002fc0:	3301      	adds	r3, #1
 8002fc2:	b2db      	uxtb	r3, r3
 8002fc4:	b25a      	sxtb	r2, r3
 8002fc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fc8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8002fd0:	e001      	b.n	8002fd6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002fd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002fd8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002fe0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002fe2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	3740      	adds	r7, #64	@ 0x40
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bd80      	pop	{r7, pc}

08002fec <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b08c      	sub	sp, #48	@ 0x30
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	60f8      	str	r0, [r7, #12]
 8002ff4:	60b9      	str	r1, [r7, #8]
 8002ff6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003000:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003002:	2b00      	cmp	r3, #0
 8003004:	d10b      	bne.n	800301e <xQueueReceive+0x32>
	__asm volatile
 8003006:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800300a:	f383 8811 	msr	BASEPRI, r3
 800300e:	f3bf 8f6f 	isb	sy
 8003012:	f3bf 8f4f 	dsb	sy
 8003016:	623b      	str	r3, [r7, #32]
}
 8003018:	bf00      	nop
 800301a:	bf00      	nop
 800301c:	e7fd      	b.n	800301a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800301e:	68bb      	ldr	r3, [r7, #8]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d103      	bne.n	800302c <xQueueReceive+0x40>
 8003024:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003028:	2b00      	cmp	r3, #0
 800302a:	d101      	bne.n	8003030 <xQueueReceive+0x44>
 800302c:	2301      	movs	r3, #1
 800302e:	e000      	b.n	8003032 <xQueueReceive+0x46>
 8003030:	2300      	movs	r3, #0
 8003032:	2b00      	cmp	r3, #0
 8003034:	d10b      	bne.n	800304e <xQueueReceive+0x62>
	__asm volatile
 8003036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800303a:	f383 8811 	msr	BASEPRI, r3
 800303e:	f3bf 8f6f 	isb	sy
 8003042:	f3bf 8f4f 	dsb	sy
 8003046:	61fb      	str	r3, [r7, #28]
}
 8003048:	bf00      	nop
 800304a:	bf00      	nop
 800304c:	e7fd      	b.n	800304a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800304e:	f001 f875 	bl	800413c <xTaskGetSchedulerState>
 8003052:	4603      	mov	r3, r0
 8003054:	2b00      	cmp	r3, #0
 8003056:	d102      	bne.n	800305e <xQueueReceive+0x72>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d101      	bne.n	8003062 <xQueueReceive+0x76>
 800305e:	2301      	movs	r3, #1
 8003060:	e000      	b.n	8003064 <xQueueReceive+0x78>
 8003062:	2300      	movs	r3, #0
 8003064:	2b00      	cmp	r3, #0
 8003066:	d10b      	bne.n	8003080 <xQueueReceive+0x94>
	__asm volatile
 8003068:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800306c:	f383 8811 	msr	BASEPRI, r3
 8003070:	f3bf 8f6f 	isb	sy
 8003074:	f3bf 8f4f 	dsb	sy
 8003078:	61bb      	str	r3, [r7, #24]
}
 800307a:	bf00      	nop
 800307c:	bf00      	nop
 800307e:	e7fd      	b.n	800307c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003080:	f001 fdca 	bl	8004c18 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003084:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003086:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003088:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800308a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800308c:	2b00      	cmp	r3, #0
 800308e:	d01f      	beq.n	80030d0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003090:	68b9      	ldr	r1, [r7, #8]
 8003092:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003094:	f000 f8f6 	bl	8003284 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800309a:	1e5a      	subs	r2, r3, #1
 800309c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800309e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80030a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030a2:	691b      	ldr	r3, [r3, #16]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d00f      	beq.n	80030c8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80030a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030aa:	3310      	adds	r3, #16
 80030ac:	4618      	mov	r0, r3
 80030ae:	f000 fe7f 	bl	8003db0 <xTaskRemoveFromEventList>
 80030b2:	4603      	mov	r3, r0
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d007      	beq.n	80030c8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80030b8:	4b3c      	ldr	r3, [pc, #240]	@ (80031ac <xQueueReceive+0x1c0>)
 80030ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80030be:	601a      	str	r2, [r3, #0]
 80030c0:	f3bf 8f4f 	dsb	sy
 80030c4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80030c8:	f001 fdd8 	bl	8004c7c <vPortExitCritical>
				return pdPASS;
 80030cc:	2301      	movs	r3, #1
 80030ce:	e069      	b.n	80031a4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d103      	bne.n	80030de <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80030d6:	f001 fdd1 	bl	8004c7c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80030da:	2300      	movs	r3, #0
 80030dc:	e062      	b.n	80031a4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80030de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d106      	bne.n	80030f2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80030e4:	f107 0310 	add.w	r3, r7, #16
 80030e8:	4618      	mov	r0, r3
 80030ea:	f000 fec5 	bl	8003e78 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80030ee:	2301      	movs	r3, #1
 80030f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80030f2:	f001 fdc3 	bl	8004c7c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80030f6:	f000 fc2d 	bl	8003954 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80030fa:	f001 fd8d 	bl	8004c18 <vPortEnterCritical>
 80030fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003100:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003104:	b25b      	sxtb	r3, r3
 8003106:	f1b3 3fff 	cmp.w	r3, #4294967295
 800310a:	d103      	bne.n	8003114 <xQueueReceive+0x128>
 800310c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800310e:	2200      	movs	r2, #0
 8003110:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003116:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800311a:	b25b      	sxtb	r3, r3
 800311c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003120:	d103      	bne.n	800312a <xQueueReceive+0x13e>
 8003122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003124:	2200      	movs	r2, #0
 8003126:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800312a:	f001 fda7 	bl	8004c7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800312e:	1d3a      	adds	r2, r7, #4
 8003130:	f107 0310 	add.w	r3, r7, #16
 8003134:	4611      	mov	r1, r2
 8003136:	4618      	mov	r0, r3
 8003138:	f000 feb4 	bl	8003ea4 <xTaskCheckForTimeOut>
 800313c:	4603      	mov	r3, r0
 800313e:	2b00      	cmp	r3, #0
 8003140:	d123      	bne.n	800318a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003142:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003144:	f000 f916 	bl	8003374 <prvIsQueueEmpty>
 8003148:	4603      	mov	r3, r0
 800314a:	2b00      	cmp	r3, #0
 800314c:	d017      	beq.n	800317e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800314e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003150:	3324      	adds	r3, #36	@ 0x24
 8003152:	687a      	ldr	r2, [r7, #4]
 8003154:	4611      	mov	r1, r2
 8003156:	4618      	mov	r0, r3
 8003158:	f000 fdd8 	bl	8003d0c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800315c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800315e:	f000 f8b7 	bl	80032d0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003162:	f000 fc05 	bl	8003970 <xTaskResumeAll>
 8003166:	4603      	mov	r3, r0
 8003168:	2b00      	cmp	r3, #0
 800316a:	d189      	bne.n	8003080 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800316c:	4b0f      	ldr	r3, [pc, #60]	@ (80031ac <xQueueReceive+0x1c0>)
 800316e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003172:	601a      	str	r2, [r3, #0]
 8003174:	f3bf 8f4f 	dsb	sy
 8003178:	f3bf 8f6f 	isb	sy
 800317c:	e780      	b.n	8003080 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800317e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003180:	f000 f8a6 	bl	80032d0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003184:	f000 fbf4 	bl	8003970 <xTaskResumeAll>
 8003188:	e77a      	b.n	8003080 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800318a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800318c:	f000 f8a0 	bl	80032d0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003190:	f000 fbee 	bl	8003970 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003194:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003196:	f000 f8ed 	bl	8003374 <prvIsQueueEmpty>
 800319a:	4603      	mov	r3, r0
 800319c:	2b00      	cmp	r3, #0
 800319e:	f43f af6f 	beq.w	8003080 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80031a2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	3730      	adds	r7, #48	@ 0x30
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}
 80031ac:	e000ed04 	.word	0xe000ed04

080031b0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b086      	sub	sp, #24
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	60f8      	str	r0, [r7, #12]
 80031b8:	60b9      	str	r1, [r7, #8]
 80031ba:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80031bc:	2300      	movs	r3, #0
 80031be:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031c4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d10d      	bne.n	80031ea <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d14d      	bne.n	8003272 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	689b      	ldr	r3, [r3, #8]
 80031da:	4618      	mov	r0, r3
 80031dc:	f000 ffcc 	bl	8004178 <xTaskPriorityDisinherit>
 80031e0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	2200      	movs	r2, #0
 80031e6:	609a      	str	r2, [r3, #8]
 80031e8:	e043      	b.n	8003272 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d119      	bne.n	8003224 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	6858      	ldr	r0, [r3, #4]
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031f8:	461a      	mov	r2, r3
 80031fa:	68b9      	ldr	r1, [r7, #8]
 80031fc:	f002 f8c6 	bl	800538c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	685a      	ldr	r2, [r3, #4]
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003208:	441a      	add	r2, r3
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	685a      	ldr	r2, [r3, #4]
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	429a      	cmp	r2, r3
 8003218:	d32b      	bcc.n	8003272 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	605a      	str	r2, [r3, #4]
 8003222:	e026      	b.n	8003272 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	68d8      	ldr	r0, [r3, #12]
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800322c:	461a      	mov	r2, r3
 800322e:	68b9      	ldr	r1, [r7, #8]
 8003230:	f002 f8ac 	bl	800538c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	68da      	ldr	r2, [r3, #12]
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800323c:	425b      	negs	r3, r3
 800323e:	441a      	add	r2, r3
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	68da      	ldr	r2, [r3, #12]
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	429a      	cmp	r2, r3
 800324e:	d207      	bcs.n	8003260 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	689a      	ldr	r2, [r3, #8]
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003258:	425b      	negs	r3, r3
 800325a:	441a      	add	r2, r3
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2b02      	cmp	r3, #2
 8003264:	d105      	bne.n	8003272 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d002      	beq.n	8003272 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	3b01      	subs	r3, #1
 8003270:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	1c5a      	adds	r2, r3, #1
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800327a:	697b      	ldr	r3, [r7, #20]
}
 800327c:	4618      	mov	r0, r3
 800327e:	3718      	adds	r7, #24
 8003280:	46bd      	mov	sp, r7
 8003282:	bd80      	pop	{r7, pc}

08003284 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b082      	sub	sp, #8
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
 800328c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003292:	2b00      	cmp	r3, #0
 8003294:	d018      	beq.n	80032c8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	68da      	ldr	r2, [r3, #12]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800329e:	441a      	add	r2, r3
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	68da      	ldr	r2, [r3, #12]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	689b      	ldr	r3, [r3, #8]
 80032ac:	429a      	cmp	r2, r3
 80032ae:	d303      	bcc.n	80032b8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681a      	ldr	r2, [r3, #0]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	68d9      	ldr	r1, [r3, #12]
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032c0:	461a      	mov	r2, r3
 80032c2:	6838      	ldr	r0, [r7, #0]
 80032c4:	f002 f862 	bl	800538c <memcpy>
	}
}
 80032c8:	bf00      	nop
 80032ca:	3708      	adds	r7, #8
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}

080032d0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b084      	sub	sp, #16
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80032d8:	f001 fc9e 	bl	8004c18 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80032e2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80032e4:	e011      	b.n	800330a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d012      	beq.n	8003314 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	3324      	adds	r3, #36	@ 0x24
 80032f2:	4618      	mov	r0, r3
 80032f4:	f000 fd5c 	bl	8003db0 <xTaskRemoveFromEventList>
 80032f8:	4603      	mov	r3, r0
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d001      	beq.n	8003302 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80032fe:	f000 fe35 	bl	8003f6c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003302:	7bfb      	ldrb	r3, [r7, #15]
 8003304:	3b01      	subs	r3, #1
 8003306:	b2db      	uxtb	r3, r3
 8003308:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800330a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800330e:	2b00      	cmp	r3, #0
 8003310:	dce9      	bgt.n	80032e6 <prvUnlockQueue+0x16>
 8003312:	e000      	b.n	8003316 <prvUnlockQueue+0x46>
					break;
 8003314:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	22ff      	movs	r2, #255	@ 0xff
 800331a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800331e:	f001 fcad 	bl	8004c7c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003322:	f001 fc79 	bl	8004c18 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800332c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800332e:	e011      	b.n	8003354 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	691b      	ldr	r3, [r3, #16]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d012      	beq.n	800335e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	3310      	adds	r3, #16
 800333c:	4618      	mov	r0, r3
 800333e:	f000 fd37 	bl	8003db0 <xTaskRemoveFromEventList>
 8003342:	4603      	mov	r3, r0
 8003344:	2b00      	cmp	r3, #0
 8003346:	d001      	beq.n	800334c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003348:	f000 fe10 	bl	8003f6c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800334c:	7bbb      	ldrb	r3, [r7, #14]
 800334e:	3b01      	subs	r3, #1
 8003350:	b2db      	uxtb	r3, r3
 8003352:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003354:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003358:	2b00      	cmp	r3, #0
 800335a:	dce9      	bgt.n	8003330 <prvUnlockQueue+0x60>
 800335c:	e000      	b.n	8003360 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800335e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	22ff      	movs	r2, #255	@ 0xff
 8003364:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8003368:	f001 fc88 	bl	8004c7c <vPortExitCritical>
}
 800336c:	bf00      	nop
 800336e:	3710      	adds	r7, #16
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}

08003374 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b084      	sub	sp, #16
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800337c:	f001 fc4c 	bl	8004c18 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003384:	2b00      	cmp	r3, #0
 8003386:	d102      	bne.n	800338e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003388:	2301      	movs	r3, #1
 800338a:	60fb      	str	r3, [r7, #12]
 800338c:	e001      	b.n	8003392 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800338e:	2300      	movs	r3, #0
 8003390:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003392:	f001 fc73 	bl	8004c7c <vPortExitCritical>

	return xReturn;
 8003396:	68fb      	ldr	r3, [r7, #12]
}
 8003398:	4618      	mov	r0, r3
 800339a:	3710      	adds	r7, #16
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}

080033a0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b084      	sub	sp, #16
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80033a8:	f001 fc36 	bl	8004c18 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033b4:	429a      	cmp	r2, r3
 80033b6:	d102      	bne.n	80033be <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80033b8:	2301      	movs	r3, #1
 80033ba:	60fb      	str	r3, [r7, #12]
 80033bc:	e001      	b.n	80033c2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80033be:	2300      	movs	r3, #0
 80033c0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80033c2:	f001 fc5b 	bl	8004c7c <vPortExitCritical>

	return xReturn;
 80033c6:	68fb      	ldr	r3, [r7, #12]
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	3710      	adds	r7, #16
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd80      	pop	{r7, pc}

080033d0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80033d0:	b480      	push	{r7}
 80033d2:	b085      	sub	sp, #20
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
 80033d8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80033da:	2300      	movs	r3, #0
 80033dc:	60fb      	str	r3, [r7, #12]
 80033de:	e014      	b.n	800340a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80033e0:	4a0f      	ldr	r2, [pc, #60]	@ (8003420 <vQueueAddToRegistry+0x50>)
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d10b      	bne.n	8003404 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80033ec:	490c      	ldr	r1, [pc, #48]	@ (8003420 <vQueueAddToRegistry+0x50>)
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	683a      	ldr	r2, [r7, #0]
 80033f2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80033f6:	4a0a      	ldr	r2, [pc, #40]	@ (8003420 <vQueueAddToRegistry+0x50>)
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	00db      	lsls	r3, r3, #3
 80033fc:	4413      	add	r3, r2
 80033fe:	687a      	ldr	r2, [r7, #4]
 8003400:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003402:	e006      	b.n	8003412 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	3301      	adds	r3, #1
 8003408:	60fb      	str	r3, [r7, #12]
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	2b07      	cmp	r3, #7
 800340e:	d9e7      	bls.n	80033e0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003410:	bf00      	nop
 8003412:	bf00      	nop
 8003414:	3714      	adds	r7, #20
 8003416:	46bd      	mov	sp, r7
 8003418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341c:	4770      	bx	lr
 800341e:	bf00      	nop
 8003420:	20000874 	.word	0x20000874

08003424 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003424:	b580      	push	{r7, lr}
 8003426:	b086      	sub	sp, #24
 8003428:	af00      	add	r7, sp, #0
 800342a:	60f8      	str	r0, [r7, #12]
 800342c:	60b9      	str	r1, [r7, #8]
 800342e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003434:	f001 fbf0 	bl	8004c18 <vPortEnterCritical>
 8003438:	697b      	ldr	r3, [r7, #20]
 800343a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800343e:	b25b      	sxtb	r3, r3
 8003440:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003444:	d103      	bne.n	800344e <vQueueWaitForMessageRestricted+0x2a>
 8003446:	697b      	ldr	r3, [r7, #20]
 8003448:	2200      	movs	r2, #0
 800344a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003454:	b25b      	sxtb	r3, r3
 8003456:	f1b3 3fff 	cmp.w	r3, #4294967295
 800345a:	d103      	bne.n	8003464 <vQueueWaitForMessageRestricted+0x40>
 800345c:	697b      	ldr	r3, [r7, #20]
 800345e:	2200      	movs	r2, #0
 8003460:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003464:	f001 fc0a 	bl	8004c7c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003468:	697b      	ldr	r3, [r7, #20]
 800346a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800346c:	2b00      	cmp	r3, #0
 800346e:	d106      	bne.n	800347e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	3324      	adds	r3, #36	@ 0x24
 8003474:	687a      	ldr	r2, [r7, #4]
 8003476:	68b9      	ldr	r1, [r7, #8]
 8003478:	4618      	mov	r0, r3
 800347a:	f000 fc6d 	bl	8003d58 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800347e:	6978      	ldr	r0, [r7, #20]
 8003480:	f7ff ff26 	bl	80032d0 <prvUnlockQueue>
	}
 8003484:	bf00      	nop
 8003486:	3718      	adds	r7, #24
 8003488:	46bd      	mov	sp, r7
 800348a:	bd80      	pop	{r7, pc}

0800348c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800348c:	b580      	push	{r7, lr}
 800348e:	b08e      	sub	sp, #56	@ 0x38
 8003490:	af04      	add	r7, sp, #16
 8003492:	60f8      	str	r0, [r7, #12]
 8003494:	60b9      	str	r1, [r7, #8]
 8003496:	607a      	str	r2, [r7, #4]
 8003498:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800349a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800349c:	2b00      	cmp	r3, #0
 800349e:	d10b      	bne.n	80034b8 <xTaskCreateStatic+0x2c>
	__asm volatile
 80034a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034a4:	f383 8811 	msr	BASEPRI, r3
 80034a8:	f3bf 8f6f 	isb	sy
 80034ac:	f3bf 8f4f 	dsb	sy
 80034b0:	623b      	str	r3, [r7, #32]
}
 80034b2:	bf00      	nop
 80034b4:	bf00      	nop
 80034b6:	e7fd      	b.n	80034b4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80034b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d10b      	bne.n	80034d6 <xTaskCreateStatic+0x4a>
	__asm volatile
 80034be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034c2:	f383 8811 	msr	BASEPRI, r3
 80034c6:	f3bf 8f6f 	isb	sy
 80034ca:	f3bf 8f4f 	dsb	sy
 80034ce:	61fb      	str	r3, [r7, #28]
}
 80034d0:	bf00      	nop
 80034d2:	bf00      	nop
 80034d4:	e7fd      	b.n	80034d2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80034d6:	23a8      	movs	r3, #168	@ 0xa8
 80034d8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	2ba8      	cmp	r3, #168	@ 0xa8
 80034de:	d00b      	beq.n	80034f8 <xTaskCreateStatic+0x6c>
	__asm volatile
 80034e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034e4:	f383 8811 	msr	BASEPRI, r3
 80034e8:	f3bf 8f6f 	isb	sy
 80034ec:	f3bf 8f4f 	dsb	sy
 80034f0:	61bb      	str	r3, [r7, #24]
}
 80034f2:	bf00      	nop
 80034f4:	bf00      	nop
 80034f6:	e7fd      	b.n	80034f4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80034f8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80034fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d01e      	beq.n	800353e <xTaskCreateStatic+0xb2>
 8003500:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003502:	2b00      	cmp	r3, #0
 8003504:	d01b      	beq.n	800353e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003506:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003508:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800350a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800350c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800350e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003512:	2202      	movs	r2, #2
 8003514:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003518:	2300      	movs	r3, #0
 800351a:	9303      	str	r3, [sp, #12]
 800351c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800351e:	9302      	str	r3, [sp, #8]
 8003520:	f107 0314 	add.w	r3, r7, #20
 8003524:	9301      	str	r3, [sp, #4]
 8003526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003528:	9300      	str	r3, [sp, #0]
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	687a      	ldr	r2, [r7, #4]
 800352e:	68b9      	ldr	r1, [r7, #8]
 8003530:	68f8      	ldr	r0, [r7, #12]
 8003532:	f000 f851 	bl	80035d8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003536:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003538:	f000 f8f6 	bl	8003728 <prvAddNewTaskToReadyList>
 800353c:	e001      	b.n	8003542 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800353e:	2300      	movs	r3, #0
 8003540:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003542:	697b      	ldr	r3, [r7, #20]
	}
 8003544:	4618      	mov	r0, r3
 8003546:	3728      	adds	r7, #40	@ 0x28
 8003548:	46bd      	mov	sp, r7
 800354a:	bd80      	pop	{r7, pc}

0800354c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800354c:	b580      	push	{r7, lr}
 800354e:	b08c      	sub	sp, #48	@ 0x30
 8003550:	af04      	add	r7, sp, #16
 8003552:	60f8      	str	r0, [r7, #12]
 8003554:	60b9      	str	r1, [r7, #8]
 8003556:	603b      	str	r3, [r7, #0]
 8003558:	4613      	mov	r3, r2
 800355a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800355c:	88fb      	ldrh	r3, [r7, #6]
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	4618      	mov	r0, r3
 8003562:	f001 fc7b 	bl	8004e5c <pvPortMalloc>
 8003566:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003568:	697b      	ldr	r3, [r7, #20]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d00e      	beq.n	800358c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800356e:	20a8      	movs	r0, #168	@ 0xa8
 8003570:	f001 fc74 	bl	8004e5c <pvPortMalloc>
 8003574:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003576:	69fb      	ldr	r3, [r7, #28]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d003      	beq.n	8003584 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800357c:	69fb      	ldr	r3, [r7, #28]
 800357e:	697a      	ldr	r2, [r7, #20]
 8003580:	631a      	str	r2, [r3, #48]	@ 0x30
 8003582:	e005      	b.n	8003590 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003584:	6978      	ldr	r0, [r7, #20]
 8003586:	f001 fd37 	bl	8004ff8 <vPortFree>
 800358a:	e001      	b.n	8003590 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800358c:	2300      	movs	r3, #0
 800358e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003590:	69fb      	ldr	r3, [r7, #28]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d017      	beq.n	80035c6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003596:	69fb      	ldr	r3, [r7, #28]
 8003598:	2200      	movs	r2, #0
 800359a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800359e:	88fa      	ldrh	r2, [r7, #6]
 80035a0:	2300      	movs	r3, #0
 80035a2:	9303      	str	r3, [sp, #12]
 80035a4:	69fb      	ldr	r3, [r7, #28]
 80035a6:	9302      	str	r3, [sp, #8]
 80035a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035aa:	9301      	str	r3, [sp, #4]
 80035ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035ae:	9300      	str	r3, [sp, #0]
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	68b9      	ldr	r1, [r7, #8]
 80035b4:	68f8      	ldr	r0, [r7, #12]
 80035b6:	f000 f80f 	bl	80035d8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80035ba:	69f8      	ldr	r0, [r7, #28]
 80035bc:	f000 f8b4 	bl	8003728 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80035c0:	2301      	movs	r3, #1
 80035c2:	61bb      	str	r3, [r7, #24]
 80035c4:	e002      	b.n	80035cc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80035c6:	f04f 33ff 	mov.w	r3, #4294967295
 80035ca:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80035cc:	69bb      	ldr	r3, [r7, #24]
	}
 80035ce:	4618      	mov	r0, r3
 80035d0:	3720      	adds	r7, #32
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}
	...

080035d8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b088      	sub	sp, #32
 80035dc:	af00      	add	r7, sp, #0
 80035de:	60f8      	str	r0, [r7, #12]
 80035e0:	60b9      	str	r1, [r7, #8]
 80035e2:	607a      	str	r2, [r7, #4]
 80035e4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80035e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035e8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	009b      	lsls	r3, r3, #2
 80035ee:	461a      	mov	r2, r3
 80035f0:	21a5      	movs	r1, #165	@ 0xa5
 80035f2:	f001 fe41 	bl	8005278 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80035f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003600:	3b01      	subs	r3, #1
 8003602:	009b      	lsls	r3, r3, #2
 8003604:	4413      	add	r3, r2
 8003606:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003608:	69bb      	ldr	r3, [r7, #24]
 800360a:	f023 0307 	bic.w	r3, r3, #7
 800360e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003610:	69bb      	ldr	r3, [r7, #24]
 8003612:	f003 0307 	and.w	r3, r3, #7
 8003616:	2b00      	cmp	r3, #0
 8003618:	d00b      	beq.n	8003632 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800361a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800361e:	f383 8811 	msr	BASEPRI, r3
 8003622:	f3bf 8f6f 	isb	sy
 8003626:	f3bf 8f4f 	dsb	sy
 800362a:	617b      	str	r3, [r7, #20]
}
 800362c:	bf00      	nop
 800362e:	bf00      	nop
 8003630:	e7fd      	b.n	800362e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d01f      	beq.n	8003678 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003638:	2300      	movs	r3, #0
 800363a:	61fb      	str	r3, [r7, #28]
 800363c:	e012      	b.n	8003664 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800363e:	68ba      	ldr	r2, [r7, #8]
 8003640:	69fb      	ldr	r3, [r7, #28]
 8003642:	4413      	add	r3, r2
 8003644:	7819      	ldrb	r1, [r3, #0]
 8003646:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003648:	69fb      	ldr	r3, [r7, #28]
 800364a:	4413      	add	r3, r2
 800364c:	3334      	adds	r3, #52	@ 0x34
 800364e:	460a      	mov	r2, r1
 8003650:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003652:	68ba      	ldr	r2, [r7, #8]
 8003654:	69fb      	ldr	r3, [r7, #28]
 8003656:	4413      	add	r3, r2
 8003658:	781b      	ldrb	r3, [r3, #0]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d006      	beq.n	800366c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800365e:	69fb      	ldr	r3, [r7, #28]
 8003660:	3301      	adds	r3, #1
 8003662:	61fb      	str	r3, [r7, #28]
 8003664:	69fb      	ldr	r3, [r7, #28]
 8003666:	2b0f      	cmp	r3, #15
 8003668:	d9e9      	bls.n	800363e <prvInitialiseNewTask+0x66>
 800366a:	e000      	b.n	800366e <prvInitialiseNewTask+0x96>
			{
				break;
 800366c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800366e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003670:	2200      	movs	r2, #0
 8003672:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003676:	e003      	b.n	8003680 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800367a:	2200      	movs	r2, #0
 800367c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003680:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003682:	2b37      	cmp	r3, #55	@ 0x37
 8003684:	d901      	bls.n	800368a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003686:	2337      	movs	r3, #55	@ 0x37
 8003688:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800368a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800368c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800368e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003690:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003692:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003694:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003698:	2200      	movs	r2, #0
 800369a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800369c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800369e:	3304      	adds	r3, #4
 80036a0:	4618      	mov	r0, r3
 80036a2:	f7ff f929 	bl	80028f8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80036a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036a8:	3318      	adds	r3, #24
 80036aa:	4618      	mov	r0, r3
 80036ac:	f7ff f924 	bl	80028f8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80036b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80036b4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80036b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036b8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80036bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036be:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80036c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80036c4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80036c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036c8:	2200      	movs	r2, #0
 80036ca:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80036ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036d0:	2200      	movs	r2, #0
 80036d2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80036d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036d8:	3354      	adds	r3, #84	@ 0x54
 80036da:	224c      	movs	r2, #76	@ 0x4c
 80036dc:	2100      	movs	r1, #0
 80036de:	4618      	mov	r0, r3
 80036e0:	f001 fdca 	bl	8005278 <memset>
 80036e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036e6:	4a0d      	ldr	r2, [pc, #52]	@ (800371c <prvInitialiseNewTask+0x144>)
 80036e8:	659a      	str	r2, [r3, #88]	@ 0x58
 80036ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036ec:	4a0c      	ldr	r2, [pc, #48]	@ (8003720 <prvInitialiseNewTask+0x148>)
 80036ee:	65da      	str	r2, [r3, #92]	@ 0x5c
 80036f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036f2:	4a0c      	ldr	r2, [pc, #48]	@ (8003724 <prvInitialiseNewTask+0x14c>)
 80036f4:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80036f6:	683a      	ldr	r2, [r7, #0]
 80036f8:	68f9      	ldr	r1, [r7, #12]
 80036fa:	69b8      	ldr	r0, [r7, #24]
 80036fc:	f001 f95a 	bl	80049b4 <pxPortInitialiseStack>
 8003700:	4602      	mov	r2, r0
 8003702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003704:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003706:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003708:	2b00      	cmp	r3, #0
 800370a:	d002      	beq.n	8003712 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800370c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800370e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003710:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003712:	bf00      	nop
 8003714:	3720      	adds	r7, #32
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}
 800371a:	bf00      	nop
 800371c:	20004b08 	.word	0x20004b08
 8003720:	20004b70 	.word	0x20004b70
 8003724:	20004bd8 	.word	0x20004bd8

08003728 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b082      	sub	sp, #8
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003730:	f001 fa72 	bl	8004c18 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003734:	4b2d      	ldr	r3, [pc, #180]	@ (80037ec <prvAddNewTaskToReadyList+0xc4>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	3301      	adds	r3, #1
 800373a:	4a2c      	ldr	r2, [pc, #176]	@ (80037ec <prvAddNewTaskToReadyList+0xc4>)
 800373c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800373e:	4b2c      	ldr	r3, [pc, #176]	@ (80037f0 <prvAddNewTaskToReadyList+0xc8>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d109      	bne.n	800375a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003746:	4a2a      	ldr	r2, [pc, #168]	@ (80037f0 <prvAddNewTaskToReadyList+0xc8>)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800374c:	4b27      	ldr	r3, [pc, #156]	@ (80037ec <prvAddNewTaskToReadyList+0xc4>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	2b01      	cmp	r3, #1
 8003752:	d110      	bne.n	8003776 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003754:	f000 fc2e 	bl	8003fb4 <prvInitialiseTaskLists>
 8003758:	e00d      	b.n	8003776 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800375a:	4b26      	ldr	r3, [pc, #152]	@ (80037f4 <prvAddNewTaskToReadyList+0xcc>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d109      	bne.n	8003776 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003762:	4b23      	ldr	r3, [pc, #140]	@ (80037f0 <prvAddNewTaskToReadyList+0xc8>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800376c:	429a      	cmp	r2, r3
 800376e:	d802      	bhi.n	8003776 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003770:	4a1f      	ldr	r2, [pc, #124]	@ (80037f0 <prvAddNewTaskToReadyList+0xc8>)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003776:	4b20      	ldr	r3, [pc, #128]	@ (80037f8 <prvAddNewTaskToReadyList+0xd0>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	3301      	adds	r3, #1
 800377c:	4a1e      	ldr	r2, [pc, #120]	@ (80037f8 <prvAddNewTaskToReadyList+0xd0>)
 800377e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003780:	4b1d      	ldr	r3, [pc, #116]	@ (80037f8 <prvAddNewTaskToReadyList+0xd0>)
 8003782:	681a      	ldr	r2, [r3, #0]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800378c:	4b1b      	ldr	r3, [pc, #108]	@ (80037fc <prvAddNewTaskToReadyList+0xd4>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	429a      	cmp	r2, r3
 8003792:	d903      	bls.n	800379c <prvAddNewTaskToReadyList+0x74>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003798:	4a18      	ldr	r2, [pc, #96]	@ (80037fc <prvAddNewTaskToReadyList+0xd4>)
 800379a:	6013      	str	r3, [r2, #0]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037a0:	4613      	mov	r3, r2
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	4413      	add	r3, r2
 80037a6:	009b      	lsls	r3, r3, #2
 80037a8:	4a15      	ldr	r2, [pc, #84]	@ (8003800 <prvAddNewTaskToReadyList+0xd8>)
 80037aa:	441a      	add	r2, r3
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	3304      	adds	r3, #4
 80037b0:	4619      	mov	r1, r3
 80037b2:	4610      	mov	r0, r2
 80037b4:	f7ff f8ad 	bl	8002912 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80037b8:	f001 fa60 	bl	8004c7c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80037bc:	4b0d      	ldr	r3, [pc, #52]	@ (80037f4 <prvAddNewTaskToReadyList+0xcc>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d00e      	beq.n	80037e2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80037c4:	4b0a      	ldr	r3, [pc, #40]	@ (80037f0 <prvAddNewTaskToReadyList+0xc8>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037ce:	429a      	cmp	r2, r3
 80037d0:	d207      	bcs.n	80037e2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80037d2:	4b0c      	ldr	r3, [pc, #48]	@ (8003804 <prvAddNewTaskToReadyList+0xdc>)
 80037d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80037d8:	601a      	str	r2, [r3, #0]
 80037da:	f3bf 8f4f 	dsb	sy
 80037de:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80037e2:	bf00      	nop
 80037e4:	3708      	adds	r7, #8
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	bf00      	nop
 80037ec:	20000d88 	.word	0x20000d88
 80037f0:	200008b4 	.word	0x200008b4
 80037f4:	20000d94 	.word	0x20000d94
 80037f8:	20000da4 	.word	0x20000da4
 80037fc:	20000d90 	.word	0x20000d90
 8003800:	200008b8 	.word	0x200008b8
 8003804:	e000ed04 	.word	0xe000ed04

08003808 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003808:	b580      	push	{r7, lr}
 800380a:	b084      	sub	sp, #16
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003810:	2300      	movs	r3, #0
 8003812:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d018      	beq.n	800384c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800381a:	4b14      	ldr	r3, [pc, #80]	@ (800386c <vTaskDelay+0x64>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d00b      	beq.n	800383a <vTaskDelay+0x32>
	__asm volatile
 8003822:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003826:	f383 8811 	msr	BASEPRI, r3
 800382a:	f3bf 8f6f 	isb	sy
 800382e:	f3bf 8f4f 	dsb	sy
 8003832:	60bb      	str	r3, [r7, #8]
}
 8003834:	bf00      	nop
 8003836:	bf00      	nop
 8003838:	e7fd      	b.n	8003836 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800383a:	f000 f88b 	bl	8003954 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800383e:	2100      	movs	r1, #0
 8003840:	6878      	ldr	r0, [r7, #4]
 8003842:	f000 fd09 	bl	8004258 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003846:	f000 f893 	bl	8003970 <xTaskResumeAll>
 800384a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d107      	bne.n	8003862 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8003852:	4b07      	ldr	r3, [pc, #28]	@ (8003870 <vTaskDelay+0x68>)
 8003854:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003858:	601a      	str	r2, [r3, #0]
 800385a:	f3bf 8f4f 	dsb	sy
 800385e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003862:	bf00      	nop
 8003864:	3710      	adds	r7, #16
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}
 800386a:	bf00      	nop
 800386c:	20000db0 	.word	0x20000db0
 8003870:	e000ed04 	.word	0xe000ed04

08003874 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b08a      	sub	sp, #40	@ 0x28
 8003878:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800387a:	2300      	movs	r3, #0
 800387c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800387e:	2300      	movs	r3, #0
 8003880:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003882:	463a      	mov	r2, r7
 8003884:	1d39      	adds	r1, r7, #4
 8003886:	f107 0308 	add.w	r3, r7, #8
 800388a:	4618      	mov	r0, r3
 800388c:	f7fe ffe0 	bl	8002850 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003890:	6839      	ldr	r1, [r7, #0]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	68ba      	ldr	r2, [r7, #8]
 8003896:	9202      	str	r2, [sp, #8]
 8003898:	9301      	str	r3, [sp, #4]
 800389a:	2300      	movs	r3, #0
 800389c:	9300      	str	r3, [sp, #0]
 800389e:	2300      	movs	r3, #0
 80038a0:	460a      	mov	r2, r1
 80038a2:	4924      	ldr	r1, [pc, #144]	@ (8003934 <vTaskStartScheduler+0xc0>)
 80038a4:	4824      	ldr	r0, [pc, #144]	@ (8003938 <vTaskStartScheduler+0xc4>)
 80038a6:	f7ff fdf1 	bl	800348c <xTaskCreateStatic>
 80038aa:	4603      	mov	r3, r0
 80038ac:	4a23      	ldr	r2, [pc, #140]	@ (800393c <vTaskStartScheduler+0xc8>)
 80038ae:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80038b0:	4b22      	ldr	r3, [pc, #136]	@ (800393c <vTaskStartScheduler+0xc8>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d002      	beq.n	80038be <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80038b8:	2301      	movs	r3, #1
 80038ba:	617b      	str	r3, [r7, #20]
 80038bc:	e001      	b.n	80038c2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80038be:	2300      	movs	r3, #0
 80038c0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80038c2:	697b      	ldr	r3, [r7, #20]
 80038c4:	2b01      	cmp	r3, #1
 80038c6:	d102      	bne.n	80038ce <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80038c8:	f000 fd1a 	bl	8004300 <xTimerCreateTimerTask>
 80038cc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80038ce:	697b      	ldr	r3, [r7, #20]
 80038d0:	2b01      	cmp	r3, #1
 80038d2:	d11b      	bne.n	800390c <vTaskStartScheduler+0x98>
	__asm volatile
 80038d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038d8:	f383 8811 	msr	BASEPRI, r3
 80038dc:	f3bf 8f6f 	isb	sy
 80038e0:	f3bf 8f4f 	dsb	sy
 80038e4:	613b      	str	r3, [r7, #16]
}
 80038e6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80038e8:	4b15      	ldr	r3, [pc, #84]	@ (8003940 <vTaskStartScheduler+0xcc>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	3354      	adds	r3, #84	@ 0x54
 80038ee:	4a15      	ldr	r2, [pc, #84]	@ (8003944 <vTaskStartScheduler+0xd0>)
 80038f0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80038f2:	4b15      	ldr	r3, [pc, #84]	@ (8003948 <vTaskStartScheduler+0xd4>)
 80038f4:	f04f 32ff 	mov.w	r2, #4294967295
 80038f8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80038fa:	4b14      	ldr	r3, [pc, #80]	@ (800394c <vTaskStartScheduler+0xd8>)
 80038fc:	2201      	movs	r2, #1
 80038fe:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003900:	4b13      	ldr	r3, [pc, #76]	@ (8003950 <vTaskStartScheduler+0xdc>)
 8003902:	2200      	movs	r2, #0
 8003904:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003906:	f001 f8e3 	bl	8004ad0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800390a:	e00f      	b.n	800392c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800390c:	697b      	ldr	r3, [r7, #20]
 800390e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003912:	d10b      	bne.n	800392c <vTaskStartScheduler+0xb8>
	__asm volatile
 8003914:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003918:	f383 8811 	msr	BASEPRI, r3
 800391c:	f3bf 8f6f 	isb	sy
 8003920:	f3bf 8f4f 	dsb	sy
 8003924:	60fb      	str	r3, [r7, #12]
}
 8003926:	bf00      	nop
 8003928:	bf00      	nop
 800392a:	e7fd      	b.n	8003928 <vTaskStartScheduler+0xb4>
}
 800392c:	bf00      	nop
 800392e:	3718      	adds	r7, #24
 8003930:	46bd      	mov	sp, r7
 8003932:	bd80      	pop	{r7, pc}
 8003934:	08005c98 	.word	0x08005c98
 8003938:	08003f85 	.word	0x08003f85
 800393c:	20000dac 	.word	0x20000dac
 8003940:	200008b4 	.word	0x200008b4
 8003944:	20000010 	.word	0x20000010
 8003948:	20000da8 	.word	0x20000da8
 800394c:	20000d94 	.word	0x20000d94
 8003950:	20000d8c 	.word	0x20000d8c

08003954 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003954:	b480      	push	{r7}
 8003956:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003958:	4b04      	ldr	r3, [pc, #16]	@ (800396c <vTaskSuspendAll+0x18>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	3301      	adds	r3, #1
 800395e:	4a03      	ldr	r2, [pc, #12]	@ (800396c <vTaskSuspendAll+0x18>)
 8003960:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003962:	bf00      	nop
 8003964:	46bd      	mov	sp, r7
 8003966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396a:	4770      	bx	lr
 800396c:	20000db0 	.word	0x20000db0

08003970 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b084      	sub	sp, #16
 8003974:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003976:	2300      	movs	r3, #0
 8003978:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800397a:	2300      	movs	r3, #0
 800397c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800397e:	4b42      	ldr	r3, [pc, #264]	@ (8003a88 <xTaskResumeAll+0x118>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d10b      	bne.n	800399e <xTaskResumeAll+0x2e>
	__asm volatile
 8003986:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800398a:	f383 8811 	msr	BASEPRI, r3
 800398e:	f3bf 8f6f 	isb	sy
 8003992:	f3bf 8f4f 	dsb	sy
 8003996:	603b      	str	r3, [r7, #0]
}
 8003998:	bf00      	nop
 800399a:	bf00      	nop
 800399c:	e7fd      	b.n	800399a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800399e:	f001 f93b 	bl	8004c18 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80039a2:	4b39      	ldr	r3, [pc, #228]	@ (8003a88 <xTaskResumeAll+0x118>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	3b01      	subs	r3, #1
 80039a8:	4a37      	ldr	r2, [pc, #220]	@ (8003a88 <xTaskResumeAll+0x118>)
 80039aa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80039ac:	4b36      	ldr	r3, [pc, #216]	@ (8003a88 <xTaskResumeAll+0x118>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d162      	bne.n	8003a7a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80039b4:	4b35      	ldr	r3, [pc, #212]	@ (8003a8c <xTaskResumeAll+0x11c>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d05e      	beq.n	8003a7a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80039bc:	e02f      	b.n	8003a1e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80039be:	4b34      	ldr	r3, [pc, #208]	@ (8003a90 <xTaskResumeAll+0x120>)
 80039c0:	68db      	ldr	r3, [r3, #12]
 80039c2:	68db      	ldr	r3, [r3, #12]
 80039c4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	3318      	adds	r3, #24
 80039ca:	4618      	mov	r0, r3
 80039cc:	f7fe fffe 	bl	80029cc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	3304      	adds	r3, #4
 80039d4:	4618      	mov	r0, r3
 80039d6:	f7fe fff9 	bl	80029cc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039de:	4b2d      	ldr	r3, [pc, #180]	@ (8003a94 <xTaskResumeAll+0x124>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	429a      	cmp	r2, r3
 80039e4:	d903      	bls.n	80039ee <xTaskResumeAll+0x7e>
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039ea:	4a2a      	ldr	r2, [pc, #168]	@ (8003a94 <xTaskResumeAll+0x124>)
 80039ec:	6013      	str	r3, [r2, #0]
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039f2:	4613      	mov	r3, r2
 80039f4:	009b      	lsls	r3, r3, #2
 80039f6:	4413      	add	r3, r2
 80039f8:	009b      	lsls	r3, r3, #2
 80039fa:	4a27      	ldr	r2, [pc, #156]	@ (8003a98 <xTaskResumeAll+0x128>)
 80039fc:	441a      	add	r2, r3
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	3304      	adds	r3, #4
 8003a02:	4619      	mov	r1, r3
 8003a04:	4610      	mov	r0, r2
 8003a06:	f7fe ff84 	bl	8002912 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a0e:	4b23      	ldr	r3, [pc, #140]	@ (8003a9c <xTaskResumeAll+0x12c>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a14:	429a      	cmp	r2, r3
 8003a16:	d302      	bcc.n	8003a1e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8003a18:	4b21      	ldr	r3, [pc, #132]	@ (8003aa0 <xTaskResumeAll+0x130>)
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003a1e:	4b1c      	ldr	r3, [pc, #112]	@ (8003a90 <xTaskResumeAll+0x120>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d1cb      	bne.n	80039be <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d001      	beq.n	8003a30 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003a2c:	f000 fb66 	bl	80040fc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003a30:	4b1c      	ldr	r3, [pc, #112]	@ (8003aa4 <xTaskResumeAll+0x134>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d010      	beq.n	8003a5e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003a3c:	f000 f846 	bl	8003acc <xTaskIncrementTick>
 8003a40:	4603      	mov	r3, r0
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d002      	beq.n	8003a4c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8003a46:	4b16      	ldr	r3, [pc, #88]	@ (8003aa0 <xTaskResumeAll+0x130>)
 8003a48:	2201      	movs	r2, #1
 8003a4a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	3b01      	subs	r3, #1
 8003a50:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d1f1      	bne.n	8003a3c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8003a58:	4b12      	ldr	r3, [pc, #72]	@ (8003aa4 <xTaskResumeAll+0x134>)
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003a5e:	4b10      	ldr	r3, [pc, #64]	@ (8003aa0 <xTaskResumeAll+0x130>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d009      	beq.n	8003a7a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003a66:	2301      	movs	r3, #1
 8003a68:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003a6a:	4b0f      	ldr	r3, [pc, #60]	@ (8003aa8 <xTaskResumeAll+0x138>)
 8003a6c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003a70:	601a      	str	r2, [r3, #0]
 8003a72:	f3bf 8f4f 	dsb	sy
 8003a76:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003a7a:	f001 f8ff 	bl	8004c7c <vPortExitCritical>

	return xAlreadyYielded;
 8003a7e:	68bb      	ldr	r3, [r7, #8]
}
 8003a80:	4618      	mov	r0, r3
 8003a82:	3710      	adds	r7, #16
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}
 8003a88:	20000db0 	.word	0x20000db0
 8003a8c:	20000d88 	.word	0x20000d88
 8003a90:	20000d48 	.word	0x20000d48
 8003a94:	20000d90 	.word	0x20000d90
 8003a98:	200008b8 	.word	0x200008b8
 8003a9c:	200008b4 	.word	0x200008b4
 8003aa0:	20000d9c 	.word	0x20000d9c
 8003aa4:	20000d98 	.word	0x20000d98
 8003aa8:	e000ed04 	.word	0xe000ed04

08003aac <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003aac:	b480      	push	{r7}
 8003aae:	b083      	sub	sp, #12
 8003ab0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003ab2:	4b05      	ldr	r3, [pc, #20]	@ (8003ac8 <xTaskGetTickCount+0x1c>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003ab8:	687b      	ldr	r3, [r7, #4]
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	370c      	adds	r7, #12
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac4:	4770      	bx	lr
 8003ac6:	bf00      	nop
 8003ac8:	20000d8c 	.word	0x20000d8c

08003acc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b086      	sub	sp, #24
 8003ad0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ad6:	4b4f      	ldr	r3, [pc, #316]	@ (8003c14 <xTaskIncrementTick+0x148>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	f040 8090 	bne.w	8003c00 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003ae0:	4b4d      	ldr	r3, [pc, #308]	@ (8003c18 <xTaskIncrementTick+0x14c>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	3301      	adds	r3, #1
 8003ae6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003ae8:	4a4b      	ldr	r2, [pc, #300]	@ (8003c18 <xTaskIncrementTick+0x14c>)
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d121      	bne.n	8003b38 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003af4:	4b49      	ldr	r3, [pc, #292]	@ (8003c1c <xTaskIncrementTick+0x150>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d00b      	beq.n	8003b16 <xTaskIncrementTick+0x4a>
	__asm volatile
 8003afe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b02:	f383 8811 	msr	BASEPRI, r3
 8003b06:	f3bf 8f6f 	isb	sy
 8003b0a:	f3bf 8f4f 	dsb	sy
 8003b0e:	603b      	str	r3, [r7, #0]
}
 8003b10:	bf00      	nop
 8003b12:	bf00      	nop
 8003b14:	e7fd      	b.n	8003b12 <xTaskIncrementTick+0x46>
 8003b16:	4b41      	ldr	r3, [pc, #260]	@ (8003c1c <xTaskIncrementTick+0x150>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	60fb      	str	r3, [r7, #12]
 8003b1c:	4b40      	ldr	r3, [pc, #256]	@ (8003c20 <xTaskIncrementTick+0x154>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a3e      	ldr	r2, [pc, #248]	@ (8003c1c <xTaskIncrementTick+0x150>)
 8003b22:	6013      	str	r3, [r2, #0]
 8003b24:	4a3e      	ldr	r2, [pc, #248]	@ (8003c20 <xTaskIncrementTick+0x154>)
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	6013      	str	r3, [r2, #0]
 8003b2a:	4b3e      	ldr	r3, [pc, #248]	@ (8003c24 <xTaskIncrementTick+0x158>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	3301      	adds	r3, #1
 8003b30:	4a3c      	ldr	r2, [pc, #240]	@ (8003c24 <xTaskIncrementTick+0x158>)
 8003b32:	6013      	str	r3, [r2, #0]
 8003b34:	f000 fae2 	bl	80040fc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003b38:	4b3b      	ldr	r3, [pc, #236]	@ (8003c28 <xTaskIncrementTick+0x15c>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	693a      	ldr	r2, [r7, #16]
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	d349      	bcc.n	8003bd6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003b42:	4b36      	ldr	r3, [pc, #216]	@ (8003c1c <xTaskIncrementTick+0x150>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d104      	bne.n	8003b56 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b4c:	4b36      	ldr	r3, [pc, #216]	@ (8003c28 <xTaskIncrementTick+0x15c>)
 8003b4e:	f04f 32ff 	mov.w	r2, #4294967295
 8003b52:	601a      	str	r2, [r3, #0]
					break;
 8003b54:	e03f      	b.n	8003bd6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b56:	4b31      	ldr	r3, [pc, #196]	@ (8003c1c <xTaskIncrementTick+0x150>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	68db      	ldr	r3, [r3, #12]
 8003b5c:	68db      	ldr	r3, [r3, #12]
 8003b5e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003b60:	68bb      	ldr	r3, [r7, #8]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003b66:	693a      	ldr	r2, [r7, #16]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	d203      	bcs.n	8003b76 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003b6e:	4a2e      	ldr	r2, [pc, #184]	@ (8003c28 <xTaskIncrementTick+0x15c>)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003b74:	e02f      	b.n	8003bd6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003b76:	68bb      	ldr	r3, [r7, #8]
 8003b78:	3304      	adds	r3, #4
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f7fe ff26 	bl	80029cc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003b80:	68bb      	ldr	r3, [r7, #8]
 8003b82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d004      	beq.n	8003b92 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003b88:	68bb      	ldr	r3, [r7, #8]
 8003b8a:	3318      	adds	r3, #24
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	f7fe ff1d 	bl	80029cc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003b92:	68bb      	ldr	r3, [r7, #8]
 8003b94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b96:	4b25      	ldr	r3, [pc, #148]	@ (8003c2c <xTaskIncrementTick+0x160>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	429a      	cmp	r2, r3
 8003b9c:	d903      	bls.n	8003ba6 <xTaskIncrementTick+0xda>
 8003b9e:	68bb      	ldr	r3, [r7, #8]
 8003ba0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ba2:	4a22      	ldr	r2, [pc, #136]	@ (8003c2c <xTaskIncrementTick+0x160>)
 8003ba4:	6013      	str	r3, [r2, #0]
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003baa:	4613      	mov	r3, r2
 8003bac:	009b      	lsls	r3, r3, #2
 8003bae:	4413      	add	r3, r2
 8003bb0:	009b      	lsls	r3, r3, #2
 8003bb2:	4a1f      	ldr	r2, [pc, #124]	@ (8003c30 <xTaskIncrementTick+0x164>)
 8003bb4:	441a      	add	r2, r3
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	3304      	adds	r3, #4
 8003bba:	4619      	mov	r1, r3
 8003bbc:	4610      	mov	r0, r2
 8003bbe:	f7fe fea8 	bl	8002912 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bc6:	4b1b      	ldr	r3, [pc, #108]	@ (8003c34 <xTaskIncrementTick+0x168>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bcc:	429a      	cmp	r2, r3
 8003bce:	d3b8      	bcc.n	8003b42 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003bd4:	e7b5      	b.n	8003b42 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003bd6:	4b17      	ldr	r3, [pc, #92]	@ (8003c34 <xTaskIncrementTick+0x168>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bdc:	4914      	ldr	r1, [pc, #80]	@ (8003c30 <xTaskIncrementTick+0x164>)
 8003bde:	4613      	mov	r3, r2
 8003be0:	009b      	lsls	r3, r3, #2
 8003be2:	4413      	add	r3, r2
 8003be4:	009b      	lsls	r3, r3, #2
 8003be6:	440b      	add	r3, r1
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	2b01      	cmp	r3, #1
 8003bec:	d901      	bls.n	8003bf2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003bf2:	4b11      	ldr	r3, [pc, #68]	@ (8003c38 <xTaskIncrementTick+0x16c>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d007      	beq.n	8003c0a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	617b      	str	r3, [r7, #20]
 8003bfe:	e004      	b.n	8003c0a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003c00:	4b0e      	ldr	r3, [pc, #56]	@ (8003c3c <xTaskIncrementTick+0x170>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	3301      	adds	r3, #1
 8003c06:	4a0d      	ldr	r2, [pc, #52]	@ (8003c3c <xTaskIncrementTick+0x170>)
 8003c08:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003c0a:	697b      	ldr	r3, [r7, #20]
}
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	3718      	adds	r7, #24
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bd80      	pop	{r7, pc}
 8003c14:	20000db0 	.word	0x20000db0
 8003c18:	20000d8c 	.word	0x20000d8c
 8003c1c:	20000d40 	.word	0x20000d40
 8003c20:	20000d44 	.word	0x20000d44
 8003c24:	20000da0 	.word	0x20000da0
 8003c28:	20000da8 	.word	0x20000da8
 8003c2c:	20000d90 	.word	0x20000d90
 8003c30:	200008b8 	.word	0x200008b8
 8003c34:	200008b4 	.word	0x200008b4
 8003c38:	20000d9c 	.word	0x20000d9c
 8003c3c:	20000d98 	.word	0x20000d98

08003c40 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003c40:	b480      	push	{r7}
 8003c42:	b085      	sub	sp, #20
 8003c44:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003c46:	4b2b      	ldr	r3, [pc, #172]	@ (8003cf4 <vTaskSwitchContext+0xb4>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d003      	beq.n	8003c56 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003c4e:	4b2a      	ldr	r3, [pc, #168]	@ (8003cf8 <vTaskSwitchContext+0xb8>)
 8003c50:	2201      	movs	r2, #1
 8003c52:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003c54:	e047      	b.n	8003ce6 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8003c56:	4b28      	ldr	r3, [pc, #160]	@ (8003cf8 <vTaskSwitchContext+0xb8>)
 8003c58:	2200      	movs	r2, #0
 8003c5a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c5c:	4b27      	ldr	r3, [pc, #156]	@ (8003cfc <vTaskSwitchContext+0xbc>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	60fb      	str	r3, [r7, #12]
 8003c62:	e011      	b.n	8003c88 <vTaskSwitchContext+0x48>
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d10b      	bne.n	8003c82 <vTaskSwitchContext+0x42>
	__asm volatile
 8003c6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c6e:	f383 8811 	msr	BASEPRI, r3
 8003c72:	f3bf 8f6f 	isb	sy
 8003c76:	f3bf 8f4f 	dsb	sy
 8003c7a:	607b      	str	r3, [r7, #4]
}
 8003c7c:	bf00      	nop
 8003c7e:	bf00      	nop
 8003c80:	e7fd      	b.n	8003c7e <vTaskSwitchContext+0x3e>
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	3b01      	subs	r3, #1
 8003c86:	60fb      	str	r3, [r7, #12]
 8003c88:	491d      	ldr	r1, [pc, #116]	@ (8003d00 <vTaskSwitchContext+0xc0>)
 8003c8a:	68fa      	ldr	r2, [r7, #12]
 8003c8c:	4613      	mov	r3, r2
 8003c8e:	009b      	lsls	r3, r3, #2
 8003c90:	4413      	add	r3, r2
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	440b      	add	r3, r1
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d0e3      	beq.n	8003c64 <vTaskSwitchContext+0x24>
 8003c9c:	68fa      	ldr	r2, [r7, #12]
 8003c9e:	4613      	mov	r3, r2
 8003ca0:	009b      	lsls	r3, r3, #2
 8003ca2:	4413      	add	r3, r2
 8003ca4:	009b      	lsls	r3, r3, #2
 8003ca6:	4a16      	ldr	r2, [pc, #88]	@ (8003d00 <vTaskSwitchContext+0xc0>)
 8003ca8:	4413      	add	r3, r2
 8003caa:	60bb      	str	r3, [r7, #8]
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	685a      	ldr	r2, [r3, #4]
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	605a      	str	r2, [r3, #4]
 8003cb6:	68bb      	ldr	r3, [r7, #8]
 8003cb8:	685a      	ldr	r2, [r3, #4]
 8003cba:	68bb      	ldr	r3, [r7, #8]
 8003cbc:	3308      	adds	r3, #8
 8003cbe:	429a      	cmp	r2, r3
 8003cc0:	d104      	bne.n	8003ccc <vTaskSwitchContext+0x8c>
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	685a      	ldr	r2, [r3, #4]
 8003cc8:	68bb      	ldr	r3, [r7, #8]
 8003cca:	605a      	str	r2, [r3, #4]
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	68db      	ldr	r3, [r3, #12]
 8003cd2:	4a0c      	ldr	r2, [pc, #48]	@ (8003d04 <vTaskSwitchContext+0xc4>)
 8003cd4:	6013      	str	r3, [r2, #0]
 8003cd6:	4a09      	ldr	r2, [pc, #36]	@ (8003cfc <vTaskSwitchContext+0xbc>)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003cdc:	4b09      	ldr	r3, [pc, #36]	@ (8003d04 <vTaskSwitchContext+0xc4>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	3354      	adds	r3, #84	@ 0x54
 8003ce2:	4a09      	ldr	r2, [pc, #36]	@ (8003d08 <vTaskSwitchContext+0xc8>)
 8003ce4:	6013      	str	r3, [r2, #0]
}
 8003ce6:	bf00      	nop
 8003ce8:	3714      	adds	r7, #20
 8003cea:	46bd      	mov	sp, r7
 8003cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf0:	4770      	bx	lr
 8003cf2:	bf00      	nop
 8003cf4:	20000db0 	.word	0x20000db0
 8003cf8:	20000d9c 	.word	0x20000d9c
 8003cfc:	20000d90 	.word	0x20000d90
 8003d00:	200008b8 	.word	0x200008b8
 8003d04:	200008b4 	.word	0x200008b4
 8003d08:	20000010 	.word	0x20000010

08003d0c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b084      	sub	sp, #16
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
 8003d14:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d10b      	bne.n	8003d34 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8003d1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d20:	f383 8811 	msr	BASEPRI, r3
 8003d24:	f3bf 8f6f 	isb	sy
 8003d28:	f3bf 8f4f 	dsb	sy
 8003d2c:	60fb      	str	r3, [r7, #12]
}
 8003d2e:	bf00      	nop
 8003d30:	bf00      	nop
 8003d32:	e7fd      	b.n	8003d30 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003d34:	4b07      	ldr	r3, [pc, #28]	@ (8003d54 <vTaskPlaceOnEventList+0x48>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	3318      	adds	r3, #24
 8003d3a:	4619      	mov	r1, r3
 8003d3c:	6878      	ldr	r0, [r7, #4]
 8003d3e:	f7fe fe0c 	bl	800295a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003d42:	2101      	movs	r1, #1
 8003d44:	6838      	ldr	r0, [r7, #0]
 8003d46:	f000 fa87 	bl	8004258 <prvAddCurrentTaskToDelayedList>
}
 8003d4a:	bf00      	nop
 8003d4c:	3710      	adds	r7, #16
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}
 8003d52:	bf00      	nop
 8003d54:	200008b4 	.word	0x200008b4

08003d58 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b086      	sub	sp, #24
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	60f8      	str	r0, [r7, #12]
 8003d60:	60b9      	str	r1, [r7, #8]
 8003d62:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d10b      	bne.n	8003d82 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8003d6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d6e:	f383 8811 	msr	BASEPRI, r3
 8003d72:	f3bf 8f6f 	isb	sy
 8003d76:	f3bf 8f4f 	dsb	sy
 8003d7a:	617b      	str	r3, [r7, #20]
}
 8003d7c:	bf00      	nop
 8003d7e:	bf00      	nop
 8003d80:	e7fd      	b.n	8003d7e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003d82:	4b0a      	ldr	r3, [pc, #40]	@ (8003dac <vTaskPlaceOnEventListRestricted+0x54>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	3318      	adds	r3, #24
 8003d88:	4619      	mov	r1, r3
 8003d8a:	68f8      	ldr	r0, [r7, #12]
 8003d8c:	f7fe fdc1 	bl	8002912 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d002      	beq.n	8003d9c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8003d96:	f04f 33ff 	mov.w	r3, #4294967295
 8003d9a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003d9c:	6879      	ldr	r1, [r7, #4]
 8003d9e:	68b8      	ldr	r0, [r7, #8]
 8003da0:	f000 fa5a 	bl	8004258 <prvAddCurrentTaskToDelayedList>
	}
 8003da4:	bf00      	nop
 8003da6:	3718      	adds	r7, #24
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bd80      	pop	{r7, pc}
 8003dac:	200008b4 	.word	0x200008b4

08003db0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b086      	sub	sp, #24
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	68db      	ldr	r3, [r3, #12]
 8003dbc:	68db      	ldr	r3, [r3, #12]
 8003dbe:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003dc0:	693b      	ldr	r3, [r7, #16]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d10b      	bne.n	8003dde <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8003dc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dca:	f383 8811 	msr	BASEPRI, r3
 8003dce:	f3bf 8f6f 	isb	sy
 8003dd2:	f3bf 8f4f 	dsb	sy
 8003dd6:	60fb      	str	r3, [r7, #12]
}
 8003dd8:	bf00      	nop
 8003dda:	bf00      	nop
 8003ddc:	e7fd      	b.n	8003dda <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	3318      	adds	r3, #24
 8003de2:	4618      	mov	r0, r3
 8003de4:	f7fe fdf2 	bl	80029cc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003de8:	4b1d      	ldr	r3, [pc, #116]	@ (8003e60 <xTaskRemoveFromEventList+0xb0>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d11d      	bne.n	8003e2c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003df0:	693b      	ldr	r3, [r7, #16]
 8003df2:	3304      	adds	r3, #4
 8003df4:	4618      	mov	r0, r3
 8003df6:	f7fe fde9 	bl	80029cc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003dfa:	693b      	ldr	r3, [r7, #16]
 8003dfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003dfe:	4b19      	ldr	r3, [pc, #100]	@ (8003e64 <xTaskRemoveFromEventList+0xb4>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	429a      	cmp	r2, r3
 8003e04:	d903      	bls.n	8003e0e <xTaskRemoveFromEventList+0x5e>
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e0a:	4a16      	ldr	r2, [pc, #88]	@ (8003e64 <xTaskRemoveFromEventList+0xb4>)
 8003e0c:	6013      	str	r3, [r2, #0]
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e12:	4613      	mov	r3, r2
 8003e14:	009b      	lsls	r3, r3, #2
 8003e16:	4413      	add	r3, r2
 8003e18:	009b      	lsls	r3, r3, #2
 8003e1a:	4a13      	ldr	r2, [pc, #76]	@ (8003e68 <xTaskRemoveFromEventList+0xb8>)
 8003e1c:	441a      	add	r2, r3
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	3304      	adds	r3, #4
 8003e22:	4619      	mov	r1, r3
 8003e24:	4610      	mov	r0, r2
 8003e26:	f7fe fd74 	bl	8002912 <vListInsertEnd>
 8003e2a:	e005      	b.n	8003e38 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003e2c:	693b      	ldr	r3, [r7, #16]
 8003e2e:	3318      	adds	r3, #24
 8003e30:	4619      	mov	r1, r3
 8003e32:	480e      	ldr	r0, [pc, #56]	@ (8003e6c <xTaskRemoveFromEventList+0xbc>)
 8003e34:	f7fe fd6d 	bl	8002912 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003e38:	693b      	ldr	r3, [r7, #16]
 8003e3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e3c:	4b0c      	ldr	r3, [pc, #48]	@ (8003e70 <xTaskRemoveFromEventList+0xc0>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e42:	429a      	cmp	r2, r3
 8003e44:	d905      	bls.n	8003e52 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003e46:	2301      	movs	r3, #1
 8003e48:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003e4a:	4b0a      	ldr	r3, [pc, #40]	@ (8003e74 <xTaskRemoveFromEventList+0xc4>)
 8003e4c:	2201      	movs	r2, #1
 8003e4e:	601a      	str	r2, [r3, #0]
 8003e50:	e001      	b.n	8003e56 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8003e52:	2300      	movs	r3, #0
 8003e54:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003e56:	697b      	ldr	r3, [r7, #20]
}
 8003e58:	4618      	mov	r0, r3
 8003e5a:	3718      	adds	r7, #24
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bd80      	pop	{r7, pc}
 8003e60:	20000db0 	.word	0x20000db0
 8003e64:	20000d90 	.word	0x20000d90
 8003e68:	200008b8 	.word	0x200008b8
 8003e6c:	20000d48 	.word	0x20000d48
 8003e70:	200008b4 	.word	0x200008b4
 8003e74:	20000d9c 	.word	0x20000d9c

08003e78 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b083      	sub	sp, #12
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003e80:	4b06      	ldr	r3, [pc, #24]	@ (8003e9c <vTaskInternalSetTimeOutState+0x24>)
 8003e82:	681a      	ldr	r2, [r3, #0]
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003e88:	4b05      	ldr	r3, [pc, #20]	@ (8003ea0 <vTaskInternalSetTimeOutState+0x28>)
 8003e8a:	681a      	ldr	r2, [r3, #0]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	605a      	str	r2, [r3, #4]
}
 8003e90:	bf00      	nop
 8003e92:	370c      	adds	r7, #12
 8003e94:	46bd      	mov	sp, r7
 8003e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9a:	4770      	bx	lr
 8003e9c:	20000da0 	.word	0x20000da0
 8003ea0:	20000d8c 	.word	0x20000d8c

08003ea4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b088      	sub	sp, #32
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
 8003eac:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d10b      	bne.n	8003ecc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8003eb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003eb8:	f383 8811 	msr	BASEPRI, r3
 8003ebc:	f3bf 8f6f 	isb	sy
 8003ec0:	f3bf 8f4f 	dsb	sy
 8003ec4:	613b      	str	r3, [r7, #16]
}
 8003ec6:	bf00      	nop
 8003ec8:	bf00      	nop
 8003eca:	e7fd      	b.n	8003ec8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d10b      	bne.n	8003eea <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8003ed2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ed6:	f383 8811 	msr	BASEPRI, r3
 8003eda:	f3bf 8f6f 	isb	sy
 8003ede:	f3bf 8f4f 	dsb	sy
 8003ee2:	60fb      	str	r3, [r7, #12]
}
 8003ee4:	bf00      	nop
 8003ee6:	bf00      	nop
 8003ee8:	e7fd      	b.n	8003ee6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8003eea:	f000 fe95 	bl	8004c18 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003eee:	4b1d      	ldr	r3, [pc, #116]	@ (8003f64 <xTaskCheckForTimeOut+0xc0>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	69ba      	ldr	r2, [r7, #24]
 8003efa:	1ad3      	subs	r3, r2, r3
 8003efc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f06:	d102      	bne.n	8003f0e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	61fb      	str	r3, [r7, #28]
 8003f0c:	e023      	b.n	8003f56 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681a      	ldr	r2, [r3, #0]
 8003f12:	4b15      	ldr	r3, [pc, #84]	@ (8003f68 <xTaskCheckForTimeOut+0xc4>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	429a      	cmp	r2, r3
 8003f18:	d007      	beq.n	8003f2a <xTaskCheckForTimeOut+0x86>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	69ba      	ldr	r2, [r7, #24]
 8003f20:	429a      	cmp	r2, r3
 8003f22:	d302      	bcc.n	8003f2a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003f24:	2301      	movs	r3, #1
 8003f26:	61fb      	str	r3, [r7, #28]
 8003f28:	e015      	b.n	8003f56 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	697a      	ldr	r2, [r7, #20]
 8003f30:	429a      	cmp	r2, r3
 8003f32:	d20b      	bcs.n	8003f4c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	681a      	ldr	r2, [r3, #0]
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	1ad2      	subs	r2, r2, r3
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003f40:	6878      	ldr	r0, [r7, #4]
 8003f42:	f7ff ff99 	bl	8003e78 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003f46:	2300      	movs	r3, #0
 8003f48:	61fb      	str	r3, [r7, #28]
 8003f4a:	e004      	b.n	8003f56 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003f52:	2301      	movs	r3, #1
 8003f54:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003f56:	f000 fe91 	bl	8004c7c <vPortExitCritical>

	return xReturn;
 8003f5a:	69fb      	ldr	r3, [r7, #28]
}
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	3720      	adds	r7, #32
 8003f60:	46bd      	mov	sp, r7
 8003f62:	bd80      	pop	{r7, pc}
 8003f64:	20000d8c 	.word	0x20000d8c
 8003f68:	20000da0 	.word	0x20000da0

08003f6c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003f70:	4b03      	ldr	r3, [pc, #12]	@ (8003f80 <vTaskMissedYield+0x14>)
 8003f72:	2201      	movs	r2, #1
 8003f74:	601a      	str	r2, [r3, #0]
}
 8003f76:	bf00      	nop
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7e:	4770      	bx	lr
 8003f80:	20000d9c 	.word	0x20000d9c

08003f84 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b082      	sub	sp, #8
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003f8c:	f000 f852 	bl	8004034 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003f90:	4b06      	ldr	r3, [pc, #24]	@ (8003fac <prvIdleTask+0x28>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	d9f9      	bls.n	8003f8c <prvIdleTask+0x8>
			{
				taskYIELD();
 8003f98:	4b05      	ldr	r3, [pc, #20]	@ (8003fb0 <prvIdleTask+0x2c>)
 8003f9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f9e:	601a      	str	r2, [r3, #0]
 8003fa0:	f3bf 8f4f 	dsb	sy
 8003fa4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003fa8:	e7f0      	b.n	8003f8c <prvIdleTask+0x8>
 8003faa:	bf00      	nop
 8003fac:	200008b8 	.word	0x200008b8
 8003fb0:	e000ed04 	.word	0xe000ed04

08003fb4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b082      	sub	sp, #8
 8003fb8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003fba:	2300      	movs	r3, #0
 8003fbc:	607b      	str	r3, [r7, #4]
 8003fbe:	e00c      	b.n	8003fda <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003fc0:	687a      	ldr	r2, [r7, #4]
 8003fc2:	4613      	mov	r3, r2
 8003fc4:	009b      	lsls	r3, r3, #2
 8003fc6:	4413      	add	r3, r2
 8003fc8:	009b      	lsls	r3, r3, #2
 8003fca:	4a12      	ldr	r2, [pc, #72]	@ (8004014 <prvInitialiseTaskLists+0x60>)
 8003fcc:	4413      	add	r3, r2
 8003fce:	4618      	mov	r0, r3
 8003fd0:	f7fe fc72 	bl	80028b8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	3301      	adds	r3, #1
 8003fd8:	607b      	str	r3, [r7, #4]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2b37      	cmp	r3, #55	@ 0x37
 8003fde:	d9ef      	bls.n	8003fc0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003fe0:	480d      	ldr	r0, [pc, #52]	@ (8004018 <prvInitialiseTaskLists+0x64>)
 8003fe2:	f7fe fc69 	bl	80028b8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003fe6:	480d      	ldr	r0, [pc, #52]	@ (800401c <prvInitialiseTaskLists+0x68>)
 8003fe8:	f7fe fc66 	bl	80028b8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003fec:	480c      	ldr	r0, [pc, #48]	@ (8004020 <prvInitialiseTaskLists+0x6c>)
 8003fee:	f7fe fc63 	bl	80028b8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003ff2:	480c      	ldr	r0, [pc, #48]	@ (8004024 <prvInitialiseTaskLists+0x70>)
 8003ff4:	f7fe fc60 	bl	80028b8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003ff8:	480b      	ldr	r0, [pc, #44]	@ (8004028 <prvInitialiseTaskLists+0x74>)
 8003ffa:	f7fe fc5d 	bl	80028b8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003ffe:	4b0b      	ldr	r3, [pc, #44]	@ (800402c <prvInitialiseTaskLists+0x78>)
 8004000:	4a05      	ldr	r2, [pc, #20]	@ (8004018 <prvInitialiseTaskLists+0x64>)
 8004002:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004004:	4b0a      	ldr	r3, [pc, #40]	@ (8004030 <prvInitialiseTaskLists+0x7c>)
 8004006:	4a05      	ldr	r2, [pc, #20]	@ (800401c <prvInitialiseTaskLists+0x68>)
 8004008:	601a      	str	r2, [r3, #0]
}
 800400a:	bf00      	nop
 800400c:	3708      	adds	r7, #8
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}
 8004012:	bf00      	nop
 8004014:	200008b8 	.word	0x200008b8
 8004018:	20000d18 	.word	0x20000d18
 800401c:	20000d2c 	.word	0x20000d2c
 8004020:	20000d48 	.word	0x20000d48
 8004024:	20000d5c 	.word	0x20000d5c
 8004028:	20000d74 	.word	0x20000d74
 800402c:	20000d40 	.word	0x20000d40
 8004030:	20000d44 	.word	0x20000d44

08004034 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b082      	sub	sp, #8
 8004038:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800403a:	e019      	b.n	8004070 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800403c:	f000 fdec 	bl	8004c18 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004040:	4b10      	ldr	r3, [pc, #64]	@ (8004084 <prvCheckTasksWaitingTermination+0x50>)
 8004042:	68db      	ldr	r3, [r3, #12]
 8004044:	68db      	ldr	r3, [r3, #12]
 8004046:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	3304      	adds	r3, #4
 800404c:	4618      	mov	r0, r3
 800404e:	f7fe fcbd 	bl	80029cc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004052:	4b0d      	ldr	r3, [pc, #52]	@ (8004088 <prvCheckTasksWaitingTermination+0x54>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	3b01      	subs	r3, #1
 8004058:	4a0b      	ldr	r2, [pc, #44]	@ (8004088 <prvCheckTasksWaitingTermination+0x54>)
 800405a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800405c:	4b0b      	ldr	r3, [pc, #44]	@ (800408c <prvCheckTasksWaitingTermination+0x58>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	3b01      	subs	r3, #1
 8004062:	4a0a      	ldr	r2, [pc, #40]	@ (800408c <prvCheckTasksWaitingTermination+0x58>)
 8004064:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004066:	f000 fe09 	bl	8004c7c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800406a:	6878      	ldr	r0, [r7, #4]
 800406c:	f000 f810 	bl	8004090 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004070:	4b06      	ldr	r3, [pc, #24]	@ (800408c <prvCheckTasksWaitingTermination+0x58>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d1e1      	bne.n	800403c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004078:	bf00      	nop
 800407a:	bf00      	nop
 800407c:	3708      	adds	r7, #8
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}
 8004082:	bf00      	nop
 8004084:	20000d5c 	.word	0x20000d5c
 8004088:	20000d88 	.word	0x20000d88
 800408c:	20000d70 	.word	0x20000d70

08004090 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004090:	b580      	push	{r7, lr}
 8004092:	b084      	sub	sp, #16
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	3354      	adds	r3, #84	@ 0x54
 800409c:	4618      	mov	r0, r3
 800409e:	f001 f8f3 	bl	8005288 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d108      	bne.n	80040be <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040b0:	4618      	mov	r0, r3
 80040b2:	f000 ffa1 	bl	8004ff8 <vPortFree>
				vPortFree( pxTCB );
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	f000 ff9e 	bl	8004ff8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80040bc:	e019      	b.n	80040f2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80040c4:	2b01      	cmp	r3, #1
 80040c6:	d103      	bne.n	80040d0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80040c8:	6878      	ldr	r0, [r7, #4]
 80040ca:	f000 ff95 	bl	8004ff8 <vPortFree>
	}
 80040ce:	e010      	b.n	80040f2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80040d6:	2b02      	cmp	r3, #2
 80040d8:	d00b      	beq.n	80040f2 <prvDeleteTCB+0x62>
	__asm volatile
 80040da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040de:	f383 8811 	msr	BASEPRI, r3
 80040e2:	f3bf 8f6f 	isb	sy
 80040e6:	f3bf 8f4f 	dsb	sy
 80040ea:	60fb      	str	r3, [r7, #12]
}
 80040ec:	bf00      	nop
 80040ee:	bf00      	nop
 80040f0:	e7fd      	b.n	80040ee <prvDeleteTCB+0x5e>
	}
 80040f2:	bf00      	nop
 80040f4:	3710      	adds	r7, #16
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}
	...

080040fc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80040fc:	b480      	push	{r7}
 80040fe:	b083      	sub	sp, #12
 8004100:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004102:	4b0c      	ldr	r3, [pc, #48]	@ (8004134 <prvResetNextTaskUnblockTime+0x38>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d104      	bne.n	8004116 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800410c:	4b0a      	ldr	r3, [pc, #40]	@ (8004138 <prvResetNextTaskUnblockTime+0x3c>)
 800410e:	f04f 32ff 	mov.w	r2, #4294967295
 8004112:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004114:	e008      	b.n	8004128 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004116:	4b07      	ldr	r3, [pc, #28]	@ (8004134 <prvResetNextTaskUnblockTime+0x38>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	68db      	ldr	r3, [r3, #12]
 800411c:	68db      	ldr	r3, [r3, #12]
 800411e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	4a04      	ldr	r2, [pc, #16]	@ (8004138 <prvResetNextTaskUnblockTime+0x3c>)
 8004126:	6013      	str	r3, [r2, #0]
}
 8004128:	bf00      	nop
 800412a:	370c      	adds	r7, #12
 800412c:	46bd      	mov	sp, r7
 800412e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004132:	4770      	bx	lr
 8004134:	20000d40 	.word	0x20000d40
 8004138:	20000da8 	.word	0x20000da8

0800413c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800413c:	b480      	push	{r7}
 800413e:	b083      	sub	sp, #12
 8004140:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004142:	4b0b      	ldr	r3, [pc, #44]	@ (8004170 <xTaskGetSchedulerState+0x34>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d102      	bne.n	8004150 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800414a:	2301      	movs	r3, #1
 800414c:	607b      	str	r3, [r7, #4]
 800414e:	e008      	b.n	8004162 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004150:	4b08      	ldr	r3, [pc, #32]	@ (8004174 <xTaskGetSchedulerState+0x38>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d102      	bne.n	800415e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004158:	2302      	movs	r3, #2
 800415a:	607b      	str	r3, [r7, #4]
 800415c:	e001      	b.n	8004162 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800415e:	2300      	movs	r3, #0
 8004160:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004162:	687b      	ldr	r3, [r7, #4]
	}
 8004164:	4618      	mov	r0, r3
 8004166:	370c      	adds	r7, #12
 8004168:	46bd      	mov	sp, r7
 800416a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416e:	4770      	bx	lr
 8004170:	20000d94 	.word	0x20000d94
 8004174:	20000db0 	.word	0x20000db0

08004178 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004178:	b580      	push	{r7, lr}
 800417a:	b086      	sub	sp, #24
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004184:	2300      	movs	r3, #0
 8004186:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d058      	beq.n	8004240 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800418e:	4b2f      	ldr	r3, [pc, #188]	@ (800424c <xTaskPriorityDisinherit+0xd4>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	693a      	ldr	r2, [r7, #16]
 8004194:	429a      	cmp	r2, r3
 8004196:	d00b      	beq.n	80041b0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8004198:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800419c:	f383 8811 	msr	BASEPRI, r3
 80041a0:	f3bf 8f6f 	isb	sy
 80041a4:	f3bf 8f4f 	dsb	sy
 80041a8:	60fb      	str	r3, [r7, #12]
}
 80041aa:	bf00      	nop
 80041ac:	bf00      	nop
 80041ae:	e7fd      	b.n	80041ac <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d10b      	bne.n	80041d0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80041b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041bc:	f383 8811 	msr	BASEPRI, r3
 80041c0:	f3bf 8f6f 	isb	sy
 80041c4:	f3bf 8f4f 	dsb	sy
 80041c8:	60bb      	str	r3, [r7, #8]
}
 80041ca:	bf00      	nop
 80041cc:	bf00      	nop
 80041ce:	e7fd      	b.n	80041cc <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041d4:	1e5a      	subs	r2, r3, #1
 80041d6:	693b      	ldr	r3, [r7, #16]
 80041d8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041e2:	429a      	cmp	r2, r3
 80041e4:	d02c      	beq.n	8004240 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d128      	bne.n	8004240 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	3304      	adds	r3, #4
 80041f2:	4618      	mov	r0, r3
 80041f4:	f7fe fbea 	bl	80029cc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80041f8:	693b      	ldr	r3, [r7, #16]
 80041fa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80041fc:	693b      	ldr	r3, [r7, #16]
 80041fe:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004200:	693b      	ldr	r3, [r7, #16]
 8004202:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004204:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800420c:	693b      	ldr	r3, [r7, #16]
 800420e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004210:	4b0f      	ldr	r3, [pc, #60]	@ (8004250 <xTaskPriorityDisinherit+0xd8>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	429a      	cmp	r2, r3
 8004216:	d903      	bls.n	8004220 <xTaskPriorityDisinherit+0xa8>
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800421c:	4a0c      	ldr	r2, [pc, #48]	@ (8004250 <xTaskPriorityDisinherit+0xd8>)
 800421e:	6013      	str	r3, [r2, #0]
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004224:	4613      	mov	r3, r2
 8004226:	009b      	lsls	r3, r3, #2
 8004228:	4413      	add	r3, r2
 800422a:	009b      	lsls	r3, r3, #2
 800422c:	4a09      	ldr	r2, [pc, #36]	@ (8004254 <xTaskPriorityDisinherit+0xdc>)
 800422e:	441a      	add	r2, r3
 8004230:	693b      	ldr	r3, [r7, #16]
 8004232:	3304      	adds	r3, #4
 8004234:	4619      	mov	r1, r3
 8004236:	4610      	mov	r0, r2
 8004238:	f7fe fb6b 	bl	8002912 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800423c:	2301      	movs	r3, #1
 800423e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004240:	697b      	ldr	r3, [r7, #20]
	}
 8004242:	4618      	mov	r0, r3
 8004244:	3718      	adds	r7, #24
 8004246:	46bd      	mov	sp, r7
 8004248:	bd80      	pop	{r7, pc}
 800424a:	bf00      	nop
 800424c:	200008b4 	.word	0x200008b4
 8004250:	20000d90 	.word	0x20000d90
 8004254:	200008b8 	.word	0x200008b8

08004258 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b084      	sub	sp, #16
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
 8004260:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004262:	4b21      	ldr	r3, [pc, #132]	@ (80042e8 <prvAddCurrentTaskToDelayedList+0x90>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004268:	4b20      	ldr	r3, [pc, #128]	@ (80042ec <prvAddCurrentTaskToDelayedList+0x94>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	3304      	adds	r3, #4
 800426e:	4618      	mov	r0, r3
 8004270:	f7fe fbac 	bl	80029cc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	f1b3 3fff 	cmp.w	r3, #4294967295
 800427a:	d10a      	bne.n	8004292 <prvAddCurrentTaskToDelayedList+0x3a>
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d007      	beq.n	8004292 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004282:	4b1a      	ldr	r3, [pc, #104]	@ (80042ec <prvAddCurrentTaskToDelayedList+0x94>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	3304      	adds	r3, #4
 8004288:	4619      	mov	r1, r3
 800428a:	4819      	ldr	r0, [pc, #100]	@ (80042f0 <prvAddCurrentTaskToDelayedList+0x98>)
 800428c:	f7fe fb41 	bl	8002912 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004290:	e026      	b.n	80042e0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004292:	68fa      	ldr	r2, [r7, #12]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	4413      	add	r3, r2
 8004298:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800429a:	4b14      	ldr	r3, [pc, #80]	@ (80042ec <prvAddCurrentTaskToDelayedList+0x94>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	68ba      	ldr	r2, [r7, #8]
 80042a0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80042a2:	68ba      	ldr	r2, [r7, #8]
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	429a      	cmp	r2, r3
 80042a8:	d209      	bcs.n	80042be <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80042aa:	4b12      	ldr	r3, [pc, #72]	@ (80042f4 <prvAddCurrentTaskToDelayedList+0x9c>)
 80042ac:	681a      	ldr	r2, [r3, #0]
 80042ae:	4b0f      	ldr	r3, [pc, #60]	@ (80042ec <prvAddCurrentTaskToDelayedList+0x94>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	3304      	adds	r3, #4
 80042b4:	4619      	mov	r1, r3
 80042b6:	4610      	mov	r0, r2
 80042b8:	f7fe fb4f 	bl	800295a <vListInsert>
}
 80042bc:	e010      	b.n	80042e0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80042be:	4b0e      	ldr	r3, [pc, #56]	@ (80042f8 <prvAddCurrentTaskToDelayedList+0xa0>)
 80042c0:	681a      	ldr	r2, [r3, #0]
 80042c2:	4b0a      	ldr	r3, [pc, #40]	@ (80042ec <prvAddCurrentTaskToDelayedList+0x94>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	3304      	adds	r3, #4
 80042c8:	4619      	mov	r1, r3
 80042ca:	4610      	mov	r0, r2
 80042cc:	f7fe fb45 	bl	800295a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80042d0:	4b0a      	ldr	r3, [pc, #40]	@ (80042fc <prvAddCurrentTaskToDelayedList+0xa4>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	68ba      	ldr	r2, [r7, #8]
 80042d6:	429a      	cmp	r2, r3
 80042d8:	d202      	bcs.n	80042e0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80042da:	4a08      	ldr	r2, [pc, #32]	@ (80042fc <prvAddCurrentTaskToDelayedList+0xa4>)
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	6013      	str	r3, [r2, #0]
}
 80042e0:	bf00      	nop
 80042e2:	3710      	adds	r7, #16
 80042e4:	46bd      	mov	sp, r7
 80042e6:	bd80      	pop	{r7, pc}
 80042e8:	20000d8c 	.word	0x20000d8c
 80042ec:	200008b4 	.word	0x200008b4
 80042f0:	20000d74 	.word	0x20000d74
 80042f4:	20000d44 	.word	0x20000d44
 80042f8:	20000d40 	.word	0x20000d40
 80042fc:	20000da8 	.word	0x20000da8

08004300 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b08a      	sub	sp, #40	@ 0x28
 8004304:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004306:	2300      	movs	r3, #0
 8004308:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800430a:	f000 fb13 	bl	8004934 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800430e:	4b1d      	ldr	r3, [pc, #116]	@ (8004384 <xTimerCreateTimerTask+0x84>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d021      	beq.n	800435a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004316:	2300      	movs	r3, #0
 8004318:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800431a:	2300      	movs	r3, #0
 800431c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800431e:	1d3a      	adds	r2, r7, #4
 8004320:	f107 0108 	add.w	r1, r7, #8
 8004324:	f107 030c 	add.w	r3, r7, #12
 8004328:	4618      	mov	r0, r3
 800432a:	f7fe faab 	bl	8002884 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800432e:	6879      	ldr	r1, [r7, #4]
 8004330:	68bb      	ldr	r3, [r7, #8]
 8004332:	68fa      	ldr	r2, [r7, #12]
 8004334:	9202      	str	r2, [sp, #8]
 8004336:	9301      	str	r3, [sp, #4]
 8004338:	2302      	movs	r3, #2
 800433a:	9300      	str	r3, [sp, #0]
 800433c:	2300      	movs	r3, #0
 800433e:	460a      	mov	r2, r1
 8004340:	4911      	ldr	r1, [pc, #68]	@ (8004388 <xTimerCreateTimerTask+0x88>)
 8004342:	4812      	ldr	r0, [pc, #72]	@ (800438c <xTimerCreateTimerTask+0x8c>)
 8004344:	f7ff f8a2 	bl	800348c <xTaskCreateStatic>
 8004348:	4603      	mov	r3, r0
 800434a:	4a11      	ldr	r2, [pc, #68]	@ (8004390 <xTimerCreateTimerTask+0x90>)
 800434c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800434e:	4b10      	ldr	r3, [pc, #64]	@ (8004390 <xTimerCreateTimerTask+0x90>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d001      	beq.n	800435a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004356:	2301      	movs	r3, #1
 8004358:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d10b      	bne.n	8004378 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8004360:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004364:	f383 8811 	msr	BASEPRI, r3
 8004368:	f3bf 8f6f 	isb	sy
 800436c:	f3bf 8f4f 	dsb	sy
 8004370:	613b      	str	r3, [r7, #16]
}
 8004372:	bf00      	nop
 8004374:	bf00      	nop
 8004376:	e7fd      	b.n	8004374 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004378:	697b      	ldr	r3, [r7, #20]
}
 800437a:	4618      	mov	r0, r3
 800437c:	3718      	adds	r7, #24
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}
 8004382:	bf00      	nop
 8004384:	20000de4 	.word	0x20000de4
 8004388:	08005ca0 	.word	0x08005ca0
 800438c:	080044cd 	.word	0x080044cd
 8004390:	20000de8 	.word	0x20000de8

08004394 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b08a      	sub	sp, #40	@ 0x28
 8004398:	af00      	add	r7, sp, #0
 800439a:	60f8      	str	r0, [r7, #12]
 800439c:	60b9      	str	r1, [r7, #8]
 800439e:	607a      	str	r2, [r7, #4]
 80043a0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80043a2:	2300      	movs	r3, #0
 80043a4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d10b      	bne.n	80043c4 <xTimerGenericCommand+0x30>
	__asm volatile
 80043ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043b0:	f383 8811 	msr	BASEPRI, r3
 80043b4:	f3bf 8f6f 	isb	sy
 80043b8:	f3bf 8f4f 	dsb	sy
 80043bc:	623b      	str	r3, [r7, #32]
}
 80043be:	bf00      	nop
 80043c0:	bf00      	nop
 80043c2:	e7fd      	b.n	80043c0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80043c4:	4b19      	ldr	r3, [pc, #100]	@ (800442c <xTimerGenericCommand+0x98>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d02a      	beq.n	8004422 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80043cc:	68bb      	ldr	r3, [r7, #8]
 80043ce:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	2b05      	cmp	r3, #5
 80043dc:	dc18      	bgt.n	8004410 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80043de:	f7ff fead 	bl	800413c <xTaskGetSchedulerState>
 80043e2:	4603      	mov	r3, r0
 80043e4:	2b02      	cmp	r3, #2
 80043e6:	d109      	bne.n	80043fc <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80043e8:	4b10      	ldr	r3, [pc, #64]	@ (800442c <xTimerGenericCommand+0x98>)
 80043ea:	6818      	ldr	r0, [r3, #0]
 80043ec:	f107 0110 	add.w	r1, r7, #16
 80043f0:	2300      	movs	r3, #0
 80043f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80043f4:	f7fe fc5a 	bl	8002cac <xQueueGenericSend>
 80043f8:	6278      	str	r0, [r7, #36]	@ 0x24
 80043fa:	e012      	b.n	8004422 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80043fc:	4b0b      	ldr	r3, [pc, #44]	@ (800442c <xTimerGenericCommand+0x98>)
 80043fe:	6818      	ldr	r0, [r3, #0]
 8004400:	f107 0110 	add.w	r1, r7, #16
 8004404:	2300      	movs	r3, #0
 8004406:	2200      	movs	r2, #0
 8004408:	f7fe fc50 	bl	8002cac <xQueueGenericSend>
 800440c:	6278      	str	r0, [r7, #36]	@ 0x24
 800440e:	e008      	b.n	8004422 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004410:	4b06      	ldr	r3, [pc, #24]	@ (800442c <xTimerGenericCommand+0x98>)
 8004412:	6818      	ldr	r0, [r3, #0]
 8004414:	f107 0110 	add.w	r1, r7, #16
 8004418:	2300      	movs	r3, #0
 800441a:	683a      	ldr	r2, [r7, #0]
 800441c:	f7fe fd48 	bl	8002eb0 <xQueueGenericSendFromISR>
 8004420:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004424:	4618      	mov	r0, r3
 8004426:	3728      	adds	r7, #40	@ 0x28
 8004428:	46bd      	mov	sp, r7
 800442a:	bd80      	pop	{r7, pc}
 800442c:	20000de4 	.word	0x20000de4

08004430 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b088      	sub	sp, #32
 8004434:	af02      	add	r7, sp, #8
 8004436:	6078      	str	r0, [r7, #4]
 8004438:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800443a:	4b23      	ldr	r3, [pc, #140]	@ (80044c8 <prvProcessExpiredTimer+0x98>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	68db      	ldr	r3, [r3, #12]
 8004440:	68db      	ldr	r3, [r3, #12]
 8004442:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004444:	697b      	ldr	r3, [r7, #20]
 8004446:	3304      	adds	r3, #4
 8004448:	4618      	mov	r0, r3
 800444a:	f7fe fabf 	bl	80029cc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004454:	f003 0304 	and.w	r3, r3, #4
 8004458:	2b00      	cmp	r3, #0
 800445a:	d023      	beq.n	80044a4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	699a      	ldr	r2, [r3, #24]
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	18d1      	adds	r1, r2, r3
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	683a      	ldr	r2, [r7, #0]
 8004468:	6978      	ldr	r0, [r7, #20]
 800446a:	f000 f8d5 	bl	8004618 <prvInsertTimerInActiveList>
 800446e:	4603      	mov	r3, r0
 8004470:	2b00      	cmp	r3, #0
 8004472:	d020      	beq.n	80044b6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004474:	2300      	movs	r3, #0
 8004476:	9300      	str	r3, [sp, #0]
 8004478:	2300      	movs	r3, #0
 800447a:	687a      	ldr	r2, [r7, #4]
 800447c:	2100      	movs	r1, #0
 800447e:	6978      	ldr	r0, [r7, #20]
 8004480:	f7ff ff88 	bl	8004394 <xTimerGenericCommand>
 8004484:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d114      	bne.n	80044b6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800448c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004490:	f383 8811 	msr	BASEPRI, r3
 8004494:	f3bf 8f6f 	isb	sy
 8004498:	f3bf 8f4f 	dsb	sy
 800449c:	60fb      	str	r3, [r7, #12]
}
 800449e:	bf00      	nop
 80044a0:	bf00      	nop
 80044a2:	e7fd      	b.n	80044a0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80044a4:	697b      	ldr	r3, [r7, #20]
 80044a6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80044aa:	f023 0301 	bic.w	r3, r3, #1
 80044ae:	b2da      	uxtb	r2, r3
 80044b0:	697b      	ldr	r3, [r7, #20]
 80044b2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80044b6:	697b      	ldr	r3, [r7, #20]
 80044b8:	6a1b      	ldr	r3, [r3, #32]
 80044ba:	6978      	ldr	r0, [r7, #20]
 80044bc:	4798      	blx	r3
}
 80044be:	bf00      	nop
 80044c0:	3718      	adds	r7, #24
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bd80      	pop	{r7, pc}
 80044c6:	bf00      	nop
 80044c8:	20000ddc 	.word	0x20000ddc

080044cc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b084      	sub	sp, #16
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80044d4:	f107 0308 	add.w	r3, r7, #8
 80044d8:	4618      	mov	r0, r3
 80044da:	f000 f859 	bl	8004590 <prvGetNextExpireTime>
 80044de:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	4619      	mov	r1, r3
 80044e4:	68f8      	ldr	r0, [r7, #12]
 80044e6:	f000 f805 	bl	80044f4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80044ea:	f000 f8d7 	bl	800469c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80044ee:	bf00      	nop
 80044f0:	e7f0      	b.n	80044d4 <prvTimerTask+0x8>
	...

080044f4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b084      	sub	sp, #16
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
 80044fc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80044fe:	f7ff fa29 	bl	8003954 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004502:	f107 0308 	add.w	r3, r7, #8
 8004506:	4618      	mov	r0, r3
 8004508:	f000 f866 	bl	80045d8 <prvSampleTimeNow>
 800450c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d130      	bne.n	8004576 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d10a      	bne.n	8004530 <prvProcessTimerOrBlockTask+0x3c>
 800451a:	687a      	ldr	r2, [r7, #4]
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	429a      	cmp	r2, r3
 8004520:	d806      	bhi.n	8004530 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004522:	f7ff fa25 	bl	8003970 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004526:	68f9      	ldr	r1, [r7, #12]
 8004528:	6878      	ldr	r0, [r7, #4]
 800452a:	f7ff ff81 	bl	8004430 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800452e:	e024      	b.n	800457a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d008      	beq.n	8004548 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004536:	4b13      	ldr	r3, [pc, #76]	@ (8004584 <prvProcessTimerOrBlockTask+0x90>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d101      	bne.n	8004544 <prvProcessTimerOrBlockTask+0x50>
 8004540:	2301      	movs	r3, #1
 8004542:	e000      	b.n	8004546 <prvProcessTimerOrBlockTask+0x52>
 8004544:	2300      	movs	r3, #0
 8004546:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004548:	4b0f      	ldr	r3, [pc, #60]	@ (8004588 <prvProcessTimerOrBlockTask+0x94>)
 800454a:	6818      	ldr	r0, [r3, #0]
 800454c:	687a      	ldr	r2, [r7, #4]
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	1ad3      	subs	r3, r2, r3
 8004552:	683a      	ldr	r2, [r7, #0]
 8004554:	4619      	mov	r1, r3
 8004556:	f7fe ff65 	bl	8003424 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800455a:	f7ff fa09 	bl	8003970 <xTaskResumeAll>
 800455e:	4603      	mov	r3, r0
 8004560:	2b00      	cmp	r3, #0
 8004562:	d10a      	bne.n	800457a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004564:	4b09      	ldr	r3, [pc, #36]	@ (800458c <prvProcessTimerOrBlockTask+0x98>)
 8004566:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800456a:	601a      	str	r2, [r3, #0]
 800456c:	f3bf 8f4f 	dsb	sy
 8004570:	f3bf 8f6f 	isb	sy
}
 8004574:	e001      	b.n	800457a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004576:	f7ff f9fb 	bl	8003970 <xTaskResumeAll>
}
 800457a:	bf00      	nop
 800457c:	3710      	adds	r7, #16
 800457e:	46bd      	mov	sp, r7
 8004580:	bd80      	pop	{r7, pc}
 8004582:	bf00      	nop
 8004584:	20000de0 	.word	0x20000de0
 8004588:	20000de4 	.word	0x20000de4
 800458c:	e000ed04 	.word	0xe000ed04

08004590 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004590:	b480      	push	{r7}
 8004592:	b085      	sub	sp, #20
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004598:	4b0e      	ldr	r3, [pc, #56]	@ (80045d4 <prvGetNextExpireTime+0x44>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d101      	bne.n	80045a6 <prvGetNextExpireTime+0x16>
 80045a2:	2201      	movs	r2, #1
 80045a4:	e000      	b.n	80045a8 <prvGetNextExpireTime+0x18>
 80045a6:	2200      	movs	r2, #0
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d105      	bne.n	80045c0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80045b4:	4b07      	ldr	r3, [pc, #28]	@ (80045d4 <prvGetNextExpireTime+0x44>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	68db      	ldr	r3, [r3, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	60fb      	str	r3, [r7, #12]
 80045be:	e001      	b.n	80045c4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80045c0:	2300      	movs	r3, #0
 80045c2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80045c4:	68fb      	ldr	r3, [r7, #12]
}
 80045c6:	4618      	mov	r0, r3
 80045c8:	3714      	adds	r7, #20
 80045ca:	46bd      	mov	sp, r7
 80045cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d0:	4770      	bx	lr
 80045d2:	bf00      	nop
 80045d4:	20000ddc 	.word	0x20000ddc

080045d8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b084      	sub	sp, #16
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80045e0:	f7ff fa64 	bl	8003aac <xTaskGetTickCount>
 80045e4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80045e6:	4b0b      	ldr	r3, [pc, #44]	@ (8004614 <prvSampleTimeNow+0x3c>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	68fa      	ldr	r2, [r7, #12]
 80045ec:	429a      	cmp	r2, r3
 80045ee:	d205      	bcs.n	80045fc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80045f0:	f000 f93a 	bl	8004868 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2201      	movs	r2, #1
 80045f8:	601a      	str	r2, [r3, #0]
 80045fa:	e002      	b.n	8004602 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2200      	movs	r2, #0
 8004600:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004602:	4a04      	ldr	r2, [pc, #16]	@ (8004614 <prvSampleTimeNow+0x3c>)
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004608:	68fb      	ldr	r3, [r7, #12]
}
 800460a:	4618      	mov	r0, r3
 800460c:	3710      	adds	r7, #16
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}
 8004612:	bf00      	nop
 8004614:	20000dec 	.word	0x20000dec

08004618 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b086      	sub	sp, #24
 800461c:	af00      	add	r7, sp, #0
 800461e:	60f8      	str	r0, [r7, #12]
 8004620:	60b9      	str	r1, [r7, #8]
 8004622:	607a      	str	r2, [r7, #4]
 8004624:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004626:	2300      	movs	r3, #0
 8004628:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	68ba      	ldr	r2, [r7, #8]
 800462e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	68fa      	ldr	r2, [r7, #12]
 8004634:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004636:	68ba      	ldr	r2, [r7, #8]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	429a      	cmp	r2, r3
 800463c:	d812      	bhi.n	8004664 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800463e:	687a      	ldr	r2, [r7, #4]
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	1ad2      	subs	r2, r2, r3
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	699b      	ldr	r3, [r3, #24]
 8004648:	429a      	cmp	r2, r3
 800464a:	d302      	bcc.n	8004652 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800464c:	2301      	movs	r3, #1
 800464e:	617b      	str	r3, [r7, #20]
 8004650:	e01b      	b.n	800468a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004652:	4b10      	ldr	r3, [pc, #64]	@ (8004694 <prvInsertTimerInActiveList+0x7c>)
 8004654:	681a      	ldr	r2, [r3, #0]
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	3304      	adds	r3, #4
 800465a:	4619      	mov	r1, r3
 800465c:	4610      	mov	r0, r2
 800465e:	f7fe f97c 	bl	800295a <vListInsert>
 8004662:	e012      	b.n	800468a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004664:	687a      	ldr	r2, [r7, #4]
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	429a      	cmp	r2, r3
 800466a:	d206      	bcs.n	800467a <prvInsertTimerInActiveList+0x62>
 800466c:	68ba      	ldr	r2, [r7, #8]
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	429a      	cmp	r2, r3
 8004672:	d302      	bcc.n	800467a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004674:	2301      	movs	r3, #1
 8004676:	617b      	str	r3, [r7, #20]
 8004678:	e007      	b.n	800468a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800467a:	4b07      	ldr	r3, [pc, #28]	@ (8004698 <prvInsertTimerInActiveList+0x80>)
 800467c:	681a      	ldr	r2, [r3, #0]
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	3304      	adds	r3, #4
 8004682:	4619      	mov	r1, r3
 8004684:	4610      	mov	r0, r2
 8004686:	f7fe f968 	bl	800295a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800468a:	697b      	ldr	r3, [r7, #20]
}
 800468c:	4618      	mov	r0, r3
 800468e:	3718      	adds	r7, #24
 8004690:	46bd      	mov	sp, r7
 8004692:	bd80      	pop	{r7, pc}
 8004694:	20000de0 	.word	0x20000de0
 8004698:	20000ddc 	.word	0x20000ddc

0800469c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b08e      	sub	sp, #56	@ 0x38
 80046a0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80046a2:	e0ce      	b.n	8004842 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	da19      	bge.n	80046de <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80046aa:	1d3b      	adds	r3, r7, #4
 80046ac:	3304      	adds	r3, #4
 80046ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80046b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d10b      	bne.n	80046ce <prvProcessReceivedCommands+0x32>
	__asm volatile
 80046b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046ba:	f383 8811 	msr	BASEPRI, r3
 80046be:	f3bf 8f6f 	isb	sy
 80046c2:	f3bf 8f4f 	dsb	sy
 80046c6:	61fb      	str	r3, [r7, #28]
}
 80046c8:	bf00      	nop
 80046ca:	bf00      	nop
 80046cc:	e7fd      	b.n	80046ca <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80046ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80046d4:	6850      	ldr	r0, [r2, #4]
 80046d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80046d8:	6892      	ldr	r2, [r2, #8]
 80046da:	4611      	mov	r1, r2
 80046dc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	f2c0 80ae 	blt.w	8004842 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80046ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046ec:	695b      	ldr	r3, [r3, #20]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d004      	beq.n	80046fc <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80046f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046f4:	3304      	adds	r3, #4
 80046f6:	4618      	mov	r0, r3
 80046f8:	f7fe f968 	bl	80029cc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80046fc:	463b      	mov	r3, r7
 80046fe:	4618      	mov	r0, r3
 8004700:	f7ff ff6a 	bl	80045d8 <prvSampleTimeNow>
 8004704:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2b09      	cmp	r3, #9
 800470a:	f200 8097 	bhi.w	800483c <prvProcessReceivedCommands+0x1a0>
 800470e:	a201      	add	r2, pc, #4	@ (adr r2, 8004714 <prvProcessReceivedCommands+0x78>)
 8004710:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004714:	0800473d 	.word	0x0800473d
 8004718:	0800473d 	.word	0x0800473d
 800471c:	0800473d 	.word	0x0800473d
 8004720:	080047b3 	.word	0x080047b3
 8004724:	080047c7 	.word	0x080047c7
 8004728:	08004813 	.word	0x08004813
 800472c:	0800473d 	.word	0x0800473d
 8004730:	0800473d 	.word	0x0800473d
 8004734:	080047b3 	.word	0x080047b3
 8004738:	080047c7 	.word	0x080047c7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800473c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800473e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004742:	f043 0301 	orr.w	r3, r3, #1
 8004746:	b2da      	uxtb	r2, r3
 8004748:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800474a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800474e:	68ba      	ldr	r2, [r7, #8]
 8004750:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004752:	699b      	ldr	r3, [r3, #24]
 8004754:	18d1      	adds	r1, r2, r3
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800475a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800475c:	f7ff ff5c 	bl	8004618 <prvInsertTimerInActiveList>
 8004760:	4603      	mov	r3, r0
 8004762:	2b00      	cmp	r3, #0
 8004764:	d06c      	beq.n	8004840 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004768:	6a1b      	ldr	r3, [r3, #32]
 800476a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800476c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800476e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004770:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004774:	f003 0304 	and.w	r3, r3, #4
 8004778:	2b00      	cmp	r3, #0
 800477a:	d061      	beq.n	8004840 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800477c:	68ba      	ldr	r2, [r7, #8]
 800477e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004780:	699b      	ldr	r3, [r3, #24]
 8004782:	441a      	add	r2, r3
 8004784:	2300      	movs	r3, #0
 8004786:	9300      	str	r3, [sp, #0]
 8004788:	2300      	movs	r3, #0
 800478a:	2100      	movs	r1, #0
 800478c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800478e:	f7ff fe01 	bl	8004394 <xTimerGenericCommand>
 8004792:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004794:	6a3b      	ldr	r3, [r7, #32]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d152      	bne.n	8004840 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800479a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800479e:	f383 8811 	msr	BASEPRI, r3
 80047a2:	f3bf 8f6f 	isb	sy
 80047a6:	f3bf 8f4f 	dsb	sy
 80047aa:	61bb      	str	r3, [r7, #24]
}
 80047ac:	bf00      	nop
 80047ae:	bf00      	nop
 80047b0:	e7fd      	b.n	80047ae <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80047b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80047b8:	f023 0301 	bic.w	r3, r3, #1
 80047bc:	b2da      	uxtb	r2, r3
 80047be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047c0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80047c4:	e03d      	b.n	8004842 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80047c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80047cc:	f043 0301 	orr.w	r3, r3, #1
 80047d0:	b2da      	uxtb	r2, r3
 80047d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047d4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80047d8:	68ba      	ldr	r2, [r7, #8]
 80047da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047dc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80047de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047e0:	699b      	ldr	r3, [r3, #24]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d10b      	bne.n	80047fe <prvProcessReceivedCommands+0x162>
	__asm volatile
 80047e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047ea:	f383 8811 	msr	BASEPRI, r3
 80047ee:	f3bf 8f6f 	isb	sy
 80047f2:	f3bf 8f4f 	dsb	sy
 80047f6:	617b      	str	r3, [r7, #20]
}
 80047f8:	bf00      	nop
 80047fa:	bf00      	nop
 80047fc:	e7fd      	b.n	80047fa <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80047fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004800:	699a      	ldr	r2, [r3, #24]
 8004802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004804:	18d1      	adds	r1, r2, r3
 8004806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004808:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800480a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800480c:	f7ff ff04 	bl	8004618 <prvInsertTimerInActiveList>
					break;
 8004810:	e017      	b.n	8004842 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004814:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004818:	f003 0302 	and.w	r3, r3, #2
 800481c:	2b00      	cmp	r3, #0
 800481e:	d103      	bne.n	8004828 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8004820:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004822:	f000 fbe9 	bl	8004ff8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004826:	e00c      	b.n	8004842 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004828:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800482a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800482e:	f023 0301 	bic.w	r3, r3, #1
 8004832:	b2da      	uxtb	r2, r3
 8004834:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004836:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800483a:	e002      	b.n	8004842 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800483c:	bf00      	nop
 800483e:	e000      	b.n	8004842 <prvProcessReceivedCommands+0x1a6>
					break;
 8004840:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004842:	4b08      	ldr	r3, [pc, #32]	@ (8004864 <prvProcessReceivedCommands+0x1c8>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	1d39      	adds	r1, r7, #4
 8004848:	2200      	movs	r2, #0
 800484a:	4618      	mov	r0, r3
 800484c:	f7fe fbce 	bl	8002fec <xQueueReceive>
 8004850:	4603      	mov	r3, r0
 8004852:	2b00      	cmp	r3, #0
 8004854:	f47f af26 	bne.w	80046a4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004858:	bf00      	nop
 800485a:	bf00      	nop
 800485c:	3730      	adds	r7, #48	@ 0x30
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}
 8004862:	bf00      	nop
 8004864:	20000de4 	.word	0x20000de4

08004868 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b088      	sub	sp, #32
 800486c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800486e:	e049      	b.n	8004904 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004870:	4b2e      	ldr	r3, [pc, #184]	@ (800492c <prvSwitchTimerLists+0xc4>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	68db      	ldr	r3, [r3, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800487a:	4b2c      	ldr	r3, [pc, #176]	@ (800492c <prvSwitchTimerLists+0xc4>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	68db      	ldr	r3, [r3, #12]
 8004880:	68db      	ldr	r3, [r3, #12]
 8004882:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	3304      	adds	r3, #4
 8004888:	4618      	mov	r0, r3
 800488a:	f7fe f89f 	bl	80029cc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	6a1b      	ldr	r3, [r3, #32]
 8004892:	68f8      	ldr	r0, [r7, #12]
 8004894:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800489c:	f003 0304 	and.w	r3, r3, #4
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d02f      	beq.n	8004904 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	699b      	ldr	r3, [r3, #24]
 80048a8:	693a      	ldr	r2, [r7, #16]
 80048aa:	4413      	add	r3, r2
 80048ac:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80048ae:	68ba      	ldr	r2, [r7, #8]
 80048b0:	693b      	ldr	r3, [r7, #16]
 80048b2:	429a      	cmp	r2, r3
 80048b4:	d90e      	bls.n	80048d4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	68ba      	ldr	r2, [r7, #8]
 80048ba:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	68fa      	ldr	r2, [r7, #12]
 80048c0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80048c2:	4b1a      	ldr	r3, [pc, #104]	@ (800492c <prvSwitchTimerLists+0xc4>)
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	3304      	adds	r3, #4
 80048ca:	4619      	mov	r1, r3
 80048cc:	4610      	mov	r0, r2
 80048ce:	f7fe f844 	bl	800295a <vListInsert>
 80048d2:	e017      	b.n	8004904 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80048d4:	2300      	movs	r3, #0
 80048d6:	9300      	str	r3, [sp, #0]
 80048d8:	2300      	movs	r3, #0
 80048da:	693a      	ldr	r2, [r7, #16]
 80048dc:	2100      	movs	r1, #0
 80048de:	68f8      	ldr	r0, [r7, #12]
 80048e0:	f7ff fd58 	bl	8004394 <xTimerGenericCommand>
 80048e4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d10b      	bne.n	8004904 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80048ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048f0:	f383 8811 	msr	BASEPRI, r3
 80048f4:	f3bf 8f6f 	isb	sy
 80048f8:	f3bf 8f4f 	dsb	sy
 80048fc:	603b      	str	r3, [r7, #0]
}
 80048fe:	bf00      	nop
 8004900:	bf00      	nop
 8004902:	e7fd      	b.n	8004900 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004904:	4b09      	ldr	r3, [pc, #36]	@ (800492c <prvSwitchTimerLists+0xc4>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d1b0      	bne.n	8004870 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800490e:	4b07      	ldr	r3, [pc, #28]	@ (800492c <prvSwitchTimerLists+0xc4>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004914:	4b06      	ldr	r3, [pc, #24]	@ (8004930 <prvSwitchTimerLists+0xc8>)
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4a04      	ldr	r2, [pc, #16]	@ (800492c <prvSwitchTimerLists+0xc4>)
 800491a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800491c:	4a04      	ldr	r2, [pc, #16]	@ (8004930 <prvSwitchTimerLists+0xc8>)
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	6013      	str	r3, [r2, #0]
}
 8004922:	bf00      	nop
 8004924:	3718      	adds	r7, #24
 8004926:	46bd      	mov	sp, r7
 8004928:	bd80      	pop	{r7, pc}
 800492a:	bf00      	nop
 800492c:	20000ddc 	.word	0x20000ddc
 8004930:	20000de0 	.word	0x20000de0

08004934 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b082      	sub	sp, #8
 8004938:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800493a:	f000 f96d 	bl	8004c18 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800493e:	4b15      	ldr	r3, [pc, #84]	@ (8004994 <prvCheckForValidListAndQueue+0x60>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d120      	bne.n	8004988 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004946:	4814      	ldr	r0, [pc, #80]	@ (8004998 <prvCheckForValidListAndQueue+0x64>)
 8004948:	f7fd ffb6 	bl	80028b8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800494c:	4813      	ldr	r0, [pc, #76]	@ (800499c <prvCheckForValidListAndQueue+0x68>)
 800494e:	f7fd ffb3 	bl	80028b8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004952:	4b13      	ldr	r3, [pc, #76]	@ (80049a0 <prvCheckForValidListAndQueue+0x6c>)
 8004954:	4a10      	ldr	r2, [pc, #64]	@ (8004998 <prvCheckForValidListAndQueue+0x64>)
 8004956:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004958:	4b12      	ldr	r3, [pc, #72]	@ (80049a4 <prvCheckForValidListAndQueue+0x70>)
 800495a:	4a10      	ldr	r2, [pc, #64]	@ (800499c <prvCheckForValidListAndQueue+0x68>)
 800495c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800495e:	2300      	movs	r3, #0
 8004960:	9300      	str	r3, [sp, #0]
 8004962:	4b11      	ldr	r3, [pc, #68]	@ (80049a8 <prvCheckForValidListAndQueue+0x74>)
 8004964:	4a11      	ldr	r2, [pc, #68]	@ (80049ac <prvCheckForValidListAndQueue+0x78>)
 8004966:	2110      	movs	r1, #16
 8004968:	200a      	movs	r0, #10
 800496a:	f7fe f8c3 	bl	8002af4 <xQueueGenericCreateStatic>
 800496e:	4603      	mov	r3, r0
 8004970:	4a08      	ldr	r2, [pc, #32]	@ (8004994 <prvCheckForValidListAndQueue+0x60>)
 8004972:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004974:	4b07      	ldr	r3, [pc, #28]	@ (8004994 <prvCheckForValidListAndQueue+0x60>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d005      	beq.n	8004988 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800497c:	4b05      	ldr	r3, [pc, #20]	@ (8004994 <prvCheckForValidListAndQueue+0x60>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	490b      	ldr	r1, [pc, #44]	@ (80049b0 <prvCheckForValidListAndQueue+0x7c>)
 8004982:	4618      	mov	r0, r3
 8004984:	f7fe fd24 	bl	80033d0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004988:	f000 f978 	bl	8004c7c <vPortExitCritical>
}
 800498c:	bf00      	nop
 800498e:	46bd      	mov	sp, r7
 8004990:	bd80      	pop	{r7, pc}
 8004992:	bf00      	nop
 8004994:	20000de4 	.word	0x20000de4
 8004998:	20000db4 	.word	0x20000db4
 800499c:	20000dc8 	.word	0x20000dc8
 80049a0:	20000ddc 	.word	0x20000ddc
 80049a4:	20000de0 	.word	0x20000de0
 80049a8:	20000e90 	.word	0x20000e90
 80049ac:	20000df0 	.word	0x20000df0
 80049b0:	08005ca8 	.word	0x08005ca8

080049b4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80049b4:	b480      	push	{r7}
 80049b6:	b085      	sub	sp, #20
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	60f8      	str	r0, [r7, #12]
 80049bc:	60b9      	str	r1, [r7, #8]
 80049be:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	3b04      	subs	r3, #4
 80049c4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80049cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	3b04      	subs	r3, #4
 80049d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80049d4:	68bb      	ldr	r3, [r7, #8]
 80049d6:	f023 0201 	bic.w	r2, r3, #1
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	3b04      	subs	r3, #4
 80049e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80049e4:	4a0c      	ldr	r2, [pc, #48]	@ (8004a18 <pxPortInitialiseStack+0x64>)
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	3b14      	subs	r3, #20
 80049ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80049f0:	687a      	ldr	r2, [r7, #4]
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	3b04      	subs	r3, #4
 80049fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	f06f 0202 	mvn.w	r2, #2
 8004a02:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	3b20      	subs	r3, #32
 8004a08:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	3714      	adds	r7, #20
 8004a10:	46bd      	mov	sp, r7
 8004a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a16:	4770      	bx	lr
 8004a18:	08004a1d 	.word	0x08004a1d

08004a1c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	b085      	sub	sp, #20
 8004a20:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004a22:	2300      	movs	r3, #0
 8004a24:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004a26:	4b13      	ldr	r3, [pc, #76]	@ (8004a74 <prvTaskExitError+0x58>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a2e:	d00b      	beq.n	8004a48 <prvTaskExitError+0x2c>
	__asm volatile
 8004a30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a34:	f383 8811 	msr	BASEPRI, r3
 8004a38:	f3bf 8f6f 	isb	sy
 8004a3c:	f3bf 8f4f 	dsb	sy
 8004a40:	60fb      	str	r3, [r7, #12]
}
 8004a42:	bf00      	nop
 8004a44:	bf00      	nop
 8004a46:	e7fd      	b.n	8004a44 <prvTaskExitError+0x28>
	__asm volatile
 8004a48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a4c:	f383 8811 	msr	BASEPRI, r3
 8004a50:	f3bf 8f6f 	isb	sy
 8004a54:	f3bf 8f4f 	dsb	sy
 8004a58:	60bb      	str	r3, [r7, #8]
}
 8004a5a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004a5c:	bf00      	nop
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d0fc      	beq.n	8004a5e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004a64:	bf00      	nop
 8004a66:	bf00      	nop
 8004a68:	3714      	adds	r7, #20
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a70:	4770      	bx	lr
 8004a72:	bf00      	nop
 8004a74:	2000000c 	.word	0x2000000c
	...

08004a80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004a80:	4b07      	ldr	r3, [pc, #28]	@ (8004aa0 <pxCurrentTCBConst2>)
 8004a82:	6819      	ldr	r1, [r3, #0]
 8004a84:	6808      	ldr	r0, [r1, #0]
 8004a86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a8a:	f380 8809 	msr	PSP, r0
 8004a8e:	f3bf 8f6f 	isb	sy
 8004a92:	f04f 0000 	mov.w	r0, #0
 8004a96:	f380 8811 	msr	BASEPRI, r0
 8004a9a:	4770      	bx	lr
 8004a9c:	f3af 8000 	nop.w

08004aa0 <pxCurrentTCBConst2>:
 8004aa0:	200008b4 	.word	0x200008b4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004aa4:	bf00      	nop
 8004aa6:	bf00      	nop

08004aa8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004aa8:	4808      	ldr	r0, [pc, #32]	@ (8004acc <prvPortStartFirstTask+0x24>)
 8004aaa:	6800      	ldr	r0, [r0, #0]
 8004aac:	6800      	ldr	r0, [r0, #0]
 8004aae:	f380 8808 	msr	MSP, r0
 8004ab2:	f04f 0000 	mov.w	r0, #0
 8004ab6:	f380 8814 	msr	CONTROL, r0
 8004aba:	b662      	cpsie	i
 8004abc:	b661      	cpsie	f
 8004abe:	f3bf 8f4f 	dsb	sy
 8004ac2:	f3bf 8f6f 	isb	sy
 8004ac6:	df00      	svc	0
 8004ac8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004aca:	bf00      	nop
 8004acc:	e000ed08 	.word	0xe000ed08

08004ad0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b086      	sub	sp, #24
 8004ad4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004ad6:	4b47      	ldr	r3, [pc, #284]	@ (8004bf4 <xPortStartScheduler+0x124>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a47      	ldr	r2, [pc, #284]	@ (8004bf8 <xPortStartScheduler+0x128>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d10b      	bne.n	8004af8 <xPortStartScheduler+0x28>
	__asm volatile
 8004ae0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ae4:	f383 8811 	msr	BASEPRI, r3
 8004ae8:	f3bf 8f6f 	isb	sy
 8004aec:	f3bf 8f4f 	dsb	sy
 8004af0:	613b      	str	r3, [r7, #16]
}
 8004af2:	bf00      	nop
 8004af4:	bf00      	nop
 8004af6:	e7fd      	b.n	8004af4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004af8:	4b3e      	ldr	r3, [pc, #248]	@ (8004bf4 <xPortStartScheduler+0x124>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a3f      	ldr	r2, [pc, #252]	@ (8004bfc <xPortStartScheduler+0x12c>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d10b      	bne.n	8004b1a <xPortStartScheduler+0x4a>
	__asm volatile
 8004b02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b06:	f383 8811 	msr	BASEPRI, r3
 8004b0a:	f3bf 8f6f 	isb	sy
 8004b0e:	f3bf 8f4f 	dsb	sy
 8004b12:	60fb      	str	r3, [r7, #12]
}
 8004b14:	bf00      	nop
 8004b16:	bf00      	nop
 8004b18:	e7fd      	b.n	8004b16 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004b1a:	4b39      	ldr	r3, [pc, #228]	@ (8004c00 <xPortStartScheduler+0x130>)
 8004b1c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	781b      	ldrb	r3, [r3, #0]
 8004b22:	b2db      	uxtb	r3, r3
 8004b24:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004b26:	697b      	ldr	r3, [r7, #20]
 8004b28:	22ff      	movs	r2, #255	@ 0xff
 8004b2a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	781b      	ldrb	r3, [r3, #0]
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004b34:	78fb      	ldrb	r3, [r7, #3]
 8004b36:	b2db      	uxtb	r3, r3
 8004b38:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004b3c:	b2da      	uxtb	r2, r3
 8004b3e:	4b31      	ldr	r3, [pc, #196]	@ (8004c04 <xPortStartScheduler+0x134>)
 8004b40:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004b42:	4b31      	ldr	r3, [pc, #196]	@ (8004c08 <xPortStartScheduler+0x138>)
 8004b44:	2207      	movs	r2, #7
 8004b46:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004b48:	e009      	b.n	8004b5e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8004b4a:	4b2f      	ldr	r3, [pc, #188]	@ (8004c08 <xPortStartScheduler+0x138>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	3b01      	subs	r3, #1
 8004b50:	4a2d      	ldr	r2, [pc, #180]	@ (8004c08 <xPortStartScheduler+0x138>)
 8004b52:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004b54:	78fb      	ldrb	r3, [r7, #3]
 8004b56:	b2db      	uxtb	r3, r3
 8004b58:	005b      	lsls	r3, r3, #1
 8004b5a:	b2db      	uxtb	r3, r3
 8004b5c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004b5e:	78fb      	ldrb	r3, [r7, #3]
 8004b60:	b2db      	uxtb	r3, r3
 8004b62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b66:	2b80      	cmp	r3, #128	@ 0x80
 8004b68:	d0ef      	beq.n	8004b4a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004b6a:	4b27      	ldr	r3, [pc, #156]	@ (8004c08 <xPortStartScheduler+0x138>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f1c3 0307 	rsb	r3, r3, #7
 8004b72:	2b04      	cmp	r3, #4
 8004b74:	d00b      	beq.n	8004b8e <xPortStartScheduler+0xbe>
	__asm volatile
 8004b76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b7a:	f383 8811 	msr	BASEPRI, r3
 8004b7e:	f3bf 8f6f 	isb	sy
 8004b82:	f3bf 8f4f 	dsb	sy
 8004b86:	60bb      	str	r3, [r7, #8]
}
 8004b88:	bf00      	nop
 8004b8a:	bf00      	nop
 8004b8c:	e7fd      	b.n	8004b8a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004b8e:	4b1e      	ldr	r3, [pc, #120]	@ (8004c08 <xPortStartScheduler+0x138>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	021b      	lsls	r3, r3, #8
 8004b94:	4a1c      	ldr	r2, [pc, #112]	@ (8004c08 <xPortStartScheduler+0x138>)
 8004b96:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004b98:	4b1b      	ldr	r3, [pc, #108]	@ (8004c08 <xPortStartScheduler+0x138>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004ba0:	4a19      	ldr	r2, [pc, #100]	@ (8004c08 <xPortStartScheduler+0x138>)
 8004ba2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	b2da      	uxtb	r2, r3
 8004ba8:	697b      	ldr	r3, [r7, #20]
 8004baa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004bac:	4b17      	ldr	r3, [pc, #92]	@ (8004c0c <xPortStartScheduler+0x13c>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4a16      	ldr	r2, [pc, #88]	@ (8004c0c <xPortStartScheduler+0x13c>)
 8004bb2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004bb6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004bb8:	4b14      	ldr	r3, [pc, #80]	@ (8004c0c <xPortStartScheduler+0x13c>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	4a13      	ldr	r2, [pc, #76]	@ (8004c0c <xPortStartScheduler+0x13c>)
 8004bbe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004bc2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004bc4:	f000 f8da 	bl	8004d7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004bc8:	4b11      	ldr	r3, [pc, #68]	@ (8004c10 <xPortStartScheduler+0x140>)
 8004bca:	2200      	movs	r2, #0
 8004bcc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004bce:	f000 f8f9 	bl	8004dc4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004bd2:	4b10      	ldr	r3, [pc, #64]	@ (8004c14 <xPortStartScheduler+0x144>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4a0f      	ldr	r2, [pc, #60]	@ (8004c14 <xPortStartScheduler+0x144>)
 8004bd8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004bdc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004bde:	f7ff ff63 	bl	8004aa8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004be2:	f7ff f82d 	bl	8003c40 <vTaskSwitchContext>
	prvTaskExitError();
 8004be6:	f7ff ff19 	bl	8004a1c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004bea:	2300      	movs	r3, #0
}
 8004bec:	4618      	mov	r0, r3
 8004bee:	3718      	adds	r7, #24
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	bd80      	pop	{r7, pc}
 8004bf4:	e000ed00 	.word	0xe000ed00
 8004bf8:	410fc271 	.word	0x410fc271
 8004bfc:	410fc270 	.word	0x410fc270
 8004c00:	e000e400 	.word	0xe000e400
 8004c04:	20000ee0 	.word	0x20000ee0
 8004c08:	20000ee4 	.word	0x20000ee4
 8004c0c:	e000ed20 	.word	0xe000ed20
 8004c10:	2000000c 	.word	0x2000000c
 8004c14:	e000ef34 	.word	0xe000ef34

08004c18 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b083      	sub	sp, #12
 8004c1c:	af00      	add	r7, sp, #0
	__asm volatile
 8004c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c22:	f383 8811 	msr	BASEPRI, r3
 8004c26:	f3bf 8f6f 	isb	sy
 8004c2a:	f3bf 8f4f 	dsb	sy
 8004c2e:	607b      	str	r3, [r7, #4]
}
 8004c30:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004c32:	4b10      	ldr	r3, [pc, #64]	@ (8004c74 <vPortEnterCritical+0x5c>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	3301      	adds	r3, #1
 8004c38:	4a0e      	ldr	r2, [pc, #56]	@ (8004c74 <vPortEnterCritical+0x5c>)
 8004c3a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004c3c:	4b0d      	ldr	r3, [pc, #52]	@ (8004c74 <vPortEnterCritical+0x5c>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	2b01      	cmp	r3, #1
 8004c42:	d110      	bne.n	8004c66 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004c44:	4b0c      	ldr	r3, [pc, #48]	@ (8004c78 <vPortEnterCritical+0x60>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	b2db      	uxtb	r3, r3
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d00b      	beq.n	8004c66 <vPortEnterCritical+0x4e>
	__asm volatile
 8004c4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c52:	f383 8811 	msr	BASEPRI, r3
 8004c56:	f3bf 8f6f 	isb	sy
 8004c5a:	f3bf 8f4f 	dsb	sy
 8004c5e:	603b      	str	r3, [r7, #0]
}
 8004c60:	bf00      	nop
 8004c62:	bf00      	nop
 8004c64:	e7fd      	b.n	8004c62 <vPortEnterCritical+0x4a>
	}
}
 8004c66:	bf00      	nop
 8004c68:	370c      	adds	r7, #12
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c70:	4770      	bx	lr
 8004c72:	bf00      	nop
 8004c74:	2000000c 	.word	0x2000000c
 8004c78:	e000ed04 	.word	0xe000ed04

08004c7c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004c7c:	b480      	push	{r7}
 8004c7e:	b083      	sub	sp, #12
 8004c80:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004c82:	4b12      	ldr	r3, [pc, #72]	@ (8004ccc <vPortExitCritical+0x50>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d10b      	bne.n	8004ca2 <vPortExitCritical+0x26>
	__asm volatile
 8004c8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c8e:	f383 8811 	msr	BASEPRI, r3
 8004c92:	f3bf 8f6f 	isb	sy
 8004c96:	f3bf 8f4f 	dsb	sy
 8004c9a:	607b      	str	r3, [r7, #4]
}
 8004c9c:	bf00      	nop
 8004c9e:	bf00      	nop
 8004ca0:	e7fd      	b.n	8004c9e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004ca2:	4b0a      	ldr	r3, [pc, #40]	@ (8004ccc <vPortExitCritical+0x50>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	3b01      	subs	r3, #1
 8004ca8:	4a08      	ldr	r2, [pc, #32]	@ (8004ccc <vPortExitCritical+0x50>)
 8004caa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004cac:	4b07      	ldr	r3, [pc, #28]	@ (8004ccc <vPortExitCritical+0x50>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d105      	bne.n	8004cc0 <vPortExitCritical+0x44>
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	f383 8811 	msr	BASEPRI, r3
}
 8004cbe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004cc0:	bf00      	nop
 8004cc2:	370c      	adds	r7, #12
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cca:	4770      	bx	lr
 8004ccc:	2000000c 	.word	0x2000000c

08004cd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004cd0:	f3ef 8009 	mrs	r0, PSP
 8004cd4:	f3bf 8f6f 	isb	sy
 8004cd8:	4b15      	ldr	r3, [pc, #84]	@ (8004d30 <pxCurrentTCBConst>)
 8004cda:	681a      	ldr	r2, [r3, #0]
 8004cdc:	f01e 0f10 	tst.w	lr, #16
 8004ce0:	bf08      	it	eq
 8004ce2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004ce6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cea:	6010      	str	r0, [r2, #0]
 8004cec:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004cf0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004cf4:	f380 8811 	msr	BASEPRI, r0
 8004cf8:	f3bf 8f4f 	dsb	sy
 8004cfc:	f3bf 8f6f 	isb	sy
 8004d00:	f7fe ff9e 	bl	8003c40 <vTaskSwitchContext>
 8004d04:	f04f 0000 	mov.w	r0, #0
 8004d08:	f380 8811 	msr	BASEPRI, r0
 8004d0c:	bc09      	pop	{r0, r3}
 8004d0e:	6819      	ldr	r1, [r3, #0]
 8004d10:	6808      	ldr	r0, [r1, #0]
 8004d12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d16:	f01e 0f10 	tst.w	lr, #16
 8004d1a:	bf08      	it	eq
 8004d1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004d20:	f380 8809 	msr	PSP, r0
 8004d24:	f3bf 8f6f 	isb	sy
 8004d28:	4770      	bx	lr
 8004d2a:	bf00      	nop
 8004d2c:	f3af 8000 	nop.w

08004d30 <pxCurrentTCBConst>:
 8004d30:	200008b4 	.word	0x200008b4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004d34:	bf00      	nop
 8004d36:	bf00      	nop

08004d38 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b082      	sub	sp, #8
 8004d3c:	af00      	add	r7, sp, #0
	__asm volatile
 8004d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d42:	f383 8811 	msr	BASEPRI, r3
 8004d46:	f3bf 8f6f 	isb	sy
 8004d4a:	f3bf 8f4f 	dsb	sy
 8004d4e:	607b      	str	r3, [r7, #4]
}
 8004d50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004d52:	f7fe febb 	bl	8003acc <xTaskIncrementTick>
 8004d56:	4603      	mov	r3, r0
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d003      	beq.n	8004d64 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004d5c:	4b06      	ldr	r3, [pc, #24]	@ (8004d78 <xPortSysTickHandler+0x40>)
 8004d5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d62:	601a      	str	r2, [r3, #0]
 8004d64:	2300      	movs	r3, #0
 8004d66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	f383 8811 	msr	BASEPRI, r3
}
 8004d6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004d70:	bf00      	nop
 8004d72:	3708      	adds	r7, #8
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bd80      	pop	{r7, pc}
 8004d78:	e000ed04 	.word	0xe000ed04

08004d7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004d80:	4b0b      	ldr	r3, [pc, #44]	@ (8004db0 <vPortSetupTimerInterrupt+0x34>)
 8004d82:	2200      	movs	r2, #0
 8004d84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004d86:	4b0b      	ldr	r3, [pc, #44]	@ (8004db4 <vPortSetupTimerInterrupt+0x38>)
 8004d88:	2200      	movs	r2, #0
 8004d8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004d8c:	4b0a      	ldr	r3, [pc, #40]	@ (8004db8 <vPortSetupTimerInterrupt+0x3c>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a0a      	ldr	r2, [pc, #40]	@ (8004dbc <vPortSetupTimerInterrupt+0x40>)
 8004d92:	fba2 2303 	umull	r2, r3, r2, r3
 8004d96:	099b      	lsrs	r3, r3, #6
 8004d98:	4a09      	ldr	r2, [pc, #36]	@ (8004dc0 <vPortSetupTimerInterrupt+0x44>)
 8004d9a:	3b01      	subs	r3, #1
 8004d9c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004d9e:	4b04      	ldr	r3, [pc, #16]	@ (8004db0 <vPortSetupTimerInterrupt+0x34>)
 8004da0:	2207      	movs	r2, #7
 8004da2:	601a      	str	r2, [r3, #0]
}
 8004da4:	bf00      	nop
 8004da6:	46bd      	mov	sp, r7
 8004da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dac:	4770      	bx	lr
 8004dae:	bf00      	nop
 8004db0:	e000e010 	.word	0xe000e010
 8004db4:	e000e018 	.word	0xe000e018
 8004db8:	20000000 	.word	0x20000000
 8004dbc:	10624dd3 	.word	0x10624dd3
 8004dc0:	e000e014 	.word	0xe000e014

08004dc4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004dc4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004dd4 <vPortEnableVFP+0x10>
 8004dc8:	6801      	ldr	r1, [r0, #0]
 8004dca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8004dce:	6001      	str	r1, [r0, #0]
 8004dd0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004dd2:	bf00      	nop
 8004dd4:	e000ed88 	.word	0xe000ed88

08004dd8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004dd8:	b480      	push	{r7}
 8004dda:	b085      	sub	sp, #20
 8004ddc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004dde:	f3ef 8305 	mrs	r3, IPSR
 8004de2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	2b0f      	cmp	r3, #15
 8004de8:	d915      	bls.n	8004e16 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004dea:	4a18      	ldr	r2, [pc, #96]	@ (8004e4c <vPortValidateInterruptPriority+0x74>)
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	4413      	add	r3, r2
 8004df0:	781b      	ldrb	r3, [r3, #0]
 8004df2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004df4:	4b16      	ldr	r3, [pc, #88]	@ (8004e50 <vPortValidateInterruptPriority+0x78>)
 8004df6:	781b      	ldrb	r3, [r3, #0]
 8004df8:	7afa      	ldrb	r2, [r7, #11]
 8004dfa:	429a      	cmp	r2, r3
 8004dfc:	d20b      	bcs.n	8004e16 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8004dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e02:	f383 8811 	msr	BASEPRI, r3
 8004e06:	f3bf 8f6f 	isb	sy
 8004e0a:	f3bf 8f4f 	dsb	sy
 8004e0e:	607b      	str	r3, [r7, #4]
}
 8004e10:	bf00      	nop
 8004e12:	bf00      	nop
 8004e14:	e7fd      	b.n	8004e12 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004e16:	4b0f      	ldr	r3, [pc, #60]	@ (8004e54 <vPortValidateInterruptPriority+0x7c>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004e1e:	4b0e      	ldr	r3, [pc, #56]	@ (8004e58 <vPortValidateInterruptPriority+0x80>)
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	429a      	cmp	r2, r3
 8004e24:	d90b      	bls.n	8004e3e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8004e26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e2a:	f383 8811 	msr	BASEPRI, r3
 8004e2e:	f3bf 8f6f 	isb	sy
 8004e32:	f3bf 8f4f 	dsb	sy
 8004e36:	603b      	str	r3, [r7, #0]
}
 8004e38:	bf00      	nop
 8004e3a:	bf00      	nop
 8004e3c:	e7fd      	b.n	8004e3a <vPortValidateInterruptPriority+0x62>
	}
 8004e3e:	bf00      	nop
 8004e40:	3714      	adds	r7, #20
 8004e42:	46bd      	mov	sp, r7
 8004e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e48:	4770      	bx	lr
 8004e4a:	bf00      	nop
 8004e4c:	e000e3f0 	.word	0xe000e3f0
 8004e50:	20000ee0 	.word	0x20000ee0
 8004e54:	e000ed0c 	.word	0xe000ed0c
 8004e58:	20000ee4 	.word	0x20000ee4

08004e5c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b08a      	sub	sp, #40	@ 0x28
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004e64:	2300      	movs	r3, #0
 8004e66:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004e68:	f7fe fd74 	bl	8003954 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004e6c:	4b5c      	ldr	r3, [pc, #368]	@ (8004fe0 <pvPortMalloc+0x184>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d101      	bne.n	8004e78 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004e74:	f000 f924 	bl	80050c0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004e78:	4b5a      	ldr	r3, [pc, #360]	@ (8004fe4 <pvPortMalloc+0x188>)
 8004e7a:	681a      	ldr	r2, [r3, #0]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	4013      	ands	r3, r2
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	f040 8095 	bne.w	8004fb0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d01e      	beq.n	8004eca <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8004e8c:	2208      	movs	r2, #8
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	4413      	add	r3, r2
 8004e92:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	f003 0307 	and.w	r3, r3, #7
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d015      	beq.n	8004eca <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	f023 0307 	bic.w	r3, r3, #7
 8004ea4:	3308      	adds	r3, #8
 8004ea6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	f003 0307 	and.w	r3, r3, #7
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d00b      	beq.n	8004eca <pvPortMalloc+0x6e>
	__asm volatile
 8004eb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eb6:	f383 8811 	msr	BASEPRI, r3
 8004eba:	f3bf 8f6f 	isb	sy
 8004ebe:	f3bf 8f4f 	dsb	sy
 8004ec2:	617b      	str	r3, [r7, #20]
}
 8004ec4:	bf00      	nop
 8004ec6:	bf00      	nop
 8004ec8:	e7fd      	b.n	8004ec6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d06f      	beq.n	8004fb0 <pvPortMalloc+0x154>
 8004ed0:	4b45      	ldr	r3, [pc, #276]	@ (8004fe8 <pvPortMalloc+0x18c>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	687a      	ldr	r2, [r7, #4]
 8004ed6:	429a      	cmp	r2, r3
 8004ed8:	d86a      	bhi.n	8004fb0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004eda:	4b44      	ldr	r3, [pc, #272]	@ (8004fec <pvPortMalloc+0x190>)
 8004edc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004ede:	4b43      	ldr	r3, [pc, #268]	@ (8004fec <pvPortMalloc+0x190>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004ee4:	e004      	b.n	8004ef0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ee8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	687a      	ldr	r2, [r7, #4]
 8004ef6:	429a      	cmp	r2, r3
 8004ef8:	d903      	bls.n	8004f02 <pvPortMalloc+0xa6>
 8004efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d1f1      	bne.n	8004ee6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004f02:	4b37      	ldr	r3, [pc, #220]	@ (8004fe0 <pvPortMalloc+0x184>)
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f08:	429a      	cmp	r2, r3
 8004f0a:	d051      	beq.n	8004fb0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004f0c:	6a3b      	ldr	r3, [r7, #32]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	2208      	movs	r2, #8
 8004f12:	4413      	add	r3, r2
 8004f14:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f18:	681a      	ldr	r2, [r3, #0]
 8004f1a:	6a3b      	ldr	r3, [r7, #32]
 8004f1c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f20:	685a      	ldr	r2, [r3, #4]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	1ad2      	subs	r2, r2, r3
 8004f26:	2308      	movs	r3, #8
 8004f28:	005b      	lsls	r3, r3, #1
 8004f2a:	429a      	cmp	r2, r3
 8004f2c:	d920      	bls.n	8004f70 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004f2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	4413      	add	r3, r2
 8004f34:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004f36:	69bb      	ldr	r3, [r7, #24]
 8004f38:	f003 0307 	and.w	r3, r3, #7
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d00b      	beq.n	8004f58 <pvPortMalloc+0xfc>
	__asm volatile
 8004f40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f44:	f383 8811 	msr	BASEPRI, r3
 8004f48:	f3bf 8f6f 	isb	sy
 8004f4c:	f3bf 8f4f 	dsb	sy
 8004f50:	613b      	str	r3, [r7, #16]
}
 8004f52:	bf00      	nop
 8004f54:	bf00      	nop
 8004f56:	e7fd      	b.n	8004f54 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f5a:	685a      	ldr	r2, [r3, #4]
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	1ad2      	subs	r2, r2, r3
 8004f60:	69bb      	ldr	r3, [r7, #24]
 8004f62:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004f64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f66:	687a      	ldr	r2, [r7, #4]
 8004f68:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004f6a:	69b8      	ldr	r0, [r7, #24]
 8004f6c:	f000 f90a 	bl	8005184 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004f70:	4b1d      	ldr	r3, [pc, #116]	@ (8004fe8 <pvPortMalloc+0x18c>)
 8004f72:	681a      	ldr	r2, [r3, #0]
 8004f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	1ad3      	subs	r3, r2, r3
 8004f7a:	4a1b      	ldr	r2, [pc, #108]	@ (8004fe8 <pvPortMalloc+0x18c>)
 8004f7c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004f7e:	4b1a      	ldr	r3, [pc, #104]	@ (8004fe8 <pvPortMalloc+0x18c>)
 8004f80:	681a      	ldr	r2, [r3, #0]
 8004f82:	4b1b      	ldr	r3, [pc, #108]	@ (8004ff0 <pvPortMalloc+0x194>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	429a      	cmp	r2, r3
 8004f88:	d203      	bcs.n	8004f92 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004f8a:	4b17      	ldr	r3, [pc, #92]	@ (8004fe8 <pvPortMalloc+0x18c>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4a18      	ldr	r2, [pc, #96]	@ (8004ff0 <pvPortMalloc+0x194>)
 8004f90:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f94:	685a      	ldr	r2, [r3, #4]
 8004f96:	4b13      	ldr	r3, [pc, #76]	@ (8004fe4 <pvPortMalloc+0x188>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	431a      	orrs	r2, r3
 8004f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f9e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004fa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004fa6:	4b13      	ldr	r3, [pc, #76]	@ (8004ff4 <pvPortMalloc+0x198>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	3301      	adds	r3, #1
 8004fac:	4a11      	ldr	r2, [pc, #68]	@ (8004ff4 <pvPortMalloc+0x198>)
 8004fae:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004fb0:	f7fe fcde 	bl	8003970 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004fb4:	69fb      	ldr	r3, [r7, #28]
 8004fb6:	f003 0307 	and.w	r3, r3, #7
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d00b      	beq.n	8004fd6 <pvPortMalloc+0x17a>
	__asm volatile
 8004fbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fc2:	f383 8811 	msr	BASEPRI, r3
 8004fc6:	f3bf 8f6f 	isb	sy
 8004fca:	f3bf 8f4f 	dsb	sy
 8004fce:	60fb      	str	r3, [r7, #12]
}
 8004fd0:	bf00      	nop
 8004fd2:	bf00      	nop
 8004fd4:	e7fd      	b.n	8004fd2 <pvPortMalloc+0x176>
	return pvReturn;
 8004fd6:	69fb      	ldr	r3, [r7, #28]
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	3728      	adds	r7, #40	@ 0x28
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	bd80      	pop	{r7, pc}
 8004fe0:	20004af0 	.word	0x20004af0
 8004fe4:	20004b04 	.word	0x20004b04
 8004fe8:	20004af4 	.word	0x20004af4
 8004fec:	20004ae8 	.word	0x20004ae8
 8004ff0:	20004af8 	.word	0x20004af8
 8004ff4:	20004afc 	.word	0x20004afc

08004ff8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b086      	sub	sp, #24
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d04f      	beq.n	80050aa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800500a:	2308      	movs	r3, #8
 800500c:	425b      	negs	r3, r3
 800500e:	697a      	ldr	r2, [r7, #20]
 8005010:	4413      	add	r3, r2
 8005012:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005018:	693b      	ldr	r3, [r7, #16]
 800501a:	685a      	ldr	r2, [r3, #4]
 800501c:	4b25      	ldr	r3, [pc, #148]	@ (80050b4 <vPortFree+0xbc>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4013      	ands	r3, r2
 8005022:	2b00      	cmp	r3, #0
 8005024:	d10b      	bne.n	800503e <vPortFree+0x46>
	__asm volatile
 8005026:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800502a:	f383 8811 	msr	BASEPRI, r3
 800502e:	f3bf 8f6f 	isb	sy
 8005032:	f3bf 8f4f 	dsb	sy
 8005036:	60fb      	str	r3, [r7, #12]
}
 8005038:	bf00      	nop
 800503a:	bf00      	nop
 800503c:	e7fd      	b.n	800503a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800503e:	693b      	ldr	r3, [r7, #16]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d00b      	beq.n	800505e <vPortFree+0x66>
	__asm volatile
 8005046:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800504a:	f383 8811 	msr	BASEPRI, r3
 800504e:	f3bf 8f6f 	isb	sy
 8005052:	f3bf 8f4f 	dsb	sy
 8005056:	60bb      	str	r3, [r7, #8]
}
 8005058:	bf00      	nop
 800505a:	bf00      	nop
 800505c:	e7fd      	b.n	800505a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800505e:	693b      	ldr	r3, [r7, #16]
 8005060:	685a      	ldr	r2, [r3, #4]
 8005062:	4b14      	ldr	r3, [pc, #80]	@ (80050b4 <vPortFree+0xbc>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	4013      	ands	r3, r2
 8005068:	2b00      	cmp	r3, #0
 800506a:	d01e      	beq.n	80050aa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d11a      	bne.n	80050aa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005074:	693b      	ldr	r3, [r7, #16]
 8005076:	685a      	ldr	r2, [r3, #4]
 8005078:	4b0e      	ldr	r3, [pc, #56]	@ (80050b4 <vPortFree+0xbc>)
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	43db      	mvns	r3, r3
 800507e:	401a      	ands	r2, r3
 8005080:	693b      	ldr	r3, [r7, #16]
 8005082:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005084:	f7fe fc66 	bl	8003954 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005088:	693b      	ldr	r3, [r7, #16]
 800508a:	685a      	ldr	r2, [r3, #4]
 800508c:	4b0a      	ldr	r3, [pc, #40]	@ (80050b8 <vPortFree+0xc0>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	4413      	add	r3, r2
 8005092:	4a09      	ldr	r2, [pc, #36]	@ (80050b8 <vPortFree+0xc0>)
 8005094:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005096:	6938      	ldr	r0, [r7, #16]
 8005098:	f000 f874 	bl	8005184 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800509c:	4b07      	ldr	r3, [pc, #28]	@ (80050bc <vPortFree+0xc4>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	3301      	adds	r3, #1
 80050a2:	4a06      	ldr	r2, [pc, #24]	@ (80050bc <vPortFree+0xc4>)
 80050a4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80050a6:	f7fe fc63 	bl	8003970 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80050aa:	bf00      	nop
 80050ac:	3718      	adds	r7, #24
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bd80      	pop	{r7, pc}
 80050b2:	bf00      	nop
 80050b4:	20004b04 	.word	0x20004b04
 80050b8:	20004af4 	.word	0x20004af4
 80050bc:	20004b00 	.word	0x20004b00

080050c0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80050c0:	b480      	push	{r7}
 80050c2:	b085      	sub	sp, #20
 80050c4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80050c6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80050ca:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80050cc:	4b27      	ldr	r3, [pc, #156]	@ (800516c <prvHeapInit+0xac>)
 80050ce:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	f003 0307 	and.w	r3, r3, #7
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d00c      	beq.n	80050f4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	3307      	adds	r3, #7
 80050de:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	f023 0307 	bic.w	r3, r3, #7
 80050e6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80050e8:	68ba      	ldr	r2, [r7, #8]
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	1ad3      	subs	r3, r2, r3
 80050ee:	4a1f      	ldr	r2, [pc, #124]	@ (800516c <prvHeapInit+0xac>)
 80050f0:	4413      	add	r3, r2
 80050f2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80050f8:	4a1d      	ldr	r2, [pc, #116]	@ (8005170 <prvHeapInit+0xb0>)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80050fe:	4b1c      	ldr	r3, [pc, #112]	@ (8005170 <prvHeapInit+0xb0>)
 8005100:	2200      	movs	r2, #0
 8005102:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	68ba      	ldr	r2, [r7, #8]
 8005108:	4413      	add	r3, r2
 800510a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800510c:	2208      	movs	r2, #8
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	1a9b      	subs	r3, r3, r2
 8005112:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	f023 0307 	bic.w	r3, r3, #7
 800511a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	4a15      	ldr	r2, [pc, #84]	@ (8005174 <prvHeapInit+0xb4>)
 8005120:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005122:	4b14      	ldr	r3, [pc, #80]	@ (8005174 <prvHeapInit+0xb4>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	2200      	movs	r2, #0
 8005128:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800512a:	4b12      	ldr	r3, [pc, #72]	@ (8005174 <prvHeapInit+0xb4>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	2200      	movs	r2, #0
 8005130:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	68fa      	ldr	r2, [r7, #12]
 800513a:	1ad2      	subs	r2, r2, r3
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005140:	4b0c      	ldr	r3, [pc, #48]	@ (8005174 <prvHeapInit+0xb4>)
 8005142:	681a      	ldr	r2, [r3, #0]
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	4a0a      	ldr	r2, [pc, #40]	@ (8005178 <prvHeapInit+0xb8>)
 800514e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	4a09      	ldr	r2, [pc, #36]	@ (800517c <prvHeapInit+0xbc>)
 8005156:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005158:	4b09      	ldr	r3, [pc, #36]	@ (8005180 <prvHeapInit+0xc0>)
 800515a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800515e:	601a      	str	r2, [r3, #0]
}
 8005160:	bf00      	nop
 8005162:	3714      	adds	r7, #20
 8005164:	46bd      	mov	sp, r7
 8005166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516a:	4770      	bx	lr
 800516c:	20000ee8 	.word	0x20000ee8
 8005170:	20004ae8 	.word	0x20004ae8
 8005174:	20004af0 	.word	0x20004af0
 8005178:	20004af8 	.word	0x20004af8
 800517c:	20004af4 	.word	0x20004af4
 8005180:	20004b04 	.word	0x20004b04

08005184 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005184:	b480      	push	{r7}
 8005186:	b085      	sub	sp, #20
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800518c:	4b28      	ldr	r3, [pc, #160]	@ (8005230 <prvInsertBlockIntoFreeList+0xac>)
 800518e:	60fb      	str	r3, [r7, #12]
 8005190:	e002      	b.n	8005198 <prvInsertBlockIntoFreeList+0x14>
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	60fb      	str	r3, [r7, #12]
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	687a      	ldr	r2, [r7, #4]
 800519e:	429a      	cmp	r2, r3
 80051a0:	d8f7      	bhi.n	8005192 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	68ba      	ldr	r2, [r7, #8]
 80051ac:	4413      	add	r3, r2
 80051ae:	687a      	ldr	r2, [r7, #4]
 80051b0:	429a      	cmp	r2, r3
 80051b2:	d108      	bne.n	80051c6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	685a      	ldr	r2, [r3, #4]
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	441a      	add	r2, r3
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	68ba      	ldr	r2, [r7, #8]
 80051d0:	441a      	add	r2, r3
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	429a      	cmp	r2, r3
 80051d8:	d118      	bne.n	800520c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681a      	ldr	r2, [r3, #0]
 80051de:	4b15      	ldr	r3, [pc, #84]	@ (8005234 <prvInsertBlockIntoFreeList+0xb0>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	429a      	cmp	r2, r3
 80051e4:	d00d      	beq.n	8005202 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	685a      	ldr	r2, [r3, #4]
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	441a      	add	r2, r3
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	681a      	ldr	r2, [r3, #0]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	601a      	str	r2, [r3, #0]
 8005200:	e008      	b.n	8005214 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005202:	4b0c      	ldr	r3, [pc, #48]	@ (8005234 <prvInsertBlockIntoFreeList+0xb0>)
 8005204:	681a      	ldr	r2, [r3, #0]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	601a      	str	r2, [r3, #0]
 800520a:	e003      	b.n	8005214 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681a      	ldr	r2, [r3, #0]
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005214:	68fa      	ldr	r2, [r7, #12]
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	429a      	cmp	r2, r3
 800521a:	d002      	beq.n	8005222 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	687a      	ldr	r2, [r7, #4]
 8005220:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005222:	bf00      	nop
 8005224:	3714      	adds	r7, #20
 8005226:	46bd      	mov	sp, r7
 8005228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522c:	4770      	bx	lr
 800522e:	bf00      	nop
 8005230:	20004ae8 	.word	0x20004ae8
 8005234:	20004af0 	.word	0x20004af0

08005238 <siprintf>:
 8005238:	b40e      	push	{r1, r2, r3}
 800523a:	b500      	push	{lr}
 800523c:	b09c      	sub	sp, #112	@ 0x70
 800523e:	ab1d      	add	r3, sp, #116	@ 0x74
 8005240:	9002      	str	r0, [sp, #8]
 8005242:	9006      	str	r0, [sp, #24]
 8005244:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005248:	4809      	ldr	r0, [pc, #36]	@ (8005270 <siprintf+0x38>)
 800524a:	9107      	str	r1, [sp, #28]
 800524c:	9104      	str	r1, [sp, #16]
 800524e:	4909      	ldr	r1, [pc, #36]	@ (8005274 <siprintf+0x3c>)
 8005250:	f853 2b04 	ldr.w	r2, [r3], #4
 8005254:	9105      	str	r1, [sp, #20]
 8005256:	6800      	ldr	r0, [r0, #0]
 8005258:	9301      	str	r3, [sp, #4]
 800525a:	a902      	add	r1, sp, #8
 800525c:	f000 f9f8 	bl	8005650 <_svfiprintf_r>
 8005260:	9b02      	ldr	r3, [sp, #8]
 8005262:	2200      	movs	r2, #0
 8005264:	701a      	strb	r2, [r3, #0]
 8005266:	b01c      	add	sp, #112	@ 0x70
 8005268:	f85d eb04 	ldr.w	lr, [sp], #4
 800526c:	b003      	add	sp, #12
 800526e:	4770      	bx	lr
 8005270:	20000010 	.word	0x20000010
 8005274:	ffff0208 	.word	0xffff0208

08005278 <memset>:
 8005278:	4402      	add	r2, r0
 800527a:	4603      	mov	r3, r0
 800527c:	4293      	cmp	r3, r2
 800527e:	d100      	bne.n	8005282 <memset+0xa>
 8005280:	4770      	bx	lr
 8005282:	f803 1b01 	strb.w	r1, [r3], #1
 8005286:	e7f9      	b.n	800527c <memset+0x4>

08005288 <_reclaim_reent>:
 8005288:	4b29      	ldr	r3, [pc, #164]	@ (8005330 <_reclaim_reent+0xa8>)
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4283      	cmp	r3, r0
 800528e:	b570      	push	{r4, r5, r6, lr}
 8005290:	4604      	mov	r4, r0
 8005292:	d04b      	beq.n	800532c <_reclaim_reent+0xa4>
 8005294:	69c3      	ldr	r3, [r0, #28]
 8005296:	b1ab      	cbz	r3, 80052c4 <_reclaim_reent+0x3c>
 8005298:	68db      	ldr	r3, [r3, #12]
 800529a:	b16b      	cbz	r3, 80052b8 <_reclaim_reent+0x30>
 800529c:	2500      	movs	r5, #0
 800529e:	69e3      	ldr	r3, [r4, #28]
 80052a0:	68db      	ldr	r3, [r3, #12]
 80052a2:	5959      	ldr	r1, [r3, r5]
 80052a4:	2900      	cmp	r1, #0
 80052a6:	d13b      	bne.n	8005320 <_reclaim_reent+0x98>
 80052a8:	3504      	adds	r5, #4
 80052aa:	2d80      	cmp	r5, #128	@ 0x80
 80052ac:	d1f7      	bne.n	800529e <_reclaim_reent+0x16>
 80052ae:	69e3      	ldr	r3, [r4, #28]
 80052b0:	4620      	mov	r0, r4
 80052b2:	68d9      	ldr	r1, [r3, #12]
 80052b4:	f000 f878 	bl	80053a8 <_free_r>
 80052b8:	69e3      	ldr	r3, [r4, #28]
 80052ba:	6819      	ldr	r1, [r3, #0]
 80052bc:	b111      	cbz	r1, 80052c4 <_reclaim_reent+0x3c>
 80052be:	4620      	mov	r0, r4
 80052c0:	f000 f872 	bl	80053a8 <_free_r>
 80052c4:	6961      	ldr	r1, [r4, #20]
 80052c6:	b111      	cbz	r1, 80052ce <_reclaim_reent+0x46>
 80052c8:	4620      	mov	r0, r4
 80052ca:	f000 f86d 	bl	80053a8 <_free_r>
 80052ce:	69e1      	ldr	r1, [r4, #28]
 80052d0:	b111      	cbz	r1, 80052d8 <_reclaim_reent+0x50>
 80052d2:	4620      	mov	r0, r4
 80052d4:	f000 f868 	bl	80053a8 <_free_r>
 80052d8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80052da:	b111      	cbz	r1, 80052e2 <_reclaim_reent+0x5a>
 80052dc:	4620      	mov	r0, r4
 80052de:	f000 f863 	bl	80053a8 <_free_r>
 80052e2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80052e4:	b111      	cbz	r1, 80052ec <_reclaim_reent+0x64>
 80052e6:	4620      	mov	r0, r4
 80052e8:	f000 f85e 	bl	80053a8 <_free_r>
 80052ec:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80052ee:	b111      	cbz	r1, 80052f6 <_reclaim_reent+0x6e>
 80052f0:	4620      	mov	r0, r4
 80052f2:	f000 f859 	bl	80053a8 <_free_r>
 80052f6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80052f8:	b111      	cbz	r1, 8005300 <_reclaim_reent+0x78>
 80052fa:	4620      	mov	r0, r4
 80052fc:	f000 f854 	bl	80053a8 <_free_r>
 8005300:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8005302:	b111      	cbz	r1, 800530a <_reclaim_reent+0x82>
 8005304:	4620      	mov	r0, r4
 8005306:	f000 f84f 	bl	80053a8 <_free_r>
 800530a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800530c:	b111      	cbz	r1, 8005314 <_reclaim_reent+0x8c>
 800530e:	4620      	mov	r0, r4
 8005310:	f000 f84a 	bl	80053a8 <_free_r>
 8005314:	6a23      	ldr	r3, [r4, #32]
 8005316:	b14b      	cbz	r3, 800532c <_reclaim_reent+0xa4>
 8005318:	4620      	mov	r0, r4
 800531a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800531e:	4718      	bx	r3
 8005320:	680e      	ldr	r6, [r1, #0]
 8005322:	4620      	mov	r0, r4
 8005324:	f000 f840 	bl	80053a8 <_free_r>
 8005328:	4631      	mov	r1, r6
 800532a:	e7bb      	b.n	80052a4 <_reclaim_reent+0x1c>
 800532c:	bd70      	pop	{r4, r5, r6, pc}
 800532e:	bf00      	nop
 8005330:	20000010 	.word	0x20000010

08005334 <__errno>:
 8005334:	4b01      	ldr	r3, [pc, #4]	@ (800533c <__errno+0x8>)
 8005336:	6818      	ldr	r0, [r3, #0]
 8005338:	4770      	bx	lr
 800533a:	bf00      	nop
 800533c:	20000010 	.word	0x20000010

08005340 <__libc_init_array>:
 8005340:	b570      	push	{r4, r5, r6, lr}
 8005342:	4d0d      	ldr	r5, [pc, #52]	@ (8005378 <__libc_init_array+0x38>)
 8005344:	4c0d      	ldr	r4, [pc, #52]	@ (800537c <__libc_init_array+0x3c>)
 8005346:	1b64      	subs	r4, r4, r5
 8005348:	10a4      	asrs	r4, r4, #2
 800534a:	2600      	movs	r6, #0
 800534c:	42a6      	cmp	r6, r4
 800534e:	d109      	bne.n	8005364 <__libc_init_array+0x24>
 8005350:	4d0b      	ldr	r5, [pc, #44]	@ (8005380 <__libc_init_array+0x40>)
 8005352:	4c0c      	ldr	r4, [pc, #48]	@ (8005384 <__libc_init_array+0x44>)
 8005354:	f000 fc66 	bl	8005c24 <_init>
 8005358:	1b64      	subs	r4, r4, r5
 800535a:	10a4      	asrs	r4, r4, #2
 800535c:	2600      	movs	r6, #0
 800535e:	42a6      	cmp	r6, r4
 8005360:	d105      	bne.n	800536e <__libc_init_array+0x2e>
 8005362:	bd70      	pop	{r4, r5, r6, pc}
 8005364:	f855 3b04 	ldr.w	r3, [r5], #4
 8005368:	4798      	blx	r3
 800536a:	3601      	adds	r6, #1
 800536c:	e7ee      	b.n	800534c <__libc_init_array+0xc>
 800536e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005372:	4798      	blx	r3
 8005374:	3601      	adds	r6, #1
 8005376:	e7f2      	b.n	800535e <__libc_init_array+0x1e>
 8005378:	08005d08 	.word	0x08005d08
 800537c:	08005d08 	.word	0x08005d08
 8005380:	08005d08 	.word	0x08005d08
 8005384:	08005d0c 	.word	0x08005d0c

08005388 <__retarget_lock_acquire_recursive>:
 8005388:	4770      	bx	lr

0800538a <__retarget_lock_release_recursive>:
 800538a:	4770      	bx	lr

0800538c <memcpy>:
 800538c:	440a      	add	r2, r1
 800538e:	4291      	cmp	r1, r2
 8005390:	f100 33ff 	add.w	r3, r0, #4294967295
 8005394:	d100      	bne.n	8005398 <memcpy+0xc>
 8005396:	4770      	bx	lr
 8005398:	b510      	push	{r4, lr}
 800539a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800539e:	f803 4f01 	strb.w	r4, [r3, #1]!
 80053a2:	4291      	cmp	r1, r2
 80053a4:	d1f9      	bne.n	800539a <memcpy+0xe>
 80053a6:	bd10      	pop	{r4, pc}

080053a8 <_free_r>:
 80053a8:	b538      	push	{r3, r4, r5, lr}
 80053aa:	4605      	mov	r5, r0
 80053ac:	2900      	cmp	r1, #0
 80053ae:	d041      	beq.n	8005434 <_free_r+0x8c>
 80053b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80053b4:	1f0c      	subs	r4, r1, #4
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	bfb8      	it	lt
 80053ba:	18e4      	addlt	r4, r4, r3
 80053bc:	f000 f8e0 	bl	8005580 <__malloc_lock>
 80053c0:	4a1d      	ldr	r2, [pc, #116]	@ (8005438 <_free_r+0x90>)
 80053c2:	6813      	ldr	r3, [r2, #0]
 80053c4:	b933      	cbnz	r3, 80053d4 <_free_r+0x2c>
 80053c6:	6063      	str	r3, [r4, #4]
 80053c8:	6014      	str	r4, [r2, #0]
 80053ca:	4628      	mov	r0, r5
 80053cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80053d0:	f000 b8dc 	b.w	800558c <__malloc_unlock>
 80053d4:	42a3      	cmp	r3, r4
 80053d6:	d908      	bls.n	80053ea <_free_r+0x42>
 80053d8:	6820      	ldr	r0, [r4, #0]
 80053da:	1821      	adds	r1, r4, r0
 80053dc:	428b      	cmp	r3, r1
 80053de:	bf01      	itttt	eq
 80053e0:	6819      	ldreq	r1, [r3, #0]
 80053e2:	685b      	ldreq	r3, [r3, #4]
 80053e4:	1809      	addeq	r1, r1, r0
 80053e6:	6021      	streq	r1, [r4, #0]
 80053e8:	e7ed      	b.n	80053c6 <_free_r+0x1e>
 80053ea:	461a      	mov	r2, r3
 80053ec:	685b      	ldr	r3, [r3, #4]
 80053ee:	b10b      	cbz	r3, 80053f4 <_free_r+0x4c>
 80053f0:	42a3      	cmp	r3, r4
 80053f2:	d9fa      	bls.n	80053ea <_free_r+0x42>
 80053f4:	6811      	ldr	r1, [r2, #0]
 80053f6:	1850      	adds	r0, r2, r1
 80053f8:	42a0      	cmp	r0, r4
 80053fa:	d10b      	bne.n	8005414 <_free_r+0x6c>
 80053fc:	6820      	ldr	r0, [r4, #0]
 80053fe:	4401      	add	r1, r0
 8005400:	1850      	adds	r0, r2, r1
 8005402:	4283      	cmp	r3, r0
 8005404:	6011      	str	r1, [r2, #0]
 8005406:	d1e0      	bne.n	80053ca <_free_r+0x22>
 8005408:	6818      	ldr	r0, [r3, #0]
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	6053      	str	r3, [r2, #4]
 800540e:	4408      	add	r0, r1
 8005410:	6010      	str	r0, [r2, #0]
 8005412:	e7da      	b.n	80053ca <_free_r+0x22>
 8005414:	d902      	bls.n	800541c <_free_r+0x74>
 8005416:	230c      	movs	r3, #12
 8005418:	602b      	str	r3, [r5, #0]
 800541a:	e7d6      	b.n	80053ca <_free_r+0x22>
 800541c:	6820      	ldr	r0, [r4, #0]
 800541e:	1821      	adds	r1, r4, r0
 8005420:	428b      	cmp	r3, r1
 8005422:	bf04      	itt	eq
 8005424:	6819      	ldreq	r1, [r3, #0]
 8005426:	685b      	ldreq	r3, [r3, #4]
 8005428:	6063      	str	r3, [r4, #4]
 800542a:	bf04      	itt	eq
 800542c:	1809      	addeq	r1, r1, r0
 800542e:	6021      	streq	r1, [r4, #0]
 8005430:	6054      	str	r4, [r2, #4]
 8005432:	e7ca      	b.n	80053ca <_free_r+0x22>
 8005434:	bd38      	pop	{r3, r4, r5, pc}
 8005436:	bf00      	nop
 8005438:	20004c4c 	.word	0x20004c4c

0800543c <sbrk_aligned>:
 800543c:	b570      	push	{r4, r5, r6, lr}
 800543e:	4e0f      	ldr	r6, [pc, #60]	@ (800547c <sbrk_aligned+0x40>)
 8005440:	460c      	mov	r4, r1
 8005442:	6831      	ldr	r1, [r6, #0]
 8005444:	4605      	mov	r5, r0
 8005446:	b911      	cbnz	r1, 800544e <sbrk_aligned+0x12>
 8005448:	f000 fba6 	bl	8005b98 <_sbrk_r>
 800544c:	6030      	str	r0, [r6, #0]
 800544e:	4621      	mov	r1, r4
 8005450:	4628      	mov	r0, r5
 8005452:	f000 fba1 	bl	8005b98 <_sbrk_r>
 8005456:	1c43      	adds	r3, r0, #1
 8005458:	d103      	bne.n	8005462 <sbrk_aligned+0x26>
 800545a:	f04f 34ff 	mov.w	r4, #4294967295
 800545e:	4620      	mov	r0, r4
 8005460:	bd70      	pop	{r4, r5, r6, pc}
 8005462:	1cc4      	adds	r4, r0, #3
 8005464:	f024 0403 	bic.w	r4, r4, #3
 8005468:	42a0      	cmp	r0, r4
 800546a:	d0f8      	beq.n	800545e <sbrk_aligned+0x22>
 800546c:	1a21      	subs	r1, r4, r0
 800546e:	4628      	mov	r0, r5
 8005470:	f000 fb92 	bl	8005b98 <_sbrk_r>
 8005474:	3001      	adds	r0, #1
 8005476:	d1f2      	bne.n	800545e <sbrk_aligned+0x22>
 8005478:	e7ef      	b.n	800545a <sbrk_aligned+0x1e>
 800547a:	bf00      	nop
 800547c:	20004c48 	.word	0x20004c48

08005480 <_malloc_r>:
 8005480:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005484:	1ccd      	adds	r5, r1, #3
 8005486:	f025 0503 	bic.w	r5, r5, #3
 800548a:	3508      	adds	r5, #8
 800548c:	2d0c      	cmp	r5, #12
 800548e:	bf38      	it	cc
 8005490:	250c      	movcc	r5, #12
 8005492:	2d00      	cmp	r5, #0
 8005494:	4606      	mov	r6, r0
 8005496:	db01      	blt.n	800549c <_malloc_r+0x1c>
 8005498:	42a9      	cmp	r1, r5
 800549a:	d904      	bls.n	80054a6 <_malloc_r+0x26>
 800549c:	230c      	movs	r3, #12
 800549e:	6033      	str	r3, [r6, #0]
 80054a0:	2000      	movs	r0, #0
 80054a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80054a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800557c <_malloc_r+0xfc>
 80054aa:	f000 f869 	bl	8005580 <__malloc_lock>
 80054ae:	f8d8 3000 	ldr.w	r3, [r8]
 80054b2:	461c      	mov	r4, r3
 80054b4:	bb44      	cbnz	r4, 8005508 <_malloc_r+0x88>
 80054b6:	4629      	mov	r1, r5
 80054b8:	4630      	mov	r0, r6
 80054ba:	f7ff ffbf 	bl	800543c <sbrk_aligned>
 80054be:	1c43      	adds	r3, r0, #1
 80054c0:	4604      	mov	r4, r0
 80054c2:	d158      	bne.n	8005576 <_malloc_r+0xf6>
 80054c4:	f8d8 4000 	ldr.w	r4, [r8]
 80054c8:	4627      	mov	r7, r4
 80054ca:	2f00      	cmp	r7, #0
 80054cc:	d143      	bne.n	8005556 <_malloc_r+0xd6>
 80054ce:	2c00      	cmp	r4, #0
 80054d0:	d04b      	beq.n	800556a <_malloc_r+0xea>
 80054d2:	6823      	ldr	r3, [r4, #0]
 80054d4:	4639      	mov	r1, r7
 80054d6:	4630      	mov	r0, r6
 80054d8:	eb04 0903 	add.w	r9, r4, r3
 80054dc:	f000 fb5c 	bl	8005b98 <_sbrk_r>
 80054e0:	4581      	cmp	r9, r0
 80054e2:	d142      	bne.n	800556a <_malloc_r+0xea>
 80054e4:	6821      	ldr	r1, [r4, #0]
 80054e6:	1a6d      	subs	r5, r5, r1
 80054e8:	4629      	mov	r1, r5
 80054ea:	4630      	mov	r0, r6
 80054ec:	f7ff ffa6 	bl	800543c <sbrk_aligned>
 80054f0:	3001      	adds	r0, #1
 80054f2:	d03a      	beq.n	800556a <_malloc_r+0xea>
 80054f4:	6823      	ldr	r3, [r4, #0]
 80054f6:	442b      	add	r3, r5
 80054f8:	6023      	str	r3, [r4, #0]
 80054fa:	f8d8 3000 	ldr.w	r3, [r8]
 80054fe:	685a      	ldr	r2, [r3, #4]
 8005500:	bb62      	cbnz	r2, 800555c <_malloc_r+0xdc>
 8005502:	f8c8 7000 	str.w	r7, [r8]
 8005506:	e00f      	b.n	8005528 <_malloc_r+0xa8>
 8005508:	6822      	ldr	r2, [r4, #0]
 800550a:	1b52      	subs	r2, r2, r5
 800550c:	d420      	bmi.n	8005550 <_malloc_r+0xd0>
 800550e:	2a0b      	cmp	r2, #11
 8005510:	d917      	bls.n	8005542 <_malloc_r+0xc2>
 8005512:	1961      	adds	r1, r4, r5
 8005514:	42a3      	cmp	r3, r4
 8005516:	6025      	str	r5, [r4, #0]
 8005518:	bf18      	it	ne
 800551a:	6059      	strne	r1, [r3, #4]
 800551c:	6863      	ldr	r3, [r4, #4]
 800551e:	bf08      	it	eq
 8005520:	f8c8 1000 	streq.w	r1, [r8]
 8005524:	5162      	str	r2, [r4, r5]
 8005526:	604b      	str	r3, [r1, #4]
 8005528:	4630      	mov	r0, r6
 800552a:	f000 f82f 	bl	800558c <__malloc_unlock>
 800552e:	f104 000b 	add.w	r0, r4, #11
 8005532:	1d23      	adds	r3, r4, #4
 8005534:	f020 0007 	bic.w	r0, r0, #7
 8005538:	1ac2      	subs	r2, r0, r3
 800553a:	bf1c      	itt	ne
 800553c:	1a1b      	subne	r3, r3, r0
 800553e:	50a3      	strne	r3, [r4, r2]
 8005540:	e7af      	b.n	80054a2 <_malloc_r+0x22>
 8005542:	6862      	ldr	r2, [r4, #4]
 8005544:	42a3      	cmp	r3, r4
 8005546:	bf0c      	ite	eq
 8005548:	f8c8 2000 	streq.w	r2, [r8]
 800554c:	605a      	strne	r2, [r3, #4]
 800554e:	e7eb      	b.n	8005528 <_malloc_r+0xa8>
 8005550:	4623      	mov	r3, r4
 8005552:	6864      	ldr	r4, [r4, #4]
 8005554:	e7ae      	b.n	80054b4 <_malloc_r+0x34>
 8005556:	463c      	mov	r4, r7
 8005558:	687f      	ldr	r7, [r7, #4]
 800555a:	e7b6      	b.n	80054ca <_malloc_r+0x4a>
 800555c:	461a      	mov	r2, r3
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	42a3      	cmp	r3, r4
 8005562:	d1fb      	bne.n	800555c <_malloc_r+0xdc>
 8005564:	2300      	movs	r3, #0
 8005566:	6053      	str	r3, [r2, #4]
 8005568:	e7de      	b.n	8005528 <_malloc_r+0xa8>
 800556a:	230c      	movs	r3, #12
 800556c:	6033      	str	r3, [r6, #0]
 800556e:	4630      	mov	r0, r6
 8005570:	f000 f80c 	bl	800558c <__malloc_unlock>
 8005574:	e794      	b.n	80054a0 <_malloc_r+0x20>
 8005576:	6005      	str	r5, [r0, #0]
 8005578:	e7d6      	b.n	8005528 <_malloc_r+0xa8>
 800557a:	bf00      	nop
 800557c:	20004c4c 	.word	0x20004c4c

08005580 <__malloc_lock>:
 8005580:	4801      	ldr	r0, [pc, #4]	@ (8005588 <__malloc_lock+0x8>)
 8005582:	f7ff bf01 	b.w	8005388 <__retarget_lock_acquire_recursive>
 8005586:	bf00      	nop
 8005588:	20004c44 	.word	0x20004c44

0800558c <__malloc_unlock>:
 800558c:	4801      	ldr	r0, [pc, #4]	@ (8005594 <__malloc_unlock+0x8>)
 800558e:	f7ff befc 	b.w	800538a <__retarget_lock_release_recursive>
 8005592:	bf00      	nop
 8005594:	20004c44 	.word	0x20004c44

08005598 <__ssputs_r>:
 8005598:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800559c:	688e      	ldr	r6, [r1, #8]
 800559e:	461f      	mov	r7, r3
 80055a0:	42be      	cmp	r6, r7
 80055a2:	680b      	ldr	r3, [r1, #0]
 80055a4:	4682      	mov	sl, r0
 80055a6:	460c      	mov	r4, r1
 80055a8:	4690      	mov	r8, r2
 80055aa:	d82d      	bhi.n	8005608 <__ssputs_r+0x70>
 80055ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80055b0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80055b4:	d026      	beq.n	8005604 <__ssputs_r+0x6c>
 80055b6:	6965      	ldr	r5, [r4, #20]
 80055b8:	6909      	ldr	r1, [r1, #16]
 80055ba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80055be:	eba3 0901 	sub.w	r9, r3, r1
 80055c2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80055c6:	1c7b      	adds	r3, r7, #1
 80055c8:	444b      	add	r3, r9
 80055ca:	106d      	asrs	r5, r5, #1
 80055cc:	429d      	cmp	r5, r3
 80055ce:	bf38      	it	cc
 80055d0:	461d      	movcc	r5, r3
 80055d2:	0553      	lsls	r3, r2, #21
 80055d4:	d527      	bpl.n	8005626 <__ssputs_r+0x8e>
 80055d6:	4629      	mov	r1, r5
 80055d8:	f7ff ff52 	bl	8005480 <_malloc_r>
 80055dc:	4606      	mov	r6, r0
 80055de:	b360      	cbz	r0, 800563a <__ssputs_r+0xa2>
 80055e0:	6921      	ldr	r1, [r4, #16]
 80055e2:	464a      	mov	r2, r9
 80055e4:	f7ff fed2 	bl	800538c <memcpy>
 80055e8:	89a3      	ldrh	r3, [r4, #12]
 80055ea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80055ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80055f2:	81a3      	strh	r3, [r4, #12]
 80055f4:	6126      	str	r6, [r4, #16]
 80055f6:	6165      	str	r5, [r4, #20]
 80055f8:	444e      	add	r6, r9
 80055fa:	eba5 0509 	sub.w	r5, r5, r9
 80055fe:	6026      	str	r6, [r4, #0]
 8005600:	60a5      	str	r5, [r4, #8]
 8005602:	463e      	mov	r6, r7
 8005604:	42be      	cmp	r6, r7
 8005606:	d900      	bls.n	800560a <__ssputs_r+0x72>
 8005608:	463e      	mov	r6, r7
 800560a:	6820      	ldr	r0, [r4, #0]
 800560c:	4632      	mov	r2, r6
 800560e:	4641      	mov	r1, r8
 8005610:	f000 faa8 	bl	8005b64 <memmove>
 8005614:	68a3      	ldr	r3, [r4, #8]
 8005616:	1b9b      	subs	r3, r3, r6
 8005618:	60a3      	str	r3, [r4, #8]
 800561a:	6823      	ldr	r3, [r4, #0]
 800561c:	4433      	add	r3, r6
 800561e:	6023      	str	r3, [r4, #0]
 8005620:	2000      	movs	r0, #0
 8005622:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005626:	462a      	mov	r2, r5
 8005628:	f000 fac6 	bl	8005bb8 <_realloc_r>
 800562c:	4606      	mov	r6, r0
 800562e:	2800      	cmp	r0, #0
 8005630:	d1e0      	bne.n	80055f4 <__ssputs_r+0x5c>
 8005632:	6921      	ldr	r1, [r4, #16]
 8005634:	4650      	mov	r0, sl
 8005636:	f7ff feb7 	bl	80053a8 <_free_r>
 800563a:	230c      	movs	r3, #12
 800563c:	f8ca 3000 	str.w	r3, [sl]
 8005640:	89a3      	ldrh	r3, [r4, #12]
 8005642:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005646:	81a3      	strh	r3, [r4, #12]
 8005648:	f04f 30ff 	mov.w	r0, #4294967295
 800564c:	e7e9      	b.n	8005622 <__ssputs_r+0x8a>
	...

08005650 <_svfiprintf_r>:
 8005650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005654:	4698      	mov	r8, r3
 8005656:	898b      	ldrh	r3, [r1, #12]
 8005658:	061b      	lsls	r3, r3, #24
 800565a:	b09d      	sub	sp, #116	@ 0x74
 800565c:	4607      	mov	r7, r0
 800565e:	460d      	mov	r5, r1
 8005660:	4614      	mov	r4, r2
 8005662:	d510      	bpl.n	8005686 <_svfiprintf_r+0x36>
 8005664:	690b      	ldr	r3, [r1, #16]
 8005666:	b973      	cbnz	r3, 8005686 <_svfiprintf_r+0x36>
 8005668:	2140      	movs	r1, #64	@ 0x40
 800566a:	f7ff ff09 	bl	8005480 <_malloc_r>
 800566e:	6028      	str	r0, [r5, #0]
 8005670:	6128      	str	r0, [r5, #16]
 8005672:	b930      	cbnz	r0, 8005682 <_svfiprintf_r+0x32>
 8005674:	230c      	movs	r3, #12
 8005676:	603b      	str	r3, [r7, #0]
 8005678:	f04f 30ff 	mov.w	r0, #4294967295
 800567c:	b01d      	add	sp, #116	@ 0x74
 800567e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005682:	2340      	movs	r3, #64	@ 0x40
 8005684:	616b      	str	r3, [r5, #20]
 8005686:	2300      	movs	r3, #0
 8005688:	9309      	str	r3, [sp, #36]	@ 0x24
 800568a:	2320      	movs	r3, #32
 800568c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005690:	f8cd 800c 	str.w	r8, [sp, #12]
 8005694:	2330      	movs	r3, #48	@ 0x30
 8005696:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005834 <_svfiprintf_r+0x1e4>
 800569a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800569e:	f04f 0901 	mov.w	r9, #1
 80056a2:	4623      	mov	r3, r4
 80056a4:	469a      	mov	sl, r3
 80056a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80056aa:	b10a      	cbz	r2, 80056b0 <_svfiprintf_r+0x60>
 80056ac:	2a25      	cmp	r2, #37	@ 0x25
 80056ae:	d1f9      	bne.n	80056a4 <_svfiprintf_r+0x54>
 80056b0:	ebba 0b04 	subs.w	fp, sl, r4
 80056b4:	d00b      	beq.n	80056ce <_svfiprintf_r+0x7e>
 80056b6:	465b      	mov	r3, fp
 80056b8:	4622      	mov	r2, r4
 80056ba:	4629      	mov	r1, r5
 80056bc:	4638      	mov	r0, r7
 80056be:	f7ff ff6b 	bl	8005598 <__ssputs_r>
 80056c2:	3001      	adds	r0, #1
 80056c4:	f000 80a7 	beq.w	8005816 <_svfiprintf_r+0x1c6>
 80056c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80056ca:	445a      	add	r2, fp
 80056cc:	9209      	str	r2, [sp, #36]	@ 0x24
 80056ce:	f89a 3000 	ldrb.w	r3, [sl]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	f000 809f 	beq.w	8005816 <_svfiprintf_r+0x1c6>
 80056d8:	2300      	movs	r3, #0
 80056da:	f04f 32ff 	mov.w	r2, #4294967295
 80056de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80056e2:	f10a 0a01 	add.w	sl, sl, #1
 80056e6:	9304      	str	r3, [sp, #16]
 80056e8:	9307      	str	r3, [sp, #28]
 80056ea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80056ee:	931a      	str	r3, [sp, #104]	@ 0x68
 80056f0:	4654      	mov	r4, sl
 80056f2:	2205      	movs	r2, #5
 80056f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80056f8:	484e      	ldr	r0, [pc, #312]	@ (8005834 <_svfiprintf_r+0x1e4>)
 80056fa:	f7fa fd71 	bl	80001e0 <memchr>
 80056fe:	9a04      	ldr	r2, [sp, #16]
 8005700:	b9d8      	cbnz	r0, 800573a <_svfiprintf_r+0xea>
 8005702:	06d0      	lsls	r0, r2, #27
 8005704:	bf44      	itt	mi
 8005706:	2320      	movmi	r3, #32
 8005708:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800570c:	0711      	lsls	r1, r2, #28
 800570e:	bf44      	itt	mi
 8005710:	232b      	movmi	r3, #43	@ 0x2b
 8005712:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005716:	f89a 3000 	ldrb.w	r3, [sl]
 800571a:	2b2a      	cmp	r3, #42	@ 0x2a
 800571c:	d015      	beq.n	800574a <_svfiprintf_r+0xfa>
 800571e:	9a07      	ldr	r2, [sp, #28]
 8005720:	4654      	mov	r4, sl
 8005722:	2000      	movs	r0, #0
 8005724:	f04f 0c0a 	mov.w	ip, #10
 8005728:	4621      	mov	r1, r4
 800572a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800572e:	3b30      	subs	r3, #48	@ 0x30
 8005730:	2b09      	cmp	r3, #9
 8005732:	d94b      	bls.n	80057cc <_svfiprintf_r+0x17c>
 8005734:	b1b0      	cbz	r0, 8005764 <_svfiprintf_r+0x114>
 8005736:	9207      	str	r2, [sp, #28]
 8005738:	e014      	b.n	8005764 <_svfiprintf_r+0x114>
 800573a:	eba0 0308 	sub.w	r3, r0, r8
 800573e:	fa09 f303 	lsl.w	r3, r9, r3
 8005742:	4313      	orrs	r3, r2
 8005744:	9304      	str	r3, [sp, #16]
 8005746:	46a2      	mov	sl, r4
 8005748:	e7d2      	b.n	80056f0 <_svfiprintf_r+0xa0>
 800574a:	9b03      	ldr	r3, [sp, #12]
 800574c:	1d19      	adds	r1, r3, #4
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	9103      	str	r1, [sp, #12]
 8005752:	2b00      	cmp	r3, #0
 8005754:	bfbb      	ittet	lt
 8005756:	425b      	neglt	r3, r3
 8005758:	f042 0202 	orrlt.w	r2, r2, #2
 800575c:	9307      	strge	r3, [sp, #28]
 800575e:	9307      	strlt	r3, [sp, #28]
 8005760:	bfb8      	it	lt
 8005762:	9204      	strlt	r2, [sp, #16]
 8005764:	7823      	ldrb	r3, [r4, #0]
 8005766:	2b2e      	cmp	r3, #46	@ 0x2e
 8005768:	d10a      	bne.n	8005780 <_svfiprintf_r+0x130>
 800576a:	7863      	ldrb	r3, [r4, #1]
 800576c:	2b2a      	cmp	r3, #42	@ 0x2a
 800576e:	d132      	bne.n	80057d6 <_svfiprintf_r+0x186>
 8005770:	9b03      	ldr	r3, [sp, #12]
 8005772:	1d1a      	adds	r2, r3, #4
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	9203      	str	r2, [sp, #12]
 8005778:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800577c:	3402      	adds	r4, #2
 800577e:	9305      	str	r3, [sp, #20]
 8005780:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005844 <_svfiprintf_r+0x1f4>
 8005784:	7821      	ldrb	r1, [r4, #0]
 8005786:	2203      	movs	r2, #3
 8005788:	4650      	mov	r0, sl
 800578a:	f7fa fd29 	bl	80001e0 <memchr>
 800578e:	b138      	cbz	r0, 80057a0 <_svfiprintf_r+0x150>
 8005790:	9b04      	ldr	r3, [sp, #16]
 8005792:	eba0 000a 	sub.w	r0, r0, sl
 8005796:	2240      	movs	r2, #64	@ 0x40
 8005798:	4082      	lsls	r2, r0
 800579a:	4313      	orrs	r3, r2
 800579c:	3401      	adds	r4, #1
 800579e:	9304      	str	r3, [sp, #16]
 80057a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057a4:	4824      	ldr	r0, [pc, #144]	@ (8005838 <_svfiprintf_r+0x1e8>)
 80057a6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80057aa:	2206      	movs	r2, #6
 80057ac:	f7fa fd18 	bl	80001e0 <memchr>
 80057b0:	2800      	cmp	r0, #0
 80057b2:	d036      	beq.n	8005822 <_svfiprintf_r+0x1d2>
 80057b4:	4b21      	ldr	r3, [pc, #132]	@ (800583c <_svfiprintf_r+0x1ec>)
 80057b6:	bb1b      	cbnz	r3, 8005800 <_svfiprintf_r+0x1b0>
 80057b8:	9b03      	ldr	r3, [sp, #12]
 80057ba:	3307      	adds	r3, #7
 80057bc:	f023 0307 	bic.w	r3, r3, #7
 80057c0:	3308      	adds	r3, #8
 80057c2:	9303      	str	r3, [sp, #12]
 80057c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057c6:	4433      	add	r3, r6
 80057c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80057ca:	e76a      	b.n	80056a2 <_svfiprintf_r+0x52>
 80057cc:	fb0c 3202 	mla	r2, ip, r2, r3
 80057d0:	460c      	mov	r4, r1
 80057d2:	2001      	movs	r0, #1
 80057d4:	e7a8      	b.n	8005728 <_svfiprintf_r+0xd8>
 80057d6:	2300      	movs	r3, #0
 80057d8:	3401      	adds	r4, #1
 80057da:	9305      	str	r3, [sp, #20]
 80057dc:	4619      	mov	r1, r3
 80057de:	f04f 0c0a 	mov.w	ip, #10
 80057e2:	4620      	mov	r0, r4
 80057e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80057e8:	3a30      	subs	r2, #48	@ 0x30
 80057ea:	2a09      	cmp	r2, #9
 80057ec:	d903      	bls.n	80057f6 <_svfiprintf_r+0x1a6>
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d0c6      	beq.n	8005780 <_svfiprintf_r+0x130>
 80057f2:	9105      	str	r1, [sp, #20]
 80057f4:	e7c4      	b.n	8005780 <_svfiprintf_r+0x130>
 80057f6:	fb0c 2101 	mla	r1, ip, r1, r2
 80057fa:	4604      	mov	r4, r0
 80057fc:	2301      	movs	r3, #1
 80057fe:	e7f0      	b.n	80057e2 <_svfiprintf_r+0x192>
 8005800:	ab03      	add	r3, sp, #12
 8005802:	9300      	str	r3, [sp, #0]
 8005804:	462a      	mov	r2, r5
 8005806:	4b0e      	ldr	r3, [pc, #56]	@ (8005840 <_svfiprintf_r+0x1f0>)
 8005808:	a904      	add	r1, sp, #16
 800580a:	4638      	mov	r0, r7
 800580c:	f3af 8000 	nop.w
 8005810:	1c42      	adds	r2, r0, #1
 8005812:	4606      	mov	r6, r0
 8005814:	d1d6      	bne.n	80057c4 <_svfiprintf_r+0x174>
 8005816:	89ab      	ldrh	r3, [r5, #12]
 8005818:	065b      	lsls	r3, r3, #25
 800581a:	f53f af2d 	bmi.w	8005678 <_svfiprintf_r+0x28>
 800581e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005820:	e72c      	b.n	800567c <_svfiprintf_r+0x2c>
 8005822:	ab03      	add	r3, sp, #12
 8005824:	9300      	str	r3, [sp, #0]
 8005826:	462a      	mov	r2, r5
 8005828:	4b05      	ldr	r3, [pc, #20]	@ (8005840 <_svfiprintf_r+0x1f0>)
 800582a:	a904      	add	r1, sp, #16
 800582c:	4638      	mov	r0, r7
 800582e:	f000 f879 	bl	8005924 <_printf_i>
 8005832:	e7ed      	b.n	8005810 <_svfiprintf_r+0x1c0>
 8005834:	08005ccc 	.word	0x08005ccc
 8005838:	08005cd6 	.word	0x08005cd6
 800583c:	00000000 	.word	0x00000000
 8005840:	08005599 	.word	0x08005599
 8005844:	08005cd2 	.word	0x08005cd2

08005848 <_printf_common>:
 8005848:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800584c:	4616      	mov	r6, r2
 800584e:	4698      	mov	r8, r3
 8005850:	688a      	ldr	r2, [r1, #8]
 8005852:	690b      	ldr	r3, [r1, #16]
 8005854:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005858:	4293      	cmp	r3, r2
 800585a:	bfb8      	it	lt
 800585c:	4613      	movlt	r3, r2
 800585e:	6033      	str	r3, [r6, #0]
 8005860:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005864:	4607      	mov	r7, r0
 8005866:	460c      	mov	r4, r1
 8005868:	b10a      	cbz	r2, 800586e <_printf_common+0x26>
 800586a:	3301      	adds	r3, #1
 800586c:	6033      	str	r3, [r6, #0]
 800586e:	6823      	ldr	r3, [r4, #0]
 8005870:	0699      	lsls	r1, r3, #26
 8005872:	bf42      	ittt	mi
 8005874:	6833      	ldrmi	r3, [r6, #0]
 8005876:	3302      	addmi	r3, #2
 8005878:	6033      	strmi	r3, [r6, #0]
 800587a:	6825      	ldr	r5, [r4, #0]
 800587c:	f015 0506 	ands.w	r5, r5, #6
 8005880:	d106      	bne.n	8005890 <_printf_common+0x48>
 8005882:	f104 0a19 	add.w	sl, r4, #25
 8005886:	68e3      	ldr	r3, [r4, #12]
 8005888:	6832      	ldr	r2, [r6, #0]
 800588a:	1a9b      	subs	r3, r3, r2
 800588c:	42ab      	cmp	r3, r5
 800588e:	dc26      	bgt.n	80058de <_printf_common+0x96>
 8005890:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005894:	6822      	ldr	r2, [r4, #0]
 8005896:	3b00      	subs	r3, #0
 8005898:	bf18      	it	ne
 800589a:	2301      	movne	r3, #1
 800589c:	0692      	lsls	r2, r2, #26
 800589e:	d42b      	bmi.n	80058f8 <_printf_common+0xb0>
 80058a0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80058a4:	4641      	mov	r1, r8
 80058a6:	4638      	mov	r0, r7
 80058a8:	47c8      	blx	r9
 80058aa:	3001      	adds	r0, #1
 80058ac:	d01e      	beq.n	80058ec <_printf_common+0xa4>
 80058ae:	6823      	ldr	r3, [r4, #0]
 80058b0:	6922      	ldr	r2, [r4, #16]
 80058b2:	f003 0306 	and.w	r3, r3, #6
 80058b6:	2b04      	cmp	r3, #4
 80058b8:	bf02      	ittt	eq
 80058ba:	68e5      	ldreq	r5, [r4, #12]
 80058bc:	6833      	ldreq	r3, [r6, #0]
 80058be:	1aed      	subeq	r5, r5, r3
 80058c0:	68a3      	ldr	r3, [r4, #8]
 80058c2:	bf0c      	ite	eq
 80058c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80058c8:	2500      	movne	r5, #0
 80058ca:	4293      	cmp	r3, r2
 80058cc:	bfc4      	itt	gt
 80058ce:	1a9b      	subgt	r3, r3, r2
 80058d0:	18ed      	addgt	r5, r5, r3
 80058d2:	2600      	movs	r6, #0
 80058d4:	341a      	adds	r4, #26
 80058d6:	42b5      	cmp	r5, r6
 80058d8:	d11a      	bne.n	8005910 <_printf_common+0xc8>
 80058da:	2000      	movs	r0, #0
 80058dc:	e008      	b.n	80058f0 <_printf_common+0xa8>
 80058de:	2301      	movs	r3, #1
 80058e0:	4652      	mov	r2, sl
 80058e2:	4641      	mov	r1, r8
 80058e4:	4638      	mov	r0, r7
 80058e6:	47c8      	blx	r9
 80058e8:	3001      	adds	r0, #1
 80058ea:	d103      	bne.n	80058f4 <_printf_common+0xac>
 80058ec:	f04f 30ff 	mov.w	r0, #4294967295
 80058f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058f4:	3501      	adds	r5, #1
 80058f6:	e7c6      	b.n	8005886 <_printf_common+0x3e>
 80058f8:	18e1      	adds	r1, r4, r3
 80058fa:	1c5a      	adds	r2, r3, #1
 80058fc:	2030      	movs	r0, #48	@ 0x30
 80058fe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005902:	4422      	add	r2, r4
 8005904:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005908:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800590c:	3302      	adds	r3, #2
 800590e:	e7c7      	b.n	80058a0 <_printf_common+0x58>
 8005910:	2301      	movs	r3, #1
 8005912:	4622      	mov	r2, r4
 8005914:	4641      	mov	r1, r8
 8005916:	4638      	mov	r0, r7
 8005918:	47c8      	blx	r9
 800591a:	3001      	adds	r0, #1
 800591c:	d0e6      	beq.n	80058ec <_printf_common+0xa4>
 800591e:	3601      	adds	r6, #1
 8005920:	e7d9      	b.n	80058d6 <_printf_common+0x8e>
	...

08005924 <_printf_i>:
 8005924:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005928:	7e0f      	ldrb	r7, [r1, #24]
 800592a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800592c:	2f78      	cmp	r7, #120	@ 0x78
 800592e:	4691      	mov	r9, r2
 8005930:	4680      	mov	r8, r0
 8005932:	460c      	mov	r4, r1
 8005934:	469a      	mov	sl, r3
 8005936:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800593a:	d807      	bhi.n	800594c <_printf_i+0x28>
 800593c:	2f62      	cmp	r7, #98	@ 0x62
 800593e:	d80a      	bhi.n	8005956 <_printf_i+0x32>
 8005940:	2f00      	cmp	r7, #0
 8005942:	f000 80d2 	beq.w	8005aea <_printf_i+0x1c6>
 8005946:	2f58      	cmp	r7, #88	@ 0x58
 8005948:	f000 80b9 	beq.w	8005abe <_printf_i+0x19a>
 800594c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005950:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005954:	e03a      	b.n	80059cc <_printf_i+0xa8>
 8005956:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800595a:	2b15      	cmp	r3, #21
 800595c:	d8f6      	bhi.n	800594c <_printf_i+0x28>
 800595e:	a101      	add	r1, pc, #4	@ (adr r1, 8005964 <_printf_i+0x40>)
 8005960:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005964:	080059bd 	.word	0x080059bd
 8005968:	080059d1 	.word	0x080059d1
 800596c:	0800594d 	.word	0x0800594d
 8005970:	0800594d 	.word	0x0800594d
 8005974:	0800594d 	.word	0x0800594d
 8005978:	0800594d 	.word	0x0800594d
 800597c:	080059d1 	.word	0x080059d1
 8005980:	0800594d 	.word	0x0800594d
 8005984:	0800594d 	.word	0x0800594d
 8005988:	0800594d 	.word	0x0800594d
 800598c:	0800594d 	.word	0x0800594d
 8005990:	08005ad1 	.word	0x08005ad1
 8005994:	080059fb 	.word	0x080059fb
 8005998:	08005a8b 	.word	0x08005a8b
 800599c:	0800594d 	.word	0x0800594d
 80059a0:	0800594d 	.word	0x0800594d
 80059a4:	08005af3 	.word	0x08005af3
 80059a8:	0800594d 	.word	0x0800594d
 80059ac:	080059fb 	.word	0x080059fb
 80059b0:	0800594d 	.word	0x0800594d
 80059b4:	0800594d 	.word	0x0800594d
 80059b8:	08005a93 	.word	0x08005a93
 80059bc:	6833      	ldr	r3, [r6, #0]
 80059be:	1d1a      	adds	r2, r3, #4
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	6032      	str	r2, [r6, #0]
 80059c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80059c8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80059cc:	2301      	movs	r3, #1
 80059ce:	e09d      	b.n	8005b0c <_printf_i+0x1e8>
 80059d0:	6833      	ldr	r3, [r6, #0]
 80059d2:	6820      	ldr	r0, [r4, #0]
 80059d4:	1d19      	adds	r1, r3, #4
 80059d6:	6031      	str	r1, [r6, #0]
 80059d8:	0606      	lsls	r6, r0, #24
 80059da:	d501      	bpl.n	80059e0 <_printf_i+0xbc>
 80059dc:	681d      	ldr	r5, [r3, #0]
 80059de:	e003      	b.n	80059e8 <_printf_i+0xc4>
 80059e0:	0645      	lsls	r5, r0, #25
 80059e2:	d5fb      	bpl.n	80059dc <_printf_i+0xb8>
 80059e4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80059e8:	2d00      	cmp	r5, #0
 80059ea:	da03      	bge.n	80059f4 <_printf_i+0xd0>
 80059ec:	232d      	movs	r3, #45	@ 0x2d
 80059ee:	426d      	negs	r5, r5
 80059f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80059f4:	4859      	ldr	r0, [pc, #356]	@ (8005b5c <_printf_i+0x238>)
 80059f6:	230a      	movs	r3, #10
 80059f8:	e011      	b.n	8005a1e <_printf_i+0xfa>
 80059fa:	6821      	ldr	r1, [r4, #0]
 80059fc:	6833      	ldr	r3, [r6, #0]
 80059fe:	0608      	lsls	r0, r1, #24
 8005a00:	f853 5b04 	ldr.w	r5, [r3], #4
 8005a04:	d402      	bmi.n	8005a0c <_printf_i+0xe8>
 8005a06:	0649      	lsls	r1, r1, #25
 8005a08:	bf48      	it	mi
 8005a0a:	b2ad      	uxthmi	r5, r5
 8005a0c:	2f6f      	cmp	r7, #111	@ 0x6f
 8005a0e:	4853      	ldr	r0, [pc, #332]	@ (8005b5c <_printf_i+0x238>)
 8005a10:	6033      	str	r3, [r6, #0]
 8005a12:	bf14      	ite	ne
 8005a14:	230a      	movne	r3, #10
 8005a16:	2308      	moveq	r3, #8
 8005a18:	2100      	movs	r1, #0
 8005a1a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005a1e:	6866      	ldr	r6, [r4, #4]
 8005a20:	60a6      	str	r6, [r4, #8]
 8005a22:	2e00      	cmp	r6, #0
 8005a24:	bfa2      	ittt	ge
 8005a26:	6821      	ldrge	r1, [r4, #0]
 8005a28:	f021 0104 	bicge.w	r1, r1, #4
 8005a2c:	6021      	strge	r1, [r4, #0]
 8005a2e:	b90d      	cbnz	r5, 8005a34 <_printf_i+0x110>
 8005a30:	2e00      	cmp	r6, #0
 8005a32:	d04b      	beq.n	8005acc <_printf_i+0x1a8>
 8005a34:	4616      	mov	r6, r2
 8005a36:	fbb5 f1f3 	udiv	r1, r5, r3
 8005a3a:	fb03 5711 	mls	r7, r3, r1, r5
 8005a3e:	5dc7      	ldrb	r7, [r0, r7]
 8005a40:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005a44:	462f      	mov	r7, r5
 8005a46:	42bb      	cmp	r3, r7
 8005a48:	460d      	mov	r5, r1
 8005a4a:	d9f4      	bls.n	8005a36 <_printf_i+0x112>
 8005a4c:	2b08      	cmp	r3, #8
 8005a4e:	d10b      	bne.n	8005a68 <_printf_i+0x144>
 8005a50:	6823      	ldr	r3, [r4, #0]
 8005a52:	07df      	lsls	r7, r3, #31
 8005a54:	d508      	bpl.n	8005a68 <_printf_i+0x144>
 8005a56:	6923      	ldr	r3, [r4, #16]
 8005a58:	6861      	ldr	r1, [r4, #4]
 8005a5a:	4299      	cmp	r1, r3
 8005a5c:	bfde      	ittt	le
 8005a5e:	2330      	movle	r3, #48	@ 0x30
 8005a60:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005a64:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005a68:	1b92      	subs	r2, r2, r6
 8005a6a:	6122      	str	r2, [r4, #16]
 8005a6c:	f8cd a000 	str.w	sl, [sp]
 8005a70:	464b      	mov	r3, r9
 8005a72:	aa03      	add	r2, sp, #12
 8005a74:	4621      	mov	r1, r4
 8005a76:	4640      	mov	r0, r8
 8005a78:	f7ff fee6 	bl	8005848 <_printf_common>
 8005a7c:	3001      	adds	r0, #1
 8005a7e:	d14a      	bne.n	8005b16 <_printf_i+0x1f2>
 8005a80:	f04f 30ff 	mov.w	r0, #4294967295
 8005a84:	b004      	add	sp, #16
 8005a86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a8a:	6823      	ldr	r3, [r4, #0]
 8005a8c:	f043 0320 	orr.w	r3, r3, #32
 8005a90:	6023      	str	r3, [r4, #0]
 8005a92:	4833      	ldr	r0, [pc, #204]	@ (8005b60 <_printf_i+0x23c>)
 8005a94:	2778      	movs	r7, #120	@ 0x78
 8005a96:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005a9a:	6823      	ldr	r3, [r4, #0]
 8005a9c:	6831      	ldr	r1, [r6, #0]
 8005a9e:	061f      	lsls	r7, r3, #24
 8005aa0:	f851 5b04 	ldr.w	r5, [r1], #4
 8005aa4:	d402      	bmi.n	8005aac <_printf_i+0x188>
 8005aa6:	065f      	lsls	r7, r3, #25
 8005aa8:	bf48      	it	mi
 8005aaa:	b2ad      	uxthmi	r5, r5
 8005aac:	6031      	str	r1, [r6, #0]
 8005aae:	07d9      	lsls	r1, r3, #31
 8005ab0:	bf44      	itt	mi
 8005ab2:	f043 0320 	orrmi.w	r3, r3, #32
 8005ab6:	6023      	strmi	r3, [r4, #0]
 8005ab8:	b11d      	cbz	r5, 8005ac2 <_printf_i+0x19e>
 8005aba:	2310      	movs	r3, #16
 8005abc:	e7ac      	b.n	8005a18 <_printf_i+0xf4>
 8005abe:	4827      	ldr	r0, [pc, #156]	@ (8005b5c <_printf_i+0x238>)
 8005ac0:	e7e9      	b.n	8005a96 <_printf_i+0x172>
 8005ac2:	6823      	ldr	r3, [r4, #0]
 8005ac4:	f023 0320 	bic.w	r3, r3, #32
 8005ac8:	6023      	str	r3, [r4, #0]
 8005aca:	e7f6      	b.n	8005aba <_printf_i+0x196>
 8005acc:	4616      	mov	r6, r2
 8005ace:	e7bd      	b.n	8005a4c <_printf_i+0x128>
 8005ad0:	6833      	ldr	r3, [r6, #0]
 8005ad2:	6825      	ldr	r5, [r4, #0]
 8005ad4:	6961      	ldr	r1, [r4, #20]
 8005ad6:	1d18      	adds	r0, r3, #4
 8005ad8:	6030      	str	r0, [r6, #0]
 8005ada:	062e      	lsls	r6, r5, #24
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	d501      	bpl.n	8005ae4 <_printf_i+0x1c0>
 8005ae0:	6019      	str	r1, [r3, #0]
 8005ae2:	e002      	b.n	8005aea <_printf_i+0x1c6>
 8005ae4:	0668      	lsls	r0, r5, #25
 8005ae6:	d5fb      	bpl.n	8005ae0 <_printf_i+0x1bc>
 8005ae8:	8019      	strh	r1, [r3, #0]
 8005aea:	2300      	movs	r3, #0
 8005aec:	6123      	str	r3, [r4, #16]
 8005aee:	4616      	mov	r6, r2
 8005af0:	e7bc      	b.n	8005a6c <_printf_i+0x148>
 8005af2:	6833      	ldr	r3, [r6, #0]
 8005af4:	1d1a      	adds	r2, r3, #4
 8005af6:	6032      	str	r2, [r6, #0]
 8005af8:	681e      	ldr	r6, [r3, #0]
 8005afa:	6862      	ldr	r2, [r4, #4]
 8005afc:	2100      	movs	r1, #0
 8005afe:	4630      	mov	r0, r6
 8005b00:	f7fa fb6e 	bl	80001e0 <memchr>
 8005b04:	b108      	cbz	r0, 8005b0a <_printf_i+0x1e6>
 8005b06:	1b80      	subs	r0, r0, r6
 8005b08:	6060      	str	r0, [r4, #4]
 8005b0a:	6863      	ldr	r3, [r4, #4]
 8005b0c:	6123      	str	r3, [r4, #16]
 8005b0e:	2300      	movs	r3, #0
 8005b10:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b14:	e7aa      	b.n	8005a6c <_printf_i+0x148>
 8005b16:	6923      	ldr	r3, [r4, #16]
 8005b18:	4632      	mov	r2, r6
 8005b1a:	4649      	mov	r1, r9
 8005b1c:	4640      	mov	r0, r8
 8005b1e:	47d0      	blx	sl
 8005b20:	3001      	adds	r0, #1
 8005b22:	d0ad      	beq.n	8005a80 <_printf_i+0x15c>
 8005b24:	6823      	ldr	r3, [r4, #0]
 8005b26:	079b      	lsls	r3, r3, #30
 8005b28:	d413      	bmi.n	8005b52 <_printf_i+0x22e>
 8005b2a:	68e0      	ldr	r0, [r4, #12]
 8005b2c:	9b03      	ldr	r3, [sp, #12]
 8005b2e:	4298      	cmp	r0, r3
 8005b30:	bfb8      	it	lt
 8005b32:	4618      	movlt	r0, r3
 8005b34:	e7a6      	b.n	8005a84 <_printf_i+0x160>
 8005b36:	2301      	movs	r3, #1
 8005b38:	4632      	mov	r2, r6
 8005b3a:	4649      	mov	r1, r9
 8005b3c:	4640      	mov	r0, r8
 8005b3e:	47d0      	blx	sl
 8005b40:	3001      	adds	r0, #1
 8005b42:	d09d      	beq.n	8005a80 <_printf_i+0x15c>
 8005b44:	3501      	adds	r5, #1
 8005b46:	68e3      	ldr	r3, [r4, #12]
 8005b48:	9903      	ldr	r1, [sp, #12]
 8005b4a:	1a5b      	subs	r3, r3, r1
 8005b4c:	42ab      	cmp	r3, r5
 8005b4e:	dcf2      	bgt.n	8005b36 <_printf_i+0x212>
 8005b50:	e7eb      	b.n	8005b2a <_printf_i+0x206>
 8005b52:	2500      	movs	r5, #0
 8005b54:	f104 0619 	add.w	r6, r4, #25
 8005b58:	e7f5      	b.n	8005b46 <_printf_i+0x222>
 8005b5a:	bf00      	nop
 8005b5c:	08005cdd 	.word	0x08005cdd
 8005b60:	08005cee 	.word	0x08005cee

08005b64 <memmove>:
 8005b64:	4288      	cmp	r0, r1
 8005b66:	b510      	push	{r4, lr}
 8005b68:	eb01 0402 	add.w	r4, r1, r2
 8005b6c:	d902      	bls.n	8005b74 <memmove+0x10>
 8005b6e:	4284      	cmp	r4, r0
 8005b70:	4623      	mov	r3, r4
 8005b72:	d807      	bhi.n	8005b84 <memmove+0x20>
 8005b74:	1e43      	subs	r3, r0, #1
 8005b76:	42a1      	cmp	r1, r4
 8005b78:	d008      	beq.n	8005b8c <memmove+0x28>
 8005b7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005b7e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005b82:	e7f8      	b.n	8005b76 <memmove+0x12>
 8005b84:	4402      	add	r2, r0
 8005b86:	4601      	mov	r1, r0
 8005b88:	428a      	cmp	r2, r1
 8005b8a:	d100      	bne.n	8005b8e <memmove+0x2a>
 8005b8c:	bd10      	pop	{r4, pc}
 8005b8e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005b92:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005b96:	e7f7      	b.n	8005b88 <memmove+0x24>

08005b98 <_sbrk_r>:
 8005b98:	b538      	push	{r3, r4, r5, lr}
 8005b9a:	4d06      	ldr	r5, [pc, #24]	@ (8005bb4 <_sbrk_r+0x1c>)
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	4604      	mov	r4, r0
 8005ba0:	4608      	mov	r0, r1
 8005ba2:	602b      	str	r3, [r5, #0]
 8005ba4:	f7fa ff38 	bl	8000a18 <_sbrk>
 8005ba8:	1c43      	adds	r3, r0, #1
 8005baa:	d102      	bne.n	8005bb2 <_sbrk_r+0x1a>
 8005bac:	682b      	ldr	r3, [r5, #0]
 8005bae:	b103      	cbz	r3, 8005bb2 <_sbrk_r+0x1a>
 8005bb0:	6023      	str	r3, [r4, #0]
 8005bb2:	bd38      	pop	{r3, r4, r5, pc}
 8005bb4:	20004c40 	.word	0x20004c40

08005bb8 <_realloc_r>:
 8005bb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bbc:	4680      	mov	r8, r0
 8005bbe:	4615      	mov	r5, r2
 8005bc0:	460c      	mov	r4, r1
 8005bc2:	b921      	cbnz	r1, 8005bce <_realloc_r+0x16>
 8005bc4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005bc8:	4611      	mov	r1, r2
 8005bca:	f7ff bc59 	b.w	8005480 <_malloc_r>
 8005bce:	b92a      	cbnz	r2, 8005bdc <_realloc_r+0x24>
 8005bd0:	f7ff fbea 	bl	80053a8 <_free_r>
 8005bd4:	2400      	movs	r4, #0
 8005bd6:	4620      	mov	r0, r4
 8005bd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005bdc:	f000 f81a 	bl	8005c14 <_malloc_usable_size_r>
 8005be0:	4285      	cmp	r5, r0
 8005be2:	4606      	mov	r6, r0
 8005be4:	d802      	bhi.n	8005bec <_realloc_r+0x34>
 8005be6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8005bea:	d8f4      	bhi.n	8005bd6 <_realloc_r+0x1e>
 8005bec:	4629      	mov	r1, r5
 8005bee:	4640      	mov	r0, r8
 8005bf0:	f7ff fc46 	bl	8005480 <_malloc_r>
 8005bf4:	4607      	mov	r7, r0
 8005bf6:	2800      	cmp	r0, #0
 8005bf8:	d0ec      	beq.n	8005bd4 <_realloc_r+0x1c>
 8005bfa:	42b5      	cmp	r5, r6
 8005bfc:	462a      	mov	r2, r5
 8005bfe:	4621      	mov	r1, r4
 8005c00:	bf28      	it	cs
 8005c02:	4632      	movcs	r2, r6
 8005c04:	f7ff fbc2 	bl	800538c <memcpy>
 8005c08:	4621      	mov	r1, r4
 8005c0a:	4640      	mov	r0, r8
 8005c0c:	f7ff fbcc 	bl	80053a8 <_free_r>
 8005c10:	463c      	mov	r4, r7
 8005c12:	e7e0      	b.n	8005bd6 <_realloc_r+0x1e>

08005c14 <_malloc_usable_size_r>:
 8005c14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c18:	1f18      	subs	r0, r3, #4
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	bfbc      	itt	lt
 8005c1e:	580b      	ldrlt	r3, [r1, r0]
 8005c20:	18c0      	addlt	r0, r0, r3
 8005c22:	4770      	bx	lr

08005c24 <_init>:
 8005c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c26:	bf00      	nop
 8005c28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c2a:	bc08      	pop	{r3}
 8005c2c:	469e      	mov	lr, r3
 8005c2e:	4770      	bx	lr

08005c30 <_fini>:
 8005c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c32:	bf00      	nop
 8005c34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c36:	bc08      	pop	{r3}
 8005c38:	469e      	mov	lr, r3
 8005c3a:	4770      	bx	lr
