Release 12.3 - xst M.70d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: mem_ctl_mt45w8mw16.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mem_ctl_mt45w8mw16.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mem_ctl_mt45w8mw16"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : mem_ctl_mt45w8mw16
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/mem_ctl_mt45w8mw16bgx/mem_ctl_mt45w8mw16.vhd" in Library work.
Architecture arch of Entity mem_ctl_mt45w8mw16 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <mem_ctl_mt45w8mw16> in library <work> (architecture <arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <mem_ctl_mt45w8mw16> in library <work> (Architecture <arch>).
Entity <mem_ctl_mt45w8mw16> analyzed. Unit <mem_ctl_mt45w8mw16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mem_ctl_mt45w8mw16>.
    Related source file is "C:/Documents and Settings/mem_ctl_mt45w8mw16bgx/mem_ctl_mt45w8mw16.vhd".
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit tristate buffer for signal <dio>.
    Found 23-bit register for signal <addr_reg>.
    Found 1-bit register for signal <adv_reg>.
    Found 16-bit register for signal <data_f2s_reg>.
    Found 16-bit register for signal <data_s2f_reg>.
    Found 1-bit register for signal <oe_reg>.
    Found 1-bit register for signal <tri_reg>.
    Found 1-bit register for signal <we_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  59 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <mem_ctl_mt45w8mw16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 7
 1-bit register                                        : 4
 16-bit register                                       : 2
 23-bit register                                       : 1
# Tristates                                            : 1
 16-bit tristate buffer                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state_reg/FSM> on signal <state_reg[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 idle  | 000000001
 rd1   | 000000100
 rd2   | 000001000
 rd3   | 000010000
 rd4   | 000100000
 wr1   | 000000010
 wr2   | 001000000
 wr3   | 010000000
 wr4   | 100000000
--------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Registers                                            : 59
 Flip-Flops                                            : 59

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mem_ctl_mt45w8mw16> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mem_ctl_mt45w8mw16, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 68
 Flip-Flops                                            : 68

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : mem_ctl_mt45w8mw16.ngr
Top Level Output File Name         : mem_ctl_mt45w8mw16
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 122

Cell Usage :
# BELS                             : 12
#      GND                         : 1
#      LUT2                        : 2
#      LUT3                        : 2
#      LUT4                        : 6
#      LUT4_L                      : 1
# FlipFlops/Latches                : 68
#      FDC                         : 8
#      FDCE                        : 55
#      FDP                         : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 121
#      IBUF                        : 42
#      IOBUF                       : 16
#      OBUF                        : 63
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       39  out of   4656     0%  
 Number of Slice Flip Flops:             68  out of   9312     0%  
 Number of 4 input LUTs:                 11  out of   9312     0%  
 Number of IOs:                         122
 Number of bonded IOBs:                 122  out of    232    52%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 68    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 68    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.404ns (Maximum Frequency: 293.746MHz)
   Minimum input arrival time before clock: 3.976ns
   Maximum output required time after clock: 4.562ns
   Maximum combinational path delay: 4.655ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.404ns (frequency: 293.746MHz)
  Total number of paths / destination ports: 89 / 68
-------------------------------------------------------------------------
Delay:               3.404ns (Levels of Logic = 2)
  Source:            state_reg_FSM_FFd4 (FF)
  Destination:       adv_reg (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: state_reg_FSM_FFd4 to adv_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             17   0.514   0.896  state_reg_FSM_FFd4 (state_reg_FSM_FFd4)
     LUT4:I3->O            4   0.612   0.502  state_reg_FSM_FFd9-In1 (state_reg_FSM_FFd9-In)
     LUT4:I3->O            1   0.612   0.000  state_reg_FSM_Out61 (adv_buf)
     FDP:D                     0.268          adv_reg
    ----------------------------------------
    Total                      3.404ns (2.006ns logic, 1.398ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 124 / 101
-------------------------------------------------------------------------
Offset:              3.976ns (Levels of Logic = 2)
  Source:            mem (PAD)
  Destination:       addr_reg_0 (FF)
  Destination Clock: clk rising

  Data Path: mem to addr_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.106   0.754  mem_IBUF (mem_IBUF)
     LUT2:I0->O           23   0.612   1.022  state_reg_FSM_FFd7-In11 (addr_reg_not0001)
     FDCE:CE                   0.483          addr_reg_0
    ----------------------------------------
    Total                      3.976ns (2.201ns logic, 1.775ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 75 / 59
-------------------------------------------------------------------------
Offset:              4.562ns (Levels of Logic = 1)
  Source:            tri_reg (FF)
  Destination:       dio<15> (PAD)
  Source Clock:      clk rising

  Data Path: tri_reg to dio<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             16   0.514   0.879  tri_reg (tri_reg)
     IOBUF:T->IO               3.169          dio_15_IOBUF (dio<15>)
    ----------------------------------------
    Total                      4.562ns (3.683ns logic, 0.879ns route)
                                       (80.7% logic, 19.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               4.655ns (Levels of Logic = 2)
  Source:            dio<15> (PAD)
  Destination:       data_s2f_ur<15> (PAD)

  Data Path: dio<15> to data_s2f_ur<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   1.106   0.380  dio_15_IOBUF (data_s2f_ur_15_OBUF)
     OBUF:I->O                 3.169          data_s2f_ur_15_OBUF (data_s2f_ur<15>)
    ----------------------------------------
    Total                      4.655ns (4.275ns logic, 0.380ns route)
                                       (91.8% logic, 8.2% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.25 secs
 
--> 

Total memory usage is 144684 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

