Analysis & Synthesis report for breakout_de2
Tue May 01 15:53:03 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |processor|LCD_information:LCD|LCD_Display:u1|next_command
 10. State Machine - |processor|LCD_information:LCD|LCD_Display:u1|state
 11. State Machine - |processor|keycode_recognizer:key|state
 12. State Machine - |processor|PS2_Controller:PS2|s_ps2_transceiver
 13. State Machine - |processor|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 14. State Machine - |processor|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 15. State Machine - |processor|audio_top:audio|avconf:avc|mSetup_ST
 16. State Machine - |processor|controller:controller|state
 17. User-Specified and Inferred Latches
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for datapath:datapath|image_ram:obstacle_mem|lpm_ram_dq:ImageMemory|altram:sram|altsyncram:ram_block|altsyncram_9ub1:auto_generated
 24. Source assignments for audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
 25. Source assignments for audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
 26. Source assignments for audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
 27. Source assignments for audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
 28. Parameter Settings for User Entity Instance: controller:controller
 29. Parameter Settings for User Entity Instance: datapath:datapath
 30. Parameter Settings for User Entity Instance: datapath:datapath|image_ram:obstacle_mem
 31. Parameter Settings for User Entity Instance: datapath:datapath|image_ram:obstacle_mem|vga_address_translator:read_translator
 32. Parameter Settings for User Entity Instance: datapath:datapath|image_ram:obstacle_mem|vga_address_translator:write_translator
 33. Parameter Settings for User Entity Instance: datapath:datapath|image_ram:obstacle_mem|lpm_ram_dq:ImageMemory
 34. Parameter Settings for User Entity Instance: audio_top:audio|square_wave_osc:osc
 35. Parameter Settings for User Entity Instance: audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 36. Parameter Settings for User Entity Instance: audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 37. Parameter Settings for User Entity Instance: audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 38. Parameter Settings for User Entity Instance: audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 39. Parameter Settings for User Entity Instance: audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 40. Parameter Settings for User Entity Instance: audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 41. Parameter Settings for User Entity Instance: audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 42. Parameter Settings for User Entity Instance: audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 43. Parameter Settings for User Entity Instance: audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 44. Parameter Settings for User Entity Instance: audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 45. Parameter Settings for User Entity Instance: audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 46. Parameter Settings for User Entity Instance: audio_top:audio|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component
 47. Parameter Settings for User Entity Instance: audio_top:audio|avconf:avc
 48. Parameter Settings for User Entity Instance: PS2_Controller:PS2
 49. Parameter Settings for User Entity Instance: PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
 50. Parameter Settings for User Entity Instance: keycode_recognizer:key
 51. Parameter Settings for User Entity Instance: LCD_information:LCD|LCD_Display:u1
 52. scfifo Parameter Settings by Entity Instance
 53. altpll Parameter Settings by Entity Instance
 54. Port Connectivity Checks: "LCD_information:LCD"
 55. Port Connectivity Checks: "keycode_recognizer:key"
 56. Port Connectivity Checks: "PS2_Controller:PS2"
 57. Port Connectivity Checks: "audio_top:audio|avconf:avc|I2C_Controller:u0"
 58. Port Connectivity Checks: "audio_top:audio|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock"
 59. Port Connectivity Checks: "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
 60. Port Connectivity Checks: "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
 61. Port Connectivity Checks: "audio_top:audio|Audio_Controller:Audio_Controller"
 62. Post-Synthesis Netlist Statistics for Top Partition
 63. Elapsed Time Per Partition
 64. Analysis & Synthesis Messages
 65. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 01 15:53:03 2018       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; breakout_de2                                ;
; Top-level Entity Name              ; processor                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,032                                       ;
;     Total combinational functions  ; 992                                         ;
;     Dedicated logic registers      ; 505                                         ;
; Total registers                    ; 505                                         ;
; Total pins                         ; 73                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 65,792                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; processor          ; breakout_de2       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+----------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; verilog/keyboard/PS2_Controller.v            ; yes             ; User Verilog HDL File                  ; N:/Veralog/1/Final Project 4-28/verilog/keyboard/PS2_Controller.v            ;         ;
; verilog/keyboard/keycode_recognizer.v        ; yes             ; User Verilog HDL File                  ; N:/Veralog/1/Final Project 4-28/verilog/keyboard/keycode_recognizer.v        ;         ;
; verilog/keyboard/Altera_UP_PS2_Data_In.v     ; yes             ; User Verilog HDL File                  ; N:/Veralog/1/Final Project 4-28/verilog/keyboard/Altera_UP_PS2_Data_In.v     ;         ;
; verilog/keyboard/Altera_UP_PS2_Command_Out.v ; yes             ; User Verilog HDL File                  ; N:/Veralog/1/Final Project 4-28/verilog/keyboard/Altera_UP_PS2_Command_Out.v ;         ;
; audio/square_wave_osc.v                      ; yes             ; User Verilog HDL File                  ; N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v                      ;         ;
; audio/I2C_Controller.v                       ; yes             ; User Verilog HDL File                  ; N:/Veralog/1/Final Project 4-28/audio/I2C_Controller.v                       ;         ;
; audio/avconf.v                               ; yes             ; User Verilog HDL File                  ; N:/Veralog/1/Final Project 4-28/audio/avconf.v                               ;         ;
; audio/Audio_Controller.v                     ; yes             ; User Verilog HDL File                  ; N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v                     ;         ;
; audio/Audio_Clock.v                          ; yes             ; User Wizard-Generated File             ; N:/Veralog/1/Final Project 4-28/audio/Audio_Clock.v                          ;         ;
; audio/Altera_UP_SYNC_FIFO.v                  ; yes             ; User Verilog HDL File                  ; N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v                  ;         ;
; audio/Altera_UP_Clock_Edge.v                 ; yes             ; User Verilog HDL File                  ; N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Clock_Edge.v                 ;         ;
; audio/Altera_UP_Audio_Out_Serializer.v       ; yes             ; User Verilog HDL File                  ; N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_Out_Serializer.v       ;         ;
; audio/Altera_UP_Audio_In_Deserializer.v      ; yes             ; User Verilog HDL File                  ; N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v      ;         ;
; audio/Altera_UP_Audio_Bit_Counter.v          ; yes             ; User Verilog HDL File                  ; N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_Bit_Counter.v          ;         ;
; verilog/vga_adapter/vga_address_translator.v ; yes             ; User Verilog HDL File                  ; N:/Veralog/1/Final Project 4-28/verilog/vga_adapter/vga_address_translator.v ;         ;
; verilog/processor.v                          ; yes             ; User Verilog HDL File                  ; N:/Veralog/1/Final Project 4-28/verilog/processor.v                          ;         ;
; verilog/image_ram.v                          ; yes             ; User Verilog HDL File                  ; N:/Veralog/1/Final Project 4-28/verilog/image_ram.v                          ;         ;
; verilog/datapath.v                           ; yes             ; User Verilog HDL File                  ; N:/Veralog/1/Final Project 4-28/verilog/datapath.v                           ;         ;
; verilog/controller.v                         ; yes             ; User Verilog HDL File                  ; N:/Veralog/1/Final Project 4-28/verilog/controller.v                         ;         ;
; verilog/audio_top.v                          ; yes             ; User Verilog HDL File                  ; N:/Veralog/1/Final Project 4-28/verilog/audio_top.v                          ;         ;
; verilog/bin_to_dec.v                         ; yes             ; User Verilog HDL File                  ; N:/Veralog/1/Final Project 4-28/verilog/bin_to_dec.v                         ;         ;
; verilog/disp.v                               ; yes             ; User Verilog HDL File                  ; N:/Veralog/1/Final Project 4-28/verilog/disp.v                               ;         ;
; verilog/LCD Display/LCD_Display.v            ; yes             ; User Verilog HDL File                  ; N:/Veralog/1/Final Project 4-28/verilog/LCD Display/LCD_Display.v            ;         ;
; verilog/LCD Display/Reset_Delay.v            ; yes             ; User Verilog HDL File                  ; N:/Veralog/1/Final Project 4-28/verilog/LCD Display/Reset_Delay.v            ;         ;
; verilog/LCD Display/LCD_message.v            ; yes             ; User Verilog HDL File                  ; N:/Veralog/1/Final Project 4-28/verilog/LCD Display/LCD_message.v            ;         ;
; verilog/LCD Display/LCD_information.v        ; yes             ; User Verilog HDL File                  ; N:/Veralog/1/Final Project 4-28/verilog/LCD Display/LCD_information.v        ;         ;
; lpm_ram_dq.tdf                               ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf           ;         ;
; altram.inc                                   ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc               ;         ;
; lpm_mux.inc                                  ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc              ;         ;
; lpm_decode.inc                               ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc           ;         ;
; aglobal160.inc                               ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc           ;         ;
; altram.tdf                                   ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.tdf               ;         ;
; memmodes.inc                                 ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/others/maxplus2/memmodes.inc           ;         ;
; altsyncram.inc                               ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.inc           ;         ;
; altsyncram.tdf                               ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf           ;         ;
; stratix_ram_block.inc                        ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc    ;         ;
; a_rdenreg.inc                                ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc            ;         ;
; altrom.inc                                   ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc               ;         ;
; altdpram.inc                                 ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc             ;         ;
; db/altsyncram_9ub1.tdf                       ; yes             ; Auto-Generated Megafunction            ; N:/Veralog/1/Final Project 4-28/db/altsyncram_9ub1.tdf                       ;         ;
; breakout_background_shift.mif                ; yes             ; Auto-Found Memory Initialization File  ; N:/Veralog/1/Final Project 4-28/breakout_background_shift.mif                ;         ;
; db/decode_lsa.tdf                            ; yes             ; Auto-Generated Megafunction            ; N:/Veralog/1/Final Project 4-28/db/decode_lsa.tdf                            ;         ;
; db/decode_e8a.tdf                            ; yes             ; Auto-Generated Megafunction            ; N:/Veralog/1/Final Project 4-28/db/decode_e8a.tdf                            ;         ;
; db/mux_0nb.tdf                               ; yes             ; Auto-Generated Megafunction            ; N:/Veralog/1/Final Project 4-28/db/mux_0nb.tdf                               ;         ;
; scfifo.tdf                                   ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf               ;         ;
; a_regfifo.inc                                ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_regfifo.inc            ;         ;
; a_dpfifo.inc                                 ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_dpfifo.inc             ;         ;
; a_i2fifo.inc                                 ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_i2fifo.inc             ;         ;
; a_fffifo.inc                                 ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.inc             ;         ;
; a_f2fifo.inc                                 ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_f2fifo.inc             ;         ;
; db/scfifo_n441.tdf                           ; yes             ; Auto-Generated Megafunction            ; N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf                           ;         ;
; db/a_dpfifo_as31.tdf                         ; yes             ; Auto-Generated Megafunction            ; N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf                         ;         ;
; db/altsyncram_7tb1.tdf                       ; yes             ; Auto-Generated Megafunction            ; N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf                       ;         ;
; db/cmpr_ks8.tdf                              ; yes             ; Auto-Generated Megafunction            ; N:/Veralog/1/Final Project 4-28/db/cmpr_ks8.tdf                              ;         ;
; db/cntr_v9b.tdf                              ; yes             ; Auto-Generated Megafunction            ; N:/Veralog/1/Final Project 4-28/db/cntr_v9b.tdf                              ;         ;
; db/cntr_ca7.tdf                              ; yes             ; Auto-Generated Megafunction            ; N:/Veralog/1/Final Project 4-28/db/cntr_ca7.tdf                              ;         ;
; db/cntr_0ab.tdf                              ; yes             ; Auto-Generated Megafunction            ; N:/Veralog/1/Final Project 4-28/db/cntr_0ab.tdf                              ;         ;
; altpll.tdf                                   ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf               ;         ;
; stratix_pll.inc                              ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc          ;         ;
; stratixii_pll.inc                            ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc        ;         ;
; cycloneii_pll.inc                            ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc        ;         ;
+----------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,032     ;
;                                             ;           ;
; Total combinational functions               ; 992       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 394       ;
;     -- 3 input functions                    ; 236       ;
;     -- <=2 input functions                  ; 362       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 708       ;
;     -- arithmetic mode                      ; 284       ;
;                                             ;           ;
; Total registers                             ; 505       ;
;     -- Dedicated logic registers            ; 505       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 73        ;
; Total memory bits                           ; 65792     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 483       ;
; Total fan-out                               ; 6140      ;
; Average fan-out                             ; 3.55      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; Compilation Hierarchy Node                                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                        ; Entity Name                    ; Library Name ;
+----------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; |processor                                                     ; 992 (7)           ; 505 (0)      ; 65792       ; 0            ; 0       ; 0         ; 73   ; 0            ; |processor                                                                                                                                                                                                                                                 ; processor                      ; work         ;
;    |LCD_information:LCD|                                       ; 143 (0)           ; 80 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|LCD_information:LCD                                                                                                                                                                                                                             ; LCD_information                ; work         ;
;       |LCD_Display:u1|                                         ; 92 (92)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|LCD_information:LCD|LCD_Display:u1                                                                                                                                                                                                              ; LCD_Display                    ; work         ;
;       |LCD_message:lm|                                         ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|LCD_information:LCD|LCD_message:lm                                                                                                                                                                                                              ; LCD_message                    ; work         ;
;       |Reset_Delay:r0|                                         ; 27 (27)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|LCD_information:LCD|Reset_Delay:r0                                                                                                                                                                                                              ; Reset_Delay                    ; work         ;
;    |PS2_Controller:PS2|                                        ; 32 (7)            ; 30 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|PS2_Controller:PS2                                                                                                                                                                                                                              ; PS2_Controller                 ; work         ;
;       |Altera_UP_PS2_Data_In:PS2_Data_In|                      ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In                                                                                                                                                                                            ; Altera_UP_PS2_Data_In          ; work         ;
;    |audio_top:audio|                                           ; 436 (45)          ; 239 (33)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|audio_top:audio                                                                                                                                                                                                                                 ; audio_top                      ; work         ;
;       |Audio_Controller:Audio_Controller|                      ; 163 (2)           ; 110 (2)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|audio_top:audio|Audio_Controller:Audio_Controller                                                                                                                                                                                               ; Audio_Controller               ; work         ;
;          |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer| ; 161 (57)          ; 104 (38)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                           ; Altera_UP_Audio_Out_Serializer ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|  ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO            ; work         ;
;                |scfifo:Sync_FIFO|                              ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                         ; work         ;
;                   |scfifo_n441:auto_generated|                 ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated                                               ; scfifo_n441                    ; work         ;
;                      |a_dpfifo_as31:dpfifo|                    ; 52 (29)           ; 33 (13)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo                          ; a_dpfifo_as31                  ; work         ;
;                         |altsyncram_7tb1:FIFOram|              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram  ; altsyncram_7tb1                ; work         ;
;                         |cntr_0ab:wr_ptr|                      ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr          ; cntr_0ab                       ; work         ;
;                         |cntr_ca7:usedw_counter|               ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter   ; cntr_ca7                       ; work         ;
;                         |cntr_v9b:rd_ptr_msb|                  ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb      ; cntr_v9b                       ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO| ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO            ; work         ;
;                |scfifo:Sync_FIFO|                              ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                         ; work         ;
;                   |scfifo_n441:auto_generated|                 ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated                                              ; scfifo_n441                    ; work         ;
;                      |a_dpfifo_as31:dpfifo|                    ; 52 (29)           ; 33 (13)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo                         ; a_dpfifo_as31                  ; work         ;
;                         |altsyncram_7tb1:FIFOram|              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram ; altsyncram_7tb1                ; work         ;
;                         |cntr_0ab:wr_ptr|                      ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr         ; cntr_0ab                       ; work         ;
;                         |cntr_ca7:usedw_counter|               ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter  ; cntr_ca7                       ; work         ;
;                         |cntr_v9b:rd_ptr_msb|                  ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb     ; cntr_v9b                       ; work         ;
;          |Altera_UP_Clock_Edge:Bit_Clock_Edges|                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                          ; Altera_UP_Clock_Edge           ; work         ;
;          |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                               ; Altera_UP_Clock_Edge           ; work         ;
;          |Audio_Clock:Audio_Clock|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|audio_top:audio|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock                                                                                                                                                                       ; Audio_Clock                    ; work         ;
;             |altpll:altpll_component|                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|audio_top:audio|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                               ; altpll                         ; work         ;
;       |avconf:avc|                                             ; 188 (139)         ; 75 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|audio_top:audio|avconf:avc                                                                                                                                                                                                                      ; avconf                         ; work         ;
;          |I2C_Controller:u0|                                   ; 49 (49)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|audio_top:audio|avconf:avc|I2C_Controller:u0                                                                                                                                                                                                    ; I2C_Controller                 ; work         ;
;       |square_wave_osc:osc|                                    ; 40 (40)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|audio_top:audio|square_wave_osc:osc                                                                                                                                                                                                             ; square_wave_osc                ; work         ;
;    |bin_to_dec:conv|                                           ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|bin_to_dec:conv                                                                                                                                                                                                                                 ; bin_to_dec                     ; work         ;
;    |controller:controller|                                     ; 58 (58)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|controller:controller                                                                                                                                                                                                                           ; controller                     ; work         ;
;    |datapath:datapath|                                         ; 253 (186)         ; 109 (107)    ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|datapath:datapath                                                                                                                                                                                                                               ; datapath                       ; work         ;
;       |image_ram:obstacle_mem|                                 ; 67 (13)           ; 2 (0)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|datapath:datapath|image_ram:obstacle_mem                                                                                                                                                                                                        ; image_ram                      ; work         ;
;          |lpm_ram_dq:ImageMemory|                              ; 12 (0)            ; 2 (0)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|datapath:datapath|image_ram:obstacle_mem|lpm_ram_dq:ImageMemory                                                                                                                                                                                 ; lpm_ram_dq                     ; work         ;
;             |altram:sram|                                      ; 12 (0)            ; 2 (0)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|datapath:datapath|image_ram:obstacle_mem|lpm_ram_dq:ImageMemory|altram:sram                                                                                                                                                                     ; altram                         ; work         ;
;                |altsyncram:ram_block|                          ; 12 (0)            ; 2 (0)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|datapath:datapath|image_ram:obstacle_mem|lpm_ram_dq:ImageMemory|altram:sram|altsyncram:ram_block                                                                                                                                                ; altsyncram                     ; work         ;
;                   |altsyncram_9ub1:auto_generated|             ; 12 (0)            ; 2 (2)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|datapath:datapath|image_ram:obstacle_mem|lpm_ram_dq:ImageMemory|altram:sram|altsyncram:ram_block|altsyncram_9ub1:auto_generated                                                                                                                 ; altsyncram_9ub1                ; work         ;
;                      |decode_e8a:rden_decode|                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|datapath:datapath|image_ram:obstacle_mem|lpm_ram_dq:ImageMemory|altram:sram|altsyncram:ram_block|altsyncram_9ub1:auto_generated|decode_e8a:rden_decode                                                                                          ; decode_e8a                     ; work         ;
;                      |decode_lsa:decode3|                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|datapath:datapath|image_ram:obstacle_mem|lpm_ram_dq:ImageMemory|altram:sram|altsyncram:ram_block|altsyncram_9ub1:auto_generated|decode_lsa:decode3                                                                                              ; decode_lsa                     ; work         ;
;                      |mux_0nb:mux2|                            ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|datapath:datapath|image_ram:obstacle_mem|lpm_ram_dq:ImageMemory|altram:sram|altsyncram:ram_block|altsyncram_9ub1:auto_generated|mux_0nb:mux2                                                                                                    ; mux_0nb                        ; work         ;
;          |vga_address_translator:read_translator|              ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|datapath:datapath|image_ram:obstacle_mem|vga_address_translator:read_translator                                                                                                                                                                 ; vga_address_translator         ; work         ;
;          |vga_address_translator:write_translator|             ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|datapath:datapath|image_ram:obstacle_mem|vga_address_translator:write_translator                                                                                                                                                                ; vga_address_translator         ; work         ;
;    |disp:disp100|                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|disp:disp100                                                                                                                                                                                                                                    ; disp                           ; work         ;
;    |disp:disp10|                                               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|disp:disp10                                                                                                                                                                                                                                     ; disp                           ; work         ;
;    |disp:disp1|                                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|disp:disp1                                                                                                                                                                                                                                      ; disp                           ; work         ;
;    |keycode_recognizer:key|                                    ; 15 (15)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|keycode_recognizer:key                                                                                                                                                                                                                          ; keycode_recognizer             ; work         ;
+----------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------+
; Name                                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------+
; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None                          ;
; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None                          ;
; datapath:datapath|image_ram:obstacle_mem|lpm_ram_dq:ImageMemory|altram:sram|altsyncram:ram_block|altsyncram_9ub1:auto_generated|ALTSYNCRAM                                                                                                                 ; AUTO ; Single Port      ; 19200        ; 3            ; --           ; --           ; 57600 ; breakout_background_shift.mif ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |processor|LCD_information:LCD|LCD_Display:u1|next_command                                                                                                                                                                                                           ;
+----------------------------+----------------------------+--------------------------+---------------------+---------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+
; Name                       ; next_command.DISPLAY_CLEAR ; next_command.DISPLAY_OFF ; next_command.RESET3 ; next_command.RESET2 ; next_command.RETURN_HOME ; next_command.LINE2 ; next_command.Print_String ; next_command.MODE_SET ; next_command.DISPLAY_ON ; next_command.FUNC_SET ;
+----------------------------+----------------------------+--------------------------+---------------------+---------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+
; next_command.FUNC_SET      ; 0                          ; 0                        ; 0                   ; 0                   ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ;
; next_command.DISPLAY_ON    ; 0                          ; 0                        ; 0                   ; 0                   ; 0                        ; 0                  ; 0                         ; 0                     ; 1                       ; 1                     ;
; next_command.MODE_SET      ; 0                          ; 0                        ; 0                   ; 0                   ; 0                        ; 0                  ; 0                         ; 1                     ; 0                       ; 1                     ;
; next_command.Print_String  ; 0                          ; 0                        ; 0                   ; 0                   ; 0                        ; 0                  ; 1                         ; 0                     ; 0                       ; 1                     ;
; next_command.LINE2         ; 0                          ; 0                        ; 0                   ; 0                   ; 0                        ; 1                  ; 0                         ; 0                     ; 0                       ; 1                     ;
; next_command.RETURN_HOME   ; 0                          ; 0                        ; 0                   ; 0                   ; 1                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ;
; next_command.RESET2        ; 0                          ; 0                        ; 0                   ; 1                   ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ;
; next_command.RESET3        ; 0                          ; 0                        ; 1                   ; 0                   ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ;
; next_command.DISPLAY_OFF   ; 0                          ; 1                        ; 0                   ; 0                   ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ;
; next_command.DISPLAY_CLEAR ; 1                          ; 0                        ; 0                   ; 0                   ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ;
+----------------------------+----------------------------+--------------------------+---------------------+---------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |processor|LCD_information:LCD|LCD_Display:u1|state                                                                                                                                                                                    ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+
; Name                ; state.DISPLAY_CLEAR ; state.DISPLAY_OFF ; state.RESET3 ; state.RESET2 ; state.HOLD ; state.DROP_LCD_E ; state.RETURN_HOME ; state.LINE2 ; state.Print_String ; state.MODE_SET ; state.DISPLAY_ON ; state.FUNC_SET ; state.RESET1 ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+
; state.RESET1        ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 0            ;
; state.FUNC_SET      ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 1              ; 1            ;
; state.DISPLAY_ON    ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 1                ; 0              ; 1            ;
; state.MODE_SET      ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 1              ; 0                ; 0              ; 1            ;
; state.Print_String  ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 1                  ; 0              ; 0                ; 0              ; 1            ;
; state.LINE2         ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 1           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RETURN_HOME   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 1                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DROP_LCD_E    ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 1                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.HOLD          ; 0                   ; 0                 ; 0            ; 0            ; 1          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RESET2        ; 0                   ; 0                 ; 0            ; 1            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RESET3        ; 0                   ; 0                 ; 1            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DISPLAY_OFF   ; 0                   ; 1                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DISPLAY_CLEAR ; 1                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |processor|keycode_recognizer:key|state                                                                             ;
+----------------+----------------+--------------+--------------+------------+--------------+------------+------------+---------------+
; Name           ; state.S_E0F0XX ; state.S_E0XX ; state.S_F0XX ; state.S_XX ; state.S_E0F0 ; state.S_E0 ; state.S_F0 ; state.S_START ;
+----------------+----------------+--------------+--------------+------------+--------------+------------+------------+---------------+
; state.S_START  ; 0              ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0             ;
; state.S_F0     ; 0              ; 0            ; 0            ; 0          ; 0            ; 0          ; 1          ; 1             ;
; state.S_E0     ; 0              ; 0            ; 0            ; 0          ; 0            ; 1          ; 0          ; 1             ;
; state.S_E0F0   ; 0              ; 0            ; 0            ; 0          ; 1            ; 0          ; 0          ; 1             ;
; state.S_XX     ; 0              ; 0            ; 0            ; 1          ; 0            ; 0          ; 0          ; 1             ;
; state.S_F0XX   ; 0              ; 0            ; 1            ; 0          ; 0            ; 0          ; 0          ; 1             ;
; state.S_E0XX   ; 0              ; 1            ; 0            ; 0          ; 0            ; 0          ; 0          ; 1             ;
; state.S_E0F0XX ; 1              ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 1             ;
+----------------+----------------+--------------+--------------+------------+--------------+------------+------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |processor|PS2_Controller:PS2|s_ps2_transceiver                                                                                                                                                                                              ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |processor|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |processor|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                                         ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |processor|audio_top:audio|avconf:avc|mSetup_ST   ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |processor|controller:controller|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-----------------+-----------------+-----------------+----------------------+----------------------+----------------------+----------------------+------------------------+-------------------+-----------------------+-----------------+---------------+------------------------+-----------------------+------------------+-----------------+-----------------+------------------+------------------+----------------------+------------------------+------------------+------------------------+------------------+-----------------------+-------------------------+------------------+-----------------------+------------------+------------+
; Name                    ; state.GAME_OVER ; state.BUFFER_DB ; state.DRAW_BALL ; state.INCREMENT_YPOS ; state.DECREMENT_YPOS ; state.INCREMENT_XPOS ; state.DECREMENT_XPOS ; state.CHANGE_BALL_YDIR ; state.SCORE_POINT ; state.TEST_Y_OBSTACLE ; state.LOOK_DOWN ; state.LOOK_UP ; state.CHANGE_BALL_XDIR ; state.TEST_X_OBSTACLE ; state.LOOK_RIGHT ; state.LOOK_LEFT ; state.BUFFER_EB ; state.ERASE_BALL ; state.BUFFER_DLS ; state.DRAW_LEFT_SIDE ; state.MOVE_PADDLE_LEFT ; state.BUFFER_ERS ; state.ERASE_RIGHT_SIDE ; state.BUFFER_DRS ; state.DRAW_RIGHT_SIDE ; state.MOVE_PADDLE_RIGHT ; state.BUFFER_ELS ; state.ERASE_LEFT_SIDE ; state.WAIT_TIMER ; state.INIT ;
+-------------------------+-----------------+-----------------+-----------------+----------------------+----------------------+----------------------+----------------------+------------------------+-------------------+-----------------------+-----------------+---------------+------------------------+-----------------------+------------------+-----------------+-----------------+------------------+------------------+----------------------+------------------------+------------------+------------------------+------------------+-----------------------+-------------------------+------------------+-----------------------+------------------+------------+
; state.INIT              ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                 ; 0                     ; 0               ; 0             ; 0                      ; 0                     ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                    ; 0                      ; 0                ; 0                      ; 0                ; 0                     ; 0                       ; 0                ; 0                     ; 0                ; 0          ;
; state.WAIT_TIMER        ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                 ; 0                     ; 0               ; 0             ; 0                      ; 0                     ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                    ; 0                      ; 0                ; 0                      ; 0                ; 0                     ; 0                       ; 0                ; 0                     ; 1                ; 1          ;
; state.ERASE_LEFT_SIDE   ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                 ; 0                     ; 0               ; 0             ; 0                      ; 0                     ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                    ; 0                      ; 0                ; 0                      ; 0                ; 0                     ; 0                       ; 0                ; 1                     ; 0                ; 1          ;
; state.BUFFER_ELS        ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                 ; 0                     ; 0               ; 0             ; 0                      ; 0                     ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                    ; 0                      ; 0                ; 0                      ; 0                ; 0                     ; 0                       ; 1                ; 0                     ; 0                ; 1          ;
; state.MOVE_PADDLE_RIGHT ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                 ; 0                     ; 0               ; 0             ; 0                      ; 0                     ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                    ; 0                      ; 0                ; 0                      ; 0                ; 0                     ; 1                       ; 0                ; 0                     ; 0                ; 1          ;
; state.DRAW_RIGHT_SIDE   ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                 ; 0                     ; 0               ; 0             ; 0                      ; 0                     ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                    ; 0                      ; 0                ; 0                      ; 0                ; 1                     ; 0                       ; 0                ; 0                     ; 0                ; 1          ;
; state.BUFFER_DRS        ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                 ; 0                     ; 0               ; 0             ; 0                      ; 0                     ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                    ; 0                      ; 0                ; 0                      ; 1                ; 0                     ; 0                       ; 0                ; 0                     ; 0                ; 1          ;
; state.ERASE_RIGHT_SIDE  ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                 ; 0                     ; 0               ; 0             ; 0                      ; 0                     ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                    ; 0                      ; 0                ; 1                      ; 0                ; 0                     ; 0                       ; 0                ; 0                     ; 0                ; 1          ;
; state.BUFFER_ERS        ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                 ; 0                     ; 0               ; 0             ; 0                      ; 0                     ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                    ; 0                      ; 1                ; 0                      ; 0                ; 0                     ; 0                       ; 0                ; 0                     ; 0                ; 1          ;
; state.MOVE_PADDLE_LEFT  ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                 ; 0                     ; 0               ; 0             ; 0                      ; 0                     ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                    ; 1                      ; 0                ; 0                      ; 0                ; 0                     ; 0                       ; 0                ; 0                     ; 0                ; 1          ;
; state.DRAW_LEFT_SIDE    ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                 ; 0                     ; 0               ; 0             ; 0                      ; 0                     ; 0                ; 0               ; 0               ; 0                ; 0                ; 1                    ; 0                      ; 0                ; 0                      ; 0                ; 0                     ; 0                       ; 0                ; 0                     ; 0                ; 1          ;
; state.BUFFER_DLS        ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                 ; 0                     ; 0               ; 0             ; 0                      ; 0                     ; 0                ; 0               ; 0               ; 0                ; 1                ; 0                    ; 0                      ; 0                ; 0                      ; 0                ; 0                     ; 0                       ; 0                ; 0                     ; 0                ; 1          ;
; state.ERASE_BALL        ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                 ; 0                     ; 0               ; 0             ; 0                      ; 0                     ; 0                ; 0               ; 0               ; 1                ; 0                ; 0                    ; 0                      ; 0                ; 0                      ; 0                ; 0                     ; 0                       ; 0                ; 0                     ; 0                ; 1          ;
; state.BUFFER_EB         ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                 ; 0                     ; 0               ; 0             ; 0                      ; 0                     ; 0                ; 0               ; 1               ; 0                ; 0                ; 0                    ; 0                      ; 0                ; 0                      ; 0                ; 0                     ; 0                       ; 0                ; 0                     ; 0                ; 1          ;
; state.LOOK_LEFT         ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                 ; 0                     ; 0               ; 0             ; 0                      ; 0                     ; 0                ; 1               ; 0               ; 0                ; 0                ; 0                    ; 0                      ; 0                ; 0                      ; 0                ; 0                     ; 0                       ; 0                ; 0                     ; 0                ; 1          ;
; state.LOOK_RIGHT        ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                 ; 0                     ; 0               ; 0             ; 0                      ; 0                     ; 1                ; 0               ; 0               ; 0                ; 0                ; 0                    ; 0                      ; 0                ; 0                      ; 0                ; 0                     ; 0                       ; 0                ; 0                     ; 0                ; 1          ;
; state.TEST_X_OBSTACLE   ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                 ; 0                     ; 0               ; 0             ; 0                      ; 1                     ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                    ; 0                      ; 0                ; 0                      ; 0                ; 0                     ; 0                       ; 0                ; 0                     ; 0                ; 1          ;
; state.CHANGE_BALL_XDIR  ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                 ; 0                     ; 0               ; 0             ; 1                      ; 0                     ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                    ; 0                      ; 0                ; 0                      ; 0                ; 0                     ; 0                       ; 0                ; 0                     ; 0                ; 1          ;
; state.LOOK_UP           ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                 ; 0                     ; 0               ; 1             ; 0                      ; 0                     ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                    ; 0                      ; 0                ; 0                      ; 0                ; 0                     ; 0                       ; 0                ; 0                     ; 0                ; 1          ;
; state.LOOK_DOWN         ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                 ; 0                     ; 1               ; 0             ; 0                      ; 0                     ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                    ; 0                      ; 0                ; 0                      ; 0                ; 0                     ; 0                       ; 0                ; 0                     ; 0                ; 1          ;
; state.TEST_Y_OBSTACLE   ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                 ; 1                     ; 0               ; 0             ; 0                      ; 0                     ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                    ; 0                      ; 0                ; 0                      ; 0                ; 0                     ; 0                       ; 0                ; 0                     ; 0                ; 1          ;
; state.SCORE_POINT       ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 1                 ; 0                     ; 0               ; 0             ; 0                      ; 0                     ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                    ; 0                      ; 0                ; 0                      ; 0                ; 0                     ; 0                       ; 0                ; 0                     ; 0                ; 1          ;
; state.CHANGE_BALL_YDIR  ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                    ; 0                    ; 1                      ; 0                 ; 0                     ; 0               ; 0             ; 0                      ; 0                     ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                    ; 0                      ; 0                ; 0                      ; 0                ; 0                     ; 0                       ; 0                ; 0                     ; 0                ; 1          ;
; state.DECREMENT_XPOS    ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                    ; 1                    ; 0                      ; 0                 ; 0                     ; 0               ; 0             ; 0                      ; 0                     ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                    ; 0                      ; 0                ; 0                      ; 0                ; 0                     ; 0                       ; 0                ; 0                     ; 0                ; 1          ;
; state.INCREMENT_XPOS    ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 1                    ; 0                    ; 0                      ; 0                 ; 0                     ; 0               ; 0             ; 0                      ; 0                     ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                    ; 0                      ; 0                ; 0                      ; 0                ; 0                     ; 0                       ; 0                ; 0                     ; 0                ; 1          ;
; state.DECREMENT_YPOS    ; 0               ; 0               ; 0               ; 0                    ; 1                    ; 0                    ; 0                    ; 0                      ; 0                 ; 0                     ; 0               ; 0             ; 0                      ; 0                     ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                    ; 0                      ; 0                ; 0                      ; 0                ; 0                     ; 0                       ; 0                ; 0                     ; 0                ; 1          ;
; state.INCREMENT_YPOS    ; 0               ; 0               ; 0               ; 1                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                 ; 0                     ; 0               ; 0             ; 0                      ; 0                     ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                    ; 0                      ; 0                ; 0                      ; 0                ; 0                     ; 0                       ; 0                ; 0                     ; 0                ; 1          ;
; state.DRAW_BALL         ; 0               ; 0               ; 1               ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                 ; 0                     ; 0               ; 0             ; 0                      ; 0                     ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                    ; 0                      ; 0                ; 0                      ; 0                ; 0                     ; 0                       ; 0                ; 0                     ; 0                ; 1          ;
; state.BUFFER_DB         ; 0               ; 1               ; 0               ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                 ; 0                     ; 0               ; 0             ; 0                      ; 0                     ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                    ; 0                      ; 0                ; 0                      ; 0                ; 0                     ; 0                       ; 0                ; 0                     ; 0                ; 1          ;
; state.GAME_OVER         ; 1               ; 0               ; 0               ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                 ; 0                     ; 0               ; 0             ; 0                      ; 0                     ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                    ; 0                      ; 0                ; 0                      ; 0                ; 0                     ; 0                       ; 0                ; 0                     ; 0                ; 1          ;
+-------------------------+-----------------+-----------------+-----------------+----------------------+----------------------+----------------------+----------------------+------------------------+-------------------+-----------------------+-----------------+---------------+------------------------+-----------------------+------------------+-----------------+-----------------+------------------+------------------+----------------------+------------------------+------------------+------------------------+------------------+-----------------------+-------------------------+------------------+-----------------------+------------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                ;
+---------------------------------------------------------+---------------------------------+------------------------+
; Latch Name                                              ; Latch Enable Signal             ; Free of Timing Hazards ;
+---------------------------------------------------------+---------------------------------+------------------------+
; audio_top:audio|square_wave_osc:osc|HALF_WAVELENGTH[5]  ; GND                             ; yes                    ;
; audio_top:audio|square_wave_osc:osc|HALF_WAVELENGTH[6]  ; GND                             ; yes                    ;
; audio_top:audio|square_wave_osc:osc|HALF_WAVELENGTH[7]  ; GND                             ; yes                    ;
; audio_top:audio|square_wave_osc:osc|HALF_WAVELENGTH[8]  ; GND                             ; yes                    ;
; audio_top:audio|square_wave_osc:osc|HALF_WAVELENGTH[9]  ; GND                             ; yes                    ;
; audio_top:audio|square_wave_osc:osc|HALF_WAVELENGTH[10] ; GND                             ; yes                    ;
; audio_top:audio|square_wave_osc:osc|HALF_WAVELENGTH[13] ; GND                             ; yes                    ;
; audio_top:audio|square_wave_osc:osc|HALF_WAVELENGTH[15] ; GND                             ; yes                    ;
; audio_top:audio|avconf:avc|LUT_DATA[8]                  ; audio_top:audio|avconf:avc|Mux2 ; yes                    ;
; audio_top:audio|avconf:avc|LUT_DATA[2]                  ; audio_top:audio|avconf:avc|Mux2 ; yes                    ;
; audio_top:audio|avconf:avc|LUT_DATA[9]                  ; audio_top:audio|avconf:avc|Mux2 ; yes                    ;
; audio_top:audio|avconf:avc|LUT_DATA[1]                  ; audio_top:audio|avconf:avc|Mux2 ; yes                    ;
; audio_top:audio|avconf:avc|LUT_DATA[7]                  ; audio_top:audio|avconf:avc|Mux2 ; yes                    ;
; audio_top:audio|avconf:avc|LUT_DATA[0]                  ; audio_top:audio|avconf:avc|Mux2 ; yes                    ;
; audio_top:audio|avconf:avc|LUT_DATA[10]                 ; audio_top:audio|avconf:avc|Mux2 ; yes                    ;
; audio_top:audio|avconf:avc|LUT_DATA[4]                  ; audio_top:audio|avconf:avc|Mux2 ; yes                    ;
; audio_top:audio|avconf:avc|LUT_DATA[11]                 ; audio_top:audio|avconf:avc|Mux2 ; yes                    ;
; audio_top:audio|avconf:avc|LUT_DATA[3]                  ; audio_top:audio|avconf:avc|Mux2 ; yes                    ;
; audio_top:audio|avconf:avc|LUT_DATA[6]                  ; audio_top:audio|avconf:avc|Mux2 ; yes                    ;
; audio_top:audio|avconf:avc|LUT_DATA[5]                  ; audio_top:audio|avconf:avc|Mux2 ; yes                    ;
; audio_top:audio|avconf:avc|LUT_DATA[15]                 ; audio_top:audio|avconf:avc|Mux2 ; yes                    ;
; audio_top:audio|avconf:avc|LUT_DATA[13]                 ; audio_top:audio|avconf:avc|Mux2 ; yes                    ;
; audio_top:audio|avconf:avc|LUT_DATA[14]                 ; audio_top:audio|avconf:avc|Mux2 ; yes                    ;
; audio_top:audio|avconf:avc|LUT_DATA[12]                 ; audio_top:audio|avconf:avc|Mux2 ; yes                    ;
; Number of user-specified and inferred latches = 24      ;                                 ;                        ;
+---------------------------------------------------------+---------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                         ; Reason for Removal                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; audio_top:audio|Audio_Controller:Audio_Controller|audio_in_available                                                                                                                                                                                                  ; Lost fanout                                                                             ;
; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6,7]                                                                                                                               ; Lost fanout                                                                             ;
; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6,7]                                                                                                                              ; Lost fanout                                                                             ;
; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                     ; Lost fanout                                                                             ;
; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                    ; Lost fanout                                                                             ;
; datapath:datapath|TIMER_LIMIT[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                  ;
; datapath:datapath|color[2]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                  ;
; datapath:datapath|TIMER_LIMIT[1..3,10,11]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                  ;
; datapath:datapath|TIMER_LIMIT[14,17]                                                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                  ;
; datapath:datapath|TIMER_LIMIT[21..25]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|idle_counter[0..7]                                                                                                                                                                                                                                 ; Lost fanout                                                                             ;
; audio_top:audio|Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                               ; Lost fanout                                                                             ;
; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1..32]                                                                                                                                      ; Lost fanout                                                                             ;
; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                     ; Lost fanout                                                                             ;
; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0..6]                           ; Lost fanout                                                                             ;
; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                   ; Lost fanout                                                                             ;
; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_0_dff                               ; Lost fanout                                                                             ;
; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_1_dff                               ; Lost fanout                                                                             ;
; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                               ; Lost fanout                                                                             ;
; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0..6]        ; Lost fanout                                                                             ;
; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0..6] ; Lost fanout                                                                             ;
; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0..5]    ; Lost fanout                                                                             ;
; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                      ; Lost fanout                                                                             ;
; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0..6]                            ; Lost fanout                                                                             ;
; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                    ; Lost fanout                                                                             ;
; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_0_dff                                ; Lost fanout                                                                             ;
; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_1_dff                                ; Lost fanout                                                                             ;
; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                ; Lost fanout                                                                             ;
; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0..6]         ; Lost fanout                                                                             ;
; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0..6]  ; Lost fanout                                                                             ;
; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0..5]     ; Lost fanout                                                                             ;
; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                    ; Lost fanout                                                                             ;
; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0..4]                                                                                           ; Lost fanout                                                                             ;
; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                       ; Lost fanout                                                                             ;
; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                        ; Lost fanout                                                                             ;
; LCD_information:LCD|LCD_Display:u1|LCD_RW_INT                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                  ;
; audio_top:audio|avconf:avc|mI2C_DATA[16,17,19,23]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                  ;
; audio_top:audio|avconf:avc|I2C_Controller:u0|SD[16,17,19,23]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                  ;
; datapath:datapath|TIMER_LIMIT[6,9]                                                                                                                                                                                                                                    ; Merged with datapath:datapath|TIMER_LIMIT[18]                                           ;
; datapath:datapath|TIMER_LIMIT[5,8]                                                                                                                                                                                                                                    ; Merged with datapath:datapath|TIMER_LIMIT[13]                                           ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1..7]                                                                                                                                                                                        ; Merged with PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0] ;
; audio_top:audio|avconf:avc|I2C_Controller:u0|SD[20,21]                                                                                                                                                                                                                ; Merged with audio_top:audio|avconf:avc|I2C_Controller:u0|SD[18]                         ;
; audio_top:audio|avconf:avc|mI2C_DATA[20,21]                                                                                                                                                                                                                           ; Merged with audio_top:audio|avconf:avc|mI2C_DATA[18]                                    ;
; datapath:datapath|TIMER_LIMIT[4,7]                                                                                                                                                                                                                                    ; Merged with datapath:datapath|TIMER_LIMIT[12]                                           ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                  ;
; datapath:datapath|paddle_right[0]                                                                                                                                                                                                                                     ; Merged with datapath:datapath|paddle_left[0]                                            ;
; LCD_information:LCD|LCD_Display:u1|next_command~2                                                                                                                                                                                                                     ; Lost fanout                                                                             ;
; LCD_information:LCD|LCD_Display:u1|next_command~3                                                                                                                                                                                                                     ; Lost fanout                                                                             ;
; LCD_information:LCD|LCD_Display:u1|next_command~4                                                                                                                                                                                                                     ; Lost fanout                                                                             ;
; LCD_information:LCD|LCD_Display:u1|next_command~5                                                                                                                                                                                                                     ; Lost fanout                                                                             ;
; LCD_information:LCD|LCD_Display:u1|state~14                                                                                                                                                                                                                           ; Lost fanout                                                                             ;
; LCD_information:LCD|LCD_Display:u1|state~15                                                                                                                                                                                                                           ; Lost fanout                                                                             ;
; LCD_information:LCD|LCD_Display:u1|state~16                                                                                                                                                                                                                           ; Lost fanout                                                                             ;
; LCD_information:LCD|LCD_Display:u1|state~17                                                                                                                                                                                                                           ; Lost fanout                                                                             ;
; keycode_recognizer:key|state~2                                                                                                                                                                                                                                        ; Lost fanout                                                                             ;
; keycode_recognizer:key|state~3                                                                                                                                                                                                                                        ; Lost fanout                                                                             ;
; keycode_recognizer:key|state~4                                                                                                                                                                                                                                        ; Lost fanout                                                                             ;
; PS2_Controller:PS2|s_ps2_transceiver~2                                                                                                                                                                                                                                ; Lost fanout                                                                             ;
; PS2_Controller:PS2|s_ps2_transceiver~3                                                                                                                                                                                                                                ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                                                                                                                                                                                      ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                                                                                                                                                                                      ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                                                                                                                                                                                      ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                                                                                                                                                                                 ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                                                                                                                                                                                 ; Lost fanout                                                                             ;
; audio_top:audio|avconf:avc|mSetup_ST~9                                                                                                                                                                                                                                ; Lost fanout                                                                             ;
; audio_top:audio|avconf:avc|mSetup_ST~10                                                                                                                                                                                                                               ; Lost fanout                                                                             ;
; controller:controller|state~2                                                                                                                                                                                                                                         ; Lost fanout                                                                             ;
; controller:controller|state~3                                                                                                                                                                                                                                         ; Lost fanout                                                                             ;
; controller:controller|state~4                                                                                                                                                                                                                                         ; Lost fanout                                                                             ;
; controller:controller|state~5                                                                                                                                                                                                                                         ; Lost fanout                                                                             ;
; controller:controller|state~6                                                                                                                                                                                                                                         ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[1..13]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[1..20]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0..3]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[1..17]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8]                                                                                                                                                                                           ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                                                                                                                                                                       ; Lost fanout                                                                             ;
; Total Number of Removed Registers = 256                                                                                                                                                                                                                               ;                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA                                                                                                                          ; Stuck at GND              ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT,                                                                                                                                                       ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT,                                                                                                                                                         ;
;                                                                                                                                                                                                                                   ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[5],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                   ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[6],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                   ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[7],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                   ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[8],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                   ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[9],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                   ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[10],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                   ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[11],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                   ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[12],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                   ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[13],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                   ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[14],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                   ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[15],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                   ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[16],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                   ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[17],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                   ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT,                                                                                                                                                        ;
;                                                                                                                                                                                                                                   ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                                                                                                                                                                       ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK                                                                                                                         ; Stuck at GND              ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[7],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[8],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                   ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[9],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                   ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[10],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                   ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[11],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                   ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[12],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                   ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[13],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                   ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[14],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                   ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[15],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                   ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[16],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                   ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[17],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                   ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[18],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                   ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[19],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                   ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[20]                                                                                                                                                                                    ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION                                                                                                                 ; Stuck at GND              ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[7],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[8],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                   ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[9],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                   ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[10],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                   ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[11],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                   ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[12],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                   ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR,                                                                                                                                                      ;
;                                                                                                                                                                                                                                   ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out,                                                                                                                                                                         ;
;                                                                                                                                                                                                                                   ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                   ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                                                                                                                                                                     ;
; audio_top:audio|Audio_Controller:Audio_Controller|audio_in_available                                                                                                                                                              ; Lost Fanouts              ; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6],                                                                                                                              ;
;                                                                                                                                                                                                                                   ;                           ; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7],                                                                                                                              ;
;                                                                                                                                                                                                                                   ;                           ; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6],                                                                                                                             ;
;                                                                                                                                                                                                                                   ;                           ; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[7],                                                                                                                             ;
;                                                                                                                                                                                                                                   ;                           ; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff,                                  ;
;                                                                                                                                                                                                                                   ;                           ; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6], ;
;                                                                                                                                                                                                                                   ;                           ; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff,                                   ;
;                                                                                                                                                                                                                                   ;                           ; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]   ;
; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                      ; Lost Fanouts              ; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting,                                                                                                 ;
;                                                                                                                                                                                                                                   ;                           ; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[3],                                                                                           ;
;                                                                                                                                                                                                                                   ;                           ; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4],                                                                                           ;
;                                                                                                                                                                                                                                   ;                           ; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk,                                                                                                                                                    ;
;                                                                                                                                                                                                                                   ;                           ; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                      ;
; PS2_Controller:PS2|idle_counter[3]                                                                                                                                                                                                ; Lost Fanouts              ; PS2_Controller:PS2|idle_counter[4], PS2_Controller:PS2|idle_counter[5],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                   ;                           ; PS2_Controller:PS2|idle_counter[6], PS2_Controller:PS2|idle_counter[7]                                                                                                                                                                                              ;
; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff ; Lost Fanouts              ; audio_top:audio|Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                             ;
; audio_top:audio|avconf:avc|mI2C_DATA[23]                                                                                                                                                                                          ; Stuck at GND              ; audio_top:audio|avconf:avc|I2C_Controller:u0|SD[23]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                     ;
; audio_top:audio|avconf:avc|mI2C_DATA[19]                                                                                                                                                                                          ; Stuck at GND              ; audio_top:audio|avconf:avc|I2C_Controller:u0|SD[19]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                     ;
; audio_top:audio|avconf:avc|mI2C_DATA[17]                                                                                                                                                                                          ; Stuck at GND              ; audio_top:audio|avconf:avc|I2C_Controller:u0|SD[17]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                     ;
; audio_top:audio|avconf:avc|mI2C_DATA[16]                                                                                                                                                                                          ; Stuck at GND              ; audio_top:audio|avconf:avc|I2C_Controller:u0|SD[16]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                     ;
; PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                                                                                                                                     ; Stuck at GND              ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                                                                                                                                                                       ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 505   ;
; Number of registers using Synchronous Clear  ; 187   ;
; Number of registers using Synchronous Load   ; 128   ;
; Number of registers using Asynchronous Clear ; 73    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 286   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------+
; Inverted Register Statistics                                         ;
+------------------------------------------------------------+---------+
; Inverted Register                                          ; Fan out ;
+------------------------------------------------------------+---------+
; audio_top:audio|avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; 18      ;
; audio_top:audio|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; 17      ;
; audio_top:audio|avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; 21      ;
; audio_top:audio|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; 17      ;
; audio_top:audio|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; 12      ;
; audio_top:audio|avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; 11      ;
; audio_top:audio|avconf:avc|I2C_Controller:u0|SCLK          ; 3       ;
; audio_top:audio|avconf:avc|I2C_Controller:u0|END           ; 5       ;
; audio_top:audio|avconf:avc|I2C_Controller:u0|SDO           ; 4       ;
; Total number of inverted registers = 9                     ;         ;
+------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |processor|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[5]                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |processor|datapath:datapath|paddle_right[5]                                                                                                                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |processor|datapath:datapath|ball_xpos[2]                                                                                                                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |processor|datapath:datapath|ball_ypos[2]                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |processor|datapath:datapath|plot_y[3]                                                                                                                                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |processor|datapath:datapath|plot_x[2]                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |processor|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[2]                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processor|audio_top:audio|beepCount[22]                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |processor|audio_top:audio|square_wave_osc:osc|count[5]                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |processor|datapath:datapath|score[1]                                                                                                                                  ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |processor|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[12]                                                                           ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |processor|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[13]                                                                   ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |processor|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[1]                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |processor|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0]                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |processor|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                                                                                          ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |processor|audio_top:audio|avconf:avc|I2C_Controller:u0|SD_COUNTER[0]                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |processor|LCD_information:LCD|LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |processor|controller:controller|state                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |processor|datapath:datapath|image_ram:obstacle_mem|lpm_ram_dq:ImageMemory|altram:sram|altsyncram:ram_block|altsyncram_9ub1:auto_generated|mux_0nb:mux2|result_node[2] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |processor|LCD_information:LCD|LCD_message:lm|Mux5                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |processor|LCD_information:LCD|LCD_message:lm|Mux2                                                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |processor|datapath:datapath|yobs[6]                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |processor|controller:controller|next_state                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |processor|datapath:datapath|image_ram:obstacle_mem|comb                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; No         ; |processor|controller:controller|state                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:datapath|image_ram:obstacle_mem|lpm_ram_dq:ImageMemory|altram:sram|altsyncram:ram_block|altsyncram_9ub1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:controller ;
+-------------------+-------+----------------------------------------+
; Parameter Name    ; Value ; Type                                   ;
+-------------------+-------+----------------------------------------+
; UP                ; 00    ; Unsigned Binary                        ;
; DOWN              ; 01    ; Unsigned Binary                        ;
; LEFT              ; 10    ; Unsigned Binary                        ;
; RIGHT             ; 11    ; Unsigned Binary                        ;
; INIT              ; 00000 ; Unsigned Binary                        ;
; WAIT_TIMER        ; 00001 ; Unsigned Binary                        ;
; ERASE_LEFT_SIDE   ; 00010 ; Unsigned Binary                        ;
; BUFFER_ELS        ; 00011 ; Unsigned Binary                        ;
; MOVE_PADDLE_RIGHT ; 00100 ; Unsigned Binary                        ;
; DRAW_RIGHT_SIDE   ; 00101 ; Unsigned Binary                        ;
; BUFFER_DRS        ; 00110 ; Unsigned Binary                        ;
; ERASE_RIGHT_SIDE  ; 00111 ; Unsigned Binary                        ;
; BUFFER_ERS        ; 01000 ; Unsigned Binary                        ;
; MOVE_PADDLE_LEFT  ; 01001 ; Unsigned Binary                        ;
; DRAW_LEFT_SIDE    ; 01010 ; Unsigned Binary                        ;
; BUFFER_DLS        ; 01011 ; Unsigned Binary                        ;
; ERASE_BALL        ; 01100 ; Unsigned Binary                        ;
; BUFFER_EB         ; 01101 ; Unsigned Binary                        ;
; LOOK_LEFT         ; 01110 ; Unsigned Binary                        ;
; LOOK_RIGHT        ; 01111 ; Unsigned Binary                        ;
; TEST_X_OBSTACLE   ; 10000 ; Unsigned Binary                        ;
; CHANGE_BALL_XDIR  ; 10001 ; Unsigned Binary                        ;
; LOOK_UP           ; 10010 ; Unsigned Binary                        ;
; LOOK_DOWN         ; 10011 ; Unsigned Binary                        ;
; TEST_Y_OBSTACLE   ; 10100 ; Unsigned Binary                        ;
; SCORE_POINT       ; 10101 ; Unsigned Binary                        ;
; CHANGE_BALL_YDIR  ; 10110 ; Unsigned Binary                        ;
; DECREMENT_XPOS    ; 10111 ; Unsigned Binary                        ;
; INCREMENT_XPOS    ; 11000 ; Unsigned Binary                        ;
; DECREMENT_YPOS    ; 11001 ; Unsigned Binary                        ;
; INCREMENT_YPOS    ; 11010 ; Unsigned Binary                        ;
; DRAW_BALL         ; 11011 ; Unsigned Binary                        ;
; BUFFER_DB         ; 11100 ; Unsigned Binary                        ;
; GAME_OVER         ; 11101 ; Unsigned Binary                        ;
+-------------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; UP             ; 00    ; Unsigned Binary                       ;
; DOWN           ; 01    ; Unsigned Binary                       ;
; LEFT           ; 10    ; Unsigned Binary                       ;
; RIGHT          ; 11    ; Unsigned Binary                       ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|image_ram:obstacle_mem ;
+-------------------------+-------------------------------+-----------------------------+
; Parameter Name          ; Value                         ; Type                        ;
+-------------------------+-------------------------------+-----------------------------+
; RESOLUTION              ; 160x120                       ; String                      ;
; BITS_PER_COLOUR_CHANNEL ; 1                             ; Signed Integer              ;
; MONOCHROME              ; FALSE                         ; String                      ;
; BACKGROUND_IMAGE        ; breakout_background_shift.mif ; String                      ;
+-------------------------+-------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|image_ram:obstacle_mem|vga_address_translator:read_translator ;
+----------------+---------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                              ;
+----------------+---------+---------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                            ;
+----------------+---------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|image_ram:obstacle_mem|vga_address_translator:write_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                               ;
+----------------+---------+----------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                             ;
+----------------+---------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|image_ram:obstacle_mem|lpm_ram_dq:ImageMemory ;
+------------------------+-------------------------------+-----------------------------------------------------+
; Parameter Name         ; Value                         ; Type                                                ;
+------------------------+-------------------------------+-----------------------------------------------------+
; LPM_WIDTH              ; 3                             ; Signed Integer                                      ;
; LPM_WIDTHAD            ; 15                            ; Signed Integer                                      ;
; LPM_NUMWORDS           ; 19200                         ; Signed Integer                                      ;
; LPM_INDATA             ; REGISTERED                    ; Untyped                                             ;
; LPM_ADDRESS_CONTROL    ; REGISTERED                    ; Untyped                                             ;
; LPM_OUTDATA            ; UNREGISTERED                  ; Untyped                                             ;
; LPM_FILE               ; breakout_background_shift.mif ; Untyped                                             ;
; USE_EAB                ; ON                            ; Untyped                                             ;
; DEVICE_FAMILY          ; Cyclone IV E                  ; Untyped                                             ;
; CBXI_PARAMETER         ; NOTHING                       ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON                            ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF                           ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON                            ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF                           ; IGNORE_CASCADE                                      ;
+------------------------+-------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_top:audio|square_wave_osc:osc ;
+----------------+----------------------------------+------------------------------+
; Parameter Name ; Value                            ; Type                         ;
+----------------+----------------------------------+------------------------------+
; AMPLITUDE      ; 00000101111101011110000100000000 ; Unsigned Binary              ;
+----------------+----------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                      ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                            ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                           ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                        ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                                             ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                        ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                              ;
; lpm_width               ; 32           ; Signed Integer                                                                                                                                                              ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                                              ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_n441  ; Untyped                                                                                                                                                                     ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                         ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                               ;
; lpm_width               ; 32           ; Signed Integer                                                                                                                                                               ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                                               ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_n441  ; Untyped                                                                                                                                                                      ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                    ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                          ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                            ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                       ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                             ;
; lpm_width               ; 32           ; Signed Integer                                                                                                                                                             ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                                             ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                                             ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                    ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                                    ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_n441  ; Untyped                                                                                                                                                                    ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                        ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                              ;
; lpm_width               ; 32           ; Signed Integer                                                                                                                                                              ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                                              ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_n441  ; Untyped                                                                                                                                                                     ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_top:audio|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+--------------------------------------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                                                           ;
+-------------------------------+-------------------------------+--------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                                                        ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                                                        ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                                                        ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                                                        ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                                                        ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                                                        ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                                                        ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                                                        ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                                                        ;
; LOCK_HIGH                     ; 1                             ; Untyped                                                                        ;
; LOCK_LOW                      ; 1                             ; Untyped                                                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                                                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                                                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                                                        ;
; SKIP_VCO                      ; OFF                           ; Untyped                                                                        ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                                                        ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                                                        ;
; BANDWIDTH                     ; 0                             ; Untyped                                                                        ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                                                        ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                                                        ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                                                        ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                                                        ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                                                        ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                                                        ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                                                        ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                                                        ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                                                        ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                                                        ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                                                        ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                                                        ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                                                 ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                                                        ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                                                        ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                                                        ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                                                        ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                                                        ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                                                        ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                                                        ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                                                        ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                                                        ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                                                 ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                                                        ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                                                        ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                                                        ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                                                        ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                                                        ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                                                        ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                                                        ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                                                        ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                                                        ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                                                        ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                                                        ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                                                        ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                                                        ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                                                        ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                                                        ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                                                        ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                                                        ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                                                        ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                                                        ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                                                        ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                                                        ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                                                        ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                                                        ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                                                        ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                                                        ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                        ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                                                        ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                                                        ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                                                        ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                                                        ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                                                        ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                                                        ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                                                        ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                                                        ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                                                        ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                                                        ;
; VCO_MIN                       ; 0                             ; Untyped                                                                        ;
; VCO_MAX                       ; 0                             ; Untyped                                                                        ;
; VCO_CENTER                    ; 0                             ; Untyped                                                                        ;
; PFD_MIN                       ; 0                             ; Untyped                                                                        ;
; PFD_MAX                       ; 0                             ; Untyped                                                                        ;
; M_INITIAL                     ; 0                             ; Untyped                                                                        ;
; M                             ; 0                             ; Untyped                                                                        ;
; N                             ; 1                             ; Untyped                                                                        ;
; M2                            ; 1                             ; Untyped                                                                        ;
; N2                            ; 1                             ; Untyped                                                                        ;
; SS                            ; 1                             ; Untyped                                                                        ;
; C0_HIGH                       ; 0                             ; Untyped                                                                        ;
; C1_HIGH                       ; 0                             ; Untyped                                                                        ;
; C2_HIGH                       ; 0                             ; Untyped                                                                        ;
; C3_HIGH                       ; 0                             ; Untyped                                                                        ;
; C4_HIGH                       ; 0                             ; Untyped                                                                        ;
; C5_HIGH                       ; 0                             ; Untyped                                                                        ;
; C6_HIGH                       ; 0                             ; Untyped                                                                        ;
; C7_HIGH                       ; 0                             ; Untyped                                                                        ;
; C8_HIGH                       ; 0                             ; Untyped                                                                        ;
; C9_HIGH                       ; 0                             ; Untyped                                                                        ;
; C0_LOW                        ; 0                             ; Untyped                                                                        ;
; C1_LOW                        ; 0                             ; Untyped                                                                        ;
; C2_LOW                        ; 0                             ; Untyped                                                                        ;
; C3_LOW                        ; 0                             ; Untyped                                                                        ;
; C4_LOW                        ; 0                             ; Untyped                                                                        ;
; C5_LOW                        ; 0                             ; Untyped                                                                        ;
; C6_LOW                        ; 0                             ; Untyped                                                                        ;
; C7_LOW                        ; 0                             ; Untyped                                                                        ;
; C8_LOW                        ; 0                             ; Untyped                                                                        ;
; C9_LOW                        ; 0                             ; Untyped                                                                        ;
; C0_INITIAL                    ; 0                             ; Untyped                                                                        ;
; C1_INITIAL                    ; 0                             ; Untyped                                                                        ;
; C2_INITIAL                    ; 0                             ; Untyped                                                                        ;
; C3_INITIAL                    ; 0                             ; Untyped                                                                        ;
; C4_INITIAL                    ; 0                             ; Untyped                                                                        ;
; C5_INITIAL                    ; 0                             ; Untyped                                                                        ;
; C6_INITIAL                    ; 0                             ; Untyped                                                                        ;
; C7_INITIAL                    ; 0                             ; Untyped                                                                        ;
; C8_INITIAL                    ; 0                             ; Untyped                                                                        ;
; C9_INITIAL                    ; 0                             ; Untyped                                                                        ;
; C0_MODE                       ; BYPASS                        ; Untyped                                                                        ;
; C1_MODE                       ; BYPASS                        ; Untyped                                                                        ;
; C2_MODE                       ; BYPASS                        ; Untyped                                                                        ;
; C3_MODE                       ; BYPASS                        ; Untyped                                                                        ;
; C4_MODE                       ; BYPASS                        ; Untyped                                                                        ;
; C5_MODE                       ; BYPASS                        ; Untyped                                                                        ;
; C6_MODE                       ; BYPASS                        ; Untyped                                                                        ;
; C7_MODE                       ; BYPASS                        ; Untyped                                                                        ;
; C8_MODE                       ; BYPASS                        ; Untyped                                                                        ;
; C9_MODE                       ; BYPASS                        ; Untyped                                                                        ;
; C0_PH                         ; 0                             ; Untyped                                                                        ;
; C1_PH                         ; 0                             ; Untyped                                                                        ;
; C2_PH                         ; 0                             ; Untyped                                                                        ;
; C3_PH                         ; 0                             ; Untyped                                                                        ;
; C4_PH                         ; 0                             ; Untyped                                                                        ;
; C5_PH                         ; 0                             ; Untyped                                                                        ;
; C6_PH                         ; 0                             ; Untyped                                                                        ;
; C7_PH                         ; 0                             ; Untyped                                                                        ;
; C8_PH                         ; 0                             ; Untyped                                                                        ;
; C9_PH                         ; 0                             ; Untyped                                                                        ;
; L0_HIGH                       ; 1                             ; Untyped                                                                        ;
; L1_HIGH                       ; 1                             ; Untyped                                                                        ;
; G0_HIGH                       ; 1                             ; Untyped                                                                        ;
; G1_HIGH                       ; 1                             ; Untyped                                                                        ;
; G2_HIGH                       ; 1                             ; Untyped                                                                        ;
; G3_HIGH                       ; 1                             ; Untyped                                                                        ;
; E0_HIGH                       ; 1                             ; Untyped                                                                        ;
; E1_HIGH                       ; 1                             ; Untyped                                                                        ;
; E2_HIGH                       ; 1                             ; Untyped                                                                        ;
; E3_HIGH                       ; 1                             ; Untyped                                                                        ;
; L0_LOW                        ; 1                             ; Untyped                                                                        ;
; L1_LOW                        ; 1                             ; Untyped                                                                        ;
; G0_LOW                        ; 1                             ; Untyped                                                                        ;
; G1_LOW                        ; 1                             ; Untyped                                                                        ;
; G2_LOW                        ; 1                             ; Untyped                                                                        ;
; G3_LOW                        ; 1                             ; Untyped                                                                        ;
; E0_LOW                        ; 1                             ; Untyped                                                                        ;
; E1_LOW                        ; 1                             ; Untyped                                                                        ;
; E2_LOW                        ; 1                             ; Untyped                                                                        ;
; E3_LOW                        ; 1                             ; Untyped                                                                        ;
; L0_INITIAL                    ; 1                             ; Untyped                                                                        ;
; L1_INITIAL                    ; 1                             ; Untyped                                                                        ;
; G0_INITIAL                    ; 1                             ; Untyped                                                                        ;
; G1_INITIAL                    ; 1                             ; Untyped                                                                        ;
; G2_INITIAL                    ; 1                             ; Untyped                                                                        ;
; G3_INITIAL                    ; 1                             ; Untyped                                                                        ;
; E0_INITIAL                    ; 1                             ; Untyped                                                                        ;
; E1_INITIAL                    ; 1                             ; Untyped                                                                        ;
; E2_INITIAL                    ; 1                             ; Untyped                                                                        ;
; E3_INITIAL                    ; 1                             ; Untyped                                                                        ;
; L0_MODE                       ; BYPASS                        ; Untyped                                                                        ;
; L1_MODE                       ; BYPASS                        ; Untyped                                                                        ;
; G0_MODE                       ; BYPASS                        ; Untyped                                                                        ;
; G1_MODE                       ; BYPASS                        ; Untyped                                                                        ;
; G2_MODE                       ; BYPASS                        ; Untyped                                                                        ;
; G3_MODE                       ; BYPASS                        ; Untyped                                                                        ;
; E0_MODE                       ; BYPASS                        ; Untyped                                                                        ;
; E1_MODE                       ; BYPASS                        ; Untyped                                                                        ;
; E2_MODE                       ; BYPASS                        ; Untyped                                                                        ;
; E3_MODE                       ; BYPASS                        ; Untyped                                                                        ;
; L0_PH                         ; 0                             ; Untyped                                                                        ;
; L1_PH                         ; 0                             ; Untyped                                                                        ;
; G0_PH                         ; 0                             ; Untyped                                                                        ;
; G1_PH                         ; 0                             ; Untyped                                                                        ;
; G2_PH                         ; 0                             ; Untyped                                                                        ;
; G3_PH                         ; 0                             ; Untyped                                                                        ;
; E0_PH                         ; 0                             ; Untyped                                                                        ;
; E1_PH                         ; 0                             ; Untyped                                                                        ;
; E2_PH                         ; 0                             ; Untyped                                                                        ;
; E3_PH                         ; 0                             ; Untyped                                                                        ;
; M_PH                          ; 0                             ; Untyped                                                                        ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                                                        ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                                                        ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                                                        ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                                                        ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                                                        ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                                                        ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                                                        ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                                                        ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                                                        ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                                                        ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                                                        ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                                                        ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                                                        ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                                                        ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                                                        ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                                                        ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                                                        ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                                                        ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                                                        ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                                                        ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                                                        ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                                                        ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                                                        ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                                                        ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                                                        ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                                                        ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                                                        ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                                                        ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                                                        ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                                                        ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                                                        ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                                                        ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                                                        ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                                                        ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                                                        ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                                                        ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                                                        ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                                                        ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                                                        ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                                                        ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                                                        ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                                                        ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                                                        ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                                                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                                                        ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                                                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                                                        ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                                                        ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                                                        ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                                                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                                                        ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                                                        ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                                                        ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                                                        ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                                                        ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                                                        ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                                                        ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                                                        ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                                                        ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                                                        ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                                                        ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                                                        ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                                                        ;
; CBXI_PARAMETER                ; NOTHING                       ; Untyped                                                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                                                        ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                                                        ;
; DEVICE_FAMILY                 ; Cyclone IV E                  ; Untyped                                                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                                                 ;
+-------------------------------+-------------------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_top:audio|avconf:avc ;
+-----------------+-----------+-------------------------------------------+
; Parameter Name  ; Value     ; Type                                      ;
+-----------------+-----------+-------------------------------------------+
; USE_MIC_INPUT   ; 0         ; Unsigned Binary                           ;
; AUD_LINE_IN_LC  ; 000011000 ; Unsigned Binary                           ;
; AUD_LINE_IN_RC  ; 000011000 ; Unsigned Binary                           ;
; AUD_LINE_OUT_LC ; 001110111 ; Unsigned Binary                           ;
; AUD_LINE_OUT_RC ; 001110111 ; Unsigned Binary                           ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary                           ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                           ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                           ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary                           ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                           ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                           ;
; CLK_Freq        ; 50000000  ; Signed Integer                            ;
; I2C_Freq        ; 20000     ; Signed Integer                            ;
; LUT_SIZE        ; 50        ; Signed Integer                            ;
; SET_LIN_L       ; 0         ; Signed Integer                            ;
; SET_LIN_R       ; 1         ; Signed Integer                            ;
; SET_HEAD_L      ; 2         ; Signed Integer                            ;
; SET_HEAD_R      ; 3         ; Signed Integer                            ;
; A_PATH_CTRL     ; 4         ; Signed Integer                            ;
; D_PATH_CTRL     ; 5         ; Signed Integer                            ;
; POWER_ON        ; 6         ; Signed Integer                            ;
; SET_FORMAT      ; 7         ; Signed Integer                            ;
; SAMPLE_CTRL     ; 8         ; Signed Integer                            ;
; SET_ACTIVE      ; 9         ; Signed Integer                            ;
; SET_VIDEO       ; 10        ; Signed Integer                            ;
+-----------------+-----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Controller:PS2 ;
+------------------+-------+--------------------------------------+
; Parameter Name   ; Value ; Type                                 ;
+------------------+-------+--------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                       ;
+------------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                               ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                               ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                               ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                               ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                               ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                               ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                               ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                               ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                               ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                               ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                               ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keycode_recognizer:key ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; S_START        ; 000   ; Unsigned Binary                            ;
; S_F0           ; 001   ; Unsigned Binary                            ;
; S_E0           ; 010   ; Unsigned Binary                            ;
; S_E0F0         ; 011   ; Unsigned Binary                            ;
; S_XX           ; 100   ; Unsigned Binary                            ;
; S_F0XX         ; 101   ; Unsigned Binary                            ;
; S_E0XX         ; 110   ; Unsigned Binary                            ;
; S_E0F0XX       ; 111   ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_information:LCD|LCD_Display:u1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; HOLD           ; 0000  ; Unsigned Binary                                        ;
; FUNC_SET       ; 0001  ; Unsigned Binary                                        ;
; DISPLAY_ON     ; 0010  ; Unsigned Binary                                        ;
; MODE_SET       ; 0011  ; Unsigned Binary                                        ;
; Print_String   ; 0100  ; Unsigned Binary                                        ;
; LINE2          ; 0101  ; Unsigned Binary                                        ;
; RETURN_HOME    ; 0110  ; Unsigned Binary                                        ;
; DROP_LCD_E     ; 0111  ; Unsigned Binary                                        ;
; RESET1         ; 1000  ; Unsigned Binary                                        ;
; RESET2         ; 1001  ; Unsigned Binary                                        ;
; RESET3         ; 1010  ; Unsigned Binary                                        ;
; DISPLAY_OFF    ; 1011  ; Unsigned Binary                                        ;
; DISPLAY_CLEAR  ; 1100  ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                          ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                    ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                                        ;
; Entity Instance            ; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                                       ;
; Entity Instance            ; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                                       ;
; Entity Instance            ; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                                       ;
; Entity Instance            ; audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                                       ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                      ;
+-------------------------------+---------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                             ;
+-------------------------------+---------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                                 ;
; Entity Instance               ; audio_top:audio|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                            ;
;     -- PLL_TYPE               ; AUTO                                                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                 ;
+-------------------------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LCD_information:LCD"                                                                                                                          ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                       ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; raddr ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "raddr[4..1]" will be connected to GND. ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keycode_recognizer:key"                                                                      ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; ext           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; keycode_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Controller:PS2"                                                                                                                                                   ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_top:audio|avconf:avc|I2C_Controller:u0"                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_top:audio|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+--------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                  ;
+--------+--------+----------+--------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                                   ;
; locked ; Output ; Info     ; Explicitly unconnected                                                   ;
+--------+--------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"              ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"         ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_top:audio|Audio_Controller:Audio_Controller"                                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; clear_audio_in_memory  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; read_audio_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clear_audio_out_memory ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; left_channel_audio_in  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; right_channel_audio_in ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; audio_in_available     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 73                          ;
; cycloneiii_ff         ; 505                         ;
;     CLR               ; 22                          ;
;     CLR SCLR          ; 36                          ;
;     ENA               ; 113                         ;
;     ENA CLR           ; 9                           ;
;     ENA CLR SLD       ; 6                           ;
;     ENA SCLR          ; 45                          ;
;     ENA SCLR SLD      ; 31                          ;
;     ENA SLD           ; 82                          ;
;     SCLR              ; 75                          ;
;     SLD               ; 9                           ;
;     plain             ; 77                          ;
; cycloneiii_io_obuf    ; 14                          ;
; cycloneiii_lcell_comb ; 1000                        ;
;     arith             ; 284                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 230                         ;
;         3 data inputs ; 53                          ;
;     normal            ; 716                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 38                          ;
;         2 data inputs ; 97                          ;
;         3 data inputs ; 183                         ;
;         4 data inputs ; 394                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 73                          ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 3.30                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue May 01 15:52:37 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off breakout -c breakout_de2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file verilog/keyboard/ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: N:/Veralog/1/Final Project 4-28/verilog/keyboard/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file verilog/keyboard/keycode_recognizer.v
    Info (12023): Found entity 1: keycode_recognizer File: N:/Veralog/1/Final Project 4-28/verilog/keyboard/keycode_recognizer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/keyboard/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: N:/Veralog/1/Final Project 4-28/verilog/keyboard/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file verilog/keyboard/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: N:/Veralog/1/Final Project 4-28/verilog/keyboard/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file audio/square_wave_osc.v
    Info (12023): Found entity 1: square_wave_osc File: N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: N:/Veralog/1/Final Project 4-28/audio/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file audio/avconf.v
    Info (12023): Found entity 1: avconf File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio/audio_controller.v
    Info (12023): Found entity 1: Audio_Controller File: N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file audio/audio_clock.v
    Info (12023): Found entity 1: Audio_Clock File: N:/Veralog/1/Final Project 4-28/audio/Audio_Clock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Clock_Edge.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file audio/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_Out_Serializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_Bit_Counter.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file verilog/vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: N:/Veralog/1/Final Project 4-28/verilog/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file verilog/vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: N:/Veralog/1/Final Project 4-28/verilog/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file verilog/vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: N:/Veralog/1/Final Project 4-28/verilog/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file verilog/vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: N:/Veralog/1/Final Project 4-28/verilog/vga_adapter/vga_adapter.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file verilog/register_n.v
    Info (12023): Found entity 1: register_n File: N:/Veralog/1/Final Project 4-28/verilog/register_n.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/processor.v
    Info (12023): Found entity 1: processor File: N:/Veralog/1/Final Project 4-28/verilog/processor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/image_ram.v
    Info (12023): Found entity 1: image_ram File: N:/Veralog/1/Final Project 4-28/verilog/image_ram.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/datapath_tb.v
    Info (12023): Found entity 1: datapath_tb File: N:/Veralog/1/Final Project 4-28/verilog/datapath_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file verilog/datapath.v
    Info (12023): Found entity 1: datapath File: N:/Veralog/1/Final Project 4-28/verilog/datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/controller.v
    Info (12023): Found entity 1: controller File: N:/Veralog/1/Final Project 4-28/verilog/controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/breakout_de2.v
    Info (12023): Found entity 1: breakout_DE2 File: N:/Veralog/1/Final Project 4-28/verilog/breakout_DE2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/processor_tb.v
    Info (12023): Found entity 1: processor_tb File: N:/Veralog/1/Final Project 4-28/verilog/processor_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file verilog/audio_top.v
    Info (12023): Found entity 1: audio_top File: N:/Veralog/1/Final Project 4-28/verilog/audio_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/bin_to_dec.v
    Info (12023): Found entity 1: bin_to_dec File: N:/Veralog/1/Final Project 4-28/verilog/bin_to_dec.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/disp.v
    Info (12023): Found entity 1: disp File: N:/Veralog/1/Final Project 4-28/verilog/disp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/lcd display/lcd_display.v
    Info (12023): Found entity 1: LCD_Display File: N:/Veralog/1/Final Project 4-28/verilog/LCD Display/LCD_Display.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file verilog/lcd display/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: N:/Veralog/1/Final Project 4-28/verilog/LCD Display/Reset_Delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/lcd display/lcd_message.v
    Info (12023): Found entity 1: LCD_message File: N:/Veralog/1/Final Project 4-28/verilog/LCD Display/LCD_message.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/lcd display/lcd_information.v
    Info (12023): Found entity 1: LCD_information File: N:/Veralog/1/Final Project 4-28/verilog/LCD Display/LCD_information.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at processor.v(105): created implicit net for "en_score" File: N:/Veralog/1/Final Project 4-28/verilog/processor.v Line: 105
Warning (10236): Verilog HDL Implicit Net warning at processor.v(106): created implicit net for "s_score" File: N:/Veralog/1/Final Project 4-28/verilog/processor.v Line: 106
Warning (10236): Verilog HDL Implicit Net warning at processor.v(126): created implicit net for "paddle_left_limit" File: N:/Veralog/1/Final Project 4-28/verilog/processor.v Line: 126
Warning (10236): Verilog HDL Implicit Net warning at processor.v(127): created implicit net for "paddle_right_limit" File: N:/Veralog/1/Final Project 4-28/verilog/processor.v Line: 127
Warning (10236): Verilog HDL Implicit Net warning at processor.v(279): created implicit net for "raddr" File: N:/Veralog/1/Final Project 4-28/verilog/processor.v Line: 279
Critical Warning (10846): Verilog HDL Instantiation warning at breakout_DE2.v(100): instance has no name File: N:/Veralog/1/Final Project 4-28/verilog/breakout_DE2.v Line: 100
Info (12127): Elaborating entity "processor" for the top level hierarchy
Warning (10034): Output port "LEDG[2]" at processor.v(14) has no driver File: N:/Veralog/1/Final Project 4-28/verilog/processor.v Line: 14
Info (12128): Elaborating entity "controller" for hierarchy "controller:controller" File: N:/Veralog/1/Final Project 4-28/verilog/processor.v Line: 128
Warning (10240): Verilog HDL Always Construct warning at controller.v(113): inferring latch(es) for variable "en_color", which holds its previous value in one or more paths through the always construct File: N:/Veralog/1/Final Project 4-28/verilog/controller.v Line: 113
Info (10041): Inferred latch for "en_color" at controller.v(113) File: N:/Veralog/1/Final Project 4-28/verilog/controller.v Line: 113
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:datapath" File: N:/Veralog/1/Final Project 4-28/verilog/processor.v Line: 174
Warning (10230): Verilog HDL assignment warning at datapath.v(99): truncated value with size 32 to match size of target (9) File: N:/Veralog/1/Final Project 4-28/verilog/datapath.v Line: 99
Warning (10230): Verilog HDL assignment warning at datapath.v(111): truncated value with size 32 to match size of target (8) File: N:/Veralog/1/Final Project 4-28/verilog/datapath.v Line: 111
Warning (10230): Verilog HDL assignment warning at datapath.v(113): truncated value with size 32 to match size of target (8) File: N:/Veralog/1/Final Project 4-28/verilog/datapath.v Line: 113
Warning (10230): Verilog HDL assignment warning at datapath.v(126): truncated value with size 32 to match size of target (8) File: N:/Veralog/1/Final Project 4-28/verilog/datapath.v Line: 126
Warning (10230): Verilog HDL assignment warning at datapath.v(127): truncated value with size 32 to match size of target (8) File: N:/Veralog/1/Final Project 4-28/verilog/datapath.v Line: 127
Warning (10230): Verilog HDL assignment warning at datapath.v(135): truncated value with size 32 to match size of target (8) File: N:/Veralog/1/Final Project 4-28/verilog/datapath.v Line: 135
Warning (10230): Verilog HDL assignment warning at datapath.v(136): truncated value with size 32 to match size of target (8) File: N:/Veralog/1/Final Project 4-28/verilog/datapath.v Line: 136
Warning (10230): Verilog HDL assignment warning at datapath.v(180): truncated value with size 32 to match size of target (8) File: N:/Veralog/1/Final Project 4-28/verilog/datapath.v Line: 180
Warning (10230): Verilog HDL assignment warning at datapath.v(182): truncated value with size 32 to match size of target (8) File: N:/Veralog/1/Final Project 4-28/verilog/datapath.v Line: 182
Warning (10230): Verilog HDL assignment warning at datapath.v(183): truncated value with size 32 to match size of target (8) File: N:/Veralog/1/Final Project 4-28/verilog/datapath.v Line: 183
Warning (10230): Verilog HDL assignment warning at datapath.v(191): truncated value with size 32 to match size of target (7) File: N:/Veralog/1/Final Project 4-28/verilog/datapath.v Line: 191
Warning (10230): Verilog HDL assignment warning at datapath.v(192): truncated value with size 32 to match size of target (7) File: N:/Veralog/1/Final Project 4-28/verilog/datapath.v Line: 192
Warning (10230): Verilog HDL assignment warning at datapath.v(199): truncated value with size 32 to match size of target (26) File: N:/Veralog/1/Final Project 4-28/verilog/datapath.v Line: 199
Warning (10230): Verilog HDL assignment warning at datapath.v(219): truncated value with size 32 to match size of target (8) File: N:/Veralog/1/Final Project 4-28/verilog/datapath.v Line: 219
Warning (10230): Verilog HDL assignment warning at datapath.v(225): truncated value with size 32 to match size of target (7) File: N:/Veralog/1/Final Project 4-28/verilog/datapath.v Line: 225
Info (12128): Elaborating entity "image_ram" for hierarchy "datapath:datapath|image_ram:obstacle_mem" File: N:/Veralog/1/Final Project 4-28/verilog/datapath.v Line: 267
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "datapath:datapath|image_ram:obstacle_mem|vga_address_translator:read_translator" File: N:/Veralog/1/Final Project 4-28/verilog/image_ram.v Line: 36
Info (12128): Elaborating entity "lpm_ram_dq" for hierarchy "datapath:datapath|image_ram:obstacle_mem|lpm_ram_dq:ImageMemory" File: N:/Veralog/1/Final Project 4-28/verilog/image_ram.v Line: 54
Info (12130): Elaborated megafunction instantiation "datapath:datapath|image_ram:obstacle_mem|lpm_ram_dq:ImageMemory" File: N:/Veralog/1/Final Project 4-28/verilog/image_ram.v Line: 54
Info (12133): Instantiated megafunction "datapath:datapath|image_ram:obstacle_mem|lpm_ram_dq:ImageMemory" with the following parameter: File: N:/Veralog/1/Final Project 4-28/verilog/image_ram.v Line: 54
    Info (12134): Parameter "lpm_width" = "3"
    Info (12134): Parameter "lpm_widthad" = "15"
    Info (12134): Parameter "lpm_numwords" = "19200"
    Info (12134): Parameter "lpm_outdata" = "UNREGISTERED"
    Info (12134): Parameter "lpm_file" = "breakout_background_shift.mif"
Info (12128): Elaborating entity "altram" for hierarchy "datapath:datapath|image_ram:obstacle_mem|lpm_ram_dq:ImageMemory|altram:sram" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf Line: 106
Warning (287001): Assertion warning: altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.tdf Line: 212
Info (12131): Elaborated megafunction instantiation "datapath:datapath|image_ram:obstacle_mem|lpm_ram_dq:ImageMemory|altram:sram", which is child of megafunction instantiation "datapath:datapath|image_ram:obstacle_mem|lpm_ram_dq:ImageMemory" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf Line: 106
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:datapath|image_ram:obstacle_mem|lpm_ram_dq:ImageMemory|altram:sram|altsyncram:ram_block" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.tdf Line: 103
Info (12131): Elaborated megafunction instantiation "datapath:datapath|image_ram:obstacle_mem|lpm_ram_dq:ImageMemory|altram:sram|altsyncram:ram_block", which is child of megafunction instantiation "datapath:datapath|image_ram:obstacle_mem|lpm_ram_dq:ImageMemory" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.tdf Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9ub1.tdf
    Info (12023): Found entity 1: altsyncram_9ub1 File: N:/Veralog/1/Final Project 4-28/db/altsyncram_9ub1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_9ub1" for hierarchy "datapath:datapath|image_ram:obstacle_mem|lpm_ram_dq:ImageMemory|altram:sram|altsyncram:ram_block|altsyncram_9ub1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf
    Info (12023): Found entity 1: decode_lsa File: N:/Veralog/1/Final Project 4-28/db/decode_lsa.tdf Line: 23
Info (12128): Elaborating entity "decode_lsa" for hierarchy "datapath:datapath|image_ram:obstacle_mem|lpm_ram_dq:ImageMemory|altram:sram|altsyncram:ram_block|altsyncram_9ub1:auto_generated|decode_lsa:decode3" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_9ub1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf
    Info (12023): Found entity 1: decode_e8a File: N:/Veralog/1/Final Project 4-28/db/decode_e8a.tdf Line: 23
Info (12128): Elaborating entity "decode_e8a" for hierarchy "datapath:datapath|image_ram:obstacle_mem|lpm_ram_dq:ImageMemory|altram:sram|altsyncram:ram_block|altsyncram_9ub1:auto_generated|decode_e8a:rden_decode" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_9ub1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf
    Info (12023): Found entity 1: mux_0nb File: N:/Veralog/1/Final Project 4-28/db/mux_0nb.tdf Line: 23
Info (12128): Elaborating entity "mux_0nb" for hierarchy "datapath:datapath|image_ram:obstacle_mem|lpm_ram_dq:ImageMemory|altram:sram|altsyncram:ram_block|altsyncram_9ub1:auto_generated|mux_0nb:mux2" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_9ub1.tdf Line: 46
Info (12128): Elaborating entity "audio_top" for hierarchy "audio_top:audio" File: N:/Veralog/1/Final Project 4-28/verilog/processor.v Line: 189
Info (12128): Elaborating entity "square_wave_osc" for hierarchy "audio_top:audio|square_wave_osc:osc" File: N:/Veralog/1/Final Project 4-28/verilog/audio_top.v Line: 52
Warning (10230): Verilog HDL assignment warning at square_wave_osc.v(30): truncated value with size 32 to match size of target (20) File: N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v Line: 30
Info (10041): Inferred latch for "HALF_WAVELENGTH[0]" at square_wave_osc.v(15) File: N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v Line: 15
Info (10041): Inferred latch for "HALF_WAVELENGTH[1]" at square_wave_osc.v(15) File: N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v Line: 15
Info (10041): Inferred latch for "HALF_WAVELENGTH[2]" at square_wave_osc.v(15) File: N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v Line: 15
Info (10041): Inferred latch for "HALF_WAVELENGTH[3]" at square_wave_osc.v(15) File: N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v Line: 15
Info (10041): Inferred latch for "HALF_WAVELENGTH[4]" at square_wave_osc.v(15) File: N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v Line: 15
Info (10041): Inferred latch for "HALF_WAVELENGTH[5]" at square_wave_osc.v(15) File: N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v Line: 15
Info (10041): Inferred latch for "HALF_WAVELENGTH[6]" at square_wave_osc.v(15) File: N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v Line: 15
Info (10041): Inferred latch for "HALF_WAVELENGTH[7]" at square_wave_osc.v(15) File: N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v Line: 15
Info (10041): Inferred latch for "HALF_WAVELENGTH[8]" at square_wave_osc.v(15) File: N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v Line: 15
Info (10041): Inferred latch for "HALF_WAVELENGTH[9]" at square_wave_osc.v(15) File: N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v Line: 15
Info (10041): Inferred latch for "HALF_WAVELENGTH[10]" at square_wave_osc.v(15) File: N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v Line: 15
Info (10041): Inferred latch for "HALF_WAVELENGTH[11]" at square_wave_osc.v(15) File: N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v Line: 15
Info (10041): Inferred latch for "HALF_WAVELENGTH[12]" at square_wave_osc.v(15) File: N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v Line: 15
Info (10041): Inferred latch for "HALF_WAVELENGTH[13]" at square_wave_osc.v(15) File: N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v Line: 15
Info (10041): Inferred latch for "HALF_WAVELENGTH[14]" at square_wave_osc.v(15) File: N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v Line: 15
Info (10041): Inferred latch for "HALF_WAVELENGTH[15]" at square_wave_osc.v(15) File: N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v Line: 15
Info (10041): Inferred latch for "HALF_WAVELENGTH[16]" at square_wave_osc.v(15) File: N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v Line: 15
Info (10041): Inferred latch for "HALF_WAVELENGTH[17]" at square_wave_osc.v(15) File: N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v Line: 15
Info (10041): Inferred latch for "HALF_WAVELENGTH[18]" at square_wave_osc.v(15) File: N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v Line: 15
Info (10041): Inferred latch for "HALF_WAVELENGTH[19]" at square_wave_osc.v(15) File: N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v Line: 15
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "audio_top:audio|Audio_Controller:Audio_Controller" File: N:/Veralog/1/Final Project 4-28/verilog/audio_top.v Line: 70
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v Line: 182
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v Line: 237
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v Line: 159
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v Line: 181
Info (12128): Elaborating entity "scfifo" for hierarchy "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v Line: 115
Info (12130): Elaborated megafunction instantiation "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v Line: 115
Info (12133): Instantiated megafunction "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v Line: 115
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_n441.tdf
    Info (12023): Found entity 1: scfifo_n441 File: N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf Line: 25
Info (12128): Elaborating entity "scfifo_n441" for hierarchy "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_as31.tdf
    Info (12023): Found entity 1: a_dpfifo_as31 File: N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_as31" for hierarchy "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo" File: N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7tb1.tdf
    Info (12023): Found entity 1: altsyncram_7tb1 File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7tb1" for hierarchy "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram" File: N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf
    Info (12023): Found entity 1: cmpr_ks8 File: N:/Veralog/1/Final Project 4-28/db/cmpr_ks8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:almost_full_comparer" File: N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf Line: 55
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:three_comparison" File: N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf
    Info (12023): Found entity 1: cntr_v9b File: N:/Veralog/1/Final Project 4-28/db/cntr_v9b.tdf Line: 26
Info (12128): Elaborating entity "cntr_v9b" for hierarchy "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb" File: N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf
    Info (12023): Found entity 1: cntr_ca7 File: N:/Veralog/1/Final Project 4-28/db/cntr_ca7.tdf Line: 26
Info (12128): Elaborating entity "cntr_ca7" for hierarchy "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter" File: N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf
    Info (12023): Found entity 1: cntr_0ab File: N:/Veralog/1/Final Project 4-28/db/cntr_0ab.tdf Line: 26
Info (12128): Elaborating entity "cntr_0ab" for hierarchy "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr" File: N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf Line: 59
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v Line: 265
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "audio_top:audio|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" File: N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v Line: 277
Info (12128): Elaborating entity "altpll" for hierarchy "audio_top:audio|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: N:/Veralog/1/Final Project 4-28/audio/Audio_Clock.v Line: 94
Info (12130): Elaborated megafunction instantiation "audio_top:audio|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: N:/Veralog/1/Final Project 4-28/audio/Audio_Clock.v Line: 94
Info (12133): Instantiated megafunction "audio_top:audio|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter: File: N:/Veralog/1/Final Project 4-28/audio/Audio_Clock.v Line: 94
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "avconf" for hierarchy "audio_top:audio|avconf:avc" File: N:/Veralog/1/Final Project 4-28/verilog/audio_top.v Line: 77
Warning (10230): Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16) File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 68
Warning (10230): Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6) File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 119
Warning (10270): Verilog HDL Case Statement warning at avconf.v(130): incomplete case statement has no default case item File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 130
Warning (10240): Verilog HDL Always Construct warning at avconf.v(130): inferring latch(es) for variable "LUT_DATA", which holds its previous value in one or more paths through the always construct File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[0]" at avconf.v(130) File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[1]" at avconf.v(130) File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[2]" at avconf.v(130) File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[3]" at avconf.v(130) File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[4]" at avconf.v(130) File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[5]" at avconf.v(130) File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[6]" at avconf.v(130) File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[7]" at avconf.v(130) File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[8]" at avconf.v(130) File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[9]" at avconf.v(130) File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[10]" at avconf.v(130) File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[11]" at avconf.v(130) File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[12]" at avconf.v(130) File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[13]" at avconf.v(130) File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[14]" at avconf.v(130) File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[15]" at avconf.v(130) File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 130
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "audio_top:audio|avconf:avc|I2C_Controller:u0" File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 84
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: N:/Veralog/1/Final Project 4-28/audio/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1) File: N:/Veralog/1/Final Project 4-28/audio/I2C_Controller.v Line: 77
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6) File: N:/Veralog/1/Final Project 4-28/audio/I2C_Controller.v Line: 90
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "PS2_Controller:PS2" File: N:/Veralog/1/Final Project 4-28/verilog/processor.v Line: 216
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In" File: N:/Veralog/1/Final Project 4-28/verilog/keyboard/PS2_Controller.v Line: 246
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: N:/Veralog/1/Final Project 4-28/verilog/keyboard/PS2_Controller.v Line: 266
Info (12128): Elaborating entity "keycode_recognizer" for hierarchy "keycode_recognizer:key" File: N:/Veralog/1/Final Project 4-28/verilog/processor.v Line: 227
Info (12128): Elaborating entity "bin_to_dec" for hierarchy "bin_to_dec:conv" File: N:/Veralog/1/Final Project 4-28/verilog/processor.v Line: 247
Warning (10230): Verilog HDL assignment warning at bin_to_dec.v(27): truncated value with size 32 to match size of target (4) File: N:/Veralog/1/Final Project 4-28/verilog/bin_to_dec.v Line: 27
Warning (10230): Verilog HDL assignment warning at bin_to_dec.v(25): truncated value with size 32 to match size of target (4) File: N:/Veralog/1/Final Project 4-28/verilog/bin_to_dec.v Line: 25
Info (12128): Elaborating entity "disp" for hierarchy "disp:disp100" File: N:/Veralog/1/Final Project 4-28/verilog/processor.v Line: 254
Info (12128): Elaborating entity "LCD_information" for hierarchy "LCD_information:LCD" File: N:/Veralog/1/Final Project 4-28/verilog/processor.v Line: 280
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "LCD_information:LCD|Reset_Delay:r0" File: N:/Veralog/1/Final Project 4-28/verilog/LCD Display/LCD_information.v Line: 23
Info (12128): Elaborating entity "LCD_message" for hierarchy "LCD_information:LCD|LCD_message:lm" File: N:/Veralog/1/Final Project 4-28/verilog/LCD Display/LCD_information.v Line: 29
Info (12128): Elaborating entity "LCD_Display" for hierarchy "LCD_information:LCD|LCD_Display:u1" File: N:/Veralog/1/Final Project 4-28/verilog/LCD Display/LCD_information.v Line: 42
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[0]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 38
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[1]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 68
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[2]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 98
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[3]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 128
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[4]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 158
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[5]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 188
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[6]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 218
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[7]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 248
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[8]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 278
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[9]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 308
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[10]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 338
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[11]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 368
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[12]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 398
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[13]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 428
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[14]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 458
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[15]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 488
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[16]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 518
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[17]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 548
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[18]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 578
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[19]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 608
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[20]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 638
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[21]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 668
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[22]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 698
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[23]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 728
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[24]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 758
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[25]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 788
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[26]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 818
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[27]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 848
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[28]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 878
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[29]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 908
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[30]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 938
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[31]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 968
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[0]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 38
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[1]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 68
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[2]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 98
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[3]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 128
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[4]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 158
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[5]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 188
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[6]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 218
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[7]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 248
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[8]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 278
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[9]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 308
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[10]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 338
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[11]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 368
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[12]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 398
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[13]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 428
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[14]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 458
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[15]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 488
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[16]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 518
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[17]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 548
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[18]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 578
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[19]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 608
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[20]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 638
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[21]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 668
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[22]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 698
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[23]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 728
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[24]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 758
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[25]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 788
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[26]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 818
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[27]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 848
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[28]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 878
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[29]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 908
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[30]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 938
        Warning (14320): Synthesized away node "audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[31]" File: N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf Line: 968
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch audio_top:audio|avconf:avc|LUT_DATA[8] has unsafe behavior File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal audio_top:audio|avconf:avc|LUT_INDEX[4] File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 97
Warning (13012): Latch audio_top:audio|avconf:avc|LUT_DATA[2] has unsafe behavior File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal audio_top:audio|avconf:avc|LUT_INDEX[5] File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 97
Warning (13012): Latch audio_top:audio|avconf:avc|LUT_DATA[9] has unsafe behavior File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal audio_top:audio|avconf:avc|LUT_INDEX[5] File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 97
Warning (13012): Latch audio_top:audio|avconf:avc|LUT_DATA[1] has unsafe behavior File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal audio_top:audio|avconf:avc|LUT_INDEX[5] File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 97
Warning (13012): Latch audio_top:audio|avconf:avc|LUT_DATA[7] has unsafe behavior File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal audio_top:audio|avconf:avc|LUT_INDEX[5] File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 97
Warning (13012): Latch audio_top:audio|avconf:avc|LUT_DATA[0] has unsafe behavior File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal audio_top:audio|avconf:avc|LUT_INDEX[4] File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 97
Warning (13012): Latch audio_top:audio|avconf:avc|LUT_DATA[10] has unsafe behavior File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal audio_top:audio|avconf:avc|LUT_INDEX[5] File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 97
Warning (13012): Latch audio_top:audio|avconf:avc|LUT_DATA[4] has unsafe behavior File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal audio_top:audio|avconf:avc|LUT_INDEX[5] File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 97
Warning (13012): Latch audio_top:audio|avconf:avc|LUT_DATA[11] has unsafe behavior File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal audio_top:audio|avconf:avc|LUT_INDEX[4] File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 97
Warning (13012): Latch audio_top:audio|avconf:avc|LUT_DATA[3] has unsafe behavior File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal audio_top:audio|avconf:avc|LUT_INDEX[5] File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 97
Warning (13012): Latch audio_top:audio|avconf:avc|LUT_DATA[6] has unsafe behavior File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal audio_top:audio|avconf:avc|LUT_INDEX[4] File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 97
Warning (13012): Latch audio_top:audio|avconf:avc|LUT_DATA[5] has unsafe behavior File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal audio_top:audio|avconf:avc|LUT_INDEX[5] File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 97
Warning (13012): Latch audio_top:audio|avconf:avc|LUT_DATA[15] has unsafe behavior File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal audio_top:audio|avconf:avc|LUT_INDEX[2] File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 97
Warning (13012): Latch audio_top:audio|avconf:avc|LUT_DATA[13] has unsafe behavior File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal audio_top:audio|avconf:avc|LUT_INDEX[3] File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 97
Warning (13012): Latch audio_top:audio|avconf:avc|LUT_DATA[14] has unsafe behavior File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal audio_top:audio|avconf:avc|LUT_INDEX[4] File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 97
Warning (13012): Latch audio_top:audio|avconf:avc|LUT_DATA[12] has unsafe behavior File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal audio_top:audio|avconf:avc|LUT_INDEX[5] File: N:/Veralog/1/Final Project 4-28/audio/avconf.v Line: 97
Info (13000): Registers with preset signals will power-up high File: N:/Veralog/1/Final Project 4-28/audio/I2C_Controller.v Line: 72
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "LCD_information:LCD|LCD_Display:u1|DATA_BUS[0]~synth" File: N:/Veralog/1/Final Project 4-28/verilog/LCD Display/LCD_Display.v Line: 51
    Warning (13010): Node "LCD_information:LCD|LCD_Display:u1|DATA_BUS[1]~synth" File: N:/Veralog/1/Final Project 4-28/verilog/LCD Display/LCD_Display.v Line: 51
    Warning (13010): Node "LCD_information:LCD|LCD_Display:u1|DATA_BUS[2]~synth" File: N:/Veralog/1/Final Project 4-28/verilog/LCD Display/LCD_Display.v Line: 51
    Warning (13010): Node "LCD_information:LCD|LCD_Display:u1|DATA_BUS[3]~synth" File: N:/Veralog/1/Final Project 4-28/verilog/LCD Display/LCD_Display.v Line: 51
    Warning (13010): Node "LCD_information:LCD|LCD_Display:u1|DATA_BUS[4]~synth" File: N:/Veralog/1/Final Project 4-28/verilog/LCD Display/LCD_Display.v Line: 51
    Warning (13010): Node "LCD_information:LCD|LCD_Display:u1|DATA_BUS[5]~synth" File: N:/Veralog/1/Final Project 4-28/verilog/LCD Display/LCD_Display.v Line: 51
    Warning (13010): Node "LCD_information:LCD|LCD_Display:u1|DATA_BUS[6]~synth" File: N:/Veralog/1/Final Project 4-28/verilog/LCD Display/LCD_Display.v Line: 51
    Warning (13010): Node "LCD_information:LCD|LCD_Display:u1|DATA_BUS[7]~synth" File: N:/Veralog/1/Final Project 4-28/verilog/LCD Display/LCD_Display.v Line: 51
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "color[2]" is stuck at GND File: N:/Veralog/1/Final Project 4-28/verilog/processor.v Line: 12
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: N:/Veralog/1/Final Project 4-28/verilog/processor.v Line: 14
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: N:/Veralog/1/Final Project 4-28/verilog/processor.v Line: 34
    Warning (13410): Pin "LCD_ON" is stuck at VCC File: N:/Veralog/1/Final Project 4-28/verilog/processor.v Line: 37
    Warning (13410): Pin "LCD_BLON" is stuck at VCC File: N:/Veralog/1/Final Project 4-28/verilog/processor.v Line: 38
    Warning (13410): Pin "LCD_RW" is stuck at GND File: N:/Veralog/1/Final Project 4-28/verilog/processor.v Line: 39
Info (286030): Timing-Driven Synthesis is running
Info (17049): 147 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file N:/Veralog/1/Final Project 4-28/output_files/breakout_de2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: N:/Veralog/1/Final Project 4-28/verilog/processor.v Line: 18
Info (21057): Implemented 1215 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 51 output pins
    Info (21060): Implemented 14 bidirectional pins
    Info (21061): Implemented 1068 logic cells
    Info (21064): Implemented 73 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 152 warnings
    Info: Peak virtual memory: 834 megabytes
    Info: Processing ended: Tue May 01 15:53:04 2018
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in N:/Veralog/1/Final Project 4-28/output_files/breakout_de2.map.smsg.


