# MAC-module-in-verilog
 Designing Adder and Multiplier in IEEE754 format for floating point numbers
 Combining the two modules with timing verification
 
