{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 31 16:49:11 2010 " "Info: Processing started: Wed Mar 31 16:49:11 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off latch_d -c latch_d --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off latch_d -c latch_d --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "q\$latch " "Warning: Node \"q\$latch\" is a latch" {  } { { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 10 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "notq\$latch " "Warning: Node \"notq\$latch\" is a latch" {  } { { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 10 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "set " "Info: Assuming node \"set\" is a latch enable. Will not compute fmax for this pin." {  } { { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "enable " "Info: Assuming node \"enable\" is a latch enable. Will not compute fmax for this pin." {  } { { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset " "Info: Assuming node \"reset\" is a latch enable. Will not compute fmax for this pin." {  } { { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "q~1 " "Info: Detected gated clock \"q~1\" as buffer" {  } { { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 6 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "q~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "notq\$latch set set -0.184 ns register " "Info: tsu for register \"notq\$latch\" (data pin = \"set\", clock pin = \"set\") is -0.184 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.615 ns + Longest pin register " "Info: + Longest pin to register delay is 2.615 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns set 1 CLK PIN_L21 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 4; CLK Node = 'set'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { set } "NODE_NAME" } } { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.521 ns) 1.994 ns notq~0 2 COMB LCCOMB_X49_Y14_N16 1 " "Info: 2: + IC(0.447 ns) + CELL(0.521 ns) = 1.994 ns; Loc. = LCCOMB_X49_Y14_N16; Fanout = 1; COMB Node = 'notq~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { set notq~0 } "NODE_NAME" } } { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.322 ns) 2.615 ns notq\$latch 3 REG LCCOMB_X49_Y14_N30 1 " "Info: 3: + IC(0.299 ns) + CELL(0.322 ns) = 2.615 ns; Loc. = LCCOMB_X49_Y14_N30; Fanout = 1; REG Node = 'notq\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { notq~0 notq$latch } "NODE_NAME" } } { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.869 ns ( 71.47 % ) " "Info: Total cell delay = 1.869 ns ( 71.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.746 ns ( 28.53 % ) " "Info: Total interconnect delay = 0.746 ns ( 28.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.615 ns" { set notq~0 notq$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.615 ns" { set {} set~combout {} notq~0 {} notq$latch {} } { 0.000ns 0.000ns 0.447ns 0.299ns } { 0.000ns 1.026ns 0.521ns 0.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.996 ns + " "Info: + Micro setup delay of destination is 0.996 ns" {  } { { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 10 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set destination 3.795 ns - Shortest register " "Info: - Shortest clock path from clock \"set\" to destination register is 3.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns set 1 CLK PIN_L21 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 4; CLK Node = 'set'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { set } "NODE_NAME" } } { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.178 ns) 1.635 ns q~1 2 COMB LCCOMB_X49_Y14_N14 1 " "Info: 2: + IC(0.431 ns) + CELL(0.178 ns) = 1.635 ns; Loc. = LCCOMB_X49_Y14_N14; Fanout = 1; COMB Node = 'q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { set q~1 } "NODE_NAME" } } { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(0.000 ns) 2.229 ns q~1clkctrl 3 COMB CLKCTRL_G7 2 " "Info: 3: + IC(0.594 ns) + CELL(0.000 ns) = 2.229 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'q~1clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { q~1 q~1clkctrl } "NODE_NAME" } } { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.178 ns) 3.795 ns notq\$latch 4 REG LCCOMB_X49_Y14_N30 1 " "Info: 4: + IC(1.388 ns) + CELL(0.178 ns) = 3.795 ns; Loc. = LCCOMB_X49_Y14_N30; Fanout = 1; REG Node = 'notq\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { q~1clkctrl notq$latch } "NODE_NAME" } } { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.382 ns ( 36.42 % ) " "Info: Total cell delay = 1.382 ns ( 36.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.413 ns ( 63.58 % ) " "Info: Total interconnect delay = 2.413 ns ( 63.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.795 ns" { set q~1 q~1clkctrl notq$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.795 ns" { set {} set~combout {} q~1 {} q~1clkctrl {} notq$latch {} } { 0.000ns 0.000ns 0.431ns 0.594ns 1.388ns } { 0.000ns 1.026ns 0.178ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.615 ns" { set notq~0 notq$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.615 ns" { set {} set~combout {} notq~0 {} notq$latch {} } { 0.000ns 0.000ns 0.447ns 0.299ns } { 0.000ns 1.026ns 0.521ns 0.322ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.795 ns" { set q~1 q~1clkctrl notq$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.795 ns" { set {} set~combout {} q~1 {} q~1clkctrl {} notq$latch {} } { 0.000ns 0.000ns 0.431ns 0.594ns 1.388ns } { 0.000ns 1.026ns 0.178ns 0.000ns 0.178ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "enable notq notq\$latch 8.619 ns register " "Info: tco from clock \"enable\" to destination pin \"notq\" through register \"notq\$latch\" is 8.619 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "enable source 4.540 ns + Longest register " "Info: + Longest clock path from clock \"enable\" to source register is 4.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns enable 1 CLK PIN_R22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1; CLK Node = 'enable'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.319 ns) 2.380 ns q~1 2 COMB LCCOMB_X49_Y14_N14 1 " "Info: 2: + IC(1.197 ns) + CELL(0.319 ns) = 2.380 ns; Loc. = LCCOMB_X49_Y14_N14; Fanout = 1; COMB Node = 'q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { enable q~1 } "NODE_NAME" } } { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(0.000 ns) 2.974 ns q~1clkctrl 3 COMB CLKCTRL_G7 2 " "Info: 3: + IC(0.594 ns) + CELL(0.000 ns) = 2.974 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'q~1clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { q~1 q~1clkctrl } "NODE_NAME" } } { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.178 ns) 4.540 ns notq\$latch 4 REG LCCOMB_X49_Y14_N30 1 " "Info: 4: + IC(1.388 ns) + CELL(0.178 ns) = 4.540 ns; Loc. = LCCOMB_X49_Y14_N30; Fanout = 1; REG Node = 'notq\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { q~1clkctrl notq$latch } "NODE_NAME" } } { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.361 ns ( 29.98 % ) " "Info: Total cell delay = 1.361 ns ( 29.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.179 ns ( 70.02 % ) " "Info: Total interconnect delay = 3.179 ns ( 70.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.540 ns" { enable q~1 q~1clkctrl notq$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.540 ns" { enable {} enable~combout {} q~1 {} q~1clkctrl {} notq$latch {} } { 0.000ns 0.000ns 1.197ns 0.594ns 1.388ns } { 0.000ns 0.864ns 0.319ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 10 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.079 ns + Longest register pin " "Info: + Longest register to pin delay is 4.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns notq\$latch 1 REG LCCOMB_X49_Y14_N30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X49_Y14_N30; Fanout = 1; REG Node = 'notq\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { notq$latch } "NODE_NAME" } } { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(2.830 ns) 4.079 ns notq 2 PIN PIN_R19 0 " "Info: 2: + IC(1.249 ns) + CELL(2.830 ns) = 4.079 ns; Loc. = PIN_R19; Fanout = 0; PIN Node = 'notq'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.079 ns" { notq$latch notq } "NODE_NAME" } } { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.830 ns ( 69.38 % ) " "Info: Total cell delay = 2.830 ns ( 69.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.249 ns ( 30.62 % ) " "Info: Total interconnect delay = 1.249 ns ( 30.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.079 ns" { notq$latch notq } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.079 ns" { notq$latch {} notq {} } { 0.000ns 1.249ns } { 0.000ns 2.830ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.540 ns" { enable q~1 q~1clkctrl notq$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.540 ns" { enable {} enable~combout {} q~1 {} q~1clkctrl {} notq$latch {} } { 0.000ns 0.000ns 1.197ns 0.594ns 1.388ns } { 0.000ns 0.864ns 0.319ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.079 ns" { notq$latch notq } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.079 ns" { notq$latch {} notq {} } { 0.000ns 1.249ns } { 0.000ns 2.830ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "set led 5.002 ns Longest " "Info: Longest tpd from source pin \"set\" to destination pin \"led\" is 5.002 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns set 1 CLK PIN_L21 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 4; CLK Node = 'set'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { set } "NODE_NAME" } } { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(2.850 ns) 5.002 ns led 2 PIN PIN_U22 0 " "Info: 2: + IC(1.126 ns) + CELL(2.850 ns) = 5.002 ns; Loc. = PIN_U22; Fanout = 0; PIN Node = 'led'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.976 ns" { set led } "NODE_NAME" } } { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.876 ns ( 77.49 % ) " "Info: Total cell delay = 3.876 ns ( 77.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.126 ns ( 22.51 % ) " "Info: Total interconnect delay = 1.126 ns ( 22.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.002 ns" { set led } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.002 ns" { set {} set~combout {} led {} } { 0.000ns 0.000ns 1.126ns } { 0.000ns 1.026ns 2.850ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "notq\$latch reset enable 2.104 ns register " "Info: th for register \"notq\$latch\" (data pin = \"reset\", clock pin = \"enable\") is 2.104 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "enable destination 4.540 ns + Longest register " "Info: + Longest clock path from clock \"enable\" to destination register is 4.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns enable 1 CLK PIN_R22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1; CLK Node = 'enable'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.319 ns) 2.380 ns q~1 2 COMB LCCOMB_X49_Y14_N14 1 " "Info: 2: + IC(1.197 ns) + CELL(0.319 ns) = 2.380 ns; Loc. = LCCOMB_X49_Y14_N14; Fanout = 1; COMB Node = 'q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { enable q~1 } "NODE_NAME" } } { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(0.000 ns) 2.974 ns q~1clkctrl 3 COMB CLKCTRL_G7 2 " "Info: 3: + IC(0.594 ns) + CELL(0.000 ns) = 2.974 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'q~1clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { q~1 q~1clkctrl } "NODE_NAME" } } { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.178 ns) 4.540 ns notq\$latch 4 REG LCCOMB_X49_Y14_N30 1 " "Info: 4: + IC(1.388 ns) + CELL(0.178 ns) = 4.540 ns; Loc. = LCCOMB_X49_Y14_N30; Fanout = 1; REG Node = 'notq\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { q~1clkctrl notq$latch } "NODE_NAME" } } { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.361 ns ( 29.98 % ) " "Info: Total cell delay = 1.361 ns ( 29.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.179 ns ( 70.02 % ) " "Info: Total interconnect delay = 3.179 ns ( 70.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.540 ns" { enable q~1 q~1clkctrl notq$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.540 ns" { enable {} enable~combout {} q~1 {} q~1clkctrl {} notq$latch {} } { 0.000ns 0.000ns 1.197ns 0.594ns 1.388ns } { 0.000ns 0.864ns 0.319ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 10 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.436 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns reset 1 CLK PIN_L22 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 3; CLK Node = 'reset'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.322 ns) 1.815 ns notq~0 2 COMB LCCOMB_X49_Y14_N16 1 " "Info: 2: + IC(0.467 ns) + CELL(0.322 ns) = 1.815 ns; Loc. = LCCOMB_X49_Y14_N16; Fanout = 1; COMB Node = 'notq~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.789 ns" { reset notq~0 } "NODE_NAME" } } { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.322 ns) 2.436 ns notq\$latch 3 REG LCCOMB_X49_Y14_N30 1 " "Info: 3: + IC(0.299 ns) + CELL(0.322 ns) = 2.436 ns; Loc. = LCCOMB_X49_Y14_N30; Fanout = 1; REG Node = 'notq\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { notq~0 notq$latch } "NODE_NAME" } } { "latch_d.vhd" "" { Text "C:/Users/Tiago/Desktop/Lab3/q1/q1a/latch_d.vhd" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.670 ns ( 68.56 % ) " "Info: Total cell delay = 1.670 ns ( 68.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.766 ns ( 31.44 % ) " "Info: Total interconnect delay = 0.766 ns ( 31.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.436 ns" { reset notq~0 notq$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.436 ns" { reset {} reset~combout {} notq~0 {} notq$latch {} } { 0.000ns 0.000ns 0.467ns 0.299ns } { 0.000ns 1.026ns 0.322ns 0.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.540 ns" { enable q~1 q~1clkctrl notq$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.540 ns" { enable {} enable~combout {} q~1 {} q~1clkctrl {} notq$latch {} } { 0.000ns 0.000ns 1.197ns 0.594ns 1.388ns } { 0.000ns 0.864ns 0.319ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.436 ns" { reset notq~0 notq$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.436 ns" { reset {} reset~combout {} notq~0 {} notq$latch {} } { 0.000ns 0.000ns 0.467ns 0.299ns } { 0.000ns 1.026ns 0.322ns 0.322ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "147 " "Info: Peak virtual memory: 147 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 31 16:49:12 2010 " "Info: Processing ended: Wed Mar 31 16:49:12 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
