Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Dec 31 10:49:35 2023
| Host         : LAPTOP-14CM3F3C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_colorbar_control_sets_placed.rpt
| Design       : vga_colorbar
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              37 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+-----------------------+-----------------------+------------------+----------------+
|      Clock Signal      |     Enable Signal     |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+------------------------+-----------------------+-----------------------+------------------+----------------+
|  clk_25m/inst/clk_out1 | vga/datar             | vga/datar[3]_i_1_n_0  |                2 |              4 |
|  clk_25m/inst/clk_out1 | vga/datar             | vga/datag[2]_i_1_n_0  |                5 |              8 |
|  clk_25m/inst/clk_out1 |                       | vga/hcount_ov         |                5 |             10 |
|  clk_25m/inst/clk_out1 | vga/hcount_ov         | vga/vcount            |                4 |             10 |
|  clk_25m/inst/clk_out1 |                       |                       |                6 |             11 |
|  clk_25m/inst/clk_out1 |                       | vga/red[3]_i_1_n_0    |                7 |             12 |
|  clk_25m/inst/clk_out1 | vga/addra[15]_i_2_n_0 | vga/addra[15]_i_1_n_0 |                4 |             15 |
+------------------------+-----------------------+-----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 8      |                     1 |
| 10     |                     2 |
| 11     |                     1 |
| 12     |                     1 |
| 15     |                     1 |
+--------+-----------------------+


