\hypertarget{struct_a_i_p_s___mem_map}{}\section{A\+I\+P\+S\+\_\+\+Mem\+Map Struct Reference}
\label{struct_a_i_p_s___mem_map}\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_a_i_p_s___mem_map_a5ee5a8f31c77bbd35f1bb5f7a1f92c59}{M\+P\+R\+A}
\item 
\hypertarget{struct_a_i_p_s___mem_map_a7d17adcaf60d9f54559d2482f4e32999}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}28\mbox{]}\label{struct_a_i_p_s___mem_map_a7d17adcaf60d9f54559d2482f4e32999}

\item 
uint32\+\_\+t \hyperlink{struct_a_i_p_s___mem_map_a4b1afda7928f39099d6cc26a0b17da11}{P\+A\+C\+R\+A}
\item 
uint32\+\_\+t \hyperlink{struct_a_i_p_s___mem_map_aa6897cc68c3e0e6bff51c421049ba3f4}{P\+A\+C\+R\+B}
\item 
uint32\+\_\+t \hyperlink{struct_a_i_p_s___mem_map_acbd09d77313ec522210dbcabec37c9f5}{P\+A\+C\+R\+C}
\item 
uint32\+\_\+t \hyperlink{struct_a_i_p_s___mem_map_a98bd3ff2455e9fccb9cd7d06cc090370}{P\+A\+C\+R\+D}
\item 
\hypertarget{struct_a_i_p_s___mem_map_a433fab6497424688fbd776d7dfbfe37a}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}16\mbox{]}\label{struct_a_i_p_s___mem_map_a433fab6497424688fbd776d7dfbfe37a}

\item 
uint32\+\_\+t \hyperlink{struct_a_i_p_s___mem_map_ad1f2d4b98aea7609a045558a9dc20f7b}{P\+A\+C\+R\+E}
\item 
uint32\+\_\+t \hyperlink{struct_a_i_p_s___mem_map_aedfe0bcf944c983903be902a97a1f59a}{P\+A\+C\+R\+F}
\item 
uint32\+\_\+t \hyperlink{struct_a_i_p_s___mem_map_a7eb01b8a7f5cbdd90e2cfc1103dc818e}{P\+A\+C\+R\+G}
\item 
uint32\+\_\+t \hyperlink{struct_a_i_p_s___mem_map_af4ac7a20bb8f381f2f77e21ed14d5e91}{P\+A\+C\+R\+H}
\item 
uint32\+\_\+t \hyperlink{struct_a_i_p_s___mem_map_a75787ffd284dd47814093fbe8d28232d}{P\+A\+C\+R\+I}
\item 
uint32\+\_\+t \hyperlink{struct_a_i_p_s___mem_map_aa8170562fdbb48e8ade84f0992479a98}{P\+A\+C\+R\+J}
\item 
uint32\+\_\+t \hyperlink{struct_a_i_p_s___mem_map_a62015f5d8f85dd001390b0168aa7389f}{P\+A\+C\+R\+K}
\item 
uint32\+\_\+t \hyperlink{struct_a_i_p_s___mem_map_a564d95efed1747932b25675342cac085}{P\+A\+C\+R\+L}
\item 
uint32\+\_\+t \hyperlink{struct_a_i_p_s___mem_map_a30e7ebe0ffb0e9d97cbfa85d65e17cbb}{P\+A\+C\+R\+M}
\item 
uint32\+\_\+t \hyperlink{struct_a_i_p_s___mem_map_a83bf08b950901b8f6d7ef2ceb960baa8}{P\+A\+C\+R\+N}
\item 
uint32\+\_\+t \hyperlink{struct_a_i_p_s___mem_map_a5892f2b025c43f875f1c88e3a8f6da30}{P\+A\+C\+R\+O}
\item 
uint32\+\_\+t \hyperlink{struct_a_i_p_s___mem_map_af6d96671be0c664042ec003595ac405e}{P\+A\+C\+R\+P}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
A\+I\+P\+S -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_a_i_p_s___mem_map_a5ee5a8f31c77bbd35f1bb5f7a1f92c59}{}\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}!M\+P\+R\+A@{M\+P\+R\+A}}
\index{M\+P\+R\+A@{M\+P\+R\+A}!A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}
\subsubsection[{M\+P\+R\+A}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+I\+P\+S\+\_\+\+Mem\+Map\+::\+M\+P\+R\+A}\label{struct_a_i_p_s___mem_map_a5ee5a8f31c77bbd35f1bb5f7a1f92c59}
Master Privilege Register A, offset\+: 0x0 \hypertarget{struct_a_i_p_s___mem_map_a4b1afda7928f39099d6cc26a0b17da11}{}\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}!P\+A\+C\+R\+A@{P\+A\+C\+R\+A}}
\index{P\+A\+C\+R\+A@{P\+A\+C\+R\+A}!A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}
\subsubsection[{P\+A\+C\+R\+A}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+I\+P\+S\+\_\+\+Mem\+Map\+::\+P\+A\+C\+R\+A}\label{struct_a_i_p_s___mem_map_a4b1afda7928f39099d6cc26a0b17da11}
Peripheral Access Control Register, offset\+: 0x20 \hypertarget{struct_a_i_p_s___mem_map_aa6897cc68c3e0e6bff51c421049ba3f4}{}\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}!P\+A\+C\+R\+B@{P\+A\+C\+R\+B}}
\index{P\+A\+C\+R\+B@{P\+A\+C\+R\+B}!A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}
\subsubsection[{P\+A\+C\+R\+B}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+I\+P\+S\+\_\+\+Mem\+Map\+::\+P\+A\+C\+R\+B}\label{struct_a_i_p_s___mem_map_aa6897cc68c3e0e6bff51c421049ba3f4}
Peripheral Access Control Register, offset\+: 0x24 \hypertarget{struct_a_i_p_s___mem_map_acbd09d77313ec522210dbcabec37c9f5}{}\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}!P\+A\+C\+R\+C@{P\+A\+C\+R\+C}}
\index{P\+A\+C\+R\+C@{P\+A\+C\+R\+C}!A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}
\subsubsection[{P\+A\+C\+R\+C}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+I\+P\+S\+\_\+\+Mem\+Map\+::\+P\+A\+C\+R\+C}\label{struct_a_i_p_s___mem_map_acbd09d77313ec522210dbcabec37c9f5}
Peripheral Access Control Register, offset\+: 0x28 \hypertarget{struct_a_i_p_s___mem_map_a98bd3ff2455e9fccb9cd7d06cc090370}{}\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}!P\+A\+C\+R\+D@{P\+A\+C\+R\+D}}
\index{P\+A\+C\+R\+D@{P\+A\+C\+R\+D}!A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}
\subsubsection[{P\+A\+C\+R\+D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+I\+P\+S\+\_\+\+Mem\+Map\+::\+P\+A\+C\+R\+D}\label{struct_a_i_p_s___mem_map_a98bd3ff2455e9fccb9cd7d06cc090370}
Peripheral Access Control Register, offset\+: 0x2\+C \hypertarget{struct_a_i_p_s___mem_map_ad1f2d4b98aea7609a045558a9dc20f7b}{}\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}!P\+A\+C\+R\+E@{P\+A\+C\+R\+E}}
\index{P\+A\+C\+R\+E@{P\+A\+C\+R\+E}!A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}
\subsubsection[{P\+A\+C\+R\+E}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+I\+P\+S\+\_\+\+Mem\+Map\+::\+P\+A\+C\+R\+E}\label{struct_a_i_p_s___mem_map_ad1f2d4b98aea7609a045558a9dc20f7b}
Peripheral Access Control Register, offset\+: 0x40 \hypertarget{struct_a_i_p_s___mem_map_aedfe0bcf944c983903be902a97a1f59a}{}\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}!P\+A\+C\+R\+F@{P\+A\+C\+R\+F}}
\index{P\+A\+C\+R\+F@{P\+A\+C\+R\+F}!A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}
\subsubsection[{P\+A\+C\+R\+F}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+I\+P\+S\+\_\+\+Mem\+Map\+::\+P\+A\+C\+R\+F}\label{struct_a_i_p_s___mem_map_aedfe0bcf944c983903be902a97a1f59a}
Peripheral Access Control Register, offset\+: 0x44 \hypertarget{struct_a_i_p_s___mem_map_a7eb01b8a7f5cbdd90e2cfc1103dc818e}{}\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}!P\+A\+C\+R\+G@{P\+A\+C\+R\+G}}
\index{P\+A\+C\+R\+G@{P\+A\+C\+R\+G}!A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}
\subsubsection[{P\+A\+C\+R\+G}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+I\+P\+S\+\_\+\+Mem\+Map\+::\+P\+A\+C\+R\+G}\label{struct_a_i_p_s___mem_map_a7eb01b8a7f5cbdd90e2cfc1103dc818e}
Peripheral Access Control Register, offset\+: 0x48 \hypertarget{struct_a_i_p_s___mem_map_af4ac7a20bb8f381f2f77e21ed14d5e91}{}\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}!P\+A\+C\+R\+H@{P\+A\+C\+R\+H}}
\index{P\+A\+C\+R\+H@{P\+A\+C\+R\+H}!A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}
\subsubsection[{P\+A\+C\+R\+H}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+I\+P\+S\+\_\+\+Mem\+Map\+::\+P\+A\+C\+R\+H}\label{struct_a_i_p_s___mem_map_af4ac7a20bb8f381f2f77e21ed14d5e91}
Peripheral Access Control Register, offset\+: 0x4\+C \hypertarget{struct_a_i_p_s___mem_map_a75787ffd284dd47814093fbe8d28232d}{}\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}!P\+A\+C\+R\+I@{P\+A\+C\+R\+I}}
\index{P\+A\+C\+R\+I@{P\+A\+C\+R\+I}!A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}
\subsubsection[{P\+A\+C\+R\+I}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+I\+P\+S\+\_\+\+Mem\+Map\+::\+P\+A\+C\+R\+I}\label{struct_a_i_p_s___mem_map_a75787ffd284dd47814093fbe8d28232d}
Peripheral Access Control Register, offset\+: 0x50 \hypertarget{struct_a_i_p_s___mem_map_aa8170562fdbb48e8ade84f0992479a98}{}\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}!P\+A\+C\+R\+J@{P\+A\+C\+R\+J}}
\index{P\+A\+C\+R\+J@{P\+A\+C\+R\+J}!A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}
\subsubsection[{P\+A\+C\+R\+J}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+I\+P\+S\+\_\+\+Mem\+Map\+::\+P\+A\+C\+R\+J}\label{struct_a_i_p_s___mem_map_aa8170562fdbb48e8ade84f0992479a98}
Peripheral Access Control Register, offset\+: 0x54 \hypertarget{struct_a_i_p_s___mem_map_a62015f5d8f85dd001390b0168aa7389f}{}\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}!P\+A\+C\+R\+K@{P\+A\+C\+R\+K}}
\index{P\+A\+C\+R\+K@{P\+A\+C\+R\+K}!A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}
\subsubsection[{P\+A\+C\+R\+K}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+I\+P\+S\+\_\+\+Mem\+Map\+::\+P\+A\+C\+R\+K}\label{struct_a_i_p_s___mem_map_a62015f5d8f85dd001390b0168aa7389f}
Peripheral Access Control Register, offset\+: 0x58 \hypertarget{struct_a_i_p_s___mem_map_a564d95efed1747932b25675342cac085}{}\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}!P\+A\+C\+R\+L@{P\+A\+C\+R\+L}}
\index{P\+A\+C\+R\+L@{P\+A\+C\+R\+L}!A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}
\subsubsection[{P\+A\+C\+R\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+I\+P\+S\+\_\+\+Mem\+Map\+::\+P\+A\+C\+R\+L}\label{struct_a_i_p_s___mem_map_a564d95efed1747932b25675342cac085}
Peripheral Access Control Register, offset\+: 0x5\+C \hypertarget{struct_a_i_p_s___mem_map_a30e7ebe0ffb0e9d97cbfa85d65e17cbb}{}\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}!P\+A\+C\+R\+M@{P\+A\+C\+R\+M}}
\index{P\+A\+C\+R\+M@{P\+A\+C\+R\+M}!A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}
\subsubsection[{P\+A\+C\+R\+M}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+I\+P\+S\+\_\+\+Mem\+Map\+::\+P\+A\+C\+R\+M}\label{struct_a_i_p_s___mem_map_a30e7ebe0ffb0e9d97cbfa85d65e17cbb}
Peripheral Access Control Register, offset\+: 0x60 \hypertarget{struct_a_i_p_s___mem_map_a83bf08b950901b8f6d7ef2ceb960baa8}{}\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}!P\+A\+C\+R\+N@{P\+A\+C\+R\+N}}
\index{P\+A\+C\+R\+N@{P\+A\+C\+R\+N}!A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}
\subsubsection[{P\+A\+C\+R\+N}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+I\+P\+S\+\_\+\+Mem\+Map\+::\+P\+A\+C\+R\+N}\label{struct_a_i_p_s___mem_map_a83bf08b950901b8f6d7ef2ceb960baa8}
Peripheral Access Control Register, offset\+: 0x64 \hypertarget{struct_a_i_p_s___mem_map_a5892f2b025c43f875f1c88e3a8f6da30}{}\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}!P\+A\+C\+R\+O@{P\+A\+C\+R\+O}}
\index{P\+A\+C\+R\+O@{P\+A\+C\+R\+O}!A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}
\subsubsection[{P\+A\+C\+R\+O}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+I\+P\+S\+\_\+\+Mem\+Map\+::\+P\+A\+C\+R\+O}\label{struct_a_i_p_s___mem_map_a5892f2b025c43f875f1c88e3a8f6da30}
Peripheral Access Control Register, offset\+: 0x68 \hypertarget{struct_a_i_p_s___mem_map_af6d96671be0c664042ec003595ac405e}{}\index{A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}!P\+A\+C\+R\+P@{P\+A\+C\+R\+P}}
\index{P\+A\+C\+R\+P@{P\+A\+C\+R\+P}!A\+I\+P\+S\+\_\+\+Mem\+Map@{A\+I\+P\+S\+\_\+\+Mem\+Map}}
\subsubsection[{P\+A\+C\+R\+P}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+I\+P\+S\+\_\+\+Mem\+Map\+::\+P\+A\+C\+R\+P}\label{struct_a_i_p_s___mem_map_af6d96671be0c664042ec003595ac405e}
Peripheral Access Control Register, offset\+: 0x6\+C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Embedded Software U\+S/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
