Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	comm/uart0/transmitter/U4/B1 comm/uart0/transmitter/U4/ZN core/capturer/U49/B1 core/capturer/U49/ZN core/cmdr/U55/I core/cmdr/U55/ZN core/cmdr/U92/A2 core/cmdr/U92/ZN 
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'comm/uart0/transmitter/U4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'comm/uart0/transmitter/U4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'comm/uart0/transmitter/U4'
         to break a timing loop. (OPT-314)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : DSO_dig
Version: I-2013.12-SP5
Date   : Thu Dec 11 00:16:42 2014
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: segmented

  Startpoint: spi/state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: SS_n_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DetectStableEdge   ZeroWireload          tcbn40lpbwptc
  Stabilize_RESET1   ZeroWireload          tcbn40lpbwptc
  Trigger            ZeroWireload          tcbn40lpbwptc
  DetectTrigger      ZeroWireload          tcbn40lpbwptc
  UART_rx            ZeroWireload          tcbn40lpbwptc
  UART_tx            ZeroWireload          tcbn40lpbwptc
  cmd_module         ZeroWireload          tcbn40lpbwptc
  Capture            ZeroWireload          tcbn40lpbwptc
  TwoTrigger         ZeroWireload          tcbn40lpbwptc
  ClkGen             ZeroWireload          tcbn40lpbwptc
  UART               ZeroWireload          tcbn40lpbwptc
  Stabilize          ZeroWireload          tcbn40lpbwptc
  dig_core           ZeroWireload          tcbn40lpbwptc
  UART_comm          ZeroWireload          tcbn40lpbwptc
  DSO_dig            TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc
  SPIMaster          ZeroWireload          tcbn40lpbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  spi/state_reg[0]/CP (DFCNQD1BWP)         0.00       0.00 r
  spi/state_reg[0]/Q (DFCNQD1BWP)          0.14       0.14 r
  spi/U63/ZN (ND2D1BWP)                    0.03       0.17 f
  spi/SS_n (SPIMaster)                     0.00       0.17 f
  SS_n_reg/D (DFSNQD1BWP)                  0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  SS_n_reg/CP (DFSNQD1BWP)                 0.00       0.15 r
  library hold time                        0.02       0.17
  data required time                                  0.17
  -----------------------------------------------------------
  data required time                                  0.17
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : DSO_dig
Version: I-2013.12-SP5
Date   : Thu Dec 11 00:16:42 2014
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: segmented

  Startpoint: core/cmdr/dump_channel_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: comm/uart0/transmitter/data_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DetectStableEdge   ZeroWireload          tcbn40lpbwptc
  Stabilize_RESET1   ZeroWireload          tcbn40lpbwptc
  Trigger            ZeroWireload          tcbn40lpbwptc
  DetectTrigger      ZeroWireload          tcbn40lpbwptc
  UART_rx            ZeroWireload          tcbn40lpbwptc
  UART_tx            ZeroWireload          tcbn40lpbwptc
  cmd_module         ZeroWireload          tcbn40lpbwptc
  Capture            ZeroWireload          tcbn40lpbwptc
  TwoTrigger         ZeroWireload          tcbn40lpbwptc
  ClkGen             ZeroWireload          tcbn40lpbwptc
  UART               ZeroWireload          tcbn40lpbwptc
  Stabilize          ZeroWireload          tcbn40lpbwptc
  dig_core           ZeroWireload          tcbn40lpbwptc
  UART_comm          ZeroWireload          tcbn40lpbwptc
  DSO_dig            TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc
  SPIMaster          ZeroWireload          tcbn40lpbwptc
  Correction_DW01_add_3
                     ZeroWireload          tcbn40lpbwptc
  Correction         ZeroWireload          tcbn40lpbwptc
  Correction_DW02_mult_0
                     ZeroWireload          tcbn40lpbwptc
  Correction_DW01_add_2
                     ZeroWireload          tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/cmdr/dump_channel_reg[1]/CP (EDFCNQD2BWP)          0.00       0.00 r
  core/cmdr/dump_channel_reg[1]/Q (EDFCNQD2BWP)           0.14       0.14 f
  core/cmdr/dump_channel[1] (cmd_module)                  0.00       0.14 f
  core/U12/ZN (CKND2BWP)                                  0.02       0.16 r
  core/U1/ZN (INR2D4BWP)                                  0.05       0.21 r
  core/U8/Z (AN2XD1BWP)                                   0.05       0.26 r
  core/U10/Z (OR3D1BWP)                                   0.05       0.31 r
  core/cmdr/dump_data[3] (cmd_module)                     0.00       0.31 r
  core/cmdr/correction/raw[3] (Correction)                0.00       0.31 r
  core/cmdr/correction/add_14/A[3] (Correction_DW01_add_3)
                                                          0.00       0.31 r
  core/cmdr/correction/add_14/U4/ZN (INVD1BWP)            0.01       0.33 f
  core/cmdr/correction/add_14/U42/ZN (IND2D1BWP)          0.02       0.35 r
  core/cmdr/correction/add_14/U11/ZN (INR2D0BWP)          0.06       0.41 r
  core/cmdr/correction/add_14/U32/ZN (NR2XD0BWP)          0.03       0.44 f
  core/cmdr/correction/add_14/U30/ZN (ND2D1BWP)           0.03       0.46 r
  core/cmdr/correction/add_14/U6/ZN (ND2D1BWP)            0.02       0.49 f
  core/cmdr/correction/add_14/U34/ZN (ND2D1BWP)           0.02       0.51 r
  core/cmdr/correction/add_14/U9/ZN (IOA21D1BWP)          0.06       0.56 r
  core/cmdr/correction/add_14/U26/ZN (IOA21D1BWP)         0.06       0.63 r
  core/cmdr/correction/add_14/U18/ZN (IOA21D2BWP)         0.05       0.68 r
  core/cmdr/correction/add_14/SUM[8] (Correction_DW01_add_3)
                                                          0.00       0.68 r
  core/cmdr/correction/U5/Z (OR2D1BWP)                    0.06       0.74 r
  core/cmdr/correction/U10/ZN (IOA21D1BWP)                0.08       0.82 r
  core/cmdr/correction/mult_18/A[1] (Correction_DW02_mult_0)
                                                          0.00       0.82 r
  core/cmdr/correction/mult_18/U56/Z (AN2XD1BWP)          0.06       0.88 r
  core/cmdr/correction/mult_18/U8/Z (AN2XD1BWP)           0.05       0.93 r
  core/cmdr/correction/mult_18/S2_2_4/CO (FA1D0BWP)       0.12       1.05 r
  core/cmdr/correction/mult_18/S2_3_4/CO (FA1D0BWP)       0.12       1.17 r
  core/cmdr/correction/mult_18/S2_4_4/CO (FA1D0BWP)       0.12       1.29 r
  core/cmdr/correction/mult_18/S2_5_4/CO (FA1D0BWP)       0.12       1.42 r
  core/cmdr/correction/mult_18/S2_6_4/CO (FA1D0BWP)       0.12       1.54 r
  core/cmdr/correction/mult_18/S4_4/S (FA1D0BWP)          0.14       1.68 r
  core/cmdr/correction/mult_18/U40/Z (XOR2D1BWP)          0.08       1.76 f
  core/cmdr/correction/mult_18/FS_1/A[9] (Correction_DW01_add_2)
                                                          0.00       1.76 f
  core/cmdr/correction/mult_18/FS_1/U8/ZN (INVD1BWP)      0.02       1.78 r
  core/cmdr/correction/mult_18/FS_1/U40/ZN (IND2D1BWP)
                                                          0.03       1.81 f
  core/cmdr/correction/mult_18/FS_1/U18/ZN (CKND1BWP)     0.02       1.83 r
  core/cmdr/correction/mult_18/FS_1/U28/ZN (OAI21D1BWP)
                                                          0.02       1.85 f
  core/cmdr/correction/mult_18/FS_1/U30/ZN (ND2D1BWP)     0.03       1.88 r
  core/cmdr/correction/mult_18/FS_1/U29/ZN (ND3D1BWP)     0.04       1.92 f
  core/cmdr/correction/mult_18/FS_1/U42/ZN (AOI21D1BWP)
                                                          0.05       1.96 r
  core/cmdr/correction/mult_18/FS_1/U13/ZN (INVD1BWP)     0.03       1.99 f
  core/cmdr/correction/mult_18/FS_1/U12/ZN (ND2D2BWP)     0.02       2.01 r
  core/cmdr/correction/mult_18/FS_1/U6/ZN (CKND2D2BWP)
                                                          0.03       2.04 f
  core/cmdr/correction/mult_18/FS_1/SUM[13] (Correction_DW01_add_2)
                                                          0.00       2.04 f
  core/cmdr/correction/mult_18/PRODUCT[15] (Correction_DW02_mult_0)
                                                          0.00       2.04 f
  core/cmdr/correction/U21/Z (OR2D1BWP)                   0.05       2.09 f
  core/cmdr/correction/corrected[1] (Correction)          0.00       2.09 f
  core/cmdr/U223/Z (AO222D1BWP)                           0.12       2.21 f
  core/cmdr/resp_data[1] (cmd_module)                     0.00       2.21 f
  core/resp_data[1] (dig_core)                            0.00       2.21 f
  comm/tx_data[1] (UART_comm)                             0.00       2.21 f
  comm/uart0/tx_data[1] (UART)                            0.00       2.21 f
  comm/uart0/transmitter/tx_data[1] (UART_tx)             0.00       2.21 f
  comm/uart0/transmitter/U64/Z (AO222D1BWP)               0.12       2.34 f
  comm/uart0/transmitter/data_reg[1]/D (DFQD1BWP)         0.00       2.34 f
  data arrival time                                                  2.34

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  comm/uart0/transmitter/data_reg[1]/CP (DFQD1BWP)        0.00       2.35 r
  library setup time                                     -0.01       2.34
  data required time                                                 2.34
  --------------------------------------------------------------------------
  data required time                                                 2.34
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
