{
  "design": {
    "design_info": {
      "boundary_crc": "0xCC903E6CD7806F9B",
      "device": "xczu7ev-ffvc1156-2-e",
      "gen_directory": "../../../../rm_template.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "custom_logic": {
        "axi_dma_0": "",
        "axi_intc_0": "",
        "axi_interconnect_0": {
          "xbar": "",
          "s00_couplers": {
            "auto_ds": "",
            "auto_pc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {}
        },
        "axi_interconnect_1": {
          "xbar": "",
          "s00_couplers": {
            "auto_us": ""
          },
          "s01_couplers": {
            "auto_us": ""
          },
          "m00_couplers": {}
        },
        "floating_point_0": "",
        "xlconcat_0": ""
      },
      "dfx_axi_shutdown_man_0": "",
      "dfx_axi_shutdown_man_1": "",
      "xlconstant_1": ""
    },
    "interface_ports": {
      "M_AXI_HPM0_FPD": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "M_AXI_HPM0_FPD",
        "base_address": {
          "minimum": "0xA0000000",
          "maximum": "0xAFFFFFFF",
          "width": "40"
        },
        "parameters": {
          "ADDR_WIDTH": {
            "value": "40"
          },
          "ARUSER_WIDTH": {
            "value": "16"
          },
          "AWUSER_WIDTH": {
            "value": "16"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "design_1_clk_to_rm",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "128"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "17"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "8"
          },
          "NUM_READ_THREADS": {
            "value": "4"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "8"
          },
          "NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        }
      },
      "S_AXI_HP0_FPD": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "memory_map_ref": "S_AXI_HP0_FPD",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "49"
          },
          "ARUSER_WIDTH": {
            "value": "1",
            "value_src": "default_prop"
          },
          "AWUSER_WIDTH": {
            "value": "1",
            "value_src": "default_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "design_1_clk_to_rm",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "128"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "6",
            "value_src": "default_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "default"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "clk_to_rm": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S_AXI_HP0_FPD:M_AXI_HPM0_FPD"
          },
          "ASSOCIATED_RESET": {
            "value": "rstn_to_user"
          },
          "CLK_DOMAIN": {
            "value": "design_1_clk_to_rm",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "intr_user": {
        "type": "intr",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "rstn_to_user": {
        "type": "rst",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "custom_logic": {
        "interface_ports": {
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "clk_to_rm": {
            "type": "clk",
            "direction": "I"
          },
          "intr_user": {
            "type": "intr",
            "direction": "O"
          },
          "rstn_to_user": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axi_dma_0": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "design_1_axi_dma_0_0",
            "xci_path": "ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xci",
            "inst_hier_path": "custom_logic/axi_dma_0",
            "parameters": {
              "c_include_sg": {
                "value": "0"
              },
              "c_m_axi_mm2s_data_width": {
                "value": "64"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "64"
              },
              "c_mm2s_burst_size": {
                "value": "8"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_MM2S": {
                  "range": "4G",
                  "width": "32"
                },
                "Data_S2MM": {
                  "range": "4G",
                  "width": "32"
                }
              }
            },
            "interface_ports": {
              "M_AXI_MM2S": {
                "mode": "Master",
                "address_space_ref": "Data_MM2S",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "M_AXI_S2MM": {
                "mode": "Master",
                "address_space_ref": "Data_S2MM",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            }
          },
          "axi_intc_0": {
            "vlnv": "xilinx.com:ip:axi_intc:4.1",
            "xci_name": "design_1_axi_intc_0_0",
            "xci_path": "ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0.xci",
            "inst_hier_path": "custom_logic/axi_intc_0",
            "parameters": {
              "C_IRQ_CONNECTION": {
                "value": "1"
              }
            }
          },
          "axi_interconnect_0": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/design_1_axi_interconnect_0_0/design_1_axi_interconnect_0_0.xci",
            "inst_hier_path": "custom_logic/axi_interconnect_0",
            "xci_name": "design_1_axi_interconnect_0_0",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "design_1_xbar_0",
                "xci_path": "ip/design_1_xbar_0/design_1_xbar_0.xci",
                "inst_hier_path": "custom_logic/axi_interconnect_0/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "2"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "design_1_auto_ds_0",
                    "xci_path": "ip/design_1_auto_ds_0/design_1_auto_ds_0.xci",
                    "inst_hier_path": "custom_logic/axi_interconnect_0/s00_couplers/auto_ds",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "32"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "128"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_0",
                    "xci_path": "ip/design_1_auto_pc_0/design_1_auto_pc_0.xci",
                    "inst_hier_path": "custom_logic/axi_interconnect_0/s00_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ds_to_auto_pc": {
                    "interface_ports": [
                      "auto_ds/M_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_ds": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_ds/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_ds/s_axi_aclk",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_ds/s_axi_aresetn",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "axi_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN"
                ]
              }
            }
          },
          "axi_interconnect_1": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/design_1_axi_interconnect_1_0/design_1_axi_interconnect_1_0.xci",
            "inst_hier_path": "custom_logic/axi_interconnect_1",
            "xci_name": "design_1_axi_interconnect_1_0",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_ARESETN"
                  }
                }
              },
              "S01_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "design_1_xbar_1",
                "xci_path": "ip/design_1_xbar_1/design_1_xbar_1.xci",
                "inst_hier_path": "custom_logic/axi_interconnect_1/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "2"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  },
                  "S01_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "design_1_auto_us_0",
                    "xci_path": "ip/design_1_auto_us_0/design_1_auto_us_0.xci",
                    "inst_hier_path": "custom_logic/axi_interconnect_1/s00_couplers/auto_us",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "128"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "64"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  },
                  "auto_us_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "design_1_auto_us_1",
                    "xci_path": "ip/design_1_auto_us_1/design_1_auto_us_1.xci",
                    "inst_hier_path": "custom_logic/axi_interconnect_1/s01_couplers/auto_us",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "128"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "64"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s01_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  },
                  "auto_us_to_s01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXI",
                  "xbar/S01_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "axi_interconnect_1_to_s01_couplers": {
                "interface_ports": [
                  "S01_AXI",
                  "s01_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "axi_interconnect_1_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_1_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s01_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "s01_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_1_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s01_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "s01_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN"
                ]
              }
            }
          },
          "floating_point_0": {
            "vlnv": "xilinx.com:ip:floating_point:7.1",
            "xci_name": "design_1_floating_point_0_0",
            "xci_path": "ip/design_1_floating_point_0_0/design_1_floating_point_0_0.xci",
            "inst_hier_path": "custom_logic/floating_point_0",
            "parameters": {
              "A_Precision_Type": {
                "value": "Double"
              },
              "C_Accum_Input_Msb": {
                "value": "32"
              },
              "C_Accum_Lsb": {
                "value": "-31"
              },
              "C_Accum_Msb": {
                "value": "32"
              },
              "C_Latency": {
                "value": "36"
              },
              "C_Mult_Usage": {
                "value": "Full_Usage"
              },
              "C_Rate": {
                "value": "1"
              },
              "C_Result_Exponent_Width": {
                "value": "11"
              },
              "C_Result_Fraction_Width": {
                "value": "53"
              },
              "Has_ARESETn": {
                "value": "true"
              },
              "Has_A_TLAST": {
                "value": "true"
              },
              "Operation_Type": {
                "value": "Reciprocal"
              },
              "RESULT_TLAST_Behv": {
                "value": "Pass_A_TLAST"
              },
              "Result_Precision_Type": {
                "value": "Double"
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_xlconcat_0_0",
            "xci_path": "ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xci",
            "inst_hier_path": "custom_logic/xlconcat_0"
          }
        },
        "interface_nets": {
          "floating_point_0_M_AXIS_RESULT": {
            "interface_ports": [
              "axi_dma_0/S_AXIS_S2MM",
              "floating_point_0/M_AXIS_RESULT"
            ]
          },
          "S00_AXI_1": {
            "interface_ports": [
              "S00_AXI",
              "axi_interconnect_0/S00_AXI"
            ]
          },
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "axi_dma_0/S_AXI_LITE",
              "axi_interconnect_0/M00_AXI"
            ]
          },
          "axi_dma_0_M_AXIS_MM2S": {
            "interface_ports": [
              "axi_dma_0/M_AXIS_MM2S",
              "floating_point_0/S_AXIS_A"
            ]
          },
          "axi_dma_0_M_AXI_MM2S": {
            "interface_ports": [
              "axi_dma_0/M_AXI_MM2S",
              "axi_interconnect_1/S00_AXI"
            ]
          },
          "axi_dma_0_M_AXI_S2MM": {
            "interface_ports": [
              "axi_dma_0/M_AXI_S2MM",
              "axi_interconnect_1/S01_AXI"
            ]
          },
          "axi_interconnect_0_M01_AXI": {
            "interface_ports": [
              "axi_intc_0/s_axi",
              "axi_interconnect_0/M01_AXI"
            ]
          },
          "axi_interconnect_1_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "axi_interconnect_1/M00_AXI"
            ]
          }
        },
        "nets": {
          "ARESETN_1": {
            "ports": [
              "rstn_to_user",
              "axi_dma_0/axi_resetn",
              "axi_intc_0/s_axi_aresetn",
              "axi_interconnect_0/ARESETN",
              "axi_interconnect_0/M00_ARESETN",
              "axi_interconnect_0/M01_ARESETN",
              "axi_interconnect_0/S00_ARESETN",
              "axi_interconnect_1/ARESETN",
              "axi_interconnect_1/M00_ARESETN",
              "axi_interconnect_1/S00_ARESETN",
              "axi_interconnect_1/S01_ARESETN",
              "floating_point_0/aresetn"
            ]
          },
          "axi_dma_0_mm2s_introut": {
            "ports": [
              "axi_dma_0/mm2s_introut",
              "xlconcat_0/In0"
            ]
          },
          "axi_dma_0_s2mm_introut": {
            "ports": [
              "axi_dma_0/s2mm_introut",
              "xlconcat_0/In1"
            ]
          },
          "axi_intc_0_irq": {
            "ports": [
              "axi_intc_0/irq",
              "intr_user"
            ]
          },
          "clk_to_rm": {
            "ports": [
              "clk_to_rm",
              "axi_dma_0/m_axi_mm2s_aclk",
              "axi_dma_0/m_axi_s2mm_aclk",
              "axi_dma_0/s_axi_lite_aclk",
              "axi_intc_0/s_axi_aclk",
              "axi_interconnect_0/ACLK",
              "axi_interconnect_0/M00_ACLK",
              "axi_interconnect_0/M01_ACLK",
              "axi_interconnect_0/S00_ACLK",
              "axi_interconnect_1/ACLK",
              "axi_interconnect_1/M00_ACLK",
              "axi_interconnect_1/S00_ACLK",
              "axi_interconnect_1/S01_ACLK",
              "floating_point_0/aclk"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "axi_intc_0/intr"
            ]
          }
        }
      },
      "dfx_axi_shutdown_man_0": {
        "vlnv": "xilinx.com:ip:dfx_axi_shutdown_manager:1.0",
        "xci_name": "design_1_dfx_axi_shutdown_man_0_0",
        "xci_path": "ip/design_1_dfx_axi_shutdown_man_0_0/design_1_dfx_axi_shutdown_man_0_0.xci",
        "inst_hier_path": "dfx_axi_shutdown_man_0",
        "parameters": {
          "CTRL_INTERFACE_TYPE": {
            "value": "0"
          },
          "DP_AXI_ADDR_WIDTH": {
            "value": "49"
          },
          "DP_AXI_ARUSER_WIDTH": {
            "value": "1"
          },
          "DP_AXI_AWUSER_WIDTH": {
            "value": "1"
          },
          "DP_AXI_BUSER_WIDTH": {
            "value": "0"
          },
          "DP_AXI_DATA_WIDTH": {
            "value": "128"
          },
          "DP_AXI_ID_WIDTH": {
            "value": "6"
          },
          "DP_AXI_RUSER_WIDTH": {
            "value": "0"
          },
          "DP_AXI_WUSER_WIDTH": {
            "value": "0"
          },
          "RP_IS_MASTER": {
            "value": "true"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "dfx_axi_shutdown_man_1": {
        "vlnv": "xilinx.com:ip:dfx_axi_shutdown_manager:1.0",
        "xci_name": "design_1_dfx_axi_shutdown_man_1_0",
        "xci_path": "ip/design_1_dfx_axi_shutdown_man_1_0/design_1_dfx_axi_shutdown_man_1_0.xci",
        "inst_hier_path": "dfx_axi_shutdown_man_1",
        "parameters": {
          "CTRL_INTERFACE_TYPE": {
            "value": "0"
          },
          "RP_IS_MASTER": {
            "value": "false"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_1_0",
        "xci_path": "ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0.xci",
        "inst_hier_path": "xlconstant_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      }
    },
    "interface_nets": {
      "S00_AXI_1": {
        "interface_ports": [
          "custom_logic/S00_AXI",
          "dfx_axi_shutdown_man_1/M_AXI"
        ]
      },
      "axi_interconnect_1_M00_AXI": {
        "interface_ports": [
          "custom_logic/M00_AXI",
          "dfx_axi_shutdown_man_0/S_AXI"
        ]
      },
      "dfx_axi_shutdown_man_0_M_AXI": {
        "interface_ports": [
          "S_AXI_HP0_FPD",
          "dfx_axi_shutdown_man_0/M_AXI"
        ]
      },
      "M_AXI_HPM0_FPD_1": {
        "interface_ports": [
          "M_AXI_HPM0_FPD",
          "dfx_axi_shutdown_man_1/S_AXI"
        ]
      }
    },
    "nets": {
      "ARESETN_1": {
        "ports": [
          "rstn_to_user",
          "custom_logic/rstn_to_user",
          "dfx_axi_shutdown_man_0/resetn",
          "dfx_axi_shutdown_man_1/resetn"
        ]
      },
      "axi_intc_0_irq": {
        "ports": [
          "custom_logic/intr_user",
          "intr_user"
        ]
      },
      "clk_to_rm": {
        "ports": [
          "clk_to_rm",
          "custom_logic/clk_to_rm",
          "dfx_axi_shutdown_man_0/clk",
          "dfx_axi_shutdown_man_1/clk"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "dfx_axi_shutdown_man_1/request_shutdown",
          "dfx_axi_shutdown_man_0/request_shutdown"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "M_AXI_HPM0_FPD": {
            "range": "1T",
            "width": "40",
            "local_memory_map": {
              "name": "M_AXI_HPM0_FPD",
              "description": "Address Space Segments",
              "address_blocks": {
                "address_block": {
                  "name": "M_AXI_HPM0_FPD:Seg0",
                  "display_name": "Seg0",
                  "base_address": "0xA0000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "all"
                }
              }
            },
            "segments": {
              "SEG_axi_dma_0_Reg": {
                "address_block": "/custom_logic/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x00A0000000",
                "range": "64K"
              },
              "SEG_axi_intc_0_Reg": {
                "address_block": "/custom_logic/axi_intc_0/S_AXI/Reg",
                "offset": "0x00A0010000",
                "range": "64K"
              }
            }
          }
        },
        "memory_maps": {
          "S_AXI_HP0_FPD": {
            "address_blocks": {
              "Reg": {
                "base_address": "0x00000000",
                "range": "2G",
                "width": "31",
                "usage": "register"
              }
            }
          }
        }
      },
      "/custom_logic/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_S_AXI_HP0_FPD_Reg": {
                "address_block": "/S_AXI_HP0_FPD/Reg",
                "offset": "0x00000000",
                "range": "2G"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_S_AXI_HP0_FPD_Reg": {
                "address_block": "/S_AXI_HP0_FPD/Reg",
                "offset": "0x00000000",
                "range": "2G"
              }
            }
          }
        }
      }
    }
  }
}