Combinational power estimation, with Zero delay model.
Network: paper_example.blif, Power = 0.0 uW assuming 20 MHz clock and Vdd = 5V
