

================================================================
== Vivado HLS Report for 'normalize_array_ap_fixed_32u_array_ap_fixed_4_2_5_3_0_32u_config5_s'
================================================================
* Date:           Sun May 25 00:19:50 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1026|     1026| 5.130 us | 5.130 us |  1026|  1026|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- BatchNormLoop  |     1024|     1024|         2|          1|          1|  1024|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     40|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    639|    -|
|Register         |        -|      -|      19|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      19|    679|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_359_p2                       |     +    |      0|  0|  13|          11|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op112         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op79          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln25_fu_353_p2               |   icmp   |      0|  0|  13|          11|          12|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  40|          30|          21|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_10_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_11_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_12_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_13_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_14_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_15_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_16_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_17_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_18_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_19_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_20_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_21_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_22_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_23_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_24_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_25_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_26_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_27_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_28_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_29_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_30_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_31_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_8_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_9_V_blk_n    |   9|          2|    1|          2|
    |i_0_reg_342              |   9|          2|   11|         22|
    |real_start               |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_10_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_11_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_12_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_13_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_14_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_15_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_16_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_17_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_18_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_19_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_20_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_21_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_22_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_23_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_24_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_25_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_26_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_27_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_28_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_29_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_30_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_31_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_8_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_9_V_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 639|        141|   79|        161|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_reg_342              |  11|   0|   11|          0|
    |icmp_ln25_reg_525        |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  19|   0|   19|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+--------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> | return value |
|start_full_n              |  in |    1| ap_ctrl_hs | normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> | return value |
|ap_done                   | out |    1| ap_ctrl_hs | normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> | return value |
|start_out                 | out |    1| ap_ctrl_hs | normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> | return value |
|start_write               | out |    1| ap_ctrl_hs | normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> | return value |
|data_V_data_0_V_dout      |  in |    4|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_read      | out |    1|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_1_V_dout      |  in |    4|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_read      | out |    1|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_2_V_dout      |  in |    4|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_read      | out |    1|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_3_V_dout      |  in |    4|   ap_fifo  |                            data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_empty_n   |  in |    1|   ap_fifo  |                            data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_read      | out |    1|   ap_fifo  |                            data_V_data_3_V                            |    pointer   |
|data_V_data_4_V_dout      |  in |    4|   ap_fifo  |                            data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_empty_n   |  in |    1|   ap_fifo  |                            data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_read      | out |    1|   ap_fifo  |                            data_V_data_4_V                            |    pointer   |
|data_V_data_5_V_dout      |  in |    4|   ap_fifo  |                            data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_empty_n   |  in |    1|   ap_fifo  |                            data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_read      | out |    1|   ap_fifo  |                            data_V_data_5_V                            |    pointer   |
|data_V_data_6_V_dout      |  in |    4|   ap_fifo  |                            data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_empty_n   |  in |    1|   ap_fifo  |                            data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_read      | out |    1|   ap_fifo  |                            data_V_data_6_V                            |    pointer   |
|data_V_data_7_V_dout      |  in |    4|   ap_fifo  |                            data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_empty_n   |  in |    1|   ap_fifo  |                            data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_read      | out |    1|   ap_fifo  |                            data_V_data_7_V                            |    pointer   |
|data_V_data_8_V_dout      |  in |    4|   ap_fifo  |                            data_V_data_8_V                            |    pointer   |
|data_V_data_8_V_empty_n   |  in |    1|   ap_fifo  |                            data_V_data_8_V                            |    pointer   |
|data_V_data_8_V_read      | out |    1|   ap_fifo  |                            data_V_data_8_V                            |    pointer   |
|data_V_data_9_V_dout      |  in |    4|   ap_fifo  |                            data_V_data_9_V                            |    pointer   |
|data_V_data_9_V_empty_n   |  in |    1|   ap_fifo  |                            data_V_data_9_V                            |    pointer   |
|data_V_data_9_V_read      | out |    1|   ap_fifo  |                            data_V_data_9_V                            |    pointer   |
|data_V_data_10_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_10_V                           |    pointer   |
|data_V_data_10_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_10_V                           |    pointer   |
|data_V_data_10_V_read     | out |    1|   ap_fifo  |                            data_V_data_10_V                           |    pointer   |
|data_V_data_11_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_11_V                           |    pointer   |
|data_V_data_11_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_11_V                           |    pointer   |
|data_V_data_11_V_read     | out |    1|   ap_fifo  |                            data_V_data_11_V                           |    pointer   |
|data_V_data_12_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_12_V                           |    pointer   |
|data_V_data_12_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_12_V                           |    pointer   |
|data_V_data_12_V_read     | out |    1|   ap_fifo  |                            data_V_data_12_V                           |    pointer   |
|data_V_data_13_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_13_V                           |    pointer   |
|data_V_data_13_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_13_V                           |    pointer   |
|data_V_data_13_V_read     | out |    1|   ap_fifo  |                            data_V_data_13_V                           |    pointer   |
|data_V_data_14_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_14_V                           |    pointer   |
|data_V_data_14_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_14_V                           |    pointer   |
|data_V_data_14_V_read     | out |    1|   ap_fifo  |                            data_V_data_14_V                           |    pointer   |
|data_V_data_15_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_15_V                           |    pointer   |
|data_V_data_15_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_15_V                           |    pointer   |
|data_V_data_15_V_read     | out |    1|   ap_fifo  |                            data_V_data_15_V                           |    pointer   |
|data_V_data_16_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_16_V                           |    pointer   |
|data_V_data_16_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_16_V                           |    pointer   |
|data_V_data_16_V_read     | out |    1|   ap_fifo  |                            data_V_data_16_V                           |    pointer   |
|data_V_data_17_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_17_V                           |    pointer   |
|data_V_data_17_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_17_V                           |    pointer   |
|data_V_data_17_V_read     | out |    1|   ap_fifo  |                            data_V_data_17_V                           |    pointer   |
|data_V_data_18_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_18_V                           |    pointer   |
|data_V_data_18_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_18_V                           |    pointer   |
|data_V_data_18_V_read     | out |    1|   ap_fifo  |                            data_V_data_18_V                           |    pointer   |
|data_V_data_19_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_19_V                           |    pointer   |
|data_V_data_19_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_19_V                           |    pointer   |
|data_V_data_19_V_read     | out |    1|   ap_fifo  |                            data_V_data_19_V                           |    pointer   |
|data_V_data_20_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_20_V                           |    pointer   |
|data_V_data_20_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_20_V                           |    pointer   |
|data_V_data_20_V_read     | out |    1|   ap_fifo  |                            data_V_data_20_V                           |    pointer   |
|data_V_data_21_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_21_V                           |    pointer   |
|data_V_data_21_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_21_V                           |    pointer   |
|data_V_data_21_V_read     | out |    1|   ap_fifo  |                            data_V_data_21_V                           |    pointer   |
|data_V_data_22_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_22_V                           |    pointer   |
|data_V_data_22_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_22_V                           |    pointer   |
|data_V_data_22_V_read     | out |    1|   ap_fifo  |                            data_V_data_22_V                           |    pointer   |
|data_V_data_23_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_23_V                           |    pointer   |
|data_V_data_23_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_23_V                           |    pointer   |
|data_V_data_23_V_read     | out |    1|   ap_fifo  |                            data_V_data_23_V                           |    pointer   |
|data_V_data_24_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_24_V                           |    pointer   |
|data_V_data_24_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_24_V                           |    pointer   |
|data_V_data_24_V_read     | out |    1|   ap_fifo  |                            data_V_data_24_V                           |    pointer   |
|data_V_data_25_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_25_V                           |    pointer   |
|data_V_data_25_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_25_V                           |    pointer   |
|data_V_data_25_V_read     | out |    1|   ap_fifo  |                            data_V_data_25_V                           |    pointer   |
|data_V_data_26_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_26_V                           |    pointer   |
|data_V_data_26_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_26_V                           |    pointer   |
|data_V_data_26_V_read     | out |    1|   ap_fifo  |                            data_V_data_26_V                           |    pointer   |
|data_V_data_27_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_27_V                           |    pointer   |
|data_V_data_27_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_27_V                           |    pointer   |
|data_V_data_27_V_read     | out |    1|   ap_fifo  |                            data_V_data_27_V                           |    pointer   |
|data_V_data_28_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_28_V                           |    pointer   |
|data_V_data_28_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_28_V                           |    pointer   |
|data_V_data_28_V_read     | out |    1|   ap_fifo  |                            data_V_data_28_V                           |    pointer   |
|data_V_data_29_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_29_V                           |    pointer   |
|data_V_data_29_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_29_V                           |    pointer   |
|data_V_data_29_V_read     | out |    1|   ap_fifo  |                            data_V_data_29_V                           |    pointer   |
|data_V_data_30_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_30_V                           |    pointer   |
|data_V_data_30_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_30_V                           |    pointer   |
|data_V_data_30_V_read     | out |    1|   ap_fifo  |                            data_V_data_30_V                           |    pointer   |
|data_V_data_31_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_31_V                           |    pointer   |
|data_V_data_31_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_31_V                           |    pointer   |
|data_V_data_31_V_read     | out |    1|   ap_fifo  |                            data_V_data_31_V                           |    pointer   |
|res_V_data_0_V_din        | out |    4|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_write      | out |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_din        | out |    4|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_write      | out |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_din        | out |    4|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_write      | out |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_3_V_din        | out |    4|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_write      | out |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_4_V_din        | out |    4|   ap_fifo  |                             res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_write      | out |    1|   ap_fifo  |                             res_V_data_4_V                            |    pointer   |
|res_V_data_5_V_din        | out |    4|   ap_fifo  |                             res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_write      | out |    1|   ap_fifo  |                             res_V_data_5_V                            |    pointer   |
|res_V_data_6_V_din        | out |    4|   ap_fifo  |                             res_V_data_6_V                            |    pointer   |
|res_V_data_6_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_6_V                            |    pointer   |
|res_V_data_6_V_write      | out |    1|   ap_fifo  |                             res_V_data_6_V                            |    pointer   |
|res_V_data_7_V_din        | out |    4|   ap_fifo  |                             res_V_data_7_V                            |    pointer   |
|res_V_data_7_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_7_V                            |    pointer   |
|res_V_data_7_V_write      | out |    1|   ap_fifo  |                             res_V_data_7_V                            |    pointer   |
|res_V_data_8_V_din        | out |    4|   ap_fifo  |                             res_V_data_8_V                            |    pointer   |
|res_V_data_8_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_8_V                            |    pointer   |
|res_V_data_8_V_write      | out |    1|   ap_fifo  |                             res_V_data_8_V                            |    pointer   |
|res_V_data_9_V_din        | out |    4|   ap_fifo  |                             res_V_data_9_V                            |    pointer   |
|res_V_data_9_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_9_V                            |    pointer   |
|res_V_data_9_V_write      | out |    1|   ap_fifo  |                             res_V_data_9_V                            |    pointer   |
|res_V_data_10_V_din       | out |    4|   ap_fifo  |                            res_V_data_10_V                            |    pointer   |
|res_V_data_10_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_10_V                            |    pointer   |
|res_V_data_10_V_write     | out |    1|   ap_fifo  |                            res_V_data_10_V                            |    pointer   |
|res_V_data_11_V_din       | out |    4|   ap_fifo  |                            res_V_data_11_V                            |    pointer   |
|res_V_data_11_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_11_V                            |    pointer   |
|res_V_data_11_V_write     | out |    1|   ap_fifo  |                            res_V_data_11_V                            |    pointer   |
|res_V_data_12_V_din       | out |    4|   ap_fifo  |                            res_V_data_12_V                            |    pointer   |
|res_V_data_12_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_12_V                            |    pointer   |
|res_V_data_12_V_write     | out |    1|   ap_fifo  |                            res_V_data_12_V                            |    pointer   |
|res_V_data_13_V_din       | out |    4|   ap_fifo  |                            res_V_data_13_V                            |    pointer   |
|res_V_data_13_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_13_V                            |    pointer   |
|res_V_data_13_V_write     | out |    1|   ap_fifo  |                            res_V_data_13_V                            |    pointer   |
|res_V_data_14_V_din       | out |    4|   ap_fifo  |                            res_V_data_14_V                            |    pointer   |
|res_V_data_14_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_14_V                            |    pointer   |
|res_V_data_14_V_write     | out |    1|   ap_fifo  |                            res_V_data_14_V                            |    pointer   |
|res_V_data_15_V_din       | out |    4|   ap_fifo  |                            res_V_data_15_V                            |    pointer   |
|res_V_data_15_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_15_V                            |    pointer   |
|res_V_data_15_V_write     | out |    1|   ap_fifo  |                            res_V_data_15_V                            |    pointer   |
|res_V_data_16_V_din       | out |    4|   ap_fifo  |                            res_V_data_16_V                            |    pointer   |
|res_V_data_16_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_16_V                            |    pointer   |
|res_V_data_16_V_write     | out |    1|   ap_fifo  |                            res_V_data_16_V                            |    pointer   |
|res_V_data_17_V_din       | out |    4|   ap_fifo  |                            res_V_data_17_V                            |    pointer   |
|res_V_data_17_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_17_V                            |    pointer   |
|res_V_data_17_V_write     | out |    1|   ap_fifo  |                            res_V_data_17_V                            |    pointer   |
|res_V_data_18_V_din       | out |    4|   ap_fifo  |                            res_V_data_18_V                            |    pointer   |
|res_V_data_18_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_18_V                            |    pointer   |
|res_V_data_18_V_write     | out |    1|   ap_fifo  |                            res_V_data_18_V                            |    pointer   |
|res_V_data_19_V_din       | out |    4|   ap_fifo  |                            res_V_data_19_V                            |    pointer   |
|res_V_data_19_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_19_V                            |    pointer   |
|res_V_data_19_V_write     | out |    1|   ap_fifo  |                            res_V_data_19_V                            |    pointer   |
|res_V_data_20_V_din       | out |    4|   ap_fifo  |                            res_V_data_20_V                            |    pointer   |
|res_V_data_20_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_20_V                            |    pointer   |
|res_V_data_20_V_write     | out |    1|   ap_fifo  |                            res_V_data_20_V                            |    pointer   |
|res_V_data_21_V_din       | out |    4|   ap_fifo  |                            res_V_data_21_V                            |    pointer   |
|res_V_data_21_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_21_V                            |    pointer   |
|res_V_data_21_V_write     | out |    1|   ap_fifo  |                            res_V_data_21_V                            |    pointer   |
|res_V_data_22_V_din       | out |    4|   ap_fifo  |                            res_V_data_22_V                            |    pointer   |
|res_V_data_22_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_22_V                            |    pointer   |
|res_V_data_22_V_write     | out |    1|   ap_fifo  |                            res_V_data_22_V                            |    pointer   |
|res_V_data_23_V_din       | out |    4|   ap_fifo  |                            res_V_data_23_V                            |    pointer   |
|res_V_data_23_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_23_V                            |    pointer   |
|res_V_data_23_V_write     | out |    1|   ap_fifo  |                            res_V_data_23_V                            |    pointer   |
|res_V_data_24_V_din       | out |    4|   ap_fifo  |                            res_V_data_24_V                            |    pointer   |
|res_V_data_24_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_24_V                            |    pointer   |
|res_V_data_24_V_write     | out |    1|   ap_fifo  |                            res_V_data_24_V                            |    pointer   |
|res_V_data_25_V_din       | out |    4|   ap_fifo  |                            res_V_data_25_V                            |    pointer   |
|res_V_data_25_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_25_V                            |    pointer   |
|res_V_data_25_V_write     | out |    1|   ap_fifo  |                            res_V_data_25_V                            |    pointer   |
|res_V_data_26_V_din       | out |    4|   ap_fifo  |                            res_V_data_26_V                            |    pointer   |
|res_V_data_26_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_26_V                            |    pointer   |
|res_V_data_26_V_write     | out |    1|   ap_fifo  |                            res_V_data_26_V                            |    pointer   |
|res_V_data_27_V_din       | out |    4|   ap_fifo  |                            res_V_data_27_V                            |    pointer   |
|res_V_data_27_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_27_V                            |    pointer   |
|res_V_data_27_V_write     | out |    1|   ap_fifo  |                            res_V_data_27_V                            |    pointer   |
|res_V_data_28_V_din       | out |    4|   ap_fifo  |                            res_V_data_28_V                            |    pointer   |
|res_V_data_28_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_28_V                            |    pointer   |
|res_V_data_28_V_write     | out |    1|   ap_fifo  |                            res_V_data_28_V                            |    pointer   |
|res_V_data_29_V_din       | out |    4|   ap_fifo  |                            res_V_data_29_V                            |    pointer   |
|res_V_data_29_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_29_V                            |    pointer   |
|res_V_data_29_V_write     | out |    1|   ap_fifo  |                            res_V_data_29_V                            |    pointer   |
|res_V_data_30_V_din       | out |    4|   ap_fifo  |                            res_V_data_30_V                            |    pointer   |
|res_V_data_30_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_30_V                            |    pointer   |
|res_V_data_30_V_write     | out |    1|   ap_fifo  |                            res_V_data_30_V                            |    pointer   |
|res_V_data_31_V_din       | out |    4|   ap_fifo  |                            res_V_data_31_V                            |    pointer   |
|res_V_data_31_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_31_V                            |    pointer   |
|res_V_data_31_V_write     | out |    1|   ap_fifo  |                            res_V_data_31_V                            |    pointer   |
+--------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 32768, [4 x i8]* @p_str38, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_batchnorm_stream.h:22]   --->   Operation 69 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_batchnorm_stream.h:25]   --->   Operation 70 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%i_0 = phi i11 [ 0, %0 ], [ %i, %BatchNormLoop ]"   --->   Operation 71 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.88ns)   --->   "%icmp_ln25 = icmp eq i11 %i_0, -1024" [firmware/nnet_utils/nnet_batchnorm_stream.h:25]   --->   Operation 72 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 73 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.63ns)   --->   "%i = add i11 %i_0, 1" [firmware/nnet_utils/nnet_batchnorm_stream.h:25]   --->   Operation 74 'add' 'i' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %2, label %BatchNormLoop" [firmware/nnet_utils/nnet_batchnorm_stream.h:25]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str39) nounwind" [firmware/nnet_utils/nnet_batchnorm_stream.h:25]   --->   Operation 76 'specloopname' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str39)" [firmware/nnet_utils/nnet_batchnorm_stream.h:25]   --->   Operation 77 'specregionbegin' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_batchnorm_stream.h:26]   --->   Operation 78 'specpipeline' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (2.18ns)   --->   "%empty_33 = call { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P(i4* %data_V_data_0_V, i4* %data_V_data_1_V, i4* %data_V_data_2_V, i4* %data_V_data_3_V, i4* %data_V_data_4_V, i4* %data_V_data_5_V, i4* %data_V_data_6_V, i4* %data_V_data_7_V, i4* %data_V_data_8_V, i4* %data_V_data_9_V, i4* %data_V_data_10_V, i4* %data_V_data_11_V, i4* %data_V_data_12_V, i4* %data_V_data_13_V, i4* %data_V_data_14_V, i4* %data_V_data_15_V, i4* %data_V_data_16_V, i4* %data_V_data_17_V, i4* %data_V_data_18_V, i4* %data_V_data_19_V, i4* %data_V_data_20_V, i4* %data_V_data_21_V, i4* %data_V_data_22_V, i4* %data_V_data_23_V, i4* %data_V_data_24_V, i4* %data_V_data_25_V, i4* %data_V_data_26_V, i4* %data_V_data_27_V, i4* %data_V_data_28_V, i4* %data_V_data_29_V, i4* %data_V_data_30_V, i4* %data_V_data_31_V)" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 79 'read' 'empty_33' <Predicate = (!icmp_ln25)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_33, 0" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 80 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_33, 1" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 81 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_33, 2" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 82 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_33, 3" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 83 'extractvalue' 'tmp_data_3_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_data_4_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_33, 4" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 84 'extractvalue' 'tmp_data_4_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_data_5_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_33, 5" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 85 'extractvalue' 'tmp_data_5_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_data_6_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_33, 6" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 86 'extractvalue' 'tmp_data_6_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_data_7_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_33, 7" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 87 'extractvalue' 'tmp_data_7_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_data_8_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_33, 8" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 88 'extractvalue' 'tmp_data_8_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_data_9_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_33, 9" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 89 'extractvalue' 'tmp_data_9_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_data_10_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_33, 10" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 90 'extractvalue' 'tmp_data_10_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_data_11_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_33, 11" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 91 'extractvalue' 'tmp_data_11_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_data_12_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_33, 12" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 92 'extractvalue' 'tmp_data_12_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_data_13_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_33, 13" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 93 'extractvalue' 'tmp_data_13_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_data_14_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_33, 14" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 94 'extractvalue' 'tmp_data_14_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_data_15_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_33, 15" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 95 'extractvalue' 'tmp_data_15_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_data_16_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_33, 16" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 96 'extractvalue' 'tmp_data_16_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_data_17_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_33, 17" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 97 'extractvalue' 'tmp_data_17_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_data_18_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_33, 18" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 98 'extractvalue' 'tmp_data_18_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_data_19_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_33, 19" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 99 'extractvalue' 'tmp_data_19_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_data_20_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_33, 20" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 100 'extractvalue' 'tmp_data_20_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_data_21_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_33, 21" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 101 'extractvalue' 'tmp_data_21_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_data_22_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_33, 22" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 102 'extractvalue' 'tmp_data_22_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_data_23_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_33, 23" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 103 'extractvalue' 'tmp_data_23_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_data_24_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_33, 24" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 104 'extractvalue' 'tmp_data_24_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_data_25_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_33, 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 105 'extractvalue' 'tmp_data_25_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_data_26_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_33, 26" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 106 'extractvalue' 'tmp_data_26_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_data_27_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_33, 27" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 107 'extractvalue' 'tmp_data_27_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_data_28_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_33, 28" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 108 'extractvalue' 'tmp_data_28_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_data_29_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_33, 29" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 109 'extractvalue' 'tmp_data_29_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_data_30_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_33, 30" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 110 'extractvalue' 'tmp_data_30_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_data_31_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_33, 31" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 111 'extractvalue' 'tmp_data_31_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P(i4* %res_V_data_0_V, i4* %res_V_data_1_V, i4* %res_V_data_2_V, i4* %res_V_data_3_V, i4* %res_V_data_4_V, i4* %res_V_data_5_V, i4* %res_V_data_6_V, i4* %res_V_data_7_V, i4* %res_V_data_8_V, i4* %res_V_data_9_V, i4* %res_V_data_10_V, i4* %res_V_data_11_V, i4* %res_V_data_12_V, i4* %res_V_data_13_V, i4* %res_V_data_14_V, i4* %res_V_data_15_V, i4* %res_V_data_16_V, i4* %res_V_data_17_V, i4* %res_V_data_18_V, i4* %res_V_data_19_V, i4* %res_V_data_20_V, i4* %res_V_data_21_V, i4* %res_V_data_22_V, i4* %res_V_data_23_V, i4* %res_V_data_24_V, i4* %res_V_data_25_V, i4* %res_V_data_26_V, i4* %res_V_data_27_V, i4* %res_V_data_28_V, i4* %res_V_data_29_V, i4* %res_V_data_30_V, i4* %res_V_data_31_V, i4 %tmp_data_0_V, i4 %tmp_data_1_V, i4 %tmp_data_2_V, i4 %tmp_data_3_V, i4 %tmp_data_4_V, i4 %tmp_data_5_V, i4 %tmp_data_6_V, i4 %tmp_data_7_V, i4 %tmp_data_8_V, i4 %tmp_data_9_V, i4 %tmp_data_10_V, i4 %tmp_data_11_V, i4 %tmp_data_12_V, i4 %tmp_data_13_V, i4 %tmp_data_14_V, i4 %tmp_data_15_V, i4 %tmp_data_16_V, i4 %tmp_data_17_V, i4 %tmp_data_18_V, i4 %tmp_data_19_V, i4 %tmp_data_20_V, i4 %tmp_data_21_V, i4 %tmp_data_22_V, i4 %tmp_data_23_V, i4 %tmp_data_24_V, i4 %tmp_data_25_V, i4 %tmp_data_26_V, i4 %tmp_data_27_V, i4 %tmp_data_28_V, i4 %tmp_data_29_V, i4 %tmp_data_30_V, i4 %tmp_data_31_V)" [firmware/nnet_utils/nnet_batchnorm_stream.h:46]   --->   Operation 112 'write' <Predicate = (!icmp_ln25)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str39, i32 %tmp)" [firmware/nnet_utils/nnet_batchnorm_stream.h:47]   --->   Operation 113 'specregionend' 'empty_34' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_batchnorm_stream.h:25]   --->   Operation 114 'br' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_batchnorm_stream.h:48]   --->   Operation 115 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_16_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_17_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_18_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_19_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_20_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_21_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_22_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_23_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_24_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_25_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_26_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_27_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_28_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_29_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_30_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_31_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_16_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_17_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_18_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_19_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_20_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_21_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_22_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_23_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_24_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_25_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_26_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_27_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_28_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_29_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_30_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_31_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specresourcelimit_ln22 (specresourcelimit) [ 00000]
br_ln25                (br               ) [ 01110]
i_0                    (phi              ) [ 00100]
icmp_ln25              (icmp             ) [ 00110]
empty                  (speclooptripcount) [ 00000]
i                      (add              ) [ 01110]
br_ln25                (br               ) [ 00000]
specloopname_ln25      (specloopname     ) [ 00000]
tmp                    (specregionbegin  ) [ 00000]
specpipeline_ln26      (specpipeline     ) [ 00000]
empty_33               (read             ) [ 00000]
tmp_data_0_V           (extractvalue     ) [ 00000]
tmp_data_1_V           (extractvalue     ) [ 00000]
tmp_data_2_V           (extractvalue     ) [ 00000]
tmp_data_3_V           (extractvalue     ) [ 00000]
tmp_data_4_V           (extractvalue     ) [ 00000]
tmp_data_5_V           (extractvalue     ) [ 00000]
tmp_data_6_V           (extractvalue     ) [ 00000]
tmp_data_7_V           (extractvalue     ) [ 00000]
tmp_data_8_V           (extractvalue     ) [ 00000]
tmp_data_9_V           (extractvalue     ) [ 00000]
tmp_data_10_V          (extractvalue     ) [ 00000]
tmp_data_11_V          (extractvalue     ) [ 00000]
tmp_data_12_V          (extractvalue     ) [ 00000]
tmp_data_13_V          (extractvalue     ) [ 00000]
tmp_data_14_V          (extractvalue     ) [ 00000]
tmp_data_15_V          (extractvalue     ) [ 00000]
tmp_data_16_V          (extractvalue     ) [ 00000]
tmp_data_17_V          (extractvalue     ) [ 00000]
tmp_data_18_V          (extractvalue     ) [ 00000]
tmp_data_19_V          (extractvalue     ) [ 00000]
tmp_data_20_V          (extractvalue     ) [ 00000]
tmp_data_21_V          (extractvalue     ) [ 00000]
tmp_data_22_V          (extractvalue     ) [ 00000]
tmp_data_23_V          (extractvalue     ) [ 00000]
tmp_data_24_V          (extractvalue     ) [ 00000]
tmp_data_25_V          (extractvalue     ) [ 00000]
tmp_data_26_V          (extractvalue     ) [ 00000]
tmp_data_27_V          (extractvalue     ) [ 00000]
tmp_data_28_V          (extractvalue     ) [ 00000]
tmp_data_29_V          (extractvalue     ) [ 00000]
tmp_data_30_V          (extractvalue     ) [ 00000]
tmp_data_31_V          (extractvalue     ) [ 00000]
write_ln46             (write            ) [ 00000]
empty_34               (specregionend    ) [ 00000]
br_ln25                (br               ) [ 01110]
ret_ln48               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_V_data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_V_data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_V_data_8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_V_data_9_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_V_data_10_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_10_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_V_data_11_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_11_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_V_data_12_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_12_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_V_data_13_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_13_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_V_data_14_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_14_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="data_V_data_15_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_15_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="data_V_data_16_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_16_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="data_V_data_17_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_17_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="data_V_data_18_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_18_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="data_V_data_19_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_19_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="data_V_data_20_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_20_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="data_V_data_21_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_21_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="data_V_data_22_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_22_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="data_V_data_23_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_23_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="data_V_data_24_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_24_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="data_V_data_25_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_25_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="data_V_data_26_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_26_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="data_V_data_27_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_27_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="data_V_data_28_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_28_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="data_V_data_29_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_29_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="data_V_data_30_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_30_V"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="data_V_data_31_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_31_V"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="res_V_data_4_V">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="res_V_data_5_V">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="res_V_data_6_V">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="res_V_data_7_V">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="res_V_data_8_V">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="res_V_data_9_V">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="res_V_data_10_V">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_10_V"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="res_V_data_11_V">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_11_V"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="res_V_data_12_V">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_12_V"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="res_V_data_13_V">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_13_V"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="res_V_data_14_V">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_14_V"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="res_V_data_15_V">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_15_V"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="res_V_data_16_V">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_16_V"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="res_V_data_17_V">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_17_V"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="res_V_data_18_V">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_18_V"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="res_V_data_19_V">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_19_V"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="res_V_data_20_V">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_20_V"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="res_V_data_21_V">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_21_V"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="res_V_data_22_V">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_22_V"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="res_V_data_23_V">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_23_V"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="res_V_data_24_V">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_24_V"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="res_V_data_25_V">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_25_V"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="res_V_data_26_V">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_26_V"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="res_V_data_27_V">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_27_V"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="res_V_data_28_V">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_28_V"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="res_V_data_29_V">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_29_V"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="res_V_data_30_V">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_30_V"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="res_V_data_31_V">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_31_V"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="174" class="1004" name="empty_33_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="128" slack="0"/>
<pin id="176" dir="0" index="1" bw="4" slack="0"/>
<pin id="177" dir="0" index="2" bw="4" slack="0"/>
<pin id="178" dir="0" index="3" bw="4" slack="0"/>
<pin id="179" dir="0" index="4" bw="4" slack="0"/>
<pin id="180" dir="0" index="5" bw="4" slack="0"/>
<pin id="181" dir="0" index="6" bw="4" slack="0"/>
<pin id="182" dir="0" index="7" bw="4" slack="0"/>
<pin id="183" dir="0" index="8" bw="4" slack="0"/>
<pin id="184" dir="0" index="9" bw="4" slack="0"/>
<pin id="185" dir="0" index="10" bw="4" slack="0"/>
<pin id="186" dir="0" index="11" bw="4" slack="0"/>
<pin id="187" dir="0" index="12" bw="4" slack="0"/>
<pin id="188" dir="0" index="13" bw="4" slack="0"/>
<pin id="189" dir="0" index="14" bw="4" slack="0"/>
<pin id="190" dir="0" index="15" bw="4" slack="0"/>
<pin id="191" dir="0" index="16" bw="4" slack="0"/>
<pin id="192" dir="0" index="17" bw="4" slack="0"/>
<pin id="193" dir="0" index="18" bw="4" slack="0"/>
<pin id="194" dir="0" index="19" bw="4" slack="0"/>
<pin id="195" dir="0" index="20" bw="4" slack="0"/>
<pin id="196" dir="0" index="21" bw="4" slack="0"/>
<pin id="197" dir="0" index="22" bw="4" slack="0"/>
<pin id="198" dir="0" index="23" bw="4" slack="0"/>
<pin id="199" dir="0" index="24" bw="4" slack="0"/>
<pin id="200" dir="0" index="25" bw="4" slack="0"/>
<pin id="201" dir="0" index="26" bw="4" slack="0"/>
<pin id="202" dir="0" index="27" bw="4" slack="0"/>
<pin id="203" dir="0" index="28" bw="4" slack="0"/>
<pin id="204" dir="0" index="29" bw="4" slack="0"/>
<pin id="205" dir="0" index="30" bw="4" slack="0"/>
<pin id="206" dir="0" index="31" bw="4" slack="0"/>
<pin id="207" dir="0" index="32" bw="4" slack="0"/>
<pin id="208" dir="1" index="33" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_33/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="write_ln46_write_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="4" slack="0"/>
<pin id="245" dir="0" index="2" bw="4" slack="0"/>
<pin id="246" dir="0" index="3" bw="4" slack="0"/>
<pin id="247" dir="0" index="4" bw="4" slack="0"/>
<pin id="248" dir="0" index="5" bw="4" slack="0"/>
<pin id="249" dir="0" index="6" bw="4" slack="0"/>
<pin id="250" dir="0" index="7" bw="4" slack="0"/>
<pin id="251" dir="0" index="8" bw="4" slack="0"/>
<pin id="252" dir="0" index="9" bw="4" slack="0"/>
<pin id="253" dir="0" index="10" bw="4" slack="0"/>
<pin id="254" dir="0" index="11" bw="4" slack="0"/>
<pin id="255" dir="0" index="12" bw="4" slack="0"/>
<pin id="256" dir="0" index="13" bw="4" slack="0"/>
<pin id="257" dir="0" index="14" bw="4" slack="0"/>
<pin id="258" dir="0" index="15" bw="4" slack="0"/>
<pin id="259" dir="0" index="16" bw="4" slack="0"/>
<pin id="260" dir="0" index="17" bw="4" slack="0"/>
<pin id="261" dir="0" index="18" bw="4" slack="0"/>
<pin id="262" dir="0" index="19" bw="4" slack="0"/>
<pin id="263" dir="0" index="20" bw="4" slack="0"/>
<pin id="264" dir="0" index="21" bw="4" slack="0"/>
<pin id="265" dir="0" index="22" bw="4" slack="0"/>
<pin id="266" dir="0" index="23" bw="4" slack="0"/>
<pin id="267" dir="0" index="24" bw="4" slack="0"/>
<pin id="268" dir="0" index="25" bw="4" slack="0"/>
<pin id="269" dir="0" index="26" bw="4" slack="0"/>
<pin id="270" dir="0" index="27" bw="4" slack="0"/>
<pin id="271" dir="0" index="28" bw="4" slack="0"/>
<pin id="272" dir="0" index="29" bw="4" slack="0"/>
<pin id="273" dir="0" index="30" bw="4" slack="0"/>
<pin id="274" dir="0" index="31" bw="4" slack="0"/>
<pin id="275" dir="0" index="32" bw="4" slack="0"/>
<pin id="276" dir="0" index="33" bw="4" slack="0"/>
<pin id="277" dir="0" index="34" bw="4" slack="0"/>
<pin id="278" dir="0" index="35" bw="4" slack="0"/>
<pin id="279" dir="0" index="36" bw="4" slack="0"/>
<pin id="280" dir="0" index="37" bw="4" slack="0"/>
<pin id="281" dir="0" index="38" bw="4" slack="0"/>
<pin id="282" dir="0" index="39" bw="4" slack="0"/>
<pin id="283" dir="0" index="40" bw="4" slack="0"/>
<pin id="284" dir="0" index="41" bw="4" slack="0"/>
<pin id="285" dir="0" index="42" bw="4" slack="0"/>
<pin id="286" dir="0" index="43" bw="4" slack="0"/>
<pin id="287" dir="0" index="44" bw="4" slack="0"/>
<pin id="288" dir="0" index="45" bw="4" slack="0"/>
<pin id="289" dir="0" index="46" bw="4" slack="0"/>
<pin id="290" dir="0" index="47" bw="4" slack="0"/>
<pin id="291" dir="0" index="48" bw="4" slack="0"/>
<pin id="292" dir="0" index="49" bw="4" slack="0"/>
<pin id="293" dir="0" index="50" bw="4" slack="0"/>
<pin id="294" dir="0" index="51" bw="4" slack="0"/>
<pin id="295" dir="0" index="52" bw="4" slack="0"/>
<pin id="296" dir="0" index="53" bw="4" slack="0"/>
<pin id="297" dir="0" index="54" bw="4" slack="0"/>
<pin id="298" dir="0" index="55" bw="4" slack="0"/>
<pin id="299" dir="0" index="56" bw="4" slack="0"/>
<pin id="300" dir="0" index="57" bw="4" slack="0"/>
<pin id="301" dir="0" index="58" bw="4" slack="0"/>
<pin id="302" dir="0" index="59" bw="4" slack="0"/>
<pin id="303" dir="0" index="60" bw="4" slack="0"/>
<pin id="304" dir="0" index="61" bw="4" slack="0"/>
<pin id="305" dir="0" index="62" bw="4" slack="0"/>
<pin id="306" dir="0" index="63" bw="4" slack="0"/>
<pin id="307" dir="0" index="64" bw="4" slack="0"/>
<pin id="308" dir="1" index="65" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln46/3 "/>
</bind>
</comp>

<comp id="342" class="1005" name="i_0_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="11" slack="1"/>
<pin id="344" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="i_0_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="1"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="11" slack="0"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="icmp_ln25_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="11" slack="0"/>
<pin id="355" dir="0" index="1" bw="11" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="i_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="11" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_data_0_V_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="128" slack="0"/>
<pin id="367" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_data_1_V_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="128" slack="0"/>
<pin id="372" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_data_2_V_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="128" slack="0"/>
<pin id="377" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_data_3_V_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="128" slack="0"/>
<pin id="382" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_data_4_V_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="128" slack="0"/>
<pin id="387" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_4_V/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_data_5_V_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="128" slack="0"/>
<pin id="392" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_5_V/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_data_6_V_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="128" slack="0"/>
<pin id="397" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_6_V/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_data_7_V_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="128" slack="0"/>
<pin id="402" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_7_V/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_data_8_V_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="128" slack="0"/>
<pin id="407" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_8_V/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_data_9_V_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="128" slack="0"/>
<pin id="412" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_9_V/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_data_10_V_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="128" slack="0"/>
<pin id="417" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_10_V/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_data_11_V_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="128" slack="0"/>
<pin id="422" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_11_V/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_data_12_V_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="128" slack="0"/>
<pin id="427" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_12_V/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_data_13_V_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="128" slack="0"/>
<pin id="432" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_13_V/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_data_14_V_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="128" slack="0"/>
<pin id="437" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_14_V/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_data_15_V_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="128" slack="0"/>
<pin id="442" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_15_V/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_data_16_V_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="128" slack="0"/>
<pin id="447" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_16_V/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_data_17_V_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="128" slack="0"/>
<pin id="452" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_17_V/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_data_18_V_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="128" slack="0"/>
<pin id="457" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_18_V/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_data_19_V_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="128" slack="0"/>
<pin id="462" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_19_V/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_data_20_V_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="128" slack="0"/>
<pin id="467" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_20_V/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_data_21_V_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="128" slack="0"/>
<pin id="472" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_21_V/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_data_22_V_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="128" slack="0"/>
<pin id="477" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_22_V/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_data_23_V_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="128" slack="0"/>
<pin id="482" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_23_V/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_data_24_V_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="128" slack="0"/>
<pin id="487" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_24_V/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_data_25_V_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="128" slack="0"/>
<pin id="492" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_25_V/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_data_26_V_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="128" slack="0"/>
<pin id="497" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_26_V/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_data_27_V_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="128" slack="0"/>
<pin id="502" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_27_V/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_data_28_V_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="128" slack="0"/>
<pin id="507" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_28_V/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_data_29_V_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="128" slack="0"/>
<pin id="512" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_29_V/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_data_30_V_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="128" slack="0"/>
<pin id="517" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_30_V/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_data_31_V_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="128" slack="0"/>
<pin id="522" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_31_V/3 "/>
</bind>
</comp>

<comp id="525" class="1005" name="icmp_ln25_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="1"/>
<pin id="527" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="529" class="1005" name="i_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="11" slack="0"/>
<pin id="531" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="209"><net_src comp="168" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="210"><net_src comp="0" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="211"><net_src comp="2" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="212"><net_src comp="4" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="213"><net_src comp="6" pin="0"/><net_sink comp="174" pin=4"/></net>

<net id="214"><net_src comp="8" pin="0"/><net_sink comp="174" pin=5"/></net>

<net id="215"><net_src comp="10" pin="0"/><net_sink comp="174" pin=6"/></net>

<net id="216"><net_src comp="12" pin="0"/><net_sink comp="174" pin=7"/></net>

<net id="217"><net_src comp="14" pin="0"/><net_sink comp="174" pin=8"/></net>

<net id="218"><net_src comp="16" pin="0"/><net_sink comp="174" pin=9"/></net>

<net id="219"><net_src comp="18" pin="0"/><net_sink comp="174" pin=10"/></net>

<net id="220"><net_src comp="20" pin="0"/><net_sink comp="174" pin=11"/></net>

<net id="221"><net_src comp="22" pin="0"/><net_sink comp="174" pin=12"/></net>

<net id="222"><net_src comp="24" pin="0"/><net_sink comp="174" pin=13"/></net>

<net id="223"><net_src comp="26" pin="0"/><net_sink comp="174" pin=14"/></net>

<net id="224"><net_src comp="28" pin="0"/><net_sink comp="174" pin=15"/></net>

<net id="225"><net_src comp="30" pin="0"/><net_sink comp="174" pin=16"/></net>

<net id="226"><net_src comp="32" pin="0"/><net_sink comp="174" pin=17"/></net>

<net id="227"><net_src comp="34" pin="0"/><net_sink comp="174" pin=18"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="174" pin=19"/></net>

<net id="229"><net_src comp="38" pin="0"/><net_sink comp="174" pin=20"/></net>

<net id="230"><net_src comp="40" pin="0"/><net_sink comp="174" pin=21"/></net>

<net id="231"><net_src comp="42" pin="0"/><net_sink comp="174" pin=22"/></net>

<net id="232"><net_src comp="44" pin="0"/><net_sink comp="174" pin=23"/></net>

<net id="233"><net_src comp="46" pin="0"/><net_sink comp="174" pin=24"/></net>

<net id="234"><net_src comp="48" pin="0"/><net_sink comp="174" pin=25"/></net>

<net id="235"><net_src comp="50" pin="0"/><net_sink comp="174" pin=26"/></net>

<net id="236"><net_src comp="52" pin="0"/><net_sink comp="174" pin=27"/></net>

<net id="237"><net_src comp="54" pin="0"/><net_sink comp="174" pin=28"/></net>

<net id="238"><net_src comp="56" pin="0"/><net_sink comp="174" pin=29"/></net>

<net id="239"><net_src comp="58" pin="0"/><net_sink comp="174" pin=30"/></net>

<net id="240"><net_src comp="60" pin="0"/><net_sink comp="174" pin=31"/></net>

<net id="241"><net_src comp="62" pin="0"/><net_sink comp="174" pin=32"/></net>

<net id="309"><net_src comp="170" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="310"><net_src comp="64" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="311"><net_src comp="66" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="312"><net_src comp="68" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="313"><net_src comp="70" pin="0"/><net_sink comp="242" pin=4"/></net>

<net id="314"><net_src comp="72" pin="0"/><net_sink comp="242" pin=5"/></net>

<net id="315"><net_src comp="74" pin="0"/><net_sink comp="242" pin=6"/></net>

<net id="316"><net_src comp="76" pin="0"/><net_sink comp="242" pin=7"/></net>

<net id="317"><net_src comp="78" pin="0"/><net_sink comp="242" pin=8"/></net>

<net id="318"><net_src comp="80" pin="0"/><net_sink comp="242" pin=9"/></net>

<net id="319"><net_src comp="82" pin="0"/><net_sink comp="242" pin=10"/></net>

<net id="320"><net_src comp="84" pin="0"/><net_sink comp="242" pin=11"/></net>

<net id="321"><net_src comp="86" pin="0"/><net_sink comp="242" pin=12"/></net>

<net id="322"><net_src comp="88" pin="0"/><net_sink comp="242" pin=13"/></net>

<net id="323"><net_src comp="90" pin="0"/><net_sink comp="242" pin=14"/></net>

<net id="324"><net_src comp="92" pin="0"/><net_sink comp="242" pin=15"/></net>

<net id="325"><net_src comp="94" pin="0"/><net_sink comp="242" pin=16"/></net>

<net id="326"><net_src comp="96" pin="0"/><net_sink comp="242" pin=17"/></net>

<net id="327"><net_src comp="98" pin="0"/><net_sink comp="242" pin=18"/></net>

<net id="328"><net_src comp="100" pin="0"/><net_sink comp="242" pin=19"/></net>

<net id="329"><net_src comp="102" pin="0"/><net_sink comp="242" pin=20"/></net>

<net id="330"><net_src comp="104" pin="0"/><net_sink comp="242" pin=21"/></net>

<net id="331"><net_src comp="106" pin="0"/><net_sink comp="242" pin=22"/></net>

<net id="332"><net_src comp="108" pin="0"/><net_sink comp="242" pin=23"/></net>

<net id="333"><net_src comp="110" pin="0"/><net_sink comp="242" pin=24"/></net>

<net id="334"><net_src comp="112" pin="0"/><net_sink comp="242" pin=25"/></net>

<net id="335"><net_src comp="114" pin="0"/><net_sink comp="242" pin=26"/></net>

<net id="336"><net_src comp="116" pin="0"/><net_sink comp="242" pin=27"/></net>

<net id="337"><net_src comp="118" pin="0"/><net_sink comp="242" pin=28"/></net>

<net id="338"><net_src comp="120" pin="0"/><net_sink comp="242" pin=29"/></net>

<net id="339"><net_src comp="122" pin="0"/><net_sink comp="242" pin=30"/></net>

<net id="340"><net_src comp="124" pin="0"/><net_sink comp="242" pin=31"/></net>

<net id="341"><net_src comp="126" pin="0"/><net_sink comp="242" pin=32"/></net>

<net id="345"><net_src comp="148" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="342" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="357"><net_src comp="346" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="150" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="346" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="156" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="174" pin="33"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="242" pin=33"/></net>

<net id="373"><net_src comp="174" pin="33"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="242" pin=34"/></net>

<net id="378"><net_src comp="174" pin="33"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="242" pin=35"/></net>

<net id="383"><net_src comp="174" pin="33"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="242" pin=36"/></net>

<net id="388"><net_src comp="174" pin="33"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="242" pin=37"/></net>

<net id="393"><net_src comp="174" pin="33"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="242" pin=38"/></net>

<net id="398"><net_src comp="174" pin="33"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="242" pin=39"/></net>

<net id="403"><net_src comp="174" pin="33"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="242" pin=40"/></net>

<net id="408"><net_src comp="174" pin="33"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="242" pin=41"/></net>

<net id="413"><net_src comp="174" pin="33"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="242" pin=42"/></net>

<net id="418"><net_src comp="174" pin="33"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="242" pin=43"/></net>

<net id="423"><net_src comp="174" pin="33"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="242" pin=44"/></net>

<net id="428"><net_src comp="174" pin="33"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="242" pin=45"/></net>

<net id="433"><net_src comp="174" pin="33"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="242" pin=46"/></net>

<net id="438"><net_src comp="174" pin="33"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="242" pin=47"/></net>

<net id="443"><net_src comp="174" pin="33"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="242" pin=48"/></net>

<net id="448"><net_src comp="174" pin="33"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="242" pin=49"/></net>

<net id="453"><net_src comp="174" pin="33"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="242" pin=50"/></net>

<net id="458"><net_src comp="174" pin="33"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="242" pin=51"/></net>

<net id="463"><net_src comp="174" pin="33"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="242" pin=52"/></net>

<net id="468"><net_src comp="174" pin="33"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="242" pin=53"/></net>

<net id="473"><net_src comp="174" pin="33"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="242" pin=54"/></net>

<net id="478"><net_src comp="174" pin="33"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="242" pin=55"/></net>

<net id="483"><net_src comp="174" pin="33"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="242" pin=56"/></net>

<net id="488"><net_src comp="174" pin="33"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="242" pin=57"/></net>

<net id="493"><net_src comp="174" pin="33"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="242" pin=58"/></net>

<net id="498"><net_src comp="174" pin="33"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="242" pin=59"/></net>

<net id="503"><net_src comp="174" pin="33"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="242" pin=60"/></net>

<net id="508"><net_src comp="174" pin="33"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="242" pin=61"/></net>

<net id="513"><net_src comp="174" pin="33"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="242" pin=62"/></net>

<net id="518"><net_src comp="174" pin="33"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="242" pin=63"/></net>

<net id="523"><net_src comp="174" pin="33"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="242" pin=64"/></net>

<net id="528"><net_src comp="353" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="359" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="346" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {3 }
	Port: res_V_data_1_V | {3 }
	Port: res_V_data_2_V | {3 }
	Port: res_V_data_3_V | {3 }
	Port: res_V_data_4_V | {3 }
	Port: res_V_data_5_V | {3 }
	Port: res_V_data_6_V | {3 }
	Port: res_V_data_7_V | {3 }
	Port: res_V_data_8_V | {3 }
	Port: res_V_data_9_V | {3 }
	Port: res_V_data_10_V | {3 }
	Port: res_V_data_11_V | {3 }
	Port: res_V_data_12_V | {3 }
	Port: res_V_data_13_V | {3 }
	Port: res_V_data_14_V | {3 }
	Port: res_V_data_15_V | {3 }
	Port: res_V_data_16_V | {3 }
	Port: res_V_data_17_V | {3 }
	Port: res_V_data_18_V | {3 }
	Port: res_V_data_19_V | {3 }
	Port: res_V_data_20_V | {3 }
	Port: res_V_data_21_V | {3 }
	Port: res_V_data_22_V | {3 }
	Port: res_V_data_23_V | {3 }
	Port: res_V_data_24_V | {3 }
	Port: res_V_data_25_V | {3 }
	Port: res_V_data_26_V | {3 }
	Port: res_V_data_27_V | {3 }
	Port: res_V_data_28_V | {3 }
	Port: res_V_data_29_V | {3 }
	Port: res_V_data_30_V | {3 }
	Port: res_V_data_31_V | {3 }
 - Input state : 
	Port: normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> : data_V_data_0_V | {3 }
	Port: normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> : data_V_data_1_V | {3 }
	Port: normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> : data_V_data_2_V | {3 }
	Port: normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> : data_V_data_3_V | {3 }
	Port: normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> : data_V_data_4_V | {3 }
	Port: normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> : data_V_data_5_V | {3 }
	Port: normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> : data_V_data_6_V | {3 }
	Port: normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> : data_V_data_7_V | {3 }
	Port: normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> : data_V_data_8_V | {3 }
	Port: normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> : data_V_data_9_V | {3 }
	Port: normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> : data_V_data_10_V | {3 }
	Port: normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> : data_V_data_11_V | {3 }
	Port: normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> : data_V_data_12_V | {3 }
	Port: normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> : data_V_data_13_V | {3 }
	Port: normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> : data_V_data_14_V | {3 }
	Port: normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> : data_V_data_15_V | {3 }
	Port: normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> : data_V_data_16_V | {3 }
	Port: normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> : data_V_data_17_V | {3 }
	Port: normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> : data_V_data_18_V | {3 }
	Port: normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> : data_V_data_19_V | {3 }
	Port: normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> : data_V_data_20_V | {3 }
	Port: normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> : data_V_data_21_V | {3 }
	Port: normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> : data_V_data_22_V | {3 }
	Port: normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> : data_V_data_23_V | {3 }
	Port: normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> : data_V_data_24_V | {3 }
	Port: normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> : data_V_data_25_V | {3 }
	Port: normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> : data_V_data_26_V | {3 }
	Port: normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> : data_V_data_27_V | {3 }
	Port: normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> : data_V_data_28_V | {3 }
	Port: normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> : data_V_data_29_V | {3 }
	Port: normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> : data_V_data_30_V | {3 }
	Port: normalize<array<ap_fixed,32u>,array<ap_fixed<4,2,5,3,0>,32u>,config5> : data_V_data_31_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln25 : 1
		i : 1
		br_ln25 : 2
	State 3
		write_ln46 : 1
		empty_34 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln25_fu_353    |    0    |    13   |
|----------|-------------------------|---------|---------|
|    add   |         i_fu_359        |    0    |    13   |
|----------|-------------------------|---------|---------|
|   read   |   empty_33_read_fu_174  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln46_write_fu_242 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |   tmp_data_0_V_fu_365   |    0    |    0    |
|          |   tmp_data_1_V_fu_370   |    0    |    0    |
|          |   tmp_data_2_V_fu_375   |    0    |    0    |
|          |   tmp_data_3_V_fu_380   |    0    |    0    |
|          |   tmp_data_4_V_fu_385   |    0    |    0    |
|          |   tmp_data_5_V_fu_390   |    0    |    0    |
|          |   tmp_data_6_V_fu_395   |    0    |    0    |
|          |   tmp_data_7_V_fu_400   |    0    |    0    |
|          |   tmp_data_8_V_fu_405   |    0    |    0    |
|          |   tmp_data_9_V_fu_410   |    0    |    0    |
|          |   tmp_data_10_V_fu_415  |    0    |    0    |
|          |   tmp_data_11_V_fu_420  |    0    |    0    |
|          |   tmp_data_12_V_fu_425  |    0    |    0    |
|          |   tmp_data_13_V_fu_430  |    0    |    0    |
|          |   tmp_data_14_V_fu_435  |    0    |    0    |
|extractvalue|   tmp_data_15_V_fu_440  |    0    |    0    |
|          |   tmp_data_16_V_fu_445  |    0    |    0    |
|          |   tmp_data_17_V_fu_450  |    0    |    0    |
|          |   tmp_data_18_V_fu_455  |    0    |    0    |
|          |   tmp_data_19_V_fu_460  |    0    |    0    |
|          |   tmp_data_20_V_fu_465  |    0    |    0    |
|          |   tmp_data_21_V_fu_470  |    0    |    0    |
|          |   tmp_data_22_V_fu_475  |    0    |    0    |
|          |   tmp_data_23_V_fu_480  |    0    |    0    |
|          |   tmp_data_24_V_fu_485  |    0    |    0    |
|          |   tmp_data_25_V_fu_490  |    0    |    0    |
|          |   tmp_data_26_V_fu_495  |    0    |    0    |
|          |   tmp_data_27_V_fu_500  |    0    |    0    |
|          |   tmp_data_28_V_fu_505  |    0    |    0    |
|          |   tmp_data_29_V_fu_510  |    0    |    0    |
|          |   tmp_data_30_V_fu_515  |    0    |    0    |
|          |   tmp_data_31_V_fu_520  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    26   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|   i_0_reg_342   |   11   |
|    i_reg_529    |   11   |
|icmp_ln25_reg_525|    1   |
+-----------------+--------+
|      Total      |   23   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   26   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   23   |    -   |
+-----------+--------+--------+
|   Total   |   23   |   26   |
+-----------+--------+--------+
