0.6
2019.1
May 24 2019
14:51:52
/home/rzinkstok/usb_interface/fpga/usb_interface.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sim_1/new/usb_interface_tb.v,1581783444,verilog,,,,usb_interface_tb,,,,,,,,
/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/cmd_receiver.v,1583185527,verilog,,/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/usb_interface.v,/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/monitor_defs.v,cmd_receiver,,,../../../../usb_interface.srcs/sources_1/new,,,,,
/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/monitor_defs.v,1583185013,verilog,,,,,,,,,,,,
/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/usb_interface.v,1583185521,verilog,,/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sim_1/new/usb_interface_tb.v,,usb_interface,,,../../../../usb_interface.srcs/sources_1/new,,,,,
