
/* ****************************************************************
 *        CADENCE                    Copyright (c) 2001-2018      *
 *                                   Cadence Design Systems, Inc. *
 *                                   All rights reserved.         *
 ******************************************************************
 *  The values calculated from this script are meant to be        *
 *  representative programmings.   The values may not reflect the *
 *  actual required programming for production use.   Please      *
 *  closely review all programmed values for technical accuracy   *
 *  before use in production parts.                               *
 ******************************************************************
 *
 *   Module:         regconfig.h
 *   Documentation:  Register programming header file
 *
 ******************************************************************
 ******************************************************************
 * WARNING:  This file was automatically generated.  Manual
 * editing may result in undetermined behavior.
 ******************************************************************
 ******************************************************************/
// REL: texas.dallas.tsmc16ffc-J7_LPDDR4_32b_EW__20181115



// ********************************************************************
// Option: IP    : IP Mode                       = CTL
// Option: BL    : Burst Length                  = 16
// Option: CL    : CAS Latency                   = 6,36,36
// Option: MHZ   : Simulation MHz                = 50,2133,2133
// Option: AP    : Auto Precharge Mode     (0/1) = 0
// Option: DLLBP : DLL Bypass Mode         (0/1) = 0
// Option: HALF  : Half-Memory Support     (0/1) = 0
// Option: RDIMM : Registered Dimm Support (0/1) = 0
// Option: RSV2  : Reserved                  (0) = 0
// Option: PREAM : Preamble Support    (0/1/2/3) = 0
// Option: BOF   : Burst On the Fly        (0/1) = 0
// Option: WLS   : Write Latency Set       (0/1) = 0
// Option: TCK   : Simulation period in ns       =
// Option: WRDBIEN : Write DBI Enable       (0/1) = 0
// Option: RDDBIEN : Read DBI Enable       (0/1) = 0
// Option: RDPSTMBLE : RD Postamble En      (0/1) = 0
// Option: WRPSTMBLE : WR Postamble En      (0/1) = 0
// Option: CRC : CRC En      (0/1) = 0
// Option: SOMA  : Memory-SOMA file(s)           = memory/mt53d1024m32d4_046_16Gbit.xml,memory/mt53d1024m32d4_046_16Gbit.xml,memory/mt53d1024m32d4_046_16Gbit.xml
// Option: PL    : CA Parity Latency              = -1
// ********************************************************************
// Memory: mt53d1024m32d4_046_16Gbit.xml
// Memory: mt53d1024m32d4_046_16Gbit.xml
// ********************************************************************


#define               DENALI_CTL_00_DATA 0x00000b00 // CONTROLLER_ID:RD:16:16:=0x0000 DRAM_CLASS:RW:8:4:=0x0b START:RW:0:1:=0x00
#define               DENALI_CTL_01_DATA 0x00000000 // CONTROLLER_VERSION:RD:0:64:=0x00000000
#define               DENALI_CTL_02_DATA 0x00000000 // CONTROLLER_VERSION:RD:0:64:=0x00000000
#define               DENALI_CTL_03_DATA 0x00000000 // READ_DATA_FIFO_DEPTH:RD:24:8:=0x00 MAX_CS_REG:RD:16:2:=0x00 MAX_COL_REG:RD:8:4:=0x00 MAX_ROW_REG:RD:0:5:=0x00
#define               DENALI_CTL_04_DATA 0x00000000 // WRITE_DATA_FIFO_PTR_WIDTH:RD:16:8:=0x00 WRITE_DATA_FIFO_DEPTH:RD:8:8:=0x00 READ_DATA_FIFO_PTR_WIDTH:RD:0:8:=0x00
#define               DENALI_CTL_05_DATA 0x00000000 // ASYNC_CDC_STAGES:RD:24:8:=0x00 MEMCD_RMODW_FIFO_PTR_WIDTH:RD:16:8:=0x00 MEMCD_RMODW_FIFO_DEPTH:RD:0:16:=0x0000
#define               DENALI_CTL_06_DATA 0x00000000 // AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH:RD:24:8:=0x00 AXI0_WR_ARRAY_LOG2_DEPTH:RD:16:8:=0x00 AXI0_RDFIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI0_CMDFIFO_LOG2_DEPTH:RD:0:8:=0x00
#define               DENALI_CTL_07_DATA 0x00002710 // TINIT_F0:RW:0:24:=0x002710
#define               DENALI_CTL_08_DATA 0x000186a0 // TINIT3_F0:RW:0:24:=0x0186a0
#define               DENALI_CTL_09_DATA 0x00000005 // TINIT4_F0:RW:0:24:=0x000005
#define               DENALI_CTL_10_DATA 0x00000064 // TINIT5_F0:RW:0:24:=0x000064
#define               DENALI_CTL_11_DATA 0x000681c8 // TINIT_F1:RW:0:24:=0x0681c8
#define               DENALI_CTL_12_DATA 0x004111c9 // TINIT3_F1:RW:0:24:=0x4111c9
#define               DENALI_CTL_13_DATA 0x00000005 // TINIT4_F1:RW:0:24:=0x000005
#define               DENALI_CTL_14_DATA 0x000010a9 // TINIT5_F1:RW:0:24:=0x0010a9
#define               DENALI_CTL_15_DATA 0x000681c8 // TINIT_F2:RW:0:24:=0x0681c8
#define               DENALI_CTL_16_DATA 0x004111c9 // TINIT3_F2:RW:0:24:=0x4111c9
#define               DENALI_CTL_17_DATA 0x00000005 // TINIT4_F2:RW:0:24:=0x000005
#define               DENALI_CTL_18_DATA 0x000010a9 // NO_AUTO_MRR_INIT:RW:24:1:=0x00 TINIT5_F2:RW:0:24:=0x0010a9
#define               DENALI_CTL_19_DATA 0x01010000 // ODT_VALUE:RW:24:1:=0x01 NO_MRW_INIT:RW:16:1:=0x00 DFI_INV_DATA_CS:RW:8:1:=0x00 MRR_ERROR_STATUS:RD:0:1:=0x00
#define               DENALI_CTL_20_DATA 0x02011001 // DFIBUS_FREQ_INIT:RW:24:2:=0x02 PHY_INDEP_INIT_MODE:RW:16:1:=0x00 TSREF2PHYMSTR:RW:8:6:=0x10 PHY_INDEP_TRAIN_MODE:RW:0:1:=0x01
#define               DENALI_CTL_21_DATA 0x02010000 // DFIBUS_FREQ_F2:RW:24:5:=0x02 DFIBUS_FREQ_F1:RW:16:5:=0x01 DFIBUS_FREQ_F0:RW:8:5:=0x00 DFIBUS_BOOT_FREQ:RW:0:2:=0x00
#define               DENALI_CTL_22_DATA 0x00020100 // FREQ_CHANGE_TYPE_F2:RW:16:2:=0x00 FREQ_CHANGE_TYPE_F1:RW:8:2:=0x01 FREQ_CHANGE_TYPE_F0:RW:0:2:=0x02
#define               DENALI_CTL_23_DATA 0x0000000a // TRST_PWRON:RW:0:32:=0x0000000a
#define               DENALI_CTL_24_DATA 0x00000019 // CKE_INACTIVE:RW:0:32:=0x00000019
#define               DENALI_CTL_25_DATA 0x00000000 // RESERVED:RW:8:24:=0x000000 RESERVED:RW:0:1:=0x00
#define               DENALI_CTL_26_DATA 0x00000000 // DQS_OSC_ENABLE:RW:16:1:=0x00 RESERVED:RW:8:8:=0x00 RESERVED:RW:0:8:=0x00
#define               DENALI_CTL_27_DATA 0x02020200 // TOSCO_F0:RW:24:8:=0x02 FUNC_VALID_CYCLES:RW:16:4:=0x02 DQS_OSC_PERIOD:RW:0:15:=0x0200
#define               DENALI_CTL_28_DATA 0x00005656 // DQS_OSC_HIGH_THRESHOLD:RW:24:8:=0x00 DQS_OSC_NORM_THRESHOLD:RW:16:8:=0x00 TOSCO_F2:RW:8:8:=0x56 TOSCO_F1:RW:0:8:=0x56
#define               DENALI_CTL_29_DATA 0x00100000 // OSC_VARIANCE_LIMIT:RW:16:16:=0x0010 DQS_OSC_PROMOTE_THRESHOLD:RW:8:8:=0x00 DQS_OSC_TIMEOUT:RW:0:8:=0x00
#define               DENALI_CTL_30_DATA 0x00000000 // OSC_BASE_VALUE_0_CS0:RD:8:16:=0x0000 DQS_OSC_REQUEST:WR:0:1:=0x00
#define               DENALI_CTL_31_DATA 0x00000000 // OSC_BASE_VALUE_2_CS0:RD:16:16:=0x0000 OSC_BASE_VALUE_1_CS0:RD:0:16:=0x0000
#define               DENALI_CTL_32_DATA 0x00000000 // OSC_BASE_VALUE_0_CS1:RD:16:16:=0x0000 OSC_BASE_VALUE_3_CS0:RD:0:16:=0x0000
#define               DENALI_CTL_33_DATA 0x00000000 // OSC_BASE_VALUE_2_CS1:RD:16:16:=0x0000 OSC_BASE_VALUE_1_CS1:RD:0:16:=0x0000
#define               DENALI_CTL_34_DATA 0x040c0000 // WRLAT_F0:RW:24:7:=0x04 CASLAT_LIN_F0:RW:16:7:=0x0c OSC_BASE_VALUE_3_CS1:RD:0:16:=0x0000
#define               DENALI_CTL_35_DATA 0x12481248 // WRLAT_F2:RW:24:7:=0x12 CASLAT_LIN_F2:RW:16:7:=0x48 WRLAT_F1:RW:8:7:=0x12 CASLAT_LIN_F1:RW:0:7:=0x48
#define               DENALI_CTL_36_DATA 0x00050f04 // TRRD_F0:RW:16:8:=0x05 TCCD:RW:8:5:=0x08 TBST_INT_INTERVAL:RW:0:3:=0x04
#define               DENALI_CTL_37_DATA 0x09040008 // TWTR_F0:RW:24:6:=0x09 TRAS_MIN_F0:RW:16:8:=0x04 TRC_F0:RW:0:9:=0x0008
#define               DENALI_CTL_38_DATA 0x11000204 // TRRD_F1:RW:24:8:=0x11 TFAW_F0:RW:8:9:=0x0002 TRP_F0:RW:0:8:=0x04
#define               DENALI_CTL_39_DATA 0x1b5c0083 // TWTR_F1:RW:24:6:=0x1b TRAS_MIN_F1:RW:16:8:=0x5c TRC_F1:RW:0:9:=0x0083
#define               DENALI_CTL_40_DATA 0x11004227 // TRRD_F2:RW:24:8:=0x11 TFAW_F1:RW:8:9:=0x0042 TRP_F1:RW:0:8:=0x27
#define               DENALI_CTL_41_DATA 0x1b5c0083 // TWTR_F2:RW:24:6:=0x1b TRAS_MIN_F2:RW:16:8:=0x5c TRC_F2:RW:0:9:=0x0083
#define               DENALI_CTL_42_DATA 0x20004227 // TCCDMW:RW:24:6:=0x20 TFAW_F2:RW:8:9:=0x0042 TRP_F2:RW:0:8:=0x27
#define               DENALI_CTL_43_DATA 0x000a0a09 // TMOD_F0:RW:16:8:=0x0a TMRD_F0:RW:8:8:=0x0a TRTP_F0:RW:0:8:=0x09
#define               DENALI_CTL_44_DATA 0x040006db // TCKE_F0:RW:24:5:=0x04 TRAS_MAX_F0:RW:0:17:=0x0006db
#define               DENALI_CTL_45_DATA 0x1e161104 // TMOD_F1:RW:24:8:=0x1e TMRD_F1:RW:16:8:=0x16 TRTP_F1:RW:8:8:=0x11 TCKESR_F0:RW:0:8:=0x04
#define               DENALI_CTL_46_DATA 0x10012458 // TCKE_F1:RW:24:5:=0x10 TRAS_MAX_F1:RW:0:17:=0x012458
#define               DENALI_CTL_47_DATA 0x1e161110 // TMOD_F2:RW:24:8:=0x1e TMRD_F2:RW:16:8:=0x16 TRTP_F2:RW:8:8:=0x11 TCKESR_F1:RW:0:8:=0x10
#define               DENALI_CTL_48_DATA 0x10012458 // TCKE_F2:RW:24:5:=0x10 TRAS_MAX_F2:RW:0:17:=0x012458
#define               DENALI_CTL_49_DATA 0x02030410 // RESERVED:RW:24:3:=0x02 RESERVED:RW:16:3:=0x03 TPPD:RW_D:8:3:=0x04 TCKESR_F2:RW:0:8:=0x10
#define               DENALI_CTL_50_DATA 0x28040500 // TRCD_F1:RW:24:8:=0x28 TWR_F0:RW:16:8:=0x04 TRCD_F0:RW:8:8:=0x05 WRITEINTERP:RW:0:1:=0x00
#define               DENALI_CTL_51_DATA 0x082d282d // TMRR:RW:24:4:=0x08 TWR_F2:RW:16:8:=0x2d TRCD_F2:RW:8:8:=0x28 TWR_F1:RW:0:8:=0x2d
#define               DENALI_CTL_52_DATA 0x14000d0a // TCAMRD:RW:24:6:=0x14 TCAENT:RW:8:10:=0x000d TCACKEL:RW:0:5:=0x0a
#define               DENALI_CTL_53_DATA 0x04010a0a // TMRZ_F1:RW:24:5:=0x04 TMRZ_F0:RW:16:5:=0x01 TCACKEH:RW:8:5:=0x0a TCAEXT:RW:0:5:=0x0a
#define               DENALI_CTL_54_DATA 0x01010004 // TRAS_LOCKOUT:RW:24:1:=0x01 CONCURRENTAP:RW:16:1:=0x01 AP:RW:8:1:=0x00 TMRZ_F2:RW:0:5:=0x04
#define               DENALI_CTL_55_DATA 0x04545408 // BSTLEN:RW_D:24:5:=0x04 TDAL_F2:RW:16:8:=0x54 TDAL_F1:RW:8:8:=0x54 TDAL_F0:RW:0:8:=0x08
#define               DENALI_CTL_56_DATA 0x042d2d04 // TRP_AB_F0_1:RW:24:8:=0x04 TRP_AB_F2_0:RW:16:8:=0x2d TRP_AB_F1_0:RW:8:8:=0x2d TRP_AB_F0_0:RW:0:8:=0x04
#define               DENALI_CTL_57_DATA 0x00002d2d // RESERVED:RW:24:2:=0x00 REG_DIMM_ENABLE:RW:16:1:=0x00 TRP_AB_F2_1:RW:8:8:=0x2d TRP_AB_F1_1:RW:0:8:=0x2d
#define               DENALI_CTL_58_DATA 0x00010100 // NO_MEMORY_DM:RW:24:1:=0x00 RESERVED:RW:16:1:=0x01 OPTIMAL_RMODW_EN:RW:8:1:=0x01 RESERVED:RW:0:7:=0x00
#define               DENALI_CTL_59_DATA 0x03010000 // RESERVED:RW:24:3:=0x03 TREF_ENABLE:RW:16:1:=0x01 AREF_STATUS:RD:8:1:=0x00 AREFRESH:WR:0:1:=0x00
#define               DENALI_CTL_60_DATA 0x00000e08 // TRFC_F0:RW:8:10:=0x000e CS_COMPARISON_FOR_REFRESH_DEPTH:RW:0:6:=0x08
#define               DENALI_CTL_61_DATA 0x000000bb // TREF_F0:RW:0:20:=0x0000bb
#define               DENALI_CTL_62_DATA 0x00000256 // TRFC_F1:RW:0:10:=0x0256
#define               DENALI_CTL_63_DATA 0x00002073 // TREF_F1:RW:0:20:=0x002073
#define               DENALI_CTL_64_DATA 0x00000256 // TRFC_F2:RW:0:10:=0x0256
#define               DENALI_CTL_65_DATA 0x00002073 // TREF_F2:RW:0:20:=0x002073
#define               DENALI_CTL_66_DATA 0x00000005 // TREF_INTERVAL:RW:0:20:=0x000005
#define               DENALI_CTL_67_DATA 0x00030000 // TRFC_PB_F0:RW:16:10:=0x0003 PBR_NUMERIC_ORDER:RW:8:1:=0x00 PBR_EN:RW:0:1:=0x00
#define               DENALI_CTL_68_DATA 0x00950010 // TRFC_PB_F1:RW:16:10:=0x0095 TREFI_PB_F0:RW:0:16:=0x0010
#define               DENALI_CTL_69_DATA 0x00950408 // TRFC_PB_F2:RW:16:10:=0x0095 TREFI_PB_F1:RW:0:16:=0x0408
#define               DENALI_CTL_70_DATA 0x00400408 // PBR_MAX_BANK_WAIT:RW:16:16:=0x0040 TREFI_PB_F2:RW:0:16:=0x0408
#define               DENALI_CTL_71_DATA 0x00120103 // AREF_PBR_CONT_DIS_THRESHOLD:RW:24:5:=0x00 AREF_PBR_CONT_EN_THRESHOLD:RW:16:5:=0x12 PBR_CONT_REQ_EN:RW:8:1:=0x01 PBR_BANK_SELECT_DELAY:RW:0:4:=0x03
#define               DENALI_CTL_72_DATA 0x00100005 // TPDEX_F1:RW:16:16:=0x0010 TPDEX_F0:RW:0:16:=0x0005
#define               DENALI_CTL_73_DATA 0x2b080010 // TMRRI_F1:RW:24:8:=0x2b TMRRI_F0:RW:16:8:=0x08 TPDEX_F2:RW:0:16:=0x0010
#define               DENALI_CTL_74_DATA 0x0505012b // TCKEHCS_F0:RW:24:5:=0x05 TCKELCS_F0:RW:16:5:=0x05 TCSCKE_F0:RW:8:5:=0x01 TMRRI_F2:RW:0:8:=0x2b
#define               DENALI_CTL_75_DATA 0x0401030a // TCSCKE_F1:RW:24:5:=0x04 CA_DEFAULT_VAL_F0:RW:16:1:=0x01 TZQCKE_F0:RW:8:4:=0x03 TMRWCKEL_F0:RW:0:5:=0x0a
#define               DENALI_CTL_76_DATA 0x041e100b // TZQCKE_F1:RW:24:4:=0x04 TMRWCKEL_F1:RW:16:5:=0x1e TCKEHCS_F1:RW:8:5:=0x10 TCKELCS_F1:RW:0:5:=0x0b
#define               DENALI_CTL_77_DATA 0x100b0401 // TCKEHCS_F2:RW:24:5:=0x10 TCKELCS_F2:RW:16:5:=0x0b TCSCKE_F2:RW:8:5:=0x04 CA_DEFAULT_VAL_F1:RW:0:1:=0x01
#define               DENALI_CTL_78_DATA 0x0001041e // CA_DEFAULT_VAL_F2:RW:16:1:=0x01 TZQCKE_F2:RW:8:4:=0x04 TMRWCKEL_F2:RW:0:5:=0x1e
#define               DENALI_CTL_79_DATA 0x000f000f // TXSNR_F0:RW:16:16:=0x000f TXSR_F0:RW:0:16:=0x000f
#define               DENALI_CTL_80_DATA 0x02660466 // TXSNR_F1:RW:16:16:=0x0266 TXSR_F1:RW:0:16:=0x0266
#define               DENALI_CTL_81_DATA 0x02660466 // TXSNR_F2:RW:16:16:=0x0266 TXSR_F2:RW:0:16:=0x0266
#define               DENALI_CTL_82_DATA 0x03050505 // TSR_F0:RW:24:8:=0x03 TCKCKEL_F0:RW:16:5:=0x05 TCKEHCMD_F0:RW:8:5:=0x05 TCKELCMD_F0:RW:0:5:=0x05
#define               DENALI_CTL_83_DATA 0x03010303 // TCMDCKE_F0:RW:24:5:=0x03 TCSCKEH_F0:RW:16:5:=0x01 TCKELPD_F0:RW:8:5:=0x03 TESCKE_F0:RW:0:3:=0x03
#define               DENALI_CTL_84_DATA 0x200b100b // TSR_F1:RW:24:8:=0x20 TCKCKEL_F1:RW:16:5:=0x0b TCKEHCMD_F1:RW:8:5:=0x10 TCKELCMD_F1:RW:0:5:=0x0b
#define               DENALI_CTL_85_DATA 0x04041004 // TCMDCKE_F1:RW:24:5:=0x04 TCSCKEH_F1:RW:16:5:=0x04 TCKELPD_F1:RW:8:5:=0x10 TESCKE_F1:RW:0:3:=0x04
#define               DENALI_CTL_86_DATA 0x200b100b // TSR_F2:RW:24:8:=0x20 TCKCKEL_F2:RW:16:5:=0x0b TCKEHCMD_F2:RW:8:5:=0x10 TCKELCMD_F2:RW:0:5:=0x0b
#define               DENALI_CTL_87_DATA 0x04041004 // TCMDCKE_F2:RW:24:5:=0x04 TCSCKEH_F2:RW:16:5:=0x04 TCKELPD_F2:RW:8:5:=0x10 TESCKE_F2:RW:0:3:=0x04
#define               DENALI_CTL_88_DATA 0x03010000 // CKE_DELAY:RW:24:3:=0x03 ENABLE_QUICK_SREFRESH:RW:16:1:=0x01 RESERVED:RW:8:1:=0x00 PWRUP_SREFRESH_EXIT:RW:0:1:=0x00
#define               DENALI_CTL_89_DATA 0x00010000 // DFS_CALVL_EN:RW:24:1:=0x00 DFS_ZQ_EN:RW:16:1:=0x01 DFS_STATUS:RD:8:2:=0x00 RESERVED:WR:0:5:=0x00
#define               DENALI_CTL_90_DATA 0x00000000 // DFS_RDLVL_GATE_EN:RW:16:1:=0x00 DFS_RDLVL_EN:RW:8:1:=0x00 DFS_WRLVL_EN:RW:0:1:=0x00
#define               DENALI_CTL_91_DATA 0x00000000 // DFS_PROMOTE_THRESHOLD_F1:RW:16:16:=0x0000 DFS_PROMOTE_THRESHOLD_F0:RW:0:16:=0x0000
#define               DENALI_CTL_92_DATA 0x01000000 // RESERVED:RW:24:3:=0x01 ZQ_STATUS_LOG:RD:16:3:=0x00 DFS_PROMOTE_THRESHOLD_F2:RW:0:16:=0x0000
#define               DENALI_CTL_93_DATA 0x80104002 // RESERVED:RW:24:8:=0x80 RESERVED:RW:16:8:=0x10 RESERVED:RW:8:8:=0x40 RESERVED:RW:0:3:=0x02
#define               DENALI_CTL_94_DATA 0x00000000 // UPD_CTRLUPD_HIGH_THRESHOLD_F0:RW:16:16:=0x0000 UPD_CTRLUPD_NORM_THRESHOLD_F0:RW:0:16:=0x0000
#define               DENALI_CTL_95_DATA 0x00040005 // UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F0:RW:16:16:=0x0004 UPD_CTRLUPD_TIMEOUT_F0:RW:0:16:=0x0005
#define               DENALI_CTL_96_DATA 0x00000000 // UPD_CTRLUPD_NORM_THRESHOLD_F1:RW:16:16:=0x0000 UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F0:RW:0:16:=0x0000
#define               DENALI_CTL_97_DATA 0x00050000 // UPD_CTRLUPD_TIMEOUT_F1:RW:16:16:=0x0005 UPD_CTRLUPD_HIGH_THRESHOLD_F1:RW:0:16:=0x0000
#define               DENALI_CTL_98_DATA 0x00000004 // UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F1:RW:16:16:=0x0000 UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F1:RW:0:16:=0x0004
#define               DENALI_CTL_99_DATA 0x00000000 // UPD_CTRLUPD_HIGH_THRESHOLD_F2:RW:16:16:=0x0000 UPD_CTRLUPD_NORM_THRESHOLD_F2:RW:0:16:=0x0000
#define               DENALI_CTL_100_DATA 0x00040005 // UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F2:RW:16:16:=0x0004 UPD_CTRLUPD_TIMEOUT_F2:RW:0:16:=0x0005
#define               DENALI_CTL_101_DATA 0x00000000 // UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F2:RW:0:16:=0x0000
#define               DENALI_CTL_102_DATA 0x00002ec0 // TDFI_PHYMSTR_MAX_F0:RW:0:32:=0x00002ec0
#define               DENALI_CTL_103_DATA 0x00002ec0 // TDFI_PHYMSTR_MAX_TYPE0_F0:RW:0:32:=0x00002ec0
#define               DENALI_CTL_104_DATA 0x00002ec0 // TDFI_PHYMSTR_MAX_TYPE1_F0:RW:0:32:=0x00002ec0
#define               DENALI_CTL_105_DATA 0x00002ec0 // TDFI_PHYMSTR_MAX_TYPE2_F0:RW:0:32:=0x00002ec0
#define               DENALI_CTL_106_DATA 0x00002ec0 // TDFI_PHYMSTR_MAX_TYPE3_F0:RW:0:32:=0x00002ec0
#define               DENALI_CTL_107_DATA 0x00000000 // PHYMSTR_DFI4_PROMOTE_THRESHOLD_F0:RW:0:16:=0x0000
#define               DENALI_CTL_108_DATA 0x0000051d // TDFI_PHYMSTR_RESP_F0:RW:0:20:=0x00051d
#define               DENALI_CTL_109_DATA 0x00081cc0 // TDFI_PHYMSTR_MAX_F1:RW:0:32:=0x00081cc0
#define               DENALI_CTL_110_DATA 0x00081cc0 // TDFI_PHYMSTR_MAX_TYPE0_F1:RW:0:32:=0x00081cc0
#define               DENALI_CTL_111_DATA 0x00081cc0 // TDFI_PHYMSTR_MAX_TYPE1_F1:RW:0:32:=0x00081cc0
#define               DENALI_CTL_112_DATA 0x00081cc0 // TDFI_PHYMSTR_MAX_TYPE2_F1:RW:0:32:=0x00081cc0
#define               DENALI_CTL_113_DATA 0x00081cc0 // TDFI_PHYMSTR_MAX_TYPE3_F1:RW:0:32:=0x00081cc0
#define               DENALI_CTL_114_DATA 0x00000000 // PHYMSTR_DFI4_PROMOTE_THRESHOLD_F1:RW:0:16:=0x0000
#define               DENALI_CTL_115_DATA 0x0000e325 // TDFI_PHYMSTR_RESP_F1:RW:0:20:=0x00e325
#define               DENALI_CTL_116_DATA 0x00081cc0 // TDFI_PHYMSTR_MAX_F2:RW:0:32:=0x00081cc0
#define               DENALI_CTL_117_DATA 0x00081cc0 // TDFI_PHYMSTR_MAX_TYPE0_F2:RW:0:32:=0x00081cc0
#define               DENALI_CTL_118_DATA 0x00081cc0 // TDFI_PHYMSTR_MAX_TYPE1_F2:RW:0:32:=0x00081cc0
#define               DENALI_CTL_119_DATA 0x00081cc0 // TDFI_PHYMSTR_MAX_TYPE2_F2:RW:0:32:=0x00081cc0
#define               DENALI_CTL_120_DATA 0x00081cc0 // TDFI_PHYMSTR_MAX_TYPE3_F2:RW:0:32:=0x00081cc0
#define               DENALI_CTL_121_DATA 0x00000000 // PHYMSTR_DFI4_PROMOTE_THRESHOLD_F2:RW:0:16:=0x0000
#define               DENALI_CTL_122_DATA 0x0100e325 // PHYMSTR_NO_AREF:RW:24:1:=0x00 TDFI_PHYMSTR_RESP_F2:RW:0:20:=0x00e325
#define               DENALI_CTL_123_DATA 0x00000000 // PHYMSTR_TRAIN_AFTER_INIT_COMPLETE:RW:16:1:=0x00 PHYMSTR_DFI_VERSION_4P0V1:RW:8:1:=0x00 PHYMSTR_ERROR_STATUS:RD:0:2:=0x00
#define               DENALI_CTL_124_DATA 0x00000000 // MRR_TEMPCHK_HIGH_THRESHOLD_F0:RW:16:16:=0x0000 MRR_TEMPCHK_NORM_THRESHOLD_F0:RW:0:16:=0x0000
#define               DENALI_CTL_125_DATA 0x00000000 // MRR_TEMPCHK_NORM_THRESHOLD_F1:RW:16:16:=0x0000 MRR_TEMPCHK_TIMEOUT_F0:RW:0:16:=0x0000
#define               DENALI_CTL_126_DATA 0x00000000 // MRR_TEMPCHK_TIMEOUT_F1:RW:16:16:=0x0000 MRR_TEMPCHK_HIGH_THRESHOLD_F1:RW:0:16:=0x0000
#define               DENALI_CTL_127_DATA 0x00000000 // MRR_TEMPCHK_HIGH_THRESHOLD_F2:RW:16:16:=0x0000 MRR_TEMPCHK_NORM_THRESHOLD_F2:RW:0:16:=0x0000
#define               DENALI_CTL_128_DATA 0x00000000 // PPR_COMMAND:WR:24:3:=0x00 PPR_CONTROL:RW:16:1:=0x00 MRR_TEMPCHK_TIMEOUT_F2:RW:0:16:=0x0000
#define               DENALI_CTL_129_DATA 0x00000000 // PPR_ROW_ADDRESS:RW:8:17:=0x000000 PPR_COMMAND_MRW:RW:0:8:=0x00
#define               DENALI_CTL_130_DATA 0x00000000 // FM_OVRIDE_CONTROL:RW:24:1:=0x00 PPR_STATUS:RD:16:2:=0x00 PPR_CS_ADDRESS:RW:8:1:=0x00 PPR_BANK_ADDRESS:RW:0:3:=0x00
#define               DENALI_CTL_131_DATA 0x0b030500 // CKSRE_F1:RW:24:8:=0x0b CKSRX_F0:RW:16:8:=0x03 CKSRE_F0:RW:8:8:=0x05 LOWPOWER_REFRESH_ENABLE:RW:0:2:=0x00
#define               DENALI_CTL_132_DATA 0x00040b04 // LP_CMD:WR:24:7:=0x00 CKSRX_F2:RW:16:8:=0x04 CKSRE_F2:RW:8:8:=0x0b CKSRX_F1:RW:0:8:=0x04
#define               DENALI_CTL_133_DATA 0x0a090000 // LPI_SR_LONG_MCCLK_GATE_WAKEUP_F0:RW:24:4:=0x0a LPI_SR_LONG_WAKEUP_F0:RW:16:4:=0x09 LPI_SR_SHORT_WAKEUP_F0:RW:8:4:=0x00 LPI_CTRL_IDLE_WAKEUP_F0:RW:0:4:=0x00
#define               DENALI_CTL_134_DATA 0x0a090701 // LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F0:RW:24:4:=0x0a LPI_SRPD_LONG_WAKEUP_F0:RW:16:4:=0x09 LPI_SRPD_SHORT_WAKEUP_F0:RW:8:4:=0x07 LPI_PD_WAKEUP_F0:RW:0:4:=0x01
#define               DENALI_CTL_135_DATA 0x0900000e // LPI_SR_LONG_WAKEUP_F1:RW:24:4:=0x09 LPI_SR_SHORT_WAKEUP_F1:RW:16:4:=0x00 LPI_CTRL_IDLE_WAKEUP_F1:RW:8:4:=0x00 LPI_TIMER_WAKEUP_F0:RW:0:4:=0x0e
#define               DENALI_CTL_136_DATA 0x0907010a // LPI_SRPD_LONG_WAKEUP_F1:RW:24:4:=0x09 LPI_SRPD_SHORT_WAKEUP_F1:RW:16:4:=0x07 LPI_PD_WAKEUP_F1:RW:8:4:=0x01 LPI_SR_LONG_MCCLK_GATE_WAKEUP_F1:RW:0:4:=0x0a
#define               DENALI_CTL_137_DATA 0x00000e0a // LPI_SR_SHORT_WAKEUP_F2:RW:24:4:=0x00 LPI_CTRL_IDLE_WAKEUP_F2:RW:16:4:=0x00 LPI_TIMER_WAKEUP_F1:RW:8:4:=0x0e LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F1:RW:0:4:=0x0a
#define               DENALI_CTL_138_DATA 0x07010a09 // LPI_SRPD_SHORT_WAKEUP_F2:RW:24:4:=0x07 LPI_PD_WAKEUP_F2:RW:16:4:=0x01 LPI_SR_LONG_MCCLK_GATE_WAKEUP_F2:RW:8:4:=0x0a LPI_SR_LONG_WAKEUP_F2:RW:0:4:=0x09
#define               DENALI_CTL_139_DATA 0x000e0a09 // LPI_WAKEUP_EN:RW:24:6:=0x2f LPI_TIMER_WAKEUP_F2:RW:16:4:=0x0e LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F2:RW:8:4:=0x0a LPI_SRPD_LONG_WAKEUP_F2:RW:0:4:=0x09
#define               DENALI_CTL_140_DATA 0x07000401 // TDFI_LP_RESP:RW:24:3:=0x07 LPI_WAKEUP_TIMEOUT:RW:8:12:=0x0004 LPI_CTRL_REQ_EN:RW:0:1:=0x01
#define               DENALI_CTL_141_DATA 0x00000000 // LP_AUTO_EXIT_EN:RW:24:4:=0x00 LP_AUTO_ENTRY_EN:RW:16:4:=0x00 LP_STATE_CS1:RD:8:7:=0x00 LP_STATE_CS0:RD:0:7:=0x00
#define               DENALI_CTL_142_DATA 0x00000000 // LP_AUTO_PD_IDLE:RW:8:12:=0x0000 LP_AUTO_MEM_GATE_EN:RW:0:3:=0x00
#define               DENALI_CTL_143_DATA 0x00000000 // LP_AUTO_SR_LONG_MC_GATE_IDLE:RW:24:8:=0x00 LP_AUTO_SR_LONG_IDLE:RW:16:8:=0x00 LP_AUTO_SR_SHORT_IDLE:RW:0:12:=0x0000
#define               DENALI_CTL_144_DATA 0x00000000 // HW_PROMOTE_THRESHOLD_F1:RW:16:16:=0x0000 HW_PROMOTE_THRESHOLD_F0:RW:0:16:=0x0000
#define               DENALI_CTL_145_DATA 0x00000000 // LPC_PROMOTE_THRESHOLD_F0:RW:16:16:=0x0000 HW_PROMOTE_THRESHOLD_F2:RW:0:16:=0x0000
#define               DENALI_CTL_146_DATA 0x00000000 // LPC_PROMOTE_THRESHOLD_F2:RW:16:16:=0x0000 LPC_PROMOTE_THRESHOLD_F1:RW:0:16:=0x0000
#define               DENALI_CTL_147_DATA 0x00000000 // RESERVED:RW:24:1:=0x00 LPC_SR_PHYMSTR_EN:RW:16:1:=0x00 LPC_SR_PHYUPD_EN:RW:8:1:=0x00 LPC_SR_CTRLUPD_EN:RW:0:1:=0x00
#define               DENALI_CTL_148_DATA 0x08080100 // PCPCS_PD_EXIT_DEPTH:RW:24:6:=0x08 PCPCS_PD_ENTER_DEPTH:RW:16:6:=0x08 PCPCS_PD_EN:RW:8:1:=0x01 LPC_SR_ZQ_EN:RW:0:1:=0x00
#define               DENALI_CTL_149_DATA 0x01000000 // DFS_ENABLE:RW:24:1:=0x01 RESERVED:RW:16:8:=0x00 PCPCS_PD_MASK:RW:8:2:=0x00 PCPCS_PD_ENTER_TIMER:RW:0:8:=0x00
#define               DENALI_CTL_150_DATA 0x800000c0 // TDFI_INIT_COMPLETE_F0:RW_D:16:16:=0x8000 TDFI_INIT_START_F0:RW_D:0:10:=0x00c0
#define               DENALI_CTL_151_DATA 0x800000c0 // TDFI_INIT_COMPLETE_F1:RW_D:16:16:=0x8000 TDFI_INIT_START_F1:RW_D:0:10:=0x00c0
#define               DENALI_CTL_152_DATA 0x800000c0 // TDFI_INIT_COMPLETE_F2:RW_D:16:16:=0x8000 TDFI_INIT_START_F2:RW_D:0:10:=0x00c0
#define               DENALI_CTL_153_DATA 0x00000000 // DFS_PHY_REG_WRITE_EN:RW:8:1:=0x00 CURRENT_REG_COPY:RD:0:2:=0x00
#define               DENALI_CTL_154_DATA 0x00001500 // DFS_PHY_REG_WRITE_ADDR:RW:0:32:=0x00001500
#define               DENALI_CTL_155_DATA 0x00000000 // DFS_PHY_REG_WRITE_DATA_F0:RW:0:32:=0x00000000
#define               DENALI_CTL_156_DATA 0x00000001 // DFS_PHY_REG_WRITE_DATA_F1:RW:0:32:=0x00000001
#define               DENALI_CTL_157_DATA 0x00000002 // DFS_PHY_REG_WRITE_DATA_F2:RW:0:32:=0x00000002
#define               DENALI_CTL_158_DATA 0x0000100e // DFS_PHY_REG_WRITE_WAIT:RW:8:16:=0x0010 DFS_PHY_REG_WRITE_MASK:RW:0:4:=0x0e
#define               DENALI_CTL_159_DATA 0x00000000 // WRITE_MODEREG:RW+:0:27:=0x00000000
#define               DENALI_CTL_160_DATA 0x00000000 // READ_MODEREG:RW+:8:17:=0x000000 MRW_STATUS:RD:0:8:=0x00
#define               DENALI_CTL_161_DATA 0x00000000 // PERIPHERAL_MRR_DATA:RD:0:40:=0x00000000
#define               DENALI_CTL_162_DATA 0x00000000 // AUTO_TEMPCHK_VAL_0:RD:8:16:=0x0000 PERIPHERAL_MRR_DATA:RD:0:40:=0x00
#define               DENALI_CTL_163_DATA 0x00000000 // DISABLE_UPDATE_TVRCG:RW:16:1:=0x00 AUTO_TEMPCHK_VAL_1:RD:0:16:=0x0000
#define               DENALI_CTL_164_DATA 0x000a0000 // TVRCG_ENABLE_F0:RW:16:10:=0x000a MRW_DFS_UPDATE_FRC:RW:0:2:=0x00
#define               DENALI_CTL_165_DATA 0x000d0005 // TFC_F0:RW:16:10:=0x000d TVRCG_DISABLE_F0:RW:0:10:=0x0005
#define               DENALI_CTL_166_DATA 0x000d0404 // TVREF_LONG_F0:RW:16:16:=0x000d TCKFSPX_F0:RW:8:5:=0x04 TCKFSPE_F0:RW:0:5:=0x04
#define               DENALI_CTL_167_DATA 0x00d601ab // TVRCG_DISABLE_F1:RW:16:10:=0x00d6 TVRCG_ENABLE_F1:RW:0:10:=0x01ab
#define               DENALI_CTL_168_DATA 0x10100216 // TCKFSPX_F1:RW:24:5:=0x10 TCKFSPE_F1:RW:16:5:=0x10 TFC_F1:RW:0:10:=0x0216
#define               DENALI_CTL_169_DATA 0x01ab0216 // TVRCG_ENABLE_F2:RW:16:10:=0x01ab TVREF_LONG_F1:RW:0:16:=0x0216
#define               DENALI_CTL_170_DATA 0x021600d6 // TFC_F2:RW:16:10:=0x0216 TVRCG_DISABLE_F2:RW:0:10:=0x00d6
#define               DENALI_CTL_171_DATA 0x02161010 // TVREF_LONG_F2:RW:16:16:=0x0216 TCKFSPX_F2:RW:8:5:=0x10 TCKFSPE_F2:RW:0:5:=0x10
#define               DENALI_CTL_172_DATA 0x00000000 // MRR_PROMOTE_THRESHOLD_F1:RW:16:16:=0x0000 MRR_PROMOTE_THRESHOLD_F0:RW:0:16:=0x0000
#define               DENALI_CTL_173_DATA 0x00000000 // MRW_PROMOTE_THRESHOLD_F0:RW:16:16:=0x0000 MRR_PROMOTE_THRESHOLD_F2:RW:0:16:=0x0000
#define               DENALI_CTL_174_DATA 0x00000000 // MRW_PROMOTE_THRESHOLD_F2:RW:16:16:=0x0000 MRW_PROMOTE_THRESHOLD_F1:RW:0:16:=0x0000
#define               DENALI_CTL_175_DATA 0x3f740004 // MR2_DATA_F1_0:RW:24:8:=0x3f MR1_DATA_F1_0:RW:16:8:=0x74 MR2_DATA_F0_0:RW:8:8:=0x00 MR1_DATA_F0_0:RW:0:8:=0x04
#define               DENALI_CTL_176_DATA 0x31003f74 // MR3_DATA_F0_0:RW:24:8:=0x31 MRSINGLE_DATA_0:RW:16:8:=0x00 MR2_DATA_F2_0:RW:8:8:=0x3f MR1_DATA_F2_0:RW:0:8:=0x74
#define               DENALI_CTL_177_DATA 0x00003131 // MR4_DATA_F1_0:RW:24:8:=0x00 MR4_DATA_F0_0:RW:16:8:=0x00 MR3_DATA_F2_0:RW:8:8:=0x31 MR3_DATA_F1_0:RW:0:8:=0x31
#define               DENALI_CTL_178_DATA 0x36000000 // MR11_DATA_F1_0:RW:24:8:=0x00 MR11_DATA_F0_0:RW:16:8:=0x00 MR8_DATA_0:RD:8:8:=0x00 MR4_DATA_F2_0:RW:0:8:=0x00
#define               DENALI_CTL_179_DATA 0x0f0f0036 // MR12_DATA_F2_0:RW:24:8:=0x00 MR12_DATA_F1_0:RW:16:8:=0x00 MR12_DATA_F0_0:RW:8:8:=0x00 MR11_DATA_F2_0:RW:0:8:=0x00
#define               DENALI_CTL_180_DATA 0x0f0f0000 // MR14_DATA_F2_0:RW:24:8:=0x00 MR14_DATA_F1_0:RW:16:8:=0x00 MR14_DATA_F0_0:RW:8:8:=0x00 MR13_DATA_0:RW:0:8:=0x00
#define               DENALI_CTL_181_DATA 0x00000000 // MR22_DATA_F0_0:RW:24:8:=0x00 MR20_DATA_0:RD:16:8:=0x00 MR17_DATA_0:RW:8:8:=0x00 MR16_DATA_0:RW:0:8:=0x00
#define               DENALI_CTL_182_DATA 0x00040606 // MR2_DATA_F0_1:RW:24:8:=0x00 MR1_DATA_F0_1:RW:16:8:=0x04 MR22_DATA_F2_0:RW:8:8:=0x00 MR22_DATA_F1_0:RW:0:8:=0x00
#define               DENALI_CTL_183_DATA 0x3f743f74 // MR2_DATA_F2_1:RW:24:8:=0x3f MR1_DATA_F2_1:RW:16:8:=0x74 MR2_DATA_F1_1:RW:8:8:=0x3f MR1_DATA_F1_1:RW:0:8:=0x74
#define               DENALI_CTL_184_DATA 0x31313100 // MR3_DATA_F2_1:RW:24:8:=0x31 MR3_DATA_F1_1:RW:16:8:=0x31 MR3_DATA_F0_1:RW:8:8:=0x31 MRSINGLE_DATA_1:RW:0:8:=0x00
#define               DENALI_CTL_185_DATA 0x00000000 // MR8_DATA_1:RD:24:8:=0x00 MR4_DATA_F2_1:RW:16:8:=0x00 MR4_DATA_F1_1:RW:8:8:=0x00 MR4_DATA_F0_1:RW:0:8:=0x00
#define               DENALI_CTL_186_DATA 0x00363600 // MR12_DATA_F0_1:RW:24:8:=0x00 MR11_DATA_F2_1:RW:16:8:=0x00 MR11_DATA_F1_1:RW:8:8:=0x00 MR11_DATA_F0_1:RW:0:8:=0x00
#define               DENALI_CTL_187_DATA 0x00000f0f // MR14_DATA_F0_1:RW:24:8:=0x00 MR13_DATA_1:RW:16:8:=0x00 MR12_DATA_F2_1:RW:8:8:=0x00 MR12_DATA_F1_1:RW:0:8:=0x00
#define               DENALI_CTL_188_DATA 0x00000f0f // MR17_DATA_1:RW:24:8:=0x00 MR16_DATA_1:RW:16:8:=0x00 MR14_DATA_F2_1:RW:8:8:=0x00 MR14_DATA_F1_1:RW:0:8:=0x00
#define               DENALI_CTL_189_DATA 0x06060000 // MR22_DATA_F2_1:RW:24:8:=0x00 MR22_DATA_F1_1:RW:16:8:=0x00 MR22_DATA_F0_1:RW:8:8:=0x00 MR20_DATA_1:RD:0:8:=0x00
#define               DENALI_CTL_190_DATA 0x00000020 // MR_FSP_DATA_VALID_F2:RW:24:1:=0x00 MR_FSP_DATA_VALID_F1:RW:16:1:=0x00 MR_FSP_DATA_VALID_F0:RW:8:1:=0x00 MR23_DATA:RW:0:8:=0x20
#define               DENALI_CTL_191_DATA 0x00000000 // FSP_PHY_UPDATE_MRW:RW:24:1:=0x00 RESERVED:RD:16:1:=0x00 RESERVED:RD:8:1:=0x00 RL3_SUPPORT_EN:RD:0:2:=0x00
#define               DENALI_CTL_192_DATA 0x00000001 // FSP_WR_CURRENT:RW+:24:1:=0x00 FSP_OP_CURRENT:RW+:16:1:=0x00 FSP_STATUS:RW:8:1:=0x00 DFS_ALWAYS_WRITE_FSP:RW:0:1:=0x01
#define               DENALI_CTL_193_DATA 0x00000000 // FSP1_FRC:RW+:24:2:=0x00 FSP0_FRC:RW+:16:2:=0x00 FSP1_FRC_VALID:RW+:8:1:=0x00 FSP0_FRC_VALID:RW+:0:1:=0x00
#define               DENALI_CTL_194_DATA 0x01000000 // BIST_DATA_CHECK:RW:24:1:=0x01 ADDR_SPACE:RW:16:6:=0x00 BIST_RESULT:RD:8:2:=0x00 BIST_GO:WR:0:1:=0x00
#define               DENALI_CTL_195_DATA 0x00000001 // BIST_ADDR_CHECK:RW:0:1:=0x01
#define               DENALI_CTL_196_DATA 0x00000000 // BIST_START_ADDRESS:RW:0:35:=0x00000000
#define               DENALI_CTL_197_DATA 0x00000000 // BIST_START_ADDRESS:RW:0:35:=0x00
#define               DENALI_CTL_198_DATA 0x00000000 // BIST_DATA_MASK:RW:0:64:=0x00000000
#define               DENALI_CTL_199_DATA 0x00000000 // BIST_DATA_MASK:RW:0:64:=0x00000000
#define               DENALI_CTL_200_DATA 0x00000000 // BIST_TEST_MODE:RW:0:3:=0x00
#define               DENALI_CTL_201_DATA 0x00000000 // BIST_DATA_PATTERN:RW:0:128:=0x00000000
#define               DENALI_CTL_202_DATA 0x00000000 // BIST_DATA_PATTERN:RW:0:128:=0x00000000
#define               DENALI_CTL_203_DATA 0x00000000 // BIST_DATA_PATTERN:RW:0:128:=0x00000000
#define               DENALI_CTL_204_DATA 0x00000000 // BIST_DATA_PATTERN:RW:0:128:=0x00000000
#define               DENALI_CTL_205_DATA 0x00000000 // BIST_ERR_STOP:RW:16:12:=0x0000 BIST_RET_STATE:RD:8:1:=0x00 BIST_RET_STATE_EXIT:WR:0:1:=0x00
#define               DENALI_CTL_206_DATA 0x02000000 // INLINE_ECC_BANK_OFFSET:RW:24:3:=0x02 ECC_ENABLE:RW:16:2:=0x00 BIST_ERR_COUNT:RD:0:12:=0x0000
#define               DENALI_CTL_207_DATA 0x01080101 // RESERVED:RW:24:1:=0x01 RESERVED:RW:16:4:=0x08 ECC_WRITE_COMBINING_EN:RW:8:1:=0x01 ECC_READ_CACHING_EN:RW:0:1:=0x01
#define               DENALI_CTL_208_DATA 0x00000000 // ECC_WRITEBACK_EN:RW:24:1:=0x00 XOR_CHECK_BITS:RW:8:16:=0x0000 FWC:RW+:0:1:=0x00
#define               DENALI_CTL_209_DATA 0x00000000 // ECC_DISABLE_W_UC_ERR:RW:0:1:=0x00
#define               DENALI_CTL_210_DATA 0x00000000 // ECC_U_ADDR:RD:0:35:=0x00000000
#define               DENALI_CTL_211_DATA 0x00000000 // ECC_U_SYND:RD:8:8:=0x00 ECC_U_ADDR:RD:0:35:=0x00
#define               DENALI_CTL_212_DATA 0x00000000 // ECC_U_DATA:RD:0:64:=0x00000000
#define               DENALI_CTL_213_DATA 0x00000000 // ECC_U_DATA:RD:0:64:=0x00000000
#define               DENALI_CTL_214_DATA 0x00000000 // ECC_C_ADDR:RD:0:35:=0x00000000
#define               DENALI_CTL_215_DATA 0x00000000 // ECC_C_SYND:RD:8:8:=0x00 ECC_C_ADDR:RD:0:35:=0x00
#define               DENALI_CTL_216_DATA 0x00000000 // ECC_C_DATA:RD:0:64:=0x00000000
#define               DENALI_CTL_217_DATA 0x00000000 // ECC_C_DATA:RD:0:64:=0x00000000
#define               DENALI_CTL_218_DATA 0x00000000 // NON_ECC_REGION_START_ADDR_0:RW:16:15:=0x0000 ECC_C_ID:RD:8:6:=0x00 ECC_U_ID:RD:0:6:=0x00
#define               DENALI_CTL_219_DATA 0x00000000 // NON_ECC_REGION_START_ADDR_1:RW:16:15:=0x0000 NON_ECC_REGION_END_ADDR_0:RW:0:15:=0x0000
#define               DENALI_CTL_220_DATA 0x00000000 // NON_ECC_REGION_START_ADDR_2:RW:16:15:=0x0000 NON_ECC_REGION_END_ADDR_1:RW:0:15:=0x0000
#define               DENALI_CTL_221_DATA 0x00000000 // ECC_SCRUB_START:WR:24:1:=0x00 NON_ECC_REGION_ENABLE:RW:16:3:=0x00 NON_ECC_REGION_END_ADDR_2:RW:0:15:=0x0000
#define               DENALI_CTL_222_DATA 0x00001000 // ECC_SCRUB_MODE:RW:24:1:=0x00 ECC_SCRUB_LEN:RW:8:12:=0x0010 ECC_SCRUB_IN_PROGRESS:RD:0:1:=0x00
#define               DENALI_CTL_223_DATA 0x006403e8 // ECC_SCRUB_IDLE_CNT:RW:16:16:=0x0064 ECC_SCRUB_INTERVAL:RW:0:16:=0x03e8
#define               DENALI_CTL_224_DATA 0x00000000 // ECC_SCRUB_START_ADDR:RW:0:35:=0x00000000
#define               DENALI_CTL_225_DATA 0x00000000 // ECC_SCRUB_START_ADDR:RW:0:35:=0x00
#define               DENALI_CTL_226_DATA 0x00000000 // ECC_SCRUB_END_ADDR:RW:0:35:=0x00000000
#define               DENALI_CTL_227_DATA 0x15110000 // AREF_HIGH_THRESHOLD:RW:24:5:=0x15 AREF_NORM_THRESHOLD:RW:16:5:=0x11 LONG_COUNT_MASK:RW:8:5:=0x00 ECC_SCRUB_END_ADDR:RW:0:35:=0x00
#define               DENALI_CTL_228_DATA 0x00040c18 // AREF_CMD_MAX_PER_TREFI:RW:16:4:=0x04 AREF_MAX_CREDIT:RW:8:5:=0x0c AREF_MAX_DEFICIT:RW:0:5:=0x18
#define               DENALI_CTL_229_DATA 0x00000000 // ZQ_CALSTART_HIGH_THRESHOLD_F0:RW:16:16:=0x0000 ZQ_CALSTART_NORM_THRESHOLD_F0:RW:0:16:=0x0000
#define               DENALI_CTL_230_DATA 0x00000000 // ZQ_CS_NORM_THRESHOLD_F0:RW:16:16:=0x0000 ZQ_CALLATCH_HIGH_THRESHOLD_F0:RW:0:16:=0x0000
#define               DENALI_CTL_231_DATA 0x00000000 // ZQ_CALSTART_TIMEOUT_F0:RW:16:16:=0x0000 ZQ_CS_HIGH_THRESHOLD_F0:RW:0:16:=0x0000
#define               DENALI_CTL_232_DATA 0x00000000 // ZQ_CS_TIMEOUT_F0:RW:16:16:=0x0000 ZQ_CALLATCH_TIMEOUT_F0:RW:0:16:=0x0000
#define               DENALI_CTL_233_DATA 0x00000000 // ZQ_CALSTART_NORM_THRESHOLD_F1:RW:16:16:=0x0000 ZQ_PROMOTE_THRESHOLD_F0:RW:0:16:=0x0000
#define               DENALI_CTL_234_DATA 0x00000000 // ZQ_CALLATCH_HIGH_THRESHOLD_F1:RW:16:16:=0x0000 ZQ_CALSTART_HIGH_THRESHOLD_F1:RW:0:16:=0x0000
#define               DENALI_CTL_235_DATA 0x00000000 // ZQ_CS_HIGH_THRESHOLD_F1:RW:16:16:=0x0000 ZQ_CS_NORM_THRESHOLD_F1:RW:0:16:=0x0000
#define               DENALI_CTL_236_DATA 0x00000000 // ZQ_CALLATCH_TIMEOUT_F1:RW:16:16:=0x0000 ZQ_CALSTART_TIMEOUT_F1:RW:0:16:=0x0000
#define               DENALI_CTL_237_DATA 0x00000000 // ZQ_PROMOTE_THRESHOLD_F1:RW:16:16:=0x0000 ZQ_CS_TIMEOUT_F1:RW:0:16:=0x0000
#define               DENALI_CTL_238_DATA 0x00000000 // ZQ_CALSTART_HIGH_THRESHOLD_F2:RW:16:16:=0x0000 ZQ_CALSTART_NORM_THRESHOLD_F2:RW:0:16:=0x0000
#define               DENALI_CTL_239_DATA 0x00000000 // ZQ_CS_NORM_THRESHOLD_F2:RW:16:16:=0x0000 ZQ_CALLATCH_HIGH_THRESHOLD_F2:RW:0:16:=0x0000
#define               DENALI_CTL_240_DATA 0x00000000 // ZQ_CALSTART_TIMEOUT_F2:RW:16:16:=0x0000 ZQ_CS_HIGH_THRESHOLD_F2:RW:0:16:=0x0000
#define               DENALI_CTL_241_DATA 0x00000000 // ZQ_CS_TIMEOUT_F2:RW:16:16:=0x0000 ZQ_CALLATCH_TIMEOUT_F2:RW:0:16:=0x0000
#define               DENALI_CTL_242_DATA 0x00030000 // RESERVED:RW:16:3:=0x03 ZQ_PROMOTE_THRESHOLD_F2:RW:0:16:=0x0000
#define               DENALI_CTL_243_DATA 0x00000000 // WATCHDOG_THRESHOLD_BUS_ARB_F0:RW:16:16:=0x0000 WATCHDOG_THRESHOLD_TASK_ARB_F0:RW:0:16:=0x0000
#define               DENALI_CTL_244_DATA 0x00000000 // WATCHDOG_THRESHOLD_SPLIT_F0:RW:16:16:=0x0000 WATCHDOG_THRESHOLD_PORT0_CMD_ARB_F0:RW:0:16:=0x0000
#define               DENALI_CTL_245_DATA 0x00000000 // WATCHDOG_THRESHOLD_PORT_TO_STRATEGY_F0:RW:16:16:=0x0000 WATCHDOG_THRESHOLD_STRATEGY_F0:RW:0:16:=0x0000
#define               DENALI_CTL_246_DATA 0x00000000 // WATCHDOG_THRESHOLD_WRITE_DATA_FIFO_F0:RW:16:16:=0x0000 WATCHDOG_THRESHOLD_READ_DATA_FIFO0_F0:RW:0:16:=0x0000
#define               DENALI_CTL_247_DATA 0x00000000 // WATCHDOG_THRESHOLD_BUS_ARB_F1:RW:16:16:=0x0000 WATCHDOG_THRESHOLD_TASK_ARB_F1:RW:0:16:=0x0000
#define               DENALI_CTL_248_DATA 0x00000000 // WATCHDOG_THRESHOLD_SPLIT_F1:RW:16:16:=0x0000 WATCHDOG_THRESHOLD_PORT0_CMD_ARB_F1:RW:0:16:=0x0000
#define               DENALI_CTL_249_DATA 0x00000000 // WATCHDOG_THRESHOLD_PORT_TO_STRATEGY_F1:RW:16:16:=0x0000 WATCHDOG_THRESHOLD_STRATEGY_F1:RW:0:16:=0x0000
#define               DENALI_CTL_250_DATA 0x00000000 // WATCHDOG_THRESHOLD_WRITE_DATA_FIFO_F1:RW:16:16:=0x0000 WATCHDOG_THRESHOLD_READ_DATA_FIFO0_F1:RW:0:16:=0x0000
#define               DENALI_CTL_251_DATA 0x00000000 // WATCHDOG_THRESHOLD_BUS_ARB_F2:RW:16:16:=0x0000 WATCHDOG_THRESHOLD_TASK_ARB_F2:RW:0:16:=0x0000
#define               DENALI_CTL_252_DATA 0x00000000 // WATCHDOG_THRESHOLD_SPLIT_F2:RW:16:16:=0x0000 WATCHDOG_THRESHOLD_PORT0_CMD_ARB_F2:RW:0:16:=0x0000
#define               DENALI_CTL_253_DATA 0x00000000 // WATCHDOG_THRESHOLD_PORT_TO_STRATEGY_F2:RW:16:16:=0x0000 WATCHDOG_THRESHOLD_STRATEGY_F2:RW:0:16:=0x0000
#define               DENALI_CTL_254_DATA 0x00000000 // WATCHDOG_THRESHOLD_WRITE_DATA_FIFO_F2:RW:16:16:=0x0000 WATCHDOG_THRESHOLD_READ_DATA_FIFO0_F2:RW:0:16:=0x0000
#define               DENALI_CTL_255_DATA 0x00000000 // WATCHDOG_DIAGNOSTIC_MODE:RW:8:8:=0x00 WATCHDOG_RELOAD:WR:0:8:=0x00
#define               DENALI_CTL_256_DATA 0x00000000 // TIMEOUT_TIMER_LOG:RD:0:20:=0x000000
#define               DENALI_CTL_257_DATA 0x01000200 // ZQCL_F0:RW:16:12:=0x0100 ZQINIT_F0:RW_D:0:12:=0x0200
#define               DENALI_CTL_258_DATA 0x00320040 // TZQCAL_F0:RW:16:12:=0x0032 ZQCS_F0:RW:0:12:=0x0040
#define               DENALI_CTL_259_DATA 0x00020002 // ZQINIT_F1:RW_D:8:12:=0x0200 TZQLAT_F0:RW:0:7:=0x02
#define               DENALI_CTL_260_DATA 0x00400100 // ZQCS_F1:RW:16:12:=0x0040 ZQCL_F1:RW:0:12:=0x0100
#define               DENALI_CTL_261_DATA 0x00400855 // TZQLAT_F1:RW:16:7:=0x40 TZQCAL_F1:RW:0:12:=0x0855
#define               DENALI_CTL_262_DATA 0x01000200 // ZQCL_F2:RW:16:12:=0x0100 ZQINIT_F2:RW_D:0:12:=0x0200
#define               DENALI_CTL_263_DATA 0x08550040 // TZQCAL_F2:RW:16:12:=0x0855 ZQCS_F2:RW:0:12:=0x0040
#define               DENALI_CTL_264_DATA 0x00000040 // ZQ_REQ_PENDING:RD:24:1:=0x00 ZQ_REQ:WR:16:4:=0x00 ZQ_SW_REQ_START_LATCH_MAP:RW:8:2:=0x00 TZQLAT_F2:RW:0:7:=0x40
#define               DENALI_CTL_265_DATA 0x006b0003 // ZQRESET_F1:RW:16:12:=0x006b ZQRESET_F0:RW:0:12:=0x0003
#define               DENALI_CTL_266_DATA 0x0100006b // ZQCS_ROTATE:RW:24:1:=0x01 NO_ZQ_INIT:RW:16:1:=0x00 ZQRESET_F2:RW:0:12:=0x006b
#define               DENALI_CTL_267_DATA 0x00000000 // ZQ_CAL_LATCH_MAP_1:RW_D:24:2:=0x00 ZQ_CAL_START_MAP_1:RW_D:16:2:=0x00 ZQ_CAL_LATCH_MAP_0:RW_D:8:2:=0x00 ZQ_CAL_START_MAP_0:RW_D:0:2:=0x00
#define               DENALI_CTL_268_DATA 0x01010000 // ROW_DIFF_1:RW:24:3:=0x01 ROW_DIFF_0:RW:16:3:=0x01 BANK_DIFF_1:RW:8:2:=0x00 BANK_DIFF_0:RW:0:2:=0x00
#define               DENALI_CTL_269_DATA 0x00000202 // CS_VAL_LOWER_0:RW:16:16:=0x0000 COL_DIFF_1:RW:8:4:=0x02 COL_DIFF_0:RW:0:4:=0x02
#define               DENALI_CTL_270_DATA 0x00000fff // ROW_START_VAL_0:RW:16:3:=0x00 CS_VAL_UPPER_0:RW:0:16:=0x0fff
#define               DENALI_CTL_271_DATA 0x1fff1000 // CS_VAL_UPPER_1:RW:16:16:=0x1fff CS_VAL_LOWER_1:RW:0:16:=0x1000
#define               DENALI_CTL_272_DATA 0x01ff0000 // CS_MSK_0:RW:16:16:=0x01ff CS_MAP_NON_POW2:RW:8:2:=0x00 ROW_START_VAL_1:RW:0:3:=0x00
#define               DENALI_CTL_273_DATA 0x000101ff // RESERVED:RW:24:5:=0x00 CS_LOWER_ADDR_EN:RW:16:1:=0x00 CS_MSK_1:RW:0:16:=0x01ff
#define               DENALI_CTL_274_DATA 0xffff0b00 // COMMAND_AGE_COUNT:RW:24:8:=0xff AGE_COUNT:RW:16:8:=0xff APREBIT:RW_D:8:5:=0x0b RESERVED:RW:0:1:=0x00
#define               DENALI_CTL_275_DATA 0x01010001 // PLACEMENT_EN:RW:24:1:=0x01 BANK_SPLIT_EN:RW:16:1:=0x01 ADDR_COLLISION_MPM_DIS:RW:8:1:=0x00 ADDR_CMP_EN:RW:0:1:=0x01
#define               DENALI_CTL_276_DATA 0x01010101 // CS_SAME_EN:RW:24:1:=0x01 RW_SAME_PAGE_EN:RW:16:1:=0x01 RW_SAME_EN:RW:8:1:=0x01 PRIORITY_EN:RW:0:1:=0x01
#define               DENALI_CTL_277_DATA 0x01180101 // SWAP_EN:RW:24:1:=0x01 NUM_Q_ENTRIES_ACT_DISABLE:RW:16:5:=0x18 DISABLE_RW_GROUP_W_BNK_CONFLICT:RW:8:2:=0x01 W2R_SPLIT_EN:RW:0:1:=0x01
#define               DENALI_CTL_278_DATA 0x00030000 // REDUC:RW:24:1:=0x00 CS_MAP:RW:16:2:=0x03 INHIBIT_DRAM_CMD:RW:8:2:=0x00 DISABLE_RD_INTERLEAVE:RW:0:1:=0x00
#define               DENALI_CTL_279_DATA 0x00000000 // FAULT_FIFO_PROTECTION_EN:RW:0:18:=0x000000
#define               DENALI_CTL_280_DATA 0x00000000 // FAULT_FIFO_PROTECTION_STATUS:RD:0:18:=0x000000
#define               DENALI_CTL_281_DATA 0x00000000 // WRITE_ADDR_CHAN_PARITY_EN:RW:24:1:=0x00 FAULT_FIFO_PROTECTION_INJECTION_EN:RW:0:18:=0x000000
#define               DENALI_CTL_282_DATA 0x00000000 // READ_DATA_CHAN_PARITY_EN:RW:24:1:=0x00 READ_ADDR_CHAN_PARITY_EN:RW:16:1:=0x00 WRITE_RESP_CHAN_PARITY_EN:RW:8:1:=0x00 WRITE_DATA_CHAN_PARITY_EN:RW:0:2:=0x00
#define               DENALI_CTL_283_DATA 0x00000000 // READ_PARITY_ERR_RRESP_EN:RW:24:1:=0x00 WRITE_PARITY_ERR_BRESP_EN:RW:16:1:=0x00 RESERVED:RW:8:1:=0x00 RESERVED:RW:0:1:=0x00
#define               DENALI_CTL_284_DATA 0x00000000 // READ_ADDR_CHAN_TRIGGER_PARITY_EN:RW:24:1:=0x00 WRITE_RESP_CHAN_CORRUPT_PARITY_EN:RW:16:1:=0x00 WRITE_DATA_CHAN_TRIGGER_PARITY_EN:RW:8:1:=0x00 WRITE_ADDR_CHAN_TRIGGER_PARITY_EN:RW:0:1:=0x00
#define               DENALI_CTL_285_DATA 0x00000000 // ENHANCED_PARITY_PROTECTION_EN:RW:24:1:=0x00 WRITE_PARITY_ERR_CORRUPT_ECC_EN:RW:16:1:=0x00 ECC_AXI_ERROR_RESPONSE_INHIBIT:RW:8:1:=0x00 READ_DATA_CHAN_CORRUPT_PARITY_EN:RW:0:1:=0x00
#define               DENALI_CTL_286_DATA 0x00040101 // DEVICE2_BYTE0_CS0:RW:24:4:=0x00 DEVICE1_BYTE0_CS0:RW:16:4:=0x04 DEVICE0_BYTE0_CS0:RW:8:4:=0x01 MEMDATA_RATIO_0:RW:0:3:=0x01
#define               DENALI_CTL_287_DATA 0x04010100 // DEVICE1_BYTE0_CS1:RW:24:4:=0x04 DEVICE0_BYTE0_CS1:RW:16:4:=0x01 MEMDATA_RATIO_1:RW:8:3:=0x01 DEVICE3_BYTE0_CS0:RW:0:4:=0x00
#define               DENALI_CTL_288_DATA 0x01000000 // IN_ORDER_ACCEPT:RW:24:1:=0x00 Q_FULLNESS:RW:16:5:=0x00 DEVICE3_BYTE0_CS1:RW:8:4:=0x00 DEVICE2_BYTE0_CS1:RW:0:4:=0x00
#define               DENALI_CTL_289_DATA 0x00000000 // CTRLUPD_REQ_PER_AREF_EN:RW:24:1:=0x00 CTRLUPD_REQ:WR:16:1:=0x00 CONTROLLER_BUSY:RD:8:1:=0x00 WR_ORDER_REQ:RW:0:2:=0x00
#define               DENALI_CTL_290_DATA 0x03030300 // PREAMBLE_SUPPORT_F2:RW:24:2:=0x03 PREAMBLE_SUPPORT_F1:RW:16:2:=0x03 PREAMBLE_SUPPORT_F0:RW:8:2:=0x03 CTRLUPD_AREF_HP_ENABLE:RW:0:1:=0x00
#define               DENALI_CTL_291_DATA 0x00000001 // DFI_ERROR:RD:24:5:=0x00 RD_DBI_EN:RW:16:1:=0x00 WR_DBI_EN:RW:8:1:=0x00 RD_PREAMBLE_TRAINING_EN:RW:0:1:=0x01
#define               DENALI_CTL_292_DATA 0x00000000 // RESERVED:WR:24:1:=0x00 DFI_ERROR_INFO:RD:0:20:=0x000000
#define               DENALI_CTL_293_DATA 0x00000000 // INT_STATUS:RD:0:45:=0x00000000
#define               DENALI_CTL_294_DATA 0x00000000 // INT_STATUS:RD:0:45:=0x0000
#define               DENALI_CTL_295_DATA 0x00000000 // INT_ACK:WR:0:44:=0x00000000
#define               DENALI_CTL_296_DATA 0x00000000 // INT_ACK:WR:0:44:=0x0000
#define               DENALI_CTL_297_DATA 0x00000000 // INT_MASK:RW:0:45:=0x00000000
#define               DENALI_CTL_298_DATA 0x00000000 // INT_MASK:RW:0:45:=0x0000
#define               DENALI_CTL_299_DATA 0x00000000 // OUT_OF_RANGE_ADDR:RD:0:35:=0x00000000
#define               DENALI_CTL_300_DATA 0x00000000 // OUT_OF_RANGE_TYPE:RD:24:7:=0x00 OUT_OF_RANGE_LENGTH:RD:8:12:=0x0000 OUT_OF_RANGE_ADDR:RD:0:35:=0x00
#define               DENALI_CTL_301_DATA 0x00000000 // OUT_OF_RANGE_SOURCE_ID:RD:0:6:=0x00
#define               DENALI_CTL_302_DATA 0x00000000 // BIST_EXP_DATA:RD:0:128:=0x00000000
#define               DENALI_CTL_303_DATA 0x00000000 // BIST_EXP_DATA:RD:0:128:=0x00000000
#define               DENALI_CTL_304_DATA 0x00000000 // BIST_EXP_DATA:RD:0:128:=0x00000000
#define               DENALI_CTL_305_DATA 0x00000000 // BIST_EXP_DATA:RD:0:128:=0x00000000
#define               DENALI_CTL_306_DATA 0x00000000 // BIST_FAIL_DATA:RD:0:128:=0x00000000
#define               DENALI_CTL_307_DATA 0x00000000 // BIST_FAIL_DATA:RD:0:128:=0x00000000
#define               DENALI_CTL_308_DATA 0x00000000 // BIST_FAIL_DATA:RD:0:128:=0x00000000
#define               DENALI_CTL_309_DATA 0x00000000 // BIST_FAIL_DATA:RD:0:128:=0x00000000
#define               DENALI_CTL_310_DATA 0x00000000 // BIST_FAIL_ADDR:RD:0:35:=0x00000000
#define               DENALI_CTL_311_DATA 0x00000000 // BIST_FAIL_ADDR:RD:0:35:=0x00
#define               DENALI_CTL_312_DATA 0x00000000 // PORT_CMD_ERROR_ADDR:RD:0:35:=0x00000000
#define               DENALI_CTL_313_DATA 0x01000000 // ODT_RD_MAP_CS0:RW:24:2:=0x01 PORT_CMD_ERROR_TYPE:RD:16:2:=0x00 PORT_CMD_ERROR_ID:RD:8:6:=0x00 PORT_CMD_ERROR_ADDR:RD:0:35:=0x00
#define               DENALI_CTL_314_DATA 0x00020201 // TODTL_2CMD_F0:RW:24:8:=0x00 ODT_WR_MAP_CS1:RW:16:2:=0x02 ODT_RD_MAP_CS1:RW:8:2:=0x02 ODT_WR_MAP_CS0:RW:0:2:=0x01
#define               DENALI_CTL_315_DATA 0x01000101 // TODTH_WR_F1:RW:24:4:=0x01 TODTL_2CMD_F1:RW:16:8:=0x00 TODTH_RD_F0:RW:8:4:=0x01 TODTH_WR_F0:RW:0:4:=0x01
#define               DENALI_CTL_316_DATA 0x01010001 // TODTH_RD_F2:RW:24:4:=0x01 TODTH_WR_F2:RW:16:4:=0x01 TODTL_2CMD_F2:RW:8:8:=0x00 TODTH_RD_F1:RW:0:4:=0x01
#define               DENALI_CTL_317_DATA 0x00010101 // EN_ODT_ASSERT_EXCEPT_RD:RW:24:1:=0x00 ODT_EN_F2:RW:16:1:=0x01 ODT_EN_F1:RW:8:1:=0x01 ODT_EN_F0:RW:0:1:=0x01
#define               DENALI_CTL_318_DATA 0x050a0a03 // RD_TO_ODTH_F0:RW:24:6:=0x05 WR_TO_ODTH_F2:RW:16:6:=0x0a WR_TO_ODTH_F1:RW:8:6:=0x0a WR_TO_ODTH_F0:RW:0:6:=0x03
#define               DENALI_CTL_319_DATA 0x10081f1f // RW2MRW_DLY_F1:RW_D:24:5:=0x10 RW2MRW_DLY_F0:RW_D:16:5:=0x08 RD_TO_ODTH_F2:RW:8:6:=0x1f RD_TO_ODTH_F1:RW:0:6:=0x1f
#define               DENALI_CTL_320_DATA 0x00080210 // W2R_DIFFCS_DLY_F0:RW_D:24:5:=0x00 R2W_DIFFCS_DLY_F0:RW_D:16:5:=0x08 R2R_DIFFCS_DLY_F0:RW_D:8:5:=0x02 RW2MRW_DLY_F2:RW_D:0:5:=0x10
#define               DENALI_CTL_321_DATA 0x13131313 // W2R_DIFFCS_DLY_F1:RW_D:24:5:=0x0c R2W_DIFFCS_DLY_F1:RW_D:16:5:=0x0b R2R_DIFFCS_DLY_F1:RW_D:8:5:=0x02 W2W_DIFFCS_DLY_F0:RW_D:0:5:=0x0e
#define               DENALI_CTL_322_DATA 0x14141414 // W2R_DIFFCS_DLY_F2:RW_D:24:5:=0x0c R2W_DIFFCS_DLY_F2:RW_D:16:5:=0x0b R2R_DIFFCS_DLY_F2:RW_D:8:5:=0x02 W2W_DIFFCS_DLY_F1:RW_D:0:5:=0x07
#define               DENALI_CTL_323_DATA 0x14141414 // R2W_SAMECS_DLY_F1:RW_D:24:5:=0x0b R2W_SAMECS_DLY_F0:RW_D:16:5:=0x08 R2R_SAMECS_DLY:RW:8:5:=0x00 W2W_DIFFCS_DLY_F2:RW_D:0:5:=0x07
#define               DENALI_CTL_324_DATA 0x01141414 // TDQSCK_MAX_F0:RW:24:4:=0x01 W2W_SAMECS_DLY:RW:16:5:=0x00 W2R_SAMECS_DLY:RW:8:5:=0x00 R2W_SAMECS_DLY_F2:RW_D:0:5:=0x0b
#define               DENALI_CTL_325_DATA 0x08040801 // TDQSCK_MAX_F2:RW:24:4:=0x08 TDQSCK_MIN_F1:RW:16:3:=0x04 TDQSCK_MAX_F1:RW:8:4:=0x08 TDQSCK_MIN_F0:RW:0:3:=0x01
#define               DENALI_CTL_326_DATA 0x00000004 // SWLVL_START:WR:24:1:=0x00 SWLVL_LOAD:WR:16:1:=0x00 SW_LEVELING_MODE:RW:8:3:=0x00 TDQSCK_MIN_F2:RW:0:3:=0x04
#define               DENALI_CTL_327_DATA 0x00000000 // SWLVL_RESP_1:RD:24:1:=0x00 SWLVL_RESP_0:RD:16:1:=0x00 SWLVL_OP_DONE:RD:8:1:=0x00 SWLVL_EXIT:WR:0:1:=0x00
#define               DENALI_CTL_328_DATA 0x00010000 // WRLVL_REQ:WR:24:1:=0x00 PHYUPD_APPEND_EN:RW:16:1:=0x01 SWLVL_RESP_3:RD:8:1:=0x00 SWLVL_RESP_2:RD:0:1:=0x00
#define               DENALI_CTL_329_DATA 0x00280d00 // WRLVL_EN:RW:24:1:=0x00 WLMRD:RW:16:6:=0x28 WLDQSEN:RW:8:6:=0x0d WRLVL_CS:RW:0:1:=0x00
#define               DENALI_CTL_330_DATA 0x00000001 // WRLVL_RESP_MASK:RW:24:4:=0x00 WRLVL_ON_SREF_EXIT:RW:16:1:=0x00 WRLVL_PERIODIC:RW:8:1:=0x00 DFI_PHY_WRLVL_MODE:RW:0:1:=0x01
#define               DENALI_CTL_331_DATA 0x00030001 // WRLVL_ERROR_STATUS:RD:24:3:=0x00 WRLVL_CS_MAP:RW:16:2:=0x03 WRLVL_ROTATE:RW:8:1:=0x00 WRLVL_AREF_EN:RW:0:1:=0x01
#define               DENALI_CTL_332_DATA 0x00000000 // WRLVL_HIGH_THRESHOLD_F0:RW:16:16:=0x0000 WRLVL_NORM_THRESHOLD_F0:RW:0:16:=0x0000
#define               DENALI_CTL_333_DATA 0x00000000 // WRLVL_SW_PROMOTE_THRESHOLD_F0:RW:16:16:=0x0000 WRLVL_TIMEOUT_F0:RW:0:16:=0x0000
#define               DENALI_CTL_334_DATA 0x00000000 // WRLVL_NORM_THRESHOLD_F1:RW:16:16:=0x0000 WRLVL_DFI_PROMOTE_THRESHOLD_F0:RW:0:16:=0x0000
#define               DENALI_CTL_335_DATA 0x00000000 // WRLVL_TIMEOUT_F1:RW:16:16:=0x0000 WRLVL_HIGH_THRESHOLD_F1:RW:0:16:=0x0000
#define               DENALI_CTL_336_DATA 0x00000000 // WRLVL_DFI_PROMOTE_THRESHOLD_F1:RW:16:16:=0x0000 WRLVL_SW_PROMOTE_THRESHOLD_F1:RW:0:16:=0x0000
#define               DENALI_CTL_337_DATA 0x00000000 // WRLVL_HIGH_THRESHOLD_F2:RW:16:16:=0x0000 WRLVL_NORM_THRESHOLD_F2:RW:0:16:=0x0000
#define               DENALI_CTL_338_DATA 0x00000000 // WRLVL_SW_PROMOTE_THRESHOLD_F2:RW:16:16:=0x0000 WRLVL_TIMEOUT_F2:RW:0:16:=0x0000
#define               DENALI_CTL_339_DATA 0x00000000 // RDLVL_GATE_REQ:WR:24:1:=0x00 RDLVL_REQ:WR:16:1:=0x00 WRLVL_DFI_PROMOTE_THRESHOLD_F2:RW:0:16:=0x0000
#define               DENALI_CTL_340_DATA 0x01000000 // DFI_PHY_RDLVL_MODE:RW:24:1:=0x01 RDLVL_GATE_SEQ_EN:RW:16:4:=0x00 RDLVL_SEQ_EN:RW:8:4:=0x00 RDLVL_CS:RW:0:1:=0x00
#define               DENALI_CTL_341_DATA 0x00000001 // RDLVL_GATE_PERIODIC:RW:24:1:=0x00 RDLVL_ON_SREF_EXIT:RW:16:1:=0x00 RDLVL_PERIODIC:RW:8:1:=0x00 DFI_PHY_RDLVL_GATE_MODE:RW:0:1:=0x01
#define               DENALI_CTL_342_DATA 0x00010100 // RESERVED:RW:24:1:=0x00 RDLVL_GATE_AREF_EN:RW:16:1:=0x01 RDLVL_AREF_EN:RW:8:1:=0x01 RDLVL_GATE_ON_SREF_EXIT:RW:0:1:=0x00
#define               DENALI_CTL_343_DATA 0x03030000 // RDLVL_GATE_CS_MAP:RW:24:2:=0x03 RDLVL_CS_MAP:RW:16:2:=0x03 RDLVL_GATE_ROTATE:RW:8:1:=0x00 RDLVL_ROTATE:RW:0:1:=0x00
#define               DENALI_CTL_344_DATA 0x00000000 // RDLVL_HIGH_THRESHOLD_F0:RW:16:16:=0x0000 RDLVL_NORM_THRESHOLD_F0:RW:0:16:=0x0000
#define               DENALI_CTL_345_DATA 0x00000000 // RDLVL_SW_PROMOTE_THRESHOLD_F0:RW:16:16:=0x0000 RDLVL_TIMEOUT_F0:RW:0:16:=0x0000
#define               DENALI_CTL_346_DATA 0x00000000 // RDLVL_GATE_NORM_THRESHOLD_F0:RW:16:16:=0x0000 RDLVL_DFI_PROMOTE_THRESHOLD_F0:RW:0:16:=0x0000
#define               DENALI_CTL_347_DATA 0x00000000 // RDLVL_GATE_TIMEOUT_F0:RW:16:16:=0x0000 RDLVL_GATE_HIGH_THRESHOLD_F0:RW:0:16:=0x0000
#define               DENALI_CTL_348_DATA 0x00000000 // RDLVL_GATE_DFI_PROMOTE_THRESHOLD_F0:RW:16:16:=0x0000 RDLVL_GATE_SW_PROMOTE_THRESHOLD_F0:RW:0:16:=0x0000
#define               DENALI_CTL_349_DATA 0x00000000 // RDLVL_HIGH_THRESHOLD_F1:RW:16:16:=0x0000 RDLVL_NORM_THRESHOLD_F1:RW:0:16:=0x0000
#define               DENALI_CTL_350_DATA 0x00000000 // RDLVL_SW_PROMOTE_THRESHOLD_F1:RW:16:16:=0x0000 RDLVL_TIMEOUT_F1:RW:0:16:=0x0000
#define               DENALI_CTL_351_DATA 0x00000000 // RDLVL_GATE_NORM_THRESHOLD_F1:RW:16:16:=0x0000 RDLVL_DFI_PROMOTE_THRESHOLD_F1:RW:0:16:=0x0000
#define               DENALI_CTL_352_DATA 0x00000000 // RDLVL_GATE_TIMEOUT_F1:RW:16:16:=0x0000 RDLVL_GATE_HIGH_THRESHOLD_F1:RW:0:16:=0x0000
#define               DENALI_CTL_353_DATA 0x00000000 // RDLVL_GATE_DFI_PROMOTE_THRESHOLD_F1:RW:16:16:=0x0000 RDLVL_GATE_SW_PROMOTE_THRESHOLD_F1:RW:0:16:=0x0000
#define               DENALI_CTL_354_DATA 0x00000000 // RDLVL_HIGH_THRESHOLD_F2:RW:16:16:=0x0000 RDLVL_NORM_THRESHOLD_F2:RW:0:16:=0x0000
#define               DENALI_CTL_355_DATA 0x00000000 // RDLVL_SW_PROMOTE_THRESHOLD_F2:RW:16:16:=0x0000 RDLVL_TIMEOUT_F2:RW:0:16:=0x0000
#define               DENALI_CTL_356_DATA 0x00000000 // RDLVL_GATE_NORM_THRESHOLD_F2:RW:16:16:=0x0000 RDLVL_DFI_PROMOTE_THRESHOLD_F2:RW:0:16:=0x0000
#define               DENALI_CTL_357_DATA 0x00000000 // RDLVL_GATE_TIMEOUT_F2:RW:16:16:=0x0000 RDLVL_GATE_HIGH_THRESHOLD_F2:RW:0:16:=0x0000
#define               DENALI_CTL_358_DATA 0x00000000 // RDLVL_GATE_DFI_PROMOTE_THRESHOLD_F2:RW:16:16:=0x0000 RDLVL_GATE_SW_PROMOTE_THRESHOLD_F2:RW:0:16:=0x0000
#define               DENALI_CTL_359_DATA 0x00000000 // CALVL_CS:RW:8:1:=0x00 CALVL_REQ:WR:0:1:=0x00
#define               DENALI_CTL_360_DATA 0x000556aa // CALVL_PAT_0:RW:0:20:=0x0556aa
#define               DENALI_CTL_361_DATA 0x000aaaaa // CALVL_BG_PAT_0:RW:0:20:=0x0aaaaa
#define               DENALI_CTL_362_DATA 0x000aa955 // CALVL_PAT_1:RW:0:20:=0x0aa955
#define               DENALI_CTL_363_DATA 0x00055555 // CALVL_BG_PAT_1:RW:0:20:=0x055555
#define               DENALI_CTL_364_DATA 0x000b3133 // CALVL_PAT_2:RW:0:20:=0x0b3133
#define               DENALI_CTL_365_DATA 0x0004cd33 // CALVL_BG_PAT_2:RW:0:20:=0x04cd33
#define               DENALI_CTL_366_DATA 0x0004cecc // CALVL_PAT_3:RW:0:20:=0x04cecc
#define               DENALI_CTL_367_DATA 0x000b32cc // RESERVED:RW:24:1:=0x00 CALVL_BG_PAT_3:RW:0:20:=0x0b32cc
#define               DENALI_CTL_368_DATA 0x00010300 // CALVL_PERIODIC:RW:24:1:=0x00 DFI_PHY_CALVL_MODE:RW:16:1:=0x01 CALVL_SEQ_EN:RW:8:2:=0x03 RESERVED:RW:0:4:=0x00
#define               DENALI_CTL_369_DATA 0x03000100 // CALVL_CS_MAP:RW:24:2:=0x03 CALVL_ROTATE:RW:16:1:=0x00 CALVL_AREF_EN:RW:8:1:=0x01 CALVL_ON_SREF_EXIT:RW:0:1:=0x00
#define               DENALI_CTL_370_DATA 0x00000000 // CALVL_HIGH_THRESHOLD_F0:RW:16:16:=0x0000 CALVL_NORM_THRESHOLD_F0:RW:0:16:=0x0000
#define               DENALI_CTL_371_DATA 0x00000000 // CALVL_SW_PROMOTE_THRESHOLD_F0:RW:16:16:=0x0000 CALVL_TIMEOUT_F0:RW:0:16:=0x0000
#define               DENALI_CTL_372_DATA 0x00000000 // CALVL_NORM_THRESHOLD_F1:RW:16:16:=0x0000 CALVL_DFI_PROMOTE_THRESHOLD_F0:RW:0:16:=0x0000
#define               DENALI_CTL_373_DATA 0x00000000 // CALVL_TIMEOUT_F1:RW:16:16:=0x0000 CALVL_HIGH_THRESHOLD_F1:RW:0:16:=0x0000
#define               DENALI_CTL_374_DATA 0x00000000 // CALVL_DFI_PROMOTE_THRESHOLD_F1:RW:16:16:=0x0000 CALVL_SW_PROMOTE_THRESHOLD_F1:RW:0:16:=0x0000
#define               DENALI_CTL_375_DATA 0x00000000 // CALVL_HIGH_THRESHOLD_F2:RW:16:16:=0x0000 CALVL_NORM_THRESHOLD_F2:RW:0:16:=0x0000
#define               DENALI_CTL_376_DATA 0x00000000 // CALVL_SW_PROMOTE_THRESHOLD_F2:RW:16:16:=0x0000 CALVL_TIMEOUT_F2:RW:0:16:=0x0000
#define               DENALI_CTL_377_DATA 0x00010000 // AXI0_FIXED_PORT_PRIORITY_ENABLE:RW:24:1:=0x00 AXI0_ALL_STROBES_USED_ENABLE:RW:16:1:=0x00 CALVL_DFI_PROMOTE_THRESHOLD_F2:RW:0:16:=0x0000
#define               DENALI_CTL_378_DATA 0x00000404 // AXI0_W_PRIORITY:RW:8:3:=0x04 AXI0_R_PRIORITY:RW:0:3:=0x04
#define               DENALI_CTL_379_DATA 0x00000000 // PARITY_ERROR_ADDRESS:RD:0:35:=0x00000000
#define               DENALI_CTL_380_DATA 0x00000000 // PARITY_ERROR_BUS_CHANNEL:RD:16:13:=0x0000 PARITY_ERROR_MASTER_ID:RD:8:6:=0x00 PARITY_ERROR_ADDRESS:RD:0:35:=0x00
#define               DENALI_CTL_381_DATA 0x00000000 // PARITY_ERROR_WRITE_DATA:RD:0:128:=0x00000000
#define               DENALI_CTL_382_DATA 0x00000000 // PARITY_ERROR_WRITE_DATA:RD:0:128:=0x00000000
#define               DENALI_CTL_383_DATA 0x00000000 // PARITY_ERROR_WRITE_DATA:RD:0:128:=0x00000000
#define               DENALI_CTL_384_DATA 0x00000000 // PARITY_ERROR_WRITE_DATA:RD:0:128:=0x00000000
#define               DENALI_CTL_385_DATA 0x00000000 // MEM_RST_VALID:RD:24:1:=0x00 CKE_STATUS:RD:16:2:=0x00 PARITY_ERROR_WRITE_DATA_PARITY_VECTOR:RD:0:16:=0x0000
#define               DENALI_CTL_386_DATA 0x00000000 // TDFI_PHY_WRLAT:RD:24:7:=0x00 DLL_RST_ADJ_DLY:RW:16:8:=0x00 DLL_RST_DELAY:RW:0:16:=0x0000
#define               DENALI_CTL_387_DATA 0x3a3a1b00 // TDFI_PHY_RDLAT_F2:RW_D:24:7:=0x3a TDFI_PHY_RDLAT_F1:RW_D:16:7:=0x3a TDFI_PHY_RDLAT_F0:RW_D:8:7:=0x1b UPDATE_ERROR_STATUS:RD:0:7:=0x00
#define               DENALI_CTL_388_DATA 0x000a0000 // TDFI_CTRLUPD_MIN:RW:16:8:=0x0a DRAM_CLK_DISABLE:RW:8:2:=0x00 TDFI_RDDATA_EN:RD:0:7:=0x00
#define               DENALI_CTL_389_DATA 0x00000176 // TDFI_CTRLUPD_MAX_F0:RW:0:21:=0x000176
#define               DENALI_CTL_390_DATA 0x00000200 // TDFI_PHYUPD_TYPE0_F0:RW:0:32:=0x00000200
#define               DENALI_CTL_391_DATA 0x00000200 // TDFI_PHYUPD_TYPE1_F0:RW:0:32:=0x00000200
#define               DENALI_CTL_392_DATA 0x00000200 // TDFI_PHYUPD_TYPE2_F0:RW:0:32:=0x00000200
#define               DENALI_CTL_393_DATA 0x00000200 // TDFI_PHYUPD_TYPE3_F0:RW:0:32:=0x00000200
#define               DENALI_CTL_394_DATA 0x00000462 // TDFI_PHYUPD_RESP_F0:RW:0:23:=0x000462
#define               DENALI_CTL_395_DATA 0x00000e9c // TDFI_CTRLUPD_INTERVAL_F0:RW:0:32:=0x00000e9c
#define               DENALI_CTL_396_DATA 0x00000204 // WRLAT_ADJ_F0:RW:8:7:=0x02 RDLAT_ADJ_F0:RW:0:7:=0x04
#define               DENALI_CTL_397_DATA 0x000040e6 // TDFI_CTRLUPD_MAX_F1:RW:0:21:=0x0040e6
#define               DENALI_CTL_398_DATA 0x00000200 // TDFI_PHYUPD_TYPE0_F1:RW:0:32:=0x00000200
#define               DENALI_CTL_399_DATA 0x00000200 // TDFI_PHYUPD_TYPE1_F1:RW:0:32:=0x00000200
#define               DENALI_CTL_400_DATA 0x00000200 // TDFI_PHYUPD_TYPE2_F1:RW:0:32:=0x00000200
#define               DENALI_CTL_401_DATA 0x00000200 // TDFI_PHYUPD_TYPE3_F1:RW:0:32:=0x00000200
#define               DENALI_CTL_402_DATA 0x0000c2b2 // TDFI_PHYUPD_RESP_F1:RW:0:23:=0x00c2b2
#define               DENALI_CTL_403_DATA 0x000288fc // TDFI_CTRLUPD_INTERVAL_F1:RW:0:32:=0x000288fc
#define               DENALI_CTL_404_DATA 0x00000e15 // WRLAT_ADJ_F1:RW:8:7:=0x0e RDLAT_ADJ_F1:RW:0:7:=0x15
#define               DENALI_CTL_405_DATA 0x000040e6 // TDFI_CTRLUPD_MAX_F2:RW:0:21:=0x0040e6
#define               DENALI_CTL_406_DATA 0x00000200 // TDFI_PHYUPD_TYPE0_F2:RW:0:32:=0x00000200
#define               DENALI_CTL_407_DATA 0x00000200 // TDFI_PHYUPD_TYPE1_F2:RW:0:32:=0x00000200
#define               DENALI_CTL_408_DATA 0x00000200 // TDFI_PHYUPD_TYPE2_F2:RW:0:32:=0x00000200
#define               DENALI_CTL_409_DATA 0x00000200 // TDFI_PHYUPD_TYPE3_F2:RW:0:32:=0x00000200
#define               DENALI_CTL_410_DATA 0x0000c2b2 // TDFI_PHYUPD_RESP_F2:RW:0:23:=0x00c2b2
#define               DENALI_CTL_411_DATA 0x000288fc // TDFI_CTRLUPD_INTERVAL_F2:RW:0:32:=0x000288fc
#define               DENALI_CTL_412_DATA 0x02020e15 // TDFI_CTRL_DELAY_F1:RW_D:24:4:=0x02 TDFI_CTRL_DELAY_F0:RW_D:16:4:=0x02 WRLAT_ADJ_F2:RW:8:7:=0x0e RDLAT_ADJ_F2:RW:0:7:=0x15
#define               DENALI_CTL_413_DATA 0x03030202 // TDFI_WRLVL_EN:RW:24:8:=0x03 TDFI_DRAM_CLK_ENABLE:RW:16:4:=0x03 TDFI_DRAM_CLK_DISABLE:RW:8:4:=0x02 TDFI_CTRL_DELAY_F2:RW_D:0:4:=0x02
#define               DENALI_CTL_414_DATA 0x00000022 // TDFI_WRLVL_WW:RW:0:10:=0x0022
#define               DENALI_CTL_415_DATA 0x00000000 // TDFI_WRLVL_RESP:RW:0:32:=0x00000000
#define               DENALI_CTL_416_DATA 0x00000000 // TDFI_WRLVL_MAX:RW:0:32:=0x00000000
#define               DENALI_CTL_417_DATA 0x00001403 // TDFI_RDLVL_RR:RW:8:10:=0x0014 TDFI_RDLVL_EN:RW:0:8:=0x03
#define               DENALI_CTL_418_DATA 0x000007d0 // TDFI_RDLVL_RESP:RW:0:32:=0x000007d0
#define               DENALI_CTL_419_DATA 0x00000000 // RDLVL_GATE_EN:RW:16:1:=0x00 RDLVL_EN:RW:8:1:=0x00 RDLVL_RESP_MASK:RW:0:8:=0x00
#define               DENALI_CTL_420_DATA 0x00000000 // TDFI_RDLVL_MAX:RW:0:32:=0x00000000
#define               DENALI_CTL_421_DATA 0x00030000 // TDFI_CALVL_EN:RW:16:8:=0x03 RDLVL_GATE_ERROR_STATUS:RD:8:3:=0x00 RDLVL_ERROR_STATUS:RD:0:3:=0x00
#define               DENALI_CTL_422_DATA 0x0006001e // TDFI_CALVL_CAPTURE_F0:RW:16:10:=0x0006 TDFI_CALVL_CC_F0:RW:0:10:=0x001e
#define               DENALI_CTL_423_DATA 0x001b0033 // TDFI_CALVL_CAPTURE_F1:RW:16:10:=0x001b TDFI_CALVL_CC_F1:RW:0:10:=0x0033
#define               DENALI_CTL_424_DATA 0x001b0033 // TDFI_CALVL_CAPTURE_F2:RW:16:10:=0x001b TDFI_CALVL_CC_F2:RW:0:10:=0x0033
#define               DENALI_CTL_425_DATA 0x00000000 // TDFI_CALVL_RESP:RW:0:32:=0x00000000
#define               DENALI_CTL_426_DATA 0x00000000 // TDFI_CALVL_MAX:RW:0:32:=0x00000000
#define               DENALI_CTL_427_DATA 0x02000000 // TDFI_PHY_WRDATA_F0:RW:24:3:=0x02 CALVL_ERROR_STATUS:RD:16:4:=0x00 CALVL_EN:RW:8:1:=0x00 CALVL_RESP_MASK:RW:0:1:=0x00
#define               DENALI_CTL_428_DATA 0x01000404 // TDFI_WRCSLAT_F0:RW:24:7:=0x01 TDFI_RDCSLAT_F0:RW:16:7:=0x00 TDFI_PHY_WRDATA_F2:RW:8:3:=0x04 TDFI_PHY_WRDATA_F1:RW:0:3:=0x04
#define               DENALI_CTL_429_DATA 0x0b1e0b1e // TDFI_WRCSLAT_F2:RW:24:7:=0x0b TDFI_RDCSLAT_F2:RW:16:7:=0x1e TDFI_WRCSLAT_F1:RW:8:7:=0x0b TDFI_RDCSLAT_F1:RW:0:7:=0x1e
#define               DENALI_CTL_430_DATA 0x00000105 // BL_ON_FLY_ENABLE:RW_D:24:1:=0x00 DISABLE_MEMORY_MASKED_WRITE:RW_D:16:1:=0x01 EN_1T_TIMING:RW:8:1:=0x01 TDFI_WRDATA_DELAY:RW:0:8:=0x05
#define               DENALI_CTL_431_DATA 0x00010101 // RESERVED:RW_D:24:3:=0x00 RESERVED:RW_D:16:3:=0x01 RESERVED:RW_D:8:3:=0x01 RESERVED:RW_D:0:1:=0x01
#define               DENALI_CTL_432_DATA 0x00010101 // RESERVED:RW_D:24:4:=0x00 RESERVED:RW_D:16:3:=0x01 RESERVED:RW_D:8:3:=0x01 RESERVED:RW_D:0:3:=0x01
#define               DENALI_CTL_433_DATA 0x00010001 // RESERVED:RW_D:24:4:=0x00 RESERVED:RW_D:16:4:=0x01 RESERVED:RW_D:8:4:=0x00 RESERVED:RW_D:0:4:=0x01
#define               DENALI_CTL_434_DATA 0x00000101 // RESERVED:RW_D:24:4:=0x00 RESERVED:RW_D:16:4:=0x00 RESERVED:RW_D:8:4:=0x01 RESERVED:RW_D:0:4:=0x01
#define               DENALI_CTL_435_DATA 0x02000201 // RESERVED:RW_D:24:4:=0x02 RESERVED:RW_D:16:4:=0x00 RESERVED:RW_D:8:4:=0x02 RESERVED:RW_D:0:4:=0x01
#define               DENALI_CTL_436_DATA 0x02010000 // RESERVED:RW_D:24:4:=0x02 RESERVED:RW_D:16:4:=0x01 RESERVED:RW_D:8:4:=0x00 RESERVED:RW_D:0:4:=0x00
#define               DENALI_CTL_437_DATA 0x00000200 // GLOBAL_ERROR_INFO:RW+:24:8:=0x00 RESERVED:RW_D:16:4:=0x00 RESERVED:RW_D:8:4:=0x02 RESERVED:RW_D:0:4:=0x00
#define               DENALI_CTL_438_DATA 0x28060000 // NWR_F1:RW:24:8:=0x28 NWR_F0:RW:16:8:=0x06 AXI_PARITY_ERROR_STATUS:RD:8:2:=0x00 GLOBAL_ERROR_MASK:RW:0:8:=0x00
#define               DENALI_CTL_439_DATA 0x00000128 // REGPORT_PARAM_PARITY_PROTECTION_STATUS:RD:16:5:=0x00 RESERVED:RW_D:8:1:=0x01 NWR_F2:RW:0:8:=0x28
#define               DENALI_CTL_440_DATA 0xffffffff // MC_PARITY_INJECTION_BYTE_ENABLE:RW:0:64:=0xFFFFFFFF
#define               DENALI_CTL_441_DATA 0xffffffff // MC_PARITY_INJECTION_BYTE_ENABLE:RW:0:64:=0xFFFFFFFF
#define               DENALI_CTL_442_DATA 0x00000000 // REGPORT_WRITE_PARITY_PROTECTION_EN:RW:24:1:=0x00 REGPORT_WRITEMASK_PARITY_PROTECTION_EN:RW:16:1:=0x00 REGPORT_ADDR_PARITY_PROTECTION_EN:RW:8:1:=0x00 MC_PARITY_ERROR_TYPE:RW:0:1:=0x00
#define               DENALI_CTL_443_DATA 0x00000000 // REGPORT_WRITEMASK_PARITY_PROTECTION_INJECTION_EN:RW:24:1:=0x00 REGPORT_ADDR_PARITY_PROTECTION_INJECTION_EN:RW:16:1:=0x00 PARAMREG_PARITY_PROTECTION_EN:RW:8:1:=0x00 REGPORT_READ_PARITY_PROTECTION_EN:RW:0:1:=0x00
#define               DENALI_CTL_444_DATA 0x00000000 // PARAMREG_PARITY_PROTECTION_INJECTION_EN:RW:16:1:=0x00 REGPORT_READ_PARITY_PROTECTION_INJECTION_EN:RW:8:1:=0x00 REGPORT_WRITE_PARITY_PROTECTION_INJECTION_EN:RW:0:1:=0x00
#define               DENALI_CTL_445_DATA 0x00000000 // RESERVED:RD:0:67:=0x00000000
#define               DENALI_CTL_446_DATA 0x00000000 // RESERVED:RD:0:67:=0x00000000
#define               DENALI_CTL_447_DATA 0x00000000 // PORT_TO_CORE_PROTECTION_EN:RW:8:1:=0x00 RESERVED:RD:0:67:=0x00
#define               DENALI_CTL_448_DATA 0x00000000 // PORT_TO_CORE_PROTECTION_INJECTION_EN:RW:0:67:=0x00000000
#define               DENALI_CTL_449_DATA 0x00000000 // PORT_TO_CORE_PROTECTION_INJECTION_EN:RW:0:67:=0x00000000
#define               DENALI_CTL_450_DATA 0x00000000 // PORT_TO_CORE_PROTECTION_INJECTION_EN:RW:0:67:=0x00
#define               DENALI_CTL_451_DATA 0x00000000 // RESERVED:RD:0:100:=0x00000000
#define               DENALI_CTL_452_DATA 0x00000000 // RESERVED:RD:0:100:=0x00000000
#define               DENALI_CTL_453_DATA 0x00000000 // RESERVED:RD:0:100:=0x00000000
#define               DENALI_CTL_454_DATA 0x00000000 // RESERVED:RD:0:100:=0x00
#define               DENALI_CTL_455_DATA 0x00000000 // PORT_TO_CORE_LR_ERR_INJ_EN:RW:0:100:=0x00000000
#define               DENALI_CTL_456_DATA 0x00000000 // PORT_TO_CORE_LR_ERR_INJ_EN:RW:0:100:=0x00000000
#define               DENALI_CTL_457_DATA 0x00000000 // PORT_TO_CORE_LR_ERR_INJ_EN:RW:0:100:=0x00000000
#define               DENALI_CTL_458_DATA 0x00000000 // PORT_TO_CORE_LR_ERR_INJ_EN:RW:0:100:=0x00
