// Seed: 2022450613
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = id_2;
endmodule
module module_1 #(
    parameter id_6 = 32'd19
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout tri0 id_13;
  input wire id_12;
  inout wire id_11;
  inout logic [7:0] id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire _id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_13 = 1;
  assign id_10[id_6] = -1;
  module_0 modCall_1 (
      id_12,
      id_4,
      id_4,
      id_4,
      id_14,
      id_13,
      id_9
  );
  assign id_10 = id_14;
  logic id_15;
  wire  id_16;
endmodule
