#! /home/lrocarom/Documents/MASTER_HPC/Q1/PROCESSOR_ARCHITECTURE/PRACTIQUES/iverilog_v12_0/install/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-68-g1fdeb7b98)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/lrocarom/Documents/MASTER_HPC/Q1/PROCESSOR_ARCHITECTURE/PRACTIQUES/iverilog_v12_0/install/lib/ivl/system.vpi";
:vpi_module "/home/lrocarom/Documents/MASTER_HPC/Q1/PROCESSOR_ARCHITECTURE/PRACTIQUES/iverilog_v12_0/install/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/lrocarom/Documents/MASTER_HPC/Q1/PROCESSOR_ARCHITECTURE/PRACTIQUES/iverilog_v12_0/install/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/lrocarom/Documents/MASTER_HPC/Q1/PROCESSOR_ARCHITECTURE/PRACTIQUES/iverilog_v12_0/install/lib/ivl/v2005_math.vpi";
:vpi_module "/home/lrocarom/Documents/MASTER_HPC/Q1/PROCESSOR_ARCHITECTURE/PRACTIQUES/iverilog_v12_0/install/lib/ivl/va_math.vpi";
S_0xbe3f390 .scope module, "tb_cpu" "tb_cpu" 2 3;
 .timescale -9 -12;
v0xbea0040_0 .var "clk", 0 0;
v0xbea00e0_0 .var "reset", 0 0;
S_0xbe4a780 .scope module, "mycpu" "cpu" 2 9, 3 3 0, S_0xbe3f390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0xbe9ebd0_0 .var "adress_data", 31 0;
v0xbe9ece0_0 .net "alu_operation_write_register", 0 0, L_0xbea0ad0;  1 drivers
v0xbe9edb0_0 .net "alu_output", 31 0, v0xbe99ba0_0;  1 drivers
v0xbe9eeb0_0 .net "alu_type", 3 0, v0xbe9a870_0;  1 drivers
v0xbe9efa0_0 .net "branch", 0 0, L_0xbea09e0;  1 drivers
o0x7f40736a5b88 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0xbe9f0e0_0 .net "branch_target", 31 0, o0x7f40736a5b88;  0 drivers
v0xbe9f180_0 .net "clk", 0 0, v0xbea0040_0;  1 drivers
v0xbe9f220_0 .net "data_register_a", 31 0, L_0xbea1260;  1 drivers
v0xbe9f310_0 .net "data_register_b", 31 0, L_0xbea15d0;  1 drivers
v0xbe9f3b0_0 .net "data_register_d", 31 0, L_0xbea18a0;  1 drivers
v0xbe9f4c0_0 .net "instruction", 31 0, L_0xbea04d0;  1 drivers
v0xbe9f5d0_0 .net "mem_read_word", 0 0, L_0xbea0c60;  1 drivers
v0xbe9f670_0 .net "mem_write_word", 0 0, L_0xbea0940;  1 drivers
v0xbe9f760_0 .net "memory_data", 31 0, L_0xbea1c80;  1 drivers
v0xbe9f800_0 .var "new_register_data", 31 0;
v0xbe9f8a0_0 .net "offset", 12 0, L_0xbea08a0;  1 drivers
v0xbe9f940_0 .net "opcode", 3 0, L_0xbea0590;  1 drivers
v0xbe9fa30_0 .net "program_counter", 31 0, v0xbe9cee0_0;  1 drivers
v0xbe9fb40_0 .net "reg_a", 4 0, L_0xbea0800;  1 drivers
v0xbe9fc50_0 .net "reg_b", 4 0, L_0xbea0760;  1 drivers
v0xbe9fd60_0 .net "reg_d", 4 0, L_0xbea06c0;  1 drivers
v0xbe9fe70_0 .net "reg_write", 0 0, L_0xbea0fc0;  1 drivers
v0xbe9ff60_0 .net "reset", 0 0, v0xbea00e0_0;  1 drivers
E_0xbe3a5d0 .event anyedge, v0xbe9a9d0_0, v0xbe9c070_0, v0xbe9a720_0, v0xbe99ba0_0;
E_0xbe7e8c0 .event anyedge, v0xbe99ae0_0;
S_0xbe46620 .scope module, "alu" "alu" 3 70, 4 4 0, S_0xbe4a780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_a";
    .port_info 1 /INPUT 32 "reg_b";
    .port_info 2 /INPUT 4 "alu_ctrl";
    .port_info 3 /OUTPUT 32 "result_value";
v0xbe7f5d0_0 .net "alu_ctrl", 3 0, v0xbe9a870_0;  alias, 1 drivers
v0xbe99a00_0 .net "reg_a", 31 0, L_0xbea1260;  alias, 1 drivers
v0xbe99ae0_0 .net "reg_b", 31 0, L_0xbea15d0;  alias, 1 drivers
v0xbe99ba0_0 .var "result_value", 31 0;
E_0xbe7eb30 .event anyedge, v0xbe7f5d0_0, v0xbe99a00_0, v0xbe99ae0_0;
S_0xbe99d00 .scope module, "control" "control_module" 3 52, 5 2 0, S_0xbe4a780;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "alu_operation";
    .port_info 2 /OUTPUT 4 "alu_operation_type";
    .port_info 3 /OUTPUT 1 "write_register";
    .port_info 4 /OUTPUT 1 "load_word_memory";
    .port_info 5 /OUTPUT 1 "store_word_memory";
    .port_info 6 /OUTPUT 1 "branch";
L_0xbea0fc0 .functor OR 1, L_0xbea0da0, L_0xbea0e90, C4<0>, C4<0>;
L_0x7f40731c5060 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0xbe9a010_0 .net/2u *"_ivl_0", 3 0, L_0x7f40731c5060;  1 drivers
L_0x7f40731c5138 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0xbe9a110_0 .net/2u *"_ivl_12", 3 0, L_0x7f40731c5138;  1 drivers
L_0x7f40731c5180 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xbe9a1f0_0 .net/2u *"_ivl_16", 3 0, L_0x7f40731c5180;  1 drivers
v0xbe9a2b0_0 .net *"_ivl_18", 0 0, L_0xbea0da0;  1 drivers
L_0x7f40731c51c8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0xbe9a370_0 .net/2u *"_ivl_20", 3 0, L_0x7f40731c51c8;  1 drivers
v0xbe9a4a0_0 .net *"_ivl_22", 0 0, L_0xbea0e90;  1 drivers
L_0x7f40731c50a8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0xbe9a560_0 .net/2u *"_ivl_4", 3 0, L_0x7f40731c50a8;  1 drivers
L_0x7f40731c50f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xbe9a640_0 .net/2u *"_ivl_8", 3 0, L_0x7f40731c50f0;  1 drivers
v0xbe9a720_0 .net "alu_operation", 0 0, L_0xbea0ad0;  alias, 1 drivers
v0xbe9a870_0 .var "alu_operation_type", 3 0;
v0xbe9a930_0 .net "branch", 0 0, L_0xbea09e0;  alias, 1 drivers
v0xbe9a9d0_0 .net "load_word_memory", 0 0, L_0xbea0c60;  alias, 1 drivers
v0xbe9aa90_0 .net "opcode", 3 0, L_0xbea0590;  alias, 1 drivers
v0xbe9ab70_0 .net "store_word_memory", 0 0, L_0xbea0940;  alias, 1 drivers
v0xbe9ac30_0 .net "write_register", 0 0, L_0xbea0fc0;  alias, 1 drivers
E_0xbe7ea70 .event anyedge, v0xbe9aa90_0;
L_0xbea0940 .cmp/eq 4, L_0xbea0590, L_0x7f40731c5060;
L_0xbea09e0 .cmp/eq 4, L_0xbea0590, L_0x7f40731c50a8;
L_0xbea0ad0 .cmp/eq 4, L_0xbea0590, L_0x7f40731c50f0;
L_0xbea0c60 .cmp/eq 4, L_0xbea0590, L_0x7f40731c5138;
L_0xbea0da0 .cmp/eq 4, L_0xbea0590, L_0x7f40731c5180;
L_0xbea0e90 .cmp/eq 4, L_0xbea0590, L_0x7f40731c51c8;
S_0xbe9add0 .scope module, "decoder" "decode_instruction" 3 45, 6 1 0, S_0xbe4a780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 4 "opcode";
    .port_info 2 /OUTPUT 5 "reg_a";
    .port_info 3 /OUTPUT 5 "reg_b";
    .port_info 4 /OUTPUT 5 "reg_d";
    .port_info 5 /OUTPUT 13 "offset";
v0xbe9b030_0 .net "instruction", 31 0, L_0xbea04d0;  alias, 1 drivers
v0xbe9b110_0 .net "offset", 12 0, L_0xbea08a0;  alias, 1 drivers
v0xbe9b1f0_0 .net "opcode", 3 0, L_0xbea0590;  alias, 1 drivers
v0xbe9b290_0 .net "reg_a", 4 0, L_0xbea0800;  alias, 1 drivers
v0xbe9b350_0 .net "reg_b", 4 0, L_0xbea0760;  alias, 1 drivers
v0xbe9b480_0 .net "reg_d", 4 0, L_0xbea06c0;  alias, 1 drivers
L_0xbea0590 .part L_0xbea04d0, 0, 4;
L_0xbea06c0 .part L_0xbea04d0, 4, 5;
L_0xbea0760 .part L_0xbea04d0, 9, 5;
L_0xbea0800 .part L_0xbea04d0, 14, 5;
L_0xbea08a0 .part L_0xbea04d0, 19, 13;
S_0xbe9b660 .scope module, "mem_data" "data_memory" 3 80, 7 2 0, S_0xbe4a780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "store_instruction";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "data_memory_in";
    .port_info 4 /OUTPUT 32 "data_memory_out";
L_0xbea1c80 .functor BUFZ 32, L_0xbea1960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xbe9b930_0 .net *"_ivl_0", 31 0, L_0xbea1960;  1 drivers
v0xbe9ba30_0 .net *"_ivl_3", 6 0, L_0xbea1a00;  1 drivers
v0xbe9bb10_0 .net *"_ivl_4", 13 0, L_0xbea1af0;  1 drivers
L_0x7f40731c52e8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0xbe9bc00_0 .net *"_ivl_7", 6 0, L_0x7f40731c52e8;  1 drivers
v0xbe9bce0_0 .net "address", 31 0, v0xbe9ebd0_0;  1 drivers
v0xbe9be10_0 .net "clk", 0 0, v0xbea0040_0;  alias, 1 drivers
v0xbe9bed0 .array "data_mem", 4096 0, 31 0;
v0xbe9bf90_0 .net "data_memory_in", 31 0, L_0xbea18a0;  alias, 1 drivers
v0xbe9c070_0 .net "data_memory_out", 31 0, L_0xbea1c80;  alias, 1 drivers
v0xbe9c1e0_0 .net "store_instruction", 0 0, L_0xbea0940;  alias, 1 drivers
E_0xbe7ebf0 .event posedge, v0xbe9be10_0;
L_0xbea1960 .array/port v0xbe9bed0, L_0xbea1af0;
L_0xbea1a00 .part v0xbe9ebd0_0, 0, 7;
L_0xbea1af0 .concat [ 7 7 0 0], L_0xbea1a00, L_0x7f40731c52e8;
S_0xbe9c330 .scope module, "memory_ins" "instruction_memory" 3 42, 8 2 0, S_0xbe4a780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "program_counter";
    .port_info 1 /OUTPUT 32 "instruction_out";
L_0xbea04d0 .functor BUFZ 32, L_0xbea01a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xbe9c580_0 .net *"_ivl_0", 31 0, L_0xbea01a0;  1 drivers
v0xbe9c680_0 .net *"_ivl_3", 7 0, L_0xbea0260;  1 drivers
v0xbe9c760_0 .net *"_ivl_4", 9 0, L_0xbea0390;  1 drivers
L_0x7f40731c5018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xbe9c820_0 .net *"_ivl_7", 1 0, L_0x7f40731c5018;  1 drivers
v0xbe9c900 .array "instr_mem", 255 0, 31 0;
v0xbe9ca10_0 .net "instruction_out", 31 0, L_0xbea04d0;  alias, 1 drivers
v0xbe9cad0_0 .net "program_counter", 31 0, v0xbe9cee0_0;  alias, 1 drivers
L_0xbea01a0 .array/port v0xbe9c900, L_0xbea0390;
L_0xbea0260 .part v0xbe9cee0_0, 2, 8;
L_0xbea0390 .concat [ 8 2 0 0], L_0xbea0260, L_0x7f40731c5018;
S_0xbe9cbf0 .scope module, "pc" "m_program_counter" 3 34, 9 1 0, S_0xbe4a780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "branch_target";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "pc_out";
v0xbe9cee0_0 .var "PC_reg", 31 0;
v0xbe9cfe0_0 .net "branch", 0 0, L_0xbea09e0;  alias, 1 drivers
v0xbe9d0d0_0 .net "branch_target", 31 0, o0x7f40736a5b88;  alias, 0 drivers
v0xbe9d1a0_0 .net "clk", 0 0, v0xbea0040_0;  alias, 1 drivers
v0xbe9d270_0 .net "pc_out", 31 0, v0xbe9cee0_0;  alias, 1 drivers
v0xbe9d360_0 .net "reset", 0 0, v0xbea00e0_0;  alias, 1 drivers
E_0xbe9ce80 .event posedge, v0xbe9d360_0, v0xbe9be10_0;
S_0xbe9d4b0 .scope module, "register_table" "register_table" 3 60, 10 2 0, S_0xbe4a780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "register_a";
    .port_info 3 /INPUT 5 "register_b";
    .port_info 4 /INPUT 5 "register_d";
    .port_info 5 /INPUT 32 "data_register_d_in";
    .port_info 6 /INPUT 1 "write_register_d";
    .port_info 7 /OUTPUT 32 "data_register_a";
    .port_info 8 /OUTPUT 32 "data_register_b";
    .port_info 9 /OUTPUT 32 "data_register_d_out";
L_0xbea1260 .functor BUFZ 32, L_0xbea10d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xbea15d0 .functor BUFZ 32, L_0xbea1320, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xbea18a0 .functor BUFZ 32, L_0xbea1640, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xbe9d860_0 .net *"_ivl_0", 31 0, L_0xbea10d0;  1 drivers
v0xbe9d960_0 .net *"_ivl_10", 6 0, L_0xbea13c0;  1 drivers
L_0x7f40731c5258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xbe9da40_0 .net *"_ivl_13", 1 0, L_0x7f40731c5258;  1 drivers
v0xbe9db00_0 .net *"_ivl_16", 31 0, L_0xbea1640;  1 drivers
v0xbe9dbe0_0 .net *"_ivl_18", 6 0, L_0xbea16e0;  1 drivers
v0xbe9dd10_0 .net *"_ivl_2", 6 0, L_0xbea1170;  1 drivers
L_0x7f40731c52a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xbe9ddf0_0 .net *"_ivl_21", 1 0, L_0x7f40731c52a0;  1 drivers
L_0x7f40731c5210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xbe9ded0_0 .net *"_ivl_5", 1 0, L_0x7f40731c5210;  1 drivers
v0xbe9dfb0_0 .net *"_ivl_8", 31 0, L_0xbea1320;  1 drivers
v0xbe9e120_0 .net "clk", 0 0, v0xbea0040_0;  alias, 1 drivers
v0xbe9e1c0 .array "data_register", 31 0, 31 0;
v0xbe9e280_0 .net "data_register_a", 31 0, L_0xbea1260;  alias, 1 drivers
v0xbe9e340_0 .net "data_register_b", 31 0, L_0xbea15d0;  alias, 1 drivers
v0xbe9e3e0_0 .net "data_register_d_in", 31 0, v0xbe9f800_0;  1 drivers
v0xbe9e4a0_0 .net "data_register_d_out", 31 0, L_0xbea18a0;  alias, 1 drivers
v0xbe9e590_0 .var/i "i", 31 0;
v0xbe9e650_0 .net "register_a", 4 0, L_0xbea0800;  alias, 1 drivers
v0xbe9e740_0 .net "register_b", 4 0, L_0xbea0760;  alias, 1 drivers
v0xbe9e810_0 .net "register_d", 4 0, L_0xbea06c0;  alias, 1 drivers
o0x7f40736a5ee8 .functor BUFZ 1, c4<z>; HiZ drive
v0xbe9e8e0_0 .net "reset", 0 0, o0x7f40736a5ee8;  0 drivers
v0xbe9e980_0 .net "write_register_d", 0 0, L_0xbea0fc0;  alias, 1 drivers
E_0xbe9d7e0/0 .event anyedge, v0xbe9e8e0_0;
E_0xbe9d7e0/1 .event posedge, v0xbe9be10_0;
E_0xbe9d7e0 .event/or E_0xbe9d7e0/0, E_0xbe9d7e0/1;
L_0xbea10d0 .array/port v0xbe9e1c0, L_0xbea1170;
L_0xbea1170 .concat [ 5 2 0 0], L_0xbea0800, L_0x7f40731c5210;
L_0xbea1320 .array/port v0xbe9e1c0, L_0xbea13c0;
L_0xbea13c0 .concat [ 5 2 0 0], L_0xbea0760, L_0x7f40731c5258;
L_0xbea1640 .array/port v0xbe9e1c0, L_0xbea16e0;
L_0xbea16e0 .concat [ 5 2 0 0], L_0xbea06c0, L_0x7f40731c52a0;
    .scope S_0xbe9cbf0;
T_0 ;
    %wait E_0xbe9ce80;
    %load/vec4 v0xbe9d360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xbe9cee0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0xbe9cee0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0xbe9cee0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xbe9c330;
T_1 ;
    %pushi/vec4 17456, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbe9c900, 4, 0;
    %pushi/vec4 34320, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbe9c900, 4, 0;
    %pushi/vec4 1073, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbe9c900, 4, 0;
    %pushi/vec4 34320, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbe9c900, 4, 0;
    %pushi/vec4 1058, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbe9c900, 4, 0;
    %pushi/vec4 1073, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbe9c900, 4, 0;
    %pushi/vec4 1073, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbe9c900, 4, 0;
    %end;
    .thread T_1;
    .scope S_0xbe99d00;
T_2 ;
    %wait E_0xbe7ea70;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xbe9a870_0, 0, 4;
    %load/vec4 v0xbe9aa90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xbe9a870_0, 0, 4;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0xbe9a870_0, 0, 4;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0xbe9a870_0, 0, 4;
    %jmp T_2.4;
T_2.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0xbe9a870_0, 0, 4;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0xbe9d4b0;
T_3 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbe9e1c0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbe9e1c0, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbe9e1c0, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbe9e1c0, 4, 0;
    %end;
    .thread T_3;
    .scope S_0xbe9d4b0;
T_4 ;
    %wait E_0xbe9d7e0;
    %load/vec4 v0xbe9e980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0xbe9e3e0_0;
    %load/vec4 v0xbe9e810_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xbe9e1c0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xbe9e8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xbe9e590_0, 0, 32;
T_4.4 ; Top of for-loop
    %load/vec4 v0xbe9e590_0;
    %cmpi/s 32, 0, 32;
	  %jmp/0xz T_4.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0xbe9e590_0;
    %store/vec4a v0xbe9e1c0, 4, 0;
T_4.6 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xbe9e590_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0xbe9e590_0, 0, 32;
    %jmp T_4.4;
T_4.5 ; for-loop exit label
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xbe46620;
T_5 ;
    %wait E_0xbe7eb30;
    %load/vec4 v0xbe7f5d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xbe99ba0_0, 0, 32;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0xbe99a00_0;
    %load/vec4 v0xbe99ae0_0;
    %add;
    %store/vec4 v0xbe99ba0_0, 0, 32;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0xbe99a00_0;
    %load/vec4 v0xbe99ae0_0;
    %sub;
    %store/vec4 v0xbe99ba0_0, 0, 32;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0xbe99a00_0;
    %load/vec4 v0xbe99ae0_0;
    %and;
    %store/vec4 v0xbe99ba0_0, 0, 32;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0xbe99a00_0;
    %load/vec4 v0xbe99ae0_0;
    %or;
    %store/vec4 v0xbe99ba0_0, 0, 32;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0xbe99a00_0;
    %load/vec4 v0xbe99ae0_0;
    %mul;
    %store/vec4 v0xbe99ba0_0, 0, 32;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xbe9b660;
T_6 ;
    %pushi/vec4 17456, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbe9bed0, 4, 0;
    %pushi/vec4 34320, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbe9bed0, 4, 0;
    %pushi/vec4 17456, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbe9bed0, 4, 0;
    %pushi/vec4 403, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbe9bed0, 4, 0;
    %end;
    .thread T_6;
    .scope S_0xbe9b660;
T_7 ;
    %wait E_0xbe7ebf0;
    %load/vec4 v0xbe9c1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xbe9bf90_0;
    %load/vec4 v0xbe9bce0_0;
    %parti/s 7, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xbe9bed0, 0, 4;
T_7.0 ;
    %load/vec4 v0xbe9c1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %vpi_call 7 25 "$display", "STORING  VALUE %h and mem[%h]", v0xbe9bf90_0, &PV<v0xbe9bce0_0, 0, 7> {0 0 0};
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xbe4a780;
T_8 ;
    %wait E_0xbe7e8c0;
    %load/vec4 v0xbe9f310_0;
    %store/vec4 v0xbe9ebd0_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xbe4a780;
T_9 ;
    %wait E_0xbe3a5d0;
    %load/vec4 v0xbe9f5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0xbe9f760_0;
    %store/vec4 v0xbe9f800_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0xbe9ece0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0xbe9edb0_0;
    %store/vec4 v0xbe9f800_0, 0, 32;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0xbe3f390;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbea0040_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0xbe3f390;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v0xbea0040_0;
    %inv;
    %store/vec4 v0xbea0040_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0xbe3f390;
T_12 ;
    %vpi_call 2 20 "$dumpfile", "build/cpu_wave.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xbe3f390 {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0xbe9bed0, 3> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbea00e0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbea00e0_0, 0, 1;
    %delay 10000, 0;
    %delay 20000, 0;
    %delay 40000, 0;
    %delay 70000, 0;
    %pushi/vec4 20, 0, 32;
T_12.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %subi 1, 0, 32;
    %wait E_0xbe7ebf0;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb/cpu_tb.v";
    "src/cpu.v";
    "src/alu.v";
    "src/control.v";
    "src/decode.v";
    "src/data_memory.v";
    "src/instruction_memory.v";
    "src/fetch.v";
    "src/register_table.v";
