// Seed: 827635646
module module_0 (
    input uwire id_0,
    output tri1 id_1
    , id_10,
    output supply0 id_2,
    input tri1 id_3
    , id_11,
    output wire id_4,
    input tri0 id_5,
    input uwire id_6,
    input tri id_7,
    output wire id_8
);
  wire id_12;
endmodule
macromodule module_1 (
    output tri id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wor id_3,
    output wor id_4,
    output supply0 id_5,
    output supply0 id_6,
    input supply0 id_7,
    output supply1 id_8,
    input supply0 id_9,
    output supply0 id_10,
    output wand id_11,
    input uwire id_12
);
  assign id_0 = id_2;
  parameter id_14 = 1;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_6,
      id_9,
      id_5,
      id_9,
      id_7,
      id_9,
      id_4
  );
  assign modCall_1.id_3 = 0;
  assign id_10 = -1;
endmodule
