===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 42.9972 seconds

  ----Wall Time----  ----Name----
    4.9437 ( 11.5%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    4.0706 (  9.5%)    Parse modules
    0.8422 (  2.0%)    Verify circuit
   22.6495 ( 52.7%)  'firrtl.circuit' Pipeline
    1.7997 (  4.2%)    'firrtl.module' Pipeline
    1.6765 (  3.9%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1232 (  0.3%)      LowerCHIRRTLPass
    0.1357 (  0.3%)    InferWidths
    1.0196 (  2.4%)    InferResets
    0.0586 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1026 (  0.2%)    WireDFT
    0.1054 (  0.2%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.9032 (  2.1%)    LowerFIRRTLTypes
    9.3717 ( 21.8%)    'firrtl.module' Pipeline
    1.0345 (  2.4%)      ExpandWhens
    0.0263 (  0.1%)      RemoveInvalid
    7.7663 ( 18.1%)      Canonicalizer
    0.5445 (  1.3%)      InferReadWrite
    0.7240 (  1.7%)    Inliner
    1.4160 (  3.3%)    IMConstProp
    0.0840 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0814 (  0.2%)    BlackBoxReader
    0.0814 (  0.2%)      (A) circt::firrtl::InstanceGraph
    5.7524 ( 13.4%)    'firrtl.module' Pipeline
    5.7524 ( 13.4%)      Canonicalizer
    0.5581 (  1.3%)    RemoveUnusedPorts
    0.0858 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.5049 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    4.5129 ( 10.5%)  LowerFIRRTLToHW
    0.0815 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    5.0978 ( 11.9%)  'hw.module' Pipeline
    1.0904 (  2.5%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    3.1993 (  7.4%)    Canonicalizer
    0.8081 (  1.9%)    HWCleanup
    0.9936 (  2.3%)  'hw.module' Pipeline
    0.0987 (  0.2%)    HWLegalizeModules
    0.8948 (  2.1%)    PrettifyVerilog
    4.5478 ( 10.6%)  ExportVerilog
    0.0025 (  0.0%)  Rest
   42.9972 (100.0%)  Total

{
  totalTime: 43.023,
  maxMemory: 733343744
}
