Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Mar 10 18:40:13 2018
| Host         : ECTET-1360-02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 31 register/latch pins with no clock driven by root clock pin: design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 31 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -70.438    -1722.488                     28                 1543        0.067        0.000                      0                 1543        9.020        0.000                       0                   722  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -70.438    -1722.488                     28                 1543        0.067        0.000                      0                 1543        9.020        0.000                       0                   722  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           28  Failing Endpoints,  Worst Slack      -70.438ns,  Total Violation    -1722.488ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -70.438ns  (required time - arrival time)
  Source:                 design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        89.984ns  (logic 59.973ns (66.649%)  route 30.011ns (33.351%))
  Logic Levels:           256  (CARRY4=234 DSP48E1=2 LUT1=1 LUT2=3 LUT3=15 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         1.678     2.986    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y38         FDRE                                         r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     3.504 f  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=59, routed)          0.470     3.974    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/slv_reg1[1]
    SLICE_X11Y38         LUT1 (Prop_lut1_I0_O)        0.124     4.098 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_313/O
                         net (fo=1, routed)           0.000     4.098    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_313_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.648 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_264/CO[3]
                         net (fo=1, routed)           0.000     4.648    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_264_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.762 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_216/CO[3]
                         net (fo=1, routed)           0.000     4.762    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_216_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.876 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_163/CO[3]
                         net (fo=1, routed)           0.000     4.876    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_163_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.990 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_105/CO[3]
                         net (fo=1, routed)           0.000     4.990    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_105_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.104 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.104    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_42_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.218 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.218    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_13_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.332 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_1/CO[3]
                         net (fo=32, routed)          1.246     6.578    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig2[28]
    SLICE_X10Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.702 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_347/O
                         net (fo=1, routed)           0.000     6.702    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_347_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.235 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_315/CO[3]
                         net (fo=1, routed)           0.000     7.235    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_315_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.352 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_273/CO[3]
                         net (fo=1, routed)           0.000     7.352    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_273_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.469 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_225/CO[3]
                         net (fo=1, routed)           0.000     7.469    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_225_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.586 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.586    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_172_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.703 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_114/CO[3]
                         net (fo=1, routed)           0.000     7.703    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_114_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.820 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.820    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_51_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.937 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.937    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_20_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.191 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_2/CO[0]
                         net (fo=31, routed)          0.891     9.082    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig2[27]
    SLICE_X8Y39          LUT3 (Prop_lut3_I0_O)        0.367     9.449 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_350/O
                         net (fo=1, routed)           0.000     9.449    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_350_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.982 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_320/CO[3]
                         net (fo=1, routed)           0.000     9.982    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_320_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.099 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_278/CO[3]
                         net (fo=1, routed)           0.000    10.099    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_278_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.216 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_230/CO[3]
                         net (fo=1, routed)           0.000    10.216    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_230_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.333 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.333    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_177_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.450 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_119/CO[3]
                         net (fo=1, routed)           0.000    10.450    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_119_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.567 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    10.567    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_56_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.684 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.684    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_22_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.938 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_3/CO[0]
                         net (fo=31, routed)          0.737    11.675    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig2[26]
    SLICE_X9Y40          LUT3 (Prop_lut3_I0_O)        0.367    12.042 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_353/O
                         net (fo=1, routed)           0.000    12.042    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_353_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.592 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_325/CO[3]
                         net (fo=1, routed)           0.000    12.592    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_325_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.706 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_283/CO[3]
                         net (fo=1, routed)           0.000    12.706    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_283_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.820 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_235/CO[3]
                         net (fo=1, routed)           0.000    12.820    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_235_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.934 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_182/CO[3]
                         net (fo=1, routed)           0.000    12.934    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_182_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.048 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.048    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_124_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.162 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    13.162    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_61_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.276 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.276    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_24_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.547 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_4/CO[0]
                         net (fo=31, routed)          0.868    14.415    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig2[25]
    SLICE_X12Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.259 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_330/CO[3]
                         net (fo=1, routed)           0.000    15.259    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_330_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.376 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.376    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_288_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.493 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_240/CO[3]
                         net (fo=1, routed)           0.000    15.493    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_240_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.610 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.610    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_187_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.727 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.727    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_129_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.844 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_66/CO[3]
                         net (fo=1, routed)           0.000    15.844    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_66_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.961 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.961    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_26_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.215 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_5/CO[0]
                         net (fo=31, routed)          0.809    17.025    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig2[24]
    SLICE_X13Y46         LUT3 (Prop_lut3_I0_O)        0.367    17.392 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_359/O
                         net (fo=1, routed)           0.000    17.392    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_359_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.942 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_335/CO[3]
                         net (fo=1, routed)           0.000    17.942    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_335_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.056 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_293/CO[3]
                         net (fo=1, routed)           0.000    18.056    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_293_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.170 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_245/CO[3]
                         net (fo=1, routed)           0.000    18.170    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_245_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.284 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_192/CO[3]
                         net (fo=1, routed)           0.001    18.284    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_192_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.398 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_134/CO[3]
                         net (fo=1, routed)           0.000    18.398    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_134_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.512 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_71/CO[3]
                         net (fo=1, routed)           0.000    18.512    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_71_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.626 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.626    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_28_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.897 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_6/CO[0]
                         net (fo=31, routed)          1.052    19.949    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig2[23]
    SLICE_X14Y46         LUT3 (Prop_lut3_I0_O)        0.373    20.322 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_665/O
                         net (fo=1, routed)           0.000    20.322    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_665_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.872 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_561/CO[3]
                         net (fo=1, routed)           0.000    20.872    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_561_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.986 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_298/CO[3]
                         net (fo=1, routed)           0.000    20.986    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_298_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.100 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_250/CO[3]
                         net (fo=1, routed)           0.000    21.100    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_250_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.214 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_197/CO[3]
                         net (fo=1, routed)           0.001    21.215    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_197_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.329 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_139/CO[3]
                         net (fo=1, routed)           0.000    21.329    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_139_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.443 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.443    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_76_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.557 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.557    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_30_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.828 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_7/CO[0]
                         net (fo=31, routed)          0.902    22.730    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig2[22]
    SLICE_X16Y46         LUT3 (Prop_lut3_I0_O)        0.373    23.103 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_662/O
                         net (fo=1, routed)           0.000    23.103    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_662_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.636 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_556/CO[3]
                         net (fo=1, routed)           0.000    23.636    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_556_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.753 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_450/CO[3]
                         net (fo=1, routed)           0.000    23.753    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_450_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.870 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_255/CO[3]
                         net (fo=1, routed)           0.000    23.870    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_255_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.987 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_202/CO[3]
                         net (fo=1, routed)           0.001    23.987    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_202_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.104 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.104    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_144_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.221 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_81/CO[3]
                         net (fo=1, routed)           0.000    24.221    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_81_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.338 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.338    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_32_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.592 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_8/CO[0]
                         net (fo=31, routed)          0.935    25.527    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig2[21]
    SLICE_X15Y50         LUT3 (Prop_lut3_I0_O)        0.367    25.894 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_560/O
                         net (fo=1, routed)           0.000    25.894    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_560_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.426 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_445/CO[3]
                         net (fo=1, routed)           0.000    26.426    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_445_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.540 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_344/CO[3]
                         net (fo=1, routed)           0.000    26.540    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_344_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.654 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_207/CO[3]
                         net (fo=1, routed)           0.000    26.654    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_207_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.768 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_149/CO[3]
                         net (fo=1, routed)           0.000    26.768    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_149_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.882 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_86/CO[3]
                         net (fo=1, routed)           0.000    26.882    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_86_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.996 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.996    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_34_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.267 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_9/CO[0]
                         net (fo=31, routed)          0.501    27.768    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig2[20]
    SLICE_X15Y57         LUT3 (Prop_lut3_I0_O)        0.373    28.141 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_656/O
                         net (fo=1, routed)           0.000    28.141    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_656_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.691 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_546/CO[3]
                         net (fo=1, routed)           0.000    28.691    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_546_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.805 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_440/CO[3]
                         net (fo=1, routed)           0.000    28.805    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_440_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.919 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_339/CO[3]
                         net (fo=1, routed)           0.000    28.919    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_339_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.033 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_243/CO[3]
                         net (fo=1, routed)           0.000    29.033    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_243_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.147 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_154/CO[3]
                         net (fo=1, routed)           0.000    29.147    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_154_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.261 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_91/CO[3]
                         net (fo=1, routed)           0.000    29.261    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_91_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.375 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.375    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_36_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.646 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_10/CO[0]
                         net (fo=31, routed)          1.003    30.649    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig2[19]
    SLICE_X16Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    31.493 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_541/CO[3]
                         net (fo=1, routed)           0.000    31.493    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_541_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.610 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_435/CO[3]
                         net (fo=1, routed)           0.000    31.610    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_435_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.727 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_334/CO[3]
                         net (fo=1, routed)           0.000    31.727    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_334_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.844 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_238/CO[3]
                         net (fo=1, routed)           0.000    31.844    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_238_n_0
    SLICE_X16Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.961 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_147/CO[3]
                         net (fo=1, routed)           0.000    31.961    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_147_n_0
    SLICE_X16Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.078 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_96/CO[3]
                         net (fo=1, routed)           0.000    32.078    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_96_n_0
    SLICE_X16Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.195 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.195    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_38_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.449 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_11/CO[0]
                         net (fo=31, routed)          0.798    33.247    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig2[18]
    SLICE_X17Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    34.070 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_536/CO[3]
                         net (fo=1, routed)           0.000    34.070    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_536_n_0
    SLICE_X17Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.184 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_430/CO[3]
                         net (fo=1, routed)           0.000    34.184    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_430_n_0
    SLICE_X17Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.298 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_329/CO[3]
                         net (fo=1, routed)           0.000    34.298    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_329_n_0
    SLICE_X17Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.412 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_233/CO[3]
                         net (fo=1, routed)           0.000    34.412    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_233_n_0
    SLICE_X17Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.526 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_142/CO[3]
                         net (fo=1, routed)           0.000    34.526    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_142_n_0
    SLICE_X17Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.640 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_56/CO[3]
                         net (fo=1, routed)           0.000    34.640    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_56_n_0
    SLICE_X17Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.754 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.754    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_40_n_0
    SLICE_X17Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.025 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_i_12/CO[0]
                         net (fo=31, routed)          0.935    35.960    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig2[17]
    SLICE_X24Y53         LUT3 (Prop_lut3_I0_O)        0.373    36.333 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_647/O
                         net (fo=1, routed)           0.000    36.333    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_647_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.866 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_535/CO[3]
                         net (fo=1, routed)           0.000    36.866    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_535_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.983 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_429/CO[3]
                         net (fo=1, routed)           0.000    36.983    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_429_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.100 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_328/CO[3]
                         net (fo=1, routed)           0.000    37.100    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_328_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.217 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_232/CO[3]
                         net (fo=1, routed)           0.000    37.217    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_232_n_0
    SLICE_X24Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.334 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_141/CO[3]
                         net (fo=1, routed)           0.000    37.334    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_141_n_0
    SLICE_X24Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.451 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_55/CO[3]
                         net (fo=1, routed)           0.000    37.451    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_55_n_0
    SLICE_X24Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.568 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.568    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_18_n_0
    SLICE_X24Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.822 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_1/CO[0]
                         net (fo=32, routed)          0.892    38.714    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig2[16]
    SLICE_X23Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    39.537 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_566/CO[3]
                         net (fo=1, routed)           0.000    39.537    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_566_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.651 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_455/CO[3]
                         net (fo=1, routed)           0.000    39.651    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_455_n_0
    SLICE_X23Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.765 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_349/CO[3]
                         net (fo=1, routed)           0.000    39.765    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_349_n_0
    SLICE_X23Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.879 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_248/CO[3]
                         net (fo=1, routed)           0.000    39.879    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_248_n_0
    SLICE_X23Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.993 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_152/CO[3]
                         net (fo=1, routed)           0.000    39.993    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_152_n_0
    SLICE_X23Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.107 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_61/CO[3]
                         net (fo=1, routed)           0.000    40.107    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_61_n_0
    SLICE_X23Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.221 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.221    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_20_n_0
    SLICE_X23Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.492 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_2/CO[0]
                         net (fo=32, routed)          0.882    41.374    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig2[15]
    SLICE_X22Y57         LUT3 (Prop_lut3_I0_O)        0.373    41.747 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_671/O
                         net (fo=1, routed)           0.000    41.747    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_671_n_0
    SLICE_X22Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.297 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_571/CO[3]
                         net (fo=1, routed)           0.000    42.297    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_571_n_0
    SLICE_X22Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.411 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_460/CO[3]
                         net (fo=1, routed)           0.000    42.411    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_460_n_0
    SLICE_X22Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.525 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_354/CO[3]
                         net (fo=1, routed)           0.000    42.525    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_354_n_0
    SLICE_X22Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.639 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_253/CO[3]
                         net (fo=1, routed)           0.000    42.639    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_253_n_0
    SLICE_X22Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.753 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_157/CO[3]
                         net (fo=1, routed)           0.000    42.753    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_157_n_0
    SLICE_X22Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.867 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_66/CO[3]
                         net (fo=1, routed)           0.000    42.867    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_66_n_0
    SLICE_X22Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.981 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_22/CO[3]
                         net (fo=1, routed)           0.000    42.981    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_22_n_0
    SLICE_X22Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.252 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_3/CO[0]
                         net (fo=32, routed)          1.054    44.306    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig2[14]
    SLICE_X21Y57         LUT3 (Prop_lut3_I0_O)        0.373    44.679 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_674/O
                         net (fo=1, routed)           0.000    44.679    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_674_n_0
    SLICE_X21Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.229 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_576/CO[3]
                         net (fo=1, routed)           0.000    45.229    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_576_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.343 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_465/CO[3]
                         net (fo=1, routed)           0.000    45.343    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_465_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.457 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_359/CO[3]
                         net (fo=1, routed)           0.000    45.457    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_359_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.571 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_258/CO[3]
                         net (fo=1, routed)           0.000    45.571    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_258_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.685 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_162/CO[3]
                         net (fo=1, routed)           0.000    45.685    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_162_n_0
    SLICE_X21Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.799 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_71/CO[3]
                         net (fo=1, routed)           0.000    45.799    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_71_n_0
    SLICE_X21Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.913 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.913    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_24_n_0
    SLICE_X21Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.184 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_4/CO[0]
                         net (fo=32, routed)          0.858    47.042    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig2[13]
    SLICE_X19Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    47.871 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_581/CO[3]
                         net (fo=1, routed)           0.000    47.871    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_581_n_0
    SLICE_X19Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.985 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_470/CO[3]
                         net (fo=1, routed)           0.000    47.985    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_470_n_0
    SLICE_X19Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.099 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_364/CO[3]
                         net (fo=1, routed)           0.000    48.099    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_364_n_0
    SLICE_X19Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.213 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_263/CO[3]
                         net (fo=1, routed)           0.000    48.213    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_263_n_0
    SLICE_X19Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.327 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_167/CO[3]
                         net (fo=1, routed)           0.000    48.327    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_167_n_0
    SLICE_X19Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.441 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_76/CO[3]
                         net (fo=1, routed)           0.000    48.441    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_76_n_0
    SLICE_X19Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.555 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_26/CO[3]
                         net (fo=1, routed)           0.000    48.555    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_26_n_0
    SLICE_X19Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.826 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_5/CO[0]
                         net (fo=32, routed)          0.999    49.825    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig2[12]
    SLICE_X18Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    50.654 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_586/CO[3]
                         net (fo=1, routed)           0.000    50.654    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_586_n_0
    SLICE_X18Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.768 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_475/CO[3]
                         net (fo=1, routed)           0.000    50.768    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_475_n_0
    SLICE_X18Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.882 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_369/CO[3]
                         net (fo=1, routed)           0.000    50.882    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_369_n_0
    SLICE_X18Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.996 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_268/CO[3]
                         net (fo=1, routed)           0.000    50.996    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_268_n_0
    SLICE_X18Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.110 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_172/CO[3]
                         net (fo=1, routed)           0.000    51.110    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_172_n_0
    SLICE_X18Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.224 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_81/CO[3]
                         net (fo=1, routed)           0.000    51.224    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_81_n_0
    SLICE_X18Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.338 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.338    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_28_n_0
    SLICE_X18Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    51.609 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_6/CO[0]
                         net (fo=32, routed)          0.846    52.455    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig2[11]
    SLICE_X14Y59         LUT3 (Prop_lut3_I0_O)        0.373    52.828 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_683/O
                         net (fo=1, routed)           0.000    52.828    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_683_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.378 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_591/CO[3]
                         net (fo=1, routed)           0.000    53.378    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_591_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.492 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_480/CO[3]
                         net (fo=1, routed)           0.000    53.492    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_480_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.606 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_374/CO[3]
                         net (fo=1, routed)           0.000    53.606    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_374_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.720 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_273/CO[3]
                         net (fo=1, routed)           0.000    53.720    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_273_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.834 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_177/CO[3]
                         net (fo=1, routed)           0.000    53.834    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_177_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.948 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_86/CO[3]
                         net (fo=1, routed)           0.000    53.948    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_86_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.062 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.062    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_30_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.333 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_7/CO[0]
                         net (fo=32, routed)          0.761    55.094    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig2[10]
    SLICE_X13Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    55.923 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_596/CO[3]
                         net (fo=1, routed)           0.000    55.923    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_596_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.037 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_485/CO[3]
                         net (fo=1, routed)           0.000    56.037    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_485_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.151 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_379/CO[3]
                         net (fo=1, routed)           0.000    56.151    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_379_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.265 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_278/CO[3]
                         net (fo=1, routed)           0.000    56.265    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_278_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.379 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_182/CO[3]
                         net (fo=1, routed)           0.000    56.379    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_182_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.493 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_91/CO[3]
                         net (fo=1, routed)           0.000    56.493    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_91_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.607 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.607    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_32_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.878 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_8/CO[0]
                         net (fo=32, routed)          1.006    57.885    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig2[9]
    SLICE_X11Y62         LUT3 (Prop_lut3_I0_O)        0.373    58.258 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_689/O
                         net (fo=1, routed)           0.000    58.258    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_689_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.808 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_601/CO[3]
                         net (fo=1, routed)           0.000    58.808    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_601_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.922 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_490/CO[3]
                         net (fo=1, routed)           0.000    58.922    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_490_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.036 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_384/CO[3]
                         net (fo=1, routed)           0.000    59.036    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_384_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.150 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_283/CO[3]
                         net (fo=1, routed)           0.000    59.150    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_283_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.264 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_187/CO[3]
                         net (fo=1, routed)           0.000    59.264    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_187_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.378 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_96/CO[3]
                         net (fo=1, routed)           0.000    59.378    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_96_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.492 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_34/CO[3]
                         net (fo=1, routed)           0.000    59.492    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_34_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    59.763 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_9/CO[0]
                         net (fo=32, routed)          1.025    60.788    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig2[8]
    SLICE_X10Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    61.632 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_606/CO[3]
                         net (fo=1, routed)           0.000    61.632    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_606_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.749 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_495/CO[3]
                         net (fo=1, routed)           0.000    61.749    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_495_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.866 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_389/CO[3]
                         net (fo=1, routed)           0.000    61.866    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_389_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.983 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_288/CO[3]
                         net (fo=1, routed)           0.000    61.983    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_288_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.100 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_192/CO[3]
                         net (fo=1, routed)           0.000    62.100    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_192_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.217 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_101/CO[3]
                         net (fo=1, routed)           0.000    62.217    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_101_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.334 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_36/CO[3]
                         net (fo=1, routed)           0.000    62.334    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_36_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    62.588 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_10/CO[0]
                         net (fo=32, routed)          1.039    63.627    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig2[7]
    SLICE_X7Y59          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    64.450 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_611/CO[3]
                         net (fo=1, routed)           0.000    64.450    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_611_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.564 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_500/CO[3]
                         net (fo=1, routed)           0.000    64.564    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_500_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.678 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_394/CO[3]
                         net (fo=1, routed)           0.000    64.678    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_394_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.792 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_293/CO[3]
                         net (fo=1, routed)           0.000    64.792    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_293_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.906 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_197/CO[3]
                         net (fo=1, routed)           0.000    64.906    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_197_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.020 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_106/CO[3]
                         net (fo=1, routed)           0.000    65.020    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_106_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.134 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_38/CO[3]
                         net (fo=1, routed)           0.000    65.134    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_38_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    65.405 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_11/CO[0]
                         net (fo=32, routed)          0.990    66.395    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig2[6]
    SLICE_X6Y58          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    67.239 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_616/CO[3]
                         net (fo=1, routed)           0.000    67.239    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_616_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.356 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_505/CO[3]
                         net (fo=1, routed)           0.000    67.356    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_505_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.473 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_399/CO[3]
                         net (fo=1, routed)           0.000    67.473    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_399_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.590 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_298/CO[3]
                         net (fo=1, routed)           0.000    67.590    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_298_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.707 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_202/CO[3]
                         net (fo=1, routed)           0.000    67.707    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_202_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.824 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_111/CO[3]
                         net (fo=1, routed)           0.000    67.824    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_111_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.941 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.941    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_40_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    68.195 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_12/CO[0]
                         net (fo=32, routed)          1.019    69.215    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig2[5]
    SLICE_X5Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    70.038 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_621/CO[3]
                         net (fo=1, routed)           0.000    70.038    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_621_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.152 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_510/CO[3]
                         net (fo=1, routed)           0.000    70.152    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_510_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.266 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_404/CO[3]
                         net (fo=1, routed)           0.000    70.266    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_404_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.380 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_303/CO[3]
                         net (fo=1, routed)           0.000    70.380    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_303_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.494 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_207/CO[3]
                         net (fo=1, routed)           0.000    70.494    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_207_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.608 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_116/CO[3]
                         net (fo=1, routed)           0.000    70.608    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_116_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.722 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_42/CO[3]
                         net (fo=1, routed)           0.000    70.722    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_42_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.993 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_13/CO[0]
                         net (fo=32, routed)          0.953    71.945    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig2[4]
    SLICE_X4Y55          LUT3 (Prop_lut3_I0_O)        0.373    72.318 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_704/O
                         net (fo=1, routed)           0.000    72.318    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_704_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.851 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_626/CO[3]
                         net (fo=1, routed)           0.000    72.851    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_626_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.968 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_515/CO[3]
                         net (fo=1, routed)           0.000    72.968    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_515_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.085 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_409/CO[3]
                         net (fo=1, routed)           0.000    73.085    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_409_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.202 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_308/CO[3]
                         net (fo=1, routed)           0.000    73.202    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_308_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.319 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_212/CO[3]
                         net (fo=1, routed)           0.000    73.319    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_212_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.436 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_121/CO[3]
                         net (fo=1, routed)           0.000    73.436    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_121_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.553 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_44/CO[3]
                         net (fo=1, routed)           0.000    73.553    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_44_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    73.807 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_14/CO[0]
                         net (fo=32, routed)          1.008    74.815    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig2[3]
    SLICE_X2Y54          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    75.638 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_631/CO[3]
                         net (fo=1, routed)           0.000    75.638    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_631_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.752 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_520/CO[3]
                         net (fo=1, routed)           0.000    75.752    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_520_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.866 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_414/CO[3]
                         net (fo=1, routed)           0.000    75.866    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_414_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.980 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_313/CO[3]
                         net (fo=1, routed)           0.000    75.980    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_313_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.094 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_217/CO[3]
                         net (fo=1, routed)           0.000    76.094    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_217_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.208 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_126/CO[3]
                         net (fo=1, routed)           0.000    76.208    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_126_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.322 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_46/CO[3]
                         net (fo=1, routed)           0.000    76.322    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_46_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.593 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_15/CO[0]
                         net (fo=32, routed)          0.873    77.466    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig2[2]
    SLICE_X1Y55          LUT3 (Prop_lut3_I0_O)        0.373    77.839 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_710/O
                         net (fo=1, routed)           0.000    77.839    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_710_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.389 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_636/CO[3]
                         net (fo=1, routed)           0.000    78.389    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_636_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.503 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_525/CO[3]
                         net (fo=1, routed)           0.000    78.503    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_525_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.617 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_419/CO[3]
                         net (fo=1, routed)           0.000    78.617    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_419_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.731 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_318/CO[3]
                         net (fo=1, routed)           0.000    78.731    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_318_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.845 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_222/CO[3]
                         net (fo=1, routed)           0.000    78.845    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_222_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.959 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_131/CO[3]
                         net (fo=1, routed)           0.000    78.959    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_131_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.073 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_48/CO[3]
                         net (fo=1, routed)           0.000    79.073    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_48_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    79.344 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_16/CO[0]
                         net (fo=32, routed)          1.166    80.511    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig2[1]
    SLICE_X8Y56          LUT3 (Prop_lut3_I0_O)        0.373    80.884 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_644/O
                         net (fo=1, routed)           0.000    80.884    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_644_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    81.397 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_530/CO[3]
                         net (fo=1, routed)           0.000    81.397    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_530_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.514 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_424/CO[3]
                         net (fo=1, routed)           0.000    81.514    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_424_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.631 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_323/CO[3]
                         net (fo=1, routed)           0.000    81.631    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_323_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.748 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_227/CO[3]
                         net (fo=1, routed)           0.000    81.748    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_227_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.865 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_136/CO[3]
                         net (fo=1, routed)           0.000    81.865    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_136_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.982 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_50/CO[3]
                         net (fo=1, routed)           0.000    81.982    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_50_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.099 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_i_17/CO[3]
                         net (fo=2, routed)           1.103    83.202    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig2[0]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    87.053 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    87.055    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    88.573 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1/P[0]
                         net (fo=2, routed)           0.791    89.363    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1__1_n_105
    SLICE_X10Y55         LUT2 (Prop_lut2_I0_O)        0.124    89.487 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    89.487    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_3__1_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.020 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    90.020    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__1/i__carry_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.137 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    90.137    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__1/i__carry__0_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.254 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    90.254    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__1/i__carry__1_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    90.569 f  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__1/i__carry__2/O[3]
                         net (fo=2, routed)           0.986    91.555    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__1/i__carry__2_n_4
    SLICE_X10Y54         LUT2 (Prop_lut2_I0_O)        0.307    91.862 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    91.862    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig0_carry__2_i_5_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    92.238 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig0_carry__2/CO[3]
                         net (fo=1, routed)           0.608    92.846    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig0_carry__2_n_0
    SLICE_X11Y53         LUT6 (Prop_lut6_I1_O)        0.124    92.970 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig_i_1/O
                         net (fo=1, routed)           0.000    92.970    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig_i_1_n_0
    SLICE_X11Y53         FDRE                                         r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         1.497    22.689    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/s00_axi_aclk
    SLICE_X11Y53         FDRE                                         r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig_reg/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X11Y53         FDRE (Setup_fdre_C_D)        0.029    22.532    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig_reg
  -------------------------------------------------------------------
                         required time                         22.532    
                         arrival time                         -92.970    
  -------------------------------------------------------------------
                         slack                                -70.438    

Slack (VIOLATED) :        -61.657ns  (required time - arrival time)
  Source:                 design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        81.229ns  (logic 52.174ns (64.231%)  route 29.055ns (35.769%))
  Logic Levels:           244  (CARRY4=224 LUT2=18 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         1.678     2.986    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y38         FDRE                                         r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     3.504 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=75, routed)          0.828     4.332    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/slv_reg1[0]
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.969 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.969    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_65_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.086 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.086    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_56_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.203 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.203    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_47_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.320 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.320    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_38_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.437 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.437    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_25_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.554 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.554    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_9_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.671 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_4__1/CO[3]
                         net (fo=34, routed)          1.275     6.946    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[26]
    SLICE_X13Y37         LUT2 (Prop_lut2_I1_O)        0.124     7.070 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_379/O
                         net (fo=1, routed)           0.000     7.070    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_379_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.620 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_334/CO[3]
                         net (fo=1, routed)           0.000     7.620    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_334_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.734 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_285/CO[3]
                         net (fo=1, routed)           0.000     7.734    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_285_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.848 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_231/CO[3]
                         net (fo=1, routed)           0.000     7.848    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_231_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.962 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.962    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_172_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.076    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_117_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.190    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_16_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.304    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_5_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.575 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_2__1/CO[0]
                         net (fo=33, routed)          1.151     9.726    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[25]
    SLICE_X16Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    10.570 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_329/CO[3]
                         net (fo=1, routed)           0.000    10.570    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_329_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.687 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_280/CO[3]
                         net (fo=1, routed)           0.000    10.687    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_280_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.804 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_226/CO[3]
                         net (fo=1, routed)           0.000    10.804    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_226_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.921 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_167/CO[3]
                         net (fo=1, routed)           0.000    10.921    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_167_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.038 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_107/CO[3]
                         net (fo=1, routed)           0.000    11.038    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_107_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.155 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.155    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_52_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.272    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_7_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.526 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_3__1/CO[0]
                         net (fo=33, routed)          0.882    12.408    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[24]
    SLICE_X18Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    13.231 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_324/CO[3]
                         net (fo=1, routed)           0.000    13.231    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_324_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.345 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_275/CO[3]
                         net (fo=1, routed)           0.000    13.345    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_275_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.459 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_221/CO[3]
                         net (fo=1, routed)           0.000    13.459    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_221_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.573 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.573    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_162_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.687 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_102/CO[3]
                         net (fo=1, routed)           0.000    13.687    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_102_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.801 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    13.801    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_42_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.915 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.915    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_21_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.186 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_7/CO[0]
                         net (fo=33, routed)          0.868    15.055    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[23]
    SLICE_X17Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.884 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_323/CO[3]
                         net (fo=1, routed)           0.000    15.884    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_323_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.998 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.998    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_274_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.112 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_220/CO[3]
                         net (fo=1, routed)           0.000    16.112    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_220_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.226 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_161/CO[3]
                         net (fo=1, routed)           0.000    16.226    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_161_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.340 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_101/CO[3]
                         net (fo=1, routed)           0.000    16.340    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_101_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.454 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.454    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_41_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.568 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.568    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_17_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.839 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_5/CO[0]
                         net (fo=33, routed)          1.006    17.845    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[22]
    SLICE_X15Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    18.674 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.674    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_343_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.788 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_294/CO[3]
                         net (fo=1, routed)           0.000    18.788    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_294_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.902 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_240/CO[3]
                         net (fo=1, routed)           0.000    18.902    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_240_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.016 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_177/CO[3]
                         net (fo=1, routed)           0.000    19.016    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_177_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.130 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_112/CO[3]
                         net (fo=1, routed)           0.000    19.130    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_112_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.244 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.244    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_47_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.358 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.358    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_19_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.629 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_6/CO[0]
                         net (fo=33, routed)          0.710    20.339    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[21]
    SLICE_X14Y37         LUT2 (Prop_lut2_I1_O)        0.373    20.712 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_389/O
                         net (fo=1, routed)           0.000    20.712    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_389_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.262 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_349/CO[3]
                         net (fo=1, routed)           0.000    21.262    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_349_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.376 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_300/CO[3]
                         net (fo=1, routed)           0.000    21.376    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_300_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.490 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_246/CO[3]
                         net (fo=1, routed)           0.000    21.490    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_246_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.604 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_187/CO[3]
                         net (fo=1, routed)           0.000    21.604    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_187_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.718 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_123/CO[3]
                         net (fo=1, routed)           0.000    21.718    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_123_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.832 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_58/CO[3]
                         net (fo=1, routed)           0.000    21.832    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_58_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.946    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_27_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.217 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_10/CO[0]
                         net (fo=34, routed)          0.984    23.201    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[20]
    SLICE_X15Y40         LUT2 (Prop_lut2_I1_O)        0.373    23.574 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_386/O
                         net (fo=1, routed)           0.000    23.574    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_386_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.124 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_348/CO[3]
                         net (fo=1, routed)           0.000    24.124    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_348_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.238 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_299/CO[3]
                         net (fo=1, routed)           0.000    24.238    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_299_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.352 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_245/CO[3]
                         net (fo=1, routed)           0.000    24.352    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_245_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.466 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_186/CO[3]
                         net (fo=1, routed)           0.000    24.466    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_186_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.580 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_122/CO[3]
                         net (fo=1, routed)           0.000    24.580    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_122_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.694 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    24.694    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_57_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.808 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.808    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_23_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.079 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_8/CO[0]
                         net (fo=33, routed)          1.049    26.128    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[19]
    SLICE_X19Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    26.957 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_358/CO[3]
                         net (fo=1, routed)           0.000    26.957    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_358_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.071 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_309/CO[3]
                         net (fo=1, routed)           0.000    27.071    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_309_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.185 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_255/CO[3]
                         net (fo=1, routed)           0.000    27.185    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_255_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.299 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_196/CO[3]
                         net (fo=1, routed)           0.000    27.299    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_196_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.413 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    27.413    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_132_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.527 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    27.527    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_63_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.641 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.641    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_25_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.912 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_9/CO[0]
                         net (fo=34, routed)          1.063    28.975    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[18]
    SLICE_X20Y41         LUT2 (Prop_lut2_I1_O)        0.373    29.348 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_516/O
                         net (fo=1, routed)           0.000    29.348    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_516_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.881 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_435/CO[3]
                         net (fo=1, routed)           0.000    29.881    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_435_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.998 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_314/CO[3]
                         net (fo=1, routed)           0.000    29.998    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_314_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.115 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_261/CO[3]
                         net (fo=1, routed)           0.000    30.115    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_261_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.232 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_202/CO[3]
                         net (fo=1, routed)           0.000    30.232    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_202_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.349 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_138/CO[3]
                         net (fo=1, routed)           0.000    30.349    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_138_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.466 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    30.466    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_73_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.583 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.583    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_33_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    30.837 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_13/CO[0]
                         net (fo=33, routed)          0.975    31.812    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[17]
    SLICE_X25Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    32.635 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_425/CO[3]
                         net (fo=1, routed)           0.000    32.635    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_425_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.749 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_349/CO[3]
                         net (fo=1, routed)           0.000    32.749    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_349_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.863 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_260/CO[3]
                         net (fo=1, routed)           0.000    32.863    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_260_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.977 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_201/CO[3]
                         net (fo=1, routed)           0.000    32.977    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_201_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.091 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_137/CO[3]
                         net (fo=1, routed)           0.000    33.091    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_137_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.205 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_72/CO[3]
                         net (fo=1, routed)           0.000    33.205    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_72_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.319 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.319    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_29_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.590 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_11/CO[0]
                         net (fo=33, routed)          0.947    34.537    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[16]
    SLICE_X24Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    35.381 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_420/CO[3]
                         net (fo=1, routed)           0.000    35.381    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_420_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.498 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_339/CO[3]
                         net (fo=1, routed)           0.000    35.498    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_339_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.615 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.615    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_268_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.732 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_211/CO[3]
                         net (fo=1, routed)           0.000    35.732    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_211_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.849 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_147/CO[3]
                         net (fo=1, routed)           0.000    35.849    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_147_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.966 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_78/CO[3]
                         net (fo=1, routed)           0.000    35.966    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_78_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.083 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.083    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_31_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    36.337 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_12/CO[0]
                         net (fo=33, routed)          0.777    37.115    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[15]
    SLICE_X23Y43         LUT2 (Prop_lut2_I1_O)        0.367    37.482 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_502/O
                         net (fo=1, routed)           0.000    37.482    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_502_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.032 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_415/CO[3]
                         net (fo=1, routed)           0.000    38.032    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_415_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.146 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_334/CO[3]
                         net (fo=1, routed)           0.000    38.146    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_334_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.260 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_258/CO[3]
                         net (fo=1, routed)           0.000    38.260    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_258_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.374 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_192/CO[3]
                         net (fo=1, routed)           0.000    38.374    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_192_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.488 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_152/CO[3]
                         net (fo=1, routed)           0.000    38.488    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_152_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.602 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_88/CO[3]
                         net (fo=1, routed)           0.000    38.602    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_88_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.716 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.001    38.716    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_39_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.987 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_16/CO[0]
                         net (fo=33, routed)          0.708    39.695    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[14]
    SLICE_X22Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    40.524 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_410/CO[3]
                         net (fo=1, routed)           0.000    40.524    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_410_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.638 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_329/CO[3]
                         net (fo=1, routed)           0.001    40.639    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_329_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.753 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_253/CO[3]
                         net (fo=1, routed)           0.000    40.753    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_253_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.867 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_182/CO[3]
                         net (fo=1, routed)           0.000    40.867    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_182_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.981 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    40.981    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_121_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.095 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_87/CO[3]
                         net (fo=1, routed)           0.000    41.095    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_87_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.209 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.209    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_35_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.480 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_14/CO[0]
                         net (fo=34, routed)          1.023    42.503    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[13]
    SLICE_X21Y48         LUT2 (Prop_lut2_I1_O)        0.373    42.876 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_496/O
                         net (fo=1, routed)           0.000    42.876    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_496_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.426 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_405/CO[3]
                         net (fo=1, routed)           0.000    43.426    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_405_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.540 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_324/CO[3]
                         net (fo=1, routed)           0.001    43.541    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_324_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.655 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_248/CO[3]
                         net (fo=1, routed)           0.000    43.655    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_248_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.769 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_177/CO[3]
                         net (fo=1, routed)           0.000    43.769    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_177_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.883 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    43.883    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_111_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.997 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_55/CO[3]
                         net (fo=1, routed)           0.000    43.997    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_55_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.111 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    44.111    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_37_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.382 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_15/CO[0]
                         net (fo=34, routed)          1.037    45.419    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[12]
    SLICE_X18Y48         LUT2 (Prop_lut2_I1_O)        0.373    45.792 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_492/O
                         net (fo=1, routed)           0.000    45.792    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_492_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.342 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_400/CO[3]
                         net (fo=1, routed)           0.000    46.342    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_400_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.456 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_319/CO[3]
                         net (fo=1, routed)           0.001    46.456    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_319_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.570 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_243/CO[3]
                         net (fo=1, routed)           0.000    46.570    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_243_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.684 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_172/CO[3]
                         net (fo=1, routed)           0.000    46.684    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_172_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.798 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    46.798    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_106_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.912 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    46.912    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_45_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.026 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    47.026    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_21_n_0
    SLICE_X18Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.297 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_7/CO[0]
                         net (fo=34, routed)          1.209    48.506    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[11]
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.373    48.879 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_488/O
                         net (fo=1, routed)           0.000    48.879    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_488_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.429 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_399/CO[3]
                         net (fo=1, routed)           0.000    49.429    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_399_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.543 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_318/CO[3]
                         net (fo=1, routed)           0.001    49.544    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_318_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.658 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_242/CO[3]
                         net (fo=1, routed)           0.000    49.658    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_242_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.772 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_171/CO[3]
                         net (fo=1, routed)           0.000    49.772    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_171_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.886 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    49.886    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_105_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.000 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    50.000    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_44_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.114 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    50.114    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_17_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.385 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_5__0/CO[0]
                         net (fo=34, routed)          0.937    51.322    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[10]
    SLICE_X8Y47          LUT2 (Prop_lut2_I1_O)        0.373    51.695 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_512/O
                         net (fo=1, routed)           0.000    51.695    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_512_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.228 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_430/CO[3]
                         net (fo=1, routed)           0.000    52.228    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_430_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.345 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_344/CO[3]
                         net (fo=1, routed)           0.000    52.345    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_344_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.462 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_263/CO[3]
                         net (fo=1, routed)           0.001    52.463    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_263_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.580 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_187/CO[3]
                         net (fo=1, routed)           0.000    52.580    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_187_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.697 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    52.697    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_116_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.814 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    52.814    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_50_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.931 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    52.931    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_19_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    53.185 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_6/CO[0]
                         net (fo=33, routed)          1.149    54.334    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[9]
    SLICE_X11Y45         LUT2 (Prop_lut2_I1_O)        0.367    54.701 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_523/O
                         net (fo=1, routed)           0.000    54.701    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_523_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.251 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_441/CO[3]
                         net (fo=1, routed)           0.000    55.251    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_441_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.365 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_355/CO[3]
                         net (fo=1, routed)           0.000    55.365    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_355_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.479 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_274/CO[3]
                         net (fo=1, routed)           0.000    55.479    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_274_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.593 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_198/CO[3]
                         net (fo=1, routed)           0.000    55.593    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_198_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.707 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_127/CO[3]
                         net (fo=1, routed)           0.001    55.708    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_127_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.822 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    55.822    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_61_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.936 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    55.936    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_27_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.207 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_10/CO[0]
                         net (fo=34, routed)          0.790    56.997    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[8]
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.373    57.370 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_520/O
                         net (fo=1, routed)           0.000    57.370    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_520_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.903 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_440/CO[3]
                         net (fo=1, routed)           0.000    57.903    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_440_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.020 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_354/CO[3]
                         net (fo=1, routed)           0.000    58.020    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_354_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.137 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_273/CO[3]
                         net (fo=1, routed)           0.000    58.137    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_273_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.254 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_197/CO[3]
                         net (fo=1, routed)           0.000    58.254    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_197_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.371 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_126/CO[3]
                         net (fo=1, routed)           0.000    58.371    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_126_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.488 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.488    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_60_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.605 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    58.605    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_23_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    58.859 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_8/CO[0]
                         net (fo=34, routed)          1.018    59.877    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[7]
    SLICE_X11Y54         LUT2 (Prop_lut2_I1_O)        0.367    60.244 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_527/O
                         net (fo=1, routed)           0.000    60.244    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_527_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.794 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_450/CO[3]
                         net (fo=1, routed)           0.000    60.794    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_450_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.908 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_364/CO[3]
                         net (fo=1, routed)           0.000    60.908    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_364_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.022 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_283/CO[3]
                         net (fo=1, routed)           0.000    61.022    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_283_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.136 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_207/CO[3]
                         net (fo=1, routed)           0.000    61.136    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_207_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.250 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    61.250    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_136_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.364 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    61.364    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_66_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.478 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.478    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_25_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.749 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_9/CO[0]
                         net (fo=34, routed)          1.117    62.866    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[6]
    SLICE_X7Y51          LUT2 (Prop_lut2_I1_O)        0.373    63.239 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_535/O
                         net (fo=1, routed)           0.000    63.239    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_535_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.789 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_456/CO[3]
                         net (fo=1, routed)           0.000    63.789    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_456_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.903 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_370/CO[3]
                         net (fo=1, routed)           0.000    63.903    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_370_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.017 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_289/CO[3]
                         net (fo=1, routed)           0.000    64.017    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_289_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.131 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_213/CO[3]
                         net (fo=1, routed)           0.000    64.131    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_213_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.245 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_142/CO[3]
                         net (fo=1, routed)           0.000    64.245    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_142_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.359 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    64.359    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_76_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.473 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.473    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_33_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.744 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_13/CO[0]
                         net (fo=34, routed)          1.288    66.032    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[5]
    SLICE_X5Y49          LUT2 (Prop_lut2_I1_O)        0.373    66.405 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_531/O
                         net (fo=1, routed)           0.000    66.405    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_531_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.955 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_455/CO[3]
                         net (fo=1, routed)           0.001    66.956    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_455_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.070 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_369/CO[3]
                         net (fo=1, routed)           0.000    67.070    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_369_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.184 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_288/CO[3]
                         net (fo=1, routed)           0.000    67.184    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_288_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.298 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_212/CO[3]
                         net (fo=1, routed)           0.000    67.298    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_212_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.412 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    67.412    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_141_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.526 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_75/CO[3]
                         net (fo=1, routed)           0.000    67.526    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_75_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.640 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.640    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_29_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.911 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_11/CO[0]
                         net (fo=34, routed)          1.050    68.961    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[4]
    SLICE_X3Y48          LUT2 (Prop_lut2_I1_O)        0.373    69.334 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_539/O
                         net (fo=1, routed)           0.000    69.334    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_539_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.884 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_465/CO[3]
                         net (fo=1, routed)           0.000    69.884    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_465_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.998 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_379/CO[3]
                         net (fo=1, routed)           0.001    69.998    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_379_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.112 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_298/CO[3]
                         net (fo=1, routed)           0.000    70.112    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_298_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.226 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_222/CO[3]
                         net (fo=1, routed)           0.000    70.226    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_222_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.340 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    70.340    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_151_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.454 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    70.454    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_81_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.568 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.568    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_31_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.839 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_12/CO[0]
                         net (fo=34, routed)          1.089    71.929    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[3]
    SLICE_X4Y47          LUT2 (Prop_lut2_I1_O)        0.373    72.302 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_547/O
                         net (fo=1, routed)           0.000    72.302    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_547_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.835 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_471/CO[3]
                         net (fo=1, routed)           0.000    72.835    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_471_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.952 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_385/CO[3]
                         net (fo=1, routed)           0.000    72.952    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_385_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.069 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.001    73.069    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_304_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.186 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_228/CO[3]
                         net (fo=1, routed)           0.000    73.186    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_228_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.303 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_157/CO[3]
                         net (fo=1, routed)           0.000    73.303    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_157_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.420 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    73.420    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_91_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.537 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.537    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_42_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    73.791 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_16/CO[0]
                         net (fo=34, routed)          1.084    74.875    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[2]
    SLICE_X2Y46          LUT2 (Prop_lut2_I1_O)        0.367    75.242 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_543/O
                         net (fo=1, routed)           0.000    75.242    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_543_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.792 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_470/CO[3]
                         net (fo=1, routed)           0.000    75.792    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_470_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.906 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_384/CO[3]
                         net (fo=1, routed)           0.000    75.906    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_384_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.020 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_303/CO[3]
                         net (fo=1, routed)           0.000    76.020    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_303_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.134 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_227/CO[3]
                         net (fo=1, routed)           0.001    76.135    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_227_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.249 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    76.249    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_156_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.363 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    76.363    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_90_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.477 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.477    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_35_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.748 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_14/CO[0]
                         net (fo=34, routed)          1.077    77.825    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[1]
    SLICE_X1Y46          LUT3 (Prop_lut3_I0_O)        0.373    78.198 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_483/O
                         net (fo=1, routed)           0.000    78.198    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_483_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.748 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_394/CO[3]
                         net (fo=1, routed)           0.000    78.748    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_394_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.862 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_313/CO[3]
                         net (fo=1, routed)           0.000    78.862    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_313_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.976 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_237/CO[3]
                         net (fo=1, routed)           0.000    78.976    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_237_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.090 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_166/CO[3]
                         net (fo=1, routed)           0.001    79.090    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_166_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.204 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    79.204    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_96_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.318 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    79.318    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_37_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.432 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_15/CO[3]
                         net (fo=3, routed)           1.087    80.519    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[0]
    SLICE_X12Y50         LUT6 (Prop_lut6_I3_O)        0.124    80.643 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    80.643    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_4__0_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    81.156 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    81.156    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.273 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    81.273    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry__0_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    81.527 f  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry__1/CO[0]
                         net (fo=29, routed)          0.866    82.393    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry__1_n_3
    SLICE_X19Y49         LUT2 (Prop_lut2_I1_O)        0.367    82.760 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_4/O
                         net (fo=1, routed)           0.000    82.760    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_4_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.310 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.001    83.311    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.425 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    83.425    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__0_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.539 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    83.539    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__1_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.653 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    83.653    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__2_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.767 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    83.767    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__3_n_0
    SLICE_X19Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.881 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.881    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__4_n_0
    SLICE_X19Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.215 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__5/O[1]
                         net (fo=1, routed)           0.000    84.215    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__5_n_6
    SLICE_X19Y55         FDRE                                         r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         1.490    22.682    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/s00_axi_aclk
    SLICE_X19Y55         FDRE                                         r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[25]/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X19Y55         FDRE (Setup_fdre_C_D)        0.062    22.558    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[25]
  -------------------------------------------------------------------
                         required time                         22.558    
                         arrival time                         -84.215    
  -------------------------------------------------------------------
                         slack                                -61.657    

Slack (VIOLATED) :        -61.562ns  (required time - arrival time)
  Source:                 design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        81.134ns  (logic 52.079ns (64.189%)  route 29.055ns (35.811%))
  Logic Levels:           244  (CARRY4=224 LUT2=18 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         1.678     2.986    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y38         FDRE                                         r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     3.504 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=75, routed)          0.828     4.332    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/slv_reg1[0]
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.969 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.969    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_65_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.086 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.086    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_56_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.203 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.203    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_47_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.320 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.320    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_38_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.437 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.437    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_25_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.554 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.554    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_9_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.671 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_4__1/CO[3]
                         net (fo=34, routed)          1.275     6.946    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[26]
    SLICE_X13Y37         LUT2 (Prop_lut2_I1_O)        0.124     7.070 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_379/O
                         net (fo=1, routed)           0.000     7.070    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_379_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.620 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_334/CO[3]
                         net (fo=1, routed)           0.000     7.620    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_334_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.734 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_285/CO[3]
                         net (fo=1, routed)           0.000     7.734    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_285_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.848 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_231/CO[3]
                         net (fo=1, routed)           0.000     7.848    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_231_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.962 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.962    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_172_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.076    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_117_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.190    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_16_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.304    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_5_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.575 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_2__1/CO[0]
                         net (fo=33, routed)          1.151     9.726    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[25]
    SLICE_X16Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    10.570 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_329/CO[3]
                         net (fo=1, routed)           0.000    10.570    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_329_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.687 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_280/CO[3]
                         net (fo=1, routed)           0.000    10.687    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_280_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.804 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_226/CO[3]
                         net (fo=1, routed)           0.000    10.804    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_226_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.921 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_167/CO[3]
                         net (fo=1, routed)           0.000    10.921    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_167_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.038 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_107/CO[3]
                         net (fo=1, routed)           0.000    11.038    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_107_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.155 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.155    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_52_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.272    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_7_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.526 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_3__1/CO[0]
                         net (fo=33, routed)          0.882    12.408    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[24]
    SLICE_X18Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    13.231 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_324/CO[3]
                         net (fo=1, routed)           0.000    13.231    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_324_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.345 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_275/CO[3]
                         net (fo=1, routed)           0.000    13.345    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_275_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.459 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_221/CO[3]
                         net (fo=1, routed)           0.000    13.459    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_221_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.573 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.573    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_162_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.687 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_102/CO[3]
                         net (fo=1, routed)           0.000    13.687    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_102_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.801 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    13.801    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_42_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.915 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.915    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_21_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.186 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_7/CO[0]
                         net (fo=33, routed)          0.868    15.055    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[23]
    SLICE_X17Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.884 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_323/CO[3]
                         net (fo=1, routed)           0.000    15.884    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_323_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.998 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.998    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_274_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.112 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_220/CO[3]
                         net (fo=1, routed)           0.000    16.112    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_220_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.226 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_161/CO[3]
                         net (fo=1, routed)           0.000    16.226    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_161_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.340 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_101/CO[3]
                         net (fo=1, routed)           0.000    16.340    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_101_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.454 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.454    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_41_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.568 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.568    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_17_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.839 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_5/CO[0]
                         net (fo=33, routed)          1.006    17.845    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[22]
    SLICE_X15Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    18.674 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.674    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_343_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.788 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_294/CO[3]
                         net (fo=1, routed)           0.000    18.788    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_294_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.902 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_240/CO[3]
                         net (fo=1, routed)           0.000    18.902    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_240_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.016 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_177/CO[3]
                         net (fo=1, routed)           0.000    19.016    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_177_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.130 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_112/CO[3]
                         net (fo=1, routed)           0.000    19.130    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_112_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.244 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.244    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_47_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.358 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.358    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_19_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.629 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_6/CO[0]
                         net (fo=33, routed)          0.710    20.339    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[21]
    SLICE_X14Y37         LUT2 (Prop_lut2_I1_O)        0.373    20.712 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_389/O
                         net (fo=1, routed)           0.000    20.712    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_389_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.262 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_349/CO[3]
                         net (fo=1, routed)           0.000    21.262    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_349_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.376 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_300/CO[3]
                         net (fo=1, routed)           0.000    21.376    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_300_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.490 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_246/CO[3]
                         net (fo=1, routed)           0.000    21.490    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_246_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.604 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_187/CO[3]
                         net (fo=1, routed)           0.000    21.604    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_187_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.718 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_123/CO[3]
                         net (fo=1, routed)           0.000    21.718    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_123_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.832 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_58/CO[3]
                         net (fo=1, routed)           0.000    21.832    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_58_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.946    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_27_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.217 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_10/CO[0]
                         net (fo=34, routed)          0.984    23.201    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[20]
    SLICE_X15Y40         LUT2 (Prop_lut2_I1_O)        0.373    23.574 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_386/O
                         net (fo=1, routed)           0.000    23.574    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_386_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.124 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_348/CO[3]
                         net (fo=1, routed)           0.000    24.124    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_348_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.238 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_299/CO[3]
                         net (fo=1, routed)           0.000    24.238    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_299_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.352 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_245/CO[3]
                         net (fo=1, routed)           0.000    24.352    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_245_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.466 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_186/CO[3]
                         net (fo=1, routed)           0.000    24.466    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_186_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.580 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_122/CO[3]
                         net (fo=1, routed)           0.000    24.580    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_122_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.694 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    24.694    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_57_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.808 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.808    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_23_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.079 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_8/CO[0]
                         net (fo=33, routed)          1.049    26.128    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[19]
    SLICE_X19Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    26.957 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_358/CO[3]
                         net (fo=1, routed)           0.000    26.957    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_358_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.071 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_309/CO[3]
                         net (fo=1, routed)           0.000    27.071    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_309_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.185 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_255/CO[3]
                         net (fo=1, routed)           0.000    27.185    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_255_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.299 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_196/CO[3]
                         net (fo=1, routed)           0.000    27.299    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_196_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.413 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    27.413    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_132_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.527 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    27.527    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_63_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.641 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.641    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_25_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.912 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_9/CO[0]
                         net (fo=34, routed)          1.063    28.975    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[18]
    SLICE_X20Y41         LUT2 (Prop_lut2_I1_O)        0.373    29.348 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_516/O
                         net (fo=1, routed)           0.000    29.348    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_516_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.881 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_435/CO[3]
                         net (fo=1, routed)           0.000    29.881    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_435_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.998 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_314/CO[3]
                         net (fo=1, routed)           0.000    29.998    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_314_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.115 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_261/CO[3]
                         net (fo=1, routed)           0.000    30.115    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_261_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.232 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_202/CO[3]
                         net (fo=1, routed)           0.000    30.232    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_202_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.349 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_138/CO[3]
                         net (fo=1, routed)           0.000    30.349    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_138_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.466 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    30.466    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_73_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.583 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.583    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_33_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    30.837 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_13/CO[0]
                         net (fo=33, routed)          0.975    31.812    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[17]
    SLICE_X25Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    32.635 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_425/CO[3]
                         net (fo=1, routed)           0.000    32.635    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_425_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.749 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_349/CO[3]
                         net (fo=1, routed)           0.000    32.749    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_349_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.863 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_260/CO[3]
                         net (fo=1, routed)           0.000    32.863    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_260_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.977 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_201/CO[3]
                         net (fo=1, routed)           0.000    32.977    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_201_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.091 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_137/CO[3]
                         net (fo=1, routed)           0.000    33.091    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_137_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.205 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_72/CO[3]
                         net (fo=1, routed)           0.000    33.205    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_72_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.319 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.319    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_29_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.590 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_11/CO[0]
                         net (fo=33, routed)          0.947    34.537    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[16]
    SLICE_X24Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    35.381 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_420/CO[3]
                         net (fo=1, routed)           0.000    35.381    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_420_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.498 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_339/CO[3]
                         net (fo=1, routed)           0.000    35.498    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_339_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.615 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.615    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_268_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.732 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_211/CO[3]
                         net (fo=1, routed)           0.000    35.732    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_211_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.849 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_147/CO[3]
                         net (fo=1, routed)           0.000    35.849    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_147_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.966 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_78/CO[3]
                         net (fo=1, routed)           0.000    35.966    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_78_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.083 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.083    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_31_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    36.337 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_12/CO[0]
                         net (fo=33, routed)          0.777    37.115    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[15]
    SLICE_X23Y43         LUT2 (Prop_lut2_I1_O)        0.367    37.482 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_502/O
                         net (fo=1, routed)           0.000    37.482    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_502_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.032 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_415/CO[3]
                         net (fo=1, routed)           0.000    38.032    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_415_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.146 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_334/CO[3]
                         net (fo=1, routed)           0.000    38.146    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_334_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.260 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_258/CO[3]
                         net (fo=1, routed)           0.000    38.260    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_258_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.374 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_192/CO[3]
                         net (fo=1, routed)           0.000    38.374    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_192_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.488 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_152/CO[3]
                         net (fo=1, routed)           0.000    38.488    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_152_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.602 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_88/CO[3]
                         net (fo=1, routed)           0.000    38.602    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_88_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.716 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.001    38.716    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_39_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.987 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_16/CO[0]
                         net (fo=33, routed)          0.708    39.695    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[14]
    SLICE_X22Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    40.524 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_410/CO[3]
                         net (fo=1, routed)           0.000    40.524    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_410_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.638 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_329/CO[3]
                         net (fo=1, routed)           0.001    40.639    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_329_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.753 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_253/CO[3]
                         net (fo=1, routed)           0.000    40.753    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_253_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.867 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_182/CO[3]
                         net (fo=1, routed)           0.000    40.867    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_182_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.981 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    40.981    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_121_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.095 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_87/CO[3]
                         net (fo=1, routed)           0.000    41.095    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_87_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.209 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.209    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_35_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.480 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_14/CO[0]
                         net (fo=34, routed)          1.023    42.503    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[13]
    SLICE_X21Y48         LUT2 (Prop_lut2_I1_O)        0.373    42.876 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_496/O
                         net (fo=1, routed)           0.000    42.876    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_496_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.426 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_405/CO[3]
                         net (fo=1, routed)           0.000    43.426    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_405_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.540 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_324/CO[3]
                         net (fo=1, routed)           0.001    43.541    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_324_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.655 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_248/CO[3]
                         net (fo=1, routed)           0.000    43.655    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_248_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.769 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_177/CO[3]
                         net (fo=1, routed)           0.000    43.769    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_177_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.883 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    43.883    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_111_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.997 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_55/CO[3]
                         net (fo=1, routed)           0.000    43.997    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_55_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.111 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    44.111    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_37_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.382 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_15/CO[0]
                         net (fo=34, routed)          1.037    45.419    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[12]
    SLICE_X18Y48         LUT2 (Prop_lut2_I1_O)        0.373    45.792 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_492/O
                         net (fo=1, routed)           0.000    45.792    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_492_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.342 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_400/CO[3]
                         net (fo=1, routed)           0.000    46.342    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_400_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.456 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_319/CO[3]
                         net (fo=1, routed)           0.001    46.456    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_319_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.570 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_243/CO[3]
                         net (fo=1, routed)           0.000    46.570    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_243_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.684 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_172/CO[3]
                         net (fo=1, routed)           0.000    46.684    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_172_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.798 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    46.798    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_106_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.912 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    46.912    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_45_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.026 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    47.026    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_21_n_0
    SLICE_X18Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.297 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_7/CO[0]
                         net (fo=34, routed)          1.209    48.506    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[11]
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.373    48.879 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_488/O
                         net (fo=1, routed)           0.000    48.879    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_488_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.429 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_399/CO[3]
                         net (fo=1, routed)           0.000    49.429    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_399_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.543 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_318/CO[3]
                         net (fo=1, routed)           0.001    49.544    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_318_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.658 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_242/CO[3]
                         net (fo=1, routed)           0.000    49.658    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_242_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.772 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_171/CO[3]
                         net (fo=1, routed)           0.000    49.772    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_171_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.886 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    49.886    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_105_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.000 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    50.000    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_44_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.114 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    50.114    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_17_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.385 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_5__0/CO[0]
                         net (fo=34, routed)          0.937    51.322    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[10]
    SLICE_X8Y47          LUT2 (Prop_lut2_I1_O)        0.373    51.695 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_512/O
                         net (fo=1, routed)           0.000    51.695    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_512_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.228 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_430/CO[3]
                         net (fo=1, routed)           0.000    52.228    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_430_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.345 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_344/CO[3]
                         net (fo=1, routed)           0.000    52.345    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_344_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.462 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_263/CO[3]
                         net (fo=1, routed)           0.001    52.463    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_263_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.580 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_187/CO[3]
                         net (fo=1, routed)           0.000    52.580    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_187_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.697 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    52.697    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_116_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.814 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    52.814    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_50_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.931 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    52.931    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_19_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    53.185 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_6/CO[0]
                         net (fo=33, routed)          1.149    54.334    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[9]
    SLICE_X11Y45         LUT2 (Prop_lut2_I1_O)        0.367    54.701 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_523/O
                         net (fo=1, routed)           0.000    54.701    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_523_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.251 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_441/CO[3]
                         net (fo=1, routed)           0.000    55.251    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_441_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.365 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_355/CO[3]
                         net (fo=1, routed)           0.000    55.365    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_355_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.479 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_274/CO[3]
                         net (fo=1, routed)           0.000    55.479    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_274_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.593 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_198/CO[3]
                         net (fo=1, routed)           0.000    55.593    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_198_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.707 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_127/CO[3]
                         net (fo=1, routed)           0.001    55.708    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_127_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.822 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    55.822    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_61_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.936 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    55.936    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_27_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.207 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_10/CO[0]
                         net (fo=34, routed)          0.790    56.997    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[8]
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.373    57.370 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_520/O
                         net (fo=1, routed)           0.000    57.370    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_520_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.903 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_440/CO[3]
                         net (fo=1, routed)           0.000    57.903    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_440_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.020 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_354/CO[3]
                         net (fo=1, routed)           0.000    58.020    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_354_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.137 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_273/CO[3]
                         net (fo=1, routed)           0.000    58.137    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_273_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.254 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_197/CO[3]
                         net (fo=1, routed)           0.000    58.254    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_197_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.371 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_126/CO[3]
                         net (fo=1, routed)           0.000    58.371    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_126_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.488 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.488    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_60_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.605 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    58.605    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_23_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    58.859 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_8/CO[0]
                         net (fo=34, routed)          1.018    59.877    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[7]
    SLICE_X11Y54         LUT2 (Prop_lut2_I1_O)        0.367    60.244 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_527/O
                         net (fo=1, routed)           0.000    60.244    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_527_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.794 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_450/CO[3]
                         net (fo=1, routed)           0.000    60.794    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_450_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.908 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_364/CO[3]
                         net (fo=1, routed)           0.000    60.908    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_364_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.022 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_283/CO[3]
                         net (fo=1, routed)           0.000    61.022    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_283_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.136 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_207/CO[3]
                         net (fo=1, routed)           0.000    61.136    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_207_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.250 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    61.250    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_136_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.364 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    61.364    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_66_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.478 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.478    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_25_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.749 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_9/CO[0]
                         net (fo=34, routed)          1.117    62.866    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[6]
    SLICE_X7Y51          LUT2 (Prop_lut2_I1_O)        0.373    63.239 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_535/O
                         net (fo=1, routed)           0.000    63.239    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_535_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.789 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_456/CO[3]
                         net (fo=1, routed)           0.000    63.789    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_456_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.903 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_370/CO[3]
                         net (fo=1, routed)           0.000    63.903    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_370_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.017 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_289/CO[3]
                         net (fo=1, routed)           0.000    64.017    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_289_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.131 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_213/CO[3]
                         net (fo=1, routed)           0.000    64.131    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_213_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.245 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_142/CO[3]
                         net (fo=1, routed)           0.000    64.245    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_142_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.359 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    64.359    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_76_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.473 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.473    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_33_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.744 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_13/CO[0]
                         net (fo=34, routed)          1.288    66.032    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[5]
    SLICE_X5Y49          LUT2 (Prop_lut2_I1_O)        0.373    66.405 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_531/O
                         net (fo=1, routed)           0.000    66.405    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_531_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.955 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_455/CO[3]
                         net (fo=1, routed)           0.001    66.956    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_455_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.070 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_369/CO[3]
                         net (fo=1, routed)           0.000    67.070    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_369_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.184 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_288/CO[3]
                         net (fo=1, routed)           0.000    67.184    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_288_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.298 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_212/CO[3]
                         net (fo=1, routed)           0.000    67.298    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_212_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.412 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    67.412    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_141_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.526 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_75/CO[3]
                         net (fo=1, routed)           0.000    67.526    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_75_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.640 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.640    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_29_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.911 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_11/CO[0]
                         net (fo=34, routed)          1.050    68.961    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[4]
    SLICE_X3Y48          LUT2 (Prop_lut2_I1_O)        0.373    69.334 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_539/O
                         net (fo=1, routed)           0.000    69.334    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_539_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.884 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_465/CO[3]
                         net (fo=1, routed)           0.000    69.884    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_465_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.998 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_379/CO[3]
                         net (fo=1, routed)           0.001    69.998    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_379_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.112 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_298/CO[3]
                         net (fo=1, routed)           0.000    70.112    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_298_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.226 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_222/CO[3]
                         net (fo=1, routed)           0.000    70.226    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_222_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.340 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    70.340    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_151_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.454 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    70.454    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_81_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.568 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.568    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_31_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.839 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_12/CO[0]
                         net (fo=34, routed)          1.089    71.929    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[3]
    SLICE_X4Y47          LUT2 (Prop_lut2_I1_O)        0.373    72.302 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_547/O
                         net (fo=1, routed)           0.000    72.302    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_547_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.835 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_471/CO[3]
                         net (fo=1, routed)           0.000    72.835    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_471_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.952 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_385/CO[3]
                         net (fo=1, routed)           0.000    72.952    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_385_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.069 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.001    73.069    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_304_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.186 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_228/CO[3]
                         net (fo=1, routed)           0.000    73.186    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_228_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.303 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_157/CO[3]
                         net (fo=1, routed)           0.000    73.303    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_157_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.420 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    73.420    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_91_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.537 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.537    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_42_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    73.791 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_16/CO[0]
                         net (fo=34, routed)          1.084    74.875    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[2]
    SLICE_X2Y46          LUT2 (Prop_lut2_I1_O)        0.367    75.242 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_543/O
                         net (fo=1, routed)           0.000    75.242    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_543_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.792 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_470/CO[3]
                         net (fo=1, routed)           0.000    75.792    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_470_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.906 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_384/CO[3]
                         net (fo=1, routed)           0.000    75.906    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_384_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.020 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_303/CO[3]
                         net (fo=1, routed)           0.000    76.020    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_303_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.134 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_227/CO[3]
                         net (fo=1, routed)           0.001    76.135    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_227_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.249 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    76.249    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_156_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.363 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    76.363    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_90_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.477 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.477    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_35_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.748 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_14/CO[0]
                         net (fo=34, routed)          1.077    77.825    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[1]
    SLICE_X1Y46          LUT3 (Prop_lut3_I0_O)        0.373    78.198 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_483/O
                         net (fo=1, routed)           0.000    78.198    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_483_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.748 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_394/CO[3]
                         net (fo=1, routed)           0.000    78.748    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_394_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.862 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_313/CO[3]
                         net (fo=1, routed)           0.000    78.862    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_313_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.976 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_237/CO[3]
                         net (fo=1, routed)           0.000    78.976    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_237_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.090 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_166/CO[3]
                         net (fo=1, routed)           0.001    79.090    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_166_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.204 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    79.204    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_96_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.318 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    79.318    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_37_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.432 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_15/CO[3]
                         net (fo=3, routed)           1.087    80.519    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[0]
    SLICE_X12Y50         LUT6 (Prop_lut6_I3_O)        0.124    80.643 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    80.643    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_4__0_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    81.156 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    81.156    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.273 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    81.273    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry__0_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    81.527 f  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry__1/CO[0]
                         net (fo=29, routed)          0.866    82.393    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry__1_n_3
    SLICE_X19Y49         LUT2 (Prop_lut2_I1_O)        0.367    82.760 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_4/O
                         net (fo=1, routed)           0.000    82.760    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_4_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.310 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.001    83.311    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.425 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    83.425    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__0_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.539 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    83.539    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__1_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.653 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    83.653    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__2_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.767 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    83.767    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__3_n_0
    SLICE_X19Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.881 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.881    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__4_n_0
    SLICE_X19Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    84.120 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__5/O[2]
                         net (fo=1, routed)           0.000    84.120    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__5_n_5
    SLICE_X19Y55         FDRE                                         r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         1.490    22.682    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/s00_axi_aclk
    SLICE_X19Y55         FDRE                                         r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[26]/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X19Y55         FDRE (Setup_fdre_C_D)        0.062    22.558    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[26]
  -------------------------------------------------------------------
                         required time                         22.558    
                         arrival time                         -84.120    
  -------------------------------------------------------------------
                         slack                                -61.562    

Slack (VIOLATED) :        -61.546ns  (required time - arrival time)
  Source:                 design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        81.118ns  (logic 52.063ns (64.182%)  route 29.055ns (35.818%))
  Logic Levels:           244  (CARRY4=224 LUT2=18 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         1.678     2.986    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y38         FDRE                                         r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     3.504 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=75, routed)          0.828     4.332    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/slv_reg1[0]
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.969 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.969    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_65_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.086 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.086    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_56_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.203 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.203    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_47_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.320 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.320    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_38_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.437 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.437    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_25_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.554 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.554    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_9_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.671 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_4__1/CO[3]
                         net (fo=34, routed)          1.275     6.946    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[26]
    SLICE_X13Y37         LUT2 (Prop_lut2_I1_O)        0.124     7.070 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_379/O
                         net (fo=1, routed)           0.000     7.070    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_379_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.620 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_334/CO[3]
                         net (fo=1, routed)           0.000     7.620    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_334_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.734 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_285/CO[3]
                         net (fo=1, routed)           0.000     7.734    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_285_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.848 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_231/CO[3]
                         net (fo=1, routed)           0.000     7.848    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_231_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.962 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.962    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_172_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.076    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_117_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.190    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_16_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.304    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_5_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.575 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_2__1/CO[0]
                         net (fo=33, routed)          1.151     9.726    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[25]
    SLICE_X16Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    10.570 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_329/CO[3]
                         net (fo=1, routed)           0.000    10.570    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_329_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.687 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_280/CO[3]
                         net (fo=1, routed)           0.000    10.687    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_280_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.804 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_226/CO[3]
                         net (fo=1, routed)           0.000    10.804    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_226_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.921 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_167/CO[3]
                         net (fo=1, routed)           0.000    10.921    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_167_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.038 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_107/CO[3]
                         net (fo=1, routed)           0.000    11.038    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_107_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.155 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.155    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_52_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.272    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_7_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.526 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_3__1/CO[0]
                         net (fo=33, routed)          0.882    12.408    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[24]
    SLICE_X18Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    13.231 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_324/CO[3]
                         net (fo=1, routed)           0.000    13.231    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_324_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.345 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_275/CO[3]
                         net (fo=1, routed)           0.000    13.345    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_275_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.459 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_221/CO[3]
                         net (fo=1, routed)           0.000    13.459    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_221_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.573 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.573    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_162_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.687 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_102/CO[3]
                         net (fo=1, routed)           0.000    13.687    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_102_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.801 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    13.801    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_42_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.915 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.915    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_21_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.186 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_7/CO[0]
                         net (fo=33, routed)          0.868    15.055    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[23]
    SLICE_X17Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.884 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_323/CO[3]
                         net (fo=1, routed)           0.000    15.884    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_323_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.998 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.998    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_274_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.112 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_220/CO[3]
                         net (fo=1, routed)           0.000    16.112    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_220_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.226 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_161/CO[3]
                         net (fo=1, routed)           0.000    16.226    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_161_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.340 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_101/CO[3]
                         net (fo=1, routed)           0.000    16.340    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_101_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.454 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.454    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_41_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.568 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.568    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_17_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.839 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_5/CO[0]
                         net (fo=33, routed)          1.006    17.845    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[22]
    SLICE_X15Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    18.674 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.674    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_343_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.788 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_294/CO[3]
                         net (fo=1, routed)           0.000    18.788    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_294_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.902 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_240/CO[3]
                         net (fo=1, routed)           0.000    18.902    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_240_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.016 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_177/CO[3]
                         net (fo=1, routed)           0.000    19.016    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_177_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.130 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_112/CO[3]
                         net (fo=1, routed)           0.000    19.130    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_112_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.244 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.244    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_47_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.358 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.358    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_19_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.629 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_6/CO[0]
                         net (fo=33, routed)          0.710    20.339    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[21]
    SLICE_X14Y37         LUT2 (Prop_lut2_I1_O)        0.373    20.712 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_389/O
                         net (fo=1, routed)           0.000    20.712    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_389_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.262 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_349/CO[3]
                         net (fo=1, routed)           0.000    21.262    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_349_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.376 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_300/CO[3]
                         net (fo=1, routed)           0.000    21.376    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_300_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.490 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_246/CO[3]
                         net (fo=1, routed)           0.000    21.490    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_246_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.604 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_187/CO[3]
                         net (fo=1, routed)           0.000    21.604    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_187_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.718 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_123/CO[3]
                         net (fo=1, routed)           0.000    21.718    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_123_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.832 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_58/CO[3]
                         net (fo=1, routed)           0.000    21.832    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_58_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.946    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_27_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.217 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_10/CO[0]
                         net (fo=34, routed)          0.984    23.201    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[20]
    SLICE_X15Y40         LUT2 (Prop_lut2_I1_O)        0.373    23.574 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_386/O
                         net (fo=1, routed)           0.000    23.574    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_386_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.124 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_348/CO[3]
                         net (fo=1, routed)           0.000    24.124    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_348_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.238 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_299/CO[3]
                         net (fo=1, routed)           0.000    24.238    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_299_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.352 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_245/CO[3]
                         net (fo=1, routed)           0.000    24.352    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_245_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.466 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_186/CO[3]
                         net (fo=1, routed)           0.000    24.466    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_186_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.580 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_122/CO[3]
                         net (fo=1, routed)           0.000    24.580    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_122_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.694 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    24.694    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_57_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.808 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.808    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_23_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.079 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_8/CO[0]
                         net (fo=33, routed)          1.049    26.128    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[19]
    SLICE_X19Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    26.957 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_358/CO[3]
                         net (fo=1, routed)           0.000    26.957    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_358_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.071 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_309/CO[3]
                         net (fo=1, routed)           0.000    27.071    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_309_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.185 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_255/CO[3]
                         net (fo=1, routed)           0.000    27.185    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_255_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.299 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_196/CO[3]
                         net (fo=1, routed)           0.000    27.299    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_196_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.413 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    27.413    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_132_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.527 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    27.527    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_63_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.641 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.641    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_25_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.912 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_9/CO[0]
                         net (fo=34, routed)          1.063    28.975    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[18]
    SLICE_X20Y41         LUT2 (Prop_lut2_I1_O)        0.373    29.348 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_516/O
                         net (fo=1, routed)           0.000    29.348    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_516_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.881 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_435/CO[3]
                         net (fo=1, routed)           0.000    29.881    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_435_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.998 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_314/CO[3]
                         net (fo=1, routed)           0.000    29.998    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_314_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.115 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_261/CO[3]
                         net (fo=1, routed)           0.000    30.115    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_261_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.232 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_202/CO[3]
                         net (fo=1, routed)           0.000    30.232    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_202_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.349 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_138/CO[3]
                         net (fo=1, routed)           0.000    30.349    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_138_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.466 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    30.466    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_73_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.583 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.583    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_33_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    30.837 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_13/CO[0]
                         net (fo=33, routed)          0.975    31.812    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[17]
    SLICE_X25Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    32.635 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_425/CO[3]
                         net (fo=1, routed)           0.000    32.635    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_425_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.749 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_349/CO[3]
                         net (fo=1, routed)           0.000    32.749    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_349_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.863 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_260/CO[3]
                         net (fo=1, routed)           0.000    32.863    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_260_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.977 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_201/CO[3]
                         net (fo=1, routed)           0.000    32.977    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_201_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.091 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_137/CO[3]
                         net (fo=1, routed)           0.000    33.091    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_137_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.205 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_72/CO[3]
                         net (fo=1, routed)           0.000    33.205    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_72_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.319 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.319    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_29_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.590 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_11/CO[0]
                         net (fo=33, routed)          0.947    34.537    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[16]
    SLICE_X24Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    35.381 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_420/CO[3]
                         net (fo=1, routed)           0.000    35.381    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_420_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.498 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_339/CO[3]
                         net (fo=1, routed)           0.000    35.498    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_339_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.615 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.615    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_268_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.732 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_211/CO[3]
                         net (fo=1, routed)           0.000    35.732    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_211_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.849 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_147/CO[3]
                         net (fo=1, routed)           0.000    35.849    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_147_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.966 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_78/CO[3]
                         net (fo=1, routed)           0.000    35.966    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_78_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.083 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.083    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_31_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    36.337 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_12/CO[0]
                         net (fo=33, routed)          0.777    37.115    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[15]
    SLICE_X23Y43         LUT2 (Prop_lut2_I1_O)        0.367    37.482 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_502/O
                         net (fo=1, routed)           0.000    37.482    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_502_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.032 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_415/CO[3]
                         net (fo=1, routed)           0.000    38.032    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_415_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.146 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_334/CO[3]
                         net (fo=1, routed)           0.000    38.146    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_334_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.260 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_258/CO[3]
                         net (fo=1, routed)           0.000    38.260    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_258_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.374 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_192/CO[3]
                         net (fo=1, routed)           0.000    38.374    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_192_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.488 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_152/CO[3]
                         net (fo=1, routed)           0.000    38.488    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_152_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.602 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_88/CO[3]
                         net (fo=1, routed)           0.000    38.602    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_88_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.716 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.001    38.716    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_39_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.987 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_16/CO[0]
                         net (fo=33, routed)          0.708    39.695    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[14]
    SLICE_X22Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    40.524 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_410/CO[3]
                         net (fo=1, routed)           0.000    40.524    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_410_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.638 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_329/CO[3]
                         net (fo=1, routed)           0.001    40.639    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_329_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.753 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_253/CO[3]
                         net (fo=1, routed)           0.000    40.753    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_253_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.867 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_182/CO[3]
                         net (fo=1, routed)           0.000    40.867    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_182_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.981 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    40.981    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_121_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.095 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_87/CO[3]
                         net (fo=1, routed)           0.000    41.095    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_87_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.209 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.209    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_35_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.480 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_14/CO[0]
                         net (fo=34, routed)          1.023    42.503    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[13]
    SLICE_X21Y48         LUT2 (Prop_lut2_I1_O)        0.373    42.876 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_496/O
                         net (fo=1, routed)           0.000    42.876    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_496_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.426 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_405/CO[3]
                         net (fo=1, routed)           0.000    43.426    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_405_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.540 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_324/CO[3]
                         net (fo=1, routed)           0.001    43.541    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_324_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.655 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_248/CO[3]
                         net (fo=1, routed)           0.000    43.655    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_248_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.769 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_177/CO[3]
                         net (fo=1, routed)           0.000    43.769    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_177_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.883 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    43.883    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_111_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.997 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_55/CO[3]
                         net (fo=1, routed)           0.000    43.997    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_55_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.111 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    44.111    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_37_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.382 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_15/CO[0]
                         net (fo=34, routed)          1.037    45.419    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[12]
    SLICE_X18Y48         LUT2 (Prop_lut2_I1_O)        0.373    45.792 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_492/O
                         net (fo=1, routed)           0.000    45.792    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_492_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.342 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_400/CO[3]
                         net (fo=1, routed)           0.000    46.342    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_400_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.456 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_319/CO[3]
                         net (fo=1, routed)           0.001    46.456    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_319_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.570 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_243/CO[3]
                         net (fo=1, routed)           0.000    46.570    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_243_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.684 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_172/CO[3]
                         net (fo=1, routed)           0.000    46.684    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_172_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.798 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    46.798    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_106_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.912 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    46.912    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_45_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.026 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    47.026    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_21_n_0
    SLICE_X18Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.297 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_7/CO[0]
                         net (fo=34, routed)          1.209    48.506    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[11]
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.373    48.879 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_488/O
                         net (fo=1, routed)           0.000    48.879    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_488_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.429 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_399/CO[3]
                         net (fo=1, routed)           0.000    49.429    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_399_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.543 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_318/CO[3]
                         net (fo=1, routed)           0.001    49.544    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_318_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.658 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_242/CO[3]
                         net (fo=1, routed)           0.000    49.658    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_242_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.772 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_171/CO[3]
                         net (fo=1, routed)           0.000    49.772    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_171_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.886 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    49.886    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_105_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.000 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    50.000    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_44_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.114 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    50.114    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_17_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.385 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_5__0/CO[0]
                         net (fo=34, routed)          0.937    51.322    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[10]
    SLICE_X8Y47          LUT2 (Prop_lut2_I1_O)        0.373    51.695 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_512/O
                         net (fo=1, routed)           0.000    51.695    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_512_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.228 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_430/CO[3]
                         net (fo=1, routed)           0.000    52.228    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_430_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.345 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_344/CO[3]
                         net (fo=1, routed)           0.000    52.345    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_344_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.462 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_263/CO[3]
                         net (fo=1, routed)           0.001    52.463    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_263_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.580 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_187/CO[3]
                         net (fo=1, routed)           0.000    52.580    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_187_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.697 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    52.697    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_116_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.814 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    52.814    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_50_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.931 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    52.931    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_19_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    53.185 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_6/CO[0]
                         net (fo=33, routed)          1.149    54.334    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[9]
    SLICE_X11Y45         LUT2 (Prop_lut2_I1_O)        0.367    54.701 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_523/O
                         net (fo=1, routed)           0.000    54.701    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_523_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.251 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_441/CO[3]
                         net (fo=1, routed)           0.000    55.251    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_441_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.365 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_355/CO[3]
                         net (fo=1, routed)           0.000    55.365    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_355_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.479 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_274/CO[3]
                         net (fo=1, routed)           0.000    55.479    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_274_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.593 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_198/CO[3]
                         net (fo=1, routed)           0.000    55.593    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_198_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.707 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_127/CO[3]
                         net (fo=1, routed)           0.001    55.708    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_127_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.822 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    55.822    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_61_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.936 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    55.936    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_27_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.207 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_10/CO[0]
                         net (fo=34, routed)          0.790    56.997    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[8]
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.373    57.370 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_520/O
                         net (fo=1, routed)           0.000    57.370    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_520_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.903 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_440/CO[3]
                         net (fo=1, routed)           0.000    57.903    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_440_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.020 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_354/CO[3]
                         net (fo=1, routed)           0.000    58.020    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_354_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.137 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_273/CO[3]
                         net (fo=1, routed)           0.000    58.137    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_273_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.254 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_197/CO[3]
                         net (fo=1, routed)           0.000    58.254    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_197_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.371 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_126/CO[3]
                         net (fo=1, routed)           0.000    58.371    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_126_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.488 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.488    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_60_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.605 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    58.605    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_23_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    58.859 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_8/CO[0]
                         net (fo=34, routed)          1.018    59.877    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[7]
    SLICE_X11Y54         LUT2 (Prop_lut2_I1_O)        0.367    60.244 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_527/O
                         net (fo=1, routed)           0.000    60.244    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_527_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.794 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_450/CO[3]
                         net (fo=1, routed)           0.000    60.794    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_450_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.908 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_364/CO[3]
                         net (fo=1, routed)           0.000    60.908    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_364_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.022 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_283/CO[3]
                         net (fo=1, routed)           0.000    61.022    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_283_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.136 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_207/CO[3]
                         net (fo=1, routed)           0.000    61.136    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_207_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.250 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    61.250    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_136_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.364 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    61.364    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_66_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.478 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.478    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_25_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.749 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_9/CO[0]
                         net (fo=34, routed)          1.117    62.866    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[6]
    SLICE_X7Y51          LUT2 (Prop_lut2_I1_O)        0.373    63.239 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_535/O
                         net (fo=1, routed)           0.000    63.239    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_535_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.789 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_456/CO[3]
                         net (fo=1, routed)           0.000    63.789    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_456_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.903 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_370/CO[3]
                         net (fo=1, routed)           0.000    63.903    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_370_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.017 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_289/CO[3]
                         net (fo=1, routed)           0.000    64.017    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_289_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.131 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_213/CO[3]
                         net (fo=1, routed)           0.000    64.131    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_213_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.245 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_142/CO[3]
                         net (fo=1, routed)           0.000    64.245    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_142_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.359 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    64.359    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_76_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.473 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.473    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_33_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.744 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_13/CO[0]
                         net (fo=34, routed)          1.288    66.032    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[5]
    SLICE_X5Y49          LUT2 (Prop_lut2_I1_O)        0.373    66.405 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_531/O
                         net (fo=1, routed)           0.000    66.405    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_531_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.955 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_455/CO[3]
                         net (fo=1, routed)           0.001    66.956    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_455_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.070 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_369/CO[3]
                         net (fo=1, routed)           0.000    67.070    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_369_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.184 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_288/CO[3]
                         net (fo=1, routed)           0.000    67.184    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_288_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.298 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_212/CO[3]
                         net (fo=1, routed)           0.000    67.298    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_212_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.412 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    67.412    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_141_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.526 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_75/CO[3]
                         net (fo=1, routed)           0.000    67.526    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_75_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.640 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.640    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_29_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.911 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_11/CO[0]
                         net (fo=34, routed)          1.050    68.961    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[4]
    SLICE_X3Y48          LUT2 (Prop_lut2_I1_O)        0.373    69.334 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_539/O
                         net (fo=1, routed)           0.000    69.334    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_539_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.884 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_465/CO[3]
                         net (fo=1, routed)           0.000    69.884    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_465_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.998 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_379/CO[3]
                         net (fo=1, routed)           0.001    69.998    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_379_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.112 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_298/CO[3]
                         net (fo=1, routed)           0.000    70.112    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_298_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.226 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_222/CO[3]
                         net (fo=1, routed)           0.000    70.226    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_222_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.340 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    70.340    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_151_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.454 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    70.454    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_81_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.568 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.568    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_31_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.839 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_12/CO[0]
                         net (fo=34, routed)          1.089    71.929    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[3]
    SLICE_X4Y47          LUT2 (Prop_lut2_I1_O)        0.373    72.302 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_547/O
                         net (fo=1, routed)           0.000    72.302    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_547_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.835 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_471/CO[3]
                         net (fo=1, routed)           0.000    72.835    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_471_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.952 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_385/CO[3]
                         net (fo=1, routed)           0.000    72.952    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_385_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.069 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.001    73.069    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_304_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.186 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_228/CO[3]
                         net (fo=1, routed)           0.000    73.186    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_228_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.303 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_157/CO[3]
                         net (fo=1, routed)           0.000    73.303    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_157_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.420 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    73.420    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_91_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.537 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.537    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_42_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    73.791 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_16/CO[0]
                         net (fo=34, routed)          1.084    74.875    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[2]
    SLICE_X2Y46          LUT2 (Prop_lut2_I1_O)        0.367    75.242 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_543/O
                         net (fo=1, routed)           0.000    75.242    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_543_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.792 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_470/CO[3]
                         net (fo=1, routed)           0.000    75.792    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_470_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.906 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_384/CO[3]
                         net (fo=1, routed)           0.000    75.906    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_384_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.020 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_303/CO[3]
                         net (fo=1, routed)           0.000    76.020    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_303_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.134 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_227/CO[3]
                         net (fo=1, routed)           0.001    76.135    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_227_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.249 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    76.249    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_156_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.363 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    76.363    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_90_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.477 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.477    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_35_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.748 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_14/CO[0]
                         net (fo=34, routed)          1.077    77.825    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[1]
    SLICE_X1Y46          LUT3 (Prop_lut3_I0_O)        0.373    78.198 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_483/O
                         net (fo=1, routed)           0.000    78.198    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_483_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.748 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_394/CO[3]
                         net (fo=1, routed)           0.000    78.748    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_394_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.862 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_313/CO[3]
                         net (fo=1, routed)           0.000    78.862    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_313_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.976 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_237/CO[3]
                         net (fo=1, routed)           0.000    78.976    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_237_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.090 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_166/CO[3]
                         net (fo=1, routed)           0.001    79.090    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_166_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.204 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    79.204    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_96_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.318 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    79.318    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_37_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.432 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_15/CO[3]
                         net (fo=3, routed)           1.087    80.519    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[0]
    SLICE_X12Y50         LUT6 (Prop_lut6_I3_O)        0.124    80.643 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    80.643    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_4__0_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    81.156 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    81.156    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.273 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    81.273    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry__0_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    81.527 f  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry__1/CO[0]
                         net (fo=29, routed)          0.866    82.393    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry__1_n_3
    SLICE_X19Y49         LUT2 (Prop_lut2_I1_O)        0.367    82.760 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_4/O
                         net (fo=1, routed)           0.000    82.760    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_4_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.310 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.001    83.311    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.425 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    83.425    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__0_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.539 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    83.539    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__1_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.653 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    83.653    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__2_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.767 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    83.767    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__3_n_0
    SLICE_X19Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.881 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.881    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__4_n_0
    SLICE_X19Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    84.104 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__5/O[0]
                         net (fo=1, routed)           0.000    84.104    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__5_n_7
    SLICE_X19Y55         FDRE                                         r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         1.490    22.682    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/s00_axi_aclk
    SLICE_X19Y55         FDRE                                         r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[24]/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X19Y55         FDRE (Setup_fdre_C_D)        0.062    22.558    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[24]
  -------------------------------------------------------------------
                         required time                         22.558    
                         arrival time                         -84.104    
  -------------------------------------------------------------------
                         slack                                -61.546    

Slack (VIOLATED) :        -61.543ns  (required time - arrival time)
  Source:                 design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        81.115ns  (logic 52.060ns (64.181%)  route 29.055ns (35.819%))
  Logic Levels:           243  (CARRY4=223 LUT2=18 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         1.678     2.986    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y38         FDRE                                         r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     3.504 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=75, routed)          0.828     4.332    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/slv_reg1[0]
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.969 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.969    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_65_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.086 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.086    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_56_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.203 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.203    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_47_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.320 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.320    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_38_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.437 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.437    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_25_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.554 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.554    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_9_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.671 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_4__1/CO[3]
                         net (fo=34, routed)          1.275     6.946    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[26]
    SLICE_X13Y37         LUT2 (Prop_lut2_I1_O)        0.124     7.070 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_379/O
                         net (fo=1, routed)           0.000     7.070    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_379_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.620 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_334/CO[3]
                         net (fo=1, routed)           0.000     7.620    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_334_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.734 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_285/CO[3]
                         net (fo=1, routed)           0.000     7.734    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_285_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.848 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_231/CO[3]
                         net (fo=1, routed)           0.000     7.848    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_231_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.962 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.962    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_172_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.076    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_117_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.190    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_16_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.304    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_5_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.575 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_2__1/CO[0]
                         net (fo=33, routed)          1.151     9.726    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[25]
    SLICE_X16Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    10.570 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_329/CO[3]
                         net (fo=1, routed)           0.000    10.570    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_329_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.687 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_280/CO[3]
                         net (fo=1, routed)           0.000    10.687    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_280_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.804 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_226/CO[3]
                         net (fo=1, routed)           0.000    10.804    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_226_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.921 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_167/CO[3]
                         net (fo=1, routed)           0.000    10.921    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_167_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.038 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_107/CO[3]
                         net (fo=1, routed)           0.000    11.038    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_107_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.155 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.155    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_52_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.272    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_7_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.526 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_3__1/CO[0]
                         net (fo=33, routed)          0.882    12.408    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[24]
    SLICE_X18Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    13.231 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_324/CO[3]
                         net (fo=1, routed)           0.000    13.231    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_324_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.345 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_275/CO[3]
                         net (fo=1, routed)           0.000    13.345    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_275_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.459 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_221/CO[3]
                         net (fo=1, routed)           0.000    13.459    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_221_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.573 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.573    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_162_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.687 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_102/CO[3]
                         net (fo=1, routed)           0.000    13.687    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_102_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.801 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    13.801    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_42_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.915 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.915    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_21_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.186 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_7/CO[0]
                         net (fo=33, routed)          0.868    15.055    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[23]
    SLICE_X17Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.884 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_323/CO[3]
                         net (fo=1, routed)           0.000    15.884    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_323_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.998 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.998    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_274_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.112 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_220/CO[3]
                         net (fo=1, routed)           0.000    16.112    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_220_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.226 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_161/CO[3]
                         net (fo=1, routed)           0.000    16.226    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_161_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.340 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_101/CO[3]
                         net (fo=1, routed)           0.000    16.340    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_101_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.454 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.454    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_41_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.568 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.568    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_17_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.839 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_5/CO[0]
                         net (fo=33, routed)          1.006    17.845    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[22]
    SLICE_X15Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    18.674 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.674    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_343_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.788 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_294/CO[3]
                         net (fo=1, routed)           0.000    18.788    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_294_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.902 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_240/CO[3]
                         net (fo=1, routed)           0.000    18.902    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_240_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.016 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_177/CO[3]
                         net (fo=1, routed)           0.000    19.016    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_177_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.130 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_112/CO[3]
                         net (fo=1, routed)           0.000    19.130    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_112_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.244 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.244    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_47_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.358 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.358    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_19_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.629 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_6/CO[0]
                         net (fo=33, routed)          0.710    20.339    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[21]
    SLICE_X14Y37         LUT2 (Prop_lut2_I1_O)        0.373    20.712 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_389/O
                         net (fo=1, routed)           0.000    20.712    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_389_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.262 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_349/CO[3]
                         net (fo=1, routed)           0.000    21.262    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_349_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.376 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_300/CO[3]
                         net (fo=1, routed)           0.000    21.376    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_300_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.490 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_246/CO[3]
                         net (fo=1, routed)           0.000    21.490    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_246_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.604 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_187/CO[3]
                         net (fo=1, routed)           0.000    21.604    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_187_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.718 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_123/CO[3]
                         net (fo=1, routed)           0.000    21.718    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_123_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.832 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_58/CO[3]
                         net (fo=1, routed)           0.000    21.832    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_58_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.946    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_27_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.217 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_10/CO[0]
                         net (fo=34, routed)          0.984    23.201    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[20]
    SLICE_X15Y40         LUT2 (Prop_lut2_I1_O)        0.373    23.574 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_386/O
                         net (fo=1, routed)           0.000    23.574    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_386_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.124 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_348/CO[3]
                         net (fo=1, routed)           0.000    24.124    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_348_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.238 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_299/CO[3]
                         net (fo=1, routed)           0.000    24.238    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_299_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.352 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_245/CO[3]
                         net (fo=1, routed)           0.000    24.352    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_245_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.466 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_186/CO[3]
                         net (fo=1, routed)           0.000    24.466    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_186_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.580 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_122/CO[3]
                         net (fo=1, routed)           0.000    24.580    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_122_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.694 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    24.694    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_57_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.808 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.808    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_23_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.079 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_8/CO[0]
                         net (fo=33, routed)          1.049    26.128    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[19]
    SLICE_X19Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    26.957 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_358/CO[3]
                         net (fo=1, routed)           0.000    26.957    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_358_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.071 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_309/CO[3]
                         net (fo=1, routed)           0.000    27.071    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_309_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.185 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_255/CO[3]
                         net (fo=1, routed)           0.000    27.185    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_255_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.299 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_196/CO[3]
                         net (fo=1, routed)           0.000    27.299    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_196_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.413 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    27.413    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_132_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.527 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    27.527    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_63_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.641 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.641    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_25_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.912 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_9/CO[0]
                         net (fo=34, routed)          1.063    28.975    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[18]
    SLICE_X20Y41         LUT2 (Prop_lut2_I1_O)        0.373    29.348 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_516/O
                         net (fo=1, routed)           0.000    29.348    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_516_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.881 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_435/CO[3]
                         net (fo=1, routed)           0.000    29.881    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_435_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.998 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_314/CO[3]
                         net (fo=1, routed)           0.000    29.998    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_314_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.115 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_261/CO[3]
                         net (fo=1, routed)           0.000    30.115    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_261_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.232 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_202/CO[3]
                         net (fo=1, routed)           0.000    30.232    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_202_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.349 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_138/CO[3]
                         net (fo=1, routed)           0.000    30.349    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_138_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.466 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    30.466    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_73_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.583 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.583    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_33_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    30.837 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_13/CO[0]
                         net (fo=33, routed)          0.975    31.812    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[17]
    SLICE_X25Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    32.635 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_425/CO[3]
                         net (fo=1, routed)           0.000    32.635    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_425_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.749 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_349/CO[3]
                         net (fo=1, routed)           0.000    32.749    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_349_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.863 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_260/CO[3]
                         net (fo=1, routed)           0.000    32.863    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_260_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.977 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_201/CO[3]
                         net (fo=1, routed)           0.000    32.977    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_201_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.091 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_137/CO[3]
                         net (fo=1, routed)           0.000    33.091    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_137_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.205 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_72/CO[3]
                         net (fo=1, routed)           0.000    33.205    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_72_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.319 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.319    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_29_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.590 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_11/CO[0]
                         net (fo=33, routed)          0.947    34.537    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[16]
    SLICE_X24Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    35.381 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_420/CO[3]
                         net (fo=1, routed)           0.000    35.381    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_420_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.498 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_339/CO[3]
                         net (fo=1, routed)           0.000    35.498    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_339_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.615 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.615    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_268_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.732 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_211/CO[3]
                         net (fo=1, routed)           0.000    35.732    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_211_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.849 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_147/CO[3]
                         net (fo=1, routed)           0.000    35.849    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_147_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.966 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_78/CO[3]
                         net (fo=1, routed)           0.000    35.966    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_78_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.083 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.083    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_31_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    36.337 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_12/CO[0]
                         net (fo=33, routed)          0.777    37.115    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[15]
    SLICE_X23Y43         LUT2 (Prop_lut2_I1_O)        0.367    37.482 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_502/O
                         net (fo=1, routed)           0.000    37.482    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_502_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.032 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_415/CO[3]
                         net (fo=1, routed)           0.000    38.032    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_415_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.146 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_334/CO[3]
                         net (fo=1, routed)           0.000    38.146    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_334_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.260 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_258/CO[3]
                         net (fo=1, routed)           0.000    38.260    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_258_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.374 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_192/CO[3]
                         net (fo=1, routed)           0.000    38.374    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_192_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.488 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_152/CO[3]
                         net (fo=1, routed)           0.000    38.488    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_152_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.602 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_88/CO[3]
                         net (fo=1, routed)           0.000    38.602    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_88_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.716 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.001    38.716    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_39_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.987 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_16/CO[0]
                         net (fo=33, routed)          0.708    39.695    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[14]
    SLICE_X22Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    40.524 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_410/CO[3]
                         net (fo=1, routed)           0.000    40.524    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_410_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.638 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_329/CO[3]
                         net (fo=1, routed)           0.001    40.639    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_329_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.753 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_253/CO[3]
                         net (fo=1, routed)           0.000    40.753    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_253_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.867 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_182/CO[3]
                         net (fo=1, routed)           0.000    40.867    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_182_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.981 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    40.981    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_121_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.095 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_87/CO[3]
                         net (fo=1, routed)           0.000    41.095    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_87_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.209 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.209    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_35_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.480 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_14/CO[0]
                         net (fo=34, routed)          1.023    42.503    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[13]
    SLICE_X21Y48         LUT2 (Prop_lut2_I1_O)        0.373    42.876 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_496/O
                         net (fo=1, routed)           0.000    42.876    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_496_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.426 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_405/CO[3]
                         net (fo=1, routed)           0.000    43.426    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_405_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.540 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_324/CO[3]
                         net (fo=1, routed)           0.001    43.541    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_324_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.655 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_248/CO[3]
                         net (fo=1, routed)           0.000    43.655    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_248_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.769 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_177/CO[3]
                         net (fo=1, routed)           0.000    43.769    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_177_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.883 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    43.883    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_111_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.997 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_55/CO[3]
                         net (fo=1, routed)           0.000    43.997    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_55_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.111 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    44.111    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_37_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.382 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_15/CO[0]
                         net (fo=34, routed)          1.037    45.419    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[12]
    SLICE_X18Y48         LUT2 (Prop_lut2_I1_O)        0.373    45.792 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_492/O
                         net (fo=1, routed)           0.000    45.792    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_492_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.342 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_400/CO[3]
                         net (fo=1, routed)           0.000    46.342    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_400_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.456 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_319/CO[3]
                         net (fo=1, routed)           0.001    46.456    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_319_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.570 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_243/CO[3]
                         net (fo=1, routed)           0.000    46.570    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_243_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.684 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_172/CO[3]
                         net (fo=1, routed)           0.000    46.684    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_172_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.798 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    46.798    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_106_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.912 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    46.912    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_45_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.026 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    47.026    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_21_n_0
    SLICE_X18Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.297 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_7/CO[0]
                         net (fo=34, routed)          1.209    48.506    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[11]
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.373    48.879 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_488/O
                         net (fo=1, routed)           0.000    48.879    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_488_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.429 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_399/CO[3]
                         net (fo=1, routed)           0.000    49.429    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_399_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.543 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_318/CO[3]
                         net (fo=1, routed)           0.001    49.544    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_318_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.658 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_242/CO[3]
                         net (fo=1, routed)           0.000    49.658    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_242_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.772 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_171/CO[3]
                         net (fo=1, routed)           0.000    49.772    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_171_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.886 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    49.886    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_105_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.000 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    50.000    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_44_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.114 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    50.114    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_17_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.385 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_5__0/CO[0]
                         net (fo=34, routed)          0.937    51.322    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[10]
    SLICE_X8Y47          LUT2 (Prop_lut2_I1_O)        0.373    51.695 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_512/O
                         net (fo=1, routed)           0.000    51.695    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_512_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.228 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_430/CO[3]
                         net (fo=1, routed)           0.000    52.228    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_430_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.345 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_344/CO[3]
                         net (fo=1, routed)           0.000    52.345    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_344_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.462 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_263/CO[3]
                         net (fo=1, routed)           0.001    52.463    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_263_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.580 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_187/CO[3]
                         net (fo=1, routed)           0.000    52.580    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_187_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.697 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    52.697    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_116_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.814 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    52.814    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_50_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.931 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    52.931    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_19_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    53.185 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_6/CO[0]
                         net (fo=33, routed)          1.149    54.334    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[9]
    SLICE_X11Y45         LUT2 (Prop_lut2_I1_O)        0.367    54.701 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_523/O
                         net (fo=1, routed)           0.000    54.701    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_523_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.251 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_441/CO[3]
                         net (fo=1, routed)           0.000    55.251    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_441_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.365 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_355/CO[3]
                         net (fo=1, routed)           0.000    55.365    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_355_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.479 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_274/CO[3]
                         net (fo=1, routed)           0.000    55.479    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_274_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.593 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_198/CO[3]
                         net (fo=1, routed)           0.000    55.593    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_198_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.707 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_127/CO[3]
                         net (fo=1, routed)           0.001    55.708    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_127_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.822 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    55.822    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_61_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.936 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    55.936    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_27_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.207 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_10/CO[0]
                         net (fo=34, routed)          0.790    56.997    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[8]
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.373    57.370 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_520/O
                         net (fo=1, routed)           0.000    57.370    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_520_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.903 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_440/CO[3]
                         net (fo=1, routed)           0.000    57.903    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_440_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.020 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_354/CO[3]
                         net (fo=1, routed)           0.000    58.020    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_354_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.137 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_273/CO[3]
                         net (fo=1, routed)           0.000    58.137    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_273_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.254 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_197/CO[3]
                         net (fo=1, routed)           0.000    58.254    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_197_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.371 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_126/CO[3]
                         net (fo=1, routed)           0.000    58.371    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_126_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.488 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.488    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_60_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.605 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    58.605    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_23_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    58.859 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_8/CO[0]
                         net (fo=34, routed)          1.018    59.877    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[7]
    SLICE_X11Y54         LUT2 (Prop_lut2_I1_O)        0.367    60.244 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_527/O
                         net (fo=1, routed)           0.000    60.244    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_527_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.794 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_450/CO[3]
                         net (fo=1, routed)           0.000    60.794    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_450_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.908 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_364/CO[3]
                         net (fo=1, routed)           0.000    60.908    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_364_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.022 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_283/CO[3]
                         net (fo=1, routed)           0.000    61.022    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_283_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.136 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_207/CO[3]
                         net (fo=1, routed)           0.000    61.136    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_207_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.250 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    61.250    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_136_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.364 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    61.364    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_66_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.478 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.478    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_25_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.749 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_9/CO[0]
                         net (fo=34, routed)          1.117    62.866    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[6]
    SLICE_X7Y51          LUT2 (Prop_lut2_I1_O)        0.373    63.239 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_535/O
                         net (fo=1, routed)           0.000    63.239    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_535_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.789 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_456/CO[3]
                         net (fo=1, routed)           0.000    63.789    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_456_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.903 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_370/CO[3]
                         net (fo=1, routed)           0.000    63.903    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_370_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.017 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_289/CO[3]
                         net (fo=1, routed)           0.000    64.017    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_289_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.131 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_213/CO[3]
                         net (fo=1, routed)           0.000    64.131    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_213_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.245 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_142/CO[3]
                         net (fo=1, routed)           0.000    64.245    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_142_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.359 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    64.359    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_76_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.473 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.473    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_33_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.744 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_13/CO[0]
                         net (fo=34, routed)          1.288    66.032    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[5]
    SLICE_X5Y49          LUT2 (Prop_lut2_I1_O)        0.373    66.405 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_531/O
                         net (fo=1, routed)           0.000    66.405    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_531_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.955 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_455/CO[3]
                         net (fo=1, routed)           0.001    66.956    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_455_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.070 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_369/CO[3]
                         net (fo=1, routed)           0.000    67.070    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_369_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.184 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_288/CO[3]
                         net (fo=1, routed)           0.000    67.184    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_288_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.298 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_212/CO[3]
                         net (fo=1, routed)           0.000    67.298    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_212_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.412 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    67.412    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_141_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.526 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_75/CO[3]
                         net (fo=1, routed)           0.000    67.526    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_75_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.640 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.640    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_29_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.911 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_11/CO[0]
                         net (fo=34, routed)          1.050    68.961    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[4]
    SLICE_X3Y48          LUT2 (Prop_lut2_I1_O)        0.373    69.334 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_539/O
                         net (fo=1, routed)           0.000    69.334    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_539_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.884 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_465/CO[3]
                         net (fo=1, routed)           0.000    69.884    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_465_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.998 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_379/CO[3]
                         net (fo=1, routed)           0.001    69.998    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_379_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.112 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_298/CO[3]
                         net (fo=1, routed)           0.000    70.112    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_298_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.226 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_222/CO[3]
                         net (fo=1, routed)           0.000    70.226    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_222_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.340 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    70.340    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_151_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.454 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    70.454    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_81_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.568 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.568    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_31_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.839 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_12/CO[0]
                         net (fo=34, routed)          1.089    71.929    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[3]
    SLICE_X4Y47          LUT2 (Prop_lut2_I1_O)        0.373    72.302 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_547/O
                         net (fo=1, routed)           0.000    72.302    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_547_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.835 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_471/CO[3]
                         net (fo=1, routed)           0.000    72.835    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_471_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.952 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_385/CO[3]
                         net (fo=1, routed)           0.000    72.952    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_385_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.069 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.001    73.069    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_304_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.186 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_228/CO[3]
                         net (fo=1, routed)           0.000    73.186    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_228_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.303 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_157/CO[3]
                         net (fo=1, routed)           0.000    73.303    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_157_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.420 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    73.420    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_91_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.537 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.537    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_42_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    73.791 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_16/CO[0]
                         net (fo=34, routed)          1.084    74.875    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[2]
    SLICE_X2Y46          LUT2 (Prop_lut2_I1_O)        0.367    75.242 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_543/O
                         net (fo=1, routed)           0.000    75.242    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_543_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.792 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_470/CO[3]
                         net (fo=1, routed)           0.000    75.792    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_470_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.906 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_384/CO[3]
                         net (fo=1, routed)           0.000    75.906    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_384_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.020 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_303/CO[3]
                         net (fo=1, routed)           0.000    76.020    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_303_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.134 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_227/CO[3]
                         net (fo=1, routed)           0.001    76.135    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_227_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.249 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    76.249    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_156_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.363 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    76.363    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_90_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.477 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.477    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_35_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.748 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_14/CO[0]
                         net (fo=34, routed)          1.077    77.825    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[1]
    SLICE_X1Y46          LUT3 (Prop_lut3_I0_O)        0.373    78.198 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_483/O
                         net (fo=1, routed)           0.000    78.198    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_483_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.748 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_394/CO[3]
                         net (fo=1, routed)           0.000    78.748    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_394_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.862 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_313/CO[3]
                         net (fo=1, routed)           0.000    78.862    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_313_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.976 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_237/CO[3]
                         net (fo=1, routed)           0.000    78.976    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_237_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.090 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_166/CO[3]
                         net (fo=1, routed)           0.001    79.090    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_166_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.204 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    79.204    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_96_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.318 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    79.318    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_37_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.432 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_15/CO[3]
                         net (fo=3, routed)           1.087    80.519    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[0]
    SLICE_X12Y50         LUT6 (Prop_lut6_I3_O)        0.124    80.643 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    80.643    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_4__0_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    81.156 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    81.156    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.273 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    81.273    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry__0_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    81.527 f  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry__1/CO[0]
                         net (fo=29, routed)          0.866    82.393    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry__1_n_3
    SLICE_X19Y49         LUT2 (Prop_lut2_I1_O)        0.367    82.760 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_4/O
                         net (fo=1, routed)           0.000    82.760    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_4_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.310 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.001    83.311    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.425 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    83.425    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__0_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.539 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    83.539    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__1_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.653 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    83.653    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__2_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.767 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    83.767    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__3_n_0
    SLICE_X19Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.101 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__4/O[1]
                         net (fo=1, routed)           0.000    84.101    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__4_n_6
    SLICE_X19Y54         FDRE                                         r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         1.490    22.682    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/s00_axi_aclk
    SLICE_X19Y54         FDRE                                         r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[21]/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X19Y54         FDRE (Setup_fdre_C_D)        0.062    22.558    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[21]
  -------------------------------------------------------------------
                         required time                         22.558    
                         arrival time                         -84.101    
  -------------------------------------------------------------------
                         slack                                -61.543    

Slack (VIOLATED) :        -61.522ns  (required time - arrival time)
  Source:                 design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        81.094ns  (logic 52.039ns (64.171%)  route 29.055ns (35.828%))
  Logic Levels:           243  (CARRY4=223 LUT2=18 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         1.678     2.986    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y38         FDRE                                         r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     3.504 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=75, routed)          0.828     4.332    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/slv_reg1[0]
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.969 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.969    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_65_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.086 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.086    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_56_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.203 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.203    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_47_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.320 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.320    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_38_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.437 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.437    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_25_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.554 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.554    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_9_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.671 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_4__1/CO[3]
                         net (fo=34, routed)          1.275     6.946    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[26]
    SLICE_X13Y37         LUT2 (Prop_lut2_I1_O)        0.124     7.070 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_379/O
                         net (fo=1, routed)           0.000     7.070    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_379_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.620 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_334/CO[3]
                         net (fo=1, routed)           0.000     7.620    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_334_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.734 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_285/CO[3]
                         net (fo=1, routed)           0.000     7.734    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_285_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.848 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_231/CO[3]
                         net (fo=1, routed)           0.000     7.848    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_231_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.962 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.962    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_172_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.076    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_117_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.190    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_16_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.304    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_5_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.575 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_2__1/CO[0]
                         net (fo=33, routed)          1.151     9.726    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[25]
    SLICE_X16Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    10.570 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_329/CO[3]
                         net (fo=1, routed)           0.000    10.570    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_329_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.687 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_280/CO[3]
                         net (fo=1, routed)           0.000    10.687    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_280_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.804 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_226/CO[3]
                         net (fo=1, routed)           0.000    10.804    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_226_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.921 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_167/CO[3]
                         net (fo=1, routed)           0.000    10.921    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_167_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.038 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_107/CO[3]
                         net (fo=1, routed)           0.000    11.038    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_107_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.155 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.155    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_52_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.272    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_7_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.526 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_3__1/CO[0]
                         net (fo=33, routed)          0.882    12.408    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[24]
    SLICE_X18Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    13.231 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_324/CO[3]
                         net (fo=1, routed)           0.000    13.231    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_324_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.345 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_275/CO[3]
                         net (fo=1, routed)           0.000    13.345    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_275_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.459 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_221/CO[3]
                         net (fo=1, routed)           0.000    13.459    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_221_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.573 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.573    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_162_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.687 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_102/CO[3]
                         net (fo=1, routed)           0.000    13.687    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_102_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.801 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    13.801    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_42_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.915 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.915    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_21_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.186 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_7/CO[0]
                         net (fo=33, routed)          0.868    15.055    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[23]
    SLICE_X17Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.884 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_323/CO[3]
                         net (fo=1, routed)           0.000    15.884    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_323_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.998 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.998    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_274_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.112 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_220/CO[3]
                         net (fo=1, routed)           0.000    16.112    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_220_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.226 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_161/CO[3]
                         net (fo=1, routed)           0.000    16.226    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_161_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.340 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_101/CO[3]
                         net (fo=1, routed)           0.000    16.340    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_101_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.454 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.454    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_41_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.568 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.568    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_17_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.839 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_5/CO[0]
                         net (fo=33, routed)          1.006    17.845    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[22]
    SLICE_X15Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    18.674 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.674    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_343_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.788 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_294/CO[3]
                         net (fo=1, routed)           0.000    18.788    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_294_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.902 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_240/CO[3]
                         net (fo=1, routed)           0.000    18.902    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_240_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.016 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_177/CO[3]
                         net (fo=1, routed)           0.000    19.016    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_177_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.130 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_112/CO[3]
                         net (fo=1, routed)           0.000    19.130    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_112_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.244 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.244    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_47_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.358 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.358    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_19_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.629 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_6/CO[0]
                         net (fo=33, routed)          0.710    20.339    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[21]
    SLICE_X14Y37         LUT2 (Prop_lut2_I1_O)        0.373    20.712 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_389/O
                         net (fo=1, routed)           0.000    20.712    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_389_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.262 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_349/CO[3]
                         net (fo=1, routed)           0.000    21.262    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_349_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.376 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_300/CO[3]
                         net (fo=1, routed)           0.000    21.376    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_300_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.490 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_246/CO[3]
                         net (fo=1, routed)           0.000    21.490    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_246_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.604 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_187/CO[3]
                         net (fo=1, routed)           0.000    21.604    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_187_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.718 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_123/CO[3]
                         net (fo=1, routed)           0.000    21.718    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_123_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.832 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_58/CO[3]
                         net (fo=1, routed)           0.000    21.832    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_58_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.946    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_27_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.217 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_10/CO[0]
                         net (fo=34, routed)          0.984    23.201    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[20]
    SLICE_X15Y40         LUT2 (Prop_lut2_I1_O)        0.373    23.574 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_386/O
                         net (fo=1, routed)           0.000    23.574    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_386_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.124 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_348/CO[3]
                         net (fo=1, routed)           0.000    24.124    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_348_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.238 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_299/CO[3]
                         net (fo=1, routed)           0.000    24.238    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_299_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.352 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_245/CO[3]
                         net (fo=1, routed)           0.000    24.352    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_245_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.466 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_186/CO[3]
                         net (fo=1, routed)           0.000    24.466    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_186_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.580 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_122/CO[3]
                         net (fo=1, routed)           0.000    24.580    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_122_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.694 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    24.694    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_57_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.808 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.808    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_23_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.079 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_8/CO[0]
                         net (fo=33, routed)          1.049    26.128    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[19]
    SLICE_X19Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    26.957 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_358/CO[3]
                         net (fo=1, routed)           0.000    26.957    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_358_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.071 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_309/CO[3]
                         net (fo=1, routed)           0.000    27.071    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_309_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.185 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_255/CO[3]
                         net (fo=1, routed)           0.000    27.185    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_255_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.299 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_196/CO[3]
                         net (fo=1, routed)           0.000    27.299    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_196_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.413 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    27.413    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_132_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.527 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    27.527    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_63_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.641 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.641    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_25_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.912 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_9/CO[0]
                         net (fo=34, routed)          1.063    28.975    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[18]
    SLICE_X20Y41         LUT2 (Prop_lut2_I1_O)        0.373    29.348 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_516/O
                         net (fo=1, routed)           0.000    29.348    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_516_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.881 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_435/CO[3]
                         net (fo=1, routed)           0.000    29.881    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_435_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.998 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_314/CO[3]
                         net (fo=1, routed)           0.000    29.998    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_314_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.115 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_261/CO[3]
                         net (fo=1, routed)           0.000    30.115    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_261_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.232 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_202/CO[3]
                         net (fo=1, routed)           0.000    30.232    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_202_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.349 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_138/CO[3]
                         net (fo=1, routed)           0.000    30.349    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_138_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.466 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    30.466    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_73_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.583 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.583    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_33_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    30.837 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_13/CO[0]
                         net (fo=33, routed)          0.975    31.812    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[17]
    SLICE_X25Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    32.635 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_425/CO[3]
                         net (fo=1, routed)           0.000    32.635    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_425_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.749 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_349/CO[3]
                         net (fo=1, routed)           0.000    32.749    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_349_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.863 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_260/CO[3]
                         net (fo=1, routed)           0.000    32.863    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_260_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.977 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_201/CO[3]
                         net (fo=1, routed)           0.000    32.977    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_201_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.091 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_137/CO[3]
                         net (fo=1, routed)           0.000    33.091    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_137_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.205 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_72/CO[3]
                         net (fo=1, routed)           0.000    33.205    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_72_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.319 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.319    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_29_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.590 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_11/CO[0]
                         net (fo=33, routed)          0.947    34.537    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[16]
    SLICE_X24Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    35.381 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_420/CO[3]
                         net (fo=1, routed)           0.000    35.381    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_420_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.498 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_339/CO[3]
                         net (fo=1, routed)           0.000    35.498    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_339_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.615 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.615    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_268_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.732 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_211/CO[3]
                         net (fo=1, routed)           0.000    35.732    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_211_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.849 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_147/CO[3]
                         net (fo=1, routed)           0.000    35.849    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_147_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.966 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_78/CO[3]
                         net (fo=1, routed)           0.000    35.966    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_78_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.083 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.083    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_31_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    36.337 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_12/CO[0]
                         net (fo=33, routed)          0.777    37.115    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[15]
    SLICE_X23Y43         LUT2 (Prop_lut2_I1_O)        0.367    37.482 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_502/O
                         net (fo=1, routed)           0.000    37.482    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_502_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.032 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_415/CO[3]
                         net (fo=1, routed)           0.000    38.032    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_415_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.146 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_334/CO[3]
                         net (fo=1, routed)           0.000    38.146    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_334_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.260 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_258/CO[3]
                         net (fo=1, routed)           0.000    38.260    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_258_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.374 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_192/CO[3]
                         net (fo=1, routed)           0.000    38.374    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_192_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.488 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_152/CO[3]
                         net (fo=1, routed)           0.000    38.488    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_152_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.602 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_88/CO[3]
                         net (fo=1, routed)           0.000    38.602    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_88_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.716 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.001    38.716    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_39_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.987 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_16/CO[0]
                         net (fo=33, routed)          0.708    39.695    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[14]
    SLICE_X22Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    40.524 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_410/CO[3]
                         net (fo=1, routed)           0.000    40.524    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_410_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.638 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_329/CO[3]
                         net (fo=1, routed)           0.001    40.639    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_329_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.753 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_253/CO[3]
                         net (fo=1, routed)           0.000    40.753    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_253_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.867 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_182/CO[3]
                         net (fo=1, routed)           0.000    40.867    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_182_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.981 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    40.981    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_121_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.095 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_87/CO[3]
                         net (fo=1, routed)           0.000    41.095    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_87_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.209 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.209    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_35_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.480 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_14/CO[0]
                         net (fo=34, routed)          1.023    42.503    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[13]
    SLICE_X21Y48         LUT2 (Prop_lut2_I1_O)        0.373    42.876 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_496/O
                         net (fo=1, routed)           0.000    42.876    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_496_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.426 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_405/CO[3]
                         net (fo=1, routed)           0.000    43.426    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_405_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.540 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_324/CO[3]
                         net (fo=1, routed)           0.001    43.541    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_324_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.655 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_248/CO[3]
                         net (fo=1, routed)           0.000    43.655    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_248_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.769 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_177/CO[3]
                         net (fo=1, routed)           0.000    43.769    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_177_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.883 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    43.883    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_111_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.997 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_55/CO[3]
                         net (fo=1, routed)           0.000    43.997    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_55_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.111 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    44.111    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_37_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.382 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_15/CO[0]
                         net (fo=34, routed)          1.037    45.419    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[12]
    SLICE_X18Y48         LUT2 (Prop_lut2_I1_O)        0.373    45.792 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_492/O
                         net (fo=1, routed)           0.000    45.792    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_492_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.342 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_400/CO[3]
                         net (fo=1, routed)           0.000    46.342    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_400_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.456 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_319/CO[3]
                         net (fo=1, routed)           0.001    46.456    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_319_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.570 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_243/CO[3]
                         net (fo=1, routed)           0.000    46.570    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_243_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.684 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_172/CO[3]
                         net (fo=1, routed)           0.000    46.684    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_172_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.798 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    46.798    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_106_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.912 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    46.912    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_45_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.026 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    47.026    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_21_n_0
    SLICE_X18Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.297 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_7/CO[0]
                         net (fo=34, routed)          1.209    48.506    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[11]
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.373    48.879 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_488/O
                         net (fo=1, routed)           0.000    48.879    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_488_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.429 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_399/CO[3]
                         net (fo=1, routed)           0.000    49.429    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_399_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.543 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_318/CO[3]
                         net (fo=1, routed)           0.001    49.544    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_318_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.658 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_242/CO[3]
                         net (fo=1, routed)           0.000    49.658    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_242_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.772 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_171/CO[3]
                         net (fo=1, routed)           0.000    49.772    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_171_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.886 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    49.886    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_105_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.000 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    50.000    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_44_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.114 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    50.114    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_17_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.385 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_5__0/CO[0]
                         net (fo=34, routed)          0.937    51.322    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[10]
    SLICE_X8Y47          LUT2 (Prop_lut2_I1_O)        0.373    51.695 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_512/O
                         net (fo=1, routed)           0.000    51.695    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_512_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.228 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_430/CO[3]
                         net (fo=1, routed)           0.000    52.228    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_430_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.345 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_344/CO[3]
                         net (fo=1, routed)           0.000    52.345    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_344_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.462 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_263/CO[3]
                         net (fo=1, routed)           0.001    52.463    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_263_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.580 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_187/CO[3]
                         net (fo=1, routed)           0.000    52.580    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_187_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.697 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    52.697    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_116_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.814 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    52.814    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_50_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.931 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    52.931    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_19_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    53.185 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_6/CO[0]
                         net (fo=33, routed)          1.149    54.334    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[9]
    SLICE_X11Y45         LUT2 (Prop_lut2_I1_O)        0.367    54.701 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_523/O
                         net (fo=1, routed)           0.000    54.701    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_523_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.251 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_441/CO[3]
                         net (fo=1, routed)           0.000    55.251    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_441_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.365 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_355/CO[3]
                         net (fo=1, routed)           0.000    55.365    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_355_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.479 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_274/CO[3]
                         net (fo=1, routed)           0.000    55.479    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_274_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.593 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_198/CO[3]
                         net (fo=1, routed)           0.000    55.593    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_198_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.707 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_127/CO[3]
                         net (fo=1, routed)           0.001    55.708    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_127_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.822 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    55.822    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_61_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.936 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    55.936    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_27_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.207 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_10/CO[0]
                         net (fo=34, routed)          0.790    56.997    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[8]
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.373    57.370 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_520/O
                         net (fo=1, routed)           0.000    57.370    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_520_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.903 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_440/CO[3]
                         net (fo=1, routed)           0.000    57.903    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_440_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.020 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_354/CO[3]
                         net (fo=1, routed)           0.000    58.020    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_354_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.137 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_273/CO[3]
                         net (fo=1, routed)           0.000    58.137    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_273_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.254 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_197/CO[3]
                         net (fo=1, routed)           0.000    58.254    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_197_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.371 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_126/CO[3]
                         net (fo=1, routed)           0.000    58.371    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_126_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.488 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.488    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_60_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.605 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    58.605    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_23_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    58.859 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_8/CO[0]
                         net (fo=34, routed)          1.018    59.877    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[7]
    SLICE_X11Y54         LUT2 (Prop_lut2_I1_O)        0.367    60.244 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_527/O
                         net (fo=1, routed)           0.000    60.244    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_527_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.794 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_450/CO[3]
                         net (fo=1, routed)           0.000    60.794    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_450_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.908 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_364/CO[3]
                         net (fo=1, routed)           0.000    60.908    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_364_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.022 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_283/CO[3]
                         net (fo=1, routed)           0.000    61.022    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_283_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.136 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_207/CO[3]
                         net (fo=1, routed)           0.000    61.136    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_207_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.250 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    61.250    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_136_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.364 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    61.364    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_66_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.478 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.478    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_25_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.749 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_9/CO[0]
                         net (fo=34, routed)          1.117    62.866    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[6]
    SLICE_X7Y51          LUT2 (Prop_lut2_I1_O)        0.373    63.239 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_535/O
                         net (fo=1, routed)           0.000    63.239    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_535_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.789 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_456/CO[3]
                         net (fo=1, routed)           0.000    63.789    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_456_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.903 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_370/CO[3]
                         net (fo=1, routed)           0.000    63.903    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_370_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.017 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_289/CO[3]
                         net (fo=1, routed)           0.000    64.017    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_289_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.131 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_213/CO[3]
                         net (fo=1, routed)           0.000    64.131    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_213_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.245 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_142/CO[3]
                         net (fo=1, routed)           0.000    64.245    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_142_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.359 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    64.359    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_76_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.473 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.473    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_33_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.744 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_13/CO[0]
                         net (fo=34, routed)          1.288    66.032    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[5]
    SLICE_X5Y49          LUT2 (Prop_lut2_I1_O)        0.373    66.405 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_531/O
                         net (fo=1, routed)           0.000    66.405    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_531_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.955 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_455/CO[3]
                         net (fo=1, routed)           0.001    66.956    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_455_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.070 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_369/CO[3]
                         net (fo=1, routed)           0.000    67.070    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_369_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.184 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_288/CO[3]
                         net (fo=1, routed)           0.000    67.184    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_288_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.298 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_212/CO[3]
                         net (fo=1, routed)           0.000    67.298    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_212_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.412 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    67.412    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_141_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.526 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_75/CO[3]
                         net (fo=1, routed)           0.000    67.526    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_75_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.640 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.640    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_29_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.911 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_11/CO[0]
                         net (fo=34, routed)          1.050    68.961    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[4]
    SLICE_X3Y48          LUT2 (Prop_lut2_I1_O)        0.373    69.334 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_539/O
                         net (fo=1, routed)           0.000    69.334    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_539_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.884 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_465/CO[3]
                         net (fo=1, routed)           0.000    69.884    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_465_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.998 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_379/CO[3]
                         net (fo=1, routed)           0.001    69.998    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_379_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.112 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_298/CO[3]
                         net (fo=1, routed)           0.000    70.112    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_298_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.226 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_222/CO[3]
                         net (fo=1, routed)           0.000    70.226    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_222_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.340 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    70.340    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_151_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.454 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    70.454    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_81_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.568 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.568    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_31_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.839 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_12/CO[0]
                         net (fo=34, routed)          1.089    71.929    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[3]
    SLICE_X4Y47          LUT2 (Prop_lut2_I1_O)        0.373    72.302 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_547/O
                         net (fo=1, routed)           0.000    72.302    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_547_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.835 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_471/CO[3]
                         net (fo=1, routed)           0.000    72.835    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_471_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.952 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_385/CO[3]
                         net (fo=1, routed)           0.000    72.952    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_385_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.069 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.001    73.069    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_304_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.186 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_228/CO[3]
                         net (fo=1, routed)           0.000    73.186    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_228_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.303 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_157/CO[3]
                         net (fo=1, routed)           0.000    73.303    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_157_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.420 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    73.420    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_91_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.537 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.537    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_42_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    73.791 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_16/CO[0]
                         net (fo=34, routed)          1.084    74.875    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[2]
    SLICE_X2Y46          LUT2 (Prop_lut2_I1_O)        0.367    75.242 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_543/O
                         net (fo=1, routed)           0.000    75.242    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_543_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.792 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_470/CO[3]
                         net (fo=1, routed)           0.000    75.792    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_470_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.906 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_384/CO[3]
                         net (fo=1, routed)           0.000    75.906    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_384_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.020 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_303/CO[3]
                         net (fo=1, routed)           0.000    76.020    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_303_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.134 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_227/CO[3]
                         net (fo=1, routed)           0.001    76.135    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_227_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.249 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    76.249    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_156_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.363 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    76.363    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_90_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.477 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.477    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_35_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.748 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_14/CO[0]
                         net (fo=34, routed)          1.077    77.825    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[1]
    SLICE_X1Y46          LUT3 (Prop_lut3_I0_O)        0.373    78.198 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_483/O
                         net (fo=1, routed)           0.000    78.198    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_483_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.748 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_394/CO[3]
                         net (fo=1, routed)           0.000    78.748    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_394_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.862 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_313/CO[3]
                         net (fo=1, routed)           0.000    78.862    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_313_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.976 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_237/CO[3]
                         net (fo=1, routed)           0.000    78.976    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_237_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.090 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_166/CO[3]
                         net (fo=1, routed)           0.001    79.090    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_166_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.204 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    79.204    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_96_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.318 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    79.318    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_37_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.432 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_15/CO[3]
                         net (fo=3, routed)           1.087    80.519    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[0]
    SLICE_X12Y50         LUT6 (Prop_lut6_I3_O)        0.124    80.643 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    80.643    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_4__0_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    81.156 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    81.156    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.273 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    81.273    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry__0_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    81.527 f  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry__1/CO[0]
                         net (fo=29, routed)          0.866    82.393    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry__1_n_3
    SLICE_X19Y49         LUT2 (Prop_lut2_I1_O)        0.367    82.760 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_4/O
                         net (fo=1, routed)           0.000    82.760    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_4_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.310 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.001    83.311    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.425 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    83.425    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__0_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.539 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    83.539    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__1_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.653 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    83.653    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__2_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.767 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    83.767    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__3_n_0
    SLICE_X19Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    84.080 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__4/O[3]
                         net (fo=1, routed)           0.000    84.080    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__4_n_4
    SLICE_X19Y54         FDRE                                         r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         1.490    22.682    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/s00_axi_aclk
    SLICE_X19Y54         FDRE                                         r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[23]/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X19Y54         FDRE (Setup_fdre_C_D)        0.062    22.558    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[23]
  -------------------------------------------------------------------
                         required time                         22.558    
                         arrival time                         -84.080    
  -------------------------------------------------------------------
                         slack                                -61.522    

Slack (VIOLATED) :        -61.448ns  (required time - arrival time)
  Source:                 design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        81.020ns  (logic 51.965ns (64.139%)  route 29.055ns (35.861%))
  Logic Levels:           243  (CARRY4=223 LUT2=18 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         1.678     2.986    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y38         FDRE                                         r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     3.504 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=75, routed)          0.828     4.332    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/slv_reg1[0]
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.969 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.969    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_65_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.086 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.086    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_56_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.203 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.203    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_47_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.320 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.320    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_38_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.437 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.437    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_25_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.554 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.554    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_9_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.671 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_4__1/CO[3]
                         net (fo=34, routed)          1.275     6.946    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[26]
    SLICE_X13Y37         LUT2 (Prop_lut2_I1_O)        0.124     7.070 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_379/O
                         net (fo=1, routed)           0.000     7.070    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_379_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.620 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_334/CO[3]
                         net (fo=1, routed)           0.000     7.620    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_334_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.734 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_285/CO[3]
                         net (fo=1, routed)           0.000     7.734    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_285_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.848 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_231/CO[3]
                         net (fo=1, routed)           0.000     7.848    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_231_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.962 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.962    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_172_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.076    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_117_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.190    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_16_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.304    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_5_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.575 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_2__1/CO[0]
                         net (fo=33, routed)          1.151     9.726    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[25]
    SLICE_X16Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    10.570 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_329/CO[3]
                         net (fo=1, routed)           0.000    10.570    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_329_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.687 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_280/CO[3]
                         net (fo=1, routed)           0.000    10.687    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_280_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.804 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_226/CO[3]
                         net (fo=1, routed)           0.000    10.804    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_226_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.921 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_167/CO[3]
                         net (fo=1, routed)           0.000    10.921    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_167_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.038 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_107/CO[3]
                         net (fo=1, routed)           0.000    11.038    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_107_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.155 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.155    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_52_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.272    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_7_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.526 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_3__1/CO[0]
                         net (fo=33, routed)          0.882    12.408    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[24]
    SLICE_X18Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    13.231 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_324/CO[3]
                         net (fo=1, routed)           0.000    13.231    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_324_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.345 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_275/CO[3]
                         net (fo=1, routed)           0.000    13.345    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_275_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.459 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_221/CO[3]
                         net (fo=1, routed)           0.000    13.459    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_221_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.573 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.573    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_162_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.687 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_102/CO[3]
                         net (fo=1, routed)           0.000    13.687    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_102_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.801 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    13.801    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_42_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.915 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.915    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_21_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.186 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_7/CO[0]
                         net (fo=33, routed)          0.868    15.055    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[23]
    SLICE_X17Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.884 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_323/CO[3]
                         net (fo=1, routed)           0.000    15.884    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_323_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.998 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.998    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_274_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.112 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_220/CO[3]
                         net (fo=1, routed)           0.000    16.112    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_220_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.226 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_161/CO[3]
                         net (fo=1, routed)           0.000    16.226    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_161_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.340 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_101/CO[3]
                         net (fo=1, routed)           0.000    16.340    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_101_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.454 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.454    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_41_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.568 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.568    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_17_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.839 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_5/CO[0]
                         net (fo=33, routed)          1.006    17.845    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[22]
    SLICE_X15Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    18.674 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.674    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_343_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.788 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_294/CO[3]
                         net (fo=1, routed)           0.000    18.788    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_294_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.902 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_240/CO[3]
                         net (fo=1, routed)           0.000    18.902    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_240_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.016 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_177/CO[3]
                         net (fo=1, routed)           0.000    19.016    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_177_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.130 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_112/CO[3]
                         net (fo=1, routed)           0.000    19.130    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_112_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.244 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.244    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_47_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.358 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.358    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_19_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.629 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_6/CO[0]
                         net (fo=33, routed)          0.710    20.339    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[21]
    SLICE_X14Y37         LUT2 (Prop_lut2_I1_O)        0.373    20.712 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_389/O
                         net (fo=1, routed)           0.000    20.712    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_389_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.262 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_349/CO[3]
                         net (fo=1, routed)           0.000    21.262    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_349_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.376 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_300/CO[3]
                         net (fo=1, routed)           0.000    21.376    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_300_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.490 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_246/CO[3]
                         net (fo=1, routed)           0.000    21.490    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_246_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.604 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_187/CO[3]
                         net (fo=1, routed)           0.000    21.604    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_187_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.718 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_123/CO[3]
                         net (fo=1, routed)           0.000    21.718    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_123_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.832 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_58/CO[3]
                         net (fo=1, routed)           0.000    21.832    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_58_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.946    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_27_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.217 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_10/CO[0]
                         net (fo=34, routed)          0.984    23.201    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[20]
    SLICE_X15Y40         LUT2 (Prop_lut2_I1_O)        0.373    23.574 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_386/O
                         net (fo=1, routed)           0.000    23.574    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_386_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.124 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_348/CO[3]
                         net (fo=1, routed)           0.000    24.124    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_348_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.238 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_299/CO[3]
                         net (fo=1, routed)           0.000    24.238    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_299_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.352 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_245/CO[3]
                         net (fo=1, routed)           0.000    24.352    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_245_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.466 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_186/CO[3]
                         net (fo=1, routed)           0.000    24.466    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_186_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.580 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_122/CO[3]
                         net (fo=1, routed)           0.000    24.580    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_122_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.694 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    24.694    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_57_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.808 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.808    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_23_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.079 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_8/CO[0]
                         net (fo=33, routed)          1.049    26.128    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[19]
    SLICE_X19Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    26.957 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_358/CO[3]
                         net (fo=1, routed)           0.000    26.957    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_358_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.071 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_309/CO[3]
                         net (fo=1, routed)           0.000    27.071    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_309_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.185 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_255/CO[3]
                         net (fo=1, routed)           0.000    27.185    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_255_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.299 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_196/CO[3]
                         net (fo=1, routed)           0.000    27.299    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_196_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.413 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    27.413    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_132_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.527 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    27.527    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_63_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.641 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.641    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_25_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.912 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_9/CO[0]
                         net (fo=34, routed)          1.063    28.975    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[18]
    SLICE_X20Y41         LUT2 (Prop_lut2_I1_O)        0.373    29.348 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_516/O
                         net (fo=1, routed)           0.000    29.348    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_516_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.881 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_435/CO[3]
                         net (fo=1, routed)           0.000    29.881    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_435_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.998 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_314/CO[3]
                         net (fo=1, routed)           0.000    29.998    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_314_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.115 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_261/CO[3]
                         net (fo=1, routed)           0.000    30.115    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_261_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.232 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_202/CO[3]
                         net (fo=1, routed)           0.000    30.232    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_202_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.349 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_138/CO[3]
                         net (fo=1, routed)           0.000    30.349    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_138_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.466 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    30.466    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_73_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.583 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.583    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_33_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    30.837 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_13/CO[0]
                         net (fo=33, routed)          0.975    31.812    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[17]
    SLICE_X25Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    32.635 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_425/CO[3]
                         net (fo=1, routed)           0.000    32.635    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_425_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.749 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_349/CO[3]
                         net (fo=1, routed)           0.000    32.749    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_349_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.863 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_260/CO[3]
                         net (fo=1, routed)           0.000    32.863    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_260_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.977 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_201/CO[3]
                         net (fo=1, routed)           0.000    32.977    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_201_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.091 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_137/CO[3]
                         net (fo=1, routed)           0.000    33.091    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_137_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.205 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_72/CO[3]
                         net (fo=1, routed)           0.000    33.205    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_72_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.319 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.319    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_29_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.590 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_11/CO[0]
                         net (fo=33, routed)          0.947    34.537    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[16]
    SLICE_X24Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    35.381 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_420/CO[3]
                         net (fo=1, routed)           0.000    35.381    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_420_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.498 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_339/CO[3]
                         net (fo=1, routed)           0.000    35.498    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_339_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.615 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.615    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_268_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.732 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_211/CO[3]
                         net (fo=1, routed)           0.000    35.732    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_211_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.849 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_147/CO[3]
                         net (fo=1, routed)           0.000    35.849    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_147_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.966 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_78/CO[3]
                         net (fo=1, routed)           0.000    35.966    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_78_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.083 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.083    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_31_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    36.337 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_12/CO[0]
                         net (fo=33, routed)          0.777    37.115    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[15]
    SLICE_X23Y43         LUT2 (Prop_lut2_I1_O)        0.367    37.482 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_502/O
                         net (fo=1, routed)           0.000    37.482    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_502_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.032 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_415/CO[3]
                         net (fo=1, routed)           0.000    38.032    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_415_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.146 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_334/CO[3]
                         net (fo=1, routed)           0.000    38.146    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_334_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.260 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_258/CO[3]
                         net (fo=1, routed)           0.000    38.260    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_258_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.374 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_192/CO[3]
                         net (fo=1, routed)           0.000    38.374    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_192_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.488 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_152/CO[3]
                         net (fo=1, routed)           0.000    38.488    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_152_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.602 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_88/CO[3]
                         net (fo=1, routed)           0.000    38.602    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_88_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.716 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.001    38.716    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_39_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.987 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_16/CO[0]
                         net (fo=33, routed)          0.708    39.695    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[14]
    SLICE_X22Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    40.524 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_410/CO[3]
                         net (fo=1, routed)           0.000    40.524    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_410_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.638 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_329/CO[3]
                         net (fo=1, routed)           0.001    40.639    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_329_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.753 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_253/CO[3]
                         net (fo=1, routed)           0.000    40.753    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_253_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.867 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_182/CO[3]
                         net (fo=1, routed)           0.000    40.867    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_182_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.981 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    40.981    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_121_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.095 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_87/CO[3]
                         net (fo=1, routed)           0.000    41.095    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_87_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.209 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.209    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_35_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.480 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_14/CO[0]
                         net (fo=34, routed)          1.023    42.503    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[13]
    SLICE_X21Y48         LUT2 (Prop_lut2_I1_O)        0.373    42.876 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_496/O
                         net (fo=1, routed)           0.000    42.876    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_496_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.426 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_405/CO[3]
                         net (fo=1, routed)           0.000    43.426    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_405_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.540 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_324/CO[3]
                         net (fo=1, routed)           0.001    43.541    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_324_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.655 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_248/CO[3]
                         net (fo=1, routed)           0.000    43.655    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_248_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.769 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_177/CO[3]
                         net (fo=1, routed)           0.000    43.769    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_177_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.883 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    43.883    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_111_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.997 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_55/CO[3]
                         net (fo=1, routed)           0.000    43.997    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_55_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.111 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    44.111    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_37_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.382 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_15/CO[0]
                         net (fo=34, routed)          1.037    45.419    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[12]
    SLICE_X18Y48         LUT2 (Prop_lut2_I1_O)        0.373    45.792 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_492/O
                         net (fo=1, routed)           0.000    45.792    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_492_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.342 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_400/CO[3]
                         net (fo=1, routed)           0.000    46.342    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_400_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.456 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_319/CO[3]
                         net (fo=1, routed)           0.001    46.456    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_319_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.570 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_243/CO[3]
                         net (fo=1, routed)           0.000    46.570    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_243_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.684 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_172/CO[3]
                         net (fo=1, routed)           0.000    46.684    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_172_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.798 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    46.798    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_106_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.912 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    46.912    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_45_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.026 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    47.026    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_21_n_0
    SLICE_X18Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.297 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_7/CO[0]
                         net (fo=34, routed)          1.209    48.506    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[11]
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.373    48.879 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_488/O
                         net (fo=1, routed)           0.000    48.879    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_488_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.429 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_399/CO[3]
                         net (fo=1, routed)           0.000    49.429    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_399_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.543 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_318/CO[3]
                         net (fo=1, routed)           0.001    49.544    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_318_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.658 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_242/CO[3]
                         net (fo=1, routed)           0.000    49.658    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_242_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.772 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_171/CO[3]
                         net (fo=1, routed)           0.000    49.772    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_171_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.886 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    49.886    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_105_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.000 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    50.000    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_44_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.114 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    50.114    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_17_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.385 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_5__0/CO[0]
                         net (fo=34, routed)          0.937    51.322    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[10]
    SLICE_X8Y47          LUT2 (Prop_lut2_I1_O)        0.373    51.695 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_512/O
                         net (fo=1, routed)           0.000    51.695    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_512_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.228 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_430/CO[3]
                         net (fo=1, routed)           0.000    52.228    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_430_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.345 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_344/CO[3]
                         net (fo=1, routed)           0.000    52.345    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_344_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.462 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_263/CO[3]
                         net (fo=1, routed)           0.001    52.463    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_263_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.580 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_187/CO[3]
                         net (fo=1, routed)           0.000    52.580    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_187_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.697 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    52.697    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_116_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.814 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    52.814    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_50_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.931 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    52.931    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_19_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    53.185 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_6/CO[0]
                         net (fo=33, routed)          1.149    54.334    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[9]
    SLICE_X11Y45         LUT2 (Prop_lut2_I1_O)        0.367    54.701 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_523/O
                         net (fo=1, routed)           0.000    54.701    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_523_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.251 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_441/CO[3]
                         net (fo=1, routed)           0.000    55.251    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_441_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.365 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_355/CO[3]
                         net (fo=1, routed)           0.000    55.365    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_355_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.479 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_274/CO[3]
                         net (fo=1, routed)           0.000    55.479    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_274_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.593 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_198/CO[3]
                         net (fo=1, routed)           0.000    55.593    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_198_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.707 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_127/CO[3]
                         net (fo=1, routed)           0.001    55.708    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_127_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.822 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    55.822    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_61_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.936 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    55.936    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_27_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.207 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_10/CO[0]
                         net (fo=34, routed)          0.790    56.997    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[8]
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.373    57.370 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_520/O
                         net (fo=1, routed)           0.000    57.370    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_520_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.903 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_440/CO[3]
                         net (fo=1, routed)           0.000    57.903    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_440_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.020 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_354/CO[3]
                         net (fo=1, routed)           0.000    58.020    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_354_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.137 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_273/CO[3]
                         net (fo=1, routed)           0.000    58.137    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_273_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.254 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_197/CO[3]
                         net (fo=1, routed)           0.000    58.254    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_197_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.371 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_126/CO[3]
                         net (fo=1, routed)           0.000    58.371    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_126_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.488 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.488    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_60_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.605 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    58.605    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_23_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    58.859 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_8/CO[0]
                         net (fo=34, routed)          1.018    59.877    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[7]
    SLICE_X11Y54         LUT2 (Prop_lut2_I1_O)        0.367    60.244 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_527/O
                         net (fo=1, routed)           0.000    60.244    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_527_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.794 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_450/CO[3]
                         net (fo=1, routed)           0.000    60.794    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_450_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.908 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_364/CO[3]
                         net (fo=1, routed)           0.000    60.908    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_364_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.022 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_283/CO[3]
                         net (fo=1, routed)           0.000    61.022    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_283_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.136 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_207/CO[3]
                         net (fo=1, routed)           0.000    61.136    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_207_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.250 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    61.250    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_136_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.364 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    61.364    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_66_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.478 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.478    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_25_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.749 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_9/CO[0]
                         net (fo=34, routed)          1.117    62.866    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[6]
    SLICE_X7Y51          LUT2 (Prop_lut2_I1_O)        0.373    63.239 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_535/O
                         net (fo=1, routed)           0.000    63.239    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_535_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.789 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_456/CO[3]
                         net (fo=1, routed)           0.000    63.789    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_456_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.903 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_370/CO[3]
                         net (fo=1, routed)           0.000    63.903    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_370_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.017 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_289/CO[3]
                         net (fo=1, routed)           0.000    64.017    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_289_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.131 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_213/CO[3]
                         net (fo=1, routed)           0.000    64.131    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_213_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.245 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_142/CO[3]
                         net (fo=1, routed)           0.000    64.245    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_142_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.359 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    64.359    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_76_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.473 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.473    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_33_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.744 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_13/CO[0]
                         net (fo=34, routed)          1.288    66.032    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[5]
    SLICE_X5Y49          LUT2 (Prop_lut2_I1_O)        0.373    66.405 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_531/O
                         net (fo=1, routed)           0.000    66.405    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_531_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.955 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_455/CO[3]
                         net (fo=1, routed)           0.001    66.956    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_455_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.070 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_369/CO[3]
                         net (fo=1, routed)           0.000    67.070    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_369_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.184 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_288/CO[3]
                         net (fo=1, routed)           0.000    67.184    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_288_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.298 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_212/CO[3]
                         net (fo=1, routed)           0.000    67.298    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_212_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.412 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    67.412    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_141_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.526 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_75/CO[3]
                         net (fo=1, routed)           0.000    67.526    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_75_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.640 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.640    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_29_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.911 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_11/CO[0]
                         net (fo=34, routed)          1.050    68.961    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[4]
    SLICE_X3Y48          LUT2 (Prop_lut2_I1_O)        0.373    69.334 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_539/O
                         net (fo=1, routed)           0.000    69.334    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_539_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.884 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_465/CO[3]
                         net (fo=1, routed)           0.000    69.884    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_465_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.998 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_379/CO[3]
                         net (fo=1, routed)           0.001    69.998    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_379_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.112 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_298/CO[3]
                         net (fo=1, routed)           0.000    70.112    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_298_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.226 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_222/CO[3]
                         net (fo=1, routed)           0.000    70.226    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_222_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.340 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    70.340    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_151_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.454 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    70.454    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_81_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.568 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.568    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_31_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.839 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_12/CO[0]
                         net (fo=34, routed)          1.089    71.929    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[3]
    SLICE_X4Y47          LUT2 (Prop_lut2_I1_O)        0.373    72.302 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_547/O
                         net (fo=1, routed)           0.000    72.302    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_547_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.835 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_471/CO[3]
                         net (fo=1, routed)           0.000    72.835    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_471_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.952 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_385/CO[3]
                         net (fo=1, routed)           0.000    72.952    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_385_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.069 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.001    73.069    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_304_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.186 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_228/CO[3]
                         net (fo=1, routed)           0.000    73.186    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_228_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.303 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_157/CO[3]
                         net (fo=1, routed)           0.000    73.303    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_157_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.420 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    73.420    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_91_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.537 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.537    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_42_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    73.791 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_16/CO[0]
                         net (fo=34, routed)          1.084    74.875    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[2]
    SLICE_X2Y46          LUT2 (Prop_lut2_I1_O)        0.367    75.242 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_543/O
                         net (fo=1, routed)           0.000    75.242    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_543_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.792 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_470/CO[3]
                         net (fo=1, routed)           0.000    75.792    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_470_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.906 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_384/CO[3]
                         net (fo=1, routed)           0.000    75.906    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_384_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.020 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_303/CO[3]
                         net (fo=1, routed)           0.000    76.020    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_303_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.134 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_227/CO[3]
                         net (fo=1, routed)           0.001    76.135    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_227_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.249 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    76.249    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_156_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.363 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    76.363    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_90_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.477 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.477    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_35_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.748 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_14/CO[0]
                         net (fo=34, routed)          1.077    77.825    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[1]
    SLICE_X1Y46          LUT3 (Prop_lut3_I0_O)        0.373    78.198 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_483/O
                         net (fo=1, routed)           0.000    78.198    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_483_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.748 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_394/CO[3]
                         net (fo=1, routed)           0.000    78.748    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_394_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.862 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_313/CO[3]
                         net (fo=1, routed)           0.000    78.862    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_313_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.976 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_237/CO[3]
                         net (fo=1, routed)           0.000    78.976    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_237_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.090 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_166/CO[3]
                         net (fo=1, routed)           0.001    79.090    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_166_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.204 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    79.204    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_96_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.318 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    79.318    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_37_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.432 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_15/CO[3]
                         net (fo=3, routed)           1.087    80.519    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[0]
    SLICE_X12Y50         LUT6 (Prop_lut6_I3_O)        0.124    80.643 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    80.643    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_4__0_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    81.156 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    81.156    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.273 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    81.273    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry__0_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    81.527 f  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry__1/CO[0]
                         net (fo=29, routed)          0.866    82.393    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry__1_n_3
    SLICE_X19Y49         LUT2 (Prop_lut2_I1_O)        0.367    82.760 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_4/O
                         net (fo=1, routed)           0.000    82.760    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_4_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.310 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.001    83.311    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.425 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    83.425    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__0_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.539 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    83.539    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__1_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.653 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    83.653    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__2_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.767 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    83.767    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__3_n_0
    SLICE_X19Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    84.006 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__4/O[2]
                         net (fo=1, routed)           0.000    84.006    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__4_n_5
    SLICE_X19Y54         FDRE                                         r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         1.490    22.682    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/s00_axi_aclk
    SLICE_X19Y54         FDRE                                         r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[22]/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X19Y54         FDRE (Setup_fdre_C_D)        0.062    22.558    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[22]
  -------------------------------------------------------------------
                         required time                         22.558    
                         arrival time                         -84.006    
  -------------------------------------------------------------------
                         slack                                -61.448    

Slack (VIOLATED) :        -61.432ns  (required time - arrival time)
  Source:                 design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        81.004ns  (logic 51.949ns (64.132%)  route 29.055ns (35.868%))
  Logic Levels:           243  (CARRY4=223 LUT2=18 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         1.678     2.986    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y38         FDRE                                         r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     3.504 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=75, routed)          0.828     4.332    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/slv_reg1[0]
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.969 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.969    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_65_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.086 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.086    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_56_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.203 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.203    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_47_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.320 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.320    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_38_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.437 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.437    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_25_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.554 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.554    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_9_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.671 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_4__1/CO[3]
                         net (fo=34, routed)          1.275     6.946    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[26]
    SLICE_X13Y37         LUT2 (Prop_lut2_I1_O)        0.124     7.070 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_379/O
                         net (fo=1, routed)           0.000     7.070    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_379_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.620 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_334/CO[3]
                         net (fo=1, routed)           0.000     7.620    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_334_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.734 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_285/CO[3]
                         net (fo=1, routed)           0.000     7.734    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_285_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.848 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_231/CO[3]
                         net (fo=1, routed)           0.000     7.848    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_231_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.962 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.962    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_172_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.076    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_117_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.190    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_16_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.304    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_5_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.575 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_2__1/CO[0]
                         net (fo=33, routed)          1.151     9.726    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[25]
    SLICE_X16Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    10.570 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_329/CO[3]
                         net (fo=1, routed)           0.000    10.570    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_329_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.687 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_280/CO[3]
                         net (fo=1, routed)           0.000    10.687    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_280_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.804 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_226/CO[3]
                         net (fo=1, routed)           0.000    10.804    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_226_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.921 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_167/CO[3]
                         net (fo=1, routed)           0.000    10.921    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_167_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.038 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_107/CO[3]
                         net (fo=1, routed)           0.000    11.038    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_107_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.155 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.155    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_52_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.272    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_7_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.526 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_3__1/CO[0]
                         net (fo=33, routed)          0.882    12.408    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[24]
    SLICE_X18Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    13.231 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_324/CO[3]
                         net (fo=1, routed)           0.000    13.231    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_324_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.345 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_275/CO[3]
                         net (fo=1, routed)           0.000    13.345    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_275_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.459 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_221/CO[3]
                         net (fo=1, routed)           0.000    13.459    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_221_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.573 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.573    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_162_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.687 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_102/CO[3]
                         net (fo=1, routed)           0.000    13.687    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_102_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.801 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    13.801    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_42_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.915 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.915    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_21_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.186 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_7/CO[0]
                         net (fo=33, routed)          0.868    15.055    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[23]
    SLICE_X17Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.884 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_323/CO[3]
                         net (fo=1, routed)           0.000    15.884    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_323_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.998 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.998    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_274_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.112 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_220/CO[3]
                         net (fo=1, routed)           0.000    16.112    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_220_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.226 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_161/CO[3]
                         net (fo=1, routed)           0.000    16.226    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_161_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.340 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_101/CO[3]
                         net (fo=1, routed)           0.000    16.340    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_101_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.454 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.454    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_41_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.568 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.568    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_17_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.839 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_5/CO[0]
                         net (fo=33, routed)          1.006    17.845    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[22]
    SLICE_X15Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    18.674 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.674    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_343_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.788 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_294/CO[3]
                         net (fo=1, routed)           0.000    18.788    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_294_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.902 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_240/CO[3]
                         net (fo=1, routed)           0.000    18.902    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_240_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.016 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_177/CO[3]
                         net (fo=1, routed)           0.000    19.016    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_177_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.130 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_112/CO[3]
                         net (fo=1, routed)           0.000    19.130    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_112_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.244 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.244    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_47_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.358 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.358    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_19_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.629 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_6/CO[0]
                         net (fo=33, routed)          0.710    20.339    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[21]
    SLICE_X14Y37         LUT2 (Prop_lut2_I1_O)        0.373    20.712 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_389/O
                         net (fo=1, routed)           0.000    20.712    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_389_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.262 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_349/CO[3]
                         net (fo=1, routed)           0.000    21.262    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_349_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.376 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_300/CO[3]
                         net (fo=1, routed)           0.000    21.376    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_300_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.490 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_246/CO[3]
                         net (fo=1, routed)           0.000    21.490    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_246_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.604 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_187/CO[3]
                         net (fo=1, routed)           0.000    21.604    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_187_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.718 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_123/CO[3]
                         net (fo=1, routed)           0.000    21.718    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_123_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.832 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_58/CO[3]
                         net (fo=1, routed)           0.000    21.832    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_58_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.946    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_27_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.217 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_10/CO[0]
                         net (fo=34, routed)          0.984    23.201    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[20]
    SLICE_X15Y40         LUT2 (Prop_lut2_I1_O)        0.373    23.574 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_386/O
                         net (fo=1, routed)           0.000    23.574    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_386_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.124 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_348/CO[3]
                         net (fo=1, routed)           0.000    24.124    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_348_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.238 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_299/CO[3]
                         net (fo=1, routed)           0.000    24.238    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_299_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.352 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_245/CO[3]
                         net (fo=1, routed)           0.000    24.352    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_245_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.466 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_186/CO[3]
                         net (fo=1, routed)           0.000    24.466    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_186_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.580 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_122/CO[3]
                         net (fo=1, routed)           0.000    24.580    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_122_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.694 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    24.694    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_57_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.808 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.808    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_23_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.079 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_8/CO[0]
                         net (fo=33, routed)          1.049    26.128    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[19]
    SLICE_X19Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    26.957 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_358/CO[3]
                         net (fo=1, routed)           0.000    26.957    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_358_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.071 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_309/CO[3]
                         net (fo=1, routed)           0.000    27.071    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_309_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.185 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_255/CO[3]
                         net (fo=1, routed)           0.000    27.185    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_255_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.299 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_196/CO[3]
                         net (fo=1, routed)           0.000    27.299    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_196_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.413 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    27.413    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_132_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.527 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    27.527    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_63_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.641 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.641    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_25_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.912 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_9/CO[0]
                         net (fo=34, routed)          1.063    28.975    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[18]
    SLICE_X20Y41         LUT2 (Prop_lut2_I1_O)        0.373    29.348 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_516/O
                         net (fo=1, routed)           0.000    29.348    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_516_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.881 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_435/CO[3]
                         net (fo=1, routed)           0.000    29.881    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_435_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.998 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_314/CO[3]
                         net (fo=1, routed)           0.000    29.998    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_314_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.115 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_261/CO[3]
                         net (fo=1, routed)           0.000    30.115    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_261_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.232 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_202/CO[3]
                         net (fo=1, routed)           0.000    30.232    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_202_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.349 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_138/CO[3]
                         net (fo=1, routed)           0.000    30.349    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_138_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.466 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    30.466    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_73_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.583 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.583    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_33_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    30.837 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_13/CO[0]
                         net (fo=33, routed)          0.975    31.812    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[17]
    SLICE_X25Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    32.635 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_425/CO[3]
                         net (fo=1, routed)           0.000    32.635    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_425_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.749 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_349/CO[3]
                         net (fo=1, routed)           0.000    32.749    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_349_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.863 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_260/CO[3]
                         net (fo=1, routed)           0.000    32.863    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_260_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.977 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_201/CO[3]
                         net (fo=1, routed)           0.000    32.977    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_201_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.091 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_137/CO[3]
                         net (fo=1, routed)           0.000    33.091    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_137_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.205 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_72/CO[3]
                         net (fo=1, routed)           0.000    33.205    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_72_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.319 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.319    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_29_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.590 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_11/CO[0]
                         net (fo=33, routed)          0.947    34.537    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[16]
    SLICE_X24Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    35.381 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_420/CO[3]
                         net (fo=1, routed)           0.000    35.381    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_420_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.498 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_339/CO[3]
                         net (fo=1, routed)           0.000    35.498    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_339_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.615 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.615    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_268_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.732 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_211/CO[3]
                         net (fo=1, routed)           0.000    35.732    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_211_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.849 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_147/CO[3]
                         net (fo=1, routed)           0.000    35.849    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_147_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.966 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_78/CO[3]
                         net (fo=1, routed)           0.000    35.966    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_78_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.083 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.083    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_31_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    36.337 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_12/CO[0]
                         net (fo=33, routed)          0.777    37.115    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[15]
    SLICE_X23Y43         LUT2 (Prop_lut2_I1_O)        0.367    37.482 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_502/O
                         net (fo=1, routed)           0.000    37.482    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_502_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.032 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_415/CO[3]
                         net (fo=1, routed)           0.000    38.032    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_415_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.146 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_334/CO[3]
                         net (fo=1, routed)           0.000    38.146    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_334_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.260 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_258/CO[3]
                         net (fo=1, routed)           0.000    38.260    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_258_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.374 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_192/CO[3]
                         net (fo=1, routed)           0.000    38.374    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_192_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.488 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_152/CO[3]
                         net (fo=1, routed)           0.000    38.488    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_152_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.602 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_88/CO[3]
                         net (fo=1, routed)           0.000    38.602    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_88_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.716 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.001    38.716    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_39_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.987 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_16/CO[0]
                         net (fo=33, routed)          0.708    39.695    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[14]
    SLICE_X22Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    40.524 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_410/CO[3]
                         net (fo=1, routed)           0.000    40.524    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_410_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.638 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_329/CO[3]
                         net (fo=1, routed)           0.001    40.639    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_329_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.753 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_253/CO[3]
                         net (fo=1, routed)           0.000    40.753    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_253_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.867 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_182/CO[3]
                         net (fo=1, routed)           0.000    40.867    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_182_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.981 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    40.981    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_121_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.095 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_87/CO[3]
                         net (fo=1, routed)           0.000    41.095    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_87_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.209 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.209    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_35_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.480 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_14/CO[0]
                         net (fo=34, routed)          1.023    42.503    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[13]
    SLICE_X21Y48         LUT2 (Prop_lut2_I1_O)        0.373    42.876 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_496/O
                         net (fo=1, routed)           0.000    42.876    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_496_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.426 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_405/CO[3]
                         net (fo=1, routed)           0.000    43.426    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_405_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.540 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_324/CO[3]
                         net (fo=1, routed)           0.001    43.541    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_324_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.655 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_248/CO[3]
                         net (fo=1, routed)           0.000    43.655    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_248_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.769 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_177/CO[3]
                         net (fo=1, routed)           0.000    43.769    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_177_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.883 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    43.883    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_111_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.997 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_55/CO[3]
                         net (fo=1, routed)           0.000    43.997    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_55_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.111 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    44.111    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_37_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.382 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_15/CO[0]
                         net (fo=34, routed)          1.037    45.419    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[12]
    SLICE_X18Y48         LUT2 (Prop_lut2_I1_O)        0.373    45.792 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_492/O
                         net (fo=1, routed)           0.000    45.792    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_492_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.342 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_400/CO[3]
                         net (fo=1, routed)           0.000    46.342    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_400_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.456 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_319/CO[3]
                         net (fo=1, routed)           0.001    46.456    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_319_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.570 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_243/CO[3]
                         net (fo=1, routed)           0.000    46.570    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_243_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.684 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_172/CO[3]
                         net (fo=1, routed)           0.000    46.684    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_172_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.798 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    46.798    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_106_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.912 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    46.912    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_45_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.026 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    47.026    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_21_n_0
    SLICE_X18Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.297 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_7/CO[0]
                         net (fo=34, routed)          1.209    48.506    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[11]
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.373    48.879 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_488/O
                         net (fo=1, routed)           0.000    48.879    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_488_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.429 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_399/CO[3]
                         net (fo=1, routed)           0.000    49.429    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_399_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.543 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_318/CO[3]
                         net (fo=1, routed)           0.001    49.544    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_318_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.658 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_242/CO[3]
                         net (fo=1, routed)           0.000    49.658    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_242_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.772 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_171/CO[3]
                         net (fo=1, routed)           0.000    49.772    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_171_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.886 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    49.886    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_105_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.000 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    50.000    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_44_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.114 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    50.114    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_17_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.385 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_5__0/CO[0]
                         net (fo=34, routed)          0.937    51.322    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[10]
    SLICE_X8Y47          LUT2 (Prop_lut2_I1_O)        0.373    51.695 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_512/O
                         net (fo=1, routed)           0.000    51.695    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_512_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.228 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_430/CO[3]
                         net (fo=1, routed)           0.000    52.228    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_430_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.345 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_344/CO[3]
                         net (fo=1, routed)           0.000    52.345    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_344_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.462 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_263/CO[3]
                         net (fo=1, routed)           0.001    52.463    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_263_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.580 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_187/CO[3]
                         net (fo=1, routed)           0.000    52.580    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_187_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.697 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    52.697    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_116_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.814 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    52.814    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_50_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.931 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    52.931    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_19_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    53.185 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_6/CO[0]
                         net (fo=33, routed)          1.149    54.334    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[9]
    SLICE_X11Y45         LUT2 (Prop_lut2_I1_O)        0.367    54.701 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_523/O
                         net (fo=1, routed)           0.000    54.701    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_523_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.251 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_441/CO[3]
                         net (fo=1, routed)           0.000    55.251    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_441_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.365 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_355/CO[3]
                         net (fo=1, routed)           0.000    55.365    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_355_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.479 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_274/CO[3]
                         net (fo=1, routed)           0.000    55.479    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_274_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.593 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_198/CO[3]
                         net (fo=1, routed)           0.000    55.593    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_198_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.707 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_127/CO[3]
                         net (fo=1, routed)           0.001    55.708    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_127_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.822 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    55.822    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_61_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.936 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    55.936    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_27_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.207 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_10/CO[0]
                         net (fo=34, routed)          0.790    56.997    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[8]
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.373    57.370 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_520/O
                         net (fo=1, routed)           0.000    57.370    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_520_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.903 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_440/CO[3]
                         net (fo=1, routed)           0.000    57.903    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_440_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.020 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_354/CO[3]
                         net (fo=1, routed)           0.000    58.020    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_354_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.137 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_273/CO[3]
                         net (fo=1, routed)           0.000    58.137    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_273_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.254 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_197/CO[3]
                         net (fo=1, routed)           0.000    58.254    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_197_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.371 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_126/CO[3]
                         net (fo=1, routed)           0.000    58.371    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_126_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.488 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.488    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_60_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.605 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    58.605    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_23_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    58.859 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_8/CO[0]
                         net (fo=34, routed)          1.018    59.877    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[7]
    SLICE_X11Y54         LUT2 (Prop_lut2_I1_O)        0.367    60.244 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_527/O
                         net (fo=1, routed)           0.000    60.244    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_527_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.794 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_450/CO[3]
                         net (fo=1, routed)           0.000    60.794    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_450_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.908 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_364/CO[3]
                         net (fo=1, routed)           0.000    60.908    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_364_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.022 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_283/CO[3]
                         net (fo=1, routed)           0.000    61.022    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_283_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.136 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_207/CO[3]
                         net (fo=1, routed)           0.000    61.136    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_207_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.250 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    61.250    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_136_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.364 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    61.364    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_66_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.478 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.478    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_25_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.749 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_9/CO[0]
                         net (fo=34, routed)          1.117    62.866    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[6]
    SLICE_X7Y51          LUT2 (Prop_lut2_I1_O)        0.373    63.239 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_535/O
                         net (fo=1, routed)           0.000    63.239    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_535_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.789 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_456/CO[3]
                         net (fo=1, routed)           0.000    63.789    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_456_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.903 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_370/CO[3]
                         net (fo=1, routed)           0.000    63.903    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_370_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.017 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_289/CO[3]
                         net (fo=1, routed)           0.000    64.017    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_289_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.131 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_213/CO[3]
                         net (fo=1, routed)           0.000    64.131    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_213_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.245 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_142/CO[3]
                         net (fo=1, routed)           0.000    64.245    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_142_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.359 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    64.359    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_76_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.473 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.473    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_33_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.744 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_13/CO[0]
                         net (fo=34, routed)          1.288    66.032    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[5]
    SLICE_X5Y49          LUT2 (Prop_lut2_I1_O)        0.373    66.405 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_531/O
                         net (fo=1, routed)           0.000    66.405    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_531_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.955 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_455/CO[3]
                         net (fo=1, routed)           0.001    66.956    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_455_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.070 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_369/CO[3]
                         net (fo=1, routed)           0.000    67.070    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_369_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.184 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_288/CO[3]
                         net (fo=1, routed)           0.000    67.184    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_288_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.298 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_212/CO[3]
                         net (fo=1, routed)           0.000    67.298    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_212_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.412 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    67.412    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_141_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.526 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_75/CO[3]
                         net (fo=1, routed)           0.000    67.526    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_75_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.640 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.640    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_29_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.911 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_11/CO[0]
                         net (fo=34, routed)          1.050    68.961    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[4]
    SLICE_X3Y48          LUT2 (Prop_lut2_I1_O)        0.373    69.334 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_539/O
                         net (fo=1, routed)           0.000    69.334    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_539_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.884 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_465/CO[3]
                         net (fo=1, routed)           0.000    69.884    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_465_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.998 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_379/CO[3]
                         net (fo=1, routed)           0.001    69.998    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_379_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.112 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_298/CO[3]
                         net (fo=1, routed)           0.000    70.112    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_298_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.226 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_222/CO[3]
                         net (fo=1, routed)           0.000    70.226    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_222_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.340 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    70.340    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_151_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.454 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    70.454    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_81_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.568 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.568    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_31_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.839 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_12/CO[0]
                         net (fo=34, routed)          1.089    71.929    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[3]
    SLICE_X4Y47          LUT2 (Prop_lut2_I1_O)        0.373    72.302 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_547/O
                         net (fo=1, routed)           0.000    72.302    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_547_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.835 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_471/CO[3]
                         net (fo=1, routed)           0.000    72.835    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_471_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.952 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_385/CO[3]
                         net (fo=1, routed)           0.000    72.952    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_385_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.069 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.001    73.069    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_304_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.186 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_228/CO[3]
                         net (fo=1, routed)           0.000    73.186    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_228_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.303 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_157/CO[3]
                         net (fo=1, routed)           0.000    73.303    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_157_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.420 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    73.420    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_91_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.537 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.537    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_42_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    73.791 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_16/CO[0]
                         net (fo=34, routed)          1.084    74.875    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[2]
    SLICE_X2Y46          LUT2 (Prop_lut2_I1_O)        0.367    75.242 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_543/O
                         net (fo=1, routed)           0.000    75.242    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_543_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.792 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_470/CO[3]
                         net (fo=1, routed)           0.000    75.792    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_470_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.906 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_384/CO[3]
                         net (fo=1, routed)           0.000    75.906    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_384_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.020 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_303/CO[3]
                         net (fo=1, routed)           0.000    76.020    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_303_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.134 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_227/CO[3]
                         net (fo=1, routed)           0.001    76.135    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_227_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.249 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    76.249    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_156_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.363 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    76.363    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_90_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.477 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.477    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_35_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.748 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_14/CO[0]
                         net (fo=34, routed)          1.077    77.825    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[1]
    SLICE_X1Y46          LUT3 (Prop_lut3_I0_O)        0.373    78.198 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_483/O
                         net (fo=1, routed)           0.000    78.198    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_483_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.748 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_394/CO[3]
                         net (fo=1, routed)           0.000    78.748    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_394_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.862 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_313/CO[3]
                         net (fo=1, routed)           0.000    78.862    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_313_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.976 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_237/CO[3]
                         net (fo=1, routed)           0.000    78.976    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_237_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.090 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_166/CO[3]
                         net (fo=1, routed)           0.001    79.090    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_166_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.204 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    79.204    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_96_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.318 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    79.318    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_37_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.432 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_15/CO[3]
                         net (fo=3, routed)           1.087    80.519    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[0]
    SLICE_X12Y50         LUT6 (Prop_lut6_I3_O)        0.124    80.643 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    80.643    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_4__0_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    81.156 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    81.156    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.273 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    81.273    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry__0_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    81.527 f  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry__1/CO[0]
                         net (fo=29, routed)          0.866    82.393    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry__1_n_3
    SLICE_X19Y49         LUT2 (Prop_lut2_I1_O)        0.367    82.760 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_4/O
                         net (fo=1, routed)           0.000    82.760    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_4_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.310 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.001    83.311    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.425 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    83.425    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__0_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.539 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    83.539    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__1_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.653 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    83.653    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__2_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.767 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    83.767    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__3_n_0
    SLICE_X19Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    83.990 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__4/O[0]
                         net (fo=1, routed)           0.000    83.990    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__4_n_7
    SLICE_X19Y54         FDRE                                         r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         1.490    22.682    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/s00_axi_aclk
    SLICE_X19Y54         FDRE                                         r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[20]/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X19Y54         FDRE (Setup_fdre_C_D)        0.062    22.558    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[20]
  -------------------------------------------------------------------
                         required time                         22.558    
                         arrival time                         -83.990    
  -------------------------------------------------------------------
                         slack                                -61.432    

Slack (VIOLATED) :        -61.429ns  (required time - arrival time)
  Source:                 design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        81.001ns  (logic 51.946ns (64.130%)  route 29.055ns (35.870%))
  Logic Levels:           242  (CARRY4=222 LUT2=18 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         1.678     2.986    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y38         FDRE                                         r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     3.504 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=75, routed)          0.828     4.332    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/slv_reg1[0]
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.969 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.969    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_65_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.086 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.086    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_56_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.203 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.203    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_47_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.320 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.320    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_38_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.437 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.437    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_25_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.554 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.554    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_9_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.671 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_4__1/CO[3]
                         net (fo=34, routed)          1.275     6.946    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[26]
    SLICE_X13Y37         LUT2 (Prop_lut2_I1_O)        0.124     7.070 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_379/O
                         net (fo=1, routed)           0.000     7.070    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_379_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.620 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_334/CO[3]
                         net (fo=1, routed)           0.000     7.620    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_334_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.734 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_285/CO[3]
                         net (fo=1, routed)           0.000     7.734    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_285_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.848 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_231/CO[3]
                         net (fo=1, routed)           0.000     7.848    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_231_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.962 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.962    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_172_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.076    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_117_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.190    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_16_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.304    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_5_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.575 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_2__1/CO[0]
                         net (fo=33, routed)          1.151     9.726    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[25]
    SLICE_X16Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    10.570 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_329/CO[3]
                         net (fo=1, routed)           0.000    10.570    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_329_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.687 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_280/CO[3]
                         net (fo=1, routed)           0.000    10.687    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_280_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.804 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_226/CO[3]
                         net (fo=1, routed)           0.000    10.804    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_226_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.921 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_167/CO[3]
                         net (fo=1, routed)           0.000    10.921    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_167_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.038 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_107/CO[3]
                         net (fo=1, routed)           0.000    11.038    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_107_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.155 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.155    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_52_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.272    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_7_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.526 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_3__1/CO[0]
                         net (fo=33, routed)          0.882    12.408    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[24]
    SLICE_X18Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    13.231 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_324/CO[3]
                         net (fo=1, routed)           0.000    13.231    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_324_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.345 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_275/CO[3]
                         net (fo=1, routed)           0.000    13.345    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_275_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.459 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_221/CO[3]
                         net (fo=1, routed)           0.000    13.459    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_221_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.573 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.573    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_162_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.687 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_102/CO[3]
                         net (fo=1, routed)           0.000    13.687    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_102_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.801 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    13.801    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_42_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.915 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.915    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_21_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.186 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_7/CO[0]
                         net (fo=33, routed)          0.868    15.055    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[23]
    SLICE_X17Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.884 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_323/CO[3]
                         net (fo=1, routed)           0.000    15.884    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_323_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.998 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.998    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_274_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.112 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_220/CO[3]
                         net (fo=1, routed)           0.000    16.112    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_220_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.226 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_161/CO[3]
                         net (fo=1, routed)           0.000    16.226    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_161_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.340 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_101/CO[3]
                         net (fo=1, routed)           0.000    16.340    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_101_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.454 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.454    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_41_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.568 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.568    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_17_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.839 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_5/CO[0]
                         net (fo=33, routed)          1.006    17.845    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[22]
    SLICE_X15Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    18.674 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.674    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_343_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.788 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_294/CO[3]
                         net (fo=1, routed)           0.000    18.788    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_294_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.902 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_240/CO[3]
                         net (fo=1, routed)           0.000    18.902    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_240_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.016 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_177/CO[3]
                         net (fo=1, routed)           0.000    19.016    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_177_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.130 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_112/CO[3]
                         net (fo=1, routed)           0.000    19.130    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_112_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.244 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.244    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_47_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.358 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.358    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_19_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.629 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_6/CO[0]
                         net (fo=33, routed)          0.710    20.339    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[21]
    SLICE_X14Y37         LUT2 (Prop_lut2_I1_O)        0.373    20.712 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_389/O
                         net (fo=1, routed)           0.000    20.712    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_389_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.262 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_349/CO[3]
                         net (fo=1, routed)           0.000    21.262    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_349_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.376 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_300/CO[3]
                         net (fo=1, routed)           0.000    21.376    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_300_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.490 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_246/CO[3]
                         net (fo=1, routed)           0.000    21.490    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_246_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.604 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_187/CO[3]
                         net (fo=1, routed)           0.000    21.604    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_187_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.718 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_123/CO[3]
                         net (fo=1, routed)           0.000    21.718    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_123_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.832 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_58/CO[3]
                         net (fo=1, routed)           0.000    21.832    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_58_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.946    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_27_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.217 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_10/CO[0]
                         net (fo=34, routed)          0.984    23.201    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[20]
    SLICE_X15Y40         LUT2 (Prop_lut2_I1_O)        0.373    23.574 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_386/O
                         net (fo=1, routed)           0.000    23.574    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_386_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.124 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_348/CO[3]
                         net (fo=1, routed)           0.000    24.124    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_348_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.238 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_299/CO[3]
                         net (fo=1, routed)           0.000    24.238    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_299_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.352 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_245/CO[3]
                         net (fo=1, routed)           0.000    24.352    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_245_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.466 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_186/CO[3]
                         net (fo=1, routed)           0.000    24.466    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_186_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.580 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_122/CO[3]
                         net (fo=1, routed)           0.000    24.580    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_122_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.694 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    24.694    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_57_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.808 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.808    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_23_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.079 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_8/CO[0]
                         net (fo=33, routed)          1.049    26.128    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[19]
    SLICE_X19Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    26.957 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_358/CO[3]
                         net (fo=1, routed)           0.000    26.957    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_358_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.071 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_309/CO[3]
                         net (fo=1, routed)           0.000    27.071    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_309_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.185 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_255/CO[3]
                         net (fo=1, routed)           0.000    27.185    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_255_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.299 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_196/CO[3]
                         net (fo=1, routed)           0.000    27.299    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_196_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.413 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    27.413    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_132_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.527 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    27.527    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_63_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.641 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.641    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_25_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.912 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_9/CO[0]
                         net (fo=34, routed)          1.063    28.975    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[18]
    SLICE_X20Y41         LUT2 (Prop_lut2_I1_O)        0.373    29.348 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_516/O
                         net (fo=1, routed)           0.000    29.348    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_516_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.881 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_435/CO[3]
                         net (fo=1, routed)           0.000    29.881    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_435_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.998 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_314/CO[3]
                         net (fo=1, routed)           0.000    29.998    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_314_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.115 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_261/CO[3]
                         net (fo=1, routed)           0.000    30.115    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_261_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.232 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_202/CO[3]
                         net (fo=1, routed)           0.000    30.232    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_202_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.349 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_138/CO[3]
                         net (fo=1, routed)           0.000    30.349    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_138_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.466 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    30.466    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_73_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.583 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.583    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_33_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    30.837 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_13/CO[0]
                         net (fo=33, routed)          0.975    31.812    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[17]
    SLICE_X25Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    32.635 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_425/CO[3]
                         net (fo=1, routed)           0.000    32.635    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_425_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.749 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_349/CO[3]
                         net (fo=1, routed)           0.000    32.749    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_349_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.863 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_260/CO[3]
                         net (fo=1, routed)           0.000    32.863    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_260_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.977 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_201/CO[3]
                         net (fo=1, routed)           0.000    32.977    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_201_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.091 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_137/CO[3]
                         net (fo=1, routed)           0.000    33.091    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_137_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.205 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_72/CO[3]
                         net (fo=1, routed)           0.000    33.205    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_72_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.319 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.319    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_29_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.590 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_11/CO[0]
                         net (fo=33, routed)          0.947    34.537    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[16]
    SLICE_X24Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    35.381 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_420/CO[3]
                         net (fo=1, routed)           0.000    35.381    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_420_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.498 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_339/CO[3]
                         net (fo=1, routed)           0.000    35.498    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_339_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.615 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.615    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_268_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.732 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_211/CO[3]
                         net (fo=1, routed)           0.000    35.732    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_211_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.849 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_147/CO[3]
                         net (fo=1, routed)           0.000    35.849    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_147_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.966 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_78/CO[3]
                         net (fo=1, routed)           0.000    35.966    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_78_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.083 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.083    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_31_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    36.337 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_12/CO[0]
                         net (fo=33, routed)          0.777    37.115    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[15]
    SLICE_X23Y43         LUT2 (Prop_lut2_I1_O)        0.367    37.482 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_502/O
                         net (fo=1, routed)           0.000    37.482    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_502_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.032 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_415/CO[3]
                         net (fo=1, routed)           0.000    38.032    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_415_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.146 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_334/CO[3]
                         net (fo=1, routed)           0.000    38.146    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_334_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.260 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_258/CO[3]
                         net (fo=1, routed)           0.000    38.260    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_258_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.374 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_192/CO[3]
                         net (fo=1, routed)           0.000    38.374    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_192_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.488 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_152/CO[3]
                         net (fo=1, routed)           0.000    38.488    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_152_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.602 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_88/CO[3]
                         net (fo=1, routed)           0.000    38.602    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_88_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.716 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.001    38.716    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_39_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.987 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_16/CO[0]
                         net (fo=33, routed)          0.708    39.695    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[14]
    SLICE_X22Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    40.524 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_410/CO[3]
                         net (fo=1, routed)           0.000    40.524    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_410_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.638 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_329/CO[3]
                         net (fo=1, routed)           0.001    40.639    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_329_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.753 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_253/CO[3]
                         net (fo=1, routed)           0.000    40.753    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_253_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.867 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_182/CO[3]
                         net (fo=1, routed)           0.000    40.867    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_182_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.981 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    40.981    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_121_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.095 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_87/CO[3]
                         net (fo=1, routed)           0.000    41.095    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_87_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.209 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.209    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_35_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.480 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_14/CO[0]
                         net (fo=34, routed)          1.023    42.503    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[13]
    SLICE_X21Y48         LUT2 (Prop_lut2_I1_O)        0.373    42.876 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_496/O
                         net (fo=1, routed)           0.000    42.876    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_496_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.426 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_405/CO[3]
                         net (fo=1, routed)           0.000    43.426    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_405_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.540 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_324/CO[3]
                         net (fo=1, routed)           0.001    43.541    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_324_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.655 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_248/CO[3]
                         net (fo=1, routed)           0.000    43.655    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_248_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.769 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_177/CO[3]
                         net (fo=1, routed)           0.000    43.769    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_177_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.883 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    43.883    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_111_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.997 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_55/CO[3]
                         net (fo=1, routed)           0.000    43.997    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_55_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.111 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    44.111    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_37_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.382 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_15/CO[0]
                         net (fo=34, routed)          1.037    45.419    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[12]
    SLICE_X18Y48         LUT2 (Prop_lut2_I1_O)        0.373    45.792 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_492/O
                         net (fo=1, routed)           0.000    45.792    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_492_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.342 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_400/CO[3]
                         net (fo=1, routed)           0.000    46.342    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_400_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.456 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_319/CO[3]
                         net (fo=1, routed)           0.001    46.456    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_319_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.570 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_243/CO[3]
                         net (fo=1, routed)           0.000    46.570    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_243_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.684 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_172/CO[3]
                         net (fo=1, routed)           0.000    46.684    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_172_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.798 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    46.798    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_106_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.912 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    46.912    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_45_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.026 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    47.026    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_21_n_0
    SLICE_X18Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.297 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_7/CO[0]
                         net (fo=34, routed)          1.209    48.506    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[11]
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.373    48.879 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_488/O
                         net (fo=1, routed)           0.000    48.879    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_488_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.429 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_399/CO[3]
                         net (fo=1, routed)           0.000    49.429    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_399_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.543 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_318/CO[3]
                         net (fo=1, routed)           0.001    49.544    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_318_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.658 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_242/CO[3]
                         net (fo=1, routed)           0.000    49.658    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_242_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.772 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_171/CO[3]
                         net (fo=1, routed)           0.000    49.772    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_171_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.886 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    49.886    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_105_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.000 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    50.000    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_44_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.114 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    50.114    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_17_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.385 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_5__0/CO[0]
                         net (fo=34, routed)          0.937    51.322    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[10]
    SLICE_X8Y47          LUT2 (Prop_lut2_I1_O)        0.373    51.695 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_512/O
                         net (fo=1, routed)           0.000    51.695    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_512_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.228 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_430/CO[3]
                         net (fo=1, routed)           0.000    52.228    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_430_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.345 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_344/CO[3]
                         net (fo=1, routed)           0.000    52.345    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_344_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.462 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_263/CO[3]
                         net (fo=1, routed)           0.001    52.463    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_263_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.580 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_187/CO[3]
                         net (fo=1, routed)           0.000    52.580    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_187_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.697 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    52.697    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_116_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.814 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    52.814    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_50_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.931 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    52.931    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_19_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    53.185 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_6/CO[0]
                         net (fo=33, routed)          1.149    54.334    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[9]
    SLICE_X11Y45         LUT2 (Prop_lut2_I1_O)        0.367    54.701 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_523/O
                         net (fo=1, routed)           0.000    54.701    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_523_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.251 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_441/CO[3]
                         net (fo=1, routed)           0.000    55.251    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_441_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.365 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_355/CO[3]
                         net (fo=1, routed)           0.000    55.365    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_355_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.479 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_274/CO[3]
                         net (fo=1, routed)           0.000    55.479    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_274_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.593 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_198/CO[3]
                         net (fo=1, routed)           0.000    55.593    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_198_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.707 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_127/CO[3]
                         net (fo=1, routed)           0.001    55.708    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_127_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.822 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    55.822    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_61_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.936 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    55.936    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_27_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.207 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_10/CO[0]
                         net (fo=34, routed)          0.790    56.997    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[8]
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.373    57.370 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_520/O
                         net (fo=1, routed)           0.000    57.370    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_520_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.903 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_440/CO[3]
                         net (fo=1, routed)           0.000    57.903    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_440_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.020 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_354/CO[3]
                         net (fo=1, routed)           0.000    58.020    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_354_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.137 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_273/CO[3]
                         net (fo=1, routed)           0.000    58.137    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_273_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.254 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_197/CO[3]
                         net (fo=1, routed)           0.000    58.254    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_197_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.371 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_126/CO[3]
                         net (fo=1, routed)           0.000    58.371    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_126_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.488 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.488    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_60_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.605 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    58.605    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_23_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    58.859 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_8/CO[0]
                         net (fo=34, routed)          1.018    59.877    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[7]
    SLICE_X11Y54         LUT2 (Prop_lut2_I1_O)        0.367    60.244 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_527/O
                         net (fo=1, routed)           0.000    60.244    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_527_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.794 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_450/CO[3]
                         net (fo=1, routed)           0.000    60.794    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_450_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.908 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_364/CO[3]
                         net (fo=1, routed)           0.000    60.908    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_364_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.022 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_283/CO[3]
                         net (fo=1, routed)           0.000    61.022    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_283_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.136 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_207/CO[3]
                         net (fo=1, routed)           0.000    61.136    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_207_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.250 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    61.250    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_136_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.364 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    61.364    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_66_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.478 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.478    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_25_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.749 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_9/CO[0]
                         net (fo=34, routed)          1.117    62.866    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[6]
    SLICE_X7Y51          LUT2 (Prop_lut2_I1_O)        0.373    63.239 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_535/O
                         net (fo=1, routed)           0.000    63.239    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_535_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.789 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_456/CO[3]
                         net (fo=1, routed)           0.000    63.789    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_456_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.903 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_370/CO[3]
                         net (fo=1, routed)           0.000    63.903    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_370_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.017 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_289/CO[3]
                         net (fo=1, routed)           0.000    64.017    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_289_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.131 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_213/CO[3]
                         net (fo=1, routed)           0.000    64.131    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_213_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.245 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_142/CO[3]
                         net (fo=1, routed)           0.000    64.245    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_142_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.359 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    64.359    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_76_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.473 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.473    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_33_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.744 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_13/CO[0]
                         net (fo=34, routed)          1.288    66.032    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[5]
    SLICE_X5Y49          LUT2 (Prop_lut2_I1_O)        0.373    66.405 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_531/O
                         net (fo=1, routed)           0.000    66.405    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_531_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.955 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_455/CO[3]
                         net (fo=1, routed)           0.001    66.956    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_455_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.070 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_369/CO[3]
                         net (fo=1, routed)           0.000    67.070    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_369_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.184 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_288/CO[3]
                         net (fo=1, routed)           0.000    67.184    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_288_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.298 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_212/CO[3]
                         net (fo=1, routed)           0.000    67.298    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_212_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.412 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    67.412    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_141_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.526 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_75/CO[3]
                         net (fo=1, routed)           0.000    67.526    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_75_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.640 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.640    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_29_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.911 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_11/CO[0]
                         net (fo=34, routed)          1.050    68.961    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[4]
    SLICE_X3Y48          LUT2 (Prop_lut2_I1_O)        0.373    69.334 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_539/O
                         net (fo=1, routed)           0.000    69.334    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_539_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.884 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_465/CO[3]
                         net (fo=1, routed)           0.000    69.884    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_465_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.998 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_379/CO[3]
                         net (fo=1, routed)           0.001    69.998    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_379_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.112 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_298/CO[3]
                         net (fo=1, routed)           0.000    70.112    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_298_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.226 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_222/CO[3]
                         net (fo=1, routed)           0.000    70.226    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_222_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.340 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    70.340    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_151_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.454 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    70.454    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_81_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.568 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.568    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_31_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.839 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_12/CO[0]
                         net (fo=34, routed)          1.089    71.929    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[3]
    SLICE_X4Y47          LUT2 (Prop_lut2_I1_O)        0.373    72.302 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_547/O
                         net (fo=1, routed)           0.000    72.302    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_547_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.835 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_471/CO[3]
                         net (fo=1, routed)           0.000    72.835    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_471_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.952 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_385/CO[3]
                         net (fo=1, routed)           0.000    72.952    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_385_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.069 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.001    73.069    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_304_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.186 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_228/CO[3]
                         net (fo=1, routed)           0.000    73.186    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_228_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.303 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_157/CO[3]
                         net (fo=1, routed)           0.000    73.303    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_157_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.420 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    73.420    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_91_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.537 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.537    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_42_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    73.791 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_16/CO[0]
                         net (fo=34, routed)          1.084    74.875    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[2]
    SLICE_X2Y46          LUT2 (Prop_lut2_I1_O)        0.367    75.242 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_543/O
                         net (fo=1, routed)           0.000    75.242    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_543_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.792 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_470/CO[3]
                         net (fo=1, routed)           0.000    75.792    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_470_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.906 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_384/CO[3]
                         net (fo=1, routed)           0.000    75.906    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_384_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.020 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_303/CO[3]
                         net (fo=1, routed)           0.000    76.020    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_303_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.134 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_227/CO[3]
                         net (fo=1, routed)           0.001    76.135    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_227_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.249 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    76.249    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_156_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.363 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    76.363    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_90_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.477 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.477    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_35_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.748 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_14/CO[0]
                         net (fo=34, routed)          1.077    77.825    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[1]
    SLICE_X1Y46          LUT3 (Prop_lut3_I0_O)        0.373    78.198 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_483/O
                         net (fo=1, routed)           0.000    78.198    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_483_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.748 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_394/CO[3]
                         net (fo=1, routed)           0.000    78.748    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_394_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.862 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_313/CO[3]
                         net (fo=1, routed)           0.000    78.862    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_313_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.976 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_237/CO[3]
                         net (fo=1, routed)           0.000    78.976    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_237_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.090 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_166/CO[3]
                         net (fo=1, routed)           0.001    79.090    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_166_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.204 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    79.204    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_96_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.318 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    79.318    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_37_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.432 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_15/CO[3]
                         net (fo=3, routed)           1.087    80.519    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[0]
    SLICE_X12Y50         LUT6 (Prop_lut6_I3_O)        0.124    80.643 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    80.643    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_4__0_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    81.156 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    81.156    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.273 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    81.273    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry__0_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    81.527 f  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry__1/CO[0]
                         net (fo=29, routed)          0.866    82.393    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry__1_n_3
    SLICE_X19Y49         LUT2 (Prop_lut2_I1_O)        0.367    82.760 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_4/O
                         net (fo=1, routed)           0.000    82.760    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_4_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.310 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.001    83.311    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.425 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    83.425    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__0_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.539 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    83.539    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__1_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.653 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    83.653    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__2_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    83.987 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__3/O[1]
                         net (fo=1, routed)           0.000    83.987    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__3_n_6
    SLICE_X19Y53         FDRE                                         r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         1.490    22.682    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/s00_axi_aclk
    SLICE_X19Y53         FDRE                                         r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[17]/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X19Y53         FDRE (Setup_fdre_C_D)        0.062    22.558    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[17]
  -------------------------------------------------------------------
                         required time                         22.558    
                         arrival time                         -83.987    
  -------------------------------------------------------------------
                         slack                                -61.429    

Slack (VIOLATED) :        -61.408ns  (required time - arrival time)
  Source:                 design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        80.980ns  (logic 51.925ns (64.121%)  route 29.055ns (35.879%))
  Logic Levels:           242  (CARRY4=222 LUT2=18 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         1.678     2.986    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y38         FDRE                                         r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     3.504 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=75, routed)          0.828     4.332    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/slv_reg1[0]
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.969 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.969    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_65_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.086 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.086    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_56_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.203 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.203    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_47_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.320 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.320    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_38_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.437 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.437    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_25_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.554 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.554    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_9_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.671 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_4__1/CO[3]
                         net (fo=34, routed)          1.275     6.946    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[26]
    SLICE_X13Y37         LUT2 (Prop_lut2_I1_O)        0.124     7.070 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_379/O
                         net (fo=1, routed)           0.000     7.070    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_379_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.620 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_334/CO[3]
                         net (fo=1, routed)           0.000     7.620    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_334_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.734 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_285/CO[3]
                         net (fo=1, routed)           0.000     7.734    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_285_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.848 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_231/CO[3]
                         net (fo=1, routed)           0.000     7.848    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_231_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.962 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.962    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_172_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_117/CO[3]
                         net (fo=1, routed)           0.000     8.076    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_117_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.190    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_16_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.304    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_5_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.575 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_2__1/CO[0]
                         net (fo=33, routed)          1.151     9.726    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[25]
    SLICE_X16Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    10.570 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_329/CO[3]
                         net (fo=1, routed)           0.000    10.570    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_329_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.687 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_280/CO[3]
                         net (fo=1, routed)           0.000    10.687    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_280_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.804 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_226/CO[3]
                         net (fo=1, routed)           0.000    10.804    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_226_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.921 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_167/CO[3]
                         net (fo=1, routed)           0.000    10.921    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_167_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.038 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_107/CO[3]
                         net (fo=1, routed)           0.000    11.038    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_107_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.155 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.155    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_52_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.272    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_7_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.526 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__1_i_3__1/CO[0]
                         net (fo=33, routed)          0.882    12.408    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[24]
    SLICE_X18Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    13.231 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_324/CO[3]
                         net (fo=1, routed)           0.000    13.231    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_324_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.345 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_275/CO[3]
                         net (fo=1, routed)           0.000    13.345    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_275_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.459 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_221/CO[3]
                         net (fo=1, routed)           0.000    13.459    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_221_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.573 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.573    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_162_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.687 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_102/CO[3]
                         net (fo=1, routed)           0.000    13.687    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_102_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.801 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    13.801    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_42_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.915 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.915    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_21_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.186 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_7/CO[0]
                         net (fo=33, routed)          0.868    15.055    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[23]
    SLICE_X17Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.884 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_323/CO[3]
                         net (fo=1, routed)           0.000    15.884    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_323_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.998 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.998    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_274_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.112 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_220/CO[3]
                         net (fo=1, routed)           0.000    16.112    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_220_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.226 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_161/CO[3]
                         net (fo=1, routed)           0.000    16.226    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_161_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.340 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_101/CO[3]
                         net (fo=1, routed)           0.000    16.340    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_101_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.454 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.454    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_41_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.568 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.568    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_17_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.839 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_5/CO[0]
                         net (fo=33, routed)          1.006    17.845    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[22]
    SLICE_X15Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    18.674 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.674    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_343_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.788 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_294/CO[3]
                         net (fo=1, routed)           0.000    18.788    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_294_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.902 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_240/CO[3]
                         net (fo=1, routed)           0.000    18.902    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_240_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.016 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_177/CO[3]
                         net (fo=1, routed)           0.000    19.016    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_177_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.130 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_112/CO[3]
                         net (fo=1, routed)           0.000    19.130    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_112_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.244 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.244    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_47_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.358 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.358    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_19_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.629 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_6/CO[0]
                         net (fo=33, routed)          0.710    20.339    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[21]
    SLICE_X14Y37         LUT2 (Prop_lut2_I1_O)        0.373    20.712 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_389/O
                         net (fo=1, routed)           0.000    20.712    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_389_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.262 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_349/CO[3]
                         net (fo=1, routed)           0.000    21.262    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_349_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.376 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_300/CO[3]
                         net (fo=1, routed)           0.000    21.376    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_300_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.490 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_246/CO[3]
                         net (fo=1, routed)           0.000    21.490    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_246_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.604 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_187/CO[3]
                         net (fo=1, routed)           0.000    21.604    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_187_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.718 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_123/CO[3]
                         net (fo=1, routed)           0.000    21.718    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_123_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.832 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_58/CO[3]
                         net (fo=1, routed)           0.000    21.832    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_58_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.946    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_27_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.217 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_10/CO[0]
                         net (fo=34, routed)          0.984    23.201    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[20]
    SLICE_X15Y40         LUT2 (Prop_lut2_I1_O)        0.373    23.574 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_386/O
                         net (fo=1, routed)           0.000    23.574    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_386_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.124 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_348/CO[3]
                         net (fo=1, routed)           0.000    24.124    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_348_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.238 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_299/CO[3]
                         net (fo=1, routed)           0.000    24.238    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_299_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.352 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_245/CO[3]
                         net (fo=1, routed)           0.000    24.352    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_245_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.466 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_186/CO[3]
                         net (fo=1, routed)           0.000    24.466    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_186_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.580 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_122/CO[3]
                         net (fo=1, routed)           0.000    24.580    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_122_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.694 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    24.694    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_57_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.808 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.808    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_23_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.079 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_8/CO[0]
                         net (fo=33, routed)          1.049    26.128    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[19]
    SLICE_X19Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    26.957 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_358/CO[3]
                         net (fo=1, routed)           0.000    26.957    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_358_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.071 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_309/CO[3]
                         net (fo=1, routed)           0.000    27.071    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_309_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.185 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_255/CO[3]
                         net (fo=1, routed)           0.000    27.185    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_255_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.299 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_196/CO[3]
                         net (fo=1, routed)           0.000    27.299    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_196_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.413 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    27.413    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_132_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.527 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    27.527    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_63_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.641 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.641    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_25_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.912 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_9/CO[0]
                         net (fo=34, routed)          1.063    28.975    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[18]
    SLICE_X20Y41         LUT2 (Prop_lut2_I1_O)        0.373    29.348 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_516/O
                         net (fo=1, routed)           0.000    29.348    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_516_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.881 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_435/CO[3]
                         net (fo=1, routed)           0.000    29.881    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_435_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.998 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_314/CO[3]
                         net (fo=1, routed)           0.000    29.998    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_314_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.115 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_261/CO[3]
                         net (fo=1, routed)           0.000    30.115    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_261_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.232 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_202/CO[3]
                         net (fo=1, routed)           0.000    30.232    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_202_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.349 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_138/CO[3]
                         net (fo=1, routed)           0.000    30.349    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_138_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.466 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    30.466    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_73_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.583 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.583    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_33_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    30.837 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_13/CO[0]
                         net (fo=33, routed)          0.975    31.812    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[17]
    SLICE_X25Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    32.635 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_425/CO[3]
                         net (fo=1, routed)           0.000    32.635    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_425_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.749 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_349/CO[3]
                         net (fo=1, routed)           0.000    32.749    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_349_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.863 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_260/CO[3]
                         net (fo=1, routed)           0.000    32.863    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_260_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.977 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_201/CO[3]
                         net (fo=1, routed)           0.000    32.977    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_201_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.091 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_137/CO[3]
                         net (fo=1, routed)           0.000    33.091    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_137_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.205 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_72/CO[3]
                         net (fo=1, routed)           0.000    33.205    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_72_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.319 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.319    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_29_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.590 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_11/CO[0]
                         net (fo=33, routed)          0.947    34.537    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[16]
    SLICE_X24Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    35.381 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_420/CO[3]
                         net (fo=1, routed)           0.000    35.381    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_420_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.498 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_339/CO[3]
                         net (fo=1, routed)           0.000    35.498    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_339_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.615 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.615    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_268_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.732 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_211/CO[3]
                         net (fo=1, routed)           0.000    35.732    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_211_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.849 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_147/CO[3]
                         net (fo=1, routed)           0.000    35.849    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_147_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.966 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_78/CO[3]
                         net (fo=1, routed)           0.000    35.966    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_78_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.083 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.083    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_31_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    36.337 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_12/CO[0]
                         net (fo=33, routed)          0.777    37.115    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[15]
    SLICE_X23Y43         LUT2 (Prop_lut2_I1_O)        0.367    37.482 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_502/O
                         net (fo=1, routed)           0.000    37.482    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_502_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.032 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_415/CO[3]
                         net (fo=1, routed)           0.000    38.032    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_415_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.146 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_334/CO[3]
                         net (fo=1, routed)           0.000    38.146    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_334_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.260 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_258/CO[3]
                         net (fo=1, routed)           0.000    38.260    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_258_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.374 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_192/CO[3]
                         net (fo=1, routed)           0.000    38.374    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_192_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.488 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_152/CO[3]
                         net (fo=1, routed)           0.000    38.488    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_152_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.602 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_88/CO[3]
                         net (fo=1, routed)           0.000    38.602    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_88_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.716 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.001    38.716    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_39_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.987 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_16/CO[0]
                         net (fo=33, routed)          0.708    39.695    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[14]
    SLICE_X22Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    40.524 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_410/CO[3]
                         net (fo=1, routed)           0.000    40.524    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_410_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.638 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_329/CO[3]
                         net (fo=1, routed)           0.001    40.639    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_329_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.753 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_253/CO[3]
                         net (fo=1, routed)           0.000    40.753    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_253_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.867 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_182/CO[3]
                         net (fo=1, routed)           0.000    40.867    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_182_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.981 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    40.981    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_121_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.095 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_87/CO[3]
                         net (fo=1, routed)           0.000    41.095    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_87_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.209 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.209    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_35_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.480 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_14/CO[0]
                         net (fo=34, routed)          1.023    42.503    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[13]
    SLICE_X21Y48         LUT2 (Prop_lut2_I1_O)        0.373    42.876 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_496/O
                         net (fo=1, routed)           0.000    42.876    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_496_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.426 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_405/CO[3]
                         net (fo=1, routed)           0.000    43.426    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_405_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.540 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_324/CO[3]
                         net (fo=1, routed)           0.001    43.541    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_324_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.655 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_248/CO[3]
                         net (fo=1, routed)           0.000    43.655    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_248_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.769 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_177/CO[3]
                         net (fo=1, routed)           0.000    43.769    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_177_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.883 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    43.883    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_111_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.997 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_55/CO[3]
                         net (fo=1, routed)           0.000    43.997    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_55_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.111 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    44.111    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_37_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.382 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry__0_i_15/CO[0]
                         net (fo=34, routed)          1.037    45.419    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[12]
    SLICE_X18Y48         LUT2 (Prop_lut2_I1_O)        0.373    45.792 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_492/O
                         net (fo=1, routed)           0.000    45.792    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_492_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.342 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_400/CO[3]
                         net (fo=1, routed)           0.000    46.342    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_400_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.456 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_319/CO[3]
                         net (fo=1, routed)           0.001    46.456    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_319_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.570 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_243/CO[3]
                         net (fo=1, routed)           0.000    46.570    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_243_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.684 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_172/CO[3]
                         net (fo=1, routed)           0.000    46.684    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_172_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.798 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    46.798    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_106_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.912 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    46.912    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_45_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.026 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    47.026    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_21_n_0
    SLICE_X18Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.297 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_7/CO[0]
                         net (fo=34, routed)          1.209    48.506    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[11]
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.373    48.879 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_488/O
                         net (fo=1, routed)           0.000    48.879    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_488_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.429 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_399/CO[3]
                         net (fo=1, routed)           0.000    49.429    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_399_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.543 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_318/CO[3]
                         net (fo=1, routed)           0.001    49.544    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_318_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.658 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_242/CO[3]
                         net (fo=1, routed)           0.000    49.658    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_242_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.772 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_171/CO[3]
                         net (fo=1, routed)           0.000    49.772    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_171_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.886 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    49.886    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_105_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.000 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    50.000    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_44_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.114 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    50.114    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_17_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.385 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_5__0/CO[0]
                         net (fo=34, routed)          0.937    51.322    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[10]
    SLICE_X8Y47          LUT2 (Prop_lut2_I1_O)        0.373    51.695 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_512/O
                         net (fo=1, routed)           0.000    51.695    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_512_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.228 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_430/CO[3]
                         net (fo=1, routed)           0.000    52.228    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_430_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.345 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_344/CO[3]
                         net (fo=1, routed)           0.000    52.345    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_344_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.462 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_263/CO[3]
                         net (fo=1, routed)           0.001    52.463    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_263_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.580 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_187/CO[3]
                         net (fo=1, routed)           0.000    52.580    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_187_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.697 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    52.697    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_116_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.814 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    52.814    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_50_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.931 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    52.931    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_19_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    53.185 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_6/CO[0]
                         net (fo=33, routed)          1.149    54.334    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[9]
    SLICE_X11Y45         LUT2 (Prop_lut2_I1_O)        0.367    54.701 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_523/O
                         net (fo=1, routed)           0.000    54.701    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_523_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.251 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_441/CO[3]
                         net (fo=1, routed)           0.000    55.251    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_441_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.365 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_355/CO[3]
                         net (fo=1, routed)           0.000    55.365    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_355_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.479 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_274/CO[3]
                         net (fo=1, routed)           0.000    55.479    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_274_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.593 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_198/CO[3]
                         net (fo=1, routed)           0.000    55.593    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_198_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.707 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_127/CO[3]
                         net (fo=1, routed)           0.001    55.708    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_127_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.822 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    55.822    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_61_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.936 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    55.936    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_27_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.207 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_10/CO[0]
                         net (fo=34, routed)          0.790    56.997    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[8]
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.373    57.370 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_520/O
                         net (fo=1, routed)           0.000    57.370    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_520_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.903 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_440/CO[3]
                         net (fo=1, routed)           0.000    57.903    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_440_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.020 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_354/CO[3]
                         net (fo=1, routed)           0.000    58.020    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_354_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.137 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_273/CO[3]
                         net (fo=1, routed)           0.000    58.137    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_273_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.254 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_197/CO[3]
                         net (fo=1, routed)           0.000    58.254    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_197_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.371 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_126/CO[3]
                         net (fo=1, routed)           0.000    58.371    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_126_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.488 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    58.488    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_60_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.605 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    58.605    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_23_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    58.859 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_8/CO[0]
                         net (fo=34, routed)          1.018    59.877    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[7]
    SLICE_X11Y54         LUT2 (Prop_lut2_I1_O)        0.367    60.244 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_527/O
                         net (fo=1, routed)           0.000    60.244    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_527_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.794 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_450/CO[3]
                         net (fo=1, routed)           0.000    60.794    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_450_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.908 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_364/CO[3]
                         net (fo=1, routed)           0.000    60.908    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_364_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.022 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_283/CO[3]
                         net (fo=1, routed)           0.000    61.022    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_283_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.136 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_207/CO[3]
                         net (fo=1, routed)           0.000    61.136    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_207_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.250 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    61.250    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_136_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.364 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    61.364    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_66_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.478 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.478    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_25_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.749 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_9/CO[0]
                         net (fo=34, routed)          1.117    62.866    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[6]
    SLICE_X7Y51          LUT2 (Prop_lut2_I1_O)        0.373    63.239 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_535/O
                         net (fo=1, routed)           0.000    63.239    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_535_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.789 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_456/CO[3]
                         net (fo=1, routed)           0.000    63.789    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_456_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.903 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_370/CO[3]
                         net (fo=1, routed)           0.000    63.903    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_370_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.017 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_289/CO[3]
                         net (fo=1, routed)           0.000    64.017    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_289_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.131 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_213/CO[3]
                         net (fo=1, routed)           0.000    64.131    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_213_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.245 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_142/CO[3]
                         net (fo=1, routed)           0.000    64.245    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_142_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.359 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    64.359    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_76_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.473 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.473    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_33_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.744 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_13/CO[0]
                         net (fo=34, routed)          1.288    66.032    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[5]
    SLICE_X5Y49          LUT2 (Prop_lut2_I1_O)        0.373    66.405 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_531/O
                         net (fo=1, routed)           0.000    66.405    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_531_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.955 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_455/CO[3]
                         net (fo=1, routed)           0.001    66.956    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_455_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.070 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_369/CO[3]
                         net (fo=1, routed)           0.000    67.070    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_369_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.184 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_288/CO[3]
                         net (fo=1, routed)           0.000    67.184    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_288_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.298 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_212/CO[3]
                         net (fo=1, routed)           0.000    67.298    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_212_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.412 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    67.412    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_141_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.526 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_75/CO[3]
                         net (fo=1, routed)           0.000    67.526    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_75_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.640 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.640    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_29_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.911 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_11/CO[0]
                         net (fo=34, routed)          1.050    68.961    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[4]
    SLICE_X3Y48          LUT2 (Prop_lut2_I1_O)        0.373    69.334 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_539/O
                         net (fo=1, routed)           0.000    69.334    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_539_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.884 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_465/CO[3]
                         net (fo=1, routed)           0.000    69.884    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_465_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.998 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_379/CO[3]
                         net (fo=1, routed)           0.001    69.998    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_379_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.112 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_298/CO[3]
                         net (fo=1, routed)           0.000    70.112    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_298_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.226 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_222/CO[3]
                         net (fo=1, routed)           0.000    70.226    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_222_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.340 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    70.340    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_151_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.454 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    70.454    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_81_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.568 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.568    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_31_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.839 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_12/CO[0]
                         net (fo=34, routed)          1.089    71.929    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[3]
    SLICE_X4Y47          LUT2 (Prop_lut2_I1_O)        0.373    72.302 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_547/O
                         net (fo=1, routed)           0.000    72.302    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_547_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.835 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_471/CO[3]
                         net (fo=1, routed)           0.000    72.835    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_471_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.952 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_385/CO[3]
                         net (fo=1, routed)           0.000    72.952    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_385_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.069 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.001    73.069    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_304_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.186 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_228/CO[3]
                         net (fo=1, routed)           0.000    73.186    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_228_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.303 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_157/CO[3]
                         net (fo=1, routed)           0.000    73.303    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_157_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.420 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    73.420    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_91_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.537 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.537    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_42_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    73.791 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_16/CO[0]
                         net (fo=34, routed)          1.084    74.875    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[2]
    SLICE_X2Y46          LUT2 (Prop_lut2_I1_O)        0.367    75.242 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_543/O
                         net (fo=1, routed)           0.000    75.242    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_543_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.792 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_470/CO[3]
                         net (fo=1, routed)           0.000    75.792    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_470_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.906 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_384/CO[3]
                         net (fo=1, routed)           0.000    75.906    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_384_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.020 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_303/CO[3]
                         net (fo=1, routed)           0.000    76.020    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_303_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.134 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_227/CO[3]
                         net (fo=1, routed)           0.001    76.135    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_227_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.249 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    76.249    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_156_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.363 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    76.363    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_90_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.477 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.477    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_35_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.748 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_14/CO[0]
                         net (fo=34, routed)          1.077    77.825    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[1]
    SLICE_X1Y46          LUT3 (Prop_lut3_I0_O)        0.373    78.198 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_483/O
                         net (fo=1, routed)           0.000    78.198    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_483_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.748 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_394/CO[3]
                         net (fo=1, routed)           0.000    78.748    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_394_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.862 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_313/CO[3]
                         net (fo=1, routed)           0.000    78.862    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_313_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.976 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_237/CO[3]
                         net (fo=1, routed)           0.000    78.976    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_237_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.090 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_166/CO[3]
                         net (fo=1, routed)           0.001    79.090    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_166_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.204 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    79.204    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_96_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.318 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    79.318    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_37_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.432 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_15/CO[3]
                         net (fo=3, routed)           1.087    80.519    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/p_0_in[0]
    SLICE_X12Y50         LUT6 (Prop_lut6_I3_O)        0.124    80.643 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    80.643    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_4__0_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    81.156 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    81.156    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.273 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    81.273    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry__0_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    81.527 f  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry__1/CO[0]
                         net (fo=29, routed)          0.866    82.393    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig1_inferred__0/i__carry__1_n_3
    SLICE_X19Y49         LUT2 (Prop_lut2_I1_O)        0.367    82.760 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_4/O
                         net (fo=1, routed)           0.000    82.760    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i__carry_i_4_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.310 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.001    83.311    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.425 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    83.425    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__0_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.539 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    83.539    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__1_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.653 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    83.653    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__2_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    83.966 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__3/O[3]
                         net (fo=1, routed)           0.000    83.966    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/i_/i_/i__carry__3_n_4
    SLICE_X19Y53         FDRE                                         r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         1.490    22.682    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/s00_axi_aclk
    SLICE_X19Y53         FDRE                                         r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[19]/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X19Y53         FDRE (Setup_fdre_C_D)        0.062    22.558    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/count_sig_reg[19]
  -------------------------------------------------------------------
                         required time                         22.558    
                         arrival time                         -83.966    
  -------------------------------------------------------------------
                         slack                                -61.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         0.563     0.904    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y45         FDRE                                         r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[25]/Q
                         net (fo=1, routed)           0.056     1.100    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X16Y45         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         0.831     1.201    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y45         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism             -0.284     0.917    
    SLICE_X16Y45         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.034    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.858%)  route 0.119ns (48.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         0.585     0.926    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y43          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.128     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.119     1.172    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X0Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         0.850     1.220    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.088    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.078%)  route 0.177ns (51.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         0.557     0.898    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y37         FDRE                                         r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y37         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[4]/Q
                         net (fo=1, routed)           0.177     1.239    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X16Y36         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         0.826     1.196    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y36         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.262     0.934    
    SLICE_X16Y36         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.117    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         0.558     0.899    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE                                         r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[18]/Q
                         net (fo=1, routed)           0.116     1.156    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X20Y40         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         0.829     1.199    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X20Y40         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism             -0.283     0.916    
    SLICE_X20Y40         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.033    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         0.583     0.924    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X2Y39          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.059     1.123    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[4]
    SLICE_X2Y39          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         0.851     1.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y39          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                         clock pessimism             -0.297     0.924    
    SLICE_X2Y39          FDRE (Hold_fdre_C_D)         0.076     1.000    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         0.583     0.924    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X2Y39          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.058     1.122    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[3]
    SLICE_X2Y39          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         0.851     1.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y39          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                         clock pessimism             -0.297     0.924    
    SLICE_X2Y39          FDRE (Hold_fdre_C_D)         0.071     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.008%)  route 0.303ns (61.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         0.564     0.905    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/s00_axi_aclk
    SLICE_X11Y53         FDRE                                         r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/output_sig_reg/Q
                         net (fo=2, routed)           0.303     1.349    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/pwm_out
    SLICE_X19Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.394 r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/pwm_0/uut/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     1.394    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X19Y46         FDRE                                         r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         0.831     1.201    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y46         FDRE                                         r  design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X19Y46         FDRE (Hold_fdre_C_D)         0.091     1.263    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.356%)  route 0.356ns (71.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/Q
                         net (fo=1, routed)           0.356     1.420    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[14]
    SLICE_X6Y48          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         0.835     1.205    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X6Y48          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.285    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         0.580     0.921    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X1Y37          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[54]/Q
                         net (fo=1, routed)           0.089     1.151    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg_n_0_[54]
    SLICE_X0Y37          LUT3 (Prop_lut3_I2_O)        0.049     1.200 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[54]_i_1__0/O
                         net (fo=1, routed)           0.000     1.200    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[54]_i_1__0_n_0
    SLICE_X0Y37          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         0.847     1.217    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X0Y37          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[54]/C
                         clock pessimism             -0.283     0.934    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.131     1.065    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         0.581     0.922    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y56          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[36]/Q
                         net (fo=1, routed)           0.087     1.150    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[36]
    SLICE_X0Y56          LUT3 (Prop_lut3_I2_O)        0.045     1.195 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[36]_i_1/O
                         net (fo=1, routed)           0.000     1.195    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[36]
    SLICE_X0Y56          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=722, routed)         0.850     1.220    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X0Y56          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[36]/C
                         clock pessimism             -0.285     0.935    
    SLICE_X0Y56          FDRE (Hold_fdre_C_D)         0.120     1.055    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y15  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X7Y39     design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X9Y39     design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X9Y38     design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y50    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y50    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y50    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y57     design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X19Y46    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X15Y38    design_1_i/my_pwm_0/U0/my_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X10Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X10Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X10Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X10Y37    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X10Y37    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X10Y37    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y45    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y45    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X6Y33     design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X20Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X20Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X10Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X10Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X10Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



