#include <arm/armv6-m.dtsi>
#include <mem.h>

/ {
    cpus {
        #address-cells = <1>;
        #size-cells = <0>;

        cpu0: cpu@0 {
            compatible = "arm,cortex-m0+";
            reg = <0>;
        };
    };

    sram0:memory@10000000 {
        compatible = "mmio-sram";
        reg = <0x10000000 DT_SIZE_K(8)>;
    };

    soc {
        flash0:flash@0 {
            compatible = "soc-nv-flash";
            reg = <0 DT_SIZE_K(64)>;
        };
    };
};

&nvic {
    arm,num-irq-priority-bits = <2>;
};