Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 21 22:00:46 2023
| Host         : Shadow-Light running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Timers_control_sets_placed.rpt
| Design       : Timers
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    91 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           13 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               4 |            4 |
| No           | Yes                   | No                     |               4 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               4 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+----------------+----------------------+------------------+----------------+
|      Clock Signal     |  Enable Signal |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-----------------------+----------------+----------------------+------------------+----------------+
|  CP_IBUF_BUFG         |                |                      |                1 |              1 |
|  CP_IBUF_BUFG         |                | Q_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  CP_IBUF_BUFG         |                | Q_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  CP_IBUF_BUFG         |                | Q_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  CP_IBUF_BUFG         |                | Q_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  CP_IBUF_BUFG         | Q[3]_P_i_1_n_0 | Q_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  CP_IBUF_BUFG         | Q[3]_P_i_1_n_0 | Q_reg[3]_LDC_i_1_n_0 |                1 |              1 |
|  CP_IBUF_BUFG         | Q[3]_P_i_1_n_0 | Q_reg[2]_LDC_i_1_n_0 |                1 |              1 |
|  CP_IBUF_BUFG         | Q[3]_P_i_1_n_0 | Q_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  Q_reg[0]_LDC_i_1_n_0 |                | Q_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  Q_reg[3]_LDC_i_1_n_0 |                | Q_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  Q_reg[2]_LDC_i_1_n_0 |                | Q_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  Q_reg[1]_LDC_i_1_n_0 |                | Q_reg[1]_LDC_i_2_n_0 |                1 |              1 |
+-----------------------+----------------+----------------------+------------------+----------------+


