{"Jaewon Kim": [0.8390700072050095, ["A timing-driven data path layout synthesis with integer programming", ["Jaewon Kim", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.1995.480209", 4, "iccad", 1995]], "Sung-Mo Kang": [0.8804953843355179, ["An empirical model for accurate estimation of routing delay in FPGAs", ["Tanay Karnik", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.1995.480136", 4, "iccad", 1995], ["Estimation of maximum transition counts at internal nodes in CMOS VLSI circuits", ["Chin-Chi Teng", "Anthony M. Hill", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.1995.480142", 5, "iccad", 1995], ["A timing-driven data path layout synthesis with integer programming", ["Jaewon Kim", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.1995.480209", 4, "iccad", 1995]]}