// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Copyright 2020 SomLabs
 *
 */

/dts-v1/;

#include "visionsom-8mm.dtsi"

/ {
    leds {
        pinctrl-0 = <&pinctrl_gpio_leds_cb>;

        led-io-04 {
            label = "LED-IO-04";
            gpios = <&gpio4 4 0>;
            default-state = "off";
        };
        led-io-05 {
            label = "LED-IO-05";
            gpios = <&gpio4 5 0>;
            default-state = "off";
        };
        led-io-06 {
            label = "LED-IO-06";
            gpios = <&gpio4 6 0>;
            default-state = "off";
        };
        led-io-07 {
            label = "LED-IO-07";
            gpios = <&gpio4 7 0>;
            default-state = "off";
        };
    };

    gpio_buttons: gpio_buttons0 {
        compatible = "gpio-keys";
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_gpio_buttons_cb>;
        #address-cells = <1>;
        #size-cells = <0>;

        switch1 {
            label = "BTN-IO-00";
            linux,code = <0x100>;
            gpios = <&gpio4 0 GPIO_ACTIVE_LOW>;
        };

        switch2 {
            label = "BTN-IO-01";
            linux,code = <0x101>;
            gpios = <&gpio4 1 GPIO_ACTIVE_LOW>;
        };

        switch3 {
            label = "BTN-IO-02";
            linux,code = <0x102>;
            gpios = <&gpio4 2 GPIO_ACTIVE_LOW>;
            wakeup-source;
        };

        switch4 {
            label = "BTN-IO-00";
            linux,code = <0x103>;
            gpios = <&gpio4 3 GPIO_ACTIVE_LOW>;
        };
    };

    reg_usb_otg1_vbus: regulator@2 {
        compatible = "regulator-fixed";
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usb_otg1>;
        regulator-name = "usb_otg1_vbus";
        regulator-min-microvolt = <5000000>;
        regulator-max-microvolt = <5000000>;
        gpio = <&gpio1 12 GPIO_ACTIVE_HIGH>;
        enable-active-high;
    };

    reg_usb_otg2_vbus: regulator@3 {
        compatible = "regulator-fixed";
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usb_otg2>;
        regulator-name = "usb_otg2_vbus";
        regulator-min-microvolt = <5000000>;
        regulator-max-microvolt = <5000000>;
        gpio = <&gpio1 14 GPIO_ACTIVE_HIGH>;
        enable-active-high;
    };

};

&iomuxc {

    pinctrl_usb_otg1: usbotg1 {
        fsl,pins = <
            MX8MM_IOMUXC_GPIO1_IO12_GPIO1_IO12              0x19
            MX8MM_IOMUXC_GPIO1_IO13_GPIO1_IO13              0x1c4   /* overcurrent */
        >;
    };

    pinctrl_usb_otg2: usbotg2 {
        fsl,pins = <
            MX8MM_IOMUXC_GPIO1_IO14_GPIO1_IO14              0x19
            MX8MM_IOMUXC_GPIO1_IO15_GPIO1_IO15              0x1c4   /* overcurrent */
        >;
    };

    pinctrl_gpio_leds_cb: gpioledscb {          /* 4x LEDs on  carrier board */
        fsl,pins = <
            MX8MM_IOMUXC_SAI1_RXD2_GPIO4_IO4                0x19
            MX8MM_IOMUXC_SAI1_RXD3_GPIO4_IO5                0x19
            MX8MM_IOMUXC_SAI1_RXD4_GPIO4_IO6                0x19
            MX8MM_IOMUXC_SAI1_RXD5_GPIO4_IO7                0x19
        >;
    };

    pinctrl_gpio_buttons_cb: gpiobuttonscb {      /* 4x buttons on  carrier board */
        fsl,pins = <
            MX8MM_IOMUXC_SAI1_RXFS_GPIO4_IO0                0x19
            MX8MM_IOMUXC_SAI1_RXC_GPIO4_IO1                 0x19
            MX8MM_IOMUXC_SAI1_RXD0_GPIO4_IO2                0x19
            MX8MM_IOMUXC_SAI1_RXD1_GPIO4_IO3                0x19
        >;
    };

    pinctrl_fec1: fec1grp {                       /* ethernet phy */
        fsl,pins = <
            MX8MM_IOMUXC_ENET_MDC_ENET1_MDC                 0x3
            MX8MM_IOMUXC_ENET_MDIO_ENET1_MDIO               0x3
            MX8MM_IOMUXC_ENET_TD3_ENET1_RGMII_TD3           0x1f
            MX8MM_IOMUXC_ENET_TD2_ENET1_RGMII_TD2           0x1f
            MX8MM_IOMUXC_ENET_TD1_ENET1_RGMII_TD1           0x1f
            MX8MM_IOMUXC_ENET_TD0_ENET1_RGMII_TD0           0x1f
            MX8MM_IOMUXC_ENET_RD3_ENET1_RGMII_RD3           0x91
            MX8MM_IOMUXC_ENET_RD2_ENET1_RGMII_RD2           0x91
            MX8MM_IOMUXC_ENET_RD1_ENET1_RGMII_RD1           0x91
            MX8MM_IOMUXC_ENET_RD0_ENET1_RGMII_RD0           0x91
            MX8MM_IOMUXC_ENET_TXC_ENET1_RGMII_TXC           0x1f
            MX8MM_IOMUXC_ENET_RXC_ENET1_RGMII_RXC           0x91
            MX8MM_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL     0x91
            MX8MM_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL     0x1f
            MX8MM_IOMUXC_GPIO1_IO00_GPIO1_IO0               0x19    /* PHY reset */
        >;
    };

    pinctrl_usdhc1_gpio: usdhc1grpgpio {
        fsl,pins = <
            MX8MM_IOMUXC_SD1_RESET_B_GPIO2_IO10             0x84
            MX8MM_IOMUXC_GPIO1_IO03_GPIO1_IO3               0x41
        >;
    };

    pinctrl_usdhc1: usdhc1grp {
        fsl,pins = <
            MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK                 0x96
            MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD                 0xd6
            MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0             0xd6
            MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1             0xd6
            MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2             0xd6
            MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3             0xd6
        >;
    };

    pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
        fsl,pins = <
            MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK                 0x94
            MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD                 0xd4
            MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0             0xd4
            MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1             0xd4
            MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2             0xd4
            MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3             0xd4
        >;
    };

    pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
        fsl,pins = <
            MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK                 0x96
            MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD                 0xd6
            MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0             0xd6
            MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1             0xd6
            MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2             0xd6
            MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3             0xd6
        >;
    };

    pinctrl_i2c1: i2c1grp {
        fsl,pins = <
            MX8MM_IOMUXC_I2C1_SCL_I2C1_SCL                  0x40000083
            MX8MM_IOMUXC_I2C1_SDA_I2C1_SDA                  0x40000083
        >;
        };

    pinctrl_i2c2: i2c2grp {
        fsl,pins = <
            MX8MM_IOMUXC_I2C2_SCL_I2C2_SCL                  0x40000083
            MX8MM_IOMUXC_I2C2_SDA_I2C2_SDA                  0x40000083
        >;
    };

    pinctrl_i2c2_gpio: i2c2grp-gpio {
        fsl,pins = <
            MX8MM_IOMUXC_I2C2_SCL_GPIO5_IO16                0x083
            MX8MM_IOMUXC_I2C2_SDA_GPIO5_IO17                0x083
        >;
    };

};

&usbotg1 {
    dr_mode = "otg";
    vbus-supply = <&reg_usb_otg1_vbus>;
    picophy,pre-emp-curr-control = <3>;
    picophy,dc-vol-level-adjust = <7>;
    status = "okay";
};

&usbotg2 {
    dr_mode = "host";
    vbus-supply = <&reg_usb_otg2_vbus>;
    picophy,pre-emp-curr-control = <3>;
    picophy,dc-vol-level-adjust = <7>;
    status = "okay";
};

&usdhc1 {           /* uSD slot */
    pinctrl-names = "default", "state_100mhz", "state_200mhz";
    pinctrl-0 = <&pinctrl_usdhc1>, <&pinctrl_usdhc1_gpio>;
    pinctrl-1 = <&pinctrl_usdhc1_100mhz>, <&pinctrl_usdhc1_gpio>;
    pinctrl-2 = <&pinctrl_usdhc1_200mhz>, <&pinctrl_usdhc1_gpio>;
    fsl,delay-line = <8>;
    bus-width = <4>;
    no-1-8-v;
    cd-gpios = <&gpio2 10 GPIO_ACTIVE_HIGH>;
    status = "okay";
};

&fec1 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_fec1>;
    phy-mode = "rgmii-id";
    phy-handle = <&ethphy0>;
    phy-reset-gpios = <&gpio1 0 0>; /* GPIO1_0 */
    fsl,magic-packet;
    status = "okay";

    mdio {
        #address-cells = <1>;
        #size-cells = <0>;

        ethphy0: ethernet-phy@0 {
            compatible = "ethernet-phy-ieee802.3-c22";
            reg = <0>;
        };
    };
};

&i2c2 {
    clock-frequency = <400000>;
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_i2c2>;
    pinctrl-1 = <&pinctrl_i2c2_gpio>;
    scl-gpios = <&gpio5 16 GPIO_ACTIVE_HIGH>;
    sda-gpios = <&gpio5 17 GPIO_ACTIVE_HIGH>;
    status = "okay";
};

&lcdif {
    status = "okay";
};

&mipi_dsi {
    status = "okay";
};
