module wrapper(
	address,
	clock,
	data,
	out);
	
	input	[4:0]  address;
	input	  clock;
	input	[3:0]  data;
	input	  wren;
	output	[3:0]  out;
	
	wire [3:0] q;
	
	
	ram2 ram(address,clock,data,1'b0,q);
	regis reg1(1'b1, q, clock, 1'b0, 1'b0, out);
	
	endmodule
	