
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.481108                       # Number of seconds simulated
sim_ticks                                2481107878000                       # Number of ticks simulated
final_tick                               2481107878000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 200114                       # Simulator instruction rate (inst/s)
host_op_rate                                   200114                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             5129133391                       # Simulator tick rate (ticks/s)
host_mem_usage                                 462316                       # Number of bytes of host memory used
host_seconds                                   483.73                       # Real time elapsed on the host
sim_insts                                    96800828                       # Number of instructions simulated
sim_ops                                      96800828                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst       59509888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data      165346432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst       41155328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data       14218368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          280234176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst     59509888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst     41155328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     100665216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     28046272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      2832384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        30878656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst          929842                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data         2583538                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            65                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst          643052                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          222162                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4378659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        438223                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        44256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             482479                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          23985208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          66642178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          16587480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           5730653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             112947195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     23985208                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     16587480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         40572688                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        11303931                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        1141580                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12445511                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        11303931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         23985208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         66642178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        1143257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         16587480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          5730653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            125392707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4378661                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     482479                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4378661                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   482479                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              277944448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2289856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                30638784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               280234304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             30878656                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  35779                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3725                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        19551                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            349168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            256332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            229084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            236572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            307649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            260319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            259535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            307420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            345327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            253621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           217734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           298971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           283269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           293548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           241382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           202951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             56156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             29380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             21572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             27550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             23518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             26257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             24660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            52022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            28024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            27432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            35441                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        33                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2481107861000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4378661                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               482479                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3014485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1022224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  237148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   56537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    9686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    2129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  19948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  27984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  29545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  30630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  32435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  32331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  30598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  30584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  30425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  30116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     89                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1030890                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    299.334982                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   174.037355                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   329.329019                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       400074     38.81%     38.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       264720     25.68%     64.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        88338      8.57%     73.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        51349      4.98%     78.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        41813      4.06%     82.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23977      2.33%     84.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19733      1.91%     86.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13880      1.35%     87.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       127006     12.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1030890                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        29100                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     149.238385                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   6051.366144                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        29099    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         29100                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        29100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.451237                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.314128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.057051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         28859     99.17%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           111      0.38%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            11      0.04%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            45      0.15%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             4      0.01%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             1      0.00%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             2      0.01%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             2      0.01%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             6      0.02%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             2      0.01%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             1      0.00%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             2      0.01%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             2      0.01%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             1      0.00%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             6      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99            29      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-155            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::156-159            2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         29100                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  42045918853                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            123474956353                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                21714410000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9681.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28431.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       112.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        12.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    112.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  3453645                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  337063                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.40                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     510396.30                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   2183460815000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     82849520000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    214794073750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              3428263440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              4365181800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              1870580250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              2381795625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            17207213400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            16666798200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1522625040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            1579448160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        162053661120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        162053661120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        176225861745                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        179071221375                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1334078547750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1331582618250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1696386752745                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1697700724530                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           683.722441                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           684.252032                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             4169821                       # Transaction distribution
system.membus.trans_dist::ReadResp            4169426                       # Transaction distribution
system.membus.trans_dist::WriteReq              16870                       # Transaction distribution
system.membus.trans_dist::WriteResp             16870                       # Transaction distribution
system.membus.trans_dist::Writeback            438223                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        44256                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        44256                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            52127                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          25620                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           77747                       # Transaction distribution
system.membus.trans_dist::ReadExReq            311488                       # Transaction distribution
system.membus.trans_dist::ReadExResp           311488                       # Transaction distribution
system.membus.trans_dist::BadAddressError          393                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        88786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        88786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port      1861524                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total      1861524                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        38572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port      5612358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.membus.badaddr_responder.pio          676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total      5651606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port      1286210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total      1286210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave        10106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port       627261                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.membus.badaddr_responder.pio          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total       637477                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9525603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2836544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2836544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port     59509888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total     59509888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave        61530                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port    186627328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total    186688858                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port     41155328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total     41155328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave        36737                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port     20983744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total     21020481                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               311211099                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           152982                       # Total snoops (count)
system.membus.snoop_fanout::samples           5034099                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                 5034099    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total             5034099                       # Request fanout histogram
system.membus.reqLayer0.occupancy            41215993                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8894452734                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              393000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           46399502                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         8702178956                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy        24459447197                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy         6014734120                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer5.occupancy         2454442339                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.1                       # Layer utilization (%)
system.iocache.tags.replacements                44417                       # number of replacements
system.iocache.tags.tagsinuse                0.256274                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                44417                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2439258415000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     0.256274                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.016017                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.016017                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               400353                       # Number of tag accesses
system.iocache.tags.data_accesses              400353                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        44256                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        44256                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide          209                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              209                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide           21                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total           21                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          209                       # number of demand (read+write) misses
system.iocache.demand_misses::total               209                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          209                       # number of overall misses
system.iocache.overall_misses::total              209                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     30661852                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     30661852                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     30661852                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     30661852                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     30661852                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     30661852                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          209                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            209                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        44277                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        44277                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          209                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             209                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          209                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            209                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000474                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000474                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 146707.425837                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 146707.425837                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 146707.425837                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 146707.425837                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 146707.425837                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 146707.425837                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           453                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   45                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    10.066667                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      44256                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide          209                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          209                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          209                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          209                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          209                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          209                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     19788354                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     19788354                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   3058999959                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   3058999959                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     19788354                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     19788354                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     19788354                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     19788354                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999526                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999526                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 94681.119617                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 94681.119617                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 69120.570296                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 69120.570296                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 94681.119617                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 94681.119617                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 94681.119617                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 94681.119617                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2824192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        365                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.cpu0.branchPred.lookups               21232019                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         17871979                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           449692                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            13525915                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                8658400                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            64.013414                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                1401110                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             23533                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                    14348871                       # DTB read hits
system.cpu0.dtb.read_misses                     60370                       # DTB read misses
system.cpu0.dtb.read_acv                          120                       # DTB read access violations
system.cpu0.dtb.read_accesses                  777690                       # DTB read accesses
system.cpu0.dtb.write_hits                    6332876                       # DTB write hits
system.cpu0.dtb.write_misses                    10940                       # DTB write misses
system.cpu0.dtb.write_acv                         300                       # DTB write access violations
system.cpu0.dtb.write_accesses                 251364                       # DTB write accesses
system.cpu0.dtb.data_hits                    20681747                       # DTB hits
system.cpu0.dtb.data_misses                     71310                       # DTB misses
system.cpu0.dtb.data_acv                          420                       # DTB access violations
system.cpu0.dtb.data_accesses                 1029054                       # DTB accesses
system.cpu0.itb.fetch_hits                    1410939                       # ITB hits
system.cpu0.itb.fetch_misses                    17702                       # ITB misses
system.cpu0.itb.fetch_acv                         432                       # ITB acv
system.cpu0.itb.fetch_accesses                1428641                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                       176547074                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          35535688                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      97519504                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   21232019                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          10059510                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                    116075591                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                1304002                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                       800                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles               67571                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles       832542                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles       470535                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles          187                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                 12347520                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes               322240                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.ItlbSquashes                     12                       # Number of outstanding ITLB misses that were squashed
system.cpu0.fetch.rateDist::samples         153634915                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.634748                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.870911                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               133165354     86.68%     86.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 2533412      1.65%     88.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 2850918      1.86%     90.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1690781      1.10%     91.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 4050301      2.64%     93.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  933217      0.61%     94.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1611572      1.05%     95.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  719688      0.47%     96.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 6079672      3.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           153634915                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.120263                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.552371                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                27102597                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles            111290816                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 11030213                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              3611004                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                600284                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved              684315                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                52422                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              88675455                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts               146044                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                600284                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                28571765                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles               77627842                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles      21453370                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 12891698                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles             12489954                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              86339802                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents               194330                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents               7729601                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                664289                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents               2192632                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           63044350                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            111296710                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       111172945                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups           114328                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             55545763                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                 7498585                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts           1356631                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts        236620                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                 23597769                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            14669474                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6662889                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          1886240                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1219044                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  81188806                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded            1873268                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 79270212                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued            72568                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined        9231397                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined      4732005                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved       1174048                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples    153634915                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.515965                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.235753                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          119068423     77.50%     77.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           16524198     10.76%     88.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            6303896      4.10%     92.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3893641      2.53%     94.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3989888      2.60%     97.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1846413      1.20%     98.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1110697      0.72%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             580572      0.38%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             317187      0.21%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      153634915                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 380139     28.57%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     4      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     28.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                582780     43.79%     72.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               367824     27.64%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass             5578      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             57039492     71.96%     71.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              131304      0.17%     72.13% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     72.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd              69243      0.09%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               2742      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            14854431     18.74%     90.96% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            6437627      8.12%     99.08% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess            729795      0.92%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              79270212                       # Type of FU issued
system.cpu0.iq.rate                          0.449003                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                    1330747                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.016787                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         313047913                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         92054385                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     77628040                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads             530740                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes            268883                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses       248452                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              80314079                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                 281302                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads          745287                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      1764689                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses         2374                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation        30519                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       754563                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads        19906                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked       423717                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                600284                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles               68025810                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles              1532439                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           84795433                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts           156799                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             14669474                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             6662889                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts           1529072                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                411699                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents               587524                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents         30519                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        204914                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       399534                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              604448                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             78673580                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             14427480                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           596631                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                      1733359                       # number of nop insts executed
system.cpu0.iew.exec_refs                    20784352                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                13317675                       # Number of branches executed
system.cpu0.iew.exec_stores                   6356872                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.445624                       # Inst execution rate
system.cpu0.iew.wb_sent                      78049431                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     77876492                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 43248639                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 59503084                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.441109                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.726830                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts        9808689                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls         699220                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           560900                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples    151985542                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.492813                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.473057                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    125169877     82.36%     82.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12304301      8.10%     90.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      5223850      3.44%     93.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2201919      1.45%     95.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1785864      1.18%     96.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       836726      0.55%     97.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       444980      0.29%     97.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       598466      0.39%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3419559      2.25%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    151985542                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            74900458                       # Number of instructions committed
system.cpu0.commit.committedOps              74900458                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      18813111                       # Number of memory references committed
system.cpu0.commit.loads                     12904785                       # Number of loads committed
system.cpu0.commit.membars                     295534                       # Number of memory barriers committed
system.cpu0.commit.branches                  12573992                       # Number of branches committed
system.cpu0.commit.fp_insts                    230915                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 72414337                       # Number of committed integer instructions.
system.cpu0.commit.function_calls             1162871                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass      1477578      1.97%      1.97% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        53369418     71.25%     73.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         124877      0.17%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd         68058      0.09%     73.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     73.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     73.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          2742      0.00%     73.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.49% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13200319     17.62%     91.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5927675      7.91%     99.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess       729791      0.97%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         74900458                       # Class of committed instruction
system.cpu0.commit.bw_lim_events              3419559                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                   233076172                       # The number of ROB reads
system.cpu0.rob.rob_writes                  171063453                       # The number of ROB writes
system.cpu0.timesIdled                         751305                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                       22912159                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                  2304560805                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                   73428365                       # Number of Instructions Simulated
system.cpu0.committedOps                     73428365                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.404344                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.404344                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.415914                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.415914                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               104682971                       # number of integer regfile reads
system.cpu0.int_regfile_writes               58890449                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                   112625                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   98182                       # number of floating regfile writes
system.cpu0.misc_regfile_reads                1854113                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                818280                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 7678                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7678                       # Transaction distribution
system.iobus.trans_dist::WriteReq               61105                       # Transaction distribution
system.iobus.trans_dist::WriteResp              61126                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq           21                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        17902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          292                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          232                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        21154                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         2470                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf          284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        48678                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        88930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        88930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  137608                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        71608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          235                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio        10577                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio         9860                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3746                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf          400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf          311                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        98267                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2837640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2837640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2935907                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             17784000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               218000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              202000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            15613000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy             2452000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4469000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy              176000                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy               75000                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer28.occupancy              118000                       # Layer occupancy (ticks)
system.iobus.reqLayer28.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           398859815                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer30.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.reqLayer30.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            31808000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            45136498                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements           929042                       # number of replacements
system.cpu0.icache.tags.tagsinuse          508.967171                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           11318107                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           929042                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            12.182557                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle      66412916500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   508.967171                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.994077                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.994077                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          423                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         25626716                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        25626716                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     11344386                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11344386                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     11344386                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11344386                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     11344386                       # number of overall hits
system.cpu0.icache.overall_hits::total       11344386                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst      1003132                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1003132                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst      1003132                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1003132                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst      1003132                       # number of overall misses
system.cpu0.icache.overall_misses::total      1003132                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  55033157545                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  55033157545                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst  55033157545                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  55033157545                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst  55033157545                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  55033157545                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     12347518                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12347518                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     12347518                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12347518                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     12347518                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12347518                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.081242                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.081242                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.081242                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.081242                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.081242                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.081242                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 54861.331854                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54861.331854                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 54861.331854                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54861.331854                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 54861.331854                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54861.331854                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4128                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              158                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    26.126582                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst        71450                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        71450                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst        71450                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        71450                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst        71450                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        71450                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       931682                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       931682                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst       931682                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       931682                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst       931682                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       931682                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  47989085041                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  47989085041                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  47989085041                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  47989085041                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  47989085041                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  47989085041                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.075455                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.075455                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.075455                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.075455                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.075455                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.075455                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 51508.009215                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51508.009215                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 51508.009215                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51508.009215                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 51508.009215                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51508.009215                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements          2604295                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1013.777226                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           14300275                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2604295                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.491035                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         32393000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1013.777226                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.990017                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.990017                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          889                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         40903080                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        40903080                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      9663460                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9663460                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      4238153                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4238153                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       167449                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       167449                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data       199710                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       199710                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     13901613                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        13901613                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     13901613                       # number of overall hits
system.cpu0.dcache.overall_hits::total       13901613                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      3385542                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3385542                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data      1439233                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1439233                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        23927                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        23927                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data        14509                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        14509                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      4824775                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4824775                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      4824775                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4824775                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 180305169414                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 180305169414                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  83522887052                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  83522887052                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    976542493                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    976542493                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data    116493082                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    116493082                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data 263828056466                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 263828056466                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data 263828056466                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 263828056466                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     13049002                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     13049002                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      5677386                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5677386                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       191376                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       191376                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       214219                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       214219                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     18726388                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18726388                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     18726388                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18726388                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.259448                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.259448                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.253503                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.253503                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.125026                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.125026                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.067730                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.067730                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.257646                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.257646                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.257646                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.257646                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 53257.401448                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 53257.401448                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 58032.915485                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 58032.915485                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 40813.411334                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 40813.411334                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  8029.022124                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8029.022124                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 54681.939876                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 54681.939876                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 54681.939876                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 54681.939876                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2241008                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        16370                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           116778                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            358                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    19.190327                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    45.726257                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       332514                       # number of writebacks
system.cpu0.dcache.writebacks::total           332514                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       977145                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       977145                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data      1196402                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1196402                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data         5160                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5160                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data      2173547                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2173547                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data      2173547                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2173547                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data      2408397                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2408397                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       242831                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       242831                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data        18767                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        18767                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data        14508                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        14508                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data      2651228                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2651228                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data      2651228                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2651228                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 115776276721                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 115776276721                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  12346665224                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  12346665224                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data    614788256                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    614788256                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     52656918                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     52656918                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 128122941945                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 128122941945                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 128122941945                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 128122941945                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   1357140000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   1357140000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data   2327445998                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total   2327445998                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   3684585998                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   3684585998                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.184566                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.184566                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.042772                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.042772                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.098063                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.098063                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.067725                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.067725                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.141577                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.141577                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.141577                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.141577                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 48071.923658                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 48071.923658                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 50844.683026                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 50844.683026                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 32759.005488                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32759.005488                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  3629.509098                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3629.509098                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 48325.885946                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 48325.885946                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 48325.885946                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 48325.885946                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                9291696                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          8042137                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           227548                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             4170876                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                2402483                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            57.601401                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 468596                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             18786                       # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                     5226365                       # DTB read hits
system.cpu1.dtb.read_misses                     30483                       # DTB read misses
system.cpu1.dtb.read_acv                          125                       # DTB read access violations
system.cpu1.dtb.read_accesses                  445883                       # DTB read accesses
system.cpu1.dtb.write_hits                    3480239                       # DTB write hits
system.cpu1.dtb.write_misses                     9510                       # DTB write misses
system.cpu1.dtb.write_acv                         215                       # DTB write access violations
system.cpu1.dtb.write_accesses                 176970                       # DTB write accesses
system.cpu1.dtb.data_hits                     8706604                       # DTB hits
system.cpu1.dtb.data_misses                     39993                       # DTB misses
system.cpu1.dtb.data_acv                          340                       # DTB access violations
system.cpu1.dtb.data_accesses                  622853                       # DTB accesses
system.cpu1.itb.fetch_hits                    1093423                       # ITB hits
system.cpu1.itb.fetch_misses                     8426                       # ITB misses
system.cpu1.itb.fetch_acv                         194                       # ITB acv
system.cpu1.itb.fetch_accesses                1101849                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                        54782784                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          21116705                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      35797620                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    9291696                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           2871079                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     17036283                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 759586                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                       191                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles               56387                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles       281202                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles        93871                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles           72                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  4959518                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               174342                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.ItlbSquashes                      5                       # Number of outstanding ITLB misses that were squashed
system.cpu1.fetch.rateDist::samples          38964504                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.918724                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.255649                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                32124019     82.44%     82.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  439367      1.13%     83.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 1008640      2.59%     86.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  508997      1.31%     87.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1247906      3.20%     90.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  440462      1.13%     91.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  365180      0.94%     92.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  210496      0.54%     93.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 2619437      6.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            38964504                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.169610                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.653447                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                17414623                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             15476682                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  5247429                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               481910                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                343859                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved              330122                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                36098                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              29613876                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts               113193                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                343859                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                17750416                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                1056817                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles      12375739                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  5393488                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              2044183                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              28191064                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                80691                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                152023                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                599779                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                361895                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           19231379                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             35538643                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        35384248                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups           143469                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps             16577041                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                 2654338                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts           1029647                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts        100202                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  4250555                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             5456691                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            3666263                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           767760                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          461876                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  25997554                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded            1311324                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 25506850                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            36457                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        3722508                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined      1684691                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved        889951                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     38964504                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.654618                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.310254                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           27727579     71.16%     71.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            4964934     12.74%     83.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2299797      5.90%     89.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1722521      4.42%     94.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1167927      3.00%     97.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             611697      1.57%     98.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             299180      0.77%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             117466      0.30%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              53403      0.14%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       38964504                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  23781      3.93%      3.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      3.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      3.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      3.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      3.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      3.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      3.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      3.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      3.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      3.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      3.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      3.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      3.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      3.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      3.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      3.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      3.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      3.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      3.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      3.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      3.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      3.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      3.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      3.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      3.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                342778     56.63%     60.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               238694     39.44%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass             2905      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             15757379     61.78%     61.79% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               51058      0.20%     61.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     61.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd              21219      0.08%     62.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     62.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     62.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     62.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               1449      0.01%     62.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     62.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     62.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     62.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     62.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     62.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     62.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     62.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     62.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     62.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     62.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     62.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     62.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             5480246     21.49%     83.56% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3591668     14.08%     97.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess            600926      2.36%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              25506850                       # Type of FU issued
system.cpu1.iq.rate                          0.465600                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                     605253                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.023729                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          89998024                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         30757251                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     24641862                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads             621890                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes            289011                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses       286650                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              25774329                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                 334869                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads          210737                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       720009                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          751                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation        15448                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       353656                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads         1119                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked        85878                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                343859                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 637266                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               289445                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           27617265                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            79144                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              5456691                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             3666263                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts           1094642                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                 10067                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents               275266                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents         15448                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect         90092                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       248445                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              338537                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             25183624                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              5278568                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           323226                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                       308387                       # number of nop insts executed
system.cpu1.iew.exec_refs                     8783948                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 3683047                       # Number of branches executed
system.cpu1.iew.exec_stores                   3505380                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.459700                       # Inst execution rate
system.cpu1.iew.wb_sent                      25002154                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     24928512                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 11039107                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 14634088                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.455043                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.754342                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts        3987268                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls         421373                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           322246                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     38218566                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.615954                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.545563                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     29319929     76.72%     76.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4263736     11.16%     87.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1432995      3.75%     91.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       889995      2.33%     93.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       598381      1.57%     95.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       586620      1.53%     97.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       219474      0.57%     97.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       161800      0.42%     98.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       745636      1.95%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     38218566                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            23540867                       # Number of instructions committed
system.cpu1.commit.committedOps              23540867                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       8049289                       # Number of memory references committed
system.cpu1.commit.loads                      4736682                       # Number of loads committed
system.cpu1.commit.membars                     141980                       # Number of memory barriers committed
system.cpu1.commit.branches                   3431569                       # Number of branches committed
system.cpu1.commit.fp_insts                    285070                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 22738040                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              393190                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass       171302      0.73%      0.73% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        14449676     61.38%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          48158      0.20%     62.31% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     62.31% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd         21147      0.09%     62.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          1449      0.01%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4878662     20.72%     83.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3369548     14.31%     97.45% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess       600925      2.55%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         23540867                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               745636                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                    64835983                       # The number of ROB reads
system.cpu1.rob.rob_writes                   55799849                       # The number of ROB writes
system.cpu1.timesIdled                         518497                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                       15818280                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                  2425694301                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   23372463                       # Number of Instructions Simulated
system.cpu1.committedOps                     23372463                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.343903                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.343903                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.426639                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.426639                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                32878966                       # number of integer regfile reads
system.cpu1.int_regfile_writes               17607259                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                   142761                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                  144791                       # number of floating regfile writes
system.cpu1.misc_regfile_reads                1754945                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                509393                       # number of misc regfile writes
system.cpu1.icache.tags.replacements           642513                       # number of replacements
system.cpu1.icache.tags.tagsinuse          496.606288                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4273317                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           642513                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             6.650942                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     2444648174750                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   496.606288                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.969934                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.969934                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          341                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          171                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10562194                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10562194                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      4281133                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4281133                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      4281133                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4281133                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      4281133                       # number of overall hits
system.cpu1.icache.overall_hits::total        4281133                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       678385                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       678385                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       678385                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        678385                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       678385                       # number of overall misses
system.cpu1.icache.overall_misses::total       678385                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst  37904890279                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  37904890279                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst  37904890279                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  37904890279                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst  37904890279                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  37904890279                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      4959518                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4959518                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      4959518                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4959518                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      4959518                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4959518                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.136784                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.136784                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.136784                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.136784                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.136784                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.136784                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 55875.189279                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55875.189279                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 55875.189279                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55875.189279                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 55875.189279                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55875.189279                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2009                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    34.050847                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst        35227                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        35227                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst        35227                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        35227                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst        35227                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        35227                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       643158                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       643158                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst       643158                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       643158                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst       643158                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       643158                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst  33460848127                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  33460848127                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst  33460848127                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  33460848127                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst  33460848127                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  33460848127                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.129682                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.129682                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.129682                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.129682                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.129682                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.129682                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 52025.860095                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52025.860095                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 52025.860095                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52025.860095                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 52025.860095                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52025.860095                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           203233                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          903.319888                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            7323856                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           203233                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            36.036746                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     2445013699000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   903.319888                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.882148                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.882148                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          717                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          318                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.700195                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         16792208                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        16792208                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      4511437                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4511437                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      2641721                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2641721                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        76545                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        76545                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        77578                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        77578                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      7153158                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7153158                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      7153158                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7153158                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       361511                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       361511                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       571606                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       571606                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        14947                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        14947                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        11117                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        11117                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       933117                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        933117                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       933117                       # number of overall misses
system.cpu1.dcache.overall_misses::total       933117                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  19791877397                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19791877397                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data  31653823465                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  31653823465                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data    560618995                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    560618995                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     91727142                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     91727142                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  51445700862                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  51445700862                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  51445700862                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  51445700862                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      4872948                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4872948                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      3213327                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3213327                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        91492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        91492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        88695                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        88695                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      8086275                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8086275                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      8086275                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8086275                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.074187                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.074187                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.177886                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.177886                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.163369                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.163369                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.125340                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.125340                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.115395                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.115395                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.115395                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.115395                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 54747.649164                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 54747.649164                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 55376.996506                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 55376.996506                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 37507.124841                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 37507.124841                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  8251.069713                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8251.069713                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 55133.172863                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 55133.172863                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 55133.172863                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 55133.172863                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       494294                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         5644                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            25493                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            111                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    19.389401                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    50.846847                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       105709                       # number of writebacks
system.cpu1.dcache.writebacks::total           105709                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data       205767                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       205767                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data       459504                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       459504                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data         1882                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1882                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       665271                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       665271                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       665271                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       665271                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       155744                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       155744                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data       112102                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       112102                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data        13065                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        13065                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data        11112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        11112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       267846                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       267846                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       267846                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       267846                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   7988277207                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7988277207                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   5254841554                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   5254841554                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data    405305753                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    405305753                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data     41568858                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     41568858                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  13243118761                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  13243118761                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data  13243118761                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  13243118761                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data     32408000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     32408000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data    972465000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    972465000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data   1004873000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total   1004873000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.031961                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031961                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.034887                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.034887                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.142799                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.142799                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.125283                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.125283                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.033124                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.033124                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.033124                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.033124                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 51291.075143                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 51291.075143                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 46875.537939                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 46875.537939                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 31022.254344                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31022.254344                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  3740.897948                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3740.897948                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 49443.033538                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 49443.033538                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 49443.033538                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 49443.033538                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    7899                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    162925                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   53781     38.09%     38.09% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    117      0.08%     38.17% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   2478      1.76%     39.93% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    748      0.53%     40.46% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  84067     59.54%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              141191                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    53483     48.82%     48.82% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     117      0.11%     48.92% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    2478      2.26%     51.18% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     748      0.68%     51.87% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   52736     48.13%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total               109562                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            2381125694000     95.97%     95.97% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21              118494000      0.00%     95.98% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22             1207242000      0.05%     96.02% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30             1082485000      0.04%     96.07% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            97571782000      3.93%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        2481105697000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.994459                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.627309                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.775984                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         5      2.28%      2.28% # number of syscalls executed
system.cpu0.kern.syscall::3                        22     10.05%     12.33% # number of syscalls executed
system.cpu0.kern.syscall::4                         3      1.37%     13.70% # number of syscalls executed
system.cpu0.kern.syscall::6                        23     10.50%     24.20% # number of syscalls executed
system.cpu0.kern.syscall::15                        1      0.46%     24.66% # number of syscalls executed
system.cpu0.kern.syscall::17                       10      4.57%     29.22% # number of syscalls executed
system.cpu0.kern.syscall::19                        6      2.74%     31.96% # number of syscalls executed
system.cpu0.kern.syscall::20                        4      1.83%     33.79% # number of syscalls executed
system.cpu0.kern.syscall::23                        3      1.37%     35.16% # number of syscalls executed
system.cpu0.kern.syscall::24                        5      2.28%     37.44% # number of syscalls executed
system.cpu0.kern.syscall::33                        9      4.11%     41.55% # number of syscalls executed
system.cpu0.kern.syscall::45                       39     17.81%     59.36% # number of syscalls executed
system.cpu0.kern.syscall::47                        5      2.28%     61.64% # number of syscalls executed
system.cpu0.kern.syscall::48                        5      2.28%     63.93% # number of syscalls executed
system.cpu0.kern.syscall::54                        3      1.37%     65.30% # number of syscalls executed
system.cpu0.kern.syscall::58                        1      0.46%     65.75% # number of syscalls executed
system.cpu0.kern.syscall::59                        4      1.83%     67.58% # number of syscalls executed
system.cpu0.kern.syscall::71                       41     18.72%     86.30% # number of syscalls executed
system.cpu0.kern.syscall::73                        3      1.37%     87.67% # number of syscalls executed
system.cpu0.kern.syscall::74                       12      5.48%     93.15% # number of syscalls executed
system.cpu0.kern.syscall::87                        1      0.46%     93.61% # number of syscalls executed
system.cpu0.kern.syscall::90                        1      0.46%     94.06% # number of syscalls executed
system.cpu0.kern.syscall::92                        5      2.28%     96.35% # number of syscalls executed
system.cpu0.kern.syscall::97                        2      0.91%     97.26% # number of syscalls executed
system.cpu0.kern.syscall::98                        2      0.91%     98.17% # number of syscalls executed
system.cpu0.kern.syscall::132                       3      1.37%     99.54% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      0.46%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   219                       # number of syscalls executed
system.cpu0.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::wripir                 1091      0.74%      0.74% # number of callpals executed
system.cpu0.kern.callpal::wrmces                    1      0.00%      0.74% # number of callpals executed
system.cpu0.kern.callpal::wrfen                     1      0.00%      0.74% # number of callpals executed
system.cpu0.kern.callpal::wrvptptr                  1      0.00%      0.74% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 2673      1.81%      2.55% # number of callpals executed
system.cpu0.kern.callpal::tbi                      32      0.02%      2.57% # number of callpals executed
system.cpu0.kern.callpal::wrent                     7      0.00%      2.57% # number of callpals executed
system.cpu0.kern.callpal::swpipl               133131     89.95%     92.52% # number of callpals executed
system.cpu0.kern.callpal::rdps                   5866      3.96%     96.48% # number of callpals executed
system.cpu0.kern.callpal::wrkgp                     1      0.00%     96.48% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     4      0.00%     96.49% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     7      0.00%     96.49% # number of callpals executed
system.cpu0.kern.callpal::whami                     2      0.00%     96.49% # number of callpals executed
system.cpu0.kern.callpal::rti                    4717      3.19%     99.68% # number of callpals executed
system.cpu0.kern.callpal::callsys                 333      0.22%     99.91% # number of callpals executed
system.cpu0.kern.callpal::imb                     140      0.09%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                148008                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             7118                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               1091                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               1090                      
system.cpu0.kern.mode_good::user                 1091                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.153133                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.265684                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      2476810070000     99.83%     99.83% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user          4295611000      0.17%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    2674                       # number of times the context was actually changed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    3984                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    130632                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   43157     38.55%     38.55% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   2474      2.21%     40.76% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                   1091      0.97%     41.73% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  65240     58.27%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total              111962                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    41902     48.57%     48.57% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    2474      2.87%     51.43% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                    1091      1.26%     52.70% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   40812     47.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                86279                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            2387462651000     96.25%     96.25% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22             1149629000      0.05%     96.30% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30             1150247000      0.05%     96.34% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            90714534000      3.66%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        2480477061000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.970920                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.625567                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.770610                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         3      2.00%      2.00% # number of syscalls executed
system.cpu1.kern.syscall::3                        11      7.33%      9.33% # number of syscalls executed
system.cpu1.kern.syscall::4                         4      2.67%     12.00% # number of syscalls executed
system.cpu1.kern.syscall::6                        22     14.67%     26.67% # number of syscalls executed
system.cpu1.kern.syscall::12                        1      0.67%     27.33% # number of syscalls executed
system.cpu1.kern.syscall::17                        8      5.33%     32.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        5      3.33%     36.00% # number of syscalls executed
system.cpu1.kern.syscall::20                        2      1.33%     37.33% # number of syscalls executed
system.cpu1.kern.syscall::23                        1      0.67%     38.00% # number of syscalls executed
system.cpu1.kern.syscall::24                        3      2.00%     40.00% # number of syscalls executed
system.cpu1.kern.syscall::33                        3      2.00%     42.00% # number of syscalls executed
system.cpu1.kern.syscall::41                        2      1.33%     43.33% # number of syscalls executed
system.cpu1.kern.syscall::45                       23     15.33%     58.67% # number of syscalls executed
system.cpu1.kern.syscall::47                        3      2.00%     60.67% # number of syscalls executed
system.cpu1.kern.syscall::48                        5      3.33%     64.00% # number of syscalls executed
system.cpu1.kern.syscall::54                        9      6.00%     70.00% # number of syscalls executed
system.cpu1.kern.syscall::58                        1      0.67%     70.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        3      2.00%     72.67% # number of syscalls executed
system.cpu1.kern.syscall::71                       22     14.67%     87.33% # number of syscalls executed
system.cpu1.kern.syscall::73                        2      1.33%     88.67% # number of syscalls executed
system.cpu1.kern.syscall::74                        6      4.00%     92.67% # number of syscalls executed
system.cpu1.kern.syscall::87                        1      0.67%     93.33% # number of syscalls executed
system.cpu1.kern.syscall::90                        2      1.33%     94.67% # number of syscalls executed
system.cpu1.kern.syscall::92                        4      2.67%     97.33% # number of syscalls executed
system.cpu1.kern.syscall::132                       1      0.67%     98.00% # number of syscalls executed
system.cpu1.kern.syscall::144                       1      0.67%     98.67% # number of syscalls executed
system.cpu1.kern.syscall::147                       2      1.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                   150                       # number of syscalls executed
system.cpu1.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::wripir                  748      0.63%      0.63% # number of callpals executed
system.cpu1.kern.callpal::wrmces                    1      0.00%      0.63% # number of callpals executed
system.cpu1.kern.callpal::wrfen                     1      0.00%      0.64% # number of callpals executed
system.cpu1.kern.callpal::swpctx                 3649      3.09%      3.72% # number of callpals executed
system.cpu1.kern.callpal::tbi                      33      0.03%      3.75% # number of callpals executed
system.cpu1.kern.callpal::wrent                     7      0.01%      3.76% # number of callpals executed
system.cpu1.kern.callpal::swpipl               102688     86.87%     90.63% # number of callpals executed
system.cpu1.kern.callpal::rdps                   5031      4.26%     94.88% # number of callpals executed
system.cpu1.kern.callpal::wrkgp                     1      0.00%     94.88% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     4      0.00%     94.89% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     3      0.00%     94.89% # number of callpals executed
system.cpu1.kern.callpal::whami                     3      0.00%     94.89% # number of callpals executed
system.cpu1.kern.callpal::rti                    5709      4.83%     99.72% # number of callpals executed
system.cpu1.kern.callpal::callsys                 234      0.20%     99.92% # number of callpals executed
system.cpu1.kern.callpal::imb                      96      0.08%    100.00% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                118210                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             3587                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                892                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               4535                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               1909                      
system.cpu1.kern.mode_good::user                  892                      
system.cpu1.kern.mode_good::idle                 1017                      
system.cpu1.kern.mode_switch_good::kernel     0.532200                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.224256                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.423563                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       41445623000      1.67%      1.67% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user          2920368000      0.12%      1.79% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        2435785929000     98.21%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                    3650                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036534                       # Number of seconds simulated
sim_ticks                                 36534293000                       # Number of ticks simulated
final_tick                               2517642171000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 854604                       # Simulator instruction rate (inst/s)
host_op_rate                                   854604                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              198569333                       # Simulator tick rate (ticks/s)
host_mem_usage                                 465388                       # Number of bytes of host memory used
host_seconds                                   183.99                       # Real time elapsed on the host
sim_insts                                   157236583                       # Number of instructions simulated
sim_ops                                     157236583                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        3408128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        5166784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        2245248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        4351424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15171776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      3408128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      2245248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5653376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      4467584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      1437696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5905280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           53252                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           80731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           35082                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           67991                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              237059                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         69806                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        22464                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              92270                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          93285725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         141422854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            5255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          61455904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         119105192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             415274931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     93285725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     61455904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        154741629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       122284671                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       39351959                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            161636630                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       122284671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         93285725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        141422854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       39357214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         61455904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        119105192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            576911561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      237057                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      92270                       # Number of write requests accepted
system.mem_ctrls.readBursts                    237057                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    92270                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               14912320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  259328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5890560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15171648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5905280                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   4052                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   230                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          894                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            20126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4740                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         8                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   36534250000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                237057                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                92270                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  144771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   58534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   21048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     20                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        78430                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    265.238914                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.793974                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   287.783793                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        29607     37.75%     37.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        21799     27.79%     65.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9052     11.54%     77.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4705      6.00%     83.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2882      3.67%     86.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1818      2.32%     89.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1433      1.83%     90.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1134      1.45%     92.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6000      7.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        78430                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5306                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.914436                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    116.134266                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          5220     98.38%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           66      1.24%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           13      0.25%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            3      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5306                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5306                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.346400                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.839291                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      8.226842                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          5161     97.27%     97.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            46      0.87%     98.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            10      0.19%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            32      0.60%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             7      0.13%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             2      0.04%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             3      0.06%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             1      0.02%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             2      0.04%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             1      0.02%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             1      0.02%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             1      0.02%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             3      0.06%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.02%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             5      0.09%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.02%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             1      0.02%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             2      0.04%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99            17      0.32%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.02%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            1      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            2      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            1      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-155            1      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::216-219            1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-227            1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5306                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3332001757                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              7700845507                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1165025000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14300.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33050.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       408.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       161.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    415.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    161.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.28                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   172110                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   74505                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.95                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     110936.09                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    10373043250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1219920000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     24940121750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              3701565000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              4684667400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              2019703125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              2556118125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            18057967200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            17633304000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1820212560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            1878176160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        164439824640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        164439824640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        190567424835                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        194146710480                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1343418080250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1340278356000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1724024777610                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1725617156805                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           684.778802                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           685.411292                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              202663                       # Transaction distribution
system.membus.trans_dist::ReadResp             202661                       # Transaction distribution
system.membus.trans_dist::WriteReq               1065                       # Transaction distribution
system.membus.trans_dist::WriteResp              1065                       # Transaction distribution
system.membus.trans_dist::Writeback             69806                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        22464                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        22464                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2160                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            686                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            2846                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38829                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38829                       # Transaction distribution
system.membus.trans_dist::BadAddressError            4                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        44998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        44998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port       106530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total       106530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave         3278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port       201860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total       205140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        70169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        70169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port       172493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total       173293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 600130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      3408128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      3408128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         3406                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      7469632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      7473038                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port      2245248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total      2245248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave          856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port      6516160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total      6517016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21081318                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             5412                       # Total snoops (count)
system.membus.snoop_fanout::samples            335645                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                  335645    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total              335645                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3103997                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1073855721                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           23172898                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy          497975604                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy          774290026                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.1                       # Layer utilization (%)
system.membus.respLayer4.occupancy          328132836                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer5.occupancy          640839892                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.8                       # Layer utilization (%)
system.iocache.tags.replacements                22530                       # number of replacements
system.iocache.tags.tagsinuse               15.998128                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22530                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide    15.998128                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.999883                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.999883                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202795                       # Number of tag accesses
system.iocache.tags.data_accesses              202795                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        22464                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        22464                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           67                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               67                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            2                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            2                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           67                       # number of demand (read+write) misses
system.iocache.demand_misses::total                67                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           67                       # number of overall misses
system.iocache.overall_misses::total               67                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      7270458                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7270458                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      7270458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      7270458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      7270458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      7270458                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           67                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             67                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        22466                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        22466                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           67                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              67                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           67                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             67                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000089                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000089                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 108514.298507                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 108514.298507                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 108514.298507                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 108514.298507                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 108514.298507                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 108514.298507                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      22464                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           67                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           67                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        22464                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        22464                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           67                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           67                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           67                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           67                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3783458                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3783458                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   1522967543                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   1522967543                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3783458                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3783458                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3783458                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3783458                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999911                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999911                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 56469.522388                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 56469.522388                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 67795.919827                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 67795.919827                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 56469.522388                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 56469.522388                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 56469.522388                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 56469.522388                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 171                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        180                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu0.branchPred.lookups                6401816                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          5121932                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           277358                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             4867790                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                4545611                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.381411                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                 272130                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect              1945                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                     9890989                       # DTB read hits
system.cpu0.dtb.read_misses                      3467                       # DTB read misses
system.cpu0.dtb.read_acv                            9                       # DTB read access violations
system.cpu0.dtb.read_accesses                 9501194                       # DTB read accesses
system.cpu0.dtb.write_hits                    3456515                       # DTB write hits
system.cpu0.dtb.write_misses                      632                       # DTB write misses
system.cpu0.dtb.write_acv                          85                       # DTB write access violations
system.cpu0.dtb.write_accesses                3218237                       # DTB write accesses
system.cpu0.dtb.data_hits                    13347504                       # DTB hits
system.cpu0.dtb.data_misses                      4099                       # DTB misses
system.cpu0.dtb.data_acv                           94                       # DTB access violations
system.cpu0.dtb.data_accesses                12719431                       # DTB accesses
system.cpu0.itb.fetch_hits                    6370340                       # ITB hits
system.cpu0.itb.fetch_misses                     7698                       # ITB misses
system.cpu0.itb.fetch_acv                         306                       # ITB acv
system.cpu0.itb.fetch_accesses                6378038                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                        22356080                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           8022884                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      51574047                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    6401816                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           4817741                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     12208865                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 581926                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                        31                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles                2012                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles       505552                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles         6312                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles           77                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                  6665748                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes               117031                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          21036696                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.451623                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.110776                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                11294428     53.69%     53.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  675340      3.21%     56.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  832179      3.96%     60.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1508858      7.17%     68.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1032241      4.91%     72.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  620683      2.95%     75.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1174592      5.58%     81.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  759156      3.61%     85.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3139219     14.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            21036696                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.286357                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.306936                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 7043205                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              4694728                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  8401712                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               610390                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                286661                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved              888976                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                 4369                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              50206070                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                12606                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                286661                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 7353082                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                2158463                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles       1285614                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  8669961                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              1282915                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              49276935                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                33877                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                645381                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                345698                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                116633                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           39497427                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             69789524                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        69702564                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups            79333                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             32360895                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                 7136534                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             95810                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          8538                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  2486311                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            10428835                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3759879                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          1334930                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          581764                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  47549855                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded              80241                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 44614796                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued            15307                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined        7361236                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined      5290958                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved         52737                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     21036696                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.120808                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.022615                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            6937297     32.98%     32.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            2316419     11.01%     43.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            3550047     16.88%     60.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2969031     14.11%     74.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2166333     10.30%     85.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1679150      7.98%     93.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             890922      4.24%     97.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             335400      1.59%     99.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             192097      0.91%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       21036696                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 267256     41.77%     41.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  4242      0.66%     42.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     42.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     42.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     42.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     42.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     42.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     42.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     42.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     42.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     42.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     42.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     42.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     42.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     42.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     42.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     42.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     42.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     42.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     42.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     42.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     42.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     42.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     42.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     42.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     42.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     42.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     42.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                292295     45.69%     88.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                75974     11.88%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass            14578      0.03%      0.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             30667960     68.74%     68.77% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              300304      0.67%     69.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     69.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd              36928      0.08%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               7285      0.02%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     69.54% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            10054255     22.54%     92.08% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3495170      7.83%     99.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess             38316      0.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              44614796                       # Type of FU issued
system.cpu0.iq.rate                          1.995645                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                     639767                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.014340                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         110680200                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         54877465                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     43742701                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads             241163                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes            118729                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses       116686                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              45115587                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                 124398                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         1498747                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      1680333                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses         8077                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         5212                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       548348                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads         1220                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked        37547                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                286661                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                1551257                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles               231976                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           47698679                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            73888                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             10428835                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             3759879                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts             63188                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                  6273                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents               223284                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          5212                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        156356                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       143715                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              300071                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             44207938                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              9895667                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           406859                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                        68583                       # number of nop insts executed
system.cpu0.iew.exec_refs                    13353310                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 5230195                       # Number of branches executed
system.cpu0.iew.exec_stores                   3457643                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.977446                       # Inst execution rate
system.cpu0.iew.wb_sent                      43971798                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     43859387                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 30267892                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 38557107                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.961855                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.785015                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts        7550773                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          27504                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           280651                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     19915561                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.015653                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.717181                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      8045150     40.40%     40.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      5400627     27.12%     67.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1143151      5.74%     73.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       869477      4.37%     77.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       728907      3.66%     81.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       333328      1.67%     82.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       647520      3.25%     86.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       599104      3.01%     89.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2148297     10.79%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     19915561                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            40142852                       # Number of instructions committed
system.cpu0.commit.committedOps              40142852                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      11960033                       # Number of memory references committed
system.cpu0.commit.loads                      8748502                       # Number of loads committed
system.cpu0.commit.membars                      12962                       # Number of memory barriers committed
system.cpu0.commit.branches                   4668751                       # Number of branches committed
system.cpu0.commit.fp_insts                    111990                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 39533653                       # Number of committed integer instructions.
system.cpu0.commit.function_calls              198384                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass        70015      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        27772849     69.19%     69.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         243175      0.61%     69.97% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     69.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd         36867      0.09%     70.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     70.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     70.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     70.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          7285      0.02%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        8761464     21.83%     91.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3212881      8.00%     99.90% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess        38316      0.10%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         40142852                       # Class of committed instruction
system.cpu0.commit.bw_lim_events              2148297                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                    65439279                       # The number of ROB reads
system.cpu0.rob.rob_writes                   96513217                       # The number of ROB writes
system.cpu0.timesIdled                          41417                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                        1319384                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                    14123454                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                   40087415                       # Number of Instructions Simulated
system.cpu0.committedOps                     40087415                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.557683                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.557683                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.793133                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.793133                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                62218862                       # number of integer regfile reads
system.cpu0.int_regfile_writes               35402945                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                    78924                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   73765                       # number of floating regfile writes
system.cpu0.misc_regfile_reads                 276786                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 40580                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 1038                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1038                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23527                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23529                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            2                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          500                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1396                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2016                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45062                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45062                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   49134                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2000                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          698                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1134                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4262                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1442494                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               448000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                60000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              885000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1638000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           202349899                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.6                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3007000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22602102                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            53271                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.975504                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            6626827                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            53271                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           124.398397                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.975504                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999952                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999952                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          197                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          202                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         13384776                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        13384776                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      6606598                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        6606598                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      6606598                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         6606598                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      6606598                       # number of overall hits
system.cpu0.icache.overall_hits::total        6606598                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        59150                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        59150                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        59150                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         59150                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        59150                       # number of overall misses
system.cpu0.icache.overall_misses::total        59150                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   3315511579                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   3315511579                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   3315511579                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   3315511579                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   3315511579                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   3315511579                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      6665748                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      6665748                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      6665748                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      6665748                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      6665748                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      6665748                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.008874                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.008874                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.008874                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.008874                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.008874                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.008874                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 56052.604886                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56052.604886                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 56052.604886                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56052.604886                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 56052.604886                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56052.604886                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          488                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    24.400000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         5872                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5872                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         5872                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5872                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         5872                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5872                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        53278                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        53278                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        53278                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        53278                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        53278                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        53278                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   2834035895                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   2834035895                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   2834035895                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   2834035895                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   2834035895                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   2834035895                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.007993                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.007993                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.007993                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.007993                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.007993                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.007993                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 53193.361143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53193.361143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 53193.361143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53193.361143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 53193.361143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53193.361143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            81660                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          961.087699                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           11351561                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            81660                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           139.010054                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   961.087699                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.938562                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.938562                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          702                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          280                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          383                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         23221972                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        23221972                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      8218908                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8218908                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      3096904                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3096904                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         6117                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         6117                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         6033                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         6033                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     11315812                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        11315812                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     11315812                       # number of overall hits
system.cpu0.dcache.overall_hits::total       11315812                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       132822                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       132822                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       107117                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       107117                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         1197                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1197                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          415                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          415                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       239939                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        239939                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       239939                       # number of overall misses
system.cpu0.dcache.overall_misses::total       239939                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   7330770795                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7330770795                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   6569198193                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   6569198193                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     64490250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     64490250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      3361906                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3361906                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  13899968988                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13899968988                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  13899968988                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13899968988                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      8351730                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8351730                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      3204021                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3204021                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         7314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         6448                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6448                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     11555751                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     11555751                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     11555751                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     11555751                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.015904                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015904                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.033432                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.033432                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.163659                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.163659                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.064361                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.064361                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.020764                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020764                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.020764                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020764                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 55192.443985                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 55192.443985                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 61327.316794                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 61327.316794                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 53876.566416                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 53876.566416                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  8100.978313                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8100.978313                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 57931.261646                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 57931.261646                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 57931.261646                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 57931.261646                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       192161                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         2577                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            10134                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             49                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    18.962009                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    52.591837                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        35982                       # number of writebacks
system.cpu0.dcache.writebacks::total            35982                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        67354                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        67354                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        89227                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        89227                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data          314                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          314                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data       156581                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       156581                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data       156581                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       156581                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        65468                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        65468                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        17890                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        17890                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          883                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          883                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          415                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          415                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        83358                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        83358                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        83358                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        83358                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   3468096543                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3468096543                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   1008804369                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1008804369                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     42382250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     42382250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data      1514094                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1514094                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   4476900912                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4476900912                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   4476900912                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4476900912                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    159122000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    159122000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    125215000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    125215000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data    284337000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    284337000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.007839                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007839                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.005584                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.005584                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.120727                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.120727                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.064361                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.064361                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.007214                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.007214                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.007214                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.007214                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 52973.919212                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 52973.919212                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 56389.288373                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 56389.288373                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 47998.018120                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 47998.018120                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  3648.419277                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3648.419277                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 53706.913698                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 53706.913698                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 53706.913698                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 53706.913698                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                3410617                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          3040934                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           131615                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             2735594                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                2563576                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.711859                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                  59424                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect              1149                       # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                     3585570                       # DTB read hits
system.cpu1.dtb.read_misses                      5413                       # DTB read misses
system.cpu1.dtb.read_acv                           60                       # DTB read access violations
system.cpu1.dtb.read_accesses                 3272491                       # DTB read accesses
system.cpu1.dtb.write_hits                    1053292                       # DTB write hits
system.cpu1.dtb.write_misses                     2544                       # DTB write misses
system.cpu1.dtb.write_acv                          74                       # DTB write access violations
system.cpu1.dtb.write_accesses                 794067                       # DTB write accesses
system.cpu1.dtb.data_hits                     4638862                       # DTB hits
system.cpu1.dtb.data_misses                      7957                       # DTB misses
system.cpu1.dtb.data_acv                          134                       # DTB access violations
system.cpu1.dtb.data_accesses                 4066558                       # DTB accesses
system.cpu1.itb.fetch_hits                    3434813                       # ITB hits
system.cpu1.itb.fetch_misses                     5268                       # ITB misses
system.cpu1.itb.fetch_acv                          88                       # ITB acv
system.cpu1.itb.fetch_accesses                3440081                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                        12540746                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           4580359                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      25548509                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    3410617                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           2623000                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      6721526                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 286978                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                2163                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles       237182                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles         4862                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles           49                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  3694378                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                56941                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          11689630                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.185570                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.965099                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 6662065     56.99%     56.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  242268      2.07%     59.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  571760      4.89%     63.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1079886      9.24%     73.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  390554      3.34%     76.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  345412      2.95%     79.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  621081      5.31%     84.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  305531      2.61%     87.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1471073     12.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            11689630                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.271963                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.037240                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 3854094                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              3138594                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  4033525                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               522547                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                140870                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved              263445                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 2667                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              24863946                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 8046                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                140870                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 4085314                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                1157938                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        861052                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  4283903                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              1160553                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              24445604                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents               172821                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                342357                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                360687                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                158256                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           20040225                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             35449895                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        35435867                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups            12458                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps             16813339                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                 3226878                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             74514                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          7765                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  2591511                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             3632707                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1136943                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           504200                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          352935                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  23589993                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              63568                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 22258450                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            10581                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        3242942                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined      2762155                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         41977                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     11689630                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.904119                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.956095                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            4180135     35.76%     35.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            1472077     12.59%     48.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2300555     19.68%     68.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1317959     11.27%     79.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             896533      7.67%     86.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             813737      6.96%     93.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             460971      3.94%     97.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             170561      1.46%     99.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              77102      0.66%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       11689630                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 198360     57.94%     57.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  7618      2.23%     60.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     60.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     60.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     60.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     60.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     60.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     60.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     60.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     60.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     60.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     60.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     60.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     60.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     60.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     60.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     60.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     60.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     60.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     60.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     60.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     60.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     60.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     60.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     60.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     60.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     60.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     60.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 97824     28.57%     88.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                38569     11.27%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass             2154      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             17179818     77.18%     77.19% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              313321      1.41%     78.60% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     78.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd               5745      0.03%     78.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     78.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     78.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     78.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               1075      0.00%     78.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     78.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     78.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     78.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     78.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     78.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     78.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     78.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     78.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     78.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     78.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     78.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     78.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             3642827     16.37%     95.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1068480      4.80%     99.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess             45030      0.20%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              22258450                       # Type of FU issued
system.cpu1.iq.rate                          1.774890                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                     342371                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.015382                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          56520531                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         26879468                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     21803502                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads              38950                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes             19652                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses        18982                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              22578818                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                  19849                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads          331400                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       537399                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          539                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         2711                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       139127                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads          164                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked       149375                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                140870                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 566169                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               237533                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           23693598                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            41882                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              3632707                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             1136943                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts             51008                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                  7784                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents               223415                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          2711                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect         80523                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect        63276                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              143799                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             22103743                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              3593749                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           154706                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                        40037                       # number of nop insts executed
system.cpu1.iew.exec_refs                     4650627                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 2790392                       # Number of branches executed
system.cpu1.iew.exec_stores                   1056878                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.762554                       # Inst execution rate
system.cpu1.iew.wb_sent                      21872023                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     21822484                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 13790413                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 17200333                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.740126                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.801753                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts        3301305                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          21591                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           135862                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     11200492                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.819413                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.603385                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      4812529     42.97%     42.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3067344     27.39%     70.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       825419      7.37%     77.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       334654      2.99%     80.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       191606      1.71%     82.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       350498      3.13%     85.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       176980      1.58%     87.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       456313      4.07%     91.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       985149      8.80%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     11200492                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            20378321                       # Number of instructions committed
system.cpu1.commit.committedOps              20378321                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       4093124                       # Number of memory references committed
system.cpu1.commit.loads                      3095308                       # Number of loads committed
system.cpu1.commit.membars                      10550                       # Number of memory barriers committed
system.cpu1.commit.branches                   2541586                       # Number of branches committed
system.cpu1.commit.fp_insts                     18750                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 20202407                       # Number of committed integer instructions.
system.cpu1.commit.function_calls               38584                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass        32135      0.16%      0.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        15943375     78.24%     78.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         247017      1.21%     79.61% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     79.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd          5714      0.03%     79.63% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     79.63% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     79.63% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     79.63% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          1075      0.01%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        3105858     15.24%     94.88% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        998117      4.90%     99.78% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess        45030      0.22%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         20378321                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               985149                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                    33858148                       # The number of ROB reads
system.cpu1.rob.rob_writes                   47850610                       # The number of ROB writes
system.cpu1.timesIdled                          26342                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                         851116                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                    24624341                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   20348340                       # Number of Instructions Simulated
system.cpu1.committedOps                     20348340                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.616303                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.616303                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.622578                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.622578                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                31739436                       # number of integer regfile reads
system.cpu1.int_regfile_writes               18020771                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                    12101                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   11972                       # number of floating regfile writes
system.cpu1.misc_regfile_reads                 122572                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 36131                       # number of misc regfile writes
system.cpu1.icache.tags.replacements            35085                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.994947                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3639317                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            35085                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           103.728573                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   511.994947                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.999990                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999990                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          298                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7423843                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7423843                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      3655541                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3655541                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      3655541                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3655541                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      3655541                       # number of overall hits
system.cpu1.icache.overall_hits::total        3655541                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        38837                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        38837                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        38837                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         38837                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        38837                       # number of overall misses
system.cpu1.icache.overall_misses::total        38837                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   2200969812                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2200969812                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   2200969812                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2200969812                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   2200969812                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2200969812                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      3694378                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3694378                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      3694378                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3694378                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      3694378                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3694378                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.010512                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010512                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.010512                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010512                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.010512                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010512                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 56671.983212                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56671.983212                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 56671.983212                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56671.983212                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 56671.983212                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56671.983212                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1017                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               30                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    33.900000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst         3750                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3750                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst         3750                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3750                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst         3750                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3750                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        35087                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        35087                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        35087                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        35087                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        35087                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        35087                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   1892412911                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1892412911                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   1892412911                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1892412911                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   1892412911                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1892412911                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.009497                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.009497                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.009497                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.009497                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.009497                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.009497                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 53934.873628                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53934.873628                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 53934.873628                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53934.873628                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 53934.873628                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53934.873628                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            66647                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          837.422552                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3836198                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            66647                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            57.559950                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   837.422552                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.817795                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.817795                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          893                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          8292649                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         8292649                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      2993628                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2993628                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       823955                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        823955                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         5487                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         5487                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         5349                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         5349                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      3817583                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3817583                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      3817583                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3817583                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       114724                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       114724                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       167463                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       167463                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          878                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          878                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          271                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          271                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       282187                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        282187                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       282187                       # number of overall misses
system.cpu1.dcache.overall_misses::total       282187                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   5843018346                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5843018346                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data  10796030464                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  10796030464                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     48127745                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     48127745                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data      2342971                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2342971                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  16639048810                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16639048810                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  16639048810                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16639048810                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      3108352                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      3108352                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       991418                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       991418                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         6365                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         6365                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         5620                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         5620                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      4099770                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4099770                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      4099770                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4099770                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.036908                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.036908                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.168913                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.168913                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.137942                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.137942                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.048221                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.048221                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.068830                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.068830                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.068830                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.068830                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 50931.089798                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 50931.089798                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 64468.153944                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 64468.153944                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 54815.199317                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 54815.199317                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  8645.649446                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8645.649446                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 58964.618533                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 58964.618533                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 58964.618533                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 58964.618533                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       356137                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         3763                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            21978                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             49                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    16.204250                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.795918                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        33824                       # number of writebacks
system.cpu1.dcache.writebacks::total            33824                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        68329                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        68329                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data       144393                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       144393                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data          338                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          338                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       212722                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       212722                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       212722                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       212722                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        46395                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        46395                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        23070                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        23070                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          540                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          540                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          271                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          271                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        69465                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        69465                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        69465                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        69465                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   2453576558                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2453576558                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   1475312326                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1475312326                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     26537002                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     26537002                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data      1201029                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1201029                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   3928888884                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3928888884                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   3928888884                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3928888884                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data     10560000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     10560000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data     45834000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     45834000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     56394000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     56394000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.014926                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.014926                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.023270                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.023270                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.084839                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.084839                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.048221                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.048221                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.016944                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.016944                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.016944                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.016944                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 52884.503891                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 52884.503891                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 63949.385609                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 63949.385609                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 49142.596296                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 49142.596296                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  4431.841328                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4431.841328                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 56559.258389                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 56559.258389                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 56559.258389                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 56559.258389                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     110                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      7595                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1998     35.94%     35.94% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     52      0.94%     36.88% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     38      0.68%     37.56% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      2      0.04%     37.60% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   3469     62.40%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                5559                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1994     48.90%     48.90% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      52      1.28%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      38      0.93%     51.10% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       2      0.05%     51.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1992     48.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 4078                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             34694429000     95.10%     95.10% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               45879000      0.13%     95.23% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               26311000      0.07%     95.30% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                3473000      0.01%     95.31% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1711600000      4.69%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         36481692000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.997998                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.574229                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.733585                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         3      5.88%      5.88% # number of syscalls executed
system.cpu0.kern.syscall::3                         9     17.65%     23.53% # number of syscalls executed
system.cpu0.kern.syscall::4                        15     29.41%     52.94% # number of syscalls executed
system.cpu0.kern.syscall::6                         4      7.84%     60.78% # number of syscalls executed
system.cpu0.kern.syscall::17                        7     13.73%     74.51% # number of syscalls executed
system.cpu0.kern.syscall::19                        3      5.88%     80.39% # number of syscalls executed
system.cpu0.kern.syscall::45                        2      3.92%     84.31% # number of syscalls executed
system.cpu0.kern.syscall::71                        2      3.92%     88.24% # number of syscalls executed
system.cpu0.kern.syscall::73                        4      7.84%     96.08% # number of syscalls executed
system.cpu0.kern.syscall::256                       1      1.96%     98.04% # number of syscalls executed
system.cpu0.kern.syscall::257                       1      1.96%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    51                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   17      0.29%      0.29% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  100      1.68%      1.97% # number of callpals executed
system.cpu0.kern.callpal::tbi                      11      0.19%      2.15% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 5153     86.75%     88.91% # number of callpals executed
system.cpu0.kern.callpal::rdps                    216      3.64%     92.54% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.02%     92.56% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     3      0.05%     92.61% # number of callpals executed
system.cpu0.kern.callpal::rti                     314      5.29%     97.90% # number of callpals executed
system.cpu0.kern.callpal::callsys                 123      2.07%     99.97% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.03%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  5940                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              415                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                236                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                237                      
system.cpu0.kern.mode_good::user                  236                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.571084                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.726575                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       16953105000     47.66%     47.66% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         18614456000     52.34%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     100                       # number of times the context was actually changed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      99                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      6866                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1545     43.58%     43.58% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     38      1.07%     44.65% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     17      0.48%     45.13% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   1945     54.87%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                3545                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1540     49.39%     49.39% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      38      1.22%     50.61% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      17      0.55%     51.15% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1523     48.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 3118                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             36329385000     97.76%     97.76% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               23218000      0.06%     97.82% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               22367000      0.06%     97.88% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              788062000      2.12%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         37163032000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.996764                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.783033                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.879549                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::3                         4     11.43%     11.43% # number of syscalls executed
system.cpu1.kern.syscall::4                         1      2.86%     14.29% # number of syscalls executed
system.cpu1.kern.syscall::6                         4     11.43%     25.71% # number of syscalls executed
system.cpu1.kern.syscall::17                        5     14.29%     40.00% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      2.86%     42.86% # number of syscalls executed
system.cpu1.kern.syscall::45                        5     14.29%     57.14% # number of syscalls executed
system.cpu1.kern.syscall::48                        3      8.57%     65.71% # number of syscalls executed
system.cpu1.kern.syscall::59                        3      8.57%     74.29% # number of syscalls executed
system.cpu1.kern.syscall::71                        6     17.14%     91.43% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      2.86%     94.29% # number of syscalls executed
system.cpu1.kern.syscall::256                       1      2.86%     97.14% # number of syscalls executed
system.cpu1.kern.syscall::257                       1      2.86%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    35                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    2      0.05%      0.05% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  287      7.11%      7.16% # number of callpals executed
system.cpu1.kern.callpal::tbi                      18      0.45%      7.60% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 3029     75.01%     82.62% # number of callpals executed
system.cpu1.kern.callpal::rdps                    173      4.28%     86.90% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     2      0.05%     86.95% # number of callpals executed
system.cpu1.kern.callpal::rti                     461     11.42%     98.37% # number of callpals executed
system.cpu1.kern.callpal::callsys                  59      1.46%     99.83% # number of callpals executed
system.cpu1.kern.callpal::imb                       7      0.17%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  4038                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              691                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                411                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 56                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                426                      
system.cpu1.kern.mode_good::user                  411                      
system.cpu1.kern.mode_good::idle                   15                      
system.cpu1.kern.mode_switch_good::kernel     0.616498                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.267857                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.735751                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        2826410000      7.54%      7.54% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user          9606095000     25.62%     33.16% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         25055652000     66.84%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     287                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.077144                       # Number of seconds simulated
sim_ticks                                 77144254000                       # Number of ticks simulated
final_tick                               2594786425000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 573002                       # Simulator instruction rate (inst/s)
host_op_rate                                   573002                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              143165690                       # Simulator tick rate (ticks/s)
host_mem_usage                                 467436                       # Number of bytes of host memory used
host_seconds                                   538.85                       # Real time elapsed on the host
sim_insts                                   308759967                       # Number of instructions simulated
sim_ops                                     308759967                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        8842752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       88746688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        7987328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data       91718784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          197295616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      8842752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      7987328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      16830080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     79294400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       839680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        80134080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst          138168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data         1386667                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst          124802                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data         1433106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3082744                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1238975                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        13120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1252095                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         114626191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data        1150399199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide             830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst         103537562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data        1188925672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2557489453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    114626191                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst    103537562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        218163753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1027871758                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       10884544                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1038756302                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1027871758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        114626191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data       1150399199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       10885373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst        103537562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data       1188925672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3596245755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     3082744                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1252095                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3082744                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1252095                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              193760768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3534848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                79646784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               197295616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             80134080                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  55232                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7611                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        17891                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            163205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            169342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            215938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            180333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            176633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            168100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            206447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            188879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            238038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            224830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           190562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           173334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           192942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           193155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           178656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           167118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             72525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             76705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             81306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             87001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             64716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             74278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             92513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             91762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             87251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            101612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            67084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            64298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            68887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            72748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            73240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            68555                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        19                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   77144254000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3082744                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1252095                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  497986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  608078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  558574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  483432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  379481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  271950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  156385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   70771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  31536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  45910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  57246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  67204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  76050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  82034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  84818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  86864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  85670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  83702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  83379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  81013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  80498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  80134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  78882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  14500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     50                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1346084                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    203.113720                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.098941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   256.812680                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       704002     52.30%     52.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       335375     24.91%     77.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       107422      7.98%     85.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        42788      3.18%     88.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        32196      2.39%     90.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        20856      1.55%     92.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15689      1.17%     93.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12423      0.92%     94.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        75333      5.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1346084                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        77371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.129739                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     40.746523                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         76642     99.06%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          586      0.76%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           59      0.08%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           55      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         77371                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        77371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.084592                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.061870                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.585287                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         77054     99.59%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           259      0.33%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            11      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            16      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             3      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             2      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             2      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             3      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             9      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         77371                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 121011846518                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            177777696518                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                15137560000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     39970.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58720.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2511.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1032.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2557.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1038.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        27.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.29                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1974414                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  951498                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.46                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      17796.34                       # Average gap between requests
system.mem_ctrls.pageHitRate                    68.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     8202952500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      2576080000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     66367132500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              9115470000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              9447316200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4973718750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5154785625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            29515309200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            29790836400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            5972693760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            5790035520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        169478637120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        169478637120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        237152605140                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        240838549470                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1348841586000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1345608301500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1805050019970                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1806108461835                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           695.645675                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           696.053586                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             2456579                       # Transaction distribution
system.membus.trans_dist::ReadResp            2456577                       # Transaction distribution
system.membus.trans_dist::WriteReq               4265                       # Transaction distribution
system.membus.trans_dist::WriteResp              4265                       # Transaction distribution
system.membus.trans_dist::Writeback           1238975                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        13120                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        13120                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            37008                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          19910                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           56918                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           10                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp           10                       # Transaction distribution
system.membus.trans_dist::ReadExReq            691166                       # Transaction distribution
system.membus.trans_dist::ReadExResp           691166                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        26272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        26272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port       276652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total       276652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        13506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port      3451817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total      3465323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port       250159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total       250159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave         2826                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port      3561720                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total      3564550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7582956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       839744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       839744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      8842752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      8842752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave        16755                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port    128052672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total    128069427                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port      7987328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total      7987328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave        10239                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port    131707200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total    131717439                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               277456690                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           100135                       # Total snoops (count)
system.membus.snoop_fanout::samples           4452886                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                 4452886    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total             4452886                       # Request fanout histogram
system.membus.reqLayer0.occupancy            12443987                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         14473052189                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              18.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13452951                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1300649942                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy        13163298077                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             17.1                       # Layer utilization (%)
system.membus.respLayer4.occupancy         1176696381                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.5                       # Layer utilization (%)
system.membus.respLayer5.occupancy        13641717032                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization             17.7                       # Layer utilization (%)
system.iocache.tags.replacements                13151                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                13151                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               118431                       # Number of tag accesses
system.iocache.tags.data_accesses              118431                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        13120                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        13120                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           31                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               31                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            9                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            9                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           31                       # number of demand (read+write) misses
system.iocache.demand_misses::total                31                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           31                       # number of overall misses
system.iocache.overall_misses::total               31                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3470981                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3470981                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3470981                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3470981                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3470981                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3470981                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           31                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             31                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        13129                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        13129                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           31                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              31                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           31                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             31                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000686                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000686                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 111967.129032                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 111967.129032                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 111967.129032                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 111967.129032                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 111967.129032                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 111967.129032                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      13120                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           31                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        13120                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        13120                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           31                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           31                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1856983                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1856983                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    915391906                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    915391906                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      1856983                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      1856983                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      1856983                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      1856983                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999314                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999314                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 59902.677419                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 59902.677419                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 69770.724543                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 69770.724543                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 59902.677419                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 59902.677419                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 59902.677419                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 59902.677419                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 101                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   839680                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        104                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu0.branchPred.lookups                5470023                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          5026507                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           100651                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             4610949                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                3963263                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.953304                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                 171801                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect              4708                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                    20616047                       # DTB read hits
system.cpu0.dtb.read_misses                    100378                       # DTB read misses
system.cpu0.dtb.read_acv                           28                       # DTB read access violations
system.cpu0.dtb.read_accesses                18785784                       # DTB read accesses
system.cpu0.dtb.write_hits                    4688800                       # DTB write hits
system.cpu0.dtb.write_misses                    21756                       # DTB write misses
system.cpu0.dtb.write_acv                          38                       # DTB write access violations
system.cpu0.dtb.write_accesses                3349417                       # DTB write accesses
system.cpu0.dtb.data_hits                    25304847                       # DTB hits
system.cpu0.dtb.data_misses                    122134                       # DTB misses
system.cpu0.dtb.data_acv                           66                       # DTB access violations
system.cpu0.dtb.data_accesses                22135201                       # DTB accesses
system.cpu0.itb.fetch_hits                    6887614                       # ITB hits
system.cpu0.itb.fetch_misses                    21730                       # ITB misses
system.cpu0.itb.fetch_acv                         649                       # ITB acv
system.cpu0.itb.fetch_accesses                6909344                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                        65603534                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          12177498                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      83788140                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    5470023                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           4135064                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     47782278                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 325522                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                        14                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles               22680                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles      1847533                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles        21963                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles           89                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                  8020784                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                54598                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          62014816                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.351099                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.731807                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                47574400     76.71%     76.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  614332      0.99%     77.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 1882758      3.04%     80.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  585470      0.94%     81.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2467946      3.98%     85.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  459266      0.74%     86.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  742161      1.20%     87.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  477062      0.77%     88.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 7211421     11.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            62014816                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.083380                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.277189                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 7313908                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             42667194                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  8479393                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              3399245                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                155076                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved              123976                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                 7728                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              80972478                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                20907                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                155076                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 8726337                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles               14593942                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles       5652266                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 10294789                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles             22592406                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              80058011                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                58357                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents               4439444                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents              16559317                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents               1407982                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           70039807                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            120427090                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        70655228                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups         49767604                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             67297011                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                 2742796                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts            417132                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts         38071                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                 21301864                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            18793352                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            4844337                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads           809096                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1233759                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  78915884                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded             385724                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 80396464                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued            33192                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined        3079596                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined      1524253                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved        268792                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     62014816                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.296407                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.024629                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           35056848     56.53%     56.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            9120285     14.71%     71.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5243910      8.46%     79.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3425426      5.52%     85.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3188444      5.14%     90.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1978742      3.19%     93.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1560235      2.52%     96.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1024223      1.65%     97.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            1416703      2.28%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       62014816                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  60836      1.58%      1.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      1.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      1.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd               436801     11.35%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                   40      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                  969      0.03%     12.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult              723360     18.79%     31.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv              1769233     45.96%     77.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     77.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     77.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     77.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     77.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     77.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     77.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     77.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     77.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     77.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     77.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     77.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     77.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     77.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     77.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     77.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     77.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     77.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     77.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     77.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     77.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                692102     17.98%     95.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               165755      4.31%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass              103      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             31810702     39.57%     39.57% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               12836      0.02%     39.58% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     39.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           16006755     19.91%     59.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp             914214      1.14%     60.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             154599      0.19%     60.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           4742986      5.90%     66.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             910672      1.13%     67.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 1      0.00%     67.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            20839769     25.92%     93.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4730428      5.88%     99.66% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess            273399      0.34%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              80396464                       # Type of FU issued
system.cpu0.iq.rate                          1.225490                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                    3849096                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.047876                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         139529687                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         41300885                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     38000792                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads           87160345                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes          41087894                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses     39868200                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              38940890                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses               45304567                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads           89736                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads       739427                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          238                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         7971                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       238747                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads         4250                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked      2330188                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                155076                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                6980742                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles              5374938                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           79549298                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            63303                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             18793352                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             4844337                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts            320792                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                341963                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents              4857372                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          7971                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect         74975                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect        66337                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              141312                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             80217829                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             20726812                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           178635                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                       247690                       # number of nop insts executed
system.cpu0.iew.exec_refs                    25442965                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 4372675                       # Number of branches executed
system.cpu0.iew.exec_stores                   4716153                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.222767                       # Inst execution rate
system.cpu0.iew.wb_sent                      78017016                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     77868992                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 50804794                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 60145006                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.186963                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.844705                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts        3053658                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls         116932                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           133054                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     61532455                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.240980                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.552816                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     43955646     71.43%     71.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      5349497      8.69%     80.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2290273      3.72%     83.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1502049      2.44%     86.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       552557      0.90%     87.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       567346      0.92%     88.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       595576      0.97%     89.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       452139      0.73%     89.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      6267372     10.19%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     61532455                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            76360553                       # Number of instructions committed
system.cpu0.commit.committedOps              76360553                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      22659515                       # Number of memory references committed
system.cpu0.commit.loads                     18053925                       # Number of loads committed
system.cpu0.commit.membars                      53505                       # Number of memory barriers committed
system.cpu0.commit.branches                   4212097                       # Number of branches committed
system.cpu0.commit.fp_insts                  39618906                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 53527316                       # Number of committed integer instructions.
system.cpu0.commit.function_calls              139775                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass       210785      0.28%      0.28% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        30550429     40.01%     40.28% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          12087      0.02%     40.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     40.30% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      15932156     20.86%     61.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp        913527      1.20%     62.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        149724      0.20%     62.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      4692298      6.14%     68.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        910413      1.19%     69.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            1      0.00%     69.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     69.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.89% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       18107430     23.71%     93.61% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       4608306      6.03%     99.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess       273397      0.36%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         76360553                       # Class of committed instruction
system.cpu0.commit.bw_lim_events              6267372                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                   134477612                       # The number of ROB reads
system.cpu0.rob.rob_writes                  159310413                       # The number of ROB writes
system.cpu0.timesIdled                         107207                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                        3588718                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                    11543925                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                   76149871                       # Number of Instructions Simulated
system.cpu0.committedOps                     76149871                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.861506                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.861506                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.160759                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.160759                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                71307124                       # number of integer regfile reads
system.cpu0.int_regfile_writes               32256239                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                 49241036                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                36538302                       # number of floating regfile writes
system.cpu0.misc_regfile_reads               56364318                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                205741                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3932                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3932                       # Transaction distribution
system.iobus.trans_dist::WriteReq               17376                       # Transaction distribution
system.iobus.trans_dist::WriteResp              17385                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            9                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5236                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          400                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         9804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        16332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        26302                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        26302                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   42634                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        20944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          550                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4902                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        26994                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       839928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       839928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   866922                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              5168000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                21000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              350000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             6190000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              702000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           118168840                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            12067000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            13189049                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements           138171                       # number of replacements
system.cpu0.icache.tags.tagsinuse          506.595156                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            7874762                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           138171                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            56.992871                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   506.595156                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.989444                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.989444                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          346                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         16180052                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        16180052                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      7874604                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        7874604                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      7874604                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         7874604                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      7874604                       # number of overall hits
system.cpu0.icache.overall_hits::total        7874604                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       146180                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       146180                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       146180                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        146180                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       146180                       # number of overall misses
system.cpu0.icache.overall_misses::total       146180                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   9128704223                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9128704223                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   9128704223                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9128704223                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   9128704223                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9128704223                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      8020784                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8020784                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      8020784                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8020784                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      8020784                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8020784                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.018225                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.018225                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.018225                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.018225                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.018225                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.018225                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 62448.380237                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62448.380237                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 62448.380237                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62448.380237                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 62448.380237                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62448.380237                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          864                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.473684                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         7696                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7696                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         7696                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7696                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         7696                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7696                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       138484                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       138484                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst       138484                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       138484                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst       138484                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       138484                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   8139214807                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8139214807                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   8139214807                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8139214807                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   8139214807                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8139214807                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.017266                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.017266                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.017266                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.017266                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.017266                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.017266                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 58773.683653                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 58773.683653                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 58773.683653                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 58773.683653                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 58773.683653                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 58773.683653                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements          1385019                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1008.619831                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16962033                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1385019                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.246787                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1008.619831                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.984980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.984980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          699                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          636                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.682617                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         47492571                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        47492571                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     14062987                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       14062987                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      2829699                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2829699                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data        23548                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        23548                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data        19690                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        19690                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     16892686                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16892686                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     16892686                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16892686                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      4342074                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4342074                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data      1740561                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1740561                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        10190                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        10190                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data         9835                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         9835                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      6082635                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6082635                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      6082635                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6082635                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 299271867566                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 299271867566                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 132303188488                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 132303188488                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    262307387                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    262307387                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     81926897                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     81926897                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data        54000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        54000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data 431575056054                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 431575056054                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data 431575056054                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 431575056054                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     18405061                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     18405061                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      4570260                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4570260                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data        33738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        33738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data        29525                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        29525                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     22975321                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     22975321                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     22975321                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     22975321                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.235917                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.235917                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.380845                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.380845                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.302033                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.302033                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.333108                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.333108                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.264746                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.264746                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.264746                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.264746                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 68923.714236                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 68923.714236                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 76011.807968                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76011.807968                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 25741.647399                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25741.647399                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  8330.136960                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8330.136960                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 70951.989730                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 70951.989730                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 70951.989730                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 70951.989730                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12070478                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         5182                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           464267                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            102                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    25.999001                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    50.803922                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       614157                       # number of writebacks
system.cpu0.dcache.writebacks::total           614157                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data      3273801                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3273801                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data      1385043                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1385043                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data          948                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          948                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data      4658844                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4658844                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data      4658844                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4658844                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data      1068273                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1068273                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       355518                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       355518                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data         9242                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         9242                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data         9827                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         9827                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data      1423791                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1423791                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data      1423791                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1423791                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data  88572351147                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  88572351147                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  27259092837                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  27259092837                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data    177240588                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    177240588                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     40453103                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     40453103                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data        30000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        30000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 115831443984                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 115831443984                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 115831443984                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 115831443984                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    771910000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    771910000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    572675000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    572675000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   1344585000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   1344585000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.058042                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.058042                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.077789                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.077789                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.273934                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.273934                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.332837                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.332837                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.061970                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.061970                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.061970                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.061970                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 82911.719333                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82911.719333                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 76674.297327                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 76674.297327                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 19177.730794                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19177.730794                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  4116.526203                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4116.526203                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 81354.246504                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81354.246504                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 81354.246504                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 81354.246504                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                5137177                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          4789329                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect            97542                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             4391709                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                3932533                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            89.544480                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 127281                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect              4209                       # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                    21163655                       # DTB read hits
system.cpu1.dtb.read_misses                     97896                       # DTB read misses
system.cpu1.dtb.read_acv                           32                       # DTB read access violations
system.cpu1.dtb.read_accesses                19545401                       # DTB read accesses
system.cpu1.dtb.write_hits                    4562600                       # DTB write hits
system.cpu1.dtb.write_misses                    21100                       # DTB write misses
system.cpu1.dtb.write_acv                          60                       # DTB write access violations
system.cpu1.dtb.write_accesses                3394893                       # DTB write accesses
system.cpu1.dtb.data_hits                    25726255                       # DTB hits
system.cpu1.dtb.data_misses                    118996                       # DTB misses
system.cpu1.dtb.data_acv                           92                       # DTB access violations
system.cpu1.dtb.data_accesses                22940294                       # DTB accesses
system.cpu1.itb.fetch_hits                    6967223                       # ITB hits
system.cpu1.itb.fetch_misses                    14925                       # ITB misses
system.cpu1.itb.fetch_acv                         714                       # ITB acv
system.cpu1.itb.fetch_accesses                6982148                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                        64586819                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          11584071                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      82591970                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    5137177                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           4059814                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     48705518                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 307164                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                       146                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles               19878                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles       981817                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles        19817                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  7853713                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                50823                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          61464845                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.343727                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.724311                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                47187064     76.77%     76.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  622250      1.01%     77.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 1892485      3.08%     80.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  572732      0.93%     81.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2438037      3.97%     85.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  467063      0.76%     86.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  709364      1.15%     87.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  483893      0.79%     88.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 7091957     11.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            61464845                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.079539                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.278774                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 6919847                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             42659767                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  8287717                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              3451769                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                145745                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved               99294                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 7897                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              79862602                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                18419                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                145745                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 8309338                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles               15497016                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles       4582177                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 10125332                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles             22805237                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              79038507                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                67751                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents               4590512                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents              16414506                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents               1409471                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           69299526                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            119125879                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        69309270                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups         49812736                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps             66687313                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                 2612213                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts            364745                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts         32722                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                 21577657                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            18704211                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4708293                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           717148                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1137301                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  77996683                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded             303126                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 80118037                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            29741                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        2874240                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined      1439963                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved        215628                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     61464845                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.303477                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.013340                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           34213026     55.66%     55.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            9430094     15.34%     71.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5335503      8.68%     79.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3401870      5.53%     85.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3252425      5.29%     90.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1945789      3.17%     93.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1521629      2.48%     96.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             973164      1.58%     97.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            1391345      2.26%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       61464845                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  46231      1.25%      1.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     1      0.00%      1.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      1.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd               398252     10.77%     12.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                   22      0.00%     12.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 1042      0.03%     12.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult              700754     18.94%     30.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv              1608779     43.49%     74.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     74.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     74.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     74.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     74.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     74.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     74.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     74.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     74.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     74.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     74.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     74.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     74.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     74.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     74.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     74.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     74.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     74.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     74.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     74.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     74.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                784937     21.22%     95.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               159259      4.31%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass              468      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             31127089     38.85%     38.85% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                9995      0.01%     38.86% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     38.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           16039846     20.02%     58.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp             914031      1.14%     60.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             154221      0.19%     60.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           4750684      5.93%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv             910767      1.14%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            21362671     26.66%     93.95% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4601632      5.74%     99.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess            246633      0.31%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              80118037                       # Type of FU issued
system.cpu1.iq.rate                          1.240470                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                    3699277                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.046173                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         137181089                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         40054538                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     37116439                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads           88248848                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes          41124742                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses     39889787                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              38029637                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses               45787209                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads           88517                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       693607                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          282                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         5440                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       210188                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           68                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked      2990859                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                145745                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                6775289                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles              6038589                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           78546238                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            53949                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             18704211                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             4708293                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts            258331                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                377035                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents              5430881                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          5440                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect         72041                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect        60424                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              132465                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             79956926                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts             21270489                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           161111                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                       246429                       # number of nop insts executed
system.cpu1.iew.exec_refs                    25859051                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 4283399                       # Number of branches executed
system.cpu1.iew.exec_stores                   4588562                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.237976                       # Inst execution rate
system.cpu1.iew.wb_sent                      77146317                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     77006226                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 50309279                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 59561259                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.192290                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.844664                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts        2840719                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          87498                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           123447                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     61019400                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.238737                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.548385                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     43585108     71.43%     71.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5302360      8.69%     80.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2312513      3.79%     83.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1454600      2.38%     86.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       553380      0.91%     87.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       569600      0.93%     88.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       599600      0.98%     89.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       501212      0.82%     89.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6141027     10.06%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     61019400                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            75587006                       # Number of instructions committed
system.cpu1.commit.committedOps              75587006                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      22508709                       # Number of memory references committed
system.cpu1.commit.loads                     18010604                       # Number of loads committed
system.cpu1.commit.membars                      36951                       # Number of memory barriers committed
system.cpu1.commit.branches                   4133667                       # Number of branches committed
system.cpu1.commit.fp_insts                  39628649                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 52748150                       # Number of committed integer instructions.
system.cpu1.commit.function_calls               97899                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass       213961      0.28%      0.28% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        29933906     39.60%     39.88% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           9529      0.01%     39.90% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     39.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      15963056     21.12%     61.02% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp        913438      1.21%     62.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        149442      0.20%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      4697866      6.22%     68.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv        910583      1.20%     69.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.84% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       18047555     23.88%     93.72% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4501037      5.95%     99.67% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess       246633      0.33%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         75587006                       # Class of committed instruction
system.cpu1.commit.bw_lim_events              6141027                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                   133098628                       # The number of ROB reads
system.cpu1.rob.rob_writes                  157300861                       # The number of ROB writes
system.cpu1.timesIdled                          96095                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                        3121974                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                    12557445                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   75373513                       # Number of Instructions Simulated
system.cpu1.committedOps                     75373513                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.856890                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.856890                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.167011                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.167011                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                70702104                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31523608                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                 49277529                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                36602519                       # number of floating regfile writes
system.cpu1.misc_regfile_reads               56931563                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                177564                       # number of misc regfile writes
system.cpu1.icache.tags.replacements           124802                       # number of replacements
system.cpu1.icache.tags.tagsinuse          507.253937                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7724672                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           124802                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            61.895418                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   507.253937                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.990730                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.990730                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15832783                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15832783                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      7720899                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7720899                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      7720899                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7720899                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      7720899                       # number of overall hits
system.cpu1.icache.overall_hits::total        7720899                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       132814                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       132814                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       132814                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        132814                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       132814                       # number of overall misses
system.cpu1.icache.overall_misses::total       132814                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   8100367777                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   8100367777                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   8100367777                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   8100367777                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   8100367777                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   8100367777                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      7853713                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7853713                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      7853713                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7853713                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      7853713                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7853713                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.016911                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.016911                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.016911                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.016911                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.016911                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.016911                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 60990.315607                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60990.315607                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 60990.315607                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60990.315607                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 60990.315607                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60990.315607                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          756                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           46                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           42                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           46                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst         7457                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7457                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst         7457                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7457                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst         7457                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7457                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       125357                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       125357                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst       125357                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       125357                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst       125357                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       125357                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   7188629868                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   7188629868                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   7188629868                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   7188629868                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   7188629868                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   7188629868                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.015961                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.015961                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.015961                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.015961                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.015961                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.015961                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 57345.260879                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 57345.260879                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 57345.260879                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 57345.260879                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 57345.260879                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 57345.260879                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements          1436331                       # number of replacements
system.cpu1.dcache.tags.tagsinuse         1011.287789                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           16698563                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1436331                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.625846                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data  1011.287789                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.987586                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.987586                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          853                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         47211235                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        47211235                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data     13910795                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       13910795                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      2704357                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2704357                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        16925                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16925                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        13678                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        13678                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     16615152                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16615152                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     16615152                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16615152                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data      4441621                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4441621                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data      1765954                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1765954                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data         9895                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         9895                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        10104                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        10104                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data      6207575                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       6207575                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data      6207575                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6207575                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 322988850654                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 322988850654                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 133433798123                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 133433798123                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data    218550950                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    218550950                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     84269605                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     84269605                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data        42000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        42000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data 456422648777                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 456422648777                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data 456422648777                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 456422648777                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data     18352416                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18352416                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      4470311                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4470311                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        26820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        26820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        23782                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        23782                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     22822727                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22822727                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     22822727                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22822727                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.242018                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.242018                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.395041                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.395041                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.368941                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.368941                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.424859                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.424859                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.271991                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.271991                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.271991                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.271991                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 72718.687762                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 72718.687762                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 75559.045209                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 75559.045209                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 22087.008590                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 22087.008590                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  8340.222189                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8340.222189                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 73526.723201                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 73526.723201                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 73526.723201                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 73526.723201                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     13791554                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         1498                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           538757                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             26                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    25.598840                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    57.615385                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       624819                       # number of writebacks
system.cpu1.dcache.writebacks::total           624819                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data      3338981                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3338981                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data      1393369                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1393369                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data         1181                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1181                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data      4732350                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4732350                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data      4732350                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4732350                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data      1102640                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1102640                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data       372585                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       372585                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data         8714                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         8714                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data        10093                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        10093                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data      1475225                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1475225                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data      1475225                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1475225                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data  96060069751                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  96060069751                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data  27498658668                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  27498658668                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data    122559522                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    122559522                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data     41140395                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     41140395                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data        26000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        26000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 123558728419                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 123558728419                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 123558728419                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 123558728419                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data      4752000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      4752000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data    269971000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    269971000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data    274723000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    274723000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.060081                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.060081                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.083347                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.083347                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.324907                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.324907                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.424397                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.424397                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.064638                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.064638                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.064638                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.064638                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 87118.252332                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87118.252332                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 73805.061041                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 73805.061041                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 14064.668579                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14064.668579                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  4076.131477                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4076.131477                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 83755.853120                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83755.853120                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 83755.853120                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83755.853120                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     705                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     40088                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    9328     43.76%     43.76% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     68      0.32%     44.08% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     79      0.37%     44.45% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    659      3.09%     47.54% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  11181     52.46%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               21315                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     9328     49.61%     49.61% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      68      0.36%     49.97% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      79      0.42%     50.39% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     659      3.50%     53.90% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    8669     46.10%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                18803                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             68490956000     88.78%     88.78% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               57842000      0.07%     88.85% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               59835000      0.08%     88.93% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30              518758000      0.67%     89.60% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             8020063000     10.40%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         77147454000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.775333                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.882149                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      2.08%      2.08% # number of syscalls executed
system.cpu0.kern.syscall::3                         1      2.08%      4.17% # number of syscalls executed
system.cpu0.kern.syscall::4                        26     54.17%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      2.08%     60.42% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      2.08%     62.50% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      2.08%     64.58% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      2.08%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      2.08%     68.75% # number of syscalls executed
system.cpu0.kern.syscall::71                       14     29.17%     97.92% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      2.08%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    48                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  519      2.11%      2.11% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 1423      5.78%      7.88% # number of callpals executed
system.cpu0.kern.callpal::tbi                       6      0.02%      7.91% # number of callpals executed
system.cpu0.kern.callpal::swpipl                17608     71.47%     79.38% # number of callpals executed
system.cpu0.kern.callpal::rdps                    270      1.10%     80.48% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.00%     80.48% # number of callpals executed
system.cpu0.kern.callpal::rti                    2901     11.78%     92.26% # number of callpals executed
system.cpu0.kern.callpal::callsys                1482      6.02%     98.27% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.01%     98.28% # number of callpals executed
system.cpu0.kern.callpal::rdunique                424      1.72%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 24636                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             4324                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               2147                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               2147                      
system.cpu0.kern.mode_good::user                 2147                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.496531                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.663576                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       26426818000     34.27%     34.27% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         50682331000     65.73%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    1423                       # number of times the context was actually changed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     545                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     33742                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    6438     43.06%     43.06% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     79      0.53%     43.59% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    519      3.47%     47.06% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   7915     52.94%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               14951                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     6435     49.69%     49.69% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      79      0.61%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     519      4.01%     54.30% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    5918     45.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                12951                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             70728342000     91.68%     91.68% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               61197000      0.08%     91.76% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              422103000      0.55%     92.31% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             5932459000      7.69%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         77144101000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.999534                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.747694                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.866230                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1      3.33%      3.33% # number of syscalls executed
system.cpu1.kern.syscall::2                         1      3.33%      6.67% # number of syscalls executed
system.cpu1.kern.syscall::3                         2      6.67%     13.33% # number of syscalls executed
system.cpu1.kern.syscall::4                         4     13.33%     26.67% # number of syscalls executed
system.cpu1.kern.syscall::6                         2      6.67%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::17                        5     16.67%     50.00% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      3.33%     53.33% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      3.33%     56.67% # number of syscalls executed
system.cpu1.kern.syscall::45                        3     10.00%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      3.33%     70.00% # number of syscalls executed
system.cpu1.kern.syscall::59                        1      3.33%     73.33% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     13.33%     86.67% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      3.33%     90.00% # number of syscalls executed
system.cpu1.kern.syscall::144                       1      3.33%     93.33% # number of syscalls executed
system.cpu1.kern.syscall::256                       1      3.33%     96.67% # number of syscalls executed
system.cpu1.kern.syscall::257                       1      3.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    30                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                  659      3.66%      3.66% # number of callpals executed
system.cpu1.kern.callpal::swpctx                 1172      6.51%     10.17% # number of callpals executed
system.cpu1.kern.callpal::tbi                       8      0.04%     10.21% # number of callpals executed
system.cpu1.kern.callpal::swpipl                11736     65.17%     75.38% # number of callpals executed
system.cpu1.kern.callpal::rdps                    207      1.15%     76.53% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     2      0.01%     76.54% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.01%     76.55% # number of callpals executed
system.cpu1.kern.callpal::rti                    2617     14.53%     91.08% # number of callpals executed
system.cpu1.kern.callpal::callsys                1377      7.65%     98.73% # number of callpals executed
system.cpu1.kern.callpal::imb                       5      0.03%     98.76% # number of callpals executed
system.cpu1.kern.callpal::rdunique                223      1.24%     99.99% # number of callpals executed
system.cpu1.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 18008                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             2752                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               2071                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               1037                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               2580                      
system.cpu1.kern.mode_good::user                 2071                      
system.cpu1.kern.mode_good::idle                  509                      
system.cpu1.kern.mode_switch_good::kernel     0.937500                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.490839                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.880546                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       10467513000     13.57%     13.57% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         52521352000     68.08%     81.65% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         14155236000     18.35%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                    1172                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.045750                       # Number of seconds simulated
sim_ticks                                 45749627000                       # Number of ticks simulated
final_tick                               2640536052000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1856624                       # Simulator instruction rate (inst/s)
host_op_rate                                  1856624                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              225289233                       # Simulator tick rate (ticks/s)
host_mem_usage                                 469484                       # Number of bytes of host memory used
host_seconds                                   203.07                       # Real time elapsed on the host
sim_insts                                   377025704                       # Number of instructions simulated
sim_ops                                     377025704                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        5089152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       12473088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        1010112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         777088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19349760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      5089152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      1010112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6099264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      7289600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      1380352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8669952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           79518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          194892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           15783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           12142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              302340                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        113900                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        21568                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             135468                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         111239202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         272638026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            6995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          22079131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          16985669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             422949022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    111239202                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     22079131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        133318333                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       159336818                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       30171874                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            189508693                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       159336818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        111239202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        272638026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       30178869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         22079131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         16985669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            612457715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      302341                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     135468                       # Number of write requests accepted
system.mem_ctrls.readBursts                    302341                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   135468                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               19177600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  172224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8623104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19349824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8669952                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2691                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   735                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          708                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             20592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            23293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            20843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            22432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            25311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7791                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        24                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   45749670000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                302341                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               135468                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  187124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   77201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   25106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     68                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83767                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    331.888214                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   192.777724                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   347.612118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        29299     34.98%     34.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        20949     25.01%     59.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8056      9.62%     69.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4438      5.30%     74.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2927      3.49%     78.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2367      2.83%     81.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1945      2.32%     83.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1376      1.64%     85.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12410     14.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83767                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8027                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.330883                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     77.650494                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          7649     95.29%     95.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          268      3.34%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           63      0.78%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           25      0.31%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           13      0.16%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            4      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8027                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8027                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.785349                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.544254                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      5.334712                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          7921     98.68%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            33      0.41%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            11      0.14%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            26      0.32%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             3      0.04%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             2      0.02%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             1      0.01%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             1      0.01%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             1      0.01%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             2      0.02%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             2      0.02%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99            17      0.21%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            1      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            2      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8027                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   4411191245                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             10029628745                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1498250000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14721.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33471.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       419.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       188.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    422.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    189.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.26                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   235798                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  114830                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.23                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     104496.87                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    12451465500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1527760000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     31772786000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              9395197560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              9800935200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              5126347875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5347732500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            30621575400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            31022105400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            6399719280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            6236202960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        172466935680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        172466935680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        255068375175                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        259450245900                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1360577205750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1356733459500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1839655356720                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1841057617140                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           696.697790                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           697.228841                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              227249                       # Transaction distribution
system.membus.trans_dist::ReadResp             227246                       # Transaction distribution
system.membus.trans_dist::WriteReq               2068                       # Transaction distribution
system.membus.trans_dist::WriteResp              2068                       # Transaction distribution
system.membus.trans_dist::Writeback            113900                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        21568                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        21568                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1232                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            460                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1692                       # Transaction distribution
system.membus.trans_dist::ReadExReq             81040                       # Transaction distribution
system.membus.trans_dist::ReadExResp            81040                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        43205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        43205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port       159069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total       159069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        10618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port       500538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total       511158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        31566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        31566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port        32215                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total        32675                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 777673                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1380672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1380672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      5089152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      5089152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         7737                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port     19353984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total     19361721                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port      1010112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total      1010112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave          651                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port      1185792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total      1186443                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                28028100                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3460                       # Total snoops (count)
system.membus.snoop_fanout::samples            442003                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                  442003    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total              442003                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7606000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1525789727                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           22251653                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          743483078                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1824584778                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              4.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy          147632401                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer5.occupancy          121642805                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.3                       # Layer utilization (%)
system.iocache.tags.replacements                21632                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                21632                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               194712                       # Number of tag accesses
system.iocache.tags.data_accesses              194712                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        21568                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        21568                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           64                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               64                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            3                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            3                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           64                       # number of demand (read+write) misses
system.iocache.demand_misses::total                64                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           64                       # number of overall misses
system.iocache.overall_misses::total               64                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      7446960                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7446960                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      7446960                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      7446960                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      7446960                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      7446960                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           64                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             64                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        21571                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        21571                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           64                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              64                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           64                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             64                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000139                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000139                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 116358.750000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116358.750000                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 116358.750000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116358.750000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 116358.750000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116358.750000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      21568                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           64                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        21568                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        21568                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           64                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           64                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           64                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           64                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      4114960                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4114960                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   1493999650                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   1493999650                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      4114960                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      4114960                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      4114960                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      4114960                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999861                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999861                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 64296.250000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 64296.250000                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 69269.271606                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 69269.271606                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 64296.250000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 64296.250000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 64296.250000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 64296.250000                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 165                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1380352                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        172                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu0.branchPred.lookups               13264759                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         11820082                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           413285                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             8280383                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                6958340                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.034036                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                 422970                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect              2746                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                    11510068                       # DTB read hits
system.cpu0.dtb.read_misses                      8548                       # DTB read misses
system.cpu0.dtb.read_acv                           30                       # DTB read access violations
system.cpu0.dtb.read_accesses                10802059                       # DTB read accesses
system.cpu0.dtb.write_hits                    3331138                       # DTB write hits
system.cpu0.dtb.write_misses                     5039                       # DTB write misses
system.cpu0.dtb.write_acv                          93                       # DTB write access violations
system.cpu0.dtb.write_accesses                2633218                       # DTB write accesses
system.cpu0.dtb.data_hits                    14841206                       # DTB hits
system.cpu0.dtb.data_misses                     13587                       # DTB misses
system.cpu0.dtb.data_acv                          123                       # DTB access violations
system.cpu0.dtb.data_accesses                13435277                       # DTB accesses
system.cpu0.itb.fetch_hits                    8067340                       # ITB hits
system.cpu0.itb.fetch_misses                    14416                       # ITB misses
system.cpu0.itb.fetch_acv                         489                       # ITB acv
system.cpu0.itb.fetch_accesses                8081756                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                        39203271                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          10734063                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      94197301                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   13264759                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           7381310                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     24950242                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 879210                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                4396                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles      1179040                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles         8115                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                  8725187                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes               100018                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          37315493                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.524348                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.285363                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                20874928     55.94%     55.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  365160      0.98%     56.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 2948530      7.90%     64.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  935620      2.51%     67.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1562637      4.19%     71.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  438625      1.18%     72.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2189714      5.87%     78.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  455968      1.22%     79.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 7544311     20.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            37315493                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.338358                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.402792                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 9114165                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             12691383                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 13857493                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              1218377                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                434075                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved              584487                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                 5621                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              91658591                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                16347                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                434075                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 9736152                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                4396870                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles       5563290                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 14325527                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              2859579                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              89802374                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents               113221                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents               1476973                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                194640                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                463609                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           64174633                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            114530463                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        97174720                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups         17289565                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             53833915                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                10340716                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts            404777                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts         17147                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  6313224                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            12381926                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3780899                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          1426124                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          916280                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  77437579                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded             170030                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 73798301                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued            63608                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined       10201807                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined      6649662                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved        111787                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     37315493                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.977685                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.163132                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           13937294     37.35%     37.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            5764089     15.45%     52.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            4279470     11.47%     64.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            5217144     13.98%     78.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2067750      5.54%     83.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3577854      9.59%     93.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             830016      2.22%     95.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             451534      1.21%     96.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            1190342      3.19%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       37315493                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 160332     15.64%     15.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    41      0.00%     15.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                39414      3.84%     19.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                32032      3.12%     22.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     22.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               26911      2.63%     25.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               513851     50.12%     75.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     75.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     75.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     75.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     75.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     75.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     75.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     75.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     75.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     75.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     75.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     75.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     75.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     75.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     75.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     75.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     75.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     75.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     75.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     75.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     75.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                158320     15.44%     90.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                94244      9.19%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass           130703      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             50224420     68.06%     68.23% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              297226      0.40%     68.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     68.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            4443433      6.02%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp             347697      0.47%     75.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     75.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           2677085      3.63%     78.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             275695      0.37%     79.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     79.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     79.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     79.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     79.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     79.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     79.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     79.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     79.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     79.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     79.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     79.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     79.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.13% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            11951700     16.20%     95.32% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3364345      4.56%     99.88% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess             85997      0.12%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              73798301                       # Type of FU issued
system.cpu0.iq.rate                          1.882453                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                    1025145                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.013891                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         155187757                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         69964373                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     57692902                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads           30813090                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes          17852790                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses     14529643                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              58967389                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses               15725354                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads          840694                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      1748115                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses         1907                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         7916                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       566260                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads         3613                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked        69828                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                434075                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                2672807                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles               726104                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           86820664                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts           219622                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             12381926                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             3780899                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts            132074                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                 23038                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents               625107                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          7916                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        386579                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       145465                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              532044                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             72620438                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             11521728                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1177862                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                      9213055                       # number of nop insts executed
system.cpu0.iew.exec_refs                    14858862                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                11329170                       # Number of branches executed
system.cpu0.iew.exec_stores                   3337134                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.852408                       # Inst execution rate
system.cpu0.iew.wb_sent                      72349722                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     72222545                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 42567262                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 49483556                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.842258                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.860230                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts       11184870                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          58243                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           423319                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     35707925                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.117133                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.916859                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     17830359     49.93%     49.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      3782034     10.59%     60.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      4149164     11.62%     72.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1098147      3.08%     75.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1753200      4.91%     80.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       562858      1.58%     81.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       662884      1.86%     83.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       535003      1.50%     85.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      5334276     14.94%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     35707925                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            75598426                       # Number of instructions committed
system.cpu0.commit.committedOps              75598426                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      13848450                       # Number of memory references committed
system.cpu0.commit.loads                     10633811                       # Number of loads committed
system.cpu0.commit.membars                      29751                       # Number of memory barriers committed
system.cpu0.commit.branches                  10418390                       # Number of branches committed
system.cpu0.commit.fp_insts                  14199904                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 59226686                       # Number of committed integer instructions.
system.cpu0.commit.function_calls              391840                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass      8457347     11.19%     11.19% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        45366872     60.01%     71.20% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         287457      0.38%     71.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     71.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       4320189      5.71%     77.29% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp        327687      0.43%     77.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     77.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      2676755      3.54%     81.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        196407      0.26%     81.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     81.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     81.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     81.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     81.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     81.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     81.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     81.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     81.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     81.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     81.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     81.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     81.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     81.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     81.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     81.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     81.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     81.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     81.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     81.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       10663562     14.11%     95.63% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3216153      4.25%     99.89% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess        85997      0.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         75598426                       # Class of committed instruction
system.cpu0.commit.bw_lim_events              5334276                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                   117106902                       # The number of ROB reads
system.cpu0.rob.rob_writes                  175180526                       # The number of ROB writes
system.cpu0.timesIdled                          60306                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                        1887778                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                     6597916                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                   67271778                       # Number of Instructions Simulated
system.cpu0.committedOps                     67271778                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.582760                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.582760                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.715974                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.715974                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                88349629                       # number of integer regfile reads
system.cpu0.int_regfile_writes               44285830                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                 14999441                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                13528283                       # number of floating regfile writes
system.cpu0.misc_regfile_reads               21094234                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                138882                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3534                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3534                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23633                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23636                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            3                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          584                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          480                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8016                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        11076                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        43264                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        43264                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   54340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2336                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          660                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4008                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8388                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1380864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1380864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1389252                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               484000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                57000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              420000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5085000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1560000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           194280263                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             9008000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            21707347                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            79516                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.528691                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8617132                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            79516                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           108.369787                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.528691                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999079                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999079                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         17529924                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        17529924                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      8637682                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8637682                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      8637682                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8637682                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      8637682                       # number of overall hits
system.cpu0.icache.overall_hits::total        8637682                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        87505                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        87505                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        87505                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         87505                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        87505                       # number of overall misses
system.cpu0.icache.overall_misses::total        87505                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   4862469559                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4862469559                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   4862469559                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4862469559                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   4862469559                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4862469559                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      8725187                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8725187                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      8725187                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8725187                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      8725187                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8725187                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.010029                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.010029                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.010029                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.010029                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.010029                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.010029                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 55567.905365                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55567.905365                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 55567.905365                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55567.905365                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 55567.905365                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55567.905365                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          751                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               35                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    21.457143                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         7954                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7954                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         7954                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7954                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         7954                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7954                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        79551                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        79551                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        79551                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        79551                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        79551                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        79551                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   4189963922                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4189963922                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   4189963922                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4189963922                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   4189963922                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4189963922                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.009117                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.009117                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.009117                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.009117                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.009117                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.009117                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 52670.160300                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52670.160300                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 52670.160300                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52670.160300                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 52670.160300                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52670.160300                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements           195252                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1009.205449                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12882970                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           195252                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            65.981245                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1009.205449                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.985552                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.985552                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          896                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         27849478                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        27849478                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     10139191                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10139191                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      2702864                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2702864                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data        13749                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        13749                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data        13103                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        13103                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     12842055                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        12842055                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     12842055                       # number of overall hits
system.cpu0.dcache.overall_hits::total       12842055                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       459766                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       459766                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       495664                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       495664                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         1883                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1883                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          317                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          317                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       955430                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        955430                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       955430                       # number of overall misses
system.cpu0.dcache.overall_misses::total       955430                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  22588931309                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  22588931309                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  32154150890                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  32154150890                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    113710498                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    113710498                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      2575901                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2575901                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  54743082199                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  54743082199                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  54743082199                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  54743082199                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     10598957                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10598957                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      3198528                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3198528                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data        15632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        15632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data        13420                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        13420                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     13797485                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13797485                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     13797485                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13797485                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.043378                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.043378                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.154966                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.154966                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.120458                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.120458                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.023621                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.023621                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.069247                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.069247                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.069247                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.069247                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 49131.365323                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49131.365323                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 64870.861894                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64870.861894                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 60387.943707                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 60387.943707                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  8125.870662                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8125.870662                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 57296.800602                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 57296.800602                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 57296.800602                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 57296.800602                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       667767                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         3160                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            30960                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             61                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    21.568702                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    51.803279                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       107514                       # number of writebacks
system.cpu0.dcache.writebacks::total           107514                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       340694                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       340694                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data       418711                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       418711                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data          653                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          653                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data       759405                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       759405                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data       759405                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       759405                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       119072                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       119072                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        76953                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        76953                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data         1230                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1230                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          316                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          316                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       196025                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       196025                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       196025                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       196025                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   6291833792                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6291833792                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   4885252284                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4885252284                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     68063501                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     68063501                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data      1116099                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1116099                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  11177086076                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11177086076                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  11177086076                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11177086076                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    670460000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    670460000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    346658000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    346658000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   1017118000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   1017118000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.011234                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.011234                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.024059                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.024059                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.078685                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.078685                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.023547                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.023547                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.014207                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.014207                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.014207                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.014207                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 52840.582102                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 52840.582102                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 63483.584578                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 63483.584578                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 55336.179675                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 55336.179675                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  3531.958861                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3531.958861                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 57018.676577                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 57018.676577                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 57018.676577                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 57018.676577                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                 262710                       # Number of BP lookups
system.cpu1.branchPred.condPredicted           208121                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect            11594                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups              182601                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                 122413                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            67.038516                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                  20541                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               591                       # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                      255876                       # DTB read hits
system.cpu1.dtb.read_misses                      2875                       # DTB read misses
system.cpu1.dtb.read_acv                           47                       # DTB read access violations
system.cpu1.dtb.read_accesses                   75711                       # DTB read accesses
system.cpu1.dtb.write_hits                     142109                       # DTB write hits
system.cpu1.dtb.write_misses                      535                       # DTB write misses
system.cpu1.dtb.write_acv                          73                       # DTB write access violations
system.cpu1.dtb.write_accesses                  42493                       # DTB write accesses
system.cpu1.dtb.data_hits                      397985                       # DTB hits
system.cpu1.dtb.data_misses                      3410                       # DTB misses
system.cpu1.dtb.data_acv                          120                       # DTB access violations
system.cpu1.dtb.data_accesses                  118204                       # DTB accesses
system.cpu1.itb.fetch_hits                      66967                       # ITB hits
system.cpu1.itb.fetch_misses                     3338                       # ITB misses
system.cpu1.itb.fetch_acv                          24                       # ITB acv
system.cpu1.itb.fetch_accesses                  70305                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                         1796330                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles            565850                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       1449544                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     262710                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            142954                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       653370                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                  35870                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                        19                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles                1114                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles       165233                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles         3101                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                   193464                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 7739                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples           1406635                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.030505                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.330436                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 1117172     79.42%     79.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   22016      1.57%     80.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   50251      3.57%     84.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   23071      1.64%     86.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   46316      3.29%     89.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   17112      1.22%     90.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   23888      1.70%     92.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   10811      0.77%     93.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   95998      6.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             1406635                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.146248                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.806947                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  486109                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles               651530                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   231469                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                21037                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                 16490                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved               15532                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 1470                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts               1307933                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 4519                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                 16490                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  501454                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 102056                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        446041                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   236710                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               103884                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               1257468                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                  396                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                  6362                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                  6027                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                 55410                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands             859432                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              1558545                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         1557557                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups              739                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps               702164                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  157276                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             37220                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          4035                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   163927                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads              259241                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             151607                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads            38755                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           21188                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   1160235                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              36671                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  1127453                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             1673                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         193160                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       101742                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         24805                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      1406635                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.801525                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.480788                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             960968     68.32%     68.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             155053     11.02%     79.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             104017      7.39%     86.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              74272      5.28%     92.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              61262      4.36%     96.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              25052      1.78%     98.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              14989      1.07%     99.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               6868      0.49%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               4154      0.30%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        1406635                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   2008      6.55%      6.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     1      0.00%      6.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      6.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      6.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      6.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      6.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      6.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      6.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      6.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      6.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      6.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      6.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      6.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      6.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      6.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      6.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      6.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      6.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      6.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      6.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      6.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      6.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      6.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      6.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      6.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      6.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      6.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      6.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 17861     58.28%     64.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                10775     35.16%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass               12      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               687431     60.97%     60.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1203      0.11%     61.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     61.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                192      0.02%     61.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     61.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     61.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     61.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  6      0.00%     61.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     61.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     61.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     61.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     61.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     61.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     61.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     61.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     61.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     61.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     61.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     61.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     61.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     61.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     61.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     61.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     61.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     61.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     61.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     61.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     61.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              269560     23.91%     85.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             144988     12.86%     97.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess             24061      2.13%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               1127453                       # Type of FU issued
system.cpu1.iq.rate                          0.627642                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                      30645                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.027181                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           3690746                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          1389689                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      1083867                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads               3114                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes              1547                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses         1405                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               1156418                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                   1668                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads           13552                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        46008                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          105                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         1203                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores        16774                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           61                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked        19422                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                 16490                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                  43420                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                45617                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            1218854                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts             5499                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts               259241                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts              151607                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts             29667                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   840                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                44545                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          1203                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          5355                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect         9843                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts               15198                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              1114973                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts               260184                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            12481                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                        21948                       # number of nop insts executed
system.cpu1.iew.exec_refs                      403398                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  170224                       # Number of branches executed
system.cpu1.iew.exec_stores                    143214                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.620695                       # Inst execution rate
system.cpu1.iew.wb_sent                       1091662                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      1085272                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                   524039                       # num instructions producing a value
system.cpu1.iew.wb_consumers                   673702                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.604161                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.777850                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts         205469                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          11866                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts            14124                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      1370268                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.736633                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.759230                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      1015233     74.09%     74.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       158904     11.60%     85.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        71595      5.22%     90.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        27660      2.02%     92.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        21455      1.57%     94.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        12172      0.89%     95.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        10031      0.73%     96.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         8300      0.61%     96.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        44918      3.28%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      1370268                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             1009384                       # Number of instructions committed
system.cpu1.commit.committedOps               1009384                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                        348066                       # Number of memory references committed
system.cpu1.commit.loads                       213233                       # Number of loads committed
system.cpu1.commit.membars                       5574                       # Number of memory barriers committed
system.cpu1.commit.branches                    154228                       # Number of branches committed
system.cpu1.commit.fp_insts                      1346                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   974992                       # Number of committed integer instructions.
system.cpu1.commit.function_calls               14475                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass        15437      1.53%      1.53% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          614579     60.89%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           1112      0.11%     62.53% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     62.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd           179      0.02%     62.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             6      0.00%     62.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         218807     21.68%     84.22% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        135203     13.39%     97.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess        24061      2.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          1009384                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                44918                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                     2521300                       # The number of ROB reads
system.cpu1.rob.rob_writes                    2466321                       # The number of ROB writes
system.cpu1.timesIdled                          11618                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                         389695                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                    43234865                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                     993959                       # Number of Instructions Simulated
system.cpu1.committedOps                       993959                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.807248                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.807248                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.553328                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.553328                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                 1435603                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 773518                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                      698                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                     608                       # number of floating regfile writes
system.cpu1.misc_regfile_reads                 130877                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 18356                       # number of misc regfile writes
system.cpu1.icache.tags.replacements            15782                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999953                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             191021                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15782                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            12.103726                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   511.999953                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          440                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           402711                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          402711                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       175925                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         175925                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       175925                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          175925                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       175925                       # number of overall hits
system.cpu1.icache.overall_hits::total         175925                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        17539                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17539                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        17539                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17539                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        17539                       # number of overall misses
system.cpu1.icache.overall_misses::total        17539                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   1011465893                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1011465893                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   1011465893                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1011465893                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   1011465893                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1011465893                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       193464                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       193464                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       193464                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       193464                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       193464                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       193464                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.090658                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.090658                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.090658                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.090658                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.090658                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.090658                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 57669.530361                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57669.530361                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 57669.530361                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57669.530361                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 57669.530361                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57669.530361                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          401                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    50.125000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst         1756                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1756                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst         1756                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1756                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst         1756                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1756                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        15783                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15783                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        15783                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15783                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        15783                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15783                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    867794599                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    867794599                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    867794599                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    867794599                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    867794599                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    867794599                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.081581                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.081581                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.081581                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.081581                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.081581                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.081581                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 54982.867579                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54982.867579                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 54982.867579                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54982.867579                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 54982.867579                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54982.867579                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            11274                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          703.336925                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             278353                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            11274                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            24.689817                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   703.336925                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.686852                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.686852                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          908                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          786                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           82                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           735195                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          735195                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       197220                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         197220                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data        95652                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         95652                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         2727                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2727                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         2682                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2682                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       292872                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          292872                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       292872                       # number of overall hits
system.cpu1.dcache.overall_hits::total         292872                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        26211                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        26211                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        35936                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        35936                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          517                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          517                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          145                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        62147                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         62147                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        62147                       # number of overall misses
system.cpu1.dcache.overall_misses::total        62147                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   1666331367                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1666331367                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   2317190623                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2317190623                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     28478750                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     28478750                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data      1190983                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1190983                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   3983521990                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3983521990                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   3983521990                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3983521990                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       223431                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       223431                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       131588                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       131588                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         3244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         3244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         2827                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2827                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       355019                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       355019                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       355019                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       355019                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.117311                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.117311                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.273095                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.273095                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.159371                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.159371                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.051291                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.051291                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.175053                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.175053                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.175053                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.175053                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 63573.742589                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 63573.742589                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 64481.039153                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 64481.039153                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 55084.622824                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 55084.622824                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  8213.675862                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8213.675862                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 64098.379487                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 64098.379487                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 64098.379487                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 64098.379487                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        77894                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         1353                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             4400                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             20                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    17.703182                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    67.650000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         6386                       # number of writebacks
system.cpu1.dcache.writebacks::total             6386                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        18445                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        18445                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data        30633                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        30633                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data          189                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          189                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        49078                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        49078                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        49078                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        49078                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         7766                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7766                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         5303                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         5303                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          328                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          328                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          144                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          144                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        13069                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        13069                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        13069                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        13069                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    485351539                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    485351539                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    327969519                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    327969519                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     15774750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     15774750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       581017                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       581017                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    813321058                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    813321058                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    813321058                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    813321058                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data      5280000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      5280000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data     29078000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     29078000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     34358000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     34358000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.034758                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.034758                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.040300                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.040300                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.101110                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.101110                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.050937                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.050937                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.036812                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.036812                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.036812                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036812                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 62496.979011                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 62496.979011                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 61846.034132                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 61846.034132                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 48093.750000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48093.750000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  4034.840278                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4034.840278                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 62232.845512                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 62232.845512                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 62232.845512                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 62232.845512                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     117                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     15564                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    4536     40.84%     40.84% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    100      0.90%     41.74% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     46      0.41%     42.15% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      3      0.03%     42.18% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   6422     57.82%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               11107                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     4529     49.21%     49.21% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     100      1.09%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      46      0.50%     50.79% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       3      0.03%     50.83% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    4526     49.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 9204                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             42553262000     92.91%     92.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               96372000      0.21%     93.12% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               30866000      0.07%     93.19% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                3427000      0.01%     93.20% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             3114834000      6.80%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         45798761000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.998457                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.704765                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.828667                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         2      1.60%      1.60% # number of syscalls executed
system.cpu0.kern.syscall::3                        23     18.40%     20.00% # number of syscalls executed
system.cpu0.kern.syscall::4                        39     31.20%     51.20% # number of syscalls executed
system.cpu0.kern.syscall::6                         5      4.00%     55.20% # number of syscalls executed
system.cpu0.kern.syscall::17                        9      7.20%     62.40% # number of syscalls executed
system.cpu0.kern.syscall::19                        4      3.20%     65.60% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      0.80%     66.40% # number of syscalls executed
system.cpu0.kern.syscall::45                        7      5.60%     72.00% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      0.80%     72.80% # number of syscalls executed
system.cpu0.kern.syscall::54                        2      1.60%     74.40% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      0.80%     75.20% # number of syscalls executed
system.cpu0.kern.syscall::71                       15     12.00%     87.20% # number of syscalls executed
system.cpu0.kern.syscall::73                       11      8.80%     96.00% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      0.80%     96.80% # number of syscalls executed
system.cpu0.kern.syscall::256                       2      1.60%     98.40% # number of syscalls executed
system.cpu0.kern.syscall::257                       2      1.60%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   125                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    7      0.06%      0.06% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  238      2.03%      2.09% # number of callpals executed
system.cpu0.kern.callpal::tbi                      13      0.11%      2.20% # number of callpals executed
system.cpu0.kern.callpal::swpipl                10146     86.53%     88.73% # number of callpals executed
system.cpu0.kern.callpal::rdps                    345      2.94%     91.67% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     2      0.02%     91.69% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     2      0.02%     91.70% # number of callpals executed
system.cpu0.kern.callpal::rti                     812      6.92%     98.63% # number of callpals executed
system.cpu0.kern.callpal::callsys                 157      1.34%     99.97% # number of callpals executed
system.cpu0.kern.callpal::imb                       4      0.03%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 11726                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             1049                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                686                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                685                      
system.cpu0.kern.mode_good::user                  686                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.653003                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.790202                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       15351475000     32.84%     32.84% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         31399722000     67.16%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     238                       # number of times the context was actually changed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      82                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      3975                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     894     39.82%     39.82% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     46      2.05%     41.87% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      7      0.31%     42.18% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   1298     57.82%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                2245                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      891     48.74%     48.74% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      46      2.52%     51.26% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       7      0.38%     51.64% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     884     48.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1828                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             44562913000     98.96%     98.96% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               21614000      0.05%     99.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               10311000      0.02%     99.03% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              438565000      0.97%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         45033403000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.996644                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.681048                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.814254                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      7.69%      7.69% # number of syscalls executed
system.cpu1.kern.syscall::3                         1      7.69%     15.38% # number of syscalls executed
system.cpu1.kern.syscall::4                         4     30.77%     46.15% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     15.38%     61.54% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      7.69%     69.23% # number of syscalls executed
system.cpu1.kern.syscall::48                        2     15.38%     84.62% # number of syscalls executed
system.cpu1.kern.syscall::59                        2     15.38%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    13                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    3      0.12%      0.12% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  142      5.62%      5.74% # number of callpals executed
system.cpu1.kern.callpal::tbi                      14      0.55%      6.30% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 1963     77.74%     84.04% # number of callpals executed
system.cpu1.kern.callpal::rdps                    131      5.19%     89.23% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.04%     89.27% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.04%     89.31% # number of callpals executed
system.cpu1.kern.callpal::rti                     229      9.07%     98.38% # number of callpals executed
system.cpu1.kern.callpal::callsys                  38      1.50%     99.88% # number of callpals executed
system.cpu1.kern.callpal::imb                       3      0.12%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  2525                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              314                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                173                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 58                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                179                      
system.cpu1.kern.mode_good::user                  173                      
system.cpu1.kern.mode_good::idle                    6                      
system.cpu1.kern.mode_switch_good::kernel     0.570064                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.103448                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.656881                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        1244913000      2.77%      2.77% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           412339000      0.92%      3.69% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         43291821000     96.31%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     142                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.013471                       # Number of seconds simulated
sim_ticks                                 13471129000                       # Number of ticks simulated
final_tick                               2654007181000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                7267868                       # Simulator instruction rate (inst/s)
host_op_rate                                  7267866                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              248930382                       # Simulator tick rate (ticks/s)
host_mem_usage                                 469484                       # Number of bytes of host memory used
host_seconds                                    54.12                       # Real time elapsed on the host
sim_insts                                   393308118                       # Number of instructions simulated
sim_ops                                     393308118                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        2518976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        3156736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         823744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        2429632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8929152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      2518976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       823744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3342720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      3456512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       737280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4193792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           39359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           49324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           12871                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           37963                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              139518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         54008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11520                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              65528                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         186990712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         234333440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            4751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          61148847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         180358454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             662836203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    186990712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     61148847                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        248139558                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       256586660                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       54730379                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            311317040                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       256586660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        186990712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        234333440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       54735130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         61148847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        180358454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            974153243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      139519                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      65528                       # Number of write requests accepted
system.mem_ctrls.readBursts                    139519                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    65528                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                8889344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   39872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4188416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8929216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4193792                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    623                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    86                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          618                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4557                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        13                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   13471129000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                139519                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                65528                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   63821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   32842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   16758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    6445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3999                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     41                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        45223                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    289.190898                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   176.800326                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   309.683908                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        15984     35.34%     35.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11891     26.29%     61.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6223     13.76%     75.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2351      5.20%     80.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1714      3.79%     84.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          980      2.17%     86.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          728      1.61%     88.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          653      1.44%     89.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4699     10.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        45223                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3956                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.111729                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     67.105703                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          3811     96.33%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          114      2.88%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           13      0.33%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           10      0.25%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.05%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3956                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.542973                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.293019                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      5.397141                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          3901     98.61%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            13      0.33%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             4      0.10%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            17      0.43%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             2      0.05%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             1      0.03%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             1      0.03%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             1      0.03%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             2      0.05%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.03%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99            11      0.28%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            2      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3956                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3257151017                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              5861451017                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  694480000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23450.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42200.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       659.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       310.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    662.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    311.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   104702                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   54414                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.15                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      65697.76                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     5893000500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       449800000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT      7127408750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              9546261480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              9991734480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              5208773625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5451839250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            31130158800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            31596786000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            6595182000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            6464817360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        173346744480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        173346744480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        259792847820                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        264343634055                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1364515056750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1360523139000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1850135024955                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1851718694625                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           697.110375                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           697.707084                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              102439                       # Transaction distribution
system.membus.trans_dist::ReadResp             102436                       # Transaction distribution
system.membus.trans_dist::WriteReq               1652                       # Transaction distribution
system.membus.trans_dist::WriteResp              1652                       # Transaction distribution
system.membus.trans_dist::Writeback             54008                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11520                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11520                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              931                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            374                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1305                       # Transaction distribution
system.membus.trans_dist::ReadExReq             41638                       # Transaction distribution
system.membus.trans_dist::ReadExResp            41638                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        23072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        23072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        78726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        78726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        10042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port       133081                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total       143125                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        25748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        25748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port        98506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total        98632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 369303                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       737344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       737344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      2518976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      2518976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         6459                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      5233344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      5239803                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       823744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       823744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave          264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port      3809536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total      3809800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13129667                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1812                       # Total snoops (count)
system.membus.snoop_fanout::samples            207492                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                  207492    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total              207492                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6735000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           731792224                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11857447                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy          367995136                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy          471103348                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.5                       # Layer utilization (%)
system.membus.respLayer4.occupancy          120616843                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer5.occupancy          356483724                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              2.6                       # Layer utilization (%)
system.iocache.tags.replacements                11551                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11551                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               104063                       # Number of tag accesses
system.iocache.tags.data_accesses              104063                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11520                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11520                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           31                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               31                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide           13                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total           13                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           31                       # number of demand (read+write) misses
system.iocache.demand_misses::total                31                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           31                       # number of overall misses
system.iocache.overall_misses::total               31                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3355233                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3355233                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3355233                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3355233                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3355233                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3355233                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           31                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             31                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11533                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11533                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           31                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              31                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           31                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             31                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.001127                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.001127                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 108233.322581                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 108233.322581                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 108233.322581                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 108233.322581                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 108233.322581                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 108233.322581                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11520                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           31                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           31                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           31                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1742733                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1742733                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    806600609                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    806600609                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      1742733                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      1742733                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      1742733                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      1742733                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.998873                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.998873                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 56217.193548                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 56217.193548                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 70017.413976                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 70017.413976                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 56217.193548                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 56217.193548                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 56217.193548                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 56217.193548                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  89                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   737280                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         91                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu0.branchPred.lookups                1756040                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          1187082                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect            38848                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             1251593                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                 986377                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            78.809725                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                 226075                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect              1371                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                     2569378                       # DTB read hits
system.cpu0.dtb.read_misses                      4980                       # DTB read misses
system.cpu0.dtb.read_acv                            8                       # DTB read access violations
system.cpu0.dtb.read_accesses                 2162527                       # DTB read accesses
system.cpu0.dtb.write_hits                    1365130                       # DTB write hits
system.cpu0.dtb.write_misses                     1221                       # DTB write misses
system.cpu0.dtb.write_acv                          39                       # DTB write access violations
system.cpu0.dtb.write_accesses                1048225                       # DTB write accesses
system.cpu0.dtb.data_hits                     3934508                       # DTB hits
system.cpu0.dtb.data_misses                      6201                       # DTB misses
system.cpu0.dtb.data_acv                           47                       # DTB access violations
system.cpu0.dtb.data_accesses                 3210752                       # DTB accesses
system.cpu0.itb.fetch_hits                    1605518                       # ITB hits
system.cpu0.itb.fetch_misses                    10057                       # ITB misses
system.cpu0.itb.fetch_acv                         287                       # ITB acv
system.cpu0.itb.fetch_accesses                1615575                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                         9349266                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           2926415                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      15535771                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    1756040                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           1212452                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      4412646                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 105186                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                         4                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles                1591                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles       991076                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles         3938                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                  1961716                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                21972                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           8388282                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.852080                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.944304                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 5555753     66.23%     66.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  171599      2.05%     68.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  227574      2.71%     70.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  319655      3.81%     74.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  418313      4.99%     79.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  171496      2.04%     81.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  299866      3.57%     85.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  172077      2.05%     87.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1051949     12.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             8388282                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.187827                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.661710                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 2355582                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              3464210                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  2187884                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               331311                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                 49295                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved              283294                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                 3352                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              15067261                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 9684                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                 49295                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 2491059                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                1195725                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles       1408051                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  2365217                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               878935                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              14893346                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                70580                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                359795                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 30476                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                285230                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           11440717                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             20220850                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        13754409                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups          6465144                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              9688317                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                 1752402                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             74798                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          9167                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  1759963                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             2511599                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1410992                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads           337656                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          160643                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  14093488                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded              99520                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 13696666                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             6446                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined        2022294                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined      1042187                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved         63208                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      8388282                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.632833                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.028890                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            3924733     46.79%     46.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            1069761     12.75%     59.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             888825     10.60%     70.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             971369     11.58%     81.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             611875      7.29%     89.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             419893      5.01%     94.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             259330      3.09%     97.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             107765      1.28%     98.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             134731      1.61%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        8388282                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  13180      3.41%      3.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%      3.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                14272      3.70%      7.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                 1753      0.45%      7.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 3226      0.84%      8.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult              116468     30.16%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                 3067      0.79%     39.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     39.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     39.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     39.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     39.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     39.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     39.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     39.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     39.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     39.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     39.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     39.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     39.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     39.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     39.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     39.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     39.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     39.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     39.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     39.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     39.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                173398     44.91%     84.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                60747     15.73%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass             1852      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              6844410     49.97%     49.98% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               35924      0.26%     50.25% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     50.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1550931     11.32%     61.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp             110517      0.81%     62.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             177262      1.29%     63.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            899216      6.57%     70.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv              45738      0.33%     70.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.57% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             2613812     19.08%     89.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1371689     10.01%     99.67% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess             45315      0.33%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              13696666                       # Type of FU issued
system.cpu0.iq.rate                          1.464999                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                     386112                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.028190                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          26252841                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         10185625                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      8788991                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads            9921332                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes           6032934                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses      4666030                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               8986367                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                5094559                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads          353632                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads       368680                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses         1497                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         3307                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       142601                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads         3564                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked       155617                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                 49295                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                 736781                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles               281972                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           14737469                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            14130                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              2511599                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             1410992                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts             74018                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                  8055                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents               271217                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          3307                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect         19003                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect        27902                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts               46905                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             13637809                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              2575774                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            58858                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                       544461                       # number of nop insts executed
system.cpu0.iew.exec_refs                     3942486                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 1496229                       # Number of branches executed
system.cpu0.iew.exec_stores                   1366712                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.458704                       # Inst execution rate
system.cpu0.iew.wb_sent                      13473961                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     13455021                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  8374906                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 11249252                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.439153                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.744486                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts        2093981                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          36312                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts            44827                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      8098195                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.559740                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.627190                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      4818600     59.50%     59.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      1073337     13.25%     72.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       475763      5.87%     78.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       360266      4.45%     83.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       185935      2.30%     85.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       136207      1.68%     87.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        90115      1.11%     88.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       103820      1.28%     89.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       854152     10.55%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      8098195                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            12631082                       # Number of instructions committed
system.cpu0.commit.committedOps              12631082                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       3411310                       # Number of memory references committed
system.cpu0.commit.loads                      2142919                       # Number of loads committed
system.cpu0.commit.membars                      19370                       # Number of memory barriers committed
system.cpu0.commit.branches                   1341666                       # Number of branches committed
system.cpu0.commit.fp_insts                   4134437                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  9684988                       # Number of committed integer instructions.
system.cpu0.commit.function_calls              194467                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass       489393      3.87%      3.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         6144581     48.65%     52.52% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          35660      0.28%     52.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     52.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1402579     11.10%     63.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp         97457      0.77%     64.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        139748      1.11%     65.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       810730      6.42%     72.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv         33945      0.27%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.47% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        2162289     17.12%     89.59% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1269385     10.05%     99.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess        45315      0.36%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         12631082                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               854152                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                    21949334                       # The number of ROB reads
system.cpu0.rob.rob_writes                   29740648                       # The number of ROB writes
system.cpu0.timesIdled                          29798                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                         960984                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                     3446698                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                   12143541                       # Number of Instructions Simulated
system.cpu0.committedOps                     12143541                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.769896                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.769896                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.298876                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.298876                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                13372224                       # number of integer regfile reads
system.cpu0.int_regfile_writes                6907085                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                  5734630                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 3867011                       # number of floating regfile writes
system.cpu0.misc_regfile_reads                7355902                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 41297                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3462                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3462                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13159                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13172                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq           13                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          322                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          432                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8572                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        10166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        23102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        23102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   33268                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          594                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4286                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6723                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       737528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       737528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   744251                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               251000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                18000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              378000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5425000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              663000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           103772789                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.8                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8514000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11588553                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            39363                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.980347                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1939501                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            39363                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            49.272185                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.980347                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999962                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999962                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          342                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          170                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          3962800                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         3962800                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      1918596                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1918596                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      1918596                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1918596                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      1918596                       # number of overall hits
system.cpu0.icache.overall_hits::total        1918596                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        43120                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        43120                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        43120                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         43120                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        43120                       # number of overall misses
system.cpu0.icache.overall_misses::total        43120                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   2424948371                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   2424948371                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   2424948371                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   2424948371                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   2424948371                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   2424948371                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      1961716                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1961716                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      1961716                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1961716                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      1961716                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1961716                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.021981                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.021981                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.021981                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.021981                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.021981                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.021981                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 56237.207120                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56237.207120                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 56237.207120                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56237.207120                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 56237.207120                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56237.207120                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          421                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    26.312500                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         3753                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3753                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         3753                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3753                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         3753                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3753                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        39367                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        39367                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        39367                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        39367                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        39367                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        39367                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   2096245612                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   2096245612                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   2096245612                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   2096245612                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   2096245612                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   2096245612                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.020068                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.020068                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.020068                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.020068                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.020068                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.020068                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 53248.802601                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53248.802601                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 53248.802601                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53248.802601                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 53248.802601                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53248.802601                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            49471                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1012.856582                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3090115                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            49471                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            62.463160                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1012.856582                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.989118                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.989118                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          773                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          469                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          304                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.754883                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          6719570                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         6719570                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      1959297                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1959297                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      1104492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1104492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         8084                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         8084                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         7159                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7159                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      3063789                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3063789                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      3063789                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3063789                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       100174                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       100174                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       154578                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       154578                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          844                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          844                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          209                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          209                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       254752                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        254752                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       254752                       # number of overall misses
system.cpu0.dcache.overall_misses::total       254752                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   7153131320                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7153131320                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  10784675498                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  10784675498                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     48187493                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     48187493                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      1744957                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1744957                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  17937806818                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17937806818                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  17937806818                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17937806818                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      2059471                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2059471                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      1259070                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1259070                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         8928                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         8928                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         7368                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7368                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      3318541                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3318541                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      3318541                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3318541                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.048641                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.048641                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.122772                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.122772                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.094534                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.094534                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.028366                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.028366                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.076766                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.076766                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.076766                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.076766                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 71407.064907                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 71407.064907                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 69768.501973                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 69768.501973                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 57094.186019                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 57094.186019                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  8349.076555                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8349.076555                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 70412.820382                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 70412.820382                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 70412.820382                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 70412.820382                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       476465                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         2207                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            19038                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             42                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    25.027051                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    52.547619                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        32447                       # number of writebacks
system.cpu0.dcache.writebacks::total            32447                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        75618                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        75618                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data       129156                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       129156                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data          243                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          243                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data       204774                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       204774                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data       204774                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       204774                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        24556                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        24556                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        25422                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        25422                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          601                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          601                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          209                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          209                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        49978                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49978                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        49978                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49978                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   1714125554                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1714125554                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   1900984187                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1900984187                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     30442504                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     30442504                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data       823043                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       823043                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   3615109741                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3615109741                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   3615109741                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3615109741                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    681296000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    681296000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    306766000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    306766000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data    988062000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    988062000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.011923                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.011923                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.020191                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.020191                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.067316                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.067316                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.028366                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.028366                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.015060                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.015060                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.015060                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.015060                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 69804.754602                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 69804.754602                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 74777.129533                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 74777.129533                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 50653.084859                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50653.084859                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  3938.004785                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3938.004785                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 72334.021790                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 72334.021790                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 72334.021790                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 72334.021790                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                 555587                       # Number of BP lookups
system.cpu1.branchPred.condPredicted           495340                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect            14242                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups              402003                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                 329939                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            82.073766                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                  15135                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               454                       # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                      780846                       # DTB read hits
system.cpu1.dtb.read_misses                      6118                       # DTB read misses
system.cpu1.dtb.read_acv                           45                       # DTB read access violations
system.cpu1.dtb.read_accesses                  634167                       # DTB read accesses
system.cpu1.dtb.write_hits                     487034                       # DTB write hits
system.cpu1.dtb.write_misses                     1727                       # DTB write misses
system.cpu1.dtb.write_acv                          45                       # DTB write access violations
system.cpu1.dtb.write_accesses                 349150                       # DTB write accesses
system.cpu1.dtb.data_hits                     1267880                       # DTB hits
system.cpu1.dtb.data_misses                      7845                       # DTB misses
system.cpu1.dtb.data_acv                           90                       # DTB access violations
system.cpu1.dtb.data_accesses                  983317                       # DTB accesses
system.cpu1.itb.fetch_hits                     541122                       # ITB hits
system.cpu1.itb.fetch_misses                     2248                       # ITB misses
system.cpu1.itb.fetch_acv                          25                       # ITB acv
system.cpu1.itb.fetch_accesses                 543370                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                         3179919                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles            997079                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       4824152                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     555587                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            345074                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      1754856                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                  41174                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                        92                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles                1221                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles       100016                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles          774                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.CacheLines                   663011                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 8650                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples           2874625                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.678185                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.791733                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 1982593     68.97%     68.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   22007      0.77%     69.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   44935      1.56%     71.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  123191      4.29%     75.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  262055      9.12%     84.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   23355      0.81%     85.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   35270      1.23%     86.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   83665      2.91%     89.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  297554     10.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             2874625                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.174717                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.517068                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  833924                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              1209751                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   741328                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                70027                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                 19595                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved               31139                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 1016                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts               4627429                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 2936                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                 19595                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  866874                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 353558                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        501116                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   775895                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               357587                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               4556617                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                 1738                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 54901                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                  5267                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                248474                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands            3456888                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              6565903                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         4812308                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups          1752145                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps              3219716                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  237170                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             45095                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          3859                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   425988                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads              677334                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             504338                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads            57694                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           36354                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   4379512                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              31243                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  4442434                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             3281                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         262374                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       151537                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         20834                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      2874625                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.545396                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.069206                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            1469400     51.12%     51.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             366646     12.75%     63.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             201564      7.01%     70.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             337387     11.74%     82.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             150175      5.22%     87.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             176839      6.15%     94.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              86257      3.00%     97.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              32794      1.14%     98.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              53563      1.86%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        2874625                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   1751      1.26%      1.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      1.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      1.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 4828      3.47%      4.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      4.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               15563     11.19%     15.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 97106     69.84%     85.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                19788     14.23%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass             2280      0.05%      0.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              2403880     54.11%     54.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1053      0.02%     54.19% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     54.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd             383239      8.63%     62.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     62.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt               2920      0.07%     62.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            327688      7.38%     70.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               1140      0.03%     70.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.28% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              802892     18.07%     88.35% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             490688     11.05%     99.40% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess             26654      0.60%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               4442434                       # Type of FU issued
system.cpu1.iq.rate                          1.397027                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                     139036                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.031297                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           8525479                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          3119966                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      2757688                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads            3376330                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes           1554231                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses      1504887                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               2838547                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                1740643                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads            6967                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        59707                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           76                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         1090                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores        24831                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked       145617                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                 19595                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 117699                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               181941                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            4486446                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            11548                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts               677334                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts              504338                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts             25211                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                  3173                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents               176996                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          1090                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          7619                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect        10203                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts               17822                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              4415798                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts               788703                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            26635                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                        75691                       # number of nop insts executed
system.cpu1.iew.exec_refs                     1278096                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  451382                       # Number of branches executed
system.cpu1.iew.exec_stores                    489393                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.388651                       # Inst execution rate
system.cpu1.iew.wb_sent                       4273466                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      4262575                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  2195583                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  2944919                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.340467                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.745550                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts         266368                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          10409                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts            16850                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      2829531                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.487313                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.513171                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      1744148     61.64%     61.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       270325      9.55%     71.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       164935      5.83%     77.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       199515      7.05%     84.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        95501      3.38%     87.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        52920      1.87%     89.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        15279      0.54%     89.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        23885      0.84%     90.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       263023      9.30%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      2829531                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             4208397                       # Number of instructions committed
system.cpu1.commit.committedOps               4208397                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       1097134                       # Number of memory references committed
system.cpu1.commit.loads                       617627                       # Number of loads committed
system.cpu1.commit.membars                       5236                       # Number of memory barriers committed
system.cpu1.commit.branches                    429744                       # Number of branches committed
system.cpu1.commit.fp_insts                   1501775                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  3393741                       # Number of committed integer instructions.
system.cpu1.commit.function_calls               10132                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass        71804      1.71%      1.71% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         2292146     54.47%     56.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            992      0.02%     56.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     56.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd        382566      9.09%     65.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     65.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt          2914      0.07%     65.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       327680      7.79%     73.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          1140      0.03%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         622863     14.80%     87.97% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        479638     11.40%     99.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess        26654      0.63%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          4208397                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               263023                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                     7016576                       # The number of ROB reads
system.cpu1.rob.rob_writes                    8995006                       # The number of ROB writes
system.cpu1.timesIdled                           9222                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                         305294                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                    11009642                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                    4138873                       # Number of Instructions Simulated
system.cpu1.committedOps                      4138873                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.768306                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.768306                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.301566                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.301566                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                 4730998                       # number of integer regfile reads
system.cpu1.int_regfile_writes                2143503                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                  1730166                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 1173346                       # number of floating regfile writes
system.cpu1.misc_regfile_reads                2155836                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 20589                       # number of misc regfile writes
system.cpu1.icache.tags.replacements            12870                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.530851                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             628016                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            12870                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            48.796892                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   511.530851                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.999084                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999084                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          422                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1338897                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1338897                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       648668                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         648668                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       648668                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          648668                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       648668                       # number of overall hits
system.cpu1.icache.overall_hits::total         648668                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        14343                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        14343                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        14343                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         14343                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        14343                       # number of overall misses
system.cpu1.icache.overall_misses::total        14343                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    828339577                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    828339577                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    828339577                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    828339577                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    828339577                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    828339577                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       663011                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       663011                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       663011                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       663011                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       663011                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       663011                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.021633                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.021633                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.021633                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.021633                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.021633                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.021633                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 57752.184132                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57752.184132                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 57752.184132                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57752.184132                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 57752.184132                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57752.184132                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           74                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    18.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst         1466                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1466                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst         1466                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1466                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst         1466                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1466                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        12877                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        12877                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        12877                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        12877                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        12877                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        12877                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    709447157                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    709447157                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    709447157                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    709447157                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    709447157                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    709447157                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.019422                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.019422                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.019422                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.019422                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.019422                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.019422                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 55094.133494                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 55094.133494                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 55094.133494                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 55094.133494                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 55094.133494                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 55094.133494                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            37392                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          925.465674                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             940968                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            37392                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            25.164955                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   925.465674                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.903775                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.903775                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          878                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          2279809                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         2279809                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       545923                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         545923                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       381115                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        381115                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         2575                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2575                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         2552                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2552                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       927038                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          927038                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       927038                       # number of overall hits
system.cpu1.dcache.overall_hits::total         927038                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        92506                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        92506                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        95324                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        95324                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          508                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          508                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          165                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       187830                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        187830                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       187830                       # number of overall misses
system.cpu1.dcache.overall_misses::total       187830                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   6523047802                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6523047802                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   6904041189                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   6904041189                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     26827750                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     26827750                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data      1449984                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1449984                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  13427088991                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13427088991                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  13427088991                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13427088991                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       638429                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       638429                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       476439                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       476439                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         3083                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         3083                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         2717                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2717                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      1114868                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1114868                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      1114868                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1114868                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.144896                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.144896                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.200076                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200076                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.164775                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.164775                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.060729                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.060729                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.168477                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.168477                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.168477                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.168477                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 70514.861760                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 70514.861760                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 72427.103237                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72427.103237                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 52810.531496                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 52810.531496                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  8787.781818                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8787.781818                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 71485.327110                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 71485.327110                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 71485.327110                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 71485.327110                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       392246                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          505                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            16120                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    24.332878                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    42.083333                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21561                       # number of writebacks
system.cpu1.dcache.writebacks::total            21561                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        71227                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        71227                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data        78183                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        78183                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data          207                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          207                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       149410                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       149410                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       149410                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       149410                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        21279                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        21279                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        17141                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        17141                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          301                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          301                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          165                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        38420                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        38420                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        38420                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        38420                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   1473911806                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1473911806                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   1370134675                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1370134675                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     12202500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     12202500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       758016                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       758016                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   2844046481                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2844046481                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   2844046481                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2844046481                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data      1056000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      1056000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data      9088000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      9088000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     10144000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     10144000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.033330                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033330                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.035977                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.035977                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.097632                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.097632                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.060729                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.060729                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.034461                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.034461                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.034461                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.034461                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 69266.027821                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 69266.027821                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 79933.182136                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 79933.182136                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 40539.867110                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40539.867110                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  4594.036364                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4594.036364                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 74025.155674                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 74025.155674                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 74025.155674                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 74025.155674                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      62                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      9277                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    3095     42.46%     42.46% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     71      0.97%     43.44% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     14      0.19%     43.63% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      5      0.07%     43.70% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   4104     56.30%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                7289                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     3094     49.32%     49.32% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      71      1.13%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      14      0.22%     50.68% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       5      0.08%     50.76% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    3089     49.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 6273                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             10550055000     82.43%     82.43% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               64349000      0.50%     82.94% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                8706000      0.07%     83.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                6288000      0.05%     83.05% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             2168989000     16.95%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         12798387000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999677                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.752680                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.860612                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         2      3.92%      3.92% # number of syscalls executed
system.cpu0.kern.syscall::3                         2      3.92%      7.84% # number of syscalls executed
system.cpu0.kern.syscall::4                        31     60.78%     68.63% # number of syscalls executed
system.cpu0.kern.syscall::17                        4      7.84%     76.47% # number of syscalls executed
system.cpu0.kern.syscall::19                        2      3.92%     80.39% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      1.96%     82.35% # number of syscalls executed
system.cpu0.kern.syscall::71                        5      9.80%     92.16% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      1.96%     94.12% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      1.96%     96.08% # number of syscalls executed
system.cpu0.kern.syscall::256                       1      1.96%     98.04% # number of syscalls executed
system.cpu0.kern.syscall::257                       1      1.96%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    51                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    9      0.12%      0.12% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   90      1.16%      1.28% # number of callpals executed
system.cpu0.kern.callpal::tbi                       4      0.05%      1.33% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 6844     88.16%     89.49% # number of callpals executed
system.cpu0.kern.callpal::rdps                    157      2.02%     91.51% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.01%     91.52% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     2      0.03%     91.55% # number of callpals executed
system.cpu0.kern.callpal::rti                     355      4.57%     96.12% # number of callpals executed
system.cpu0.kern.callpal::callsys                 104      1.34%     97.46% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.01%     97.48% # number of callpals executed
system.cpu0.kern.callpal::rdunique                195      2.51%     99.99% # number of callpals executed
system.cpu0.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  7763                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              446                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                268                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                269                      
system.cpu0.kern.mode_good::user                  268                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.603139                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.752101                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        7550332000     60.38%     60.38% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user          4955359000     39.62%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      90                       # number of times the context was actually changed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      24                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      3600                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     646     45.21%     45.21% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     14      0.98%     46.19% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      9      0.63%     46.82% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    760     53.18%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1429                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      644     49.46%     49.46% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      14      1.08%     50.54% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       9      0.69%     51.23% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     635     48.77%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1302                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             13901691000     97.99%     97.99% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                8279000      0.06%     98.04% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                9739000      0.07%     98.11% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              267689000      1.89%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         14187398000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.996904                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.835526                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.911127                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1      5.26%      5.26% # number of syscalls executed
system.cpu1.kern.syscall::3                         1      5.26%     10.53% # number of syscalls executed
system.cpu1.kern.syscall::6                         3     15.79%     26.32% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      5.26%     31.58% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      5.26%     36.84% # number of syscalls executed
system.cpu1.kern.syscall::45                        3     15.79%     52.63% # number of syscalls executed
system.cpu1.kern.syscall::48                        2     10.53%     63.16% # number of syscalls executed
system.cpu1.kern.syscall::59                        2     10.53%     73.68% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     21.05%     94.74% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      5.26%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    19                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    5      0.29%      0.29% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  180     10.58%     10.87% # number of callpals executed
system.cpu1.kern.callpal::tbi                       9      0.53%     11.40% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 1111     65.28%     76.67% # number of callpals executed
system.cpu1.kern.callpal::rdps                     39      2.29%     78.97% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.06%     79.02% # number of callpals executed
system.cpu1.kern.callpal::rti                     295     17.33%     96.36% # number of callpals executed
system.cpu1.kern.callpal::callsys                  51      3.00%     99.35% # number of callpals executed
system.cpu1.kern.callpal::imb                       5      0.29%     99.65% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  6      0.35%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1702                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              447                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                271                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 27                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                278                      
system.cpu1.kern.mode_good::user                  271                      
system.cpu1.kern.mode_good::idle                    7                      
system.cpu1.kern.mode_switch_good::kernel     0.621924                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.259259                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.746309                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        1230827000      8.62%      8.62% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user          1881989000     13.19%     21.81% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         11158912000     78.19%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     180                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.142983                       # Number of seconds simulated
sim_ticks                                142982744000                       # Number of ticks simulated
final_tick                               2796989925000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 835813                       # Simulator instruction rate (inst/s)
host_op_rate                                   835813                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              143452806                       # Simulator tick rate (ticks/s)
host_mem_usage                                 471532                       # Number of bytes of host memory used
host_seconds                                   996.72                       # Real time elapsed on the host
sim_insts                                   833074221                       # Number of instructions simulated
sim_ops                                     833074221                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst       13729600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        3126208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        1886400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        2000896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           20743104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst     13729600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      1886400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      15616000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2536448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       520192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3056640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst          214525                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           48847                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           29475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           31264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              324111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         39632                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide         8128                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              47760                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          96022776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          21864233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          13193200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          13993968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             145074178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     96022776                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     13193200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        109215976                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        17739539                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        3638145                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             21377685                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        17739539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         96022776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         21864233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        3638145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         13193200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         13993968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            166451862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      324111                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      47760                       # Number of write requests accepted
system.mem_ctrls.readBursts                    324111                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    47760                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               20572608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  170496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3036096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                20743104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3056640                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2664                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   324                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         1002                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             34736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             31572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            27679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            23038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            33319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4536                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        12                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  142982759000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                324111                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                47760                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  249102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   50812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     30                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        92727                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    254.578882                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   169.685109                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.540897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        31368     33.83%     33.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        25807     27.83%     61.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        14801     15.96%     77.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5898      6.36%     83.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6251      6.74%     90.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1863      2.01%     92.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1328      1.43%     94.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          875      0.94%     95.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4536      4.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        92727                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2915                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     110.280961                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    229.605336                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2359     80.93%     80.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          295     10.12%     91.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           64      2.20%     93.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           40      1.37%     94.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           42      1.44%     96.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           33      1.13%     97.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           26      0.89%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           10      0.34%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           11      0.38%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           15      0.51%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            7      0.24%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            3      0.10%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            4      0.14%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.03%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            2      0.07%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2915                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2915                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.274099                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.216593                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.329571                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          2690     92.28%     92.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           203      6.96%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21             9      0.31%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23             3      0.10%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             2      0.07%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             1      0.03%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             1      0.03%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             2      0.07%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             1      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             2      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2915                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3519468244                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              9546599494                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1607235000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10948.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29698.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       143.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        21.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    145.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     21.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.57                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   239692                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   36455                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.85                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     384495.59                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    94554984750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      4774380000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     43649556250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              9829368360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             10409386680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              5363246625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5679724875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            32248281000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            32985420000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            6724969920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            6642123120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        182685431760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        182685431760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        281447853480                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        292340753550                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1431306790500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1421751615000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1949605941645                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1952494454985                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           697.038450                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           698.071174                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              296299                       # Transaction distribution
system.membus.trans_dist::ReadResp             296296                       # Transaction distribution
system.membus.trans_dist::WriteReq               1026                       # Transaction distribution
system.membus.trans_dist::WriteResp              1026                       # Transaction distribution
system.membus.trans_dist::Writeback             39632                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         8128                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         8128                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1411                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            468                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1879                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31036                       # Transaction distribution
system.membus.trans_dist::ReadExResp            31036                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        16292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        16292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port       429090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total       429090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave         2744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port       124365                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total       127113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        58961                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        58961                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          622                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port        80847                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total        81471                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 712927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       520192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       520192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port     13729600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total     13729600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         3628                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      4626496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      4630124                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port      1886400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total      1886400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave         1423                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port      3037056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total      3038479                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23804795                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3441                       # Total snoops (count)
system.membus.snoop_fanout::samples            376329                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                  376329    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total              376329                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2709999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           758449972                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8596606                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1999405845                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy          468268642                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer4.occupancy          275833383                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer5.occupancy          304027820                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.2                       # Layer utilization (%)
system.iocache.tags.replacements                 8164                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 8164                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                73788                       # Number of tag accesses
system.iocache.tags.data_accesses               73788                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide         8128                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total         8128                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           36                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               36                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide           39                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total           39                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           36                       # number of demand (read+write) misses
system.iocache.demand_misses::total                36                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           36                       # number of overall misses
system.iocache.overall_misses::total               36                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3778967                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3778967                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3778967                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3778967                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3778967                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3778967                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           36                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             36                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         8167                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         8167                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           36                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              36                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           36                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             36                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.004775                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.004775                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 104971.305556                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 104971.305556                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 104971.305556                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 104971.305556                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 104971.305556                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 104971.305556                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                       8128                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           36                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         8128                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         8128                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           36                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           36                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1906967                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1906967                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    604958850                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    604958850                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      1906967                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      1906967                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      1906967                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      1906967                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.995225                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.995225                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 52971.305556                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 52971.305556                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 74428.992372                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 74428.992372                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 52971.305556                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 52971.305556                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 52971.305556                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 52971.305556                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  60                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   520192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         67                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu0.branchPred.lookups               19712285                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         18795715                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           521526                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            14193227                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits               12281605                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.531449                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                 343873                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect              2627                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                    63880813                       # DTB read hits
system.cpu0.dtb.read_misses                      5722                       # DTB read misses
system.cpu0.dtb.read_acv                           32                       # DTB read access violations
system.cpu0.dtb.read_accesses                63330986                       # DTB read accesses
system.cpu0.dtb.write_hits                   30415275                       # DTB write hits
system.cpu0.dtb.write_misses                     1050                       # DTB write misses
system.cpu0.dtb.write_acv                          83                       # DTB write access violations
system.cpu0.dtb.write_accesses               30080786                       # DTB write accesses
system.cpu0.dtb.data_hits                    94296088                       # DTB hits
system.cpu0.dtb.data_misses                      6772                       # DTB misses
system.cpu0.dtb.data_acv                          115                       # DTB access violations
system.cpu0.dtb.data_accesses                93411772                       # DTB accesses
system.cpu0.itb.fetch_hits                   37336558                       # ITB hits
system.cpu0.itb.fetch_misses                    11212                       # ITB misses
system.cpu0.itb.fetch_acv                         882                       # ITB acv
system.cpu0.itb.fetch_accesses               37347770                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                       139757660                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          43121836                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     484890866                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   19712285                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          12625478                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     90343369                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                1115072                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                       126                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles                6552                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles       484813                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles         5750                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles           85                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                 37867139                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes               236965                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples         134520067                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             3.604599                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.708345                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                62788279     46.68%     46.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 1513771      1.13%     47.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 4996114      3.71%     51.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1212298      0.90%     52.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7199242      5.35%     57.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1567334      1.17%     58.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 3923622      2.92%     61.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  982653      0.73%     62.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                50336754     37.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           134520067                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.141046                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       3.469512                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                37939691                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             30810830                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 54414334                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles             10805384                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                549828                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved              293294                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                 7812                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             481383066                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                24786                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                549828                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                41851937                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                3833922                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles       1209610                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 61219044                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles             25855726                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             479399014                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                90875                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents              23918221                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 27039                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                111086                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          406964421                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            674315528                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       674309511                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups             5091                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            390513100                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                16451321                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             97164                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts         12036                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                 52185669                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            64177680                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           30620525                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          8355766                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3719938                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 452624871                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded             114183                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                446140484                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued           104365                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined       15173600                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined     10888584                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved         74538                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples    134520067                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        3.316535                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.184285                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           12805371      9.52%      9.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           16410693     12.20%     21.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           27571293     20.50%     42.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           21581018     16.04%     58.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           15310979     11.38%     69.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           13932834     10.36%     80.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           15013943     11.16%     91.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            6299081      4.68%     95.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            5594855      4.16%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      134520067                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                5409891     47.52%     47.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                927047      8.14%     55.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     55.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     55.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     55.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     55.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     55.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     55.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     55.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     55.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     55.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     55.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     55.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     55.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     55.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     55.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     55.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     55.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     55.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     55.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     55.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     55.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     55.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     55.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     55.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     55.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     55.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     55.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     55.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2869967     25.21%     80.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite              2176796     19.12%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass              685      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            332133989     74.45%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            19459653      4.36%     78.81% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     78.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd               1962      0.00%     78.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     78.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     78.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     78.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                302      0.00%     78.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     78.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     78.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     78.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     78.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     78.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     78.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     78.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     78.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     78.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     78.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     78.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     78.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            64052628     14.36%     93.17% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           30430349      6.82%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess             60916      0.01%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             446140484                       # Type of FU issued
system.cpu0.iq.rate                          3.192244                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                   11383701                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.025516                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads        1038271969                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        467927682                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    445108052                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads              17132                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes              8936                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses         7984                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             457514489                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                   9011                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         6945780                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      1287855                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses         1359                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation        24429                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       317446                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads        12360                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked        32543                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                549828                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                1779312                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                86842                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          475502737                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts           335413                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             64177680                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts            30620525                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts             91061                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                  3077                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                82858                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents         24429                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        355348                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       231324                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              586672                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            445381533                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             63888806                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           758951                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                     22763683                       # number of nop insts executed
system.cpu0.iew.exec_refs                    94306000                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                17723806                       # Number of branches executed
system.cpu0.iew.exec_stores                  30417194                       # Number of stores executed
system.cpu0.iew.exec_rate                    3.186813                       # Inst execution rate
system.cpu0.iew.wb_sent                     445234871                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    445116036                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                307536660                       # num instructions producing a value
system.cpu0.iew.wb_consumers                370956020                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      3.184913                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.829038                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts       15872153                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          39645                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           525139                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples    132305875                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     3.473879                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     3.095147                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     23637444     17.87%     17.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     26309959     19.89%     37.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     21722917     16.42%     54.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9579793      7.24%     61.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      6073799      4.59%     66.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4544575      3.43%     69.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3442800      2.60%     72.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2512171      1.90%     73.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     34482417     26.06%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    132305875                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts           459614576                       # Number of instructions committed
system.cpu0.commit.committedOps             459614576                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      93192904                       # Number of memory references committed
system.cpu0.commit.loads                     62889825                       # Number of loads committed
system.cpu0.commit.membars                      19282                       # Number of memory barriers committed
system.cpu0.commit.branches                  16913136                       # Number of branches committed
system.cpu0.commit.fp_insts                      7428                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                437295028                       # Number of committed integer instructions.
system.cpu0.commit.function_calls              292412                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass     22132150      4.82%      4.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       324843644     70.68%     75.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       19362250      4.21%     79.71% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     79.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd          1898      0.00%     79.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     79.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     79.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     79.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           302      0.00%     79.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     79.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     79.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     79.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     79.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     79.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     79.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     79.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     79.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     79.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     79.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     79.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     79.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     79.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     79.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     79.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     79.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     79.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     79.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     79.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       62909107     13.69%     93.39% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      30304309      6.59%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess        60916      0.01%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        459614576                       # Class of committed instruction
system.cpu0.commit.bw_lim_events             34482417                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                   573272010                       # The number of ROB reads
system.cpu0.rob.rob_writes                  953190347                       # The number of ROB writes
system.cpu0.timesIdled                         193578                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                        5237593                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                     3796685                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                  437483111                       # Number of Instructions Simulated
system.cpu0.committedOps                    437483111                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.319458                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.319458                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              3.130298                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        3.130298                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               657542448                       # number of integer regfile reads
system.cpu0.int_regfile_writes              397338639                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     4854                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    4214                       # number of floating regfile writes
system.cpu0.misc_regfile_reads                 114337                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 51778                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                  693                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 693                       # Transaction distribution
system.iobus.trans_dist::WriteReq                9115                       # Transaction distribution
system.iobus.trans_dist::WriteResp               9154                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq           39                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          834                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           84                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          800                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1584                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3366                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        16328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        16328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   19694                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3336                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          336                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          891                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5051                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       520480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       520480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   525531                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               793000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                63000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               56000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              510000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1287000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            73317423                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2340000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             8204394                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements           214528                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.989288                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           37636601                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           214528                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           175.439108                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.989288                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999979                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          327                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          185                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         75948841                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        75948841                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     37637007                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       37637007                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     37637007                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        37637007                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     37637007                       # number of overall hits
system.cpu0.icache.overall_hits::total       37637007                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       230131                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       230131                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       230131                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        230131                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       230131                       # number of overall misses
system.cpu0.icache.overall_misses::total       230131                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  11915740076                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  11915740076                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst  11915740076                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  11915740076                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst  11915740076                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  11915740076                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     37867138                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     37867138                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     37867138                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     37867138                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     37867138                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     37867138                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.006077                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006077                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.006077                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006077                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.006077                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006077                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 51778.074558                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51778.074558                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 51778.074558                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51778.074558                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 51778.074558                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51778.074558                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1042                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               41                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    25.414634                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst        15566                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        15566                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst        15566                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        15566                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst        15566                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        15566                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       214565                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       214565                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst       214565                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       214565                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst       214565                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       214565                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  10335579653                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  10335579653                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  10335579653                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  10335579653                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  10335579653                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  10335579653                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.005666                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005666                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.005666                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005666                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.005666                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005666                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 48169.923580                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 48169.923580                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 48169.923580                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 48169.923580                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 48169.923580                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 48169.923580                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            48760                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1019.025852                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           86959664                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            48760                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          1783.422149                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1019.025852                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.995142                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995142                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          766                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          462                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          301                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.748047                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        174445603                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       174445603                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     56780028                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       56780028                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     30173426                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      30173426                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         9488                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9488                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         9008                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9008                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     86953454                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        86953454                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     86953454                       # number of overall hits
system.cpu0.dcache.overall_hits::total       86953454                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       105347                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       105347                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       118943                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       118943                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         1295                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1295                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          337                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          337                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       224290                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        224290                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       224290                       # number of overall misses
system.cpu0.dcache.overall_misses::total       224290                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   5972699080                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5972699080                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   6852827131                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   6852827131                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     73683249                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     73683249                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      2743814                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2743814                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  12825526211                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12825526211                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  12825526211                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12825526211                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     56885375                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     56885375                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     30292369                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     30292369                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data        10783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        10783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         9345                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9345                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     87177744                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     87177744                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     87177744                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     87177744                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.001852                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.001852                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.003927                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.003927                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.120096                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.120096                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.036062                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.036062                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.002573                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.002573                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.002573                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.002573                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 56695.483308                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56695.483308                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 57614.379417                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 57614.379417                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 56898.261776                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 56898.261776                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  8141.881306                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8141.881306                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 57182.782161                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 57182.782161                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 57182.782161                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 57182.782161                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       162993                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         4070                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             8281                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             84                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    19.682768                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    48.452381                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        23442                       # number of writebacks
system.cpu0.dcache.writebacks::total            23442                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        73696                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        73696                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data       100544                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       100544                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data          471                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          471                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data       174240                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       174240                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data       174240                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       174240                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        31651                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        31651                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        18399                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        18399                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          824                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          824                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          337                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          337                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        50050                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        50050                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        50050                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        50050                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   1895797791                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1895797791                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   1020562423                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1020562423                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     42202001                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     42202001                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data      1024186                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1024186                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   2916360214                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2916360214                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   2916360214                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2916360214                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    107172000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    107172000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    125243000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    125243000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data    232415000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    232415000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000556                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000556                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000607                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000607                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.076417                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.076417                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.036062                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.036062                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000574                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000574                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000574                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000574                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 59896.931882                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 59896.931882                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 55468.363661                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 55468.363661                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 51216.020631                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51216.020631                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  3039.127596                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3039.127596                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 58268.935345                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 58268.935345                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 58268.935345                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 58268.935345                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                 590323                       # Number of BP lookups
system.cpu1.branchPred.condPredicted           474596                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect            24602                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups              391550                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                 272515                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            69.599029                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                  42781                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect              1206                       # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                      585099                       # DTB read hits
system.cpu1.dtb.read_misses                      6894                       # DTB read misses
system.cpu1.dtb.read_acv                           48                       # DTB read access violations
system.cpu1.dtb.read_accesses                  258028                       # DTB read accesses
system.cpu1.dtb.write_hits                     356522                       # DTB write hits
system.cpu1.dtb.write_misses                     2182                       # DTB write misses
system.cpu1.dtb.write_acv                          92                       # DTB write access violations
system.cpu1.dtb.write_accesses                 132483                       # DTB write accesses
system.cpu1.dtb.data_hits                      941621                       # DTB hits
system.cpu1.dtb.data_misses                      9076                       # DTB misses
system.cpu1.dtb.data_acv                          140                       # DTB access violations
system.cpu1.dtb.data_accesses                  390511                       # DTB accesses
system.cpu1.itb.fetch_hits                     210794                       # ITB hits
system.cpu1.itb.fetch_misses                     6933                       # ITB misses
system.cpu1.itb.fetch_acv                          50                       # ITB acv
system.cpu1.itb.fetch_accesses                 217727                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                         3786010                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           1167594                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       3367615                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     590323                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            315296                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      1586627                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                  77316                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                2893                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles       311558                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles         5259                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                   454320                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                16142                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples           3112622                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.081922                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.378124                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 2445525     78.57%     78.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   50010      1.61%     80.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  101915      3.27%     83.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   64417      2.07%     85.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  107706      3.46%     88.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   41013      1.32%     90.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   52643      1.69%     91.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   26367      0.85%     92.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  223026      7.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             3112622                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.155922                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.889489                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  975393                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              1528641                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   508048                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                64605                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                 35935                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved               33672                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 2785                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts               3039234                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 8291                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                 35935                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 1014693                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 311748                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        954182                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   531377                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               264687                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               2927600                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                 1214                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 45098                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                  9799                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                121720                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands            1995549                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              3719792                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         3712135                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups             6596                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps              1602277                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  393272                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             84116                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          7597                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   456615                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads              600389                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             377525                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           100116                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           64524                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   2708865                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              77916                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  2597566                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             3240                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         484010                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       282782                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         54136                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      3112622                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.834527                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.494746                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            2072292     66.58%     66.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             376462     12.09%     78.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             236229      7.59%     86.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             172513      5.54%     91.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             136303      4.38%     96.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              61327      1.97%     98.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              32510      1.04%     99.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              15688      0.50%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               9298      0.30%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        3112622                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   3433      5.06%      5.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      5.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      5.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      5.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      5.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      5.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      5.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      5.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      5.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      5.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      5.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      5.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      5.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      5.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      5.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      5.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      5.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      5.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      5.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      5.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      5.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      5.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      5.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      5.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      5.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      5.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      5.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      5.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 39619     58.44%     63.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                24743     36.50%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass              988      0.04%      0.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              1558592     60.00%     60.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                2578      0.10%     60.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     60.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd               2678      0.10%     60.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     60.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     60.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     60.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                494      0.02%     60.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     60.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     60.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     60.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     60.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     60.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     60.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     60.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     60.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     60.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     60.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     60.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     60.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.26% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              614556     23.66%     83.92% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             363257     13.98%     97.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess             54423      2.10%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               2597566                       # Type of FU issued
system.cpu1.iq.rate                          0.686096                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                      67795                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.026099                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           8357937                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          3262772                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      2498294                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads              20852                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes             10537                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses         9819                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               2653435                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                  10938                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads           33014                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       111441                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          203                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         2578                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores        38263                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           71                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked        37301                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                 35935                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 130053                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               147245                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            2838884                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            10373                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts               600389                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts              377525                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts             64468                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                  2814                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents               143304                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          2578                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect         11862                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect        21041                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts               32903                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              2570650                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts               594778                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            26916                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                        52103                       # number of nop insts executed
system.cpu1.iew.exec_refs                      954628                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  373924                       # Number of branches executed
system.cpu1.iew.exec_stores                    359850                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.678987                       # Inst execution rate
system.cpu1.iew.wb_sent                       2523722                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      2508113                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  1246192                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  1646267                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.662469                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.756980                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts         501857                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          23780                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts            30578                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      3026308                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.767260                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.768200                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      2197573     72.62%     72.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       381348     12.60%     85.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       151162      4.99%     90.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        67086      2.22%     92.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        57598      1.90%     94.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        30920      1.02%     95.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        26595      0.88%     96.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        19735      0.65%     96.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        94291      3.12%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      3026308                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             2321965                       # Number of instructions committed
system.cpu1.commit.committedOps               2321965                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                        828210                       # Number of memory references committed
system.cpu1.commit.loads                       488948                       # Number of loads committed
system.cpu1.commit.membars                      11286                       # Number of memory barriers committed
system.cpu1.commit.branches                    333866                       # Number of branches committed
system.cpu1.commit.fp_insts                      9397                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  2238996                       # Number of committed integer instructions.
system.cpu1.commit.function_calls               30145                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass        39961      1.72%      1.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         1382115     59.52%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           2363      0.10%     61.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     61.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd          2661      0.11%     61.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     61.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     61.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     61.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv           494      0.02%     61.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     61.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     61.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     61.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     61.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     61.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     61.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     61.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     61.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     61.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     61.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     61.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     61.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.48% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         500234     21.54%     83.03% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        339714     14.63%     97.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess        54423      2.34%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          2321965                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                94291                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                     5710590                       # The number of ROB reads
system.cpu1.rob.rob_writes                    5734549                       # The number of ROB writes
system.cpu1.timesIdled                          21227                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                         673388                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                   139196734                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                    2282992                       # Number of Instructions Simulated
system.cpu1.committedOps                      2282992                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.658354                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.658354                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.603007                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.603007                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                 3380849                       # number of integer regfile reads
system.cpu1.int_regfile_writes                1773225                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                     6336                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                    5773                       # number of floating regfile writes
system.cpu1.misc_regfile_reads                  98776                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 39932                       # number of misc regfile writes
system.cpu1.icache.tags.replacements            29465                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.995904                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             421964                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            29465                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            14.320855                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   511.995904                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.999992                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          381                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           938126                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          938126                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       421275                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         421275                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       421275                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          421275                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       421275                       # number of overall hits
system.cpu1.icache.overall_hits::total         421275                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        33045                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        33045                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        33045                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         33045                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        33045                       # number of overall misses
system.cpu1.icache.overall_misses::total        33045                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   1846433869                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1846433869                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   1846433869                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1846433869                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   1846433869                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1846433869                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       454320                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       454320                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       454320                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       454320                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       454320                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       454320                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.072735                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.072735                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.072735                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.072735                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.072735                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.072735                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 55876.346467                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55876.346467                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 55876.346467                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55876.346467                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 55876.346467                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55876.346467                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          871                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    39.590909                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst         3559                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3559                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst         3559                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3559                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst         3559                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3559                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        29486                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        29486                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        29486                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        29486                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        29486                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        29486                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   1571063617                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1571063617                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   1571063617                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1571063617                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   1571063617                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1571063617                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.064901                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.064901                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.064901                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.064901                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.064901                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.064901                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 53281.680018                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53281.680018                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 53281.680018                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53281.680018                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 53281.680018                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53281.680018                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            30863                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          778.865010                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             711445                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            30863                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.051712                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   778.865010                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.760610                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.760610                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          896                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1756821                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1756821                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       459412                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         459412                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       231806                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        231806                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         5250                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         5250                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         5364                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         5364                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       691218                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          691218                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       691218                       # number of overall hits
system.cpu1.dcache.overall_hits::total         691218                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        58085                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        58085                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       101129                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       101129                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          869                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          869                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          131                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          131                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       159214                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        159214                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       159214                       # number of overall misses
system.cpu1.dcache.overall_misses::total       159214                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   3388873383                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3388873383                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   6563748462                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   6563748462                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     50708999                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     50708999                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data      1088987                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1088987                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   9952621845                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9952621845                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   9952621845                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9952621845                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       517497                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       517497                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       332935                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       332935                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         6119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         6119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         5495                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         5495                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       850432                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       850432                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       850432                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       850432                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.112242                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.112242                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.303750                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.303750                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.142017                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.142017                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.023840                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.023840                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.187215                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.187215                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.187215                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.187215                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 58343.348248                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 58343.348248                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 64904.710439                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 64904.710439                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 58353.278481                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 58353.278481                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  8312.877863                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8312.877863                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 62510.971680                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 62510.971680                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 62510.971680                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 62510.971680                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       183600                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           61                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            10593                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    17.332201                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    30.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        16190                       # number of writebacks
system.cpu1.dcache.writebacks::total            16190                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        39436                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        39436                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data        87155                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        87155                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data          368                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          368                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       126591                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       126591                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       126591                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       126591                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        18649                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        18649                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        13974                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        13974                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          501                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          501                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          131                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          131                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        32623                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        32623                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        32623                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        32623                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   1082906283                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1082906283                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    898481095                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    898481095                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     25380750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     25380750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       539013                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       539013                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   1981387378                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1981387378                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   1981387378                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1981387378                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data      4752000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      4752000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data     47360000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     47360000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     52112000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     52112000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.036037                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036037                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.041972                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.041972                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.081876                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.081876                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.023840                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.023840                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.038361                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.038361                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.038361                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.038361                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 58067.793608                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 58067.793608                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 64296.629097                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64296.629097                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 50660.179641                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50660.179641                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  4114.603053                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4114.603053                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 60735.903442                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 60735.903442                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 60735.903442                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 60735.903442                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      89                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     11321                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    2554     33.88%     33.88% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     41      0.54%     34.42% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    147      1.95%     36.37% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      3      0.04%     36.41% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   4794     63.59%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                7539                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2549     48.22%     48.22% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      41      0.78%     49.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     147      2.78%     51.78% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       3      0.06%     51.84% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2546     48.16%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 5286                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            141123833000     98.31%     98.31% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               40739000      0.03%     98.34% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              106202000      0.07%     98.41% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                3895000      0.00%     98.41% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             2279676000      1.59%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        143554345000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.998042                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.531081                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.701154                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         2      0.99%      0.99% # number of syscalls executed
system.cpu0.kern.syscall::3                        85     41.87%     42.86% # number of syscalls executed
system.cpu0.kern.syscall::4                        85     41.87%     84.73% # number of syscalls executed
system.cpu0.kern.syscall::6                         5      2.46%     87.19% # number of syscalls executed
system.cpu0.kern.syscall::17                        3      1.48%     88.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        2      0.99%     89.66% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      0.49%     90.15% # number of syscalls executed
system.cpu0.kern.syscall::45                        5      2.46%     92.61% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      0.49%     93.10% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      0.49%     93.60% # number of syscalls executed
system.cpu0.kern.syscall::71                        7      3.45%     97.04% # number of syscalls executed
system.cpu0.kern.syscall::73                        4      1.97%     99.01% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      0.49%     99.51% # number of syscalls executed
system.cpu0.kern.syscall::90                        1      0.49%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   203                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    5      0.06%      0.06% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  193      2.30%      2.36% # number of callpals executed
system.cpu0.kern.callpal::tbi                      10      0.12%      2.48% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 6734     80.18%     82.65% # number of callpals executed
system.cpu0.kern.callpal::rdps                    572      6.81%     89.46% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.01%     89.47% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     2      0.02%     89.50% # number of callpals executed
system.cpu0.kern.callpal::rti                     614      7.31%     96.81% # number of callpals executed
system.cpu0.kern.callpal::callsys                 234      2.79%     99.60% # number of callpals executed
system.cpu0.kern.callpal::imb                      34      0.40%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  8399                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              807                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                557                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                557                      
system.cpu0.kern.mode_good::user                  557                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.690211                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.816716                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        9519211000      6.66%      6.66% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        133462981000     93.34%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     193                       # number of times the context was actually changed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     175                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      8699                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1730     37.37%     37.37% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    147      3.17%     40.54% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      5      0.11%     40.65% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   2748     59.35%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                4630                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1725     47.96%     47.96% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     147      4.09%     52.04% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       5      0.14%     52.18% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1720     47.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 3597                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            142246794000     99.49%     99.49% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               66845000      0.05%     99.53% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                6282000      0.00%     99.54% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              662930000      0.46%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        142982851000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.997110                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.625910                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.776890                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      2.22%      2.22% # number of syscalls executed
system.cpu1.kern.syscall::3                         4      8.89%     11.11% # number of syscalls executed
system.cpu1.kern.syscall::4                         4      8.89%     20.00% # number of syscalls executed
system.cpu1.kern.syscall::6                         5     11.11%     31.11% # number of syscalls executed
system.cpu1.kern.syscall::17                        4      8.89%     40.00% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      2.22%     42.22% # number of syscalls executed
system.cpu1.kern.syscall::33                        2      4.44%     46.67% # number of syscalls executed
system.cpu1.kern.syscall::45                        8     17.78%     64.44% # number of syscalls executed
system.cpu1.kern.syscall::48                        2      4.44%     68.89% # number of syscalls executed
system.cpu1.kern.syscall::59                        2      4.44%     73.33% # number of syscalls executed
system.cpu1.kern.syscall::71                        9     20.00%     93.33% # number of syscalls executed
system.cpu1.kern.syscall::74                        2      4.44%     97.78% # number of syscalls executed
system.cpu1.kern.syscall::90                        1      2.22%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    45                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    3      0.06%      0.06% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  281      5.37%      5.43% # number of callpals executed
system.cpu1.kern.callpal::tbi                      14      0.27%      5.70% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 3921     74.97%     80.67% # number of callpals executed
system.cpu1.kern.callpal::rdps                    336      6.42%     87.09% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     2      0.04%     87.13% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.02%     87.15% # number of callpals executed
system.cpu1.kern.callpal::rti                     557     10.65%     97.80% # number of callpals executed
system.cpu1.kern.callpal::callsys                  93      1.78%     99.58% # number of callpals executed
system.cpu1.kern.callpal::imb                      22      0.42%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  5230                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              686                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                402                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                152                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                406                      
system.cpu1.kern.mode_good::user                  402                      
system.cpu1.kern.mode_good::idle                    4                      
system.cpu1.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.026316                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.654839                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        2189143000      1.53%      1.53% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user          1211029000      0.85%      2.38% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        139582679000     97.62%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     281                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.037224                       # Number of seconds simulated
sim_ticks                                 37224152000                       # Number of ticks simulated
final_tick                               2834214077000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2490367                       # Simulator instruction rate (inst/s)
host_op_rate                                  2490367                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               98331250                       # Simulator tick rate (ticks/s)
host_mem_usage                                 471532                       # Number of bytes of host memory used
host_seconds                                   378.56                       # Real time elapsed on the host
sim_insts                                   942750206                       # Number of instructions simulated
sim_ops                                     942750206                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        1701568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        7106112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        1914944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        6261440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16984128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      1701568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      1914944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3616512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      7384768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       704512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8089280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           26587                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          111033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           29921                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           97835                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              265377                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        115387                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             126395                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          45711397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         190900574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          51443590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         168209070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             456266351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     45711397                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     51443590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         97154987                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       198386467                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       18926207                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            217312674                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       198386467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         45711397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        190900574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       18927926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         51443590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        168209070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            673579025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      265377                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     126395                       # Number of write requests accepted
system.mem_ctrls.readBursts                    265377                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   126395                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               16861376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  122752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8073024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16984128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8089280                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1918                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   253                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         9416                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             19068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             20410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8691                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        22                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   37224150000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                265377                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               126395                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  182399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   17780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     60                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       117343                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    212.495402                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   141.245247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.767181                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        48046     40.94%     40.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        38281     32.62%     73.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11183      9.53%     83.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5794      4.94%     88.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4144      3.53%     91.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3390      2.89%     94.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1803      1.54%     95.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          733      0.62%     96.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3969      3.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       117343                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7487                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.187391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    127.951419                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          7479     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            5      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7487                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7487                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.848003                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.679210                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.186684                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          5586     74.61%     74.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          1802     24.07%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            53      0.71%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23             5      0.07%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             1      0.01%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            14      0.19%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             3      0.04%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.01%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.01%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.01%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.01%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.01%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.01%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.01%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-89             1      0.01%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-93             2      0.03%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             9      0.12%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::98-99             1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-105            1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-109            1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::118-119            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7487                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3843196509                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              8783052759                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1317295000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14587.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33337.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       452.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       216.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    456.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    217.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.56                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   192569                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   79690                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.17                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      95014.83                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     6542680000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1243060000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     29440305750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0             10235763720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             10890255600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              5584990125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5942103750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            33205036800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            34083956400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            7108916400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            7075777680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        185116857120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        185116857120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        300412587105                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        311375282535                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1437006686250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1427390286750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1978670837520                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1981874519835                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           698.138196                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           699.268557                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              275727                       # Transaction distribution
system.membus.trans_dist::ReadResp             275725                       # Transaction distribution
system.membus.trans_dist::WriteReq               1741                       # Transaction distribution
system.membus.trans_dist::WriteResp              1741                       # Transaction distribution
system.membus.trans_dist::Writeback            115387                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11008                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11008                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            28524                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1043                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           29567                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29423                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29423                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        22045                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        22045                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        53231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        53231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave         9816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port       317118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total       326936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        59878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        59878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          636                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port       291154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total       291792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 753882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       704576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       704576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      1701568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      1701568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         6597                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port     10904832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total     10911429                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port      1914944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total      1914944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave         1001                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port      9847488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total      9848489                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25081006                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            56437                       # Total snoops (count)
system.membus.snoop_fanout::samples            457649                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                  457649    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total              457649                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6968998                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1469614995                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11320949                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          249522150                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1226577019                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.3                       # Layer utilization (%)
system.membus.respLayer4.occupancy          280124883                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer5.occupancy         1087637258                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              2.9                       # Layer utilization (%)
system.iocache.tags.replacements                11036                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11036                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                99532                       # Number of tag accesses
system.iocache.tags.data_accesses               99532                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11008                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11008                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           28                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               28                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide           26                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total           26                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           28                       # number of demand (read+write) misses
system.iocache.demand_misses::total                28                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           28                       # number of overall misses
system.iocache.overall_misses::total               28                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      2935984                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      2935984                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      2935984                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      2935984                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      2935984                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      2935984                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           28                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             28                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11034                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11034                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           28                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              28                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           28                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             28                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.002356                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.002356                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 104856.571429                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 104856.571429                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 104856.571429                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 104856.571429                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 104856.571429                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 104856.571429                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11008                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           28                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           28                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           28                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1479984                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1479984                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    786445168                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    786445168                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      1479984                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      1479984                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      1479984                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      1479984                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.997644                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.997644                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 52856.571429                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 52856.571429                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 71443.056686                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 71443.056686                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 52856.571429                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 52856.571429                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 52856.571429                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 52856.571429                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  85                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   704512                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu0.branchPred.lookups                7742937                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          7048594                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           301757                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             6936881                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                6391099                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            92.132170                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                 333450                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect              1178                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                    12527234                       # DTB read hits
system.cpu0.dtb.read_misses                     13876                       # DTB read misses
system.cpu0.dtb.read_acv                           24                       # DTB read access violations
system.cpu0.dtb.read_accesses                12191329                       # DTB read accesses
system.cpu0.dtb.write_hits                    5715060                       # DTB write hits
system.cpu0.dtb.write_misses                      642                       # DTB write misses
system.cpu0.dtb.write_acv                          43                       # DTB write access violations
system.cpu0.dtb.write_accesses                5438740                       # DTB write accesses
system.cpu0.dtb.data_hits                    18242294                       # DTB hits
system.cpu0.dtb.data_misses                     14518                       # DTB misses
system.cpu0.dtb.data_acv                           67                       # DTB access violations
system.cpu0.dtb.data_accesses                17630069                       # DTB accesses
system.cpu0.itb.fetch_hits                   11728902                       # ITB hits
system.cpu0.itb.fetch_misses                     9220                       # ITB misses
system.cpu0.itb.fetch_acv                         212                       # ITB acv
system.cpu0.itb.fetch_accesses               11738122                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                        34001566                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          12777301                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      69725444                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    7742937                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           6724549                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     19419572                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 646868                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                       551                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles                4505                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles       830789                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles         1912                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                 12041499                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                55762                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.ItlbSquashes                      3                       # Number of outstanding ITLB misses that were squashed
system.cpu0.fetch.rateDist::samples          33358084                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.090211                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.698712                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                19479875     58.40%     58.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  322884      0.97%     59.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  670956      2.01%     61.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  588589      1.76%     63.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5174236     15.51%     78.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  432772      1.30%     79.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 4919151     14.75%     94.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  237797      0.71%     95.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1531824      4.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            33358084                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.227723                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.050654                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 9306924                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             12012541                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  9531476                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              2185848                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                321295                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved              316801                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                 2185                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              67316006                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 6234                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                321295                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                10240495                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                2108719                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles       1911674                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 10700884                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              8075017                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              65827013                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents               136862                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                261649                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents               7035901                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                108464                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           51573746                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             90618041                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        64249566                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups         26365083                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             46660281                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                 4913465                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts            134696                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          7546                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                 12069083                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            13098774                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6034578                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          5309206                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4982162                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  62814716                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded             126706                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 61218709                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             4244                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined        4311455                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined      3083802                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved         94564                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     33358084                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.835199                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.620602                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            8814714     26.42%     26.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            7133338     21.38%     47.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            6526395     19.56%     67.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            5629648     16.88%     84.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3396337     10.18%     94.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1079261      3.24%     97.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             445013      1.33%     99.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             175118      0.52%     99.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             158260      0.47%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       33358084                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  12113      5.92%      5.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      5.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    3      0.00%      5.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      5.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult              135682     66.31%     72.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                 1641      0.80%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     73.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 28132     13.75%     86.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                27043     13.22%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass             5695      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             32719470     53.45%     53.46% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              277363      0.45%     53.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     53.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            4977156      8.13%     62.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 50      0.00%     62.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              98770      0.16%     62.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           4570848      7.47%     69.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             115408      0.19%     69.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 1      0.00%     69.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     69.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     69.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     69.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     69.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     69.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     69.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     69.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     69.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     69.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     69.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     69.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     69.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     69.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     69.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     69.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     69.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     69.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     69.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     69.86% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12647851     20.66%     90.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            5719194      9.34%     99.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess             86903      0.14%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              61218709                       # Type of FU issued
system.cpu0.iq.rate                          1.800467                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                     204614                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003342                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         106921109                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         39566336                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     36385245                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads           49083251                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes          27689942                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses     23998446                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              36807060                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses               24610568                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads          638080                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      1124732                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          113                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         3476                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       335747                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads         3565                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked        18985                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                321295                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                 856889                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles              1107254                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           63893743                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            37631                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             13098774                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             6034578                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts            104303                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                  5462                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents              1101439                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          3476                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        395364                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect        23523                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              418887                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             60783691                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             12543210                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           435018                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                       952321                       # number of nop insts executed
system.cpu0.iew.exec_refs                    18259446                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 6717573                       # Number of branches executed
system.cpu0.iew.exec_stores                   5716236                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.787673                       # Inst execution rate
system.cpu0.iew.wb_sent                      60508317                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     60383691                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 32838954                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 35797190                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.775909                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.917361                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts        4308184                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          32142                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           312644                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     32655323                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.823502                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.573503                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     17814043     54.55%     54.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      4409471     13.50%     68.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       283923      0.87%     68.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       275132      0.84%     69.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      3355454     10.28%     80.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3857707     11.81%     91.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        66916      0.20%     92.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       108929      0.33%     92.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2483748      7.61%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     32655323                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            59547047                       # Number of instructions committed
system.cpu0.commit.committedOps              59547047                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      17672873                       # Number of memory references committed
system.cpu0.commit.loads                     11974042                       # Number of loads committed
system.cpu0.commit.membars                      17148                       # Number of memory barriers committed
system.cpu0.commit.branches                   6514139                       # Number of branches committed
system.cpu0.commit.fp_insts                  23846546                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 48981940                       # Number of committed integer instructions.
system.cpu0.commit.function_calls              322390                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass       938459      1.58%      1.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        30882882     51.86%     53.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         275363      0.46%     53.90% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     53.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       4975322      8.36%     62.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            36      0.00%     62.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         98633      0.17%     62.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      4483478      7.53%     69.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        115228      0.19%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            1      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       11991190     20.14%     90.28% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5699552      9.57%     99.85% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess        86903      0.15%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         59547047                       # Class of committed instruction
system.cpu0.commit.bw_lim_events              2483748                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                    93953935                       # The number of ROB reads
system.cpu0.rob.rob_writes                  128413436                       # The number of ROB writes
system.cpu0.timesIdled                          19874                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                         643482                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                     3107883                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                   58614283                       # Number of Instructions Simulated
system.cpu0.committedOps                     58614283                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.580090                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.580090                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.723870                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.723870                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                60890539                       # number of integer regfile reads
system.cpu0.int_regfile_writes               28923309                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                 23787388                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                19394788                       # number of floating regfile writes
system.cpu0.misc_regfile_reads               34163377                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 57839                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3513                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3513                       # Transaction distribution
system.iobus.trans_dist::WriteReq               12723                       # Transaction distribution
system.iobus.trans_dist::WriteResp              12749                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq           26                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          550                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          344                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8762                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          768                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        10452                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   32524                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          473                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4381                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7598                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   712334                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               491000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                21000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              301000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5530000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              624000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            99172101                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8711000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11074051                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            26590                       # number of replacements
system.cpu0.icache.tags.tagsinuse          509.021926                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12012947                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            26590                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           451.784393                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   509.021926                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.994183                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.994183                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          189                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         24109642                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        24109642                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     12012431                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12012431                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     12012431                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12012431                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     12012431                       # number of overall hits
system.cpu0.icache.overall_hits::total       12012431                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        29068                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        29068                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        29068                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         29068                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        29068                       # number of overall misses
system.cpu0.icache.overall_misses::total        29068                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   1674899385                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1674899385                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   1674899385                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1674899385                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   1674899385                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1674899385                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     12041499                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12041499                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     12041499                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12041499                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     12041499                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12041499                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.002414                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002414                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.002414                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002414                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.002414                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002414                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 57620.042143                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57620.042143                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 57620.042143                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57620.042143                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 57620.042143                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57620.042143                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          280                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           28                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         2424                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2424                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         2424                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2424                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         2424                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2424                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        26644                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        26644                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        26644                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        26644                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        26644                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        26644                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   1454082850                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1454082850                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   1454082850                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1454082850                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   1454082850                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1454082850                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.002213                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002213                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.002213                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002213                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.002213                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002213                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 54574.495196                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54574.495196                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 54574.495196                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54574.495196                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 54574.495196                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54574.495196                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements           113097                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          967.681973                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17228406                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           113097                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           152.333006                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   967.681973                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.945002                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.945002                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          769                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          220                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          549                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.750977                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         35265182                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        35265182                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     11635858                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11635858                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      5546134                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5546134                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         6336                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         6336                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         5190                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5190                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     17181992                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17181992                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     17181992                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17181992                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       227619                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       227619                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       144941                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       144941                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          953                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          953                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          592                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          592                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       372560                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        372560                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       372560                       # number of overall misses
system.cpu0.dcache.overall_misses::total       372560                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  10263002454                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10263002454                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   8697919287                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   8697919287                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     42380749                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     42380749                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      4828891                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      4828891                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  18960921741                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18960921741                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  18960921741                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18960921741                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     11863477                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11863477                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      5691075                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5691075                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         7289                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7289                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         5782                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5782                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     17554552                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17554552                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     17554552                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17554552                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.019187                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.019187                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.025468                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.025468                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.130745                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.130745                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.102387                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.102387                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.021223                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021223                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.021223                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021223                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 45088.513938                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45088.513938                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 60010.068145                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 60010.068145                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 44470.880378                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 44470.880378                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  8156.910473                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8156.910473                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 50893.605704                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50893.605704                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 50893.605704                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50893.605704                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       206039                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         3985                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             8685                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             80                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    23.723546                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    49.812500                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        59356                       # number of writebacks
system.cpu0.dcache.writebacks::total            59356                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       115272                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       115272                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data       115549                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       115549                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data          214                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          214                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data       230821                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       230821                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data       230821                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       230821                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       112347                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       112347                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        29392                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        29392                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          739                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          739                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          591                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          591                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       141739                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       141739                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       141739                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       141739                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   5093675676                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5093675676                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   1225289512                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1225289512                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     26189000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     26189000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data      2247109                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2247109                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   6318965188                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6318965188                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   6318965188                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6318965188                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    687026000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    687026000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    292996000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    292996000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data    980022000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    980022000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.009470                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009470                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.005165                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.005165                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.101386                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.101386                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.102214                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.102214                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.008074                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.008074                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.008074                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.008074                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 45338.777858                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 45338.777858                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 41687.857648                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41687.857648                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 35438.430311                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35438.430311                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  3802.214890                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3802.214890                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 44581.697260                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 44581.697260                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 44581.697260                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 44581.697260                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                6668991                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          6560461                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           302489                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             5969204                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                5834120                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.736985                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                  40296                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               974                       # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                    10774680                       # DTB read hits
system.cpu1.dtb.read_misses                     14880                       # DTB read misses
system.cpu1.dtb.read_acv                           33                       # DTB read access violations
system.cpu1.dtb.read_accesses                10487305                       # DTB read accesses
system.cpu1.dtb.write_hits                    4809657                       # DTB write hits
system.cpu1.dtb.write_misses                     1507                       # DTB write misses
system.cpu1.dtb.write_acv                          69                       # DTB write access violations
system.cpu1.dtb.write_accesses                4602262                       # DTB write accesses
system.cpu1.dtb.data_hits                    15584337                       # DTB hits
system.cpu1.dtb.data_misses                     16387                       # DTB misses
system.cpu1.dtb.data_acv                          102                       # DTB access violations
system.cpu1.dtb.data_accesses                15089567                       # DTB accesses
system.cpu1.itb.fetch_hits                   10470631                       # ITB hits
system.cpu1.itb.fetch_misses                     5191                       # ITB misses
system.cpu1.itb.fetch_acv                          73                       # ITB acv
system.cpu1.itb.fetch_accesses               10475822                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                        29847877                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          11460872                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      61232844                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    6668991                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           5874416                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     17027301                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 642324                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                3574                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles       298240                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles         3987                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.CacheLines                 10684973                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                57862                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          29115136                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.103128                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.652240                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                16925531     58.13%     58.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  135019      0.46%     58.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  497015      1.71%     60.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  203280      0.70%     61.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5061288     17.38%     78.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  426786      1.47%     79.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 4884772     16.78%     96.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   45319      0.16%     96.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  936126      3.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            29115136                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.223433                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.051497                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 8180843                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             10391192                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  8220987                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              2003565                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                318549                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved               35171                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 2702                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              58914206                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 7999                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                318549                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 9066458                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                1618327                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles       1344618                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  9255688                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              7511496                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              57461787                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents               148840                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                220262                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents               6546560                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                 99483                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           45655877                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             80388050                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        54702967                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups         25681460                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps             40732965                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                 4922912                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts            124247                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          7158                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                 11157914                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            11338023                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5126674                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          4873981                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         4688831                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  55257584                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              96184                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 53658950                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             3471                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        4271539                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined      3083602                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         75495                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     29115136                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.842992                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.634751                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            7506817     25.78%     25.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            6490320     22.29%     48.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5857983     20.12%     68.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4565662     15.68%     83.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2965566     10.19%     94.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             960177      3.30%     97.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             444089      1.53%     98.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             168181      0.58%     99.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             156341      0.54%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       29115136                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   5775      2.98%      2.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     1      0.00%      2.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      2.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      2.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      2.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      2.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult              130998     67.64%     70.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                 1703      0.88%     71.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     71.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     71.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     71.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     71.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     71.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     71.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     71.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     71.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     71.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     71.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     71.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     71.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     71.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     71.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     71.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     71.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     71.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     71.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     71.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     71.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 32088     16.57%     88.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                23107     11.93%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass             6130      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             28483794     53.08%     53.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                5616      0.01%     53.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     53.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            4786250      8.92%     62.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     62.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt               8628      0.02%     62.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           4558628      8.50%     70.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv              25546      0.05%     70.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.58% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10888627     20.29%     90.88% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4814974      8.97%     99.85% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess             80757      0.15%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              53658950                       # Type of FU issued
system.cpu1.iq.rate                          1.797748                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                     193672                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003609                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          89106737                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         32726934                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     29598790                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads           47523443                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes          26900689                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses     23221785                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              30017916                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses               23828576                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads           29429                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      1117764                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          171                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         2424                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       332256                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           88                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked        26383                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                318549                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 457420                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles              1010754                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           55501740                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            35134                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             11338023                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             5126674                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts             84397                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                  2701                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents              1008331                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          2424                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        394055                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect        22832                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              416887                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             53225766                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts             10791859                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           433185                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                       147972                       # number of nop insts executed
system.cpu1.iew.exec_refs                    15603863                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 5711182                       # Number of branches executed
system.cpu1.iew.exec_stores                   4812004                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.783235                       # Inst execution rate
system.cpu1.iew.wb_sent                      52943630                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     52820575                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 28204902                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 30433523                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.769659                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.926771                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts        4271655                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          20689                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           310451                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     28416579                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.801558                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.487591                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     15172412     53.39%     53.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4089626     14.39%     67.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       200497      0.71%     68.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       104745      0.37%     68.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      3332863     11.73%     80.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      3644742     12.83%     93.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        49413      0.17%     93.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        40634      0.14%     93.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1781647      6.27%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     28416579                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            51194109                       # Number of instructions committed
system.cpu1.commit.committedOps              51194109                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      15014677                       # Number of memory references committed
system.cpu1.commit.loads                     10220259                       # Number of loads committed
system.cpu1.commit.membars                       9582                       # Number of memory barriers committed
system.cpu1.commit.branches                   5508529                       # Number of branches committed
system.cpu1.commit.fp_insts                  23071457                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 41733941                       # Number of committed integer instructions.
system.cpu1.commit.function_calls               29006                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass       138537      0.27%      0.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        26654080     52.06%     52.34% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           5414      0.01%     52.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     52.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       4784551      9.35%     61.69% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     61.69% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt          8581      0.02%     61.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      4471872      8.74%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv         25528      0.05%     70.49% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10229841     19.98%     90.48% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4794948      9.37%     99.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess        80757      0.16%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         51194109                       # Class of committed instruction
system.cpu1.commit.bw_lim_events              1781647                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                    82019730                       # The number of ROB reads
system.cpu1.rob.rob_writes                  111630449                       # The number of ROB writes
system.cpu1.timesIdled                          22075                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                         732741                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                     7376275                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   51061702                       # Number of Instructions Simulated
system.cpu1.committedOps                     51061702                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.584545                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.584545                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.710731                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.710731                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                51323556                       # number of integer regfile reads
system.cpu1.int_regfile_writes               23571121                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                 23098829                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                18808658                       # number of floating regfile writes
system.cpu1.misc_regfile_reads               33173006                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 51616                       # number of misc regfile writes
system.cpu1.icache.tags.replacements            29924                       # number of replacements
system.cpu1.icache.tags.tagsinuse          509.484229                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10651489                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            29924                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           355.951377                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   509.484229                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.995086                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.995086                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          419                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         21399903                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        21399903                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     10651697                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10651697                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     10651697                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10651697                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     10651697                       # number of overall hits
system.cpu1.icache.overall_hits::total       10651697                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        33276                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        33276                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        33276                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         33276                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        33276                       # number of overall misses
system.cpu1.icache.overall_misses::total        33276                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   1915394116                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1915394116                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   1915394116                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1915394116                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   1915394116                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1915394116                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     10684973                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10684973                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     10684973                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10684973                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     10684973                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10684973                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.003114                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003114                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.003114                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003114                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.003114                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003114                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 57560.828104                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57560.828104                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 57560.828104                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57560.828104                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 57560.828104                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57560.828104                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          274                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    17.125000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst         3319                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3319                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst         3319                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3319                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst         3319                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3319                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        29957                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        29957                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        29957                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        29957                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        29957                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        29957                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   1643636117                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1643636117                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   1643636117                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1643636117                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   1643636117                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1643636117                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.002804                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002804                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.002804                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002804                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.002804                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002804                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 54866.512568                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54866.512568                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 54866.512568                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54866.512568                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 54866.512568                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54866.512568                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           101637                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          969.336705                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15271125                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           101637                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           150.251631                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   969.336705                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.946618                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.946618                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          888                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         31154128                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        31154128                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data     10563267                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10563267                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      4679171                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4679171                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         4738                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         4738                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         4666                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4666                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     15242438                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15242438                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     15242438                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15242438                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       156817                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       156817                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       109367                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       109367                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data         1037                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1037                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          452                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          452                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       266184                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        266184                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       266184                       # number of overall misses
system.cpu1.dcache.overall_misses::total       266184                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   8175869492                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8175869492                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   6224073695                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   6224073695                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     50184250                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     50184250                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data      3657944                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      3657944                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  14399943187                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14399943187                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  14399943187                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14399943187                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data     10720084                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10720084                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      4788538                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4788538                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         5775                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         5775                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         5118                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         5118                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     15508622                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15508622                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     15508622                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15508622                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.014628                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014628                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.022839                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.022839                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.179567                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.179567                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.088316                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.088316                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.017164                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017164                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.017164                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017164                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 52136.372281                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 52136.372281                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 56909.979198                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 56909.979198                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 48393.683703                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 48393.683703                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  8092.796460                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8092.796460                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 54097.703795                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 54097.703795                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 54097.703795                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 54097.703795                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       171720                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          457                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             8441                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    20.343561                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    45.700000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        56032                       # number of writebacks
system.cpu1.dcache.writebacks::total            56032                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        55007                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        55007                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data        80980                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        80980                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data          310                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          310                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       135987                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       135987                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       135987                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       135987                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       101810                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       101810                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        28387                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        28387                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          727                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          727                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          452                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          452                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       130197                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       130197                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       130197                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       130197                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   4754063401                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4754063401                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    917010049                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    917010049                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     30382750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     30382750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data      1738056                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1738056                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   5671073450                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5671073450                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   5671073450                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5671073450                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data      6864000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      6864000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data     41902000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     41902000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     48766000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     48766000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.009497                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.009497                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.005928                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.005928                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.125887                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.125887                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.088316                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.088316                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.008395                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.008395                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.008395                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.008395                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 46695.446430                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 46695.446430                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 32303.873217                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 32303.873217                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 41791.953232                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41791.953232                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  3845.256637                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3845.256637                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 43557.635353                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 43557.635353                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 43557.635353                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 43557.635353                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      54                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     13026                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    2834     41.48%     41.48% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     59      0.86%     42.34% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     38      0.56%     42.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     25      0.37%     43.27% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   3876     56.73%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                6832                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2834     49.16%     49.16% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      59      1.02%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      38      0.66%     50.84% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      25      0.43%     51.27% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2809     48.73%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 5765                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             34899986000     94.05%     94.05% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               48144000      0.13%     94.18% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               29627000      0.08%     94.26% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               25998000      0.07%     94.33% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             2105693000      5.67%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         37109448000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.724716                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.843823                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      3.33%      3.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1      3.33%      6.67% # number of syscalls executed
system.cpu0.kern.syscall::4                        21     70.00%     76.67% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      3.33%     80.00% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      3.33%     83.33% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      3.33%     86.67% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      3.33%     90.00% # number of syscalls executed
system.cpu0.kern.syscall::71                        2      6.67%     96.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      3.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    30                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   29      0.39%      0.39% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  128      1.72%      2.11% # number of callpals executed
system.cpu0.kern.callpal::tbi                       6      0.08%      2.19% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 6211     83.59%     85.79% # number of callpals executed
system.cpu0.kern.callpal::rdps                    147      1.98%     87.77% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.01%     87.78% # number of callpals executed
system.cpu0.kern.callpal::rti                     499      6.72%     94.50% # number of callpals executed
system.cpu0.kern.callpal::callsys                 207      2.79%     97.28% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.03%     97.31% # number of callpals executed
system.cpu0.kern.callpal::rdunique                200      2.69%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  7430                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              627                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                410                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                410                      
system.cpu0.kern.mode_good::user                  410                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.653907                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.790743                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        6991876000     18.79%     18.79% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         30213128000     81.21%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     128                       # number of times the context was actually changed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      75                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     10575                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1643     43.48%     43.48% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     38      1.01%     44.48% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     29      0.77%     45.25% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   2069     54.75%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                3779                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1640     49.43%     49.43% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      38      1.15%     50.57% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      29      0.87%     51.45% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1611     48.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 3318                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             36301969000     97.52%     97.52% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               30571000      0.08%     97.61% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               27942000      0.08%     97.68% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              863448000      2.32%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         37223930000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.998174                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.778637                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.878010                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1      2.94%      2.94% # number of syscalls executed
system.cpu1.kern.syscall::2                         1      2.94%      5.88% # number of syscalls executed
system.cpu1.kern.syscall::3                         2      5.88%     11.76% # number of syscalls executed
system.cpu1.kern.syscall::4                         6     17.65%     29.41% # number of syscalls executed
system.cpu1.kern.syscall::6                         2      5.88%     35.29% # number of syscalls executed
system.cpu1.kern.syscall::17                        5     14.71%     50.00% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      2.94%     52.94% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      2.94%     55.88% # number of syscalls executed
system.cpu1.kern.syscall::45                        3      8.82%     64.71% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      2.94%     67.65% # number of syscalls executed
system.cpu1.kern.syscall::54                        1      2.94%     70.59% # number of syscalls executed
system.cpu1.kern.syscall::59                        1      2.94%     73.53% # number of syscalls executed
system.cpu1.kern.syscall::71                        5     14.71%     88.24% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      2.94%     91.18% # number of syscalls executed
system.cpu1.kern.syscall::144                       1      2.94%     94.12% # number of syscalls executed
system.cpu1.kern.syscall::256                       1      2.94%     97.06% # number of syscalls executed
system.cpu1.kern.syscall::257                       1      2.94%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    34                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   25      0.57%      0.57% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  214      4.92%      5.49% # number of callpals executed
system.cpu1.kern.callpal::tbi                       7      0.16%      5.65% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 3216     73.90%     79.55% # number of callpals executed
system.cpu1.kern.callpal::rdps                    132      3.03%     82.58% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     2      0.05%     82.63% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.02%     82.65% # number of callpals executed
system.cpu1.kern.callpal::rti                     496     11.40%     94.05% # number of callpals executed
system.cpu1.kern.callpal::callsys                 234      5.38%     99.43% # number of callpals executed
system.cpu1.kern.callpal::imb                       4      0.09%     99.52% # number of callpals executed
system.cpu1.kern.callpal::rdunique                 20      0.46%     99.98% # number of callpals executed
system.cpu1.kern.callpal::wrunique                  1      0.02%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  4352                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              645                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                456                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 65                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                485                      
system.cpu1.kern.mode_good::user                  456                      
system.cpu1.kern.mode_good::idle                   29                      
system.cpu1.kern.mode_switch_good::kernel     0.751938                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.446154                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.831904                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        2447259000      6.57%      6.57% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         27283912000     73.30%     79.87% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          7492759000     20.13%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     214                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.022251                       # Number of seconds simulated
sim_ticks                                 22250620000                       # Number of ticks simulated
final_tick                               2856464697000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               13610124                       # Simulator instruction rate (inst/s)
host_op_rate                                 13610121                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              314743741                       # Simulator tick rate (ticks/s)
host_mem_usage                                 471532                       # Number of bytes of host memory used
host_seconds                                    70.69                       # Real time elapsed on the host
sim_insts                                   962159173                       # Number of instructions simulated
sim_ops                                     962159173                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        5595200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        2547776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        1586688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        1506752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11236736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      5595200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      1586688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7181888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2152640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      1605632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3758272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           87425                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           39809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           24792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           23543                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              175574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         33635                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        25088                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              58723                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         251462656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         114503596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide           14382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          71309833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          67717304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             505007771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    251462656                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     71309833                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        322772489                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        96745169                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       72161225                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            168906395                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        96745169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        251462656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        114503596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       72175607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         71309833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         67717304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            673914165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      175572                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      58723                       # Number of write requests accepted
system.mem_ctrls.readBursts                    175572                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    58723                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               11126976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  109632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3738944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11236608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3758272                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1713                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   294                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          871                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3811                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        24                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   22250541000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                175572                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                58723                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  114649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   39660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     78                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        60506                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    245.732456                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   153.310016                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   275.102355                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        24870     41.10%     41.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16676     27.56%     68.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6742     11.14%     79.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3025      5.00%     84.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2374      3.92%     88.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1163      1.92%     90.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          821      1.36%     92.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          740      1.22%     93.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4095      6.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        60506                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3442                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      50.502034                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     76.551663                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           2100     61.01%     61.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           389     11.30%     72.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           325      9.44%     81.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          213      6.19%     87.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          147      4.27%     92.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           98      2.85%     95.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           44      1.28%     96.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           32      0.93%     97.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           24      0.70%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           15      0.44%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           13      0.38%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           11      0.32%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            9      0.26%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.03%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            6      0.17%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            7      0.20%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      0.06%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.03%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            3      0.09%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3442                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3442                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.972981                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.531489                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      7.213047                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          3347     97.24%     97.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            28      0.81%     98.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             8      0.23%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            21      0.61%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             7      0.20%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             2      0.06%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             1      0.03%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             3      0.09%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             1      0.03%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             1      0.03%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             3      0.09%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             2      0.06%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             1      0.03%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.03%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             8      0.23%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.03%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            2      0.06%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            3      0.09%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3442                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2557510743                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              5817366993                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  869295000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14710.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33460.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       500.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       168.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    505.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    168.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   124447                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   47340                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.02                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      94968.06                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    10148153500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       743080000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     11361874500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0             10429965000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             11153600640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              5690953125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              6085794000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            33811432200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            34833973200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            7286066640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            7277299200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        186570321600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        186570321600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        308096630280                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        319140083880                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1443618162750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1433930922750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1995503531595                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1998991995270                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           698.592236                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           699.813488                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              152958                       # Transaction distribution
system.membus.trans_dist::ReadResp             152959                       # Transaction distribution
system.membus.trans_dist::WriteReq               1215                       # Transaction distribution
system.membus.trans_dist::WriteResp              1215                       # Transaction distribution
system.membus.trans_dist::Writeback             33635                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        25088                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        25088                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1574                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            509                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            2083                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26267                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26267                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port       174860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total       174860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave         4150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port       102812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total       106964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        49591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        49591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port        62940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total        63426                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 445098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1605952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1605952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      5595200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      5595200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         4057                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      3842240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      3846297                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port      1586688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total      1586688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave          531                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port      2364928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total      2365459                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14999596                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3761                       # Total snoops (count)
system.membus.snoop_fanout::samples            238952                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                  238952    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total              238952                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3533000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           708775476                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           25927106                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy          816566869                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy          387230622                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.respLayer4.occupancy          231883637                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy          229470173                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.0                       # Layer utilization (%)
system.iocache.tags.replacements                25164                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25164                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226532                       # Number of tag accesses
system.iocache.tags.data_accesses              226532                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        25088                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        25088                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           76                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               76                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            7                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            7                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           76                       # number of demand (read+write) misses
system.iocache.demand_misses::total                76                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           76                       # number of overall misses
system.iocache.overall_misses::total               76                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      8400698                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8400698                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      8400698                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      8400698                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      8400698                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      8400698                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           76                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             76                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        25095                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        25095                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           76                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              76                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           76                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             76                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000279                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000279                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 110535.500000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 110535.500000                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 110535.500000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 110535.500000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 110535.500000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 110535.500000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      25088                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           76                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           76                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        25088                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        25088                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           76                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           76                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      4443198                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4443198                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   1742299755                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   1742299755                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      4443198                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      4443198                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      4443198                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      4443198                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999721                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999721                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 58463.131579                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 58463.131579                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 69447.534877                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 69447.534877                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 58463.131579                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 58463.131579                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 58463.131579                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 58463.131579                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 191                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1605632                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu0.branchPred.lookups                3295365                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          2902765                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           387686                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             2478760                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                2185849                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.183164                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                  95665                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect              2029                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                     2131086                       # DTB read hits
system.cpu0.dtb.read_misses                      3849                       # DTB read misses
system.cpu0.dtb.read_acv                           34                       # DTB read access violations
system.cpu0.dtb.read_accesses                 1381530                       # DTB read accesses
system.cpu0.dtb.write_hits                     801164                       # DTB write hits
system.cpu0.dtb.write_misses                      843                       # DTB write misses
system.cpu0.dtb.write_acv                          82                       # DTB write access violations
system.cpu0.dtb.write_accesses                 308017                       # DTB write accesses
system.cpu0.dtb.data_hits                     2932250                       # DTB hits
system.cpu0.dtb.data_misses                      4692                       # DTB misses
system.cpu0.dtb.data_acv                          116                       # DTB access violations
system.cpu0.dtb.data_accesses                 1689547                       # DTB accesses
system.cpu0.itb.fetch_hits                    2900429                       # ITB hits
system.cpu0.itb.fetch_misses                     8826                       # ITB misses
system.cpu0.itb.fetch_acv                         173                       # ITB acv
system.cpu0.itb.fetch_accesses                2909255                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                        15618140                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           5844133                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      30724014                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    3295365                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           2281514                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      6797705                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 809508                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                       947                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles                2127                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles       477969                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles        10395                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                  3591049                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes               132428                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.ItlbSquashes                      2                       # Number of outstanding ITLB misses that were squashed
system.cpu0.fetch.rateDist::samples          13538092                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.269449                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.092631                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 7632112     56.38%     56.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  509530      3.76%     60.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  655676      4.84%     64.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  925937      6.84%     71.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  633022      4.68%     76.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   84721      0.63%     77.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  695329      5.14%     82.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  216466      1.60%     83.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2185299     16.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            13538092                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.210996                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.967201                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 5059278                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              2607309                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  5207673                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               264567                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                399265                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved              225748                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                 5552                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              29435235                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                15085                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                399265                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 5321150                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                1005118                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles       1327921                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  5100063                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               384575                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              28510568                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                 6363                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                 22281                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 16311                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                138727                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           24509913                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             44517098                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        44514992                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups             1178                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             15209241                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                 9300672                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             96579                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts         19050                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  1061014                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             2450149                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             952695                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads           204718                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          104875                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  25422628                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded             129051                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 22502230                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             7859                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined        7515935                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined      6164426                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved         70663                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     13538092                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.662142                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.912848                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            5979038     44.16%     44.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            1725096     12.74%     56.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            1485553     10.97%     67.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1703072     12.58%     80.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1451128     10.72%     91.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             566771      4.19%     95.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             407487      3.01%     98.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             146053      1.08%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              73894      0.55%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       13538092                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 144273     56.99%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 63953     25.26%     82.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                44923     17.75%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass               10      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             19422381     86.31%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                4647      0.02%     86.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     86.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                746      0.00%     86.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     86.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     86.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     86.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  3      0.00%     86.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     86.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     86.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     86.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     86.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     86.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     86.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     86.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     86.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     86.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     86.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     86.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     86.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     86.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     86.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     86.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     86.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     86.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     86.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     86.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     86.34% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             2209295      9.82%     96.16% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             808713      3.59%     99.75% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess             56435      0.25%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              22502230                       # Type of FU issued
system.cpu0.iq.rate                          1.440775                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                     253149                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.011250                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          58797539                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         33069571                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     21591026                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads               6021                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes              3349                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2788                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              22752172                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                   3197                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads           73272                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads       647571                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses         6639                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         5365                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       174688                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads         1133                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked        27233                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                399265                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                 908872                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                81817                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           25595740                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts           191500                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              2450149                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts              952695                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts             90586                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                  3148                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                78024                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          5365                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        253782                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       202212                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              455994                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             21826500                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              2136855                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           675730                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                        44061                       # number of nop insts executed
system.cpu0.iew.exec_refs                     2939625                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 2472268                       # Number of branches executed
system.cpu0.iew.exec_stores                    802770                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.397510                       # Inst execution rate
system.cpu0.iew.wb_sent                      21706763                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     21593814                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 14826342                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 20831409                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.382611                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.711730                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts        7592726                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          58388                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           392997                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     12369913                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.454901                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.294247                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      6313770     51.04%     51.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      2617173     21.16%     72.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1050154      8.49%     80.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       671279      5.43%     86.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       299421      2.42%     88.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       292437      2.36%     90.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       141835      1.15%     92.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       115953      0.94%     92.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       867891      7.02%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     12369913                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            17996996                       # Number of instructions committed
system.cpu0.commit.committedOps              17996996                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       2580585                       # Number of memory references committed
system.cpu0.commit.loads                      1802578                       # Number of loads committed
system.cpu0.commit.membars                      31746                       # Number of memory barriers committed
system.cpu0.commit.branches                   1998105                       # Number of branches committed
system.cpu0.commit.fp_insts                      2643                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 17818856                       # Number of committed integer instructions.
system.cpu0.commit.function_calls               67780                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass        27918      0.16%      0.16% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        15293782     84.98%     85.13% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4448      0.02%     85.16% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     85.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd           697      0.00%     85.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     85.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     85.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     85.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             3      0.00%     85.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     85.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     85.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     85.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     85.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     85.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     85.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     85.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     85.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     85.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     85.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     85.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     85.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     85.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     85.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     85.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     85.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     85.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     85.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     85.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.16% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        1834324     10.19%     95.36% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        779389      4.33%     99.69% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess        56435      0.31%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         17996996                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               867891                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                    37066989                       # The number of ROB reads
system.cpu0.rob.rob_writes                   52368235                       # The number of ROB writes
system.cpu0.timesIdled                          68726                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                        2080048                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                     6840473                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                   17969088                       # Number of Instructions Simulated
system.cpu0.committedOps                     17969088                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.869167                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.869167                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.150527                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.150527                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                33286748                       # number of integer regfile reads
system.cpu0.int_regfile_writes               18446558                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1139                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1000                       # number of floating regfile writes
system.cpu0.misc_regfile_reads                 137279                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 61615                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 1179                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1179                       # Transaction distribution
system.iobus.trans_dist::WriteReq               26296                       # Transaction distribution
system.iobus.trans_dist::WriteResp              26303                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            7                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          480                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1464                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2496                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4636                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   54964                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          732                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1404                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4588                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1606240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1606240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1610828                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               416000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                75000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               84000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              930000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2028000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           225998059                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               1.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3421000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25249894                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            87427                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.922804                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3494269                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            87427                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            39.967847                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.922804                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999849                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999849                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          115                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          242                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          155                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7269533                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7269533                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      3495578                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3495578                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      3495578                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3495578                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      3495578                       # number of overall hits
system.cpu0.icache.overall_hits::total        3495578                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        95471                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        95471                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        95471                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         95471                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        95471                       # number of overall misses
system.cpu0.icache.overall_misses::total        95471                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   5218076098                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5218076098                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   5218076098                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5218076098                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   5218076098                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5218076098                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      3591049                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3591049                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      3591049                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3591049                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      3591049                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3591049                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.026586                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.026586                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.026586                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.026586                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.026586                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.026586                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 54656.137445                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54656.137445                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 54656.137445                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54656.137445                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 54656.137445                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54656.137445                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          922                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               34                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    27.117647                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         8036                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8036                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         8036                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8036                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         8036                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8036                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        87435                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        87435                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        87435                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        87435                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        87435                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        87435                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   4506858379                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4506858379                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   4506858379                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4506858379                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   4506858379                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4506858379                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.024348                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.024348                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.024348                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.024348                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.024348                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.024348                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 51545.243655                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51545.243655                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 51545.243655                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51545.243655                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 51545.243655                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51545.243655                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            39912                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1001.985845                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2608383                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            39912                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            65.353352                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1001.985845                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.978502                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.978502                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          737                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          502                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          190                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.719727                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          5663379                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         5663379                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      1926629                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1926629                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       652694                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        652694                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data        14973                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        14973                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data        13986                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        13986                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      2579323                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2579323                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      2579323                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2579323                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        92167                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        92167                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       109106                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       109106                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         1240                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1240                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          308                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          308                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       201273                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        201273                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       201273                       # number of overall misses
system.cpu0.dcache.overall_misses::total       201273                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   5158537526                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5158537526                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   6513671478                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   6513671478                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     66764998                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     66764998                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      2531940                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2531940                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  11672209004                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11672209004                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  11672209004                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11672209004                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      2018796                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2018796                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       761800                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       761800                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data        16213                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16213                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data        14294                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        14294                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      2780596                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2780596                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      2780596                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2780596                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.045654                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.045654                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.143221                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.143221                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.076482                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.076482                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.021548                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.021548                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.072385                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.072385                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.072385                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.072385                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 55969.463322                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 55969.463322                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 59700.396660                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 59700.396660                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 53842.740323                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 53842.740323                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  8220.584416                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8220.584416                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 57991.926408                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 57991.926408                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 57991.926408                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 57991.926408                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       155879                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1627                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             8138                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             33                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    19.154461                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    49.303030                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        20226                       # number of writebacks
system.cpu0.dcache.writebacks::total            20226                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        66794                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        66794                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        93289                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        93289                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data          427                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          427                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data       160083                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       160083                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data       160083                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       160083                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        25373                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        25373                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        15817                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        15817                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          813                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          813                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          308                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          308                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        41190                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        41190                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        41190                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        41190                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   1515182041                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1515182041                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    907177580                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    907177580                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     39520501                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     39520501                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data      1180060                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1180060                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   2422359621                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2422359621                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   2422359621                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2422359621                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    183710000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    183710000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    162360000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    162360000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data    346070000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    346070000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.012568                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.012568                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.020763                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.020763                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.050145                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.050145                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.021548                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.021548                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.014813                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.014813                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.014813                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.014813                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 59716.314232                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 59716.314232                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 57354.591895                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 57354.591895                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 48610.702337                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48610.702337                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  3831.363636                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3831.363636                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 58809.410561                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 58809.410561                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 58809.410561                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 58809.410561                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                 381916                       # Number of BP lookups
system.cpu1.branchPred.condPredicted           306793                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect            17674                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups              259235                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                 172483                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            66.535383                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                  27836                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               792                       # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                      357503                       # DTB read hits
system.cpu1.dtb.read_misses                      4427                       # DTB read misses
system.cpu1.dtb.read_acv                           46                       # DTB read access violations
system.cpu1.dtb.read_accesses                  105592                       # DTB read accesses
system.cpu1.dtb.write_hits                     228812                       # DTB write hits
system.cpu1.dtb.write_misses                     1564                       # DTB write misses
system.cpu1.dtb.write_acv                          83                       # DTB write access violations
system.cpu1.dtb.write_accesses                  50584                       # DTB write accesses
system.cpu1.dtb.data_hits                      586315                       # DTB hits
system.cpu1.dtb.data_misses                      5991                       # DTB misses
system.cpu1.dtb.data_acv                          129                       # DTB access violations
system.cpu1.dtb.data_accesses                  156176                       # DTB accesses
system.cpu1.itb.fetch_hits                      97037                       # ITB hits
system.cpu1.itb.fetch_misses                     4078                       # ITB misses
system.cpu1.itb.fetch_acv                          44                       # ITB acv
system.cpu1.itb.fetch_accesses                 101115                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                         2775037                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles            880077                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       2170005                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     381916                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            200319                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      1078879                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                  53476                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                        19                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles                1323                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles       189862                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles         2965                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                   287300                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                12033                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples           2179885                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.995468                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.310623                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 1756348     80.57%     80.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   29793      1.37%     81.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   65018      2.98%     84.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   33434      1.53%     86.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   74086      3.40%     89.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   22680      1.04%     90.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   35442      1.63%     92.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   17194      0.79%     93.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  145890      6.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             2179885                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.137626                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.781973                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  726482                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              1070715                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   313103                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                44952                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                 24633                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved               21259                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 2150                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts               1938267                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 6150                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                 24633                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  753403                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 226319                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        649928                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   330090                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               195512                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               1860288                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                 2043                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 26090                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                  8675                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                102913                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands            1258492                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              2350125                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         2346114                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups             3429                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps              1000460                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  258026                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             55807                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          6241                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   312257                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads              364724                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             243951                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads            63086                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           40648                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   1714354                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              50431                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  1649873                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             2411                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         309053                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       178232                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         33078                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      2179885                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.756862                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.439598                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            1515450     69.52%     69.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             245176     11.25%     80.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             146533      6.72%     87.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             111345      5.11%     92.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              85816      3.94%     96.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              38513      1.77%     98.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              22761      1.04%     99.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               9127      0.42%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               5164      0.24%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        2179885                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   3030      6.46%      6.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      6.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      6.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      6.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      6.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      6.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      6.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      6.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      6.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      6.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      6.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      6.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      6.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      6.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      6.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      6.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      6.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      6.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      6.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      6.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      6.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      6.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      6.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      6.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      6.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      6.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      6.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      6.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 25802     55.03%     61.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                18052     38.50%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass              466      0.03%      0.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               998591     60.53%     60.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1733      0.11%     60.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     60.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd               1391      0.08%     60.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     60.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     60.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     60.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                233      0.01%     60.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     60.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     60.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     60.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     60.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     60.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     60.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     60.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     60.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     60.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     60.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     60.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     60.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              378529     22.94%     83.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             233661     14.16%     97.86% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess             35269      2.14%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               1649873                       # Type of FU issued
system.cpu1.iq.rate                          0.594541                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                      46884                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028417                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           5517358                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          2069738                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      1580833                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads              11567                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes              5758                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses         5440                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               1690210                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                   6081                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads           16314                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        72458                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          186                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         1692                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores        25930                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           72                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked        29201                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                 24633                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                  82142                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               119252                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            1798378                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts             8092                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts               364724                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts              243951                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts             40038                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                  1820                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents               116676                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          1692                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          8393                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect        14164                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts               22557                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              1631009                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts               364097                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            18863                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                        33593                       # number of nop insts executed
system.cpu1.iew.exec_refs                      595281                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  240640                       # Number of branches executed
system.cpu1.iew.exec_stores                    231184                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.587743                       # Inst execution rate
system.cpu1.iew.wb_sent                       1596916                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      1586273                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                   770916                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  1005631                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.571622                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.766599                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts         323391                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          17353                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts            20909                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      2123225                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.689888                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.689725                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      1598600     75.29%     75.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       237755     11.20%     86.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       103766      4.89%     91.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        40589      1.91%     93.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        35482      1.67%     94.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        18519      0.87%     95.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        16258      0.77%     96.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        12385      0.58%     97.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        59871      2.82%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      2123225                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             1464788                       # Number of instructions committed
system.cpu1.commit.committedOps               1464788                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                        510287                       # Number of memory references committed
system.cpu1.commit.loads                       292266                       # Number of loads committed
system.cpu1.commit.membars                       8626                       # Number of memory barriers committed
system.cpu1.commit.branches                    214839                       # Number of branches committed
system.cpu1.commit.fp_insts                      5226                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  1411884                       # Number of committed integer instructions.
system.cpu1.commit.function_calls               18679                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass        25375      1.73%      1.73% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          881521     60.18%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           1642      0.11%     62.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     62.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd          1379      0.09%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv           233      0.02%     62.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         300892     20.54%     82.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        218477     14.92%     97.59% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess        35269      2.41%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          1464788                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                59871                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                     3820560                       # The number of ROB reads
system.cpu1.rob.rob_writes                    3633501                       # The number of ROB writes
system.cpu1.timesIdled                          18046                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                         595152                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                    19475583                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                    1439879                       # Number of Instructions Simulated
system.cpu1.committedOps                      1439879                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.927271                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.927271                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.518868                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.518868                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                 2134836                       # number of integer regfile reads
system.cpu1.int_regfile_writes                1113329                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                     3330                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                    3093                       # number of floating regfile writes
system.cpu1.misc_regfile_reads                  91359                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 27739                       # number of misc regfile writes
system.cpu1.icache.tags.replacements            24798                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.991973                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             261681                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24798                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            10.552504                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   511.991973                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.999984                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          294                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           599401                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          599401                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       259818                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         259818                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       259818                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          259818                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       259818                       # number of overall hits
system.cpu1.icache.overall_hits::total         259818                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        27482                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        27482                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        27482                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         27482                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        27482                       # number of overall misses
system.cpu1.icache.overall_misses::total        27482                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   1561301622                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1561301622                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   1561301622                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1561301622                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   1561301622                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1561301622                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       287300                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       287300                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       287300                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       287300                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       287300                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       287300                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.095656                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.095656                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.095656                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.095656                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.095656                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.095656                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 56811.790335                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56811.790335                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 56811.790335                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56811.790335                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 56811.790335                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56811.790335                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          582                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    29.100000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst         2683                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2683                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst         2683                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2683                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst         2683                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2683                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        24799                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24799                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        24799                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24799                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        24799                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24799                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   1339858363                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1339858363                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   1339858363                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1339858363                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   1339858363                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1339858363                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.086317                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.086317                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.086317                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.086317                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.086317                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.086317                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 54028.725473                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54028.725473                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 54028.725473                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54028.725473                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 54028.725473                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54028.725473                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            23195                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          874.094853                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             399525                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            23195                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            17.224617                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   874.094853                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.853608                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.853608                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1021                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          902                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.997070                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1097498                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1097498                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       271476                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         271476                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       127024                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        127024                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         4280                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         4280                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         4346                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4346                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       398500                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          398500                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       398500                       # number of overall hits
system.cpu1.dcache.overall_hits::total         398500                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        42383                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        42383                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        85923                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        85923                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          796                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          796                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          202                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          202                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       128306                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        128306                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       128306                       # number of overall misses
system.cpu1.dcache.overall_misses::total       128306                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   2580944497                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2580944497                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   5553452916                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   5553452916                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     45549997                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     45549997                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data      1644974                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1644974                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   8134397413                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8134397413                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   8134397413                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8134397413                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       313859                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       313859                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       212947                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       212947                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         5076                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         5076                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         4548                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4548                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       526806                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       526806                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       526806                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       526806                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.135038                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.135038                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.403495                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.403495                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.156816                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.156816                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.044415                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.044415                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.243555                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.243555                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.243555                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.243555                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 60895.748225                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 60895.748225                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 64632.902901                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 64632.902901                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 57223.614322                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 57223.614322                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  8143.435644                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8143.435644                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 63398.417946                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 63398.417946                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 63398.417946                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 63398.417946                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       151917                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          275                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             8261                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    18.389662                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    68.750000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        13409                       # number of writebacks
system.cpu1.dcache.writebacks::total            13409                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        29496                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        29496                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data        73917                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        73917                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data          310                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          310                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       103413                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       103413                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       103413                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       103413                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        12887                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        12887                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        12006                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        12006                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          486                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          486                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          201                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          201                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        24893                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        24893                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        24893                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        24893                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    780846309                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    780846309                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    759614274                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    759614274                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     24212501                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     24212501                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       789026                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       789026                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   1540460583                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1540460583                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   1540460583                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1540460583                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data      6336000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      6336000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data     28470000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     28470000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     34806000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     34806000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.041060                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.041060                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.056380                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.056380                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.095745                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.095745                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.044195                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.044195                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.047253                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047253                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.047253                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.047253                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 60591.783115                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 60591.783115                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 63269.554723                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 63269.554723                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 49819.960905                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 49819.960905                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  3925.502488                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3925.502488                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 61883.283775                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 61883.283775                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 61883.283775                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 61883.283775                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     152                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     10800                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    2983     38.64%     38.64% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     64      0.83%     39.47% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     23      0.30%     39.77% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      4      0.05%     39.82% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   4646     60.18%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                7720                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2978     49.28%     49.28% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      64      1.06%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      23      0.38%     50.72% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       4      0.07%     50.79% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2974     49.21%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 6043                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             20150288000     89.72%     89.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               65128000      0.29%     90.01% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               16421000      0.07%     90.08% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                5622000      0.03%     90.11% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             2221154000      9.89%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         22458613000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.998324                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.640121                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.782772                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         2      0.32%      0.32% # number of syscalls executed
system.cpu0.kern.syscall::3                       300     48.15%     48.48% # number of syscalls executed
system.cpu0.kern.syscall::4                       302     48.48%     96.95% # number of syscalls executed
system.cpu0.kern.syscall::6                         3      0.48%     97.43% # number of syscalls executed
system.cpu0.kern.syscall::17                        4      0.64%     98.07% # number of syscalls executed
system.cpu0.kern.syscall::19                        2      0.32%     98.39% # number of syscalls executed
system.cpu0.kern.syscall::45                        2      0.32%     98.72% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      0.16%     98.88% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      0.16%     99.04% # number of syscalls executed
system.cpu0.kern.syscall::90                        2      0.32%     99.36% # number of syscalls executed
system.cpu0.kern.syscall::256                       2      0.32%     99.68% # number of syscalls executed
system.cpu0.kern.syscall::257                       2      0.32%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   623                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    9      0.10%      0.10% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  169      1.90%      2.00% # number of callpals executed
system.cpu0.kern.callpal::tbi                      13      0.15%      2.14% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 6737     75.63%     77.77% # number of callpals executed
system.cpu0.kern.callpal::rdps                    439      4.93%     82.70% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.01%     82.71% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     2      0.02%     82.73% # number of callpals executed
system.cpu0.kern.callpal::rti                     892     10.01%     92.75% # number of callpals executed
system.cpu0.kern.callpal::callsys                 644      7.23%     99.98% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.02%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  8908                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             1061                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                808                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                808                      
system.cpu0.kern.mode_good::user                  808                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.761546                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.864633                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       13488315000     60.50%     60.50% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user          8804666000     39.50%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     169                       # number of times the context was actually changed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      65                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      5340                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1140     44.13%     44.13% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     23      0.89%     45.03% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      9      0.35%     45.37% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   1411     54.63%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                2583                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1135     49.50%     49.50% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      23      1.00%     50.50% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       9      0.39%     50.89% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1126     49.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 2293                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             21714919000     97.59%     97.59% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               12759000      0.06%     97.65% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               12452000      0.06%     97.71% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              510351000      2.29%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         22250481000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.995614                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.798016                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.887727                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      3.23%      3.23% # number of syscalls executed
system.cpu1.kern.syscall::3                         2      6.45%      9.68% # number of syscalls executed
system.cpu1.kern.syscall::4                         4     12.90%     22.58% # number of syscalls executed
system.cpu1.kern.syscall::6                         5     16.13%     38.71% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      3.23%     41.94% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      3.23%     45.16% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      3.23%     48.39% # number of syscalls executed
system.cpu1.kern.syscall::45                        5     16.13%     64.52% # number of syscalls executed
system.cpu1.kern.syscall::48                        2      6.45%     70.97% # number of syscalls executed
system.cpu1.kern.syscall::59                        2      6.45%     77.42% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     12.90%     90.32% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      3.23%     93.55% # number of syscalls executed
system.cpu1.kern.syscall::90                        2      6.45%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    31                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    4      0.14%      0.14% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  220      7.43%      7.57% # number of callpals executed
system.cpu1.kern.callpal::tbi                      15      0.51%      8.07% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 2221     75.03%     83.11% # number of callpals executed
system.cpu1.kern.callpal::rdps                    106      3.58%     86.69% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     2      0.07%     86.76% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.03%     86.79% # number of callpals executed
system.cpu1.kern.callpal::rti                     330     11.15%     97.94% # number of callpals executed
system.cpu1.kern.callpal::callsys                  55      1.86%     99.80% # number of callpals executed
system.cpu1.kern.callpal::imb                       6      0.20%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  2960                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              512                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                294                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 38                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                302                      
system.cpu1.kern.mode_good::user                  294                      
system.cpu1.kern.mode_good::idle                    8                      
system.cpu1.kern.mode_switch_good::kernel     0.589844                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.210526                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.715640                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        1990481000      8.95%      8.95% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           695153000      3.12%     12.07% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         19564847000     87.93%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     220                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.158377                       # Number of seconds simulated
sim_ticks                                158376509000                       # Number of ticks simulated
final_tick                               3014841206000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1309220                       # Simulator instruction rate (inst/s)
host_op_rate                                  1309220                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              193515473                       # Simulator tick rate (ticks/s)
host_mem_usage                                 471532                       # Number of bytes of host memory used
host_seconds                                   818.42                       # Real time elapsed on the host
sim_insts                                  1071488943                       # Number of instructions simulated
sim_ops                                    1071488943                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        2190848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       33441024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        2505024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data       30641024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           68777920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      2190848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      2505024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4695872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     41870720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       700416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42571136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           34232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          522516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           39141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          478766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1074655                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        654230                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        10944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             665174                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          13833163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         211148890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          15816891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         193469500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             434268443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     13833163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     15816891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         29650054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       264374561                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        4422474                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            268797035                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       264374561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         13833163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        211148890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        4422474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         15816891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        193469500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            703065478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1074657                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     665174                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1074657                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   665174                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               67203136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1574912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                42449600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                68778048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42571136                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  24608                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1907                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         1406                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             57153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             63020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             58106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             57705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             57557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            111459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             52323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             78548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             59239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             64064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            54260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            63506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            58431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           100972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            54466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            59240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             34432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             33448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             36692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             35098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             47954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             54647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             34183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             45639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            40295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            34732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            32986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            38314                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        13                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  158376588000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1074657                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               665174                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  636495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  279503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   79227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   28477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   13025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  29264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  32575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  35513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  37285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  39966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  42070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  42952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  43657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  44014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  43620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  43724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  41777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  41181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  40230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  39431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     40                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1074841                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    102.015550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.635784                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   147.866092                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       907679     84.45%     84.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       110297     10.26%     94.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        18891      1.76%     96.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6860      0.64%     97.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4568      0.42%     97.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2715      0.25%     97.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2458      0.23%     98.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2748      0.26%     98.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        18625      1.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1074841                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        38683                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.146085                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    198.384264                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        38664     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            6      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         38683                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        38683                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.146421                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.073720                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.292090                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         37634     97.29%     97.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          1004      2.60%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             4      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            17      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             3      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             8      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::156-159            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         38683                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  27141822761                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             46830241511                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 5250245000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     25848.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44598.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       424.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       268.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    434.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    268.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.42                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   409526                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  228942                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 39.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                34.52                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      91029.87                       # Average gap between requests
system.mem_ctrls.pageHitRate                    37.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    52836403749                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      5288400000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    100247517501                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0             14590716840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             15118374600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              7961204625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              8249113125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            37990921800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            38844288600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            9368440560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            9492739920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        196914432000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        196914432000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        378472887540                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        389049476085                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1476907996500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1467630287250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2122206599865                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2125298711580                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           703.921014                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           704.946646                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              502895                       # Transaction distribution
system.membus.trans_dist::ReadResp             502893                       # Transaction distribution
system.membus.trans_dist::WriteReq               1820                       # Transaction distribution
system.membus.trans_dist::WriteResp              1820                       # Transaction distribution
system.membus.trans_dist::Writeback            654230                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        10944                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        10944                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             3725                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4665                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            8390                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.membus.trans_dist::ReadExReq            584428                       # Transaction distribution
system.membus.trans_dist::ReadExResp           584428                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        21917                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        21917                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        68489                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        68489                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave         8798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port      1392627                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total      1401425                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        78293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        78293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          866                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port      1283557                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total      1284423                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2854547                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       700416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       700416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      2190848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      2190848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         6889                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port     55042368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total     55049257                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port      2505024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total      2505024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave         1805                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port     50910400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total     50912205                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               111357750                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            16641                       # Total snoops (count)
system.membus.snoop_fanout::samples           1757891                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                 1757891    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total             1757891                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6652000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7079975543                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11264194                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          321740617                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy         4985979227                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.respLayer4.occupancy          367181352                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer5.occupancy         4568611824                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              2.9                       # Layer utilization (%)
system.iocache.tags.replacements                10973                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                10973                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                98773                       # Number of tag accesses
system.iocache.tags.data_accesses               98773                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        10944                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        10944                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           29                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               29                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            2                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            2                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           29                       # number of demand (read+write) misses
system.iocache.demand_misses::total                29                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           29                       # number of overall misses
system.iocache.overall_misses::total               29                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3033982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3033982                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3033982                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3033982                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3033982                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3033982                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           29                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             29                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        10946                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        10946                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           29                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              29                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           29                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             29                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000183                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000183                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 104620.068966                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 104620.068966                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 104620.068966                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 104620.068966                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 104620.068966                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 104620.068966                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      10944                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           29                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           29                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           29                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1525982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1525982                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    756693437                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    756693437                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      1525982                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      1525982                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      1525982                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      1525982                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999817                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999817                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 52620.068966                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 52620.068966                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 69142.309667                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 69142.309667                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 52620.068966                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 52620.068966                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 52620.068966                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 52620.068966                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  84                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   700416                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu0.branchPred.lookups               16749147                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         16522409                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect            23774                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             8674134                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                4456010                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            51.371238                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                  81907                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect              1435                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                    23012058                       # DTB read hits
system.cpu0.dtb.read_misses                    249189                       # DTB read misses
system.cpu0.dtb.read_acv                           24                       # DTB read access violations
system.cpu0.dtb.read_accesses                22592726                       # DTB read accesses
system.cpu0.dtb.write_hits                    4633355                       # DTB write hits
system.cpu0.dtb.write_misses                  1599112                       # DTB write misses
system.cpu0.dtb.write_acv                          45                       # DTB write access violations
system.cpu0.dtb.write_accesses                5354851                       # DTB write accesses
system.cpu0.dtb.data_hits                    27645413                       # DTB hits
system.cpu0.dtb.data_misses                   1848301                       # DTB misses
system.cpu0.dtb.data_acv                           69                       # DTB access violations
system.cpu0.dtb.data_accesses                27947577                       # DTB accesses
system.cpu0.itb.fetch_hits                   11495724                       # ITB hits
system.cpu0.itb.fetch_misses                    14371                       # ITB misses
system.cpu0.itb.fetch_acv                         474                       # ITB acv
system.cpu0.itb.fetch_accesses               11510095                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                       155302007                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          14090735                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     137837000                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   16749147                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           4537917                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                    138053518                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                2034824                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                       270                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles               17899                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles      1267116                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles         1594                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                 12113168                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                15402                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples         154448582                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.892446                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.360880                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               132258990     85.63%     85.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  663290      0.43%     86.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 1170928      0.76%     86.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3898851      2.52%     89.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  849421      0.55%     89.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1090933      0.71%     90.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  615655      0.40%     91.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  615090      0.40%     91.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                13285424      8.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           154448582                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.107849                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.887542                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                10449281                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles            127840516                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  8833574                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              6309976                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles               1015235                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved               55482                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                 2215                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             104754505                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 6649                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles               1015235                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                11932623                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles               39641447                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles      42207396                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 11744543                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles             47907338                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             100049044                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                 3089                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents              18834781                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents              20565308                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                477845                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           77217851                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            127467602                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        84165439                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups         43301216                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             47238073                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                29979778                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts           6049557                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts         15805                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                 41080925                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            23618098                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6896947                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          2177230                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1498453                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  90730874                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded            4312617                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 88671632                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued            10775                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined       40247685                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined      7510849                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved       4258956                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples    154448582                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.574117                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.250792                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          108511517     70.26%     70.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           26968670     17.46%     87.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           10400923      6.73%     94.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3378111      2.19%     96.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1043862      0.68%     97.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1446079      0.94%     98.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             731926      0.47%     98.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             770568      0.50%     99.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            1196926      0.77%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      154448582                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  80257     12.09%     12.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     12.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     12.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    1      0.00%     12.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     12.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     12.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   2      0.00%     12.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                   12      0.00%     12.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     12.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     12.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     12.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     12.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     12.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     12.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     12.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     12.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     12.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     12.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     12.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     12.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     12.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     12.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     12.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     12.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     12.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     12.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     12.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     12.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                510820     76.97%     89.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                72545     10.93%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass               45      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             29223803     32.96%     32.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                8102      0.01%     32.97% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     32.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           12847950     14.49%     47.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 28      0.00%     47.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 82      0.00%     47.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          12060867     13.60%     61.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     61.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     61.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     61.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     61.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     61.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     61.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     61.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     61.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     61.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     61.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     61.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     61.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     61.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     61.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     61.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     61.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     61.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     61.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     61.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     61.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     61.06% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            23351025     26.33%     87.39% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            6247372      7.05%     94.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess           4932340      5.56%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              88671632                       # Type of FU issued
system.cpu0.iq.rate                          0.570963                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                     663637                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.007484                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         281593031                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        109813321                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     60898907                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads           50873227                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes          25483450                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses     25435467                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              63898414                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses               25436810                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads           48443                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads     14871625                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          147                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         5685                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores      4177230                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads         3451                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked        52040                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles               1015235                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles               13810062                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles              4919402                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           96278626                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts             9949                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             23618098                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             6896947                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts           4280631                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents               1390063                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents              1234889                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          5685                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect         13185                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       511801                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              524986                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             88562198                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             23314072                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           109434                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                      1235135                       # number of nop insts executed
system.cpu0.iew.exec_refs                    29547104                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 4227868                       # Number of branches executed
system.cpu0.iew.exec_stores                   6233032                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.570258                       # Inst execution rate
system.cpu0.iew.wb_sent                      88270071                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     86334374                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 65466222                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 78820287                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.555913                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.830576                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts       33746196                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          53661                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           522026                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples    149532737                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.374262                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.943943                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    114100420     76.30%     76.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     25645613     17.15%     93.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6692269      4.48%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       469381      0.31%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       603244      0.40%     98.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       466465      0.31%     98.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       809024      0.54%     99.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        43919      0.03%     99.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       702402      0.47%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    149532737                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            55964388                       # Number of instructions committed
system.cpu0.commit.committedOps              55964388                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      11466190                       # Number of memory references committed
system.cpu0.commit.loads                      8746473                       # Number of loads committed
system.cpu0.commit.membars                      25169                       # Number of memory barriers committed
system.cpu0.commit.branches                   2375068                       # Number of branches committed
system.cpu0.commit.fp_insts                  25430669                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 29312775                       # Number of committed integer instructions.
system.cpu0.commit.function_calls               65892                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass      1188426      2.12%      2.12% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        13439177     24.01%     26.14% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           7555      0.01%     26.15% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     26.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      12845422     22.95%     49.10% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            21      0.00%     49.10% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            72      0.00%     49.10% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     12058637     21.55%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            18      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        8771642     15.67%     86.32% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2721078      4.86%     91.19% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess      4932340      8.81%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         55964388                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               702402                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                   232199099                       # The number of ROB reads
system.cpu0.rob.rob_writes                  184337641                       # The number of ROB writes
system.cpu0.timesIdled                          24761                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                         853425                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                     2902835                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                   54776007                       # Number of Instructions Simulated
system.cpu0.committedOps                     54776007                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.835220                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.835220                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.352706                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.352706                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                80250510                       # number of integer regfile reads
system.cpu0.int_regfile_writes               49946908                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                 43263344                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                25171896                       # number of floating regfile writes
system.cpu0.misc_regfile_reads               29009731                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               2036305                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3041                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3041                       # Transaction distribution
system.iobus.trans_dist::WriteReq               12762                       # Transaction distribution
system.iobus.trans_dist::WriteResp              12764                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            2                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          960                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          368                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         7436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9664                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   31610                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3840                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          506                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         3718                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8694                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   709342                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               896000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                27000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              322000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             4705000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              702000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            98573613                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7844000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11006806                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            34239                       # number of replacements
system.cpu0.icache.tags.tagsinuse          508.518396                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12077373                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            34239                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           352.737317                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   508.518396                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.993200                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.993200                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          317                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          195                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         24260593                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        24260593                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     12076474                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12076474                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     12076474                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12076474                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     12076474                       # number of overall hits
system.cpu0.icache.overall_hits::total       12076474                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        36694                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        36694                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        36694                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         36694                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        36694                       # number of overall misses
system.cpu0.icache.overall_misses::total        36694                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   2236109343                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   2236109343                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   2236109343                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   2236109343                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   2236109343                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   2236109343                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     12113168                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12113168                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     12113168                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12113168                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     12113168                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12113168                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.003029                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003029                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.003029                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003029                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.003029                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003029                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 60939.372731                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 60939.372731                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 60939.372731                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 60939.372731                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 60939.372731                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 60939.372731                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          481                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    34.357143                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         2437                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2437                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         2437                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2437                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         2437                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2437                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        34257                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        34257                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        34257                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        34257                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        34257                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        34257                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   1975009383                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1975009383                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   1975009383                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1975009383                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   1975009383                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1975009383                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.002828                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002828                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.002828                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002828                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.002828                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002828                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 57652.724494                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57652.724494                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 57652.724494                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57652.724494                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 57652.724494                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57652.724494                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements           522496                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1017.281552                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           24289937                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           522496                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            46.488274                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1017.281552                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.993439                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.993439                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          641                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          330                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          311                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.625977                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         51926372                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        51926372                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     22345528                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       22345528                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      1913118                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1913118                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data        11776                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        11776                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data        10135                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        10135                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     24258646                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24258646                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     24258646                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24258646                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       621694                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       621694                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       791629                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       791629                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         3297                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         3297                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data         2484                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2484                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      1413323                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1413323                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      1413323                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1413323                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  32406884091                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  32406884091                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  62168053129                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  62168053129                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    106652731                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    106652731                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     21319735                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     21319735                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data        17000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        17000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  94574937220                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  94574937220                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  94574937220                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  94574937220                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     22967222                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     22967222                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      2704747                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2704747                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data        15073                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        15073                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data        12619                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        12619                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     25671969                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25671969                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     25671969                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25671969                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.027069                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.027069                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.292681                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.292681                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.218735                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.218735                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.196846                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.196846                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.055053                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.055053                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.055053                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.055053                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 52126.744172                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 52126.744172                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 78531.803571                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 78531.803571                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 32348.417046                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 32348.417046                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  8582.824074                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8582.824074                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 66916.718415                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 66916.718415                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 66916.718415                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 66916.718415                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1118379                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         4729                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            32960                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             89                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    33.931402                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    53.134831                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       337521                       # number of writebacks
system.cpu0.dcache.writebacks::total           337521                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       387700                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       387700                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data       499318                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       499318                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data          507                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          507                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data       887018                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       887018                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data       887018                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       887018                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       233994                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       233994                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       292311                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       292311                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data         2790                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         2790                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data         2481                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2481                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       526305                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       526305                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       526305                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       526305                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data  13657825714                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  13657825714                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  21206316650                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  21206316650                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     64210511                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     64210511                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     10874265                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     10874265                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  34864142364                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  34864142364                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  34864142364                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  34864142364                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    589692000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    589692000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    285326000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    285326000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data    875018000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    875018000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.010188                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010188                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.108073                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.108073                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.185099                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.185099                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.196608                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.196608                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.020501                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020501                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.020501                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020501                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 58368.273178                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 58368.273178                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 72547.104454                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 72547.104454                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 23014.520072                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23014.520072                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  4383.016929                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4383.016929                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 66243.228478                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 66243.228478                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 66243.228478                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 66243.228478                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups               16676570                       # Number of BP lookups
system.cpu1.branchPred.condPredicted         16499671                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect            26575                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups            11074205                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                4452981                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            40.210390                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                  54828                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect              1186                       # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                    23038440                       # DTB read hits
system.cpu1.dtb.read_misses                    257360                       # DTB read misses
system.cpu1.dtb.read_acv                           29                       # DTB read access violations
system.cpu1.dtb.read_accesses                22793781                       # DTB read accesses
system.cpu1.dtb.write_hits                    4757552                       # DTB write hits
system.cpu1.dtb.write_misses                  1626351                       # DTB write misses
system.cpu1.dtb.write_acv                          57                       # DTB write access violations
system.cpu1.dtb.write_accesses                5497819                       # DTB write accesses
system.cpu1.dtb.data_hits                    27795992                       # DTB hits
system.cpu1.dtb.data_misses                   1883711                       # DTB misses
system.cpu1.dtb.data_acv                           86                       # DTB access violations
system.cpu1.dtb.data_accesses                28291600                       # DTB accesses
system.cpu1.itb.fetch_hits                   11607756                       # ITB hits
system.cpu1.itb.fetch_misses                     8926                       # ITB misses
system.cpu1.itb.fetch_acv                         312                       # ITB acv
system.cpu1.itb.fetch_accesses               11616682                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                       152771779                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          14151756                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                     137741770                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   16676570                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           4507809                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                    135952950                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                2036750                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles               17940                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles       641961                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles         3192                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                 12081608                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                17936                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples         151786192                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.907472                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.378188                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               129624828     85.40%     85.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  659075      0.43%     85.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 1161050      0.76%     86.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3892575      2.56%     89.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  858403      0.57%     89.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1081720      0.71%     90.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  610326      0.40%     90.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  607018      0.40%     91.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                13291197      8.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           151786192                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.109160                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.901618                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                10501278                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles            125161717                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  8788729                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              6318916                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles               1015552                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved               42593                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 2874                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts             104539580                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 8884                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles               1015552                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                11986146                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles               39467007                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles      39932559                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 11707784                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles             47677144                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              99835218                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                  972                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents              18823570                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents              20263932                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                553914                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           76912140                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            127220676                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        83915151                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups         43304231                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps             46932082                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                29980064                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts           6058595                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts         13220                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                 41113638                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            23624239                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6996734                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          1788478                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1324566                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  90520699                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded            4275277                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 88566192                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             9985                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined       40218866                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined      7378428                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved       4238367                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples    151786192                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.583493                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.261523                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          105957757     69.81%     69.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26921218     17.74%     87.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10333099      6.81%     94.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3422090      2.25%     96.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             956647      0.63%     97.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1514533      1.00%     98.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             721453      0.48%     98.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             690625      0.45%     99.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            1268770      0.84%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      151786192                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  68886     10.60%     10.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     1      0.00%     10.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     10.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    1      0.00%     10.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     10.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     10.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                  13      0.00%     10.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     10.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     10.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     10.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     10.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     10.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     10.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     10.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     10.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     10.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     10.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     10.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     10.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     10.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     10.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     10.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     10.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     10.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     10.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     10.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     10.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     10.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                504992     77.73%     88.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                75759     11.66%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass              489      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             28936586     32.67%     32.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                5795      0.01%     32.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     32.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           12849330     14.51%     47.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     47.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                 32      0.00%     47.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          12061072     13.62%     60.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                237      0.00%     60.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     60.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     60.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     60.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     60.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     60.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     60.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     60.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     60.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     60.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     60.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     60.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     60.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            23377203     26.40%     87.20% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6395631      7.22%     94.42% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess           4939817      5.58%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              88566192                       # Type of FU issued
system.cpu1.iq.rate                          0.579729                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                     649652                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007335                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         278695494                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes        109530868                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     60783813                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads           50882720                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes          25487724                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses     25440000                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              63773580                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses               25441775                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads           58932                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads     14880676                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          230                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         3831                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores      4175001                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           95                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked        58108                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles               1015552                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles               13512934                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles              5042327                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           96058238                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            11001                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             23624239                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             6996734                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts           4255866                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents               1388376                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents              1359216                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          3831                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect         12942                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       512065                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              525007                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             88476623                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts             23351029                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            89570                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                      1262262                       # number of nop insts executed
system.cpu1.iew.exec_refs                    29735780                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 4184849                       # Number of branches executed
system.cpu1.iew.exec_stores                   6384751                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.579142                       # Inst execution rate
system.cpu1.iew.wb_sent                      88179766                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     86223813                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 65257686                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 78524764                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.564396                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.831046                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts       33559292                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          36910                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           522091                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples    146888092                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.379674                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.946640                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    111499570     75.91%     75.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     25633695     17.45%     93.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6676752      4.55%     97.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       471297      0.32%     98.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       606272      0.41%     98.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       461557      0.31%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       814477      0.55%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        46951      0.03%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       677521      0.46%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    146888092                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            55769650                       # Number of instructions committed
system.cpu1.commit.committedOps              55769650                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      11565296                       # Number of memory references committed
system.cpu1.commit.loads                      8743563                       # Number of loads committed
system.cpu1.commit.membars                      15593                       # Number of memory barriers committed
system.cpu1.commit.branches                   2332504                       # Number of branches committed
system.cpu1.commit.fp_insts                  25435065                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 29105330                       # Number of committed integer instructions.
system.cpu1.commit.function_calls               40539                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass      1216375      2.18%      2.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        13120237     23.53%     25.71% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           5399      0.01%     25.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     25.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      12846806     23.04%     48.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     48.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt            28      0.00%     48.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     12058827     21.62%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv           237      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        8759156     15.71%     86.08% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2822768      5.06%     91.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess      4939817      8.86%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         55769650                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               677521                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                   229165616                       # The number of ROB reads
system.cpu1.rob.rob_writes                  183556755                       # The number of ROB writes
system.cpu1.timesIdled                          28270                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                         985587                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                     5604730                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   54553763                       # Number of Instructions Simulated
system.cpu1.committedOps                     54553763                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.800389                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.800389                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.357093                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.357093                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                80222884                       # number of integer regfile reads
system.cpu1.int_regfile_writes               49714640                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                 43266607                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                25174696                       # number of floating regfile writes
system.cpu1.misc_regfile_reads               29002222                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               2033095                       # number of misc regfile writes
system.cpu1.icache.tags.replacements            39139                       # number of replacements
system.cpu1.icache.tags.tagsinuse          510.257766                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12039229                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            39139                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           307.601855                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   510.257766                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.996597                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.996597                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          411                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         24202366                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        24202366                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     12038753                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12038753                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     12038753                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12038753                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     12038753                       # number of overall hits
system.cpu1.icache.overall_hits::total       12038753                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        42855                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        42855                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        42855                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         42855                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        42855                       # number of overall misses
system.cpu1.icache.overall_misses::total        42855                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   2597243309                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2597243309                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   2597243309                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2597243309                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   2597243309                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2597243309                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     12081608                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12081608                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     12081608                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12081608                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     12081608                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12081608                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.003547                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003547                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.003547                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003547                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.003547                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003547                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 60605.374145                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60605.374145                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 60605.374145                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60605.374145                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 60605.374145                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60605.374145                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          469                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    22.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst         3703                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3703                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst         3703                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3703                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst         3703                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3703                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        39152                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        39152                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        39152                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        39152                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        39152                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        39152                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   2261072147                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2261072147                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   2261072147                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2261072147                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   2261072147                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2261072147                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.003241                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003241                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.003241                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003241                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.003241                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003241                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 57751.127580                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 57751.127580                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 57751.127580                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 57751.127580                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 57751.127580                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 57751.127580                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           478545                       # number of replacements
system.cpu1.dcache.tags.tagsinuse         1019.743676                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           24380987                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           478545                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            50.948160                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data  1019.743676                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.995843                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995843                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          885                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         52133026                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        52133026                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data     22420276                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22420276                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      1940181                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1940181                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         7733                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         7733                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         7884                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         7884                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     24360457                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        24360457                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     24360457                       # number of overall hits
system.cpu1.dcache.overall_hits::total       24360457                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       573112                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       573112                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       870075                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       870075                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data         3144                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3144                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data         2195                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2195                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data      1443187                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1443187                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data      1443187                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1443187                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  29224486296                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  29224486296                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data  67586808161                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  67586808161                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     99443216                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     99443216                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     18654912                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     18654912                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data         9000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         9000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  96811294457                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  96811294457                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  96811294457                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  96811294457                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data     22993388                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22993388                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      2810256                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2810256                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        10877                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10877                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        10079                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10079                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     25803644                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     25803644                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     25803644                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     25803644                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.024925                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.024925                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.309607                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.309607                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.289050                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.289050                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.217780                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.217780                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.055930                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.055930                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.055930                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.055930                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 50992.626740                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 50992.626740                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 77679.289901                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 77679.289901                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 31629.521628                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 31629.521628                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  8498.820957                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8498.820957                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 67081.600969                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67081.600969                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 67081.600969                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67081.600969                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1227318                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         4566                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            38267                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             58                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    32.072491                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    78.724138                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       316709                       # number of writebacks
system.cpu1.dcache.writebacks::total           316709                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data       385970                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       385970                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data       574245                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       574245                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data          614                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          614                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       960215                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       960215                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       960215                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       960215                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       187142                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       187142                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data       295830                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       295830                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data         2530                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         2530                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data         2187                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2187                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       482972                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       482972                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       482972                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       482972                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data  10874157997                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10874157997                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data  21581415299                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  21581415299                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     54595018                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     54595018                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data      9735088                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      9735088                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  32455573296                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  32455573296                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data  32455573296                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  32455573296                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data      7392000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      7392000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data     63442000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     63442000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     70834000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     70834000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.008139                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008139                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.105268                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.105268                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.232601                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.232601                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.216986                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.216986                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.018717                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.018717                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.018717                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.018717                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 58106.453907                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 58106.453907                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 72952.084978                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 72952.084978                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 21579.058498                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21579.058498                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  4451.343393                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4451.343393                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 67199.699560                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 67199.699560                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 67199.699560                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 67199.699560                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      44                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    500429                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    4826     39.87%     39.87% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     64      0.53%     40.40% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    162      1.34%     41.74% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     11      0.09%     41.83% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   7040     58.17%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               12103                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     4826     48.85%     48.85% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      64      0.65%     49.50% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     162      1.64%     51.14% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      11      0.11%     51.25% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    4816     48.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 9879                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            155008718000     97.98%     97.98% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               53173000      0.03%     98.01% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              121982000      0.08%     98.09% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               14510000      0.01%     98.10% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             3006459000      1.90%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        158204842000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.684091                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.816244                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      3.23%      3.23% # number of syscalls executed
system.cpu0.kern.syscall::3                         1      3.23%      6.45% # number of syscalls executed
system.cpu0.kern.syscall::4                        23     74.19%     80.65% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      3.23%     83.87% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      3.23%     87.10% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      3.23%     90.32% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      3.23%     93.55% # number of syscalls executed
system.cpu0.kern.syscall::71                        1      3.23%     96.77% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      3.23%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    31                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   17      0.13%      0.13% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  105      0.83%      0.96% # number of callpals executed
system.cpu0.kern.callpal::tbi                       6      0.05%      1.01% # number of callpals executed
system.cpu0.kern.callpal::swpipl                10962     86.70%     87.71% # number of callpals executed
system.cpu0.kern.callpal::rdps                    402      3.18%     90.89% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.01%     90.90% # number of callpals executed
system.cpu0.kern.callpal::rti                     904      7.15%     98.05% # number of callpals executed
system.cpu0.kern.callpal::callsys                  69      0.55%     98.59% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.02%     98.61% # number of callpals executed
system.cpu0.kern.callpal::rdunique                176      1.39%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 12644                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             1009                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                822                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                822                      
system.cpu0.kern.mode_good::user                  822                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.814668                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.897870                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        9980977000      6.30%      6.30% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        148360350000     93.70%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     105                       # number of times the context was actually changed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      66                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    498339                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    3011     40.20%     40.20% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    162      2.16%     42.36% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     17      0.23%     42.59% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   4300     57.41%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                7490                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     3008     48.69%     48.69% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     162      2.62%     51.31% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      17      0.28%     51.59% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    2991     48.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 6178                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            156715589000     98.95%     98.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              121616000      0.08%     99.03% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               18345000      0.01%     99.04% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             1521218000      0.96%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        158376768000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.999004                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.695581                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.824833                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1      2.44%      2.44% # number of syscalls executed
system.cpu1.kern.syscall::2                         1      2.44%      4.88% # number of syscalls executed
system.cpu1.kern.syscall::3                         2      4.88%      9.76% # number of syscalls executed
system.cpu1.kern.syscall::4                         6     14.63%     24.39% # number of syscalls executed
system.cpu1.kern.syscall::6                         2      4.88%     29.27% # number of syscalls executed
system.cpu1.kern.syscall::17                        5     12.20%     41.46% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      2.44%     43.90% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      2.44%     46.34% # number of syscalls executed
system.cpu1.kern.syscall::45                        3      7.32%     53.66% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      2.44%     56.10% # number of syscalls executed
system.cpu1.kern.syscall::54                        1      2.44%     58.54% # number of syscalls executed
system.cpu1.kern.syscall::59                        1      2.44%     60.98% # number of syscalls executed
system.cpu1.kern.syscall::71                        9     21.95%     82.93% # number of syscalls executed
system.cpu1.kern.syscall::73                        2      4.88%     87.80% # number of syscalls executed
system.cpu1.kern.syscall::74                        2      4.88%     92.68% # number of syscalls executed
system.cpu1.kern.syscall::144                       1      2.44%     95.12% # number of syscalls executed
system.cpu1.kern.syscall::256                       1      2.44%     97.56% # number of syscalls executed
system.cpu1.kern.syscall::257                       1      2.44%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    41                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   11      0.14%      0.14% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  187      2.32%      2.46% # number of callpals executed
system.cpu1.kern.callpal::tbi                       7      0.09%      2.55% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 6293     78.13%     80.67% # number of callpals executed
system.cpu1.kern.callpal::rdps                    384      4.77%     85.44% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     2      0.02%     85.46% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.01%     85.47% # number of callpals executed
system.cpu1.kern.callpal::rti                    1018     12.64%     98.11% # number of callpals executed
system.cpu1.kern.callpal::callsys                 106      1.32%     99.43% # number of callpals executed
system.cpu1.kern.callpal::imb                       4      0.05%     99.48% # number of callpals executed
system.cpu1.kern.callpal::rdunique                 41      0.51%     99.99% # number of callpals executed
system.cpu1.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  8055                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             1164                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                989                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 41                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               1006                      
system.cpu1.kern.mode_good::user                  989                      
system.cpu1.kern.mode_good::idle                   17                      
system.cpu1.kern.mode_switch_good::kernel     0.864261                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.414634                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.917046                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        5707735000      3.60%      3.60% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        146995291000     92.81%     96.42% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          5673742000      3.58%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     187                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001330                       # Number of seconds simulated
sim_ticks                                  1330164000                       # Number of ticks simulated
final_tick                               3016171370000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              277149057                       # Simulator instruction rate (inst/s)
host_op_rate                                277148090                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              343811424                       # Simulator tick rate (ticks/s)
host_mem_usage                                 471532                       # Number of bytes of host memory used
host_seconds                                     3.87                       # Real time elapsed on the host
sim_insts                                  1072248203                       # Number of instructions simulated
sim_ops                                    1072248203                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst         467712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         848704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         216960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         280000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1813376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       467712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       216960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        684672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       682496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          682496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst            7308                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           13261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            3390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            4375                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               28334                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10664                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10664                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         351619800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         638044632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst         163107707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         210500359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1363272499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    351619800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst    163107707                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        514727507                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       513091619                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            513091619                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       513091619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        351619800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        638044632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst        163107707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        210500359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1876364118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       28333                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10664                       # Number of write requests accepted
system.mem_ctrls.readBursts                     28333                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10664                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1803648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  681984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1813312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               682496                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    151                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     9                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           40                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              508                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1330164000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 28333                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10664                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    263.021583                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   157.171417                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   301.518562                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3933     41.61%     41.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2517     26.63%     68.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          977     10.34%     78.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          409      4.33%     82.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          279      2.95%     85.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          190      2.01%     87.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          140      1.48%     89.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          146      1.54%     90.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          861      9.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9452                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          657                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.899543                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.891157                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     40.779848                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             43      6.54%      6.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           331     50.38%     56.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           106     16.13%     73.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            59      8.98%     82.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            32      4.87%     86.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            23      3.50%     90.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           17      2.59%     93.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      1.52%     94.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      1.22%     95.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           10      1.52%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            3      0.46%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            6      0.91%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            4      0.61%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.15%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            2      0.30%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.15%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           657                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          657                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.219178                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.199003                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.905975                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              601     91.48%     91.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.15%     91.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               41      6.24%     97.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      1.67%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.15%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.15%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           657                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    537474757                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1065887257                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  140910000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19071.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37821.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1355.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       512.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1363.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    513.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.67                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.63                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    20866                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8524                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      34109.39                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE        5609250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF        44460000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT      1281377750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0             14624116920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             15156582840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              7979428875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              8269960875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            38099279400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            38955945600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            9401229360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            9529105680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        197001395760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        197001395760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        379356857505                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        389932431165                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1476931452000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1467654633000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2123393759820                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2126500054920                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           704.003877                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           705.033758                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               19466                       # Transaction distribution
system.membus.trans_dist::ReadResp              19467                       # Transaction distribution
system.membus.trans_dist::WriteReq                  6                       # Transaction distribution
system.membus.trans_dist::WriteResp                 6                       # Transaction distribution
system.membus.trans_dist::Writeback             10664                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              126                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             45                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             171                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9345                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9345                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        14618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        14618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        34589                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        34595                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port         6778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total         6778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port        12035                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total        12041                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  68032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port       467712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total       467712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      1345472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      1345496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       216960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       216960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port       465728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total       465752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2495920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              609                       # Total snoops (count)
system.membus.snoop_fanout::samples             39646                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                   39646    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total               39646                       # Request fanout histogram
system.membus.reqLayer0.occupancy               12000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           124963996                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy           68413442                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy          124385963                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              9.4                       # Layer utilization (%)
system.membus.respLayer4.occupancy           31690483                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              2.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy           43144479                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              3.2                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu0.branchPred.lookups                 155725                       # Number of BP lookups
system.cpu0.branchPred.condPredicted           129042                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             7286                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups              116455                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                  73311                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            62.952213                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                   9187                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect               251                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                      142552                       # DTB read hits
system.cpu0.dtb.read_misses                      2406                       # DTB read misses
system.cpu0.dtb.read_acv                           22                       # DTB read access violations
system.cpu0.dtb.read_accesses                   47927                       # DTB read accesses
system.cpu0.dtb.write_hits                     108397                       # DTB write hits
system.cpu0.dtb.write_misses                     1130                       # DTB write misses
system.cpu0.dtb.write_acv                          31                       # DTB write access violations
system.cpu0.dtb.write_accesses                  19570                       # DTB write accesses
system.cpu0.dtb.data_hits                      250949                       # DTB hits
system.cpu0.dtb.data_misses                      3536                       # DTB misses
system.cpu0.dtb.data_acv                           53                       # DTB access violations
system.cpu0.dtb.data_accesses                   67497                       # DTB accesses
system.cpu0.itb.fetch_hits                      45007                       # ITB hits
system.cpu0.itb.fetch_misses                     1106                       # ITB misses
system.cpu0.itb.fetch_acv                          15                       # ITB acv
system.cpu0.itb.fetch_accesses                  46113                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                         1068506                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles            308423                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                        933846                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                     155725                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             82498                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       553720                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                  21978                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 262                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        40862                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                   123078                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 4927                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            914264                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.021418                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.330675                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  732314     80.10%     80.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   11688      1.28%     81.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   27322      2.99%     84.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   13857      1.52%     85.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   36329      3.97%     89.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    7836      0.86%     90.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   15507      1.70%     92.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    6883      0.75%     93.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   62528      6.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              914264                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.145741                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.873974                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  232885                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               527348                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   116132                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                27557                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                 10342                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                7788                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  663                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                813494                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1994                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                 10342                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  246883                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 151262                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles        266552                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                   128889                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               110336                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                777065                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                  190                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                 20445                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                  2818                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 59904                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             515626                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              1007054                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         1004026                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups             2627                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps               391618                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  124006                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             24885                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          2499                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                   177989                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads              144734                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             115217                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads            27332                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           14884                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                    715987                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded              17919                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                   681126                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             1297                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined         149119                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        93193                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved         11529                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       914264                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.744999                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.420601                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             637834     69.76%     69.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             104637     11.44%     81.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              56413      6.17%     87.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              49294      5.39%     92.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              35537      3.89%     96.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5              16203      1.77%     98.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6               9512      1.04%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7               3126      0.34%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8               1708      0.19%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         914264                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   1004      4.58%      4.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      4.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      4.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      4.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      4.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      4.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      4.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      4.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      4.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      4.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      4.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      4.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      4.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      4.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      4.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      4.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      4.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      4.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      4.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      4.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      4.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      4.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      4.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      4.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      4.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      4.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      4.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      4.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 12004     54.71%     59.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 8932     40.71%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass              461      0.07%      0.07% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               400311     58.77%     58.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 628      0.09%     58.93% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     58.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd               1191      0.17%     59.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     59.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     59.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     59.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                230      0.03%     59.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     59.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     59.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     59.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     59.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     59.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     59.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     59.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     59.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     59.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     59.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     59.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     59.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.14% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              152148     22.34%     81.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             110733     16.26%     97.74% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess             15424      2.26%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                681126                       # Type of FU issued
system.cpu0.iq.rate                          0.637456                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      21940                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.032211                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads           2291598                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes           879629                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses       645161                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads               8154                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes              4093                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3873                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                698355                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                   4250                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads            5187                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        36267                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses           72                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          716                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores        11613                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked        16345                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                 10342                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                  50405                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                85610                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts             749109                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts             3355                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts               144734                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts              115217                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts             14001                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                  1199                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                83826                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           716                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          3930                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect         5621                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                9551                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts               672968                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts               146020                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             8157                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                        15203                       # number of nop insts executed
system.cpu0.iew.exec_refs                      255922                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   91427                       # Number of branches executed
system.cpu0.iew.exec_stores                    109902                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.629821                       # Inst execution rate
system.cpu0.iew.wb_sent                        654786                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                       649034                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                   315649                       # num instructions producing a value
system.cpu0.iew.wb_consumers                   423395                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.607422                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.745519                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts         151718                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls           6390                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             8631                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       888142                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.665024                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.641457                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       672842     75.76%     75.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        99198     11.17%     86.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        40512      4.56%     91.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        16619      1.87%     93.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        17698      1.99%     95.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         7034      0.79%     96.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         7201      0.81%     96.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         4915      0.55%     97.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        22123      2.49%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       888142                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts              590636                       # Number of instructions committed
system.cpu0.commit.committedOps                590636                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                        212071                       # Number of memory references committed
system.cpu0.commit.loads                       108467                       # Number of loads committed
system.cpu0.commit.membars                       3386                       # Number of memory barriers committed
system.cpu0.commit.branches                     77889                       # Number of branches committed
system.cpu0.commit.fp_insts                      3711                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                   567432                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                5589                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass        12588      2.13%      2.13% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          345071     58.42%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            604      0.10%     60.66% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     60.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd          1189      0.20%     60.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     60.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     60.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           230      0.04%     60.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         111853     18.94%     79.84% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        103677     17.55%     97.39% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess        15424      2.61%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           590636                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                22123                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                     1593304                       # The number of ROB reads
system.cpu0.rob.rob_writes                    1511144                       # The number of ROB writes
system.cpu0.timesIdled                           4929                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                         154242                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                      443602                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                     578508                       # Number of Instructions Simulated
system.cpu0.committedOps                       578508                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.847003                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.847003                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.541418                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.541418                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                  900577                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 444124                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     2573                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2416                       # number of floating regfile writes
system.cpu0.misc_regfile_reads                  22434                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 11811                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::WriteReq                   6                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  6                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                12000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                6000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements             7307                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.991874                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             120539                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             7819                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            15.416166                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.991874                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999984                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          391                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           253465                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          253465                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst       114702                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         114702                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       114702                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          114702                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       114702                       # number of overall hits
system.cpu0.icache.overall_hits::total         114702                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         8376                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8376                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         8376                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8376                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         8376                       # number of overall misses
system.cpu0.icache.overall_misses::total         8376                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    464668183                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    464668183                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    464668183                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    464668183                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    464668183                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    464668183                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       123078                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       123078                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       123078                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       123078                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       123078                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       123078                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.068054                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.068054                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.068054                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.068054                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.068054                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.068054                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 55476.144102                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55476.144102                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 55476.144102                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55476.144102                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 55476.144102                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55476.144102                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           30                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         1066                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1066                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         1066                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1066                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         1066                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1066                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst         7310                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         7310                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst         7310                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         7310                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst         7310                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         7310                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    390562558                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    390562558                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    390562558                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    390562558                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    390562558                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    390562558                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.059393                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.059393                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.059393                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.059393                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.059393                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.059393                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 53428.530506                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53428.530506                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 53428.530506                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53428.530506                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 53428.530506                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53428.530506                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            12956                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          910.787379                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             159144                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            13980                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.383691                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   910.787379                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.889441                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.889441                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          892                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           470637                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          470637                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       100899                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         100899                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        45040                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         45040                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         1766                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1766                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         1731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1731                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       145939                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          145939                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       145939                       # number of overall hits
system.cpu0.dcache.overall_hits::total         145939                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        22193                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        22193                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        56634                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        56634                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          299                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          299                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data           26                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           26                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        78827                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         78827                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        78827                       # number of overall misses
system.cpu0.dcache.overall_misses::total        78827                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   1364656976                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1364656976                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   3726277119                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   3726277119                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     18624999                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     18624999                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data       217996                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       217996                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   5090934095                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5090934095                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   5090934095                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5090934095                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       123092                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       123092                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       101674                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       101674                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         2065                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2065                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         1757                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1757                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       224766                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       224766                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       224766                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       224766                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.180296                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.180296                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.557016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.557016                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.144794                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.144794                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.014798                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.014798                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.350707                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.350707                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.350707                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.350707                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 61490.423827                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61490.423827                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 65795.760833                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 65795.760833                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 62290.966555                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 62290.966555                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  8384.461538                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8384.461538                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 64583.633717                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 64583.633717                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 64583.633717                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 64583.633717                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        93504                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1283                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             4925                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             29                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    18.985584                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    44.241379                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7762                       # number of writebacks
system.cpu0.dcache.writebacks::total             7762                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        16208                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        16208                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        49235                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        49235                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data          170                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          170                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        65443                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        65443                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        65443                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        65443                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         5985                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5985                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         7399                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         7399                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          129                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          129                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data           26                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           26                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        13384                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        13384                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        13384                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        13384                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    369855510                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    369855510                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    496605688                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    496605688                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data      6899500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      6899500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data       106004                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       106004                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    866461198                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    866461198                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    866461198                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    866461198                       # number of overall MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data       606000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       606000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data       606000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       606000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.048622                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.048622                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.072772                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.072772                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.062470                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.062470                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.014798                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.014798                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.059546                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.059546                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.059546                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.059546                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 61797.077694                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 61797.077694                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 67117.946750                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 67117.946750                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 53484.496124                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53484.496124                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  4077.076923                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4077.076923                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 64738.583234                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 64738.583234                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 64738.583234                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 64738.583234                       # average overall mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  46943                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            36406                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             2936                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               32531                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                  18992                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            58.381236                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                   3727                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               104                       # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                       50359                       # DTB read hits
system.cpu1.dtb.read_misses                       387                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                   14180                       # DTB read accesses
system.cpu1.dtb.write_hits                      33676                       # DTB write hits
system.cpu1.dtb.write_misses                       56                       # DTB write misses
system.cpu1.dtb.write_acv                          35                       # DTB write access violations
system.cpu1.dtb.write_accesses                   7544                       # DTB write accesses
system.cpu1.dtb.data_hits                       84035                       # DTB hits
system.cpu1.dtb.data_misses                       443                       # DTB misses
system.cpu1.dtb.data_acv                           35                       # DTB access violations
system.cpu1.dtb.data_accesses                   21724                       # DTB accesses
system.cpu1.itb.fetch_hits                      13596                       # ITB hits
system.cpu1.itb.fetch_misses                      610                       # ITB misses
system.cpu1.itb.fetch_acv                           8                       # ITB acv
system.cpu1.itb.fetch_accesses                  14206                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                          372086                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles            113196                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                        280634                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      46943                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             22719                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       147031                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   8026                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                 138                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        29865                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles           56                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.CacheLines                    38837                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 2084                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples            294299                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.953568                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.291974                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  240969     81.88%     81.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    4177      1.42%     83.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    6119      2.08%     85.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                    4222      1.43%     86.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   10060      3.42%     90.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    3179      1.08%     91.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    3663      1.24%     92.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1840      0.63%     93.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   20070      6.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              294299                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.126162                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.754218                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                   94281                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles               150901                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    40062                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 5465                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  3590                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                3101                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                  431                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                253862                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 1327                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  3590                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                   97905                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                  32691                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles         83817                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    41650                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                34646                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                244054                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                 1656                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                  1912                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                  4715                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                 22368                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands             164562                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               309854                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups          309625                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups              205                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps               124414                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   40150                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts              5699                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts           921                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                    38383                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               48986                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              36109                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             8049                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            5861                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                    224048                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded               6759                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                   216149                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              277                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          47013                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        25885                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved          4397                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       294299                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.734454                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.439546                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             207814     70.61%     70.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              33046     11.23%     81.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              17680      6.01%     87.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              13658      4.64%     92.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              11638      3.95%     96.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5               5415      1.84%     98.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6               2955      1.00%     99.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               1332      0.45%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                761      0.26%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         294299                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                    446      6.20%      6.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      6.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      6.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      6.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      6.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      6.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      6.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      6.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      6.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      6.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      6.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      6.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      6.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      6.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      6.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      6.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      6.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      6.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      6.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      6.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      6.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      6.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      6.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      6.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      6.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      6.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      6.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      6.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                  4071     56.55%     62.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2682     37.26%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               125294     57.97%     57.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 200      0.09%     58.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     58.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                 32      0.01%     58.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     58.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     58.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     58.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     58.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     58.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     58.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     58.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     58.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     58.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     58.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     58.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     58.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     58.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     58.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     58.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     58.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     58.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     58.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     58.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     58.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     58.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     58.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     58.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     58.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               52696     24.38%     82.45% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              34408     15.92%     98.37% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess              3519      1.63%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                216149                       # Type of FU issued
system.cpu1.iq.rate                          0.580911                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       7199                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.033306                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            733413                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes           277733                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses       204602                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                660                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes               352                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses          298                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                222993                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                    355                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads            2423                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        11050                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          274                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores         4679                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked         6814                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  3590                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                   9028                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                18583                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts             235289                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts              990                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                48986                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts               36109                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts              5266                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   139                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                18395                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           274                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          1138                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect         2269                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                3407                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts               213417                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                50879                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             2732                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                         4482                       # number of nop insts executed
system.cpu1.iew.exec_refs                       84688                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   28614                       # Number of branches executed
system.cpu1.iew.exec_stores                     33809                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.573569                       # Inst execution rate
system.cpu1.iew.wb_sent                        205934                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                       204900                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    97799                       # num instructions producing a value
system.cpu1.iew.wb_consumers                   125285                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.550679                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.780612                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          50637                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls           2362                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             3137                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       285468                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.644083                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.685438                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0       222931     78.09%     78.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        28724     10.06%     88.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        10029      3.51%     91.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         4484      1.57%     93.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         4722      1.65%     94.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         2527      0.89%     95.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         2332      0.82%     96.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         1636      0.57%     97.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         8083      2.83%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       285468                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts              183865                       # Number of instructions committed
system.cpu1.commit.committedOps                183865                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         69366                       # Number of memory references committed
system.cpu1.commit.loads                        37936                       # Number of loads committed
system.cpu1.commit.membars                        994                       # Number of memory barriers committed
system.cpu1.commit.branches                     24643                       # Number of branches committed
system.cpu1.commit.fp_insts                       261                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   177458                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                2361                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass         3113      1.69%      1.69% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          106374     57.85%     59.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            188      0.10%     59.65% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     59.65% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd            30      0.02%     59.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     59.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     59.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     59.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     59.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     59.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     59.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     59.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     59.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     59.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     59.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     59.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     59.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     59.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     59.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     59.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     59.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     59.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     59.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     59.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     59.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     59.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     59.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     59.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.67% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          38930     21.17%     80.84% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         31711     17.25%     98.09% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess         3519      1.91%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           183865                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 8083                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                      508856                       # The number of ROB reads
system.cpu1.rob.rob_writes                     477897                       # The number of ROB writes
system.cpu1.timesIdled                           2356                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                          77787                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      420402                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                     180752                       # Number of Instructions Simulated
system.cpu1.committedOps                       180752                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.058544                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.058544                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.485780                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.485780                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                  280926                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 143293                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                      170                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                     102                       # number of floating regfile writes
system.cpu1.misc_regfile_reads                  12218                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                  3060                       # number of misc regfile writes
system.cpu1.icache.tags.replacements             3389                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.998558                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              57964                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3901                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            14.858754                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   511.998558                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.999997                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          321                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          191                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            81064                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           81064                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst        34961                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          34961                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        34961                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           34961                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        34961                       # number of overall hits
system.cpu1.icache.overall_hits::total          34961                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         3876                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3876                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         3876                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3876                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         3876                       # number of overall misses
system.cpu1.icache.overall_misses::total         3876                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    219321982                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    219321982                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    219321982                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    219321982                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    219321982                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    219321982                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        38837                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        38837                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        38837                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        38837                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        38837                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        38837                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.099802                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.099802                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.099802                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.099802                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.099802                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.099802                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 56584.618679                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56584.618679                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 56584.618679                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56584.618679                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 56584.618679                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56584.618679                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          145                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           29                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          488                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          488                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          488                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          488                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          488                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          488                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         3388                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3388                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         3388                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3388                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         3388                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3388                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    182731517                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    182731517                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    182731517                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    182731517                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    182731517                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    182731517                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.087236                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.087236                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.087236                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.087236                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.087236                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.087236                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 53934.922373                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53934.922373                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 53934.922373                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53934.922373                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 53934.922373                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53934.922373                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements             4599                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          861.563450                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              77194                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5208                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.822197                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   861.563450                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.841371                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.841371                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          609                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          402                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          207                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.594727                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           151956                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          151956                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        32787                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          32787                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data        16195                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         16195                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data          550                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          550                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          632                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          632                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data        48982                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           48982                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        48982                       # number of overall hits
system.cpu1.dcache.overall_hits::total          48982                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         8756                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         8756                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        14560                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        14560                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          153                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          153                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data           19                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        23316                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         23316                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        23316                       # number of overall misses
system.cpu1.dcache.overall_misses::total        23316                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    553541475                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    553541475                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    988935969                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    988935969                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data      8934750                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      8934750                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data       151999                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       151999                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   1542477444                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1542477444                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   1542477444                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1542477444                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        41543                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        41543                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        30755                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        30755                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data          703                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          703                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data          651                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          651                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        72298                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        72298                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        72298                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        72298                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.210770                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.210770                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.473419                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.473419                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.217639                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.217639                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.029186                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.029186                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.322499                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.322499                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.322499                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.322499                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 63218.533006                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 63218.533006                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 67921.426442                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67921.426442                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 58397.058824                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 58397.058824                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  7999.947368                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7999.947368                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 66155.320124                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 66155.320124                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 66155.320124                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 66155.320124                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        32583                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1722                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    18.921603                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2902                       # number of writebacks
system.cpu1.dcache.writebacks::total             2902                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         6210                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6210                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data        12489                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        12489                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data           44                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           44                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        18699                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        18699                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        18699                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        18699                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         2546                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         2546                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         2071                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2071                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          109                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          109                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data           19                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           19                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         4617                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4617                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         4617                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4617                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    161768258                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    161768258                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    139485461                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    139485461                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data      5799500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      5799500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        74001                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        74001                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    301253719                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    301253719                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    301253719                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    301253719                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data       606000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       606000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data       606000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       606000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.061286                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.061286                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.067339                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.067339                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.155050                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.155050                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.029186                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.029186                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.063861                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.063861                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.063861                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.063861                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 63538.200314                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 63538.200314                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 67351.743602                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67351.743602                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 53206.422018                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53206.422018                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  3894.789474                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3894.789474                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 65248.802036                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 65248.802036                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 65248.802036                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 65248.802036                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1992                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     339     49.34%     49.34% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.15%     49.49% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.15%     49.64% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    346     50.36%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 687                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      337     49.93%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.15%     50.07% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.15%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     336     49.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  675                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1427489000     94.54%     94.54% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                1011000      0.07%     94.61% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 688000      0.05%     94.66% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               80688000      5.34%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1509876000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.994100                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.971098                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.982533                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      6.67%      6.67% # number of syscalls executed
system.cpu0.kern.syscall::6                         2     13.33%     20.00% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      6.67%     26.67% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      6.67%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     20.00%     53.33% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      6.67%     60.00% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      6.67%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     26.67%     93.33% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      6.67%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    15                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.12%      0.12% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  109     13.09%     13.21% # number of callpals executed
system.cpu0.kern.callpal::tbi                       5      0.60%     13.81% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  515     61.82%     75.63% # number of callpals executed
system.cpu0.kern.callpal::rdps                      4      0.48%     76.11% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.12%     76.23% # number of callpals executed
system.cpu0.kern.callpal::rti                     170     20.41%     96.64% # number of callpals executed
system.cpu0.kern.callpal::callsys                  24      2.88%     99.52% # number of callpals executed
system.cpu0.kern.callpal::imb                       4      0.48%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   833                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              278                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                166                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                165                      
system.cpu0.kern.mode_good::user                  166                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.593525                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.745495                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        1979618000     85.76%     85.76% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           328698000     14.24%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     109                       # number of times the context was actually changed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       624                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     170     46.58%     46.58% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.27%     46.85% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.27%     47.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    193     52.88%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 365                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      170     49.85%     49.85% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.29%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.29%     50.44% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     169     49.56%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  341                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               728892000     91.73%     91.73% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 570000      0.07%     91.80% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1854000      0.23%     92.03% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               63330000      7.97%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           794646000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.875648                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.934247                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     50.00%     50.00% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     50.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     2                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.26%      0.26% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   13      3.32%      3.58% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.26%      3.84% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  342     87.47%     91.30% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      0.51%     91.82% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.26%     92.07% # number of callpals executed
system.cpu1.kern.callpal::rti                      21      5.37%     97.44% # number of callpals executed
system.cpu1.kern.callpal::callsys                  10      2.56%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   391                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               32                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 19                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  3                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 20                      
system.cpu1.kern.mode_good::user                   19                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.625000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.333333                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.740741                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         255045000     70.37%     70.37% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           107370000     29.63%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      13                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
