#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Aug 15 08:51:20 2018
# Process ID: 18396
# Current directory: D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4824 D:\fpga\25_uart_send_pic_to_hdmi_version_two\exp\mig_7series_0_ex\mig_7series_0_ex.xpr
# Log file: D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/vivado.log
# Journal file: D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.xpr
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
set_property mark_debug true [get_nets [list init_calib_complete_OBUF]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 16
create_run synth_2 -flow {Vivado Synthesis 2018} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
current_run [get_runs synth_2]
set_property STEPS.SYNTH_DESIGN.TCL.PRE D:/fpga/usefulTCL/SynthesisStart.tcl [get_runs synth_2]
set_property STEPS.SYNTH_DESIGN.TCL.POST D:/fpga/usefulTCL/SynthesisFinish.tcl [get_runs synth_2]
set_property STEPS.SYNTH_DESIGN.TCL.PRE {} [get_runs synth_2]
set_property STEPS.SYNTH_DESIGN.TCL.POST {} [get_runs synth_2]
set_property STEPS.INIT_DESIGN.TCL.PRE D:/fpga/usefulTCL/ImplementationStart.tcl [get_runs impl_1]
set_property STEPS.INIT_DESIGN.TCL.POST D:/fpga/usefulTCL/ImplementationFinish.tcl [get_runs impl_1]
set_property STEPS.OPT_DESIGN.TCL.PRE D:/fpga/usefulTCL/OptStart.tcl [get_runs impl_1]
set_property STEPS.OPT_DESIGN.TCL.POST D:/fpga/usefulTCL/OptFinish.tcl [get_runs impl_1]
set_property STEPS.PLACE_DESIGN.TCL.PRE D:/fpga/usefulTCL/PlaceStart.tcl [get_runs impl_1]
set_property STEPS.PLACE_DESIGN.TCL.POST D:/fpga/usefulTCL/PlaceFinish.tcl [get_runs impl_1]
set_property STEPS.ROUTE_DESIGN.TCL.PRE D:/fpga/usefulTCL/RouteStart.tcl [get_runs impl_1]
set_property STEPS.ROUTE_DESIGN.TCL.POST D:/fpga/usefulTCL/RouteFinish.tcl [get_runs impl_1]
set_property STEPS.WRITE_BITSTREAM.TCL.PRE D:/fpga/usefulTCL/BitStreamStart.tcl [get_runs impl_1]
set_property STEPS.WRITE_BITSTREAM.TCL.POST D:/fpga/usefulTCL/BitStreamFinish.tcl [get_runs impl_1]
launch_runs impl_2 -to_step write_bitstream -jobs 16
wait_on_run impl_2
open_hw
exec curl -s -x socks5://127.0.0.1:9980 -i -X GET "https://api.telegram.org/bot631376709:AAFk4vmYAIRbSwNf44IJFwVDTaUZQxWoYf0/sendmessage?chat_id=369768837&text=Vivado%20Route%20Finish!"
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.runs/impl_2/example_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 32768 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list instance_name/inst/clk_out1 ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list init_calib_complete_OBUF ]]
save_constraints
reset_run impl_2
launch_runs impl_2 -to_step write_bitstream -jobs 16
wait_on_run impl_2
close_design
open_run synth_2 -name synth_2
set_property PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.runs/impl_2/example_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.runs/impl_2/example_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.runs/impl_2/example_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.runs/impl_2/example_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.runs/impl_2/example_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.runs/impl_2/example_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_design
open_run impl_2
