
hello.axf:     file format elf32-littlearm


Disassembly of section .text:

00000000 <g_pfnVectors>:
   0:	00 10 00 10 0d 01 00 00 d5 00 00 00 d9 00 00 00     ................
	...
  2c:	dd 00 00 00 00 00 00 00 00 00 00 00 e1 00 00 00     ................
  3c:	01 03 00 00 51 01 00 00 51 01 00 00 51 01 00 00     ....Q...Q...Q...
  4c:	51 01 00 00 51 01 00 00 51 01 00 00 51 01 00 00     Q...Q...Q...Q...
  5c:	51 01 00 00 51 01 00 00 51 01 00 00 51 01 00 00     Q...Q...Q...Q...
  6c:	51 01 00 00 51 01 00 00 51 01 00 00 51 01 00 00     Q...Q...Q...Q...
  7c:	51 01 00 00 51 01 00 00 51 01 00 00 51 01 00 00     Q...Q...Q...Q...
  8c:	51 01 00 00 51 01 00 00 51 04 00 00 00 00 00 00     Q...Q...Q.......
  9c:	00 00 00 00 51 01 00 00 51 01 00 00 51 01 00 00     ....Q...Q...Q...
  ac:	00 00 00 00 51 01 00 00 51 01 00 00 51 01 00 00     ....Q...Q...Q...
  bc:	51 01 00 00                                         Q...

000000c0 <__data_section_table>:
  c0:	00000734 	.word	0x00000734
  c4:	10000000 	.word	0x10000000
  c8:	00000008 	.word	0x00000008

000000cc <__bss_section_table>:
  cc:	10000008 	.word	0x10000008
  d0:	00000050 	.word	0x00000050

000000d4 <NMI_Handler>:
// Default exception handlers. Override the ones here by defining your own
// handler routines in your application code.
//*****************************************************************************
__attribute__ ((section(".after_vectors")))
void NMI_Handler(void)
{
  d4:	b500      	push	{lr}
  d6:	e7fe      	b.n	d6 <NMI_Handler+0x2>

000000d8 <HardFault_Handler>:
    {
    }
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void)
{
  d8:	b500      	push	{lr}
  da:	e7fe      	b.n	da <HardFault_Handler+0x2>

000000dc <SVC_Handler>:
    {
    }
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void)
{
  dc:	b500      	push	{lr}
  de:	e7fe      	b.n	de <SVC_Handler+0x2>

000000e0 <PendSV_Handler>:
    {
    }
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void)
{
  e0:	b500      	push	{lr}
  e2:	e7fe      	b.n	e2 <PendSV_Handler+0x2>
    {
    }
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void)
{
  e4:	b500      	push	{lr}
  e6:	e7fe      	b.n	e6 <PendSV_Handler+0x6>

000000e8 <data_init>:
// are written as separate functions rather than being inlined within the
// ResetISR() function in order to cope with MCUs with multiple banks of
// memory.
//*****************************************************************************
__attribute__ ((section(".after_vectors")))
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
  e8:	b510      	push	{r4, lr}
	unsigned int *pulDest = (unsigned int*) start;
	unsigned int *pulSrc = (unsigned int*) romstart;
	unsigned int loop;
	for (loop = 0; loop < len; loop = loop + 4)
  ea:	2300      	movs	r3, #0
  ec:	e002      	b.n	f4 <data_init+0xc>
		*pulDest++ = *pulSrc++;
  ee:	581c      	ldr	r4, [r3, r0]
__attribute__ ((section(".after_vectors")))
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
	unsigned int *pulDest = (unsigned int*) start;
	unsigned int *pulSrc = (unsigned int*) romstart;
	unsigned int loop;
	for (loop = 0; loop < len; loop = loop + 4)
  f0:	3304      	adds	r3, #4
		*pulDest++ = *pulSrc++;
  f2:	c110      	stmia	r1!, {r4}
__attribute__ ((section(".after_vectors")))
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
	unsigned int *pulDest = (unsigned int*) start;
	unsigned int *pulSrc = (unsigned int*) romstart;
	unsigned int loop;
	for (loop = 0; loop < len; loop = loop + 4)
  f4:	4293      	cmp	r3, r2
  f6:	d3fa      	bcc.n	ee <data_init+0x6>
		*pulDest++ = *pulSrc++;
}
  f8:	bd10      	pop	{r4, pc}

000000fa <bss_init>:

__attribute__ ((section(".after_vectors")))
void bss_init(unsigned int start, unsigned int len) {
  fa:	b510      	push	{r4, lr}
	unsigned int *pulDest = (unsigned int*) start;
  fc:	1c03      	adds	r3, r0, #0
	unsigned int loop;
	for (loop = 0; loop < len; loop = loop + 4)
		*pulDest++ = 0;
  fe:	2200      	movs	r2, #0

__attribute__ ((section(".after_vectors")))
void bss_init(unsigned int start, unsigned int len) {
	unsigned int *pulDest = (unsigned int*) start;
	unsigned int loop;
	for (loop = 0; loop < len; loop = loop + 4)
 100:	e000      	b.n	104 <bss_init+0xa>
		*pulDest++ = 0;
 102:	c304      	stmia	r3!, {r2}

__attribute__ ((section(".after_vectors")))
void bss_init(unsigned int start, unsigned int len) {
	unsigned int *pulDest = (unsigned int*) start;
	unsigned int loop;
	for (loop = 0; loop < len; loop = loop + 4)
 104:	1a1c      	subs	r4, r3, r0
 106:	428c      	cmp	r4, r1
 108:	d3fb      	bcc.n	102 <bss_init+0x8>
		*pulDest++ = 0;
}
 10a:	bd10      	pop	{r4, pc}

0000010c <ResetISR>:
// Sets up a simple runtime environment and initializes the C/C++
// library.
//*****************************************************************************
__attribute__ ((section(".after_vectors")))
void
ResetISR(void) {
 10c:	b538      	push	{r3, r4, r5, lr}
    //
	unsigned int LoadAddr, ExeAddr, SectionLen;
	unsigned int *SectionTableAddr;

	// Load base address of Global Section Table
	SectionTableAddr = &__data_section_table;
 10e:	4c0d      	ldr	r4, [pc, #52]	; (144 <ResetISR+0x38>)

    // Copy the data sections from flash to SRAM.
	while (SectionTableAddr < &__data_section_table_end) {
 110:	4d0d      	ldr	r5, [pc, #52]	; (148 <ResetISR+0x3c>)
 112:	e005      	b.n	120 <ResetISR+0x14>
		LoadAddr = *SectionTableAddr++;
 114:	6820      	ldr	r0, [r4, #0]
		ExeAddr = *SectionTableAddr++;
 116:	6861      	ldr	r1, [r4, #4]
		SectionLen = *SectionTableAddr++;
 118:	68a2      	ldr	r2, [r4, #8]
// Sets up a simple runtime environment and initializes the C/C++
// library.
//*****************************************************************************
__attribute__ ((section(".after_vectors")))
void
ResetISR(void) {
 11a:	340c      	adds	r4, #12
    // Copy the data sections from flash to SRAM.
	while (SectionTableAddr < &__data_section_table_end) {
		LoadAddr = *SectionTableAddr++;
		ExeAddr = *SectionTableAddr++;
		SectionLen = *SectionTableAddr++;
		data_init(LoadAddr, ExeAddr, SectionLen);
 11c:	f7ff ffe4 	bl	e8 <data_init>

	// Load base address of Global Section Table
	SectionTableAddr = &__data_section_table;

    // Copy the data sections from flash to SRAM.
	while (SectionTableAddr < &__data_section_table_end) {
 120:	42ac      	cmp	r4, r5
 122:	d3f7      	bcc.n	114 <ResetISR+0x8>
 124:	e005      	b.n	132 <ResetISR+0x26>
		data_init(LoadAddr, ExeAddr, SectionLen);
	}
	// At this point, SectionTableAddr = &__bss_section_table;
	// Zero fill the bss segment
	while (SectionTableAddr < &__bss_section_table_end) {
		ExeAddr = *SectionTableAddr++;
 126:	6820      	ldr	r0, [r4, #0]
		SectionLen = *SectionTableAddr++;
 128:	6861      	ldr	r1, [r4, #4]
// Sets up a simple runtime environment and initializes the C/C++
// library.
//*****************************************************************************
__attribute__ ((section(".after_vectors")))
void
ResetISR(void) {
 12a:	3408      	adds	r4, #8
	// At this point, SectionTableAddr = &__bss_section_table;
	// Zero fill the bss segment
	while (SectionTableAddr < &__bss_section_table_end) {
		ExeAddr = *SectionTableAddr++;
		SectionLen = *SectionTableAddr++;
		bss_init(ExeAddr, SectionLen);
 12c:	f7ff ffe5 	bl	fa <bss_init>
 130:	e000      	b.n	134 <ResetISR+0x28>
		SectionLen = *SectionTableAddr++;
		data_init(LoadAddr, ExeAddr, SectionLen);
	}
	// At this point, SectionTableAddr = &__bss_section_table;
	// Zero fill the bss segment
	while (SectionTableAddr < &__bss_section_table_end) {
 132:	4d06      	ldr	r5, [pc, #24]	; (14c <ResetISR+0x40>)
 134:	42ac      	cmp	r4, r5
 136:	d3f6      	bcc.n	126 <ResetISR+0x1a>
	SectionLen = (void*)EndAddr - (void*)ExeAddr;
	bss_init ((unsigned int)ExeAddr, SectionLen);
#endif

#ifdef __USE_CMSIS
	SystemInit();
 138:	f000 fa50 	bl	5dc <SystemInit>
	__libc_init_array();
#endif

#if defined (__REDLIB__)
	// Call the Redlib library, which in turn calls main()
	__main() ;
 13c:	f000 fa96 	bl	66c <__weak_main>
 140:	e7fe      	b.n	140 <ResetISR+0x34>
 142:	46c0      	nop			; (mov r8, r8)
 144:	000000c0 	.word	0x000000c0
 148:	000000cc 	.word	0x000000cc
 14c:	000000d4 	.word	0x000000d4

00000150 <ADC_IRQHandler>:
// handler is not present in the application code.
//
//*****************************************************************************
__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void)
{
 150:	b500      	push	{lr}
 152:	e7fe      	b.n	152 <ADC_IRQHandler+0x2>
 154:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 158:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 15c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 160:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 164:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 168:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 16c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 170:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 174:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 178:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 17c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 180:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 184:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 188:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 18c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 190:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 194:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 198:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 19c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 1a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 1a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 1a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 1ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 1b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 1b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 1b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 1bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 1c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 1c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 1c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 1cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 1d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 1d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 1d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 1dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 1e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 1e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 1e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 1ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 1f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 1f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 1f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 1fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 20c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 21c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 22c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 23c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 24c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 25c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 26c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 27c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 28c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 29c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 2a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 2a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 2a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 2ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 2b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 2b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 2b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 2bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 2c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 2c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 2c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 2cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 2d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 2d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 2d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 2dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 2e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 2e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 2e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 2ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 2f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 2f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 2f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

000002fc <CRP_WORD>:
 2fc:	ffff ffff                                   ....

00000300 <SysTick_Handler>:

// UART
extern volatile uint32_t UARTCount;
extern volatile uint8_t UARTBuffer[BUFSIZE];

void SysTick_Handler (void) {           /* SysTick Interrupt Handler (~1ms)    */
 300:	b510      	push	{r4, lr}
	SysTickCnt++;
 302:	4b0a      	ldr	r3, [pc, #40]	; (32c <SysTick_Handler+0x2c>)
 304:	681a      	ldr	r2, [r3, #0]
 306:	3201      	adds	r2, #1
 308:	601a      	str	r2, [r3, #0]
	if (IRQTickCnt >= 100) {
 30a:	4b09      	ldr	r3, [pc, #36]	; (330 <SysTick_Handler+0x30>)
 30c:	681a      	ldr	r2, [r3, #0]
 30e:	2a63      	cmp	r2, #99	; 0x63
 310:	d908      	bls.n	324 <SysTick_Handler+0x24>
		LPC_GPIO0->DATA ^= (1<<7); /* toggle GPIOX_X */
 312:	4a08      	ldr	r2, [pc, #32]	; (334 <SysTick_Handler+0x34>)
 314:	21a0      	movs	r1, #160	; 0xa0
 316:	05c9      	lsls	r1, r1, #23
 318:	5888      	ldr	r0, [r1, r2]
 31a:	2480      	movs	r4, #128	; 0x80
 31c:	4060      	eors	r0, r4
 31e:	5088      	str	r0, [r1, r2]
		IRQTickCnt = 0;
 320:	2200      	movs	r2, #0
 322:	601a      	str	r2, [r3, #0]
	}
	IRQTickCnt++;
 324:	681a      	ldr	r2, [r3, #0]
 326:	3201      	adds	r2, #1
 328:	601a      	str	r2, [r3, #0]
}
 32a:	bd10      	pop	{r4, pc}
 32c:	1000000c 	.word	0x1000000c
 330:	10000008 	.word	0x10000008
 334:	00003ffc 	.word	0x00003ffc

00000338 <LEDinit>:
  //unsigned long tick_cnt = tick;
  systick = SysTickCnt;				//systickcnt has the start-up time
  while ((SysTickCnt - systick) < tick);
}

void LEDinit(void) {
 338:	b510      	push	{r4, lr}

	// Pin 28 - PORT0 PIN7
	LPC_GPIO0->DIR |= (1<<7); /* GPIOX_X as output */
 33a:	23a0      	movs	r3, #160	; 0xa0
 33c:	2180      	movs	r1, #128	; 0x80
 33e:	05db      	lsls	r3, r3, #23
 340:	0209      	lsls	r1, r1, #8
 342:	585a      	ldr	r2, [r3, r1]
 344:	2080      	movs	r0, #128	; 0x80
 346:	4302      	orrs	r2, r0
 348:	505a      	str	r2, [r3, r1]
	LPC_GPIO0->DATA |= (1<<7); /* set GPIOX_X */
 34a:	4a06      	ldr	r2, [pc, #24]	; (364 <LEDinit+0x2c>)
 34c:	589c      	ldr	r4, [r3, r2]
 34e:	4320      	orrs	r0, r4
 350:	5098      	str	r0, [r3, r2]

	// Pin 26 - PORT0 PIN3
	LPC_GPIO0->DIR |= (1<<3); /* GPIOX_X as output */
 352:	585c      	ldr	r4, [r3, r1]
 354:	2008      	movs	r0, #8
 356:	4304      	orrs	r4, r0
 358:	505c      	str	r4, [r3, r1]
	LPC_GPIO0->DATA |= (1<<3); /* set GPIOX_X */
 35a:	5899      	ldr	r1, [r3, r2]
 35c:	4308      	orrs	r0, r1
 35e:	5098      	str	r0, [r3, r2]
	// Examples
	//LPC_GPIO0->OUT ^= (1<<3); /* toggle GPIOX_X */
	//LPC_GPIO0->OUT &= ~(1<<3); /* clear GPIOX_X */
}
 360:	bd10      	pop	{r4, pc}
 362:	46c0      	nop			; (mov r8, r8)
 364:	00003ffc 	.word	0x00003ffc

00000368 <TMR16init>:

void TMR16init() {
 368:	b510      	push	{r4, lr}
	unsigned int Frequency = 65000; // lower is higher
	// System AHB clock control register - Enable Timer16B0 Table 21, P30 in user manual
	LPC_SYSCON->SYSAHBCLKCTRL |= (1 << 7);
 36a:	4b0e      	ldr	r3, [pc, #56]	; (3a4 <TMR16init+0x3c>)
 36c:	2180      	movs	r1, #128	; 0x80
 36e:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 370:	430a      	orrs	r2, r1
 372:	67da      	str	r2, [r3, #124]	; 0x7c

	/* IOCON_PIO0_8 register - Enable CT16B0_MAT0 pin p85*/
	LPC_IOCON->PIO0_8 |= (1<<1); // enabling bit 1 sets match pin
 374:	4b0c      	ldr	r3, [pc, #48]	; (3a8 <TMR16init+0x40>)
 376:	2102      	movs	r1, #2
 378:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 37a:	430a      	orrs	r2, r1
 37c:	661a      	str	r2, [r3, #96]	; 0x60

	/* Enable PWM function on CT32B0_MAT0 pin */
	LPC_TMR16B0->PWMC |= (1<<0); // 65535 16bit TOP 1800hz?
 37e:	4b0b      	ldr	r3, [pc, #44]	; (3ac <TMR16init+0x44>)
 380:	2201      	movs	r2, #1
 382:	6f58      	ldr	r0, [r3, #116]	; 0x74
 384:	4310      	orrs	r0, r2
 386:	6758      	str	r0, [r3, #116]	; 0x74

	/* Set the PWM frequency */
	LPC_TMR16B0->MR3 = Frequency; // p.327 in UM
 388:	4809      	ldr	r0, [pc, #36]	; (3b0 <TMR16init+0x48>)
 38a:	6258      	str	r0, [r3, #36]	; 0x24

	/* Set initial duty cycle */
	LPC_TMR16B0->MR0 = Frequency / 2; // p.327 in UM
 38c:	4809      	ldr	r0, [pc, #36]	; (3b4 <TMR16init+0x4c>)
 38e:	6198      	str	r0, [r3, #24]

	/* TMR16B0MCR - Reset on MR3 p.330 in UM */
	LPC_TMR16B0->MCR |= (1<<10); // Reset on MR3: the TC will be reset if MR3 matches it.
 390:	695c      	ldr	r4, [r3, #20]
 392:	2080      	movs	r0, #128	; 0x80
 394:	00c0      	lsls	r0, r0, #3
 396:	4320      	orrs	r0, r4
 398:	6158      	str	r0, [r3, #20]

	LPC_TMR16B0->PR = 5; // The 16-bit Prescale Register specifies the maximum value for the Prescale Counter.
 39a:	2005      	movs	r0, #5
 39c:	60d8      	str	r0, [r3, #12]
	LPC_TMR16B0->PC = 2; // Prescale Counter register
 39e:	6119      	str	r1, [r3, #16]

	/* Count Control Register (TMR16B0TCR - Start Timer16B0 p.329 in UM */
	LPC_TMR16B0->TCR = 1;// |= (1<<1);
 3a0:	605a      	str	r2, [r3, #4]

}
 3a2:	bd10      	pop	{r4, pc}
 3a4:	40048004 	.word	0x40048004
 3a8:	40044000 	.word	0x40044000
 3ac:	4000c000 	.word	0x4000c000
 3b0:	0000fde8 	.word	0x0000fde8
 3b4:	00007ef4 	.word	0x00007ef4

000003b8 <main>:

int main(void) {
 3b8:	b570      	push	{r4, r5, r6, lr}
 3ba:	b086      	sub	sp, #24

	SystemInit();
 3bc:	f000 f90e 	bl	5dc <SystemInit>
	SysTick_Config(SystemCoreClock/1000 - 1); // sets up our delay timer
 3c0:	4b1a      	ldr	r3, [pc, #104]	; (42c <main+0x74>)
 3c2:	21fa      	movs	r1, #250	; 0xfa
 3c4:	6818      	ldr	r0, [r3, #0]
 3c6:	0089      	lsls	r1, r1, #2
 3c8:	f000 f958 	bl	67c <__aeabi_uidiv>
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{ 
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 3cc:	4b18      	ldr	r3, [pc, #96]	; (430 <main+0x78>)
 3ce:	1e42      	subs	r2, r0, #1
 3d0:	429a      	cmp	r2, r3
 3d2:	d80e      	bhi.n	3f2 <main+0x3a>
                                                               
  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 3d4:	4b17      	ldr	r3, [pc, #92]	; (434 <main+0x7c>)
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) | 
 3d6:	4a18      	ldr	r2, [pc, #96]	; (438 <main+0x80>)
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{ 
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
                                                               
  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 3d8:	3802      	subs	r0, #2
 3da:	6058      	str	r0, [r3, #4]
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) | 
 3dc:	6a10      	ldr	r0, [r2, #32]
 3de:	21c0      	movs	r1, #192	; 0xc0
 3e0:	0200      	lsls	r0, r0, #8
 3e2:	0a00      	lsrs	r0, r0, #8
 3e4:	0609      	lsls	r1, r1, #24
 3e6:	4301      	orrs	r1, r0
 3e8:	6211      	str	r1, [r2, #32]
{ 
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
                                                               
  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 3ea:	2200      	movs	r2, #0
 3ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk | 
 3ee:	2207      	movs	r2, #7
 3f0:	601a      	str	r2, [r3, #0]
	LEDinit();
 3f2:	f7ff ffa1 	bl	338 <LEDinit>
	TMR16init();
 3f6:	f7ff ffb7 	bl	368 <TMR16init>
	UARTInit(UART_BAUD);
 3fa:	4810      	ldr	r0, [pc, #64]	; (43c <main+0x84>)
 3fc:	f000 f876 	bl	4ec <UARTInit>

	uint8_t bootmsg[] = "-- lil' ARM booted:\n";
 400:	490f      	ldr	r1, [pc, #60]	; (440 <main+0x88>)
 402:	2215      	movs	r2, #21
 404:	4668      	mov	r0, sp
 406:	f000 f935 	bl	674 <memcpy>
	UARTSend((uint8_t *)bootmsg,21);
 40a:	4668      	mov	r0, sp
 40c:	2115      	movs	r1, #21
 40e:	f000 f8d3 	bl	5b8 <UARTSend>

	while(1) {
		//LPC_GPIO0->DATA ^= (1<<3); /* toggle GPIOX_X */
		//Delay(1000);

		LPC_UART->IER = IER_THRE | IER_RLS;			/* Disable RBR */
 412:	4d0c      	ldr	r5, [pc, #48]	; (444 <main+0x8c>)
 414:	2606      	movs	r6, #6
		UARTSend( (uint8_t *)UARTBuffer, UARTCount );
 416:	4c0c      	ldr	r4, [pc, #48]	; (448 <main+0x90>)

	while(1) {
		//LPC_GPIO0->DATA ^= (1<<3); /* toggle GPIOX_X */
		//Delay(1000);

		LPC_UART->IER = IER_THRE | IER_RLS;			/* Disable RBR */
 418:	606e      	str	r6, [r5, #4]
		UARTSend( (uint8_t *)UARTBuffer, UARTCount );
 41a:	6821      	ldr	r1, [r4, #0]
 41c:	480b      	ldr	r0, [pc, #44]	; (44c <main+0x94>)
 41e:	f000 f8cb 	bl	5b8 <UARTSend>
		UARTCount = 0;
 422:	2300      	movs	r3, #0
 424:	6023      	str	r3, [r4, #0]
		LPC_UART->IER = IER_THRE | IER_RLS | IER_RBR;	/* Re-enable RBR */
 426:	2307      	movs	r3, #7
 428:	606b      	str	r3, [r5, #4]
 42a:	e7f4      	b.n	416 <main+0x5e>
 42c:	10000004 	.word	0x10000004
 430:	00ffffff 	.word	0x00ffffff
 434:	e000e010 	.word	0xe000e010
 438:	e000ed00 	.word	0xe000ed00
 43c:	00007a12 	.word	0x00007a12
 440:	0000071c 	.word	0x0000071c
 444:	40008000 	.word	0x40008000
 448:	10000010 	.word	0x10000010
 44c:	10000014 	.word	0x10000014

00000450 <UART_IRQHandler>:
** parameters:			None
** Returned value:		None
** 
*****************************************************************************/
void UART_IRQHandler(void)
{
 450:	b510      	push	{r4, lr}
  uint8_t IIRValue, LSRValue;
  uint8_t Dummy = Dummy;

  IIRValue = LPC_UART->IIR;
 452:	4b21      	ldr	r3, [pc, #132]	; (4d8 <UART_IRQHandler+0x88>)
 454:	689a      	ldr	r2, [r3, #8]
    
  IIRValue >>= 1;			/* skip pending bit in IIR */
  IIRValue &= 0x07;			/* check bit 1~3, interrupt identification */
 456:	0712      	lsls	r2, r2, #28
 458:	0f52      	lsrs	r2, r2, #29
  if (IIRValue == IIR_RLS)		/* Receive Line Status */
 45a:	2a03      	cmp	r2, #3
 45c:	d117      	bne.n	48e <UART_IRQHandler+0x3e>
  {
    LSRValue = LPC_UART->LSR;
 45e:	695a      	ldr	r2, [r3, #20]
    /* Receive Line Status */
    if (LSRValue & (LSR_OE | LSR_PE | LSR_FE | LSR_RXFE | LSR_BI))
 460:	219e      	movs	r1, #158	; 0x9e
    
  IIRValue >>= 1;			/* skip pending bit in IIR */
  IIRValue &= 0x07;			/* check bit 1~3, interrupt identification */
  if (IIRValue == IIR_RLS)		/* Receive Line Status */
  {
    LSRValue = LPC_UART->LSR;
 462:	b2d2      	uxtb	r2, r2
    /* Receive Line Status */
    if (LSRValue & (LSR_OE | LSR_PE | LSR_FE | LSR_RXFE | LSR_BI))
 464:	4011      	ands	r1, r2
 466:	d003      	beq.n	470 <UART_IRQHandler+0x20>
    {
      /* There are errors or break interrupt */
      /* Read LSR will clear the interrupt */
      UARTStatus = LSRValue;
 468:	491c      	ldr	r1, [pc, #112]	; (4dc <UART_IRQHandler+0x8c>)
 46a:	600a      	str	r2, [r1, #0]
      Dummy = LPC_UART->RBR;	/* Dummy read on RX to clear 
 46c:	681b      	ldr	r3, [r3, #0]
								interrupt, then bail out */
      return;
 46e:	e031      	b.n	4d4 <UART_IRQHandler+0x84>
    }
    if (LSRValue & LSR_RDR)	/* Receive Data Ready */			
 470:	07d0      	lsls	r0, r2, #31
 472:	d52f      	bpl.n	4d4 <UART_IRQHandler+0x84>
    {
      /* If no error on RLS, normal ready, save into the data buffer. */
      /* Note: read RBR will clear the interrupt */
      UARTBuffer[UARTCount++] = LPC_UART->RBR;
 474:	4a1a      	ldr	r2, [pc, #104]	; (4e0 <UART_IRQHandler+0x90>)
 476:	6810      	ldr	r0, [r2, #0]
 478:	681c      	ldr	r4, [r3, #0]
 47a:	4b1a      	ldr	r3, [pc, #104]	; (4e4 <UART_IRQHandler+0x94>)
 47c:	b2e4      	uxtb	r4, r4
 47e:	541c      	strb	r4, [r3, r0]
 480:	3001      	adds	r0, #1
 482:	6010      	str	r0, [r2, #0]
      if (UARTCount == BUFSIZE)
 484:	6813      	ldr	r3, [r2, #0]
 486:	2b40      	cmp	r3, #64	; 0x40
 488:	d124      	bne.n	4d4 <UART_IRQHandler+0x84>
      {
        UARTCount = 0;		/* buffer overflow */
 48a:	6011      	str	r1, [r2, #0]
 48c:	e022      	b.n	4d4 <UART_IRQHandler+0x84>
      }	
    }
  }
  else if (IIRValue == IIR_RDA)	/* Receive Data Available */
 48e:	2a02      	cmp	r2, #2
 490:	d10d      	bne.n	4ae <UART_IRQHandler+0x5e>
  {
    /* Receive Data Available */
    UARTBuffer[UARTCount++] = LPC_UART->RBR;
 492:	4a13      	ldr	r2, [pc, #76]	; (4e0 <UART_IRQHandler+0x90>)
 494:	6811      	ldr	r1, [r2, #0]
 496:	6818      	ldr	r0, [r3, #0]
 498:	4b12      	ldr	r3, [pc, #72]	; (4e4 <UART_IRQHandler+0x94>)
 49a:	b2c0      	uxtb	r0, r0
 49c:	5458      	strb	r0, [r3, r1]
 49e:	3101      	adds	r1, #1
 4a0:	6011      	str	r1, [r2, #0]
    if (UARTCount == BUFSIZE)
 4a2:	6813      	ldr	r3, [r2, #0]
 4a4:	2b40      	cmp	r3, #64	; 0x40
 4a6:	d115      	bne.n	4d4 <UART_IRQHandler+0x84>
    {
      UARTCount = 0;		/* buffer overflow */
 4a8:	2300      	movs	r3, #0
 4aa:	6013      	str	r3, [r2, #0]
 4ac:	e012      	b.n	4d4 <UART_IRQHandler+0x84>
    }
  }
  else if (IIRValue == IIR_CTI)	/* Character timeout indicator */
 4ae:	2a06      	cmp	r2, #6
 4b0:	d106      	bne.n	4c0 <UART_IRQHandler+0x70>
  {
    /* Character Time-out indicator */
    UARTStatus |= 0x100;		/* Bit 9 as the CTI error */
 4b2:	4b0a      	ldr	r3, [pc, #40]	; (4dc <UART_IRQHandler+0x8c>)
 4b4:	2280      	movs	r2, #128	; 0x80
 4b6:	6819      	ldr	r1, [r3, #0]
 4b8:	0052      	lsls	r2, r2, #1
 4ba:	430a      	orrs	r2, r1
 4bc:	601a      	str	r2, [r3, #0]
 4be:	e009      	b.n	4d4 <UART_IRQHandler+0x84>
  }
  else if (IIRValue == IIR_THRE)	/* THRE, transmit holding register empty */
 4c0:	2a01      	cmp	r2, #1
 4c2:	d107      	bne.n	4d4 <UART_IRQHandler+0x84>
  {
    /* THRE interrupt */
    LSRValue = LPC_UART->LSR;		/* Check status in the LSR to see if
 4c4:	6959      	ldr	r1, [r3, #20]
								valid data in U0THR or not */
    if (LSRValue & LSR_THRE)
 4c6:	2320      	movs	r3, #32
 4c8:	4019      	ands	r1, r3
 4ca:	4b07      	ldr	r3, [pc, #28]	; (4e8 <UART_IRQHandler+0x98>)
 4cc:	d001      	beq.n	4d2 <UART_IRQHandler+0x82>
    {
      UARTTxEmpty = 1;
 4ce:	701a      	strb	r2, [r3, #0]
 4d0:	e000      	b.n	4d4 <UART_IRQHandler+0x84>
    }
    else
    {
      UARTTxEmpty = 0;
 4d2:	7019      	strb	r1, [r3, #0]
    }
  }
  return;
}
 4d4:	bd10      	pop	{r4, pc}
 4d6:	46c0      	nop			; (mov r8, r8)
 4d8:	40008000 	.word	0x40008000
 4dc:	10000054 	.word	0x10000054
 4e0:	10000010 	.word	0x10000010
 4e4:	10000014 	.word	0x10000014
 4e8:	10000000 	.word	0x10000000

000004ec <UARTInit>:
** parameters:			UART baudrate
** Returned value:		None
** 
*****************************************************************************/
void UARTInit(uint32_t baudrate)
{
 4ec:	b570      	push	{r4, r5, r6, lr}
  uint32_t Fdiv;
  uint32_t regVal;

  UARTTxEmpty = 1;
 4ee:	4a27      	ldr	r2, [pc, #156]	; (58c <UARTInit+0xa0>)
 4f0:	2301      	movs	r3, #1
 4f2:	7013      	strb	r3, [r2, #0]
  UARTCount = 0;
 4f4:	4a26      	ldr	r2, [pc, #152]	; (590 <UARTInit+0xa4>)
 4f6:	2100      	movs	r1, #0
 4f8:	6011      	str	r1, [r2, #0]

    \param [in]      IRQn  Number of the external interrupt to disable
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
 4fa:	4a26      	ldr	r2, [pc, #152]	; (594 <UARTInit+0xa8>)
 4fc:	2180      	movs	r1, #128	; 0x80
 4fe:	0389      	lsls	r1, r1, #14
 500:	67d1      	str	r1, [r2, #124]	; 0x7c
  
  NVIC_DisableIRQ(UART_IRQn);

  LPC_IOCON->PIO1_6 &= ~0x07;    /*  UART I/O config */
 502:	4a25      	ldr	r2, [pc, #148]	; (598 <UARTInit+0xac>)
 504:	2507      	movs	r5, #7
 506:	6811      	ldr	r1, [r2, #0]
** parameters:			UART baudrate
** Returned value:		None
** 
*****************************************************************************/
void UARTInit(uint32_t baudrate)
{
 508:	1c06      	adds	r6, r0, #0
  UARTTxEmpty = 1;
  UARTCount = 0;
  
  NVIC_DisableIRQ(UART_IRQn);

  LPC_IOCON->PIO1_6 &= ~0x07;    /*  UART I/O config */
 50a:	43a9      	bics	r1, r5
 50c:	6011      	str	r1, [r2, #0]
  LPC_IOCON->PIO1_6 |= 0x01;     /* UART RXD */
 50e:	6811      	ldr	r1, [r2, #0]
  LPC_IOCON->PIO1_7 |= 0x01;     /* UART TXD */
  /* Enable UART clock */
  LPC_SYSCON->SYSAHBCLKCTRL |= (1<<12);
  LPC_SYSCON->UARTCLKDIV = 0x1;     /* divided by 1 */

  LPC_UART->LCR = 0x83;             /* 8 bits, no Parity, 1 Stop bit */
 510:	4c22      	ldr	r4, [pc, #136]	; (59c <UARTInit+0xb0>)
  UARTCount = 0;
  
  NVIC_DisableIRQ(UART_IRQn);

  LPC_IOCON->PIO1_6 &= ~0x07;    /*  UART I/O config */
  LPC_IOCON->PIO1_6 |= 0x01;     /* UART RXD */
 512:	4319      	orrs	r1, r3
 514:	6011      	str	r1, [r2, #0]
  LPC_IOCON->PIO1_7 &= ~0x07;	
 516:	4a22      	ldr	r2, [pc, #136]	; (5a0 <UARTInit+0xb4>)
 518:	6811      	ldr	r1, [r2, #0]
 51a:	43a9      	bics	r1, r5
 51c:	6011      	str	r1, [r2, #0]
  LPC_IOCON->PIO1_7 |= 0x01;     /* UART TXD */
 51e:	6811      	ldr	r1, [r2, #0]
 520:	4319      	orrs	r1, r3
 522:	6011      	str	r1, [r2, #0]
  /* Enable UART clock */
  LPC_SYSCON->SYSAHBCLKCTRL |= (1<<12);
 524:	4a1f      	ldr	r2, [pc, #124]	; (5a4 <UARTInit+0xb8>)
 526:	2180      	movs	r1, #128	; 0x80
 528:	6fd0      	ldr	r0, [r2, #124]	; 0x7c
 52a:	0149      	lsls	r1, r1, #5
 52c:	4301      	orrs	r1, r0
 52e:	67d1      	str	r1, [r2, #124]	; 0x7c
  LPC_SYSCON->UARTCLKDIV = 0x1;     /* divided by 1 */
 530:	4a1d      	ldr	r2, [pc, #116]	; (5a8 <UARTInit+0xbc>)
 532:	6013      	str	r3, [r2, #0]

  LPC_UART->LCR = 0x83;             /* 8 bits, no Parity, 1 Stop bit */
 534:	2383      	movs	r3, #131	; 0x83
 536:	60e3      	str	r3, [r4, #12]
  regVal = LPC_SYSCON->UARTCLKDIV;
 538:	6811      	ldr	r1, [r2, #0]

  Fdiv = (((SystemCoreClock*LPC_SYSCON->SYSAHBCLKDIV)/regVal)/16)/baudrate ;	/*baud rate */
 53a:	4b1c      	ldr	r3, [pc, #112]	; (5ac <UARTInit+0xc0>)
 53c:	4a1c      	ldr	r2, [pc, #112]	; (5b0 <UARTInit+0xc4>)
 53e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 540:	6810      	ldr	r0, [r2, #0]
 542:	4358      	muls	r0, r3
 544:	f000 f89a 	bl	67c <__aeabi_uidiv>
 548:	1c31      	adds	r1, r6, #0
 54a:	0900      	lsrs	r0, r0, #4
 54c:	f000 f896 	bl	67c <__aeabi_uidiv>

  LPC_UART->DLM = Fdiv / 256;							
 550:	0a03      	lsrs	r3, r0, #8
 552:	6063      	str	r3, [r4, #4]
  LPC_UART->DLL = Fdiv % 256;
 554:	b2c0      	uxtb	r0, r0
  LPC_UART->LCR = 0x03;		/* DLAB = 0 */
 556:	2303      	movs	r3, #3
  regVal = LPC_SYSCON->UARTCLKDIV;

  Fdiv = (((SystemCoreClock*LPC_SYSCON->SYSAHBCLKDIV)/regVal)/16)/baudrate ;	/*baud rate */

  LPC_UART->DLM = Fdiv / 256;							
  LPC_UART->DLL = Fdiv % 256;
 558:	6020      	str	r0, [r4, #0]
  LPC_UART->LCR = 0x03;		/* DLAB = 0 */
 55a:	60e3      	str	r3, [r4, #12]
  LPC_UART->FCR = 0x07;		/* Enable and reset TX and RX FIFO. */
 55c:	60a5      	str	r5, [r4, #8]

  /* Read to clear the line status. */
  regVal = LPC_UART->LSR;
 55e:	6963      	ldr	r3, [r4, #20]

  /* Ensure a clean start, no data in either TX or RX FIFO. */
// CodeRed - added parentheses around comparison in operand of &
  while (( LPC_UART->LSR & (LSR_THRE|LSR_TEMT)) != (LSR_THRE|LSR_TEMT) );
 560:	2360      	movs	r3, #96	; 0x60
 562:	6962      	ldr	r2, [r4, #20]
 564:	401a      	ands	r2, r3
 566:	2a60      	cmp	r2, #96	; 0x60
 568:	d1fb      	bne.n	562 <UARTInit+0x76>
 56a:	e001      	b.n	570 <UARTInit+0x84>
  while ( LPC_UART->LSR & LSR_RDR )
  {
	regVal = LPC_UART->RBR;	/* Dump data from RX FIFO */
 56c:	6811      	ldr	r1, [r2, #0]
 56e:	e001      	b.n	574 <UARTInit+0x88>
  regVal = LPC_UART->LSR;

  /* Ensure a clean start, no data in either TX or RX FIFO. */
// CodeRed - added parentheses around comparison in operand of &
  while (( LPC_UART->LSR & (LSR_THRE|LSR_TEMT)) != (LSR_THRE|LSR_TEMT) );
  while ( LPC_UART->LSR & LSR_RDR )
 570:	4a0a      	ldr	r2, [pc, #40]	; (59c <UARTInit+0xb0>)
 572:	2301      	movs	r3, #1
 574:	6961      	ldr	r1, [r4, #20]
 576:	4219      	tst	r1, r3
 578:	d1f8      	bne.n	56c <UARTInit+0x80>

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
 57a:	4b0e      	ldr	r3, [pc, #56]	; (5b4 <UARTInit+0xc8>)
 57c:	2280      	movs	r2, #128	; 0x80
 57e:	0392      	lsls	r2, r2, #14
 580:	601a      	str	r2, [r3, #0]

#if CONFIG_UART_ENABLE_INTERRUPT==1
#if CONFIG_UART_ENABLE_TX_INTERRUPT==1
  LPC_UART->IER = IER_RBR | IER_THRE | IER_RLS;	/* Enable UART interrupt */
#else
  LPC_UART->IER = IER_RBR | IER_RLS;	/* Enable UART interrupt */
 582:	4b06      	ldr	r3, [pc, #24]	; (59c <UARTInit+0xb0>)
 584:	2205      	movs	r2, #5
 586:	605a      	str	r2, [r3, #4]
#endif
#endif
  return;
}
 588:	bd70      	pop	{r4, r5, r6, pc}
 58a:	46c0      	nop			; (mov r8, r8)
 58c:	10000000 	.word	0x10000000
 590:	10000010 	.word	0x10000010
 594:	e000e104 	.word	0xe000e104
 598:	400440a4 	.word	0x400440a4
 59c:	40008000 	.word	0x40008000
 5a0:	400440a8 	.word	0x400440a8
 5a4:	40048004 	.word	0x40048004
 5a8:	40048098 	.word	0x40048098
 5ac:	40048000 	.word	0x40048000
 5b0:	10000004 	.word	0x10000004
 5b4:	e000e100 	.word	0xe000e100

000005b8 <UARTSend>:
** parameters:		buffer pointer, and data length
** Returned value:	None
** 
*****************************************************************************/
void UARTSend(uint8_t *BufferPtr, uint32_t Length)
{
 5b8:	b530      	push	{r4, r5, lr}
	  /* Below flag is set inside the interrupt handler when THRE occurs. */
      while ( !(UARTTxEmpty & 0x01) );
	  LPC_UART->THR = *BufferPtr;
      UARTTxEmpty = 0;	/* not empty in the THR until it shifts out */
#else
	  while ( !(LPC_UART->LSR & LSR_THRE) );
 5ba:	4a07      	ldr	r2, [pc, #28]	; (5d8 <UARTSend+0x20>)
 5bc:	2320      	movs	r3, #32
** 
*****************************************************************************/
void UARTSend(uint8_t *BufferPtr, uint32_t Length)
{
  
  while ( Length != 0 )
 5be:	e007      	b.n	5d0 <UARTSend+0x18>
	  /* Below flag is set inside the interrupt handler when THRE occurs. */
      while ( !(UARTTxEmpty & 0x01) );
	  LPC_UART->THR = *BufferPtr;
      UARTTxEmpty = 0;	/* not empty in the THR until it shifts out */
#else
	  while ( !(LPC_UART->LSR & LSR_THRE) );
 5c0:	6954      	ldr	r4, [r2, #20]
 5c2:	421c      	tst	r4, r3
 5c4:	d0fc      	beq.n	5c0 <UARTSend+0x8>
	  LPC_UART->THR = *BufferPtr;
 5c6:	7805      	ldrb	r5, [r0, #0]
 5c8:	4c03      	ldr	r4, [pc, #12]	; (5d8 <UARTSend+0x20>)
#endif
      BufferPtr++;
 5ca:	3001      	adds	r0, #1
      while ( !(UARTTxEmpty & 0x01) );
	  LPC_UART->THR = *BufferPtr;
      UARTTxEmpty = 0;	/* not empty in the THR until it shifts out */
#else
	  while ( !(LPC_UART->LSR & LSR_THRE) );
	  LPC_UART->THR = *BufferPtr;
 5cc:	6025      	str	r5, [r4, #0]
#endif
      BufferPtr++;
      Length--;
 5ce:	3901      	subs	r1, #1
** 
*****************************************************************************/
void UARTSend(uint8_t *BufferPtr, uint32_t Length)
{
  
  while ( Length != 0 )
 5d0:	2900      	cmp	r1, #0
 5d2:	d1f5      	bne.n	5c0 <UARTSend+0x8>
#endif
      BufferPtr++;
      Length--;
  }
  return;
}
 5d4:	bd30      	pop	{r4, r5, pc}
 5d6:	46c0      	nop			; (mov r8, r8)
 5d8:	40008000 	.word	0x40008000

000005dc <SystemInit>:
 *
 * @brief  Setup the microcontroller system.
 *         Initialize the System.
 */
void SystemInit (void)
{
 5dc:	b510      	push	{r4, lr}
#if (CLOCK_SETUP)                                 /* Clock Setup              */
#if (SYSCLK_SETUP)                                /* System Clock Setup       */
#if (SYSOSC_SETUP)                                /* System Oscillator Setup  */
  uint32_t i;

  LPC_SYSCON->PDRUNCFG     &= ~(1 << 5);          /* Power-up System Osc      */
 5de:	4b1d      	ldr	r3, [pc, #116]	; (654 <SystemInit+0x78>)
 5e0:	228e      	movs	r2, #142	; 0x8e
 5e2:	0092      	lsls	r2, r2, #2
 5e4:	5899      	ldr	r1, [r3, r2]
 5e6:	2020      	movs	r0, #32
 5e8:	4381      	bics	r1, r0
 5ea:	5099      	str	r1, [r3, r2]
  LPC_SYSCON->SYSOSCCTRL    = SYSOSCCTRL_Val;
 5ec:	2200      	movs	r2, #0
 5ee:	621a      	str	r2, [r3, #32]
 5f0:	22c8      	movs	r2, #200	; 0xc8

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) static __INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 5f2:	46c0      	nop			; (mov r8, r8)
 5f4:	3a01      	subs	r2, #1
  for (i = 0; i < 200; i++) __NOP();
 5f6:	2a00      	cmp	r2, #0
 5f8:	d1fb      	bne.n	5f2 <SystemInit+0x16>
  LPC_SYSCON->SYSPLLCLKSEL  = SYSPLLCLKSEL_Val;   /* Select PLL Input         */
  LPC_SYSCON->SYSPLLCLKUEN  = 0x01;               /* Update Clock Source      */
 5fa:	2101      	movs	r1, #1
  uint32_t i;

  LPC_SYSCON->PDRUNCFG     &= ~(1 << 5);          /* Power-up System Osc      */
  LPC_SYSCON->SYSOSCCTRL    = SYSOSCCTRL_Val;
  for (i = 0; i < 200; i++) __NOP();
  LPC_SYSCON->SYSPLLCLKSEL  = SYSPLLCLKSEL_Val;   /* Select PLL Input         */
 5fc:	641a      	str	r2, [r3, #64]	; 0x40
  LPC_SYSCON->SYSPLLCLKUEN  = 0x01;               /* Update Clock Source      */
 5fe:	6459      	str	r1, [r3, #68]	; 0x44
  LPC_SYSCON->SYSPLLCLKUEN  = 0x00;               /* Toggle Update Register   */
 600:	645a      	str	r2, [r3, #68]	; 0x44
  LPC_SYSCON->SYSPLLCLKUEN  = 0x01;
 602:	6459      	str	r1, [r3, #68]	; 0x44
  while (!(LPC_SYSCON->SYSPLLCLKUEN & 0x01));     /* Wait Until Updated       */
 604:	6c58      	ldr	r0, [r3, #68]	; 0x44
 606:	4a13      	ldr	r2, [pc, #76]	; (654 <SystemInit+0x78>)
 608:	4208      	tst	r0, r1
 60a:	d0fb      	beq.n	604 <SystemInit+0x28>
#if (SYSPLL_SETUP)                                /* System PLL Setup         */
  LPC_SYSCON->SYSPLLCTRL    = SYSPLLCTRL_Val;
 60c:	2123      	movs	r1, #35	; 0x23
 60e:	6091      	str	r1, [r2, #8]
  LPC_SYSCON->PDRUNCFG     &= ~(1 << 7);          /* Power-up SYSPLL          */
 610:	218e      	movs	r1, #142	; 0x8e
 612:	0089      	lsls	r1, r1, #2
 614:	5850      	ldr	r0, [r2, r1]
 616:	2480      	movs	r4, #128	; 0x80
 618:	43a0      	bics	r0, r4
 61a:	5050      	str	r0, [r2, r1]
  while (!(LPC_SYSCON->SYSPLLSTAT & 0x01));	      /* Wait Until PLL Locked    */
 61c:	2001      	movs	r0, #1
 61e:	68dc      	ldr	r4, [r3, #12]
 620:	4a0c      	ldr	r2, [pc, #48]	; (654 <SystemInit+0x78>)
 622:	2101      	movs	r1, #1
 624:	4204      	tst	r4, r0
 626:	d0fa      	beq.n	61e <SystemInit+0x42>
#endif
#if (WDTOSC_SETUP)                                /* Watchdog Oscillator Setup*/
  LPC_SYSCON->WDTOSCCTRL    = WDTOSCCTRL_Val;
  LPC_SYSCON->PDRUNCFG     &= ~(1 << 6);          /* Power-up WDT Clock       */
#endif
  LPC_SYSCON->MAINCLKSEL    = MAINCLKSEL_Val;     /* Select PLL Clock Output  */
 628:	2003      	movs	r0, #3
 62a:	6710      	str	r0, [r2, #112]	; 0x70
  LPC_SYSCON->MAINCLKUEN    = 0x01;               /* Update MCLK Clock Source */
  LPC_SYSCON->MAINCLKUEN    = 0x00;               /* Toggle Update Register   */
 62c:	2000      	movs	r0, #0
#if (WDTOSC_SETUP)                                /* Watchdog Oscillator Setup*/
  LPC_SYSCON->WDTOSCCTRL    = WDTOSCCTRL_Val;
  LPC_SYSCON->PDRUNCFG     &= ~(1 << 6);          /* Power-up WDT Clock       */
#endif
  LPC_SYSCON->MAINCLKSEL    = MAINCLKSEL_Val;     /* Select PLL Clock Output  */
  LPC_SYSCON->MAINCLKUEN    = 0x01;               /* Update MCLK Clock Source */
 62e:	6751      	str	r1, [r2, #116]	; 0x74
  LPC_SYSCON->MAINCLKUEN    = 0x00;               /* Toggle Update Register   */
 630:	6750      	str	r0, [r2, #116]	; 0x74
  LPC_SYSCON->MAINCLKUEN    = 0x01;
 632:	6751      	str	r1, [r2, #116]	; 0x74
  while (!(LPC_SYSCON->MAINCLKUEN & 0x01));       /* Wait Until Updated       */
 634:	6f58      	ldr	r0, [r3, #116]	; 0x74
 636:	2201      	movs	r2, #1
 638:	4208      	tst	r0, r1
 63a:	d0fb      	beq.n	634 <SystemInit+0x58>
#endif

  LPC_SYSCON->SYSAHBCLKDIV  = SYSAHBCLKDIV_Val;
 63c:	4b05      	ldr	r3, [pc, #20]	; (654 <SystemInit+0x78>)
  LPC_SYSCON->SYSAHBCLKCTRL = AHBCLKCTRL_Val;
 63e:	4906      	ldr	r1, [pc, #24]	; (658 <SystemInit+0x7c>)
  LPC_SYSCON->MAINCLKUEN    = 0x00;               /* Toggle Update Register   */
  LPC_SYSCON->MAINCLKUEN    = 0x01;
  while (!(LPC_SYSCON->MAINCLKUEN & 0x01));       /* Wait Until Updated       */
#endif

  LPC_SYSCON->SYSAHBCLKDIV  = SYSAHBCLKDIV_Val;
 640:	679a      	str	r2, [r3, #120]	; 0x78
  LPC_SYSCON->SYSAHBCLKCTRL = AHBCLKCTRL_Val;
 642:	4b06      	ldr	r3, [pc, #24]	; (65c <SystemInit+0x80>)
 644:	67d9      	str	r1, [r3, #124]	; 0x7c
  LPC_SYSCON->SSP0CLKDIV    = SSP0CLKDIV_Val;
 646:	4b06      	ldr	r3, [pc, #24]	; (660 <SystemInit+0x84>)
 648:	601a      	str	r2, [r3, #0]
  LPC_SYSCON->UARTCLKDIV    = UARTCLKDIV_Val;
 64a:	4b06      	ldr	r3, [pc, #24]	; (664 <SystemInit+0x88>)
 64c:	601a      	str	r2, [r3, #0]
  LPC_SYSCON->SSP1CLKDIV    = SSP1CLKDIV_Val;
 64e:	4b06      	ldr	r3, [pc, #24]	; (668 <SystemInit+0x8c>)
 650:	601a      	str	r2, [r3, #0]


#if (MEMMAP_SETUP || MEMMAP_INIT)       /* Memory Mapping Setup               */
  LPC_SYSCON->SYSMEMREMAP = SYSMEMREMAP_Val;
#endif
}
 652:	bd10      	pop	{r4, pc}
 654:	40048000 	.word	0x40048000
 658:	0001005f 	.word	0x0001005f
 65c:	40048004 	.word	0x40048004
 660:	40048094 	.word	0x40048094
 664:	40048098 	.word	0x40048098
 668:	4004809c 	.word	0x4004809c

0000066c <__weak_main>:
 66c:	b508      	push	{r3, lr}
 66e:	f7ff fea3 	bl	3b8 <main>
 672:	bd08      	pop	{r3, pc}

00000674 <memcpy>:
 674:	b508      	push	{r3, lr}
 676:	f000 f83b 	bl	6f0 <__aeabi_memcpy>
 67a:	bd08      	pop	{r3, pc}

0000067c <__aeabi_uidiv>:
 67c:	2900      	cmp	r1, #0
 67e:	d031      	beq.n	6e4 <idiv_divzero>
 680:	2201      	movs	r2, #1
 682:	07d2      	lsls	r2, r2, #31
 684:	0903      	lsrs	r3, r0, #4
 686:	e001      	b.n	68c <div_search4a>

00000688 <div_search4>:
 688:	0109      	lsls	r1, r1, #4
 68a:	0912      	lsrs	r2, r2, #4

0000068c <div_search4a>:
 68c:	4299      	cmp	r1, r3
 68e:	d9fb      	bls.n	688 <div_search4>
 690:	0843      	lsrs	r3, r0, #1
 692:	e001      	b.n	698 <div_search1a>

00000694 <div_search1>:
 694:	0049      	lsls	r1, r1, #1
 696:	0852      	lsrs	r2, r2, #1

00000698 <div_search1a>:
 698:	4299      	cmp	r1, r3
 69a:	d9fb      	bls.n	694 <div_search1>
 69c:	e000      	b.n	6a0 <div_loop1a>

0000069e <div_loop1>:
 69e:	0849      	lsrs	r1, r1, #1

000006a0 <div_loop1a>:
 6a0:	1a40      	subs	r0, r0, r1
 6a2:	d307      	bcc.n	6b4 <div1>

000006a4 <div2>:
 6a4:	4152      	adcs	r2, r2
 6a6:	d3fa      	bcc.n	69e <div_loop1>
 6a8:	4601      	mov	r1, r0
 6aa:	4610      	mov	r0, r2
 6ac:	4770      	bx	lr

000006ae <div_loop2>:
 6ae:	0849      	lsrs	r1, r1, #1
 6b0:	1840      	adds	r0, r0, r1
 6b2:	d2f7      	bcs.n	6a4 <div2>

000006b4 <div1>:
 6b4:	1892      	adds	r2, r2, r2
 6b6:	d3fa      	bcc.n	6ae <div_loop2>
 6b8:	1840      	adds	r0, r0, r1
 6ba:	4601      	mov	r1, r0
 6bc:	4610      	mov	r0, r2
 6be:	4770      	bx	lr

000006c0 <idiv_negative>:
 6c0:	0fcb      	lsrs	r3, r1, #31
 6c2:	d000      	beq.n	6c6 <idiv_neg1>
 6c4:	4249      	negs	r1, r1

000006c6 <idiv_neg1>:
 6c6:	1002      	asrs	r2, r0, #32
 6c8:	d500      	bpl.n	6cc <idiv_neg2>
 6ca:	4240      	negs	r0, r0

000006cc <idiv_neg2>:
 6cc:	4053      	eors	r3, r2
 6ce:	b508      	push	{r3, lr}
 6d0:	f7ff ffd4 	bl	67c <__aeabi_uidiv>
 6d4:	bc0c      	pop	{r2, r3}

000006d6 <idiv_sign>:
 6d6:	1052      	asrs	r2, r2, #1
 6d8:	d300      	bcc.n	6dc <idiv_sign1>
 6da:	4240      	negs	r0, r0

000006dc <idiv_sign1>:
 6dc:	2a00      	cmp	r2, #0
 6de:	d500      	bpl.n	6e2 <idiv_ret>
 6e0:	4249      	negs	r1, r1

000006e2 <idiv_ret>:
 6e2:	4718      	bx	r3

000006e4 <idiv_divzero>:
 6e4:	46f4      	mov	ip, lr
 6e6:	2000      	movs	r0, #0
 6e8:	f000 f801 	bl	6ee <__aeabi_idiv0>
 6ec:	4760      	bx	ip

000006ee <__aeabi_idiv0>:
 6ee:	4770      	bx	lr

000006f0 <__aeabi_memcpy>:
 6f0:	4684      	mov	ip, r0
 6f2:	0783      	lsls	r3, r0, #30
 6f4:	d108      	bne.n	708 <copy1_start>
 6f6:	078b      	lsls	r3, r1, #30
 6f8:	d106      	bne.n	708 <copy1_start>
 6fa:	1f13      	subs	r3, r2, #4
 6fc:	d304      	bcc.n	708 <copy1_start>

000006fe <copy4>:
 6fe:	c904      	ldmia	r1!, {r2}
 700:	c004      	stmia	r0!, {r2}
 702:	3b04      	subs	r3, #4
 704:	d2fb      	bcs.n	6fe <copy4>
 706:	1d1a      	adds	r2, r3, #4

00000708 <copy1_start>:
 708:	4252      	negs	r2, r2
 70a:	d005      	beq.n	718 <copy1_ret>
 70c:	1a89      	subs	r1, r1, r2
 70e:	1a80      	subs	r0, r0, r2

00000710 <copy1>:
 710:	5c8b      	ldrb	r3, [r1, r2]
 712:	5483      	strb	r3, [r0, r2]
 714:	3201      	adds	r2, #1
 716:	d1fb      	bne.n	710 <copy1>

00000718 <copy1_ret>:
 718:	4660      	mov	r0, ip
 71a:	4770      	bx	lr
 71c:	6c202d2d 	.word	0x6c202d2d
 720:	20276c69 	.word	0x20276c69
 724:	204d5241 	.word	0x204d5241
 728:	746f6f62 	.word	0x746f6f62
 72c:	0a3a6465 	.word	0x0a3a6465
 730:	ffffff00 	.word	0xffffff00
