"D:\KTU\SkaitmenineLogika\VHDL(Lab4)\SpecializuotoRegistroTestas\src\TestBench\spec_register_TB.vhd" VHDL work 0 0 0 -02
. . 0 0 0