

================================================================
== Vitis HLS Report for 'post_process_unit'
================================================================
* Date:           Tue Nov 19 23:11:31 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        yolo_acc_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.205 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.20>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%leaky_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %leaky"   --->   Operation 6 'read' 'leaky_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%bias_en_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %bias_en"   --->   Operation 7 'read' 'bias_en_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%bias_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bias"   --->   Operation 8 'read' 'bias_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_in_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_in"   --->   Operation 9 'read' 'data_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i16 %data_in_read"   --->   Operation 10 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln813_8 = sext i16 %bias_read"   --->   Operation 11 'sext' 'sext_ln813_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.07ns)   --->   "%ret_V = add i17 %sext_ln813_8, i17 %sext_ln813"   --->   Operation 12 'add' 'ret_V' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 16"   --->   Operation 13 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.07ns)   --->   "%p_Val2_8 = add i16 %bias_read, i16 %data_in_read"   --->   Operation 14 'add' 'p_Val2_8' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_8, i32 15"   --->   Operation 15 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node biased_output_V)   --->   "%xor_ln895 = xor i1 %p_Result_8, i1 1"   --->   Operation 16 'xor' 'xor_ln895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node biased_output_V)   --->   "%overflow = and i1 %p_Result_9, i1 %xor_ln895"   --->   Operation 17 'and' 'overflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node biased_output_V)   --->   "%xor_ln302 = xor i1 %p_Result_8, i1 %p_Result_9"   --->   Operation 18 'xor' 'xor_ln302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node biased_output_V)   --->   "%select_ln346 = select i1 %overflow, i16 32767, i16 32768"   --->   Operation 19 'select' 'select_ln346' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.97ns) (out node of the LUT)   --->   "%biased_output_V = select i1 %xor_ln302, i16 %select_ln346, i16 %p_Val2_8"   --->   Operation 20 'select' 'biased_output_V' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i16 %biased_output_V"   --->   Operation 21 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V = mul i22 %sext_ln1270, i22 26"   --->   Operation 22 'mul' 'r_V' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 23 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V = mul i22 %sext_ln1270, i22 26"   --->   Operation 23 'mul' 'r_V' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 24 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V = mul i22 %sext_ln1270, i22 26"   --->   Operation 24 'mul' 'r_V' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.30>
ST_4 : Operation 25 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i22 %sext_ln1270, i22 26"   --->   Operation 25 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%p_Val2_10 = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %r_V, i32 8, i32 21"   --->   Operation 26 'partselect' 'p_Val2_10' <Predicate = (bias_en_read)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%sext_ln823 = sext i14 %p_Val2_10"   --->   Operation 27 'sext' 'sext_ln823' <Predicate = (bias_en_read)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %r_V, i32 8"   --->   Operation 28 'bitselect' 'p_Result_s' <Predicate = (bias_en_read)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %r_V, i32 7"   --->   Operation 29 'bitselect' 'p_Result_10' <Predicate = (bias_en_read)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln828 = trunc i22 %r_V"   --->   Operation 30 'trunc' 'trunc_ln828' <Predicate = (bias_en_read)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.48ns)   --->   "%r = icmp_ne  i7 %trunc_ln828, i7 0"   --->   Operation 31 'icmp' 'r' <Predicate = (bias_en_read)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %r_V, i32 21"   --->   Operation 32 'bitselect' 'p_Result_11' <Predicate = (bias_en_read)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%or_ln374 = or i1 %p_Result_s, i1 %r"   --->   Operation 33 'or' 'or_ln374' <Predicate = (bias_en_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%and_ln374 = and i1 %or_ln374, i1 %p_Result_10"   --->   Operation 34 'and' 'and_ln374' <Predicate = (bias_en_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%zext_ln377 = zext i1 %and_ln374"   --->   Operation 35 'zext' 'zext_ln377' <Predicate = (bias_en_read)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.81ns) (out node of the LUT)   --->   "%p_Val2_11 = add i15 %sext_ln823, i15 %zext_ln377"   --->   Operation 36 'add' 'p_Val2_11' <Predicate = (bias_en_read)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %p_Val2_11, i32 14"   --->   Operation 37 'bitselect' 'tmp_4' <Predicate = (bias_en_read)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%Range2_all_ones = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %r_V, i32 21"   --->   Operation 38 'bitselect' 'Range2_all_ones' <Predicate = (bias_en_read)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.71>
ST_5 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln99)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %biased_output_V, i32 15"   --->   Operation 39 'bitselect' 'tmp' <Predicate = (bias_en_read)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node activated_output_V)   --->   "%sext_ln896 = sext i15 %p_Val2_11"   --->   Operation 40 'sext' 'sext_ln896' <Predicate = (bias_en_read)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.97ns)   --->   "%xor_ln896_1 = xor i1 %tmp_4, i1 1"   --->   Operation 41 'xor' 'xor_ln896_1' <Predicate = (bias_en_read)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node activated_output_V)   --->   "%carry_1 = and i1 %p_Result_11, i1 %xor_ln896_1"   --->   Operation 42 'and' 'carry_1' <Predicate = (bias_en_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln896)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %r_V, i32 21"   --->   Operation 43 'bitselect' 'tmp_6' <Predicate = (bias_en_read)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln896)   --->   "%xor_ln890_1 = xor i1 %tmp_6, i1 1"   --->   Operation 44 'xor' 'xor_ln890_1' <Predicate = (bias_en_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln896)   --->   "%xor_ln890_2 = xor i1 %p_Result_11, i1 1"   --->   Operation 45 'xor' 'xor_ln890_2' <Predicate = (bias_en_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln896)   --->   "%or_ln890_1 = or i1 %tmp_4, i1 %xor_ln890_2"   --->   Operation 46 'or' 'or_ln890_1' <Predicate = (bias_en_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln896)   --->   "%or_ln890 = or i1 %or_ln890_1, i1 %xor_ln890_1"   --->   Operation 47 'or' 'or_ln890' <Predicate = (bias_en_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln896)   --->   "%deleted_ones = and i1 %Range2_all_ones, i1 %or_ln890"   --->   Operation 48 'and' 'deleted_ones' <Predicate = (bias_en_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node activated_output_V)   --->   "%and_ln891 = and i1 %carry_1, i1 %Range2_all_ones"   --->   Operation 49 'and' 'and_ln891' <Predicate = (bias_en_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln896)   --->   "%xor_ln896 = xor i1 %deleted_ones, i1 1"   --->   Operation 50 'xor' 'xor_ln896' <Predicate = (bias_en_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln896 = or i1 %xor_ln896_1, i1 %xor_ln896"   --->   Operation 51 'or' 'or_ln896' <Predicate = (bias_en_read)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node activated_output_V)   --->   "%underflow = xor i1 %and_ln891, i1 %or_ln896"   --->   Operation 52 'xor' 'underflow' <Predicate = (bias_en_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.97ns) (out node of the LUT)   --->   "%activated_output_V = select i1 %underflow, i16 32768, i16 %sext_ln896"   --->   Operation 53 'select' 'activated_output_V' <Predicate = (bias_en_read)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln99)   --->   "%and_ln99 = and i1 %leaky_read, i1 %bias_en_read" [src/yolo_acc.cpp:99]   --->   Operation 54 'and' 'and_ln99' <Predicate = (bias_en_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln99)   --->   "%and_ln99_1 = and i1 %and_ln99, i1 %tmp" [src/yolo_acc.cpp:99]   --->   Operation 55 'and' 'and_ln99_1' <Predicate = (bias_en_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln99 = select i1 %and_ln99_1, i16 %activated_output_V, i16 %biased_output_V" [src/yolo_acc.cpp:99]   --->   Operation 56 'select' 'select_ln99' <Predicate = (bias_en_read)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln99_1 = select i1 %bias_en_read, i16 %select_ln99, i16 %data_in_read" [src/yolo_acc.cpp:99]   --->   Operation 57 'select' 'select_ln99_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln114 = ret i16 %select_ln99_1" [src/yolo_acc.cpp:114]   --->   Operation 58 'ret' 'ret_ln114' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_en]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ leaky]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
leaky_read         (read      ) [ 011111]
bias_en_read       (read      ) [ 011111]
bias_read          (read      ) [ 000000]
data_in_read       (read      ) [ 011111]
sext_ln813         (sext      ) [ 000000]
sext_ln813_8       (sext      ) [ 000000]
ret_V              (add       ) [ 000000]
p_Result_8         (bitselect ) [ 000000]
p_Val2_8           (add       ) [ 000000]
p_Result_9         (bitselect ) [ 000000]
xor_ln895          (xor       ) [ 000000]
overflow           (and       ) [ 000000]
xor_ln302          (xor       ) [ 000000]
select_ln346       (select    ) [ 000000]
biased_output_V    (select    ) [ 011111]
sext_ln1270        (sext      ) [ 011110]
r_V                (mul       ) [ 010001]
p_Val2_10          (partselect) [ 000000]
sext_ln823         (sext      ) [ 000000]
p_Result_s         (bitselect ) [ 000000]
p_Result_10        (bitselect ) [ 000000]
trunc_ln828        (trunc     ) [ 000000]
r                  (icmp      ) [ 000000]
p_Result_11        (bitselect ) [ 010001]
or_ln374           (or        ) [ 000000]
and_ln374          (and       ) [ 000000]
zext_ln377         (zext      ) [ 000000]
p_Val2_11          (add       ) [ 010001]
tmp_4              (bitselect ) [ 010001]
Range2_all_ones    (bitselect ) [ 010001]
tmp                (bitselect ) [ 000000]
sext_ln896         (sext      ) [ 000000]
xor_ln896_1        (xor       ) [ 000000]
carry_1            (and       ) [ 000000]
tmp_6              (bitselect ) [ 000000]
xor_ln890_1        (xor       ) [ 000000]
xor_ln890_2        (xor       ) [ 000000]
or_ln890_1         (or        ) [ 000000]
or_ln890           (or        ) [ 000000]
deleted_ones       (and       ) [ 000000]
and_ln891          (and       ) [ 000000]
xor_ln896          (xor       ) [ 000000]
or_ln896           (or        ) [ 000000]
underflow          (xor       ) [ 000000]
activated_output_V (select    ) [ 000000]
and_ln99           (and       ) [ 000000]
and_ln99_1         (and       ) [ 000000]
select_ln99        (select    ) [ 000000]
select_ln99_1      (select    ) [ 000000]
ret_ln114          (ret       ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bias">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias_en">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_en"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="leaky">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="leaky"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="leaky_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="leaky_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="bias_en_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_en_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="bias_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="data_in_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="sext_ln813_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sext_ln813_8_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_8/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="ret_V_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_Result_8_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="17" slack="0"/>
<pin id="85" dir="0" index="2" bw="6" slack="0"/>
<pin id="86" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_Val2_8_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_8/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_Result_9_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="0" index="2" bw="5" slack="0"/>
<pin id="100" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_9/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="xor_ln895_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln895/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="overflow_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="xor_ln302_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln302/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="select_ln346_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="0" index="2" bw="16" slack="0"/>
<pin id="126" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln346/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="biased_output_V_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="0" index="2" bw="16" slack="0"/>
<pin id="134" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="biased_output_V/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="sext_ln1270_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_Val2_10_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="14" slack="0"/>
<pin id="144" dir="0" index="1" bw="22" slack="0"/>
<pin id="145" dir="0" index="2" bw="5" slack="0"/>
<pin id="146" dir="0" index="3" bw="6" slack="0"/>
<pin id="147" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_10/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="sext_ln823_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="14" slack="0"/>
<pin id="153" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln823/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="p_Result_s_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="22" slack="0"/>
<pin id="158" dir="0" index="2" bw="5" slack="0"/>
<pin id="159" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_Result_10_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="22" slack="0"/>
<pin id="165" dir="0" index="2" bw="4" slack="0"/>
<pin id="166" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="trunc_ln828_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="22" slack="0"/>
<pin id="171" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln828/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="r_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_Result_11_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="22" slack="0"/>
<pin id="181" dir="0" index="2" bw="6" slack="0"/>
<pin id="182" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_11/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="or_ln374_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln374/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="and_ln374_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln374/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln377_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln377/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="p_Val2_11_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="14" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_11/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_4_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="15" slack="0"/>
<pin id="210" dir="0" index="2" bw="5" slack="0"/>
<pin id="211" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="Range2_all_ones_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="22" slack="0"/>
<pin id="218" dir="0" index="2" bw="6" slack="0"/>
<pin id="219" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="Range2_all_ones/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="4"/>
<pin id="225" dir="0" index="2" bw="5" slack="0"/>
<pin id="226" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="sext_ln896_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="15" slack="1"/>
<pin id="231" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln896/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="xor_ln896_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln896_1/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="carry_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_1/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_6_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="22" slack="1"/>
<pin id="245" dir="0" index="2" bw="6" slack="0"/>
<pin id="246" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="xor_ln890_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln890_1/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="xor_ln890_2_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln890_2/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="or_ln890_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln890_1/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="or_ln890_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln890/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="deleted_ones_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="deleted_ones/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="and_ln891_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="1"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln891/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="xor_ln896_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln896/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="or_ln896_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln896/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="underflow_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="underflow/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="activated_output_V_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="16" slack="0"/>
<pin id="302" dir="0" index="2" bw="15" slack="0"/>
<pin id="303" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="activated_output_V/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="and_ln99_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="4"/>
<pin id="309" dir="0" index="1" bw="1" slack="4"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln99/5 "/>
</bind>
</comp>

<comp id="311" class="1004" name="and_ln99_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln99_1/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="select_ln99_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="16" slack="0"/>
<pin id="320" dir="0" index="2" bw="16" slack="4"/>
<pin id="321" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln99/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="select_ln99_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="4"/>
<pin id="326" dir="0" index="1" bw="16" slack="0"/>
<pin id="327" dir="0" index="2" bw="16" slack="4"/>
<pin id="328" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln99_1/5 "/>
</bind>
</comp>

<comp id="330" class="1007" name="grp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="0"/>
<pin id="332" dir="0" index="1" bw="5" slack="0"/>
<pin id="333" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="342" class="1005" name="leaky_read_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="4"/>
<pin id="344" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="leaky_read "/>
</bind>
</comp>

<comp id="347" class="1005" name="bias_en_read_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="3"/>
<pin id="349" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="bias_en_read "/>
</bind>
</comp>

<comp id="353" class="1005" name="data_in_read_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="16" slack="4"/>
<pin id="355" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="data_in_read "/>
</bind>
</comp>

<comp id="358" class="1005" name="biased_output_V_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="4"/>
<pin id="360" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="biased_output_V "/>
</bind>
</comp>

<comp id="364" class="1005" name="sext_ln1270_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="22" slack="1"/>
<pin id="366" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1270 "/>
</bind>
</comp>

<comp id="369" class="1005" name="r_V_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="22" slack="1"/>
<pin id="371" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="374" class="1005" name="p_Result_11_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_11 "/>
</bind>
</comp>

<comp id="380" class="1005" name="p_Val2_11_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="15" slack="1"/>
<pin id="382" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_11 "/>
</bind>
</comp>

<comp id="385" class="1005" name="tmp_4_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="391" class="1005" name="Range2_all_ones_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="1"/>
<pin id="393" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range2_all_ones "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="71"><net_src comp="62" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="56" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="72" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="68" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="76" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="94"><net_src comp="56" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="62" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="90" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="108"><net_src comp="82" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="96" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="104" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="82" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="96" pin="3"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="110" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="116" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="122" pin="3"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="90" pin="2"/><net_sink comp="130" pin=2"/></net>

<net id="141"><net_src comp="130" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="28" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="154"><net_src comp="142" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="34" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="30" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="167"><net_src comp="34" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="36" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="176"><net_src comp="169" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="38" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="34" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="32" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="189"><net_src comp="155" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="172" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="185" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="162" pin="3"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="151" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="197" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="212"><net_src comp="40" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="201" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="42" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="220"><net_src comp="34" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="32" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="227"><net_src comp="16" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="18" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="236"><net_src comp="20" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="232" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="34" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="32" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="253"><net_src comp="242" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="20" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="20" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="255" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="260" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="249" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="265" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="237" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="271" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="20" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="232" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="281" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="276" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="287" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="293" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="24" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="229" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="315"><net_src comp="307" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="222" pin="3"/><net_sink comp="311" pin=1"/></net>

<net id="322"><net_src comp="311" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="299" pin="3"/><net_sink comp="317" pin=1"/></net>

<net id="329"><net_src comp="317" pin="3"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="138" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="26" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="336"><net_src comp="330" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="337"><net_src comp="330" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="338"><net_src comp="330" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="339"><net_src comp="330" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="340"><net_src comp="330" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="341"><net_src comp="330" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="345"><net_src comp="44" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="350"><net_src comp="50" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="356"><net_src comp="62" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="361"><net_src comp="130" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="367"><net_src comp="138" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="372"><net_src comp="330" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="377"><net_src comp="178" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="383"><net_src comp="201" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="388"><net_src comp="207" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="394"><net_src comp="215" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="276" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: post_process_unit : data_in | {1 }
	Port: post_process_unit : bias | {1 }
	Port: post_process_unit : bias_en | {1 }
	Port: post_process_unit : leaky | {1 }
  - Chain level:
	State 1
		ret_V : 1
		p_Result_8 : 2
		p_Result_9 : 1
		xor_ln895 : 3
		overflow : 3
		xor_ln302 : 3
		select_ln346 : 3
		biased_output_V : 4
		sext_ln1270 : 5
		r_V : 6
	State 2
	State 3
	State 4
		p_Val2_10 : 1
		sext_ln823 : 2
		p_Result_s : 1
		p_Result_10 : 1
		trunc_ln828 : 1
		r : 2
		p_Result_11 : 1
		or_ln374 : 3
		and_ln374 : 3
		zext_ln377 : 3
		p_Val2_11 : 4
		tmp_4 : 5
		Range2_all_ones : 1
	State 5
		xor_ln890_1 : 1
		select_ln99 : 1
		select_ln99_1 : 2
		ret_ln114 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |    select_ln346_fu_122    |    0    |    0    |    16   |
|          |   biased_output_V_fu_130  |    0    |    0    |    16   |
|  select  | activated_output_V_fu_299 |    0    |    0    |    16   |
|          |     select_ln99_fu_317    |    0    |    0    |    16   |
|          |    select_ln99_1_fu_324   |    0    |    0    |    16   |
|----------|---------------------------|---------|---------|---------|
|          |        ret_V_fu_76        |    0    |    0    |    23   |
|    add   |       p_Val2_8_fu_90      |    0    |    0    |    23   |
|          |      p_Val2_11_fu_201     |    0    |    0    |    17   |
|----------|---------------------------|---------|---------|---------|
|          |      xor_ln895_fu_104     |    0    |    0    |    2    |
|          |      xor_ln302_fu_116     |    0    |    0    |    2    |
|          |     xor_ln896_1_fu_232    |    0    |    0    |    2    |
|    xor   |     xor_ln890_1_fu_249    |    0    |    0    |    2    |
|          |     xor_ln890_2_fu_255    |    0    |    0    |    2    |
|          |      xor_ln896_fu_281     |    0    |    0    |    2    |
|          |      underflow_fu_293     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |      overflow_fu_110      |    0    |    0    |    2    |
|          |      and_ln374_fu_191     |    0    |    0    |    2    |
|          |       carry_1_fu_237      |    0    |    0    |    2    |
|    and   |    deleted_ones_fu_271    |    0    |    0    |    2    |
|          |      and_ln891_fu_276     |    0    |    0    |    2    |
|          |      and_ln99_fu_307      |    0    |    0    |    2    |
|          |     and_ln99_1_fu_311     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|   icmp   |          r_fu_172         |    0    |    0    |    10   |
|----------|---------------------------|---------|---------|---------|
|          |      or_ln374_fu_185      |    0    |    0    |    2    |
|    or    |     or_ln890_1_fu_260     |    0    |    0    |    2    |
|          |      or_ln890_fu_265      |    0    |    0    |    2    |
|          |      or_ln896_fu_287      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    mul   |         grp_fu_330        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |   leaky_read_read_fu_44   |    0    |    0    |    0    |
|   read   |  bias_en_read_read_fu_50  |    0    |    0    |    0    |
|          |    bias_read_read_fu_56   |    0    |    0    |    0    |
|          |  data_in_read_read_fu_62  |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      sext_ln813_fu_68     |    0    |    0    |    0    |
|          |     sext_ln813_8_fu_72    |    0    |    0    |    0    |
|   sext   |     sext_ln1270_fu_138    |    0    |    0    |    0    |
|          |     sext_ln823_fu_151     |    0    |    0    |    0    |
|          |     sext_ln896_fu_229     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      p_Result_8_fu_82     |    0    |    0    |    0    |
|          |      p_Result_9_fu_96     |    0    |    0    |    0    |
|          |     p_Result_s_fu_155     |    0    |    0    |    0    |
|          |     p_Result_10_fu_162    |    0    |    0    |    0    |
| bitselect|     p_Result_11_fu_178    |    0    |    0    |    0    |
|          |        tmp_4_fu_207       |    0    |    0    |    0    |
|          |   Range2_all_ones_fu_215  |    0    |    0    |    0    |
|          |         tmp_fu_222        |    0    |    0    |    0    |
|          |        tmp_6_fu_242       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|      p_Val2_10_fu_142     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |     trunc_ln828_fu_169    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |     zext_ln377_fu_197     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    1    |    0    |   189   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|Range2_all_ones_reg_391|    1   |
|  bias_en_read_reg_347 |    1   |
|biased_output_V_reg_358|   16   |
|  data_in_read_reg_353 |   16   |
|   leaky_read_reg_342  |    1   |
|  p_Result_11_reg_374  |    1   |
|   p_Val2_11_reg_380   |   15   |
|      r_V_reg_369      |   22   |
|  sext_ln1270_reg_364  |   22   |
|     tmp_4_reg_385     |    1   |
+-----------------------+--------+
|         Total         |   96   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_330 |  p0  |   2  |  16  |   32   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   32   ||  1.588  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   189  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   96   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   96   |   198  |
+-----------+--------+--------+--------+--------+
