Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Mar 22 23:06:38 2018
| Host         : DESKTOP-H9DK5VV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AUDIO_FX_TOP_control_sets_placed.rpt
| Design       : AUDIO_FX_TOP
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              41 |           11 |
| Yes          | No                    | No                     |              12 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+------------------------------+----------------------------------------+------------------+----------------+
|     Clock Signal    |         Enable Signal        |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+---------------------+------------------------------+----------------------------------------+------------------+----------------+
|  c2/PULSE           |                              |                                        |                1 |              1 |
|  u2/J_DA2_Pin4_OBUF |                              |                                        |                1 |              2 |
|  u2/J_DA2_Pin4_OBUF | u2/shiftCounter[3]_i_1_n_0   | u2/temp1[15]_i_1_n_0                   |                1 |              4 |
|  u2/J_DA2_Pin4_OBUF | u2/temp2                     | u2/temp1[15]_i_1_n_0                   |                1 |              4 |
|  CLK_IBUF_BUFG      |                              | c1/COUNT[11]_i_1_n_0                   |                3 |             11 |
|  u2/J_DA2_Pin4_OBUF | u2/temp2                     |                                        |                4 |             12 |
|  CLK_IBUF_BUFG      |                              | c1/J_MIC3_Pin1_OBUF                    |                3 |             12 |
|  CLK_IBUF_BUFG      | nolabel_line53/SPEAKER_OUT_1 | nolabel_line53/SPEAKER_OUT[10]_i_1_n_0 |                6 |             12 |
|  CLK_IBUF_BUFG      |                              | nolabel_line53/clear                   |                5 |             18 |
|  CLK_IBUF_BUFG      |                              |                                        |               10 |             22 |
+---------------------+------------------------------+----------------------------------------+------------------+----------------+


