// Seed: 2699911173
module module_0 (
    input wor id_0,
    input wor id_1,
    input wire id_2,
    output wor id_3,
    input wire id_4,
    input wor id_5,
    input supply0 id_6,
    input wire id_7,
    output wire id_8
    , id_10
);
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output tri0 id_4,
    input tri1 id_5,
    output wand id_6,
    input uwire id_7,
    output tri id_8,
    input wand id_9,
    output wire id_10,
    input supply0 id_11,
    input uwire id_12,
    input wire id_13,
    output wor id_14,
    output uwire id_15
);
  wire id_17;
  module_0 modCall_1 (
      id_3,
      id_11,
      id_3,
      id_0,
      id_1,
      id_5,
      id_13,
      id_12,
      id_8
  );
  assign modCall_1.id_6 = 0;
endmodule
