Analysis & Synthesis report for IFU
Thu Jun 30 16:14:46 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for DATA_BLOCK:data_b|DATA_RAM:inst|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated
 15. Source assignments for StackBlock:stackb|Stack_memory:inst|altsyncram:altsyncram_component|altsyncram_r4g1:auto_generated
 16. Source assignments for INSTRUCTION_ROM:inst_rom_b|altsyncram:altsyncram_component|altsyncram_sfb1:auto_generated
 17. Parameter Settings for User Entity Instance: UC_NOP:uc4
 18. Parameter Settings for User Entity Instance: ifu_rev:ifu_rev_b|mux_32:mux_jmp_b
 19. Parameter Settings for User Entity Instance: ifu_rev:ifu_rev_b|incrmenter:inc_b
 20. Parameter Settings for User Entity Instance: ifu_rev:ifu_rev_b|register_asynret:PrC_b
 21. Parameter Settings for User Entity Instance: ifu_rev:ifu_rev_b|mux_32:mux_jmp2_b
 22. Parameter Settings for User Entity Instance: STAGES345_PIPELINE:stage456_b|UC_uNOP:UC_3_BLOCK
 23. Parameter Settings for User Entity Instance: STAGES345_PIPELINE:stage456_b|UC_uNOP:UC_1_BLOCK
 24. Parameter Settings for User Entity Instance: decoder:inst1|mux_32:mux3_b
 25. Parameter Settings for User Entity Instance: decoder:inst1|MIR_1:mir1_b
 26. Parameter Settings for User Entity Instance: decoder:inst1|mux_32:mux2_b
 27. Parameter Settings for User Entity Instance: decoder:inst1|MIR_2:mir2_b
 28. Parameter Settings for User Entity Instance: decoder:inst1|mux_32:mux1_b
 29. Parameter Settings for User Entity Instance: decoder:inst1|MIR_3:mir3_b
 30. Parameter Settings for User Entity Instance: decoder:inst1|MIR_4:mir4_b
 31. Parameter Settings for User Entity Instance: DATA_BLOCK:data_b|DATA_RAM:inst|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: StackBlock:stackb|Stack_memory:inst|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: INSTRUCTION_ROM:inst_rom_b|altsyncram:altsyncram_component
 34. altsyncram Parameter Settings by Entity Instance
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages
 38. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jun 30 16:14:46 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; IFU                                         ;
; Top-level Entity Name              ; CPU                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,242                                       ;
;     Total combinational functions  ; 1,237                                       ;
;     Dedicated logic registers      ; 1,157                                       ;
; Total registers                    ; 1157                                        ;
; Total pins                         ; 117                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 147,968                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; CPU                ; IFU                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; incrementer.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/incrementer.v            ;         ;
; ifu_rev.bdf                      ; yes             ; User Block Diagram/Schematic File      ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/ifu_rev.bdf              ;         ;
; decoder.bdf                      ; yes             ; User Block Diagram/Schematic File      ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/decoder.bdf              ;         ;
; mux_32.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/mux_32.v                 ;         ;
; register_asynret.v               ; yes             ; User Verilog HDL File                  ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/register_asynret.v       ;         ;
; MIR_IV.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/MIR_IV.v                 ;         ;
; MIR_III.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/MIR_III.v                ;         ;
; MIR_II.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/MIR_II.v                 ;         ;
; MIR_I.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/MIR_I.v                  ;         ;
; RegisterBank.bdf                 ; yes             ; User Block Diagram/Schematic File      ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/RegisterBank.bdf         ;         ;
; Register.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/Register.v               ;         ;
; StackBlock.bdf                   ; yes             ; User Block Diagram/Schematic File      ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/StackBlock.bdf           ;         ;
; inc_stack.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/inc_stack.v              ;         ;
; FF_WE_stack.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/FF_WE_stack.v            ;         ;
; FF_stack.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/FF_stack.v               ;         ;
; count_stack.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/count_stack.v            ;         ;
; SH_16.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/SH_16.v                  ;         ;
; ALU_16.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/ALU_16.v                 ;         ;
; Block2.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/Block2.v                 ;         ;
; Block3.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/Block3.v                 ;         ;
; PIPELINE_uINST_BLOCK.v           ; yes             ; User Verilog HDL File                  ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/PIPELINE_uINST_BLOCK.v   ;         ;
; uINST_LIST.vh                    ; yes             ; User Unspecified File                  ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/uINST_LIST.vh            ;         ;
; UC_uNOP.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/UC_uNOP.v                ;         ;
; INST_LIST.vh                     ; yes             ; User Unspecified File                  ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/INST_LIST.vh             ;         ;
; CPU.bdf                          ; yes             ; User Block Diagram/Schematic File      ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/CPU.bdf                  ;         ;
; STAGES345_PIPELINE.bdf           ; yes             ; User Block Diagram/Schematic File      ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/STAGES345_PIPELINE.bdf   ;         ;
; K_BLOCK.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/K_BLOCK.v                ;         ;
; DADD_BLOCK.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/DADD_BLOCK.v             ;         ;
; UC2_H2.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/UC2_H2.v                 ;         ;
; UC2_H1.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/UC2_H1.v                 ;         ;
; UC2_BLOCK.bdf                    ; yes             ; User Block Diagram/Schematic File      ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/UC2_BLOCK.bdf            ;         ;
; ALU_BLOCK.bdf                    ; yes             ; User Block Diagram/Schematic File      ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/ALU_BLOCK.bdf            ;         ;
; KMUX_BLOCK.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/KMUX_BLOCK.v             ;         ;
; FF_16.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/FF_16.v                  ;         ;
; CY_BLOCK.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/CY_BLOCK.v               ;         ;
; DATA_BLOCK.bdf                   ; yes             ; User Block Diagram/Schematic File      ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/DATA_BLOCK.bdf           ;         ;
; DATA_RAM.v                       ; yes             ; User Wizard-Generated File             ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/DATA_RAM.v               ;         ;
; DATA_MUX.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/DATA_MUX.v               ;         ;
; uMUX.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/uMUX.v                   ;         ;
; UC_NOP.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/UC_NOP.v                 ;         ;
; Stack_memory.v                   ; yes             ; User Wizard-Generated File             ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/Stack_memory.v           ;         ;
; FF_01.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/FF_01.v                  ;         ;
; TOS_MUX.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/TOS_MUX.v                ;         ;
; Block1.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/Block1.v                 ;         ;
; INSTRUCTION_ROM.v                ; yes             ; User Wizard-Generated File             ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/INSTRUCTION_ROM.v        ;         ;
; INDEX_SUM.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/INDEX_SUM.v              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_2jf1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/db/altsyncram_2jf1.tdf   ;         ;
; db/altsyncram_r4g1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/db/altsyncram_r4g1.tdf   ;         ;
; db/altsyncram_sfb1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/db/altsyncram_sfb1.tdf   ;         ;
; INSTRUCTION_ROM_HEX.hex          ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/INSTRUCTION_ROM_HEX.hex  ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 2,242          ;
;                                             ;                ;
; Total combinational functions               ; 1237           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 915            ;
;     -- 3 input functions                    ; 195            ;
;     -- <=2 input functions                  ; 127            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 1129           ;
;     -- arithmetic mode                      ; 108            ;
;                                             ;                ;
; Total registers                             ; 1157           ;
;     -- Dedicated logic registers            ; 1157           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 117            ;
; Total memory bits                           ; 147968         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_in~input ;
; Maximum fan-out                             ; 1209           ;
; Total fan-out                               ; 8743           ;
; Average fan-out                             ; 3.26           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                     ; Entity Name          ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |CPU                                         ; 1237 (5)            ; 1157 (0)                  ; 147968      ; 0            ; 0       ; 0         ; 117  ; 0            ; |CPU                                                                                                    ; CPU                  ; work         ;
;    |ALU_BLOCK:alu_b|                         ; 892 (0)             ; 49 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ALU_BLOCK:alu_b                                                                                    ; ALU_BLOCK            ; work         ;
;       |ALU_16:alu|                           ; 179 (179)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ALU_BLOCK:alu_b|ALU_16:alu                                                                         ; ALU_16               ; work         ;
;       |CY_BLOCK:cy_b|                        ; 17 (17)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ALU_BLOCK:alu_b|CY_BLOCK:cy_b                                                                      ; CY_BLOCK             ; work         ;
;       |FF_16:FF_A|                           ; 5 (5)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ALU_BLOCK:alu_b|FF_16:FF_A                                                                         ; FF_16                ; work         ;
;       |FF_16:FF_B|                           ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ALU_BLOCK:alu_b|FF_16:FF_B                                                                         ; FF_16                ; work         ;
;       |FF_16:FF_C|                           ; 14 (14)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ALU_BLOCK:alu_b|FF_16:FF_C                                                                         ; FF_16                ; work         ;
;       |KMUX_BLOCK:kmux_b|                    ; 675 (675)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ALU_BLOCK:alu_b|KMUX_BLOCK:kmux_b                                                                  ; KMUX_BLOCK           ; work         ;
;       |SH_16:sh|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ALU_BLOCK:alu_b|SH_16:sh                                                                           ; SH_16                ; work         ;
;    |Block1:block1_b|                         ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Block1:block1_b                                                                                    ; Block1               ; work         ;
;    |DATA_BLOCK:data_b|                       ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|DATA_BLOCK:data_b                                                                                  ; DATA_BLOCK           ; work         ;
;       |DATA_RAM:inst|                        ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|DATA_BLOCK:data_b|DATA_RAM:inst                                                                    ; DATA_RAM             ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|DATA_BLOCK:data_b|DATA_RAM:inst|altsyncram:altsyncram_component                                    ; altsyncram           ; work         ;
;             |altsyncram_2jf1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|DATA_BLOCK:data_b|DATA_RAM:inst|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated     ; altsyncram_2jf1      ; work         ;
;    |FF_01:ff_pull|                           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|FF_01:ff_pull                                                                                      ; FF_01                ; work         ;
;    |FF_01:ff_push|                           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|FF_01:ff_push                                                                                      ; FF_01                ; work         ;
;    |INDEX_SUM:index_sum_b|                   ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|INDEX_SUM:index_sum_b                                                                              ; INDEX_SUM            ; work         ;
;    |INSTRUCTION_ROM:inst_rom_b|              ; 0 (0)               ; 0 (0)                     ; 81920       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|INSTRUCTION_ROM:inst_rom_b                                                                         ; INSTRUCTION_ROM      ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 81920       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|INSTRUCTION_ROM:inst_rom_b|altsyncram:altsyncram_component                                         ; altsyncram           ; work         ;
;          |altsyncram_sfb1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 81920       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|INSTRUCTION_ROM:inst_rom_b|altsyncram:altsyncram_component|altsyncram_sfb1:auto_generated          ; altsyncram_sfb1      ; work         ;
;    |RegisterBank:regBank|                    ; 113 (0)             ; 992 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank                                                                               ; RegisterBank         ; work         ;
;       |Block2:inst66|                        ; 97 (97)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Block2:inst66                                                                 ; Block2               ; work         ;
;       |Block3:inst67|                        ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Block3:inst67                                                                 ; Block3               ; work         ;
;       |Register:inst10|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst10                                                               ; Register             ; work         ;
;       |Register:inst11|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst11                                                               ; Register             ; work         ;
;       |Register:inst12|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst12                                                               ; Register             ; work         ;
;       |Register:inst13|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst13                                                               ; Register             ; work         ;
;       |Register:inst14|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst14                                                               ; Register             ; work         ;
;       |Register:inst15|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst15                                                               ; Register             ; work         ;
;       |Register:inst16|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst16                                                               ; Register             ; work         ;
;       |Register:inst17|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst17                                                               ; Register             ; work         ;
;       |Register:inst18|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst18                                                               ; Register             ; work         ;
;       |Register:inst19|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst19                                                               ; Register             ; work         ;
;       |Register:inst1|                       ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst1                                                                ; Register             ; work         ;
;       |Register:inst20|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst20                                                               ; Register             ; work         ;
;       |Register:inst21|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst21                                                               ; Register             ; work         ;
;       |Register:inst22|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst22                                                               ; Register             ; work         ;
;       |Register:inst23|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst23                                                               ; Register             ; work         ;
;       |Register:inst24|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst24                                                               ; Register             ; work         ;
;       |Register:inst25|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst25                                                               ; Register             ; work         ;
;       |Register:inst26|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst26                                                               ; Register             ; work         ;
;       |Register:inst27|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst27                                                               ; Register             ; work         ;
;       |Register:inst28|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst28                                                               ; Register             ; work         ;
;       |Register:inst29|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst29                                                               ; Register             ; work         ;
;       |Register:inst2|                       ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst2                                                                ; Register             ; work         ;
;       |Register:inst30|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst30                                                               ; Register             ; work         ;
;       |Register:inst31|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst31                                                               ; Register             ; work         ;
;       |Register:inst32|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst32                                                               ; Register             ; work         ;
;       |Register:inst33|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst33                                                               ; Register             ; work         ;
;       |Register:inst34|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst34                                                               ; Register             ; work         ;
;       |Register:inst35|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst35                                                               ; Register             ; work         ;
;       |Register:inst36|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst36                                                               ; Register             ; work         ;
;       |Register:inst37|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst37                                                               ; Register             ; work         ;
;       |Register:inst38|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst38                                                               ; Register             ; work         ;
;       |Register:inst39|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst39                                                               ; Register             ; work         ;
;       |Register:inst3|                       ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst3                                                                ; Register             ; work         ;
;       |Register:inst40|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst40                                                               ; Register             ; work         ;
;       |Register:inst41|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst41                                                               ; Register             ; work         ;
;       |Register:inst42|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst42                                                               ; Register             ; work         ;
;       |Register:inst43|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst43                                                               ; Register             ; work         ;
;       |Register:inst44|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst44                                                               ; Register             ; work         ;
;       |Register:inst45|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst45                                                               ; Register             ; work         ;
;       |Register:inst46|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst46                                                               ; Register             ; work         ;
;       |Register:inst47|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst47                                                               ; Register             ; work         ;
;       |Register:inst48|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst48                                                               ; Register             ; work         ;
;       |Register:inst49|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst49                                                               ; Register             ; work         ;
;       |Register:inst4|                       ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst4                                                                ; Register             ; work         ;
;       |Register:inst50|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst50                                                               ; Register             ; work         ;
;       |Register:inst51|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst51                                                               ; Register             ; work         ;
;       |Register:inst52|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst52                                                               ; Register             ; work         ;
;       |Register:inst53|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst53                                                               ; Register             ; work         ;
;       |Register:inst54|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst54                                                               ; Register             ; work         ;
;       |Register:inst55|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst55                                                               ; Register             ; work         ;
;       |Register:inst56|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst56                                                               ; Register             ; work         ;
;       |Register:inst57|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst57                                                               ; Register             ; work         ;
;       |Register:inst58|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst58                                                               ; Register             ; work         ;
;       |Register:inst59|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst59                                                               ; Register             ; work         ;
;       |Register:inst5|                       ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst5                                                                ; Register             ; work         ;
;       |Register:inst60|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst60                                                               ; Register             ; work         ;
;       |Register:inst61|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst61                                                               ; Register             ; work         ;
;       |Register:inst6|                       ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst6                                                                ; Register             ; work         ;
;       |Register:inst7|                       ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst7                                                                ; Register             ; work         ;
;       |Register:inst8|                       ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst8                                                                ; Register             ; work         ;
;       |Register:inst9|                       ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst9                                                                ; Register             ; work         ;
;       |Register:inst|                        ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RegisterBank:regBank|Register:inst                                                                 ; Register             ; work         ;
;    |STAGES345_PIPELINE:stage456_b|           ; 75 (1)              ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|STAGES345_PIPELINE:stage456_b                                                                      ; STAGES345_PIPELINE   ; work         ;
;       |K_BLOCK:inst|                         ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|STAGES345_PIPELINE:stage456_b|K_BLOCK:inst                                                         ; K_BLOCK              ; work         ;
;       |PIPELINE_uINST_BLOCK:STAGE3_PIPELINE| ; 2 (2)               ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE3_PIPELINE                                 ; PIPELINE_uINST_BLOCK ; work         ;
;       |PIPELINE_uINST_BLOCK:STAGE4_PIPELINE| ; 0 (0)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE4_PIPELINE                                 ; PIPELINE_uINST_BLOCK ; work         ;
;       |PIPELINE_uINST_BLOCK:STAGE5_PIPELINE| ; 0 (0)               ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE5_PIPELINE                                 ; PIPELINE_uINST_BLOCK ; work         ;
;       |UC2_BLOCK:inst1|                      ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|STAGES345_PIPELINE:stage456_b|UC2_BLOCK:inst1                                                      ; UC2_BLOCK            ; work         ;
;          |UC2_H1:inst|                       ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|STAGES345_PIPELINE:stage456_b|UC2_BLOCK:inst1|UC2_H1:inst                                          ; UC2_H1               ; work         ;
;          |UC2_H2:inst2|                      ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|STAGES345_PIPELINE:stage456_b|UC2_BLOCK:inst1|UC2_H2:inst2                                         ; UC2_H2               ; work         ;
;       |UC_uNOP:UC_1_BLOCK|                   ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|STAGES345_PIPELINE:stage456_b|UC_uNOP:UC_1_BLOCK                                                   ; UC_uNOP              ; work         ;
;       |UC_uNOP:UC_3_BLOCK|                   ; 38 (38)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|STAGES345_PIPELINE:stage456_b|UC_uNOP:UC_3_BLOCK                                                   ; UC_uNOP              ; work         ;
;    |StackBlock:stackb|                       ; 26 (0)              ; 21 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|StackBlock:stackb                                                                                  ; StackBlock           ; work         ;
;       |FF_stack:inst3|                       ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|StackBlock:stackb|FF_stack:inst3                                                                   ; FF_stack             ; work         ;
;       |Stack_memory:inst|                    ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|StackBlock:stackb|Stack_memory:inst                                                                ; Stack_memory         ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|StackBlock:stackb|Stack_memory:inst|altsyncram:altsyncram_component                                ; altsyncram           ; work         ;
;             |altsyncram_r4g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|StackBlock:stackb|Stack_memory:inst|altsyncram:altsyncram_component|altsyncram_r4g1:auto_generated ; altsyncram_r4g1      ; work         ;
;       |count_stack:inst1|                    ; 10 (10)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|StackBlock:stackb|count_stack:inst1                                                                ; count_stack          ; work         ;
;    |decoder:inst1|                           ; 39 (3)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|decoder:inst1                                                                                      ; decoder              ; work         ;
;       |MIR_1:mir1_b|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|decoder:inst1|MIR_1:mir1_b                                                                         ; MIR_1                ; work         ;
;       |MIR_2:mir2_b|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|decoder:inst1|MIR_2:mir2_b                                                                         ; MIR_2                ; work         ;
;       |MIR_3:mir3_b|                         ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|decoder:inst1|MIR_3:mir3_b                                                                         ; MIR_3                ; work         ;
;       |MIR_4:mir4_b|                         ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|decoder:inst1|MIR_4:mir4_b                                                                         ; MIR_4                ; work         ;
;       |mux_32:mux2_b|                        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|decoder:inst1|mux_32:mux2_b                                                                        ; mux_32               ; work         ;
;       |mux_32:mux3_b|                        ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|decoder:inst1|mux_32:mux3_b                                                                        ; mux_32               ; work         ;
;    |ifu_rev:ifu_rev_b|                       ; 46 (0)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ifu_rev:ifu_rev_b                                                                                  ; ifu_rev              ; work         ;
;       |incrmenter:inc_b|                     ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ifu_rev:ifu_rev_b|incrmenter:inc_b                                                                 ; incrmenter           ; work         ;
;       |mux_32:mux_jmp2_b|                    ; 26 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ifu_rev:ifu_rev_b|mux_32:mux_jmp2_b                                                                ; mux_32               ; work         ;
;       |register_asynret:PrC_b|               ; 4 (4)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ifu_rev:ifu_rev_b|register_asynret:PrC_b                                                           ; register_asynret     ; work         ;
;    |uMUX:umux_b|                             ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|uMUX:umux_b                                                                                        ; uMUX                 ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-------------------------+
; Name                                                                                                          ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                     ;
+---------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-------------------------+
; DATA_BLOCK:data_b|DATA_RAM:inst|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ALTSYNCRAM     ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; None                    ;
; INSTRUCTION_ROM:inst_rom_b|altsyncram:altsyncram_component|altsyncram_sfb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM         ; 4096         ; 20           ; --           ; --           ; 81920 ; INSTRUCTION_ROM_HEX.hex ;
; StackBlock:stackb|Stack_memory:inst|altsyncram:altsyncram_component|altsyncram_r4g1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 32           ; 16           ; --           ; --           ; 512   ; None                    ;
+---------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                        ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                          ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+-------------------+
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |CPU|DATA_BLOCK:data_b|DATA_RAM:inst     ; DATA_RAM.v        ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |CPU|INSTRUCTION_ROM:inst_rom_b          ; INSTRUCTION_ROM.v ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |CPU|StackBlock:stackb|Stack_memory:inst ; Stack_memory.v    ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                 ;
+---------------------------------------------------------------------------------+------------------------------------------------------------------+
; Register name                                                                   ; Reason for Removal                                               ;
+---------------------------------------------------------------------------------+------------------------------------------------------------------+
; STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE3_PIPELINE|busB[0,2..5] ; Stuck at VCC due to stuck port data_in                           ;
; STAGES345_PIPELINE:stage456_b|DADD_BLOCK:inst12|DADD_out[12..15]                ; Lost fanout                                                      ;
; STAGES345_PIPELINE:stage456_b|DADD_BLOCK:inst12|DADD_out[0]                     ; Merged with STAGES345_PIPELINE:stage456_b|K_BLOCK:inst|K_out[0]  ;
; STAGES345_PIPELINE:stage456_b|DADD_BLOCK:inst12|DADD_out[1]                     ; Merged with STAGES345_PIPELINE:stage456_b|K_BLOCK:inst|K_out[1]  ;
; STAGES345_PIPELINE:stage456_b|DADD_BLOCK:inst12|DADD_out[2]                     ; Merged with STAGES345_PIPELINE:stage456_b|K_BLOCK:inst|K_out[2]  ;
; STAGES345_PIPELINE:stage456_b|DADD_BLOCK:inst12|DADD_out[3]                     ; Merged with STAGES345_PIPELINE:stage456_b|K_BLOCK:inst|K_out[3]  ;
; STAGES345_PIPELINE:stage456_b|DADD_BLOCK:inst12|DADD_out[4]                     ; Merged with STAGES345_PIPELINE:stage456_b|K_BLOCK:inst|K_out[4]  ;
; STAGES345_PIPELINE:stage456_b|DADD_BLOCK:inst12|DADD_out[5]                     ; Merged with STAGES345_PIPELINE:stage456_b|K_BLOCK:inst|K_out[5]  ;
; STAGES345_PIPELINE:stage456_b|DADD_BLOCK:inst12|DADD_out[6]                     ; Merged with STAGES345_PIPELINE:stage456_b|K_BLOCK:inst|K_out[6]  ;
; STAGES345_PIPELINE:stage456_b|DADD_BLOCK:inst12|DADD_out[7]                     ; Merged with STAGES345_PIPELINE:stage456_b|K_BLOCK:inst|K_out[7]  ;
; STAGES345_PIPELINE:stage456_b|DADD_BLOCK:inst12|DADD_out[8]                     ; Merged with STAGES345_PIPELINE:stage456_b|K_BLOCK:inst|K_out[8]  ;
; STAGES345_PIPELINE:stage456_b|DADD_BLOCK:inst12|DADD_out[9]                     ; Merged with STAGES345_PIPELINE:stage456_b|K_BLOCK:inst|K_out[9]  ;
; STAGES345_PIPELINE:stage456_b|DADD_BLOCK:inst12|DADD_out[10]                    ; Merged with STAGES345_PIPELINE:stage456_b|K_BLOCK:inst|K_out[10] ;
; STAGES345_PIPELINE:stage456_b|DADD_BLOCK:inst12|DADD_out[11]                    ; Merged with STAGES345_PIPELINE:stage456_b|K_BLOCK:inst|K_out[11] ;
; StackBlock:stackb|FF_WE_stack:inst2|wren                                        ; Merged with FF_01:ff_push|out                                    ;
; Total Number of Removed Registers = 22                                          ;                                                                  ;
+---------------------------------------------------------------------------------+------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1157  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 18    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1040  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                         ;
+----------------------------------------------------------------------------+---------+
; Inverted Register                                                          ; Fan out ;
+----------------------------------------------------------------------------+---------+
; STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE3_PIPELINE|busA[0] ; 220     ;
; STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE3_PIPELINE|busA[1] ; 220     ;
; STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE4_PIPELINE|busC[1] ; 3       ;
; STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE4_PIPELINE|busC[0] ; 3       ;
; STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE3_PIPELINE|busA[2] ; 223     ;
; STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE3_PIPELINE|busA[3] ; 223     ;
; STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE4_PIPELINE|busC[3] ; 3       ;
; STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE4_PIPELINE|busC[2] ; 3       ;
; STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE3_PIPELINE|busA[4] ; 8       ;
; STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE3_PIPELINE|busA[5] ; 8       ;
; STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE4_PIPELINE|busC[5] ; 3       ;
; STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE4_PIPELINE|busC[4] ; 3       ;
; STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE5_PIPELINE|busC[1] ; 65      ;
; STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE5_PIPELINE|busC[0] ; 65      ;
; STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE5_PIPELINE|busC[3] ; 20      ;
; STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE5_PIPELINE|busC[2] ; 20      ;
; STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE5_PIPELINE|busC[5] ; 20      ;
; STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE5_PIPELINE|busC[4] ; 20      ;
; STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE3_PIPELINE|busC[1] ; 1       ;
; STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE3_PIPELINE|busC[0] ; 1       ;
; STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE3_PIPELINE|busC[3] ; 1       ;
; STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE3_PIPELINE|busC[2] ; 1       ;
; STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE3_PIPELINE|busC[5] ; 1       ;
; STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE3_PIPELINE|busC[4] ; 1       ;
; STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE3_PIPELINE|busB[1] ; 16      ;
; Total number of inverted registers = 25                                    ;         ;
+----------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CPU|ifu_rev:ifu_rev_b|register_asynret:PrC_b|q[12]                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CPU|STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE3_PIPELINE|KMx     ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |CPU|ALU_BLOCK:alu_b|FF_16:FF_C|out[1]                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |CPU|STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE3_PIPELINE|SH[0]   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |CPU|STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE3_PIPELINE|ALUC[0] ;
; 65:1               ; 16 bits   ; 688 LEs       ; 672 LEs              ; 16 LEs                 ; Yes        ; |CPU|ALU_BLOCK:alu_b|FF_16:FF_A|out[5]                                          ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CPU|STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE3_PIPELINE|busC[3] ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |CPU|ifu_rev:ifu_rev_b|mux_32:mux_jmp2_b|out[5]                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPU|decoder:inst1|mux_32:mux3_b|out[7]                                         ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |CPU|ALU_BLOCK:alu_b|ALU_16:alu|Mux4                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for DATA_BLOCK:data_b|DATA_RAM:inst|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for StackBlock:stackb|Stack_memory:inst|altsyncram:altsyncram_component|altsyncram_r4g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for INSTRUCTION_ROM:inst_rom_b|altsyncram:altsyncram_component|altsyncram_sfb1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: UC_NOP:uc4 ;
+----------------+----------------------+-----------------+
; Parameter Name ; Value                ; Type            ;
+----------------+----------------------+-----------------+
; BSR_i          ; 00010000000000000000 ; Unsigned Binary ;
; MOVMw_i        ; 00100000000000000000 ; Unsigned Binary ;
; MOVwM_i        ; 00110000000000000000 ; Unsigned Binary ;
; MOVwK_i        ; 01000000000000000000 ; Unsigned Binary ;
; ANDwK_i        ; 01010000000000000000 ; Unsigned Binary ;
; ORwK_i         ; 01100000000000000000 ; Unsigned Binary ;
; ADDwK_i        ; 01110000000000000000 ; Unsigned Binary ;
; RET_i          ; 10000000000000000000 ; Unsigned Binary ;
; JMP_i          ; 11000000000000000000 ; Unsigned Binary ;
; JZE_i          ; 11010000000000000000 ; Unsigned Binary ;
; JNE_i          ; 11100000000000000000 ; Unsigned Binary ;
; JCY_i          ; 11110000000000000000 ; Unsigned Binary ;
; MOVij_i        ; 00001000000000000000 ; Unsigned Binary ;
; ADDij_i        ; 00001001000000000000 ; Unsigned Binary ;
; MOViw_i        ; 00000000000100000000 ; Unsigned Binary ;
; MOVwj_i        ; 00000000010000000000 ; Unsigned Binary ;
; ANDwj_i        ; 00000000010100000000 ; Unsigned Binary ;
; ORwj_i         ; 00000000011000000000 ; Unsigned Binary ;
; ADDwj_i        ; 00000000011100000000 ; Unsigned Binary ;
; CPLi_i         ; 00000000100000000000 ; Unsigned Binary ;
; SHLi_i         ; 00000000100100000000 ; Unsigned Binary ;
; SHRi_i         ; 00000000101000000000 ; Unsigned Binary ;
; ASRi_i         ; 00000000101100000000 ; Unsigned Binary ;
; INCi_i         ; 00000000110000000000 ; Unsigned Binary ;
; DECi_i         ; 00000000110100000000 ; Unsigned Binary ;
; CLC_i          ; 00000000000000100000 ; Unsigned Binary ;
; SEC_i          ; 00000000000000110000 ; Unsigned Binary ;
; CPLw_i         ; 00000000000010000000 ; Unsigned Binary ;
; SHLw_i         ; 00000000000010010000 ; Unsigned Binary ;
; SHRw_i         ; 00000000000010100000 ; Unsigned Binary ;
; ASRw_i         ; 00000000000010110000 ; Unsigned Binary ;
; INCw_i         ; 00000000000011000000 ; Unsigned Binary ;
; DECw_i         ; 00000000000011010000 ; Unsigned Binary ;
; NOP_i          ; 00000000000011110000 ; Unsigned Binary ;
+----------------+----------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ifu_rev:ifu_rev_b|mux_32:mux_jmp_b ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; BUS_WIDTH      ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ifu_rev:ifu_rev_b|incrmenter:inc_b ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; BUS_WIDTH      ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ifu_rev:ifu_rev_b|register_asynret:PrC_b ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; BUS_WIDTH      ; 16    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ifu_rev:ifu_rev_b|mux_32:mux_jmp2_b ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; BUS_WIDTH      ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: STAGES345_PIPELINE:stage456_b|UC_uNOP:UC_3_BLOCK ;
+----------------+------------------------------------+-----------------------------------------+
; Parameter Name ; Value                              ; Type                                    ;
+----------------+------------------------------------+-----------------------------------------+
; iBUSA_H        ; 33                                 ; Signed Integer                          ;
; iBUSA_L        ; 28                                 ; Signed Integer                          ;
; iBUSB_H        ; 27                                 ; Signed Integer                          ;
; iBUSB_L        ; 22                                 ; Signed Integer                          ;
; iBUSC_H        ; 21                                 ; Signed Integer                          ;
; iBUSC_L        ; 16                                 ; Signed Integer                          ;
; iALUC_H        ; 15                                 ; Signed Integer                          ;
; iALUC_L        ; 12                                 ; Signed Integer                          ;
; iSH_H          ; 11                                 ; Signed Integer                          ;
; iSH_L          ; 10                                 ; Signed Integer                          ;
; iKMX           ; 9                                  ; Signed Integer                          ;
; iT_H           ; 8                                  ; Signed Integer                          ;
; iT_L           ; 2                                  ; Signed Integer                          ;
; iM_H           ; 1                                  ; Signed Integer                          ;
; iM_L           ; 0                                  ; Signed Integer                          ;
; BSR_u          ; 1111111111111111110000000100000000 ; Unsigned Binary                         ;
; MOVMw_u        ; 1111111111111111110000000000000110 ; Unsigned Binary                         ;
; MOVwM_u        ; 1111111111111111100000000000001001 ; Unsigned Binary                         ;
; MOVwK_u        ; 1111111111111111010000001000001000 ; Unsigned Binary                         ;
; ANDwK_u        ; 1111111111011111010111001000001100 ; Unsigned Binary                         ;
; ORwK_u         ; 1111111111011111010110001000001100 ; Unsigned Binary                         ;
; ADDwK_u        ; 1111111111011111010101001011001100 ; Unsigned Binary                         ;
; RET_u          ; 1111111111111111110000000100000000 ; Unsigned Binary                         ;
; JMP_u          ; 1111111111111111110000000100000000 ; Unsigned Binary                         ;
; JZE_u          ; 1111111111111111110000000100000100 ; Unsigned Binary                         ;
; JNE_u          ; 1111111111111111110000000100000100 ; Unsigned Binary                         ;
; JCY_u          ; 1111111111111111110000000101000000 ; Unsigned Binary                         ;
; MOVij_u        ; 1111111111111111110000000000110000 ; Unsigned Binary                         ;
; ADDij_u        ; 1111111111011111110101000011110100 ; Unsigned Binary                         ;
; MOViw_u        ; 1111111111011111110001000000100100 ; Unsigned Binary                         ;
; MOVwj_u        ; 1111111111111111010000000000011000 ; Unsigned Binary                         ;
; ANDwj_u        ; 1111111111011111010111000000011100 ; Unsigned Binary                         ;
; ORwj_u         ; 1111111111011111010110000000011100 ; Unsigned Binary                         ;
; ADDwj_u        ; 1111111111011111010101000011011100 ; Unsigned Binary                         ;
; CPLi_u         ; 1111111111111111110010000000110000 ; Unsigned Binary                         ;
; SHLi_u         ; 1111111111111111110000010000110000 ; Unsigned Binary                         ;
; SHRi_u         ; 1111111111111111110000100000110000 ; Unsigned Binary                         ;
; ASRi_u         ; 1111111111111111110000110000110000 ; Unsigned Binary                         ;
; INCi_u         ; 1111111111111111111101000010110000 ; Unsigned Binary                         ;
; DECi_u         ; 1111111111111111111110000010110000 ; Unsigned Binary                         ;
; CLC_u          ; 1111111111111111111011000010000000 ; Unsigned Binary                         ;
; SEC_u          ; 1111111111111111111100000010000000 ; Unsigned Binary                         ;
; CPLw_u         ; 1111111111011111010011000000001100 ; Unsigned Binary                         ;
; SHLw_u         ; 1111111111011111010001010000001100 ; Unsigned Binary                         ;
; SHRw_u         ; 1111111111011111010001100000001100 ; Unsigned Binary                         ;
; ASRw_u         ; 1111111111011111010001110000001100 ; Unsigned Binary                         ;
; INCw_u         ; 1111011111111111011101000010001100 ; Unsigned Binary                         ;
; DECw_u         ; 1111011111111111011110000010001100 ; Unsigned Binary                         ;
; NOP_u          ; 1111111111111111110000000000000000 ; Unsigned Binary                         ;
+----------------+------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: STAGES345_PIPELINE:stage456_b|UC_uNOP:UC_1_BLOCK ;
+----------------+------------------------------------+-----------------------------------------+
; Parameter Name ; Value                              ; Type                                    ;
+----------------+------------------------------------+-----------------------------------------+
; iBUSA_H        ; 33                                 ; Signed Integer                          ;
; iBUSA_L        ; 28                                 ; Signed Integer                          ;
; iBUSB_H        ; 27                                 ; Signed Integer                          ;
; iBUSB_L        ; 22                                 ; Signed Integer                          ;
; iBUSC_H        ; 21                                 ; Signed Integer                          ;
; iBUSC_L        ; 16                                 ; Signed Integer                          ;
; iALUC_H        ; 15                                 ; Signed Integer                          ;
; iALUC_L        ; 12                                 ; Signed Integer                          ;
; iSH_H          ; 11                                 ; Signed Integer                          ;
; iSH_L          ; 10                                 ; Signed Integer                          ;
; iKMX           ; 9                                  ; Signed Integer                          ;
; iT_H           ; 8                                  ; Signed Integer                          ;
; iT_L           ; 2                                  ; Signed Integer                          ;
; iM_H           ; 1                                  ; Signed Integer                          ;
; iM_L           ; 0                                  ; Signed Integer                          ;
; BSR_u          ; 1111111111111111110000000100000000 ; Unsigned Binary                         ;
; MOVMw_u        ; 1111111111111111110000000000000110 ; Unsigned Binary                         ;
; MOVwM_u        ; 1111111111111111100000000000001001 ; Unsigned Binary                         ;
; MOVwK_u        ; 1111111111111111010000001000001000 ; Unsigned Binary                         ;
; ANDwK_u        ; 1111111111011111010111001000001100 ; Unsigned Binary                         ;
; ORwK_u         ; 1111111111011111010110001000001100 ; Unsigned Binary                         ;
; ADDwK_u        ; 1111111111011111010101001011001100 ; Unsigned Binary                         ;
; RET_u          ; 1111111111111111110000000100000000 ; Unsigned Binary                         ;
; JMP_u          ; 1111111111111111110000000100000000 ; Unsigned Binary                         ;
; JZE_u          ; 1111111111111111110000000100000100 ; Unsigned Binary                         ;
; JNE_u          ; 1111111111111111110000000100000100 ; Unsigned Binary                         ;
; JCY_u          ; 1111111111111111110000000101000000 ; Unsigned Binary                         ;
; MOVij_u        ; 1111111111111111110000000000110000 ; Unsigned Binary                         ;
; ADDij_u        ; 1111111111011111110101000011110100 ; Unsigned Binary                         ;
; MOViw_u        ; 1111111111011111110001000000100100 ; Unsigned Binary                         ;
; MOVwj_u        ; 1111111111111111010000000000011000 ; Unsigned Binary                         ;
; ANDwj_u        ; 1111111111011111010111000000011100 ; Unsigned Binary                         ;
; ORwj_u         ; 1111111111011111010110000000011100 ; Unsigned Binary                         ;
; ADDwj_u        ; 1111111111011111010101000011011100 ; Unsigned Binary                         ;
; CPLi_u         ; 1111111111111111110010000000110000 ; Unsigned Binary                         ;
; SHLi_u         ; 1111111111111111110000010000110000 ; Unsigned Binary                         ;
; SHRi_u         ; 1111111111111111110000100000110000 ; Unsigned Binary                         ;
; ASRi_u         ; 1111111111111111110000110000110000 ; Unsigned Binary                         ;
; INCi_u         ; 1111111111111111111101000010110000 ; Unsigned Binary                         ;
; DECi_u         ; 1111111111111111111110000010110000 ; Unsigned Binary                         ;
; CLC_u          ; 1111111111111111111011000010000000 ; Unsigned Binary                         ;
; SEC_u          ; 1111111111111111111100000010000000 ; Unsigned Binary                         ;
; CPLw_u         ; 1111111111011111010011000000001100 ; Unsigned Binary                         ;
; SHLw_u         ; 1111111111011111010001010000001100 ; Unsigned Binary                         ;
; SHRw_u         ; 1111111111011111010001100000001100 ; Unsigned Binary                         ;
; ASRw_u         ; 1111111111011111010001110000001100 ; Unsigned Binary                         ;
; INCw_u         ; 1111011111111111011101000010001100 ; Unsigned Binary                         ;
; DECw_u         ; 1111011111111111011110000010001100 ; Unsigned Binary                         ;
; NOP_u          ; 1111111111111111110000000000000000 ; Unsigned Binary                         ;
+----------------+------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decoder:inst1|mux_32:mux3_b ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; BUS_WIDTH      ; 34    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decoder:inst1|MIR_1:mir1_b ;
+----------------+------------------------------------+-------------------+
; Parameter Name ; Value                              ; Type              ;
+----------------+------------------------------------+-------------------+
; iBUSA_H        ; 33                                 ; Signed Integer    ;
; iBUSA_L        ; 28                                 ; Signed Integer    ;
; iBUSB_H        ; 27                                 ; Signed Integer    ;
; iBUSB_L        ; 22                                 ; Signed Integer    ;
; iBUSC_H        ; 21                                 ; Signed Integer    ;
; iBUSC_L        ; 16                                 ; Signed Integer    ;
; iALUC_H        ; 15                                 ; Signed Integer    ;
; iALUC_L        ; 12                                 ; Signed Integer    ;
; iSH_H          ; 11                                 ; Signed Integer    ;
; iSH_L          ; 10                                 ; Signed Integer    ;
; iKMX           ; 9                                  ; Signed Integer    ;
; iT_H           ; 8                                  ; Signed Integer    ;
; iT_L           ; 2                                  ; Signed Integer    ;
; iM_H           ; 1                                  ; Signed Integer    ;
; iM_L           ; 0                                  ; Signed Integer    ;
; BSR_u          ; 1111111111111111110000000100000000 ; Unsigned Binary   ;
; MOVMw_u        ; 1111111111111111110000000000000110 ; Unsigned Binary   ;
; MOVwM_u        ; 1111111111111111100000000000001001 ; Unsigned Binary   ;
; MOVwK_u        ; 1111111111111111010000001000001000 ; Unsigned Binary   ;
; ANDwK_u        ; 1111111111011111010111001000001100 ; Unsigned Binary   ;
; ORwK_u         ; 1111111111011111010110001000001100 ; Unsigned Binary   ;
; ADDwK_u        ; 1111111111011111010101001011001100 ; Unsigned Binary   ;
; RET_u          ; 1111111111111111110000000100000000 ; Unsigned Binary   ;
; JMP_u          ; 1111111111111111110000000100000000 ; Unsigned Binary   ;
; JZE_u          ; 1111111111111111110000000100000100 ; Unsigned Binary   ;
; JNE_u          ; 1111111111111111110000000100000100 ; Unsigned Binary   ;
; JCY_u          ; 1111111111111111110000000101000000 ; Unsigned Binary   ;
; MOVij_u        ; 1111111111111111110000000000110000 ; Unsigned Binary   ;
; ADDij_u        ; 1111111111011111110101000011110100 ; Unsigned Binary   ;
; MOViw_u        ; 1111111111011111110001000000100100 ; Unsigned Binary   ;
; MOVwj_u        ; 1111111111111111010000000000011000 ; Unsigned Binary   ;
; ANDwj_u        ; 1111111111011111010111000000011100 ; Unsigned Binary   ;
; ORwj_u         ; 1111111111011111010110000000011100 ; Unsigned Binary   ;
; ADDwj_u        ; 1111111111011111010101000011011100 ; Unsigned Binary   ;
; CPLi_u         ; 1111111111111111110010000000110000 ; Unsigned Binary   ;
; SHLi_u         ; 1111111111111111110000010000110000 ; Unsigned Binary   ;
; SHRi_u         ; 1111111111111111110000100000110000 ; Unsigned Binary   ;
; ASRi_u         ; 1111111111111111110000110000110000 ; Unsigned Binary   ;
; INCi_u         ; 1111111111111111111101000010110000 ; Unsigned Binary   ;
; DECi_u         ; 1111111111111111111110000010110000 ; Unsigned Binary   ;
; CLC_u          ; 1111111111111111111011000010000000 ; Unsigned Binary   ;
; SEC_u          ; 1111111111111111111100000010000000 ; Unsigned Binary   ;
; CPLw_u         ; 1111111111011111010011000000001100 ; Unsigned Binary   ;
; SHLw_u         ; 1111111111011111010001010000001100 ; Unsigned Binary   ;
; SHRw_u         ; 1111111111011111010001100000001100 ; Unsigned Binary   ;
; ASRw_u         ; 1111111111011111010001110000001100 ; Unsigned Binary   ;
; INCw_u         ; 1111011111111111011101000010001100 ; Unsigned Binary   ;
; DECw_u         ; 1111011111111111011110000010001100 ; Unsigned Binary   ;
; NOP_u          ; 1111111111111111110000000000000000 ; Unsigned Binary   ;
; BSR_i          ; 00010000000000000000               ; Unsigned Binary   ;
; MOVMw_i        ; 00100000000000000000               ; Unsigned Binary   ;
; MOVwM_i        ; 00110000000000000000               ; Unsigned Binary   ;
; MOVwK_i        ; 01000000000000000000               ; Unsigned Binary   ;
; ANDwK_i        ; 01010000000000000000               ; Unsigned Binary   ;
; ORwK_i         ; 01100000000000000000               ; Unsigned Binary   ;
; ADDwK_i        ; 01110000000000000000               ; Unsigned Binary   ;
; RET_i          ; 10000000000000000000               ; Unsigned Binary   ;
; JMP_i          ; 11000000000000000000               ; Unsigned Binary   ;
; JZE_i          ; 11010000000000000000               ; Unsigned Binary   ;
; JNE_i          ; 11100000000000000000               ; Unsigned Binary   ;
; JCY_i          ; 11110000000000000000               ; Unsigned Binary   ;
; MOVij_i        ; 00001000000000000000               ; Unsigned Binary   ;
; ADDij_i        ; 00001001000000000000               ; Unsigned Binary   ;
; MOViw_i        ; 00000000000100000000               ; Unsigned Binary   ;
; MOVwj_i        ; 00000000010000000000               ; Unsigned Binary   ;
; ANDwj_i        ; 00000000010100000000               ; Unsigned Binary   ;
; ORwj_i         ; 00000000011000000000               ; Unsigned Binary   ;
; ADDwj_i        ; 00000000011100000000               ; Unsigned Binary   ;
; CPLi_i         ; 00000000100000000000               ; Unsigned Binary   ;
; SHLi_i         ; 00000000100100000000               ; Unsigned Binary   ;
; SHRi_i         ; 00000000101000000000               ; Unsigned Binary   ;
; ASRi_i         ; 00000000101100000000               ; Unsigned Binary   ;
; INCi_i         ; 00000000110000000000               ; Unsigned Binary   ;
; DECi_i         ; 00000000110100000000               ; Unsigned Binary   ;
; CLC_i          ; 00000000000000100000               ; Unsigned Binary   ;
; SEC_i          ; 00000000000000110000               ; Unsigned Binary   ;
; CPLw_i         ; 00000000000010000000               ; Unsigned Binary   ;
; SHLw_i         ; 00000000000010010000               ; Unsigned Binary   ;
; SHRw_i         ; 00000000000010100000               ; Unsigned Binary   ;
; ASRw_i         ; 00000000000010110000               ; Unsigned Binary   ;
; INCw_i         ; 00000000000011000000               ; Unsigned Binary   ;
; DECw_i         ; 00000000000011010000               ; Unsigned Binary   ;
; NOP_i          ; 00000000000011110000               ; Unsigned Binary   ;
+----------------+------------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decoder:inst1|mux_32:mux2_b ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; BUS_WIDTH      ; 34    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decoder:inst1|MIR_2:mir2_b ;
+----------------+------------------------------------+-------------------+
; Parameter Name ; Value                              ; Type              ;
+----------------+------------------------------------+-------------------+
; iBUSA_H        ; 33                                 ; Signed Integer    ;
; iBUSA_L        ; 28                                 ; Signed Integer    ;
; iBUSB_H        ; 27                                 ; Signed Integer    ;
; iBUSB_L        ; 22                                 ; Signed Integer    ;
; iBUSC_H        ; 21                                 ; Signed Integer    ;
; iBUSC_L        ; 16                                 ; Signed Integer    ;
; iALUC_H        ; 15                                 ; Signed Integer    ;
; iALUC_L        ; 12                                 ; Signed Integer    ;
; iSH_H          ; 11                                 ; Signed Integer    ;
; iSH_L          ; 10                                 ; Signed Integer    ;
; iKMX           ; 9                                  ; Signed Integer    ;
; iT_H           ; 8                                  ; Signed Integer    ;
; iT_L           ; 2                                  ; Signed Integer    ;
; iM_H           ; 1                                  ; Signed Integer    ;
; iM_L           ; 0                                  ; Signed Integer    ;
; BSR_u          ; 1111111111111111110000000100000000 ; Unsigned Binary   ;
; MOVMw_u        ; 1111111111111111110000000000000110 ; Unsigned Binary   ;
; MOVwM_u        ; 1111111111111111100000000000001001 ; Unsigned Binary   ;
; MOVwK_u        ; 1111111111111111010000001000001000 ; Unsigned Binary   ;
; ANDwK_u        ; 1111111111011111010111001000001100 ; Unsigned Binary   ;
; ORwK_u         ; 1111111111011111010110001000001100 ; Unsigned Binary   ;
; ADDwK_u        ; 1111111111011111010101001011001100 ; Unsigned Binary   ;
; RET_u          ; 1111111111111111110000000100000000 ; Unsigned Binary   ;
; JMP_u          ; 1111111111111111110000000100000000 ; Unsigned Binary   ;
; JZE_u          ; 1111111111111111110000000100000100 ; Unsigned Binary   ;
; JNE_u          ; 1111111111111111110000000100000100 ; Unsigned Binary   ;
; JCY_u          ; 1111111111111111110000000101000000 ; Unsigned Binary   ;
; MOVij_u        ; 1111111111111111110000000000110000 ; Unsigned Binary   ;
; ADDij_u        ; 1111111111011111110101000011110100 ; Unsigned Binary   ;
; MOViw_u        ; 1111111111011111110001000000100100 ; Unsigned Binary   ;
; MOVwj_u        ; 1111111111111111010000000000011000 ; Unsigned Binary   ;
; ANDwj_u        ; 1111111111011111010111000000011100 ; Unsigned Binary   ;
; ORwj_u         ; 1111111111011111010110000000011100 ; Unsigned Binary   ;
; ADDwj_u        ; 1111111111011111010101000011011100 ; Unsigned Binary   ;
; CPLi_u         ; 1111111111111111110010000000110000 ; Unsigned Binary   ;
; SHLi_u         ; 1111111111111111110000010000110000 ; Unsigned Binary   ;
; SHRi_u         ; 1111111111111111110000100000110000 ; Unsigned Binary   ;
; ASRi_u         ; 1111111111111111110000110000110000 ; Unsigned Binary   ;
; INCi_u         ; 1111111111111111111101000010110000 ; Unsigned Binary   ;
; DECi_u         ; 1111111111111111111110000010110000 ; Unsigned Binary   ;
; CLC_u          ; 1111111111111111111011000010000000 ; Unsigned Binary   ;
; SEC_u          ; 1111111111111111111100000010000000 ; Unsigned Binary   ;
; CPLw_u         ; 1111111111011111010011000000001100 ; Unsigned Binary   ;
; SHLw_u         ; 1111111111011111010001010000001100 ; Unsigned Binary   ;
; SHRw_u         ; 1111111111011111010001100000001100 ; Unsigned Binary   ;
; ASRw_u         ; 1111111111011111010001110000001100 ; Unsigned Binary   ;
; INCw_u         ; 1111011111111111011101000010001100 ; Unsigned Binary   ;
; DECw_u         ; 1111011111111111011110000010001100 ; Unsigned Binary   ;
; NOP_u          ; 1111111111111111110000000000000000 ; Unsigned Binary   ;
; BSR_i          ; 00010000000000000000               ; Unsigned Binary   ;
; MOVMw_i        ; 00100000000000000000               ; Unsigned Binary   ;
; MOVwM_i        ; 00110000000000000000               ; Unsigned Binary   ;
; MOVwK_i        ; 01000000000000000000               ; Unsigned Binary   ;
; ANDwK_i        ; 01010000000000000000               ; Unsigned Binary   ;
; ORwK_i         ; 01100000000000000000               ; Unsigned Binary   ;
; ADDwK_i        ; 01110000000000000000               ; Unsigned Binary   ;
; RET_i          ; 10000000000000000000               ; Unsigned Binary   ;
; JMP_i          ; 11000000000000000000               ; Unsigned Binary   ;
; JZE_i          ; 11010000000000000000               ; Unsigned Binary   ;
; JNE_i          ; 11100000000000000000               ; Unsigned Binary   ;
; JCY_i          ; 11110000000000000000               ; Unsigned Binary   ;
; MOVij_i        ; 00001000000000000000               ; Unsigned Binary   ;
; ADDij_i        ; 00001001000000000000               ; Unsigned Binary   ;
; MOViw_i        ; 00000000000100000000               ; Unsigned Binary   ;
; MOVwj_i        ; 00000000010000000000               ; Unsigned Binary   ;
; ANDwj_i        ; 00000000010100000000               ; Unsigned Binary   ;
; ORwj_i         ; 00000000011000000000               ; Unsigned Binary   ;
; ADDwj_i        ; 00000000011100000000               ; Unsigned Binary   ;
; CPLi_i         ; 00000000100000000000               ; Unsigned Binary   ;
; SHLi_i         ; 00000000100100000000               ; Unsigned Binary   ;
; SHRi_i         ; 00000000101000000000               ; Unsigned Binary   ;
; ASRi_i         ; 00000000101100000000               ; Unsigned Binary   ;
; INCi_i         ; 00000000110000000000               ; Unsigned Binary   ;
; DECi_i         ; 00000000110100000000               ; Unsigned Binary   ;
; CLC_i          ; 00000000000000100000               ; Unsigned Binary   ;
; SEC_i          ; 00000000000000110000               ; Unsigned Binary   ;
; CPLw_i         ; 00000000000010000000               ; Unsigned Binary   ;
; SHLw_i         ; 00000000000010010000               ; Unsigned Binary   ;
; SHRw_i         ; 00000000000010100000               ; Unsigned Binary   ;
; ASRw_i         ; 00000000000010110000               ; Unsigned Binary   ;
; INCw_i         ; 00000000000011000000               ; Unsigned Binary   ;
; DECw_i         ; 00000000000011010000               ; Unsigned Binary   ;
; NOP_i          ; 00000000000011110000               ; Unsigned Binary   ;
+----------------+------------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decoder:inst1|mux_32:mux1_b ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; BUS_WIDTH      ; 34    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decoder:inst1|MIR_3:mir3_b ;
+----------------+------------------------------------+-------------------+
; Parameter Name ; Value                              ; Type              ;
+----------------+------------------------------------+-------------------+
; iBUSA_H        ; 33                                 ; Signed Integer    ;
; iBUSA_L        ; 28                                 ; Signed Integer    ;
; iBUSB_H        ; 27                                 ; Signed Integer    ;
; iBUSB_L        ; 22                                 ; Signed Integer    ;
; iBUSC_H        ; 21                                 ; Signed Integer    ;
; iBUSC_L        ; 16                                 ; Signed Integer    ;
; iALUC_H        ; 15                                 ; Signed Integer    ;
; iALUC_L        ; 12                                 ; Signed Integer    ;
; iSH_H          ; 11                                 ; Signed Integer    ;
; iSH_L          ; 10                                 ; Signed Integer    ;
; iKMX           ; 9                                  ; Signed Integer    ;
; iT_H           ; 8                                  ; Signed Integer    ;
; iT_L           ; 2                                  ; Signed Integer    ;
; iM_H           ; 1                                  ; Signed Integer    ;
; iM_L           ; 0                                  ; Signed Integer    ;
; BSR_u          ; 1111111111111111110000000100000000 ; Unsigned Binary   ;
; MOVMw_u        ; 1111111111111111110000000000000110 ; Unsigned Binary   ;
; MOVwM_u        ; 1111111111111111100000000000001001 ; Unsigned Binary   ;
; MOVwK_u        ; 1111111111111111010000001000001000 ; Unsigned Binary   ;
; ANDwK_u        ; 1111111111011111010111001000001100 ; Unsigned Binary   ;
; ORwK_u         ; 1111111111011111010110001000001100 ; Unsigned Binary   ;
; ADDwK_u        ; 1111111111011111010101001011001100 ; Unsigned Binary   ;
; RET_u          ; 1111111111111111110000000100000000 ; Unsigned Binary   ;
; JMP_u          ; 1111111111111111110000000100000000 ; Unsigned Binary   ;
; JZE_u          ; 1111111111111111110000000100000100 ; Unsigned Binary   ;
; JNE_u          ; 1111111111111111110000000100000100 ; Unsigned Binary   ;
; JCY_u          ; 1111111111111111110000000101000000 ; Unsigned Binary   ;
; MOVij_u        ; 1111111111111111110000000000110000 ; Unsigned Binary   ;
; ADDij_u        ; 1111111111011111110101000011110100 ; Unsigned Binary   ;
; MOViw_u        ; 1111111111011111110001000000100100 ; Unsigned Binary   ;
; MOVwj_u        ; 1111111111111111010000000000011000 ; Unsigned Binary   ;
; ANDwj_u        ; 1111111111011111010111000000011100 ; Unsigned Binary   ;
; ORwj_u         ; 1111111111011111010110000000011100 ; Unsigned Binary   ;
; ADDwj_u        ; 1111111111011111010101000011011100 ; Unsigned Binary   ;
; CPLi_u         ; 1111111111111111110010000000110000 ; Unsigned Binary   ;
; SHLi_u         ; 1111111111111111110000010000110000 ; Unsigned Binary   ;
; SHRi_u         ; 1111111111111111110000100000110000 ; Unsigned Binary   ;
; ASRi_u         ; 1111111111111111110000110000110000 ; Unsigned Binary   ;
; INCi_u         ; 1111111111111111111101000010110000 ; Unsigned Binary   ;
; DECi_u         ; 1111111111111111111110000010110000 ; Unsigned Binary   ;
; CLC_u          ; 1111111111111111111011000010000000 ; Unsigned Binary   ;
; SEC_u          ; 1111111111111111111100000010000000 ; Unsigned Binary   ;
; CPLw_u         ; 1111111111011111010011000000001100 ; Unsigned Binary   ;
; SHLw_u         ; 1111111111011111010001010000001100 ; Unsigned Binary   ;
; SHRw_u         ; 1111111111011111010001100000001100 ; Unsigned Binary   ;
; ASRw_u         ; 1111111111011111010001110000001100 ; Unsigned Binary   ;
; INCw_u         ; 1111011111111111011101000010001100 ; Unsigned Binary   ;
; DECw_u         ; 1111011111111111011110000010001100 ; Unsigned Binary   ;
; NOP_u          ; 1111111111111111110000000000000000 ; Unsigned Binary   ;
; BSR_i          ; 00010000000000000000               ; Unsigned Binary   ;
; MOVMw_i        ; 00100000000000000000               ; Unsigned Binary   ;
; MOVwM_i        ; 00110000000000000000               ; Unsigned Binary   ;
; MOVwK_i        ; 01000000000000000000               ; Unsigned Binary   ;
; ANDwK_i        ; 01010000000000000000               ; Unsigned Binary   ;
; ORwK_i         ; 01100000000000000000               ; Unsigned Binary   ;
; ADDwK_i        ; 01110000000000000000               ; Unsigned Binary   ;
; RET_i          ; 10000000000000000000               ; Unsigned Binary   ;
; JMP_i          ; 11000000000000000000               ; Unsigned Binary   ;
; JZE_i          ; 11010000000000000000               ; Unsigned Binary   ;
; JNE_i          ; 11100000000000000000               ; Unsigned Binary   ;
; JCY_i          ; 11110000000000000000               ; Unsigned Binary   ;
; MOVij_i        ; 00001000000000000000               ; Unsigned Binary   ;
; ADDij_i        ; 00001001000000000000               ; Unsigned Binary   ;
; MOViw_i        ; 00000000000100000000               ; Unsigned Binary   ;
; MOVwj_i        ; 00000000010000000000               ; Unsigned Binary   ;
; ANDwj_i        ; 00000000010100000000               ; Unsigned Binary   ;
; ORwj_i         ; 00000000011000000000               ; Unsigned Binary   ;
; ADDwj_i        ; 00000000011100000000               ; Unsigned Binary   ;
; CPLi_i         ; 00000000100000000000               ; Unsigned Binary   ;
; SHLi_i         ; 00000000100100000000               ; Unsigned Binary   ;
; SHRi_i         ; 00000000101000000000               ; Unsigned Binary   ;
; ASRi_i         ; 00000000101100000000               ; Unsigned Binary   ;
; INCi_i         ; 00000000110000000000               ; Unsigned Binary   ;
; DECi_i         ; 00000000110100000000               ; Unsigned Binary   ;
; CLC_i          ; 00000000000000100000               ; Unsigned Binary   ;
; SEC_i          ; 00000000000000110000               ; Unsigned Binary   ;
; CPLw_i         ; 00000000000010000000               ; Unsigned Binary   ;
; SHLw_i         ; 00000000000010010000               ; Unsigned Binary   ;
; SHRw_i         ; 00000000000010100000               ; Unsigned Binary   ;
; ASRw_i         ; 00000000000010110000               ; Unsigned Binary   ;
; INCw_i         ; 00000000000011000000               ; Unsigned Binary   ;
; DECw_i         ; 00000000000011010000               ; Unsigned Binary   ;
; NOP_i          ; 00000000000011110000               ; Unsigned Binary   ;
+----------------+------------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decoder:inst1|MIR_4:mir4_b ;
+----------------+------------------------------------+-------------------+
; Parameter Name ; Value                              ; Type              ;
+----------------+------------------------------------+-------------------+
; iBUSA_H        ; 33                                 ; Signed Integer    ;
; iBUSA_L        ; 28                                 ; Signed Integer    ;
; iBUSB_H        ; 27                                 ; Signed Integer    ;
; iBUSB_L        ; 22                                 ; Signed Integer    ;
; iBUSC_H        ; 21                                 ; Signed Integer    ;
; iBUSC_L        ; 16                                 ; Signed Integer    ;
; iALUC_H        ; 15                                 ; Signed Integer    ;
; iALUC_L        ; 12                                 ; Signed Integer    ;
; iSH_H          ; 11                                 ; Signed Integer    ;
; iSH_L          ; 10                                 ; Signed Integer    ;
; iKMX           ; 9                                  ; Signed Integer    ;
; iT_H           ; 8                                  ; Signed Integer    ;
; iT_L           ; 2                                  ; Signed Integer    ;
; iM_H           ; 1                                  ; Signed Integer    ;
; iM_L           ; 0                                  ; Signed Integer    ;
; BSR_u          ; 1111111111111111110000000100000000 ; Unsigned Binary   ;
; MOVMw_u        ; 1111111111111111110000000000000110 ; Unsigned Binary   ;
; MOVwM_u        ; 1111111111111111100000000000001001 ; Unsigned Binary   ;
; MOVwK_u        ; 1111111111111111010000001000001000 ; Unsigned Binary   ;
; ANDwK_u        ; 1111111111011111010111001000001100 ; Unsigned Binary   ;
; ORwK_u         ; 1111111111011111010110001000001100 ; Unsigned Binary   ;
; ADDwK_u        ; 1111111111011111010101001011001100 ; Unsigned Binary   ;
; RET_u          ; 1111111111111111110000000100000000 ; Unsigned Binary   ;
; JMP_u          ; 1111111111111111110000000100000000 ; Unsigned Binary   ;
; JZE_u          ; 1111111111111111110000000100000100 ; Unsigned Binary   ;
; JNE_u          ; 1111111111111111110000000100000100 ; Unsigned Binary   ;
; JCY_u          ; 1111111111111111110000000101000000 ; Unsigned Binary   ;
; MOVij_u        ; 1111111111111111110000000000110000 ; Unsigned Binary   ;
; ADDij_u        ; 1111111111011111110101000011110100 ; Unsigned Binary   ;
; MOViw_u        ; 1111111111011111110001000000100100 ; Unsigned Binary   ;
; MOVwj_u        ; 1111111111111111010000000000011000 ; Unsigned Binary   ;
; ANDwj_u        ; 1111111111011111010111000000011100 ; Unsigned Binary   ;
; ORwj_u         ; 1111111111011111010110000000011100 ; Unsigned Binary   ;
; ADDwj_u        ; 1111111111011111010101000011011100 ; Unsigned Binary   ;
; CPLi_u         ; 1111111111111111110010000000110000 ; Unsigned Binary   ;
; SHLi_u         ; 1111111111111111110000010000110000 ; Unsigned Binary   ;
; SHRi_u         ; 1111111111111111110000100000110000 ; Unsigned Binary   ;
; ASRi_u         ; 1111111111111111110000110000110000 ; Unsigned Binary   ;
; INCi_u         ; 1111111111111111111101000010110000 ; Unsigned Binary   ;
; DECi_u         ; 1111111111111111111110000010110000 ; Unsigned Binary   ;
; CLC_u          ; 1111111111111111111011000010000000 ; Unsigned Binary   ;
; SEC_u          ; 1111111111111111111100000010000000 ; Unsigned Binary   ;
; CPLw_u         ; 1111111111011111010011000000001100 ; Unsigned Binary   ;
; SHLw_u         ; 1111111111011111010001010000001100 ; Unsigned Binary   ;
; SHRw_u         ; 1111111111011111010001100000001100 ; Unsigned Binary   ;
; ASRw_u         ; 1111111111011111010001110000001100 ; Unsigned Binary   ;
; INCw_u         ; 1111011111111111011101000010001100 ; Unsigned Binary   ;
; DECw_u         ; 1111011111111111011110000010001100 ; Unsigned Binary   ;
; NOP_u          ; 1111111111111111110000000000000000 ; Unsigned Binary   ;
; BSR_i          ; 00010000000000000000               ; Unsigned Binary   ;
; MOVMw_i        ; 00100000000000000000               ; Unsigned Binary   ;
; MOVwM_i        ; 00110000000000000000               ; Unsigned Binary   ;
; MOVwK_i        ; 01000000000000000000               ; Unsigned Binary   ;
; ANDwK_i        ; 01010000000000000000               ; Unsigned Binary   ;
; ORwK_i         ; 01100000000000000000               ; Unsigned Binary   ;
; ADDwK_i        ; 01110000000000000000               ; Unsigned Binary   ;
; RET_i          ; 10000000000000000000               ; Unsigned Binary   ;
; JMP_i          ; 11000000000000000000               ; Unsigned Binary   ;
; JZE_i          ; 11010000000000000000               ; Unsigned Binary   ;
; JNE_i          ; 11100000000000000000               ; Unsigned Binary   ;
; JCY_i          ; 11110000000000000000               ; Unsigned Binary   ;
; MOVij_i        ; 00001000000000000000               ; Unsigned Binary   ;
; ADDij_i        ; 00001001000000000000               ; Unsigned Binary   ;
; MOViw_i        ; 00000000000100000000               ; Unsigned Binary   ;
; MOVwj_i        ; 00000000010000000000               ; Unsigned Binary   ;
; ANDwj_i        ; 00000000010100000000               ; Unsigned Binary   ;
; ORwj_i         ; 00000000011000000000               ; Unsigned Binary   ;
; ADDwj_i        ; 00000000011100000000               ; Unsigned Binary   ;
; CPLi_i         ; 00000000100000000000               ; Unsigned Binary   ;
; SHLi_i         ; 00000000100100000000               ; Unsigned Binary   ;
; SHRi_i         ; 00000000101000000000               ; Unsigned Binary   ;
; ASRi_i         ; 00000000101100000000               ; Unsigned Binary   ;
; INCi_i         ; 00000000110000000000               ; Unsigned Binary   ;
; DECi_i         ; 00000000110100000000               ; Unsigned Binary   ;
; CLC_i          ; 00000000000000100000               ; Unsigned Binary   ;
; SEC_i          ; 00000000000000110000               ; Unsigned Binary   ;
; CPLw_i         ; 00000000000010000000               ; Unsigned Binary   ;
; SHLw_i         ; 00000000000010010000               ; Unsigned Binary   ;
; SHRw_i         ; 00000000000010100000               ; Unsigned Binary   ;
; ASRw_i         ; 00000000000010110000               ; Unsigned Binary   ;
; INCw_i         ; 00000000000011000000               ; Unsigned Binary   ;
; DECw_i         ; 00000000000011010000               ; Unsigned Binary   ;
; NOP_i          ; 00000000000011110000               ; Unsigned Binary   ;
+----------------+------------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_BLOCK:data_b|DATA_RAM:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 16                   ; Signed Integer                                   ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_2jf1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StackBlock:stackb|Stack_memory:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                       ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_r4g1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: INSTRUCTION_ROM:inst_rom_b|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                     ;
+------------------------------------+-------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                     ; Untyped                                  ;
; WIDTH_A                            ; 20                      ; Signed Integer                           ;
; WIDTHAD_A                          ; 12                      ; Signed Integer                           ;
; NUMWORDS_A                         ; 4096                    ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                  ;
; WIDTH_B                            ; 1                       ; Untyped                                  ;
; WIDTHAD_B                          ; 1                       ; Untyped                                  ;
; NUMWORDS_B                         ; 1                       ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                  ;
; BYTE_SIZE                          ; 8                       ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                  ;
; INIT_FILE                          ; INSTRUCTION_ROM_HEX.hex ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E            ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_sfb1         ; Untyped                                  ;
+------------------------------------+-------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                ;
+-------------------------------------------+---------------------------------------------------------------------+
; Name                                      ; Value                                                               ;
+-------------------------------------------+---------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                   ;
; Entity Instance                           ; DATA_BLOCK:data_b|DATA_RAM:inst|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                         ;
;     -- WIDTH_A                            ; 16                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                              ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; StackBlock:stackb|Stack_memory:inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                         ;
;     -- WIDTH_A                            ; 16                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; INSTRUCTION_ROM:inst_rom_b|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 20                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
+-------------------------------------------+---------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 117                         ;
; cycloneiii_ff         ; 1157                        ;
;     ENA               ; 1036                        ;
;     ENA SLD           ; 4                           ;
;     SLD               ; 14                          ;
;     plain             ; 103                         ;
; cycloneiii_lcell_comb ; 1255                        ;
;     arith             ; 108                         ;
;         2 data inputs ; 75                          ;
;         3 data inputs ; 33                          ;
;     normal            ; 1147                        ;
;         1 data inputs ; 25                          ;
;         2 data inputs ; 45                          ;
;         3 data inputs ; 162                         ;
;         4 data inputs ; 915                         ;
; cycloneiii_ram_block  ; 52                          ;
;                       ;                             ;
; Max LUT depth         ; 8.50                        ;
; Average LUT depth     ; 5.69                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Jun 30 16:14:28 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IFU -c IFU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file incrementer.v
    Info (12023): Found entity 1: incrmenter File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/incrementer.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file ifu_rev.bdf
    Info (12023): Found entity 1: ifu_rev
Info (12021): Found 1 design units, including 1 entities, in source file decoder.bdf
    Info (12023): Found entity 1: decoder
Info (12021): Found 1 design units, including 1 entities, in source file mux_32.v
    Info (12023): Found entity 1: mux_32 File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/mux_32.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file register_asynret.v
    Info (12023): Found entity 1: register_asynret File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/register_asynret.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file mir_iv.v
    Info (12023): Found entity 1: MIR_4 File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/MIR_IV.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mir_iii.v
    Info (12023): Found entity 1: MIR_3 File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/MIR_III.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mir_ii.v
    Info (12023): Found entity 1: MIR_2 File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/MIR_II.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mir_i.v
    Info (12023): Found entity 1: MIR_1 File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/MIR_I.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: adder File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/adder.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file ifu.v
    Info (12023): Found entity 1: IFU File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/IFU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registerbank.bdf
    Info (12023): Found entity 1: RegisterBank
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: Register File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/Register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file stackblock.bdf
    Info (12023): Found entity 1: StackBlock
Info (12021): Found 1 design units, including 1 entities, in source file inc_stack.v
    Info (12023): Found entity 1: inc_stack File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/inc_stack.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ff_we_stack.v
    Info (12023): Found entity 1: FF_WE_stack File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/FF_WE_stack.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ff_stack.v
    Info (12023): Found entity 1: FF_stack File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/FF_stack.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file count_stack.v
    Info (12023): Found entity 1: count_stack File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/count_stack.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sh_16.v
    Info (12023): Found entity 1: SH_16 File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/SH_16.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file alu_16.v
    Info (12023): Found entity 1: ALU_16 File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/ALU_16.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file block2.v
    Info (12023): Found entity 1: Block2 File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/Block2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file block3.v
    Info (12023): Found entity 1: Block3 File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/Block3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipeline_uinst_block.v
    Info (12023): Found entity 1: PIPELINE_uINST_BLOCK File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/PIPELINE_uINST_BLOCK.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file uc_unop.v
    Info (12023): Found entity 1: UC_uNOP File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/UC_uNOP.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file cpu.bdf
    Info (12023): Found entity 1: CPU
Info (12021): Found 1 design units, including 1 entities, in source file stages345_pipeline.bdf
    Info (12023): Found entity 1: STAGES345_PIPELINE
Info (12021): Found 1 design units, including 1 entities, in source file k_block.v
    Info (12023): Found entity 1: K_BLOCK File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/K_BLOCK.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file dadd_block.v
    Info (12023): Found entity 1: DADD_BLOCK File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/DADD_BLOCK.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file uc2_h2.v
    Info (12023): Found entity 1: UC2_H2 File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/UC2_H2.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file uc2_h1.v
    Info (12023): Found entity 1: UC2_H1 File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/UC2_H1.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file uc2_block.bdf
    Info (12023): Found entity 1: UC2_BLOCK
Info (12021): Found 1 design units, including 1 entities, in source file alu_block.bdf
    Info (12023): Found entity 1: ALU_BLOCK
Info (12021): Found 1 design units, including 1 entities, in source file kmux_block.v
    Info (12023): Found entity 1: KMUX_BLOCK File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/KMUX_BLOCK.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ff_16.v
    Info (12023): Found entity 1: FF_16 File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/FF_16.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file cy_block.v
    Info (12023): Found entity 1: CY_BLOCK File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/CY_BLOCK.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file data_block.bdf
    Info (12023): Found entity 1: DATA_BLOCK
Info (12021): Found 1 design units, including 1 entities, in source file data_ram.v
    Info (12023): Found entity 1: DATA_RAM File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/DATA_RAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file data_mux.v
    Info (12023): Found entity 1: DATA_MUX File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/DATA_MUX.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file umux.v
    Info (12023): Found entity 1: uMUX File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/uMUX.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file uc_nop.v
    Info (12023): Found entity 1: UC_NOP File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/UC_NOP.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file stack_memory.v
    Info (12023): Found entity 1: Stack_memory File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/Stack_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ff_01.v
    Info (12023): Found entity 1: FF_01 File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/FF_01.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tos_mux.v
    Info (12023): Found entity 1: TOS_MUX File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/TOS_MUX.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file block1.v
    Info (12023): Found entity 1: Block1 File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/Block1.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file instruction_rom.v
    Info (12023): Found entity 1: INSTRUCTION_ROM File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/INSTRUCTION_ROM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file init_reg_test.v
    Info (12023): Found entity 1: INIT_REG_TEST File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/INIT_REG_TEST.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file index_sum.v
    Info (12023): Found entity 1: INDEX_SUM File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/INDEX_SUM.v Line: 3
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Info (12128): Elaborating entity "UC_NOP" for hierarchy "UC_NOP:uc4"
Info (12128): Elaborating entity "ifu_rev" for hierarchy "ifu_rev:ifu_rev_b"
Info (12128): Elaborating entity "mux_32" for hierarchy "ifu_rev:ifu_rev_b|mux_32:mux_jmp_b"
Info (12128): Elaborating entity "incrmenter" for hierarchy "ifu_rev:ifu_rev_b|incrmenter:inc_b"
Warning (10230): Verilog HDL assignment warning at incrementer.v(40): truncated value with size 32 to match size of target (16) File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/incrementer.v Line: 40
Info (12128): Elaborating entity "register_asynret" for hierarchy "ifu_rev:ifu_rev_b|register_asynret:PrC_b"
Info (12128): Elaborating entity "STAGES345_PIPELINE" for hierarchy "STAGES345_PIPELINE:stage456_b"
Warning (275011): Block or symbol "K_BLOCK" of instance "inst" overlaps another block or symbol
Info (12128): Elaborating entity "PIPELINE_uINST_BLOCK" for hierarchy "STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE3_PIPELINE"
Info (12128): Elaborating entity "UC_uNOP" for hierarchy "STAGES345_PIPELINE:stage456_b|UC_uNOP:UC_3_BLOCK"
Info (12128): Elaborating entity "UC2_BLOCK" for hierarchy "STAGES345_PIPELINE:stage456_b|UC2_BLOCK:inst1"
Info (12128): Elaborating entity "UC2_H2" for hierarchy "STAGES345_PIPELINE:stage456_b|UC2_BLOCK:inst1|UC2_H2:inst2"
Info (12128): Elaborating entity "UC2_H1" for hierarchy "STAGES345_PIPELINE:stage456_b|UC2_BLOCK:inst1|UC2_H1:inst"
Warning (10235): Verilog HDL Always Construct warning at UC2_H1.v(38): variable "PUSH3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/UC2_H1.v Line: 38
Info (12128): Elaborating entity "DADD_BLOCK" for hierarchy "STAGES345_PIPELINE:stage456_b|DADD_BLOCK:inst12"
Info (12128): Elaborating entity "K_BLOCK" for hierarchy "STAGES345_PIPELINE:stage456_b|K_BLOCK:inst"
Info (12128): Elaborating entity "FF_01" for hierarchy "FF_01:ff_pull"
Info (12128): Elaborating entity "decoder" for hierarchy "decoder:inst1"
Info (12128): Elaborating entity "mux_32" for hierarchy "decoder:inst1|mux_32:mux3_b"
Info (12128): Elaborating entity "MIR_1" for hierarchy "decoder:inst1|MIR_1:mir1_b"
Info (12128): Elaborating entity "MIR_2" for hierarchy "decoder:inst1|MIR_2:mir2_b"
Info (12128): Elaborating entity "MIR_3" for hierarchy "decoder:inst1|MIR_3:mir3_b"
Info (12128): Elaborating entity "MIR_4" for hierarchy "decoder:inst1|MIR_4:mir4_b"
Info (12128): Elaborating entity "uMUX" for hierarchy "uMUX:umux_b"
Info (12128): Elaborating entity "Block1" for hierarchy "Block1:block1_b"
Info (12128): Elaborating entity "ALU_BLOCK" for hierarchy "ALU_BLOCK:alu_b"
Info (12128): Elaborating entity "CY_BLOCK" for hierarchy "ALU_BLOCK:alu_b|CY_BLOCK:cy_b"
Info (12128): Elaborating entity "ALU_16" for hierarchy "ALU_BLOCK:alu_b|ALU_16:alu"
Warning (10230): Verilog HDL assignment warning at ALU_16.v(25): truncated value with size 32 to match size of target (16) File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/ALU_16.v Line: 25
Warning (10230): Verilog HDL assignment warning at ALU_16.v(26): truncated value with size 32 to match size of target (16) File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/ALU_16.v Line: 26
Info (12128): Elaborating entity "FF_16" for hierarchy "ALU_BLOCK:alu_b|FF_16:FF_A"
Info (12128): Elaborating entity "KMUX_BLOCK" for hierarchy "ALU_BLOCK:alu_b|KMUX_BLOCK:kmux_b"
Info (12128): Elaborating entity "SH_16" for hierarchy "ALU_BLOCK:alu_b|SH_16:sh"
Info (12128): Elaborating entity "RegisterBank" for hierarchy "RegisterBank:regBank"
Info (12128): Elaborating entity "Block3" for hierarchy "RegisterBank:regBank|Block3:inst67"
Info (12128): Elaborating entity "Register" for hierarchy "RegisterBank:regBank|Register:inst40"
Info (12128): Elaborating entity "Block2" for hierarchy "RegisterBank:regBank|Block2:inst66"
Info (12128): Elaborating entity "DATA_BLOCK" for hierarchy "DATA_BLOCK:data_b"
Info (12128): Elaborating entity "DATA_RAM" for hierarchy "DATA_BLOCK:data_b|DATA_RAM:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DATA_BLOCK:data_b|DATA_RAM:inst|altsyncram:altsyncram_component" File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/DATA_RAM.v Line: 86
Info (12130): Elaborated megafunction instantiation "DATA_BLOCK:data_b|DATA_RAM:inst|altsyncram:altsyncram_component" File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/DATA_RAM.v Line: 86
Info (12133): Instantiated megafunction "DATA_BLOCK:data_b|DATA_RAM:inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/DATA_RAM.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2jf1.tdf
    Info (12023): Found entity 1: altsyncram_2jf1 File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/db/altsyncram_2jf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2jf1" for hierarchy "DATA_BLOCK:data_b|DATA_RAM:inst|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "DATA_MUX" for hierarchy "DATA_BLOCK:data_b|DATA_MUX:inst1"
Info (12128): Elaborating entity "INDEX_SUM" for hierarchy "INDEX_SUM:index_sum_b"
Info (12128): Elaborating entity "TOS_MUX" for hierarchy "TOS_MUX:tos_mux_b"
Info (12128): Elaborating entity "StackBlock" for hierarchy "StackBlock:stackb"
Info (12128): Elaborating entity "Stack_memory" for hierarchy "StackBlock:stackb|Stack_memory:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "StackBlock:stackb|Stack_memory:inst|altsyncram:altsyncram_component" File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/Stack_memory.v Line: 86
Info (12130): Elaborated megafunction instantiation "StackBlock:stackb|Stack_memory:inst|altsyncram:altsyncram_component" File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/Stack_memory.v Line: 86
Info (12133): Instantiated megafunction "StackBlock:stackb|Stack_memory:inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/Stack_memory.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r4g1.tdf
    Info (12023): Found entity 1: altsyncram_r4g1 File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/db/altsyncram_r4g1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_r4g1" for hierarchy "StackBlock:stackb|Stack_memory:inst|altsyncram:altsyncram_component|altsyncram_r4g1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "FF_WE_stack" for hierarchy "StackBlock:stackb|FF_WE_stack:inst2"
Info (12128): Elaborating entity "count_stack" for hierarchy "StackBlock:stackb|count_stack:inst1"
Info (12128): Elaborating entity "FF_stack" for hierarchy "StackBlock:stackb|FF_stack:inst3"
Info (12128): Elaborating entity "inc_stack" for hierarchy "StackBlock:stackb|inc_stack:inst4"
Info (12128): Elaborating entity "INSTRUCTION_ROM" for hierarchy "INSTRUCTION_ROM:inst_rom_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "INSTRUCTION_ROM:inst_rom_b|altsyncram:altsyncram_component" File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/INSTRUCTION_ROM.v Line: 82
Info (12130): Elaborated megafunction instantiation "INSTRUCTION_ROM:inst_rom_b|altsyncram:altsyncram_component" File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/INSTRUCTION_ROM.v Line: 82
Info (12133): Instantiated megafunction "INSTRUCTION_ROM:inst_rom_b|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/INSTRUCTION_ROM.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "INSTRUCTION_ROM_HEX.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "20"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sfb1.tdf
    Info (12023): Found entity 1: altsyncram_sfb1 File: C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/db/altsyncram_sfb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_sfb1" for hierarchy "INSTRUCTION_ROM:inst_rom_b|altsyncram:altsyncram_component|altsyncram_sfb1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/output_files/IFU.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2454 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 116 output pins
    Info (21061): Implemented 2285 logic cells
    Info (21064): Implemented 52 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4784 megabytes
    Info: Processing ended: Thu Jun 30 16:14:46 2022
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/output_files/IFU.map.smsg.


