# Counter-4-bit
This VHDL code describes a 4-bit counter with a 6-bit output. The system takes a 4-bit input (input), a clock (clk), and a reset signal (reset), and produces a 6-bit output (count). The counter is implemented using an unsigned signal (counter) of 6 bits, initialized to zero.
