digraph "0_linux_c40f7d74c741a907cfaeb73a7697081881c497d0_1@API" {
"1000126" [label="(Call,update_rq_clock(rq))"];
"1000122" [label="(Call,rq_lock_irqsave(rq, &rf))"];
"1000110" [label="(Call,*rq = cpu_rq(cpu))"];
"1000112" [label="(Call,cpu_rq(cpu))"];
"1000107" [label="(MethodParameterIn,int cpu)"];
"1000181" [label="(Call,rq_clock_task(rq))"];
"1000180" [label="(Call,update_rt_rq_load_avg(rq_clock_task(rq), rq, curr_class == &rt_sched_class))"];
"1000189" [label="(Call,rq_clock_task(rq))"];
"1000188" [label="(Call,update_dl_rq_load_avg(rq_clock_task(rq), rq, curr_class == &dl_sched_class))"];
"1000196" [label="(Call,update_irq_load_avg(rq, 0))"];
"1000200" [label="(Call,others_have_blocked(rq))"];
"1000217" [label="(Call,rq_unlock_irqrestore(rq, &rf))"];
"1000203" [label="(Identifier,done)"];
"1000183" [label="(Identifier,rq)"];
"1000120" [label="(Identifier,done)"];
"1000197" [label="(Identifier,rq)"];
"1000218" [label="(Identifier,rq)"];
"1000190" [label="(Identifier,rq)"];
"1000127" [label="(Identifier,rq)"];
"1000191" [label="(Identifier,rq)"];
"1000123" [label="(Identifier,rq)"];
"1000219" [label="(Call,&rf)"];
"1000108" [label="(Block,)"];
"1000207" [label="(Identifier,rq)"];
"1000111" [label="(Identifier,rq)"];
"1000180" [label="(Call,update_rt_rq_load_avg(rq_clock_task(rq), rq, curr_class == &rt_sched_class))"];
"1000126" [label="(Call,update_rq_clock(rq))"];
"1000192" [label="(Call,curr_class == &dl_sched_class)"];
"1000132" [label="(Identifier,cfs_rq)"];
"1000189" [label="(Call,rq_clock_task(rq))"];
"1000198" [label="(Literal,0)"];
"1000184" [label="(Call,curr_class == &rt_sched_class)"];
"1000201" [label="(Identifier,rq)"];
"1000221" [label="(MethodReturn,static void)"];
"1000200" [label="(Call,others_have_blocked(rq))"];
"1000199" [label="(ControlStructure,if (others_have_blocked(rq)))"];
"1000112" [label="(Call,cpu_rq(cpu))"];
"1000124" [label="(Call,&rf)"];
"1000107" [label="(MethodParameterIn,int cpu)"];
"1000110" [label="(Call,*rq = cpu_rq(cpu))"];
"1000113" [label="(Identifier,cpu)"];
"1000217" [label="(Call,rq_unlock_irqrestore(rq, &rf))"];
"1000182" [label="(Identifier,rq)"];
"1000188" [label="(Call,update_dl_rq_load_avg(rq_clock_task(rq), rq, curr_class == &dl_sched_class))"];
"1000122" [label="(Call,rq_lock_irqsave(rq, &rf))"];
"1000181" [label="(Call,rq_clock_task(rq))"];
"1000196" [label="(Call,update_irq_load_avg(rq, 0))"];
"1000126" -> "1000108"  [label="AST: "];
"1000126" -> "1000127"  [label="CFG: "];
"1000127" -> "1000126"  [label="AST: "];
"1000132" -> "1000126"  [label="CFG: "];
"1000126" -> "1000221"  [label="DDG: update_rq_clock(rq)"];
"1000122" -> "1000126"  [label="DDG: rq"];
"1000126" -> "1000181"  [label="DDG: rq"];
"1000122" -> "1000108"  [label="AST: "];
"1000122" -> "1000124"  [label="CFG: "];
"1000123" -> "1000122"  [label="AST: "];
"1000124" -> "1000122"  [label="AST: "];
"1000127" -> "1000122"  [label="CFG: "];
"1000122" -> "1000221"  [label="DDG: rq_lock_irqsave(rq, &rf)"];
"1000110" -> "1000122"  [label="DDG: rq"];
"1000122" -> "1000217"  [label="DDG: &rf"];
"1000110" -> "1000108"  [label="AST: "];
"1000110" -> "1000112"  [label="CFG: "];
"1000111" -> "1000110"  [label="AST: "];
"1000112" -> "1000110"  [label="AST: "];
"1000120" -> "1000110"  [label="CFG: "];
"1000110" -> "1000221"  [label="DDG: cpu_rq(cpu)"];
"1000112" -> "1000110"  [label="DDG: cpu"];
"1000112" -> "1000113"  [label="CFG: "];
"1000113" -> "1000112"  [label="AST: "];
"1000112" -> "1000221"  [label="DDG: cpu"];
"1000107" -> "1000112"  [label="DDG: cpu"];
"1000107" -> "1000106"  [label="AST: "];
"1000107" -> "1000221"  [label="DDG: cpu"];
"1000181" -> "1000180"  [label="AST: "];
"1000181" -> "1000182"  [label="CFG: "];
"1000182" -> "1000181"  [label="AST: "];
"1000183" -> "1000181"  [label="CFG: "];
"1000181" -> "1000180"  [label="DDG: rq"];
"1000180" -> "1000108"  [label="AST: "];
"1000180" -> "1000184"  [label="CFG: "];
"1000183" -> "1000180"  [label="AST: "];
"1000184" -> "1000180"  [label="AST: "];
"1000190" -> "1000180"  [label="CFG: "];
"1000180" -> "1000221"  [label="DDG: curr_class == &rt_sched_class"];
"1000180" -> "1000221"  [label="DDG: update_rt_rq_load_avg(rq_clock_task(rq), rq, curr_class == &rt_sched_class)"];
"1000184" -> "1000180"  [label="DDG: curr_class"];
"1000184" -> "1000180"  [label="DDG: &rt_sched_class"];
"1000180" -> "1000189"  [label="DDG: rq"];
"1000189" -> "1000188"  [label="AST: "];
"1000189" -> "1000190"  [label="CFG: "];
"1000190" -> "1000189"  [label="AST: "];
"1000191" -> "1000189"  [label="CFG: "];
"1000189" -> "1000188"  [label="DDG: rq"];
"1000188" -> "1000108"  [label="AST: "];
"1000188" -> "1000192"  [label="CFG: "];
"1000191" -> "1000188"  [label="AST: "];
"1000192" -> "1000188"  [label="AST: "];
"1000197" -> "1000188"  [label="CFG: "];
"1000188" -> "1000221"  [label="DDG: update_dl_rq_load_avg(rq_clock_task(rq), rq, curr_class == &dl_sched_class)"];
"1000188" -> "1000221"  [label="DDG: curr_class == &dl_sched_class"];
"1000188" -> "1000221"  [label="DDG: rq_clock_task(rq)"];
"1000192" -> "1000188"  [label="DDG: curr_class"];
"1000192" -> "1000188"  [label="DDG: &dl_sched_class"];
"1000188" -> "1000196"  [label="DDG: rq"];
"1000196" -> "1000108"  [label="AST: "];
"1000196" -> "1000198"  [label="CFG: "];
"1000197" -> "1000196"  [label="AST: "];
"1000198" -> "1000196"  [label="AST: "];
"1000201" -> "1000196"  [label="CFG: "];
"1000196" -> "1000221"  [label="DDG: update_irq_load_avg(rq, 0)"];
"1000196" -> "1000200"  [label="DDG: rq"];
"1000200" -> "1000199"  [label="AST: "];
"1000200" -> "1000201"  [label="CFG: "];
"1000201" -> "1000200"  [label="AST: "];
"1000203" -> "1000200"  [label="CFG: "];
"1000207" -> "1000200"  [label="CFG: "];
"1000200" -> "1000221"  [label="DDG: others_have_blocked(rq)"];
"1000200" -> "1000217"  [label="DDG: rq"];
"1000217" -> "1000108"  [label="AST: "];
"1000217" -> "1000219"  [label="CFG: "];
"1000218" -> "1000217"  [label="AST: "];
"1000219" -> "1000217"  [label="AST: "];
"1000221" -> "1000217"  [label="CFG: "];
"1000217" -> "1000221"  [label="DDG: &rf"];
"1000217" -> "1000221"  [label="DDG: rq_unlock_irqrestore(rq, &rf)"];
"1000217" -> "1000221"  [label="DDG: rq"];
}
