I 000054 55 1466          1392589051701 RegAndMuxCtrl
(_unit VHDL (regandmuxctrl 0 28 (regandmuxctrl 0 41 ))
	(_version vb4)
	(_time 1392589051703 2014.02.16 17:17:31)
	(_source (\./../src/RegAndMuxCtrl.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0502010305525613060a405f5003510200020d0306)
	(_entity
		(_time 1392588368992)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 31 (_entity (_in ))))
		(_port (_internal xmuxsel ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal ymuxsel ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal xload ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal yload ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_process
			(p1(_architecture 0 0 43 (_process (_simple)(_target(2)(3)(4)(5))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 )
	)
	(_model . RegAndMuxCtrl 1 -1
	)
)
I 000054 55 1466          1392589484962 RegAndMuxCtrl
(_unit VHDL (regandmuxctrl 0 28 (regandmuxctrl 0 41 ))
	(_version vb4)
	(_time 1392589484963 2014.02.16 17:24:44)
	(_source (\./../src/RegAndMuxCtrl.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7224727375252164717d37282774267577757a7471)
	(_entity
		(_time 1392588368992)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 31 (_entity (_in ))))
		(_port (_internal xmuxsel ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal ymuxsel ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal xload ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal yload ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_process
			(p1(_architecture 0 0 43 (_process (_simple)(_target(2)(3)(4)(5))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 )
	)
	(_model . RegAndMuxCtrl 1 -1
	)
)
I 000054 55 1466          1392589552272 RegAndMuxCtrl
(_unit VHDL (regandmuxctrl 0 28 (regandmuxctrl 0 41 ))
	(_version vb4)
	(_time 1392589552273 2014.02.16 17:25:52)
	(_source (\./../src/RegAndMuxCtrl.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 55035e5655020643565a100f0053015250525d5356)
	(_entity
		(_time 1392588368992)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 31 (_entity (_in ))))
		(_port (_internal xmuxsel ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal ymuxsel ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal xload ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal yload ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_process
			(p1(_architecture 0 0 43 (_process (_simple)(_target(2)(3)(4)(5))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 )
	)
	(_model . RegAndMuxCtrl 1 -1
	)
)
I 000054 55 1466          1392591615500 RegAndMuxCtrl
(_unit VHDL (regandmuxctrl 0 28 (regandmuxctrl 0 41 ))
	(_version vb4)
	(_time 1392591615501 2014.02.16 18:00:15)
	(_source (\./../src/RegAndMuxCtrl.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dbdedd898c8c88cdd8d49e818edd8fdcdedcd3ddd8)
	(_entity
		(_time 1392588368992)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 31 (_entity (_in ))))
		(_port (_internal xmuxsel ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal ymuxsel ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal xload ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal yload ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_process
			(p1(_architecture 0 0 43 (_process (_simple)(_target(2)(3)(4)(5))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 )
	)
	(_model . RegAndMuxCtrl 1 -1
	)
)
V 000044 55 1478          1392592450435 reg
(_unit VHDL (reg 0 4 (reg 0 16 ))
	(_version vb4)
	(_time 1392592450436 2014.02.16 18:14:10)
	(_source (\./../src/reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 50025053550703475304450a065752565556575752)
	(_entity
		(_time 1392592450301)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 5 \8\ (_entity ((i 8)))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_target(4))(_sensitivity(1)(2)(0)(3))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . reg 3 -1
	)
)
V 000047 55 1562          1392592628769 mux24b
(_unit VHDL (mux24b 0 28 (mux24b 0 39 ))
	(_version vb4)
	(_time 1392592628770 2014.02.16 18:17:08)
	(_source (\./../src/mux24b.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e5eae0b7e5b3b9f6e6e1f1bfb6e3b1e2e0e2ede6e7)
	(_entity
		(_time 1392592628767)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~124 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal s4 ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_architecture (_uni ))))
		(_process
			(p1(_architecture 0 0 42 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . mux24b 1 -1
	)
)
I 000048 55 1317          1392592631498 submax2
(_unit VHDL (submax2 0 29 (submax2 0 39 ))
	(_version vb4)
	(_time 1392592631499 2014.02.16 18:17:11)
	(_source (\./../src/submax2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8fd98980dcd8d999da819ed4d68c8d888c888a898d)
	(_entity
		(_time 1392592631477)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal z ~STD_LOGIC_VECTOR{3~downto~0}~124 0 33 (_entity (_out ))))
		(_process
			(p1(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . submax2 1 -1
	)
)
I 000051 55 5620          1392593677181 EuclidsGCD
(_unit VHDL (euclidsgcd 0 28 (euclidsgcd 0 40 ))
	(_version vb4)
	(_time 1392593677182 2014.02.16 18:34:37)
	(_source (\./../src/EuclidsGCD.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 49461d4a451e1e5f1f1b50131c4e4a4f4e4f4a4f4d)
	(_entity
		(_time 1392593509853)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux24b
			(_object
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{3~downto~0}~138 0 70 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 71 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 72 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 ((i 8)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 61 (_entity (_out ))))
			)
		)
	)
	(_instantiation mx 0 79 (_component mux24b )
		(_port
			((s)(smx))
			((a)(x))
			((b)(y))
			((y)(mybus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation my 0 87 (_component mux24b )
		(_port
			((s)(smy))
			((a)(y))
			((b)(zbus))
			((y)(mybus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation registerX 0 95 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(sxload))
			((clk)(clk))
			((clr)(clr))
			((d)(mxbus))
			((q)(regxbus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation registerY 0 107 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(syload))
			((clk)(clk))
			((clr)(clr))
			((d)(mybus))
			((q)(regybus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal gcd ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mybus ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal mxbus ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal regxbus ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal regybus ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal zbus ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal smx ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal smy ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal sxload ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal syload ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . EuclidsGCD 2 -1
	)
)
I 000051 55 6069          1392594006827 EuclidsGCD
(_unit VHDL (euclidsgcd 0 28 (euclidsgcd 0 40 ))
	(_version vb4)
	(_time 1392594006828 2014.02.16 18:40:06)
	(_source (\./../src/EuclidsGCD.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f7a0f3a6f5a0a0e1a2f4eeada2f0f4f1f0f1f4f1f3)
	(_entity
		(_time 1392593509853)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux24b
			(_object
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{3~downto~0}~138 0 70 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 71 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 72 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 ((i 8)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 61 (_entity (_out ))))
			)
		)
		(submax2
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 46 (_entity (_in ))))
				(_port (_internal z ~STD_LOGIC_VECTOR{3~downto~0}~134 0 47 (_entity (_out ))))
			)
		)
	)
	(_instantiation mx 0 79 (_component mux24b )
		(_port
			((s)(smx))
			((a)(x))
			((b)(y))
			((y)(mybus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation my 0 87 (_component mux24b )
		(_port
			((s)(smy))
			((a)(y))
			((b)(zbus))
			((y)(mybus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation registerX 0 95 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(sxload))
			((clk)(clk))
			((clr)(clr))
			((d)(mxbus))
			((q)(regxbus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation registerY 0 107 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(syload))
			((clk)(clk))
			((clr)(clr))
			((d)(mybus))
			((q)(regybus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation submax 0 119 (_component submax2 )
		(_port
			((x)(mxbus))
			((y)(mybus))
			((z)(zbus))
		)
		(_use (_entity . submax2 submax2)
		)
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal gcd ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mybus ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal mxbus ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal regxbus ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal regybus ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal zbus ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal smx ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal smy ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal sxload ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal syload ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . EuclidsGCD 2 -1
	)
)
I 000051 55 6206          1392594357250 EuclidsGCD
(_unit VHDL (euclidsgcd 0 28 (euclidsgcd 0 40 ))
	(_version vb4)
	(_time 1392594357251 2014.02.16 18:45:57)
	(_source (\./../src/EuclidsGCD.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d0808483d58787c685d1c98a85d7d3d6d7d6d3d6d4)
	(_entity
		(_time 1392593509853)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux24b
			(_object
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{3~downto~0}~138 0 70 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 71 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 72 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 ((i 8)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 61 (_entity (_out ))))
			)
		)
		(submax2
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 46 (_entity (_in ))))
				(_port (_internal z ~STD_LOGIC_VECTOR{3~downto~0}~134 0 47 (_entity (_out ))))
			)
		)
	)
	(_instantiation mx 0 80 (_component mux24b )
		(_port
			((s)(smx))
			((a)(x))
			((b)(zbus))
			((y)(mxbus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation my 0 88 (_component mux24b )
		(_port
			((s)(smy))
			((a)(y))
			((b)(zbus))
			((y)(mybus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation registerX 0 96 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(sxload))
			((clk)(clk))
			((clr)(clr))
			((d)(mxbus))
			((q)(regxbus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation registerY 0 108 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(syload))
			((clk)(clk))
			((clr)(clr))
			((d)(mybus))
			((q)(regybus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation submax 0 120 (_component submax2 )
		(_port
			((x)(mxbus))
			((y)(mybus))
			((z)(zbus))
		)
		(_use (_entity . submax2 submax2)
		)
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal gcd ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mybus ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal mxbus ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal regxbus ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal regybus ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal zbus ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal smx ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal smy ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal sxload ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal syload ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_process
			(line__127(_architecture 0 0 127 (_assignment (_simple)(_alias((gcd)(regxbus)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . EuclidsGCD 3 -1
	)
)
I 000051 55 6206          1392594379101 EuclidsGCD
(_unit VHDL (euclidsgcd 0 28 (euclidsgcd 0 40 ))
	(_version vb4)
	(_time 1392594379102 2014.02.16 18:46:19)
	(_source (\./../src/EuclidsGCD.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 20232525257777367521397a752723262726232624)
	(_entity
		(_time 1392593509853)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux24b
			(_object
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{3~downto~0}~138 0 70 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 71 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 72 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 ((i 8)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 61 (_entity (_out ))))
			)
		)
		(submax2
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 46 (_entity (_in ))))
				(_port (_internal z ~STD_LOGIC_VECTOR{3~downto~0}~134 0 47 (_entity (_out ))))
			)
		)
	)
	(_instantiation mx 0 80 (_component mux24b )
		(_port
			((s)(smx))
			((a)(x))
			((b)(zbus))
			((y)(mxbus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation my 0 88 (_component mux24b )
		(_port
			((s)(smy))
			((a)(y))
			((b)(zbus))
			((y)(mybus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation registerX 0 96 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(sxload))
			((clk)(clk))
			((clr)(clr))
			((d)(mxbus))
			((q)(regxbus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation registerY 0 108 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(syload))
			((clk)(clk))
			((clr)(clr))
			((d)(mybus))
			((q)(regybus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation submax 0 120 (_component submax2 )
		(_port
			((x)(mxbus))
			((y)(mybus))
			((z)(zbus))
		)
		(_use (_entity . submax2 submax2)
		)
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal gcd ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mybus ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal mxbus ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal regxbus ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal regybus ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal zbus ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal smx ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal smy ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal sxload ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal syload ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_process
			(line__127(_architecture 0 0 127 (_assignment (_simple)(_alias((gcd)(regxbus)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . EuclidsGCD 3 -1
	)
)
I 000048 55 1317          1392594482035 submax2
(_unit VHDL (submax2 0 29 (submax2 0 39 ))
	(_version vb4)
	(_time 1392594482036 2014.02.16 18:48:02)
	(_source (\./../src/submax2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4113404245161757144f501a184243464246444743)
	(_entity
		(_time 1392592631476)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal z ~STD_LOGIC_VECTOR{3~downto~0}~124 0 33 (_entity (_out ))))
		(_process
			(p1(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . submax2 1 -1
	)
)
I 000054 55 1436          1392595498852 RegAndMuxCtrl
(_unit VHDL (regandmuxctrl 0 28 (regandmuxctrl 0 41 ))
	(_version vb4)
	(_time 1392595498853 2014.02.16 19:04:58)
	(_source (\./../src/RegAndMuxCtrl.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3031343535676326333f756a653664373537383633)
	(_entity
		(_time 1392588368992)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 31 (_entity (_in ))))
		(_port (_internal xmuxsel ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal ymuxsel ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal xload ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal yload ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_process
			(p1(_architecture 0 0 43 (_process (_simple)(_target(2)(3)(4)(5))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . RegAndMuxCtrl 1 -1
	)
)
I 000051 55 6206          1392595505051 EuclidsGCD
(_unit VHDL (euclidsgcd 0 28 (euclidsgcd 0 40 ))
	(_version vb4)
	(_time 1392595505052 2014.02.16 19:05:05)
	(_source (\./../src/EuclidsGCD.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 61603160653636773460783b346662676667626765)
	(_entity
		(_time 1392593509853)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux24b
			(_object
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{3~downto~0}~138 0 70 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 71 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 72 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 ((i 8)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 61 (_entity (_out ))))
			)
		)
		(submax2
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 46 (_entity (_in ))))
				(_port (_internal z ~STD_LOGIC_VECTOR{3~downto~0}~134 0 47 (_entity (_out ))))
			)
		)
	)
	(_instantiation mx 0 80 (_component mux24b )
		(_port
			((s)(smx))
			((a)(x))
			((b)(zbus))
			((y)(mxbus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation my 0 88 (_component mux24b )
		(_port
			((s)(smy))
			((a)(y))
			((b)(zbus))
			((y)(mybus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation registerX 0 96 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(sxload))
			((clk)(clk))
			((clr)(clr))
			((d)(mxbus))
			((q)(regxbus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation registerY 0 108 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(syload))
			((clk)(clk))
			((clr)(clr))
			((d)(mybus))
			((q)(regybus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation submax 0 120 (_component submax2 )
		(_port
			((x)(mxbus))
			((y)(mybus))
			((z)(zbus))
		)
		(_use (_entity . submax2 submax2)
		)
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal gcd ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mybus ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal mxbus ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal regxbus ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal regybus ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal zbus ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal smx ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal smy ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal sxload ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal syload ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_process
			(line__127(_architecture 0 0 127 (_assignment (_simple)(_alias((gcd)(regxbus)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . EuclidsGCD 3 -1
	)
)
I 000051 55 6210          1392595683106 EuclidsGCD
(_unit VHDL (euclidsgcd 0 28 (euclidsgcd 0 40 ))
	(_version vb4)
	(_time 1392595683107 2014.02.16 19:08:03)
	(_source (\./../src/EuclidsGCD.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ece9ecbebabbbbfab9edf5b6b9ebefeaebeaefeae8)
	(_entity
		(_time 1392593509853)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux24b
			(_object
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{3~downto~0}~138 0 70 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 71 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 72 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 ((i 8)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 61 (_entity (_out ))))
			)
		)
		(submax2
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 46 (_entity (_in ))))
				(_port (_internal z ~STD_LOGIC_VECTOR{3~downto~0}~134 0 47 (_entity (_out ))))
			)
		)
	)
	(_instantiation mx 0 80 (_component mux24b )
		(_port
			((s)(smx))
			((a)(x))
			((b)(zbus))
			((y)(mxbus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation my 0 88 (_component mux24b )
		(_port
			((s)(smy))
			((a)(y))
			((b)(zbus))
			((y)(mybus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation registerX 0 96 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(sxload))
			((clk)(clk))
			((clr)(clr))
			((d)(mxbus))
			((q)(regxbus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation registerY 0 108 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(syload))
			((clk)(clk))
			((clr)(clr))
			((d)(mybus))
			((q)(regybus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation submax 0 120 (_component submax2 )
		(_port
			((x)(regxbus))
			((y)(regybus))
			((z)(zbus))
		)
		(_use (_entity . submax2 submax2)
		)
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal gcd ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mybus ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal mxbus ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal regxbus ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal regybus ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal zbus ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal smx ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal smy ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal sxload ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal syload ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_process
			(line__127(_architecture 0 0 127 (_assignment (_simple)(_alias((gcd)(regxbus)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . EuclidsGCD 3 -1
	)
)
I 000054 55 1466          1392595915783 RegAndMuxCtrl
(_unit VHDL (regandmuxctrl 0 28 (regandmuxctrl 0 41 ))
	(_version vb4)
	(_time 1392595915784 2014.02.16 19:11:55)
	(_source (\./../src/RegAndMuxCtrl.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d084d082d58783c6d387958a85d684d7d5d7d8d6d3)
	(_entity
		(_time 1392588368992)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 31 (_entity (_in ))))
		(_port (_internal xmuxsel ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal ymuxsel ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal xload ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal yload ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_process
			(p1(_architecture 0 0 43 (_process (_simple)(_target(2)(3)(4)(5))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 )
	)
	(_model . RegAndMuxCtrl 1 -1
	)
)
I 000051 55 6210          1392595920133 EuclidsGCD
(_unit VHDL (euclidsgcd 0 28 (euclidsgcd 0 40 ))
	(_version vb4)
	(_time 1392595920134 2014.02.16 19:12:00)
	(_source (\./../src/EuclidsGCD.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d082d683d58787c685d1c98a85d7d3d6d7d6d3d6d4)
	(_entity
		(_time 1392593509853)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux24b
			(_object
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{3~downto~0}~138 0 70 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 71 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 72 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 ((i 8)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 61 (_entity (_out ))))
			)
		)
		(submax2
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 46 (_entity (_in ))))
				(_port (_internal z ~STD_LOGIC_VECTOR{3~downto~0}~134 0 47 (_entity (_out ))))
			)
		)
	)
	(_instantiation mx 0 80 (_component mux24b )
		(_port
			((s)(smx))
			((a)(x))
			((b)(zbus))
			((y)(mxbus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation my 0 88 (_component mux24b )
		(_port
			((s)(smy))
			((a)(y))
			((b)(zbus))
			((y)(mybus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation registerX 0 96 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(sxload))
			((clk)(clk))
			((clr)(clr))
			((d)(mxbus))
			((q)(regxbus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation registerY 0 108 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(syload))
			((clk)(clk))
			((clr)(clr))
			((d)(mybus))
			((q)(regybus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation submax 0 120 (_component submax2 )
		(_port
			((x)(regxbus))
			((y)(regybus))
			((z)(zbus))
		)
		(_use (_entity . submax2 submax2)
		)
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal gcd ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mybus ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal mxbus ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal regxbus ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal regybus ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal zbus ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 76 (_architecture (_uni ))))
		(_signal (_internal smx ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal smy ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal sxload ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal syload ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_process
			(line__127(_architecture 0 0 127 (_assignment (_simple)(_alias((gcd)(regxbus)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . EuclidsGCD 3 -1
	)
)
I 000051 55 7296          1392596067689 EuclidsGCD
(_unit VHDL (euclidsgcd 0 28 (euclidsgcd 0 40 ))
	(_version vb4)
	(_time 1392596067690 2014.02.16 19:14:27)
	(_source (\./../src/EuclidsGCD.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3a3d3b3e6e6d6d2c6e6923606f3d393c3d3c393c3e)
	(_entity
		(_time 1392593509853)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegAndMuxCtrl
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_entity (_in ))))
				(_port (_internal xmuxsel ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal ymuxsel ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal xload ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal yload ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(mux24b
			(_object
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 83 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 84 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 85 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 8)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 73 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 74 (_entity (_out ))))
			)
		)
		(submax2
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~136 0 59 (_entity (_in ))))
				(_port (_internal z ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60 (_entity (_out ))))
			)
		)
	)
	(_instantiation regmuxctrl 0 93 (_component RegAndMuxCtrl )
		(_port
			((x)(regxbus))
			((y)(regybus))
			((xmuxsel)(smx))
			((ymuxsel)(smy))
			((xload)(sxload))
			((yload)(syload))
		)
		(_use (_entity . RegAndMuxCtrl regandmuxctrl)
		)
	)
	(_instantiation mx 0 103 (_component mux24b )
		(_port
			((s)(smx))
			((a)(x))
			((b)(zbus))
			((y)(mxbus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation my 0 111 (_component mux24b )
		(_port
			((s)(smy))
			((a)(y))
			((b)(zbus))
			((y)(mybus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation registerX 0 119 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(sxload))
			((clk)(clk))
			((clr)(clr))
			((d)(mxbus))
			((q)(regxbus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation registerY 0 131 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(syload))
			((clk)(clk))
			((clr)(clr))
			((d)(mybus))
			((q)(regybus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation submax 0 143 (_component submax2 )
		(_port
			((x)(regxbus))
			((y)(regybus))
			((z)(zbus))
		)
		(_use (_entity . submax2 submax2)
		)
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal gcd ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mybus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal mxbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal regxbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal regybus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal zbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal smx ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal smy ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sxload ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal syload ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_process
			(line__150(_architecture 0 0 150 (_assignment (_simple)(_alias((gcd)(regxbus)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . EuclidsGCD 3 -1
	)
)
I 000051 55 7296          1392596352179 EuclidsGCD
(_unit VHDL (euclidsgcd 0 28 (euclidsgcd 0 40 ))
	(_version vb4)
	(_time 1392596352180 2014.02.16 19:19:12)
	(_source (\./../src/EuclidsGCD.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7d7d2a7d2c2a2a6b292e6427287a7e7b7a7b7e7b79)
	(_entity
		(_time 1392593509853)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegAndMuxCtrl
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_entity (_in ))))
				(_port (_internal xmuxsel ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal ymuxsel ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal xload ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal yload ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(mux24b
			(_object
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 83 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 84 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 85 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 8)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 73 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 74 (_entity (_out ))))
			)
		)
		(submax2
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~136 0 59 (_entity (_in ))))
				(_port (_internal z ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60 (_entity (_out ))))
			)
		)
	)
	(_instantiation regmuxctrl 0 93 (_component RegAndMuxCtrl )
		(_port
			((x)(regxbus))
			((y)(regybus))
			((xmuxsel)(smx))
			((ymuxsel)(smy))
			((xload)(sxload))
			((yload)(syload))
		)
		(_use (_entity . RegAndMuxCtrl regandmuxctrl)
		)
	)
	(_instantiation mx 0 103 (_component mux24b )
		(_port
			((s)(smx))
			((a)(x))
			((b)(zbus))
			((y)(mxbus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation my 0 111 (_component mux24b )
		(_port
			((s)(smy))
			((a)(y))
			((b)(zbus))
			((y)(mybus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation registerX 0 119 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(sxload))
			((clk)(clk))
			((clr)(clr))
			((d)(mxbus))
			((q)(regxbus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation registerY 0 131 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(syload))
			((clk)(clk))
			((clr)(clr))
			((d)(mybus))
			((q)(regybus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation submax 0 143 (_component submax2 )
		(_port
			((x)(regxbus))
			((y)(regybus))
			((z)(zbus))
		)
		(_use (_entity . submax2 submax2)
		)
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal gcd ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mybus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal mxbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal regxbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal regybus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal zbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal smx ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal smy ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sxload ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal syload ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_process
			(line__150(_architecture 0 0 150 (_assignment (_simple)(_alias((gcd)(regxbus)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . EuclidsGCD 3 -1
	)
)
I 000054 55 1436          1392596358251 RegAndMuxCtrl
(_unit VHDL (regandmuxctrl 0 28 (regandmuxctrl 0 41 ))
	(_version vb4)
	(_time 1392596358252 2014.02.16 19:19:18)
	(_source (\./../src/RegAndMuxCtrl.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 313e3034356662273231746b643765363436393732)
	(_entity
		(_time 1392588368992)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 31 (_entity (_in ))))
		(_port (_internal xmuxsel ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal ymuxsel ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal xload ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal yload ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_process
			(p1(_architecture 0 0 43 (_process (_simple)(_target(2)(3)(4)(5))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . RegAndMuxCtrl 1 -1
	)
)
I 000051 55 7296          1392596361647 EuclidsGCD
(_unit VHDL (euclidsgcd 0 28 (euclidsgcd 0 40 ))
	(_version vb4)
	(_time 1392596361648 2014.02.16 19:19:21)
	(_source (\./../src/EuclidsGCD.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7a757f7a2e2d2d6c2e2963202f7d797c7d7c797c7e)
	(_entity
		(_time 1392593509853)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegAndMuxCtrl
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_entity (_in ))))
				(_port (_internal xmuxsel ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal ymuxsel ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal xload ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal yload ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(mux24b
			(_object
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 83 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 84 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 85 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 8)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 73 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 74 (_entity (_out ))))
			)
		)
		(submax2
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~136 0 59 (_entity (_in ))))
				(_port (_internal z ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60 (_entity (_out ))))
			)
		)
	)
	(_instantiation regmuxctrl 0 93 (_component RegAndMuxCtrl )
		(_port
			((x)(regxbus))
			((y)(regybus))
			((xmuxsel)(smx))
			((ymuxsel)(smy))
			((xload)(sxload))
			((yload)(syload))
		)
		(_use (_entity . RegAndMuxCtrl regandmuxctrl)
		)
	)
	(_instantiation mx 0 103 (_component mux24b )
		(_port
			((s)(smx))
			((a)(x))
			((b)(zbus))
			((y)(mxbus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation my 0 111 (_component mux24b )
		(_port
			((s)(smy))
			((a)(y))
			((b)(zbus))
			((y)(mybus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation registerX 0 119 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(sxload))
			((clk)(clk))
			((clr)(clr))
			((d)(mxbus))
			((q)(regxbus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation registerY 0 131 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(syload))
			((clk)(clk))
			((clr)(clr))
			((d)(mybus))
			((q)(regybus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation submax 0 143 (_component submax2 )
		(_port
			((x)(regxbus))
			((y)(regybus))
			((z)(zbus))
		)
		(_use (_entity . submax2 submax2)
		)
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal gcd ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mybus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal mxbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal regxbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal regybus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal zbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal smx ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal smy ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sxload ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal syload ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_process
			(line__150(_architecture 0 0 150 (_assignment (_simple)(_alias((gcd)(regxbus)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . EuclidsGCD 3 -1
	)
)
I 000054 55 1466          1392596467397 RegAndMuxCtrl
(_unit VHDL (regandmuxctrl 0 28 (regandmuxctrl 0 41 ))
	(_version vb4)
	(_time 1392596467398 2014.02.16 19:21:07)
	(_source (\./../src/RegAndMuxCtrl.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9396c59c95c4c08590c4d6c9c695c79496949b9590)
	(_entity
		(_time 1392588368992)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 31 (_entity (_in ))))
		(_port (_internal xmuxsel ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal ymuxsel ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal xload ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal yload ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_process
			(p1(_architecture 0 0 43 (_process (_simple)(_target(2)(3)(4)(5))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 )
	)
	(_model . RegAndMuxCtrl 1 -1
	)
)
I 000051 55 7296          1392596470462 EuclidsGCD
(_unit VHDL (euclidsgcd 0 28 (euclidsgcd 0 40 ))
	(_version vb4)
	(_time 1392596470463 2014.02.16 19:21:10)
	(_source (\./../src/EuclidsGCD.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8580898a85d2d293d1d69cdfd08286838283868381)
	(_entity
		(_time 1392593509853)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegAndMuxCtrl
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_entity (_in ))))
				(_port (_internal xmuxsel ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal ymuxsel ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal xload ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal yload ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(mux24b
			(_object
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 83 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 84 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 85 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 8)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 73 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 74 (_entity (_out ))))
			)
		)
		(submax2
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~136 0 59 (_entity (_in ))))
				(_port (_internal z ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60 (_entity (_out ))))
			)
		)
	)
	(_instantiation regmuxctrl 0 93 (_component RegAndMuxCtrl )
		(_port
			((x)(regxbus))
			((y)(regybus))
			((xmuxsel)(smx))
			((ymuxsel)(smy))
			((xload)(sxload))
			((yload)(syload))
		)
		(_use (_entity . RegAndMuxCtrl regandmuxctrl)
		)
	)
	(_instantiation mx 0 103 (_component mux24b )
		(_port
			((s)(smx))
			((a)(x))
			((b)(zbus))
			((y)(mxbus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation my 0 111 (_component mux24b )
		(_port
			((s)(smy))
			((a)(y))
			((b)(zbus))
			((y)(mybus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation registerX 0 119 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(sxload))
			((clk)(clk))
			((clr)(clr))
			((d)(mxbus))
			((q)(regxbus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation registerY 0 131 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(syload))
			((clk)(clk))
			((clr)(clr))
			((d)(mybus))
			((q)(regybus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation submax 0 143 (_component submax2 )
		(_port
			((x)(regxbus))
			((y)(regybus))
			((z)(zbus))
		)
		(_use (_entity . submax2 submax2)
		)
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal gcd ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mybus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal mxbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal regxbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal regybus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal zbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal smx ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal smy ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sxload ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal syload ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_process
			(line__150(_architecture 0 0 150 (_assignment (_simple)(_alias((gcd)(regxbus)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . EuclidsGCD 3 -1
	)
)
I 000054 55 1466          1392597004725 RegAndMuxCtrl
(_unit VHDL (regandmuxctrl 0 28 (regandmuxctrl 0 41 ))
	(_version vb4)
	(_time 1392597004726 2014.02.16 19:30:04)
	(_source (\./../src/RegAndMuxCtrl.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8584878b85d2d69386d2c0dfd083d18280828d8386)
	(_entity
		(_time 1392588368992)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 31 (_entity (_in ))))
		(_port (_internal xmuxsel ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal ymuxsel ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal xload ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal yload ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_process
			(p1(_architecture 0 0 43 (_process (_simple)(_target(2)(3)(4)(5))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 )
	)
	(_model . RegAndMuxCtrl 1 -1
	)
)
I 000051 55 7296          1392597008273 EuclidsGCD
(_unit VHDL (euclidsgcd 0 28 (euclidsgcd 0 40 ))
	(_version vb4)
	(_time 1392597008274 2014.02.16 19:30:08)
	(_source (\./../src/EuclidsGCD.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5a5a0a580e0d0d4c0e0943000f5d595c5d5c595c5e)
	(_entity
		(_time 1392593509853)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegAndMuxCtrl
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_entity (_in ))))
				(_port (_internal xmuxsel ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal ymuxsel ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal xload ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal yload ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(mux24b
			(_object
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 83 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 84 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 85 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 8)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 73 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 74 (_entity (_out ))))
			)
		)
		(submax2
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~136 0 59 (_entity (_in ))))
				(_port (_internal z ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60 (_entity (_out ))))
			)
		)
	)
	(_instantiation regmuxctrl 0 93 (_component RegAndMuxCtrl )
		(_port
			((x)(regxbus))
			((y)(regybus))
			((xmuxsel)(smx))
			((ymuxsel)(smy))
			((xload)(sxload))
			((yload)(syload))
		)
		(_use (_entity . RegAndMuxCtrl regandmuxctrl)
		)
	)
	(_instantiation mx 0 103 (_component mux24b )
		(_port
			((s)(smx))
			((a)(x))
			((b)(zbus))
			((y)(mxbus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation my 0 111 (_component mux24b )
		(_port
			((s)(smy))
			((a)(y))
			((b)(zbus))
			((y)(mybus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation registerX 0 119 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(sxload))
			((clk)(clk))
			((clr)(clr))
			((d)(mxbus))
			((q)(regxbus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation registerY 0 131 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(syload))
			((clk)(clk))
			((clr)(clr))
			((d)(mybus))
			((q)(regybus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation submax 0 143 (_component submax2 )
		(_port
			((x)(regxbus))
			((y)(regybus))
			((z)(zbus))
		)
		(_use (_entity . submax2 submax2)
		)
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal gcd ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mybus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal mxbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal regxbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal regybus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal zbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal smx ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal smy ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sxload ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal syload ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_process
			(line__150(_architecture 0 0 150 (_assignment (_simple)(_alias((gcd)(regxbus)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . EuclidsGCD 3 -1
	)
)
I 000051 55 7293          1392597125189 EuclidsGCD
(_unit VHDL (euclidsgcd 0 28 (euclidsgcd 0 40 ))
	(_version vb4)
	(_time 1392597125190 2014.02.16 19:32:05)
	(_source (\./../src/EuclidsGCD.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 151017131542420341460c4f401216131213161311)
	(_entity
		(_time 1392593509853)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegAndMuxCtrl
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_entity (_in ))))
				(_port (_internal xmuxsel ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal ymuxsel ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal xload ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal yload ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(mux24b
			(_object
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 83 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 84 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 85 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 8)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 73 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 74 (_entity (_out ))))
			)
		)
		(submax2
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~136 0 59 (_entity (_in ))))
				(_port (_internal z ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60 (_entity (_out ))))
			)
		)
	)
	(_instantiation regmuxctrl 0 93 (_component RegAndMuxCtrl )
		(_port
			((x)(regxbus))
			((y)(regybus))
			((xmuxsel)(smx))
			((ymuxsel)(smy))
			((xload)(sxload))
			((yload)(syload))
		)
		(_use (_entity . RegAndMuxCtrl regandmuxctrl)
		)
	)
	(_instantiation mx 0 103 (_component mux24b )
		(_port
			((s)(smx))
			((a)(x))
			((b)(zbus))
			((y)(mxbus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation my 0 111 (_component mux24b )
		(_port
			((s)(smy))
			((a)(y))
			((b)(zbus))
			((y)(mybus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation registerX 0 119 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(sxload))
			((clk)(clk))
			((clr)(clr))
			((d)(mxbus))
			((q)(regxbus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation registerY 0 131 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(syload))
			((clk)(clk))
			((clr)(clr))
			((d)(mybus))
			((q)(regybus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation submax 0 143 (_component submax2 )
		(_port
			((x)(regxbus))
			((y)(regybus))
			((z)(zbus))
		)
		(_use (_entity . submax2 submax2)
		)
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal gcd ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mybus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal mxbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal regxbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal regybus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal zbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal smx ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal smy ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sxload ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal syload ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_process
			(line__150(_architecture 0 0 150 (_assignment (_simple)(_alias((gcd)(zbus)))(_target(4))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . EuclidsGCD 3 -1
	)
)
I 000054 55 1466          1392597133194 RegAndMuxCtrl
(_unit VHDL (regandmuxctrl 0 28 (regandmuxctrl 0 41 ))
	(_version vb4)
	(_time 1392597133195 2014.02.16 19:32:13)
	(_source (\./../src/RegAndMuxCtrl.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 585a5c5b550f0b4e5b0f1d020d5e0c5f5d5f505e5b)
	(_entity
		(_time 1392588368992)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 31 (_entity (_in ))))
		(_port (_internal xmuxsel ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal ymuxsel ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal xload ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal yload ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_process
			(p1(_architecture 0 0 43 (_process (_simple)(_target(2)(3)(4)(5))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 )
	)
	(_model . RegAndMuxCtrl 1 -1
	)
)
I 000054 55 1466          1392597413117 RegAndMuxCtrl
(_unit VHDL (regandmuxctrl 0 28 (regandmuxctrl 0 41 ))
	(_version vb4)
	(_time 1392597413118 2014.02.16 19:36:53)
	(_source (\./../src/RegAndMuxCtrl.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c1cf9194c59692d7c2c2849b94c795c6c4c6c9c7c2)
	(_entity
		(_time 1392588368992)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 31 (_entity (_in ))))
		(_port (_internal xmuxsel ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal ymuxsel ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal xload ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal yload ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_process
			(p1(_architecture 0 0 43 (_process (_simple)(_target(2)(3)(4)(5))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 )
	)
	(_model . RegAndMuxCtrl 1 -1
	)
)
I 000051 55 7293          1392597417377 EuclidsGCD
(_unit VHDL (euclidsgcd 0 28 (euclidsgcd 0 40 ))
	(_version vb4)
	(_time 1392597417378 2014.02.16 19:36:57)
	(_source (\./../src/EuclidsGCD.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 633435626534347537307a39366460656465606567)
	(_entity
		(_time 1392593509853)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegAndMuxCtrl
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_entity (_in ))))
				(_port (_internal xmuxsel ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal ymuxsel ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal xload ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal yload ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(mux24b
			(_object
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 83 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 84 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 85 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 8)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 73 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 74 (_entity (_out ))))
			)
		)
		(submax2
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~136 0 59 (_entity (_in ))))
				(_port (_internal z ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60 (_entity (_out ))))
			)
		)
	)
	(_instantiation regmuxctrl 0 93 (_component RegAndMuxCtrl )
		(_port
			((x)(regxbus))
			((y)(regybus))
			((xmuxsel)(smx))
			((ymuxsel)(smy))
			((xload)(sxload))
			((yload)(syload))
		)
		(_use (_entity . RegAndMuxCtrl regandmuxctrl)
		)
	)
	(_instantiation mx 0 103 (_component mux24b )
		(_port
			((s)(smx))
			((a)(x))
			((b)(zbus))
			((y)(mxbus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation my 0 111 (_component mux24b )
		(_port
			((s)(smy))
			((a)(y))
			((b)(zbus))
			((y)(mybus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation registerX 0 119 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(sxload))
			((clk)(clk))
			((clr)(clr))
			((d)(mxbus))
			((q)(regxbus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation registerY 0 131 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(syload))
			((clk)(clk))
			((clr)(clr))
			((d)(mybus))
			((q)(regybus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation submax 0 143 (_component submax2 )
		(_port
			((x)(regxbus))
			((y)(regybus))
			((z)(zbus))
		)
		(_use (_entity . submax2 submax2)
		)
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal gcd ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mybus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal mxbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal regxbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal regybus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal zbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal smx ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal smy ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sxload ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal syload ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_process
			(line__150(_architecture 0 0 150 (_assignment (_simple)(_alias((gcd)(zbus)))(_target(4))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . EuclidsGCD 3 -1
	)
)
I 000051 55 7293          1392597420729 EuclidsGCD
(_unit VHDL (euclidsgcd 0 28 (euclidsgcd 0 40 ))
	(_version vb4)
	(_time 1392597420730 2014.02.16 19:37:00)
	(_source (\./../src/EuclidsGCD.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7d29717d2c2a2a6b292e6427287a7e7b7a7b7e7b79)
	(_entity
		(_time 1392593509853)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegAndMuxCtrl
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_entity (_in ))))
				(_port (_internal xmuxsel ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal ymuxsel ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal xload ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal yload ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(mux24b
			(_object
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 83 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 84 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 85 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 8)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 73 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 74 (_entity (_out ))))
			)
		)
		(submax2
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~136 0 59 (_entity (_in ))))
				(_port (_internal z ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60 (_entity (_out ))))
			)
		)
	)
	(_instantiation regmuxctrl 0 93 (_component RegAndMuxCtrl )
		(_port
			((x)(regxbus))
			((y)(regybus))
			((xmuxsel)(smx))
			((ymuxsel)(smy))
			((xload)(sxload))
			((yload)(syload))
		)
		(_use (_entity . RegAndMuxCtrl regandmuxctrl)
		)
	)
	(_instantiation mx 0 103 (_component mux24b )
		(_port
			((s)(smx))
			((a)(x))
			((b)(zbus))
			((y)(mxbus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation my 0 111 (_component mux24b )
		(_port
			((s)(smy))
			((a)(y))
			((b)(zbus))
			((y)(mybus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation registerX 0 119 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(sxload))
			((clk)(clk))
			((clr)(clr))
			((d)(mxbus))
			((q)(regxbus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation registerY 0 131 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(syload))
			((clk)(clk))
			((clr)(clr))
			((d)(mybus))
			((q)(regybus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation submax 0 143 (_component submax2 )
		(_port
			((x)(regxbus))
			((y)(regybus))
			((z)(zbus))
		)
		(_use (_entity . submax2 submax2)
		)
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal gcd ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mybus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal mxbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal regxbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal regybus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal zbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal smx ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal smy ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sxload ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal syload ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_process
			(line__150(_architecture 0 0 150 (_assignment (_simple)(_alias((gcd)(zbus)))(_target(4))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . EuclidsGCD 3 -1
	)
)
I 000048 55 1347          1392597551698 submax2
(_unit VHDL (submax2 0 29 (submax2 0 39 ))
	(_version vb4)
	(_time 1392597551699 2014.02.16 19:39:11)
	(_source (\./../src/submax2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 20752a2525777636752f317b792322272327252622)
	(_entity
		(_time 1392592631476)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal z ~STD_LOGIC_VECTOR{3~downto~0}~124 0 33 (_entity (_out ))))
		(_process
			(p1(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 )
	)
	(_model . submax2 1 -1
	)
)
I 000051 55 7293          1392597557566 EuclidsGCD
(_unit VHDL (euclidsgcd 0 28 (euclidsgcd 0 40 ))
	(_version vb4)
	(_time 1392597557567 2014.02.16 19:39:17)
	(_source (\./../src/EuclidsGCD.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0a580f0d5e5d5d1c5e5913505f0d090c0d0c090c0e)
	(_entity
		(_time 1392593509853)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegAndMuxCtrl
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_entity (_in ))))
				(_port (_internal xmuxsel ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal ymuxsel ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal xload ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal yload ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(mux24b
			(_object
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 83 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 84 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 85 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 8)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 73 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 74 (_entity (_out ))))
			)
		)
		(submax2
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~136 0 59 (_entity (_in ))))
				(_port (_internal z ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60 (_entity (_out ))))
			)
		)
	)
	(_instantiation regmuxctrl 0 93 (_component RegAndMuxCtrl )
		(_port
			((x)(regxbus))
			((y)(regybus))
			((xmuxsel)(smx))
			((ymuxsel)(smy))
			((xload)(sxload))
			((yload)(syload))
		)
		(_use (_entity . RegAndMuxCtrl regandmuxctrl)
		)
	)
	(_instantiation mx 0 103 (_component mux24b )
		(_port
			((s)(smx))
			((a)(x))
			((b)(zbus))
			((y)(mxbus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation my 0 111 (_component mux24b )
		(_port
			((s)(smy))
			((a)(y))
			((b)(zbus))
			((y)(mybus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation registerX 0 119 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(sxload))
			((clk)(clk))
			((clr)(clr))
			((d)(mxbus))
			((q)(regxbus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation registerY 0 131 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(syload))
			((clk)(clk))
			((clr)(clr))
			((d)(mybus))
			((q)(regybus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation submax 0 143 (_component submax2 )
		(_port
			((x)(regxbus))
			((y)(regybus))
			((z)(zbus))
		)
		(_use (_entity . submax2 submax2)
		)
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal gcd ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mybus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal mxbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal regxbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal regybus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal zbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal smx ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal smy ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sxload ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal syload ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_process
			(line__150(_architecture 0 0 150 (_assignment (_simple)(_alias((gcd)(zbus)))(_target(4))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . EuclidsGCD 3 -1
	)
)
I 000048 55 1317          1392597959980 submax2
(_unit VHDL (submax2 0 29 (submax2 0 39 ))
	(_version vb4)
	(_time 1392597959981 2014.02.16 19:45:59)
	(_source (\./../src/submax2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code eebfeebcbeb9b8f8bbe1ffb5b7edece9ede9ebe8ec)
	(_entity
		(_time 1392592631476)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal z ~STD_LOGIC_VECTOR{3~downto~0}~124 0 33 (_entity (_out ))))
		(_process
			(p1(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . submax2 1 -1
	)
)
I 000051 55 7293          1392597965025 EuclidsGCD
(_unit VHDL (euclidsgcd 0 28 (euclidsgcd 0 40 ))
	(_version vb4)
	(_time 1392597965026 2014.02.16 19:46:05)
	(_source (\./../src/EuclidsGCD.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code adabaffbfcfafabbf9feb4f7f8aaaeabaaabaeaba9)
	(_entity
		(_time 1392593509853)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegAndMuxCtrl
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_entity (_in ))))
				(_port (_internal xmuxsel ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal ymuxsel ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal xload ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal yload ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(mux24b
			(_object
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 83 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 84 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 85 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 8)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 73 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 74 (_entity (_out ))))
			)
		)
		(submax2
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~136 0 59 (_entity (_in ))))
				(_port (_internal z ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60 (_entity (_out ))))
			)
		)
	)
	(_instantiation regmuxctrl 0 93 (_component RegAndMuxCtrl )
		(_port
			((x)(regxbus))
			((y)(regybus))
			((xmuxsel)(smx))
			((ymuxsel)(smy))
			((xload)(sxload))
			((yload)(syload))
		)
		(_use (_entity . RegAndMuxCtrl regandmuxctrl)
		)
	)
	(_instantiation mx 0 103 (_component mux24b )
		(_port
			((s)(smx))
			((a)(x))
			((b)(zbus))
			((y)(mxbus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation my 0 111 (_component mux24b )
		(_port
			((s)(smy))
			((a)(y))
			((b)(zbus))
			((y)(mybus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation registerX 0 119 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(sxload))
			((clk)(clk))
			((clr)(clr))
			((d)(mxbus))
			((q)(regxbus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation registerY 0 131 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(syload))
			((clk)(clk))
			((clr)(clr))
			((d)(mybus))
			((q)(regybus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation submax 0 143 (_component submax2 )
		(_port
			((x)(regxbus))
			((y)(regybus))
			((z)(zbus))
		)
		(_use (_entity . submax2 submax2)
		)
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal gcd ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mybus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal mxbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal regxbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal regybus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal zbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal smx ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal smy ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sxload ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal syload ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_process
			(line__150(_architecture 0 0 150 (_assignment (_simple)(_alias((gcd)(zbus)))(_target(4))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . EuclidsGCD 3 -1
	)
)
I 000048 55 1317          1392598009607 submax2
(_unit VHDL (submax2 0 29 (submax2 0 39 ))
	(_version vb4)
	(_time 1392598009608 2014.02.16 19:46:49)
	(_source (\./../src/submax2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d683d085d58180c083d8c78d8fd5d4d1d5d1d3d0d4)
	(_entity
		(_time 1392592631476)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal z ~STD_LOGIC_VECTOR{3~downto~0}~124 0 33 (_entity (_out ))))
		(_process
			(p1(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . submax2 1 -1
	)
)
I 000051 55 7293          1392598016565 EuclidsGCD
(_unit VHDL (euclidsgcd 0 28 (euclidsgcd 0 40 ))
	(_version vb4)
	(_time 1392598016566 2014.02.16 19:46:56)
	(_source (\./../src/EuclidsGCD.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 035107040554541557501a59560400050405000507)
	(_entity
		(_time 1392593509853)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegAndMuxCtrl
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_entity (_in ))))
				(_port (_internal xmuxsel ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal ymuxsel ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal xload ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal yload ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(mux24b
			(_object
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 83 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 84 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 85 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 8)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 73 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 74 (_entity (_out ))))
			)
		)
		(submax2
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~136 0 59 (_entity (_in ))))
				(_port (_internal z ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60 (_entity (_out ))))
			)
		)
	)
	(_instantiation regmuxctrl 0 93 (_component RegAndMuxCtrl )
		(_port
			((x)(regxbus))
			((y)(regybus))
			((xmuxsel)(smx))
			((ymuxsel)(smy))
			((xload)(sxload))
			((yload)(syload))
		)
		(_use (_entity . RegAndMuxCtrl regandmuxctrl)
		)
	)
	(_instantiation mx 0 103 (_component mux24b )
		(_port
			((s)(smx))
			((a)(x))
			((b)(zbus))
			((y)(mxbus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation my 0 111 (_component mux24b )
		(_port
			((s)(smy))
			((a)(y))
			((b)(zbus))
			((y)(mybus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation registerX 0 119 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(sxload))
			((clk)(clk))
			((clr)(clr))
			((d)(mxbus))
			((q)(regxbus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation registerY 0 131 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(syload))
			((clk)(clk))
			((clr)(clr))
			((d)(mybus))
			((q)(regybus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation submax 0 143 (_component submax2 )
		(_port
			((x)(regxbus))
			((y)(regybus))
			((z)(zbus))
		)
		(_use (_entity . submax2 submax2)
		)
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal gcd ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mybus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal mxbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal regxbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal regybus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal zbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal smx ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal smy ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sxload ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal syload ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_process
			(line__150(_architecture 0 0 150 (_assignment (_simple)(_alias((gcd)(zbus)))(_target(4))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . EuclidsGCD 3 -1
	)
)
I 000048 55 1317          1392598109575 submax2
(_unit VHDL (submax2 0 29 (submax2 0 39 ))
	(_version vb4)
	(_time 1392598109576 2014.02.16 19:48:29)
	(_source (\./../src/submax2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5357035155040545065d42080a5051545054565551)
	(_entity
		(_time 1392592631476)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal z ~STD_LOGIC_VECTOR{3~downto~0}~124 0 33 (_entity (_out ))))
		(_process
			(p1(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . submax2 1 -1
	)
)
I 000051 55 7293          1392598139543 EuclidsGCD
(_unit VHDL (euclidsgcd 0 28 (euclidsgcd 0 40 ))
	(_version vb4)
	(_time 1392598139544 2014.02.16 19:48:59)
	(_source (\./../src/EuclidsGCD.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 633767626534347537307a39366460656465606567)
	(_entity
		(_time 1392593509853)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegAndMuxCtrl
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_entity (_in ))))
				(_port (_internal xmuxsel ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal ymuxsel ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal xload ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal yload ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(mux24b
			(_object
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 83 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 84 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 85 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 8)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 73 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 74 (_entity (_out ))))
			)
		)
		(submax2
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~136 0 59 (_entity (_in ))))
				(_port (_internal z ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60 (_entity (_out ))))
			)
		)
	)
	(_instantiation regmuxctrl 0 93 (_component RegAndMuxCtrl )
		(_port
			((x)(regxbus))
			((y)(regybus))
			((xmuxsel)(smx))
			((ymuxsel)(smy))
			((xload)(sxload))
			((yload)(syload))
		)
		(_use (_entity . RegAndMuxCtrl regandmuxctrl)
		)
	)
	(_instantiation mx 0 103 (_component mux24b )
		(_port
			((s)(smx))
			((a)(x))
			((b)(zbus))
			((y)(mxbus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation my 0 111 (_component mux24b )
		(_port
			((s)(smy))
			((a)(y))
			((b)(zbus))
			((y)(mybus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation registerX 0 119 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(sxload))
			((clk)(clk))
			((clr)(clr))
			((d)(mxbus))
			((q)(regxbus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation registerY 0 131 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(syload))
			((clk)(clk))
			((clr)(clr))
			((d)(mybus))
			((q)(regybus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation submax 0 143 (_component submax2 )
		(_port
			((x)(regxbus))
			((y)(regybus))
			((z)(zbus))
		)
		(_use (_entity . submax2 submax2)
		)
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal gcd ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mybus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal mxbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal regxbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal regybus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal zbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal smx ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal smy ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sxload ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal syload ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_process
			(line__150(_architecture 0 0 150 (_assignment (_simple)(_alias((gcd)(zbus)))(_target(4))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . EuclidsGCD 3 -1
	)
)
V 000048 55 1317          1392598236593 submax2
(_unit VHDL (submax2 0 29 (submax2 0 39 ))
	(_version vb4)
	(_time 1392598236594 2014.02.16 19:50:36)
	(_source (\./../src/submax2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7b7e2b7b2c2c2d6d2e756a202278797c787c7e7d79)
	(_entity
		(_time 1392592631476)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal z ~STD_LOGIC_VECTOR{3~downto~0}~124 0 33 (_entity (_out ))))
		(_process
			(p1(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . submax2 1 -1
	)
)
I 000051 55 7293          1392598240431 EuclidsGCD
(_unit VHDL (euclidsgcd 0 28 (euclidsgcd 0 40 ))
	(_version vb4)
	(_time 1392598240432 2014.02.16 19:50:40)
	(_source (\./../src/EuclidsGCD.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 797c2e79752e2e6f2d2a60232c7e7a7f7e7f7a7f7d)
	(_entity
		(_time 1392593509853)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegAndMuxCtrl
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_entity (_in ))))
				(_port (_internal xmuxsel ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal ymuxsel ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal xload ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal yload ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(mux24b
			(_object
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 83 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 84 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 85 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 8)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 73 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 74 (_entity (_out ))))
			)
		)
		(submax2
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~136 0 59 (_entity (_in ))))
				(_port (_internal z ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60 (_entity (_out ))))
			)
		)
	)
	(_instantiation regmuxctrl 0 93 (_component RegAndMuxCtrl )
		(_port
			((x)(regxbus))
			((y)(regybus))
			((xmuxsel)(smx))
			((ymuxsel)(smy))
			((xload)(sxload))
			((yload)(syload))
		)
		(_use (_entity . RegAndMuxCtrl regandmuxctrl)
		)
	)
	(_instantiation mx 0 103 (_component mux24b )
		(_port
			((s)(smx))
			((a)(x))
			((b)(zbus))
			((y)(mxbus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation my 0 111 (_component mux24b )
		(_port
			((s)(smy))
			((a)(y))
			((b)(zbus))
			((y)(mybus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation registerX 0 119 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(sxload))
			((clk)(clk))
			((clr)(clr))
			((d)(mxbus))
			((q)(regxbus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation registerY 0 131 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(syload))
			((clk)(clk))
			((clr)(clr))
			((d)(mybus))
			((q)(regybus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation submax 0 143 (_component submax2 )
		(_port
			((x)(regxbus))
			((y)(regybus))
			((z)(zbus))
		)
		(_use (_entity . submax2 submax2)
		)
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal gcd ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mybus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal mxbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal regxbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal regybus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal zbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal smx ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal smy ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sxload ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal syload ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_process
			(line__150(_architecture 0 0 150 (_assignment (_simple)(_alias((gcd)(zbus)))(_target(4))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . EuclidsGCD 3 -1
	)
)
I 000054 55 1466          1392598396660 RegAndMuxCtrl
(_unit VHDL (regandmuxctrl 0 28 (regandmuxctrl 0 41 ))
	(_version vb4)
	(_time 1392598396661 2014.02.16 19:53:16)
	(_source (\./../src/RegAndMuxCtrl.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c4ca9291c59397d2c7c7819e91c290c3c1c3ccc2c7)
	(_entity
		(_time 1392588368992)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 31 (_entity (_in ))))
		(_port (_internal xmuxsel ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal ymuxsel ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal xload ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal yload ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_process
			(p1(_architecture 0 0 43 (_process (_simple)(_target(2)(3)(4)(5))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 )
	)
	(_model . RegAndMuxCtrl 1 -1
	)
)
I 000051 55 7293          1392598400950 EuclidsGCD
(_unit VHDL (euclidsgcd 0 28 (euclidsgcd 0 40 ))
	(_version vb4)
	(_time 1392598400951 2014.02.16 19:53:20)
	(_source (\./../src/EuclidsGCD.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 86d1d68985d1d190d2d59fdcd38185808180858082)
	(_entity
		(_time 1392593509853)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegAndMuxCtrl
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_entity (_in ))))
				(_port (_internal xmuxsel ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal ymuxsel ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal xload ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal yload ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(mux24b
			(_object
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 83 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 84 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 85 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 8)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 73 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 74 (_entity (_out ))))
			)
		)
		(submax2
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~136 0 59 (_entity (_in ))))
				(_port (_internal z ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60 (_entity (_out ))))
			)
		)
	)
	(_instantiation regmuxctrl 0 93 (_component RegAndMuxCtrl )
		(_port
			((x)(regxbus))
			((y)(regybus))
			((xmuxsel)(smx))
			((ymuxsel)(smy))
			((xload)(sxload))
			((yload)(syload))
		)
		(_use (_entity . RegAndMuxCtrl regandmuxctrl)
		)
	)
	(_instantiation mx 0 103 (_component mux24b )
		(_port
			((s)(smx))
			((a)(x))
			((b)(zbus))
			((y)(mxbus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation my 0 111 (_component mux24b )
		(_port
			((s)(smy))
			((a)(y))
			((b)(zbus))
			((y)(mybus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation registerX 0 119 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(sxload))
			((clk)(clk))
			((clr)(clr))
			((d)(mxbus))
			((q)(regxbus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation registerY 0 131 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(syload))
			((clk)(clk))
			((clr)(clr))
			((d)(mybus))
			((q)(regybus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation submax 0 143 (_component submax2 )
		(_port
			((x)(regxbus))
			((y)(regybus))
			((z)(zbus))
		)
		(_use (_entity . submax2 submax2)
		)
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal gcd ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mybus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal mxbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal regxbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal regybus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal zbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal smx ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal smy ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sxload ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal syload ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_process
			(line__150(_architecture 0 0 150 (_assignment (_simple)(_alias((gcd)(zbus)))(_target(4))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . EuclidsGCD 3 -1
	)
)
V 000053 55 1417          1392599249713 ClockDivider
(_unit VHDL (clockdivider 0 5 (clockdivider 0 13 ))
	(_version vb4)
	(_time 1392599249714 2014.02.16 20:07:29)
	(_source (\./../src/ClockDivider.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f8affaa8a3affaeefaadbaa2adfef1fffefef1fefc)
	(_entity
		(_time 1392599224997)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((clk190)(q(17))))(_simpleassign BUF)(_target(2))(_sensitivity(3(17))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . ClockDivider 2 -1
	)
)
I 000052 55 1407          1392599574764 clock_pulse
(_unit VHDL (clock_pulse 0 4 (clock_pulse 0 13 ))
	(_version vb4)
	(_time 1392599574765 2014.02.16 20:12:54)
	(_source (\./../src/clock_pulse.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bcb3b8e8bcebbeaabee9fee5bbbbbcbbb9baefbbbf)
	(_entity
		(_time 1392599574762)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal delay1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal delay2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal delay3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(4)(5)(6))(_sensitivity(1)(2)(0)(4)(5))(_dssslsensitivity 2))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . clock_pulse 2 -1
	)
)
I 000055 55 3771          1392600108999 EuclidsGCD_top
(_unit VHDL (euclidsgcd_top 0 28 (euclidsgcd_top 0 39 ))
	(_version vb4)
	(_time 1392600109000 2014.02.16 20:21:48)
	(_source (\./../src/EuclidsGCD_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8dd9dd82dcdada9bdad894d7d88a8e8b8a8b8e8b89)
	(_entity
		(_time 1392600108996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(EuclidsGCD
			(_object
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_entity (_in ))))
				(_port (_internal gcd ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49 (_entity (_out ))))
			)
		)
		(clock_pulse
			(_object
				(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
	)
	(_instantiation gcd 0 76 (_component EuclidsGCD )
		(_port
			((clr)(btn(3)))
			((clk)(sclk))
			((x)(SW(d_7_4)))
			((y)(SW(d_3_0)))
			((gcd)(LD))
		)
		(_use (_entity . EuclidsGCD euclidsgcd)
		)
	)
	(_instantiation cp 0 85 (_component clock_pulse )
		(_port
			((inp)(btn(2)))
			((cclk)(sclk190))
			((clr)(btn(3)))
			((outp)(sclk))
		)
		(_use (_entity . clock_pulse clock_pulse)
		)
	)
	(_instantiation cd 0 93 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(3)))
			((clk190)(sclk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal SW ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~2}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_port (_internal LD ~STD_LOGIC_VECTOR{7~downto~4}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal sclk190 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000055 55 3771          1392600720896 EuclidsGCD_top
(_unit VHDL (euclidsgcd_top 0 28 (euclidsgcd_top 0 39 ))
	(_version vb4)
	(_time 1392600720897 2014.02.16 20:32:00)
	(_source (\./../src/EuclidsGCD_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c7c0c693c59090d19092de9d92c0c4c1c0c1c4c1c3)
	(_entity
		(_time 1392600720893)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(EuclidsGCD
			(_object
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_entity (_in ))))
				(_port (_internal gcd ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49 (_entity (_out ))))
			)
		)
		(clock_pulse
			(_object
				(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
	)
	(_instantiation gcd 0 76 (_component EuclidsGCD )
		(_port
			((clr)(btn(3)))
			((clk)(sclk))
			((x)(SW(d_7_4)))
			((y)(SW(d_3_0)))
			((gcd)(LD))
		)
		(_use (_entity . EuclidsGCD euclidsgcd)
		)
	)
	(_instantiation cp 0 85 (_component clock_pulse )
		(_port
			((inp)(btn(2)))
			((cclk)(sclk190))
			((clr)(btn(3)))
			((outp)(sclk))
		)
		(_use (_entity . clock_pulse clock_pulse)
		)
	)
	(_instantiation cd 0 93 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(3)))
			((clk190)(sclk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal SW ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~2}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal LD ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal sclk190 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000052 55 1407          1392600990825 clock_pulse
(_unit VHDL (clock_pulse 0 4 (clock_pulse 0 13 ))
	(_version vb4)
	(_time 1392600990826 2014.02.16 20:36:30)
	(_source (\./../src/clock_pulse.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 303530356367322632657269373730373536633733)
	(_entity
		(_time 1392599574761)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal delay1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal delay2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal delay3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(4)(5)(6))(_sensitivity(1)(2)(0)(4)(5))(_dssslsensitivity 2))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . clock_pulse 2 -1
	)
)
I 000052 55 1407          1392601068612 clock_pulse
(_unit VHDL (clock_pulse 0 4 (clock_pulse 0 13 ))
	(_version vb4)
	(_time 1392601068613 2014.02.16 20:37:48)
	(_source (\./../src/clock_pulse.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 06060600535104100453445f010106010300550105)
	(_entity
		(_time 1392599574761)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal delay1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal delay2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal delay3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(4)(5)(6))(_sensitivity(1)(2)(0)(4)(5))(_dssslsensitivity 2))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . clock_pulse 2 -1
	)
)
I 000052 55 1407          1392601128643 clock_pulse
(_unit VHDL (clock_pulse 0 4 (clock_pulse 0 13 ))
	(_version vb4)
	(_time 1392601128644 2014.02.16 20:38:48)
	(_source (\./../src/clock_pulse.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9391c49cc3c4918591c6d1ca949493949695c09490)
	(_entity
		(_time 1392599574761)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal delay1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal delay2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal delay3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(4)(5)(6))(_sensitivity(1)(2)(0)(4)(5))(_dssslsensitivity 2))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . clock_pulse 2 -1
	)
)
I 000055 55 3771          1392601132721 EuclidsGCD_top
(_unit VHDL (euclidsgcd_top 0 28 (euclidsgcd_top 0 39 ))
	(_version vb4)
	(_time 1392601132722 2014.02.16 20:38:52)
	(_source (\./../src/EuclidsGCD_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7a792b7a2e2d2d6c2d2f63202f7d797c7d7c797c7e)
	(_entity
		(_time 1392600720892)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(EuclidsGCD
			(_object
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_entity (_in ))))
				(_port (_internal gcd ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49 (_entity (_out ))))
			)
		)
		(clock_pulse
			(_object
				(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
	)
	(_instantiation gcd 0 76 (_component EuclidsGCD )
		(_port
			((clr)(btn(3)))
			((clk)(sclk))
			((x)(SW(d_7_4)))
			((y)(SW(d_3_0)))
			((gcd)(LD))
		)
		(_use (_entity . EuclidsGCD euclidsgcd)
		)
	)
	(_instantiation cp 0 85 (_component clock_pulse )
		(_port
			((inp)(btn(2)))
			((cclk)(sclk190))
			((clr)(btn(3)))
			((outp)(sclk))
		)
		(_use (_entity . clock_pulse clock_pulse)
		)
	)
	(_instantiation cd 0 93 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(3)))
			((clk190)(sclk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal SW ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~2}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal LD ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal sclk190 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000052 55 1407          1392601341330 clock_pulse
(_unit VHDL (clock_pulse 0 4 (clock_pulse 0 13 ))
	(_version vb4)
	(_time 1392601341331 2014.02.16 20:42:21)
	(_source (\./../src/clock_pulse.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 57590754030055415502150e505057505251045054)
	(_entity
		(_time 1392599574761)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal delay1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal delay2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal delay3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(4)(5)(6))(_sensitivity(1)(2)(0)(4)(5))(_dssslsensitivity 2))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . clock_pulse 2 -1
	)
)
I 000055 55 3771          1392601346771 EuclidsGCD_top
(_unit VHDL (euclidsgcd_top 0 28 (euclidsgcd_top 0 39 ))
	(_version vb4)
	(_time 1392601346772 2014.02.16 20:42:26)
	(_source (\./../src/EuclidsGCD_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9bcc9f95cccccc8dccce82c1ce9c989d9c9d989d9f)
	(_entity
		(_time 1392600720892)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(EuclidsGCD
			(_object
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_entity (_in ))))
				(_port (_internal gcd ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49 (_entity (_out ))))
			)
		)
		(clock_pulse
			(_object
				(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
	)
	(_instantiation gcd 0 76 (_component EuclidsGCD )
		(_port
			((clr)(btn(3)))
			((clk)(sclk))
			((x)(SW(d_7_4)))
			((y)(SW(d_3_0)))
			((gcd)(LD))
		)
		(_use (_entity . EuclidsGCD euclidsgcd)
		)
	)
	(_instantiation cp 0 85 (_component clock_pulse )
		(_port
			((inp)(btn(2)))
			((cclk)(sclk190))
			((clr)(btn(3)))
			((outp)(sclk))
		)
		(_use (_entity . clock_pulse clock_pulse)
		)
	)
	(_instantiation cd 0 93 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(3)))
			((clk190)(sclk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal SW ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~2}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal LD ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal sclk190 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000055 55 2698          1392601761761 EuclidsGCD_top
(_unit VHDL (euclidsgcd_top 0 28 (euclidsgcd_top 0 39 ))
	(_version vb4)
	(_time 1392601761762 2014.02.16 20:49:21)
	(_source (\./../src/EuclidsGCD_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code adfdaefbfcfafabbfcfeb4f7f8aaaeabaaabaeaba9)
	(_entity
		(_time 1392601749008)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(EuclidsGCD
			(_object
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_entity (_in ))))
				(_port (_internal gcd ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation gcd 0 59 (_component EuclidsGCD )
		(_port
			((clr)(btn(3)))
			((clk)(mclk))
			((x)(SW(d_7_4)))
			((y)(SW(d_3_0)))
			((gcd)(LD))
		)
		(_use (_entity . EuclidsGCD euclidsgcd)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal SW ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~3}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 3))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~3}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal LD ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal sclk190 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000055 55 3771          1392601940963 EuclidsGCD_top
(_unit VHDL (euclidsgcd_top 0 28 (euclidsgcd_top 0 39 ))
	(_version vb4)
	(_time 1392601940964 2014.02.16 20:52:20)
	(_source (\./../src/EuclidsGCD_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code acf8abfafafbfbbafbf9b5f6f9abafaaabaaafaaa8)
	(_entity
		(_time 1392601940959)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(EuclidsGCD
			(_object
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_entity (_in ))))
				(_port (_internal gcd ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49 (_entity (_out ))))
			)
		)
		(clock_pulse
			(_object
				(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
	)
	(_instantiation gcd 0 76 (_component EuclidsGCD )
		(_port
			((clr)(btn(3)))
			((clk)(sclk))
			((x)(SW(d_7_4)))
			((y)(SW(d_3_0)))
			((gcd)(LD))
		)
		(_use (_entity . EuclidsGCD euclidsgcd)
		)
	)
	(_instantiation cp 0 85 (_component clock_pulse )
		(_port
			((inp)(btn(2)))
			((cclk)(sclk190))
			((clr)(btn(3)))
			((outp)(sclk))
		)
		(_use (_entity . clock_pulse clock_pulse)
		)
	)
	(_instantiation cd 0 93 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(3)))
			((clk190)(sclk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal SW ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~2}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_port (_internal LD ~STD_LOGIC_VECTOR{7~downto~4}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal sclk190 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000047 55 3938          1392604332039 x7segb
(_unit VHDL (x7segb 0 6 (x7segb 0 17 ))
	(_version vb4)
	(_time 1392604332040 2014.02.16 21:32:12)
	(_source (\./../src/x7segb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cecb939e9c9899d8cecfd9949dc9c6cdc9c9cdc8cb)
	(_entity
		(_time 1392604331946)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal digit ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal aen ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal clkdiv ~STD_LOGIC_VECTOR{19~downto~0}~13 0 22 (_architecture (_uni ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_alias((s)(clkdiv(d_19_18))))(_target(6))(_sensitivity(9(d_19_18))))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((dp)(_string \"1"\)))(_target(5)))))
			(line__29(_architecture 2 0 29 (_assignment (_simple)(_target(8(3)))(_sensitivity(0(12))(0(13))(0(14))(0(15))))))
			(line__30(_architecture 3 0 30 (_assignment (_simple)(_target(8(2)))(_sensitivity(0(8))(0(9))(0(10))(0(11))(0(12))(0(13))(0(14))(0(15))))))
			(line__32(_architecture 4 0 32 (_assignment (_simple)(_target(8(1)))(_sensitivity(0(4))(0(5))(0(6))(0(7))(0(8))(0(9))(0(10))(0(11))(0(12))(0(13))(0(14))(0(15))))))
			(line__35(_architecture 5 0 35 (_assignment (_simple)(_target(8(0))))))
			(line__38(_architecture 6 0 38 (_process (_simple)(_target(7))(_sensitivity(6)(0)))))
			(line__49(_architecture 7 0 49 (_process (_simple)(_target(3))(_sensitivity(7)))))
			(line__72(_architecture 8 0 72 (_process (_simple)(_target(4))(_sensitivity(6)(8))(_monitor))))
			(line__81(_architecture 9 0 81 (_process (_simple)(_target(9))(_sensitivity(1)(2))(_read(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(33686018 197122 )
		(50463235 197379 )
		(33751554 131842 )
		(33686018 131843 )
		(50463235 131587 )
		(33686274 131587 )
		(33686274 131586 )
		(50463234 197123 )
		(33686018 131586 )
		(33686018 131587 )
		(50463234 131586 )
		(33686275 131586 )
		(33751810 197122 )
		(33686019 131842 )
		(33751810 131586 )
		(50529026 131586 )
		(50529027 )
		(33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . x7segb 10 -1
	)
)
I 000056 55 5630          1392604930862 EuclidsGCD_top2
(_unit VHDL (euclidsgcd_top2 0 28 (euclidsgcd_top2 0 41 ))
	(_version vb4)
	(_time 1392604930863 2014.02.16 21:42:10)
	(_source (\./../src/EuclidsGCD_top2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f7f4f3a6f5a0a0e1a2f7eeada2f0f4f1f0f1f4f1f3)
	(_entity
		(_time 1392604452522)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(EuclidsGCD
			(_object
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 47 (_entity (_in ))))
				(_port (_internal gcd ~STD_LOGIC_VECTOR{3~downto~0}~134 0 48 (_entity (_out ))))
			)
		)
		(clock_pulse
			(_object
				(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
			)
		)
		(x7segb
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 76 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~136 0 80 (_entity (_out ))))
				(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
			)
		)
	)
	(_instantiation gcd 0 90 (_component EuclidsGCD )
		(_port
			((clr)(btn(3)))
			((clk)(sclk))
			((x)(SW(d_7_4)))
			((y)(SW(d_3_0)))
			((gcd)(sgcd))
		)
		(_use (_entity . EuclidsGCD euclidsgcd)
		)
	)
	(_instantiation cp 0 99 (_component clock_pulse )
		(_port
			((inp)(btn(2)))
			((cclk)(sclk190))
			((clr)(btn(3)))
			((outp)(sclk))
		)
		(_use (_entity . clock_pulse clock_pulse)
		)
	)
	(_instantiation cd 0 107 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(3)))
			((clk190)(sclk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation x7seg 0 114 (_component x7segb )
		(_port
			((x(d_15_12))(_string \"0000"\))
			((x(d_11_4))(SW))
			((x(d_3_0))(sgcd))
			((clk)(mclk))
			((clr)(btn(3)))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
		(_use (_entity . x7segb x7segb)
			(_port
				((x)(x))
				((clk)(clk))
				((clr)(clr))
				((a_to_g)(a_to_g))
				((an)(an))
				((dp)(dp))
			)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal SW ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~2}~12 0 32 (_entity (_in ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal sclk190 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ))))
		(_signal (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal sgcd ~STD_LOGIC_VECTOR{3~downto~0}~138 0 87 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000054 55 1466          1392605526429 RegAndMuxCtrl
(_unit VHDL (regandmuxctrl 0 28 (regandmuxctrl 0 41 ))
	(_version vb4)
	(_time 1392605526430 2014.02.16 21:52:06)
	(_source (\./../src/RegAndMuxCtrl.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 64656e6465333772676a213e3162306361636c6267)
	(_entity
		(_time 1392588368992)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 31 (_entity (_in ))))
		(_port (_internal xmuxsel ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal ymuxsel ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal xload ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal yload ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_process
			(p1(_architecture 0 0 43 (_process (_simple)(_target(2)(3)(4)(5))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 )
	)
	(_model . RegAndMuxCtrl 1 -1
	)
)
V 000054 55 1466          1392605564771 RegAndMuxCtrl
(_unit VHDL (regandmuxctrl 0 28 (regandmuxctrl 0 41 ))
	(_version vb4)
	(_time 1392605564772 2014.02.16 21:52:44)
	(_source (\./../src/RegAndMuxCtrl.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2d7c7a297c7a7e3b2e7a6877782b792a282a252b2e)
	(_entity
		(_time 1392588368992)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 31 (_entity (_in ))))
		(_port (_internal xmuxsel ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal ymuxsel ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal xload ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal yload ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_process
			(p1(_architecture 0 0 43 (_process (_simple)(_target(2)(3)(4)(5))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 )
	)
	(_model . RegAndMuxCtrl 1 -1
	)
)
I 000051 55 7293          1392605574163 EuclidsGCD
(_unit VHDL (euclidsgcd 0 28 (euclidsgcd 0 40 ))
	(_version vb4)
	(_time 1392605574164 2014.02.16 21:52:54)
	(_source (\./../src/EuclidsGCD.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ddd9da8e8c8a8acb898ec48788dadedbdadbdedbd9)
	(_entity
		(_time 1392593509853)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegAndMuxCtrl
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_entity (_in ))))
				(_port (_internal xmuxsel ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal ymuxsel ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal xload ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal yload ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(mux24b
			(_object
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 83 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 84 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 85 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 8)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 73 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 74 (_entity (_out ))))
			)
		)
		(submax2
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~136 0 59 (_entity (_in ))))
				(_port (_internal z ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60 (_entity (_out ))))
			)
		)
	)
	(_instantiation regmuxctrl 0 93 (_component RegAndMuxCtrl )
		(_port
			((x)(regxbus))
			((y)(regybus))
			((xmuxsel)(smx))
			((ymuxsel)(smy))
			((xload)(sxload))
			((yload)(syload))
		)
		(_use (_entity . RegAndMuxCtrl regandmuxctrl)
		)
	)
	(_instantiation mx 0 103 (_component mux24b )
		(_port
			((s)(smx))
			((a)(x))
			((b)(zbus))
			((y)(mxbus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation my 0 111 (_component mux24b )
		(_port
			((s)(smy))
			((a)(y))
			((b)(zbus))
			((y)(mybus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation registerX 0 119 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(sxload))
			((clk)(clk))
			((clr)(clr))
			((d)(mxbus))
			((q)(regxbus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation registerY 0 131 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(syload))
			((clk)(clk))
			((clr)(clr))
			((d)(mybus))
			((q)(regybus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation submax 0 143 (_component submax2 )
		(_port
			((x)(regxbus))
			((y)(regybus))
			((z)(zbus))
		)
		(_use (_entity . submax2 submax2)
		)
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal gcd ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mybus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal mxbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal regxbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal regybus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal zbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal smx ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal smy ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sxload ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal syload ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_process
			(line__150(_architecture 0 0 150 (_assignment (_simple)(_alias((gcd)(zbus)))(_target(4))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . EuclidsGCD 3 -1
	)
)
V 000055 55 3771          1392605579564 EuclidsGCD_top
(_unit VHDL (euclidsgcd_top 0 28 (euclidsgcd_top 0 39 ))
	(_version vb4)
	(_time 1392605579565 2014.02.16 21:52:59)
	(_source (\./../src/EuclidsGCD_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f2f7f0a3f5a5a5e4a5a7eba8a7f5f1f4f5f4f1f4f6)
	(_entity
		(_time 1392601940958)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(EuclidsGCD
			(_object
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_entity (_in ))))
				(_port (_internal gcd ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49 (_entity (_out ))))
			)
		)
		(clock_pulse
			(_object
				(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
	)
	(_instantiation gcd 0 76 (_component EuclidsGCD )
		(_port
			((clr)(btn(3)))
			((clk)(sclk))
			((x)(SW(d_7_4)))
			((y)(SW(d_3_0)))
			((gcd)(LD))
		)
		(_use (_entity . EuclidsGCD euclidsgcd)
		)
	)
	(_instantiation cp 0 85 (_component clock_pulse )
		(_port
			((inp)(btn(2)))
			((cclk)(sclk190))
			((clr)(btn(3)))
			((outp)(sclk))
		)
		(_use (_entity . clock_pulse clock_pulse)
		)
	)
	(_instantiation cd 0 93 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(3)))
			((clk190)(sclk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal SW ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~2}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_port (_internal LD ~STD_LOGIC_VECTOR{7~downto~4}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal sclk190 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000056 55 5630          1392605582887 EuclidsGCD_top2
(_unit VHDL (euclidsgcd_top2 0 28 (euclidsgcd_top2 0 41 ))
	(_version vb4)
	(_time 1392605582888 2014.02.16 21:53:02)
	(_source (\./../src/EuclidsGCD_top2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code edefecbfbcbabafbb8edf4b7b8eaeeebeaebeeebe9)
	(_entity
		(_time 1392604452522)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(EuclidsGCD
			(_object
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 47 (_entity (_in ))))
				(_port (_internal gcd ~STD_LOGIC_VECTOR{3~downto~0}~134 0 48 (_entity (_out ))))
			)
		)
		(clock_pulse
			(_object
				(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
			)
		)
		(x7segb
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 76 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~136 0 80 (_entity (_out ))))
				(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
			)
		)
	)
	(_instantiation gcd 0 90 (_component EuclidsGCD )
		(_port
			((clr)(btn(3)))
			((clk)(sclk))
			((x)(SW(d_7_4)))
			((y)(SW(d_3_0)))
			((gcd)(sgcd))
		)
		(_use (_entity . EuclidsGCD euclidsgcd)
		)
	)
	(_instantiation cp 0 99 (_component clock_pulse )
		(_port
			((inp)(btn(2)))
			((cclk)(sclk190))
			((clr)(btn(3)))
			((outp)(sclk))
		)
		(_use (_entity . clock_pulse clock_pulse)
		)
	)
	(_instantiation cd 0 107 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(3)))
			((clk190)(sclk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation x7seg 0 114 (_component x7segb )
		(_port
			((x(d_15_12))(_string \"0000"\))
			((x(d_11_4))(SW))
			((x(d_3_0))(sgcd))
			((clk)(mclk))
			((clr)(btn(3)))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
		(_use (_entity . x7segb x7segb)
			(_port
				((x)(x))
				((clk)(clk))
				((clr)(clr))
				((a_to_g)(a_to_g))
				((an)(an))
				((dp)(dp))
			)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal SW ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~2}~12 0 32 (_entity (_in ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal sclk190 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ))))
		(_signal (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal sgcd ~STD_LOGIC_VECTOR{3~downto~0}~138 0 87 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000051 55 7296          1392605666203 EuclidsGCD
(_unit VHDL (euclidsgcd 0 28 (euclidsgcd 0 40 ))
	(_version vb4)
	(_time 1392605666204 2014.02.16 21:54:26)
	(_source (\./../src/EuclidsGCD.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 656b31646532327331367c3f306266636263666361)
	(_entity
		(_time 1392593509853)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegAndMuxCtrl
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_entity (_in ))))
				(_port (_internal xmuxsel ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal ymuxsel ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal xload ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal yload ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
			)
		)
		(mux24b
			(_object
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 83 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 84 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 85 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 8)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 73 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~1310 0 74 (_entity (_out ))))
			)
		)
		(submax2
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~136 0 59 (_entity (_in ))))
				(_port (_internal z ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60 (_entity (_out ))))
			)
		)
	)
	(_instantiation regmuxctrl 0 93 (_component RegAndMuxCtrl )
		(_port
			((x)(regxbus))
			((y)(regybus))
			((xmuxsel)(smx))
			((ymuxsel)(smy))
			((xload)(sxload))
			((yload)(syload))
		)
		(_use (_entity . RegAndMuxCtrl regandmuxctrl)
		)
	)
	(_instantiation mx 0 103 (_component mux24b )
		(_port
			((s)(smx))
			((a)(x))
			((b)(zbus))
			((y)(mxbus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation my 0 111 (_component mux24b )
		(_port
			((s)(smy))
			((a)(y))
			((b)(zbus))
			((y)(mybus))
		)
		(_use (_entity . mux24b mux24b)
		)
	)
	(_instantiation registerX 0 119 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(sxload))
			((clk)(clk))
			((clr)(clr))
			((d)(mxbus))
			((q)(regxbus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation registerY 0 131 (_component reg )
		(_generic
			((N)((i 4)))
		)
		(_port
			((load)(syload))
			((clk)(clk))
			((clr)(clr))
			((d)(mybus))
			((q)(regybus))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 4)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation submax 0 143 (_component submax2 )
		(_port
			((x)(regxbus))
			((y)(regybus))
			((z)(zbus))
		)
		(_use (_entity . submax2 submax2)
		)
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal gcd ~STD_LOGIC_VECTOR{3~downto~0}~124 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mybus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal mxbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal regxbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal regybus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal zbus ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 89 (_architecture (_uni ))))
		(_signal (_internal smx ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal smy ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sxload ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal syload ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_process
			(line__150(_architecture 0 0 150 (_assignment (_simple)(_alias((gcd)(regxbus)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . EuclidsGCD 3 -1
	)
)
V 000056 55 5630          1394497017255 EuclidsGCD_top2
(_unit VHDL (euclidsgcd_top2 0 28 (euclidsgcd_top2 0 41 ))
	(_version vb4)
	(_time 1394497017256 2014.03.10 20:16:57)
	(_source (\./../src/EuclidsGCD_top2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code acffaffafafbfbbaf9acb5f6f9abafaaabaaafaaa8)
	(_entity
		(_time 1392604452522)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(EuclidsGCD
			(_object
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{3~downto~0}~132 0 47 (_entity (_in ))))
				(_port (_internal gcd ~STD_LOGIC_VECTOR{3~downto~0}~134 0 48 (_entity (_out ))))
			)
		)
		(clock_pulse
			(_object
				(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
			)
		)
		(x7segb
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 76 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~136 0 80 (_entity (_out ))))
				(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
			)
		)
	)
	(_instantiation gcd 0 90 (_component EuclidsGCD )
		(_port
			((clr)(btn(3)))
			((clk)(sclk))
			((x)(SW(d_7_4)))
			((y)(SW(d_3_0)))
			((gcd)(sgcd))
		)
		(_use (_entity . EuclidsGCD euclidsgcd)
		)
	)
	(_instantiation cp 0 99 (_component clock_pulse )
		(_port
			((inp)(btn(2)))
			((cclk)(sclk190))
			((clr)(btn(3)))
			((outp)(sclk))
		)
		(_use (_entity . clock_pulse clock_pulse)
		)
	)
	(_instantiation cd 0 107 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(3)))
			((clk190)(sclk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation x7seg 0 114 (_component x7segb )
		(_port
			((x(d_15_12))(_string \"0000"\))
			((x(d_11_4))(SW))
			((x(d_3_0))(sgcd))
			((clk)(mclk))
			((clr)(btn(3)))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
		(_use (_entity . x7segb x7segb)
			(_port
				((x)(x))
				((clk)(clk))
				((clr)(clr))
				((a_to_g)(a_to_g))
				((an)(an))
				((dp)(dp))
			)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal SW ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~2}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 2))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~2}~12 0 32 (_entity (_in ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal sclk190 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ))))
		(_signal (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal sgcd ~STD_LOGIC_VECTOR{3~downto~0}~138 0 87 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
