// Seed: 2327139176
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2
);
  logic id_3;
  assign id_3 = 1 ? id_0 : 1 ? 1 : 1;
endmodule
