============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Feb 20 2020  09:13:04 pm
  Module:                 filter_regular
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

        Pin                    Type         Fanout  Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clock_name)        launch                                          0 R 
in_reg_reg[3][0]/CP                                         0             0 R 
in_reg_reg[3][0]/QN       HS65_LS_DFPRQNX9       1  19.3   80  +174     174 R 
g12194/A                                                         +0     174   
g12194/Z                  HS65_LS_CNIVX55       40 353.7  167  +147     321 F 
S0[7].U0/e2[0] 
  csa_tree_U_S_40_add_90_9_groupi/in_2[1] 
    g535/A0                                                      +0     321   
    g535/CO               HS65_LS_HA1X9          1   7.8   35  +131     452 F 
    g531/A0                                                      +0     452   
    g531/CO               HS65_LS_FA1X9          1   7.8   44  +121     573 F 
    g530/A0                                                      +0     573   
    g530/S0               HS65_LS_FA1X9          1   6.5   42  +165     738 F 
  csa_tree_U_S_40_add_90_9_groupi/out_0[3] 
  g18584/CI                                                      +0     738   
  g18584/CO               HS65_LS_FA1X9          1  11.9   54  +128     866 F 
  g18525/A0                                                      +0     867   
  g18525/CO               HS65_LS_FA1X18         1  11.9   38  +126     993 F 
  g18473/A0                                                      +0     993   
  g18473/CO               HS65_LS_FA1X18         1  15.6   43  +124    1117 F 
  g18422/A0                                                      +0    1117   
  g18422/CO               HS65_LS_FA1X27         1  15.6   35  +105    1223 F 
  g18374/A0                                                      +0    1223   
  g18374/CO               HS65_LS_FA1X27         1   7.8   27   +95    1317 F 
  g18328/A0                                                      +0    1318   
  g18328/CO               HS65_LS_FA1X9          1   7.8   43  +117    1434 F 
  g18297/A0                                                      +0    1435   
  g18297/CO               HS65_LS_FA1X9          1   7.8   44  +125    1559 F 
  g18276/A0                                                      +0    1559   
  g18276/CO               HS65_LS_FA1X9          1   7.8   44  +125    1684 F 
  g18259/A0                                                      +0    1684   
  g18259/CO               HS65_LS_FA1X9          1   7.8   43  +125    1809 F 
  g18240/A0                                                      +0    1809   
  g18240/CO               HS65_LS_FA1X9          1   5.0   37  +116    1926 F 
  g18236/A                                                       +0    1926   
  g18236/Z                HS65_LS_IVX9           1   4.1   26   +31    1956 R 
  g18228/B0                                                      +0    1957   
  g18228/S0               HS65_LS_HA1X4          1   5.0   48  +134    2091 R 
  g18221/A                                                       +0    2091   
  g18221/Z                HS65_LS_IVX9           1   5.4   26   +37    2128 F 
  U_S_44_add_63_8/A[13] 
    g299/CI                                                      +0    2128   
    g299/CO               HS65_LS_FA1X4          1   7.8   70  +150    2278 F 
    g298/A0                                                      +0    2279   
    g298/CO               HS65_LS_FA1X9          2  11.7   54  +146    2424 F 
    g296/A                                                       +0    2424   
    g296/Z                HS65_LS_PAOI2X6        1   6.6   77   +74    2499 R 
    g295/A0                                                      +0    2499   
    g295/S0               HS65_LS_FA1X4          1   5.0   55  +232    2731 R 
    g294/A                                                       +0    2731   
    g294/Z                HS65_LS_IVX9           1   3.6   23   +35    2766 F 
  U_S_44_add_63_8/Z[16] 
S0[7].U0/f14[9] 
reg_f14_reg[7][9]/D  <<<  HS65_LS_DFPHQX9                        +0    2766   
reg_f14_reg[7][9]/CP      setup                             0  +160    2926 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)        capture                                      3026 R 
                          adjustments                          -100    2926   
------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       0ps 
Start-point  : in_reg_reg[3][0]/CP
End-point    : reg_f14_reg[7][9]/D
