
---------- Begin Simulation Statistics ----------
final_tick                                92567326500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 201016                       # Simulator instruction rate (inst/s)
host_mem_usage                                 736148                       # Number of bytes of host memory used
host_op_rate                                   209516                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   497.47                       # Real time elapsed on the host
host_tick_rate                              186074926                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     104228484                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.092567                       # Number of seconds simulated
sim_ticks                                 92567326500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.526328                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                18501180                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             18589232                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            943855                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          25561566                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             141417                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          146814                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5397                       # Number of indirect misses.
system.cpu.branchPred.lookups                28445536                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  690563                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        17607                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  63505844                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 61252427                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            923907                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   21062394                       # Number of branches committed
system.cpu.commit.bw_lim_events               3446592                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             443                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        20159050                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100087011                       # Number of instructions committed
system.cpu.commit.committedOps              104315494                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    180107380                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.579185                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.534397                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    145423525     80.74%     80.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     12753623      7.08%     87.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3760325      2.09%     89.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      7946448      4.41%     94.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3849903      2.14%     96.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       956839      0.53%     96.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1345541      0.75%     97.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       624584      0.35%     98.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3446592      1.91%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    180107380                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               506940                       # Number of function calls committed.
system.cpu.commit.int_insts                  86591605                       # Number of committed integer instructions.
system.cpu.commit.loads                      12430359                       # Number of loads committed
system.cpu.commit.membars                         298                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          934      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         77883163     74.66%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          316948      0.30%     74.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            31105      0.03%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              5      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             15      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             5      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              5      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            41      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            1896      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3756      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            3728      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2850      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        12430359     11.92%     86.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       13640684     13.08%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         104315494                       # Class of committed instruction
system.cpu.commit.refs                       26071043                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     20899                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     104228484                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.851348                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.851348                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles             132589079                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                 20354                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved             17849841                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              132712831                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 26303383                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  18548067                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 969848                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 33722                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               4707286                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    28445536                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  12335584                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     156549580                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                424864                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          172                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      132241661                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                 1979592                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.153648                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           25578085                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           19333160                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.714299                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          183117663                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.748961                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.934525                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                154111326     84.16%     84.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2178176      1.19%     85.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2538256      1.39%     86.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1453973      0.79%     87.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 12166466      6.64%     94.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1523707      0.83%     95.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1650584      0.90%     95.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   618005      0.34%     96.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  6877170      3.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            183117663                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                         2017110                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1034856                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 23889224                       # Number of branches executed
system.cpu.iew.exec_nop                        131936                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.637497                       # Inst execution rate
system.cpu.iew.exec_refs                     29352530                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   15342529                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2044920                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              15000132                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                517                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            327202                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             15731157                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           124649928                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              14010001                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1457456                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             118022801                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    114                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2525169                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 969848                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2525196                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked       7104950                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           306164                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         5753                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         2818                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        26625                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      2569769                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      2090472                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           2818                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       562013                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         472843                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 124028772                       # num instructions consuming a value
system.cpu.iew.wb_count                     115849053                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.488891                       # average fanout of values written-back
system.cpu.iew.wb_producers                  60636576                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.625755                       # insts written-back per cycle
system.cpu.iew.wb_sent                      117426378                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                119395828                       # number of integer regfile reads
system.cpu.int_regfile_writes                79732388                       # number of integer regfile writes
system.cpu.ipc                               0.540147                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.540147                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               956      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              89258295     74.71%     74.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               339633      0.28%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 31758      0.03%     75.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     75.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   5      0.00%     75.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  16      0.00%     75.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  5      0.00%     75.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   5      0.00%     75.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 43      0.00%     75.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1954      0.00%     75.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3861      0.00%     75.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 3816      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2990      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             14428518     12.08%     87.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            15408405     12.90%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              119480260                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      758737                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006350                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  483696     63.75%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      1      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      5      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     14      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 202675     26.71%     90.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 72346      9.54%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              120215055                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          422815296                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    115826988                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         144782336                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  124517475                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 119480260                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 517                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        20289490                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             25524                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             74                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     18791119                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     183117663                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.652478                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.424090                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           140777693     76.88%     76.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12509697      6.83%     83.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             5584473      3.05%     86.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11994933      6.55%     93.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             6309934      3.45%     96.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2405153      1.31%     98.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2585462      1.41%     99.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              563999      0.31%     99.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              386319      0.21%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       183117663                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.645369                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  22986                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              47145                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        22065                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             27671                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            274153                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           280170                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             15000132                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            15731157                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               143883575                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1223                       # number of misc regfile writes
system.cpu.numCycles                        185134773                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 4792306                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             124923584                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  11496                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 28276245                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  37192                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 17687                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             241463941                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              129440586                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           155656604                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  21169573                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents              127534813                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 969848                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles             127859389                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 30732997                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        132227270                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          50302                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1660                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  28651724                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            541                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            30931                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    300561772                       # The number of ROB reads
system.cpu.rob.rob_writes                   251991195                       # The number of ROB writes
system.cpu.timesIdled                          473846                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    27820                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   15517                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   144                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8284533                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16594011                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9024120                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          645                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     18049517                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            645                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              19094                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8275605                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1105                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38671                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38671                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19094                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       8251715                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     16643955                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16643955                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    533335680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               533335680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8309480                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8309480    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8309480                       # Request fanout histogram
system.membus.reqLayer0.occupancy         50731151750                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              54.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          304953000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  92567326500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            708738                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16619364                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       663542                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18562                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            64522                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           64522                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        663799                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        44939                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      8252137                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      8252137                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1991140                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25083770                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              27074910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     84949824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    541006080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              625955904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8277352                       # Total snoops (count)
system.tol2bus.snoopTraffic                 529638720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17302749                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000038                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006162                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17302092    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    657      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17302749                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        18032061496                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             19.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4290333852                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         995778839                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  92567326500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               662130                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                53365                       # number of demand (read+write) hits
system.l2.demand_hits::total                   715495                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              662130                       # number of overall hits
system.l2.overall_hits::.cpu.data               53365                       # number of overall hits
system.l2.overall_hits::total                  715495                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1669                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              56096                       # number of demand (read+write) misses
system.l2.demand_misses::total                  57765                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1669                       # number of overall misses
system.l2.overall_misses::.cpu.data             56096                       # number of overall misses
system.l2.overall_misses::total                 57765                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    151105000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5779774500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5930879500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    151105000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5779774500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5930879500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           663799                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           109461                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               773260                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          663799                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          109461                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              773260                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.002514                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.512475                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.074703                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.002514                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.512475                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.074703                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 90536.249251                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 103033.629849                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102672.543928                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 90536.249251                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 103033.629849                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102672.543928                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8275605                       # number of writebacks
system.l2.writebacks::total                   8275605                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         56096                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             57765                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        56096                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            57765                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    134414002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5218814500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5353228502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    134414002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5218814500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5353228502                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.002514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.512475                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.074703                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.002514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.512475                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.074703                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 80535.651288                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 93033.629849                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92672.526651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 80535.651288                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 93033.629849                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92672.526651                       # average overall mshr miss latency
system.l2.replacements                        8277352                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8343759                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8343759                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8343759                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8343759                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       663541                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           663541                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       663541                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       663541                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             25851                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 25851                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38671                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38671                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4156901000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4156901000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         64522                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             64522                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.599346                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.599346                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107494.013602                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107494.013602                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38671                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38671                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3770191000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3770191000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.599346                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.599346                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 97494.013602                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97494.013602                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         662130                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             662130                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    151105000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    151105000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       663799                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         663799                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.002514                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002514                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 90536.249251                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90536.249251                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    134414002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    134414002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.002514                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002514                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 80535.651288                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80535.651288                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         27514                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             27514                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        17425                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17425                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1622873500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1622873500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        44939                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         44939                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.387748                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.387748                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 93134.777618                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93134.777618                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        17425                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17425                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1448623500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1448623500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.387748                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.387748                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83134.777618                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83134.777618                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data           422                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               422                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data      8251715                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         8251715                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data      8252137                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       8252137                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999949                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999949                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data      8251715                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total      8251715                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data 161000471000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total 161000471000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999949                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999949                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19511.152651                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19511.152651                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  92567326500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32665.342089                       # Cycle average of tags in use
system.l2.tags.total_refs                     9797793                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8310540                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.178960                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   24365.262337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       181.007522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8119.072231                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.743569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005524                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.247774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996867                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32766                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          643                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6726                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        25347                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999939                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 152706620                       # Number of tag accesses
system.l2.tags.data_accesses                152706620                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  92567326500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         106816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        3590144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3696960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       106816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        106816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    529638720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       529638720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1669                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           56096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               57765                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      8275605                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8275605                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1153928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          38784138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              39938066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1153928                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1153928                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     5721659467                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           5721659467                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     5721659467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1153928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         38784138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5761597533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8275605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     56096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000787020500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        63609                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        63609                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1179482                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8500144                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       57765                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8275605                       # Number of write requests accepted
system.mem_ctrls.readBursts                     57765                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8275605                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            517185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            517152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            516848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            517101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            517379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            517417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            517347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            517276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            517550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            517363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           517212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           517109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           517108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           517184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           517155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           517204                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1869617000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  288825000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2952710750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32365.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51115.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      7821                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    36882                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7732683                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 57765                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8275605                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   24032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  61094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 123445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 209850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 209190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 310358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 378898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 464198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 435098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 538208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 535991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 613692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 550931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 493307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 471650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 472533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 387470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 294989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 304762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 187637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 151597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  87251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  61521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  47138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  30012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  28666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  27884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  30769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  33421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  32970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  35975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  37080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  40285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  36007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  35228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  37009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  34034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  37675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  35497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  38940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  41756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  32843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  36775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  38526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  32695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  43449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  49442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  18618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  15502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  23724                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       563790                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    945.981163                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   834.800470                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.323211                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34090      6.05%      6.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6286      1.11%      7.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2544      0.45%      7.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2013      0.36%      7.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2258      0.40%      8.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1948      0.35%      8.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2112      0.37%      9.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4875      0.86%      9.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       507664     90.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       563790                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        63609                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       0.908126                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.443429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         63608    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         63609                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        63609                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     130.100929                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    113.700139                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     61.665965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31          3515      5.53%      5.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            92      0.14%      5.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63          3167      4.98%     10.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79           720      1.13%     11.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95          5241      8.24%     20.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111          660      1.04%     21.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127         6006      9.44%     30.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143        33684     52.95%     83.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159         1709      2.69%     86.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175          960      1.51%     87.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191          856      1.35%     89.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207          681      1.07%     90.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223           33      0.05%     90.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239         1256      1.97%     92.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255         1346      2.12%     94.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271          664      1.04%     95.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287         1033      1.62%     96.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303          714      1.12%     98.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319          305      0.48%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351           57      0.09%     98.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367          203      0.32%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383          658      1.03%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399           25      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            9      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-431            2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-623            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::624-639            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-655            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-751            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::752-767            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-911            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         63609                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3696960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               529637760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3696960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            529638720                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        39.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      5721.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     39.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   5721.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        45.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   44.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   92561718500                       # Total gap between requests
system.mem_ctrls.avgGap                      11107.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       106816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      3590144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    529637760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1153927.676630047150                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 38784138.375218167901                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5721649096.131127357483                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1669                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        56096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      8275605                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     65321000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2887389750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2898642817750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39137.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     51472.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    350263.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2010852480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1068793440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           207516960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        21599759700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7306840320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      29522770380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10684573440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        72401106720                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        782.145380                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  26276967000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3090880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  63199479500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2014608120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1070789610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           204925140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21598820100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7306840320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29557520430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10655310240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        72408813960                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        782.228640                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  26202628750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3090880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  63273817750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  92567326500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     11646543                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11646543                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     11646543                       # number of overall hits
system.cpu.icache.overall_hits::total        11646543                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       689040                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         689040                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       689040                       # number of overall misses
system.cpu.icache.overall_misses::total        689040                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   9196321496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   9196321496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   9196321496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   9196321496                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     12335583                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12335583                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     12335583                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12335583                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.055858                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.055858                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.055858                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.055858                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13346.571311                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13346.571311                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13346.571311                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13346.571311                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2031                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                55                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.927273                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       663542                       # number of writebacks
system.cpu.icache.writebacks::total            663542                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        25241                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        25241                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        25241                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        25241                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       663799                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       663799                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       663799                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       663799                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   8331248497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   8331248497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   8331248497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8331248497                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.053812                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.053812                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.053812                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.053812                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12550.860271                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12550.860271                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12550.860271                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12550.860271                       # average overall mshr miss latency
system.cpu.icache.replacements                 663542                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     11646543                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11646543                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       689040                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        689040                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   9196321496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   9196321496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     12335583                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12335583                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.055858                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.055858                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13346.571311                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13346.571311                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        25241                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        25241                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       663799                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       663799                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   8331248497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   8331248497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.053812                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.053812                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12550.860271                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12550.860271                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  92567326500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.690574                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            12310342                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            663799                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.545286                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.690574                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990979                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990979                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          131                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          25334965                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         25334965                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  92567326500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  92567326500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  92567326500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  92567326500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  92567326500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     18571765                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18571765                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     18571785                       # number of overall hits
system.cpu.dcache.overall_hits::total        18571785                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8735684                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8735684                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8735688                       # number of overall misses
system.cpu.dcache.overall_misses::total       8735688                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 303903054085                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 303903054085                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 303903054085                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 303903054085                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     27307449                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     27307449                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     27307473                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     27307473                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.319901                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.319901                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.319901                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.319901                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34788.695892                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34788.695892                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34788.679963                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34788.679963                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    126948903                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          101                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           8135813                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.603714                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    25.250000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8343759                       # number of writebacks
system.cpu.dcache.writebacks::total           8343759                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       374090                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       374090                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       374090                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       374090                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      8361594                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8361594                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      8361597                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8361597                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 271502478245                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 271502478245                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 271502739745                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 271502739745                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.306202                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.306202                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.306202                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.306202                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 32470.181911                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32470.181911                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32470.201535                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32470.201535                       # average overall mshr miss latency
system.cpu.dcache.replacements                8360574                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     13589412                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13589412                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        66462                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         66462                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2765864000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2765864000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     13655874                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13655874                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004867                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004867                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41615.720261                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41615.720261                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        21527                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21527                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        44935                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        44935                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1982754500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1982754500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003291                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003291                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44124.947146                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44124.947146                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4982346                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4982346                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       417516                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       417516                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  27909279718                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27909279718                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      5399862                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5399862                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.077320                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.077320                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66846.012412                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66846.012412                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       352563                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       352563                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        64953                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        64953                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4543519378                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4543519378                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012029                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012029                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69950.877989                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69950.877989                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           20                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            20                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       261500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       261500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.125000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 87166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data      8251706                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total      8251706                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data 273227910367                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total 273227910367                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data      8251713                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total      8251713                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 33111.687494                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 33111.687494                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data      8251706                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total      8251706                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data 264976204367                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total 264976204367                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 32111.687494                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 32111.687494                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          305                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          305                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           10                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       491000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       491000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.031746                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.031746                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        49100                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        49100                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.003175                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003175                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          298                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          298                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          298                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          298                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  92567326500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.603832                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26933986                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8361598                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.221153                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            268500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.603832                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999613                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999613                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          557                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          342                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          62977770                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         62977770                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  92567326500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  92567326500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
