Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 27 13:43:48 2025
| Host         : DESKTOP-EODFDLH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PMCP_timing_summary_routed.rpt -pb PMCP_timing_summary_routed.pb -rpx PMCP_timing_summary_routed.rpx -warn_on_violation
| Design       : PMCP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 167 register/latch pins with no clock driven by root clock pin: ALU_MW/Q_reg[10]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: ALU_MW/Q_reg[11]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: ALU_MW/Q_reg[12]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: ALU_MW/Q_reg[13]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: ALU_MW/Q_reg[14]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: ALU_MW/Q_reg[15]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: ALU_MW/Q_reg[16]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: ALU_MW/Q_reg[17]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: ALU_MW/Q_reg[18]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: ALU_MW/Q_reg[19]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: ALU_MW/Q_reg[20]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: ALU_MW/Q_reg[21]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: ALU_MW/Q_reg[22]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: ALU_MW/Q_reg[23]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: ALU_MW/Q_reg[24]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: ALU_MW/Q_reg[25]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: ALU_MW/Q_reg[26]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: ALU_MW/Q_reg[27]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: ALU_MW/Q_reg[28]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: ALU_MW/Q_reg[29]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: ALU_MW/Q_reg[30]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: ALU_MW/Q_reg[31]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: ALU_MW/Q_reg[8]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: ALU_MW/Q_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IR_DE/Q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IR_DE/Q_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IR_DE/Q_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IR_DE/Q_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IR_DE/Q_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IR_DE/Q_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IR_DE/Q_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IR_DE/Q_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IR_DE/Q_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IR_DE/Q_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IR_DE/Q_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IR_DE/Q_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IR_DE/Q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UART_Tx/Tx_Cont_Stat_Reg/CS_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UART_Tx/Tx_FIFO_Count_Reg/fifo_count_r_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UART_Tx/Tx_FIFO_Count_Reg/fifo_count_r_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UART_Tx/Tx_FIFO_Count_Reg/fifo_count_r_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UART_Tx/Tx_FIFO_Count_Reg/fifo_count_r_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UART_Tx/data_status_delay_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: control_MW/rd_en_MW_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 185 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.036    -3119.609                   4175                 6473        0.112        0.000                      0                 6473        4.020        0.000                       0                  3360  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.036    -3119.609                   4175                 6473        0.112        0.000                      0                 6473        4.020        0.000                       0                  3360  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         4175  Failing Endpoints,  Worst Slack       -3.036ns,  Total Violation    -3119.609ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.036ns  (required time - arrival time)
  Source:                 register_file/registers_reg[13][3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC/q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.965ns  (logic 4.185ns (52.544%)  route 3.780ns (47.456%))
  Logic Levels:           17  (CARRY4=11 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns = ( 10.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        1.608    10.211    register_file/clk_IBUF_BUFG
    SLICE_X54Y72         FDRE                                         r  register_file/registers_reg[13][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.524    10.735 r  register_file/registers_reg[13][3]/Q
                         net (fo=2, routed)           0.982    11.716    register_file/registers_reg_n_1_[13][3]
    SLICE_X51Y73         LUT6 (Prop_lut6_I1_O)        0.124    11.840 r  register_file/Q[3]_i_11/O
                         net (fo=1, routed)           0.000    11.840    register_file/Q[3]_i_11_n_1
    SLICE_X51Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    12.057 r  register_file/Q_reg[3]_i_4/O
                         net (fo=2, routed)           0.821    12.879    register_file/Q_reg[3]_i_4_n_1
    SLICE_X48Y73         LUT6 (Prop_lut6_I3_O)        0.299    13.178 r  register_file/Q[3]_i_1/O
                         net (fo=6, routed)           0.983    14.161    register_file/Q_reg[31][3]
    SLICE_X45Y72         LUT6 (Prop_lut6_I1_O)        0.124    14.285 r  register_file/Q[31]_i_19/O
                         net (fo=1, routed)           0.000    14.285    register_file/Q[31]_i_19_n_1
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.835 r  register_file/Q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.835    register_file/Q_reg[31]_i_12_n_1
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.949 r  register_file/Q_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.949    register_file/Q_reg[31]_i_8_n_1
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.177 r  register_file/Q_reg[31]_i_5__0/CO[2]
                         net (fo=1, routed)           0.444    15.621    IR_DE/Q_reg[6]_0[0]
    SLICE_X42Y73         LUT3 (Prop_lut3_I2_O)        0.313    15.934 r  IR_DE/Q[31]_i_3/O
                         net (fo=59, routed)          0.540    16.474    control_DE/b_or_j
    SLICE_X43Y71         LUT5 (Prop_lut5_I4_O)        0.124    16.598 r  control_DE/q[1]_i_5/O
                         net (fo=1, routed)           0.000    16.598    control_DE/q[1]_i_5_n_1
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.148 r  control_DE/q_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.148    control_DE/q_reg[1]_i_1_n_1
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.262 r  control_DE/q_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.262    control_DE/q_reg[5]_i_1_n_1
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.376 r  control_DE/q_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.376    control_DE/q_reg[9]_i_1_n_1
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.490 r  control_DE/q_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.499    control_DE/q_reg[13]_i_1_n_1
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.613 r  control_DE/q_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.613    control_DE/q_reg[17]_i_1_n_1
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.727 r  control_DE/q_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.727    control_DE/q_reg[21]_i_1_n_1
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.841 r  control_DE/q_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.841    control_DE/q_reg[25]_i_1_n_1
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.175 r  control_DE/q_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.175    PC/q_reg[31]_0[1]
    SLICE_X43Y78         FDRE                                         r  PC/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        1.503    14.926    PC/clk_IBUF_BUFG
    SLICE_X43Y78         FDRE                                         r  PC/q_reg[30]/C
                         clock pessimism              0.187    15.113    
                         clock uncertainty           -0.035    15.077    
    SLICE_X43Y78         FDRE (Setup_fdre_C_D)        0.062    15.139    PC/q_reg[30]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -18.175    
  -------------------------------------------------------------------
                         slack                                 -3.036    

Slack (VIOLATED) :        -2.941ns  (required time - arrival time)
  Source:                 register_file/registers_reg[13][3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.870ns  (logic 4.090ns (51.971%)  route 3.780ns (48.029%))
  Logic Levels:           17  (CARRY4=11 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns = ( 10.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        1.608    10.211    register_file/clk_IBUF_BUFG
    SLICE_X54Y72         FDRE                                         r  register_file/registers_reg[13][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.524    10.735 r  register_file/registers_reg[13][3]/Q
                         net (fo=2, routed)           0.982    11.716    register_file/registers_reg_n_1_[13][3]
    SLICE_X51Y73         LUT6 (Prop_lut6_I1_O)        0.124    11.840 r  register_file/Q[3]_i_11/O
                         net (fo=1, routed)           0.000    11.840    register_file/Q[3]_i_11_n_1
    SLICE_X51Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    12.057 r  register_file/Q_reg[3]_i_4/O
                         net (fo=2, routed)           0.821    12.879    register_file/Q_reg[3]_i_4_n_1
    SLICE_X48Y73         LUT6 (Prop_lut6_I3_O)        0.299    13.178 r  register_file/Q[3]_i_1/O
                         net (fo=6, routed)           0.983    14.161    register_file/Q_reg[31][3]
    SLICE_X45Y72         LUT6 (Prop_lut6_I1_O)        0.124    14.285 r  register_file/Q[31]_i_19/O
                         net (fo=1, routed)           0.000    14.285    register_file/Q[31]_i_19_n_1
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.835 r  register_file/Q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.835    register_file/Q_reg[31]_i_12_n_1
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.949 r  register_file/Q_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.949    register_file/Q_reg[31]_i_8_n_1
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.177 r  register_file/Q_reg[31]_i_5__0/CO[2]
                         net (fo=1, routed)           0.444    15.621    IR_DE/Q_reg[6]_0[0]
    SLICE_X42Y73         LUT3 (Prop_lut3_I2_O)        0.313    15.934 r  IR_DE/Q[31]_i_3/O
                         net (fo=59, routed)          0.540    16.474    control_DE/b_or_j
    SLICE_X43Y71         LUT5 (Prop_lut5_I4_O)        0.124    16.598 r  control_DE/q[1]_i_5/O
                         net (fo=1, routed)           0.000    16.598    control_DE/q[1]_i_5_n_1
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.148 r  control_DE/q_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.148    control_DE/q_reg[1]_i_1_n_1
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.262 r  control_DE/q_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.262    control_DE/q_reg[5]_i_1_n_1
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.376 r  control_DE/q_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.376    control_DE/q_reg[9]_i_1_n_1
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.490 r  control_DE/q_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.499    control_DE/q_reg[13]_i_1_n_1
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.613 r  control_DE/q_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.613    control_DE/q_reg[17]_i_1_n_1
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.727 r  control_DE/q_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.727    control_DE/q_reg[21]_i_1_n_1
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.841 r  control_DE/q_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.841    control_DE/q_reg[25]_i_1_n_1
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.080 r  control_DE/q_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.080    PC/q_reg[31]_0[2]
    SLICE_X43Y78         FDRE                                         r  PC/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        1.503    14.926    PC/clk_IBUF_BUFG
    SLICE_X43Y78         FDRE                                         r  PC/q_reg[31]/C
                         clock pessimism              0.187    15.113    
                         clock uncertainty           -0.035    15.077    
    SLICE_X43Y78         FDRE (Setup_fdre_C_D)        0.062    15.139    PC/q_reg[31]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -18.080    
  -------------------------------------------------------------------
                         slack                                 -2.941    

Slack (VIOLATED) :        -2.925ns  (required time - arrival time)
  Source:                 register_file/registers_reg[13][3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC/q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.854ns  (logic 4.074ns (51.873%)  route 3.780ns (48.127%))
  Logic Levels:           17  (CARRY4=11 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns = ( 10.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        1.608    10.211    register_file/clk_IBUF_BUFG
    SLICE_X54Y72         FDRE                                         r  register_file/registers_reg[13][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.524    10.735 r  register_file/registers_reg[13][3]/Q
                         net (fo=2, routed)           0.982    11.716    register_file/registers_reg_n_1_[13][3]
    SLICE_X51Y73         LUT6 (Prop_lut6_I1_O)        0.124    11.840 r  register_file/Q[3]_i_11/O
                         net (fo=1, routed)           0.000    11.840    register_file/Q[3]_i_11_n_1
    SLICE_X51Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    12.057 r  register_file/Q_reg[3]_i_4/O
                         net (fo=2, routed)           0.821    12.879    register_file/Q_reg[3]_i_4_n_1
    SLICE_X48Y73         LUT6 (Prop_lut6_I3_O)        0.299    13.178 r  register_file/Q[3]_i_1/O
                         net (fo=6, routed)           0.983    14.161    register_file/Q_reg[31][3]
    SLICE_X45Y72         LUT6 (Prop_lut6_I1_O)        0.124    14.285 r  register_file/Q[31]_i_19/O
                         net (fo=1, routed)           0.000    14.285    register_file/Q[31]_i_19_n_1
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.835 r  register_file/Q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.835    register_file/Q_reg[31]_i_12_n_1
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.949 r  register_file/Q_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.949    register_file/Q_reg[31]_i_8_n_1
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.177 r  register_file/Q_reg[31]_i_5__0/CO[2]
                         net (fo=1, routed)           0.444    15.621    IR_DE/Q_reg[6]_0[0]
    SLICE_X42Y73         LUT3 (Prop_lut3_I2_O)        0.313    15.934 r  IR_DE/Q[31]_i_3/O
                         net (fo=59, routed)          0.540    16.474    control_DE/b_or_j
    SLICE_X43Y71         LUT5 (Prop_lut5_I4_O)        0.124    16.598 r  control_DE/q[1]_i_5/O
                         net (fo=1, routed)           0.000    16.598    control_DE/q[1]_i_5_n_1
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.148 r  control_DE/q_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.148    control_DE/q_reg[1]_i_1_n_1
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.262 r  control_DE/q_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.262    control_DE/q_reg[5]_i_1_n_1
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.376 r  control_DE/q_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.376    control_DE/q_reg[9]_i_1_n_1
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.490 r  control_DE/q_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.499    control_DE/q_reg[13]_i_1_n_1
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.613 r  control_DE/q_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.613    control_DE/q_reg[17]_i_1_n_1
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.727 r  control_DE/q_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.727    control_DE/q_reg[21]_i_1_n_1
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.841 r  control_DE/q_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.841    control_DE/q_reg[25]_i_1_n_1
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.064 r  control_DE/q_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.064    PC/q_reg[31]_0[0]
    SLICE_X43Y78         FDRE                                         r  PC/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        1.503    14.926    PC/clk_IBUF_BUFG
    SLICE_X43Y78         FDRE                                         r  PC/q_reg[29]/C
                         clock pessimism              0.187    15.113    
                         clock uncertainty           -0.035    15.077    
    SLICE_X43Y78         FDRE (Setup_fdre_C_D)        0.062    15.139    PC/q_reg[29]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -18.064    
  -------------------------------------------------------------------
                         slack                                 -2.925    

Slack (VIOLATED) :        -2.924ns  (required time - arrival time)
  Source:                 register_file/registers_reg[13][3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC/q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.851ns  (logic 4.071ns (51.855%)  route 3.780ns (48.145%))
  Logic Levels:           16  (CARRY4=10 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns = ( 10.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        1.608    10.211    register_file/clk_IBUF_BUFG
    SLICE_X54Y72         FDRE                                         r  register_file/registers_reg[13][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.524    10.735 r  register_file/registers_reg[13][3]/Q
                         net (fo=2, routed)           0.982    11.716    register_file/registers_reg_n_1_[13][3]
    SLICE_X51Y73         LUT6 (Prop_lut6_I1_O)        0.124    11.840 r  register_file/Q[3]_i_11/O
                         net (fo=1, routed)           0.000    11.840    register_file/Q[3]_i_11_n_1
    SLICE_X51Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    12.057 r  register_file/Q_reg[3]_i_4/O
                         net (fo=2, routed)           0.821    12.879    register_file/Q_reg[3]_i_4_n_1
    SLICE_X48Y73         LUT6 (Prop_lut6_I3_O)        0.299    13.178 r  register_file/Q[3]_i_1/O
                         net (fo=6, routed)           0.983    14.161    register_file/Q_reg[31][3]
    SLICE_X45Y72         LUT6 (Prop_lut6_I1_O)        0.124    14.285 r  register_file/Q[31]_i_19/O
                         net (fo=1, routed)           0.000    14.285    register_file/Q[31]_i_19_n_1
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.835 r  register_file/Q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.835    register_file/Q_reg[31]_i_12_n_1
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.949 r  register_file/Q_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.949    register_file/Q_reg[31]_i_8_n_1
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.177 r  register_file/Q_reg[31]_i_5__0/CO[2]
                         net (fo=1, routed)           0.444    15.621    IR_DE/Q_reg[6]_0[0]
    SLICE_X42Y73         LUT3 (Prop_lut3_I2_O)        0.313    15.934 r  IR_DE/Q[31]_i_3/O
                         net (fo=59, routed)          0.540    16.474    control_DE/b_or_j
    SLICE_X43Y71         LUT5 (Prop_lut5_I4_O)        0.124    16.598 r  control_DE/q[1]_i_5/O
                         net (fo=1, routed)           0.000    16.598    control_DE/q[1]_i_5_n_1
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.148 r  control_DE/q_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.148    control_DE/q_reg[1]_i_1_n_1
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.262 r  control_DE/q_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.262    control_DE/q_reg[5]_i_1_n_1
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.376 r  control_DE/q_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.376    control_DE/q_reg[9]_i_1_n_1
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.490 r  control_DE/q_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.499    control_DE/q_reg[13]_i_1_n_1
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.613 r  control_DE/q_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.613    control_DE/q_reg[17]_i_1_n_1
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.727 r  control_DE/q_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.727    control_DE/q_reg[21]_i_1_n_1
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.061 r  control_DE/q_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.061    PC/q_reg[28]_0[1]
    SLICE_X43Y77         FDRE                                         r  PC/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        1.501    14.924    PC/clk_IBUF_BUFG
    SLICE_X43Y77         FDRE                                         r  PC/q_reg[26]/C
                         clock pessimism              0.187    15.111    
                         clock uncertainty           -0.035    15.075    
    SLICE_X43Y77         FDRE (Setup_fdre_C_D)        0.062    15.137    PC/q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -18.061    
  -------------------------------------------------------------------
                         slack                                 -2.924    

Slack (VIOLATED) :        -2.903ns  (required time - arrival time)
  Source:                 register_file/registers_reg[13][3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC/q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.830ns  (logic 4.050ns (51.726%)  route 3.780ns (48.274%))
  Logic Levels:           16  (CARRY4=10 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns = ( 10.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        1.608    10.211    register_file/clk_IBUF_BUFG
    SLICE_X54Y72         FDRE                                         r  register_file/registers_reg[13][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.524    10.735 r  register_file/registers_reg[13][3]/Q
                         net (fo=2, routed)           0.982    11.716    register_file/registers_reg_n_1_[13][3]
    SLICE_X51Y73         LUT6 (Prop_lut6_I1_O)        0.124    11.840 r  register_file/Q[3]_i_11/O
                         net (fo=1, routed)           0.000    11.840    register_file/Q[3]_i_11_n_1
    SLICE_X51Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    12.057 r  register_file/Q_reg[3]_i_4/O
                         net (fo=2, routed)           0.821    12.879    register_file/Q_reg[3]_i_4_n_1
    SLICE_X48Y73         LUT6 (Prop_lut6_I3_O)        0.299    13.178 r  register_file/Q[3]_i_1/O
                         net (fo=6, routed)           0.983    14.161    register_file/Q_reg[31][3]
    SLICE_X45Y72         LUT6 (Prop_lut6_I1_O)        0.124    14.285 r  register_file/Q[31]_i_19/O
                         net (fo=1, routed)           0.000    14.285    register_file/Q[31]_i_19_n_1
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.835 r  register_file/Q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.835    register_file/Q_reg[31]_i_12_n_1
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.949 r  register_file/Q_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.949    register_file/Q_reg[31]_i_8_n_1
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.177 r  register_file/Q_reg[31]_i_5__0/CO[2]
                         net (fo=1, routed)           0.444    15.621    IR_DE/Q_reg[6]_0[0]
    SLICE_X42Y73         LUT3 (Prop_lut3_I2_O)        0.313    15.934 r  IR_DE/Q[31]_i_3/O
                         net (fo=59, routed)          0.540    16.474    control_DE/b_or_j
    SLICE_X43Y71         LUT5 (Prop_lut5_I4_O)        0.124    16.598 r  control_DE/q[1]_i_5/O
                         net (fo=1, routed)           0.000    16.598    control_DE/q[1]_i_5_n_1
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.148 r  control_DE/q_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.148    control_DE/q_reg[1]_i_1_n_1
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.262 r  control_DE/q_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.262    control_DE/q_reg[5]_i_1_n_1
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.376 r  control_DE/q_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.376    control_DE/q_reg[9]_i_1_n_1
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.490 r  control_DE/q_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.499    control_DE/q_reg[13]_i_1_n_1
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.613 r  control_DE/q_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.613    control_DE/q_reg[17]_i_1_n_1
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.727 r  control_DE/q_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.727    control_DE/q_reg[21]_i_1_n_1
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.040 r  control_DE/q_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.040    PC/q_reg[28]_0[3]
    SLICE_X43Y77         FDRE                                         r  PC/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        1.501    14.924    PC/clk_IBUF_BUFG
    SLICE_X43Y77         FDRE                                         r  PC/q_reg[28]/C
                         clock pessimism              0.187    15.111    
                         clock uncertainty           -0.035    15.075    
    SLICE_X43Y77         FDRE (Setup_fdre_C_D)        0.062    15.137    PC/q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -18.040    
  -------------------------------------------------------------------
                         slack                                 -2.903    

Slack (VIOLATED) :        -2.829ns  (required time - arrival time)
  Source:                 register_file/registers_reg[13][3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.756ns  (logic 3.976ns (51.265%)  route 3.780ns (48.735%))
  Logic Levels:           16  (CARRY4=10 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns = ( 10.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        1.608    10.211    register_file/clk_IBUF_BUFG
    SLICE_X54Y72         FDRE                                         r  register_file/registers_reg[13][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.524    10.735 r  register_file/registers_reg[13][3]/Q
                         net (fo=2, routed)           0.982    11.716    register_file/registers_reg_n_1_[13][3]
    SLICE_X51Y73         LUT6 (Prop_lut6_I1_O)        0.124    11.840 r  register_file/Q[3]_i_11/O
                         net (fo=1, routed)           0.000    11.840    register_file/Q[3]_i_11_n_1
    SLICE_X51Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    12.057 r  register_file/Q_reg[3]_i_4/O
                         net (fo=2, routed)           0.821    12.879    register_file/Q_reg[3]_i_4_n_1
    SLICE_X48Y73         LUT6 (Prop_lut6_I3_O)        0.299    13.178 r  register_file/Q[3]_i_1/O
                         net (fo=6, routed)           0.983    14.161    register_file/Q_reg[31][3]
    SLICE_X45Y72         LUT6 (Prop_lut6_I1_O)        0.124    14.285 r  register_file/Q[31]_i_19/O
                         net (fo=1, routed)           0.000    14.285    register_file/Q[31]_i_19_n_1
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.835 r  register_file/Q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.835    register_file/Q_reg[31]_i_12_n_1
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.949 r  register_file/Q_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.949    register_file/Q_reg[31]_i_8_n_1
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.177 r  register_file/Q_reg[31]_i_5__0/CO[2]
                         net (fo=1, routed)           0.444    15.621    IR_DE/Q_reg[6]_0[0]
    SLICE_X42Y73         LUT3 (Prop_lut3_I2_O)        0.313    15.934 r  IR_DE/Q[31]_i_3/O
                         net (fo=59, routed)          0.540    16.474    control_DE/b_or_j
    SLICE_X43Y71         LUT5 (Prop_lut5_I4_O)        0.124    16.598 r  control_DE/q[1]_i_5/O
                         net (fo=1, routed)           0.000    16.598    control_DE/q[1]_i_5_n_1
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.148 r  control_DE/q_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.148    control_DE/q_reg[1]_i_1_n_1
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.262 r  control_DE/q_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.262    control_DE/q_reg[5]_i_1_n_1
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.376 r  control_DE/q_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.376    control_DE/q_reg[9]_i_1_n_1
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.490 r  control_DE/q_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.499    control_DE/q_reg[13]_i_1_n_1
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.613 r  control_DE/q_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.613    control_DE/q_reg[17]_i_1_n_1
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.727 r  control_DE/q_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.727    control_DE/q_reg[21]_i_1_n_1
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.966 r  control_DE/q_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.966    PC/q_reg[28]_0[2]
    SLICE_X43Y77         FDRE                                         r  PC/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        1.501    14.924    PC/clk_IBUF_BUFG
    SLICE_X43Y77         FDRE                                         r  PC/q_reg[27]/C
                         clock pessimism              0.187    15.111    
                         clock uncertainty           -0.035    15.075    
    SLICE_X43Y77         FDRE (Setup_fdre_C_D)        0.062    15.137    PC/q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -17.966    
  -------------------------------------------------------------------
                         slack                                 -2.829    

Slack (VIOLATED) :        -2.813ns  (required time - arrival time)
  Source:                 register_file/registers_reg[13][3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.740ns  (logic 3.960ns (51.164%)  route 3.780ns (48.836%))
  Logic Levels:           16  (CARRY4=10 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns = ( 10.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        1.608    10.211    register_file/clk_IBUF_BUFG
    SLICE_X54Y72         FDRE                                         r  register_file/registers_reg[13][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.524    10.735 r  register_file/registers_reg[13][3]/Q
                         net (fo=2, routed)           0.982    11.716    register_file/registers_reg_n_1_[13][3]
    SLICE_X51Y73         LUT6 (Prop_lut6_I1_O)        0.124    11.840 r  register_file/Q[3]_i_11/O
                         net (fo=1, routed)           0.000    11.840    register_file/Q[3]_i_11_n_1
    SLICE_X51Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    12.057 r  register_file/Q_reg[3]_i_4/O
                         net (fo=2, routed)           0.821    12.879    register_file/Q_reg[3]_i_4_n_1
    SLICE_X48Y73         LUT6 (Prop_lut6_I3_O)        0.299    13.178 r  register_file/Q[3]_i_1/O
                         net (fo=6, routed)           0.983    14.161    register_file/Q_reg[31][3]
    SLICE_X45Y72         LUT6 (Prop_lut6_I1_O)        0.124    14.285 r  register_file/Q[31]_i_19/O
                         net (fo=1, routed)           0.000    14.285    register_file/Q[31]_i_19_n_1
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.835 r  register_file/Q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.835    register_file/Q_reg[31]_i_12_n_1
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.949 r  register_file/Q_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.949    register_file/Q_reg[31]_i_8_n_1
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.177 r  register_file/Q_reg[31]_i_5__0/CO[2]
                         net (fo=1, routed)           0.444    15.621    IR_DE/Q_reg[6]_0[0]
    SLICE_X42Y73         LUT3 (Prop_lut3_I2_O)        0.313    15.934 r  IR_DE/Q[31]_i_3/O
                         net (fo=59, routed)          0.540    16.474    control_DE/b_or_j
    SLICE_X43Y71         LUT5 (Prop_lut5_I4_O)        0.124    16.598 r  control_DE/q[1]_i_5/O
                         net (fo=1, routed)           0.000    16.598    control_DE/q[1]_i_5_n_1
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.148 r  control_DE/q_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.148    control_DE/q_reg[1]_i_1_n_1
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.262 r  control_DE/q_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.262    control_DE/q_reg[5]_i_1_n_1
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.376 r  control_DE/q_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.376    control_DE/q_reg[9]_i_1_n_1
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.490 r  control_DE/q_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.499    control_DE/q_reg[13]_i_1_n_1
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.613 r  control_DE/q_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.613    control_DE/q_reg[17]_i_1_n_1
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.727 r  control_DE/q_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.727    control_DE/q_reg[21]_i_1_n_1
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.950 r  control_DE/q_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000    17.950    PC/q_reg[28]_0[0]
    SLICE_X43Y77         FDRE                                         r  PC/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        1.501    14.924    PC/clk_IBUF_BUFG
    SLICE_X43Y77         FDRE                                         r  PC/q_reg[25]/C
                         clock pessimism              0.187    15.111    
                         clock uncertainty           -0.035    15.075    
    SLICE_X43Y77         FDRE (Setup_fdre_C_D)        0.062    15.137    PC/q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -17.950    
  -------------------------------------------------------------------
                         slack                                 -2.813    

Slack (VIOLATED) :        -2.811ns  (required time - arrival time)
  Source:                 register_file/registers_reg[13][3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.737ns  (logic 3.957ns (51.145%)  route 3.780ns (48.855%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns = ( 10.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        1.608    10.211    register_file/clk_IBUF_BUFG
    SLICE_X54Y72         FDRE                                         r  register_file/registers_reg[13][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.524    10.735 r  register_file/registers_reg[13][3]/Q
                         net (fo=2, routed)           0.982    11.716    register_file/registers_reg_n_1_[13][3]
    SLICE_X51Y73         LUT6 (Prop_lut6_I1_O)        0.124    11.840 r  register_file/Q[3]_i_11/O
                         net (fo=1, routed)           0.000    11.840    register_file/Q[3]_i_11_n_1
    SLICE_X51Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    12.057 r  register_file/Q_reg[3]_i_4/O
                         net (fo=2, routed)           0.821    12.879    register_file/Q_reg[3]_i_4_n_1
    SLICE_X48Y73         LUT6 (Prop_lut6_I3_O)        0.299    13.178 r  register_file/Q[3]_i_1/O
                         net (fo=6, routed)           0.983    14.161    register_file/Q_reg[31][3]
    SLICE_X45Y72         LUT6 (Prop_lut6_I1_O)        0.124    14.285 r  register_file/Q[31]_i_19/O
                         net (fo=1, routed)           0.000    14.285    register_file/Q[31]_i_19_n_1
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.835 r  register_file/Q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.835    register_file/Q_reg[31]_i_12_n_1
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.949 r  register_file/Q_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.949    register_file/Q_reg[31]_i_8_n_1
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.177 r  register_file/Q_reg[31]_i_5__0/CO[2]
                         net (fo=1, routed)           0.444    15.621    IR_DE/Q_reg[6]_0[0]
    SLICE_X42Y73         LUT3 (Prop_lut3_I2_O)        0.313    15.934 r  IR_DE/Q[31]_i_3/O
                         net (fo=59, routed)          0.540    16.474    control_DE/b_or_j
    SLICE_X43Y71         LUT5 (Prop_lut5_I4_O)        0.124    16.598 r  control_DE/q[1]_i_5/O
                         net (fo=1, routed)           0.000    16.598    control_DE/q[1]_i_5_n_1
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.148 r  control_DE/q_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.148    control_DE/q_reg[1]_i_1_n_1
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.262 r  control_DE/q_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.262    control_DE/q_reg[5]_i_1_n_1
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.376 r  control_DE/q_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.376    control_DE/q_reg[9]_i_1_n_1
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.490 r  control_DE/q_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.499    control_DE/q_reg[13]_i_1_n_1
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.613 r  control_DE/q_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.613    control_DE/q_reg[17]_i_1_n_1
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.947 r  control_DE/q_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.947    PC/q_reg[24]_0[1]
    SLICE_X43Y76         FDRE                                         r  PC/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        1.500    14.923    PC/clk_IBUF_BUFG
    SLICE_X43Y76         FDRE                                         r  PC/q_reg[22]/C
                         clock pessimism              0.187    15.110    
                         clock uncertainty           -0.035    15.074    
    SLICE_X43Y76         FDRE (Setup_fdre_C_D)        0.062    15.136    PC/q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -17.947    
  -------------------------------------------------------------------
                         slack                                 -2.811    

Slack (VIOLATED) :        -2.790ns  (required time - arrival time)
  Source:                 register_file/registers_reg[13][3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.716ns  (logic 3.936ns (51.012%)  route 3.780ns (48.988%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns = ( 10.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        1.608    10.211    register_file/clk_IBUF_BUFG
    SLICE_X54Y72         FDRE                                         r  register_file/registers_reg[13][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.524    10.735 r  register_file/registers_reg[13][3]/Q
                         net (fo=2, routed)           0.982    11.716    register_file/registers_reg_n_1_[13][3]
    SLICE_X51Y73         LUT6 (Prop_lut6_I1_O)        0.124    11.840 r  register_file/Q[3]_i_11/O
                         net (fo=1, routed)           0.000    11.840    register_file/Q[3]_i_11_n_1
    SLICE_X51Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    12.057 r  register_file/Q_reg[3]_i_4/O
                         net (fo=2, routed)           0.821    12.879    register_file/Q_reg[3]_i_4_n_1
    SLICE_X48Y73         LUT6 (Prop_lut6_I3_O)        0.299    13.178 r  register_file/Q[3]_i_1/O
                         net (fo=6, routed)           0.983    14.161    register_file/Q_reg[31][3]
    SLICE_X45Y72         LUT6 (Prop_lut6_I1_O)        0.124    14.285 r  register_file/Q[31]_i_19/O
                         net (fo=1, routed)           0.000    14.285    register_file/Q[31]_i_19_n_1
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.835 r  register_file/Q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.835    register_file/Q_reg[31]_i_12_n_1
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.949 r  register_file/Q_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.949    register_file/Q_reg[31]_i_8_n_1
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.177 r  register_file/Q_reg[31]_i_5__0/CO[2]
                         net (fo=1, routed)           0.444    15.621    IR_DE/Q_reg[6]_0[0]
    SLICE_X42Y73         LUT3 (Prop_lut3_I2_O)        0.313    15.934 r  IR_DE/Q[31]_i_3/O
                         net (fo=59, routed)          0.540    16.474    control_DE/b_or_j
    SLICE_X43Y71         LUT5 (Prop_lut5_I4_O)        0.124    16.598 r  control_DE/q[1]_i_5/O
                         net (fo=1, routed)           0.000    16.598    control_DE/q[1]_i_5_n_1
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.148 r  control_DE/q_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.148    control_DE/q_reg[1]_i_1_n_1
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.262 r  control_DE/q_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.262    control_DE/q_reg[5]_i_1_n_1
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.376 r  control_DE/q_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.376    control_DE/q_reg[9]_i_1_n_1
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.490 r  control_DE/q_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.499    control_DE/q_reg[13]_i_1_n_1
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.613 r  control_DE/q_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.613    control_DE/q_reg[17]_i_1_n_1
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.926 r  control_DE/q_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.926    PC/q_reg[24]_0[3]
    SLICE_X43Y76         FDRE                                         r  PC/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        1.500    14.923    PC/clk_IBUF_BUFG
    SLICE_X43Y76         FDRE                                         r  PC/q_reg[24]/C
                         clock pessimism              0.187    15.110    
                         clock uncertainty           -0.035    15.074    
    SLICE_X43Y76         FDRE (Setup_fdre_C_D)        0.062    15.136    PC/q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -17.926    
  -------------------------------------------------------------------
                         slack                                 -2.790    

Slack (VIOLATED) :        -2.716ns  (required time - arrival time)
  Source:                 register_file/registers_reg[13][3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC/q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.642ns  (logic 3.862ns (50.538%)  route 3.780ns (49.462%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns = ( 10.211 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        1.608    10.211    register_file/clk_IBUF_BUFG
    SLICE_X54Y72         FDRE                                         r  register_file/registers_reg[13][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.524    10.735 r  register_file/registers_reg[13][3]/Q
                         net (fo=2, routed)           0.982    11.716    register_file/registers_reg_n_1_[13][3]
    SLICE_X51Y73         LUT6 (Prop_lut6_I1_O)        0.124    11.840 r  register_file/Q[3]_i_11/O
                         net (fo=1, routed)           0.000    11.840    register_file/Q[3]_i_11_n_1
    SLICE_X51Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    12.057 r  register_file/Q_reg[3]_i_4/O
                         net (fo=2, routed)           0.821    12.879    register_file/Q_reg[3]_i_4_n_1
    SLICE_X48Y73         LUT6 (Prop_lut6_I3_O)        0.299    13.178 r  register_file/Q[3]_i_1/O
                         net (fo=6, routed)           0.983    14.161    register_file/Q_reg[31][3]
    SLICE_X45Y72         LUT6 (Prop_lut6_I1_O)        0.124    14.285 r  register_file/Q[31]_i_19/O
                         net (fo=1, routed)           0.000    14.285    register_file/Q[31]_i_19_n_1
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.835 r  register_file/Q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.835    register_file/Q_reg[31]_i_12_n_1
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.949 r  register_file/Q_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.949    register_file/Q_reg[31]_i_8_n_1
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.177 r  register_file/Q_reg[31]_i_5__0/CO[2]
                         net (fo=1, routed)           0.444    15.621    IR_DE/Q_reg[6]_0[0]
    SLICE_X42Y73         LUT3 (Prop_lut3_I2_O)        0.313    15.934 r  IR_DE/Q[31]_i_3/O
                         net (fo=59, routed)          0.540    16.474    control_DE/b_or_j
    SLICE_X43Y71         LUT5 (Prop_lut5_I4_O)        0.124    16.598 r  control_DE/q[1]_i_5/O
                         net (fo=1, routed)           0.000    16.598    control_DE/q[1]_i_5_n_1
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.148 r  control_DE/q_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.148    control_DE/q_reg[1]_i_1_n_1
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.262 r  control_DE/q_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.262    control_DE/q_reg[5]_i_1_n_1
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.376 r  control_DE/q_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.376    control_DE/q_reg[9]_i_1_n_1
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.490 r  control_DE/q_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.499    control_DE/q_reg[13]_i_1_n_1
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.613 r  control_DE/q_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.613    control_DE/q_reg[17]_i_1_n_1
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.852 r  control_DE/q_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.852    PC/q_reg[24]_0[2]
    SLICE_X43Y76         FDRE                                         r  PC/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        1.500    14.923    PC/clk_IBUF_BUFG
    SLICE_X43Y76         FDRE                                         r  PC/q_reg[23]/C
                         clock pessimism              0.187    15.110    
                         clock uncertainty           -0.035    15.074    
    SLICE_X43Y76         FDRE (Setup_fdre_C_D)        0.062    15.136    PC/q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -17.852    
  -------------------------------------------------------------------
                         slack                                 -2.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 PC/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_DE/Q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.734%)  route 0.303ns (68.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        0.556     1.475    PC/clk_IBUF_BUFG
    SLICE_X43Y73         FDRE                                         r  PC/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  PC/q_reg[12]/Q
                         net (fo=2, routed)           0.303     1.920    PC_DE/D[12]
    SLICE_X54Y74         FDRE                                         r  PC_DE/Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        0.818     1.983    PC_DE/clk_IBUF_BUFG
    SLICE_X54Y74         FDRE                                         r  PC_DE/Q_reg[12]/C
                         clock pessimism             -0.250     1.732    
    SLICE_X54Y74         FDRE (Hold_fdre_C_D)         0.075     1.807    PC_DE/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 PC_DE/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_MW/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.986%)  route 0.319ns (66.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        0.555     1.474    PC_DE/clk_IBUF_BUFG
    SLICE_X50Y71         FDRE                                         r  PC_DE/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  PC_DE/Q_reg[5]/Q
                         net (fo=2, routed)           0.319     1.957    PC_MW/D[5]
    SLICE_X60Y68         FDRE                                         r  PC_MW/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        0.828     1.993    PC_MW/clk_IBUF_BUFG
    SLICE_X60Y68         FDRE                                         r  PC_MW/Q_reg[5]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X60Y68         FDRE (Hold_fdre_C_D)         0.085     1.827    PC_MW/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 UART_Tx/Tx_Data_Reg/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Tx/Tx_FIFO/fifo_reg[7][1]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        0.564     1.483    UART_Tx/Tx_Data_Reg/clk_IBUF_BUFG
    SLICE_X39Y63         FDRE                                         r  UART_Tx/Tx_Data_Reg/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  UART_Tx/Tx_Data_Reg/data_reg[1]/Q
                         net (fo=2, routed)           0.124     1.749    UART_Tx/Tx_FIFO/in[1]
    SLICE_X38Y64         SRL16E                                       r  UART_Tx/Tx_FIFO/fifo_reg[7][1]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        0.835     2.000    UART_Tx/Tx_FIFO/clk_IBUF_BUFG
    SLICE_X38Y64         SRL16E                                       r  UART_Tx/Tx_FIFO/fifo_reg[7][1]_srl8/CLK
                         clock pessimism             -0.501     1.498    
    SLICE_X38Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.607    UART_Tx/Tx_FIFO/fifo_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 UART_Tx/Tx_Data_Reg/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Tx/Tx_FIFO/fifo_reg[7][3]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        0.564     1.483    UART_Tx/Tx_Data_Reg/clk_IBUF_BUFG
    SLICE_X39Y63         FDRE                                         r  UART_Tx/Tx_Data_Reg/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  UART_Tx/Tx_Data_Reg/data_reg[3]/Q
                         net (fo=2, routed)           0.124     1.749    UART_Tx/Tx_FIFO/in[3]
    SLICE_X38Y64         SRL16E                                       r  UART_Tx/Tx_FIFO/fifo_reg[7][3]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        0.835     2.000    UART_Tx/Tx_FIFO/clk_IBUF_BUFG
    SLICE_X38Y64         SRL16E                                       r  UART_Tx/Tx_FIFO/fifo_reg[7][3]_srl8/CLK
                         clock pessimism             -0.501     1.498    
    SLICE_X38Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.606    UART_Tx/Tx_FIFO/fifo_reg[7][3]_srl8
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 PC_DE/Q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_MW/Q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.695%)  route 0.334ns (70.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        0.558     1.477    PC_DE/clk_IBUF_BUFG
    SLICE_X44Y78         FDRE                                         r  PC_DE/Q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  PC_DE/Q_reg[21]/Q
                         net (fo=2, routed)           0.334     1.952    PC_MW/D[21]
    SLICE_X59Y76         FDRE                                         r  PC_MW/Q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        0.822     1.987    PC_MW/clk_IBUF_BUFG
    SLICE_X59Y76         FDRE                                         r  PC_MW/Q_reg[21]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X59Y76         FDRE (Hold_fdre_C_D)         0.070     1.806    PC_MW/Q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 PC_DE/Q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_MW/Q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.128ns (30.192%)  route 0.296ns (69.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        0.556     1.475    PC_DE/clk_IBUF_BUFG
    SLICE_X47Y78         FDRE                                         r  PC_DE/Q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.128     1.603 r  PC_DE/Q_reg[26]/Q
                         net (fo=2, routed)           0.296     1.899    PC_MW/D[26]
    SLICE_X59Y76         FDRE                                         r  PC_MW/Q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        0.822     1.987    PC_MW/clk_IBUF_BUFG
    SLICE_X59Y76         FDRE                                         r  PC_MW/Q_reg[26]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X59Y76         FDRE (Hold_fdre_C_D)         0.016     1.752    PC_MW/Q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 PC_DE/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_MW/Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.164ns (33.045%)  route 0.332ns (66.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        0.555     1.474    PC_DE/clk_IBUF_BUFG
    SLICE_X50Y71         FDRE                                         r  PC_DE/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  PC_DE/Q_reg[4]/Q
                         net (fo=2, routed)           0.332     1.971    PC_MW/D[4]
    SLICE_X52Y68         FDRE                                         r  PC_MW/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        0.825     1.990    PC_MW/clk_IBUF_BUFG
    SLICE_X52Y68         FDRE                                         r  PC_MW/Q_reg[4]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X52Y68         FDRE (Hold_fdre_C_D)         0.070     1.809    PC_MW/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 PC/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_DE/Q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.697%)  route 0.127ns (47.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        0.556     1.475    PC/clk_IBUF_BUFG
    SLICE_X43Y76         FDRE                                         r  PC/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  PC/q_reg[23]/Q
                         net (fo=2, routed)           0.127     1.743    PC_DE/D[23]
    SLICE_X40Y76         FDRE                                         r  PC_DE/Q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        0.825     1.990    PC_DE/clk_IBUF_BUFG
    SLICE_X40Y76         FDRE                                         r  PC_DE/Q_reg[23]/C
                         clock pessimism             -0.479     1.510    
    SLICE_X40Y76         FDRE (Hold_fdre_C_D)         0.071     1.581    PC_DE/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 PC_DE/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_MW/Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.148ns (32.631%)  route 0.306ns (67.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        0.559     1.478    PC_DE/clk_IBUF_BUFG
    SLICE_X46Y68         FDRE                                         r  PC_DE/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_fdre_C_Q)         0.148     1.626 r  PC_DE/Q_reg[2]/Q
                         net (fo=2, routed)           0.306     1.932    PC_MW/D[2]
    SLICE_X57Y68         FDRE                                         r  PC_MW/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        0.826     1.991    PC_MW/clk_IBUF_BUFG
    SLICE_X57Y68         FDRE                                         r  PC_MW/Q_reg[2]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X57Y68         FDRE (Hold_fdre_C_D)         0.017     1.757    PC_MW/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 PC_DE/Q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_MW/Q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.128ns (28.406%)  route 0.323ns (71.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        0.561     1.480    PC_DE/clk_IBUF_BUFG
    SLICE_X45Y68         FDRE                                         r  PC_DE/Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDRE (Prop_fdre_C_Q)         0.128     1.608 r  PC_DE/Q_reg[8]/Q
                         net (fo=2, routed)           0.323     1.931    PC_MW/D[8]
    SLICE_X57Y68         FDRE                                         r  PC_MW/Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3359, routed)        0.826     1.991    PC_MW/clk_IBUF_BUFG
    SLICE_X57Y68         FDRE                                         r  PC_MW/Q_reg[8]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X57Y68         FDRE (Hold_fdre_C_D)         0.016     1.756    PC_MW/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X44Y79    ALU_MW/Q_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X44Y69    ALU_MW/Q_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X45Y68    ALU_MW/Q_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X48Y74    ALU_MW/Q_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y74    ALU_MW/Q_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y75    ALU_MW/Q_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y74    ALU_MW/Q_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y75    ALU_MW/Q_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X47Y75    ALU_MW/Q_reg[17]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y64    UART_Tx/Tx_FIFO/fifo_reg[7][0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y64    UART_Tx/Tx_FIFO/fifo_reg[7][0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y64    UART_Tx/Tx_FIFO/fifo_reg[7][1]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y64    UART_Tx/Tx_FIFO/fifo_reg[7][1]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y64    UART_Tx/Tx_FIFO/fifo_reg[7][2]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y64    UART_Tx/Tx_FIFO/fifo_reg[7][2]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y64    UART_Tx/Tx_FIFO/fifo_reg[7][3]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y64    UART_Tx/Tx_FIFO/fifo_reg[7][3]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y64    UART_Tx/Tx_FIFO/fifo_reg[7][4]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y64    UART_Tx/Tx_FIFO/fifo_reg[7][4]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y64    UART_Tx/Tx_FIFO/fifo_reg[7][0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y64    UART_Tx/Tx_FIFO/fifo_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y64    UART_Tx/Tx_FIFO/fifo_reg[7][1]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y64    UART_Tx/Tx_FIFO/fifo_reg[7][1]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y64    UART_Tx/Tx_FIFO/fifo_reg[7][2]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y64    UART_Tx/Tx_FIFO/fifo_reg[7][2]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y64    UART_Tx/Tx_FIFO/fifo_reg[7][3]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y64    UART_Tx/Tx_FIFO/fifo_reg[7][3]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y64    UART_Tx/Tx_FIFO/fifo_reg[7][4]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y64    UART_Tx/Tx_FIFO/fifo_reg[7][4]_srl8/CLK



