Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/DE0_TOP_NIOS/ --output-directory=C:/DE0_TOP_NIOS/de0sopc/ --report-file=bsf:C:/DE0_TOP_NIOS/de0sopc.bsf --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C16F484C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/DE0_TOP_NIOS/de0sopc.qsys
Progress: Loading DE0_TOP_NIOS/de0sopc.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding altpll_0 [altpll 13.0]
Progress: Parameterizing module altpll_0
Progress: Adding nios2_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_0
Progress: Adding sdram_0 [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sysid_0 [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: de0sopc.sysid_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: de0sopc.sysid_0: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/DE0_TOP_NIOS/ --output-directory=C:/DE0_TOP_NIOS/de0sopc/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/DE0_TOP_NIOS/de0sopc.sopcinfo --report-file=html:C:/DE0_TOP_NIOS/de0sopc.html --report-file=qip:C:/DE0_TOP_NIOS/de0sopc/synthesis/de0sopc.qip --report-file=cmp:C:/DE0_TOP_NIOS/de0sopc.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C16F484C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/DE0_TOP_NIOS/de0sopc.qsys --language=VERILOG
Progress: Loading DE0_TOP_NIOS/de0sopc.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding altpll_0 [altpll 13.0]
Progress: Parameterizing module altpll_0
Progress: Adding nios2_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_0
Progress: Adding sdram_0 [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sysid_0 [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: de0sopc.sysid_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: de0sopc.sysid_0: Time stamp will be automatically updated when this component is generated.
Info: de0sopc: Generating de0sopc "de0sopc" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 6 modules, 18 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 13 modules, 39 connections
Info: merlin_domain_transform: After transform: 28 modules, 112 connections
Info: merlin_router_transform: After transform: 35 modules, 133 connections
Info: merlin_burst_transform: After transform: 36 modules, 136 connections
Info: reset_adaptation_transform: After transform: 38 modules, 140 connections
Info: merlin_network_to_switch_transform: After transform: 51 modules, 168 connections
Info: merlin_width_transform: After transform: 53 modules, 174 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src4 and cmd_xbar_mux_004.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_004.src0 and rsp_xbar_mux_001.sink4
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 55 modules, 184 connections
Info: merlin_mm_transform: After transform: 55 modules, 184 connections
Info: merlin_interrupt_mapper_transform: After transform: 56 modules, 187 connections
Info: altpll_0: "de0sopc" instantiated altpll "altpll_0"
Info: nios2_0: Starting RTL generation for module 'de0sopc_nios2_0'
Info: nios2_0:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=de0sopc_nios2_0 --dir=C:/Users/User/AppData/Local/Temp/alt8637_1348703933958160997.dir/0003_nios2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt8637_1348703933958160997.dir/0003_nios2_0_gen//de0sopc_nios2_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_0: # 2021.01.10 15:36:03 (*) Starting Nios II generation
Info: nios2_0: # 2021.01.10 15:36:03 (*)   Checking for plaintext license.
Info: nios2_0: # 2021.01.10 15:36:05 (*)   Plaintext license found.
Info: nios2_0: # 2021.01.10 15:36:05 (*)   Elaborating CPU configuration settings
Info: nios2_0: # 2021.01.10 15:36:05 (*)   Creating all objects for CPU
Info: nios2_0: # 2021.01.10 15:36:06 (*)   Generating RTL from CPU objects
Info: nios2_0: # 2021.01.10 15:36:06 (*)   Creating plain-text RTL
Info: nios2_0: # 2021.01.10 15:36:08 (*) Done Nios II generation
Info: nios2_0: Done RTL generation for module 'de0sopc_nios2_0'
Info: nios2_0: "de0sopc" instantiated altera_nios2_qsys "nios2_0"
Info: sdram_0: Starting RTL generation for module 'de0sopc_sdram_0'
Info: sdram_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=de0sopc_sdram_0 --dir=C:/Users/User/AppData/Local/Temp/alt8637_1348703933958160997.dir/0004_sdram_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt8637_1348703933958160997.dir/0004_sdram_0_gen//de0sopc_sdram_0_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_0: Done RTL generation for module 'de0sopc_sdram_0'
Info: sdram_0: "de0sopc" instantiated altera_avalon_new_sdram_controller "sdram_0"
Info: jtag_uart_0: Starting RTL generation for module 'de0sopc_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=de0sopc_jtag_uart_0 --dir=C:/Users/User/AppData/Local/Temp/alt8637_1348703933958160997.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt8637_1348703933958160997.dir/0005_jtag_uart_0_gen//de0sopc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'de0sopc_jtag_uart_0'
Info: jtag_uart_0: "de0sopc" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: sysid_0: "de0sopc" instantiated altera_avalon_sysid_qsys "sysid_0"
Info: nios2_0_instruction_master_translator: "de0sopc" instantiated altera_merlin_master_translator "nios2_0_instruction_master_translator"
Info: nios2_0_jtag_debug_module_translator: "de0sopc" instantiated altera_merlin_slave_translator "nios2_0_jtag_debug_module_translator"
Info: nios2_0_instruction_master_translator_avalon_universal_master_0_agent: "de0sopc" instantiated altera_merlin_master_agent "nios2_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "de0sopc" instantiated altera_merlin_slave_agent "nios2_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "de0sopc" instantiated altera_avalon_sc_fifo "nios2_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "de0sopc" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "de0sopc" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "de0sopc" instantiated altera_merlin_router "id_router"
Info: id_router_001: "de0sopc" instantiated altera_merlin_router "id_router_001"
Info: id_router_002: "de0sopc" instantiated altera_merlin_router "id_router_002"
Info: burst_adapter: "de0sopc" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "de0sopc" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "de0sopc" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "de0sopc" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "de0sopc" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux_002: "de0sopc" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "de0sopc" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/DE0_TOP_NIOS/de0sopc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "de0sopc" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/DE0_TOP_NIOS/de0sopc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "de0sopc" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/DE0_TOP_NIOS/de0sopc/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/DE0_TOP_NIOS/de0sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "de0sopc" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: irq_mapper: "de0sopc" instantiated altera_irq_mapper "irq_mapper"
Info: de0sopc: Done de0sopc" with 27 modules, 80 files, 1581547 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
