// Seed: 1772671259
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  wire id_2;
  assign id_2[1] = id_1;
  assign id_2 = id_1;
  assign id_2 = id_1;
endmodule
