{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 24 11:29:43 2017 " "Info: Processing started: Mon Jul 24 11:29:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off I2C_control -c I2C_control " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off I2C_control -c I2C_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "I2C_control EP4CE6E22C6 " "Info: Automatically selected device EP4CE6E22C6 for design I2C_control" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Info: high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Info: low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Info: Device EP4CE10E22C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Info: Device EP4CE15E22C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Info: Device EP4CE22E22C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "f:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LLW/Documents/I2C_control/" 0 { } { { 0 { 0 ""} 0 99 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "f:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LLW/Documents/I2C_control/" 0 { } { { 0 { 0 ""} 0 101 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "f:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LLW/Documents/I2C_control/" 0 { } { { 0 { 0 ""} 0 103 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "f:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LLW/Documents/I2C_control/" 0 { } { { 0 { 0 ""} 0 105 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "f:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LLW/Documents/I2C_control/" 0 { } { { 0 { 0 ""} 0 107 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "Critical Warning: No exact pin location assignment(s) for 19 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCLK_Temp " "Info: Pin SCLK_Temp not assigned to an exact location on the device" {  } { { "f:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/10.0/quartus/bin/pin_planner.ppl" { SCLK_Temp } } } { "i2c_control.v" "" { Text "C:/Users/LLW/Documents/I2C_control/i2c_control.v" 34 0 0 } } { "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_Temp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LLW/Documents/I2C_control/" 0 { } { { 0 { 0 ""} 0 11 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bitcountEN " "Info: Pin bitcountEN not assigned to an exact location on the device" {  } { { "f:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/10.0/quartus/bin/pin_planner.ppl" { bitcountEN } } } { "i2c_control.v" "" { Text "C:/Users/LLW/Documents/I2C_control/i2c_control.v" 35 0 0 } } { "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { bitcountEN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LLW/Documents/I2C_control/" 0 { } { { 0 { 0 ""} 0 15 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rstbitcount " "Info: Pin rstbitcount not assigned to an exact location on the device" {  } { { "f:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/10.0/quartus/bin/pin_planner.ppl" { rstbitcount } } } { "i2c_control.v" "" { Text "C:/Users/LLW/Documents/I2C_control/i2c_control.v" 36 0 0 } } { "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rstbitcount } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LLW/Documents/I2C_control/" 0 { } { { 0 { 0 ""} 0 10 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDEN " "Info: Pin LDEN not assigned to an exact location on the device" {  } { { "f:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/10.0/quartus/bin/pin_planner.ppl" { LDEN } } } { "i2c_control.v" "" { Text "C:/Users/LLW/Documents/I2C_control/i2c_control.v" 37 0 0 } } { "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDEN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LLW/Documents/I2C_control/" 0 { } { { 0 { 0 ""} 0 16 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ldnACK1 " "Info: Pin ldnACK1 not assigned to an exact location on the device" {  } { { "f:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/10.0/quartus/bin/pin_planner.ppl" { ldnACK1 } } } { "i2c_control.v" "" { Text "C:/Users/LLW/Documents/I2C_control/i2c_control.v" 38 0 0 } } { "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ldnACK1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LLW/Documents/I2C_control/" 0 { } { { 0 { 0 ""} 0 12 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ldnACK2 " "Info: Pin ldnACK2 not assigned to an exact location on the device" {  } { { "f:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/10.0/quartus/bin/pin_planner.ppl" { ldnACK2 } } } { "i2c_control.v" "" { Text "C:/Users/LLW/Documents/I2C_control/i2c_control.v" 39 0 0 } } { "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ldnACK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LLW/Documents/I2C_control/" 0 { } { { 0 { 0 ""} 0 13 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ldnACK3 " "Info: Pin ldnACK3 not assigned to an exact location on the device" {  } { { "f:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/10.0/quartus/bin/pin_planner.ppl" { ldnACK3 } } } { "i2c_control.v" "" { Text "C:/Users/LLW/Documents/I2C_control/i2c_control.v" 40 0 0 } } { "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ldnACK3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LLW/Documents/I2C_control/" 0 { } { { 0 { 0 ""} 0 14 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rstACK " "Info: Pin rstACK not assigned to an exact location on the device" {  } { { "f:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/10.0/quartus/bin/pin_planner.ppl" { rstACK } } } { "i2c_control.v" "" { Text "C:/Users/LLW/Documents/I2C_control/i2c_control.v" 41 0 0 } } { "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rstACK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LLW/Documents/I2C_control/" 0 { } { { 0 { 0 ""} 0 17 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHEN " "Info: Pin SHEN not assigned to an exact location on the device" {  } { { "f:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/10.0/quartus/bin/pin_planner.ppl" { SHEN } } } { "i2c_control.v" "" { Text "C:/Users/LLW/Documents/I2C_control/i2c_control.v" 42 0 0 } } { "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHEN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LLW/Documents/I2C_control/" 0 { } { { 0 { 0 ""} 0 18 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDO " "Info: Pin SDO not assigned to an exact location on the device" {  } { { "f:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/10.0/quartus/bin/pin_planner.ppl" { SDO } } } { "i2c_control.v" "" { Text "C:/Users/LLW/Documents/I2C_control/i2c_control.v" 43 0 0 } } { "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LLW/Documents/I2C_control/" 0 { } { { 0 { 0 ""} 0 19 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCLK " "Info: Pin SCLK not assigned to an exact location on the device" {  } { { "f:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/10.0/quartus/bin/pin_planner.ppl" { SCLK } } } { "i2c_control.v" "" { Text "C:/Users/LLW/Documents/I2C_control/i2c_control.v" 33 0 0 } } { "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LLW/Documents/I2C_control/" 0 { } { { 0 { 0 ""} 0 9 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "f:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/10.0/quartus/bin/pin_planner.ppl" { reset } } } { "i2c_control.v" "" { Text "C:/Users/LLW/Documents/I2C_control/i2c_control.v" 26 0 0 } } { "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LLW/Documents/I2C_control/" 0 { } { { 0 { 0 ""} 0 20 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bitcount\[4\] " "Info: Pin bitcount\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/10.0/quartus/bin/pin_planner.ppl" { bitcount[4] } } } { "i2c_control.v" "" { Text "C:/Users/LLW/Documents/I2C_control/i2c_control.v" 29 0 0 } } { "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { bitcount[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LLW/Documents/I2C_control/" 0 { } { { 0 { 0 ""} 0 8 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bitcount\[3\] " "Info: Pin bitcount\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/10.0/quartus/bin/pin_planner.ppl" { bitcount[3] } } } { "i2c_control.v" "" { Text "C:/Users/LLW/Documents/I2C_control/i2c_control.v" 29 0 0 } } { "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { bitcount[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LLW/Documents/I2C_control/" 0 { } { { 0 { 0 ""} 0 7 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bitcount\[1\] " "Info: Pin bitcount\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/10.0/quartus/bin/pin_planner.ppl" { bitcount[1] } } } { "i2c_control.v" "" { Text "C:/Users/LLW/Documents/I2C_control/i2c_control.v" 29 0 0 } } { "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { bitcount[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LLW/Documents/I2C_control/" 0 { } { { 0 { 0 ""} 0 5 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bitcount\[0\] " "Info: Pin bitcount\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/10.0/quartus/bin/pin_planner.ppl" { bitcount[0] } } } { "i2c_control.v" "" { Text "C:/Users/LLW/Documents/I2C_control/i2c_control.v" 29 0 0 } } { "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { bitcount[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LLW/Documents/I2C_control/" 0 { } { { 0 { 0 ""} 0 4 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bitcount\[2\] " "Info: Pin bitcount\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/10.0/quartus/bin/pin_planner.ppl" { bitcount[2] } } } { "i2c_control.v" "" { Text "C:/Users/LLW/Documents/I2C_control/i2c_control.v" 29 0 0 } } { "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { bitcount[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LLW/Documents/I2C_control/" 0 { } { { 0 { 0 ""} 0 6 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "f:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/10.0/quartus/bin/pin_planner.ppl" { CLK } } } { "i2c_control.v" "" { Text "C:/Users/LLW/Documents/I2C_control/i2c_control.v" 27 0 0 } } { "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LLW/Documents/I2C_control/" 0 { } { { 0 { 0 ""} 0 21 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GO " "Info: Pin GO not assigned to an exact location on the device" {  } { { "f:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/10.0/quartus/bin/pin_planner.ppl" { GO } } } { "i2c_control.v" "" { Text "C:/Users/LLW/Documents/I2C_control/i2c_control.v" 28 0 0 } } { "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LLW/Documents/I2C_control/" 0 { } { { 0 { 0 ""} 0 22 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "I2C_control.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'I2C_control.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCLK~0 " "Info: Destination node SCLK~0" {  } { { "i2c_control.v" "" { Text "C:/Users/LLW/Documents/I2C_control/i2c_control.v" 33 -1 0 } } { "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LLW/Documents/I2C_control/" 0 { } { { 0 { 0 ""} 0 66 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "i2c_control.v" "" { Text "C:/Users/LLW/Documents/I2C_control/i2c_control.v" 27 0 0 } } { "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LLW/Documents/I2C_control/" 0 { } { { 0 { 0 ""} 0 91 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 2.5V 7 11 0 " "Info: Number of I/O pins in group: 18 (unused VREF, 2.5V VCCIO, 7 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y11 " "Info: Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "348 " "Info: Peak virtual memory: 348 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 24 11:29:48 2017 " "Info: Processing ended: Mon Jul 24 11:29:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
