<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4540" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4540{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_4540{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_4540{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4540{left:78px;bottom:998px;letter-spacing:-0.17px;}
#t5_4540{left:140px;bottom:998px;letter-spacing:-0.14px;}
#t6_4540{left:189px;bottom:998px;letter-spacing:-0.15px;}
#t7_4540{left:424px;bottom:998px;letter-spacing:-0.11px;}
#t8_4540{left:424px;bottom:976px;letter-spacing:-0.11px;}
#t9_4540{left:424px;bottom:959px;letter-spacing:-0.11px;}
#ta_4540{left:689px;bottom:998px;letter-spacing:-0.12px;}
#tb_4540{left:189px;bottom:935px;}
#tc_4540{left:424px;bottom:935px;letter-spacing:-0.12px;}
#td_4540{left:424px;bottom:918px;letter-spacing:-0.11px;}
#te_4540{left:689px;bottom:935px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tf_4540{left:189px;bottom:894px;letter-spacing:-0.11px;}
#tg_4540{left:424px;bottom:894px;letter-spacing:-0.12px;}
#th_4540{left:424px;bottom:877px;letter-spacing:-0.11px;}
#ti_4540{left:424px;bottom:860px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tj_4540{left:689px;bottom:894px;letter-spacing:-0.12px;}
#tk_4540{left:189px;bottom:836px;}
#tl_4540{left:424px;bottom:836px;letter-spacing:-0.12px;}
#tm_4540{left:424px;bottom:819px;letter-spacing:-0.11px;}
#tn_4540{left:689px;bottom:836px;letter-spacing:-0.12px;}
#to_4540{left:189px;bottom:794px;letter-spacing:-0.11px;}
#tp_4540{left:424px;bottom:794px;letter-spacing:-0.12px;}
#tq_4540{left:78px;bottom:770px;letter-spacing:-0.17px;}
#tr_4540{left:140px;bottom:770px;letter-spacing:-0.13px;}
#ts_4540{left:189px;bottom:770px;letter-spacing:-0.14px;}
#tt_4540{left:424px;bottom:770px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tu_4540{left:424px;bottom:749px;letter-spacing:-0.11px;}
#tv_4540{left:424px;bottom:732px;letter-spacing:-0.11px;}
#tw_4540{left:424px;bottom:715px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tx_4540{left:424px;bottom:698px;letter-spacing:-0.11px;}
#ty_4540{left:424px;bottom:677px;letter-spacing:-0.11px;}
#tz_4540{left:689px;bottom:770px;letter-spacing:-0.12px;}
#t10_4540{left:189px;bottom:652px;}
#t11_4540{left:424px;bottom:652px;letter-spacing:-0.12px;}
#t12_4540{left:689px;bottom:652px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t13_4540{left:189px;bottom:628px;}
#t14_4540{left:424px;bottom:628px;letter-spacing:-0.12px;}
#t15_4540{left:689px;bottom:628px;letter-spacing:-0.12px;}
#t16_4540{left:189px;bottom:603px;}
#t17_4540{left:424px;bottom:603px;letter-spacing:-0.12px;}
#t18_4540{left:689px;bottom:603px;letter-spacing:-0.12px;}
#t19_4540{left:189px;bottom:579px;}
#t1a_4540{left:424px;bottom:579px;letter-spacing:-0.12px;}
#t1b_4540{left:689px;bottom:579px;letter-spacing:-0.12px;}
#t1c_4540{left:189px;bottom:554px;}
#t1d_4540{left:424px;bottom:554px;letter-spacing:-0.11px;}
#t1e_4540{left:689px;bottom:554px;letter-spacing:-0.12px;}
#t1f_4540{left:189px;bottom:530px;letter-spacing:-0.14px;}
#t1g_4540{left:424px;bottom:530px;letter-spacing:-0.12px;}
#t1h_4540{left:189px;bottom:506px;letter-spacing:-0.13px;}
#t1i_4540{left:424px;bottom:506px;letter-spacing:-0.12px;}
#t1j_4540{left:689px;bottom:506px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1k_4540{left:189px;bottom:481px;letter-spacing:-0.14px;}
#t1l_4540{left:424px;bottom:481px;letter-spacing:-0.12px;}
#t1m_4540{left:689px;bottom:481px;letter-spacing:-0.12px;}
#t1n_4540{left:189px;bottom:457px;letter-spacing:-0.15px;}
#t1o_4540{left:424px;bottom:457px;letter-spacing:-0.12px;}
#t1p_4540{left:689px;bottom:457px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1q_4540{left:189px;bottom:432px;letter-spacing:-0.14px;}
#t1r_4540{left:424px;bottom:432px;letter-spacing:-0.12px;}
#t1s_4540{left:689px;bottom:432px;letter-spacing:-0.12px;}
#t1t_4540{left:189px;bottom:408px;letter-spacing:-0.14px;}
#t1u_4540{left:424px;bottom:408px;letter-spacing:-0.12px;}
#t1v_4540{left:689px;bottom:408px;letter-spacing:-0.11px;}
#t1w_4540{left:189px;bottom:383px;letter-spacing:-0.13px;}
#t1x_4540{left:424px;bottom:383px;letter-spacing:-0.12px;}
#t1y_4540{left:689px;bottom:383px;letter-spacing:-0.11px;}
#t1z_4540{left:189px;bottom:359px;letter-spacing:-0.14px;}
#t20_4540{left:424px;bottom:359px;letter-spacing:-0.12px;}
#t21_4540{left:79px;bottom:334px;letter-spacing:-0.16px;}
#t22_4540{left:140px;bottom:334px;letter-spacing:-0.14px;}
#t23_4540{left:189px;bottom:334px;letter-spacing:-0.15px;}
#t24_4540{left:424px;bottom:334px;letter-spacing:-0.12px;}
#t25_4540{left:424px;bottom:313px;letter-spacing:-0.11px;}
#t26_4540{left:424px;bottom:296px;letter-spacing:-0.11px;}
#t27_4540{left:424px;bottom:279px;letter-spacing:-0.1px;}
#t28_4540{left:424px;bottom:258px;letter-spacing:-0.11px;}
#t29_4540{left:689px;bottom:334px;letter-spacing:-0.12px;}
#t2a_4540{left:189px;bottom:234px;}
#t2b_4540{left:424px;bottom:234px;letter-spacing:-0.12px;}
#t2c_4540{left:689px;bottom:234px;letter-spacing:-0.12px;}
#t2d_4540{left:189px;bottom:188px;}
#t2e_4540{left:424px;bottom:188px;letter-spacing:-0.12px;}
#t2f_4540{left:689px;bottom:188px;letter-spacing:-0.12px;}
#t2g_4540{left:189px;bottom:163px;}
#t2h_4540{left:424px;bottom:163px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t2i_4540{left:689px;bottom:163px;letter-spacing:-0.12px;}
#t2j_4540{left:189px;bottom:139px;}
#t2k_4540{left:424px;bottom:139px;letter-spacing:-0.13px;}
#t2l_4540{left:689px;bottom:139px;letter-spacing:-0.12px;}
#t2m_4540{left:189px;bottom:114px;}
#t2n_4540{left:424px;bottom:114px;letter-spacing:-0.11px;}
#t2o_4540{left:689px;bottom:114px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2p_4540{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t2q_4540{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2r_4540{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t2s_4540{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t2t_4540{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t2u_4540{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2v_4540{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2w_4540{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t2x_4540{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t2y_4540{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4540{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4540{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4540{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4540{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4540{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4540" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4540Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4540" style="-webkit-user-select: none;"><object width="935" height="1210" data="4540/4540.svg" type="image/svg+xml" id="pdf4540" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4540" class="t s1_4540">2-18 </span><span id="t2_4540" class="t s1_4540">Vol. 4 </span>
<span id="t3_4540" class="t s2_4540">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4540" class="t s3_4540">19AH </span><span id="t5_4540" class="t s3_4540">410 </span><span id="t6_4540" class="t s3_4540">IA32_CLOCK_MODULATION </span><span id="t7_4540" class="t s3_4540">Clock Modulation Control (R/W) </span>
<span id="t8_4540" class="t s3_4540">See Section 15.8.3, “Software Controlled </span>
<span id="t9_4540" class="t s3_4540">Clock Modulation.” </span>
<span id="ta_4540" class="t s3_4540">If CPUID.01H:EDX[22] = 1 </span>
<span id="tb_4540" class="t s3_4540">0 </span><span id="tc_4540" class="t s3_4540">Extended On-Demand Clock Modulation </span>
<span id="td_4540" class="t s3_4540">Duty Cycle. </span>
<span id="te_4540" class="t s3_4540">If CPUID.06H:EAX[5] = 1 </span>
<span id="tf_4540" class="t s3_4540">3:1 </span><span id="tg_4540" class="t s3_4540">On-Demand Clock Modulation Duty Cycle: </span>
<span id="th_4540" class="t s3_4540">Specific encoded values for target duty </span>
<span id="ti_4540" class="t s3_4540">cycle modulation. </span>
<span id="tj_4540" class="t s3_4540">If CPUID.01H:EDX[22] = 1 </span>
<span id="tk_4540" class="t s3_4540">4 </span><span id="tl_4540" class="t s3_4540">On-Demand Clock Modulation Enable: Set 1 </span>
<span id="tm_4540" class="t s3_4540">to enable modulation. </span>
<span id="tn_4540" class="t s3_4540">If CPUID.01H:EDX[22] = 1 </span>
<span id="to_4540" class="t s3_4540">63:5 </span><span id="tp_4540" class="t s3_4540">Reserved </span>
<span id="tq_4540" class="t s3_4540">19BH </span><span id="tr_4540" class="t s3_4540">411 </span><span id="ts_4540" class="t s3_4540">IA32_THERM_INTERRUPT </span><span id="tt_4540" class="t s3_4540">Thermal Interrupt Control (R/W) </span>
<span id="tu_4540" class="t s3_4540">Enables and disables the generation of an </span>
<span id="tv_4540" class="t s3_4540">interrupt on temperature transitions </span>
<span id="tw_4540" class="t s3_4540">detected with the processor’s thermal </span>
<span id="tx_4540" class="t s3_4540">sensors and thermal monitor. </span>
<span id="ty_4540" class="t s3_4540">See Section 15.8.2, “Thermal Monitor.” </span>
<span id="tz_4540" class="t s3_4540">If CPUID.01H:EDX[22] = 1 </span>
<span id="t10_4540" class="t s3_4540">0 </span><span id="t11_4540" class="t s3_4540">High-Temperature Interrupt Enable </span><span id="t12_4540" class="t s3_4540">If CPUID.01H:EDX[22] = 1 </span>
<span id="t13_4540" class="t s3_4540">1 </span><span id="t14_4540" class="t s3_4540">Low-Temperature Interrupt Enable </span><span id="t15_4540" class="t s3_4540">If CPUID.01H:EDX[22] = 1 </span>
<span id="t16_4540" class="t s3_4540">2 </span><span id="t17_4540" class="t s3_4540">PROCHOT# Interrupt Enable </span><span id="t18_4540" class="t s3_4540">If CPUID.01H:EDX[22] = 1 </span>
<span id="t19_4540" class="t s3_4540">3 </span><span id="t1a_4540" class="t s3_4540">FORCEPR# Interrupt Enable </span><span id="t1b_4540" class="t s3_4540">If CPUID.01H:EDX[22] = 1 </span>
<span id="t1c_4540" class="t s3_4540">4 </span><span id="t1d_4540" class="t s3_4540">Critical Temperature Interrupt Enable </span><span id="t1e_4540" class="t s3_4540">If CPUID.01H:EDX[22] = 1 </span>
<span id="t1f_4540" class="t s3_4540">7:5 </span><span id="t1g_4540" class="t s3_4540">Reserved </span>
<span id="t1h_4540" class="t s3_4540">14:8 </span><span id="t1i_4540" class="t s3_4540">Threshold #1 Value </span><span id="t1j_4540" class="t s3_4540">If CPUID.01H:EDX[22] = 1 </span>
<span id="t1k_4540" class="t s3_4540">15 </span><span id="t1l_4540" class="t s3_4540">Threshold #1 Interrupt Enable </span><span id="t1m_4540" class="t s3_4540">If CPUID.01H:EDX[22] = 1 </span>
<span id="t1n_4540" class="t s3_4540">22:16 </span><span id="t1o_4540" class="t s3_4540">Threshold #2 Value </span><span id="t1p_4540" class="t s3_4540">If CPUID.01H:EDX[22] = 1 </span>
<span id="t1q_4540" class="t s3_4540">23 </span><span id="t1r_4540" class="t s3_4540">Threshold #2 Interrupt Enable </span><span id="t1s_4540" class="t s3_4540">If CPUID.01H:EDX[22] = 1 </span>
<span id="t1t_4540" class="t s3_4540">24 </span><span id="t1u_4540" class="t s3_4540">Power Limit Notification Enable </span><span id="t1v_4540" class="t s3_4540">If CPUID.06H:EAX[4] = 1 </span>
<span id="t1w_4540" class="t s3_4540">25 </span><span id="t1x_4540" class="t s3_4540">Hardware Feedback Notification Enable </span><span id="t1y_4540" class="t s3_4540">If CPUID.06H:EAX[24] = 1 </span>
<span id="t1z_4540" class="t s3_4540">63:26 </span><span id="t20_4540" class="t s3_4540">Reserved </span>
<span id="t21_4540" class="t s3_4540">19CH </span><span id="t22_4540" class="t s3_4540">412 </span><span id="t23_4540" class="t s3_4540">IA32_THERM_STATUS </span><span id="t24_4540" class="t s3_4540">Thermal Status Information (R/O) </span>
<span id="t25_4540" class="t s3_4540">Contains status information about the </span>
<span id="t26_4540" class="t s3_4540">processor’s thermal sensor and automatic </span>
<span id="t27_4540" class="t s3_4540">thermal monitoring facilities. </span>
<span id="t28_4540" class="t s3_4540">See Section 15.8.2, “Thermal Monitor.” </span>
<span id="t29_4540" class="t s3_4540">If CPUID.01H:EDX[22] = 1 </span>
<span id="t2a_4540" class="t s3_4540">0 </span><span id="t2b_4540" class="t s3_4540">Thermal Status (R/O) </span><span id="t2c_4540" class="t s3_4540">If CPUID.01H:EDX[22] = 1 </span>
<span id="t2d_4540" class="t s3_4540">1 </span><span id="t2e_4540" class="t s3_4540">Thermal Status Log (R/W) </span><span id="t2f_4540" class="t s3_4540">If CPUID.01H:EDX[22] = 1 </span>
<span id="t2g_4540" class="t s3_4540">2 </span><span id="t2h_4540" class="t s3_4540">PROCHOT # or FORCEPR# event (R/O) </span><span id="t2i_4540" class="t s3_4540">If CPUID.01H:EDX[22] = 1 </span>
<span id="t2j_4540" class="t s3_4540">3 </span><span id="t2k_4540" class="t s3_4540">PROCHOT # or FORCEPR# log (R/WC0) </span><span id="t2l_4540" class="t s3_4540">If CPUID.01H:EDX[22] = 1 </span>
<span id="t2m_4540" class="t s3_4540">4 </span><span id="t2n_4540" class="t s3_4540">Critical Temperature Status (R/O) </span><span id="t2o_4540" class="t s3_4540">If CPUID.01H:EDX[22] = 1 </span>
<span id="t2p_4540" class="t s4_4540">Table 2-2. </span><span id="t2q_4540" class="t s4_4540">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2r_4540" class="t s5_4540">Register </span>
<span id="t2s_4540" class="t s5_4540">Address </span>
<span id="t2t_4540" class="t s5_4540">Architectural MSR Name / Bit Fields </span>
<span id="t2u_4540" class="t s5_4540">(Former MSR Name) </span><span id="t2v_4540" class="t s5_4540">MSR/Bit Description </span><span id="t2w_4540" class="t s5_4540">Comment </span>
<span id="t2x_4540" class="t s5_4540">Hex </span><span id="t2y_4540" class="t s5_4540">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
