
---------- Begin Simulation Statistics ----------
final_tick                                30598537500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62841                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684988                       # Number of bytes of host memory used
host_op_rate                                    91655                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   159.13                       # Real time elapsed on the host
host_tick_rate                              192282519                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      14585430                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.030599                       # Number of seconds simulated
sim_ticks                                 30598537500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.567573                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  610400                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               613051                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               934                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            609581                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 14                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             112                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               98                       # Number of indirect misses.
system.cpu.branchPred.lookups                  616519                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2305                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           58                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      14585430                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.119707                       # CPI: cycles per instruction
system.cpu.discardedOps                          2578                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4860090                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2082254                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           166796                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        43989189                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.163407                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         61197075                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 7758693     53.19%     53.19% # Class of committed instruction
system.cpu.op_class_0::IntMult                      6      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.19% # Class of committed instruction
system.cpu.op_class_0::MemRead                2080034     14.26%     67.46% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4746679     32.54%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 14585430                       # Class of committed instruction
system.cpu.tickCycles                        17207886                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       256051                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        545342                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           63                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       286867                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          472                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       576254                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            472                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  30598537500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                672                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       255866                       # Transaction distribution
system.membus.trans_dist::CleanEvict              185                       # Transaction distribution
system.membus.trans_dist::ReadExReq            288619                       # Transaction distribution
system.membus.trans_dist::ReadExResp           288619                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           672                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       834633                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 834633                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     34890048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34890048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            289291                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  289291    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              289291                       # Request fanout histogram
system.membus.respLayer1.occupancy         1521924750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1569197000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  30598537500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               765                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       542463                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           59                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             868                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           288622                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          288622                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           531                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          234                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1121                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       864520                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                865641                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        37760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     36828992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               36866752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          256523                       # Total snoops (count)
system.tol2bus.snoopTraffic                  16375424                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           545910                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000980                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031290                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 545375     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    535      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             545910                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          574783000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         433287992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            796999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  30598537500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   45                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   42                       # number of demand (read+write) hits
system.l2.demand_hits::total                       87                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  45                       # number of overall hits
system.l2.overall_hits::.cpu.data                  42                       # number of overall hits
system.l2.overall_hits::total                      87                       # number of overall hits
system.l2.demand_misses::.cpu.inst                486                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             288814                       # number of demand (read+write) misses
system.l2.demand_misses::total                 289300                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               486                       # number of overall misses
system.l2.overall_misses::.cpu.data            288814                       # number of overall misses
system.l2.overall_misses::total                289300                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     37601500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  23051915000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      23089516500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     37601500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  23051915000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     23089516500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              531                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           288856                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               289387                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             531                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          288856                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              289387                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.915254                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999855                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999699                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.915254                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999855                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999699                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77369.341564                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79815.781091                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79811.671275                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77369.341564                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79815.781091                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79811.671275                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              255866                       # number of writebacks
system.l2.writebacks::total                    255866                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        288806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            289291                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       288806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           289291                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32697000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  20163327000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20196024000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32697000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  20163327000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20196024000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.913371                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999827                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999668                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.913371                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999827                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999668                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67416.494845                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69816.163792                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69812.140716                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67416.494845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69816.163792                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69812.140716                       # average overall mshr miss latency
system.l2.replacements                         256523                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       286597                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           286597                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       286597                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       286597                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           57                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               57                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           57                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           57                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          288619                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              288619                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  23036657000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   23036657000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        288622                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            288622                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999990                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999990                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79816.841580                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79816.841580                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       288619                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         288619                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  20150467000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  20150467000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999990                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999990                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69816.841580                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69816.841580                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             45                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 45                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          486                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              486                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     37601500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37601500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          531                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            531                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.915254                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.915254                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77369.341564                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77369.341564                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          485                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          485                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32697000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32697000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.913371                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.913371                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67416.494845                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67416.494845                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            39                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                39                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          195                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             195                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     15258000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     15258000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          234                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           234                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.833333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.833333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78246.153846                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78246.153846                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          187                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          187                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     12860000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     12860000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.799145                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.799145                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68770.053476                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68770.053476                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  30598537500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 28431.010278                       # Cycle average of tags in use
system.l2.tags.total_refs                      576182                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    289291                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.991704                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        81.669184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     28349.341094                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.002492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.865153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.867646                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          926                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9262                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        22475                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4898819                       # Number of tag accesses
system.l2.tags.data_accesses                  4898819                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  30598537500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          31040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18483584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18514624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        31040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         31040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     16375424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16375424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          288806                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              289291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       255866                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             255866                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1014428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         604067564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             605081991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1014428                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1014428                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      535170153                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            535170153                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      535170153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1014428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        604067564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1140252144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    255866.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       485.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    288806.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000736402750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15985                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15985                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              825169                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             240910                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      289291                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     255866                       # Number of write requests accepted
system.mem_ctrls.readBursts                    289291                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   255866                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             17967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             15872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             15979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             15937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             15970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15954                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.64                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2979631000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1446455000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8403837250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10299.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29049.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   264696                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  237393                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                289291                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               255866                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  288403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  15987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  15986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  15986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        43036                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    810.650804                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   676.772491                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   325.155814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2463      5.72%      5.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1628      3.78%      9.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2708      6.29%     15.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2070      4.81%     20.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1568      3.64%     24.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2374      5.52%     29.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1944      4.52%     34.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1202      2.79%     37.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        27079     62.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        43036                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15985                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.096778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.069427                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    225.975470                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        15983     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15985                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15985                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.004692                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.004301                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.118552                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15960     99.84%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               25      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15985                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18514624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16373440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18514624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16375424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       605.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       535.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    605.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    535.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   30598521000                       # Total gap between requests
system.mem_ctrls.avgGap                      56127.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        31040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18483584                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     16373440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1014427.568637880264                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 604067563.686663150787                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 535105313.448396027088                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          485                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       288806                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       255866                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12844500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8390992750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 625529474000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26483.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29054.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2444754.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            153867000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             81778455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1036042560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          669626820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2414920560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7351147500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5559398400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        17266781295                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        564.300869                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  14244453250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1021540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  15332544250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            153417180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             81543165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1029495180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          665831880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2414920560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       7329035490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5578019040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        17252262495                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        563.826376                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  14293825250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1021540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  15283172250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     30598537500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  30598537500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2136551                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2136551                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2136551                       # number of overall hits
system.cpu.icache.overall_hits::total         2136551                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          531                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            531                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          531                       # number of overall misses
system.cpu.icache.overall_misses::total           531                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39443000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39443000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39443000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39443000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2137082                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2137082                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2137082                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2137082                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000248                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000248                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000248                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000248                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74280.602637                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74280.602637                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74280.602637                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74280.602637                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           59                       # number of writebacks
system.cpu.icache.writebacks::total                59                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          531                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          531                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          531                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          531                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38912000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38912000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38912000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38912000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000248                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000248                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000248                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000248                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73280.602637                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73280.602637                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73280.602637                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73280.602637                       # average overall mshr miss latency
system.cpu.icache.replacements                     59                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2136551                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2136551                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          531                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           531                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39443000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39443000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2137082                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2137082                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000248                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000248                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74280.602637                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74280.602637                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          531                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          531                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38912000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38912000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000248                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000248                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73280.602637                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73280.602637                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  30598537500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           466.393375                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2137082                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               531                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4024.636535                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   466.393375                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.455462                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.455462                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          472                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          472                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.460938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4274695                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4274695                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  30598537500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  30598537500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  30598537500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      6212805                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6212805                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6212841                       # number of overall hits
system.cpu.dcache.overall_hits::total         6212841                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       575053                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         575053                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       575081                       # number of overall misses
system.cpu.dcache.overall_misses::total        575081                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  47462115500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  47462115500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  47462115500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  47462115500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      6787858                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6787858                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6787922                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6787922                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.084718                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.084718                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.084721                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.084721                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82535.201973                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82535.201973                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 82531.183433                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82531.183433                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          139                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          139                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       286597                       # number of writebacks
system.cpu.dcache.writebacks::total            286597                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       286215                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       286215                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       286215                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       286215                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       288838                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       288838                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       288855                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       288855                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  23484278500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23484278500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23485578000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23485578000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.042552                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.042552                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.042554                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.042554                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81306.055644                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81306.055644                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81305.769331                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81305.769331                       # average overall mshr miss latency
system.cpu.dcache.replacements                 286808                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2041089                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2041089                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          246                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           246                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16609500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16609500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2041335                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2041335                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000121                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000121                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67518.292683                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67518.292683                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           30                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          216                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          216                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     14656500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14656500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67854.166667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67854.166667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4171716                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4171716                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       574807                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       574807                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  47445506000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  47445506000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4746523                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4746523                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.121101                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.121101                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82541.628755                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82541.628755                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       286185                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       286185                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       288622                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       288622                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  23469622000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23469622000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.060807                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.060807                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81316.122818                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81316.122818                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           36                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            36                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           28                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           28                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           64                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           64                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.437500                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.437500                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1299500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1299500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.265625                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.265625                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 76441.176471                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 76441.176471                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           19                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.050000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.050000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.050000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.050000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  30598537500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1986.198676                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6501736                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            288856                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.508572                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1986.198676                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.969824                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.969824                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          927                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1016                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13864780                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13864780                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  30598537500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  30598537500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
