// Seed: 3018065077
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input id_3 id_11,
    input id_4,
    output id_5,
    input logic id_6,
    input id_7,
    input id_8,
    input id_9,
    input logic id_10
);
  always @(posedge {id_3, 1'b0 == 1, id_2, id_0}) id_1 = id_10;
  logic id_12;
  assign id_5 = (1);
endmodule
