// Seed: 360416896
module module_0 (
    input wire id_0,
    input supply1 id_1,
    input tri id_2,
    output wire id_3,
    input tri0 id_4,
    input tri0 id_5,
    output supply1 id_6,
    input wand id_7,
    output uwire id_8,
    output tri1 id_9
);
  wire id_11;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input wand id_2,
    output supply1 id_3
    , id_14,
    input supply0 id_4,
    output supply0 id_5,
    input wor id_6,
    output wor id_7,
    output wor id_8,
    input supply0 id_9,
    output wor id_10,
    input uwire id_11,
    input wand id_12
);
  assign id_0 = -1 ? id_2 : id_11;
  module_0 modCall_1 (
      id_6,
      id_4,
      id_6,
      id_7,
      id_9,
      id_9,
      id_10,
      id_9,
      id_10,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
