
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//rm_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401738 <.init>:
  401738:	stp	x29, x30, [sp, #-16]!
  40173c:	mov	x29, sp
  401740:	bl	401c00 <__fxstatat@plt+0x60>
  401744:	ldp	x29, x30, [sp], #16
  401748:	ret

Disassembly of section .plt:

0000000000401750 <mbrtowc@plt-0x20>:
  401750:	stp	x16, x30, [sp, #-16]!
  401754:	adrp	x16, 41a000 <__fxstatat@plt+0x18460>
  401758:	ldr	x17, [x16, #4088]
  40175c:	add	x16, x16, #0xff8
  401760:	br	x17
  401764:	nop
  401768:	nop
  40176c:	nop

0000000000401770 <mbrtowc@plt>:
  401770:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401774:	ldr	x17, [x16]
  401778:	add	x16, x16, #0x0
  40177c:	br	x17

0000000000401780 <memcpy@plt>:
  401780:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401784:	ldr	x17, [x16, #8]
  401788:	add	x16, x16, #0x8
  40178c:	br	x17

0000000000401790 <memmove@plt>:
  401790:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401794:	ldr	x17, [x16, #16]
  401798:	add	x16, x16, #0x10
  40179c:	br	x17

00000000004017a0 <_exit@plt>:
  4017a0:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  4017a4:	ldr	x17, [x16, #24]
  4017a8:	add	x16, x16, #0x18
  4017ac:	br	x17

00000000004017b0 <strlen@plt>:
  4017b0:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  4017b4:	ldr	x17, [x16, #32]
  4017b8:	add	x16, x16, #0x20
  4017bc:	br	x17

00000000004017c0 <fputs@plt>:
  4017c0:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  4017c4:	ldr	x17, [x16, #40]
  4017c8:	add	x16, x16, #0x28
  4017cc:	br	x17

00000000004017d0 <exit@plt>:
  4017d0:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  4017d4:	ldr	x17, [x16, #48]
  4017d8:	add	x16, x16, #0x30
  4017dc:	br	x17

00000000004017e0 <error@plt>:
  4017e0:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  4017e4:	ldr	x17, [x16, #56]
  4017e8:	add	x16, x16, #0x38
  4017ec:	br	x17

00000000004017f0 <fchdir@plt>:
  4017f0:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  4017f4:	ldr	x17, [x16, #64]
  4017f8:	add	x16, x16, #0x40
  4017fc:	br	x17

0000000000401800 <rpmatch@plt>:
  401800:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401804:	ldr	x17, [x16, #72]
  401808:	add	x16, x16, #0x48
  40180c:	br	x17

0000000000401810 <geteuid@plt>:
  401810:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401814:	ldr	x17, [x16, #80]
  401818:	add	x16, x16, #0x50
  40181c:	br	x17

0000000000401820 <ferror_unlocked@plt>:
  401820:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401824:	ldr	x17, [x16, #88]
  401828:	add	x16, x16, #0x58
  40182c:	br	x17

0000000000401830 <__cxa_atexit@plt>:
  401830:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401834:	ldr	x17, [x16, #96]
  401838:	add	x16, x16, #0x60
  40183c:	br	x17

0000000000401840 <unlinkat@plt>:
  401840:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401844:	ldr	x17, [x16, #104]
  401848:	add	x16, x16, #0x68
  40184c:	br	x17

0000000000401850 <qsort@plt>:
  401850:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401854:	ldr	x17, [x16, #112]
  401858:	add	x16, x16, #0x70
  40185c:	br	x17

0000000000401860 <lseek@plt>:
  401860:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401864:	ldr	x17, [x16, #120]
  401868:	add	x16, x16, #0x78
  40186c:	br	x17

0000000000401870 <__fpending@plt>:
  401870:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401874:	ldr	x17, [x16, #128]
  401878:	add	x16, x16, #0x80
  40187c:	br	x17

0000000000401880 <fileno@plt>:
  401880:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401884:	ldr	x17, [x16, #136]
  401888:	add	x16, x16, #0x88
  40188c:	br	x17

0000000000401890 <putc_unlocked@plt>:
  401890:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401894:	ldr	x17, [x16, #144]
  401898:	add	x16, x16, #0x90
  40189c:	br	x17

00000000004018a0 <fclose@plt>:
  4018a0:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  4018a4:	ldr	x17, [x16, #152]
  4018a8:	add	x16, x16, #0x98
  4018ac:	br	x17

00000000004018b0 <nl_langinfo@plt>:
  4018b0:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  4018b4:	ldr	x17, [x16, #160]
  4018b8:	add	x16, x16, #0xa0
  4018bc:	br	x17

00000000004018c0 <malloc@plt>:
  4018c0:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  4018c4:	ldr	x17, [x16, #168]
  4018c8:	add	x16, x16, #0xa8
  4018cc:	br	x17

00000000004018d0 <open@plt>:
  4018d0:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  4018d4:	ldr	x17, [x16, #176]
  4018d8:	add	x16, x16, #0xb0
  4018dc:	br	x17

00000000004018e0 <strncmp@plt>:
  4018e0:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  4018e4:	ldr	x17, [x16, #184]
  4018e8:	add	x16, x16, #0xb8
  4018ec:	br	x17

00000000004018f0 <bindtextdomain@plt>:
  4018f0:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  4018f4:	ldr	x17, [x16, #192]
  4018f8:	add	x16, x16, #0xc0
  4018fc:	br	x17

0000000000401900 <__libc_start_main@plt>:
  401900:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401904:	ldr	x17, [x16, #200]
  401908:	add	x16, x16, #0xc8
  40190c:	br	x17

0000000000401910 <__printf_chk@plt>:
  401910:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401914:	ldr	x17, [x16, #208]
  401918:	add	x16, x16, #0xd0
  40191c:	br	x17

0000000000401920 <fstatfs@plt>:
  401920:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401924:	ldr	x17, [x16, #216]
  401928:	add	x16, x16, #0xd8
  40192c:	br	x17

0000000000401930 <memset@plt>:
  401930:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401934:	ldr	x17, [x16, #224]
  401938:	add	x16, x16, #0xe0
  40193c:	br	x17

0000000000401940 <calloc@plt>:
  401940:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401944:	ldr	x17, [x16, #232]
  401948:	add	x16, x16, #0xe8
  40194c:	br	x17

0000000000401950 <bcmp@plt>:
  401950:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401954:	ldr	x17, [x16, #240]
  401958:	add	x16, x16, #0xf0
  40195c:	br	x17

0000000000401960 <readdir@plt>:
  401960:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401964:	ldr	x17, [x16, #248]
  401968:	add	x16, x16, #0xf8
  40196c:	br	x17

0000000000401970 <realloc@plt>:
  401970:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401974:	ldr	x17, [x16, #256]
  401978:	add	x16, x16, #0x100
  40197c:	br	x17

0000000000401980 <closedir@plt>:
  401980:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401984:	ldr	x17, [x16, #264]
  401988:	add	x16, x16, #0x108
  40198c:	br	x17

0000000000401990 <close@plt>:
  401990:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401994:	ldr	x17, [x16, #272]
  401998:	add	x16, x16, #0x110
  40199c:	br	x17

00000000004019a0 <strrchr@plt>:
  4019a0:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  4019a4:	ldr	x17, [x16, #280]
  4019a8:	add	x16, x16, #0x118
  4019ac:	br	x17

00000000004019b0 <__gmon_start__@plt>:
  4019b0:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  4019b4:	ldr	x17, [x16, #288]
  4019b8:	add	x16, x16, #0x120
  4019bc:	br	x17

00000000004019c0 <fdopendir@plt>:
  4019c0:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  4019c4:	ldr	x17, [x16, #296]
  4019c8:	add	x16, x16, #0x128
  4019cc:	br	x17

00000000004019d0 <abort@plt>:
  4019d0:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  4019d4:	ldr	x17, [x16, #304]
  4019d8:	add	x16, x16, #0x130
  4019dc:	br	x17

00000000004019e0 <mbsinit@plt>:
  4019e0:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  4019e4:	ldr	x17, [x16, #312]
  4019e8:	add	x16, x16, #0x138
  4019ec:	br	x17

00000000004019f0 <textdomain@plt>:
  4019f0:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  4019f4:	ldr	x17, [x16, #320]
  4019f8:	add	x16, x16, #0x140
  4019fc:	br	x17

0000000000401a00 <getopt_long@plt>:
  401a00:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401a04:	ldr	x17, [x16, #328]
  401a08:	add	x16, x16, #0x148
  401a0c:	br	x17

0000000000401a10 <__fprintf_chk@plt>:
  401a10:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401a14:	ldr	x17, [x16, #336]
  401a18:	add	x16, x16, #0x150
  401a1c:	br	x17

0000000000401a20 <strcmp@plt>:
  401a20:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401a24:	ldr	x17, [x16, #344]
  401a28:	add	x16, x16, #0x158
  401a2c:	br	x17

0000000000401a30 <__ctype_b_loc@plt>:
  401a30:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401a34:	ldr	x17, [x16, #352]
  401a38:	add	x16, x16, #0x160
  401a3c:	br	x17

0000000000401a40 <fseeko@plt>:
  401a40:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401a44:	ldr	x17, [x16, #360]
  401a48:	add	x16, x16, #0x168
  401a4c:	br	x17

0000000000401a50 <getline@plt>:
  401a50:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401a54:	ldr	x17, [x16, #368]
  401a58:	add	x16, x16, #0x170
  401a5c:	br	x17

0000000000401a60 <free@plt>:
  401a60:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401a64:	ldr	x17, [x16, #376]
  401a68:	add	x16, x16, #0x178
  401a6c:	br	x17

0000000000401a70 <__ctype_get_mb_cur_max@plt>:
  401a70:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401a74:	ldr	x17, [x16, #384]
  401a78:	add	x16, x16, #0x180
  401a7c:	br	x17

0000000000401a80 <fcntl@plt>:
  401a80:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401a84:	ldr	x17, [x16, #392]
  401a88:	add	x16, x16, #0x188
  401a8c:	br	x17

0000000000401a90 <dcngettext@plt>:
  401a90:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401a94:	ldr	x17, [x16, #400]
  401a98:	add	x16, x16, #0x190
  401a9c:	br	x17

0000000000401aa0 <fflush@plt>:
  401aa0:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401aa4:	ldr	x17, [x16, #408]
  401aa8:	add	x16, x16, #0x198
  401aac:	br	x17

0000000000401ab0 <dirfd@plt>:
  401ab0:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401ab4:	ldr	x17, [x16, #416]
  401ab8:	add	x16, x16, #0x1a0
  401abc:	br	x17

0000000000401ac0 <__lxstat@plt>:
  401ac0:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401ac4:	ldr	x17, [x16, #424]
  401ac8:	add	x16, x16, #0x1a8
  401acc:	br	x17

0000000000401ad0 <isatty@plt>:
  401ad0:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401ad4:	ldr	x17, [x16, #432]
  401ad8:	add	x16, x16, #0x1b0
  401adc:	br	x17

0000000000401ae0 <__mempcpy_chk@plt>:
  401ae0:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401ae4:	ldr	x17, [x16, #440]
  401ae8:	add	x16, x16, #0x1b8
  401aec:	br	x17

0000000000401af0 <__fxstat@plt>:
  401af0:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401af4:	ldr	x17, [x16, #448]
  401af8:	add	x16, x16, #0x1c0
  401afc:	br	x17

0000000000401b00 <dcgettext@plt>:
  401b00:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401b04:	ldr	x17, [x16, #456]
  401b08:	add	x16, x16, #0x1c8
  401b0c:	br	x17

0000000000401b10 <fputs_unlocked@plt>:
  401b10:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401b14:	ldr	x17, [x16, #464]
  401b18:	add	x16, x16, #0x1d0
  401b1c:	br	x17

0000000000401b20 <__freading@plt>:
  401b20:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401b24:	ldr	x17, [x16, #472]
  401b28:	add	x16, x16, #0x1d8
  401b2c:	br	x17

0000000000401b30 <iswprint@plt>:
  401b30:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401b34:	ldr	x17, [x16, #480]
  401b38:	add	x16, x16, #0x1e0
  401b3c:	br	x17

0000000000401b40 <faccessat@plt>:
  401b40:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401b44:	ldr	x17, [x16, #488]
  401b48:	add	x16, x16, #0x1e8
  401b4c:	br	x17

0000000000401b50 <openat@plt>:
  401b50:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401b54:	ldr	x17, [x16, #496]
  401b58:	add	x16, x16, #0x1f0
  401b5c:	br	x17

0000000000401b60 <__assert_fail@plt>:
  401b60:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401b64:	ldr	x17, [x16, #504]
  401b68:	add	x16, x16, #0x1f8
  401b6c:	br	x17

0000000000401b70 <__errno_location@plt>:
  401b70:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401b74:	ldr	x17, [x16, #512]
  401b78:	add	x16, x16, #0x200
  401b7c:	br	x17

0000000000401b80 <__xstat@plt>:
  401b80:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401b84:	ldr	x17, [x16, #520]
  401b88:	add	x16, x16, #0x208
  401b8c:	br	x17

0000000000401b90 <setlocale@plt>:
  401b90:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401b94:	ldr	x17, [x16, #528]
  401b98:	add	x16, x16, #0x210
  401b9c:	br	x17

0000000000401ba0 <__fxstatat@plt>:
  401ba0:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401ba4:	ldr	x17, [x16, #536]
  401ba8:	add	x16, x16, #0x218
  401bac:	br	x17

Disassembly of section .text:

0000000000401bb0 <.text>:
  401bb0:	mov	x29, #0x0                   	// #0
  401bb4:	mov	x30, #0x0                   	// #0
  401bb8:	mov	x5, x0
  401bbc:	ldr	x1, [sp]
  401bc0:	add	x2, sp, #0x8
  401bc4:	mov	x6, sp
  401bc8:	movz	x0, #0x0, lsl #48
  401bcc:	movk	x0, #0x0, lsl #32
  401bd0:	movk	x0, #0x40, lsl #16
  401bd4:	movk	x0, #0x1f88
  401bd8:	movz	x3, #0x0, lsl #48
  401bdc:	movk	x3, #0x0, lsl #32
  401be0:	movk	x3, #0x40, lsl #16
  401be4:	movk	x3, #0x9050
  401be8:	movz	x4, #0x0, lsl #48
  401bec:	movk	x4, #0x0, lsl #32
  401bf0:	movk	x4, #0x40, lsl #16
  401bf4:	movk	x4, #0x90d0
  401bf8:	bl	401900 <__libc_start_main@plt>
  401bfc:	bl	4019d0 <abort@plt>
  401c00:	adrp	x0, 41a000 <__fxstatat@plt+0x18460>
  401c04:	ldr	x0, [x0, #4064]
  401c08:	cbz	x0, 401c10 <__fxstatat@plt+0x70>
  401c0c:	b	4019b0 <__gmon_start__@plt>
  401c10:	ret
  401c14:	nop
  401c18:	adrp	x0, 41b000 <__fxstatat@plt+0x19460>
  401c1c:	add	x0, x0, #0x2a0
  401c20:	adrp	x1, 41b000 <__fxstatat@plt+0x19460>
  401c24:	add	x1, x1, #0x2a0
  401c28:	cmp	x1, x0
  401c2c:	b.eq	401c44 <__fxstatat@plt+0xa4>  // b.none
  401c30:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401c34:	ldr	x1, [x1, #336]
  401c38:	cbz	x1, 401c44 <__fxstatat@plt+0xa4>
  401c3c:	mov	x16, x1
  401c40:	br	x16
  401c44:	ret
  401c48:	adrp	x0, 41b000 <__fxstatat@plt+0x19460>
  401c4c:	add	x0, x0, #0x2a0
  401c50:	adrp	x1, 41b000 <__fxstatat@plt+0x19460>
  401c54:	add	x1, x1, #0x2a0
  401c58:	sub	x1, x1, x0
  401c5c:	lsr	x2, x1, #63
  401c60:	add	x1, x2, x1, asr #3
  401c64:	cmp	xzr, x1, asr #1
  401c68:	asr	x1, x1, #1
  401c6c:	b.eq	401c84 <__fxstatat@plt+0xe4>  // b.none
  401c70:	adrp	x2, 409000 <__fxstatat@plt+0x7460>
  401c74:	ldr	x2, [x2, #344]
  401c78:	cbz	x2, 401c84 <__fxstatat@plt+0xe4>
  401c7c:	mov	x16, x2
  401c80:	br	x16
  401c84:	ret
  401c88:	stp	x29, x30, [sp, #-32]!
  401c8c:	mov	x29, sp
  401c90:	str	x19, [sp, #16]
  401c94:	adrp	x19, 41b000 <__fxstatat@plt+0x19460>
  401c98:	ldrb	w0, [x19, #728]
  401c9c:	cbnz	w0, 401cac <__fxstatat@plt+0x10c>
  401ca0:	bl	401c18 <__fxstatat@plt+0x78>
  401ca4:	mov	w0, #0x1                   	// #1
  401ca8:	strb	w0, [x19, #728]
  401cac:	ldr	x19, [sp, #16]
  401cb0:	ldp	x29, x30, [sp], #32
  401cb4:	ret
  401cb8:	b	401c48 <__fxstatat@plt+0xa8>
  401cbc:	sub	sp, sp, #0xa0
  401cc0:	stp	x20, x19, [sp, #144]
  401cc4:	mov	w19, w0
  401cc8:	stp	x29, x30, [sp, #112]
  401ccc:	stp	x22, x21, [sp, #128]
  401cd0:	add	x29, sp, #0x70
  401cd4:	cbnz	w0, 401f4c <__fxstatat@plt+0x3ac>
  401cd8:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401cdc:	add	x1, x1, #0x3cf
  401ce0:	mov	w2, #0x5                   	// #5
  401ce4:	mov	x0, xzr
  401ce8:	bl	401b00 <dcgettext@plt>
  401cec:	adrp	x20, 41b000 <__fxstatat@plt+0x19460>
  401cf0:	ldr	x2, [x20, #776]
  401cf4:	mov	x1, x0
  401cf8:	mov	w0, #0x1                   	// #1
  401cfc:	bl	401910 <__printf_chk@plt>
  401d00:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401d04:	add	x1, x1, #0x3f0
  401d08:	mov	w2, #0x5                   	// #5
  401d0c:	mov	x0, xzr
  401d10:	bl	401b00 <dcgettext@plt>
  401d14:	adrp	x22, 41b000 <__fxstatat@plt+0x19460>
  401d18:	ldr	x1, [x22, #704]
  401d1c:	bl	401b10 <fputs_unlocked@plt>
  401d20:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401d24:	add	x1, x1, #0x490
  401d28:	mov	w2, #0x5                   	// #5
  401d2c:	mov	x0, xzr
  401d30:	bl	401b00 <dcgettext@plt>
  401d34:	ldr	x1, [x22, #704]
  401d38:	bl	401b10 <fputs_unlocked@plt>
  401d3c:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401d40:	add	x1, x1, #0x608
  401d44:	mov	w2, #0x5                   	// #5
  401d48:	mov	x0, xzr
  401d4c:	bl	401b00 <dcgettext@plt>
  401d50:	ldr	x1, [x22, #704]
  401d54:	bl	401b10 <fputs_unlocked@plt>
  401d58:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401d5c:	add	x1, x1, #0x6e8
  401d60:	mov	w2, #0x5                   	// #5
  401d64:	mov	x0, xzr
  401d68:	bl	401b00 <dcgettext@plt>
  401d6c:	ldr	x1, [x22, #704]
  401d70:	bl	401b10 <fputs_unlocked@plt>
  401d74:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401d78:	add	x1, x1, #0x7e6
  401d7c:	mov	w2, #0x5                   	// #5
  401d80:	mov	x0, xzr
  401d84:	bl	401b00 <dcgettext@plt>
  401d88:	ldr	x1, [x22, #704]
  401d8c:	bl	401b10 <fputs_unlocked@plt>
  401d90:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401d94:	add	x1, x1, #0x895
  401d98:	mov	w2, #0x5                   	// #5
  401d9c:	mov	x0, xzr
  401da0:	bl	401b00 <dcgettext@plt>
  401da4:	ldr	x1, [x22, #704]
  401da8:	bl	401b10 <fputs_unlocked@plt>
  401dac:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401db0:	add	x1, x1, #0x8c2
  401db4:	mov	w2, #0x5                   	// #5
  401db8:	mov	x0, xzr
  401dbc:	bl	401b00 <dcgettext@plt>
  401dc0:	ldr	x1, [x22, #704]
  401dc4:	bl	401b10 <fputs_unlocked@plt>
  401dc8:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401dcc:	add	x1, x1, #0x8f8
  401dd0:	mov	w2, #0x5                   	// #5
  401dd4:	mov	x0, xzr
  401dd8:	bl	401b00 <dcgettext@plt>
  401ddc:	ldr	x1, [x22, #704]
  401de0:	bl	401b10 <fputs_unlocked@plt>
  401de4:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401de8:	add	x1, x1, #0x993
  401dec:	mov	w2, #0x5                   	// #5
  401df0:	mov	x0, xzr
  401df4:	bl	401b00 <dcgettext@plt>
  401df8:	ldr	x2, [x20, #776]
  401dfc:	mov	x1, x0
  401e00:	mov	w0, #0x1                   	// #1
  401e04:	mov	x3, x2
  401e08:	bl	401910 <__printf_chk@plt>
  401e0c:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401e10:	add	x1, x1, #0xa0d
  401e14:	mov	w2, #0x5                   	// #5
  401e18:	mov	x0, xzr
  401e1c:	bl	401b00 <dcgettext@plt>
  401e20:	ldr	x1, [x22, #704]
  401e24:	bl	401b10 <fputs_unlocked@plt>
  401e28:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401e2c:	add	x1, x1, #0x338
  401e30:	mov	x0, sp
  401e34:	mov	w2, #0x70                  	// #112
  401e38:	mov	x21, sp
  401e3c:	bl	401780 <memcpy@plt>
  401e40:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401e44:	adrp	x20, 409000 <__fxstatat@plt+0x7460>
  401e48:	add	x1, x1, #0xcc1
  401e4c:	add	x20, x20, #0xaef
  401e50:	mov	x0, x20
  401e54:	bl	401a20 <strcmp@plt>
  401e58:	cbz	w0, 401e64 <__fxstatat@plt+0x2c4>
  401e5c:	ldr	x1, [x21, #16]!
  401e60:	cbnz	x1, 401e50 <__fxstatat@plt+0x2b0>
  401e64:	ldr	x8, [x21, #8]
  401e68:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401e6c:	add	x1, x1, #0xd20
  401e70:	mov	w2, #0x5                   	// #5
  401e74:	cmp	x8, #0x0
  401e78:	mov	x0, xzr
  401e7c:	csel	x21, x20, x8, eq  // eq = none
  401e80:	bl	401b00 <dcgettext@plt>
  401e84:	adrp	x2, 409000 <__fxstatat@plt+0x7460>
  401e88:	adrp	x3, 409000 <__fxstatat@plt+0x7460>
  401e8c:	mov	x1, x0
  401e90:	add	x2, x2, #0xb90
  401e94:	add	x3, x3, #0xd37
  401e98:	mov	w0, #0x1                   	// #1
  401e9c:	bl	401910 <__printf_chk@plt>
  401ea0:	mov	w0, #0x5                   	// #5
  401ea4:	mov	x1, xzr
  401ea8:	bl	401b90 <setlocale@plt>
  401eac:	cbz	x0, 401ee0 <__fxstatat@plt+0x340>
  401eb0:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401eb4:	add	x1, x1, #0xd5f
  401eb8:	mov	w2, #0x3                   	// #3
  401ebc:	bl	4018e0 <strncmp@plt>
  401ec0:	cbz	w0, 401ee0 <__fxstatat@plt+0x340>
  401ec4:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401ec8:	add	x1, x1, #0xd63
  401ecc:	mov	w2, #0x5                   	// #5
  401ed0:	mov	x0, xzr
  401ed4:	bl	401b00 <dcgettext@plt>
  401ed8:	ldr	x1, [x22, #704]
  401edc:	bl	401b10 <fputs_unlocked@plt>
  401ee0:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401ee4:	add	x1, x1, #0xdaa
  401ee8:	mov	w2, #0x5                   	// #5
  401eec:	mov	x0, xzr
  401ef0:	bl	401b00 <dcgettext@plt>
  401ef4:	adrp	x2, 409000 <__fxstatat@plt+0x7460>
  401ef8:	mov	x1, x0
  401efc:	add	x2, x2, #0xd37
  401f00:	mov	w0, #0x1                   	// #1
  401f04:	mov	x3, x20
  401f08:	bl	401910 <__printf_chk@plt>
  401f0c:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401f10:	add	x1, x1, #0xdc5
  401f14:	mov	w2, #0x5                   	// #5
  401f18:	mov	x0, xzr
  401f1c:	bl	401b00 <dcgettext@plt>
  401f20:	adrp	x8, 40a000 <__fxstatat@plt+0x8460>
  401f24:	adrp	x9, 409000 <__fxstatat@plt+0x7460>
  401f28:	add	x8, x8, #0x5dd
  401f2c:	add	x9, x9, #0xcdd
  401f30:	cmp	x21, x20
  401f34:	mov	x1, x0
  401f38:	csel	x3, x9, x8, eq  // eq = none
  401f3c:	mov	w0, #0x1                   	// #1
  401f40:	mov	x2, x21
  401f44:	bl	401910 <__printf_chk@plt>
  401f48:	b	401f80 <__fxstatat@plt+0x3e0>
  401f4c:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  401f50:	ldr	x20, [x8, #680]
  401f54:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401f58:	add	x1, x1, #0x3a8
  401f5c:	mov	w2, #0x5                   	// #5
  401f60:	mov	x0, xzr
  401f64:	bl	401b00 <dcgettext@plt>
  401f68:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  401f6c:	ldr	x3, [x8, #776]
  401f70:	mov	x2, x0
  401f74:	mov	w1, #0x1                   	// #1
  401f78:	mov	x0, x20
  401f7c:	bl	401a10 <__fprintf_chk@plt>
  401f80:	mov	w0, w19
  401f84:	bl	4017d0 <exit@plt>
  401f88:	sub	sp, sp, #0x90
  401f8c:	stp	x29, x30, [sp, #48]
  401f90:	stp	x28, x27, [sp, #64]
  401f94:	stp	x26, x25, [sp, #80]
  401f98:	stp	x24, x23, [sp, #96]
  401f9c:	stp	x22, x21, [sp, #112]
  401fa0:	stp	x20, x19, [sp, #128]
  401fa4:	ldr	x8, [x1]
  401fa8:	mov	w20, w0
  401fac:	add	x29, sp, #0x30
  401fb0:	mov	x19, x1
  401fb4:	mov	x0, x8
  401fb8:	bl	403acc <__fxstatat@plt+0x1f2c>
  401fbc:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401fc0:	add	x1, x1, #0x5dd
  401fc4:	mov	w0, #0x6                   	// #6
  401fc8:	bl	401b90 <setlocale@plt>
  401fcc:	adrp	x21, 409000 <__fxstatat@plt+0x7460>
  401fd0:	add	x21, x21, #0xb94
  401fd4:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401fd8:	add	x1, x1, #0xaf2
  401fdc:	mov	x0, x21
  401fe0:	bl	4018f0 <bindtextdomain@plt>
  401fe4:	mov	x0, x21
  401fe8:	bl	4019f0 <textdomain@plt>
  401fec:	adrp	x0, 403000 <__fxstatat@plt+0x1460>
  401ff0:	add	x0, x0, #0x6a4
  401ff4:	bl	4090d8 <__fxstatat@plt+0x7538>
  401ff8:	mov	w8, #0x4                   	// #4
  401ffc:	mov	w0, wzr
  402000:	strb	wzr, [sp, #16]
  402004:	strh	wzr, [sp, #24]
  402008:	strb	wzr, [sp, #26]
  40200c:	str	xzr, [sp, #32]
  402010:	str	w8, [sp, #20]
  402014:	strb	wzr, [sp, #40]
  402018:	bl	401ad0 <isatty@plt>
  40201c:	cmp	w0, #0x0
  402020:	adrp	x21, 409000 <__fxstatat@plt+0x7460>
  402024:	adrp	x22, 409000 <__fxstatat@plt+0x7460>
  402028:	adrp	x26, 409000 <__fxstatat@plt+0x7460>
  40202c:	mov	w28, wzr
  402030:	mov	w25, wzr
  402034:	mov	w27, wzr
  402038:	mov	w24, #0x1                   	// #1
  40203c:	add	x21, x21, #0xb04
  402040:	add	x22, x22, #0x168
  402044:	add	x26, x26, #0x160
  402048:	cset	w8, ne  // ne = any
  40204c:	mov	w23, #0x1                   	// #1
  402050:	strh	wzr, [sp, #42]
  402054:	strb	w8, [sp, #41]
  402058:	mov	w0, w20
  40205c:	mov	x1, x19
  402060:	mov	x2, x21
  402064:	mov	x3, x22
  402068:	mov	x4, xzr
  40206c:	bl	401a00 <getopt_long@plt>
  402070:	cmp	w0, #0x71
  402074:	b.le	4020f8 <__fxstatat@plt+0x558>
  402078:	sub	w8, w0, #0x100
  40207c:	cmp	w8, #0x4
  402080:	b.hi	402150 <__fxstatat@plt+0x5b0>  // b.pmore
  402084:	adr	x9, 402094 <__fxstatat@plt+0x4f4>
  402088:	ldrb	w10, [x26, x8]
  40208c:	add	x9, x9, x10, lsl #2
  402090:	br	x9
  402094:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  402098:	ldr	x1, [x8, #688]
  40209c:	cbz	x1, 4021bc <__fxstatat@plt+0x61c>
  4020a0:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  4020a4:	ldr	x5, [x8, #568]
  4020a8:	adrp	x24, 409000 <__fxstatat@plt+0x7460>
  4020ac:	adrp	x0, 409000 <__fxstatat@plt+0x7460>
  4020b0:	adrp	x2, 409000 <__fxstatat@plt+0x7460>
  4020b4:	add	x24, x24, #0x2e8
  4020b8:	mov	w4, #0x4                   	// #4
  4020bc:	add	x0, x0, #0xb0c
  4020c0:	add	x2, x2, #0x300
  4020c4:	mov	x3, x24
  4020c8:	bl	403594 <__fxstatat@plt+0x19f4>
  4020cc:	ldr	w8, [x24, x0, lsl #2]
  4020d0:	mov	w24, #0x1                   	// #1
  4020d4:	cmp	w8, #0x2
  4020d8:	b.eq	4021bc <__fxstatat@plt+0x61c>  // b.none
  4020dc:	cmp	w8, #0x1
  4020e0:	b.eq	402110 <__fxstatat@plt+0x570>  // b.none
  4020e4:	cbnz	w8, 402058 <__fxstatat@plt+0x4b8>
  4020e8:	mov	w8, #0x5                   	// #5
  4020ec:	mov	w27, wzr
  4020f0:	str	w8, [sp, #20]
  4020f4:	b	402058 <__fxstatat@plt+0x4b8>
  4020f8:	cmp	w0, #0x63
  4020fc:	b.gt	402128 <__fxstatat@plt+0x588>
  402100:	cmp	w0, #0x48
  402104:	b.le	402208 <__fxstatat@plt+0x668>
  402108:	cmp	w0, #0x49
  40210c:	b.ne	4021a0 <__fxstatat@plt+0x600>  // b.any
  402110:	mov	w8, #0x4                   	// #4
  402114:	mov	w25, wzr
  402118:	str	w8, [sp, #20]
  40211c:	strb	wzr, [sp, #16]
  402120:	mov	w27, #0x1                   	// #1
  402124:	b	402058 <__fxstatat@plt+0x4b8>
  402128:	cmp	w0, #0x64
  40212c:	b.eq	402170 <__fxstatat@plt+0x5d0>  // b.none
  402130:	cmp	w0, #0x66
  402134:	b.ne	4021b4 <__fxstatat@plt+0x614>  // b.any
  402138:	mov	w8, #0x5                   	// #5
  40213c:	mov	w25, #0x1                   	// #1
  402140:	mov	w27, wzr
  402144:	str	w8, [sp, #20]
  402148:	strb	w25, [sp, #16]
  40214c:	b	402058 <__fxstatat@plt+0x4b8>
  402150:	cmp	w0, #0x72
  402154:	b.eq	4021a8 <__fxstatat@plt+0x608>  // b.none
  402158:	cmp	w0, #0x76
  40215c:	b.ne	402388 <__fxstatat@plt+0x7e8>  // b.any
  402160:	strb	w24, [sp, #42]
  402164:	b	402058 <__fxstatat@plt+0x4b8>
  402168:	strb	w24, [sp, #41]
  40216c:	b	402058 <__fxstatat@plt+0x4b8>
  402170:	strb	w24, [sp, #26]
  402174:	b	402058 <__fxstatat@plt+0x4b8>
  402178:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  40217c:	ldrsw	x8, [x8, #696]
  402180:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  402184:	add	x1, x1, #0xb1a
  402188:	add	x8, x19, x8, lsl #3
  40218c:	ldur	x0, [x8, #-8]
  402190:	bl	401a20 <strcmp@plt>
  402194:	mov	w23, wzr
  402198:	cbz	w0, 402058 <__fxstatat@plt+0x4b8>
  40219c:	b	40239c <__fxstatat@plt+0x7fc>
  4021a0:	cmp	w0, #0x52
  4021a4:	b.ne	402388 <__fxstatat@plt+0x7e8>  // b.any
  4021a8:	mov	w28, #0x1                   	// #1
  4021ac:	strb	w28, [sp, #25]
  4021b0:	b	402058 <__fxstatat@plt+0x4b8>
  4021b4:	cmp	w0, #0x69
  4021b8:	b.ne	402388 <__fxstatat@plt+0x7e8>  // b.any
  4021bc:	mov	w8, #0x3                   	// #3
  4021c0:	mov	w25, wzr
  4021c4:	mov	w27, wzr
  4021c8:	str	w8, [sp, #20]
  4021cc:	strb	wzr, [sp, #16]
  4021d0:	b	402058 <__fxstatat@plt+0x4b8>
  4021d4:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  4021d8:	ldr	x0, [x8, #688]
  4021dc:	mov	w23, #0x1                   	// #1
  4021e0:	cbz	x0, 402058 <__fxstatat@plt+0x4b8>
  4021e4:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  4021e8:	add	x1, x1, #0xb62
  4021ec:	bl	401a20 <strcmp@plt>
  4021f0:	cbnz	w0, 4023c0 <__fxstatat@plt+0x820>
  4021f4:	mov	w23, #0x1                   	// #1
  4021f8:	strb	w23, [sp, #40]
  4021fc:	b	402058 <__fxstatat@plt+0x4b8>
  402200:	strb	w24, [sp, #24]
  402204:	b	402058 <__fxstatat@plt+0x4b8>
  402208:	cmn	w0, #0x1
  40220c:	b.ne	402320 <__fxstatat@plt+0x780>  // b.any
  402210:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  402214:	ldr	w22, [x8, #696]
  402218:	cmp	w22, w20
  40221c:	b.ge	40228c <__fxstatat@plt+0x6ec>  // b.tcont
  402220:	tst	w28, #0xff
  402224:	b.eq	40224c <__fxstatat@plt+0x6ac>  // b.none
  402228:	eor	w8, w23, #0x1
  40222c:	tbnz	w8, #0, 40224c <__fxstatat@plt+0x6ac>
  402230:	adrp	x0, 41b000 <__fxstatat@plt+0x19460>
  402234:	add	x0, x0, #0x2e0
  402238:	bl	40518c <__fxstatat@plt+0x35ec>
  40223c:	str	x0, [sp, #32]
  402240:	cbz	x0, 402444 <__fxstatat@plt+0x8a4>
  402244:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  402248:	ldr	w22, [x8, #696]
  40224c:	tbz	w27, #0, 4022e0 <__fxstatat@plt+0x740>
  402250:	sub	w8, w20, w22
  402254:	sxtw	x20, w8
  402258:	cmp	w20, #0x3
  40225c:	b.hi	402268 <__fxstatat@plt+0x6c8>  // b.pmore
  402260:	tst	w28, #0xff
  402264:	b.eq	4022e0 <__fxstatat@plt+0x740>  // b.none
  402268:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  40226c:	ldr	x21, [x8, #680]
  402270:	tst	w28, #0xff
  402274:	b.eq	40229c <__fxstatat@plt+0x6fc>  // b.none
  402278:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  40227c:	adrp	x2, 409000 <__fxstatat@plt+0x7460>
  402280:	add	x1, x1, #0xc09
  402284:	add	x2, x2, #0xc2f
  402288:	b	4022ac <__fxstatat@plt+0x70c>
  40228c:	tst	w25, #0xff
  402290:	b.eq	4023fc <__fxstatat@plt+0x85c>  // b.none
  402294:	mov	w0, wzr
  402298:	b	402300 <__fxstatat@plt+0x760>
  40229c:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  4022a0:	adrp	x2, 409000 <__fxstatat@plt+0x7460>
  4022a4:	add	x1, x1, #0xc56
  4022a8:	add	x2, x2, #0xc70
  4022ac:	mov	w4, #0x5                   	// #5
  4022b0:	mov	x0, xzr
  4022b4:	mov	x3, x20
  4022b8:	bl	401a90 <dcngettext@plt>
  4022bc:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  4022c0:	ldr	x3, [x8, #776]
  4022c4:	mov	x2, x0
  4022c8:	mov	w1, #0x1                   	// #1
  4022cc:	mov	x0, x21
  4022d0:	mov	x4, x20
  4022d4:	bl	401a10 <__fprintf_chk@plt>
  4022d8:	bl	4059c8 <__fxstatat@plt+0x3e28>
  4022dc:	tbz	w0, #0, 402294 <__fxstatat@plt+0x6f4>
  4022e0:	add	x0, x19, w22, sxtw #3
  4022e4:	add	x1, sp, #0x10
  4022e8:	bl	402564 <__fxstatat@plt+0x9c4>
  4022ec:	sub	w8, w0, #0x2
  4022f0:	cmp	w8, #0x3
  4022f4:	b.cs	402424 <__fxstatat@plt+0x884>  // b.hs, b.nlast
  4022f8:	cmp	w0, #0x4
  4022fc:	cset	w0, eq  // eq = none
  402300:	ldp	x20, x19, [sp, #128]
  402304:	ldp	x22, x21, [sp, #112]
  402308:	ldp	x24, x23, [sp, #96]
  40230c:	ldp	x26, x25, [sp, #80]
  402310:	ldp	x28, x27, [sp, #64]
  402314:	ldp	x29, x30, [sp, #48]
  402318:	add	sp, sp, #0x90
  40231c:	ret
  402320:	cmn	w0, #0x3
  402324:	b.ne	402378 <__fxstatat@plt+0x7d8>  // b.any
  402328:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  40232c:	adrp	x9, 41b000 <__fxstatat@plt+0x19460>
  402330:	ldr	x0, [x8, #704]
  402334:	ldr	x3, [x9, #560]
  402338:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  40233c:	adrp	x2, 409000 <__fxstatat@plt+0x7460>
  402340:	adrp	x4, 409000 <__fxstatat@plt+0x7460>
  402344:	adrp	x5, 409000 <__fxstatat@plt+0x7460>
  402348:	adrp	x6, 409000 <__fxstatat@plt+0x7460>
  40234c:	adrp	x7, 409000 <__fxstatat@plt+0x7460>
  402350:	add	x1, x1, #0xaef
  402354:	add	x2, x2, #0xb90
  402358:	add	x4, x4, #0xb9e
  40235c:	add	x5, x5, #0xba9
  402360:	add	x6, x6, #0xbb9
  402364:	add	x7, x7, #0xbcd
  402368:	str	xzr, [sp]
  40236c:	bl	405558 <__fxstatat@plt+0x39b8>
  402370:	mov	w0, wzr
  402374:	bl	4017d0 <exit@plt>
  402378:	cmn	w0, #0x2
  40237c:	b.ne	402388 <__fxstatat@plt+0x7e8>  // b.any
  402380:	mov	w0, wzr
  402384:	bl	401cbc <__fxstatat@plt+0x11c>
  402388:	mov	w0, w20
  40238c:	mov	x1, x19
  402390:	bl	402488 <__fxstatat@plt+0x8e8>
  402394:	mov	w0, #0x1                   	// #1
  402398:	bl	401cbc <__fxstatat@plt+0x11c>
  40239c:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  4023a0:	add	x1, x1, #0xb2d
  4023a4:	mov	w2, #0x5                   	// #5
  4023a8:	mov	x0, xzr
  4023ac:	bl	401b00 <dcgettext@plt>
  4023b0:	mov	x2, x0
  4023b4:	mov	w0, #0x1                   	// #1
  4023b8:	mov	w1, wzr
  4023bc:	bl	4017e0 <error@plt>
  4023c0:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  4023c4:	add	x1, x1, #0xb66
  4023c8:	mov	w2, #0x5                   	// #5
  4023cc:	mov	x0, xzr
  4023d0:	bl	401b00 <dcgettext@plt>
  4023d4:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  4023d8:	ldr	x1, [x8, #688]
  4023dc:	mov	x19, x0
  4023e0:	mov	w0, #0x4                   	// #4
  4023e4:	bl	404d34 <__fxstatat@plt+0x3194>
  4023e8:	mov	x3, x0
  4023ec:	mov	w0, #0x1                   	// #1
  4023f0:	mov	w1, wzr
  4023f4:	mov	x2, x19
  4023f8:	bl	4017e0 <error@plt>
  4023fc:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  402400:	add	x1, x1, #0xbda
  402404:	mov	w2, #0x5                   	// #5
  402408:	mov	x0, xzr
  40240c:	bl	401b00 <dcgettext@plt>
  402410:	mov	x2, x0
  402414:	mov	w0, wzr
  402418:	mov	w1, wzr
  40241c:	bl	4017e0 <error@plt>
  402420:	b	402394 <__fxstatat@plt+0x7f4>
  402424:	adrp	x0, 409000 <__fxstatat@plt+0x7460>
  402428:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  40242c:	adrp	x3, 409000 <__fxstatat@plt+0x7460>
  402430:	add	x0, x0, #0xc8b
  402434:	add	x1, x1, #0xca1
  402438:	add	x3, x3, #0xcaa
  40243c:	mov	w2, #0x173                 	// #371
  402440:	bl	401b60 <__assert_fail@plt>
  402444:	bl	401b70 <__errno_location@plt>
  402448:	ldr	w19, [x0]
  40244c:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  402450:	add	x1, x1, #0xbea
  402454:	mov	w2, #0x5                   	// #5
  402458:	mov	x0, xzr
  40245c:	bl	401b00 <dcgettext@plt>
  402460:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402464:	mov	x20, x0
  402468:	add	x1, x1, #0x375
  40246c:	mov	w0, #0x4                   	// #4
  402470:	bl	404d34 <__fxstatat@plt+0x3194>
  402474:	mov	x3, x0
  402478:	mov	w0, #0x1                   	// #1
  40247c:	mov	w1, w19
  402480:	mov	x2, x20
  402484:	bl	4017e0 <error@plt>
  402488:	sub	sp, sp, #0xc0
  40248c:	cmp	w0, #0x2
  402490:	stp	x29, x30, [sp, #128]
  402494:	str	x23, [sp, #144]
  402498:	stp	x22, x21, [sp, #160]
  40249c:	stp	x20, x19, [sp, #176]
  4024a0:	add	x29, sp, #0x80
  4024a4:	b.lt	40254c <__fxstatat@plt+0x9ac>  // b.tstop
  4024a8:	mov	x19, x1
  4024ac:	mov	w21, w0
  4024b0:	mov	w22, #0x1                   	// #1
  4024b4:	ldr	x20, [x19, x22, lsl #3]
  4024b8:	ldrb	w8, [x20]
  4024bc:	cmp	w8, #0x2d
  4024c0:	b.ne	4024dc <__fxstatat@plt+0x93c>  // b.any
  4024c4:	ldrb	w8, [x20, #1]
  4024c8:	cbz	w8, 4024dc <__fxstatat@plt+0x93c>
  4024cc:	mov	x1, sp
  4024d0:	mov	x0, x20
  4024d4:	bl	409108 <__fxstatat@plt+0x7568>
  4024d8:	cbz	w0, 4024ec <__fxstatat@plt+0x94c>
  4024dc:	add	x22, x22, #0x1
  4024e0:	cmp	x21, x22
  4024e4:	b.ne	4024b4 <__fxstatat@plt+0x914>  // b.any
  4024e8:	b	40254c <__fxstatat@plt+0x9ac>
  4024ec:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  4024f0:	ldr	x21, [x8, #680]
  4024f4:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  4024f8:	add	x1, x1, #0xe5b
  4024fc:	mov	w2, #0x5                   	// #5
  402500:	mov	x0, xzr
  402504:	bl	401b00 <dcgettext@plt>
  402508:	ldr	x19, [x19]
  40250c:	mov	x22, x0
  402510:	mov	w0, #0x1                   	// #1
  402514:	mov	w1, #0x3                   	// #3
  402518:	mov	x2, x20
  40251c:	bl	404c9c <__fxstatat@plt+0x30fc>
  402520:	mov	x23, x0
  402524:	mov	w0, #0x4                   	// #4
  402528:	mov	x1, x20
  40252c:	bl	404d34 <__fxstatat@plt+0x3194>
  402530:	mov	x5, x0
  402534:	mov	w1, #0x1                   	// #1
  402538:	mov	x0, x21
  40253c:	mov	x2, x22
  402540:	mov	x3, x19
  402544:	mov	x4, x23
  402548:	bl	401a10 <__fprintf_chk@plt>
  40254c:	ldp	x20, x19, [sp, #176]
  402550:	ldp	x22, x21, [sp, #160]
  402554:	ldr	x23, [sp, #144]
  402558:	ldp	x29, x30, [sp, #128]
  40255c:	add	sp, sp, #0xc0
  402560:	ret
  402564:	sub	sp, sp, #0xe0
  402568:	stp	x29, x30, [sp, #128]
  40256c:	stp	x28, x27, [sp, #144]
  402570:	stp	x26, x25, [sp, #160]
  402574:	stp	x24, x23, [sp, #176]
  402578:	stp	x22, x21, [sp, #192]
  40257c:	stp	x20, x19, [sp, #208]
  402580:	ldr	x8, [x0]
  402584:	add	x29, sp, #0x80
  402588:	cbz	x8, 402b8c <__fxstatat@plt+0xfec>
  40258c:	ldrb	w8, [x1, #8]
  402590:	mov	w9, #0x258                 	// #600
  402594:	mov	x20, x1
  402598:	mov	x2, xzr
  40259c:	cmp	w8, #0x0
  4025a0:	mov	w8, #0x218                 	// #536
  4025a4:	csel	w1, w8, w9, eq  // eq = none
  4025a8:	bl	40593c <__fxstatat@plt+0x3d9c>
  4025ac:	mov	x19, x0
  4025b0:	bl	406478 <__fxstatat@plt+0x48d8>
  4025b4:	cbz	x0, 402b94 <__fxstatat@plt+0xff4>
  4025b8:	adrp	x21, 409000 <__fxstatat@plt+0x7460>
  4025bc:	adrp	x26, 409000 <__fxstatat@plt+0x7460>
  4025c0:	mov	x25, x0
  4025c4:	mov	w23, #0x2                   	// #2
  4025c8:	add	x21, x21, #0xe82
  4025cc:	add	x26, x26, #0xf17
  4025d0:	mov	w27, #0x1                   	// #1
  4025d4:	mov	w28, #0x27                  	// #39
  4025d8:	ldrh	w8, [x25, #108]
  4025dc:	sub	w9, w8, #0x1
  4025e0:	cmp	w9, #0xc
  4025e4:	b.hi	402c2c <__fxstatat@plt+0x108c>  // b.pmore
  4025e8:	adr	x10, 4025f8 <__fxstatat@plt+0xa58>
  4025ec:	ldrh	w11, [x21, x9, lsl #1]
  4025f0:	add	x10, x10, x11, lsl #2
  4025f4:	br	x10
  4025f8:	orr	w24, w8, #0x2
  4025fc:	cmp	w24, #0x6
  402600:	cset	w2, eq  // eq = none
  402604:	mov	w4, #0x3                   	// #3
  402608:	mov	x0, x19
  40260c:	mov	x1, x25
  402610:	mov	x3, x20
  402614:	mov	x5, xzr
  402618:	bl	402d5c <__fxstatat@plt+0x11bc>
  40261c:	mov	w22, w0
  402620:	cmp	w0, #0x2
  402624:	b.ne	402644 <__fxstatat@plt+0xaa4>  // b.any
  402628:	cmp	w24, #0x6
  40262c:	cset	w3, eq  // eq = none
  402630:	mov	x0, x19
  402634:	mov	x1, x25
  402638:	mov	x2, x20
  40263c:	bl	4030c8 <__fxstatat@plt+0x1528>
  402640:	mov	w22, w0
  402644:	sub	w8, w22, #0x2
  402648:	cmp	w8, #0x2
  40264c:	b.cs	402664 <__fxstatat@plt+0xac4>  // b.hs, b.nlast
  402650:	cmp	w23, #0x2
  402654:	b.ne	4027a8 <__fxstatat@plt+0xc08>  // b.any
  402658:	cmp	w22, #0x3
  40265c:	b.eq	4027a4 <__fxstatat@plt+0xc04>  // b.none
  402660:	b	4027a8 <__fxstatat@plt+0xc08>
  402664:	cmp	w22, #0x4
  402668:	b.eq	4027a4 <__fxstatat@plt+0xc04>  // b.none
  40266c:	b	402c7c <__fxstatat@plt+0x10dc>
  402670:	ldrb	w8, [x20, #9]
  402674:	cbz	w8, 402800 <__fxstatat@plt+0xc60>
  402678:	ldr	x8, [x25, #88]
  40267c:	cbz	x8, 40282c <__fxstatat@plt+0xc8c>
  402680:	mov	x5, sp
  402684:	mov	w2, #0x1                   	// #1
  402688:	mov	w4, #0x2                   	// #2
  40268c:	mov	x0, x19
  402690:	mov	x1, x25
  402694:	mov	x3, x20
  402698:	bl	402d5c <__fxstatat@plt+0x11bc>
  40269c:	mov	w22, w0
  4026a0:	cmp	w0, #0x2
  4026a4:	b.ne	4026e4 <__fxstatat@plt+0xb44>  // b.any
  4026a8:	ldr	w8, [sp]
  4026ac:	cmp	w8, #0x4
  4026b0:	b.ne	4026e4 <__fxstatat@plt+0xb44>  // b.any
  4026b4:	mov	w3, #0x1                   	// #1
  4026b8:	mov	x0, x19
  4026bc:	mov	x1, x25
  4026c0:	mov	x2, x20
  4026c4:	bl	4030c8 <__fxstatat@plt+0x1528>
  4026c8:	mov	w22, w0
  4026cc:	mov	w2, #0x4                   	// #4
  4026d0:	mov	x0, x19
  4026d4:	mov	x1, x25
  4026d8:	bl	4076a4 <__fxstatat@plt+0x5b04>
  4026dc:	mov	x0, x19
  4026e0:	bl	406478 <__fxstatat@plt+0x48d8>
  4026e4:	cmp	w22, #0x2
  4026e8:	b.eq	402644 <__fxstatat@plt+0xaa4>  // b.none
  4026ec:	ldr	x8, [x25, #8]
  4026f0:	ldr	x9, [x8, #88]
  4026f4:	tbnz	x9, #63, 4028ec <__fxstatat@plt+0xd4c>
  4026f8:	ldr	x9, [x8, #32]
  4026fc:	cbnz	x9, 4028ec <__fxstatat@plt+0xd4c>
  402700:	str	x27, [x8, #32]
  402704:	ldr	x8, [x8, #8]
  402708:	b	4026f0 <__fxstatat@plt+0xb50>
  40270c:	ldr	w22, [x25, #64]
  402710:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402714:	mov	w2, #0x5                   	// #5
  402718:	mov	x0, xzr
  40271c:	add	x1, x1, #0x122
  402720:	bl	401b00 <dcgettext@plt>
  402724:	ldr	x2, [x25, #56]
  402728:	mov	x23, x0
  40272c:	mov	w1, #0x3                   	// #3
  402730:	mov	w0, wzr
  402734:	bl	404ef8 <__fxstatat@plt+0x3358>
  402738:	mov	x3, x0
  40273c:	mov	w0, wzr
  402740:	mov	w1, w22
  402744:	mov	x2, x23
  402748:	b	402784 <__fxstatat@plt+0xbe4>
  40274c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402750:	mov	w2, #0x5                   	// #5
  402754:	mov	x0, xzr
  402758:	add	x1, x1, #0x68
  40275c:	bl	401b00 <dcgettext@plt>
  402760:	ldr	x2, [x25, #56]
  402764:	mov	x22, x0
  402768:	mov	w1, #0x3                   	// #3
  40276c:	mov	w0, wzr
  402770:	bl	404ef8 <__fxstatat@plt+0x3358>
  402774:	mov	x3, x0
  402778:	mov	w0, wzr
  40277c:	mov	w1, wzr
  402780:	mov	x2, x22
  402784:	bl	4017e0 <error@plt>
  402788:	mov	w2, #0x4                   	// #4
  40278c:	mov	w22, #0x4                   	// #4
  402790:	mov	x0, x19
  402794:	mov	x1, x25
  402798:	bl	4076a4 <__fxstatat@plt+0x5b04>
  40279c:	mov	x0, x19
  4027a0:	bl	406478 <__fxstatat@plt+0x48d8>
  4027a4:	mov	w23, w22
  4027a8:	mov	x0, x19
  4027ac:	bl	406478 <__fxstatat@plt+0x48d8>
  4027b0:	mov	x25, x0
  4027b4:	cbnz	x0, 4025d8 <__fxstatat@plt+0xa38>
  4027b8:	b	402b98 <__fxstatat@plt+0xff8>
  4027bc:	ldrb	w9, [x20, #8]
  4027c0:	cbz	w9, 4025f8 <__fxstatat@plt+0xa58>
  4027c4:	ldr	x9, [x25, #88]
  4027c8:	cmp	x9, #0x1
  4027cc:	b.lt	4025f8 <__fxstatat@plt+0xa58>  // b.tstop
  4027d0:	ldr	x9, [x25, #120]
  4027d4:	ldr	x10, [x19, #24]
  4027d8:	cmp	x9, x10
  4027dc:	b.eq	4025f8 <__fxstatat@plt+0xa58>  // b.none
  4027e0:	ldr	x8, [x25, #8]
  4027e4:	ldr	x9, [x8, #88]
  4027e8:	tbnz	x9, #63, 402908 <__fxstatat@plt+0xd68>
  4027ec:	ldr	x9, [x8, #32]
  4027f0:	cbnz	x9, 402908 <__fxstatat@plt+0xd68>
  4027f4:	str	x27, [x8, #32]
  4027f8:	ldr	x8, [x8, #8]
  4027fc:	b	4027e4 <__fxstatat@plt+0xc44>
  402800:	ldrb	w8, [x20, #10]
  402804:	cbz	w8, 402a74 <__fxstatat@plt+0xed4>
  402808:	ldr	w0, [x19, #44]
  40280c:	ldr	x1, [x25, #48]
  402810:	bl	402c9c <__fxstatat@plt+0x10fc>
  402814:	tbnz	w0, #0, 402678 <__fxstatat@plt+0xad8>
  402818:	ldrb	w8, [x20, #10]
  40281c:	cmp	w8, #0x0
  402820:	mov	w8, #0x15                  	// #21
  402824:	csel	w22, w8, w28, eq  // eq = none
  402828:	b	402a78 <__fxstatat@plt+0xed8>
  40282c:	ldr	x22, [x25, #48]
  402830:	mov	x0, x22
  402834:	bl	403880 <__fxstatat@plt+0x1ce0>
  402838:	ldrb	w8, [x0]
  40283c:	cmp	w8, #0x2e
  402840:	b.ne	402948 <__fxstatat@plt+0xda8>  // b.any
  402844:	ldrb	w8, [x0, #1]
  402848:	cmp	w8, #0x2e
  40284c:	cinc	x8, x27, eq  // eq = none
  402850:	ldrb	w8, [x0, x8]
  402854:	cmp	w8, #0x2f
  402858:	b.eq	402860 <__fxstatat@plt+0xcc0>  // b.none
  40285c:	cbnz	w8, 402948 <__fxstatat@plt+0xda8>
  402860:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  402864:	mov	w2, #0x5                   	// #5
  402868:	mov	x0, xzr
  40286c:	add	x1, x1, #0xf28
  402870:	bl	401b00 <dcgettext@plt>
  402874:	adrp	x2, 409000 <__fxstatat@plt+0x7460>
  402878:	mov	x23, x0
  40287c:	mov	w1, #0x4                   	// #4
  402880:	mov	w0, wzr
  402884:	add	x2, x2, #0xf5c
  402888:	mov	w22, #0x4                   	// #4
  40288c:	bl	404c9c <__fxstatat@plt+0x30fc>
  402890:	adrp	x2, 409000 <__fxstatat@plt+0x7460>
  402894:	mov	x24, x0
  402898:	mov	w0, #0x1                   	// #1
  40289c:	mov	w1, #0x4                   	// #4
  4028a0:	add	x2, x2, #0xf5b
  4028a4:	bl	404c9c <__fxstatat@plt+0x30fc>
  4028a8:	ldr	x2, [x25, #56]
  4028ac:	mov	x28, x26
  4028b0:	mov	x26, x0
  4028b4:	mov	w0, #0x2                   	// #2
  4028b8:	mov	w1, #0x4                   	// #4
  4028bc:	bl	404c9c <__fxstatat@plt+0x30fc>
  4028c0:	mov	x5, x0
  4028c4:	mov	w0, wzr
  4028c8:	mov	w1, wzr
  4028cc:	mov	x2, x23
  4028d0:	mov	x3, x24
  4028d4:	mov	x4, x26
  4028d8:	mov	x26, x28
  4028dc:	mov	w28, #0x27                  	// #39
  4028e0:	bl	4017e0 <error@plt>
  4028e4:	mov	w2, #0x4                   	// #4
  4028e8:	b	402790 <__fxstatat@plt+0xbf0>
  4028ec:	mov	w2, #0x4                   	// #4
  4028f0:	mov	x0, x19
  4028f4:	mov	x1, x25
  4028f8:	bl	4076a4 <__fxstatat@plt+0x5b04>
  4028fc:	mov	x0, x19
  402900:	bl	406478 <__fxstatat@plt+0x48d8>
  402904:	b	402644 <__fxstatat@plt+0xaa4>
  402908:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  40290c:	mov	w2, #0x5                   	// #5
  402910:	mov	x0, xzr
  402914:	add	x1, x1, #0x15
  402918:	bl	401b00 <dcgettext@plt>
  40291c:	ldr	x1, [x25, #56]
  402920:	mov	x23, x0
  402924:	mov	w0, #0x4                   	// #4
  402928:	mov	w22, #0x4                   	// #4
  40292c:	bl	404d34 <__fxstatat@plt+0x3194>
  402930:	mov	x3, x0
  402934:	mov	w0, wzr
  402938:	mov	w1, wzr
  40293c:	mov	x2, x23
  402940:	bl	4017e0 <error@plt>
  402944:	b	4027a4 <__fxstatat@plt+0xc04>
  402948:	ldr	x8, [x20, #16]
  40294c:	cbz	x8, 4029e0 <__fxstatat@plt+0xe40>
  402950:	ldr	x9, [x25, #128]
  402954:	ldr	x10, [x8]
  402958:	cmp	x9, x10
  40295c:	b.ne	4029e0 <__fxstatat@plt+0xe40>  // b.any
  402960:	ldr	x9, [x25, #120]
  402964:	ldr	x8, [x8, #8]
  402968:	cmp	x9, x8
  40296c:	b.ne	4029e0 <__fxstatat@plt+0xe40>  // b.any
  402970:	ldr	x0, [x25, #56]
  402974:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402978:	add	x1, x1, #0x375
  40297c:	bl	401a20 <strcmp@plt>
  402980:	mov	w2, #0x5                   	// #5
  402984:	cbz	w0, 402b30 <__fxstatat@plt+0xf90>
  402988:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  40298c:	mov	x0, xzr
  402990:	add	x1, x1, #0xf8b
  402994:	bl	401b00 <dcgettext@plt>
  402998:	ldr	x2, [x25, #56]
  40299c:	mov	x22, x0
  4029a0:	mov	w1, #0x4                   	// #4
  4029a4:	mov	w0, wzr
  4029a8:	bl	404c9c <__fxstatat@plt+0x30fc>
  4029ac:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  4029b0:	mov	x23, x0
  4029b4:	mov	w0, #0x1                   	// #1
  4029b8:	mov	w1, #0x4                   	// #4
  4029bc:	add	x2, x2, #0x375
  4029c0:	bl	404c9c <__fxstatat@plt+0x30fc>
  4029c4:	mov	x4, x0
  4029c8:	mov	w0, wzr
  4029cc:	mov	w1, wzr
  4029d0:	mov	x2, x22
  4029d4:	mov	x3, x23
  4029d8:	bl	4017e0 <error@plt>
  4029dc:	b	402b64 <__fxstatat@plt+0xfc4>
  4029e0:	ldrb	w8, [x20, #24]
  4029e4:	cbz	w8, 402680 <__fxstatat@plt+0xae0>
  4029e8:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  4029ec:	mov	x0, x22
  4029f0:	add	x1, x1, #0xf5b
  4029f4:	mov	x2, xzr
  4029f8:	bl	4039b4 <__fxstatat@plt+0x1e14>
  4029fc:	mov	x22, x0
  402a00:	cbz	x0, 402a14 <__fxstatat@plt+0xe74>
  402a04:	mov	x1, sp
  402a08:	mov	x0, x22
  402a0c:	bl	409108 <__fxstatat@plt+0x7568>
  402a10:	cbz	w0, 402acc <__fxstatat@plt+0xf2c>
  402a14:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  402a18:	mov	w2, #0x5                   	// #5
  402a1c:	mov	x0, xzr
  402a20:	add	x1, x1, #0xff6
  402a24:	bl	401b00 <dcgettext@plt>
  402a28:	mov	x23, x0
  402a2c:	mov	w1, #0x4                   	// #4
  402a30:	mov	w0, wzr
  402a34:	mov	x2, x22
  402a38:	bl	404c9c <__fxstatat@plt+0x30fc>
  402a3c:	ldr	x2, [x25, #48]
  402a40:	mov	x24, x0
  402a44:	mov	w0, #0x1                   	// #1
  402a48:	mov	w1, #0x4                   	// #4
  402a4c:	bl	404c9c <__fxstatat@plt+0x30fc>
  402a50:	mov	x4, x0
  402a54:	mov	w0, wzr
  402a58:	mov	w1, wzr
  402a5c:	mov	x2, x23
  402a60:	mov	x3, x24
  402a64:	bl	4017e0 <error@plt>
  402a68:	mov	x0, x22
  402a6c:	bl	401a60 <free@plt>
  402a70:	b	402788 <__fxstatat@plt+0xbe8>
  402a74:	mov	w22, #0x15                  	// #21
  402a78:	mov	w2, #0x5                   	// #5
  402a7c:	mov	x0, xzr
  402a80:	mov	x1, x26
  402a84:	bl	401b00 <dcgettext@plt>
  402a88:	ldr	x1, [x25, #56]
  402a8c:	mov	x23, x0
  402a90:	mov	w0, #0x4                   	// #4
  402a94:	bl	404d34 <__fxstatat@plt+0x3194>
  402a98:	mov	x3, x0
  402a9c:	mov	w0, wzr
  402aa0:	mov	w1, w22
  402aa4:	mov	x2, x23
  402aa8:	bl	4017e0 <error@plt>
  402aac:	ldr	x8, [x25, #8]
  402ab0:	ldr	x9, [x8, #88]
  402ab4:	tbnz	x9, #63, 402788 <__fxstatat@plt+0xbe8>
  402ab8:	ldr	x9, [x8, #32]
  402abc:	cbnz	x9, 402788 <__fxstatat@plt+0xbe8>
  402ac0:	str	x27, [x8, #32]
  402ac4:	ldr	x8, [x8, #8]
  402ac8:	b	402ab0 <__fxstatat@plt+0xf10>
  402acc:	mov	x0, x22
  402ad0:	bl	401a60 <free@plt>
  402ad4:	ldr	x8, [x19, #24]
  402ad8:	ldr	x9, [sp]
  402adc:	cmp	x8, x9
  402ae0:	b.eq	402680 <__fxstatat@plt+0xae0>  // b.none
  402ae4:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402ae8:	mov	w2, #0x5                   	// #5
  402aec:	mov	x0, xzr
  402af0:	add	x1, x1, #0x15
  402af4:	bl	401b00 <dcgettext@plt>
  402af8:	ldr	x1, [x25, #56]
  402afc:	mov	x22, x0
  402b00:	mov	w0, #0x4                   	// #4
  402b04:	bl	404d34 <__fxstatat@plt+0x3194>
  402b08:	mov	x3, x0
  402b0c:	mov	w0, wzr
  402b10:	mov	w1, wzr
  402b14:	mov	x2, x22
  402b18:	bl	4017e0 <error@plt>
  402b1c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402b20:	mov	w2, #0x5                   	// #5
  402b24:	mov	x0, xzr
  402b28:	add	x1, x1, #0x43
  402b2c:	b	402b74 <__fxstatat@plt+0xfd4>
  402b30:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  402b34:	mov	x0, xzr
  402b38:	add	x1, x1, #0xf5e
  402b3c:	bl	401b00 <dcgettext@plt>
  402b40:	ldr	x1, [x25, #56]
  402b44:	mov	x22, x0
  402b48:	mov	w0, #0x4                   	// #4
  402b4c:	bl	404d34 <__fxstatat@plt+0x3194>
  402b50:	mov	x3, x0
  402b54:	mov	w0, wzr
  402b58:	mov	w1, wzr
  402b5c:	mov	x2, x22
  402b60:	bl	4017e0 <error@plt>
  402b64:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  402b68:	mov	w2, #0x5                   	// #5
  402b6c:	mov	x0, xzr
  402b70:	add	x1, x1, #0xfc5
  402b74:	bl	401b00 <dcgettext@plt>
  402b78:	mov	x2, x0
  402b7c:	mov	w0, wzr
  402b80:	mov	w1, wzr
  402b84:	bl	4017e0 <error@plt>
  402b88:	b	402788 <__fxstatat@plt+0xbe8>
  402b8c:	mov	w23, #0x2                   	// #2
  402b90:	b	402c08 <__fxstatat@plt+0x1068>
  402b94:	mov	w23, #0x2                   	// #2
  402b98:	bl	401b70 <__errno_location@plt>
  402b9c:	ldr	w21, [x0]
  402ba0:	mov	x20, x0
  402ba4:	cbz	w21, 402bd0 <__fxstatat@plt+0x1030>
  402ba8:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  402bac:	add	x1, x1, #0xe9c
  402bb0:	mov	w2, #0x5                   	// #5
  402bb4:	mov	x0, xzr
  402bb8:	bl	401b00 <dcgettext@plt>
  402bbc:	mov	x2, x0
  402bc0:	mov	w0, wzr
  402bc4:	mov	w1, w21
  402bc8:	bl	4017e0 <error@plt>
  402bcc:	mov	w23, #0x4                   	// #4
  402bd0:	mov	x0, x19
  402bd4:	bl	40630c <__fxstatat@plt+0x476c>
  402bd8:	cbz	w0, 402c08 <__fxstatat@plt+0x1068>
  402bdc:	ldr	w19, [x20]
  402be0:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  402be4:	add	x1, x1, #0xf06
  402be8:	mov	w2, #0x5                   	// #5
  402bec:	mov	x0, xzr
  402bf0:	bl	401b00 <dcgettext@plt>
  402bf4:	mov	x2, x0
  402bf8:	mov	w0, wzr
  402bfc:	mov	w1, w19
  402c00:	bl	4017e0 <error@plt>
  402c04:	mov	w23, #0x4                   	// #4
  402c08:	mov	w0, w23
  402c0c:	ldp	x20, x19, [sp, #208]
  402c10:	ldp	x22, x21, [sp, #192]
  402c14:	ldp	x24, x23, [sp, #176]
  402c18:	ldp	x26, x25, [sp, #160]
  402c1c:	ldp	x28, x27, [sp, #144]
  402c20:	ldp	x29, x30, [sp, #128]
  402c24:	add	sp, sp, #0xe0
  402c28:	ret
  402c2c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402c30:	add	x1, x1, #0x137
  402c34:	mov	w2, #0x5                   	// #5
  402c38:	mov	x0, xzr
  402c3c:	bl	401b00 <dcgettext@plt>
  402c40:	ldr	x2, [x25, #56]
  402c44:	ldrh	w19, [x25, #108]
  402c48:	mov	x20, x0
  402c4c:	mov	w1, #0x3                   	// #3
  402c50:	mov	w0, wzr
  402c54:	bl	404ef8 <__fxstatat@plt+0x3358>
  402c58:	adrp	x5, 40a000 <__fxstatat@plt+0x8460>
  402c5c:	mov	x4, x0
  402c60:	add	x5, x5, #0x16f
  402c64:	mov	w0, wzr
  402c68:	mov	w1, wzr
  402c6c:	mov	x2, x20
  402c70:	mov	w3, w19
  402c74:	bl	4017e0 <error@plt>
  402c78:	bl	4019d0 <abort@plt>
  402c7c:	adrp	x0, 409000 <__fxstatat@plt+0x7460>
  402c80:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  402c84:	adrp	x3, 409000 <__fxstatat@plt+0x7460>
  402c88:	add	x0, x0, #0xeac
  402c8c:	add	x1, x1, #0xebd
  402c90:	add	x3, x3, #0xeca
  402c94:	mov	w2, #0x261                 	// #609
  402c98:	bl	401b60 <__assert_fail@plt>
  402c9c:	stp	x29, x30, [sp, #-48]!
  402ca0:	mov	w2, #0xc900                	// #51456
  402ca4:	str	x21, [sp, #16]
  402ca8:	stp	x20, x19, [sp, #32]
  402cac:	mov	x29, sp
  402cb0:	bl	401b50 <openat@plt>
  402cb4:	tbnz	w0, #31, 402d48 <__fxstatat@plt+0x11a8>
  402cb8:	mov	w20, w0
  402cbc:	bl	4019c0 <fdopendir@plt>
  402cc0:	cbz	x0, 402d34 <__fxstatat@plt+0x1194>
  402cc4:	mov	x19, x0
  402cc8:	bl	401b70 <__errno_location@plt>
  402ccc:	mov	x20, x0
  402cd0:	str	wzr, [x0]
  402cd4:	mov	x0, x19
  402cd8:	bl	401960 <readdir@plt>
  402cdc:	cbz	x0, 402d1c <__fxstatat@plt+0x117c>
  402ce0:	mov	w21, #0x1                   	// #1
  402ce4:	ldrb	w8, [x0, #19]
  402ce8:	cmp	w8, #0x2e
  402cec:	b.ne	402d40 <__fxstatat@plt+0x11a0>  // b.any
  402cf0:	ldrb	w8, [x0, #20]
  402cf4:	cmp	w8, #0x2e
  402cf8:	cinc	x8, x21, eq  // eq = none
  402cfc:	add	x8, x0, x8
  402d00:	ldrb	w8, [x8, #19]
  402d04:	cmp	w8, #0x2f
  402d08:	b.eq	402d10 <__fxstatat@plt+0x1170>  // b.none
  402d0c:	cbnz	w8, 402d40 <__fxstatat@plt+0x11a0>
  402d10:	mov	x0, x19
  402d14:	bl	401960 <readdir@plt>
  402d18:	cbnz	x0, 402ce4 <__fxstatat@plt+0x1144>
  402d1c:	ldr	w20, [x20]
  402d20:	mov	x0, x19
  402d24:	bl	401980 <closedir@plt>
  402d28:	cmp	w20, #0x0
  402d2c:	cset	w0, eq  // eq = none
  402d30:	b	402d4c <__fxstatat@plt+0x11ac>
  402d34:	mov	w0, w20
  402d38:	bl	401990 <close@plt>
  402d3c:	b	402d48 <__fxstatat@plt+0x11a8>
  402d40:	mov	x0, x19
  402d44:	bl	401980 <closedir@plt>
  402d48:	mov	w0, wzr
  402d4c:	ldp	x20, x19, [sp, #32]
  402d50:	ldr	x21, [sp, #16]
  402d54:	ldp	x29, x30, [sp], #48
  402d58:	ret
  402d5c:	sub	sp, sp, #0xe0
  402d60:	stp	x29, x30, [sp, #128]
  402d64:	stp	x28, x27, [sp, #144]
  402d68:	stp	x26, x25, [sp, #160]
  402d6c:	stp	x24, x23, [sp, #176]
  402d70:	stp	x22, x21, [sp, #192]
  402d74:	stp	x20, x19, [sp, #208]
  402d78:	ldr	w19, [x0, #44]
  402d7c:	ldp	x20, x21, [x1, #48]
  402d80:	mov	w22, w4
  402d84:	mov	x24, x3
  402d88:	mov	x26, x1
  402d8c:	mov	w25, w2
  402d90:	add	x29, sp, #0x80
  402d94:	cbz	x5, 402dd4 <__fxstatat@plt+0x1234>
  402d98:	mov	w8, #0x2                   	// #2
  402d9c:	tst	w25, #0x1
  402da0:	mov	w9, #0x4                   	// #4
  402da4:	mov	w0, w19
  402da8:	mov	x1, x20
  402dac:	mov	x27, x5
  402db0:	str	w8, [x5]
  402db4:	csel	w28, w9, wzr, ne  // ne = any
  402db8:	bl	402c9c <__fxstatat@plt+0x10fc>
  402dbc:	tst	w0, #0x1
  402dc0:	mov	w8, #0x3                   	// #3
  402dc4:	mov	w23, w0
  402dc8:	cinc	w8, w8, ne  // ne = any
  402dcc:	str	w8, [x27]
  402dd0:	b	402de4 <__fxstatat@plt+0x1244>
  402dd4:	tst	w25, #0x1
  402dd8:	mov	w8, #0x4                   	// #4
  402ddc:	mov	w23, wzr
  402de0:	csel	w28, w8, wzr, ne  // ne = any
  402de4:	mov	x8, #0xffffffffffffffff    	// #-1
  402de8:	str	x8, [sp, #48]
  402dec:	ldr	x8, [x26, #32]
  402df0:	cbz	x8, 402dfc <__fxstatat@plt+0x125c>
  402df4:	mov	w19, #0x3                   	// #3
  402df8:	b	4030a4 <__fxstatat@plt+0x1504>
  402dfc:	ldr	w8, [x24, #4]
  402e00:	cmp	w8, #0x5
  402e04:	b.eq	4030a0 <__fxstatat@plt+0x1500>  // b.none
  402e08:	ldrb	w9, [x24]
  402e0c:	cbz	w9, 402e18 <__fxstatat@plt+0x1278>
  402e10:	mov	w26, wzr
  402e14:	b	402e3c <__fxstatat@plt+0x129c>
  402e18:	cmp	w8, #0x3
  402e1c:	b.eq	402e28 <__fxstatat@plt+0x1288>  // b.none
  402e20:	ldrb	w9, [x24, #25]
  402e24:	cbz	w9, 402e10 <__fxstatat@plt+0x1270>
  402e28:	bl	405640 <__fxstatat@plt+0x3aa0>
  402e2c:	tbz	w0, #0, 402e50 <__fxstatat@plt+0x12b0>
  402e30:	bl	401b70 <__errno_location@plt>
  402e34:	ldr	w26, [x0]
  402e38:	ldr	w8, [x24, #4]
  402e3c:	cmp	w8, #0x3
  402e40:	b.ne	4030a0 <__fxstatat@plt+0x1500>  // b.any
  402e44:	mov	w27, wzr
  402e48:	tbz	w27, #31, 402e74 <__fxstatat@plt+0x12d4>
  402e4c:	b	402e98 <__fxstatat@plt+0x12f8>
  402e50:	mov	x2, sp
  402e54:	mov	w0, w19
  402e58:	mov	x1, x20
  402e5c:	bl	4032a8 <__fxstatat@plt+0x1708>
  402e60:	cbz	w0, 402f34 <__fxstatat@plt+0x1394>
  402e64:	mov	w27, #0xffffffff            	// #-1
  402e68:	bl	401b70 <__errno_location@plt>
  402e6c:	ldr	w26, [x0]
  402e70:	tbnz	w27, #31, 402e98 <__fxstatat@plt+0x12f8>
  402e74:	tbnz	w25, #0, 402e98 <__fxstatat@plt+0x12f8>
  402e78:	mov	x2, sp
  402e7c:	mov	w0, w19
  402e80:	mov	x1, x20
  402e84:	bl	4032a8 <__fxstatat@plt+0x1708>
  402e88:	cbz	w0, 402ea4 <__fxstatat@plt+0x1304>
  402e8c:	bl	401b70 <__errno_location@plt>
  402e90:	ldr	w26, [x0]
  402e94:	b	402ef4 <__fxstatat@plt+0x1354>
  402e98:	tbnz	w27, #31, 402ef4 <__fxstatat@plt+0x1354>
  402e9c:	tbnz	w25, #0, 402ed0 <__fxstatat@plt+0x1330>
  402ea0:	b	402f78 <__fxstatat@plt+0x13d8>
  402ea4:	ldr	w8, [sp, #16]
  402ea8:	and	w8, w8, #0xf000
  402eac:	cmp	w8, #0x4, lsl #12
  402eb0:	b.eq	402ed0 <__fxstatat@plt+0x1330>  // b.none
  402eb4:	cmp	w8, #0xa, lsl #12
  402eb8:	b.ne	402f74 <__fxstatat@plt+0x13d4>  // b.any
  402ebc:	ldr	w8, [x24, #4]
  402ec0:	cmp	w8, #0x3
  402ec4:	b.ne	4030a0 <__fxstatat@plt+0x1500>  // b.any
  402ec8:	mov	w28, #0xa                   	// #10
  402ecc:	b	402f78 <__fxstatat@plt+0x13d8>
  402ed0:	ldrb	w8, [x24, #9]
  402ed4:	cbnz	w8, 402eec <__fxstatat@plt+0x134c>
  402ed8:	ldrb	w8, [x24, #10]
  402edc:	mov	w26, #0x15                  	// #21
  402ee0:	cbz	w8, 402ef4 <__fxstatat@plt+0x1354>
  402ee4:	eor	w8, w23, #0x1
  402ee8:	tbnz	w8, #0, 402ef4 <__fxstatat@plt+0x1354>
  402eec:	mov	w28, #0x4                   	// #4
  402ef0:	b	402f78 <__fxstatat@plt+0x13d8>
  402ef4:	mov	w0, #0x4                   	// #4
  402ef8:	mov	x1, x21
  402efc:	mov	w19, #0x4                   	// #4
  402f00:	bl	404d34 <__fxstatat@plt+0x3194>
  402f04:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  402f08:	mov	x20, x0
  402f0c:	add	x1, x1, #0xf17
  402f10:	mov	w2, #0x5                   	// #5
  402f14:	mov	x0, xzr
  402f18:	bl	401b00 <dcgettext@plt>
  402f1c:	mov	x2, x0
  402f20:	mov	w0, wzr
  402f24:	mov	w1, w26
  402f28:	mov	x3, x20
  402f2c:	bl	4017e0 <error@plt>
  402f30:	b	4030a4 <__fxstatat@plt+0x1504>
  402f34:	ldr	w8, [sp, #16]
  402f38:	and	w8, w8, #0xf000
  402f3c:	cmp	w8, #0xa, lsl #12
  402f40:	b.eq	402e30 <__fxstatat@plt+0x1290>  // b.none
  402f44:	mov	w2, #0x2                   	// #2
  402f48:	mov	w3, #0x200                 	// #512
  402f4c:	mov	w0, w19
  402f50:	mov	x1, x20
  402f54:	bl	401b40 <faccessat@plt>
  402f58:	cbz	w0, 402e30 <__fxstatat@plt+0x1290>
  402f5c:	bl	401b70 <__errno_location@plt>
  402f60:	ldr	w8, [x0]
  402f64:	cmp	w8, #0xd
  402f68:	mov	w8, #0x1                   	// #1
  402f6c:	cneg	w27, w8, ne  // ne = any
  402f70:	b	402e6c <__fxstatat@plt+0x12cc>
  402f74:	mov	w28, wzr
  402f78:	mov	w0, #0x4                   	// #4
  402f7c:	mov	x1, x21
  402f80:	bl	404d34 <__fxstatat@plt+0x3194>
  402f84:	cmp	w28, #0x4
  402f88:	cset	w8, ne  // ne = any
  402f8c:	cmp	w22, #0x2
  402f90:	cset	w9, ne  // ne = any
  402f94:	orr	w8, w9, w8
  402f98:	orr	w8, w23, w8
  402f9c:	mov	x21, x0
  402fa0:	tbz	w8, #0, 402ff0 <__fxstatat@plt+0x1450>
  402fa4:	mov	x2, sp
  402fa8:	mov	w0, w19
  402fac:	mov	x1, x20
  402fb0:	bl	4032a8 <__fxstatat@plt+0x1708>
  402fb4:	cbz	w0, 40303c <__fxstatat@plt+0x149c>
  402fb8:	bl	401b70 <__errno_location@plt>
  402fbc:	ldr	w19, [x0]
  402fc0:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  402fc4:	add	x1, x1, #0xf17
  402fc8:	mov	w2, #0x5                   	// #5
  402fcc:	mov	x0, xzr
  402fd0:	bl	401b00 <dcgettext@plt>
  402fd4:	mov	x2, x0
  402fd8:	mov	w0, wzr
  402fdc:	mov	w1, w19
  402fe0:	mov	x3, x21
  402fe4:	bl	4017e0 <error@plt>
  402fe8:	mov	w19, #0x4                   	// #4
  402fec:	b	4030a4 <__fxstatat@plt+0x1504>
  402ff0:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  402ff4:	ldr	x19, [x8, #680]
  402ff8:	adrp	x8, 40a000 <__fxstatat@plt+0x8460>
  402ffc:	adrp	x9, 40a000 <__fxstatat@plt+0x8460>
  403000:	add	x8, x8, #0x185
  403004:	add	x9, x9, #0x1b5
  403008:	cmp	w27, #0x0
  40300c:	csel	x1, x9, x8, eq  // eq = none
  403010:	mov	w2, #0x5                   	// #5
  403014:	mov	x0, xzr
  403018:	bl	401b00 <dcgettext@plt>
  40301c:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  403020:	ldr	x3, [x8, #776]
  403024:	mov	x2, x0
  403028:	mov	w1, #0x1                   	// #1
  40302c:	mov	x0, x19
  403030:	mov	x4, x21
  403034:	bl	401a10 <__fprintf_chk@plt>
  403038:	b	403098 <__fxstatat@plt+0x14f8>
  40303c:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  403040:	ldr	x19, [x8, #680]
  403044:	adrp	x8, 40a000 <__fxstatat@plt+0x8460>
  403048:	adrp	x9, 40a000 <__fxstatat@plt+0x8460>
  40304c:	add	x8, x8, #0x1d5
  403050:	add	x9, x9, #0x1f8
  403054:	cmp	w27, #0x0
  403058:	csel	x1, x9, x8, eq  // eq = none
  40305c:	mov	w2, #0x5                   	// #5
  403060:	mov	x0, xzr
  403064:	bl	401b00 <dcgettext@plt>
  403068:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  40306c:	ldr	x20, [x8, #776]
  403070:	mov	x22, x0
  403074:	mov	x0, sp
  403078:	bl	40390c <__fxstatat@plt+0x1d6c>
  40307c:	mov	x4, x0
  403080:	mov	w1, #0x1                   	// #1
  403084:	mov	x0, x19
  403088:	mov	x2, x22
  40308c:	mov	x3, x20
  403090:	mov	x5, x21
  403094:	bl	401a10 <__fprintf_chk@plt>
  403098:	bl	4059c8 <__fxstatat@plt+0x3e28>
  40309c:	tbz	w0, #0, 402df4 <__fxstatat@plt+0x1254>
  4030a0:	mov	w19, #0x2                   	// #2
  4030a4:	mov	w0, w19
  4030a8:	ldp	x20, x19, [sp, #208]
  4030ac:	ldp	x22, x21, [sp, #192]
  4030b0:	ldp	x24, x23, [sp, #176]
  4030b4:	ldp	x26, x25, [sp, #160]
  4030b8:	ldp	x28, x27, [sp, #144]
  4030bc:	ldp	x29, x30, [sp, #128]
  4030c0:	add	sp, sp, #0xe0
  4030c4:	ret
  4030c8:	sub	sp, sp, #0xc0
  4030cc:	stp	x29, x30, [sp, #128]
  4030d0:	stp	x22, x21, [sp, #160]
  4030d4:	stp	x20, x19, [sp, #176]
  4030d8:	str	x23, [sp, #144]
  4030dc:	mov	x19, x1
  4030e0:	mov	x23, x0
  4030e4:	ldr	w0, [x0, #44]
  4030e8:	ldr	x1, [x1, #48]
  4030ec:	tst	w3, #0x1
  4030f0:	mov	w8, #0x200                 	// #512
  4030f4:	mov	x22, x2
  4030f8:	csel	w2, w8, wzr, ne  // ne = any
  4030fc:	add	x29, sp, #0x80
  403100:	mov	w20, w3
  403104:	bl	401840 <unlinkat@plt>
  403108:	cbz	w0, 40323c <__fxstatat@plt+0x169c>
  40310c:	bl	401b70 <__errno_location@plt>
  403110:	ldr	w20, [x0]
  403114:	mov	x21, x0
  403118:	cmp	w20, #0x1e
  40311c:	b.ne	403150 <__fxstatat@plt+0x15b0>  // b.any
  403120:	ldr	w0, [x23, #44]
  403124:	ldr	x1, [x19, #48]
  403128:	mov	x2, sp
  40312c:	mov	w3, #0x100                 	// #256
  403130:	bl	409118 <__fxstatat@plt+0x7578>
  403134:	cbz	w0, 403144 <__fxstatat@plt+0x15a4>
  403138:	ldr	w8, [x21]
  40313c:	cmp	w8, #0x2
  403140:	b.eq	40314c <__fxstatat@plt+0x15ac>  // b.none
  403144:	mov	w8, #0x1e                  	// #30
  403148:	str	w8, [x21]
  40314c:	ldr	w20, [x21]
  403150:	ldrb	w8, [x22]
  403154:	cbz	w8, 403184 <__fxstatat@plt+0x15e4>
  403158:	cmp	w20, #0x16
  40315c:	mov	w22, #0x2                   	// #2
  403160:	b.hi	40317c <__fxstatat@plt+0x15dc>  // b.pmore
  403164:	mov	w8, #0x1                   	// #1
  403168:	mov	w9, #0x4                   	// #4
  40316c:	lsl	w8, w8, w20
  403170:	movk	w9, #0x50, lsl #16
  403174:	tst	w8, w9
  403178:	b.ne	40328c <__fxstatat@plt+0x16ec>  // b.any
  40317c:	cmp	w20, #0x54
  403180:	b.eq	40328c <__fxstatat@plt+0x16ec>  // b.none
  403184:	ldrh	w8, [x19, #108]
  403188:	cmp	w8, #0x4
  40318c:	b.ne	4031d0 <__fxstatat@plt+0x1630>  // b.any
  403190:	cmp	w20, #0x27
  403194:	b.hi	4031d0 <__fxstatat@plt+0x1630>  // b.pmore
  403198:	mov	w8, w20
  40319c:	mov	w9, #0x1                   	// #1
  4031a0:	lsl	x8, x9, x8
  4031a4:	mov	x9, #0x320000              	// #3276800
  4031a8:	movk	x9, #0x80, lsl #32
  4031ac:	tst	x8, x9
  4031b0:	b.eq	4031d0 <__fxstatat@plt+0x1630>  // b.none
  4031b4:	ldr	w8, [x19, #64]
  4031b8:	cmp	w8, #0xd
  4031bc:	b.eq	4031c8 <__fxstatat@plt+0x1628>  // b.none
  4031c0:	cmp	w8, #0x1
  4031c4:	b.ne	4031d0 <__fxstatat@plt+0x1630>  // b.any
  4031c8:	mov	w20, w8
  4031cc:	str	w8, [x21]
  4031d0:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  4031d4:	add	x1, x1, #0xf17
  4031d8:	mov	w2, #0x5                   	// #5
  4031dc:	mov	x0, xzr
  4031e0:	bl	401b00 <dcgettext@plt>
  4031e4:	ldr	x1, [x19, #56]
  4031e8:	mov	x21, x0
  4031ec:	mov	w0, #0x4                   	// #4
  4031f0:	mov	w22, #0x4                   	// #4
  4031f4:	bl	404d34 <__fxstatat@plt+0x3194>
  4031f8:	mov	x3, x0
  4031fc:	mov	w0, wzr
  403200:	mov	w1, w20
  403204:	mov	x2, x21
  403208:	bl	4017e0 <error@plt>
  40320c:	ldr	x8, [x19, #8]
  403210:	ldr	x9, [x8, #88]
  403214:	tbnz	x9, #63, 40328c <__fxstatat@plt+0x16ec>
  403218:	mov	w9, #0x1                   	// #1
  40321c:	ldr	x10, [x8, #32]
  403220:	cbnz	x10, 403234 <__fxstatat@plt+0x1694>
  403224:	str	x9, [x8, #32]
  403228:	ldr	x8, [x8, #8]
  40322c:	ldr	x10, [x8, #88]
  403230:	tbz	x10, #63, 40321c <__fxstatat@plt+0x167c>
  403234:	mov	w22, #0x4                   	// #4
  403238:	b	40328c <__fxstatat@plt+0x16ec>
  40323c:	ldrb	w8, [x22, #26]
  403240:	cbz	w8, 403288 <__fxstatat@plt+0x16e8>
  403244:	adrp	x8, 40a000 <__fxstatat@plt+0x8460>
  403248:	adrp	x9, 40a000 <__fxstatat@plt+0x8460>
  40324c:	add	x8, x8, #0x221
  403250:	add	x9, x9, #0x20b
  403254:	tst	w20, #0x1
  403258:	csel	x1, x9, x8, ne  // ne = any
  40325c:	mov	w2, #0x5                   	// #5
  403260:	mov	x0, xzr
  403264:	bl	401b00 <dcgettext@plt>
  403268:	ldr	x1, [x19, #56]
  40326c:	mov	x19, x0
  403270:	mov	w0, #0x4                   	// #4
  403274:	bl	404d34 <__fxstatat@plt+0x3194>
  403278:	mov	x2, x0
  40327c:	mov	w0, #0x1                   	// #1
  403280:	mov	x1, x19
  403284:	bl	401910 <__printf_chk@plt>
  403288:	mov	w22, #0x2                   	// #2
  40328c:	mov	w0, w22
  403290:	ldp	x20, x19, [sp, #176]
  403294:	ldp	x22, x21, [sp, #160]
  403298:	ldr	x23, [sp, #144]
  40329c:	ldp	x29, x30, [sp, #128]
  4032a0:	add	sp, sp, #0xc0
  4032a4:	ret
  4032a8:	stp	x29, x30, [sp, #-32]!
  4032ac:	ldr	x8, [x2, #48]
  4032b0:	str	x19, [sp, #16]
  4032b4:	mov	x19, x2
  4032b8:	mov	x29, sp
  4032bc:	cmn	x8, #0x1
  4032c0:	b.eq	4032d0 <__fxstatat@plt+0x1730>  // b.none
  4032c4:	tbnz	x8, #63, 403300 <__fxstatat@plt+0x1760>
  4032c8:	mov	w0, wzr
  4032cc:	b	403310 <__fxstatat@plt+0x1770>
  4032d0:	mov	w3, #0x100                 	// #256
  4032d4:	mov	x2, x19
  4032d8:	bl	409118 <__fxstatat@plt+0x7578>
  4032dc:	cbz	w0, 4032f8 <__fxstatat@plt+0x1758>
  4032e0:	mov	x8, #0xfffffffffffffffe    	// #-2
  4032e4:	str	x8, [x19, #48]
  4032e8:	bl	401b70 <__errno_location@plt>
  4032ec:	ldrsw	x8, [x0]
  4032f0:	str	x8, [x19, #8]
  4032f4:	b	403300 <__fxstatat@plt+0x1760>
  4032f8:	ldr	x8, [x19, #48]
  4032fc:	tbz	x8, #63, 4032c8 <__fxstatat@plt+0x1728>
  403300:	ldr	x19, [x19, #8]
  403304:	bl	401b70 <__errno_location@plt>
  403308:	str	w19, [x0]
  40330c:	mov	w0, #0xffffffff            	// #-1
  403310:	ldr	x19, [sp, #16]
  403314:	ldp	x29, x30, [sp], #32
  403318:	ret
  40331c:	mov	w0, #0x1                   	// #1
  403320:	b	401cbc <__fxstatat@plt+0x11c>
  403324:	stp	x29, x30, [sp, #-96]!
  403328:	stp	x28, x27, [sp, #16]
  40332c:	stp	x26, x25, [sp, #32]
  403330:	stp	x24, x23, [sp, #48]
  403334:	stp	x22, x21, [sp, #64]
  403338:	stp	x20, x19, [sp, #80]
  40333c:	mov	x29, sp
  403340:	mov	x19, x3
  403344:	mov	x20, x2
  403348:	mov	x24, x1
  40334c:	mov	x21, x0
  403350:	bl	4017b0 <strlen@plt>
  403354:	ldr	x25, [x24]
  403358:	cbz	x25, 4033e4 <__fxstatat@plt+0x1844>
  40335c:	mov	x22, x0
  403360:	mov	w26, wzr
  403364:	mov	x23, xzr
  403368:	add	x27, x24, #0x8
  40336c:	mov	x28, #0xffffffffffffffff    	// #-1
  403370:	mov	x24, x20
  403374:	mov	x0, x25
  403378:	mov	x1, x21
  40337c:	mov	x2, x22
  403380:	bl	4018e0 <strncmp@plt>
  403384:	cbnz	w0, 4033c4 <__fxstatat@plt+0x1824>
  403388:	mov	x0, x25
  40338c:	bl	4017b0 <strlen@plt>
  403390:	cmp	x0, x22
  403394:	b.eq	4033e8 <__fxstatat@plt+0x1848>  // b.none
  403398:	cmn	x28, #0x1
  40339c:	b.eq	4033c0 <__fxstatat@plt+0x1820>  // b.none
  4033a0:	cbz	x20, 4033b8 <__fxstatat@plt+0x1818>
  4033a4:	madd	x0, x28, x19, x20
  4033a8:	mov	x1, x24
  4033ac:	mov	x2, x19
  4033b0:	bl	401950 <bcmp@plt>
  4033b4:	cbz	w0, 4033c4 <__fxstatat@plt+0x1824>
  4033b8:	mov	w26, #0x1                   	// #1
  4033bc:	b	4033c4 <__fxstatat@plt+0x1824>
  4033c0:	mov	x28, x23
  4033c4:	ldr	x25, [x27, x23, lsl #3]
  4033c8:	add	x23, x23, #0x1
  4033cc:	add	x24, x24, x19
  4033d0:	cbnz	x25, 403374 <__fxstatat@plt+0x17d4>
  4033d4:	tst	w26, #0x1
  4033d8:	mov	x8, #0xfffffffffffffffe    	// #-2
  4033dc:	csel	x0, x8, x28, ne  // ne = any
  4033e0:	b	4033ec <__fxstatat@plt+0x184c>
  4033e4:	mov	x23, #0xffffffffffffffff    	// #-1
  4033e8:	mov	x0, x23
  4033ec:	ldp	x20, x19, [sp, #80]
  4033f0:	ldp	x22, x21, [sp, #64]
  4033f4:	ldp	x24, x23, [sp, #48]
  4033f8:	ldp	x26, x25, [sp, #32]
  4033fc:	ldp	x28, x27, [sp, #16]
  403400:	ldp	x29, x30, [sp], #96
  403404:	ret
  403408:	stp	x29, x30, [sp, #-48]!
  40340c:	adrp	x8, 40a000 <__fxstatat@plt+0x8460>
  403410:	adrp	x9, 40a000 <__fxstatat@plt+0x8460>
  403414:	add	x8, x8, #0x24d
  403418:	add	x9, x9, #0x232
  40341c:	cmn	x2, #0x1
  403420:	stp	x20, x19, [sp, #32]
  403424:	mov	x19, x1
  403428:	mov	x20, x0
  40342c:	csel	x1, x9, x8, eq  // eq = none
  403430:	mov	w2, #0x5                   	// #5
  403434:	mov	x0, xzr
  403438:	str	x21, [sp, #16]
  40343c:	mov	x29, sp
  403440:	bl	401b00 <dcgettext@plt>
  403444:	mov	x21, x0
  403448:	mov	w1, #0x8                   	// #8
  40344c:	mov	w0, wzr
  403450:	mov	x2, x19
  403454:	bl	404c9c <__fxstatat@plt+0x30fc>
  403458:	mov	x19, x0
  40345c:	mov	w0, #0x1                   	// #1
  403460:	mov	x1, x20
  403464:	bl	40502c <__fxstatat@plt+0x348c>
  403468:	mov	x2, x21
  40346c:	mov	x3, x19
  403470:	ldp	x20, x19, [sp, #32]
  403474:	ldr	x21, [sp, #16]
  403478:	mov	x4, x0
  40347c:	mov	w0, wzr
  403480:	mov	w1, wzr
  403484:	ldp	x29, x30, [sp], #48
  403488:	b	4017e0 <error@plt>
  40348c:	stp	x29, x30, [sp, #-96]!
  403490:	stp	x20, x19, [sp, #80]
  403494:	mov	x20, x1
  403498:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  40349c:	stp	x22, x21, [sp, #64]
  4034a0:	mov	x19, x2
  4034a4:	mov	x21, x0
  4034a8:	add	x1, x1, #0x26a
  4034ac:	mov	w2, #0x5                   	// #5
  4034b0:	mov	x0, xzr
  4034b4:	stp	x28, x27, [sp, #16]
  4034b8:	stp	x26, x25, [sp, #32]
  4034bc:	stp	x24, x23, [sp, #48]
  4034c0:	mov	x29, sp
  4034c4:	bl	401b00 <dcgettext@plt>
  4034c8:	adrp	x26, 41b000 <__fxstatat@plt+0x19460>
  4034cc:	ldr	x1, [x26, #680]
  4034d0:	bl	401b10 <fputs_unlocked@plt>
  4034d4:	ldr	x24, [x21]
  4034d8:	cbz	x24, 403570 <__fxstatat@plt+0x19d0>
  4034dc:	add	x28, x21, #0x8
  4034e0:	adrp	x21, 40a000 <__fxstatat@plt+0x8460>
  4034e4:	mov	x27, xzr
  4034e8:	mov	x23, xzr
  4034ec:	mov	x22, xzr
  4034f0:	add	x21, x21, #0x27f
  4034f4:	cbz	x22, 403538 <__fxstatat@plt+0x1998>
  4034f8:	add	x1, x20, x27
  4034fc:	mov	x0, x23
  403500:	mov	x2, x19
  403504:	bl	401950 <bcmp@plt>
  403508:	mov	x25, x27
  40350c:	cbnz	w0, 40353c <__fxstatat@plt+0x199c>
  403510:	ldr	x25, [x26, #680]
  403514:	mov	x0, x24
  403518:	bl	40503c <__fxstatat@plt+0x349c>
  40351c:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  403520:	mov	x3, x0
  403524:	mov	w1, #0x1                   	// #1
  403528:	mov	x0, x25
  40352c:	add	x2, x2, #0x287
  403530:	bl	401a10 <__fprintf_chk@plt>
  403534:	b	403560 <__fxstatat@plt+0x19c0>
  403538:	mov	x25, xzr
  40353c:	ldr	x23, [x26, #680]
  403540:	mov	x0, x24
  403544:	bl	40503c <__fxstatat@plt+0x349c>
  403548:	mov	x3, x0
  40354c:	mov	w1, #0x1                   	// #1
  403550:	mov	x0, x23
  403554:	mov	x2, x21
  403558:	bl	401a10 <__fprintf_chk@plt>
  40355c:	add	x23, x20, x25
  403560:	ldr	x24, [x28, x22, lsl #3]
  403564:	add	x22, x22, #0x1
  403568:	add	x27, x27, x19
  40356c:	cbnz	x24, 4034f4 <__fxstatat@plt+0x1954>
  403570:	ldr	x1, [x26, #680]
  403574:	ldp	x20, x19, [sp, #80]
  403578:	ldp	x22, x21, [sp, #64]
  40357c:	ldp	x24, x23, [sp, #48]
  403580:	ldp	x26, x25, [sp, #32]
  403584:	ldp	x28, x27, [sp, #16]
  403588:	mov	w0, #0xa                   	// #10
  40358c:	ldp	x29, x30, [sp], #96
  403590:	b	401890 <putc_unlocked@plt>
  403594:	stp	x29, x30, [sp, #-64]!
  403598:	stp	x24, x23, [sp, #16]
  40359c:	stp	x22, x21, [sp, #32]
  4035a0:	mov	x21, x3
  4035a4:	mov	x22, x2
  4035a8:	mov	x23, x1
  4035ac:	mov	x24, x0
  4035b0:	mov	x0, x1
  4035b4:	mov	x1, x2
  4035b8:	mov	x2, x3
  4035bc:	mov	x3, x4
  4035c0:	stp	x20, x19, [sp, #48]
  4035c4:	mov	x29, sp
  4035c8:	mov	x19, x5
  4035cc:	mov	x20, x4
  4035d0:	bl	403324 <__fxstatat@plt+0x1784>
  4035d4:	mov	x2, x0
  4035d8:	tbz	x0, #63, 403600 <__fxstatat@plt+0x1a60>
  4035dc:	mov	x0, x24
  4035e0:	mov	x1, x23
  4035e4:	bl	403408 <__fxstatat@plt+0x1868>
  4035e8:	mov	x0, x22
  4035ec:	mov	x1, x21
  4035f0:	mov	x2, x20
  4035f4:	bl	40348c <__fxstatat@plt+0x18ec>
  4035f8:	blr	x19
  4035fc:	mov	x2, #0xffffffffffffffff    	// #-1
  403600:	ldp	x20, x19, [sp, #48]
  403604:	ldp	x22, x21, [sp, #32]
  403608:	ldp	x24, x23, [sp, #16]
  40360c:	mov	x0, x2
  403610:	ldp	x29, x30, [sp], #64
  403614:	ret
  403618:	stp	x29, x30, [sp, #-64]!
  40361c:	stp	x22, x21, [sp, #32]
  403620:	stp	x20, x19, [sp, #48]
  403624:	ldr	x20, [x1]
  403628:	str	x23, [sp, #16]
  40362c:	mov	x29, sp
  403630:	cbz	x20, 403680 <__fxstatat@plt+0x1ae0>
  403634:	mov	x22, x2
  403638:	mov	x23, x1
  40363c:	mov	x1, x2
  403640:	mov	x2, x3
  403644:	mov	x19, x3
  403648:	mov	x21, x0
  40364c:	bl	401950 <bcmp@plt>
  403650:	cbz	w0, 403680 <__fxstatat@plt+0x1ae0>
  403654:	add	x22, x22, x19
  403658:	add	x23, x23, #0x8
  40365c:	ldr	x20, [x23]
  403660:	cbz	x20, 403680 <__fxstatat@plt+0x1ae0>
  403664:	mov	x0, x21
  403668:	mov	x1, x22
  40366c:	mov	x2, x19
  403670:	bl	401950 <bcmp@plt>
  403674:	add	x22, x22, x19
  403678:	add	x23, x23, #0x8
  40367c:	cbnz	w0, 40365c <__fxstatat@plt+0x1abc>
  403680:	mov	x0, x20
  403684:	ldp	x20, x19, [sp, #48]
  403688:	ldp	x22, x21, [sp, #32]
  40368c:	ldr	x23, [sp, #16]
  403690:	ldp	x29, x30, [sp], #64
  403694:	ret
  403698:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  40369c:	str	x0, [x8, #752]
  4036a0:	ret
  4036a4:	stp	x29, x30, [sp, #-48]!
  4036a8:	stp	x20, x19, [sp, #32]
  4036ac:	adrp	x20, 41b000 <__fxstatat@plt+0x19460>
  4036b0:	ldr	x19, [x20, #712]
  4036b4:	str	x21, [sp, #16]
  4036b8:	mov	x29, sp
  4036bc:	mov	x0, x19
  4036c0:	bl	405ad8 <__fxstatat@plt+0x3f38>
  4036c4:	cbz	x0, 4036dc <__fxstatat@plt+0x1b3c>
  4036c8:	mov	w2, #0x1                   	// #1
  4036cc:	mov	x0, x19
  4036d0:	mov	x1, xzr
  4036d4:	bl	405b18 <__fxstatat@plt+0x3f78>
  4036d8:	cbz	w0, 4036e4 <__fxstatat@plt+0x1b44>
  4036dc:	mov	w19, wzr
  4036e0:	b	4036f4 <__fxstatat@plt+0x1b54>
  4036e4:	ldr	x0, [x20, #712]
  4036e8:	bl	405a90 <__fxstatat@plt+0x3ef0>
  4036ec:	cmp	w0, #0x0
  4036f0:	cset	w19, ne  // ne = any
  4036f4:	ldr	x0, [x20, #712]
  4036f8:	bl	407a38 <__fxstatat@plt+0x5e98>
  4036fc:	tbnz	w19, #0, 403714 <__fxstatat@plt+0x1b74>
  403700:	cbnz	w0, 403714 <__fxstatat@plt+0x1b74>
  403704:	ldp	x20, x19, [sp, #32]
  403708:	ldr	x21, [sp, #16]
  40370c:	ldp	x29, x30, [sp], #48
  403710:	b	4037ac <__fxstatat@plt+0x1c0c>
  403714:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  403718:	add	x1, x1, #0x28c
  40371c:	mov	w2, #0x5                   	// #5
  403720:	mov	x0, xzr
  403724:	bl	401b00 <dcgettext@plt>
  403728:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  40372c:	ldr	x21, [x8, #752]
  403730:	mov	x19, x0
  403734:	bl	401b70 <__errno_location@plt>
  403738:	ldr	w20, [x0]
  40373c:	cbnz	x21, 40375c <__fxstatat@plt+0x1bbc>
  403740:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  403744:	add	x2, x2, #0x289
  403748:	mov	w0, wzr
  40374c:	mov	w1, w20
  403750:	mov	x3, x19
  403754:	bl	4017e0 <error@plt>
  403758:	b	403780 <__fxstatat@plt+0x1be0>
  40375c:	mov	x0, x21
  403760:	bl	404e48 <__fxstatat@plt+0x32a8>
  403764:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  403768:	mov	x3, x0
  40376c:	add	x2, x2, #0x29f
  403770:	mov	w0, wzr
  403774:	mov	w1, w20
  403778:	mov	x4, x19
  40377c:	bl	4017e0 <error@plt>
  403780:	bl	4037ac <__fxstatat@plt+0x1c0c>
  403784:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  403788:	ldr	w0, [x8, #576]
  40378c:	bl	4017a0 <_exit@plt>
  403790:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  403794:	str	x0, [x8, #760]
  403798:	ret
  40379c:	and	w8, w0, #0x1
  4037a0:	adrp	x9, 41b000 <__fxstatat@plt+0x19460>
  4037a4:	strb	w8, [x9, #768]
  4037a8:	ret
  4037ac:	stp	x29, x30, [sp, #-48]!
  4037b0:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  4037b4:	ldr	x0, [x8, #704]
  4037b8:	str	x21, [sp, #16]
  4037bc:	stp	x20, x19, [sp, #32]
  4037c0:	mov	x29, sp
  4037c4:	bl	407a38 <__fxstatat@plt+0x5e98>
  4037c8:	cbz	w0, 4037e8 <__fxstatat@plt+0x1c48>
  4037cc:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  4037d0:	ldrb	w8, [x8, #768]
  4037d4:	cbz	w8, 403808 <__fxstatat@plt+0x1c68>
  4037d8:	bl	401b70 <__errno_location@plt>
  4037dc:	ldr	w8, [x0]
  4037e0:	cmp	w8, #0x20
  4037e4:	b.ne	403808 <__fxstatat@plt+0x1c68>  // b.any
  4037e8:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  4037ec:	ldr	x0, [x8, #680]
  4037f0:	bl	407a38 <__fxstatat@plt+0x5e98>
  4037f4:	cbnz	w0, 403874 <__fxstatat@plt+0x1cd4>
  4037f8:	ldp	x20, x19, [sp, #32]
  4037fc:	ldr	x21, [sp, #16]
  403800:	ldp	x29, x30, [sp], #48
  403804:	ret
  403808:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  40380c:	add	x1, x1, #0x2a6
  403810:	mov	w2, #0x5                   	// #5
  403814:	mov	x0, xzr
  403818:	bl	401b00 <dcgettext@plt>
  40381c:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  403820:	ldr	x21, [x8, #760]
  403824:	mov	x19, x0
  403828:	bl	401b70 <__errno_location@plt>
  40382c:	ldr	w20, [x0]
  403830:	cbnz	x21, 403850 <__fxstatat@plt+0x1cb0>
  403834:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  403838:	add	x2, x2, #0x289
  40383c:	mov	w0, wzr
  403840:	mov	w1, w20
  403844:	mov	x3, x19
  403848:	bl	4017e0 <error@plt>
  40384c:	b	403874 <__fxstatat@plt+0x1cd4>
  403850:	mov	x0, x21
  403854:	bl	404e48 <__fxstatat@plt+0x32a8>
  403858:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  40385c:	mov	x3, x0
  403860:	add	x2, x2, #0x29f
  403864:	mov	w0, wzr
  403868:	mov	w1, w20
  40386c:	mov	x4, x19
  403870:	bl	4017e0 <error@plt>
  403874:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  403878:	ldr	w0, [x8, #576]
  40387c:	bl	4017a0 <_exit@plt>
  403880:	sub	x0, x0, #0x1
  403884:	ldrb	w10, [x0, #1]!
  403888:	cmp	w10, #0x2f
  40388c:	b.eq	403884 <__fxstatat@plt+0x1ce4>  // b.none
  403890:	mov	w8, wzr
  403894:	mov	x9, x0
  403898:	and	w10, w10, #0xff
  40389c:	cmp	w10, #0x2f
  4038a0:	b.eq	4038b8 <__fxstatat@plt+0x1d18>  // b.none
  4038a4:	cbz	w10, 4038c4 <__fxstatat@plt+0x1d24>
  4038a8:	tst	w8, #0x1
  4038ac:	mov	w8, wzr
  4038b0:	csel	x0, x9, x0, ne  // ne = any
  4038b4:	b	4038bc <__fxstatat@plt+0x1d1c>
  4038b8:	mov	w8, #0x1                   	// #1
  4038bc:	ldrb	w10, [x9, #1]!
  4038c0:	b	403898 <__fxstatat@plt+0x1cf8>
  4038c4:	ret
  4038c8:	stp	x29, x30, [sp, #-32]!
  4038cc:	str	x19, [sp, #16]
  4038d0:	mov	x29, sp
  4038d4:	mov	x19, x0
  4038d8:	bl	4017b0 <strlen@plt>
  4038dc:	mov	x8, x0
  4038e0:	sub	x9, x19, #0x1
  4038e4:	mov	x0, x8
  4038e8:	cmp	x8, #0x2
  4038ec:	b.cc	403900 <__fxstatat@plt+0x1d60>  // b.lo, b.ul, b.last
  4038f0:	ldrb	w8, [x9, x0]
  4038f4:	cmp	w8, #0x2f
  4038f8:	sub	x8, x0, #0x1
  4038fc:	b.eq	4038e4 <__fxstatat@plt+0x1d44>  // b.none
  403900:	ldr	x19, [sp, #16]
  403904:	ldp	x29, x30, [sp], #32
  403908:	ret
  40390c:	ldr	w8, [x0, #16]
  403910:	and	w8, w8, #0xf000
  403914:	sub	w8, w8, #0x1, lsl #12
  403918:	lsr	w8, w8, #12
  40391c:	cmp	w8, #0xb
  403920:	b.hi	40395c <__fxstatat@plt+0x1dbc>  // b.pmore
  403924:	adrp	x9, 40a000 <__fxstatat@plt+0x8460>
  403928:	add	x9, x9, #0x2b2
  40392c:	adr	x10, 403944 <__fxstatat@plt+0x1da4>
  403930:	ldrb	w11, [x9, x8]
  403934:	add	x10, x10, x11, lsl #2
  403938:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  40393c:	add	x1, x1, #0x2de
  403940:	br	x10
  403944:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  403948:	add	x1, x1, #0x320
  40394c:	b	4039a8 <__fxstatat@plt+0x1e08>
  403950:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  403954:	add	x1, x1, #0x309
  403958:	b	4039a8 <__fxstatat@plt+0x1e08>
  40395c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  403960:	add	x1, x1, #0x32c
  403964:	b	4039a8 <__fxstatat@plt+0x1e08>
  403968:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  40396c:	add	x1, x1, #0x2f6
  403970:	b	4039a8 <__fxstatat@plt+0x1e08>
  403974:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  403978:	add	x1, x1, #0x2e8
  40397c:	b	4039a8 <__fxstatat@plt+0x1e08>
  403980:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  403984:	add	x1, x1, #0x325
  403988:	b	4039a8 <__fxstatat@plt+0x1e08>
  40398c:	ldr	x8, [x0, #48]
  403990:	adrp	x9, 40a000 <__fxstatat@plt+0x8460>
  403994:	adrp	x10, 40a000 <__fxstatat@plt+0x8460>
  403998:	add	x9, x9, #0x2d1
  40399c:	add	x10, x10, #0x2be
  4039a0:	cmp	x8, #0x0
  4039a4:	csel	x1, x10, x9, eq  // eq = none
  4039a8:	mov	w2, #0x5                   	// #5
  4039ac:	mov	x0, xzr
  4039b0:	b	401b00 <dcgettext@plt>
  4039b4:	stp	x29, x30, [sp, #-16]!
  4039b8:	mov	x29, sp
  4039bc:	bl	4039d0 <__fxstatat@plt+0x1e30>
  4039c0:	cbz	x0, 4039cc <__fxstatat@plt+0x1e2c>
  4039c4:	ldp	x29, x30, [sp], #16
  4039c8:	ret
  4039cc:	bl	4058f8 <__fxstatat@plt+0x3d58>
  4039d0:	stp	x29, x30, [sp, #-80]!
  4039d4:	stp	x26, x25, [sp, #16]
  4039d8:	stp	x24, x23, [sp, #32]
  4039dc:	stp	x22, x21, [sp, #48]
  4039e0:	stp	x20, x19, [sp, #64]
  4039e4:	mov	x29, sp
  4039e8:	mov	x20, x2
  4039ec:	mov	x19, x1
  4039f0:	mov	x21, x0
  4039f4:	bl	403880 <__fxstatat@plt+0x1ce0>
  4039f8:	mov	x22, x0
  4039fc:	bl	4038c8 <__fxstatat@plt+0x1d28>
  403a00:	sub	x8, x22, x21
  403a04:	mov	x24, x0
  403a08:	add	x23, x8, x0
  403a0c:	mov	x0, x19
  403a10:	bl	4017b0 <strlen@plt>
  403a14:	mov	x22, x0
  403a18:	cbz	x24, 403a34 <__fxstatat@plt+0x1e94>
  403a1c:	add	x8, x23, x21
  403a20:	ldurb	w8, [x8, #-1]
  403a24:	cmp	w8, #0x2f
  403a28:	b.ne	403a48 <__fxstatat@plt+0x1ea8>  // b.any
  403a2c:	mov	w25, wzr
  403a30:	b	403a58 <__fxstatat@plt+0x1eb8>
  403a34:	ldrb	w8, [x19]
  403a38:	cmp	w8, #0x2f
  403a3c:	mov	w8, #0x2e                  	// #46
  403a40:	csel	w25, w8, wzr, eq  // eq = none
  403a44:	b	403a58 <__fxstatat@plt+0x1eb8>
  403a48:	ldrb	w8, [x19]
  403a4c:	cmp	w8, #0x2f
  403a50:	mov	w8, #0x2f                  	// #47
  403a54:	csel	w25, wzr, w8, eq  // eq = none
  403a58:	cmp	w25, #0x0
  403a5c:	add	x8, x22, x23
  403a60:	cinc	x8, x8, ne  // ne = any
  403a64:	add	x0, x8, #0x1
  403a68:	cset	w26, ne  // ne = any
  403a6c:	bl	4018c0 <malloc@plt>
  403a70:	mov	x24, x0
  403a74:	cbz	x0, 403ab0 <__fxstatat@plt+0x1f10>
  403a78:	mov	x3, #0xffffffffffffffff    	// #-1
  403a7c:	mov	x0, x24
  403a80:	mov	x1, x21
  403a84:	mov	x2, x23
  403a88:	bl	401ae0 <__mempcpy_chk@plt>
  403a8c:	strb	w25, [x0]
  403a90:	add	x0, x0, x26
  403a94:	cbz	x20, 403a9c <__fxstatat@plt+0x1efc>
  403a98:	str	x0, [x20]
  403a9c:	mov	x3, #0xffffffffffffffff    	// #-1
  403aa0:	mov	x1, x19
  403aa4:	mov	x2, x22
  403aa8:	bl	401ae0 <__mempcpy_chk@plt>
  403aac:	strb	wzr, [x0]
  403ab0:	mov	x0, x24
  403ab4:	ldp	x20, x19, [sp, #64]
  403ab8:	ldp	x22, x21, [sp, #48]
  403abc:	ldp	x24, x23, [sp, #32]
  403ac0:	ldp	x26, x25, [sp, #16]
  403ac4:	ldp	x29, x30, [sp], #80
  403ac8:	ret
  403acc:	stp	x29, x30, [sp, #-32]!
  403ad0:	stp	x20, x19, [sp, #16]
  403ad4:	mov	x29, sp
  403ad8:	cbz	x0, 403b58 <__fxstatat@plt+0x1fb8>
  403adc:	mov	w1, #0x2f                  	// #47
  403ae0:	mov	x19, x0
  403ae4:	bl	4019a0 <strrchr@plt>
  403ae8:	cmp	x0, #0x0
  403aec:	csinc	x20, x19, x0, eq  // eq = none
  403af0:	sub	x8, x20, x19
  403af4:	cmp	x8, #0x7
  403af8:	b.lt	403b3c <__fxstatat@plt+0x1f9c>  // b.tstop
  403afc:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  403b00:	sub	x0, x20, #0x7
  403b04:	add	x1, x1, #0x36f
  403b08:	mov	w2, #0x7                   	// #7
  403b0c:	bl	4018e0 <strncmp@plt>
  403b10:	cbnz	w0, 403b3c <__fxstatat@plt+0x1f9c>
  403b14:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  403b18:	add	x1, x1, #0x377
  403b1c:	mov	w2, #0x3                   	// #3
  403b20:	mov	x0, x20
  403b24:	bl	4018e0 <strncmp@plt>
  403b28:	mov	x19, x20
  403b2c:	cbnz	w0, 403b3c <__fxstatat@plt+0x1f9c>
  403b30:	add	x19, x20, #0x3
  403b34:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  403b38:	str	x19, [x8, #720]
  403b3c:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  403b40:	adrp	x9, 41b000 <__fxstatat@plt+0x19460>
  403b44:	str	x19, [x8, #776]
  403b48:	str	x19, [x9, #672]
  403b4c:	ldp	x20, x19, [sp, #16]
  403b50:	ldp	x29, x30, [sp], #32
  403b54:	ret
  403b58:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  403b5c:	ldr	x1, [x8, #680]
  403b60:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  403b64:	add	x0, x0, #0x337
  403b68:	bl	4017c0 <fputs@plt>
  403b6c:	bl	4019d0 <abort@plt>
  403b70:	stp	x29, x30, [sp, #-48]!
  403b74:	str	x21, [sp, #16]
  403b78:	stp	x20, x19, [sp, #32]
  403b7c:	mov	x29, sp
  403b80:	mov	x19, x0
  403b84:	bl	401b70 <__errno_location@plt>
  403b88:	ldr	w21, [x0]
  403b8c:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  403b90:	add	x8, x8, #0x310
  403b94:	cmp	x19, #0x0
  403b98:	mov	x20, x0
  403b9c:	csel	x0, x8, x19, eq  // eq = none
  403ba0:	mov	w1, #0x38                  	// #56
  403ba4:	bl	40586c <__fxstatat@plt+0x3ccc>
  403ba8:	str	w21, [x20]
  403bac:	ldp	x20, x19, [sp, #32]
  403bb0:	ldr	x21, [sp, #16]
  403bb4:	ldp	x29, x30, [sp], #48
  403bb8:	ret
  403bbc:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  403bc0:	add	x8, x8, #0x310
  403bc4:	cmp	x0, #0x0
  403bc8:	csel	x8, x8, x0, eq  // eq = none
  403bcc:	ldr	w0, [x8]
  403bd0:	ret
  403bd4:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  403bd8:	add	x8, x8, #0x310
  403bdc:	cmp	x0, #0x0
  403be0:	csel	x8, x8, x0, eq  // eq = none
  403be4:	str	w1, [x8]
  403be8:	ret
  403bec:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  403bf0:	add	x8, x8, #0x310
  403bf4:	cmp	x0, #0x0
  403bf8:	ubfx	w9, w1, #5, #3
  403bfc:	csel	x8, x8, x0, eq  // eq = none
  403c00:	add	x8, x8, w9, uxtw #2
  403c04:	ldr	w9, [x8, #8]
  403c08:	lsr	w10, w9, w1
  403c0c:	and	w0, w10, #0x1
  403c10:	and	w10, w2, #0x1
  403c14:	eor	w10, w0, w10
  403c18:	lsl	w10, w10, w1
  403c1c:	eor	w9, w10, w9
  403c20:	str	w9, [x8, #8]
  403c24:	ret
  403c28:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  403c2c:	add	x8, x8, #0x310
  403c30:	cmp	x0, #0x0
  403c34:	csel	x8, x8, x0, eq  // eq = none
  403c38:	ldr	w0, [x8, #4]
  403c3c:	str	w1, [x8, #4]
  403c40:	ret
  403c44:	stp	x29, x30, [sp, #-16]!
  403c48:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  403c4c:	add	x8, x8, #0x310
  403c50:	cmp	x0, #0x0
  403c54:	csel	x8, x8, x0, eq  // eq = none
  403c58:	mov	w9, #0xa                   	// #10
  403c5c:	mov	x29, sp
  403c60:	str	w9, [x8]
  403c64:	cbz	x1, 403c78 <__fxstatat@plt+0x20d8>
  403c68:	cbz	x2, 403c78 <__fxstatat@plt+0x20d8>
  403c6c:	stp	x1, x2, [x8, #40]
  403c70:	ldp	x29, x30, [sp], #16
  403c74:	ret
  403c78:	bl	4019d0 <abort@plt>
  403c7c:	sub	sp, sp, #0x60
  403c80:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  403c84:	add	x8, x8, #0x310
  403c88:	cmp	x4, #0x0
  403c8c:	stp	x29, x30, [sp, #16]
  403c90:	str	x25, [sp, #32]
  403c94:	stp	x24, x23, [sp, #48]
  403c98:	stp	x22, x21, [sp, #64]
  403c9c:	stp	x20, x19, [sp, #80]
  403ca0:	add	x29, sp, #0x10
  403ca4:	mov	x19, x3
  403ca8:	mov	x20, x2
  403cac:	mov	x21, x1
  403cb0:	mov	x22, x0
  403cb4:	csel	x24, x8, x4, eq  // eq = none
  403cb8:	bl	401b70 <__errno_location@plt>
  403cbc:	ldp	w4, w5, [x24]
  403cc0:	ldp	x7, x8, [x24, #40]
  403cc4:	ldr	w25, [x0]
  403cc8:	mov	x23, x0
  403ccc:	add	x6, x24, #0x8
  403cd0:	mov	x0, x22
  403cd4:	mov	x1, x21
  403cd8:	mov	x2, x20
  403cdc:	mov	x3, x19
  403ce0:	str	x8, [sp]
  403ce4:	bl	403d08 <__fxstatat@plt+0x2168>
  403ce8:	str	w25, [x23]
  403cec:	ldp	x20, x19, [sp, #80]
  403cf0:	ldp	x22, x21, [sp, #64]
  403cf4:	ldp	x24, x23, [sp, #48]
  403cf8:	ldr	x25, [sp, #32]
  403cfc:	ldp	x29, x30, [sp, #16]
  403d00:	add	sp, sp, #0x60
  403d04:	ret
  403d08:	sub	sp, sp, #0x120
  403d0c:	stp	x29, x30, [sp, #192]
  403d10:	add	x29, sp, #0xc0
  403d14:	ldr	x8, [x29, #96]
  403d18:	stp	x28, x27, [sp, #208]
  403d1c:	stp	x26, x25, [sp, #224]
  403d20:	stp	x24, x23, [sp, #240]
  403d24:	stp	x22, x21, [sp, #256]
  403d28:	stp	x20, x19, [sp, #272]
  403d2c:	str	x7, [sp, #88]
  403d30:	stur	x6, [x29, #-40]
  403d34:	mov	w19, w5
  403d38:	mov	w22, w4
  403d3c:	mov	x28, x3
  403d40:	mov	x20, x2
  403d44:	mov	x24, x1
  403d48:	stur	x8, [x29, #-88]
  403d4c:	mov	x21, x0
  403d50:	bl	401a70 <__ctype_get_mb_cur_max@plt>
  403d54:	mov	w4, w22
  403d58:	mov	w8, wzr
  403d5c:	mov	w14, wzr
  403d60:	str	w19, [sp, #80]
  403d64:	ubfx	w19, w19, #1, #1
  403d68:	add	x9, x20, #0x1
  403d6c:	mov	w25, #0x1                   	// #1
  403d70:	str	x0, [sp, #48]
  403d74:	str	xzr, [sp, #64]
  403d78:	stur	xzr, [x29, #-64]
  403d7c:	stur	xzr, [x29, #-32]
  403d80:	str	wzr, [sp, #72]
  403d84:	stur	x20, [x29, #-80]
  403d88:	str	x9, [sp, #96]
  403d8c:	cmp	w4, #0xa
  403d90:	b.hi	404928 <__fxstatat@plt+0x2d88>  // b.pmore
  403d94:	adrp	x12, 40a000 <__fxstatat@plt+0x8460>
  403d98:	mov	w9, w4
  403d9c:	add	x12, x12, #0x380
  403da0:	mov	x22, x24
  403da4:	adr	x10, 403dc4 <__fxstatat@plt+0x2224>
  403da8:	ldrb	w11, [x12, x9]
  403dac:	add	x10, x10, x11, lsl #2
  403db0:	ldur	x24, [x29, #-80]
  403db4:	mov	x20, xzr
  403db8:	mov	w16, wzr
  403dbc:	mov	w9, #0x1                   	// #1
  403dc0:	br	x10
  403dc4:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  403dc8:	add	x0, x0, #0x4de
  403dcc:	mov	w1, w4
  403dd0:	mov	w20, w4
  403dd4:	mov	w23, w14
  403dd8:	bl	405054 <__fxstatat@plt+0x34b4>
  403ddc:	str	x0, [sp, #88]
  403de0:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  403de4:	add	x0, x0, #0x4e0
  403de8:	mov	w1, w20
  403dec:	bl	405054 <__fxstatat@plt+0x34b4>
  403df0:	mov	w14, w23
  403df4:	mov	w4, w20
  403df8:	stur	x0, [x29, #-88]
  403dfc:	tbnz	w19, #0, 403e3c <__fxstatat@plt+0x229c>
  403e00:	ldr	x8, [sp, #88]
  403e04:	ldrb	w9, [x8]
  403e08:	cbz	w9, 403e3c <__fxstatat@plt+0x229c>
  403e0c:	mov	w27, w14
  403e10:	mov	w26, w4
  403e14:	mov	x10, xzr
  403e18:	add	x8, x8, #0x1
  403e1c:	cmp	x10, x22
  403e20:	b.cs	403e28 <__fxstatat@plt+0x2288>  // b.hs, b.nlast
  403e24:	strb	w9, [x21, x10]
  403e28:	ldrb	w9, [x8, x10]
  403e2c:	add	x20, x10, #0x1
  403e30:	mov	x10, x20
  403e34:	cbnz	w9, 403e1c <__fxstatat@plt+0x227c>
  403e38:	b	403e48 <__fxstatat@plt+0x22a8>
  403e3c:	mov	w27, w14
  403e40:	mov	w26, w4
  403e44:	mov	x20, xzr
  403e48:	ldur	x23, [x29, #-88]
  403e4c:	mov	x0, x23
  403e50:	bl	4017b0 <strlen@plt>
  403e54:	stur	x0, [x29, #-32]
  403e58:	stur	x23, [x29, #-64]
  403e5c:	mov	w9, #0x1                   	// #1
  403e60:	mov	w16, w19
  403e64:	mov	w4, w26
  403e68:	mov	w14, w27
  403e6c:	b	403ee8 <__fxstatat@plt+0x2348>
  403e70:	mov	w8, #0x1                   	// #1
  403e74:	b	403ec4 <__fxstatat@plt+0x2324>
  403e78:	mov	w4, wzr
  403e7c:	mov	x20, xzr
  403e80:	mov	w16, wzr
  403e84:	mov	w9, w8
  403e88:	b	403ee8 <__fxstatat@plt+0x2348>
  403e8c:	tbnz	w19, #0, 403ec4 <__fxstatat@plt+0x2324>
  403e90:	mov	w9, w8
  403e94:	b	4047dc <__fxstatat@plt+0x2c3c>
  403e98:	tbz	w19, #0, 4047a4 <__fxstatat@plt+0x2c04>
  403e9c:	mov	w8, #0x1                   	// #1
  403ea0:	stur	x8, [x29, #-32]
  403ea4:	adrp	x8, 40a000 <__fxstatat@plt+0x8460>
  403ea8:	add	x8, x8, #0x4dc
  403eac:	mov	x20, xzr
  403eb0:	mov	w4, #0x5                   	// #5
  403eb4:	stur	x8, [x29, #-64]
  403eb8:	mov	w9, #0x1                   	// #1
  403ebc:	b	403ee4 <__fxstatat@plt+0x2344>
  403ec0:	tbz	w19, #0, 4047d8 <__fxstatat@plt+0x2c38>
  403ec4:	mov	w9, #0x1                   	// #1
  403ec8:	stur	x9, [x29, #-32]
  403ecc:	adrp	x9, 40a000 <__fxstatat@plt+0x8460>
  403ed0:	add	x9, x9, #0x4e0
  403ed4:	mov	x20, xzr
  403ed8:	mov	w4, #0x2                   	// #2
  403edc:	stur	x9, [x29, #-64]
  403ee0:	mov	w9, w8
  403ee4:	mov	w16, #0x1                   	// #1
  403ee8:	mov	w15, w9
  403eec:	ldp	x8, x9, [x29, #-40]
  403ef0:	eor	w17, w16, #0x1
  403ef4:	stur	w17, [x29, #-68]
  403ef8:	mov	x23, xzr
  403efc:	cmp	x8, #0x0
  403f00:	cset	w8, eq  // eq = none
  403f04:	cmp	x9, #0x0
  403f08:	cset	w9, ne  // ne = any
  403f0c:	cmp	w4, #0x2
  403f10:	cset	w10, ne  // ne = any
  403f14:	and	w13, w10, w15
  403f18:	and	w12, w9, w16
  403f1c:	orr	w10, w10, w17
  403f20:	and	w17, w9, w13
  403f24:	orr	w9, w13, w16
  403f28:	eor	w9, w9, #0x1
  403f2c:	cset	w11, eq  // eq = none
  403f30:	orr	w8, w8, w9
  403f34:	and	w12, w15, w12
  403f38:	str	w10, [sp, #84]
  403f3c:	and	w10, w11, w16
  403f40:	stur	w8, [x29, #-24]
  403f44:	eor	w8, w15, #0x1
  403f48:	str	w12, [sp, #56]
  403f4c:	str	w10, [sp, #76]
  403f50:	stur	w15, [x29, #-72]
  403f54:	str	w8, [sp, #60]
  403f58:	stp	w16, w4, [x29, #-48]
  403f5c:	stur	w17, [x29, #-52]
  403f60:	cmn	x28, #0x1
  403f64:	b.eq	403f74 <__fxstatat@plt+0x23d4>  // b.none
  403f68:	cmp	x23, x28
  403f6c:	b.ne	403f7c <__fxstatat@plt+0x23dc>  // b.any
  403f70:	b	404734 <__fxstatat@plt+0x2b94>
  403f74:	ldrb	w8, [x24, x23]
  403f78:	cbz	w8, 40473c <__fxstatat@plt+0x2b9c>
  403f7c:	cbz	w17, 403fbc <__fxstatat@plt+0x241c>
  403f80:	ldur	x8, [x29, #-32]
  403f84:	cmp	x8, #0x2
  403f88:	add	x19, x23, x8
  403f8c:	b.cc	403fb4 <__fxstatat@plt+0x2414>  // b.lo, b.ul, b.last
  403f90:	cmn	x28, #0x1
  403f94:	b.ne	403fb4 <__fxstatat@plt+0x2414>  // b.any
  403f98:	mov	x0, x24
  403f9c:	mov	w26, w14
  403fa0:	bl	4017b0 <strlen@plt>
  403fa4:	ldp	w17, w16, [x29, #-52]
  403fa8:	ldur	w4, [x29, #-44]
  403fac:	mov	w14, w26
  403fb0:	mov	x28, x0
  403fb4:	cmp	x19, x28
  403fb8:	b.ls	403fc4 <__fxstatat@plt+0x2424>  // b.plast
  403fbc:	mov	w27, wzr
  403fc0:	b	403ffc <__fxstatat@plt+0x245c>
  403fc4:	ldur	x1, [x29, #-64]
  403fc8:	ldur	x2, [x29, #-32]
  403fcc:	add	x0, x24, x23
  403fd0:	mov	w19, w14
  403fd4:	bl	401950 <bcmp@plt>
  403fd8:	ldur	w9, [x29, #-68]
  403fdc:	cmp	w0, #0x0
  403fe0:	cset	w8, ne  // ne = any
  403fe4:	cset	w27, eq  // eq = none
  403fe8:	orr	w8, w8, w9
  403fec:	tbz	w8, #0, 404834 <__fxstatat@plt+0x2c94>
  403ff0:	ldp	w16, w4, [x29, #-48]
  403ff4:	ldur	w17, [x29, #-52]
  403ff8:	mov	w14, w19
  403ffc:	ldrb	w19, [x24, x23]
  404000:	cmp	w19, #0x7e
  404004:	b.hi	40421c <__fxstatat@plt+0x267c>  // b.pmore
  404008:	adrp	x13, 40a000 <__fxstatat@plt+0x8460>
  40400c:	add	x13, x13, #0x38b
  404010:	adr	x12, 404034 <__fxstatat@plt+0x2494>
  404014:	ldrb	w9, [x13, x19]
  404018:	add	x12, x12, x9, lsl #2
  40401c:	mov	w10, wzr
  404020:	mov	w8, wzr
  404024:	mov	w26, #0x1                   	// #1
  404028:	mov	w11, #0x6e                  	// #110
  40402c:	mov	w9, #0x61                  	// #97
  404030:	br	x12
  404034:	ldur	w9, [x29, #-24]
  404038:	tbnz	w9, #0, 404058 <__fxstatat@plt+0x24b8>
  40403c:	ldur	x10, [x29, #-40]
  404040:	lsr	w9, w19, #5
  404044:	ldr	w9, [x10, w9, uxtw #2]
  404048:	lsr	w9, w9, w19
  40404c:	tbz	w9, #0, 404058 <__fxstatat@plt+0x24b8>
  404050:	mov	w9, w19
  404054:	b	404060 <__fxstatat@plt+0x24c0>
  404058:	mov	w9, w19
  40405c:	cbz	w27, 404280 <__fxstatat@plt+0x26e0>
  404060:	tbnz	w16, #0, 40480c <__fxstatat@plt+0x2c6c>
  404064:	cmp	w4, #0x2
  404068:	cset	w8, ne  // ne = any
  40406c:	orr	w8, w8, w14
  404070:	tbnz	w8, #0, 4040b4 <__fxstatat@plt+0x2514>
  404074:	cmp	x20, x22
  404078:	b.cs	404084 <__fxstatat@plt+0x24e4>  // b.hs, b.nlast
  40407c:	mov	w8, #0x27                  	// #39
  404080:	strb	w8, [x21, x20]
  404084:	add	x8, x20, #0x1
  404088:	cmp	x8, x22
  40408c:	b.cs	404098 <__fxstatat@plt+0x24f8>  // b.hs, b.nlast
  404090:	mov	w10, #0x24                  	// #36
  404094:	strb	w10, [x21, x8]
  404098:	add	x8, x20, #0x2
  40409c:	cmp	x8, x22
  4040a0:	b.cs	4040ac <__fxstatat@plt+0x250c>  // b.hs, b.nlast
  4040a4:	mov	w10, #0x27                  	// #39
  4040a8:	strb	w10, [x21, x8]
  4040ac:	add	x20, x20, #0x3
  4040b0:	mov	w14, #0x1                   	// #1
  4040b4:	cmp	x20, x22
  4040b8:	b.cs	4040c4 <__fxstatat@plt+0x2524>  // b.hs, b.nlast
  4040bc:	mov	w8, #0x5c                  	// #92
  4040c0:	strb	w8, [x21, x20]
  4040c4:	add	x20, x20, #0x1
  4040c8:	b	4042b8 <__fxstatat@plt+0x2718>
  4040cc:	cmp	x28, #0x1
  4040d0:	b.eq	4040f4 <__fxstatat@plt+0x2554>  // b.none
  4040d4:	cmn	x28, #0x1
  4040d8:	b.ne	4040f8 <__fxstatat@plt+0x2558>  // b.any
  4040dc:	ldrb	w8, [x24, #1]
  4040e0:	cbz	w8, 4040f4 <__fxstatat@plt+0x2554>
  4040e4:	mov	w8, wzr
  4040e8:	mov	w26, wzr
  4040ec:	mov	x28, #0xffffffffffffffff    	// #-1
  4040f0:	b	404034 <__fxstatat@plt+0x2494>
  4040f4:	cbz	x23, 404104 <__fxstatat@plt+0x2564>
  4040f8:	mov	w8, wzr
  4040fc:	mov	w26, wzr
  404100:	b	404034 <__fxstatat@plt+0x2494>
  404104:	mov	w10, #0x1                   	// #1
  404108:	cmp	w4, #0x2
  40410c:	b.ne	404114 <__fxstatat@plt+0x2574>  // b.any
  404110:	tbnz	w16, #0, 40480c <__fxstatat@plt+0x2c6c>
  404114:	mov	w8, wzr
  404118:	mov	w26, w10
  40411c:	b	404034 <__fxstatat@plt+0x2494>
  404120:	cmp	w4, #0x2
  404124:	b.ne	404268 <__fxstatat@plt+0x26c8>  // b.any
  404128:	tbz	w16, #0, 404274 <__fxstatat@plt+0x26d4>
  40412c:	b	40480c <__fxstatat@plt+0x2c6c>
  404130:	mov	w9, #0x66                  	// #102
  404134:	b	4042d4 <__fxstatat@plt+0x2734>
  404138:	mov	w11, #0x74                  	// #116
  40413c:	b	40414c <__fxstatat@plt+0x25ac>
  404140:	mov	w9, #0x62                  	// #98
  404144:	b	4042d4 <__fxstatat@plt+0x2734>
  404148:	mov	w11, #0x72                  	// #114
  40414c:	ldr	w8, [sp, #84]
  404150:	mov	w9, w11
  404154:	tbnz	w8, #0, 4042d4 <__fxstatat@plt+0x2734>
  404158:	b	40480c <__fxstatat@plt+0x2c6c>
  40415c:	ldur	w8, [x29, #-72]
  404160:	tbz	w8, #0, 4042e8 <__fxstatat@plt+0x2748>
  404164:	cmp	w4, #0x2
  404168:	tbnz	w16, #0, 40491c <__fxstatat@plt+0x2d7c>
  40416c:	cset	w8, ne  // ne = any
  404170:	orr	w8, w8, w14
  404174:	tbz	w8, #0, 40461c <__fxstatat@plt+0x2a7c>
  404178:	mov	x8, x20
  40417c:	b	40465c <__fxstatat@plt+0x2abc>
  404180:	cmp	w4, #0x5
  404184:	b.eq	40440c <__fxstatat@plt+0x286c>  // b.none
  404188:	cmp	w4, #0x2
  40418c:	b.ne	4044bc <__fxstatat@plt+0x291c>  // b.any
  404190:	tbz	w16, #0, 4044bc <__fxstatat@plt+0x291c>
  404194:	b	40480c <__fxstatat@plt+0x2c6c>
  404198:	mov	w9, #0x76                  	// #118
  40419c:	b	4042d4 <__fxstatat@plt+0x2734>
  4041a0:	cmp	w4, #0x2
  4041a4:	b.ne	4042f8 <__fxstatat@plt+0x2758>  // b.any
  4041a8:	tbnz	w16, #0, 40480c <__fxstatat@plt+0x2c6c>
  4041ac:	ldr	x10, [sp, #64]
  4041b0:	cmp	x22, #0x0
  4041b4:	cset	w8, eq  // eq = none
  4041b8:	cmp	x10, #0x0
  4041bc:	cset	w9, ne  // ne = any
  4041c0:	orr	w8, w9, w8
  4041c4:	cmp	w8, #0x0
  4041c8:	csel	x10, x10, x22, ne  // ne = any
  4041cc:	csel	x22, x22, xzr, ne  // ne = any
  4041d0:	cmp	x20, x22
  4041d4:	str	x10, [sp, #64]
  4041d8:	b.cs	4041e4 <__fxstatat@plt+0x2644>  // b.hs, b.nlast
  4041dc:	mov	w8, #0x27                  	// #39
  4041e0:	strb	w8, [x21, x20]
  4041e4:	add	x8, x20, #0x1
  4041e8:	cmp	x8, x22
  4041ec:	b.cs	4041f8 <__fxstatat@plt+0x2658>  // b.hs, b.nlast
  4041f0:	mov	w9, #0x5c                  	// #92
  4041f4:	strb	w9, [x21, x8]
  4041f8:	add	x8, x20, #0x2
  4041fc:	cmp	x8, x22
  404200:	b.cs	40420c <__fxstatat@plt+0x266c>  // b.hs, b.nlast
  404204:	mov	w9, #0x27                  	// #39
  404208:	strb	w9, [x21, x8]
  40420c:	mov	w14, wzr
  404210:	mov	w8, wzr
  404214:	add	x20, x20, #0x3
  404218:	b	4042fc <__fxstatat@plt+0x275c>
  40421c:	ldr	x8, [sp, #48]
  404220:	str	w14, [sp, #28]
  404224:	cmp	x8, #0x1
  404228:	b.ne	404310 <__fxstatat@plt+0x2770>  // b.any
  40422c:	bl	401a30 <__ctype_b_loc@plt>
  404230:	ldr	x8, [x0]
  404234:	mov	w11, #0x1                   	// #1
  404238:	ldrh	w8, [x8, x19, lsl #1]
  40423c:	ubfx	w26, w8, #14, #1
  404240:	ldr	w8, [sp, #60]
  404244:	ldp	w16, w4, [x29, #-48]
  404248:	ldr	w14, [sp, #28]
  40424c:	ldur	w17, [x29, #-52]
  404250:	cmp	x11, #0x1
  404254:	orr	w8, w26, w8
  404258:	b.hi	4044cc <__fxstatat@plt+0x292c>  // b.pmore
  40425c:	tbz	w8, #0, 4044cc <__fxstatat@plt+0x292c>
  404260:	mov	w8, wzr
  404264:	b	404034 <__fxstatat@plt+0x2494>
  404268:	ldr	w8, [sp, #56]
  40426c:	mov	w9, #0x5c                  	// #92
  404270:	tbz	w8, #0, 4042d4 <__fxstatat@plt+0x2734>
  404274:	mov	w8, wzr
  404278:	mov	w26, wzr
  40427c:	mov	w19, #0x5c                  	// #92
  404280:	tbnz	w8, #0, 4042b4 <__fxstatat@plt+0x2714>
  404284:	tbz	w14, #0, 4042b4 <__fxstatat@plt+0x2714>
  404288:	cmp	x20, x22
  40428c:	b.cs	404298 <__fxstatat@plt+0x26f8>  // b.hs, b.nlast
  404290:	mov	w8, #0x27                  	// #39
  404294:	strb	w8, [x21, x20]
  404298:	add	x8, x20, #0x1
  40429c:	cmp	x8, x22
  4042a0:	b.cs	4042ac <__fxstatat@plt+0x270c>  // b.hs, b.nlast
  4042a4:	mov	w9, #0x27                  	// #39
  4042a8:	strb	w9, [x21, x8]
  4042ac:	mov	w14, wzr
  4042b0:	add	x20, x20, #0x2
  4042b4:	mov	w9, w19
  4042b8:	cmp	x20, x22
  4042bc:	b.cs	4042c4 <__fxstatat@plt+0x2724>  // b.hs, b.nlast
  4042c0:	strb	w9, [x21, x20]
  4042c4:	add	x20, x20, #0x1
  4042c8:	and	w25, w25, w26
  4042cc:	add	x23, x23, #0x1
  4042d0:	b	403f60 <__fxstatat@plt+0x23c0>
  4042d4:	ldur	w10, [x29, #-72]
  4042d8:	mov	w8, wzr
  4042dc:	mov	w26, wzr
  4042e0:	tbz	w10, #0, 404034 <__fxstatat@plt+0x2494>
  4042e4:	b	404060 <__fxstatat@plt+0x24c0>
  4042e8:	ldr	w8, [sp, #80]
  4042ec:	tbnz	w8, #0, 4042cc <__fxstatat@plt+0x272c>
  4042f0:	mov	w19, wzr
  4042f4:	b	4040f8 <__fxstatat@plt+0x2558>
  4042f8:	mov	w8, wzr
  4042fc:	mov	w9, #0x1                   	// #1
  404300:	mov	w19, #0x27                  	// #39
  404304:	str	w9, [sp, #72]
  404308:	mov	w26, #0x1                   	// #1
  40430c:	b	404034 <__fxstatat@plt+0x2494>
  404310:	cmn	x28, #0x1
  404314:	stur	xzr, [x29, #-16]
  404318:	b.ne	404328 <__fxstatat@plt+0x2788>  // b.any
  40431c:	mov	x0, x24
  404320:	bl	4017b0 <strlen@plt>
  404324:	mov	x28, x0
  404328:	ldr	x8, [sp, #96]
  40432c:	mov	x11, xzr
  404330:	mov	w26, #0x1                   	// #1
  404334:	str	x21, [sp, #32]
  404338:	add	x8, x8, x23
  40433c:	str	x8, [sp, #16]
  404340:	add	x21, x11, x23
  404344:	add	x1, x24, x21
  404348:	sub	x2, x28, x21
  40434c:	sub	x0, x29, #0x14
  404350:	sub	x3, x29, #0x10
  404354:	str	x11, [sp, #40]
  404358:	bl	4079c8 <__fxstatat@plt+0x5e28>
  40435c:	cbz	x0, 404714 <__fxstatat@plt+0x2b74>
  404360:	mov	x24, x0
  404364:	cmn	x0, #0x1
  404368:	b.eq	404710 <__fxstatat@plt+0x2b70>  // b.none
  40436c:	cmn	x24, #0x2
  404370:	b.eq	4046d4 <__fxstatat@plt+0x2b34>  // b.none
  404374:	ldr	w9, [sp, #76]
  404378:	ldr	x21, [sp, #32]
  40437c:	cmp	x24, #0x2
  404380:	cset	w8, cc  // cc = lo, ul, last
  404384:	eor	w9, w9, #0x1
  404388:	mov	x12, #0x2b                  	// #43
  40438c:	orr	w8, w9, w8
  404390:	mov	w11, #0x1                   	// #1
  404394:	movk	x12, #0x2, lsl #32
  404398:	tbnz	w8, #0, 4043d4 <__fxstatat@plt+0x2834>
  40439c:	ldr	x9, [sp, #40]
  4043a0:	ldr	x10, [sp, #16]
  4043a4:	sub	x8, x24, #0x1
  4043a8:	add	x9, x10, x9
  4043ac:	ldrb	w10, [x9]
  4043b0:	sub	w10, w10, #0x5b
  4043b4:	cmp	w10, #0x21
  4043b8:	b.hi	4043c8 <__fxstatat@plt+0x2828>  // b.pmore
  4043bc:	lsl	x10, x11, x10
  4043c0:	tst	x10, x12
  4043c4:	b.ne	404840 <__fxstatat@plt+0x2ca0>  // b.any
  4043c8:	subs	x8, x8, #0x1
  4043cc:	add	x9, x9, #0x1
  4043d0:	b.ne	4043ac <__fxstatat@plt+0x280c>  // b.any
  4043d4:	ldur	w0, [x29, #-20]
  4043d8:	bl	401b30 <iswprint@plt>
  4043dc:	ldr	x21, [sp, #40]
  4043e0:	cmp	w0, #0x0
  4043e4:	cset	w8, ne  // ne = any
  4043e8:	sub	x0, x29, #0x10
  4043ec:	and	w26, w26, w8
  4043f0:	add	x21, x24, x21
  4043f4:	bl	4019e0 <mbsinit@plt>
  4043f8:	mov	x11, x21
  4043fc:	ldr	x21, [sp, #32]
  404400:	ldur	x24, [x29, #-80]
  404404:	cbz	w0, 404340 <__fxstatat@plt+0x27a0>
  404408:	b	404240 <__fxstatat@plt+0x26a0>
  40440c:	ldr	w8, [sp, #80]
  404410:	tbz	w8, #2, 4044bc <__fxstatat@plt+0x291c>
  404414:	add	x9, x23, #0x2
  404418:	cmp	x9, x28
  40441c:	b.cs	4044bc <__fxstatat@plt+0x291c>  // b.hs, b.nlast
  404420:	add	x8, x23, x24
  404424:	ldrb	w8, [x8, #1]
  404428:	cmp	w8, #0x3f
  40442c:	b.ne	4044bc <__fxstatat@plt+0x291c>  // b.any
  404430:	ldrb	w19, [x24, x9]
  404434:	mov	w8, wzr
  404438:	cmp	w19, #0x3e
  40443c:	b.hi	404728 <__fxstatat@plt+0x2b88>  // b.pmore
  404440:	mov	w10, #0x1                   	// #1
  404444:	mov	x11, #0xa38200000000        	// #179778741075968
  404448:	lsl	x10, x10, x19
  40444c:	movk	x11, #0x7000, lsl #48
  404450:	tst	x10, x11
  404454:	b.eq	404728 <__fxstatat@plt+0x2b88>  // b.none
  404458:	tbnz	w16, #0, 40480c <__fxstatat@plt+0x2c6c>
  40445c:	cmp	x20, x22
  404460:	b.cs	40446c <__fxstatat@plt+0x28cc>  // b.hs, b.nlast
  404464:	mov	w8, #0x3f                  	// #63
  404468:	strb	w8, [x21, x20]
  40446c:	add	x8, x20, #0x1
  404470:	cmp	x8, x22
  404474:	b.cs	404480 <__fxstatat@plt+0x28e0>  // b.hs, b.nlast
  404478:	mov	w10, #0x22                  	// #34
  40447c:	strb	w10, [x21, x8]
  404480:	add	x8, x20, #0x2
  404484:	cmp	x8, x22
  404488:	b.cs	404494 <__fxstatat@plt+0x28f4>  // b.hs, b.nlast
  40448c:	mov	w10, #0x22                  	// #34
  404490:	strb	w10, [x21, x8]
  404494:	add	x8, x20, #0x3
  404498:	cmp	x8, x22
  40449c:	b.cs	4044a8 <__fxstatat@plt+0x2908>  // b.hs, b.nlast
  4044a0:	mov	w10, #0x3f                  	// #63
  4044a4:	strb	w10, [x21, x8]
  4044a8:	mov	w8, wzr
  4044ac:	mov	w26, wzr
  4044b0:	add	x20, x20, #0x4
  4044b4:	mov	x23, x9
  4044b8:	b	404034 <__fxstatat@plt+0x2494>
  4044bc:	mov	w8, wzr
  4044c0:	mov	w26, wzr
  4044c4:	mov	w19, #0x3f                  	// #63
  4044c8:	b	404034 <__fxstatat@plt+0x2494>
  4044cc:	mov	w10, wzr
  4044d0:	add	x9, x11, x23
  4044d4:	tbz	w8, #0, 404534 <__fxstatat@plt+0x2994>
  4044d8:	b	4045e0 <__fxstatat@plt+0x2a40>
  4044dc:	and	w12, w10, #0x1
  4044e0:	orn	w12, w12, w14
  4044e4:	tbnz	w12, #0, 404514 <__fxstatat@plt+0x2974>
  4044e8:	cmp	x20, x22
  4044ec:	b.cs	4044f8 <__fxstatat@plt+0x2958>  // b.hs, b.nlast
  4044f0:	mov	w12, #0x27                  	// #39
  4044f4:	strb	w12, [x21, x20]
  4044f8:	add	x12, x20, #0x1
  4044fc:	cmp	x12, x22
  404500:	b.cs	40450c <__fxstatat@plt+0x296c>  // b.hs, b.nlast
  404504:	mov	w13, #0x27                  	// #39
  404508:	strb	w13, [x21, x12]
  40450c:	mov	w14, wzr
  404510:	add	x20, x20, #0x2
  404514:	cmp	x20, x22
  404518:	b.cs	404520 <__fxstatat@plt+0x2980>  // b.hs, b.nlast
  40451c:	strb	w19, [x21, x20]
  404520:	ldr	x12, [sp, #96]
  404524:	add	x20, x20, #0x1
  404528:	ldrb	w19, [x12, x23]
  40452c:	mov	x23, x11
  404530:	tbnz	w8, #0, 4045e0 <__fxstatat@plt+0x2a40>
  404534:	tbnz	w16, #0, 40480c <__fxstatat@plt+0x2c6c>
  404538:	cmp	w4, #0x2
  40453c:	cset	w10, ne  // ne = any
  404540:	orr	w10, w10, w14
  404544:	tbnz	w10, #0, 404588 <__fxstatat@plt+0x29e8>
  404548:	cmp	x20, x22
  40454c:	b.cs	404558 <__fxstatat@plt+0x29b8>  // b.hs, b.nlast
  404550:	mov	w10, #0x27                  	// #39
  404554:	strb	w10, [x21, x20]
  404558:	add	x10, x20, #0x1
  40455c:	cmp	x10, x22
  404560:	b.cs	40456c <__fxstatat@plt+0x29cc>  // b.hs, b.nlast
  404564:	mov	w11, #0x24                  	// #36
  404568:	strb	w11, [x21, x10]
  40456c:	add	x10, x20, #0x2
  404570:	cmp	x10, x22
  404574:	b.cs	404580 <__fxstatat@plt+0x29e0>  // b.hs, b.nlast
  404578:	mov	w11, #0x27                  	// #39
  40457c:	strb	w11, [x21, x10]
  404580:	add	x20, x20, #0x3
  404584:	mov	w14, #0x1                   	// #1
  404588:	cmp	x20, x22
  40458c:	b.cs	404598 <__fxstatat@plt+0x29f8>  // b.hs, b.nlast
  404590:	mov	w10, #0x5c                  	// #92
  404594:	strb	w10, [x21, x20]
  404598:	add	x10, x20, #0x1
  40459c:	cmp	x10, x22
  4045a0:	b.cs	4045b0 <__fxstatat@plt+0x2a10>  // b.hs, b.nlast
  4045a4:	mov	w11, #0x30                  	// #48
  4045a8:	bfxil	w11, w19, #6, #2
  4045ac:	strb	w11, [x21, x10]
  4045b0:	add	x10, x20, #0x2
  4045b4:	cmp	x10, x22
  4045b8:	b.cs	4045c8 <__fxstatat@plt+0x2a28>  // b.hs, b.nlast
  4045bc:	mov	w11, #0x30                  	// #48
  4045c0:	bfxil	w11, w19, #3, #3
  4045c4:	strb	w11, [x21, x10]
  4045c8:	mov	w11, #0x30                  	// #48
  4045cc:	bfxil	w11, w19, #0, #3
  4045d0:	add	x20, x20, #0x3
  4045d4:	mov	w10, #0x1                   	// #1
  4045d8:	mov	w19, w11
  4045dc:	b	404604 <__fxstatat@plt+0x2a64>
  4045e0:	tbz	w27, #0, 404600 <__fxstatat@plt+0x2a60>
  4045e4:	cmp	x20, x22
  4045e8:	b.cs	4045f4 <__fxstatat@plt+0x2a54>  // b.hs, b.nlast
  4045ec:	mov	w11, #0x5c                  	// #92
  4045f0:	strb	w11, [x21, x20]
  4045f4:	mov	w27, wzr
  4045f8:	add	x20, x20, #0x1
  4045fc:	b	404604 <__fxstatat@plt+0x2a64>
  404600:	mov	w27, wzr
  404604:	add	x11, x23, #0x1
  404608:	cmp	x9, x11
  40460c:	b.hi	4044dc <__fxstatat@plt+0x293c>  // b.pmore
  404610:	and	w8, w10, #0x1
  404614:	tbz	w8, #0, 404284 <__fxstatat@plt+0x26e4>
  404618:	b	4042b4 <__fxstatat@plt+0x2714>
  40461c:	cmp	x20, x22
  404620:	b.cs	40462c <__fxstatat@plt+0x2a8c>  // b.hs, b.nlast
  404624:	mov	w8, #0x27                  	// #39
  404628:	strb	w8, [x21, x20]
  40462c:	add	x8, x20, #0x1
  404630:	cmp	x8, x22
  404634:	b.cs	404640 <__fxstatat@plt+0x2aa0>  // b.hs, b.nlast
  404638:	mov	w9, #0x24                  	// #36
  40463c:	strb	w9, [x21, x8]
  404640:	add	x8, x20, #0x2
  404644:	cmp	x8, x22
  404648:	b.cs	404654 <__fxstatat@plt+0x2ab4>  // b.hs, b.nlast
  40464c:	mov	w9, #0x27                  	// #39
  404650:	strb	w9, [x21, x8]
  404654:	add	x8, x20, #0x3
  404658:	mov	w14, #0x1                   	// #1
  40465c:	cmp	x8, x22
  404660:	b.cs	40466c <__fxstatat@plt+0x2acc>  // b.hs, b.nlast
  404664:	mov	w9, #0x5c                  	// #92
  404668:	strb	w9, [x21, x8]
  40466c:	cmp	w4, #0x2
  404670:	add	x20, x8, #0x1
  404674:	b.eq	4046c4 <__fxstatat@plt+0x2b24>  // b.none
  404678:	add	x9, x23, #0x1
  40467c:	cmp	x9, x28
  404680:	b.cs	4046c4 <__fxstatat@plt+0x2b24>  // b.hs, b.nlast
  404684:	ldrb	w9, [x24, x9]
  404688:	sub	w9, w9, #0x30
  40468c:	cmp	w9, #0x9
  404690:	b.hi	4046c4 <__fxstatat@plt+0x2b24>  // b.pmore
  404694:	cmp	x20, x22
  404698:	b.cs	4046a4 <__fxstatat@plt+0x2b04>  // b.hs, b.nlast
  40469c:	mov	w9, #0x30                  	// #48
  4046a0:	strb	w9, [x21, x20]
  4046a4:	add	x9, x8, #0x2
  4046a8:	cmp	x9, x22
  4046ac:	b.cs	4046b8 <__fxstatat@plt+0x2b18>  // b.hs, b.nlast
  4046b0:	mov	w10, #0x30                  	// #48
  4046b4:	strb	w10, [x21, x9]
  4046b8:	mov	w26, wzr
  4046bc:	add	x20, x8, #0x3
  4046c0:	b	4046c8 <__fxstatat@plt+0x2b28>
  4046c4:	mov	w26, wzr
  4046c8:	mov	w8, #0x1                   	// #1
  4046cc:	mov	w19, #0x30                  	// #48
  4046d0:	b	404034 <__fxstatat@plt+0x2494>
  4046d4:	cmp	x28, x21
  4046d8:	b.ls	404710 <__fxstatat@plt+0x2b70>  // b.plast
  4046dc:	ldur	x24, [x29, #-80]
  4046e0:	ldp	x21, x11, [sp, #32]
  4046e4:	sub	x8, x28, x23
  4046e8:	add	x9, x24, x23
  4046ec:	ldrb	w10, [x9, x11]
  4046f0:	cbz	w10, 404720 <__fxstatat@plt+0x2b80>
  4046f4:	add	x11, x11, #0x1
  4046f8:	add	x10, x23, x11
  4046fc:	cmp	x10, x28
  404700:	b.cc	4046ec <__fxstatat@plt+0x2b4c>  // b.lo, b.ul, b.last
  404704:	mov	w26, wzr
  404708:	mov	x11, x8
  40470c:	b	404240 <__fxstatat@plt+0x26a0>
  404710:	mov	w26, wzr
  404714:	ldp	x21, x11, [sp, #32]
  404718:	ldur	x24, [x29, #-80]
  40471c:	b	404240 <__fxstatat@plt+0x26a0>
  404720:	mov	w26, wzr
  404724:	b	404240 <__fxstatat@plt+0x26a0>
  404728:	mov	w19, #0x3f                  	// #63
  40472c:	mov	w26, w8
  404730:	b	404034 <__fxstatat@plt+0x2494>
  404734:	mov	x28, x23
  404738:	b	404740 <__fxstatat@plt+0x2ba0>
  40473c:	mov	x28, #0xffffffffffffffff    	// #-1
  404740:	cmp	w4, #0x2
  404744:	ldur	w10, [x29, #-72]
  404748:	cset	w8, eq  // eq = none
  40474c:	cmp	x20, #0x0
  404750:	cset	w9, eq  // eq = none
  404754:	and	w8, w8, w9
  404758:	and	w8, w16, w8
  40475c:	tbnz	w8, #0, 404810 <__fxstatat@plt+0x2c70>
  404760:	cmp	w4, #0x2
  404764:	cset	w8, ne  // ne = any
  404768:	orr	w8, w16, w8
  40476c:	tbnz	w8, #0, 4048dc <__fxstatat@plt+0x2d3c>
  404770:	ldr	w8, [sp, #72]
  404774:	eor	w8, w8, #0x1
  404778:	tbnz	w8, #0, 4048dc <__fxstatat@plt+0x2d3c>
  40477c:	tbnz	w25, #0, 4048ac <__fxstatat@plt+0x2d0c>
  404780:	ldr	x24, [sp, #64]
  404784:	mov	w19, wzr
  404788:	cbz	x24, 4048d8 <__fxstatat@plt+0x2d38>
  40478c:	mov	w4, #0x2                   	// #2
  404790:	mov	w8, w10
  404794:	mov	w25, w19
  404798:	mov	w16, w19
  40479c:	cbz	x22, 403d8c <__fxstatat@plt+0x21ec>
  4047a0:	b	4048dc <__fxstatat@plt+0x2d3c>
  4047a4:	mov	w16, wzr
  4047a8:	cbz	x22, 4047b4 <__fxstatat@plt+0x2c14>
  4047ac:	mov	w8, #0x22                  	// #34
  4047b0:	strb	w8, [x21]
  4047b4:	adrp	x8, 40a000 <__fxstatat@plt+0x8460>
  4047b8:	add	x8, x8, #0x4dc
  4047bc:	stur	x8, [x29, #-64]
  4047c0:	mov	w8, #0x1                   	// #1
  4047c4:	mov	w20, #0x1                   	// #1
  4047c8:	mov	w4, #0x5                   	// #5
  4047cc:	stur	x8, [x29, #-32]
  4047d0:	mov	w9, #0x1                   	// #1
  4047d4:	b	403ee8 <__fxstatat@plt+0x2348>
  4047d8:	mov	w9, #0x1                   	// #1
  4047dc:	mov	w16, wzr
  4047e0:	cbz	x22, 4047ec <__fxstatat@plt+0x2c4c>
  4047e4:	mov	w8, #0x27                  	// #39
  4047e8:	strb	w8, [x21]
  4047ec:	adrp	x8, 40a000 <__fxstatat@plt+0x8460>
  4047f0:	add	x8, x8, #0x4e0
  4047f4:	stur	x8, [x29, #-64]
  4047f8:	mov	w8, #0x1                   	// #1
  4047fc:	mov	w4, #0x2                   	// #2
  404800:	mov	w20, #0x1                   	// #1
  404804:	stur	x8, [x29, #-32]
  404808:	b	403ee8 <__fxstatat@plt+0x2348>
  40480c:	ldur	w10, [x29, #-72]
  404810:	tst	w10, #0x1
  404814:	mov	w8, #0x2                   	// #2
  404818:	mov	w9, #0x4                   	// #4
  40481c:	csel	w8, w9, w8, ne  // ne = any
  404820:	cmp	w4, #0x2
  404824:	b.ne	40482c <__fxstatat@plt+0x2c8c>  // b.any
  404828:	mov	w4, w8
  40482c:	ldr	x7, [sp, #88]
  404830:	b	40485c <__fxstatat@plt+0x2cbc>
  404834:	ldr	x7, [sp, #88]
  404838:	ldur	w4, [x29, #-44]
  40483c:	b	40485c <__fxstatat@plt+0x2cbc>
  404840:	ldur	w8, [x29, #-72]
  404844:	ldr	x7, [sp, #88]
  404848:	ldur	x24, [x29, #-80]
  40484c:	mov	w9, #0x4                   	// #4
  404850:	tst	w8, #0x1
  404854:	mov	w8, #0x2                   	// #2
  404858:	csel	w4, w9, w8, ne  // ne = any
  40485c:	ldr	w8, [sp, #80]
  404860:	mov	x0, x21
  404864:	mov	x1, x22
  404868:	mov	x2, x24
  40486c:	and	w5, w8, #0xfffffffd
  404870:	ldur	x8, [x29, #-88]
  404874:	mov	x3, x28
  404878:	mov	x6, xzr
  40487c:	str	x8, [sp]
  404880:	bl	403d08 <__fxstatat@plt+0x2168>
  404884:	mov	x20, x0
  404888:	mov	x0, x20
  40488c:	ldp	x20, x19, [sp, #272]
  404890:	ldp	x22, x21, [sp, #256]
  404894:	ldp	x24, x23, [sp, #240]
  404898:	ldp	x26, x25, [sp, #224]
  40489c:	ldp	x28, x27, [sp, #208]
  4048a0:	ldp	x29, x30, [sp, #192]
  4048a4:	add	sp, sp, #0x120
  4048a8:	ret
  4048ac:	ldur	x8, [x29, #-88]
  4048b0:	ldr	x1, [sp, #64]
  4048b4:	ldur	x2, [x29, #-80]
  4048b8:	ldr	w5, [sp, #80]
  4048bc:	ldur	x6, [x29, #-40]
  4048c0:	ldr	x7, [sp, #88]
  4048c4:	mov	w4, #0x5                   	// #5
  4048c8:	str	x8, [sp]
  4048cc:	mov	x0, x21
  4048d0:	mov	x3, x28
  4048d4:	b	404880 <__fxstatat@plt+0x2ce0>
  4048d8:	mov	w16, w19
  4048dc:	ldur	x8, [x29, #-64]
  4048e0:	cbz	x8, 40490c <__fxstatat@plt+0x2d6c>
  4048e4:	tbnz	w16, #0, 40490c <__fxstatat@plt+0x2d6c>
  4048e8:	ldrb	w9, [x8]
  4048ec:	cbz	w9, 40490c <__fxstatat@plt+0x2d6c>
  4048f0:	add	x8, x8, #0x1
  4048f4:	cmp	x20, x22
  4048f8:	b.cs	404900 <__fxstatat@plt+0x2d60>  // b.hs, b.nlast
  4048fc:	strb	w9, [x21, x20]
  404900:	ldrb	w9, [x8], #1
  404904:	add	x20, x20, #0x1
  404908:	cbnz	w9, 4048f4 <__fxstatat@plt+0x2d54>
  40490c:	cmp	x20, x22
  404910:	b.cs	404888 <__fxstatat@plt+0x2ce8>  // b.hs, b.nlast
  404914:	strb	wzr, [x21, x20]
  404918:	b	404888 <__fxstatat@plt+0x2ce8>
  40491c:	b.ne	40482c <__fxstatat@plt+0x2c8c>  // b.any
  404920:	mov	w4, #0x4                   	// #4
  404924:	b	40482c <__fxstatat@plt+0x2c8c>
  404928:	bl	4019d0 <abort@plt>
  40492c:	mov	x3, x2
  404930:	mov	x2, xzr
  404934:	b	404938 <__fxstatat@plt+0x2d98>
  404938:	sub	sp, sp, #0x70
  40493c:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  404940:	add	x8, x8, #0x310
  404944:	cmp	x3, #0x0
  404948:	stp	x29, x30, [sp, #16]
  40494c:	stp	x28, x27, [sp, #32]
  404950:	stp	x26, x25, [sp, #48]
  404954:	stp	x24, x23, [sp, #64]
  404958:	stp	x22, x21, [sp, #80]
  40495c:	stp	x20, x19, [sp, #96]
  404960:	add	x29, sp, #0x10
  404964:	mov	x19, x2
  404968:	mov	x22, x1
  40496c:	mov	x23, x0
  404970:	csel	x21, x8, x3, eq  // eq = none
  404974:	bl	401b70 <__errno_location@plt>
  404978:	ldp	w4, w8, [x21]
  40497c:	cmp	x19, #0x0
  404980:	ldp	x7, x9, [x21, #40]
  404984:	ldr	w28, [x0]
  404988:	cset	w10, eq  // eq = none
  40498c:	orr	w25, w8, w10
  404990:	add	x26, x21, #0x8
  404994:	mov	x24, x0
  404998:	mov	x0, xzr
  40499c:	mov	x1, xzr
  4049a0:	mov	x2, x23
  4049a4:	mov	x3, x22
  4049a8:	mov	w5, w25
  4049ac:	mov	x6, x26
  4049b0:	str	x9, [sp]
  4049b4:	bl	403d08 <__fxstatat@plt+0x2168>
  4049b8:	add	x27, x0, #0x1
  4049bc:	mov	x20, x0
  4049c0:	mov	x0, x27
  4049c4:	bl	4056bc <__fxstatat@plt+0x3b1c>
  4049c8:	ldr	w4, [x21]
  4049cc:	ldp	x7, x8, [x21, #40]
  4049d0:	mov	x1, x27
  4049d4:	mov	x2, x23
  4049d8:	mov	x3, x22
  4049dc:	mov	w5, w25
  4049e0:	mov	x6, x26
  4049e4:	mov	x21, x0
  4049e8:	str	x8, [sp]
  4049ec:	bl	403d08 <__fxstatat@plt+0x2168>
  4049f0:	str	w28, [x24]
  4049f4:	cbz	x19, 4049fc <__fxstatat@plt+0x2e5c>
  4049f8:	str	x20, [x19]
  4049fc:	mov	x0, x21
  404a00:	ldp	x20, x19, [sp, #96]
  404a04:	ldp	x22, x21, [sp, #80]
  404a08:	ldp	x24, x23, [sp, #64]
  404a0c:	ldp	x26, x25, [sp, #48]
  404a10:	ldp	x28, x27, [sp, #32]
  404a14:	ldp	x29, x30, [sp, #16]
  404a18:	add	sp, sp, #0x70
  404a1c:	ret
  404a20:	stp	x29, x30, [sp, #-64]!
  404a24:	stp	x20, x19, [sp, #48]
  404a28:	adrp	x20, 41b000 <__fxstatat@plt+0x19460>
  404a2c:	stp	x22, x21, [sp, #32]
  404a30:	ldr	w8, [x20, #592]
  404a34:	adrp	x21, 41b000 <__fxstatat@plt+0x19460>
  404a38:	ldr	x19, [x21, #584]
  404a3c:	str	x23, [sp, #16]
  404a40:	cmp	w8, #0x2
  404a44:	mov	x29, sp
  404a48:	b.lt	404a6c <__fxstatat@plt+0x2ecc>  // b.tstop
  404a4c:	add	x22, x19, #0x18
  404a50:	mov	w23, #0x1                   	// #1
  404a54:	ldr	x0, [x22], #16
  404a58:	bl	401a60 <free@plt>
  404a5c:	ldrsw	x8, [x20, #592]
  404a60:	add	x23, x23, #0x1
  404a64:	cmp	x23, x8
  404a68:	b.lt	404a54 <__fxstatat@plt+0x2eb4>  // b.tstop
  404a6c:	ldr	x0, [x19, #8]
  404a70:	adrp	x23, 41b000 <__fxstatat@plt+0x19460>
  404a74:	add	x23, x23, #0x348
  404a78:	adrp	x22, 41b000 <__fxstatat@plt+0x19460>
  404a7c:	cmp	x0, x23
  404a80:	add	x22, x22, #0x258
  404a84:	b.eq	404a94 <__fxstatat@plt+0x2ef4>  // b.none
  404a88:	bl	401a60 <free@plt>
  404a8c:	mov	w8, #0x100                 	// #256
  404a90:	stp	x8, x23, [x22]
  404a94:	cmp	x19, x22
  404a98:	b.eq	404aa8 <__fxstatat@plt+0x2f08>  // b.none
  404a9c:	mov	x0, x19
  404aa0:	bl	401a60 <free@plt>
  404aa4:	str	x22, [x21, #584]
  404aa8:	mov	w8, #0x1                   	// #1
  404aac:	str	w8, [x20, #592]
  404ab0:	ldp	x20, x19, [sp, #48]
  404ab4:	ldp	x22, x21, [sp, #32]
  404ab8:	ldr	x23, [sp, #16]
  404abc:	ldp	x29, x30, [sp], #64
  404ac0:	ret
  404ac4:	adrp	x3, 41b000 <__fxstatat@plt+0x19460>
  404ac8:	add	x3, x3, #0x310
  404acc:	mov	x2, #0xffffffffffffffff    	// #-1
  404ad0:	b	404ad4 <__fxstatat@plt+0x2f34>
  404ad4:	sub	sp, sp, #0x80
  404ad8:	stp	x29, x30, [sp, #32]
  404adc:	add	x29, sp, #0x20
  404ae0:	stp	x28, x27, [sp, #48]
  404ae4:	stp	x26, x25, [sp, #64]
  404ae8:	stp	x24, x23, [sp, #80]
  404aec:	stp	x22, x21, [sp, #96]
  404af0:	stp	x20, x19, [sp, #112]
  404af4:	mov	x22, x3
  404af8:	stur	x2, [x29, #-8]
  404afc:	mov	x21, x1
  404b00:	mov	w23, w0
  404b04:	bl	401b70 <__errno_location@plt>
  404b08:	tbnz	w23, #31, 404c58 <__fxstatat@plt+0x30b8>
  404b0c:	adrp	x25, 41b000 <__fxstatat@plt+0x19460>
  404b10:	ldr	w8, [x25, #592]
  404b14:	adrp	x28, 41b000 <__fxstatat@plt+0x19460>
  404b18:	ldr	w20, [x0]
  404b1c:	ldr	x27, [x28, #584]
  404b20:	mov	x19, x0
  404b24:	cmp	w8, w23
  404b28:	b.gt	404b94 <__fxstatat@plt+0x2ff4>
  404b2c:	mov	w8, #0x7fffffff            	// #2147483647
  404b30:	cmp	w23, w8
  404b34:	stur	w20, [x29, #-12]
  404b38:	b.eq	404c5c <__fxstatat@plt+0x30bc>  // b.none
  404b3c:	adrp	x20, 41b000 <__fxstatat@plt+0x19460>
  404b40:	add	x20, x20, #0x258
  404b44:	add	w26, w23, #0x1
  404b48:	cmp	x27, x20
  404b4c:	csel	x0, xzr, x27, eq  // eq = none
  404b50:	sbfiz	x1, x26, #4, #32
  404b54:	bl	40570c <__fxstatat@plt+0x3b6c>
  404b58:	mov	x24, x0
  404b5c:	cmp	x27, x20
  404b60:	str	x0, [x28, #584]
  404b64:	b.ne	404b70 <__fxstatat@plt+0x2fd0>  // b.any
  404b68:	ldr	q0, [x20]
  404b6c:	str	q0, [x24]
  404b70:	ldrsw	x8, [x25, #592]
  404b74:	mov	w1, wzr
  404b78:	add	x0, x24, x8, lsl #4
  404b7c:	sub	w8, w26, w8
  404b80:	sbfiz	x2, x8, #4, #32
  404b84:	bl	401930 <memset@plt>
  404b88:	ldur	w20, [x29, #-12]
  404b8c:	mov	x27, x24
  404b90:	str	w26, [x25, #592]
  404b94:	add	x28, x27, w23, uxtw #4
  404b98:	mov	x27, x28
  404b9c:	ldr	x26, [x28]
  404ba0:	ldr	x23, [x27, #8]!
  404ba4:	ldp	w4, w8, [x22]
  404ba8:	ldp	x7, x9, [x22, #40]
  404bac:	ldur	x3, [x29, #-8]
  404bb0:	add	x24, x22, #0x8
  404bb4:	orr	w25, w8, #0x1
  404bb8:	mov	x0, x23
  404bbc:	mov	x1, x26
  404bc0:	mov	x2, x21
  404bc4:	mov	w5, w25
  404bc8:	mov	x6, x24
  404bcc:	str	x9, [sp]
  404bd0:	bl	403d08 <__fxstatat@plt+0x2168>
  404bd4:	cmp	x26, x0
  404bd8:	b.hi	404c30 <__fxstatat@plt+0x3090>  // b.pmore
  404bdc:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  404be0:	add	x8, x8, #0x348
  404be4:	add	x26, x0, #0x1
  404be8:	cmp	x23, x8
  404bec:	str	x26, [x28]
  404bf0:	b.eq	404bfc <__fxstatat@plt+0x305c>  // b.none
  404bf4:	mov	x0, x23
  404bf8:	bl	401a60 <free@plt>
  404bfc:	mov	x0, x26
  404c00:	bl	4056bc <__fxstatat@plt+0x3b1c>
  404c04:	str	x0, [x27]
  404c08:	ldr	w4, [x22]
  404c0c:	ldp	x7, x8, [x22, #40]
  404c10:	ldur	x3, [x29, #-8]
  404c14:	mov	x1, x26
  404c18:	mov	x2, x21
  404c1c:	mov	w5, w25
  404c20:	mov	x6, x24
  404c24:	mov	x23, x0
  404c28:	str	x8, [sp]
  404c2c:	bl	403d08 <__fxstatat@plt+0x2168>
  404c30:	str	w20, [x19]
  404c34:	mov	x0, x23
  404c38:	ldp	x20, x19, [sp, #112]
  404c3c:	ldp	x22, x21, [sp, #96]
  404c40:	ldp	x24, x23, [sp, #80]
  404c44:	ldp	x26, x25, [sp, #64]
  404c48:	ldp	x28, x27, [sp, #48]
  404c4c:	ldp	x29, x30, [sp, #32]
  404c50:	add	sp, sp, #0x80
  404c54:	ret
  404c58:	bl	4019d0 <abort@plt>
  404c5c:	bl	4058f8 <__fxstatat@plt+0x3d58>
  404c60:	adrp	x3, 41b000 <__fxstatat@plt+0x19460>
  404c64:	add	x3, x3, #0x310
  404c68:	b	404ad4 <__fxstatat@plt+0x2f34>
  404c6c:	adrp	x3, 41b000 <__fxstatat@plt+0x19460>
  404c70:	add	x3, x3, #0x310
  404c74:	mov	x2, #0xffffffffffffffff    	// #-1
  404c78:	mov	x1, x0
  404c7c:	mov	w0, wzr
  404c80:	b	404ad4 <__fxstatat@plt+0x2f34>
  404c84:	adrp	x3, 41b000 <__fxstatat@plt+0x19460>
  404c88:	mov	x2, x1
  404c8c:	add	x3, x3, #0x310
  404c90:	mov	x1, x0
  404c94:	mov	w0, wzr
  404c98:	b	404ad4 <__fxstatat@plt+0x2f34>
  404c9c:	sub	sp, sp, #0x50
  404ca0:	movi	v0.2d, #0x0
  404ca4:	cmp	w1, #0xa
  404ca8:	stp	x29, x30, [sp, #64]
  404cac:	add	x29, sp, #0x40
  404cb0:	str	xzr, [sp, #48]
  404cb4:	stp	q0, q0, [sp, #16]
  404cb8:	str	q0, [sp]
  404cbc:	b.eq	404ce4 <__fxstatat@plt+0x3144>  // b.none
  404cc0:	mov	x8, x2
  404cc4:	str	w1, [sp]
  404cc8:	mov	x3, sp
  404ccc:	mov	x2, #0xffffffffffffffff    	// #-1
  404cd0:	mov	x1, x8
  404cd4:	bl	404ad4 <__fxstatat@plt+0x2f34>
  404cd8:	ldp	x29, x30, [sp, #64]
  404cdc:	add	sp, sp, #0x50
  404ce0:	ret
  404ce4:	bl	4019d0 <abort@plt>
  404ce8:	sub	sp, sp, #0x50
  404cec:	movi	v0.2d, #0x0
  404cf0:	cmp	w1, #0xa
  404cf4:	stp	x29, x30, [sp, #64]
  404cf8:	add	x29, sp, #0x40
  404cfc:	str	xzr, [sp, #48]
  404d00:	stp	q0, q0, [sp, #16]
  404d04:	str	q0, [sp]
  404d08:	b.eq	404d30 <__fxstatat@plt+0x3190>  // b.none
  404d0c:	mov	x8, x3
  404d10:	str	w1, [sp]
  404d14:	mov	x3, sp
  404d18:	mov	x1, x2
  404d1c:	mov	x2, x8
  404d20:	bl	404ad4 <__fxstatat@plt+0x2f34>
  404d24:	ldp	x29, x30, [sp, #64]
  404d28:	add	sp, sp, #0x50
  404d2c:	ret
  404d30:	bl	4019d0 <abort@plt>
  404d34:	mov	x2, x1
  404d38:	mov	w1, w0
  404d3c:	mov	w0, wzr
  404d40:	b	404c9c <__fxstatat@plt+0x30fc>
  404d44:	mov	x3, x2
  404d48:	mov	x2, x1
  404d4c:	mov	w1, w0
  404d50:	mov	w0, wzr
  404d54:	b	404ce8 <__fxstatat@plt+0x3148>
  404d58:	sub	sp, sp, #0x50
  404d5c:	adrp	x9, 41b000 <__fxstatat@plt+0x19460>
  404d60:	add	x9, x9, #0x310
  404d64:	ldp	q0, q1, [x9]
  404d68:	ubfx	w10, w2, #5, #3
  404d6c:	mov	x11, sp
  404d70:	mov	x8, x1
  404d74:	stp	q0, q1, [sp]
  404d78:	ldr	q0, [x9, #32]
  404d7c:	ldr	x9, [x9, #48]
  404d80:	mov	x1, x0
  404d84:	mov	x3, sp
  404d88:	str	q0, [sp, #32]
  404d8c:	str	x9, [sp, #48]
  404d90:	add	x9, x11, w10, uxtw #2
  404d94:	ldr	w10, [x9, #8]
  404d98:	mov	w0, wzr
  404d9c:	stp	x29, x30, [sp, #64]
  404da0:	add	x29, sp, #0x40
  404da4:	lsr	w11, w10, w2
  404da8:	mvn	w11, w11
  404dac:	and	w11, w11, #0x1
  404db0:	lsl	w11, w11, w2
  404db4:	eor	w10, w11, w10
  404db8:	mov	x2, x8
  404dbc:	str	w10, [x9, #8]
  404dc0:	bl	404ad4 <__fxstatat@plt+0x2f34>
  404dc4:	ldp	x29, x30, [sp, #64]
  404dc8:	add	sp, sp, #0x50
  404dcc:	ret
  404dd0:	sub	sp, sp, #0x50
  404dd4:	adrp	x9, 41b000 <__fxstatat@plt+0x19460>
  404dd8:	add	x9, x9, #0x310
  404ddc:	ldp	q0, q1, [x9]
  404de0:	ubfx	w10, w1, #5, #3
  404de4:	mov	x11, sp
  404de8:	mov	x8, x0
  404dec:	stp	q0, q1, [sp]
  404df0:	ldr	q0, [x9, #32]
  404df4:	ldr	x9, [x9, #48]
  404df8:	mov	x3, sp
  404dfc:	mov	x2, #0xffffffffffffffff    	// #-1
  404e00:	str	q0, [sp, #32]
  404e04:	str	x9, [sp, #48]
  404e08:	add	x9, x11, w10, uxtw #2
  404e0c:	ldr	w10, [x9, #8]
  404e10:	mov	w0, wzr
  404e14:	stp	x29, x30, [sp, #64]
  404e18:	add	x29, sp, #0x40
  404e1c:	lsr	w11, w10, w1
  404e20:	mvn	w11, w11
  404e24:	and	w11, w11, #0x1
  404e28:	lsl	w11, w11, w1
  404e2c:	eor	w10, w11, w10
  404e30:	mov	x1, x8
  404e34:	str	w10, [x9, #8]
  404e38:	bl	404ad4 <__fxstatat@plt+0x2f34>
  404e3c:	ldp	x29, x30, [sp, #64]
  404e40:	add	sp, sp, #0x50
  404e44:	ret
  404e48:	sub	sp, sp, #0x50
  404e4c:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  404e50:	add	x8, x8, #0x310
  404e54:	ldp	q0, q1, [x8]
  404e58:	ldr	q2, [x8, #32]
  404e5c:	ldr	x8, [x8, #48]
  404e60:	mov	x1, x0
  404e64:	stp	q0, q1, [sp]
  404e68:	ldr	w9, [sp, #12]
  404e6c:	str	x8, [sp, #48]
  404e70:	mov	x3, sp
  404e74:	mov	x2, #0xffffffffffffffff    	// #-1
  404e78:	orr	w8, w9, #0x4000000
  404e7c:	mov	w0, wzr
  404e80:	stp	x29, x30, [sp, #64]
  404e84:	add	x29, sp, #0x40
  404e88:	str	q2, [sp, #32]
  404e8c:	str	w8, [sp, #12]
  404e90:	bl	404ad4 <__fxstatat@plt+0x2f34>
  404e94:	ldp	x29, x30, [sp, #64]
  404e98:	add	sp, sp, #0x50
  404e9c:	ret
  404ea0:	sub	sp, sp, #0x50
  404ea4:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  404ea8:	add	x8, x8, #0x310
  404eac:	ldp	q0, q1, [x8]
  404eb0:	ldr	q2, [x8, #32]
  404eb4:	ldr	x8, [x8, #48]
  404eb8:	mov	x2, x1
  404ebc:	stp	q0, q1, [sp]
  404ec0:	ldr	w9, [sp, #12]
  404ec4:	mov	x1, x0
  404ec8:	str	x8, [sp, #48]
  404ecc:	mov	x3, sp
  404ed0:	orr	w8, w9, #0x4000000
  404ed4:	mov	w0, wzr
  404ed8:	stp	x29, x30, [sp, #64]
  404edc:	add	x29, sp, #0x40
  404ee0:	str	q2, [sp, #32]
  404ee4:	str	w8, [sp, #12]
  404ee8:	bl	404ad4 <__fxstatat@plt+0x2f34>
  404eec:	ldp	x29, x30, [sp, #64]
  404ef0:	add	sp, sp, #0x50
  404ef4:	ret
  404ef8:	sub	sp, sp, #0x80
  404efc:	movi	v0.2d, #0x0
  404f00:	cmp	w1, #0xa
  404f04:	stp	x29, x30, [sp, #112]
  404f08:	add	x29, sp, #0x70
  404f0c:	str	wzr, [sp, #48]
  404f10:	stp	q0, q0, [sp, #16]
  404f14:	str	q0, [sp]
  404f18:	b.eq	404f68 <__fxstatat@plt+0x33c8>  // b.none
  404f1c:	ldp	q0, q1, [sp]
  404f20:	ldr	w9, [sp, #48]
  404f24:	ldr	q2, [sp, #32]
  404f28:	mov	x8, x2
  404f2c:	stur	q0, [sp, #60]
  404f30:	ldr	w10, [sp, #68]
  404f34:	str	w1, [sp, #56]
  404f38:	str	w9, [sp, #108]
  404f3c:	add	x3, sp, #0x38
  404f40:	orr	w9, w10, #0x4000000
  404f44:	mov	x2, #0xffffffffffffffff    	// #-1
  404f48:	mov	x1, x8
  404f4c:	stur	q1, [sp, #76]
  404f50:	stur	q2, [sp, #92]
  404f54:	str	w9, [sp, #68]
  404f58:	bl	404ad4 <__fxstatat@plt+0x2f34>
  404f5c:	ldp	x29, x30, [sp, #112]
  404f60:	add	sp, sp, #0x80
  404f64:	ret
  404f68:	bl	4019d0 <abort@plt>
  404f6c:	mov	x4, #0xffffffffffffffff    	// #-1
  404f70:	b	404f74 <__fxstatat@plt+0x33d4>
  404f74:	sub	sp, sp, #0x50
  404f78:	adrp	x9, 41b000 <__fxstatat@plt+0x19460>
  404f7c:	add	x9, x9, #0x310
  404f80:	ldp	q0, q1, [x9]
  404f84:	ldr	x10, [x9, #48]
  404f88:	stp	x29, x30, [sp, #64]
  404f8c:	add	x29, sp, #0x40
  404f90:	stp	q0, q1, [sp]
  404f94:	ldr	q0, [x9, #32]
  404f98:	mov	w9, #0xa                   	// #10
  404f9c:	str	x10, [sp, #48]
  404fa0:	str	w9, [sp]
  404fa4:	str	q0, [sp, #32]
  404fa8:	cbz	x1, 404fd4 <__fxstatat@plt+0x3434>
  404fac:	cbz	x2, 404fd4 <__fxstatat@plt+0x3434>
  404fb0:	mov	x8, x3
  404fb4:	stp	x1, x2, [sp, #40]
  404fb8:	mov	x3, sp
  404fbc:	mov	x1, x8
  404fc0:	mov	x2, x4
  404fc4:	bl	404ad4 <__fxstatat@plt+0x2f34>
  404fc8:	ldp	x29, x30, [sp, #64]
  404fcc:	add	sp, sp, #0x50
  404fd0:	ret
  404fd4:	bl	4019d0 <abort@plt>
  404fd8:	mov	x3, x2
  404fdc:	mov	x2, x1
  404fe0:	mov	x4, #0xffffffffffffffff    	// #-1
  404fe4:	mov	x1, x0
  404fe8:	mov	w0, wzr
  404fec:	b	404f74 <__fxstatat@plt+0x33d4>
  404ff0:	mov	x4, x3
  404ff4:	mov	x3, x2
  404ff8:	mov	x2, x1
  404ffc:	mov	x1, x0
  405000:	mov	w0, wzr
  405004:	b	404f74 <__fxstatat@plt+0x33d4>
  405008:	adrp	x3, 41b000 <__fxstatat@plt+0x19460>
  40500c:	add	x3, x3, #0x268
  405010:	b	404ad4 <__fxstatat@plt+0x2f34>
  405014:	adrp	x3, 41b000 <__fxstatat@plt+0x19460>
  405018:	mov	x2, x1
  40501c:	add	x3, x3, #0x268
  405020:	mov	x1, x0
  405024:	mov	w0, wzr
  405028:	b	404ad4 <__fxstatat@plt+0x2f34>
  40502c:	adrp	x3, 41b000 <__fxstatat@plt+0x19460>
  405030:	add	x3, x3, #0x268
  405034:	mov	x2, #0xffffffffffffffff    	// #-1
  405038:	b	404ad4 <__fxstatat@plt+0x2f34>
  40503c:	adrp	x3, 41b000 <__fxstatat@plt+0x19460>
  405040:	add	x3, x3, #0x268
  405044:	mov	x2, #0xffffffffffffffff    	// #-1
  405048:	mov	x1, x0
  40504c:	mov	w0, wzr
  405050:	b	404ad4 <__fxstatat@plt+0x2f34>
  405054:	stp	x29, x30, [sp, #-32]!
  405058:	stp	x20, x19, [sp, #16]
  40505c:	mov	x20, x0
  405060:	mov	w19, w1
  405064:	mov	w2, #0x5                   	// #5
  405068:	mov	x0, xzr
  40506c:	mov	x1, x20
  405070:	mov	x29, sp
  405074:	bl	401b00 <dcgettext@plt>
  405078:	cmp	x0, x20
  40507c:	b.ne	405160 <__fxstatat@plt+0x35c0>  // b.any
  405080:	bl	408b58 <__fxstatat@plt+0x6fb8>
  405084:	ldrb	w8, [x0]
  405088:	and	w8, w8, #0xffffffdf
  40508c:	cmp	w8, #0x47
  405090:	b.eq	4050f4 <__fxstatat@plt+0x3554>  // b.none
  405094:	cmp	w8, #0x55
  405098:	b.ne	405148 <__fxstatat@plt+0x35a8>  // b.any
  40509c:	ldrb	w8, [x0, #1]
  4050a0:	and	w8, w8, #0xffffffdf
  4050a4:	cmp	w8, #0x54
  4050a8:	b.ne	405148 <__fxstatat@plt+0x35a8>  // b.any
  4050ac:	ldrb	w8, [x0, #2]
  4050b0:	and	w8, w8, #0xffffffdf
  4050b4:	cmp	w8, #0x46
  4050b8:	b.ne	405148 <__fxstatat@plt+0x35a8>  // b.any
  4050bc:	ldrb	w8, [x0, #3]
  4050c0:	cmp	w8, #0x2d
  4050c4:	b.ne	405148 <__fxstatat@plt+0x35a8>  // b.any
  4050c8:	ldrb	w8, [x0, #4]
  4050cc:	cmp	w8, #0x38
  4050d0:	b.ne	405148 <__fxstatat@plt+0x35a8>  // b.any
  4050d4:	ldrb	w8, [x0, #5]
  4050d8:	cbnz	w8, 405148 <__fxstatat@plt+0x35a8>
  4050dc:	ldrb	w8, [x20]
  4050e0:	adrp	x9, 40a000 <__fxstatat@plt+0x8460>
  4050e4:	adrp	x10, 40a000 <__fxstatat@plt+0x8460>
  4050e8:	add	x9, x9, #0x4e6
  4050ec:	add	x10, x10, #0x4e2
  4050f0:	b	405180 <__fxstatat@plt+0x35e0>
  4050f4:	ldrb	w8, [x0, #1]
  4050f8:	and	w8, w8, #0xffffffdf
  4050fc:	cmp	w8, #0x42
  405100:	b.ne	405148 <__fxstatat@plt+0x35a8>  // b.any
  405104:	ldrb	w8, [x0, #2]
  405108:	cmp	w8, #0x31
  40510c:	b.ne	405148 <__fxstatat@plt+0x35a8>  // b.any
  405110:	ldrb	w8, [x0, #3]
  405114:	cmp	w8, #0x38
  405118:	b.ne	405148 <__fxstatat@plt+0x35a8>  // b.any
  40511c:	ldrb	w8, [x0, #4]
  405120:	cmp	w8, #0x30
  405124:	b.ne	405148 <__fxstatat@plt+0x35a8>  // b.any
  405128:	ldrb	w8, [x0, #5]
  40512c:	cmp	w8, #0x33
  405130:	b.ne	405148 <__fxstatat@plt+0x35a8>  // b.any
  405134:	ldrb	w8, [x0, #6]
  405138:	cmp	w8, #0x30
  40513c:	b.ne	405148 <__fxstatat@plt+0x35a8>  // b.any
  405140:	ldrb	w8, [x0, #7]
  405144:	cbz	w8, 40516c <__fxstatat@plt+0x35cc>
  405148:	adrp	x8, 40a000 <__fxstatat@plt+0x8460>
  40514c:	adrp	x9, 40a000 <__fxstatat@plt+0x8460>
  405150:	add	x8, x8, #0x4e0
  405154:	add	x9, x9, #0x4dc
  405158:	cmp	w19, #0x9
  40515c:	csel	x0, x9, x8, eq  // eq = none
  405160:	ldp	x20, x19, [sp, #16]
  405164:	ldp	x29, x30, [sp], #32
  405168:	ret
  40516c:	ldrb	w8, [x20]
  405170:	adrp	x9, 40a000 <__fxstatat@plt+0x8460>
  405174:	adrp	x10, 40a000 <__fxstatat@plt+0x8460>
  405178:	add	x9, x9, #0x4ee
  40517c:	add	x10, x10, #0x4ea
  405180:	cmp	w8, #0x60
  405184:	csel	x0, x10, x9, eq  // eq = none
  405188:	b	405160 <__fxstatat@plt+0x35c0>
  40518c:	sub	sp, sp, #0xa0
  405190:	str	x19, [sp, #144]
  405194:	mov	x19, x0
  405198:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  40519c:	add	x0, x0, #0x375
  4051a0:	mov	x1, sp
  4051a4:	stp	x29, x30, [sp, #128]
  4051a8:	add	x29, sp, #0x80
  4051ac:	bl	409108 <__fxstatat@plt+0x7568>
  4051b0:	cbz	w0, 4051bc <__fxstatat@plt+0x361c>
  4051b4:	mov	x19, xzr
  4051b8:	b	4051c8 <__fxstatat@plt+0x3628>
  4051bc:	ldr	q0, [sp]
  4051c0:	ext	v0.16b, v0.16b, v0.16b, #8
  4051c4:	str	q0, [x19]
  4051c8:	mov	x0, x19
  4051cc:	ldr	x19, [sp, #144]
  4051d0:	ldp	x29, x30, [sp, #128]
  4051d4:	add	sp, sp, #0xa0
  4051d8:	ret
  4051dc:	sub	sp, sp, #0x50
  4051e0:	str	x21, [sp, #48]
  4051e4:	stp	x20, x19, [sp, #64]
  4051e8:	mov	x21, x5
  4051ec:	mov	x20, x4
  4051f0:	mov	x5, x3
  4051f4:	mov	x4, x2
  4051f8:	mov	x19, x0
  4051fc:	stp	x29, x30, [sp, #32]
  405200:	add	x29, sp, #0x20
  405204:	cbz	x1, 405224 <__fxstatat@plt+0x3684>
  405208:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  40520c:	mov	x3, x1
  405210:	add	x2, x2, #0x4fb
  405214:	mov	w1, #0x1                   	// #1
  405218:	mov	x0, x19
  40521c:	bl	401a10 <__fprintf_chk@plt>
  405220:	b	405240 <__fxstatat@plt+0x36a0>
  405224:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  405228:	add	x2, x2, #0x507
  40522c:	mov	w1, #0x1                   	// #1
  405230:	mov	x0, x19
  405234:	mov	x3, x4
  405238:	mov	x4, x5
  40523c:	bl	401a10 <__fprintf_chk@plt>
  405240:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  405244:	add	x1, x1, #0x50e
  405248:	mov	w2, #0x5                   	// #5
  40524c:	mov	x0, xzr
  405250:	bl	401b00 <dcgettext@plt>
  405254:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  405258:	mov	x3, x0
  40525c:	add	x2, x2, #0x7c3
  405260:	mov	w1, #0x1                   	// #1
  405264:	mov	w4, #0x7e3                 	// #2019
  405268:	mov	x0, x19
  40526c:	bl	401a10 <__fprintf_chk@plt>
  405270:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  405274:	add	x1, x1, #0x512
  405278:	mov	w2, #0x5                   	// #5
  40527c:	mov	x0, xzr
  405280:	bl	401b00 <dcgettext@plt>
  405284:	mov	x1, x19
  405288:	bl	401b10 <fputs_unlocked@plt>
  40528c:	cmp	x21, #0x9
  405290:	b.hi	4052e4 <__fxstatat@plt+0x3744>  // b.pmore
  405294:	adrp	x8, 40a000 <__fxstatat@plt+0x8460>
  405298:	add	x8, x8, #0x4f1
  40529c:	adr	x9, 4052ac <__fxstatat@plt+0x370c>
  4052a0:	ldrb	w10, [x8, x21]
  4052a4:	add	x9, x9, x10, lsl #2
  4052a8:	br	x9
  4052ac:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4052b0:	add	x1, x1, #0x5de
  4052b4:	mov	w2, #0x5                   	// #5
  4052b8:	mov	x0, xzr
  4052bc:	bl	401b00 <dcgettext@plt>
  4052c0:	ldr	x3, [x20]
  4052c4:	mov	x2, x0
  4052c8:	mov	x0, x19
  4052cc:	ldp	x20, x19, [sp, #64]
  4052d0:	ldr	x21, [sp, #48]
  4052d4:	ldp	x29, x30, [sp, #32]
  4052d8:	mov	w1, #0x1                   	// #1
  4052dc:	add	sp, sp, #0x50
  4052e0:	b	401a10 <__fprintf_chk@plt>
  4052e4:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4052e8:	add	x1, x1, #0x71d
  4052ec:	b	405448 <__fxstatat@plt+0x38a8>
  4052f0:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4052f4:	add	x1, x1, #0x5ee
  4052f8:	mov	w2, #0x5                   	// #5
  4052fc:	mov	x0, xzr
  405300:	bl	401b00 <dcgettext@plt>
  405304:	ldp	x3, x4, [x20]
  405308:	mov	x2, x0
  40530c:	mov	x0, x19
  405310:	ldp	x20, x19, [sp, #64]
  405314:	ldr	x21, [sp, #48]
  405318:	ldp	x29, x30, [sp, #32]
  40531c:	mov	w1, #0x1                   	// #1
  405320:	add	sp, sp, #0x50
  405324:	b	401a10 <__fprintf_chk@plt>
  405328:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  40532c:	add	x1, x1, #0x605
  405330:	mov	w2, #0x5                   	// #5
  405334:	mov	x0, xzr
  405338:	bl	401b00 <dcgettext@plt>
  40533c:	ldp	x3, x4, [x20]
  405340:	ldr	x5, [x20, #16]
  405344:	mov	x2, x0
  405348:	mov	x0, x19
  40534c:	ldp	x20, x19, [sp, #64]
  405350:	ldr	x21, [sp, #48]
  405354:	ldp	x29, x30, [sp, #32]
  405358:	mov	w1, #0x1                   	// #1
  40535c:	add	sp, sp, #0x50
  405360:	b	401a10 <__fprintf_chk@plt>
  405364:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  405368:	add	x1, x1, #0x621
  40536c:	mov	w2, #0x5                   	// #5
  405370:	mov	x0, xzr
  405374:	bl	401b00 <dcgettext@plt>
  405378:	ldp	x3, x4, [x20]
  40537c:	ldp	x5, x6, [x20, #16]
  405380:	mov	x2, x0
  405384:	mov	x0, x19
  405388:	ldp	x20, x19, [sp, #64]
  40538c:	ldr	x21, [sp, #48]
  405390:	ldp	x29, x30, [sp, #32]
  405394:	mov	w1, #0x1                   	// #1
  405398:	add	sp, sp, #0x50
  40539c:	b	401a10 <__fprintf_chk@plt>
  4053a0:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4053a4:	add	x1, x1, #0x641
  4053a8:	mov	w2, #0x5                   	// #5
  4053ac:	mov	x0, xzr
  4053b0:	bl	401b00 <dcgettext@plt>
  4053b4:	ldp	x3, x4, [x20]
  4053b8:	ldp	x5, x6, [x20, #16]
  4053bc:	ldr	x7, [x20, #32]
  4053c0:	mov	x2, x0
  4053c4:	mov	x0, x19
  4053c8:	ldp	x20, x19, [sp, #64]
  4053cc:	ldr	x21, [sp, #48]
  4053d0:	ldp	x29, x30, [sp, #32]
  4053d4:	mov	w1, #0x1                   	// #1
  4053d8:	add	sp, sp, #0x50
  4053dc:	b	401a10 <__fprintf_chk@plt>
  4053e0:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4053e4:	add	x1, x1, #0x665
  4053e8:	mov	w2, #0x5                   	// #5
  4053ec:	mov	x0, xzr
  4053f0:	bl	401b00 <dcgettext@plt>
  4053f4:	ldp	x3, x4, [x20]
  4053f8:	ldp	x5, x6, [x20, #16]
  4053fc:	ldp	x7, x8, [x20, #32]
  405400:	mov	x2, x0
  405404:	b	405434 <__fxstatat@plt+0x3894>
  405408:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  40540c:	add	x1, x1, #0x68d
  405410:	mov	w2, #0x5                   	// #5
  405414:	mov	x0, xzr
  405418:	bl	401b00 <dcgettext@plt>
  40541c:	ldr	x9, [x20, #48]
  405420:	ldp	x3, x4, [x20]
  405424:	ldp	x5, x6, [x20, #16]
  405428:	ldp	x7, x8, [x20, #32]
  40542c:	mov	x2, x0
  405430:	str	x9, [sp, #8]
  405434:	mov	w1, #0x1                   	// #1
  405438:	str	x8, [sp]
  40543c:	b	4054ac <__fxstatat@plt+0x390c>
  405440:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  405444:	add	x1, x1, #0x6e9
  405448:	mov	w2, #0x5                   	// #5
  40544c:	mov	x0, xzr
  405450:	bl	401b00 <dcgettext@plt>
  405454:	ldp	x8, x9, [x20, #56]
  405458:	ldp	x3, x4, [x20]
  40545c:	ldp	x5, x6, [x20, #16]
  405460:	ldr	x7, [x20, #32]
  405464:	ldur	q0, [x20, #40]
  405468:	mov	x2, x0
  40546c:	str	x9, [sp, #24]
  405470:	b	4054a0 <__fxstatat@plt+0x3900>
  405474:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  405478:	add	x1, x1, #0x6b9
  40547c:	mov	w2, #0x5                   	// #5
  405480:	mov	x0, xzr
  405484:	bl	401b00 <dcgettext@plt>
  405488:	ldp	x3, x4, [x20]
  40548c:	ldp	x5, x6, [x20, #16]
  405490:	ldr	x7, [x20, #32]
  405494:	ldur	q0, [x20, #40]
  405498:	ldr	x8, [x20, #56]
  40549c:	mov	x2, x0
  4054a0:	str	x8, [sp, #16]
  4054a4:	mov	w1, #0x1                   	// #1
  4054a8:	str	q0, [sp]
  4054ac:	mov	x0, x19
  4054b0:	bl	401a10 <__fprintf_chk@plt>
  4054b4:	ldp	x20, x19, [sp, #64]
  4054b8:	ldr	x21, [sp, #48]
  4054bc:	ldp	x29, x30, [sp, #32]
  4054c0:	add	sp, sp, #0x50
  4054c4:	ret
  4054c8:	mov	x8, xzr
  4054cc:	ldr	x9, [x4, x8, lsl #3]
  4054d0:	add	x8, x8, #0x1
  4054d4:	cbnz	x9, 4054cc <__fxstatat@plt+0x392c>
  4054d8:	sub	x5, x8, #0x1
  4054dc:	b	4051dc <__fxstatat@plt+0x363c>
  4054e0:	sub	sp, sp, #0x60
  4054e4:	stp	x29, x30, [sp, #80]
  4054e8:	ldr	w8, [x4, #24]
  4054ec:	mov	x5, xzr
  4054f0:	mov	x9, sp
  4054f4:	add	x29, sp, #0x50
  4054f8:	tbz	w8, #31, 405520 <__fxstatat@plt+0x3980>
  4054fc:	add	w11, w8, #0x8
  405500:	cmn	w8, #0x8
  405504:	str	w11, [x4, #24]
  405508:	b.gt	40551c <__fxstatat@plt+0x397c>
  40550c:	ldr	x10, [x4, #8]
  405510:	add	x10, x10, w8, sxtw
  405514:	mov	w8, w11
  405518:	b	40552c <__fxstatat@plt+0x398c>
  40551c:	mov	w8, w11
  405520:	ldr	x10, [x4]
  405524:	add	x11, x10, #0x8
  405528:	str	x11, [x4]
  40552c:	ldr	x10, [x10]
  405530:	str	x10, [x9, x5, lsl #3]
  405534:	cbz	x10, 405544 <__fxstatat@plt+0x39a4>
  405538:	add	x5, x5, #0x1
  40553c:	cmp	x5, #0xa
  405540:	b.ne	4054f8 <__fxstatat@plt+0x3958>  // b.any
  405544:	mov	x4, sp
  405548:	bl	4051dc <__fxstatat@plt+0x363c>
  40554c:	ldp	x29, x30, [sp, #80]
  405550:	add	sp, sp, #0x60
  405554:	ret
  405558:	sub	sp, sp, #0xf0
  40555c:	stp	x29, x30, [sp, #224]
  405560:	add	x29, sp, #0xe0
  405564:	mov	x8, #0xffffffffffffffe0    	// #-32
  405568:	mov	x9, sp
  40556c:	sub	x10, x29, #0x60
  405570:	movk	x8, #0xff80, lsl #32
  405574:	add	x11, x29, #0x10
  405578:	add	x9, x9, #0x80
  40557c:	add	x10, x10, #0x20
  405580:	stp	x9, x8, [x29, #-16]
  405584:	stp	x11, x10, [x29, #-32]
  405588:	stp	x4, x5, [x29, #-96]
  40558c:	stp	x6, x7, [x29, #-80]
  405590:	stp	q0, q1, [sp]
  405594:	ldp	q0, q1, [x29, #-32]
  405598:	sub	x4, x29, #0x40
  40559c:	stp	q2, q3, [sp, #32]
  4055a0:	stp	q4, q5, [sp, #64]
  4055a4:	stp	q6, q7, [sp, #96]
  4055a8:	stp	q0, q1, [x29, #-64]
  4055ac:	bl	4054e0 <__fxstatat@plt+0x3940>
  4055b0:	ldp	x29, x30, [sp, #224]
  4055b4:	add	sp, sp, #0xf0
  4055b8:	ret
  4055bc:	stp	x29, x30, [sp, #-16]!
  4055c0:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4055c4:	add	x1, x1, #0x759
  4055c8:	mov	w2, #0x5                   	// #5
  4055cc:	mov	x0, xzr
  4055d0:	mov	x29, sp
  4055d4:	bl	401b00 <dcgettext@plt>
  4055d8:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  4055dc:	mov	x1, x0
  4055e0:	add	x2, x2, #0x16f
  4055e4:	mov	w0, #0x1                   	// #1
  4055e8:	bl	401910 <__printf_chk@plt>
  4055ec:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4055f0:	add	x1, x1, #0x76e
  4055f4:	mov	w2, #0x5                   	// #5
  4055f8:	mov	x0, xzr
  4055fc:	bl	401b00 <dcgettext@plt>
  405600:	adrp	x2, 409000 <__fxstatat@plt+0x7460>
  405604:	adrp	x3, 409000 <__fxstatat@plt+0x7460>
  405608:	mov	x1, x0
  40560c:	add	x2, x2, #0xb90
  405610:	add	x3, x3, #0xd37
  405614:	mov	w0, #0x1                   	// #1
  405618:	bl	401910 <__printf_chk@plt>
  40561c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  405620:	add	x1, x1, #0x782
  405624:	mov	w2, #0x5                   	// #5
  405628:	mov	x0, xzr
  40562c:	bl	401b00 <dcgettext@plt>
  405630:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  405634:	ldr	x1, [x8, #704]
  405638:	ldp	x29, x30, [sp], #16
  40563c:	b	401b10 <fputs_unlocked@plt>
  405640:	stp	x29, x30, [sp, #-32]!
  405644:	str	x19, [sp, #16]
  405648:	adrp	x19, 41b000 <__fxstatat@plt+0x19460>
  40564c:	ldrb	w8, [x19, #1096]
  405650:	mov	x29, sp
  405654:	cmp	w8, #0x1
  405658:	b.ne	405668 <__fxstatat@plt+0x3ac8>  // b.any
  40565c:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  405660:	ldrb	w8, [x8, #1100]
  405664:	b	405684 <__fxstatat@plt+0x3ae4>
  405668:	bl	401810 <geteuid@plt>
  40566c:	cmp	w0, #0x0
  405670:	adrp	x9, 41b000 <__fxstatat@plt+0x19460>
  405674:	mov	w10, #0x1                   	// #1
  405678:	cset	w8, eq  // eq = none
  40567c:	strb	w8, [x9, #1100]
  405680:	strb	w10, [x19, #1096]
  405684:	ldr	x19, [sp, #16]
  405688:	cmp	w8, #0x0
  40568c:	cset	w0, ne  // ne = any
  405690:	ldp	x29, x30, [sp], #32
  405694:	ret
  405698:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40569c:	udiv	x8, x8, x1
  4056a0:	cmp	x8, x0
  4056a4:	b.cc	4056b0 <__fxstatat@plt+0x3b10>  // b.lo, b.ul, b.last
  4056a8:	mul	x0, x1, x0
  4056ac:	b	4056bc <__fxstatat@plt+0x3b1c>
  4056b0:	stp	x29, x30, [sp, #-16]!
  4056b4:	mov	x29, sp
  4056b8:	bl	4058f8 <__fxstatat@plt+0x3d58>
  4056bc:	stp	x29, x30, [sp, #-32]!
  4056c0:	str	x19, [sp, #16]
  4056c4:	mov	x29, sp
  4056c8:	mov	x19, x0
  4056cc:	bl	4018c0 <malloc@plt>
  4056d0:	cbz	x19, 4056d8 <__fxstatat@plt+0x3b38>
  4056d4:	cbz	x0, 4056e4 <__fxstatat@plt+0x3b44>
  4056d8:	ldr	x19, [sp, #16]
  4056dc:	ldp	x29, x30, [sp], #32
  4056e0:	ret
  4056e4:	bl	4058f8 <__fxstatat@plt+0x3d58>
  4056e8:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4056ec:	udiv	x8, x8, x2
  4056f0:	cmp	x8, x1
  4056f4:	b.cc	405700 <__fxstatat@plt+0x3b60>  // b.lo, b.ul, b.last
  4056f8:	mul	x1, x2, x1
  4056fc:	b	40570c <__fxstatat@plt+0x3b6c>
  405700:	stp	x29, x30, [sp, #-16]!
  405704:	mov	x29, sp
  405708:	bl	4058f8 <__fxstatat@plt+0x3d58>
  40570c:	stp	x29, x30, [sp, #-32]!
  405710:	str	x19, [sp, #16]
  405714:	mov	x19, x1
  405718:	mov	x29, sp
  40571c:	cbz	x0, 405730 <__fxstatat@plt+0x3b90>
  405720:	cbnz	x19, 405730 <__fxstatat@plt+0x3b90>
  405724:	bl	401a60 <free@plt>
  405728:	mov	x0, xzr
  40572c:	b	405740 <__fxstatat@plt+0x3ba0>
  405730:	mov	x1, x19
  405734:	bl	401970 <realloc@plt>
  405738:	cbz	x19, 405740 <__fxstatat@plt+0x3ba0>
  40573c:	cbz	x0, 40574c <__fxstatat@plt+0x3bac>
  405740:	ldr	x19, [sp, #16]
  405744:	ldp	x29, x30, [sp], #32
  405748:	ret
  40574c:	bl	4058f8 <__fxstatat@plt+0x3d58>
  405750:	stp	x29, x30, [sp, #-16]!
  405754:	ldr	x9, [x1]
  405758:	mov	x29, sp
  40575c:	cbz	x0, 405780 <__fxstatat@plt+0x3be0>
  405760:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  405764:	movk	x8, #0x5554
  405768:	udiv	x8, x8, x2
  40576c:	cmp	x8, x9
  405770:	b.ls	4057b8 <__fxstatat@plt+0x3c18>  // b.plast
  405774:	add	x8, x9, x9, lsr #1
  405778:	add	x9, x8, #0x1
  40577c:	b	4057a4 <__fxstatat@plt+0x3c04>
  405780:	cbnz	x9, 405794 <__fxstatat@plt+0x3bf4>
  405784:	mov	w8, #0x80                  	// #128
  405788:	udiv	x8, x8, x2
  40578c:	cmp	x2, #0x80
  405790:	cinc	x9, x8, hi  // hi = pmore
  405794:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405798:	udiv	x8, x8, x2
  40579c:	cmp	x8, x9
  4057a0:	b.cc	4057b8 <__fxstatat@plt+0x3c18>  // b.lo, b.ul, b.last
  4057a4:	mul	x8, x9, x2
  4057a8:	str	x9, [x1]
  4057ac:	mov	x1, x8
  4057b0:	ldp	x29, x30, [sp], #16
  4057b4:	b	40570c <__fxstatat@plt+0x3b6c>
  4057b8:	bl	4058f8 <__fxstatat@plt+0x3d58>
  4057bc:	b	4056bc <__fxstatat@plt+0x3b1c>
  4057c0:	stp	x29, x30, [sp, #-16]!
  4057c4:	ldr	x8, [x1]
  4057c8:	mov	x29, sp
  4057cc:	cbz	x0, 4057ec <__fxstatat@plt+0x3c4c>
  4057d0:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  4057d4:	movk	x9, #0x5554
  4057d8:	cmp	x8, x9
  4057dc:	b.cs	4057f4 <__fxstatat@plt+0x3c54>  // b.hs, b.nlast
  4057e0:	add	x8, x8, x8, lsr #1
  4057e4:	add	x8, x8, #0x1
  4057e8:	b	4057fc <__fxstatat@plt+0x3c5c>
  4057ec:	cbz	x8, 4057f8 <__fxstatat@plt+0x3c58>
  4057f0:	tbz	x8, #63, 4057fc <__fxstatat@plt+0x3c5c>
  4057f4:	bl	4058f8 <__fxstatat@plt+0x3d58>
  4057f8:	mov	w8, #0x80                  	// #128
  4057fc:	str	x8, [x1]
  405800:	mov	x1, x8
  405804:	ldp	x29, x30, [sp], #16
  405808:	b	40570c <__fxstatat@plt+0x3b6c>
  40580c:	stp	x29, x30, [sp, #-32]!
  405810:	stp	x20, x19, [sp, #16]
  405814:	mov	x29, sp
  405818:	mov	x19, x0
  40581c:	bl	4056bc <__fxstatat@plt+0x3b1c>
  405820:	mov	w1, wzr
  405824:	mov	x2, x19
  405828:	mov	x20, x0
  40582c:	bl	401930 <memset@plt>
  405830:	mov	x0, x20
  405834:	ldp	x20, x19, [sp, #16]
  405838:	ldp	x29, x30, [sp], #32
  40583c:	ret
  405840:	stp	x29, x30, [sp, #-16]!
  405844:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405848:	udiv	x8, x8, x1
  40584c:	cmp	x8, x0
  405850:	mov	x29, sp
  405854:	b.cc	405868 <__fxstatat@plt+0x3cc8>  // b.lo, b.ul, b.last
  405858:	bl	405a44 <__fxstatat@plt+0x3ea4>
  40585c:	cbz	x0, 405868 <__fxstatat@plt+0x3cc8>
  405860:	ldp	x29, x30, [sp], #16
  405864:	ret
  405868:	bl	4058f8 <__fxstatat@plt+0x3d58>
  40586c:	stp	x29, x30, [sp, #-48]!
  405870:	stp	x20, x19, [sp, #32]
  405874:	mov	x20, x0
  405878:	mov	x0, x1
  40587c:	str	x21, [sp, #16]
  405880:	mov	x29, sp
  405884:	mov	x19, x1
  405888:	bl	4056bc <__fxstatat@plt+0x3b1c>
  40588c:	mov	x1, x20
  405890:	mov	x2, x19
  405894:	mov	x21, x0
  405898:	bl	401780 <memcpy@plt>
  40589c:	mov	x0, x21
  4058a0:	ldp	x20, x19, [sp, #32]
  4058a4:	ldr	x21, [sp, #16]
  4058a8:	ldp	x29, x30, [sp], #48
  4058ac:	ret
  4058b0:	stp	x29, x30, [sp, #-48]!
  4058b4:	str	x21, [sp, #16]
  4058b8:	stp	x20, x19, [sp, #32]
  4058bc:	mov	x29, sp
  4058c0:	mov	x19, x0
  4058c4:	bl	4017b0 <strlen@plt>
  4058c8:	add	x20, x0, #0x1
  4058cc:	mov	x0, x20
  4058d0:	bl	4056bc <__fxstatat@plt+0x3b1c>
  4058d4:	mov	x1, x19
  4058d8:	mov	x2, x20
  4058dc:	mov	x21, x0
  4058e0:	bl	401780 <memcpy@plt>
  4058e4:	mov	x0, x21
  4058e8:	ldp	x20, x19, [sp, #32]
  4058ec:	ldr	x21, [sp, #16]
  4058f0:	ldp	x29, x30, [sp], #48
  4058f4:	ret
  4058f8:	stp	x29, x30, [sp, #-32]!
  4058fc:	str	x19, [sp, #16]
  405900:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  405904:	ldr	w19, [x8, #576]
  405908:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  40590c:	add	x1, x1, #0x7f2
  405910:	mov	w2, #0x5                   	// #5
  405914:	mov	x0, xzr
  405918:	mov	x29, sp
  40591c:	bl	401b00 <dcgettext@plt>
  405920:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  405924:	mov	x3, x0
  405928:	add	x2, x2, #0x289
  40592c:	mov	w0, w19
  405930:	mov	w1, wzr
  405934:	bl	4017e0 <error@plt>
  405938:	bl	4019d0 <abort@plt>
  40593c:	stp	x29, x30, [sp, #-16]!
  405940:	orr	w1, w1, #0x200
  405944:	mov	x29, sp
  405948:	bl	405bb4 <__fxstatat@plt+0x4014>
  40594c:	cbz	x0, 405958 <__fxstatat@plt+0x3db8>
  405950:	ldp	x29, x30, [sp], #16
  405954:	ret
  405958:	bl	401b70 <__errno_location@plt>
  40595c:	ldr	w8, [x0]
  405960:	cmp	w8, #0x16
  405964:	b.ne	405988 <__fxstatat@plt+0x3de8>  // b.any
  405968:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  40596c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  405970:	adrp	x3, 40a000 <__fxstatat@plt+0x8460>
  405974:	add	x0, x0, #0x803
  405978:	add	x1, x1, #0x813
  40597c:	add	x3, x3, #0x81e
  405980:	mov	w2, #0x29                  	// #41
  405984:	bl	401b60 <__assert_fail@plt>
  405988:	bl	4058f8 <__fxstatat@plt+0x3d58>
  40598c:	ldr	w8, [x0, #72]
  405990:	mov	w9, #0x11                  	// #17
  405994:	and	w8, w8, w9
  405998:	cmp	w8, #0x10
  40599c:	b.eq	4059b8 <__fxstatat@plt+0x3e18>  // b.none
  4059a0:	cmp	w8, #0x11
  4059a4:	b.ne	4059c0 <__fxstatat@plt+0x3e20>  // b.any
  4059a8:	ldr	x8, [x1, #88]
  4059ac:	cmp	x8, #0x0
  4059b0:	cset	w0, ne  // ne = any
  4059b4:	ret
  4059b8:	mov	w0, #0x1                   	// #1
  4059bc:	ret
  4059c0:	mov	w0, wzr
  4059c4:	ret
  4059c8:	sub	sp, sp, #0x30
  4059cc:	adrp	x8, 41b000 <__fxstatat@plt+0x19460>
  4059d0:	ldr	x2, [x8, #712]
  4059d4:	stp	x29, x30, [sp, #16]
  4059d8:	add	x29, sp, #0x10
  4059dc:	add	x0, x29, #0x18
  4059e0:	add	x1, sp, #0x8
  4059e4:	str	x19, [sp, #32]
  4059e8:	str	xzr, [x29, #24]
  4059ec:	str	xzr, [sp, #8]
  4059f0:	bl	401a50 <getline@plt>
  4059f4:	subs	x8, x0, #0x1
  4059f8:	b.lt	405a24 <__fxstatat@plt+0x3e84>  // b.tstop
  4059fc:	ldr	x0, [x29, #24]
  405a00:	ldrb	w9, [x0, x8]
  405a04:	cmp	w9, #0xa
  405a08:	b.ne	405a14 <__fxstatat@plt+0x3e74>  // b.any
  405a0c:	strb	wzr, [x0, x8]
  405a10:	ldr	x0, [x29, #24]
  405a14:	bl	401800 <rpmatch@plt>
  405a18:	cmp	w0, #0x0
  405a1c:	cset	w19, gt
  405a20:	b	405a28 <__fxstatat@plt+0x3e88>
  405a24:	mov	w19, wzr
  405a28:	ldr	x0, [x29, #24]
  405a2c:	bl	401a60 <free@plt>
  405a30:	mov	w0, w19
  405a34:	ldr	x19, [sp, #32]
  405a38:	ldp	x29, x30, [sp, #16]
  405a3c:	add	sp, sp, #0x30
  405a40:	ret
  405a44:	mov	x8, x1
  405a48:	mov	w1, #0x1                   	// #1
  405a4c:	mov	w9, #0x1                   	// #1
  405a50:	cbz	x0, 405a88 <__fxstatat@plt+0x3ee8>
  405a54:	cbz	x8, 405a88 <__fxstatat@plt+0x3ee8>
  405a58:	umulh	x10, x8, x0
  405a5c:	mov	x1, x8
  405a60:	mov	x9, x0
  405a64:	cbz	x10, 405a88 <__fxstatat@plt+0x3ee8>
  405a68:	stp	x29, x30, [sp, #-16]!
  405a6c:	mov	x29, sp
  405a70:	bl	401b70 <__errno_location@plt>
  405a74:	mov	w8, #0xc                   	// #12
  405a78:	str	w8, [x0]
  405a7c:	mov	x0, xzr
  405a80:	ldp	x29, x30, [sp], #16
  405a84:	ret
  405a88:	mov	x0, x9
  405a8c:	b	401940 <calloc@plt>
  405a90:	stp	x29, x30, [sp, #-32]!
  405a94:	str	x19, [sp, #16]
  405a98:	mov	x19, x0
  405a9c:	mov	x29, sp
  405aa0:	cbz	x0, 405ac8 <__fxstatat@plt+0x3f28>
  405aa4:	mov	x0, x19
  405aa8:	bl	401b20 <__freading@plt>
  405aac:	cbz	w0, 405ac8 <__fxstatat@plt+0x3f28>
  405ab0:	ldrb	w8, [x19, #1]
  405ab4:	tbz	w8, #0, 405ac8 <__fxstatat@plt+0x3f28>
  405ab8:	mov	w2, #0x1                   	// #1
  405abc:	mov	x0, x19
  405ac0:	mov	x1, xzr
  405ac4:	bl	405b18 <__fxstatat@plt+0x3f78>
  405ac8:	mov	x0, x19
  405acc:	ldr	x19, [sp, #16]
  405ad0:	ldp	x29, x30, [sp], #32
  405ad4:	b	401aa0 <fflush@plt>
  405ad8:	ldp	x9, x8, [x0, #32]
  405adc:	cmp	x8, x9
  405ae0:	b.ls	405aec <__fxstatat@plt+0x3f4c>  // b.plast
  405ae4:	mov	x0, xzr
  405ae8:	ret
  405aec:	ldp	x9, x8, [x0, #8]
  405af0:	ldrb	w10, [x0, #1]
  405af4:	sub	x8, x8, x9
  405af8:	tbnz	w10, #0, 405b04 <__fxstatat@plt+0x3f64>
  405afc:	mov	x9, xzr
  405b00:	b	405b10 <__fxstatat@plt+0x3f70>
  405b04:	ldr	x9, [x0, #88]
  405b08:	ldr	x10, [x0, #72]
  405b0c:	sub	x9, x9, x10
  405b10:	add	x0, x8, x9
  405b14:	ret
  405b18:	stp	x29, x30, [sp, #-48]!
  405b1c:	str	x21, [sp, #16]
  405b20:	stp	x20, x19, [sp, #32]
  405b24:	ldp	x9, x8, [x0, #8]
  405b28:	mov	w20, w2
  405b2c:	mov	x19, x0
  405b30:	mov	x21, x1
  405b34:	cmp	x8, x9
  405b38:	mov	x29, sp
  405b3c:	b.ne	405b54 <__fxstatat@plt+0x3fb4>  // b.any
  405b40:	ldp	x9, x8, [x19, #32]
  405b44:	cmp	x8, x9
  405b48:	b.ne	405b54 <__fxstatat@plt+0x3fb4>  // b.any
  405b4c:	ldr	x8, [x19, #72]
  405b50:	cbz	x8, 405b70 <__fxstatat@plt+0x3fd0>
  405b54:	mov	x0, x19
  405b58:	mov	x1, x21
  405b5c:	mov	w2, w20
  405b60:	ldp	x20, x19, [sp, #32]
  405b64:	ldr	x21, [sp, #16]
  405b68:	ldp	x29, x30, [sp], #48
  405b6c:	b	401a40 <fseeko@plt>
  405b70:	mov	x0, x19
  405b74:	bl	401880 <fileno@plt>
  405b78:	mov	x1, x21
  405b7c:	mov	w2, w20
  405b80:	bl	401860 <lseek@plt>
  405b84:	cmn	x0, #0x1
  405b88:	b.eq	405ba4 <__fxstatat@plt+0x4004>  // b.none
  405b8c:	ldr	w9, [x19]
  405b90:	mov	x8, x0
  405b94:	mov	w0, wzr
  405b98:	str	x8, [x19, #144]
  405b9c:	and	w9, w9, #0xffffffef
  405ba0:	str	w9, [x19]
  405ba4:	ldp	x20, x19, [sp, #32]
  405ba8:	ldr	x21, [sp, #16]
  405bac:	ldp	x29, x30, [sp], #48
  405bb0:	ret
  405bb4:	stp	x29, x30, [sp, #-96]!
  405bb8:	cmp	w1, #0x1, lsl #12
  405bbc:	stp	x28, x27, [sp, #16]
  405bc0:	stp	x26, x25, [sp, #32]
  405bc4:	stp	x24, x23, [sp, #48]
  405bc8:	stp	x22, x21, [sp, #64]
  405bcc:	stp	x20, x19, [sp, #80]
  405bd0:	mov	x29, sp
  405bd4:	b.cs	405c7c <__fxstatat@plt+0x40dc>  // b.hs, b.nlast
  405bd8:	mov	w8, #0x204                 	// #516
  405bdc:	mov	w21, w1
  405be0:	bics	wzr, w8, w1
  405be4:	b.eq	405c7c <__fxstatat@plt+0x40dc>  // b.none
  405be8:	mov	w8, #0x12                  	// #18
  405bec:	tst	w21, w8
  405bf0:	b.eq	405c7c <__fxstatat@plt+0x40dc>  // b.none
  405bf4:	mov	x22, x0
  405bf8:	mov	w0, #0x80                  	// #128
  405bfc:	mov	x20, x2
  405c00:	bl	4018c0 <malloc@plt>
  405c04:	mov	x19, x0
  405c08:	cbz	x0, 405c8c <__fxstatat@plt+0x40ec>
  405c0c:	and	w8, w21, #0xfffffdff
  405c10:	tst	w21, #0x2
  405c14:	orr	w8, w8, #0x4
  405c18:	movi	v0.2d, #0x0
  405c1c:	csel	w8, w21, w8, eq  // eq = none
  405c20:	stp	q0, q0, [x19, #64]
  405c24:	str	w8, [x19, #72]
  405c28:	mov	w8, #0xffffff9c            	// #-100
  405c2c:	stp	q0, q0, [x19, #96]
  405c30:	stp	q0, q0, [x19, #32]
  405c34:	stp	q0, q0, [x19]
  405c38:	str	x20, [x19, #64]
  405c3c:	str	w8, [x19, #44]
  405c40:	ldr	x8, [x22]
  405c44:	cbz	x8, 405cac <__fxstatat@plt+0x410c>
  405c48:	mov	x23, xzr
  405c4c:	add	x24, x22, #0x8
  405c50:	mov	x0, x8
  405c54:	bl	4017b0 <strlen@plt>
  405c58:	ldr	x8, [x24], #8
  405c5c:	cmp	x0, x23
  405c60:	csel	x23, x0, x23, hi  // hi = pmore
  405c64:	cbnz	x8, 405c50 <__fxstatat@plt+0x40b0>
  405c68:	add	x8, x23, #0x1
  405c6c:	cmp	x8, #0x1, lsl #12
  405c70:	mov	w8, #0x1000                	// #4096
  405c74:	csinc	x1, x8, x23, ls  // ls = plast
  405c78:	b	405cb0 <__fxstatat@plt+0x4110>
  405c7c:	bl	401b70 <__errno_location@plt>
  405c80:	mov	w8, #0x16                  	// #22
  405c84:	mov	x19, xzr
  405c88:	str	w8, [x0]
  405c8c:	mov	x0, x19
  405c90:	ldp	x20, x19, [sp, #80]
  405c94:	ldp	x22, x21, [sp, #64]
  405c98:	ldp	x24, x23, [sp, #48]
  405c9c:	ldp	x26, x25, [sp, #32]
  405ca0:	ldp	x28, x27, [sp, #16]
  405ca4:	ldp	x29, x30, [sp], #96
  405ca8:	ret
  405cac:	mov	w1, #0x1000                	// #4096
  405cb0:	mov	x0, x19
  405cb4:	bl	405ed0 <__fxstatat@plt+0x4330>
  405cb8:	tbz	w0, #0, 405ec0 <__fxstatat@plt+0x4320>
  405cbc:	ldr	x8, [x22]
  405cc0:	cbz	x8, 405cf4 <__fxstatat@plt+0x4154>
  405cc4:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  405cc8:	add	x1, x1, #0x5dd
  405ccc:	mov	x0, x19
  405cd0:	mov	x2, xzr
  405cd4:	bl	405f4c <__fxstatat@plt+0x43ac>
  405cd8:	cbz	x0, 405eb8 <__fxstatat@plt+0x4318>
  405cdc:	mov	x23, x0
  405ce0:	mov	x8, #0xffffffffffffffff    	// #-1
  405ce4:	mov	w9, #0xffffffff            	// #-1
  405ce8:	str	x8, [x0, #88]
  405cec:	str	w9, [x0, #104]
  405cf0:	b	405cf8 <__fxstatat@plt+0x4158>
  405cf4:	mov	x23, xzr
  405cf8:	cbz	x20, 405d08 <__fxstatat@plt+0x4168>
  405cfc:	ldrb	w8, [x19, #73]
  405d00:	ubfx	w8, w8, #2, #1
  405d04:	b	405d0c <__fxstatat@plt+0x416c>
  405d08:	mov	w8, #0x1                   	// #1
  405d0c:	ldr	x26, [x22]
  405d10:	cbz	x26, 405dfc <__fxstatat@plt+0x425c>
  405d14:	mov	x24, xzr
  405d18:	mov	x27, xzr
  405d1c:	mov	x25, xzr
  405d20:	eor	w28, w8, #0x1
  405d24:	mov	x0, x26
  405d28:	bl	4017b0 <strlen@plt>
  405d2c:	mov	x2, x0
  405d30:	tbnz	w21, #11, 405d6c <__fxstatat@plt+0x41cc>
  405d34:	cmp	x2, #0x3
  405d38:	b.cc	405d6c <__fxstatat@plt+0x41cc>  // b.lo, b.ul, b.last
  405d3c:	add	x8, x2, x26
  405d40:	ldurb	w8, [x8, #-1]
  405d44:	cmp	w8, #0x2f
  405d48:	b.ne	405d6c <__fxstatat@plt+0x41cc>  // b.any
  405d4c:	sub	x8, x26, #0x2
  405d50:	ldrb	w9, [x8, x2]
  405d54:	cmp	w9, #0x2f
  405d58:	b.ne	405d6c <__fxstatat@plt+0x41cc>  // b.any
  405d5c:	sub	x2, x2, #0x1
  405d60:	cmp	x2, #0x1
  405d64:	b.hi	405d50 <__fxstatat@plt+0x41b0>  // b.pmore
  405d68:	mov	w2, #0x1                   	// #1
  405d6c:	mov	x0, x19
  405d70:	mov	x1, x26
  405d74:	bl	405f4c <__fxstatat@plt+0x43ac>
  405d78:	cbz	x0, 405ea8 <__fxstatat@plt+0x4308>
  405d7c:	cmp	x24, #0x0
  405d80:	cset	w9, eq  // eq = none
  405d84:	mov	x26, x0
  405d88:	add	x8, x0, #0xf8
  405d8c:	orr	w9, w28, w9
  405d90:	str	xzr, [x0, #88]
  405d94:	str	x23, [x0, #8]
  405d98:	str	x8, [x0, #48]
  405d9c:	tbnz	w9, #0, 405db0 <__fxstatat@plt+0x4210>
  405da0:	mov	w8, #0x2                   	// #2
  405da4:	str	x8, [x26, #168]
  405da8:	mov	w0, #0xb                   	// #11
  405dac:	b	405dc0 <__fxstatat@plt+0x4220>
  405db0:	mov	x0, x19
  405db4:	mov	x1, x26
  405db8:	mov	w2, wzr
  405dbc:	bl	405fd4 <__fxstatat@plt+0x4434>
  405dc0:	strh	w0, [x26, #108]
  405dc4:	cbz	x20, 405dd4 <__fxstatat@plt+0x4234>
  405dc8:	str	x24, [x26, #16]
  405dcc:	mov	x24, x26
  405dd0:	b	405de4 <__fxstatat@plt+0x4244>
  405dd4:	str	xzr, [x26, #16]
  405dd8:	cbz	x24, 405df4 <__fxstatat@plt+0x4254>
  405ddc:	str	x26, [x27, #16]
  405de0:	mov	x27, x26
  405de4:	ldr	x26, [x22, #8]!
  405de8:	add	x25, x25, #0x1
  405dec:	cbnz	x26, 405d24 <__fxstatat@plt+0x4184>
  405df0:	b	405e04 <__fxstatat@plt+0x4264>
  405df4:	mov	x27, x26
  405df8:	b	405dcc <__fxstatat@plt+0x422c>
  405dfc:	mov	x24, xzr
  405e00:	b	405e24 <__fxstatat@plt+0x4284>
  405e04:	cbz	x20, 405e24 <__fxstatat@plt+0x4284>
  405e08:	cmp	x25, #0x2
  405e0c:	b.cc	405e24 <__fxstatat@plt+0x4284>  // b.lo, b.ul, b.last
  405e10:	mov	x0, x19
  405e14:	mov	x1, x24
  405e18:	mov	x2, x25
  405e1c:	bl	40614c <__fxstatat@plt+0x45ac>
  405e20:	mov	x24, x0
  405e24:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  405e28:	add	x1, x1, #0x5dd
  405e2c:	mov	x0, x19
  405e30:	mov	x2, xzr
  405e34:	bl	405f4c <__fxstatat@plt+0x43ac>
  405e38:	str	x0, [x19]
  405e3c:	cbz	x0, 405ea8 <__fxstatat@plt+0x4308>
  405e40:	str	x24, [x0, #16]
  405e44:	ldr	x8, [x19]
  405e48:	mov	w9, #0x9                   	// #9
  405e4c:	mov	w10, #0x1                   	// #1
  405e50:	mov	x0, x19
  405e54:	strh	w9, [x8, #108]
  405e58:	str	x10, [x8, #88]
  405e5c:	bl	406230 <__fxstatat@plt+0x4690>
  405e60:	tbz	w0, #0, 405ea8 <__fxstatat@plt+0x4308>
  405e64:	ldrh	w8, [x19, #72]
  405e68:	mov	w9, #0x204                 	// #516
  405e6c:	tst	w8, w9
  405e70:	b.ne	405e98 <__fxstatat@plt+0x42f8>  // b.any
  405e74:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  405e78:	add	x1, x1, #0xf5c
  405e7c:	mov	x0, x19
  405e80:	bl	4062a4 <__fxstatat@plt+0x4704>
  405e84:	str	w0, [x19, #40]
  405e88:	tbz	w0, #31, 405e98 <__fxstatat@plt+0x42f8>
  405e8c:	ldr	w8, [x19, #72]
  405e90:	orr	w8, w8, #0x4
  405e94:	str	w8, [x19, #72]
  405e98:	add	x0, x19, #0x60
  405e9c:	mov	w1, #0xffffffff            	// #-1
  405ea0:	bl	408aa0 <__fxstatat@plt+0x6f00>
  405ea4:	b	405c8c <__fxstatat@plt+0x40ec>
  405ea8:	mov	x0, x24
  405eac:	bl	4062d0 <__fxstatat@plt+0x4730>
  405eb0:	mov	x0, x23
  405eb4:	bl	401a60 <free@plt>
  405eb8:	ldr	x0, [x19, #32]
  405ebc:	bl	401a60 <free@plt>
  405ec0:	mov	x0, x19
  405ec4:	bl	401a60 <free@plt>
  405ec8:	mov	x19, xzr
  405ecc:	b	405c8c <__fxstatat@plt+0x40ec>
  405ed0:	stp	x29, x30, [sp, #-32]!
  405ed4:	ldr	x8, [x0, #48]
  405ed8:	add	x9, x1, #0x100
  405edc:	str	x19, [sp, #16]
  405ee0:	mov	x19, x0
  405ee4:	adds	x1, x9, x8
  405ee8:	mov	x29, sp
  405eec:	b.cc	405f14 <__fxstatat@plt+0x4374>  // b.lo, b.ul, b.last
  405ef0:	ldr	x0, [x19, #32]
  405ef4:	bl	401a60 <free@plt>
  405ef8:	str	xzr, [x19, #32]
  405efc:	bl	401b70 <__errno_location@plt>
  405f00:	mov	x8, x0
  405f04:	mov	w9, #0x24                  	// #36
  405f08:	mov	w0, wzr
  405f0c:	str	w9, [x8]
  405f10:	b	405f40 <__fxstatat@plt+0x43a0>
  405f14:	ldr	x0, [x19, #32]
  405f18:	str	x1, [x19, #48]
  405f1c:	bl	401970 <realloc@plt>
  405f20:	cbz	x0, 405f30 <__fxstatat@plt+0x4390>
  405f24:	str	x0, [x19, #32]
  405f28:	mov	w0, #0x1                   	// #1
  405f2c:	b	405f40 <__fxstatat@plt+0x43a0>
  405f30:	ldr	x0, [x19, #32]
  405f34:	bl	401a60 <free@plt>
  405f38:	mov	w0, wzr
  405f3c:	str	xzr, [x19, #32]
  405f40:	ldr	x19, [sp, #16]
  405f44:	ldp	x29, x30, [sp], #32
  405f48:	ret
  405f4c:	stp	x29, x30, [sp, #-64]!
  405f50:	add	x8, x2, #0x100
  405f54:	stp	x20, x19, [sp, #48]
  405f58:	mov	x20, x0
  405f5c:	and	x0, x8, #0xfffffffffffffff8
  405f60:	str	x23, [sp, #16]
  405f64:	stp	x22, x21, [sp, #32]
  405f68:	mov	x29, sp
  405f6c:	mov	x21, x2
  405f70:	mov	x22, x1
  405f74:	bl	4018c0 <malloc@plt>
  405f78:	mov	x19, x0
  405f7c:	cbz	x0, 405fbc <__fxstatat@plt+0x441c>
  405f80:	add	x23, x19, #0xf8
  405f84:	mov	x0, x23
  405f88:	mov	x1, x22
  405f8c:	mov	x2, x21
  405f90:	bl	401780 <memcpy@plt>
  405f94:	strb	wzr, [x23, x21]
  405f98:	str	x21, [x19, #96]
  405f9c:	str	x20, [x19, #80]
  405fa0:	ldr	x9, [x20, #32]
  405fa4:	mov	w8, #0x30000               	// #196608
  405fa8:	str	wzr, [x19, #64]
  405fac:	stur	w8, [x19, #110]
  405fb0:	stp	xzr, xzr, [x19, #24]
  405fb4:	str	x9, [x19, #56]
  405fb8:	str	xzr, [x19, #40]
  405fbc:	mov	x0, x19
  405fc0:	ldp	x20, x19, [sp, #48]
  405fc4:	ldp	x22, x21, [sp, #32]
  405fc8:	ldr	x23, [sp, #16]
  405fcc:	ldp	x29, x30, [sp], #64
  405fd0:	ret
  405fd4:	stp	x29, x30, [sp, #-48]!
  405fd8:	stp	x20, x19, [sp, #32]
  405fdc:	ldr	x9, [x1, #88]
  405fe0:	ldr	w8, [x0, #72]
  405fe4:	str	x21, [sp, #16]
  405fe8:	mov	x19, x1
  405fec:	mov	x21, x0
  405ff0:	mov	x29, sp
  405ff4:	cbnz	x9, 406000 <__fxstatat@plt+0x4460>
  405ff8:	and	w9, w8, #0x1
  405ffc:	orr	w2, w9, w2
  406000:	add	x20, x19, #0x78
  406004:	tbnz	w2, #0, 406030 <__fxstatat@plt+0x4490>
  406008:	tbnz	w8, #1, 406030 <__fxstatat@plt+0x4490>
  40600c:	ldr	w0, [x21, #44]
  406010:	ldr	x1, [x19, #48]
  406014:	mov	w3, #0x100                 	// #256
  406018:	mov	x2, x20
  40601c:	bl	409118 <__fxstatat@plt+0x7578>
  406020:	cbz	w0, 406094 <__fxstatat@plt+0x44f4>
  406024:	bl	401b70 <__errno_location@plt>
  406028:	mov	x21, x0
  40602c:	b	406064 <__fxstatat@plt+0x44c4>
  406030:	ldr	x0, [x19, #48]
  406034:	mov	x1, x20
  406038:	bl	4090e8 <__fxstatat@plt+0x7548>
  40603c:	cbz	w0, 406094 <__fxstatat@plt+0x44f4>
  406040:	bl	401b70 <__errno_location@plt>
  406044:	ldr	w8, [x0]
  406048:	cmp	w8, #0x2
  40604c:	b.ne	406068 <__fxstatat@plt+0x44c8>  // b.any
  406050:	mov	x21, x0
  406054:	ldr	x0, [x19, #48]
  406058:	mov	x1, x20
  40605c:	bl	409108 <__fxstatat@plt+0x7568>
  406060:	cbz	w0, 40612c <__fxstatat@plt+0x458c>
  406064:	ldr	w8, [x21]
  406068:	movi	v0.2d, #0x0
  40606c:	str	w8, [x19, #64]
  406070:	stp	q0, q0, [x20, #96]
  406074:	stp	q0, q0, [x20, #64]
  406078:	stp	q0, q0, [x20, #32]
  40607c:	stp	q0, q0, [x20]
  406080:	mov	w0, #0xa                   	// #10
  406084:	ldp	x20, x19, [sp, #32]
  406088:	ldr	x21, [sp, #16]
  40608c:	ldp	x29, x30, [sp], #48
  406090:	ret
  406094:	ldr	w8, [x19, #136]
  406098:	and	w8, w8, #0xf000
  40609c:	cmp	w8, #0xa, lsl #12
  4060a0:	b.eq	4060e8 <__fxstatat@plt+0x4548>  // b.none
  4060a4:	cmp	w8, #0x8, lsl #12
  4060a8:	b.eq	4060e0 <__fxstatat@plt+0x4540>  // b.none
  4060ac:	cmp	w8, #0x4, lsl #12
  4060b0:	b.ne	4060f0 <__fxstatat@plt+0x4550>  // b.any
  4060b4:	ldr	w8, [x19, #140]
  4060b8:	cmp	w8, #0x2
  4060bc:	b.cc	4060f8 <__fxstatat@plt+0x4558>  // b.lo, b.ul, b.last
  4060c0:	ldr	x9, [x19, #88]
  4060c4:	cmp	x9, #0x1
  4060c8:	b.lt	4060f8 <__fxstatat@plt+0x4558>  // b.tstop
  4060cc:	ldr	w9, [x21, #72]
  4060d0:	mov	w10, #0x2                   	// #2
  4060d4:	bic	w9, w10, w9, lsr #4
  4060d8:	sub	w8, w8, w9
  4060dc:	b	4060fc <__fxstatat@plt+0x455c>
  4060e0:	mov	w0, #0x8                   	// #8
  4060e4:	b	406084 <__fxstatat@plt+0x44e4>
  4060e8:	mov	w0, #0xc                   	// #12
  4060ec:	b	406084 <__fxstatat@plt+0x44e4>
  4060f0:	mov	w0, #0x3                   	// #3
  4060f4:	b	406084 <__fxstatat@plt+0x44e4>
  4060f8:	mov	w8, #0xffffffff            	// #-1
  4060fc:	ldrb	w9, [x19, #248]
  406100:	str	w8, [x19, #104]
  406104:	cmp	w9, #0x2e
  406108:	b.ne	406124 <__fxstatat@plt+0x4584>  // b.any
  40610c:	ldrb	w8, [x19, #249]
  406110:	cbz	w8, 406138 <__fxstatat@plt+0x4598>
  406114:	cmp	w8, #0x2e
  406118:	b.ne	406124 <__fxstatat@plt+0x4584>  // b.any
  40611c:	ldrb	w8, [x19, #250]
  406120:	cbz	w8, 406138 <__fxstatat@plt+0x4598>
  406124:	mov	w0, #0x1                   	// #1
  406128:	b	406084 <__fxstatat@plt+0x44e4>
  40612c:	str	wzr, [x21]
  406130:	mov	w0, #0xd                   	// #13
  406134:	b	406084 <__fxstatat@plt+0x44e4>
  406138:	ldr	x8, [x19, #88]
  40613c:	cmp	x8, #0x0
  406140:	mov	w8, #0x5                   	// #5
  406144:	csinc	w0, w8, wzr, ne  // ne = any
  406148:	b	406084 <__fxstatat@plt+0x44e4>
  40614c:	stp	x29, x30, [sp, #-48]!
  406150:	stp	x22, x21, [sp, #16]
  406154:	stp	x20, x19, [sp, #32]
  406158:	ldp	x8, x22, [x0, #56]
  40615c:	mov	x21, x0
  406160:	mov	x20, x2
  406164:	mov	x19, x1
  406168:	cmp	x8, x2
  40616c:	mov	x29, sp
  406170:	b.cs	4061a0 <__fxstatat@plt+0x4600>  // b.hs, b.nlast
  406174:	add	x8, x20, #0x28
  406178:	lsr	x9, x8, #61
  40617c:	str	x8, [x21, #56]
  406180:	cbnz	x9, 40620c <__fxstatat@plt+0x466c>
  406184:	ldr	x0, [x21, #16]
  406188:	lsl	x1, x8, #3
  40618c:	bl	401970 <realloc@plt>
  406190:	cbz	x0, 40620c <__fxstatat@plt+0x466c>
  406194:	str	x0, [x21, #16]
  406198:	cbnz	x19, 4061a8 <__fxstatat@plt+0x4608>
  40619c:	b	4061b8 <__fxstatat@plt+0x4618>
  4061a0:	ldr	x0, [x21, #16]
  4061a4:	cbz	x19, 4061b8 <__fxstatat@plt+0x4618>
  4061a8:	str	x19, [x0], #8
  4061ac:	ldr	x19, [x19, #16]
  4061b0:	cbnz	x19, 4061a8 <__fxstatat@plt+0x4608>
  4061b4:	ldr	x0, [x21, #16]
  4061b8:	mov	w2, #0x8                   	// #8
  4061bc:	mov	x1, x20
  4061c0:	mov	x3, x22
  4061c4:	bl	401850 <qsort@plt>
  4061c8:	ldr	x8, [x21, #16]
  4061cc:	cmp	x20, #0x1
  4061d0:	ldr	x19, [x8]
  4061d4:	mov	x9, x19
  4061d8:	b.eq	406204 <__fxstatat@plt+0x4664>  // b.none
  4061dc:	ldr	x10, [x8, #8]!
  4061e0:	subs	x9, x20, #0x2
  4061e4:	str	x10, [x19, #16]
  4061e8:	b.eq	406200 <__fxstatat@plt+0x4660>  // b.none
  4061ec:	ldr	x10, [x8]
  4061f0:	ldr	x11, [x8, #8]!
  4061f4:	subs	x9, x9, #0x1
  4061f8:	str	x11, [x10, #16]
  4061fc:	b.ne	4061ec <__fxstatat@plt+0x464c>  // b.any
  406200:	ldr	x9, [x8]
  406204:	str	xzr, [x9, #16]
  406208:	b	40621c <__fxstatat@plt+0x467c>
  40620c:	ldr	x0, [x21, #16]
  406210:	bl	401a60 <free@plt>
  406214:	str	xzr, [x21, #16]
  406218:	str	xzr, [x21, #56]
  40621c:	mov	x0, x19
  406220:	ldp	x20, x19, [sp, #32]
  406224:	ldp	x22, x21, [sp, #16]
  406228:	ldp	x29, x30, [sp], #48
  40622c:	ret
  406230:	stp	x29, x30, [sp, #-32]!
  406234:	ldrh	w8, [x0, #72]
  406238:	mov	w9, #0x102                 	// #258
  40623c:	str	x19, [sp, #16]
  406240:	mov	x19, x0
  406244:	tst	w8, w9
  406248:	mov	x29, sp
  40624c:	b.eq	406280 <__fxstatat@plt+0x46e0>  // b.none
  406250:	adrp	x2, 407000 <__fxstatat@plt+0x5460>
  406254:	adrp	x3, 407000 <__fxstatat@plt+0x5460>
  406258:	adrp	x4, 401000 <mbrtowc@plt-0x770>
  40625c:	add	x2, x2, #0x83c
  406260:	add	x3, x3, #0x84c
  406264:	add	x4, x4, #0xa60
  406268:	mov	w0, #0x1f                  	// #31
  40626c:	mov	x1, xzr
  406270:	bl	4080e8 <__fxstatat@plt+0x6548>
  406274:	str	x0, [x19, #88]
  406278:	cbnz	x0, 406294 <__fxstatat@plt+0x46f4>
  40627c:	b	406298 <__fxstatat@plt+0x46f8>
  406280:	mov	w0, #0x20                  	// #32
  406284:	bl	4018c0 <malloc@plt>
  406288:	str	x0, [x19, #88]
  40628c:	cbz	x0, 406298 <__fxstatat@plt+0x46f8>
  406290:	bl	407ab4 <__fxstatat@plt+0x5f14>
  406294:	mov	w0, #0x1                   	// #1
  406298:	ldr	x19, [sp, #16]
  40629c:	ldp	x29, x30, [sp], #32
  4062a0:	ret
  4062a4:	ldr	w8, [x0, #72]
  4062a8:	mov	w2, #0x4900                	// #18688
  4062ac:	movk	w2, #0x8, lsl #16
  4062b0:	lsr	w9, w8, #4
  4062b4:	bfi	w2, w9, #15, #1
  4062b8:	tbnz	w8, #9, 4062c8 <__fxstatat@plt+0x4728>
  4062bc:	mov	x0, x1
  4062c0:	mov	w1, w2
  4062c4:	b	407b6c <__fxstatat@plt+0x5fcc>
  4062c8:	ldr	w0, [x0, #44]
  4062cc:	b	408b94 <__fxstatat@plt+0x6ff4>
  4062d0:	stp	x29, x30, [sp, #-32]!
  4062d4:	stp	x20, x19, [sp, #16]
  4062d8:	mov	x29, sp
  4062dc:	cbz	x0, 406300 <__fxstatat@plt+0x4760>
  4062e0:	mov	x19, x0
  4062e4:	ldp	x20, x0, [x19, #16]
  4062e8:	cbz	x0, 4062f0 <__fxstatat@plt+0x4750>
  4062ec:	bl	401980 <closedir@plt>
  4062f0:	mov	x0, x19
  4062f4:	bl	401a60 <free@plt>
  4062f8:	mov	x19, x20
  4062fc:	cbnz	x20, 4062e4 <__fxstatat@plt+0x4744>
  406300:	ldp	x20, x19, [sp, #16]
  406304:	ldp	x29, x30, [sp], #32
  406308:	ret
  40630c:	stp	x29, x30, [sp, #-32]!
  406310:	stp	x20, x19, [sp, #16]
  406314:	mov	x19, x0
  406318:	ldr	x0, [x0]
  40631c:	mov	x29, sp
  406320:	cbz	x0, 406358 <__fxstatat@plt+0x47b8>
  406324:	ldr	x8, [x0, #88]
  406328:	tbnz	x8, #63, 40634c <__fxstatat@plt+0x47ac>
  40632c:	ldr	x20, [x0, #16]
  406330:	cbnz	x20, 406338 <__fxstatat@plt+0x4798>
  406334:	ldr	x20, [x0, #8]
  406338:	bl	401a60 <free@plt>
  40633c:	ldr	x8, [x20, #88]
  406340:	mov	x0, x20
  406344:	tbz	x8, #63, 40632c <__fxstatat@plt+0x478c>
  406348:	b	406350 <__fxstatat@plt+0x47b0>
  40634c:	mov	x20, x0
  406350:	mov	x0, x20
  406354:	bl	401a60 <free@plt>
  406358:	ldr	x0, [x19, #8]
  40635c:	cbz	x0, 406364 <__fxstatat@plt+0x47c4>
  406360:	bl	4062d0 <__fxstatat@plt+0x4730>
  406364:	ldr	x0, [x19, #16]
  406368:	bl	401a60 <free@plt>
  40636c:	ldr	x0, [x19, #32]
  406370:	bl	401a60 <free@plt>
  406374:	ldr	w8, [x19, #72]
  406378:	tbnz	w8, #9, 406398 <__fxstatat@plt+0x47f8>
  40637c:	tbnz	w8, #2, 4063a8 <__fxstatat@plt+0x4808>
  406380:	ldr	w0, [x19, #40]
  406384:	bl	4017f0 <fchdir@plt>
  406388:	cbz	w0, 4063b0 <__fxstatat@plt+0x4810>
  40638c:	bl	401b70 <__errno_location@plt>
  406390:	ldr	w20, [x0]
  406394:	b	4063b4 <__fxstatat@plt+0x4814>
  406398:	ldr	w0, [x19, #44]
  40639c:	tbnz	w0, #31, 4063a8 <__fxstatat@plt+0x4808>
  4063a0:	bl	401990 <close@plt>
  4063a4:	cbnz	w0, 4063c4 <__fxstatat@plt+0x4824>
  4063a8:	mov	w20, wzr
  4063ac:	b	4063cc <__fxstatat@plt+0x482c>
  4063b0:	mov	w20, wzr
  4063b4:	ldr	w0, [x19, #40]
  4063b8:	bl	401990 <close@plt>
  4063bc:	cbnz	w20, 4063cc <__fxstatat@plt+0x482c>
  4063c0:	cbz	w0, 4063cc <__fxstatat@plt+0x482c>
  4063c4:	bl	401b70 <__errno_location@plt>
  4063c8:	ldr	w20, [x0]
  4063cc:	add	x0, x19, #0x60
  4063d0:	bl	406414 <__fxstatat@plt+0x4874>
  4063d4:	ldr	x0, [x19, #80]
  4063d8:	cbz	x0, 4063e0 <__fxstatat@plt+0x4840>
  4063dc:	bl	4083b0 <__fxstatat@plt+0x6810>
  4063e0:	mov	x0, x19
  4063e4:	bl	406450 <__fxstatat@plt+0x48b0>
  4063e8:	mov	x0, x19
  4063ec:	bl	401a60 <free@plt>
  4063f0:	cbz	w20, 406404 <__fxstatat@plt+0x4864>
  4063f4:	bl	401b70 <__errno_location@plt>
  4063f8:	str	w20, [x0]
  4063fc:	mov	w0, #0xffffffff            	// #-1
  406400:	b	406408 <__fxstatat@plt+0x4868>
  406404:	mov	w0, wzr
  406408:	ldp	x20, x19, [sp, #16]
  40640c:	ldp	x29, x30, [sp], #32
  406410:	ret
  406414:	stp	x29, x30, [sp, #-32]!
  406418:	str	x19, [sp, #16]
  40641c:	mov	x19, x0
  406420:	mov	x29, sp
  406424:	bl	408abc <__fxstatat@plt+0x6f1c>
  406428:	tbnz	w0, #0, 406444 <__fxstatat@plt+0x48a4>
  40642c:	mov	x0, x19
  406430:	bl	408b08 <__fxstatat@plt+0x6f68>
  406434:	tbnz	w0, #31, 40643c <__fxstatat@plt+0x489c>
  406438:	bl	401990 <close@plt>
  40643c:	mov	x0, x19
  406440:	b	406424 <__fxstatat@plt+0x4884>
  406444:	ldr	x19, [sp, #16]
  406448:	ldp	x29, x30, [sp], #32
  40644c:	ret
  406450:	ldrh	w8, [x0, #72]
  406454:	mov	w9, #0x102                 	// #258
  406458:	tst	w8, w9
  40645c:	b.eq	40646c <__fxstatat@plt+0x48cc>  // b.none
  406460:	ldr	x0, [x0, #88]
  406464:	cbz	x0, 406474 <__fxstatat@plt+0x48d4>
  406468:	b	4083b0 <__fxstatat@plt+0x6810>
  40646c:	ldr	x0, [x0, #88]
  406470:	b	401a60 <free@plt>
  406474:	ret
  406478:	stp	x29, x30, [sp, #-64]!
  40647c:	stp	x22, x21, [sp, #32]
  406480:	stp	x20, x19, [sp, #48]
  406484:	ldr	x20, [x0]
  406488:	str	x23, [sp, #16]
  40648c:	mov	x29, sp
  406490:	cbz	x20, 406818 <__fxstatat@plt+0x4c78>
  406494:	ldr	w8, [x0, #72]
  406498:	mov	x19, x0
  40649c:	tbnz	w8, #13, 406814 <__fxstatat@plt+0x4c74>
  4064a0:	ldrh	w9, [x20, #112]
  4064a4:	mov	w10, #0x3                   	// #3
  4064a8:	strh	w10, [x20, #112]
  4064ac:	cmp	w9, #0x1
  4064b0:	b.eq	40651c <__fxstatat@plt+0x497c>  // b.none
  4064b4:	cmp	w9, #0x2
  4064b8:	b.ne	406534 <__fxstatat@plt+0x4994>  // b.any
  4064bc:	ldrh	w10, [x20, #108]
  4064c0:	and	w11, w10, #0xfffe
  4064c4:	cmp	w11, #0xc
  4064c8:	b.ne	406538 <__fxstatat@plt+0x4998>  // b.any
  4064cc:	mov	w2, #0x1                   	// #1
  4064d0:	mov	x0, x19
  4064d4:	mov	x1, x20
  4064d8:	bl	405fd4 <__fxstatat@plt+0x4434>
  4064dc:	and	w8, w0, #0xffff
  4064e0:	cmp	w8, #0x1
  4064e4:	strh	w0, [x20, #108]
  4064e8:	b.ne	40691c <__fxstatat@plt+0x4d7c>  // b.any
  4064ec:	ldrb	w8, [x19, #72]
  4064f0:	tbnz	w8, #2, 40691c <__fxstatat@plt+0x4d7c>
  4064f4:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  4064f8:	add	x1, x1, #0xf5c
  4064fc:	mov	x0, x19
  406500:	bl	4062a4 <__fxstatat@plt+0x4704>
  406504:	str	w0, [x20, #68]
  406508:	tbnz	w0, #31, 40684c <__fxstatat@plt+0x4cac>
  40650c:	ldrh	w8, [x20, #110]
  406510:	orr	w8, w8, #0x2
  406514:	strh	w8, [x20, #110]
  406518:	b	40691c <__fxstatat@plt+0x4d7c>
  40651c:	mov	x0, x19
  406520:	mov	x1, x20
  406524:	mov	w2, wzr
  406528:	bl	405fd4 <__fxstatat@plt+0x4434>
  40652c:	strh	w0, [x20, #108]
  406530:	b	406818 <__fxstatat@plt+0x4c78>
  406534:	ldrh	w10, [x20, #108]
  406538:	cmp	w10, #0x1
  40653c:	b.ne	406580 <__fxstatat@plt+0x49e0>  // b.any
  406540:	cmp	w9, #0x4
  406544:	b.ne	406608 <__fxstatat@plt+0x4a68>  // b.any
  406548:	ldrb	w8, [x20, #110]
  40654c:	tbz	w8, #1, 406558 <__fxstatat@plt+0x49b8>
  406550:	ldr	w0, [x20, #68]
  406554:	bl	401990 <close@plt>
  406558:	ldr	x0, [x19, #8]
  40655c:	cbz	x0, 406568 <__fxstatat@plt+0x49c8>
  406560:	bl	4062d0 <__fxstatat@plt+0x4730>
  406564:	str	xzr, [x19, #8]
  406568:	mov	w8, #0x6                   	// #6
  40656c:	strh	w8, [x20, #108]
  406570:	mov	x0, x19
  406574:	mov	x1, x20
  406578:	bl	406a54 <__fxstatat@plt+0x4eb4>
  40657c:	b	406818 <__fxstatat@plt+0x4c78>
  406580:	mov	x21, x20
  406584:	ldr	x20, [x21, #16]
  406588:	cbz	x20, 406678 <__fxstatat@plt+0x4ad8>
  40658c:	mov	x0, x21
  406590:	str	x20, [x19]
  406594:	bl	401a60 <free@plt>
  406598:	ldr	x8, [x20, #88]
  40659c:	cbz	x8, 4066b4 <__fxstatat@plt+0x4b14>
  4065a0:	ldrh	w8, [x20, #112]
  4065a4:	mov	x21, x20
  4065a8:	cmp	w8, #0x4
  4065ac:	b.eq	406584 <__fxstatat@plt+0x49e4>  // b.none
  4065b0:	cmp	w8, #0x2
  4065b4:	b.ne	4068e0 <__fxstatat@plt+0x4d40>  // b.any
  4065b8:	mov	w2, #0x1                   	// #1
  4065bc:	mov	x0, x19
  4065c0:	mov	x1, x20
  4065c4:	bl	405fd4 <__fxstatat@plt+0x4434>
  4065c8:	and	w8, w0, #0xffff
  4065cc:	cmp	w8, #0x1
  4065d0:	strh	w0, [x20, #108]
  4065d4:	b.ne	4068d8 <__fxstatat@plt+0x4d38>  // b.any
  4065d8:	ldrb	w8, [x19, #72]
  4065dc:	tbnz	w8, #2, 4068d8 <__fxstatat@plt+0x4d38>
  4065e0:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  4065e4:	add	x1, x1, #0xf5c
  4065e8:	mov	x0, x19
  4065ec:	bl	4062a4 <__fxstatat@plt+0x4704>
  4065f0:	str	w0, [x20, #68]
  4065f4:	tbnz	w0, #31, 4068c4 <__fxstatat@plt+0x4d24>
  4065f8:	ldrh	w8, [x20, #110]
  4065fc:	orr	w8, w8, #0x2
  406600:	strh	w8, [x20, #110]
  406604:	b	4068d8 <__fxstatat@plt+0x4d38>
  406608:	tbz	w8, #6, 40661c <__fxstatat@plt+0x4a7c>
  40660c:	ldr	x9, [x20, #120]
  406610:	ldr	x10, [x19, #24]
  406614:	cmp	x9, x10
  406618:	b.ne	406548 <__fxstatat@plt+0x49a8>  // b.any
  40661c:	ldr	x0, [x19, #8]
  406620:	cbz	x0, 406760 <__fxstatat@plt+0x4bc0>
  406624:	tbnz	w8, #12, 406750 <__fxstatat@plt+0x4bb0>
  406628:	ldr	x3, [x20, #48]
  40662c:	mov	w2, #0xffffffff            	// #-1
  406630:	mov	x0, x19
  406634:	mov	x1, x20
  406638:	bl	406af0 <__fxstatat@plt+0x4f50>
  40663c:	cbz	w0, 406774 <__fxstatat@plt+0x4bd4>
  406640:	bl	401b70 <__errno_location@plt>
  406644:	ldr	w8, [x0]
  406648:	ldrh	w9, [x20, #110]
  40664c:	str	w8, [x20, #64]
  406650:	orr	w8, w9, #0x1
  406654:	strh	w8, [x20, #110]
  406658:	ldr	x8, [x19, #8]
  40665c:	cbz	x8, 406774 <__fxstatat@plt+0x4bd4>
  406660:	ldr	x9, [x8, #8]
  406664:	ldr	x9, [x9, #48]
  406668:	str	x9, [x8, #48]
  40666c:	ldr	x8, [x8, #16]
  406670:	cbnz	x8, 406660 <__fxstatat@plt+0x4ac0>
  406674:	b	406774 <__fxstatat@plt+0x4bd4>
  406678:	ldr	x20, [x21, #8]
  40667c:	ldr	x8, [x20, #24]
  406680:	cbz	x8, 4067b0 <__fxstatat@plt+0x4c10>
  406684:	str	x20, [x19]
  406688:	ldr	x8, [x19, #32]
  40668c:	ldr	x9, [x20, #72]
  406690:	mov	w1, #0x3                   	// #3
  406694:	mov	x0, x19
  406698:	strb	wzr, [x8, x9]
  40669c:	bl	406ca0 <__fxstatat@plt+0x5100>
  4066a0:	cbz	x0, 4067a4 <__fxstatat@plt+0x4c04>
  4066a4:	mov	x20, x0
  4066a8:	mov	x0, x21
  4066ac:	bl	401a60 <free@plt>
  4066b0:	b	4068e0 <__fxstatat@plt+0x4d40>
  4066b4:	mov	x0, x19
  4066b8:	bl	407490 <__fxstatat@plt+0x58f0>
  4066bc:	cbz	w0, 4066d4 <__fxstatat@plt+0x4b34>
  4066c0:	ldr	w8, [x19, #72]
  4066c4:	mov	x20, xzr
  4066c8:	orr	w8, w8, #0x2000
  4066cc:	str	w8, [x19, #72]
  4066d0:	b	406818 <__fxstatat@plt+0x4c78>
  4066d4:	mov	x0, x19
  4066d8:	bl	406450 <__fxstatat@plt+0x48b0>
  4066dc:	ldr	x8, [x20, #96]
  4066e0:	add	x21, x20, #0xf8
  4066e4:	mov	x1, x21
  4066e8:	str	x8, [x20, #72]
  4066ec:	ldr	x0, [x19, #32]
  4066f0:	add	x2, x8, #0x1
  4066f4:	bl	401790 <memmove@plt>
  4066f8:	mov	w1, #0x2f                  	// #47
  4066fc:	mov	x0, x21
  406700:	bl	4019a0 <strrchr@plt>
  406704:	cbz	x0, 40673c <__fxstatat@plt+0x4b9c>
  406708:	cmp	x0, x21
  40670c:	b.ne	406718 <__fxstatat@plt+0x4b78>  // b.any
  406710:	ldrb	w8, [x20, #249]
  406714:	cbz	w8, 40673c <__fxstatat@plt+0x4b9c>
  406718:	add	x22, x0, #0x1
  40671c:	mov	x0, x22
  406720:	bl	4017b0 <strlen@plt>
  406724:	mov	x23, x0
  406728:	add	x2, x0, #0x1
  40672c:	mov	x0, x21
  406730:	mov	x1, x22
  406734:	bl	401790 <memmove@plt>
  406738:	str	x23, [x20, #96]
  40673c:	ldr	x8, [x19, #32]
  406740:	mov	x0, x19
  406744:	stp	x8, x8, [x20, #48]
  406748:	bl	406230 <__fxstatat@plt+0x4690>
  40674c:	b	40691c <__fxstatat@plt+0x4d7c>
  406750:	and	w8, w8, #0xffffefff
  406754:	str	w8, [x19, #72]
  406758:	bl	4062d0 <__fxstatat@plt+0x4730>
  40675c:	str	xzr, [x19, #8]
  406760:	mov	w1, #0x3                   	// #3
  406764:	mov	x0, x19
  406768:	bl	406ca0 <__fxstatat@plt+0x5100>
  40676c:	str	x0, [x19, #8]
  406770:	cbz	x0, 406780 <__fxstatat@plt+0x4be0>
  406774:	ldr	x20, [x19, #8]
  406778:	str	xzr, [x19, #8]
  40677c:	b	4068e0 <__fxstatat@plt+0x4d40>
  406780:	ldrb	w8, [x19, #73]
  406784:	tbnz	w8, #5, 406814 <__fxstatat@plt+0x4c74>
  406788:	ldr	w8, [x20, #64]
  40678c:	cbz	w8, 406570 <__fxstatat@plt+0x49d0>
  406790:	ldrh	w8, [x20, #108]
  406794:	cmp	w8, #0x4
  406798:	b.eq	406570 <__fxstatat@plt+0x49d0>  // b.none
  40679c:	mov	w8, #0x7                   	// #7
  4067a0:	b	40656c <__fxstatat@plt+0x49cc>
  4067a4:	ldrb	w8, [x19, #73]
  4067a8:	tbnz	w8, #5, 406814 <__fxstatat@plt+0x4c74>
  4067ac:	ldr	x20, [x21, #8]
  4067b0:	mov	x0, x21
  4067b4:	str	x20, [x19]
  4067b8:	bl	401a60 <free@plt>
  4067bc:	ldr	x8, [x20, #88]
  4067c0:	cmn	x8, #0x1
  4067c4:	b.eq	406830 <__fxstatat@plt+0x4c90>  // b.none
  4067c8:	ldrh	w8, [x20, #108]
  4067cc:	cmp	w8, #0xb
  4067d0:	b.eq	406a50 <__fxstatat@plt+0x4eb0>  // b.none
  4067d4:	ldr	x8, [x19, #32]
  4067d8:	ldr	x9, [x20, #72]
  4067dc:	strb	wzr, [x8, x9]
  4067e0:	ldr	x8, [x20, #88]
  4067e4:	cbz	x8, 406864 <__fxstatat@plt+0x4cc4>
  4067e8:	ldrh	w8, [x20, #110]
  4067ec:	tbnz	w8, #1, 40688c <__fxstatat@plt+0x4cec>
  4067f0:	tbnz	w8, #0, 406a10 <__fxstatat@plt+0x4e70>
  4067f4:	ldr	x1, [x20, #8]
  4067f8:	adrp	x3, 409000 <__fxstatat@plt+0x7460>
  4067fc:	add	x3, x3, #0xf5b
  406800:	mov	w2, #0xffffffff            	// #-1
  406804:	mov	x0, x19
  406808:	bl	406af0 <__fxstatat@plt+0x4f50>
  40680c:	cbnz	w0, 406870 <__fxstatat@plt+0x4cd0>
  406810:	b	406a10 <__fxstatat@plt+0x4e70>
  406814:	mov	x20, xzr
  406818:	mov	x0, x20
  40681c:	ldp	x20, x19, [sp, #48]
  406820:	ldp	x22, x21, [sp, #32]
  406824:	ldr	x23, [sp, #16]
  406828:	ldp	x29, x30, [sp], #64
  40682c:	ret
  406830:	mov	x0, x20
  406834:	bl	401a60 <free@plt>
  406838:	bl	401b70 <__errno_location@plt>
  40683c:	mov	x20, xzr
  406840:	str	wzr, [x0]
  406844:	str	xzr, [x19]
  406848:	b	406818 <__fxstatat@plt+0x4c78>
  40684c:	bl	401b70 <__errno_location@plt>
  406850:	ldr	w8, [x0]
  406854:	mov	w9, #0x7                   	// #7
  406858:	strh	w9, [x20, #108]
  40685c:	str	w8, [x20, #64]
  406860:	b	40691c <__fxstatat@plt+0x4d7c>
  406864:	mov	x0, x19
  406868:	bl	407490 <__fxstatat@plt+0x58f0>
  40686c:	cbz	w0, 406a10 <__fxstatat@plt+0x4e70>
  406870:	bl	401b70 <__errno_location@plt>
  406874:	ldr	w8, [x0]
  406878:	str	w8, [x20, #64]
  40687c:	ldr	w8, [x19, #72]
  406880:	orr	w8, w8, #0x2000
  406884:	str	w8, [x19, #72]
  406888:	b	406a10 <__fxstatat@plt+0x4e70>
  40688c:	ldr	w8, [x19, #72]
  406890:	tbnz	w8, #2, 406a08 <__fxstatat@plt+0x4e68>
  406894:	ldr	w1, [x20, #68]
  406898:	tbnz	w8, #9, 4069fc <__fxstatat@plt+0x4e5c>
  40689c:	mov	w0, w1
  4068a0:	bl	4017f0 <fchdir@plt>
  4068a4:	cbz	w0, 406a08 <__fxstatat@plt+0x4e68>
  4068a8:	bl	401b70 <__errno_location@plt>
  4068ac:	ldr	w8, [x0]
  4068b0:	str	w8, [x20, #64]
  4068b4:	ldr	w8, [x19, #72]
  4068b8:	orr	w8, w8, #0x2000
  4068bc:	str	w8, [x19, #72]
  4068c0:	b	406a08 <__fxstatat@plt+0x4e68>
  4068c4:	bl	401b70 <__errno_location@plt>
  4068c8:	ldr	w8, [x0]
  4068cc:	mov	w9, #0x7                   	// #7
  4068d0:	strh	w9, [x20, #108]
  4068d4:	str	w8, [x20, #64]
  4068d8:	mov	w8, #0x3                   	// #3
  4068dc:	strh	w8, [x20, #112]
  4068e0:	ldr	x8, [x20, #8]
  4068e4:	ldr	x11, [x19, #32]
  4068e8:	add	x1, x20, #0xf8
  4068ec:	ldr	x9, [x8, #72]
  4068f0:	ldr	x8, [x8, #56]
  4068f4:	sub	x10, x9, #0x1
  4068f8:	ldrb	w8, [x8, x10]
  4068fc:	cmp	w8, #0x2f
  406900:	csel	x8, x10, x9, eq  // eq = none
  406904:	add	x0, x11, x8
  406908:	mov	w8, #0x2f                  	// #47
  40690c:	strb	w8, [x0], #1
  406910:	ldr	x8, [x20, #96]
  406914:	add	x2, x8, #0x1
  406918:	bl	401790 <memmove@plt>
  40691c:	str	x20, [x19]
  406920:	ldrh	w0, [x20, #108]
  406924:	cmp	w0, #0xb
  406928:	b.ne	4069bc <__fxstatat@plt+0x4e1c>  // b.any
  40692c:	ldr	x8, [x20, #168]
  406930:	cmp	x8, #0x1
  406934:	b.eq	406818 <__fxstatat@plt+0x4c78>  // b.none
  406938:	cmp	x8, #0x2
  40693c:	b.ne	406a50 <__fxstatat@plt+0x4eb0>  // b.any
  406940:	ldr	x21, [x20, #8]
  406944:	ldr	w8, [x21, #104]
  406948:	cbnz	w8, 406978 <__fxstatat@plt+0x4dd8>
  40694c:	ldr	w8, [x19, #72]
  406950:	mvn	w8, w8
  406954:	tst	w8, #0x18
  406958:	b.ne	406978 <__fxstatat@plt+0x4dd8>  // b.any
  40695c:	ldr	w1, [x19, #44]
  406960:	mov	x0, x21
  406964:	bl	4074ec <__fxstatat@plt+0x594c>
  406968:	cmp	w0, #0x2
  40696c:	b.ne	406978 <__fxstatat@plt+0x4dd8>  // b.any
  406970:	ldrh	w0, [x20, #108]
  406974:	b	4069bc <__fxstatat@plt+0x4e1c>
  406978:	mov	x0, x19
  40697c:	mov	x1, x20
  406980:	mov	w2, wzr
  406984:	bl	405fd4 <__fxstatat@plt+0x4434>
  406988:	ldr	w8, [x20, #136]
  40698c:	strh	w0, [x20, #108]
  406990:	and	w8, w8, #0xf000
  406994:	cmp	w8, #0x4, lsl #12
  406998:	b.ne	4069bc <__fxstatat@plt+0x4e1c>  // b.any
  40699c:	ldr	x8, [x20, #88]
  4069a0:	cbz	x8, 4069bc <__fxstatat@plt+0x4e1c>
  4069a4:	ldr	w8, [x21, #104]
  4069a8:	add	w9, w8, #0x1
  4069ac:	cmp	w9, #0x2
  4069b0:	b.cc	4069bc <__fxstatat@plt+0x4e1c>  // b.lo, b.ul, b.last
  4069b4:	sub	w8, w8, #0x1
  4069b8:	str	w8, [x21, #104]
  4069bc:	and	w8, w0, #0xffff
  4069c0:	cmp	w8, #0x1
  4069c4:	b.ne	406818 <__fxstatat@plt+0x4c78>  // b.any
  4069c8:	ldr	x8, [x20, #88]
  4069cc:	cbnz	x8, 4069d8 <__fxstatat@plt+0x4e38>
  4069d0:	ldr	x8, [x20, #120]
  4069d4:	str	x8, [x19, #24]
  4069d8:	mov	x0, x19
  4069dc:	mov	x1, x20
  4069e0:	bl	407588 <__fxstatat@plt+0x59e8>
  4069e4:	tbnz	w0, #0, 406818 <__fxstatat@plt+0x4c78>
  4069e8:	bl	401b70 <__errno_location@plt>
  4069ec:	mov	w8, #0xc                   	// #12
  4069f0:	mov	x20, xzr
  4069f4:	str	w8, [x0]
  4069f8:	b	406818 <__fxstatat@plt+0x4c78>
  4069fc:	mov	w2, #0x1                   	// #1
  406a00:	mov	x0, x19
  406a04:	bl	40763c <__fxstatat@plt+0x5a9c>
  406a08:	ldr	w0, [x20, #68]
  406a0c:	bl	401990 <close@plt>
  406a10:	ldrh	w8, [x20, #108]
  406a14:	cmp	w8, #0x2
  406a18:	b.eq	406a40 <__fxstatat@plt+0x4ea0>  // b.none
  406a1c:	ldr	w8, [x20, #64]
  406a20:	mov	w9, #0x6                   	// #6
  406a24:	cmp	w8, #0x0
  406a28:	cinc	w9, w9, ne  // ne = any
  406a2c:	strh	w9, [x20, #108]
  406a30:	cbnz	w8, 406a40 <__fxstatat@plt+0x4ea0>
  406a34:	mov	x0, x19
  406a38:	mov	x1, x20
  406a3c:	bl	406a54 <__fxstatat@plt+0x4eb4>
  406a40:	ldrb	w8, [x19, #73]
  406a44:	tst	w8, #0x20
  406a48:	csel	x20, x20, xzr, eq  // eq = none
  406a4c:	b	406818 <__fxstatat@plt+0x4c78>
  406a50:	bl	4019d0 <abort@plt>
  406a54:	sub	sp, sp, #0x30
  406a58:	stp	x29, x30, [sp, #32]
  406a5c:	ldrh	w8, [x0, #72]
  406a60:	mov	w9, #0x102                 	// #258
  406a64:	add	x29, sp, #0x20
  406a68:	tst	w8, w9
  406a6c:	b.eq	406a98 <__fxstatat@plt+0x4ef8>  // b.none
  406a70:	ldur	q0, [x1, #120]
  406a74:	mov	x1, sp
  406a78:	str	q0, [sp]
  406a7c:	ldr	x0, [x0, #88]
  406a80:	bl	4089b8 <__fxstatat@plt+0x6e18>
  406a84:	cbz	x0, 406aec <__fxstatat@plt+0x4f4c>
  406a88:	bl	401a60 <free@plt>
  406a8c:	ldp	x29, x30, [sp, #32]
  406a90:	add	sp, sp, #0x30
  406a94:	ret
  406a98:	ldr	x8, [x1, #8]
  406a9c:	cbz	x8, 406a8c <__fxstatat@plt+0x4eec>
  406aa0:	ldr	x9, [x8, #88]
  406aa4:	tbnz	x9, #63, 406a8c <__fxstatat@plt+0x4eec>
  406aa8:	ldr	x9, [x0, #88]
  406aac:	ldr	x10, [x9, #16]
  406ab0:	cbz	x10, 406aec <__fxstatat@plt+0x4f4c>
  406ab4:	ldr	x10, [x9]
  406ab8:	ldr	x11, [x1, #128]
  406abc:	cmp	x10, x11
  406ac0:	b.ne	406a8c <__fxstatat@plt+0x4eec>  // b.any
  406ac4:	ldr	x10, [x9, #8]
  406ac8:	ldr	x11, [x1, #120]
  406acc:	cmp	x10, x11
  406ad0:	b.ne	406a8c <__fxstatat@plt+0x4eec>  // b.any
  406ad4:	ldr	x10, [x8, #120]
  406ad8:	str	x10, [x9, #8]
  406adc:	ldr	x8, [x8, #128]
  406ae0:	ldr	x9, [x0, #88]
  406ae4:	str	x8, [x9]
  406ae8:	b	406a8c <__fxstatat@plt+0x4eec>
  406aec:	bl	4019d0 <abort@plt>
  406af0:	sub	sp, sp, #0xd0
  406af4:	stp	x22, x21, [sp, #176]
  406af8:	stp	x20, x19, [sp, #192]
  406afc:	mov	x22, x3
  406b00:	mov	w19, w2
  406b04:	mov	x21, x1
  406b08:	mov	x20, x0
  406b0c:	stp	x29, x30, [sp, #128]
  406b10:	str	x25, [sp, #144]
  406b14:	stp	x24, x23, [sp, #160]
  406b18:	add	x29, sp, #0x80
  406b1c:	cbz	x3, 406b3c <__fxstatat@plt+0x4f9c>
  406b20:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  406b24:	add	x1, x1, #0xf5b
  406b28:	mov	x0, x22
  406b2c:	bl	401a20 <strcmp@plt>
  406b30:	cmp	w0, #0x0
  406b34:	cset	w23, eq  // eq = none
  406b38:	b	406b40 <__fxstatat@plt+0x4fa0>
  406b3c:	mov	w23, wzr
  406b40:	ldr	w8, [x20, #72]
  406b44:	tbnz	w8, #2, 406b88 <__fxstatat@plt+0x4fe8>
  406b48:	tbz	w19, #31, 406ba0 <__fxstatat@plt+0x5000>
  406b4c:	eor	w9, w23, #0x1
  406b50:	tbnz	w9, #0, 406ba0 <__fxstatat@plt+0x5000>
  406b54:	tbz	w8, #9, 406ba0 <__fxstatat@plt+0x5000>
  406b58:	add	x19, x20, #0x60
  406b5c:	mov	x0, x19
  406b60:	bl	408abc <__fxstatat@plt+0x6f1c>
  406b64:	tbnz	w0, #0, 406bac <__fxstatat@plt+0x500c>
  406b68:	mov	x0, x19
  406b6c:	bl	408b08 <__fxstatat@plt+0x6f68>
  406b70:	mov	w23, #0x1                   	// #1
  406b74:	tbnz	w0, #31, 406bac <__fxstatat@plt+0x500c>
  406b78:	mov	w19, w0
  406b7c:	mov	w24, wzr
  406b80:	mov	x22, xzr
  406b84:	b	406bc4 <__fxstatat@plt+0x5024>
  406b88:	mov	w20, wzr
  406b8c:	tbnz	w19, #31, 406c80 <__fxstatat@plt+0x50e0>
  406b90:	tbz	w8, #9, 406c80 <__fxstatat@plt+0x50e0>
  406b94:	mov	w0, w19
  406b98:	bl	401990 <close@plt>
  406b9c:	b	406c44 <__fxstatat@plt+0x50a4>
  406ba0:	tbnz	w19, #31, 406bac <__fxstatat@plt+0x500c>
  406ba4:	mov	w24, wzr
  406ba8:	b	406bc4 <__fxstatat@plt+0x5024>
  406bac:	mov	x0, x20
  406bb0:	mov	x1, x22
  406bb4:	bl	4062a4 <__fxstatat@plt+0x4704>
  406bb8:	tbnz	w0, #31, 406c4c <__fxstatat@plt+0x50ac>
  406bbc:	mov	w19, w0
  406bc0:	mov	w24, #0x1                   	// #1
  406bc4:	ldr	w25, [x20, #72]
  406bc8:	tbnz	w25, #1, 406bfc <__fxstatat@plt+0x505c>
  406bcc:	cbz	x22, 406be4 <__fxstatat@plt+0x5044>
  406bd0:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  406bd4:	add	x1, x1, #0xf5b
  406bd8:	mov	x0, x22
  406bdc:	bl	401a20 <strcmp@plt>
  406be0:	cbz	w0, 406bfc <__fxstatat@plt+0x505c>
  406be4:	tbnz	w25, #9, 406c34 <__fxstatat@plt+0x5094>
  406be8:	mov	w0, w19
  406bec:	bl	4017f0 <fchdir@plt>
  406bf0:	mov	w20, w0
  406bf4:	cbnz	w24, 406c68 <__fxstatat@plt+0x50c8>
  406bf8:	b	406c80 <__fxstatat@plt+0x50e0>
  406bfc:	mov	x1, sp
  406c00:	mov	w0, w19
  406c04:	bl	4090f8 <__fxstatat@plt+0x7558>
  406c08:	cbnz	w0, 406c60 <__fxstatat@plt+0x50c0>
  406c0c:	ldr	x8, [x21, #120]
  406c10:	ldr	x9, [sp]
  406c14:	cmp	x8, x9
  406c18:	b.ne	406c54 <__fxstatat@plt+0x50b4>  // b.any
  406c1c:	ldr	x8, [x21, #128]
  406c20:	ldr	x9, [sp, #8]
  406c24:	cmp	x8, x9
  406c28:	b.ne	406c54 <__fxstatat@plt+0x50b4>  // b.any
  406c2c:	ldr	w25, [x20, #72]
  406c30:	tbz	w25, #9, 406be8 <__fxstatat@plt+0x5048>
  406c34:	eor	w2, w23, #0x1
  406c38:	mov	x0, x20
  406c3c:	mov	w1, w19
  406c40:	bl	40763c <__fxstatat@plt+0x5a9c>
  406c44:	mov	w20, wzr
  406c48:	b	406c80 <__fxstatat@plt+0x50e0>
  406c4c:	mov	w20, #0xffffffff            	// #-1
  406c50:	b	406c80 <__fxstatat@plt+0x50e0>
  406c54:	bl	401b70 <__errno_location@plt>
  406c58:	mov	w8, #0x2                   	// #2
  406c5c:	str	w8, [x0]
  406c60:	mov	w20, #0xffffffff            	// #-1
  406c64:	cbz	w24, 406c80 <__fxstatat@plt+0x50e0>
  406c68:	bl	401b70 <__errno_location@plt>
  406c6c:	ldr	w22, [x0]
  406c70:	mov	x21, x0
  406c74:	mov	w0, w19
  406c78:	bl	401990 <close@plt>
  406c7c:	str	w22, [x21]
  406c80:	mov	w0, w20
  406c84:	ldp	x20, x19, [sp, #192]
  406c88:	ldp	x22, x21, [sp, #176]
  406c8c:	ldp	x24, x23, [sp, #160]
  406c90:	ldr	x25, [sp, #144]
  406c94:	ldp	x29, x30, [sp, #128]
  406c98:	add	sp, sp, #0xd0
  406c9c:	ret
  406ca0:	sub	sp, sp, #0xb0
  406ca4:	stp	x29, x30, [sp, #80]
  406ca8:	stp	x28, x27, [sp, #96]
  406cac:	stp	x26, x25, [sp, #112]
  406cb0:	stp	x24, x23, [sp, #128]
  406cb4:	stp	x22, x21, [sp, #144]
  406cb8:	stp	x20, x19, [sp, #160]
  406cbc:	ldr	x19, [x0]
  406cc0:	mov	x20, x0
  406cc4:	mov	w25, w1
  406cc8:	add	x29, sp, #0x50
  406ccc:	ldr	x22, [x19, #24]
  406cd0:	cbz	x22, 406d0c <__fxstatat@plt+0x516c>
  406cd4:	mov	x0, x22
  406cd8:	bl	401ab0 <dirfd@plt>
  406cdc:	stur	w0, [x29, #-4]
  406ce0:	tbnz	w0, #31, 406d28 <__fxstatat@plt+0x5188>
  406ce4:	mov	x9, x20
  406ce8:	ldr	x8, [x9, #64]!
  406cec:	mov	w12, wzr
  406cf0:	cmp	x8, #0x0
  406cf4:	mov	w8, #0x86a0                	// #34464
  406cf8:	movk	w8, #0x1, lsl #16
  406cfc:	csinv	x8, x8, xzr, eq  // eq = none
  406d00:	str	x9, [sp, #32]
  406d04:	stur	x8, [x29, #-32]
  406d08:	b	406f00 <__fxstatat@plt+0x5360>
  406d0c:	ldr	w8, [x20, #72]
  406d10:	mov	w9, #0x204                 	// #516
  406d14:	and	w9, w8, w9
  406d18:	cmp	w9, #0x200
  406d1c:	b.ne	406d44 <__fxstatat@plt+0x51a4>  // b.any
  406d20:	ldr	w0, [x20, #44]
  406d24:	b	406d48 <__fxstatat@plt+0x51a8>
  406d28:	ldr	x0, [x19, #24]
  406d2c:	bl	401980 <closedir@plt>
  406d30:	mov	x23, xzr
  406d34:	cmp	w25, #0x3
  406d38:	str	xzr, [x19, #24]
  406d3c:	b.eq	406da4 <__fxstatat@plt+0x5204>  // b.none
  406d40:	b	407450 <__fxstatat@plt+0x58b0>
  406d44:	mov	w0, #0xffffff9c            	// #-100
  406d48:	ldr	x1, [x19, #48]
  406d4c:	tbnz	w8, #4, 406d58 <__fxstatat@plt+0x51b8>
  406d50:	mov	w2, wzr
  406d54:	b	406d68 <__fxstatat@plt+0x51c8>
  406d58:	tbz	w8, #0, 406d64 <__fxstatat@plt+0x51c4>
  406d5c:	ldr	x8, [x19, #88]
  406d60:	cbz	x8, 406d50 <__fxstatat@plt+0x51b0>
  406d64:	mov	w2, #0x8000                	// #32768
  406d68:	sub	x3, x29, #0x4
  406d6c:	bl	408c38 <__fxstatat@plt+0x7098>
  406d70:	str	x0, [x19, #24]
  406d74:	cbz	x0, 406d9c <__fxstatat@plt+0x51fc>
  406d78:	ldrh	w8, [x19, #108]
  406d7c:	cmp	w8, #0xb
  406d80:	b.ne	406dc0 <__fxstatat@plt+0x5220>  // b.any
  406d84:	mov	x0, x20
  406d88:	mov	x1, x19
  406d8c:	mov	w2, wzr
  406d90:	bl	405fd4 <__fxstatat@plt+0x4434>
  406d94:	strh	w0, [x19, #108]
  406d98:	b	406df4 <__fxstatat@plt+0x5254>
  406d9c:	cmp	w25, #0x3
  406da0:	b.ne	40744c <__fxstatat@plt+0x58ac>  // b.any
  406da4:	mov	w8, #0x4                   	// #4
  406da8:	strh	w8, [x19, #108]
  406dac:	bl	401b70 <__errno_location@plt>
  406db0:	ldr	w8, [x0]
  406db4:	mov	x23, xzr
  406db8:	str	w8, [x19, #64]
  406dbc:	b	407450 <__fxstatat@plt+0x58b0>
  406dc0:	ldrb	w8, [x20, #73]
  406dc4:	tbz	w8, #0, 406df4 <__fxstatat@plt+0x5254>
  406dc8:	mov	x0, x20
  406dcc:	mov	x1, x19
  406dd0:	bl	406a54 <__fxstatat@plt+0x4eb4>
  406dd4:	mov	x0, x20
  406dd8:	mov	x1, x19
  406ddc:	mov	w2, wzr
  406de0:	bl	405fd4 <__fxstatat@plt+0x4434>
  406de4:	mov	x0, x20
  406de8:	mov	x1, x19
  406dec:	bl	407588 <__fxstatat@plt+0x59e8>
  406df0:	tbz	w0, #0, 407474 <__fxstatat@plt+0x58d4>
  406df4:	mov	x9, x20
  406df8:	ldr	x8, [x9, #64]!
  406dfc:	str	x9, [sp, #32]
  406e00:	mov	w9, #0x86a0                	// #34464
  406e04:	movk	w9, #0x1, lsl #16
  406e08:	cmp	x8, #0x0
  406e0c:	csinv	x8, x9, xzr, eq  // eq = none
  406e10:	cmp	w25, #0x2
  406e14:	stur	x8, [x29, #-32]
  406e18:	b.ne	406e24 <__fxstatat@plt+0x5284>  // b.any
  406e1c:	mov	w21, wzr
  406e20:	b	406e60 <__fxstatat@plt+0x52c0>
  406e24:	ldr	w8, [x20, #72]
  406e28:	and	w8, w8, #0x38
  406e2c:	cmp	w8, #0x18
  406e30:	b.ne	406e58 <__fxstatat@plt+0x52b8>  // b.any
  406e34:	ldr	w8, [x19, #140]
  406e38:	cmp	w8, #0x2
  406e3c:	b.ne	406e58 <__fxstatat@plt+0x52b8>  // b.any
  406e40:	ldur	w1, [x29, #-4]
  406e44:	mov	x0, x19
  406e48:	bl	4074ec <__fxstatat@plt+0x594c>
  406e4c:	cmp	w0, #0x0
  406e50:	cset	w8, ne  // ne = any
  406e54:	b	406e5c <__fxstatat@plt+0x52bc>
  406e58:	mov	w8, wzr
  406e5c:	eor	w21, w8, #0x1
  406e60:	cmp	w25, #0x3
  406e64:	b.eq	406e6c <__fxstatat@plt+0x52cc>  // b.none
  406e68:	cbz	w21, 406efc <__fxstatat@plt+0x535c>
  406e6c:	ldrb	w9, [x20, #73]
  406e70:	ldur	w8, [x29, #-4]
  406e74:	tbz	w9, #1, 406e90 <__fxstatat@plt+0x52f0>
  406e78:	mov	w1, #0x406                 	// #1030
  406e7c:	mov	w2, #0x3                   	// #3
  406e80:	mov	w0, w8
  406e84:	bl	408d98 <__fxstatat@plt+0x71f8>
  406e88:	mov	w8, w0
  406e8c:	stur	w0, [x29, #-4]
  406e90:	tbnz	w8, #31, 406eac <__fxstatat@plt+0x530c>
  406e94:	mov	x0, x20
  406e98:	mov	x1, x19
  406e9c:	mov	w2, w8
  406ea0:	mov	x3, xzr
  406ea4:	bl	406af0 <__fxstatat@plt+0x4f50>
  406ea8:	cbz	w0, 407488 <__fxstatat@plt+0x58e8>
  406eac:	cmp	w25, #0x3
  406eb0:	cset	w8, ne  // ne = any
  406eb4:	eor	w9, w21, #0x1
  406eb8:	orr	w8, w8, w9
  406ebc:	tbnz	w8, #0, 406ecc <__fxstatat@plt+0x532c>
  406ec0:	bl	401b70 <__errno_location@plt>
  406ec4:	ldr	w8, [x0]
  406ec8:	str	w8, [x19, #64]
  406ecc:	ldrh	w8, [x19, #110]
  406ed0:	ldr	x0, [x19, #24]
  406ed4:	orr	w8, w8, #0x1
  406ed8:	strh	w8, [x19, #110]
  406edc:	bl	401980 <closedir@plt>
  406ee0:	str	xzr, [x19, #24]
  406ee4:	ldrb	w8, [x20, #73]
  406ee8:	tbz	w8, #1, 406ef8 <__fxstatat@plt+0x5358>
  406eec:	ldur	w0, [x29, #-4]
  406ef0:	tbnz	w0, #31, 406ef8 <__fxstatat@plt+0x5358>
  406ef4:	bl	401990 <close@plt>
  406ef8:	str	xzr, [x19, #24]
  406efc:	mov	w12, #0x1                   	// #1
  406f00:	ldr	x8, [x19, #72]
  406f04:	ldr	x9, [x19, #56]
  406f08:	ldrb	w11, [x20, #72]
  406f0c:	str	x22, [sp, #16]
  406f10:	sub	x10, x8, #0x1
  406f14:	ldrb	w9, [x9, x10]
  406f18:	str	w12, [sp, #12]
  406f1c:	cmp	w9, #0x2f
  406f20:	csel	x8, x10, x8, eq  // eq = none
  406f24:	tbnz	w11, #2, 406f30 <__fxstatat@plt+0x5390>
  406f28:	stur	xzr, [x29, #-24]
  406f2c:	b	406f44 <__fxstatat@plt+0x53a4>
  406f30:	ldr	x9, [x20, #32]
  406f34:	add	x10, x9, x8
  406f38:	mov	w9, #0x2f                  	// #47
  406f3c:	strb	w9, [x10], #1
  406f40:	stur	x10, [x29, #-24]
  406f44:	ldr	x27, [x19, #24]
  406f48:	add	x22, x8, #0x1
  406f4c:	cbz	x27, 4071bc <__fxstatat@plt+0x561c>
  406f50:	ldr	x8, [x19, #88]
  406f54:	ldr	x9, [x20, #48]
  406f58:	str	w25, [sp, #8]
  406f5c:	add	x8, x8, #0x1
  406f60:	str	x8, [sp, #40]
  406f64:	sub	x25, x9, x22
  406f68:	bl	401b70 <__errno_location@plt>
  406f6c:	mov	x23, xzr
  406f70:	mov	x24, xzr
  406f74:	mov	x26, xzr
  406f78:	stur	x0, [x29, #-16]
  406f7c:	str	xzr, [sp, #24]
  406f80:	ldur	x8, [x29, #-16]
  406f84:	mov	x0, x27
  406f88:	str	wzr, [x8]
  406f8c:	bl	401960 <readdir@plt>
  406f90:	cbz	x0, 407214 <__fxstatat@plt+0x5674>
  406f94:	ldrb	w8, [x20, #72]
  406f98:	mov	x28, x0
  406f9c:	tbnz	w8, #5, 406fc4 <__fxstatat@plt+0x5424>
  406fa0:	ldrb	w8, [x28, #19]
  406fa4:	cmp	w8, #0x2e
  406fa8:	b.ne	406fc4 <__fxstatat@plt+0x5424>  // b.any
  406fac:	ldrb	w8, [x28, #20]
  406fb0:	cbz	w8, 407168 <__fxstatat@plt+0x55c8>
  406fb4:	cmp	w8, #0x2e
  406fb8:	b.ne	406fc4 <__fxstatat@plt+0x5424>  // b.any
  406fbc:	ldrb	w8, [x28, #21]
  406fc0:	cbz	w8, 407168 <__fxstatat@plt+0x55c8>
  406fc4:	add	x27, x28, #0x13
  406fc8:	mov	x0, x27
  406fcc:	bl	4017b0 <strlen@plt>
  406fd0:	mov	x21, x0
  406fd4:	mov	x0, x20
  406fd8:	mov	x1, x27
  406fdc:	mov	x2, x21
  406fe0:	bl	405f4c <__fxstatat@plt+0x43ac>
  406fe4:	mov	x27, x0
  406fe8:	cbz	x0, 4071d0 <__fxstatat@plt+0x5630>
  406fec:	cmp	x21, x25
  406ff0:	b.cs	406ffc <__fxstatat@plt+0x545c>  // b.hs, b.nlast
  406ff4:	add	x21, x21, x22
  406ff8:	b	407048 <__fxstatat@plt+0x54a8>
  406ffc:	ldr	x25, [x20, #32]
  407000:	add	x21, x21, x22
  407004:	add	x1, x21, #0x1
  407008:	mov	x0, x20
  40700c:	bl	405ed0 <__fxstatat@plt+0x4330>
  407010:	tbz	w0, #0, 4071d0 <__fxstatat@plt+0x5630>
  407014:	ldr	x8, [x20, #32]
  407018:	cmp	x25, x8
  40701c:	b.eq	407040 <__fxstatat@plt+0x54a0>  // b.none
  407020:	ldrb	w9, [x20, #72]
  407024:	add	x8, x8, x22
  407028:	tst	w9, #0x4
  40702c:	ldur	x9, [x29, #-24]
  407030:	csel	x9, x9, x8, eq  // eq = none
  407034:	mov	w8, #0x1                   	// #1
  407038:	stur	x9, [x29, #-24]
  40703c:	str	w8, [sp, #28]
  407040:	ldr	x8, [x20, #48]
  407044:	sub	x25, x8, x22
  407048:	cmp	x21, x22
  40704c:	b.cc	40725c <__fxstatat@plt+0x56bc>  // b.lo, b.ul, b.last
  407050:	ldr	x8, [sp, #40]
  407054:	str	x8, [x27, #88]
  407058:	ldr	x8, [x20]
  40705c:	str	x21, [x27, #72]
  407060:	str	x8, [x27, #8]
  407064:	ldr	x8, [x28]
  407068:	str	x8, [x27, #128]
  40706c:	ldrb	w8, [x20, #72]
  407070:	tbnz	w8, #2, 407080 <__fxstatat@plt+0x54e0>
  407074:	add	x8, x27, #0xf8
  407078:	str	x8, [x27, #48]
  40707c:	b	40709c <__fxstatat@plt+0x54fc>
  407080:	ldr	x9, [x27, #96]
  407084:	ldr	x8, [x27, #56]
  407088:	ldur	x0, [x29, #-24]
  40708c:	add	x1, x27, #0xf8
  407090:	add	x2, x9, #0x1
  407094:	str	x8, [x27, #48]
  407098:	bl	401790 <memmove@plt>
  40709c:	ldr	x9, [x20, #64]
  4070a0:	ldr	w8, [x20, #72]
  4070a4:	cbz	x9, 4070c4 <__fxstatat@plt+0x5524>
  4070a8:	tbnz	w8, #10, 4070c4 <__fxstatat@plt+0x5524>
  4070ac:	mov	x0, x20
  4070b0:	mov	x1, x27
  4070b4:	mov	w2, wzr
  4070b8:	bl	405fd4 <__fxstatat@plt+0x4434>
  4070bc:	strh	w0, [x27, #108]
  4070c0:	b	407124 <__fxstatat@plt+0x5584>
  4070c4:	ldrb	w9, [x28, #18]
  4070c8:	mov	w10, #0x18                  	// #24
  4070cc:	bics	wzr, w10, w8
  4070d0:	mov	w10, #0xfb                  	// #251
  4070d4:	cset	w8, eq  // eq = none
  4070d8:	tst	w9, w10
  4070dc:	sub	w9, w9, #0x1
  4070e0:	cset	w10, ne  // ne = any
  4070e4:	cmp	w9, #0xb
  4070e8:	and	w8, w8, w10
  4070ec:	mov	w10, #0xb                   	// #11
  4070f0:	strh	w10, [x27, #108]
  4070f4:	b.hi	40710c <__fxstatat@plt+0x556c>  // b.pmore
  4070f8:	adrp	x10, 40a000 <__fxstatat@plt+0x8460>
  4070fc:	sxtb	x9, w9
  407100:	add	x10, x10, #0x86c
  407104:	ldr	w9, [x10, x9, lsl #2]
  407108:	b	407110 <__fxstatat@plt+0x5570>
  40710c:	mov	w9, wzr
  407110:	cmp	w8, #0x0
  407114:	mov	w8, #0x1                   	// #1
  407118:	cinc	x8, x8, eq  // eq = none
  40711c:	str	w9, [x27, #136]
  407120:	str	x8, [x27, #168]
  407124:	mov	x21, x27
  407128:	str	xzr, [x27, #16]
  40712c:	cbz	x23, 407138 <__fxstatat@plt+0x5598>
  407130:	mov	x21, x23
  407134:	str	x27, [x26, #16]
  407138:	mov	w8, #0x2710                	// #10000
  40713c:	cmp	x24, x8
  407140:	b.ne	407150 <__fxstatat@plt+0x55b0>  // b.any
  407144:	ldr	x8, [sp, #32]
  407148:	ldr	x8, [x8]
  40714c:	cbz	x8, 407174 <__fxstatat@plt+0x55d4>
  407150:	ldur	x8, [x29, #-32]
  407154:	add	x24, x24, #0x1
  407158:	cmp	x8, x24
  40715c:	b.ls	4072a0 <__fxstatat@plt+0x5700>  // b.plast
  407160:	mov	x26, x27
  407164:	mov	x23, x21
  407168:	ldr	x27, [x19, #24]
  40716c:	cbnz	x27, 406f80 <__fxstatat@plt+0x53e0>
  407170:	b	4072a4 <__fxstatat@plt+0x5704>
  407174:	ldur	w1, [x29, #-4]
  407178:	mov	x0, x19
  40717c:	bl	407878 <__fxstatat@plt+0x5cd8>
  407180:	mov	w8, #0x6969                	// #26985
  407184:	cmp	x0, x8
  407188:	str	wzr, [sp, #24]
  40718c:	b.eq	407150 <__fxstatat@plt+0x55b0>  // b.none
  407190:	mov	w8, #0x1994                	// #6548
  407194:	movk	w8, #0x102, lsl #16
  407198:	cmp	x0, x8
  40719c:	b.eq	407150 <__fxstatat@plt+0x55b0>  // b.none
  4071a0:	mov	w8, #0x4d42                	// #19778
  4071a4:	movk	w8, #0xff53, lsl #16
  4071a8:	cmp	x0, x8
  4071ac:	b.eq	407150 <__fxstatat@plt+0x55b0>  // b.none
  4071b0:	mov	w8, #0x1                   	// #1
  4071b4:	str	w8, [sp, #24]
  4071b8:	b	407150 <__fxstatat@plt+0x55b0>
  4071bc:	ldr	x21, [sp, #16]
  4071c0:	ldr	w26, [sp, #12]
  4071c4:	mov	x23, xzr
  4071c8:	mov	x24, xzr
  4071cc:	b	407338 <__fxstatat@plt+0x5798>
  4071d0:	ldur	x22, [x29, #-16]
  4071d4:	mov	x0, x27
  4071d8:	ldr	w21, [x22]
  4071dc:	bl	401a60 <free@plt>
  4071e0:	mov	x0, x23
  4071e4:	bl	4062d0 <__fxstatat@plt+0x4730>
  4071e8:	ldr	x0, [x19, #24]
  4071ec:	bl	401980 <closedir@plt>
  4071f0:	mov	w8, #0x7                   	// #7
  4071f4:	str	xzr, [x19, #24]
  4071f8:	strh	w8, [x19, #108]
  4071fc:	ldr	w8, [x20, #72]
  407200:	mov	x23, xzr
  407204:	orr	w8, w8, #0x2000
  407208:	str	w8, [x20, #72]
  40720c:	str	w21, [x22]
  407210:	b	407450 <__fxstatat@plt+0x58b0>
  407214:	ldur	x8, [x29, #-16]
  407218:	ldr	x21, [sp, #16]
  40721c:	ldr	w8, [x8]
  407220:	cbz	w8, 407240 <__fxstatat@plt+0x56a0>
  407224:	orr	x9, x21, x24
  407228:	str	w8, [x19, #64]
  40722c:	mov	w8, #0x4                   	// #4
  407230:	cmp	x9, #0x0
  407234:	mov	w9, #0x7                   	// #7
  407238:	csel	w8, w9, w8, ne  // ne = any
  40723c:	strh	w8, [x19, #108]
  407240:	ldr	x0, [x19, #24]
  407244:	ldp	w25, w26, [sp, #8]
  407248:	ldr	w27, [sp, #24]
  40724c:	cbz	x0, 4072b0 <__fxstatat@plt+0x5710>
  407250:	bl	401980 <closedir@plt>
  407254:	str	xzr, [x19, #24]
  407258:	b	4072b0 <__fxstatat@plt+0x5710>
  40725c:	mov	x0, x27
  407260:	bl	401a60 <free@plt>
  407264:	mov	x0, x23
  407268:	bl	4062d0 <__fxstatat@plt+0x4730>
  40726c:	ldr	x0, [x19, #24]
  407270:	bl	401980 <closedir@plt>
  407274:	mov	w8, #0x7                   	// #7
  407278:	str	xzr, [x19, #24]
  40727c:	strh	w8, [x19, #108]
  407280:	ldr	w8, [x20, #72]
  407284:	mov	w9, #0x24                  	// #36
  407288:	mov	x23, xzr
  40728c:	orr	w8, w8, #0x2000
  407290:	str	w8, [x20, #72]
  407294:	ldur	x8, [x29, #-16]
  407298:	str	w9, [x8]
  40729c:	b	407450 <__fxstatat@plt+0x58b0>
  4072a0:	mov	x23, x21
  4072a4:	ldp	w25, w26, [sp, #8]
  4072a8:	ldr	x21, [sp, #16]
  4072ac:	ldr	w27, [sp, #24]
  4072b0:	ldr	w8, [sp, #28]
  4072b4:	tbz	w8, #0, 407338 <__fxstatat@plt+0x5798>
  4072b8:	ldr	x9, [x20, #8]
  4072bc:	ldr	x8, [x20, #32]
  4072c0:	cbz	x9, 4072f0 <__fxstatat@plt+0x5750>
  4072c4:	ldr	x10, [x9, #48]
  4072c8:	add	x11, x9, #0xf8
  4072cc:	cmp	x10, x11
  4072d0:	b.eq	4072e4 <__fxstatat@plt+0x5744>  // b.none
  4072d4:	ldr	x11, [x9, #56]
  4072d8:	sub	x10, x10, x11
  4072dc:	add	x10, x8, x10
  4072e0:	str	x10, [x9, #48]
  4072e4:	str	x8, [x9, #56]
  4072e8:	ldr	x9, [x9, #16]
  4072ec:	cbnz	x9, 4072c4 <__fxstatat@plt+0x5724>
  4072f0:	ldr	x9, [x23, #88]
  4072f4:	tbnz	x9, #63, 407338 <__fxstatat@plt+0x5798>
  4072f8:	mov	x9, x23
  4072fc:	ldr	x10, [x9, #48]
  407300:	add	x11, x9, #0xf8
  407304:	cmp	x10, x11
  407308:	b.eq	40731c <__fxstatat@plt+0x577c>  // b.none
  40730c:	ldr	x11, [x9, #56]
  407310:	sub	x10, x10, x11
  407314:	add	x10, x8, x10
  407318:	str	x10, [x9, #48]
  40731c:	ldr	x10, [x9, #16]
  407320:	str	x8, [x9, #56]
  407324:	cbnz	x10, 40732c <__fxstatat@plt+0x578c>
  407328:	ldr	x10, [x9, #8]
  40732c:	ldr	x11, [x10, #88]
  407330:	mov	x9, x10
  407334:	tbz	x11, #63, 4072fc <__fxstatat@plt+0x575c>
  407338:	ldrb	w8, [x20, #72]
  40733c:	tbz	w8, #2, 40735c <__fxstatat@plt+0x57bc>
  407340:	ldr	x8, [x20, #48]
  407344:	ldur	x10, [x29, #-24]
  407348:	cmp	x22, x8
  40734c:	sub	x9, x10, #0x1
  407350:	ccmp	x24, #0x0, #0x4, ne  // ne = any
  407354:	csel	x8, x9, x10, eq  // eq = none
  407358:	strb	wzr, [x8]
  40735c:	cmp	x21, #0x0
  407360:	cset	w8, ne  // ne = any
  407364:	orr	w8, w8, w26
  407368:	tbz	w8, #0, 407398 <__fxstatat@plt+0x57f8>
  40736c:	cbnz	x24, 4073a4 <__fxstatat@plt+0x5804>
  407370:	cmp	w25, #0x3
  407374:	b.ne	407444 <__fxstatat@plt+0x58a4>  // b.any
  407378:	ldrh	w8, [x19, #108]
  40737c:	cmp	w8, #0x4
  407380:	b.eq	407444 <__fxstatat@plt+0x58a4>  // b.none
  407384:	cmp	w8, #0x7
  407388:	b.eq	407444 <__fxstatat@plt+0x58a4>  // b.none
  40738c:	mov	w8, #0x6                   	// #6
  407390:	strh	w8, [x19, #108]
  407394:	b	407444 <__fxstatat@plt+0x58a4>
  407398:	cmp	w25, #0x1
  40739c:	b.eq	4073fc <__fxstatat@plt+0x585c>  // b.none
  4073a0:	cbz	x24, 4073fc <__fxstatat@plt+0x585c>
  4073a4:	tbz	w27, #0, 4073d0 <__fxstatat@plt+0x5830>
  4073a8:	adrp	x8, 407000 <__fxstatat@plt+0x5460>
  4073ac:	add	x8, x8, #0x9a4
  4073b0:	mov	x0, x20
  4073b4:	mov	x1, x23
  4073b8:	mov	x2, x24
  4073bc:	str	x8, [x20, #64]
  4073c0:	bl	40614c <__fxstatat@plt+0x45ac>
  4073c4:	mov	x23, x0
  4073c8:	str	xzr, [x20, #64]
  4073cc:	b	407450 <__fxstatat@plt+0x58b0>
  4073d0:	cmp	x24, #0x2
  4073d4:	b.cc	407450 <__fxstatat@plt+0x58b0>  // b.lo, b.ul, b.last
  4073d8:	ldr	x8, [sp, #32]
  4073dc:	ldr	x8, [x8]
  4073e0:	cbz	x8, 407450 <__fxstatat@plt+0x58b0>
  4073e4:	mov	x0, x20
  4073e8:	mov	x1, x23
  4073ec:	mov	x2, x24
  4073f0:	bl	40614c <__fxstatat@plt+0x45ac>
  4073f4:	mov	x23, x0
  4073f8:	b	407450 <__fxstatat@plt+0x58b0>
  4073fc:	ldr	x8, [x19, #88]
  407400:	cbz	x8, 407424 <__fxstatat@plt+0x5884>
  407404:	ldr	x1, [x19, #8]
  407408:	adrp	x3, 409000 <__fxstatat@plt+0x7460>
  40740c:	add	x3, x3, #0xf5b
  407410:	mov	w2, #0xffffffff            	// #-1
  407414:	mov	x0, x20
  407418:	bl	406af0 <__fxstatat@plt+0x4f50>
  40741c:	cbnz	w0, 407430 <__fxstatat@plt+0x5890>
  407420:	b	40736c <__fxstatat@plt+0x57cc>
  407424:	mov	x0, x20
  407428:	bl	407490 <__fxstatat@plt+0x58f0>
  40742c:	cbz	w0, 40736c <__fxstatat@plt+0x57cc>
  407430:	mov	w8, #0x7                   	// #7
  407434:	strh	w8, [x19, #108]
  407438:	ldr	w8, [x20, #72]
  40743c:	orr	w8, w8, #0x2000
  407440:	str	w8, [x20, #72]
  407444:	mov	x0, x23
  407448:	bl	4062d0 <__fxstatat@plt+0x4730>
  40744c:	mov	x23, xzr
  407450:	mov	x0, x23
  407454:	ldp	x20, x19, [sp, #160]
  407458:	ldp	x22, x21, [sp, #144]
  40745c:	ldp	x24, x23, [sp, #128]
  407460:	ldp	x26, x25, [sp, #112]
  407464:	ldp	x28, x27, [sp, #96]
  407468:	ldp	x29, x30, [sp, #80]
  40746c:	add	sp, sp, #0xb0
  407470:	ret
  407474:	bl	401b70 <__errno_location@plt>
  407478:	mov	w8, #0xc                   	// #12
  40747c:	mov	x23, xzr
  407480:	str	w8, [x0]
  407484:	b	407450 <__fxstatat@plt+0x58b0>
  407488:	mov	w12, wzr
  40748c:	b	406f00 <__fxstatat@plt+0x5360>
  407490:	stp	x29, x30, [sp, #-32]!
  407494:	stp	x20, x19, [sp, #16]
  407498:	ldr	w8, [x0, #72]
  40749c:	mov	x19, x0
  4074a0:	mov	x29, sp
  4074a4:	tbnz	w8, #2, 4074d0 <__fxstatat@plt+0x5930>
  4074a8:	tbnz	w8, #9, 4074c0 <__fxstatat@plt+0x5920>
  4074ac:	ldr	w0, [x19, #40]
  4074b0:	bl	4017f0 <fchdir@plt>
  4074b4:	cmp	w0, #0x0
  4074b8:	cset	w20, ne  // ne = any
  4074bc:	b	4074d4 <__fxstatat@plt+0x5934>
  4074c0:	mov	w1, #0xffffff9c            	// #-100
  4074c4:	mov	w2, #0x1                   	// #1
  4074c8:	mov	x0, x19
  4074cc:	bl	40763c <__fxstatat@plt+0x5a9c>
  4074d0:	mov	w20, wzr
  4074d4:	add	x0, x19, #0x60
  4074d8:	bl	406414 <__fxstatat@plt+0x4874>
  4074dc:	mov	w0, w20
  4074e0:	ldp	x20, x19, [sp, #16]
  4074e4:	ldp	x29, x30, [sp], #32
  4074e8:	ret
  4074ec:	stp	x29, x30, [sp, #-16]!
  4074f0:	mov	x29, sp
  4074f4:	bl	407878 <__fxstatat@plt+0x5cd8>
  4074f8:	mov	w8, #0x4972                	// #18802
  4074fc:	movk	w8, #0x5265, lsl #16
  407500:	cmp	x0, x8
  407504:	b.le	407538 <__fxstatat@plt+0x5998>
  407508:	mov	w8, #0x5341                	// #21313
  40750c:	movk	w8, #0x5846, lsl #16
  407510:	cmp	x0, x8
  407514:	mov	w8, #0x2                   	// #2
  407518:	b.gt	407550 <__fxstatat@plt+0x59b0>
  40751c:	mov	w9, #0x4973                	// #18803
  407520:	movk	w9, #0x5265, lsl #16
  407524:	cmp	x0, x9
  407528:	b.eq	407574 <__fxstatat@plt+0x59d4>  // b.none
  40752c:	mov	w8, #0x414f                	// #16719
  407530:	movk	w8, #0x5346, lsl #16
  407534:	b	407568 <__fxstatat@plt+0x59c8>
  407538:	cbz	x0, 407570 <__fxstatat@plt+0x59d0>
  40753c:	mov	w8, #0x6969                	// #26985
  407540:	cmp	x0, x8
  407544:	b.eq	407570 <__fxstatat@plt+0x59d0>  // b.none
  407548:	mov	w8, #0x9fa0                	// #40864
  40754c:	b	407568 <__fxstatat@plt+0x59c8>
  407550:	mov	w9, #0x5342                	// #21314
  407554:	movk	w9, #0x5846, lsl #16
  407558:	cmp	x0, x9
  40755c:	b.eq	407574 <__fxstatat@plt+0x59d4>  // b.none
  407560:	mov	w8, #0x4d42                	// #19778
  407564:	movk	w8, #0xff53, lsl #16
  407568:	cmp	x0, x8
  40756c:	b.ne	407580 <__fxstatat@plt+0x59e0>  // b.any
  407570:	mov	w8, wzr
  407574:	mov	w0, w8
  407578:	ldp	x29, x30, [sp], #16
  40757c:	ret
  407580:	mov	w8, #0x1                   	// #1
  407584:	b	407574 <__fxstatat@plt+0x59d4>
  407588:	stp	x29, x30, [sp, #-48]!
  40758c:	stp	x20, x19, [sp, #32]
  407590:	ldrh	w8, [x0, #72]
  407594:	mov	w9, #0x102                 	// #258
  407598:	mov	x20, x0
  40759c:	mov	x19, x1
  4075a0:	tst	w8, w9
  4075a4:	str	x21, [sp, #16]
  4075a8:	mov	x29, sp
  4075ac:	b.eq	407604 <__fxstatat@plt+0x5a64>  // b.none
  4075b0:	mov	w0, #0x18                  	// #24
  4075b4:	bl	4018c0 <malloc@plt>
  4075b8:	cbz	x0, 407624 <__fxstatat@plt+0x5a84>
  4075bc:	ldur	q0, [x19, #120]
  4075c0:	str	x19, [x0, #16]
  4075c4:	mov	x21, x0
  4075c8:	mov	x1, x21
  4075cc:	str	q0, [x0]
  4075d0:	ldr	x0, [x20, #88]
  4075d4:	bl	408980 <__fxstatat@plt+0x6de0>
  4075d8:	cmp	x0, x21
  4075dc:	b.eq	407620 <__fxstatat@plt+0x5a80>  // b.none
  4075e0:	mov	x20, x0
  4075e4:	mov	x0, x21
  4075e8:	bl	401a60 <free@plt>
  4075ec:	cbz	x20, 407634 <__fxstatat@plt+0x5a94>
  4075f0:	ldr	x8, [x20, #16]
  4075f4:	mov	w9, #0x2                   	// #2
  4075f8:	strh	w9, [x19, #108]
  4075fc:	str	x8, [x19]
  407600:	b	407620 <__fxstatat@plt+0x5a80>
  407604:	ldr	x0, [x20, #88]
  407608:	add	x1, x19, #0x78
  40760c:	bl	407ac8 <__fxstatat@plt+0x5f28>
  407610:	tbz	w0, #0, 407620 <__fxstatat@plt+0x5a80>
  407614:	mov	w8, #0x2                   	// #2
  407618:	str	x19, [x19]
  40761c:	strh	w8, [x19, #108]
  407620:	mov	w0, #0x1                   	// #1
  407624:	ldp	x20, x19, [sp, #32]
  407628:	ldr	x21, [sp, #16]
  40762c:	ldp	x29, x30, [sp], #48
  407630:	ret
  407634:	mov	w0, wzr
  407638:	b	407624 <__fxstatat@plt+0x5a84>
  40763c:	stp	x29, x30, [sp, #-32]!
  407640:	stp	x20, x19, [sp, #16]
  407644:	ldr	w8, [x0, #44]
  407648:	mov	x19, x0
  40764c:	mov	w20, w1
  407650:	mov	x29, sp
  407654:	cmp	w8, w1
  407658:	b.ne	407664 <__fxstatat@plt+0x5ac4>  // b.any
  40765c:	cmn	w8, #0x64
  407660:	b.ne	4076a0 <__fxstatat@plt+0x5b00>  // b.any
  407664:	tbz	w2, #0, 40767c <__fxstatat@plt+0x5adc>
  407668:	add	x0, x19, #0x60
  40766c:	mov	w1, w8
  407670:	bl	408ac4 <__fxstatat@plt+0x6f24>
  407674:	tbz	w0, #31, 40768c <__fxstatat@plt+0x5aec>
  407678:	b	407690 <__fxstatat@plt+0x5af0>
  40767c:	tbnz	w8, #31, 407690 <__fxstatat@plt+0x5af0>
  407680:	ldr	w9, [x19, #72]
  407684:	tbnz	w9, #2, 407690 <__fxstatat@plt+0x5af0>
  407688:	mov	w0, w8
  40768c:	bl	401990 <close@plt>
  407690:	str	w20, [x19, #44]
  407694:	ldp	x20, x19, [sp, #16]
  407698:	ldp	x29, x30, [sp], #32
  40769c:	ret
  4076a0:	bl	4019d0 <abort@plt>
  4076a4:	stp	x29, x30, [sp, #-16]!
  4076a8:	cmp	w2, #0x5
  4076ac:	mov	x29, sp
  4076b0:	b.cc	4076c8 <__fxstatat@plt+0x5b28>  // b.lo, b.ul, b.last
  4076b4:	bl	401b70 <__errno_location@plt>
  4076b8:	mov	w8, #0x16                  	// #22
  4076bc:	str	w8, [x0]
  4076c0:	mov	w0, #0x1                   	// #1
  4076c4:	b	4076d0 <__fxstatat@plt+0x5b30>
  4076c8:	mov	w0, wzr
  4076cc:	strh	w2, [x1, #112]
  4076d0:	ldp	x29, x30, [sp], #16
  4076d4:	ret
  4076d8:	stp	x29, x30, [sp, #-48]!
  4076dc:	tst	w1, #0xffffefff
  4076e0:	stp	x22, x21, [sp, #16]
  4076e4:	stp	x20, x19, [sp, #32]
  4076e8:	mov	x29, sp
  4076ec:	b.eq	407708 <__fxstatat@plt+0x5b68>  // b.none
  4076f0:	bl	401b70 <__errno_location@plt>
  4076f4:	mov	x8, x0
  4076f8:	mov	w9, #0x16                  	// #22
  4076fc:	mov	x0, xzr
  407700:	str	w9, [x8]
  407704:	b	407744 <__fxstatat@plt+0x5ba4>
  407708:	ldr	x22, [x0]
  40770c:	mov	w21, w1
  407710:	mov	x19, x0
  407714:	bl	401b70 <__errno_location@plt>
  407718:	str	wzr, [x0]
  40771c:	ldrb	w8, [x19, #73]
  407720:	tbnz	w8, #5, 407740 <__fxstatat@plt+0x5ba0>
  407724:	ldrh	w8, [x22, #108]
  407728:	cmp	w8, #0x1
  40772c:	b.eq	407754 <__fxstatat@plt+0x5bb4>  // b.none
  407730:	cmp	w8, #0x9
  407734:	b.ne	407740 <__fxstatat@plt+0x5ba0>  // b.any
  407738:	ldr	x0, [x22, #16]
  40773c:	b	407744 <__fxstatat@plt+0x5ba4>
  407740:	mov	x0, xzr
  407744:	ldp	x20, x19, [sp, #32]
  407748:	ldp	x22, x21, [sp, #16]
  40774c:	ldp	x29, x30, [sp], #48
  407750:	ret
  407754:	mov	x20, x0
  407758:	ldr	x0, [x19, #8]
  40775c:	cbz	x0, 407764 <__fxstatat@plt+0x5bc4>
  407760:	bl	4062d0 <__fxstatat@plt+0x4730>
  407764:	cmp	w21, #0x1, lsl #12
  407768:	b.ne	407780 <__fxstatat@plt+0x5be0>  // b.any
  40776c:	ldr	w8, [x19, #72]
  407770:	mov	w21, #0x2                   	// #2
  407774:	orr	w8, w8, #0x1000
  407778:	str	w8, [x19, #72]
  40777c:	b	407784 <__fxstatat@plt+0x5be4>
  407780:	mov	w21, #0x1                   	// #1
  407784:	ldr	x8, [x22, #88]
  407788:	cbnz	x8, 4077f8 <__fxstatat@plt+0x5c58>
  40778c:	ldr	x8, [x22, #48]
  407790:	ldrb	w8, [x8]
  407794:	cmp	w8, #0x2f
  407798:	b.eq	4077f8 <__fxstatat@plt+0x5c58>  // b.none
  40779c:	ldrb	w8, [x19, #72]
  4077a0:	tbnz	w8, #2, 4077f8 <__fxstatat@plt+0x5c58>
  4077a4:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  4077a8:	add	x1, x1, #0xf5c
  4077ac:	mov	x0, x19
  4077b0:	bl	4062a4 <__fxstatat@plt+0x4704>
  4077b4:	tbnz	w0, #31, 40780c <__fxstatat@plt+0x5c6c>
  4077b8:	mov	w22, w0
  4077bc:	mov	x0, x19
  4077c0:	mov	w1, w21
  4077c4:	bl	406ca0 <__fxstatat@plt+0x5100>
  4077c8:	ldrb	w8, [x19, #73]
  4077cc:	str	x0, [x19, #8]
  4077d0:	tbnz	w8, #1, 407818 <__fxstatat@plt+0x5c78>
  4077d4:	mov	w0, w22
  4077d8:	bl	4017f0 <fchdir@plt>
  4077dc:	cbz	w0, 40782c <__fxstatat@plt+0x5c8c>
  4077e0:	ldr	w19, [x20]
  4077e4:	mov	w0, w22
  4077e8:	bl	401990 <close@plt>
  4077ec:	mov	x0, xzr
  4077f0:	str	w19, [x20]
  4077f4:	b	407744 <__fxstatat@plt+0x5ba4>
  4077f8:	mov	x0, x19
  4077fc:	mov	w1, w21
  407800:	bl	406ca0 <__fxstatat@plt+0x5100>
  407804:	str	x0, [x19, #8]
  407808:	b	407744 <__fxstatat@plt+0x5ba4>
  40780c:	mov	x0, xzr
  407810:	str	xzr, [x19, #8]
  407814:	b	407744 <__fxstatat@plt+0x5ba4>
  407818:	mov	w2, #0x1                   	// #1
  40781c:	mov	x0, x19
  407820:	mov	w1, w22
  407824:	bl	40763c <__fxstatat@plt+0x5a9c>
  407828:	b	407834 <__fxstatat@plt+0x5c94>
  40782c:	mov	w0, w22
  407830:	bl	401990 <close@plt>
  407834:	ldr	x0, [x19, #8]
  407838:	b	407744 <__fxstatat@plt+0x5ba4>
  40783c:	ldr	x8, [x0, #8]
  407840:	udiv	x9, x8, x1
  407844:	msub	x0, x9, x1, x8
  407848:	ret
  40784c:	ldr	x8, [x0, #8]
  407850:	ldr	x9, [x1, #8]
  407854:	cmp	x8, x9
  407858:	b.ne	407870 <__fxstatat@plt+0x5cd0>  // b.any
  40785c:	ldr	x8, [x0]
  407860:	ldr	x9, [x1]
  407864:	cmp	x8, x9
  407868:	cset	w0, eq  // eq = none
  40786c:	ret
  407870:	mov	w0, wzr
  407874:	ret
  407878:	sub	sp, sp, #0xb0
  40787c:	stp	x29, x30, [sp, #128]
  407880:	stp	x22, x21, [sp, #144]
  407884:	stp	x20, x19, [sp, #160]
  407888:	ldr	x22, [x0, #80]
  40788c:	add	x29, sp, #0x80
  407890:	ldrb	w8, [x22, #73]
  407894:	tbnz	w8, #1, 4078a0 <__fxstatat@plt+0x5d00>
  407898:	mov	x0, xzr
  40789c:	b	4078fc <__fxstatat@plt+0x5d5c>
  4078a0:	ldr	x20, [x22, #80]
  4078a4:	mov	x19, x0
  4078a8:	mov	w21, w1
  4078ac:	cbnz	x20, 4078e0 <__fxstatat@plt+0x5d40>
  4078b0:	adrp	x2, 407000 <__fxstatat@plt+0x5460>
  4078b4:	adrp	x3, 407000 <__fxstatat@plt+0x5460>
  4078b8:	adrp	x4, 401000 <mbrtowc@plt-0x770>
  4078bc:	add	x2, x2, #0x980
  4078c0:	add	x3, x3, #0x990
  4078c4:	add	x4, x4, #0xa60
  4078c8:	mov	w0, #0xd                   	// #13
  4078cc:	mov	x1, xzr
  4078d0:	bl	4080e8 <__fxstatat@plt+0x6548>
  4078d4:	mov	x20, x0
  4078d8:	str	x0, [x22, #80]
  4078dc:	cbz	x0, 40791c <__fxstatat@plt+0x5d7c>
  4078e0:	ldr	x8, [x19, #120]
  4078e4:	add	x1, sp, #0x8
  4078e8:	mov	x0, x20
  4078ec:	str	x8, [sp, #8]
  4078f0:	bl	407e18 <__fxstatat@plt+0x6278>
  4078f4:	cbz	x0, 407910 <__fxstatat@plt+0x5d70>
  4078f8:	ldr	x0, [x0, #8]
  4078fc:	ldp	x20, x19, [sp, #160]
  407900:	ldp	x22, x21, [sp, #144]
  407904:	ldp	x29, x30, [sp, #128]
  407908:	add	sp, sp, #0xb0
  40790c:	ret
  407910:	mov	w22, #0x1                   	// #1
  407914:	tbz	w21, #31, 407924 <__fxstatat@plt+0x5d84>
  407918:	b	407898 <__fxstatat@plt+0x5cf8>
  40791c:	mov	w22, wzr
  407920:	tbnz	w21, #31, 407898 <__fxstatat@plt+0x5cf8>
  407924:	add	x1, sp, #0x8
  407928:	mov	w0, w21
  40792c:	bl	401920 <fstatfs@plt>
  407930:	cbnz	w0, 407898 <__fxstatat@plt+0x5cf8>
  407934:	cbz	w22, 407978 <__fxstatat@plt+0x5dd8>
  407938:	mov	w0, #0x10                  	// #16
  40793c:	bl	4018c0 <malloc@plt>
  407940:	cbz	x0, 407978 <__fxstatat@plt+0x5dd8>
  407944:	ldr	x8, [x19, #120]
  407948:	ldr	x9, [sp, #8]
  40794c:	mov	x21, x0
  407950:	mov	x1, x21
  407954:	stp	x8, x9, [x0]
  407958:	mov	x0, x20
  40795c:	bl	408980 <__fxstatat@plt+0x6de0>
  407960:	cbz	x0, 407970 <__fxstatat@plt+0x5dd0>
  407964:	cmp	x0, x21
  407968:	b.eq	407978 <__fxstatat@plt+0x5dd8>  // b.none
  40796c:	bl	4019d0 <abort@plt>
  407970:	mov	x0, x21
  407974:	bl	401a60 <free@plt>
  407978:	ldr	x0, [sp, #8]
  40797c:	b	4078fc <__fxstatat@plt+0x5d5c>
  407980:	ldr	x8, [x0]
  407984:	udiv	x9, x8, x1
  407988:	msub	x0, x9, x1, x8
  40798c:	ret
  407990:	ldr	x8, [x0]
  407994:	ldr	x9, [x1]
  407998:	cmp	x8, x9
  40799c:	cset	w0, eq  // eq = none
  4079a0:	ret
  4079a4:	ldr	x8, [x0]
  4079a8:	ldr	x9, [x1]
  4079ac:	ldr	x8, [x8, #128]
  4079b0:	ldr	x9, [x9, #128]
  4079b4:	cmp	x9, x8
  4079b8:	cset	w10, cc  // cc = lo, ul, last
  4079bc:	cmp	x8, x9
  4079c0:	csinv	w0, w10, wzr, cs  // cs = hs, nlast
  4079c4:	ret
  4079c8:	sub	sp, sp, #0x40
  4079cc:	stp	x29, x30, [sp, #16]
  4079d0:	add	x29, sp, #0x10
  4079d4:	cmp	x0, #0x0
  4079d8:	sub	x8, x29, #0x4
  4079dc:	stp	x20, x19, [sp, #48]
  4079e0:	csel	x20, x8, x0, eq  // eq = none
  4079e4:	mov	x0, x20
  4079e8:	stp	x22, x21, [sp, #32]
  4079ec:	mov	x22, x2
  4079f0:	mov	x19, x1
  4079f4:	bl	401770 <mbrtowc@plt>
  4079f8:	mov	x21, x0
  4079fc:	cbz	x22, 407a20 <__fxstatat@plt+0x5e80>
  407a00:	cmn	x21, #0x2
  407a04:	b.cc	407a20 <__fxstatat@plt+0x5e80>  // b.lo, b.ul, b.last
  407a08:	mov	w0, wzr
  407a0c:	bl	407c10 <__fxstatat@plt+0x6070>
  407a10:	tbnz	w0, #0, 407a20 <__fxstatat@plt+0x5e80>
  407a14:	ldrb	w8, [x19]
  407a18:	mov	w21, #0x1                   	// #1
  407a1c:	str	w8, [x20]
  407a20:	mov	x0, x21
  407a24:	ldp	x20, x19, [sp, #48]
  407a28:	ldp	x22, x21, [sp, #32]
  407a2c:	ldp	x29, x30, [sp, #16]
  407a30:	add	sp, sp, #0x40
  407a34:	ret
  407a38:	stp	x29, x30, [sp, #-48]!
  407a3c:	str	x21, [sp, #16]
  407a40:	stp	x20, x19, [sp, #32]
  407a44:	mov	x29, sp
  407a48:	mov	x20, x0
  407a4c:	bl	401870 <__fpending@plt>
  407a50:	mov	x19, x0
  407a54:	mov	x0, x20
  407a58:	bl	401820 <ferror_unlocked@plt>
  407a5c:	mov	w21, w0
  407a60:	mov	x0, x20
  407a64:	bl	408d04 <__fxstatat@plt+0x7164>
  407a68:	mov	w8, w0
  407a6c:	cbz	w21, 407a84 <__fxstatat@plt+0x5ee4>
  407a70:	cbnz	w8, 407a7c <__fxstatat@plt+0x5edc>
  407a74:	bl	401b70 <__errno_location@plt>
  407a78:	str	wzr, [x0]
  407a7c:	mov	w0, #0xffffffff            	// #-1
  407a80:	b	407aa4 <__fxstatat@plt+0x5f04>
  407a84:	cmp	w8, #0x0
  407a88:	csetm	w0, ne  // ne = any
  407a8c:	cbnz	x19, 407aa4 <__fxstatat@plt+0x5f04>
  407a90:	cbz	w8, 407aa4 <__fxstatat@plt+0x5f04>
  407a94:	bl	401b70 <__errno_location@plt>
  407a98:	ldr	w8, [x0]
  407a9c:	cmp	w8, #0x9
  407aa0:	csetm	w0, ne  // ne = any
  407aa4:	ldp	x20, x19, [sp, #32]
  407aa8:	ldr	x21, [sp, #16]
  407aac:	ldp	x29, x30, [sp], #48
  407ab0:	ret
  407ab4:	mov	w8, #0xf616                	// #62998
  407ab8:	movk	w8, #0x95, lsl #16
  407abc:	str	xzr, [x0, #16]
  407ac0:	str	w8, [x0, #24]
  407ac4:	ret
  407ac8:	stp	x29, x30, [sp, #-16]!
  407acc:	ldr	w8, [x0, #24]
  407ad0:	mov	w9, #0xf616                	// #62998
  407ad4:	movk	w9, #0x95, lsl #16
  407ad8:	mov	x29, sp
  407adc:	cmp	w8, w9
  407ae0:	b.ne	407b4c <__fxstatat@plt+0x5fac>  // b.any
  407ae4:	ldr	x8, [x0, #16]
  407ae8:	cbz	x8, 407b0c <__fxstatat@plt+0x5f6c>
  407aec:	ldr	x9, [x1, #8]
  407af0:	ldr	x10, [x0]
  407af4:	cmp	x9, x10
  407af8:	b.ne	407b0c <__fxstatat@plt+0x5f6c>  // b.any
  407afc:	ldr	x9, [x1]
  407b00:	ldr	x10, [x0, #8]
  407b04:	cmp	x9, x10
  407b08:	b.eq	407b3c <__fxstatat@plt+0x5f9c>  // b.none
  407b0c:	add	x9, x8, #0x1
  407b10:	tst	x9, x8
  407b14:	str	x9, [x0, #16]
  407b18:	b.ne	407b34 <__fxstatat@plt+0x5f94>  // b.any
  407b1c:	cbz	x9, 407b3c <__fxstatat@plt+0x5f9c>
  407b20:	ldr	q0, [x1]
  407b24:	mov	w8, wzr
  407b28:	ext	v0.16b, v0.16b, v0.16b, #8
  407b2c:	str	q0, [x0]
  407b30:	b	407b40 <__fxstatat@plt+0x5fa0>
  407b34:	mov	w8, wzr
  407b38:	b	407b40 <__fxstatat@plt+0x5fa0>
  407b3c:	mov	w8, #0x1                   	// #1
  407b40:	mov	w0, w8
  407b44:	ldp	x29, x30, [sp], #16
  407b48:	ret
  407b4c:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  407b50:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  407b54:	adrp	x3, 40a000 <__fxstatat@plt+0x8460>
  407b58:	add	x0, x0, #0x89c
  407b5c:	add	x1, x1, #0x8b4
  407b60:	add	x3, x3, #0x8c6
  407b64:	mov	w2, #0x3c                  	// #60
  407b68:	bl	401b60 <__assert_fail@plt>
  407b6c:	sub	sp, sp, #0xe0
  407b70:	stp	x29, x30, [sp, #208]
  407b74:	add	x29, sp, #0xd0
  407b78:	stp	x2, x3, [x29, #-80]
  407b7c:	stp	x4, x5, [x29, #-64]
  407b80:	stp	x6, x7, [x29, #-48]
  407b84:	stp	q1, q2, [sp, #16]
  407b88:	stp	q3, q4, [sp, #48]
  407b8c:	str	q0, [sp]
  407b90:	stp	q5, q6, [sp, #80]
  407b94:	str	q7, [sp, #112]
  407b98:	tbnz	w1, #6, 407ba4 <__fxstatat@plt+0x6004>
  407b9c:	mov	w2, wzr
  407ba0:	b	407bfc <__fxstatat@plt+0x605c>
  407ba4:	mov	x9, #0xffffffffffffffd0    	// #-48
  407ba8:	mov	x11, sp
  407bac:	sub	x12, x29, #0x50
  407bb0:	movk	x9, #0xff80, lsl #32
  407bb4:	add	x10, x29, #0x10
  407bb8:	mov	x8, #0xffffffffffffffd0    	// #-48
  407bbc:	add	x11, x11, #0x80
  407bc0:	add	x12, x12, #0x30
  407bc4:	stp	x11, x9, [x29, #-16]
  407bc8:	stp	x10, x12, [x29, #-32]
  407bcc:	tbz	w8, #31, 407bec <__fxstatat@plt+0x604c>
  407bd0:	add	w9, w8, #0x8
  407bd4:	cmn	w8, #0x8
  407bd8:	stur	w9, [x29, #-8]
  407bdc:	b.gt	407bec <__fxstatat@plt+0x604c>
  407be0:	ldur	x9, [x29, #-24]
  407be4:	add	x8, x9, x8
  407be8:	b	407bf8 <__fxstatat@plt+0x6058>
  407bec:	ldur	x8, [x29, #-32]
  407bf0:	add	x9, x8, #0x8
  407bf4:	stur	x9, [x29, #-32]
  407bf8:	ldr	w2, [x8]
  407bfc:	bl	4018d0 <open@plt>
  407c00:	bl	408ca8 <__fxstatat@plt+0x7108>
  407c04:	ldp	x29, x30, [sp, #208]
  407c08:	add	sp, sp, #0xe0
  407c0c:	ret
  407c10:	stp	x29, x30, [sp, #-32]!
  407c14:	mov	x1, xzr
  407c18:	str	x19, [sp, #16]
  407c1c:	mov	x29, sp
  407c20:	bl	401b90 <setlocale@plt>
  407c24:	cbz	x0, 407c50 <__fxstatat@plt+0x60b0>
  407c28:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  407c2c:	add	x1, x1, #0x909
  407c30:	mov	x19, x0
  407c34:	bl	401a20 <strcmp@plt>
  407c38:	cbz	w0, 407c58 <__fxstatat@plt+0x60b8>
  407c3c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  407c40:	add	x1, x1, #0x90b
  407c44:	mov	x0, x19
  407c48:	bl	401a20 <strcmp@plt>
  407c4c:	cbz	w0, 407c58 <__fxstatat@plt+0x60b8>
  407c50:	mov	w0, #0x1                   	// #1
  407c54:	b	407c5c <__fxstatat@plt+0x60bc>
  407c58:	mov	w0, wzr
  407c5c:	ldr	x19, [sp, #16]
  407c60:	ldp	x29, x30, [sp], #32
  407c64:	ret
  407c68:	ldr	x0, [x0, #16]
  407c6c:	ret
  407c70:	ldr	x0, [x0, #24]
  407c74:	ret
  407c78:	ldr	x0, [x0, #32]
  407c7c:	ret
  407c80:	ldp	x8, x9, [x0]
  407c84:	cmp	x8, x9
  407c88:	b.cs	407cc4 <__fxstatat@plt+0x6124>  // b.hs, b.nlast
  407c8c:	mov	x0, xzr
  407c90:	ldr	x10, [x8]
  407c94:	cbz	x10, 407cb4 <__fxstatat@plt+0x6114>
  407c98:	mov	x10, xzr
  407c9c:	mov	x11, x8
  407ca0:	ldr	x11, [x11, #8]
  407ca4:	add	x10, x10, #0x1
  407ca8:	cbnz	x11, 407ca0 <__fxstatat@plt+0x6100>
  407cac:	cmp	x10, x0
  407cb0:	csel	x0, x10, x0, hi  // hi = pmore
  407cb4:	add	x8, x8, #0x10
  407cb8:	cmp	x8, x9
  407cbc:	b.cc	407c90 <__fxstatat@plt+0x60f0>  // b.lo, b.ul, b.last
  407cc0:	ret
  407cc4:	mov	x0, xzr
  407cc8:	ret
  407ccc:	ldp	x9, x10, [x0]
  407cd0:	cmp	x9, x10
  407cd4:	b.cs	407d0c <__fxstatat@plt+0x616c>  // b.hs, b.nlast
  407cd8:	mov	x8, xzr
  407cdc:	mov	x11, xzr
  407ce0:	ldr	x12, [x9]
  407ce4:	cbz	x12, 407cfc <__fxstatat@plt+0x615c>
  407ce8:	mov	x12, x9
  407cec:	ldr	x12, [x12, #8]
  407cf0:	add	x8, x8, #0x1
  407cf4:	cbnz	x12, 407cec <__fxstatat@plt+0x614c>
  407cf8:	add	x11, x11, #0x1
  407cfc:	add	x9, x9, #0x10
  407d00:	cmp	x9, x10
  407d04:	b.cc	407ce0 <__fxstatat@plt+0x6140>  // b.lo, b.ul, b.last
  407d08:	b	407d14 <__fxstatat@plt+0x6174>
  407d0c:	mov	x11, xzr
  407d10:	mov	x8, xzr
  407d14:	ldr	x9, [x0, #24]
  407d18:	cmp	x11, x9
  407d1c:	b.ne	407d34 <__fxstatat@plt+0x6194>  // b.any
  407d20:	ldr	x9, [x0, #32]
  407d24:	cmp	x8, x9
  407d28:	b.ne	407d34 <__fxstatat@plt+0x6194>  // b.any
  407d2c:	mov	w0, #0x1                   	// #1
  407d30:	ret
  407d34:	mov	w0, wzr
  407d38:	ret
  407d3c:	stp	x29, x30, [sp, #-48]!
  407d40:	stp	x22, x21, [sp, #16]
  407d44:	stp	x20, x19, [sp, #32]
  407d48:	ldp	x8, x9, [x0]
  407d4c:	ldp	x20, x3, [x0, #24]
  407d50:	ldr	x22, [x0, #16]
  407d54:	mov	x19, x1
  407d58:	cmp	x8, x9
  407d5c:	mov	x21, xzr
  407d60:	mov	x29, sp
  407d64:	b.cs	407d98 <__fxstatat@plt+0x61f8>  // b.hs, b.nlast
  407d68:	ldr	x10, [x8]
  407d6c:	cbz	x10, 407d8c <__fxstatat@plt+0x61ec>
  407d70:	mov	x10, xzr
  407d74:	mov	x11, x8
  407d78:	ldr	x11, [x11, #8]
  407d7c:	add	x10, x10, #0x1
  407d80:	cbnz	x11, 407d78 <__fxstatat@plt+0x61d8>
  407d84:	cmp	x10, x21
  407d88:	csel	x21, x10, x21, hi  // hi = pmore
  407d8c:	add	x8, x8, #0x10
  407d90:	cmp	x8, x9
  407d94:	b.cc	407d68 <__fxstatat@plt+0x61c8>  // b.lo, b.ul, b.last
  407d98:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  407d9c:	add	x2, x2, #0x920
  407da0:	mov	w1, #0x1                   	// #1
  407da4:	mov	x0, x19
  407da8:	bl	401a10 <__fprintf_chk@plt>
  407dac:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  407db0:	add	x2, x2, #0x938
  407db4:	mov	w1, #0x1                   	// #1
  407db8:	mov	x0, x19
  407dbc:	mov	x3, x22
  407dc0:	bl	401a10 <__fprintf_chk@plt>
  407dc4:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  407dc8:	ucvtf	d0, x20
  407dcc:	fmov	d1, x8
  407dd0:	fmul	d0, d0, d1
  407dd4:	ucvtf	d1, x22
  407dd8:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  407ddc:	fdiv	d0, d0, d1
  407de0:	add	x2, x2, #0x950
  407de4:	mov	w1, #0x1                   	// #1
  407de8:	mov	x0, x19
  407dec:	mov	x3, x20
  407df0:	bl	401a10 <__fprintf_chk@plt>
  407df4:	mov	x0, x19
  407df8:	mov	x3, x21
  407dfc:	ldp	x20, x19, [sp, #32]
  407e00:	ldp	x22, x21, [sp, #16]
  407e04:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  407e08:	add	x2, x2, #0x971
  407e0c:	mov	w1, #0x1                   	// #1
  407e10:	ldp	x29, x30, [sp], #48
  407e14:	b	401a10 <__fprintf_chk@plt>
  407e18:	stp	x29, x30, [sp, #-48]!
  407e1c:	stp	x20, x19, [sp, #32]
  407e20:	ldr	x8, [x0, #16]
  407e24:	ldr	x9, [x0, #48]
  407e28:	mov	x19, x0
  407e2c:	mov	x20, x1
  407e30:	mov	x0, x1
  407e34:	mov	x1, x8
  407e38:	str	x21, [sp, #16]
  407e3c:	mov	x29, sp
  407e40:	blr	x9
  407e44:	ldr	x8, [x19, #16]
  407e48:	cmp	x0, x8
  407e4c:	b.cs	407eb4 <__fxstatat@plt+0x6314>  // b.hs, b.nlast
  407e50:	ldr	x8, [x19]
  407e54:	add	x21, x8, x0, lsl #4
  407e58:	ldr	x1, [x21]
  407e5c:	mov	x0, xzr
  407e60:	cbz	x1, 407ea4 <__fxstatat@plt+0x6304>
  407e64:	cbz	x8, 407ea4 <__fxstatat@plt+0x6304>
  407e68:	cmp	x1, x20
  407e6c:	b.eq	407e90 <__fxstatat@plt+0x62f0>  // b.none
  407e70:	ldr	x8, [x19, #56]
  407e74:	mov	x0, x20
  407e78:	blr	x8
  407e7c:	tbnz	w0, #0, 407e98 <__fxstatat@plt+0x62f8>
  407e80:	ldr	x21, [x21, #8]
  407e84:	cbz	x21, 407ea0 <__fxstatat@plt+0x6300>
  407e88:	ldr	x1, [x21]
  407e8c:	b	407e68 <__fxstatat@plt+0x62c8>
  407e90:	mov	x0, x20
  407e94:	b	407ea4 <__fxstatat@plt+0x6304>
  407e98:	ldr	x0, [x21]
  407e9c:	b	407ea4 <__fxstatat@plt+0x6304>
  407ea0:	mov	x0, xzr
  407ea4:	ldp	x20, x19, [sp, #32]
  407ea8:	ldr	x21, [sp, #16]
  407eac:	ldp	x29, x30, [sp], #48
  407eb0:	ret
  407eb4:	bl	4019d0 <abort@plt>
  407eb8:	stp	x29, x30, [sp, #-16]!
  407ebc:	ldr	x8, [x0, #32]
  407ec0:	mov	x29, sp
  407ec4:	cbz	x8, 407ee0 <__fxstatat@plt+0x6340>
  407ec8:	ldp	x8, x9, [x0]
  407ecc:	cmp	x8, x9
  407ed0:	b.cs	407eec <__fxstatat@plt+0x634c>  // b.hs, b.nlast
  407ed4:	ldr	x0, [x8], #16
  407ed8:	cbz	x0, 407ecc <__fxstatat@plt+0x632c>
  407edc:	b	407ee4 <__fxstatat@plt+0x6344>
  407ee0:	mov	x0, xzr
  407ee4:	ldp	x29, x30, [sp], #16
  407ee8:	ret
  407eec:	bl	4019d0 <abort@plt>
  407ef0:	stp	x29, x30, [sp, #-32]!
  407ef4:	stp	x20, x19, [sp, #16]
  407ef8:	ldr	x8, [x0, #16]
  407efc:	ldr	x9, [x0, #48]
  407f00:	mov	x19, x0
  407f04:	mov	x20, x1
  407f08:	mov	x0, x1
  407f0c:	mov	x1, x8
  407f10:	mov	x29, sp
  407f14:	blr	x9
  407f18:	ldr	x8, [x19, #16]
  407f1c:	cmp	x0, x8
  407f20:	b.cs	407f7c <__fxstatat@plt+0x63dc>  // b.hs, b.nlast
  407f24:	ldr	x8, [x19]
  407f28:	add	x9, x8, x0, lsl #4
  407f2c:	ldp	x10, x9, [x9]
  407f30:	cmp	x10, x20
  407f34:	b.eq	407f40 <__fxstatat@plt+0x63a0>  // b.none
  407f38:	cbnz	x9, 407f2c <__fxstatat@plt+0x638c>
  407f3c:	b	407f4c <__fxstatat@plt+0x63ac>
  407f40:	cbz	x9, 407f4c <__fxstatat@plt+0x63ac>
  407f44:	ldr	x0, [x9]
  407f48:	b	407f70 <__fxstatat@plt+0x63d0>
  407f4c:	ldr	x9, [x19, #8]
  407f50:	add	x8, x8, x0, lsl #4
  407f54:	add	x8, x8, #0x10
  407f58:	cmp	x8, x9
  407f5c:	b.cs	407f6c <__fxstatat@plt+0x63cc>  // b.hs, b.nlast
  407f60:	ldr	x0, [x8], #16
  407f64:	cbz	x0, 407f58 <__fxstatat@plt+0x63b8>
  407f68:	b	407f70 <__fxstatat@plt+0x63d0>
  407f6c:	mov	x0, xzr
  407f70:	ldp	x20, x19, [sp, #16]
  407f74:	ldp	x29, x30, [sp], #32
  407f78:	ret
  407f7c:	bl	4019d0 <abort@plt>
  407f80:	ldp	x9, x10, [x0]
  407f84:	cmp	x9, x10
  407f88:	b.cs	407fe0 <__fxstatat@plt+0x6440>  // b.hs, b.nlast
  407f8c:	mov	x11, xzr
  407f90:	ldr	x8, [x9]
  407f94:	cbz	x8, 407fc8 <__fxstatat@plt+0x6428>
  407f98:	cbz	x9, 407fc8 <__fxstatat@plt+0x6428>
  407f9c:	mov	x10, x9
  407fa0:	cmp	x11, x2
  407fa4:	b.cs	407fe8 <__fxstatat@plt+0x6448>  // b.hs, b.nlast
  407fa8:	ldr	x8, [x10]
  407fac:	str	x8, [x1, x11, lsl #3]
  407fb0:	ldr	x10, [x10, #8]
  407fb4:	add	x8, x11, #0x1
  407fb8:	mov	x11, x8
  407fbc:	cbnz	x10, 407fa0 <__fxstatat@plt+0x6400>
  407fc0:	ldr	x10, [x0, #8]
  407fc4:	b	407fcc <__fxstatat@plt+0x642c>
  407fc8:	mov	x8, x11
  407fcc:	add	x9, x9, #0x10
  407fd0:	cmp	x9, x10
  407fd4:	mov	x11, x8
  407fd8:	b.cc	407f90 <__fxstatat@plt+0x63f0>  // b.lo, b.ul, b.last
  407fdc:	b	407fec <__fxstatat@plt+0x644c>
  407fe0:	mov	x8, xzr
  407fe4:	b	407fec <__fxstatat@plt+0x644c>
  407fe8:	mov	x8, x11
  407fec:	mov	x0, x8
  407ff0:	ret
  407ff4:	stp	x29, x30, [sp, #-64]!
  407ff8:	stp	x24, x23, [sp, #16]
  407ffc:	stp	x22, x21, [sp, #32]
  408000:	stp	x20, x19, [sp, #48]
  408004:	ldp	x23, x8, [x0]
  408008:	mov	x29, sp
  40800c:	cmp	x23, x8
  408010:	b.cs	408074 <__fxstatat@plt+0x64d4>  // b.hs, b.nlast
  408014:	mov	x19, x2
  408018:	mov	x20, x0
  40801c:	mov	x21, x1
  408020:	mov	x22, xzr
  408024:	ldr	x0, [x23]
  408028:	cbz	x0, 408064 <__fxstatat@plt+0x64c4>
  40802c:	cbz	x23, 408064 <__fxstatat@plt+0x64c4>
  408030:	mov	x1, x19
  408034:	blr	x21
  408038:	tbz	w0, #0, 408078 <__fxstatat@plt+0x64d8>
  40803c:	mov	x24, x23
  408040:	ldr	x24, [x24, #8]
  408044:	add	x22, x22, #0x1
  408048:	cbz	x24, 408060 <__fxstatat@plt+0x64c0>
  40804c:	ldr	x0, [x24]
  408050:	mov	x1, x19
  408054:	blr	x21
  408058:	tbnz	w0, #0, 408040 <__fxstatat@plt+0x64a0>
  40805c:	b	408078 <__fxstatat@plt+0x64d8>
  408060:	ldr	x8, [x20, #8]
  408064:	add	x23, x23, #0x10
  408068:	cmp	x23, x8
  40806c:	b.cc	408024 <__fxstatat@plt+0x6484>  // b.lo, b.ul, b.last
  408070:	b	408078 <__fxstatat@plt+0x64d8>
  408074:	mov	x22, xzr
  408078:	mov	x0, x22
  40807c:	ldp	x20, x19, [sp, #48]
  408080:	ldp	x22, x21, [sp, #32]
  408084:	ldp	x24, x23, [sp, #16]
  408088:	ldp	x29, x30, [sp], #64
  40808c:	ret
  408090:	ldrb	w9, [x0]
  408094:	cbz	w9, 4080c4 <__fxstatat@plt+0x6524>
  408098:	mov	x8, x0
  40809c:	mov	x0, xzr
  4080a0:	add	x8, x8, #0x1
  4080a4:	lsl	x10, x0, #5
  4080a8:	sub	x10, x10, x0
  4080ac:	add	x10, x10, w9, uxtb
  4080b0:	ldrb	w9, [x8], #1
  4080b4:	udiv	x11, x10, x1
  4080b8:	msub	x0, x11, x1, x10
  4080bc:	cbnz	w9, 4080a4 <__fxstatat@plt+0x6504>
  4080c0:	ret
  4080c4:	mov	x0, xzr
  4080c8:	ret
  4080cc:	adrp	x8, 40a000 <__fxstatat@plt+0x8460>
  4080d0:	add	x8, x8, #0x98c
  4080d4:	ldr	w9, [x8, #16]
  4080d8:	ldr	q0, [x8]
  4080dc:	str	w9, [x0, #16]
  4080e0:	str	q0, [x0]
  4080e4:	ret
  4080e8:	stp	x29, x30, [sp, #-64]!
  4080ec:	adrp	x8, 408000 <__fxstatat@plt+0x6460>
  4080f0:	add	x8, x8, #0x1bc
  4080f4:	cmp	x2, #0x0
  4080f8:	adrp	x9, 408000 <__fxstatat@plt+0x6460>
  4080fc:	stp	x24, x23, [sp, #16]
  408100:	stp	x22, x21, [sp, #32]
  408104:	mov	x21, x0
  408108:	add	x9, x9, #0x1cc
  40810c:	csel	x23, x8, x2, eq  // eq = none
  408110:	cmp	x3, #0x0
  408114:	mov	w0, #0x50                  	// #80
  408118:	stp	x20, x19, [sp, #48]
  40811c:	mov	x29, sp
  408120:	mov	x19, x4
  408124:	mov	x22, x1
  408128:	csel	x24, x9, x3, eq  // eq = none
  40812c:	bl	4018c0 <malloc@plt>
  408130:	mov	x20, x0
  408134:	cbz	x0, 4081a4 <__fxstatat@plt+0x6604>
  408138:	adrp	x8, 40a000 <__fxstatat@plt+0x8460>
  40813c:	add	x8, x8, #0x98c
  408140:	cmp	x22, #0x0
  408144:	csel	x22, x8, x22, eq  // eq = none
  408148:	mov	x0, x20
  40814c:	str	x22, [x20, #40]
  408150:	bl	4081d8 <__fxstatat@plt+0x6638>
  408154:	tbz	w0, #0, 408198 <__fxstatat@plt+0x65f8>
  408158:	mov	x0, x21
  40815c:	mov	x1, x22
  408160:	bl	40826c <__fxstatat@plt+0x66cc>
  408164:	str	x0, [x20, #16]
  408168:	cbz	x0, 408198 <__fxstatat@plt+0x65f8>
  40816c:	mov	w1, #0x10                  	// #16
  408170:	mov	x21, x0
  408174:	bl	405a44 <__fxstatat@plt+0x3ea4>
  408178:	str	x0, [x20]
  40817c:	cbz	x0, 408198 <__fxstatat@plt+0x65f8>
  408180:	add	x8, x0, x21, lsl #4
  408184:	stp	xzr, xzr, [x20, #24]
  408188:	stp	x23, x24, [x20, #48]
  40818c:	str	x8, [x20, #8]
  408190:	stp	x19, xzr, [x20, #64]
  408194:	b	4081a4 <__fxstatat@plt+0x6604>
  408198:	mov	x0, x20
  40819c:	bl	401a60 <free@plt>
  4081a0:	mov	x20, xzr
  4081a4:	mov	x0, x20
  4081a8:	ldp	x20, x19, [sp, #48]
  4081ac:	ldp	x22, x21, [sp, #32]
  4081b0:	ldp	x24, x23, [sp, #16]
  4081b4:	ldp	x29, x30, [sp], #64
  4081b8:	ret
  4081bc:	ror	x8, x0, #3
  4081c0:	udiv	x9, x8, x1
  4081c4:	msub	x0, x9, x1, x8
  4081c8:	ret
  4081cc:	cmp	x0, x1
  4081d0:	cset	w0, eq  // eq = none
  4081d4:	ret
  4081d8:	ldr	x8, [x0, #40]
  4081dc:	adrp	x9, 40a000 <__fxstatat@plt+0x8460>
  4081e0:	add	x9, x9, #0x98c
  4081e4:	cmp	x8, x9
  4081e8:	b.eq	408254 <__fxstatat@plt+0x66b4>  // b.none
  4081ec:	adrp	x10, 40a000 <__fxstatat@plt+0x8460>
  4081f0:	ldr	s0, [x8, #8]
  4081f4:	ldr	s1, [x10, #2324]
  4081f8:	fcmp	s0, s1
  4081fc:	b.le	40825c <__fxstatat@plt+0x66bc>
  408200:	adrp	x10, 40a000 <__fxstatat@plt+0x8460>
  408204:	ldr	s2, [x10, #2328]
  408208:	fcmp	s0, s2
  40820c:	b.pl	40825c <__fxstatat@plt+0x66bc>  // b.nfrst
  408210:	adrp	x10, 40a000 <__fxstatat@plt+0x8460>
  408214:	ldr	s2, [x8, #12]
  408218:	ldr	s3, [x10, #2332]
  40821c:	fcmp	s2, s3
  408220:	b.le	40825c <__fxstatat@plt+0x66bc>
  408224:	ldr	s2, [x8]
  408228:	fcmp	s2, #0.0
  40822c:	b.lt	40825c <__fxstatat@plt+0x66bc>  // b.tstop
  408230:	fadd	s1, s2, s1
  408234:	fcmp	s1, s0
  408238:	b.pl	40825c <__fxstatat@plt+0x66bc>  // b.nfrst
  40823c:	ldr	s0, [x8, #4]
  408240:	fmov	s2, #1.000000000000000000e+00
  408244:	fcmp	s0, s2
  408248:	b.hi	40825c <__fxstatat@plt+0x66bc>  // b.pmore
  40824c:	fcmp	s1, s0
  408250:	b.pl	40825c <__fxstatat@plt+0x66bc>  // b.nfrst
  408254:	mov	w8, #0x1                   	// #1
  408258:	b	408264 <__fxstatat@plt+0x66c4>
  40825c:	mov	w8, wzr
  408260:	str	x9, [x0, #40]
  408264:	mov	w0, w8
  408268:	ret
  40826c:	ldrb	w8, [x1, #16]
  408270:	cbnz	w8, 408294 <__fxstatat@plt+0x66f4>
  408274:	ldr	s0, [x1, #8]
  408278:	ucvtf	s1, x0
  40827c:	mov	w8, #0x5f800000            	// #1602224128
  408280:	fdiv	s0, s1, s0
  408284:	fmov	s1, w8
  408288:	fcmp	s0, s1
  40828c:	b.ge	408308 <__fxstatat@plt+0x6768>  // b.tcont
  408290:	fcvtzu	x0, s0
  408294:	cmp	x0, #0xa
  408298:	mov	w8, #0xa                   	// #10
  40829c:	csel	x8, x0, x8, hi  // hi = pmore
  4082a0:	orr	x0, x8, #0x1
  4082a4:	cmn	x0, #0x1
  4082a8:	b.eq	408308 <__fxstatat@plt+0x6768>  // b.none
  4082ac:	cmp	x0, #0xa
  4082b0:	b.cc	4082e8 <__fxstatat@plt+0x6748>  // b.lo, b.ul, b.last
  4082b4:	mov	w9, #0xc                   	// #12
  4082b8:	mov	w10, #0x9                   	// #9
  4082bc:	mov	w8, #0x3                   	// #3
  4082c0:	udiv	x11, x0, x8
  4082c4:	msub	x11, x11, x8, x0
  4082c8:	cbz	x11, 4082ec <__fxstatat@plt+0x674c>
  4082cc:	add	x10, x10, x9
  4082d0:	add	x10, x10, #0x4
  4082d4:	add	x8, x8, #0x2
  4082d8:	cmp	x10, x0
  4082dc:	add	x9, x9, #0x8
  4082e0:	b.cc	4082c0 <__fxstatat@plt+0x6720>  // b.lo, b.ul, b.last
  4082e4:	b	4082ec <__fxstatat@plt+0x674c>
  4082e8:	mov	w8, #0x3                   	// #3
  4082ec:	udiv	x9, x0, x8
  4082f0:	msub	x8, x9, x8, x0
  4082f4:	cbnz	x8, 408300 <__fxstatat@plt+0x6760>
  4082f8:	add	x0, x0, #0x2
  4082fc:	b	4082a4 <__fxstatat@plt+0x6704>
  408300:	lsr	x8, x0, #60
  408304:	cbz	x8, 40830c <__fxstatat@plt+0x676c>
  408308:	mov	x0, xzr
  40830c:	ret
  408310:	stp	x29, x30, [sp, #-48]!
  408314:	str	x21, [sp, #16]
  408318:	stp	x20, x19, [sp, #32]
  40831c:	ldp	x20, x8, [x0]
  408320:	mov	x19, x0
  408324:	mov	x29, sp
  408328:	cmp	x20, x8
  40832c:	b.cs	40839c <__fxstatat@plt+0x67fc>  // b.hs, b.nlast
  408330:	ldr	x9, [x20]
  408334:	cbz	x9, 408394 <__fxstatat@plt+0x67f4>
  408338:	ldr	x8, [x19, #64]
  40833c:	ldr	x21, [x20, #8]
  408340:	cmp	x8, #0x0
  408344:	cset	w9, ne  // ne = any
  408348:	cbz	x21, 408380 <__fxstatat@plt+0x67e0>
  40834c:	tbz	w9, #0, 40835c <__fxstatat@plt+0x67bc>
  408350:	ldr	x0, [x21]
  408354:	blr	x8
  408358:	ldr	x8, [x19, #64]
  40835c:	str	xzr, [x21]
  408360:	ldr	x9, [x19, #72]
  408364:	ldr	x10, [x21, #8]
  408368:	cmp	x8, #0x0
  40836c:	str	x9, [x21, #8]
  408370:	str	x21, [x19, #72]
  408374:	cset	w9, ne  // ne = any
  408378:	mov	x21, x10
  40837c:	cbnz	x10, 40834c <__fxstatat@plt+0x67ac>
  408380:	cbz	w9, 40838c <__fxstatat@plt+0x67ec>
  408384:	ldr	x0, [x20]
  408388:	blr	x8
  40838c:	stp	xzr, xzr, [x20]
  408390:	ldr	x8, [x19, #8]
  408394:	add	x20, x20, #0x10
  408398:	b	408328 <__fxstatat@plt+0x6788>
  40839c:	stp	xzr, xzr, [x19, #24]
  4083a0:	ldp	x20, x19, [sp, #32]
  4083a4:	ldr	x21, [sp, #16]
  4083a8:	ldp	x29, x30, [sp], #48
  4083ac:	ret
  4083b0:	stp	x29, x30, [sp, #-48]!
  4083b4:	stp	x20, x19, [sp, #32]
  4083b8:	ldr	x8, [x0, #64]
  4083bc:	mov	x19, x0
  4083c0:	str	x21, [sp, #16]
  4083c4:	mov	x29, sp
  4083c8:	cbz	x8, 40841c <__fxstatat@plt+0x687c>
  4083cc:	ldr	x8, [x19, #32]
  4083d0:	cbz	x8, 40841c <__fxstatat@plt+0x687c>
  4083d4:	ldp	x20, x8, [x19]
  4083d8:	cmp	x20, x8
  4083dc:	b.cs	40841c <__fxstatat@plt+0x687c>  // b.hs, b.nlast
  4083e0:	ldr	x0, [x20]
  4083e4:	cbz	x0, 408414 <__fxstatat@plt+0x6874>
  4083e8:	cbz	x20, 408414 <__fxstatat@plt+0x6874>
  4083ec:	ldr	x8, [x19, #64]
  4083f0:	blr	x8
  4083f4:	ldr	x21, [x20, #8]
  4083f8:	cbz	x21, 408410 <__fxstatat@plt+0x6870>
  4083fc:	ldr	x0, [x21]
  408400:	ldr	x8, [x19, #64]
  408404:	blr	x8
  408408:	ldr	x21, [x21, #8]
  40840c:	cbnz	x21, 4083fc <__fxstatat@plt+0x685c>
  408410:	ldr	x8, [x19, #8]
  408414:	add	x20, x20, #0x10
  408418:	b	4083d8 <__fxstatat@plt+0x6838>
  40841c:	ldp	x20, x8, [x19]
  408420:	cmp	x20, x8
  408424:	b.cs	40844c <__fxstatat@plt+0x68ac>  // b.hs, b.nlast
  408428:	ldr	x0, [x20, #8]
  40842c:	cbz	x0, 408444 <__fxstatat@plt+0x68a4>
  408430:	ldr	x21, [x0, #8]
  408434:	bl	401a60 <free@plt>
  408438:	mov	x0, x21
  40843c:	cbnz	x21, 408430 <__fxstatat@plt+0x6890>
  408440:	ldr	x8, [x19, #8]
  408444:	add	x20, x20, #0x10
  408448:	b	408420 <__fxstatat@plt+0x6880>
  40844c:	ldr	x0, [x19, #72]
  408450:	cbz	x0, 408464 <__fxstatat@plt+0x68c4>
  408454:	ldr	x20, [x0, #8]
  408458:	bl	401a60 <free@plt>
  40845c:	mov	x0, x20
  408460:	cbnz	x20, 408454 <__fxstatat@plt+0x68b4>
  408464:	ldr	x0, [x19]
  408468:	bl	401a60 <free@plt>
  40846c:	mov	x0, x19
  408470:	ldp	x20, x19, [sp, #32]
  408474:	ldr	x21, [sp, #16]
  408478:	ldp	x29, x30, [sp], #48
  40847c:	b	401a60 <free@plt>
  408480:	sub	sp, sp, #0x70
  408484:	stp	x29, x30, [sp, #80]
  408488:	stp	x20, x19, [sp, #96]
  40848c:	ldr	x8, [x0, #40]
  408490:	mov	x19, x0
  408494:	mov	x0, x1
  408498:	add	x29, sp, #0x50
  40849c:	mov	x1, x8
  4084a0:	bl	40826c <__fxstatat@plt+0x66cc>
  4084a4:	cbz	x0, 408528 <__fxstatat@plt+0x6988>
  4084a8:	ldr	x8, [x19, #16]
  4084ac:	mov	x20, x0
  4084b0:	cmp	x0, x8
  4084b4:	b.eq	408524 <__fxstatat@plt+0x6984>  // b.none
  4084b8:	mov	w1, #0x10                  	// #16
  4084bc:	mov	x0, x20
  4084c0:	bl	405a44 <__fxstatat@plt+0x3ea4>
  4084c4:	str	x0, [sp]
  4084c8:	cbz	x0, 408528 <__fxstatat@plt+0x6988>
  4084cc:	add	x8, x0, x20, lsl #4
  4084d0:	stp	x8, x20, [sp, #8]
  4084d4:	stp	xzr, xzr, [sp, #24]
  4084d8:	ldur	q0, [x19, #40]
  4084dc:	mov	x0, sp
  4084e0:	mov	x1, x19
  4084e4:	mov	w2, wzr
  4084e8:	stur	q0, [sp, #40]
  4084ec:	ldur	q0, [x19, #56]
  4084f0:	stur	q0, [sp, #56]
  4084f4:	ldr	x8, [x19, #72]
  4084f8:	str	x8, [sp, #72]
  4084fc:	bl	40857c <__fxstatat@plt+0x69dc>
  408500:	tbz	w0, #0, 408538 <__fxstatat@plt+0x6998>
  408504:	ldr	x0, [x19]
  408508:	bl	401a60 <free@plt>
  40850c:	ldr	q0, [sp]
  408510:	str	q0, [x19]
  408514:	ldr	q0, [sp, #16]
  408518:	str	q0, [x19, #16]
  40851c:	ldr	x8, [sp, #72]
  408520:	str	x8, [x19, #72]
  408524:	mov	w0, #0x1                   	// #1
  408528:	ldp	x20, x19, [sp, #96]
  40852c:	ldp	x29, x30, [sp, #80]
  408530:	add	sp, sp, #0x70
  408534:	ret
  408538:	ldr	x8, [sp, #72]
  40853c:	mov	x1, sp
  408540:	mov	w2, #0x1                   	// #1
  408544:	mov	x0, x19
  408548:	str	x8, [x19, #72]
  40854c:	bl	40857c <__fxstatat@plt+0x69dc>
  408550:	tbz	w0, #0, 408578 <__fxstatat@plt+0x69d8>
  408554:	mov	x1, sp
  408558:	mov	x0, x19
  40855c:	mov	w2, wzr
  408560:	bl	40857c <__fxstatat@plt+0x69dc>
  408564:	tbz	w0, #0, 408578 <__fxstatat@plt+0x69d8>
  408568:	ldr	x0, [sp]
  40856c:	bl	401a60 <free@plt>
  408570:	mov	w0, wzr
  408574:	b	408528 <__fxstatat@plt+0x6988>
  408578:	bl	4019d0 <abort@plt>
  40857c:	stp	x29, x30, [sp, #-80]!
  408580:	stp	x26, x25, [sp, #16]
  408584:	stp	x24, x23, [sp, #32]
  408588:	stp	x22, x21, [sp, #48]
  40858c:	stp	x20, x19, [sp, #64]
  408590:	ldp	x24, x8, [x1]
  408594:	mov	x29, sp
  408598:	cmp	x24, x8
  40859c:	b.cs	4086cc <__fxstatat@plt+0x6b2c>  // b.hs, b.nlast
  4085a0:	mov	w19, w2
  4085a4:	mov	x20, x1
  4085a8:	mov	x21, x0
  4085ac:	add	x25, x0, #0x48
  4085b0:	ldr	x22, [x24]
  4085b4:	cbz	x22, 4086bc <__fxstatat@plt+0x6b1c>
  4085b8:	ldr	x23, [x24, #8]
  4085bc:	cbz	x23, 40862c <__fxstatat@plt+0x6a8c>
  4085c0:	ldr	x1, [x21, #16]
  4085c4:	ldr	x22, [x23]
  4085c8:	ldr	x8, [x21, #48]
  4085cc:	mov	x0, x22
  4085d0:	blr	x8
  4085d4:	ldr	x1, [x21, #16]
  4085d8:	cmp	x0, x1
  4085dc:	b.cs	4086e8 <__fxstatat@plt+0x6b48>  // b.hs, b.nlast
  4085e0:	ldr	x8, [x21]
  4085e4:	add	x9, x8, x0, lsl #4
  4085e8:	ldr	x10, [x9]
  4085ec:	ldr	x8, [x23, #8]
  4085f0:	cbz	x10, 4085fc <__fxstatat@plt+0x6a5c>
  4085f4:	add	x9, x9, #0x8
  4085f8:	b	408614 <__fxstatat@plt+0x6a74>
  4085fc:	str	x22, [x9]
  408600:	ldr	x9, [x21, #24]
  408604:	add	x9, x9, #0x1
  408608:	str	x9, [x21, #24]
  40860c:	mov	x9, x25
  408610:	str	xzr, [x23]
  408614:	ldr	x10, [x9]
  408618:	str	x10, [x23, #8]
  40861c:	str	x23, [x9]
  408620:	mov	x23, x8
  408624:	cbnz	x8, 4085c4 <__fxstatat@plt+0x6a24>
  408628:	ldr	x22, [x24]
  40862c:	str	xzr, [x24, #8]
  408630:	tbnz	w19, #0, 4086bc <__fxstatat@plt+0x6b1c>
  408634:	ldr	x8, [x21, #48]
  408638:	ldr	x1, [x21, #16]
  40863c:	mov	x0, x22
  408640:	blr	x8
  408644:	ldr	x8, [x21, #16]
  408648:	cmp	x0, x8
  40864c:	b.cs	4086e8 <__fxstatat@plt+0x6b48>  // b.hs, b.nlast
  408650:	ldr	x26, [x21]
  408654:	mov	x23, x0
  408658:	add	x8, x26, x0, lsl #4
  40865c:	ldr	x9, [x8]
  408660:	cbz	x9, 408678 <__fxstatat@plt+0x6ad8>
  408664:	ldr	x0, [x25]
  408668:	cbz	x0, 40868c <__fxstatat@plt+0x6aec>
  40866c:	ldr	x8, [x0, #8]
  408670:	str	x8, [x25]
  408674:	b	408698 <__fxstatat@plt+0x6af8>
  408678:	str	x22, [x8]
  40867c:	ldr	x8, [x21, #24]
  408680:	add	x8, x8, #0x1
  408684:	str	x8, [x21, #24]
  408688:	b	4086ac <__fxstatat@plt+0x6b0c>
  40868c:	mov	w0, #0x10                  	// #16
  408690:	bl	4018c0 <malloc@plt>
  408694:	cbz	x0, 4086d0 <__fxstatat@plt+0x6b30>
  408698:	str	x22, [x0]
  40869c:	add	x8, x26, x23, lsl #4
  4086a0:	ldr	x9, [x8, #8]
  4086a4:	str	x9, [x0, #8]
  4086a8:	str	x0, [x8, #8]
  4086ac:	str	xzr, [x24]
  4086b0:	ldr	x8, [x20, #24]
  4086b4:	sub	x8, x8, #0x1
  4086b8:	str	x8, [x20, #24]
  4086bc:	ldr	x8, [x20, #8]
  4086c0:	add	x24, x24, #0x10
  4086c4:	cmp	x24, x8
  4086c8:	b.cc	4085b0 <__fxstatat@plt+0x6a10>  // b.lo, b.ul, b.last
  4086cc:	mov	w0, #0x1                   	// #1
  4086d0:	ldp	x20, x19, [sp, #64]
  4086d4:	ldp	x22, x21, [sp, #48]
  4086d8:	ldp	x24, x23, [sp, #32]
  4086dc:	ldp	x26, x25, [sp, #16]
  4086e0:	ldp	x29, x30, [sp], #80
  4086e4:	ret
  4086e8:	bl	4019d0 <abort@plt>
  4086ec:	stp	x29, x30, [sp, #-48]!
  4086f0:	str	x21, [sp, #16]
  4086f4:	stp	x20, x19, [sp, #32]
  4086f8:	mov	x29, sp
  4086fc:	cbz	x1, 408850 <__fxstatat@plt+0x6cb0>
  408700:	mov	x21, x2
  408704:	add	x2, x29, #0x18
  408708:	mov	w3, wzr
  40870c:	mov	x20, x1
  408710:	mov	x19, x0
  408714:	bl	408854 <__fxstatat@plt+0x6cb4>
  408718:	cbz	x0, 408730 <__fxstatat@plt+0x6b90>
  40871c:	cbz	x21, 4087e8 <__fxstatat@plt+0x6c48>
  408720:	mov	x8, x0
  408724:	mov	w0, wzr
  408728:	str	x8, [x21]
  40872c:	b	408840 <__fxstatat@plt+0x6ca0>
  408730:	ldr	x8, [x19, #40]
  408734:	ldp	x10, x9, [x19, #16]
  408738:	ldr	s0, [x8, #8]
  40873c:	ucvtf	s2, x10
  408740:	ucvtf	s1, x9
  408744:	fmul	s0, s0, s2
  408748:	fcmp	s0, s1
  40874c:	b.pl	4087c8 <__fxstatat@plt+0x6c28>  // b.nfrst
  408750:	mov	x0, x19
  408754:	bl	4081d8 <__fxstatat@plt+0x6638>
  408758:	ldr	x8, [x19, #40]
  40875c:	ldp	x10, x9, [x19, #16]
  408760:	ldr	s0, [x8, #8]
  408764:	ucvtf	s1, x10
  408768:	ucvtf	s2, x9
  40876c:	fmul	s3, s0, s1
  408770:	fcmp	s3, s2
  408774:	b.pl	4087c8 <__fxstatat@plt+0x6c28>  // b.nfrst
  408778:	ldr	s2, [x8, #12]
  40877c:	ldrb	w8, [x8, #16]
  408780:	fmul	s1, s2, s1
  408784:	cmp	w8, #0x0
  408788:	fmul	s0, s0, s1
  40878c:	mov	w8, #0x5f800000            	// #1602224128
  408790:	fcsel	s0, s0, s1, eq  // eq = none
  408794:	fmov	s1, w8
  408798:	fcmp	s0, s1
  40879c:	b.ge	40883c <__fxstatat@plt+0x6c9c>  // b.tcont
  4087a0:	fcvtzu	x1, s0
  4087a4:	mov	x0, x19
  4087a8:	bl	408480 <__fxstatat@plt+0x68e0>
  4087ac:	tbz	w0, #0, 40883c <__fxstatat@plt+0x6c9c>
  4087b0:	add	x2, x29, #0x18
  4087b4:	mov	x0, x19
  4087b8:	mov	x1, x20
  4087bc:	mov	w3, wzr
  4087c0:	bl	408854 <__fxstatat@plt+0x6cb4>
  4087c4:	cbnz	x0, 408850 <__fxstatat@plt+0x6cb0>
  4087c8:	ldr	x21, [x29, #24]
  4087cc:	ldr	x8, [x21]
  4087d0:	cbz	x8, 4087f0 <__fxstatat@plt+0x6c50>
  4087d4:	ldr	x0, [x19, #72]
  4087d8:	cbz	x0, 40880c <__fxstatat@plt+0x6c6c>
  4087dc:	ldr	x8, [x0, #8]
  4087e0:	str	x8, [x19, #72]
  4087e4:	b	408818 <__fxstatat@plt+0x6c78>
  4087e8:	mov	w0, wzr
  4087ec:	b	408840 <__fxstatat@plt+0x6ca0>
  4087f0:	str	x20, [x21]
  4087f4:	ldur	q0, [x19, #24]
  4087f8:	mov	w0, #0x1                   	// #1
  4087fc:	dup	v1.2d, x0
  408800:	add	v0.2d, v0.2d, v1.2d
  408804:	stur	q0, [x19, #24]
  408808:	b	408840 <__fxstatat@plt+0x6ca0>
  40880c:	mov	w0, #0x10                  	// #16
  408810:	bl	4018c0 <malloc@plt>
  408814:	cbz	x0, 40883c <__fxstatat@plt+0x6c9c>
  408818:	str	x20, [x0]
  40881c:	ldr	x8, [x21, #8]
  408820:	str	x8, [x0, #8]
  408824:	str	x0, [x21, #8]
  408828:	ldr	x8, [x19, #32]
  40882c:	mov	w0, #0x1                   	// #1
  408830:	add	x8, x8, #0x1
  408834:	str	x8, [x19, #32]
  408838:	b	408840 <__fxstatat@plt+0x6ca0>
  40883c:	mov	w0, #0xffffffff            	// #-1
  408840:	ldp	x20, x19, [sp, #32]
  408844:	ldr	x21, [sp, #16]
  408848:	ldp	x29, x30, [sp], #48
  40884c:	ret
  408850:	bl	4019d0 <abort@plt>
  408854:	stp	x29, x30, [sp, #-80]!
  408858:	stp	x24, x23, [sp, #32]
  40885c:	stp	x22, x21, [sp, #48]
  408860:	stp	x20, x19, [sp, #64]
  408864:	ldr	x8, [x0, #16]
  408868:	ldr	x9, [x0, #48]
  40886c:	mov	x20, x0
  408870:	mov	x19, x1
  408874:	mov	x0, x1
  408878:	mov	x1, x8
  40887c:	str	x25, [sp, #16]
  408880:	mov	x29, sp
  408884:	mov	w21, w3
  408888:	mov	x23, x2
  40888c:	blr	x9
  408890:	ldr	x8, [x20, #16]
  408894:	cmp	x0, x8
  408898:	b.cs	40897c <__fxstatat@plt+0x6ddc>  // b.hs, b.nlast
  40889c:	ldr	x25, [x20]
  4088a0:	mov	x22, x0
  4088a4:	add	x24, x25, x0, lsl #4
  4088a8:	str	x24, [x23]
  4088ac:	ldr	x1, [x24]
  4088b0:	cbz	x1, 408924 <__fxstatat@plt+0x6d84>
  4088b4:	cmp	x1, x19
  4088b8:	b.eq	4088d0 <__fxstatat@plt+0x6d30>  // b.none
  4088bc:	ldr	x8, [x20, #56]
  4088c0:	mov	x0, x19
  4088c4:	blr	x8
  4088c8:	tbz	w0, #0, 4088ec <__fxstatat@plt+0x6d4c>
  4088cc:	ldr	x19, [x24]
  4088d0:	tbz	w21, #0, 408960 <__fxstatat@plt+0x6dc0>
  4088d4:	add	x8, x25, x22, lsl #4
  4088d8:	ldr	x8, [x8, #8]
  4088dc:	cbz	x8, 40892c <__fxstatat@plt+0x6d8c>
  4088e0:	ldr	q0, [x8]
  4088e4:	str	q0, [x24]
  4088e8:	b	408950 <__fxstatat@plt+0x6db0>
  4088ec:	add	x22, x25, x22, lsl #4
  4088f0:	ldr	x9, [x22, #8]!
  4088f4:	cbz	x9, 408924 <__fxstatat@plt+0x6d84>
  4088f8:	ldr	x1, [x9]
  4088fc:	cmp	x1, x19
  408900:	b.eq	408934 <__fxstatat@plt+0x6d94>  // b.none
  408904:	ldr	x8, [x20, #56]
  408908:	mov	x0, x19
  40890c:	blr	x8
  408910:	ldr	x8, [x22]
  408914:	tbnz	w0, #0, 408940 <__fxstatat@plt+0x6da0>
  408918:	ldr	x9, [x8, #8]!
  40891c:	mov	x22, x8
  408920:	cbnz	x9, 4088f8 <__fxstatat@plt+0x6d58>
  408924:	mov	x19, xzr
  408928:	b	408960 <__fxstatat@plt+0x6dc0>
  40892c:	str	xzr, [x24]
  408930:	b	408960 <__fxstatat@plt+0x6dc0>
  408934:	mov	x8, x9
  408938:	tbnz	w21, #0, 408948 <__fxstatat@plt+0x6da8>
  40893c:	b	408960 <__fxstatat@plt+0x6dc0>
  408940:	ldr	x19, [x8]
  408944:	tbz	w21, #0, 408960 <__fxstatat@plt+0x6dc0>
  408948:	ldr	x9, [x8, #8]
  40894c:	str	x9, [x22]
  408950:	str	xzr, [x8]
  408954:	ldr	x9, [x20, #72]
  408958:	str	x9, [x8, #8]
  40895c:	str	x8, [x20, #72]
  408960:	mov	x0, x19
  408964:	ldp	x20, x19, [sp, #64]
  408968:	ldp	x22, x21, [sp, #48]
  40896c:	ldp	x24, x23, [sp, #32]
  408970:	ldr	x25, [sp, #16]
  408974:	ldp	x29, x30, [sp], #80
  408978:	ret
  40897c:	bl	4019d0 <abort@plt>
  408980:	stp	x29, x30, [sp, #-32]!
  408984:	mov	x29, sp
  408988:	add	x2, x29, #0x18
  40898c:	str	x19, [sp, #16]
  408990:	mov	x19, x1
  408994:	bl	4086ec <__fxstatat@plt+0x6b4c>
  408998:	ldr	x8, [x29, #24]
  40899c:	cmp	w0, #0x0
  4089a0:	csel	x8, x8, x19, eq  // eq = none
  4089a4:	ldr	x19, [sp, #16]
  4089a8:	cmn	w0, #0x1
  4089ac:	csel	x0, xzr, x8, eq  // eq = none
  4089b0:	ldp	x29, x30, [sp], #32
  4089b4:	ret
  4089b8:	stp	x29, x30, [sp, #-48]!
  4089bc:	mov	x29, sp
  4089c0:	add	x2, x29, #0x18
  4089c4:	mov	w3, #0x1                   	// #1
  4089c8:	str	x21, [sp, #16]
  4089cc:	stp	x20, x19, [sp, #32]
  4089d0:	mov	x19, x0
  4089d4:	bl	408854 <__fxstatat@plt+0x6cb4>
  4089d8:	mov	x20, x0
  4089dc:	cbz	x0, 408a8c <__fxstatat@plt+0x6eec>
  4089e0:	ldr	x8, [x19, #32]
  4089e4:	sub	x8, x8, #0x1
  4089e8:	str	x8, [x19, #32]
  4089ec:	ldr	x8, [x29, #24]
  4089f0:	ldr	x8, [x8]
  4089f4:	cbnz	x8, 408a8c <__fxstatat@plt+0x6eec>
  4089f8:	ldp	x10, x8, [x19, #16]
  4089fc:	ldr	x9, [x19, #40]
  408a00:	sub	x8, x8, #0x1
  408a04:	str	x8, [x19, #24]
  408a08:	ldr	s0, [x9]
  408a0c:	ucvtf	s2, x10
  408a10:	ucvtf	s1, x8
  408a14:	fmul	s0, s0, s2
  408a18:	fcmp	s0, s1
  408a1c:	b.le	408a8c <__fxstatat@plt+0x6eec>
  408a20:	mov	x0, x19
  408a24:	bl	4081d8 <__fxstatat@plt+0x6638>
  408a28:	ldr	x8, [x19, #40]
  408a2c:	ldp	x10, x9, [x19, #16]
  408a30:	ldr	s1, [x8]
  408a34:	ucvtf	s0, x10
  408a38:	ucvtf	s2, x9
  408a3c:	fmul	s1, s1, s0
  408a40:	fcmp	s1, s2
  408a44:	b.le	408a8c <__fxstatat@plt+0x6eec>
  408a48:	ldr	s1, [x8, #4]
  408a4c:	ldrb	w9, [x8, #16]
  408a50:	fmul	s0, s1, s0
  408a54:	cbnz	w9, 408a60 <__fxstatat@plt+0x6ec0>
  408a58:	ldr	s1, [x8, #8]
  408a5c:	fmul	s0, s0, s1
  408a60:	fcvtzu	x1, s0
  408a64:	mov	x0, x19
  408a68:	bl	408480 <__fxstatat@plt+0x68e0>
  408a6c:	tbnz	w0, #0, 408a8c <__fxstatat@plt+0x6eec>
  408a70:	ldr	x0, [x19, #72]
  408a74:	cbz	x0, 408a88 <__fxstatat@plt+0x6ee8>
  408a78:	ldr	x21, [x0, #8]
  408a7c:	bl	401a60 <free@plt>
  408a80:	mov	x0, x21
  408a84:	cbnz	x21, 408a78 <__fxstatat@plt+0x6ed8>
  408a88:	str	xzr, [x19, #72]
  408a8c:	mov	x0, x20
  408a90:	ldp	x20, x19, [sp, #32]
  408a94:	ldr	x21, [sp, #16]
  408a98:	ldp	x29, x30, [sp], #48
  408a9c:	ret
  408aa0:	mov	w8, #0x1                   	// #1
  408aa4:	dup	v0.4s, w1
  408aa8:	stp	wzr, wzr, [x0, #20]
  408aac:	strb	w8, [x0, #28]
  408ab0:	str	q0, [x0]
  408ab4:	str	w1, [x0, #16]
  408ab8:	ret
  408abc:	ldrb	w0, [x0, #28]
  408ac0:	ret
  408ac4:	ldrb	w8, [x0, #28]
  408ac8:	ldr	w10, [x0, #20]
  408acc:	eor	w9, w8, #0x1
  408ad0:	add	w10, w10, w9
  408ad4:	and	w11, w10, #0x3
  408ad8:	ldr	w8, [x0, w11, uxtw #2]
  408adc:	str	w1, [x0, w11, uxtw #2]
  408ae0:	ldr	w12, [x0, #24]
  408ae4:	str	w11, [x0, #20]
  408ae8:	cmp	w11, w12
  408aec:	b.ne	408afc <__fxstatat@plt+0x6f5c>  // b.any
  408af0:	add	w9, w10, w9
  408af4:	and	w9, w9, #0x3
  408af8:	str	w9, [x0, #24]
  408afc:	strb	wzr, [x0, #28]
  408b00:	mov	w0, w8
  408b04:	ret
  408b08:	stp	x29, x30, [sp, #-16]!
  408b0c:	ldrb	w8, [x0, #28]
  408b10:	mov	x29, sp
  408b14:	cbnz	w8, 408b54 <__fxstatat@plt+0x6fb4>
  408b18:	ldp	w10, w9, [x0, #16]
  408b1c:	ldr	w8, [x0, x9, lsl #2]
  408b20:	str	w10, [x0, x9, lsl #2]
  408b24:	ldp	w9, w10, [x0, #20]
  408b28:	cmp	w9, w10
  408b2c:	b.ne	408b3c <__fxstatat@plt+0x6f9c>  // b.any
  408b30:	mov	w9, #0x1                   	// #1
  408b34:	strb	w9, [x0, #28]
  408b38:	b	408b48 <__fxstatat@plt+0x6fa8>
  408b3c:	sub	w9, w9, #0x1
  408b40:	and	w9, w9, #0x3
  408b44:	str	w9, [x0, #20]
  408b48:	mov	w0, w8
  408b4c:	ldp	x29, x30, [sp], #16
  408b50:	ret
  408b54:	bl	4019d0 <abort@plt>
  408b58:	stp	x29, x30, [sp, #-16]!
  408b5c:	mov	w0, #0xe                   	// #14
  408b60:	mov	x29, sp
  408b64:	bl	4018b0 <nl_langinfo@plt>
  408b68:	adrp	x8, 40a000 <__fxstatat@plt+0x8460>
  408b6c:	add	x8, x8, #0x5dd
  408b70:	cmp	x0, #0x0
  408b74:	csel	x8, x8, x0, eq  // eq = none
  408b78:	ldrb	w9, [x8]
  408b7c:	adrp	x10, 40a000 <__fxstatat@plt+0x8460>
  408b80:	add	x10, x10, #0x9a0
  408b84:	cmp	w9, #0x0
  408b88:	csel	x0, x10, x8, eq  // eq = none
  408b8c:	ldp	x29, x30, [sp], #16
  408b90:	ret
  408b94:	sub	sp, sp, #0xe0
  408b98:	stp	x29, x30, [sp, #208]
  408b9c:	add	x29, sp, #0xd0
  408ba0:	stp	x3, x4, [x29, #-72]
  408ba4:	stp	x5, x6, [x29, #-56]
  408ba8:	stur	x7, [x29, #-40]
  408bac:	stp	q1, q2, [sp, #16]
  408bb0:	stp	q3, q4, [sp, #48]
  408bb4:	str	q0, [sp]
  408bb8:	stp	q5, q6, [sp, #80]
  408bbc:	str	q7, [sp, #112]
  408bc0:	tbnz	w2, #6, 408bcc <__fxstatat@plt+0x702c>
  408bc4:	mov	w3, wzr
  408bc8:	b	408c24 <__fxstatat@plt+0x7084>
  408bcc:	mov	x9, #0xffffffffffffffd8    	// #-40
  408bd0:	mov	x11, sp
  408bd4:	sub	x12, x29, #0x48
  408bd8:	movk	x9, #0xff80, lsl #32
  408bdc:	add	x10, x29, #0x10
  408be0:	mov	x8, #0xffffffffffffffd8    	// #-40
  408be4:	add	x11, x11, #0x80
  408be8:	add	x12, x12, #0x28
  408bec:	stp	x11, x9, [x29, #-16]
  408bf0:	stp	x10, x12, [x29, #-32]
  408bf4:	tbz	w8, #31, 408c14 <__fxstatat@plt+0x7074>
  408bf8:	add	w9, w8, #0x8
  408bfc:	cmn	w8, #0x8
  408c00:	stur	w9, [x29, #-8]
  408c04:	b.gt	408c14 <__fxstatat@plt+0x7074>
  408c08:	ldur	x9, [x29, #-24]
  408c0c:	add	x8, x9, x8
  408c10:	b	408c20 <__fxstatat@plt+0x7080>
  408c14:	ldur	x8, [x29, #-32]
  408c18:	add	x9, x8, #0x8
  408c1c:	stur	x9, [x29, #-32]
  408c20:	ldr	w3, [x8]
  408c24:	bl	401b50 <openat@plt>
  408c28:	bl	408ca8 <__fxstatat@plt+0x7108>
  408c2c:	ldp	x29, x30, [sp, #208]
  408c30:	add	sp, sp, #0xe0
  408c34:	ret
  408c38:	stp	x29, x30, [sp, #-48]!
  408c3c:	mov	w8, #0x4900                	// #18688
  408c40:	movk	w8, #0x8, lsl #16
  408c44:	orr	w2, w2, w8
  408c48:	str	x21, [sp, #16]
  408c4c:	stp	x20, x19, [sp, #32]
  408c50:	mov	x29, sp
  408c54:	mov	x19, x3
  408c58:	bl	408b94 <__fxstatat@plt+0x6ff4>
  408c5c:	tbnz	w0, #31, 408c74 <__fxstatat@plt+0x70d4>
  408c60:	mov	w20, w0
  408c64:	bl	4019c0 <fdopendir@plt>
  408c68:	cbz	x0, 408c7c <__fxstatat@plt+0x70dc>
  408c6c:	str	w20, [x19]
  408c70:	b	408c98 <__fxstatat@plt+0x70f8>
  408c74:	mov	x0, xzr
  408c78:	b	408c98 <__fxstatat@plt+0x70f8>
  408c7c:	bl	401b70 <__errno_location@plt>
  408c80:	ldr	w21, [x0]
  408c84:	mov	x19, x0
  408c88:	mov	w0, w20
  408c8c:	bl	401990 <close@plt>
  408c90:	mov	x0, xzr
  408c94:	str	w21, [x19]
  408c98:	ldp	x20, x19, [sp, #32]
  408c9c:	ldr	x21, [sp, #16]
  408ca0:	ldp	x29, x30, [sp], #48
  408ca4:	ret
  408ca8:	stp	x29, x30, [sp, #-48]!
  408cac:	stp	x20, x19, [sp, #32]
  408cb0:	mov	w19, w0
  408cb4:	cmp	w0, #0x2
  408cb8:	stp	x22, x21, [sp, #16]
  408cbc:	mov	x29, sp
  408cc0:	b.hi	408cf0 <__fxstatat@plt+0x7150>  // b.pmore
  408cc4:	mov	w0, w19
  408cc8:	bl	409044 <__fxstatat@plt+0x74a4>
  408ccc:	mov	w20, w0
  408cd0:	bl	401b70 <__errno_location@plt>
  408cd4:	ldr	w22, [x0]
  408cd8:	mov	x21, x0
  408cdc:	mov	w0, w19
  408ce0:	bl	401990 <close@plt>
  408ce4:	str	w22, [x21]
  408ce8:	mov	w0, w20
  408cec:	b	408cf4 <__fxstatat@plt+0x7154>
  408cf0:	mov	w0, w19
  408cf4:	ldp	x20, x19, [sp, #32]
  408cf8:	ldp	x22, x21, [sp, #16]
  408cfc:	ldp	x29, x30, [sp], #48
  408d00:	ret
  408d04:	stp	x29, x30, [sp, #-48]!
  408d08:	str	x21, [sp, #16]
  408d0c:	stp	x20, x19, [sp, #32]
  408d10:	mov	x29, sp
  408d14:	mov	x19, x0
  408d18:	bl	401880 <fileno@plt>
  408d1c:	tbnz	w0, #31, 408d84 <__fxstatat@plt+0x71e4>
  408d20:	mov	x0, x19
  408d24:	bl	401b20 <__freading@plt>
  408d28:	cbz	w0, 408d48 <__fxstatat@plt+0x71a8>
  408d2c:	mov	x0, x19
  408d30:	bl	401880 <fileno@plt>
  408d34:	mov	w2, #0x1                   	// #1
  408d38:	mov	x1, xzr
  408d3c:	bl	401860 <lseek@plt>
  408d40:	cmn	x0, #0x1
  408d44:	b.eq	408d84 <__fxstatat@plt+0x71e4>  // b.none
  408d48:	mov	x0, x19
  408d4c:	bl	405a90 <__fxstatat@plt+0x3ef0>
  408d50:	cbz	w0, 408d84 <__fxstatat@plt+0x71e4>
  408d54:	bl	401b70 <__errno_location@plt>
  408d58:	ldr	w21, [x0]
  408d5c:	mov	x20, x0
  408d60:	mov	x0, x19
  408d64:	bl	4018a0 <fclose@plt>
  408d68:	cbz	w21, 408d74 <__fxstatat@plt+0x71d4>
  408d6c:	mov	w0, #0xffffffff            	// #-1
  408d70:	str	w21, [x20]
  408d74:	ldp	x20, x19, [sp, #32]
  408d78:	ldr	x21, [sp, #16]
  408d7c:	ldp	x29, x30, [sp], #48
  408d80:	ret
  408d84:	mov	x0, x19
  408d88:	ldp	x20, x19, [sp, #32]
  408d8c:	ldr	x21, [sp, #16]
  408d90:	ldp	x29, x30, [sp], #48
  408d94:	b	4018a0 <fclose@plt>
  408d98:	sub	sp, sp, #0x100
  408d9c:	stp	x29, x30, [sp, #208]
  408da0:	add	x29, sp, #0xd0
  408da4:	mov	x8, #0xffffffffffffffd0    	// #-48
  408da8:	mov	x9, sp
  408dac:	sub	x10, x29, #0x50
  408db0:	stp	x20, x19, [sp, #240]
  408db4:	mov	w19, w0
  408db8:	movk	x8, #0xff80, lsl #32
  408dbc:	add	x11, x29, #0x30
  408dc0:	cmp	w1, #0xb
  408dc4:	add	x9, x9, #0x80
  408dc8:	add	x10, x10, #0x30
  408dcc:	stp	x22, x21, [sp, #224]
  408dd0:	stp	x2, x3, [x29, #-80]
  408dd4:	stp	x4, x5, [x29, #-64]
  408dd8:	stp	x6, x7, [x29, #-48]
  408ddc:	stp	q1, q2, [sp, #16]
  408de0:	stp	q3, q4, [sp, #48]
  408de4:	str	q0, [sp]
  408de8:	stp	q5, q6, [sp, #80]
  408dec:	str	q7, [sp, #112]
  408df0:	stp	x9, x8, [x29, #-16]
  408df4:	stp	x11, x10, [x29, #-32]
  408df8:	b.hi	408e44 <__fxstatat@plt+0x72a4>  // b.pmore
  408dfc:	mov	w8, #0x1                   	// #1
  408e00:	lsl	w8, w8, w1
  408e04:	mov	w9, #0x514                 	// #1300
  408e08:	tst	w8, w9
  408e0c:	b.ne	408e7c <__fxstatat@plt+0x72dc>  // b.any
  408e10:	mov	w9, #0xa0a                 	// #2570
  408e14:	tst	w8, w9
  408e18:	b.ne	408e70 <__fxstatat@plt+0x72d0>  // b.any
  408e1c:	cbnz	w1, 408e44 <__fxstatat@plt+0x72a4>
  408e20:	ldursw	x8, [x29, #-8]
  408e24:	tbz	w8, #31, 408f24 <__fxstatat@plt+0x7384>
  408e28:	add	w9, w8, #0x8
  408e2c:	cmn	w8, #0x8
  408e30:	stur	w9, [x29, #-8]
  408e34:	b.gt	408f24 <__fxstatat@plt+0x7384>
  408e38:	ldur	x9, [x29, #-24]
  408e3c:	add	x8, x9, x8
  408e40:	b	408f30 <__fxstatat@plt+0x7390>
  408e44:	sub	w8, w1, #0x400
  408e48:	cmp	w8, #0xa
  408e4c:	b.hi	408f00 <__fxstatat@plt+0x7360>  // b.pmore
  408e50:	mov	w9, #0x1                   	// #1
  408e54:	lsl	w9, w9, w8
  408e58:	mov	w10, #0x285                 	// #645
  408e5c:	tst	w9, w10
  408e60:	b.ne	408e7c <__fxstatat@plt+0x72dc>  // b.any
  408e64:	mov	w10, #0x502                 	// #1282
  408e68:	tst	w9, w10
  408e6c:	b.eq	408ed4 <__fxstatat@plt+0x7334>  // b.none
  408e70:	mov	w0, w19
  408e74:	bl	401a80 <fcntl@plt>
  408e78:	b	408eb8 <__fxstatat@plt+0x7318>
  408e7c:	ldursw	x8, [x29, #-8]
  408e80:	tbz	w8, #31, 408ea0 <__fxstatat@plt+0x7300>
  408e84:	add	w9, w8, #0x8
  408e88:	cmn	w8, #0x8
  408e8c:	stur	w9, [x29, #-8]
  408e90:	b.gt	408ea0 <__fxstatat@plt+0x7300>
  408e94:	ldur	x9, [x29, #-24]
  408e98:	add	x8, x9, x8
  408e9c:	b	408eac <__fxstatat@plt+0x730c>
  408ea0:	ldur	x8, [x29, #-32]
  408ea4:	add	x9, x8, #0x8
  408ea8:	stur	x9, [x29, #-32]
  408eac:	ldr	w2, [x8]
  408eb0:	mov	w0, w19
  408eb4:	bl	401a80 <fcntl@plt>
  408eb8:	mov	w20, w0
  408ebc:	mov	w0, w20
  408ec0:	ldp	x20, x19, [sp, #240]
  408ec4:	ldp	x22, x21, [sp, #224]
  408ec8:	ldp	x29, x30, [sp, #208]
  408ecc:	add	sp, sp, #0x100
  408ed0:	ret
  408ed4:	cmp	w8, #0x6
  408ed8:	b.ne	408f00 <__fxstatat@plt+0x7360>  // b.any
  408edc:	ldursw	x8, [x29, #-8]
  408ee0:	tbz	w8, #31, 408f40 <__fxstatat@plt+0x73a0>
  408ee4:	add	w9, w8, #0x8
  408ee8:	cmn	w8, #0x8
  408eec:	stur	w9, [x29, #-8]
  408ef0:	b.gt	408f40 <__fxstatat@plt+0x73a0>
  408ef4:	ldur	x9, [x29, #-24]
  408ef8:	add	x8, x9, x8
  408efc:	b	408f4c <__fxstatat@plt+0x73ac>
  408f00:	ldursw	x8, [x29, #-8]
  408f04:	tbz	w8, #31, 408fac <__fxstatat@plt+0x740c>
  408f08:	add	w9, w8, #0x8
  408f0c:	cmn	w8, #0x8
  408f10:	stur	w9, [x29, #-8]
  408f14:	b.gt	408fac <__fxstatat@plt+0x740c>
  408f18:	ldur	x9, [x29, #-24]
  408f1c:	add	x8, x9, x8
  408f20:	b	408fb8 <__fxstatat@plt+0x7418>
  408f24:	ldur	x8, [x29, #-32]
  408f28:	add	x9, x8, #0x8
  408f2c:	stur	x9, [x29, #-32]
  408f30:	ldr	w2, [x8]
  408f34:	mov	w0, w19
  408f38:	mov	w1, wzr
  408f3c:	b	408eb4 <__fxstatat@plt+0x7314>
  408f40:	ldur	x8, [x29, #-32]
  408f44:	add	x9, x8, #0x8
  408f48:	stur	x9, [x29, #-32]
  408f4c:	adrp	x22, 41b000 <__fxstatat@plt+0x19460>
  408f50:	ldr	w9, [x22, #1104]
  408f54:	ldr	w21, [x8]
  408f58:	tbnz	w9, #31, 408fd4 <__fxstatat@plt+0x7434>
  408f5c:	mov	w1, #0x406                 	// #1030
  408f60:	mov	w0, w19
  408f64:	mov	w2, w21
  408f68:	bl	401a80 <fcntl@plt>
  408f6c:	mov	w20, w0
  408f70:	tbz	w0, #31, 408fc8 <__fxstatat@plt+0x7428>
  408f74:	bl	401b70 <__errno_location@plt>
  408f78:	ldr	w8, [x0]
  408f7c:	cmp	w8, #0x16
  408f80:	b.ne	408fc8 <__fxstatat@plt+0x7428>  // b.any
  408f84:	mov	w0, w19
  408f88:	mov	w1, wzr
  408f8c:	mov	w2, w21
  408f90:	bl	401a80 <fcntl@plt>
  408f94:	mov	w20, w0
  408f98:	tbnz	w0, #31, 408ebc <__fxstatat@plt+0x731c>
  408f9c:	mov	w8, #0xffffffff            	// #-1
  408fa0:	str	w8, [x22, #1104]
  408fa4:	mov	w8, #0x1                   	// #1
  408fa8:	b	408ff4 <__fxstatat@plt+0x7454>
  408fac:	ldur	x8, [x29, #-32]
  408fb0:	add	x9, x8, #0x8
  408fb4:	stur	x9, [x29, #-32]
  408fb8:	ldr	x2, [x8]
  408fbc:	mov	w0, w19
  408fc0:	bl	401a80 <fcntl@plt>
  408fc4:	b	408eb8 <__fxstatat@plt+0x7318>
  408fc8:	mov	w8, #0x1                   	// #1
  408fcc:	str	w8, [x22, #1104]
  408fd0:	b	408ebc <__fxstatat@plt+0x731c>
  408fd4:	mov	w0, w19
  408fd8:	mov	w1, wzr
  408fdc:	mov	w2, w21
  408fe0:	bl	401a80 <fcntl@plt>
  408fe4:	ldr	w8, [x22, #1104]
  408fe8:	mov	w20, w0
  408fec:	cmn	w8, #0x1
  408ff0:	cset	w8, eq  // eq = none
  408ff4:	cbz	w8, 408ebc <__fxstatat@plt+0x731c>
  408ff8:	tbnz	w20, #31, 408ebc <__fxstatat@plt+0x731c>
  408ffc:	mov	w1, #0x1                   	// #1
  409000:	mov	w0, w20
  409004:	bl	401a80 <fcntl@plt>
  409008:	tbnz	w0, #31, 409024 <__fxstatat@plt+0x7484>
  40900c:	orr	w2, w0, #0x1
  409010:	mov	w1, #0x2                   	// #2
  409014:	mov	w0, w20
  409018:	bl	401a80 <fcntl@plt>
  40901c:	cmn	w0, #0x1
  409020:	b.ne	408ebc <__fxstatat@plt+0x731c>  // b.any
  409024:	bl	401b70 <__errno_location@plt>
  409028:	ldr	w21, [x0]
  40902c:	mov	x19, x0
  409030:	mov	w0, w20
  409034:	bl	401990 <close@plt>
  409038:	str	w21, [x19]
  40903c:	mov	w20, #0xffffffff            	// #-1
  409040:	b	408ebc <__fxstatat@plt+0x731c>
  409044:	mov	w2, #0x3                   	// #3
  409048:	mov	w1, wzr
  40904c:	b	408d98 <__fxstatat@plt+0x71f8>
  409050:	stp	x29, x30, [sp, #-64]!
  409054:	mov	x29, sp
  409058:	stp	x19, x20, [sp, #16]
  40905c:	adrp	x20, 41a000 <__fxstatat@plt+0x18460>
  409060:	add	x20, x20, #0xdf0
  409064:	stp	x21, x22, [sp, #32]
  409068:	adrp	x21, 41a000 <__fxstatat@plt+0x18460>
  40906c:	add	x21, x21, #0xde8
  409070:	sub	x20, x20, x21
  409074:	mov	w22, w0
  409078:	stp	x23, x24, [sp, #48]
  40907c:	mov	x23, x1
  409080:	mov	x24, x2
  409084:	bl	401738 <mbrtowc@plt-0x38>
  409088:	cmp	xzr, x20, asr #3
  40908c:	b.eq	4090b8 <__fxstatat@plt+0x7518>  // b.none
  409090:	asr	x20, x20, #3
  409094:	mov	x19, #0x0                   	// #0
  409098:	ldr	x3, [x21, x19, lsl #3]
  40909c:	mov	x2, x24
  4090a0:	add	x19, x19, #0x1
  4090a4:	mov	x1, x23
  4090a8:	mov	w0, w22
  4090ac:	blr	x3
  4090b0:	cmp	x20, x19
  4090b4:	b.ne	409098 <__fxstatat@plt+0x74f8>  // b.any
  4090b8:	ldp	x19, x20, [sp, #16]
  4090bc:	ldp	x21, x22, [sp, #32]
  4090c0:	ldp	x23, x24, [sp, #48]
  4090c4:	ldp	x29, x30, [sp], #64
  4090c8:	ret
  4090cc:	nop
  4090d0:	ret
  4090d4:	nop
  4090d8:	adrp	x2, 41b000 <__fxstatat@plt+0x19460>
  4090dc:	mov	x1, #0x0                   	// #0
  4090e0:	ldr	x2, [x2, #552]
  4090e4:	b	401830 <__cxa_atexit@plt>
  4090e8:	mov	x2, x1
  4090ec:	mov	x1, x0
  4090f0:	mov	w0, #0x0                   	// #0
  4090f4:	b	401b80 <__xstat@plt>
  4090f8:	mov	x2, x1
  4090fc:	mov	w1, w0
  409100:	mov	w0, #0x0                   	// #0
  409104:	b	401af0 <__fxstat@plt>
  409108:	mov	x2, x1
  40910c:	mov	x1, x0
  409110:	mov	w0, #0x0                   	// #0
  409114:	b	401ac0 <__lxstat@plt>
  409118:	mov	x4, x1
  40911c:	mov	x5, x2
  409120:	mov	w1, w0
  409124:	mov	x2, x4
  409128:	mov	w0, #0x0                   	// #0
  40912c:	mov	w4, w3
  409130:	mov	x3, x5
  409134:	b	401ba0 <__fxstatat@plt>

Disassembly of section .fini:

0000000000409138 <.fini>:
  409138:	stp	x29, x30, [sp, #-16]!
  40913c:	mov	x29, sp
  409140:	ldp	x29, x30, [sp], #16
  409144:	ret
