
adc_with_gsm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b4f4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000fc  0800b684  0800b684  0000c684  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b780  0800b780  0000d09c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b780  0800b780  0000c780  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b788  0800b788  0000d09c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b788  0800b788  0000c788  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b78c  0800b78c  0000c78c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000009c  20000000  0800b790  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d09c  2**0
                  CONTENTS
 10 .bss          00000f50  2000009c  2000009c  0000d09c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000fec  20000fec  0000d09c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d09c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a816  00000000  00000000  0000d0cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000416f  00000000  00000000  000278e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001558  00000000  00000000  0002ba58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001078  00000000  00000000  0002cfb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025386  00000000  00000000  0002e028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d5f2  00000000  00000000  000533ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dad3d  00000000  00000000  000709a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014b6dd  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005f38  00000000  00000000  0014b720  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004f  00000000  00000000  00151658  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000009c 	.word	0x2000009c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b66c 	.word	0x0800b66c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000a0 	.word	0x200000a0
 80001cc:	0800b66c 	.word	0x0800b66c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <GSM_Init>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void GSM_Init(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
	send_AT_command("AT");
 80005b0:	4812      	ldr	r0, [pc, #72]	@ (80005fc <GSM_Init+0x50>)
 80005b2:	f000 f83b 	bl	800062c <send_AT_command>
	send_AT_command("AT+CPIN?");
 80005b6:	4812      	ldr	r0, [pc, #72]	@ (8000600 <GSM_Init+0x54>)
 80005b8:	f000 f838 	bl	800062c <send_AT_command>
	send_AT_command("AT+CSQ");
 80005bc:	4811      	ldr	r0, [pc, #68]	@ (8000604 <GSM_Init+0x58>)
 80005be:	f000 f835 	bl	800062c <send_AT_command>
	send_AT_command("AT+CMEE=1");
 80005c2:	4811      	ldr	r0, [pc, #68]	@ (8000608 <GSM_Init+0x5c>)
 80005c4:	f000 f832 	bl	800062c <send_AT_command>
//	send_AT_command("AT+COPS=?");
	send_AT_command("AT+COPS=1,2,\"40490\"");
 80005c8:	4810      	ldr	r0, [pc, #64]	@ (800060c <GSM_Init+0x60>)
 80005ca:	f000 f82f 	bl	800062c <send_AT_command>
	send_AT_command("AT+CREG?");
 80005ce:	4810      	ldr	r0, [pc, #64]	@ (8000610 <GSM_Init+0x64>)
 80005d0:	f000 f82c 	bl	800062c <send_AT_command>
	send_AT_command("AT+CGATT=1");
 80005d4:	480f      	ldr	r0, [pc, #60]	@ (8000614 <GSM_Init+0x68>)
 80005d6:	f000 f829 	bl	800062c <send_AT_command>

	snprintf(commandBuffer, sizeof(commandBuffer), "AT+SAPBR=3,1,\"APN\",\"%s\"", apn);
 80005da:	4b0f      	ldr	r3, [pc, #60]	@ (8000618 <GSM_Init+0x6c>)
 80005dc:	4a0f      	ldr	r2, [pc, #60]	@ (800061c <GSM_Init+0x70>)
 80005de:	21c8      	movs	r1, #200	@ 0xc8
 80005e0:	480f      	ldr	r0, [pc, #60]	@ (8000620 <GSM_Init+0x74>)
 80005e2:	f00a fc27 	bl	800ae34 <sniprintf>
	send_AT_command(commandBuffer);
 80005e6:	480e      	ldr	r0, [pc, #56]	@ (8000620 <GSM_Init+0x74>)
 80005e8:	f000 f820 	bl	800062c <send_AT_command>

	send_AT_command("AT+SAPBR=1,1");
 80005ec:	480d      	ldr	r0, [pc, #52]	@ (8000624 <GSM_Init+0x78>)
 80005ee:	f000 f81d 	bl	800062c <send_AT_command>
	send_AT_command("AT+SAPBR=2,1");
 80005f2:	480d      	ldr	r0, [pc, #52]	@ (8000628 <GSM_Init+0x7c>)
 80005f4:	f000 f81a 	bl	800062c <send_AT_command>
}
 80005f8:	bf00      	nop
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	0800b684 	.word	0x0800b684
 8000600:	0800b688 	.word	0x0800b688
 8000604:	0800b694 	.word	0x0800b694
 8000608:	0800b69c 	.word	0x0800b69c
 800060c:	0800b6a8 	.word	0x0800b6a8
 8000610:	0800b6bc 	.word	0x0800b6bc
 8000614:	0800b6c8 	.word	0x0800b6c8
 8000618:	20000000 	.word	0x20000000
 800061c:	0800b6d4 	.word	0x0800b6d4
 8000620:	200004e8 	.word	0x200004e8
 8000624:	0800b6ec 	.word	0x0800b6ec
 8000628:	0800b6fc 	.word	0x0800b6fc

0800062c <send_AT_command>:

// Function to send AT command via UART1
void send_AT_command(char *command)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b082      	sub	sp, #8
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t *)command, strlen(command), 5000);  // Send the command over UART1
 8000634:	6878      	ldr	r0, [r7, #4]
 8000636:	f7ff fdcb 	bl	80001d0 <strlen>
 800063a:	4603      	mov	r3, r0
 800063c:	b29a      	uxth	r2, r3
 800063e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000642:	6879      	ldr	r1, [r7, #4]
 8000644:	4818      	ldr	r0, [pc, #96]	@ (80006a8 <send_AT_command+0x7c>)
 8000646:	f005 fe28 	bl	800629a <HAL_UART_Transmit>
    HAL_Delay(500);
 800064a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800064e:	f000 ffb3 	bl	80015b8 <HAL_Delay>
    HAL_UART_Transmit(&huart3, (uint8_t *)"\r\n", 2, 5000);  // Send carriage return and line feed (CRLF)
 8000652:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000656:	2202      	movs	r2, #2
 8000658:	4914      	ldr	r1, [pc, #80]	@ (80006ac <send_AT_command+0x80>)
 800065a:	4813      	ldr	r0, [pc, #76]	@ (80006a8 <send_AT_command+0x7c>)
 800065c:	f005 fe1d 	bl	800629a <HAL_UART_Transmit>
//    // Send the command to UART2 (to Arduino, so you can monitor it)
//	HAL_UART_Transmit(&huart2, (uint8_t *)"Sent to GSM: ", 13, 1000);  // Prefix to indicate sending
//	HAL_UART_Transmit(&huart2, (uint8_t *)command, strlen(command), 2000);  // Echo the AT command
//	HAL_UART_Transmit(&huart2, (uint8_t *)"\r\n", 2, 1000);  // Send CRLF after the command to Arduino

	HAL_Delay(2000);
 8000660:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000664:	f000 ffa8 	bl	80015b8 <HAL_Delay>
	if (strstr(command, "HTTPACTION=1") != NULL)  // strstr() checks for the substring
 8000668:	4911      	ldr	r1, [pc, #68]	@ (80006b0 <send_AT_command+0x84>)
 800066a:	6878      	ldr	r0, [r7, #4]
 800066c:	f00a fc20 	bl	800aeb0 <strstr>
 8000670:	4603      	mov	r3, r0
 8000672:	2b00      	cmp	r3, #0
 8000674:	d003      	beq.n	800067e <send_AT_command+0x52>
		HAL_Delay(9000);  // Delay for 10,000 ms (10 seconds)
 8000676:	f242 3028 	movw	r0, #9000	@ 0x2328
 800067a:	f000 ff9d 	bl	80015b8 <HAL_Delay>

	if (strstr(command, "COPS=") != NULL)  // strstr() checks for the substring
 800067e:	490d      	ldr	r1, [pc, #52]	@ (80006b4 <send_AT_command+0x88>)
 8000680:	6878      	ldr	r0, [r7, #4]
 8000682:	f00a fc15 	bl	800aeb0 <strstr>
 8000686:	4603      	mov	r3, r0
 8000688:	2b00      	cmp	r3, #0
 800068a:	d003      	beq.n	8000694 <send_AT_command+0x68>
			HAL_Delay(10000);  // Delay for 10,000 ms (10 seconds)
 800068c:	f242 7010 	movw	r0, #10000	@ 0x2710
 8000690:	f000 ff92 	bl	80015b8 <HAL_Delay>

	 process_uart_data();
 8000694:	f000 f8a0 	bl	80007d8 <process_uart_data>
	 HAL_Delay(200);
 8000698:	20c8      	movs	r0, #200	@ 0xc8
 800069a:	f000 ff8d 	bl	80015b8 <HAL_Delay>
}
 800069e:	bf00      	nop
 80006a0:	3708      	adds	r7, #8
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	2000029c 	.word	0x2000029c
 80006ac:	0800b70c 	.word	0x0800b70c
 80006b0:	0800b710 	.word	0x0800b710
 80006b4:	0800b720 	.word	0x0800b720

080006b8 <ring_buffer_put>:

void ring_buffer_put(RingBuffer *rb, uint8_t data)
{
 80006b8:	b480      	push	{r7}
 80006ba:	b085      	sub	sp, #20
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
 80006c0:	460b      	mov	r3, r1
 80006c2:	70fb      	strb	r3, [r7, #3]
    uint16_t next = (rb->head + 1) % BUFFER_SIZE;
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 80006ca:	b29b      	uxth	r3, r3
 80006cc:	3301      	adds	r3, #1
 80006ce:	425a      	negs	r2, r3
 80006d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80006d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80006d8:	bf58      	it	pl
 80006da:	4253      	negpl	r3, r2
 80006dc:	81fb      	strh	r3, [r7, #14]

    if (next != rb->tail)  // If the buffer is not full, add data
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	f8b3 3202 	ldrh.w	r3, [r3, #514]	@ 0x202
 80006e4:	b29b      	uxth	r3, r3
 80006e6:	89fa      	ldrh	r2, [r7, #14]
 80006e8:	429a      	cmp	r2, r3
 80006ea:	d00b      	beq.n	8000704 <ring_buffer_put+0x4c>
    {
        rb->buffer[rb->head] = data;
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 80006f2:	b29b      	uxth	r3, r3
 80006f4:	4619      	mov	r1, r3
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	78fa      	ldrb	r2, [r7, #3]
 80006fa:	545a      	strb	r2, [r3, r1]
        rb->head = next;
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	89fa      	ldrh	r2, [r7, #14]
 8000700:	f8a3 2200 	strh.w	r2, [r3, #512]	@ 0x200
    }
}
 8000704:	bf00      	nop
 8000706:	3714      	adds	r7, #20
 8000708:	46bd      	mov	sp, r7
 800070a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070e:	4770      	bx	lr

08000710 <ring_buffer_get>:

// Get a byte from the ring buffer
uint8_t ring_buffer_get(RingBuffer *rb)
{
 8000710:	b480      	push	{r7}
 8000712:	b085      	sub	sp, #20
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
    if (rb->head == rb->tail)  // If buffer is empty, return 0
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 800071e:	b29a      	uxth	r2, r3
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	f8b3 3202 	ldrh.w	r3, [r3, #514]	@ 0x202
 8000726:	b29b      	uxth	r3, r3
 8000728:	429a      	cmp	r2, r3
 800072a:	d101      	bne.n	8000730 <ring_buffer_get+0x20>
        return 0;
 800072c:	2300      	movs	r3, #0
 800072e:	e018      	b.n	8000762 <ring_buffer_get+0x52>

    uint8_t data = rb->buffer[rb->tail];
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	f8b3 3202 	ldrh.w	r3, [r3, #514]	@ 0x202
 8000736:	b29b      	uxth	r3, r3
 8000738:	461a      	mov	r2, r3
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	5c9b      	ldrb	r3, [r3, r2]
 800073e:	73fb      	strb	r3, [r7, #15]
    rb->tail = (rb->tail + 1) % BUFFER_SIZE;
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	f8b3 3202 	ldrh.w	r3, [r3, #514]	@ 0x202
 8000746:	b29b      	uxth	r3, r3
 8000748:	3301      	adds	r3, #1
 800074a:	425a      	negs	r2, r3
 800074c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000750:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000754:	bf58      	it	pl
 8000756:	4253      	negpl	r3, r2
 8000758:	b29a      	uxth	r2, r3
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	f8a3 2202 	strh.w	r2, [r3, #514]	@ 0x202
    return data;
 8000760:	7bfb      	ldrb	r3, [r7, #15]
}
 8000762:	4618      	mov	r0, r3
 8000764:	3714      	adds	r7, #20
 8000766:	46bd      	mov	sp, r7
 8000768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076c:	4770      	bx	lr

0800076e <ring_buffer_is_empty>:

// Check if the buffer is empty
uint8_t ring_buffer_is_empty(RingBuffer *rb)
{
 800076e:	b480      	push	{r7}
 8000770:	b083      	sub	sp, #12
 8000772:	af00      	add	r7, sp, #0
 8000774:	6078      	str	r0, [r7, #4]
    return rb->head == rb->tail;
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 800077c:	b29a      	uxth	r2, r3
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	f8b3 3202 	ldrh.w	r3, [r3, #514]	@ 0x202
 8000784:	b29b      	uxth	r3, r3
 8000786:	429a      	cmp	r2, r3
 8000788:	bf0c      	ite	eq
 800078a:	2301      	moveq	r3, #1
 800078c:	2300      	movne	r3, #0
 800078e:	b2db      	uxtb	r3, r3
}
 8000790:	4618      	mov	r0, r3
 8000792:	370c      	adds	r7, #12
 8000794:	46bd      	mov	sp, r7
 8000796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079a:	4770      	bx	lr

0800079c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b082      	sub	sp, #8
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
    if (huart == &huart3)  // If the interrupt is from UART1
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	4a09      	ldr	r2, [pc, #36]	@ (80007cc <HAL_UART_RxCpltCallback+0x30>)
 80007a8:	4293      	cmp	r3, r2
 80007aa:	d10a      	bne.n	80007c2 <HAL_UART_RxCpltCallback+0x26>
    {
        ring_buffer_put(&uart_rx_buffer, tmpBuffer[0]);  // Store the byte in the ring buffer
 80007ac:	4b08      	ldr	r3, [pc, #32]	@ (80007d0 <HAL_UART_RxCpltCallback+0x34>)
 80007ae:	781b      	ldrb	r3, [r3, #0]
 80007b0:	4619      	mov	r1, r3
 80007b2:	4808      	ldr	r0, [pc, #32]	@ (80007d4 <HAL_UART_RxCpltCallback+0x38>)
 80007b4:	f7ff ff80 	bl	80006b8 <ring_buffer_put>
        HAL_UART_Receive_IT(&huart3, tmpBuffer, 1);  // Enable interrupt for next byte
 80007b8:	2201      	movs	r2, #1
 80007ba:	4905      	ldr	r1, [pc, #20]	@ (80007d0 <HAL_UART_RxCpltCallback+0x34>)
 80007bc:	4803      	ldr	r0, [pc, #12]	@ (80007cc <HAL_UART_RxCpltCallback+0x30>)
 80007be:	f005 fdf7 	bl	80063b0 <HAL_UART_Receive_IT>
    }
}
 80007c2:	bf00      	nop
 80007c4:	3708      	adds	r7, #8
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	2000029c 	.word	0x2000029c
 80007d0:	200005b0 	.word	0x200005b0
 80007d4:	200002e4 	.word	0x200002e4

080007d8 <process_uart_data>:

void process_uart_data(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b082      	sub	sp, #8
 80007dc:	af00      	add	r7, sp, #0
    static char rx_line[300];  // Buffer to store a line of response
    static uint16_t line_index = 0;

    // Check if there is data in the ring buffer
    while (!ring_buffer_is_empty(&uart_rx_buffer))
 80007de:	e023      	b.n	8000828 <process_uart_data+0x50>
    {
        uint8_t byte = ring_buffer_get(&uart_rx_buffer);
 80007e0:	4817      	ldr	r0, [pc, #92]	@ (8000840 <process_uart_data+0x68>)
 80007e2:	f7ff ff95 	bl	8000710 <ring_buffer_get>
 80007e6:	4603      	mov	r3, r0
 80007e8:	71fb      	strb	r3, [r7, #7]

        if (byte == '\n' || byte == '\r')  // End of line
 80007ea:	79fb      	ldrb	r3, [r7, #7]
 80007ec:	2b0a      	cmp	r3, #10
 80007ee:	d002      	beq.n	80007f6 <process_uart_data+0x1e>
 80007f0:	79fb      	ldrb	r3, [r7, #7]
 80007f2:	2b0d      	cmp	r3, #13
 80007f4:	d109      	bne.n	800080a <process_uart_data+0x32>
        {
            rx_line[line_index] = '\0';  // Null-terminate the line
 80007f6:	4b13      	ldr	r3, [pc, #76]	@ (8000844 <process_uart_data+0x6c>)
 80007f8:	881b      	ldrh	r3, [r3, #0]
 80007fa:	461a      	mov	r2, r3
 80007fc:	4b12      	ldr	r3, [pc, #72]	@ (8000848 <process_uart_data+0x70>)
 80007fe:	2100      	movs	r1, #0
 8000800:	5499      	strb	r1, [r3, r2]
            line_index = 0;
 8000802:	4b10      	ldr	r3, [pc, #64]	@ (8000844 <process_uart_data+0x6c>)
 8000804:	2200      	movs	r2, #0
 8000806:	801a      	strh	r2, [r3, #0]
 8000808:	e00e      	b.n	8000828 <process_uart_data+0x50>
        }
        else
        {
            if (line_index < sizeof(rx_line) - 1)
 800080a:	4b0e      	ldr	r3, [pc, #56]	@ (8000844 <process_uart_data+0x6c>)
 800080c:	881b      	ldrh	r3, [r3, #0]
 800080e:	f5b3 7f95 	cmp.w	r3, #298	@ 0x12a
 8000812:	d809      	bhi.n	8000828 <process_uart_data+0x50>
                rx_line[line_index++] = byte;  // Accumulate characters
 8000814:	4b0b      	ldr	r3, [pc, #44]	@ (8000844 <process_uart_data+0x6c>)
 8000816:	881b      	ldrh	r3, [r3, #0]
 8000818:	1c5a      	adds	r2, r3, #1
 800081a:	b291      	uxth	r1, r2
 800081c:	4a09      	ldr	r2, [pc, #36]	@ (8000844 <process_uart_data+0x6c>)
 800081e:	8011      	strh	r1, [r2, #0]
 8000820:	4619      	mov	r1, r3
 8000822:	4a09      	ldr	r2, [pc, #36]	@ (8000848 <process_uart_data+0x70>)
 8000824:	79fb      	ldrb	r3, [r7, #7]
 8000826:	5453      	strb	r3, [r2, r1]
    while (!ring_buffer_is_empty(&uart_rx_buffer))
 8000828:	4805      	ldr	r0, [pc, #20]	@ (8000840 <process_uart_data+0x68>)
 800082a:	f7ff ffa0 	bl	800076e <ring_buffer_is_empty>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d0d5      	beq.n	80007e0 <process_uart_data+0x8>
        }
    }
}
 8000834:	bf00      	nop
 8000836:	bf00      	nop
 8000838:	3708      	adds	r7, #8
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	200002e4 	.word	0x200002e4
 8000844:	200005b2 	.word	0x200005b2
 8000848:	200005b4 	.word	0x200005b4

0800084c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000850:	f000 fe40 	bl	80014d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000854:	f000 f820 	bl	8000898 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000858:	f000 f9f0 	bl	8000c3c <MX_GPIO_Init>
  MX_DMA_Init();
 800085c:	f000 f9ce 	bl	8000bfc <MX_DMA_Init>
  MX_I2C1_Init();
 8000860:	f000 f8e4 	bl	8000a2c <MX_I2C1_Init>
  MX_I2S3_Init();
 8000864:	f000 f910 	bl	8000a88 <MX_I2S3_Init>
  MX_SPI1_Init();
 8000868:	f000 f93e 	bl	8000ae8 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 800086c:	f009 ff2c 	bl	800a6c8 <MX_USB_HOST_Init>
  MX_USART2_UART_Init();
 8000870:	f000 f970 	bl	8000b54 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000874:	f000 f87a 	bl	800096c <MX_ADC1_Init>
  MX_USART3_UART_Init();
 8000878:	f000 f996 	bl	8000ba8 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart3, tmpBuffer, 1);  // Start UART reception in interrupt mode
 800087c:	2201      	movs	r2, #1
 800087e:	4904      	ldr	r1, [pc, #16]	@ (8000890 <main+0x44>)
 8000880:	4804      	ldr	r0, [pc, #16]	@ (8000894 <main+0x48>)
 8000882:	f005 fd95 	bl	80063b0 <HAL_UART_Receive_IT>

  GSM_Init();
 8000886:	f7ff fe91 	bl	80005ac <GSM_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 800088a:	f009 ff43 	bl	800a714 <MX_USB_HOST_Process>
 800088e:	e7fc      	b.n	800088a <main+0x3e>
 8000890:	200005b0 	.word	0x200005b0
 8000894:	2000029c 	.word	0x2000029c

08000898 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b094      	sub	sp, #80	@ 0x50
 800089c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800089e:	f107 0320 	add.w	r3, r7, #32
 80008a2:	2230      	movs	r2, #48	@ 0x30
 80008a4:	2100      	movs	r1, #0
 80008a6:	4618      	mov	r0, r3
 80008a8:	f00a fafa 	bl	800aea0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008ac:	f107 030c 	add.w	r3, r7, #12
 80008b0:	2200      	movs	r2, #0
 80008b2:	601a      	str	r2, [r3, #0]
 80008b4:	605a      	str	r2, [r3, #4]
 80008b6:	609a      	str	r2, [r3, #8]
 80008b8:	60da      	str	r2, [r3, #12]
 80008ba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008bc:	2300      	movs	r3, #0
 80008be:	60bb      	str	r3, [r7, #8]
 80008c0:	4b28      	ldr	r3, [pc, #160]	@ (8000964 <SystemClock_Config+0xcc>)
 80008c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008c4:	4a27      	ldr	r2, [pc, #156]	@ (8000964 <SystemClock_Config+0xcc>)
 80008c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008ca:	6413      	str	r3, [r2, #64]	@ 0x40
 80008cc:	4b25      	ldr	r3, [pc, #148]	@ (8000964 <SystemClock_Config+0xcc>)
 80008ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008d4:	60bb      	str	r3, [r7, #8]
 80008d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008d8:	2300      	movs	r3, #0
 80008da:	607b      	str	r3, [r7, #4]
 80008dc:	4b22      	ldr	r3, [pc, #136]	@ (8000968 <SystemClock_Config+0xd0>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	4a21      	ldr	r2, [pc, #132]	@ (8000968 <SystemClock_Config+0xd0>)
 80008e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008e6:	6013      	str	r3, [r2, #0]
 80008e8:	4b1f      	ldr	r3, [pc, #124]	@ (8000968 <SystemClock_Config+0xd0>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008f0:	607b      	str	r3, [r7, #4]
 80008f2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008f4:	2301      	movs	r3, #1
 80008f6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008f8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80008fc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008fe:	2302      	movs	r3, #2
 8000900:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000902:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000906:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000908:	2308      	movs	r3, #8
 800090a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800090c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000910:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000912:	2302      	movs	r3, #2
 8000914:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000916:	2307      	movs	r3, #7
 8000918:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800091a:	f107 0320 	add.w	r3, r7, #32
 800091e:	4618      	mov	r0, r3
 8000920:	f004 fe08 	bl	8005534 <HAL_RCC_OscConfig>
 8000924:	4603      	mov	r3, r0
 8000926:	2b00      	cmp	r3, #0
 8000928:	d001      	beq.n	800092e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800092a:	f000 fa85 	bl	8000e38 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800092e:	230f      	movs	r3, #15
 8000930:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000932:	2302      	movs	r3, #2
 8000934:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000936:	2300      	movs	r3, #0
 8000938:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800093a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800093e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000940:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000944:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000946:	f107 030c 	add.w	r3, r7, #12
 800094a:	2105      	movs	r1, #5
 800094c:	4618      	mov	r0, r3
 800094e:	f005 f869 	bl	8005a24 <HAL_RCC_ClockConfig>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d001      	beq.n	800095c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000958:	f000 fa6e 	bl	8000e38 <Error_Handler>
  }
}
 800095c:	bf00      	nop
 800095e:	3750      	adds	r7, #80	@ 0x50
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	40023800 	.word	0x40023800
 8000968:	40007000 	.word	0x40007000

0800096c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b084      	sub	sp, #16
 8000970:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000972:	463b      	mov	r3, r7
 8000974:	2200      	movs	r2, #0
 8000976:	601a      	str	r2, [r3, #0]
 8000978:	605a      	str	r2, [r3, #4]
 800097a:	609a      	str	r2, [r3, #8]
 800097c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800097e:	4b28      	ldr	r3, [pc, #160]	@ (8000a20 <MX_ADC1_Init+0xb4>)
 8000980:	4a28      	ldr	r2, [pc, #160]	@ (8000a24 <MX_ADC1_Init+0xb8>)
 8000982:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000984:	4b26      	ldr	r3, [pc, #152]	@ (8000a20 <MX_ADC1_Init+0xb4>)
 8000986:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800098a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800098c:	4b24      	ldr	r3, [pc, #144]	@ (8000a20 <MX_ADC1_Init+0xb4>)
 800098e:	2200      	movs	r2, #0
 8000990:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000992:	4b23      	ldr	r3, [pc, #140]	@ (8000a20 <MX_ADC1_Init+0xb4>)
 8000994:	2201      	movs	r2, #1
 8000996:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000998:	4b21      	ldr	r3, [pc, #132]	@ (8000a20 <MX_ADC1_Init+0xb4>)
 800099a:	2201      	movs	r2, #1
 800099c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800099e:	4b20      	ldr	r3, [pc, #128]	@ (8000a20 <MX_ADC1_Init+0xb4>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80009a6:	4b1e      	ldr	r3, [pc, #120]	@ (8000a20 <MX_ADC1_Init+0xb4>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80009ac:	4b1c      	ldr	r3, [pc, #112]	@ (8000a20 <MX_ADC1_Init+0xb4>)
 80009ae:	4a1e      	ldr	r2, [pc, #120]	@ (8000a28 <MX_ADC1_Init+0xbc>)
 80009b0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80009b2:	4b1b      	ldr	r3, [pc, #108]	@ (8000a20 <MX_ADC1_Init+0xb4>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 80009b8:	4b19      	ldr	r3, [pc, #100]	@ (8000a20 <MX_ADC1_Init+0xb4>)
 80009ba:	2202      	movs	r2, #2
 80009bc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80009be:	4b18      	ldr	r3, [pc, #96]	@ (8000a20 <MX_ADC1_Init+0xb4>)
 80009c0:	2201      	movs	r2, #1
 80009c2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80009c6:	4b16      	ldr	r3, [pc, #88]	@ (8000a20 <MX_ADC1_Init+0xb4>)
 80009c8:	2201      	movs	r2, #1
 80009ca:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80009cc:	4814      	ldr	r0, [pc, #80]	@ (8000a20 <MX_ADC1_Init+0xb4>)
 80009ce:	f000 fe17 	bl	8001600 <HAL_ADC_Init>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d001      	beq.n	80009dc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80009d8:	f000 fa2e 	bl	8000e38 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80009dc:	2301      	movs	r3, #1
 80009de:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80009e0:	2301      	movs	r3, #1
 80009e2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 80009e4:	2301      	movs	r3, #1
 80009e6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009e8:	463b      	mov	r3, r7
 80009ea:	4619      	mov	r1, r3
 80009ec:	480c      	ldr	r0, [pc, #48]	@ (8000a20 <MX_ADC1_Init+0xb4>)
 80009ee:	f000 fe4b 	bl	8001688 <HAL_ADC_ConfigChannel>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d001      	beq.n	80009fc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80009f8:	f000 fa1e 	bl	8000e38 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80009fc:	2303      	movs	r3, #3
 80009fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000a00:	2302      	movs	r3, #2
 8000a02:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a04:	463b      	mov	r3, r7
 8000a06:	4619      	mov	r1, r3
 8000a08:	4805      	ldr	r0, [pc, #20]	@ (8000a20 <MX_ADC1_Init+0xb4>)
 8000a0a:	f000 fe3d 	bl	8001688 <HAL_ADC_ConfigChannel>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d001      	beq.n	8000a18 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000a14:	f000 fa10 	bl	8000e38 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a18:	bf00      	nop
 8000a1a:	3710      	adds	r7, #16
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	200000b8 	.word	0x200000b8
 8000a24:	40012000 	.word	0x40012000
 8000a28:	0f000001 	.word	0x0f000001

08000a2c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a30:	4b12      	ldr	r3, [pc, #72]	@ (8000a7c <MX_I2C1_Init+0x50>)
 8000a32:	4a13      	ldr	r2, [pc, #76]	@ (8000a80 <MX_I2C1_Init+0x54>)
 8000a34:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000a36:	4b11      	ldr	r3, [pc, #68]	@ (8000a7c <MX_I2C1_Init+0x50>)
 8000a38:	4a12      	ldr	r2, [pc, #72]	@ (8000a84 <MX_I2C1_Init+0x58>)
 8000a3a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000a7c <MX_I2C1_Init+0x50>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000a42:	4b0e      	ldr	r3, [pc, #56]	@ (8000a7c <MX_I2C1_Init+0x50>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a48:	4b0c      	ldr	r3, [pc, #48]	@ (8000a7c <MX_I2C1_Init+0x50>)
 8000a4a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000a4e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a50:	4b0a      	ldr	r3, [pc, #40]	@ (8000a7c <MX_I2C1_Init+0x50>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000a56:	4b09      	ldr	r3, [pc, #36]	@ (8000a7c <MX_I2C1_Init+0x50>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a5c:	4b07      	ldr	r3, [pc, #28]	@ (8000a7c <MX_I2C1_Init+0x50>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a62:	4b06      	ldr	r3, [pc, #24]	@ (8000a7c <MX_I2C1_Init+0x50>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a68:	4804      	ldr	r0, [pc, #16]	@ (8000a7c <MX_I2C1_Init+0x50>)
 8000a6a:	f003 ff7f 	bl	800496c <HAL_I2C_Init>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000a74:	f000 f9e0 	bl	8000e38 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a78:	bf00      	nop
 8000a7a:	bd80      	pop	{r7, pc}
 8000a7c:	20000160 	.word	0x20000160
 8000a80:	40005400 	.word	0x40005400
 8000a84:	000186a0 	.word	0x000186a0

08000a88 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000a8c:	4b13      	ldr	r3, [pc, #76]	@ (8000adc <MX_I2S3_Init+0x54>)
 8000a8e:	4a14      	ldr	r2, [pc, #80]	@ (8000ae0 <MX_I2S3_Init+0x58>)
 8000a90:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000a92:	4b12      	ldr	r3, [pc, #72]	@ (8000adc <MX_I2S3_Init+0x54>)
 8000a94:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a98:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000a9a:	4b10      	ldr	r3, [pc, #64]	@ (8000adc <MX_I2S3_Init+0x54>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000aa0:	4b0e      	ldr	r3, [pc, #56]	@ (8000adc <MX_I2S3_Init+0x54>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000aa6:	4b0d      	ldr	r3, [pc, #52]	@ (8000adc <MX_I2S3_Init+0x54>)
 8000aa8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000aac:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000aae:	4b0b      	ldr	r3, [pc, #44]	@ (8000adc <MX_I2S3_Init+0x54>)
 8000ab0:	4a0c      	ldr	r2, [pc, #48]	@ (8000ae4 <MX_I2S3_Init+0x5c>)
 8000ab2:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000ab4:	4b09      	ldr	r3, [pc, #36]	@ (8000adc <MX_I2S3_Init+0x54>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000aba:	4b08      	ldr	r3, [pc, #32]	@ (8000adc <MX_I2S3_Init+0x54>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000ac0:	4b06      	ldr	r3, [pc, #24]	@ (8000adc <MX_I2S3_Init+0x54>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000ac6:	4805      	ldr	r0, [pc, #20]	@ (8000adc <MX_I2S3_Init+0x54>)
 8000ac8:	f004 f894 	bl	8004bf4 <HAL_I2S_Init>
 8000acc:	4603      	mov	r3, r0
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d001      	beq.n	8000ad6 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000ad2:	f000 f9b1 	bl	8000e38 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000ad6:	bf00      	nop
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	bf00      	nop
 8000adc:	200001b4 	.word	0x200001b4
 8000ae0:	40003c00 	.word	0x40003c00
 8000ae4:	00017700 	.word	0x00017700

08000ae8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000aec:	4b17      	ldr	r3, [pc, #92]	@ (8000b4c <MX_SPI1_Init+0x64>)
 8000aee:	4a18      	ldr	r2, [pc, #96]	@ (8000b50 <MX_SPI1_Init+0x68>)
 8000af0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000af2:	4b16      	ldr	r3, [pc, #88]	@ (8000b4c <MX_SPI1_Init+0x64>)
 8000af4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000af8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000afa:	4b14      	ldr	r3, [pc, #80]	@ (8000b4c <MX_SPI1_Init+0x64>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b00:	4b12      	ldr	r3, [pc, #72]	@ (8000b4c <MX_SPI1_Init+0x64>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b06:	4b11      	ldr	r3, [pc, #68]	@ (8000b4c <MX_SPI1_Init+0x64>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000b4c <MX_SPI1_Init+0x64>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000b12:	4b0e      	ldr	r3, [pc, #56]	@ (8000b4c <MX_SPI1_Init+0x64>)
 8000b14:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b18:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000b1a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b4c <MX_SPI1_Init+0x64>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b20:	4b0a      	ldr	r3, [pc, #40]	@ (8000b4c <MX_SPI1_Init+0x64>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b26:	4b09      	ldr	r3, [pc, #36]	@ (8000b4c <MX_SPI1_Init+0x64>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b2c:	4b07      	ldr	r3, [pc, #28]	@ (8000b4c <MX_SPI1_Init+0x64>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000b32:	4b06      	ldr	r3, [pc, #24]	@ (8000b4c <MX_SPI1_Init+0x64>)
 8000b34:	220a      	movs	r2, #10
 8000b36:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000b38:	4804      	ldr	r0, [pc, #16]	@ (8000b4c <MX_SPI1_Init+0x64>)
 8000b3a:	f005 fad5 	bl	80060e8 <HAL_SPI_Init>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d001      	beq.n	8000b48 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000b44:	f000 f978 	bl	8000e38 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000b48:	bf00      	nop
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	200001fc 	.word	0x200001fc
 8000b50:	40013000 	.word	0x40013000

08000b54 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b58:	4b11      	ldr	r3, [pc, #68]	@ (8000ba0 <MX_USART2_UART_Init+0x4c>)
 8000b5a:	4a12      	ldr	r2, [pc, #72]	@ (8000ba4 <MX_USART2_UART_Init+0x50>)
 8000b5c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000b5e:	4b10      	ldr	r3, [pc, #64]	@ (8000ba0 <MX_USART2_UART_Init+0x4c>)
 8000b60:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b64:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b66:	4b0e      	ldr	r3, [pc, #56]	@ (8000ba0 <MX_USART2_UART_Init+0x4c>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b6c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ba0 <MX_USART2_UART_Init+0x4c>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b72:	4b0b      	ldr	r3, [pc, #44]	@ (8000ba0 <MX_USART2_UART_Init+0x4c>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b78:	4b09      	ldr	r3, [pc, #36]	@ (8000ba0 <MX_USART2_UART_Init+0x4c>)
 8000b7a:	220c      	movs	r2, #12
 8000b7c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b7e:	4b08      	ldr	r3, [pc, #32]	@ (8000ba0 <MX_USART2_UART_Init+0x4c>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b84:	4b06      	ldr	r3, [pc, #24]	@ (8000ba0 <MX_USART2_UART_Init+0x4c>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b8a:	4805      	ldr	r0, [pc, #20]	@ (8000ba0 <MX_USART2_UART_Init+0x4c>)
 8000b8c:	f005 fb35 	bl	80061fa <HAL_UART_Init>
 8000b90:	4603      	mov	r3, r0
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d001      	beq.n	8000b9a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000b96:	f000 f94f 	bl	8000e38 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b9a:	bf00      	nop
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	20000254 	.word	0x20000254
 8000ba4:	40004400 	.word	0x40004400

08000ba8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000bac:	4b11      	ldr	r3, [pc, #68]	@ (8000bf4 <MX_USART3_UART_Init+0x4c>)
 8000bae:	4a12      	ldr	r2, [pc, #72]	@ (8000bf8 <MX_USART3_UART_Init+0x50>)
 8000bb0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8000bb2:	4b10      	ldr	r3, [pc, #64]	@ (8000bf4 <MX_USART3_UART_Init+0x4c>)
 8000bb4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000bb8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000bba:	4b0e      	ldr	r3, [pc, #56]	@ (8000bf4 <MX_USART3_UART_Init+0x4c>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000bc0:	4b0c      	ldr	r3, [pc, #48]	@ (8000bf4 <MX_USART3_UART_Init+0x4c>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000bc6:	4b0b      	ldr	r3, [pc, #44]	@ (8000bf4 <MX_USART3_UART_Init+0x4c>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000bcc:	4b09      	ldr	r3, [pc, #36]	@ (8000bf4 <MX_USART3_UART_Init+0x4c>)
 8000bce:	220c      	movs	r2, #12
 8000bd0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bd2:	4b08      	ldr	r3, [pc, #32]	@ (8000bf4 <MX_USART3_UART_Init+0x4c>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bd8:	4b06      	ldr	r3, [pc, #24]	@ (8000bf4 <MX_USART3_UART_Init+0x4c>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000bde:	4805      	ldr	r0, [pc, #20]	@ (8000bf4 <MX_USART3_UART_Init+0x4c>)
 8000be0:	f005 fb0b 	bl	80061fa <HAL_UART_Init>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d001      	beq.n	8000bee <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000bea:	f000 f925 	bl	8000e38 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000bee:	bf00      	nop
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	2000029c 	.word	0x2000029c
 8000bf8:	40004800 	.word	0x40004800

08000bfc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000c02:	2300      	movs	r3, #0
 8000c04:	607b      	str	r3, [r7, #4]
 8000c06:	4b0c      	ldr	r3, [pc, #48]	@ (8000c38 <MX_DMA_Init+0x3c>)
 8000c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0a:	4a0b      	ldr	r2, [pc, #44]	@ (8000c38 <MX_DMA_Init+0x3c>)
 8000c0c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000c10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c12:	4b09      	ldr	r3, [pc, #36]	@ (8000c38 <MX_DMA_Init+0x3c>)
 8000c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000c1a:	607b      	str	r3, [r7, #4]
 8000c1c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000c1e:	2200      	movs	r2, #0
 8000c20:	2100      	movs	r1, #0
 8000c22:	2038      	movs	r0, #56	@ 0x38
 8000c24:	f001 f829 	bl	8001c7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000c28:	2038      	movs	r0, #56	@ 0x38
 8000c2a:	f001 f842 	bl	8001cb2 <HAL_NVIC_EnableIRQ>

}
 8000c2e:	bf00      	nop
 8000c30:	3708      	adds	r7, #8
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	40023800 	.word	0x40023800

08000c3c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b08c      	sub	sp, #48	@ 0x30
 8000c40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c42:	f107 031c 	add.w	r3, r7, #28
 8000c46:	2200      	movs	r2, #0
 8000c48:	601a      	str	r2, [r3, #0]
 8000c4a:	605a      	str	r2, [r3, #4]
 8000c4c:	609a      	str	r2, [r3, #8]
 8000c4e:	60da      	str	r2, [r3, #12]
 8000c50:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c52:	2300      	movs	r3, #0
 8000c54:	61bb      	str	r3, [r7, #24]
 8000c56:	4b72      	ldr	r3, [pc, #456]	@ (8000e20 <MX_GPIO_Init+0x1e4>)
 8000c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c5a:	4a71      	ldr	r2, [pc, #452]	@ (8000e20 <MX_GPIO_Init+0x1e4>)
 8000c5c:	f043 0310 	orr.w	r3, r3, #16
 8000c60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c62:	4b6f      	ldr	r3, [pc, #444]	@ (8000e20 <MX_GPIO_Init+0x1e4>)
 8000c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c66:	f003 0310 	and.w	r3, r3, #16
 8000c6a:	61bb      	str	r3, [r7, #24]
 8000c6c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c6e:	2300      	movs	r3, #0
 8000c70:	617b      	str	r3, [r7, #20]
 8000c72:	4b6b      	ldr	r3, [pc, #428]	@ (8000e20 <MX_GPIO_Init+0x1e4>)
 8000c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c76:	4a6a      	ldr	r2, [pc, #424]	@ (8000e20 <MX_GPIO_Init+0x1e4>)
 8000c78:	f043 0304 	orr.w	r3, r3, #4
 8000c7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c7e:	4b68      	ldr	r3, [pc, #416]	@ (8000e20 <MX_GPIO_Init+0x1e4>)
 8000c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c82:	f003 0304 	and.w	r3, r3, #4
 8000c86:	617b      	str	r3, [r7, #20]
 8000c88:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	613b      	str	r3, [r7, #16]
 8000c8e:	4b64      	ldr	r3, [pc, #400]	@ (8000e20 <MX_GPIO_Init+0x1e4>)
 8000c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c92:	4a63      	ldr	r2, [pc, #396]	@ (8000e20 <MX_GPIO_Init+0x1e4>)
 8000c94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c9a:	4b61      	ldr	r3, [pc, #388]	@ (8000e20 <MX_GPIO_Init+0x1e4>)
 8000c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ca2:	613b      	str	r3, [r7, #16]
 8000ca4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	60fb      	str	r3, [r7, #12]
 8000caa:	4b5d      	ldr	r3, [pc, #372]	@ (8000e20 <MX_GPIO_Init+0x1e4>)
 8000cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cae:	4a5c      	ldr	r2, [pc, #368]	@ (8000e20 <MX_GPIO_Init+0x1e4>)
 8000cb0:	f043 0301 	orr.w	r3, r3, #1
 8000cb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cb6:	4b5a      	ldr	r3, [pc, #360]	@ (8000e20 <MX_GPIO_Init+0x1e4>)
 8000cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cba:	f003 0301 	and.w	r3, r3, #1
 8000cbe:	60fb      	str	r3, [r7, #12]
 8000cc0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	60bb      	str	r3, [r7, #8]
 8000cc6:	4b56      	ldr	r3, [pc, #344]	@ (8000e20 <MX_GPIO_Init+0x1e4>)
 8000cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cca:	4a55      	ldr	r2, [pc, #340]	@ (8000e20 <MX_GPIO_Init+0x1e4>)
 8000ccc:	f043 0302 	orr.w	r3, r3, #2
 8000cd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cd2:	4b53      	ldr	r3, [pc, #332]	@ (8000e20 <MX_GPIO_Init+0x1e4>)
 8000cd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cd6:	f003 0302 	and.w	r3, r3, #2
 8000cda:	60bb      	str	r3, [r7, #8]
 8000cdc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cde:	2300      	movs	r3, #0
 8000ce0:	607b      	str	r3, [r7, #4]
 8000ce2:	4b4f      	ldr	r3, [pc, #316]	@ (8000e20 <MX_GPIO_Init+0x1e4>)
 8000ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ce6:	4a4e      	ldr	r2, [pc, #312]	@ (8000e20 <MX_GPIO_Init+0x1e4>)
 8000ce8:	f043 0308 	orr.w	r3, r3, #8
 8000cec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cee:	4b4c      	ldr	r3, [pc, #304]	@ (8000e20 <MX_GPIO_Init+0x1e4>)
 8000cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cf2:	f003 0308 	and.w	r3, r3, #8
 8000cf6:	607b      	str	r3, [r7, #4]
 8000cf8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2108      	movs	r1, #8
 8000cfe:	4849      	ldr	r0, [pc, #292]	@ (8000e24 <MX_GPIO_Init+0x1e8>)
 8000d00:	f001 fd0a 	bl	8002718 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000d04:	2201      	movs	r2, #1
 8000d06:	2101      	movs	r1, #1
 8000d08:	4847      	ldr	r0, [pc, #284]	@ (8000e28 <MX_GPIO_Init+0x1ec>)
 8000d0a:	f001 fd05 	bl	8002718 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000d0e:	2200      	movs	r2, #0
 8000d10:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8000d14:	4845      	ldr	r0, [pc, #276]	@ (8000e2c <MX_GPIO_Init+0x1f0>)
 8000d16:	f001 fcff 	bl	8002718 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000d1a:	2308      	movs	r3, #8
 8000d1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d1e:	2301      	movs	r3, #1
 8000d20:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d22:	2300      	movs	r3, #0
 8000d24:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d26:	2300      	movs	r3, #0
 8000d28:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d2a:	f107 031c 	add.w	r3, r7, #28
 8000d2e:	4619      	mov	r1, r3
 8000d30:	483c      	ldr	r0, [pc, #240]	@ (8000e24 <MX_GPIO_Init+0x1e8>)
 8000d32:	f001 fb55 	bl	80023e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000d36:	2301      	movs	r3, #1
 8000d38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d42:	2300      	movs	r3, #0
 8000d44:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000d46:	f107 031c 	add.w	r3, r7, #28
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	4836      	ldr	r0, [pc, #216]	@ (8000e28 <MX_GPIO_Init+0x1ec>)
 8000d4e:	f001 fb47 	bl	80023e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000d52:	2308      	movs	r3, #8
 8000d54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d56:	2302      	movs	r3, #2
 8000d58:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000d62:	2305      	movs	r3, #5
 8000d64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000d66:	f107 031c 	add.w	r3, r7, #28
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	482e      	ldr	r0, [pc, #184]	@ (8000e28 <MX_GPIO_Init+0x1ec>)
 8000d6e:	f001 fb37 	bl	80023e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000d72:	2301      	movs	r3, #1
 8000d74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000d76:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000d7a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000d80:	f107 031c 	add.w	r3, r7, #28
 8000d84:	4619      	mov	r1, r3
 8000d86:	482a      	ldr	r0, [pc, #168]	@ (8000e30 <MX_GPIO_Init+0x1f4>)
 8000d88:	f001 fb2a 	bl	80023e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000d8c:	2304      	movs	r3, #4
 8000d8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d90:	2300      	movs	r3, #0
 8000d92:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d94:	2300      	movs	r3, #0
 8000d96:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d98:	f107 031c 	add.w	r3, r7, #28
 8000d9c:	4619      	mov	r1, r3
 8000d9e:	4825      	ldr	r0, [pc, #148]	@ (8000e34 <MX_GPIO_Init+0x1f8>)
 8000da0:	f001 fb1e 	bl	80023e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000da4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000da8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000daa:	2302      	movs	r3, #2
 8000dac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dae:	2300      	movs	r3, #0
 8000db0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000db2:	2300      	movs	r3, #0
 8000db4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000db6:	2305      	movs	r3, #5
 8000db8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000dba:	f107 031c 	add.w	r3, r7, #28
 8000dbe:	4619      	mov	r1, r3
 8000dc0:	481c      	ldr	r0, [pc, #112]	@ (8000e34 <MX_GPIO_Init+0x1f8>)
 8000dc2:	f001 fb0d 	bl	80023e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000dc6:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8000dca:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dcc:	2301      	movs	r3, #1
 8000dce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000dd8:	f107 031c 	add.w	r3, r7, #28
 8000ddc:	4619      	mov	r1, r3
 8000dde:	4813      	ldr	r0, [pc, #76]	@ (8000e2c <MX_GPIO_Init+0x1f0>)
 8000de0:	f001 fafe 	bl	80023e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000de4:	2320      	movs	r3, #32
 8000de6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000de8:	2300      	movs	r3, #0
 8000dea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dec:	2300      	movs	r3, #0
 8000dee:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000df0:	f107 031c 	add.w	r3, r7, #28
 8000df4:	4619      	mov	r1, r3
 8000df6:	480d      	ldr	r0, [pc, #52]	@ (8000e2c <MX_GPIO_Init+0x1f0>)
 8000df8:	f001 faf2 	bl	80023e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000dfc:	2302      	movs	r3, #2
 8000dfe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000e00:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000e04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e06:	2300      	movs	r3, #0
 8000e08:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000e0a:	f107 031c 	add.w	r3, r7, #28
 8000e0e:	4619      	mov	r1, r3
 8000e10:	4804      	ldr	r0, [pc, #16]	@ (8000e24 <MX_GPIO_Init+0x1e8>)
 8000e12:	f001 fae5 	bl	80023e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e16:	bf00      	nop
 8000e18:	3730      	adds	r7, #48	@ 0x30
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	40023800 	.word	0x40023800
 8000e24:	40021000 	.word	0x40021000
 8000e28:	40020800 	.word	0x40020800
 8000e2c:	40020c00 	.word	0x40020c00
 8000e30:	40020000 	.word	0x40020000
 8000e34:	40020400 	.word	0x40020400

08000e38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e3c:	b672      	cpsid	i
}
 8000e3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e40:	bf00      	nop
 8000e42:	e7fd      	b.n	8000e40 <Error_Handler+0x8>

08000e44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	607b      	str	r3, [r7, #4]
 8000e4e:	4b10      	ldr	r3, [pc, #64]	@ (8000e90 <HAL_MspInit+0x4c>)
 8000e50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e52:	4a0f      	ldr	r2, [pc, #60]	@ (8000e90 <HAL_MspInit+0x4c>)
 8000e54:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e58:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e5a:	4b0d      	ldr	r3, [pc, #52]	@ (8000e90 <HAL_MspInit+0x4c>)
 8000e5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e62:	607b      	str	r3, [r7, #4]
 8000e64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e66:	2300      	movs	r3, #0
 8000e68:	603b      	str	r3, [r7, #0]
 8000e6a:	4b09      	ldr	r3, [pc, #36]	@ (8000e90 <HAL_MspInit+0x4c>)
 8000e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e6e:	4a08      	ldr	r2, [pc, #32]	@ (8000e90 <HAL_MspInit+0x4c>)
 8000e70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e74:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e76:	4b06      	ldr	r3, [pc, #24]	@ (8000e90 <HAL_MspInit+0x4c>)
 8000e78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e7e:	603b      	str	r3, [r7, #0]
 8000e80:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000e82:	2007      	movs	r0, #7
 8000e84:	f000 feee 	bl	8001c64 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e88:	bf00      	nop
 8000e8a:	3708      	adds	r7, #8
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	40023800 	.word	0x40023800

08000e94 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b08a      	sub	sp, #40	@ 0x28
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e9c:	f107 0314 	add.w	r3, r7, #20
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	601a      	str	r2, [r3, #0]
 8000ea4:	605a      	str	r2, [r3, #4]
 8000ea6:	609a      	str	r2, [r3, #8]
 8000ea8:	60da      	str	r2, [r3, #12]
 8000eaa:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	4a2f      	ldr	r2, [pc, #188]	@ (8000f70 <HAL_ADC_MspInit+0xdc>)
 8000eb2:	4293      	cmp	r3, r2
 8000eb4:	d158      	bne.n	8000f68 <HAL_ADC_MspInit+0xd4>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	613b      	str	r3, [r7, #16]
 8000eba:	4b2e      	ldr	r3, [pc, #184]	@ (8000f74 <HAL_ADC_MspInit+0xe0>)
 8000ebc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ebe:	4a2d      	ldr	r2, [pc, #180]	@ (8000f74 <HAL_ADC_MspInit+0xe0>)
 8000ec0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ec4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ec6:	4b2b      	ldr	r3, [pc, #172]	@ (8000f74 <HAL_ADC_MspInit+0xe0>)
 8000ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ece:	613b      	str	r3, [r7, #16]
 8000ed0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	60fb      	str	r3, [r7, #12]
 8000ed6:	4b27      	ldr	r3, [pc, #156]	@ (8000f74 <HAL_ADC_MspInit+0xe0>)
 8000ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eda:	4a26      	ldr	r2, [pc, #152]	@ (8000f74 <HAL_ADC_MspInit+0xe0>)
 8000edc:	f043 0301 	orr.w	r3, r3, #1
 8000ee0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ee2:	4b24      	ldr	r3, [pc, #144]	@ (8000f74 <HAL_ADC_MspInit+0xe0>)
 8000ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ee6:	f003 0301 	and.w	r3, r3, #1
 8000eea:	60fb      	str	r3, [r7, #12]
 8000eec:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8000eee:	230a      	movs	r3, #10
 8000ef0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ef2:	2303      	movs	r3, #3
 8000ef4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000efa:	f107 0314 	add.w	r3, r7, #20
 8000efe:	4619      	mov	r1, r3
 8000f00:	481d      	ldr	r0, [pc, #116]	@ (8000f78 <HAL_ADC_MspInit+0xe4>)
 8000f02:	f001 fa6d 	bl	80023e0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000f06:	4b1d      	ldr	r3, [pc, #116]	@ (8000f7c <HAL_ADC_MspInit+0xe8>)
 8000f08:	4a1d      	ldr	r2, [pc, #116]	@ (8000f80 <HAL_ADC_MspInit+0xec>)
 8000f0a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000f0c:	4b1b      	ldr	r3, [pc, #108]	@ (8000f7c <HAL_ADC_MspInit+0xe8>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f12:	4b1a      	ldr	r3, [pc, #104]	@ (8000f7c <HAL_ADC_MspInit+0xe8>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f18:	4b18      	ldr	r3, [pc, #96]	@ (8000f7c <HAL_ADC_MspInit+0xe8>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000f1e:	4b17      	ldr	r3, [pc, #92]	@ (8000f7c <HAL_ADC_MspInit+0xe8>)
 8000f20:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f24:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f26:	4b15      	ldr	r3, [pc, #84]	@ (8000f7c <HAL_ADC_MspInit+0xe8>)
 8000f28:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000f2c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000f2e:	4b13      	ldr	r3, [pc, #76]	@ (8000f7c <HAL_ADC_MspInit+0xe8>)
 8000f30:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f34:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000f36:	4b11      	ldr	r3, [pc, #68]	@ (8000f7c <HAL_ADC_MspInit+0xe8>)
 8000f38:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f3c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000f3e:	4b0f      	ldr	r3, [pc, #60]	@ (8000f7c <HAL_ADC_MspInit+0xe8>)
 8000f40:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000f44:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000f46:	4b0d      	ldr	r3, [pc, #52]	@ (8000f7c <HAL_ADC_MspInit+0xe8>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000f4c:	480b      	ldr	r0, [pc, #44]	@ (8000f7c <HAL_ADC_MspInit+0xe8>)
 8000f4e:	f000 fecb 	bl	8001ce8 <HAL_DMA_Init>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d001      	beq.n	8000f5c <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 8000f58:	f7ff ff6e 	bl	8000e38 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	4a07      	ldr	r2, [pc, #28]	@ (8000f7c <HAL_ADC_MspInit+0xe8>)
 8000f60:	639a      	str	r2, [r3, #56]	@ 0x38
 8000f62:	4a06      	ldr	r2, [pc, #24]	@ (8000f7c <HAL_ADC_MspInit+0xe8>)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000f68:	bf00      	nop
 8000f6a:	3728      	adds	r7, #40	@ 0x28
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	40012000 	.word	0x40012000
 8000f74:	40023800 	.word	0x40023800
 8000f78:	40020000 	.word	0x40020000
 8000f7c:	20000100 	.word	0x20000100
 8000f80:	40026410 	.word	0x40026410

08000f84 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b08a      	sub	sp, #40	@ 0x28
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f8c:	f107 0314 	add.w	r3, r7, #20
 8000f90:	2200      	movs	r2, #0
 8000f92:	601a      	str	r2, [r3, #0]
 8000f94:	605a      	str	r2, [r3, #4]
 8000f96:	609a      	str	r2, [r3, #8]
 8000f98:	60da      	str	r2, [r3, #12]
 8000f9a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4a19      	ldr	r2, [pc, #100]	@ (8001008 <HAL_I2C_MspInit+0x84>)
 8000fa2:	4293      	cmp	r3, r2
 8000fa4:	d12c      	bne.n	8001000 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	613b      	str	r3, [r7, #16]
 8000faa:	4b18      	ldr	r3, [pc, #96]	@ (800100c <HAL_I2C_MspInit+0x88>)
 8000fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fae:	4a17      	ldr	r2, [pc, #92]	@ (800100c <HAL_I2C_MspInit+0x88>)
 8000fb0:	f043 0302 	orr.w	r3, r3, #2
 8000fb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fb6:	4b15      	ldr	r3, [pc, #84]	@ (800100c <HAL_I2C_MspInit+0x88>)
 8000fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fba:	f003 0302 	and.w	r3, r3, #2
 8000fbe:	613b      	str	r3, [r7, #16]
 8000fc0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000fc2:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000fc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000fc8:	2312      	movs	r3, #18
 8000fca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000fd4:	2304      	movs	r3, #4
 8000fd6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fd8:	f107 0314 	add.w	r3, r7, #20
 8000fdc:	4619      	mov	r1, r3
 8000fde:	480c      	ldr	r0, [pc, #48]	@ (8001010 <HAL_I2C_MspInit+0x8c>)
 8000fe0:	f001 f9fe 	bl	80023e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	60fb      	str	r3, [r7, #12]
 8000fe8:	4b08      	ldr	r3, [pc, #32]	@ (800100c <HAL_I2C_MspInit+0x88>)
 8000fea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fec:	4a07      	ldr	r2, [pc, #28]	@ (800100c <HAL_I2C_MspInit+0x88>)
 8000fee:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000ff2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ff4:	4b05      	ldr	r3, [pc, #20]	@ (800100c <HAL_I2C_MspInit+0x88>)
 8000ff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ff8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ffc:	60fb      	str	r3, [r7, #12]
 8000ffe:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001000:	bf00      	nop
 8001002:	3728      	adds	r7, #40	@ 0x28
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}
 8001008:	40005400 	.word	0x40005400
 800100c:	40023800 	.word	0x40023800
 8001010:	40020400 	.word	0x40020400

08001014 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b08e      	sub	sp, #56	@ 0x38
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800101c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001020:	2200      	movs	r2, #0
 8001022:	601a      	str	r2, [r3, #0]
 8001024:	605a      	str	r2, [r3, #4]
 8001026:	609a      	str	r2, [r3, #8]
 8001028:	60da      	str	r2, [r3, #12]
 800102a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800102c:	f107 0314 	add.w	r3, r7, #20
 8001030:	2200      	movs	r2, #0
 8001032:	601a      	str	r2, [r3, #0]
 8001034:	605a      	str	r2, [r3, #4]
 8001036:	609a      	str	r2, [r3, #8]
 8001038:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	4a31      	ldr	r2, [pc, #196]	@ (8001104 <HAL_I2S_MspInit+0xf0>)
 8001040:	4293      	cmp	r3, r2
 8001042:	d15a      	bne.n	80010fa <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001044:	2301      	movs	r3, #1
 8001046:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001048:	23c0      	movs	r3, #192	@ 0xc0
 800104a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800104c:	2302      	movs	r3, #2
 800104e:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001050:	f107 0314 	add.w	r3, r7, #20
 8001054:	4618      	mov	r0, r3
 8001056:	f004 ff05 	bl	8005e64 <HAL_RCCEx_PeriphCLKConfig>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8001060:	f7ff feea 	bl	8000e38 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001064:	2300      	movs	r3, #0
 8001066:	613b      	str	r3, [r7, #16]
 8001068:	4b27      	ldr	r3, [pc, #156]	@ (8001108 <HAL_I2S_MspInit+0xf4>)
 800106a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800106c:	4a26      	ldr	r2, [pc, #152]	@ (8001108 <HAL_I2S_MspInit+0xf4>)
 800106e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001072:	6413      	str	r3, [r2, #64]	@ 0x40
 8001074:	4b24      	ldr	r3, [pc, #144]	@ (8001108 <HAL_I2S_MspInit+0xf4>)
 8001076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001078:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800107c:	613b      	str	r3, [r7, #16]
 800107e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001080:	2300      	movs	r3, #0
 8001082:	60fb      	str	r3, [r7, #12]
 8001084:	4b20      	ldr	r3, [pc, #128]	@ (8001108 <HAL_I2S_MspInit+0xf4>)
 8001086:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001088:	4a1f      	ldr	r2, [pc, #124]	@ (8001108 <HAL_I2S_MspInit+0xf4>)
 800108a:	f043 0301 	orr.w	r3, r3, #1
 800108e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001090:	4b1d      	ldr	r3, [pc, #116]	@ (8001108 <HAL_I2S_MspInit+0xf4>)
 8001092:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001094:	f003 0301 	and.w	r3, r3, #1
 8001098:	60fb      	str	r3, [r7, #12]
 800109a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800109c:	2300      	movs	r3, #0
 800109e:	60bb      	str	r3, [r7, #8]
 80010a0:	4b19      	ldr	r3, [pc, #100]	@ (8001108 <HAL_I2S_MspInit+0xf4>)
 80010a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010a4:	4a18      	ldr	r2, [pc, #96]	@ (8001108 <HAL_I2S_MspInit+0xf4>)
 80010a6:	f043 0304 	orr.w	r3, r3, #4
 80010aa:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ac:	4b16      	ldr	r3, [pc, #88]	@ (8001108 <HAL_I2S_MspInit+0xf4>)
 80010ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010b0:	f003 0304 	and.w	r3, r3, #4
 80010b4:	60bb      	str	r3, [r7, #8]
 80010b6:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80010b8:	2310      	movs	r3, #16
 80010ba:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010bc:	2302      	movs	r3, #2
 80010be:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c0:	2300      	movs	r3, #0
 80010c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010c4:	2300      	movs	r3, #0
 80010c6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80010c8:	2306      	movs	r3, #6
 80010ca:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80010cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010d0:	4619      	mov	r1, r3
 80010d2:	480e      	ldr	r0, [pc, #56]	@ (800110c <HAL_I2S_MspInit+0xf8>)
 80010d4:	f001 f984 	bl	80023e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80010d8:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 80010dc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010de:	2302      	movs	r3, #2
 80010e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e2:	2300      	movs	r3, #0
 80010e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010e6:	2300      	movs	r3, #0
 80010e8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80010ea:	2306      	movs	r3, #6
 80010ec:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010f2:	4619      	mov	r1, r3
 80010f4:	4806      	ldr	r0, [pc, #24]	@ (8001110 <HAL_I2S_MspInit+0xfc>)
 80010f6:	f001 f973 	bl	80023e0 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 80010fa:	bf00      	nop
 80010fc:	3738      	adds	r7, #56	@ 0x38
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	40003c00 	.word	0x40003c00
 8001108:	40023800 	.word	0x40023800
 800110c:	40020000 	.word	0x40020000
 8001110:	40020800 	.word	0x40020800

08001114 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b08a      	sub	sp, #40	@ 0x28
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800111c:	f107 0314 	add.w	r3, r7, #20
 8001120:	2200      	movs	r2, #0
 8001122:	601a      	str	r2, [r3, #0]
 8001124:	605a      	str	r2, [r3, #4]
 8001126:	609a      	str	r2, [r3, #8]
 8001128:	60da      	str	r2, [r3, #12]
 800112a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a19      	ldr	r2, [pc, #100]	@ (8001198 <HAL_SPI_MspInit+0x84>)
 8001132:	4293      	cmp	r3, r2
 8001134:	d12b      	bne.n	800118e <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001136:	2300      	movs	r3, #0
 8001138:	613b      	str	r3, [r7, #16]
 800113a:	4b18      	ldr	r3, [pc, #96]	@ (800119c <HAL_SPI_MspInit+0x88>)
 800113c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800113e:	4a17      	ldr	r2, [pc, #92]	@ (800119c <HAL_SPI_MspInit+0x88>)
 8001140:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001144:	6453      	str	r3, [r2, #68]	@ 0x44
 8001146:	4b15      	ldr	r3, [pc, #84]	@ (800119c <HAL_SPI_MspInit+0x88>)
 8001148:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800114a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800114e:	613b      	str	r3, [r7, #16]
 8001150:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001152:	2300      	movs	r3, #0
 8001154:	60fb      	str	r3, [r7, #12]
 8001156:	4b11      	ldr	r3, [pc, #68]	@ (800119c <HAL_SPI_MspInit+0x88>)
 8001158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800115a:	4a10      	ldr	r2, [pc, #64]	@ (800119c <HAL_SPI_MspInit+0x88>)
 800115c:	f043 0301 	orr.w	r3, r3, #1
 8001160:	6313      	str	r3, [r2, #48]	@ 0x30
 8001162:	4b0e      	ldr	r3, [pc, #56]	@ (800119c <HAL_SPI_MspInit+0x88>)
 8001164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001166:	f003 0301 	and.w	r3, r3, #1
 800116a:	60fb      	str	r3, [r7, #12]
 800116c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800116e:	23e0      	movs	r3, #224	@ 0xe0
 8001170:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001172:	2302      	movs	r3, #2
 8001174:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001176:	2300      	movs	r3, #0
 8001178:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117a:	2300      	movs	r3, #0
 800117c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800117e:	2305      	movs	r3, #5
 8001180:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001182:	f107 0314 	add.w	r3, r7, #20
 8001186:	4619      	mov	r1, r3
 8001188:	4805      	ldr	r0, [pc, #20]	@ (80011a0 <HAL_SPI_MspInit+0x8c>)
 800118a:	f001 f929 	bl	80023e0 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800118e:	bf00      	nop
 8001190:	3728      	adds	r7, #40	@ 0x28
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	40013000 	.word	0x40013000
 800119c:	40023800 	.word	0x40023800
 80011a0:	40020000 	.word	0x40020000

080011a4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b08e      	sub	sp, #56	@ 0x38
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011b0:	2200      	movs	r2, #0
 80011b2:	601a      	str	r2, [r3, #0]
 80011b4:	605a      	str	r2, [r3, #4]
 80011b6:	609a      	str	r2, [r3, #8]
 80011b8:	60da      	str	r2, [r3, #12]
 80011ba:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4a59      	ldr	r2, [pc, #356]	@ (8001328 <HAL_UART_MspInit+0x184>)
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d152      	bne.n	800126c <HAL_UART_MspInit+0xc8>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80011c6:	2300      	movs	r3, #0
 80011c8:	623b      	str	r3, [r7, #32]
 80011ca:	4b58      	ldr	r3, [pc, #352]	@ (800132c <HAL_UART_MspInit+0x188>)
 80011cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ce:	4a57      	ldr	r2, [pc, #348]	@ (800132c <HAL_UART_MspInit+0x188>)
 80011d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80011d6:	4b55      	ldr	r3, [pc, #340]	@ (800132c <HAL_UART_MspInit+0x188>)
 80011d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011de:	623b      	str	r3, [r7, #32]
 80011e0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011e2:	2300      	movs	r3, #0
 80011e4:	61fb      	str	r3, [r7, #28]
 80011e6:	4b51      	ldr	r3, [pc, #324]	@ (800132c <HAL_UART_MspInit+0x188>)
 80011e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ea:	4a50      	ldr	r2, [pc, #320]	@ (800132c <HAL_UART_MspInit+0x188>)
 80011ec:	f043 0301 	orr.w	r3, r3, #1
 80011f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011f2:	4b4e      	ldr	r3, [pc, #312]	@ (800132c <HAL_UART_MspInit+0x188>)
 80011f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f6:	f003 0301 	and.w	r3, r3, #1
 80011fa:	61fb      	str	r3, [r7, #28]
 80011fc:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80011fe:	2300      	movs	r3, #0
 8001200:	61bb      	str	r3, [r7, #24]
 8001202:	4b4a      	ldr	r3, [pc, #296]	@ (800132c <HAL_UART_MspInit+0x188>)
 8001204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001206:	4a49      	ldr	r2, [pc, #292]	@ (800132c <HAL_UART_MspInit+0x188>)
 8001208:	f043 0308 	orr.w	r3, r3, #8
 800120c:	6313      	str	r3, [r2, #48]	@ 0x30
 800120e:	4b47      	ldr	r3, [pc, #284]	@ (800132c <HAL_UART_MspInit+0x188>)
 8001210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001212:	f003 0308 	and.w	r3, r3, #8
 8001216:	61bb      	str	r3, [r7, #24]
 8001218:	69bb      	ldr	r3, [r7, #24]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800121a:	2304      	movs	r3, #4
 800121c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800121e:	2302      	movs	r3, #2
 8001220:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001222:	2300      	movs	r3, #0
 8001224:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001226:	2303      	movs	r3, #3
 8001228:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800122a:	2307      	movs	r3, #7
 800122c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800122e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001232:	4619      	mov	r1, r3
 8001234:	483e      	ldr	r0, [pc, #248]	@ (8001330 <HAL_UART_MspInit+0x18c>)
 8001236:	f001 f8d3 	bl	80023e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800123a:	2340      	movs	r3, #64	@ 0x40
 800123c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800123e:	2302      	movs	r3, #2
 8001240:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001242:	2300      	movs	r3, #0
 8001244:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001246:	2303      	movs	r3, #3
 8001248:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800124a:	2307      	movs	r3, #7
 800124c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800124e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001252:	4619      	mov	r1, r3
 8001254:	4837      	ldr	r0, [pc, #220]	@ (8001334 <HAL_UART_MspInit+0x190>)
 8001256:	f001 f8c3 	bl	80023e0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 1);
 800125a:	2201      	movs	r2, #1
 800125c:	2100      	movs	r1, #0
 800125e:	2026      	movs	r0, #38	@ 0x26
 8001260:	f000 fd0b 	bl	8001c7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001264:	2026      	movs	r0, #38	@ 0x26
 8001266:	f000 fd24 	bl	8001cb2 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 800126a:	e058      	b.n	800131e <HAL_UART_MspInit+0x17a>
  else if(huart->Instance==USART3)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4a31      	ldr	r2, [pc, #196]	@ (8001338 <HAL_UART_MspInit+0x194>)
 8001272:	4293      	cmp	r3, r2
 8001274:	d153      	bne.n	800131e <HAL_UART_MspInit+0x17a>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001276:	2300      	movs	r3, #0
 8001278:	617b      	str	r3, [r7, #20]
 800127a:	4b2c      	ldr	r3, [pc, #176]	@ (800132c <HAL_UART_MspInit+0x188>)
 800127c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800127e:	4a2b      	ldr	r2, [pc, #172]	@ (800132c <HAL_UART_MspInit+0x188>)
 8001280:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001284:	6413      	str	r3, [r2, #64]	@ 0x40
 8001286:	4b29      	ldr	r3, [pc, #164]	@ (800132c <HAL_UART_MspInit+0x188>)
 8001288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800128a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800128e:	617b      	str	r3, [r7, #20]
 8001290:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001292:	2300      	movs	r3, #0
 8001294:	613b      	str	r3, [r7, #16]
 8001296:	4b25      	ldr	r3, [pc, #148]	@ (800132c <HAL_UART_MspInit+0x188>)
 8001298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800129a:	4a24      	ldr	r2, [pc, #144]	@ (800132c <HAL_UART_MspInit+0x188>)
 800129c:	f043 0302 	orr.w	r3, r3, #2
 80012a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012a2:	4b22      	ldr	r3, [pc, #136]	@ (800132c <HAL_UART_MspInit+0x188>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a6:	f003 0302 	and.w	r3, r3, #2
 80012aa:	613b      	str	r3, [r7, #16]
 80012ac:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80012ae:	2300      	movs	r3, #0
 80012b0:	60fb      	str	r3, [r7, #12]
 80012b2:	4b1e      	ldr	r3, [pc, #120]	@ (800132c <HAL_UART_MspInit+0x188>)
 80012b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012b6:	4a1d      	ldr	r2, [pc, #116]	@ (800132c <HAL_UART_MspInit+0x188>)
 80012b8:	f043 0308 	orr.w	r3, r3, #8
 80012bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80012be:	4b1b      	ldr	r3, [pc, #108]	@ (800132c <HAL_UART_MspInit+0x188>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c2:	f003 0308 	and.w	r3, r3, #8
 80012c6:	60fb      	str	r3, [r7, #12]
 80012c8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80012ca:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80012ce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d0:	2302      	movs	r3, #2
 80012d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d4:	2300      	movs	r3, #0
 80012d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012d8:	2303      	movs	r3, #3
 80012da:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80012dc:	2307      	movs	r3, #7
 80012de:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012e4:	4619      	mov	r1, r3
 80012e6:	4815      	ldr	r0, [pc, #84]	@ (800133c <HAL_UART_MspInit+0x198>)
 80012e8:	f001 f87a 	bl	80023e0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80012ec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80012f0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012f2:	2302      	movs	r3, #2
 80012f4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f6:	2300      	movs	r3, #0
 80012f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012fa:	2303      	movs	r3, #3
 80012fc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80012fe:	2307      	movs	r3, #7
 8001300:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001302:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001306:	4619      	mov	r1, r3
 8001308:	480a      	ldr	r0, [pc, #40]	@ (8001334 <HAL_UART_MspInit+0x190>)
 800130a:	f001 f869 	bl	80023e0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 2);
 800130e:	2202      	movs	r2, #2
 8001310:	2100      	movs	r1, #0
 8001312:	2027      	movs	r0, #39	@ 0x27
 8001314:	f000 fcb1 	bl	8001c7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001318:	2027      	movs	r0, #39	@ 0x27
 800131a:	f000 fcca 	bl	8001cb2 <HAL_NVIC_EnableIRQ>
}
 800131e:	bf00      	nop
 8001320:	3738      	adds	r7, #56	@ 0x38
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	40004400 	.word	0x40004400
 800132c:	40023800 	.word	0x40023800
 8001330:	40020000 	.word	0x40020000
 8001334:	40020c00 	.word	0x40020c00
 8001338:	40004800 	.word	0x40004800
 800133c:	40020400 	.word	0x40020400

08001340 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001344:	bf00      	nop
 8001346:	e7fd      	b.n	8001344 <NMI_Handler+0x4>

08001348 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800134c:	bf00      	nop
 800134e:	e7fd      	b.n	800134c <HardFault_Handler+0x4>

08001350 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001354:	bf00      	nop
 8001356:	e7fd      	b.n	8001354 <MemManage_Handler+0x4>

08001358 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800135c:	bf00      	nop
 800135e:	e7fd      	b.n	800135c <BusFault_Handler+0x4>

08001360 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001360:	b480      	push	{r7}
 8001362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001364:	bf00      	nop
 8001366:	e7fd      	b.n	8001364 <UsageFault_Handler+0x4>

08001368 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800136c:	bf00      	nop
 800136e:	46bd      	mov	sp, r7
 8001370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001374:	4770      	bx	lr

08001376 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001376:	b480      	push	{r7}
 8001378:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800137a:	bf00      	nop
 800137c:	46bd      	mov	sp, r7
 800137e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001382:	4770      	bx	lr

08001384 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001388:	bf00      	nop
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr

08001392 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001392:	b580      	push	{r7, lr}
 8001394:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001396:	f000 f8ef 	bl	8001578 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800139a:	bf00      	nop
 800139c:	bd80      	pop	{r7, pc}
	...

080013a0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80013a4:	4802      	ldr	r0, [pc, #8]	@ (80013b0 <USART2_IRQHandler+0x10>)
 80013a6:	f005 f829 	bl	80063fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80013aa:	bf00      	nop
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	20000254 	.word	0x20000254

080013b4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80013b8:	4802      	ldr	r0, [pc, #8]	@ (80013c4 <USART3_IRQHandler+0x10>)
 80013ba:	f005 f81f 	bl	80063fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80013be:	bf00      	nop
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	2000029c 	.word	0x2000029c

080013c8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80013cc:	4802      	ldr	r0, [pc, #8]	@ (80013d8 <DMA2_Stream0_IRQHandler+0x10>)
 80013ce:	f000 fdcb 	bl	8001f68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80013d2:	bf00      	nop
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	20000100 	.word	0x20000100

080013dc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80013e0:	4802      	ldr	r0, [pc, #8]	@ (80013ec <OTG_FS_IRQHandler+0x10>)
 80013e2:	f001 fc6f 	bl	8002cc4 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80013e6:	bf00      	nop
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	20000ac4 	.word	0x20000ac4

080013f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b086      	sub	sp, #24
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013f8:	4a14      	ldr	r2, [pc, #80]	@ (800144c <_sbrk+0x5c>)
 80013fa:	4b15      	ldr	r3, [pc, #84]	@ (8001450 <_sbrk+0x60>)
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001404:	4b13      	ldr	r3, [pc, #76]	@ (8001454 <_sbrk+0x64>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d102      	bne.n	8001412 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800140c:	4b11      	ldr	r3, [pc, #68]	@ (8001454 <_sbrk+0x64>)
 800140e:	4a12      	ldr	r2, [pc, #72]	@ (8001458 <_sbrk+0x68>)
 8001410:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001412:	4b10      	ldr	r3, [pc, #64]	@ (8001454 <_sbrk+0x64>)
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	4413      	add	r3, r2
 800141a:	693a      	ldr	r2, [r7, #16]
 800141c:	429a      	cmp	r2, r3
 800141e:	d207      	bcs.n	8001430 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001420:	f009 fd6c 	bl	800aefc <__errno>
 8001424:	4603      	mov	r3, r0
 8001426:	220c      	movs	r2, #12
 8001428:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800142a:	f04f 33ff 	mov.w	r3, #4294967295
 800142e:	e009      	b.n	8001444 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001430:	4b08      	ldr	r3, [pc, #32]	@ (8001454 <_sbrk+0x64>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001436:	4b07      	ldr	r3, [pc, #28]	@ (8001454 <_sbrk+0x64>)
 8001438:	681a      	ldr	r2, [r3, #0]
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	4413      	add	r3, r2
 800143e:	4a05      	ldr	r2, [pc, #20]	@ (8001454 <_sbrk+0x64>)
 8001440:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001442:	68fb      	ldr	r3, [r7, #12]
}
 8001444:	4618      	mov	r0, r3
 8001446:	3718      	adds	r7, #24
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	20020000 	.word	0x20020000
 8001450:	00000400 	.word	0x00000400
 8001454:	200006e0 	.word	0x200006e0
 8001458:	20000ff0 	.word	0x20000ff0

0800145c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001460:	4b06      	ldr	r3, [pc, #24]	@ (800147c <SystemInit+0x20>)
 8001462:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001466:	4a05      	ldr	r2, [pc, #20]	@ (800147c <SystemInit+0x20>)
 8001468:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800146c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001470:	bf00      	nop
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	e000ed00 	.word	0xe000ed00

08001480 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001480:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80014b8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001484:	f7ff ffea 	bl	800145c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001488:	480c      	ldr	r0, [pc, #48]	@ (80014bc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800148a:	490d      	ldr	r1, [pc, #52]	@ (80014c0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800148c:	4a0d      	ldr	r2, [pc, #52]	@ (80014c4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800148e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001490:	e002      	b.n	8001498 <LoopCopyDataInit>

08001492 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001492:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001494:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001496:	3304      	adds	r3, #4

08001498 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001498:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800149a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800149c:	d3f9      	bcc.n	8001492 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800149e:	4a0a      	ldr	r2, [pc, #40]	@ (80014c8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80014a0:	4c0a      	ldr	r4, [pc, #40]	@ (80014cc <LoopFillZerobss+0x22>)
  movs r3, #0
 80014a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014a4:	e001      	b.n	80014aa <LoopFillZerobss>

080014a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014a8:	3204      	adds	r2, #4

080014aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014ac:	d3fb      	bcc.n	80014a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014ae:	f009 fd2b 	bl	800af08 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014b2:	f7ff f9cb 	bl	800084c <main>
  bx  lr    
 80014b6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80014b8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80014bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014c0:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 80014c4:	0800b790 	.word	0x0800b790
  ldr r2, =_sbss
 80014c8:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 80014cc:	20000fec 	.word	0x20000fec

080014d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014d0:	e7fe      	b.n	80014d0 <ADC_IRQHandler>
	...

080014d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80014d8:	4b0e      	ldr	r3, [pc, #56]	@ (8001514 <HAL_Init+0x40>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001514 <HAL_Init+0x40>)
 80014de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80014e2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80014e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001514 <HAL_Init+0x40>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a0a      	ldr	r2, [pc, #40]	@ (8001514 <HAL_Init+0x40>)
 80014ea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80014ee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014f0:	4b08      	ldr	r3, [pc, #32]	@ (8001514 <HAL_Init+0x40>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	4a07      	ldr	r2, [pc, #28]	@ (8001514 <HAL_Init+0x40>)
 80014f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014fc:	2003      	movs	r0, #3
 80014fe:	f000 fbb1 	bl	8001c64 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001502:	2000      	movs	r0, #0
 8001504:	f000 f808 	bl	8001518 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001508:	f7ff fc9c 	bl	8000e44 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800150c:	2300      	movs	r3, #0
}
 800150e:	4618      	mov	r0, r3
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	40023c00 	.word	0x40023c00

08001518 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001520:	4b12      	ldr	r3, [pc, #72]	@ (800156c <HAL_InitTick+0x54>)
 8001522:	681a      	ldr	r2, [r3, #0]
 8001524:	4b12      	ldr	r3, [pc, #72]	@ (8001570 <HAL_InitTick+0x58>)
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	4619      	mov	r1, r3
 800152a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800152e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001532:	fbb2 f3f3 	udiv	r3, r2, r3
 8001536:	4618      	mov	r0, r3
 8001538:	f000 fbc9 	bl	8001cce <HAL_SYSTICK_Config>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001542:	2301      	movs	r3, #1
 8001544:	e00e      	b.n	8001564 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	2b0f      	cmp	r3, #15
 800154a:	d80a      	bhi.n	8001562 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800154c:	2200      	movs	r2, #0
 800154e:	6879      	ldr	r1, [r7, #4]
 8001550:	f04f 30ff 	mov.w	r0, #4294967295
 8001554:	f000 fb91 	bl	8001c7a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001558:	4a06      	ldr	r2, [pc, #24]	@ (8001574 <HAL_InitTick+0x5c>)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800155e:	2300      	movs	r3, #0
 8001560:	e000      	b.n	8001564 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001562:	2301      	movs	r3, #1
}
 8001564:	4618      	mov	r0, r3
 8001566:	3708      	adds	r7, #8
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}
 800156c:	20000020 	.word	0x20000020
 8001570:	20000028 	.word	0x20000028
 8001574:	20000024 	.word	0x20000024

08001578 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001578:	b480      	push	{r7}
 800157a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800157c:	4b06      	ldr	r3, [pc, #24]	@ (8001598 <HAL_IncTick+0x20>)
 800157e:	781b      	ldrb	r3, [r3, #0]
 8001580:	461a      	mov	r2, r3
 8001582:	4b06      	ldr	r3, [pc, #24]	@ (800159c <HAL_IncTick+0x24>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	4413      	add	r3, r2
 8001588:	4a04      	ldr	r2, [pc, #16]	@ (800159c <HAL_IncTick+0x24>)
 800158a:	6013      	str	r3, [r2, #0]
}
 800158c:	bf00      	nop
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr
 8001596:	bf00      	nop
 8001598:	20000028 	.word	0x20000028
 800159c:	200006e4 	.word	0x200006e4

080015a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  return uwTick;
 80015a4:	4b03      	ldr	r3, [pc, #12]	@ (80015b4 <HAL_GetTick+0x14>)
 80015a6:	681b      	ldr	r3, [r3, #0]
}
 80015a8:	4618      	mov	r0, r3
 80015aa:	46bd      	mov	sp, r7
 80015ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b0:	4770      	bx	lr
 80015b2:	bf00      	nop
 80015b4:	200006e4 	.word	0x200006e4

080015b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b084      	sub	sp, #16
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015c0:	f7ff ffee 	bl	80015a0 <HAL_GetTick>
 80015c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015d0:	d005      	beq.n	80015de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80015d2:	4b0a      	ldr	r3, [pc, #40]	@ (80015fc <HAL_Delay+0x44>)
 80015d4:	781b      	ldrb	r3, [r3, #0]
 80015d6:	461a      	mov	r2, r3
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	4413      	add	r3, r2
 80015dc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80015de:	bf00      	nop
 80015e0:	f7ff ffde 	bl	80015a0 <HAL_GetTick>
 80015e4:	4602      	mov	r2, r0
 80015e6:	68bb      	ldr	r3, [r7, #8]
 80015e8:	1ad3      	subs	r3, r2, r3
 80015ea:	68fa      	ldr	r2, [r7, #12]
 80015ec:	429a      	cmp	r2, r3
 80015ee:	d8f7      	bhi.n	80015e0 <HAL_Delay+0x28>
  {
  }
}
 80015f0:	bf00      	nop
 80015f2:	bf00      	nop
 80015f4:	3710      	adds	r7, #16
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	20000028 	.word	0x20000028

08001600 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b084      	sub	sp, #16
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001608:	2300      	movs	r3, #0
 800160a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d101      	bne.n	8001616 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001612:	2301      	movs	r3, #1
 8001614:	e033      	b.n	800167e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800161a:	2b00      	cmp	r3, #0
 800161c:	d109      	bne.n	8001632 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800161e:	6878      	ldr	r0, [r7, #4]
 8001620:	f7ff fc38 	bl	8000e94 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2200      	movs	r2, #0
 8001628:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2200      	movs	r2, #0
 800162e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001636:	f003 0310 	and.w	r3, r3, #16
 800163a:	2b00      	cmp	r3, #0
 800163c:	d118      	bne.n	8001670 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001642:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001646:	f023 0302 	bic.w	r3, r3, #2
 800164a:	f043 0202 	orr.w	r2, r3, #2
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001652:	6878      	ldr	r0, [r7, #4]
 8001654:	f000 f93a 	bl	80018cc <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2200      	movs	r2, #0
 800165c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001662:	f023 0303 	bic.w	r3, r3, #3
 8001666:	f043 0201 	orr.w	r2, r3, #1
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	641a      	str	r2, [r3, #64]	@ 0x40
 800166e:	e001      	b.n	8001674 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001670:	2301      	movs	r3, #1
 8001672:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2200      	movs	r2, #0
 8001678:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800167c:	7bfb      	ldrb	r3, [r7, #15]
}
 800167e:	4618      	mov	r0, r3
 8001680:	3710      	adds	r7, #16
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
	...

08001688 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001688:	b480      	push	{r7}
 800168a:	b085      	sub	sp, #20
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001692:	2300      	movs	r3, #0
 8001694:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800169c:	2b01      	cmp	r3, #1
 800169e:	d101      	bne.n	80016a4 <HAL_ADC_ConfigChannel+0x1c>
 80016a0:	2302      	movs	r3, #2
 80016a2:	e105      	b.n	80018b0 <HAL_ADC_ConfigChannel+0x228>
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2201      	movs	r2, #1
 80016a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	2b09      	cmp	r3, #9
 80016b2:	d925      	bls.n	8001700 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	68d9      	ldr	r1, [r3, #12]
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	b29b      	uxth	r3, r3
 80016c0:	461a      	mov	r2, r3
 80016c2:	4613      	mov	r3, r2
 80016c4:	005b      	lsls	r3, r3, #1
 80016c6:	4413      	add	r3, r2
 80016c8:	3b1e      	subs	r3, #30
 80016ca:	2207      	movs	r2, #7
 80016cc:	fa02 f303 	lsl.w	r3, r2, r3
 80016d0:	43da      	mvns	r2, r3
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	400a      	ands	r2, r1
 80016d8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	68d9      	ldr	r1, [r3, #12]
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	689a      	ldr	r2, [r3, #8]
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	b29b      	uxth	r3, r3
 80016ea:	4618      	mov	r0, r3
 80016ec:	4603      	mov	r3, r0
 80016ee:	005b      	lsls	r3, r3, #1
 80016f0:	4403      	add	r3, r0
 80016f2:	3b1e      	subs	r3, #30
 80016f4:	409a      	lsls	r2, r3
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	430a      	orrs	r2, r1
 80016fc:	60da      	str	r2, [r3, #12]
 80016fe:	e022      	b.n	8001746 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	6919      	ldr	r1, [r3, #16]
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	b29b      	uxth	r3, r3
 800170c:	461a      	mov	r2, r3
 800170e:	4613      	mov	r3, r2
 8001710:	005b      	lsls	r3, r3, #1
 8001712:	4413      	add	r3, r2
 8001714:	2207      	movs	r2, #7
 8001716:	fa02 f303 	lsl.w	r3, r2, r3
 800171a:	43da      	mvns	r2, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	400a      	ands	r2, r1
 8001722:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	6919      	ldr	r1, [r3, #16]
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	689a      	ldr	r2, [r3, #8]
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	b29b      	uxth	r3, r3
 8001734:	4618      	mov	r0, r3
 8001736:	4603      	mov	r3, r0
 8001738:	005b      	lsls	r3, r3, #1
 800173a:	4403      	add	r3, r0
 800173c:	409a      	lsls	r2, r3
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	430a      	orrs	r2, r1
 8001744:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	2b06      	cmp	r3, #6
 800174c:	d824      	bhi.n	8001798 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	685a      	ldr	r2, [r3, #4]
 8001758:	4613      	mov	r3, r2
 800175a:	009b      	lsls	r3, r3, #2
 800175c:	4413      	add	r3, r2
 800175e:	3b05      	subs	r3, #5
 8001760:	221f      	movs	r2, #31
 8001762:	fa02 f303 	lsl.w	r3, r2, r3
 8001766:	43da      	mvns	r2, r3
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	400a      	ands	r2, r1
 800176e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	b29b      	uxth	r3, r3
 800177c:	4618      	mov	r0, r3
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	685a      	ldr	r2, [r3, #4]
 8001782:	4613      	mov	r3, r2
 8001784:	009b      	lsls	r3, r3, #2
 8001786:	4413      	add	r3, r2
 8001788:	3b05      	subs	r3, #5
 800178a:	fa00 f203 	lsl.w	r2, r0, r3
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	430a      	orrs	r2, r1
 8001794:	635a      	str	r2, [r3, #52]	@ 0x34
 8001796:	e04c      	b.n	8001832 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	2b0c      	cmp	r3, #12
 800179e:	d824      	bhi.n	80017ea <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	685a      	ldr	r2, [r3, #4]
 80017aa:	4613      	mov	r3, r2
 80017ac:	009b      	lsls	r3, r3, #2
 80017ae:	4413      	add	r3, r2
 80017b0:	3b23      	subs	r3, #35	@ 0x23
 80017b2:	221f      	movs	r2, #31
 80017b4:	fa02 f303 	lsl.w	r3, r2, r3
 80017b8:	43da      	mvns	r2, r3
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	400a      	ands	r2, r1
 80017c0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	b29b      	uxth	r3, r3
 80017ce:	4618      	mov	r0, r3
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	685a      	ldr	r2, [r3, #4]
 80017d4:	4613      	mov	r3, r2
 80017d6:	009b      	lsls	r3, r3, #2
 80017d8:	4413      	add	r3, r2
 80017da:	3b23      	subs	r3, #35	@ 0x23
 80017dc:	fa00 f203 	lsl.w	r2, r0, r3
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	430a      	orrs	r2, r1
 80017e6:	631a      	str	r2, [r3, #48]	@ 0x30
 80017e8:	e023      	b.n	8001832 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	685a      	ldr	r2, [r3, #4]
 80017f4:	4613      	mov	r3, r2
 80017f6:	009b      	lsls	r3, r3, #2
 80017f8:	4413      	add	r3, r2
 80017fa:	3b41      	subs	r3, #65	@ 0x41
 80017fc:	221f      	movs	r2, #31
 80017fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001802:	43da      	mvns	r2, r3
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	400a      	ands	r2, r1
 800180a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	b29b      	uxth	r3, r3
 8001818:	4618      	mov	r0, r3
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	685a      	ldr	r2, [r3, #4]
 800181e:	4613      	mov	r3, r2
 8001820:	009b      	lsls	r3, r3, #2
 8001822:	4413      	add	r3, r2
 8001824:	3b41      	subs	r3, #65	@ 0x41
 8001826:	fa00 f203 	lsl.w	r2, r0, r3
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	430a      	orrs	r2, r1
 8001830:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001832:	4b22      	ldr	r3, [pc, #136]	@ (80018bc <HAL_ADC_ConfigChannel+0x234>)
 8001834:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4a21      	ldr	r2, [pc, #132]	@ (80018c0 <HAL_ADC_ConfigChannel+0x238>)
 800183c:	4293      	cmp	r3, r2
 800183e:	d109      	bne.n	8001854 <HAL_ADC_ConfigChannel+0x1cc>
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	2b12      	cmp	r3, #18
 8001846:	d105      	bne.n	8001854 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a19      	ldr	r2, [pc, #100]	@ (80018c0 <HAL_ADC_ConfigChannel+0x238>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d123      	bne.n	80018a6 <HAL_ADC_ConfigChannel+0x21e>
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	2b10      	cmp	r3, #16
 8001864:	d003      	beq.n	800186e <HAL_ADC_ConfigChannel+0x1e6>
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	2b11      	cmp	r3, #17
 800186c:	d11b      	bne.n	80018a6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	2b10      	cmp	r3, #16
 8001880:	d111      	bne.n	80018a6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001882:	4b10      	ldr	r3, [pc, #64]	@ (80018c4 <HAL_ADC_ConfigChannel+0x23c>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a10      	ldr	r2, [pc, #64]	@ (80018c8 <HAL_ADC_ConfigChannel+0x240>)
 8001888:	fba2 2303 	umull	r2, r3, r2, r3
 800188c:	0c9a      	lsrs	r2, r3, #18
 800188e:	4613      	mov	r3, r2
 8001890:	009b      	lsls	r3, r3, #2
 8001892:	4413      	add	r3, r2
 8001894:	005b      	lsls	r3, r3, #1
 8001896:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001898:	e002      	b.n	80018a0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800189a:	68bb      	ldr	r3, [r7, #8]
 800189c:	3b01      	subs	r3, #1
 800189e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80018a0:	68bb      	ldr	r3, [r7, #8]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d1f9      	bne.n	800189a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2200      	movs	r2, #0
 80018aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80018ae:	2300      	movs	r3, #0
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	3714      	adds	r7, #20
 80018b4:	46bd      	mov	sp, r7
 80018b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ba:	4770      	bx	lr
 80018bc:	40012300 	.word	0x40012300
 80018c0:	40012000 	.word	0x40012000
 80018c4:	20000020 	.word	0x20000020
 80018c8:	431bde83 	.word	0x431bde83

080018cc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b085      	sub	sp, #20
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80018d4:	4b79      	ldr	r3, [pc, #484]	@ (8001abc <ADC_Init+0x1f0>)
 80018d6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	685a      	ldr	r2, [r3, #4]
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	431a      	orrs	r2, r3
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	685a      	ldr	r2, [r3, #4]
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001900:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	6859      	ldr	r1, [r3, #4]
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	691b      	ldr	r3, [r3, #16]
 800190c:	021a      	lsls	r2, r3, #8
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	430a      	orrs	r2, r1
 8001914:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	685a      	ldr	r2, [r3, #4]
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001924:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	6859      	ldr	r1, [r3, #4]
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	689a      	ldr	r2, [r3, #8]
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	430a      	orrs	r2, r1
 8001936:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	689a      	ldr	r2, [r3, #8]
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001946:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	6899      	ldr	r1, [r3, #8]
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	68da      	ldr	r2, [r3, #12]
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	430a      	orrs	r2, r1
 8001958:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800195e:	4a58      	ldr	r2, [pc, #352]	@ (8001ac0 <ADC_Init+0x1f4>)
 8001960:	4293      	cmp	r3, r2
 8001962:	d022      	beq.n	80019aa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	689a      	ldr	r2, [r3, #8]
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001972:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	6899      	ldr	r1, [r3, #8]
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	430a      	orrs	r2, r1
 8001984:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	689a      	ldr	r2, [r3, #8]
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001994:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	6899      	ldr	r1, [r3, #8]
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	430a      	orrs	r2, r1
 80019a6:	609a      	str	r2, [r3, #8]
 80019a8:	e00f      	b.n	80019ca <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	689a      	ldr	r2, [r3, #8]
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80019b8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	689a      	ldr	r2, [r3, #8]
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80019c8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	689a      	ldr	r2, [r3, #8]
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f022 0202 	bic.w	r2, r2, #2
 80019d8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	6899      	ldr	r1, [r3, #8]
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	7e1b      	ldrb	r3, [r3, #24]
 80019e4:	005a      	lsls	r2, r3, #1
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	430a      	orrs	r2, r1
 80019ec:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d01b      	beq.n	8001a30 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	685a      	ldr	r2, [r3, #4]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001a06:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	685a      	ldr	r2, [r3, #4]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001a16:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	6859      	ldr	r1, [r3, #4]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a22:	3b01      	subs	r3, #1
 8001a24:	035a      	lsls	r2, r3, #13
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	430a      	orrs	r2, r1
 8001a2c:	605a      	str	r2, [r3, #4]
 8001a2e:	e007      	b.n	8001a40 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	685a      	ldr	r2, [r3, #4]
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001a3e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001a4e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	69db      	ldr	r3, [r3, #28]
 8001a5a:	3b01      	subs	r3, #1
 8001a5c:	051a      	lsls	r2, r3, #20
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	430a      	orrs	r2, r1
 8001a64:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	689a      	ldr	r2, [r3, #8]
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001a74:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	6899      	ldr	r1, [r3, #8]
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001a82:	025a      	lsls	r2, r3, #9
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	430a      	orrs	r2, r1
 8001a8a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	689a      	ldr	r2, [r3, #8]
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001a9a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	6899      	ldr	r1, [r3, #8]
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	695b      	ldr	r3, [r3, #20]
 8001aa6:	029a      	lsls	r2, r3, #10
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	430a      	orrs	r2, r1
 8001aae:	609a      	str	r2, [r3, #8]
}
 8001ab0:	bf00      	nop
 8001ab2:	3714      	adds	r7, #20
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aba:	4770      	bx	lr
 8001abc:	40012300 	.word	0x40012300
 8001ac0:	0f000001 	.word	0x0f000001

08001ac4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b085      	sub	sp, #20
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	f003 0307 	and.w	r3, r3, #7
 8001ad2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ad4:	4b0c      	ldr	r3, [pc, #48]	@ (8001b08 <__NVIC_SetPriorityGrouping+0x44>)
 8001ad6:	68db      	ldr	r3, [r3, #12]
 8001ad8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ada:	68ba      	ldr	r2, [r7, #8]
 8001adc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ae8:	68bb      	ldr	r3, [r7, #8]
 8001aea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001aec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001af0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001af4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001af6:	4a04      	ldr	r2, [pc, #16]	@ (8001b08 <__NVIC_SetPriorityGrouping+0x44>)
 8001af8:	68bb      	ldr	r3, [r7, #8]
 8001afa:	60d3      	str	r3, [r2, #12]
}
 8001afc:	bf00      	nop
 8001afe:	3714      	adds	r7, #20
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr
 8001b08:	e000ed00 	.word	0xe000ed00

08001b0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b10:	4b04      	ldr	r3, [pc, #16]	@ (8001b24 <__NVIC_GetPriorityGrouping+0x18>)
 8001b12:	68db      	ldr	r3, [r3, #12]
 8001b14:	0a1b      	lsrs	r3, r3, #8
 8001b16:	f003 0307 	and.w	r3, r3, #7
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr
 8001b24:	e000ed00 	.word	0xe000ed00

08001b28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b083      	sub	sp, #12
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	4603      	mov	r3, r0
 8001b30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	db0b      	blt.n	8001b52 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b3a:	79fb      	ldrb	r3, [r7, #7]
 8001b3c:	f003 021f 	and.w	r2, r3, #31
 8001b40:	4907      	ldr	r1, [pc, #28]	@ (8001b60 <__NVIC_EnableIRQ+0x38>)
 8001b42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b46:	095b      	lsrs	r3, r3, #5
 8001b48:	2001      	movs	r0, #1
 8001b4a:	fa00 f202 	lsl.w	r2, r0, r2
 8001b4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001b52:	bf00      	nop
 8001b54:	370c      	adds	r7, #12
 8001b56:	46bd      	mov	sp, r7
 8001b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5c:	4770      	bx	lr
 8001b5e:	bf00      	nop
 8001b60:	e000e100 	.word	0xe000e100

08001b64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b083      	sub	sp, #12
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	6039      	str	r1, [r7, #0]
 8001b6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	db0a      	blt.n	8001b8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	b2da      	uxtb	r2, r3
 8001b7c:	490c      	ldr	r1, [pc, #48]	@ (8001bb0 <__NVIC_SetPriority+0x4c>)
 8001b7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b82:	0112      	lsls	r2, r2, #4
 8001b84:	b2d2      	uxtb	r2, r2
 8001b86:	440b      	add	r3, r1
 8001b88:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b8c:	e00a      	b.n	8001ba4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	b2da      	uxtb	r2, r3
 8001b92:	4908      	ldr	r1, [pc, #32]	@ (8001bb4 <__NVIC_SetPriority+0x50>)
 8001b94:	79fb      	ldrb	r3, [r7, #7]
 8001b96:	f003 030f 	and.w	r3, r3, #15
 8001b9a:	3b04      	subs	r3, #4
 8001b9c:	0112      	lsls	r2, r2, #4
 8001b9e:	b2d2      	uxtb	r2, r2
 8001ba0:	440b      	add	r3, r1
 8001ba2:	761a      	strb	r2, [r3, #24]
}
 8001ba4:	bf00      	nop
 8001ba6:	370c      	adds	r7, #12
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bae:	4770      	bx	lr
 8001bb0:	e000e100 	.word	0xe000e100
 8001bb4:	e000ed00 	.word	0xe000ed00

08001bb8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b089      	sub	sp, #36	@ 0x24
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	60f8      	str	r0, [r7, #12]
 8001bc0:	60b9      	str	r1, [r7, #8]
 8001bc2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	f003 0307 	and.w	r3, r3, #7
 8001bca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bcc:	69fb      	ldr	r3, [r7, #28]
 8001bce:	f1c3 0307 	rsb	r3, r3, #7
 8001bd2:	2b04      	cmp	r3, #4
 8001bd4:	bf28      	it	cs
 8001bd6:	2304      	movcs	r3, #4
 8001bd8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bda:	69fb      	ldr	r3, [r7, #28]
 8001bdc:	3304      	adds	r3, #4
 8001bde:	2b06      	cmp	r3, #6
 8001be0:	d902      	bls.n	8001be8 <NVIC_EncodePriority+0x30>
 8001be2:	69fb      	ldr	r3, [r7, #28]
 8001be4:	3b03      	subs	r3, #3
 8001be6:	e000      	b.n	8001bea <NVIC_EncodePriority+0x32>
 8001be8:	2300      	movs	r3, #0
 8001bea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bec:	f04f 32ff 	mov.w	r2, #4294967295
 8001bf0:	69bb      	ldr	r3, [r7, #24]
 8001bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf6:	43da      	mvns	r2, r3
 8001bf8:	68bb      	ldr	r3, [r7, #8]
 8001bfa:	401a      	ands	r2, r3
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c00:	f04f 31ff 	mov.w	r1, #4294967295
 8001c04:	697b      	ldr	r3, [r7, #20]
 8001c06:	fa01 f303 	lsl.w	r3, r1, r3
 8001c0a:	43d9      	mvns	r1, r3
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c10:	4313      	orrs	r3, r2
         );
}
 8001c12:	4618      	mov	r0, r3
 8001c14:	3724      	adds	r7, #36	@ 0x24
 8001c16:	46bd      	mov	sp, r7
 8001c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1c:	4770      	bx	lr
	...

08001c20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b082      	sub	sp, #8
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	3b01      	subs	r3, #1
 8001c2c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c30:	d301      	bcc.n	8001c36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c32:	2301      	movs	r3, #1
 8001c34:	e00f      	b.n	8001c56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c36:	4a0a      	ldr	r2, [pc, #40]	@ (8001c60 <SysTick_Config+0x40>)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	3b01      	subs	r3, #1
 8001c3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c3e:	210f      	movs	r1, #15
 8001c40:	f04f 30ff 	mov.w	r0, #4294967295
 8001c44:	f7ff ff8e 	bl	8001b64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c48:	4b05      	ldr	r3, [pc, #20]	@ (8001c60 <SysTick_Config+0x40>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c4e:	4b04      	ldr	r3, [pc, #16]	@ (8001c60 <SysTick_Config+0x40>)
 8001c50:	2207      	movs	r2, #7
 8001c52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c54:	2300      	movs	r3, #0
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	3708      	adds	r7, #8
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	e000e010 	.word	0xe000e010

08001c64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c6c:	6878      	ldr	r0, [r7, #4]
 8001c6e:	f7ff ff29 	bl	8001ac4 <__NVIC_SetPriorityGrouping>
}
 8001c72:	bf00      	nop
 8001c74:	3708      	adds	r7, #8
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}

08001c7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c7a:	b580      	push	{r7, lr}
 8001c7c:	b086      	sub	sp, #24
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	4603      	mov	r3, r0
 8001c82:	60b9      	str	r1, [r7, #8]
 8001c84:	607a      	str	r2, [r7, #4]
 8001c86:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c8c:	f7ff ff3e 	bl	8001b0c <__NVIC_GetPriorityGrouping>
 8001c90:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c92:	687a      	ldr	r2, [r7, #4]
 8001c94:	68b9      	ldr	r1, [r7, #8]
 8001c96:	6978      	ldr	r0, [r7, #20]
 8001c98:	f7ff ff8e 	bl	8001bb8 <NVIC_EncodePriority>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ca2:	4611      	mov	r1, r2
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f7ff ff5d 	bl	8001b64 <__NVIC_SetPriority>
}
 8001caa:	bf00      	nop
 8001cac:	3718      	adds	r7, #24
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}

08001cb2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cb2:	b580      	push	{r7, lr}
 8001cb4:	b082      	sub	sp, #8
 8001cb6:	af00      	add	r7, sp, #0
 8001cb8:	4603      	mov	r3, r0
 8001cba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f7ff ff31 	bl	8001b28 <__NVIC_EnableIRQ>
}
 8001cc6:	bf00      	nop
 8001cc8:	3708      	adds	r7, #8
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}

08001cce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cce:	b580      	push	{r7, lr}
 8001cd0:	b082      	sub	sp, #8
 8001cd2:	af00      	add	r7, sp, #0
 8001cd4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cd6:	6878      	ldr	r0, [r7, #4]
 8001cd8:	f7ff ffa2 	bl	8001c20 <SysTick_Config>
 8001cdc:	4603      	mov	r3, r0
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	3708      	adds	r7, #8
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}
	...

08001ce8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b086      	sub	sp, #24
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001cf4:	f7ff fc54 	bl	80015a0 <HAL_GetTick>
 8001cf8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d101      	bne.n	8001d04 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001d00:	2301      	movs	r3, #1
 8001d02:	e099      	b.n	8001e38 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2202      	movs	r2, #2
 8001d08:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2200      	movs	r2, #0
 8001d10:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f022 0201 	bic.w	r2, r2, #1
 8001d22:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d24:	e00f      	b.n	8001d46 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001d26:	f7ff fc3b 	bl	80015a0 <HAL_GetTick>
 8001d2a:	4602      	mov	r2, r0
 8001d2c:	693b      	ldr	r3, [r7, #16]
 8001d2e:	1ad3      	subs	r3, r2, r3
 8001d30:	2b05      	cmp	r3, #5
 8001d32:	d908      	bls.n	8001d46 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2220      	movs	r2, #32
 8001d38:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	2203      	movs	r2, #3
 8001d3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001d42:	2303      	movs	r3, #3
 8001d44:	e078      	b.n	8001e38 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f003 0301 	and.w	r3, r3, #1
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d1e8      	bne.n	8001d26 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001d5c:	697a      	ldr	r2, [r7, #20]
 8001d5e:	4b38      	ldr	r3, [pc, #224]	@ (8001e40 <HAL_DMA_Init+0x158>)
 8001d60:	4013      	ands	r3, r2
 8001d62:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	685a      	ldr	r2, [r3, #4]
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	689b      	ldr	r3, [r3, #8]
 8001d6c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d72:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	691b      	ldr	r3, [r3, #16]
 8001d78:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	699b      	ldr	r3, [r3, #24]
 8001d84:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d8a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6a1b      	ldr	r3, [r3, #32]
 8001d90:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d92:	697a      	ldr	r2, [r7, #20]
 8001d94:	4313      	orrs	r3, r2
 8001d96:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d9c:	2b04      	cmp	r3, #4
 8001d9e:	d107      	bne.n	8001db0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001da8:	4313      	orrs	r3, r2
 8001daa:	697a      	ldr	r2, [r7, #20]
 8001dac:	4313      	orrs	r3, r2
 8001dae:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	697a      	ldr	r2, [r7, #20]
 8001db6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	695b      	ldr	r3, [r3, #20]
 8001dbe:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	f023 0307 	bic.w	r3, r3, #7
 8001dc6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dcc:	697a      	ldr	r2, [r7, #20]
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dd6:	2b04      	cmp	r3, #4
 8001dd8:	d117      	bne.n	8001e0a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dde:	697a      	ldr	r2, [r7, #20]
 8001de0:	4313      	orrs	r3, r2
 8001de2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d00e      	beq.n	8001e0a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001dec:	6878      	ldr	r0, [r7, #4]
 8001dee:	f000 fa7b 	bl	80022e8 <DMA_CheckFifoParam>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d008      	beq.n	8001e0a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2240      	movs	r2, #64	@ 0x40
 8001dfc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2201      	movs	r2, #1
 8001e02:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001e06:	2301      	movs	r3, #1
 8001e08:	e016      	b.n	8001e38 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	697a      	ldr	r2, [r7, #20]
 8001e10:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001e12:	6878      	ldr	r0, [r7, #4]
 8001e14:	f000 fa32 	bl	800227c <DMA_CalcBaseAndBitshift>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e20:	223f      	movs	r2, #63	@ 0x3f
 8001e22:	409a      	lsls	r2, r3
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2201      	movs	r2, #1
 8001e32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001e36:	2300      	movs	r3, #0
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	3718      	adds	r7, #24
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	f010803f 	.word	0xf010803f

08001e44 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b084      	sub	sp, #16
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e50:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001e52:	f7ff fba5 	bl	80015a0 <HAL_GetTick>
 8001e56:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001e5e:	b2db      	uxtb	r3, r3
 8001e60:	2b02      	cmp	r3, #2
 8001e62:	d008      	beq.n	8001e76 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2280      	movs	r2, #128	@ 0x80
 8001e68:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001e72:	2301      	movs	r3, #1
 8001e74:	e052      	b.n	8001f1c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	681a      	ldr	r2, [r3, #0]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f022 0216 	bic.w	r2, r2, #22
 8001e84:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	695a      	ldr	r2, [r3, #20]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001e94:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d103      	bne.n	8001ea6 <HAL_DMA_Abort+0x62>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d007      	beq.n	8001eb6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	681a      	ldr	r2, [r3, #0]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f022 0208 	bic.w	r2, r2, #8
 8001eb4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	681a      	ldr	r2, [r3, #0]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f022 0201 	bic.w	r2, r2, #1
 8001ec4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ec6:	e013      	b.n	8001ef0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001ec8:	f7ff fb6a 	bl	80015a0 <HAL_GetTick>
 8001ecc:	4602      	mov	r2, r0
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	1ad3      	subs	r3, r2, r3
 8001ed2:	2b05      	cmp	r3, #5
 8001ed4:	d90c      	bls.n	8001ef0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2220      	movs	r2, #32
 8001eda:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2203      	movs	r2, #3
 8001ee0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001eec:	2303      	movs	r3, #3
 8001eee:	e015      	b.n	8001f1c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f003 0301 	and.w	r3, r3, #1
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d1e4      	bne.n	8001ec8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f02:	223f      	movs	r2, #63	@ 0x3f
 8001f04:	409a      	lsls	r2, r3
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2200      	movs	r2, #0
 8001f16:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001f1a:	2300      	movs	r3, #0
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	3710      	adds	r7, #16
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}

08001f24 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b083      	sub	sp, #12
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001f32:	b2db      	uxtb	r3, r3
 8001f34:	2b02      	cmp	r3, #2
 8001f36:	d004      	beq.n	8001f42 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2280      	movs	r2, #128	@ 0x80
 8001f3c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	e00c      	b.n	8001f5c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2205      	movs	r2, #5
 8001f46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f022 0201 	bic.w	r2, r2, #1
 8001f58:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001f5a:	2300      	movs	r3, #0
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	370c      	adds	r7, #12
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr

08001f68 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b086      	sub	sp, #24
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001f70:	2300      	movs	r3, #0
 8001f72:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001f74:	4b8e      	ldr	r3, [pc, #568]	@ (80021b0 <HAL_DMA_IRQHandler+0x248>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a8e      	ldr	r2, [pc, #568]	@ (80021b4 <HAL_DMA_IRQHandler+0x24c>)
 8001f7a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f7e:	0a9b      	lsrs	r3, r3, #10
 8001f80:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f86:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f92:	2208      	movs	r2, #8
 8001f94:	409a      	lsls	r2, r3
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	4013      	ands	r3, r2
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d01a      	beq.n	8001fd4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f003 0304 	and.w	r3, r3, #4
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d013      	beq.n	8001fd4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	681a      	ldr	r2, [r3, #0]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f022 0204 	bic.w	r2, r2, #4
 8001fba:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fc0:	2208      	movs	r2, #8
 8001fc2:	409a      	lsls	r2, r3
 8001fc4:	693b      	ldr	r3, [r7, #16]
 8001fc6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fcc:	f043 0201 	orr.w	r2, r3, #1
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fd8:	2201      	movs	r2, #1
 8001fda:	409a      	lsls	r2, r3
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	4013      	ands	r3, r2
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d012      	beq.n	800200a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	695b      	ldr	r3, [r3, #20]
 8001fea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d00b      	beq.n	800200a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	409a      	lsls	r2, r3
 8001ffa:	693b      	ldr	r3, [r7, #16]
 8001ffc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002002:	f043 0202 	orr.w	r2, r3, #2
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800200e:	2204      	movs	r2, #4
 8002010:	409a      	lsls	r2, r3
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	4013      	ands	r3, r2
 8002016:	2b00      	cmp	r3, #0
 8002018:	d012      	beq.n	8002040 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f003 0302 	and.w	r3, r3, #2
 8002024:	2b00      	cmp	r3, #0
 8002026:	d00b      	beq.n	8002040 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800202c:	2204      	movs	r2, #4
 800202e:	409a      	lsls	r2, r3
 8002030:	693b      	ldr	r3, [r7, #16]
 8002032:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002038:	f043 0204 	orr.w	r2, r3, #4
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002044:	2210      	movs	r2, #16
 8002046:	409a      	lsls	r2, r3
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	4013      	ands	r3, r2
 800204c:	2b00      	cmp	r3, #0
 800204e:	d043      	beq.n	80020d8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f003 0308 	and.w	r3, r3, #8
 800205a:	2b00      	cmp	r3, #0
 800205c:	d03c      	beq.n	80020d8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002062:	2210      	movs	r2, #16
 8002064:	409a      	lsls	r2, r3
 8002066:	693b      	ldr	r3, [r7, #16]
 8002068:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002074:	2b00      	cmp	r3, #0
 8002076:	d018      	beq.n	80020aa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002082:	2b00      	cmp	r3, #0
 8002084:	d108      	bne.n	8002098 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800208a:	2b00      	cmp	r3, #0
 800208c:	d024      	beq.n	80020d8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002092:	6878      	ldr	r0, [r7, #4]
 8002094:	4798      	blx	r3
 8002096:	e01f      	b.n	80020d8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800209c:	2b00      	cmp	r3, #0
 800209e:	d01b      	beq.n	80020d8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020a4:	6878      	ldr	r0, [r7, #4]
 80020a6:	4798      	blx	r3
 80020a8:	e016      	b.n	80020d8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d107      	bne.n	80020c8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	681a      	ldr	r2, [r3, #0]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f022 0208 	bic.w	r2, r2, #8
 80020c6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d003      	beq.n	80020d8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d4:	6878      	ldr	r0, [r7, #4]
 80020d6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020dc:	2220      	movs	r2, #32
 80020de:	409a      	lsls	r2, r3
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	4013      	ands	r3, r2
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	f000 808f 	beq.w	8002208 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f003 0310 	and.w	r3, r3, #16
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	f000 8087 	beq.w	8002208 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020fe:	2220      	movs	r2, #32
 8002100:	409a      	lsls	r2, r3
 8002102:	693b      	ldr	r3, [r7, #16]
 8002104:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800210c:	b2db      	uxtb	r3, r3
 800210e:	2b05      	cmp	r3, #5
 8002110:	d136      	bne.n	8002180 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f022 0216 	bic.w	r2, r2, #22
 8002120:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	695a      	ldr	r2, [r3, #20]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002130:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002136:	2b00      	cmp	r3, #0
 8002138:	d103      	bne.n	8002142 <HAL_DMA_IRQHandler+0x1da>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800213e:	2b00      	cmp	r3, #0
 8002140:	d007      	beq.n	8002152 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	681a      	ldr	r2, [r3, #0]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f022 0208 	bic.w	r2, r2, #8
 8002150:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002156:	223f      	movs	r2, #63	@ 0x3f
 8002158:	409a      	lsls	r2, r3
 800215a:	693b      	ldr	r3, [r7, #16]
 800215c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2201      	movs	r2, #1
 8002162:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2200      	movs	r2, #0
 800216a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002172:	2b00      	cmp	r3, #0
 8002174:	d07e      	beq.n	8002274 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800217a:	6878      	ldr	r0, [r7, #4]
 800217c:	4798      	blx	r3
        }
        return;
 800217e:	e079      	b.n	8002274 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800218a:	2b00      	cmp	r3, #0
 800218c:	d01d      	beq.n	80021ca <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002198:	2b00      	cmp	r3, #0
 800219a:	d10d      	bne.n	80021b8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d031      	beq.n	8002208 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021a8:	6878      	ldr	r0, [r7, #4]
 80021aa:	4798      	blx	r3
 80021ac:	e02c      	b.n	8002208 <HAL_DMA_IRQHandler+0x2a0>
 80021ae:	bf00      	nop
 80021b0:	20000020 	.word	0x20000020
 80021b4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d023      	beq.n	8002208 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021c4:	6878      	ldr	r0, [r7, #4]
 80021c6:	4798      	blx	r3
 80021c8:	e01e      	b.n	8002208 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d10f      	bne.n	80021f8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f022 0210 	bic.w	r2, r2, #16
 80021e6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2201      	movs	r2, #1
 80021ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2200      	movs	r2, #0
 80021f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d003      	beq.n	8002208 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002204:	6878      	ldr	r0, [r7, #4]
 8002206:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800220c:	2b00      	cmp	r3, #0
 800220e:	d032      	beq.n	8002276 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002214:	f003 0301 	and.w	r3, r3, #1
 8002218:	2b00      	cmp	r3, #0
 800221a:	d022      	beq.n	8002262 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2205      	movs	r2, #5
 8002220:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	681a      	ldr	r2, [r3, #0]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f022 0201 	bic.w	r2, r2, #1
 8002232:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	3301      	adds	r3, #1
 8002238:	60bb      	str	r3, [r7, #8]
 800223a:	697a      	ldr	r2, [r7, #20]
 800223c:	429a      	cmp	r2, r3
 800223e:	d307      	bcc.n	8002250 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f003 0301 	and.w	r3, r3, #1
 800224a:	2b00      	cmp	r3, #0
 800224c:	d1f2      	bne.n	8002234 <HAL_DMA_IRQHandler+0x2cc>
 800224e:	e000      	b.n	8002252 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002250:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2201      	movs	r2, #1
 8002256:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2200      	movs	r2, #0
 800225e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002266:	2b00      	cmp	r3, #0
 8002268:	d005      	beq.n	8002276 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	4798      	blx	r3
 8002272:	e000      	b.n	8002276 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002274:	bf00      	nop
    }
  }
}
 8002276:	3718      	adds	r7, #24
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}

0800227c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800227c:	b480      	push	{r7}
 800227e:	b085      	sub	sp, #20
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	b2db      	uxtb	r3, r3
 800228a:	3b10      	subs	r3, #16
 800228c:	4a14      	ldr	r2, [pc, #80]	@ (80022e0 <DMA_CalcBaseAndBitshift+0x64>)
 800228e:	fba2 2303 	umull	r2, r3, r2, r3
 8002292:	091b      	lsrs	r3, r3, #4
 8002294:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002296:	4a13      	ldr	r2, [pc, #76]	@ (80022e4 <DMA_CalcBaseAndBitshift+0x68>)
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	4413      	add	r3, r2
 800229c:	781b      	ldrb	r3, [r3, #0]
 800229e:	461a      	mov	r2, r3
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	2b03      	cmp	r3, #3
 80022a8:	d909      	bls.n	80022be <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80022b2:	f023 0303 	bic.w	r3, r3, #3
 80022b6:	1d1a      	adds	r2, r3, #4
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	659a      	str	r2, [r3, #88]	@ 0x58
 80022bc:	e007      	b.n	80022ce <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80022c6:	f023 0303 	bic.w	r3, r3, #3
 80022ca:	687a      	ldr	r2, [r7, #4]
 80022cc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	3714      	adds	r7, #20
 80022d6:	46bd      	mov	sp, r7
 80022d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022dc:	4770      	bx	lr
 80022de:	bf00      	nop
 80022e0:	aaaaaaab 	.word	0xaaaaaaab
 80022e4:	0800b744 	.word	0x0800b744

080022e8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b085      	sub	sp, #20
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022f0:	2300      	movs	r3, #0
 80022f2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022f8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	699b      	ldr	r3, [r3, #24]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d11f      	bne.n	8002342 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002302:	68bb      	ldr	r3, [r7, #8]
 8002304:	2b03      	cmp	r3, #3
 8002306:	d856      	bhi.n	80023b6 <DMA_CheckFifoParam+0xce>
 8002308:	a201      	add	r2, pc, #4	@ (adr r2, 8002310 <DMA_CheckFifoParam+0x28>)
 800230a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800230e:	bf00      	nop
 8002310:	08002321 	.word	0x08002321
 8002314:	08002333 	.word	0x08002333
 8002318:	08002321 	.word	0x08002321
 800231c:	080023b7 	.word	0x080023b7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002324:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002328:	2b00      	cmp	r3, #0
 800232a:	d046      	beq.n	80023ba <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800232c:	2301      	movs	r3, #1
 800232e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002330:	e043      	b.n	80023ba <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002336:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800233a:	d140      	bne.n	80023be <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800233c:	2301      	movs	r3, #1
 800233e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002340:	e03d      	b.n	80023be <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	699b      	ldr	r3, [r3, #24]
 8002346:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800234a:	d121      	bne.n	8002390 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	2b03      	cmp	r3, #3
 8002350:	d837      	bhi.n	80023c2 <DMA_CheckFifoParam+0xda>
 8002352:	a201      	add	r2, pc, #4	@ (adr r2, 8002358 <DMA_CheckFifoParam+0x70>)
 8002354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002358:	08002369 	.word	0x08002369
 800235c:	0800236f 	.word	0x0800236f
 8002360:	08002369 	.word	0x08002369
 8002364:	08002381 	.word	0x08002381
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002368:	2301      	movs	r3, #1
 800236a:	73fb      	strb	r3, [r7, #15]
      break;
 800236c:	e030      	b.n	80023d0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002372:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002376:	2b00      	cmp	r3, #0
 8002378:	d025      	beq.n	80023c6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800237a:	2301      	movs	r3, #1
 800237c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800237e:	e022      	b.n	80023c6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002384:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002388:	d11f      	bne.n	80023ca <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800238a:	2301      	movs	r3, #1
 800238c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800238e:	e01c      	b.n	80023ca <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	2b02      	cmp	r3, #2
 8002394:	d903      	bls.n	800239e <DMA_CheckFifoParam+0xb6>
 8002396:	68bb      	ldr	r3, [r7, #8]
 8002398:	2b03      	cmp	r3, #3
 800239a:	d003      	beq.n	80023a4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800239c:	e018      	b.n	80023d0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	73fb      	strb	r3, [r7, #15]
      break;
 80023a2:	e015      	b.n	80023d0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d00e      	beq.n	80023ce <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80023b0:	2301      	movs	r3, #1
 80023b2:	73fb      	strb	r3, [r7, #15]
      break;
 80023b4:	e00b      	b.n	80023ce <DMA_CheckFifoParam+0xe6>
      break;
 80023b6:	bf00      	nop
 80023b8:	e00a      	b.n	80023d0 <DMA_CheckFifoParam+0xe8>
      break;
 80023ba:	bf00      	nop
 80023bc:	e008      	b.n	80023d0 <DMA_CheckFifoParam+0xe8>
      break;
 80023be:	bf00      	nop
 80023c0:	e006      	b.n	80023d0 <DMA_CheckFifoParam+0xe8>
      break;
 80023c2:	bf00      	nop
 80023c4:	e004      	b.n	80023d0 <DMA_CheckFifoParam+0xe8>
      break;
 80023c6:	bf00      	nop
 80023c8:	e002      	b.n	80023d0 <DMA_CheckFifoParam+0xe8>
      break;   
 80023ca:	bf00      	nop
 80023cc:	e000      	b.n	80023d0 <DMA_CheckFifoParam+0xe8>
      break;
 80023ce:	bf00      	nop
    }
  } 
  
  return status; 
 80023d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3714      	adds	r7, #20
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr
 80023de:	bf00      	nop

080023e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b089      	sub	sp, #36	@ 0x24
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
 80023e8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80023ea:	2300      	movs	r3, #0
 80023ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80023ee:	2300      	movs	r3, #0
 80023f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80023f2:	2300      	movs	r3, #0
 80023f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023f6:	2300      	movs	r3, #0
 80023f8:	61fb      	str	r3, [r7, #28]
 80023fa:	e16b      	b.n	80026d4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80023fc:	2201      	movs	r2, #1
 80023fe:	69fb      	ldr	r3, [r7, #28]
 8002400:	fa02 f303 	lsl.w	r3, r2, r3
 8002404:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	697a      	ldr	r2, [r7, #20]
 800240c:	4013      	ands	r3, r2
 800240e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002410:	693a      	ldr	r2, [r7, #16]
 8002412:	697b      	ldr	r3, [r7, #20]
 8002414:	429a      	cmp	r2, r3
 8002416:	f040 815a 	bne.w	80026ce <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	f003 0303 	and.w	r3, r3, #3
 8002422:	2b01      	cmp	r3, #1
 8002424:	d005      	beq.n	8002432 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800242e:	2b02      	cmp	r3, #2
 8002430:	d130      	bne.n	8002494 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	689b      	ldr	r3, [r3, #8]
 8002436:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002438:	69fb      	ldr	r3, [r7, #28]
 800243a:	005b      	lsls	r3, r3, #1
 800243c:	2203      	movs	r2, #3
 800243e:	fa02 f303 	lsl.w	r3, r2, r3
 8002442:	43db      	mvns	r3, r3
 8002444:	69ba      	ldr	r2, [r7, #24]
 8002446:	4013      	ands	r3, r2
 8002448:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	68da      	ldr	r2, [r3, #12]
 800244e:	69fb      	ldr	r3, [r7, #28]
 8002450:	005b      	lsls	r3, r3, #1
 8002452:	fa02 f303 	lsl.w	r3, r2, r3
 8002456:	69ba      	ldr	r2, [r7, #24]
 8002458:	4313      	orrs	r3, r2
 800245a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	69ba      	ldr	r2, [r7, #24]
 8002460:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002468:	2201      	movs	r2, #1
 800246a:	69fb      	ldr	r3, [r7, #28]
 800246c:	fa02 f303 	lsl.w	r3, r2, r3
 8002470:	43db      	mvns	r3, r3
 8002472:	69ba      	ldr	r2, [r7, #24]
 8002474:	4013      	ands	r3, r2
 8002476:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	091b      	lsrs	r3, r3, #4
 800247e:	f003 0201 	and.w	r2, r3, #1
 8002482:	69fb      	ldr	r3, [r7, #28]
 8002484:	fa02 f303 	lsl.w	r3, r2, r3
 8002488:	69ba      	ldr	r2, [r7, #24]
 800248a:	4313      	orrs	r3, r2
 800248c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	69ba      	ldr	r2, [r7, #24]
 8002492:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	f003 0303 	and.w	r3, r3, #3
 800249c:	2b03      	cmp	r3, #3
 800249e:	d017      	beq.n	80024d0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	68db      	ldr	r3, [r3, #12]
 80024a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80024a6:	69fb      	ldr	r3, [r7, #28]
 80024a8:	005b      	lsls	r3, r3, #1
 80024aa:	2203      	movs	r2, #3
 80024ac:	fa02 f303 	lsl.w	r3, r2, r3
 80024b0:	43db      	mvns	r3, r3
 80024b2:	69ba      	ldr	r2, [r7, #24]
 80024b4:	4013      	ands	r3, r2
 80024b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	689a      	ldr	r2, [r3, #8]
 80024bc:	69fb      	ldr	r3, [r7, #28]
 80024be:	005b      	lsls	r3, r3, #1
 80024c0:	fa02 f303 	lsl.w	r3, r2, r3
 80024c4:	69ba      	ldr	r2, [r7, #24]
 80024c6:	4313      	orrs	r3, r2
 80024c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	69ba      	ldr	r2, [r7, #24]
 80024ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	f003 0303 	and.w	r3, r3, #3
 80024d8:	2b02      	cmp	r3, #2
 80024da:	d123      	bne.n	8002524 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80024dc:	69fb      	ldr	r3, [r7, #28]
 80024de:	08da      	lsrs	r2, r3, #3
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	3208      	adds	r2, #8
 80024e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80024ea:	69fb      	ldr	r3, [r7, #28]
 80024ec:	f003 0307 	and.w	r3, r3, #7
 80024f0:	009b      	lsls	r3, r3, #2
 80024f2:	220f      	movs	r2, #15
 80024f4:	fa02 f303 	lsl.w	r3, r2, r3
 80024f8:	43db      	mvns	r3, r3
 80024fa:	69ba      	ldr	r2, [r7, #24]
 80024fc:	4013      	ands	r3, r2
 80024fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	691a      	ldr	r2, [r3, #16]
 8002504:	69fb      	ldr	r3, [r7, #28]
 8002506:	f003 0307 	and.w	r3, r3, #7
 800250a:	009b      	lsls	r3, r3, #2
 800250c:	fa02 f303 	lsl.w	r3, r2, r3
 8002510:	69ba      	ldr	r2, [r7, #24]
 8002512:	4313      	orrs	r3, r2
 8002514:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002516:	69fb      	ldr	r3, [r7, #28]
 8002518:	08da      	lsrs	r2, r3, #3
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	3208      	adds	r2, #8
 800251e:	69b9      	ldr	r1, [r7, #24]
 8002520:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800252a:	69fb      	ldr	r3, [r7, #28]
 800252c:	005b      	lsls	r3, r3, #1
 800252e:	2203      	movs	r2, #3
 8002530:	fa02 f303 	lsl.w	r3, r2, r3
 8002534:	43db      	mvns	r3, r3
 8002536:	69ba      	ldr	r2, [r7, #24]
 8002538:	4013      	ands	r3, r2
 800253a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	f003 0203 	and.w	r2, r3, #3
 8002544:	69fb      	ldr	r3, [r7, #28]
 8002546:	005b      	lsls	r3, r3, #1
 8002548:	fa02 f303 	lsl.w	r3, r2, r3
 800254c:	69ba      	ldr	r2, [r7, #24]
 800254e:	4313      	orrs	r3, r2
 8002550:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	69ba      	ldr	r2, [r7, #24]
 8002556:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002560:	2b00      	cmp	r3, #0
 8002562:	f000 80b4 	beq.w	80026ce <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002566:	2300      	movs	r3, #0
 8002568:	60fb      	str	r3, [r7, #12]
 800256a:	4b60      	ldr	r3, [pc, #384]	@ (80026ec <HAL_GPIO_Init+0x30c>)
 800256c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800256e:	4a5f      	ldr	r2, [pc, #380]	@ (80026ec <HAL_GPIO_Init+0x30c>)
 8002570:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002574:	6453      	str	r3, [r2, #68]	@ 0x44
 8002576:	4b5d      	ldr	r3, [pc, #372]	@ (80026ec <HAL_GPIO_Init+0x30c>)
 8002578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800257a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800257e:	60fb      	str	r3, [r7, #12]
 8002580:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002582:	4a5b      	ldr	r2, [pc, #364]	@ (80026f0 <HAL_GPIO_Init+0x310>)
 8002584:	69fb      	ldr	r3, [r7, #28]
 8002586:	089b      	lsrs	r3, r3, #2
 8002588:	3302      	adds	r3, #2
 800258a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800258e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002590:	69fb      	ldr	r3, [r7, #28]
 8002592:	f003 0303 	and.w	r3, r3, #3
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	220f      	movs	r2, #15
 800259a:	fa02 f303 	lsl.w	r3, r2, r3
 800259e:	43db      	mvns	r3, r3
 80025a0:	69ba      	ldr	r2, [r7, #24]
 80025a2:	4013      	ands	r3, r2
 80025a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	4a52      	ldr	r2, [pc, #328]	@ (80026f4 <HAL_GPIO_Init+0x314>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d02b      	beq.n	8002606 <HAL_GPIO_Init+0x226>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	4a51      	ldr	r2, [pc, #324]	@ (80026f8 <HAL_GPIO_Init+0x318>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d025      	beq.n	8002602 <HAL_GPIO_Init+0x222>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	4a50      	ldr	r2, [pc, #320]	@ (80026fc <HAL_GPIO_Init+0x31c>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d01f      	beq.n	80025fe <HAL_GPIO_Init+0x21e>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	4a4f      	ldr	r2, [pc, #316]	@ (8002700 <HAL_GPIO_Init+0x320>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d019      	beq.n	80025fa <HAL_GPIO_Init+0x21a>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	4a4e      	ldr	r2, [pc, #312]	@ (8002704 <HAL_GPIO_Init+0x324>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d013      	beq.n	80025f6 <HAL_GPIO_Init+0x216>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	4a4d      	ldr	r2, [pc, #308]	@ (8002708 <HAL_GPIO_Init+0x328>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d00d      	beq.n	80025f2 <HAL_GPIO_Init+0x212>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	4a4c      	ldr	r2, [pc, #304]	@ (800270c <HAL_GPIO_Init+0x32c>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d007      	beq.n	80025ee <HAL_GPIO_Init+0x20e>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	4a4b      	ldr	r2, [pc, #300]	@ (8002710 <HAL_GPIO_Init+0x330>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d101      	bne.n	80025ea <HAL_GPIO_Init+0x20a>
 80025e6:	2307      	movs	r3, #7
 80025e8:	e00e      	b.n	8002608 <HAL_GPIO_Init+0x228>
 80025ea:	2308      	movs	r3, #8
 80025ec:	e00c      	b.n	8002608 <HAL_GPIO_Init+0x228>
 80025ee:	2306      	movs	r3, #6
 80025f0:	e00a      	b.n	8002608 <HAL_GPIO_Init+0x228>
 80025f2:	2305      	movs	r3, #5
 80025f4:	e008      	b.n	8002608 <HAL_GPIO_Init+0x228>
 80025f6:	2304      	movs	r3, #4
 80025f8:	e006      	b.n	8002608 <HAL_GPIO_Init+0x228>
 80025fa:	2303      	movs	r3, #3
 80025fc:	e004      	b.n	8002608 <HAL_GPIO_Init+0x228>
 80025fe:	2302      	movs	r3, #2
 8002600:	e002      	b.n	8002608 <HAL_GPIO_Init+0x228>
 8002602:	2301      	movs	r3, #1
 8002604:	e000      	b.n	8002608 <HAL_GPIO_Init+0x228>
 8002606:	2300      	movs	r3, #0
 8002608:	69fa      	ldr	r2, [r7, #28]
 800260a:	f002 0203 	and.w	r2, r2, #3
 800260e:	0092      	lsls	r2, r2, #2
 8002610:	4093      	lsls	r3, r2
 8002612:	69ba      	ldr	r2, [r7, #24]
 8002614:	4313      	orrs	r3, r2
 8002616:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002618:	4935      	ldr	r1, [pc, #212]	@ (80026f0 <HAL_GPIO_Init+0x310>)
 800261a:	69fb      	ldr	r3, [r7, #28]
 800261c:	089b      	lsrs	r3, r3, #2
 800261e:	3302      	adds	r3, #2
 8002620:	69ba      	ldr	r2, [r7, #24]
 8002622:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002626:	4b3b      	ldr	r3, [pc, #236]	@ (8002714 <HAL_GPIO_Init+0x334>)
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	43db      	mvns	r3, r3
 8002630:	69ba      	ldr	r2, [r7, #24]
 8002632:	4013      	ands	r3, r2
 8002634:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800263e:	2b00      	cmp	r3, #0
 8002640:	d003      	beq.n	800264a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002642:	69ba      	ldr	r2, [r7, #24]
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	4313      	orrs	r3, r2
 8002648:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800264a:	4a32      	ldr	r2, [pc, #200]	@ (8002714 <HAL_GPIO_Init+0x334>)
 800264c:	69bb      	ldr	r3, [r7, #24]
 800264e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002650:	4b30      	ldr	r3, [pc, #192]	@ (8002714 <HAL_GPIO_Init+0x334>)
 8002652:	68db      	ldr	r3, [r3, #12]
 8002654:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	43db      	mvns	r3, r3
 800265a:	69ba      	ldr	r2, [r7, #24]
 800265c:	4013      	ands	r3, r2
 800265e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002668:	2b00      	cmp	r3, #0
 800266a:	d003      	beq.n	8002674 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800266c:	69ba      	ldr	r2, [r7, #24]
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	4313      	orrs	r3, r2
 8002672:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002674:	4a27      	ldr	r2, [pc, #156]	@ (8002714 <HAL_GPIO_Init+0x334>)
 8002676:	69bb      	ldr	r3, [r7, #24]
 8002678:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800267a:	4b26      	ldr	r3, [pc, #152]	@ (8002714 <HAL_GPIO_Init+0x334>)
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	43db      	mvns	r3, r3
 8002684:	69ba      	ldr	r2, [r7, #24]
 8002686:	4013      	ands	r3, r2
 8002688:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002692:	2b00      	cmp	r3, #0
 8002694:	d003      	beq.n	800269e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002696:	69ba      	ldr	r2, [r7, #24]
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	4313      	orrs	r3, r2
 800269c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800269e:	4a1d      	ldr	r2, [pc, #116]	@ (8002714 <HAL_GPIO_Init+0x334>)
 80026a0:	69bb      	ldr	r3, [r7, #24]
 80026a2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80026a4:	4b1b      	ldr	r3, [pc, #108]	@ (8002714 <HAL_GPIO_Init+0x334>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	43db      	mvns	r3, r3
 80026ae:	69ba      	ldr	r2, [r7, #24]
 80026b0:	4013      	ands	r3, r2
 80026b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d003      	beq.n	80026c8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80026c0:	69ba      	ldr	r2, [r7, #24]
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	4313      	orrs	r3, r2
 80026c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80026c8:	4a12      	ldr	r2, [pc, #72]	@ (8002714 <HAL_GPIO_Init+0x334>)
 80026ca:	69bb      	ldr	r3, [r7, #24]
 80026cc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	3301      	adds	r3, #1
 80026d2:	61fb      	str	r3, [r7, #28]
 80026d4:	69fb      	ldr	r3, [r7, #28]
 80026d6:	2b0f      	cmp	r3, #15
 80026d8:	f67f ae90 	bls.w	80023fc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80026dc:	bf00      	nop
 80026de:	bf00      	nop
 80026e0:	3724      	adds	r7, #36	@ 0x24
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr
 80026ea:	bf00      	nop
 80026ec:	40023800 	.word	0x40023800
 80026f0:	40013800 	.word	0x40013800
 80026f4:	40020000 	.word	0x40020000
 80026f8:	40020400 	.word	0x40020400
 80026fc:	40020800 	.word	0x40020800
 8002700:	40020c00 	.word	0x40020c00
 8002704:	40021000 	.word	0x40021000
 8002708:	40021400 	.word	0x40021400
 800270c:	40021800 	.word	0x40021800
 8002710:	40021c00 	.word	0x40021c00
 8002714:	40013c00 	.word	0x40013c00

08002718 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002718:	b480      	push	{r7}
 800271a:	b083      	sub	sp, #12
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
 8002720:	460b      	mov	r3, r1
 8002722:	807b      	strh	r3, [r7, #2]
 8002724:	4613      	mov	r3, r2
 8002726:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002728:	787b      	ldrb	r3, [r7, #1]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d003      	beq.n	8002736 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800272e:	887a      	ldrh	r2, [r7, #2]
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002734:	e003      	b.n	800273e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002736:	887b      	ldrh	r3, [r7, #2]
 8002738:	041a      	lsls	r2, r3, #16
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	619a      	str	r2, [r3, #24]
}
 800273e:	bf00      	nop
 8002740:	370c      	adds	r7, #12
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr

0800274a <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800274a:	b580      	push	{r7, lr}
 800274c:	b086      	sub	sp, #24
 800274e:	af02      	add	r7, sp, #8
 8002750:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d101      	bne.n	800275c <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002758:	2301      	movs	r3, #1
 800275a:	e059      	b.n	8002810 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8002768:	b2db      	uxtb	r3, r3
 800276a:	2b00      	cmp	r3, #0
 800276c:	d106      	bne.n	800277c <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2200      	movs	r2, #0
 8002772:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	f008 f804 	bl	800a784 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2203      	movs	r2, #3
 8002780:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800278a:	d102      	bne.n	8002792 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2200      	movs	r2, #0
 8002790:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4618      	mov	r0, r3
 8002798:	f004 fe11 	bl	80073be <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6818      	ldr	r0, [r3, #0]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	7c1a      	ldrb	r2, [r3, #16]
 80027a4:	f88d 2000 	strb.w	r2, [sp]
 80027a8:	3304      	adds	r3, #4
 80027aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80027ac:	f004 fd92 	bl	80072d4 <USB_CoreInit>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d005      	beq.n	80027c2 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2202      	movs	r2, #2
 80027ba:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	e026      	b.n	8002810 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	2101      	movs	r1, #1
 80027c8:	4618      	mov	r0, r3
 80027ca:	f004 fe09 	bl	80073e0 <USB_SetCurrentMode>
 80027ce:	4603      	mov	r3, r0
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d005      	beq.n	80027e0 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2202      	movs	r2, #2
 80027d8:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80027dc:	2301      	movs	r3, #1
 80027de:	e017      	b.n	8002810 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6818      	ldr	r0, [r3, #0]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	7c1a      	ldrb	r2, [r3, #16]
 80027e8:	f88d 2000 	strb.w	r2, [sp]
 80027ec:	3304      	adds	r3, #4
 80027ee:	cb0e      	ldmia	r3, {r1, r2, r3}
 80027f0:	f004 ffb2 	bl	8007758 <USB_HostInit>
 80027f4:	4603      	mov	r3, r0
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d005      	beq.n	8002806 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2202      	movs	r2, #2
 80027fe:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e004      	b.n	8002810 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2201      	movs	r2, #1
 800280a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 800280e:	2300      	movs	r3, #0
}
 8002810:	4618      	mov	r0, r3
 8002812:	3710      	adds	r7, #16
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}

08002818 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8002818:	b590      	push	{r4, r7, lr}
 800281a:	b08b      	sub	sp, #44	@ 0x2c
 800281c:	af04      	add	r7, sp, #16
 800281e:	6078      	str	r0, [r7, #4]
 8002820:	4608      	mov	r0, r1
 8002822:	4611      	mov	r1, r2
 8002824:	461a      	mov	r2, r3
 8002826:	4603      	mov	r3, r0
 8002828:	70fb      	strb	r3, [r7, #3]
 800282a:	460b      	mov	r3, r1
 800282c:	70bb      	strb	r3, [r7, #2]
 800282e:	4613      	mov	r3, r2
 8002830:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8002832:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8002834:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800283c:	2b01      	cmp	r3, #1
 800283e:	d101      	bne.n	8002844 <HAL_HCD_HC_Init+0x2c>
 8002840:	2302      	movs	r3, #2
 8002842:	e09d      	b.n	8002980 <HAL_HCD_HC_Init+0x168>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2201      	movs	r2, #1
 8002848:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 800284c:	78fa      	ldrb	r2, [r7, #3]
 800284e:	6879      	ldr	r1, [r7, #4]
 8002850:	4613      	mov	r3, r2
 8002852:	011b      	lsls	r3, r3, #4
 8002854:	1a9b      	subs	r3, r3, r2
 8002856:	009b      	lsls	r3, r3, #2
 8002858:	440b      	add	r3, r1
 800285a:	3319      	adds	r3, #25
 800285c:	2200      	movs	r2, #0
 800285e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002860:	78fa      	ldrb	r2, [r7, #3]
 8002862:	6879      	ldr	r1, [r7, #4]
 8002864:	4613      	mov	r3, r2
 8002866:	011b      	lsls	r3, r3, #4
 8002868:	1a9b      	subs	r3, r3, r2
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	440b      	add	r3, r1
 800286e:	3314      	adds	r3, #20
 8002870:	787a      	ldrb	r2, [r7, #1]
 8002872:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002874:	78fa      	ldrb	r2, [r7, #3]
 8002876:	6879      	ldr	r1, [r7, #4]
 8002878:	4613      	mov	r3, r2
 800287a:	011b      	lsls	r3, r3, #4
 800287c:	1a9b      	subs	r3, r3, r2
 800287e:	009b      	lsls	r3, r3, #2
 8002880:	440b      	add	r3, r1
 8002882:	3315      	adds	r3, #21
 8002884:	78fa      	ldrb	r2, [r7, #3]
 8002886:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002888:	78fa      	ldrb	r2, [r7, #3]
 800288a:	6879      	ldr	r1, [r7, #4]
 800288c:	4613      	mov	r3, r2
 800288e:	011b      	lsls	r3, r3, #4
 8002890:	1a9b      	subs	r3, r3, r2
 8002892:	009b      	lsls	r3, r3, #2
 8002894:	440b      	add	r3, r1
 8002896:	3326      	adds	r3, #38	@ 0x26
 8002898:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800289c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 800289e:	78fa      	ldrb	r2, [r7, #3]
 80028a0:	78bb      	ldrb	r3, [r7, #2]
 80028a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80028a6:	b2d8      	uxtb	r0, r3
 80028a8:	6879      	ldr	r1, [r7, #4]
 80028aa:	4613      	mov	r3, r2
 80028ac:	011b      	lsls	r3, r3, #4
 80028ae:	1a9b      	subs	r3, r3, r2
 80028b0:	009b      	lsls	r3, r3, #2
 80028b2:	440b      	add	r3, r1
 80028b4:	3316      	adds	r3, #22
 80028b6:	4602      	mov	r2, r0
 80028b8:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 80028ba:	78fb      	ldrb	r3, [r7, #3]
 80028bc:	4619      	mov	r1, r3
 80028be:	6878      	ldr	r0, [r7, #4]
 80028c0:	f000 fba4 	bl	800300c <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 80028c4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	da0a      	bge.n	80028e2 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80028cc:	78fa      	ldrb	r2, [r7, #3]
 80028ce:	6879      	ldr	r1, [r7, #4]
 80028d0:	4613      	mov	r3, r2
 80028d2:	011b      	lsls	r3, r3, #4
 80028d4:	1a9b      	subs	r3, r3, r2
 80028d6:	009b      	lsls	r3, r3, #2
 80028d8:	440b      	add	r3, r1
 80028da:	3317      	adds	r3, #23
 80028dc:	2201      	movs	r2, #1
 80028de:	701a      	strb	r2, [r3, #0]
 80028e0:	e009      	b.n	80028f6 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80028e2:	78fa      	ldrb	r2, [r7, #3]
 80028e4:	6879      	ldr	r1, [r7, #4]
 80028e6:	4613      	mov	r3, r2
 80028e8:	011b      	lsls	r3, r3, #4
 80028ea:	1a9b      	subs	r3, r3, r2
 80028ec:	009b      	lsls	r3, r3, #2
 80028ee:	440b      	add	r3, r1
 80028f0:	3317      	adds	r3, #23
 80028f2:	2200      	movs	r2, #0
 80028f4:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4618      	mov	r0, r3
 80028fc:	f005 f890 	bl	8007a20 <USB_GetHostSpeed>
 8002900:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8002902:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002906:	2b01      	cmp	r3, #1
 8002908:	d10b      	bne.n	8002922 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 800290a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800290e:	2b01      	cmp	r3, #1
 8002910:	d107      	bne.n	8002922 <HAL_HCD_HC_Init+0x10a>
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d104      	bne.n	8002922 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	2bbc      	cmp	r3, #188	@ 0xbc
 800291c:	d901      	bls.n	8002922 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 800291e:	23bc      	movs	r3, #188	@ 0xbc
 8002920:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8002922:	78fa      	ldrb	r2, [r7, #3]
 8002924:	6879      	ldr	r1, [r7, #4]
 8002926:	4613      	mov	r3, r2
 8002928:	011b      	lsls	r3, r3, #4
 800292a:	1a9b      	subs	r3, r3, r2
 800292c:	009b      	lsls	r3, r3, #2
 800292e:	440b      	add	r3, r1
 8002930:	3318      	adds	r3, #24
 8002932:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8002936:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8002938:	78fa      	ldrb	r2, [r7, #3]
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	b298      	uxth	r0, r3
 800293e:	6879      	ldr	r1, [r7, #4]
 8002940:	4613      	mov	r3, r2
 8002942:	011b      	lsls	r3, r3, #4
 8002944:	1a9b      	subs	r3, r3, r2
 8002946:	009b      	lsls	r3, r3, #2
 8002948:	440b      	add	r3, r1
 800294a:	3328      	adds	r3, #40	@ 0x28
 800294c:	4602      	mov	r2, r0
 800294e:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6818      	ldr	r0, [r3, #0]
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	b29b      	uxth	r3, r3
 8002958:	787c      	ldrb	r4, [r7, #1]
 800295a:	78ba      	ldrb	r2, [r7, #2]
 800295c:	78f9      	ldrb	r1, [r7, #3]
 800295e:	9302      	str	r3, [sp, #8]
 8002960:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002964:	9301      	str	r3, [sp, #4]
 8002966:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800296a:	9300      	str	r3, [sp, #0]
 800296c:	4623      	mov	r3, r4
 800296e:	f005 f87f 	bl	8007a70 <USB_HC_Init>
 8002972:	4603      	mov	r3, r0
 8002974:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2200      	movs	r2, #0
 800297a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 800297e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002980:	4618      	mov	r0, r3
 8002982:	371c      	adds	r7, #28
 8002984:	46bd      	mov	sp, r7
 8002986:	bd90      	pop	{r4, r7, pc}

08002988 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b082      	sub	sp, #8
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
 8002990:	4608      	mov	r0, r1
 8002992:	4611      	mov	r1, r2
 8002994:	461a      	mov	r2, r3
 8002996:	4603      	mov	r3, r0
 8002998:	70fb      	strb	r3, [r7, #3]
 800299a:	460b      	mov	r3, r1
 800299c:	70bb      	strb	r3, [r7, #2]
 800299e:	4613      	mov	r3, r2
 80029a0:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80029a2:	78fa      	ldrb	r2, [r7, #3]
 80029a4:	6879      	ldr	r1, [r7, #4]
 80029a6:	4613      	mov	r3, r2
 80029a8:	011b      	lsls	r3, r3, #4
 80029aa:	1a9b      	subs	r3, r3, r2
 80029ac:	009b      	lsls	r3, r3, #2
 80029ae:	440b      	add	r3, r1
 80029b0:	3317      	adds	r3, #23
 80029b2:	78ba      	ldrb	r2, [r7, #2]
 80029b4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80029b6:	78fa      	ldrb	r2, [r7, #3]
 80029b8:	6879      	ldr	r1, [r7, #4]
 80029ba:	4613      	mov	r3, r2
 80029bc:	011b      	lsls	r3, r3, #4
 80029be:	1a9b      	subs	r3, r3, r2
 80029c0:	009b      	lsls	r3, r3, #2
 80029c2:	440b      	add	r3, r1
 80029c4:	3326      	adds	r3, #38	@ 0x26
 80029c6:	787a      	ldrb	r2, [r7, #1]
 80029c8:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80029ca:	7c3b      	ldrb	r3, [r7, #16]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d114      	bne.n	80029fa <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80029d0:	78fa      	ldrb	r2, [r7, #3]
 80029d2:	6879      	ldr	r1, [r7, #4]
 80029d4:	4613      	mov	r3, r2
 80029d6:	011b      	lsls	r3, r3, #4
 80029d8:	1a9b      	subs	r3, r3, r2
 80029da:	009b      	lsls	r3, r3, #2
 80029dc:	440b      	add	r3, r1
 80029de:	332a      	adds	r3, #42	@ 0x2a
 80029e0:	2203      	movs	r2, #3
 80029e2:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80029e4:	78fa      	ldrb	r2, [r7, #3]
 80029e6:	6879      	ldr	r1, [r7, #4]
 80029e8:	4613      	mov	r3, r2
 80029ea:	011b      	lsls	r3, r3, #4
 80029ec:	1a9b      	subs	r3, r3, r2
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	440b      	add	r3, r1
 80029f2:	3319      	adds	r3, #25
 80029f4:	7f3a      	ldrb	r2, [r7, #28]
 80029f6:	701a      	strb	r2, [r3, #0]
 80029f8:	e009      	b.n	8002a0e <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80029fa:	78fa      	ldrb	r2, [r7, #3]
 80029fc:	6879      	ldr	r1, [r7, #4]
 80029fe:	4613      	mov	r3, r2
 8002a00:	011b      	lsls	r3, r3, #4
 8002a02:	1a9b      	subs	r3, r3, r2
 8002a04:	009b      	lsls	r3, r3, #2
 8002a06:	440b      	add	r3, r1
 8002a08:	332a      	adds	r3, #42	@ 0x2a
 8002a0a:	2202      	movs	r2, #2
 8002a0c:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002a0e:	787b      	ldrb	r3, [r7, #1]
 8002a10:	2b03      	cmp	r3, #3
 8002a12:	f200 8102 	bhi.w	8002c1a <HAL_HCD_HC_SubmitRequest+0x292>
 8002a16:	a201      	add	r2, pc, #4	@ (adr r2, 8002a1c <HAL_HCD_HC_SubmitRequest+0x94>)
 8002a18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a1c:	08002a2d 	.word	0x08002a2d
 8002a20:	08002c05 	.word	0x08002c05
 8002a24:	08002af1 	.word	0x08002af1
 8002a28:	08002b7b 	.word	0x08002b7b
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8002a2c:	7c3b      	ldrb	r3, [r7, #16]
 8002a2e:	2b01      	cmp	r3, #1
 8002a30:	f040 80f5 	bne.w	8002c1e <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8002a34:	78bb      	ldrb	r3, [r7, #2]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d12d      	bne.n	8002a96 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8002a3a:	8b3b      	ldrh	r3, [r7, #24]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d109      	bne.n	8002a54 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8002a40:	78fa      	ldrb	r2, [r7, #3]
 8002a42:	6879      	ldr	r1, [r7, #4]
 8002a44:	4613      	mov	r3, r2
 8002a46:	011b      	lsls	r3, r3, #4
 8002a48:	1a9b      	subs	r3, r3, r2
 8002a4a:	009b      	lsls	r3, r3, #2
 8002a4c:	440b      	add	r3, r1
 8002a4e:	333d      	adds	r3, #61	@ 0x3d
 8002a50:	2201      	movs	r2, #1
 8002a52:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8002a54:	78fa      	ldrb	r2, [r7, #3]
 8002a56:	6879      	ldr	r1, [r7, #4]
 8002a58:	4613      	mov	r3, r2
 8002a5a:	011b      	lsls	r3, r3, #4
 8002a5c:	1a9b      	subs	r3, r3, r2
 8002a5e:	009b      	lsls	r3, r3, #2
 8002a60:	440b      	add	r3, r1
 8002a62:	333d      	adds	r3, #61	@ 0x3d
 8002a64:	781b      	ldrb	r3, [r3, #0]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d10a      	bne.n	8002a80 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002a6a:	78fa      	ldrb	r2, [r7, #3]
 8002a6c:	6879      	ldr	r1, [r7, #4]
 8002a6e:	4613      	mov	r3, r2
 8002a70:	011b      	lsls	r3, r3, #4
 8002a72:	1a9b      	subs	r3, r3, r2
 8002a74:	009b      	lsls	r3, r3, #2
 8002a76:	440b      	add	r3, r1
 8002a78:	332a      	adds	r3, #42	@ 0x2a
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8002a7e:	e0ce      	b.n	8002c1e <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002a80:	78fa      	ldrb	r2, [r7, #3]
 8002a82:	6879      	ldr	r1, [r7, #4]
 8002a84:	4613      	mov	r3, r2
 8002a86:	011b      	lsls	r3, r3, #4
 8002a88:	1a9b      	subs	r3, r3, r2
 8002a8a:	009b      	lsls	r3, r3, #2
 8002a8c:	440b      	add	r3, r1
 8002a8e:	332a      	adds	r3, #42	@ 0x2a
 8002a90:	2202      	movs	r2, #2
 8002a92:	701a      	strb	r2, [r3, #0]
      break;
 8002a94:	e0c3      	b.n	8002c1e <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8002a96:	78fa      	ldrb	r2, [r7, #3]
 8002a98:	6879      	ldr	r1, [r7, #4]
 8002a9a:	4613      	mov	r3, r2
 8002a9c:	011b      	lsls	r3, r3, #4
 8002a9e:	1a9b      	subs	r3, r3, r2
 8002aa0:	009b      	lsls	r3, r3, #2
 8002aa2:	440b      	add	r3, r1
 8002aa4:	331a      	adds	r3, #26
 8002aa6:	781b      	ldrb	r3, [r3, #0]
 8002aa8:	2b01      	cmp	r3, #1
 8002aaa:	f040 80b8 	bne.w	8002c1e <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8002aae:	78fa      	ldrb	r2, [r7, #3]
 8002ab0:	6879      	ldr	r1, [r7, #4]
 8002ab2:	4613      	mov	r3, r2
 8002ab4:	011b      	lsls	r3, r3, #4
 8002ab6:	1a9b      	subs	r3, r3, r2
 8002ab8:	009b      	lsls	r3, r3, #2
 8002aba:	440b      	add	r3, r1
 8002abc:	333c      	adds	r3, #60	@ 0x3c
 8002abe:	781b      	ldrb	r3, [r3, #0]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d10a      	bne.n	8002ada <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002ac4:	78fa      	ldrb	r2, [r7, #3]
 8002ac6:	6879      	ldr	r1, [r7, #4]
 8002ac8:	4613      	mov	r3, r2
 8002aca:	011b      	lsls	r3, r3, #4
 8002acc:	1a9b      	subs	r3, r3, r2
 8002ace:	009b      	lsls	r3, r3, #2
 8002ad0:	440b      	add	r3, r1
 8002ad2:	332a      	adds	r3, #42	@ 0x2a
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	701a      	strb	r2, [r3, #0]
      break;
 8002ad8:	e0a1      	b.n	8002c1e <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002ada:	78fa      	ldrb	r2, [r7, #3]
 8002adc:	6879      	ldr	r1, [r7, #4]
 8002ade:	4613      	mov	r3, r2
 8002ae0:	011b      	lsls	r3, r3, #4
 8002ae2:	1a9b      	subs	r3, r3, r2
 8002ae4:	009b      	lsls	r3, r3, #2
 8002ae6:	440b      	add	r3, r1
 8002ae8:	332a      	adds	r3, #42	@ 0x2a
 8002aea:	2202      	movs	r2, #2
 8002aec:	701a      	strb	r2, [r3, #0]
      break;
 8002aee:	e096      	b.n	8002c1e <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002af0:	78bb      	ldrb	r3, [r7, #2]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d120      	bne.n	8002b38 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002af6:	78fa      	ldrb	r2, [r7, #3]
 8002af8:	6879      	ldr	r1, [r7, #4]
 8002afa:	4613      	mov	r3, r2
 8002afc:	011b      	lsls	r3, r3, #4
 8002afe:	1a9b      	subs	r3, r3, r2
 8002b00:	009b      	lsls	r3, r3, #2
 8002b02:	440b      	add	r3, r1
 8002b04:	333d      	adds	r3, #61	@ 0x3d
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d10a      	bne.n	8002b22 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002b0c:	78fa      	ldrb	r2, [r7, #3]
 8002b0e:	6879      	ldr	r1, [r7, #4]
 8002b10:	4613      	mov	r3, r2
 8002b12:	011b      	lsls	r3, r3, #4
 8002b14:	1a9b      	subs	r3, r3, r2
 8002b16:	009b      	lsls	r3, r3, #2
 8002b18:	440b      	add	r3, r1
 8002b1a:	332a      	adds	r3, #42	@ 0x2a
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002b20:	e07e      	b.n	8002c20 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002b22:	78fa      	ldrb	r2, [r7, #3]
 8002b24:	6879      	ldr	r1, [r7, #4]
 8002b26:	4613      	mov	r3, r2
 8002b28:	011b      	lsls	r3, r3, #4
 8002b2a:	1a9b      	subs	r3, r3, r2
 8002b2c:	009b      	lsls	r3, r3, #2
 8002b2e:	440b      	add	r3, r1
 8002b30:	332a      	adds	r3, #42	@ 0x2a
 8002b32:	2202      	movs	r2, #2
 8002b34:	701a      	strb	r2, [r3, #0]
      break;
 8002b36:	e073      	b.n	8002c20 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002b38:	78fa      	ldrb	r2, [r7, #3]
 8002b3a:	6879      	ldr	r1, [r7, #4]
 8002b3c:	4613      	mov	r3, r2
 8002b3e:	011b      	lsls	r3, r3, #4
 8002b40:	1a9b      	subs	r3, r3, r2
 8002b42:	009b      	lsls	r3, r3, #2
 8002b44:	440b      	add	r3, r1
 8002b46:	333c      	adds	r3, #60	@ 0x3c
 8002b48:	781b      	ldrb	r3, [r3, #0]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d10a      	bne.n	8002b64 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002b4e:	78fa      	ldrb	r2, [r7, #3]
 8002b50:	6879      	ldr	r1, [r7, #4]
 8002b52:	4613      	mov	r3, r2
 8002b54:	011b      	lsls	r3, r3, #4
 8002b56:	1a9b      	subs	r3, r3, r2
 8002b58:	009b      	lsls	r3, r3, #2
 8002b5a:	440b      	add	r3, r1
 8002b5c:	332a      	adds	r3, #42	@ 0x2a
 8002b5e:	2200      	movs	r2, #0
 8002b60:	701a      	strb	r2, [r3, #0]
      break;
 8002b62:	e05d      	b.n	8002c20 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002b64:	78fa      	ldrb	r2, [r7, #3]
 8002b66:	6879      	ldr	r1, [r7, #4]
 8002b68:	4613      	mov	r3, r2
 8002b6a:	011b      	lsls	r3, r3, #4
 8002b6c:	1a9b      	subs	r3, r3, r2
 8002b6e:	009b      	lsls	r3, r3, #2
 8002b70:	440b      	add	r3, r1
 8002b72:	332a      	adds	r3, #42	@ 0x2a
 8002b74:	2202      	movs	r2, #2
 8002b76:	701a      	strb	r2, [r3, #0]
      break;
 8002b78:	e052      	b.n	8002c20 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8002b7a:	78bb      	ldrb	r3, [r7, #2]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d120      	bne.n	8002bc2 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002b80:	78fa      	ldrb	r2, [r7, #3]
 8002b82:	6879      	ldr	r1, [r7, #4]
 8002b84:	4613      	mov	r3, r2
 8002b86:	011b      	lsls	r3, r3, #4
 8002b88:	1a9b      	subs	r3, r3, r2
 8002b8a:	009b      	lsls	r3, r3, #2
 8002b8c:	440b      	add	r3, r1
 8002b8e:	333d      	adds	r3, #61	@ 0x3d
 8002b90:	781b      	ldrb	r3, [r3, #0]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d10a      	bne.n	8002bac <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002b96:	78fa      	ldrb	r2, [r7, #3]
 8002b98:	6879      	ldr	r1, [r7, #4]
 8002b9a:	4613      	mov	r3, r2
 8002b9c:	011b      	lsls	r3, r3, #4
 8002b9e:	1a9b      	subs	r3, r3, r2
 8002ba0:	009b      	lsls	r3, r3, #2
 8002ba2:	440b      	add	r3, r1
 8002ba4:	332a      	adds	r3, #42	@ 0x2a
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002baa:	e039      	b.n	8002c20 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002bac:	78fa      	ldrb	r2, [r7, #3]
 8002bae:	6879      	ldr	r1, [r7, #4]
 8002bb0:	4613      	mov	r3, r2
 8002bb2:	011b      	lsls	r3, r3, #4
 8002bb4:	1a9b      	subs	r3, r3, r2
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	440b      	add	r3, r1
 8002bba:	332a      	adds	r3, #42	@ 0x2a
 8002bbc:	2202      	movs	r2, #2
 8002bbe:	701a      	strb	r2, [r3, #0]
      break;
 8002bc0:	e02e      	b.n	8002c20 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002bc2:	78fa      	ldrb	r2, [r7, #3]
 8002bc4:	6879      	ldr	r1, [r7, #4]
 8002bc6:	4613      	mov	r3, r2
 8002bc8:	011b      	lsls	r3, r3, #4
 8002bca:	1a9b      	subs	r3, r3, r2
 8002bcc:	009b      	lsls	r3, r3, #2
 8002bce:	440b      	add	r3, r1
 8002bd0:	333c      	adds	r3, #60	@ 0x3c
 8002bd2:	781b      	ldrb	r3, [r3, #0]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d10a      	bne.n	8002bee <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002bd8:	78fa      	ldrb	r2, [r7, #3]
 8002bda:	6879      	ldr	r1, [r7, #4]
 8002bdc:	4613      	mov	r3, r2
 8002bde:	011b      	lsls	r3, r3, #4
 8002be0:	1a9b      	subs	r3, r3, r2
 8002be2:	009b      	lsls	r3, r3, #2
 8002be4:	440b      	add	r3, r1
 8002be6:	332a      	adds	r3, #42	@ 0x2a
 8002be8:	2200      	movs	r2, #0
 8002bea:	701a      	strb	r2, [r3, #0]
      break;
 8002bec:	e018      	b.n	8002c20 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002bee:	78fa      	ldrb	r2, [r7, #3]
 8002bf0:	6879      	ldr	r1, [r7, #4]
 8002bf2:	4613      	mov	r3, r2
 8002bf4:	011b      	lsls	r3, r3, #4
 8002bf6:	1a9b      	subs	r3, r3, r2
 8002bf8:	009b      	lsls	r3, r3, #2
 8002bfa:	440b      	add	r3, r1
 8002bfc:	332a      	adds	r3, #42	@ 0x2a
 8002bfe:	2202      	movs	r2, #2
 8002c00:	701a      	strb	r2, [r3, #0]
      break;
 8002c02:	e00d      	b.n	8002c20 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002c04:	78fa      	ldrb	r2, [r7, #3]
 8002c06:	6879      	ldr	r1, [r7, #4]
 8002c08:	4613      	mov	r3, r2
 8002c0a:	011b      	lsls	r3, r3, #4
 8002c0c:	1a9b      	subs	r3, r3, r2
 8002c0e:	009b      	lsls	r3, r3, #2
 8002c10:	440b      	add	r3, r1
 8002c12:	332a      	adds	r3, #42	@ 0x2a
 8002c14:	2200      	movs	r2, #0
 8002c16:	701a      	strb	r2, [r3, #0]
      break;
 8002c18:	e002      	b.n	8002c20 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8002c1a:	bf00      	nop
 8002c1c:	e000      	b.n	8002c20 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8002c1e:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8002c20:	78fa      	ldrb	r2, [r7, #3]
 8002c22:	6879      	ldr	r1, [r7, #4]
 8002c24:	4613      	mov	r3, r2
 8002c26:	011b      	lsls	r3, r3, #4
 8002c28:	1a9b      	subs	r3, r3, r2
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	440b      	add	r3, r1
 8002c2e:	332c      	adds	r3, #44	@ 0x2c
 8002c30:	697a      	ldr	r2, [r7, #20]
 8002c32:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002c34:	78fa      	ldrb	r2, [r7, #3]
 8002c36:	8b39      	ldrh	r1, [r7, #24]
 8002c38:	6878      	ldr	r0, [r7, #4]
 8002c3a:	4613      	mov	r3, r2
 8002c3c:	011b      	lsls	r3, r3, #4
 8002c3e:	1a9b      	subs	r3, r3, r2
 8002c40:	009b      	lsls	r3, r3, #2
 8002c42:	4403      	add	r3, r0
 8002c44:	3334      	adds	r3, #52	@ 0x34
 8002c46:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8002c48:	78fa      	ldrb	r2, [r7, #3]
 8002c4a:	6879      	ldr	r1, [r7, #4]
 8002c4c:	4613      	mov	r3, r2
 8002c4e:	011b      	lsls	r3, r3, #4
 8002c50:	1a9b      	subs	r3, r3, r2
 8002c52:	009b      	lsls	r3, r3, #2
 8002c54:	440b      	add	r3, r1
 8002c56:	334c      	adds	r3, #76	@ 0x4c
 8002c58:	2200      	movs	r2, #0
 8002c5a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8002c5c:	78fa      	ldrb	r2, [r7, #3]
 8002c5e:	6879      	ldr	r1, [r7, #4]
 8002c60:	4613      	mov	r3, r2
 8002c62:	011b      	lsls	r3, r3, #4
 8002c64:	1a9b      	subs	r3, r3, r2
 8002c66:	009b      	lsls	r3, r3, #2
 8002c68:	440b      	add	r3, r1
 8002c6a:	3338      	adds	r3, #56	@ 0x38
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002c70:	78fa      	ldrb	r2, [r7, #3]
 8002c72:	6879      	ldr	r1, [r7, #4]
 8002c74:	4613      	mov	r3, r2
 8002c76:	011b      	lsls	r3, r3, #4
 8002c78:	1a9b      	subs	r3, r3, r2
 8002c7a:	009b      	lsls	r3, r3, #2
 8002c7c:	440b      	add	r3, r1
 8002c7e:	3315      	adds	r3, #21
 8002c80:	78fa      	ldrb	r2, [r7, #3]
 8002c82:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8002c84:	78fa      	ldrb	r2, [r7, #3]
 8002c86:	6879      	ldr	r1, [r7, #4]
 8002c88:	4613      	mov	r3, r2
 8002c8a:	011b      	lsls	r3, r3, #4
 8002c8c:	1a9b      	subs	r3, r3, r2
 8002c8e:	009b      	lsls	r3, r3, #2
 8002c90:	440b      	add	r3, r1
 8002c92:	334d      	adds	r3, #77	@ 0x4d
 8002c94:	2200      	movs	r2, #0
 8002c96:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6818      	ldr	r0, [r3, #0]
 8002c9c:	78fa      	ldrb	r2, [r7, #3]
 8002c9e:	4613      	mov	r3, r2
 8002ca0:	011b      	lsls	r3, r3, #4
 8002ca2:	1a9b      	subs	r3, r3, r2
 8002ca4:	009b      	lsls	r3, r3, #2
 8002ca6:	3310      	adds	r3, #16
 8002ca8:	687a      	ldr	r2, [r7, #4]
 8002caa:	4413      	add	r3, r2
 8002cac:	1d19      	adds	r1, r3, #4
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	799b      	ldrb	r3, [r3, #6]
 8002cb2:	461a      	mov	r2, r3
 8002cb4:	f005 f808 	bl	8007cc8 <USB_HC_StartXfer>
 8002cb8:	4603      	mov	r3, r0
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3708      	adds	r7, #8
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop

08002cc4 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b086      	sub	sp, #24
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002cd2:	693b      	ldr	r3, [r7, #16]
 8002cd4:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f004 fcf6 	bl	80076cc <USB_GetMode>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	f040 80fb 	bne.w	8002ede <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4618      	mov	r0, r3
 8002cee:	f004 fcb9 	bl	8007664 <USB_ReadInterrupts>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	f000 80f1 	beq.w	8002edc <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f004 fcb0 	bl	8007664 <USB_ReadInterrupts>
 8002d04:	4603      	mov	r3, r0
 8002d06:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d0a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002d0e:	d104      	bne.n	8002d1a <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002d18:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f004 fca0 	bl	8007664 <USB_ReadInterrupts>
 8002d24:	4603      	mov	r3, r0
 8002d26:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d2a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002d2e:	d104      	bne.n	8002d3a <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002d38:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f004 fc90 	bl	8007664 <USB_ReadInterrupts>
 8002d44:	4603      	mov	r3, r0
 8002d46:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002d4a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002d4e:	d104      	bne.n	8002d5a <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002d58:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f004 fc80 	bl	8007664 <USB_ReadInterrupts>
 8002d64:	4603      	mov	r3, r0
 8002d66:	f003 0302 	and.w	r3, r3, #2
 8002d6a:	2b02      	cmp	r3, #2
 8002d6c:	d103      	bne.n	8002d76 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	2202      	movs	r2, #2
 8002d74:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f004 fc72 	bl	8007664 <USB_ReadInterrupts>
 8002d80:	4603      	mov	r3, r0
 8002d82:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002d86:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002d8a:	d120      	bne.n	8002dce <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8002d94:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f003 0301 	and.w	r3, r3, #1
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d113      	bne.n	8002dce <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8002da6:	2110      	movs	r1, #16
 8002da8:	6938      	ldr	r0, [r7, #16]
 8002daa:	f004 fb65 	bl	8007478 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8002dae:	6938      	ldr	r0, [r7, #16]
 8002db0:	f004 fb94 	bl	80074dc <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	7a5b      	ldrb	r3, [r3, #9]
 8002db8:	2b02      	cmp	r3, #2
 8002dba:	d105      	bne.n	8002dc8 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	2101      	movs	r1, #1
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f004 fd8c 	bl	80078e0 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002dc8:	6878      	ldr	r0, [r7, #4]
 8002dca:	f007 fd59 	bl	800a880 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f004 fc46 	bl	8007664 <USB_ReadInterrupts>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002dde:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002de2:	d102      	bne.n	8002dea <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8002de4:	6878      	ldr	r0, [r7, #4]
 8002de6:	f001 fd4d 	bl	8004884 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4618      	mov	r0, r3
 8002df0:	f004 fc38 	bl	8007664 <USB_ReadInterrupts>
 8002df4:	4603      	mov	r3, r0
 8002df6:	f003 0308 	and.w	r3, r3, #8
 8002dfa:	2b08      	cmp	r3, #8
 8002dfc:	d106      	bne.n	8002e0c <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8002dfe:	6878      	ldr	r0, [r7, #4]
 8002e00:	f007 fd22 	bl	800a848 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	2208      	movs	r2, #8
 8002e0a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4618      	mov	r0, r3
 8002e12:	f004 fc27 	bl	8007664 <USB_ReadInterrupts>
 8002e16:	4603      	mov	r3, r0
 8002e18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e1c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002e20:	d139      	bne.n	8002e96 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4618      	mov	r0, r3
 8002e28:	f005 f9c8 	bl	80081bc <USB_HC_ReadInterrupt>
 8002e2c:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002e2e:	2300      	movs	r3, #0
 8002e30:	617b      	str	r3, [r7, #20]
 8002e32:	e025      	b.n	8002e80 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002e34:	697b      	ldr	r3, [r7, #20]
 8002e36:	f003 030f 	and.w	r3, r3, #15
 8002e3a:	68ba      	ldr	r2, [r7, #8]
 8002e3c:	fa22 f303 	lsr.w	r3, r2, r3
 8002e40:	f003 0301 	and.w	r3, r3, #1
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d018      	beq.n	8002e7a <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8002e48:	697b      	ldr	r3, [r7, #20]
 8002e4a:	015a      	lsls	r2, r3, #5
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	4413      	add	r3, r2
 8002e50:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e5a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002e5e:	d106      	bne.n	8002e6e <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	b2db      	uxtb	r3, r3
 8002e64:	4619      	mov	r1, r3
 8002e66:	6878      	ldr	r0, [r7, #4]
 8002e68:	f000 f905 	bl	8003076 <HCD_HC_IN_IRQHandler>
 8002e6c:	e005      	b.n	8002e7a <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	4619      	mov	r1, r3
 8002e74:	6878      	ldr	r0, [r7, #4]
 8002e76:	f000 ff67 	bl	8003d48 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	3301      	adds	r3, #1
 8002e7e:	617b      	str	r3, [r7, #20]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	795b      	ldrb	r3, [r3, #5]
 8002e84:	461a      	mov	r2, r3
 8002e86:	697b      	ldr	r3, [r7, #20]
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d3d3      	bcc.n	8002e34 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002e94:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f004 fbe2 	bl	8007664 <USB_ReadInterrupts>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	f003 0310 	and.w	r3, r3, #16
 8002ea6:	2b10      	cmp	r3, #16
 8002ea8:	d101      	bne.n	8002eae <HAL_HCD_IRQHandler+0x1ea>
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e000      	b.n	8002eb0 <HAL_HCD_IRQHandler+0x1ec>
 8002eae:	2300      	movs	r3, #0
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d014      	beq.n	8002ede <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	699a      	ldr	r2, [r3, #24]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f022 0210 	bic.w	r2, r2, #16
 8002ec2:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8002ec4:	6878      	ldr	r0, [r7, #4]
 8002ec6:	f001 fbfe 	bl	80046c6 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	699a      	ldr	r2, [r3, #24]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f042 0210 	orr.w	r2, r2, #16
 8002ed8:	619a      	str	r2, [r3, #24]
 8002eda:	e000      	b.n	8002ede <HAL_HCD_IRQHandler+0x21a>
      return;
 8002edc:	bf00      	nop
    }
  }
}
 8002ede:	3718      	adds	r7, #24
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}

08002ee4 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b082      	sub	sp, #8
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002ef2:	2b01      	cmp	r3, #1
 8002ef4:	d101      	bne.n	8002efa <HAL_HCD_Start+0x16>
 8002ef6:	2302      	movs	r3, #2
 8002ef8:	e013      	b.n	8002f22 <HAL_HCD_Start+0x3e>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2201      	movs	r2, #1
 8002efe:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	2101      	movs	r1, #1
 8002f08:	4618      	mov	r0, r3
 8002f0a:	f004 fd50 	bl	80079ae <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4618      	mov	r0, r3
 8002f14:	f004 fa42 	bl	800739c <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8002f20:	2300      	movs	r3, #0
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	3708      	adds	r7, #8
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}

08002f2a <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8002f2a:	b580      	push	{r7, lr}
 8002f2c:	b082      	sub	sp, #8
 8002f2e:	af00      	add	r7, sp, #0
 8002f30:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002f38:	2b01      	cmp	r3, #1
 8002f3a:	d101      	bne.n	8002f40 <HAL_HCD_Stop+0x16>
 8002f3c:	2302      	movs	r3, #2
 8002f3e:	e00d      	b.n	8002f5c <HAL_HCD_Stop+0x32>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2201      	movs	r2, #1
 8002f44:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	f005 faa3 	bl	8008498 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2200      	movs	r2, #0
 8002f56:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8002f5a:	2300      	movs	r3, #0
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	3708      	adds	r7, #8
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}

08002f64 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b082      	sub	sp, #8
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4618      	mov	r0, r3
 8002f72:	f004 fcf2 	bl	800795a <USB_ResetPort>
 8002f76:	4603      	mov	r3, r0
}
 8002f78:	4618      	mov	r0, r3
 8002f7a:	3708      	adds	r7, #8
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bd80      	pop	{r7, pc}

08002f80 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b083      	sub	sp, #12
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
 8002f88:	460b      	mov	r3, r1
 8002f8a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8002f8c:	78fa      	ldrb	r2, [r7, #3]
 8002f8e:	6879      	ldr	r1, [r7, #4]
 8002f90:	4613      	mov	r3, r2
 8002f92:	011b      	lsls	r3, r3, #4
 8002f94:	1a9b      	subs	r3, r3, r2
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	440b      	add	r3, r1
 8002f9a:	334c      	adds	r3, #76	@ 0x4c
 8002f9c:	781b      	ldrb	r3, [r3, #0]
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	370c      	adds	r7, #12
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr

08002faa <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8002faa:	b480      	push	{r7}
 8002fac:	b083      	sub	sp, #12
 8002fae:	af00      	add	r7, sp, #0
 8002fb0:	6078      	str	r0, [r7, #4]
 8002fb2:	460b      	mov	r3, r1
 8002fb4:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8002fb6:	78fa      	ldrb	r2, [r7, #3]
 8002fb8:	6879      	ldr	r1, [r7, #4]
 8002fba:	4613      	mov	r3, r2
 8002fbc:	011b      	lsls	r3, r3, #4
 8002fbe:	1a9b      	subs	r3, r3, r2
 8002fc0:	009b      	lsls	r3, r3, #2
 8002fc2:	440b      	add	r3, r1
 8002fc4:	3338      	adds	r3, #56	@ 0x38
 8002fc6:	681b      	ldr	r3, [r3, #0]
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	370c      	adds	r7, #12
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd2:	4770      	bx	lr

08002fd4 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b082      	sub	sp, #8
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f004 fd34 	bl	8007a4e <USB_GetCurrentFrame>
 8002fe6:	4603      	mov	r3, r0
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	3708      	adds	r7, #8
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bd80      	pop	{r7, pc}

08002ff0 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b082      	sub	sp, #8
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f004 fd0f 	bl	8007a20 <USB_GetHostSpeed>
 8003002:	4603      	mov	r3, r0
}
 8003004:	4618      	mov	r0, r3
 8003006:	3708      	adds	r7, #8
 8003008:	46bd      	mov	sp, r7
 800300a:	bd80      	pop	{r7, pc}

0800300c <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800300c:	b480      	push	{r7}
 800300e:	b083      	sub	sp, #12
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
 8003014:	460b      	mov	r3, r1
 8003016:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8003018:	78fa      	ldrb	r2, [r7, #3]
 800301a:	6879      	ldr	r1, [r7, #4]
 800301c:	4613      	mov	r3, r2
 800301e:	011b      	lsls	r3, r3, #4
 8003020:	1a9b      	subs	r3, r3, r2
 8003022:	009b      	lsls	r3, r3, #2
 8003024:	440b      	add	r3, r1
 8003026:	331a      	adds	r3, #26
 8003028:	2200      	movs	r2, #0
 800302a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 800302c:	78fa      	ldrb	r2, [r7, #3]
 800302e:	6879      	ldr	r1, [r7, #4]
 8003030:	4613      	mov	r3, r2
 8003032:	011b      	lsls	r3, r3, #4
 8003034:	1a9b      	subs	r3, r3, r2
 8003036:	009b      	lsls	r3, r3, #2
 8003038:	440b      	add	r3, r1
 800303a:	331b      	adds	r3, #27
 800303c:	2200      	movs	r2, #0
 800303e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8003040:	78fa      	ldrb	r2, [r7, #3]
 8003042:	6879      	ldr	r1, [r7, #4]
 8003044:	4613      	mov	r3, r2
 8003046:	011b      	lsls	r3, r3, #4
 8003048:	1a9b      	subs	r3, r3, r2
 800304a:	009b      	lsls	r3, r3, #2
 800304c:	440b      	add	r3, r1
 800304e:	3325      	adds	r3, #37	@ 0x25
 8003050:	2200      	movs	r2, #0
 8003052:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8003054:	78fa      	ldrb	r2, [r7, #3]
 8003056:	6879      	ldr	r1, [r7, #4]
 8003058:	4613      	mov	r3, r2
 800305a:	011b      	lsls	r3, r3, #4
 800305c:	1a9b      	subs	r3, r3, r2
 800305e:	009b      	lsls	r3, r3, #2
 8003060:	440b      	add	r3, r1
 8003062:	3324      	adds	r3, #36	@ 0x24
 8003064:	2200      	movs	r2, #0
 8003066:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8003068:	2300      	movs	r3, #0
}
 800306a:	4618      	mov	r0, r3
 800306c:	370c      	adds	r7, #12
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr

08003076 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003076:	b580      	push	{r7, lr}
 8003078:	b086      	sub	sp, #24
 800307a:	af00      	add	r7, sp, #0
 800307c:	6078      	str	r0, [r7, #4]
 800307e:	460b      	mov	r3, r1
 8003080:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	78fa      	ldrb	r2, [r7, #3]
 8003092:	4611      	mov	r1, r2
 8003094:	4618      	mov	r0, r3
 8003096:	f004 faf8 	bl	800768a <USB_ReadChInterrupts>
 800309a:	4603      	mov	r3, r0
 800309c:	f003 0304 	and.w	r3, r3, #4
 80030a0:	2b04      	cmp	r3, #4
 80030a2:	d11a      	bne.n	80030da <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80030a4:	78fb      	ldrb	r3, [r7, #3]
 80030a6:	015a      	lsls	r2, r3, #5
 80030a8:	693b      	ldr	r3, [r7, #16]
 80030aa:	4413      	add	r3, r2
 80030ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030b0:	461a      	mov	r2, r3
 80030b2:	2304      	movs	r3, #4
 80030b4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80030b6:	78fa      	ldrb	r2, [r7, #3]
 80030b8:	6879      	ldr	r1, [r7, #4]
 80030ba:	4613      	mov	r3, r2
 80030bc:	011b      	lsls	r3, r3, #4
 80030be:	1a9b      	subs	r3, r3, r2
 80030c0:	009b      	lsls	r3, r3, #2
 80030c2:	440b      	add	r3, r1
 80030c4:	334d      	adds	r3, #77	@ 0x4d
 80030c6:	2207      	movs	r2, #7
 80030c8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	78fa      	ldrb	r2, [r7, #3]
 80030d0:	4611      	mov	r1, r2
 80030d2:	4618      	mov	r0, r3
 80030d4:	f005 f883 	bl	80081de <USB_HC_Halt>
 80030d8:	e09e      	b.n	8003218 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	78fa      	ldrb	r2, [r7, #3]
 80030e0:	4611      	mov	r1, r2
 80030e2:	4618      	mov	r0, r3
 80030e4:	f004 fad1 	bl	800768a <USB_ReadChInterrupts>
 80030e8:	4603      	mov	r3, r0
 80030ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80030f2:	d11b      	bne.n	800312c <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 80030f4:	78fb      	ldrb	r3, [r7, #3]
 80030f6:	015a      	lsls	r2, r3, #5
 80030f8:	693b      	ldr	r3, [r7, #16]
 80030fa:	4413      	add	r3, r2
 80030fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003100:	461a      	mov	r2, r3
 8003102:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003106:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8003108:	78fa      	ldrb	r2, [r7, #3]
 800310a:	6879      	ldr	r1, [r7, #4]
 800310c:	4613      	mov	r3, r2
 800310e:	011b      	lsls	r3, r3, #4
 8003110:	1a9b      	subs	r3, r3, r2
 8003112:	009b      	lsls	r3, r3, #2
 8003114:	440b      	add	r3, r1
 8003116:	334d      	adds	r3, #77	@ 0x4d
 8003118:	2208      	movs	r2, #8
 800311a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	78fa      	ldrb	r2, [r7, #3]
 8003122:	4611      	mov	r1, r2
 8003124:	4618      	mov	r0, r3
 8003126:	f005 f85a 	bl	80081de <USB_HC_Halt>
 800312a:	e075      	b.n	8003218 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	78fa      	ldrb	r2, [r7, #3]
 8003132:	4611      	mov	r1, r2
 8003134:	4618      	mov	r0, r3
 8003136:	f004 faa8 	bl	800768a <USB_ReadChInterrupts>
 800313a:	4603      	mov	r3, r0
 800313c:	f003 0308 	and.w	r3, r3, #8
 8003140:	2b08      	cmp	r3, #8
 8003142:	d11a      	bne.n	800317a <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003144:	78fb      	ldrb	r3, [r7, #3]
 8003146:	015a      	lsls	r2, r3, #5
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	4413      	add	r3, r2
 800314c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003150:	461a      	mov	r2, r3
 8003152:	2308      	movs	r3, #8
 8003154:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8003156:	78fa      	ldrb	r2, [r7, #3]
 8003158:	6879      	ldr	r1, [r7, #4]
 800315a:	4613      	mov	r3, r2
 800315c:	011b      	lsls	r3, r3, #4
 800315e:	1a9b      	subs	r3, r3, r2
 8003160:	009b      	lsls	r3, r3, #2
 8003162:	440b      	add	r3, r1
 8003164:	334d      	adds	r3, #77	@ 0x4d
 8003166:	2206      	movs	r2, #6
 8003168:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	78fa      	ldrb	r2, [r7, #3]
 8003170:	4611      	mov	r1, r2
 8003172:	4618      	mov	r0, r3
 8003174:	f005 f833 	bl	80081de <USB_HC_Halt>
 8003178:	e04e      	b.n	8003218 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	78fa      	ldrb	r2, [r7, #3]
 8003180:	4611      	mov	r1, r2
 8003182:	4618      	mov	r0, r3
 8003184:	f004 fa81 	bl	800768a <USB_ReadChInterrupts>
 8003188:	4603      	mov	r3, r0
 800318a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800318e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003192:	d11b      	bne.n	80031cc <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003194:	78fb      	ldrb	r3, [r7, #3]
 8003196:	015a      	lsls	r2, r3, #5
 8003198:	693b      	ldr	r3, [r7, #16]
 800319a:	4413      	add	r3, r2
 800319c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031a0:	461a      	mov	r2, r3
 80031a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80031a6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80031a8:	78fa      	ldrb	r2, [r7, #3]
 80031aa:	6879      	ldr	r1, [r7, #4]
 80031ac:	4613      	mov	r3, r2
 80031ae:	011b      	lsls	r3, r3, #4
 80031b0:	1a9b      	subs	r3, r3, r2
 80031b2:	009b      	lsls	r3, r3, #2
 80031b4:	440b      	add	r3, r1
 80031b6:	334d      	adds	r3, #77	@ 0x4d
 80031b8:	2209      	movs	r2, #9
 80031ba:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	78fa      	ldrb	r2, [r7, #3]
 80031c2:	4611      	mov	r1, r2
 80031c4:	4618      	mov	r0, r3
 80031c6:	f005 f80a 	bl	80081de <USB_HC_Halt>
 80031ca:	e025      	b.n	8003218 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	78fa      	ldrb	r2, [r7, #3]
 80031d2:	4611      	mov	r1, r2
 80031d4:	4618      	mov	r0, r3
 80031d6:	f004 fa58 	bl	800768a <USB_ReadChInterrupts>
 80031da:	4603      	mov	r3, r0
 80031dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031e0:	2b80      	cmp	r3, #128	@ 0x80
 80031e2:	d119      	bne.n	8003218 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80031e4:	78fb      	ldrb	r3, [r7, #3]
 80031e6:	015a      	lsls	r2, r3, #5
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	4413      	add	r3, r2
 80031ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031f0:	461a      	mov	r2, r3
 80031f2:	2380      	movs	r3, #128	@ 0x80
 80031f4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80031f6:	78fa      	ldrb	r2, [r7, #3]
 80031f8:	6879      	ldr	r1, [r7, #4]
 80031fa:	4613      	mov	r3, r2
 80031fc:	011b      	lsls	r3, r3, #4
 80031fe:	1a9b      	subs	r3, r3, r2
 8003200:	009b      	lsls	r3, r3, #2
 8003202:	440b      	add	r3, r1
 8003204:	334d      	adds	r3, #77	@ 0x4d
 8003206:	2207      	movs	r2, #7
 8003208:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	78fa      	ldrb	r2, [r7, #3]
 8003210:	4611      	mov	r1, r2
 8003212:	4618      	mov	r0, r3
 8003214:	f004 ffe3 	bl	80081de <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	78fa      	ldrb	r2, [r7, #3]
 800321e:	4611      	mov	r1, r2
 8003220:	4618      	mov	r0, r3
 8003222:	f004 fa32 	bl	800768a <USB_ReadChInterrupts>
 8003226:	4603      	mov	r3, r0
 8003228:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800322c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003230:	d112      	bne.n	8003258 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	78fa      	ldrb	r2, [r7, #3]
 8003238:	4611      	mov	r1, r2
 800323a:	4618      	mov	r0, r3
 800323c:	f004 ffcf 	bl	80081de <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003240:	78fb      	ldrb	r3, [r7, #3]
 8003242:	015a      	lsls	r2, r3, #5
 8003244:	693b      	ldr	r3, [r7, #16]
 8003246:	4413      	add	r3, r2
 8003248:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800324c:	461a      	mov	r2, r3
 800324e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003252:	6093      	str	r3, [r2, #8]
 8003254:	f000 bd75 	b.w	8003d42 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	78fa      	ldrb	r2, [r7, #3]
 800325e:	4611      	mov	r1, r2
 8003260:	4618      	mov	r0, r3
 8003262:	f004 fa12 	bl	800768a <USB_ReadChInterrupts>
 8003266:	4603      	mov	r3, r0
 8003268:	f003 0301 	and.w	r3, r3, #1
 800326c:	2b01      	cmp	r3, #1
 800326e:	f040 8128 	bne.w	80034c2 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003272:	78fb      	ldrb	r3, [r7, #3]
 8003274:	015a      	lsls	r2, r3, #5
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	4413      	add	r3, r2
 800327a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800327e:	461a      	mov	r2, r3
 8003280:	2320      	movs	r3, #32
 8003282:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003284:	78fa      	ldrb	r2, [r7, #3]
 8003286:	6879      	ldr	r1, [r7, #4]
 8003288:	4613      	mov	r3, r2
 800328a:	011b      	lsls	r3, r3, #4
 800328c:	1a9b      	subs	r3, r3, r2
 800328e:	009b      	lsls	r3, r3, #2
 8003290:	440b      	add	r3, r1
 8003292:	331b      	adds	r3, #27
 8003294:	781b      	ldrb	r3, [r3, #0]
 8003296:	2b01      	cmp	r3, #1
 8003298:	d119      	bne.n	80032ce <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800329a:	78fa      	ldrb	r2, [r7, #3]
 800329c:	6879      	ldr	r1, [r7, #4]
 800329e:	4613      	mov	r3, r2
 80032a0:	011b      	lsls	r3, r3, #4
 80032a2:	1a9b      	subs	r3, r3, r2
 80032a4:	009b      	lsls	r3, r3, #2
 80032a6:	440b      	add	r3, r1
 80032a8:	331b      	adds	r3, #27
 80032aa:	2200      	movs	r2, #0
 80032ac:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80032ae:	78fb      	ldrb	r3, [r7, #3]
 80032b0:	015a      	lsls	r2, r3, #5
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	4413      	add	r3, r2
 80032b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	78fa      	ldrb	r2, [r7, #3]
 80032be:	0151      	lsls	r1, r2, #5
 80032c0:	693a      	ldr	r2, [r7, #16]
 80032c2:	440a      	add	r2, r1
 80032c4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80032c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032cc:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	799b      	ldrb	r3, [r3, #6]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d01b      	beq.n	800330e <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80032d6:	78fa      	ldrb	r2, [r7, #3]
 80032d8:	6879      	ldr	r1, [r7, #4]
 80032da:	4613      	mov	r3, r2
 80032dc:	011b      	lsls	r3, r3, #4
 80032de:	1a9b      	subs	r3, r3, r2
 80032e0:	009b      	lsls	r3, r3, #2
 80032e2:	440b      	add	r3, r1
 80032e4:	3330      	adds	r3, #48	@ 0x30
 80032e6:	6819      	ldr	r1, [r3, #0]
 80032e8:	78fb      	ldrb	r3, [r7, #3]
 80032ea:	015a      	lsls	r2, r3, #5
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	4413      	add	r3, r2
 80032f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032f4:	691b      	ldr	r3, [r3, #16]
 80032f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032fa:	78fa      	ldrb	r2, [r7, #3]
 80032fc:	1ac9      	subs	r1, r1, r3
 80032fe:	6878      	ldr	r0, [r7, #4]
 8003300:	4613      	mov	r3, r2
 8003302:	011b      	lsls	r3, r3, #4
 8003304:	1a9b      	subs	r3, r3, r2
 8003306:	009b      	lsls	r3, r3, #2
 8003308:	4403      	add	r3, r0
 800330a:	3338      	adds	r3, #56	@ 0x38
 800330c:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 800330e:	78fa      	ldrb	r2, [r7, #3]
 8003310:	6879      	ldr	r1, [r7, #4]
 8003312:	4613      	mov	r3, r2
 8003314:	011b      	lsls	r3, r3, #4
 8003316:	1a9b      	subs	r3, r3, r2
 8003318:	009b      	lsls	r3, r3, #2
 800331a:	440b      	add	r3, r1
 800331c:	334d      	adds	r3, #77	@ 0x4d
 800331e:	2201      	movs	r2, #1
 8003320:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8003322:	78fa      	ldrb	r2, [r7, #3]
 8003324:	6879      	ldr	r1, [r7, #4]
 8003326:	4613      	mov	r3, r2
 8003328:	011b      	lsls	r3, r3, #4
 800332a:	1a9b      	subs	r3, r3, r2
 800332c:	009b      	lsls	r3, r3, #2
 800332e:	440b      	add	r3, r1
 8003330:	3344      	adds	r3, #68	@ 0x44
 8003332:	2200      	movs	r2, #0
 8003334:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003336:	78fb      	ldrb	r3, [r7, #3]
 8003338:	015a      	lsls	r2, r3, #5
 800333a:	693b      	ldr	r3, [r7, #16]
 800333c:	4413      	add	r3, r2
 800333e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003342:	461a      	mov	r2, r3
 8003344:	2301      	movs	r3, #1
 8003346:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003348:	78fa      	ldrb	r2, [r7, #3]
 800334a:	6879      	ldr	r1, [r7, #4]
 800334c:	4613      	mov	r3, r2
 800334e:	011b      	lsls	r3, r3, #4
 8003350:	1a9b      	subs	r3, r3, r2
 8003352:	009b      	lsls	r3, r3, #2
 8003354:	440b      	add	r3, r1
 8003356:	3326      	adds	r3, #38	@ 0x26
 8003358:	781b      	ldrb	r3, [r3, #0]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d00a      	beq.n	8003374 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800335e:	78fa      	ldrb	r2, [r7, #3]
 8003360:	6879      	ldr	r1, [r7, #4]
 8003362:	4613      	mov	r3, r2
 8003364:	011b      	lsls	r3, r3, #4
 8003366:	1a9b      	subs	r3, r3, r2
 8003368:	009b      	lsls	r3, r3, #2
 800336a:	440b      	add	r3, r1
 800336c:	3326      	adds	r3, #38	@ 0x26
 800336e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003370:	2b02      	cmp	r3, #2
 8003372:	d110      	bne.n	8003396 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	78fa      	ldrb	r2, [r7, #3]
 800337a:	4611      	mov	r1, r2
 800337c:	4618      	mov	r0, r3
 800337e:	f004 ff2e 	bl	80081de <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003382:	78fb      	ldrb	r3, [r7, #3]
 8003384:	015a      	lsls	r2, r3, #5
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	4413      	add	r3, r2
 800338a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800338e:	461a      	mov	r2, r3
 8003390:	2310      	movs	r3, #16
 8003392:	6093      	str	r3, [r2, #8]
 8003394:	e03d      	b.n	8003412 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003396:	78fa      	ldrb	r2, [r7, #3]
 8003398:	6879      	ldr	r1, [r7, #4]
 800339a:	4613      	mov	r3, r2
 800339c:	011b      	lsls	r3, r3, #4
 800339e:	1a9b      	subs	r3, r3, r2
 80033a0:	009b      	lsls	r3, r3, #2
 80033a2:	440b      	add	r3, r1
 80033a4:	3326      	adds	r3, #38	@ 0x26
 80033a6:	781b      	ldrb	r3, [r3, #0]
 80033a8:	2b03      	cmp	r3, #3
 80033aa:	d00a      	beq.n	80033c2 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80033ac:	78fa      	ldrb	r2, [r7, #3]
 80033ae:	6879      	ldr	r1, [r7, #4]
 80033b0:	4613      	mov	r3, r2
 80033b2:	011b      	lsls	r3, r3, #4
 80033b4:	1a9b      	subs	r3, r3, r2
 80033b6:	009b      	lsls	r3, r3, #2
 80033b8:	440b      	add	r3, r1
 80033ba:	3326      	adds	r3, #38	@ 0x26
 80033bc:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80033be:	2b01      	cmp	r3, #1
 80033c0:	d127      	bne.n	8003412 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80033c2:	78fb      	ldrb	r3, [r7, #3]
 80033c4:	015a      	lsls	r2, r3, #5
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	4413      	add	r3, r2
 80033ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	78fa      	ldrb	r2, [r7, #3]
 80033d2:	0151      	lsls	r1, r2, #5
 80033d4:	693a      	ldr	r2, [r7, #16]
 80033d6:	440a      	add	r2, r1
 80033d8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80033dc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80033e0:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80033e2:	78fa      	ldrb	r2, [r7, #3]
 80033e4:	6879      	ldr	r1, [r7, #4]
 80033e6:	4613      	mov	r3, r2
 80033e8:	011b      	lsls	r3, r3, #4
 80033ea:	1a9b      	subs	r3, r3, r2
 80033ec:	009b      	lsls	r3, r3, #2
 80033ee:	440b      	add	r3, r1
 80033f0:	334c      	adds	r3, #76	@ 0x4c
 80033f2:	2201      	movs	r2, #1
 80033f4:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80033f6:	78fa      	ldrb	r2, [r7, #3]
 80033f8:	6879      	ldr	r1, [r7, #4]
 80033fa:	4613      	mov	r3, r2
 80033fc:	011b      	lsls	r3, r3, #4
 80033fe:	1a9b      	subs	r3, r3, r2
 8003400:	009b      	lsls	r3, r3, #2
 8003402:	440b      	add	r3, r1
 8003404:	334c      	adds	r3, #76	@ 0x4c
 8003406:	781a      	ldrb	r2, [r3, #0]
 8003408:	78fb      	ldrb	r3, [r7, #3]
 800340a:	4619      	mov	r1, r3
 800340c:	6878      	ldr	r0, [r7, #4]
 800340e:	f007 fa45 	bl	800a89c <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	799b      	ldrb	r3, [r3, #6]
 8003416:	2b01      	cmp	r3, #1
 8003418:	d13b      	bne.n	8003492 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 800341a:	78fa      	ldrb	r2, [r7, #3]
 800341c:	6879      	ldr	r1, [r7, #4]
 800341e:	4613      	mov	r3, r2
 8003420:	011b      	lsls	r3, r3, #4
 8003422:	1a9b      	subs	r3, r3, r2
 8003424:	009b      	lsls	r3, r3, #2
 8003426:	440b      	add	r3, r1
 8003428:	3338      	adds	r3, #56	@ 0x38
 800342a:	6819      	ldr	r1, [r3, #0]
 800342c:	78fa      	ldrb	r2, [r7, #3]
 800342e:	6878      	ldr	r0, [r7, #4]
 8003430:	4613      	mov	r3, r2
 8003432:	011b      	lsls	r3, r3, #4
 8003434:	1a9b      	subs	r3, r3, r2
 8003436:	009b      	lsls	r3, r3, #2
 8003438:	4403      	add	r3, r0
 800343a:	3328      	adds	r3, #40	@ 0x28
 800343c:	881b      	ldrh	r3, [r3, #0]
 800343e:	440b      	add	r3, r1
 8003440:	1e59      	subs	r1, r3, #1
 8003442:	78fa      	ldrb	r2, [r7, #3]
 8003444:	6878      	ldr	r0, [r7, #4]
 8003446:	4613      	mov	r3, r2
 8003448:	011b      	lsls	r3, r3, #4
 800344a:	1a9b      	subs	r3, r3, r2
 800344c:	009b      	lsls	r3, r3, #2
 800344e:	4403      	add	r3, r0
 8003450:	3328      	adds	r3, #40	@ 0x28
 8003452:	881b      	ldrh	r3, [r3, #0]
 8003454:	fbb1 f3f3 	udiv	r3, r1, r3
 8003458:	f003 0301 	and.w	r3, r3, #1
 800345c:	2b00      	cmp	r3, #0
 800345e:	f000 8470 	beq.w	8003d42 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8003462:	78fa      	ldrb	r2, [r7, #3]
 8003464:	6879      	ldr	r1, [r7, #4]
 8003466:	4613      	mov	r3, r2
 8003468:	011b      	lsls	r3, r3, #4
 800346a:	1a9b      	subs	r3, r3, r2
 800346c:	009b      	lsls	r3, r3, #2
 800346e:	440b      	add	r3, r1
 8003470:	333c      	adds	r3, #60	@ 0x3c
 8003472:	781b      	ldrb	r3, [r3, #0]
 8003474:	78fa      	ldrb	r2, [r7, #3]
 8003476:	f083 0301 	eor.w	r3, r3, #1
 800347a:	b2d8      	uxtb	r0, r3
 800347c:	6879      	ldr	r1, [r7, #4]
 800347e:	4613      	mov	r3, r2
 8003480:	011b      	lsls	r3, r3, #4
 8003482:	1a9b      	subs	r3, r3, r2
 8003484:	009b      	lsls	r3, r3, #2
 8003486:	440b      	add	r3, r1
 8003488:	333c      	adds	r3, #60	@ 0x3c
 800348a:	4602      	mov	r2, r0
 800348c:	701a      	strb	r2, [r3, #0]
 800348e:	f000 bc58 	b.w	8003d42 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8003492:	78fa      	ldrb	r2, [r7, #3]
 8003494:	6879      	ldr	r1, [r7, #4]
 8003496:	4613      	mov	r3, r2
 8003498:	011b      	lsls	r3, r3, #4
 800349a:	1a9b      	subs	r3, r3, r2
 800349c:	009b      	lsls	r3, r3, #2
 800349e:	440b      	add	r3, r1
 80034a0:	333c      	adds	r3, #60	@ 0x3c
 80034a2:	781b      	ldrb	r3, [r3, #0]
 80034a4:	78fa      	ldrb	r2, [r7, #3]
 80034a6:	f083 0301 	eor.w	r3, r3, #1
 80034aa:	b2d8      	uxtb	r0, r3
 80034ac:	6879      	ldr	r1, [r7, #4]
 80034ae:	4613      	mov	r3, r2
 80034b0:	011b      	lsls	r3, r3, #4
 80034b2:	1a9b      	subs	r3, r3, r2
 80034b4:	009b      	lsls	r3, r3, #2
 80034b6:	440b      	add	r3, r1
 80034b8:	333c      	adds	r3, #60	@ 0x3c
 80034ba:	4602      	mov	r2, r0
 80034bc:	701a      	strb	r2, [r3, #0]
 80034be:	f000 bc40 	b.w	8003d42 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	78fa      	ldrb	r2, [r7, #3]
 80034c8:	4611      	mov	r1, r2
 80034ca:	4618      	mov	r0, r3
 80034cc:	f004 f8dd 	bl	800768a <USB_ReadChInterrupts>
 80034d0:	4603      	mov	r3, r0
 80034d2:	f003 0320 	and.w	r3, r3, #32
 80034d6:	2b20      	cmp	r3, #32
 80034d8:	d131      	bne.n	800353e <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80034da:	78fb      	ldrb	r3, [r7, #3]
 80034dc:	015a      	lsls	r2, r3, #5
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	4413      	add	r3, r2
 80034e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034e6:	461a      	mov	r2, r3
 80034e8:	2320      	movs	r3, #32
 80034ea:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 80034ec:	78fa      	ldrb	r2, [r7, #3]
 80034ee:	6879      	ldr	r1, [r7, #4]
 80034f0:	4613      	mov	r3, r2
 80034f2:	011b      	lsls	r3, r3, #4
 80034f4:	1a9b      	subs	r3, r3, r2
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	440b      	add	r3, r1
 80034fa:	331a      	adds	r3, #26
 80034fc:	781b      	ldrb	r3, [r3, #0]
 80034fe:	2b01      	cmp	r3, #1
 8003500:	f040 841f 	bne.w	8003d42 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8003504:	78fa      	ldrb	r2, [r7, #3]
 8003506:	6879      	ldr	r1, [r7, #4]
 8003508:	4613      	mov	r3, r2
 800350a:	011b      	lsls	r3, r3, #4
 800350c:	1a9b      	subs	r3, r3, r2
 800350e:	009b      	lsls	r3, r3, #2
 8003510:	440b      	add	r3, r1
 8003512:	331b      	adds	r3, #27
 8003514:	2201      	movs	r2, #1
 8003516:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003518:	78fa      	ldrb	r2, [r7, #3]
 800351a:	6879      	ldr	r1, [r7, #4]
 800351c:	4613      	mov	r3, r2
 800351e:	011b      	lsls	r3, r3, #4
 8003520:	1a9b      	subs	r3, r3, r2
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	440b      	add	r3, r1
 8003526:	334d      	adds	r3, #77	@ 0x4d
 8003528:	2203      	movs	r2, #3
 800352a:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	78fa      	ldrb	r2, [r7, #3]
 8003532:	4611      	mov	r1, r2
 8003534:	4618      	mov	r0, r3
 8003536:	f004 fe52 	bl	80081de <USB_HC_Halt>
 800353a:	f000 bc02 	b.w	8003d42 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	78fa      	ldrb	r2, [r7, #3]
 8003544:	4611      	mov	r1, r2
 8003546:	4618      	mov	r0, r3
 8003548:	f004 f89f 	bl	800768a <USB_ReadChInterrupts>
 800354c:	4603      	mov	r3, r0
 800354e:	f003 0302 	and.w	r3, r3, #2
 8003552:	2b02      	cmp	r3, #2
 8003554:	f040 8305 	bne.w	8003b62 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003558:	78fb      	ldrb	r3, [r7, #3]
 800355a:	015a      	lsls	r2, r3, #5
 800355c:	693b      	ldr	r3, [r7, #16]
 800355e:	4413      	add	r3, r2
 8003560:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003564:	461a      	mov	r2, r3
 8003566:	2302      	movs	r3, #2
 8003568:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800356a:	78fa      	ldrb	r2, [r7, #3]
 800356c:	6879      	ldr	r1, [r7, #4]
 800356e:	4613      	mov	r3, r2
 8003570:	011b      	lsls	r3, r3, #4
 8003572:	1a9b      	subs	r3, r3, r2
 8003574:	009b      	lsls	r3, r3, #2
 8003576:	440b      	add	r3, r1
 8003578:	334d      	adds	r3, #77	@ 0x4d
 800357a:	781b      	ldrb	r3, [r3, #0]
 800357c:	2b01      	cmp	r3, #1
 800357e:	d114      	bne.n	80035aa <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003580:	78fa      	ldrb	r2, [r7, #3]
 8003582:	6879      	ldr	r1, [r7, #4]
 8003584:	4613      	mov	r3, r2
 8003586:	011b      	lsls	r3, r3, #4
 8003588:	1a9b      	subs	r3, r3, r2
 800358a:	009b      	lsls	r3, r3, #2
 800358c:	440b      	add	r3, r1
 800358e:	334d      	adds	r3, #77	@ 0x4d
 8003590:	2202      	movs	r2, #2
 8003592:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003594:	78fa      	ldrb	r2, [r7, #3]
 8003596:	6879      	ldr	r1, [r7, #4]
 8003598:	4613      	mov	r3, r2
 800359a:	011b      	lsls	r3, r3, #4
 800359c:	1a9b      	subs	r3, r3, r2
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	440b      	add	r3, r1
 80035a2:	334c      	adds	r3, #76	@ 0x4c
 80035a4:	2201      	movs	r2, #1
 80035a6:	701a      	strb	r2, [r3, #0]
 80035a8:	e2cc      	b.n	8003b44 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80035aa:	78fa      	ldrb	r2, [r7, #3]
 80035ac:	6879      	ldr	r1, [r7, #4]
 80035ae:	4613      	mov	r3, r2
 80035b0:	011b      	lsls	r3, r3, #4
 80035b2:	1a9b      	subs	r3, r3, r2
 80035b4:	009b      	lsls	r3, r3, #2
 80035b6:	440b      	add	r3, r1
 80035b8:	334d      	adds	r3, #77	@ 0x4d
 80035ba:	781b      	ldrb	r3, [r3, #0]
 80035bc:	2b06      	cmp	r3, #6
 80035be:	d114      	bne.n	80035ea <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80035c0:	78fa      	ldrb	r2, [r7, #3]
 80035c2:	6879      	ldr	r1, [r7, #4]
 80035c4:	4613      	mov	r3, r2
 80035c6:	011b      	lsls	r3, r3, #4
 80035c8:	1a9b      	subs	r3, r3, r2
 80035ca:	009b      	lsls	r3, r3, #2
 80035cc:	440b      	add	r3, r1
 80035ce:	334d      	adds	r3, #77	@ 0x4d
 80035d0:	2202      	movs	r2, #2
 80035d2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 80035d4:	78fa      	ldrb	r2, [r7, #3]
 80035d6:	6879      	ldr	r1, [r7, #4]
 80035d8:	4613      	mov	r3, r2
 80035da:	011b      	lsls	r3, r3, #4
 80035dc:	1a9b      	subs	r3, r3, r2
 80035de:	009b      	lsls	r3, r3, #2
 80035e0:	440b      	add	r3, r1
 80035e2:	334c      	adds	r3, #76	@ 0x4c
 80035e4:	2205      	movs	r2, #5
 80035e6:	701a      	strb	r2, [r3, #0]
 80035e8:	e2ac      	b.n	8003b44 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80035ea:	78fa      	ldrb	r2, [r7, #3]
 80035ec:	6879      	ldr	r1, [r7, #4]
 80035ee:	4613      	mov	r3, r2
 80035f0:	011b      	lsls	r3, r3, #4
 80035f2:	1a9b      	subs	r3, r3, r2
 80035f4:	009b      	lsls	r3, r3, #2
 80035f6:	440b      	add	r3, r1
 80035f8:	334d      	adds	r3, #77	@ 0x4d
 80035fa:	781b      	ldrb	r3, [r3, #0]
 80035fc:	2b07      	cmp	r3, #7
 80035fe:	d00b      	beq.n	8003618 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003600:	78fa      	ldrb	r2, [r7, #3]
 8003602:	6879      	ldr	r1, [r7, #4]
 8003604:	4613      	mov	r3, r2
 8003606:	011b      	lsls	r3, r3, #4
 8003608:	1a9b      	subs	r3, r3, r2
 800360a:	009b      	lsls	r3, r3, #2
 800360c:	440b      	add	r3, r1
 800360e:	334d      	adds	r3, #77	@ 0x4d
 8003610:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003612:	2b09      	cmp	r3, #9
 8003614:	f040 80a6 	bne.w	8003764 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003618:	78fa      	ldrb	r2, [r7, #3]
 800361a:	6879      	ldr	r1, [r7, #4]
 800361c:	4613      	mov	r3, r2
 800361e:	011b      	lsls	r3, r3, #4
 8003620:	1a9b      	subs	r3, r3, r2
 8003622:	009b      	lsls	r3, r3, #2
 8003624:	440b      	add	r3, r1
 8003626:	334d      	adds	r3, #77	@ 0x4d
 8003628:	2202      	movs	r2, #2
 800362a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800362c:	78fa      	ldrb	r2, [r7, #3]
 800362e:	6879      	ldr	r1, [r7, #4]
 8003630:	4613      	mov	r3, r2
 8003632:	011b      	lsls	r3, r3, #4
 8003634:	1a9b      	subs	r3, r3, r2
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	440b      	add	r3, r1
 800363a:	3344      	adds	r3, #68	@ 0x44
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	1c59      	adds	r1, r3, #1
 8003640:	6878      	ldr	r0, [r7, #4]
 8003642:	4613      	mov	r3, r2
 8003644:	011b      	lsls	r3, r3, #4
 8003646:	1a9b      	subs	r3, r3, r2
 8003648:	009b      	lsls	r3, r3, #2
 800364a:	4403      	add	r3, r0
 800364c:	3344      	adds	r3, #68	@ 0x44
 800364e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003650:	78fa      	ldrb	r2, [r7, #3]
 8003652:	6879      	ldr	r1, [r7, #4]
 8003654:	4613      	mov	r3, r2
 8003656:	011b      	lsls	r3, r3, #4
 8003658:	1a9b      	subs	r3, r3, r2
 800365a:	009b      	lsls	r3, r3, #2
 800365c:	440b      	add	r3, r1
 800365e:	3344      	adds	r3, #68	@ 0x44
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	2b02      	cmp	r3, #2
 8003664:	d943      	bls.n	80036ee <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003666:	78fa      	ldrb	r2, [r7, #3]
 8003668:	6879      	ldr	r1, [r7, #4]
 800366a:	4613      	mov	r3, r2
 800366c:	011b      	lsls	r3, r3, #4
 800366e:	1a9b      	subs	r3, r3, r2
 8003670:	009b      	lsls	r3, r3, #2
 8003672:	440b      	add	r3, r1
 8003674:	3344      	adds	r3, #68	@ 0x44
 8003676:	2200      	movs	r2, #0
 8003678:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 800367a:	78fa      	ldrb	r2, [r7, #3]
 800367c:	6879      	ldr	r1, [r7, #4]
 800367e:	4613      	mov	r3, r2
 8003680:	011b      	lsls	r3, r3, #4
 8003682:	1a9b      	subs	r3, r3, r2
 8003684:	009b      	lsls	r3, r3, #2
 8003686:	440b      	add	r3, r1
 8003688:	331a      	adds	r3, #26
 800368a:	781b      	ldrb	r3, [r3, #0]
 800368c:	2b01      	cmp	r3, #1
 800368e:	d123      	bne.n	80036d8 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8003690:	78fa      	ldrb	r2, [r7, #3]
 8003692:	6879      	ldr	r1, [r7, #4]
 8003694:	4613      	mov	r3, r2
 8003696:	011b      	lsls	r3, r3, #4
 8003698:	1a9b      	subs	r3, r3, r2
 800369a:	009b      	lsls	r3, r3, #2
 800369c:	440b      	add	r3, r1
 800369e:	331b      	adds	r3, #27
 80036a0:	2200      	movs	r2, #0
 80036a2:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 80036a4:	78fa      	ldrb	r2, [r7, #3]
 80036a6:	6879      	ldr	r1, [r7, #4]
 80036a8:	4613      	mov	r3, r2
 80036aa:	011b      	lsls	r3, r3, #4
 80036ac:	1a9b      	subs	r3, r3, r2
 80036ae:	009b      	lsls	r3, r3, #2
 80036b0:	440b      	add	r3, r1
 80036b2:	331c      	adds	r3, #28
 80036b4:	2200      	movs	r2, #0
 80036b6:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80036b8:	78fb      	ldrb	r3, [r7, #3]
 80036ba:	015a      	lsls	r2, r3, #5
 80036bc:	693b      	ldr	r3, [r7, #16]
 80036be:	4413      	add	r3, r2
 80036c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	78fa      	ldrb	r2, [r7, #3]
 80036c8:	0151      	lsls	r1, r2, #5
 80036ca:	693a      	ldr	r2, [r7, #16]
 80036cc:	440a      	add	r2, r1
 80036ce:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80036d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036d6:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 80036d8:	78fa      	ldrb	r2, [r7, #3]
 80036da:	6879      	ldr	r1, [r7, #4]
 80036dc:	4613      	mov	r3, r2
 80036de:	011b      	lsls	r3, r3, #4
 80036e0:	1a9b      	subs	r3, r3, r2
 80036e2:	009b      	lsls	r3, r3, #2
 80036e4:	440b      	add	r3, r1
 80036e6:	334c      	adds	r3, #76	@ 0x4c
 80036e8:	2204      	movs	r2, #4
 80036ea:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80036ec:	e229      	b.n	8003b42 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80036ee:	78fa      	ldrb	r2, [r7, #3]
 80036f0:	6879      	ldr	r1, [r7, #4]
 80036f2:	4613      	mov	r3, r2
 80036f4:	011b      	lsls	r3, r3, #4
 80036f6:	1a9b      	subs	r3, r3, r2
 80036f8:	009b      	lsls	r3, r3, #2
 80036fa:	440b      	add	r3, r1
 80036fc:	334c      	adds	r3, #76	@ 0x4c
 80036fe:	2202      	movs	r2, #2
 8003700:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003702:	78fa      	ldrb	r2, [r7, #3]
 8003704:	6879      	ldr	r1, [r7, #4]
 8003706:	4613      	mov	r3, r2
 8003708:	011b      	lsls	r3, r3, #4
 800370a:	1a9b      	subs	r3, r3, r2
 800370c:	009b      	lsls	r3, r3, #2
 800370e:	440b      	add	r3, r1
 8003710:	3326      	adds	r3, #38	@ 0x26
 8003712:	781b      	ldrb	r3, [r3, #0]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d00b      	beq.n	8003730 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003718:	78fa      	ldrb	r2, [r7, #3]
 800371a:	6879      	ldr	r1, [r7, #4]
 800371c:	4613      	mov	r3, r2
 800371e:	011b      	lsls	r3, r3, #4
 8003720:	1a9b      	subs	r3, r3, r2
 8003722:	009b      	lsls	r3, r3, #2
 8003724:	440b      	add	r3, r1
 8003726:	3326      	adds	r3, #38	@ 0x26
 8003728:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800372a:	2b02      	cmp	r3, #2
 800372c:	f040 8209 	bne.w	8003b42 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003730:	78fb      	ldrb	r3, [r7, #3]
 8003732:	015a      	lsls	r2, r3, #5
 8003734:	693b      	ldr	r3, [r7, #16]
 8003736:	4413      	add	r3, r2
 8003738:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003746:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800374e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003750:	78fb      	ldrb	r3, [r7, #3]
 8003752:	015a      	lsls	r2, r3, #5
 8003754:	693b      	ldr	r3, [r7, #16]
 8003756:	4413      	add	r3, r2
 8003758:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800375c:	461a      	mov	r2, r3
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003762:	e1ee      	b.n	8003b42 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003764:	78fa      	ldrb	r2, [r7, #3]
 8003766:	6879      	ldr	r1, [r7, #4]
 8003768:	4613      	mov	r3, r2
 800376a:	011b      	lsls	r3, r3, #4
 800376c:	1a9b      	subs	r3, r3, r2
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	440b      	add	r3, r1
 8003772:	334d      	adds	r3, #77	@ 0x4d
 8003774:	781b      	ldrb	r3, [r3, #0]
 8003776:	2b05      	cmp	r3, #5
 8003778:	f040 80c8 	bne.w	800390c <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800377c:	78fa      	ldrb	r2, [r7, #3]
 800377e:	6879      	ldr	r1, [r7, #4]
 8003780:	4613      	mov	r3, r2
 8003782:	011b      	lsls	r3, r3, #4
 8003784:	1a9b      	subs	r3, r3, r2
 8003786:	009b      	lsls	r3, r3, #2
 8003788:	440b      	add	r3, r1
 800378a:	334d      	adds	r3, #77	@ 0x4d
 800378c:	2202      	movs	r2, #2
 800378e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003790:	78fa      	ldrb	r2, [r7, #3]
 8003792:	6879      	ldr	r1, [r7, #4]
 8003794:	4613      	mov	r3, r2
 8003796:	011b      	lsls	r3, r3, #4
 8003798:	1a9b      	subs	r3, r3, r2
 800379a:	009b      	lsls	r3, r3, #2
 800379c:	440b      	add	r3, r1
 800379e:	331b      	adds	r3, #27
 80037a0:	781b      	ldrb	r3, [r3, #0]
 80037a2:	2b01      	cmp	r3, #1
 80037a4:	f040 81ce 	bne.w	8003b44 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80037a8:	78fa      	ldrb	r2, [r7, #3]
 80037aa:	6879      	ldr	r1, [r7, #4]
 80037ac:	4613      	mov	r3, r2
 80037ae:	011b      	lsls	r3, r3, #4
 80037b0:	1a9b      	subs	r3, r3, r2
 80037b2:	009b      	lsls	r3, r3, #2
 80037b4:	440b      	add	r3, r1
 80037b6:	3326      	adds	r3, #38	@ 0x26
 80037b8:	781b      	ldrb	r3, [r3, #0]
 80037ba:	2b03      	cmp	r3, #3
 80037bc:	d16b      	bne.n	8003896 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 80037be:	78fa      	ldrb	r2, [r7, #3]
 80037c0:	6879      	ldr	r1, [r7, #4]
 80037c2:	4613      	mov	r3, r2
 80037c4:	011b      	lsls	r3, r3, #4
 80037c6:	1a9b      	subs	r3, r3, r2
 80037c8:	009b      	lsls	r3, r3, #2
 80037ca:	440b      	add	r3, r1
 80037cc:	3348      	adds	r3, #72	@ 0x48
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	1c59      	adds	r1, r3, #1
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	4613      	mov	r3, r2
 80037d6:	011b      	lsls	r3, r3, #4
 80037d8:	1a9b      	subs	r3, r3, r2
 80037da:	009b      	lsls	r3, r3, #2
 80037dc:	4403      	add	r3, r0
 80037de:	3348      	adds	r3, #72	@ 0x48
 80037e0:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 80037e2:	78fa      	ldrb	r2, [r7, #3]
 80037e4:	6879      	ldr	r1, [r7, #4]
 80037e6:	4613      	mov	r3, r2
 80037e8:	011b      	lsls	r3, r3, #4
 80037ea:	1a9b      	subs	r3, r3, r2
 80037ec:	009b      	lsls	r3, r3, #2
 80037ee:	440b      	add	r3, r1
 80037f0:	3348      	adds	r3, #72	@ 0x48
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	2b02      	cmp	r3, #2
 80037f6:	d943      	bls.n	8003880 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 80037f8:	78fa      	ldrb	r2, [r7, #3]
 80037fa:	6879      	ldr	r1, [r7, #4]
 80037fc:	4613      	mov	r3, r2
 80037fe:	011b      	lsls	r3, r3, #4
 8003800:	1a9b      	subs	r3, r3, r2
 8003802:	009b      	lsls	r3, r3, #2
 8003804:	440b      	add	r3, r1
 8003806:	3348      	adds	r3, #72	@ 0x48
 8003808:	2200      	movs	r2, #0
 800380a:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 800380c:	78fa      	ldrb	r2, [r7, #3]
 800380e:	6879      	ldr	r1, [r7, #4]
 8003810:	4613      	mov	r3, r2
 8003812:	011b      	lsls	r3, r3, #4
 8003814:	1a9b      	subs	r3, r3, r2
 8003816:	009b      	lsls	r3, r3, #2
 8003818:	440b      	add	r3, r1
 800381a:	331b      	adds	r3, #27
 800381c:	2200      	movs	r2, #0
 800381e:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8003820:	78fa      	ldrb	r2, [r7, #3]
 8003822:	6879      	ldr	r1, [r7, #4]
 8003824:	4613      	mov	r3, r2
 8003826:	011b      	lsls	r3, r3, #4
 8003828:	1a9b      	subs	r3, r3, r2
 800382a:	009b      	lsls	r3, r3, #2
 800382c:	440b      	add	r3, r1
 800382e:	3344      	adds	r3, #68	@ 0x44
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	2b02      	cmp	r3, #2
 8003834:	d809      	bhi.n	800384a <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8003836:	78fa      	ldrb	r2, [r7, #3]
 8003838:	6879      	ldr	r1, [r7, #4]
 800383a:	4613      	mov	r3, r2
 800383c:	011b      	lsls	r3, r3, #4
 800383e:	1a9b      	subs	r3, r3, r2
 8003840:	009b      	lsls	r3, r3, #2
 8003842:	440b      	add	r3, r1
 8003844:	331c      	adds	r3, #28
 8003846:	2201      	movs	r2, #1
 8003848:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800384a:	78fb      	ldrb	r3, [r7, #3]
 800384c:	015a      	lsls	r2, r3, #5
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	4413      	add	r3, r2
 8003852:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	78fa      	ldrb	r2, [r7, #3]
 800385a:	0151      	lsls	r1, r2, #5
 800385c:	693a      	ldr	r2, [r7, #16]
 800385e:	440a      	add	r2, r1
 8003860:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003864:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003868:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 800386a:	78fa      	ldrb	r2, [r7, #3]
 800386c:	6879      	ldr	r1, [r7, #4]
 800386e:	4613      	mov	r3, r2
 8003870:	011b      	lsls	r3, r3, #4
 8003872:	1a9b      	subs	r3, r3, r2
 8003874:	009b      	lsls	r3, r3, #2
 8003876:	440b      	add	r3, r1
 8003878:	334c      	adds	r3, #76	@ 0x4c
 800387a:	2204      	movs	r2, #4
 800387c:	701a      	strb	r2, [r3, #0]
 800387e:	e014      	b.n	80038aa <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003880:	78fa      	ldrb	r2, [r7, #3]
 8003882:	6879      	ldr	r1, [r7, #4]
 8003884:	4613      	mov	r3, r2
 8003886:	011b      	lsls	r3, r3, #4
 8003888:	1a9b      	subs	r3, r3, r2
 800388a:	009b      	lsls	r3, r3, #2
 800388c:	440b      	add	r3, r1
 800388e:	334c      	adds	r3, #76	@ 0x4c
 8003890:	2202      	movs	r2, #2
 8003892:	701a      	strb	r2, [r3, #0]
 8003894:	e009      	b.n	80038aa <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003896:	78fa      	ldrb	r2, [r7, #3]
 8003898:	6879      	ldr	r1, [r7, #4]
 800389a:	4613      	mov	r3, r2
 800389c:	011b      	lsls	r3, r3, #4
 800389e:	1a9b      	subs	r3, r3, r2
 80038a0:	009b      	lsls	r3, r3, #2
 80038a2:	440b      	add	r3, r1
 80038a4:	334c      	adds	r3, #76	@ 0x4c
 80038a6:	2202      	movs	r2, #2
 80038a8:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80038aa:	78fa      	ldrb	r2, [r7, #3]
 80038ac:	6879      	ldr	r1, [r7, #4]
 80038ae:	4613      	mov	r3, r2
 80038b0:	011b      	lsls	r3, r3, #4
 80038b2:	1a9b      	subs	r3, r3, r2
 80038b4:	009b      	lsls	r3, r3, #2
 80038b6:	440b      	add	r3, r1
 80038b8:	3326      	adds	r3, #38	@ 0x26
 80038ba:	781b      	ldrb	r3, [r3, #0]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d00b      	beq.n	80038d8 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80038c0:	78fa      	ldrb	r2, [r7, #3]
 80038c2:	6879      	ldr	r1, [r7, #4]
 80038c4:	4613      	mov	r3, r2
 80038c6:	011b      	lsls	r3, r3, #4
 80038c8:	1a9b      	subs	r3, r3, r2
 80038ca:	009b      	lsls	r3, r3, #2
 80038cc:	440b      	add	r3, r1
 80038ce:	3326      	adds	r3, #38	@ 0x26
 80038d0:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80038d2:	2b02      	cmp	r3, #2
 80038d4:	f040 8136 	bne.w	8003b44 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80038d8:	78fb      	ldrb	r3, [r7, #3]
 80038da:	015a      	lsls	r2, r3, #5
 80038dc:	693b      	ldr	r3, [r7, #16]
 80038de:	4413      	add	r3, r2
 80038e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80038ee:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80038f6:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80038f8:	78fb      	ldrb	r3, [r7, #3]
 80038fa:	015a      	lsls	r2, r3, #5
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	4413      	add	r3, r2
 8003900:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003904:	461a      	mov	r2, r3
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	6013      	str	r3, [r2, #0]
 800390a:	e11b      	b.n	8003b44 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800390c:	78fa      	ldrb	r2, [r7, #3]
 800390e:	6879      	ldr	r1, [r7, #4]
 8003910:	4613      	mov	r3, r2
 8003912:	011b      	lsls	r3, r3, #4
 8003914:	1a9b      	subs	r3, r3, r2
 8003916:	009b      	lsls	r3, r3, #2
 8003918:	440b      	add	r3, r1
 800391a:	334d      	adds	r3, #77	@ 0x4d
 800391c:	781b      	ldrb	r3, [r3, #0]
 800391e:	2b03      	cmp	r3, #3
 8003920:	f040 8081 	bne.w	8003a26 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003924:	78fa      	ldrb	r2, [r7, #3]
 8003926:	6879      	ldr	r1, [r7, #4]
 8003928:	4613      	mov	r3, r2
 800392a:	011b      	lsls	r3, r3, #4
 800392c:	1a9b      	subs	r3, r3, r2
 800392e:	009b      	lsls	r3, r3, #2
 8003930:	440b      	add	r3, r1
 8003932:	334d      	adds	r3, #77	@ 0x4d
 8003934:	2202      	movs	r2, #2
 8003936:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003938:	78fa      	ldrb	r2, [r7, #3]
 800393a:	6879      	ldr	r1, [r7, #4]
 800393c:	4613      	mov	r3, r2
 800393e:	011b      	lsls	r3, r3, #4
 8003940:	1a9b      	subs	r3, r3, r2
 8003942:	009b      	lsls	r3, r3, #2
 8003944:	440b      	add	r3, r1
 8003946:	331b      	adds	r3, #27
 8003948:	781b      	ldrb	r3, [r3, #0]
 800394a:	2b01      	cmp	r3, #1
 800394c:	f040 80fa 	bne.w	8003b44 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003950:	78fa      	ldrb	r2, [r7, #3]
 8003952:	6879      	ldr	r1, [r7, #4]
 8003954:	4613      	mov	r3, r2
 8003956:	011b      	lsls	r3, r3, #4
 8003958:	1a9b      	subs	r3, r3, r2
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	440b      	add	r3, r1
 800395e:	334c      	adds	r3, #76	@ 0x4c
 8003960:	2202      	movs	r2, #2
 8003962:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8003964:	78fb      	ldrb	r3, [r7, #3]
 8003966:	015a      	lsls	r2, r3, #5
 8003968:	693b      	ldr	r3, [r7, #16]
 800396a:	4413      	add	r3, r2
 800396c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	78fa      	ldrb	r2, [r7, #3]
 8003974:	0151      	lsls	r1, r2, #5
 8003976:	693a      	ldr	r2, [r7, #16]
 8003978:	440a      	add	r2, r1
 800397a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800397e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003982:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8003984:	78fb      	ldrb	r3, [r7, #3]
 8003986:	015a      	lsls	r2, r3, #5
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	4413      	add	r3, r2
 800398c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003990:	68db      	ldr	r3, [r3, #12]
 8003992:	78fa      	ldrb	r2, [r7, #3]
 8003994:	0151      	lsls	r1, r2, #5
 8003996:	693a      	ldr	r2, [r7, #16]
 8003998:	440a      	add	r2, r1
 800399a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800399e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80039a2:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 80039a4:	78fb      	ldrb	r3, [r7, #3]
 80039a6:	015a      	lsls	r2, r3, #5
 80039a8:	693b      	ldr	r3, [r7, #16]
 80039aa:	4413      	add	r3, r2
 80039ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039b0:	68db      	ldr	r3, [r3, #12]
 80039b2:	78fa      	ldrb	r2, [r7, #3]
 80039b4:	0151      	lsls	r1, r2, #5
 80039b6:	693a      	ldr	r2, [r7, #16]
 80039b8:	440a      	add	r2, r1
 80039ba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80039be:	f023 0320 	bic.w	r3, r3, #32
 80039c2:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80039c4:	78fa      	ldrb	r2, [r7, #3]
 80039c6:	6879      	ldr	r1, [r7, #4]
 80039c8:	4613      	mov	r3, r2
 80039ca:	011b      	lsls	r3, r3, #4
 80039cc:	1a9b      	subs	r3, r3, r2
 80039ce:	009b      	lsls	r3, r3, #2
 80039d0:	440b      	add	r3, r1
 80039d2:	3326      	adds	r3, #38	@ 0x26
 80039d4:	781b      	ldrb	r3, [r3, #0]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d00b      	beq.n	80039f2 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80039da:	78fa      	ldrb	r2, [r7, #3]
 80039dc:	6879      	ldr	r1, [r7, #4]
 80039de:	4613      	mov	r3, r2
 80039e0:	011b      	lsls	r3, r3, #4
 80039e2:	1a9b      	subs	r3, r3, r2
 80039e4:	009b      	lsls	r3, r3, #2
 80039e6:	440b      	add	r3, r1
 80039e8:	3326      	adds	r3, #38	@ 0x26
 80039ea:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80039ec:	2b02      	cmp	r3, #2
 80039ee:	f040 80a9 	bne.w	8003b44 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80039f2:	78fb      	ldrb	r3, [r7, #3]
 80039f4:	015a      	lsls	r2, r3, #5
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	4413      	add	r3, r2
 80039fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003a08:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003a10:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003a12:	78fb      	ldrb	r3, [r7, #3]
 8003a14:	015a      	lsls	r2, r3, #5
 8003a16:	693b      	ldr	r3, [r7, #16]
 8003a18:	4413      	add	r3, r2
 8003a1a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a1e:	461a      	mov	r2, r3
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	6013      	str	r3, [r2, #0]
 8003a24:	e08e      	b.n	8003b44 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003a26:	78fa      	ldrb	r2, [r7, #3]
 8003a28:	6879      	ldr	r1, [r7, #4]
 8003a2a:	4613      	mov	r3, r2
 8003a2c:	011b      	lsls	r3, r3, #4
 8003a2e:	1a9b      	subs	r3, r3, r2
 8003a30:	009b      	lsls	r3, r3, #2
 8003a32:	440b      	add	r3, r1
 8003a34:	334d      	adds	r3, #77	@ 0x4d
 8003a36:	781b      	ldrb	r3, [r3, #0]
 8003a38:	2b04      	cmp	r3, #4
 8003a3a:	d143      	bne.n	8003ac4 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003a3c:	78fa      	ldrb	r2, [r7, #3]
 8003a3e:	6879      	ldr	r1, [r7, #4]
 8003a40:	4613      	mov	r3, r2
 8003a42:	011b      	lsls	r3, r3, #4
 8003a44:	1a9b      	subs	r3, r3, r2
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	440b      	add	r3, r1
 8003a4a:	334d      	adds	r3, #77	@ 0x4d
 8003a4c:	2202      	movs	r2, #2
 8003a4e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003a50:	78fa      	ldrb	r2, [r7, #3]
 8003a52:	6879      	ldr	r1, [r7, #4]
 8003a54:	4613      	mov	r3, r2
 8003a56:	011b      	lsls	r3, r3, #4
 8003a58:	1a9b      	subs	r3, r3, r2
 8003a5a:	009b      	lsls	r3, r3, #2
 8003a5c:	440b      	add	r3, r1
 8003a5e:	334c      	adds	r3, #76	@ 0x4c
 8003a60:	2202      	movs	r2, #2
 8003a62:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003a64:	78fa      	ldrb	r2, [r7, #3]
 8003a66:	6879      	ldr	r1, [r7, #4]
 8003a68:	4613      	mov	r3, r2
 8003a6a:	011b      	lsls	r3, r3, #4
 8003a6c:	1a9b      	subs	r3, r3, r2
 8003a6e:	009b      	lsls	r3, r3, #2
 8003a70:	440b      	add	r3, r1
 8003a72:	3326      	adds	r3, #38	@ 0x26
 8003a74:	781b      	ldrb	r3, [r3, #0]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d00a      	beq.n	8003a90 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003a7a:	78fa      	ldrb	r2, [r7, #3]
 8003a7c:	6879      	ldr	r1, [r7, #4]
 8003a7e:	4613      	mov	r3, r2
 8003a80:	011b      	lsls	r3, r3, #4
 8003a82:	1a9b      	subs	r3, r3, r2
 8003a84:	009b      	lsls	r3, r3, #2
 8003a86:	440b      	add	r3, r1
 8003a88:	3326      	adds	r3, #38	@ 0x26
 8003a8a:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003a8c:	2b02      	cmp	r3, #2
 8003a8e:	d159      	bne.n	8003b44 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003a90:	78fb      	ldrb	r3, [r7, #3]
 8003a92:	015a      	lsls	r2, r3, #5
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	4413      	add	r3, r2
 8003a98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003aa6:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003aae:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003ab0:	78fb      	ldrb	r3, [r7, #3]
 8003ab2:	015a      	lsls	r2, r3, #5
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	4413      	add	r3, r2
 8003ab8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003abc:	461a      	mov	r2, r3
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	6013      	str	r3, [r2, #0]
 8003ac2:	e03f      	b.n	8003b44 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8003ac4:	78fa      	ldrb	r2, [r7, #3]
 8003ac6:	6879      	ldr	r1, [r7, #4]
 8003ac8:	4613      	mov	r3, r2
 8003aca:	011b      	lsls	r3, r3, #4
 8003acc:	1a9b      	subs	r3, r3, r2
 8003ace:	009b      	lsls	r3, r3, #2
 8003ad0:	440b      	add	r3, r1
 8003ad2:	334d      	adds	r3, #77	@ 0x4d
 8003ad4:	781b      	ldrb	r3, [r3, #0]
 8003ad6:	2b08      	cmp	r3, #8
 8003ad8:	d126      	bne.n	8003b28 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003ada:	78fa      	ldrb	r2, [r7, #3]
 8003adc:	6879      	ldr	r1, [r7, #4]
 8003ade:	4613      	mov	r3, r2
 8003ae0:	011b      	lsls	r3, r3, #4
 8003ae2:	1a9b      	subs	r3, r3, r2
 8003ae4:	009b      	lsls	r3, r3, #2
 8003ae6:	440b      	add	r3, r1
 8003ae8:	334d      	adds	r3, #77	@ 0x4d
 8003aea:	2202      	movs	r2, #2
 8003aec:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003aee:	78fa      	ldrb	r2, [r7, #3]
 8003af0:	6879      	ldr	r1, [r7, #4]
 8003af2:	4613      	mov	r3, r2
 8003af4:	011b      	lsls	r3, r3, #4
 8003af6:	1a9b      	subs	r3, r3, r2
 8003af8:	009b      	lsls	r3, r3, #2
 8003afa:	440b      	add	r3, r1
 8003afc:	3344      	adds	r3, #68	@ 0x44
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	1c59      	adds	r1, r3, #1
 8003b02:	6878      	ldr	r0, [r7, #4]
 8003b04:	4613      	mov	r3, r2
 8003b06:	011b      	lsls	r3, r3, #4
 8003b08:	1a9b      	subs	r3, r3, r2
 8003b0a:	009b      	lsls	r3, r3, #2
 8003b0c:	4403      	add	r3, r0
 8003b0e:	3344      	adds	r3, #68	@ 0x44
 8003b10:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8003b12:	78fa      	ldrb	r2, [r7, #3]
 8003b14:	6879      	ldr	r1, [r7, #4]
 8003b16:	4613      	mov	r3, r2
 8003b18:	011b      	lsls	r3, r3, #4
 8003b1a:	1a9b      	subs	r3, r3, r2
 8003b1c:	009b      	lsls	r3, r3, #2
 8003b1e:	440b      	add	r3, r1
 8003b20:	334c      	adds	r3, #76	@ 0x4c
 8003b22:	2204      	movs	r2, #4
 8003b24:	701a      	strb	r2, [r3, #0]
 8003b26:	e00d      	b.n	8003b44 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8003b28:	78fa      	ldrb	r2, [r7, #3]
 8003b2a:	6879      	ldr	r1, [r7, #4]
 8003b2c:	4613      	mov	r3, r2
 8003b2e:	011b      	lsls	r3, r3, #4
 8003b30:	1a9b      	subs	r3, r3, r2
 8003b32:	009b      	lsls	r3, r3, #2
 8003b34:	440b      	add	r3, r1
 8003b36:	334d      	adds	r3, #77	@ 0x4d
 8003b38:	781b      	ldrb	r3, [r3, #0]
 8003b3a:	2b02      	cmp	r3, #2
 8003b3c:	f000 8100 	beq.w	8003d40 <HCD_HC_IN_IRQHandler+0xcca>
 8003b40:	e000      	b.n	8003b44 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003b42:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003b44:	78fa      	ldrb	r2, [r7, #3]
 8003b46:	6879      	ldr	r1, [r7, #4]
 8003b48:	4613      	mov	r3, r2
 8003b4a:	011b      	lsls	r3, r3, #4
 8003b4c:	1a9b      	subs	r3, r3, r2
 8003b4e:	009b      	lsls	r3, r3, #2
 8003b50:	440b      	add	r3, r1
 8003b52:	334c      	adds	r3, #76	@ 0x4c
 8003b54:	781a      	ldrb	r2, [r3, #0]
 8003b56:	78fb      	ldrb	r3, [r7, #3]
 8003b58:	4619      	mov	r1, r3
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f006 fe9e 	bl	800a89c <HAL_HCD_HC_NotifyURBChange_Callback>
 8003b60:	e0ef      	b.n	8003d42 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	78fa      	ldrb	r2, [r7, #3]
 8003b68:	4611      	mov	r1, r2
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	f003 fd8d 	bl	800768a <USB_ReadChInterrupts>
 8003b70:	4603      	mov	r3, r0
 8003b72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b76:	2b40      	cmp	r3, #64	@ 0x40
 8003b78:	d12f      	bne.n	8003bda <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003b7a:	78fb      	ldrb	r3, [r7, #3]
 8003b7c:	015a      	lsls	r2, r3, #5
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	4413      	add	r3, r2
 8003b82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b86:	461a      	mov	r2, r3
 8003b88:	2340      	movs	r3, #64	@ 0x40
 8003b8a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8003b8c:	78fa      	ldrb	r2, [r7, #3]
 8003b8e:	6879      	ldr	r1, [r7, #4]
 8003b90:	4613      	mov	r3, r2
 8003b92:	011b      	lsls	r3, r3, #4
 8003b94:	1a9b      	subs	r3, r3, r2
 8003b96:	009b      	lsls	r3, r3, #2
 8003b98:	440b      	add	r3, r1
 8003b9a:	334d      	adds	r3, #77	@ 0x4d
 8003b9c:	2205      	movs	r2, #5
 8003b9e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003ba0:	78fa      	ldrb	r2, [r7, #3]
 8003ba2:	6879      	ldr	r1, [r7, #4]
 8003ba4:	4613      	mov	r3, r2
 8003ba6:	011b      	lsls	r3, r3, #4
 8003ba8:	1a9b      	subs	r3, r3, r2
 8003baa:	009b      	lsls	r3, r3, #2
 8003bac:	440b      	add	r3, r1
 8003bae:	331a      	adds	r3, #26
 8003bb0:	781b      	ldrb	r3, [r3, #0]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d109      	bne.n	8003bca <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003bb6:	78fa      	ldrb	r2, [r7, #3]
 8003bb8:	6879      	ldr	r1, [r7, #4]
 8003bba:	4613      	mov	r3, r2
 8003bbc:	011b      	lsls	r3, r3, #4
 8003bbe:	1a9b      	subs	r3, r3, r2
 8003bc0:	009b      	lsls	r3, r3, #2
 8003bc2:	440b      	add	r3, r1
 8003bc4:	3344      	adds	r3, #68	@ 0x44
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	78fa      	ldrb	r2, [r7, #3]
 8003bd0:	4611      	mov	r1, r2
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f004 fb03 	bl	80081de <USB_HC_Halt>
 8003bd8:	e0b3      	b.n	8003d42 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	78fa      	ldrb	r2, [r7, #3]
 8003be0:	4611      	mov	r1, r2
 8003be2:	4618      	mov	r0, r3
 8003be4:	f003 fd51 	bl	800768a <USB_ReadChInterrupts>
 8003be8:	4603      	mov	r3, r0
 8003bea:	f003 0310 	and.w	r3, r3, #16
 8003bee:	2b10      	cmp	r3, #16
 8003bf0:	f040 80a7 	bne.w	8003d42 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003bf4:	78fa      	ldrb	r2, [r7, #3]
 8003bf6:	6879      	ldr	r1, [r7, #4]
 8003bf8:	4613      	mov	r3, r2
 8003bfa:	011b      	lsls	r3, r3, #4
 8003bfc:	1a9b      	subs	r3, r3, r2
 8003bfe:	009b      	lsls	r3, r3, #2
 8003c00:	440b      	add	r3, r1
 8003c02:	3326      	adds	r3, #38	@ 0x26
 8003c04:	781b      	ldrb	r3, [r3, #0]
 8003c06:	2b03      	cmp	r3, #3
 8003c08:	d11b      	bne.n	8003c42 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003c0a:	78fa      	ldrb	r2, [r7, #3]
 8003c0c:	6879      	ldr	r1, [r7, #4]
 8003c0e:	4613      	mov	r3, r2
 8003c10:	011b      	lsls	r3, r3, #4
 8003c12:	1a9b      	subs	r3, r3, r2
 8003c14:	009b      	lsls	r3, r3, #2
 8003c16:	440b      	add	r3, r1
 8003c18:	3344      	adds	r3, #68	@ 0x44
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8003c1e:	78fa      	ldrb	r2, [r7, #3]
 8003c20:	6879      	ldr	r1, [r7, #4]
 8003c22:	4613      	mov	r3, r2
 8003c24:	011b      	lsls	r3, r3, #4
 8003c26:	1a9b      	subs	r3, r3, r2
 8003c28:	009b      	lsls	r3, r3, #2
 8003c2a:	440b      	add	r3, r1
 8003c2c:	334d      	adds	r3, #77	@ 0x4d
 8003c2e:	2204      	movs	r2, #4
 8003c30:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	78fa      	ldrb	r2, [r7, #3]
 8003c38:	4611      	mov	r1, r2
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	f004 facf 	bl	80081de <USB_HC_Halt>
 8003c40:	e03f      	b.n	8003cc2 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003c42:	78fa      	ldrb	r2, [r7, #3]
 8003c44:	6879      	ldr	r1, [r7, #4]
 8003c46:	4613      	mov	r3, r2
 8003c48:	011b      	lsls	r3, r3, #4
 8003c4a:	1a9b      	subs	r3, r3, r2
 8003c4c:	009b      	lsls	r3, r3, #2
 8003c4e:	440b      	add	r3, r1
 8003c50:	3326      	adds	r3, #38	@ 0x26
 8003c52:	781b      	ldrb	r3, [r3, #0]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d00a      	beq.n	8003c6e <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003c58:	78fa      	ldrb	r2, [r7, #3]
 8003c5a:	6879      	ldr	r1, [r7, #4]
 8003c5c:	4613      	mov	r3, r2
 8003c5e:	011b      	lsls	r3, r3, #4
 8003c60:	1a9b      	subs	r3, r3, r2
 8003c62:	009b      	lsls	r3, r3, #2
 8003c64:	440b      	add	r3, r1
 8003c66:	3326      	adds	r3, #38	@ 0x26
 8003c68:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003c6a:	2b02      	cmp	r3, #2
 8003c6c:	d129      	bne.n	8003cc2 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003c6e:	78fa      	ldrb	r2, [r7, #3]
 8003c70:	6879      	ldr	r1, [r7, #4]
 8003c72:	4613      	mov	r3, r2
 8003c74:	011b      	lsls	r3, r3, #4
 8003c76:	1a9b      	subs	r3, r3, r2
 8003c78:	009b      	lsls	r3, r3, #2
 8003c7a:	440b      	add	r3, r1
 8003c7c:	3344      	adds	r3, #68	@ 0x44
 8003c7e:	2200      	movs	r2, #0
 8003c80:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	799b      	ldrb	r3, [r3, #6]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d00a      	beq.n	8003ca0 <HCD_HC_IN_IRQHandler+0xc2a>
 8003c8a:	78fa      	ldrb	r2, [r7, #3]
 8003c8c:	6879      	ldr	r1, [r7, #4]
 8003c8e:	4613      	mov	r3, r2
 8003c90:	011b      	lsls	r3, r3, #4
 8003c92:	1a9b      	subs	r3, r3, r2
 8003c94:	009b      	lsls	r3, r3, #2
 8003c96:	440b      	add	r3, r1
 8003c98:	331b      	adds	r3, #27
 8003c9a:	781b      	ldrb	r3, [r3, #0]
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	d110      	bne.n	8003cc2 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8003ca0:	78fa      	ldrb	r2, [r7, #3]
 8003ca2:	6879      	ldr	r1, [r7, #4]
 8003ca4:	4613      	mov	r3, r2
 8003ca6:	011b      	lsls	r3, r3, #4
 8003ca8:	1a9b      	subs	r3, r3, r2
 8003caa:	009b      	lsls	r3, r3, #2
 8003cac:	440b      	add	r3, r1
 8003cae:	334d      	adds	r3, #77	@ 0x4d
 8003cb0:	2204      	movs	r2, #4
 8003cb2:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	78fa      	ldrb	r2, [r7, #3]
 8003cba:	4611      	mov	r1, r2
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	f004 fa8e 	bl	80081de <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003cc2:	78fa      	ldrb	r2, [r7, #3]
 8003cc4:	6879      	ldr	r1, [r7, #4]
 8003cc6:	4613      	mov	r3, r2
 8003cc8:	011b      	lsls	r3, r3, #4
 8003cca:	1a9b      	subs	r3, r3, r2
 8003ccc:	009b      	lsls	r3, r3, #2
 8003cce:	440b      	add	r3, r1
 8003cd0:	331b      	adds	r3, #27
 8003cd2:	781b      	ldrb	r3, [r3, #0]
 8003cd4:	2b01      	cmp	r3, #1
 8003cd6:	d129      	bne.n	8003d2c <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003cd8:	78fa      	ldrb	r2, [r7, #3]
 8003cda:	6879      	ldr	r1, [r7, #4]
 8003cdc:	4613      	mov	r3, r2
 8003cde:	011b      	lsls	r3, r3, #4
 8003ce0:	1a9b      	subs	r3, r3, r2
 8003ce2:	009b      	lsls	r3, r3, #2
 8003ce4:	440b      	add	r3, r1
 8003ce6:	331b      	adds	r3, #27
 8003ce8:	2200      	movs	r2, #0
 8003cea:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003cec:	78fb      	ldrb	r3, [r7, #3]
 8003cee:	015a      	lsls	r2, r3, #5
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	4413      	add	r3, r2
 8003cf4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	78fa      	ldrb	r2, [r7, #3]
 8003cfc:	0151      	lsls	r1, r2, #5
 8003cfe:	693a      	ldr	r2, [r7, #16]
 8003d00:	440a      	add	r2, r1
 8003d02:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003d06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d0a:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8003d0c:	78fb      	ldrb	r3, [r7, #3]
 8003d0e:	015a      	lsls	r2, r3, #5
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	4413      	add	r3, r2
 8003d14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d18:	68db      	ldr	r3, [r3, #12]
 8003d1a:	78fa      	ldrb	r2, [r7, #3]
 8003d1c:	0151      	lsls	r1, r2, #5
 8003d1e:	693a      	ldr	r2, [r7, #16]
 8003d20:	440a      	add	r2, r1
 8003d22:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003d26:	f043 0320 	orr.w	r3, r3, #32
 8003d2a:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003d2c:	78fb      	ldrb	r3, [r7, #3]
 8003d2e:	015a      	lsls	r2, r3, #5
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	4413      	add	r3, r2
 8003d34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d38:	461a      	mov	r2, r3
 8003d3a:	2310      	movs	r3, #16
 8003d3c:	6093      	str	r3, [r2, #8]
 8003d3e:	e000      	b.n	8003d42 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8003d40:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8003d42:	3718      	adds	r7, #24
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bd80      	pop	{r7, pc}

08003d48 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b086      	sub	sp, #24
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
 8003d50:	460b      	mov	r3, r1
 8003d52:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	78fa      	ldrb	r2, [r7, #3]
 8003d64:	4611      	mov	r1, r2
 8003d66:	4618      	mov	r0, r3
 8003d68:	f003 fc8f 	bl	800768a <USB_ReadChInterrupts>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	f003 0304 	and.w	r3, r3, #4
 8003d72:	2b04      	cmp	r3, #4
 8003d74:	d11b      	bne.n	8003dae <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003d76:	78fb      	ldrb	r3, [r7, #3]
 8003d78:	015a      	lsls	r2, r3, #5
 8003d7a:	693b      	ldr	r3, [r7, #16]
 8003d7c:	4413      	add	r3, r2
 8003d7e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d82:	461a      	mov	r2, r3
 8003d84:	2304      	movs	r3, #4
 8003d86:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003d88:	78fa      	ldrb	r2, [r7, #3]
 8003d8a:	6879      	ldr	r1, [r7, #4]
 8003d8c:	4613      	mov	r3, r2
 8003d8e:	011b      	lsls	r3, r3, #4
 8003d90:	1a9b      	subs	r3, r3, r2
 8003d92:	009b      	lsls	r3, r3, #2
 8003d94:	440b      	add	r3, r1
 8003d96:	334d      	adds	r3, #77	@ 0x4d
 8003d98:	2207      	movs	r2, #7
 8003d9a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	78fa      	ldrb	r2, [r7, #3]
 8003da2:	4611      	mov	r1, r2
 8003da4:	4618      	mov	r0, r3
 8003da6:	f004 fa1a 	bl	80081de <USB_HC_Halt>
 8003daa:	f000 bc89 	b.w	80046c0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	78fa      	ldrb	r2, [r7, #3]
 8003db4:	4611      	mov	r1, r2
 8003db6:	4618      	mov	r0, r3
 8003db8:	f003 fc67 	bl	800768a <USB_ReadChInterrupts>
 8003dbc:	4603      	mov	r3, r0
 8003dbe:	f003 0320 	and.w	r3, r3, #32
 8003dc2:	2b20      	cmp	r3, #32
 8003dc4:	f040 8082 	bne.w	8003ecc <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003dc8:	78fb      	ldrb	r3, [r7, #3]
 8003dca:	015a      	lsls	r2, r3, #5
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	4413      	add	r3, r2
 8003dd0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003dd4:	461a      	mov	r2, r3
 8003dd6:	2320      	movs	r3, #32
 8003dd8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8003dda:	78fa      	ldrb	r2, [r7, #3]
 8003ddc:	6879      	ldr	r1, [r7, #4]
 8003dde:	4613      	mov	r3, r2
 8003de0:	011b      	lsls	r3, r3, #4
 8003de2:	1a9b      	subs	r3, r3, r2
 8003de4:	009b      	lsls	r3, r3, #2
 8003de6:	440b      	add	r3, r1
 8003de8:	3319      	adds	r3, #25
 8003dea:	781b      	ldrb	r3, [r3, #0]
 8003dec:	2b01      	cmp	r3, #1
 8003dee:	d124      	bne.n	8003e3a <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8003df0:	78fa      	ldrb	r2, [r7, #3]
 8003df2:	6879      	ldr	r1, [r7, #4]
 8003df4:	4613      	mov	r3, r2
 8003df6:	011b      	lsls	r3, r3, #4
 8003df8:	1a9b      	subs	r3, r3, r2
 8003dfa:	009b      	lsls	r3, r3, #2
 8003dfc:	440b      	add	r3, r1
 8003dfe:	3319      	adds	r3, #25
 8003e00:	2200      	movs	r2, #0
 8003e02:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003e04:	78fa      	ldrb	r2, [r7, #3]
 8003e06:	6879      	ldr	r1, [r7, #4]
 8003e08:	4613      	mov	r3, r2
 8003e0a:	011b      	lsls	r3, r3, #4
 8003e0c:	1a9b      	subs	r3, r3, r2
 8003e0e:	009b      	lsls	r3, r3, #2
 8003e10:	440b      	add	r3, r1
 8003e12:	334c      	adds	r3, #76	@ 0x4c
 8003e14:	2202      	movs	r2, #2
 8003e16:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003e18:	78fa      	ldrb	r2, [r7, #3]
 8003e1a:	6879      	ldr	r1, [r7, #4]
 8003e1c:	4613      	mov	r3, r2
 8003e1e:	011b      	lsls	r3, r3, #4
 8003e20:	1a9b      	subs	r3, r3, r2
 8003e22:	009b      	lsls	r3, r3, #2
 8003e24:	440b      	add	r3, r1
 8003e26:	334d      	adds	r3, #77	@ 0x4d
 8003e28:	2203      	movs	r2, #3
 8003e2a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	78fa      	ldrb	r2, [r7, #3]
 8003e32:	4611      	mov	r1, r2
 8003e34:	4618      	mov	r0, r3
 8003e36:	f004 f9d2 	bl	80081de <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8003e3a:	78fa      	ldrb	r2, [r7, #3]
 8003e3c:	6879      	ldr	r1, [r7, #4]
 8003e3e:	4613      	mov	r3, r2
 8003e40:	011b      	lsls	r3, r3, #4
 8003e42:	1a9b      	subs	r3, r3, r2
 8003e44:	009b      	lsls	r3, r3, #2
 8003e46:	440b      	add	r3, r1
 8003e48:	331a      	adds	r3, #26
 8003e4a:	781b      	ldrb	r3, [r3, #0]
 8003e4c:	2b01      	cmp	r3, #1
 8003e4e:	f040 8437 	bne.w	80046c0 <HCD_HC_OUT_IRQHandler+0x978>
 8003e52:	78fa      	ldrb	r2, [r7, #3]
 8003e54:	6879      	ldr	r1, [r7, #4]
 8003e56:	4613      	mov	r3, r2
 8003e58:	011b      	lsls	r3, r3, #4
 8003e5a:	1a9b      	subs	r3, r3, r2
 8003e5c:	009b      	lsls	r3, r3, #2
 8003e5e:	440b      	add	r3, r1
 8003e60:	331b      	adds	r3, #27
 8003e62:	781b      	ldrb	r3, [r3, #0]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	f040 842b 	bne.w	80046c0 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8003e6a:	78fa      	ldrb	r2, [r7, #3]
 8003e6c:	6879      	ldr	r1, [r7, #4]
 8003e6e:	4613      	mov	r3, r2
 8003e70:	011b      	lsls	r3, r3, #4
 8003e72:	1a9b      	subs	r3, r3, r2
 8003e74:	009b      	lsls	r3, r3, #2
 8003e76:	440b      	add	r3, r1
 8003e78:	3326      	adds	r3, #38	@ 0x26
 8003e7a:	781b      	ldrb	r3, [r3, #0]
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	d009      	beq.n	8003e94 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8003e80:	78fa      	ldrb	r2, [r7, #3]
 8003e82:	6879      	ldr	r1, [r7, #4]
 8003e84:	4613      	mov	r3, r2
 8003e86:	011b      	lsls	r3, r3, #4
 8003e88:	1a9b      	subs	r3, r3, r2
 8003e8a:	009b      	lsls	r3, r3, #2
 8003e8c:	440b      	add	r3, r1
 8003e8e:	331b      	adds	r3, #27
 8003e90:	2201      	movs	r2, #1
 8003e92:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8003e94:	78fa      	ldrb	r2, [r7, #3]
 8003e96:	6879      	ldr	r1, [r7, #4]
 8003e98:	4613      	mov	r3, r2
 8003e9a:	011b      	lsls	r3, r3, #4
 8003e9c:	1a9b      	subs	r3, r3, r2
 8003e9e:	009b      	lsls	r3, r3, #2
 8003ea0:	440b      	add	r3, r1
 8003ea2:	334d      	adds	r3, #77	@ 0x4d
 8003ea4:	2203      	movs	r2, #3
 8003ea6:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	78fa      	ldrb	r2, [r7, #3]
 8003eae:	4611      	mov	r1, r2
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	f004 f994 	bl	80081de <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8003eb6:	78fa      	ldrb	r2, [r7, #3]
 8003eb8:	6879      	ldr	r1, [r7, #4]
 8003eba:	4613      	mov	r3, r2
 8003ebc:	011b      	lsls	r3, r3, #4
 8003ebe:	1a9b      	subs	r3, r3, r2
 8003ec0:	009b      	lsls	r3, r3, #2
 8003ec2:	440b      	add	r3, r1
 8003ec4:	3344      	adds	r3, #68	@ 0x44
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	601a      	str	r2, [r3, #0]
 8003eca:	e3f9      	b.n	80046c0 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	78fa      	ldrb	r2, [r7, #3]
 8003ed2:	4611      	mov	r1, r2
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	f003 fbd8 	bl	800768a <USB_ReadChInterrupts>
 8003eda:	4603      	mov	r3, r0
 8003edc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ee0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ee4:	d111      	bne.n	8003f0a <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003ee6:	78fb      	ldrb	r3, [r7, #3]
 8003ee8:	015a      	lsls	r2, r3, #5
 8003eea:	693b      	ldr	r3, [r7, #16]
 8003eec:	4413      	add	r3, r2
 8003eee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ef2:	461a      	mov	r2, r3
 8003ef4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003ef8:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	78fa      	ldrb	r2, [r7, #3]
 8003f00:	4611      	mov	r1, r2
 8003f02:	4618      	mov	r0, r3
 8003f04:	f004 f96b 	bl	80081de <USB_HC_Halt>
 8003f08:	e3da      	b.n	80046c0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	78fa      	ldrb	r2, [r7, #3]
 8003f10:	4611      	mov	r1, r2
 8003f12:	4618      	mov	r0, r3
 8003f14:	f003 fbb9 	bl	800768a <USB_ReadChInterrupts>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	f003 0301 	and.w	r3, r3, #1
 8003f1e:	2b01      	cmp	r3, #1
 8003f20:	d168      	bne.n	8003ff4 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003f22:	78fa      	ldrb	r2, [r7, #3]
 8003f24:	6879      	ldr	r1, [r7, #4]
 8003f26:	4613      	mov	r3, r2
 8003f28:	011b      	lsls	r3, r3, #4
 8003f2a:	1a9b      	subs	r3, r3, r2
 8003f2c:	009b      	lsls	r3, r3, #2
 8003f2e:	440b      	add	r3, r1
 8003f30:	3344      	adds	r3, #68	@ 0x44
 8003f32:	2200      	movs	r2, #0
 8003f34:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	78fa      	ldrb	r2, [r7, #3]
 8003f3c:	4611      	mov	r1, r2
 8003f3e:	4618      	mov	r0, r3
 8003f40:	f003 fba3 	bl	800768a <USB_ReadChInterrupts>
 8003f44:	4603      	mov	r3, r0
 8003f46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f4a:	2b40      	cmp	r3, #64	@ 0x40
 8003f4c:	d112      	bne.n	8003f74 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003f4e:	78fa      	ldrb	r2, [r7, #3]
 8003f50:	6879      	ldr	r1, [r7, #4]
 8003f52:	4613      	mov	r3, r2
 8003f54:	011b      	lsls	r3, r3, #4
 8003f56:	1a9b      	subs	r3, r3, r2
 8003f58:	009b      	lsls	r3, r3, #2
 8003f5a:	440b      	add	r3, r1
 8003f5c:	3319      	adds	r3, #25
 8003f5e:	2201      	movs	r2, #1
 8003f60:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003f62:	78fb      	ldrb	r3, [r7, #3]
 8003f64:	015a      	lsls	r2, r3, #5
 8003f66:	693b      	ldr	r3, [r7, #16]
 8003f68:	4413      	add	r3, r2
 8003f6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f6e:	461a      	mov	r2, r3
 8003f70:	2340      	movs	r3, #64	@ 0x40
 8003f72:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8003f74:	78fa      	ldrb	r2, [r7, #3]
 8003f76:	6879      	ldr	r1, [r7, #4]
 8003f78:	4613      	mov	r3, r2
 8003f7a:	011b      	lsls	r3, r3, #4
 8003f7c:	1a9b      	subs	r3, r3, r2
 8003f7e:	009b      	lsls	r3, r3, #2
 8003f80:	440b      	add	r3, r1
 8003f82:	331b      	adds	r3, #27
 8003f84:	781b      	ldrb	r3, [r3, #0]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d019      	beq.n	8003fbe <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003f8a:	78fa      	ldrb	r2, [r7, #3]
 8003f8c:	6879      	ldr	r1, [r7, #4]
 8003f8e:	4613      	mov	r3, r2
 8003f90:	011b      	lsls	r3, r3, #4
 8003f92:	1a9b      	subs	r3, r3, r2
 8003f94:	009b      	lsls	r3, r3, #2
 8003f96:	440b      	add	r3, r1
 8003f98:	331b      	adds	r3, #27
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003f9e:	78fb      	ldrb	r3, [r7, #3]
 8003fa0:	015a      	lsls	r2, r3, #5
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	4413      	add	r3, r2
 8003fa6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	78fa      	ldrb	r2, [r7, #3]
 8003fae:	0151      	lsls	r1, r2, #5
 8003fb0:	693a      	ldr	r2, [r7, #16]
 8003fb2:	440a      	add	r2, r1
 8003fb4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003fb8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fbc:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003fbe:	78fb      	ldrb	r3, [r7, #3]
 8003fc0:	015a      	lsls	r2, r3, #5
 8003fc2:	693b      	ldr	r3, [r7, #16]
 8003fc4:	4413      	add	r3, r2
 8003fc6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003fca:	461a      	mov	r2, r3
 8003fcc:	2301      	movs	r3, #1
 8003fce:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8003fd0:	78fa      	ldrb	r2, [r7, #3]
 8003fd2:	6879      	ldr	r1, [r7, #4]
 8003fd4:	4613      	mov	r3, r2
 8003fd6:	011b      	lsls	r3, r3, #4
 8003fd8:	1a9b      	subs	r3, r3, r2
 8003fda:	009b      	lsls	r3, r3, #2
 8003fdc:	440b      	add	r3, r1
 8003fde:	334d      	adds	r3, #77	@ 0x4d
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	78fa      	ldrb	r2, [r7, #3]
 8003fea:	4611      	mov	r1, r2
 8003fec:	4618      	mov	r0, r3
 8003fee:	f004 f8f6 	bl	80081de <USB_HC_Halt>
 8003ff2:	e365      	b.n	80046c0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	78fa      	ldrb	r2, [r7, #3]
 8003ffa:	4611      	mov	r1, r2
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	f003 fb44 	bl	800768a <USB_ReadChInterrupts>
 8004002:	4603      	mov	r3, r0
 8004004:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004008:	2b40      	cmp	r3, #64	@ 0x40
 800400a:	d139      	bne.n	8004080 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 800400c:	78fa      	ldrb	r2, [r7, #3]
 800400e:	6879      	ldr	r1, [r7, #4]
 8004010:	4613      	mov	r3, r2
 8004012:	011b      	lsls	r3, r3, #4
 8004014:	1a9b      	subs	r3, r3, r2
 8004016:	009b      	lsls	r3, r3, #2
 8004018:	440b      	add	r3, r1
 800401a:	334d      	adds	r3, #77	@ 0x4d
 800401c:	2205      	movs	r2, #5
 800401e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004020:	78fa      	ldrb	r2, [r7, #3]
 8004022:	6879      	ldr	r1, [r7, #4]
 8004024:	4613      	mov	r3, r2
 8004026:	011b      	lsls	r3, r3, #4
 8004028:	1a9b      	subs	r3, r3, r2
 800402a:	009b      	lsls	r3, r3, #2
 800402c:	440b      	add	r3, r1
 800402e:	331a      	adds	r3, #26
 8004030:	781b      	ldrb	r3, [r3, #0]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d109      	bne.n	800404a <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8004036:	78fa      	ldrb	r2, [r7, #3]
 8004038:	6879      	ldr	r1, [r7, #4]
 800403a:	4613      	mov	r3, r2
 800403c:	011b      	lsls	r3, r3, #4
 800403e:	1a9b      	subs	r3, r3, r2
 8004040:	009b      	lsls	r3, r3, #2
 8004042:	440b      	add	r3, r1
 8004044:	3319      	adds	r3, #25
 8004046:	2201      	movs	r2, #1
 8004048:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 800404a:	78fa      	ldrb	r2, [r7, #3]
 800404c:	6879      	ldr	r1, [r7, #4]
 800404e:	4613      	mov	r3, r2
 8004050:	011b      	lsls	r3, r3, #4
 8004052:	1a9b      	subs	r3, r3, r2
 8004054:	009b      	lsls	r3, r3, #2
 8004056:	440b      	add	r3, r1
 8004058:	3344      	adds	r3, #68	@ 0x44
 800405a:	2200      	movs	r2, #0
 800405c:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	78fa      	ldrb	r2, [r7, #3]
 8004064:	4611      	mov	r1, r2
 8004066:	4618      	mov	r0, r3
 8004068:	f004 f8b9 	bl	80081de <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800406c:	78fb      	ldrb	r3, [r7, #3]
 800406e:	015a      	lsls	r2, r3, #5
 8004070:	693b      	ldr	r3, [r7, #16]
 8004072:	4413      	add	r3, r2
 8004074:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004078:	461a      	mov	r2, r3
 800407a:	2340      	movs	r3, #64	@ 0x40
 800407c:	6093      	str	r3, [r2, #8]
 800407e:	e31f      	b.n	80046c0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	78fa      	ldrb	r2, [r7, #3]
 8004086:	4611      	mov	r1, r2
 8004088:	4618      	mov	r0, r3
 800408a:	f003 fafe 	bl	800768a <USB_ReadChInterrupts>
 800408e:	4603      	mov	r3, r0
 8004090:	f003 0308 	and.w	r3, r3, #8
 8004094:	2b08      	cmp	r3, #8
 8004096:	d11a      	bne.n	80040ce <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8004098:	78fb      	ldrb	r3, [r7, #3]
 800409a:	015a      	lsls	r2, r3, #5
 800409c:	693b      	ldr	r3, [r7, #16]
 800409e:	4413      	add	r3, r2
 80040a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040a4:	461a      	mov	r2, r3
 80040a6:	2308      	movs	r3, #8
 80040a8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80040aa:	78fa      	ldrb	r2, [r7, #3]
 80040ac:	6879      	ldr	r1, [r7, #4]
 80040ae:	4613      	mov	r3, r2
 80040b0:	011b      	lsls	r3, r3, #4
 80040b2:	1a9b      	subs	r3, r3, r2
 80040b4:	009b      	lsls	r3, r3, #2
 80040b6:	440b      	add	r3, r1
 80040b8:	334d      	adds	r3, #77	@ 0x4d
 80040ba:	2206      	movs	r2, #6
 80040bc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	78fa      	ldrb	r2, [r7, #3]
 80040c4:	4611      	mov	r1, r2
 80040c6:	4618      	mov	r0, r3
 80040c8:	f004 f889 	bl	80081de <USB_HC_Halt>
 80040cc:	e2f8      	b.n	80046c0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	78fa      	ldrb	r2, [r7, #3]
 80040d4:	4611      	mov	r1, r2
 80040d6:	4618      	mov	r0, r3
 80040d8:	f003 fad7 	bl	800768a <USB_ReadChInterrupts>
 80040dc:	4603      	mov	r3, r0
 80040de:	f003 0310 	and.w	r3, r3, #16
 80040e2:	2b10      	cmp	r3, #16
 80040e4:	d144      	bne.n	8004170 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80040e6:	78fa      	ldrb	r2, [r7, #3]
 80040e8:	6879      	ldr	r1, [r7, #4]
 80040ea:	4613      	mov	r3, r2
 80040ec:	011b      	lsls	r3, r3, #4
 80040ee:	1a9b      	subs	r3, r3, r2
 80040f0:	009b      	lsls	r3, r3, #2
 80040f2:	440b      	add	r3, r1
 80040f4:	3344      	adds	r3, #68	@ 0x44
 80040f6:	2200      	movs	r2, #0
 80040f8:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 80040fa:	78fa      	ldrb	r2, [r7, #3]
 80040fc:	6879      	ldr	r1, [r7, #4]
 80040fe:	4613      	mov	r3, r2
 8004100:	011b      	lsls	r3, r3, #4
 8004102:	1a9b      	subs	r3, r3, r2
 8004104:	009b      	lsls	r3, r3, #2
 8004106:	440b      	add	r3, r1
 8004108:	334d      	adds	r3, #77	@ 0x4d
 800410a:	2204      	movs	r2, #4
 800410c:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 800410e:	78fa      	ldrb	r2, [r7, #3]
 8004110:	6879      	ldr	r1, [r7, #4]
 8004112:	4613      	mov	r3, r2
 8004114:	011b      	lsls	r3, r3, #4
 8004116:	1a9b      	subs	r3, r3, r2
 8004118:	009b      	lsls	r3, r3, #2
 800411a:	440b      	add	r3, r1
 800411c:	3319      	adds	r3, #25
 800411e:	781b      	ldrb	r3, [r3, #0]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d114      	bne.n	800414e <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8004124:	78fa      	ldrb	r2, [r7, #3]
 8004126:	6879      	ldr	r1, [r7, #4]
 8004128:	4613      	mov	r3, r2
 800412a:	011b      	lsls	r3, r3, #4
 800412c:	1a9b      	subs	r3, r3, r2
 800412e:	009b      	lsls	r3, r3, #2
 8004130:	440b      	add	r3, r1
 8004132:	3318      	adds	r3, #24
 8004134:	781b      	ldrb	r3, [r3, #0]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d109      	bne.n	800414e <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 800413a:	78fa      	ldrb	r2, [r7, #3]
 800413c:	6879      	ldr	r1, [r7, #4]
 800413e:	4613      	mov	r3, r2
 8004140:	011b      	lsls	r3, r3, #4
 8004142:	1a9b      	subs	r3, r3, r2
 8004144:	009b      	lsls	r3, r3, #2
 8004146:	440b      	add	r3, r1
 8004148:	3319      	adds	r3, #25
 800414a:	2201      	movs	r2, #1
 800414c:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	78fa      	ldrb	r2, [r7, #3]
 8004154:	4611      	mov	r1, r2
 8004156:	4618      	mov	r0, r3
 8004158:	f004 f841 	bl	80081de <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800415c:	78fb      	ldrb	r3, [r7, #3]
 800415e:	015a      	lsls	r2, r3, #5
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	4413      	add	r3, r2
 8004164:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004168:	461a      	mov	r2, r3
 800416a:	2310      	movs	r3, #16
 800416c:	6093      	str	r3, [r2, #8]
 800416e:	e2a7      	b.n	80046c0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	78fa      	ldrb	r2, [r7, #3]
 8004176:	4611      	mov	r1, r2
 8004178:	4618      	mov	r0, r3
 800417a:	f003 fa86 	bl	800768a <USB_ReadChInterrupts>
 800417e:	4603      	mov	r3, r0
 8004180:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004184:	2b80      	cmp	r3, #128	@ 0x80
 8004186:	f040 8083 	bne.w	8004290 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	799b      	ldrb	r3, [r3, #6]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d111      	bne.n	80041b6 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8004192:	78fa      	ldrb	r2, [r7, #3]
 8004194:	6879      	ldr	r1, [r7, #4]
 8004196:	4613      	mov	r3, r2
 8004198:	011b      	lsls	r3, r3, #4
 800419a:	1a9b      	subs	r3, r3, r2
 800419c:	009b      	lsls	r3, r3, #2
 800419e:	440b      	add	r3, r1
 80041a0:	334d      	adds	r3, #77	@ 0x4d
 80041a2:	2207      	movs	r2, #7
 80041a4:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	78fa      	ldrb	r2, [r7, #3]
 80041ac:	4611      	mov	r1, r2
 80041ae:	4618      	mov	r0, r3
 80041b0:	f004 f815 	bl	80081de <USB_HC_Halt>
 80041b4:	e062      	b.n	800427c <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 80041b6:	78fa      	ldrb	r2, [r7, #3]
 80041b8:	6879      	ldr	r1, [r7, #4]
 80041ba:	4613      	mov	r3, r2
 80041bc:	011b      	lsls	r3, r3, #4
 80041be:	1a9b      	subs	r3, r3, r2
 80041c0:	009b      	lsls	r3, r3, #2
 80041c2:	440b      	add	r3, r1
 80041c4:	3344      	adds	r3, #68	@ 0x44
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	1c59      	adds	r1, r3, #1
 80041ca:	6878      	ldr	r0, [r7, #4]
 80041cc:	4613      	mov	r3, r2
 80041ce:	011b      	lsls	r3, r3, #4
 80041d0:	1a9b      	subs	r3, r3, r2
 80041d2:	009b      	lsls	r3, r3, #2
 80041d4:	4403      	add	r3, r0
 80041d6:	3344      	adds	r3, #68	@ 0x44
 80041d8:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80041da:	78fa      	ldrb	r2, [r7, #3]
 80041dc:	6879      	ldr	r1, [r7, #4]
 80041de:	4613      	mov	r3, r2
 80041e0:	011b      	lsls	r3, r3, #4
 80041e2:	1a9b      	subs	r3, r3, r2
 80041e4:	009b      	lsls	r3, r3, #2
 80041e6:	440b      	add	r3, r1
 80041e8:	3344      	adds	r3, #68	@ 0x44
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	2b02      	cmp	r3, #2
 80041ee:	d922      	bls.n	8004236 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80041f0:	78fa      	ldrb	r2, [r7, #3]
 80041f2:	6879      	ldr	r1, [r7, #4]
 80041f4:	4613      	mov	r3, r2
 80041f6:	011b      	lsls	r3, r3, #4
 80041f8:	1a9b      	subs	r3, r3, r2
 80041fa:	009b      	lsls	r3, r3, #2
 80041fc:	440b      	add	r3, r1
 80041fe:	3344      	adds	r3, #68	@ 0x44
 8004200:	2200      	movs	r2, #0
 8004202:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004204:	78fa      	ldrb	r2, [r7, #3]
 8004206:	6879      	ldr	r1, [r7, #4]
 8004208:	4613      	mov	r3, r2
 800420a:	011b      	lsls	r3, r3, #4
 800420c:	1a9b      	subs	r3, r3, r2
 800420e:	009b      	lsls	r3, r3, #2
 8004210:	440b      	add	r3, r1
 8004212:	334c      	adds	r3, #76	@ 0x4c
 8004214:	2204      	movs	r2, #4
 8004216:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004218:	78fa      	ldrb	r2, [r7, #3]
 800421a:	6879      	ldr	r1, [r7, #4]
 800421c:	4613      	mov	r3, r2
 800421e:	011b      	lsls	r3, r3, #4
 8004220:	1a9b      	subs	r3, r3, r2
 8004222:	009b      	lsls	r3, r3, #2
 8004224:	440b      	add	r3, r1
 8004226:	334c      	adds	r3, #76	@ 0x4c
 8004228:	781a      	ldrb	r2, [r3, #0]
 800422a:	78fb      	ldrb	r3, [r7, #3]
 800422c:	4619      	mov	r1, r3
 800422e:	6878      	ldr	r0, [r7, #4]
 8004230:	f006 fb34 	bl	800a89c <HAL_HCD_HC_NotifyURBChange_Callback>
 8004234:	e022      	b.n	800427c <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004236:	78fa      	ldrb	r2, [r7, #3]
 8004238:	6879      	ldr	r1, [r7, #4]
 800423a:	4613      	mov	r3, r2
 800423c:	011b      	lsls	r3, r3, #4
 800423e:	1a9b      	subs	r3, r3, r2
 8004240:	009b      	lsls	r3, r3, #2
 8004242:	440b      	add	r3, r1
 8004244:	334c      	adds	r3, #76	@ 0x4c
 8004246:	2202      	movs	r2, #2
 8004248:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800424a:	78fb      	ldrb	r3, [r7, #3]
 800424c:	015a      	lsls	r2, r3, #5
 800424e:	693b      	ldr	r3, [r7, #16]
 8004250:	4413      	add	r3, r2
 8004252:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004260:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004268:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800426a:	78fb      	ldrb	r3, [r7, #3]
 800426c:	015a      	lsls	r2, r3, #5
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	4413      	add	r3, r2
 8004272:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004276:	461a      	mov	r2, r3
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 800427c:	78fb      	ldrb	r3, [r7, #3]
 800427e:	015a      	lsls	r2, r3, #5
 8004280:	693b      	ldr	r3, [r7, #16]
 8004282:	4413      	add	r3, r2
 8004284:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004288:	461a      	mov	r2, r3
 800428a:	2380      	movs	r3, #128	@ 0x80
 800428c:	6093      	str	r3, [r2, #8]
 800428e:	e217      	b.n	80046c0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	78fa      	ldrb	r2, [r7, #3]
 8004296:	4611      	mov	r1, r2
 8004298:	4618      	mov	r0, r3
 800429a:	f003 f9f6 	bl	800768a <USB_ReadChInterrupts>
 800429e:	4603      	mov	r3, r0
 80042a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042a8:	d11b      	bne.n	80042e2 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80042aa:	78fa      	ldrb	r2, [r7, #3]
 80042ac:	6879      	ldr	r1, [r7, #4]
 80042ae:	4613      	mov	r3, r2
 80042b0:	011b      	lsls	r3, r3, #4
 80042b2:	1a9b      	subs	r3, r3, r2
 80042b4:	009b      	lsls	r3, r3, #2
 80042b6:	440b      	add	r3, r1
 80042b8:	334d      	adds	r3, #77	@ 0x4d
 80042ba:	2209      	movs	r2, #9
 80042bc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	78fa      	ldrb	r2, [r7, #3]
 80042c4:	4611      	mov	r1, r2
 80042c6:	4618      	mov	r0, r3
 80042c8:	f003 ff89 	bl	80081de <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80042cc:	78fb      	ldrb	r3, [r7, #3]
 80042ce:	015a      	lsls	r2, r3, #5
 80042d0:	693b      	ldr	r3, [r7, #16]
 80042d2:	4413      	add	r3, r2
 80042d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042d8:	461a      	mov	r2, r3
 80042da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80042de:	6093      	str	r3, [r2, #8]
 80042e0:	e1ee      	b.n	80046c0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	78fa      	ldrb	r2, [r7, #3]
 80042e8:	4611      	mov	r1, r2
 80042ea:	4618      	mov	r0, r3
 80042ec:	f003 f9cd 	bl	800768a <USB_ReadChInterrupts>
 80042f0:	4603      	mov	r3, r0
 80042f2:	f003 0302 	and.w	r3, r3, #2
 80042f6:	2b02      	cmp	r3, #2
 80042f8:	f040 81df 	bne.w	80046ba <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80042fc:	78fb      	ldrb	r3, [r7, #3]
 80042fe:	015a      	lsls	r2, r3, #5
 8004300:	693b      	ldr	r3, [r7, #16]
 8004302:	4413      	add	r3, r2
 8004304:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004308:	461a      	mov	r2, r3
 800430a:	2302      	movs	r3, #2
 800430c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800430e:	78fa      	ldrb	r2, [r7, #3]
 8004310:	6879      	ldr	r1, [r7, #4]
 8004312:	4613      	mov	r3, r2
 8004314:	011b      	lsls	r3, r3, #4
 8004316:	1a9b      	subs	r3, r3, r2
 8004318:	009b      	lsls	r3, r3, #2
 800431a:	440b      	add	r3, r1
 800431c:	334d      	adds	r3, #77	@ 0x4d
 800431e:	781b      	ldrb	r3, [r3, #0]
 8004320:	2b01      	cmp	r3, #1
 8004322:	f040 8093 	bne.w	800444c <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004326:	78fa      	ldrb	r2, [r7, #3]
 8004328:	6879      	ldr	r1, [r7, #4]
 800432a:	4613      	mov	r3, r2
 800432c:	011b      	lsls	r3, r3, #4
 800432e:	1a9b      	subs	r3, r3, r2
 8004330:	009b      	lsls	r3, r3, #2
 8004332:	440b      	add	r3, r1
 8004334:	334d      	adds	r3, #77	@ 0x4d
 8004336:	2202      	movs	r2, #2
 8004338:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800433a:	78fa      	ldrb	r2, [r7, #3]
 800433c:	6879      	ldr	r1, [r7, #4]
 800433e:	4613      	mov	r3, r2
 8004340:	011b      	lsls	r3, r3, #4
 8004342:	1a9b      	subs	r3, r3, r2
 8004344:	009b      	lsls	r3, r3, #2
 8004346:	440b      	add	r3, r1
 8004348:	334c      	adds	r3, #76	@ 0x4c
 800434a:	2201      	movs	r2, #1
 800434c:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800434e:	78fa      	ldrb	r2, [r7, #3]
 8004350:	6879      	ldr	r1, [r7, #4]
 8004352:	4613      	mov	r3, r2
 8004354:	011b      	lsls	r3, r3, #4
 8004356:	1a9b      	subs	r3, r3, r2
 8004358:	009b      	lsls	r3, r3, #2
 800435a:	440b      	add	r3, r1
 800435c:	3326      	adds	r3, #38	@ 0x26
 800435e:	781b      	ldrb	r3, [r3, #0]
 8004360:	2b02      	cmp	r3, #2
 8004362:	d00b      	beq.n	800437c <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8004364:	78fa      	ldrb	r2, [r7, #3]
 8004366:	6879      	ldr	r1, [r7, #4]
 8004368:	4613      	mov	r3, r2
 800436a:	011b      	lsls	r3, r3, #4
 800436c:	1a9b      	subs	r3, r3, r2
 800436e:	009b      	lsls	r3, r3, #2
 8004370:	440b      	add	r3, r1
 8004372:	3326      	adds	r3, #38	@ 0x26
 8004374:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004376:	2b03      	cmp	r3, #3
 8004378:	f040 8190 	bne.w	800469c <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	799b      	ldrb	r3, [r3, #6]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d115      	bne.n	80043b0 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8004384:	78fa      	ldrb	r2, [r7, #3]
 8004386:	6879      	ldr	r1, [r7, #4]
 8004388:	4613      	mov	r3, r2
 800438a:	011b      	lsls	r3, r3, #4
 800438c:	1a9b      	subs	r3, r3, r2
 800438e:	009b      	lsls	r3, r3, #2
 8004390:	440b      	add	r3, r1
 8004392:	333d      	adds	r3, #61	@ 0x3d
 8004394:	781b      	ldrb	r3, [r3, #0]
 8004396:	78fa      	ldrb	r2, [r7, #3]
 8004398:	f083 0301 	eor.w	r3, r3, #1
 800439c:	b2d8      	uxtb	r0, r3
 800439e:	6879      	ldr	r1, [r7, #4]
 80043a0:	4613      	mov	r3, r2
 80043a2:	011b      	lsls	r3, r3, #4
 80043a4:	1a9b      	subs	r3, r3, r2
 80043a6:	009b      	lsls	r3, r3, #2
 80043a8:	440b      	add	r3, r1
 80043aa:	333d      	adds	r3, #61	@ 0x3d
 80043ac:	4602      	mov	r2, r0
 80043ae:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	799b      	ldrb	r3, [r3, #6]
 80043b4:	2b01      	cmp	r3, #1
 80043b6:	f040 8171 	bne.w	800469c <HCD_HC_OUT_IRQHandler+0x954>
 80043ba:	78fa      	ldrb	r2, [r7, #3]
 80043bc:	6879      	ldr	r1, [r7, #4]
 80043be:	4613      	mov	r3, r2
 80043c0:	011b      	lsls	r3, r3, #4
 80043c2:	1a9b      	subs	r3, r3, r2
 80043c4:	009b      	lsls	r3, r3, #2
 80043c6:	440b      	add	r3, r1
 80043c8:	3334      	adds	r3, #52	@ 0x34
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	f000 8165 	beq.w	800469c <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80043d2:	78fa      	ldrb	r2, [r7, #3]
 80043d4:	6879      	ldr	r1, [r7, #4]
 80043d6:	4613      	mov	r3, r2
 80043d8:	011b      	lsls	r3, r3, #4
 80043da:	1a9b      	subs	r3, r3, r2
 80043dc:	009b      	lsls	r3, r3, #2
 80043de:	440b      	add	r3, r1
 80043e0:	3334      	adds	r3, #52	@ 0x34
 80043e2:	6819      	ldr	r1, [r3, #0]
 80043e4:	78fa      	ldrb	r2, [r7, #3]
 80043e6:	6878      	ldr	r0, [r7, #4]
 80043e8:	4613      	mov	r3, r2
 80043ea:	011b      	lsls	r3, r3, #4
 80043ec:	1a9b      	subs	r3, r3, r2
 80043ee:	009b      	lsls	r3, r3, #2
 80043f0:	4403      	add	r3, r0
 80043f2:	3328      	adds	r3, #40	@ 0x28
 80043f4:	881b      	ldrh	r3, [r3, #0]
 80043f6:	440b      	add	r3, r1
 80043f8:	1e59      	subs	r1, r3, #1
 80043fa:	78fa      	ldrb	r2, [r7, #3]
 80043fc:	6878      	ldr	r0, [r7, #4]
 80043fe:	4613      	mov	r3, r2
 8004400:	011b      	lsls	r3, r3, #4
 8004402:	1a9b      	subs	r3, r3, r2
 8004404:	009b      	lsls	r3, r3, #2
 8004406:	4403      	add	r3, r0
 8004408:	3328      	adds	r3, #40	@ 0x28
 800440a:	881b      	ldrh	r3, [r3, #0]
 800440c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004410:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8004412:	68bb      	ldr	r3, [r7, #8]
 8004414:	f003 0301 	and.w	r3, r3, #1
 8004418:	2b00      	cmp	r3, #0
 800441a:	f000 813f 	beq.w	800469c <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 800441e:	78fa      	ldrb	r2, [r7, #3]
 8004420:	6879      	ldr	r1, [r7, #4]
 8004422:	4613      	mov	r3, r2
 8004424:	011b      	lsls	r3, r3, #4
 8004426:	1a9b      	subs	r3, r3, r2
 8004428:	009b      	lsls	r3, r3, #2
 800442a:	440b      	add	r3, r1
 800442c:	333d      	adds	r3, #61	@ 0x3d
 800442e:	781b      	ldrb	r3, [r3, #0]
 8004430:	78fa      	ldrb	r2, [r7, #3]
 8004432:	f083 0301 	eor.w	r3, r3, #1
 8004436:	b2d8      	uxtb	r0, r3
 8004438:	6879      	ldr	r1, [r7, #4]
 800443a:	4613      	mov	r3, r2
 800443c:	011b      	lsls	r3, r3, #4
 800443e:	1a9b      	subs	r3, r3, r2
 8004440:	009b      	lsls	r3, r3, #2
 8004442:	440b      	add	r3, r1
 8004444:	333d      	adds	r3, #61	@ 0x3d
 8004446:	4602      	mov	r2, r0
 8004448:	701a      	strb	r2, [r3, #0]
 800444a:	e127      	b.n	800469c <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800444c:	78fa      	ldrb	r2, [r7, #3]
 800444e:	6879      	ldr	r1, [r7, #4]
 8004450:	4613      	mov	r3, r2
 8004452:	011b      	lsls	r3, r3, #4
 8004454:	1a9b      	subs	r3, r3, r2
 8004456:	009b      	lsls	r3, r3, #2
 8004458:	440b      	add	r3, r1
 800445a:	334d      	adds	r3, #77	@ 0x4d
 800445c:	781b      	ldrb	r3, [r3, #0]
 800445e:	2b03      	cmp	r3, #3
 8004460:	d120      	bne.n	80044a4 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004462:	78fa      	ldrb	r2, [r7, #3]
 8004464:	6879      	ldr	r1, [r7, #4]
 8004466:	4613      	mov	r3, r2
 8004468:	011b      	lsls	r3, r3, #4
 800446a:	1a9b      	subs	r3, r3, r2
 800446c:	009b      	lsls	r3, r3, #2
 800446e:	440b      	add	r3, r1
 8004470:	334d      	adds	r3, #77	@ 0x4d
 8004472:	2202      	movs	r2, #2
 8004474:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004476:	78fa      	ldrb	r2, [r7, #3]
 8004478:	6879      	ldr	r1, [r7, #4]
 800447a:	4613      	mov	r3, r2
 800447c:	011b      	lsls	r3, r3, #4
 800447e:	1a9b      	subs	r3, r3, r2
 8004480:	009b      	lsls	r3, r3, #2
 8004482:	440b      	add	r3, r1
 8004484:	331b      	adds	r3, #27
 8004486:	781b      	ldrb	r3, [r3, #0]
 8004488:	2b01      	cmp	r3, #1
 800448a:	f040 8107 	bne.w	800469c <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800448e:	78fa      	ldrb	r2, [r7, #3]
 8004490:	6879      	ldr	r1, [r7, #4]
 8004492:	4613      	mov	r3, r2
 8004494:	011b      	lsls	r3, r3, #4
 8004496:	1a9b      	subs	r3, r3, r2
 8004498:	009b      	lsls	r3, r3, #2
 800449a:	440b      	add	r3, r1
 800449c:	334c      	adds	r3, #76	@ 0x4c
 800449e:	2202      	movs	r2, #2
 80044a0:	701a      	strb	r2, [r3, #0]
 80044a2:	e0fb      	b.n	800469c <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80044a4:	78fa      	ldrb	r2, [r7, #3]
 80044a6:	6879      	ldr	r1, [r7, #4]
 80044a8:	4613      	mov	r3, r2
 80044aa:	011b      	lsls	r3, r3, #4
 80044ac:	1a9b      	subs	r3, r3, r2
 80044ae:	009b      	lsls	r3, r3, #2
 80044b0:	440b      	add	r3, r1
 80044b2:	334d      	adds	r3, #77	@ 0x4d
 80044b4:	781b      	ldrb	r3, [r3, #0]
 80044b6:	2b04      	cmp	r3, #4
 80044b8:	d13a      	bne.n	8004530 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80044ba:	78fa      	ldrb	r2, [r7, #3]
 80044bc:	6879      	ldr	r1, [r7, #4]
 80044be:	4613      	mov	r3, r2
 80044c0:	011b      	lsls	r3, r3, #4
 80044c2:	1a9b      	subs	r3, r3, r2
 80044c4:	009b      	lsls	r3, r3, #2
 80044c6:	440b      	add	r3, r1
 80044c8:	334d      	adds	r3, #77	@ 0x4d
 80044ca:	2202      	movs	r2, #2
 80044cc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80044ce:	78fa      	ldrb	r2, [r7, #3]
 80044d0:	6879      	ldr	r1, [r7, #4]
 80044d2:	4613      	mov	r3, r2
 80044d4:	011b      	lsls	r3, r3, #4
 80044d6:	1a9b      	subs	r3, r3, r2
 80044d8:	009b      	lsls	r3, r3, #2
 80044da:	440b      	add	r3, r1
 80044dc:	334c      	adds	r3, #76	@ 0x4c
 80044de:	2202      	movs	r2, #2
 80044e0:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80044e2:	78fa      	ldrb	r2, [r7, #3]
 80044e4:	6879      	ldr	r1, [r7, #4]
 80044e6:	4613      	mov	r3, r2
 80044e8:	011b      	lsls	r3, r3, #4
 80044ea:	1a9b      	subs	r3, r3, r2
 80044ec:	009b      	lsls	r3, r3, #2
 80044ee:	440b      	add	r3, r1
 80044f0:	331b      	adds	r3, #27
 80044f2:	781b      	ldrb	r3, [r3, #0]
 80044f4:	2b01      	cmp	r3, #1
 80044f6:	f040 80d1 	bne.w	800469c <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 80044fa:	78fa      	ldrb	r2, [r7, #3]
 80044fc:	6879      	ldr	r1, [r7, #4]
 80044fe:	4613      	mov	r3, r2
 8004500:	011b      	lsls	r3, r3, #4
 8004502:	1a9b      	subs	r3, r3, r2
 8004504:	009b      	lsls	r3, r3, #2
 8004506:	440b      	add	r3, r1
 8004508:	331b      	adds	r3, #27
 800450a:	2200      	movs	r2, #0
 800450c:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800450e:	78fb      	ldrb	r3, [r7, #3]
 8004510:	015a      	lsls	r2, r3, #5
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	4413      	add	r3, r2
 8004516:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	78fa      	ldrb	r2, [r7, #3]
 800451e:	0151      	lsls	r1, r2, #5
 8004520:	693a      	ldr	r2, [r7, #16]
 8004522:	440a      	add	r2, r1
 8004524:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004528:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800452c:	6053      	str	r3, [r2, #4]
 800452e:	e0b5      	b.n	800469c <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004530:	78fa      	ldrb	r2, [r7, #3]
 8004532:	6879      	ldr	r1, [r7, #4]
 8004534:	4613      	mov	r3, r2
 8004536:	011b      	lsls	r3, r3, #4
 8004538:	1a9b      	subs	r3, r3, r2
 800453a:	009b      	lsls	r3, r3, #2
 800453c:	440b      	add	r3, r1
 800453e:	334d      	adds	r3, #77	@ 0x4d
 8004540:	781b      	ldrb	r3, [r3, #0]
 8004542:	2b05      	cmp	r3, #5
 8004544:	d114      	bne.n	8004570 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004546:	78fa      	ldrb	r2, [r7, #3]
 8004548:	6879      	ldr	r1, [r7, #4]
 800454a:	4613      	mov	r3, r2
 800454c:	011b      	lsls	r3, r3, #4
 800454e:	1a9b      	subs	r3, r3, r2
 8004550:	009b      	lsls	r3, r3, #2
 8004552:	440b      	add	r3, r1
 8004554:	334d      	adds	r3, #77	@ 0x4d
 8004556:	2202      	movs	r2, #2
 8004558:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 800455a:	78fa      	ldrb	r2, [r7, #3]
 800455c:	6879      	ldr	r1, [r7, #4]
 800455e:	4613      	mov	r3, r2
 8004560:	011b      	lsls	r3, r3, #4
 8004562:	1a9b      	subs	r3, r3, r2
 8004564:	009b      	lsls	r3, r3, #2
 8004566:	440b      	add	r3, r1
 8004568:	334c      	adds	r3, #76	@ 0x4c
 800456a:	2202      	movs	r2, #2
 800456c:	701a      	strb	r2, [r3, #0]
 800456e:	e095      	b.n	800469c <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004570:	78fa      	ldrb	r2, [r7, #3]
 8004572:	6879      	ldr	r1, [r7, #4]
 8004574:	4613      	mov	r3, r2
 8004576:	011b      	lsls	r3, r3, #4
 8004578:	1a9b      	subs	r3, r3, r2
 800457a:	009b      	lsls	r3, r3, #2
 800457c:	440b      	add	r3, r1
 800457e:	334d      	adds	r3, #77	@ 0x4d
 8004580:	781b      	ldrb	r3, [r3, #0]
 8004582:	2b06      	cmp	r3, #6
 8004584:	d114      	bne.n	80045b0 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004586:	78fa      	ldrb	r2, [r7, #3]
 8004588:	6879      	ldr	r1, [r7, #4]
 800458a:	4613      	mov	r3, r2
 800458c:	011b      	lsls	r3, r3, #4
 800458e:	1a9b      	subs	r3, r3, r2
 8004590:	009b      	lsls	r3, r3, #2
 8004592:	440b      	add	r3, r1
 8004594:	334d      	adds	r3, #77	@ 0x4d
 8004596:	2202      	movs	r2, #2
 8004598:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 800459a:	78fa      	ldrb	r2, [r7, #3]
 800459c:	6879      	ldr	r1, [r7, #4]
 800459e:	4613      	mov	r3, r2
 80045a0:	011b      	lsls	r3, r3, #4
 80045a2:	1a9b      	subs	r3, r3, r2
 80045a4:	009b      	lsls	r3, r3, #2
 80045a6:	440b      	add	r3, r1
 80045a8:	334c      	adds	r3, #76	@ 0x4c
 80045aa:	2205      	movs	r2, #5
 80045ac:	701a      	strb	r2, [r3, #0]
 80045ae:	e075      	b.n	800469c <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80045b0:	78fa      	ldrb	r2, [r7, #3]
 80045b2:	6879      	ldr	r1, [r7, #4]
 80045b4:	4613      	mov	r3, r2
 80045b6:	011b      	lsls	r3, r3, #4
 80045b8:	1a9b      	subs	r3, r3, r2
 80045ba:	009b      	lsls	r3, r3, #2
 80045bc:	440b      	add	r3, r1
 80045be:	334d      	adds	r3, #77	@ 0x4d
 80045c0:	781b      	ldrb	r3, [r3, #0]
 80045c2:	2b07      	cmp	r3, #7
 80045c4:	d00a      	beq.n	80045dc <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80045c6:	78fa      	ldrb	r2, [r7, #3]
 80045c8:	6879      	ldr	r1, [r7, #4]
 80045ca:	4613      	mov	r3, r2
 80045cc:	011b      	lsls	r3, r3, #4
 80045ce:	1a9b      	subs	r3, r3, r2
 80045d0:	009b      	lsls	r3, r3, #2
 80045d2:	440b      	add	r3, r1
 80045d4:	334d      	adds	r3, #77	@ 0x4d
 80045d6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80045d8:	2b09      	cmp	r3, #9
 80045da:	d170      	bne.n	80046be <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80045dc:	78fa      	ldrb	r2, [r7, #3]
 80045de:	6879      	ldr	r1, [r7, #4]
 80045e0:	4613      	mov	r3, r2
 80045e2:	011b      	lsls	r3, r3, #4
 80045e4:	1a9b      	subs	r3, r3, r2
 80045e6:	009b      	lsls	r3, r3, #2
 80045e8:	440b      	add	r3, r1
 80045ea:	334d      	adds	r3, #77	@ 0x4d
 80045ec:	2202      	movs	r2, #2
 80045ee:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80045f0:	78fa      	ldrb	r2, [r7, #3]
 80045f2:	6879      	ldr	r1, [r7, #4]
 80045f4:	4613      	mov	r3, r2
 80045f6:	011b      	lsls	r3, r3, #4
 80045f8:	1a9b      	subs	r3, r3, r2
 80045fa:	009b      	lsls	r3, r3, #2
 80045fc:	440b      	add	r3, r1
 80045fe:	3344      	adds	r3, #68	@ 0x44
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	1c59      	adds	r1, r3, #1
 8004604:	6878      	ldr	r0, [r7, #4]
 8004606:	4613      	mov	r3, r2
 8004608:	011b      	lsls	r3, r3, #4
 800460a:	1a9b      	subs	r3, r3, r2
 800460c:	009b      	lsls	r3, r3, #2
 800460e:	4403      	add	r3, r0
 8004610:	3344      	adds	r3, #68	@ 0x44
 8004612:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004614:	78fa      	ldrb	r2, [r7, #3]
 8004616:	6879      	ldr	r1, [r7, #4]
 8004618:	4613      	mov	r3, r2
 800461a:	011b      	lsls	r3, r3, #4
 800461c:	1a9b      	subs	r3, r3, r2
 800461e:	009b      	lsls	r3, r3, #2
 8004620:	440b      	add	r3, r1
 8004622:	3344      	adds	r3, #68	@ 0x44
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	2b02      	cmp	r3, #2
 8004628:	d914      	bls.n	8004654 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800462a:	78fa      	ldrb	r2, [r7, #3]
 800462c:	6879      	ldr	r1, [r7, #4]
 800462e:	4613      	mov	r3, r2
 8004630:	011b      	lsls	r3, r3, #4
 8004632:	1a9b      	subs	r3, r3, r2
 8004634:	009b      	lsls	r3, r3, #2
 8004636:	440b      	add	r3, r1
 8004638:	3344      	adds	r3, #68	@ 0x44
 800463a:	2200      	movs	r2, #0
 800463c:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800463e:	78fa      	ldrb	r2, [r7, #3]
 8004640:	6879      	ldr	r1, [r7, #4]
 8004642:	4613      	mov	r3, r2
 8004644:	011b      	lsls	r3, r3, #4
 8004646:	1a9b      	subs	r3, r3, r2
 8004648:	009b      	lsls	r3, r3, #2
 800464a:	440b      	add	r3, r1
 800464c:	334c      	adds	r3, #76	@ 0x4c
 800464e:	2204      	movs	r2, #4
 8004650:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004652:	e022      	b.n	800469a <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004654:	78fa      	ldrb	r2, [r7, #3]
 8004656:	6879      	ldr	r1, [r7, #4]
 8004658:	4613      	mov	r3, r2
 800465a:	011b      	lsls	r3, r3, #4
 800465c:	1a9b      	subs	r3, r3, r2
 800465e:	009b      	lsls	r3, r3, #2
 8004660:	440b      	add	r3, r1
 8004662:	334c      	adds	r3, #76	@ 0x4c
 8004664:	2202      	movs	r2, #2
 8004666:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004668:	78fb      	ldrb	r3, [r7, #3]
 800466a:	015a      	lsls	r2, r3, #5
 800466c:	693b      	ldr	r3, [r7, #16]
 800466e:	4413      	add	r3, r2
 8004670:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800467e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004686:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004688:	78fb      	ldrb	r3, [r7, #3]
 800468a:	015a      	lsls	r2, r3, #5
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	4413      	add	r3, r2
 8004690:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004694:	461a      	mov	r2, r3
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800469a:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800469c:	78fa      	ldrb	r2, [r7, #3]
 800469e:	6879      	ldr	r1, [r7, #4]
 80046a0:	4613      	mov	r3, r2
 80046a2:	011b      	lsls	r3, r3, #4
 80046a4:	1a9b      	subs	r3, r3, r2
 80046a6:	009b      	lsls	r3, r3, #2
 80046a8:	440b      	add	r3, r1
 80046aa:	334c      	adds	r3, #76	@ 0x4c
 80046ac:	781a      	ldrb	r2, [r3, #0]
 80046ae:	78fb      	ldrb	r3, [r7, #3]
 80046b0:	4619      	mov	r1, r3
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	f006 f8f2 	bl	800a89c <HAL_HCD_HC_NotifyURBChange_Callback>
 80046b8:	e002      	b.n	80046c0 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 80046ba:	bf00      	nop
 80046bc:	e000      	b.n	80046c0 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 80046be:	bf00      	nop
  }
}
 80046c0:	3718      	adds	r7, #24
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}

080046c6 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80046c6:	b580      	push	{r7, lr}
 80046c8:	b08a      	sub	sp, #40	@ 0x28
 80046ca:	af00      	add	r7, sp, #0
 80046cc:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046d6:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	6a1b      	ldr	r3, [r3, #32]
 80046de:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80046e0:	69fb      	ldr	r3, [r7, #28]
 80046e2:	f003 030f 	and.w	r3, r3, #15
 80046e6:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80046e8:	69fb      	ldr	r3, [r7, #28]
 80046ea:	0c5b      	lsrs	r3, r3, #17
 80046ec:	f003 030f 	and.w	r3, r3, #15
 80046f0:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80046f2:	69fb      	ldr	r3, [r7, #28]
 80046f4:	091b      	lsrs	r3, r3, #4
 80046f6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80046fa:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80046fc:	697b      	ldr	r3, [r7, #20]
 80046fe:	2b02      	cmp	r3, #2
 8004700:	d004      	beq.n	800470c <HCD_RXQLVL_IRQHandler+0x46>
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	2b05      	cmp	r3, #5
 8004706:	f000 80b6 	beq.w	8004876 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800470a:	e0b7      	b.n	800487c <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 800470c:	693b      	ldr	r3, [r7, #16]
 800470e:	2b00      	cmp	r3, #0
 8004710:	f000 80b3 	beq.w	800487a <HCD_RXQLVL_IRQHandler+0x1b4>
 8004714:	6879      	ldr	r1, [r7, #4]
 8004716:	69ba      	ldr	r2, [r7, #24]
 8004718:	4613      	mov	r3, r2
 800471a:	011b      	lsls	r3, r3, #4
 800471c:	1a9b      	subs	r3, r3, r2
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	440b      	add	r3, r1
 8004722:	332c      	adds	r3, #44	@ 0x2c
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	2b00      	cmp	r3, #0
 8004728:	f000 80a7 	beq.w	800487a <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 800472c:	6879      	ldr	r1, [r7, #4]
 800472e:	69ba      	ldr	r2, [r7, #24]
 8004730:	4613      	mov	r3, r2
 8004732:	011b      	lsls	r3, r3, #4
 8004734:	1a9b      	subs	r3, r3, r2
 8004736:	009b      	lsls	r3, r3, #2
 8004738:	440b      	add	r3, r1
 800473a:	3338      	adds	r3, #56	@ 0x38
 800473c:	681a      	ldr	r2, [r3, #0]
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	18d1      	adds	r1, r2, r3
 8004742:	6878      	ldr	r0, [r7, #4]
 8004744:	69ba      	ldr	r2, [r7, #24]
 8004746:	4613      	mov	r3, r2
 8004748:	011b      	lsls	r3, r3, #4
 800474a:	1a9b      	subs	r3, r3, r2
 800474c:	009b      	lsls	r3, r3, #2
 800474e:	4403      	add	r3, r0
 8004750:	3334      	adds	r3, #52	@ 0x34
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4299      	cmp	r1, r3
 8004756:	f200 8083 	bhi.w	8004860 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6818      	ldr	r0, [r3, #0]
 800475e:	6879      	ldr	r1, [r7, #4]
 8004760:	69ba      	ldr	r2, [r7, #24]
 8004762:	4613      	mov	r3, r2
 8004764:	011b      	lsls	r3, r3, #4
 8004766:	1a9b      	subs	r3, r3, r2
 8004768:	009b      	lsls	r3, r3, #2
 800476a:	440b      	add	r3, r1
 800476c:	332c      	adds	r3, #44	@ 0x2c
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	693a      	ldr	r2, [r7, #16]
 8004772:	b292      	uxth	r2, r2
 8004774:	4619      	mov	r1, r3
 8004776:	f002 ff1d 	bl	80075b4 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 800477a:	6879      	ldr	r1, [r7, #4]
 800477c:	69ba      	ldr	r2, [r7, #24]
 800477e:	4613      	mov	r3, r2
 8004780:	011b      	lsls	r3, r3, #4
 8004782:	1a9b      	subs	r3, r3, r2
 8004784:	009b      	lsls	r3, r3, #2
 8004786:	440b      	add	r3, r1
 8004788:	332c      	adds	r3, #44	@ 0x2c
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	693b      	ldr	r3, [r7, #16]
 800478e:	18d1      	adds	r1, r2, r3
 8004790:	6878      	ldr	r0, [r7, #4]
 8004792:	69ba      	ldr	r2, [r7, #24]
 8004794:	4613      	mov	r3, r2
 8004796:	011b      	lsls	r3, r3, #4
 8004798:	1a9b      	subs	r3, r3, r2
 800479a:	009b      	lsls	r3, r3, #2
 800479c:	4403      	add	r3, r0
 800479e:	332c      	adds	r3, #44	@ 0x2c
 80047a0:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 80047a2:	6879      	ldr	r1, [r7, #4]
 80047a4:	69ba      	ldr	r2, [r7, #24]
 80047a6:	4613      	mov	r3, r2
 80047a8:	011b      	lsls	r3, r3, #4
 80047aa:	1a9b      	subs	r3, r3, r2
 80047ac:	009b      	lsls	r3, r3, #2
 80047ae:	440b      	add	r3, r1
 80047b0:	3338      	adds	r3, #56	@ 0x38
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	693b      	ldr	r3, [r7, #16]
 80047b6:	18d1      	adds	r1, r2, r3
 80047b8:	6878      	ldr	r0, [r7, #4]
 80047ba:	69ba      	ldr	r2, [r7, #24]
 80047bc:	4613      	mov	r3, r2
 80047be:	011b      	lsls	r3, r3, #4
 80047c0:	1a9b      	subs	r3, r3, r2
 80047c2:	009b      	lsls	r3, r3, #2
 80047c4:	4403      	add	r3, r0
 80047c6:	3338      	adds	r3, #56	@ 0x38
 80047c8:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80047ca:	69bb      	ldr	r3, [r7, #24]
 80047cc:	015a      	lsls	r2, r3, #5
 80047ce:	6a3b      	ldr	r3, [r7, #32]
 80047d0:	4413      	add	r3, r2
 80047d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80047d6:	691b      	ldr	r3, [r3, #16]
 80047d8:	0cdb      	lsrs	r3, r3, #19
 80047da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80047de:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80047e0:	6879      	ldr	r1, [r7, #4]
 80047e2:	69ba      	ldr	r2, [r7, #24]
 80047e4:	4613      	mov	r3, r2
 80047e6:	011b      	lsls	r3, r3, #4
 80047e8:	1a9b      	subs	r3, r3, r2
 80047ea:	009b      	lsls	r3, r3, #2
 80047ec:	440b      	add	r3, r1
 80047ee:	3328      	adds	r3, #40	@ 0x28
 80047f0:	881b      	ldrh	r3, [r3, #0]
 80047f2:	461a      	mov	r2, r3
 80047f4:	693b      	ldr	r3, [r7, #16]
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d13f      	bne.n	800487a <HCD_RXQLVL_IRQHandler+0x1b4>
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d03c      	beq.n	800487a <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8004800:	69bb      	ldr	r3, [r7, #24]
 8004802:	015a      	lsls	r2, r3, #5
 8004804:	6a3b      	ldr	r3, [r7, #32]
 8004806:	4413      	add	r3, r2
 8004808:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004816:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800481e:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8004820:	69bb      	ldr	r3, [r7, #24]
 8004822:	015a      	lsls	r2, r3, #5
 8004824:	6a3b      	ldr	r3, [r7, #32]
 8004826:	4413      	add	r3, r2
 8004828:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800482c:	461a      	mov	r2, r3
 800482e:	68bb      	ldr	r3, [r7, #8]
 8004830:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8004832:	6879      	ldr	r1, [r7, #4]
 8004834:	69ba      	ldr	r2, [r7, #24]
 8004836:	4613      	mov	r3, r2
 8004838:	011b      	lsls	r3, r3, #4
 800483a:	1a9b      	subs	r3, r3, r2
 800483c:	009b      	lsls	r3, r3, #2
 800483e:	440b      	add	r3, r1
 8004840:	333c      	adds	r3, #60	@ 0x3c
 8004842:	781b      	ldrb	r3, [r3, #0]
 8004844:	f083 0301 	eor.w	r3, r3, #1
 8004848:	b2d8      	uxtb	r0, r3
 800484a:	6879      	ldr	r1, [r7, #4]
 800484c:	69ba      	ldr	r2, [r7, #24]
 800484e:	4613      	mov	r3, r2
 8004850:	011b      	lsls	r3, r3, #4
 8004852:	1a9b      	subs	r3, r3, r2
 8004854:	009b      	lsls	r3, r3, #2
 8004856:	440b      	add	r3, r1
 8004858:	333c      	adds	r3, #60	@ 0x3c
 800485a:	4602      	mov	r2, r0
 800485c:	701a      	strb	r2, [r3, #0]
      break;
 800485e:	e00c      	b.n	800487a <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8004860:	6879      	ldr	r1, [r7, #4]
 8004862:	69ba      	ldr	r2, [r7, #24]
 8004864:	4613      	mov	r3, r2
 8004866:	011b      	lsls	r3, r3, #4
 8004868:	1a9b      	subs	r3, r3, r2
 800486a:	009b      	lsls	r3, r3, #2
 800486c:	440b      	add	r3, r1
 800486e:	334c      	adds	r3, #76	@ 0x4c
 8004870:	2204      	movs	r2, #4
 8004872:	701a      	strb	r2, [r3, #0]
      break;
 8004874:	e001      	b.n	800487a <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8004876:	bf00      	nop
 8004878:	e000      	b.n	800487c <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 800487a:	bf00      	nop
  }
}
 800487c:	bf00      	nop
 800487e:	3728      	adds	r7, #40	@ 0x28
 8004880:	46bd      	mov	sp, r7
 8004882:	bd80      	pop	{r7, pc}

08004884 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b086      	sub	sp, #24
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004892:	697b      	ldr	r3, [r7, #20]
 8004894:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004896:	693b      	ldr	r3, [r7, #16]
 8004898:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80048aa:	68bb      	ldr	r3, [r7, #8]
 80048ac:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80048b0:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	f003 0302 	and.w	r3, r3, #2
 80048b8:	2b02      	cmp	r3, #2
 80048ba:	d10b      	bne.n	80048d4 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	f003 0301 	and.w	r3, r3, #1
 80048c2:	2b01      	cmp	r3, #1
 80048c4:	d102      	bne.n	80048cc <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80048c6:	6878      	ldr	r0, [r7, #4]
 80048c8:	f005 ffcc 	bl	800a864 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	f043 0302 	orr.w	r3, r3, #2
 80048d2:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	f003 0308 	and.w	r3, r3, #8
 80048da:	2b08      	cmp	r3, #8
 80048dc:	d132      	bne.n	8004944 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80048de:	68bb      	ldr	r3, [r7, #8]
 80048e0:	f043 0308 	orr.w	r3, r3, #8
 80048e4:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	f003 0304 	and.w	r3, r3, #4
 80048ec:	2b04      	cmp	r3, #4
 80048ee:	d126      	bne.n	800493e <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	7a5b      	ldrb	r3, [r3, #9]
 80048f4:	2b02      	cmp	r3, #2
 80048f6:	d113      	bne.n	8004920 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 80048fe:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004902:	d106      	bne.n	8004912 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	2102      	movs	r1, #2
 800490a:	4618      	mov	r0, r3
 800490c:	f002 ffe8 	bl	80078e0 <USB_InitFSLSPClkSel>
 8004910:	e011      	b.n	8004936 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	2101      	movs	r1, #1
 8004918:	4618      	mov	r0, r3
 800491a:	f002 ffe1 	bl	80078e0 <USB_InitFSLSPClkSel>
 800491e:	e00a      	b.n	8004936 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	79db      	ldrb	r3, [r3, #7]
 8004924:	2b01      	cmp	r3, #1
 8004926:	d106      	bne.n	8004936 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8004928:	693b      	ldr	r3, [r7, #16]
 800492a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800492e:	461a      	mov	r2, r3
 8004930:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8004934:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8004936:	6878      	ldr	r0, [r7, #4]
 8004938:	f005 ffbe 	bl	800a8b8 <HAL_HCD_PortEnabled_Callback>
 800493c:	e002      	b.n	8004944 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800493e:	6878      	ldr	r0, [r7, #4]
 8004940:	f005 ffc8 	bl	800a8d4 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	f003 0320 	and.w	r3, r3, #32
 800494a:	2b20      	cmp	r3, #32
 800494c:	d103      	bne.n	8004956 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800494e:	68bb      	ldr	r3, [r7, #8]
 8004950:	f043 0320 	orr.w	r3, r3, #32
 8004954:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8004956:	693b      	ldr	r3, [r7, #16]
 8004958:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800495c:	461a      	mov	r2, r3
 800495e:	68bb      	ldr	r3, [r7, #8]
 8004960:	6013      	str	r3, [r2, #0]
}
 8004962:	bf00      	nop
 8004964:	3718      	adds	r7, #24
 8004966:	46bd      	mov	sp, r7
 8004968:	bd80      	pop	{r7, pc}
	...

0800496c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b084      	sub	sp, #16
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d101      	bne.n	800497e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	e12b      	b.n	8004bd6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004984:	b2db      	uxtb	r3, r3
 8004986:	2b00      	cmp	r3, #0
 8004988:	d106      	bne.n	8004998 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2200      	movs	r2, #0
 800498e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004992:	6878      	ldr	r0, [r7, #4]
 8004994:	f7fc faf6 	bl	8000f84 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2224      	movs	r2, #36	@ 0x24
 800499c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	681a      	ldr	r2, [r3, #0]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f022 0201 	bic.w	r2, r2, #1
 80049ae:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	681a      	ldr	r2, [r3, #0]
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80049be:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	681a      	ldr	r2, [r3, #0]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80049ce:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80049d0:	f001 fa20 	bl	8005e14 <HAL_RCC_GetPCLK1Freq>
 80049d4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	4a81      	ldr	r2, [pc, #516]	@ (8004be0 <HAL_I2C_Init+0x274>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d807      	bhi.n	80049f0 <HAL_I2C_Init+0x84>
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	4a80      	ldr	r2, [pc, #512]	@ (8004be4 <HAL_I2C_Init+0x278>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	bf94      	ite	ls
 80049e8:	2301      	movls	r3, #1
 80049ea:	2300      	movhi	r3, #0
 80049ec:	b2db      	uxtb	r3, r3
 80049ee:	e006      	b.n	80049fe <HAL_I2C_Init+0x92>
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	4a7d      	ldr	r2, [pc, #500]	@ (8004be8 <HAL_I2C_Init+0x27c>)
 80049f4:	4293      	cmp	r3, r2
 80049f6:	bf94      	ite	ls
 80049f8:	2301      	movls	r3, #1
 80049fa:	2300      	movhi	r3, #0
 80049fc:	b2db      	uxtb	r3, r3
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d001      	beq.n	8004a06 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	e0e7      	b.n	8004bd6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	4a78      	ldr	r2, [pc, #480]	@ (8004bec <HAL_I2C_Init+0x280>)
 8004a0a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a0e:	0c9b      	lsrs	r3, r3, #18
 8004a10:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	68ba      	ldr	r2, [r7, #8]
 8004a22:	430a      	orrs	r2, r1
 8004a24:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	6a1b      	ldr	r3, [r3, #32]
 8004a2c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	4a6a      	ldr	r2, [pc, #424]	@ (8004be0 <HAL_I2C_Init+0x274>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d802      	bhi.n	8004a40 <HAL_I2C_Init+0xd4>
 8004a3a:	68bb      	ldr	r3, [r7, #8]
 8004a3c:	3301      	adds	r3, #1
 8004a3e:	e009      	b.n	8004a54 <HAL_I2C_Init+0xe8>
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004a46:	fb02 f303 	mul.w	r3, r2, r3
 8004a4a:	4a69      	ldr	r2, [pc, #420]	@ (8004bf0 <HAL_I2C_Init+0x284>)
 8004a4c:	fba2 2303 	umull	r2, r3, r2, r3
 8004a50:	099b      	lsrs	r3, r3, #6
 8004a52:	3301      	adds	r3, #1
 8004a54:	687a      	ldr	r2, [r7, #4]
 8004a56:	6812      	ldr	r2, [r2, #0]
 8004a58:	430b      	orrs	r3, r1
 8004a5a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	69db      	ldr	r3, [r3, #28]
 8004a62:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004a66:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	495c      	ldr	r1, [pc, #368]	@ (8004be0 <HAL_I2C_Init+0x274>)
 8004a70:	428b      	cmp	r3, r1
 8004a72:	d819      	bhi.n	8004aa8 <HAL_I2C_Init+0x13c>
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	1e59      	subs	r1, r3, #1
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	005b      	lsls	r3, r3, #1
 8004a7e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a82:	1c59      	adds	r1, r3, #1
 8004a84:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004a88:	400b      	ands	r3, r1
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d00a      	beq.n	8004aa4 <HAL_I2C_Init+0x138>
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	1e59      	subs	r1, r3, #1
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	005b      	lsls	r3, r3, #1
 8004a98:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a9c:	3301      	adds	r3, #1
 8004a9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004aa2:	e051      	b.n	8004b48 <HAL_I2C_Init+0x1dc>
 8004aa4:	2304      	movs	r3, #4
 8004aa6:	e04f      	b.n	8004b48 <HAL_I2C_Init+0x1dc>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	689b      	ldr	r3, [r3, #8]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d111      	bne.n	8004ad4 <HAL_I2C_Init+0x168>
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	1e58      	subs	r0, r3, #1
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6859      	ldr	r1, [r3, #4]
 8004ab8:	460b      	mov	r3, r1
 8004aba:	005b      	lsls	r3, r3, #1
 8004abc:	440b      	add	r3, r1
 8004abe:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ac2:	3301      	adds	r3, #1
 8004ac4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	bf0c      	ite	eq
 8004acc:	2301      	moveq	r3, #1
 8004ace:	2300      	movne	r3, #0
 8004ad0:	b2db      	uxtb	r3, r3
 8004ad2:	e012      	b.n	8004afa <HAL_I2C_Init+0x18e>
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	1e58      	subs	r0, r3, #1
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6859      	ldr	r1, [r3, #4]
 8004adc:	460b      	mov	r3, r1
 8004ade:	009b      	lsls	r3, r3, #2
 8004ae0:	440b      	add	r3, r1
 8004ae2:	0099      	lsls	r1, r3, #2
 8004ae4:	440b      	add	r3, r1
 8004ae6:	fbb0 f3f3 	udiv	r3, r0, r3
 8004aea:	3301      	adds	r3, #1
 8004aec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	bf0c      	ite	eq
 8004af4:	2301      	moveq	r3, #1
 8004af6:	2300      	movne	r3, #0
 8004af8:	b2db      	uxtb	r3, r3
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d001      	beq.n	8004b02 <HAL_I2C_Init+0x196>
 8004afe:	2301      	movs	r3, #1
 8004b00:	e022      	b.n	8004b48 <HAL_I2C_Init+0x1dc>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	689b      	ldr	r3, [r3, #8]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d10e      	bne.n	8004b28 <HAL_I2C_Init+0x1bc>
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	1e58      	subs	r0, r3, #1
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6859      	ldr	r1, [r3, #4]
 8004b12:	460b      	mov	r3, r1
 8004b14:	005b      	lsls	r3, r3, #1
 8004b16:	440b      	add	r3, r1
 8004b18:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b1c:	3301      	adds	r3, #1
 8004b1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b22:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004b26:	e00f      	b.n	8004b48 <HAL_I2C_Init+0x1dc>
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	1e58      	subs	r0, r3, #1
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6859      	ldr	r1, [r3, #4]
 8004b30:	460b      	mov	r3, r1
 8004b32:	009b      	lsls	r3, r3, #2
 8004b34:	440b      	add	r3, r1
 8004b36:	0099      	lsls	r1, r3, #2
 8004b38:	440b      	add	r3, r1
 8004b3a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b3e:	3301      	adds	r3, #1
 8004b40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b44:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004b48:	6879      	ldr	r1, [r7, #4]
 8004b4a:	6809      	ldr	r1, [r1, #0]
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	69da      	ldr	r2, [r3, #28]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6a1b      	ldr	r3, [r3, #32]
 8004b62:	431a      	orrs	r2, r3
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	430a      	orrs	r2, r1
 8004b6a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	689b      	ldr	r3, [r3, #8]
 8004b72:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004b76:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004b7a:	687a      	ldr	r2, [r7, #4]
 8004b7c:	6911      	ldr	r1, [r2, #16]
 8004b7e:	687a      	ldr	r2, [r7, #4]
 8004b80:	68d2      	ldr	r2, [r2, #12]
 8004b82:	4311      	orrs	r1, r2
 8004b84:	687a      	ldr	r2, [r7, #4]
 8004b86:	6812      	ldr	r2, [r2, #0]
 8004b88:	430b      	orrs	r3, r1
 8004b8a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	68db      	ldr	r3, [r3, #12]
 8004b92:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	695a      	ldr	r2, [r3, #20]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	699b      	ldr	r3, [r3, #24]
 8004b9e:	431a      	orrs	r2, r3
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	430a      	orrs	r2, r1
 8004ba6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	681a      	ldr	r2, [r3, #0]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f042 0201 	orr.w	r2, r2, #1
 8004bb6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2220      	movs	r2, #32
 8004bc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004bd4:	2300      	movs	r3, #0
}
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	3710      	adds	r7, #16
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bd80      	pop	{r7, pc}
 8004bde:	bf00      	nop
 8004be0:	000186a0 	.word	0x000186a0
 8004be4:	001e847f 	.word	0x001e847f
 8004be8:	003d08ff 	.word	0x003d08ff
 8004bec:	431bde83 	.word	0x431bde83
 8004bf0:	10624dd3 	.word	0x10624dd3

08004bf4 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b088      	sub	sp, #32
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d101      	bne.n	8004c06 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8004c02:	2301      	movs	r3, #1
 8004c04:	e128      	b.n	8004e58 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c0c:	b2db      	uxtb	r3, r3
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d109      	bne.n	8004c26 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2200      	movs	r2, #0
 8004c16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	4a90      	ldr	r2, [pc, #576]	@ (8004e60 <HAL_I2S_Init+0x26c>)
 8004c1e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8004c20:	6878      	ldr	r0, [r7, #4]
 8004c22:	f7fc f9f7 	bl	8001014 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2202      	movs	r2, #2
 8004c2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	69db      	ldr	r3, [r3, #28]
 8004c34:	687a      	ldr	r2, [r7, #4]
 8004c36:	6812      	ldr	r2, [r2, #0]
 8004c38:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004c3c:	f023 030f 	bic.w	r3, r3, #15
 8004c40:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	2202      	movs	r2, #2
 8004c48:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	695b      	ldr	r3, [r3, #20]
 8004c4e:	2b02      	cmp	r3, #2
 8004c50:	d060      	beq.n	8004d14 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	68db      	ldr	r3, [r3, #12]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d102      	bne.n	8004c60 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8004c5a:	2310      	movs	r3, #16
 8004c5c:	617b      	str	r3, [r7, #20]
 8004c5e:	e001      	b.n	8004c64 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8004c60:	2320      	movs	r3, #32
 8004c62:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	689b      	ldr	r3, [r3, #8]
 8004c68:	2b20      	cmp	r3, #32
 8004c6a:	d802      	bhi.n	8004c72 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8004c6c:	697b      	ldr	r3, [r7, #20]
 8004c6e:	005b      	lsls	r3, r3, #1
 8004c70:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8004c72:	2001      	movs	r0, #1
 8004c74:	f001 f9d8 	bl	8006028 <HAL_RCCEx_GetPeriphCLKFreq>
 8004c78:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	691b      	ldr	r3, [r3, #16]
 8004c7e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c82:	d125      	bne.n	8004cd0 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	68db      	ldr	r3, [r3, #12]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d010      	beq.n	8004cae <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004c8c:	697b      	ldr	r3, [r7, #20]
 8004c8e:	009b      	lsls	r3, r3, #2
 8004c90:	68fa      	ldr	r2, [r7, #12]
 8004c92:	fbb2 f2f3 	udiv	r2, r2, r3
 8004c96:	4613      	mov	r3, r2
 8004c98:	009b      	lsls	r3, r3, #2
 8004c9a:	4413      	add	r3, r2
 8004c9c:	005b      	lsls	r3, r3, #1
 8004c9e:	461a      	mov	r2, r3
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	695b      	ldr	r3, [r3, #20]
 8004ca4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ca8:	3305      	adds	r3, #5
 8004caa:	613b      	str	r3, [r7, #16]
 8004cac:	e01f      	b.n	8004cee <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	00db      	lsls	r3, r3, #3
 8004cb2:	68fa      	ldr	r2, [r7, #12]
 8004cb4:	fbb2 f2f3 	udiv	r2, r2, r3
 8004cb8:	4613      	mov	r3, r2
 8004cba:	009b      	lsls	r3, r3, #2
 8004cbc:	4413      	add	r3, r2
 8004cbe:	005b      	lsls	r3, r3, #1
 8004cc0:	461a      	mov	r2, r3
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	695b      	ldr	r3, [r3, #20]
 8004cc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cca:	3305      	adds	r3, #5
 8004ccc:	613b      	str	r3, [r7, #16]
 8004cce:	e00e      	b.n	8004cee <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004cd0:	68fa      	ldr	r2, [r7, #12]
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	fbb2 f2f3 	udiv	r2, r2, r3
 8004cd8:	4613      	mov	r3, r2
 8004cda:	009b      	lsls	r3, r3, #2
 8004cdc:	4413      	add	r3, r2
 8004cde:	005b      	lsls	r3, r3, #1
 8004ce0:	461a      	mov	r2, r3
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	695b      	ldr	r3, [r3, #20]
 8004ce6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cea:	3305      	adds	r3, #5
 8004cec:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8004cee:	693b      	ldr	r3, [r7, #16]
 8004cf0:	4a5c      	ldr	r2, [pc, #368]	@ (8004e64 <HAL_I2S_Init+0x270>)
 8004cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8004cf6:	08db      	lsrs	r3, r3, #3
 8004cf8:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8004cfa:	693b      	ldr	r3, [r7, #16]
 8004cfc:	f003 0301 	and.w	r3, r3, #1
 8004d00:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8004d02:	693a      	ldr	r2, [r7, #16]
 8004d04:	69bb      	ldr	r3, [r7, #24]
 8004d06:	1ad3      	subs	r3, r2, r3
 8004d08:	085b      	lsrs	r3, r3, #1
 8004d0a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8004d0c:	69bb      	ldr	r3, [r7, #24]
 8004d0e:	021b      	lsls	r3, r3, #8
 8004d10:	61bb      	str	r3, [r7, #24]
 8004d12:	e003      	b.n	8004d1c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8004d14:	2302      	movs	r3, #2
 8004d16:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8004d18:	2300      	movs	r3, #0
 8004d1a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8004d1c:	69fb      	ldr	r3, [r7, #28]
 8004d1e:	2b01      	cmp	r3, #1
 8004d20:	d902      	bls.n	8004d28 <HAL_I2S_Init+0x134>
 8004d22:	69fb      	ldr	r3, [r7, #28]
 8004d24:	2bff      	cmp	r3, #255	@ 0xff
 8004d26:	d907      	bls.n	8004d38 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d2c:	f043 0210 	orr.w	r2, r3, #16
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8004d34:	2301      	movs	r3, #1
 8004d36:	e08f      	b.n	8004e58 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	691a      	ldr	r2, [r3, #16]
 8004d3c:	69bb      	ldr	r3, [r7, #24]
 8004d3e:	ea42 0103 	orr.w	r1, r2, r3
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	69fa      	ldr	r2, [r7, #28]
 8004d48:	430a      	orrs	r2, r1
 8004d4a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	69db      	ldr	r3, [r3, #28]
 8004d52:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004d56:	f023 030f 	bic.w	r3, r3, #15
 8004d5a:	687a      	ldr	r2, [r7, #4]
 8004d5c:	6851      	ldr	r1, [r2, #4]
 8004d5e:	687a      	ldr	r2, [r7, #4]
 8004d60:	6892      	ldr	r2, [r2, #8]
 8004d62:	4311      	orrs	r1, r2
 8004d64:	687a      	ldr	r2, [r7, #4]
 8004d66:	68d2      	ldr	r2, [r2, #12]
 8004d68:	4311      	orrs	r1, r2
 8004d6a:	687a      	ldr	r2, [r7, #4]
 8004d6c:	6992      	ldr	r2, [r2, #24]
 8004d6e:	430a      	orrs	r2, r1
 8004d70:	431a      	orrs	r2, r3
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d7a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6a1b      	ldr	r3, [r3, #32]
 8004d80:	2b01      	cmp	r3, #1
 8004d82:	d161      	bne.n	8004e48 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	4a38      	ldr	r2, [pc, #224]	@ (8004e68 <HAL_I2S_Init+0x274>)
 8004d88:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4a37      	ldr	r2, [pc, #220]	@ (8004e6c <HAL_I2S_Init+0x278>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d101      	bne.n	8004d98 <HAL_I2S_Init+0x1a4>
 8004d94:	4b36      	ldr	r3, [pc, #216]	@ (8004e70 <HAL_I2S_Init+0x27c>)
 8004d96:	e001      	b.n	8004d9c <HAL_I2S_Init+0x1a8>
 8004d98:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004d9c:	69db      	ldr	r3, [r3, #28]
 8004d9e:	687a      	ldr	r2, [r7, #4]
 8004da0:	6812      	ldr	r2, [r2, #0]
 8004da2:	4932      	ldr	r1, [pc, #200]	@ (8004e6c <HAL_I2S_Init+0x278>)
 8004da4:	428a      	cmp	r2, r1
 8004da6:	d101      	bne.n	8004dac <HAL_I2S_Init+0x1b8>
 8004da8:	4a31      	ldr	r2, [pc, #196]	@ (8004e70 <HAL_I2S_Init+0x27c>)
 8004daa:	e001      	b.n	8004db0 <HAL_I2S_Init+0x1bc>
 8004dac:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8004db0:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004db4:	f023 030f 	bic.w	r3, r3, #15
 8004db8:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4a2b      	ldr	r2, [pc, #172]	@ (8004e6c <HAL_I2S_Init+0x278>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d101      	bne.n	8004dc8 <HAL_I2S_Init+0x1d4>
 8004dc4:	4b2a      	ldr	r3, [pc, #168]	@ (8004e70 <HAL_I2S_Init+0x27c>)
 8004dc6:	e001      	b.n	8004dcc <HAL_I2S_Init+0x1d8>
 8004dc8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004dcc:	2202      	movs	r2, #2
 8004dce:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a25      	ldr	r2, [pc, #148]	@ (8004e6c <HAL_I2S_Init+0x278>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d101      	bne.n	8004dde <HAL_I2S_Init+0x1ea>
 8004dda:	4b25      	ldr	r3, [pc, #148]	@ (8004e70 <HAL_I2S_Init+0x27c>)
 8004ddc:	e001      	b.n	8004de2 <HAL_I2S_Init+0x1ee>
 8004dde:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004de2:	69db      	ldr	r3, [r3, #28]
 8004de4:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	685b      	ldr	r3, [r3, #4]
 8004dea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004dee:	d003      	beq.n	8004df8 <HAL_I2S_Init+0x204>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d103      	bne.n	8004e00 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8004df8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004dfc:	613b      	str	r3, [r7, #16]
 8004dfe:	e001      	b.n	8004e04 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8004e00:	2300      	movs	r3, #0
 8004e02:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8004e04:	693b      	ldr	r3, [r7, #16]
 8004e06:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	68db      	ldr	r3, [r3, #12]
 8004e16:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	699b      	ldr	r3, [r3, #24]
 8004e20:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004e22:	4313      	orrs	r3, r2
 8004e24:	b29a      	uxth	r2, r3
 8004e26:	897b      	ldrh	r3, [r7, #10]
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	b29b      	uxth	r3, r3
 8004e2c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004e30:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	4a0d      	ldr	r2, [pc, #52]	@ (8004e6c <HAL_I2S_Init+0x278>)
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d101      	bne.n	8004e40 <HAL_I2S_Init+0x24c>
 8004e3c:	4b0c      	ldr	r3, [pc, #48]	@ (8004e70 <HAL_I2S_Init+0x27c>)
 8004e3e:	e001      	b.n	8004e44 <HAL_I2S_Init+0x250>
 8004e40:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004e44:	897a      	ldrh	r2, [r7, #10]
 8004e46:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2201      	movs	r2, #1
 8004e52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8004e56:	2300      	movs	r3, #0
}
 8004e58:	4618      	mov	r0, r3
 8004e5a:	3720      	adds	r7, #32
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	bd80      	pop	{r7, pc}
 8004e60:	08004f6b 	.word	0x08004f6b
 8004e64:	cccccccd 	.word	0xcccccccd
 8004e68:	08005081 	.word	0x08005081
 8004e6c:	40003800 	.word	0x40003800
 8004e70:	40003400 	.word	0x40003400

08004e74 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b083      	sub	sp, #12
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8004e7c:	bf00      	nop
 8004e7e:	370c      	adds	r7, #12
 8004e80:	46bd      	mov	sp, r7
 8004e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e86:	4770      	bx	lr

08004e88 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b083      	sub	sp, #12
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8004e90:	bf00      	nop
 8004e92:	370c      	adds	r7, #12
 8004e94:	46bd      	mov	sp, r7
 8004e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9a:	4770      	bx	lr

08004e9c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b083      	sub	sp, #12
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8004ea4:	bf00      	nop
 8004ea6:	370c      	adds	r7, #12
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eae:	4770      	bx	lr

08004eb0 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b082      	sub	sp, #8
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ebc:	881a      	ldrh	r2, [r3, #0]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ec8:	1c9a      	adds	r2, r3, #2
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ed2:	b29b      	uxth	r3, r3
 8004ed4:	3b01      	subs	r3, #1
 8004ed6:	b29a      	uxth	r2, r3
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ee0:	b29b      	uxth	r3, r3
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d10e      	bne.n	8004f04 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	685a      	ldr	r2, [r3, #4]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004ef4:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2201      	movs	r2, #1
 8004efa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8004efe:	6878      	ldr	r0, [r7, #4]
 8004f00:	f7ff ffb8 	bl	8004e74 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004f04:	bf00      	nop
 8004f06:	3708      	adds	r7, #8
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	bd80      	pop	{r7, pc}

08004f0c <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b082      	sub	sp, #8
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	68da      	ldr	r2, [r3, #12]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f1e:	b292      	uxth	r2, r2
 8004f20:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f26:	1c9a      	adds	r2, r3, #2
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004f30:	b29b      	uxth	r3, r3
 8004f32:	3b01      	subs	r3, #1
 8004f34:	b29a      	uxth	r2, r3
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004f3e:	b29b      	uxth	r3, r3
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d10e      	bne.n	8004f62 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	685a      	ldr	r2, [r3, #4]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004f52:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2201      	movs	r2, #1
 8004f58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8004f5c:	6878      	ldr	r0, [r7, #4]
 8004f5e:	f7ff ff93 	bl	8004e88 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004f62:	bf00      	nop
 8004f64:	3708      	adds	r7, #8
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bd80      	pop	{r7, pc}

08004f6a <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004f6a:	b580      	push	{r7, lr}
 8004f6c:	b086      	sub	sp, #24
 8004f6e:	af00      	add	r7, sp, #0
 8004f70:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	689b      	ldr	r3, [r3, #8]
 8004f78:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f80:	b2db      	uxtb	r3, r3
 8004f82:	2b04      	cmp	r3, #4
 8004f84:	d13a      	bne.n	8004ffc <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8004f86:	697b      	ldr	r3, [r7, #20]
 8004f88:	f003 0301 	and.w	r3, r3, #1
 8004f8c:	2b01      	cmp	r3, #1
 8004f8e:	d109      	bne.n	8004fa4 <I2S_IRQHandler+0x3a>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	685b      	ldr	r3, [r3, #4]
 8004f96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f9a:	2b40      	cmp	r3, #64	@ 0x40
 8004f9c:	d102      	bne.n	8004fa4 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8004f9e:	6878      	ldr	r0, [r7, #4]
 8004fa0:	f7ff ffb4 	bl	8004f0c <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004faa:	2b40      	cmp	r3, #64	@ 0x40
 8004fac:	d126      	bne.n	8004ffc <I2S_IRQHandler+0x92>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	f003 0320 	and.w	r3, r3, #32
 8004fb8:	2b20      	cmp	r3, #32
 8004fba:	d11f      	bne.n	8004ffc <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	685a      	ldr	r2, [r3, #4]
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004fca:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004fcc:	2300      	movs	r3, #0
 8004fce:	613b      	str	r3, [r7, #16]
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	68db      	ldr	r3, [r3, #12]
 8004fd6:	613b      	str	r3, [r7, #16]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	689b      	ldr	r3, [r3, #8]
 8004fde:	613b      	str	r3, [r7, #16]
 8004fe0:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2201      	movs	r2, #1
 8004fe6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fee:	f043 0202 	orr.w	r2, r3, #2
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004ff6:	6878      	ldr	r0, [r7, #4]
 8004ff8:	f7ff ff50 	bl	8004e9c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005002:	b2db      	uxtb	r3, r3
 8005004:	2b03      	cmp	r3, #3
 8005006:	d136      	bne.n	8005076 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8005008:	697b      	ldr	r3, [r7, #20]
 800500a:	f003 0302 	and.w	r3, r3, #2
 800500e:	2b02      	cmp	r3, #2
 8005010:	d109      	bne.n	8005026 <I2S_IRQHandler+0xbc>
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800501c:	2b80      	cmp	r3, #128	@ 0x80
 800501e:	d102      	bne.n	8005026 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8005020:	6878      	ldr	r0, [r7, #4]
 8005022:	f7ff ff45 	bl	8004eb0 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005026:	697b      	ldr	r3, [r7, #20]
 8005028:	f003 0308 	and.w	r3, r3, #8
 800502c:	2b08      	cmp	r3, #8
 800502e:	d122      	bne.n	8005076 <I2S_IRQHandler+0x10c>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	f003 0320 	and.w	r3, r3, #32
 800503a:	2b20      	cmp	r3, #32
 800503c:	d11b      	bne.n	8005076 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	685a      	ldr	r2, [r3, #4]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800504c:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800504e:	2300      	movs	r3, #0
 8005050:	60fb      	str	r3, [r7, #12]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	60fb      	str	r3, [r7, #12]
 800505a:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2201      	movs	r2, #1
 8005060:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005068:	f043 0204 	orr.w	r2, r3, #4
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005070:	6878      	ldr	r0, [r7, #4]
 8005072:	f7ff ff13 	bl	8004e9c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005076:	bf00      	nop
 8005078:	3718      	adds	r7, #24
 800507a:	46bd      	mov	sp, r7
 800507c:	bd80      	pop	{r7, pc}
	...

08005080 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b088      	sub	sp, #32
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	689b      	ldr	r3, [r3, #8]
 800508e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4a92      	ldr	r2, [pc, #584]	@ (80052e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d101      	bne.n	800509e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800509a:	4b92      	ldr	r3, [pc, #584]	@ (80052e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800509c:	e001      	b.n	80050a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800509e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80050a2:	689b      	ldr	r3, [r3, #8]
 80050a4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	685b      	ldr	r3, [r3, #4]
 80050ac:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4a8b      	ldr	r2, [pc, #556]	@ (80052e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80050b4:	4293      	cmp	r3, r2
 80050b6:	d101      	bne.n	80050bc <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80050b8:	4b8a      	ldr	r3, [pc, #552]	@ (80052e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80050ba:	e001      	b.n	80050c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80050bc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80050c0:	685b      	ldr	r3, [r3, #4]
 80050c2:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	685b      	ldr	r3, [r3, #4]
 80050c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050cc:	d004      	beq.n	80050d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	f040 8099 	bne.w	800520a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80050d8:	69fb      	ldr	r3, [r7, #28]
 80050da:	f003 0302 	and.w	r3, r3, #2
 80050de:	2b02      	cmp	r3, #2
 80050e0:	d107      	bne.n	80050f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d002      	beq.n	80050f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80050ec:	6878      	ldr	r0, [r7, #4]
 80050ee:	f000 f925 	bl	800533c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80050f2:	69bb      	ldr	r3, [r7, #24]
 80050f4:	f003 0301 	and.w	r3, r3, #1
 80050f8:	2b01      	cmp	r3, #1
 80050fa:	d107      	bne.n	800510c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80050fc:	693b      	ldr	r3, [r7, #16]
 80050fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005102:	2b00      	cmp	r3, #0
 8005104:	d002      	beq.n	800510c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8005106:	6878      	ldr	r0, [r7, #4]
 8005108:	f000 f9c8 	bl	800549c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800510c:	69bb      	ldr	r3, [r7, #24]
 800510e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005112:	2b40      	cmp	r3, #64	@ 0x40
 8005114:	d13a      	bne.n	800518c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8005116:	693b      	ldr	r3, [r7, #16]
 8005118:	f003 0320 	and.w	r3, r3, #32
 800511c:	2b00      	cmp	r3, #0
 800511e:	d035      	beq.n	800518c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a6e      	ldr	r2, [pc, #440]	@ (80052e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d101      	bne.n	800512e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800512a:	4b6e      	ldr	r3, [pc, #440]	@ (80052e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800512c:	e001      	b.n	8005132 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800512e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005132:	685a      	ldr	r2, [r3, #4]
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4969      	ldr	r1, [pc, #420]	@ (80052e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800513a:	428b      	cmp	r3, r1
 800513c:	d101      	bne.n	8005142 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800513e:	4b69      	ldr	r3, [pc, #420]	@ (80052e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005140:	e001      	b.n	8005146 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8005142:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005146:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800514a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	685a      	ldr	r2, [r3, #4]
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800515a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800515c:	2300      	movs	r3, #0
 800515e:	60fb      	str	r3, [r7, #12]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	68db      	ldr	r3, [r3, #12]
 8005166:	60fb      	str	r3, [r7, #12]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	689b      	ldr	r3, [r3, #8]
 800516e:	60fb      	str	r3, [r7, #12]
 8005170:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2201      	movs	r2, #1
 8005176:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800517e:	f043 0202 	orr.w	r2, r3, #2
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005186:	6878      	ldr	r0, [r7, #4]
 8005188:	f7ff fe88 	bl	8004e9c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800518c:	69fb      	ldr	r3, [r7, #28]
 800518e:	f003 0308 	and.w	r3, r3, #8
 8005192:	2b08      	cmp	r3, #8
 8005194:	f040 80c3 	bne.w	800531e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8005198:	697b      	ldr	r3, [r7, #20]
 800519a:	f003 0320 	and.w	r3, r3, #32
 800519e:	2b00      	cmp	r3, #0
 80051a0:	f000 80bd 	beq.w	800531e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	685a      	ldr	r2, [r3, #4]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80051b2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4a49      	ldr	r2, [pc, #292]	@ (80052e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d101      	bne.n	80051c2 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80051be:	4b49      	ldr	r3, [pc, #292]	@ (80052e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80051c0:	e001      	b.n	80051c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80051c2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80051c6:	685a      	ldr	r2, [r3, #4]
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4944      	ldr	r1, [pc, #272]	@ (80052e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80051ce:	428b      	cmp	r3, r1
 80051d0:	d101      	bne.n	80051d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80051d2:	4b44      	ldr	r3, [pc, #272]	@ (80052e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80051d4:	e001      	b.n	80051da <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80051d6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80051da:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80051de:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80051e0:	2300      	movs	r3, #0
 80051e2:	60bb      	str	r3, [r7, #8]
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	689b      	ldr	r3, [r3, #8]
 80051ea:	60bb      	str	r3, [r7, #8]
 80051ec:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2201      	movs	r2, #1
 80051f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051fa:	f043 0204 	orr.w	r2, r3, #4
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005202:	6878      	ldr	r0, [r7, #4]
 8005204:	f7ff fe4a 	bl	8004e9c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005208:	e089      	b.n	800531e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800520a:	69bb      	ldr	r3, [r7, #24]
 800520c:	f003 0302 	and.w	r3, r3, #2
 8005210:	2b02      	cmp	r3, #2
 8005212:	d107      	bne.n	8005224 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8005214:	693b      	ldr	r3, [r7, #16]
 8005216:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800521a:	2b00      	cmp	r3, #0
 800521c:	d002      	beq.n	8005224 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800521e:	6878      	ldr	r0, [r7, #4]
 8005220:	f000 f8be 	bl	80053a0 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8005224:	69fb      	ldr	r3, [r7, #28]
 8005226:	f003 0301 	and.w	r3, r3, #1
 800522a:	2b01      	cmp	r3, #1
 800522c:	d107      	bne.n	800523e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005234:	2b00      	cmp	r3, #0
 8005236:	d002      	beq.n	800523e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8005238:	6878      	ldr	r0, [r7, #4]
 800523a:	f000 f8fd 	bl	8005438 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800523e:	69fb      	ldr	r3, [r7, #28]
 8005240:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005244:	2b40      	cmp	r3, #64	@ 0x40
 8005246:	d12f      	bne.n	80052a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8005248:	697b      	ldr	r3, [r7, #20]
 800524a:	f003 0320 	and.w	r3, r3, #32
 800524e:	2b00      	cmp	r3, #0
 8005250:	d02a      	beq.n	80052a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	685a      	ldr	r2, [r3, #4]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005260:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	4a1e      	ldr	r2, [pc, #120]	@ (80052e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005268:	4293      	cmp	r3, r2
 800526a:	d101      	bne.n	8005270 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800526c:	4b1d      	ldr	r3, [pc, #116]	@ (80052e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800526e:	e001      	b.n	8005274 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8005270:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005274:	685a      	ldr	r2, [r3, #4]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	4919      	ldr	r1, [pc, #100]	@ (80052e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800527c:	428b      	cmp	r3, r1
 800527e:	d101      	bne.n	8005284 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8005280:	4b18      	ldr	r3, [pc, #96]	@ (80052e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005282:	e001      	b.n	8005288 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8005284:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005288:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800528c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2201      	movs	r2, #1
 8005292:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800529a:	f043 0202 	orr.w	r2, r3, #2
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	f7ff fdfa 	bl	8004e9c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80052a8:	69bb      	ldr	r3, [r7, #24]
 80052aa:	f003 0308 	and.w	r3, r3, #8
 80052ae:	2b08      	cmp	r3, #8
 80052b0:	d136      	bne.n	8005320 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	f003 0320 	and.w	r3, r3, #32
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d031      	beq.n	8005320 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	4a07      	ldr	r2, [pc, #28]	@ (80052e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80052c2:	4293      	cmp	r3, r2
 80052c4:	d101      	bne.n	80052ca <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80052c6:	4b07      	ldr	r3, [pc, #28]	@ (80052e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80052c8:	e001      	b.n	80052ce <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80052ca:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80052ce:	685a      	ldr	r2, [r3, #4]
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	4902      	ldr	r1, [pc, #8]	@ (80052e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80052d6:	428b      	cmp	r3, r1
 80052d8:	d106      	bne.n	80052e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80052da:	4b02      	ldr	r3, [pc, #8]	@ (80052e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80052dc:	e006      	b.n	80052ec <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80052de:	bf00      	nop
 80052e0:	40003800 	.word	0x40003800
 80052e4:	40003400 	.word	0x40003400
 80052e8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80052ec:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80052f0:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	685a      	ldr	r2, [r3, #4]
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005300:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2201      	movs	r2, #1
 8005306:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800530e:	f043 0204 	orr.w	r2, r3, #4
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005316:	6878      	ldr	r0, [r7, #4]
 8005318:	f7ff fdc0 	bl	8004e9c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800531c:	e000      	b.n	8005320 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800531e:	bf00      	nop
}
 8005320:	bf00      	nop
 8005322:	3720      	adds	r7, #32
 8005324:	46bd      	mov	sp, r7
 8005326:	bd80      	pop	{r7, pc}

08005328 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005328:	b480      	push	{r7}
 800532a:	b083      	sub	sp, #12
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8005330:	bf00      	nop
 8005332:	370c      	adds	r7, #12
 8005334:	46bd      	mov	sp, r7
 8005336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533a:	4770      	bx	lr

0800533c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b082      	sub	sp, #8
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005348:	1c99      	adds	r1, r3, #2
 800534a:	687a      	ldr	r2, [r7, #4]
 800534c:	6251      	str	r1, [r2, #36]	@ 0x24
 800534e:	881a      	ldrh	r2, [r3, #0]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800535a:	b29b      	uxth	r3, r3
 800535c:	3b01      	subs	r3, #1
 800535e:	b29a      	uxth	r2, r3
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005368:	b29b      	uxth	r3, r3
 800536a:	2b00      	cmp	r3, #0
 800536c:	d113      	bne.n	8005396 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	685a      	ldr	r2, [r3, #4]
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800537c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005382:	b29b      	uxth	r3, r3
 8005384:	2b00      	cmp	r3, #0
 8005386:	d106      	bne.n	8005396 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2201      	movs	r2, #1
 800538c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005390:	6878      	ldr	r0, [r7, #4]
 8005392:	f7ff ffc9 	bl	8005328 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005396:	bf00      	nop
 8005398:	3708      	adds	r7, #8
 800539a:	46bd      	mov	sp, r7
 800539c:	bd80      	pop	{r7, pc}
	...

080053a0 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b082      	sub	sp, #8
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ac:	1c99      	adds	r1, r3, #2
 80053ae:	687a      	ldr	r2, [r7, #4]
 80053b0:	6251      	str	r1, [r2, #36]	@ 0x24
 80053b2:	8819      	ldrh	r1, [r3, #0]
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	4a1d      	ldr	r2, [pc, #116]	@ (8005430 <I2SEx_TxISR_I2SExt+0x90>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d101      	bne.n	80053c2 <I2SEx_TxISR_I2SExt+0x22>
 80053be:	4b1d      	ldr	r3, [pc, #116]	@ (8005434 <I2SEx_TxISR_I2SExt+0x94>)
 80053c0:	e001      	b.n	80053c6 <I2SEx_TxISR_I2SExt+0x26>
 80053c2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80053c6:	460a      	mov	r2, r1
 80053c8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053ce:	b29b      	uxth	r3, r3
 80053d0:	3b01      	subs	r3, #1
 80053d2:	b29a      	uxth	r2, r3
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053dc:	b29b      	uxth	r3, r3
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d121      	bne.n	8005426 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4a12      	ldr	r2, [pc, #72]	@ (8005430 <I2SEx_TxISR_I2SExt+0x90>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d101      	bne.n	80053f0 <I2SEx_TxISR_I2SExt+0x50>
 80053ec:	4b11      	ldr	r3, [pc, #68]	@ (8005434 <I2SEx_TxISR_I2SExt+0x94>)
 80053ee:	e001      	b.n	80053f4 <I2SEx_TxISR_I2SExt+0x54>
 80053f0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80053f4:	685a      	ldr	r2, [r3, #4]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	490d      	ldr	r1, [pc, #52]	@ (8005430 <I2SEx_TxISR_I2SExt+0x90>)
 80053fc:	428b      	cmp	r3, r1
 80053fe:	d101      	bne.n	8005404 <I2SEx_TxISR_I2SExt+0x64>
 8005400:	4b0c      	ldr	r3, [pc, #48]	@ (8005434 <I2SEx_TxISR_I2SExt+0x94>)
 8005402:	e001      	b.n	8005408 <I2SEx_TxISR_I2SExt+0x68>
 8005404:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005408:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800540c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005412:	b29b      	uxth	r3, r3
 8005414:	2b00      	cmp	r3, #0
 8005416:	d106      	bne.n	8005426 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2201      	movs	r2, #1
 800541c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005420:	6878      	ldr	r0, [r7, #4]
 8005422:	f7ff ff81 	bl	8005328 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005426:	bf00      	nop
 8005428:	3708      	adds	r7, #8
 800542a:	46bd      	mov	sp, r7
 800542c:	bd80      	pop	{r7, pc}
 800542e:	bf00      	nop
 8005430:	40003800 	.word	0x40003800
 8005434:	40003400 	.word	0x40003400

08005438 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b082      	sub	sp, #8
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	68d8      	ldr	r0, [r3, #12]
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800544a:	1c99      	adds	r1, r3, #2
 800544c:	687a      	ldr	r2, [r7, #4]
 800544e:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8005450:	b282      	uxth	r2, r0
 8005452:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005458:	b29b      	uxth	r3, r3
 800545a:	3b01      	subs	r3, #1
 800545c:	b29a      	uxth	r2, r3
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005466:	b29b      	uxth	r3, r3
 8005468:	2b00      	cmp	r3, #0
 800546a:	d113      	bne.n	8005494 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	685a      	ldr	r2, [r3, #4]
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800547a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005480:	b29b      	uxth	r3, r3
 8005482:	2b00      	cmp	r3, #0
 8005484:	d106      	bne.n	8005494 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2201      	movs	r2, #1
 800548a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800548e:	6878      	ldr	r0, [r7, #4]
 8005490:	f7ff ff4a 	bl	8005328 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005494:	bf00      	nop
 8005496:	3708      	adds	r7, #8
 8005498:	46bd      	mov	sp, r7
 800549a:	bd80      	pop	{r7, pc}

0800549c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b082      	sub	sp, #8
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4a20      	ldr	r2, [pc, #128]	@ (800552c <I2SEx_RxISR_I2SExt+0x90>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d101      	bne.n	80054b2 <I2SEx_RxISR_I2SExt+0x16>
 80054ae:	4b20      	ldr	r3, [pc, #128]	@ (8005530 <I2SEx_RxISR_I2SExt+0x94>)
 80054b0:	e001      	b.n	80054b6 <I2SEx_RxISR_I2SExt+0x1a>
 80054b2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80054b6:	68d8      	ldr	r0, [r3, #12]
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054bc:	1c99      	adds	r1, r3, #2
 80054be:	687a      	ldr	r2, [r7, #4]
 80054c0:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80054c2:	b282      	uxth	r2, r0
 80054c4:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80054ca:	b29b      	uxth	r3, r3
 80054cc:	3b01      	subs	r3, #1
 80054ce:	b29a      	uxth	r2, r3
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80054d8:	b29b      	uxth	r3, r3
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d121      	bne.n	8005522 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	4a12      	ldr	r2, [pc, #72]	@ (800552c <I2SEx_RxISR_I2SExt+0x90>)
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d101      	bne.n	80054ec <I2SEx_RxISR_I2SExt+0x50>
 80054e8:	4b11      	ldr	r3, [pc, #68]	@ (8005530 <I2SEx_RxISR_I2SExt+0x94>)
 80054ea:	e001      	b.n	80054f0 <I2SEx_RxISR_I2SExt+0x54>
 80054ec:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80054f0:	685a      	ldr	r2, [r3, #4]
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	490d      	ldr	r1, [pc, #52]	@ (800552c <I2SEx_RxISR_I2SExt+0x90>)
 80054f8:	428b      	cmp	r3, r1
 80054fa:	d101      	bne.n	8005500 <I2SEx_RxISR_I2SExt+0x64>
 80054fc:	4b0c      	ldr	r3, [pc, #48]	@ (8005530 <I2SEx_RxISR_I2SExt+0x94>)
 80054fe:	e001      	b.n	8005504 <I2SEx_RxISR_I2SExt+0x68>
 8005500:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005504:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005508:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800550e:	b29b      	uxth	r3, r3
 8005510:	2b00      	cmp	r3, #0
 8005512:	d106      	bne.n	8005522 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2201      	movs	r2, #1
 8005518:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800551c:	6878      	ldr	r0, [r7, #4]
 800551e:	f7ff ff03 	bl	8005328 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005522:	bf00      	nop
 8005524:	3708      	adds	r7, #8
 8005526:	46bd      	mov	sp, r7
 8005528:	bd80      	pop	{r7, pc}
 800552a:	bf00      	nop
 800552c:	40003800 	.word	0x40003800
 8005530:	40003400 	.word	0x40003400

08005534 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b086      	sub	sp, #24
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d101      	bne.n	8005546 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005542:	2301      	movs	r3, #1
 8005544:	e267      	b.n	8005a16 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f003 0301 	and.w	r3, r3, #1
 800554e:	2b00      	cmp	r3, #0
 8005550:	d075      	beq.n	800563e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005552:	4b88      	ldr	r3, [pc, #544]	@ (8005774 <HAL_RCC_OscConfig+0x240>)
 8005554:	689b      	ldr	r3, [r3, #8]
 8005556:	f003 030c 	and.w	r3, r3, #12
 800555a:	2b04      	cmp	r3, #4
 800555c:	d00c      	beq.n	8005578 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800555e:	4b85      	ldr	r3, [pc, #532]	@ (8005774 <HAL_RCC_OscConfig+0x240>)
 8005560:	689b      	ldr	r3, [r3, #8]
 8005562:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005566:	2b08      	cmp	r3, #8
 8005568:	d112      	bne.n	8005590 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800556a:	4b82      	ldr	r3, [pc, #520]	@ (8005774 <HAL_RCC_OscConfig+0x240>)
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005572:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005576:	d10b      	bne.n	8005590 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005578:	4b7e      	ldr	r3, [pc, #504]	@ (8005774 <HAL_RCC_OscConfig+0x240>)
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005580:	2b00      	cmp	r3, #0
 8005582:	d05b      	beq.n	800563c <HAL_RCC_OscConfig+0x108>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	685b      	ldr	r3, [r3, #4]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d157      	bne.n	800563c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800558c:	2301      	movs	r3, #1
 800558e:	e242      	b.n	8005a16 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005598:	d106      	bne.n	80055a8 <HAL_RCC_OscConfig+0x74>
 800559a:	4b76      	ldr	r3, [pc, #472]	@ (8005774 <HAL_RCC_OscConfig+0x240>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a75      	ldr	r2, [pc, #468]	@ (8005774 <HAL_RCC_OscConfig+0x240>)
 80055a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055a4:	6013      	str	r3, [r2, #0]
 80055a6:	e01d      	b.n	80055e4 <HAL_RCC_OscConfig+0xb0>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80055b0:	d10c      	bne.n	80055cc <HAL_RCC_OscConfig+0x98>
 80055b2:	4b70      	ldr	r3, [pc, #448]	@ (8005774 <HAL_RCC_OscConfig+0x240>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	4a6f      	ldr	r2, [pc, #444]	@ (8005774 <HAL_RCC_OscConfig+0x240>)
 80055b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80055bc:	6013      	str	r3, [r2, #0]
 80055be:	4b6d      	ldr	r3, [pc, #436]	@ (8005774 <HAL_RCC_OscConfig+0x240>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	4a6c      	ldr	r2, [pc, #432]	@ (8005774 <HAL_RCC_OscConfig+0x240>)
 80055c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055c8:	6013      	str	r3, [r2, #0]
 80055ca:	e00b      	b.n	80055e4 <HAL_RCC_OscConfig+0xb0>
 80055cc:	4b69      	ldr	r3, [pc, #420]	@ (8005774 <HAL_RCC_OscConfig+0x240>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a68      	ldr	r2, [pc, #416]	@ (8005774 <HAL_RCC_OscConfig+0x240>)
 80055d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055d6:	6013      	str	r3, [r2, #0]
 80055d8:	4b66      	ldr	r3, [pc, #408]	@ (8005774 <HAL_RCC_OscConfig+0x240>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a65      	ldr	r2, [pc, #404]	@ (8005774 <HAL_RCC_OscConfig+0x240>)
 80055de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80055e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	685b      	ldr	r3, [r3, #4]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d013      	beq.n	8005614 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055ec:	f7fb ffd8 	bl	80015a0 <HAL_GetTick>
 80055f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055f2:	e008      	b.n	8005606 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80055f4:	f7fb ffd4 	bl	80015a0 <HAL_GetTick>
 80055f8:	4602      	mov	r2, r0
 80055fa:	693b      	ldr	r3, [r7, #16]
 80055fc:	1ad3      	subs	r3, r2, r3
 80055fe:	2b64      	cmp	r3, #100	@ 0x64
 8005600:	d901      	bls.n	8005606 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005602:	2303      	movs	r3, #3
 8005604:	e207      	b.n	8005a16 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005606:	4b5b      	ldr	r3, [pc, #364]	@ (8005774 <HAL_RCC_OscConfig+0x240>)
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800560e:	2b00      	cmp	r3, #0
 8005610:	d0f0      	beq.n	80055f4 <HAL_RCC_OscConfig+0xc0>
 8005612:	e014      	b.n	800563e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005614:	f7fb ffc4 	bl	80015a0 <HAL_GetTick>
 8005618:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800561a:	e008      	b.n	800562e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800561c:	f7fb ffc0 	bl	80015a0 <HAL_GetTick>
 8005620:	4602      	mov	r2, r0
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	1ad3      	subs	r3, r2, r3
 8005626:	2b64      	cmp	r3, #100	@ 0x64
 8005628:	d901      	bls.n	800562e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800562a:	2303      	movs	r3, #3
 800562c:	e1f3      	b.n	8005a16 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800562e:	4b51      	ldr	r3, [pc, #324]	@ (8005774 <HAL_RCC_OscConfig+0x240>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005636:	2b00      	cmp	r3, #0
 8005638:	d1f0      	bne.n	800561c <HAL_RCC_OscConfig+0xe8>
 800563a:	e000      	b.n	800563e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800563c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f003 0302 	and.w	r3, r3, #2
 8005646:	2b00      	cmp	r3, #0
 8005648:	d063      	beq.n	8005712 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800564a:	4b4a      	ldr	r3, [pc, #296]	@ (8005774 <HAL_RCC_OscConfig+0x240>)
 800564c:	689b      	ldr	r3, [r3, #8]
 800564e:	f003 030c 	and.w	r3, r3, #12
 8005652:	2b00      	cmp	r3, #0
 8005654:	d00b      	beq.n	800566e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005656:	4b47      	ldr	r3, [pc, #284]	@ (8005774 <HAL_RCC_OscConfig+0x240>)
 8005658:	689b      	ldr	r3, [r3, #8]
 800565a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800565e:	2b08      	cmp	r3, #8
 8005660:	d11c      	bne.n	800569c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005662:	4b44      	ldr	r3, [pc, #272]	@ (8005774 <HAL_RCC_OscConfig+0x240>)
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800566a:	2b00      	cmp	r3, #0
 800566c:	d116      	bne.n	800569c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800566e:	4b41      	ldr	r3, [pc, #260]	@ (8005774 <HAL_RCC_OscConfig+0x240>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f003 0302 	and.w	r3, r3, #2
 8005676:	2b00      	cmp	r3, #0
 8005678:	d005      	beq.n	8005686 <HAL_RCC_OscConfig+0x152>
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	68db      	ldr	r3, [r3, #12]
 800567e:	2b01      	cmp	r3, #1
 8005680:	d001      	beq.n	8005686 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005682:	2301      	movs	r3, #1
 8005684:	e1c7      	b.n	8005a16 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005686:	4b3b      	ldr	r3, [pc, #236]	@ (8005774 <HAL_RCC_OscConfig+0x240>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	691b      	ldr	r3, [r3, #16]
 8005692:	00db      	lsls	r3, r3, #3
 8005694:	4937      	ldr	r1, [pc, #220]	@ (8005774 <HAL_RCC_OscConfig+0x240>)
 8005696:	4313      	orrs	r3, r2
 8005698:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800569a:	e03a      	b.n	8005712 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	68db      	ldr	r3, [r3, #12]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d020      	beq.n	80056e6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80056a4:	4b34      	ldr	r3, [pc, #208]	@ (8005778 <HAL_RCC_OscConfig+0x244>)
 80056a6:	2201      	movs	r2, #1
 80056a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056aa:	f7fb ff79 	bl	80015a0 <HAL_GetTick>
 80056ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056b0:	e008      	b.n	80056c4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056b2:	f7fb ff75 	bl	80015a0 <HAL_GetTick>
 80056b6:	4602      	mov	r2, r0
 80056b8:	693b      	ldr	r3, [r7, #16]
 80056ba:	1ad3      	subs	r3, r2, r3
 80056bc:	2b02      	cmp	r3, #2
 80056be:	d901      	bls.n	80056c4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80056c0:	2303      	movs	r3, #3
 80056c2:	e1a8      	b.n	8005a16 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056c4:	4b2b      	ldr	r3, [pc, #172]	@ (8005774 <HAL_RCC_OscConfig+0x240>)
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f003 0302 	and.w	r3, r3, #2
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d0f0      	beq.n	80056b2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056d0:	4b28      	ldr	r3, [pc, #160]	@ (8005774 <HAL_RCC_OscConfig+0x240>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	691b      	ldr	r3, [r3, #16]
 80056dc:	00db      	lsls	r3, r3, #3
 80056de:	4925      	ldr	r1, [pc, #148]	@ (8005774 <HAL_RCC_OscConfig+0x240>)
 80056e0:	4313      	orrs	r3, r2
 80056e2:	600b      	str	r3, [r1, #0]
 80056e4:	e015      	b.n	8005712 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80056e6:	4b24      	ldr	r3, [pc, #144]	@ (8005778 <HAL_RCC_OscConfig+0x244>)
 80056e8:	2200      	movs	r2, #0
 80056ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056ec:	f7fb ff58 	bl	80015a0 <HAL_GetTick>
 80056f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80056f2:	e008      	b.n	8005706 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056f4:	f7fb ff54 	bl	80015a0 <HAL_GetTick>
 80056f8:	4602      	mov	r2, r0
 80056fa:	693b      	ldr	r3, [r7, #16]
 80056fc:	1ad3      	subs	r3, r2, r3
 80056fe:	2b02      	cmp	r3, #2
 8005700:	d901      	bls.n	8005706 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005702:	2303      	movs	r3, #3
 8005704:	e187      	b.n	8005a16 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005706:	4b1b      	ldr	r3, [pc, #108]	@ (8005774 <HAL_RCC_OscConfig+0x240>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f003 0302 	and.w	r3, r3, #2
 800570e:	2b00      	cmp	r3, #0
 8005710:	d1f0      	bne.n	80056f4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f003 0308 	and.w	r3, r3, #8
 800571a:	2b00      	cmp	r3, #0
 800571c:	d036      	beq.n	800578c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	695b      	ldr	r3, [r3, #20]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d016      	beq.n	8005754 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005726:	4b15      	ldr	r3, [pc, #84]	@ (800577c <HAL_RCC_OscConfig+0x248>)
 8005728:	2201      	movs	r2, #1
 800572a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800572c:	f7fb ff38 	bl	80015a0 <HAL_GetTick>
 8005730:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005732:	e008      	b.n	8005746 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005734:	f7fb ff34 	bl	80015a0 <HAL_GetTick>
 8005738:	4602      	mov	r2, r0
 800573a:	693b      	ldr	r3, [r7, #16]
 800573c:	1ad3      	subs	r3, r2, r3
 800573e:	2b02      	cmp	r3, #2
 8005740:	d901      	bls.n	8005746 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005742:	2303      	movs	r3, #3
 8005744:	e167      	b.n	8005a16 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005746:	4b0b      	ldr	r3, [pc, #44]	@ (8005774 <HAL_RCC_OscConfig+0x240>)
 8005748:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800574a:	f003 0302 	and.w	r3, r3, #2
 800574e:	2b00      	cmp	r3, #0
 8005750:	d0f0      	beq.n	8005734 <HAL_RCC_OscConfig+0x200>
 8005752:	e01b      	b.n	800578c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005754:	4b09      	ldr	r3, [pc, #36]	@ (800577c <HAL_RCC_OscConfig+0x248>)
 8005756:	2200      	movs	r2, #0
 8005758:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800575a:	f7fb ff21 	bl	80015a0 <HAL_GetTick>
 800575e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005760:	e00e      	b.n	8005780 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005762:	f7fb ff1d 	bl	80015a0 <HAL_GetTick>
 8005766:	4602      	mov	r2, r0
 8005768:	693b      	ldr	r3, [r7, #16]
 800576a:	1ad3      	subs	r3, r2, r3
 800576c:	2b02      	cmp	r3, #2
 800576e:	d907      	bls.n	8005780 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005770:	2303      	movs	r3, #3
 8005772:	e150      	b.n	8005a16 <HAL_RCC_OscConfig+0x4e2>
 8005774:	40023800 	.word	0x40023800
 8005778:	42470000 	.word	0x42470000
 800577c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005780:	4b88      	ldr	r3, [pc, #544]	@ (80059a4 <HAL_RCC_OscConfig+0x470>)
 8005782:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005784:	f003 0302 	and.w	r3, r3, #2
 8005788:	2b00      	cmp	r3, #0
 800578a:	d1ea      	bne.n	8005762 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f003 0304 	and.w	r3, r3, #4
 8005794:	2b00      	cmp	r3, #0
 8005796:	f000 8097 	beq.w	80058c8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800579a:	2300      	movs	r3, #0
 800579c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800579e:	4b81      	ldr	r3, [pc, #516]	@ (80059a4 <HAL_RCC_OscConfig+0x470>)
 80057a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d10f      	bne.n	80057ca <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80057aa:	2300      	movs	r3, #0
 80057ac:	60bb      	str	r3, [r7, #8]
 80057ae:	4b7d      	ldr	r3, [pc, #500]	@ (80059a4 <HAL_RCC_OscConfig+0x470>)
 80057b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057b2:	4a7c      	ldr	r2, [pc, #496]	@ (80059a4 <HAL_RCC_OscConfig+0x470>)
 80057b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80057ba:	4b7a      	ldr	r3, [pc, #488]	@ (80059a4 <HAL_RCC_OscConfig+0x470>)
 80057bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057c2:	60bb      	str	r3, [r7, #8]
 80057c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80057c6:	2301      	movs	r3, #1
 80057c8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057ca:	4b77      	ldr	r3, [pc, #476]	@ (80059a8 <HAL_RCC_OscConfig+0x474>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d118      	bne.n	8005808 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80057d6:	4b74      	ldr	r3, [pc, #464]	@ (80059a8 <HAL_RCC_OscConfig+0x474>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a73      	ldr	r2, [pc, #460]	@ (80059a8 <HAL_RCC_OscConfig+0x474>)
 80057dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80057e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80057e2:	f7fb fedd 	bl	80015a0 <HAL_GetTick>
 80057e6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057e8:	e008      	b.n	80057fc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057ea:	f7fb fed9 	bl	80015a0 <HAL_GetTick>
 80057ee:	4602      	mov	r2, r0
 80057f0:	693b      	ldr	r3, [r7, #16]
 80057f2:	1ad3      	subs	r3, r2, r3
 80057f4:	2b02      	cmp	r3, #2
 80057f6:	d901      	bls.n	80057fc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80057f8:	2303      	movs	r3, #3
 80057fa:	e10c      	b.n	8005a16 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057fc:	4b6a      	ldr	r3, [pc, #424]	@ (80059a8 <HAL_RCC_OscConfig+0x474>)
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005804:	2b00      	cmp	r3, #0
 8005806:	d0f0      	beq.n	80057ea <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	689b      	ldr	r3, [r3, #8]
 800580c:	2b01      	cmp	r3, #1
 800580e:	d106      	bne.n	800581e <HAL_RCC_OscConfig+0x2ea>
 8005810:	4b64      	ldr	r3, [pc, #400]	@ (80059a4 <HAL_RCC_OscConfig+0x470>)
 8005812:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005814:	4a63      	ldr	r2, [pc, #396]	@ (80059a4 <HAL_RCC_OscConfig+0x470>)
 8005816:	f043 0301 	orr.w	r3, r3, #1
 800581a:	6713      	str	r3, [r2, #112]	@ 0x70
 800581c:	e01c      	b.n	8005858 <HAL_RCC_OscConfig+0x324>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	689b      	ldr	r3, [r3, #8]
 8005822:	2b05      	cmp	r3, #5
 8005824:	d10c      	bne.n	8005840 <HAL_RCC_OscConfig+0x30c>
 8005826:	4b5f      	ldr	r3, [pc, #380]	@ (80059a4 <HAL_RCC_OscConfig+0x470>)
 8005828:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800582a:	4a5e      	ldr	r2, [pc, #376]	@ (80059a4 <HAL_RCC_OscConfig+0x470>)
 800582c:	f043 0304 	orr.w	r3, r3, #4
 8005830:	6713      	str	r3, [r2, #112]	@ 0x70
 8005832:	4b5c      	ldr	r3, [pc, #368]	@ (80059a4 <HAL_RCC_OscConfig+0x470>)
 8005834:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005836:	4a5b      	ldr	r2, [pc, #364]	@ (80059a4 <HAL_RCC_OscConfig+0x470>)
 8005838:	f043 0301 	orr.w	r3, r3, #1
 800583c:	6713      	str	r3, [r2, #112]	@ 0x70
 800583e:	e00b      	b.n	8005858 <HAL_RCC_OscConfig+0x324>
 8005840:	4b58      	ldr	r3, [pc, #352]	@ (80059a4 <HAL_RCC_OscConfig+0x470>)
 8005842:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005844:	4a57      	ldr	r2, [pc, #348]	@ (80059a4 <HAL_RCC_OscConfig+0x470>)
 8005846:	f023 0301 	bic.w	r3, r3, #1
 800584a:	6713      	str	r3, [r2, #112]	@ 0x70
 800584c:	4b55      	ldr	r3, [pc, #340]	@ (80059a4 <HAL_RCC_OscConfig+0x470>)
 800584e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005850:	4a54      	ldr	r2, [pc, #336]	@ (80059a4 <HAL_RCC_OscConfig+0x470>)
 8005852:	f023 0304 	bic.w	r3, r3, #4
 8005856:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	689b      	ldr	r3, [r3, #8]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d015      	beq.n	800588c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005860:	f7fb fe9e 	bl	80015a0 <HAL_GetTick>
 8005864:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005866:	e00a      	b.n	800587e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005868:	f7fb fe9a 	bl	80015a0 <HAL_GetTick>
 800586c:	4602      	mov	r2, r0
 800586e:	693b      	ldr	r3, [r7, #16]
 8005870:	1ad3      	subs	r3, r2, r3
 8005872:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005876:	4293      	cmp	r3, r2
 8005878:	d901      	bls.n	800587e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800587a:	2303      	movs	r3, #3
 800587c:	e0cb      	b.n	8005a16 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800587e:	4b49      	ldr	r3, [pc, #292]	@ (80059a4 <HAL_RCC_OscConfig+0x470>)
 8005880:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005882:	f003 0302 	and.w	r3, r3, #2
 8005886:	2b00      	cmp	r3, #0
 8005888:	d0ee      	beq.n	8005868 <HAL_RCC_OscConfig+0x334>
 800588a:	e014      	b.n	80058b6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800588c:	f7fb fe88 	bl	80015a0 <HAL_GetTick>
 8005890:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005892:	e00a      	b.n	80058aa <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005894:	f7fb fe84 	bl	80015a0 <HAL_GetTick>
 8005898:	4602      	mov	r2, r0
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	1ad3      	subs	r3, r2, r3
 800589e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d901      	bls.n	80058aa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80058a6:	2303      	movs	r3, #3
 80058a8:	e0b5      	b.n	8005a16 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80058aa:	4b3e      	ldr	r3, [pc, #248]	@ (80059a4 <HAL_RCC_OscConfig+0x470>)
 80058ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058ae:	f003 0302 	and.w	r3, r3, #2
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d1ee      	bne.n	8005894 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80058b6:	7dfb      	ldrb	r3, [r7, #23]
 80058b8:	2b01      	cmp	r3, #1
 80058ba:	d105      	bne.n	80058c8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058bc:	4b39      	ldr	r3, [pc, #228]	@ (80059a4 <HAL_RCC_OscConfig+0x470>)
 80058be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058c0:	4a38      	ldr	r2, [pc, #224]	@ (80059a4 <HAL_RCC_OscConfig+0x470>)
 80058c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80058c6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	699b      	ldr	r3, [r3, #24]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	f000 80a1 	beq.w	8005a14 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80058d2:	4b34      	ldr	r3, [pc, #208]	@ (80059a4 <HAL_RCC_OscConfig+0x470>)
 80058d4:	689b      	ldr	r3, [r3, #8]
 80058d6:	f003 030c 	and.w	r3, r3, #12
 80058da:	2b08      	cmp	r3, #8
 80058dc:	d05c      	beq.n	8005998 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	699b      	ldr	r3, [r3, #24]
 80058e2:	2b02      	cmp	r3, #2
 80058e4:	d141      	bne.n	800596a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058e6:	4b31      	ldr	r3, [pc, #196]	@ (80059ac <HAL_RCC_OscConfig+0x478>)
 80058e8:	2200      	movs	r2, #0
 80058ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058ec:	f7fb fe58 	bl	80015a0 <HAL_GetTick>
 80058f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058f2:	e008      	b.n	8005906 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058f4:	f7fb fe54 	bl	80015a0 <HAL_GetTick>
 80058f8:	4602      	mov	r2, r0
 80058fa:	693b      	ldr	r3, [r7, #16]
 80058fc:	1ad3      	subs	r3, r2, r3
 80058fe:	2b02      	cmp	r3, #2
 8005900:	d901      	bls.n	8005906 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005902:	2303      	movs	r3, #3
 8005904:	e087      	b.n	8005a16 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005906:	4b27      	ldr	r3, [pc, #156]	@ (80059a4 <HAL_RCC_OscConfig+0x470>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800590e:	2b00      	cmp	r3, #0
 8005910:	d1f0      	bne.n	80058f4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	69da      	ldr	r2, [r3, #28]
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6a1b      	ldr	r3, [r3, #32]
 800591a:	431a      	orrs	r2, r3
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005920:	019b      	lsls	r3, r3, #6
 8005922:	431a      	orrs	r2, r3
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005928:	085b      	lsrs	r3, r3, #1
 800592a:	3b01      	subs	r3, #1
 800592c:	041b      	lsls	r3, r3, #16
 800592e:	431a      	orrs	r2, r3
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005934:	061b      	lsls	r3, r3, #24
 8005936:	491b      	ldr	r1, [pc, #108]	@ (80059a4 <HAL_RCC_OscConfig+0x470>)
 8005938:	4313      	orrs	r3, r2
 800593a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800593c:	4b1b      	ldr	r3, [pc, #108]	@ (80059ac <HAL_RCC_OscConfig+0x478>)
 800593e:	2201      	movs	r2, #1
 8005940:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005942:	f7fb fe2d 	bl	80015a0 <HAL_GetTick>
 8005946:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005948:	e008      	b.n	800595c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800594a:	f7fb fe29 	bl	80015a0 <HAL_GetTick>
 800594e:	4602      	mov	r2, r0
 8005950:	693b      	ldr	r3, [r7, #16]
 8005952:	1ad3      	subs	r3, r2, r3
 8005954:	2b02      	cmp	r3, #2
 8005956:	d901      	bls.n	800595c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005958:	2303      	movs	r3, #3
 800595a:	e05c      	b.n	8005a16 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800595c:	4b11      	ldr	r3, [pc, #68]	@ (80059a4 <HAL_RCC_OscConfig+0x470>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005964:	2b00      	cmp	r3, #0
 8005966:	d0f0      	beq.n	800594a <HAL_RCC_OscConfig+0x416>
 8005968:	e054      	b.n	8005a14 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800596a:	4b10      	ldr	r3, [pc, #64]	@ (80059ac <HAL_RCC_OscConfig+0x478>)
 800596c:	2200      	movs	r2, #0
 800596e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005970:	f7fb fe16 	bl	80015a0 <HAL_GetTick>
 8005974:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005976:	e008      	b.n	800598a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005978:	f7fb fe12 	bl	80015a0 <HAL_GetTick>
 800597c:	4602      	mov	r2, r0
 800597e:	693b      	ldr	r3, [r7, #16]
 8005980:	1ad3      	subs	r3, r2, r3
 8005982:	2b02      	cmp	r3, #2
 8005984:	d901      	bls.n	800598a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005986:	2303      	movs	r3, #3
 8005988:	e045      	b.n	8005a16 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800598a:	4b06      	ldr	r3, [pc, #24]	@ (80059a4 <HAL_RCC_OscConfig+0x470>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005992:	2b00      	cmp	r3, #0
 8005994:	d1f0      	bne.n	8005978 <HAL_RCC_OscConfig+0x444>
 8005996:	e03d      	b.n	8005a14 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	699b      	ldr	r3, [r3, #24]
 800599c:	2b01      	cmp	r3, #1
 800599e:	d107      	bne.n	80059b0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80059a0:	2301      	movs	r3, #1
 80059a2:	e038      	b.n	8005a16 <HAL_RCC_OscConfig+0x4e2>
 80059a4:	40023800 	.word	0x40023800
 80059a8:	40007000 	.word	0x40007000
 80059ac:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80059b0:	4b1b      	ldr	r3, [pc, #108]	@ (8005a20 <HAL_RCC_OscConfig+0x4ec>)
 80059b2:	685b      	ldr	r3, [r3, #4]
 80059b4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	699b      	ldr	r3, [r3, #24]
 80059ba:	2b01      	cmp	r3, #1
 80059bc:	d028      	beq.n	8005a10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80059c8:	429a      	cmp	r2, r3
 80059ca:	d121      	bne.n	8005a10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80059d6:	429a      	cmp	r2, r3
 80059d8:	d11a      	bne.n	8005a10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80059da:	68fa      	ldr	r2, [r7, #12]
 80059dc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80059e0:	4013      	ands	r3, r2
 80059e2:	687a      	ldr	r2, [r7, #4]
 80059e4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80059e6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d111      	bne.n	8005a10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059f6:	085b      	lsrs	r3, r3, #1
 80059f8:	3b01      	subs	r3, #1
 80059fa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80059fc:	429a      	cmp	r2, r3
 80059fe:	d107      	bne.n	8005a10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a0a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005a0c:	429a      	cmp	r2, r3
 8005a0e:	d001      	beq.n	8005a14 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005a10:	2301      	movs	r3, #1
 8005a12:	e000      	b.n	8005a16 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005a14:	2300      	movs	r3, #0
}
 8005a16:	4618      	mov	r0, r3
 8005a18:	3718      	adds	r7, #24
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	bd80      	pop	{r7, pc}
 8005a1e:	bf00      	nop
 8005a20:	40023800 	.word	0x40023800

08005a24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b084      	sub	sp, #16
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
 8005a2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d101      	bne.n	8005a38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005a34:	2301      	movs	r3, #1
 8005a36:	e0cc      	b.n	8005bd2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005a38:	4b68      	ldr	r3, [pc, #416]	@ (8005bdc <HAL_RCC_ClockConfig+0x1b8>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f003 0307 	and.w	r3, r3, #7
 8005a40:	683a      	ldr	r2, [r7, #0]
 8005a42:	429a      	cmp	r2, r3
 8005a44:	d90c      	bls.n	8005a60 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a46:	4b65      	ldr	r3, [pc, #404]	@ (8005bdc <HAL_RCC_ClockConfig+0x1b8>)
 8005a48:	683a      	ldr	r2, [r7, #0]
 8005a4a:	b2d2      	uxtb	r2, r2
 8005a4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a4e:	4b63      	ldr	r3, [pc, #396]	@ (8005bdc <HAL_RCC_ClockConfig+0x1b8>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f003 0307 	and.w	r3, r3, #7
 8005a56:	683a      	ldr	r2, [r7, #0]
 8005a58:	429a      	cmp	r2, r3
 8005a5a:	d001      	beq.n	8005a60 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	e0b8      	b.n	8005bd2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f003 0302 	and.w	r3, r3, #2
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d020      	beq.n	8005aae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f003 0304 	and.w	r3, r3, #4
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d005      	beq.n	8005a84 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005a78:	4b59      	ldr	r3, [pc, #356]	@ (8005be0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	4a58      	ldr	r2, [pc, #352]	@ (8005be0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a7e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005a82:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f003 0308 	and.w	r3, r3, #8
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d005      	beq.n	8005a9c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005a90:	4b53      	ldr	r3, [pc, #332]	@ (8005be0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a92:	689b      	ldr	r3, [r3, #8]
 8005a94:	4a52      	ldr	r2, [pc, #328]	@ (8005be0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a96:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005a9a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a9c:	4b50      	ldr	r3, [pc, #320]	@ (8005be0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a9e:	689b      	ldr	r3, [r3, #8]
 8005aa0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	689b      	ldr	r3, [r3, #8]
 8005aa8:	494d      	ldr	r1, [pc, #308]	@ (8005be0 <HAL_RCC_ClockConfig+0x1bc>)
 8005aaa:	4313      	orrs	r3, r2
 8005aac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f003 0301 	and.w	r3, r3, #1
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d044      	beq.n	8005b44 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	685b      	ldr	r3, [r3, #4]
 8005abe:	2b01      	cmp	r3, #1
 8005ac0:	d107      	bne.n	8005ad2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ac2:	4b47      	ldr	r3, [pc, #284]	@ (8005be0 <HAL_RCC_ClockConfig+0x1bc>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d119      	bne.n	8005b02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	e07f      	b.n	8005bd2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	2b02      	cmp	r3, #2
 8005ad8:	d003      	beq.n	8005ae2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005ade:	2b03      	cmp	r3, #3
 8005ae0:	d107      	bne.n	8005af2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ae2:	4b3f      	ldr	r3, [pc, #252]	@ (8005be0 <HAL_RCC_ClockConfig+0x1bc>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d109      	bne.n	8005b02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005aee:	2301      	movs	r3, #1
 8005af0:	e06f      	b.n	8005bd2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005af2:	4b3b      	ldr	r3, [pc, #236]	@ (8005be0 <HAL_RCC_ClockConfig+0x1bc>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f003 0302 	and.w	r3, r3, #2
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d101      	bne.n	8005b02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005afe:	2301      	movs	r3, #1
 8005b00:	e067      	b.n	8005bd2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005b02:	4b37      	ldr	r3, [pc, #220]	@ (8005be0 <HAL_RCC_ClockConfig+0x1bc>)
 8005b04:	689b      	ldr	r3, [r3, #8]
 8005b06:	f023 0203 	bic.w	r2, r3, #3
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	4934      	ldr	r1, [pc, #208]	@ (8005be0 <HAL_RCC_ClockConfig+0x1bc>)
 8005b10:	4313      	orrs	r3, r2
 8005b12:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005b14:	f7fb fd44 	bl	80015a0 <HAL_GetTick>
 8005b18:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b1a:	e00a      	b.n	8005b32 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b1c:	f7fb fd40 	bl	80015a0 <HAL_GetTick>
 8005b20:	4602      	mov	r2, r0
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	1ad3      	subs	r3, r2, r3
 8005b26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d901      	bls.n	8005b32 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005b2e:	2303      	movs	r3, #3
 8005b30:	e04f      	b.n	8005bd2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b32:	4b2b      	ldr	r3, [pc, #172]	@ (8005be0 <HAL_RCC_ClockConfig+0x1bc>)
 8005b34:	689b      	ldr	r3, [r3, #8]
 8005b36:	f003 020c 	and.w	r2, r3, #12
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	009b      	lsls	r3, r3, #2
 8005b40:	429a      	cmp	r2, r3
 8005b42:	d1eb      	bne.n	8005b1c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005b44:	4b25      	ldr	r3, [pc, #148]	@ (8005bdc <HAL_RCC_ClockConfig+0x1b8>)
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f003 0307 	and.w	r3, r3, #7
 8005b4c:	683a      	ldr	r2, [r7, #0]
 8005b4e:	429a      	cmp	r2, r3
 8005b50:	d20c      	bcs.n	8005b6c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b52:	4b22      	ldr	r3, [pc, #136]	@ (8005bdc <HAL_RCC_ClockConfig+0x1b8>)
 8005b54:	683a      	ldr	r2, [r7, #0]
 8005b56:	b2d2      	uxtb	r2, r2
 8005b58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b5a:	4b20      	ldr	r3, [pc, #128]	@ (8005bdc <HAL_RCC_ClockConfig+0x1b8>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f003 0307 	and.w	r3, r3, #7
 8005b62:	683a      	ldr	r2, [r7, #0]
 8005b64:	429a      	cmp	r2, r3
 8005b66:	d001      	beq.n	8005b6c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005b68:	2301      	movs	r3, #1
 8005b6a:	e032      	b.n	8005bd2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f003 0304 	and.w	r3, r3, #4
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d008      	beq.n	8005b8a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b78:	4b19      	ldr	r3, [pc, #100]	@ (8005be0 <HAL_RCC_ClockConfig+0x1bc>)
 8005b7a:	689b      	ldr	r3, [r3, #8]
 8005b7c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	68db      	ldr	r3, [r3, #12]
 8005b84:	4916      	ldr	r1, [pc, #88]	@ (8005be0 <HAL_RCC_ClockConfig+0x1bc>)
 8005b86:	4313      	orrs	r3, r2
 8005b88:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f003 0308 	and.w	r3, r3, #8
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d009      	beq.n	8005baa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005b96:	4b12      	ldr	r3, [pc, #72]	@ (8005be0 <HAL_RCC_ClockConfig+0x1bc>)
 8005b98:	689b      	ldr	r3, [r3, #8]
 8005b9a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	691b      	ldr	r3, [r3, #16]
 8005ba2:	00db      	lsls	r3, r3, #3
 8005ba4:	490e      	ldr	r1, [pc, #56]	@ (8005be0 <HAL_RCC_ClockConfig+0x1bc>)
 8005ba6:	4313      	orrs	r3, r2
 8005ba8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005baa:	f000 f821 	bl	8005bf0 <HAL_RCC_GetSysClockFreq>
 8005bae:	4602      	mov	r2, r0
 8005bb0:	4b0b      	ldr	r3, [pc, #44]	@ (8005be0 <HAL_RCC_ClockConfig+0x1bc>)
 8005bb2:	689b      	ldr	r3, [r3, #8]
 8005bb4:	091b      	lsrs	r3, r3, #4
 8005bb6:	f003 030f 	and.w	r3, r3, #15
 8005bba:	490a      	ldr	r1, [pc, #40]	@ (8005be4 <HAL_RCC_ClockConfig+0x1c0>)
 8005bbc:	5ccb      	ldrb	r3, [r1, r3]
 8005bbe:	fa22 f303 	lsr.w	r3, r2, r3
 8005bc2:	4a09      	ldr	r2, [pc, #36]	@ (8005be8 <HAL_RCC_ClockConfig+0x1c4>)
 8005bc4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005bc6:	4b09      	ldr	r3, [pc, #36]	@ (8005bec <HAL_RCC_ClockConfig+0x1c8>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4618      	mov	r0, r3
 8005bcc:	f7fb fca4 	bl	8001518 <HAL_InitTick>

  return HAL_OK;
 8005bd0:	2300      	movs	r3, #0
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	3710      	adds	r7, #16
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd80      	pop	{r7, pc}
 8005bda:	bf00      	nop
 8005bdc:	40023c00 	.word	0x40023c00
 8005be0:	40023800 	.word	0x40023800
 8005be4:	0800b72c 	.word	0x0800b72c
 8005be8:	20000020 	.word	0x20000020
 8005bec:	20000024 	.word	0x20000024

08005bf0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005bf0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005bf4:	b094      	sub	sp, #80	@ 0x50
 8005bf6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005c00:	2300      	movs	r3, #0
 8005c02:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005c04:	2300      	movs	r3, #0
 8005c06:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005c08:	4b79      	ldr	r3, [pc, #484]	@ (8005df0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005c0a:	689b      	ldr	r3, [r3, #8]
 8005c0c:	f003 030c 	and.w	r3, r3, #12
 8005c10:	2b08      	cmp	r3, #8
 8005c12:	d00d      	beq.n	8005c30 <HAL_RCC_GetSysClockFreq+0x40>
 8005c14:	2b08      	cmp	r3, #8
 8005c16:	f200 80e1 	bhi.w	8005ddc <HAL_RCC_GetSysClockFreq+0x1ec>
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d002      	beq.n	8005c24 <HAL_RCC_GetSysClockFreq+0x34>
 8005c1e:	2b04      	cmp	r3, #4
 8005c20:	d003      	beq.n	8005c2a <HAL_RCC_GetSysClockFreq+0x3a>
 8005c22:	e0db      	b.n	8005ddc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005c24:	4b73      	ldr	r3, [pc, #460]	@ (8005df4 <HAL_RCC_GetSysClockFreq+0x204>)
 8005c26:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005c28:	e0db      	b.n	8005de2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005c2a:	4b73      	ldr	r3, [pc, #460]	@ (8005df8 <HAL_RCC_GetSysClockFreq+0x208>)
 8005c2c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005c2e:	e0d8      	b.n	8005de2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005c30:	4b6f      	ldr	r3, [pc, #444]	@ (8005df0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005c38:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005c3a:	4b6d      	ldr	r3, [pc, #436]	@ (8005df0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005c3c:	685b      	ldr	r3, [r3, #4]
 8005c3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d063      	beq.n	8005d0e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005c46:	4b6a      	ldr	r3, [pc, #424]	@ (8005df0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005c48:	685b      	ldr	r3, [r3, #4]
 8005c4a:	099b      	lsrs	r3, r3, #6
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005c50:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005c52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c58:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c5e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005c62:	4622      	mov	r2, r4
 8005c64:	462b      	mov	r3, r5
 8005c66:	f04f 0000 	mov.w	r0, #0
 8005c6a:	f04f 0100 	mov.w	r1, #0
 8005c6e:	0159      	lsls	r1, r3, #5
 8005c70:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005c74:	0150      	lsls	r0, r2, #5
 8005c76:	4602      	mov	r2, r0
 8005c78:	460b      	mov	r3, r1
 8005c7a:	4621      	mov	r1, r4
 8005c7c:	1a51      	subs	r1, r2, r1
 8005c7e:	6139      	str	r1, [r7, #16]
 8005c80:	4629      	mov	r1, r5
 8005c82:	eb63 0301 	sbc.w	r3, r3, r1
 8005c86:	617b      	str	r3, [r7, #20]
 8005c88:	f04f 0200 	mov.w	r2, #0
 8005c8c:	f04f 0300 	mov.w	r3, #0
 8005c90:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005c94:	4659      	mov	r1, fp
 8005c96:	018b      	lsls	r3, r1, #6
 8005c98:	4651      	mov	r1, sl
 8005c9a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005c9e:	4651      	mov	r1, sl
 8005ca0:	018a      	lsls	r2, r1, #6
 8005ca2:	4651      	mov	r1, sl
 8005ca4:	ebb2 0801 	subs.w	r8, r2, r1
 8005ca8:	4659      	mov	r1, fp
 8005caa:	eb63 0901 	sbc.w	r9, r3, r1
 8005cae:	f04f 0200 	mov.w	r2, #0
 8005cb2:	f04f 0300 	mov.w	r3, #0
 8005cb6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005cba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005cbe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005cc2:	4690      	mov	r8, r2
 8005cc4:	4699      	mov	r9, r3
 8005cc6:	4623      	mov	r3, r4
 8005cc8:	eb18 0303 	adds.w	r3, r8, r3
 8005ccc:	60bb      	str	r3, [r7, #8]
 8005cce:	462b      	mov	r3, r5
 8005cd0:	eb49 0303 	adc.w	r3, r9, r3
 8005cd4:	60fb      	str	r3, [r7, #12]
 8005cd6:	f04f 0200 	mov.w	r2, #0
 8005cda:	f04f 0300 	mov.w	r3, #0
 8005cde:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005ce2:	4629      	mov	r1, r5
 8005ce4:	024b      	lsls	r3, r1, #9
 8005ce6:	4621      	mov	r1, r4
 8005ce8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005cec:	4621      	mov	r1, r4
 8005cee:	024a      	lsls	r2, r1, #9
 8005cf0:	4610      	mov	r0, r2
 8005cf2:	4619      	mov	r1, r3
 8005cf4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005cfa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005cfc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005d00:	f7fa fabe 	bl	8000280 <__aeabi_uldivmod>
 8005d04:	4602      	mov	r2, r0
 8005d06:	460b      	mov	r3, r1
 8005d08:	4613      	mov	r3, r2
 8005d0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d0c:	e058      	b.n	8005dc0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005d0e:	4b38      	ldr	r3, [pc, #224]	@ (8005df0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d10:	685b      	ldr	r3, [r3, #4]
 8005d12:	099b      	lsrs	r3, r3, #6
 8005d14:	2200      	movs	r2, #0
 8005d16:	4618      	mov	r0, r3
 8005d18:	4611      	mov	r1, r2
 8005d1a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005d1e:	623b      	str	r3, [r7, #32]
 8005d20:	2300      	movs	r3, #0
 8005d22:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d24:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005d28:	4642      	mov	r2, r8
 8005d2a:	464b      	mov	r3, r9
 8005d2c:	f04f 0000 	mov.w	r0, #0
 8005d30:	f04f 0100 	mov.w	r1, #0
 8005d34:	0159      	lsls	r1, r3, #5
 8005d36:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005d3a:	0150      	lsls	r0, r2, #5
 8005d3c:	4602      	mov	r2, r0
 8005d3e:	460b      	mov	r3, r1
 8005d40:	4641      	mov	r1, r8
 8005d42:	ebb2 0a01 	subs.w	sl, r2, r1
 8005d46:	4649      	mov	r1, r9
 8005d48:	eb63 0b01 	sbc.w	fp, r3, r1
 8005d4c:	f04f 0200 	mov.w	r2, #0
 8005d50:	f04f 0300 	mov.w	r3, #0
 8005d54:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005d58:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005d5c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005d60:	ebb2 040a 	subs.w	r4, r2, sl
 8005d64:	eb63 050b 	sbc.w	r5, r3, fp
 8005d68:	f04f 0200 	mov.w	r2, #0
 8005d6c:	f04f 0300 	mov.w	r3, #0
 8005d70:	00eb      	lsls	r3, r5, #3
 8005d72:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005d76:	00e2      	lsls	r2, r4, #3
 8005d78:	4614      	mov	r4, r2
 8005d7a:	461d      	mov	r5, r3
 8005d7c:	4643      	mov	r3, r8
 8005d7e:	18e3      	adds	r3, r4, r3
 8005d80:	603b      	str	r3, [r7, #0]
 8005d82:	464b      	mov	r3, r9
 8005d84:	eb45 0303 	adc.w	r3, r5, r3
 8005d88:	607b      	str	r3, [r7, #4]
 8005d8a:	f04f 0200 	mov.w	r2, #0
 8005d8e:	f04f 0300 	mov.w	r3, #0
 8005d92:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005d96:	4629      	mov	r1, r5
 8005d98:	028b      	lsls	r3, r1, #10
 8005d9a:	4621      	mov	r1, r4
 8005d9c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005da0:	4621      	mov	r1, r4
 8005da2:	028a      	lsls	r2, r1, #10
 8005da4:	4610      	mov	r0, r2
 8005da6:	4619      	mov	r1, r3
 8005da8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005daa:	2200      	movs	r2, #0
 8005dac:	61bb      	str	r3, [r7, #24]
 8005dae:	61fa      	str	r2, [r7, #28]
 8005db0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005db4:	f7fa fa64 	bl	8000280 <__aeabi_uldivmod>
 8005db8:	4602      	mov	r2, r0
 8005dba:	460b      	mov	r3, r1
 8005dbc:	4613      	mov	r3, r2
 8005dbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005dc0:	4b0b      	ldr	r3, [pc, #44]	@ (8005df0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005dc2:	685b      	ldr	r3, [r3, #4]
 8005dc4:	0c1b      	lsrs	r3, r3, #16
 8005dc6:	f003 0303 	and.w	r3, r3, #3
 8005dca:	3301      	adds	r3, #1
 8005dcc:	005b      	lsls	r3, r3, #1
 8005dce:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005dd0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005dd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005dd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dd8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005dda:	e002      	b.n	8005de2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005ddc:	4b05      	ldr	r3, [pc, #20]	@ (8005df4 <HAL_RCC_GetSysClockFreq+0x204>)
 8005dde:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005de0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005de2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005de4:	4618      	mov	r0, r3
 8005de6:	3750      	adds	r7, #80	@ 0x50
 8005de8:	46bd      	mov	sp, r7
 8005dea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005dee:	bf00      	nop
 8005df0:	40023800 	.word	0x40023800
 8005df4:	00f42400 	.word	0x00f42400
 8005df8:	007a1200 	.word	0x007a1200

08005dfc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005dfc:	b480      	push	{r7}
 8005dfe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005e00:	4b03      	ldr	r3, [pc, #12]	@ (8005e10 <HAL_RCC_GetHCLKFreq+0x14>)
 8005e02:	681b      	ldr	r3, [r3, #0]
}
 8005e04:	4618      	mov	r0, r3
 8005e06:	46bd      	mov	sp, r7
 8005e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0c:	4770      	bx	lr
 8005e0e:	bf00      	nop
 8005e10:	20000020 	.word	0x20000020

08005e14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005e18:	f7ff fff0 	bl	8005dfc <HAL_RCC_GetHCLKFreq>
 8005e1c:	4602      	mov	r2, r0
 8005e1e:	4b05      	ldr	r3, [pc, #20]	@ (8005e34 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005e20:	689b      	ldr	r3, [r3, #8]
 8005e22:	0a9b      	lsrs	r3, r3, #10
 8005e24:	f003 0307 	and.w	r3, r3, #7
 8005e28:	4903      	ldr	r1, [pc, #12]	@ (8005e38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005e2a:	5ccb      	ldrb	r3, [r1, r3]
 8005e2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e30:	4618      	mov	r0, r3
 8005e32:	bd80      	pop	{r7, pc}
 8005e34:	40023800 	.word	0x40023800
 8005e38:	0800b73c 	.word	0x0800b73c

08005e3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005e40:	f7ff ffdc 	bl	8005dfc <HAL_RCC_GetHCLKFreq>
 8005e44:	4602      	mov	r2, r0
 8005e46:	4b05      	ldr	r3, [pc, #20]	@ (8005e5c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005e48:	689b      	ldr	r3, [r3, #8]
 8005e4a:	0b5b      	lsrs	r3, r3, #13
 8005e4c:	f003 0307 	and.w	r3, r3, #7
 8005e50:	4903      	ldr	r1, [pc, #12]	@ (8005e60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005e52:	5ccb      	ldrb	r3, [r1, r3]
 8005e54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e58:	4618      	mov	r0, r3
 8005e5a:	bd80      	pop	{r7, pc}
 8005e5c:	40023800 	.word	0x40023800
 8005e60:	0800b73c 	.word	0x0800b73c

08005e64 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b086      	sub	sp, #24
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005e70:	2300      	movs	r3, #0
 8005e72:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f003 0301 	and.w	r3, r3, #1
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d105      	bne.n	8005e8c <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d035      	beq.n	8005ef8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005e8c:	4b62      	ldr	r3, [pc, #392]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005e8e:	2200      	movs	r2, #0
 8005e90:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005e92:	f7fb fb85 	bl	80015a0 <HAL_GetTick>
 8005e96:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005e98:	e008      	b.n	8005eac <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005e9a:	f7fb fb81 	bl	80015a0 <HAL_GetTick>
 8005e9e:	4602      	mov	r2, r0
 8005ea0:	697b      	ldr	r3, [r7, #20]
 8005ea2:	1ad3      	subs	r3, r2, r3
 8005ea4:	2b02      	cmp	r3, #2
 8005ea6:	d901      	bls.n	8005eac <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005ea8:	2303      	movs	r3, #3
 8005eaa:	e0b0      	b.n	800600e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005eac:	4b5b      	ldr	r3, [pc, #364]	@ (800601c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d1f0      	bne.n	8005e9a <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	685b      	ldr	r3, [r3, #4]
 8005ebc:	019a      	lsls	r2, r3, #6
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	689b      	ldr	r3, [r3, #8]
 8005ec2:	071b      	lsls	r3, r3, #28
 8005ec4:	4955      	ldr	r1, [pc, #340]	@ (800601c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005ec6:	4313      	orrs	r3, r2
 8005ec8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005ecc:	4b52      	ldr	r3, [pc, #328]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005ece:	2201      	movs	r2, #1
 8005ed0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005ed2:	f7fb fb65 	bl	80015a0 <HAL_GetTick>
 8005ed6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005ed8:	e008      	b.n	8005eec <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005eda:	f7fb fb61 	bl	80015a0 <HAL_GetTick>
 8005ede:	4602      	mov	r2, r0
 8005ee0:	697b      	ldr	r3, [r7, #20]
 8005ee2:	1ad3      	subs	r3, r2, r3
 8005ee4:	2b02      	cmp	r3, #2
 8005ee6:	d901      	bls.n	8005eec <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005ee8:	2303      	movs	r3, #3
 8005eea:	e090      	b.n	800600e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005eec:	4b4b      	ldr	r3, [pc, #300]	@ (800601c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d0f0      	beq.n	8005eda <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f003 0302 	and.w	r3, r3, #2
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	f000 8083 	beq.w	800600c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005f06:	2300      	movs	r3, #0
 8005f08:	60fb      	str	r3, [r7, #12]
 8005f0a:	4b44      	ldr	r3, [pc, #272]	@ (800601c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f0e:	4a43      	ldr	r2, [pc, #268]	@ (800601c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005f10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f14:	6413      	str	r3, [r2, #64]	@ 0x40
 8005f16:	4b41      	ldr	r3, [pc, #260]	@ (800601c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f1e:	60fb      	str	r3, [r7, #12]
 8005f20:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005f22:	4b3f      	ldr	r3, [pc, #252]	@ (8006020 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4a3e      	ldr	r2, [pc, #248]	@ (8006020 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005f28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f2c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005f2e:	f7fb fb37 	bl	80015a0 <HAL_GetTick>
 8005f32:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005f34:	e008      	b.n	8005f48 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f36:	f7fb fb33 	bl	80015a0 <HAL_GetTick>
 8005f3a:	4602      	mov	r2, r0
 8005f3c:	697b      	ldr	r3, [r7, #20]
 8005f3e:	1ad3      	subs	r3, r2, r3
 8005f40:	2b02      	cmp	r3, #2
 8005f42:	d901      	bls.n	8005f48 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005f44:	2303      	movs	r3, #3
 8005f46:	e062      	b.n	800600e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005f48:	4b35      	ldr	r3, [pc, #212]	@ (8006020 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d0f0      	beq.n	8005f36 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005f54:	4b31      	ldr	r3, [pc, #196]	@ (800601c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005f56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f58:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f5c:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005f5e:	693b      	ldr	r3, [r7, #16]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d02f      	beq.n	8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	68db      	ldr	r3, [r3, #12]
 8005f68:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f6c:	693a      	ldr	r2, [r7, #16]
 8005f6e:	429a      	cmp	r2, r3
 8005f70:	d028      	beq.n	8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005f72:	4b2a      	ldr	r3, [pc, #168]	@ (800601c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005f74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f76:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f7a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005f7c:	4b29      	ldr	r3, [pc, #164]	@ (8006024 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005f7e:	2201      	movs	r2, #1
 8005f80:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005f82:	4b28      	ldr	r3, [pc, #160]	@ (8006024 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005f84:	2200      	movs	r2, #0
 8005f86:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005f88:	4a24      	ldr	r2, [pc, #144]	@ (800601c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005f8a:	693b      	ldr	r3, [r7, #16]
 8005f8c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005f8e:	4b23      	ldr	r3, [pc, #140]	@ (800601c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005f90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f92:	f003 0301 	and.w	r3, r3, #1
 8005f96:	2b01      	cmp	r3, #1
 8005f98:	d114      	bne.n	8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005f9a:	f7fb fb01 	bl	80015a0 <HAL_GetTick>
 8005f9e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fa0:	e00a      	b.n	8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fa2:	f7fb fafd 	bl	80015a0 <HAL_GetTick>
 8005fa6:	4602      	mov	r2, r0
 8005fa8:	697b      	ldr	r3, [r7, #20]
 8005faa:	1ad3      	subs	r3, r2, r3
 8005fac:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005fb0:	4293      	cmp	r3, r2
 8005fb2:	d901      	bls.n	8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005fb4:	2303      	movs	r3, #3
 8005fb6:	e02a      	b.n	800600e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fb8:	4b18      	ldr	r3, [pc, #96]	@ (800601c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005fba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fbc:	f003 0302 	and.w	r3, r3, #2
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d0ee      	beq.n	8005fa2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	68db      	ldr	r3, [r3, #12]
 8005fc8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005fcc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005fd0:	d10d      	bne.n	8005fee <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8005fd2:	4b12      	ldr	r3, [pc, #72]	@ (800601c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005fd4:	689b      	ldr	r3, [r3, #8]
 8005fd6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	68db      	ldr	r3, [r3, #12]
 8005fde:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005fe2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005fe6:	490d      	ldr	r1, [pc, #52]	@ (800601c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005fe8:	4313      	orrs	r3, r2
 8005fea:	608b      	str	r3, [r1, #8]
 8005fec:	e005      	b.n	8005ffa <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005fee:	4b0b      	ldr	r3, [pc, #44]	@ (800601c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005ff0:	689b      	ldr	r3, [r3, #8]
 8005ff2:	4a0a      	ldr	r2, [pc, #40]	@ (800601c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005ff4:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8005ff8:	6093      	str	r3, [r2, #8]
 8005ffa:	4b08      	ldr	r3, [pc, #32]	@ (800601c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005ffc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	68db      	ldr	r3, [r3, #12]
 8006002:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006006:	4905      	ldr	r1, [pc, #20]	@ (800601c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006008:	4313      	orrs	r3, r2
 800600a:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800600c:	2300      	movs	r3, #0
}
 800600e:	4618      	mov	r0, r3
 8006010:	3718      	adds	r7, #24
 8006012:	46bd      	mov	sp, r7
 8006014:	bd80      	pop	{r7, pc}
 8006016:	bf00      	nop
 8006018:	42470068 	.word	0x42470068
 800601c:	40023800 	.word	0x40023800
 8006020:	40007000 	.word	0x40007000
 8006024:	42470e40 	.word	0x42470e40

08006028 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006028:	b480      	push	{r7}
 800602a:	b087      	sub	sp, #28
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8006030:	2300      	movs	r3, #0
 8006032:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8006034:	2300      	movs	r3, #0
 8006036:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8006038:	2300      	movs	r3, #0
 800603a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800603c:	2300      	movs	r3, #0
 800603e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2b01      	cmp	r3, #1
 8006044:	d13f      	bne.n	80060c6 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8006046:	4b24      	ldr	r3, [pc, #144]	@ (80060d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006048:	689b      	ldr	r3, [r3, #8]
 800604a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800604e:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d006      	beq.n	8006064 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800605c:	d12f      	bne.n	80060be <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800605e:	4b1f      	ldr	r3, [pc, #124]	@ (80060dc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006060:	617b      	str	r3, [r7, #20]
          break;
 8006062:	e02f      	b.n	80060c4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006064:	4b1c      	ldr	r3, [pc, #112]	@ (80060d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006066:	685b      	ldr	r3, [r3, #4]
 8006068:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800606c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006070:	d108      	bne.n	8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006072:	4b19      	ldr	r3, [pc, #100]	@ (80060d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006074:	685b      	ldr	r3, [r3, #4]
 8006076:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800607a:	4a19      	ldr	r2, [pc, #100]	@ (80060e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 800607c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006080:	613b      	str	r3, [r7, #16]
 8006082:	e007      	b.n	8006094 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006084:	4b14      	ldr	r3, [pc, #80]	@ (80060d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006086:	685b      	ldr	r3, [r3, #4]
 8006088:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800608c:	4a15      	ldr	r2, [pc, #84]	@ (80060e4 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 800608e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006092:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8006094:	4b10      	ldr	r3, [pc, #64]	@ (80060d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006096:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800609a:	099b      	lsrs	r3, r3, #6
 800609c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80060a0:	693b      	ldr	r3, [r7, #16]
 80060a2:	fb02 f303 	mul.w	r3, r2, r3
 80060a6:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80060a8:	4b0b      	ldr	r3, [pc, #44]	@ (80060d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80060aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80060ae:	0f1b      	lsrs	r3, r3, #28
 80060b0:	f003 0307 	and.w	r3, r3, #7
 80060b4:	68ba      	ldr	r2, [r7, #8]
 80060b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80060ba:	617b      	str	r3, [r7, #20]
          break;
 80060bc:	e002      	b.n	80060c4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80060be:	2300      	movs	r3, #0
 80060c0:	617b      	str	r3, [r7, #20]
          break;
 80060c2:	bf00      	nop
        }
      }
      break;
 80060c4:	e000      	b.n	80060c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 80060c6:	bf00      	nop
    }
  }
  return frequency;
 80060c8:	697b      	ldr	r3, [r7, #20]
}
 80060ca:	4618      	mov	r0, r3
 80060cc:	371c      	adds	r7, #28
 80060ce:	46bd      	mov	sp, r7
 80060d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d4:	4770      	bx	lr
 80060d6:	bf00      	nop
 80060d8:	40023800 	.word	0x40023800
 80060dc:	00bb8000 	.word	0x00bb8000
 80060e0:	007a1200 	.word	0x007a1200
 80060e4:	00f42400 	.word	0x00f42400

080060e8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b082      	sub	sp, #8
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d101      	bne.n	80060fa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80060f6:	2301      	movs	r3, #1
 80060f8:	e07b      	b.n	80061f2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d108      	bne.n	8006114 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800610a:	d009      	beq.n	8006120 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2200      	movs	r2, #0
 8006110:	61da      	str	r2, [r3, #28]
 8006112:	e005      	b.n	8006120 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2200      	movs	r2, #0
 8006118:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2200      	movs	r2, #0
 800611e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2200      	movs	r2, #0
 8006124:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800612c:	b2db      	uxtb	r3, r3
 800612e:	2b00      	cmp	r3, #0
 8006130:	d106      	bne.n	8006140 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2200      	movs	r2, #0
 8006136:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800613a:	6878      	ldr	r0, [r7, #4]
 800613c:	f7fa ffea 	bl	8001114 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2202      	movs	r2, #2
 8006144:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	681a      	ldr	r2, [r3, #0]
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006156:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	689b      	ldr	r3, [r3, #8]
 8006164:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006168:	431a      	orrs	r2, r3
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	68db      	ldr	r3, [r3, #12]
 800616e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006172:	431a      	orrs	r2, r3
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	691b      	ldr	r3, [r3, #16]
 8006178:	f003 0302 	and.w	r3, r3, #2
 800617c:	431a      	orrs	r2, r3
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	695b      	ldr	r3, [r3, #20]
 8006182:	f003 0301 	and.w	r3, r3, #1
 8006186:	431a      	orrs	r2, r3
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	699b      	ldr	r3, [r3, #24]
 800618c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006190:	431a      	orrs	r2, r3
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	69db      	ldr	r3, [r3, #28]
 8006196:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800619a:	431a      	orrs	r2, r3
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6a1b      	ldr	r3, [r3, #32]
 80061a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061a4:	ea42 0103 	orr.w	r1, r2, r3
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061ac:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	430a      	orrs	r2, r1
 80061b6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	699b      	ldr	r3, [r3, #24]
 80061bc:	0c1b      	lsrs	r3, r3, #16
 80061be:	f003 0104 	and.w	r1, r3, #4
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061c6:	f003 0210 	and.w	r2, r3, #16
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	430a      	orrs	r2, r1
 80061d0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	69da      	ldr	r2, [r3, #28]
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80061e0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2200      	movs	r2, #0
 80061e6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2201      	movs	r2, #1
 80061ec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80061f0:	2300      	movs	r3, #0
}
 80061f2:	4618      	mov	r0, r3
 80061f4:	3708      	adds	r7, #8
 80061f6:	46bd      	mov	sp, r7
 80061f8:	bd80      	pop	{r7, pc}

080061fa <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80061fa:	b580      	push	{r7, lr}
 80061fc:	b082      	sub	sp, #8
 80061fe:	af00      	add	r7, sp, #0
 8006200:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d101      	bne.n	800620c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006208:	2301      	movs	r3, #1
 800620a:	e042      	b.n	8006292 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006212:	b2db      	uxtb	r3, r3
 8006214:	2b00      	cmp	r3, #0
 8006216:	d106      	bne.n	8006226 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2200      	movs	r2, #0
 800621c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006220:	6878      	ldr	r0, [r7, #4]
 8006222:	f7fa ffbf 	bl	80011a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2224      	movs	r2, #36	@ 0x24
 800622a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	68da      	ldr	r2, [r3, #12]
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800623c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800623e:	6878      	ldr	r0, [r7, #4]
 8006240:	f000 fdd4 	bl	8006dec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	691a      	ldr	r2, [r3, #16]
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006252:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	695a      	ldr	r2, [r3, #20]
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006262:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	68da      	ldr	r2, [r3, #12]
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006272:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2200      	movs	r2, #0
 8006278:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2220      	movs	r2, #32
 800627e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2220      	movs	r2, #32
 8006286:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2200      	movs	r2, #0
 800628e:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006290:	2300      	movs	r3, #0
}
 8006292:	4618      	mov	r0, r3
 8006294:	3708      	adds	r7, #8
 8006296:	46bd      	mov	sp, r7
 8006298:	bd80      	pop	{r7, pc}

0800629a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800629a:	b580      	push	{r7, lr}
 800629c:	b08a      	sub	sp, #40	@ 0x28
 800629e:	af02      	add	r7, sp, #8
 80062a0:	60f8      	str	r0, [r7, #12]
 80062a2:	60b9      	str	r1, [r7, #8]
 80062a4:	603b      	str	r3, [r7, #0]
 80062a6:	4613      	mov	r3, r2
 80062a8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80062aa:	2300      	movs	r3, #0
 80062ac:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80062b4:	b2db      	uxtb	r3, r3
 80062b6:	2b20      	cmp	r3, #32
 80062b8:	d175      	bne.n	80063a6 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80062ba:	68bb      	ldr	r3, [r7, #8]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d002      	beq.n	80062c6 <HAL_UART_Transmit+0x2c>
 80062c0:	88fb      	ldrh	r3, [r7, #6]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d101      	bne.n	80062ca <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80062c6:	2301      	movs	r3, #1
 80062c8:	e06e      	b.n	80063a8 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	2200      	movs	r2, #0
 80062ce:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	2221      	movs	r2, #33	@ 0x21
 80062d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80062d8:	f7fb f962 	bl	80015a0 <HAL_GetTick>
 80062dc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	88fa      	ldrh	r2, [r7, #6]
 80062e2:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	88fa      	ldrh	r2, [r7, #6]
 80062e8:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	689b      	ldr	r3, [r3, #8]
 80062ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062f2:	d108      	bne.n	8006306 <HAL_UART_Transmit+0x6c>
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	691b      	ldr	r3, [r3, #16]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d104      	bne.n	8006306 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80062fc:	2300      	movs	r3, #0
 80062fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006300:	68bb      	ldr	r3, [r7, #8]
 8006302:	61bb      	str	r3, [r7, #24]
 8006304:	e003      	b.n	800630e <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006306:	68bb      	ldr	r3, [r7, #8]
 8006308:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800630a:	2300      	movs	r3, #0
 800630c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800630e:	e02e      	b.n	800636e <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	9300      	str	r3, [sp, #0]
 8006314:	697b      	ldr	r3, [r7, #20]
 8006316:	2200      	movs	r2, #0
 8006318:	2180      	movs	r1, #128	@ 0x80
 800631a:	68f8      	ldr	r0, [r7, #12]
 800631c:	f000 fb38 	bl	8006990 <UART_WaitOnFlagUntilTimeout>
 8006320:	4603      	mov	r3, r0
 8006322:	2b00      	cmp	r3, #0
 8006324:	d005      	beq.n	8006332 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	2220      	movs	r2, #32
 800632a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800632e:	2303      	movs	r3, #3
 8006330:	e03a      	b.n	80063a8 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006332:	69fb      	ldr	r3, [r7, #28]
 8006334:	2b00      	cmp	r3, #0
 8006336:	d10b      	bne.n	8006350 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006338:	69bb      	ldr	r3, [r7, #24]
 800633a:	881b      	ldrh	r3, [r3, #0]
 800633c:	461a      	mov	r2, r3
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006346:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006348:	69bb      	ldr	r3, [r7, #24]
 800634a:	3302      	adds	r3, #2
 800634c:	61bb      	str	r3, [r7, #24]
 800634e:	e007      	b.n	8006360 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006350:	69fb      	ldr	r3, [r7, #28]
 8006352:	781a      	ldrb	r2, [r3, #0]
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800635a:	69fb      	ldr	r3, [r7, #28]
 800635c:	3301      	adds	r3, #1
 800635e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006364:	b29b      	uxth	r3, r3
 8006366:	3b01      	subs	r3, #1
 8006368:	b29a      	uxth	r2, r3
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006372:	b29b      	uxth	r3, r3
 8006374:	2b00      	cmp	r3, #0
 8006376:	d1cb      	bne.n	8006310 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	9300      	str	r3, [sp, #0]
 800637c:	697b      	ldr	r3, [r7, #20]
 800637e:	2200      	movs	r2, #0
 8006380:	2140      	movs	r1, #64	@ 0x40
 8006382:	68f8      	ldr	r0, [r7, #12]
 8006384:	f000 fb04 	bl	8006990 <UART_WaitOnFlagUntilTimeout>
 8006388:	4603      	mov	r3, r0
 800638a:	2b00      	cmp	r3, #0
 800638c:	d005      	beq.n	800639a <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	2220      	movs	r2, #32
 8006392:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006396:	2303      	movs	r3, #3
 8006398:	e006      	b.n	80063a8 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	2220      	movs	r2, #32
 800639e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80063a2:	2300      	movs	r3, #0
 80063a4:	e000      	b.n	80063a8 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80063a6:	2302      	movs	r3, #2
  }
}
 80063a8:	4618      	mov	r0, r3
 80063aa:	3720      	adds	r7, #32
 80063ac:	46bd      	mov	sp, r7
 80063ae:	bd80      	pop	{r7, pc}

080063b0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b084      	sub	sp, #16
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	60f8      	str	r0, [r7, #12]
 80063b8:	60b9      	str	r1, [r7, #8]
 80063ba:	4613      	mov	r3, r2
 80063bc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80063c4:	b2db      	uxtb	r3, r3
 80063c6:	2b20      	cmp	r3, #32
 80063c8:	d112      	bne.n	80063f0 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80063ca:	68bb      	ldr	r3, [r7, #8]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d002      	beq.n	80063d6 <HAL_UART_Receive_IT+0x26>
 80063d0:	88fb      	ldrh	r3, [r7, #6]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d101      	bne.n	80063da <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80063d6:	2301      	movs	r3, #1
 80063d8:	e00b      	b.n	80063f2 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	2200      	movs	r2, #0
 80063de:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80063e0:	88fb      	ldrh	r3, [r7, #6]
 80063e2:	461a      	mov	r2, r3
 80063e4:	68b9      	ldr	r1, [r7, #8]
 80063e6:	68f8      	ldr	r0, [r7, #12]
 80063e8:	f000 fb2b 	bl	8006a42 <UART_Start_Receive_IT>
 80063ec:	4603      	mov	r3, r0
 80063ee:	e000      	b.n	80063f2 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80063f0:	2302      	movs	r3, #2
  }
}
 80063f2:	4618      	mov	r0, r3
 80063f4:	3710      	adds	r7, #16
 80063f6:	46bd      	mov	sp, r7
 80063f8:	bd80      	pop	{r7, pc}
	...

080063fc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b0ba      	sub	sp, #232	@ 0xe8
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	68db      	ldr	r3, [r3, #12]
 8006414:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	695b      	ldr	r3, [r3, #20]
 800641e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006422:	2300      	movs	r3, #0
 8006424:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006428:	2300      	movs	r3, #0
 800642a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800642e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006432:	f003 030f 	and.w	r3, r3, #15
 8006436:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800643a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800643e:	2b00      	cmp	r3, #0
 8006440:	d10f      	bne.n	8006462 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006442:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006446:	f003 0320 	and.w	r3, r3, #32
 800644a:	2b00      	cmp	r3, #0
 800644c:	d009      	beq.n	8006462 <HAL_UART_IRQHandler+0x66>
 800644e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006452:	f003 0320 	and.w	r3, r3, #32
 8006456:	2b00      	cmp	r3, #0
 8006458:	d003      	beq.n	8006462 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800645a:	6878      	ldr	r0, [r7, #4]
 800645c:	f000 fc07 	bl	8006c6e <UART_Receive_IT>
      return;
 8006460:	e273      	b.n	800694a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006462:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006466:	2b00      	cmp	r3, #0
 8006468:	f000 80de 	beq.w	8006628 <HAL_UART_IRQHandler+0x22c>
 800646c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006470:	f003 0301 	and.w	r3, r3, #1
 8006474:	2b00      	cmp	r3, #0
 8006476:	d106      	bne.n	8006486 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006478:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800647c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006480:	2b00      	cmp	r3, #0
 8006482:	f000 80d1 	beq.w	8006628 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006486:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800648a:	f003 0301 	and.w	r3, r3, #1
 800648e:	2b00      	cmp	r3, #0
 8006490:	d00b      	beq.n	80064aa <HAL_UART_IRQHandler+0xae>
 8006492:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006496:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800649a:	2b00      	cmp	r3, #0
 800649c:	d005      	beq.n	80064aa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064a2:	f043 0201 	orr.w	r2, r3, #1
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80064aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064ae:	f003 0304 	and.w	r3, r3, #4
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d00b      	beq.n	80064ce <HAL_UART_IRQHandler+0xd2>
 80064b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80064ba:	f003 0301 	and.w	r3, r3, #1
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d005      	beq.n	80064ce <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064c6:	f043 0202 	orr.w	r2, r3, #2
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80064ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064d2:	f003 0302 	and.w	r3, r3, #2
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d00b      	beq.n	80064f2 <HAL_UART_IRQHandler+0xf6>
 80064da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80064de:	f003 0301 	and.w	r3, r3, #1
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d005      	beq.n	80064f2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064ea:	f043 0204 	orr.w	r2, r3, #4
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80064f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064f6:	f003 0308 	and.w	r3, r3, #8
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d011      	beq.n	8006522 <HAL_UART_IRQHandler+0x126>
 80064fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006502:	f003 0320 	and.w	r3, r3, #32
 8006506:	2b00      	cmp	r3, #0
 8006508:	d105      	bne.n	8006516 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800650a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800650e:	f003 0301 	and.w	r3, r3, #1
 8006512:	2b00      	cmp	r3, #0
 8006514:	d005      	beq.n	8006522 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800651a:	f043 0208 	orr.w	r2, r3, #8
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006526:	2b00      	cmp	r3, #0
 8006528:	f000 820a 	beq.w	8006940 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800652c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006530:	f003 0320 	and.w	r3, r3, #32
 8006534:	2b00      	cmp	r3, #0
 8006536:	d008      	beq.n	800654a <HAL_UART_IRQHandler+0x14e>
 8006538:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800653c:	f003 0320 	and.w	r3, r3, #32
 8006540:	2b00      	cmp	r3, #0
 8006542:	d002      	beq.n	800654a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006544:	6878      	ldr	r0, [r7, #4]
 8006546:	f000 fb92 	bl	8006c6e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	695b      	ldr	r3, [r3, #20]
 8006550:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006554:	2b40      	cmp	r3, #64	@ 0x40
 8006556:	bf0c      	ite	eq
 8006558:	2301      	moveq	r3, #1
 800655a:	2300      	movne	r3, #0
 800655c:	b2db      	uxtb	r3, r3
 800655e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006566:	f003 0308 	and.w	r3, r3, #8
 800656a:	2b00      	cmp	r3, #0
 800656c:	d103      	bne.n	8006576 <HAL_UART_IRQHandler+0x17a>
 800656e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006572:	2b00      	cmp	r3, #0
 8006574:	d04f      	beq.n	8006616 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	f000 fa9d 	bl	8006ab6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	695b      	ldr	r3, [r3, #20]
 8006582:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006586:	2b40      	cmp	r3, #64	@ 0x40
 8006588:	d141      	bne.n	800660e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	3314      	adds	r3, #20
 8006590:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006594:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006598:	e853 3f00 	ldrex	r3, [r3]
 800659c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80065a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80065a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80065a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	3314      	adds	r3, #20
 80065b2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80065b6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80065ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065be:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80065c2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80065c6:	e841 2300 	strex	r3, r2, [r1]
 80065ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80065ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d1d9      	bne.n	800658a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d013      	beq.n	8006606 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065e2:	4a8a      	ldr	r2, [pc, #552]	@ (800680c <HAL_UART_IRQHandler+0x410>)
 80065e4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065ea:	4618      	mov	r0, r3
 80065ec:	f7fb fc9a 	bl	8001f24 <HAL_DMA_Abort_IT>
 80065f0:	4603      	mov	r3, r0
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d016      	beq.n	8006624 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065fc:	687a      	ldr	r2, [r7, #4]
 80065fe:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006600:	4610      	mov	r0, r2
 8006602:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006604:	e00e      	b.n	8006624 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006606:	6878      	ldr	r0, [r7, #4]
 8006608:	f000 f9ac 	bl	8006964 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800660c:	e00a      	b.n	8006624 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800660e:	6878      	ldr	r0, [r7, #4]
 8006610:	f000 f9a8 	bl	8006964 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006614:	e006      	b.n	8006624 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006616:	6878      	ldr	r0, [r7, #4]
 8006618:	f000 f9a4 	bl	8006964 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2200      	movs	r2, #0
 8006620:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006622:	e18d      	b.n	8006940 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006624:	bf00      	nop
    return;
 8006626:	e18b      	b.n	8006940 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800662c:	2b01      	cmp	r3, #1
 800662e:	f040 8167 	bne.w	8006900 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006632:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006636:	f003 0310 	and.w	r3, r3, #16
 800663a:	2b00      	cmp	r3, #0
 800663c:	f000 8160 	beq.w	8006900 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006640:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006644:	f003 0310 	and.w	r3, r3, #16
 8006648:	2b00      	cmp	r3, #0
 800664a:	f000 8159 	beq.w	8006900 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800664e:	2300      	movs	r3, #0
 8006650:	60bb      	str	r3, [r7, #8]
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	60bb      	str	r3, [r7, #8]
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	60bb      	str	r3, [r7, #8]
 8006662:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	695b      	ldr	r3, [r3, #20]
 800666a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800666e:	2b40      	cmp	r3, #64	@ 0x40
 8006670:	f040 80ce 	bne.w	8006810 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	685b      	ldr	r3, [r3, #4]
 800667c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006680:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006684:	2b00      	cmp	r3, #0
 8006686:	f000 80a9 	beq.w	80067dc <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800668e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006692:	429a      	cmp	r2, r3
 8006694:	f080 80a2 	bcs.w	80067dc <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800669e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066a4:	69db      	ldr	r3, [r3, #28]
 80066a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80066aa:	f000 8088 	beq.w	80067be <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	330c      	adds	r3, #12
 80066b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80066bc:	e853 3f00 	ldrex	r3, [r3]
 80066c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80066c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80066c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80066cc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	330c      	adds	r3, #12
 80066d6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80066da:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80066de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066e2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80066e6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80066ea:	e841 2300 	strex	r3, r2, [r1]
 80066ee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80066f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d1d9      	bne.n	80066ae <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	3314      	adds	r3, #20
 8006700:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006702:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006704:	e853 3f00 	ldrex	r3, [r3]
 8006708:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800670a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800670c:	f023 0301 	bic.w	r3, r3, #1
 8006710:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	3314      	adds	r3, #20
 800671a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800671e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006722:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006724:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006726:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800672a:	e841 2300 	strex	r3, r2, [r1]
 800672e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006730:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006732:	2b00      	cmp	r3, #0
 8006734:	d1e1      	bne.n	80066fa <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	3314      	adds	r3, #20
 800673c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800673e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006740:	e853 3f00 	ldrex	r3, [r3]
 8006744:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006746:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006748:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800674c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	3314      	adds	r3, #20
 8006756:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800675a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800675c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800675e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006760:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006762:	e841 2300 	strex	r3, r2, [r1]
 8006766:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006768:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800676a:	2b00      	cmp	r3, #0
 800676c:	d1e3      	bne.n	8006736 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2220      	movs	r2, #32
 8006772:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2200      	movs	r2, #0
 800677a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	330c      	adds	r3, #12
 8006782:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006784:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006786:	e853 3f00 	ldrex	r3, [r3]
 800678a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800678c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800678e:	f023 0310 	bic.w	r3, r3, #16
 8006792:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	330c      	adds	r3, #12
 800679c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80067a0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80067a2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067a4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80067a6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80067a8:	e841 2300 	strex	r3, r2, [r1]
 80067ac:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80067ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d1e3      	bne.n	800677c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067b8:	4618      	mov	r0, r3
 80067ba:	f7fb fb43 	bl	8001e44 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	2202      	movs	r2, #2
 80067c2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80067cc:	b29b      	uxth	r3, r3
 80067ce:	1ad3      	subs	r3, r2, r3
 80067d0:	b29b      	uxth	r3, r3
 80067d2:	4619      	mov	r1, r3
 80067d4:	6878      	ldr	r0, [r7, #4]
 80067d6:	f000 f8cf 	bl	8006978 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80067da:	e0b3      	b.n	8006944 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80067e0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80067e4:	429a      	cmp	r2, r3
 80067e6:	f040 80ad 	bne.w	8006944 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067ee:	69db      	ldr	r3, [r3, #28]
 80067f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80067f4:	f040 80a6 	bne.w	8006944 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2202      	movs	r2, #2
 80067fc:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006802:	4619      	mov	r1, r3
 8006804:	6878      	ldr	r0, [r7, #4]
 8006806:	f000 f8b7 	bl	8006978 <HAL_UARTEx_RxEventCallback>
      return;
 800680a:	e09b      	b.n	8006944 <HAL_UART_IRQHandler+0x548>
 800680c:	08006b7d 	.word	0x08006b7d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006818:	b29b      	uxth	r3, r3
 800681a:	1ad3      	subs	r3, r2, r3
 800681c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006824:	b29b      	uxth	r3, r3
 8006826:	2b00      	cmp	r3, #0
 8006828:	f000 808e 	beq.w	8006948 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800682c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006830:	2b00      	cmp	r3, #0
 8006832:	f000 8089 	beq.w	8006948 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	330c      	adds	r3, #12
 800683c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800683e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006840:	e853 3f00 	ldrex	r3, [r3]
 8006844:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006846:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006848:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800684c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	330c      	adds	r3, #12
 8006856:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800685a:	647a      	str	r2, [r7, #68]	@ 0x44
 800685c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800685e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006860:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006862:	e841 2300 	strex	r3, r2, [r1]
 8006866:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006868:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800686a:	2b00      	cmp	r3, #0
 800686c:	d1e3      	bne.n	8006836 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	3314      	adds	r3, #20
 8006874:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006878:	e853 3f00 	ldrex	r3, [r3]
 800687c:	623b      	str	r3, [r7, #32]
   return(result);
 800687e:	6a3b      	ldr	r3, [r7, #32]
 8006880:	f023 0301 	bic.w	r3, r3, #1
 8006884:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	3314      	adds	r3, #20
 800688e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006892:	633a      	str	r2, [r7, #48]	@ 0x30
 8006894:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006896:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006898:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800689a:	e841 2300 	strex	r3, r2, [r1]
 800689e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80068a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d1e3      	bne.n	800686e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2220      	movs	r2, #32
 80068aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2200      	movs	r2, #0
 80068b2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	330c      	adds	r3, #12
 80068ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068bc:	693b      	ldr	r3, [r7, #16]
 80068be:	e853 3f00 	ldrex	r3, [r3]
 80068c2:	60fb      	str	r3, [r7, #12]
   return(result);
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	f023 0310 	bic.w	r3, r3, #16
 80068ca:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	330c      	adds	r3, #12
 80068d4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80068d8:	61fa      	str	r2, [r7, #28]
 80068da:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068dc:	69b9      	ldr	r1, [r7, #24]
 80068de:	69fa      	ldr	r2, [r7, #28]
 80068e0:	e841 2300 	strex	r3, r2, [r1]
 80068e4:	617b      	str	r3, [r7, #20]
   return(result);
 80068e6:	697b      	ldr	r3, [r7, #20]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d1e3      	bne.n	80068b4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2202      	movs	r2, #2
 80068f0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80068f2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80068f6:	4619      	mov	r1, r3
 80068f8:	6878      	ldr	r0, [r7, #4]
 80068fa:	f000 f83d 	bl	8006978 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80068fe:	e023      	b.n	8006948 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006900:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006904:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006908:	2b00      	cmp	r3, #0
 800690a:	d009      	beq.n	8006920 <HAL_UART_IRQHandler+0x524>
 800690c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006910:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006914:	2b00      	cmp	r3, #0
 8006916:	d003      	beq.n	8006920 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8006918:	6878      	ldr	r0, [r7, #4]
 800691a:	f000 f940 	bl	8006b9e <UART_Transmit_IT>
    return;
 800691e:	e014      	b.n	800694a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006920:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006924:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006928:	2b00      	cmp	r3, #0
 800692a:	d00e      	beq.n	800694a <HAL_UART_IRQHandler+0x54e>
 800692c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006930:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006934:	2b00      	cmp	r3, #0
 8006936:	d008      	beq.n	800694a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006938:	6878      	ldr	r0, [r7, #4]
 800693a:	f000 f980 	bl	8006c3e <UART_EndTransmit_IT>
    return;
 800693e:	e004      	b.n	800694a <HAL_UART_IRQHandler+0x54e>
    return;
 8006940:	bf00      	nop
 8006942:	e002      	b.n	800694a <HAL_UART_IRQHandler+0x54e>
      return;
 8006944:	bf00      	nop
 8006946:	e000      	b.n	800694a <HAL_UART_IRQHandler+0x54e>
      return;
 8006948:	bf00      	nop
  }
}
 800694a:	37e8      	adds	r7, #232	@ 0xe8
 800694c:	46bd      	mov	sp, r7
 800694e:	bd80      	pop	{r7, pc}

08006950 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006950:	b480      	push	{r7}
 8006952:	b083      	sub	sp, #12
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006958:	bf00      	nop
 800695a:	370c      	adds	r7, #12
 800695c:	46bd      	mov	sp, r7
 800695e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006962:	4770      	bx	lr

08006964 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006964:	b480      	push	{r7}
 8006966:	b083      	sub	sp, #12
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800696c:	bf00      	nop
 800696e:	370c      	adds	r7, #12
 8006970:	46bd      	mov	sp, r7
 8006972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006976:	4770      	bx	lr

08006978 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006978:	b480      	push	{r7}
 800697a:	b083      	sub	sp, #12
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
 8006980:	460b      	mov	r3, r1
 8006982:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006984:	bf00      	nop
 8006986:	370c      	adds	r7, #12
 8006988:	46bd      	mov	sp, r7
 800698a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698e:	4770      	bx	lr

08006990 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b086      	sub	sp, #24
 8006994:	af00      	add	r7, sp, #0
 8006996:	60f8      	str	r0, [r7, #12]
 8006998:	60b9      	str	r1, [r7, #8]
 800699a:	603b      	str	r3, [r7, #0]
 800699c:	4613      	mov	r3, r2
 800699e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069a0:	e03b      	b.n	8006a1a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069a2:	6a3b      	ldr	r3, [r7, #32]
 80069a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069a8:	d037      	beq.n	8006a1a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80069aa:	f7fa fdf9 	bl	80015a0 <HAL_GetTick>
 80069ae:	4602      	mov	r2, r0
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	1ad3      	subs	r3, r2, r3
 80069b4:	6a3a      	ldr	r2, [r7, #32]
 80069b6:	429a      	cmp	r2, r3
 80069b8:	d302      	bcc.n	80069c0 <UART_WaitOnFlagUntilTimeout+0x30>
 80069ba:	6a3b      	ldr	r3, [r7, #32]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d101      	bne.n	80069c4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80069c0:	2303      	movs	r3, #3
 80069c2:	e03a      	b.n	8006a3a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	68db      	ldr	r3, [r3, #12]
 80069ca:	f003 0304 	and.w	r3, r3, #4
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d023      	beq.n	8006a1a <UART_WaitOnFlagUntilTimeout+0x8a>
 80069d2:	68bb      	ldr	r3, [r7, #8]
 80069d4:	2b80      	cmp	r3, #128	@ 0x80
 80069d6:	d020      	beq.n	8006a1a <UART_WaitOnFlagUntilTimeout+0x8a>
 80069d8:	68bb      	ldr	r3, [r7, #8]
 80069da:	2b40      	cmp	r3, #64	@ 0x40
 80069dc:	d01d      	beq.n	8006a1a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f003 0308 	and.w	r3, r3, #8
 80069e8:	2b08      	cmp	r3, #8
 80069ea:	d116      	bne.n	8006a1a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80069ec:	2300      	movs	r3, #0
 80069ee:	617b      	str	r3, [r7, #20]
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	617b      	str	r3, [r7, #20]
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	685b      	ldr	r3, [r3, #4]
 80069fe:	617b      	str	r3, [r7, #20]
 8006a00:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006a02:	68f8      	ldr	r0, [r7, #12]
 8006a04:	f000 f857 	bl	8006ab6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	2208      	movs	r2, #8
 8006a0c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	2200      	movs	r2, #0
 8006a12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006a16:	2301      	movs	r3, #1
 8006a18:	e00f      	b.n	8006a3a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	681a      	ldr	r2, [r3, #0]
 8006a20:	68bb      	ldr	r3, [r7, #8]
 8006a22:	4013      	ands	r3, r2
 8006a24:	68ba      	ldr	r2, [r7, #8]
 8006a26:	429a      	cmp	r2, r3
 8006a28:	bf0c      	ite	eq
 8006a2a:	2301      	moveq	r3, #1
 8006a2c:	2300      	movne	r3, #0
 8006a2e:	b2db      	uxtb	r3, r3
 8006a30:	461a      	mov	r2, r3
 8006a32:	79fb      	ldrb	r3, [r7, #7]
 8006a34:	429a      	cmp	r2, r3
 8006a36:	d0b4      	beq.n	80069a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006a38:	2300      	movs	r3, #0
}
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	3718      	adds	r7, #24
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	bd80      	pop	{r7, pc}

08006a42 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006a42:	b480      	push	{r7}
 8006a44:	b085      	sub	sp, #20
 8006a46:	af00      	add	r7, sp, #0
 8006a48:	60f8      	str	r0, [r7, #12]
 8006a4a:	60b9      	str	r1, [r7, #8]
 8006a4c:	4613      	mov	r3, r2
 8006a4e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	68ba      	ldr	r2, [r7, #8]
 8006a54:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	88fa      	ldrh	r2, [r7, #6]
 8006a5a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	88fa      	ldrh	r2, [r7, #6]
 8006a60:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	2200      	movs	r2, #0
 8006a66:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	2222      	movs	r2, #34	@ 0x22
 8006a6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	691b      	ldr	r3, [r3, #16]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d007      	beq.n	8006a88 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	68da      	ldr	r2, [r3, #12]
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006a86:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	695a      	ldr	r2, [r3, #20]
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f042 0201 	orr.w	r2, r2, #1
 8006a96:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	68da      	ldr	r2, [r3, #12]
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f042 0220 	orr.w	r2, r2, #32
 8006aa6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006aa8:	2300      	movs	r3, #0
}
 8006aaa:	4618      	mov	r0, r3
 8006aac:	3714      	adds	r7, #20
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab4:	4770      	bx	lr

08006ab6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006ab6:	b480      	push	{r7}
 8006ab8:	b095      	sub	sp, #84	@ 0x54
 8006aba:	af00      	add	r7, sp, #0
 8006abc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	330c      	adds	r3, #12
 8006ac4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ac6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ac8:	e853 3f00 	ldrex	r3, [r3]
 8006acc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006ace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ad0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ad4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	330c      	adds	r3, #12
 8006adc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006ade:	643a      	str	r2, [r7, #64]	@ 0x40
 8006ae0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ae2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006ae4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006ae6:	e841 2300 	strex	r3, r2, [r1]
 8006aea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006aec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d1e5      	bne.n	8006abe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	3314      	adds	r3, #20
 8006af8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006afa:	6a3b      	ldr	r3, [r7, #32]
 8006afc:	e853 3f00 	ldrex	r3, [r3]
 8006b00:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b02:	69fb      	ldr	r3, [r7, #28]
 8006b04:	f023 0301 	bic.w	r3, r3, #1
 8006b08:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	3314      	adds	r3, #20
 8006b10:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b12:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006b14:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b16:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006b18:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b1a:	e841 2300 	strex	r3, r2, [r1]
 8006b1e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d1e5      	bne.n	8006af2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b2a:	2b01      	cmp	r3, #1
 8006b2c:	d119      	bne.n	8006b62 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	330c      	adds	r3, #12
 8006b34:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	e853 3f00 	ldrex	r3, [r3]
 8006b3c:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	f023 0310 	bic.w	r3, r3, #16
 8006b44:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	330c      	adds	r3, #12
 8006b4c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006b4e:	61ba      	str	r2, [r7, #24]
 8006b50:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b52:	6979      	ldr	r1, [r7, #20]
 8006b54:	69ba      	ldr	r2, [r7, #24]
 8006b56:	e841 2300 	strex	r3, r2, [r1]
 8006b5a:	613b      	str	r3, [r7, #16]
   return(result);
 8006b5c:	693b      	ldr	r3, [r7, #16]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d1e5      	bne.n	8006b2e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2220      	movs	r2, #32
 8006b66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006b70:	bf00      	nop
 8006b72:	3754      	adds	r7, #84	@ 0x54
 8006b74:	46bd      	mov	sp, r7
 8006b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7a:	4770      	bx	lr

08006b7c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b084      	sub	sp, #16
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b88:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006b90:	68f8      	ldr	r0, [r7, #12]
 8006b92:	f7ff fee7 	bl	8006964 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006b96:	bf00      	nop
 8006b98:	3710      	adds	r7, #16
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	bd80      	pop	{r7, pc}

08006b9e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006b9e:	b480      	push	{r7}
 8006ba0:	b085      	sub	sp, #20
 8006ba2:	af00      	add	r7, sp, #0
 8006ba4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bac:	b2db      	uxtb	r3, r3
 8006bae:	2b21      	cmp	r3, #33	@ 0x21
 8006bb0:	d13e      	bne.n	8006c30 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	689b      	ldr	r3, [r3, #8]
 8006bb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006bba:	d114      	bne.n	8006be6 <UART_Transmit_IT+0x48>
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	691b      	ldr	r3, [r3, #16]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d110      	bne.n	8006be6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	6a1b      	ldr	r3, [r3, #32]
 8006bc8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	881b      	ldrh	r3, [r3, #0]
 8006bce:	461a      	mov	r2, r3
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006bd8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6a1b      	ldr	r3, [r3, #32]
 8006bde:	1c9a      	adds	r2, r3, #2
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	621a      	str	r2, [r3, #32]
 8006be4:	e008      	b.n	8006bf8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	6a1b      	ldr	r3, [r3, #32]
 8006bea:	1c59      	adds	r1, r3, #1
 8006bec:	687a      	ldr	r2, [r7, #4]
 8006bee:	6211      	str	r1, [r2, #32]
 8006bf0:	781a      	ldrb	r2, [r3, #0]
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006bfc:	b29b      	uxth	r3, r3
 8006bfe:	3b01      	subs	r3, #1
 8006c00:	b29b      	uxth	r3, r3
 8006c02:	687a      	ldr	r2, [r7, #4]
 8006c04:	4619      	mov	r1, r3
 8006c06:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d10f      	bne.n	8006c2c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	68da      	ldr	r2, [r3, #12]
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006c1a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	68da      	ldr	r2, [r3, #12]
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006c2a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	e000      	b.n	8006c32 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006c30:	2302      	movs	r3, #2
  }
}
 8006c32:	4618      	mov	r0, r3
 8006c34:	3714      	adds	r7, #20
 8006c36:	46bd      	mov	sp, r7
 8006c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3c:	4770      	bx	lr

08006c3e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006c3e:	b580      	push	{r7, lr}
 8006c40:	b082      	sub	sp, #8
 8006c42:	af00      	add	r7, sp, #0
 8006c44:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	68da      	ldr	r2, [r3, #12]
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c54:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2220      	movs	r2, #32
 8006c5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006c5e:	6878      	ldr	r0, [r7, #4]
 8006c60:	f7ff fe76 	bl	8006950 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006c64:	2300      	movs	r3, #0
}
 8006c66:	4618      	mov	r0, r3
 8006c68:	3708      	adds	r7, #8
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	bd80      	pop	{r7, pc}

08006c6e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006c6e:	b580      	push	{r7, lr}
 8006c70:	b08c      	sub	sp, #48	@ 0x30
 8006c72:	af00      	add	r7, sp, #0
 8006c74:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8006c76:	2300      	movs	r3, #0
 8006c78:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006c84:	b2db      	uxtb	r3, r3
 8006c86:	2b22      	cmp	r3, #34	@ 0x22
 8006c88:	f040 80aa 	bne.w	8006de0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	689b      	ldr	r3, [r3, #8]
 8006c90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c94:	d115      	bne.n	8006cc2 <UART_Receive_IT+0x54>
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	691b      	ldr	r3, [r3, #16]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d111      	bne.n	8006cc2 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ca2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	685b      	ldr	r3, [r3, #4]
 8006caa:	b29b      	uxth	r3, r3
 8006cac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cb0:	b29a      	uxth	r2, r3
 8006cb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cb4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cba:	1c9a      	adds	r2, r3, #2
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	629a      	str	r2, [r3, #40]	@ 0x28
 8006cc0:	e024      	b.n	8006d0c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	689b      	ldr	r3, [r3, #8]
 8006ccc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cd0:	d007      	beq.n	8006ce2 <UART_Receive_IT+0x74>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	689b      	ldr	r3, [r3, #8]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d10a      	bne.n	8006cf0 <UART_Receive_IT+0x82>
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	691b      	ldr	r3, [r3, #16]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d106      	bne.n	8006cf0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	685b      	ldr	r3, [r3, #4]
 8006ce8:	b2da      	uxtb	r2, r3
 8006cea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cec:	701a      	strb	r2, [r3, #0]
 8006cee:	e008      	b.n	8006d02 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	685b      	ldr	r3, [r3, #4]
 8006cf6:	b2db      	uxtb	r3, r3
 8006cf8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006cfc:	b2da      	uxtb	r2, r3
 8006cfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d00:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d06:	1c5a      	adds	r2, r3, #1
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006d10:	b29b      	uxth	r3, r3
 8006d12:	3b01      	subs	r3, #1
 8006d14:	b29b      	uxth	r3, r3
 8006d16:	687a      	ldr	r2, [r7, #4]
 8006d18:	4619      	mov	r1, r3
 8006d1a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d15d      	bne.n	8006ddc <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	68da      	ldr	r2, [r3, #12]
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	f022 0220 	bic.w	r2, r2, #32
 8006d2e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	68da      	ldr	r2, [r3, #12]
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006d3e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	695a      	ldr	r2, [r3, #20]
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f022 0201 	bic.w	r2, r2, #1
 8006d4e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2220      	movs	r2, #32
 8006d54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d62:	2b01      	cmp	r3, #1
 8006d64:	d135      	bne.n	8006dd2 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2200      	movs	r2, #0
 8006d6a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	330c      	adds	r3, #12
 8006d72:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d74:	697b      	ldr	r3, [r7, #20]
 8006d76:	e853 3f00 	ldrex	r3, [r3]
 8006d7a:	613b      	str	r3, [r7, #16]
   return(result);
 8006d7c:	693b      	ldr	r3, [r7, #16]
 8006d7e:	f023 0310 	bic.w	r3, r3, #16
 8006d82:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	330c      	adds	r3, #12
 8006d8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d8c:	623a      	str	r2, [r7, #32]
 8006d8e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d90:	69f9      	ldr	r1, [r7, #28]
 8006d92:	6a3a      	ldr	r2, [r7, #32]
 8006d94:	e841 2300 	strex	r3, r2, [r1]
 8006d98:	61bb      	str	r3, [r7, #24]
   return(result);
 8006d9a:	69bb      	ldr	r3, [r7, #24]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d1e5      	bne.n	8006d6c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f003 0310 	and.w	r3, r3, #16
 8006daa:	2b10      	cmp	r3, #16
 8006dac:	d10a      	bne.n	8006dc4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006dae:	2300      	movs	r3, #0
 8006db0:	60fb      	str	r3, [r7, #12]
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	60fb      	str	r3, [r7, #12]
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	685b      	ldr	r3, [r3, #4]
 8006dc0:	60fb      	str	r3, [r7, #12]
 8006dc2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006dc8:	4619      	mov	r1, r3
 8006dca:	6878      	ldr	r0, [r7, #4]
 8006dcc:	f7ff fdd4 	bl	8006978 <HAL_UARTEx_RxEventCallback>
 8006dd0:	e002      	b.n	8006dd8 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	f7f9 fce2 	bl	800079c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006dd8:	2300      	movs	r3, #0
 8006dda:	e002      	b.n	8006de2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006ddc:	2300      	movs	r3, #0
 8006dde:	e000      	b.n	8006de2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006de0:	2302      	movs	r3, #2
  }
}
 8006de2:	4618      	mov	r0, r3
 8006de4:	3730      	adds	r7, #48	@ 0x30
 8006de6:	46bd      	mov	sp, r7
 8006de8:	bd80      	pop	{r7, pc}
	...

08006dec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006dec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006df0:	b0c0      	sub	sp, #256	@ 0x100
 8006df2:	af00      	add	r7, sp, #0
 8006df4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006df8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	691b      	ldr	r3, [r3, #16]
 8006e00:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006e04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e08:	68d9      	ldr	r1, [r3, #12]
 8006e0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e0e:	681a      	ldr	r2, [r3, #0]
 8006e10:	ea40 0301 	orr.w	r3, r0, r1
 8006e14:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006e16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e1a:	689a      	ldr	r2, [r3, #8]
 8006e1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e20:	691b      	ldr	r3, [r3, #16]
 8006e22:	431a      	orrs	r2, r3
 8006e24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e28:	695b      	ldr	r3, [r3, #20]
 8006e2a:	431a      	orrs	r2, r3
 8006e2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e30:	69db      	ldr	r3, [r3, #28]
 8006e32:	4313      	orrs	r3, r2
 8006e34:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006e38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	68db      	ldr	r3, [r3, #12]
 8006e40:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006e44:	f021 010c 	bic.w	r1, r1, #12
 8006e48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e4c:	681a      	ldr	r2, [r3, #0]
 8006e4e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006e52:	430b      	orrs	r3, r1
 8006e54:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006e56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	695b      	ldr	r3, [r3, #20]
 8006e5e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006e62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e66:	6999      	ldr	r1, [r3, #24]
 8006e68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e6c:	681a      	ldr	r2, [r3, #0]
 8006e6e:	ea40 0301 	orr.w	r3, r0, r1
 8006e72:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006e74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e78:	681a      	ldr	r2, [r3, #0]
 8006e7a:	4b8f      	ldr	r3, [pc, #572]	@ (80070b8 <UART_SetConfig+0x2cc>)
 8006e7c:	429a      	cmp	r2, r3
 8006e7e:	d005      	beq.n	8006e8c <UART_SetConfig+0xa0>
 8006e80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e84:	681a      	ldr	r2, [r3, #0]
 8006e86:	4b8d      	ldr	r3, [pc, #564]	@ (80070bc <UART_SetConfig+0x2d0>)
 8006e88:	429a      	cmp	r2, r3
 8006e8a:	d104      	bne.n	8006e96 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006e8c:	f7fe ffd6 	bl	8005e3c <HAL_RCC_GetPCLK2Freq>
 8006e90:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006e94:	e003      	b.n	8006e9e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006e96:	f7fe ffbd 	bl	8005e14 <HAL_RCC_GetPCLK1Freq>
 8006e9a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ea2:	69db      	ldr	r3, [r3, #28]
 8006ea4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ea8:	f040 810c 	bne.w	80070c4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006eac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006eb6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006eba:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006ebe:	4622      	mov	r2, r4
 8006ec0:	462b      	mov	r3, r5
 8006ec2:	1891      	adds	r1, r2, r2
 8006ec4:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006ec6:	415b      	adcs	r3, r3
 8006ec8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006eca:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006ece:	4621      	mov	r1, r4
 8006ed0:	eb12 0801 	adds.w	r8, r2, r1
 8006ed4:	4629      	mov	r1, r5
 8006ed6:	eb43 0901 	adc.w	r9, r3, r1
 8006eda:	f04f 0200 	mov.w	r2, #0
 8006ede:	f04f 0300 	mov.w	r3, #0
 8006ee2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006ee6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006eea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006eee:	4690      	mov	r8, r2
 8006ef0:	4699      	mov	r9, r3
 8006ef2:	4623      	mov	r3, r4
 8006ef4:	eb18 0303 	adds.w	r3, r8, r3
 8006ef8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006efc:	462b      	mov	r3, r5
 8006efe:	eb49 0303 	adc.w	r3, r9, r3
 8006f02:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006f06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f0a:	685b      	ldr	r3, [r3, #4]
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006f12:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006f16:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006f1a:	460b      	mov	r3, r1
 8006f1c:	18db      	adds	r3, r3, r3
 8006f1e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006f20:	4613      	mov	r3, r2
 8006f22:	eb42 0303 	adc.w	r3, r2, r3
 8006f26:	657b      	str	r3, [r7, #84]	@ 0x54
 8006f28:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006f2c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006f30:	f7f9 f9a6 	bl	8000280 <__aeabi_uldivmod>
 8006f34:	4602      	mov	r2, r0
 8006f36:	460b      	mov	r3, r1
 8006f38:	4b61      	ldr	r3, [pc, #388]	@ (80070c0 <UART_SetConfig+0x2d4>)
 8006f3a:	fba3 2302 	umull	r2, r3, r3, r2
 8006f3e:	095b      	lsrs	r3, r3, #5
 8006f40:	011c      	lsls	r4, r3, #4
 8006f42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f46:	2200      	movs	r2, #0
 8006f48:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006f4c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006f50:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006f54:	4642      	mov	r2, r8
 8006f56:	464b      	mov	r3, r9
 8006f58:	1891      	adds	r1, r2, r2
 8006f5a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006f5c:	415b      	adcs	r3, r3
 8006f5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006f60:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006f64:	4641      	mov	r1, r8
 8006f66:	eb12 0a01 	adds.w	sl, r2, r1
 8006f6a:	4649      	mov	r1, r9
 8006f6c:	eb43 0b01 	adc.w	fp, r3, r1
 8006f70:	f04f 0200 	mov.w	r2, #0
 8006f74:	f04f 0300 	mov.w	r3, #0
 8006f78:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006f7c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006f80:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006f84:	4692      	mov	sl, r2
 8006f86:	469b      	mov	fp, r3
 8006f88:	4643      	mov	r3, r8
 8006f8a:	eb1a 0303 	adds.w	r3, sl, r3
 8006f8e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006f92:	464b      	mov	r3, r9
 8006f94:	eb4b 0303 	adc.w	r3, fp, r3
 8006f98:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006f9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fa0:	685b      	ldr	r3, [r3, #4]
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006fa8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006fac:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006fb0:	460b      	mov	r3, r1
 8006fb2:	18db      	adds	r3, r3, r3
 8006fb4:	643b      	str	r3, [r7, #64]	@ 0x40
 8006fb6:	4613      	mov	r3, r2
 8006fb8:	eb42 0303 	adc.w	r3, r2, r3
 8006fbc:	647b      	str	r3, [r7, #68]	@ 0x44
 8006fbe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006fc2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006fc6:	f7f9 f95b 	bl	8000280 <__aeabi_uldivmod>
 8006fca:	4602      	mov	r2, r0
 8006fcc:	460b      	mov	r3, r1
 8006fce:	4611      	mov	r1, r2
 8006fd0:	4b3b      	ldr	r3, [pc, #236]	@ (80070c0 <UART_SetConfig+0x2d4>)
 8006fd2:	fba3 2301 	umull	r2, r3, r3, r1
 8006fd6:	095b      	lsrs	r3, r3, #5
 8006fd8:	2264      	movs	r2, #100	@ 0x64
 8006fda:	fb02 f303 	mul.w	r3, r2, r3
 8006fde:	1acb      	subs	r3, r1, r3
 8006fe0:	00db      	lsls	r3, r3, #3
 8006fe2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006fe6:	4b36      	ldr	r3, [pc, #216]	@ (80070c0 <UART_SetConfig+0x2d4>)
 8006fe8:	fba3 2302 	umull	r2, r3, r3, r2
 8006fec:	095b      	lsrs	r3, r3, #5
 8006fee:	005b      	lsls	r3, r3, #1
 8006ff0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006ff4:	441c      	add	r4, r3
 8006ff6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007000:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007004:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007008:	4642      	mov	r2, r8
 800700a:	464b      	mov	r3, r9
 800700c:	1891      	adds	r1, r2, r2
 800700e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007010:	415b      	adcs	r3, r3
 8007012:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007014:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007018:	4641      	mov	r1, r8
 800701a:	1851      	adds	r1, r2, r1
 800701c:	6339      	str	r1, [r7, #48]	@ 0x30
 800701e:	4649      	mov	r1, r9
 8007020:	414b      	adcs	r3, r1
 8007022:	637b      	str	r3, [r7, #52]	@ 0x34
 8007024:	f04f 0200 	mov.w	r2, #0
 8007028:	f04f 0300 	mov.w	r3, #0
 800702c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007030:	4659      	mov	r1, fp
 8007032:	00cb      	lsls	r3, r1, #3
 8007034:	4651      	mov	r1, sl
 8007036:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800703a:	4651      	mov	r1, sl
 800703c:	00ca      	lsls	r2, r1, #3
 800703e:	4610      	mov	r0, r2
 8007040:	4619      	mov	r1, r3
 8007042:	4603      	mov	r3, r0
 8007044:	4642      	mov	r2, r8
 8007046:	189b      	adds	r3, r3, r2
 8007048:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800704c:	464b      	mov	r3, r9
 800704e:	460a      	mov	r2, r1
 8007050:	eb42 0303 	adc.w	r3, r2, r3
 8007054:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007058:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800705c:	685b      	ldr	r3, [r3, #4]
 800705e:	2200      	movs	r2, #0
 8007060:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007064:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007068:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800706c:	460b      	mov	r3, r1
 800706e:	18db      	adds	r3, r3, r3
 8007070:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007072:	4613      	mov	r3, r2
 8007074:	eb42 0303 	adc.w	r3, r2, r3
 8007078:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800707a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800707e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007082:	f7f9 f8fd 	bl	8000280 <__aeabi_uldivmod>
 8007086:	4602      	mov	r2, r0
 8007088:	460b      	mov	r3, r1
 800708a:	4b0d      	ldr	r3, [pc, #52]	@ (80070c0 <UART_SetConfig+0x2d4>)
 800708c:	fba3 1302 	umull	r1, r3, r3, r2
 8007090:	095b      	lsrs	r3, r3, #5
 8007092:	2164      	movs	r1, #100	@ 0x64
 8007094:	fb01 f303 	mul.w	r3, r1, r3
 8007098:	1ad3      	subs	r3, r2, r3
 800709a:	00db      	lsls	r3, r3, #3
 800709c:	3332      	adds	r3, #50	@ 0x32
 800709e:	4a08      	ldr	r2, [pc, #32]	@ (80070c0 <UART_SetConfig+0x2d4>)
 80070a0:	fba2 2303 	umull	r2, r3, r2, r3
 80070a4:	095b      	lsrs	r3, r3, #5
 80070a6:	f003 0207 	and.w	r2, r3, #7
 80070aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	4422      	add	r2, r4
 80070b2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80070b4:	e106      	b.n	80072c4 <UART_SetConfig+0x4d8>
 80070b6:	bf00      	nop
 80070b8:	40011000 	.word	0x40011000
 80070bc:	40011400 	.word	0x40011400
 80070c0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80070c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80070c8:	2200      	movs	r2, #0
 80070ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80070ce:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80070d2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80070d6:	4642      	mov	r2, r8
 80070d8:	464b      	mov	r3, r9
 80070da:	1891      	adds	r1, r2, r2
 80070dc:	6239      	str	r1, [r7, #32]
 80070de:	415b      	adcs	r3, r3
 80070e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80070e2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80070e6:	4641      	mov	r1, r8
 80070e8:	1854      	adds	r4, r2, r1
 80070ea:	4649      	mov	r1, r9
 80070ec:	eb43 0501 	adc.w	r5, r3, r1
 80070f0:	f04f 0200 	mov.w	r2, #0
 80070f4:	f04f 0300 	mov.w	r3, #0
 80070f8:	00eb      	lsls	r3, r5, #3
 80070fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80070fe:	00e2      	lsls	r2, r4, #3
 8007100:	4614      	mov	r4, r2
 8007102:	461d      	mov	r5, r3
 8007104:	4643      	mov	r3, r8
 8007106:	18e3      	adds	r3, r4, r3
 8007108:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800710c:	464b      	mov	r3, r9
 800710e:	eb45 0303 	adc.w	r3, r5, r3
 8007112:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007116:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800711a:	685b      	ldr	r3, [r3, #4]
 800711c:	2200      	movs	r2, #0
 800711e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007122:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007126:	f04f 0200 	mov.w	r2, #0
 800712a:	f04f 0300 	mov.w	r3, #0
 800712e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007132:	4629      	mov	r1, r5
 8007134:	008b      	lsls	r3, r1, #2
 8007136:	4621      	mov	r1, r4
 8007138:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800713c:	4621      	mov	r1, r4
 800713e:	008a      	lsls	r2, r1, #2
 8007140:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007144:	f7f9 f89c 	bl	8000280 <__aeabi_uldivmod>
 8007148:	4602      	mov	r2, r0
 800714a:	460b      	mov	r3, r1
 800714c:	4b60      	ldr	r3, [pc, #384]	@ (80072d0 <UART_SetConfig+0x4e4>)
 800714e:	fba3 2302 	umull	r2, r3, r3, r2
 8007152:	095b      	lsrs	r3, r3, #5
 8007154:	011c      	lsls	r4, r3, #4
 8007156:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800715a:	2200      	movs	r2, #0
 800715c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007160:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007164:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007168:	4642      	mov	r2, r8
 800716a:	464b      	mov	r3, r9
 800716c:	1891      	adds	r1, r2, r2
 800716e:	61b9      	str	r1, [r7, #24]
 8007170:	415b      	adcs	r3, r3
 8007172:	61fb      	str	r3, [r7, #28]
 8007174:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007178:	4641      	mov	r1, r8
 800717a:	1851      	adds	r1, r2, r1
 800717c:	6139      	str	r1, [r7, #16]
 800717e:	4649      	mov	r1, r9
 8007180:	414b      	adcs	r3, r1
 8007182:	617b      	str	r3, [r7, #20]
 8007184:	f04f 0200 	mov.w	r2, #0
 8007188:	f04f 0300 	mov.w	r3, #0
 800718c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007190:	4659      	mov	r1, fp
 8007192:	00cb      	lsls	r3, r1, #3
 8007194:	4651      	mov	r1, sl
 8007196:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800719a:	4651      	mov	r1, sl
 800719c:	00ca      	lsls	r2, r1, #3
 800719e:	4610      	mov	r0, r2
 80071a0:	4619      	mov	r1, r3
 80071a2:	4603      	mov	r3, r0
 80071a4:	4642      	mov	r2, r8
 80071a6:	189b      	adds	r3, r3, r2
 80071a8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80071ac:	464b      	mov	r3, r9
 80071ae:	460a      	mov	r2, r1
 80071b0:	eb42 0303 	adc.w	r3, r2, r3
 80071b4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80071b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071bc:	685b      	ldr	r3, [r3, #4]
 80071be:	2200      	movs	r2, #0
 80071c0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80071c2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80071c4:	f04f 0200 	mov.w	r2, #0
 80071c8:	f04f 0300 	mov.w	r3, #0
 80071cc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80071d0:	4649      	mov	r1, r9
 80071d2:	008b      	lsls	r3, r1, #2
 80071d4:	4641      	mov	r1, r8
 80071d6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80071da:	4641      	mov	r1, r8
 80071dc:	008a      	lsls	r2, r1, #2
 80071de:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80071e2:	f7f9 f84d 	bl	8000280 <__aeabi_uldivmod>
 80071e6:	4602      	mov	r2, r0
 80071e8:	460b      	mov	r3, r1
 80071ea:	4611      	mov	r1, r2
 80071ec:	4b38      	ldr	r3, [pc, #224]	@ (80072d0 <UART_SetConfig+0x4e4>)
 80071ee:	fba3 2301 	umull	r2, r3, r3, r1
 80071f2:	095b      	lsrs	r3, r3, #5
 80071f4:	2264      	movs	r2, #100	@ 0x64
 80071f6:	fb02 f303 	mul.w	r3, r2, r3
 80071fa:	1acb      	subs	r3, r1, r3
 80071fc:	011b      	lsls	r3, r3, #4
 80071fe:	3332      	adds	r3, #50	@ 0x32
 8007200:	4a33      	ldr	r2, [pc, #204]	@ (80072d0 <UART_SetConfig+0x4e4>)
 8007202:	fba2 2303 	umull	r2, r3, r2, r3
 8007206:	095b      	lsrs	r3, r3, #5
 8007208:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800720c:	441c      	add	r4, r3
 800720e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007212:	2200      	movs	r2, #0
 8007214:	673b      	str	r3, [r7, #112]	@ 0x70
 8007216:	677a      	str	r2, [r7, #116]	@ 0x74
 8007218:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800721c:	4642      	mov	r2, r8
 800721e:	464b      	mov	r3, r9
 8007220:	1891      	adds	r1, r2, r2
 8007222:	60b9      	str	r1, [r7, #8]
 8007224:	415b      	adcs	r3, r3
 8007226:	60fb      	str	r3, [r7, #12]
 8007228:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800722c:	4641      	mov	r1, r8
 800722e:	1851      	adds	r1, r2, r1
 8007230:	6039      	str	r1, [r7, #0]
 8007232:	4649      	mov	r1, r9
 8007234:	414b      	adcs	r3, r1
 8007236:	607b      	str	r3, [r7, #4]
 8007238:	f04f 0200 	mov.w	r2, #0
 800723c:	f04f 0300 	mov.w	r3, #0
 8007240:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007244:	4659      	mov	r1, fp
 8007246:	00cb      	lsls	r3, r1, #3
 8007248:	4651      	mov	r1, sl
 800724a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800724e:	4651      	mov	r1, sl
 8007250:	00ca      	lsls	r2, r1, #3
 8007252:	4610      	mov	r0, r2
 8007254:	4619      	mov	r1, r3
 8007256:	4603      	mov	r3, r0
 8007258:	4642      	mov	r2, r8
 800725a:	189b      	adds	r3, r3, r2
 800725c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800725e:	464b      	mov	r3, r9
 8007260:	460a      	mov	r2, r1
 8007262:	eb42 0303 	adc.w	r3, r2, r3
 8007266:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007268:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800726c:	685b      	ldr	r3, [r3, #4]
 800726e:	2200      	movs	r2, #0
 8007270:	663b      	str	r3, [r7, #96]	@ 0x60
 8007272:	667a      	str	r2, [r7, #100]	@ 0x64
 8007274:	f04f 0200 	mov.w	r2, #0
 8007278:	f04f 0300 	mov.w	r3, #0
 800727c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007280:	4649      	mov	r1, r9
 8007282:	008b      	lsls	r3, r1, #2
 8007284:	4641      	mov	r1, r8
 8007286:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800728a:	4641      	mov	r1, r8
 800728c:	008a      	lsls	r2, r1, #2
 800728e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007292:	f7f8 fff5 	bl	8000280 <__aeabi_uldivmod>
 8007296:	4602      	mov	r2, r0
 8007298:	460b      	mov	r3, r1
 800729a:	4b0d      	ldr	r3, [pc, #52]	@ (80072d0 <UART_SetConfig+0x4e4>)
 800729c:	fba3 1302 	umull	r1, r3, r3, r2
 80072a0:	095b      	lsrs	r3, r3, #5
 80072a2:	2164      	movs	r1, #100	@ 0x64
 80072a4:	fb01 f303 	mul.w	r3, r1, r3
 80072a8:	1ad3      	subs	r3, r2, r3
 80072aa:	011b      	lsls	r3, r3, #4
 80072ac:	3332      	adds	r3, #50	@ 0x32
 80072ae:	4a08      	ldr	r2, [pc, #32]	@ (80072d0 <UART_SetConfig+0x4e4>)
 80072b0:	fba2 2303 	umull	r2, r3, r2, r3
 80072b4:	095b      	lsrs	r3, r3, #5
 80072b6:	f003 020f 	and.w	r2, r3, #15
 80072ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	4422      	add	r2, r4
 80072c2:	609a      	str	r2, [r3, #8]
}
 80072c4:	bf00      	nop
 80072c6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80072ca:	46bd      	mov	sp, r7
 80072cc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80072d0:	51eb851f 	.word	0x51eb851f

080072d4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80072d4:	b084      	sub	sp, #16
 80072d6:	b580      	push	{r7, lr}
 80072d8:	b084      	sub	sp, #16
 80072da:	af00      	add	r7, sp, #0
 80072dc:	6078      	str	r0, [r7, #4]
 80072de:	f107 001c 	add.w	r0, r7, #28
 80072e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80072e6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80072ea:	2b01      	cmp	r3, #1
 80072ec:	d123      	bne.n	8007336 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072f2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	68db      	ldr	r3, [r3, #12]
 80072fe:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007302:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007306:	687a      	ldr	r2, [r7, #4]
 8007308:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	68db      	ldr	r3, [r3, #12]
 800730e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007316:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800731a:	2b01      	cmp	r3, #1
 800731c:	d105      	bne.n	800732a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	68db      	ldr	r3, [r3, #12]
 8007322:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800732a:	6878      	ldr	r0, [r7, #4]
 800732c:	f000 f9dc 	bl	80076e8 <USB_CoreReset>
 8007330:	4603      	mov	r3, r0
 8007332:	73fb      	strb	r3, [r7, #15]
 8007334:	e01b      	b.n	800736e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	68db      	ldr	r3, [r3, #12]
 800733a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007342:	6878      	ldr	r0, [r7, #4]
 8007344:	f000 f9d0 	bl	80076e8 <USB_CoreReset>
 8007348:	4603      	mov	r3, r0
 800734a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800734c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007350:	2b00      	cmp	r3, #0
 8007352:	d106      	bne.n	8007362 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007358:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	639a      	str	r2, [r3, #56]	@ 0x38
 8007360:	e005      	b.n	800736e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007366:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800736e:	7fbb      	ldrb	r3, [r7, #30]
 8007370:	2b01      	cmp	r3, #1
 8007372:	d10b      	bne.n	800738c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	689b      	ldr	r3, [r3, #8]
 8007378:	f043 0206 	orr.w	r2, r3, #6
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	689b      	ldr	r3, [r3, #8]
 8007384:	f043 0220 	orr.w	r2, r3, #32
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800738c:	7bfb      	ldrb	r3, [r7, #15]
}
 800738e:	4618      	mov	r0, r3
 8007390:	3710      	adds	r7, #16
 8007392:	46bd      	mov	sp, r7
 8007394:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007398:	b004      	add	sp, #16
 800739a:	4770      	bx	lr

0800739c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800739c:	b480      	push	{r7}
 800739e:	b083      	sub	sp, #12
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	689b      	ldr	r3, [r3, #8]
 80073a8:	f043 0201 	orr.w	r2, r3, #1
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80073b0:	2300      	movs	r3, #0
}
 80073b2:	4618      	mov	r0, r3
 80073b4:	370c      	adds	r7, #12
 80073b6:	46bd      	mov	sp, r7
 80073b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073bc:	4770      	bx	lr

080073be <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80073be:	b480      	push	{r7}
 80073c0:	b083      	sub	sp, #12
 80073c2:	af00      	add	r7, sp, #0
 80073c4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	689b      	ldr	r3, [r3, #8]
 80073ca:	f023 0201 	bic.w	r2, r3, #1
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80073d2:	2300      	movs	r3, #0
}
 80073d4:	4618      	mov	r0, r3
 80073d6:	370c      	adds	r7, #12
 80073d8:	46bd      	mov	sp, r7
 80073da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073de:	4770      	bx	lr

080073e0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b084      	sub	sp, #16
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
 80073e8:	460b      	mov	r3, r1
 80073ea:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80073ec:	2300      	movs	r3, #0
 80073ee:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	68db      	ldr	r3, [r3, #12]
 80073f4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80073fc:	78fb      	ldrb	r3, [r7, #3]
 80073fe:	2b01      	cmp	r3, #1
 8007400:	d115      	bne.n	800742e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	68db      	ldr	r3, [r3, #12]
 8007406:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800740e:	200a      	movs	r0, #10
 8007410:	f7fa f8d2 	bl	80015b8 <HAL_Delay>
      ms += 10U;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	330a      	adds	r3, #10
 8007418:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800741a:	6878      	ldr	r0, [r7, #4]
 800741c:	f000 f956 	bl	80076cc <USB_GetMode>
 8007420:	4603      	mov	r3, r0
 8007422:	2b01      	cmp	r3, #1
 8007424:	d01e      	beq.n	8007464 <USB_SetCurrentMode+0x84>
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	2bc7      	cmp	r3, #199	@ 0xc7
 800742a:	d9f0      	bls.n	800740e <USB_SetCurrentMode+0x2e>
 800742c:	e01a      	b.n	8007464 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800742e:	78fb      	ldrb	r3, [r7, #3]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d115      	bne.n	8007460 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	68db      	ldr	r3, [r3, #12]
 8007438:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007440:	200a      	movs	r0, #10
 8007442:	f7fa f8b9 	bl	80015b8 <HAL_Delay>
      ms += 10U;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	330a      	adds	r3, #10
 800744a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800744c:	6878      	ldr	r0, [r7, #4]
 800744e:	f000 f93d 	bl	80076cc <USB_GetMode>
 8007452:	4603      	mov	r3, r0
 8007454:	2b00      	cmp	r3, #0
 8007456:	d005      	beq.n	8007464 <USB_SetCurrentMode+0x84>
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	2bc7      	cmp	r3, #199	@ 0xc7
 800745c:	d9f0      	bls.n	8007440 <USB_SetCurrentMode+0x60>
 800745e:	e001      	b.n	8007464 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007460:	2301      	movs	r3, #1
 8007462:	e005      	b.n	8007470 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	2bc8      	cmp	r3, #200	@ 0xc8
 8007468:	d101      	bne.n	800746e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800746a:	2301      	movs	r3, #1
 800746c:	e000      	b.n	8007470 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800746e:	2300      	movs	r3, #0
}
 8007470:	4618      	mov	r0, r3
 8007472:	3710      	adds	r7, #16
 8007474:	46bd      	mov	sp, r7
 8007476:	bd80      	pop	{r7, pc}

08007478 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007478:	b480      	push	{r7}
 800747a:	b085      	sub	sp, #20
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]
 8007480:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007482:	2300      	movs	r3, #0
 8007484:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	3301      	adds	r3, #1
 800748a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007492:	d901      	bls.n	8007498 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007494:	2303      	movs	r3, #3
 8007496:	e01b      	b.n	80074d0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	691b      	ldr	r3, [r3, #16]
 800749c:	2b00      	cmp	r3, #0
 800749e:	daf2      	bge.n	8007486 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80074a0:	2300      	movs	r3, #0
 80074a2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80074a4:	683b      	ldr	r3, [r7, #0]
 80074a6:	019b      	lsls	r3, r3, #6
 80074a8:	f043 0220 	orr.w	r2, r3, #32
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	3301      	adds	r3, #1
 80074b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80074bc:	d901      	bls.n	80074c2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80074be:	2303      	movs	r3, #3
 80074c0:	e006      	b.n	80074d0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	691b      	ldr	r3, [r3, #16]
 80074c6:	f003 0320 	and.w	r3, r3, #32
 80074ca:	2b20      	cmp	r3, #32
 80074cc:	d0f0      	beq.n	80074b0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80074ce:	2300      	movs	r3, #0
}
 80074d0:	4618      	mov	r0, r3
 80074d2:	3714      	adds	r7, #20
 80074d4:	46bd      	mov	sp, r7
 80074d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074da:	4770      	bx	lr

080074dc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80074dc:	b480      	push	{r7}
 80074de:	b085      	sub	sp, #20
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80074e4:	2300      	movs	r3, #0
 80074e6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	3301      	adds	r3, #1
 80074ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80074f4:	d901      	bls.n	80074fa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80074f6:	2303      	movs	r3, #3
 80074f8:	e018      	b.n	800752c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	691b      	ldr	r3, [r3, #16]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	daf2      	bge.n	80074e8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007502:	2300      	movs	r3, #0
 8007504:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	2210      	movs	r2, #16
 800750a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	3301      	adds	r3, #1
 8007510:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007518:	d901      	bls.n	800751e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800751a:	2303      	movs	r3, #3
 800751c:	e006      	b.n	800752c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	691b      	ldr	r3, [r3, #16]
 8007522:	f003 0310 	and.w	r3, r3, #16
 8007526:	2b10      	cmp	r3, #16
 8007528:	d0f0      	beq.n	800750c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800752a:	2300      	movs	r3, #0
}
 800752c:	4618      	mov	r0, r3
 800752e:	3714      	adds	r7, #20
 8007530:	46bd      	mov	sp, r7
 8007532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007536:	4770      	bx	lr

08007538 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007538:	b480      	push	{r7}
 800753a:	b089      	sub	sp, #36	@ 0x24
 800753c:	af00      	add	r7, sp, #0
 800753e:	60f8      	str	r0, [r7, #12]
 8007540:	60b9      	str	r1, [r7, #8]
 8007542:	4611      	mov	r1, r2
 8007544:	461a      	mov	r2, r3
 8007546:	460b      	mov	r3, r1
 8007548:	71fb      	strb	r3, [r7, #7]
 800754a:	4613      	mov	r3, r2
 800754c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007552:	68bb      	ldr	r3, [r7, #8]
 8007554:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007556:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800755a:	2b00      	cmp	r3, #0
 800755c:	d123      	bne.n	80075a6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800755e:	88bb      	ldrh	r3, [r7, #4]
 8007560:	3303      	adds	r3, #3
 8007562:	089b      	lsrs	r3, r3, #2
 8007564:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007566:	2300      	movs	r3, #0
 8007568:	61bb      	str	r3, [r7, #24]
 800756a:	e018      	b.n	800759e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800756c:	79fb      	ldrb	r3, [r7, #7]
 800756e:	031a      	lsls	r2, r3, #12
 8007570:	697b      	ldr	r3, [r7, #20]
 8007572:	4413      	add	r3, r2
 8007574:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007578:	461a      	mov	r2, r3
 800757a:	69fb      	ldr	r3, [r7, #28]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007580:	69fb      	ldr	r3, [r7, #28]
 8007582:	3301      	adds	r3, #1
 8007584:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007586:	69fb      	ldr	r3, [r7, #28]
 8007588:	3301      	adds	r3, #1
 800758a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800758c:	69fb      	ldr	r3, [r7, #28]
 800758e:	3301      	adds	r3, #1
 8007590:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007592:	69fb      	ldr	r3, [r7, #28]
 8007594:	3301      	adds	r3, #1
 8007596:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007598:	69bb      	ldr	r3, [r7, #24]
 800759a:	3301      	adds	r3, #1
 800759c:	61bb      	str	r3, [r7, #24]
 800759e:	69ba      	ldr	r2, [r7, #24]
 80075a0:	693b      	ldr	r3, [r7, #16]
 80075a2:	429a      	cmp	r2, r3
 80075a4:	d3e2      	bcc.n	800756c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80075a6:	2300      	movs	r3, #0
}
 80075a8:	4618      	mov	r0, r3
 80075aa:	3724      	adds	r7, #36	@ 0x24
 80075ac:	46bd      	mov	sp, r7
 80075ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b2:	4770      	bx	lr

080075b4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80075b4:	b480      	push	{r7}
 80075b6:	b08b      	sub	sp, #44	@ 0x2c
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	60f8      	str	r0, [r7, #12]
 80075bc:	60b9      	str	r1, [r7, #8]
 80075be:	4613      	mov	r3, r2
 80075c0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80075ca:	88fb      	ldrh	r3, [r7, #6]
 80075cc:	089b      	lsrs	r3, r3, #2
 80075ce:	b29b      	uxth	r3, r3
 80075d0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80075d2:	88fb      	ldrh	r3, [r7, #6]
 80075d4:	f003 0303 	and.w	r3, r3, #3
 80075d8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80075da:	2300      	movs	r3, #0
 80075dc:	623b      	str	r3, [r7, #32]
 80075de:	e014      	b.n	800760a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80075e0:	69bb      	ldr	r3, [r7, #24]
 80075e2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80075e6:	681a      	ldr	r2, [r3, #0]
 80075e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075ea:	601a      	str	r2, [r3, #0]
    pDest++;
 80075ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075ee:	3301      	adds	r3, #1
 80075f0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80075f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075f4:	3301      	adds	r3, #1
 80075f6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80075f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075fa:	3301      	adds	r3, #1
 80075fc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80075fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007600:	3301      	adds	r3, #1
 8007602:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007604:	6a3b      	ldr	r3, [r7, #32]
 8007606:	3301      	adds	r3, #1
 8007608:	623b      	str	r3, [r7, #32]
 800760a:	6a3a      	ldr	r2, [r7, #32]
 800760c:	697b      	ldr	r3, [r7, #20]
 800760e:	429a      	cmp	r2, r3
 8007610:	d3e6      	bcc.n	80075e0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007612:	8bfb      	ldrh	r3, [r7, #30]
 8007614:	2b00      	cmp	r3, #0
 8007616:	d01e      	beq.n	8007656 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007618:	2300      	movs	r3, #0
 800761a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800761c:	69bb      	ldr	r3, [r7, #24]
 800761e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007622:	461a      	mov	r2, r3
 8007624:	f107 0310 	add.w	r3, r7, #16
 8007628:	6812      	ldr	r2, [r2, #0]
 800762a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800762c:	693a      	ldr	r2, [r7, #16]
 800762e:	6a3b      	ldr	r3, [r7, #32]
 8007630:	b2db      	uxtb	r3, r3
 8007632:	00db      	lsls	r3, r3, #3
 8007634:	fa22 f303 	lsr.w	r3, r2, r3
 8007638:	b2da      	uxtb	r2, r3
 800763a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800763c:	701a      	strb	r2, [r3, #0]
      i++;
 800763e:	6a3b      	ldr	r3, [r7, #32]
 8007640:	3301      	adds	r3, #1
 8007642:	623b      	str	r3, [r7, #32]
      pDest++;
 8007644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007646:	3301      	adds	r3, #1
 8007648:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800764a:	8bfb      	ldrh	r3, [r7, #30]
 800764c:	3b01      	subs	r3, #1
 800764e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007650:	8bfb      	ldrh	r3, [r7, #30]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d1ea      	bne.n	800762c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007658:	4618      	mov	r0, r3
 800765a:	372c      	adds	r7, #44	@ 0x2c
 800765c:	46bd      	mov	sp, r7
 800765e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007662:	4770      	bx	lr

08007664 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007664:	b480      	push	{r7}
 8007666:	b085      	sub	sp, #20
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	695b      	ldr	r3, [r3, #20]
 8007670:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	699b      	ldr	r3, [r3, #24]
 8007676:	68fa      	ldr	r2, [r7, #12]
 8007678:	4013      	ands	r3, r2
 800767a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800767c:	68fb      	ldr	r3, [r7, #12]
}
 800767e:	4618      	mov	r0, r3
 8007680:	3714      	adds	r7, #20
 8007682:	46bd      	mov	sp, r7
 8007684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007688:	4770      	bx	lr

0800768a <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800768a:	b480      	push	{r7}
 800768c:	b085      	sub	sp, #20
 800768e:	af00      	add	r7, sp, #0
 8007690:	6078      	str	r0, [r7, #4]
 8007692:	460b      	mov	r3, r1
 8007694:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 800769a:	78fb      	ldrb	r3, [r7, #3]
 800769c:	015a      	lsls	r2, r3, #5
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	4413      	add	r3, r2
 80076a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80076a6:	689b      	ldr	r3, [r3, #8]
 80076a8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80076aa:	78fb      	ldrb	r3, [r7, #3]
 80076ac:	015a      	lsls	r2, r3, #5
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	4413      	add	r3, r2
 80076b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80076b6:	68db      	ldr	r3, [r3, #12]
 80076b8:	68ba      	ldr	r2, [r7, #8]
 80076ba:	4013      	ands	r3, r2
 80076bc:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80076be:	68bb      	ldr	r3, [r7, #8]
}
 80076c0:	4618      	mov	r0, r3
 80076c2:	3714      	adds	r7, #20
 80076c4:	46bd      	mov	sp, r7
 80076c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ca:	4770      	bx	lr

080076cc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80076cc:	b480      	push	{r7}
 80076ce:	b083      	sub	sp, #12
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	695b      	ldr	r3, [r3, #20]
 80076d8:	f003 0301 	and.w	r3, r3, #1
}
 80076dc:	4618      	mov	r0, r3
 80076de:	370c      	adds	r7, #12
 80076e0:	46bd      	mov	sp, r7
 80076e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e6:	4770      	bx	lr

080076e8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80076e8:	b480      	push	{r7}
 80076ea:	b085      	sub	sp, #20
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80076f0:	2300      	movs	r3, #0
 80076f2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	3301      	adds	r3, #1
 80076f8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007700:	d901      	bls.n	8007706 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007702:	2303      	movs	r3, #3
 8007704:	e022      	b.n	800774c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	691b      	ldr	r3, [r3, #16]
 800770a:	2b00      	cmp	r3, #0
 800770c:	daf2      	bge.n	80076f4 <USB_CoreReset+0xc>

  count = 10U;
 800770e:	230a      	movs	r3, #10
 8007710:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8007712:	e002      	b.n	800771a <USB_CoreReset+0x32>
  {
    count--;
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	3b01      	subs	r3, #1
 8007718:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	2b00      	cmp	r3, #0
 800771e:	d1f9      	bne.n	8007714 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	691b      	ldr	r3, [r3, #16]
 8007724:	f043 0201 	orr.w	r2, r3, #1
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	3301      	adds	r3, #1
 8007730:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007738:	d901      	bls.n	800773e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800773a:	2303      	movs	r3, #3
 800773c:	e006      	b.n	800774c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	691b      	ldr	r3, [r3, #16]
 8007742:	f003 0301 	and.w	r3, r3, #1
 8007746:	2b01      	cmp	r3, #1
 8007748:	d0f0      	beq.n	800772c <USB_CoreReset+0x44>

  return HAL_OK;
 800774a:	2300      	movs	r3, #0
}
 800774c:	4618      	mov	r0, r3
 800774e:	3714      	adds	r7, #20
 8007750:	46bd      	mov	sp, r7
 8007752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007756:	4770      	bx	lr

08007758 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007758:	b084      	sub	sp, #16
 800775a:	b580      	push	{r7, lr}
 800775c:	b086      	sub	sp, #24
 800775e:	af00      	add	r7, sp, #0
 8007760:	6078      	str	r0, [r7, #4]
 8007762:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007766:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800776a:	2300      	movs	r3, #0
 800776c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007778:	461a      	mov	r2, r3
 800777a:	2300      	movs	r3, #0
 800777c:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007782:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800778e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800779a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	68db      	ldr	r3, [r3, #12]
 80077a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d119      	bne.n	80077e2 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80077ae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80077b2:	2b01      	cmp	r3, #1
 80077b4:	d10a      	bne.n	80077cc <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	68fa      	ldr	r2, [r7, #12]
 80077c0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80077c4:	f043 0304 	orr.w	r3, r3, #4
 80077c8:	6013      	str	r3, [r2, #0]
 80077ca:	e014      	b.n	80077f6 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	68fa      	ldr	r2, [r7, #12]
 80077d6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80077da:	f023 0304 	bic.w	r3, r3, #4
 80077de:	6013      	str	r3, [r2, #0]
 80077e0:	e009      	b.n	80077f6 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	68fa      	ldr	r2, [r7, #12]
 80077ec:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80077f0:	f023 0304 	bic.w	r3, r3, #4
 80077f4:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80077f6:	2110      	movs	r1, #16
 80077f8:	6878      	ldr	r0, [r7, #4]
 80077fa:	f7ff fe3d 	bl	8007478 <USB_FlushTxFifo>
 80077fe:	4603      	mov	r3, r0
 8007800:	2b00      	cmp	r3, #0
 8007802:	d001      	beq.n	8007808 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8007804:	2301      	movs	r3, #1
 8007806:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007808:	6878      	ldr	r0, [r7, #4]
 800780a:	f7ff fe67 	bl	80074dc <USB_FlushRxFifo>
 800780e:	4603      	mov	r3, r0
 8007810:	2b00      	cmp	r3, #0
 8007812:	d001      	beq.n	8007818 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8007814:	2301      	movs	r3, #1
 8007816:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8007818:	2300      	movs	r3, #0
 800781a:	613b      	str	r3, [r7, #16]
 800781c:	e015      	b.n	800784a <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800781e:	693b      	ldr	r3, [r7, #16]
 8007820:	015a      	lsls	r2, r3, #5
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	4413      	add	r3, r2
 8007826:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800782a:	461a      	mov	r2, r3
 800782c:	f04f 33ff 	mov.w	r3, #4294967295
 8007830:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8007832:	693b      	ldr	r3, [r7, #16]
 8007834:	015a      	lsls	r2, r3, #5
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	4413      	add	r3, r2
 800783a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800783e:	461a      	mov	r2, r3
 8007840:	2300      	movs	r3, #0
 8007842:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8007844:	693b      	ldr	r3, [r7, #16]
 8007846:	3301      	adds	r3, #1
 8007848:	613b      	str	r3, [r7, #16]
 800784a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800784e:	461a      	mov	r2, r3
 8007850:	693b      	ldr	r3, [r7, #16]
 8007852:	4293      	cmp	r3, r2
 8007854:	d3e3      	bcc.n	800781e <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2200      	movs	r2, #0
 800785a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	f04f 32ff 	mov.w	r2, #4294967295
 8007862:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	4a18      	ldr	r2, [pc, #96]	@ (80078c8 <USB_HostInit+0x170>)
 8007868:	4293      	cmp	r3, r2
 800786a:	d10b      	bne.n	8007884 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007872:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	4a15      	ldr	r2, [pc, #84]	@ (80078cc <USB_HostInit+0x174>)
 8007878:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	4a14      	ldr	r2, [pc, #80]	@ (80078d0 <USB_HostInit+0x178>)
 800787e:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8007882:	e009      	b.n	8007898 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2280      	movs	r2, #128	@ 0x80
 8007888:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	4a11      	ldr	r2, [pc, #68]	@ (80078d4 <USB_HostInit+0x17c>)
 800788e:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	4a11      	ldr	r2, [pc, #68]	@ (80078d8 <USB_HostInit+0x180>)
 8007894:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007898:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800789c:	2b00      	cmp	r3, #0
 800789e:	d105      	bne.n	80078ac <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	699b      	ldr	r3, [r3, #24]
 80078a4:	f043 0210 	orr.w	r2, r3, #16
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	699a      	ldr	r2, [r3, #24]
 80078b0:	4b0a      	ldr	r3, [pc, #40]	@ (80078dc <USB_HostInit+0x184>)
 80078b2:	4313      	orrs	r3, r2
 80078b4:	687a      	ldr	r2, [r7, #4]
 80078b6:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 80078b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80078ba:	4618      	mov	r0, r3
 80078bc:	3718      	adds	r7, #24
 80078be:	46bd      	mov	sp, r7
 80078c0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80078c4:	b004      	add	sp, #16
 80078c6:	4770      	bx	lr
 80078c8:	40040000 	.word	0x40040000
 80078cc:	01000200 	.word	0x01000200
 80078d0:	00e00300 	.word	0x00e00300
 80078d4:	00600080 	.word	0x00600080
 80078d8:	004000e0 	.word	0x004000e0
 80078dc:	a3200008 	.word	0xa3200008

080078e0 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80078e0:	b480      	push	{r7}
 80078e2:	b085      	sub	sp, #20
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
 80078e8:	460b      	mov	r3, r1
 80078ea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	68fa      	ldr	r2, [r7, #12]
 80078fa:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80078fe:	f023 0303 	bic.w	r3, r3, #3
 8007902:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800790a:	681a      	ldr	r2, [r3, #0]
 800790c:	78fb      	ldrb	r3, [r7, #3]
 800790e:	f003 0303 	and.w	r3, r3, #3
 8007912:	68f9      	ldr	r1, [r7, #12]
 8007914:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007918:	4313      	orrs	r3, r2
 800791a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800791c:	78fb      	ldrb	r3, [r7, #3]
 800791e:	2b01      	cmp	r3, #1
 8007920:	d107      	bne.n	8007932 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007928:	461a      	mov	r2, r3
 800792a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800792e:	6053      	str	r3, [r2, #4]
 8007930:	e00c      	b.n	800794c <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8007932:	78fb      	ldrb	r3, [r7, #3]
 8007934:	2b02      	cmp	r3, #2
 8007936:	d107      	bne.n	8007948 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800793e:	461a      	mov	r2, r3
 8007940:	f241 7370 	movw	r3, #6000	@ 0x1770
 8007944:	6053      	str	r3, [r2, #4]
 8007946:	e001      	b.n	800794c <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8007948:	2301      	movs	r3, #1
 800794a:	e000      	b.n	800794e <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 800794c:	2300      	movs	r3, #0
}
 800794e:	4618      	mov	r0, r3
 8007950:	3714      	adds	r7, #20
 8007952:	46bd      	mov	sp, r7
 8007954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007958:	4770      	bx	lr

0800795a <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800795a:	b580      	push	{r7, lr}
 800795c:	b084      	sub	sp, #16
 800795e:	af00      	add	r7, sp, #0
 8007960:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8007966:	2300      	movs	r3, #0
 8007968:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007974:	68bb      	ldr	r3, [r7, #8]
 8007976:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800797a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	68fa      	ldr	r2, [r7, #12]
 8007980:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007984:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007988:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800798a:	2064      	movs	r0, #100	@ 0x64
 800798c:	f7f9 fe14 	bl	80015b8 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8007990:	68bb      	ldr	r3, [r7, #8]
 8007992:	68fa      	ldr	r2, [r7, #12]
 8007994:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007998:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800799c:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800799e:	200a      	movs	r0, #10
 80079a0:	f7f9 fe0a 	bl	80015b8 <HAL_Delay>

  return HAL_OK;
 80079a4:	2300      	movs	r3, #0
}
 80079a6:	4618      	mov	r0, r3
 80079a8:	3710      	adds	r7, #16
 80079aa:	46bd      	mov	sp, r7
 80079ac:	bd80      	pop	{r7, pc}

080079ae <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80079ae:	b480      	push	{r7}
 80079b0:	b085      	sub	sp, #20
 80079b2:	af00      	add	r7, sp, #0
 80079b4:	6078      	str	r0, [r7, #4]
 80079b6:	460b      	mov	r3, r1
 80079b8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80079be:	2300      	movs	r3, #0
 80079c0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80079cc:	68bb      	ldr	r3, [r7, #8]
 80079ce:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80079d2:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80079d4:	68bb      	ldr	r3, [r7, #8]
 80079d6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d109      	bne.n	80079f2 <USB_DriveVbus+0x44>
 80079de:	78fb      	ldrb	r3, [r7, #3]
 80079e0:	2b01      	cmp	r3, #1
 80079e2:	d106      	bne.n	80079f2 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80079e4:	68bb      	ldr	r3, [r7, #8]
 80079e6:	68fa      	ldr	r2, [r7, #12]
 80079e8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80079ec:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80079f0:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80079f2:	68bb      	ldr	r3, [r7, #8]
 80079f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80079f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80079fc:	d109      	bne.n	8007a12 <USB_DriveVbus+0x64>
 80079fe:	78fb      	ldrb	r3, [r7, #3]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d106      	bne.n	8007a12 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8007a04:	68bb      	ldr	r3, [r7, #8]
 8007a06:	68fa      	ldr	r2, [r7, #12]
 8007a08:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007a0c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007a10:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8007a12:	2300      	movs	r3, #0
}
 8007a14:	4618      	mov	r0, r3
 8007a16:	3714      	adds	r7, #20
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1e:	4770      	bx	lr

08007a20 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8007a20:	b480      	push	{r7}
 8007a22:	b085      	sub	sp, #20
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8007a3a:	68bb      	ldr	r3, [r7, #8]
 8007a3c:	0c5b      	lsrs	r3, r3, #17
 8007a3e:	f003 0303 	and.w	r3, r3, #3
}
 8007a42:	4618      	mov	r0, r3
 8007a44:	3714      	adds	r7, #20
 8007a46:	46bd      	mov	sp, r7
 8007a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4c:	4770      	bx	lr

08007a4e <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8007a4e:	b480      	push	{r7}
 8007a50:	b085      	sub	sp, #20
 8007a52:	af00      	add	r7, sp, #0
 8007a54:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007a60:	689b      	ldr	r3, [r3, #8]
 8007a62:	b29b      	uxth	r3, r3
}
 8007a64:	4618      	mov	r0, r3
 8007a66:	3714      	adds	r7, #20
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6e:	4770      	bx	lr

08007a70 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b088      	sub	sp, #32
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
 8007a78:	4608      	mov	r0, r1
 8007a7a:	4611      	mov	r1, r2
 8007a7c:	461a      	mov	r2, r3
 8007a7e:	4603      	mov	r3, r0
 8007a80:	70fb      	strb	r3, [r7, #3]
 8007a82:	460b      	mov	r3, r1
 8007a84:	70bb      	strb	r3, [r7, #2]
 8007a86:	4613      	mov	r3, r2
 8007a88:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8007a92:	78fb      	ldrb	r3, [r7, #3]
 8007a94:	015a      	lsls	r2, r3, #5
 8007a96:	693b      	ldr	r3, [r7, #16]
 8007a98:	4413      	add	r3, r2
 8007a9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a9e:	461a      	mov	r2, r3
 8007aa0:	f04f 33ff 	mov.w	r3, #4294967295
 8007aa4:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8007aa6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007aaa:	2b03      	cmp	r3, #3
 8007aac:	d87c      	bhi.n	8007ba8 <USB_HC_Init+0x138>
 8007aae:	a201      	add	r2, pc, #4	@ (adr r2, 8007ab4 <USB_HC_Init+0x44>)
 8007ab0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ab4:	08007ac5 	.word	0x08007ac5
 8007ab8:	08007b6b 	.word	0x08007b6b
 8007abc:	08007ac5 	.word	0x08007ac5
 8007ac0:	08007b2d 	.word	0x08007b2d
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007ac4:	78fb      	ldrb	r3, [r7, #3]
 8007ac6:	015a      	lsls	r2, r3, #5
 8007ac8:	693b      	ldr	r3, [r7, #16]
 8007aca:	4413      	add	r3, r2
 8007acc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ad0:	461a      	mov	r2, r3
 8007ad2:	f240 439d 	movw	r3, #1181	@ 0x49d
 8007ad6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8007ad8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	da10      	bge.n	8007b02 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007ae0:	78fb      	ldrb	r3, [r7, #3]
 8007ae2:	015a      	lsls	r2, r3, #5
 8007ae4:	693b      	ldr	r3, [r7, #16]
 8007ae6:	4413      	add	r3, r2
 8007ae8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007aec:	68db      	ldr	r3, [r3, #12]
 8007aee:	78fa      	ldrb	r2, [r7, #3]
 8007af0:	0151      	lsls	r1, r2, #5
 8007af2:	693a      	ldr	r2, [r7, #16]
 8007af4:	440a      	add	r2, r1
 8007af6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007afa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007afe:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8007b00:	e055      	b.n	8007bae <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	4a6f      	ldr	r2, [pc, #444]	@ (8007cc4 <USB_HC_Init+0x254>)
 8007b06:	4293      	cmp	r3, r2
 8007b08:	d151      	bne.n	8007bae <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8007b0a:	78fb      	ldrb	r3, [r7, #3]
 8007b0c:	015a      	lsls	r2, r3, #5
 8007b0e:	693b      	ldr	r3, [r7, #16]
 8007b10:	4413      	add	r3, r2
 8007b12:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b16:	68db      	ldr	r3, [r3, #12]
 8007b18:	78fa      	ldrb	r2, [r7, #3]
 8007b1a:	0151      	lsls	r1, r2, #5
 8007b1c:	693a      	ldr	r2, [r7, #16]
 8007b1e:	440a      	add	r2, r1
 8007b20:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b24:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007b28:	60d3      	str	r3, [r2, #12]
      break;
 8007b2a:	e040      	b.n	8007bae <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007b2c:	78fb      	ldrb	r3, [r7, #3]
 8007b2e:	015a      	lsls	r2, r3, #5
 8007b30:	693b      	ldr	r3, [r7, #16]
 8007b32:	4413      	add	r3, r2
 8007b34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b38:	461a      	mov	r2, r3
 8007b3a:	f240 639d 	movw	r3, #1693	@ 0x69d
 8007b3e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007b40:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	da34      	bge.n	8007bb2 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007b48:	78fb      	ldrb	r3, [r7, #3]
 8007b4a:	015a      	lsls	r2, r3, #5
 8007b4c:	693b      	ldr	r3, [r7, #16]
 8007b4e:	4413      	add	r3, r2
 8007b50:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b54:	68db      	ldr	r3, [r3, #12]
 8007b56:	78fa      	ldrb	r2, [r7, #3]
 8007b58:	0151      	lsls	r1, r2, #5
 8007b5a:	693a      	ldr	r2, [r7, #16]
 8007b5c:	440a      	add	r2, r1
 8007b5e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b62:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007b66:	60d3      	str	r3, [r2, #12]
      }

      break;
 8007b68:	e023      	b.n	8007bb2 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007b6a:	78fb      	ldrb	r3, [r7, #3]
 8007b6c:	015a      	lsls	r2, r3, #5
 8007b6e:	693b      	ldr	r3, [r7, #16]
 8007b70:	4413      	add	r3, r2
 8007b72:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b76:	461a      	mov	r2, r3
 8007b78:	f240 2325 	movw	r3, #549	@ 0x225
 8007b7c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007b7e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	da17      	bge.n	8007bb6 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8007b86:	78fb      	ldrb	r3, [r7, #3]
 8007b88:	015a      	lsls	r2, r3, #5
 8007b8a:	693b      	ldr	r3, [r7, #16]
 8007b8c:	4413      	add	r3, r2
 8007b8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b92:	68db      	ldr	r3, [r3, #12]
 8007b94:	78fa      	ldrb	r2, [r7, #3]
 8007b96:	0151      	lsls	r1, r2, #5
 8007b98:	693a      	ldr	r2, [r7, #16]
 8007b9a:	440a      	add	r2, r1
 8007b9c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007ba0:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8007ba4:	60d3      	str	r3, [r2, #12]
      }
      break;
 8007ba6:	e006      	b.n	8007bb6 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8007ba8:	2301      	movs	r3, #1
 8007baa:	77fb      	strb	r3, [r7, #31]
      break;
 8007bac:	e004      	b.n	8007bb8 <USB_HC_Init+0x148>
      break;
 8007bae:	bf00      	nop
 8007bb0:	e002      	b.n	8007bb8 <USB_HC_Init+0x148>
      break;
 8007bb2:	bf00      	nop
 8007bb4:	e000      	b.n	8007bb8 <USB_HC_Init+0x148>
      break;
 8007bb6:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8007bb8:	78fb      	ldrb	r3, [r7, #3]
 8007bba:	015a      	lsls	r2, r3, #5
 8007bbc:	693b      	ldr	r3, [r7, #16]
 8007bbe:	4413      	add	r3, r2
 8007bc0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007bc4:	461a      	mov	r2, r3
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8007bca:	78fb      	ldrb	r3, [r7, #3]
 8007bcc:	015a      	lsls	r2, r3, #5
 8007bce:	693b      	ldr	r3, [r7, #16]
 8007bd0:	4413      	add	r3, r2
 8007bd2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007bd6:	68db      	ldr	r3, [r3, #12]
 8007bd8:	78fa      	ldrb	r2, [r7, #3]
 8007bda:	0151      	lsls	r1, r2, #5
 8007bdc:	693a      	ldr	r2, [r7, #16]
 8007bde:	440a      	add	r2, r1
 8007be0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007be4:	f043 0302 	orr.w	r3, r3, #2
 8007be8:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8007bea:	693b      	ldr	r3, [r7, #16]
 8007bec:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007bf0:	699a      	ldr	r2, [r3, #24]
 8007bf2:	78fb      	ldrb	r3, [r7, #3]
 8007bf4:	f003 030f 	and.w	r3, r3, #15
 8007bf8:	2101      	movs	r1, #1
 8007bfa:	fa01 f303 	lsl.w	r3, r1, r3
 8007bfe:	6939      	ldr	r1, [r7, #16]
 8007c00:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007c04:	4313      	orrs	r3, r2
 8007c06:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	699b      	ldr	r3, [r3, #24]
 8007c0c:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8007c14:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	da03      	bge.n	8007c24 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8007c1c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c20:	61bb      	str	r3, [r7, #24]
 8007c22:	e001      	b.n	8007c28 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8007c24:	2300      	movs	r3, #0
 8007c26:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8007c28:	6878      	ldr	r0, [r7, #4]
 8007c2a:	f7ff fef9 	bl	8007a20 <USB_GetHostSpeed>
 8007c2e:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8007c30:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007c34:	2b02      	cmp	r3, #2
 8007c36:	d106      	bne.n	8007c46 <USB_HC_Init+0x1d6>
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	2b02      	cmp	r3, #2
 8007c3c:	d003      	beq.n	8007c46 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8007c3e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007c42:	617b      	str	r3, [r7, #20]
 8007c44:	e001      	b.n	8007c4a <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8007c46:	2300      	movs	r3, #0
 8007c48:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007c4a:	787b      	ldrb	r3, [r7, #1]
 8007c4c:	059b      	lsls	r3, r3, #22
 8007c4e:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007c52:	78bb      	ldrb	r3, [r7, #2]
 8007c54:	02db      	lsls	r3, r3, #11
 8007c56:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007c5a:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007c5c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007c60:	049b      	lsls	r3, r3, #18
 8007c62:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007c66:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8007c68:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007c6a:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007c6e:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8007c70:	69bb      	ldr	r3, [r7, #24]
 8007c72:	431a      	orrs	r2, r3
 8007c74:	697b      	ldr	r3, [r7, #20]
 8007c76:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007c78:	78fa      	ldrb	r2, [r7, #3]
 8007c7a:	0151      	lsls	r1, r2, #5
 8007c7c:	693a      	ldr	r2, [r7, #16]
 8007c7e:	440a      	add	r2, r1
 8007c80:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8007c84:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007c88:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8007c8a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007c8e:	2b03      	cmp	r3, #3
 8007c90:	d003      	beq.n	8007c9a <USB_HC_Init+0x22a>
 8007c92:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007c96:	2b01      	cmp	r3, #1
 8007c98:	d10f      	bne.n	8007cba <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8007c9a:	78fb      	ldrb	r3, [r7, #3]
 8007c9c:	015a      	lsls	r2, r3, #5
 8007c9e:	693b      	ldr	r3, [r7, #16]
 8007ca0:	4413      	add	r3, r2
 8007ca2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	78fa      	ldrb	r2, [r7, #3]
 8007caa:	0151      	lsls	r1, r2, #5
 8007cac:	693a      	ldr	r2, [r7, #16]
 8007cae:	440a      	add	r2, r1
 8007cb0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007cb4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007cb8:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8007cba:	7ffb      	ldrb	r3, [r7, #31]
}
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	3720      	adds	r7, #32
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	bd80      	pop	{r7, pc}
 8007cc4:	40040000 	.word	0x40040000

08007cc8 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b08c      	sub	sp, #48	@ 0x30
 8007ccc:	af02      	add	r7, sp, #8
 8007cce:	60f8      	str	r0, [r7, #12]
 8007cd0:	60b9      	str	r1, [r7, #8]
 8007cd2:	4613      	mov	r3, r2
 8007cd4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8007cda:	68bb      	ldr	r3, [r7, #8]
 8007cdc:	785b      	ldrb	r3, [r3, #1]
 8007cde:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8007ce0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007ce4:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	4a5d      	ldr	r2, [pc, #372]	@ (8007e60 <USB_HC_StartXfer+0x198>)
 8007cea:	4293      	cmp	r3, r2
 8007cec:	d12f      	bne.n	8007d4e <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8007cee:	79fb      	ldrb	r3, [r7, #7]
 8007cf0:	2b01      	cmp	r3, #1
 8007cf2:	d11c      	bne.n	8007d2e <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8007cf4:	68bb      	ldr	r3, [r7, #8]
 8007cf6:	7c9b      	ldrb	r3, [r3, #18]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d003      	beq.n	8007d04 <USB_HC_StartXfer+0x3c>
 8007cfc:	68bb      	ldr	r3, [r7, #8]
 8007cfe:	7c9b      	ldrb	r3, [r3, #18]
 8007d00:	2b02      	cmp	r3, #2
 8007d02:	d124      	bne.n	8007d4e <USB_HC_StartXfer+0x86>
 8007d04:	68bb      	ldr	r3, [r7, #8]
 8007d06:	799b      	ldrb	r3, [r3, #6]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d120      	bne.n	8007d4e <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8007d0c:	69fb      	ldr	r3, [r7, #28]
 8007d0e:	015a      	lsls	r2, r3, #5
 8007d10:	6a3b      	ldr	r3, [r7, #32]
 8007d12:	4413      	add	r3, r2
 8007d14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d18:	68db      	ldr	r3, [r3, #12]
 8007d1a:	69fa      	ldr	r2, [r7, #28]
 8007d1c:	0151      	lsls	r1, r2, #5
 8007d1e:	6a3a      	ldr	r2, [r7, #32]
 8007d20:	440a      	add	r2, r1
 8007d22:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007d26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d2a:	60d3      	str	r3, [r2, #12]
 8007d2c:	e00f      	b.n	8007d4e <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8007d2e:	68bb      	ldr	r3, [r7, #8]
 8007d30:	791b      	ldrb	r3, [r3, #4]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d10b      	bne.n	8007d4e <USB_HC_StartXfer+0x86>
 8007d36:	68bb      	ldr	r3, [r7, #8]
 8007d38:	795b      	ldrb	r3, [r3, #5]
 8007d3a:	2b01      	cmp	r3, #1
 8007d3c:	d107      	bne.n	8007d4e <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8007d3e:	68bb      	ldr	r3, [r7, #8]
 8007d40:	785b      	ldrb	r3, [r3, #1]
 8007d42:	4619      	mov	r1, r3
 8007d44:	68f8      	ldr	r0, [r7, #12]
 8007d46:	f000 fb6b 	bl	8008420 <USB_DoPing>
        return HAL_OK;
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	e232      	b.n	80081b4 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8007d4e:	68bb      	ldr	r3, [r7, #8]
 8007d50:	799b      	ldrb	r3, [r3, #6]
 8007d52:	2b01      	cmp	r3, #1
 8007d54:	d158      	bne.n	8007e08 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8007d56:	2301      	movs	r3, #1
 8007d58:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8007d5a:	68bb      	ldr	r3, [r7, #8]
 8007d5c:	78db      	ldrb	r3, [r3, #3]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d007      	beq.n	8007d72 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007d62:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007d64:	68ba      	ldr	r2, [r7, #8]
 8007d66:	8a92      	ldrh	r2, [r2, #20]
 8007d68:	fb03 f202 	mul.w	r2, r3, r2
 8007d6c:	68bb      	ldr	r3, [r7, #8]
 8007d6e:	61da      	str	r2, [r3, #28]
 8007d70:	e07c      	b.n	8007e6c <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8007d72:	68bb      	ldr	r3, [r7, #8]
 8007d74:	7c9b      	ldrb	r3, [r3, #18]
 8007d76:	2b01      	cmp	r3, #1
 8007d78:	d130      	bne.n	8007ddc <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8007d7a:	68bb      	ldr	r3, [r7, #8]
 8007d7c:	6a1b      	ldr	r3, [r3, #32]
 8007d7e:	2bbc      	cmp	r3, #188	@ 0xbc
 8007d80:	d918      	bls.n	8007db4 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8007d82:	68bb      	ldr	r3, [r7, #8]
 8007d84:	8a9b      	ldrh	r3, [r3, #20]
 8007d86:	461a      	mov	r2, r3
 8007d88:	68bb      	ldr	r3, [r7, #8]
 8007d8a:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8007d8c:	68bb      	ldr	r3, [r7, #8]
 8007d8e:	69da      	ldr	r2, [r3, #28]
 8007d90:	68bb      	ldr	r3, [r7, #8]
 8007d92:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8007d94:	68bb      	ldr	r3, [r7, #8]
 8007d96:	68db      	ldr	r3, [r3, #12]
 8007d98:	2b01      	cmp	r3, #1
 8007d9a:	d003      	beq.n	8007da4 <USB_HC_StartXfer+0xdc>
 8007d9c:	68bb      	ldr	r3, [r7, #8]
 8007d9e:	68db      	ldr	r3, [r3, #12]
 8007da0:	2b02      	cmp	r3, #2
 8007da2:	d103      	bne.n	8007dac <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8007da4:	68bb      	ldr	r3, [r7, #8]
 8007da6:	2202      	movs	r2, #2
 8007da8:	60da      	str	r2, [r3, #12]
 8007daa:	e05f      	b.n	8007e6c <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	2201      	movs	r2, #1
 8007db0:	60da      	str	r2, [r3, #12]
 8007db2:	e05b      	b.n	8007e6c <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	6a1a      	ldr	r2, [r3, #32]
 8007db8:	68bb      	ldr	r3, [r7, #8]
 8007dba:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8007dbc:	68bb      	ldr	r3, [r7, #8]
 8007dbe:	68db      	ldr	r3, [r3, #12]
 8007dc0:	2b01      	cmp	r3, #1
 8007dc2:	d007      	beq.n	8007dd4 <USB_HC_StartXfer+0x10c>
 8007dc4:	68bb      	ldr	r3, [r7, #8]
 8007dc6:	68db      	ldr	r3, [r3, #12]
 8007dc8:	2b02      	cmp	r3, #2
 8007dca:	d003      	beq.n	8007dd4 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8007dcc:	68bb      	ldr	r3, [r7, #8]
 8007dce:	2204      	movs	r2, #4
 8007dd0:	60da      	str	r2, [r3, #12]
 8007dd2:	e04b      	b.n	8007e6c <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8007dd4:	68bb      	ldr	r3, [r7, #8]
 8007dd6:	2203      	movs	r2, #3
 8007dd8:	60da      	str	r2, [r3, #12]
 8007dda:	e047      	b.n	8007e6c <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8007ddc:	79fb      	ldrb	r3, [r7, #7]
 8007dde:	2b01      	cmp	r3, #1
 8007de0:	d10d      	bne.n	8007dfe <USB_HC_StartXfer+0x136>
 8007de2:	68bb      	ldr	r3, [r7, #8]
 8007de4:	6a1b      	ldr	r3, [r3, #32]
 8007de6:	68ba      	ldr	r2, [r7, #8]
 8007de8:	8a92      	ldrh	r2, [r2, #20]
 8007dea:	4293      	cmp	r3, r2
 8007dec:	d907      	bls.n	8007dfe <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007dee:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007df0:	68ba      	ldr	r2, [r7, #8]
 8007df2:	8a92      	ldrh	r2, [r2, #20]
 8007df4:	fb03 f202 	mul.w	r2, r3, r2
 8007df8:	68bb      	ldr	r3, [r7, #8]
 8007dfa:	61da      	str	r2, [r3, #28]
 8007dfc:	e036      	b.n	8007e6c <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8007dfe:	68bb      	ldr	r3, [r7, #8]
 8007e00:	6a1a      	ldr	r2, [r3, #32]
 8007e02:	68bb      	ldr	r3, [r7, #8]
 8007e04:	61da      	str	r2, [r3, #28]
 8007e06:	e031      	b.n	8007e6c <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8007e08:	68bb      	ldr	r3, [r7, #8]
 8007e0a:	6a1b      	ldr	r3, [r3, #32]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d018      	beq.n	8007e42 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8007e10:	68bb      	ldr	r3, [r7, #8]
 8007e12:	6a1b      	ldr	r3, [r3, #32]
 8007e14:	68ba      	ldr	r2, [r7, #8]
 8007e16:	8a92      	ldrh	r2, [r2, #20]
 8007e18:	4413      	add	r3, r2
 8007e1a:	3b01      	subs	r3, #1
 8007e1c:	68ba      	ldr	r2, [r7, #8]
 8007e1e:	8a92      	ldrh	r2, [r2, #20]
 8007e20:	fbb3 f3f2 	udiv	r3, r3, r2
 8007e24:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8007e26:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8007e28:	8b7b      	ldrh	r3, [r7, #26]
 8007e2a:	429a      	cmp	r2, r3
 8007e2c:	d90b      	bls.n	8007e46 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8007e2e:	8b7b      	ldrh	r3, [r7, #26]
 8007e30:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007e32:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007e34:	68ba      	ldr	r2, [r7, #8]
 8007e36:	8a92      	ldrh	r2, [r2, #20]
 8007e38:	fb03 f202 	mul.w	r2, r3, r2
 8007e3c:	68bb      	ldr	r3, [r7, #8]
 8007e3e:	61da      	str	r2, [r3, #28]
 8007e40:	e001      	b.n	8007e46 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8007e42:	2301      	movs	r3, #1
 8007e44:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8007e46:	68bb      	ldr	r3, [r7, #8]
 8007e48:	78db      	ldrb	r3, [r3, #3]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d00a      	beq.n	8007e64 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007e4e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007e50:	68ba      	ldr	r2, [r7, #8]
 8007e52:	8a92      	ldrh	r2, [r2, #20]
 8007e54:	fb03 f202 	mul.w	r2, r3, r2
 8007e58:	68bb      	ldr	r3, [r7, #8]
 8007e5a:	61da      	str	r2, [r3, #28]
 8007e5c:	e006      	b.n	8007e6c <USB_HC_StartXfer+0x1a4>
 8007e5e:	bf00      	nop
 8007e60:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8007e64:	68bb      	ldr	r3, [r7, #8]
 8007e66:	6a1a      	ldr	r2, [r3, #32]
 8007e68:	68bb      	ldr	r3, [r7, #8]
 8007e6a:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007e6c:	68bb      	ldr	r3, [r7, #8]
 8007e6e:	69db      	ldr	r3, [r3, #28]
 8007e70:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007e74:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007e76:	04d9      	lsls	r1, r3, #19
 8007e78:	4ba3      	ldr	r3, [pc, #652]	@ (8008108 <USB_HC_StartXfer+0x440>)
 8007e7a:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007e7c:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8007e7e:	68bb      	ldr	r3, [r7, #8]
 8007e80:	7d9b      	ldrb	r3, [r3, #22]
 8007e82:	075b      	lsls	r3, r3, #29
 8007e84:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007e88:	69f9      	ldr	r1, [r7, #28]
 8007e8a:	0148      	lsls	r0, r1, #5
 8007e8c:	6a39      	ldr	r1, [r7, #32]
 8007e8e:	4401      	add	r1, r0
 8007e90:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007e94:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007e96:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8007e98:	79fb      	ldrb	r3, [r7, #7]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d009      	beq.n	8007eb2 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8007e9e:	68bb      	ldr	r3, [r7, #8]
 8007ea0:	6999      	ldr	r1, [r3, #24]
 8007ea2:	69fb      	ldr	r3, [r7, #28]
 8007ea4:	015a      	lsls	r2, r3, #5
 8007ea6:	6a3b      	ldr	r3, [r7, #32]
 8007ea8:	4413      	add	r3, r2
 8007eaa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007eae:	460a      	mov	r2, r1
 8007eb0:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8007eb2:	6a3b      	ldr	r3, [r7, #32]
 8007eb4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007eb8:	689b      	ldr	r3, [r3, #8]
 8007eba:	f003 0301 	and.w	r3, r3, #1
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	bf0c      	ite	eq
 8007ec2:	2301      	moveq	r3, #1
 8007ec4:	2300      	movne	r3, #0
 8007ec6:	b2db      	uxtb	r3, r3
 8007ec8:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8007eca:	69fb      	ldr	r3, [r7, #28]
 8007ecc:	015a      	lsls	r2, r3, #5
 8007ece:	6a3b      	ldr	r3, [r7, #32]
 8007ed0:	4413      	add	r3, r2
 8007ed2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	69fa      	ldr	r2, [r7, #28]
 8007eda:	0151      	lsls	r1, r2, #5
 8007edc:	6a3a      	ldr	r2, [r7, #32]
 8007ede:	440a      	add	r2, r1
 8007ee0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007ee4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007ee8:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8007eea:	69fb      	ldr	r3, [r7, #28]
 8007eec:	015a      	lsls	r2, r3, #5
 8007eee:	6a3b      	ldr	r3, [r7, #32]
 8007ef0:	4413      	add	r3, r2
 8007ef2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ef6:	681a      	ldr	r2, [r3, #0]
 8007ef8:	7e7b      	ldrb	r3, [r7, #25]
 8007efa:	075b      	lsls	r3, r3, #29
 8007efc:	69f9      	ldr	r1, [r7, #28]
 8007efe:	0148      	lsls	r0, r1, #5
 8007f00:	6a39      	ldr	r1, [r7, #32]
 8007f02:	4401      	add	r1, r0
 8007f04:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8007f08:	4313      	orrs	r3, r2
 8007f0a:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8007f0c:	68bb      	ldr	r3, [r7, #8]
 8007f0e:	799b      	ldrb	r3, [r3, #6]
 8007f10:	2b01      	cmp	r3, #1
 8007f12:	f040 80c3 	bne.w	800809c <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007f16:	68bb      	ldr	r3, [r7, #8]
 8007f18:	7c5b      	ldrb	r3, [r3, #17]
 8007f1a:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007f1c:	68ba      	ldr	r2, [r7, #8]
 8007f1e:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007f20:	4313      	orrs	r3, r2
 8007f22:	69fa      	ldr	r2, [r7, #28]
 8007f24:	0151      	lsls	r1, r2, #5
 8007f26:	6a3a      	ldr	r2, [r7, #32]
 8007f28:	440a      	add	r2, r1
 8007f2a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007f2e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007f32:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8007f34:	69fb      	ldr	r3, [r7, #28]
 8007f36:	015a      	lsls	r2, r3, #5
 8007f38:	6a3b      	ldr	r3, [r7, #32]
 8007f3a:	4413      	add	r3, r2
 8007f3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f40:	68db      	ldr	r3, [r3, #12]
 8007f42:	69fa      	ldr	r2, [r7, #28]
 8007f44:	0151      	lsls	r1, r2, #5
 8007f46:	6a3a      	ldr	r2, [r7, #32]
 8007f48:	440a      	add	r2, r1
 8007f4a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007f4e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007f52:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8007f54:	68bb      	ldr	r3, [r7, #8]
 8007f56:	79db      	ldrb	r3, [r3, #7]
 8007f58:	2b01      	cmp	r3, #1
 8007f5a:	d123      	bne.n	8007fa4 <USB_HC_StartXfer+0x2dc>
 8007f5c:	68bb      	ldr	r3, [r7, #8]
 8007f5e:	78db      	ldrb	r3, [r3, #3]
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d11f      	bne.n	8007fa4 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007f64:	69fb      	ldr	r3, [r7, #28]
 8007f66:	015a      	lsls	r2, r3, #5
 8007f68:	6a3b      	ldr	r3, [r7, #32]
 8007f6a:	4413      	add	r3, r2
 8007f6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f70:	685b      	ldr	r3, [r3, #4]
 8007f72:	69fa      	ldr	r2, [r7, #28]
 8007f74:	0151      	lsls	r1, r2, #5
 8007f76:	6a3a      	ldr	r2, [r7, #32]
 8007f78:	440a      	add	r2, r1
 8007f7a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007f7e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007f82:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8007f84:	69fb      	ldr	r3, [r7, #28]
 8007f86:	015a      	lsls	r2, r3, #5
 8007f88:	6a3b      	ldr	r3, [r7, #32]
 8007f8a:	4413      	add	r3, r2
 8007f8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f90:	68db      	ldr	r3, [r3, #12]
 8007f92:	69fa      	ldr	r2, [r7, #28]
 8007f94:	0151      	lsls	r1, r2, #5
 8007f96:	6a3a      	ldr	r2, [r7, #32]
 8007f98:	440a      	add	r2, r1
 8007f9a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007f9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007fa2:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007fa4:	68bb      	ldr	r3, [r7, #8]
 8007fa6:	7c9b      	ldrb	r3, [r3, #18]
 8007fa8:	2b01      	cmp	r3, #1
 8007faa:	d003      	beq.n	8007fb4 <USB_HC_StartXfer+0x2ec>
 8007fac:	68bb      	ldr	r3, [r7, #8]
 8007fae:	7c9b      	ldrb	r3, [r3, #18]
 8007fb0:	2b03      	cmp	r3, #3
 8007fb2:	d117      	bne.n	8007fe4 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007fb4:	68bb      	ldr	r3, [r7, #8]
 8007fb6:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007fb8:	2b01      	cmp	r3, #1
 8007fba:	d113      	bne.n	8007fe4 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007fbc:	68bb      	ldr	r3, [r7, #8]
 8007fbe:	78db      	ldrb	r3, [r3, #3]
 8007fc0:	2b01      	cmp	r3, #1
 8007fc2:	d10f      	bne.n	8007fe4 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007fc4:	69fb      	ldr	r3, [r7, #28]
 8007fc6:	015a      	lsls	r2, r3, #5
 8007fc8:	6a3b      	ldr	r3, [r7, #32]
 8007fca:	4413      	add	r3, r2
 8007fcc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007fd0:	685b      	ldr	r3, [r3, #4]
 8007fd2:	69fa      	ldr	r2, [r7, #28]
 8007fd4:	0151      	lsls	r1, r2, #5
 8007fd6:	6a3a      	ldr	r2, [r7, #32]
 8007fd8:	440a      	add	r2, r1
 8007fda:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007fde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007fe2:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8007fe4:	68bb      	ldr	r3, [r7, #8]
 8007fe6:	7c9b      	ldrb	r3, [r3, #18]
 8007fe8:	2b01      	cmp	r3, #1
 8007fea:	d162      	bne.n	80080b2 <USB_HC_StartXfer+0x3ea>
 8007fec:	68bb      	ldr	r3, [r7, #8]
 8007fee:	78db      	ldrb	r3, [r3, #3]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d15e      	bne.n	80080b2 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8007ff4:	68bb      	ldr	r3, [r7, #8]
 8007ff6:	68db      	ldr	r3, [r3, #12]
 8007ff8:	3b01      	subs	r3, #1
 8007ffa:	2b03      	cmp	r3, #3
 8007ffc:	d858      	bhi.n	80080b0 <USB_HC_StartXfer+0x3e8>
 8007ffe:	a201      	add	r2, pc, #4	@ (adr r2, 8008004 <USB_HC_StartXfer+0x33c>)
 8008000:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008004:	08008015 	.word	0x08008015
 8008008:	08008037 	.word	0x08008037
 800800c:	08008059 	.word	0x08008059
 8008010:	0800807b 	.word	0x0800807b
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8008014:	69fb      	ldr	r3, [r7, #28]
 8008016:	015a      	lsls	r2, r3, #5
 8008018:	6a3b      	ldr	r3, [r7, #32]
 800801a:	4413      	add	r3, r2
 800801c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008020:	685b      	ldr	r3, [r3, #4]
 8008022:	69fa      	ldr	r2, [r7, #28]
 8008024:	0151      	lsls	r1, r2, #5
 8008026:	6a3a      	ldr	r2, [r7, #32]
 8008028:	440a      	add	r2, r1
 800802a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800802e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008032:	6053      	str	r3, [r2, #4]
          break;
 8008034:	e03d      	b.n	80080b2 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8008036:	69fb      	ldr	r3, [r7, #28]
 8008038:	015a      	lsls	r2, r3, #5
 800803a:	6a3b      	ldr	r3, [r7, #32]
 800803c:	4413      	add	r3, r2
 800803e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008042:	685b      	ldr	r3, [r3, #4]
 8008044:	69fa      	ldr	r2, [r7, #28]
 8008046:	0151      	lsls	r1, r2, #5
 8008048:	6a3a      	ldr	r2, [r7, #32]
 800804a:	440a      	add	r2, r1
 800804c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008050:	f043 030e 	orr.w	r3, r3, #14
 8008054:	6053      	str	r3, [r2, #4]
          break;
 8008056:	e02c      	b.n	80080b2 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8008058:	69fb      	ldr	r3, [r7, #28]
 800805a:	015a      	lsls	r2, r3, #5
 800805c:	6a3b      	ldr	r3, [r7, #32]
 800805e:	4413      	add	r3, r2
 8008060:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008064:	685b      	ldr	r3, [r3, #4]
 8008066:	69fa      	ldr	r2, [r7, #28]
 8008068:	0151      	lsls	r1, r2, #5
 800806a:	6a3a      	ldr	r2, [r7, #32]
 800806c:	440a      	add	r2, r1
 800806e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008072:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008076:	6053      	str	r3, [r2, #4]
          break;
 8008078:	e01b      	b.n	80080b2 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 800807a:	69fb      	ldr	r3, [r7, #28]
 800807c:	015a      	lsls	r2, r3, #5
 800807e:	6a3b      	ldr	r3, [r7, #32]
 8008080:	4413      	add	r3, r2
 8008082:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008086:	685b      	ldr	r3, [r3, #4]
 8008088:	69fa      	ldr	r2, [r7, #28]
 800808a:	0151      	lsls	r1, r2, #5
 800808c:	6a3a      	ldr	r2, [r7, #32]
 800808e:	440a      	add	r2, r1
 8008090:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008094:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008098:	6053      	str	r3, [r2, #4]
          break;
 800809a:	e00a      	b.n	80080b2 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800809c:	69fb      	ldr	r3, [r7, #28]
 800809e:	015a      	lsls	r2, r3, #5
 80080a0:	6a3b      	ldr	r3, [r7, #32]
 80080a2:	4413      	add	r3, r2
 80080a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80080a8:	461a      	mov	r2, r3
 80080aa:	2300      	movs	r3, #0
 80080ac:	6053      	str	r3, [r2, #4]
 80080ae:	e000      	b.n	80080b2 <USB_HC_StartXfer+0x3ea>
          break;
 80080b0:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80080b2:	69fb      	ldr	r3, [r7, #28]
 80080b4:	015a      	lsls	r2, r3, #5
 80080b6:	6a3b      	ldr	r3, [r7, #32]
 80080b8:	4413      	add	r3, r2
 80080ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80080c2:	693b      	ldr	r3, [r7, #16]
 80080c4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80080c8:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80080ca:	68bb      	ldr	r3, [r7, #8]
 80080cc:	78db      	ldrb	r3, [r3, #3]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d004      	beq.n	80080dc <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80080d2:	693b      	ldr	r3, [r7, #16]
 80080d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80080d8:	613b      	str	r3, [r7, #16]
 80080da:	e003      	b.n	80080e4 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80080dc:	693b      	ldr	r3, [r7, #16]
 80080de:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80080e2:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80080e4:	693b      	ldr	r3, [r7, #16]
 80080e6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80080ea:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80080ec:	69fb      	ldr	r3, [r7, #28]
 80080ee:	015a      	lsls	r2, r3, #5
 80080f0:	6a3b      	ldr	r3, [r7, #32]
 80080f2:	4413      	add	r3, r2
 80080f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80080f8:	461a      	mov	r2, r3
 80080fa:	693b      	ldr	r3, [r7, #16]
 80080fc:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 80080fe:	79fb      	ldrb	r3, [r7, #7]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d003      	beq.n	800810c <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8008104:	2300      	movs	r3, #0
 8008106:	e055      	b.n	80081b4 <USB_HC_StartXfer+0x4ec>
 8008108:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 800810c:	68bb      	ldr	r3, [r7, #8]
 800810e:	78db      	ldrb	r3, [r3, #3]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d14e      	bne.n	80081b2 <USB_HC_StartXfer+0x4ea>
 8008114:	68bb      	ldr	r3, [r7, #8]
 8008116:	6a1b      	ldr	r3, [r3, #32]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d04a      	beq.n	80081b2 <USB_HC_StartXfer+0x4ea>
 800811c:	68bb      	ldr	r3, [r7, #8]
 800811e:	79db      	ldrb	r3, [r3, #7]
 8008120:	2b00      	cmp	r3, #0
 8008122:	d146      	bne.n	80081b2 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8008124:	68bb      	ldr	r3, [r7, #8]
 8008126:	7c9b      	ldrb	r3, [r3, #18]
 8008128:	2b03      	cmp	r3, #3
 800812a:	d831      	bhi.n	8008190 <USB_HC_StartXfer+0x4c8>
 800812c:	a201      	add	r2, pc, #4	@ (adr r2, 8008134 <USB_HC_StartXfer+0x46c>)
 800812e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008132:	bf00      	nop
 8008134:	08008145 	.word	0x08008145
 8008138:	08008169 	.word	0x08008169
 800813c:	08008145 	.word	0x08008145
 8008140:	08008169 	.word	0x08008169
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008144:	68bb      	ldr	r3, [r7, #8]
 8008146:	6a1b      	ldr	r3, [r3, #32]
 8008148:	3303      	adds	r3, #3
 800814a:	089b      	lsrs	r3, r3, #2
 800814c:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800814e:	8afa      	ldrh	r2, [r7, #22]
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008154:	b29b      	uxth	r3, r3
 8008156:	429a      	cmp	r2, r3
 8008158:	d91c      	bls.n	8008194 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	699b      	ldr	r3, [r3, #24]
 800815e:	f043 0220 	orr.w	r2, r3, #32
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	619a      	str	r2, [r3, #24]
        }
        break;
 8008166:	e015      	b.n	8008194 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008168:	68bb      	ldr	r3, [r7, #8]
 800816a:	6a1b      	ldr	r3, [r3, #32]
 800816c:	3303      	adds	r3, #3
 800816e:	089b      	lsrs	r3, r3, #2
 8008170:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8008172:	8afa      	ldrh	r2, [r7, #22]
 8008174:	6a3b      	ldr	r3, [r7, #32]
 8008176:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800817a:	691b      	ldr	r3, [r3, #16]
 800817c:	b29b      	uxth	r3, r3
 800817e:	429a      	cmp	r2, r3
 8008180:	d90a      	bls.n	8008198 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	699b      	ldr	r3, [r3, #24]
 8008186:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	619a      	str	r2, [r3, #24]
        }
        break;
 800818e:	e003      	b.n	8008198 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8008190:	bf00      	nop
 8008192:	e002      	b.n	800819a <USB_HC_StartXfer+0x4d2>
        break;
 8008194:	bf00      	nop
 8008196:	e000      	b.n	800819a <USB_HC_StartXfer+0x4d2>
        break;
 8008198:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800819a:	68bb      	ldr	r3, [r7, #8]
 800819c:	6999      	ldr	r1, [r3, #24]
 800819e:	68bb      	ldr	r3, [r7, #8]
 80081a0:	785a      	ldrb	r2, [r3, #1]
 80081a2:	68bb      	ldr	r3, [r7, #8]
 80081a4:	6a1b      	ldr	r3, [r3, #32]
 80081a6:	b29b      	uxth	r3, r3
 80081a8:	2000      	movs	r0, #0
 80081aa:	9000      	str	r0, [sp, #0]
 80081ac:	68f8      	ldr	r0, [r7, #12]
 80081ae:	f7ff f9c3 	bl	8007538 <USB_WritePacket>
  }

  return HAL_OK;
 80081b2:	2300      	movs	r3, #0
}
 80081b4:	4618      	mov	r0, r3
 80081b6:	3728      	adds	r7, #40	@ 0x28
 80081b8:	46bd      	mov	sp, r7
 80081ba:	bd80      	pop	{r7, pc}

080081bc <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80081bc:	b480      	push	{r7}
 80081be:	b085      	sub	sp, #20
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80081ce:	695b      	ldr	r3, [r3, #20]
 80081d0:	b29b      	uxth	r3, r3
}
 80081d2:	4618      	mov	r0, r3
 80081d4:	3714      	adds	r7, #20
 80081d6:	46bd      	mov	sp, r7
 80081d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081dc:	4770      	bx	lr

080081de <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80081de:	b480      	push	{r7}
 80081e0:	b089      	sub	sp, #36	@ 0x24
 80081e2:	af00      	add	r7, sp, #0
 80081e4:	6078      	str	r0, [r7, #4]
 80081e6:	460b      	mov	r3, r1
 80081e8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 80081ee:	78fb      	ldrb	r3, [r7, #3]
 80081f0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80081f2:	2300      	movs	r3, #0
 80081f4:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80081f6:	69bb      	ldr	r3, [r7, #24]
 80081f8:	015a      	lsls	r2, r3, #5
 80081fa:	69fb      	ldr	r3, [r7, #28]
 80081fc:	4413      	add	r3, r2
 80081fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	0c9b      	lsrs	r3, r3, #18
 8008206:	f003 0303 	and.w	r3, r3, #3
 800820a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800820c:	69bb      	ldr	r3, [r7, #24]
 800820e:	015a      	lsls	r2, r3, #5
 8008210:	69fb      	ldr	r3, [r7, #28]
 8008212:	4413      	add	r3, r2
 8008214:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	0fdb      	lsrs	r3, r3, #31
 800821c:	f003 0301 	and.w	r3, r3, #1
 8008220:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8008222:	69bb      	ldr	r3, [r7, #24]
 8008224:	015a      	lsls	r2, r3, #5
 8008226:	69fb      	ldr	r3, [r7, #28]
 8008228:	4413      	add	r3, r2
 800822a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800822e:	685b      	ldr	r3, [r3, #4]
 8008230:	0fdb      	lsrs	r3, r3, #31
 8008232:	f003 0301 	and.w	r3, r3, #1
 8008236:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	689b      	ldr	r3, [r3, #8]
 800823c:	f003 0320 	and.w	r3, r3, #32
 8008240:	2b20      	cmp	r3, #32
 8008242:	d10d      	bne.n	8008260 <USB_HC_Halt+0x82>
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	2b00      	cmp	r3, #0
 8008248:	d10a      	bne.n	8008260 <USB_HC_Halt+0x82>
 800824a:	693b      	ldr	r3, [r7, #16]
 800824c:	2b00      	cmp	r3, #0
 800824e:	d005      	beq.n	800825c <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8008250:	697b      	ldr	r3, [r7, #20]
 8008252:	2b01      	cmp	r3, #1
 8008254:	d002      	beq.n	800825c <USB_HC_Halt+0x7e>
 8008256:	697b      	ldr	r3, [r7, #20]
 8008258:	2b03      	cmp	r3, #3
 800825a:	d101      	bne.n	8008260 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800825c:	2300      	movs	r3, #0
 800825e:	e0d8      	b.n	8008412 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8008260:	697b      	ldr	r3, [r7, #20]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d002      	beq.n	800826c <USB_HC_Halt+0x8e>
 8008266:	697b      	ldr	r3, [r7, #20]
 8008268:	2b02      	cmp	r3, #2
 800826a:	d173      	bne.n	8008354 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800826c:	69bb      	ldr	r3, [r7, #24]
 800826e:	015a      	lsls	r2, r3, #5
 8008270:	69fb      	ldr	r3, [r7, #28]
 8008272:	4413      	add	r3, r2
 8008274:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	69ba      	ldr	r2, [r7, #24]
 800827c:	0151      	lsls	r1, r2, #5
 800827e:	69fa      	ldr	r2, [r7, #28]
 8008280:	440a      	add	r2, r1
 8008282:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008286:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800828a:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	689b      	ldr	r3, [r3, #8]
 8008290:	f003 0320 	and.w	r3, r3, #32
 8008294:	2b00      	cmp	r3, #0
 8008296:	d14a      	bne.n	800832e <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800829c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d133      	bne.n	800830c <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80082a4:	69bb      	ldr	r3, [r7, #24]
 80082a6:	015a      	lsls	r2, r3, #5
 80082a8:	69fb      	ldr	r3, [r7, #28]
 80082aa:	4413      	add	r3, r2
 80082ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	69ba      	ldr	r2, [r7, #24]
 80082b4:	0151      	lsls	r1, r2, #5
 80082b6:	69fa      	ldr	r2, [r7, #28]
 80082b8:	440a      	add	r2, r1
 80082ba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80082be:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80082c2:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80082c4:	69bb      	ldr	r3, [r7, #24]
 80082c6:	015a      	lsls	r2, r3, #5
 80082c8:	69fb      	ldr	r3, [r7, #28]
 80082ca:	4413      	add	r3, r2
 80082cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	69ba      	ldr	r2, [r7, #24]
 80082d4:	0151      	lsls	r1, r2, #5
 80082d6:	69fa      	ldr	r2, [r7, #28]
 80082d8:	440a      	add	r2, r1
 80082da:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80082de:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80082e2:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80082e4:	68bb      	ldr	r3, [r7, #8]
 80082e6:	3301      	adds	r3, #1
 80082e8:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 80082ea:	68bb      	ldr	r3, [r7, #8]
 80082ec:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80082f0:	d82e      	bhi.n	8008350 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80082f2:	69bb      	ldr	r3, [r7, #24]
 80082f4:	015a      	lsls	r2, r3, #5
 80082f6:	69fb      	ldr	r3, [r7, #28]
 80082f8:	4413      	add	r3, r2
 80082fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008304:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008308:	d0ec      	beq.n	80082e4 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800830a:	e081      	b.n	8008410 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800830c:	69bb      	ldr	r3, [r7, #24]
 800830e:	015a      	lsls	r2, r3, #5
 8008310:	69fb      	ldr	r3, [r7, #28]
 8008312:	4413      	add	r3, r2
 8008314:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	69ba      	ldr	r2, [r7, #24]
 800831c:	0151      	lsls	r1, r2, #5
 800831e:	69fa      	ldr	r2, [r7, #28]
 8008320:	440a      	add	r2, r1
 8008322:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008326:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800832a:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800832c:	e070      	b.n	8008410 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800832e:	69bb      	ldr	r3, [r7, #24]
 8008330:	015a      	lsls	r2, r3, #5
 8008332:	69fb      	ldr	r3, [r7, #28]
 8008334:	4413      	add	r3, r2
 8008336:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	69ba      	ldr	r2, [r7, #24]
 800833e:	0151      	lsls	r1, r2, #5
 8008340:	69fa      	ldr	r2, [r7, #28]
 8008342:	440a      	add	r2, r1
 8008344:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008348:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800834c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800834e:	e05f      	b.n	8008410 <USB_HC_Halt+0x232>
            break;
 8008350:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008352:	e05d      	b.n	8008410 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008354:	69bb      	ldr	r3, [r7, #24]
 8008356:	015a      	lsls	r2, r3, #5
 8008358:	69fb      	ldr	r3, [r7, #28]
 800835a:	4413      	add	r3, r2
 800835c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	69ba      	ldr	r2, [r7, #24]
 8008364:	0151      	lsls	r1, r2, #5
 8008366:	69fa      	ldr	r2, [r7, #28]
 8008368:	440a      	add	r2, r1
 800836a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800836e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008372:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8008374:	69fb      	ldr	r3, [r7, #28]
 8008376:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800837a:	691b      	ldr	r3, [r3, #16]
 800837c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008380:	2b00      	cmp	r3, #0
 8008382:	d133      	bne.n	80083ec <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008384:	69bb      	ldr	r3, [r7, #24]
 8008386:	015a      	lsls	r2, r3, #5
 8008388:	69fb      	ldr	r3, [r7, #28]
 800838a:	4413      	add	r3, r2
 800838c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	69ba      	ldr	r2, [r7, #24]
 8008394:	0151      	lsls	r1, r2, #5
 8008396:	69fa      	ldr	r2, [r7, #28]
 8008398:	440a      	add	r2, r1
 800839a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800839e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80083a2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80083a4:	69bb      	ldr	r3, [r7, #24]
 80083a6:	015a      	lsls	r2, r3, #5
 80083a8:	69fb      	ldr	r3, [r7, #28]
 80083aa:	4413      	add	r3, r2
 80083ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	69ba      	ldr	r2, [r7, #24]
 80083b4:	0151      	lsls	r1, r2, #5
 80083b6:	69fa      	ldr	r2, [r7, #28]
 80083b8:	440a      	add	r2, r1
 80083ba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80083be:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80083c2:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80083c4:	68bb      	ldr	r3, [r7, #8]
 80083c6:	3301      	adds	r3, #1
 80083c8:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 80083ca:	68bb      	ldr	r3, [r7, #8]
 80083cc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80083d0:	d81d      	bhi.n	800840e <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80083d2:	69bb      	ldr	r3, [r7, #24]
 80083d4:	015a      	lsls	r2, r3, #5
 80083d6:	69fb      	ldr	r3, [r7, #28]
 80083d8:	4413      	add	r3, r2
 80083da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80083e4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80083e8:	d0ec      	beq.n	80083c4 <USB_HC_Halt+0x1e6>
 80083ea:	e011      	b.n	8008410 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80083ec:	69bb      	ldr	r3, [r7, #24]
 80083ee:	015a      	lsls	r2, r3, #5
 80083f0:	69fb      	ldr	r3, [r7, #28]
 80083f2:	4413      	add	r3, r2
 80083f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	69ba      	ldr	r2, [r7, #24]
 80083fc:	0151      	lsls	r1, r2, #5
 80083fe:	69fa      	ldr	r2, [r7, #28]
 8008400:	440a      	add	r2, r1
 8008402:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008406:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800840a:	6013      	str	r3, [r2, #0]
 800840c:	e000      	b.n	8008410 <USB_HC_Halt+0x232>
          break;
 800840e:	bf00      	nop
    }
  }

  return HAL_OK;
 8008410:	2300      	movs	r3, #0
}
 8008412:	4618      	mov	r0, r3
 8008414:	3724      	adds	r7, #36	@ 0x24
 8008416:	46bd      	mov	sp, r7
 8008418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841c:	4770      	bx	lr
	...

08008420 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8008420:	b480      	push	{r7}
 8008422:	b087      	sub	sp, #28
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
 8008428:	460b      	mov	r3, r1
 800842a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8008430:	78fb      	ldrb	r3, [r7, #3]
 8008432:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8008434:	2301      	movs	r3, #1
 8008436:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	04da      	lsls	r2, r3, #19
 800843c:	4b15      	ldr	r3, [pc, #84]	@ (8008494 <USB_DoPing+0x74>)
 800843e:	4013      	ands	r3, r2
 8008440:	693a      	ldr	r2, [r7, #16]
 8008442:	0151      	lsls	r1, r2, #5
 8008444:	697a      	ldr	r2, [r7, #20]
 8008446:	440a      	add	r2, r1
 8008448:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800844c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008450:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8008452:	693b      	ldr	r3, [r7, #16]
 8008454:	015a      	lsls	r2, r3, #5
 8008456:	697b      	ldr	r3, [r7, #20]
 8008458:	4413      	add	r3, r2
 800845a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008462:	68bb      	ldr	r3, [r7, #8]
 8008464:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008468:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800846a:	68bb      	ldr	r3, [r7, #8]
 800846c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008470:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8008472:	693b      	ldr	r3, [r7, #16]
 8008474:	015a      	lsls	r2, r3, #5
 8008476:	697b      	ldr	r3, [r7, #20]
 8008478:	4413      	add	r3, r2
 800847a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800847e:	461a      	mov	r2, r3
 8008480:	68bb      	ldr	r3, [r7, #8]
 8008482:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8008484:	2300      	movs	r3, #0
}
 8008486:	4618      	mov	r0, r3
 8008488:	371c      	adds	r7, #28
 800848a:	46bd      	mov	sp, r7
 800848c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008490:	4770      	bx	lr
 8008492:	bf00      	nop
 8008494:	1ff80000 	.word	0x1ff80000

08008498 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8008498:	b580      	push	{r7, lr}
 800849a:	b088      	sub	sp, #32
 800849c:	af00      	add	r7, sp, #0
 800849e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80084a0:	2300      	movs	r3, #0
 80084a2:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80084a8:	2300      	movs	r3, #0
 80084aa:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80084ac:	6878      	ldr	r0, [r7, #4]
 80084ae:	f7fe ff86 	bl	80073be <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80084b2:	2110      	movs	r1, #16
 80084b4:	6878      	ldr	r0, [r7, #4]
 80084b6:	f7fe ffdf 	bl	8007478 <USB_FlushTxFifo>
 80084ba:	4603      	mov	r3, r0
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d001      	beq.n	80084c4 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 80084c0:	2301      	movs	r3, #1
 80084c2:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80084c4:	6878      	ldr	r0, [r7, #4]
 80084c6:	f7ff f809 	bl	80074dc <USB_FlushRxFifo>
 80084ca:	4603      	mov	r3, r0
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d001      	beq.n	80084d4 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80084d0:	2301      	movs	r3, #1
 80084d2:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80084d4:	2300      	movs	r3, #0
 80084d6:	61bb      	str	r3, [r7, #24]
 80084d8:	e01f      	b.n	800851a <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80084da:	69bb      	ldr	r3, [r7, #24]
 80084dc:	015a      	lsls	r2, r3, #5
 80084de:	697b      	ldr	r3, [r7, #20]
 80084e0:	4413      	add	r3, r2
 80084e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80084ea:	693b      	ldr	r3, [r7, #16]
 80084ec:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80084f0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80084f2:	693b      	ldr	r3, [r7, #16]
 80084f4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80084f8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80084fa:	693b      	ldr	r3, [r7, #16]
 80084fc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008500:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8008502:	69bb      	ldr	r3, [r7, #24]
 8008504:	015a      	lsls	r2, r3, #5
 8008506:	697b      	ldr	r3, [r7, #20]
 8008508:	4413      	add	r3, r2
 800850a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800850e:	461a      	mov	r2, r3
 8008510:	693b      	ldr	r3, [r7, #16]
 8008512:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8008514:	69bb      	ldr	r3, [r7, #24]
 8008516:	3301      	adds	r3, #1
 8008518:	61bb      	str	r3, [r7, #24]
 800851a:	69bb      	ldr	r3, [r7, #24]
 800851c:	2b0f      	cmp	r3, #15
 800851e:	d9dc      	bls.n	80084da <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8008520:	2300      	movs	r3, #0
 8008522:	61bb      	str	r3, [r7, #24]
 8008524:	e034      	b.n	8008590 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8008526:	69bb      	ldr	r3, [r7, #24]
 8008528:	015a      	lsls	r2, r3, #5
 800852a:	697b      	ldr	r3, [r7, #20]
 800852c:	4413      	add	r3, r2
 800852e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8008536:	693b      	ldr	r3, [r7, #16]
 8008538:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800853c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800853e:	693b      	ldr	r3, [r7, #16]
 8008540:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008544:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008546:	693b      	ldr	r3, [r7, #16]
 8008548:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800854c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800854e:	69bb      	ldr	r3, [r7, #24]
 8008550:	015a      	lsls	r2, r3, #5
 8008552:	697b      	ldr	r3, [r7, #20]
 8008554:	4413      	add	r3, r2
 8008556:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800855a:	461a      	mov	r2, r3
 800855c:	693b      	ldr	r3, [r7, #16]
 800855e:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	3301      	adds	r3, #1
 8008564:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800856c:	d80c      	bhi.n	8008588 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800856e:	69bb      	ldr	r3, [r7, #24]
 8008570:	015a      	lsls	r2, r3, #5
 8008572:	697b      	ldr	r3, [r7, #20]
 8008574:	4413      	add	r3, r2
 8008576:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008580:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008584:	d0ec      	beq.n	8008560 <USB_StopHost+0xc8>
 8008586:	e000      	b.n	800858a <USB_StopHost+0xf2>
        break;
 8008588:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800858a:	69bb      	ldr	r3, [r7, #24]
 800858c:	3301      	adds	r3, #1
 800858e:	61bb      	str	r3, [r7, #24]
 8008590:	69bb      	ldr	r3, [r7, #24]
 8008592:	2b0f      	cmp	r3, #15
 8008594:	d9c7      	bls.n	8008526 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8008596:	697b      	ldr	r3, [r7, #20]
 8008598:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800859c:	461a      	mov	r2, r3
 800859e:	f04f 33ff 	mov.w	r3, #4294967295
 80085a2:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	f04f 32ff 	mov.w	r2, #4294967295
 80085aa:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80085ac:	6878      	ldr	r0, [r7, #4]
 80085ae:	f7fe fef5 	bl	800739c <USB_EnableGlobalInt>

  return ret;
 80085b2:	7ffb      	ldrb	r3, [r7, #31]
}
 80085b4:	4618      	mov	r0, r3
 80085b6:	3720      	adds	r7, #32
 80085b8:	46bd      	mov	sp, r7
 80085ba:	bd80      	pop	{r7, pc}

080085bc <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80085bc:	b590      	push	{r4, r7, lr}
 80085be:	b089      	sub	sp, #36	@ 0x24
 80085c0:	af04      	add	r7, sp, #16
 80085c2:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 80085c4:	2301      	movs	r3, #1
 80085c6:	2202      	movs	r2, #2
 80085c8:	2102      	movs	r1, #2
 80085ca:	6878      	ldr	r0, [r7, #4]
 80085cc:	f000 fc83 	bl	8008ed6 <USBH_FindInterface>
 80085d0:	4603      	mov	r3, r0
 80085d2:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80085d4:	7bfb      	ldrb	r3, [r7, #15]
 80085d6:	2bff      	cmp	r3, #255	@ 0xff
 80085d8:	d002      	beq.n	80085e0 <USBH_CDC_InterfaceInit+0x24>
 80085da:	7bfb      	ldrb	r3, [r7, #15]
 80085dc:	2b01      	cmp	r3, #1
 80085de:	d901      	bls.n	80085e4 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80085e0:	2302      	movs	r3, #2
 80085e2:	e13d      	b.n	8008860 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 80085e4:	7bfb      	ldrb	r3, [r7, #15]
 80085e6:	4619      	mov	r1, r3
 80085e8:	6878      	ldr	r0, [r7, #4]
 80085ea:	f000 fc58 	bl	8008e9e <USBH_SelectInterface>
 80085ee:	4603      	mov	r3, r0
 80085f0:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80085f2:	7bbb      	ldrb	r3, [r7, #14]
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d001      	beq.n	80085fc <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 80085f8:	2302      	movs	r3, #2
 80085fa:	e131      	b.n	8008860 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8008602:	2050      	movs	r0, #80	@ 0x50
 8008604:	f002 fb58 	bl	800acb8 <malloc>
 8008608:	4603      	mov	r3, r0
 800860a:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008612:	69db      	ldr	r3, [r3, #28]
 8008614:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8008616:	68bb      	ldr	r3, [r7, #8]
 8008618:	2b00      	cmp	r3, #0
 800861a:	d101      	bne.n	8008620 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800861c:	2302      	movs	r3, #2
 800861e:	e11f      	b.n	8008860 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8008620:	2250      	movs	r2, #80	@ 0x50
 8008622:	2100      	movs	r1, #0
 8008624:	68b8      	ldr	r0, [r7, #8]
 8008626:	f002 fc3b 	bl	800aea0 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800862a:	7bfb      	ldrb	r3, [r7, #15]
 800862c:	687a      	ldr	r2, [r7, #4]
 800862e:	211a      	movs	r1, #26
 8008630:	fb01 f303 	mul.w	r3, r1, r3
 8008634:	4413      	add	r3, r2
 8008636:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800863a:	781b      	ldrb	r3, [r3, #0]
 800863c:	b25b      	sxtb	r3, r3
 800863e:	2b00      	cmp	r3, #0
 8008640:	da15      	bge.n	800866e <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008642:	7bfb      	ldrb	r3, [r7, #15]
 8008644:	687a      	ldr	r2, [r7, #4]
 8008646:	211a      	movs	r1, #26
 8008648:	fb01 f303 	mul.w	r3, r1, r3
 800864c:	4413      	add	r3, r2
 800864e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008652:	781a      	ldrb	r2, [r3, #0]
 8008654:	68bb      	ldr	r3, [r7, #8]
 8008656:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008658:	7bfb      	ldrb	r3, [r7, #15]
 800865a:	687a      	ldr	r2, [r7, #4]
 800865c:	211a      	movs	r1, #26
 800865e:	fb01 f303 	mul.w	r3, r1, r3
 8008662:	4413      	add	r3, r2
 8008664:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008668:	881a      	ldrh	r2, [r3, #0]
 800866a:	68bb      	ldr	r3, [r7, #8]
 800866c:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800866e:	68bb      	ldr	r3, [r7, #8]
 8008670:	785b      	ldrb	r3, [r3, #1]
 8008672:	4619      	mov	r1, r3
 8008674:	6878      	ldr	r0, [r7, #4]
 8008676:	f001 ffc4 	bl	800a602 <USBH_AllocPipe>
 800867a:	4603      	mov	r3, r0
 800867c:	461a      	mov	r2, r3
 800867e:	68bb      	ldr	r3, [r7, #8]
 8008680:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8008682:	68bb      	ldr	r3, [r7, #8]
 8008684:	7819      	ldrb	r1, [r3, #0]
 8008686:	68bb      	ldr	r3, [r7, #8]
 8008688:	7858      	ldrb	r0, [r3, #1]
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008696:	68ba      	ldr	r2, [r7, #8]
 8008698:	8952      	ldrh	r2, [r2, #10]
 800869a:	9202      	str	r2, [sp, #8]
 800869c:	2203      	movs	r2, #3
 800869e:	9201      	str	r2, [sp, #4]
 80086a0:	9300      	str	r3, [sp, #0]
 80086a2:	4623      	mov	r3, r4
 80086a4:	4602      	mov	r2, r0
 80086a6:	6878      	ldr	r0, [r7, #4]
 80086a8:	f001 ff7c 	bl	800a5a4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 80086ac:	68bb      	ldr	r3, [r7, #8]
 80086ae:	781b      	ldrb	r3, [r3, #0]
 80086b0:	2200      	movs	r2, #0
 80086b2:	4619      	mov	r1, r3
 80086b4:	6878      	ldr	r0, [r7, #4]
 80086b6:	f002 fa79 	bl	800abac <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 80086ba:	2300      	movs	r3, #0
 80086bc:	2200      	movs	r2, #0
 80086be:	210a      	movs	r1, #10
 80086c0:	6878      	ldr	r0, [r7, #4]
 80086c2:	f000 fc08 	bl	8008ed6 <USBH_FindInterface>
 80086c6:	4603      	mov	r3, r0
 80086c8:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80086ca:	7bfb      	ldrb	r3, [r7, #15]
 80086cc:	2bff      	cmp	r3, #255	@ 0xff
 80086ce:	d002      	beq.n	80086d6 <USBH_CDC_InterfaceInit+0x11a>
 80086d0:	7bfb      	ldrb	r3, [r7, #15]
 80086d2:	2b01      	cmp	r3, #1
 80086d4:	d901      	bls.n	80086da <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80086d6:	2302      	movs	r3, #2
 80086d8:	e0c2      	b.n	8008860 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80086da:	7bfb      	ldrb	r3, [r7, #15]
 80086dc:	687a      	ldr	r2, [r7, #4]
 80086de:	211a      	movs	r1, #26
 80086e0:	fb01 f303 	mul.w	r3, r1, r3
 80086e4:	4413      	add	r3, r2
 80086e6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80086ea:	781b      	ldrb	r3, [r3, #0]
 80086ec:	b25b      	sxtb	r3, r3
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	da16      	bge.n	8008720 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80086f2:	7bfb      	ldrb	r3, [r7, #15]
 80086f4:	687a      	ldr	r2, [r7, #4]
 80086f6:	211a      	movs	r1, #26
 80086f8:	fb01 f303 	mul.w	r3, r1, r3
 80086fc:	4413      	add	r3, r2
 80086fe:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008702:	781a      	ldrb	r2, [r3, #0]
 8008704:	68bb      	ldr	r3, [r7, #8]
 8008706:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008708:	7bfb      	ldrb	r3, [r7, #15]
 800870a:	687a      	ldr	r2, [r7, #4]
 800870c:	211a      	movs	r1, #26
 800870e:	fb01 f303 	mul.w	r3, r1, r3
 8008712:	4413      	add	r3, r2
 8008714:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008718:	881a      	ldrh	r2, [r3, #0]
 800871a:	68bb      	ldr	r3, [r7, #8]
 800871c:	835a      	strh	r2, [r3, #26]
 800871e:	e015      	b.n	800874c <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008720:	7bfb      	ldrb	r3, [r7, #15]
 8008722:	687a      	ldr	r2, [r7, #4]
 8008724:	211a      	movs	r1, #26
 8008726:	fb01 f303 	mul.w	r3, r1, r3
 800872a:	4413      	add	r3, r2
 800872c:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008730:	781a      	ldrb	r2, [r3, #0]
 8008732:	68bb      	ldr	r3, [r7, #8]
 8008734:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008736:	7bfb      	ldrb	r3, [r7, #15]
 8008738:	687a      	ldr	r2, [r7, #4]
 800873a:	211a      	movs	r1, #26
 800873c:	fb01 f303 	mul.w	r3, r1, r3
 8008740:	4413      	add	r3, r2
 8008742:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008746:	881a      	ldrh	r2, [r3, #0]
 8008748:	68bb      	ldr	r3, [r7, #8]
 800874a:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800874c:	7bfb      	ldrb	r3, [r7, #15]
 800874e:	687a      	ldr	r2, [r7, #4]
 8008750:	211a      	movs	r1, #26
 8008752:	fb01 f303 	mul.w	r3, r1, r3
 8008756:	4413      	add	r3, r2
 8008758:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800875c:	781b      	ldrb	r3, [r3, #0]
 800875e:	b25b      	sxtb	r3, r3
 8008760:	2b00      	cmp	r3, #0
 8008762:	da16      	bge.n	8008792 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008764:	7bfb      	ldrb	r3, [r7, #15]
 8008766:	687a      	ldr	r2, [r7, #4]
 8008768:	211a      	movs	r1, #26
 800876a:	fb01 f303 	mul.w	r3, r1, r3
 800876e:	4413      	add	r3, r2
 8008770:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008774:	781a      	ldrb	r2, [r3, #0]
 8008776:	68bb      	ldr	r3, [r7, #8]
 8008778:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800877a:	7bfb      	ldrb	r3, [r7, #15]
 800877c:	687a      	ldr	r2, [r7, #4]
 800877e:	211a      	movs	r1, #26
 8008780:	fb01 f303 	mul.w	r3, r1, r3
 8008784:	4413      	add	r3, r2
 8008786:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800878a:	881a      	ldrh	r2, [r3, #0]
 800878c:	68bb      	ldr	r3, [r7, #8]
 800878e:	835a      	strh	r2, [r3, #26]
 8008790:	e015      	b.n	80087be <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008792:	7bfb      	ldrb	r3, [r7, #15]
 8008794:	687a      	ldr	r2, [r7, #4]
 8008796:	211a      	movs	r1, #26
 8008798:	fb01 f303 	mul.w	r3, r1, r3
 800879c:	4413      	add	r3, r2
 800879e:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80087a2:	781a      	ldrb	r2, [r3, #0]
 80087a4:	68bb      	ldr	r3, [r7, #8]
 80087a6:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80087a8:	7bfb      	ldrb	r3, [r7, #15]
 80087aa:	687a      	ldr	r2, [r7, #4]
 80087ac:	211a      	movs	r1, #26
 80087ae:	fb01 f303 	mul.w	r3, r1, r3
 80087b2:	4413      	add	r3, r2
 80087b4:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80087b8:	881a      	ldrh	r2, [r3, #0]
 80087ba:	68bb      	ldr	r3, [r7, #8]
 80087bc:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 80087be:	68bb      	ldr	r3, [r7, #8]
 80087c0:	7b9b      	ldrb	r3, [r3, #14]
 80087c2:	4619      	mov	r1, r3
 80087c4:	6878      	ldr	r0, [r7, #4]
 80087c6:	f001 ff1c 	bl	800a602 <USBH_AllocPipe>
 80087ca:	4603      	mov	r3, r0
 80087cc:	461a      	mov	r2, r3
 80087ce:	68bb      	ldr	r3, [r7, #8]
 80087d0:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 80087d2:	68bb      	ldr	r3, [r7, #8]
 80087d4:	7bdb      	ldrb	r3, [r3, #15]
 80087d6:	4619      	mov	r1, r3
 80087d8:	6878      	ldr	r0, [r7, #4]
 80087da:	f001 ff12 	bl	800a602 <USBH_AllocPipe>
 80087de:	4603      	mov	r3, r0
 80087e0:	461a      	mov	r2, r3
 80087e2:	68bb      	ldr	r3, [r7, #8]
 80087e4:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 80087e6:	68bb      	ldr	r3, [r7, #8]
 80087e8:	7b59      	ldrb	r1, [r3, #13]
 80087ea:	68bb      	ldr	r3, [r7, #8]
 80087ec:	7b98      	ldrb	r0, [r3, #14]
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80087fa:	68ba      	ldr	r2, [r7, #8]
 80087fc:	8b12      	ldrh	r2, [r2, #24]
 80087fe:	9202      	str	r2, [sp, #8]
 8008800:	2202      	movs	r2, #2
 8008802:	9201      	str	r2, [sp, #4]
 8008804:	9300      	str	r3, [sp, #0]
 8008806:	4623      	mov	r3, r4
 8008808:	4602      	mov	r2, r0
 800880a:	6878      	ldr	r0, [r7, #4]
 800880c:	f001 feca 	bl	800a5a4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8008810:	68bb      	ldr	r3, [r7, #8]
 8008812:	7b19      	ldrb	r1, [r3, #12]
 8008814:	68bb      	ldr	r3, [r7, #8]
 8008816:	7bd8      	ldrb	r0, [r3, #15]
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008824:	68ba      	ldr	r2, [r7, #8]
 8008826:	8b52      	ldrh	r2, [r2, #26]
 8008828:	9202      	str	r2, [sp, #8]
 800882a:	2202      	movs	r2, #2
 800882c:	9201      	str	r2, [sp, #4]
 800882e:	9300      	str	r3, [sp, #0]
 8008830:	4623      	mov	r3, r4
 8008832:	4602      	mov	r2, r0
 8008834:	6878      	ldr	r0, [r7, #4]
 8008836:	f001 feb5 	bl	800a5a4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800883a:	68bb      	ldr	r3, [r7, #8]
 800883c:	2200      	movs	r2, #0
 800883e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8008842:	68bb      	ldr	r3, [r7, #8]
 8008844:	7b5b      	ldrb	r3, [r3, #13]
 8008846:	2200      	movs	r2, #0
 8008848:	4619      	mov	r1, r3
 800884a:	6878      	ldr	r0, [r7, #4]
 800884c:	f002 f9ae 	bl	800abac <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8008850:	68bb      	ldr	r3, [r7, #8]
 8008852:	7b1b      	ldrb	r3, [r3, #12]
 8008854:	2200      	movs	r2, #0
 8008856:	4619      	mov	r1, r3
 8008858:	6878      	ldr	r0, [r7, #4]
 800885a:	f002 f9a7 	bl	800abac <USBH_LL_SetToggle>

  return USBH_OK;
 800885e:	2300      	movs	r3, #0
}
 8008860:	4618      	mov	r0, r3
 8008862:	3714      	adds	r7, #20
 8008864:	46bd      	mov	sp, r7
 8008866:	bd90      	pop	{r4, r7, pc}

08008868 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8008868:	b580      	push	{r7, lr}
 800886a:	b084      	sub	sp, #16
 800886c:	af00      	add	r7, sp, #0
 800886e:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008876:	69db      	ldr	r3, [r3, #28]
 8008878:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	781b      	ldrb	r3, [r3, #0]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d00e      	beq.n	80088a0 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	781b      	ldrb	r3, [r3, #0]
 8008886:	4619      	mov	r1, r3
 8008888:	6878      	ldr	r0, [r7, #4]
 800888a:	f001 feaa 	bl	800a5e2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	781b      	ldrb	r3, [r3, #0]
 8008892:	4619      	mov	r1, r3
 8008894:	6878      	ldr	r0, [r7, #4]
 8008896:	f001 fed5 	bl	800a644 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	2200      	movs	r2, #0
 800889e:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	7b1b      	ldrb	r3, [r3, #12]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d00e      	beq.n	80088c6 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	7b1b      	ldrb	r3, [r3, #12]
 80088ac:	4619      	mov	r1, r3
 80088ae:	6878      	ldr	r0, [r7, #4]
 80088b0:	f001 fe97 	bl	800a5e2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	7b1b      	ldrb	r3, [r3, #12]
 80088b8:	4619      	mov	r1, r3
 80088ba:	6878      	ldr	r0, [r7, #4]
 80088bc:	f001 fec2 	bl	800a644 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	2200      	movs	r2, #0
 80088c4:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	7b5b      	ldrb	r3, [r3, #13]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d00e      	beq.n	80088ec <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	7b5b      	ldrb	r3, [r3, #13]
 80088d2:	4619      	mov	r1, r3
 80088d4:	6878      	ldr	r0, [r7, #4]
 80088d6:	f001 fe84 	bl	800a5e2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	7b5b      	ldrb	r3, [r3, #13]
 80088de:	4619      	mov	r1, r3
 80088e0:	6878      	ldr	r0, [r7, #4]
 80088e2:	f001 feaf 	bl	800a644 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	2200      	movs	r2, #0
 80088ea:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80088f2:	69db      	ldr	r3, [r3, #28]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d00b      	beq.n	8008910 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80088fe:	69db      	ldr	r3, [r3, #28]
 8008900:	4618      	mov	r0, r3
 8008902:	f002 f9e1 	bl	800acc8 <free>
    phost->pActiveClass->pData = 0U;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800890c:	2200      	movs	r2, #0
 800890e:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8008910:	2300      	movs	r3, #0
}
 8008912:	4618      	mov	r0, r3
 8008914:	3710      	adds	r7, #16
 8008916:	46bd      	mov	sp, r7
 8008918:	bd80      	pop	{r7, pc}

0800891a <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800891a:	b580      	push	{r7, lr}
 800891c:	b084      	sub	sp, #16
 800891e:	af00      	add	r7, sp, #0
 8008920:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008928:	69db      	ldr	r3, [r3, #28]
 800892a:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	3340      	adds	r3, #64	@ 0x40
 8008930:	4619      	mov	r1, r3
 8008932:	6878      	ldr	r0, [r7, #4]
 8008934:	f000 f8b1 	bl	8008a9a <GetLineCoding>
 8008938:	4603      	mov	r3, r0
 800893a:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800893c:	7afb      	ldrb	r3, [r7, #11]
 800893e:	2b00      	cmp	r3, #0
 8008940:	d105      	bne.n	800894e <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008948:	2102      	movs	r1, #2
 800894a:	6878      	ldr	r0, [r7, #4]
 800894c:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800894e:	7afb      	ldrb	r3, [r7, #11]
}
 8008950:	4618      	mov	r0, r3
 8008952:	3710      	adds	r7, #16
 8008954:	46bd      	mov	sp, r7
 8008956:	bd80      	pop	{r7, pc}

08008958 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8008958:	b580      	push	{r7, lr}
 800895a:	b084      	sub	sp, #16
 800895c:	af00      	add	r7, sp, #0
 800895e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8008960:	2301      	movs	r3, #1
 8008962:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8008964:	2300      	movs	r3, #0
 8008966:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800896e:	69db      	ldr	r3, [r3, #28]
 8008970:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8008972:	68bb      	ldr	r3, [r7, #8]
 8008974:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8008978:	2b04      	cmp	r3, #4
 800897a:	d877      	bhi.n	8008a6c <USBH_CDC_Process+0x114>
 800897c:	a201      	add	r2, pc, #4	@ (adr r2, 8008984 <USBH_CDC_Process+0x2c>)
 800897e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008982:	bf00      	nop
 8008984:	08008999 	.word	0x08008999
 8008988:	0800899f 	.word	0x0800899f
 800898c:	080089cf 	.word	0x080089cf
 8008990:	08008a43 	.word	0x08008a43
 8008994:	08008a51 	.word	0x08008a51
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8008998:	2300      	movs	r3, #0
 800899a:	73fb      	strb	r3, [r7, #15]
      break;
 800899c:	e06d      	b.n	8008a7a <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800899e:	68bb      	ldr	r3, [r7, #8]
 80089a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80089a2:	4619      	mov	r1, r3
 80089a4:	6878      	ldr	r0, [r7, #4]
 80089a6:	f000 f897 	bl	8008ad8 <SetLineCoding>
 80089aa:	4603      	mov	r3, r0
 80089ac:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80089ae:	7bbb      	ldrb	r3, [r7, #14]
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d104      	bne.n	80089be <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80089b4:	68bb      	ldr	r3, [r7, #8]
 80089b6:	2202      	movs	r2, #2
 80089b8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80089bc:	e058      	b.n	8008a70 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 80089be:	7bbb      	ldrb	r3, [r7, #14]
 80089c0:	2b01      	cmp	r3, #1
 80089c2:	d055      	beq.n	8008a70 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 80089c4:	68bb      	ldr	r3, [r7, #8]
 80089c6:	2204      	movs	r2, #4
 80089c8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80089cc:	e050      	b.n	8008a70 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 80089ce:	68bb      	ldr	r3, [r7, #8]
 80089d0:	3340      	adds	r3, #64	@ 0x40
 80089d2:	4619      	mov	r1, r3
 80089d4:	6878      	ldr	r0, [r7, #4]
 80089d6:	f000 f860 	bl	8008a9a <GetLineCoding>
 80089da:	4603      	mov	r3, r0
 80089dc:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80089de:	7bbb      	ldrb	r3, [r7, #14]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d126      	bne.n	8008a32 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 80089e4:	68bb      	ldr	r3, [r7, #8]
 80089e6:	2200      	movs	r2, #0
 80089e8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80089ec:	68bb      	ldr	r3, [r7, #8]
 80089ee:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 80089f2:	68bb      	ldr	r3, [r7, #8]
 80089f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80089f6:	791b      	ldrb	r3, [r3, #4]
 80089f8:	429a      	cmp	r2, r3
 80089fa:	d13b      	bne.n	8008a74 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80089fc:	68bb      	ldr	r3, [r7, #8]
 80089fe:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8008a02:	68bb      	ldr	r3, [r7, #8]
 8008a04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008a06:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008a08:	429a      	cmp	r2, r3
 8008a0a:	d133      	bne.n	8008a74 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008a0c:	68bb      	ldr	r3, [r7, #8]
 8008a0e:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8008a12:	68bb      	ldr	r3, [r7, #8]
 8008a14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008a16:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008a18:	429a      	cmp	r2, r3
 8008a1a:	d12b      	bne.n	8008a74 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8008a1c:	68bb      	ldr	r3, [r7, #8]
 8008a1e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008a20:	68bb      	ldr	r3, [r7, #8]
 8008a22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008a24:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008a26:	429a      	cmp	r2, r3
 8008a28:	d124      	bne.n	8008a74 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8008a2a:	6878      	ldr	r0, [r7, #4]
 8008a2c:	f000 f958 	bl	8008ce0 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008a30:	e020      	b.n	8008a74 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8008a32:	7bbb      	ldrb	r3, [r7, #14]
 8008a34:	2b01      	cmp	r3, #1
 8008a36:	d01d      	beq.n	8008a74 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008a38:	68bb      	ldr	r3, [r7, #8]
 8008a3a:	2204      	movs	r2, #4
 8008a3c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8008a40:	e018      	b.n	8008a74 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8008a42:	6878      	ldr	r0, [r7, #4]
 8008a44:	f000 f867 	bl	8008b16 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8008a48:	6878      	ldr	r0, [r7, #4]
 8008a4a:	f000 f8da 	bl	8008c02 <CDC_ProcessReception>
      break;
 8008a4e:	e014      	b.n	8008a7a <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8008a50:	2100      	movs	r1, #0
 8008a52:	6878      	ldr	r0, [r7, #4]
 8008a54:	f001 f81e 	bl	8009a94 <USBH_ClrFeature>
 8008a58:	4603      	mov	r3, r0
 8008a5a:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008a5c:	7bbb      	ldrb	r3, [r7, #14]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d10a      	bne.n	8008a78 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8008a62:	68bb      	ldr	r3, [r7, #8]
 8008a64:	2200      	movs	r2, #0
 8008a66:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8008a6a:	e005      	b.n	8008a78 <USBH_CDC_Process+0x120>

    default:
      break;
 8008a6c:	bf00      	nop
 8008a6e:	e004      	b.n	8008a7a <USBH_CDC_Process+0x122>
      break;
 8008a70:	bf00      	nop
 8008a72:	e002      	b.n	8008a7a <USBH_CDC_Process+0x122>
      break;
 8008a74:	bf00      	nop
 8008a76:	e000      	b.n	8008a7a <USBH_CDC_Process+0x122>
      break;
 8008a78:	bf00      	nop

  }

  return status;
 8008a7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	3710      	adds	r7, #16
 8008a80:	46bd      	mov	sp, r7
 8008a82:	bd80      	pop	{r7, pc}

08008a84 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8008a84:	b480      	push	{r7}
 8008a86:	b083      	sub	sp, #12
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8008a8c:	2300      	movs	r3, #0
}
 8008a8e:	4618      	mov	r0, r3
 8008a90:	370c      	adds	r7, #12
 8008a92:	46bd      	mov	sp, r7
 8008a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a98:	4770      	bx	lr

08008a9a <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8008a9a:	b580      	push	{r7, lr}
 8008a9c:	b082      	sub	sp, #8
 8008a9e:	af00      	add	r7, sp, #0
 8008aa0:	6078      	str	r0, [r7, #4]
 8008aa2:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	22a1      	movs	r2, #161	@ 0xa1
 8008aa8:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	2221      	movs	r2, #33	@ 0x21
 8008aae:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	2200      	movs	r2, #0
 8008aba:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	2207      	movs	r2, #7
 8008ac0:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008ac2:	683b      	ldr	r3, [r7, #0]
 8008ac4:	2207      	movs	r2, #7
 8008ac6:	4619      	mov	r1, r3
 8008ac8:	6878      	ldr	r0, [r7, #4]
 8008aca:	f001 fb17 	bl	800a0fc <USBH_CtlReq>
 8008ace:	4603      	mov	r3, r0
}
 8008ad0:	4618      	mov	r0, r3
 8008ad2:	3708      	adds	r7, #8
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	bd80      	pop	{r7, pc}

08008ad8 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8008ad8:	b580      	push	{r7, lr}
 8008ada:	b082      	sub	sp, #8
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
 8008ae0:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	2221      	movs	r2, #33	@ 0x21
 8008ae6:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2220      	movs	r2, #32
 8008aec:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	2200      	movs	r2, #0
 8008af2:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	2200      	movs	r2, #0
 8008af8:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	2207      	movs	r2, #7
 8008afe:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008b00:	683b      	ldr	r3, [r7, #0]
 8008b02:	2207      	movs	r2, #7
 8008b04:	4619      	mov	r1, r3
 8008b06:	6878      	ldr	r0, [r7, #4]
 8008b08:	f001 faf8 	bl	800a0fc <USBH_CtlReq>
 8008b0c:	4603      	mov	r3, r0
}
 8008b0e:	4618      	mov	r0, r3
 8008b10:	3708      	adds	r7, #8
 8008b12:	46bd      	mov	sp, r7
 8008b14:	bd80      	pop	{r7, pc}

08008b16 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8008b16:	b580      	push	{r7, lr}
 8008b18:	b086      	sub	sp, #24
 8008b1a:	af02      	add	r7, sp, #8
 8008b1c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008b24:	69db      	ldr	r3, [r3, #28]
 8008b26:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008b28:	2300      	movs	r3, #0
 8008b2a:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8008b32:	2b01      	cmp	r3, #1
 8008b34:	d002      	beq.n	8008b3c <CDC_ProcessTransmission+0x26>
 8008b36:	2b02      	cmp	r3, #2
 8008b38:	d023      	beq.n	8008b82 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8008b3a:	e05e      	b.n	8008bfa <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b40:	68fa      	ldr	r2, [r7, #12]
 8008b42:	8b12      	ldrh	r2, [r2, #24]
 8008b44:	4293      	cmp	r3, r2
 8008b46:	d90b      	bls.n	8008b60 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	69d9      	ldr	r1, [r3, #28]
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	8b1a      	ldrh	r2, [r3, #24]
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	7b5b      	ldrb	r3, [r3, #13]
 8008b54:	2001      	movs	r0, #1
 8008b56:	9000      	str	r0, [sp, #0]
 8008b58:	6878      	ldr	r0, [r7, #4]
 8008b5a:	f001 fce0 	bl	800a51e <USBH_BulkSendData>
 8008b5e:	e00b      	b.n	8008b78 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8008b68:	b29a      	uxth	r2, r3
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	7b5b      	ldrb	r3, [r3, #13]
 8008b6e:	2001      	movs	r0, #1
 8008b70:	9000      	str	r0, [sp, #0]
 8008b72:	6878      	ldr	r0, [r7, #4]
 8008b74:	f001 fcd3 	bl	800a51e <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	2202      	movs	r2, #2
 8008b7c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8008b80:	e03b      	b.n	8008bfa <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	7b5b      	ldrb	r3, [r3, #13]
 8008b86:	4619      	mov	r1, r3
 8008b88:	6878      	ldr	r0, [r7, #4]
 8008b8a:	f001 ffe5 	bl	800ab58 <USBH_LL_GetURBState>
 8008b8e:	4603      	mov	r3, r0
 8008b90:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8008b92:	7afb      	ldrb	r3, [r7, #11]
 8008b94:	2b01      	cmp	r3, #1
 8008b96:	d128      	bne.n	8008bea <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b9c:	68fa      	ldr	r2, [r7, #12]
 8008b9e:	8b12      	ldrh	r2, [r2, #24]
 8008ba0:	4293      	cmp	r3, r2
 8008ba2:	d90e      	bls.n	8008bc2 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ba8:	68fa      	ldr	r2, [r7, #12]
 8008baa:	8b12      	ldrh	r2, [r2, #24]
 8008bac:	1a9a      	subs	r2, r3, r2
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	69db      	ldr	r3, [r3, #28]
 8008bb6:	68fa      	ldr	r2, [r7, #12]
 8008bb8:	8b12      	ldrh	r2, [r2, #24]
 8008bba:	441a      	add	r2, r3
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	61da      	str	r2, [r3, #28]
 8008bc0:	e002      	b.n	8008bc8 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d004      	beq.n	8008bda <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	2201      	movs	r2, #1
 8008bd4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8008bd8:	e00e      	b.n	8008bf8 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	2200      	movs	r2, #0
 8008bde:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8008be2:	6878      	ldr	r0, [r7, #4]
 8008be4:	f000 f868 	bl	8008cb8 <USBH_CDC_TransmitCallback>
      break;
 8008be8:	e006      	b.n	8008bf8 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8008bea:	7afb      	ldrb	r3, [r7, #11]
 8008bec:	2b02      	cmp	r3, #2
 8008bee:	d103      	bne.n	8008bf8 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	2201      	movs	r2, #1
 8008bf4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8008bf8:	bf00      	nop
  }
}
 8008bfa:	bf00      	nop
 8008bfc:	3710      	adds	r7, #16
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	bd80      	pop	{r7, pc}

08008c02 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8008c02:	b580      	push	{r7, lr}
 8008c04:	b086      	sub	sp, #24
 8008c06:	af00      	add	r7, sp, #0
 8008c08:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008c10:	69db      	ldr	r3, [r3, #28]
 8008c12:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008c14:	2300      	movs	r3, #0
 8008c16:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8008c18:	697b      	ldr	r3, [r7, #20]
 8008c1a:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8008c1e:	2b03      	cmp	r3, #3
 8008c20:	d002      	beq.n	8008c28 <CDC_ProcessReception+0x26>
 8008c22:	2b04      	cmp	r3, #4
 8008c24:	d00e      	beq.n	8008c44 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 8008c26:	e043      	b.n	8008cb0 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8008c28:	697b      	ldr	r3, [r7, #20]
 8008c2a:	6a19      	ldr	r1, [r3, #32]
 8008c2c:	697b      	ldr	r3, [r7, #20]
 8008c2e:	8b5a      	ldrh	r2, [r3, #26]
 8008c30:	697b      	ldr	r3, [r7, #20]
 8008c32:	7b1b      	ldrb	r3, [r3, #12]
 8008c34:	6878      	ldr	r0, [r7, #4]
 8008c36:	f001 fc97 	bl	800a568 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8008c3a:	697b      	ldr	r3, [r7, #20]
 8008c3c:	2204      	movs	r2, #4
 8008c3e:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8008c42:	e035      	b.n	8008cb0 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8008c44:	697b      	ldr	r3, [r7, #20]
 8008c46:	7b1b      	ldrb	r3, [r3, #12]
 8008c48:	4619      	mov	r1, r3
 8008c4a:	6878      	ldr	r0, [r7, #4]
 8008c4c:	f001 ff84 	bl	800ab58 <USBH_LL_GetURBState>
 8008c50:	4603      	mov	r3, r0
 8008c52:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8008c54:	7cfb      	ldrb	r3, [r7, #19]
 8008c56:	2b01      	cmp	r3, #1
 8008c58:	d129      	bne.n	8008cae <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8008c5a:	697b      	ldr	r3, [r7, #20]
 8008c5c:	7b1b      	ldrb	r3, [r3, #12]
 8008c5e:	4619      	mov	r1, r3
 8008c60:	6878      	ldr	r0, [r7, #4]
 8008c62:	f001 fef9 	bl	800aa58 <USBH_LL_GetLastXferSize>
 8008c66:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8008c68:	697b      	ldr	r3, [r7, #20]
 8008c6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c6c:	68fa      	ldr	r2, [r7, #12]
 8008c6e:	429a      	cmp	r2, r3
 8008c70:	d016      	beq.n	8008ca0 <CDC_ProcessReception+0x9e>
 8008c72:	697b      	ldr	r3, [r7, #20]
 8008c74:	8b5b      	ldrh	r3, [r3, #26]
 8008c76:	461a      	mov	r2, r3
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	4293      	cmp	r3, r2
 8008c7c:	d110      	bne.n	8008ca0 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8008c7e:	697b      	ldr	r3, [r7, #20]
 8008c80:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	1ad2      	subs	r2, r2, r3
 8008c86:	697b      	ldr	r3, [r7, #20]
 8008c88:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8008c8a:	697b      	ldr	r3, [r7, #20]
 8008c8c:	6a1a      	ldr	r2, [r3, #32]
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	441a      	add	r2, r3
 8008c92:	697b      	ldr	r3, [r7, #20]
 8008c94:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8008c96:	697b      	ldr	r3, [r7, #20]
 8008c98:	2203      	movs	r2, #3
 8008c9a:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8008c9e:	e006      	b.n	8008cae <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8008ca0:	697b      	ldr	r3, [r7, #20]
 8008ca2:	2200      	movs	r2, #0
 8008ca4:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8008ca8:	6878      	ldr	r0, [r7, #4]
 8008caa:	f000 f80f 	bl	8008ccc <USBH_CDC_ReceiveCallback>
      break;
 8008cae:	bf00      	nop
  }
}
 8008cb0:	bf00      	nop
 8008cb2:	3718      	adds	r7, #24
 8008cb4:	46bd      	mov	sp, r7
 8008cb6:	bd80      	pop	{r7, pc}

08008cb8 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8008cb8:	b480      	push	{r7}
 8008cba:	b083      	sub	sp, #12
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008cc0:	bf00      	nop
 8008cc2:	370c      	adds	r7, #12
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cca:	4770      	bx	lr

08008ccc <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8008ccc:	b480      	push	{r7}
 8008cce:	b083      	sub	sp, #12
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008cd4:	bf00      	nop
 8008cd6:	370c      	adds	r7, #12
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cde:	4770      	bx	lr

08008ce0 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8008ce0:	b480      	push	{r7}
 8008ce2:	b083      	sub	sp, #12
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008ce8:	bf00      	nop
 8008cea:	370c      	adds	r7, #12
 8008cec:	46bd      	mov	sp, r7
 8008cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf2:	4770      	bx	lr

08008cf4 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8008cf4:	b580      	push	{r7, lr}
 8008cf6:	b084      	sub	sp, #16
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	60f8      	str	r0, [r7, #12]
 8008cfc:	60b9      	str	r1, [r7, #8]
 8008cfe:	4613      	mov	r3, r2
 8008d00:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d101      	bne.n	8008d0c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8008d08:	2302      	movs	r3, #2
 8008d0a:	e029      	b.n	8008d60 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	79fa      	ldrb	r2, [r7, #7]
 8008d10:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	2200      	movs	r2, #0
 8008d18:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	2200      	movs	r2, #0
 8008d20:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8008d24:	68f8      	ldr	r0, [r7, #12]
 8008d26:	f000 f81f 	bl	8008d68 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	2200      	movs	r2, #0
 8008d2e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	2200      	movs	r2, #0
 8008d36:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	2200      	movs	r2, #0
 8008d3e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	2200      	movs	r2, #0
 8008d46:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8008d4a:	68bb      	ldr	r3, [r7, #8]
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d003      	beq.n	8008d58 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	68ba      	ldr	r2, [r7, #8]
 8008d54:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8008d58:	68f8      	ldr	r0, [r7, #12]
 8008d5a:	f001 fdc9 	bl	800a8f0 <USBH_LL_Init>

  return USBH_OK;
 8008d5e:	2300      	movs	r3, #0
}
 8008d60:	4618      	mov	r0, r3
 8008d62:	3710      	adds	r7, #16
 8008d64:	46bd      	mov	sp, r7
 8008d66:	bd80      	pop	{r7, pc}

08008d68 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8008d68:	b580      	push	{r7, lr}
 8008d6a:	b084      	sub	sp, #16
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008d70:	2300      	movs	r3, #0
 8008d72:	60fb      	str	r3, [r7, #12]
 8008d74:	e009      	b.n	8008d8a <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 8008d76:	687a      	ldr	r2, [r7, #4]
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	33e0      	adds	r3, #224	@ 0xe0
 8008d7c:	009b      	lsls	r3, r3, #2
 8008d7e:	4413      	add	r3, r2
 8008d80:	2200      	movs	r2, #0
 8008d82:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	3301      	adds	r3, #1
 8008d88:	60fb      	str	r3, [r7, #12]
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	2b0f      	cmp	r3, #15
 8008d8e:	d9f2      	bls.n	8008d76 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008d90:	2300      	movs	r3, #0
 8008d92:	60fb      	str	r3, [r7, #12]
 8008d94:	e009      	b.n	8008daa <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 8008d96:	687a      	ldr	r2, [r7, #4]
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	4413      	add	r3, r2
 8008d9c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008da0:	2200      	movs	r2, #0
 8008da2:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	3301      	adds	r3, #1
 8008da8:	60fb      	str	r3, [r7, #12]
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008db0:	d3f1      	bcc.n	8008d96 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	2200      	movs	r2, #0
 8008db6:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2200      	movs	r2, #0
 8008dbc:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	2201      	movs	r2, #1
 8008dc2:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	2200      	movs	r2, #0
 8008dc8:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	2201      	movs	r2, #1
 8008dd0:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	2240      	movs	r2, #64	@ 0x40
 8008dd6:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2200      	movs	r2, #0
 8008ddc:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	2200      	movs	r2, #0
 8008de2:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	2201      	movs	r2, #1
 8008dea:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	2200      	movs	r2, #0
 8008df2:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	2200      	movs	r2, #0
 8008dfa:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	331c      	adds	r3, #28
 8008e02:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008e06:	2100      	movs	r1, #0
 8008e08:	4618      	mov	r0, r3
 8008e0a:	f002 f849 	bl	800aea0 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008e14:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008e18:	2100      	movs	r1, #0
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	f002 f840 	bl	800aea0 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8008e26:	2212      	movs	r2, #18
 8008e28:	2100      	movs	r1, #0
 8008e2a:	4618      	mov	r0, r3
 8008e2c:	f002 f838 	bl	800aea0 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008e36:	223e      	movs	r2, #62	@ 0x3e
 8008e38:	2100      	movs	r1, #0
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	f002 f830 	bl	800aea0 <memset>

  return USBH_OK;
 8008e40:	2300      	movs	r3, #0
}
 8008e42:	4618      	mov	r0, r3
 8008e44:	3710      	adds	r7, #16
 8008e46:	46bd      	mov	sp, r7
 8008e48:	bd80      	pop	{r7, pc}

08008e4a <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8008e4a:	b480      	push	{r7}
 8008e4c:	b085      	sub	sp, #20
 8008e4e:	af00      	add	r7, sp, #0
 8008e50:	6078      	str	r0, [r7, #4]
 8008e52:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8008e54:	2300      	movs	r3, #0
 8008e56:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8008e58:	683b      	ldr	r3, [r7, #0]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d016      	beq.n	8008e8c <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d10e      	bne.n	8008e86 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008e6e:	1c59      	adds	r1, r3, #1
 8008e70:	687a      	ldr	r2, [r7, #4]
 8008e72:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8008e76:	687a      	ldr	r2, [r7, #4]
 8008e78:	33de      	adds	r3, #222	@ 0xde
 8008e7a:	6839      	ldr	r1, [r7, #0]
 8008e7c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8008e80:	2300      	movs	r3, #0
 8008e82:	73fb      	strb	r3, [r7, #15]
 8008e84:	e004      	b.n	8008e90 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8008e86:	2302      	movs	r3, #2
 8008e88:	73fb      	strb	r3, [r7, #15]
 8008e8a:	e001      	b.n	8008e90 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8008e8c:	2302      	movs	r3, #2
 8008e8e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008e90:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e92:	4618      	mov	r0, r3
 8008e94:	3714      	adds	r7, #20
 8008e96:	46bd      	mov	sp, r7
 8008e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e9c:	4770      	bx	lr

08008e9e <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8008e9e:	b480      	push	{r7}
 8008ea0:	b085      	sub	sp, #20
 8008ea2:	af00      	add	r7, sp, #0
 8008ea4:	6078      	str	r0, [r7, #4]
 8008ea6:	460b      	mov	r3, r1
 8008ea8:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8008eaa:	2300      	movs	r3, #0
 8008eac:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8008eb4:	78fa      	ldrb	r2, [r7, #3]
 8008eb6:	429a      	cmp	r2, r3
 8008eb8:	d204      	bcs.n	8008ec4 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	78fa      	ldrb	r2, [r7, #3]
 8008ebe:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8008ec2:	e001      	b.n	8008ec8 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8008ec4:	2302      	movs	r3, #2
 8008ec6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008ec8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008eca:	4618      	mov	r0, r3
 8008ecc:	3714      	adds	r7, #20
 8008ece:	46bd      	mov	sp, r7
 8008ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed4:	4770      	bx	lr

08008ed6 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8008ed6:	b480      	push	{r7}
 8008ed8:	b087      	sub	sp, #28
 8008eda:	af00      	add	r7, sp, #0
 8008edc:	6078      	str	r0, [r7, #4]
 8008ede:	4608      	mov	r0, r1
 8008ee0:	4611      	mov	r1, r2
 8008ee2:	461a      	mov	r2, r3
 8008ee4:	4603      	mov	r3, r0
 8008ee6:	70fb      	strb	r3, [r7, #3]
 8008ee8:	460b      	mov	r3, r1
 8008eea:	70bb      	strb	r3, [r7, #2]
 8008eec:	4613      	mov	r3, r2
 8008eee:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008efe:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008f00:	e025      	b.n	8008f4e <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8008f02:	7dfb      	ldrb	r3, [r7, #23]
 8008f04:	221a      	movs	r2, #26
 8008f06:	fb02 f303 	mul.w	r3, r2, r3
 8008f0a:	3308      	adds	r3, #8
 8008f0c:	68fa      	ldr	r2, [r7, #12]
 8008f0e:	4413      	add	r3, r2
 8008f10:	3302      	adds	r3, #2
 8008f12:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008f14:	693b      	ldr	r3, [r7, #16]
 8008f16:	795b      	ldrb	r3, [r3, #5]
 8008f18:	78fa      	ldrb	r2, [r7, #3]
 8008f1a:	429a      	cmp	r2, r3
 8008f1c:	d002      	beq.n	8008f24 <USBH_FindInterface+0x4e>
 8008f1e:	78fb      	ldrb	r3, [r7, #3]
 8008f20:	2bff      	cmp	r3, #255	@ 0xff
 8008f22:	d111      	bne.n	8008f48 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008f24:	693b      	ldr	r3, [r7, #16]
 8008f26:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008f28:	78ba      	ldrb	r2, [r7, #2]
 8008f2a:	429a      	cmp	r2, r3
 8008f2c:	d002      	beq.n	8008f34 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008f2e:	78bb      	ldrb	r3, [r7, #2]
 8008f30:	2bff      	cmp	r3, #255	@ 0xff
 8008f32:	d109      	bne.n	8008f48 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008f34:	693b      	ldr	r3, [r7, #16]
 8008f36:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008f38:	787a      	ldrb	r2, [r7, #1]
 8008f3a:	429a      	cmp	r2, r3
 8008f3c:	d002      	beq.n	8008f44 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008f3e:	787b      	ldrb	r3, [r7, #1]
 8008f40:	2bff      	cmp	r3, #255	@ 0xff
 8008f42:	d101      	bne.n	8008f48 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8008f44:	7dfb      	ldrb	r3, [r7, #23]
 8008f46:	e006      	b.n	8008f56 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8008f48:	7dfb      	ldrb	r3, [r7, #23]
 8008f4a:	3301      	adds	r3, #1
 8008f4c:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008f4e:	7dfb      	ldrb	r3, [r7, #23]
 8008f50:	2b01      	cmp	r3, #1
 8008f52:	d9d6      	bls.n	8008f02 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8008f54:	23ff      	movs	r3, #255	@ 0xff
}
 8008f56:	4618      	mov	r0, r3
 8008f58:	371c      	adds	r7, #28
 8008f5a:	46bd      	mov	sp, r7
 8008f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f60:	4770      	bx	lr

08008f62 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8008f62:	b580      	push	{r7, lr}
 8008f64:	b082      	sub	sp, #8
 8008f66:	af00      	add	r7, sp, #0
 8008f68:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8008f6a:	6878      	ldr	r0, [r7, #4]
 8008f6c:	f001 fcfc 	bl	800a968 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8008f70:	2101      	movs	r1, #1
 8008f72:	6878      	ldr	r0, [r7, #4]
 8008f74:	f001 fe03 	bl	800ab7e <USBH_LL_DriverVBUS>

  return USBH_OK;
 8008f78:	2300      	movs	r3, #0
}
 8008f7a:	4618      	mov	r0, r3
 8008f7c:	3708      	adds	r7, #8
 8008f7e:	46bd      	mov	sp, r7
 8008f80:	bd80      	pop	{r7, pc}
	...

08008f84 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8008f84:	b580      	push	{r7, lr}
 8008f86:	b088      	sub	sp, #32
 8008f88:	af04      	add	r7, sp, #16
 8008f8a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8008f8c:	2302      	movs	r3, #2
 8008f8e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8008f90:	2300      	movs	r3, #0
 8008f92:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8008f9a:	b2db      	uxtb	r3, r3
 8008f9c:	2b01      	cmp	r3, #1
 8008f9e:	d102      	bne.n	8008fa6 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	2203      	movs	r2, #3
 8008fa4:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	781b      	ldrb	r3, [r3, #0]
 8008faa:	b2db      	uxtb	r3, r3
 8008fac:	2b0b      	cmp	r3, #11
 8008fae:	f200 81bc 	bhi.w	800932a <USBH_Process+0x3a6>
 8008fb2:	a201      	add	r2, pc, #4	@ (adr r2, 8008fb8 <USBH_Process+0x34>)
 8008fb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fb8:	08008fe9 	.word	0x08008fe9
 8008fbc:	0800901b 	.word	0x0800901b
 8008fc0:	08009085 	.word	0x08009085
 8008fc4:	080092c5 	.word	0x080092c5
 8008fc8:	0800932b 	.word	0x0800932b
 8008fcc:	08009125 	.word	0x08009125
 8008fd0:	0800926b 	.word	0x0800926b
 8008fd4:	0800915b 	.word	0x0800915b
 8008fd8:	0800917b 	.word	0x0800917b
 8008fdc:	08009199 	.word	0x08009199
 8008fe0:	080091dd 	.word	0x080091dd
 8008fe4:	080092ad 	.word	0x080092ad
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8008fee:	b2db      	uxtb	r3, r3
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	f000 819c 	beq.w	800932e <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	2201      	movs	r2, #1
 8008ffa:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8008ffc:	20c8      	movs	r0, #200	@ 0xc8
 8008ffe:	f001 fe08 	bl	800ac12 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8009002:	6878      	ldr	r0, [r7, #4]
 8009004:	f001 fd0d 	bl	800aa22 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	2200      	movs	r2, #0
 800900c:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	2200      	movs	r2, #0
 8009014:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8009018:	e189      	b.n	800932e <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8009020:	b2db      	uxtb	r3, r3
 8009022:	2b01      	cmp	r3, #1
 8009024:	d107      	bne.n	8009036 <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	2200      	movs	r2, #0
 800902a:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	2202      	movs	r2, #2
 8009032:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009034:	e18a      	b.n	800934c <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800903c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009040:	d914      	bls.n	800906c <USBH_Process+0xe8>
          phost->device.RstCnt++;
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8009048:	3301      	adds	r3, #1
 800904a:	b2da      	uxtb	r2, r3
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8009058:	2b03      	cmp	r3, #3
 800905a:	d903      	bls.n	8009064 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	220d      	movs	r2, #13
 8009060:	701a      	strb	r2, [r3, #0]
      break;
 8009062:	e173      	b.n	800934c <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	2200      	movs	r2, #0
 8009068:	701a      	strb	r2, [r3, #0]
      break;
 800906a:	e16f      	b.n	800934c <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8009072:	f103 020a 	add.w	r2, r3, #10
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 800907c:	200a      	movs	r0, #10
 800907e:	f001 fdc8 	bl	800ac12 <USBH_Delay>
      break;
 8009082:	e163      	b.n	800934c <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800908a:	2b00      	cmp	r3, #0
 800908c:	d005      	beq.n	800909a <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009094:	2104      	movs	r1, #4
 8009096:	6878      	ldr	r0, [r7, #4]
 8009098:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800909a:	2064      	movs	r0, #100	@ 0x64
 800909c:	f001 fdb9 	bl	800ac12 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 80090a0:	6878      	ldr	r0, [r7, #4]
 80090a2:	f001 fc97 	bl	800a9d4 <USBH_LL_GetSpeed>
 80090a6:	4603      	mov	r3, r0
 80090a8:	461a      	mov	r2, r3
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	2205      	movs	r2, #5
 80090b4:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80090b6:	2100      	movs	r1, #0
 80090b8:	6878      	ldr	r0, [r7, #4]
 80090ba:	f001 faa2 	bl	800a602 <USBH_AllocPipe>
 80090be:	4603      	mov	r3, r0
 80090c0:	461a      	mov	r2, r3
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 80090c6:	2180      	movs	r1, #128	@ 0x80
 80090c8:	6878      	ldr	r0, [r7, #4]
 80090ca:	f001 fa9a 	bl	800a602 <USBH_AllocPipe>
 80090ce:	4603      	mov	r3, r0
 80090d0:	461a      	mov	r2, r3
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	7919      	ldrb	r1, [r3, #4]
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80090e6:	687a      	ldr	r2, [r7, #4]
 80090e8:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80090ea:	9202      	str	r2, [sp, #8]
 80090ec:	2200      	movs	r2, #0
 80090ee:	9201      	str	r2, [sp, #4]
 80090f0:	9300      	str	r3, [sp, #0]
 80090f2:	4603      	mov	r3, r0
 80090f4:	2280      	movs	r2, #128	@ 0x80
 80090f6:	6878      	ldr	r0, [r7, #4]
 80090f8:	f001 fa54 	bl	800a5a4 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	7959      	ldrb	r1, [r3, #5]
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800910c:	687a      	ldr	r2, [r7, #4]
 800910e:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8009110:	9202      	str	r2, [sp, #8]
 8009112:	2200      	movs	r2, #0
 8009114:	9201      	str	r2, [sp, #4]
 8009116:	9300      	str	r3, [sp, #0]
 8009118:	4603      	mov	r3, r0
 800911a:	2200      	movs	r2, #0
 800911c:	6878      	ldr	r0, [r7, #4]
 800911e:	f001 fa41 	bl	800a5a4 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009122:	e113      	b.n	800934c <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8009124:	6878      	ldr	r0, [r7, #4]
 8009126:	f000 f917 	bl	8009358 <USBH_HandleEnum>
 800912a:	4603      	mov	r3, r0
 800912c:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800912e:	7bbb      	ldrb	r3, [r7, #14]
 8009130:	b2db      	uxtb	r3, r3
 8009132:	2b00      	cmp	r3, #0
 8009134:	f040 80fd 	bne.w	8009332 <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	2200      	movs	r2, #0
 800913c:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8009146:	2b01      	cmp	r3, #1
 8009148:	d103      	bne.n	8009152 <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	2208      	movs	r2, #8
 800914e:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8009150:	e0ef      	b.n	8009332 <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	2207      	movs	r2, #7
 8009156:	701a      	strb	r2, [r3, #0]
      break;
 8009158:	e0eb      	b.n	8009332 <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009160:	2b00      	cmp	r3, #0
 8009162:	f000 80e8 	beq.w	8009336 <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800916c:	2101      	movs	r1, #1
 800916e:	6878      	ldr	r0, [r7, #4]
 8009170:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	2208      	movs	r2, #8
 8009176:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 8009178:	e0dd      	b.n	8009336 <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8009180:	4619      	mov	r1, r3
 8009182:	6878      	ldr	r0, [r7, #4]
 8009184:	f000 fc3f 	bl	8009a06 <USBH_SetCfg>
 8009188:	4603      	mov	r3, r0
 800918a:	2b00      	cmp	r3, #0
 800918c:	f040 80d5 	bne.w	800933a <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	2209      	movs	r2, #9
 8009194:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009196:	e0d0      	b.n	800933a <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 800919e:	f003 0320 	and.w	r3, r3, #32
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d016      	beq.n	80091d4 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 80091a6:	2101      	movs	r1, #1
 80091a8:	6878      	ldr	r0, [r7, #4]
 80091aa:	f000 fc4f 	bl	8009a4c <USBH_SetFeature>
 80091ae:	4603      	mov	r3, r0
 80091b0:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80091b2:	7bbb      	ldrb	r3, [r7, #14]
 80091b4:	b2db      	uxtb	r3, r3
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d103      	bne.n	80091c2 <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	220a      	movs	r2, #10
 80091be:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80091c0:	e0bd      	b.n	800933e <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 80091c2:	7bbb      	ldrb	r3, [r7, #14]
 80091c4:	b2db      	uxtb	r3, r3
 80091c6:	2b03      	cmp	r3, #3
 80091c8:	f040 80b9 	bne.w	800933e <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	220a      	movs	r2, #10
 80091d0:	701a      	strb	r2, [r3, #0]
      break;
 80091d2:	e0b4      	b.n	800933e <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	220a      	movs	r2, #10
 80091d8:	701a      	strb	r2, [r3, #0]
      break;
 80091da:	e0b0      	b.n	800933e <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	f000 80ad 	beq.w	8009342 <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	2200      	movs	r2, #0
 80091ec:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80091f0:	2300      	movs	r3, #0
 80091f2:	73fb      	strb	r3, [r7, #15]
 80091f4:	e016      	b.n	8009224 <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 80091f6:	7bfa      	ldrb	r2, [r7, #15]
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	32de      	adds	r2, #222	@ 0xde
 80091fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009200:	791a      	ldrb	r2, [r3, #4]
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8009208:	429a      	cmp	r2, r3
 800920a:	d108      	bne.n	800921e <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 800920c:	7bfa      	ldrb	r2, [r7, #15]
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	32de      	adds	r2, #222	@ 0xde
 8009212:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 800921c:	e005      	b.n	800922a <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800921e:	7bfb      	ldrb	r3, [r7, #15]
 8009220:	3301      	adds	r3, #1
 8009222:	73fb      	strb	r3, [r7, #15]
 8009224:	7bfb      	ldrb	r3, [r7, #15]
 8009226:	2b00      	cmp	r3, #0
 8009228:	d0e5      	beq.n	80091f6 <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009230:	2b00      	cmp	r3, #0
 8009232:	d016      	beq.n	8009262 <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800923a:	689b      	ldr	r3, [r3, #8]
 800923c:	6878      	ldr	r0, [r7, #4]
 800923e:	4798      	blx	r3
 8009240:	4603      	mov	r3, r0
 8009242:	2b00      	cmp	r3, #0
 8009244:	d109      	bne.n	800925a <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	2206      	movs	r2, #6
 800924a:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009252:	2103      	movs	r1, #3
 8009254:	6878      	ldr	r0, [r7, #4]
 8009256:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009258:	e073      	b.n	8009342 <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	220d      	movs	r2, #13
 800925e:	701a      	strb	r2, [r3, #0]
      break;
 8009260:	e06f      	b.n	8009342 <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	220d      	movs	r2, #13
 8009266:	701a      	strb	r2, [r3, #0]
      break;
 8009268:	e06b      	b.n	8009342 <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009270:	2b00      	cmp	r3, #0
 8009272:	d017      	beq.n	80092a4 <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800927a:	691b      	ldr	r3, [r3, #16]
 800927c:	6878      	ldr	r0, [r7, #4]
 800927e:	4798      	blx	r3
 8009280:	4603      	mov	r3, r0
 8009282:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8009284:	7bbb      	ldrb	r3, [r7, #14]
 8009286:	b2db      	uxtb	r3, r3
 8009288:	2b00      	cmp	r3, #0
 800928a:	d103      	bne.n	8009294 <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	220b      	movs	r2, #11
 8009290:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009292:	e058      	b.n	8009346 <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 8009294:	7bbb      	ldrb	r3, [r7, #14]
 8009296:	b2db      	uxtb	r3, r3
 8009298:	2b02      	cmp	r3, #2
 800929a:	d154      	bne.n	8009346 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	220d      	movs	r2, #13
 80092a0:	701a      	strb	r2, [r3, #0]
      break;
 80092a2:	e050      	b.n	8009346 <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	220d      	movs	r2, #13
 80092a8:	701a      	strb	r2, [r3, #0]
      break;
 80092aa:	e04c      	b.n	8009346 <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d049      	beq.n	800934a <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80092bc:	695b      	ldr	r3, [r3, #20]
 80092be:	6878      	ldr	r0, [r7, #4]
 80092c0:	4798      	blx	r3
      }
      break;
 80092c2:	e042      	b.n	800934a <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	2200      	movs	r2, #0
 80092c8:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 80092cc:	6878      	ldr	r0, [r7, #4]
 80092ce:	f7ff fd4b 	bl	8008d68 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d009      	beq.n	80092f0 <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80092e2:	68db      	ldr	r3, [r3, #12]
 80092e4:	6878      	ldr	r0, [r7, #4]
 80092e6:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	2200      	movs	r2, #0
 80092ec:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d005      	beq.n	8009306 <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009300:	2105      	movs	r1, #5
 8009302:	6878      	ldr	r0, [r7, #4]
 8009304:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800930c:	b2db      	uxtb	r3, r3
 800930e:	2b01      	cmp	r3, #1
 8009310:	d107      	bne.n	8009322 <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	2200      	movs	r2, #0
 8009316:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800931a:	6878      	ldr	r0, [r7, #4]
 800931c:	f7ff fe21 	bl	8008f62 <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009320:	e014      	b.n	800934c <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 8009322:	6878      	ldr	r0, [r7, #4]
 8009324:	f001 fb20 	bl	800a968 <USBH_LL_Start>
      break;
 8009328:	e010      	b.n	800934c <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 800932a:	bf00      	nop
 800932c:	e00e      	b.n	800934c <USBH_Process+0x3c8>
      break;
 800932e:	bf00      	nop
 8009330:	e00c      	b.n	800934c <USBH_Process+0x3c8>
      break;
 8009332:	bf00      	nop
 8009334:	e00a      	b.n	800934c <USBH_Process+0x3c8>
    break;
 8009336:	bf00      	nop
 8009338:	e008      	b.n	800934c <USBH_Process+0x3c8>
      break;
 800933a:	bf00      	nop
 800933c:	e006      	b.n	800934c <USBH_Process+0x3c8>
      break;
 800933e:	bf00      	nop
 8009340:	e004      	b.n	800934c <USBH_Process+0x3c8>
      break;
 8009342:	bf00      	nop
 8009344:	e002      	b.n	800934c <USBH_Process+0x3c8>
      break;
 8009346:	bf00      	nop
 8009348:	e000      	b.n	800934c <USBH_Process+0x3c8>
      break;
 800934a:	bf00      	nop
  }
  return USBH_OK;
 800934c:	2300      	movs	r3, #0
}
 800934e:	4618      	mov	r0, r3
 8009350:	3710      	adds	r7, #16
 8009352:	46bd      	mov	sp, r7
 8009354:	bd80      	pop	{r7, pc}
 8009356:	bf00      	nop

08009358 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8009358:	b580      	push	{r7, lr}
 800935a:	b088      	sub	sp, #32
 800935c:	af04      	add	r7, sp, #16
 800935e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8009360:	2301      	movs	r3, #1
 8009362:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8009364:	2301      	movs	r3, #1
 8009366:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	785b      	ldrb	r3, [r3, #1]
 800936c:	2b07      	cmp	r3, #7
 800936e:	f200 81bd 	bhi.w	80096ec <USBH_HandleEnum+0x394>
 8009372:	a201      	add	r2, pc, #4	@ (adr r2, 8009378 <USBH_HandleEnum+0x20>)
 8009374:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009378:	08009399 	.word	0x08009399
 800937c:	08009453 	.word	0x08009453
 8009380:	080094bd 	.word	0x080094bd
 8009384:	08009547 	.word	0x08009547
 8009388:	080095b1 	.word	0x080095b1
 800938c:	08009621 	.word	0x08009621
 8009390:	08009667 	.word	0x08009667
 8009394:	080096ad 	.word	0x080096ad
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8009398:	2108      	movs	r1, #8
 800939a:	6878      	ldr	r0, [r7, #4]
 800939c:	f000 fa50 	bl	8009840 <USBH_Get_DevDesc>
 80093a0:	4603      	mov	r3, r0
 80093a2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80093a4:	7bbb      	ldrb	r3, [r7, #14]
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d12e      	bne.n	8009408 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	2201      	movs	r2, #1
 80093b8:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	7919      	ldrb	r1, [r3, #4]
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80093ca:	687a      	ldr	r2, [r7, #4]
 80093cc:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80093ce:	9202      	str	r2, [sp, #8]
 80093d0:	2200      	movs	r2, #0
 80093d2:	9201      	str	r2, [sp, #4]
 80093d4:	9300      	str	r3, [sp, #0]
 80093d6:	4603      	mov	r3, r0
 80093d8:	2280      	movs	r2, #128	@ 0x80
 80093da:	6878      	ldr	r0, [r7, #4]
 80093dc:	f001 f8e2 	bl	800a5a4 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	7959      	ldrb	r1, [r3, #5]
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80093f0:	687a      	ldr	r2, [r7, #4]
 80093f2:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80093f4:	9202      	str	r2, [sp, #8]
 80093f6:	2200      	movs	r2, #0
 80093f8:	9201      	str	r2, [sp, #4]
 80093fa:	9300      	str	r3, [sp, #0]
 80093fc:	4603      	mov	r3, r0
 80093fe:	2200      	movs	r2, #0
 8009400:	6878      	ldr	r0, [r7, #4]
 8009402:	f001 f8cf 	bl	800a5a4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8009406:	e173      	b.n	80096f0 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009408:	7bbb      	ldrb	r3, [r7, #14]
 800940a:	2b03      	cmp	r3, #3
 800940c:	f040 8170 	bne.w	80096f0 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009416:	3301      	adds	r3, #1
 8009418:	b2da      	uxtb	r2, r3
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009426:	2b03      	cmp	r3, #3
 8009428:	d903      	bls.n	8009432 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	220d      	movs	r2, #13
 800942e:	701a      	strb	r2, [r3, #0]
      break;
 8009430:	e15e      	b.n	80096f0 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	795b      	ldrb	r3, [r3, #5]
 8009436:	4619      	mov	r1, r3
 8009438:	6878      	ldr	r0, [r7, #4]
 800943a:	f001 f903 	bl	800a644 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	791b      	ldrb	r3, [r3, #4]
 8009442:	4619      	mov	r1, r3
 8009444:	6878      	ldr	r0, [r7, #4]
 8009446:	f001 f8fd 	bl	800a644 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	2200      	movs	r2, #0
 800944e:	701a      	strb	r2, [r3, #0]
      break;
 8009450:	e14e      	b.n	80096f0 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8009452:	2112      	movs	r1, #18
 8009454:	6878      	ldr	r0, [r7, #4]
 8009456:	f000 f9f3 	bl	8009840 <USBH_Get_DevDesc>
 800945a:	4603      	mov	r3, r0
 800945c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800945e:	7bbb      	ldrb	r3, [r7, #14]
 8009460:	2b00      	cmp	r3, #0
 8009462:	d103      	bne.n	800946c <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	2202      	movs	r2, #2
 8009468:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800946a:	e143      	b.n	80096f4 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800946c:	7bbb      	ldrb	r3, [r7, #14]
 800946e:	2b03      	cmp	r3, #3
 8009470:	f040 8140 	bne.w	80096f4 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800947a:	3301      	adds	r3, #1
 800947c:	b2da      	uxtb	r2, r3
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800948a:	2b03      	cmp	r3, #3
 800948c:	d903      	bls.n	8009496 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	220d      	movs	r2, #13
 8009492:	701a      	strb	r2, [r3, #0]
      break;
 8009494:	e12e      	b.n	80096f4 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	795b      	ldrb	r3, [r3, #5]
 800949a:	4619      	mov	r1, r3
 800949c:	6878      	ldr	r0, [r7, #4]
 800949e:	f001 f8d1 	bl	800a644 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	791b      	ldrb	r3, [r3, #4]
 80094a6:	4619      	mov	r1, r3
 80094a8:	6878      	ldr	r0, [r7, #4]
 80094aa:	f001 f8cb 	bl	800a644 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	2200      	movs	r2, #0
 80094b2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	2200      	movs	r2, #0
 80094b8:	701a      	strb	r2, [r3, #0]
      break;
 80094ba:	e11b      	b.n	80096f4 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80094bc:	2101      	movs	r1, #1
 80094be:	6878      	ldr	r0, [r7, #4]
 80094c0:	f000 fa7d 	bl	80099be <USBH_SetAddress>
 80094c4:	4603      	mov	r3, r0
 80094c6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80094c8:	7bbb      	ldrb	r3, [r7, #14]
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d130      	bne.n	8009530 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 80094ce:	2002      	movs	r0, #2
 80094d0:	f001 fb9f 	bl	800ac12 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	2201      	movs	r2, #1
 80094d8:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	2203      	movs	r2, #3
 80094e0:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	7919      	ldrb	r1, [r3, #4]
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80094f2:	687a      	ldr	r2, [r7, #4]
 80094f4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80094f6:	9202      	str	r2, [sp, #8]
 80094f8:	2200      	movs	r2, #0
 80094fa:	9201      	str	r2, [sp, #4]
 80094fc:	9300      	str	r3, [sp, #0]
 80094fe:	4603      	mov	r3, r0
 8009500:	2280      	movs	r2, #128	@ 0x80
 8009502:	6878      	ldr	r0, [r7, #4]
 8009504:	f001 f84e 	bl	800a5a4 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	7959      	ldrb	r1, [r3, #5]
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009518:	687a      	ldr	r2, [r7, #4]
 800951a:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800951c:	9202      	str	r2, [sp, #8]
 800951e:	2200      	movs	r2, #0
 8009520:	9201      	str	r2, [sp, #4]
 8009522:	9300      	str	r3, [sp, #0]
 8009524:	4603      	mov	r3, r0
 8009526:	2200      	movs	r2, #0
 8009528:	6878      	ldr	r0, [r7, #4]
 800952a:	f001 f83b 	bl	800a5a4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800952e:	e0e3      	b.n	80096f8 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009530:	7bbb      	ldrb	r3, [r7, #14]
 8009532:	2b03      	cmp	r3, #3
 8009534:	f040 80e0 	bne.w	80096f8 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	220d      	movs	r2, #13
 800953c:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	2200      	movs	r2, #0
 8009542:	705a      	strb	r2, [r3, #1]
      break;
 8009544:	e0d8      	b.n	80096f8 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8009546:	2109      	movs	r1, #9
 8009548:	6878      	ldr	r0, [r7, #4]
 800954a:	f000 f9a5 	bl	8009898 <USBH_Get_CfgDesc>
 800954e:	4603      	mov	r3, r0
 8009550:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009552:	7bbb      	ldrb	r3, [r7, #14]
 8009554:	2b00      	cmp	r3, #0
 8009556:	d103      	bne.n	8009560 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	2204      	movs	r2, #4
 800955c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800955e:	e0cd      	b.n	80096fc <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009560:	7bbb      	ldrb	r3, [r7, #14]
 8009562:	2b03      	cmp	r3, #3
 8009564:	f040 80ca 	bne.w	80096fc <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800956e:	3301      	adds	r3, #1
 8009570:	b2da      	uxtb	r2, r3
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800957e:	2b03      	cmp	r3, #3
 8009580:	d903      	bls.n	800958a <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	220d      	movs	r2, #13
 8009586:	701a      	strb	r2, [r3, #0]
      break;
 8009588:	e0b8      	b.n	80096fc <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	795b      	ldrb	r3, [r3, #5]
 800958e:	4619      	mov	r1, r3
 8009590:	6878      	ldr	r0, [r7, #4]
 8009592:	f001 f857 	bl	800a644 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	791b      	ldrb	r3, [r3, #4]
 800959a:	4619      	mov	r1, r3
 800959c:	6878      	ldr	r0, [r7, #4]
 800959e:	f001 f851 	bl	800a644 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	2200      	movs	r2, #0
 80095a6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	2200      	movs	r2, #0
 80095ac:	701a      	strb	r2, [r3, #0]
      break;
 80095ae:	e0a5      	b.n	80096fc <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 80095b6:	4619      	mov	r1, r3
 80095b8:	6878      	ldr	r0, [r7, #4]
 80095ba:	f000 f96d 	bl	8009898 <USBH_Get_CfgDesc>
 80095be:	4603      	mov	r3, r0
 80095c0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80095c2:	7bbb      	ldrb	r3, [r7, #14]
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d103      	bne.n	80095d0 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	2205      	movs	r2, #5
 80095cc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80095ce:	e097      	b.n	8009700 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80095d0:	7bbb      	ldrb	r3, [r7, #14]
 80095d2:	2b03      	cmp	r3, #3
 80095d4:	f040 8094 	bne.w	8009700 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80095de:	3301      	adds	r3, #1
 80095e0:	b2da      	uxtb	r2, r3
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80095ee:	2b03      	cmp	r3, #3
 80095f0:	d903      	bls.n	80095fa <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	220d      	movs	r2, #13
 80095f6:	701a      	strb	r2, [r3, #0]
      break;
 80095f8:	e082      	b.n	8009700 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	795b      	ldrb	r3, [r3, #5]
 80095fe:	4619      	mov	r1, r3
 8009600:	6878      	ldr	r0, [r7, #4]
 8009602:	f001 f81f 	bl	800a644 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	791b      	ldrb	r3, [r3, #4]
 800960a:	4619      	mov	r1, r3
 800960c:	6878      	ldr	r0, [r7, #4]
 800960e:	f001 f819 	bl	800a644 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	2200      	movs	r2, #0
 8009616:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	2200      	movs	r2, #0
 800961c:	701a      	strb	r2, [r3, #0]
      break;
 800961e:	e06f      	b.n	8009700 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8009626:	2b00      	cmp	r3, #0
 8009628:	d019      	beq.n	800965e <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8009636:	23ff      	movs	r3, #255	@ 0xff
 8009638:	6878      	ldr	r0, [r7, #4]
 800963a:	f000 f957 	bl	80098ec <USBH_Get_StringDesc>
 800963e:	4603      	mov	r3, r0
 8009640:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009642:	7bbb      	ldrb	r3, [r7, #14]
 8009644:	2b00      	cmp	r3, #0
 8009646:	d103      	bne.n	8009650 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	2206      	movs	r2, #6
 800964c:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800964e:	e059      	b.n	8009704 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009650:	7bbb      	ldrb	r3, [r7, #14]
 8009652:	2b03      	cmp	r3, #3
 8009654:	d156      	bne.n	8009704 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	2206      	movs	r2, #6
 800965a:	705a      	strb	r2, [r3, #1]
      break;
 800965c:	e052      	b.n	8009704 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	2206      	movs	r2, #6
 8009662:	705a      	strb	r2, [r3, #1]
      break;
 8009664:	e04e      	b.n	8009704 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 800966c:	2b00      	cmp	r3, #0
 800966e:	d019      	beq.n	80096a4 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800967c:	23ff      	movs	r3, #255	@ 0xff
 800967e:	6878      	ldr	r0, [r7, #4]
 8009680:	f000 f934 	bl	80098ec <USBH_Get_StringDesc>
 8009684:	4603      	mov	r3, r0
 8009686:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009688:	7bbb      	ldrb	r3, [r7, #14]
 800968a:	2b00      	cmp	r3, #0
 800968c:	d103      	bne.n	8009696 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	2207      	movs	r2, #7
 8009692:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8009694:	e038      	b.n	8009708 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009696:	7bbb      	ldrb	r3, [r7, #14]
 8009698:	2b03      	cmp	r3, #3
 800969a:	d135      	bne.n	8009708 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	2207      	movs	r2, #7
 80096a0:	705a      	strb	r2, [r3, #1]
      break;
 80096a2:	e031      	b.n	8009708 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	2207      	movs	r2, #7
 80096a8:	705a      	strb	r2, [r3, #1]
      break;
 80096aa:	e02d      	b.n	8009708 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d017      	beq.n	80096e6 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80096c2:	23ff      	movs	r3, #255	@ 0xff
 80096c4:	6878      	ldr	r0, [r7, #4]
 80096c6:	f000 f911 	bl	80098ec <USBH_Get_StringDesc>
 80096ca:	4603      	mov	r3, r0
 80096cc:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80096ce:	7bbb      	ldrb	r3, [r7, #14]
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d102      	bne.n	80096da <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 80096d4:	2300      	movs	r3, #0
 80096d6:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80096d8:	e018      	b.n	800970c <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80096da:	7bbb      	ldrb	r3, [r7, #14]
 80096dc:	2b03      	cmp	r3, #3
 80096de:	d115      	bne.n	800970c <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 80096e0:	2300      	movs	r3, #0
 80096e2:	73fb      	strb	r3, [r7, #15]
      break;
 80096e4:	e012      	b.n	800970c <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 80096e6:	2300      	movs	r3, #0
 80096e8:	73fb      	strb	r3, [r7, #15]
      break;
 80096ea:	e00f      	b.n	800970c <USBH_HandleEnum+0x3b4>

    default:
      break;
 80096ec:	bf00      	nop
 80096ee:	e00e      	b.n	800970e <USBH_HandleEnum+0x3b6>
      break;
 80096f0:	bf00      	nop
 80096f2:	e00c      	b.n	800970e <USBH_HandleEnum+0x3b6>
      break;
 80096f4:	bf00      	nop
 80096f6:	e00a      	b.n	800970e <USBH_HandleEnum+0x3b6>
      break;
 80096f8:	bf00      	nop
 80096fa:	e008      	b.n	800970e <USBH_HandleEnum+0x3b6>
      break;
 80096fc:	bf00      	nop
 80096fe:	e006      	b.n	800970e <USBH_HandleEnum+0x3b6>
      break;
 8009700:	bf00      	nop
 8009702:	e004      	b.n	800970e <USBH_HandleEnum+0x3b6>
      break;
 8009704:	bf00      	nop
 8009706:	e002      	b.n	800970e <USBH_HandleEnum+0x3b6>
      break;
 8009708:	bf00      	nop
 800970a:	e000      	b.n	800970e <USBH_HandleEnum+0x3b6>
      break;
 800970c:	bf00      	nop
  }
  return Status;
 800970e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009710:	4618      	mov	r0, r3
 8009712:	3710      	adds	r7, #16
 8009714:	46bd      	mov	sp, r7
 8009716:	bd80      	pop	{r7, pc}

08009718 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8009718:	b480      	push	{r7}
 800971a:	b083      	sub	sp, #12
 800971c:	af00      	add	r7, sp, #0
 800971e:	6078      	str	r0, [r7, #4]
 8009720:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	683a      	ldr	r2, [r7, #0]
 8009726:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800972a:	bf00      	nop
 800972c:	370c      	adds	r7, #12
 800972e:	46bd      	mov	sp, r7
 8009730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009734:	4770      	bx	lr

08009736 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8009736:	b580      	push	{r7, lr}
 8009738:	b082      	sub	sp, #8
 800973a:	af00      	add	r7, sp, #0
 800973c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009744:	1c5a      	adds	r2, r3, #1
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800974c:	6878      	ldr	r0, [r7, #4]
 800974e:	f000 f804 	bl	800975a <USBH_HandleSof>
}
 8009752:	bf00      	nop
 8009754:	3708      	adds	r7, #8
 8009756:	46bd      	mov	sp, r7
 8009758:	bd80      	pop	{r7, pc}

0800975a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800975a:	b580      	push	{r7, lr}
 800975c:	b082      	sub	sp, #8
 800975e:	af00      	add	r7, sp, #0
 8009760:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	781b      	ldrb	r3, [r3, #0]
 8009766:	b2db      	uxtb	r3, r3
 8009768:	2b0b      	cmp	r3, #11
 800976a:	d10a      	bne.n	8009782 <USBH_HandleSof+0x28>
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009772:	2b00      	cmp	r3, #0
 8009774:	d005      	beq.n	8009782 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800977c:	699b      	ldr	r3, [r3, #24]
 800977e:	6878      	ldr	r0, [r7, #4]
 8009780:	4798      	blx	r3
  }
}
 8009782:	bf00      	nop
 8009784:	3708      	adds	r7, #8
 8009786:	46bd      	mov	sp, r7
 8009788:	bd80      	pop	{r7, pc}

0800978a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800978a:	b480      	push	{r7}
 800978c:	b083      	sub	sp, #12
 800978e:	af00      	add	r7, sp, #0
 8009790:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	2201      	movs	r2, #1
 8009796:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 800979a:	bf00      	nop
}
 800979c:	370c      	adds	r7, #12
 800979e:	46bd      	mov	sp, r7
 80097a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a4:	4770      	bx	lr

080097a6 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80097a6:	b480      	push	{r7}
 80097a8:	b083      	sub	sp, #12
 80097aa:	af00      	add	r7, sp, #0
 80097ac:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	2200      	movs	r2, #0
 80097b2:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	2201      	movs	r2, #1
 80097ba:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 80097be:	bf00      	nop
}
 80097c0:	370c      	adds	r7, #12
 80097c2:	46bd      	mov	sp, r7
 80097c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c8:	4770      	bx	lr

080097ca <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80097ca:	b480      	push	{r7}
 80097cc:	b083      	sub	sp, #12
 80097ce:	af00      	add	r7, sp, #0
 80097d0:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	2201      	movs	r2, #1
 80097d6:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	2200      	movs	r2, #0
 80097de:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	2200      	movs	r2, #0
 80097e6:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80097ea:	2300      	movs	r3, #0
}
 80097ec:	4618      	mov	r0, r3
 80097ee:	370c      	adds	r7, #12
 80097f0:	46bd      	mov	sp, r7
 80097f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f6:	4770      	bx	lr

080097f8 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80097f8:	b580      	push	{r7, lr}
 80097fa:	b082      	sub	sp, #8
 80097fc:	af00      	add	r7, sp, #0
 80097fe:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	2201      	movs	r2, #1
 8009804:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	2200      	movs	r2, #0
 800980c:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	2200      	movs	r2, #0
 8009814:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8009818:	6878      	ldr	r0, [r7, #4]
 800981a:	f001 f8c0 	bl	800a99e <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	791b      	ldrb	r3, [r3, #4]
 8009822:	4619      	mov	r1, r3
 8009824:	6878      	ldr	r0, [r7, #4]
 8009826:	f000 ff0d 	bl	800a644 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	795b      	ldrb	r3, [r3, #5]
 800982e:	4619      	mov	r1, r3
 8009830:	6878      	ldr	r0, [r7, #4]
 8009832:	f000 ff07 	bl	800a644 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8009836:	2300      	movs	r3, #0
}
 8009838:	4618      	mov	r0, r3
 800983a:	3708      	adds	r7, #8
 800983c:	46bd      	mov	sp, r7
 800983e:	bd80      	pop	{r7, pc}

08009840 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8009840:	b580      	push	{r7, lr}
 8009842:	b086      	sub	sp, #24
 8009844:	af02      	add	r7, sp, #8
 8009846:	6078      	str	r0, [r7, #4]
 8009848:	460b      	mov	r3, r1
 800984a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 800984c:	887b      	ldrh	r3, [r7, #2]
 800984e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009852:	d901      	bls.n	8009858 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009854:	2303      	movs	r3, #3
 8009856:	e01b      	b.n	8009890 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800985e:	887b      	ldrh	r3, [r7, #2]
 8009860:	9300      	str	r3, [sp, #0]
 8009862:	4613      	mov	r3, r2
 8009864:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009868:	2100      	movs	r1, #0
 800986a:	6878      	ldr	r0, [r7, #4]
 800986c:	f000 f872 	bl	8009954 <USBH_GetDescriptor>
 8009870:	4603      	mov	r3, r0
 8009872:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8009874:	7bfb      	ldrb	r3, [r7, #15]
 8009876:	2b00      	cmp	r3, #0
 8009878:	d109      	bne.n	800988e <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009880:	887a      	ldrh	r2, [r7, #2]
 8009882:	4619      	mov	r1, r3
 8009884:	6878      	ldr	r0, [r7, #4]
 8009886:	f000 f929 	bl	8009adc <USBH_ParseDevDesc>
 800988a:	4603      	mov	r3, r0
 800988c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800988e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009890:	4618      	mov	r0, r3
 8009892:	3710      	adds	r7, #16
 8009894:	46bd      	mov	sp, r7
 8009896:	bd80      	pop	{r7, pc}

08009898 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8009898:	b580      	push	{r7, lr}
 800989a:	b086      	sub	sp, #24
 800989c:	af02      	add	r7, sp, #8
 800989e:	6078      	str	r0, [r7, #4]
 80098a0:	460b      	mov	r3, r1
 80098a2:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	331c      	adds	r3, #28
 80098a8:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 80098aa:	887b      	ldrh	r3, [r7, #2]
 80098ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80098b0:	d901      	bls.n	80098b6 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80098b2:	2303      	movs	r3, #3
 80098b4:	e016      	b.n	80098e4 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80098b6:	887b      	ldrh	r3, [r7, #2]
 80098b8:	9300      	str	r3, [sp, #0]
 80098ba:	68bb      	ldr	r3, [r7, #8]
 80098bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80098c0:	2100      	movs	r1, #0
 80098c2:	6878      	ldr	r0, [r7, #4]
 80098c4:	f000 f846 	bl	8009954 <USBH_GetDescriptor>
 80098c8:	4603      	mov	r3, r0
 80098ca:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 80098cc:	7bfb      	ldrb	r3, [r7, #15]
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d107      	bne.n	80098e2 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 80098d2:	887b      	ldrh	r3, [r7, #2]
 80098d4:	461a      	mov	r2, r3
 80098d6:	68b9      	ldr	r1, [r7, #8]
 80098d8:	6878      	ldr	r0, [r7, #4]
 80098da:	f000 f9af 	bl	8009c3c <USBH_ParseCfgDesc>
 80098de:	4603      	mov	r3, r0
 80098e0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80098e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80098e4:	4618      	mov	r0, r3
 80098e6:	3710      	adds	r7, #16
 80098e8:	46bd      	mov	sp, r7
 80098ea:	bd80      	pop	{r7, pc}

080098ec <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 80098ec:	b580      	push	{r7, lr}
 80098ee:	b088      	sub	sp, #32
 80098f0:	af02      	add	r7, sp, #8
 80098f2:	60f8      	str	r0, [r7, #12]
 80098f4:	607a      	str	r2, [r7, #4]
 80098f6:	461a      	mov	r2, r3
 80098f8:	460b      	mov	r3, r1
 80098fa:	72fb      	strb	r3, [r7, #11]
 80098fc:	4613      	mov	r3, r2
 80098fe:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8009900:	893b      	ldrh	r3, [r7, #8]
 8009902:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009906:	d802      	bhi.n	800990e <USBH_Get_StringDesc+0x22>
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	2b00      	cmp	r3, #0
 800990c:	d101      	bne.n	8009912 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800990e:	2303      	movs	r3, #3
 8009910:	e01c      	b.n	800994c <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8009912:	7afb      	ldrb	r3, [r7, #11]
 8009914:	b29b      	uxth	r3, r3
 8009916:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800991a:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8009922:	893b      	ldrh	r3, [r7, #8]
 8009924:	9300      	str	r3, [sp, #0]
 8009926:	460b      	mov	r3, r1
 8009928:	2100      	movs	r1, #0
 800992a:	68f8      	ldr	r0, [r7, #12]
 800992c:	f000 f812 	bl	8009954 <USBH_GetDescriptor>
 8009930:	4603      	mov	r3, r0
 8009932:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8009934:	7dfb      	ldrb	r3, [r7, #23]
 8009936:	2b00      	cmp	r3, #0
 8009938:	d107      	bne.n	800994a <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009940:	893a      	ldrh	r2, [r7, #8]
 8009942:	6879      	ldr	r1, [r7, #4]
 8009944:	4618      	mov	r0, r3
 8009946:	f000 fb8c 	bl	800a062 <USBH_ParseStringDesc>
  }

  return status;
 800994a:	7dfb      	ldrb	r3, [r7, #23]
}
 800994c:	4618      	mov	r0, r3
 800994e:	3718      	adds	r7, #24
 8009950:	46bd      	mov	sp, r7
 8009952:	bd80      	pop	{r7, pc}

08009954 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8009954:	b580      	push	{r7, lr}
 8009956:	b084      	sub	sp, #16
 8009958:	af00      	add	r7, sp, #0
 800995a:	60f8      	str	r0, [r7, #12]
 800995c:	607b      	str	r3, [r7, #4]
 800995e:	460b      	mov	r3, r1
 8009960:	72fb      	strb	r3, [r7, #11]
 8009962:	4613      	mov	r3, r2
 8009964:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	789b      	ldrb	r3, [r3, #2]
 800996a:	2b01      	cmp	r3, #1
 800996c:	d11c      	bne.n	80099a8 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800996e:	7afb      	ldrb	r3, [r7, #11]
 8009970:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009974:	b2da      	uxtb	r2, r3
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	2206      	movs	r2, #6
 800997e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	893a      	ldrh	r2, [r7, #8]
 8009984:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8009986:	893b      	ldrh	r3, [r7, #8]
 8009988:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800998c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009990:	d104      	bne.n	800999c <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	f240 4209 	movw	r2, #1033	@ 0x409
 8009998:	829a      	strh	r2, [r3, #20]
 800999a:	e002      	b.n	80099a2 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	2200      	movs	r2, #0
 80099a0:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	8b3a      	ldrh	r2, [r7, #24]
 80099a6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80099a8:	8b3b      	ldrh	r3, [r7, #24]
 80099aa:	461a      	mov	r2, r3
 80099ac:	6879      	ldr	r1, [r7, #4]
 80099ae:	68f8      	ldr	r0, [r7, #12]
 80099b0:	f000 fba4 	bl	800a0fc <USBH_CtlReq>
 80099b4:	4603      	mov	r3, r0
}
 80099b6:	4618      	mov	r0, r3
 80099b8:	3710      	adds	r7, #16
 80099ba:	46bd      	mov	sp, r7
 80099bc:	bd80      	pop	{r7, pc}

080099be <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80099be:	b580      	push	{r7, lr}
 80099c0:	b082      	sub	sp, #8
 80099c2:	af00      	add	r7, sp, #0
 80099c4:	6078      	str	r0, [r7, #4]
 80099c6:	460b      	mov	r3, r1
 80099c8:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	789b      	ldrb	r3, [r3, #2]
 80099ce:	2b01      	cmp	r3, #1
 80099d0:	d10f      	bne.n	80099f2 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	2200      	movs	r2, #0
 80099d6:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	2205      	movs	r2, #5
 80099dc:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80099de:	78fb      	ldrb	r3, [r7, #3]
 80099e0:	b29a      	uxth	r2, r3
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	2200      	movs	r2, #0
 80099ea:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	2200      	movs	r2, #0
 80099f0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80099f2:	2200      	movs	r2, #0
 80099f4:	2100      	movs	r1, #0
 80099f6:	6878      	ldr	r0, [r7, #4]
 80099f8:	f000 fb80 	bl	800a0fc <USBH_CtlReq>
 80099fc:	4603      	mov	r3, r0
}
 80099fe:	4618      	mov	r0, r3
 8009a00:	3708      	adds	r7, #8
 8009a02:	46bd      	mov	sp, r7
 8009a04:	bd80      	pop	{r7, pc}

08009a06 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8009a06:	b580      	push	{r7, lr}
 8009a08:	b082      	sub	sp, #8
 8009a0a:	af00      	add	r7, sp, #0
 8009a0c:	6078      	str	r0, [r7, #4]
 8009a0e:	460b      	mov	r3, r1
 8009a10:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	789b      	ldrb	r3, [r3, #2]
 8009a16:	2b01      	cmp	r3, #1
 8009a18:	d10e      	bne.n	8009a38 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	2200      	movs	r2, #0
 8009a1e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	2209      	movs	r2, #9
 8009a24:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	887a      	ldrh	r2, [r7, #2]
 8009a2a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	2200      	movs	r2, #0
 8009a30:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	2200      	movs	r2, #0
 8009a36:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009a38:	2200      	movs	r2, #0
 8009a3a:	2100      	movs	r1, #0
 8009a3c:	6878      	ldr	r0, [r7, #4]
 8009a3e:	f000 fb5d 	bl	800a0fc <USBH_CtlReq>
 8009a42:	4603      	mov	r3, r0
}
 8009a44:	4618      	mov	r0, r3
 8009a46:	3708      	adds	r7, #8
 8009a48:	46bd      	mov	sp, r7
 8009a4a:	bd80      	pop	{r7, pc}

08009a4c <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8009a4c:	b580      	push	{r7, lr}
 8009a4e:	b082      	sub	sp, #8
 8009a50:	af00      	add	r7, sp, #0
 8009a52:	6078      	str	r0, [r7, #4]
 8009a54:	460b      	mov	r3, r1
 8009a56:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	789b      	ldrb	r3, [r3, #2]
 8009a5c:	2b01      	cmp	r3, #1
 8009a5e:	d10f      	bne.n	8009a80 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	2200      	movs	r2, #0
 8009a64:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	2203      	movs	r2, #3
 8009a6a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8009a6c:	78fb      	ldrb	r3, [r7, #3]
 8009a6e:	b29a      	uxth	r2, r3
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	2200      	movs	r2, #0
 8009a78:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	2200      	movs	r2, #0
 8009a7e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009a80:	2200      	movs	r2, #0
 8009a82:	2100      	movs	r1, #0
 8009a84:	6878      	ldr	r0, [r7, #4]
 8009a86:	f000 fb39 	bl	800a0fc <USBH_CtlReq>
 8009a8a:	4603      	mov	r3, r0
}
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	3708      	adds	r7, #8
 8009a90:	46bd      	mov	sp, r7
 8009a92:	bd80      	pop	{r7, pc}

08009a94 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8009a94:	b580      	push	{r7, lr}
 8009a96:	b082      	sub	sp, #8
 8009a98:	af00      	add	r7, sp, #0
 8009a9a:	6078      	str	r0, [r7, #4]
 8009a9c:	460b      	mov	r3, r1
 8009a9e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	789b      	ldrb	r3, [r3, #2]
 8009aa4:	2b01      	cmp	r3, #1
 8009aa6:	d10f      	bne.n	8009ac8 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	2202      	movs	r2, #2
 8009aac:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	2201      	movs	r2, #1
 8009ab2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	2200      	movs	r2, #0
 8009ab8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8009aba:	78fb      	ldrb	r3, [r7, #3]
 8009abc:	b29a      	uxth	r2, r3
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	2200      	movs	r2, #0
 8009ac6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009ac8:	2200      	movs	r2, #0
 8009aca:	2100      	movs	r1, #0
 8009acc:	6878      	ldr	r0, [r7, #4]
 8009ace:	f000 fb15 	bl	800a0fc <USBH_CtlReq>
 8009ad2:	4603      	mov	r3, r0
}
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	3708      	adds	r7, #8
 8009ad8:	46bd      	mov	sp, r7
 8009ada:	bd80      	pop	{r7, pc}

08009adc <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009adc:	b480      	push	{r7}
 8009ade:	b087      	sub	sp, #28
 8009ae0:	af00      	add	r7, sp, #0
 8009ae2:	60f8      	str	r0, [r7, #12]
 8009ae4:	60b9      	str	r1, [r7, #8]
 8009ae6:	4613      	mov	r3, r2
 8009ae8:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8009af0:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8009af2:	2300      	movs	r3, #0
 8009af4:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8009af6:	68bb      	ldr	r3, [r7, #8]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d101      	bne.n	8009b00 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8009afc:	2302      	movs	r3, #2
 8009afe:	e094      	b.n	8009c2a <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8009b00:	68bb      	ldr	r3, [r7, #8]
 8009b02:	781a      	ldrb	r2, [r3, #0]
 8009b04:	693b      	ldr	r3, [r7, #16]
 8009b06:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8009b08:	68bb      	ldr	r3, [r7, #8]
 8009b0a:	785a      	ldrb	r2, [r3, #1]
 8009b0c:	693b      	ldr	r3, [r7, #16]
 8009b0e:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8009b10:	68bb      	ldr	r3, [r7, #8]
 8009b12:	3302      	adds	r3, #2
 8009b14:	781b      	ldrb	r3, [r3, #0]
 8009b16:	461a      	mov	r2, r3
 8009b18:	68bb      	ldr	r3, [r7, #8]
 8009b1a:	3303      	adds	r3, #3
 8009b1c:	781b      	ldrb	r3, [r3, #0]
 8009b1e:	021b      	lsls	r3, r3, #8
 8009b20:	b29b      	uxth	r3, r3
 8009b22:	4313      	orrs	r3, r2
 8009b24:	b29a      	uxth	r2, r3
 8009b26:	693b      	ldr	r3, [r7, #16]
 8009b28:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8009b2a:	68bb      	ldr	r3, [r7, #8]
 8009b2c:	791a      	ldrb	r2, [r3, #4]
 8009b2e:	693b      	ldr	r3, [r7, #16]
 8009b30:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8009b32:	68bb      	ldr	r3, [r7, #8]
 8009b34:	795a      	ldrb	r2, [r3, #5]
 8009b36:	693b      	ldr	r3, [r7, #16]
 8009b38:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8009b3a:	68bb      	ldr	r3, [r7, #8]
 8009b3c:	799a      	ldrb	r2, [r3, #6]
 8009b3e:	693b      	ldr	r3, [r7, #16]
 8009b40:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8009b42:	68bb      	ldr	r3, [r7, #8]
 8009b44:	79da      	ldrb	r2, [r3, #7]
 8009b46:	693b      	ldr	r3, [r7, #16]
 8009b48:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d004      	beq.n	8009b5e <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8009b5a:	2b01      	cmp	r3, #1
 8009b5c:	d11b      	bne.n	8009b96 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8009b5e:	693b      	ldr	r3, [r7, #16]
 8009b60:	79db      	ldrb	r3, [r3, #7]
 8009b62:	2b20      	cmp	r3, #32
 8009b64:	dc0f      	bgt.n	8009b86 <USBH_ParseDevDesc+0xaa>
 8009b66:	2b08      	cmp	r3, #8
 8009b68:	db0f      	blt.n	8009b8a <USBH_ParseDevDesc+0xae>
 8009b6a:	3b08      	subs	r3, #8
 8009b6c:	4a32      	ldr	r2, [pc, #200]	@ (8009c38 <USBH_ParseDevDesc+0x15c>)
 8009b6e:	fa22 f303 	lsr.w	r3, r2, r3
 8009b72:	f003 0301 	and.w	r3, r3, #1
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	bf14      	ite	ne
 8009b7a:	2301      	movne	r3, #1
 8009b7c:	2300      	moveq	r3, #0
 8009b7e:	b2db      	uxtb	r3, r3
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d106      	bne.n	8009b92 <USBH_ParseDevDesc+0xb6>
 8009b84:	e001      	b.n	8009b8a <USBH_ParseDevDesc+0xae>
 8009b86:	2b40      	cmp	r3, #64	@ 0x40
 8009b88:	d003      	beq.n	8009b92 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8009b8a:	693b      	ldr	r3, [r7, #16]
 8009b8c:	2208      	movs	r2, #8
 8009b8e:	71da      	strb	r2, [r3, #7]
        break;
 8009b90:	e000      	b.n	8009b94 <USBH_ParseDevDesc+0xb8>
        break;
 8009b92:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8009b94:	e00e      	b.n	8009bb4 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009b9c:	2b02      	cmp	r3, #2
 8009b9e:	d107      	bne.n	8009bb0 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8009ba0:	693b      	ldr	r3, [r7, #16]
 8009ba2:	79db      	ldrb	r3, [r3, #7]
 8009ba4:	2b08      	cmp	r3, #8
 8009ba6:	d005      	beq.n	8009bb4 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8009ba8:	693b      	ldr	r3, [r7, #16]
 8009baa:	2208      	movs	r2, #8
 8009bac:	71da      	strb	r2, [r3, #7]
 8009bae:	e001      	b.n	8009bb4 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8009bb0:	2303      	movs	r3, #3
 8009bb2:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8009bb4:	88fb      	ldrh	r3, [r7, #6]
 8009bb6:	2b08      	cmp	r3, #8
 8009bb8:	d936      	bls.n	8009c28 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8009bba:	68bb      	ldr	r3, [r7, #8]
 8009bbc:	3308      	adds	r3, #8
 8009bbe:	781b      	ldrb	r3, [r3, #0]
 8009bc0:	461a      	mov	r2, r3
 8009bc2:	68bb      	ldr	r3, [r7, #8]
 8009bc4:	3309      	adds	r3, #9
 8009bc6:	781b      	ldrb	r3, [r3, #0]
 8009bc8:	021b      	lsls	r3, r3, #8
 8009bca:	b29b      	uxth	r3, r3
 8009bcc:	4313      	orrs	r3, r2
 8009bce:	b29a      	uxth	r2, r3
 8009bd0:	693b      	ldr	r3, [r7, #16]
 8009bd2:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8009bd4:	68bb      	ldr	r3, [r7, #8]
 8009bd6:	330a      	adds	r3, #10
 8009bd8:	781b      	ldrb	r3, [r3, #0]
 8009bda:	461a      	mov	r2, r3
 8009bdc:	68bb      	ldr	r3, [r7, #8]
 8009bde:	330b      	adds	r3, #11
 8009be0:	781b      	ldrb	r3, [r3, #0]
 8009be2:	021b      	lsls	r3, r3, #8
 8009be4:	b29b      	uxth	r3, r3
 8009be6:	4313      	orrs	r3, r2
 8009be8:	b29a      	uxth	r2, r3
 8009bea:	693b      	ldr	r3, [r7, #16]
 8009bec:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8009bee:	68bb      	ldr	r3, [r7, #8]
 8009bf0:	330c      	adds	r3, #12
 8009bf2:	781b      	ldrb	r3, [r3, #0]
 8009bf4:	461a      	mov	r2, r3
 8009bf6:	68bb      	ldr	r3, [r7, #8]
 8009bf8:	330d      	adds	r3, #13
 8009bfa:	781b      	ldrb	r3, [r3, #0]
 8009bfc:	021b      	lsls	r3, r3, #8
 8009bfe:	b29b      	uxth	r3, r3
 8009c00:	4313      	orrs	r3, r2
 8009c02:	b29a      	uxth	r2, r3
 8009c04:	693b      	ldr	r3, [r7, #16]
 8009c06:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8009c08:	68bb      	ldr	r3, [r7, #8]
 8009c0a:	7b9a      	ldrb	r2, [r3, #14]
 8009c0c:	693b      	ldr	r3, [r7, #16]
 8009c0e:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8009c10:	68bb      	ldr	r3, [r7, #8]
 8009c12:	7bda      	ldrb	r2, [r3, #15]
 8009c14:	693b      	ldr	r3, [r7, #16]
 8009c16:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8009c18:	68bb      	ldr	r3, [r7, #8]
 8009c1a:	7c1a      	ldrb	r2, [r3, #16]
 8009c1c:	693b      	ldr	r3, [r7, #16]
 8009c1e:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8009c20:	68bb      	ldr	r3, [r7, #8]
 8009c22:	7c5a      	ldrb	r2, [r3, #17]
 8009c24:	693b      	ldr	r3, [r7, #16]
 8009c26:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8009c28:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c2a:	4618      	mov	r0, r3
 8009c2c:	371c      	adds	r7, #28
 8009c2e:	46bd      	mov	sp, r7
 8009c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c34:	4770      	bx	lr
 8009c36:	bf00      	nop
 8009c38:	01000101 	.word	0x01000101

08009c3c <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009c3c:	b580      	push	{r7, lr}
 8009c3e:	b08c      	sub	sp, #48	@ 0x30
 8009c40:	af00      	add	r7, sp, #0
 8009c42:	60f8      	str	r0, [r7, #12]
 8009c44:	60b9      	str	r1, [r7, #8]
 8009c46:	4613      	mov	r3, r2
 8009c48:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8009c50:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8009c52:	2300      	movs	r3, #0
 8009c54:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8009c58:	2300      	movs	r3, #0
 8009c5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8009c5e:	2300      	movs	r3, #0
 8009c60:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8009c64:	68bb      	ldr	r3, [r7, #8]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d101      	bne.n	8009c6e <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8009c6a:	2302      	movs	r3, #2
 8009c6c:	e0de      	b.n	8009e2c <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8009c6e:	68bb      	ldr	r3, [r7, #8]
 8009c70:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8009c72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c74:	781b      	ldrb	r3, [r3, #0]
 8009c76:	2b09      	cmp	r3, #9
 8009c78:	d002      	beq.n	8009c80 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8009c7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c7c:	2209      	movs	r2, #9
 8009c7e:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8009c80:	68bb      	ldr	r3, [r7, #8]
 8009c82:	781a      	ldrb	r2, [r3, #0]
 8009c84:	6a3b      	ldr	r3, [r7, #32]
 8009c86:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8009c88:	68bb      	ldr	r3, [r7, #8]
 8009c8a:	785a      	ldrb	r2, [r3, #1]
 8009c8c:	6a3b      	ldr	r3, [r7, #32]
 8009c8e:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8009c90:	68bb      	ldr	r3, [r7, #8]
 8009c92:	3302      	adds	r3, #2
 8009c94:	781b      	ldrb	r3, [r3, #0]
 8009c96:	461a      	mov	r2, r3
 8009c98:	68bb      	ldr	r3, [r7, #8]
 8009c9a:	3303      	adds	r3, #3
 8009c9c:	781b      	ldrb	r3, [r3, #0]
 8009c9e:	021b      	lsls	r3, r3, #8
 8009ca0:	b29b      	uxth	r3, r3
 8009ca2:	4313      	orrs	r3, r2
 8009ca4:	b29b      	uxth	r3, r3
 8009ca6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009caa:	bf28      	it	cs
 8009cac:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8009cb0:	b29a      	uxth	r2, r3
 8009cb2:	6a3b      	ldr	r3, [r7, #32]
 8009cb4:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8009cb6:	68bb      	ldr	r3, [r7, #8]
 8009cb8:	791a      	ldrb	r2, [r3, #4]
 8009cba:	6a3b      	ldr	r3, [r7, #32]
 8009cbc:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8009cbe:	68bb      	ldr	r3, [r7, #8]
 8009cc0:	795a      	ldrb	r2, [r3, #5]
 8009cc2:	6a3b      	ldr	r3, [r7, #32]
 8009cc4:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8009cc6:	68bb      	ldr	r3, [r7, #8]
 8009cc8:	799a      	ldrb	r2, [r3, #6]
 8009cca:	6a3b      	ldr	r3, [r7, #32]
 8009ccc:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8009cce:	68bb      	ldr	r3, [r7, #8]
 8009cd0:	79da      	ldrb	r2, [r3, #7]
 8009cd2:	6a3b      	ldr	r3, [r7, #32]
 8009cd4:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8009cd6:	68bb      	ldr	r3, [r7, #8]
 8009cd8:	7a1a      	ldrb	r2, [r3, #8]
 8009cda:	6a3b      	ldr	r3, [r7, #32]
 8009cdc:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8009cde:	88fb      	ldrh	r3, [r7, #6]
 8009ce0:	2b09      	cmp	r3, #9
 8009ce2:	f240 80a1 	bls.w	8009e28 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8009ce6:	2309      	movs	r3, #9
 8009ce8:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8009cea:	2300      	movs	r3, #0
 8009cec:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009cee:	e085      	b.n	8009dfc <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009cf0:	f107 0316 	add.w	r3, r7, #22
 8009cf4:	4619      	mov	r1, r3
 8009cf6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009cf8:	f000 f9e6 	bl	800a0c8 <USBH_GetNextDesc>
 8009cfc:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8009cfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d00:	785b      	ldrb	r3, [r3, #1]
 8009d02:	2b04      	cmp	r3, #4
 8009d04:	d17a      	bne.n	8009dfc <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8009d06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d08:	781b      	ldrb	r3, [r3, #0]
 8009d0a:	2b09      	cmp	r3, #9
 8009d0c:	d002      	beq.n	8009d14 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8009d0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d10:	2209      	movs	r2, #9
 8009d12:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8009d14:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009d18:	221a      	movs	r2, #26
 8009d1a:	fb02 f303 	mul.w	r3, r2, r3
 8009d1e:	3308      	adds	r3, #8
 8009d20:	6a3a      	ldr	r2, [r7, #32]
 8009d22:	4413      	add	r3, r2
 8009d24:	3302      	adds	r3, #2
 8009d26:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8009d28:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009d2a:	69f8      	ldr	r0, [r7, #28]
 8009d2c:	f000 f882 	bl	8009e34 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8009d30:	2300      	movs	r3, #0
 8009d32:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8009d36:	2300      	movs	r3, #0
 8009d38:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009d3a:	e043      	b.n	8009dc4 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009d3c:	f107 0316 	add.w	r3, r7, #22
 8009d40:	4619      	mov	r1, r3
 8009d42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009d44:	f000 f9c0 	bl	800a0c8 <USBH_GetNextDesc>
 8009d48:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009d4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d4c:	785b      	ldrb	r3, [r3, #1]
 8009d4e:	2b05      	cmp	r3, #5
 8009d50:	d138      	bne.n	8009dc4 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8009d52:	69fb      	ldr	r3, [r7, #28]
 8009d54:	795b      	ldrb	r3, [r3, #5]
 8009d56:	2b01      	cmp	r3, #1
 8009d58:	d113      	bne.n	8009d82 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009d5a:	69fb      	ldr	r3, [r7, #28]
 8009d5c:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8009d5e:	2b02      	cmp	r3, #2
 8009d60:	d003      	beq.n	8009d6a <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009d62:	69fb      	ldr	r3, [r7, #28]
 8009d64:	799b      	ldrb	r3, [r3, #6]
 8009d66:	2b03      	cmp	r3, #3
 8009d68:	d10b      	bne.n	8009d82 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009d6a:	69fb      	ldr	r3, [r7, #28]
 8009d6c:	79db      	ldrb	r3, [r3, #7]
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d10b      	bne.n	8009d8a <USBH_ParseCfgDesc+0x14e>
 8009d72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d74:	781b      	ldrb	r3, [r3, #0]
 8009d76:	2b09      	cmp	r3, #9
 8009d78:	d007      	beq.n	8009d8a <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8009d7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d7c:	2209      	movs	r2, #9
 8009d7e:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009d80:	e003      	b.n	8009d8a <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8009d82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d84:	2207      	movs	r2, #7
 8009d86:	701a      	strb	r2, [r3, #0]
 8009d88:	e000      	b.n	8009d8c <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009d8a:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8009d8c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009d90:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009d94:	3201      	adds	r2, #1
 8009d96:	00d2      	lsls	r2, r2, #3
 8009d98:	211a      	movs	r1, #26
 8009d9a:	fb01 f303 	mul.w	r3, r1, r3
 8009d9e:	4413      	add	r3, r2
 8009da0:	3308      	adds	r3, #8
 8009da2:	6a3a      	ldr	r2, [r7, #32]
 8009da4:	4413      	add	r3, r2
 8009da6:	3304      	adds	r3, #4
 8009da8:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8009daa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009dac:	69b9      	ldr	r1, [r7, #24]
 8009dae:	68f8      	ldr	r0, [r7, #12]
 8009db0:	f000 f86f 	bl	8009e92 <USBH_ParseEPDesc>
 8009db4:	4603      	mov	r3, r0
 8009db6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8009dba:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009dbe:	3301      	adds	r3, #1
 8009dc0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009dc4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009dc8:	2b01      	cmp	r3, #1
 8009dca:	d80a      	bhi.n	8009de2 <USBH_ParseCfgDesc+0x1a6>
 8009dcc:	69fb      	ldr	r3, [r7, #28]
 8009dce:	791b      	ldrb	r3, [r3, #4]
 8009dd0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009dd4:	429a      	cmp	r2, r3
 8009dd6:	d204      	bcs.n	8009de2 <USBH_ParseCfgDesc+0x1a6>
 8009dd8:	6a3b      	ldr	r3, [r7, #32]
 8009dda:	885a      	ldrh	r2, [r3, #2]
 8009ddc:	8afb      	ldrh	r3, [r7, #22]
 8009dde:	429a      	cmp	r2, r3
 8009de0:	d8ac      	bhi.n	8009d3c <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8009de2:	69fb      	ldr	r3, [r7, #28]
 8009de4:	791b      	ldrb	r3, [r3, #4]
 8009de6:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009dea:	429a      	cmp	r2, r3
 8009dec:	d201      	bcs.n	8009df2 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 8009dee:	2303      	movs	r3, #3
 8009df0:	e01c      	b.n	8009e2c <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 8009df2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009df6:	3301      	adds	r3, #1
 8009df8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009dfc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009e00:	2b01      	cmp	r3, #1
 8009e02:	d805      	bhi.n	8009e10 <USBH_ParseCfgDesc+0x1d4>
 8009e04:	6a3b      	ldr	r3, [r7, #32]
 8009e06:	885a      	ldrh	r2, [r3, #2]
 8009e08:	8afb      	ldrh	r3, [r7, #22]
 8009e0a:	429a      	cmp	r2, r3
 8009e0c:	f63f af70 	bhi.w	8009cf0 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8009e10:	6a3b      	ldr	r3, [r7, #32]
 8009e12:	791b      	ldrb	r3, [r3, #4]
 8009e14:	2b02      	cmp	r3, #2
 8009e16:	bf28      	it	cs
 8009e18:	2302      	movcs	r3, #2
 8009e1a:	b2db      	uxtb	r3, r3
 8009e1c:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8009e20:	429a      	cmp	r2, r3
 8009e22:	d201      	bcs.n	8009e28 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8009e24:	2303      	movs	r3, #3
 8009e26:	e001      	b.n	8009e2c <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 8009e28:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	3730      	adds	r7, #48	@ 0x30
 8009e30:	46bd      	mov	sp, r7
 8009e32:	bd80      	pop	{r7, pc}

08009e34 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8009e34:	b480      	push	{r7}
 8009e36:	b083      	sub	sp, #12
 8009e38:	af00      	add	r7, sp, #0
 8009e3a:	6078      	str	r0, [r7, #4]
 8009e3c:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8009e3e:	683b      	ldr	r3, [r7, #0]
 8009e40:	781a      	ldrb	r2, [r3, #0]
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8009e46:	683b      	ldr	r3, [r7, #0]
 8009e48:	785a      	ldrb	r2, [r3, #1]
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8009e4e:	683b      	ldr	r3, [r7, #0]
 8009e50:	789a      	ldrb	r2, [r3, #2]
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8009e56:	683b      	ldr	r3, [r7, #0]
 8009e58:	78da      	ldrb	r2, [r3, #3]
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 8009e5e:	683b      	ldr	r3, [r7, #0]
 8009e60:	791a      	ldrb	r2, [r3, #4]
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8009e66:	683b      	ldr	r3, [r7, #0]
 8009e68:	795a      	ldrb	r2, [r3, #5]
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8009e6e:	683b      	ldr	r3, [r7, #0]
 8009e70:	799a      	ldrb	r2, [r3, #6]
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8009e76:	683b      	ldr	r3, [r7, #0]
 8009e78:	79da      	ldrb	r2, [r3, #7]
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8009e7e:	683b      	ldr	r3, [r7, #0]
 8009e80:	7a1a      	ldrb	r2, [r3, #8]
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	721a      	strb	r2, [r3, #8]
}
 8009e86:	bf00      	nop
 8009e88:	370c      	adds	r7, #12
 8009e8a:	46bd      	mov	sp, r7
 8009e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e90:	4770      	bx	lr

08009e92 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8009e92:	b480      	push	{r7}
 8009e94:	b087      	sub	sp, #28
 8009e96:	af00      	add	r7, sp, #0
 8009e98:	60f8      	str	r0, [r7, #12]
 8009e9a:	60b9      	str	r1, [r7, #8]
 8009e9c:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	781a      	ldrb	r2, [r3, #0]
 8009ea6:	68bb      	ldr	r3, [r7, #8]
 8009ea8:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	785a      	ldrb	r2, [r3, #1]
 8009eae:	68bb      	ldr	r3, [r7, #8]
 8009eb0:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	789a      	ldrb	r2, [r3, #2]
 8009eb6:	68bb      	ldr	r3, [r7, #8]
 8009eb8:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	78da      	ldrb	r2, [r3, #3]
 8009ebe:	68bb      	ldr	r3, [r7, #8]
 8009ec0:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	3304      	adds	r3, #4
 8009ec6:	781b      	ldrb	r3, [r3, #0]
 8009ec8:	461a      	mov	r2, r3
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	3305      	adds	r3, #5
 8009ece:	781b      	ldrb	r3, [r3, #0]
 8009ed0:	021b      	lsls	r3, r3, #8
 8009ed2:	b29b      	uxth	r3, r3
 8009ed4:	4313      	orrs	r3, r2
 8009ed6:	b29a      	uxth	r2, r3
 8009ed8:	68bb      	ldr	r3, [r7, #8]
 8009eda:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	799a      	ldrb	r2, [r3, #6]
 8009ee0:	68bb      	ldr	r3, [r7, #8]
 8009ee2:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8009ee4:	68bb      	ldr	r3, [r7, #8]
 8009ee6:	889b      	ldrh	r3, [r3, #4]
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d009      	beq.n	8009f00 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8009eec:	68bb      	ldr	r3, [r7, #8]
 8009eee:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8009ef0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009ef4:	d804      	bhi.n	8009f00 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8009ef6:	68bb      	ldr	r3, [r7, #8]
 8009ef8:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8009efa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009efe:	d901      	bls.n	8009f04 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8009f00:	2303      	movs	r3, #3
 8009f02:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d136      	bne.n	8009f7c <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8009f0e:	68bb      	ldr	r3, [r7, #8]
 8009f10:	78db      	ldrb	r3, [r3, #3]
 8009f12:	f003 0303 	and.w	r3, r3, #3
 8009f16:	2b02      	cmp	r3, #2
 8009f18:	d108      	bne.n	8009f2c <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8009f1a:	68bb      	ldr	r3, [r7, #8]
 8009f1c:	889b      	ldrh	r3, [r3, #4]
 8009f1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f22:	f240 8097 	bls.w	800a054 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009f26:	2303      	movs	r3, #3
 8009f28:	75fb      	strb	r3, [r7, #23]
 8009f2a:	e093      	b.n	800a054 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8009f2c:	68bb      	ldr	r3, [r7, #8]
 8009f2e:	78db      	ldrb	r3, [r3, #3]
 8009f30:	f003 0303 	and.w	r3, r3, #3
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d107      	bne.n	8009f48 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009f38:	68bb      	ldr	r3, [r7, #8]
 8009f3a:	889b      	ldrh	r3, [r3, #4]
 8009f3c:	2b40      	cmp	r3, #64	@ 0x40
 8009f3e:	f240 8089 	bls.w	800a054 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009f42:	2303      	movs	r3, #3
 8009f44:	75fb      	strb	r3, [r7, #23]
 8009f46:	e085      	b.n	800a054 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009f48:	68bb      	ldr	r3, [r7, #8]
 8009f4a:	78db      	ldrb	r3, [r3, #3]
 8009f4c:	f003 0303 	and.w	r3, r3, #3
 8009f50:	2b01      	cmp	r3, #1
 8009f52:	d005      	beq.n	8009f60 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8009f54:	68bb      	ldr	r3, [r7, #8]
 8009f56:	78db      	ldrb	r3, [r3, #3]
 8009f58:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009f5c:	2b03      	cmp	r3, #3
 8009f5e:	d10a      	bne.n	8009f76 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009f60:	68bb      	ldr	r3, [r7, #8]
 8009f62:	799b      	ldrb	r3, [r3, #6]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d003      	beq.n	8009f70 <USBH_ParseEPDesc+0xde>
 8009f68:	68bb      	ldr	r3, [r7, #8]
 8009f6a:	799b      	ldrb	r3, [r3, #6]
 8009f6c:	2b10      	cmp	r3, #16
 8009f6e:	d970      	bls.n	800a052 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8009f70:	2303      	movs	r3, #3
 8009f72:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009f74:	e06d      	b.n	800a052 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009f76:	2303      	movs	r3, #3
 8009f78:	75fb      	strb	r3, [r7, #23]
 8009f7a:	e06b      	b.n	800a054 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009f82:	2b01      	cmp	r3, #1
 8009f84:	d13c      	bne.n	800a000 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8009f86:	68bb      	ldr	r3, [r7, #8]
 8009f88:	78db      	ldrb	r3, [r3, #3]
 8009f8a:	f003 0303 	and.w	r3, r3, #3
 8009f8e:	2b02      	cmp	r3, #2
 8009f90:	d005      	beq.n	8009f9e <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8009f92:	68bb      	ldr	r3, [r7, #8]
 8009f94:	78db      	ldrb	r3, [r3, #3]
 8009f96:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d106      	bne.n	8009fac <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009f9e:	68bb      	ldr	r3, [r7, #8]
 8009fa0:	889b      	ldrh	r3, [r3, #4]
 8009fa2:	2b40      	cmp	r3, #64	@ 0x40
 8009fa4:	d956      	bls.n	800a054 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009fa6:	2303      	movs	r3, #3
 8009fa8:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009faa:	e053      	b.n	800a054 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8009fac:	68bb      	ldr	r3, [r7, #8]
 8009fae:	78db      	ldrb	r3, [r3, #3]
 8009fb0:	f003 0303 	and.w	r3, r3, #3
 8009fb4:	2b01      	cmp	r3, #1
 8009fb6:	d10e      	bne.n	8009fd6 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8009fb8:	68bb      	ldr	r3, [r7, #8]
 8009fba:	799b      	ldrb	r3, [r3, #6]
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d007      	beq.n	8009fd0 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8009fc0:	68bb      	ldr	r3, [r7, #8]
 8009fc2:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8009fc4:	2b10      	cmp	r3, #16
 8009fc6:	d803      	bhi.n	8009fd0 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8009fc8:	68bb      	ldr	r3, [r7, #8]
 8009fca:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8009fcc:	2b40      	cmp	r3, #64	@ 0x40
 8009fce:	d941      	bls.n	800a054 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009fd0:	2303      	movs	r3, #3
 8009fd2:	75fb      	strb	r3, [r7, #23]
 8009fd4:	e03e      	b.n	800a054 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8009fd6:	68bb      	ldr	r3, [r7, #8]
 8009fd8:	78db      	ldrb	r3, [r3, #3]
 8009fda:	f003 0303 	and.w	r3, r3, #3
 8009fde:	2b03      	cmp	r3, #3
 8009fe0:	d10b      	bne.n	8009ffa <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8009fe2:	68bb      	ldr	r3, [r7, #8]
 8009fe4:	799b      	ldrb	r3, [r3, #6]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d004      	beq.n	8009ff4 <USBH_ParseEPDesc+0x162>
 8009fea:	68bb      	ldr	r3, [r7, #8]
 8009fec:	889b      	ldrh	r3, [r3, #4]
 8009fee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009ff2:	d32f      	bcc.n	800a054 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009ff4:	2303      	movs	r3, #3
 8009ff6:	75fb      	strb	r3, [r7, #23]
 8009ff8:	e02c      	b.n	800a054 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009ffa:	2303      	movs	r3, #3
 8009ffc:	75fb      	strb	r3, [r7, #23]
 8009ffe:	e029      	b.n	800a054 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a006:	2b02      	cmp	r3, #2
 800a008:	d120      	bne.n	800a04c <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800a00a:	68bb      	ldr	r3, [r7, #8]
 800a00c:	78db      	ldrb	r3, [r3, #3]
 800a00e:	f003 0303 	and.w	r3, r3, #3
 800a012:	2b00      	cmp	r3, #0
 800a014:	d106      	bne.n	800a024 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800a016:	68bb      	ldr	r3, [r7, #8]
 800a018:	889b      	ldrh	r3, [r3, #4]
 800a01a:	2b08      	cmp	r3, #8
 800a01c:	d01a      	beq.n	800a054 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a01e:	2303      	movs	r3, #3
 800a020:	75fb      	strb	r3, [r7, #23]
 800a022:	e017      	b.n	800a054 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800a024:	68bb      	ldr	r3, [r7, #8]
 800a026:	78db      	ldrb	r3, [r3, #3]
 800a028:	f003 0303 	and.w	r3, r3, #3
 800a02c:	2b03      	cmp	r3, #3
 800a02e:	d10a      	bne.n	800a046 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800a030:	68bb      	ldr	r3, [r7, #8]
 800a032:	799b      	ldrb	r3, [r3, #6]
 800a034:	2b00      	cmp	r3, #0
 800a036:	d003      	beq.n	800a040 <USBH_ParseEPDesc+0x1ae>
 800a038:	68bb      	ldr	r3, [r7, #8]
 800a03a:	889b      	ldrh	r3, [r3, #4]
 800a03c:	2b08      	cmp	r3, #8
 800a03e:	d909      	bls.n	800a054 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a040:	2303      	movs	r3, #3
 800a042:	75fb      	strb	r3, [r7, #23]
 800a044:	e006      	b.n	800a054 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800a046:	2303      	movs	r3, #3
 800a048:	75fb      	strb	r3, [r7, #23]
 800a04a:	e003      	b.n	800a054 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800a04c:	2303      	movs	r3, #3
 800a04e:	75fb      	strb	r3, [r7, #23]
 800a050:	e000      	b.n	800a054 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800a052:	bf00      	nop
  }

  return status;
 800a054:	7dfb      	ldrb	r3, [r7, #23]
}
 800a056:	4618      	mov	r0, r3
 800a058:	371c      	adds	r7, #28
 800a05a:	46bd      	mov	sp, r7
 800a05c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a060:	4770      	bx	lr

0800a062 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800a062:	b480      	push	{r7}
 800a064:	b087      	sub	sp, #28
 800a066:	af00      	add	r7, sp, #0
 800a068:	60f8      	str	r0, [r7, #12]
 800a06a:	60b9      	str	r1, [r7, #8]
 800a06c:	4613      	mov	r3, r2
 800a06e:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	3301      	adds	r3, #1
 800a074:	781b      	ldrb	r3, [r3, #0]
 800a076:	2b03      	cmp	r3, #3
 800a078:	d120      	bne.n	800a0bc <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	781b      	ldrb	r3, [r3, #0]
 800a07e:	1e9a      	subs	r2, r3, #2
 800a080:	88fb      	ldrh	r3, [r7, #6]
 800a082:	4293      	cmp	r3, r2
 800a084:	bf28      	it	cs
 800a086:	4613      	movcs	r3, r2
 800a088:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	3302      	adds	r3, #2
 800a08e:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800a090:	2300      	movs	r3, #0
 800a092:	82fb      	strh	r3, [r7, #22]
 800a094:	e00b      	b.n	800a0ae <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800a096:	8afb      	ldrh	r3, [r7, #22]
 800a098:	68fa      	ldr	r2, [r7, #12]
 800a09a:	4413      	add	r3, r2
 800a09c:	781a      	ldrb	r2, [r3, #0]
 800a09e:	68bb      	ldr	r3, [r7, #8]
 800a0a0:	701a      	strb	r2, [r3, #0]
      pdest++;
 800a0a2:	68bb      	ldr	r3, [r7, #8]
 800a0a4:	3301      	adds	r3, #1
 800a0a6:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800a0a8:	8afb      	ldrh	r3, [r7, #22]
 800a0aa:	3302      	adds	r3, #2
 800a0ac:	82fb      	strh	r3, [r7, #22]
 800a0ae:	8afa      	ldrh	r2, [r7, #22]
 800a0b0:	8abb      	ldrh	r3, [r7, #20]
 800a0b2:	429a      	cmp	r2, r3
 800a0b4:	d3ef      	bcc.n	800a096 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800a0b6:	68bb      	ldr	r3, [r7, #8]
 800a0b8:	2200      	movs	r2, #0
 800a0ba:	701a      	strb	r2, [r3, #0]
  }
}
 800a0bc:	bf00      	nop
 800a0be:	371c      	adds	r7, #28
 800a0c0:	46bd      	mov	sp, r7
 800a0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c6:	4770      	bx	lr

0800a0c8 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a0c8:	b480      	push	{r7}
 800a0ca:	b085      	sub	sp, #20
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	6078      	str	r0, [r7, #4]
 800a0d0:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800a0d2:	683b      	ldr	r3, [r7, #0]
 800a0d4:	881b      	ldrh	r3, [r3, #0]
 800a0d6:	687a      	ldr	r2, [r7, #4]
 800a0d8:	7812      	ldrb	r2, [r2, #0]
 800a0da:	4413      	add	r3, r2
 800a0dc:	b29a      	uxth	r2, r3
 800a0de:	683b      	ldr	r3, [r7, #0]
 800a0e0:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	781b      	ldrb	r3, [r3, #0]
 800a0e6:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	4413      	add	r3, r2
 800a0ec:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a0ee:	68fb      	ldr	r3, [r7, #12]
}
 800a0f0:	4618      	mov	r0, r3
 800a0f2:	3714      	adds	r7, #20
 800a0f4:	46bd      	mov	sp, r7
 800a0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0fa:	4770      	bx	lr

0800a0fc <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800a0fc:	b580      	push	{r7, lr}
 800a0fe:	b086      	sub	sp, #24
 800a100:	af00      	add	r7, sp, #0
 800a102:	60f8      	str	r0, [r7, #12]
 800a104:	60b9      	str	r1, [r7, #8]
 800a106:	4613      	mov	r3, r2
 800a108:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800a10a:	2301      	movs	r3, #1
 800a10c:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	789b      	ldrb	r3, [r3, #2]
 800a112:	2b01      	cmp	r3, #1
 800a114:	d002      	beq.n	800a11c <USBH_CtlReq+0x20>
 800a116:	2b02      	cmp	r3, #2
 800a118:	d00f      	beq.n	800a13a <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 800a11a:	e027      	b.n	800a16c <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	68ba      	ldr	r2, [r7, #8]
 800a120:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	88fa      	ldrh	r2, [r7, #6]
 800a126:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	2201      	movs	r2, #1
 800a12c:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	2202      	movs	r2, #2
 800a132:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800a134:	2301      	movs	r3, #1
 800a136:	75fb      	strb	r3, [r7, #23]
      break;
 800a138:	e018      	b.n	800a16c <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800a13a:	68f8      	ldr	r0, [r7, #12]
 800a13c:	f000 f81c 	bl	800a178 <USBH_HandleControl>
 800a140:	4603      	mov	r3, r0
 800a142:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800a144:	7dfb      	ldrb	r3, [r7, #23]
 800a146:	2b00      	cmp	r3, #0
 800a148:	d002      	beq.n	800a150 <USBH_CtlReq+0x54>
 800a14a:	7dfb      	ldrb	r3, [r7, #23]
 800a14c:	2b03      	cmp	r3, #3
 800a14e:	d106      	bne.n	800a15e <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	2201      	movs	r2, #1
 800a154:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	2200      	movs	r2, #0
 800a15a:	761a      	strb	r2, [r3, #24]
      break;
 800a15c:	e005      	b.n	800a16a <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800a15e:	7dfb      	ldrb	r3, [r7, #23]
 800a160:	2b02      	cmp	r3, #2
 800a162:	d102      	bne.n	800a16a <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	2201      	movs	r2, #1
 800a168:	709a      	strb	r2, [r3, #2]
      break;
 800a16a:	bf00      	nop
  }
  return status;
 800a16c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a16e:	4618      	mov	r0, r3
 800a170:	3718      	adds	r7, #24
 800a172:	46bd      	mov	sp, r7
 800a174:	bd80      	pop	{r7, pc}
	...

0800a178 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800a178:	b580      	push	{r7, lr}
 800a17a:	b086      	sub	sp, #24
 800a17c:	af02      	add	r7, sp, #8
 800a17e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800a180:	2301      	movs	r3, #1
 800a182:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800a184:	2300      	movs	r3, #0
 800a186:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	7e1b      	ldrb	r3, [r3, #24]
 800a18c:	3b01      	subs	r3, #1
 800a18e:	2b0a      	cmp	r3, #10
 800a190:	f200 8157 	bhi.w	800a442 <USBH_HandleControl+0x2ca>
 800a194:	a201      	add	r2, pc, #4	@ (adr r2, 800a19c <USBH_HandleControl+0x24>)
 800a196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a19a:	bf00      	nop
 800a19c:	0800a1c9 	.word	0x0800a1c9
 800a1a0:	0800a1e3 	.word	0x0800a1e3
 800a1a4:	0800a24d 	.word	0x0800a24d
 800a1a8:	0800a273 	.word	0x0800a273
 800a1ac:	0800a2ad 	.word	0x0800a2ad
 800a1b0:	0800a2d7 	.word	0x0800a2d7
 800a1b4:	0800a329 	.word	0x0800a329
 800a1b8:	0800a34b 	.word	0x0800a34b
 800a1bc:	0800a387 	.word	0x0800a387
 800a1c0:	0800a3ad 	.word	0x0800a3ad
 800a1c4:	0800a3eb 	.word	0x0800a3eb
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	f103 0110 	add.w	r1, r3, #16
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	795b      	ldrb	r3, [r3, #5]
 800a1d2:	461a      	mov	r2, r3
 800a1d4:	6878      	ldr	r0, [r7, #4]
 800a1d6:	f000 f945 	bl	800a464 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	2202      	movs	r2, #2
 800a1de:	761a      	strb	r2, [r3, #24]
      break;
 800a1e0:	e13a      	b.n	800a458 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	795b      	ldrb	r3, [r3, #5]
 800a1e6:	4619      	mov	r1, r3
 800a1e8:	6878      	ldr	r0, [r7, #4]
 800a1ea:	f000 fcb5 	bl	800ab58 <USBH_LL_GetURBState>
 800a1ee:	4603      	mov	r3, r0
 800a1f0:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800a1f2:	7bbb      	ldrb	r3, [r7, #14]
 800a1f4:	2b01      	cmp	r3, #1
 800a1f6:	d11e      	bne.n	800a236 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	7c1b      	ldrb	r3, [r3, #16]
 800a1fc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a200:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	8adb      	ldrh	r3, [r3, #22]
 800a206:	2b00      	cmp	r3, #0
 800a208:	d00a      	beq.n	800a220 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800a20a:	7b7b      	ldrb	r3, [r7, #13]
 800a20c:	2b80      	cmp	r3, #128	@ 0x80
 800a20e:	d103      	bne.n	800a218 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	2203      	movs	r2, #3
 800a214:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a216:	e116      	b.n	800a446 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	2205      	movs	r2, #5
 800a21c:	761a      	strb	r2, [r3, #24]
      break;
 800a21e:	e112      	b.n	800a446 <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 800a220:	7b7b      	ldrb	r3, [r7, #13]
 800a222:	2b80      	cmp	r3, #128	@ 0x80
 800a224:	d103      	bne.n	800a22e <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	2209      	movs	r2, #9
 800a22a:	761a      	strb	r2, [r3, #24]
      break;
 800a22c:	e10b      	b.n	800a446 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	2207      	movs	r2, #7
 800a232:	761a      	strb	r2, [r3, #24]
      break;
 800a234:	e107      	b.n	800a446 <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800a236:	7bbb      	ldrb	r3, [r7, #14]
 800a238:	2b04      	cmp	r3, #4
 800a23a:	d003      	beq.n	800a244 <USBH_HandleControl+0xcc>
 800a23c:	7bbb      	ldrb	r3, [r7, #14]
 800a23e:	2b02      	cmp	r3, #2
 800a240:	f040 8101 	bne.w	800a446 <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	220b      	movs	r2, #11
 800a248:	761a      	strb	r2, [r3, #24]
      break;
 800a24a:	e0fc      	b.n	800a446 <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a252:	b29a      	uxth	r2, r3
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	6899      	ldr	r1, [r3, #8]
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	899a      	ldrh	r2, [r3, #12]
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	791b      	ldrb	r3, [r3, #4]
 800a264:	6878      	ldr	r0, [r7, #4]
 800a266:	f000 f93c 	bl	800a4e2 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	2204      	movs	r2, #4
 800a26e:	761a      	strb	r2, [r3, #24]
      break;
 800a270:	e0f2      	b.n	800a458 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	791b      	ldrb	r3, [r3, #4]
 800a276:	4619      	mov	r1, r3
 800a278:	6878      	ldr	r0, [r7, #4]
 800a27a:	f000 fc6d 	bl	800ab58 <USBH_LL_GetURBState>
 800a27e:	4603      	mov	r3, r0
 800a280:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800a282:	7bbb      	ldrb	r3, [r7, #14]
 800a284:	2b01      	cmp	r3, #1
 800a286:	d103      	bne.n	800a290 <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	2209      	movs	r2, #9
 800a28c:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a28e:	e0dc      	b.n	800a44a <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 800a290:	7bbb      	ldrb	r3, [r7, #14]
 800a292:	2b05      	cmp	r3, #5
 800a294:	d102      	bne.n	800a29c <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 800a296:	2303      	movs	r3, #3
 800a298:	73fb      	strb	r3, [r7, #15]
      break;
 800a29a:	e0d6      	b.n	800a44a <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 800a29c:	7bbb      	ldrb	r3, [r7, #14]
 800a29e:	2b04      	cmp	r3, #4
 800a2a0:	f040 80d3 	bne.w	800a44a <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	220b      	movs	r2, #11
 800a2a8:	761a      	strb	r2, [r3, #24]
      break;
 800a2aa:	e0ce      	b.n	800a44a <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	6899      	ldr	r1, [r3, #8]
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	899a      	ldrh	r2, [r3, #12]
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	795b      	ldrb	r3, [r3, #5]
 800a2b8:	2001      	movs	r0, #1
 800a2ba:	9000      	str	r0, [sp, #0]
 800a2bc:	6878      	ldr	r0, [r7, #4]
 800a2be:	f000 f8eb 	bl	800a498 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a2c8:	b29a      	uxth	r2, r3
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	2206      	movs	r2, #6
 800a2d2:	761a      	strb	r2, [r3, #24]
      break;
 800a2d4:	e0c0      	b.n	800a458 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	795b      	ldrb	r3, [r3, #5]
 800a2da:	4619      	mov	r1, r3
 800a2dc:	6878      	ldr	r0, [r7, #4]
 800a2de:	f000 fc3b 	bl	800ab58 <USBH_LL_GetURBState>
 800a2e2:	4603      	mov	r3, r0
 800a2e4:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a2e6:	7bbb      	ldrb	r3, [r7, #14]
 800a2e8:	2b01      	cmp	r3, #1
 800a2ea:	d103      	bne.n	800a2f4 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	2207      	movs	r2, #7
 800a2f0:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a2f2:	e0ac      	b.n	800a44e <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 800a2f4:	7bbb      	ldrb	r3, [r7, #14]
 800a2f6:	2b05      	cmp	r3, #5
 800a2f8:	d105      	bne.n	800a306 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	220c      	movs	r2, #12
 800a2fe:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800a300:	2303      	movs	r3, #3
 800a302:	73fb      	strb	r3, [r7, #15]
      break;
 800a304:	e0a3      	b.n	800a44e <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a306:	7bbb      	ldrb	r3, [r7, #14]
 800a308:	2b02      	cmp	r3, #2
 800a30a:	d103      	bne.n	800a314 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	2205      	movs	r2, #5
 800a310:	761a      	strb	r2, [r3, #24]
      break;
 800a312:	e09c      	b.n	800a44e <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 800a314:	7bbb      	ldrb	r3, [r7, #14]
 800a316:	2b04      	cmp	r3, #4
 800a318:	f040 8099 	bne.w	800a44e <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	220b      	movs	r2, #11
 800a320:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800a322:	2302      	movs	r3, #2
 800a324:	73fb      	strb	r3, [r7, #15]
      break;
 800a326:	e092      	b.n	800a44e <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	791b      	ldrb	r3, [r3, #4]
 800a32c:	2200      	movs	r2, #0
 800a32e:	2100      	movs	r1, #0
 800a330:	6878      	ldr	r0, [r7, #4]
 800a332:	f000 f8d6 	bl	800a4e2 <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a33c:	b29a      	uxth	r2, r3
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	2208      	movs	r2, #8
 800a346:	761a      	strb	r2, [r3, #24]

      break;
 800a348:	e086      	b.n	800a458 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	791b      	ldrb	r3, [r3, #4]
 800a34e:	4619      	mov	r1, r3
 800a350:	6878      	ldr	r0, [r7, #4]
 800a352:	f000 fc01 	bl	800ab58 <USBH_LL_GetURBState>
 800a356:	4603      	mov	r3, r0
 800a358:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a35a:	7bbb      	ldrb	r3, [r7, #14]
 800a35c:	2b01      	cmp	r3, #1
 800a35e:	d105      	bne.n	800a36c <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	220d      	movs	r2, #13
 800a364:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800a366:	2300      	movs	r3, #0
 800a368:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a36a:	e072      	b.n	800a452 <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 800a36c:	7bbb      	ldrb	r3, [r7, #14]
 800a36e:	2b04      	cmp	r3, #4
 800a370:	d103      	bne.n	800a37a <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	220b      	movs	r2, #11
 800a376:	761a      	strb	r2, [r3, #24]
      break;
 800a378:	e06b      	b.n	800a452 <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 800a37a:	7bbb      	ldrb	r3, [r7, #14]
 800a37c:	2b05      	cmp	r3, #5
 800a37e:	d168      	bne.n	800a452 <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 800a380:	2303      	movs	r3, #3
 800a382:	73fb      	strb	r3, [r7, #15]
      break;
 800a384:	e065      	b.n	800a452 <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	795b      	ldrb	r3, [r3, #5]
 800a38a:	2201      	movs	r2, #1
 800a38c:	9200      	str	r2, [sp, #0]
 800a38e:	2200      	movs	r2, #0
 800a390:	2100      	movs	r1, #0
 800a392:	6878      	ldr	r0, [r7, #4]
 800a394:	f000 f880 	bl	800a498 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a39e:	b29a      	uxth	r2, r3
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	220a      	movs	r2, #10
 800a3a8:	761a      	strb	r2, [r3, #24]
      break;
 800a3aa:	e055      	b.n	800a458 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	795b      	ldrb	r3, [r3, #5]
 800a3b0:	4619      	mov	r1, r3
 800a3b2:	6878      	ldr	r0, [r7, #4]
 800a3b4:	f000 fbd0 	bl	800ab58 <USBH_LL_GetURBState>
 800a3b8:	4603      	mov	r3, r0
 800a3ba:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800a3bc:	7bbb      	ldrb	r3, [r7, #14]
 800a3be:	2b01      	cmp	r3, #1
 800a3c0:	d105      	bne.n	800a3ce <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 800a3c2:	2300      	movs	r3, #0
 800a3c4:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	220d      	movs	r2, #13
 800a3ca:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a3cc:	e043      	b.n	800a456 <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a3ce:	7bbb      	ldrb	r3, [r7, #14]
 800a3d0:	2b02      	cmp	r3, #2
 800a3d2:	d103      	bne.n	800a3dc <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	2209      	movs	r2, #9
 800a3d8:	761a      	strb	r2, [r3, #24]
      break;
 800a3da:	e03c      	b.n	800a456 <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 800a3dc:	7bbb      	ldrb	r3, [r7, #14]
 800a3de:	2b04      	cmp	r3, #4
 800a3e0:	d139      	bne.n	800a456 <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	220b      	movs	r2, #11
 800a3e6:	761a      	strb	r2, [r3, #24]
      break;
 800a3e8:	e035      	b.n	800a456 <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	7e5b      	ldrb	r3, [r3, #25]
 800a3ee:	3301      	adds	r3, #1
 800a3f0:	b2da      	uxtb	r2, r3
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	765a      	strb	r2, [r3, #25]
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	7e5b      	ldrb	r3, [r3, #25]
 800a3fa:	2b02      	cmp	r3, #2
 800a3fc:	d806      	bhi.n	800a40c <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	2201      	movs	r2, #1
 800a402:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	2201      	movs	r2, #1
 800a408:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800a40a:	e025      	b.n	800a458 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a412:	2106      	movs	r1, #6
 800a414:	6878      	ldr	r0, [r7, #4]
 800a416:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	2200      	movs	r2, #0
 800a41c:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	795b      	ldrb	r3, [r3, #5]
 800a422:	4619      	mov	r1, r3
 800a424:	6878      	ldr	r0, [r7, #4]
 800a426:	f000 f90d 	bl	800a644 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	791b      	ldrb	r3, [r3, #4]
 800a42e:	4619      	mov	r1, r3
 800a430:	6878      	ldr	r0, [r7, #4]
 800a432:	f000 f907 	bl	800a644 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	2200      	movs	r2, #0
 800a43a:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800a43c:	2302      	movs	r3, #2
 800a43e:	73fb      	strb	r3, [r7, #15]
      break;
 800a440:	e00a      	b.n	800a458 <USBH_HandleControl+0x2e0>

    default:
      break;
 800a442:	bf00      	nop
 800a444:	e008      	b.n	800a458 <USBH_HandleControl+0x2e0>
      break;
 800a446:	bf00      	nop
 800a448:	e006      	b.n	800a458 <USBH_HandleControl+0x2e0>
      break;
 800a44a:	bf00      	nop
 800a44c:	e004      	b.n	800a458 <USBH_HandleControl+0x2e0>
      break;
 800a44e:	bf00      	nop
 800a450:	e002      	b.n	800a458 <USBH_HandleControl+0x2e0>
      break;
 800a452:	bf00      	nop
 800a454:	e000      	b.n	800a458 <USBH_HandleControl+0x2e0>
      break;
 800a456:	bf00      	nop
  }

  return status;
 800a458:	7bfb      	ldrb	r3, [r7, #15]
}
 800a45a:	4618      	mov	r0, r3
 800a45c:	3710      	adds	r7, #16
 800a45e:	46bd      	mov	sp, r7
 800a460:	bd80      	pop	{r7, pc}
 800a462:	bf00      	nop

0800a464 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800a464:	b580      	push	{r7, lr}
 800a466:	b088      	sub	sp, #32
 800a468:	af04      	add	r7, sp, #16
 800a46a:	60f8      	str	r0, [r7, #12]
 800a46c:	60b9      	str	r1, [r7, #8]
 800a46e:	4613      	mov	r3, r2
 800a470:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a472:	79f9      	ldrb	r1, [r7, #7]
 800a474:	2300      	movs	r3, #0
 800a476:	9303      	str	r3, [sp, #12]
 800a478:	2308      	movs	r3, #8
 800a47a:	9302      	str	r3, [sp, #8]
 800a47c:	68bb      	ldr	r3, [r7, #8]
 800a47e:	9301      	str	r3, [sp, #4]
 800a480:	2300      	movs	r3, #0
 800a482:	9300      	str	r3, [sp, #0]
 800a484:	2300      	movs	r3, #0
 800a486:	2200      	movs	r2, #0
 800a488:	68f8      	ldr	r0, [r7, #12]
 800a48a:	f000 fb34 	bl	800aaf6 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800a48e:	2300      	movs	r3, #0
}
 800a490:	4618      	mov	r0, r3
 800a492:	3710      	adds	r7, #16
 800a494:	46bd      	mov	sp, r7
 800a496:	bd80      	pop	{r7, pc}

0800a498 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800a498:	b580      	push	{r7, lr}
 800a49a:	b088      	sub	sp, #32
 800a49c:	af04      	add	r7, sp, #16
 800a49e:	60f8      	str	r0, [r7, #12]
 800a4a0:	60b9      	str	r1, [r7, #8]
 800a4a2:	4611      	mov	r1, r2
 800a4a4:	461a      	mov	r2, r3
 800a4a6:	460b      	mov	r3, r1
 800a4a8:	80fb      	strh	r3, [r7, #6]
 800a4aa:	4613      	mov	r3, r2
 800a4ac:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d001      	beq.n	800a4bc <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a4bc:	7979      	ldrb	r1, [r7, #5]
 800a4be:	7e3b      	ldrb	r3, [r7, #24]
 800a4c0:	9303      	str	r3, [sp, #12]
 800a4c2:	88fb      	ldrh	r3, [r7, #6]
 800a4c4:	9302      	str	r3, [sp, #8]
 800a4c6:	68bb      	ldr	r3, [r7, #8]
 800a4c8:	9301      	str	r3, [sp, #4]
 800a4ca:	2301      	movs	r3, #1
 800a4cc:	9300      	str	r3, [sp, #0]
 800a4ce:	2300      	movs	r3, #0
 800a4d0:	2200      	movs	r2, #0
 800a4d2:	68f8      	ldr	r0, [r7, #12]
 800a4d4:	f000 fb0f 	bl	800aaf6 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800a4d8:	2300      	movs	r3, #0
}
 800a4da:	4618      	mov	r0, r3
 800a4dc:	3710      	adds	r7, #16
 800a4de:	46bd      	mov	sp, r7
 800a4e0:	bd80      	pop	{r7, pc}

0800a4e2 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800a4e2:	b580      	push	{r7, lr}
 800a4e4:	b088      	sub	sp, #32
 800a4e6:	af04      	add	r7, sp, #16
 800a4e8:	60f8      	str	r0, [r7, #12]
 800a4ea:	60b9      	str	r1, [r7, #8]
 800a4ec:	4611      	mov	r1, r2
 800a4ee:	461a      	mov	r2, r3
 800a4f0:	460b      	mov	r3, r1
 800a4f2:	80fb      	strh	r3, [r7, #6]
 800a4f4:	4613      	mov	r3, r2
 800a4f6:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a4f8:	7979      	ldrb	r1, [r7, #5]
 800a4fa:	2300      	movs	r3, #0
 800a4fc:	9303      	str	r3, [sp, #12]
 800a4fe:	88fb      	ldrh	r3, [r7, #6]
 800a500:	9302      	str	r3, [sp, #8]
 800a502:	68bb      	ldr	r3, [r7, #8]
 800a504:	9301      	str	r3, [sp, #4]
 800a506:	2301      	movs	r3, #1
 800a508:	9300      	str	r3, [sp, #0]
 800a50a:	2300      	movs	r3, #0
 800a50c:	2201      	movs	r2, #1
 800a50e:	68f8      	ldr	r0, [r7, #12]
 800a510:	f000 faf1 	bl	800aaf6 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a514:	2300      	movs	r3, #0

}
 800a516:	4618      	mov	r0, r3
 800a518:	3710      	adds	r7, #16
 800a51a:	46bd      	mov	sp, r7
 800a51c:	bd80      	pop	{r7, pc}

0800a51e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800a51e:	b580      	push	{r7, lr}
 800a520:	b088      	sub	sp, #32
 800a522:	af04      	add	r7, sp, #16
 800a524:	60f8      	str	r0, [r7, #12]
 800a526:	60b9      	str	r1, [r7, #8]
 800a528:	4611      	mov	r1, r2
 800a52a:	461a      	mov	r2, r3
 800a52c:	460b      	mov	r3, r1
 800a52e:	80fb      	strh	r3, [r7, #6]
 800a530:	4613      	mov	r3, r2
 800a532:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d001      	beq.n	800a542 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800a53e:	2300      	movs	r3, #0
 800a540:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a542:	7979      	ldrb	r1, [r7, #5]
 800a544:	7e3b      	ldrb	r3, [r7, #24]
 800a546:	9303      	str	r3, [sp, #12]
 800a548:	88fb      	ldrh	r3, [r7, #6]
 800a54a:	9302      	str	r3, [sp, #8]
 800a54c:	68bb      	ldr	r3, [r7, #8]
 800a54e:	9301      	str	r3, [sp, #4]
 800a550:	2301      	movs	r3, #1
 800a552:	9300      	str	r3, [sp, #0]
 800a554:	2302      	movs	r3, #2
 800a556:	2200      	movs	r2, #0
 800a558:	68f8      	ldr	r0, [r7, #12]
 800a55a:	f000 facc 	bl	800aaf6 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800a55e:	2300      	movs	r3, #0
}
 800a560:	4618      	mov	r0, r3
 800a562:	3710      	adds	r7, #16
 800a564:	46bd      	mov	sp, r7
 800a566:	bd80      	pop	{r7, pc}

0800a568 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800a568:	b580      	push	{r7, lr}
 800a56a:	b088      	sub	sp, #32
 800a56c:	af04      	add	r7, sp, #16
 800a56e:	60f8      	str	r0, [r7, #12]
 800a570:	60b9      	str	r1, [r7, #8]
 800a572:	4611      	mov	r1, r2
 800a574:	461a      	mov	r2, r3
 800a576:	460b      	mov	r3, r1
 800a578:	80fb      	strh	r3, [r7, #6]
 800a57a:	4613      	mov	r3, r2
 800a57c:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a57e:	7979      	ldrb	r1, [r7, #5]
 800a580:	2300      	movs	r3, #0
 800a582:	9303      	str	r3, [sp, #12]
 800a584:	88fb      	ldrh	r3, [r7, #6]
 800a586:	9302      	str	r3, [sp, #8]
 800a588:	68bb      	ldr	r3, [r7, #8]
 800a58a:	9301      	str	r3, [sp, #4]
 800a58c:	2301      	movs	r3, #1
 800a58e:	9300      	str	r3, [sp, #0]
 800a590:	2302      	movs	r3, #2
 800a592:	2201      	movs	r2, #1
 800a594:	68f8      	ldr	r0, [r7, #12]
 800a596:	f000 faae 	bl	800aaf6 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a59a:	2300      	movs	r3, #0
}
 800a59c:	4618      	mov	r0, r3
 800a59e:	3710      	adds	r7, #16
 800a5a0:	46bd      	mov	sp, r7
 800a5a2:	bd80      	pop	{r7, pc}

0800a5a4 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a5a4:	b580      	push	{r7, lr}
 800a5a6:	b086      	sub	sp, #24
 800a5a8:	af04      	add	r7, sp, #16
 800a5aa:	6078      	str	r0, [r7, #4]
 800a5ac:	4608      	mov	r0, r1
 800a5ae:	4611      	mov	r1, r2
 800a5b0:	461a      	mov	r2, r3
 800a5b2:	4603      	mov	r3, r0
 800a5b4:	70fb      	strb	r3, [r7, #3]
 800a5b6:	460b      	mov	r3, r1
 800a5b8:	70bb      	strb	r3, [r7, #2]
 800a5ba:	4613      	mov	r3, r2
 800a5bc:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800a5be:	7878      	ldrb	r0, [r7, #1]
 800a5c0:	78ba      	ldrb	r2, [r7, #2]
 800a5c2:	78f9      	ldrb	r1, [r7, #3]
 800a5c4:	8b3b      	ldrh	r3, [r7, #24]
 800a5c6:	9302      	str	r3, [sp, #8]
 800a5c8:	7d3b      	ldrb	r3, [r7, #20]
 800a5ca:	9301      	str	r3, [sp, #4]
 800a5cc:	7c3b      	ldrb	r3, [r7, #16]
 800a5ce:	9300      	str	r3, [sp, #0]
 800a5d0:	4603      	mov	r3, r0
 800a5d2:	6878      	ldr	r0, [r7, #4]
 800a5d4:	f000 fa53 	bl	800aa7e <USBH_LL_OpenPipe>

  return USBH_OK;
 800a5d8:	2300      	movs	r3, #0
}
 800a5da:	4618      	mov	r0, r3
 800a5dc:	3708      	adds	r7, #8
 800a5de:	46bd      	mov	sp, r7
 800a5e0:	bd80      	pop	{r7, pc}

0800a5e2 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800a5e2:	b580      	push	{r7, lr}
 800a5e4:	b082      	sub	sp, #8
 800a5e6:	af00      	add	r7, sp, #0
 800a5e8:	6078      	str	r0, [r7, #4]
 800a5ea:	460b      	mov	r3, r1
 800a5ec:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800a5ee:	78fb      	ldrb	r3, [r7, #3]
 800a5f0:	4619      	mov	r1, r3
 800a5f2:	6878      	ldr	r0, [r7, #4]
 800a5f4:	f000 fa72 	bl	800aadc <USBH_LL_ClosePipe>

  return USBH_OK;
 800a5f8:	2300      	movs	r3, #0
}
 800a5fa:	4618      	mov	r0, r3
 800a5fc:	3708      	adds	r7, #8
 800a5fe:	46bd      	mov	sp, r7
 800a600:	bd80      	pop	{r7, pc}

0800a602 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800a602:	b580      	push	{r7, lr}
 800a604:	b084      	sub	sp, #16
 800a606:	af00      	add	r7, sp, #0
 800a608:	6078      	str	r0, [r7, #4]
 800a60a:	460b      	mov	r3, r1
 800a60c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800a60e:	6878      	ldr	r0, [r7, #4]
 800a610:	f000 f836 	bl	800a680 <USBH_GetFreePipe>
 800a614:	4603      	mov	r3, r0
 800a616:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800a618:	89fb      	ldrh	r3, [r7, #14]
 800a61a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a61e:	4293      	cmp	r3, r2
 800a620:	d00a      	beq.n	800a638 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800a622:	78fa      	ldrb	r2, [r7, #3]
 800a624:	89fb      	ldrh	r3, [r7, #14]
 800a626:	f003 030f 	and.w	r3, r3, #15
 800a62a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a62e:	6879      	ldr	r1, [r7, #4]
 800a630:	33e0      	adds	r3, #224	@ 0xe0
 800a632:	009b      	lsls	r3, r3, #2
 800a634:	440b      	add	r3, r1
 800a636:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800a638:	89fb      	ldrh	r3, [r7, #14]
 800a63a:	b2db      	uxtb	r3, r3
}
 800a63c:	4618      	mov	r0, r3
 800a63e:	3710      	adds	r7, #16
 800a640:	46bd      	mov	sp, r7
 800a642:	bd80      	pop	{r7, pc}

0800a644 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800a644:	b480      	push	{r7}
 800a646:	b083      	sub	sp, #12
 800a648:	af00      	add	r7, sp, #0
 800a64a:	6078      	str	r0, [r7, #4]
 800a64c:	460b      	mov	r3, r1
 800a64e:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800a650:	78fb      	ldrb	r3, [r7, #3]
 800a652:	2b0f      	cmp	r3, #15
 800a654:	d80d      	bhi.n	800a672 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800a656:	78fb      	ldrb	r3, [r7, #3]
 800a658:	687a      	ldr	r2, [r7, #4]
 800a65a:	33e0      	adds	r3, #224	@ 0xe0
 800a65c:	009b      	lsls	r3, r3, #2
 800a65e:	4413      	add	r3, r2
 800a660:	685a      	ldr	r2, [r3, #4]
 800a662:	78fb      	ldrb	r3, [r7, #3]
 800a664:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800a668:	6879      	ldr	r1, [r7, #4]
 800a66a:	33e0      	adds	r3, #224	@ 0xe0
 800a66c:	009b      	lsls	r3, r3, #2
 800a66e:	440b      	add	r3, r1
 800a670:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800a672:	2300      	movs	r3, #0
}
 800a674:	4618      	mov	r0, r3
 800a676:	370c      	adds	r7, #12
 800a678:	46bd      	mov	sp, r7
 800a67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a67e:	4770      	bx	lr

0800a680 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800a680:	b480      	push	{r7}
 800a682:	b085      	sub	sp, #20
 800a684:	af00      	add	r7, sp, #0
 800a686:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800a688:	2300      	movs	r3, #0
 800a68a:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800a68c:	2300      	movs	r3, #0
 800a68e:	73fb      	strb	r3, [r7, #15]
 800a690:	e00f      	b.n	800a6b2 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800a692:	7bfb      	ldrb	r3, [r7, #15]
 800a694:	687a      	ldr	r2, [r7, #4]
 800a696:	33e0      	adds	r3, #224	@ 0xe0
 800a698:	009b      	lsls	r3, r3, #2
 800a69a:	4413      	add	r3, r2
 800a69c:	685b      	ldr	r3, [r3, #4]
 800a69e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d102      	bne.n	800a6ac <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800a6a6:	7bfb      	ldrb	r3, [r7, #15]
 800a6a8:	b29b      	uxth	r3, r3
 800a6aa:	e007      	b.n	800a6bc <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800a6ac:	7bfb      	ldrb	r3, [r7, #15]
 800a6ae:	3301      	adds	r3, #1
 800a6b0:	73fb      	strb	r3, [r7, #15]
 800a6b2:	7bfb      	ldrb	r3, [r7, #15]
 800a6b4:	2b0f      	cmp	r3, #15
 800a6b6:	d9ec      	bls.n	800a692 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800a6b8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800a6bc:	4618      	mov	r0, r3
 800a6be:	3714      	adds	r7, #20
 800a6c0:	46bd      	mov	sp, r7
 800a6c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c6:	4770      	bx	lr

0800a6c8 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800a6c8:	b580      	push	{r7, lr}
 800a6ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800a6cc:	2201      	movs	r2, #1
 800a6ce:	490e      	ldr	r1, [pc, #56]	@ (800a708 <MX_USB_HOST_Init+0x40>)
 800a6d0:	480e      	ldr	r0, [pc, #56]	@ (800a70c <MX_USB_HOST_Init+0x44>)
 800a6d2:	f7fe fb0f 	bl	8008cf4 <USBH_Init>
 800a6d6:	4603      	mov	r3, r0
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d001      	beq.n	800a6e0 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800a6dc:	f7f6 fbac 	bl	8000e38 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800a6e0:	490b      	ldr	r1, [pc, #44]	@ (800a710 <MX_USB_HOST_Init+0x48>)
 800a6e2:	480a      	ldr	r0, [pc, #40]	@ (800a70c <MX_USB_HOST_Init+0x44>)
 800a6e4:	f7fe fbb1 	bl	8008e4a <USBH_RegisterClass>
 800a6e8:	4603      	mov	r3, r0
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d001      	beq.n	800a6f2 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800a6ee:	f7f6 fba3 	bl	8000e38 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800a6f2:	4806      	ldr	r0, [pc, #24]	@ (800a70c <MX_USB_HOST_Init+0x44>)
 800a6f4:	f7fe fc35 	bl	8008f62 <USBH_Start>
 800a6f8:	4603      	mov	r3, r0
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d001      	beq.n	800a702 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800a6fe:	f7f6 fb9b 	bl	8000e38 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800a702:	bf00      	nop
 800a704:	bd80      	pop	{r7, pc}
 800a706:	bf00      	nop
 800a708:	0800a729 	.word	0x0800a729
 800a70c:	200006e8 	.word	0x200006e8
 800a710:	2000002c 	.word	0x2000002c

0800a714 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800a714:	b580      	push	{r7, lr}
 800a716:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800a718:	4802      	ldr	r0, [pc, #8]	@ (800a724 <MX_USB_HOST_Process+0x10>)
 800a71a:	f7fe fc33 	bl	8008f84 <USBH_Process>
}
 800a71e:	bf00      	nop
 800a720:	bd80      	pop	{r7, pc}
 800a722:	bf00      	nop
 800a724:	200006e8 	.word	0x200006e8

0800a728 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800a728:	b480      	push	{r7}
 800a72a:	b083      	sub	sp, #12
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	6078      	str	r0, [r7, #4]
 800a730:	460b      	mov	r3, r1
 800a732:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800a734:	78fb      	ldrb	r3, [r7, #3]
 800a736:	3b01      	subs	r3, #1
 800a738:	2b04      	cmp	r3, #4
 800a73a:	d819      	bhi.n	800a770 <USBH_UserProcess+0x48>
 800a73c:	a201      	add	r2, pc, #4	@ (adr r2, 800a744 <USBH_UserProcess+0x1c>)
 800a73e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a742:	bf00      	nop
 800a744:	0800a771 	.word	0x0800a771
 800a748:	0800a761 	.word	0x0800a761
 800a74c:	0800a771 	.word	0x0800a771
 800a750:	0800a769 	.word	0x0800a769
 800a754:	0800a759 	.word	0x0800a759
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800a758:	4b09      	ldr	r3, [pc, #36]	@ (800a780 <USBH_UserProcess+0x58>)
 800a75a:	2203      	movs	r2, #3
 800a75c:	701a      	strb	r2, [r3, #0]
  break;
 800a75e:	e008      	b.n	800a772 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800a760:	4b07      	ldr	r3, [pc, #28]	@ (800a780 <USBH_UserProcess+0x58>)
 800a762:	2202      	movs	r2, #2
 800a764:	701a      	strb	r2, [r3, #0]
  break;
 800a766:	e004      	b.n	800a772 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800a768:	4b05      	ldr	r3, [pc, #20]	@ (800a780 <USBH_UserProcess+0x58>)
 800a76a:	2201      	movs	r2, #1
 800a76c:	701a      	strb	r2, [r3, #0]
  break;
 800a76e:	e000      	b.n	800a772 <USBH_UserProcess+0x4a>

  default:
  break;
 800a770:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800a772:	bf00      	nop
 800a774:	370c      	adds	r7, #12
 800a776:	46bd      	mov	sp, r7
 800a778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a77c:	4770      	bx	lr
 800a77e:	bf00      	nop
 800a780:	20000ac0 	.word	0x20000ac0

0800a784 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800a784:	b580      	push	{r7, lr}
 800a786:	b08a      	sub	sp, #40	@ 0x28
 800a788:	af00      	add	r7, sp, #0
 800a78a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a78c:	f107 0314 	add.w	r3, r7, #20
 800a790:	2200      	movs	r2, #0
 800a792:	601a      	str	r2, [r3, #0]
 800a794:	605a      	str	r2, [r3, #4]
 800a796:	609a      	str	r2, [r3, #8]
 800a798:	60da      	str	r2, [r3, #12]
 800a79a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a7a4:	d147      	bne.n	800a836 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a7a6:	2300      	movs	r3, #0
 800a7a8:	613b      	str	r3, [r7, #16]
 800a7aa:	4b25      	ldr	r3, [pc, #148]	@ (800a840 <HAL_HCD_MspInit+0xbc>)
 800a7ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a7ae:	4a24      	ldr	r2, [pc, #144]	@ (800a840 <HAL_HCD_MspInit+0xbc>)
 800a7b0:	f043 0301 	orr.w	r3, r3, #1
 800a7b4:	6313      	str	r3, [r2, #48]	@ 0x30
 800a7b6:	4b22      	ldr	r3, [pc, #136]	@ (800a840 <HAL_HCD_MspInit+0xbc>)
 800a7b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a7ba:	f003 0301 	and.w	r3, r3, #1
 800a7be:	613b      	str	r3, [r7, #16]
 800a7c0:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800a7c2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a7c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a7c8:	2300      	movs	r3, #0
 800a7ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a7cc:	2300      	movs	r3, #0
 800a7ce:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800a7d0:	f107 0314 	add.w	r3, r7, #20
 800a7d4:	4619      	mov	r1, r3
 800a7d6:	481b      	ldr	r0, [pc, #108]	@ (800a844 <HAL_HCD_MspInit+0xc0>)
 800a7d8:	f7f7 fe02 	bl	80023e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800a7dc:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800a7e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a7e2:	2302      	movs	r3, #2
 800a7e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a7e6:	2300      	movs	r3, #0
 800a7e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a7ea:	2300      	movs	r3, #0
 800a7ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a7ee:	230a      	movs	r3, #10
 800a7f0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a7f2:	f107 0314 	add.w	r3, r7, #20
 800a7f6:	4619      	mov	r1, r3
 800a7f8:	4812      	ldr	r0, [pc, #72]	@ (800a844 <HAL_HCD_MspInit+0xc0>)
 800a7fa:	f7f7 fdf1 	bl	80023e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a7fe:	4b10      	ldr	r3, [pc, #64]	@ (800a840 <HAL_HCD_MspInit+0xbc>)
 800a800:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a802:	4a0f      	ldr	r2, [pc, #60]	@ (800a840 <HAL_HCD_MspInit+0xbc>)
 800a804:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a808:	6353      	str	r3, [r2, #52]	@ 0x34
 800a80a:	2300      	movs	r3, #0
 800a80c:	60fb      	str	r3, [r7, #12]
 800a80e:	4b0c      	ldr	r3, [pc, #48]	@ (800a840 <HAL_HCD_MspInit+0xbc>)
 800a810:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a812:	4a0b      	ldr	r2, [pc, #44]	@ (800a840 <HAL_HCD_MspInit+0xbc>)
 800a814:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a818:	6453      	str	r3, [r2, #68]	@ 0x44
 800a81a:	4b09      	ldr	r3, [pc, #36]	@ (800a840 <HAL_HCD_MspInit+0xbc>)
 800a81c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a81e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a822:	60fb      	str	r3, [r7, #12]
 800a824:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a826:	2200      	movs	r2, #0
 800a828:	2100      	movs	r1, #0
 800a82a:	2043      	movs	r0, #67	@ 0x43
 800a82c:	f7f7 fa25 	bl	8001c7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a830:	2043      	movs	r0, #67	@ 0x43
 800a832:	f7f7 fa3e 	bl	8001cb2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a836:	bf00      	nop
 800a838:	3728      	adds	r7, #40	@ 0x28
 800a83a:	46bd      	mov	sp, r7
 800a83c:	bd80      	pop	{r7, pc}
 800a83e:	bf00      	nop
 800a840:	40023800 	.word	0x40023800
 800a844:	40020000 	.word	0x40020000

0800a848 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800a848:	b580      	push	{r7, lr}
 800a84a:	b082      	sub	sp, #8
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a856:	4618      	mov	r0, r3
 800a858:	f7fe ff6d 	bl	8009736 <USBH_LL_IncTimer>
}
 800a85c:	bf00      	nop
 800a85e:	3708      	adds	r7, #8
 800a860:	46bd      	mov	sp, r7
 800a862:	bd80      	pop	{r7, pc}

0800a864 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a864:	b580      	push	{r7, lr}
 800a866:	b082      	sub	sp, #8
 800a868:	af00      	add	r7, sp, #0
 800a86a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a872:	4618      	mov	r0, r3
 800a874:	f7fe ffa9 	bl	80097ca <USBH_LL_Connect>
}
 800a878:	bf00      	nop
 800a87a:	3708      	adds	r7, #8
 800a87c:	46bd      	mov	sp, r7
 800a87e:	bd80      	pop	{r7, pc}

0800a880 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a880:	b580      	push	{r7, lr}
 800a882:	b082      	sub	sp, #8
 800a884:	af00      	add	r7, sp, #0
 800a886:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a88e:	4618      	mov	r0, r3
 800a890:	f7fe ffb2 	bl	80097f8 <USBH_LL_Disconnect>
}
 800a894:	bf00      	nop
 800a896:	3708      	adds	r7, #8
 800a898:	46bd      	mov	sp, r7
 800a89a:	bd80      	pop	{r7, pc}

0800a89c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800a89c:	b480      	push	{r7}
 800a89e:	b083      	sub	sp, #12
 800a8a0:	af00      	add	r7, sp, #0
 800a8a2:	6078      	str	r0, [r7, #4]
 800a8a4:	460b      	mov	r3, r1
 800a8a6:	70fb      	strb	r3, [r7, #3]
 800a8a8:	4613      	mov	r3, r2
 800a8aa:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800a8ac:	bf00      	nop
 800a8ae:	370c      	adds	r7, #12
 800a8b0:	46bd      	mov	sp, r7
 800a8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b6:	4770      	bx	lr

0800a8b8 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a8b8:	b580      	push	{r7, lr}
 800a8ba:	b082      	sub	sp, #8
 800a8bc:	af00      	add	r7, sp, #0
 800a8be:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a8c6:	4618      	mov	r0, r3
 800a8c8:	f7fe ff5f 	bl	800978a <USBH_LL_PortEnabled>
}
 800a8cc:	bf00      	nop
 800a8ce:	3708      	adds	r7, #8
 800a8d0:	46bd      	mov	sp, r7
 800a8d2:	bd80      	pop	{r7, pc}

0800a8d4 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a8d4:	b580      	push	{r7, lr}
 800a8d6:	b082      	sub	sp, #8
 800a8d8:	af00      	add	r7, sp, #0
 800a8da:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a8e2:	4618      	mov	r0, r3
 800a8e4:	f7fe ff5f 	bl	80097a6 <USBH_LL_PortDisabled>
}
 800a8e8:	bf00      	nop
 800a8ea:	3708      	adds	r7, #8
 800a8ec:	46bd      	mov	sp, r7
 800a8ee:	bd80      	pop	{r7, pc}

0800a8f0 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800a8f0:	b580      	push	{r7, lr}
 800a8f2:	b082      	sub	sp, #8
 800a8f4:	af00      	add	r7, sp, #0
 800a8f6:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800a8fe:	2b01      	cmp	r3, #1
 800a900:	d12a      	bne.n	800a958 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800a902:	4a18      	ldr	r2, [pc, #96]	@ (800a964 <USBH_LL_Init+0x74>)
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	4a15      	ldr	r2, [pc, #84]	@ (800a964 <USBH_LL_Init+0x74>)
 800a90e:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a912:	4b14      	ldr	r3, [pc, #80]	@ (800a964 <USBH_LL_Init+0x74>)
 800a914:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a918:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800a91a:	4b12      	ldr	r3, [pc, #72]	@ (800a964 <USBH_LL_Init+0x74>)
 800a91c:	2208      	movs	r2, #8
 800a91e:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800a920:	4b10      	ldr	r3, [pc, #64]	@ (800a964 <USBH_LL_Init+0x74>)
 800a922:	2201      	movs	r2, #1
 800a924:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a926:	4b0f      	ldr	r3, [pc, #60]	@ (800a964 <USBH_LL_Init+0x74>)
 800a928:	2200      	movs	r2, #0
 800a92a:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800a92c:	4b0d      	ldr	r3, [pc, #52]	@ (800a964 <USBH_LL_Init+0x74>)
 800a92e:	2202      	movs	r2, #2
 800a930:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a932:	4b0c      	ldr	r3, [pc, #48]	@ (800a964 <USBH_LL_Init+0x74>)
 800a934:	2200      	movs	r2, #0
 800a936:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800a938:	480a      	ldr	r0, [pc, #40]	@ (800a964 <USBH_LL_Init+0x74>)
 800a93a:	f7f7 ff06 	bl	800274a <HAL_HCD_Init>
 800a93e:	4603      	mov	r3, r0
 800a940:	2b00      	cmp	r3, #0
 800a942:	d001      	beq.n	800a948 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800a944:	f7f6 fa78 	bl	8000e38 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800a948:	4806      	ldr	r0, [pc, #24]	@ (800a964 <USBH_LL_Init+0x74>)
 800a94a:	f7f8 fb43 	bl	8002fd4 <HAL_HCD_GetCurrentFrame>
 800a94e:	4603      	mov	r3, r0
 800a950:	4619      	mov	r1, r3
 800a952:	6878      	ldr	r0, [r7, #4]
 800a954:	f7fe fee0 	bl	8009718 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800a958:	2300      	movs	r3, #0
}
 800a95a:	4618      	mov	r0, r3
 800a95c:	3708      	adds	r7, #8
 800a95e:	46bd      	mov	sp, r7
 800a960:	bd80      	pop	{r7, pc}
 800a962:	bf00      	nop
 800a964:	20000ac4 	.word	0x20000ac4

0800a968 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800a968:	b580      	push	{r7, lr}
 800a96a:	b084      	sub	sp, #16
 800a96c:	af00      	add	r7, sp, #0
 800a96e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a970:	2300      	movs	r3, #0
 800a972:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a974:	2300      	movs	r3, #0
 800a976:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a97e:	4618      	mov	r0, r3
 800a980:	f7f8 fab0 	bl	8002ee4 <HAL_HCD_Start>
 800a984:	4603      	mov	r3, r0
 800a986:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a988:	7bfb      	ldrb	r3, [r7, #15]
 800a98a:	4618      	mov	r0, r3
 800a98c:	f000 f94c 	bl	800ac28 <USBH_Get_USB_Status>
 800a990:	4603      	mov	r3, r0
 800a992:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a994:	7bbb      	ldrb	r3, [r7, #14]
}
 800a996:	4618      	mov	r0, r3
 800a998:	3710      	adds	r7, #16
 800a99a:	46bd      	mov	sp, r7
 800a99c:	bd80      	pop	{r7, pc}

0800a99e <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800a99e:	b580      	push	{r7, lr}
 800a9a0:	b084      	sub	sp, #16
 800a9a2:	af00      	add	r7, sp, #0
 800a9a4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a9a6:	2300      	movs	r3, #0
 800a9a8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a9b4:	4618      	mov	r0, r3
 800a9b6:	f7f8 fab8 	bl	8002f2a <HAL_HCD_Stop>
 800a9ba:	4603      	mov	r3, r0
 800a9bc:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a9be:	7bfb      	ldrb	r3, [r7, #15]
 800a9c0:	4618      	mov	r0, r3
 800a9c2:	f000 f931 	bl	800ac28 <USBH_Get_USB_Status>
 800a9c6:	4603      	mov	r3, r0
 800a9c8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a9ca:	7bbb      	ldrb	r3, [r7, #14]
}
 800a9cc:	4618      	mov	r0, r3
 800a9ce:	3710      	adds	r7, #16
 800a9d0:	46bd      	mov	sp, r7
 800a9d2:	bd80      	pop	{r7, pc}

0800a9d4 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800a9d4:	b580      	push	{r7, lr}
 800a9d6:	b084      	sub	sp, #16
 800a9d8:	af00      	add	r7, sp, #0
 800a9da:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800a9dc:	2301      	movs	r3, #1
 800a9de:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a9e6:	4618      	mov	r0, r3
 800a9e8:	f7f8 fb02 	bl	8002ff0 <HAL_HCD_GetCurrentSpeed>
 800a9ec:	4603      	mov	r3, r0
 800a9ee:	2b02      	cmp	r3, #2
 800a9f0:	d00c      	beq.n	800aa0c <USBH_LL_GetSpeed+0x38>
 800a9f2:	2b02      	cmp	r3, #2
 800a9f4:	d80d      	bhi.n	800aa12 <USBH_LL_GetSpeed+0x3e>
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d002      	beq.n	800aa00 <USBH_LL_GetSpeed+0x2c>
 800a9fa:	2b01      	cmp	r3, #1
 800a9fc:	d003      	beq.n	800aa06 <USBH_LL_GetSpeed+0x32>
 800a9fe:	e008      	b.n	800aa12 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800aa00:	2300      	movs	r3, #0
 800aa02:	73fb      	strb	r3, [r7, #15]
    break;
 800aa04:	e008      	b.n	800aa18 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800aa06:	2301      	movs	r3, #1
 800aa08:	73fb      	strb	r3, [r7, #15]
    break;
 800aa0a:	e005      	b.n	800aa18 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800aa0c:	2302      	movs	r3, #2
 800aa0e:	73fb      	strb	r3, [r7, #15]
    break;
 800aa10:	e002      	b.n	800aa18 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800aa12:	2301      	movs	r3, #1
 800aa14:	73fb      	strb	r3, [r7, #15]
    break;
 800aa16:	bf00      	nop
  }
  return  speed;
 800aa18:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa1a:	4618      	mov	r0, r3
 800aa1c:	3710      	adds	r7, #16
 800aa1e:	46bd      	mov	sp, r7
 800aa20:	bd80      	pop	{r7, pc}

0800aa22 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800aa22:	b580      	push	{r7, lr}
 800aa24:	b084      	sub	sp, #16
 800aa26:	af00      	add	r7, sp, #0
 800aa28:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800aa2e:	2300      	movs	r3, #0
 800aa30:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800aa38:	4618      	mov	r0, r3
 800aa3a:	f7f8 fa93 	bl	8002f64 <HAL_HCD_ResetPort>
 800aa3e:	4603      	mov	r3, r0
 800aa40:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800aa42:	7bfb      	ldrb	r3, [r7, #15]
 800aa44:	4618      	mov	r0, r3
 800aa46:	f000 f8ef 	bl	800ac28 <USBH_Get_USB_Status>
 800aa4a:	4603      	mov	r3, r0
 800aa4c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa4e:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa50:	4618      	mov	r0, r3
 800aa52:	3710      	adds	r7, #16
 800aa54:	46bd      	mov	sp, r7
 800aa56:	bd80      	pop	{r7, pc}

0800aa58 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800aa58:	b580      	push	{r7, lr}
 800aa5a:	b082      	sub	sp, #8
 800aa5c:	af00      	add	r7, sp, #0
 800aa5e:	6078      	str	r0, [r7, #4]
 800aa60:	460b      	mov	r3, r1
 800aa62:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800aa6a:	78fa      	ldrb	r2, [r7, #3]
 800aa6c:	4611      	mov	r1, r2
 800aa6e:	4618      	mov	r0, r3
 800aa70:	f7f8 fa9b 	bl	8002faa <HAL_HCD_HC_GetXferCount>
 800aa74:	4603      	mov	r3, r0
}
 800aa76:	4618      	mov	r0, r3
 800aa78:	3708      	adds	r7, #8
 800aa7a:	46bd      	mov	sp, r7
 800aa7c:	bd80      	pop	{r7, pc}

0800aa7e <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 800aa7e:	b590      	push	{r4, r7, lr}
 800aa80:	b089      	sub	sp, #36	@ 0x24
 800aa82:	af04      	add	r7, sp, #16
 800aa84:	6078      	str	r0, [r7, #4]
 800aa86:	4608      	mov	r0, r1
 800aa88:	4611      	mov	r1, r2
 800aa8a:	461a      	mov	r2, r3
 800aa8c:	4603      	mov	r3, r0
 800aa8e:	70fb      	strb	r3, [r7, #3]
 800aa90:	460b      	mov	r3, r1
 800aa92:	70bb      	strb	r3, [r7, #2]
 800aa94:	4613      	mov	r3, r2
 800aa96:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa98:	2300      	movs	r3, #0
 800aa9a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800aa9c:	2300      	movs	r3, #0
 800aa9e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800aaa6:	787c      	ldrb	r4, [r7, #1]
 800aaa8:	78ba      	ldrb	r2, [r7, #2]
 800aaaa:	78f9      	ldrb	r1, [r7, #3]
 800aaac:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800aaae:	9302      	str	r3, [sp, #8]
 800aab0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800aab4:	9301      	str	r3, [sp, #4]
 800aab6:	f897 3020 	ldrb.w	r3, [r7, #32]
 800aaba:	9300      	str	r3, [sp, #0]
 800aabc:	4623      	mov	r3, r4
 800aabe:	f7f7 feab 	bl	8002818 <HAL_HCD_HC_Init>
 800aac2:	4603      	mov	r3, r0
 800aac4:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800aac6:	7bfb      	ldrb	r3, [r7, #15]
 800aac8:	4618      	mov	r0, r3
 800aaca:	f000 f8ad 	bl	800ac28 <USBH_Get_USB_Status>
 800aace:	4603      	mov	r3, r0
 800aad0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aad2:	7bbb      	ldrb	r3, [r7, #14]
}
 800aad4:	4618      	mov	r0, r3
 800aad6:	3714      	adds	r7, #20
 800aad8:	46bd      	mov	sp, r7
 800aada:	bd90      	pop	{r4, r7, pc}

0800aadc <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800aadc:	b480      	push	{r7}
 800aade:	b083      	sub	sp, #12
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	6078      	str	r0, [r7, #4]
 800aae4:	460b      	mov	r3, r1
 800aae6:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 800aae8:	2300      	movs	r3, #0
}
 800aaea:	4618      	mov	r0, r3
 800aaec:	370c      	adds	r7, #12
 800aaee:	46bd      	mov	sp, r7
 800aaf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf4:	4770      	bx	lr

0800aaf6 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800aaf6:	b590      	push	{r4, r7, lr}
 800aaf8:	b089      	sub	sp, #36	@ 0x24
 800aafa:	af04      	add	r7, sp, #16
 800aafc:	6078      	str	r0, [r7, #4]
 800aafe:	4608      	mov	r0, r1
 800ab00:	4611      	mov	r1, r2
 800ab02:	461a      	mov	r2, r3
 800ab04:	4603      	mov	r3, r0
 800ab06:	70fb      	strb	r3, [r7, #3]
 800ab08:	460b      	mov	r3, r1
 800ab0a:	70bb      	strb	r3, [r7, #2]
 800ab0c:	4613      	mov	r3, r2
 800ab0e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab10:	2300      	movs	r3, #0
 800ab12:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ab14:	2300      	movs	r3, #0
 800ab16:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800ab1e:	787c      	ldrb	r4, [r7, #1]
 800ab20:	78ba      	ldrb	r2, [r7, #2]
 800ab22:	78f9      	ldrb	r1, [r7, #3]
 800ab24:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800ab28:	9303      	str	r3, [sp, #12]
 800ab2a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800ab2c:	9302      	str	r3, [sp, #8]
 800ab2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab30:	9301      	str	r3, [sp, #4]
 800ab32:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ab36:	9300      	str	r3, [sp, #0]
 800ab38:	4623      	mov	r3, r4
 800ab3a:	f7f7 ff25 	bl	8002988 <HAL_HCD_HC_SubmitRequest>
 800ab3e:	4603      	mov	r3, r0
 800ab40:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800ab42:	7bfb      	ldrb	r3, [r7, #15]
 800ab44:	4618      	mov	r0, r3
 800ab46:	f000 f86f 	bl	800ac28 <USBH_Get_USB_Status>
 800ab4a:	4603      	mov	r3, r0
 800ab4c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ab4e:	7bbb      	ldrb	r3, [r7, #14]
}
 800ab50:	4618      	mov	r0, r3
 800ab52:	3714      	adds	r7, #20
 800ab54:	46bd      	mov	sp, r7
 800ab56:	bd90      	pop	{r4, r7, pc}

0800ab58 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800ab58:	b580      	push	{r7, lr}
 800ab5a:	b082      	sub	sp, #8
 800ab5c:	af00      	add	r7, sp, #0
 800ab5e:	6078      	str	r0, [r7, #4]
 800ab60:	460b      	mov	r3, r1
 800ab62:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800ab6a:	78fa      	ldrb	r2, [r7, #3]
 800ab6c:	4611      	mov	r1, r2
 800ab6e:	4618      	mov	r0, r3
 800ab70:	f7f8 fa06 	bl	8002f80 <HAL_HCD_HC_GetURBState>
 800ab74:	4603      	mov	r3, r0
}
 800ab76:	4618      	mov	r0, r3
 800ab78:	3708      	adds	r7, #8
 800ab7a:	46bd      	mov	sp, r7
 800ab7c:	bd80      	pop	{r7, pc}

0800ab7e <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800ab7e:	b580      	push	{r7, lr}
 800ab80:	b082      	sub	sp, #8
 800ab82:	af00      	add	r7, sp, #0
 800ab84:	6078      	str	r0, [r7, #4]
 800ab86:	460b      	mov	r3, r1
 800ab88:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800ab90:	2b01      	cmp	r3, #1
 800ab92:	d103      	bne.n	800ab9c <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800ab94:	78fb      	ldrb	r3, [r7, #3]
 800ab96:	4618      	mov	r0, r3
 800ab98:	f000 f872 	bl	800ac80 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800ab9c:	20c8      	movs	r0, #200	@ 0xc8
 800ab9e:	f7f6 fd0b 	bl	80015b8 <HAL_Delay>
  return USBH_OK;
 800aba2:	2300      	movs	r3, #0
}
 800aba4:	4618      	mov	r0, r3
 800aba6:	3708      	adds	r7, #8
 800aba8:	46bd      	mov	sp, r7
 800abaa:	bd80      	pop	{r7, pc}

0800abac <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800abac:	b480      	push	{r7}
 800abae:	b085      	sub	sp, #20
 800abb0:	af00      	add	r7, sp, #0
 800abb2:	6078      	str	r0, [r7, #4]
 800abb4:	460b      	mov	r3, r1
 800abb6:	70fb      	strb	r3, [r7, #3]
 800abb8:	4613      	mov	r3, r2
 800abba:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800abc2:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800abc4:	78fa      	ldrb	r2, [r7, #3]
 800abc6:	68f9      	ldr	r1, [r7, #12]
 800abc8:	4613      	mov	r3, r2
 800abca:	011b      	lsls	r3, r3, #4
 800abcc:	1a9b      	subs	r3, r3, r2
 800abce:	009b      	lsls	r3, r3, #2
 800abd0:	440b      	add	r3, r1
 800abd2:	3317      	adds	r3, #23
 800abd4:	781b      	ldrb	r3, [r3, #0]
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d00a      	beq.n	800abf0 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800abda:	78fa      	ldrb	r2, [r7, #3]
 800abdc:	68f9      	ldr	r1, [r7, #12]
 800abde:	4613      	mov	r3, r2
 800abe0:	011b      	lsls	r3, r3, #4
 800abe2:	1a9b      	subs	r3, r3, r2
 800abe4:	009b      	lsls	r3, r3, #2
 800abe6:	440b      	add	r3, r1
 800abe8:	333c      	adds	r3, #60	@ 0x3c
 800abea:	78ba      	ldrb	r2, [r7, #2]
 800abec:	701a      	strb	r2, [r3, #0]
 800abee:	e009      	b.n	800ac04 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800abf0:	78fa      	ldrb	r2, [r7, #3]
 800abf2:	68f9      	ldr	r1, [r7, #12]
 800abf4:	4613      	mov	r3, r2
 800abf6:	011b      	lsls	r3, r3, #4
 800abf8:	1a9b      	subs	r3, r3, r2
 800abfa:	009b      	lsls	r3, r3, #2
 800abfc:	440b      	add	r3, r1
 800abfe:	333d      	adds	r3, #61	@ 0x3d
 800ac00:	78ba      	ldrb	r2, [r7, #2]
 800ac02:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800ac04:	2300      	movs	r3, #0
}
 800ac06:	4618      	mov	r0, r3
 800ac08:	3714      	adds	r7, #20
 800ac0a:	46bd      	mov	sp, r7
 800ac0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac10:	4770      	bx	lr

0800ac12 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800ac12:	b580      	push	{r7, lr}
 800ac14:	b082      	sub	sp, #8
 800ac16:	af00      	add	r7, sp, #0
 800ac18:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800ac1a:	6878      	ldr	r0, [r7, #4]
 800ac1c:	f7f6 fccc 	bl	80015b8 <HAL_Delay>
}
 800ac20:	bf00      	nop
 800ac22:	3708      	adds	r7, #8
 800ac24:	46bd      	mov	sp, r7
 800ac26:	bd80      	pop	{r7, pc}

0800ac28 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ac28:	b480      	push	{r7}
 800ac2a:	b085      	sub	sp, #20
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	4603      	mov	r3, r0
 800ac30:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ac32:	2300      	movs	r3, #0
 800ac34:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ac36:	79fb      	ldrb	r3, [r7, #7]
 800ac38:	2b03      	cmp	r3, #3
 800ac3a:	d817      	bhi.n	800ac6c <USBH_Get_USB_Status+0x44>
 800ac3c:	a201      	add	r2, pc, #4	@ (adr r2, 800ac44 <USBH_Get_USB_Status+0x1c>)
 800ac3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac42:	bf00      	nop
 800ac44:	0800ac55 	.word	0x0800ac55
 800ac48:	0800ac5b 	.word	0x0800ac5b
 800ac4c:	0800ac61 	.word	0x0800ac61
 800ac50:	0800ac67 	.word	0x0800ac67
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800ac54:	2300      	movs	r3, #0
 800ac56:	73fb      	strb	r3, [r7, #15]
    break;
 800ac58:	e00b      	b.n	800ac72 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800ac5a:	2302      	movs	r3, #2
 800ac5c:	73fb      	strb	r3, [r7, #15]
    break;
 800ac5e:	e008      	b.n	800ac72 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800ac60:	2301      	movs	r3, #1
 800ac62:	73fb      	strb	r3, [r7, #15]
    break;
 800ac64:	e005      	b.n	800ac72 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800ac66:	2302      	movs	r3, #2
 800ac68:	73fb      	strb	r3, [r7, #15]
    break;
 800ac6a:	e002      	b.n	800ac72 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800ac6c:	2302      	movs	r3, #2
 800ac6e:	73fb      	strb	r3, [r7, #15]
    break;
 800ac70:	bf00      	nop
  }
  return usb_status;
 800ac72:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac74:	4618      	mov	r0, r3
 800ac76:	3714      	adds	r7, #20
 800ac78:	46bd      	mov	sp, r7
 800ac7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac7e:	4770      	bx	lr

0800ac80 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800ac80:	b580      	push	{r7, lr}
 800ac82:	b084      	sub	sp, #16
 800ac84:	af00      	add	r7, sp, #0
 800ac86:	4603      	mov	r3, r0
 800ac88:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800ac8a:	79fb      	ldrb	r3, [r7, #7]
 800ac8c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800ac8e:	79fb      	ldrb	r3, [r7, #7]
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d102      	bne.n	800ac9a <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800ac94:	2300      	movs	r3, #0
 800ac96:	73fb      	strb	r3, [r7, #15]
 800ac98:	e001      	b.n	800ac9e <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800ac9a:	2301      	movs	r3, #1
 800ac9c:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800ac9e:	7bfb      	ldrb	r3, [r7, #15]
 800aca0:	461a      	mov	r2, r3
 800aca2:	2101      	movs	r1, #1
 800aca4:	4803      	ldr	r0, [pc, #12]	@ (800acb4 <MX_DriverVbusFS+0x34>)
 800aca6:	f7f7 fd37 	bl	8002718 <HAL_GPIO_WritePin>
}
 800acaa:	bf00      	nop
 800acac:	3710      	adds	r7, #16
 800acae:	46bd      	mov	sp, r7
 800acb0:	bd80      	pop	{r7, pc}
 800acb2:	bf00      	nop
 800acb4:	40020800 	.word	0x40020800

0800acb8 <malloc>:
 800acb8:	4b02      	ldr	r3, [pc, #8]	@ (800acc4 <malloc+0xc>)
 800acba:	4601      	mov	r1, r0
 800acbc:	6818      	ldr	r0, [r3, #0]
 800acbe:	f000 b82d 	b.w	800ad1c <_malloc_r>
 800acc2:	bf00      	nop
 800acc4:	2000004c 	.word	0x2000004c

0800acc8 <free>:
 800acc8:	4b02      	ldr	r3, [pc, #8]	@ (800acd4 <free+0xc>)
 800acca:	4601      	mov	r1, r0
 800accc:	6818      	ldr	r0, [r3, #0]
 800acce:	f000 b941 	b.w	800af54 <_free_r>
 800acd2:	bf00      	nop
 800acd4:	2000004c 	.word	0x2000004c

0800acd8 <sbrk_aligned>:
 800acd8:	b570      	push	{r4, r5, r6, lr}
 800acda:	4e0f      	ldr	r6, [pc, #60]	@ (800ad18 <sbrk_aligned+0x40>)
 800acdc:	460c      	mov	r4, r1
 800acde:	6831      	ldr	r1, [r6, #0]
 800ace0:	4605      	mov	r5, r0
 800ace2:	b911      	cbnz	r1, 800acea <sbrk_aligned+0x12>
 800ace4:	f000 f8fa 	bl	800aedc <_sbrk_r>
 800ace8:	6030      	str	r0, [r6, #0]
 800acea:	4621      	mov	r1, r4
 800acec:	4628      	mov	r0, r5
 800acee:	f000 f8f5 	bl	800aedc <_sbrk_r>
 800acf2:	1c43      	adds	r3, r0, #1
 800acf4:	d103      	bne.n	800acfe <sbrk_aligned+0x26>
 800acf6:	f04f 34ff 	mov.w	r4, #4294967295
 800acfa:	4620      	mov	r0, r4
 800acfc:	bd70      	pop	{r4, r5, r6, pc}
 800acfe:	1cc4      	adds	r4, r0, #3
 800ad00:	f024 0403 	bic.w	r4, r4, #3
 800ad04:	42a0      	cmp	r0, r4
 800ad06:	d0f8      	beq.n	800acfa <sbrk_aligned+0x22>
 800ad08:	1a21      	subs	r1, r4, r0
 800ad0a:	4628      	mov	r0, r5
 800ad0c:	f000 f8e6 	bl	800aedc <_sbrk_r>
 800ad10:	3001      	adds	r0, #1
 800ad12:	d1f2      	bne.n	800acfa <sbrk_aligned+0x22>
 800ad14:	e7ef      	b.n	800acf6 <sbrk_aligned+0x1e>
 800ad16:	bf00      	nop
 800ad18:	20000ea4 	.word	0x20000ea4

0800ad1c <_malloc_r>:
 800ad1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad20:	1ccd      	adds	r5, r1, #3
 800ad22:	f025 0503 	bic.w	r5, r5, #3
 800ad26:	3508      	adds	r5, #8
 800ad28:	2d0c      	cmp	r5, #12
 800ad2a:	bf38      	it	cc
 800ad2c:	250c      	movcc	r5, #12
 800ad2e:	2d00      	cmp	r5, #0
 800ad30:	4606      	mov	r6, r0
 800ad32:	db01      	blt.n	800ad38 <_malloc_r+0x1c>
 800ad34:	42a9      	cmp	r1, r5
 800ad36:	d904      	bls.n	800ad42 <_malloc_r+0x26>
 800ad38:	230c      	movs	r3, #12
 800ad3a:	6033      	str	r3, [r6, #0]
 800ad3c:	2000      	movs	r0, #0
 800ad3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad42:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ae18 <_malloc_r+0xfc>
 800ad46:	f000 f869 	bl	800ae1c <__malloc_lock>
 800ad4a:	f8d8 3000 	ldr.w	r3, [r8]
 800ad4e:	461c      	mov	r4, r3
 800ad50:	bb44      	cbnz	r4, 800ada4 <_malloc_r+0x88>
 800ad52:	4629      	mov	r1, r5
 800ad54:	4630      	mov	r0, r6
 800ad56:	f7ff ffbf 	bl	800acd8 <sbrk_aligned>
 800ad5a:	1c43      	adds	r3, r0, #1
 800ad5c:	4604      	mov	r4, r0
 800ad5e:	d158      	bne.n	800ae12 <_malloc_r+0xf6>
 800ad60:	f8d8 4000 	ldr.w	r4, [r8]
 800ad64:	4627      	mov	r7, r4
 800ad66:	2f00      	cmp	r7, #0
 800ad68:	d143      	bne.n	800adf2 <_malloc_r+0xd6>
 800ad6a:	2c00      	cmp	r4, #0
 800ad6c:	d04b      	beq.n	800ae06 <_malloc_r+0xea>
 800ad6e:	6823      	ldr	r3, [r4, #0]
 800ad70:	4639      	mov	r1, r7
 800ad72:	4630      	mov	r0, r6
 800ad74:	eb04 0903 	add.w	r9, r4, r3
 800ad78:	f000 f8b0 	bl	800aedc <_sbrk_r>
 800ad7c:	4581      	cmp	r9, r0
 800ad7e:	d142      	bne.n	800ae06 <_malloc_r+0xea>
 800ad80:	6821      	ldr	r1, [r4, #0]
 800ad82:	1a6d      	subs	r5, r5, r1
 800ad84:	4629      	mov	r1, r5
 800ad86:	4630      	mov	r0, r6
 800ad88:	f7ff ffa6 	bl	800acd8 <sbrk_aligned>
 800ad8c:	3001      	adds	r0, #1
 800ad8e:	d03a      	beq.n	800ae06 <_malloc_r+0xea>
 800ad90:	6823      	ldr	r3, [r4, #0]
 800ad92:	442b      	add	r3, r5
 800ad94:	6023      	str	r3, [r4, #0]
 800ad96:	f8d8 3000 	ldr.w	r3, [r8]
 800ad9a:	685a      	ldr	r2, [r3, #4]
 800ad9c:	bb62      	cbnz	r2, 800adf8 <_malloc_r+0xdc>
 800ad9e:	f8c8 7000 	str.w	r7, [r8]
 800ada2:	e00f      	b.n	800adc4 <_malloc_r+0xa8>
 800ada4:	6822      	ldr	r2, [r4, #0]
 800ada6:	1b52      	subs	r2, r2, r5
 800ada8:	d420      	bmi.n	800adec <_malloc_r+0xd0>
 800adaa:	2a0b      	cmp	r2, #11
 800adac:	d917      	bls.n	800adde <_malloc_r+0xc2>
 800adae:	1961      	adds	r1, r4, r5
 800adb0:	42a3      	cmp	r3, r4
 800adb2:	6025      	str	r5, [r4, #0]
 800adb4:	bf18      	it	ne
 800adb6:	6059      	strne	r1, [r3, #4]
 800adb8:	6863      	ldr	r3, [r4, #4]
 800adba:	bf08      	it	eq
 800adbc:	f8c8 1000 	streq.w	r1, [r8]
 800adc0:	5162      	str	r2, [r4, r5]
 800adc2:	604b      	str	r3, [r1, #4]
 800adc4:	4630      	mov	r0, r6
 800adc6:	f000 f82f 	bl	800ae28 <__malloc_unlock>
 800adca:	f104 000b 	add.w	r0, r4, #11
 800adce:	1d23      	adds	r3, r4, #4
 800add0:	f020 0007 	bic.w	r0, r0, #7
 800add4:	1ac2      	subs	r2, r0, r3
 800add6:	bf1c      	itt	ne
 800add8:	1a1b      	subne	r3, r3, r0
 800adda:	50a3      	strne	r3, [r4, r2]
 800addc:	e7af      	b.n	800ad3e <_malloc_r+0x22>
 800adde:	6862      	ldr	r2, [r4, #4]
 800ade0:	42a3      	cmp	r3, r4
 800ade2:	bf0c      	ite	eq
 800ade4:	f8c8 2000 	streq.w	r2, [r8]
 800ade8:	605a      	strne	r2, [r3, #4]
 800adea:	e7eb      	b.n	800adc4 <_malloc_r+0xa8>
 800adec:	4623      	mov	r3, r4
 800adee:	6864      	ldr	r4, [r4, #4]
 800adf0:	e7ae      	b.n	800ad50 <_malloc_r+0x34>
 800adf2:	463c      	mov	r4, r7
 800adf4:	687f      	ldr	r7, [r7, #4]
 800adf6:	e7b6      	b.n	800ad66 <_malloc_r+0x4a>
 800adf8:	461a      	mov	r2, r3
 800adfa:	685b      	ldr	r3, [r3, #4]
 800adfc:	42a3      	cmp	r3, r4
 800adfe:	d1fb      	bne.n	800adf8 <_malloc_r+0xdc>
 800ae00:	2300      	movs	r3, #0
 800ae02:	6053      	str	r3, [r2, #4]
 800ae04:	e7de      	b.n	800adc4 <_malloc_r+0xa8>
 800ae06:	230c      	movs	r3, #12
 800ae08:	6033      	str	r3, [r6, #0]
 800ae0a:	4630      	mov	r0, r6
 800ae0c:	f000 f80c 	bl	800ae28 <__malloc_unlock>
 800ae10:	e794      	b.n	800ad3c <_malloc_r+0x20>
 800ae12:	6005      	str	r5, [r0, #0]
 800ae14:	e7d6      	b.n	800adc4 <_malloc_r+0xa8>
 800ae16:	bf00      	nop
 800ae18:	20000ea8 	.word	0x20000ea8

0800ae1c <__malloc_lock>:
 800ae1c:	4801      	ldr	r0, [pc, #4]	@ (800ae24 <__malloc_lock+0x8>)
 800ae1e:	f000 b897 	b.w	800af50 <__retarget_lock_acquire_recursive>
 800ae22:	bf00      	nop
 800ae24:	20000fe8 	.word	0x20000fe8

0800ae28 <__malloc_unlock>:
 800ae28:	4801      	ldr	r0, [pc, #4]	@ (800ae30 <__malloc_unlock+0x8>)
 800ae2a:	f000 b892 	b.w	800af52 <__retarget_lock_release_recursive>
 800ae2e:	bf00      	nop
 800ae30:	20000fe8 	.word	0x20000fe8

0800ae34 <sniprintf>:
 800ae34:	b40c      	push	{r2, r3}
 800ae36:	b530      	push	{r4, r5, lr}
 800ae38:	4b18      	ldr	r3, [pc, #96]	@ (800ae9c <sniprintf+0x68>)
 800ae3a:	1e0c      	subs	r4, r1, #0
 800ae3c:	681d      	ldr	r5, [r3, #0]
 800ae3e:	b09d      	sub	sp, #116	@ 0x74
 800ae40:	da08      	bge.n	800ae54 <sniprintf+0x20>
 800ae42:	238b      	movs	r3, #139	@ 0x8b
 800ae44:	602b      	str	r3, [r5, #0]
 800ae46:	f04f 30ff 	mov.w	r0, #4294967295
 800ae4a:	b01d      	add	sp, #116	@ 0x74
 800ae4c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ae50:	b002      	add	sp, #8
 800ae52:	4770      	bx	lr
 800ae54:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ae58:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ae5c:	f04f 0300 	mov.w	r3, #0
 800ae60:	931b      	str	r3, [sp, #108]	@ 0x6c
 800ae62:	bf14      	ite	ne
 800ae64:	f104 33ff 	addne.w	r3, r4, #4294967295
 800ae68:	4623      	moveq	r3, r4
 800ae6a:	9304      	str	r3, [sp, #16]
 800ae6c:	9307      	str	r3, [sp, #28]
 800ae6e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ae72:	9002      	str	r0, [sp, #8]
 800ae74:	9006      	str	r0, [sp, #24]
 800ae76:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ae7a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800ae7c:	ab21      	add	r3, sp, #132	@ 0x84
 800ae7e:	a902      	add	r1, sp, #8
 800ae80:	4628      	mov	r0, r5
 800ae82:	9301      	str	r3, [sp, #4]
 800ae84:	f000 f90c 	bl	800b0a0 <_svfiprintf_r>
 800ae88:	1c43      	adds	r3, r0, #1
 800ae8a:	bfbc      	itt	lt
 800ae8c:	238b      	movlt	r3, #139	@ 0x8b
 800ae8e:	602b      	strlt	r3, [r5, #0]
 800ae90:	2c00      	cmp	r4, #0
 800ae92:	d0da      	beq.n	800ae4a <sniprintf+0x16>
 800ae94:	9b02      	ldr	r3, [sp, #8]
 800ae96:	2200      	movs	r2, #0
 800ae98:	701a      	strb	r2, [r3, #0]
 800ae9a:	e7d6      	b.n	800ae4a <sniprintf+0x16>
 800ae9c:	2000004c 	.word	0x2000004c

0800aea0 <memset>:
 800aea0:	4402      	add	r2, r0
 800aea2:	4603      	mov	r3, r0
 800aea4:	4293      	cmp	r3, r2
 800aea6:	d100      	bne.n	800aeaa <memset+0xa>
 800aea8:	4770      	bx	lr
 800aeaa:	f803 1b01 	strb.w	r1, [r3], #1
 800aeae:	e7f9      	b.n	800aea4 <memset+0x4>

0800aeb0 <strstr>:
 800aeb0:	780a      	ldrb	r2, [r1, #0]
 800aeb2:	b570      	push	{r4, r5, r6, lr}
 800aeb4:	b96a      	cbnz	r2, 800aed2 <strstr+0x22>
 800aeb6:	bd70      	pop	{r4, r5, r6, pc}
 800aeb8:	429a      	cmp	r2, r3
 800aeba:	d109      	bne.n	800aed0 <strstr+0x20>
 800aebc:	460c      	mov	r4, r1
 800aebe:	4605      	mov	r5, r0
 800aec0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d0f6      	beq.n	800aeb6 <strstr+0x6>
 800aec8:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800aecc:	429e      	cmp	r6, r3
 800aece:	d0f7      	beq.n	800aec0 <strstr+0x10>
 800aed0:	3001      	adds	r0, #1
 800aed2:	7803      	ldrb	r3, [r0, #0]
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d1ef      	bne.n	800aeb8 <strstr+0x8>
 800aed8:	4618      	mov	r0, r3
 800aeda:	e7ec      	b.n	800aeb6 <strstr+0x6>

0800aedc <_sbrk_r>:
 800aedc:	b538      	push	{r3, r4, r5, lr}
 800aede:	4d06      	ldr	r5, [pc, #24]	@ (800aef8 <_sbrk_r+0x1c>)
 800aee0:	2300      	movs	r3, #0
 800aee2:	4604      	mov	r4, r0
 800aee4:	4608      	mov	r0, r1
 800aee6:	602b      	str	r3, [r5, #0]
 800aee8:	f7f6 fa82 	bl	80013f0 <_sbrk>
 800aeec:	1c43      	adds	r3, r0, #1
 800aeee:	d102      	bne.n	800aef6 <_sbrk_r+0x1a>
 800aef0:	682b      	ldr	r3, [r5, #0]
 800aef2:	b103      	cbz	r3, 800aef6 <_sbrk_r+0x1a>
 800aef4:	6023      	str	r3, [r4, #0]
 800aef6:	bd38      	pop	{r3, r4, r5, pc}
 800aef8:	20000fe4 	.word	0x20000fe4

0800aefc <__errno>:
 800aefc:	4b01      	ldr	r3, [pc, #4]	@ (800af04 <__errno+0x8>)
 800aefe:	6818      	ldr	r0, [r3, #0]
 800af00:	4770      	bx	lr
 800af02:	bf00      	nop
 800af04:	2000004c 	.word	0x2000004c

0800af08 <__libc_init_array>:
 800af08:	b570      	push	{r4, r5, r6, lr}
 800af0a:	4d0d      	ldr	r5, [pc, #52]	@ (800af40 <__libc_init_array+0x38>)
 800af0c:	4c0d      	ldr	r4, [pc, #52]	@ (800af44 <__libc_init_array+0x3c>)
 800af0e:	1b64      	subs	r4, r4, r5
 800af10:	10a4      	asrs	r4, r4, #2
 800af12:	2600      	movs	r6, #0
 800af14:	42a6      	cmp	r6, r4
 800af16:	d109      	bne.n	800af2c <__libc_init_array+0x24>
 800af18:	4d0b      	ldr	r5, [pc, #44]	@ (800af48 <__libc_init_array+0x40>)
 800af1a:	4c0c      	ldr	r4, [pc, #48]	@ (800af4c <__libc_init_array+0x44>)
 800af1c:	f000 fba6 	bl	800b66c <_init>
 800af20:	1b64      	subs	r4, r4, r5
 800af22:	10a4      	asrs	r4, r4, #2
 800af24:	2600      	movs	r6, #0
 800af26:	42a6      	cmp	r6, r4
 800af28:	d105      	bne.n	800af36 <__libc_init_array+0x2e>
 800af2a:	bd70      	pop	{r4, r5, r6, pc}
 800af2c:	f855 3b04 	ldr.w	r3, [r5], #4
 800af30:	4798      	blx	r3
 800af32:	3601      	adds	r6, #1
 800af34:	e7ee      	b.n	800af14 <__libc_init_array+0xc>
 800af36:	f855 3b04 	ldr.w	r3, [r5], #4
 800af3a:	4798      	blx	r3
 800af3c:	3601      	adds	r6, #1
 800af3e:	e7f2      	b.n	800af26 <__libc_init_array+0x1e>
 800af40:	0800b788 	.word	0x0800b788
 800af44:	0800b788 	.word	0x0800b788
 800af48:	0800b788 	.word	0x0800b788
 800af4c:	0800b78c 	.word	0x0800b78c

0800af50 <__retarget_lock_acquire_recursive>:
 800af50:	4770      	bx	lr

0800af52 <__retarget_lock_release_recursive>:
 800af52:	4770      	bx	lr

0800af54 <_free_r>:
 800af54:	b538      	push	{r3, r4, r5, lr}
 800af56:	4605      	mov	r5, r0
 800af58:	2900      	cmp	r1, #0
 800af5a:	d041      	beq.n	800afe0 <_free_r+0x8c>
 800af5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800af60:	1f0c      	subs	r4, r1, #4
 800af62:	2b00      	cmp	r3, #0
 800af64:	bfb8      	it	lt
 800af66:	18e4      	addlt	r4, r4, r3
 800af68:	f7ff ff58 	bl	800ae1c <__malloc_lock>
 800af6c:	4a1d      	ldr	r2, [pc, #116]	@ (800afe4 <_free_r+0x90>)
 800af6e:	6813      	ldr	r3, [r2, #0]
 800af70:	b933      	cbnz	r3, 800af80 <_free_r+0x2c>
 800af72:	6063      	str	r3, [r4, #4]
 800af74:	6014      	str	r4, [r2, #0]
 800af76:	4628      	mov	r0, r5
 800af78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800af7c:	f7ff bf54 	b.w	800ae28 <__malloc_unlock>
 800af80:	42a3      	cmp	r3, r4
 800af82:	d908      	bls.n	800af96 <_free_r+0x42>
 800af84:	6820      	ldr	r0, [r4, #0]
 800af86:	1821      	adds	r1, r4, r0
 800af88:	428b      	cmp	r3, r1
 800af8a:	bf01      	itttt	eq
 800af8c:	6819      	ldreq	r1, [r3, #0]
 800af8e:	685b      	ldreq	r3, [r3, #4]
 800af90:	1809      	addeq	r1, r1, r0
 800af92:	6021      	streq	r1, [r4, #0]
 800af94:	e7ed      	b.n	800af72 <_free_r+0x1e>
 800af96:	461a      	mov	r2, r3
 800af98:	685b      	ldr	r3, [r3, #4]
 800af9a:	b10b      	cbz	r3, 800afa0 <_free_r+0x4c>
 800af9c:	42a3      	cmp	r3, r4
 800af9e:	d9fa      	bls.n	800af96 <_free_r+0x42>
 800afa0:	6811      	ldr	r1, [r2, #0]
 800afa2:	1850      	adds	r0, r2, r1
 800afa4:	42a0      	cmp	r0, r4
 800afa6:	d10b      	bne.n	800afc0 <_free_r+0x6c>
 800afa8:	6820      	ldr	r0, [r4, #0]
 800afaa:	4401      	add	r1, r0
 800afac:	1850      	adds	r0, r2, r1
 800afae:	4283      	cmp	r3, r0
 800afb0:	6011      	str	r1, [r2, #0]
 800afb2:	d1e0      	bne.n	800af76 <_free_r+0x22>
 800afb4:	6818      	ldr	r0, [r3, #0]
 800afb6:	685b      	ldr	r3, [r3, #4]
 800afb8:	6053      	str	r3, [r2, #4]
 800afba:	4408      	add	r0, r1
 800afbc:	6010      	str	r0, [r2, #0]
 800afbe:	e7da      	b.n	800af76 <_free_r+0x22>
 800afc0:	d902      	bls.n	800afc8 <_free_r+0x74>
 800afc2:	230c      	movs	r3, #12
 800afc4:	602b      	str	r3, [r5, #0]
 800afc6:	e7d6      	b.n	800af76 <_free_r+0x22>
 800afc8:	6820      	ldr	r0, [r4, #0]
 800afca:	1821      	adds	r1, r4, r0
 800afcc:	428b      	cmp	r3, r1
 800afce:	bf04      	itt	eq
 800afd0:	6819      	ldreq	r1, [r3, #0]
 800afd2:	685b      	ldreq	r3, [r3, #4]
 800afd4:	6063      	str	r3, [r4, #4]
 800afd6:	bf04      	itt	eq
 800afd8:	1809      	addeq	r1, r1, r0
 800afda:	6021      	streq	r1, [r4, #0]
 800afdc:	6054      	str	r4, [r2, #4]
 800afde:	e7ca      	b.n	800af76 <_free_r+0x22>
 800afe0:	bd38      	pop	{r3, r4, r5, pc}
 800afe2:	bf00      	nop
 800afe4:	20000ea8 	.word	0x20000ea8

0800afe8 <__ssputs_r>:
 800afe8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800afec:	688e      	ldr	r6, [r1, #8]
 800afee:	461f      	mov	r7, r3
 800aff0:	42be      	cmp	r6, r7
 800aff2:	680b      	ldr	r3, [r1, #0]
 800aff4:	4682      	mov	sl, r0
 800aff6:	460c      	mov	r4, r1
 800aff8:	4690      	mov	r8, r2
 800affa:	d82d      	bhi.n	800b058 <__ssputs_r+0x70>
 800affc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b000:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b004:	d026      	beq.n	800b054 <__ssputs_r+0x6c>
 800b006:	6965      	ldr	r5, [r4, #20]
 800b008:	6909      	ldr	r1, [r1, #16]
 800b00a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b00e:	eba3 0901 	sub.w	r9, r3, r1
 800b012:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b016:	1c7b      	adds	r3, r7, #1
 800b018:	444b      	add	r3, r9
 800b01a:	106d      	asrs	r5, r5, #1
 800b01c:	429d      	cmp	r5, r3
 800b01e:	bf38      	it	cc
 800b020:	461d      	movcc	r5, r3
 800b022:	0553      	lsls	r3, r2, #21
 800b024:	d527      	bpl.n	800b076 <__ssputs_r+0x8e>
 800b026:	4629      	mov	r1, r5
 800b028:	f7ff fe78 	bl	800ad1c <_malloc_r>
 800b02c:	4606      	mov	r6, r0
 800b02e:	b360      	cbz	r0, 800b08a <__ssputs_r+0xa2>
 800b030:	6921      	ldr	r1, [r4, #16]
 800b032:	464a      	mov	r2, r9
 800b034:	f000 fad6 	bl	800b5e4 <memcpy>
 800b038:	89a3      	ldrh	r3, [r4, #12]
 800b03a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b03e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b042:	81a3      	strh	r3, [r4, #12]
 800b044:	6126      	str	r6, [r4, #16]
 800b046:	6165      	str	r5, [r4, #20]
 800b048:	444e      	add	r6, r9
 800b04a:	eba5 0509 	sub.w	r5, r5, r9
 800b04e:	6026      	str	r6, [r4, #0]
 800b050:	60a5      	str	r5, [r4, #8]
 800b052:	463e      	mov	r6, r7
 800b054:	42be      	cmp	r6, r7
 800b056:	d900      	bls.n	800b05a <__ssputs_r+0x72>
 800b058:	463e      	mov	r6, r7
 800b05a:	6820      	ldr	r0, [r4, #0]
 800b05c:	4632      	mov	r2, r6
 800b05e:	4641      	mov	r1, r8
 800b060:	f000 faa6 	bl	800b5b0 <memmove>
 800b064:	68a3      	ldr	r3, [r4, #8]
 800b066:	1b9b      	subs	r3, r3, r6
 800b068:	60a3      	str	r3, [r4, #8]
 800b06a:	6823      	ldr	r3, [r4, #0]
 800b06c:	4433      	add	r3, r6
 800b06e:	6023      	str	r3, [r4, #0]
 800b070:	2000      	movs	r0, #0
 800b072:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b076:	462a      	mov	r2, r5
 800b078:	f000 fac2 	bl	800b600 <_realloc_r>
 800b07c:	4606      	mov	r6, r0
 800b07e:	2800      	cmp	r0, #0
 800b080:	d1e0      	bne.n	800b044 <__ssputs_r+0x5c>
 800b082:	6921      	ldr	r1, [r4, #16]
 800b084:	4650      	mov	r0, sl
 800b086:	f7ff ff65 	bl	800af54 <_free_r>
 800b08a:	230c      	movs	r3, #12
 800b08c:	f8ca 3000 	str.w	r3, [sl]
 800b090:	89a3      	ldrh	r3, [r4, #12]
 800b092:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b096:	81a3      	strh	r3, [r4, #12]
 800b098:	f04f 30ff 	mov.w	r0, #4294967295
 800b09c:	e7e9      	b.n	800b072 <__ssputs_r+0x8a>
	...

0800b0a0 <_svfiprintf_r>:
 800b0a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0a4:	4698      	mov	r8, r3
 800b0a6:	898b      	ldrh	r3, [r1, #12]
 800b0a8:	061b      	lsls	r3, r3, #24
 800b0aa:	b09d      	sub	sp, #116	@ 0x74
 800b0ac:	4607      	mov	r7, r0
 800b0ae:	460d      	mov	r5, r1
 800b0b0:	4614      	mov	r4, r2
 800b0b2:	d510      	bpl.n	800b0d6 <_svfiprintf_r+0x36>
 800b0b4:	690b      	ldr	r3, [r1, #16]
 800b0b6:	b973      	cbnz	r3, 800b0d6 <_svfiprintf_r+0x36>
 800b0b8:	2140      	movs	r1, #64	@ 0x40
 800b0ba:	f7ff fe2f 	bl	800ad1c <_malloc_r>
 800b0be:	6028      	str	r0, [r5, #0]
 800b0c0:	6128      	str	r0, [r5, #16]
 800b0c2:	b930      	cbnz	r0, 800b0d2 <_svfiprintf_r+0x32>
 800b0c4:	230c      	movs	r3, #12
 800b0c6:	603b      	str	r3, [r7, #0]
 800b0c8:	f04f 30ff 	mov.w	r0, #4294967295
 800b0cc:	b01d      	add	sp, #116	@ 0x74
 800b0ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0d2:	2340      	movs	r3, #64	@ 0x40
 800b0d4:	616b      	str	r3, [r5, #20]
 800b0d6:	2300      	movs	r3, #0
 800b0d8:	9309      	str	r3, [sp, #36]	@ 0x24
 800b0da:	2320      	movs	r3, #32
 800b0dc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b0e0:	f8cd 800c 	str.w	r8, [sp, #12]
 800b0e4:	2330      	movs	r3, #48	@ 0x30
 800b0e6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b284 <_svfiprintf_r+0x1e4>
 800b0ea:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b0ee:	f04f 0901 	mov.w	r9, #1
 800b0f2:	4623      	mov	r3, r4
 800b0f4:	469a      	mov	sl, r3
 800b0f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b0fa:	b10a      	cbz	r2, 800b100 <_svfiprintf_r+0x60>
 800b0fc:	2a25      	cmp	r2, #37	@ 0x25
 800b0fe:	d1f9      	bne.n	800b0f4 <_svfiprintf_r+0x54>
 800b100:	ebba 0b04 	subs.w	fp, sl, r4
 800b104:	d00b      	beq.n	800b11e <_svfiprintf_r+0x7e>
 800b106:	465b      	mov	r3, fp
 800b108:	4622      	mov	r2, r4
 800b10a:	4629      	mov	r1, r5
 800b10c:	4638      	mov	r0, r7
 800b10e:	f7ff ff6b 	bl	800afe8 <__ssputs_r>
 800b112:	3001      	adds	r0, #1
 800b114:	f000 80a7 	beq.w	800b266 <_svfiprintf_r+0x1c6>
 800b118:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b11a:	445a      	add	r2, fp
 800b11c:	9209      	str	r2, [sp, #36]	@ 0x24
 800b11e:	f89a 3000 	ldrb.w	r3, [sl]
 800b122:	2b00      	cmp	r3, #0
 800b124:	f000 809f 	beq.w	800b266 <_svfiprintf_r+0x1c6>
 800b128:	2300      	movs	r3, #0
 800b12a:	f04f 32ff 	mov.w	r2, #4294967295
 800b12e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b132:	f10a 0a01 	add.w	sl, sl, #1
 800b136:	9304      	str	r3, [sp, #16]
 800b138:	9307      	str	r3, [sp, #28]
 800b13a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b13e:	931a      	str	r3, [sp, #104]	@ 0x68
 800b140:	4654      	mov	r4, sl
 800b142:	2205      	movs	r2, #5
 800b144:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b148:	484e      	ldr	r0, [pc, #312]	@ (800b284 <_svfiprintf_r+0x1e4>)
 800b14a:	f7f5 f849 	bl	80001e0 <memchr>
 800b14e:	9a04      	ldr	r2, [sp, #16]
 800b150:	b9d8      	cbnz	r0, 800b18a <_svfiprintf_r+0xea>
 800b152:	06d0      	lsls	r0, r2, #27
 800b154:	bf44      	itt	mi
 800b156:	2320      	movmi	r3, #32
 800b158:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b15c:	0711      	lsls	r1, r2, #28
 800b15e:	bf44      	itt	mi
 800b160:	232b      	movmi	r3, #43	@ 0x2b
 800b162:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b166:	f89a 3000 	ldrb.w	r3, [sl]
 800b16a:	2b2a      	cmp	r3, #42	@ 0x2a
 800b16c:	d015      	beq.n	800b19a <_svfiprintf_r+0xfa>
 800b16e:	9a07      	ldr	r2, [sp, #28]
 800b170:	4654      	mov	r4, sl
 800b172:	2000      	movs	r0, #0
 800b174:	f04f 0c0a 	mov.w	ip, #10
 800b178:	4621      	mov	r1, r4
 800b17a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b17e:	3b30      	subs	r3, #48	@ 0x30
 800b180:	2b09      	cmp	r3, #9
 800b182:	d94b      	bls.n	800b21c <_svfiprintf_r+0x17c>
 800b184:	b1b0      	cbz	r0, 800b1b4 <_svfiprintf_r+0x114>
 800b186:	9207      	str	r2, [sp, #28]
 800b188:	e014      	b.n	800b1b4 <_svfiprintf_r+0x114>
 800b18a:	eba0 0308 	sub.w	r3, r0, r8
 800b18e:	fa09 f303 	lsl.w	r3, r9, r3
 800b192:	4313      	orrs	r3, r2
 800b194:	9304      	str	r3, [sp, #16]
 800b196:	46a2      	mov	sl, r4
 800b198:	e7d2      	b.n	800b140 <_svfiprintf_r+0xa0>
 800b19a:	9b03      	ldr	r3, [sp, #12]
 800b19c:	1d19      	adds	r1, r3, #4
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	9103      	str	r1, [sp, #12]
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	bfbb      	ittet	lt
 800b1a6:	425b      	neglt	r3, r3
 800b1a8:	f042 0202 	orrlt.w	r2, r2, #2
 800b1ac:	9307      	strge	r3, [sp, #28]
 800b1ae:	9307      	strlt	r3, [sp, #28]
 800b1b0:	bfb8      	it	lt
 800b1b2:	9204      	strlt	r2, [sp, #16]
 800b1b4:	7823      	ldrb	r3, [r4, #0]
 800b1b6:	2b2e      	cmp	r3, #46	@ 0x2e
 800b1b8:	d10a      	bne.n	800b1d0 <_svfiprintf_r+0x130>
 800b1ba:	7863      	ldrb	r3, [r4, #1]
 800b1bc:	2b2a      	cmp	r3, #42	@ 0x2a
 800b1be:	d132      	bne.n	800b226 <_svfiprintf_r+0x186>
 800b1c0:	9b03      	ldr	r3, [sp, #12]
 800b1c2:	1d1a      	adds	r2, r3, #4
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	9203      	str	r2, [sp, #12]
 800b1c8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b1cc:	3402      	adds	r4, #2
 800b1ce:	9305      	str	r3, [sp, #20]
 800b1d0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b294 <_svfiprintf_r+0x1f4>
 800b1d4:	7821      	ldrb	r1, [r4, #0]
 800b1d6:	2203      	movs	r2, #3
 800b1d8:	4650      	mov	r0, sl
 800b1da:	f7f5 f801 	bl	80001e0 <memchr>
 800b1de:	b138      	cbz	r0, 800b1f0 <_svfiprintf_r+0x150>
 800b1e0:	9b04      	ldr	r3, [sp, #16]
 800b1e2:	eba0 000a 	sub.w	r0, r0, sl
 800b1e6:	2240      	movs	r2, #64	@ 0x40
 800b1e8:	4082      	lsls	r2, r0
 800b1ea:	4313      	orrs	r3, r2
 800b1ec:	3401      	adds	r4, #1
 800b1ee:	9304      	str	r3, [sp, #16]
 800b1f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1f4:	4824      	ldr	r0, [pc, #144]	@ (800b288 <_svfiprintf_r+0x1e8>)
 800b1f6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b1fa:	2206      	movs	r2, #6
 800b1fc:	f7f4 fff0 	bl	80001e0 <memchr>
 800b200:	2800      	cmp	r0, #0
 800b202:	d036      	beq.n	800b272 <_svfiprintf_r+0x1d2>
 800b204:	4b21      	ldr	r3, [pc, #132]	@ (800b28c <_svfiprintf_r+0x1ec>)
 800b206:	bb1b      	cbnz	r3, 800b250 <_svfiprintf_r+0x1b0>
 800b208:	9b03      	ldr	r3, [sp, #12]
 800b20a:	3307      	adds	r3, #7
 800b20c:	f023 0307 	bic.w	r3, r3, #7
 800b210:	3308      	adds	r3, #8
 800b212:	9303      	str	r3, [sp, #12]
 800b214:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b216:	4433      	add	r3, r6
 800b218:	9309      	str	r3, [sp, #36]	@ 0x24
 800b21a:	e76a      	b.n	800b0f2 <_svfiprintf_r+0x52>
 800b21c:	fb0c 3202 	mla	r2, ip, r2, r3
 800b220:	460c      	mov	r4, r1
 800b222:	2001      	movs	r0, #1
 800b224:	e7a8      	b.n	800b178 <_svfiprintf_r+0xd8>
 800b226:	2300      	movs	r3, #0
 800b228:	3401      	adds	r4, #1
 800b22a:	9305      	str	r3, [sp, #20]
 800b22c:	4619      	mov	r1, r3
 800b22e:	f04f 0c0a 	mov.w	ip, #10
 800b232:	4620      	mov	r0, r4
 800b234:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b238:	3a30      	subs	r2, #48	@ 0x30
 800b23a:	2a09      	cmp	r2, #9
 800b23c:	d903      	bls.n	800b246 <_svfiprintf_r+0x1a6>
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d0c6      	beq.n	800b1d0 <_svfiprintf_r+0x130>
 800b242:	9105      	str	r1, [sp, #20]
 800b244:	e7c4      	b.n	800b1d0 <_svfiprintf_r+0x130>
 800b246:	fb0c 2101 	mla	r1, ip, r1, r2
 800b24a:	4604      	mov	r4, r0
 800b24c:	2301      	movs	r3, #1
 800b24e:	e7f0      	b.n	800b232 <_svfiprintf_r+0x192>
 800b250:	ab03      	add	r3, sp, #12
 800b252:	9300      	str	r3, [sp, #0]
 800b254:	462a      	mov	r2, r5
 800b256:	4b0e      	ldr	r3, [pc, #56]	@ (800b290 <_svfiprintf_r+0x1f0>)
 800b258:	a904      	add	r1, sp, #16
 800b25a:	4638      	mov	r0, r7
 800b25c:	f3af 8000 	nop.w
 800b260:	1c42      	adds	r2, r0, #1
 800b262:	4606      	mov	r6, r0
 800b264:	d1d6      	bne.n	800b214 <_svfiprintf_r+0x174>
 800b266:	89ab      	ldrh	r3, [r5, #12]
 800b268:	065b      	lsls	r3, r3, #25
 800b26a:	f53f af2d 	bmi.w	800b0c8 <_svfiprintf_r+0x28>
 800b26e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b270:	e72c      	b.n	800b0cc <_svfiprintf_r+0x2c>
 800b272:	ab03      	add	r3, sp, #12
 800b274:	9300      	str	r3, [sp, #0]
 800b276:	462a      	mov	r2, r5
 800b278:	4b05      	ldr	r3, [pc, #20]	@ (800b290 <_svfiprintf_r+0x1f0>)
 800b27a:	a904      	add	r1, sp, #16
 800b27c:	4638      	mov	r0, r7
 800b27e:	f000 f879 	bl	800b374 <_printf_i>
 800b282:	e7ed      	b.n	800b260 <_svfiprintf_r+0x1c0>
 800b284:	0800b74c 	.word	0x0800b74c
 800b288:	0800b756 	.word	0x0800b756
 800b28c:	00000000 	.word	0x00000000
 800b290:	0800afe9 	.word	0x0800afe9
 800b294:	0800b752 	.word	0x0800b752

0800b298 <_printf_common>:
 800b298:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b29c:	4616      	mov	r6, r2
 800b29e:	4698      	mov	r8, r3
 800b2a0:	688a      	ldr	r2, [r1, #8]
 800b2a2:	690b      	ldr	r3, [r1, #16]
 800b2a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b2a8:	4293      	cmp	r3, r2
 800b2aa:	bfb8      	it	lt
 800b2ac:	4613      	movlt	r3, r2
 800b2ae:	6033      	str	r3, [r6, #0]
 800b2b0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b2b4:	4607      	mov	r7, r0
 800b2b6:	460c      	mov	r4, r1
 800b2b8:	b10a      	cbz	r2, 800b2be <_printf_common+0x26>
 800b2ba:	3301      	adds	r3, #1
 800b2bc:	6033      	str	r3, [r6, #0]
 800b2be:	6823      	ldr	r3, [r4, #0]
 800b2c0:	0699      	lsls	r1, r3, #26
 800b2c2:	bf42      	ittt	mi
 800b2c4:	6833      	ldrmi	r3, [r6, #0]
 800b2c6:	3302      	addmi	r3, #2
 800b2c8:	6033      	strmi	r3, [r6, #0]
 800b2ca:	6825      	ldr	r5, [r4, #0]
 800b2cc:	f015 0506 	ands.w	r5, r5, #6
 800b2d0:	d106      	bne.n	800b2e0 <_printf_common+0x48>
 800b2d2:	f104 0a19 	add.w	sl, r4, #25
 800b2d6:	68e3      	ldr	r3, [r4, #12]
 800b2d8:	6832      	ldr	r2, [r6, #0]
 800b2da:	1a9b      	subs	r3, r3, r2
 800b2dc:	42ab      	cmp	r3, r5
 800b2de:	dc26      	bgt.n	800b32e <_printf_common+0x96>
 800b2e0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b2e4:	6822      	ldr	r2, [r4, #0]
 800b2e6:	3b00      	subs	r3, #0
 800b2e8:	bf18      	it	ne
 800b2ea:	2301      	movne	r3, #1
 800b2ec:	0692      	lsls	r2, r2, #26
 800b2ee:	d42b      	bmi.n	800b348 <_printf_common+0xb0>
 800b2f0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b2f4:	4641      	mov	r1, r8
 800b2f6:	4638      	mov	r0, r7
 800b2f8:	47c8      	blx	r9
 800b2fa:	3001      	adds	r0, #1
 800b2fc:	d01e      	beq.n	800b33c <_printf_common+0xa4>
 800b2fe:	6823      	ldr	r3, [r4, #0]
 800b300:	6922      	ldr	r2, [r4, #16]
 800b302:	f003 0306 	and.w	r3, r3, #6
 800b306:	2b04      	cmp	r3, #4
 800b308:	bf02      	ittt	eq
 800b30a:	68e5      	ldreq	r5, [r4, #12]
 800b30c:	6833      	ldreq	r3, [r6, #0]
 800b30e:	1aed      	subeq	r5, r5, r3
 800b310:	68a3      	ldr	r3, [r4, #8]
 800b312:	bf0c      	ite	eq
 800b314:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b318:	2500      	movne	r5, #0
 800b31a:	4293      	cmp	r3, r2
 800b31c:	bfc4      	itt	gt
 800b31e:	1a9b      	subgt	r3, r3, r2
 800b320:	18ed      	addgt	r5, r5, r3
 800b322:	2600      	movs	r6, #0
 800b324:	341a      	adds	r4, #26
 800b326:	42b5      	cmp	r5, r6
 800b328:	d11a      	bne.n	800b360 <_printf_common+0xc8>
 800b32a:	2000      	movs	r0, #0
 800b32c:	e008      	b.n	800b340 <_printf_common+0xa8>
 800b32e:	2301      	movs	r3, #1
 800b330:	4652      	mov	r2, sl
 800b332:	4641      	mov	r1, r8
 800b334:	4638      	mov	r0, r7
 800b336:	47c8      	blx	r9
 800b338:	3001      	adds	r0, #1
 800b33a:	d103      	bne.n	800b344 <_printf_common+0xac>
 800b33c:	f04f 30ff 	mov.w	r0, #4294967295
 800b340:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b344:	3501      	adds	r5, #1
 800b346:	e7c6      	b.n	800b2d6 <_printf_common+0x3e>
 800b348:	18e1      	adds	r1, r4, r3
 800b34a:	1c5a      	adds	r2, r3, #1
 800b34c:	2030      	movs	r0, #48	@ 0x30
 800b34e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b352:	4422      	add	r2, r4
 800b354:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b358:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b35c:	3302      	adds	r3, #2
 800b35e:	e7c7      	b.n	800b2f0 <_printf_common+0x58>
 800b360:	2301      	movs	r3, #1
 800b362:	4622      	mov	r2, r4
 800b364:	4641      	mov	r1, r8
 800b366:	4638      	mov	r0, r7
 800b368:	47c8      	blx	r9
 800b36a:	3001      	adds	r0, #1
 800b36c:	d0e6      	beq.n	800b33c <_printf_common+0xa4>
 800b36e:	3601      	adds	r6, #1
 800b370:	e7d9      	b.n	800b326 <_printf_common+0x8e>
	...

0800b374 <_printf_i>:
 800b374:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b378:	7e0f      	ldrb	r7, [r1, #24]
 800b37a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b37c:	2f78      	cmp	r7, #120	@ 0x78
 800b37e:	4691      	mov	r9, r2
 800b380:	4680      	mov	r8, r0
 800b382:	460c      	mov	r4, r1
 800b384:	469a      	mov	sl, r3
 800b386:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b38a:	d807      	bhi.n	800b39c <_printf_i+0x28>
 800b38c:	2f62      	cmp	r7, #98	@ 0x62
 800b38e:	d80a      	bhi.n	800b3a6 <_printf_i+0x32>
 800b390:	2f00      	cmp	r7, #0
 800b392:	f000 80d1 	beq.w	800b538 <_printf_i+0x1c4>
 800b396:	2f58      	cmp	r7, #88	@ 0x58
 800b398:	f000 80b8 	beq.w	800b50c <_printf_i+0x198>
 800b39c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b3a0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b3a4:	e03a      	b.n	800b41c <_printf_i+0xa8>
 800b3a6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b3aa:	2b15      	cmp	r3, #21
 800b3ac:	d8f6      	bhi.n	800b39c <_printf_i+0x28>
 800b3ae:	a101      	add	r1, pc, #4	@ (adr r1, 800b3b4 <_printf_i+0x40>)
 800b3b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b3b4:	0800b40d 	.word	0x0800b40d
 800b3b8:	0800b421 	.word	0x0800b421
 800b3bc:	0800b39d 	.word	0x0800b39d
 800b3c0:	0800b39d 	.word	0x0800b39d
 800b3c4:	0800b39d 	.word	0x0800b39d
 800b3c8:	0800b39d 	.word	0x0800b39d
 800b3cc:	0800b421 	.word	0x0800b421
 800b3d0:	0800b39d 	.word	0x0800b39d
 800b3d4:	0800b39d 	.word	0x0800b39d
 800b3d8:	0800b39d 	.word	0x0800b39d
 800b3dc:	0800b39d 	.word	0x0800b39d
 800b3e0:	0800b51f 	.word	0x0800b51f
 800b3e4:	0800b44b 	.word	0x0800b44b
 800b3e8:	0800b4d9 	.word	0x0800b4d9
 800b3ec:	0800b39d 	.word	0x0800b39d
 800b3f0:	0800b39d 	.word	0x0800b39d
 800b3f4:	0800b541 	.word	0x0800b541
 800b3f8:	0800b39d 	.word	0x0800b39d
 800b3fc:	0800b44b 	.word	0x0800b44b
 800b400:	0800b39d 	.word	0x0800b39d
 800b404:	0800b39d 	.word	0x0800b39d
 800b408:	0800b4e1 	.word	0x0800b4e1
 800b40c:	6833      	ldr	r3, [r6, #0]
 800b40e:	1d1a      	adds	r2, r3, #4
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	6032      	str	r2, [r6, #0]
 800b414:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b418:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b41c:	2301      	movs	r3, #1
 800b41e:	e09c      	b.n	800b55a <_printf_i+0x1e6>
 800b420:	6833      	ldr	r3, [r6, #0]
 800b422:	6820      	ldr	r0, [r4, #0]
 800b424:	1d19      	adds	r1, r3, #4
 800b426:	6031      	str	r1, [r6, #0]
 800b428:	0606      	lsls	r6, r0, #24
 800b42a:	d501      	bpl.n	800b430 <_printf_i+0xbc>
 800b42c:	681d      	ldr	r5, [r3, #0]
 800b42e:	e003      	b.n	800b438 <_printf_i+0xc4>
 800b430:	0645      	lsls	r5, r0, #25
 800b432:	d5fb      	bpl.n	800b42c <_printf_i+0xb8>
 800b434:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b438:	2d00      	cmp	r5, #0
 800b43a:	da03      	bge.n	800b444 <_printf_i+0xd0>
 800b43c:	232d      	movs	r3, #45	@ 0x2d
 800b43e:	426d      	negs	r5, r5
 800b440:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b444:	4858      	ldr	r0, [pc, #352]	@ (800b5a8 <_printf_i+0x234>)
 800b446:	230a      	movs	r3, #10
 800b448:	e011      	b.n	800b46e <_printf_i+0xfa>
 800b44a:	6821      	ldr	r1, [r4, #0]
 800b44c:	6833      	ldr	r3, [r6, #0]
 800b44e:	0608      	lsls	r0, r1, #24
 800b450:	f853 5b04 	ldr.w	r5, [r3], #4
 800b454:	d402      	bmi.n	800b45c <_printf_i+0xe8>
 800b456:	0649      	lsls	r1, r1, #25
 800b458:	bf48      	it	mi
 800b45a:	b2ad      	uxthmi	r5, r5
 800b45c:	2f6f      	cmp	r7, #111	@ 0x6f
 800b45e:	4852      	ldr	r0, [pc, #328]	@ (800b5a8 <_printf_i+0x234>)
 800b460:	6033      	str	r3, [r6, #0]
 800b462:	bf14      	ite	ne
 800b464:	230a      	movne	r3, #10
 800b466:	2308      	moveq	r3, #8
 800b468:	2100      	movs	r1, #0
 800b46a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b46e:	6866      	ldr	r6, [r4, #4]
 800b470:	60a6      	str	r6, [r4, #8]
 800b472:	2e00      	cmp	r6, #0
 800b474:	db05      	blt.n	800b482 <_printf_i+0x10e>
 800b476:	6821      	ldr	r1, [r4, #0]
 800b478:	432e      	orrs	r6, r5
 800b47a:	f021 0104 	bic.w	r1, r1, #4
 800b47e:	6021      	str	r1, [r4, #0]
 800b480:	d04b      	beq.n	800b51a <_printf_i+0x1a6>
 800b482:	4616      	mov	r6, r2
 800b484:	fbb5 f1f3 	udiv	r1, r5, r3
 800b488:	fb03 5711 	mls	r7, r3, r1, r5
 800b48c:	5dc7      	ldrb	r7, [r0, r7]
 800b48e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b492:	462f      	mov	r7, r5
 800b494:	42bb      	cmp	r3, r7
 800b496:	460d      	mov	r5, r1
 800b498:	d9f4      	bls.n	800b484 <_printf_i+0x110>
 800b49a:	2b08      	cmp	r3, #8
 800b49c:	d10b      	bne.n	800b4b6 <_printf_i+0x142>
 800b49e:	6823      	ldr	r3, [r4, #0]
 800b4a0:	07df      	lsls	r7, r3, #31
 800b4a2:	d508      	bpl.n	800b4b6 <_printf_i+0x142>
 800b4a4:	6923      	ldr	r3, [r4, #16]
 800b4a6:	6861      	ldr	r1, [r4, #4]
 800b4a8:	4299      	cmp	r1, r3
 800b4aa:	bfde      	ittt	le
 800b4ac:	2330      	movle	r3, #48	@ 0x30
 800b4ae:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b4b2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b4b6:	1b92      	subs	r2, r2, r6
 800b4b8:	6122      	str	r2, [r4, #16]
 800b4ba:	f8cd a000 	str.w	sl, [sp]
 800b4be:	464b      	mov	r3, r9
 800b4c0:	aa03      	add	r2, sp, #12
 800b4c2:	4621      	mov	r1, r4
 800b4c4:	4640      	mov	r0, r8
 800b4c6:	f7ff fee7 	bl	800b298 <_printf_common>
 800b4ca:	3001      	adds	r0, #1
 800b4cc:	d14a      	bne.n	800b564 <_printf_i+0x1f0>
 800b4ce:	f04f 30ff 	mov.w	r0, #4294967295
 800b4d2:	b004      	add	sp, #16
 800b4d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4d8:	6823      	ldr	r3, [r4, #0]
 800b4da:	f043 0320 	orr.w	r3, r3, #32
 800b4de:	6023      	str	r3, [r4, #0]
 800b4e0:	4832      	ldr	r0, [pc, #200]	@ (800b5ac <_printf_i+0x238>)
 800b4e2:	2778      	movs	r7, #120	@ 0x78
 800b4e4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b4e8:	6823      	ldr	r3, [r4, #0]
 800b4ea:	6831      	ldr	r1, [r6, #0]
 800b4ec:	061f      	lsls	r7, r3, #24
 800b4ee:	f851 5b04 	ldr.w	r5, [r1], #4
 800b4f2:	d402      	bmi.n	800b4fa <_printf_i+0x186>
 800b4f4:	065f      	lsls	r7, r3, #25
 800b4f6:	bf48      	it	mi
 800b4f8:	b2ad      	uxthmi	r5, r5
 800b4fa:	6031      	str	r1, [r6, #0]
 800b4fc:	07d9      	lsls	r1, r3, #31
 800b4fe:	bf44      	itt	mi
 800b500:	f043 0320 	orrmi.w	r3, r3, #32
 800b504:	6023      	strmi	r3, [r4, #0]
 800b506:	b11d      	cbz	r5, 800b510 <_printf_i+0x19c>
 800b508:	2310      	movs	r3, #16
 800b50a:	e7ad      	b.n	800b468 <_printf_i+0xf4>
 800b50c:	4826      	ldr	r0, [pc, #152]	@ (800b5a8 <_printf_i+0x234>)
 800b50e:	e7e9      	b.n	800b4e4 <_printf_i+0x170>
 800b510:	6823      	ldr	r3, [r4, #0]
 800b512:	f023 0320 	bic.w	r3, r3, #32
 800b516:	6023      	str	r3, [r4, #0]
 800b518:	e7f6      	b.n	800b508 <_printf_i+0x194>
 800b51a:	4616      	mov	r6, r2
 800b51c:	e7bd      	b.n	800b49a <_printf_i+0x126>
 800b51e:	6833      	ldr	r3, [r6, #0]
 800b520:	6825      	ldr	r5, [r4, #0]
 800b522:	6961      	ldr	r1, [r4, #20]
 800b524:	1d18      	adds	r0, r3, #4
 800b526:	6030      	str	r0, [r6, #0]
 800b528:	062e      	lsls	r6, r5, #24
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	d501      	bpl.n	800b532 <_printf_i+0x1be>
 800b52e:	6019      	str	r1, [r3, #0]
 800b530:	e002      	b.n	800b538 <_printf_i+0x1c4>
 800b532:	0668      	lsls	r0, r5, #25
 800b534:	d5fb      	bpl.n	800b52e <_printf_i+0x1ba>
 800b536:	8019      	strh	r1, [r3, #0]
 800b538:	2300      	movs	r3, #0
 800b53a:	6123      	str	r3, [r4, #16]
 800b53c:	4616      	mov	r6, r2
 800b53e:	e7bc      	b.n	800b4ba <_printf_i+0x146>
 800b540:	6833      	ldr	r3, [r6, #0]
 800b542:	1d1a      	adds	r2, r3, #4
 800b544:	6032      	str	r2, [r6, #0]
 800b546:	681e      	ldr	r6, [r3, #0]
 800b548:	6862      	ldr	r2, [r4, #4]
 800b54a:	2100      	movs	r1, #0
 800b54c:	4630      	mov	r0, r6
 800b54e:	f7f4 fe47 	bl	80001e0 <memchr>
 800b552:	b108      	cbz	r0, 800b558 <_printf_i+0x1e4>
 800b554:	1b80      	subs	r0, r0, r6
 800b556:	6060      	str	r0, [r4, #4]
 800b558:	6863      	ldr	r3, [r4, #4]
 800b55a:	6123      	str	r3, [r4, #16]
 800b55c:	2300      	movs	r3, #0
 800b55e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b562:	e7aa      	b.n	800b4ba <_printf_i+0x146>
 800b564:	6923      	ldr	r3, [r4, #16]
 800b566:	4632      	mov	r2, r6
 800b568:	4649      	mov	r1, r9
 800b56a:	4640      	mov	r0, r8
 800b56c:	47d0      	blx	sl
 800b56e:	3001      	adds	r0, #1
 800b570:	d0ad      	beq.n	800b4ce <_printf_i+0x15a>
 800b572:	6823      	ldr	r3, [r4, #0]
 800b574:	079b      	lsls	r3, r3, #30
 800b576:	d413      	bmi.n	800b5a0 <_printf_i+0x22c>
 800b578:	68e0      	ldr	r0, [r4, #12]
 800b57a:	9b03      	ldr	r3, [sp, #12]
 800b57c:	4298      	cmp	r0, r3
 800b57e:	bfb8      	it	lt
 800b580:	4618      	movlt	r0, r3
 800b582:	e7a6      	b.n	800b4d2 <_printf_i+0x15e>
 800b584:	2301      	movs	r3, #1
 800b586:	4632      	mov	r2, r6
 800b588:	4649      	mov	r1, r9
 800b58a:	4640      	mov	r0, r8
 800b58c:	47d0      	blx	sl
 800b58e:	3001      	adds	r0, #1
 800b590:	d09d      	beq.n	800b4ce <_printf_i+0x15a>
 800b592:	3501      	adds	r5, #1
 800b594:	68e3      	ldr	r3, [r4, #12]
 800b596:	9903      	ldr	r1, [sp, #12]
 800b598:	1a5b      	subs	r3, r3, r1
 800b59a:	42ab      	cmp	r3, r5
 800b59c:	dcf2      	bgt.n	800b584 <_printf_i+0x210>
 800b59e:	e7eb      	b.n	800b578 <_printf_i+0x204>
 800b5a0:	2500      	movs	r5, #0
 800b5a2:	f104 0619 	add.w	r6, r4, #25
 800b5a6:	e7f5      	b.n	800b594 <_printf_i+0x220>
 800b5a8:	0800b75d 	.word	0x0800b75d
 800b5ac:	0800b76e 	.word	0x0800b76e

0800b5b0 <memmove>:
 800b5b0:	4288      	cmp	r0, r1
 800b5b2:	b510      	push	{r4, lr}
 800b5b4:	eb01 0402 	add.w	r4, r1, r2
 800b5b8:	d902      	bls.n	800b5c0 <memmove+0x10>
 800b5ba:	4284      	cmp	r4, r0
 800b5bc:	4623      	mov	r3, r4
 800b5be:	d807      	bhi.n	800b5d0 <memmove+0x20>
 800b5c0:	1e43      	subs	r3, r0, #1
 800b5c2:	42a1      	cmp	r1, r4
 800b5c4:	d008      	beq.n	800b5d8 <memmove+0x28>
 800b5c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b5ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b5ce:	e7f8      	b.n	800b5c2 <memmove+0x12>
 800b5d0:	4402      	add	r2, r0
 800b5d2:	4601      	mov	r1, r0
 800b5d4:	428a      	cmp	r2, r1
 800b5d6:	d100      	bne.n	800b5da <memmove+0x2a>
 800b5d8:	bd10      	pop	{r4, pc}
 800b5da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b5de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b5e2:	e7f7      	b.n	800b5d4 <memmove+0x24>

0800b5e4 <memcpy>:
 800b5e4:	440a      	add	r2, r1
 800b5e6:	4291      	cmp	r1, r2
 800b5e8:	f100 33ff 	add.w	r3, r0, #4294967295
 800b5ec:	d100      	bne.n	800b5f0 <memcpy+0xc>
 800b5ee:	4770      	bx	lr
 800b5f0:	b510      	push	{r4, lr}
 800b5f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b5f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b5fa:	4291      	cmp	r1, r2
 800b5fc:	d1f9      	bne.n	800b5f2 <memcpy+0xe>
 800b5fe:	bd10      	pop	{r4, pc}

0800b600 <_realloc_r>:
 800b600:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b604:	4607      	mov	r7, r0
 800b606:	4614      	mov	r4, r2
 800b608:	460d      	mov	r5, r1
 800b60a:	b921      	cbnz	r1, 800b616 <_realloc_r+0x16>
 800b60c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b610:	4611      	mov	r1, r2
 800b612:	f7ff bb83 	b.w	800ad1c <_malloc_r>
 800b616:	b92a      	cbnz	r2, 800b624 <_realloc_r+0x24>
 800b618:	f7ff fc9c 	bl	800af54 <_free_r>
 800b61c:	4625      	mov	r5, r4
 800b61e:	4628      	mov	r0, r5
 800b620:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b624:	f000 f81a 	bl	800b65c <_malloc_usable_size_r>
 800b628:	4284      	cmp	r4, r0
 800b62a:	4606      	mov	r6, r0
 800b62c:	d802      	bhi.n	800b634 <_realloc_r+0x34>
 800b62e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b632:	d8f4      	bhi.n	800b61e <_realloc_r+0x1e>
 800b634:	4621      	mov	r1, r4
 800b636:	4638      	mov	r0, r7
 800b638:	f7ff fb70 	bl	800ad1c <_malloc_r>
 800b63c:	4680      	mov	r8, r0
 800b63e:	b908      	cbnz	r0, 800b644 <_realloc_r+0x44>
 800b640:	4645      	mov	r5, r8
 800b642:	e7ec      	b.n	800b61e <_realloc_r+0x1e>
 800b644:	42b4      	cmp	r4, r6
 800b646:	4622      	mov	r2, r4
 800b648:	4629      	mov	r1, r5
 800b64a:	bf28      	it	cs
 800b64c:	4632      	movcs	r2, r6
 800b64e:	f7ff ffc9 	bl	800b5e4 <memcpy>
 800b652:	4629      	mov	r1, r5
 800b654:	4638      	mov	r0, r7
 800b656:	f7ff fc7d 	bl	800af54 <_free_r>
 800b65a:	e7f1      	b.n	800b640 <_realloc_r+0x40>

0800b65c <_malloc_usable_size_r>:
 800b65c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b660:	1f18      	subs	r0, r3, #4
 800b662:	2b00      	cmp	r3, #0
 800b664:	bfbc      	itt	lt
 800b666:	580b      	ldrlt	r3, [r1, r0]
 800b668:	18c0      	addlt	r0, r0, r3
 800b66a:	4770      	bx	lr

0800b66c <_init>:
 800b66c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b66e:	bf00      	nop
 800b670:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b672:	bc08      	pop	{r3}
 800b674:	469e      	mov	lr, r3
 800b676:	4770      	bx	lr

0800b678 <_fini>:
 800b678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b67a:	bf00      	nop
 800b67c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b67e:	bc08      	pop	{r3}
 800b680:	469e      	mov	lr, r3
 800b682:	4770      	bx	lr
