# do lgdst_rxglue_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying G:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied G:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+F:/github/lgdst_hw/rxcpld161121_v2_max10/rtl {F:/github/lgdst_hw/rxcpld161121_v2_max10/rtl/i2c_dummy.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 20:30:35 on Nov 22,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/github/lgdst_hw/rxcpld161121_v2_max10/rtl" F:/github/lgdst_hw/rxcpld161121_v2_max10/rtl/i2c_dummy.v 
# -- Compiling module i2c_dummy
# 
# Top level modules:
# 	i2c_dummy
# End time: 20:30:35 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/github/lgdst_hw/rxcpld161121_v2_max10/rtl {F:/github/lgdst_hw/rxcpld161121_v2_max10/rtl/spi_prog.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 20:30:35 on Nov 22,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/github/lgdst_hw/rxcpld161121_v2_max10/rtl" F:/github/lgdst_hw/rxcpld161121_v2_max10/rtl/spi_prog.v 
# -- Compiling module spi_prog
# 
# Top level modules:
# 	spi_prog
# End time: 20:30:35 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/github/lgdst_hw/rxcpld161121_v2_max10/syn {F:/github/lgdst_hw/rxcpld161121_v2_max10/syn/flash_pll.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 20:30:35 on Nov 22,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/github/lgdst_hw/rxcpld161121_v2_max10/syn" F:/github/lgdst_hw/rxcpld161121_v2_max10/syn/flash_pll.v 
# -- Compiling module flash_pll
# 
# Top level modules:
# 	flash_pll
# End time: 20:30:35 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/github/lgdst_hw/rxcpld161121_v2_max10/syn/db {F:/github/lgdst_hw/rxcpld161121_v2_max10/syn/db/flash_pll_altpll.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 20:30:38 on Nov 22,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/github/lgdst_hw/rxcpld161121_v2_max10/syn/db" F:/github/lgdst_hw/rxcpld161121_v2_max10/syn/db/flash_pll_altpll.v 
# -- Compiling module flash_pll_altpll
# 
# Top level modules:
# 	flash_pll_altpll
# End time: 20:30:38 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib onchip_flash
# ** Warning: (vlib-34) Library already exists at "onchip_flash".
# 
# vmap onchip_flash onchip_flash
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet onchip_flash onchip_flash 
# Modifying modelsim.ini
# vlog -vlog01compat -work onchip_flash +incdir+F:/github/lgdst_hw/rxcpld161121_v2_max10/syn/onchip_flash/synthesis {F:/github/lgdst_hw/rxcpld161121_v2_max10/syn/onchip_flash/synthesis/onchip_flash.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 20:30:38 on Nov 22,2016
# vlog -reportprogress 300 -vlog01compat -work onchip_flash "+incdir+F:/github/lgdst_hw/rxcpld161121_v2_max10/syn/onchip_flash/synthesis" F:/github/lgdst_hw/rxcpld161121_v2_max10/syn/onchip_flash/synthesis/onchip_flash.v 
# -- Compiling module onchip_flash
# 
# Top level modules:
# 	onchip_flash
# End time: 20:30:38 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work onchip_flash +incdir+F:/github/lgdst_hw/rxcpld161121_v2_max10/syn/onchip_flash/synthesis/submodules {F:/github/lgdst_hw/rxcpld161121_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_util.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 20:30:38 on Nov 22,2016
# vlog -reportprogress 300 -vlog01compat -work onchip_flash "+incdir+F:/github/lgdst_hw/rxcpld161121_v2_max10/syn/onchip_flash/synthesis/submodules" F:/github/lgdst_hw/rxcpld161121_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_util.v 
# -- Compiling module altera_onchip_flash_address_range_check
# -- Compiling module altera_onchip_flash_address_write_protection_check
# -- Compiling module altera_onchip_flash_convert_address
# -- Compiling module altera_onchip_flash_convert_sector
# -- Compiling module altera_onchip_flash_counter
# 
# Top level modules:
# 	altera_onchip_flash_address_range_check
# 	altera_onchip_flash_address_write_protection_check
# 	altera_onchip_flash_convert_address
# 	altera_onchip_flash_convert_sector
# 	altera_onchip_flash_counter
# End time: 20:30:38 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work onchip_flash +incdir+F:/github/lgdst_hw/rxcpld161121_v2_max10/syn/onchip_flash/synthesis/submodules {F:/github/lgdst_hw/rxcpld161121_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 20:30:38 on Nov 22,2016
# vlog -reportprogress 300 -vlog01compat -work onchip_flash "+incdir+F:/github/lgdst_hw/rxcpld161121_v2_max10/syn/onchip_flash/synthesis/submodules" F:/github/lgdst_hw/rxcpld161121_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash.v 
# -- Compiling module altera_onchip_flash
# 
# Top level modules:
# 	altera_onchip_flash
# End time: 20:30:39 on Nov 22,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work onchip_flash +incdir+F:/github/lgdst_hw/rxcpld161121_v2_max10/syn/onchip_flash/synthesis/submodules {F:/github/lgdst_hw/rxcpld161121_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 20:30:39 on Nov 22,2016
# vlog -reportprogress 300 -vlog01compat -work onchip_flash "+incdir+F:/github/lgdst_hw/rxcpld161121_v2_max10/syn/onchip_flash/synthesis/submodules" F:/github/lgdst_hw/rxcpld161121_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v 
# -- Compiling module altera_onchip_flash_avmm_data_controller
# 
# Top level modules:
# 	altera_onchip_flash_avmm_data_controller
# End time: 20:30:39 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work onchip_flash +incdir+F:/github/lgdst_hw/rxcpld161121_v2_max10/syn/onchip_flash/synthesis/submodules {F:/github/lgdst_hw/rxcpld161121_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 20:30:39 on Nov 22,2016
# vlog -reportprogress 300 -vlog01compat -work onchip_flash "+incdir+F:/github/lgdst_hw/rxcpld161121_v2_max10/syn/onchip_flash/synthesis/submodules" F:/github/lgdst_hw/rxcpld161121_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v 
# -- Compiling module altera_onchip_flash_avmm_csr_controller
# 
# Top level modules:
# 	altera_onchip_flash_avmm_csr_controller
# End time: 20:30:39 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/github/lgdst_hw/rxcpld161121_v2_max10/rtl {F:/github/lgdst_hw/rxcpld161121_v2_max10/rtl/lgdst_rxglue.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 20:30:39 on Nov 22,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/github/lgdst_hw/rxcpld161121_v2_max10/rtl" F:/github/lgdst_hw/rxcpld161121_v2_max10/rtl/lgdst_rxglue.v 
# -- Compiling module lgdst_rxglue
# ** Error: F:/github/lgdst_hw/rxcpld161121_v2_max10/rtl/lgdst_rxglue.v(88): (vlog-2730) Undefined variable: 'data_start'.
# 
# ** Error: F:/github/lgdst_hw/rxcpld161121_v2_max10/rtl/lgdst_rxglue.v(88): (vlog-2730) Undefined variable: 'spi0_miso_ver'.
# 
# ** Error (suppressible): F:/github/lgdst_hw/rxcpld161121_v2_max10/rtl/lgdst_rxglue.v(99): (vlog-2388) 'data_start' already declared in this scope (lgdst_rxglue).
# 
# ** Error (suppressible): F:/github/lgdst_hw/rxcpld161121_v2_max10/rtl/lgdst_rxglue.v(103): (vlog-2388) 'spi0_miso_ver' already declared in this scope (lgdst_rxglue).
# 
# -- Compiling module spi5_bypass
# -- Compiling module ts_pattern
# -- Compiling module null_filter
# End time: 20:30:40 on Nov 22,2016, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# ** Error: G:/altera/15.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./lgdst_rxglue_run_msim_rtl_verilog.do line 19
# G:/altera/15.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/github/lgdst_hw/rxcpld161121_v2_max10/rtl {F:/github/lgdst_hw/rxcpld161121_v2_max10/rtl/lgdst_rxglue.v}"
