{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1620659136931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1620659136933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 10 17:05:36 2021 " "Processing started: Mon May 10 17:05:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1620659136933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1620659136933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_ip_demo_project -c fpga_ip_demo_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_ip_demo_project -c fpga_ip_demo_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1620659136934 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1620659137278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/esl22/git/ESL_lab/esl_demonstrator/esl_demonstrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/esl22/git/ESL_lab/esl_demonstrator/esl_demonstrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 esl_demonstrator-encoder " "Found design unit 1: esl_demonstrator-encoder" {  } { { "../esl_demonstrator/esl_demonstrator.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/esl_demonstrator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137835 ""} { "Info" "ISGN_ENTITY_NAME" "1 esl_demonstrator " "Found entity 1: esl_demonstrator" {  } { { "../esl_demonstrator/esl_demonstrator.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/esl_demonstrator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659137835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/nios2_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_system/synthesis/nios2_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_system-rtl " "Found design unit 1: nios2_system-rtl" {  } { { "nios2_system/synthesis/nios2_system.vhd" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/nios2_system.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137838 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_system " "Found entity 1: nios2_system" {  } { { "nios2_system/synthesis/nios2_system.vhd" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/nios2_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659137838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios2_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659137840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios2_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659137842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_irq_mapper " "Found entity 1: nios2_system_irq_mapper" {  } { { "nios2_system/synthesis/submodules/nios2_system_irq_mapper.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659137843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0 " "Found entity 1: nios2_system_mm_interconnect_0" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659137851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137852 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659137852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: nios2_system_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659137854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: nios2_system_mm_interconnect_0_rsp_xbar_mux" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659137856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: nios2_system_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659137857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: nios2_system_mm_interconnect_0_rsp_xbar_demux" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659137858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: nios2_system_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659137859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: nios2_system_mm_interconnect_0_cmd_xbar_mux" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659137861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: nios2_system_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659137862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: nios2_system_mm_interconnect_0_cmd_xbar_demux" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659137864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659137866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137868 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659137868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659137871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659137873 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router_002.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1620659137874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router_002.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1620659137874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_id_router_002_default_decode" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router_002.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137875 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_id_router_002 " "Found entity 2: nios2_system_mm_interconnect_0_id_router_002" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router_002.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659137875 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1620659137876 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1620659137876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_id_router_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_id_router_default_decode" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137876 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_id_router " "Found entity 2: nios2_system_mm_interconnect_0_id_router" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659137876 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1620659137878 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1620659137878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_addr_router_001_default_decode" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137878 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_addr_router_001 " "Found entity 2: nios2_system_mm_interconnect_0_addr_router_001" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659137878 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1620659137880 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1620659137880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_addr_router_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_addr_router_default_decode" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137880 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_addr_router " "Found entity 2: nios2_system_mm_interconnect_0_addr_router" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659137880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659137883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659137884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios2_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659137886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659137888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios2_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659137891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/encoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file nios2_system/synthesis/submodules/encoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder-timesone " "Found design unit 1: encoder-timesone" {  } { { "nios2_system/synthesis/submodules/encoder.vhdl" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/encoder.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137892 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "nios2_system/synthesis/submodules/encoder.vhdl" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/encoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659137892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/encoder_avalon_bus.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file nios2_system/synthesis/submodules/encoder_avalon_bus.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder_avalon_bus-behavior " "Found design unit 1: encoder_avalon_bus-behavior" {  } { { "nios2_system/synthesis/submodules/encoder_avalon_bus.vhdl" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/encoder_avalon_bus.vhdl" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137893 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder_avalon_bus " "Found entity 1: encoder_avalon_bus" {  } { { "nios2_system/synthesis/submodules/encoder_avalon_bus.vhdl" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/encoder_avalon_bus.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659137893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_sysid " "Found entity 1: nios2_system_sysid" {  } { { "nios2_system/synthesis/submodules/nios2_system_sysid.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659137895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_sys_clk_timer " "Found entity 1: nios2_system_sys_clk_timer" {  } { { "nios2_system/synthesis/submodules/nios2_system_sys_clk_timer.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659137896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_jtag_uart_sim_scfifo_w " "Found entity 1: nios2_system_jtag_uart_sim_scfifo_w" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137899 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_jtag_uart_scfifo_w " "Found entity 2: nios2_system_jtag_uart_scfifo_w" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137899 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_system_jtag_uart_sim_scfifo_r " "Found entity 3: nios2_system_jtag_uart_sim_scfifo_r" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137899 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_system_jtag_uart_scfifo_r " "Found entity 4: nios2_system_jtag_uart_scfifo_r" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137899 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_system_jtag_uart " "Found entity 5: nios2_system_jtag_uart" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659137899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_jtag_debug_module_wrapper " "Found entity 1: nios2_system_cpu_jtag_debug_module_wrapper" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_jtag_debug_module_wrapper.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659137901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_jtag_debug_module_tck " "Found entity 1: nios2_system_cpu_jtag_debug_module_tck" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_jtag_debug_module_tck.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659137903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_oci_test_bench " "Found entity 1: nios2_system_cpu_oci_test_bench" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_oci_test_bench.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659137904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659137904 ""}
{ "Warning" "WCPT_LICENSE_HAS_EXPIRED" "Nios II Processor (6AF7_00A2) 2009.04 " "License for core Nios II Processor (6AF7_00A2), version 2009.04 is expired" {  } {  } 0 292015 "License for core %1!s!, version %2!s! is expired" 0 0 "Quartus II" 0 -1 1620659138075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file nios2_system/synthesis/submodules/nios2_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_ic_data_module " "Found entity 1: nios2_system_cpu_ic_data_module" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659138908 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_cpu_ic_tag_module " "Found entity 2: nios2_system_cpu_ic_tag_module" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659138908 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_system_cpu_register_bank_a_module " "Found entity 3: nios2_system_cpu_register_bank_a_module" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659138908 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_system_cpu_register_bank_b_module " "Found entity 4: nios2_system_cpu_register_bank_b_module" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659138908 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_system_cpu_nios2_oci_debug " "Found entity 5: nios2_system_cpu_nios2_oci_debug" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659138908 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios2_system_cpu_ociram_sp_ram_module " "Found entity 6: nios2_system_cpu_ociram_sp_ram_module" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659138908 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios2_system_cpu_nios2_ocimem " "Found entity 7: nios2_system_cpu_nios2_ocimem" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659138908 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios2_system_cpu_nios2_avalon_reg " "Found entity 8: nios2_system_cpu_nios2_avalon_reg" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 677 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659138908 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios2_system_cpu_nios2_oci_break " "Found entity 9: nios2_system_cpu_nios2_oci_break" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659138908 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios2_system_cpu_nios2_oci_xbrk " "Found entity 10: nios2_system_cpu_nios2_oci_xbrk" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 1063 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659138908 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios2_system_cpu_nios2_oci_dbrk " "Found entity 11: nios2_system_cpu_nios2_oci_dbrk" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 1271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659138908 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios2_system_cpu_nios2_oci_itrace " "Found entity 12: nios2_system_cpu_nios2_oci_itrace" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 1459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659138908 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios2_system_cpu_nios2_oci_td_mode " "Found entity 13: nios2_system_cpu_nios2_oci_td_mode" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 1830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659138908 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios2_system_cpu_nios2_oci_dtrace " "Found entity 14: nios2_system_cpu_nios2_oci_dtrace" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 1897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659138908 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios2_system_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: nios2_system_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 1991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659138908 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios2_system_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: nios2_system_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 2062 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659138908 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios2_system_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: nios2_system_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 2104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659138908 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios2_system_cpu_nios2_oci_fifo " "Found entity 18: nios2_system_cpu_nios2_oci_fifo" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 2150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659138908 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios2_system_cpu_nios2_oci_pib " "Found entity 19: nios2_system_cpu_nios2_oci_pib" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 2651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659138908 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios2_system_cpu_nios2_oci_im " "Found entity 20: nios2_system_cpu_nios2_oci_im" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 2719 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659138908 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios2_system_cpu_nios2_performance_monitors " "Found entity 21: nios2_system_cpu_nios2_performance_monitors" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 2835 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659138908 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios2_system_cpu_nios2_oci " "Found entity 22: nios2_system_cpu_nios2_oci" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 2851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659138908 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios2_system_cpu " "Found entity 23: nios2_system_cpu" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 3420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659138908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659138908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_test_bench " "Found entity 1: nios2_system_cpu_test_bench" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_test_bench.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659138912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659138912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_jtag_debug_module_sysclk " "Found entity 1: nios2_system_cpu_jtag_debug_module_sysclk" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_jtag_debug_module_sysclk.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659138914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659138914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_onchip_mem " "Found entity 1: nios2_system_onchip_mem" {  } { { "nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659138915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659138915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_quartus2_project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nios2_quartus2_project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_quartus2_project " "Found entity 1: nios2_quartus2_project" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659138917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659138917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GPIO_slice.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GPIO_slice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GPIO_slice-A " "Found design unit 1: GPIO_slice-A" {  } { { "GPIO_slice.vhd" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/GPIO_slice.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659138918 ""} { "Info" "ISGN_ENTITY_NAME" "1 GPIO_slice " "Found entity 1: GPIO_slice" {  } { { "GPIO_slice.vhd" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/GPIO_slice.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659138918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659138918 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_system_cpu.v(1798) " "Verilog HDL or VHDL warning at nios2_system_cpu.v(1798): conditional expression evaluates to a constant" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 1798 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1620659138956 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_system_cpu.v(1800) " "Verilog HDL or VHDL warning at nios2_system_cpu.v(1800): conditional expression evaluates to a constant" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 1800 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1620659138956 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_system_cpu.v(1956) " "Verilog HDL or VHDL warning at nios2_system_cpu.v(1956): conditional expression evaluates to a constant" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 1956 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1620659138957 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_system_cpu.v(2780) " "Verilog HDL or VHDL warning at nios2_system_cpu.v(2780): conditional expression evaluates to a constant" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 2780 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1620659138961 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios2_quartus2_project " "Elaborating entity \"nios2_quartus2_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1620659139087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO_slice GPIO_slice:inst1 " "Elaborating entity \"GPIO_slice\" for hierarchy \"GPIO_slice:inst1\"" {  } { { "nios2_quartus2_project.bdf" "inst1" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 288 72 232 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system nios2_system:inst " "Elaborating entity \"nios2_system\" for hierarchy \"nios2_system:inst\"" {  } { { "nios2_quartus2_project.bdf" "inst" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 144 480 1056 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_onchip_mem nios2_system:inst\|nios2_system_onchip_mem:onchip_mem " "Elaborating entity \"nios2_system_onchip_mem\" for hierarchy \"nios2_system:inst\|nios2_system_onchip_mem:onchip_mem\"" {  } { { "nios2_system/synthesis/nios2_system.vhd" "onchip_mem" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/nios2_system.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system:inst\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system:inst\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" "the_altsyncram" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:inst\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620659139224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:inst\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_system:inst\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_system_onchip_mem.hex " "Parameter \"init_file\" = \"nios2_system_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139224 ""}  } { { "nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1620659139224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p1d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p1d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p1d1 " "Found entity 1: altsyncram_p1d1" {  } { { "db/altsyncram_p1d1.tdf" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/altsyncram_p1d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659139292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659139292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p1d1 nios2_system:inst\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_p1d1:auto_generated " "Elaborating entity \"altsyncram_p1d1\" for hierarchy \"nios2_system:inst\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_p1d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu nios2_system:inst\|nios2_system_cpu:cpu " "Elaborating entity \"nios2_system_cpu\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\"" {  } { { "nios2_system/synthesis/nios2_system.vhd" "cpu" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/nios2_system.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_test_bench nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_test_bench:the_nios2_system_cpu_test_bench " "Elaborating entity \"nios2_system_cpu_test_bench\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_test_bench:the_nios2_system_cpu_test_bench\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_test_bench" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 4850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_ic_data_module nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_ic_data_module:nios2_system_cpu_ic_data " "Elaborating entity \"nios2_system_cpu_ic_data_module\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_ic_data_module:nios2_system_cpu_ic_data\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "nios2_system_cpu_ic_data" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 5708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_ic_data_module:nios2_system_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_ic_data_module:nios2_system_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_altsyncram" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_udd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_udd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_udd1 " "Found entity 1: altsyncram_udd1" {  } { { "db/altsyncram_udd1.tdf" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/altsyncram_udd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659139430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659139430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_udd1 nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_ic_data_module:nios2_system_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_udd1:auto_generated " "Elaborating entity \"altsyncram_udd1\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_ic_data_module:nios2_system_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_udd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_ic_tag_module nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_ic_tag_module:nios2_system_cpu_ic_tag " "Elaborating entity \"nios2_system_cpu_ic_tag_module\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_ic_tag_module:nios2_system_cpu_ic_tag\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "nios2_system_cpu_ic_tag" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 5774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_ic_tag_module:nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_ic_tag_module:nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_altsyncram" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uch1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uch1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uch1 " "Found entity 1: altsyncram_uch1" {  } { { "db/altsyncram_uch1.tdf" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/altsyncram_uch1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659139505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659139505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uch1 nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_ic_tag_module:nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_uch1:auto_generated " "Elaborating entity \"altsyncram_uch1\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_ic_tag_module:nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_uch1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_register_bank_a_module nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_register_bank_a_module:nios2_system_cpu_register_bank_a " "Elaborating entity \"nios2_system_cpu_register_bank_a_module\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_register_bank_a_module:nios2_system_cpu_register_bank_a\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "nios2_system_cpu_register_bank_a" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 6317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_register_bank_a_module:nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_register_bank_a_module:nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_altsyncram" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_36h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_36h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_36h1 " "Found entity 1: altsyncram_36h1" {  } { { "db/altsyncram_36h1.tdf" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/altsyncram_36h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659139590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659139590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_36h1 nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_register_bank_a_module:nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_36h1:auto_generated " "Elaborating entity \"altsyncram_36h1\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_register_bank_a_module:nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_36h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_register_bank_b_module nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_register_bank_b_module:nios2_system_cpu_register_bank_b " "Elaborating entity \"nios2_system_cpu_register_bank_b_module\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_register_bank_b_module:nios2_system_cpu_register_bank_b\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "nios2_system_cpu_register_bank_b" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 6339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_register_bank_b_module:nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_register_bank_b_module:nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_altsyncram" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_46h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_46h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_46h1 " "Found entity 1: altsyncram_46h1" {  } { { "db/altsyncram_46h1.tdf" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/altsyncram_46h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659139684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659139684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_46h1 nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_register_bank_b_module:nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_46h1:auto_generated " "Elaborating entity \"altsyncram_46h1\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_register_bank_b_module:nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_46h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci " "Elaborating entity \"nios2_system_cpu_nios2_oci\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 6871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_debug nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_debug:the_nios2_system_cpu_nios2_oci_debug " "Elaborating entity \"nios2_system_cpu_nios2_oci_debug\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_debug:the_nios2_system_cpu_nios2_oci_debug\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_debug" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 3069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_debug:the_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_debug:the_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_altera_std_synchronizer" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_ocimem nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_ocimem:the_nios2_system_cpu_nios2_ocimem " "Elaborating entity \"nios2_system_cpu_nios2_ocimem\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_ocimem:the_nios2_system_cpu_nios2_ocimem\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_ocimem" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 3089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_ociram_sp_ram_module nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_ocimem:the_nios2_system_cpu_nios2_ocimem\|nios2_system_cpu_ociram_sp_ram_module:nios2_system_cpu_ociram_sp_ram " "Elaborating entity \"nios2_system_cpu_ociram_sp_ram_module\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_ocimem:the_nios2_system_cpu_nios2_ocimem\|nios2_system_cpu_ociram_sp_ram_module:nios2_system_cpu_ociram_sp_ram\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "nios2_system_cpu_ociram_sp_ram" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_ocimem:the_nios2_system_cpu_nios2_ocimem\|nios2_system_cpu_ociram_sp_ram_module:nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_ocimem:the_nios2_system_cpu_nios2_ocimem\|nios2_system_cpu_ociram_sp_ram_module:nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_altsyncram" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3s81 " "Found entity 1: altsyncram_3s81" {  } { { "db/altsyncram_3s81.tdf" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/altsyncram_3s81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659139796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659139796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3s81 nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_ocimem:the_nios2_system_cpu_nios2_ocimem\|nios2_system_cpu_ociram_sp_ram_module:nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3s81:auto_generated " "Elaborating entity \"altsyncram_3s81\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_ocimem:the_nios2_system_cpu_nios2_ocimem\|nios2_system_cpu_ociram_sp_ram_module:nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3s81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_avalon_reg nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_avalon_reg:the_nios2_system_cpu_nios2_avalon_reg " "Elaborating entity \"nios2_system_cpu_nios2_avalon_reg\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_avalon_reg:the_nios2_system_cpu_nios2_avalon_reg\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_avalon_reg" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 3108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_break nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_break:the_nios2_system_cpu_nios2_oci_break " "Elaborating entity \"nios2_system_cpu_nios2_oci_break\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_break:the_nios2_system_cpu_nios2_oci_break\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_break" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 3139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_xbrk nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_xbrk:the_nios2_system_cpu_nios2_oci_xbrk " "Elaborating entity \"nios2_system_cpu_nios2_oci_xbrk\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_xbrk:the_nios2_system_cpu_nios2_oci_xbrk\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_xbrk" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 3161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_dbrk nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_dbrk:the_nios2_system_cpu_nios2_oci_dbrk " "Elaborating entity \"nios2_system_cpu_nios2_oci_dbrk\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_dbrk:the_nios2_system_cpu_nios2_oci_dbrk\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_dbrk" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 3188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_itrace nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_itrace:the_nios2_system_cpu_nios2_oci_itrace " "Elaborating entity \"nios2_system_cpu_nios2_oci_itrace\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_itrace:the_nios2_system_cpu_nios2_oci_itrace\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_itrace" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 3228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_dtrace nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_dtrace:the_nios2_system_cpu_nios2_oci_dtrace " "Elaborating entity \"nios2_system_cpu_nios2_oci_dtrace\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_dtrace:the_nios2_system_cpu_nios2_oci_dtrace\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_dtrace" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 3243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_td_mode nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_dtrace:the_nios2_system_cpu_nios2_oci_dtrace\|nios2_system_cpu_nios2_oci_td_mode:nios2_system_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios2_system_cpu_nios2_oci_td_mode\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_dtrace:the_nios2_system_cpu_nios2_oci_dtrace\|nios2_system_cpu_nios2_oci_td_mode:nios2_system_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "nios2_system_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 1945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_fifo nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_fifo:the_nios2_system_cpu_nios2_oci_fifo " "Elaborating entity \"nios2_system_cpu_nios2_oci_fifo\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_fifo:the_nios2_system_cpu_nios2_oci_fifo\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_fifo" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 3262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_compute_input_tm_cnt nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_fifo:the_nios2_system_cpu_nios2_oci_fifo\|nios2_system_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_system_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios2_system_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_fifo:the_nios2_system_cpu_nios2_oci_fifo\|nios2_system_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_system_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 2276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_fifo_wrptr_inc nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_fifo:the_nios2_system_cpu_nios2_oci_fifo\|nios2_system_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_system_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios2_system_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_fifo:the_nios2_system_cpu_nios2_oci_fifo\|nios2_system_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_system_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 2285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_fifo_cnt_inc nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_fifo:the_nios2_system_cpu_nios2_oci_fifo\|nios2_system_cpu_nios2_oci_fifo_cnt_inc:the_nios2_system_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios2_system_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_fifo:the_nios2_system_cpu_nios2_oci_fifo\|nios2_system_cpu_nios2_oci_fifo_cnt_inc:the_nios2_system_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 2294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_oci_test_bench nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_fifo:the_nios2_system_cpu_nios2_oci_fifo\|nios2_system_cpu_oci_test_bench:the_nios2_system_cpu_oci_test_bench " "Elaborating entity \"nios2_system_cpu_oci_test_bench\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_fifo:the_nios2_system_cpu_nios2_oci_fifo\|nios2_system_cpu_oci_test_bench:the_nios2_system_cpu_oci_test_bench\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_oci_test_bench" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 2302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_pib nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_pib:the_nios2_system_cpu_nios2_oci_pib " "Elaborating entity \"nios2_system_cpu_nios2_oci_pib\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_pib:the_nios2_system_cpu_nios2_oci_pib\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_pib" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 3272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_im nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_im:the_nios2_system_cpu_nios2_oci_im " "Elaborating entity \"nios2_system_cpu_nios2_oci_im\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_im:the_nios2_system_cpu_nios2_oci_im\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_im" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 3293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_jtag_debug_module_wrapper nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_jtag_debug_module_wrapper:the_nios2_system_cpu_jtag_debug_module_wrapper " "Elaborating entity \"nios2_system_cpu_jtag_debug_module_wrapper\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_jtag_debug_module_wrapper:the_nios2_system_cpu_jtag_debug_module_wrapper\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_jtag_debug_module_wrapper" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 3398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_jtag_debug_module_tck nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_jtag_debug_module_wrapper:the_nios2_system_cpu_jtag_debug_module_wrapper\|nios2_system_cpu_jtag_debug_module_tck:the_nios2_system_cpu_jtag_debug_module_tck " "Elaborating entity \"nios2_system_cpu_jtag_debug_module_tck\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_jtag_debug_module_wrapper:the_nios2_system_cpu_jtag_debug_module_wrapper\|nios2_system_cpu_jtag_debug_module_tck:the_nios2_system_cpu_jtag_debug_module_tck\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_jtag_debug_module_wrapper.v" "the_nios2_system_cpu_jtag_debug_module_tck" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_jtag_debug_module_sysclk nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_jtag_debug_module_wrapper:the_nios2_system_cpu_jtag_debug_module_wrapper\|nios2_system_cpu_jtag_debug_module_sysclk:the_nios2_system_cpu_jtag_debug_module_sysclk " "Elaborating entity \"nios2_system_cpu_jtag_debug_module_sysclk\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_jtag_debug_module_wrapper:the_nios2_system_cpu_jtag_debug_module_wrapper\|nios2_system_cpu_jtag_debug_module_sysclk:the_nios2_system_cpu_jtag_debug_module_sysclk\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_jtag_debug_module_wrapper.v" "the_nios2_system_cpu_jtag_debug_module_sysclk" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_jtag_debug_module_wrapper:the_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_jtag_debug_module_wrapper:the_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_jtag_debug_module_phy\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_jtag_debug_module_wrapper.v" "nios2_system_cpu_jtag_debug_module_phy" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_jtag_debug_module_wrapper:the_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_jtag_debug_module_wrapper:the_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_jtag_uart nios2_system:inst\|nios2_system_jtag_uart:jtag_uart " "Elaborating entity \"nios2_system_jtag_uart\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\"" {  } { { "nios2_system/synthesis/nios2_system.vhd" "jtag_uart" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/nios2_system.vhd" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_jtag_uart_scfifo_w nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w " "Elaborating entity \"nios2_system_jtag_uart_scfifo_w\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "the_nios2_system_jtag_uart_scfifo_w" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "wfifo" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620659139930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139930 ""}  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1620659139930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659139987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659139987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659139993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659139993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659139994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659140000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659140000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659140057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659140057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659140113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659140113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659140173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659140173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659140229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659140229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_jtag_uart_scfifo_r nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r " "Elaborating entity \"nios2_system_jtag_uart_scfifo_r\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "the_nios2_system_jtag_uart_scfifo_r" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "nios2_system_jtag_uart_alt_jtag_atlantic" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620659140367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140367 ""}  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1620659140367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_sys_clk_timer nios2_system:inst\|nios2_system_sys_clk_timer:sys_clk_timer " "Elaborating entity \"nios2_system_sys_clk_timer\" for hierarchy \"nios2_system:inst\|nios2_system_sys_clk_timer:sys_clk_timer\"" {  } { { "nios2_system/synthesis/nios2_system.vhd" "sys_clk_timer" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/nios2_system.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_sysid nios2_system:inst\|nios2_system_sysid:sysid " "Elaborating entity \"nios2_system_sysid\" for hierarchy \"nios2_system:inst\|nios2_system_sysid:sysid\"" {  } { { "nios2_system/synthesis/nios2_system.vhd" "sysid" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/nios2_system.vhd" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_avalon_bus nios2_system:inst\|encoder_avalon_bus:esl_encoder_0 " "Elaborating entity \"encoder_avalon_bus\" for hierarchy \"nios2_system:inst\|encoder_avalon_bus:esl_encoder_0\"" {  } { { "nios2_system/synthesis/nios2_system.vhd" "esl_encoder_0" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/nios2_system.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "encoder nios2_system:inst\|encoder_avalon_bus:esl_encoder_0\|encoder:my_ip A:timesone " "Elaborating entity \"encoder\" using architecture \"A:timesone\" for hierarchy \"nios2_system:inst\|encoder_avalon_bus:esl_encoder_0\|encoder:my_ip\"" {  } { { "nios2_system/synthesis/submodules/encoder_avalon_bus.vhdl" "my_ip" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/encoder_avalon_bus.vhdl" 35 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0 nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios2_system_mm_interconnect_0\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios2_system/synthesis/nios2_system.vhd" "mm_interconnect_0" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/nios2_system.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:esl_encoder_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:esl_encoder_0_s0_translator\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "esl_encoder_0_s0_translator" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:esl_encoder_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:esl_encoder_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "esl_encoder_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_addr_router nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"nios2_system_mm_interconnect_0_addr_router\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_addr_router:addr_router\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "addr_router" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_addr_router_default_decode nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_addr_router:addr_router\|nios2_system_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"nios2_system_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_addr_router:addr_router\|nios2_system_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_addr_router_001 nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"nios2_system_mm_interconnect_0_addr_router_001\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "addr_router_001" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_addr_router_001_default_decode nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_addr_router_001:addr_router_001\|nios2_system_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"nios2_system_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_addr_router_001:addr_router_001\|nios2_system_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router_001.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_id_router nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_id_router:id_router " "Elaborating entity \"nios2_system_mm_interconnect_0_id_router\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_id_router:id_router\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "id_router" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_id_router_default_decode nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_id_router:id_router\|nios2_system_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"nios2_system_mm_interconnect_0_id_router_default_decode\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_id_router:id_router\|nios2_system_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_id_router_002 nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"nios2_system_mm_interconnect_0_id_router_002\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "id_router_002" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_id_router_002_default_decode nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_id_router_002:id_router_002\|nios2_system_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"nios2_system_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_id_router_002:id_router_002\|nios2_system_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "limiter" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_cmd_xbar_demux nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"nios2_system_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cmd_xbar_demux" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 2098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_cmd_xbar_demux_001 nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"nios2_system_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_cmd_xbar_mux nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"nios2_system_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cmd_xbar_mux" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 2168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_cmd_xbar_mux_002 nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"nios2_system_mm_interconnect_0_cmd_xbar_mux_002\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cmd_xbar_mux_002" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 2208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_rsp_xbar_demux nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"nios2_system_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "rsp_xbar_demux" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 2282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_rsp_xbar_demux_002 nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"nios2_system_mm_interconnect_0_rsp_xbar_demux_002\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "rsp_xbar_demux_002" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 2322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_rsp_xbar_mux nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"nios2_system_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "rsp_xbar_mux" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 2396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_rsp_xbar_mux_001 nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"nios2_system_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 2443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_mux_001.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_irq_mapper nios2_system:inst\|nios2_system_irq_mapper:irq_mapper " "Elaborating entity \"nios2_system_irq_mapper\" for hierarchy \"nios2_system:inst\|nios2_system_irq_mapper:irq_mapper\"" {  } { { "nios2_system/synthesis/nios2_system.vhd" "irq_mapper" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/nios2_system.vhd" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2_system:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2_system:inst\|altera_reset_controller:rst_controller\"" {  } { { "nios2_system/synthesis/nios2_system.vhd" "rst_controller" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/nios2_system.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios2_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios2_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659140856 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nios2_system_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nios2_system_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_itrace" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 3228 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1620659142048 "|nios2_quartus2_project|nios2_system:inst|nios2_system_cpu:cpu|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci|nios2_system_cpu_nios2_oci_itrace:the_nios2_system_cpu_nios2_oci_itrace"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "nios2_system:inst\|nios2_system_cpu:cpu\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"nios2_system:inst\|nios2_system_cpu:cpu\|Add8\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "Add8" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 6465 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620659145694 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1620659145694 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:inst\|nios2_system_cpu:cpu\|lpm_add_sub:Add8 " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|lpm_add_sub:Add8\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 6465 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620659145731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:inst\|nios2_system_cpu:cpu\|lpm_add_sub:Add8 " "Instantiated megafunction \"nios2_system:inst\|nios2_system_cpu:cpu\|lpm_add_sub:Add8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659145731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659145731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659145731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620659145731 ""}  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 6465 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1620659145731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620659145786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620659145786 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1620659146802 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1620659146802 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1620659146919 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1620659146919 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1620659146919 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1620659146919 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1620659146919 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1620659146928 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620659147068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620659147068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620659147068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620659147068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620659147068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620659147068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620659147068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620659147068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620659147068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620659147068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620659147068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620659147068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620659147068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620659147068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620659147068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620659147068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620659147068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620659147068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620659147068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620659147068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620659147068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620659147068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620659147068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620659147068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620659147068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620659147068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620659147068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620659147068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620659147068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620659147068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620659147068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620659147068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620659147068 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1620659147068 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 348 -1 0 } } { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 4477 -1 0 } } { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 4764 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 4504 -1 0 } } { "nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 393 -1 0 } } { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 752 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 4796 -1 0 } } { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 6222 -1 0 } } { "nios2_system/synthesis/submodules/nios2_system_sys_clk_timer.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_sys_clk_timer.v" 166 -1 0 } } { "nios2_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 4755 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1620659147089 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1620659147089 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620659149006 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "42 " "42 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1620659150908 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620659151226 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1620659151424 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1620659151424 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620659151530 "|nios2_quartus2_project|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1620659151530 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620659151704 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/esl22/git/ESL_lab/fpga_ip_demo/output_files/fpga_ip_demo_project.map.smsg " "Generated suppressed messages file /home/esl22/git/ESL_lab/fpga_ip_demo/output_files/fpga_ip_demo_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1620659152139 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1620659153112 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620659153112 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3061 " "Implemented 3061 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1620659153753 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1620659153753 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1620659153753 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2823 " "Implemented 2823 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1620659153753 ""} { "Info" "ICUT_CUT_TM_RAMS" "190 " "Implemented 190 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1620659153753 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1620659153753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1620659153799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 10 17:05:53 2021 " "Processing ended: Mon May 10 17:05:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1620659153799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1620659153799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1620659153799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1620659153799 ""}
