{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630531824383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630531824383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 01 18:30:24 2021 " "Processing started: Wed Sep 01 18:30:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630531824383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630531824383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula3 -c Aula2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula3 -c Aula2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630531824383 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630531824733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula2-arquitetura " "Found design unit 1: Aula2-arquitetura" {  } { { "Aula2.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/Aula2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630531832584 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula2 " "Found entity 1: Aula2" {  } { { "Aula2.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/Aula2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630531832584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630531832584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630531832585 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630531832585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630531832585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630531832587 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630531832587 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630531832587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630531832587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630531832588 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630531832588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630531832588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/ULASomaSub.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630531832590 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630531832590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630531832590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630531832591 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630531832591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630531832591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decodificador-arquitetura " "Found design unit 1: Decodificador-arquitetura" {  } { { "Decodificador.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/Decodificador.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630531832593 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decodificador " "Found entity 1: Decodificador" {  } { { "Decodificador.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/Decodificador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630531832593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630531832593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-arch_name " "Found design unit 1: PC-arch_name" {  } { { "PC.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/PC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630531832594 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630531832594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630531832594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriadados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriadados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaDADOS-rtl " "Found design unit 1: memoriaDADOS-rtl" {  } { { "memoriaDADOS.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/memoriaDADOS.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630531832597 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaDADOS " "Found entity 1: memoriaDADOS" {  } { { "memoriaDADOS.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/memoriaDADOS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630531832597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630531832597 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aula2 " "Elaborating entity \"Aula2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1630531832624 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..8\] Aula2.vhd(13) " "Using initial value X (don't care) for net \"LEDR\[9..8\]\" at Aula2.vhd(13)" {  } { { "Aula2.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/Aula2.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630531832627 "|Aula2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX1 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX1\"" {  } { { "Aula2.vhd" "MUX1" { Text "E:/designcomputadoressetup/desComp/aula4/Aula2.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630531832633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REG1 " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REG1\"" {  } { { "Aula2.vhd" "REG1" { Text "E:/designcomputadoressetup/desComp/aula4/Aula2.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630531832634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaDADOS memoriaDADOS:REGDADOS1 " "Elaborating entity \"memoriaDADOS\" for hierarchy \"memoriaDADOS:REGDADOS1\"" {  } { { "Aula2.vhd" "REGDADOS1" { Text "E:/designcomputadoressetup/desComp/aula4/Aula2.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630531832635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"ULASomaSub:ULA1\"" {  } { { "Aula2.vhd" "ULA1" { Text "E:/designcomputadoressetup/desComp/aula4/Aula2.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630531832636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM1 " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM1\"" {  } { { "Aula2.vhd" "ROM1" { Text "E:/designcomputadoressetup/desComp/aula4/Aula2.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630531832637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador Decodificador:DECODER1 " "Elaborating entity \"Decodificador\" for hierarchy \"Decodificador:DECODER1\"" {  } { { "Aula2.vhd" "DECODER1" { Text "E:/designcomputadoressetup/desComp/aula4/Aula2.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630531832642 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NOP Decodificador.vhd(28) " "Verilog HDL or VHDL warning at Decodificador.vhd(28): object \"NOP\" assigned a value but never read" {  } { { "Decodificador.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/Decodificador.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630531832643 "|Aula2|Decodificador:DECODER1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC1 " "Elaborating entity \"PC\" for hierarchy \"PC:PC1\"" {  } { { "Aula2.vhd" "PC1" { Text "E:/designcomputadoressetup/desComp/aula4/Aula2.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630531832643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub PC:PC1\|ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"PC:PC1\|ULASomaSub:ULA1\"" {  } { { "PC.vhd" "ULA1" { Text "E:/designcomputadoressetup/desComp/aula4/PC.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630531832644 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memoriaROM:ROM1\|memROM " "RAM logic \"memoriaROM:ROM1\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "memoriaROM.vhd" "memROM" { Text "E:/designcomputadoressetup/desComp/aula4/memoriaROM.vhd" 41 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1630531832867 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaDADOS:REGDADOS1\|ram " "RAM logic \"memoriaDADOS:REGDADOS1\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaDADOS.vhd" "ram" { Text "E:/designcomputadoressetup/desComp/aula4/memoriaDADOS.vhd" 29 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1630531832867 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1630531832867 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaDADOS:REGDADOS1\|dado_out\[0\] muxGenerico2x1:MUX1\|saida_MUX\[0\] " "Converted the fan-out from the tri-state buffer \"memoriaDADOS:REGDADOS1\|dado_out\[0\]\" to the node \"muxGenerico2x1:MUX1\|saida_MUX\[0\]\" into an OR gate" {  } { { "memoriaDADOS.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/memoriaDADOS.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1630531833067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaDADOS:REGDADOS1\|dado_out\[1\] muxGenerico2x1:MUX1\|saida_MUX\[1\] " "Converted the fan-out from the tri-state buffer \"memoriaDADOS:REGDADOS1\|dado_out\[1\]\" to the node \"muxGenerico2x1:MUX1\|saida_MUX\[1\]\" into an OR gate" {  } { { "memoriaDADOS.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/memoriaDADOS.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1630531833067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaDADOS:REGDADOS1\|dado_out\[2\] muxGenerico2x1:MUX1\|saida_MUX\[2\] " "Converted the fan-out from the tri-state buffer \"memoriaDADOS:REGDADOS1\|dado_out\[2\]\" to the node \"muxGenerico2x1:MUX1\|saida_MUX\[2\]\" into an OR gate" {  } { { "memoriaDADOS.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/memoriaDADOS.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1630531833067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaDADOS:REGDADOS1\|dado_out\[3\] muxGenerico2x1:MUX1\|saida_MUX\[3\] " "Converted the fan-out from the tri-state buffer \"memoriaDADOS:REGDADOS1\|dado_out\[3\]\" to the node \"muxGenerico2x1:MUX1\|saida_MUX\[3\]\" into an OR gate" {  } { { "memoriaDADOS.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/memoriaDADOS.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1630531833067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaDADOS:REGDADOS1\|dado_out\[4\] muxGenerico2x1:MUX1\|saida_MUX\[4\] " "Converted the fan-out from the tri-state buffer \"memoriaDADOS:REGDADOS1\|dado_out\[4\]\" to the node \"muxGenerico2x1:MUX1\|saida_MUX\[4\]\" into an OR gate" {  } { { "memoriaDADOS.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/memoriaDADOS.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1630531833067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaDADOS:REGDADOS1\|dado_out\[5\] muxGenerico2x1:MUX1\|saida_MUX\[5\] " "Converted the fan-out from the tri-state buffer \"memoriaDADOS:REGDADOS1\|dado_out\[5\]\" to the node \"muxGenerico2x1:MUX1\|saida_MUX\[5\]\" into an OR gate" {  } { { "memoriaDADOS.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/memoriaDADOS.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1630531833067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaDADOS:REGDADOS1\|dado_out\[6\] muxGenerico2x1:MUX1\|saida_MUX\[6\] " "Converted the fan-out from the tri-state buffer \"memoriaDADOS:REGDADOS1\|dado_out\[6\]\" to the node \"muxGenerico2x1:MUX1\|saida_MUX\[6\]\" into an OR gate" {  } { { "memoriaDADOS.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/memoriaDADOS.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1630531833067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaDADOS:REGDADOS1\|dado_out\[7\] muxGenerico2x1:MUX1\|saida_MUX\[7\] " "Converted the fan-out from the tri-state buffer \"memoriaDADOS:REGDADOS1\|dado_out\[7\]\" to the node \"muxGenerico2x1:MUX1\|saida_MUX\[7\]\" into an OR gate" {  } { { "memoriaDADOS.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/memoriaDADOS.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1630531833067 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1630531833067 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Aula2.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/Aula2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630531833098 "|Aula2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Aula2.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/Aula2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630531833098 "|Aula2|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENTRADA_MUX_1\[4\] GND " "Pin \"ENTRADA_MUX_1\[4\]\" is stuck at GND" {  } { { "Aula2.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/Aula2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630531833098 "|Aula2|ENTRADA_MUX_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENTRADA_MUX_1\[5\] GND " "Pin \"ENTRADA_MUX_1\[5\]\" is stuck at GND" {  } { { "Aula2.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/Aula2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630531833098 "|Aula2|ENTRADA_MUX_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENTRADA_MUX_1\[6\] GND " "Pin \"ENTRADA_MUX_1\[6\]\" is stuck at GND" {  } { { "Aula2.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/Aula2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630531833098 "|Aula2|ENTRADA_MUX_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENTRADA_MUX_1\[7\] GND " "Pin \"ENTRADA_MUX_1\[7\]\" is stuck at GND" {  } { { "Aula2.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/Aula2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630531833098 "|Aula2|ENTRADA_MUX_1[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1630531833098 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1630531833162 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1630531833346 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1630531833450 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630531833450 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "Aula2.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/Aula2.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630531833481 "|Aula2|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Aula2.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/Aula2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630531833481 "|Aula2|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Aula2.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/Aula2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630531833481 "|Aula2|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Aula2.vhd" "" { Text "E:/designcomputadoressetup/desComp/aula4/Aula2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630531833481 "|Aula2|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1630531833481 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "144 " "Implemented 144 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1630531833481 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1630531833481 ""} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Implemented 89 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1630531833481 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1630531833481 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630531833493 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 01 18:30:33 2021 " "Processing ended: Wed Sep 01 18:30:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630531833493 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630531833493 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630531833493 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630531833493 ""}
