<profile>

<section name = "Vivado HLS Report for 'llr'" level="0">
<item name = "Date">Mon Mar  9 11:26:42 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">LLRGen</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 1.300, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, 2, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 131, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 243, -</column>
<column name="Register">-, -, 931, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="din_V_data_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="din_V_data_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="din_V_tlast_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="din_V_tlast_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="dt_V_data_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="dt_V_data_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="din_V_data_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="din_V_tlast_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="dt_V_data_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_5_fu_135_p2">icmp, 0, 0, 29, 64, 1</column>
<column name="tmp_tlast_fu_155_p2">icmp, 0, 0, 50, 127, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3">or, 0, 0, 2, 1, 1</column>
<column name="tmp_data_V_4_cast_fu_162_p3">select, 0, 0, 8, 1, 7</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="control_V_1_state">15, 3, 2, 6</column>
<column name="control_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="din_TDATA_blk_n">9, 2, 1, 2</column>
<column name="din_V_data_V_1_data_out">9, 2, 128, 256</column>
<column name="din_V_data_V_1_state">15, 3, 2, 6</column>
<column name="din_V_tlast_1_data_out">9, 2, 1, 2</column>
<column name="din_V_tlast_1_state">15, 3, 2, 6</column>
<column name="din_words_TDATA_blk_n">9, 2, 1, 2</column>
<column name="din_words_V_data_V_1_state">15, 3, 2, 6</column>
<column name="din_words_V_tlast_1_state">15, 3, 2, 6</column>
<column name="dout_words_TDATA_blk_n">9, 2, 1, 2</column>
<column name="dout_words_V_data_V_1_state">15, 3, 2, 6</column>
<column name="dout_words_V_tlast_1_state">15, 3, 2, 6</column>
<column name="dt_TDATA_blk_n">9, 2, 1, 2</column>
<column name="dt_V_data_V_0_data_out">9, 2, 128, 256</column>
<column name="dt_V_data_V_0_state">15, 3, 2, 6</column>
<column name="dt_V_tlast_0_state">15, 3, 2, 6</column>
<column name="lhs_V_reg_114">9, 2, 128, 256</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="control_V_1_sel_rd">1, 0, 1, 0</column>
<column name="control_V_1_state">2, 0, 2, 0</column>
<column name="din_V_data_V_1_payload_A">128, 0, 128, 0</column>
<column name="din_V_data_V_1_payload_B">128, 0, 128, 0</column>
<column name="din_V_data_V_1_sel_rd">1, 0, 1, 0</column>
<column name="din_V_data_V_1_sel_wr">1, 0, 1, 0</column>
<column name="din_V_data_V_1_state">2, 0, 2, 0</column>
<column name="din_V_tlast_1_payload_A">1, 0, 1, 0</column>
<column name="din_V_tlast_1_payload_B">1, 0, 1, 0</column>
<column name="din_V_tlast_1_sel_rd">1, 0, 1, 0</column>
<column name="din_V_tlast_1_sel_wr">1, 0, 1, 0</column>
<column name="din_V_tlast_1_state">2, 0, 2, 0</column>
<column name="din_words_V_data_V_1_sel_rd">1, 0, 1, 0</column>
<column name="din_words_V_data_V_1_state">2, 0, 2, 0</column>
<column name="din_words_V_tlast_1_sel_rd">1, 0, 1, 0</column>
<column name="din_words_V_tlast_1_state">2, 0, 2, 0</column>
<column name="dout_words_V_data_V_1_sel_rd">1, 0, 1, 0</column>
<column name="dout_words_V_data_V_1_state">2, 0, 2, 0</column>
<column name="dout_words_V_tlast_1_sel_rd">1, 0, 1, 0</column>
<column name="dout_words_V_tlast_1_state">2, 0, 2, 0</column>
<column name="dt_V_data_V_0_payload_A">128, 0, 128, 0</column>
<column name="dt_V_data_V_0_payload_B">128, 0, 128, 0</column>
<column name="dt_V_data_V_0_sel_rd">1, 0, 1, 0</column>
<column name="dt_V_data_V_0_sel_wr">1, 0, 1, 0</column>
<column name="dt_V_data_V_0_state">2, 0, 2, 0</column>
<column name="dt_V_tlast_0_state">2, 0, 2, 0</column>
<column name="lhs_V_reg_114">128, 0, 128, 0</column>
<column name="temp_data_V_1_reg_179">128, 0, 128, 0</column>
<column name="tmp_data_V_reg_171">128, 0, 128, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, llr, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, llr, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, llr, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, llr, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, llr, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, llr, return value</column>
<column name="dt_TDATA">in, 128, axis, dt_V_data_V, pointer</column>
<column name="dt_TVALID">in, 1, axis, dt_V_tlast, pointer</column>
<column name="dt_TREADY">out, 1, axis, dt_V_tlast, pointer</column>
<column name="dt_TLAST">in, 1, axis, dt_V_tlast, pointer</column>
<column name="din_TDATA">out, 128, axis, din_V_data_V, pointer</column>
<column name="din_TREADY">in, 1, axis, din_V_data_V, pointer</column>
<column name="din_TVALID">out, 1, axis, din_V_tlast, pointer</column>
<column name="din_TLAST">out, 1, axis, din_V_tlast, pointer</column>
<column name="control_V_TDATA">out, 32, axis, control_V, pointer</column>
<column name="control_V_TVALID">out, 1, axis, control_V, pointer</column>
<column name="control_V_TREADY">in, 1, axis, control_V, pointer</column>
<column name="din_words_TDATA">out, 8, axis, din_words_V_data_V, pointer</column>
<column name="din_words_TREADY">in, 1, axis, din_words_V_data_V, pointer</column>
<column name="din_words_TVALID">out, 1, axis, din_words_V_tlast, pointer</column>
<column name="din_words_TLAST">out, 1, axis, din_words_V_tlast, pointer</column>
<column name="dout_words_TDATA">out, 8, axis, dout_words_V_data_V, pointer</column>
<column name="dout_words_TREADY">in, 1, axis, dout_words_V_data_V, pointer</column>
<column name="dout_words_TVALID">out, 1, axis, dout_words_V_tlast, pointer</column>
<column name="dout_words_TLAST">out, 1, axis, dout_words_V_tlast, pointer</column>
</table>
</item>
</section>
</profile>
