

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Wed Nov 20 20:41:14 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.126 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.90>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%layer_normalization_input_read = read i320 @_ssdm_op_Read.ap_vld.i320P0A, i320 %layer_normalization_input"   --->   Operation 6 'read' 'layer_normalization_input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_val = trunc i320 %layer_normalization_input_read" [firmware/nnet_utils/nnet_layernorm.h:174->firmware/myproject.cpp:32]   --->   Operation 7 'trunc' 'in_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_val_19 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer_normalization_input_read, i32 16, i32 31" [firmware/nnet_utils/nnet_layernorm.h:174->firmware/myproject.cpp:32]   --->   Operation 8 'partselect' 'in_val_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_val_1 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer_normalization_input_read, i32 32, i32 47" [firmware/nnet_utils/nnet_layernorm.h:174->firmware/myproject.cpp:32]   --->   Operation 9 'partselect' 'in_val_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_val_2 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer_normalization_input_read, i32 48, i32 63" [firmware/nnet_utils/nnet_layernorm.h:174->firmware/myproject.cpp:32]   --->   Operation 10 'partselect' 'in_val_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_val_3 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer_normalization_input_read, i32 64, i32 79" [firmware/nnet_utils/nnet_layernorm.h:174->firmware/myproject.cpp:32]   --->   Operation 11 'partselect' 'in_val_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_val_4 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer_normalization_input_read, i32 80, i32 95" [firmware/nnet_utils/nnet_layernorm.h:174->firmware/myproject.cpp:32]   --->   Operation 12 'partselect' 'in_val_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_val_5 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer_normalization_input_read, i32 96, i32 111" [firmware/nnet_utils/nnet_layernorm.h:174->firmware/myproject.cpp:32]   --->   Operation 13 'partselect' 'in_val_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_val_6 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer_normalization_input_read, i32 112, i32 127" [firmware/nnet_utils/nnet_layernorm.h:174->firmware/myproject.cpp:32]   --->   Operation 14 'partselect' 'in_val_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in_val_7 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer_normalization_input_read, i32 128, i32 143" [firmware/nnet_utils/nnet_layernorm.h:174->firmware/myproject.cpp:32]   --->   Operation 15 'partselect' 'in_val_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_val_8 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer_normalization_input_read, i32 144, i32 159" [firmware/nnet_utils/nnet_layernorm.h:174->firmware/myproject.cpp:32]   --->   Operation 16 'partselect' 'in_val_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%in_val_9 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer_normalization_input_read, i32 160, i32 175" [firmware/nnet_utils/nnet_layernorm.h:174->firmware/myproject.cpp:32]   --->   Operation 17 'partselect' 'in_val_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_val_10 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer_normalization_input_read, i32 176, i32 191" [firmware/nnet_utils/nnet_layernorm.h:174->firmware/myproject.cpp:32]   --->   Operation 18 'partselect' 'in_val_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%in_val_11 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer_normalization_input_read, i32 192, i32 207" [firmware/nnet_utils/nnet_layernorm.h:174->firmware/myproject.cpp:32]   --->   Operation 19 'partselect' 'in_val_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%in_val_12 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer_normalization_input_read, i32 208, i32 223" [firmware/nnet_utils/nnet_layernorm.h:174->firmware/myproject.cpp:32]   --->   Operation 20 'partselect' 'in_val_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%in_val_13 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer_normalization_input_read, i32 224, i32 239" [firmware/nnet_utils/nnet_layernorm.h:174->firmware/myproject.cpp:32]   --->   Operation 21 'partselect' 'in_val_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%in_val_14 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer_normalization_input_read, i32 240, i32 255" [firmware/nnet_utils/nnet_layernorm.h:174->firmware/myproject.cpp:32]   --->   Operation 22 'partselect' 'in_val_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%in_val_15 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer_normalization_input_read, i32 256, i32 271" [firmware/nnet_utils/nnet_layernorm.h:174->firmware/myproject.cpp:32]   --->   Operation 23 'partselect' 'in_val_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_val_16 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer_normalization_input_read, i32 272, i32 287" [firmware/nnet_utils/nnet_layernorm.h:174->firmware/myproject.cpp:32]   --->   Operation 24 'partselect' 'in_val_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_val_17 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer_normalization_input_read, i32 288, i32 303" [firmware/nnet_utils/nnet_layernorm.h:174->firmware/myproject.cpp:32]   --->   Operation 25 'partselect' 'in_val_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%in_val_18 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer_normalization_input_read, i32 304, i32 319" [firmware/nnet_utils/nnet_layernorm.h:174->firmware/myproject.cpp:32]   --->   Operation 26 'partselect' 'in_val_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [5/5] (3.90ns)   --->   "%call_ret6_i = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val, i16 %in_val_19, i16 %in_val_1, i16 %in_val_2, i16 %in_val_3, i19 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 27 'call' 'call_ret6_i' <Predicate = true> <Delay = 3.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 28 [5/5] (3.90ns)   --->   "%call_ret1_i = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val_4, i16 %in_val_5, i16 %in_val_6, i16 %in_val_7, i16 %in_val_8, i19 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 28 'call' 'call_ret1_i' <Predicate = true> <Delay = 3.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 29 [5/5] (3.90ns)   --->   "%call_ret2_i = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val_9, i16 %in_val_10, i16 %in_val_11, i16 %in_val_12, i16 %in_val_13, i19 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 29 'call' 'call_ret2_i' <Predicate = true> <Delay = 3.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 30 [5/5] (3.90ns)   --->   "%call_ret_i = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val_14, i16 %in_val_15, i16 %in_val_16, i16 %in_val_17, i16 %in_val_18, i19 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 30 'call' 'call_ret_i' <Predicate = true> <Delay = 3.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 4.12>
ST_2 : Operation 31 [4/5] (4.12ns)   --->   "%call_ret6_i = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val, i16 %in_val_19, i16 %in_val_1, i16 %in_val_2, i16 %in_val_3, i19 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 31 'call' 'call_ret6_i' <Predicate = true> <Delay = 4.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 32 [4/5] (4.12ns)   --->   "%call_ret1_i = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val_4, i16 %in_val_5, i16 %in_val_6, i16 %in_val_7, i16 %in_val_8, i19 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 32 'call' 'call_ret1_i' <Predicate = true> <Delay = 4.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 33 [4/5] (4.12ns)   --->   "%call_ret2_i = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val_9, i16 %in_val_10, i16 %in_val_11, i16 %in_val_12, i16 %in_val_13, i19 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 33 'call' 'call_ret2_i' <Predicate = true> <Delay = 4.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 34 [4/5] (4.12ns)   --->   "%call_ret_i = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val_14, i16 %in_val_15, i16 %in_val_16, i16 %in_val_17, i16 %in_val_18, i19 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 34 'call' 'call_ret_i' <Predicate = true> <Delay = 4.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.12>
ST_3 : Operation 35 [3/5] (4.12ns)   --->   "%call_ret6_i = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val, i16 %in_val_19, i16 %in_val_1, i16 %in_val_2, i16 %in_val_3, i19 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 35 'call' 'call_ret6_i' <Predicate = true> <Delay = 4.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 36 [3/5] (4.12ns)   --->   "%call_ret1_i = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val_4, i16 %in_val_5, i16 %in_val_6, i16 %in_val_7, i16 %in_val_8, i19 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 36 'call' 'call_ret1_i' <Predicate = true> <Delay = 4.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 37 [3/5] (4.12ns)   --->   "%call_ret2_i = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val_9, i16 %in_val_10, i16 %in_val_11, i16 %in_val_12, i16 %in_val_13, i19 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 37 'call' 'call_ret2_i' <Predicate = true> <Delay = 4.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 38 [3/5] (4.12ns)   --->   "%call_ret_i = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val_14, i16 %in_val_15, i16 %in_val_16, i16 %in_val_17, i16 %in_val_18, i19 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 38 'call' 'call_ret_i' <Predicate = true> <Delay = 4.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.12>
ST_4 : Operation 39 [2/5] (4.12ns)   --->   "%call_ret6_i = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val, i16 %in_val_19, i16 %in_val_1, i16 %in_val_2, i16 %in_val_3, i19 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 39 'call' 'call_ret6_i' <Predicate = true> <Delay = 4.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 40 [2/5] (4.12ns)   --->   "%call_ret1_i = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val_4, i16 %in_val_5, i16 %in_val_6, i16 %in_val_7, i16 %in_val_8, i19 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 40 'call' 'call_ret1_i' <Predicate = true> <Delay = 4.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 41 [2/5] (4.12ns)   --->   "%call_ret2_i = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val_9, i16 %in_val_10, i16 %in_val_11, i16 %in_val_12, i16 %in_val_13, i19 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 41 'call' 'call_ret2_i' <Predicate = true> <Delay = 4.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 42 [2/5] (4.12ns)   --->   "%call_ret_i = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val_14, i16 %in_val_15, i16 %in_val_16, i16 %in_val_17, i16 %in_val_18, i19 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 42 'call' 'call_ret_i' <Predicate = true> <Delay = 4.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.12>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 44 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i320 %layer_normalization_input"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %layer_normalization_input, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %layer2_out_0"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %layer2_out_1"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %layer2_out_2"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %layer2_out_3"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %layer2_out_4"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %layer2_out_5"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %layer2_out_6"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %layer2_out_7"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %layer2_out_8"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_8, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %layer2_out_9"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %layer2_out_10"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_10, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %layer2_out_11"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %layer2_out_12"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_12, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %layer2_out_13"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_13, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %layer2_out_14"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_14, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %layer2_out_15"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_15, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %layer2_out_16"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_16, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %layer2_out_17"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_17, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %layer2_out_18"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_18, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %layer2_out_19"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_19, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/5] (4.12ns)   --->   "%call_ret6_i = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val, i16 %in_val_19, i16 %in_val_1, i16 %in_val_2, i16 %in_val_3, i19 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 87 'call' 'call_ret6_i' <Predicate = true> <Delay = 4.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%outval = extractvalue i165 %call_ret6_i" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 88 'extractvalue' 'outval' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%outval_1 = extractvalue i165 %call_ret6_i" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 89 'extractvalue' 'outval_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%outval_2 = extractvalue i165 %call_ret6_i" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 90 'extractvalue' 'outval_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%outval_3 = extractvalue i165 %call_ret6_i" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 91 'extractvalue' 'outval_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%outval_4 = extractvalue i165 %call_ret6_i" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 92 'extractvalue' 'outval_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/5] (4.12ns)   --->   "%call_ret1_i = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val_4, i16 %in_val_5, i16 %in_val_6, i16 %in_val_7, i16 %in_val_8, i19 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 93 'call' 'call_ret1_i' <Predicate = true> <Delay = 4.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%outval_5 = extractvalue i165 %call_ret1_i" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 94 'extractvalue' 'outval_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%outval_6 = extractvalue i165 %call_ret1_i" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 95 'extractvalue' 'outval_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%outval_7 = extractvalue i165 %call_ret1_i" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 96 'extractvalue' 'outval_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%outval_8 = extractvalue i165 %call_ret1_i" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 97 'extractvalue' 'outval_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%outval_9 = extractvalue i165 %call_ret1_i" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 98 'extractvalue' 'outval_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/5] (4.12ns)   --->   "%call_ret2_i = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val_9, i16 %in_val_10, i16 %in_val_11, i16 %in_val_12, i16 %in_val_13, i19 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 99 'call' 'call_ret2_i' <Predicate = true> <Delay = 4.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%outval_10 = extractvalue i165 %call_ret2_i" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 100 'extractvalue' 'outval_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%outval_11 = extractvalue i165 %call_ret2_i" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 101 'extractvalue' 'outval_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%outval_12 = extractvalue i165 %call_ret2_i" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 102 'extractvalue' 'outval_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%outval_13 = extractvalue i165 %call_ret2_i" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 103 'extractvalue' 'outval_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%outval_14 = extractvalue i165 %call_ret2_i" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 104 'extractvalue' 'outval_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/5] (4.12ns)   --->   "%call_ret_i = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val_14, i16 %in_val_15, i16 %in_val_16, i16 %in_val_17, i16 %in_val_18, i19 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 105 'call' 'call_ret_i' <Predicate = true> <Delay = 4.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%outval_15 = extractvalue i165 %call_ret_i" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 106 'extractvalue' 'outval_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%outval_16 = extractvalue i165 %call_ret_i" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 107 'extractvalue' 'outval_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%outval_17 = extractvalue i165 %call_ret_i" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 108 'extractvalue' 'outval_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%outval_18 = extractvalue i165 %call_ret_i" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 109 'extractvalue' 'outval_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%outval_19 = extractvalue i165 %call_ret_i" [firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32]   --->   Operation 110 'extractvalue' 'outval_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_vld.i33P0A, i33 %layer2_out_0, i33 %outval" [firmware/myproject.cpp:32]   --->   Operation 111 'write' 'write_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_vld.i33P0A, i33 %layer2_out_1, i33 %outval_1" [firmware/myproject.cpp:32]   --->   Operation 112 'write' 'write_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_vld.i33P0A, i33 %layer2_out_2, i33 %outval_2" [firmware/myproject.cpp:32]   --->   Operation 113 'write' 'write_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_vld.i33P0A, i33 %layer2_out_3, i33 %outval_3" [firmware/myproject.cpp:32]   --->   Operation 114 'write' 'write_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_vld.i33P0A, i33 %layer2_out_4, i33 %outval_4" [firmware/myproject.cpp:32]   --->   Operation 115 'write' 'write_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_vld.i33P0A, i33 %layer2_out_5, i33 %outval_5" [firmware/myproject.cpp:32]   --->   Operation 116 'write' 'write_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_vld.i33P0A, i33 %layer2_out_6, i33 %outval_6" [firmware/myproject.cpp:32]   --->   Operation 117 'write' 'write_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_vld.i33P0A, i33 %layer2_out_7, i33 %outval_7" [firmware/myproject.cpp:32]   --->   Operation 118 'write' 'write_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_vld.i33P0A, i33 %layer2_out_8, i33 %outval_8" [firmware/myproject.cpp:32]   --->   Operation 119 'write' 'write_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_vld.i33P0A, i33 %layer2_out_9, i33 %outval_9" [firmware/myproject.cpp:32]   --->   Operation 120 'write' 'write_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_vld.i33P0A, i33 %layer2_out_10, i33 %outval_10" [firmware/myproject.cpp:32]   --->   Operation 121 'write' 'write_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_vld.i33P0A, i33 %layer2_out_11, i33 %outval_11" [firmware/myproject.cpp:32]   --->   Operation 122 'write' 'write_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_vld.i33P0A, i33 %layer2_out_12, i33 %outval_12" [firmware/myproject.cpp:32]   --->   Operation 123 'write' 'write_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_vld.i33P0A, i33 %layer2_out_13, i33 %outval_13" [firmware/myproject.cpp:32]   --->   Operation 124 'write' 'write_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_vld.i33P0A, i33 %layer2_out_14, i33 %outval_14" [firmware/myproject.cpp:32]   --->   Operation 125 'write' 'write_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_vld.i33P0A, i33 %layer2_out_15, i33 %outval_15" [firmware/myproject.cpp:32]   --->   Operation 126 'write' 'write_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_vld.i33P0A, i33 %layer2_out_16, i33 %outval_16" [firmware/myproject.cpp:32]   --->   Operation 127 'write' 'write_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_vld.i33P0A, i33 %layer2_out_17, i33 %outval_17" [firmware/myproject.cpp:32]   --->   Operation 128 'write' 'write_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_vld.i33P0A, i33 %layer2_out_18, i33 %outval_18" [firmware/myproject.cpp:32]   --->   Operation 129 'write' 'write_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_vld.i33P0A, i33 %layer2_out_19, i33 %outval_19" [firmware/myproject.cpp:32]   --->   Operation 130 'write' 'write_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%ret_ln34 = ret" [firmware/myproject.cpp:34]   --->   Operation 131 'ret' 'ret_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 3.902ns
The critical path consists of the following:
	wire read operation ('layer_normalization_input_read') on port 'layer_normalization_input' [67]  (0.000 ns)
	'call' operation 165 bit ('call_ret6_i', firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32) to 'layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>' [88]  (3.902 ns)

 <State 2>: 4.126ns
The critical path consists of the following:
	'call' operation 165 bit ('call_ret6_i', firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32) to 'layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>' [88]  (4.126 ns)

 <State 3>: 4.126ns
The critical path consists of the following:
	'call' operation 165 bit ('call_ret6_i', firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32) to 'layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>' [88]  (4.126 ns)

 <State 4>: 4.126ns
The critical path consists of the following:
	'call' operation 165 bit ('call_ret6_i', firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32) to 'layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>' [88]  (4.126 ns)

 <State 5>: 4.126ns
The critical path consists of the following:
	'call' operation 165 bit ('call_ret6_i', firmware/nnet_utils/nnet_layernorm.h:176->firmware/myproject.cpp:32) to 'layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>' [88]  (4.126 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
