set_property IOSTANDARD LVCMOS18 [get_ports {aluc[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {aluc[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {aluc[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {aluc[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {op[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {op[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {op[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {op[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {op[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {op[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {func[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {func[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {func[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {func[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {func[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {func[0]}]
set_property PACKAGE_PIN P18 [get_ports {aluc[3]}]
set_property PACKAGE_PIN P15 [get_ports {aluc[2]}]
set_property PACKAGE_PIN P16 [get_ports {aluc[1]}]
set_property PACKAGE_PIN T19 [get_ports {aluc[0]}]
set_property PACKAGE_PIN V16 [get_ports {func[5]}]
set_property PACKAGE_PIN W16 [get_ports {func[4]}]
set_property PACKAGE_PIN R16 [get_ports {func[3]}]
set_property PACKAGE_PIN R17 [get_ports {func[2]}]
set_property PACKAGE_PIN T17 [get_ports {func[1]}]
set_property PACKAGE_PIN R18 [get_ports {func[0]}]
set_property PACKAGE_PIN T20 [get_ports {op[5]}]
set_property PACKAGE_PIN U20 [get_ports {op[4]}]
set_property PACKAGE_PIN V20 [get_ports {op[3]}]
set_property PACKAGE_PIN W20 [get_ports {op[2]}]
set_property PACKAGE_PIN Y18 [get_ports {op[1]}]
set_property PACKAGE_PIN Y19 [get_ports {op[0]}]
set_property PACKAGE_PIN V18 [get_ports wmem]
set_property PACKAGE_PIN V17 [get_ports wreg]
set_property PACKAGE_PIN W18 [get_ports regr1]
set_property PACKAGE_PIN N17 [get_ports aluimm]
set_property PACKAGE_PIN W19 [get_ports m2reg]
set_property IOSTANDARD LVCMOS18 [get_ports aluimm]
set_property IOSTANDARD LVCMOS18 [get_ports regr1]
set_property IOSTANDARD LVCMOS18 [get_ports m2reg]
set_property IOSTANDARD LVCMOS18 [get_ports wmem]
set_property IOSTANDARD LVCMOS18 [get_ports wreg]
