# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TX_UART.srcs/sources_1/imports/new/CLOCK_16.vhd" \
"../../../../TX_UART.srcs/sources_1/imports/new/COUNTER.vhd" \
"../../../../TX_UART.srcs/sources_1/imports/new/FSM.vhd" \
"../../../../TX_UART.srcs/sources_1/imports/new/TX_UART.vhd" \
"../../../../TX_UART.srcs/sim_1/imports/new/tb_TX.vhd" \

# Do not sort compile order
nosort
