

================================================================
== Vivado HLS Report for 'matrix_mult'
================================================================
* Date:           Tue Oct  9 11:52:23 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        matrix_mult_prj
* Solution:       solution5
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.170|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   46|   46|   25|   25| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 25, depth = 47


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 1
  Pipeline-0 : II = 25, D = 47, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [5 x i40]* %a, i64 0, i64 0" [matrix_mult.cpp:16]   --->   Operation 48 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (2.32ns)   --->   "%a_load = load i40* %a_addr, align 8" [matrix_mult.cpp:16]   --->   Operation 49 'load' 'a_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [5 x i40]* %b, i64 0, i64 0" [matrix_mult.cpp:16]   --->   Operation 50 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (2.32ns)   --->   "%b_load = load i40* %b_addr, align 8" [matrix_mult.cpp:16]   --->   Operation 51 'load' 'b_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>

State 2 <SV = 1> <Delay = 3.37>
ST_2 : Operation 52 [1/2] (2.32ns)   --->   "%a_load = load i40* %a_addr, align 8" [matrix_mult.cpp:16]   --->   Operation 52 'load' 'a_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = trunc i40 %a_load to i8" [matrix_mult.cpp:16]   --->   Operation 53 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/2] (2.32ns)   --->   "%b_load = load i40* %b_addr, align 8" [matrix_mult.cpp:16]   --->   Operation 54 'load' 'b_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i40 %b_load to i8" [matrix_mult.cpp:16]   --->   Operation 55 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load, i32 8, i32 15)" [matrix_mult.cpp:16]   --->   Operation 56 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_5_0_0_1 = sext i8 %tmp_2 to i16" [matrix_mult.cpp:16]   --->   Operation 57 'sext' 'tmp_5_0_0_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load, i32 8, i32 15)" [matrix_mult.cpp:16]   --->   Operation 58 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_6_0_0_1 = sext i8 %tmp_3 to i16" [matrix_mult.cpp:16]   --->   Operation 59 'sext' 'tmp_6_0_0_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [3/3] (1.05ns)   --->   "%tmp_7_0_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_0_0_1" [matrix_mult.cpp:16]   --->   Operation 60 'mul' 'tmp_7_0_0_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load, i32 16, i32 23)" [matrix_mult.cpp:16]   --->   Operation 61 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load, i32 16, i32 23)" [matrix_mult.cpp:16]   --->   Operation 62 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load, i32 24, i32 31)" [matrix_mult.cpp:16]   --->   Operation 63 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_5_0_0_3 = sext i8 %tmp_6 to i16" [matrix_mult.cpp:16]   --->   Operation 64 'sext' 'tmp_5_0_0_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load, i32 24, i32 31)" [matrix_mult.cpp:16]   --->   Operation 65 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_6_0_0_3 = sext i8 %tmp_7 to i16" [matrix_mult.cpp:16]   --->   Operation 66 'sext' 'tmp_6_0_0_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [3/3] (1.05ns)   --->   "%tmp_7_0_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_0_0_3" [matrix_mult.cpp:16]   --->   Operation 67 'mul' 'tmp_7_0_0_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load, i32 32, i32 39)" [matrix_mult.cpp:16]   --->   Operation 68 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load, i32 32, i32 39)" [matrix_mult.cpp:16]   --->   Operation 69 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr [5 x i40]* %b, i64 0, i64 1" [matrix_mult.cpp:16]   --->   Operation 70 'getelementptr' 'b_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (2.32ns)   --->   "%b_load_1 = load i40* %b_addr_1, align 8" [matrix_mult.cpp:16]   --->   Operation 71 'load' 'b_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [5 x i40]* %a, i64 0, i64 1" [matrix_mult.cpp:16]   --->   Operation 72 'getelementptr' 'a_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (2.32ns)   --->   "%a_load_1 = load i40* %a_addr_1, align 8" [matrix_mult.cpp:16]   --->   Operation 73 'load' 'a_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>

State 3 <SV = 2> <Delay = 4.17>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_s = sext i8 %tmp to i16" [matrix_mult.cpp:16]   --->   Operation 74 'sext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_14 = sext i8 %tmp_1 to i16" [matrix_mult.cpp:16]   --->   Operation 75 'sext' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (4.17ns)   --->   "%tmp_19 = mul i16 %tmp_14, %tmp_s" [matrix_mult.cpp:16]   --->   Operation 76 'mul' 'tmp_19' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [2/3] (1.05ns)   --->   "%tmp_7_0_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_0_0_1" [matrix_mult.cpp:16]   --->   Operation 77 'mul' 'tmp_7_0_0_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 78 [2/3] (1.05ns)   --->   "%tmp_7_0_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_0_0_3" [matrix_mult.cpp:16]   --->   Operation 78 'mul' 'tmp_7_0_0_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_5_0_0_4 = sext i8 %tmp_8 to i16" [matrix_mult.cpp:16]   --->   Operation 79 'sext' 'tmp_5_0_0_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_6_0_0_4 = sext i8 %tmp_9 to i16" [matrix_mult.cpp:16]   --->   Operation 80 'sext' 'tmp_6_0_0_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (4.17ns)   --->   "%tmp_7_0_0_4 = mul i16 %tmp_6_0_0_4, %tmp_5_0_0_4" [matrix_mult.cpp:16]   --->   Operation 81 'mul' 'tmp_7_0_0_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/2] (2.32ns)   --->   "%b_load_1 = load i40* %b_addr_1, align 8" [matrix_mult.cpp:16]   --->   Operation 82 'load' 'b_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i40 %b_load_1 to i8" [matrix_mult.cpp:16]   --->   Operation 83 'trunc' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_1, i32 8, i32 15)" [matrix_mult.cpp:16]   --->   Operation 84 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_1, i32 16, i32 23)" [matrix_mult.cpp:16]   --->   Operation 85 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_1, i32 24, i32 31)" [matrix_mult.cpp:16]   --->   Operation 86 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_6_0_1_3 = sext i8 %tmp_12 to i16" [matrix_mult.cpp:16]   --->   Operation 87 'sext' 'tmp_6_0_1_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [3/3] (1.05ns)   --->   "%tmp_7_0_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_0_0_3" [matrix_mult.cpp:16]   --->   Operation 88 'mul' 'tmp_7_0_1_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_1, i32 32, i32 39)" [matrix_mult.cpp:16]   --->   Operation 89 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr [5 x i40]* %b, i64 0, i64 2" [matrix_mult.cpp:16]   --->   Operation 90 'getelementptr' 'b_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [2/2] (2.32ns)   --->   "%b_load_2 = load i40* %b_addr_2, align 8" [matrix_mult.cpp:16]   --->   Operation 91 'load' 'b_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>
ST_3 : Operation 92 [1/2] (2.32ns)   --->   "%a_load_1 = load i40* %a_addr_1, align 8" [matrix_mult.cpp:16]   --->   Operation 92 'load' 'a_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_44 = trunc i40 %a_load_1 to i8" [matrix_mult.cpp:16]   --->   Operation 93 'trunc' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_30 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_1, i32 8, i32 15)" [matrix_mult.cpp:16]   --->   Operation 94 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_1, i32 16, i32 23)" [matrix_mult.cpp:16]   --->   Operation 95 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_1, i32 24, i32 31)" [matrix_mult.cpp:16]   --->   Operation 96 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_5_1_0_3 = sext i8 %tmp_32 to i16" [matrix_mult.cpp:16]   --->   Operation 97 'sext' 'tmp_5_1_0_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [3/3] (1.05ns)   --->   "%tmp_7_1_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_1_0_3" [matrix_mult.cpp:16]   --->   Operation 98 'mul' 'tmp_7_1_0_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_33 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_1, i32 32, i32 39)" [matrix_mult.cpp:16]   --->   Operation 99 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [3/3] (1.05ns)   --->   "%tmp_7_1_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_1_0_3" [matrix_mult.cpp:16]   --->   Operation 100 'mul' 'tmp_7_1_1_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr [5 x i40]* %a, i64 0, i64 2" [matrix_mult.cpp:16]   --->   Operation 101 'getelementptr' 'a_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [2/2] (2.32ns)   --->   "%a_load_2 = load i40* %a_addr_2, align 8" [matrix_mult.cpp:16]   --->   Operation 102 'load' 'a_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>

State 4 <SV = 3> <Delay = 4.17>
ST_4 : Operation 103 [1/3] (0.00ns)   --->   "%tmp_7_0_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_0_0_1" [matrix_mult.cpp:16]   --->   Operation 103 'mul' 'tmp_7_0_0_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 104 [1/3] (0.00ns)   --->   "%tmp_7_0_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_0_0_3" [matrix_mult.cpp:16]   --->   Operation 104 'mul' 'tmp_7_0_0_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 105 [1/1] (3.02ns)   --->   "%tmp1 = add i16 %tmp_19, %tmp_7_0_0_1" [matrix_mult.cpp:16]   --->   Operation 105 'add' 'tmp1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 106 [1/1] (3.02ns)   --->   "%tmp3 = add i16 %tmp_7_0_0_4, %tmp_7_0_0_3" [matrix_mult.cpp:16]   --->   Operation 106 'add' 'tmp3' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 107 [2/3] (1.05ns)   --->   "%tmp_7_0_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_0_0_3" [matrix_mult.cpp:16]   --->   Operation 107 'mul' 'tmp_7_0_1_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_6_0_1_4 = sext i8 %tmp_13 to i16" [matrix_mult.cpp:16]   --->   Operation 108 'sext' 'tmp_6_0_1_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (4.17ns)   --->   "%tmp_7_0_1_4 = mul i16 %tmp_6_0_1_4, %tmp_5_0_0_4" [matrix_mult.cpp:16]   --->   Operation 109 'mul' 'tmp_7_0_1_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/2] (2.32ns)   --->   "%b_load_2 = load i40* %b_addr_2, align 8" [matrix_mult.cpp:16]   --->   Operation 110 'load' 'b_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_29 = trunc i40 %b_load_2 to i8" [matrix_mult.cpp:16]   --->   Operation 111 'trunc' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_2, i32 8, i32 15)" [matrix_mult.cpp:16]   --->   Operation 112 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_2, i32 16, i32 23)" [matrix_mult.cpp:16]   --->   Operation 113 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_2, i32 24, i32 31)" [matrix_mult.cpp:16]   --->   Operation 114 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_6_0_2_3 = sext i8 %tmp_17 to i16" [matrix_mult.cpp:16]   --->   Operation 115 'sext' 'tmp_6_0_2_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [3/3] (1.05ns)   --->   "%tmp_7_0_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_0_0_3" [matrix_mult.cpp:16]   --->   Operation 116 'mul' 'tmp_7_0_2_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_2, i32 32, i32 39)" [matrix_mult.cpp:16]   --->   Operation 117 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%b_addr_3 = getelementptr [5 x i40]* %b, i64 0, i64 3" [matrix_mult.cpp:16]   --->   Operation 118 'getelementptr' 'b_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [2/2] (2.32ns)   --->   "%b_load_3 = load i40* %b_addr_3, align 8" [matrix_mult.cpp:16]   --->   Operation 119 'load' 'b_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>
ST_4 : Operation 120 [2/3] (1.05ns)   --->   "%tmp_7_1_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_1_0_3" [matrix_mult.cpp:16]   --->   Operation 120 'mul' 'tmp_7_1_0_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_5_1_0_4 = sext i8 %tmp_33 to i16" [matrix_mult.cpp:16]   --->   Operation 121 'sext' 'tmp_5_1_0_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (4.17ns)   --->   "%tmp_7_1_0_4 = mul i16 %tmp_6_0_0_4, %tmp_5_1_0_4" [matrix_mult.cpp:16]   --->   Operation 122 'mul' 'tmp_7_1_0_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [2/3] (1.05ns)   --->   "%tmp_7_1_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_1_0_3" [matrix_mult.cpp:16]   --->   Operation 123 'mul' 'tmp_7_1_1_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 124 [1/1] (4.17ns)   --->   "%tmp_7_1_1_4 = mul i16 %tmp_6_0_1_4, %tmp_5_1_0_4" [matrix_mult.cpp:16]   --->   Operation 124 'mul' 'tmp_7_1_1_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [3/3] (1.05ns)   --->   "%tmp_7_1_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_1_0_3" [matrix_mult.cpp:16]   --->   Operation 125 'mul' 'tmp_7_1_2_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 126 [1/2] (2.32ns)   --->   "%a_load_2 = load i40* %a_addr_2, align 8" [matrix_mult.cpp:16]   --->   Operation 126 'load' 'a_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_49 = trunc i40 %a_load_2 to i8" [matrix_mult.cpp:16]   --->   Operation 127 'trunc' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_35 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_2, i32 8, i32 15)" [matrix_mult.cpp:16]   --->   Operation 128 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_2, i32 16, i32 23)" [matrix_mult.cpp:16]   --->   Operation 129 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_2, i32 24, i32 31)" [matrix_mult.cpp:16]   --->   Operation 130 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_5_2_0_3 = sext i8 %tmp_37 to i16" [matrix_mult.cpp:16]   --->   Operation 131 'sext' 'tmp_5_2_0_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [3/3] (1.05ns)   --->   "%tmp_7_2_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_2_0_3" [matrix_mult.cpp:16]   --->   Operation 132 'mul' 'tmp_7_2_0_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_38 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_2, i32 32, i32 39)" [matrix_mult.cpp:16]   --->   Operation 133 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%a_addr_3 = getelementptr [5 x i40]* %a, i64 0, i64 3" [matrix_mult.cpp:16]   --->   Operation 134 'getelementptr' 'a_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [2/2] (2.32ns)   --->   "%a_load_3 = load i40* %a_addr_3, align 8" [matrix_mult.cpp:16]   --->   Operation 135 'load' 'a_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>

State 5 <SV = 4> <Delay = 4.17>
ST_5 : Operation 136 [1/3] (0.00ns)   --->   "%tmp_7_0_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_0_0_3" [matrix_mult.cpp:16]   --->   Operation 136 'mul' 'tmp_7_0_1_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 137 [1/1] (3.02ns)   --->   "%tmp6 = add i16 %tmp_7_0_1_4, %tmp_7_0_1_3" [matrix_mult.cpp:16]   --->   Operation 137 'add' 'tmp6' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 138 [2/3] (1.05ns)   --->   "%tmp_7_0_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_0_0_3" [matrix_mult.cpp:16]   --->   Operation 138 'mul' 'tmp_7_0_2_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_6_0_2_4 = sext i8 %tmp_18 to i16" [matrix_mult.cpp:16]   --->   Operation 139 'sext' 'tmp_6_0_2_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (4.17ns)   --->   "%tmp_7_0_2_4 = mul i16 %tmp_6_0_2_4, %tmp_5_0_0_4" [matrix_mult.cpp:16]   --->   Operation 140 'mul' 'tmp_7_0_2_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/2] (2.32ns)   --->   "%b_load_3 = load i40* %b_addr_3, align 8" [matrix_mult.cpp:16]   --->   Operation 141 'load' 'b_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_34 = trunc i40 %b_load_3 to i8" [matrix_mult.cpp:16]   --->   Operation 142 'trunc' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_3, i32 8, i32 15)" [matrix_mult.cpp:16]   --->   Operation 143 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_3, i32 16, i32 23)" [matrix_mult.cpp:16]   --->   Operation 144 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_3, i32 24, i32 31)" [matrix_mult.cpp:16]   --->   Operation 145 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_6_0_3_3 = sext i8 %tmp_22 to i16" [matrix_mult.cpp:16]   --->   Operation 146 'sext' 'tmp_6_0_3_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [3/3] (1.05ns)   --->   "%tmp_7_0_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_0_0_3" [matrix_mult.cpp:16]   --->   Operation 147 'mul' 'tmp_7_0_3_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_3, i32 32, i32 39)" [matrix_mult.cpp:16]   --->   Operation 148 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%b_addr_4 = getelementptr [5 x i40]* %b, i64 0, i64 4" [matrix_mult.cpp:16]   --->   Operation 149 'getelementptr' 'b_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [2/2] (2.32ns)   --->   "%b_load_4 = load i40* %b_addr_4, align 8" [matrix_mult.cpp:16]   --->   Operation 150 'load' 'b_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>
ST_5 : Operation 151 [1/3] (0.00ns)   --->   "%tmp_7_1_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_1_0_3" [matrix_mult.cpp:16]   --->   Operation 151 'mul' 'tmp_7_1_0_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 152 [1/1] (3.02ns)   --->   "%tmp18 = add i16 %tmp_7_1_0_4, %tmp_7_1_0_3" [matrix_mult.cpp:16]   --->   Operation 152 'add' 'tmp18' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 153 [1/3] (0.00ns)   --->   "%tmp_7_1_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_1_0_3" [matrix_mult.cpp:16]   --->   Operation 153 'mul' 'tmp_7_1_1_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 154 [1/1] (3.02ns)   --->   "%tmp21 = add i16 %tmp_7_1_1_4, %tmp_7_1_1_3" [matrix_mult.cpp:16]   --->   Operation 154 'add' 'tmp21' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 155 [2/3] (1.05ns)   --->   "%tmp_7_1_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_1_0_3" [matrix_mult.cpp:16]   --->   Operation 155 'mul' 'tmp_7_1_2_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 156 [1/1] (4.17ns)   --->   "%tmp_7_1_2_4 = mul i16 %tmp_6_0_2_4, %tmp_5_1_0_4" [matrix_mult.cpp:16]   --->   Operation 156 'mul' 'tmp_7_1_2_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [3/3] (1.05ns)   --->   "%tmp_7_1_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_1_0_3" [matrix_mult.cpp:16]   --->   Operation 157 'mul' 'tmp_7_1_3_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 158 [2/3] (1.05ns)   --->   "%tmp_7_2_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_2_0_3" [matrix_mult.cpp:16]   --->   Operation 158 'mul' 'tmp_7_2_0_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_5_2_0_4 = sext i8 %tmp_38 to i16" [matrix_mult.cpp:16]   --->   Operation 159 'sext' 'tmp_5_2_0_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (4.17ns)   --->   "%tmp_7_2_0_4 = mul i16 %tmp_6_0_0_4, %tmp_5_2_0_4" [matrix_mult.cpp:16]   --->   Operation 160 'mul' 'tmp_7_2_0_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [3/3] (1.05ns)   --->   "%tmp_7_2_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_2_0_3" [matrix_mult.cpp:16]   --->   Operation 161 'mul' 'tmp_7_2_1_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 162 [1/2] (2.32ns)   --->   "%a_load_3 = load i40* %a_addr_3, align 8" [matrix_mult.cpp:16]   --->   Operation 162 'load' 'a_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_50 = trunc i40 %a_load_3 to i8" [matrix_mult.cpp:16]   --->   Operation 163 'trunc' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_3, i32 8, i32 15)" [matrix_mult.cpp:16]   --->   Operation 164 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_3, i32 16, i32 23)" [matrix_mult.cpp:16]   --->   Operation 165 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_42 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_3, i32 24, i32 31)" [matrix_mult.cpp:16]   --->   Operation 166 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_43 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_3, i32 32, i32 39)" [matrix_mult.cpp:16]   --->   Operation 167 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%a_addr_4 = getelementptr [5 x i40]* %a, i64 0, i64 4" [matrix_mult.cpp:16]   --->   Operation 168 'getelementptr' 'a_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [2/2] (2.32ns)   --->   "%a_load_4 = load i40* %a_addr_4, align 8" [matrix_mult.cpp:16]   --->   Operation 169 'load' 'a_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>

State 6 <SV = 5> <Delay = 4.17>
ST_6 : Operation 170 [1/3] (0.00ns)   --->   "%tmp_7_0_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_0_0_3" [matrix_mult.cpp:16]   --->   Operation 170 'mul' 'tmp_7_0_2_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 171 [1/1] (3.02ns)   --->   "%tmp9 = add i16 %tmp_7_0_2_4, %tmp_7_0_2_3" [matrix_mult.cpp:16]   --->   Operation 171 'add' 'tmp9' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 172 [2/3] (1.05ns)   --->   "%tmp_7_0_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_0_0_3" [matrix_mult.cpp:16]   --->   Operation 172 'mul' 'tmp_7_0_3_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_6_0_3_4 = sext i8 %tmp_23 to i16" [matrix_mult.cpp:16]   --->   Operation 173 'sext' 'tmp_6_0_3_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (4.17ns)   --->   "%tmp_7_0_3_4 = mul i16 %tmp_6_0_3_4, %tmp_5_0_0_4" [matrix_mult.cpp:16]   --->   Operation 174 'mul' 'tmp_7_0_3_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [1/2] (2.32ns)   --->   "%b_load_4 = load i40* %b_addr_4, align 8" [matrix_mult.cpp:16]   --->   Operation 175 'load' 'b_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_39 = trunc i40 %b_load_4 to i8" [matrix_mult.cpp:16]   --->   Operation 176 'trunc' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_4, i32 8, i32 15)" [matrix_mult.cpp:16]   --->   Operation 177 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_4, i32 16, i32 23)" [matrix_mult.cpp:16]   --->   Operation 178 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_4, i32 24, i32 31)" [matrix_mult.cpp:16]   --->   Operation 179 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_6_0_4_3 = sext i8 %tmp_27 to i16" [matrix_mult.cpp:16]   --->   Operation 180 'sext' 'tmp_6_0_4_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [3/3] (1.05ns)   --->   "%tmp_7_0_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_0_0_3" [matrix_mult.cpp:16]   --->   Operation 181 'mul' 'tmp_7_0_4_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %b_load_4, i32 32, i32 39)" [matrix_mult.cpp:16]   --->   Operation 182 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/3] (0.00ns)   --->   "%tmp_7_1_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_1_0_3" [matrix_mult.cpp:16]   --->   Operation 183 'mul' 'tmp_7_1_2_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 184 [1/1] (3.02ns)   --->   "%tmp24 = add i16 %tmp_7_1_2_4, %tmp_7_1_2_3" [matrix_mult.cpp:16]   --->   Operation 184 'add' 'tmp24' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 185 [2/3] (1.05ns)   --->   "%tmp_7_1_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_1_0_3" [matrix_mult.cpp:16]   --->   Operation 185 'mul' 'tmp_7_1_3_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 186 [1/1] (4.17ns)   --->   "%tmp_7_1_3_4 = mul i16 %tmp_6_0_3_4, %tmp_5_1_0_4" [matrix_mult.cpp:16]   --->   Operation 186 'mul' 'tmp_7_1_3_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 187 [3/3] (1.05ns)   --->   "%tmp_7_1_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_1_0_3" [matrix_mult.cpp:16]   --->   Operation 187 'mul' 'tmp_7_1_4_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 188 [1/3] (0.00ns)   --->   "%tmp_7_2_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_2_0_3" [matrix_mult.cpp:16]   --->   Operation 188 'mul' 'tmp_7_2_0_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 189 [1/1] (3.02ns)   --->   "%tmp33 = add i16 %tmp_7_2_0_4, %tmp_7_2_0_3" [matrix_mult.cpp:16]   --->   Operation 189 'add' 'tmp33' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 190 [2/3] (1.05ns)   --->   "%tmp_7_2_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_2_0_3" [matrix_mult.cpp:16]   --->   Operation 190 'mul' 'tmp_7_2_1_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 191 [1/1] (4.17ns)   --->   "%tmp_7_2_1_4 = mul i16 %tmp_6_0_1_4, %tmp_5_2_0_4" [matrix_mult.cpp:16]   --->   Operation 191 'mul' 'tmp_7_2_1_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 192 [3/3] (1.05ns)   --->   "%tmp_7_2_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_2_0_3" [matrix_mult.cpp:16]   --->   Operation 192 'mul' 'tmp_7_2_2_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 193 [1/2] (2.32ns)   --->   "%a_load_4 = load i40* %a_addr_4, align 8" [matrix_mult.cpp:16]   --->   Operation 193 'load' 'a_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_61 = trunc i40 %a_load_4 to i8" [matrix_mult.cpp:16]   --->   Operation 194 'trunc' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_4, i32 8, i32 15)" [matrix_mult.cpp:16]   --->   Operation 195 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_46 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_4, i32 16, i32 23)" [matrix_mult.cpp:16]   --->   Operation 196 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_4, i32 24, i32 31)" [matrix_mult.cpp:16]   --->   Operation 197 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %a_load_4, i32 32, i32 39)" [matrix_mult.cpp:16]   --->   Operation 198 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.17>
ST_7 : Operation 199 [1/3] (0.00ns)   --->   "%tmp_7_0_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_0_0_3" [matrix_mult.cpp:16]   --->   Operation 199 'mul' 'tmp_7_0_3_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 200 [1/1] (3.02ns)   --->   "%tmp12 = add i16 %tmp_7_0_3_4, %tmp_7_0_3_3" [matrix_mult.cpp:16]   --->   Operation 200 'add' 'tmp12' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 201 [2/3] (1.05ns)   --->   "%tmp_7_0_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_0_0_3" [matrix_mult.cpp:16]   --->   Operation 201 'mul' 'tmp_7_0_4_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_6_0_4_4 = sext i8 %tmp_28 to i16" [matrix_mult.cpp:16]   --->   Operation 202 'sext' 'tmp_6_0_4_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (4.17ns)   --->   "%tmp_7_0_4_4 = mul i16 %tmp_6_0_4_4, %tmp_5_0_0_4" [matrix_mult.cpp:16]   --->   Operation 203 'mul' 'tmp_7_0_4_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 204 [1/3] (0.00ns)   --->   "%tmp_7_1_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_1_0_3" [matrix_mult.cpp:16]   --->   Operation 204 'mul' 'tmp_7_1_3_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 205 [1/1] (3.02ns)   --->   "%tmp27 = add i16 %tmp_7_1_3_4, %tmp_7_1_3_3" [matrix_mult.cpp:16]   --->   Operation 205 'add' 'tmp27' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 206 [2/3] (1.05ns)   --->   "%tmp_7_1_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_1_0_3" [matrix_mult.cpp:16]   --->   Operation 206 'mul' 'tmp_7_1_4_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 207 [1/1] (4.17ns)   --->   "%tmp_7_1_4_4 = mul i16 %tmp_6_0_4_4, %tmp_5_1_0_4" [matrix_mult.cpp:16]   --->   Operation 207 'mul' 'tmp_7_1_4_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 208 [1/3] (0.00ns)   --->   "%tmp_7_2_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_2_0_3" [matrix_mult.cpp:16]   --->   Operation 208 'mul' 'tmp_7_2_1_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 209 [1/1] (3.02ns)   --->   "%tmp36 = add i16 %tmp_7_2_1_4, %tmp_7_2_1_3" [matrix_mult.cpp:16]   --->   Operation 209 'add' 'tmp36' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 210 [2/3] (1.05ns)   --->   "%tmp_7_2_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_2_0_3" [matrix_mult.cpp:16]   --->   Operation 210 'mul' 'tmp_7_2_2_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 211 [1/1] (4.17ns)   --->   "%tmp_7_2_2_4 = mul i16 %tmp_6_0_2_4, %tmp_5_2_0_4" [matrix_mult.cpp:16]   --->   Operation 211 'mul' 'tmp_7_2_2_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 212 [3/3] (1.05ns)   --->   "%tmp_7_2_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_2_0_3" [matrix_mult.cpp:16]   --->   Operation 212 'mul' 'tmp_7_2_3_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 213 [3/3] (1.05ns)   --->   "%tmp_7_2_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_2_0_3" [matrix_mult.cpp:16]   --->   Operation 213 'mul' 'tmp_7_2_4_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_5_3_0_3 = sext i8 %tmp_42 to i16" [matrix_mult.cpp:16]   --->   Operation 214 'sext' 'tmp_5_3_0_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 215 [3/3] (1.05ns)   --->   "%tmp_7_3_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_3_0_3" [matrix_mult.cpp:16]   --->   Operation 215 'mul' 'tmp_7_3_0_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 4.17>
ST_8 : Operation 216 [1/3] (0.00ns)   --->   "%tmp_7_0_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_0_0_3" [matrix_mult.cpp:16]   --->   Operation 216 'mul' 'tmp_7_0_4_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 217 [1/1] (3.02ns)   --->   "%tmp15 = add i16 %tmp_7_0_4_4, %tmp_7_0_4_3" [matrix_mult.cpp:16]   --->   Operation 217 'add' 'tmp15' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 218 [1/3] (0.00ns)   --->   "%tmp_7_1_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_1_0_3" [matrix_mult.cpp:16]   --->   Operation 218 'mul' 'tmp_7_1_4_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 219 [1/1] (3.02ns)   --->   "%tmp30 = add i16 %tmp_7_1_4_4, %tmp_7_1_4_3" [matrix_mult.cpp:16]   --->   Operation 219 'add' 'tmp30' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 220 [1/3] (0.00ns)   --->   "%tmp_7_2_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_2_0_3" [matrix_mult.cpp:16]   --->   Operation 220 'mul' 'tmp_7_2_2_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 221 [1/1] (3.02ns)   --->   "%tmp39 = add i16 %tmp_7_2_2_4, %tmp_7_2_2_3" [matrix_mult.cpp:16]   --->   Operation 221 'add' 'tmp39' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 222 [2/3] (1.05ns)   --->   "%tmp_7_2_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_2_0_3" [matrix_mult.cpp:16]   --->   Operation 222 'mul' 'tmp_7_2_3_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 223 [1/1] (4.17ns)   --->   "%tmp_7_2_3_4 = mul i16 %tmp_6_0_3_4, %tmp_5_2_0_4" [matrix_mult.cpp:16]   --->   Operation 223 'mul' 'tmp_7_2_3_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 224 [2/3] (1.05ns)   --->   "%tmp_7_2_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_2_0_3" [matrix_mult.cpp:16]   --->   Operation 224 'mul' 'tmp_7_2_4_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 225 [1/1] (4.17ns)   --->   "%tmp_7_2_4_4 = mul i16 %tmp_6_0_4_4, %tmp_5_2_0_4" [matrix_mult.cpp:16]   --->   Operation 225 'mul' 'tmp_7_2_4_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 226 [2/3] (1.05ns)   --->   "%tmp_7_3_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_3_0_3" [matrix_mult.cpp:16]   --->   Operation 226 'mul' 'tmp_7_3_0_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_5_3_0_4 = sext i8 %tmp_43 to i16" [matrix_mult.cpp:16]   --->   Operation 227 'sext' 'tmp_5_3_0_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (4.17ns)   --->   "%tmp_7_3_0_4 = mul i16 %tmp_6_0_0_4, %tmp_5_3_0_4" [matrix_mult.cpp:16]   --->   Operation 228 'mul' 'tmp_7_3_0_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 229 [3/3] (1.05ns)   --->   "%tmp_7_3_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_3_0_3" [matrix_mult.cpp:16]   --->   Operation 229 'mul' 'tmp_7_3_1_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 230 [3/3] (1.05ns)   --->   "%tmp_7_3_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_3_0_3" [matrix_mult.cpp:16]   --->   Operation 230 'mul' 'tmp_7_3_2_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 231 [3/3] (1.05ns)   --->   "%tmp_7_3_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_3_0_3" [matrix_mult.cpp:16]   --->   Operation 231 'mul' 'tmp_7_3_3_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 4.17>
ST_9 : Operation 232 [1/3] (0.00ns)   --->   "%tmp_7_2_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_2_0_3" [matrix_mult.cpp:16]   --->   Operation 232 'mul' 'tmp_7_2_3_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 233 [1/1] (3.02ns)   --->   "%tmp42 = add i16 %tmp_7_2_3_4, %tmp_7_2_3_3" [matrix_mult.cpp:16]   --->   Operation 233 'add' 'tmp42' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 234 [1/3] (0.00ns)   --->   "%tmp_7_2_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_2_0_3" [matrix_mult.cpp:16]   --->   Operation 234 'mul' 'tmp_7_2_4_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 235 [1/1] (3.02ns)   --->   "%tmp45 = add i16 %tmp_7_2_4_4, %tmp_7_2_4_3" [matrix_mult.cpp:16]   --->   Operation 235 'add' 'tmp45' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 236 [1/3] (0.00ns)   --->   "%tmp_7_3_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_3_0_3" [matrix_mult.cpp:16]   --->   Operation 236 'mul' 'tmp_7_3_0_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 237 [1/1] (3.02ns)   --->   "%tmp48 = add i16 %tmp_7_3_0_4, %tmp_7_3_0_3" [matrix_mult.cpp:16]   --->   Operation 237 'add' 'tmp48' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 238 [2/3] (1.05ns)   --->   "%tmp_7_3_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_3_0_3" [matrix_mult.cpp:16]   --->   Operation 238 'mul' 'tmp_7_3_1_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 239 [1/1] (4.17ns)   --->   "%tmp_7_3_1_4 = mul i16 %tmp_6_0_1_4, %tmp_5_3_0_4" [matrix_mult.cpp:16]   --->   Operation 239 'mul' 'tmp_7_3_1_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 240 [2/3] (1.05ns)   --->   "%tmp_7_3_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_3_0_3" [matrix_mult.cpp:16]   --->   Operation 240 'mul' 'tmp_7_3_2_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 241 [1/1] (4.17ns)   --->   "%tmp_7_3_2_4 = mul i16 %tmp_6_0_2_4, %tmp_5_3_0_4" [matrix_mult.cpp:16]   --->   Operation 241 'mul' 'tmp_7_3_2_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 242 [2/3] (1.05ns)   --->   "%tmp_7_3_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_3_0_3" [matrix_mult.cpp:16]   --->   Operation 242 'mul' 'tmp_7_3_3_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 243 [1/1] (4.17ns)   --->   "%tmp_7_3_3_4 = mul i16 %tmp_6_0_3_4, %tmp_5_3_0_4" [matrix_mult.cpp:16]   --->   Operation 243 'mul' 'tmp_7_3_3_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 244 [3/3] (1.05ns)   --->   "%tmp_7_3_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_3_0_3" [matrix_mult.cpp:16]   --->   Operation 244 'mul' 'tmp_7_3_4_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_5_4_0_3 = sext i8 %tmp_47 to i16" [matrix_mult.cpp:16]   --->   Operation 245 'sext' 'tmp_5_4_0_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 246 [3/3] (1.05ns)   --->   "%tmp_7_4_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_4_0_3" [matrix_mult.cpp:16]   --->   Operation 246 'mul' 'tmp_7_4_0_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 247 [3/3] (1.05ns)   --->   "%tmp_7_4_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_4_0_3" [matrix_mult.cpp:16]   --->   Operation 247 'mul' 'tmp_7_4_1_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 4.17>
ST_10 : Operation 248 [1/3] (0.00ns)   --->   "%tmp_7_3_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_3_0_3" [matrix_mult.cpp:16]   --->   Operation 248 'mul' 'tmp_7_3_1_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 249 [1/1] (3.02ns)   --->   "%tmp51 = add i16 %tmp_7_3_1_4, %tmp_7_3_1_3" [matrix_mult.cpp:16]   --->   Operation 249 'add' 'tmp51' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 250 [1/3] (0.00ns)   --->   "%tmp_7_3_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_3_0_3" [matrix_mult.cpp:16]   --->   Operation 250 'mul' 'tmp_7_3_2_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 251 [1/1] (3.02ns)   --->   "%tmp54 = add i16 %tmp_7_3_2_4, %tmp_7_3_2_3" [matrix_mult.cpp:16]   --->   Operation 251 'add' 'tmp54' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 252 [1/3] (0.00ns)   --->   "%tmp_7_3_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_3_0_3" [matrix_mult.cpp:16]   --->   Operation 252 'mul' 'tmp_7_3_3_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 253 [1/1] (3.02ns)   --->   "%tmp57 = add i16 %tmp_7_3_3_4, %tmp_7_3_3_3" [matrix_mult.cpp:16]   --->   Operation 253 'add' 'tmp57' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 254 [2/3] (1.05ns)   --->   "%tmp_7_3_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_3_0_3" [matrix_mult.cpp:16]   --->   Operation 254 'mul' 'tmp_7_3_4_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 255 [1/1] (4.17ns)   --->   "%tmp_7_3_4_4 = mul i16 %tmp_6_0_4_4, %tmp_5_3_0_4" [matrix_mult.cpp:16]   --->   Operation 255 'mul' 'tmp_7_3_4_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 256 [2/3] (1.05ns)   --->   "%tmp_7_4_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_4_0_3" [matrix_mult.cpp:16]   --->   Operation 256 'mul' 'tmp_7_4_0_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_5_4_0_4 = sext i8 %tmp_48 to i16" [matrix_mult.cpp:16]   --->   Operation 257 'sext' 'tmp_5_4_0_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 258 [1/1] (4.17ns)   --->   "%tmp_7_4_0_4 = mul i16 %tmp_6_0_0_4, %tmp_5_4_0_4" [matrix_mult.cpp:16]   --->   Operation 258 'mul' 'tmp_7_4_0_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 259 [2/3] (1.05ns)   --->   "%tmp_7_4_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_4_0_3" [matrix_mult.cpp:16]   --->   Operation 259 'mul' 'tmp_7_4_1_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 260 [1/1] (4.17ns)   --->   "%tmp_7_4_1_4 = mul i16 %tmp_6_0_1_4, %tmp_5_4_0_4" [matrix_mult.cpp:16]   --->   Operation 260 'mul' 'tmp_7_4_1_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 261 [3/3] (1.05ns)   --->   "%tmp_7_4_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_4_0_3" [matrix_mult.cpp:16]   --->   Operation 261 'mul' 'tmp_7_4_2_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 262 [3/3] (1.05ns)   --->   "%tmp_7_4_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_4_0_3" [matrix_mult.cpp:16]   --->   Operation 262 'mul' 'tmp_7_4_3_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 263 [3/3] (1.05ns)   --->   "%tmp_7_4_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_4_0_3" [matrix_mult.cpp:16]   --->   Operation 263 'mul' 'tmp_7_4_4_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 4.17>
ST_11 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_6_0_1_1 = sext i8 %tmp_10 to i16" [matrix_mult.cpp:16]   --->   Operation 264 'sext' 'tmp_6_0_1_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 265 [3/3] (1.05ns)   --->   "%tmp_7_0_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_0_0_1" [matrix_mult.cpp:16]   --->   Operation 265 'mul' 'tmp_7_0_1_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_6_0_2_1 = sext i8 %tmp_15 to i16" [matrix_mult.cpp:16]   --->   Operation 266 'sext' 'tmp_6_0_2_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 267 [3/3] (1.05ns)   --->   "%tmp_7_0_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_0_0_1" [matrix_mult.cpp:16]   --->   Operation 267 'mul' 'tmp_7_0_2_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_6_0_3_1 = sext i8 %tmp_20 to i16" [matrix_mult.cpp:16]   --->   Operation 268 'sext' 'tmp_6_0_3_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 269 [3/3] (1.05ns)   --->   "%tmp_7_0_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_0_0_1" [matrix_mult.cpp:16]   --->   Operation 269 'mul' 'tmp_7_0_3_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 270 [1/3] (0.00ns)   --->   "%tmp_7_3_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_3_0_3" [matrix_mult.cpp:16]   --->   Operation 270 'mul' 'tmp_7_3_4_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 271 [1/1] (3.02ns)   --->   "%tmp60 = add i16 %tmp_7_3_4_4, %tmp_7_3_4_3" [matrix_mult.cpp:16]   --->   Operation 271 'add' 'tmp60' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 272 [1/3] (0.00ns)   --->   "%tmp_7_4_0_3 = mul i16 %tmp_6_0_0_3, %tmp_5_4_0_3" [matrix_mult.cpp:16]   --->   Operation 272 'mul' 'tmp_7_4_0_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 273 [1/1] (3.02ns)   --->   "%tmp63 = add i16 %tmp_7_4_0_4, %tmp_7_4_0_3" [matrix_mult.cpp:16]   --->   Operation 273 'add' 'tmp63' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 274 [1/3] (0.00ns)   --->   "%tmp_7_4_1_3 = mul i16 %tmp_6_0_1_3, %tmp_5_4_0_3" [matrix_mult.cpp:16]   --->   Operation 274 'mul' 'tmp_7_4_1_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 275 [1/1] (3.02ns)   --->   "%tmp66 = add i16 %tmp_7_4_1_4, %tmp_7_4_1_3" [matrix_mult.cpp:16]   --->   Operation 275 'add' 'tmp66' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 276 [2/3] (1.05ns)   --->   "%tmp_7_4_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_4_0_3" [matrix_mult.cpp:16]   --->   Operation 276 'mul' 'tmp_7_4_2_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 277 [1/1] (4.17ns)   --->   "%tmp_7_4_2_4 = mul i16 %tmp_6_0_2_4, %tmp_5_4_0_4" [matrix_mult.cpp:16]   --->   Operation 277 'mul' 'tmp_7_4_2_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 278 [2/3] (1.05ns)   --->   "%tmp_7_4_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_4_0_3" [matrix_mult.cpp:16]   --->   Operation 278 'mul' 'tmp_7_4_3_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 279 [1/1] (4.17ns)   --->   "%tmp_7_4_3_4 = mul i16 %tmp_6_0_3_4, %tmp_5_4_0_4" [matrix_mult.cpp:16]   --->   Operation 279 'mul' 'tmp_7_4_3_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 280 [2/3] (1.05ns)   --->   "%tmp_7_4_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_4_0_3" [matrix_mult.cpp:16]   --->   Operation 280 'mul' 'tmp_7_4_4_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 281 [1/1] (4.17ns)   --->   "%tmp_7_4_4_4 = mul i16 %tmp_6_0_4_4, %tmp_5_4_0_4" [matrix_mult.cpp:16]   --->   Operation 281 'mul' 'tmp_7_4_4_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.17>
ST_12 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_6_0_1 = sext i8 %tmp_24 to i16" [matrix_mult.cpp:16]   --->   Operation 282 'sext' 'tmp_6_0_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 283 [1/1] (4.17ns)   --->   "%tmp_7_0_1 = mul i16 %tmp_6_0_1, %tmp_s" [matrix_mult.cpp:16]   --->   Operation 283 'mul' 'tmp_7_0_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 284 [2/3] (1.05ns)   --->   "%tmp_7_0_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_0_0_1" [matrix_mult.cpp:16]   --->   Operation 284 'mul' 'tmp_7_0_1_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_6_0_2 = sext i8 %tmp_29 to i16" [matrix_mult.cpp:16]   --->   Operation 285 'sext' 'tmp_6_0_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 286 [1/1] (4.17ns)   --->   "%tmp_7_0_2 = mul i16 %tmp_6_0_2, %tmp_s" [matrix_mult.cpp:16]   --->   Operation 286 'mul' 'tmp_7_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 287 [2/3] (1.05ns)   --->   "%tmp_7_0_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_0_0_1" [matrix_mult.cpp:16]   --->   Operation 287 'mul' 'tmp_7_0_2_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_6_0_3 = sext i8 %tmp_34 to i16" [matrix_mult.cpp:16]   --->   Operation 288 'sext' 'tmp_6_0_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 289 [1/1] (4.17ns)   --->   "%tmp_7_0_3 = mul i16 %tmp_6_0_3, %tmp_s" [matrix_mult.cpp:16]   --->   Operation 289 'mul' 'tmp_7_0_3' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 290 [2/3] (1.05ns)   --->   "%tmp_7_0_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_0_0_1" [matrix_mult.cpp:16]   --->   Operation 290 'mul' 'tmp_7_0_3_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_6_0_4_1 = sext i8 %tmp_25 to i16" [matrix_mult.cpp:16]   --->   Operation 291 'sext' 'tmp_6_0_4_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 292 [3/3] (1.05ns)   --->   "%tmp_7_0_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_0_0_1" [matrix_mult.cpp:16]   --->   Operation 292 'mul' 'tmp_7_0_4_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_5_1_0_1 = sext i8 %tmp_30 to i16" [matrix_mult.cpp:16]   --->   Operation 293 'sext' 'tmp_5_1_0_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 294 [3/3] (1.05ns)   --->   "%tmp_7_1_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_1_0_1" [matrix_mult.cpp:16]   --->   Operation 294 'mul' 'tmp_7_1_0_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 295 [3/3] (1.05ns)   --->   "%tmp_7_1_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_1_0_1" [matrix_mult.cpp:16]   --->   Operation 295 'mul' 'tmp_7_1_1_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 296 [1/3] (0.00ns)   --->   "%tmp_7_4_2_3 = mul i16 %tmp_6_0_2_3, %tmp_5_4_0_3" [matrix_mult.cpp:16]   --->   Operation 296 'mul' 'tmp_7_4_2_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 297 [1/1] (3.02ns)   --->   "%tmp69 = add i16 %tmp_7_4_2_4, %tmp_7_4_2_3" [matrix_mult.cpp:16]   --->   Operation 297 'add' 'tmp69' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 298 [1/3] (0.00ns)   --->   "%tmp_7_4_3_3 = mul i16 %tmp_6_0_3_3, %tmp_5_4_0_3" [matrix_mult.cpp:16]   --->   Operation 298 'mul' 'tmp_7_4_3_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 299 [1/1] (3.02ns)   --->   "%tmp72 = add i16 %tmp_7_4_3_4, %tmp_7_4_3_3" [matrix_mult.cpp:16]   --->   Operation 299 'add' 'tmp72' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 300 [1/3] (0.00ns)   --->   "%tmp_7_4_4_3 = mul i16 %tmp_6_0_4_3, %tmp_5_4_0_3" [matrix_mult.cpp:16]   --->   Operation 300 'mul' 'tmp_7_4_4_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 301 [1/1] (3.02ns)   --->   "%tmp75 = add i16 %tmp_7_4_4_4, %tmp_7_4_4_3" [matrix_mult.cpp:16]   --->   Operation 301 'add' 'tmp75' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 4.17>
ST_13 : Operation 302 [1/3] (0.00ns)   --->   "%tmp_7_0_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_0_0_1" [matrix_mult.cpp:16]   --->   Operation 302 'mul' 'tmp_7_0_1_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 303 [1/1] (3.02ns)   --->   "%tmp4 = add i16 %tmp_7_0_1, %tmp_7_0_1_1" [matrix_mult.cpp:16]   --->   Operation 303 'add' 'tmp4' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 304 [1/3] (0.00ns)   --->   "%tmp_7_0_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_0_0_1" [matrix_mult.cpp:16]   --->   Operation 304 'mul' 'tmp_7_0_2_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 305 [1/1] (3.02ns)   --->   "%tmp7 = add i16 %tmp_7_0_2, %tmp_7_0_2_1" [matrix_mult.cpp:16]   --->   Operation 305 'add' 'tmp7' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 306 [1/3] (0.00ns)   --->   "%tmp_7_0_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_0_0_1" [matrix_mult.cpp:16]   --->   Operation 306 'mul' 'tmp_7_0_3_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 307 [1/1] (3.02ns)   --->   "%tmp10 = add i16 %tmp_7_0_3, %tmp_7_0_3_1" [matrix_mult.cpp:16]   --->   Operation 307 'add' 'tmp10' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_6_0_4 = sext i8 %tmp_39 to i16" [matrix_mult.cpp:16]   --->   Operation 308 'sext' 'tmp_6_0_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 309 [1/1] (4.17ns)   --->   "%tmp_7_0_4 = mul i16 %tmp_6_0_4, %tmp_s" [matrix_mult.cpp:16]   --->   Operation 309 'mul' 'tmp_7_0_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 310 [2/3] (1.05ns)   --->   "%tmp_7_0_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_0_0_1" [matrix_mult.cpp:16]   --->   Operation 310 'mul' 'tmp_7_0_4_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_5_1 = sext i8 %tmp_44 to i16" [matrix_mult.cpp:16]   --->   Operation 311 'sext' 'tmp_5_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 312 [1/1] (4.17ns)   --->   "%tmp_7_1 = mul i16 %tmp_14, %tmp_5_1" [matrix_mult.cpp:16]   --->   Operation 312 'mul' 'tmp_7_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 313 [2/3] (1.05ns)   --->   "%tmp_7_1_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_1_0_1" [matrix_mult.cpp:16]   --->   Operation 313 'mul' 'tmp_7_1_0_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 314 [1/1] (4.17ns)   --->   "%tmp_7_1_1 = mul i16 %tmp_6_0_1, %tmp_5_1" [matrix_mult.cpp:16]   --->   Operation 314 'mul' 'tmp_7_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 315 [2/3] (1.05ns)   --->   "%tmp_7_1_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_1_0_1" [matrix_mult.cpp:16]   --->   Operation 315 'mul' 'tmp_7_1_1_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 316 [3/3] (1.05ns)   --->   "%tmp_7_1_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_1_0_1" [matrix_mult.cpp:16]   --->   Operation 316 'mul' 'tmp_7_1_2_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 317 [3/3] (1.05ns)   --->   "%tmp_7_1_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_1_0_1" [matrix_mult.cpp:16]   --->   Operation 317 'mul' 'tmp_7_1_3_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 318 [3/3] (1.05ns)   --->   "%tmp_7_1_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_1_0_1" [matrix_mult.cpp:16]   --->   Operation 318 'mul' 'tmp_7_1_4_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 4.17>
ST_14 : Operation 319 [1/3] (0.00ns)   --->   "%tmp_7_0_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_0_0_1" [matrix_mult.cpp:16]   --->   Operation 319 'mul' 'tmp_7_0_4_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 320 [1/1] (3.02ns)   --->   "%tmp13 = add i16 %tmp_7_0_4, %tmp_7_0_4_1" [matrix_mult.cpp:16]   --->   Operation 320 'add' 'tmp13' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 321 [1/3] (0.00ns)   --->   "%tmp_7_1_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_1_0_1" [matrix_mult.cpp:16]   --->   Operation 321 'mul' 'tmp_7_1_0_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 322 [1/1] (3.02ns)   --->   "%tmp16 = add i16 %tmp_7_1, %tmp_7_1_0_1" [matrix_mult.cpp:16]   --->   Operation 322 'add' 'tmp16' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 323 [1/3] (0.00ns)   --->   "%tmp_7_1_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_1_0_1" [matrix_mult.cpp:16]   --->   Operation 323 'mul' 'tmp_7_1_1_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 324 [1/1] (3.02ns)   --->   "%tmp19 = add i16 %tmp_7_1_1, %tmp_7_1_1_1" [matrix_mult.cpp:16]   --->   Operation 324 'add' 'tmp19' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 325 [1/1] (4.17ns)   --->   "%tmp_7_1_2 = mul i16 %tmp_6_0_2, %tmp_5_1" [matrix_mult.cpp:16]   --->   Operation 325 'mul' 'tmp_7_1_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 326 [2/3] (1.05ns)   --->   "%tmp_7_1_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_1_0_1" [matrix_mult.cpp:16]   --->   Operation 326 'mul' 'tmp_7_1_2_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 327 [1/1] (4.17ns)   --->   "%tmp_7_1_3 = mul i16 %tmp_6_0_3, %tmp_5_1" [matrix_mult.cpp:16]   --->   Operation 327 'mul' 'tmp_7_1_3' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 328 [2/3] (1.05ns)   --->   "%tmp_7_1_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_1_0_1" [matrix_mult.cpp:16]   --->   Operation 328 'mul' 'tmp_7_1_3_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 329 [1/1] (4.17ns)   --->   "%tmp_7_1_4 = mul i16 %tmp_6_0_4, %tmp_5_1" [matrix_mult.cpp:16]   --->   Operation 329 'mul' 'tmp_7_1_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 330 [2/3] (1.05ns)   --->   "%tmp_7_1_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_1_0_1" [matrix_mult.cpp:16]   --->   Operation 330 'mul' 'tmp_7_1_4_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_5_2_0_1 = sext i8 %tmp_35 to i16" [matrix_mult.cpp:16]   --->   Operation 331 'sext' 'tmp_5_2_0_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 332 [3/3] (1.05ns)   --->   "%tmp_7_2_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_2_0_1" [matrix_mult.cpp:16]   --->   Operation 332 'mul' 'tmp_7_2_0_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 333 [3/3] (1.05ns)   --->   "%tmp_7_2_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_2_0_1" [matrix_mult.cpp:16]   --->   Operation 333 'mul' 'tmp_7_2_1_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 334 [3/3] (1.05ns)   --->   "%tmp_7_2_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_2_0_1" [matrix_mult.cpp:16]   --->   Operation 334 'mul' 'tmp_7_2_2_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 4.17>
ST_15 : Operation 335 [1/3] (0.00ns)   --->   "%tmp_7_1_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_1_0_1" [matrix_mult.cpp:16]   --->   Operation 335 'mul' 'tmp_7_1_2_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 336 [1/1] (3.02ns)   --->   "%tmp22 = add i16 %tmp_7_1_2, %tmp_7_1_2_1" [matrix_mult.cpp:16]   --->   Operation 336 'add' 'tmp22' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 337 [1/3] (0.00ns)   --->   "%tmp_7_1_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_1_0_1" [matrix_mult.cpp:16]   --->   Operation 337 'mul' 'tmp_7_1_3_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 338 [1/1] (3.02ns)   --->   "%tmp25 = add i16 %tmp_7_1_3, %tmp_7_1_3_1" [matrix_mult.cpp:16]   --->   Operation 338 'add' 'tmp25' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 339 [1/3] (0.00ns)   --->   "%tmp_7_1_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_1_0_1" [matrix_mult.cpp:16]   --->   Operation 339 'mul' 'tmp_7_1_4_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 340 [1/1] (3.02ns)   --->   "%tmp28 = add i16 %tmp_7_1_4, %tmp_7_1_4_1" [matrix_mult.cpp:16]   --->   Operation 340 'add' 'tmp28' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_5_2 = sext i8 %tmp_49 to i16" [matrix_mult.cpp:16]   --->   Operation 341 'sext' 'tmp_5_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 342 [1/1] (4.17ns)   --->   "%tmp_7_2 = mul i16 %tmp_14, %tmp_5_2" [matrix_mult.cpp:16]   --->   Operation 342 'mul' 'tmp_7_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 343 [2/3] (1.05ns)   --->   "%tmp_7_2_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_2_0_1" [matrix_mult.cpp:16]   --->   Operation 343 'mul' 'tmp_7_2_0_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 344 [1/1] (4.17ns)   --->   "%tmp_7_2_1 = mul i16 %tmp_6_0_1, %tmp_5_2" [matrix_mult.cpp:16]   --->   Operation 344 'mul' 'tmp_7_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 345 [2/3] (1.05ns)   --->   "%tmp_7_2_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_2_0_1" [matrix_mult.cpp:16]   --->   Operation 345 'mul' 'tmp_7_2_1_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 346 [1/1] (4.17ns)   --->   "%tmp_7_2_2 = mul i16 %tmp_6_0_2, %tmp_5_2" [matrix_mult.cpp:16]   --->   Operation 346 'mul' 'tmp_7_2_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 347 [2/3] (1.05ns)   --->   "%tmp_7_2_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_2_0_1" [matrix_mult.cpp:16]   --->   Operation 347 'mul' 'tmp_7_2_2_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 348 [3/3] (1.05ns)   --->   "%tmp_7_2_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_2_0_1" [matrix_mult.cpp:16]   --->   Operation 348 'mul' 'tmp_7_2_3_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 349 [3/3] (1.05ns)   --->   "%tmp_7_2_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_2_0_1" [matrix_mult.cpp:16]   --->   Operation 349 'mul' 'tmp_7_2_4_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_5_3_0_1 = sext i8 %tmp_40 to i16" [matrix_mult.cpp:16]   --->   Operation 350 'sext' 'tmp_5_3_0_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 351 [3/3] (1.05ns)   --->   "%tmp_7_3_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_3_0_1" [matrix_mult.cpp:16]   --->   Operation 351 'mul' 'tmp_7_3_0_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 4.17>
ST_16 : Operation 352 [1/3] (0.00ns)   --->   "%tmp_7_2_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_2_0_1" [matrix_mult.cpp:16]   --->   Operation 352 'mul' 'tmp_7_2_0_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 353 [1/1] (3.02ns)   --->   "%tmp31 = add i16 %tmp_7_2, %tmp_7_2_0_1" [matrix_mult.cpp:16]   --->   Operation 353 'add' 'tmp31' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 354 [1/3] (0.00ns)   --->   "%tmp_7_2_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_2_0_1" [matrix_mult.cpp:16]   --->   Operation 354 'mul' 'tmp_7_2_1_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 355 [1/1] (3.02ns)   --->   "%tmp34 = add i16 %tmp_7_2_1, %tmp_7_2_1_1" [matrix_mult.cpp:16]   --->   Operation 355 'add' 'tmp34' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 356 [1/3] (0.00ns)   --->   "%tmp_7_2_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_2_0_1" [matrix_mult.cpp:16]   --->   Operation 356 'mul' 'tmp_7_2_2_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 357 [1/1] (3.02ns)   --->   "%tmp37 = add i16 %tmp_7_2_2, %tmp_7_2_2_1" [matrix_mult.cpp:16]   --->   Operation 357 'add' 'tmp37' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 358 [1/1] (4.17ns)   --->   "%tmp_7_2_3 = mul i16 %tmp_6_0_3, %tmp_5_2" [matrix_mult.cpp:16]   --->   Operation 358 'mul' 'tmp_7_2_3' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 359 [2/3] (1.05ns)   --->   "%tmp_7_2_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_2_0_1" [matrix_mult.cpp:16]   --->   Operation 359 'mul' 'tmp_7_2_3_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 360 [1/1] (4.17ns)   --->   "%tmp_7_2_4 = mul i16 %tmp_6_0_4, %tmp_5_2" [matrix_mult.cpp:16]   --->   Operation 360 'mul' 'tmp_7_2_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 361 [2/3] (1.05ns)   --->   "%tmp_7_2_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_2_0_1" [matrix_mult.cpp:16]   --->   Operation 361 'mul' 'tmp_7_2_4_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_5_3 = sext i8 %tmp_50 to i16" [matrix_mult.cpp:16]   --->   Operation 362 'sext' 'tmp_5_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 363 [1/1] (4.17ns)   --->   "%tmp_7_3 = mul i16 %tmp_14, %tmp_5_3" [matrix_mult.cpp:16]   --->   Operation 363 'mul' 'tmp_7_3' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 364 [2/3] (1.05ns)   --->   "%tmp_7_3_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_3_0_1" [matrix_mult.cpp:16]   --->   Operation 364 'mul' 'tmp_7_3_0_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 365 [3/3] (1.05ns)   --->   "%tmp_7_3_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_3_0_1" [matrix_mult.cpp:16]   --->   Operation 365 'mul' 'tmp_7_3_1_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 366 [3/3] (1.05ns)   --->   "%tmp_7_3_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_3_0_1" [matrix_mult.cpp:16]   --->   Operation 366 'mul' 'tmp_7_3_2_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 367 [3/3] (1.05ns)   --->   "%tmp_7_3_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_3_0_1" [matrix_mult.cpp:16]   --->   Operation 367 'mul' 'tmp_7_3_3_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 4.17>
ST_17 : Operation 368 [1/3] (0.00ns)   --->   "%tmp_7_2_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_2_0_1" [matrix_mult.cpp:16]   --->   Operation 368 'mul' 'tmp_7_2_3_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 369 [1/1] (3.02ns)   --->   "%tmp40 = add i16 %tmp_7_2_3, %tmp_7_2_3_1" [matrix_mult.cpp:16]   --->   Operation 369 'add' 'tmp40' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 370 [1/3] (0.00ns)   --->   "%tmp_7_2_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_2_0_1" [matrix_mult.cpp:16]   --->   Operation 370 'mul' 'tmp_7_2_4_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 371 [1/1] (3.02ns)   --->   "%tmp43 = add i16 %tmp_7_2_4, %tmp_7_2_4_1" [matrix_mult.cpp:16]   --->   Operation 371 'add' 'tmp43' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 372 [1/3] (0.00ns)   --->   "%tmp_7_3_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_3_0_1" [matrix_mult.cpp:16]   --->   Operation 372 'mul' 'tmp_7_3_0_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 373 [1/1] (3.02ns)   --->   "%tmp46 = add i16 %tmp_7_3, %tmp_7_3_0_1" [matrix_mult.cpp:16]   --->   Operation 373 'add' 'tmp46' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 374 [1/1] (4.17ns)   --->   "%tmp_7_3_1 = mul i16 %tmp_6_0_1, %tmp_5_3" [matrix_mult.cpp:16]   --->   Operation 374 'mul' 'tmp_7_3_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 375 [2/3] (1.05ns)   --->   "%tmp_7_3_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_3_0_1" [matrix_mult.cpp:16]   --->   Operation 375 'mul' 'tmp_7_3_1_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 376 [1/1] (4.17ns)   --->   "%tmp_7_3_2 = mul i16 %tmp_6_0_2, %tmp_5_3" [matrix_mult.cpp:16]   --->   Operation 376 'mul' 'tmp_7_3_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 377 [2/3] (1.05ns)   --->   "%tmp_7_3_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_3_0_1" [matrix_mult.cpp:16]   --->   Operation 377 'mul' 'tmp_7_3_2_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 378 [1/1] (4.17ns)   --->   "%tmp_7_3_3 = mul i16 %tmp_6_0_3, %tmp_5_3" [matrix_mult.cpp:16]   --->   Operation 378 'mul' 'tmp_7_3_3' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 379 [2/3] (1.05ns)   --->   "%tmp_7_3_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_3_0_1" [matrix_mult.cpp:16]   --->   Operation 379 'mul' 'tmp_7_3_3_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 380 [3/3] (1.05ns)   --->   "%tmp_7_3_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_3_0_1" [matrix_mult.cpp:16]   --->   Operation 380 'mul' 'tmp_7_3_4_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_5_4_0_1 = sext i8 %tmp_45 to i16" [matrix_mult.cpp:16]   --->   Operation 381 'sext' 'tmp_5_4_0_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 382 [3/3] (1.05ns)   --->   "%tmp_7_4_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_4_0_1" [matrix_mult.cpp:16]   --->   Operation 382 'mul' 'tmp_7_4_0_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 383 [3/3] (1.05ns)   --->   "%tmp_7_4_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_4_0_1" [matrix_mult.cpp:16]   --->   Operation 383 'mul' 'tmp_7_4_1_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 4.17>
ST_18 : Operation 384 [1/3] (0.00ns)   --->   "%tmp_7_3_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_3_0_1" [matrix_mult.cpp:16]   --->   Operation 384 'mul' 'tmp_7_3_1_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 385 [1/1] (3.02ns)   --->   "%tmp49 = add i16 %tmp_7_3_1, %tmp_7_3_1_1" [matrix_mult.cpp:16]   --->   Operation 385 'add' 'tmp49' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 386 [1/3] (0.00ns)   --->   "%tmp_7_3_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_3_0_1" [matrix_mult.cpp:16]   --->   Operation 386 'mul' 'tmp_7_3_2_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 387 [1/1] (3.02ns)   --->   "%tmp52 = add i16 %tmp_7_3_2, %tmp_7_3_2_1" [matrix_mult.cpp:16]   --->   Operation 387 'add' 'tmp52' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 388 [1/3] (0.00ns)   --->   "%tmp_7_3_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_3_0_1" [matrix_mult.cpp:16]   --->   Operation 388 'mul' 'tmp_7_3_3_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 389 [1/1] (3.02ns)   --->   "%tmp55 = add i16 %tmp_7_3_3, %tmp_7_3_3_1" [matrix_mult.cpp:16]   --->   Operation 389 'add' 'tmp55' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 390 [1/1] (4.17ns)   --->   "%tmp_7_3_4 = mul i16 %tmp_6_0_4, %tmp_5_3" [matrix_mult.cpp:16]   --->   Operation 390 'mul' 'tmp_7_3_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 391 [2/3] (1.05ns)   --->   "%tmp_7_3_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_3_0_1" [matrix_mult.cpp:16]   --->   Operation 391 'mul' 'tmp_7_3_4_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_5_4 = sext i8 %tmp_61 to i16" [matrix_mult.cpp:16]   --->   Operation 392 'sext' 'tmp_5_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 393 [1/1] (4.17ns)   --->   "%tmp_7_4 = mul i16 %tmp_14, %tmp_5_4" [matrix_mult.cpp:16]   --->   Operation 393 'mul' 'tmp_7_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 394 [2/3] (1.05ns)   --->   "%tmp_7_4_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_4_0_1" [matrix_mult.cpp:16]   --->   Operation 394 'mul' 'tmp_7_4_0_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 395 [1/1] (4.17ns)   --->   "%tmp_7_4_1 = mul i16 %tmp_6_0_1, %tmp_5_4" [matrix_mult.cpp:16]   --->   Operation 395 'mul' 'tmp_7_4_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 396 [2/3] (1.05ns)   --->   "%tmp_7_4_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_4_0_1" [matrix_mult.cpp:16]   --->   Operation 396 'mul' 'tmp_7_4_1_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 397 [3/3] (1.05ns)   --->   "%tmp_7_4_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_4_0_1" [matrix_mult.cpp:16]   --->   Operation 397 'mul' 'tmp_7_4_2_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 398 [3/3] (1.05ns)   --->   "%tmp_7_4_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_4_0_1" [matrix_mult.cpp:16]   --->   Operation 398 'mul' 'tmp_7_4_3_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 399 [3/3] (1.05ns)   --->   "%tmp_7_4_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_4_0_1" [matrix_mult.cpp:16]   --->   Operation 399 'mul' 'tmp_7_4_4_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 4.17>
ST_19 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_5_0_0_2 = sext i8 %tmp_4 to i16" [matrix_mult.cpp:16]   --->   Operation 400 'sext' 'tmp_5_0_0_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_6_0_0_2 = sext i8 %tmp_5 to i16" [matrix_mult.cpp:16]   --->   Operation 401 'sext' 'tmp_6_0_0_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 402 [3/3] (1.05ns)   --->   "%tmp_7_0_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_0_0_2" [matrix_mult.cpp:16]   --->   Operation 402 'mul' 'tmp_7_0_0_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_6_0_1_2 = sext i8 %tmp_11 to i16" [matrix_mult.cpp:16]   --->   Operation 403 'sext' 'tmp_6_0_1_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 404 [3/3] (1.05ns)   --->   "%tmp_7_0_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_0_0_2" [matrix_mult.cpp:16]   --->   Operation 404 'mul' 'tmp_7_0_1_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_6_0_2_2 = sext i8 %tmp_16 to i16" [matrix_mult.cpp:16]   --->   Operation 405 'sext' 'tmp_6_0_2_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 406 [3/3] (1.05ns)   --->   "%tmp_7_0_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_0_0_2" [matrix_mult.cpp:16]   --->   Operation 406 'mul' 'tmp_7_0_2_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 407 [1/3] (0.00ns)   --->   "%tmp_7_3_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_3_0_1" [matrix_mult.cpp:16]   --->   Operation 407 'mul' 'tmp_7_3_4_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 408 [1/1] (3.02ns)   --->   "%tmp58 = add i16 %tmp_7_3_4, %tmp_7_3_4_1" [matrix_mult.cpp:16]   --->   Operation 408 'add' 'tmp58' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 409 [1/3] (0.00ns)   --->   "%tmp_7_4_0_1 = mul i16 %tmp_6_0_0_1, %tmp_5_4_0_1" [matrix_mult.cpp:16]   --->   Operation 409 'mul' 'tmp_7_4_0_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 410 [1/1] (3.02ns)   --->   "%tmp61 = add i16 %tmp_7_4, %tmp_7_4_0_1" [matrix_mult.cpp:16]   --->   Operation 410 'add' 'tmp61' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 411 [1/3] (0.00ns)   --->   "%tmp_7_4_1_1 = mul i16 %tmp_6_0_1_1, %tmp_5_4_0_1" [matrix_mult.cpp:16]   --->   Operation 411 'mul' 'tmp_7_4_1_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 412 [1/1] (3.02ns)   --->   "%tmp64 = add i16 %tmp_7_4_1, %tmp_7_4_1_1" [matrix_mult.cpp:16]   --->   Operation 412 'add' 'tmp64' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 413 [1/1] (4.17ns)   --->   "%tmp_7_4_2 = mul i16 %tmp_6_0_2, %tmp_5_4" [matrix_mult.cpp:16]   --->   Operation 413 'mul' 'tmp_7_4_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 414 [2/3] (1.05ns)   --->   "%tmp_7_4_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_4_0_1" [matrix_mult.cpp:16]   --->   Operation 414 'mul' 'tmp_7_4_2_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 415 [1/1] (4.17ns)   --->   "%tmp_7_4_3 = mul i16 %tmp_6_0_3, %tmp_5_4" [matrix_mult.cpp:16]   --->   Operation 415 'mul' 'tmp_7_4_3' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 416 [2/3] (1.05ns)   --->   "%tmp_7_4_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_4_0_1" [matrix_mult.cpp:16]   --->   Operation 416 'mul' 'tmp_7_4_3_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 417 [1/1] (4.17ns)   --->   "%tmp_7_4_4 = mul i16 %tmp_6_0_4, %tmp_5_4" [matrix_mult.cpp:16]   --->   Operation 417 'mul' 'tmp_7_4_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 418 [2/3] (1.05ns)   --->   "%tmp_7_4_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_4_0_1" [matrix_mult.cpp:16]   --->   Operation 418 'mul' 'tmp_7_4_4_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 3.02>
ST_20 : Operation 419 [2/3] (1.05ns)   --->   "%tmp_7_0_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_0_0_2" [matrix_mult.cpp:16]   --->   Operation 419 'mul' 'tmp_7_0_0_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 420 [2/3] (1.05ns)   --->   "%tmp_7_0_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_0_0_2" [matrix_mult.cpp:16]   --->   Operation 420 'mul' 'tmp_7_0_1_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 421 [2/3] (1.05ns)   --->   "%tmp_7_0_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_0_0_2" [matrix_mult.cpp:16]   --->   Operation 421 'mul' 'tmp_7_0_2_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_6_0_3_2 = sext i8 %tmp_21 to i16" [matrix_mult.cpp:16]   --->   Operation 422 'sext' 'tmp_6_0_3_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 423 [3/3] (1.05ns)   --->   "%tmp_7_0_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_0_0_2" [matrix_mult.cpp:16]   --->   Operation 423 'mul' 'tmp_7_0_3_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_6_0_4_2 = sext i8 %tmp_26 to i16" [matrix_mult.cpp:16]   --->   Operation 424 'sext' 'tmp_6_0_4_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 425 [3/3] (1.05ns)   --->   "%tmp_7_0_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_0_0_2" [matrix_mult.cpp:16]   --->   Operation 425 'mul' 'tmp_7_0_4_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_5_1_0_2 = sext i8 %tmp_31 to i16" [matrix_mult.cpp:16]   --->   Operation 426 'sext' 'tmp_5_1_0_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 427 [3/3] (1.05ns)   --->   "%tmp_7_1_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_1_0_2" [matrix_mult.cpp:16]   --->   Operation 427 'mul' 'tmp_7_1_0_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 428 [1/3] (0.00ns)   --->   "%tmp_7_4_2_1 = mul i16 %tmp_6_0_2_1, %tmp_5_4_0_1" [matrix_mult.cpp:16]   --->   Operation 428 'mul' 'tmp_7_4_2_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 429 [1/1] (3.02ns)   --->   "%tmp67 = add i16 %tmp_7_4_2, %tmp_7_4_2_1" [matrix_mult.cpp:16]   --->   Operation 429 'add' 'tmp67' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 430 [1/3] (0.00ns)   --->   "%tmp_7_4_3_1 = mul i16 %tmp_6_0_3_1, %tmp_5_4_0_1" [matrix_mult.cpp:16]   --->   Operation 430 'mul' 'tmp_7_4_3_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 431 [1/1] (3.02ns)   --->   "%tmp70 = add i16 %tmp_7_4_3, %tmp_7_4_3_1" [matrix_mult.cpp:16]   --->   Operation 431 'add' 'tmp70' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 432 [1/3] (0.00ns)   --->   "%tmp_7_4_4_1 = mul i16 %tmp_6_0_4_1, %tmp_5_4_0_1" [matrix_mult.cpp:16]   --->   Operation 432 'mul' 'tmp_7_4_4_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 433 [1/1] (3.02ns)   --->   "%tmp73 = add i16 %tmp_7_4_4, %tmp_7_4_4_1" [matrix_mult.cpp:16]   --->   Operation 433 'add' 'tmp73' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 3.02>
ST_21 : Operation 434 [1/3] (0.00ns)   --->   "%tmp_7_0_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_0_0_2" [matrix_mult.cpp:16]   --->   Operation 434 'mul' 'tmp_7_0_0_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 435 [1/1] (3.02ns)   --->   "%tmp2 = add i16 %tmp_7_0_0_2, %tmp3" [matrix_mult.cpp:16]   --->   Operation 435 'add' 'tmp2' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 436 [1/3] (0.00ns)   --->   "%tmp_7_0_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_0_0_2" [matrix_mult.cpp:16]   --->   Operation 436 'mul' 'tmp_7_0_1_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 437 [1/1] (3.02ns)   --->   "%tmp5 = add i16 %tmp_7_0_1_2, %tmp6" [matrix_mult.cpp:16]   --->   Operation 437 'add' 'tmp5' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 438 [1/3] (0.00ns)   --->   "%tmp_7_0_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_0_0_2" [matrix_mult.cpp:16]   --->   Operation 438 'mul' 'tmp_7_0_2_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 439 [1/1] (3.02ns)   --->   "%tmp8 = add i16 %tmp_7_0_2_2, %tmp9" [matrix_mult.cpp:16]   --->   Operation 439 'add' 'tmp8' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 440 [2/3] (1.05ns)   --->   "%tmp_7_0_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_0_0_2" [matrix_mult.cpp:16]   --->   Operation 440 'mul' 'tmp_7_0_3_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 441 [2/3] (1.05ns)   --->   "%tmp_7_0_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_0_0_2" [matrix_mult.cpp:16]   --->   Operation 441 'mul' 'tmp_7_0_4_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 442 [2/3] (1.05ns)   --->   "%tmp_7_1_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_1_0_2" [matrix_mult.cpp:16]   --->   Operation 442 'mul' 'tmp_7_1_0_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 443 [3/3] (1.05ns)   --->   "%tmp_7_1_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_1_0_2" [matrix_mult.cpp:16]   --->   Operation 443 'mul' 'tmp_7_1_1_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 444 [3/3] (1.05ns)   --->   "%tmp_7_1_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_1_0_2" [matrix_mult.cpp:16]   --->   Operation 444 'mul' 'tmp_7_1_2_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 445 [3/3] (1.05ns)   --->   "%tmp_7_1_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_1_0_2" [matrix_mult.cpp:16]   --->   Operation 445 'mul' 'tmp_7_1_3_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 3.02>
ST_22 : Operation 446 [1/1] (2.07ns)   --->   "%tmp_8_0_0_4 = add i16 %tmp1, %tmp2" [matrix_mult.cpp:16]   --->   Operation 446 'add' 'tmp_8_0_0_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 447 [1/1] (2.07ns)   --->   "%tmp_8_0_1_4 = add i16 %tmp4, %tmp5" [matrix_mult.cpp:16]   --->   Operation 447 'add' 'tmp_8_0_1_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 448 [1/1] (2.07ns)   --->   "%tmp_8_0_2_4 = add i16 %tmp7, %tmp8" [matrix_mult.cpp:16]   --->   Operation 448 'add' 'tmp_8_0_2_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 449 [1/3] (0.00ns)   --->   "%tmp_7_0_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_0_0_2" [matrix_mult.cpp:16]   --->   Operation 449 'mul' 'tmp_7_0_3_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 450 [1/1] (3.02ns)   --->   "%tmp11 = add i16 %tmp_7_0_3_2, %tmp12" [matrix_mult.cpp:16]   --->   Operation 450 'add' 'tmp11' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 451 [1/3] (0.00ns)   --->   "%tmp_7_0_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_0_0_2" [matrix_mult.cpp:16]   --->   Operation 451 'mul' 'tmp_7_0_4_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 452 [1/1] (3.02ns)   --->   "%tmp14 = add i16 %tmp_7_0_4_2, %tmp15" [matrix_mult.cpp:16]   --->   Operation 452 'add' 'tmp14' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 453 [1/3] (0.00ns)   --->   "%tmp_7_1_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_1_0_2" [matrix_mult.cpp:16]   --->   Operation 453 'mul' 'tmp_7_1_0_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 454 [1/1] (3.02ns)   --->   "%tmp17 = add i16 %tmp_7_1_0_2, %tmp18" [matrix_mult.cpp:16]   --->   Operation 454 'add' 'tmp17' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 455 [2/3] (1.05ns)   --->   "%tmp_7_1_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_1_0_2" [matrix_mult.cpp:16]   --->   Operation 455 'mul' 'tmp_7_1_1_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 456 [2/3] (1.05ns)   --->   "%tmp_7_1_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_1_0_2" [matrix_mult.cpp:16]   --->   Operation 456 'mul' 'tmp_7_1_2_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 457 [2/3] (1.05ns)   --->   "%tmp_7_1_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_1_0_2" [matrix_mult.cpp:16]   --->   Operation 457 'mul' 'tmp_7_1_3_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 458 [3/3] (1.05ns)   --->   "%tmp_7_1_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_1_0_2" [matrix_mult.cpp:16]   --->   Operation 458 'mul' 'tmp_7_1_4_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_5_2_0_2 = sext i8 %tmp_36 to i16" [matrix_mult.cpp:16]   --->   Operation 459 'sext' 'tmp_5_2_0_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 460 [3/3] (1.05ns)   --->   "%tmp_7_2_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_2_0_2" [matrix_mult.cpp:16]   --->   Operation 460 'mul' 'tmp_7_2_0_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 461 [3/3] (1.05ns)   --->   "%tmp_7_2_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_2_0_2" [matrix_mult.cpp:16]   --->   Operation 461 'mul' 'tmp_7_2_1_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 3.02>
ST_23 : Operation 462 [1/1] (0.00ns)   --->   "%prod_addr = getelementptr [25 x i16]* %prod, i64 0, i64 0" [matrix_mult.cpp:13]   --->   Operation 462 'getelementptr' 'prod_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 463 [1/1] (2.32ns)   --->   "store i16 %tmp_8_0_0_4, i16* %prod_addr, align 2" [matrix_mult.cpp:16]   --->   Operation 463 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>
ST_23 : Operation 464 [1/1] (2.07ns)   --->   "%tmp_8_0_3_4 = add i16 %tmp10, %tmp11" [matrix_mult.cpp:16]   --->   Operation 464 'add' 'tmp_8_0_3_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 465 [1/1] (2.07ns)   --->   "%tmp_8_0_4_4 = add i16 %tmp13, %tmp14" [matrix_mult.cpp:16]   --->   Operation 465 'add' 'tmp_8_0_4_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 466 [1/1] (2.07ns)   --->   "%tmp_8_1_0_4 = add i16 %tmp16, %tmp17" [matrix_mult.cpp:16]   --->   Operation 466 'add' 'tmp_8_1_0_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 467 [1/3] (0.00ns)   --->   "%tmp_7_1_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_1_0_2" [matrix_mult.cpp:16]   --->   Operation 467 'mul' 'tmp_7_1_1_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 468 [1/1] (3.02ns)   --->   "%tmp20 = add i16 %tmp_7_1_1_2, %tmp21" [matrix_mult.cpp:16]   --->   Operation 468 'add' 'tmp20' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 469 [1/3] (0.00ns)   --->   "%tmp_7_1_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_1_0_2" [matrix_mult.cpp:16]   --->   Operation 469 'mul' 'tmp_7_1_2_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 470 [1/1] (3.02ns)   --->   "%tmp23 = add i16 %tmp_7_1_2_2, %tmp24" [matrix_mult.cpp:16]   --->   Operation 470 'add' 'tmp23' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 471 [1/3] (0.00ns)   --->   "%tmp_7_1_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_1_0_2" [matrix_mult.cpp:16]   --->   Operation 471 'mul' 'tmp_7_1_3_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 472 [1/1] (3.02ns)   --->   "%tmp26 = add i16 %tmp_7_1_3_2, %tmp27" [matrix_mult.cpp:16]   --->   Operation 472 'add' 'tmp26' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 473 [2/3] (1.05ns)   --->   "%tmp_7_1_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_1_0_2" [matrix_mult.cpp:16]   --->   Operation 473 'mul' 'tmp_7_1_4_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 474 [2/3] (1.05ns)   --->   "%tmp_7_2_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_2_0_2" [matrix_mult.cpp:16]   --->   Operation 474 'mul' 'tmp_7_2_0_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 475 [2/3] (1.05ns)   --->   "%tmp_7_2_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_2_0_2" [matrix_mult.cpp:16]   --->   Operation 475 'mul' 'tmp_7_2_1_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 476 [3/3] (1.05ns)   --->   "%tmp_7_2_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_2_0_2" [matrix_mult.cpp:16]   --->   Operation 476 'mul' 'tmp_7_2_2_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 477 [3/3] (1.05ns)   --->   "%tmp_7_2_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_2_0_2" [matrix_mult.cpp:16]   --->   Operation 477 'mul' 'tmp_7_2_3_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 478 [3/3] (1.05ns)   --->   "%tmp_7_2_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_2_0_2" [matrix_mult.cpp:16]   --->   Operation 478 'mul' 'tmp_7_2_4_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 3.02>
ST_24 : Operation 479 [1/1] (0.00ns)   --->   "%prod_addr_1 = getelementptr [25 x i16]* %prod, i64 0, i64 1" [matrix_mult.cpp:13]   --->   Operation 479 'getelementptr' 'prod_addr_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 480 [1/1] (2.32ns)   --->   "store i16 %tmp_8_0_1_4, i16* %prod_addr_1, align 2" [matrix_mult.cpp:16]   --->   Operation 480 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>
ST_24 : Operation 481 [1/1] (2.07ns)   --->   "%tmp_8_1_1_4 = add i16 %tmp19, %tmp20" [matrix_mult.cpp:16]   --->   Operation 481 'add' 'tmp_8_1_1_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 482 [1/1] (2.07ns)   --->   "%tmp_8_1_2_4 = add i16 %tmp22, %tmp23" [matrix_mult.cpp:16]   --->   Operation 482 'add' 'tmp_8_1_2_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 483 [1/1] (2.07ns)   --->   "%tmp_8_1_3_4 = add i16 %tmp25, %tmp26" [matrix_mult.cpp:16]   --->   Operation 483 'add' 'tmp_8_1_3_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 484 [1/3] (0.00ns)   --->   "%tmp_7_1_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_1_0_2" [matrix_mult.cpp:16]   --->   Operation 484 'mul' 'tmp_7_1_4_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 485 [1/1] (3.02ns)   --->   "%tmp29 = add i16 %tmp_7_1_4_2, %tmp30" [matrix_mult.cpp:16]   --->   Operation 485 'add' 'tmp29' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 486 [1/3] (0.00ns)   --->   "%tmp_7_2_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_2_0_2" [matrix_mult.cpp:16]   --->   Operation 486 'mul' 'tmp_7_2_0_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 487 [1/1] (3.02ns)   --->   "%tmp32 = add i16 %tmp_7_2_0_2, %tmp33" [matrix_mult.cpp:16]   --->   Operation 487 'add' 'tmp32' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 488 [1/3] (0.00ns)   --->   "%tmp_7_2_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_2_0_2" [matrix_mult.cpp:16]   --->   Operation 488 'mul' 'tmp_7_2_1_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 489 [1/1] (3.02ns)   --->   "%tmp35 = add i16 %tmp_7_2_1_2, %tmp36" [matrix_mult.cpp:16]   --->   Operation 489 'add' 'tmp35' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 490 [2/3] (1.05ns)   --->   "%tmp_7_2_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_2_0_2" [matrix_mult.cpp:16]   --->   Operation 490 'mul' 'tmp_7_2_2_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 491 [2/3] (1.05ns)   --->   "%tmp_7_2_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_2_0_2" [matrix_mult.cpp:16]   --->   Operation 491 'mul' 'tmp_7_2_3_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 492 [2/3] (1.05ns)   --->   "%tmp_7_2_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_2_0_2" [matrix_mult.cpp:16]   --->   Operation 492 'mul' 'tmp_7_2_4_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_5_3_0_2 = sext i8 %tmp_41 to i16" [matrix_mult.cpp:16]   --->   Operation 493 'sext' 'tmp_5_3_0_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 494 [3/3] (1.05ns)   --->   "%tmp_7_3_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_3_0_2" [matrix_mult.cpp:16]   --->   Operation 494 'mul' 'tmp_7_3_0_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 495 [3/3] (1.05ns)   --->   "%tmp_7_3_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_3_0_2" [matrix_mult.cpp:16]   --->   Operation 495 'mul' 'tmp_7_3_1_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 496 [3/3] (1.05ns)   --->   "%tmp_7_3_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_3_0_2" [matrix_mult.cpp:16]   --->   Operation 496 'mul' 'tmp_7_3_2_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 3.02>
ST_25 : Operation 497 [1/1] (0.00ns)   --->   "%prod_addr_2 = getelementptr [25 x i16]* %prod, i64 0, i64 2" [matrix_mult.cpp:13]   --->   Operation 497 'getelementptr' 'prod_addr_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 498 [1/1] (2.32ns)   --->   "store i16 %tmp_8_0_2_4, i16* %prod_addr_2, align 2" [matrix_mult.cpp:16]   --->   Operation 498 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>
ST_25 : Operation 499 [1/1] (2.07ns)   --->   "%tmp_8_1_4_4 = add i16 %tmp28, %tmp29" [matrix_mult.cpp:16]   --->   Operation 499 'add' 'tmp_8_1_4_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 500 [1/1] (2.07ns)   --->   "%tmp_8_2_0_4 = add i16 %tmp31, %tmp32" [matrix_mult.cpp:16]   --->   Operation 500 'add' 'tmp_8_2_0_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 501 [1/1] (2.07ns)   --->   "%tmp_8_2_1_4 = add i16 %tmp34, %tmp35" [matrix_mult.cpp:16]   --->   Operation 501 'add' 'tmp_8_2_1_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 502 [1/3] (0.00ns)   --->   "%tmp_7_2_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_2_0_2" [matrix_mult.cpp:16]   --->   Operation 502 'mul' 'tmp_7_2_2_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 503 [1/1] (3.02ns)   --->   "%tmp38 = add i16 %tmp_7_2_2_2, %tmp39" [matrix_mult.cpp:16]   --->   Operation 503 'add' 'tmp38' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 504 [1/3] (0.00ns)   --->   "%tmp_7_2_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_2_0_2" [matrix_mult.cpp:16]   --->   Operation 504 'mul' 'tmp_7_2_3_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 505 [1/1] (3.02ns)   --->   "%tmp41 = add i16 %tmp_7_2_3_2, %tmp42" [matrix_mult.cpp:16]   --->   Operation 505 'add' 'tmp41' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 506 [1/3] (0.00ns)   --->   "%tmp_7_2_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_2_0_2" [matrix_mult.cpp:16]   --->   Operation 506 'mul' 'tmp_7_2_4_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 507 [1/1] (3.02ns)   --->   "%tmp44 = add i16 %tmp_7_2_4_2, %tmp45" [matrix_mult.cpp:16]   --->   Operation 507 'add' 'tmp44' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 508 [2/3] (1.05ns)   --->   "%tmp_7_3_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_3_0_2" [matrix_mult.cpp:16]   --->   Operation 508 'mul' 'tmp_7_3_0_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 509 [2/3] (1.05ns)   --->   "%tmp_7_3_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_3_0_2" [matrix_mult.cpp:16]   --->   Operation 509 'mul' 'tmp_7_3_1_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 510 [2/3] (1.05ns)   --->   "%tmp_7_3_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_3_0_2" [matrix_mult.cpp:16]   --->   Operation 510 'mul' 'tmp_7_3_2_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 511 [3/3] (1.05ns)   --->   "%tmp_7_3_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_3_0_2" [matrix_mult.cpp:16]   --->   Operation 511 'mul' 'tmp_7_3_3_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 512 [3/3] (1.05ns)   --->   "%tmp_7_3_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_3_0_2" [matrix_mult.cpp:16]   --->   Operation 512 'mul' 'tmp_7_3_4_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_5_4_0_2 = sext i8 %tmp_46 to i16" [matrix_mult.cpp:16]   --->   Operation 513 'sext' 'tmp_5_4_0_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 514 [3/3] (1.05ns)   --->   "%tmp_7_4_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_4_0_2" [matrix_mult.cpp:16]   --->   Operation 514 'mul' 'tmp_7_4_0_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 3.02>
ST_26 : Operation 515 [1/1] (0.00ns)   --->   "%prod_addr_3 = getelementptr [25 x i16]* %prod, i64 0, i64 3" [matrix_mult.cpp:13]   --->   Operation 515 'getelementptr' 'prod_addr_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 516 [1/1] (2.32ns)   --->   "store i16 %tmp_8_0_3_4, i16* %prod_addr_3, align 2" [matrix_mult.cpp:16]   --->   Operation 516 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>
ST_26 : Operation 517 [1/1] (2.07ns)   --->   "%tmp_8_2_2_4 = add i16 %tmp37, %tmp38" [matrix_mult.cpp:16]   --->   Operation 517 'add' 'tmp_8_2_2_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 518 [1/1] (2.07ns)   --->   "%tmp_8_2_3_4 = add i16 %tmp40, %tmp41" [matrix_mult.cpp:16]   --->   Operation 518 'add' 'tmp_8_2_3_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 519 [1/1] (2.07ns)   --->   "%tmp_8_2_4_4 = add i16 %tmp43, %tmp44" [matrix_mult.cpp:16]   --->   Operation 519 'add' 'tmp_8_2_4_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 520 [1/3] (0.00ns)   --->   "%tmp_7_3_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_3_0_2" [matrix_mult.cpp:16]   --->   Operation 520 'mul' 'tmp_7_3_0_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 521 [1/1] (3.02ns)   --->   "%tmp47 = add i16 %tmp_7_3_0_2, %tmp48" [matrix_mult.cpp:16]   --->   Operation 521 'add' 'tmp47' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 522 [1/3] (0.00ns)   --->   "%tmp_7_3_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_3_0_2" [matrix_mult.cpp:16]   --->   Operation 522 'mul' 'tmp_7_3_1_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 523 [1/1] (3.02ns)   --->   "%tmp50 = add i16 %tmp_7_3_1_2, %tmp51" [matrix_mult.cpp:16]   --->   Operation 523 'add' 'tmp50' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 524 [1/3] (0.00ns)   --->   "%tmp_7_3_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_3_0_2" [matrix_mult.cpp:16]   --->   Operation 524 'mul' 'tmp_7_3_2_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 525 [1/1] (3.02ns)   --->   "%tmp53 = add i16 %tmp_7_3_2_2, %tmp54" [matrix_mult.cpp:16]   --->   Operation 525 'add' 'tmp53' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 526 [2/3] (1.05ns)   --->   "%tmp_7_3_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_3_0_2" [matrix_mult.cpp:16]   --->   Operation 526 'mul' 'tmp_7_3_3_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 527 [2/3] (1.05ns)   --->   "%tmp_7_3_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_3_0_2" [matrix_mult.cpp:16]   --->   Operation 527 'mul' 'tmp_7_3_4_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 528 [2/3] (1.05ns)   --->   "%tmp_7_4_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_4_0_2" [matrix_mult.cpp:16]   --->   Operation 528 'mul' 'tmp_7_4_0_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 529 [3/3] (1.05ns)   --->   "%tmp_7_4_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_4_0_2" [matrix_mult.cpp:16]   --->   Operation 529 'mul' 'tmp_7_4_1_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 530 [3/3] (1.05ns)   --->   "%tmp_7_4_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_4_0_2" [matrix_mult.cpp:16]   --->   Operation 530 'mul' 'tmp_7_4_2_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 531 [3/3] (1.05ns)   --->   "%tmp_7_4_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_4_0_2" [matrix_mult.cpp:16]   --->   Operation 531 'mul' 'tmp_7_4_3_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 3.02>
ST_27 : Operation 532 [1/1] (0.00ns)   --->   "%prod_addr_4 = getelementptr [25 x i16]* %prod, i64 0, i64 4" [matrix_mult.cpp:13]   --->   Operation 532 'getelementptr' 'prod_addr_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 533 [1/1] (2.32ns)   --->   "store i16 %tmp_8_0_4_4, i16* %prod_addr_4, align 2" [matrix_mult.cpp:16]   --->   Operation 533 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>
ST_27 : Operation 534 [1/1] (2.07ns)   --->   "%tmp_8_3_0_4 = add i16 %tmp46, %tmp47" [matrix_mult.cpp:16]   --->   Operation 534 'add' 'tmp_8_3_0_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 535 [1/1] (2.07ns)   --->   "%tmp_8_3_1_4 = add i16 %tmp49, %tmp50" [matrix_mult.cpp:16]   --->   Operation 535 'add' 'tmp_8_3_1_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 536 [1/1] (2.07ns)   --->   "%tmp_8_3_2_4 = add i16 %tmp52, %tmp53" [matrix_mult.cpp:16]   --->   Operation 536 'add' 'tmp_8_3_2_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 537 [1/3] (0.00ns)   --->   "%tmp_7_3_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_3_0_2" [matrix_mult.cpp:16]   --->   Operation 537 'mul' 'tmp_7_3_3_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 538 [1/1] (3.02ns)   --->   "%tmp56 = add i16 %tmp_7_3_3_2, %tmp57" [matrix_mult.cpp:16]   --->   Operation 538 'add' 'tmp56' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 539 [1/3] (0.00ns)   --->   "%tmp_7_3_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_3_0_2" [matrix_mult.cpp:16]   --->   Operation 539 'mul' 'tmp_7_3_4_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 540 [1/1] (3.02ns)   --->   "%tmp59 = add i16 %tmp_7_3_4_2, %tmp60" [matrix_mult.cpp:16]   --->   Operation 540 'add' 'tmp59' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 541 [1/3] (0.00ns)   --->   "%tmp_7_4_0_2 = mul i16 %tmp_6_0_0_2, %tmp_5_4_0_2" [matrix_mult.cpp:16]   --->   Operation 541 'mul' 'tmp_7_4_0_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 542 [1/1] (3.02ns)   --->   "%tmp62 = add i16 %tmp_7_4_0_2, %tmp63" [matrix_mult.cpp:16]   --->   Operation 542 'add' 'tmp62' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 543 [2/3] (1.05ns)   --->   "%tmp_7_4_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_4_0_2" [matrix_mult.cpp:16]   --->   Operation 543 'mul' 'tmp_7_4_1_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 544 [2/3] (1.05ns)   --->   "%tmp_7_4_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_4_0_2" [matrix_mult.cpp:16]   --->   Operation 544 'mul' 'tmp_7_4_2_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 545 [2/3] (1.05ns)   --->   "%tmp_7_4_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_4_0_2" [matrix_mult.cpp:16]   --->   Operation 545 'mul' 'tmp_7_4_3_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 546 [3/3] (1.05ns)   --->   "%tmp_7_4_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_4_0_2" [matrix_mult.cpp:16]   --->   Operation 546 'mul' 'tmp_7_4_4_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 3.02>
ST_28 : Operation 547 [1/1] (0.00ns)   --->   "%prod_addr_5 = getelementptr [25 x i16]* %prod, i64 0, i64 5" [matrix_mult.cpp:13]   --->   Operation 547 'getelementptr' 'prod_addr_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 548 [1/1] (2.32ns)   --->   "store i16 %tmp_8_1_0_4, i16* %prod_addr_5, align 2" [matrix_mult.cpp:16]   --->   Operation 548 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>
ST_28 : Operation 549 [1/1] (2.07ns)   --->   "%tmp_8_3_3_4 = add i16 %tmp55, %tmp56" [matrix_mult.cpp:16]   --->   Operation 549 'add' 'tmp_8_3_3_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 550 [1/1] (2.07ns)   --->   "%tmp_8_3_4_4 = add i16 %tmp58, %tmp59" [matrix_mult.cpp:16]   --->   Operation 550 'add' 'tmp_8_3_4_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 551 [1/1] (2.07ns)   --->   "%tmp_8_4_0_4 = add i16 %tmp61, %tmp62" [matrix_mult.cpp:16]   --->   Operation 551 'add' 'tmp_8_4_0_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 552 [1/3] (0.00ns)   --->   "%tmp_7_4_1_2 = mul i16 %tmp_6_0_1_2, %tmp_5_4_0_2" [matrix_mult.cpp:16]   --->   Operation 552 'mul' 'tmp_7_4_1_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 553 [1/1] (3.02ns)   --->   "%tmp65 = add i16 %tmp_7_4_1_2, %tmp66" [matrix_mult.cpp:16]   --->   Operation 553 'add' 'tmp65' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 554 [1/3] (0.00ns)   --->   "%tmp_7_4_2_2 = mul i16 %tmp_6_0_2_2, %tmp_5_4_0_2" [matrix_mult.cpp:16]   --->   Operation 554 'mul' 'tmp_7_4_2_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 555 [1/1] (3.02ns)   --->   "%tmp68 = add i16 %tmp_7_4_2_2, %tmp69" [matrix_mult.cpp:16]   --->   Operation 555 'add' 'tmp68' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 556 [1/3] (0.00ns)   --->   "%tmp_7_4_3_2 = mul i16 %tmp_6_0_3_2, %tmp_5_4_0_2" [matrix_mult.cpp:16]   --->   Operation 556 'mul' 'tmp_7_4_3_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 557 [1/1] (3.02ns)   --->   "%tmp71 = add i16 %tmp_7_4_3_2, %tmp72" [matrix_mult.cpp:16]   --->   Operation 557 'add' 'tmp71' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 558 [2/3] (1.05ns)   --->   "%tmp_7_4_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_4_0_2" [matrix_mult.cpp:16]   --->   Operation 558 'mul' 'tmp_7_4_4_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 3.02>
ST_29 : Operation 559 [1/1] (0.00ns)   --->   "%prod_addr_6 = getelementptr [25 x i16]* %prod, i64 0, i64 6" [matrix_mult.cpp:13]   --->   Operation 559 'getelementptr' 'prod_addr_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 560 [1/1] (2.32ns)   --->   "store i16 %tmp_8_1_1_4, i16* %prod_addr_6, align 2" [matrix_mult.cpp:16]   --->   Operation 560 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>
ST_29 : Operation 561 [1/1] (2.07ns)   --->   "%tmp_8_4_1_4 = add i16 %tmp64, %tmp65" [matrix_mult.cpp:16]   --->   Operation 561 'add' 'tmp_8_4_1_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 562 [1/1] (2.07ns)   --->   "%tmp_8_4_2_4 = add i16 %tmp67, %tmp68" [matrix_mult.cpp:16]   --->   Operation 562 'add' 'tmp_8_4_2_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 563 [1/1] (2.07ns)   --->   "%tmp_8_4_3_4 = add i16 %tmp70, %tmp71" [matrix_mult.cpp:16]   --->   Operation 563 'add' 'tmp_8_4_3_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 564 [1/3] (0.00ns)   --->   "%tmp_7_4_4_2 = mul i16 %tmp_6_0_4_2, %tmp_5_4_0_2" [matrix_mult.cpp:16]   --->   Operation 564 'mul' 'tmp_7_4_4_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 565 [1/1] (3.02ns)   --->   "%tmp74 = add i16 %tmp_7_4_4_2, %tmp75" [matrix_mult.cpp:16]   --->   Operation 565 'add' 'tmp74' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 2.32>
ST_30 : Operation 566 [1/1] (0.00ns)   --->   "%prod_addr_7 = getelementptr [25 x i16]* %prod, i64 0, i64 7" [matrix_mult.cpp:13]   --->   Operation 566 'getelementptr' 'prod_addr_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 567 [1/1] (2.32ns)   --->   "store i16 %tmp_8_1_2_4, i16* %prod_addr_7, align 2" [matrix_mult.cpp:16]   --->   Operation 567 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>
ST_30 : Operation 568 [1/1] (2.07ns)   --->   "%tmp_8_4_4_4 = add i16 %tmp73, %tmp74" [matrix_mult.cpp:16]   --->   Operation 568 'add' 'tmp_8_4_4_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.32>
ST_31 : Operation 569 [1/1] (0.00ns)   --->   "%prod_addr_8 = getelementptr [25 x i16]* %prod, i64 0, i64 8" [matrix_mult.cpp:13]   --->   Operation 569 'getelementptr' 'prod_addr_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 570 [1/1] (2.32ns)   --->   "store i16 %tmp_8_1_3_4, i16* %prod_addr_8, align 2" [matrix_mult.cpp:16]   --->   Operation 570 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>

State 32 <SV = 31> <Delay = 2.32>
ST_32 : Operation 571 [1/1] (0.00ns)   --->   "%prod_addr_9 = getelementptr [25 x i16]* %prod, i64 0, i64 9" [matrix_mult.cpp:13]   --->   Operation 571 'getelementptr' 'prod_addr_9' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 572 [1/1] (2.32ns)   --->   "store i16 %tmp_8_1_4_4, i16* %prod_addr_9, align 2" [matrix_mult.cpp:16]   --->   Operation 572 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>

State 33 <SV = 32> <Delay = 2.32>
ST_33 : Operation 573 [1/1] (0.00ns)   --->   "%prod_addr_10 = getelementptr [25 x i16]* %prod, i64 0, i64 10" [matrix_mult.cpp:13]   --->   Operation 573 'getelementptr' 'prod_addr_10' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 574 [1/1] (2.32ns)   --->   "store i16 %tmp_8_2_0_4, i16* %prod_addr_10, align 2" [matrix_mult.cpp:16]   --->   Operation 574 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>

State 34 <SV = 33> <Delay = 2.32>
ST_34 : Operation 575 [1/1] (0.00ns)   --->   "%prod_addr_11 = getelementptr [25 x i16]* %prod, i64 0, i64 11" [matrix_mult.cpp:13]   --->   Operation 575 'getelementptr' 'prod_addr_11' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 576 [1/1] (2.32ns)   --->   "store i16 %tmp_8_2_1_4, i16* %prod_addr_11, align 2" [matrix_mult.cpp:16]   --->   Operation 576 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>

State 35 <SV = 34> <Delay = 2.32>
ST_35 : Operation 577 [1/1] (0.00ns)   --->   "%prod_addr_12 = getelementptr [25 x i16]* %prod, i64 0, i64 12" [matrix_mult.cpp:13]   --->   Operation 577 'getelementptr' 'prod_addr_12' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 578 [1/1] (2.32ns)   --->   "store i16 %tmp_8_2_2_4, i16* %prod_addr_12, align 2" [matrix_mult.cpp:16]   --->   Operation 578 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>

State 36 <SV = 35> <Delay = 2.32>
ST_36 : Operation 579 [1/1] (0.00ns)   --->   "%prod_addr_13 = getelementptr [25 x i16]* %prod, i64 0, i64 13" [matrix_mult.cpp:13]   --->   Operation 579 'getelementptr' 'prod_addr_13' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 580 [1/1] (2.32ns)   --->   "store i16 %tmp_8_2_3_4, i16* %prod_addr_13, align 2" [matrix_mult.cpp:16]   --->   Operation 580 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>

State 37 <SV = 36> <Delay = 2.32>
ST_37 : Operation 581 [1/1] (0.00ns)   --->   "%prod_addr_14 = getelementptr [25 x i16]* %prod, i64 0, i64 14" [matrix_mult.cpp:13]   --->   Operation 581 'getelementptr' 'prod_addr_14' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 582 [1/1] (2.32ns)   --->   "store i16 %tmp_8_2_4_4, i16* %prod_addr_14, align 2" [matrix_mult.cpp:16]   --->   Operation 582 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>

State 38 <SV = 37> <Delay = 2.32>
ST_38 : Operation 583 [1/1] (0.00ns)   --->   "%prod_addr_15 = getelementptr [25 x i16]* %prod, i64 0, i64 15" [matrix_mult.cpp:13]   --->   Operation 583 'getelementptr' 'prod_addr_15' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 584 [1/1] (2.32ns)   --->   "store i16 %tmp_8_3_0_4, i16* %prod_addr_15, align 2" [matrix_mult.cpp:16]   --->   Operation 584 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>

State 39 <SV = 38> <Delay = 2.32>
ST_39 : Operation 585 [1/1] (0.00ns)   --->   "%prod_addr_16 = getelementptr [25 x i16]* %prod, i64 0, i64 16" [matrix_mult.cpp:13]   --->   Operation 585 'getelementptr' 'prod_addr_16' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 586 [1/1] (2.32ns)   --->   "store i16 %tmp_8_3_1_4, i16* %prod_addr_16, align 2" [matrix_mult.cpp:16]   --->   Operation 586 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>

State 40 <SV = 39> <Delay = 2.32>
ST_40 : Operation 587 [1/1] (0.00ns)   --->   "%prod_addr_17 = getelementptr [25 x i16]* %prod, i64 0, i64 17" [matrix_mult.cpp:13]   --->   Operation 587 'getelementptr' 'prod_addr_17' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 588 [1/1] (2.32ns)   --->   "store i16 %tmp_8_3_2_4, i16* %prod_addr_17, align 2" [matrix_mult.cpp:16]   --->   Operation 588 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>

State 41 <SV = 40> <Delay = 2.32>
ST_41 : Operation 589 [1/1] (0.00ns)   --->   "%prod_addr_18 = getelementptr [25 x i16]* %prod, i64 0, i64 18" [matrix_mult.cpp:13]   --->   Operation 589 'getelementptr' 'prod_addr_18' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 590 [1/1] (2.32ns)   --->   "store i16 %tmp_8_3_3_4, i16* %prod_addr_18, align 2" [matrix_mult.cpp:16]   --->   Operation 590 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>

State 42 <SV = 41> <Delay = 2.32>
ST_42 : Operation 591 [1/1] (0.00ns)   --->   "%prod_addr_19 = getelementptr [25 x i16]* %prod, i64 0, i64 19" [matrix_mult.cpp:13]   --->   Operation 591 'getelementptr' 'prod_addr_19' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 592 [1/1] (2.32ns)   --->   "store i16 %tmp_8_3_4_4, i16* %prod_addr_19, align 2" [matrix_mult.cpp:16]   --->   Operation 592 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>

State 43 <SV = 42> <Delay = 2.32>
ST_43 : Operation 593 [1/1] (0.00ns)   --->   "%prod_addr_20 = getelementptr [25 x i16]* %prod, i64 0, i64 20" [matrix_mult.cpp:13]   --->   Operation 593 'getelementptr' 'prod_addr_20' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 594 [1/1] (2.32ns)   --->   "store i16 %tmp_8_4_0_4, i16* %prod_addr_20, align 2" [matrix_mult.cpp:16]   --->   Operation 594 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>

State 44 <SV = 43> <Delay = 2.32>
ST_44 : Operation 595 [1/1] (0.00ns)   --->   "%prod_addr_21 = getelementptr [25 x i16]* %prod, i64 0, i64 21" [matrix_mult.cpp:13]   --->   Operation 595 'getelementptr' 'prod_addr_21' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 596 [1/1] (2.32ns)   --->   "store i16 %tmp_8_4_1_4, i16* %prod_addr_21, align 2" [matrix_mult.cpp:16]   --->   Operation 596 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>

State 45 <SV = 44> <Delay = 2.32>
ST_45 : Operation 597 [1/1] (0.00ns)   --->   "%prod_addr_22 = getelementptr [25 x i16]* %prod, i64 0, i64 22" [matrix_mult.cpp:13]   --->   Operation 597 'getelementptr' 'prod_addr_22' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 598 [1/1] (2.32ns)   --->   "store i16 %tmp_8_4_2_4, i16* %prod_addr_22, align 2" [matrix_mult.cpp:16]   --->   Operation 598 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>

State 46 <SV = 45> <Delay = 2.32>
ST_46 : Operation 599 [1/1] (0.00ns)   --->   "%prod_addr_23 = getelementptr [25 x i16]* %prod, i64 0, i64 23" [matrix_mult.cpp:13]   --->   Operation 599 'getelementptr' 'prod_addr_23' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 600 [1/1] (2.32ns)   --->   "store i16 %tmp_8_4_3_4, i16* %prod_addr_23, align 2" [matrix_mult.cpp:16]   --->   Operation 600 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>

State 47 <SV = 46> <Delay = 2.32>
ST_47 : Operation 601 [1/1] (0.00ns)   --->   "%prod_addr_24 = getelementptr [25 x i16]* %prod, i64 0, i64 24" [matrix_mult.cpp:13]   --->   Operation 601 'getelementptr' 'prod_addr_24' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 602 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i40]* %b), !map !7"   --->   Operation 602 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 603 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i40]* %a), !map !34"   --->   Operation 603 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 604 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i16]* %prod), !map !55"   --->   Operation 604 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 605 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @matrix_mult_str) nounwind"   --->   Operation 605 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 606 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([5 x i40]* %a, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 606 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 607 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([5 x i40]* %a, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 607 'specinterface' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 608 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecMemCore([5 x i40]* %b, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 608 'specmemcore' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 609 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([5 x i40]* %b, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 609 'specinterface' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 610 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecMemCore([25 x i16]* %prod, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 610 'specmemcore' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 611 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([25 x i16]* %prod, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 611 'specinterface' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 612 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [matrix_mult.cpp:9]   --->   Operation 612 'specinterface' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 613 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [matrix_mult.cpp:9]   --->   Operation 613 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 614 [1/1] (2.32ns)   --->   "store i16 %tmp_8_4_4_4, i16* %prod_addr_24, align 2" [matrix_mult.cpp:16]   --->   Operation 614 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 25> <RAM>
ST_47 : Operation 615 [1/1] (0.00ns)   --->   "ret void" [matrix_mult.cpp:21]   --->   Operation 615 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('a_addr', matrix_mult.cpp:16) [41]  (0 ns)
	'load' operation ('a_load', matrix_mult.cpp:16) on array 'a' [42]  (2.32 ns)

 <State 2>: 3.37ns
The critical path consists of the following:
	'load' operation ('a_load', matrix_mult.cpp:16) on array 'a' [42]  (2.32 ns)
	'mul' operation ('tmp_7_0_0_1', matrix_mult.cpp:16) [54]  (1.05 ns)

 <State 3>: 4.17ns
The critical path consists of the following:
	'mul' operation ('tmp_19', matrix_mult.cpp:16) [49]  (4.17 ns)

 <State 4>: 4.17ns
The critical path consists of the following:
	'mul' operation ('tmp_7_0_1_4', matrix_mult.cpp:16) [91]  (4.17 ns)

 <State 5>: 4.17ns
The critical path consists of the following:
	'mul' operation ('tmp_7_1_2_4', matrix_mult.cpp:16) [199]  (4.17 ns)

 <State 6>: 4.17ns
The critical path consists of the following:
	'mul' operation ('tmp_7_0_3_4', matrix_mult.cpp:16) [135]  (4.17 ns)

 <State 7>: 4.17ns
The critical path consists of the following:
	'mul' operation ('tmp_7_0_4_4', matrix_mult.cpp:16) [157]  (4.17 ns)

 <State 8>: 4.17ns
The critical path consists of the following:
	'mul' operation ('tmp_7_2_3_4', matrix_mult.cpp:16) [271]  (4.17 ns)

 <State 9>: 4.17ns
The critical path consists of the following:
	'mul' operation ('tmp_7_3_1_4', matrix_mult.cpp:16) [313]  (4.17 ns)

 <State 10>: 4.17ns
The critical path consists of the following:
	'mul' operation ('tmp_7_3_4_4', matrix_mult.cpp:16) [343]  (4.17 ns)

 <State 11>: 4.17ns
The critical path consists of the following:
	'mul' operation ('tmp_7_4_2_4', matrix_mult.cpp:16) [385]  (4.17 ns)

 <State 12>: 4.17ns
The critical path consists of the following:
	'mul' operation ('tmp_7_0_1', matrix_mult.cpp:16) [79]  (4.17 ns)

 <State 13>: 4.17ns
The critical path consists of the following:
	'mul' operation ('tmp_7_0_4', matrix_mult.cpp:16) [145]  (4.17 ns)

 <State 14>: 4.17ns
The critical path consists of the following:
	'mul' operation ('tmp_7_1_2', matrix_mult.cpp:16) [195]  (4.17 ns)

 <State 15>: 4.17ns
The critical path consists of the following:
	'mul' operation ('tmp_7_2', matrix_mult.cpp:16) [229]  (4.17 ns)

 <State 16>: 4.17ns
The critical path consists of the following:
	'mul' operation ('tmp_7_2_3', matrix_mult.cpp:16) [267]  (4.17 ns)

 <State 17>: 4.17ns
The critical path consists of the following:
	'mul' operation ('tmp_7_3_1', matrix_mult.cpp:16) [309]  (4.17 ns)

 <State 18>: 4.17ns
The critical path consists of the following:
	'mul' operation ('tmp_7_3_4', matrix_mult.cpp:16) [339]  (4.17 ns)

 <State 19>: 4.17ns
The critical path consists of the following:
	'mul' operation ('tmp_7_4_2', matrix_mult.cpp:16) [381]  (4.17 ns)

 <State 20>: 3.02ns
The critical path consists of the following:
	'mul' operation ('tmp_7_4_2_1', matrix_mult.cpp:16) [382]  (0 ns)
	'add' operation ('tmp67', matrix_mult.cpp:16) [386]  (3.02 ns)

 <State 21>: 3.02ns
The critical path consists of the following:
	'mul' operation ('tmp_7_0_0_2', matrix_mult.cpp:16) [59]  (0 ns)
	'add' operation ('tmp2', matrix_mult.cpp:16) [72]  (3.02 ns)

 <State 22>: 3.02ns
The critical path consists of the following:
	'mul' operation ('tmp_7_0_3_2', matrix_mult.cpp:16) [129]  (0 ns)
	'add' operation ('tmp11', matrix_mult.cpp:16) [138]  (3.02 ns)

 <State 23>: 3.02ns
The critical path consists of the following:
	'mul' operation ('tmp_7_1_1_2', matrix_mult.cpp:16) [187]  (0 ns)
	'add' operation ('tmp20', matrix_mult.cpp:16) [192]  (3.02 ns)

 <State 24>: 3.02ns
The critical path consists of the following:
	'mul' operation ('tmp_7_1_4_2', matrix_mult.cpp:16) [217]  (0 ns)
	'add' operation ('tmp29', matrix_mult.cpp:16) [222]  (3.02 ns)

 <State 25>: 3.02ns
The critical path consists of the following:
	'mul' operation ('tmp_7_2_2_2', matrix_mult.cpp:16) [259]  (0 ns)
	'add' operation ('tmp38', matrix_mult.cpp:16) [264]  (3.02 ns)

 <State 26>: 3.02ns
The critical path consists of the following:
	'mul' operation ('tmp_7_3_0_2', matrix_mult.cpp:16) [297]  (0 ns)
	'add' operation ('tmp47', matrix_mult.cpp:16) [306]  (3.02 ns)

 <State 27>: 3.02ns
The critical path consists of the following:
	'mul' operation ('tmp_7_3_3_2', matrix_mult.cpp:16) [331]  (0 ns)
	'add' operation ('tmp56', matrix_mult.cpp:16) [336]  (3.02 ns)

 <State 28>: 3.02ns
The critical path consists of the following:
	'mul' operation ('tmp_7_4_1_2', matrix_mult.cpp:16) [373]  (0 ns)
	'add' operation ('tmp65', matrix_mult.cpp:16) [378]  (3.02 ns)

 <State 29>: 3.02ns
The critical path consists of the following:
	'mul' operation ('tmp_7_4_4_2', matrix_mult.cpp:16) [403]  (0 ns)
	'add' operation ('tmp74', matrix_mult.cpp:16) [408]  (3.02 ns)

 <State 30>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('prod_addr_7', matrix_mult.cpp:13) [11]  (0 ns)
	'store' operation (matrix_mult.cpp:16) of variable 'tmp_8_1_2_4', matrix_mult.cpp:16 on array 'prod' [204]  (2.32 ns)

 <State 31>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('prod_addr_8', matrix_mult.cpp:13) [12]  (0 ns)
	'store' operation (matrix_mult.cpp:16) of variable 'tmp_8_1_3_4', matrix_mult.cpp:16 on array 'prod' [214]  (2.32 ns)

 <State 32>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('prod_addr_9', matrix_mult.cpp:13) [13]  (0 ns)
	'store' operation (matrix_mult.cpp:16) of variable 'tmp_8_1_4_4', matrix_mult.cpp:16 on array 'prod' [224]  (2.32 ns)

 <State 33>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('prod_addr_10', matrix_mult.cpp:13) [14]  (0 ns)
	'store' operation (matrix_mult.cpp:16) of variable 'tmp_8_2_0_4', matrix_mult.cpp:16 on array 'prod' [246]  (2.32 ns)

 <State 34>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('prod_addr_11', matrix_mult.cpp:13) [15]  (0 ns)
	'store' operation (matrix_mult.cpp:16) of variable 'tmp_8_2_1_4', matrix_mult.cpp:16 on array 'prod' [256]  (2.32 ns)

 <State 35>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('prod_addr_12', matrix_mult.cpp:13) [16]  (0 ns)
	'store' operation (matrix_mult.cpp:16) of variable 'tmp_8_2_2_4', matrix_mult.cpp:16 on array 'prod' [266]  (2.32 ns)

 <State 36>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('prod_addr_13', matrix_mult.cpp:13) [17]  (0 ns)
	'store' operation (matrix_mult.cpp:16) of variable 'tmp_8_2_3_4', matrix_mult.cpp:16 on array 'prod' [276]  (2.32 ns)

 <State 37>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('prod_addr_14', matrix_mult.cpp:13) [18]  (0 ns)
	'store' operation (matrix_mult.cpp:16) of variable 'tmp_8_2_4_4', matrix_mult.cpp:16 on array 'prod' [286]  (2.32 ns)

 <State 38>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('prod_addr_15', matrix_mult.cpp:13) [19]  (0 ns)
	'store' operation (matrix_mult.cpp:16) of variable 'tmp_8_3_0_4', matrix_mult.cpp:16 on array 'prod' [308]  (2.32 ns)

 <State 39>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('prod_addr_16', matrix_mult.cpp:13) [20]  (0 ns)
	'store' operation (matrix_mult.cpp:16) of variable 'tmp_8_3_1_4', matrix_mult.cpp:16 on array 'prod' [318]  (2.32 ns)

 <State 40>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('prod_addr_17', matrix_mult.cpp:13) [21]  (0 ns)
	'store' operation (matrix_mult.cpp:16) of variable 'tmp_8_3_2_4', matrix_mult.cpp:16 on array 'prod' [328]  (2.32 ns)

 <State 41>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('prod_addr_18', matrix_mult.cpp:13) [22]  (0 ns)
	'store' operation (matrix_mult.cpp:16) of variable 'tmp_8_3_3_4', matrix_mult.cpp:16 on array 'prod' [338]  (2.32 ns)

 <State 42>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('prod_addr_19', matrix_mult.cpp:13) [23]  (0 ns)
	'store' operation (matrix_mult.cpp:16) of variable 'tmp_8_3_4_4', matrix_mult.cpp:16 on array 'prod' [348]  (2.32 ns)

 <State 43>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('prod_addr_20', matrix_mult.cpp:13) [24]  (0 ns)
	'store' operation (matrix_mult.cpp:16) of variable 'tmp_8_4_0_4', matrix_mult.cpp:16 on array 'prod' [370]  (2.32 ns)

 <State 44>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('prod_addr_21', matrix_mult.cpp:13) [25]  (0 ns)
	'store' operation (matrix_mult.cpp:16) of variable 'tmp_8_4_1_4', matrix_mult.cpp:16 on array 'prod' [380]  (2.32 ns)

 <State 45>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('prod_addr_22', matrix_mult.cpp:13) [26]  (0 ns)
	'store' operation (matrix_mult.cpp:16) of variable 'tmp_8_4_2_4', matrix_mult.cpp:16 on array 'prod' [390]  (2.32 ns)

 <State 46>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('prod_addr_23', matrix_mult.cpp:13) [27]  (0 ns)
	'store' operation (matrix_mult.cpp:16) of variable 'tmp_8_4_3_4', matrix_mult.cpp:16 on array 'prod' [400]  (2.32 ns)

 <State 47>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('prod_addr_24', matrix_mult.cpp:13) [28]  (0 ns)
	'store' operation (matrix_mult.cpp:16) of variable 'tmp_8_4_4_4', matrix_mult.cpp:16 on array 'prod' [410]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
