
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v
# synth_design -part xc7z020clg484-3 -top duursma_lee_algo -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top duursma_lee_algo -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 237561 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.531 ; gain = 25.895 ; free physical = 247654 ; free virtual = 315398
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'duursma_lee_algo' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:11]
INFO: [Synth 8-6157] synthesizing module 'f3m_cubic' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:323]
INFO: [Synth 8-6157] synthesizing module 'f3_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:594]
INFO: [Synth 8-6155] done synthesizing module 'f3_add' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:594]
INFO: [Synth 8-6155] done synthesizing module 'f3m_cubic' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:323]
INFO: [Synth 8-6157] synthesizing module 'f3m_nine' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:582]
INFO: [Synth 8-6155] done synthesizing module 'f3m_nine' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:582]
INFO: [Synth 8-6157] synthesizing module 'f3m_add3' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:620]
INFO: [Synth 8-6157] synthesizing module 'f3m_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:609]
INFO: [Synth 8-6155] done synthesizing module 'f3m_add' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:609]
INFO: [Synth 8-6155] done synthesizing module 'f3m_add3' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:620]
INFO: [Synth 8-6157] synthesizing module 'f3m_neg' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:1366]
INFO: [Synth 8-6155] done synthesizing module 'f3m_neg' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:1366]
INFO: [Synth 8-6157] synthesizing module 'f3m_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:630]
INFO: [Synth 8-6157] synthesizing module 'func8' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:687]
INFO: [Synth 8-6157] synthesizing module 'f3_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:1277]
INFO: [Synth 8-6155] done synthesizing module 'f3_mult' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:1277]
INFO: [Synth 8-6155] done synthesizing module 'func8' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:687]
INFO: [Synth 8-6157] synthesizing module 'func7' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:673]
INFO: [Synth 8-6155] done synthesizing module 'func7' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:673]
INFO: [Synth 8-6155] done synthesizing module 'f3m_mult' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:630]
INFO: [Synth 8-6157] synthesizing module 'f36m_cubic' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:280]
INFO: [Synth 8-6157] synthesizing module 'f32m_cubic' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:309]
INFO: [Synth 8-6155] done synthesizing module 'f32m_cubic' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:309]
INFO: [Synth 8-6157] synthesizing module 'f32m_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:205]
INFO: [Synth 8-6155] done synthesizing module 'f32m_add' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:205]
INFO: [Synth 8-6157] synthesizing module 'f32m_sub' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:302]
INFO: [Synth 8-6157] synthesizing module 'f3m_sub' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:1378]
INFO: [Synth 8-6157] synthesizing module 'f3_sub' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:1389]
INFO: [Synth 8-6155] done synthesizing module 'f3_sub' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:1389]
INFO: [Synth 8-6155] done synthesizing module 'f3m_sub' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:1378]
INFO: [Synth 8-6155] done synthesizing module 'f32m_sub' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:302]
INFO: [Synth 8-6155] done synthesizing module 'f36m_cubic' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:280]
INFO: [Synth 8-6157] synthesizing module 'f36m_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:98]
INFO: [Synth 8-6157] synthesizing module 'f32m_mux6' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:266]
INFO: [Synth 8-6157] synthesizing module 'f3m_mux6' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:1353]
INFO: [Synth 8-6155] done synthesizing module 'f3m_mux6' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:1353]
INFO: [Synth 8-6155] done synthesizing module 'f32m_mux6' (18#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:266]
INFO: [Synth 8-6157] synthesizing module 'f32m_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:227]
INFO: [Synth 8-6157] synthesizing module 'f3m_mult3' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:1288]
INFO: [Synth 8-6157] synthesizing module 'f3m_mux3' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:1340]
INFO: [Synth 8-6155] done synthesizing module 'f3m_mux3' (19#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:1340]
INFO: [Synth 8-6157] synthesizing module 'func6' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:1396]
INFO: [Synth 8-6155] done synthesizing module 'func6' (20#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:1396]
INFO: [Synth 8-6155] done synthesizing module 'f3m_mult3' (21#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:1288]
INFO: [Synth 8-6155] done synthesizing module 'f32m_mult' (22#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:227]
INFO: [Synth 8-6157] synthesizing module 'f32m_neg' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:220]
INFO: [Synth 8-6155] done synthesizing module 'f32m_neg' (23#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:220]
INFO: [Synth 8-6157] synthesizing module 'f32m_add3' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:212]
INFO: [Synth 8-6155] done synthesizing module 'f32m_add3' (24#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:212]
INFO: [Synth 8-6157] synthesizing module 'f32m_add4' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:196]
INFO: [Synth 8-6155] done synthesizing module 'f32m_add4' (25#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:196]
INFO: [Synth 8-6155] done synthesizing module 'f36m_mult' (26#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:98]
INFO: [Synth 8-6157] synthesizing module 'f3_sub1' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:92]
INFO: [Synth 8-6155] done synthesizing module 'f3_sub1' (27#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:92]
INFO: [Synth 8-6155] done synthesizing module 'duursma_lee_algo' (28#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:11]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1586.297 ; gain = 110.660 ; free physical = 247136 ; free virtual = 314881
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1586.297 ; gain = 110.660 ; free physical = 247096 ; free virtual = 314841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1594.297 ; gain = 118.660 ; free physical = 247095 ; free virtual = 314840
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1709.871 ; gain = 234.234 ; free physical = 246227 ; free virtual = 313975
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |f36m_mult__GB0         |           1|     46191|
|2     |f36m_mult__GB1         |           1|     31816|
|3     |f36m_mult__GB2         |           1|     23461|
|4     |duursma_lee_algo__GCB0 |           1|     44721|
|5     |duursma_lee_algo__GCB1 |           1|     19513|
+------+-----------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register c_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:180]
INFO: [Synth 8-3538] Detected potentially large (wide) register c_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:300]
INFO: [Synth 8-3538] Detected potentially large (wide) register out_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:79]
INFO: [Synth 8-3538] Detected potentially large (wide) register t_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:46]
Detailed RTL Component Info : 
+---Registers : 
	             1164 Bit    Registers := 4     
	              388 Bit    Registers := 12    
	              194 Bit    Registers := 20    
	               98 Bit    Registers := 1     
	               34 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input    194 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register c_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:180]
INFO: [Synth 8-3538] Detected potentially large (wide) register c_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:300]
INFO: [Synth 8-3538] Detected potentially large (wide) register out_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:79]
INFO: [Synth 8-3538] Detected potentially large (wide) register t_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v:46]
Hierarchical RTL Component report 
Module duursma_lee_algo 
Detailed RTL Component Info : 
+---Registers : 
	             1164 Bit    Registers := 2     
	              194 Bit    Registers := 3     
	               98 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    194 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module func6__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module f3m_mult__1 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 4     
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    194 Bit        Muxes := 2     
Module func6__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module f3m_mult3 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module func6__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module f32m_mult 
Detailed RTL Component Info : 
+---Registers : 
	              388 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module f36m_mult 
Detailed RTL Component Info : 
+---Registers : 
	             1164 Bit    Registers := 1     
	              388 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module f3m_nine__1 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 1     
Module f3m_mult__2 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 4     
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    194 Bit        Muxes := 2     
Module f32m_cubic__1 
Detailed RTL Component Info : 
+---Registers : 
	              388 Bit    Registers := 1     
Module f32m_cubic__2 
Detailed RTL Component Info : 
+---Registers : 
	              388 Bit    Registers := 1     
Module f32m_cubic 
Detailed RTL Component Info : 
+---Registers : 
	              388 Bit    Registers := 1     
Module f36m_cubic 
Detailed RTL Component Info : 
+---Registers : 
	             1164 Bit    Registers := 1     
Module func6__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module func6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module f3m_mult 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 4     
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    194 Bit        Muxes := 2     
Module f3m_nine 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:01:21 . Memory (MB): peak = 2085.805 ; gain = 610.168 ; free physical = 244389 ; free virtual = 312241
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |f36m_mult__GB0         |           1|     46191|
|2     |f36m_mult__GB1         |           1|     31816|
|3     |f36m_mult__GB2         |           1|     22880|
|4     |duursma_lee_algo__GCB0 |           1|     39631|
|5     |duursma_lee_algo__GCB1 |           1|     16987|
+------+-----------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:22 . Memory (MB): peak = 2085.805 ; gain = 610.168 ; free physical = 244396 ; free virtual = 312247
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |f36m_mult__GB0         |           1|     46191|
|2     |f36m_mult__GB1         |           1|     22117|
|3     |f36m_mult__GB2         |           1|     22880|
|4     |duursma_lee_algo__GCB0 |           1|     39631|
|5     |duursma_lee_algo__GCB1 |           1|     16987|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:32 . Memory (MB): peak = 2093.809 ; gain = 618.172 ; free physical = 243550 ; free virtual = 311411
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |f36m_mult__GB0         |           1|      5839|
|2     |f36m_mult__GB1         |           1|      2716|
|3     |f36m_mult__GB2         |           1|      4536|
|4     |duursma_lee_algo__GCB0 |           1|      7053|
|5     |duursma_lee_algo__GCB1 |           1|      5692|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:01:35 . Memory (MB): peak = 2093.809 ; gain = 618.172 ; free physical = 243425 ; free virtual = 311305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:01:35 . Memory (MB): peak = 2093.809 ; gain = 618.172 ; free physical = 243424 ; free virtual = 311304
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:01:36 . Memory (MB): peak = 2093.809 ; gain = 618.172 ; free physical = 243328 ; free virtual = 311208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:01:36 . Memory (MB): peak = 2093.809 ; gain = 618.172 ; free physical = 243318 ; free virtual = 311198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:01:37 . Memory (MB): peak = 2093.809 ; gain = 618.172 ; free physical = 243235 ; free virtual = 311114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:01:37 . Memory (MB): peak = 2093.809 ; gain = 618.172 ; free physical = 243217 ; free virtual = 311096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|duursma_lee_algo | ins8/i_reg[0] | 33     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|duursma_lee_algo | ins9/i_reg[0] | 33     | 1     | YES          | NO                 | YES               | 0      | 1       | 
+-----------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     2|
|2     |LUT2    |    46|
|3     |LUT3    |  1103|
|4     |LUT4    |  4485|
|5     |LUT5    |  1365|
|6     |LUT6    |  5418|
|7     |SRLC32E |     2|
|8     |FDRE    | 13390|
|9     |FDSE    |    11|
+------+--------+------+

Report Instance Areas: 
+------+--------------+--------------+------+
|      |Instance      |Module        |Cells |
+------+--------------+--------------+------+
|1     |top           |              | 25822|
|2     |  ins1        |f3m_cubic     |  2372|
|3     |    a16       |f3_add_81     |     6|
|4     |    a17       |f3_add_82     |     6|
|5     |    a18       |f3_add_83     |     6|
|6     |    a19       |f3_add_84     |     6|
|7     |    a20       |f3_add_85     |     6|
|8     |    a21       |f3_add_86     |     6|
|9     |    a22       |f3_add_87     |     6|
|10    |    a23       |f3_add_88     |     6|
|11    |    a24       |f3_add_89     |     6|
|12    |    a25       |f3_add_90     |     6|
|13    |    a26       |f3_add_91     |     6|
|14    |    a27       |f3_add_92     |     6|
|15    |    a28       |f3_add_93     |     6|
|16    |    a29       |f3_add_94     |     6|
|17    |    a30       |f3_add_95     |     6|
|18    |    a31       |f3_add_96     |     6|
|19    |    a32       |f3_add_97     |     6|
|20    |    a33       |f3_add_98     |     6|
|21    |    a34       |f3_add_99     |     6|
|22    |    a35       |f3_add_100    |     6|
|23    |    a36       |f3_add_101    |     6|
|24    |    a37       |f3_add_102    |     6|
|25    |    a38       |f3_add_103    |     6|
|26    |    a39       |f3_add_104    |     6|
|27    |    a40       |f3_add_105    |     6|
|28    |    a41       |f3_add_106    |     6|
|29    |    a42       |f3_add_107    |     6|
|30    |    a43       |f3_add_108    |     6|
|31    |    a44       |f3_add_109    |     6|
|32    |    a45       |f3_add_110    |     6|
|33    |    a46       |f3_add_111    |     6|
|34    |    a47       |f3_add_112    |     6|
|35    |    a48       |f3_add_113    |     6|
|36    |    a49       |f3_add_114    |     6|
|37    |    a50       |f3_add_115    |     6|
|38    |    a51       |f3_add_116    |     6|
|39    |    a52       |f3_add_117    |     6|
|40    |    a53       |f3_add_118    |     6|
|41    |    a54       |f3_add_119    |     6|
|42    |    a55       |f3_add_120    |     6|
|43    |    a56       |f3_add_121    |     6|
|44    |    a57       |f3_add_122    |     6|
|45    |    a58       |f3_add_123    |     6|
|46    |    a59       |f3_add_124    |     6|
|47    |    a60       |f3_add_125    |     6|
|48    |    a61       |f3_add_126    |     6|
|49    |    a62       |f3_add_127    |     6|
|50    |    a63       |f3_add_128    |     6|
|51    |    a64       |f3_add_129    |     6|
|52    |    a65       |f3_add_130    |     6|
|53    |    a66       |f3_add_131    |     6|
|54    |    a67       |f3_add_132    |     6|
|55    |    a68       |f3_add_133    |     6|
|56    |    a69       |f3_add_134    |     6|
|57    |    a70       |f3_add_135    |     6|
|58    |    a71       |f3_add_136    |     6|
|59    |    a72       |f3_add_137    |     6|
|60    |    a73       |f3_add_138    |     6|
|61    |    a74       |f3_add_139    |     6|
|62    |    a75       |f3_add_140    |     6|
|63    |    a76       |f3_add_141    |     6|
|64    |    a77       |f3_add_142    |     6|
|65    |    a78       |f3_add_143    |     6|
|66    |    a79       |f3_add_144    |     6|
|67    |    a80       |f3_add_145    |     6|
|68    |    a81       |f3_add_146    |     6|
|69    |    a82       |f3_add_147    |     6|
|70    |    a83       |f3_add_148    |     6|
|71    |    a84       |f3_add_149    |     6|
|72    |    a85       |f3_add_150    |     6|
|73    |    a86       |f3_add_151    |     6|
|74    |    a87       |f3_add_152    |     6|
|75    |  ins10       |f36m_cubic    |  3104|
|76    |    ins1      |f32m_cubic    |   388|
|77    |    ins2      |f32m_cubic_79 |   776|
|78    |    ins3      |f32m_cubic_80 |   776|
|79    |  ins11       |f36m_mult     |  9815|
|80    |    ins2      |f32m_mux6     |   194|
|81    |    ins3      |f32m_mult     |  2977|
|82    |      ins10   |func6_76      |     5|
|83    |      ins9    |f3m_mult3     |  2581|
|84    |        ins11 |f3m_mult_77   |  1597|
|85    |        ins12 |func6_78      |     4|
|86    |    ins4      |func6_75      |     3|
|87    |  ins12       |func6         |     5|
|88    |  ins13       |func6_0       |     7|
|89    |  ins2        |f3m_cubic_1   |  1598|
|90    |    a16       |f3_add        |     8|
|91    |    a17       |f3_add_4      |     6|
|92    |    a18       |f3_add_5      |     6|
|93    |    a19       |f3_add_6      |     6|
|94    |    a20       |f3_add_7      |     6|
|95    |    a21       |f3_add_8      |     6|
|96    |    a22       |f3_add_9      |     6|
|97    |    a23       |f3_add_10     |     6|
|98    |    a24       |f3_add_11     |     6|
|99    |    a25       |f3_add_12     |     6|
|100   |    a26       |f3_add_13     |     6|
|101   |    a27       |f3_add_14     |     6|
|102   |    a28       |f3_add_15     |     6|
|103   |    a29       |f3_add_16     |     6|
|104   |    a30       |f3_add_17     |     6|
|105   |    a31       |f3_add_18     |     6|
|106   |    a32       |f3_add_19     |     6|
|107   |    a33       |f3_add_20     |     6|
|108   |    a34       |f3_add_21     |     6|
|109   |    a35       |f3_add_22     |     6|
|110   |    a36       |f3_add_23     |     6|
|111   |    a37       |f3_add_24     |     6|
|112   |    a38       |f3_add_25     |     6|
|113   |    a39       |f3_add_26     |     6|
|114   |    a40       |f3_add_27     |     6|
|115   |    a41       |f3_add_28     |     6|
|116   |    a42       |f3_add_29     |     6|
|117   |    a43       |f3_add_30     |     6|
|118   |    a44       |f3_add_31     |     6|
|119   |    a45       |f3_add_32     |     6|
|120   |    a46       |f3_add_33     |     6|
|121   |    a47       |f3_add_34     |     6|
|122   |    a48       |f3_add_35     |     6|
|123   |    a49       |f3_add_36     |     6|
|124   |    a50       |f3_add_37     |     6|
|125   |    a51       |f3_add_38     |     6|
|126   |    a52       |f3_add_39     |     6|
|127   |    a53       |f3_add_40     |     6|
|128   |    a54       |f3_add_41     |     6|
|129   |    a55       |f3_add_42     |     6|
|130   |    a56       |f3_add_43     |     6|
|131   |    a57       |f3_add_44     |     6|
|132   |    a58       |f3_add_45     |     6|
|133   |    a59       |f3_add_46     |     6|
|134   |    a60       |f3_add_47     |     6|
|135   |    a61       |f3_add_48     |     6|
|136   |    a62       |f3_add_49     |     6|
|137   |    a63       |f3_add_50     |     6|
|138   |    a64       |f3_add_51     |     6|
|139   |    a65       |f3_add_52     |     6|
|140   |    a66       |f3_add_53     |     6|
|141   |    a67       |f3_add_54     |     6|
|142   |    a68       |f3_add_55     |     6|
|143   |    a69       |f3_add_56     |     6|
|144   |    a70       |f3_add_57     |     6|
|145   |    a71       |f3_add_58     |     6|
|146   |    a72       |f3_add_59     |     6|
|147   |    a73       |f3_add_60     |     6|
|148   |    a74       |f3_add_61     |     6|
|149   |    a75       |f3_add_62     |     6|
|150   |    a76       |f3_add_63     |     6|
|151   |    a77       |f3_add_64     |     6|
|152   |    a78       |f3_add_65     |     6|
|153   |    a79       |f3_add_66     |     6|
|154   |    a80       |f3_add_67     |     6|
|155   |    a81       |f3_add_68     |     6|
|156   |    a82       |f3_add_69     |     6|
|157   |    a83       |f3_add_70     |     6|
|158   |    a84       |f3_add_71     |     6|
|159   |    a85       |f3_add_72     |     6|
|160   |    a86       |f3_add_73     |     6|
|161   |    a87       |f3_add_74     |     6|
|162   |  ins3        |f3m_nine      |  1830|
|163   |  ins4        |f3m_nine_2    |   854|
|164   |  ins8        |f3m_mult      |  1423|
|165   |  ins9        |f3m_mult_3    |  1570|
+------+--------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:01:37 . Memory (MB): peak = 2093.809 ; gain = 618.172 ; free physical = 243214 ; free virtual = 311094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:01:39 . Memory (MB): peak = 2093.809 ; gain = 618.172 ; free physical = 245651 ; free virtual = 313531
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:01:39 . Memory (MB): peak = 2093.809 ; gain = 618.172 ; free physical = 245659 ; free virtual = 313529
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2144.059 ; gain = 0.000 ; free physical = 245503 ; free virtual = 313372
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:44 . Memory (MB): peak = 2144.059 ; gain = 668.520 ; free physical = 245665 ; free virtual = 313535
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2507.320 ; gain = 363.262 ; free physical = 245170 ; free virtual = 313039
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2507.320 ; gain = 0.000 ; free physical = 245172 ; free virtual = 313042
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2531.332 ; gain = 0.000 ; free physical = 245090 ; free virtual = 312973
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2531.340 ; gain = 24.020 ; free physical = 246118 ; free virtual = 313985
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2672.602 ; gain = 0.004 ; free physical = 246417 ; free virtual = 314283

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1009e4fb9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2672.602 ; gain = 0.000 ; free physical = 246416 ; free virtual = 314282

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1009e4fb9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2672.602 ; gain = 0.000 ; free physical = 246246 ; free virtual = 314115
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1009e4fb9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2672.602 ; gain = 0.000 ; free physical = 246228 ; free virtual = 314097
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1009e4fb9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2672.602 ; gain = 0.000 ; free physical = 246192 ; free virtual = 314061
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1009e4fb9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2672.602 ; gain = 0.000 ; free physical = 246185 ; free virtual = 314054
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1009e4fb9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2672.602 ; gain = 0.000 ; free physical = 246149 ; free virtual = 314017
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1009e4fb9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2672.602 ; gain = 0.000 ; free physical = 246141 ; free virtual = 314010
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2672.602 ; gain = 0.000 ; free physical = 246136 ; free virtual = 314005
Ending Logic Optimization Task | Checksum: 1009e4fb9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2672.602 ; gain = 0.000 ; free physical = 246137 ; free virtual = 314006

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1009e4fb9

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2672.602 ; gain = 0.000 ; free physical = 246105 ; free virtual = 313974

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1009e4fb9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2672.602 ; gain = 0.000 ; free physical = 246096 ; free virtual = 313965

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2672.602 ; gain = 0.000 ; free physical = 246095 ; free virtual = 313963
Ending Netlist Obfuscation Task | Checksum: 1009e4fb9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2672.602 ; gain = 0.000 ; free physical = 246107 ; free virtual = 313975
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2672.602 ; gain = 0.004 ; free physical = 246100 ; free virtual = 313968
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 1009e4fb9
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module duursma_lee_algo ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2704.598 ; gain = 0.000 ; free physical = 245896 ; free virtual = 313766
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.283 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2724.594 ; gain = 19.996 ; free physical = 245847 ; free virtual = 313717
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2925.547 ; gain = 220.949 ; free physical = 246880 ; free virtual = 314748
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2959.977 ; gain = 34.430 ; free physical = 246684 ; free virtual = 314553
Power optimization passes: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2959.977 ; gain = 255.379 ; free physical = 246652 ; free virtual = 314520

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:01 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 246680 ; free virtual = 314548


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design duursma_lee_algo ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 11 accepted clusters 11

Number of Slice Registers augmented: 0 newly gated: 7 Total: 13401
Number of SRLs augmented: 0  newly gated: 0 Total: 2
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/11 RAMS dropped: 0/0 Clusters dropped: 0/11 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 1bf35ad81

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 246483 ; free virtual = 314351
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 1bf35ad81
Power optimization: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2959.977 ; gain = 287.375 ; free physical = 246509 ; free virtual = 314378
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 24791368 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 114529ed9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 246293 ; free virtual = 314162
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 114529ed9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 246285 ; free virtual = 314153
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 114529ed9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 246147 ; free virtual = 314015
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 114529ed9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 246108 ; free virtual = 313976
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 114529ed9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 246024 ; free virtual = 313892

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 246017 ; free virtual = 313885
Ending Netlist Obfuscation Task | Checksum: 114529ed9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 245984 ; free virtual = 313852
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 2959.977 ; gain = 287.375 ; free physical = 245983 ; free virtual = 313851
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 246672 ; free virtual = 314540
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ebfbfb1a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 246671 ; free virtual = 314539
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 246631 ; free virtual = 314499

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4bd6f585

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 246532 ; free virtual = 314400

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 9155a07f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 246310 ; free virtual = 314178

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 9155a07f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 246305 ; free virtual = 314173
Phase 1 Placer Initialization | Checksum: 9155a07f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 246315 ; free virtual = 314183

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1416b9fd5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 246270 ; free virtual = 314137

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 245206 ; free virtual = 313074

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 87151985

Time (s): cpu = 00:00:42 ; elapsed = 00:00:21 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 245205 ; free virtual = 313073
Phase 2 Global Placement | Checksum: e401f891

Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 245214 ; free virtual = 313082

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e401f891

Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 245212 ; free virtual = 313080

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f3f13e7c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:23 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 245134 ; free virtual = 313014

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f3424d59

Time (s): cpu = 00:00:49 ; elapsed = 00:00:23 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 245145 ; free virtual = 313025

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 120f21c53

Time (s): cpu = 00:00:49 ; elapsed = 00:00:23 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 245175 ; free virtual = 313055

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: a9afeb0d

Time (s): cpu = 00:00:55 ; elapsed = 00:00:29 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 244988 ; free virtual = 312856

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 10b32eed5

Time (s): cpu = 00:00:56 ; elapsed = 00:00:30 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 244975 ; free virtual = 312843

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1617081ed

Time (s): cpu = 00:00:56 ; elapsed = 00:00:30 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 244974 ; free virtual = 312842
Phase 3 Detail Placement | Checksum: 1617081ed

Time (s): cpu = 00:00:56 ; elapsed = 00:00:30 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 244957 ; free virtual = 312827

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18e626c2e

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net ins12/reg1_reg_0[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net out[1163]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net ins13/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 3 candidate nets, 0 success, 0 bufg driver replicated, 3 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 18e626c2e

Time (s): cpu = 00:01:03 ; elapsed = 00:00:33 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 244674 ; free virtual = 312542
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.678. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 175b942a6

Time (s): cpu = 00:01:04 ; elapsed = 00:00:33 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 244669 ; free virtual = 312540
Phase 4.1 Post Commit Optimization | Checksum: 175b942a6

Time (s): cpu = 00:01:04 ; elapsed = 00:00:33 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 244676 ; free virtual = 312543

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 175b942a6

Time (s): cpu = 00:01:04 ; elapsed = 00:00:33 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 244728 ; free virtual = 312595

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 175b942a6

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 244845 ; free virtual = 312708

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 244996 ; free virtual = 312860
Phase 4.4 Final Placement Cleanup | Checksum: 1a19097ca

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 245902 ; free virtual = 313766
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a19097ca

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 245901 ; free virtual = 313765
Ending Placer Task | Checksum: 193f783bd

Time (s): cpu = 00:01:05 ; elapsed = 00:00:34 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 245917 ; free virtual = 313781
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:08 ; elapsed = 00:00:39 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 245916 ; free virtual = 313780
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 245862 ; free virtual = 313726
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 245864 ; free virtual = 313731
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 245763 ; free virtual = 313649
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo/post_place.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 245564 ; free virtual = 313425
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a491e76d ConstDB: 0 ShapeSum: ef659c50 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[187]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[187]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[186]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[186]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[178]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[178]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[179]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[179]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[170]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[170]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[171]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[171]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[146]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[146]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[147]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[147]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[170]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[170]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[171]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[171]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[162]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[162]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[163]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[163]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[122]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[122]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[123]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[123]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[124]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[124]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[125]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[125]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[138]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[138]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[139]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[139]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[154]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[154]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[155]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[155]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[172]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[172]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[173]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[173]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[189]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[189]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[188]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[188]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[180]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[180]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[181]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[181]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[177]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[177]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[176]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[176]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[168]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[168]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[169]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[169]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[184]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[184]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[185]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[185]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[150]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[150]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[151]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[151]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[168]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[168]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[169]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[169]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[160]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[160]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[161]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[161]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[140]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[140]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[141]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[141]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[164]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[164]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[165]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[165]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[176]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[176]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[177]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[177]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[132]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[132]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[133]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[133]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[186]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[186]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[187]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[187]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[156]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[156]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[157]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[157]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[158]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[158]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[159]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[159]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[114]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[114]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[115]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[115]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[128]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[128]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[129]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[129]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[136]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[136]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[137]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[137]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[99]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[99]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[98]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[98]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[106]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[106]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[156]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[156]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[157]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[157]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[134]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[134]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[135]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[135]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[158]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[158]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[159]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[159]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[105]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[105]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[104]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[104]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[112]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[112]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[113]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[113]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[182]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[182]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xr[183]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xr[183]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "xp[144]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "xp[144]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: b6fd8bbe

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 246395 ; free virtual = 314290
Post Restoration Checksum: NetGraph: 8bf89b6a NumContArr: 2b04f054 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b6fd8bbe

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 246348 ; free virtual = 314242

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b6fd8bbe

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 246222 ; free virtual = 314117

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b6fd8bbe

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 246202 ; free virtual = 314097
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 100a2188a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 246280 ; free virtual = 314175
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.838  | TNS=0.000  | WHS=0.047  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 15653799d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 246164 ; free virtual = 314059

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 113728fbd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 246039 ; free virtual = 313933

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1827
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.778  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12ff7c46a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 245803 ; free virtual = 313697
Phase 4 Rip-up And Reroute | Checksum: 12ff7c46a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 245792 ; free virtual = 313686

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 12ff7c46a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 245765 ; free virtual = 313660

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12ff7c46a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 245774 ; free virtual = 313669
Phase 5 Delay and Skew Optimization | Checksum: 12ff7c46a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 245771 ; free virtual = 313665

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 176165a62

Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 246048 ; free virtual = 313941
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.778  | TNS=0.000  | WHS=0.056  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 176165a62

Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 246209 ; free virtual = 314102
Phase 6 Post Hold Fix | Checksum: 176165a62

Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 246469 ; free virtual = 314362

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.34457 %
  Global Horizontal Routing Utilization  = 3.32082 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: ee4e645f

Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 247071 ; free virtual = 314964

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ee4e645f

Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 247056 ; free virtual = 314949

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 137eb9896

Time (s): cpu = 00:00:50 ; elapsed = 00:00:29 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 247105 ; free virtual = 315007

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.778  | TNS=0.000  | WHS=0.056  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 137eb9896

Time (s): cpu = 00:00:50 ; elapsed = 00:00:29 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 247105 ; free virtual = 315003
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:50 ; elapsed = 00:00:29 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 247138 ; free virtual = 315039

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:35 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 247140 ; free virtual = 315041
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 247133 ; free virtual = 315036
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 247088 ; free virtual = 315003
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 246969 ; free virtual = 314925
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo/post_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 246538 ; free virtual = 314436
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2968.004 ; gain = 0.000 ; free physical = 246020 ; free virtual = 313926
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:15:48 2022...
