
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_table>:

	return 0;
}

void *z_get_fd_obj(int fd, const struct fd_op_vtable *vtable, int err)
{
   0:	20004f30 	.word	0x20004f30
   4:	000020fd 	.word	0x000020fd
	struct fd_entry *fd_entry;

	if (_check_fd(fd) < 0) {
   8:	000058a5 	.word	0x000058a5
   c:	0000208d 	.word	0x0000208d
		return NULL;
	}

	fd_entry = &fdtable[fd];

	if (vtable != NULL && fd_entry->vtable != vtable) {
  10:	0000208d 	.word	0x0000208d
  14:	0000208d 	.word	0x0000208d
  18:	0000208d 	.word	0x0000208d
  1c:	0000208d 	.word	0x0000208d
		errno = err;
		return NULL;
	}

	return fd_entry->obj;
  20:	0000208d 	.word	0x0000208d
}
  24:	0000208d 	.word	0x0000208d
	if (z_syscall_trap()) {
		return (int *) arch_syscall_invoke0(K_SYSCALL_Z_ERRNO);
	}
#endif
	compiler_barrier();
	return z_impl_z_errno();
  28:	0000208d 	.word	0x0000208d
		return NULL;
  2c:	00002015 	.word	0x00002015
		return NULL;
  30:	0000208d 	.word	0x0000208d
  34:	0000208d 	.word	0x0000208d
  38:	00001fc1 	.word	0x00001fc1
  3c:	0000587d 	.word	0x0000587d

00000040 <_irq_vector_table>:
  40:	000020d5 000020d5 000020d5 000020d5     . ... ... ... ..
  50:	000020d5 000020d5 000020d5 000020d5     . ... ... ... ..
  60:	000020d5 000020d5 000020d5 000020d5     . ... ... ... ..
  70:	000020d5 000020d5 000020d5 000020d5     . ... ... ... ..
  80:	000020d5 000020d5 000020d5 000020d5     . ... ... ... ..
  90:	000020d5 000020d5 000020d5 000020d5     . ... ... ... ..
  a0:	000020d5 000020d5 000020d5 000020d5     . ... ... ... ..
  b0:	000020d5 000020d5 000020d5 000020d5     . ... ... ... ..
  c0:	000020d5 000020d5 000020d5 000020d5     . ... ... ... ..
  d0:	000020d5 000020d5 000020d5 000020d5     . ... ... ... ..
  e0:	000020d5 000020d5 000020d5 000020d5     . ... ... ... ..
  f0:	000020d5 000020d5 000020d5 000020d5     . ... ... ... ..
 100:	000020d5 000020d5 000020d5 000020d5     . ... ... ... ..
 110:	000020d5 000020d5 000020d5 000020d5     . ... ... ... ..
 120:	000020d5 000020d5 000020d5 000020d5     . ... ... ... ..
 130:	000020d5 000020d5 000020d5 000020d5     . ... ... ... ..
 140:	000020d5                                . ..

Disassembly of section text:

00000144 <__aeabi_uldivmod>:
     144:	b953      	cbnz	r3, 15c <__aeabi_uldivmod+0x18>
     146:	b94a      	cbnz	r2, 15c <__aeabi_uldivmod+0x18>
     148:	2900      	cmp	r1, #0
     14a:	bf08      	it	eq
     14c:	2800      	cmpeq	r0, #0
     14e:	bf1c      	itt	ne
     150:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
     154:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
     158:	f000 b970 	b.w	43c <__aeabi_idiv0>
     15c:	f1ad 0c08 	sub.w	ip, sp, #8
     160:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     164:	f000 f806 	bl	174 <__udivmoddi4>
     168:	f8dd e004 	ldr.w	lr, [sp, #4]
     16c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     170:	b004      	add	sp, #16
     172:	4770      	bx	lr

00000174 <__udivmoddi4>:
     174:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     178:	9e08      	ldr	r6, [sp, #32]
     17a:	460d      	mov	r5, r1
     17c:	4604      	mov	r4, r0
     17e:	468a      	mov	sl, r1
     180:	2b00      	cmp	r3, #0
     182:	d17f      	bne.n	284 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x84>
     184:	428a      	cmp	r2, r1
     186:	4617      	mov	r7, r2
     188:	d941      	bls.n	20e <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0xe>
     18a:	fab2 f282 	clz	r2, r2
     18e:	b14a      	cbz	r2, 1a4 <__udivmoddi4+0x30>
     190:	f1c2 0120 	rsb	r1, r2, #32
     194:	fa05 f302 	lsl.w	r3, r5, r2
     198:	4097      	lsls	r7, r2
     19a:	4094      	lsls	r4, r2
     19c:	fa20 f101 	lsr.w	r1, r0, r1
     1a0:	ea41 0a03 	orr.w	sl, r1, r3
     1a4:	ea4f 4817 	mov.w	r8, r7, lsr #16
     1a8:	ea4f 4c14 	mov.w	ip, r4, lsr #16
     1ac:	fa1f f987 	uxth.w	r9, r7
     1b0:	fbba fef8 	udiv	lr, sl, r8
     1b4:	fb08 a31e 	mls	r3, r8, lr, sl
     1b8:	fb0e f109 	mul.w	r1, lr, r9
     1bc:	ea4c 4303 	orr.w	r3, ip, r3, lsl #16
     1c0:	4299      	cmp	r1, r3
     1c2:	d906      	bls.n	1d2 <__udivmoddi4+0x5e>
     1c4:	18fb      	adds	r3, r7, r3
     1c6:	d202      	bcs.n	1ce <__udivmoddi4+0x5a>
     1c8:	4299      	cmp	r1, r3
     1ca:	f200 8124 	bhi.w	416 <CONFIG_FLASH_SIZE+0x16>
     1ce:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
     1d2:	1a59      	subs	r1, r3, r1
     1d4:	b2a3      	uxth	r3, r4
     1d6:	fbb1 f0f8 	udiv	r0, r1, r8
     1da:	fb08 1110 	mls	r1, r8, r0, r1
     1de:	fb00 f909 	mul.w	r9, r0, r9
     1e2:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
     1e6:	45a1      	cmp	r9, r4
     1e8:	d905      	bls.n	1f6 <__udivmoddi4+0x82>
     1ea:	193c      	adds	r4, r7, r4
     1ec:	d202      	bcs.n	1f4 <__udivmoddi4+0x80>
     1ee:	45a1      	cmp	r9, r4
     1f0:	f200 810e 	bhi.w	410 <CONFIG_FLASH_SIZE+0x10>
     1f4:	3801      	subs	r0, #1
     1f6:	eba4 0409 	sub.w	r4, r4, r9
     1fa:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
     1fe:	2100      	movs	r1, #0
     200:	b11e      	cbz	r6, 20a <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0xa>
     202:	40d4      	lsrs	r4, r2
     204:	2300      	movs	r3, #0
     206:	e9c6 4300 	strd	r4, r3, [r6]
     20a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     20e:	b902      	cbnz	r2, 212 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x12>
     210:	deff      	udf	#255	; 0xff
     212:	fab2 f282 	clz	r2, r2
     216:	2a00      	cmp	r2, #0
     218:	d14f      	bne.n	2ba <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0xba>
     21a:	1bcb      	subs	r3, r1, r7
     21c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     220:	fa1f f887 	uxth.w	r8, r7
     224:	2101      	movs	r1, #1
     226:	0c25      	lsrs	r5, r4, #16
     228:	fbb3 fcfe 	udiv	ip, r3, lr
     22c:	fb0e 301c 	mls	r0, lr, ip, r3
     230:	462b      	mov	r3, r5
     232:	fb08 f90c 	mul.w	r9, r8, ip
     236:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
     23a:	45a9      	cmp	r9, r5
     23c:	d90a      	bls.n	254 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x54>
     23e:	197d      	adds	r5, r7, r5
     240:	bf2c      	ite	cs
     242:	2301      	movcs	r3, #1
     244:	2300      	movcc	r3, #0
     246:	45a9      	cmp	r9, r5
     248:	d902      	bls.n	250 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x50>
     24a:	2b00      	cmp	r3, #0
     24c:	f000 80d9 	beq.w	402 <CONFIG_FLASH_SIZE+0x2>
     250:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
     254:	eba5 0509 	sub.w	r5, r5, r9
     258:	b2a3      	uxth	r3, r4
     25a:	fbb5 f0fe 	udiv	r0, r5, lr
     25e:	fb0e 5510 	mls	r5, lr, r0, r5
     262:	fb08 f800 	mul.w	r8, r8, r0
     266:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
     26a:	45a0      	cmp	r8, r4
     26c:	d905      	bls.n	27a <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x7a>
     26e:	193c      	adds	r4, r7, r4
     270:	d202      	bcs.n	278 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x78>
     272:	45a0      	cmp	r8, r4
     274:	f200 80c9 	bhi.w	40a <CONFIG_FLASH_SIZE+0xa>
     278:	3801      	subs	r0, #1
     27a:	eba4 0408 	sub.w	r4, r4, r8
     27e:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     282:	e7bd      	b.n	200 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD>
     284:	428b      	cmp	r3, r1
     286:	d908      	bls.n	29a <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x9a>
     288:	2e00      	cmp	r6, #0
     28a:	f000 80b1 	beq.w	3f0 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x1f0>
     28e:	2100      	movs	r1, #0
     290:	e9c6 0500 	strd	r0, r5, [r6]
     294:	4608      	mov	r0, r1
     296:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     29a:	fab3 f183 	clz	r1, r3
     29e:	2900      	cmp	r1, #0
     2a0:	d146      	bne.n	330 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x130>
     2a2:	42ab      	cmp	r3, r5
     2a4:	f0c0 80a7 	bcc.w	3f6 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x1f6>
     2a8:	4282      	cmp	r2, r0
     2aa:	f240 80a4 	bls.w	3f6 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x1f6>
     2ae:	4608      	mov	r0, r1
     2b0:	2e00      	cmp	r6, #0
     2b2:	d0aa      	beq.n	20a <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0xa>
     2b4:	e9c6 4a00 	strd	r4, sl, [r6]
     2b8:	e7a7      	b.n	20a <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0xa>
     2ba:	f1c2 0020 	rsb	r0, r2, #32
     2be:	4097      	lsls	r7, r2
     2c0:	fa01 f302 	lsl.w	r3, r1, r2
     2c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     2c8:	40c1      	lsrs	r1, r0
     2ca:	fa24 f500 	lsr.w	r5, r4, r0
     2ce:	fa1f f887 	uxth.w	r8, r7
     2d2:	4094      	lsls	r4, r2
     2d4:	431d      	orrs	r5, r3
     2d6:	fbb1 f0fe 	udiv	r0, r1, lr
     2da:	0c2b      	lsrs	r3, r5, #16
     2dc:	fb0e 1110 	mls	r1, lr, r0, r1
     2e0:	fb00 fc08 	mul.w	ip, r0, r8
     2e4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
     2e8:	459c      	cmp	ip, r3
     2ea:	d909      	bls.n	300 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x100>
     2ec:	18fb      	adds	r3, r7, r3
     2ee:	bf2c      	ite	cs
     2f0:	2101      	movcs	r1, #1
     2f2:	2100      	movcc	r1, #0
     2f4:	459c      	cmp	ip, r3
     2f6:	d902      	bls.n	2fe <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0xfe>
     2f8:	2900      	cmp	r1, #0
     2fa:	f000 8095 	beq.w	428 <CONFIG_FLASH_SIZE+0x28>
     2fe:	3801      	subs	r0, #1
     300:	eba3 030c 	sub.w	r3, r3, ip
     304:	b2ad      	uxth	r5, r5
     306:	fbb3 f1fe 	udiv	r1, r3, lr
     30a:	fb0e 3311 	mls	r3, lr, r1, r3
     30e:	fb01 fc08 	mul.w	ip, r1, r8
     312:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
     316:	45ac      	cmp	ip, r5
     318:	d905      	bls.n	326 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x126>
     31a:	197d      	adds	r5, r7, r5
     31c:	d202      	bcs.n	324 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x124>
     31e:	45ac      	cmp	ip, r5
     320:	f200 8089 	bhi.w	436 <CONFIG_FLASH_SIZE+0x36>
     324:	3901      	subs	r1, #1
     326:	eba5 030c 	sub.w	r3, r5, ip
     32a:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
     32e:	e77a      	b.n	226 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x26>
     330:	f1c1 0420 	rsb	r4, r1, #32
     334:	408b      	lsls	r3, r1
     336:	fa02 f701 	lsl.w	r7, r2, r1
     33a:	fa05 fc01 	lsl.w	ip, r5, r1
     33e:	40e2      	lsrs	r2, r4
     340:	fa20 f804 	lsr.w	r8, r0, r4
     344:	40e5      	lsrs	r5, r4
     346:	fa00 fe01 	lsl.w	lr, r0, r1
     34a:	4313      	orrs	r3, r2
     34c:	ea48 020c 	orr.w	r2, r8, ip
     350:	ea4f 4813 	mov.w	r8, r3, lsr #16
     354:	ea4f 4c12 	mov.w	ip, r2, lsr #16
     358:	fa1f f983 	uxth.w	r9, r3
     35c:	fbb5 faf8 	udiv	sl, r5, r8
     360:	fb08 551a 	mls	r5, r8, sl, r5
     364:	fb0a f009 	mul.w	r0, sl, r9
     368:	ea4c 4c05 	orr.w	ip, ip, r5, lsl #16
     36c:	4560      	cmp	r0, ip
     36e:	d90a      	bls.n	386 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x186>
     370:	eb13 0c0c 	adds.w	ip, r3, ip
     374:	bf2c      	ite	cs
     376:	2501      	movcs	r5, #1
     378:	2500      	movcc	r5, #0
     37a:	4560      	cmp	r0, ip
     37c:	d901      	bls.n	382 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x182>
     37e:	2d00      	cmp	r5, #0
     380:	d055      	beq.n	42e <CONFIG_FLASH_SIZE+0x2e>
     382:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
     386:	ebac 0c00 	sub.w	ip, ip, r0
     38a:	b292      	uxth	r2, r2
     38c:	fbbc f0f8 	udiv	r0, ip, r8
     390:	fb08 cc10 	mls	ip, r8, r0, ip
     394:	fb00 f909 	mul.w	r9, r0, r9
     398:	ea42 4c0c 	orr.w	ip, r2, ip, lsl #16
     39c:	45e1      	cmp	r9, ip
     39e:	d905      	bls.n	3ac <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x1ac>
     3a0:	eb13 0c0c 	adds.w	ip, r3, ip
     3a4:	d201      	bcs.n	3aa <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x1aa>
     3a6:	45e1      	cmp	r9, ip
     3a8:	d83b      	bhi.n	422 <CONFIG_FLASH_SIZE+0x22>
     3aa:	3801      	subs	r0, #1
     3ac:	ea40 400a 	orr.w	r0, r0, sl, lsl #16
     3b0:	ebac 0c09 	sub.w	ip, ip, r9
     3b4:	fba0 8907 	umull	r8, r9, r0, r7
     3b8:	45cc      	cmp	ip, r9
     3ba:	4645      	mov	r5, r8
     3bc:	464a      	mov	r2, r9
     3be:	d302      	bcc.n	3c6 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x1c6>
     3c0:	d106      	bne.n	3d0 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x1d0>
     3c2:	45c6      	cmp	lr, r8
     3c4:	d204      	bcs.n	3d0 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x1d0>
     3c6:	3801      	subs	r0, #1
     3c8:	ebb8 0507 	subs.w	r5, r8, r7
     3cc:	eb69 0203 	sbc.w	r2, r9, r3
     3d0:	b32e      	cbz	r6, 41e <CONFIG_FLASH_SIZE+0x1e>
     3d2:	ebbe 0305 	subs.w	r3, lr, r5
     3d6:	eb6c 0c02 	sbc.w	ip, ip, r2
     3da:	fa23 f201 	lsr.w	r2, r3, r1
     3de:	fa0c f404 	lsl.w	r4, ip, r4
     3e2:	fa2c f301 	lsr.w	r3, ip, r1
     3e6:	2100      	movs	r1, #0
     3e8:	4314      	orrs	r4, r2
     3ea:	e9c6 4300 	strd	r4, r3, [r6]
     3ee:	e70c      	b.n	20a <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0xa>
     3f0:	4631      	mov	r1, r6
     3f2:	4630      	mov	r0, r6
     3f4:	e709      	b.n	20a <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0xa>
     3f6:	1a84      	subs	r4, r0, r2
     3f8:	eb65 0303 	sbc.w	r3, r5, r3
     3fc:	2001      	movs	r0, #1
     3fe:	469a      	mov	sl, r3
     400:	e756      	b.n	2b0 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0xb0>
     402:	f1ac 0c02 	sub.w	ip, ip, #2
     406:	443d      	add	r5, r7
     408:	e724      	b.n	254 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x54>
     40a:	3802      	subs	r0, #2
     40c:	443c      	add	r4, r7
     40e:	e734      	b.n	27a <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x7a>
     410:	3802      	subs	r0, #2
     412:	443c      	add	r4, r7
     414:	e6ef      	b.n	1f6 <__udivmoddi4+0x82>
     416:	f1ae 0e02 	sub.w	lr, lr, #2
     41a:	443b      	add	r3, r7
     41c:	e6d9      	b.n	1d2 <__udivmoddi4+0x5e>
     41e:	4631      	mov	r1, r6
     420:	e6f3      	b.n	20a <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0xa>
     422:	3802      	subs	r0, #2
     424:	449c      	add	ip, r3
     426:	e7c1      	b.n	3ac <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x1ac>
     428:	3802      	subs	r0, #2
     42a:	443b      	add	r3, r7
     42c:	e768      	b.n	300 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x100>
     42e:	f1aa 0a02 	sub.w	sl, sl, #2
     432:	449c      	add	ip, r3
     434:	e7a7      	b.n	386 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x186>
     436:	3902      	subs	r1, #2
     438:	443d      	add	r5, r7
     43a:	e774      	b.n	326 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_PAD+0x126>

0000043c <__aeabi_idiv0>:
     43c:	4770      	bx	lr
     43e:	bf00      	nop

00000440 <main>:
    ((void (*)(void))start)();
}
#endif

void main(void)
{
     440:	b530      	push	{r4, r5, lr}
     442:	b085      	sub	sp, #20
    struct boot_rsp rsp;
    int rc;

    BOOT_LOG_INF("Starting bootloader");
     444:	f04f 0000 	mov.w	r0, #0
     448:	2303      	movs	r3, #3
     44a:	f363 0002 	bfi	r0, r3, #0, #3
     44e:	f36f 00c5 	bfc	r0, #3, #3
     452:	4b3e      	ldr	r3, [pc, #248]	; (54c <main+0x10c>)
     454:	4a3e      	ldr	r2, [pc, #248]	; (550 <main+0x110>)
     456:	1a9b      	subs	r3, r3, r2
     458:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     45c:	f363 108f 	bfi	r0, r3, #6, #10
     460:	493c      	ldr	r1, [pc, #240]	; (554 <main+0x114>)
     462:	f004 ff51 	bl	5308 <log_string_sync>

    os_heap_init();
     466:	f000 f8b5 	bl	5d4 <os_heap_init>

#if (!defined(CONFIG_XTENSA) && defined(DT_FLASH_DEV_NAME))
    if (!flash_device_get_binding(DT_FLASH_DEV_NAME)) {
     46a:	483b      	ldr	r0, [pc, #236]	; (558 <main+0x118>)
     46c:	f000 f882 	bl	574 <flash_device_get_binding>
     470:	b1b8      	cbz	r0, 4a2 <main+0x62>
/* There is only one instance of MCUBoot */
#define PROTECT_SIZE (PM_MCUBOOT_PRIMARY_ADDRESS - PM_MCUBOOT_ADDRESS)
#define PROTECT_ADDR PM_MCUBOOT_ADDRESS
#endif

    rc = fprotect_area(PROTECT_ADDR, PROTECT_SIZE);
     472:	f44f 3180 	mov.w	r1, #65536	; 0x10000
     476:	2000      	movs	r0, #0
     478:	f002 fcd6 	bl	2e28 <fprotect_area>

    if (rc != 0) {
     47c:	b310      	cbz	r0, 4c4 <main+0x84>
        BOOT_LOG_ERR("Protect mcuboot flash failed, cancel startup.");
     47e:	f04f 0000 	mov.w	r0, #0
     482:	2301      	movs	r3, #1
     484:	f363 0002 	bfi	r0, r3, #0, #3
     488:	f36f 00c5 	bfc	r0, #3, #3
     48c:	4b2f      	ldr	r3, [pc, #188]	; (54c <main+0x10c>)
     48e:	4a30      	ldr	r2, [pc, #192]	; (550 <main+0x110>)
     490:	1a9b      	subs	r3, r3, r2
     492:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     496:	f363 108f 	bfi	r0, r3, #6, #10
     49a:	4930      	ldr	r1, [pc, #192]	; (55c <main+0x11c>)
     49c:	f004 ff34 	bl	5308 <log_string_sync>
        while (1)
     4a0:	e7fe      	b.n	4a0 <main+0x60>
        BOOT_LOG_ERR("Flash device %s not found", DT_FLASH_DEV_NAME);
     4a2:	2301      	movs	r3, #1
     4a4:	f363 0002 	bfi	r0, r3, #0, #3
     4a8:	f36f 00c5 	bfc	r0, #3, #3
     4ac:	4b27      	ldr	r3, [pc, #156]	; (54c <main+0x10c>)
     4ae:	4a28      	ldr	r2, [pc, #160]	; (550 <main+0x110>)
     4b0:	1a9b      	subs	r3, r3, r2
     4b2:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     4b6:	f363 108f 	bfi	r0, r3, #6, #10
     4ba:	4a27      	ldr	r2, [pc, #156]	; (558 <main+0x118>)
     4bc:	4928      	ldr	r1, [pc, #160]	; (560 <main+0x120>)
     4be:	f004 ff23 	bl	5308 <log_string_sync>
        while (1)
     4c2:	e7fe      	b.n	4c2 <main+0x82>
            ;
    }
#endif /* USE_PARTITION_MANAGER && CONFIG_FPROTECT */

    rc = boot_go(&rsp);
     4c4:	a801      	add	r0, sp, #4
     4c6:	f000 fb31 	bl	b2c <boot_go>
    if (rc != 0) {
     4ca:	b188      	cbz	r0, 4f0 <main+0xb0>
        BOOT_LOG_ERR("Unable to find bootable image");
     4cc:	f04f 0000 	mov.w	r0, #0
     4d0:	2301      	movs	r3, #1
     4d2:	f363 0002 	bfi	r0, r3, #0, #3
     4d6:	f36f 00c5 	bfc	r0, #3, #3
     4da:	4b1c      	ldr	r3, [pc, #112]	; (54c <main+0x10c>)
     4dc:	4a1c      	ldr	r2, [pc, #112]	; (550 <main+0x110>)
     4de:	1a9b      	subs	r3, r3, r2
     4e0:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     4e4:	f363 108f 	bfi	r0, r3, #6, #10
     4e8:	491e      	ldr	r1, [pc, #120]	; (564 <main+0x124>)
     4ea:	f004 ff0d 	bl	5308 <log_string_sync>
        while (1)
     4ee:	e7fe      	b.n	4ee <main+0xae>
            ;
    }

    BOOT_LOG_INF("Bootloader chainload address offset: 0x%x",
     4f0:	2503      	movs	r5, #3
     4f2:	f04f 0000 	mov.w	r0, #0
     4f6:	f365 0002 	bfi	r0, r5, #0, #3
     4fa:	f36f 00c5 	bfc	r0, #3, #3
     4fe:	4c13      	ldr	r4, [pc, #76]	; (54c <main+0x10c>)
     500:	4b13      	ldr	r3, [pc, #76]	; (550 <main+0x110>)
     502:	1ae4      	subs	r4, r4, r3
     504:	f3c4 04c9 	ubfx	r4, r4, #3, #10
     508:	f364 108f 	bfi	r0, r4, #6, #10
     50c:	9a03      	ldr	r2, [sp, #12]
     50e:	4916      	ldr	r1, [pc, #88]	; (568 <main+0x128>)
     510:	f004 fefa 	bl	5308 <log_string_sync>
                 rsp.br_image_off);

    BOOT_LOG_INF("Jumping to the first image slot");
     514:	f04f 0000 	mov.w	r0, #0
     518:	f365 0002 	bfi	r0, r5, #0, #3
     51c:	f36f 00c5 	bfc	r0, #3, #3
     520:	f364 108f 	bfi	r0, r4, #6, #10
     524:	4911      	ldr	r1, [pc, #68]	; (56c <main+0x12c>)
     526:	f004 feef 	bl	5308 <log_string_sync>
    do_boot(&rsp);
     52a:	a801      	add	r0, sp, #4
     52c:	f003 ff4a 	bl	43c4 <do_boot>

    BOOT_LOG_ERR("Never should get here");
     530:	f04f 0000 	mov.w	r0, #0
     534:	2301      	movs	r3, #1
     536:	f363 0002 	bfi	r0, r3, #0, #3
     53a:	f36f 00c5 	bfc	r0, #3, #3
     53e:	f364 108f 	bfi	r0, r4, #6, #10
     542:	490b      	ldr	r1, [pc, #44]	; (570 <main+0x130>)
     544:	f004 fee0 	bl	5308 <log_string_sync>
    while (1)
     548:	e7fe      	b.n	548 <main+0x108>
     54a:	bf00      	nop
     54c:	00007e4c 	.word	0x00007e4c
     550:	00007e44 	.word	0x00007e44
     554:	00007e94 	.word	0x00007e94
     558:	00007ea8 	.word	0x00007ea8
     55c:	00007ed8 	.word	0x00007ed8
     560:	00007ebc 	.word	0x00007ebc
     564:	00007f08 	.word	0x00007f08
     568:	00007f28 	.word	0x00007f28
     56c:	00007f54 	.word	0x00007f54
     570:	00007f74 	.word	0x00007f74

00000574 <flash_device_get_binding>:
#endif

static struct device *flash_dev;

struct device *flash_device_get_binding(char *dev_name)
{
     574:	b508      	push	{r3, lr}
    if (!flash_dev) {
     576:	4b05      	ldr	r3, [pc, #20]	; (58c <flash_device_get_binding+0x18>)
     578:	681b      	ldr	r3, [r3, #0]
     57a:	b113      	cbz	r3, 582 <flash_device_get_binding+0xe>
        flash_dev = device_get_binding(dev_name);
    }
    return flash_dev;
}
     57c:	4b03      	ldr	r3, [pc, #12]	; (58c <flash_device_get_binding+0x18>)
     57e:	6818      	ldr	r0, [r3, #0]
     580:	bd08      	pop	{r3, pc}
	if (z_syscall_trap()) {
		return (struct device *) arch_syscall_invoke1(*(uintptr_t *)&name, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
     582:	f003 fcd9 	bl	3f38 <z_impl_device_get_binding>
        flash_dev = device_get_binding(dev_name);
     586:	4b01      	ldr	r3, [pc, #4]	; (58c <flash_device_get_binding+0x18>)
     588:	6018      	str	r0, [r3, #0]
     58a:	e7f7      	b.n	57c <flash_device_get_binding+0x8>
     58c:	20000008 	.word	0x20000008

00000590 <flash_device_base>:

int flash_device_base(uint8_t fd_id, uintptr_t *ret)
{
    if (fd_id != FLASH_DEVICE_ID) {
     590:	b910      	cbnz	r0, 598 <flash_device_base+0x8>
        BOOT_LOG_ERR("invalid flash ID %d; expected %d",
                     fd_id, FLASH_DEVICE_ID);
        return -EINVAL;
    }
    *ret = FLASH_DEVICE_BASE;
     592:	2000      	movs	r0, #0
     594:	6008      	str	r0, [r1, #0]
    return 0;
}
     596:	4770      	bx	lr
{
     598:	b508      	push	{r3, lr}
     59a:	4602      	mov	r2, r0
        BOOT_LOG_ERR("invalid flash ID %d; expected %d",
     59c:	f04f 0000 	mov.w	r0, #0
     5a0:	2301      	movs	r3, #1
     5a2:	f363 0002 	bfi	r0, r3, #0, #3
     5a6:	f36f 00c5 	bfc	r0, #3, #3
     5aa:	4b07      	ldr	r3, [pc, #28]	; (5c8 <flash_device_base+0x38>)
     5ac:	4907      	ldr	r1, [pc, #28]	; (5cc <flash_device_base+0x3c>)
     5ae:	1a5b      	subs	r3, r3, r1
     5b0:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     5b4:	f363 108f 	bfi	r0, r3, #6, #10
     5b8:	2300      	movs	r3, #0
     5ba:	4905      	ldr	r1, [pc, #20]	; (5d0 <flash_device_base+0x40>)
     5bc:	f004 fea4 	bl	5308 <log_string_sync>
        return -EINVAL;
     5c0:	f06f 0015 	mvn.w	r0, #21
}
     5c4:	bd08      	pop	{r3, pc}
     5c6:	bf00      	nop
     5c8:	00007e4c 	.word	0x00007e4c
     5cc:	00007e44 	.word	0x00007e44
     5d0:	00007f94 	.word	0x00007f94

000005d4 <os_heap_init>:

/*
 * Initialize mbedtls to be able to use the local heap.
 */
void os_heap_init(void)
{
     5d4:	b508      	push	{r3, lr}
    mbedtls_memory_buffer_alloc_init(mempool, sizeof(mempool));
     5d6:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
     5da:	4802      	ldr	r0, [pc, #8]	; (5e4 <CONFIG_MBEDTLS_SSL_MAX_CONTENT_LEN+0x8>)
     5dc:	f002 ff40 	bl	3460 <mbedtls_memory_buffer_alloc_init>
}
     5e0:	bd08      	pop	{r3, pc}
     5e2:	bf00      	nop
     5e4:	2000000c 	.word	0x2000000c

000005e8 <boot_is_header_valid>:
static bool
boot_is_header_valid(const struct image_header *hdr, const struct flash_area *fap)
{
    uint32_t size;

    if (hdr->ih_magic != IMAGE_MAGIC) {
     5e8:	6802      	ldr	r2, [r0, #0]
     5ea:	4b0e      	ldr	r3, [pc, #56]	; (624 <boot_is_header_valid+0x3c>)
     5ec:	429a      	cmp	r2, r3
     5ee:	d10d      	bne.n	60c <boot_is_header_valid+0x24>
        return false;
    }

    if (!boot_u32_safe_add(&size, hdr->ih_img_size, hdr->ih_hdr_size)) {
     5f0:	68c2      	ldr	r2, [r0, #12]
     5f2:	8903      	ldrh	r3, [r0, #8]
{
    /*
     * "a + b <= UINT32_MAX", subtract 'b' from both sides to avoid
     * the overflow.
     */
    if (a > UINT32_MAX - b) {
     5f4:	43d8      	mvns	r0, r3
     5f6:	4282      	cmp	r2, r0
     5f8:	d80c      	bhi.n	614 <boot_is_header_valid+0x2c>
{
     5fa:	b410      	push	{r4}
        return false;
    } else {
        *dest = a + b;
     5fc:	18d4      	adds	r4, r2, r3
        return true;
     5fe:	2001      	movs	r0, #1
    if (!boot_u32_safe_add(&size, hdr->ih_img_size, hdr->ih_hdr_size)) {
     600:	b110      	cbz	r0, 608 <boot_is_header_valid+0x20>
        return false;
    }

    if (size >= fap->fa_size) {
     602:	688b      	ldr	r3, [r1, #8]
     604:	42a3      	cmp	r3, r4
     606:	d903      	bls.n	610 <boot_is_header_valid+0x28>
        return false;
    }

    return true;
}
     608:	bc10      	pop	{r4}
     60a:	4770      	bx	lr
        return false;
     60c:	2000      	movs	r0, #0
     60e:	4770      	bx	lr
        return false;
     610:	2000      	movs	r0, #0
     612:	e7f9      	b.n	608 <boot_is_header_valid+0x20>
        return false;
     614:	2000      	movs	r0, #0
    if (!boot_u32_safe_add(&size, hdr->ih_img_size, hdr->ih_hdr_size)) {
     616:	b110      	cbz	r0, 61e <boot_is_header_valid+0x36>
    if (size >= fap->fa_size) {
     618:	688b      	ldr	r3, [r1, #8]
     61a:	42a3      	cmp	r3, r4
     61c:	d900      	bls.n	620 <boot_is_header_valid+0x38>
}
     61e:	4770      	bx	lr
        return false;
     620:	2000      	movs	r0, #0
     622:	4770      	bx	lr
     624:	96f3b83d 	.word	0x96f3b83d

00000628 <boot_image_check>:
{
     628:	b500      	push	{lr}
     62a:	b087      	sub	sp, #28
     62c:	4613      	mov	r3, r2
    if (bootutil_img_validate(BOOT_CURR_ENC(state), image_index, hdr, fap, tmpbuf,
     62e:	2000      	movs	r0, #0
     630:	9004      	str	r0, [sp, #16]
     632:	9003      	str	r0, [sp, #12]
     634:	9002      	str	r0, [sp, #8]
     636:	f44f 7280 	mov.w	r2, #256	; 0x100
     63a:	9201      	str	r2, [sp, #4]
     63c:	4a05      	ldr	r2, [pc, #20]	; (654 <boot_image_check+0x2c>)
     63e:	9200      	str	r2, [sp, #0]
     640:	460a      	mov	r2, r1
     642:	4601      	mov	r1, r0
     644:	f000 feb6 	bl	13b4 <bootutil_img_validate>
     648:	b910      	cbnz	r0, 650 <boot_image_check+0x28>
}
     64a:	b007      	add	sp, #28
     64c:	f85d fb04 	ldr.w	pc, [sp], #4
        return BOOT_EBADIMAGE;
     650:	2003      	movs	r0, #3
     652:	e7fa      	b.n	64a <boot_image_check+0x22>
     654:	2000246c 	.word	0x2000246c

00000658 <boot_validate_slot>:
 *         -1 on any errors
 */
static int
boot_validate_slot(struct boot_loader_state *state, int slot,
                   struct boot_status *bs)
{
     658:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     65c:	b082      	sub	sp, #8
     65e:	4606      	mov	r6, r0
     660:	460c      	mov	r4, r1
     662:	4615      	mov	r5, r2
    const struct flash_area *fap;
    struct image_header *hdr;
    int area_id;
    int rc;

    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
     664:	2000      	movs	r0, #0
     666:	f003 fecb 	bl	4400 <flash_area_id_from_multi_image_slot>
    rc = flash_area_open(area_id, &fap);
     66a:	a901      	add	r1, sp, #4
     66c:	b2c0      	uxtb	r0, r0
     66e:	f001 fb27 	bl	1cc0 <flash_area_open>
    if (rc != 0) {
     672:	b128      	cbz	r0, 680 <boot_validate_slot+0x28>
        return -1;
     674:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
    rc = 0;

out:
    flash_area_close(fap);
    return rc;
}
     678:	4628      	mov	r0, r5
     67a:	b002      	add	sp, #8
     67c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     ((swap_type) == BOOT_SWAP_TYPE_PERM))

static inline struct image_header*
boot_img_hdr(struct boot_loader_state *state, size_t slot)
{
    return &BOOT_IMG(state, slot).hdr;
     680:	202c      	movs	r0, #44	; 0x2c
     682:	fb00 6704 	mla	r7, r0, r4, r6
    if (boot_check_header_erased(state, slot) == 0 ||
     686:	4621      	mov	r1, r4
     688:	4630      	mov	r0, r6
     68a:	f003 ff35 	bl	44f8 <boot_check_header_erased>
     68e:	b388      	cbz	r0, 6f4 <boot_validate_slot+0x9c>
        (hdr->ih_flags & IMAGE_F_NON_BOOTABLE)) {
     690:	693b      	ldr	r3, [r7, #16]
    if (boot_check_header_erased(state, slot) == 0 ||
     692:	f013 0f10 	tst.w	r3, #16
     696:	d132      	bne.n	6fe <boot_validate_slot+0xa6>
    if (!boot_is_header_valid(hdr, fap) || boot_image_check(state, hdr, fap, bs)) {
     698:	f8dd 8004 	ldr.w	r8, [sp, #4]
     69c:	4641      	mov	r1, r8
     69e:	4638      	mov	r0, r7
     6a0:	f7ff ffa2 	bl	5e8 <boot_is_header_valid>
     6a4:	b9a8      	cbnz	r0, 6d2 <boot_validate_slot+0x7a>
        if (slot != BOOT_PRIMARY_SLOT) {
     6a6:	b9ec      	cbnz	r4, 6e4 <boot_validate_slot+0x8c>
        BOOT_LOG_ERR("Image in the %s slot is not valid!",
     6a8:	f04f 0000 	mov.w	r0, #0
     6ac:	2301      	movs	r3, #1
     6ae:	f363 0002 	bfi	r0, r3, #0, #3
     6b2:	f36f 00c5 	bfc	r0, #3, #3
     6b6:	4b13      	ldr	r3, [pc, #76]	; (704 <boot_validate_slot+0xac>)
     6b8:	4a13      	ldr	r2, [pc, #76]	; (708 <boot_validate_slot+0xb0>)
     6ba:	1a9b      	subs	r3, r3, r2
     6bc:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     6c0:	f363 108f 	bfi	r0, r3, #6, #10
     6c4:	b9a4      	cbnz	r4, 6f0 <boot_validate_slot+0x98>
     6c6:	4a11      	ldr	r2, [pc, #68]	; (70c <boot_validate_slot+0xb4>)
     6c8:	4911      	ldr	r1, [pc, #68]	; (710 <boot_validate_slot+0xb8>)
     6ca:	f004 fe1d 	bl	5308 <log_string_sync>
        rc = 1;
     6ce:	2501      	movs	r5, #1
        goto out;
     6d0:	e011      	b.n	6f6 <boot_validate_slot+0x9e>
    if (!boot_is_header_valid(hdr, fap) || boot_image_check(state, hdr, fap, bs)) {
     6d2:	462b      	mov	r3, r5
     6d4:	4642      	mov	r2, r8
     6d6:	4639      	mov	r1, r7
     6d8:	4630      	mov	r0, r6
     6da:	f7ff ffa5 	bl	628 <boot_image_check>
     6de:	4605      	mov	r5, r0
     6e0:	b148      	cbz	r0, 6f6 <boot_validate_slot+0x9e>
     6e2:	e7e0      	b.n	6a6 <boot_validate_slot+0x4e>
            flash_area_erase(fap, 0, fap->fa_size);
     6e4:	9801      	ldr	r0, [sp, #4]
     6e6:	6882      	ldr	r2, [r0, #8]
     6e8:	2100      	movs	r1, #0
     6ea:	f004 ff54 	bl	5596 <flash_area_erase>
     6ee:	e7db      	b.n	6a8 <boot_validate_slot+0x50>
        BOOT_LOG_ERR("Image in the %s slot is not valid!",
     6f0:	4a08      	ldr	r2, [pc, #32]	; (714 <boot_validate_slot+0xbc>)
     6f2:	e7e9      	b.n	6c8 <boot_validate_slot+0x70>
        rc = 1;
     6f4:	2501      	movs	r5, #1
    flash_area_close(fap);
     6f6:	9801      	ldr	r0, [sp, #4]
     6f8:	f004 fefd 	bl	54f6 <flash_area_close>
    return rc;
     6fc:	e7bc      	b.n	678 <boot_validate_slot+0x20>
        rc = 1;
     6fe:	2501      	movs	r5, #1
     700:	e7f9      	b.n	6f6 <boot_validate_slot+0x9e>
     702:	bf00      	nop
     704:	00007e4c 	.word	0x00007e4c
     708:	00007e44 	.word	0x00007e44
     70c:	00007fd0 	.word	0x00007fd0
     710:	00007fd8 	.word	0x00007fd8
     714:	00007fc4 	.word	0x00007fc4

00000718 <boot_swap_image>:
 *
 * @return                      0 on success; nonzero on failure.
 */
static int
boot_swap_image(struct boot_loader_state *state, struct boot_status *bs)
{
     718:	b530      	push	{r4, r5, lr}
     71a:	b083      	sub	sp, #12
     71c:	4605      	mov	r5, r0
     71e:	460c      	mov	r4, r1
    uint8_t image_index;
    int rc;

    /* FIXME: just do this if asked by user? */

    size = copy_size = 0;
     720:	2300      	movs	r3, #0
     722:	9300      	str	r3, [sp, #0]
     724:	9301      	str	r3, [sp, #4]
    image_index = BOOT_CURR_IMG(state);

    if (boot_status_is_reset(bs)) {
     726:	4608      	mov	r0, r1
     728:	f003 ff85 	bl	4636 <boot_status_is_reset>
     72c:	b330      	cbz	r0, 77c <boot_swap_image+0x64>
        /*
         * No swap ever happened, so need to find the largest image which
         * will be used to determine the amount of sectors to swap.
         */
        hdr = boot_img_hdr(state, BOOT_PRIMARY_SLOT);
        if (hdr->ih_magic == IMAGE_MAGIC) {
     72e:	682a      	ldr	r2, [r5, #0]
     730:	4b1f      	ldr	r3, [pc, #124]	; (7b0 <boot_swap_image+0x98>)
     732:	429a      	cmp	r2, r3
     734:	d016      	beq.n	764 <boot_swap_image+0x4c>
            memset(bs->enckey[0], 0xff, BOOT_ENC_KEY_SIZE);
        }
#endif

        hdr = boot_img_hdr(state, BOOT_SECONDARY_SLOT);
        if (hdr->ih_magic == IMAGE_MAGIC) {
     736:	6aea      	ldr	r2, [r5, #44]	; 0x2c
     738:	4b1d      	ldr	r3, [pc, #116]	; (7b0 <boot_swap_image+0x98>)
     73a:	429a      	cmp	r2, r3
     73c:	d018      	beq.n	770 <boot_swap_image+0x58>
        } else {
            memset(bs->enckey[1], 0xff, BOOT_ENC_KEY_SIZE);
        }
#endif

        if (size > copy_size) {
     73e:	9b01      	ldr	r3, [sp, #4]
     740:	9a00      	ldr	r2, [sp, #0]
     742:	4293      	cmp	r3, r2
     744:	d900      	bls.n	748 <boot_swap_image+0x30>
            copy_size = size;
     746:	9300      	str	r3, [sp, #0]
        }

        bs->swap_size = copy_size;
     748:	9b00      	ldr	r3, [sp, #0]
     74a:	60a3      	str	r3, [r4, #8]
            }
        }
#endif
    }

    swap_run(state, bs, copy_size);
     74c:	9a00      	ldr	r2, [sp, #0]
     74e:	4621      	mov	r1, r4
     750:	4628      	mov	r0, r5
     752:	f000 fc93 	bl	107c <swap_run>

#ifdef MCUBOOT_VALIDATE_PRIMARY_SLOT
    extern int boot_status_fails;
    if (boot_status_fails > 0) {
     756:	4b17      	ldr	r3, [pc, #92]	; (7b4 <boot_swap_image+0x9c>)
     758:	681a      	ldr	r2, [r3, #0]
     75a:	2a00      	cmp	r2, #0
     75c:	dc16      	bgt.n	78c <boot_swap_image+0x74>
                     boot_status_fails);
    }
#endif

    return 0;
}
     75e:	2000      	movs	r0, #0
     760:	b003      	add	sp, #12
     762:	bd30      	pop	{r4, r5, pc}
            rc = boot_read_image_size(state, BOOT_PRIMARY_SLOT, &copy_size);
     764:	466a      	mov	r2, sp
     766:	2100      	movs	r1, #0
     768:	4628      	mov	r0, r5
     76a:	f003 fe6e 	bl	444a <boot_read_image_size>
     76e:	e7e2      	b.n	736 <boot_swap_image+0x1e>
            rc = boot_read_image_size(state, BOOT_SECONDARY_SLOT, &size);
     770:	aa01      	add	r2, sp, #4
     772:	2101      	movs	r1, #1
     774:	4628      	mov	r0, r5
     776:	f003 fe68 	bl	444a <boot_read_image_size>
     77a:	e7e0      	b.n	73e <boot_swap_image+0x26>
        rc = boot_read_swap_size(image_index, &bs->swap_size);
     77c:	f104 0108 	add.w	r1, r4, #8
     780:	2000      	movs	r0, #0
     782:	f004 f988 	bl	4a96 <boot_read_swap_size>
        copy_size = bs->swap_size;
     786:	68a3      	ldr	r3, [r4, #8]
     788:	9300      	str	r3, [sp, #0]
     78a:	e7df      	b.n	74c <boot_swap_image+0x34>
        BOOT_LOG_WRN("%d status write fails performing the swap",
     78c:	f04f 0000 	mov.w	r0, #0
     790:	2302      	movs	r3, #2
     792:	f363 0002 	bfi	r0, r3, #0, #3
     796:	f36f 00c5 	bfc	r0, #3, #3
     79a:	4b07      	ldr	r3, [pc, #28]	; (7b8 <boot_swap_image+0xa0>)
     79c:	4907      	ldr	r1, [pc, #28]	; (7bc <boot_swap_image+0xa4>)
     79e:	1a5b      	subs	r3, r3, r1
     7a0:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     7a4:	f363 108f 	bfi	r0, r3, #6, #10
     7a8:	4905      	ldr	r1, [pc, #20]	; (7c0 <boot_swap_image+0xa8>)
     7aa:	f004 fdad 	bl	5308 <log_string_sync>
     7ae:	e7d6      	b.n	75e <boot_swap_image+0x46>
     7b0:	96f3b83d 	.word	0x96f3b83d
     7b4:	2000256c 	.word	0x2000256c
     7b8:	00007e4c 	.word	0x00007e4c
     7bc:	00007e44 	.word	0x00007e44
     7c0:	00007ffc 	.word	0x00007ffc

000007c4 <boot_complete_partial_swap>:
 */
#if !defined(MCUBOOT_OVERWRITE_ONLY)
static int
boot_complete_partial_swap(struct boot_loader_state *state,
        struct boot_status *bs)
{
     7c4:	b538      	push	{r3, r4, r5, lr}
     7c6:	4604      	mov	r4, r0
     7c8:	460d      	mov	r5, r1
    int rc;

    /* Determine the type of swap operation being resumed from the
     * `swap-type` trailer field.
     */
    rc = boot_swap_image(state, bs);
     7ca:	f7ff ffa5 	bl	718 <boot_swap_image>
     7ce:	4602      	mov	r2, r0
    assert(rc == 0);

    BOOT_SWAP_TYPE(state) = bs->swap_type;
     7d0:	79eb      	ldrb	r3, [r5, #7]
     7d2:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58

    /* The following states need image_ok be explicitly set after the
     * swap was finished to avoid a new revert.
     */
    if (bs->swap_type == BOOT_SWAP_TYPE_REVERT ||
     7d6:	3b03      	subs	r3, #3
     7d8:	b2db      	uxtb	r3, r3
     7da:	2b01      	cmp	r3, #1
     7dc:	d90c      	bls.n	7f8 <boot_complete_partial_swap+0x34>
        if (rc != 0) {
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
        }
    }

    if (BOOT_IS_UPGRADE(bs->swap_type)) {
     7de:	79eb      	ldrb	r3, [r5, #7]
     7e0:	2b02      	cmp	r3, #2
     7e2:	d013      	beq.n	80c <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0xc>
     7e4:	2b04      	cmp	r3, #4
     7e6:	d011      	beq.n	80c <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0xc>
     7e8:	2b03      	cmp	r3, #3
     7ea:	d00f      	beq.n	80c <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0xc>
        if (rc != 0) {
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
        }
    }

    if (BOOT_SWAP_TYPE(state) == BOOT_SWAP_TYPE_PANIC) {
     7ec:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
     7f0:	2bff      	cmp	r3, #255	; 0xff
     7f2:	d015      	beq.n	820 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0x20>
        /* Loop forever... */
        while (1) {}
    }

    return rc;
}
     7f4:	4610      	mov	r0, r2
     7f6:	bd38      	pop	{r3, r4, r5, pc}
        rc = swap_set_image_ok(BOOT_CURR_IMG(state));
     7f8:	2000      	movs	r0, #0
     7fa:	f004 f82b 	bl	4854 <swap_set_image_ok>
        if (rc != 0) {
     7fe:	4602      	mov	r2, r0
     800:	2800      	cmp	r0, #0
     802:	d0ec      	beq.n	7de <boot_complete_partial_swap+0x1a>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
     804:	23ff      	movs	r3, #255	; 0xff
     806:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
     80a:	e7e8      	b.n	7de <boot_complete_partial_swap+0x1a>
        rc = swap_set_copy_done(BOOT_CURR_IMG(state));
     80c:	2000      	movs	r0, #0
     80e:	f004 f80e 	bl	482e <swap_set_copy_done>
        if (rc != 0) {
     812:	4602      	mov	r2, r0
     814:	2800      	cmp	r0, #0
     816:	d0e9      	beq.n	7ec <boot_complete_partial_swap+0x28>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
     818:	23ff      	movs	r3, #255	; 0xff
     81a:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
     81e:	e7e5      	b.n	7ec <boot_complete_partial_swap+0x28>
        BOOT_LOG_ERR("panic!");
     820:	f04f 0000 	mov.w	r0, #0
     824:	2301      	movs	r3, #1
     826:	f363 0002 	bfi	r0, r3, #0, #3
     82a:	f36f 00c5 	bfc	r0, #3, #3
     82e:	4b05      	ldr	r3, [pc, #20]	; (844 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0x44>)
     830:	4a05      	ldr	r2, [pc, #20]	; (848 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0x48>)
     832:	1a9b      	subs	r3, r3, r2
     834:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     838:	f363 108f 	bfi	r0, r3, #6, #10
     83c:	4903      	ldr	r1, [pc, #12]	; (84c <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0x4c>)
     83e:	f004 fd63 	bl	5308 <log_string_sync>
        while (1) {}
     842:	e7fe      	b.n	842 <CONFIG_BOOT_SIGNATURE_TYPE_RSA_LEN+0x42>
     844:	00007e4c 	.word	0x00007e4c
     848:	00007e44 	.word	0x00007e44
     84c:	00008028 	.word	0x00008028

00000850 <boot_prepare_image_for_update>:
 *                              boot status can be written to.
 */
static void
boot_prepare_image_for_update(struct boot_loader_state *state,
                              struct boot_status *bs)
{
     850:	b538      	push	{r3, r4, r5, lr}
     852:	4604      	mov	r4, r0
     854:	460d      	mov	r5, r1
    int rc;

    /* Determine the sector layout of the image slots and scratch area. */
    rc = boot_read_sectors(state);
     856:	f003 fe97 	bl	4588 <boot_read_sectors>
    if (rc != 0) {
     85a:	b968      	cbnz	r0, 878 <boot_prepare_image_for_update+0x28>
        BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
        return;
    }

    /* Attempt to read an image header from each slot. */
    rc = boot_read_image_headers(state, false, NULL);
     85c:	2200      	movs	r2, #0
     85e:	4611      	mov	r1, r2
     860:	4620      	mov	r0, r4
     862:	f003 fea7 	bl	45b4 <boot_read_image_headers>
    if (rc != 0) {
     866:	b9e8      	cbnz	r0, 8a4 <boot_prepare_image_for_update+0x54>
    }

    /* If the current image's slots aren't compatible, no swap is possible.
     * Just boot into primary slot.
     */
    if (boot_slots_compatible(state)) {
     868:	4620      	mov	r0, r4
     86a:	f000 fae1 	bl	e30 <boot_slots_compatible>
     86e:	bb78      	cbnz	r0, 8d0 <boot_prepare_image_for_update+0x80>
            }
#endif
        }
    } else {
        /* In that case if slots are not compatible. */
        BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
     870:	2301      	movs	r3, #1
     872:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
     876:	e014      	b.n	8a2 <boot_prepare_image_for_update+0x52>
        BOOT_LOG_WRN("Failed reading sectors; BOOT_MAX_IMG_SECTORS=%d"
     878:	f04f 0000 	mov.w	r0, #0
     87c:	2302      	movs	r3, #2
     87e:	f363 0002 	bfi	r0, r3, #0, #3
     882:	f36f 00c5 	bfc	r0, #3, #3
     886:	4b47      	ldr	r3, [pc, #284]	; (9a4 <boot_prepare_image_for_update+0x154>)
     888:	4a47      	ldr	r2, [pc, #284]	; (9a8 <boot_prepare_image_for_update+0x158>)
     88a:	1a9b      	subs	r3, r3, r2
     88c:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     890:	f363 108f 	bfi	r0, r3, #6, #10
     894:	2280      	movs	r2, #128	; 0x80
     896:	4945      	ldr	r1, [pc, #276]	; (9ac <boot_prepare_image_for_update+0x15c>)
     898:	f004 fd36 	bl	5308 <log_string_sync>
        BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
     89c:	2301      	movs	r3, #1
     89e:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
    }
}
     8a2:	bd38      	pop	{r3, r4, r5, pc}
        BOOT_LOG_WRN("Failed reading image headers; Image=%u",
     8a4:	f04f 0000 	mov.w	r0, #0
     8a8:	2302      	movs	r3, #2
     8aa:	f363 0002 	bfi	r0, r3, #0, #3
     8ae:	f36f 00c5 	bfc	r0, #3, #3
     8b2:	4b3c      	ldr	r3, [pc, #240]	; (9a4 <boot_prepare_image_for_update+0x154>)
     8b4:	4a3c      	ldr	r2, [pc, #240]	; (9a8 <boot_prepare_image_for_update+0x158>)
     8b6:	1a9b      	subs	r3, r3, r2
     8b8:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     8bc:	f363 108f 	bfi	r0, r3, #6, #10
     8c0:	2200      	movs	r2, #0
     8c2:	493b      	ldr	r1, [pc, #236]	; (9b0 <boot_prepare_image_for_update+0x160>)
     8c4:	f004 fd20 	bl	5308 <log_string_sync>
        BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
     8c8:	2301      	movs	r3, #1
     8ca:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
        return;
     8ce:	e7e8      	b.n	8a2 <boot_prepare_image_for_update+0x52>
        boot_status_reset(bs);
     8d0:	4628      	mov	r0, r5
     8d2:	f003 fea6 	bl	4622 <boot_status_reset>
        rc = swap_read_status(state, bs);
     8d6:	4629      	mov	r1, r5
     8d8:	4620      	mov	r0, r4
     8da:	f003 ff6f 	bl	47bc <swap_read_status>
        if (rc != 0) {
     8de:	b9e8      	cbnz	r0, 91c <boot_prepare_image_for_update+0xcc>
        rc = boot_read_image_headers(state, !boot_status_is_reset(bs), bs);
     8e0:	4628      	mov	r0, r5
     8e2:	f003 fea8 	bl	4636 <boot_status_is_reset>
     8e6:	f080 0101 	eor.w	r1, r0, #1
     8ea:	462a      	mov	r2, r5
     8ec:	b2c9      	uxtb	r1, r1
     8ee:	4620      	mov	r0, r4
     8f0:	f003 fe60 	bl	45b4 <boot_read_image_headers>
        if (rc != 0) {
     8f4:	bb40      	cbnz	r0, 948 <boot_prepare_image_for_update+0xf8>
        if (!boot_status_is_reset(bs)) {
     8f6:	4628      	mov	r0, r5
     8f8:	f003 fe9d 	bl	4636 <boot_status_is_reset>
     8fc:	2800      	cmp	r0, #0
     8fe:	d039      	beq.n	974 <boot_prepare_image_for_update+0x124>
            if (bs->swap_type == BOOT_SWAP_TYPE_NONE) {
     900:	79eb      	ldrb	r3, [r5, #7]
     902:	2b01      	cmp	r3, #1
     904:	d043      	beq.n	98e <boot_prepare_image_for_update+0x13e>
            } else if (boot_validate_slot(state, BOOT_SECONDARY_SLOT, bs) != 0) {
     906:	462a      	mov	r2, r5
     908:	2101      	movs	r1, #1
     90a:	4620      	mov	r0, r4
     90c:	f7ff fea4 	bl	658 <boot_validate_slot>
     910:	2800      	cmp	r0, #0
     912:	d043      	beq.n	99c <boot_prepare_image_for_update+0x14c>
                BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_FAIL;
     914:	2305      	movs	r3, #5
     916:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
     91a:	e7c2      	b.n	8a2 <boot_prepare_image_for_update+0x52>
            BOOT_LOG_WRN("Failed reading boot status; Image=%u",
     91c:	f04f 0000 	mov.w	r0, #0
     920:	2302      	movs	r3, #2
     922:	f363 0002 	bfi	r0, r3, #0, #3
     926:	f36f 00c5 	bfc	r0, #3, #3
     92a:	4b1e      	ldr	r3, [pc, #120]	; (9a4 <boot_prepare_image_for_update+0x154>)
     92c:	4a1e      	ldr	r2, [pc, #120]	; (9a8 <boot_prepare_image_for_update+0x158>)
     92e:	1a9b      	subs	r3, r3, r2
     930:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     934:	f363 108f 	bfi	r0, r3, #6, #10
     938:	2200      	movs	r2, #0
     93a:	491e      	ldr	r1, [pc, #120]	; (9b4 <boot_prepare_image_for_update+0x164>)
     93c:	f004 fce4 	bl	5308 <log_string_sync>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
     940:	2301      	movs	r3, #1
     942:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
            return;
     946:	e7ac      	b.n	8a2 <boot_prepare_image_for_update+0x52>
            BOOT_LOG_WRN("Failed reading image headers; Image=%u",
     948:	f04f 0000 	mov.w	r0, #0
     94c:	2302      	movs	r3, #2
     94e:	f363 0002 	bfi	r0, r3, #0, #3
     952:	f36f 00c5 	bfc	r0, #3, #3
     956:	4b13      	ldr	r3, [pc, #76]	; (9a4 <boot_prepare_image_for_update+0x154>)
     958:	4a13      	ldr	r2, [pc, #76]	; (9a8 <boot_prepare_image_for_update+0x158>)
     95a:	1a9b      	subs	r3, r3, r2
     95c:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     960:	f363 108f 	bfi	r0, r3, #6, #10
     964:	2200      	movs	r2, #0
     966:	4912      	ldr	r1, [pc, #72]	; (9b0 <boot_prepare_image_for_update+0x160>)
     968:	f004 fcce 	bl	5308 <log_string_sync>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
     96c:	2301      	movs	r3, #1
     96e:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
            return;
     972:	e796      	b.n	8a2 <boot_prepare_image_for_update+0x52>
            rc = boot_complete_partial_swap(state, bs);
     974:	4629      	mov	r1, r5
     976:	4620      	mov	r0, r4
     978:	f7ff ff24 	bl	7c4 <boot_complete_partial_swap>
            rc = boot_read_image_headers(state, false, bs);
     97c:	462a      	mov	r2, r5
     97e:	2100      	movs	r1, #0
     980:	4620      	mov	r0, r4
     982:	f003 fe17 	bl	45b4 <boot_read_image_headers>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
     986:	2301      	movs	r3, #1
     988:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
     98c:	e789      	b.n	8a2 <boot_prepare_image_for_update+0x52>
                BOOT_SWAP_TYPE(state) = boot_validated_swap_type(state, bs);
     98e:	4629      	mov	r1, r5
     990:	4620      	mov	r0, r4
     992:	f003 fe2a 	bl	45ea <boot_validated_swap_type>
     996:	f884 0058 	strb.w	r0, [r4, #88]	; 0x58
     99a:	e782      	b.n	8a2 <boot_prepare_image_for_update+0x52>
                BOOT_SWAP_TYPE(state) = bs->swap_type;
     99c:	79eb      	ldrb	r3, [r5, #7]
     99e:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
     9a2:	e77e      	b.n	8a2 <boot_prepare_image_for_update+0x52>
     9a4:	00007e4c 	.word	0x00007e4c
     9a8:	00007e44 	.word	0x00007e44
     9ac:	00008030 	.word	0x00008030
     9b0:	00008070 	.word	0x00008070
     9b4:	00008098 	.word	0x00008098

000009b8 <boot_copy_region>:
{
     9b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
     9bc:	4688      	mov	r8, r1
     9be:	4691      	mov	r9, r2
     9c0:	461f      	mov	r7, r3
     9c2:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
     9c6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    bytes_copied = 0;
     9c8:	2500      	movs	r5, #0
    while (bytes_copied < sz) {
     9ca:	e00f      	b.n	9ec <boot_copy_region+0x34>
        rc = flash_area_read(fap_src, off_src + bytes_copied, buf, chunk_sz);
     9cc:	4623      	mov	r3, r4
     9ce:	4a0f      	ldr	r2, [pc, #60]	; (a0c <boot_copy_region+0x54>)
     9d0:	19e9      	adds	r1, r5, r7
     9d2:	4640      	mov	r0, r8
     9d4:	f004 fd90 	bl	54f8 <flash_area_read>
        if (rc != 0) {
     9d8:	b9a0      	cbnz	r0, a04 <boot_copy_region+0x4c>
        rc = flash_area_write(fap_dst, off_dst + bytes_copied, buf, chunk_sz);
     9da:	4623      	mov	r3, r4
     9dc:	4a0b      	ldr	r2, [pc, #44]	; (a0c <boot_copy_region+0x54>)
     9de:	eb05 010a 	add.w	r1, r5, sl
     9e2:	4648      	mov	r0, r9
     9e4:	f004 fda7 	bl	5536 <flash_area_write>
        if (rc != 0) {
     9e8:	b970      	cbnz	r0, a08 <boot_copy_region+0x50>
        bytes_copied += chunk_sz;
     9ea:	4425      	add	r5, r4
    while (bytes_copied < sz) {
     9ec:	42b5      	cmp	r5, r6
     9ee:	d206      	bcs.n	9fe <boot_copy_region+0x46>
        if (sz - bytes_copied > sizeof buf) {
     9f0:	1b74      	subs	r4, r6, r5
     9f2:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
     9f6:	d9e9      	bls.n	9cc <boot_copy_region+0x14>
            chunk_sz = sizeof buf;
     9f8:	f44f 6480 	mov.w	r4, #1024	; 0x400
     9fc:	e7e6      	b.n	9cc <boot_copy_region+0x14>
    return 0;
     9fe:	2000      	movs	r0, #0
}
     a00:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
            return BOOT_EFLASH;
     a04:	2001      	movs	r0, #1
     a06:	e7fb      	b.n	a00 <boot_copy_region+0x48>
            return BOOT_EFLASH;
     a08:	2001      	movs	r0, #1
     a0a:	e7f9      	b.n	a00 <boot_copy_region+0x48>
     a0c:	2000186c 	.word	0x2000186c

00000a10 <context_boot_go>:

int
context_boot_go(struct boot_loader_state *state, struct boot_rsp *rsp)
{
     a10:	b570      	push	{r4, r5, r6, lr}
     a12:	b084      	sub	sp, #16
     a14:	4604      	mov	r4, r0
     a16:	460d      	mov	r5, r1
    TARGET_STATIC boot_sector_t secondary_slot_sectors[BOOT_IMAGE_NUMBER][BOOT_MAX_IMG_SECTORS];
#if MCUBOOT_SWAP_USING_SCRATCH
    TARGET_STATIC boot_sector_t scratch_sectors[BOOT_MAX_IMG_SECTORS];
#endif

    memset(state, 0, sizeof(struct boot_loader_state));
     a18:	2260      	movs	r2, #96	; 0x60
     a1a:	2100      	movs	r1, #0
     a1c:	f004 ffeb 	bl	59f6 <memset>
        boot_enc_zeroize(BOOT_CURR_ENC(state));
#endif

        image_index = BOOT_CURR_IMG(state);

        BOOT_IMG(state, BOOT_PRIMARY_SLOT).sectors =
     a20:	4b3d      	ldr	r3, [pc, #244]	; (b18 <context_boot_go+0x108>)
     a22:	6263      	str	r3, [r4, #36]	; 0x24
            primary_slot_sectors[image_index];
        BOOT_IMG(state, BOOT_SECONDARY_SLOT).sectors =
     a24:	4b3d      	ldr	r3, [pc, #244]	; (b1c <context_boot_go+0x10c>)
     a26:	6523      	str	r3, [r4, #80]	; 0x50
#endif

        /* Open primary and secondary image areas for the duration
         * of this call.
         */
        for (slot = 0; slot < BOOT_NUM_SLOTS; slot++) {
     a28:	2600      	movs	r6, #0
     a2a:	e00c      	b.n	a46 <context_boot_go+0x36>
            fa_id = flash_area_id_from_multi_image_slot(image_index, slot);
     a2c:	4631      	mov	r1, r6
     a2e:	2000      	movs	r0, #0
     a30:	f003 fce6 	bl	4400 <flash_area_id_from_multi_image_slot>
            rc = flash_area_open(fa_id, &BOOT_IMG_AREA(state, slot));
     a34:	212c      	movs	r1, #44	; 0x2c
     a36:	fb01 f106 	mul.w	r1, r1, r6
     a3a:	3120      	adds	r1, #32
     a3c:	4421      	add	r1, r4
     a3e:	b2c0      	uxtb	r0, r0
     a40:	f001 f93e 	bl	1cc0 <flash_area_open>
        for (slot = 0; slot < BOOT_NUM_SLOTS; slot++) {
     a44:	3601      	adds	r6, #1
     a46:	2e01      	cmp	r6, #1
     a48:	d9f0      	bls.n	a2c <context_boot_go+0x1c>
                             &BOOT_SCRATCH_AREA(state));
        assert(rc == 0);
#endif

        /* Determine swap type and complete swap if it has been aborted. */
        boot_prepare_image_for_update(state, &bs);
     a4a:	4669      	mov	r1, sp
     a4c:	4620      	mov	r0, r4
     a4e:	f7ff feff 	bl	850 <boot_prepare_image_for_update>

        if (BOOT_IS_UPGRADE(BOOT_SWAP_TYPE(state))) {
     a52:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
        /* Indicate that swap is not aborted */
        boot_status_reset(&bs);
#endif /* (BOOT_IMAGE_NUMBER > 1) */

        /* Set the previously determined swap type */
        bs.swap_type = BOOT_SWAP_TYPE(state);
     a56:	f88d 3007 	strb.w	r3, [sp, #7]

        switch (BOOT_SWAP_TYPE(state)) {
     a5a:	2b04      	cmp	r3, #4
     a5c:	d825      	bhi.n	aaa <context_boot_go+0x9a>
     a5e:	2b02      	cmp	r3, #2
     a60:	d22e      	bcs.n	ac0 <context_boot_go+0xb0>
     a62:	2b01      	cmp	r3, #1
     a64:	d131      	bne.n	aca <context_boot_go+0xba>

        default:
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
        }

        if (BOOT_SWAP_TYPE(state) == BOOT_SWAP_TYPE_PANIC) {
     a66:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
     a6a:	2bff      	cmp	r3, #255	; 0xff
     a6c:	d031      	beq.n	ad2 <context_boot_go+0xc2>
    /* Iterate over all the images. At this point all required update operations
     * have finished. By the end of the loop each image in the primary slot will
     * have been re-validated.
     */
    IMAGES_ITER(BOOT_CURR_IMG(state)) {
        if (BOOT_SWAP_TYPE(state) != BOOT_SWAP_TYPE_NONE) {
     a6e:	2b01      	cmp	r3, #1
     a70:	d006      	beq.n	a80 <context_boot_go+0x70>
            /* Attempt to read an image header from each slot. Ensure that image
             * headers in slots are aligned with headers in boot_data.
             */
            rc = boot_read_image_headers(state, false, &bs);
     a72:	466a      	mov	r2, sp
     a74:	2100      	movs	r1, #0
     a76:	4620      	mov	r0, r4
     a78:	f003 fd9c 	bl	45b4 <boot_read_image_headers>
            if (rc != 0) {
     a7c:	4606      	mov	r6, r0
     a7e:	b990      	cbnz	r0, aa6 <context_boot_go+0x96>
	 * primary.
	 */
	if (BOOT_CURR_IMG(state) == 0)
#endif
	{
		rc = boot_validate_slot(state, BOOT_PRIMARY_SLOT, NULL);
     a80:	2200      	movs	r2, #0
     a82:	4611      	mov	r1, r2
     a84:	4620      	mov	r0, r4
     a86:	f7ff fde7 	bl	658 <boot_validate_slot>
		if (rc != 0) {
     a8a:	4606      	mov	r6, r0
     a8c:	bb98      	cbnz	r0, af6 <context_boot_go+0xe6>
    /*
     * Since the boot_status struct stores plaintext encryption keys, reset
     * them here to avoid the possibility of jumping into an image that could
     * easily recover them.
     */
    memset(&bs, 0, sizeof(struct boot_status));
     a8e:	2210      	movs	r2, #16
     a90:	2100      	movs	r1, #0
     a92:	4668      	mov	r0, sp
     a94:	f004 ffaf 	bl	59f6 <memset>

    rsp->br_flash_dev_id = BOOT_IMG_AREA(state, BOOT_PRIMARY_SLOT)->fa_device_id;
     a98:	6a23      	ldr	r3, [r4, #32]
     a9a:	785b      	ldrb	r3, [r3, #1]
     a9c:	712b      	strb	r3, [r5, #4]
 * Offset of the slot from the beginning of the flash device.
 */
static inline uint32_t
boot_img_slot_off(struct boot_loader_state *state, size_t slot)
{
    return BOOT_IMG(state, slot).area->fa_off;
     a9e:	6a23      	ldr	r3, [r4, #32]
     aa0:	685b      	ldr	r3, [r3, #4]
    rsp->br_image_off = boot_img_slot_off(state, BOOT_PRIMARY_SLOT);
     aa2:	60ab      	str	r3, [r5, #8]
    rsp->br_hdr = boot_img_hdr(state, BOOT_PRIMARY_SLOT);
     aa4:	602c      	str	r4, [r5, #0]
out:
    IMAGES_ITER(BOOT_CURR_IMG(state)) {
#if MCUBOOT_SWAP_USING_SCRATCH
        flash_area_close(BOOT_SCRATCH_AREA(state));
#endif
        for (slot = 0; slot < BOOT_NUM_SLOTS; slot++) {
     aa6:	2500      	movs	r5, #0
     aa8:	e030      	b.n	b0c <context_boot_go+0xfc>
        switch (BOOT_SWAP_TYPE(state)) {
     aaa:	2b05      	cmp	r3, #5
     aac:	d10d      	bne.n	aca <context_boot_go+0xba>
            rc = swap_set_image_ok(BOOT_CURR_IMG(state));
     aae:	2000      	movs	r0, #0
     ab0:	f003 fed0 	bl	4854 <swap_set_image_ok>
            if (rc != 0) {
     ab4:	2800      	cmp	r0, #0
     ab6:	d0d6      	beq.n	a66 <context_boot_go+0x56>
                BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
     ab8:	23ff      	movs	r3, #255	; 0xff
     aba:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
     abe:	e7d2      	b.n	a66 <context_boot_go+0x56>
            rc = boot_perform_update(state, &bs);
     ac0:	4669      	mov	r1, sp
     ac2:	4620      	mov	r0, r4
     ac4:	f003 fdc8 	bl	4658 <boot_perform_update>
            break;
     ac8:	e7cd      	b.n	a66 <context_boot_go+0x56>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
     aca:	23ff      	movs	r3, #255	; 0xff
     acc:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
     ad0:	e7c9      	b.n	a66 <context_boot_go+0x56>
            BOOT_LOG_ERR("panic!");
     ad2:	f04f 0000 	mov.w	r0, #0
     ad6:	2301      	movs	r3, #1
     ad8:	f363 0002 	bfi	r0, r3, #0, #3
     adc:	f36f 00c5 	bfc	r0, #3, #3
     ae0:	4b0f      	ldr	r3, [pc, #60]	; (b20 <context_boot_go+0x110>)
     ae2:	4a10      	ldr	r2, [pc, #64]	; (b24 <context_boot_go+0x114>)
     ae4:	1a9b      	subs	r3, r3, r2
     ae6:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     aea:	f363 108f 	bfi	r0, r3, #6, #10
     aee:	490e      	ldr	r1, [pc, #56]	; (b28 <context_boot_go+0x118>)
     af0:	f004 fc0a 	bl	5308 <log_string_sync>
            while (1) {}
     af4:	e7fe      	b.n	af4 <context_boot_go+0xe4>
			rc = BOOT_EBADIMAGE;
     af6:	2603      	movs	r6, #3
     af8:	e7d5      	b.n	aa6 <context_boot_go+0x96>
            flash_area_close(BOOT_IMG_AREA(state, BOOT_NUM_SLOTS - 1 - slot));
     afa:	f1c5 0301 	rsb	r3, r5, #1
     afe:	222c      	movs	r2, #44	; 0x2c
     b00:	fb02 4303 	mla	r3, r2, r3, r4
     b04:	6a18      	ldr	r0, [r3, #32]
     b06:	f004 fcf6 	bl	54f6 <flash_area_close>
        for (slot = 0; slot < BOOT_NUM_SLOTS; slot++) {
     b0a:	3501      	adds	r5, #1
     b0c:	2d01      	cmp	r5, #1
     b0e:	d9f4      	bls.n	afa <context_boot_go+0xea>
        }
    }
    return rc;
}
     b10:	4630      	mov	r0, r6
     b12:	b004      	add	sp, #16
     b14:	bd70      	pop	{r4, r5, r6, pc}
     b16:	bf00      	nop
     b18:	20001c6c 	.word	0x20001c6c
     b1c:	2000206c 	.word	0x2000206c
     b20:	00007e4c 	.word	0x00007e4c
     b24:	00007e44 	.word	0x00007e44
     b28:	00008028 	.word	0x00008028

00000b2c <boot_go>:
 *
 * @return                      0 on success; nonzero on failure.
 */
int
boot_go(struct boot_rsp *rsp)
{
     b2c:	b508      	push	{r3, lr}
     b2e:	4601      	mov	r1, r0
    return context_boot_go(&boot_data, rsp);
     b30:	4801      	ldr	r0, [pc, #4]	; (b38 <boot_go+0xc>)
     b32:	f7ff ff6d 	bl	a10 <context_boot_go>
}
     b36:	bd08      	pop	{r3, pc}
     b38:	2000180c 	.word	0x2000180c

00000b3c <boot_move_sector_up>:
 */
static void
boot_move_sector_up(int idx, uint32_t sz, struct boot_loader_state *state,
        struct boot_status *bs, const struct flash_area *fap_pri,
        const struct flash_area *fap_sec)
{
     b3c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
     b40:	b083      	sub	sp, #12
     b42:	460f      	mov	r7, r1
     b44:	4615      	mov	r5, r2
     b46:	461c      	mov	r4, r3
     b48:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28

static inline uint32_t
boot_img_sector_off(const struct boot_loader_state *state, size_t slot,
                    size_t sector)
{
    return BOOT_IMG(state, slot).sectors[sector].fs_off -
     b4c:	6a53      	ldr	r3, [r2, #36]	; 0x24
     b4e:	f853 6030 	ldr.w	r6, [r3, r0, lsl #3]
           BOOT_IMG(state, slot).sectors[0].fs_off;
     b52:	681a      	ldr	r2, [r3, #0]
    return BOOT_IMG(state, slot).sectors[sector].fs_off -
     b54:	1ab6      	subs	r6, r6, r2
     * would be enough
     */

    /* Calculate offset from start of image area. */
    new_off = boot_img_sector_off(state, BOOT_PRIMARY_SLOT, idx);
    old_off = boot_img_sector_off(state, BOOT_PRIMARY_SLOT, idx - 1);
     b56:	3801      	subs	r0, #1
     b58:	f853 3030 	ldr.w	r3, [r3, r0, lsl #3]
     b5c:	eba3 0902 	sub.w	r9, r3, r2

    if (bs->idx == BOOT_STATUS_IDX_0) {
     b60:	6823      	ldr	r3, [r4, #0]
     b62:	2b01      	cmp	r3, #1
     b64:	d01b      	beq.n	b9e <boot_move_sector_up+0x62>

        rc = swap_erase_trailer_sectors(state, fap_sec);
        assert(rc == 0);
    }

    rc = boot_erase_region(fap_pri, new_off, sz);
     b66:	463a      	mov	r2, r7
     b68:	4631      	mov	r1, r6
     b6a:	4640      	mov	r0, r8
     b6c:	f003 fdc8 	bl	4700 <boot_erase_region>
    assert(rc == 0);

    rc = boot_copy_region(state, fap_pri, fap_pri, old_off, new_off, sz);
     b70:	9701      	str	r7, [sp, #4]
     b72:	9600      	str	r6, [sp, #0]
     b74:	464b      	mov	r3, r9
     b76:	4642      	mov	r2, r8
     b78:	4641      	mov	r1, r8
     b7a:	4628      	mov	r0, r5
     b7c:	f7ff ff1c 	bl	9b8 <boot_copy_region>
    assert(rc == 0);

    rc = boot_write_status(state, bs);
     b80:	4621      	mov	r1, r4
     b82:	4628      	mov	r0, r5
     b84:	f003 fd89 	bl	469a <boot_write_status>

    bs->idx++;
     b88:	6823      	ldr	r3, [r4, #0]
     b8a:	3301      	adds	r3, #1
     b8c:	6023      	str	r3, [r4, #0]
    BOOT_STATUS_ASSERT(rc == 0);
     b8e:	b118      	cbz	r0, b98 <boot_move_sector_up+0x5c>
     b90:	4a0c      	ldr	r2, [pc, #48]	; (bc4 <boot_move_sector_up+0x88>)
     b92:	6813      	ldr	r3, [r2, #0]
     b94:	3301      	adds	r3, #1
     b96:	6013      	str	r3, [r2, #0]
}
     b98:	b003      	add	sp, #12
     b9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        if (bs->source != BOOT_STATUS_SOURCE_PRIMARY_SLOT) {
     b9e:	68e3      	ldr	r3, [r4, #12]
     ba0:	2b02      	cmp	r3, #2
     ba2:	d104      	bne.n	bae <boot_move_sector_up+0x72>
        rc = swap_erase_trailer_sectors(state, fap_sec);
     ba4:	990b      	ldr	r1, [sp, #44]	; 0x2c
     ba6:	4628      	mov	r0, r5
     ba8:	f003 fdae 	bl	4708 <swap_erase_trailer_sectors>
     bac:	e7db      	b.n	b66 <boot_move_sector_up+0x2a>
            rc = swap_erase_trailer_sectors(state, fap_pri);
     bae:	4641      	mov	r1, r8
     bb0:	4628      	mov	r0, r5
     bb2:	f003 fda9 	bl	4708 <swap_erase_trailer_sectors>
            rc = swap_status_init(state, fap_pri, bs);
     bb6:	4622      	mov	r2, r4
     bb8:	4641      	mov	r1, r8
     bba:	4628      	mov	r0, r5
     bbc:	f003 fddc 	bl	4778 <swap_status_init>
     bc0:	e7f0      	b.n	ba4 <boot_move_sector_up+0x68>
     bc2:	bf00      	nop
     bc4:	2000256c 	.word	0x2000256c

00000bc8 <boot_swap_sectors>:

static void
boot_swap_sectors(int idx, uint32_t sz, struct boot_loader_state *state,
        struct boot_status *bs, const struct flash_area *fap_pri,
        const struct flash_area *fap_sec)
{
     bc8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
     bcc:	b083      	sub	sp, #12
     bce:	460e      	mov	r6, r1
     bd0:	4615      	mov	r5, r2
     bd2:	461c      	mov	r4, r3
     bd4:	6a52      	ldr	r2, [r2, #36]	; 0x24
     bd6:	f852 1030 	ldr.w	r1, [r2, r0, lsl #3]
           BOOT_IMG(state, slot).sectors[0].fs_off;
     bda:	6813      	ldr	r3, [r2, #0]
    return BOOT_IMG(state, slot).sectors[sector].fs_off -
     bdc:	eba1 0803 	sub.w	r8, r1, r3
    uint32_t pri_up_off;
    uint32_t sec_off;
    int rc;

    pri_up_off = boot_img_sector_off(state, BOOT_PRIMARY_SLOT, idx);
    pri_off = boot_img_sector_off(state, BOOT_PRIMARY_SLOT, idx - 1);
     be0:	3801      	subs	r0, #1
     be2:	f852 7030 	ldr.w	r7, [r2, r0, lsl #3]
     be6:	1aff      	subs	r7, r7, r3
     be8:	6d2a      	ldr	r2, [r5, #80]	; 0x50
     bea:	f852 1030 	ldr.w	r1, [r2, r0, lsl #3]
           BOOT_IMG(state, slot).sectors[0].fs_off;
     bee:	6813      	ldr	r3, [r2, #0]
    return BOOT_IMG(state, slot).sectors[sector].fs_off -
     bf0:	eba1 0903 	sub.w	r9, r1, r3
    sec_off = boot_img_sector_off(state, BOOT_SECONDARY_SLOT, idx - 1);

    if (bs->state == BOOT_STATUS_STATE_0) {
     bf4:	7923      	ldrb	r3, [r4, #4]
     bf6:	2b01      	cmp	r3, #1
     bf8:	d005      	beq.n	c06 <boot_swap_sectors+0x3e>
        rc = boot_write_status(state, bs);
        bs->state = BOOT_STATUS_STATE_1;
        BOOT_STATUS_ASSERT(rc == 0);
    }

    if (bs->state == BOOT_STATUS_STATE_1) {
     bfa:	7923      	ldrb	r3, [r4, #4]
     bfc:	2b02      	cmp	r3, #2
     bfe:	d01c      	beq.n	c3a <boot_swap_sectors+0x72>
        rc = boot_write_status(state, bs);
        bs->idx++;
        bs->state = BOOT_STATUS_STATE_0;
        BOOT_STATUS_ASSERT(rc == 0);
    }
}
     c00:	b003      	add	sp, #12
     c02:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        rc = boot_erase_region(fap_pri, pri_off, sz);
     c06:	4632      	mov	r2, r6
     c08:	4639      	mov	r1, r7
     c0a:	980a      	ldr	r0, [sp, #40]	; 0x28
     c0c:	f003 fd78 	bl	4700 <boot_erase_region>
        rc = boot_copy_region(state, fap_sec, fap_pri, sec_off, pri_off, sz);
     c10:	9601      	str	r6, [sp, #4]
     c12:	9700      	str	r7, [sp, #0]
     c14:	464b      	mov	r3, r9
     c16:	9a0a      	ldr	r2, [sp, #40]	; 0x28
     c18:	990b      	ldr	r1, [sp, #44]	; 0x2c
     c1a:	4628      	mov	r0, r5
     c1c:	f7ff fecc 	bl	9b8 <boot_copy_region>
        rc = boot_write_status(state, bs);
     c20:	4621      	mov	r1, r4
     c22:	4628      	mov	r0, r5
     c24:	f003 fd39 	bl	469a <boot_write_status>
        bs->state = BOOT_STATUS_STATE_1;
     c28:	2302      	movs	r3, #2
     c2a:	7123      	strb	r3, [r4, #4]
        BOOT_STATUS_ASSERT(rc == 0);
     c2c:	2800      	cmp	r0, #0
     c2e:	d0e4      	beq.n	bfa <boot_swap_sectors+0x32>
     c30:	4a11      	ldr	r2, [pc, #68]	; (c78 <boot_swap_sectors+0xb0>)
     c32:	6813      	ldr	r3, [r2, #0]
     c34:	3301      	adds	r3, #1
     c36:	6013      	str	r3, [r2, #0]
     c38:	e7df      	b.n	bfa <boot_swap_sectors+0x32>
        rc = boot_erase_region(fap_sec, sec_off, sz);
     c3a:	4632      	mov	r2, r6
     c3c:	4649      	mov	r1, r9
     c3e:	980b      	ldr	r0, [sp, #44]	; 0x2c
     c40:	f003 fd5e 	bl	4700 <boot_erase_region>
        rc = boot_copy_region(state, fap_pri, fap_sec, pri_up_off, sec_off, sz);
     c44:	9601      	str	r6, [sp, #4]
     c46:	f8cd 9000 	str.w	r9, [sp]
     c4a:	4643      	mov	r3, r8
     c4c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
     c4e:	990a      	ldr	r1, [sp, #40]	; 0x28
     c50:	4628      	mov	r0, r5
     c52:	f7ff feb1 	bl	9b8 <boot_copy_region>
        rc = boot_write_status(state, bs);
     c56:	4621      	mov	r1, r4
     c58:	4628      	mov	r0, r5
     c5a:	f003 fd1e 	bl	469a <boot_write_status>
        bs->idx++;
     c5e:	6823      	ldr	r3, [r4, #0]
     c60:	3301      	adds	r3, #1
     c62:	6023      	str	r3, [r4, #0]
        bs->state = BOOT_STATUS_STATE_0;
     c64:	2301      	movs	r3, #1
     c66:	7123      	strb	r3, [r4, #4]
        BOOT_STATUS_ASSERT(rc == 0);
     c68:	2800      	cmp	r0, #0
     c6a:	d0c9      	beq.n	c00 <boot_swap_sectors+0x38>
     c6c:	4a02      	ldr	r2, [pc, #8]	; (c78 <boot_swap_sectors+0xb0>)
     c6e:	6813      	ldr	r3, [r2, #0]
     c70:	3301      	adds	r3, #1
     c72:	6013      	str	r3, [r2, #0]
}
     c74:	e7c4      	b.n	c00 <boot_swap_sectors+0x38>
     c76:	bf00      	nop
     c78:	2000256c 	.word	0x2000256c

00000c7c <boot_read_image_header>:
{
     c7c:	b570      	push	{r4, r5, r6, lr}
     c7e:	b082      	sub	sp, #8
     c80:	4615      	mov	r5, r2
    if (bs) {
     c82:	461e      	mov	r6, r3
     c84:	2b00      	cmp	r3, #0
     c86:	d036      	beq.n	cf6 <boot_read_image_header+0x7a>
    return BOOT_IMG(state, slot).sectors[sector].fs_size;
     c88:	6a43      	ldr	r3, [r0, #36]	; 0x24
     c8a:	685c      	ldr	r4, [r3, #4]
        if (bs->op == BOOT_STATUS_OP_MOVE) {
     c8c:	7973      	ldrb	r3, [r6, #5]
     c8e:	2b01      	cmp	r3, #1
     c90:	d011      	beq.n	cb6 <boot_read_image_header+0x3a>
        } else if (bs->op == BOOT_STATUS_OP_SWAP) {
     c92:	2b02      	cmp	r3, #2
     c94:	d017      	beq.n	cc6 <boot_read_image_header+0x4a>
    off = 0;
     c96:	2400      	movs	r4, #0
    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
     c98:	2000      	movs	r0, #0
     c9a:	f003 fbb1 	bl	4400 <flash_area_id_from_multi_image_slot>
    rc = flash_area_open(area_id, &fap);
     c9e:	a901      	add	r1, sp, #4
     ca0:	b2c0      	uxtb	r0, r0
     ca2:	f001 f80d 	bl	1cc0 <flash_area_open>
    if (rc != 0) {
     ca6:	b368      	cbz	r0, d04 <boot_read_image_header+0x88>
        rc = BOOT_EFLASH;
     ca8:	2401      	movs	r4, #1
    flash_area_close(fap);
     caa:	9801      	ldr	r0, [sp, #4]
     cac:	f004 fc23 	bl	54f6 <flash_area_close>
}
     cb0:	4620      	mov	r0, r4
     cb2:	b002      	add	sp, #8
     cb4:	bd70      	pop	{r4, r5, r6, pc}
            if (slot == 0 && bs->idx > g_last_idx) {
     cb6:	bb01      	cbnz	r1, cfa <boot_read_image_header+0x7e>
     cb8:	6832      	ldr	r2, [r6, #0]
     cba:	4b1c      	ldr	r3, [pc, #112]	; (d2c <boot_read_image_header+0xb0>)
     cbc:	681b      	ldr	r3, [r3, #0]
     cbe:	429a      	cmp	r2, r3
     cc0:	d8ea      	bhi.n	c98 <boot_read_image_header+0x1c>
    off = 0;
     cc2:	2400      	movs	r4, #0
     cc4:	e7e8      	b.n	c98 <boot_read_image_header+0x1c>
            if (bs->idx > 1 && bs->idx <= g_last_idx) {
     cc6:	6833      	ldr	r3, [r6, #0]
     cc8:	2b01      	cmp	r3, #1
     cca:	d907      	bls.n	cdc <boot_read_image_header+0x60>
     ccc:	4a17      	ldr	r2, [pc, #92]	; (d2c <boot_read_image_header+0xb0>)
     cce:	6812      	ldr	r2, [r2, #0]
     cd0:	4293      	cmp	r3, r2
     cd2:	d803      	bhi.n	cdc <boot_read_image_header+0x60>
                if (slot == 0) {
     cd4:	b999      	cbnz	r1, cfe <boot_read_image_header+0x82>
    off = 0;
     cd6:	2400      	movs	r4, #0
                    slot = 1;
     cd8:	2101      	movs	r1, #1
     cda:	e7dd      	b.n	c98 <boot_read_image_header+0x1c>
            } else if (bs->idx == 1) {
     cdc:	2b01      	cmp	r3, #1
     cde:	d001      	beq.n	ce4 <boot_read_image_header+0x68>
    off = 0;
     ce0:	2400      	movs	r4, #0
     ce2:	e7d9      	b.n	c98 <boot_read_image_header+0x1c>
                if (slot == 0) {
     ce4:	b101      	cbz	r1, ce8 <boot_read_image_header+0x6c>
    off = 0;
     ce6:	2400      	movs	r4, #0
                if (slot == 1 && bs->state == 2) {
     ce8:	2901      	cmp	r1, #1
     cea:	d1d5      	bne.n	c98 <boot_read_image_header+0x1c>
     cec:	7933      	ldrb	r3, [r6, #4]
     cee:	2b02      	cmp	r3, #2
     cf0:	d1d2      	bne.n	c98 <boot_read_image_header+0x1c>
                    slot = 0;
     cf2:	2100      	movs	r1, #0
     cf4:	e7d0      	b.n	c98 <boot_read_image_header+0x1c>
    off = 0;
     cf6:	2400      	movs	r4, #0
     cf8:	e7ce      	b.n	c98 <boot_read_image_header+0x1c>
     cfa:	2400      	movs	r4, #0
     cfc:	e7cc      	b.n	c98 <boot_read_image_header+0x1c>
     cfe:	2400      	movs	r4, #0
                    slot = 0;
     d00:	4621      	mov	r1, r4
     d02:	e7c9      	b.n	c98 <boot_read_image_header+0x1c>
    rc = flash_area_read(fap, off, out_hdr, sizeof *out_hdr);
     d04:	2320      	movs	r3, #32
     d06:	462a      	mov	r2, r5
     d08:	4621      	mov	r1, r4
     d0a:	9801      	ldr	r0, [sp, #4]
     d0c:	f004 fbf4 	bl	54f8 <flash_area_read>
    if (rc != 0) {
     d10:	4604      	mov	r4, r0
     d12:	b940      	cbnz	r0, d26 <boot_read_image_header+0xaa>
    if (bs != NULL && out_hdr->ih_magic != IMAGE_MAGIC) {
     d14:	2e00      	cmp	r6, #0
     d16:	d0c8      	beq.n	caa <boot_read_image_header+0x2e>
     d18:	682a      	ldr	r2, [r5, #0]
     d1a:	4b05      	ldr	r3, [pc, #20]	; (d30 <boot_read_image_header+0xb4>)
     d1c:	429a      	cmp	r2, r3
     d1e:	d0c4      	beq.n	caa <boot_read_image_header+0x2e>
        rc = -1;
     d20:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
     d24:	e7c1      	b.n	caa <boot_read_image_header+0x2e>
        rc = BOOT_EFLASH;
     d26:	2401      	movs	r4, #1
     d28:	e7bf      	b.n	caa <boot_read_image_header+0x2e>
     d2a:	bf00      	nop
     d2c:	20005730 	.word	0x20005730
     d30:	96f3b83d 	.word	0x96f3b83d

00000d34 <swap_read_status_bytes>:
{
     d34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     d38:	b085      	sub	sp, #20
     d3a:	4606      	mov	r6, r0
     d3c:	460d      	mov	r5, r1
     d3e:	9201      	str	r2, [sp, #4]
    max_entries = boot_status_entries(BOOT_CURR_IMG(state), fap);
     d40:	4601      	mov	r1, r0
     d42:	2000      	movs	r0, #0
     d44:	f003 fe18 	bl	4978 <boot_status_entries>
    if (max_entries < 0) {
     d48:	1e04      	subs	r4, r0, #0
     d4a:	db62      	blt.n	e12 <swap_read_status_bytes+0xde>
    write_sz = BOOT_WRITE_SZ(state);
     d4c:	f8d5 a05c 	ldr.w	sl, [r5, #92]	; 0x5c
    off = boot_status_off(fap);
     d50:	4630      	mov	r0, r6
     d52:	f003 fe1f 	bl	4994 <boot_status_off>
     d56:	4681      	mov	r9, r0
    erased_sections = 0;
     d58:	f04f 0b00 	mov.w	fp, #0
    last_rc = 1;
     d5c:	2701      	movs	r7, #1
    found_idx = -1;
     d5e:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    for (i = max_entries; i > 0; i--) {
     d62:	e005      	b.n	d70 <swap_read_status_bytes+0x3c>
            if (rc != last_rc) {
     d64:	4287      	cmp	r7, r0
     d66:	d001      	beq.n	d6c <swap_read_status_bytes+0x38>
                erased_sections++;
     d68:	f10b 0b01 	add.w	fp, fp, #1
                found_idx = i;
     d6c:	462c      	mov	r4, r5
     d6e:	4607      	mov	r7, r0
    for (i = max_entries; i > 0; i--) {
     d70:	2c00      	cmp	r4, #0
     d72:	dd13      	ble.n	d9c <swap_read_status_bytes+0x68>
        rc = flash_area_read_is_empty(fap, off + (i - 1) * write_sz, &status, 1);
     d74:	1e65      	subs	r5, r4, #1
     d76:	fa5f f18a 	uxtb.w	r1, sl
     d7a:	2301      	movs	r3, #1
     d7c:	f10d 020f 	add.w	r2, sp, #15
     d80:	fb05 9101 	mla	r1, r5, r1, r9
     d84:	4630      	mov	r0, r6
     d86:	f003 fb47 	bl	4418 <flash_area_read_is_empty>
        if (rc < 0) {
     d8a:	2800      	cmp	r0, #0
     d8c:	db43      	blt.n	e16 <swap_read_status_bytes+0xe2>
        if (rc == 1) {
     d8e:	2801      	cmp	r0, #1
     d90:	d0e8      	beq.n	d64 <swap_read_status_bytes+0x30>
            if (found_idx == -1) {
     d92:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
     d96:	d1e9      	bne.n	d6c <swap_read_status_bytes+0x38>
                found_idx = i;
     d98:	46a0      	mov	r8, r4
     d9a:	e7e7      	b.n	d6c <swap_read_status_bytes+0x38>
    if (erased_sections > 1) {
     d9c:	f1bb 0f01 	cmp.w	fp, #1
     da0:	dc0e      	bgt.n	dc0 <swap_read_status_bytes+0x8c>
    if (found_idx == -1) {
     da2:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
     da6:	d03a      	beq.n	e1e <swap_read_status_bytes+0xea>
    } else if (found_idx < move_entries) {
     da8:	f1b8 0f7f 	cmp.w	r8, #127	; 0x7f
     dac:	dc1a      	bgt.n	de4 <swap_read_status_bytes+0xb0>
        bs->op = BOOT_STATUS_OP_MOVE;
     dae:	2301      	movs	r3, #1
     db0:	9901      	ldr	r1, [sp, #4]
     db2:	714b      	strb	r3, [r1, #5]
        bs->idx = (found_idx  / BOOT_STATUS_MOVE_STATE_COUNT) + BOOT_STATUS_IDX_0;
     db4:	eb08 0203 	add.w	r2, r8, r3
     db8:	600a      	str	r2, [r1, #0]
        bs->state = (found_idx % BOOT_STATUS_MOVE_STATE_COUNT) + BOOT_STATUS_STATE_0;;
     dba:	710b      	strb	r3, [r1, #4]
    return 0;
     dbc:	2000      	movs	r0, #0
     dbe:	e02b      	b.n	e18 <swap_read_status_bytes+0xe4>
        BOOT_LOG_ERR("Detected inconsistent status!");
     dc0:	f04f 0000 	mov.w	r0, #0
     dc4:	2301      	movs	r3, #1
     dc6:	f363 0002 	bfi	r0, r3, #0, #3
     dca:	f36f 00c5 	bfc	r0, #3, #3
     dce:	4b15      	ldr	r3, [pc, #84]	; (e24 <swap_read_status_bytes+0xf0>)
     dd0:	4a15      	ldr	r2, [pc, #84]	; (e28 <swap_read_status_bytes+0xf4>)
     dd2:	1a9b      	subs	r3, r3, r2
     dd4:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     dd8:	f363 108f 	bfi	r0, r3, #6, #10
     ddc:	4913      	ldr	r1, [pc, #76]	; (e2c <swap_read_status_bytes+0xf8>)
     dde:	f004 fa93 	bl	5308 <log_string_sync>
     de2:	e7de      	b.n	da2 <swap_read_status_bytes+0x6e>
        bs->op = BOOT_STATUS_OP_SWAP;
     de4:	2302      	movs	r3, #2
     de6:	9a01      	ldr	r2, [sp, #4]
     de8:	7153      	strb	r3, [r2, #5]
        bs->idx = ((found_idx - move_entries) / BOOT_STATUS_SWAP_STATE_COUNT) + BOOT_STATUS_IDX_0;
     dea:	f1a8 0880 	sub.w	r8, r8, #128	; 0x80
     dee:	eb08 73d8 	add.w	r3, r8, r8, lsr #31
     df2:	105b      	asrs	r3, r3, #1
     df4:	3301      	adds	r3, #1
     df6:	6013      	str	r3, [r2, #0]
        bs->state = ((found_idx - move_entries) % BOOT_STATUS_SWAP_STATE_COUNT) + BOOT_STATUS_STATE_0;
     df8:	f1b8 0f00 	cmp.w	r8, #0
     dfc:	f008 0801 	and.w	r8, r8, #1
     e00:	bfb8      	it	lt
     e02:	f1c8 0800 	rsblt	r8, r8, #0
     e06:	f108 0801 	add.w	r8, r8, #1
     e0a:	f882 8004 	strb.w	r8, [r2, #4]
    return 0;
     e0e:	2000      	movs	r0, #0
     e10:	e002      	b.n	e18 <swap_read_status_bytes+0xe4>
        return BOOT_EBADARGS;
     e12:	2007      	movs	r0, #7
     e14:	e000      	b.n	e18 <swap_read_status_bytes+0xe4>
            return BOOT_EFLASH;
     e16:	2001      	movs	r0, #1
}
     e18:	b005      	add	sp, #20
     e1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return 0;
     e1e:	2000      	movs	r0, #0
     e20:	e7fa      	b.n	e18 <swap_read_status_bytes+0xe4>
     e22:	bf00      	nop
     e24:	00007e4c 	.word	0x00007e4c
     e28:	00007e44 	.word	0x00007e44
     e2c:	000080c0 	.word	0x000080c0

00000e30 <boot_slots_compatible>:
{
     e30:	b510      	push	{r4, lr}
    return BOOT_IMG(state, slot).num_sectors;
     e32:	6a84      	ldr	r4, [r0, #40]	; 0x28
     e34:	6d43      	ldr	r3, [r0, #84]	; 0x54
    if (num_sectors != boot_img_num_sectors(state, BOOT_SECONDARY_SLOT)) {
     e36:	429c      	cmp	r4, r3
     e38:	d110      	bne.n	e5c <boot_slots_compatible+0x2c>
    if (num_sectors > BOOT_MAX_IMG_SECTORS) {
     e3a:	2c80      	cmp	r4, #128	; 0x80
     e3c:	d821      	bhi.n	e82 <boot_slots_compatible+0x52>
    for (i = 0; i < num_sectors; i++) {
     e3e:	2300      	movs	r3, #0
     e40:	42a3      	cmp	r3, r4
     e42:	d244      	bcs.n	ece <boot_slots_compatible+0x9e>
    return BOOT_IMG(state, slot).sectors[sector].fs_size;
     e44:	6a42      	ldr	r2, [r0, #36]	; 0x24
     e46:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
     e4a:	6851      	ldr	r1, [r2, #4]
     e4c:	6d02      	ldr	r2, [r0, #80]	; 0x50
     e4e:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
     e52:	6852      	ldr	r2, [r2, #4]
        if (boot_img_sector_size(state, BOOT_PRIMARY_SLOT, i) !=
     e54:	428a      	cmp	r2, r1
     e56:	d127      	bne.n	ea8 <boot_slots_compatible+0x78>
    for (i = 0; i < num_sectors; i++) {
     e58:	3301      	adds	r3, #1
     e5a:	e7f1      	b.n	e40 <boot_slots_compatible+0x10>
        BOOT_LOG_WRN("Cannot upgrade: slots don't have same amount of sectors");
     e5c:	f04f 0000 	mov.w	r0, #0
     e60:	2302      	movs	r3, #2
     e62:	f363 0002 	bfi	r0, r3, #0, #3
     e66:	f36f 00c5 	bfc	r0, #3, #3
     e6a:	4b1a      	ldr	r3, [pc, #104]	; (ed4 <boot_slots_compatible+0xa4>)
     e6c:	4a1a      	ldr	r2, [pc, #104]	; (ed8 <boot_slots_compatible+0xa8>)
     e6e:	1a9b      	subs	r3, r3, r2
     e70:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     e74:	f363 108f 	bfi	r0, r3, #6, #10
     e78:	4918      	ldr	r1, [pc, #96]	; (edc <boot_slots_compatible+0xac>)
     e7a:	f004 fa45 	bl	5308 <log_string_sync>
        return 0;
     e7e:	2000      	movs	r0, #0
}
     e80:	bd10      	pop	{r4, pc}
        BOOT_LOG_WRN("Cannot upgrade: more sectors than allowed");
     e82:	f04f 0000 	mov.w	r0, #0
     e86:	2302      	movs	r3, #2
     e88:	f363 0002 	bfi	r0, r3, #0, #3
     e8c:	f36f 00c5 	bfc	r0, #3, #3
     e90:	4b10      	ldr	r3, [pc, #64]	; (ed4 <boot_slots_compatible+0xa4>)
     e92:	4a11      	ldr	r2, [pc, #68]	; (ed8 <boot_slots_compatible+0xa8>)
     e94:	1a9b      	subs	r3, r3, r2
     e96:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     e9a:	f363 108f 	bfi	r0, r3, #6, #10
     e9e:	4910      	ldr	r1, [pc, #64]	; (ee0 <boot_slots_compatible+0xb0>)
     ea0:	f004 fa32 	bl	5308 <log_string_sync>
        return 0;
     ea4:	2000      	movs	r0, #0
     ea6:	e7eb      	b.n	e80 <boot_slots_compatible+0x50>
            BOOT_LOG_WRN("Cannot upgrade: not same sector layout");
     ea8:	f04f 0000 	mov.w	r0, #0
     eac:	2302      	movs	r3, #2
     eae:	f363 0002 	bfi	r0, r3, #0, #3
     eb2:	f36f 00c5 	bfc	r0, #3, #3
     eb6:	4b07      	ldr	r3, [pc, #28]	; (ed4 <boot_slots_compatible+0xa4>)
     eb8:	4a07      	ldr	r2, [pc, #28]	; (ed8 <boot_slots_compatible+0xa8>)
     eba:	1a9b      	subs	r3, r3, r2
     ebc:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     ec0:	f363 108f 	bfi	r0, r3, #6, #10
     ec4:	4907      	ldr	r1, [pc, #28]	; (ee4 <boot_slots_compatible+0xb4>)
     ec6:	f004 fa1f 	bl	5308 <log_string_sync>
            return 0;
     eca:	2000      	movs	r0, #0
     ecc:	e7d8      	b.n	e80 <boot_slots_compatible+0x50>
    return 1;
     ece:	2001      	movs	r0, #1
     ed0:	e7d6      	b.n	e80 <boot_slots_compatible+0x50>
     ed2:	bf00      	nop
     ed4:	00007e4c 	.word	0x00007e4c
     ed8:	00007e44 	.word	0x00007e44
     edc:	000080e0 	.word	0x000080e0
     ee0:	00008118 	.word	0x00008118
     ee4:	00008144 	.word	0x00008144

00000ee8 <swap_status_source>:
{
     ee8:	b510      	push	{r4, lr}
     eea:	b086      	sub	sp, #24
    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_PRIMARY(image_index),
     eec:	a904      	add	r1, sp, #16
     eee:	2002      	movs	r0, #2
     ef0:	f003 fdbc 	bl	4a6c <boot_read_swap_state_by_id>
    BOOT_LOG_SWAP_STATE("Primary image", &state_primary_slot);
     ef4:	f04f 0000 	mov.w	r0, #0
     ef8:	2303      	movs	r3, #3
     efa:	f363 0002 	bfi	r0, r3, #0, #3
     efe:	f36f 00c5 	bfc	r0, #3, #3
     f02:	4b26      	ldr	r3, [pc, #152]	; (f9c <swap_status_source+0xb4>)
     f04:	4a26      	ldr	r2, [pc, #152]	; (fa0 <swap_status_source+0xb8>)
     f06:	1a9b      	subs	r3, r3, r2
     f08:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     f0c:	f363 108f 	bfi	r0, r3, #6, #10
     f10:	f89d 3010 	ldrb.w	r3, [sp, #16]
     f14:	2b01      	cmp	r3, #1
     f16:	d02d      	beq.n	f74 <swap_status_source+0x8c>
     f18:	2b03      	cmp	r3, #3
     f1a:	d029      	beq.n	f70 <swap_status_source+0x88>
     f1c:	4b21      	ldr	r3, [pc, #132]	; (fa4 <swap_status_source+0xbc>)
     f1e:	f89d 2011 	ldrb.w	r2, [sp, #17]
     f22:	f89d 1012 	ldrb.w	r1, [sp, #18]
     f26:	f89d 4013 	ldrb.w	r4, [sp, #19]
     f2a:	9402      	str	r4, [sp, #8]
     f2c:	9101      	str	r1, [sp, #4]
     f2e:	9200      	str	r2, [sp, #0]
     f30:	4a1d      	ldr	r2, [pc, #116]	; (fa8 <swap_status_source+0xc0>)
     f32:	491e      	ldr	r1, [pc, #120]	; (fac <swap_status_source+0xc4>)
     f34:	f004 f9e8 	bl	5308 <log_string_sync>
    if (state_primary_slot.magic == BOOT_MAGIC_GOOD &&
     f38:	f89d 3010 	ldrb.w	r3, [sp, #16]
     f3c:	2b01      	cmp	r3, #1
     f3e:	d103      	bne.n	f48 <swap_status_source+0x60>
            state_primary_slot.copy_done == BOOT_FLAG_UNSET) {
     f40:	f89d 3012 	ldrb.w	r3, [sp, #18]
    if (state_primary_slot.magic == BOOT_MAGIC_GOOD &&
     f44:	2b03      	cmp	r3, #3
     f46:	d017      	beq.n	f78 <swap_status_source+0x90>
    BOOT_LOG_INF("Boot source: none");
     f48:	f04f 0000 	mov.w	r0, #0
     f4c:	2303      	movs	r3, #3
     f4e:	f363 0002 	bfi	r0, r3, #0, #3
     f52:	f36f 00c5 	bfc	r0, #3, #3
     f56:	4b11      	ldr	r3, [pc, #68]	; (f9c <swap_status_source+0xb4>)
     f58:	4a11      	ldr	r2, [pc, #68]	; (fa0 <swap_status_source+0xb8>)
     f5a:	1a9b      	subs	r3, r3, r2
     f5c:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     f60:	f363 108f 	bfi	r0, r3, #6, #10
     f64:	4912      	ldr	r1, [pc, #72]	; (fb0 <swap_status_source+0xc8>)
     f66:	f004 f9cf 	bl	5308 <log_string_sync>
    return BOOT_STATUS_SOURCE_NONE;
     f6a:	2000      	movs	r0, #0
}
     f6c:	b006      	add	sp, #24
     f6e:	bd10      	pop	{r4, pc}
    BOOT_LOG_SWAP_STATE("Primary image", &state_primary_slot);
     f70:	4b10      	ldr	r3, [pc, #64]	; (fb4 <swap_status_source+0xcc>)
     f72:	e7d4      	b.n	f1e <swap_status_source+0x36>
     f74:	4b10      	ldr	r3, [pc, #64]	; (fb8 <swap_status_source+0xd0>)
     f76:	e7d2      	b.n	f1e <swap_status_source+0x36>
        BOOT_LOG_INF("Boot source: primary slot");
     f78:	f04f 0000 	mov.w	r0, #0
     f7c:	f363 0002 	bfi	r0, r3, #0, #3
     f80:	f36f 00c5 	bfc	r0, #3, #3
     f84:	4b05      	ldr	r3, [pc, #20]	; (f9c <swap_status_source+0xb4>)
     f86:	4a06      	ldr	r2, [pc, #24]	; (fa0 <swap_status_source+0xb8>)
     f88:	1a9b      	subs	r3, r3, r2
     f8a:	f3c3 03c9 	ubfx	r3, r3, #3, #10
     f8e:	f363 108f 	bfi	r0, r3, #6, #10
     f92:	490a      	ldr	r1, [pc, #40]	; (fbc <swap_status_source+0xd4>)
     f94:	f004 f9b8 	bl	5308 <log_string_sync>
        return source;
     f98:	2002      	movs	r0, #2
     f9a:	e7e7      	b.n	f6c <swap_status_source+0x84>
     f9c:	00007e4c 	.word	0x00007e4c
     fa0:	00007e44 	.word	0x00007e44
     fa4:	0000816c 	.word	0x0000816c
     fa8:	00008180 	.word	0x00008180
     fac:	00008190 	.word	0x00008190
     fb0:	000081e8 	.word	0x000081e8
     fb4:	00008178 	.word	0x00008178
     fb8:	00008170 	.word	0x00008170
     fbc:	000081cc 	.word	0x000081cc

00000fc0 <fixup_revert>:
 * upgrade (by initializing the secondary slot).
 */
void
fixup_revert(const struct boot_loader_state *state, struct boot_status *bs,
        const struct flash_area *fap_sec, uint8_t sec_id)
{
     fc0:	b5f0      	push	{r4, r5, r6, r7, lr}
     fc2:	b087      	sub	sp, #28
     fc4:	460c      	mov	r4, r1
#if (BOOT_IMAGE_NUMBER == 1)
    (void)state;
#endif

    /* No fixup required */
    if (bs->swap_type != BOOT_SWAP_TYPE_REVERT ||
     fc6:	6849      	ldr	r1, [r1, #4]
     fc8:	f001 21ff 	and.w	r1, r1, #4278255360	; 0xff00ff00
     fcc:	4d23      	ldr	r5, [pc, #140]	; (105c <fixup_revert+0x9c>)
     fce:	42a9      	cmp	r1, r5
     fd0:	d104      	bne.n	fdc <fixup_revert+0x1c>
     fd2:	4606      	mov	r6, r0
     fd4:	4617      	mov	r7, r2
        bs->op != BOOT_STATUS_OP_MOVE ||
        bs->idx != BOOT_STATUS_IDX_0) {
     fd6:	6822      	ldr	r2, [r4, #0]
        bs->op != BOOT_STATUS_OP_MOVE ||
     fd8:	2a01      	cmp	r2, #1
     fda:	d001      	beq.n	fe0 <fixup_revert+0x20>
        assert(rc == 0);

        rc = boot_write_magic(fap_sec);
        assert(rc == 0);
    }
}
     fdc:	b007      	add	sp, #28
     fde:	bdf0      	pop	{r4, r5, r6, r7, pc}
    rc = boot_read_swap_state_by_id(sec_id, &swap_state);
     fe0:	a904      	add	r1, sp, #16
     fe2:	4618      	mov	r0, r3
     fe4:	f003 fd42 	bl	4a6c <boot_read_swap_state_by_id>
    BOOT_LOG_SWAP_STATE("Secondary image", &swap_state);
     fe8:	f04f 0000 	mov.w	r0, #0
     fec:	2303      	movs	r3, #3
     fee:	f363 0002 	bfi	r0, r3, #0, #3
     ff2:	f36f 00c5 	bfc	r0, #3, #3
     ff6:	4b1a      	ldr	r3, [pc, #104]	; (1060 <fixup_revert+0xa0>)
     ff8:	4a1a      	ldr	r2, [pc, #104]	; (1064 <fixup_revert+0xa4>)
     ffa:	1a9b      	subs	r3, r3, r2
     ffc:	f3c3 03c9 	ubfx	r3, r3, #3, #10
    1000:	f363 108f 	bfi	r0, r3, #6, #10
    1004:	f89d 3010 	ldrb.w	r3, [sp, #16]
    1008:	2b01      	cmp	r3, #1
    100a:	d024      	beq.n	1056 <fixup_revert+0x96>
    100c:	2b03      	cmp	r3, #3
    100e:	d020      	beq.n	1052 <fixup_revert+0x92>
    1010:	4b15      	ldr	r3, [pc, #84]	; (1068 <fixup_revert+0xa8>)
    1012:	f89d 2011 	ldrb.w	r2, [sp, #17]
    1016:	f89d 1012 	ldrb.w	r1, [sp, #18]
    101a:	f89d 5013 	ldrb.w	r5, [sp, #19]
    101e:	9502      	str	r5, [sp, #8]
    1020:	9101      	str	r1, [sp, #4]
    1022:	9200      	str	r2, [sp, #0]
    1024:	4a11      	ldr	r2, [pc, #68]	; (106c <fixup_revert+0xac>)
    1026:	4912      	ldr	r1, [pc, #72]	; (1070 <fixup_revert+0xb0>)
    1028:	f004 f96e 	bl	5308 <log_string_sync>
    if (swap_state.magic == BOOT_MAGIC_UNSET) {
    102c:	f89d 3010 	ldrb.w	r3, [sp, #16]
    1030:	2b03      	cmp	r3, #3
    1032:	d1d3      	bne.n	fdc <fixup_revert+0x1c>
        rc = swap_erase_trailer_sectors(state, fap_sec);
    1034:	4639      	mov	r1, r7
    1036:	4630      	mov	r0, r6
    1038:	f003 fb66 	bl	4708 <swap_erase_trailer_sectors>
        rc = boot_write_image_ok(fap_sec);
    103c:	4638      	mov	r0, r7
    103e:	f003 fd4c 	bl	4ada <boot_write_image_ok>
        rc = boot_write_swap_size(fap_sec, bs->swap_size);
    1042:	68a1      	ldr	r1, [r4, #8]
    1044:	4638      	mov	r0, r7
    1046:	f003 fd61 	bl	4b0c <boot_write_swap_size>
        rc = boot_write_magic(fap_sec);
    104a:	4638      	mov	r0, r7
    104c:	f000 f8e2 	bl	1214 <boot_write_magic>
        assert(rc == 0);
    1050:	e7c4      	b.n	fdc <fixup_revert+0x1c>
    BOOT_LOG_SWAP_STATE("Secondary image", &swap_state);
    1052:	4b08      	ldr	r3, [pc, #32]	; (1074 <fixup_revert+0xb4>)
    1054:	e7dd      	b.n	1012 <fixup_revert+0x52>
    1056:	4b08      	ldr	r3, [pc, #32]	; (1078 <fixup_revert+0xb8>)
    1058:	e7db      	b.n	1012 <fixup_revert+0x52>
    105a:	bf00      	nop
    105c:	04000100 	.word	0x04000100
    1060:	00007e4c 	.word	0x00007e4c
    1064:	00007e44 	.word	0x00007e44
    1068:	0000816c 	.word	0x0000816c
    106c:	000081fc 	.word	0x000081fc
    1070:	00008190 	.word	0x00008190
    1074:	00008178 	.word	0x00008178
    1078:	00008170 	.word	0x00008170

0000107c <swap_run>:

void
swap_run(struct boot_loader_state *state, struct boot_status *bs,
         uint32_t copy_size)
{
    107c:	b5f0      	push	{r4, r5, r6, r7, lr}
    107e:	b085      	sub	sp, #20
    1080:	4607      	mov	r7, r0
    1082:	460d      	mov	r5, r1
    const struct flash_area *fap_pri;
    const struct flash_area *fap_sec;
    int rc;

    sz = 0;
    g_last_idx = 0;
    1084:	2400      	movs	r4, #0
    1086:	4b3e      	ldr	r3, [pc, #248]	; (1180 <swap_run+0x104>)
    1088:	601c      	str	r4, [r3, #0]
    108a:	6a43      	ldr	r3, [r0, #36]	; 0x24
    108c:	685e      	ldr	r6, [r3, #4]

    sector_sz = boot_img_sector_size(state, BOOT_PRIMARY_SLOT, 0);
    while (1) {
        sz += sector_sz;
    108e:	4434      	add	r4, r6
        /* Skip to next sector because all sectors will be moved up. */
        g_last_idx++;
    1090:	493b      	ldr	r1, [pc, #236]	; (1180 <swap_run+0x104>)
    1092:	680b      	ldr	r3, [r1, #0]
    1094:	3301      	adds	r3, #1
    1096:	600b      	str	r3, [r1, #0]
        if (sz >= copy_size) {
    1098:	4294      	cmp	r4, r2
    109a:	d3f8      	bcc.n	108e <swap_run+0x12>
    }

    /*
     * When starting a new swap upgrade, check that there is enough space.
     */
    if (boot_status_is_reset(bs)) {
    109c:	4628      	mov	r0, r5
    109e:	f003 faca 	bl	4636 <boot_status_is_reset>
    10a2:	b170      	cbz	r0, 10c2 <swap_run+0x46>
        sz = 0;
        trailer_sz = boot_trailer_sz(BOOT_WRITE_SZ(state));
    10a4:	6df8      	ldr	r0, [r7, #92]	; 0x5c
    10a6:	f003 fc62 	bl	496e <boot_trailer_sz>
    return BOOT_IMG(state, slot).num_sectors;
    10aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
        first_trailer_idx = boot_img_num_sectors(state, BOOT_PRIMARY_SLOT) - 1;
    10ac:	3a01      	subs	r2, #1
        sz = 0;
    10ae:	2300      	movs	r3, #0

        while (1) {
            sz += sector_sz;
    10b0:	4433      	add	r3, r6
            if  (sz >= trailer_sz) {
    10b2:	4298      	cmp	r0, r3
    10b4:	d901      	bls.n	10ba <swap_run+0x3e>
                break;
            }
            first_trailer_idx--;
    10b6:	3a01      	subs	r2, #1
            sz += sector_sz;
    10b8:	e7fa      	b.n	10b0 <swap_run+0x34>
        }

        if (g_last_idx >= first_trailer_idx) {
    10ba:	4b31      	ldr	r3, [pc, #196]	; (1180 <swap_run+0x104>)
    10bc:	681b      	ldr	r3, [r3, #0]
    10be:	4293      	cmp	r3, r2
    10c0:	d214      	bcs.n	10ec <swap_run+0x70>
        }
    }

    image_index = BOOT_CURR_IMG(state);

    rc = flash_area_open(FLASH_AREA_IMAGE_PRIMARY(image_index), &fap_pri);
    10c2:	a903      	add	r1, sp, #12
    10c4:	2002      	movs	r0, #2
    10c6:	f000 fdfb 	bl	1cc0 <flash_area_open>
    assert (rc == 0);

    rc = flash_area_open(FLASH_AREA_IMAGE_SECONDARY(image_index), &fap_sec);
    10ca:	a902      	add	r1, sp, #8
    10cc:	2006      	movs	r0, #6
    10ce:	f000 fdf7 	bl	1cc0 <flash_area_open>
    assert (rc == 0);

    fixup_revert(state, bs, fap_sec, FLASH_AREA_IMAGE_SECONDARY(image_index));
    10d2:	2306      	movs	r3, #6
    10d4:	9a02      	ldr	r2, [sp, #8]
    10d6:	4629      	mov	r1, r5
    10d8:	4638      	mov	r0, r7
    10da:	f7ff ff71 	bl	fc0 <fixup_revert>

    if (bs->op == BOOT_STATUS_OP_MOVE) {
    10de:	796b      	ldrb	r3, [r5, #5]
    10e0:	2b01      	cmp	r3, #1
    10e2:	d017      	beq.n	1114 <swap_run+0x98>
            idx--;
        }
        bs->idx = BOOT_STATUS_IDX_0;
    }

    bs->op = BOOT_STATUS_OP_SWAP;
    10e4:	2302      	movs	r3, #2
    10e6:	716b      	strb	r3, [r5, #5]

    idx = 1;
    10e8:	2401      	movs	r4, #1
    while (idx <= g_last_idx) {
    10ea:	e038      	b.n	115e <swap_run+0xe2>
            BOOT_LOG_WRN("Not enough free space to run swap upgrade");
    10ec:	f04f 0000 	mov.w	r0, #0
    10f0:	2302      	movs	r3, #2
    10f2:	f363 0002 	bfi	r0, r3, #0, #3
    10f6:	f36f 00c5 	bfc	r0, #3, #3
    10fa:	4b22      	ldr	r3, [pc, #136]	; (1184 <swap_run+0x108>)
    10fc:	4a22      	ldr	r2, [pc, #136]	; (1188 <swap_run+0x10c>)
    10fe:	1a9b      	subs	r3, r3, r2
    1100:	f3c3 03c9 	ubfx	r3, r3, #3, #10
    1104:	f363 108f 	bfi	r0, r3, #6, #10
    1108:	4920      	ldr	r1, [pc, #128]	; (118c <swap_run+0x110>)
    110a:	f004 f8fd 	bl	5308 <log_string_sync>
            bs->swap_type = BOOT_SWAP_TYPE_NONE;
    110e:	2301      	movs	r3, #1
    1110:	71eb      	strb	r3, [r5, #7]
            return;
    1112:	e032      	b.n	117a <swap_run+0xfe>
        idx = g_last_idx;
    1114:	4b1a      	ldr	r3, [pc, #104]	; (1180 <swap_run+0x104>)
    1116:	681c      	ldr	r4, [r3, #0]
        while (idx > 0) {
    1118:	e00a      	b.n	1130 <swap_run+0xb4>
                boot_move_sector_up(idx, sector_sz, state, bs, fap_pri, fap_sec);
    111a:	9b02      	ldr	r3, [sp, #8]
    111c:	9301      	str	r3, [sp, #4]
    111e:	9b03      	ldr	r3, [sp, #12]
    1120:	9300      	str	r3, [sp, #0]
    1122:	462b      	mov	r3, r5
    1124:	463a      	mov	r2, r7
    1126:	4631      	mov	r1, r6
    1128:	4620      	mov	r0, r4
    112a:	f7ff fd07 	bl	b3c <boot_move_sector_up>
            idx--;
    112e:	3c01      	subs	r4, #1
        while (idx > 0) {
    1130:	b13c      	cbz	r4, 1142 <swap_run+0xc6>
            if (idx <= (g_last_idx - bs->idx + 1)) {
    1132:	682a      	ldr	r2, [r5, #0]
    1134:	4b12      	ldr	r3, [pc, #72]	; (1180 <swap_run+0x104>)
    1136:	681b      	ldr	r3, [r3, #0]
    1138:	1a9b      	subs	r3, r3, r2
    113a:	3301      	adds	r3, #1
    113c:	429c      	cmp	r4, r3
    113e:	d8f6      	bhi.n	112e <swap_run+0xb2>
    1140:	e7eb      	b.n	111a <swap_run+0x9e>
        bs->idx = BOOT_STATUS_IDX_0;
    1142:	2301      	movs	r3, #1
    1144:	602b      	str	r3, [r5, #0]
    1146:	e7cd      	b.n	10e4 <swap_run+0x68>
        if (idx >= bs->idx) {
            boot_swap_sectors(idx, sector_sz, state, bs, fap_pri, fap_sec);
    1148:	9b02      	ldr	r3, [sp, #8]
    114a:	9301      	str	r3, [sp, #4]
    114c:	9b03      	ldr	r3, [sp, #12]
    114e:	9300      	str	r3, [sp, #0]
    1150:	462b      	mov	r3, r5
    1152:	463a      	mov	r2, r7
    1154:	4631      	mov	r1, r6
    1156:	4620      	mov	r0, r4
    1158:	f7ff fd36 	bl	bc8 <boot_swap_sectors>
        }
        idx++;
    115c:	3401      	adds	r4, #1
    while (idx <= g_last_idx) {
    115e:	4b08      	ldr	r3, [pc, #32]	; (1180 <swap_run+0x104>)
    1160:	681b      	ldr	r3, [r3, #0]
    1162:	42a3      	cmp	r3, r4
    1164:	d303      	bcc.n	116e <swap_run+0xf2>
        if (idx >= bs->idx) {
    1166:	682b      	ldr	r3, [r5, #0]
    1168:	42a3      	cmp	r3, r4
    116a:	d8f7      	bhi.n	115c <swap_run+0xe0>
    116c:	e7ec      	b.n	1148 <swap_run+0xcc>
    }

    flash_area_close(fap_pri);
    116e:	9803      	ldr	r0, [sp, #12]
    1170:	f004 f9c1 	bl	54f6 <flash_area_close>
    flash_area_close(fap_sec);
    1174:	9802      	ldr	r0, [sp, #8]
    1176:	f004 f9be 	bl	54f6 <flash_area_close>
}
    117a:	b005      	add	sp, #20
    117c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    117e:	bf00      	nop
    1180:	20005730 	.word	0x20005730
    1184:	00007e4c 	.word	0x00007e4c
    1188:	00007e44 	.word	0x00007e44
    118c:	0000820c 	.word	0x0000820c

00001190 <boot_magic_decode>:
#define BOOT_SWAP_TABLES_COUNT \
    (sizeof boot_swap_tables / sizeof boot_swap_tables[0])

static int
boot_magic_decode(const uint32_t *magic)
{
    1190:	b508      	push	{r3, lr}
    if (memcmp(magic, boot_img_magic, BOOT_MAGIC_SZ) == 0) {
    1192:	2210      	movs	r2, #16
    1194:	4903      	ldr	r1, [pc, #12]	; (11a4 <boot_magic_decode+0x14>)
    1196:	f004 fbf3 	bl	5980 <memcmp>
    119a:	b108      	cbz	r0, 11a0 <boot_magic_decode+0x10>
        return BOOT_MAGIC_GOOD;
    }
    return BOOT_MAGIC_BAD;
    119c:	2002      	movs	r0, #2
}
    119e:	bd08      	pop	{r3, pc}
        return BOOT_MAGIC_GOOD;
    11a0:	2001      	movs	r0, #1
    11a2:	e7fc      	b.n	119e <boot_magic_decode+0xe>
    11a4:	00008284 	.word	0x00008284

000011a8 <boot_find_status>:
 *
 * @returns 0 on success, -1 on errors
 */
static int
boot_find_status(int image_index, const struct flash_area **fap)
{
    11a8:	b570      	push	{r4, r5, r6, lr}
    11aa:	b086      	sub	sp, #24
    11ac:	460d      	mov	r5, r1
    uint32_t magic[BOOT_MAGIC_ARR_SZ];
    uint32_t off;
    uint8_t areas[2] = {
    11ae:	2302      	movs	r3, #2
    11b0:	f8ad 3004 	strh.w	r3, [sp, #4]
     * Both "slots" can end up being temporary storage for a swap and it
     * is assumed that if magic is valid then other metadata is too,
     * because magic is always written in the last step.
     */

    for (i = 0; i < sizeof(areas) / sizeof(areas[0]); i++) {
    11b4:	2400      	movs	r4, #0
    11b6:	e007      	b.n	11c8 <boot_find_status+0x20>
        }

        off = boot_magic_off(*fap);
        rc = flash_area_read(*fap, off, magic, BOOT_MAGIC_SZ);
        if (rc != 0) {
            flash_area_close(*fap);
    11b8:	6828      	ldr	r0, [r5, #0]
    11ba:	f004 f99c 	bl	54f6 <flash_area_close>
            return rc;
    11be:	e023      	b.n	1208 <boot_find_status+0x60>

        if (memcmp(magic, boot_img_magic, BOOT_MAGIC_SZ) == 0) {
            return 0;
        }

        flash_area_close(*fap);
    11c0:	6828      	ldr	r0, [r5, #0]
    11c2:	f004 f998 	bl	54f6 <flash_area_close>
    for (i = 0; i < sizeof(areas) / sizeof(areas[0]); i++) {
    11c6:	3401      	adds	r4, #1
    11c8:	2c01      	cmp	r4, #1
    11ca:	d81b      	bhi.n	1204 <boot_find_status+0x5c>
        rc = flash_area_open(areas[i], fap);
    11cc:	4629      	mov	r1, r5
    11ce:	ab06      	add	r3, sp, #24
    11d0:	4423      	add	r3, r4
    11d2:	f813 0c14 	ldrb.w	r0, [r3, #-20]
    11d6:	f000 fd73 	bl	1cc0 <flash_area_open>
        if (rc != 0) {
    11da:	4606      	mov	r6, r0
    11dc:	b9a0      	cbnz	r0, 1208 <boot_find_status+0x60>
        off = boot_magic_off(*fap);
    11de:	6828      	ldr	r0, [r5, #0]
    return fap->fa_size - BOOT_MAGIC_SZ;
    11e0:	6881      	ldr	r1, [r0, #8]
        rc = flash_area_read(*fap, off, magic, BOOT_MAGIC_SZ);
    11e2:	2310      	movs	r3, #16
    11e4:	aa02      	add	r2, sp, #8
    11e6:	3910      	subs	r1, #16
    11e8:	f004 f986 	bl	54f8 <flash_area_read>
        if (rc != 0) {
    11ec:	4606      	mov	r6, r0
    11ee:	2800      	cmp	r0, #0
    11f0:	d1e2      	bne.n	11b8 <boot_find_status+0x10>
        if (memcmp(magic, boot_img_magic, BOOT_MAGIC_SZ) == 0) {
    11f2:	2210      	movs	r2, #16
    11f4:	4906      	ldr	r1, [pc, #24]	; (1210 <boot_find_status+0x68>)
    11f6:	a802      	add	r0, sp, #8
    11f8:	f004 fbc2 	bl	5980 <memcmp>
    11fc:	4606      	mov	r6, r0
    11fe:	2800      	cmp	r0, #0
    1200:	d1de      	bne.n	11c0 <boot_find_status+0x18>
    1202:	e001      	b.n	1208 <boot_find_status+0x60>
    }

    /* If we got here, no magic was found */
    return -1;
    1204:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
}
    1208:	4630      	mov	r0, r6
    120a:	b006      	add	sp, #24
    120c:	bd70      	pop	{r4, r5, r6, pc}
    120e:	bf00      	nop
    1210:	00008284 	.word	0x00008284

00001214 <boot_write_magic>:
}
#endif

int
boot_write_magic(const struct flash_area *fap)
{
    1214:	b508      	push	{r3, lr}
    return fap->fa_size - BOOT_MAGIC_SZ;
    1216:	6881      	ldr	r1, [r0, #8]
    off = boot_magic_off(fap);

    BOOT_LOG_DBG("writing magic; fa_id=%d off=0x%lx (0x%lx)",
                 fap->fa_id, (unsigned long)off,
                 (unsigned long)(fap->fa_off + off));
    rc = flash_area_write(fap, off, boot_img_magic, BOOT_MAGIC_SZ);
    1218:	2310      	movs	r3, #16
    121a:	4a04      	ldr	r2, [pc, #16]	; (122c <boot_write_magic+0x18>)
    121c:	3910      	subs	r1, #16
    121e:	f004 f98a 	bl	5536 <flash_area_write>
    if (rc != 0) {
    1222:	b900      	cbnz	r0, 1226 <boot_write_magic+0x12>
        return BOOT_EFLASH;
    }

    return 0;
}
    1224:	bd08      	pop	{r3, pc}
        return BOOT_EFLASH;
    1226:	2001      	movs	r0, #1
    1228:	e7fc      	b.n	1224 <boot_write_magic+0x10>
    122a:	bf00      	nop
    122c:	00008284 	.word	0x00008284

00001230 <boot_swap_type_multi>:
}
#endif

int
boot_swap_type_multi(int image_index)
{
    1230:	b530      	push	{r4, r5, lr}
    1232:	b085      	sub	sp, #20
    struct boot_swap_state primary_slot;
    struct boot_swap_state secondary_slot;
    int rc;
    size_t i;

    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_PRIMARY(image_index),
    1234:	a902      	add	r1, sp, #8
    1236:	2002      	movs	r0, #2
    1238:	f003 fc18 	bl	4a6c <boot_read_swap_state_by_id>
                                    &primary_slot);
    if (rc) {
    123c:	2800      	cmp	r0, #0
    123e:	d16e      	bne.n	131e <boot_swap_type_multi+0xee>
        return BOOT_SWAP_TYPE_PANIC;
    }

    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_SECONDARY(image_index),
    1240:	4669      	mov	r1, sp
    1242:	2006      	movs	r0, #6
    1244:	f003 fc12 	bl	4a6c <boot_read_swap_state_by_id>
                                    &secondary_slot);
    if (rc) {
    1248:	2800      	cmp	r0, #0
    124a:	d16a      	bne.n	1322 <boot_swap_type_multi+0xf2>
        return BOOT_SWAP_TYPE_PANIC;
    }

    for (i = 0; i < BOOT_SWAP_TABLES_COUNT; i++) {
    124c:	2400      	movs	r4, #0
    124e:	e007      	b.n	1260 <boot_swap_type_multi+0x30>
                                        secondary_slot.magic) &&
            (table->image_ok_primary_slot == BOOT_FLAG_ANY   ||
                table->image_ok_primary_slot == primary_slot.image_ok) &&
            (table->image_ok_secondary_slot == BOOT_FLAG_ANY ||
                table->image_ok_secondary_slot == secondary_slot.image_ok) &&
            (table->copy_done_primary_slot == BOOT_FLAG_ANY  ||
    1250:	792b      	ldrb	r3, [r5, #4]
                table->image_ok_secondary_slot == secondary_slot.image_ok) &&
    1252:	2b04      	cmp	r3, #4
    1254:	d029      	beq.n	12aa <boot_swap_type_multi+0x7a>
                table->copy_done_primary_slot == primary_slot.copy_done)) {
    1256:	f89d 200a 	ldrb.w	r2, [sp, #10]
            (table->copy_done_primary_slot == BOOT_FLAG_ANY  ||
    125a:	4293      	cmp	r3, r2
    125c:	d025      	beq.n	12aa <boot_swap_type_multi+0x7a>
    for (i = 0; i < BOOT_SWAP_TABLES_COUNT; i++) {
    125e:	3401      	adds	r4, #1
    1260:	2c02      	cmp	r4, #2
    1262:	d848      	bhi.n	12f6 <boot_swap_type_multi+0xc6>
        table = boot_swap_tables + i;
    1264:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    1268:	4a2f      	ldr	r2, [pc, #188]	; (1328 <boot_swap_type_multi+0xf8>)
    126a:	eb02 0543 	add.w	r5, r2, r3, lsl #1
        if (boot_magic_compatible_check(table->magic_primary_slot,
    126e:	f89d 1008 	ldrb.w	r1, [sp, #8]
    1272:	f812 0013 	ldrb.w	r0, [r2, r3, lsl #1]
    1276:	f003 fb67 	bl	4948 <boot_magic_compatible_check>
    127a:	2800      	cmp	r0, #0
    127c:	d0ef      	beq.n	125e <boot_swap_type_multi+0x2e>
            boot_magic_compatible_check(table->magic_secondary_slot,
    127e:	f89d 1000 	ldrb.w	r1, [sp]
    1282:	7868      	ldrb	r0, [r5, #1]
    1284:	f003 fb60 	bl	4948 <boot_magic_compatible_check>
                                        primary_slot.magic) &&
    1288:	2800      	cmp	r0, #0
    128a:	d0e8      	beq.n	125e <boot_swap_type_multi+0x2e>
            (table->image_ok_primary_slot == BOOT_FLAG_ANY   ||
    128c:	78ab      	ldrb	r3, [r5, #2]
                                        secondary_slot.magic) &&
    128e:	2b04      	cmp	r3, #4
    1290:	d003      	beq.n	129a <boot_swap_type_multi+0x6a>
                table->image_ok_primary_slot == primary_slot.image_ok) &&
    1292:	f89d 200b 	ldrb.w	r2, [sp, #11]
            (table->image_ok_primary_slot == BOOT_FLAG_ANY   ||
    1296:	4293      	cmp	r3, r2
    1298:	d1e1      	bne.n	125e <boot_swap_type_multi+0x2e>
            (table->image_ok_secondary_slot == BOOT_FLAG_ANY ||
    129a:	78eb      	ldrb	r3, [r5, #3]
                table->image_ok_primary_slot == primary_slot.image_ok) &&
    129c:	2b04      	cmp	r3, #4
    129e:	d0d7      	beq.n	1250 <boot_swap_type_multi+0x20>
                table->image_ok_secondary_slot == secondary_slot.image_ok) &&
    12a0:	f89d 2003 	ldrb.w	r2, [sp, #3]
            (table->image_ok_secondary_slot == BOOT_FLAG_ANY ||
    12a4:	4293      	cmp	r3, r2
    12a6:	d1da      	bne.n	125e <boot_swap_type_multi+0x2e>
    12a8:	e7d2      	b.n	1250 <boot_swap_type_multi+0x20>
            BOOT_LOG_INF("Swap type: %s",
    12aa:	f04f 0000 	mov.w	r0, #0
    12ae:	2303      	movs	r3, #3
    12b0:	f363 0002 	bfi	r0, r3, #0, #3
    12b4:	f36f 00c5 	bfc	r0, #3, #3
    12b8:	4b1c      	ldr	r3, [pc, #112]	; (132c <boot_swap_type_multi+0xfc>)
    12ba:	4a1d      	ldr	r2, [pc, #116]	; (1330 <boot_swap_type_multi+0x100>)
    12bc:	1a9b      	subs	r3, r3, r2
    12be:	f3c3 03c9 	ubfx	r3, r3, #3, #10
    12c2:	f363 108f 	bfi	r0, r3, #6, #10
    12c6:	796b      	ldrb	r3, [r5, #5]
    12c8:	2b02      	cmp	r3, #2
    12ca:	d007      	beq.n	12dc <boot_swap_type_multi+0xac>
    12cc:	2b03      	cmp	r3, #3
    12ce:	d010      	beq.n	12f2 <boot_swap_type_multi+0xc2>
    12d0:	2b04      	cmp	r3, #4
    12d2:	d001      	beq.n	12d8 <boot_swap_type_multi+0xa8>
    12d4:	4a17      	ldr	r2, [pc, #92]	; (1334 <boot_swap_type_multi+0x104>)
    12d6:	e002      	b.n	12de <boot_swap_type_multi+0xae>
    12d8:	4a17      	ldr	r2, [pc, #92]	; (1338 <boot_swap_type_multi+0x108>)
    12da:	e000      	b.n	12de <boot_swap_type_multi+0xae>
    12dc:	4a17      	ldr	r2, [pc, #92]	; (133c <boot_swap_type_multi+0x10c>)
    12de:	4918      	ldr	r1, [pc, #96]	; (1340 <boot_swap_type_multi+0x110>)
    12e0:	f004 f812 	bl	5308 <log_string_sync>
                         table->swap_type == BOOT_SWAP_TYPE_TEST   ? "test"   :
                         table->swap_type == BOOT_SWAP_TYPE_PERM   ? "perm"   :
                         table->swap_type == BOOT_SWAP_TYPE_REVERT ? "revert" :
                         "BUG; can't happen");
            if (table->swap_type != BOOT_SWAP_TYPE_TEST &&
    12e4:	7968      	ldrb	r0, [r5, #5]
                    table->swap_type != BOOT_SWAP_TYPE_PERM &&
    12e6:	1e83      	subs	r3, r0, #2
    12e8:	b2db      	uxtb	r3, r3
            if (table->swap_type != BOOT_SWAP_TYPE_TEST &&
    12ea:	2b02      	cmp	r3, #2
    12ec:	d915      	bls.n	131a <boot_swap_type_multi+0xea>
                    table->swap_type != BOOT_SWAP_TYPE_REVERT) {
                return BOOT_SWAP_TYPE_PANIC;
    12ee:	20ff      	movs	r0, #255	; 0xff
    12f0:	e013      	b.n	131a <boot_swap_type_multi+0xea>
            BOOT_LOG_INF("Swap type: %s",
    12f2:	4a14      	ldr	r2, [pc, #80]	; (1344 <boot_swap_type_multi+0x114>)
    12f4:	e7f3      	b.n	12de <boot_swap_type_multi+0xae>
            }
            return table->swap_type;
        }
    }

    BOOT_LOG_INF("Swap type: none");
    12f6:	f04f 0000 	mov.w	r0, #0
    12fa:	2303      	movs	r3, #3
    12fc:	f363 0002 	bfi	r0, r3, #0, #3
    1300:	f36f 00c5 	bfc	r0, #3, #3
    1304:	4b09      	ldr	r3, [pc, #36]	; (132c <boot_swap_type_multi+0xfc>)
    1306:	4a0a      	ldr	r2, [pc, #40]	; (1330 <boot_swap_type_multi+0x100>)
    1308:	1a9b      	subs	r3, r3, r2
    130a:	f3c3 03c9 	ubfx	r3, r3, #3, #10
    130e:	f363 108f 	bfi	r0, r3, #6, #10
    1312:	490d      	ldr	r1, [pc, #52]	; (1348 <boot_swap_type_multi+0x118>)
    1314:	f003 fff8 	bl	5308 <log_string_sync>
    return BOOT_SWAP_TYPE_NONE;
    1318:	2001      	movs	r0, #1
}
    131a:	b005      	add	sp, #20
    131c:	bd30      	pop	{r4, r5, pc}
        return BOOT_SWAP_TYPE_PANIC;
    131e:	20ff      	movs	r0, #255	; 0xff
    1320:	e7fb      	b.n	131a <boot_swap_type_multi+0xea>
        return BOOT_SWAP_TYPE_PANIC;
    1322:	20ff      	movs	r0, #255	; 0xff
    1324:	e7f9      	b.n	131a <boot_swap_type_multi+0xea>
    1326:	bf00      	nop
    1328:	00008294 	.word	0x00008294
    132c:	00007e4c 	.word	0x00007e4c
    1330:	00007e44 	.word	0x00007e44
    1334:	00008248 	.word	0x00008248
    1338:	0000825c 	.word	0x0000825c
    133c:	00008238 	.word	0x00008238
    1340:	00008264 	.word	0x00008264
    1344:	00008240 	.word	0x00008240
    1348:	00008274 	.word	0x00008274

0000134c <bootutil_find_key>:
#endif

#ifdef EXPECTED_SIG_TLV
static int
bootutil_find_key(uint8_t *keyhash, uint8_t keyhash_len)
{
    134c:	b570      	push	{r4, r5, r6, lr}
    134e:	b0a4      	sub	sp, #144	; 0x90
    bootutil_sha256_context sha256_ctx;
    int i;
    const struct bootutil_key *key;
    uint8_t hash[32];

    if (keyhash_len > 32) {
    1350:	2920      	cmp	r1, #32
    1352:	d828      	bhi.n	13a6 <bootutil_find_key+0x5a>
    1354:	4606      	mov	r6, r0
    1356:	460d      	mov	r5, r1
        return -1;
    }

    for (i = 0; i < bootutil_key_cnt; i++) {
    1358:	2400      	movs	r4, #0
    135a:	4b14      	ldr	r3, [pc, #80]	; (13ac <bootutil_find_key+0x60>)
    135c:	681b      	ldr	r3, [r3, #0]
    135e:	42a3      	cmp	r3, r4
    1360:	dd1c      	ble.n	139c <bootutil_find_key+0x50>
#ifdef MCUBOOT_USE_MBED_TLS
typedef mbedtls_sha256_context bootutil_sha256_context;

static inline void bootutil_sha256_init(bootutil_sha256_context *ctx)
{
    mbedtls_sha256_init(ctx);
    1362:	a809      	add	r0, sp, #36	; 0x24
    1364:	f006 fa48 	bl	77f8 <mbedtls_sha256_init>
    (void)mbedtls_sha256_starts_ret(ctx, 0);
    1368:	2100      	movs	r1, #0
    136a:	a809      	add	r0, sp, #36	; 0x24
    136c:	f002 f9a4 	bl	36b8 <mbedtls_sha256_starts_ret>
        key = &bootutil_keys[i];
        bootutil_sha256_init(&sha256_ctx);
        bootutil_sha256_update(&sha256_ctx, key->key, *key->len);
    1370:	4b0f      	ldr	r3, [pc, #60]	; (13b0 <bootutil_find_key+0x64>)
    1372:	eb03 02c4 	add.w	r2, r3, r4, lsl #3
    1376:	6852      	ldr	r2, [r2, #4]

static inline void bootutil_sha256_update(bootutil_sha256_context *ctx,
                                          const void *data,
                                          uint32_t data_len)
{
    (void)mbedtls_sha256_update_ret(ctx, data, data_len);
    1378:	6812      	ldr	r2, [r2, #0]
    137a:	f853 1034 	ldr.w	r1, [r3, r4, lsl #3]
    137e:	a809      	add	r0, sp, #36	; 0x24
    1380:	f006 fa40 	bl	7804 <mbedtls_sha256_update_ret>
}

static inline void bootutil_sha256_finish(bootutil_sha256_context *ctx,
                                          uint8_t *output)
{
    (void)mbedtls_sha256_finish_ret(ctx, output);
    1384:	a901      	add	r1, sp, #4
    1386:	a809      	add	r0, sp, #36	; 0x24
    1388:	f006 fa7f 	bl	788a <mbedtls_sha256_finish_ret>
        bootutil_sha256_finish(&sha256_ctx, hash);
        if (!memcmp(hash, keyhash, keyhash_len)) {
    138c:	462a      	mov	r2, r5
    138e:	4631      	mov	r1, r6
    1390:	a801      	add	r0, sp, #4
    1392:	f004 faf5 	bl	5980 <memcmp>
    1396:	b118      	cbz	r0, 13a0 <bootutil_find_key+0x54>
    for (i = 0; i < bootutil_key_cnt; i++) {
    1398:	3401      	adds	r4, #1
    139a:	e7de      	b.n	135a <bootutil_find_key+0xe>
            return i;
        }
    }
    return -1;
    139c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
}
    13a0:	4620      	mov	r0, r4
    13a2:	b024      	add	sp, #144	; 0x90
    13a4:	bd70      	pop	{r4, r5, r6, pc}
        return -1;
    13a6:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
    13aa:	e7f9      	b.n	13a0 <bootutil_find_key+0x54>
    13ac:	00007fb8 	.word	0x00007fb8
    13b0:	00007fbc 	.word	0x00007fbc

000013b4 <bootutil_img_validate>:
int
bootutil_img_validate(struct enc_key_data *enc_state, int image_index,
                      struct image_header *hdr, const struct flash_area *fap,
                      uint8_t *tmp_buf, uint32_t tmp_buf_sz, uint8_t *seed,
                      int seed_len, uint8_t *out_hash)
{
    13b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    13b8:	b0d6      	sub	sp, #344	; 0x158
    13ba:	4614      	mov	r4, r2
    13bc:	461d      	mov	r5, r3
    struct image_tlv_iter it;
    uint8_t buf[SIG_BUF_SIZE];
    uint8_t hash[32];
    int rc;

    rc = bootutil_img_hash(enc_state, image_index, hdr, fap, tmp_buf,
    13be:	9e5f      	ldr	r6, [sp, #380]	; 0x17c
    13c0:	9604      	str	r6, [sp, #16]
    13c2:	9e5e      	ldr	r6, [sp, #376]	; 0x178
    13c4:	9603      	str	r6, [sp, #12]
    13c6:	ae06      	add	r6, sp, #24
    13c8:	9602      	str	r6, [sp, #8]
    13ca:	9e5d      	ldr	r6, [sp, #372]	; 0x174
    13cc:	9601      	str	r6, [sp, #4]
    13ce:	9e5c      	ldr	r6, [sp, #368]	; 0x170
    13d0:	9600      	str	r6, [sp, #0]
    13d2:	f003 fbab 	bl	4b2c <bootutil_img_hash>
            tmp_buf_sz, hash, seed, seed_len);
    if (rc) {
    13d6:	4606      	mov	r6, r0
    13d8:	2800      	cmp	r0, #0
    13da:	f040 8082 	bne.w	14e2 <bootutil_img_validate+0x12e>
        return rc;
    }

    if (out_hash) {
    13de:	9b60      	ldr	r3, [sp, #384]	; 0x180
    13e0:	b123      	cbz	r3, 13ec <bootutil_img_validate+0x38>
        memcpy(out_hash, hash, 32);
    13e2:	2220      	movs	r2, #32
    13e4:	a906      	add	r1, sp, #24
    13e6:	4618      	mov	r0, r3
    13e8:	f004 fae1 	bl	59ae <memcpy>
    }

    rc = bootutil_tlv_iter_begin(&it, hdr, fap, IMAGE_TLV_ANY, false);
    13ec:	2300      	movs	r3, #0
    13ee:	9300      	str	r3, [sp, #0]
    13f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
    13f4:	462a      	mov	r2, r5
    13f6:	4621      	mov	r1, r4
    13f8:	a84e      	add	r0, sp, #312	; 0x138
    13fa:	f003 fc5a 	bl	4cb2 <bootutil_tlv_iter_begin>
    if (rc) {
    13fe:	4606      	mov	r6, r0
    1400:	2800      	cmp	r0, #0
    1402:	d16e      	bne.n	14e2 <bootutil_img_validate+0x12e>
    int valid_signature = 0;
    1404:	4607      	mov	r7, r0
    int sha256_valid = 0;
    1406:	4680      	mov	r8, r0
    int key_id = -1;
    1408:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
    140c:	e01d      	b.n	144a <bootutil_img_validate+0x96>
             * can be multiple signatures, each preceded by a key.
             */
        } else if (type == EXPECTED_SIG_TLV) {
            /* Ignore this signature if it is out of bounds. */
            if (key_id < 0 || key_id >= bootutil_key_cnt) {
                key_id = -1;
    140e:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
    1412:	e01a      	b.n	144a <bootutil_img_validate+0x96>
    1414:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
    1418:	e017      	b.n	144a <bootutil_img_validate+0x96>
            }
            rc = bootutil_verify_sig(hash, sizeof(hash), buf, len, key_id);
            if (rc == 0) {
                valid_signature = 1;
            }
            key_id = -1;
    141a:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
                valid_signature = 1;
    141e:	2701      	movs	r7, #1
    1420:	e013      	b.n	144a <bootutil_img_validate+0x96>
            if (len != sizeof(hash)) {
    1422:	f8bd 3152 	ldrh.w	r3, [sp, #338]	; 0x152
    1426:	2b20      	cmp	r3, #32
    1428:	d15f      	bne.n	14ea <bootutil_img_validate+0x136>
            rc = flash_area_read(fap, off, buf, sizeof hash);
    142a:	aa0e      	add	r2, sp, #56	; 0x38
    142c:	9955      	ldr	r1, [sp, #340]	; 0x154
    142e:	4628      	mov	r0, r5
    1430:	f004 f862 	bl	54f8 <flash_area_read>
            if (rc) {
    1434:	2800      	cmp	r0, #0
    1436:	d15b      	bne.n	14f0 <bootutil_img_validate+0x13c>
            if (memcmp(hash, buf, sizeof(hash))) {
    1438:	2220      	movs	r2, #32
    143a:	a90e      	add	r1, sp, #56	; 0x38
    143c:	a806      	add	r0, sp, #24
    143e:	f004 fa9f 	bl	5980 <memcmp>
    1442:	2800      	cmp	r0, #0
    1444:	d156      	bne.n	14f4 <bootutil_img_validate+0x140>
            sha256_valid = 1;
    1446:	f04f 0801 	mov.w	r8, #1
        rc = bootutil_tlv_iter_next(&it, &off, &len, &type);
    144a:	ab54      	add	r3, sp, #336	; 0x150
    144c:	f50d 72a9 	add.w	r2, sp, #338	; 0x152
    1450:	a955      	add	r1, sp, #340	; 0x154
    1452:	a84e      	add	r0, sp, #312	; 0x138
    1454:	f003 fc92 	bl	4d7c <bootutil_tlv_iter_next>
        if (rc < 0) {
    1458:	2800      	cmp	r0, #0
    145a:	db40      	blt.n	14de <bootutil_img_validate+0x12a>
        } else if (rc > 0) {
    145c:	dc38      	bgt.n	14d0 <bootutil_img_validate+0x11c>
        if (type == IMAGE_TLV_SHA256) {
    145e:	f8bd 2150 	ldrh.w	r2, [sp, #336]	; 0x150
    1462:	2a10      	cmp	r2, #16
    1464:	d0dd      	beq.n	1422 <bootutil_img_validate+0x6e>
        } else if (type == IMAGE_TLV_KEYHASH) {
    1466:	2a01      	cmp	r2, #1
    1468:	d021      	beq.n	14ae <bootutil_img_validate+0xfa>
        } else if (type == EXPECTED_SIG_TLV) {
    146a:	2a20      	cmp	r2, #32
    146c:	d1ed      	bne.n	144a <bootutil_img_validate+0x96>
            if (key_id < 0 || key_id >= bootutil_key_cnt) {
    146e:	2c00      	cmp	r4, #0
    1470:	dbcd      	blt.n	140e <bootutil_img_validate+0x5a>
    1472:	4b29      	ldr	r3, [pc, #164]	; (1518 <bootutil_img_validate+0x164>)
    1474:	681b      	ldr	r3, [r3, #0]
    1476:	42a3      	cmp	r3, r4
    1478:	ddcc      	ble.n	1414 <bootutil_img_validate+0x60>
            if (!EXPECTED_SIG_LEN(len) || len > sizeof(buf)) {
    147a:	f8bd 3152 	ldrh.w	r3, [sp, #338]	; 0x152
    147e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    1482:	d13f      	bne.n	1504 <bootutil_img_validate+0x150>
            rc = flash_area_read(fap, off, buf, len);
    1484:	aa0e      	add	r2, sp, #56	; 0x38
    1486:	9955      	ldr	r1, [sp, #340]	; 0x154
    1488:	4628      	mov	r0, r5
    148a:	f004 f835 	bl	54f8 <flash_area_read>
            if (rc) {
    148e:	2800      	cmp	r0, #0
    1490:	d13b      	bne.n	150a <bootutil_img_validate+0x156>
            rc = bootutil_verify_sig(hash, sizeof(hash), buf, len, key_id);
    1492:	b2e4      	uxtb	r4, r4
    1494:	9400      	str	r4, [sp, #0]
    1496:	f8bd 3152 	ldrh.w	r3, [sp, #338]	; 0x152
    149a:	aa0e      	add	r2, sp, #56	; 0x38
    149c:	2120      	movs	r1, #32
    149e:	a806      	add	r0, sp, #24
    14a0:	f000 f8ae 	bl	1600 <bootutil_verify_sig>
            if (rc == 0) {
    14a4:	2800      	cmp	r0, #0
    14a6:	d0b8      	beq.n	141a <bootutil_img_validate+0x66>
            key_id = -1;
    14a8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
    14ac:	e7cd      	b.n	144a <bootutil_img_validate+0x96>
            if (len > 32) {
    14ae:	f8bd 3152 	ldrh.w	r3, [sp, #338]	; 0x152
    14b2:	2b20      	cmp	r3, #32
    14b4:	d821      	bhi.n	14fa <bootutil_img_validate+0x146>
            rc = flash_area_read(fap, off, buf, len);
    14b6:	aa0e      	add	r2, sp, #56	; 0x38
    14b8:	9955      	ldr	r1, [sp, #340]	; 0x154
    14ba:	4628      	mov	r0, r5
    14bc:	f004 f81c 	bl	54f8 <flash_area_read>
            if (rc) {
    14c0:	b9f0      	cbnz	r0, 1500 <bootutil_img_validate+0x14c>
            key_id = bootutil_find_key(buf, len);
    14c2:	f89d 1152 	ldrb.w	r1, [sp, #338]	; 0x152
    14c6:	a80e      	add	r0, sp, #56	; 0x38
    14c8:	f7ff ff40 	bl	134c <bootutil_find_key>
    14cc:	4604      	mov	r4, r0
    14ce:	e7bc      	b.n	144a <bootutil_img_validate+0x96>
#endif
        }
    }

    if (!sha256_valid) {
    14d0:	f1b8 0f00 	cmp.w	r8, #0
    14d4:	d01c      	beq.n	1510 <bootutil_img_validate+0x15c>
        return -1;
    }

#ifdef EXPECTED_SIG_TLV
    if (!valid_signature) {
    14d6:	b927      	cbnz	r7, 14e2 <bootutil_img_validate+0x12e>
        return -1;
    14d8:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
    14dc:	e001      	b.n	14e2 <bootutil_img_validate+0x12e>
            return -1;
    14de:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
    }
#endif

    return 0;
}
    14e2:	4630      	mov	r0, r6
    14e4:	b056      	add	sp, #344	; 0x158
    14e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
                return -1;
    14ea:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
    14ee:	e7f8      	b.n	14e2 <bootutil_img_validate+0x12e>
                return rc;
    14f0:	4606      	mov	r6, r0
    14f2:	e7f6      	b.n	14e2 <bootutil_img_validate+0x12e>
                return -1;
    14f4:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
    14f8:	e7f3      	b.n	14e2 <bootutil_img_validate+0x12e>
                return -1;
    14fa:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
    14fe:	e7f0      	b.n	14e2 <bootutil_img_validate+0x12e>
                return rc;
    1500:	4606      	mov	r6, r0
    1502:	e7ee      	b.n	14e2 <bootutil_img_validate+0x12e>
                return -1;
    1504:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
    1508:	e7eb      	b.n	14e2 <bootutil_img_validate+0x12e>
                return -1;
    150a:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
    150e:	e7e8      	b.n	14e2 <bootutil_img_validate+0x12e>
        return -1;
    1510:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
    1514:	e7e5      	b.n	14e2 <bootutil_img_validate+0x12e>
    1516:	bf00      	nop
    1518:	00007fb8 	.word	0x00007fb8

0000151c <bootutil_cmp_rsasig>:
 * values.
 */
static int
bootutil_cmp_rsasig(mbedtls_rsa_context *ctx, uint8_t *hash, uint32_t hlen,
  uint8_t *sig)
{
    151c:	b570      	push	{r4, r5, r6, lr}
    151e:	f5ad 7d1c 	sub.w	sp, sp, #624	; 0x270
    1522:	460e      	mov	r6, r1
    1524:	4619      	mov	r1, r3
    uint8_t em[MBEDTLS_MPI_MAX_SIZE];
    uint8_t db_mask[PSS_MASK_LEN];
    uint8_t h2[PSS_HLEN];
    int i;

    if (ctx->len != PSS_EMLEN || PSS_EMLEN > MBEDTLS_MPI_MAX_SIZE) {
    1526:	6843      	ldr	r3, [r0, #4]
    1528:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    152c:	d151      	bne.n	15d2 <bootutil_cmp_rsasig+0xb6>
        return -1;
    }

    if (hlen != PSS_HLEN) {
    152e:	2a20      	cmp	r2, #32
    1530:	d152      	bne.n	15d8 <bootutil_cmp_rsasig+0xbc>
        return -1;
    }

    if (mbedtls_rsa_public(ctx, sig, em)) {
    1532:	aa41      	add	r2, sp, #260	; 0x104
    1534:	f002 f87e 	bl	3634 <mbedtls_rsa_public>
    1538:	4605      	mov	r5, r0
    153a:	2800      	cmp	r0, #0
    153c:	d14f      	bne.n	15de <bootutil_cmp_rsasig+0xc2>
     */

    /* Step 4.  If the rightmost octet of EM does have the value
     * 0xbc, output inconsistent and stop.
     */
    if (em[PSS_EMLEN - 1] != 0xbc) {
    153e:	f89d 3203 	ldrb.w	r3, [sp, #515]	; 0x203
    1542:	2bbc      	cmp	r3, #188	; 0xbc
    1544:	d14e      	bne.n	15e4 <bootutil_cmp_rsasig+0xc8>
     *
     * 8emLen - emBits is zero, so there is nothing to test here.
     */

    /* Step 7.  let dbMask = MGF(H, emLen - hLen - 1). */
    pss_mgf1(db_mask, &em[PSS_HASH_OFFSET]);
    1546:	f20d 11e3 	addw	r1, sp, #483	; 0x1e3
    154a:	a809      	add	r0, sp, #36	; 0x24
    154c:	f003 fb7f 	bl	4c4e <pss_mgf1>

    /* Step 8.  let DB = maskedDB xor dbMask.
     * To avoid needing an additional buffer, store the 'db' in the
     * same buffer as db_mask.  From now, to the end of this function,
     * db_mask refers to the unmasked 'db'. */
    for (i = 0; i < PSS_MASK_LEN; i++) {
    1550:	462b      	mov	r3, r5
    1552:	2bde      	cmp	r3, #222	; 0xde
    1554:	dc07      	bgt.n	1566 <bootutil_cmp_rsasig+0x4a>
        db_mask[i] ^= em[i];
    1556:	aa41      	add	r2, sp, #260	; 0x104
    1558:	5cd2      	ldrb	r2, [r2, r3]
    155a:	a809      	add	r0, sp, #36	; 0x24
    155c:	5cc4      	ldrb	r4, [r0, r3]
    155e:	4062      	eors	r2, r4
    1560:	54c2      	strb	r2, [r0, r3]
    for (i = 0; i < PSS_MASK_LEN; i++) {
    1562:	3301      	adds	r3, #1
    1564:	e7f5      	b.n	1552 <bootutil_cmp_rsasig+0x36>

    /* Step 9.  Set the leftmost 8emLen - emBits bits of the leftmost
     * octet in DB to zero.
     * pycrypto seems to always make the emBits 2047, so we need to
     * clear the top bit. */
    db_mask[0] &= 0x7F;
    1566:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
    156a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    156e:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24

    /* Step 10.  If the emLen - hLen - sLen - 2 leftmost octets of DB
     * are not zero or if the octet at position emLen - hLen - sLen -
     * 1 (the leftmost position is "position 1") does not have
     * hexadecimal value 0x01, output "inconsistent" and stop. */
    for (i = 0; i < PSS_MASK_ZERO_COUNT; i++) {
    1572:	2dbd      	cmp	r5, #189	; 0xbd
    1574:	dc04      	bgt.n	1580 <bootutil_cmp_rsasig+0x64>
        if (db_mask[i] != 0) {
    1576:	ab09      	add	r3, sp, #36	; 0x24
    1578:	5d5b      	ldrb	r3, [r3, r5]
    157a:	bbb3      	cbnz	r3, 15ea <bootutil_cmp_rsasig+0xce>
    for (i = 0; i < PSS_MASK_ZERO_COUNT; i++) {
    157c:	3501      	adds	r5, #1
    157e:	e7f8      	b.n	1572 <bootutil_cmp_rsasig+0x56>
            return -1;
        }
    }

    if (db_mask[PSS_MASK_ONE_POS] != 1) {
    1580:	f89d 30e2 	ldrb.w	r3, [sp, #226]	; 0xe2
    1584:	2b01      	cmp	r3, #1
    1586:	d135      	bne.n	15f4 <bootutil_cmp_rsasig+0xd8>
    mbedtls_sha256_init(ctx);
    1588:	a881      	add	r0, sp, #516	; 0x204
    158a:	f006 f935 	bl	77f8 <mbedtls_sha256_init>
    (void)mbedtls_sha256_starts_ret(ctx, 0);
    158e:	2100      	movs	r1, #0
    1590:	a881      	add	r0, sp, #516	; 0x204
    1592:	f002 f891 	bl	36b8 <mbedtls_sha256_starts_ret>
    (void)mbedtls_sha256_update_ret(ctx, data, data_len);
    1596:	2208      	movs	r2, #8
    1598:	4918      	ldr	r1, [pc, #96]	; (15fc <bootutil_cmp_rsasig+0xe0>)
    159a:	a881      	add	r0, sp, #516	; 0x204
    159c:	f006 f932 	bl	7804 <mbedtls_sha256_update_ret>
    15a0:	2220      	movs	r2, #32
    15a2:	4631      	mov	r1, r6
    15a4:	a881      	add	r0, sp, #516	; 0x204
    15a6:	f006 f92d 	bl	7804 <mbedtls_sha256_update_ret>
    15aa:	2220      	movs	r2, #32
    15ac:	f10d 01e3 	add.w	r1, sp, #227	; 0xe3
    15b0:	a881      	add	r0, sp, #516	; 0x204
    15b2:	f006 f927 	bl	7804 <mbedtls_sha256_update_ret>
    (void)mbedtls_sha256_finish_ret(ctx, output);
    15b6:	a901      	add	r1, sp, #4
    15b8:	a881      	add	r0, sp, #516	; 0x204
    15ba:	f006 f966 	bl	788a <mbedtls_sha256_finish_ret>
    bootutil_sha256_update(&shactx, &db_mask[PSS_MASK_SALT_POS], PSS_SLEN);
    bootutil_sha256_finish(&shactx, h2);

    /* Step 14.  If H = H', output "consistent".  Otherwise, output
     * "inconsistent". */
    if (memcmp(h2, &em[PSS_HASH_OFFSET], PSS_HLEN) != 0) {
    15be:	2220      	movs	r2, #32
    15c0:	f20d 11e3 	addw	r1, sp, #483	; 0x1e3
    15c4:	a801      	add	r0, sp, #4
    15c6:	f004 f9db 	bl	5980 <memcmp>
    15ca:	b180      	cbz	r0, 15ee <bootutil_cmp_rsasig+0xd2>
        return -1;
    15cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    15d0:	e00d      	b.n	15ee <bootutil_cmp_rsasig+0xd2>
        return -1;
    15d2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    15d6:	e00a      	b.n	15ee <bootutil_cmp_rsasig+0xd2>
        return -1;
    15d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    15dc:	e007      	b.n	15ee <bootutil_cmp_rsasig+0xd2>
        return -1;
    15de:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    15e2:	e004      	b.n	15ee <bootutil_cmp_rsasig+0xd2>
        return -1;
    15e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    15e8:	e001      	b.n	15ee <bootutil_cmp_rsasig+0xd2>
            return -1;
    15ea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    }

    return 0;
}
    15ee:	f50d 7d1c 	add.w	sp, sp, #624	; 0x270
    15f2:	bd70      	pop	{r4, r5, r6, pc}
        return -1;
    15f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    15f8:	e7f9      	b.n	15ee <bootutil_cmp_rsasig+0xd2>
    15fa:	bf00      	nop
    15fc:	000082a8 	.word	0x000082a8

00001600 <bootutil_verify_sig>:

int
bootutil_verify_sig(uint8_t *hash, uint32_t hlen, uint8_t *sig, size_t slen,
  uint8_t key_id)
{
    1600:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    1604:	b0ad      	sub	sp, #180	; 0xb4
    1606:	4606      	mov	r6, r0
    1608:	460f      	mov	r7, r1
    160a:	4690      	mov	r8, r2
    160c:	461d      	mov	r5, r3
    160e:	f89d 90d0 	ldrb.w	r9, [sp, #208]	; 0xd0
    mbedtls_rsa_context ctx;
    int rc;
    uint8_t *cp;
    uint8_t *end;

    mbedtls_rsa_init(&ctx, 0, 0);
    1612:	2200      	movs	r2, #0
    1614:	4611      	mov	r1, r2
    1616:	a801      	add	r0, sp, #4
    1618:	f006 f8a8 	bl	776c <mbedtls_rsa_init>

    cp = (uint8_t *)bootutil_keys[key_id].key;
    161c:	4c11      	ldr	r4, [pc, #68]	; (1664 <bootutil_verify_sig+0x64>)
    161e:	f854 3039 	ldr.w	r3, [r4, r9, lsl #3]
    1622:	9300      	str	r3, [sp, #0]
    end = cp + *bootutil_keys[key_id].len;
    1624:	eb04 04c9 	add.w	r4, r4, r9, lsl #3
    1628:	6862      	ldr	r2, [r4, #4]
    162a:	6812      	ldr	r2, [r2, #0]

    rc = bootutil_parse_rsakey(&ctx, &cp, end);
    162c:	441a      	add	r2, r3
    162e:	4669      	mov	r1, sp
    1630:	a801      	add	r0, sp, #4
    1632:	f003 faba 	bl	4baa <bootutil_parse_rsakey>
    if (rc || slen != ctx.len) {
    1636:	4604      	mov	r4, r0
    1638:	b910      	cbnz	r0, 1640 <bootutil_verify_sig+0x40>
    163a:	9b02      	ldr	r3, [sp, #8]
    163c:	42ab      	cmp	r3, r5
    163e:	d006      	beq.n	164e <bootutil_verify_sig+0x4e>
        mbedtls_rsa_free(&ctx);
    1640:	a801      	add	r0, sp, #4
    1642:	f006 f8a1 	bl	7788 <mbedtls_rsa_free>
    }
    rc = bootutil_cmp_rsasig(&ctx, hash, hlen, sig);
    mbedtls_rsa_free(&ctx);

    return rc;
}
    1646:	4620      	mov	r0, r4
    1648:	b02d      	add	sp, #180	; 0xb4
    164a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    rc = bootutil_cmp_rsasig(&ctx, hash, hlen, sig);
    164e:	4643      	mov	r3, r8
    1650:	463a      	mov	r2, r7
    1652:	4631      	mov	r1, r6
    1654:	a801      	add	r0, sp, #4
    1656:	f7ff ff61 	bl	151c <bootutil_cmp_rsasig>
    165a:	4604      	mov	r4, r0
    mbedtls_rsa_free(&ctx);
    165c:	a801      	add	r0, sp, #4
    165e:	f006 f893 	bl	7788 <mbedtls_rsa_free>
    return rc;
    1662:	e7f0      	b.n	1646 <bootutil_verify_sig+0x46>
    1664:	00007fbc 	.word	0x00007fbc

00001668 <char_out>:
struct out_context {
	int count;
};

static int char_out(int c, void *ctx_p)
{
    1668:	b508      	push	{r3, lr}
	struct out_context *ctx = ctx_p;

	ctx->count++;
    166a:	680b      	ldr	r3, [r1, #0]
    166c:	3301      	adds	r3, #1
    166e:	600b      	str	r3, [r1, #0]
	return _char_out(c);
    1670:	4b01      	ldr	r3, [pc, #4]	; (1678 <char_out+0x10>)
    1672:	681b      	ldr	r3, [r3, #0]
    1674:	4798      	blx	r3
}
    1676:	bd08      	pop	{r3, pc}
    1678:	20005734 	.word	0x20005734

0000167c <_printk_dec_ulong>:
 * @return N/A
 */
static void _printk_dec_ulong(out_func_t out, void *ctx,
			      const unsigned long num, enum pad_type padding,
			      int min_width)
{
    167c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1680:	4681      	mov	r9, r0
    1682:	468a      	mov	sl, r1
    1684:	4615      	mov	r5, r2
    1686:	469b      	mov	fp, r3
	if (sizeof(long) == 8) {
		pos *= 10000000000;
	}

	/* make sure we don't skip if value is zero */
	if (min_width <= 0) {
    1688:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    168a:	2b00      	cmp	r3, #0
    168c:	dd05      	ble.n	169a <_printk_dec_ulong+0x1e>
		min_width = 1;
	}

	while (pos >= 10) {
		if (found_largest_digit != 0 || remainder >= pos) {
			found_largest_digit = 1;
    168e:	f04f 0801 	mov.w	r8, #1
    1692:	260a      	movs	r6, #10
    1694:	2700      	movs	r7, #0
    1696:	4c21      	ldr	r4, [pc, #132]	; (171c <_printk_dec_ulong+0xa0>)
    1698:	e013      	b.n	16c2 <_printk_dec_ulong+0x46>
		min_width = 1;
    169a:	2301      	movs	r3, #1
    169c:	930a      	str	r3, [sp, #40]	; 0x28
    169e:	e7f6      	b.n	168e <_printk_dec_ulong+0x12>
			out((int)(remainder / pos + 48), ctx);
    16a0:	fbb5 f0f4 	udiv	r0, r5, r4
    16a4:	4651      	mov	r1, sl
    16a6:	3030      	adds	r0, #48	; 0x30
    16a8:	47c8      	blx	r9
			digits++;
    16aa:	f108 0801 	add.w	r8, r8, #1
			found_largest_digit = 1;
    16ae:	2701      	movs	r7, #1
		} else if (remaining <= min_width
				&& padding < PAD_SPACE_AFTER) {
			out((int)(padding == PAD_ZERO_BEFORE ? '0' : ' '), ctx);
			digits++;
		}
		remaining--;
    16b0:	3e01      	subs	r6, #1
		remainder %= pos;
    16b2:	fbb5 f3f4 	udiv	r3, r5, r4
    16b6:	fb04 5513 	mls	r5, r4, r3, r5
		pos /= 10;
    16ba:	4b19      	ldr	r3, [pc, #100]	; (1720 <_printk_dec_ulong+0xa4>)
    16bc:	fba3 3404 	umull	r3, r4, r3, r4
    16c0:	08e4      	lsrs	r4, r4, #3
	while (pos >= 10) {
    16c2:	2c09      	cmp	r4, #9
    16c4:	d914      	bls.n	16f0 <_printk_dec_ulong+0x74>
		if (found_largest_digit != 0 || remainder >= pos) {
    16c6:	2f00      	cmp	r7, #0
    16c8:	d1ea      	bne.n	16a0 <_printk_dec_ulong+0x24>
    16ca:	42ac      	cmp	r4, r5
    16cc:	d9e8      	bls.n	16a0 <_printk_dec_ulong+0x24>
		} else if (remaining <= min_width
    16ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    16d0:	429e      	cmp	r6, r3
    16d2:	dced      	bgt.n	16b0 <_printk_dec_ulong+0x34>
				&& padding < PAD_SPACE_AFTER) {
    16d4:	f1bb 0f02 	cmp.w	fp, #2
    16d8:	d8ea      	bhi.n	16b0 <_printk_dec_ulong+0x34>
			out((int)(padding == PAD_ZERO_BEFORE ? '0' : ' '), ctx);
    16da:	f1bb 0f01 	cmp.w	fp, #1
    16de:	d005      	beq.n	16ec <_printk_dec_ulong+0x70>
    16e0:	2020      	movs	r0, #32
    16e2:	4651      	mov	r1, sl
    16e4:	47c8      	blx	r9
			digits++;
    16e6:	f108 0801 	add.w	r8, r8, #1
    16ea:	e7e1      	b.n	16b0 <_printk_dec_ulong+0x34>
			out((int)(padding == PAD_ZERO_BEFORE ? '0' : ' '), ctx);
    16ec:	2030      	movs	r0, #48	; 0x30
    16ee:	e7f8      	b.n	16e2 <_printk_dec_ulong+0x66>
	}
	out((int)(remainder + 48), ctx);
    16f0:	4651      	mov	r1, sl
    16f2:	f105 0030 	add.w	r0, r5, #48	; 0x30
    16f6:	47c8      	blx	r9

	if (padding == PAD_SPACE_AFTER) {
    16f8:	f1bb 0f03 	cmp.w	fp, #3
    16fc:	d001      	beq.n	1702 <_printk_dec_ulong+0x86>
		remaining = min_width - digits;
		while (remaining-- > 0) {
			out(' ', ctx);
		}
	}
}
    16fe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		remaining = min_width - digits;
    1702:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1704:	eba3 0808 	sub.w	r8, r3, r8
		while (remaining-- > 0) {
    1708:	f108 34ff 	add.w	r4, r8, #4294967295	; 0xffffffff
    170c:	f1b8 0f00 	cmp.w	r8, #0
    1710:	ddf5      	ble.n	16fe <_printk_dec_ulong+0x82>
			out(' ', ctx);
    1712:	4651      	mov	r1, sl
    1714:	2020      	movs	r0, #32
    1716:	47c8      	blx	r9
		while (remaining-- > 0) {
    1718:	46a0      	mov	r8, r4
    171a:	e7f5      	b.n	1708 <_printk_dec_ulong+0x8c>
    171c:	3b9aca00 	.word	0x3b9aca00
    1720:	cccccccd 	.word	0xcccccccd

00001724 <__printk_hook_install>:
	_char_out = fn;
    1724:	4b01      	ldr	r3, [pc, #4]	; (172c <__printk_hook_install+0x8>)
    1726:	6018      	str	r0, [r3, #0]
}
    1728:	4770      	bx	lr
    172a:	bf00      	nop
    172c:	20005734 	.word	0x20005734

00001730 <vprintk>:
{
    1730:	b500      	push	{lr}
    1732:	b083      	sub	sp, #12
    1734:	4602      	mov	r2, r0
    1736:	460b      	mov	r3, r1
	struct out_context ctx = { 0 };
    1738:	2100      	movs	r1, #0
    173a:	9101      	str	r1, [sp, #4]
	z_vprintk(char_out, &ctx, fmt, ap);
    173c:	a901      	add	r1, sp, #4
    173e:	4803      	ldr	r0, [pc, #12]	; (174c <vprintk+0x1c>)
    1740:	f003 fc2a 	bl	4f98 <z_vprintk>
}
    1744:	b003      	add	sp, #12
    1746:	f85d fb04 	ldr.w	pc, [sp], #4
    174a:	bf00      	nop
    174c:	00001669 	.word	0x00001669

00001750 <nordicsemi_nrf91_init>:
		:
		: "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	unsigned int tmp;

	__asm__ volatile(
    1750:	f04f 0220 	mov.w	r2, #32
    1754:	f3ef 8311 	mrs	r3, BASEPRI
    1758:	f382 8811 	msr	BASEPRI, r2
    175c:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    1760:	4a04      	ldr	r2, [pc, #16]	; (1774 <nordicsemi_nrf91_init+0x24>)
    1762:	2101      	movs	r1, #1
    1764:	f8c2 1540 	str.w	r1, [r2, #1344]	; 0x540
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
    1768:	f383 8811 	msr	BASEPRI, r3
    176c:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    1770:	2000      	movs	r0, #0
    1772:	4770      	bx	lr
    1774:	50039000 	.word	0x50039000

00001778 <log_generic>:

	return args;
}

void log_generic(struct log_msg_ids src_level, const char *fmt, va_list ap)
{
    1778:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    177c:	b083      	sub	sp, #12
    177e:	4680      	mov	r8, r0
    1780:	460f      	mov	r7, r1
    1782:	4616      	mov	r6, r2
	if (_is_user_context()) {
		log_generic_from_user(src_level, fmt, ap);
	} else  if (IS_ENABLED(CONFIG_LOG_IMMEDIATE) &&
	    (!IS_ENABLED(CONFIG_LOG_FRONTEND))) {
		struct log_backend const *backend;
		u32_t timestamp = timestamp_func();
    1784:	4b12      	ldr	r3, [pc, #72]	; (17d0 <log_generic+0x58>)
    1786:	681b      	ldr	r3, [r3, #0]
    1788:	4798      	blx	r3
    178a:	4605      	mov	r5, r0

		for (int i = 0; i < log_backend_count_get(); i++) {
    178c:	2400      	movs	r4, #0
    178e:	e000      	b.n	1792 <log_generic+0x1a>
    1790:	3401      	adds	r4, #1
    1792:	4b10      	ldr	r3, [pc, #64]	; (17d4 <log_generic+0x5c>)
    1794:	4a10      	ldr	r2, [pc, #64]	; (17d8 <log_generic+0x60>)
    1796:	1a9b      	subs	r3, r3, r2
    1798:	ebb4 1f23 	cmp.w	r4, r3, asr #4
    179c:	da14      	bge.n	17c8 <log_generic+0x50>
 *
 * @return    Pointer to the backend instance.
 */
static inline const struct log_backend *log_backend_get(u32_t idx)
{
	return &__log_backends_start[idx];
    179e:	480e      	ldr	r0, [pc, #56]	; (17d8 <log_generic+0x60>)
    17a0:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 */
static inline bool log_backend_is_active(
				const struct log_backend *const backend)
{
	__ASSERT_NO_MSG(backend != NULL);
	return backend->cb->active;
    17a4:	6843      	ldr	r3, [r0, #4]
    17a6:	795b      	ldrb	r3, [r3, #5]
			backend = log_backend_get(i);

			if (log_backend_is_active(backend)) {
    17a8:	2b00      	cmp	r3, #0
    17aa:	d0f1      	beq.n	1790 <log_generic+0x18>
	if (backend->api->put_sync_string) {
    17ac:	0123      	lsls	r3, r4, #4
    17ae:	4a0a      	ldr	r2, [pc, #40]	; (17d8 <log_generic+0x60>)
    17b0:	58d3      	ldr	r3, [r2, r3]
    17b2:	f8d3 9004 	ldr.w	r9, [r3, #4]
    17b6:	f1b9 0f00 	cmp.w	r9, #0
    17ba:	d0e9      	beq.n	1790 <log_generic+0x18>
		backend->api->put_sync_string(backend, src_level,
    17bc:	9600      	str	r6, [sp, #0]
    17be:	463b      	mov	r3, r7
    17c0:	462a      	mov	r2, r5
    17c2:	4641      	mov	r1, r8
    17c4:	47c8      	blx	r9
    17c6:	e7e3      	b.n	1790 <log_generic+0x18>
			args[i] = va_arg(ap, log_arg_t);
		}

		log_n(fmt, args, nargs, src_level);
	}
}
    17c8:	b003      	add	sp, #12
    17ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    17ce:	bf00      	nop
    17d0:	20005738 	.word	0x20005738
    17d4:	00007e84 	.word	0x00007e84
    17d8:	00007e74 	.word	0x00007e74

000017dc <log_core_init>:
	 */
	return k_cycle_get_32();
}

void log_core_init(void)
{
    17dc:	b508      	push	{r3, lr}
	/* Set default timestamp. */
	if (sys_clock_hw_cycles_per_sec() > 1000000) {
		timestamp_func = k_uptime_get_32;
		freq = 1000;
	} else {
		timestamp_func = k_cycle_get_32_wrapper;
    17de:	4b04      	ldr	r3, [pc, #16]	; (17f0 <log_core_init+0x14>)
    17e0:	4a04      	ldr	r2, [pc, #16]	; (17f4 <log_core_init+0x18>)
    17e2:	601a      	str	r2, [r3, #0]
		freq = sys_clock_hw_cycles_per_sec();
	}

	log_output_timestamp_freq_set(freq);
    17e4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    17e8:	f000 fa0a 	bl	1c00 <log_output_timestamp_freq_set>
			LOG_FILTER_SLOT_SET(filters,
					    LOG_FILTER_AGGR_SLOT_IDX,
					    level);
		}
	}
}
    17ec:	bd08      	pop	{r3, pc}
    17ee:	bf00      	nop
    17f0:	20005738 	.word	0x20005738
    17f4:	00005301 	.word	0x00005301

000017f8 <log_source_name_get>:
	return log_sources_count();
}

const char *log_source_name_get(u32_t domain_id, u32_t src_id)
{
	return src_id < log_sources_count() ? log_name_get(src_id) : NULL;
    17f8:	4b05      	ldr	r3, [pc, #20]	; (1810 <log_source_name_get+0x18>)
    17fa:	4a06      	ldr	r2, [pc, #24]	; (1814 <log_source_name_get+0x1c>)
    17fc:	1a9b      	subs	r3, r3, r2
    17fe:	ebb1 0fd3 	cmp.w	r1, r3, lsr #3
    1802:	d202      	bcs.n	180a <log_source_name_get+0x12>
 * @param source_id Source ID.
 * @return Name.
 */
static inline const char *log_name_get(u32_t source_id)
{
	return __log_const_start[source_id].name;
    1804:	f852 0031 	ldr.w	r0, [r2, r1, lsl #3]
    1808:	4770      	bx	lr
    180a:	2000      	movs	r0, #0
}
    180c:	4770      	bx	lr
    180e:	bf00      	nop
    1810:	00007e74 	.word	0x00007e74
    1814:	00007e44 	.word	0x00007e44

00001818 <log_backend_enable>:
}

void log_backend_enable(struct log_backend const *const backend,
			void *ctx,
			u32_t level)
{
    1818:	b508      	push	{r3, lr}
	/* As first slot in filtering mask is reserved, backend ID has offset.*/
	u32_t id = LOG_FILTER_FIRST_BACKEND_SLOT_IDX;

	id += backend - log_backend_get(0);
    181a:	4b0b      	ldr	r3, [pc, #44]	; (1848 <log_backend_enable+0x30>)
    181c:	1ac3      	subs	r3, r0, r3
    181e:	111b      	asrs	r3, r3, #4
    1820:	3301      	adds	r3, #1
	backend->cb->id = id;
    1822:	6842      	ldr	r2, [r0, #4]
    1824:	7113      	strb	r3, [r2, #4]
	backend->cb->ctx = ctx;
    1826:	6843      	ldr	r3, [r0, #4]
    1828:	6019      	str	r1, [r3, #0]
	backend->cb->active = true;
    182a:	6843      	ldr	r3, [r0, #4]
    182c:	2201      	movs	r2, #1
    182e:	715a      	strb	r2, [r3, #5]
	log_backend_activate(backend, ctx);

	/* Wakeup logger thread after attaching first backend. It might be
	 * blocked with log messages pending.
	 */
	if (!backend_attached) {
    1830:	4b06      	ldr	r3, [pc, #24]	; (184c <log_backend_enable+0x34>)
    1832:	781b      	ldrb	r3, [r3, #0]
    1834:	b11b      	cbz	r3, 183e <log_backend_enable+0x26>
		k_sem_give(&log_process_thread_sem);
	}

	backend_attached = true;
    1836:	4b05      	ldr	r3, [pc, #20]	; (184c <log_backend_enable+0x34>)
    1838:	2201      	movs	r2, #1
    183a:	701a      	strb	r2, [r3, #0]
}
    183c:	bd08      	pop	{r3, pc}
		arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    183e:	4804      	ldr	r0, [pc, #16]	; (1850 <log_backend_enable+0x38>)
    1840:	f002 fd08 	bl	4254 <z_impl_k_sem_give>
}
    1844:	e7f7      	b.n	1836 <log_backend_enable+0x1e>
    1846:	bf00      	nop
    1848:	00007e74 	.word	0x00007e74
    184c:	20002724 	.word	0x20002724
    1850:	20005810 	.word	0x20005810

00001854 <log_init>:
{
    1854:	b538      	push	{r3, r4, r5, lr}
 * @return Previous value of @a target.
 */
#ifdef CONFIG_ATOMIC_OPERATIONS_BUILTIN
static inline atomic_val_t atomic_add(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
    1856:	4b13      	ldr	r3, [pc, #76]	; (18a4 <log_init+0x50>)
    1858:	e8d3 2fef 	ldaex	r2, [r3]
    185c:	1c51      	adds	r1, r2, #1
    185e:	e8c3 1fe0 	stlex	r0, r1, [r3]
    1862:	2800      	cmp	r0, #0
    1864:	d1f8      	bne.n	1858 <log_init+0x4>
	if (atomic_inc(&initialized) != 0) {
    1866:	b9da      	cbnz	r2, 18a0 <log_init+0x4c>
	for (i = 0; i < log_backend_count_get(); i++) {
    1868:	2400      	movs	r4, #0
    186a:	e005      	b.n	1878 <log_init+0x24>
			log_backend_enable(backend, NULL, CONFIG_LOG_MAX_LEVEL);
    186c:	2204      	movs	r2, #4
    186e:	2100      	movs	r1, #0
    1870:	4628      	mov	r0, r5
    1872:	f7ff ffd1 	bl	1818 <log_backend_enable>
	for (i = 0; i < log_backend_count_get(); i++) {
    1876:	3401      	adds	r4, #1
    1878:	4b0b      	ldr	r3, [pc, #44]	; (18a8 <log_init+0x54>)
    187a:	4a0c      	ldr	r2, [pc, #48]	; (18ac <log_init+0x58>)
    187c:	1a9b      	subs	r3, r3, r2
    187e:	ebb4 1f23 	cmp.w	r4, r3, asr #4
    1882:	da0d      	bge.n	18a0 <log_init+0x4c>
	return &__log_backends_start[idx];
    1884:	4d09      	ldr	r5, [pc, #36]	; (18ac <log_init+0x58>)
    1886:	eb05 1504 	add.w	r5, r5, r4, lsl #4
		if (backend->autostart) {
    188a:	7b2b      	ldrb	r3, [r5, #12]
    188c:	2b00      	cmp	r3, #0
    188e:	d0f2      	beq.n	1876 <log_init+0x22>
			if (backend->api->init != NULL) {
    1890:	0123      	lsls	r3, r4, #4
    1892:	4a06      	ldr	r2, [pc, #24]	; (18ac <log_init+0x58>)
    1894:	58d3      	ldr	r3, [r2, r3]
    1896:	695b      	ldr	r3, [r3, #20]
    1898:	2b00      	cmp	r3, #0
    189a:	d0e7      	beq.n	186c <log_init+0x18>
				backend->api->init();
    189c:	4798      	blx	r3
    189e:	e7e5      	b.n	186c <log_init+0x18>
}
    18a0:	bd38      	pop	{r3, r4, r5, pc}
    18a2:	bf00      	nop
    18a4:	20002570 	.word	0x20002570
    18a8:	00007e84 	.word	0x00007e84
    18ac:	00007e74 	.word	0x00007e74

000018b0 <z_impl_log_panic>:
	if (panic_mode) {
    18b0:	4b10      	ldr	r3, [pc, #64]	; (18f4 <z_impl_log_panic+0x44>)
    18b2:	781b      	ldrb	r3, [r3, #0]
    18b4:	b103      	cbz	r3, 18b8 <z_impl_log_panic+0x8>
    18b6:	4770      	bx	lr
{
    18b8:	b510      	push	{r4, lr}
	log_init();
    18ba:	f7ff ffcb 	bl	1854 <log_init>
	for (int i = 0; i < log_backend_count_get(); i++) {
    18be:	2400      	movs	r4, #0
    18c0:	e000      	b.n	18c4 <z_impl_log_panic+0x14>
    18c2:	3401      	adds	r4, #1
    18c4:	4b0c      	ldr	r3, [pc, #48]	; (18f8 <z_impl_log_panic+0x48>)
    18c6:	4a0d      	ldr	r2, [pc, #52]	; (18fc <z_impl_log_panic+0x4c>)
    18c8:	1a9b      	subs	r3, r3, r2
    18ca:	ebb4 1f23 	cmp.w	r4, r3, asr #4
    18ce:	da0c      	bge.n	18ea <z_impl_log_panic+0x3a>
    18d0:	480a      	ldr	r0, [pc, #40]	; (18fc <z_impl_log_panic+0x4c>)
    18d2:	eb00 1004 	add.w	r0, r0, r4, lsl #4
	return backend->cb->active;
    18d6:	6843      	ldr	r3, [r0, #4]
    18d8:	795b      	ldrb	r3, [r3, #5]
		if (log_backend_is_active(backend)) {
    18da:	2b00      	cmp	r3, #0
    18dc:	d0f1      	beq.n	18c2 <z_impl_log_panic+0x12>
	backend->api->panic(backend);
    18de:	0123      	lsls	r3, r4, #4
    18e0:	4a06      	ldr	r2, [pc, #24]	; (18fc <z_impl_log_panic+0x4c>)
    18e2:	58d3      	ldr	r3, [r2, r3]
    18e4:	691b      	ldr	r3, [r3, #16]
    18e6:	4798      	blx	r3
}
    18e8:	e7eb      	b.n	18c2 <z_impl_log_panic+0x12>
	panic_mode = true;
    18ea:	4b02      	ldr	r3, [pc, #8]	; (18f4 <z_impl_log_panic+0x44>)
    18ec:	2201      	movs	r2, #1
    18ee:	701a      	strb	r2, [r3, #0]
}
    18f0:	bd10      	pop	{r4, pc}
    18f2:	bf00      	nop
    18f4:	20002725 	.word	0x20002725
    18f8:	00007e84 	.word	0x00007e84
    18fc:	00007e74 	.word	0x00007e74

00001900 <print_formatted>:
	return 0;
}

static int print_formatted(const struct log_output *log_output,
			   const char *fmt, ...)
{
    1900:	b40e      	push	{r1, r2, r3}
    1902:	b500      	push	{lr}
    1904:	b082      	sub	sp, #8
    1906:	4601      	mov	r1, r0
    1908:	ab03      	add	r3, sp, #12
    190a:	f853 2b04 	ldr.w	r2, [r3], #4
	va_list args;
	int length = 0;

	va_start(args, fmt);
    190e:	9301      	str	r3, [sp, #4]
#if !defined(CONFIG_NEWLIB_LIBC) && !defined(CONFIG_ARCH_POSIX) && \
    defined(CONFIG_LOG_ENABLE_FANCY_OUTPUT_FORMATTING)
	length = z_prf(out_func, (void *)log_output, (char *)fmt, args);
#else
	z_vprintk(out_func, (void *)log_output, fmt, args);
    1910:	4804      	ldr	r0, [pc, #16]	; (1924 <print_formatted+0x24>)
    1912:	f003 fb41 	bl	4f98 <z_vprintk>
#endif
	va_end(args);

	return length;
}
    1916:	2000      	movs	r0, #0
    1918:	b002      	add	sp, #8
    191a:	f85d eb04 	ldr.w	lr, [sp], #4
    191e:	b003      	add	sp, #12
    1920:	4770      	bx	lr
    1922:	bf00      	nop
    1924:	0000532f 	.word	0x0000532f

00001928 <timestamp_print>:
	log_output->control_block->offset = 0;
}

static int timestamp_print(const struct log_output *log_output,
			   u32_t flags, u32_t timestamp)
{
    1928:	b5f0      	push	{r4, r5, r6, r7, lr}
    192a:	b085      	sub	sp, #20
	bool format =
		(flags & LOG_OUTPUT_FLAG_FORMAT_TIMESTAMP) |
		(flags & LOG_OUTPUT_FLAG_FORMAT_SYSLOG);


	if (!format) {
    192c:	f011 0f44 	tst.w	r1, #68	; 0x44
    1930:	d005      	beq.n	193e <timestamp_print+0x16>
		length = print_formatted(log_output, "[%08lu] ", timestamp);
	} else if (freq != 0U) {
    1932:	4b1a      	ldr	r3, [pc, #104]	; (199c <timestamp_print+0x74>)
    1934:	681c      	ldr	r4, [r3, #0]
    1936:	b934      	cbnz	r4, 1946 <timestamp_print+0x1e>
			length = print_formatted(log_output,
						 "[%02d:%02d:%02d.%03d,%03d] ",
						 hours, mins, seconds, ms, us);
		}
	} else {
		length = 0;
    1938:	2000      	movs	r0, #0
	}

	return length;
}
    193a:	b005      	add	sp, #20
    193c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		length = print_formatted(log_output, "[%08lu] ", timestamp);
    193e:	4918      	ldr	r1, [pc, #96]	; (19a0 <timestamp_print+0x78>)
    1940:	f7ff ffde 	bl	1900 <print_formatted>
    1944:	e7f9      	b.n	193a <timestamp_print+0x12>
		timestamp /= timestamp_div;
    1946:	4b17      	ldr	r3, [pc, #92]	; (19a4 <timestamp_print+0x7c>)
    1948:	6819      	ldr	r1, [r3, #0]
    194a:	fbb2 f1f1 	udiv	r1, r2, r1
		seconds = timestamp / freq;
    194e:	fbb1 f5f4 	udiv	r5, r1, r4
		hours = seconds / 3600U;
    1952:	4a15      	ldr	r2, [pc, #84]	; (19a8 <timestamp_print+0x80>)
    1954:	fba2 3205 	umull	r3, r2, r2, r5
    1958:	0ad2      	lsrs	r2, r2, #11
		seconds -= hours * 3600U;
    195a:	f44f 6661 	mov.w	r6, #3600	; 0xe10
    195e:	fb06 5612 	mls	r6, r6, r2, r5
		mins = seconds / 60U;
    1962:	4b12      	ldr	r3, [pc, #72]	; (19ac <timestamp_print+0x84>)
    1964:	fba3 7306 	umull	r7, r3, r3, r6
    1968:	095b      	lsrs	r3, r3, #5
		remainder = timestamp % freq;
    196a:	fb04 1115 	mls	r1, r4, r5, r1
		ms = (remainder * 1000U) / freq;
    196e:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
    1972:	fb05 f101 	mul.w	r1, r5, r1
    1976:	fbb1 f7f4 	udiv	r7, r1, r4
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    197a:	fb07 1114 	mls	r1, r7, r4, r1
    197e:	fb05 f101 	mul.w	r1, r5, r1
    1982:	fbb1 f4f4 	udiv	r4, r1, r4
			length = print_formatted(log_output,
    1986:	9402      	str	r4, [sp, #8]
    1988:	9701      	str	r7, [sp, #4]
    198a:	ebc3 1103 	rsb	r1, r3, r3, lsl #4
    198e:	eba6 0181 	sub.w	r1, r6, r1, lsl #2
    1992:	9100      	str	r1, [sp, #0]
    1994:	4906      	ldr	r1, [pc, #24]	; (19b0 <timestamp_print+0x88>)
    1996:	f7ff ffb3 	bl	1900 <print_formatted>
    199a:	e7ce      	b.n	193a <timestamp_print+0x12>
    199c:	20002574 	.word	0x20002574
    19a0:	000083c8 	.word	0x000083c8
    19a4:	20002578 	.word	0x20002578
    19a8:	91a2b3c5 	.word	0x91a2b3c5
    19ac:	88888889 	.word	0x88888889
    19b0:	000083d4 	.word	0x000083d4

000019b4 <color_print>:

static void color_print(const struct log_output *log_output,
			bool color, bool start, u32_t level)
{
	if (color) {
    19b4:	b161      	cbz	r1, 19d0 <color_print+0x1c>
{
    19b6:	b508      	push	{r3, lr}
		const char *color = start && (colors[level] != NULL) ?
				colors[level] : LOG_COLOR_CODE_DEFAULT;
    19b8:	b12a      	cbz	r2, 19c6 <color_print+0x12>
		const char *color = start && (colors[level] != NULL) ?
    19ba:	4a06      	ldr	r2, [pc, #24]	; (19d4 <color_print+0x20>)
    19bc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    19c0:	b912      	cbnz	r2, 19c8 <color_print+0x14>
				colors[level] : LOG_COLOR_CODE_DEFAULT;
    19c2:	4a05      	ldr	r2, [pc, #20]	; (19d8 <color_print+0x24>)
    19c4:	e000      	b.n	19c8 <color_print+0x14>
    19c6:	4a04      	ldr	r2, [pc, #16]	; (19d8 <color_print+0x24>)
		print_formatted(log_output, "%s", color);
    19c8:	4904      	ldr	r1, [pc, #16]	; (19dc <color_print+0x28>)
    19ca:	f7ff ff99 	bl	1900 <print_formatted>
	}
}
    19ce:	bd08      	pop	{r3, pc}
    19d0:	4770      	bx	lr
    19d2:	bf00      	nop
    19d4:	0000844c 	.word	0x0000844c
    19d8:	000083f0 	.word	0x000083f0
    19dc:	000083f8 	.word	0x000083f8

000019e0 <newline_print>:
	if (IS_ENABLED(CONFIG_LOG_BACKEND_NET) &&
	    flags & LOG_OUTPUT_FLAG_FORMAT_SYSLOG) {
		return;
	}

	if ((flags & LOG_OUTPUT_FLAG_CRLF_NONE) != 0U) {
    19e0:	f011 0f10 	tst.w	r1, #16
    19e4:	d10b      	bne.n	19fe <newline_print+0x1e>
{
    19e6:	b508      	push	{r3, lr}
		return;
	}

	if ((flags & LOG_OUTPUT_FLAG_CRLF_LFONLY) != 0U) {
    19e8:	f011 0f20 	tst.w	r1, #32
    19ec:	d003      	beq.n	19f6 <newline_print+0x16>
		print_formatted(ctx, "\n");
    19ee:	4904      	ldr	r1, [pc, #16]	; (1a00 <newline_print+0x20>)
    19f0:	f7ff ff86 	bl	1900 <print_formatted>
	} else {
		print_formatted(ctx, "\r\n");
	}
}
    19f4:	bd08      	pop	{r3, pc}
		print_formatted(ctx, "\r\n");
    19f6:	4903      	ldr	r1, [pc, #12]	; (1a04 <newline_print+0x24>)
    19f8:	f7ff ff82 	bl	1900 <print_formatted>
    19fc:	e7fa      	b.n	19f4 <newline_print+0x14>
    19fe:	4770      	bx	lr
    1a00:	000085cc 	.word	0x000085cc
    1a04:	000083fc 	.word	0x000083fc

00001a08 <hexdump_line_print>:
}

static void hexdump_line_print(const struct log_output *log_output,
			       const u8_t *data, u32_t length,
			       int prefix_offset, u32_t flags)
{
    1a08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1a0c:	4605      	mov	r5, r0
    1a0e:	460f      	mov	r7, r1
    1a10:	4616      	mov	r6, r2
    1a12:	4698      	mov	r8, r3
	newline_print(log_output, flags);
    1a14:	9906      	ldr	r1, [sp, #24]
    1a16:	f7ff ffe3 	bl	19e0 <newline_print>

	for (int i = 0; i < prefix_offset; i++) {
    1a1a:	2400      	movs	r4, #0
    1a1c:	4544      	cmp	r4, r8
    1a1e:	da05      	bge.n	1a2c <hexdump_line_print+0x24>
		print_formatted(log_output, " ");
    1a20:	4923      	ldr	r1, [pc, #140]	; (1ab0 <hexdump_line_print+0xa8>)
    1a22:	4628      	mov	r0, r5
    1a24:	f7ff ff6c 	bl	1900 <print_formatted>
	for (int i = 0; i < prefix_offset; i++) {
    1a28:	3401      	adds	r4, #1
    1a2a:	e7f7      	b.n	1a1c <hexdump_line_print+0x14>
	}

	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    1a2c:	2400      	movs	r4, #0
    1a2e:	e009      	b.n	1a44 <hexdump_line_print+0x3c>
		if (i > 0 && !(i % 8)) {
			print_formatted(log_output, " ");
    1a30:	491f      	ldr	r1, [pc, #124]	; (1ab0 <hexdump_line_print+0xa8>)
    1a32:	4628      	mov	r0, r5
    1a34:	f7ff ff64 	bl	1900 <print_formatted>
    1a38:	e00b      	b.n	1a52 <hexdump_line_print+0x4a>
		}

		if (i < length) {
			print_formatted(log_output, "%02x ", data[i]);
		} else {
			print_formatted(log_output, "   ");
    1a3a:	491e      	ldr	r1, [pc, #120]	; (1ab4 <hexdump_line_print+0xac>)
    1a3c:	4628      	mov	r0, r5
    1a3e:	f7ff ff5f 	bl	1900 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    1a42:	3401      	adds	r4, #1
    1a44:	2c0f      	cmp	r4, #15
    1a46:	dc0c      	bgt.n	1a62 <hexdump_line_print+0x5a>
		if (i > 0 && !(i % 8)) {
    1a48:	2c00      	cmp	r4, #0
    1a4a:	dd02      	ble.n	1a52 <hexdump_line_print+0x4a>
    1a4c:	f014 0f07 	tst.w	r4, #7
    1a50:	d0ee      	beq.n	1a30 <hexdump_line_print+0x28>
		if (i < length) {
    1a52:	42b4      	cmp	r4, r6
    1a54:	d2f1      	bcs.n	1a3a <hexdump_line_print+0x32>
			print_formatted(log_output, "%02x ", data[i]);
    1a56:	5d3a      	ldrb	r2, [r7, r4]
    1a58:	4917      	ldr	r1, [pc, #92]	; (1ab8 <hexdump_line_print+0xb0>)
    1a5a:	4628      	mov	r0, r5
    1a5c:	f7ff ff50 	bl	1900 <print_formatted>
    1a60:	e7ef      	b.n	1a42 <hexdump_line_print+0x3a>
		}
	}

	print_formatted(log_output, "|");
    1a62:	4916      	ldr	r1, [pc, #88]	; (1abc <hexdump_line_print+0xb4>)
    1a64:	4628      	mov	r0, r5
    1a66:	f7ff ff4b 	bl	1900 <print_formatted>

	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    1a6a:	2400      	movs	r4, #0
    1a6c:	e009      	b.n	1a82 <hexdump_line_print+0x7a>
		if (i > 0 && !(i % 8)) {
			print_formatted(log_output, " ");
    1a6e:	4910      	ldr	r1, [pc, #64]	; (1ab0 <hexdump_line_print+0xa8>)
    1a70:	4628      	mov	r0, r5
    1a72:	f7ff ff45 	bl	1900 <print_formatted>
    1a76:	e00b      	b.n	1a90 <hexdump_line_print+0x88>
		}

		if (i < length) {
			char c = (char)data[i];

			print_formatted(log_output, "%c",
    1a78:	4911      	ldr	r1, [pc, #68]	; (1ac0 <hexdump_line_print+0xb8>)
    1a7a:	4628      	mov	r0, r5
    1a7c:	f7ff ff40 	bl	1900 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    1a80:	3401      	adds	r4, #1
    1a82:	2c0f      	cmp	r4, #15
    1a84:	dc12      	bgt.n	1aac <hexdump_line_print+0xa4>
		if (i > 0 && !(i % 8)) {
    1a86:	2c00      	cmp	r4, #0
    1a88:	dd02      	ble.n	1a90 <hexdump_line_print+0x88>
    1a8a:	f014 0f07 	tst.w	r4, #7
    1a8e:	d0ee      	beq.n	1a6e <hexdump_line_print+0x66>
		if (i < length) {
    1a90:	42b4      	cmp	r4, r6
    1a92:	d206      	bcs.n	1aa2 <hexdump_line_print+0x9a>
			char c = (char)data[i];
    1a94:	5d3a      	ldrb	r2, [r7, r4]
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isprint(int c)
{
	return (int)((((unsigned)c) >= ' ') &&
    1a96:	f1a2 0320 	sub.w	r3, r2, #32
			print_formatted(log_output, "%c",
    1a9a:	2b5e      	cmp	r3, #94	; 0x5e
    1a9c:	d9ec      	bls.n	1a78 <hexdump_line_print+0x70>
    1a9e:	222e      	movs	r2, #46	; 0x2e
    1aa0:	e7ea      	b.n	1a78 <hexdump_line_print+0x70>
			      isprint((int)c) ? c : '.');
		} else {
			print_formatted(log_output, " ");
    1aa2:	4903      	ldr	r1, [pc, #12]	; (1ab0 <hexdump_line_print+0xa8>)
    1aa4:	4628      	mov	r0, r5
    1aa6:	f7ff ff2b 	bl	1900 <print_formatted>
    1aaa:	e7e9      	b.n	1a80 <hexdump_line_print+0x78>
		}
	}
}
    1aac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1ab0:	00008424 	.word	0x00008424
    1ab4:	00008408 	.word	0x00008408
    1ab8:	00008400 	.word	0x00008400
    1abc:	0000840c 	.word	0x0000840c
    1ac0:	00008410 	.word	0x00008410

00001ac4 <ids_print>:
{
    1ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1ac6:	4604      	mov	r4, r0
    1ac8:	4616      	mov	r6, r2
    1aca:	461d      	mov	r5, r3
	if (level_on) {
    1acc:	b949      	cbnz	r1, 1ae2 <ids_print+0x1e>
	int total = 0;
    1ace:	2700      	movs	r7, #0
	total += print_formatted(log_output,
    1ad0:	b186      	cbz	r6, 1af4 <ids_print+0x30>
				((1 << level) & LOG_FUNCTION_PREFIX_MASK)) ?
    1ad2:	2301      	movs	r3, #1
    1ad4:	9a07      	ldr	r2, [sp, #28]
    1ad6:	4093      	lsls	r3, r2
				(func_on &&
    1ad8:	f013 0f10 	tst.w	r3, #16
    1adc:	d116      	bne.n	1b0c <ids_print+0x48>
	total += print_formatted(log_output,
    1ade:	4e0c      	ldr	r6, [pc, #48]	; (1b10 <ids_print+0x4c>)
    1ae0:	e009      	b.n	1af6 <ids_print+0x32>
		total += print_formatted(log_output, "<%s> ", severity[level]);
    1ae2:	4b0c      	ldr	r3, [pc, #48]	; (1b14 <ids_print+0x50>)
    1ae4:	9a07      	ldr	r2, [sp, #28]
    1ae6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    1aea:	490b      	ldr	r1, [pc, #44]	; (1b18 <ids_print+0x54>)
    1aec:	f7ff ff08 	bl	1900 <print_formatted>
    1af0:	4607      	mov	r7, r0
    1af2:	e7ed      	b.n	1ad0 <ids_print+0xc>
	total += print_formatted(log_output,
    1af4:	4e06      	ldr	r6, [pc, #24]	; (1b10 <ids_print+0x4c>)
    1af6:	9906      	ldr	r1, [sp, #24]
    1af8:	4628      	mov	r0, r5
    1afa:	f7ff fe7d 	bl	17f8 <log_source_name_get>
    1afe:	4602      	mov	r2, r0
    1b00:	4631      	mov	r1, r6
    1b02:	4620      	mov	r0, r4
    1b04:	f7ff fefc 	bl	1900 <print_formatted>
}
    1b08:	4438      	add	r0, r7
    1b0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	total += print_formatted(log_output,
    1b0c:	4e03      	ldr	r6, [pc, #12]	; (1b1c <ids_print+0x58>)
    1b0e:	e7f2      	b.n	1af6 <ids_print+0x32>
    1b10:	00008414 	.word	0x00008414
    1b14:	00008460 	.word	0x00008460
    1b18:	00008420 	.word	0x00008420
    1b1c:	0000841c 	.word	0x0000841c

00001b20 <log_output_string>:
}

void log_output_string(const struct log_output *log_output,
		       struct log_msg_ids src_level, u32_t timestamp,
		       const char *fmt, va_list ap, u32_t flags)
{
    1b20:	b570      	push	{r4, r5, r6, lr}
    1b22:	b084      	sub	sp, #16
    1b24:	4605      	mov	r5, r0
    1b26:	461e      	mov	r6, r3
	int length;
	u8_t level = (u8_t)src_level.level;
	u8_t domain_id = (u8_t)src_level.domain_id;
    1b28:	f3c1 03c2 	ubfx	r3, r1, #3, #3
	u16_t source_id = (u16_t)src_level.source_id;
    1b2c:	f3c1 1089 	ubfx	r0, r1, #6, #10
		log_output_string_syst_process(log_output,
				src_level, fmt, ap, flags);
		return;
	}

	if (!raw_string) {
    1b30:	f011 0407 	ands.w	r4, r1, #7
    1b34:	d10f      	bne.n	1b56 <log_output_string+0x36>

#if !defined(CONFIG_NEWLIB_LIBC) && !defined(CONFIG_ARCH_POSIX) && \
    defined(CONFIG_LOG_ENABLE_FANCY_OUTPUT_FORMATTING)
	length = z_prf(out_func, (void *)log_output, (char *)fmt, ap);
#else
	z_vprintk(out_func, (void *)log_output, fmt, ap);
    1b36:	9b08      	ldr	r3, [sp, #32]
    1b38:	4632      	mov	r2, r6
    1b3a:	4629      	mov	r1, r5
    1b3c:	4810      	ldr	r0, [pc, #64]	; (1b80 <log_output_string+0x60>)
    1b3e:	f003 fa2b 	bl	4f98 <z_vprintk>
#endif

	(void)length;

	if (raw_string) {
    1b42:	b994      	cbnz	r4, 1b6a <log_output_string+0x4a>
		/* add \r if string ends with newline. */
		if (ends_with_newline(fmt)) {
    1b44:	4630      	mov	r0, r6
    1b46:	f003 fc0c 	bl	5362 <ends_with_newline>
    1b4a:	b198      	cbz	r0, 1b74 <log_output_string+0x54>
			print_formatted(log_output, "\r");
    1b4c:	490d      	ldr	r1, [pc, #52]	; (1b84 <log_output_string+0x64>)
    1b4e:	4628      	mov	r0, r5
    1b50:	f7ff fed6 	bl	1900 <print_formatted>
    1b54:	e00e      	b.n	1b74 <log_output_string+0x54>
		prefix_print(log_output, flags, true, timestamp,
    1b56:	9002      	str	r0, [sp, #8]
    1b58:	9301      	str	r3, [sp, #4]
    1b5a:	9400      	str	r4, [sp, #0]
    1b5c:	4613      	mov	r3, r2
    1b5e:	2201      	movs	r2, #1
    1b60:	9909      	ldr	r1, [sp, #36]	; 0x24
    1b62:	4628      	mov	r0, r5
    1b64:	f003 fc20 	bl	53a8 <prefix_print>
    1b68:	e7e5      	b.n	1b36 <log_output_string+0x16>
		}
	} else {
		postfix_print(log_output, flags, level);
    1b6a:	4622      	mov	r2, r4
    1b6c:	9909      	ldr	r1, [sp, #36]	; 0x24
    1b6e:	4628      	mov	r0, r5
    1b70:	f003 fc0e 	bl	5390 <postfix_print>
	}

	log_output_flush(log_output);
    1b74:	4628      	mov	r0, r5
    1b76:	f003 fc3e 	bl	53f6 <log_output_flush>
}
    1b7a:	b004      	add	sp, #16
    1b7c:	bd70      	pop	{r4, r5, r6, pc}
    1b7e:	bf00      	nop
    1b80:	0000532f 	.word	0x0000532f
    1b84:	00008428 	.word	0x00008428

00001b88 <log_output_hexdump>:

void log_output_hexdump(const struct log_output *log_output,
			     struct log_msg_ids src_level, u32_t timestamp,
			     const char *metadata, const u8_t *data,
			     u32_t length, u32_t flags)
{
    1b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1b8c:	b084      	sub	sp, #16
    1b8e:	4607      	mov	r7, r0
    1b90:	461d      	mov	r5, r3
    1b92:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    1b94:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    1b96:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
	u32_t prefix_offset;
	u8_t level = (u8_t)src_level.level;
    1b9a:	f001 0a07 	and.w	sl, r1, #7
	u8_t domain_id = (u8_t)src_level.domain_id;
    1b9e:	f3c1 03c2 	ubfx	r3, r1, #3, #3
	u16_t source_id = (u16_t)src_level.source_id;
    1ba2:	f3c1 1189 	ubfx	r1, r1, #6, #10
		log_output_hexdump_syst_process(log_output,
				src_level, data, length, flags);
		return;
	}

	prefix_offset = prefix_print(log_output, flags, true, timestamp,
    1ba6:	9102      	str	r1, [sp, #8]
    1ba8:	9301      	str	r3, [sp, #4]
    1baa:	f8cd a000 	str.w	sl, [sp]
    1bae:	4613      	mov	r3, r2
    1bb0:	2201      	movs	r2, #1
    1bb2:	4641      	mov	r1, r8
    1bb4:	f003 fbf8 	bl	53a8 <prefix_print>
    1bb8:	4681      	mov	r9, r0
				     level, domain_id, source_id);

	/* Print metadata */
	print_formatted(log_output, "%s", metadata);
    1bba:	462a      	mov	r2, r5
    1bbc:	490f      	ldr	r1, [pc, #60]	; (1bfc <log_output_hexdump+0x74>)
    1bbe:	4638      	mov	r0, r7
    1bc0:	f7ff fe9e 	bl	1900 <print_formatted>

	while (length) {
    1bc4:	b174      	cbz	r4, 1be4 <log_output_hexdump+0x5c>
		u32_t part_len = length > HEXDUMP_BYTES_IN_LINE ?
    1bc6:	4625      	mov	r5, r4
    1bc8:	2c10      	cmp	r4, #16
    1bca:	bf28      	it	cs
    1bcc:	2510      	movcs	r5, #16
				HEXDUMP_BYTES_IN_LINE : length;

		hexdump_line_print(log_output, data, part_len,
    1bce:	f8cd 8000 	str.w	r8, [sp]
    1bd2:	464b      	mov	r3, r9
    1bd4:	462a      	mov	r2, r5
    1bd6:	4631      	mov	r1, r6
    1bd8:	4638      	mov	r0, r7
    1bda:	f7ff ff15 	bl	1a08 <hexdump_line_print>
				   prefix_offset, flags);

		data += part_len;
    1bde:	442e      	add	r6, r5
		length -= part_len;
    1be0:	1b64      	subs	r4, r4, r5
    1be2:	e7ef      	b.n	1bc4 <log_output_hexdump+0x3c>
	};

	postfix_print(log_output, flags, level);
    1be4:	4652      	mov	r2, sl
    1be6:	4641      	mov	r1, r8
    1be8:	4638      	mov	r0, r7
    1bea:	f003 fbd1 	bl	5390 <postfix_print>
	log_output_flush(log_output);
    1bee:	4638      	mov	r0, r7
    1bf0:	f003 fc01 	bl	53f6 <log_output_flush>
}
    1bf4:	b004      	add	sp, #16
    1bf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1bfa:	bf00      	nop
    1bfc:	000083f8 	.word	0x000083f8

00001c00 <log_output_timestamp_freq_set>:
	buffer_write(outf, (u8_t *)postfix, sizeof(postfix) - 1, dev);
}

void log_output_timestamp_freq_set(u32_t frequency)
{
	timestamp_div = 1U;
    1c00:	4b07      	ldr	r3, [pc, #28]	; (1c20 <log_output_timestamp_freq_set+0x20>)
    1c02:	2201      	movs	r2, #1
    1c04:	601a      	str	r2, [r3, #0]
	/* There is no point to have frequency higher than 1MHz (ns are not
	 * printed) and too high frequency leads to overflows in calculations.
	 */
	while (frequency > 1000000) {
    1c06:	4b07      	ldr	r3, [pc, #28]	; (1c24 <log_output_timestamp_freq_set+0x24>)
    1c08:	4298      	cmp	r0, r3
    1c0a:	d905      	bls.n	1c18 <log_output_timestamp_freq_set+0x18>
		frequency /= 2U;
    1c0c:	0840      	lsrs	r0, r0, #1
		timestamp_div *= 2U;
    1c0e:	4a04      	ldr	r2, [pc, #16]	; (1c20 <log_output_timestamp_freq_set+0x20>)
    1c10:	6813      	ldr	r3, [r2, #0]
    1c12:	005b      	lsls	r3, r3, #1
    1c14:	6013      	str	r3, [r2, #0]
    1c16:	e7f6      	b.n	1c06 <log_output_timestamp_freq_set+0x6>
	}

	freq = frequency;
    1c18:	4b03      	ldr	r3, [pc, #12]	; (1c28 <log_output_timestamp_freq_set+0x28>)
    1c1a:	6018      	str	r0, [r3, #0]
}
    1c1c:	4770      	bx	lr
    1c1e:	bf00      	nop
    1c20:	20002578 	.word	0x20002578
    1c24:	000f4240 	.word	0x000f4240
    1c28:	20002574 	.word	0x20002574

00001c2c <log_backend_uart_init>:

	log_backend_std_put(&log_output, flag, msg);
}

static void log_backend_uart_init(void)
{
    1c2c:	b508      	push	{r3, lr}
    1c2e:	4803      	ldr	r0, [pc, #12]	; (1c3c <log_backend_uart_init+0x10>)
    1c30:	f002 f982 	bl	3f38 <z_impl_device_get_binding>
 * @param ctx		User context.
 */
static inline void log_output_ctx_set(const struct log_output *log_output,
				      void *ctx)
{
	log_output->control_block->ctx = ctx;
    1c34:	4b02      	ldr	r3, [pc, #8]	; (1c40 <log_backend_uart_init+0x14>)
    1c36:	6058      	str	r0, [r3, #4]

	dev = device_get_binding(CONFIG_UART_CONSOLE_ON_DEV_NAME);
	assert(dev);

	log_output_ctx_set(&log_output, dev);
}
    1c38:	bd08      	pop	{r3, pc}
    1c3a:	bf00      	nop
    1c3c:	00008474 	.word	0x00008474
    1c40:	20002584 	.word	0x20002584

00001c44 <panic>:

static void panic(struct log_backend const *const backend)
{
    1c44:	b508      	push	{r3, lr}
 * @param log_output	Log output instance.
 */
static inline void
log_backend_std_panic(const struct log_output *const log_output)
{
	log_output_flush(log_output);
    1c46:	4802      	ldr	r0, [pc, #8]	; (1c50 <panic+0xc>)
    1c48:	f003 fbd5 	bl	53f6 <log_output_flush>
	log_backend_std_panic(&log_output);
}
    1c4c:	bd08      	pop	{r3, pc}
    1c4e:	bf00      	nop
    1c50:	000084a8 	.word	0x000084a8

00001c54 <sync_hexdump>:
}

static void sync_hexdump(const struct log_backend *const backend,
			 struct log_msg_ids src_level, u32_t timestamp,
			 const char *metadata, const u8_t *data, u32_t length)
{
    1c54:	b500      	push	{lr}
    1c56:	b085      	sub	sp, #20
		 * by another one, lock context for whole log processing.
		 */
		key = irq_lock();
	}

	log_output_hexdump(log_output, src_level, timestamp,
    1c58:	200f      	movs	r0, #15
    1c5a:	9002      	str	r0, [sp, #8]
    1c5c:	9807      	ldr	r0, [sp, #28]
    1c5e:	9001      	str	r0, [sp, #4]
    1c60:	9806      	ldr	r0, [sp, #24]
    1c62:	9000      	str	r0, [sp, #0]
    1c64:	4802      	ldr	r0, [pc, #8]	; (1c70 <sync_hexdump+0x1c>)
    1c66:	f7ff ff8f 	bl	1b88 <log_output_hexdump>
	u32_t flag = IS_ENABLED(CONFIG_LOG_BACKEND_UART_SYST_ENABLE) ?
		LOG_OUTPUT_FLAG_FORMAT_SYST : 0;

	log_backend_std_sync_hexdump(&log_output, flag, src_level,
				     timestamp, metadata, data, length);
}
    1c6a:	b005      	add	sp, #20
    1c6c:	f85d fb04 	ldr.w	pc, [sp], #4
    1c70:	000084a8 	.word	0x000084a8

00001c74 <sync_string>:
{
    1c74:	b500      	push	{lr}
    1c76:	b083      	sub	sp, #12
	log_output_string(log_output, src_level, timestamp, fmt, ap, flags);
    1c78:	200f      	movs	r0, #15
    1c7a:	9001      	str	r0, [sp, #4]
    1c7c:	9804      	ldr	r0, [sp, #16]
    1c7e:	9000      	str	r0, [sp, #0]
    1c80:	4802      	ldr	r0, [pc, #8]	; (1c8c <sync_string+0x18>)
    1c82:	f7ff ff4d 	bl	1b20 <log_output_string>
}
    1c86:	b003      	add	sp, #12
    1c88:	f85d fb04 	ldr.w	pc, [sp], #4
    1c8c:	000084a8 	.word	0x000084a8

00001c90 <get_flash_area_from_id>:

extern const struct flash_area *flash_map;
extern const int flash_map_entries;

static struct flash_area const *get_flash_area_from_id(int idx)
{
    1c90:	b410      	push	{r4}
    1c92:	4604      	mov	r4, r0
	for (int i = 0; i < flash_map_entries; i++) {
    1c94:	2300      	movs	r3, #0
    1c96:	4a08      	ldr	r2, [pc, #32]	; (1cb8 <get_flash_area_from_id+0x28>)
    1c98:	6812      	ldr	r2, [r2, #0]
    1c9a:	429a      	cmp	r2, r3
    1c9c:	dd09      	ble.n	1cb2 <get_flash_area_from_id+0x22>
		if (flash_map[i].fa_id == idx) {
    1c9e:	011a      	lsls	r2, r3, #4
    1ca0:	4906      	ldr	r1, [pc, #24]	; (1cbc <get_flash_area_from_id+0x2c>)
    1ca2:	6809      	ldr	r1, [r1, #0]
    1ca4:	eb01 1003 	add.w	r0, r1, r3, lsl #4
    1ca8:	5c8a      	ldrb	r2, [r1, r2]
    1caa:	42a2      	cmp	r2, r4
    1cac:	d002      	beq.n	1cb4 <get_flash_area_from_id+0x24>
	for (int i = 0; i < flash_map_entries; i++) {
    1cae:	3301      	adds	r3, #1
    1cb0:	e7f1      	b.n	1c96 <get_flash_area_from_id+0x6>
			return &flash_map[i];
		}
	}

	return NULL;
    1cb2:	2000      	movs	r0, #0
}
    1cb4:	bc10      	pop	{r4}
    1cb6:	4770      	bx	lr
    1cb8:	00008538 	.word	0x00008538
    1cbc:	2000573c 	.word	0x2000573c

00001cc0 <flash_area_open>:

int flash_area_open(u8_t id, const struct flash_area **fap)
{
	const struct flash_area *area;

	if (flash_map == NULL) {
    1cc0:	4b08      	ldr	r3, [pc, #32]	; (1ce4 <flash_area_open+0x24>)
    1cc2:	681b      	ldr	r3, [r3, #0]
    1cc4:	b13b      	cbz	r3, 1cd6 <flash_area_open+0x16>
{
    1cc6:	b510      	push	{r4, lr}
    1cc8:	460c      	mov	r4, r1
		return -EACCES;
	}

	area = get_flash_area_from_id(id);
    1cca:	f7ff ffe1 	bl	1c90 <get_flash_area_from_id>
	if (area == NULL) {
    1cce:	b128      	cbz	r0, 1cdc <flash_area_open+0x1c>
		return -ENOENT;
	}

	*fap = area;
    1cd0:	6020      	str	r0, [r4, #0]
	return 0;
    1cd2:	2000      	movs	r0, #0
}
    1cd4:	bd10      	pop	{r4, pc}
		return -EACCES;
    1cd6:	f06f 000c 	mvn.w	r0, #12
}
    1cda:	4770      	bx	lr
		return -ENOENT;
    1cdc:	f06f 0001 	mvn.w	r0, #1
    1ce0:	e7f8      	b.n	1cd4 <flash_area_open+0x14>
    1ce2:	bf00      	nop
    1ce4:	2000573c 	.word	0x2000573c

00001ce8 <flash_area_get_sectors>:

	return true;
}

int flash_area_get_sectors(int idx, u32_t *cnt, struct flash_sector *ret)
{
    1ce8:	b500      	push	{lr}
    1cea:	b08b      	sub	sp, #44	; 0x2c
	struct layout_data data;

	return flash_area_layout(idx, cnt, ret, get_sectors_cb, &data);
    1cec:	ab03      	add	r3, sp, #12
    1cee:	9300      	str	r3, [sp, #0]
    1cf0:	4b02      	ldr	r3, [pc, #8]	; (1cfc <flash_area_get_sectors+0x14>)
    1cf2:	f003 fbd9 	bl	54a8 <flash_area_layout>
}
    1cf6:	b00b      	add	sp, #44	; 0x2c
    1cf8:	f85d fb04 	ldr.w	pc, [sp], #4
    1cfc:	0000546d 	.word	0x0000546d

00001d00 <console_out>:
 *
 * @return The character passed as input.
 */

static int console_out(int c)
{
    1d00:	b510      	push	{r4, lr}
    1d02:	4604      	mov	r4, r0
		return c;
	}

#endif  /* CONFIG_UART_CONSOLE_DEBUG_SERVER_HOOKS */

	if ('\n' == c) {
    1d04:	280a      	cmp	r0, #10
    1d06:	d007      	beq.n	1d18 <console_out+0x18>
		uart_poll_out(uart_console_dev, '\r');
	}
	uart_poll_out(uart_console_dev, c);
    1d08:	4b07      	ldr	r3, [pc, #28]	; (1d28 <console_out+0x28>)
    1d0a:	6818      	ldr	r0, [r3, #0]
    1d0c:	b2e1      	uxtb	r1, r4
				      unsigned char out_char);

static inline void z_impl_uart_poll_out(struct device *dev,
						unsigned char out_char)
{
	const struct uart_driver_api *api =
    1d0e:	6843      	ldr	r3, [r0, #4]
		(const struct uart_driver_api *)dev->driver_api;

	api->poll_out(dev, out_char);
    1d10:	685b      	ldr	r3, [r3, #4]
    1d12:	4798      	blx	r3

	return c;
}
    1d14:	4620      	mov	r0, r4
    1d16:	bd10      	pop	{r4, pc}
		uart_poll_out(uart_console_dev, '\r');
    1d18:	4b03      	ldr	r3, [pc, #12]	; (1d28 <console_out+0x28>)
    1d1a:	6818      	ldr	r0, [r3, #0]
	const struct uart_driver_api *api =
    1d1c:	6843      	ldr	r3, [r0, #4]
	api->poll_out(dev, out_char);
    1d1e:	685b      	ldr	r3, [r3, #4]
    1d20:	210d      	movs	r1, #13
    1d22:	4798      	blx	r3
		return;
	}
#endif
	compiler_barrier();
	z_impl_uart_poll_out(dev, out_char);
}
    1d24:	e7f0      	b.n	1d08 <console_out+0x8>
    1d26:	bf00      	nop
    1d28:	20002590 	.word	0x20002590

00001d2c <uart_console_hook_install>:
 *
 * @return N/A
 */

void uart_console_hook_install(void)
{
    1d2c:	b510      	push	{r4, lr}
	__stdout_hook_install(console_out);
    1d2e:	4c04      	ldr	r4, [pc, #16]	; (1d40 <uart_console_hook_install+0x14>)
    1d30:	4620      	mov	r0, r4
    1d32:	f000 fcb1 	bl	2698 <__stdout_hook_install>
	__printk_hook_install(console_out);
    1d36:	4620      	mov	r0, r4
    1d38:	f7ff fcf4 	bl	1724 <__printk_hook_install>
}
    1d3c:	bd10      	pop	{r4, pc}
    1d3e:	bf00      	nop
    1d40:	00001d01 	.word	0x00001d01

00001d44 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(struct device *arg)
{
    1d44:	b508      	push	{r3, lr}
    1d46:	4804      	ldr	r0, [pc, #16]	; (1d58 <uart_console_init+0x14>)
    1d48:	f002 f8f6 	bl	3f38 <z_impl_device_get_binding>

	ARG_UNUSED(arg);

	uart_console_dev = device_get_binding(CONFIG_UART_CONSOLE_ON_DEV_NAME);
    1d4c:	4b03      	ldr	r3, [pc, #12]	; (1d5c <uart_console_init+0x18>)
    1d4e:	6018      	str	r0, [r3, #0]
		}
	}
	k_busy_wait(1000000);
#endif

	uart_console_hook_install();
    1d50:	f7ff ffec 	bl	1d2c <uart_console_hook_install>

	return 0;
}
    1d54:	2000      	movs	r0, #0
    1d56:	bd08      	pop	{r3, pc}
    1d58:	00008474 	.word	0x00008474
    1d5c:	20002590 	.word	0x20002590

00001d60 <nrf_power_clock_isr>:
	}
#endif
}

void nrf_power_clock_isr(void *arg)
{
    1d60:	b508      	push	{r3, lr}
	ARG_UNUSED(arg);
	struct device *dev = DEVICE_GET(clock_nrf);

	if (clock_event_check_and_clean(NRF_CLOCK_EVENT_HFCLKSTARTED,
    1d62:	2101      	movs	r1, #1
    1d64:	f44f 7080 	mov.w	r0, #256	; 0x100
    1d68:	f003 fc4a 	bl	5600 <clock_event_check_and_clean>
    1d6c:	b128      	cbz	r0, 1d7a <nrf_power_clock_isr+0x1a>
					NRF_CLOCK_INT_HF_STARTED_MASK)) {
		struct nrf_clock_control_sub_data *data =
				get_sub_data(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
    1d6e:	2100      	movs	r1, #0
    1d70:	480a      	ldr	r0, [pc, #40]	; (1d9c <nrf_power_clock_isr+0x3c>)
    1d72:	f003 fc65 	bl	5640 <get_sub_data>

		/* Check needed due to anomaly 201:
		 * HFCLKSTARTED may be generated twice.
		 */
		if (!data->started) {
    1d76:	7a43      	ldrb	r3, [r0, #9]
    1d78:	b133      	cbz	r3, 1d88 <nrf_power_clock_isr+0x28>
			clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
		}
	}

	if (clock_event_check_and_clean(NRF_CLOCK_EVENT_LFCLKSTARTED,
    1d7a:	2102      	movs	r1, #2
    1d7c:	f44f 7082 	mov.w	r0, #260	; 0x104
    1d80:	f003 fc3e 	bl	5600 <clock_event_check_and_clean>
    1d84:	b928      	cbnz	r0, 1d92 <nrf_power_clock_isr+0x32>
	usb_power_isr();

	if (IS_ENABLED(CONFIG_CLOCK_CONTROL_NRF_K32SRC_RC_CALIBRATION)) {
		z_nrf_clock_calibration_isr();
	}
}
    1d86:	bd08      	pop	{r3, pc}
			clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
    1d88:	2100      	movs	r1, #0
    1d8a:	4804      	ldr	r0, [pc, #16]	; (1d9c <nrf_power_clock_isr+0x3c>)
    1d8c:	f003 fce9 	bl	5762 <clkstarted_handle>
    1d90:	e7f3      	b.n	1d7a <nrf_power_clock_isr+0x1a>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    1d92:	2101      	movs	r1, #1
    1d94:	4801      	ldr	r0, [pc, #4]	; (1d9c <nrf_power_clock_isr+0x3c>)
    1d96:	f003 fce4 	bl	5762 <clkstarted_handle>
}
    1d9a:	e7f4      	b.n	1d86 <nrf_power_clock_isr+0x26>
    1d9c:	200057b0 	.word	0x200057b0

00001da0 <set_comparator>:
	return (a - b) & COUNTER_MAX;
}

static void set_comparator(u32_t cyc)
{
	nrf_rtc_cc_set(RTC, 0, cyc & COUNTER_MAX);
    1da0:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE  void nrf_rtc_cc_set(NRF_RTC_Type * p_reg, uint32_t ch, uint32_t cc_val)
{
    p_reg->CC[ch] = cc_val;
    1da4:	4b01      	ldr	r3, [pc, #4]	; (1dac <set_comparator+0xc>)
    1da6:	f8c3 0540 	str.w	r0, [r3, #1344]	; 0x540
}
    1daa:	4770      	bx	lr
    1dac:	50015000 	.word	0x50015000

00001db0 <counter>:
#endif
}

NRF_STATIC_INLINE uint32_t nrf_rtc_counter_get(NRF_RTC_Type const * p_reg)
{
     return p_reg->COUNTER;
    1db0:	4b01      	ldr	r3, [pc, #4]	; (1db8 <counter+0x8>)
    1db2:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504

static u32_t counter(void)
{
	return nrf_rtc_counter_get(RTC);
}
    1db6:	4770      	bx	lr
    1db8:	50015000 	.word	0x50015000

00001dbc <rtc1_nrf_isr>:
 * probably better abstract that at some point (e.g. query and reset
 * it by pointer at runtime, maybe?) so we don't have this leaky
 * symbol.
 */
void rtc1_nrf_isr(void *arg)
{
    1dbc:	b570      	push	{r4, r5, r6, lr}
	ARG_UNUSED(arg);
	RTC->EVENTS_COMPARE[0] = 0;
    1dbe:	4b0e      	ldr	r3, [pc, #56]	; (1df8 <rtc1_nrf_isr+0x3c>)
    1dc0:	2200      	movs	r2, #0
    1dc2:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
	__asm__ volatile(
    1dc6:	f04f 0320 	mov.w	r3, #32
    1dca:	f3ef 8611 	mrs	r6, BASEPRI
    1dce:	f383 8811 	msr	BASEPRI, r3
    1dd2:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);
	u32_t t = counter();
    1dd6:	f7ff ffeb 	bl	1db0 <counter>
	u32_t dticks = counter_sub(t, last_count) / CYC_PER_TICK;
    1dda:	4d08      	ldr	r5, [pc, #32]	; (1dfc <rtc1_nrf_isr+0x40>)
    1ddc:	682c      	ldr	r4, [r5, #0]
    1dde:	4621      	mov	r1, r4
    1de0:	f003 fd4e 	bl	5880 <counter_sub>

	last_count += dticks * CYC_PER_TICK;
    1de4:	4404      	add	r4, r0
    1de6:	602c      	str	r4, [r5, #0]
	__asm__ volatile(
    1de8:	f386 8811 	msr	BASEPRI, r6
    1dec:	f3bf 8f6f 	isb	sy
		}
		set_comparator(next);
	}

	k_spin_unlock(&lock, key);
	z_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ? dticks : 1);
    1df0:	f002 fa84 	bl	42fc <z_clock_announce>
}
    1df4:	bd70      	pop	{r4, r5, r6, pc}
    1df6:	bf00      	nop
    1df8:	50015000 	.word	0x50015000
    1dfc:	200025ac 	.word	0x200025ac

00001e00 <z_clock_driver_init>:

int z_clock_driver_init(struct device *device)
{
    1e00:	b570      	push	{r4, r5, r6, lr}
    1e02:	4815      	ldr	r0, [pc, #84]	; (1e58 <z_clock_driver_init+0x58>)
    1e04:	f002 f898 	bl	3f38 <z_impl_device_get_binding>
	struct device *clock;

	ARG_UNUSED(device);

	clock = device_get_binding(DT_INST_0_NORDIC_NRF_CLOCK_LABEL);
	if (!clock) {
    1e08:	b310      	cbz	r0, 1e50 <z_clock_driver_init+0x50>
 * @return 0 on success, negative errno on failure.
 */
static inline int clock_control_on(struct device *dev,
				   clock_control_subsys_t sys)
{
	const struct clock_control_driver_api *api =
    1e0a:	6842      	ldr	r2, [r0, #4]
		(const struct clock_control_driver_api *)dev->driver_api;

	return api->on(dev, sys);
    1e0c:	6812      	ldr	r2, [r2, #0]
    1e0e:	2101      	movs	r1, #1
    1e10:	4790      	blx	r2
}

NRF_STATIC_INLINE void nrf_rtc_prescaler_set(NRF_RTC_Type * p_reg, uint32_t val)
{
    NRFX_ASSERT(val <= (RTC_PRESCALER_PRESCALER_Msk >> RTC_PRESCALER_PRESCALER_Pos));
    p_reg->PRESCALER = val;
    1e12:	4d12      	ldr	r5, [pc, #72]	; (1e5c <z_clock_driver_init+0x5c>)
    1e14:	2400      	movs	r4, #0
    1e16:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    p_reg->CC[ch] = cc_val;
    1e1a:	2601      	movs	r6, #1
    1e1c:	f8c5 6540 	str.w	r6, [r5, #1344]	; 0x540
    p_reg->INTENSET = mask;
    1e20:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    1e24:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    1e28:	4b0d      	ldr	r3, [pc, #52]	; (1e60 <z_clock_driver_init+0x60>)
    1e2a:	601c      	str	r4, [r3, #0]
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1e2c:	4b0d      	ldr	r3, [pc, #52]	; (1e64 <z_clock_driver_init+0x64>)
    1e2e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    1e32:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180

	/* Clear the event flag and possible pending interrupt */
	nrf_rtc_event_clear(RTC, NRF_RTC_EVENT_COMPARE_0);
	NVIC_ClearPendingIRQ(RTC1_IRQn);

	IRQ_CONNECT(RTC1_IRQn, 1, rtc1_nrf_isr, 0, 0);
    1e36:	4622      	mov	r2, r4
    1e38:	4631      	mov	r1, r6
    1e3a:	2015      	movs	r0, #21
    1e3c:	f000 f90a 	bl	2054 <z_arm_irq_priority_set>
	irq_enable(RTC1_IRQn);
    1e40:	2015      	movs	r0, #21
    1e42:	f000 f8f7 	bl	2034 <arch_irq_enable>
    return (uint32_t)p_reg + task;
}

NRF_STATIC_INLINE void nrf_rtc_task_trigger(NRF_RTC_Type * p_reg, nrf_rtc_task_t task)
{
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    1e46:	4b08      	ldr	r3, [pc, #32]	; (1e68 <z_clock_driver_init+0x68>)
    1e48:	601e      	str	r6, [r3, #0]
    1e4a:	602e      	str	r6, [r5, #0]

	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		set_comparator(counter() + CYC_PER_TICK);
	}

	return 0;
    1e4c:	4620      	mov	r0, r4
}
    1e4e:	bd70      	pop	{r4, r5, r6, pc}
		return -1;
    1e50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    1e54:	e7fb      	b.n	1e4e <z_clock_driver_init+0x4e>
    1e56:	bf00      	nop
    1e58:	0000853c 	.word	0x0000853c
    1e5c:	50015000 	.word	0x50015000
    1e60:	50015140 	.word	0x50015140
    1e64:	e000e100 	.word	0xe000e100
    1e68:	50015008 	.word	0x50015008

00001e6c <z_clock_set_timeout>:

void z_clock_set_timeout(s32_t ticks, bool idle)
{
    1e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	ARG_UNUSED(idle);

#ifdef CONFIG_TICKLESS_KERNEL
	ticks = (ticks == K_FOREVER) ? MAX_TICKS : ticks;
    1e6e:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    1e72:	d033      	beq.n	1edc <z_clock_set_timeout+0x70>
	ticks = MAX(MIN(ticks - 1, (s32_t)MAX_TICKS), 0);
    1e74:	1e44      	subs	r4, r0, #1
    1e76:	4b28      	ldr	r3, [pc, #160]	; (1f18 <z_clock_set_timeout+0xac>)
    1e78:	429c      	cmp	r4, r3
    1e7a:	dc01      	bgt.n	1e80 <z_clock_set_timeout+0x14>
    1e7c:	2c00      	cmp	r4, #0
    1e7e:	dd2f      	ble.n	1ee0 <z_clock_set_timeout+0x74>
    1e80:	4b25      	ldr	r3, [pc, #148]	; (1f18 <z_clock_set_timeout+0xac>)
    1e82:	429c      	cmp	r4, r3
    1e84:	dd00      	ble.n	1e88 <z_clock_set_timeout+0x1c>
    1e86:	4c25      	ldr	r4, [pc, #148]	; (1f1c <z_clock_set_timeout+0xb0>)
	__asm__ volatile(
    1e88:	f04f 0320 	mov.w	r3, #32
    1e8c:	f3ef 8611 	mrs	r6, BASEPRI
    1e90:	f383 8811 	msr	BASEPRI, r3
    1e94:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);
	u32_t cyc, dt, t = counter();
    1e98:	f7ff ff8a 	bl	1db0 <counter>
    1e9c:	4605      	mov	r5, r0
	u32_t unannounced = counter_sub(t, last_count);
    1e9e:	4b20      	ldr	r3, [pc, #128]	; (1f20 <z_clock_set_timeout+0xb4>)
    1ea0:	681f      	ldr	r7, [r3, #0]
    1ea2:	4639      	mov	r1, r7
    1ea4:	f003 fcec 	bl	5880 <counter_sub>
	/* If we haven't announced for more than half the 24-bit wrap
	 * duration, then force an announce to avoid loss of a wrap
	 * event.  This can happen if new timeouts keep being set
	 * before the existing one triggers the interrupt.
	 */
	if (unannounced >= COUNTER_HALF_SPAN) {
    1ea8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    1eac:	d300      	bcc.n	1eb0 <z_clock_set_timeout+0x44>
		ticks = 0;
    1eae:	2400      	movs	r4, #0
	}

	/* Get the cycles from last_count to the tick boundary after
	 * the requested ticks have passed starting now.
	 */
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    1eb0:	4404      	add	r4, r0
    1eb2:	3401      	adds	r4, #1
	cyc = (cyc / CYC_PER_TICK) * CYC_PER_TICK;

	/* Due to elapsed time the calculation above might produce a
	 * duration that laps the counter.  Don't let it.
	 */
	if (cyc > MAX_CYCLES) {
    1eb4:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
    1eb8:	429c      	cmp	r4, r3
    1eba:	d300      	bcc.n	1ebe <z_clock_set_timeout+0x52>
		cyc = MAX_CYCLES;
    1ebc:	4c17      	ldr	r4, [pc, #92]	; (1f1c <z_clock_set_timeout+0xb0>)
	}

	cyc += last_count;
    1ebe:	443c      	add	r4, r7
	 * least on nRF52.  Some experimentation on nrf52840 shows
	 * that you need to be early by about 400 processor cycles
	 * (about 1/5th of a RTC cycle) in order to reliably get the
	 * interrupt.  The docs say two cycles, they mean two cycles.
	 */
	if (counter_sub(cyc, t) > 2) {
    1ec0:	4629      	mov	r1, r5
    1ec2:	4620      	mov	r0, r4
    1ec4:	f003 fcdc 	bl	5880 <counter_sub>
    1ec8:	2802      	cmp	r0, #2
    1eca:	d90b      	bls.n	1ee4 <z_clock_set_timeout+0x78>
		set_comparator(cyc);
    1ecc:	4620      	mov	r0, r4
    1ece:	f7ff ff67 	bl	1da0 <set_comparator>
	__asm__ volatile(
    1ed2:	f386 8811 	msr	BASEPRI, r6
    1ed6:	f3bf 8f6f 	isb	sy
	}
#endif

	k_spin_unlock(&lock, key);
#endif /* CONFIG_TICKLESS_KERNEL */
}
    1eda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ticks = (ticks == K_FOREVER) ? MAX_TICKS : ticks;
    1edc:	480f      	ldr	r0, [pc, #60]	; (1f1c <z_clock_set_timeout+0xb0>)
    1ede:	e7c9      	b.n	1e74 <z_clock_set_timeout+0x8>
	ticks = MAX(MIN(ticks - 1, (s32_t)MAX_TICKS), 0);
    1ee0:	2400      	movs	r4, #0
    1ee2:	e7d1      	b.n	1e88 <z_clock_set_timeout+0x1c>
		set_comparator(cyc);
    1ee4:	4620      	mov	r0, r4
    1ee6:	f7ff ff5b 	bl	1da0 <set_comparator>
		dt = counter_sub(cyc, counter());
    1eea:	f7ff ff61 	bl	1db0 <counter>
    1eee:	4601      	mov	r1, r0
    1ef0:	4620      	mov	r0, r4
    1ef2:	f003 fcc5 	bl	5880 <counter_sub>
		if (dt == 0 || dt > 0x7fffff) {
    1ef6:	1e42      	subs	r2, r0, #1
    1ef8:	4b0a      	ldr	r3, [pc, #40]	; (1f24 <z_clock_set_timeout+0xb8>)
    1efa:	429a      	cmp	r2, r3
    1efc:	d905      	bls.n	1f0a <z_clock_set_timeout+0x9e>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1efe:	4b0a      	ldr	r3, [pc, #40]	; (1f28 <z_clock_set_timeout+0xbc>)
    1f00:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    1f04:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
}
    1f08:	e7e3      	b.n	1ed2 <z_clock_set_timeout+0x66>
		} else if (dt == 1) {
    1f0a:	2801      	cmp	r0, #1
    1f0c:	d1e1      	bne.n	1ed2 <z_clock_set_timeout+0x66>
			set_comparator(cyc + 2);
    1f0e:	1ca0      	adds	r0, r4, #2
    1f10:	f7ff ff46 	bl	1da0 <set_comparator>
    1f14:	e7dd      	b.n	1ed2 <z_clock_set_timeout+0x66>
    1f16:	bf00      	nop
    1f18:	00fffffd 	.word	0x00fffffd
    1f1c:	00fffffe 	.word	0x00fffffe
    1f20:	200025ac 	.word	0x200025ac
    1f24:	007ffffe 	.word	0x007ffffe
    1f28:	e000e100 	.word	0xe000e100

00001f2c <z_clock_elapsed>:

u32_t z_clock_elapsed(void)
{
    1f2c:	b510      	push	{r4, lr}
	__asm__ volatile(
    1f2e:	f04f 0320 	mov.w	r3, #32
    1f32:	f3ef 8411 	mrs	r4, BASEPRI
    1f36:	f383 8811 	msr	BASEPRI, r3
    1f3a:	f3bf 8f6f 	isb	sy
	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		return 0;
	}

	k_spinlock_key_t key = k_spin_lock(&lock);
	u32_t ret = counter_sub(counter(), last_count) / CYC_PER_TICK;
    1f3e:	f7ff ff37 	bl	1db0 <counter>
    1f42:	4b04      	ldr	r3, [pc, #16]	; (1f54 <z_clock_elapsed+0x28>)
    1f44:	6819      	ldr	r1, [r3, #0]
    1f46:	f003 fc9b 	bl	5880 <counter_sub>
	__asm__ volatile(
    1f4a:	f384 8811 	msr	BASEPRI, r4
    1f4e:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&lock, key);
	return ret;
}
    1f52:	bd10      	pop	{r4, pc}
    1f54:	200025ac 	.word	0x200025ac

00001f58 <z_timer_cycle_get_32>:

u32_t z_timer_cycle_get_32(void)
{
    1f58:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    1f5a:	f04f 0320 	mov.w	r3, #32
    1f5e:	f3ef 8511 	mrs	r5, BASEPRI
    1f62:	f383 8811 	msr	BASEPRI, r3
    1f66:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	u32_t ret = counter_sub(counter(), last_count) + last_count;
    1f6a:	f7ff ff21 	bl	1db0 <counter>
    1f6e:	4b05      	ldr	r3, [pc, #20]	; (1f84 <z_timer_cycle_get_32+0x2c>)
    1f70:	681c      	ldr	r4, [r3, #0]
    1f72:	4621      	mov	r1, r4
    1f74:	f003 fc84 	bl	5880 <counter_sub>
    1f78:	4420      	add	r0, r4
	__asm__ volatile(
    1f7a:	f385 8811 	msr	BASEPRI, r5
    1f7e:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&lock, key);
	return ret;
}
    1f82:	bd38      	pop	{r3, r4, r5, pc}
    1f84:	200025ac 	.word	0x200025ac

00001f88 <z_arm_exc_exit>:
    bl z_check_stack_sentinel
#endif /* CONFIG_CPU_CORTEX_M */
#endif /* CONFIG_STACK_SENTINEL */

#if defined(CONFIG_CPU_CORTEX_M)
    bx lr
    1f88:	4770      	bx	lr
    1f8a:	bf00      	nop

00001f8c <arch_swap>:
#ifdef CONFIG_EXECUTION_BENCHMARKING
	read_timer_start_of_swap();
#endif

	/* store off key and return value */
	_current->arch.basepri = key;
    1f8c:	4a09      	ldr	r2, [pc, #36]	; (1fb4 <arch_swap+0x28>)
    1f8e:	6893      	ldr	r3, [r2, #8]
    1f90:	6658      	str	r0, [r3, #100]	; 0x64
	_current->arch.swap_return_value = _k_neg_eagain;
    1f92:	4909      	ldr	r1, [pc, #36]	; (1fb8 <arch_swap+0x2c>)
    1f94:	6809      	ldr	r1, [r1, #0]
    1f96:	6699      	str	r1, [r3, #104]	; 0x68

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    1f98:	4908      	ldr	r1, [pc, #32]	; (1fbc <arch_swap+0x30>)
    1f9a:	684b      	ldr	r3, [r1, #4]
    1f9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    1fa0:	604b      	str	r3, [r1, #4]
    1fa2:	2300      	movs	r3, #0
    1fa4:	f383 8811 	msr	BASEPRI, r3
    1fa8:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    1fac:	6893      	ldr	r3, [r2, #8]
}
    1fae:	6e98      	ldr	r0, [r3, #104]	; 0x68
    1fb0:	4770      	bx	lr
    1fb2:	bf00      	nop
    1fb4:	200026f8 	.word	0x200026f8
    1fb8:	0000880c 	.word	0x0000880c
    1fbc:	e000ed00 	.word	0xe000ed00

00001fc0 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_TRACING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    1fc0:	4912      	ldr	r1, [pc, #72]	; (200c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xc>)
    ldr r2, [r1, #_kernel_offset_to_current]
    1fc2:	688a      	ldr	r2, [r1, #8]

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    1fc4:	f04f 0028 	mov.w	r0, #40	; 0x28
    add r0, r2
    1fc8:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    1fca:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    1fce:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    1fd2:	2020      	movs	r0, #32
    msr BASEPRI, r0
    1fd4:	f380 8811 	msr	BASEPRI, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    1fd8:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    1fdc:	4f0c      	ldr	r7, [pc, #48]	; (2010 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x10>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    1fde:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    1fe2:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    1fe4:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    1fe6:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    1fe8:	6e50      	ldr	r0, [r2, #100]	; 0x64
    movs r3, #0
    1fea:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    1fec:	6653      	str	r3, [r2, #100]	; 0x64
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    1fee:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined (CONFIG_ARM_MPU)
    /* Re-program dynamic memory map */
    push {r2,lr}
    1ff2:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    1ff4:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    1ff6:	f003 fc78 	bl	58ea <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    1ffa:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    1ffe:	f102 0028 	add.w	r0, r2, #40	; 0x28
    ldmia r0, {v1-v8, ip}
    2002:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
    mov r0, #0
    msr PSPLIM, r0
#endif /* CONFIG_BUILTIN_STACK_GUARD */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    2006:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (_IntExit or z_arm_svc)
     */
    bx lr
    200a:	4770      	bx	lr
    ldr r1, =_kernel
    200c:	200026f8 	.word	0x200026f8
    ldr v4, =_SCS_ICSR
    2010:	e000ed04 	.word	0xe000ed04

00002014 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #0x4    /* did we come from thread mode ? */
    2014:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    2018:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    201a:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    201e:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    2022:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    2024:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    2028:	2902      	cmp	r1, #2
    beq _oops
    202a:	d0ff      	beq.n	202c <_oops>

0000202c <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    202c:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    202e:	f003 fc33 	bl	5898 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    2032:	bd01      	pop	{r0, pc}

00002034 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    2034:	b243      	sxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
    2036:	2b00      	cmp	r3, #0
    2038:	db08      	blt.n	204c <arch_irq_enable+0x18>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    203a:	f000 001f 	and.w	r0, r0, #31
    203e:	095b      	lsrs	r3, r3, #5
    2040:	2201      	movs	r2, #1
    2042:	fa02 f000 	lsl.w	r0, r2, r0
    2046:	4a02      	ldr	r2, [pc, #8]	; (2050 <arch_irq_enable+0x1c>)
    2048:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    204c:	4770      	bx	lr
    204e:	bf00      	nop
    2050:	e000e100 	.word	0xe000e100

00002054 <z_arm_irq_priority_set>:
	} else {
		prio += _IRQ_PRIO_OFFSET;
	}
#else
	ARG_UNUSED(flags);
	prio += _IRQ_PRIO_OFFSET;
    2054:	3101      	adds	r1, #1
	 */
	__ASSERT(prio <= (BIT(DT_NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET,
		 BIT(DT_NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    2056:	b243      	sxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    2058:	2b00      	cmp	r3, #0
    205a:	db08      	blt.n	206e <z_arm_irq_priority_set+0x1a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    205c:	0149      	lsls	r1, r1, #5
    205e:	b2c9      	uxtb	r1, r1
    2060:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    2064:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    2068:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
    206c:	4770      	bx	lr
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    206e:	f000 000f 	and.w	r0, r0, #15
    2072:	0149      	lsls	r1, r1, #5
    2074:	b2c9      	uxtb	r1, r1
    2076:	4b01      	ldr	r3, [pc, #4]	; (207c <z_arm_irq_priority_set+0x28>)
    2078:	5419      	strb	r1, [r3, r0]
}
    207a:	4770      	bx	lr
    207c:	e000ed14 	.word	0xe000ed14

00002080 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr r1, =_SCB_SCR
    2080:	4901      	ldr	r1, [pc, #4]	; (2088 <z_arm_cpu_idle_init+0x8>)
	movs.n r2, #_SCR_INIT_BITS
    2082:	2210      	movs	r2, #16
	str r2, [r1]
    2084:	600a      	str	r2, [r1, #0]
#endif
	bx lr
    2086:	4770      	bx	lr
	ldr r1, =_SCB_SCR
    2088:	e000ed10 	.word	0xe000ed10

0000208c <z_arm_bus_fault>:
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_reserved)

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE) || \
	defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	mrs r0, MSP
    208c:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    2090:	f3ef 8109 	mrs	r1, PSP
	mov r2, lr /* EXC_RETURN */
    2094:	4672      	mov	r2, lr

	push {r0, lr}
    2096:	b501      	push	{r0, lr}
	mov r0, #0
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE || CONFIG_ARMv7_M_ARMV8_M_MAINLINE */

	bl z_arm_fault
    2098:	f000 f8da 	bl	2250 <z_arm_fault>

#if defined(CONFIG_CPU_CORTEX_M)
	pop {r0, pc}
    209c:	bd01      	pop	{r0, pc}
    209e:	bf00      	nop

000020a0 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    20a0:	bf30      	wfi
    b z_SysNmiOnReset
    20a2:	f7ff bffd 	b.w	20a0 <z_SysNmiOnReset>
    20a6:	bf00      	nop

000020a8 <z_arm_prep_c>:
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
    20a8:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    20aa:	4b08      	ldr	r3, [pc, #32]	; (20cc <z_arm_prep_c+0x24>)
    20ac:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
    20b0:	4a07      	ldr	r2, [pc, #28]	; (20d0 <z_arm_prep_c+0x28>)
    20b2:	6093      	str	r3, [r2, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    20b4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    20b8:	f3bf 8f6f 	isb	sy
	relocate_vector_table();
	enable_floating_point();
	z_bss_zero();
    20bc:	f001 ff64 	bl	3f88 <z_bss_zero>
	z_data_copy();
    20c0:	f001 ff6e 	bl	3fa0 <z_data_copy>
#if defined(CONFIG_ARMV7_R) && defined(CONFIG_INIT_STACKS)
	z_arm_init_stacks();
#endif
	z_arm_int_lib_init();
    20c4:	f000 f916 	bl	22f4 <z_arm_int_lib_init>
	z_cstart();
    20c8:	f001 ffa6 	bl	4018 <z_cstart>
    20cc:	00000000 	.word	0x00000000
    20d0:	e000ed00 	.word	0xe000ed00

000020d4 <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    20d4:	b501      	push	{r0, lr}
#endif

#endif /* CONFIG_SYS_POWER_MANAGEMENT */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    20d6:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    20da:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    20de:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	 */
	mov r0, #0
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	ldr r1, =_sw_isr_table
    20e2:	4904      	ldr	r1, [pc, #16]	; (20f4 <_isr_wrapper+0x20>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    20e4:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    20e6:	c909      	ldmia	r1!, {r0, r3}
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	ldm sp!,{r0-r3} /* Restore r0 to r3 regs */
#endif /* CONFIG_EXECUTION_BENCHMARKING */
	blx r3		/* call ISR */
    20e8:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    20ea:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    20ee:	4902      	ldr	r1, [pc, #8]	; (20f8 <_isr_wrapper+0x24>)
	bx r1
    20f0:	4708      	bx	r1
    20f2:	0000      	.short	0x0000
	ldr r1, =_sw_isr_table
    20f4:	00007bac 	.word	0x00007bac
	ldr r1, =z_arm_int_exit
    20f8:	00001f89 	.word	0x00001f89

000020fc <__start>:
 * search for a __start symbol instead, so create that alias here.
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_platform_init
    20fc:	f003 f8fa 	bl	52f4 <z_platform_init>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    2100:	2020      	movs	r0, #32
    msr BASEPRI, r0
    2102:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to _interrupt_stack during initialization.
     */
    ldr r0, =_interrupt_stack
    2106:	4808      	ldr	r0, [pc, #32]	; (2128 <__start+0x2c>)
    ldr r1, =CONFIG_ISR_STACK_SIZE
    2108:	f44f 6100 	mov.w	r1, #2048	; 0x800
    adds r0, r0, r1
    210c:	1840      	adds	r0, r0, r1
    msr PSP, r0
    210e:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    2112:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    2116:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    2118:	4308      	orrs	r0, r1
    msr CONTROL, r0
    211a:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    211e:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    2122:	f7ff ffc1 	bl	20a8 <z_arm_prep_c>
    2126:	0000      	.short	0x0000
    ldr r0, =_interrupt_stack
    2128:	20004f30 	.word	0x20004f30

0000212c <mem_manage_fault>:
 *
 * @return error code to identify the fatal error reason
 */
static u32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
			      bool *recoverable)
{
    212c:	b510      	push	{r4, lr}
    212e:	4614      	mov	r4, r2
	u32_t reason = K_ERR_CPU_EXCEPTION;
	u32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    2130:	4b0f      	ldr	r3, [pc, #60]	; (2170 <mem_manage_fault+0x44>)
    2132:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    2134:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    2136:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2138:	f013 0f02 	tst.w	r3, #2
    213c:	d00b      	beq.n	2156 <mem_manage_fault+0x2a>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		mmfar = SCB->MMFAR;
    213e:	4b0c      	ldr	r3, [pc, #48]	; (2170 <mem_manage_fault+0x44>)
    2140:	6b5a      	ldr	r2, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    2142:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2144:	f013 0f80 	tst.w	r3, #128	; 0x80
    2148:	d005      	beq.n	2156 <mem_manage_fault+0x2a>
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault) {
    214a:	b121      	cbz	r1, 2156 <mem_manage_fault+0x2a>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    214c:	4a08      	ldr	r2, [pc, #32]	; (2170 <mem_manage_fault+0x44>)
    214e:	6a93      	ldr	r3, [r2, #40]	; 0x28
    2150:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    2154:	6293      	str	r3, [r2, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    2156:	4b06      	ldr	r3, [pc, #24]	; (2170 <mem_manage_fault+0x44>)
    2158:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    215a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	 * if the memory violation error is a stack corruption.
	 *
	 * By design, being a Stacking MemManage fault is a necessary
	 * and sufficient condition for a thread stack corruption.
	 */
	if (SCB->CFSR & SCB_CFSR_MSTKERR_Msk) {
    215c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		"Stacking error without stack guard / User-mode support\n");
#endif /* CONFIG_MPU_STACK_GUARD || CONFIG_USERSPACE */
	}

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    215e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2160:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
    2164:	629a      	str	r2, [r3, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf);
    2166:	f003 fba3 	bl	58b0 <memory_fault_recoverable>
    216a:	7020      	strb	r0, [r4, #0]

	return reason;
}
    216c:	2000      	movs	r0, #0
    216e:	bd10      	pop	{r4, pc}
    2170:	e000ed00 	.word	0xe000ed00

00002174 <bus_fault>:
 * See z_arm_fault_dump() for example.
 *
 * @return N/A
 */
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
{
    2174:	b510      	push	{r4, lr}
    2176:	4614      	mov	r4, r2
	u32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    2178:	4b12      	ldr	r3, [pc, #72]	; (21c4 <bus_fault+0x50>)
    217a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    217c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    217e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2180:	f413 7f00 	tst.w	r3, #512	; 0x200
    2184:	d00b      	beq.n	219e <bus_fault+0x2a>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    2186:	4b0f      	ldr	r3, [pc, #60]	; (21c4 <bus_fault+0x50>)
    2188:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    218a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    218c:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    2190:	d005      	beq.n	219e <bus_fault+0x2a>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault) {
    2192:	b121      	cbz	r1, 219e <bus_fault+0x2a>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    2194:	4a0b      	ldr	r2, [pc, #44]	; (21c4 <bus_fault+0x50>)
    2196:	6a93      	ldr	r3, [r2, #40]	; 0x28
    2198:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    219c:	6293      	str	r3, [r2, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    219e:	4b09      	ldr	r3, [pc, #36]	; (21c4 <bus_fault+0x50>)
    21a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    21a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    21a4:	f413 7f80 	tst.w	r3, #256	; 0x100
    21a8:	d101      	bne.n	21ae <bus_fault+0x3a>
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    21aa:	4b06      	ldr	r3, [pc, #24]	; (21c4 <bus_fault+0x50>)
    21ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    21ae:	4a05      	ldr	r2, [pc, #20]	; (21c4 <bus_fault+0x50>)
    21b0:	6a93      	ldr	r3, [r2, #40]	; 0x28
    21b2:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    21b6:	6293      	str	r3, [r2, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf);
    21b8:	f003 fb7a 	bl	58b0 <memory_fault_recoverable>
    21bc:	7020      	strb	r0, [r4, #0]

	return reason;
}
    21be:	2000      	movs	r0, #0
    21c0:	bd10      	pop	{r4, pc}
    21c2:	bf00      	nop
    21c4:	e000ed00 	.word	0xe000ed00

000021c8 <usage_fault>:
	u32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    21c8:	4b07      	ldr	r3, [pc, #28]	; (21e8 <usage_fault+0x20>)
    21ca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    21cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unaligned memory access");
	}
#if defined(CONFIG_ARMV8_M_MAINLINE)
	if ((SCB->CFSR & SCB_CFSR_STKOF_Msk) != 0) {
    21ce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    21d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    21d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    21d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    21d6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    21d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    21da:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    21de:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    21e2:	629a      	str	r2, [r3, #40]	; 0x28

	return reason;
}
    21e4:	2000      	movs	r0, #0
    21e6:	4770      	bx	lr
    21e8:	e000ed00 	.word	0xe000ed00

000021ec <hard_fault>:
	}
#undef _SVC_OPCODE

	*recoverable = memory_fault_recoverable(esf);
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	*recoverable = false;
    21ec:	2300      	movs	r3, #0
    21ee:	700b      	strb	r3, [r1, #0]

	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    21f0:	4b14      	ldr	r3, [pc, #80]	; (2244 <hard_fault+0x58>)
    21f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    21f4:	f012 0202 	ands.w	r2, r2, #2
    21f8:	d121      	bne.n	223e <hard_fault+0x52>
{
    21fa:	b510      	push	{r4, lr}
    21fc:	4604      	mov	r4, r0
		PR_EXC("  Bus fault on vector table read");
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    21fe:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    2200:	f010 4080 	ands.w	r0, r0, #1073741824	; 0x40000000
    2204:	d010      	beq.n	2228 <hard_fault+0x3c>
		PR_EXC("  Fault escalation (see below)");
		if (SCB_MMFSR != 0) {
    2206:	3328      	adds	r3, #40	; 0x28
    2208:	781b      	ldrb	r3, [r3, #0]
    220a:	b943      	cbnz	r3, 221e <hard_fault+0x32>
			reason = mem_manage_fault(esf, 1, recoverable);
		} else if (SCB_BFSR != 0) {
    220c:	4b0e      	ldr	r3, [pc, #56]	; (2248 <hard_fault+0x5c>)
    220e:	781b      	ldrb	r3, [r3, #0]
    2210:	b95b      	cbnz	r3, 222a <hard_fault+0x3e>
			reason = bus_fault(esf, 1, recoverable);
		} else if (SCB_UFSR != 0) {
    2212:	4b0e      	ldr	r3, [pc, #56]	; (224c <hard_fault+0x60>)
    2214:	881b      	ldrh	r3, [r3, #0]
    2216:	b29b      	uxth	r3, r3
    2218:	b96b      	cbnz	r3, 2236 <hard_fault+0x4a>
	u32_t reason = K_ERR_CPU_EXCEPTION;
    221a:	4610      	mov	r0, r2
	}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	return reason;
    221c:	e004      	b.n	2228 <hard_fault+0x3c>
			reason = mem_manage_fault(esf, 1, recoverable);
    221e:	460a      	mov	r2, r1
    2220:	2101      	movs	r1, #1
    2222:	4620      	mov	r0, r4
    2224:	f7ff ff82 	bl	212c <mem_manage_fault>
}
    2228:	bd10      	pop	{r4, pc}
			reason = bus_fault(esf, 1, recoverable);
    222a:	460a      	mov	r2, r1
    222c:	2101      	movs	r1, #1
    222e:	4620      	mov	r0, r4
    2230:	f7ff ffa0 	bl	2174 <bus_fault>
    2234:	e7f8      	b.n	2228 <hard_fault+0x3c>
			reason = usage_fault(esf);
    2236:	4620      	mov	r0, r4
    2238:	f7ff ffc6 	bl	21c8 <usage_fault>
    223c:	e7f4      	b.n	2228 <hard_fault+0x3c>
	u32_t reason = K_ERR_CPU_EXCEPTION;
    223e:	2000      	movs	r0, #0
}
    2240:	4770      	bx	lr
    2242:	bf00      	nop
    2244:	e000ed00 	.word	0xe000ed00
    2248:	e000ed29 	.word	0xe000ed29
    224c:	e000ed2a 	.word	0xe000ed2a

00002250 <z_arm_fault>:
 * @param psp PSP value immediately after the exception occurred
 * @param exc_return EXC_RETURN value present in LR after exception entry.
 *
 */
void z_arm_fault(u32_t msp, u32_t psp, u32_t exc_return)
{
    2250:	b570      	push	{r4, r5, r6, lr}
    2252:	b08a      	sub	sp, #40	; 0x28
    2254:	460c      	mov	r4, r1
	u32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    2256:	4b22      	ldr	r3, [pc, #136]	; (22e0 <z_arm_fault+0x90>)
    2258:	6859      	ldr	r1, [r3, #4]
    225a:	f3c1 0108 	ubfx	r1, r1, #0, #9
    225e:	2300      	movs	r3, #0
    2260:	f383 8811 	msr	BASEPRI, r3
    2264:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    2268:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    226c:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    2270:	d115      	bne.n	229e <z_arm_fault+0x4e>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    2272:	f002 030c 	and.w	r3, r2, #12
    2276:	2b08      	cmp	r3, #8
    2278:	d014      	beq.n	22a4 <z_arm_fault+0x54>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    227a:	f012 0f08 	tst.w	r2, #8
    227e:	d00b      	beq.n	2298 <z_arm_fault+0x48>
	*nested_exc = false;
    2280:	2600      	movs	r6, #0
	 */
	 esf = get_esf(msp, psp, exc_return, &nested_exc);
	__ASSERT(esf != NULL,
		"ESF could not be retrieved successfully. Shall never occur.");

	reason = fault_handle(esf, fault, &recoverable);
    2282:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    2286:	4620      	mov	r0, r4
    2288:	f003 fb14 	bl	58b4 <fault_handle>
    228c:	4605      	mov	r5, r0
	if (recoverable) {
    228e:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    2292:	b153      	cbz	r3, 22aa <z_arm_fault+0x5a>
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
	}

	z_arm_fatal_error(reason, &esf_copy);
}
    2294:	b00a      	add	sp, #40	; 0x28
    2296:	bd70      	pop	{r4, r5, r6, pc}
			ptr_esf = (z_arch_esf_t *)msp;
    2298:	4604      	mov	r4, r0
			*nested_exc = true;
    229a:	2601      	movs	r6, #1
    229c:	e7f1      	b.n	2282 <z_arm_fault+0x32>
	*nested_exc = false;
    229e:	2600      	movs	r6, #0
		return NULL;
    22a0:	4634      	mov	r4, r6
    22a2:	e7ee      	b.n	2282 <z_arm_fault+0x32>
	*nested_exc = false;
    22a4:	2600      	movs	r6, #0
		return NULL;
    22a6:	4634      	mov	r4, r6
    22a8:	e7eb      	b.n	2282 <z_arm_fault+0x32>
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    22aa:	2220      	movs	r2, #32
    22ac:	4621      	mov	r1, r4
    22ae:	a801      	add	r0, sp, #4
    22b0:	f003 fb7d 	bl	59ae <memcpy>
	if (nested_exc) {
    22b4:	b14e      	cbz	r6, 22ca <z_arm_fault+0x7a>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    22b6:	9b08      	ldr	r3, [sp, #32]
    22b8:	f3c3 0208 	ubfx	r2, r3, #0, #9
    22bc:	b95a      	cbnz	r2, 22d6 <z_arm_fault+0x86>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    22be:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    22c2:	ea6f 2343 	mvn.w	r3, r3, lsl #9
    22c6:	9308      	str	r3, [sp, #32]
    22c8:	e005      	b.n	22d6 <z_arm_fault+0x86>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    22ca:	9b08      	ldr	r3, [sp, #32]
    22cc:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    22d0:	f023 0301 	bic.w	r3, r3, #1
    22d4:	9308      	str	r3, [sp, #32]
	z_arm_fatal_error(reason, &esf_copy);
    22d6:	a901      	add	r1, sp, #4
    22d8:	4628      	mov	r0, r5
    22da:	f003 fad9 	bl	5890 <z_arm_fatal_error>
    22de:	e7d9      	b.n	2294 <z_arm_fault+0x44>
    22e0:	e000ed00 	.word	0xe000ed00

000022e4 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    22e4:	4a02      	ldr	r2, [pc, #8]	; (22f0 <z_arm_fault_init+0xc>)
    22e6:	6953      	ldr	r3, [r2, #20]
    22e8:	f043 0310 	orr.w	r3, r3, #16
    22ec:	6153      	str	r3, [r2, #20]
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    22ee:	4770      	bx	lr
    22f0:	e000ed00 	.word	0xe000ed00

000022f4 <z_arm_int_lib_init>:
 * @return N/A
 */

void z_arm_int_lib_init(void)
{
	int irq = 0;
    22f4:	2200      	movs	r2, #0

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    22f6:	e006      	b.n	2306 <z_arm_int_lib_init+0x12>
    22f8:	f002 010f 	and.w	r1, r2, #15
    22fc:	4b09      	ldr	r3, [pc, #36]	; (2324 <z_arm_int_lib_init+0x30>)
    22fe:	440b      	add	r3, r1
    2300:	2120      	movs	r1, #32
    2302:	7619      	strb	r1, [r3, #24]
    2304:	3201      	adds	r2, #1
    2306:	2a40      	cmp	r2, #64	; 0x40
    2308:	dc0a      	bgt.n	2320 <z_arm_int_lib_init+0x2c>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
    230a:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
    230c:	2b00      	cmp	r3, #0
    230e:	dbf3      	blt.n	22f8 <z_arm_int_lib_init+0x4>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2310:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    2314:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    2318:	2120      	movs	r1, #32
    231a:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
    231e:	e7f1      	b.n	2304 <z_arm_int_lib_init+0x10>
	}
}
    2320:	4770      	bx	lr
    2322:	bf00      	nop
    2324:	e000ecfc 	.word	0xe000ecfc

00002328 <z_impl_k_thread_abort>:
#include <sys/__assert.h>

extern void z_thread_single_abort(struct k_thread *thread);

void z_impl_k_thread_abort(k_tid_t thread)
{
    2328:	b538      	push	{r3, r4, r5, lr}
    232a:	4604      	mov	r4, r0
	__asm__ volatile(
    232c:	f04f 0320 	mov.w	r3, #32
    2330:	f3ef 8511 	mrs	r5, BASEPRI
    2334:	f383 8811 	msr	BASEPRI, r3
    2338:	f3bf 8f6f 	isb	sy
	key = irq_lock();

	__ASSERT(!(thread->base.user_options & K_ESSENTIAL),
		 "essential thread aborted");

	z_thread_single_abort(thread);
    233c:	f001 ff30 	bl	41a0 <z_thread_single_abort>
	z_thread_monitor_exit(thread);

	if (_current == thread) {
    2340:	4b0a      	ldr	r3, [pc, #40]	; (236c <z_impl_k_thread_abort+0x44>)
    2342:	689b      	ldr	r3, [r3, #8]
    2344:	42a3      	cmp	r3, r4
    2346:	d003      	beq.n	2350 <z_impl_k_thread_abort+0x28>
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
		}
	}

	/* The abort handler might have altered the ready queue. */
	z_reschedule_irqlock(key);
    2348:	4628      	mov	r0, r5
    234a:	f005 fb92 	bl	7a72 <z_reschedule_irqlock>
}
    234e:	bd38      	pop	{r3, r4, r5, pc}
		if ((SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk) == 0) {
    2350:	4b07      	ldr	r3, [pc, #28]	; (2370 <z_impl_k_thread_abort+0x48>)
    2352:	685b      	ldr	r3, [r3, #4]
    2354:	f3c3 0308 	ubfx	r3, r3, #0, #9
    2358:	b12b      	cbz	r3, 2366 <z_impl_k_thread_abort+0x3e>
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    235a:	4a05      	ldr	r2, [pc, #20]	; (2370 <z_impl_k_thread_abort+0x48>)
    235c:	6853      	ldr	r3, [r2, #4]
    235e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    2362:	6053      	str	r3, [r2, #4]
    2364:	e7f0      	b.n	2348 <z_impl_k_thread_abort+0x20>
	int ret;
	z_check_stack_sentinel();
#ifndef CONFIG_ARM
	sys_trace_thread_switched_out();
#endif
	ret = arch_swap(key);
    2366:	4628      	mov	r0, r5
    2368:	f7ff fe10 	bl	1f8c <arch_swap>
			CODE_UNREACHABLE;
    236c:	200026f8 	.word	0x200026f8
    2370:	e000ed00 	.word	0xe000ed00

00002374 <mpu_init>:

	/* Flash region(s): Attribute-0
	 * SRAM region(s): Attribute-1
	 * SRAM no cache-able regions(s): Attribute-2
	 */
	MPU->MAIR0 =
    2374:	4b01      	ldr	r3, [pc, #4]	; (237c <mpu_init+0x8>)
    2376:	4a02      	ldr	r2, [pc, #8]	; (2380 <mpu_init+0xc>)
    2378:	631a      	str	r2, [r3, #48]	; 0x30
		((MPU_MAIR_ATTR_SRAM << MPU_MAIR0_Attr1_Pos) &
			MPU_MAIR0_Attr1_Msk)
		|
		((MPU_MAIR_ATTR_SRAM_NOCACHE << MPU_MAIR0_Attr2_Pos) &
			MPU_MAIR0_Attr2_Msk);
}
    237a:	4770      	bx	lr
    237c:	e000ed90 	.word	0xe000ed90
    2380:	0044ffaa 	.word	0x0044ffaa

00002384 <region_init>:
 * Note:
 *   The caller must provide a valid region index.
 */
static void region_init(const u32_t index,
	const struct arm_mpu_region *region_conf)
{
    2384:	b410      	push	{r4}
	ARM_MPU_SetRegion(
		/* RNR */
		index,
		/* RBAR */
		(region_conf->base & MPU_RBAR_BASE_Msk)
    2386:	680b      	ldr	r3, [r1, #0]
    2388:	f023 021f 	bic.w	r2, r3, #31
		| (region_conf->attr.rbar &
    238c:	7a0c      	ldrb	r4, [r1, #8]
    238e:	f004 031f 	and.w	r3, r4, #31
    2392:	431a      	orrs	r2, r3
			(MPU_RBAR_XN_Msk | MPU_RBAR_AP_Msk | MPU_RBAR_SH_Msk)),
		/* RLAR */
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
    2394:	68cb      	ldr	r3, [r1, #12]
    2396:	f023 031f 	bic.w	r3, r3, #31
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
    239a:	0964      	lsrs	r4, r4, #5
    239c:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
			& MPU_RLAR_AttrIndx_Msk)
		| MPU_RLAR_EN_Msk
    23a0:	f043 0301 	orr.w	r3, r3, #1
* \param rbar Value for RBAR register.
* \param rlar Value for RLAR register.
*/   
__STATIC_INLINE void ARM_MPU_SetRegionEx(MPU_Type* mpu, uint32_t rnr, uint32_t rbar, uint32_t rlar)
{
  mpu->RNR = rnr;
    23a4:	4902      	ldr	r1, [pc, #8]	; (23b0 <region_init+0x2c>)
    23a6:	6088      	str	r0, [r1, #8]
  mpu->RBAR = rbar;
    23a8:	60ca      	str	r2, [r1, #12]
  mpu->RLAR = rlar;
    23aa:	610b      	str	r3, [r1, #16]
	);

	LOG_DBG("[%d] 0x%08x 0x%08x 0x%08x 0x%08x",
			index, region_conf->base, region_conf->attr.rbar,
			region_conf->attr.mair_idx, region_conf->attr.r_limit);
}
    23ac:	bc10      	pop	{r4}
    23ae:	4770      	bx	lr
    23b0:	e000ed90 	.word	0xe000ed90

000023b4 <region_allocate_and_init>:
#error "Unsupported ARM CPU"
#endif

static int region_allocate_and_init(const u8_t index,
	const struct arm_mpu_region *region_conf)
{
    23b4:	b510      	push	{r4, lr}
	/* Attempt to allocate new region index. */
	if (index > (get_num_regions() - 1)) {
    23b6:	280f      	cmp	r0, #15
    23b8:	d804      	bhi.n	23c4 <region_allocate_and_init+0x10>
    23ba:	4604      	mov	r4, r0
	}

	LOG_DBG("Program MPU region at index 0x%x", index);

	/* Program region */
	region_init(index, region_conf);
    23bc:	f7ff ffe2 	bl	2384 <region_init>

	return index;
}
    23c0:	4620      	mov	r0, r4
    23c2:	bd10      	pop	{r4, pc}
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
    23c4:	f04f 0400 	mov.w	r4, #0
    23c8:	2301      	movs	r3, #1
    23ca:	f363 0402 	bfi	r4, r3, #0, #3
    23ce:	f36f 04c5 	bfc	r4, #3, #3
    23d2:	4b07      	ldr	r3, [pc, #28]	; (23f0 <region_allocate_and_init+0x3c>)
    23d4:	4a07      	ldr	r2, [pc, #28]	; (23f4 <region_allocate_and_init+0x40>)
    23d6:	1a9b      	subs	r3, r3, r2
    23d8:	f3c3 03c9 	ubfx	r3, r3, #3, #10
    23dc:	f363 148f 	bfi	r4, r3, #6, #10
    23e0:	4602      	mov	r2, r0
    23e2:	4905      	ldr	r1, [pc, #20]	; (23f8 <region_allocate_and_init+0x44>)
    23e4:	4620      	mov	r0, r4
    23e6:	f002 ff8f 	bl	5308 <log_string_sync>
		return -EINVAL;
    23ea:	f06f 0415 	mvn.w	r4, #21
    23ee:	e7e7      	b.n	23c0 <region_allocate_and_init+0xc>
    23f0:	00007e54 	.word	0x00007e54
    23f4:	00007e44 	.word	0x00007e44
    23f8:	000085a8 	.word	0x000085a8

000023fc <mpu_configure_regions_and_partition>:
 * area, effectively, leaving no space in this area uncovered by MPU.
 */
static int mpu_configure_regions_and_partition(const struct k_mem_partition
	*regions[], u8_t regions_num, u8_t start_reg_index,
	bool do_sanity_check)
{
    23fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2400:	b087      	sub	sp, #28
    2402:	4680      	mov	r8, r0
    2404:	468b      	mov	fp, r1
    2406:	9301      	str	r3, [sp, #4]
	int i;
	int reg_index = start_reg_index;
    2408:	4614      	mov	r4, r2

	for (i = 0; i < regions_num; i++) {
    240a:	2600      	movs	r6, #0
    240c:	e060      	b.n	24d0 <mpu_configure_regions_and_partition+0xd4>
		}
		/* Non-empty region. */

		if (do_sanity_check &&
			(!mpu_partition_is_valid(regions[i]))) {
			LOG_ERR("Partition %u: sanity check failed.", i);
    240e:	2301      	movs	r3, #1
    2410:	f363 0002 	bfi	r0, r3, #0, #3
    2414:	f36f 00c5 	bfc	r0, #3, #3
    2418:	4b6b      	ldr	r3, [pc, #428]	; (25c8 <mpu_configure_regions_and_partition+0x1cc>)
    241a:	4a6c      	ldr	r2, [pc, #432]	; (25cc <mpu_configure_regions_and_partition+0x1d0>)
    241c:	1a9b      	subs	r3, r3, r2
    241e:	f3c3 03c9 	ubfx	r3, r3, #3, #10
    2422:	f363 108f 	bfi	r0, r3, #6, #10
    2426:	4632      	mov	r2, r6
    2428:	4969      	ldr	r1, [pc, #420]	; (25d0 <mpu_configure_regions_and_partition+0x1d4>)
    242a:	f002 ff6d 	bl	5308 <log_string_sync>
			return -EINVAL;
    242e:	f06f 0415 	mvn.w	r4, #21
    2432:	e016      	b.n	2462 <mpu_configure_regions_and_partition+0x66>
	return -EINVAL;
    2434:	f06f 0515 	mvn.w	r5, #21
    2438:	e067      	b.n	250a <mpu_configure_regions_and_partition+0x10e>
		int u_reg_index =
			get_region_index(regions[i]->start, regions[i]->size);

		if ((u_reg_index == -EINVAL) ||
			(u_reg_index > (reg_index - 1))) {
			LOG_ERR("Invalid underlying region index %u",
    243a:	f04f 0000 	mov.w	r0, #0
    243e:	2301      	movs	r3, #1
    2440:	f363 0002 	bfi	r0, r3, #0, #3
    2444:	f36f 00c5 	bfc	r0, #3, #3
    2448:	4b5f      	ldr	r3, [pc, #380]	; (25c8 <mpu_configure_regions_and_partition+0x1cc>)
    244a:	4a60      	ldr	r2, [pc, #384]	; (25cc <mpu_configure_regions_and_partition+0x1d0>)
    244c:	1a9b      	subs	r3, r3, r2
    244e:	f3c3 03c9 	ubfx	r3, r3, #3, #10
    2452:	f363 108f 	bfi	r0, r3, #6, #10
    2456:	462a      	mov	r2, r5
    2458:	495e      	ldr	r1, [pc, #376]	; (25d4 <mpu_configure_regions_and_partition+0x1d8>)
    245a:	f002 ff55 	bl	5308 <log_string_sync>
				u_reg_index);
			return -EINVAL;
    245e:	f06f 0415 	mvn.w	r4, #21
			reg_index++;
		}
	}

	return reg_index;
}
    2462:	4620      	mov	r0, r4
    2464:	b007      	add	sp, #28
    2466:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if ((regions[i]->start == u_reg_base) &&
    246a:	45ba      	cmp	sl, r7
    246c:	d166      	bne.n	253c <mpu_configure_regions_and_partition+0x140>
			mpu_configure_region(u_reg_index, regions[i]);
    246e:	b2e8      	uxtb	r0, r5
    2470:	f003 fa53 	bl	591a <mpu_configure_region>
    2474:	e02b      	b.n	24ce <mpu_configure_regions_and_partition+0xd2>
	MPU->RNR = index;
    2476:	4a58      	ldr	r2, [pc, #352]	; (25d8 <mpu_configure_regions_and_partition+0x1dc>)
    2478:	f8c2 c008 	str.w	ip, [r2, #8]
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    247c:	68d3      	ldr	r3, [r2, #12]
    247e:	f003 031f 	and.w	r3, r3, #31
		| (base & MPU_RBAR_BASE_Msk);
    2482:	f020 001f 	bic.w	r0, r0, #31
    2486:	4318      	orrs	r0, r3
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    2488:	60d0      	str	r0, [r2, #12]
				mpu_configure_region(reg_index, regions[i]);
    248a:	f858 1009 	ldr.w	r1, [r8, r9]
    248e:	b2e0      	uxtb	r0, r4
    2490:	f003 fa43 	bl	591a <mpu_configure_region>
    2494:	4604      	mov	r4, r0
			if (reg_index == -EINVAL) {
    2496:	f110 0f16 	cmn.w	r0, #22
    249a:	d0e2      	beq.n	2462 <mpu_configure_regions_and_partition+0x66>
			reg_index++;
    249c:	3401      	adds	r4, #1
    249e:	e016      	b.n	24ce <mpu_configure_regions_and_partition+0xd2>
				regions[i]->start - 1);
    24a0:	3b01      	subs	r3, #1
	MPU->RNR = index;
    24a2:	494d      	ldr	r1, [pc, #308]	; (25d8 <mpu_configure_regions_and_partition+0x1dc>)
    24a4:	f8c1 c008 	str.w	ip, [r1, #8]
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    24a8:	690a      	ldr	r2, [r1, #16]
    24aa:	f002 021f 	and.w	r2, r2, #31
		| (limit & MPU_RLAR_LIMIT_Msk);
    24ae:	f023 031f 	bic.w	r3, r3, #31
    24b2:	4313      	orrs	r3, r2
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    24b4:	610b      	str	r3, [r1, #16]
				mpu_configure_region(reg_index, regions[i]);
    24b6:	f858 1009 	ldr.w	r1, [r8, r9]
    24ba:	b2e0      	uxtb	r0, r4
    24bc:	f003 fa2d 	bl	591a <mpu_configure_region>
    24c0:	4604      	mov	r4, r0
			if (reg_index == -EINVAL) {
    24c2:	f110 0f16 	cmn.w	r0, #22
    24c6:	d0cc      	beq.n	2462 <mpu_configure_regions_and_partition+0x66>
			reg_index++;
    24c8:	3401      	adds	r4, #1
    24ca:	e000      	b.n	24ce <mpu_configure_regions_and_partition+0xd2>
			reg_index++;
    24cc:	3401      	adds	r4, #1
	for (i = 0; i < regions_num; i++) {
    24ce:	3601      	adds	r6, #1
    24d0:	455e      	cmp	r6, fp
    24d2:	dac6      	bge.n	2462 <mpu_configure_regions_and_partition+0x66>
		if (regions[i]->size == 0U) {
    24d4:	ea4f 0986 	mov.w	r9, r6, lsl #2
    24d8:	f858 5026 	ldr.w	r5, [r8, r6, lsl #2]
    24dc:	686f      	ldr	r7, [r5, #4]
    24de:	2f00      	cmp	r7, #0
    24e0:	d0f5      	beq.n	24ce <mpu_configure_regions_and_partition+0xd2>
		if (do_sanity_check &&
    24e2:	9b01      	ldr	r3, [sp, #4]
    24e4:	b123      	cbz	r3, 24f0 <mpu_configure_regions_and_partition+0xf4>
			(!mpu_partition_is_valid(regions[i]))) {
    24e6:	4628      	mov	r0, r5
    24e8:	f003 fa05 	bl	58f6 <mpu_partition_is_valid>
		if (do_sanity_check &&
    24ec:	2800      	cmp	r0, #0
    24ee:	d08e      	beq.n	240e <mpu_configure_regions_and_partition+0x12>
			get_region_index(regions[i]->start, regions[i]->size);
    24f0:	f8d5 a000 	ldr.w	sl, [r5]
	u32_t region_start_addr = arm_cmse_mpu_region_get(start);
    24f4:	4650      	mov	r0, sl
    24f6:	f003 fa2f 	bl	5958 <arm_cmse_mpu_region_get>
    24fa:	4605      	mov	r5, r0
	u32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    24fc:	eb07 000a 	add.w	r0, r7, sl
    2500:	3801      	subs	r0, #1
    2502:	f003 fa29 	bl	5958 <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    2506:	4285      	cmp	r5, r0
    2508:	d194      	bne.n	2434 <mpu_configure_regions_and_partition+0x38>
		if ((u_reg_index == -EINVAL) ||
    250a:	f115 0f16 	cmn.w	r5, #22
    250e:	d094      	beq.n	243a <mpu_configure_regions_and_partition+0x3e>
			(u_reg_index > (reg_index - 1))) {
    2510:	1e63      	subs	r3, r4, #1
		if ((u_reg_index == -EINVAL) ||
    2512:	42ab      	cmp	r3, r5
    2514:	db91      	blt.n	243a <mpu_configure_regions_and_partition+0x3e>
		u32_t u_reg_base = mpu_region_get_base(u_reg_index);
    2516:	46ac      	mov	ip, r5
	MPU->RNR = index;
    2518:	4b2f      	ldr	r3, [pc, #188]	; (25d8 <mpu_configure_regions_and_partition+0x1dc>)
    251a:	609d      	str	r5, [r3, #8]
	return MPU->RBAR & MPU_RBAR_BASE_Msk;
    251c:	68da      	ldr	r2, [r3, #12]
    251e:	f022 021f 	bic.w	r2, r2, #31
	MPU->RNR = index;
    2522:	609d      	str	r5, [r3, #8]
	return (MPU->RLAR & MPU_RLAR_LIMIT_Msk) | (~MPU_RLAR_LIMIT_Msk);
    2524:	691f      	ldr	r7, [r3, #16]
    2526:	f047 071f 	orr.w	r7, r7, #31
		u32_t reg_last = regions[i]->start + regions[i]->size - 1;
    252a:	f858 1009 	ldr.w	r1, [r8, r9]
    252e:	680b      	ldr	r3, [r1, #0]
    2530:	6848      	ldr	r0, [r1, #4]
    2532:	4418      	add	r0, r3
    2534:	f100 3aff 	add.w	sl, r0, #4294967295	; 0xffffffff
		if ((regions[i]->start == u_reg_base) &&
    2538:	4293      	cmp	r3, r2
    253a:	d096      	beq.n	246a <mpu_configure_regions_and_partition+0x6e>
		} else if (regions[i]->start == u_reg_base) {
    253c:	4293      	cmp	r3, r2
    253e:	d09a      	beq.n	2476 <mpu_configure_regions_and_partition+0x7a>
		} else if (reg_last == u_reg_last) {
    2540:	45ba      	cmp	sl, r7
    2542:	d0ad      	beq.n	24a0 <mpu_configure_regions_and_partition+0xa4>
				regions[i]->start - 1);
    2544:	3b01      	subs	r3, #1
	MPU->RNR = index;
    2546:	4924      	ldr	r1, [pc, #144]	; (25d8 <mpu_configure_regions_and_partition+0x1dc>)
    2548:	4665      	mov	r5, ip
    254a:	f8c1 c008 	str.w	ip, [r1, #8]
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    254e:	690a      	ldr	r2, [r1, #16]
    2550:	f002 021f 	and.w	r2, r2, #31
		| (limit & MPU_RLAR_LIMIT_Msk);
    2554:	f023 031f 	bic.w	r3, r3, #31
    2558:	4313      	orrs	r3, r2
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    255a:	610b      	str	r3, [r1, #16]
				mpu_configure_region(reg_index, regions[i]);
    255c:	f858 1009 	ldr.w	r1, [r8, r9]
    2560:	b2e0      	uxtb	r0, r4
    2562:	f003 f9da 	bl	591a <mpu_configure_region>
    2566:	4604      	mov	r4, r0
			if (reg_index == -EINVAL) {
    2568:	f110 0f16 	cmn.w	r0, #22
    256c:	f43f af79 	beq.w	2462 <mpu_configure_regions_and_partition+0x66>
			reg_index++;
    2570:	3001      	adds	r0, #1
	MPU->RNR = index;
    2572:	4b19      	ldr	r3, [pc, #100]	; (25d8 <mpu_configure_regions_and_partition+0x1dc>)
    2574:	609d      	str	r5, [r3, #8]
	attr->rbar = MPU->RBAR &
    2576:	68d9      	ldr	r1, [r3, #12]
    2578:	f89d 2010 	ldrb.w	r2, [sp, #16]
    257c:	f361 0204 	bfi	r2, r1, #0, #5
    2580:	f88d 2010 	strb.w	r2, [sp, #16]
	attr->mair_idx = (MPU->RLAR & MPU_RLAR_AttrIndx_Msk) >>
    2584:	691b      	ldr	r3, [r3, #16]
    2586:	f3c3 0342 	ubfx	r3, r3, #1, #3
    258a:	b2d2      	uxtb	r2, r2
    258c:	f363 1247 	bfi	r2, r3, #5, #3
    2590:	f88d 2010 	strb.w	r2, [sp, #16]
			fill_region.base = regions[i]->start +
    2594:	f858 2009 	ldr.w	r2, [r8, r9]
    2598:	6811      	ldr	r1, [r2, #0]
				regions[i]->size;
    259a:	6854      	ldr	r4, [r2, #4]
			fill_region.base = regions[i]->start +
    259c:	4421      	add	r1, r4
    259e:	9102      	str	r1, [sp, #8]
			REGION_LIMIT_ADDR((regions[i]->start +
    25a0:	6813      	ldr	r3, [r2, #0]
    25a2:	4423      	add	r3, r4
    25a4:	f023 031f 	bic.w	r3, r3, #31
    25a8:	eba7 070a 	sub.w	r7, r7, sl
    25ac:	441f      	add	r7, r3
    25ae:	3f01      	subs	r7, #1
    25b0:	f027 071f 	bic.w	r7, r7, #31
			fill_region.attr.r_limit =
    25b4:	9705      	str	r7, [sp, #20]
				region_allocate_and_init(reg_index,
    25b6:	a902      	add	r1, sp, #8
    25b8:	b2c0      	uxtb	r0, r0
    25ba:	f7ff fefb 	bl	23b4 <region_allocate_and_init>
    25be:	4604      	mov	r4, r0
			if (reg_index == -EINVAL) {
    25c0:	f110 0f16 	cmn.w	r0, #22
    25c4:	d182      	bne.n	24cc <mpu_configure_regions_and_partition+0xd0>
    25c6:	e74c      	b.n	2462 <mpu_configure_regions_and_partition+0x66>
    25c8:	00007e54 	.word	0x00007e54
    25cc:	00007e44 	.word	0x00007e44
    25d0:	000085d0 	.word	0x000085d0
    25d4:	000085f4 	.word	0x000085f4
    25d8:	e000ed90 	.word	0xe000ed90

000025dc <mpu_configure_dynamic_mpu_regions>:
 * If the dynamic MPU regions configuration has not been successfully
 * performed, the error signal is propagated to the caller of the function.
 */
static int mpu_configure_dynamic_mpu_regions(const struct k_mem_partition
	*dynamic_regions[], u8_t regions_num)
{
    25dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    25de:	4605      	mov	r5, r0
    25e0:	460e      	mov	r6, r1
	int mpu_reg_index = static_regions_num;
    25e2:	4b10      	ldr	r3, [pc, #64]	; (2624 <mpu_configure_dynamic_mpu_regions+0x48>)
    25e4:	781f      	ldrb	r7, [r3, #0]
    25e6:	463b      	mov	r3, r7

	/* Disable all MPU regions except for the static ones. */
	for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    25e8:	e004      	b.n	25f4 <mpu_configure_dynamic_mpu_regions+0x18>
  mpu->RNR = rnr;
    25ea:	4a0f      	ldr	r2, [pc, #60]	; (2628 <mpu_configure_dynamic_mpu_regions+0x4c>)
    25ec:	6093      	str	r3, [r2, #8]
  mpu->RLAR = 0U;
    25ee:	2400      	movs	r4, #0
    25f0:	6114      	str	r4, [r2, #16]
    25f2:	3301      	adds	r3, #1
    25f4:	2b0f      	cmp	r3, #15
    25f6:	ddf8      	ble.n	25ea <mpu_configure_dynamic_mpu_regions+0xe>

#if defined(CONFIG_MPU_GAP_FILLING)
	/* Reset MPU regions inside which dynamic memory regions may
	 * be programmed.
	 */
	for (int i = 0; i < MPU_DYNAMIC_REGION_AREAS_NUM; i++) {
    25f8:	2400      	movs	r4, #0
    25fa:	e00a      	b.n	2612 <mpu_configure_dynamic_mpu_regions+0x36>
		region_init(dyn_reg_info[i].index,
    25fc:	4b0b      	ldr	r3, [pc, #44]	; (262c <mpu_configure_dynamic_mpu_regions+0x50>)
    25fe:	eb04 0284 	add.w	r2, r4, r4, lsl #2
    2602:	eb03 0182 	add.w	r1, r3, r2, lsl #2
    2606:	3104      	adds	r1, #4
    2608:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    260c:	f7ff feba 	bl	2384 <region_init>
	for (int i = 0; i < MPU_DYNAMIC_REGION_AREAS_NUM; i++) {
    2610:	3401      	adds	r4, #1
    2612:	2c00      	cmp	r4, #0
    2614:	ddf2      	ble.n	25fc <mpu_configure_dynamic_mpu_regions+0x20>

	/* In ARMv8-M architecture the dynamic regions are programmed on SRAM,
	 * forming a full partition of the background area, specified by the
	 * given boundaries.
	 */
	mpu_reg_index = mpu_configure_regions_and_partition(dynamic_regions,
    2616:	2301      	movs	r3, #1
    2618:	463a      	mov	r2, r7
    261a:	4631      	mov	r1, r6
    261c:	4628      	mov	r0, r5
    261e:	f7ff feed 	bl	23fc <mpu_configure_regions_and_partition>
	mpu_reg_index = mpu_configure_regions(dynamic_regions,
		regions_num, mpu_reg_index, true);

#endif /* CONFIG_MPU_GAP_FILLING */
	return mpu_reg_index;
}
    2622:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2624:	20002727 	.word	0x20002727
    2628:	e000ed90 	.word	0xe000ed90
    262c:	200025b0 	.word	0x200025b0

00002630 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    2630:	4b03      	ldr	r3, [pc, #12]	; (2640 <arm_core_mpu_enable+0x10>)
    2632:	2205      	movs	r2, #5
    2634:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    2636:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    263a:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    263e:	4770      	bx	lr
    2640:	e000ed90 	.word	0xe000ed90

00002644 <arm_core_mpu_disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    2644:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    2648:	4b01      	ldr	r3, [pc, #4]	; (2650 <arm_core_mpu_disable+0xc>)
    264a:	2200      	movs	r2, #0
    264c:	605a      	str	r2, [r3, #4]
}
    264e:	4770      	bx	lr
    2650:	e000ed90 	.word	0xe000ed90

00002654 <arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
static int arm_mpu_init(struct device *arg)
{
    2654:	b538      	push	{r3, r4, r5, lr}
	u32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    2656:	4b0e      	ldr	r3, [pc, #56]	; (2690 <arm_mpu_init+0x3c>)
    2658:	681d      	ldr	r5, [r3, #0]
    265a:	2d10      	cmp	r5, #16
    265c:	d815      	bhi.n	268a <arm_mpu_init+0x36>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    265e:	f7ff fff1 	bl	2644 <arm_core_mpu_disable>

	/* Architecture-specific configuration */
	mpu_init();
    2662:	f7ff fe87 	bl	2374 <mpu_init>

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    2666:	2400      	movs	r4, #0
    2668:	42a5      	cmp	r5, r4
    266a:	d908      	bls.n	267e <arm_mpu_init+0x2a>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
    266c:	4b08      	ldr	r3, [pc, #32]	; (2690 <arm_mpu_init+0x3c>)
    266e:	6859      	ldr	r1, [r3, #4]
    2670:	eb01 1104 	add.w	r1, r1, r4, lsl #4
    2674:	4620      	mov	r0, r4
    2676:	f7ff fe85 	bl	2384 <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    267a:	3401      	adds	r4, #1
    267c:	e7f4      	b.n	2668 <arm_mpu_init+0x14>
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    267e:	4b05      	ldr	r3, [pc, #20]	; (2694 <arm_mpu_init+0x40>)
    2680:	701d      	strb	r5, [r3, #0]


	arm_core_mpu_enable();
    2682:	f7ff ffd5 	bl	2630 <arm_core_mpu_enable>
	__ASSERT(
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		DT_NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */
	return 0;
    2686:	2000      	movs	r0, #0
}
    2688:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
    268a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    268e:	e7fb      	b.n	2688 <arm_mpu_init+0x34>
    2690:	00008628 	.word	0x00008628
    2694:	20002727 	.word	0x20002727

00002698 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    2698:	4b01      	ldr	r3, [pc, #4]	; (26a0 <__stdout_hook_install+0x8>)
    269a:	6018      	str	r0, [r3, #0]
}
    269c:	4770      	bx	lr
    269e:	bf00      	nop
    26a0:	20005740 	.word	0x20005740

000026a4 <gpiote_channel_alloc>:
	return port->config->config_info;
}

static int gpiote_channel_alloc(u32_t abs_pin, nrf_gpiote_polarity_t polarity)
{
	for (u8_t channel = 0; channel < GPIOTE_CH_NUM; ++channel) {
    26a4:	2300      	movs	r3, #0
    26a6:	2b07      	cmp	r3, #7
    26a8:	d83d      	bhi.n	2726 <gpiote_channel_alloc+0x82>
{
    26aa:	b4f0      	push	{r4, r5, r6, r7}
    p_reg->CONFIG[idx] = 0;
}

NRF_STATIC_INLINE bool nrf_gpiote_te_is_enabled(NRF_GPIOTE_Type const * p_reg, uint32_t idx)
{
    return (p_reg->CONFIG[idx] & GPIOTE_CONFIG_MODE_Msk) != GPIOTE_CONFIG_MODE_Disabled;
    26ac:	f503 72a2 	add.w	r2, r3, #324	; 0x144
    26b0:	4c1e      	ldr	r4, [pc, #120]	; (272c <gpiote_channel_alloc+0x88>)
    26b2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
		if (!nrf_gpiote_te_is_enabled(NRF_GPIOTE, channel)) {
    26b6:	f012 0f03 	tst.w	r2, #3
    26ba:	d007      	beq.n	26cc <gpiote_channel_alloc+0x28>
	for (u8_t channel = 0; channel < GPIOTE_CH_NUM; ++channel) {
    26bc:	3301      	adds	r3, #1
    26be:	b2db      	uxtb	r3, r3
    26c0:	2b07      	cmp	r3, #7
    26c2:	d9f3      	bls.n	26ac <gpiote_channel_alloc+0x8>
			nrf_gpiote_int_enable(NRF_GPIOTE, BIT(channel));
			return 0;
		}
	}

	return -ENODEV;
    26c4:	f06f 0012 	mvn.w	r0, #18
}
    26c8:	bcf0      	pop	{r4, r5, r6, r7}
    26ca:	4770      	bx	lr
			nrf_gpiote_event_t evt =
    26cc:	f103 0240 	add.w	r2, r3, #64	; 0x40
    26d0:	0092      	lsls	r2, r2, #2
    26d2:	b294      	uxth	r4, r2
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    26d4:	4e15      	ldr	r6, [pc, #84]	; (272c <gpiote_channel_alloc+0x88>)
    26d6:	f503 75a2 	add.w	r5, r3, #324	; 0x144
    26da:	f856 2025 	ldr.w	r2, [r6, r5, lsl #2]
    26de:	f422 3247 	bic.w	r2, r2, #203776	; 0x31c00
    26e2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    26e6:	f846 2025 	str.w	r2, [r6, r5, lsl #2]
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    26ea:	f856 7025 	ldr.w	r7, [r6, r5, lsl #2]
    26ee:	0202      	lsls	r2, r0, #8
    26f0:	f402 52f8 	and.w	r2, r2, #7936	; 0x1f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk);
    26f4:	0409      	lsls	r1, r1, #16
    26f6:	f401 3140 	and.w	r1, r1, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    26fa:	430a      	orrs	r2, r1
    26fc:	433a      	orrs	r2, r7
    26fe:	f846 2025 	str.w	r2, [r6, r5, lsl #2]
    return ((uint32_t)p_reg + event);
    2702:	f104 42a0 	add.w	r2, r4, #1342177280	; 0x50000000
    2706:	f502 4250 	add.w	r2, r2, #53248	; 0xd000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    270a:	2000      	movs	r0, #0
    270c:	6010      	str	r0, [r2, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    270e:	f856 2025 	ldr.w	r2, [r6, r5, lsl #2]
    2712:	f042 0201 	orr.w	r2, r2, #1
    2716:	f846 2025 	str.w	r2, [r6, r5, lsl #2]
			nrf_gpiote_int_enable(NRF_GPIOTE, BIT(channel));
    271a:	2201      	movs	r2, #1
    271c:	fa02 f303 	lsl.w	r3, r2, r3
    p_reg->INTENSET = mask;
    2720:	f8c6 3304 	str.w	r3, [r6, #772]	; 0x304
			return 0;
    2724:	e7d0      	b.n	26c8 <gpiote_channel_alloc+0x24>
	return -ENODEV;
    2726:	f06f 0012 	mvn.w	r0, #18
}
    272a:	4770      	bx	lr
    272c:	5000d000 	.word	0x5000d000

00002730 <gpiote_channel_free>:

static void gpiote_channel_free(u32_t abs_pin)
{
    2730:	b410      	push	{r4}
    return p_reg->INTENSET & mask;
    2732:	4b13      	ldr	r3, [pc, #76]	; (2780 <gpiote_channel_free+0x50>)
    2734:	f8d3 4304 	ldr.w	r4, [r3, #772]	; 0x304
    2738:	b2e4      	uxtb	r4, r4
	u32_t intenset = nrf_gpiote_int_enable_check(NRF_GPIOTE,
						     NRF_GPIOTE_INT_IN_MASK);

	for (size_t i = 0; i < GPIOTE_CH_NUM; i++) {
    273a:	2300      	movs	r3, #0
    273c:	e000      	b.n	2740 <gpiote_channel_free+0x10>
    273e:	3301      	adds	r3, #1
    2740:	2b07      	cmp	r3, #7
    2742:	d81b      	bhi.n	277c <gpiote_channel_free+0x4c>
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    2744:	f503 72a2 	add.w	r2, r3, #324	; 0x144
    2748:	490d      	ldr	r1, [pc, #52]	; (2780 <gpiote_channel_free+0x50>)
    274a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
    274e:	f3c2 2204 	ubfx	r2, r2, #8, #5
		if ((nrf_gpiote_event_pin_get(NRF_GPIOTE, i) == abs_pin)
    2752:	4290      	cmp	r0, r2
    2754:	d1f3      	bne.n	273e <gpiote_channel_free+0xe>
		    && (intenset & BIT(i))) {
    2756:	fa24 f203 	lsr.w	r2, r4, r3
    275a:	f012 0f01 	tst.w	r2, #1
    275e:	d0ee      	beq.n	273e <gpiote_channel_free+0xe>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Event;
    2760:	460a      	mov	r2, r1
    2762:	f503 70a2 	add.w	r0, r3, #324	; 0x144
    2766:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
    276a:	f021 0101 	bic.w	r1, r1, #1
    276e:	f842 1020 	str.w	r1, [r2, r0, lsl #2]
			nrf_gpiote_event_disable(NRF_GPIOTE, i);
			nrf_gpiote_int_disable(NRF_GPIOTE, BIT(i));
    2772:	2101      	movs	r1, #1
    2774:	fa01 f303 	lsl.w	r3, r1, r3
    p_reg->INTENCLR = mask;
    2778:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
			return;
		}
	}
}
    277c:	bc10      	pop	{r4}
    277e:	4770      	bx	lr
    2780:	5000d000 	.word	0x5000d000

00002784 <gpiote_pin_int_cfg>:
	}
	return NRF_GPIO_PIN_SENSE_LOW;
}

static int gpiote_pin_int_cfg(struct device *port, u32_t pin)
{
    2784:	b570      	push	{r4, r5, r6, lr}
    2786:	460c      	mov	r4, r1
	return port->driver_data;
    2788:	6886      	ldr	r6, [r0, #8]
	return port->config->config_info;
    278a:	6803      	ldr	r3, [r0, #0]
    278c:	689b      	ldr	r3, [r3, #8]
	struct gpio_nrfx_data *data = get_port_data(port);
	const struct gpio_nrfx_cfg *cfg = get_port_cfg(port);
	u32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    278e:	791b      	ldrb	r3, [r3, #4]
    2790:	f001 051f 	and.w	r5, r1, #31
    2794:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	int res = 0;

	gpiote_channel_free(abs_pin);
    2798:	4628      	mov	r0, r5
    279a:	f7ff ffc9 	bl	2730 <gpiote_channel_free>
NRF_STATIC_INLINE void nrf_gpio_cfg_sense_set(uint32_t             pin_number,
                                              nrf_gpio_pin_sense_t sense_config)
{
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    /*lint -e{845} // A zero has been given as right argument to operator '|'" */
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    279e:	4a26      	ldr	r2, [pc, #152]	; (2838 <CONFIG_MAIN_STACK_SIZE+0x38>)
    27a0:	f105 0180 	add.w	r1, r5, #128	; 0x80
    27a4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
    27a8:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000

    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    27ac:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	nrf_gpio_cfg_sense_set(abs_pin, NRF_GPIO_PIN_NOSENSE);

	/* Pins trigger interrupts only if pin has been configured to do so
	 * and callback has been enabled for that pin.
	 */
	if ((data->pin_int_en & BIT(pin)) && (data->int_en & BIT(pin))) {
    27b0:	68b3      	ldr	r3, [r6, #8]
    27b2:	40e3      	lsrs	r3, r4
    27b4:	f013 0f01 	tst.w	r3, #1
    27b8:	d039      	beq.n	282e <CONFIG_MAIN_STACK_SIZE+0x2e>
    27ba:	68f3      	ldr	r3, [r6, #12]
    27bc:	40e3      	lsrs	r3, r4
    27be:	f013 0f01 	tst.w	r3, #1
    27c2:	d036      	beq.n	2832 <CONFIG_MAIN_STACK_SIZE+0x32>
		if (data->trig_edge & BIT(pin)) {
    27c4:	6973      	ldr	r3, [r6, #20]
    27c6:	40e3      	lsrs	r3, r4
    27c8:	f013 0f01 	tst.w	r3, #1
    27cc:	d018      	beq.n	2800 <CONFIG_MAIN_STACK_SIZE>
		/* For edge triggering we use GPIOTE channels. */
			nrf_gpiote_polarity_t pol;

			if (data->double_edge & BIT(pin)) {
    27ce:	69b3      	ldr	r3, [r6, #24]
    27d0:	40e3      	lsrs	r3, r4
    27d2:	f013 0f01 	tst.w	r3, #1
    27d6:	d10c      	bne.n	27f2 <gpiote_pin_int_cfg+0x6e>
				pol = NRF_GPIOTE_POLARITY_TOGGLE;
			} else if (((data->active_level & BIT(pin)) != 0U)
    27d8:	6933      	ldr	r3, [r6, #16]
    27da:	40e3      	lsrs	r3, r4
    27dc:	f003 0201 	and.w	r2, r3, #1
				   ^ ((BIT(pin) & data->inverted) != 0)) {
    27e0:	69f3      	ldr	r3, [r6, #28]
    27e2:	fa23 f404 	lsr.w	r4, r3, r4
			} else if (((data->active_level & BIT(pin)) != 0U)
    27e6:	f004 0401 	and.w	r4, r4, #1
    27ea:	42a2      	cmp	r2, r4
    27ec:	d006      	beq.n	27fc <gpiote_pin_int_cfg+0x78>
				pol = NRF_GPIOTE_POLARITY_LOTOHI;
    27ee:	2101      	movs	r1, #1
    27f0:	e000      	b.n	27f4 <gpiote_pin_int_cfg+0x70>
				pol = NRF_GPIOTE_POLARITY_TOGGLE;
    27f2:	2103      	movs	r1, #3
			} else {
				pol = NRF_GPIOTE_POLARITY_HITOLO;
			}

			res = gpiote_channel_alloc(abs_pin, pol);
    27f4:	4628      	mov	r0, r5
    27f6:	f7ff ff55 	bl	26a4 <gpiote_channel_alloc>
    27fa:	e019      	b.n	2830 <CONFIG_MAIN_STACK_SIZE+0x30>
				pol = NRF_GPIOTE_POLARITY_HITOLO;
    27fc:	2102      	movs	r1, #2
    27fe:	e7f9      	b.n	27f4 <gpiote_pin_int_cfg+0x70>
	if ((BIT(pin) & (data->active_level ^ data->inverted)) != 0) {
    2800:	6931      	ldr	r1, [r6, #16]
    2802:	69f3      	ldr	r3, [r6, #28]
    2804:	4059      	eors	r1, r3
    2806:	fa21 f404 	lsr.w	r4, r1, r4
    280a:	f014 0f01 	tst.w	r4, #1
    280e:	d10c      	bne.n	282a <CONFIG_MAIN_STACK_SIZE+0x2a>
	return NRF_GPIO_PIN_SENSE_LOW;
    2810:	2103      	movs	r1, #3
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    2812:	4a09      	ldr	r2, [pc, #36]	; (2838 <CONFIG_MAIN_STACK_SIZE+0x38>)
    2814:	3580      	adds	r5, #128	; 0x80
    2816:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
    281a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    281e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    2822:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
	int res = 0;
    2826:	2000      	movs	r0, #0
}
    2828:	e002      	b.n	2830 <CONFIG_MAIN_STACK_SIZE+0x30>
		return NRF_GPIO_PIN_SENSE_HIGH;
    282a:	2102      	movs	r1, #2
    282c:	e7f1      	b.n	2812 <CONFIG_MAIN_STACK_SIZE+0x12>
	int res = 0;
    282e:	2000      	movs	r0, #0

			nrf_gpio_cfg_sense_set(abs_pin, sense);
		}
	}
	return res;
}
    2830:	bd70      	pop	{r4, r5, r6, pc}
	int res = 0;
    2832:	2000      	movs	r0, #0
	return res;
    2834:	e7fc      	b.n	2830 <CONFIG_MAIN_STACK_SIZE+0x30>
    2836:	bf00      	nop
    2838:	50842500 	.word	0x50842500

0000283c <gpio_nrfx_config>:

static int gpio_nrfx_config(struct device *port, int access_op,
			    u32_t pin, int flags)
{
    283c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2840:	b083      	sub	sp, #12
    2842:	4607      	mov	r7, r0
    2844:	461e      	mov	r6, r3
	return port->driver_data;
    2846:	6884      	ldr	r4, [r0, #8]
	nrf_gpio_pin_dir_t dir;
	nrf_gpio_pin_input_t input;
	u8_t from_pin;
	u8_t to_pin;

	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK)) {
    2848:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
    284c:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
    2850:	d038      	beq.n	28c4 <gpio_nrfx_config+0x88>
    2852:	dc16      	bgt.n	2882 <gpio_nrfx_config+0x46>
    2854:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
    2858:	d037      	beq.n	28ca <gpio_nrfx_config+0x8e>
    285a:	dd05      	ble.n	2868 <gpio_nrfx_config+0x2c>
    285c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
    2860:	d10c      	bne.n	287c <gpio_nrfx_config+0x40>
	case GPIO_DS_DFLT_LOW | GPIO_DS_DFLT_HIGH:
		drive = NRF_GPIO_PIN_S0S1;
		break;
	case GPIO_DS_DFLT_LOW | GPIO_DS_ALT_HIGH:
		drive = NRF_GPIO_PIN_S0H1;
    2862:	f04f 0802 	mov.w	r8, #2
    2866:	e01b      	b.n	28a0 <gpio_nrfx_config+0x64>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK)) {
    2868:	b393      	cbz	r3, 28d0 <gpio_nrfx_config+0x94>
    286a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    286e:	d102      	bne.n	2876 <gpio_nrfx_config+0x3a>
	case GPIO_DS_DFLT_LOW | GPIO_DS_DISCONNECT_HIGH:
		drive = NRF_GPIO_PIN_S0D1;
		break;

	case GPIO_DS_ALT_LOW | GPIO_DS_DFLT_HIGH:
		drive = NRF_GPIO_PIN_H0S1;
    2870:	f04f 0801 	mov.w	r8, #1
    2874:	e014      	b.n	28a0 <gpio_nrfx_config+0x64>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK)) {
    2876:	f06f 0315 	mvn.w	r3, #21
    287a:	e0a0      	b.n	29be <gpio_nrfx_config+0x182>
    287c:	f06f 0315 	mvn.w	r3, #21
    2880:	e09d      	b.n	29be <gpio_nrfx_config+0x182>
    2882:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
    2886:	d026      	beq.n	28d6 <gpio_nrfx_config+0x9a>
    2888:	f5b3 4f50 	cmp.w	r3, #53248	; 0xd000
    288c:	d102      	bne.n	2894 <gpio_nrfx_config+0x58>
		break;
	case GPIO_DS_ALT_LOW | GPIO_DS_ALT_HIGH:
		drive = NRF_GPIO_PIN_H0H1;
		break;
	case GPIO_DS_ALT_LOW | GPIO_DS_DISCONNECT_HIGH:
		drive = NRF_GPIO_PIN_H0D1;
    288e:	f04f 0807 	mov.w	r8, #7
    2892:	e005      	b.n	28a0 <gpio_nrfx_config+0x64>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK)) {
    2894:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
    2898:	f040 8095 	bne.w	29c6 <gpio_nrfx_config+0x18a>

	case GPIO_DS_DISCONNECT_LOW | GPIO_DS_DFLT_HIGH:
		drive = NRF_GPIO_PIN_D0S1;
		break;
	case GPIO_DS_DISCONNECT_LOW | GPIO_DS_ALT_HIGH:
		drive = NRF_GPIO_PIN_D0H1;
    289c:	f04f 0805 	mov.w	r8, #5

	default:
		return -EINVAL;
	}

	if ((flags & GPIO_PUD_MASK) == GPIO_PUD_PULL_UP) {
    28a0:	f406 7340 	and.w	r3, r6, #768	; 0x300
    28a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    28a8:	d01b      	beq.n	28e2 <gpio_nrfx_config+0xa6>
		pull = NRF_GPIO_PIN_PULLUP;
	} else if ((flags & GPIO_PUD_MASK) == GPIO_PUD_PULL_DOWN) {
    28aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    28ae:	d015      	beq.n	28dc <gpio_nrfx_config+0xa0>
		pull = NRF_GPIO_PIN_PULLDOWN;
	} else {
		pull = NRF_GPIO_PIN_NOPULL;
    28b0:	2300      	movs	r3, #0
    28b2:	9301      	str	r3, [sp, #4]
	      ? NRF_GPIO_PIN_DIR_OUTPUT
	      : NRF_GPIO_PIN_DIR_INPUT;

	input = (dir == NRF_GPIO_PIN_DIR_INPUT)
		? NRF_GPIO_PIN_INPUT_CONNECT
		: NRF_GPIO_PIN_INPUT_DISCONNECT;
    28b4:	f006 0b01 	and.w	fp, r6, #1
    28b8:	46da      	mov	sl, fp

	if (access_op == GPIO_ACCESS_BY_PORT) {
    28ba:	2901      	cmp	r1, #1
    28bc:	d014      	beq.n	28e8 <gpio_nrfx_config+0xac>
		from_pin = 0U;
		to_pin   = 31U;
	} else {
		from_pin = pin;
    28be:	b2d5      	uxtb	r5, r2
		to_pin   = pin;
    28c0:	46a9      	mov	r9, r5
    28c2:	e03d      	b.n	2940 <gpio_nrfx_config+0x104>
		drive = NRF_GPIO_PIN_H0H1;
    28c4:	f04f 0803 	mov.w	r8, #3
    28c8:	e7ea      	b.n	28a0 <gpio_nrfx_config+0x64>
		drive = NRF_GPIO_PIN_D0S1;
    28ca:	f04f 0804 	mov.w	r8, #4
    28ce:	e7e7      	b.n	28a0 <gpio_nrfx_config+0x64>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK)) {
    28d0:	f04f 0800 	mov.w	r8, #0
    28d4:	e7e4      	b.n	28a0 <gpio_nrfx_config+0x64>
		drive = NRF_GPIO_PIN_S0D1;
    28d6:	f04f 0806 	mov.w	r8, #6
    28da:	e7e1      	b.n	28a0 <gpio_nrfx_config+0x64>
		pull = NRF_GPIO_PIN_PULLDOWN;
    28dc:	2301      	movs	r3, #1
    28de:	9301      	str	r3, [sp, #4]
    28e0:	e7e8      	b.n	28b4 <gpio_nrfx_config+0x78>
		pull = NRF_GPIO_PIN_PULLUP;
    28e2:	2303      	movs	r3, #3
    28e4:	9301      	str	r3, [sp, #4]
    28e6:	e7e5      	b.n	28b4 <gpio_nrfx_config+0x78>
		to_pin   = 31U;
    28e8:	f04f 091f 	mov.w	r9, #31
		from_pin = 0U;
    28ec:	2500      	movs	r5, #0
	}

	for (u8_t curr_pin = from_pin; curr_pin <= to_pin; ++curr_pin) {
    28ee:	e027      	b.n	2940 <gpio_nrfx_config+0x104>

		nrf_gpio_cfg(NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num,
					      curr_pin),
			     dir, input, pull, drive, NRF_GPIO_PIN_NOSENSE);

		WRITE_BIT(data->pin_int_en, curr_pin, flags & GPIO_INT);
    28f0:	68a3      	ldr	r3, [r4, #8]
    28f2:	2201      	movs	r2, #1
    28f4:	40aa      	lsls	r2, r5
    28f6:	ea23 0302 	bic.w	r3, r3, r2
    28fa:	e03d      	b.n	2978 <gpio_nrfx_config+0x13c>
		WRITE_BIT(data->trig_edge, curr_pin, flags & GPIO_INT_EDGE);
    28fc:	6963      	ldr	r3, [r4, #20]
    28fe:	2201      	movs	r2, #1
    2900:	408a      	lsls	r2, r1
    2902:	ea23 0302 	bic.w	r3, r3, r2
    2906:	e03f      	b.n	2988 <gpio_nrfx_config+0x14c>
		WRITE_BIT(data->double_edge, curr_pin,
    2908:	69a3      	ldr	r3, [r4, #24]
    290a:	2201      	movs	r2, #1
    290c:	408a      	lsls	r2, r1
    290e:	ea23 0302 	bic.w	r3, r3, r2
    2912:	e041      	b.n	2998 <gpio_nrfx_config+0x15c>
			  flags & GPIO_INT_DOUBLE_EDGE);
		WRITE_BIT(data->active_level, curr_pin,
    2914:	6923      	ldr	r3, [r4, #16]
    2916:	2201      	movs	r2, #1
    2918:	408a      	lsls	r2, r1
    291a:	ea23 0302 	bic.w	r3, r3, r2
    291e:	e043      	b.n	29a8 <gpio_nrfx_config+0x16c>
			  flags & GPIO_INT_ACTIVE_HIGH);
		WRITE_BIT(data->inverted, curr_pin, flags & GPIO_POL_INV);
    2920:	69e3      	ldr	r3, [r4, #28]
    2922:	2201      	movs	r2, #1
    2924:	fa02 f101 	lsl.w	r1, r2, r1
    2928:	ea23 0101 	bic.w	r1, r3, r1
    292c:	61e1      	str	r1, [r4, #28]

		res = gpiote_pin_int_cfg(port, curr_pin);
    292e:	4629      	mov	r1, r5
    2930:	4638      	mov	r0, r7
    2932:	f7ff ff27 	bl	2784 <gpiote_pin_int_cfg>
		if (res != 0) {
    2936:	4603      	mov	r3, r0
    2938:	2800      	cmp	r0, #0
    293a:	d140      	bne.n	29be <gpio_nrfx_config+0x182>
	for (u8_t curr_pin = from_pin; curr_pin <= to_pin; ++curr_pin) {
    293c:	3501      	adds	r5, #1
    293e:	b2ed      	uxtb	r5, r5
    2940:	45a9      	cmp	r9, r5
    2942:	d33b      	bcc.n	29bc <gpio_nrfx_config+0x180>
	return port->config->config_info;
    2944:	683b      	ldr	r3, [r7, #0]
    2946:	689b      	ldr	r3, [r3, #8]
		nrf_gpio_cfg(NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num,
    2948:	791a      	ldrb	r2, [r3, #4]
    294a:	4629      	mov	r1, r5
    294c:	f005 031f 	and.w	r3, r5, #31
    2950:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
                               | ((uint32_t)input << GPIO_PIN_CNF_INPUT_Pos)
    2954:	ea4b 024a 	orr.w	r2, fp, sl, lsl #1
                               | ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)
    2958:	9801      	ldr	r0, [sp, #4]
    295a:	ea42 0280 	orr.w	r2, r2, r0, lsl #2
                               | ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos)
    295e:	ea42 2208 	orr.w	r2, r2, r8, lsl #8
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    2962:	3380      	adds	r3, #128	; 0x80
    2964:	4819      	ldr	r0, [pc, #100]	; (29cc <gpio_nrfx_config+0x190>)
    2966:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		WRITE_BIT(data->pin_int_en, curr_pin, flags & GPIO_INT);
    296a:	f016 0f02 	tst.w	r6, #2
    296e:	d0bf      	beq.n	28f0 <gpio_nrfx_config+0xb4>
    2970:	68a3      	ldr	r3, [r4, #8]
    2972:	2201      	movs	r2, #1
    2974:	40aa      	lsls	r2, r5
    2976:	4313      	orrs	r3, r2
    2978:	60a3      	str	r3, [r4, #8]
		WRITE_BIT(data->trig_edge, curr_pin, flags & GPIO_INT_EDGE);
    297a:	f016 0f20 	tst.w	r6, #32
    297e:	d0bd      	beq.n	28fc <gpio_nrfx_config+0xc0>
    2980:	6963      	ldr	r3, [r4, #20]
    2982:	2201      	movs	r2, #1
    2984:	408a      	lsls	r2, r1
    2986:	4313      	orrs	r3, r2
    2988:	6163      	str	r3, [r4, #20]
		WRITE_BIT(data->double_edge, curr_pin,
    298a:	f016 0f40 	tst.w	r6, #64	; 0x40
    298e:	d0bb      	beq.n	2908 <gpio_nrfx_config+0xcc>
    2990:	69a3      	ldr	r3, [r4, #24]
    2992:	2201      	movs	r2, #1
    2994:	408a      	lsls	r2, r1
    2996:	4313      	orrs	r3, r2
    2998:	61a3      	str	r3, [r4, #24]
		WRITE_BIT(data->active_level, curr_pin,
    299a:	f016 0f04 	tst.w	r6, #4
    299e:	d0b9      	beq.n	2914 <gpio_nrfx_config+0xd8>
    29a0:	6923      	ldr	r3, [r4, #16]
    29a2:	2201      	movs	r2, #1
    29a4:	408a      	lsls	r2, r1
    29a6:	4313      	orrs	r3, r2
    29a8:	6123      	str	r3, [r4, #16]
		WRITE_BIT(data->inverted, curr_pin, flags & GPIO_POL_INV);
    29aa:	f016 0f80 	tst.w	r6, #128	; 0x80
    29ae:	d0b7      	beq.n	2920 <gpio_nrfx_config+0xe4>
    29b0:	69e3      	ldr	r3, [r4, #28]
    29b2:	2201      	movs	r2, #1
    29b4:	fa02 f101 	lsl.w	r1, r2, r1
    29b8:	4319      	orrs	r1, r3
    29ba:	e7b7      	b.n	292c <gpio_nrfx_config+0xf0>
			return res;
		}
	}

	return 0;
    29bc:	2300      	movs	r3, #0
}
    29be:	4618      	mov	r0, r3
    29c0:	b003      	add	sp, #12
    29c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK)) {
    29c6:	f06f 0315 	mvn.w	r3, #21
    29ca:	e7f8      	b.n	29be <gpio_nrfx_config+0x182>
    29cc:	50842500 	.word	0x50842500

000029d0 <cfg_level_pins>:
	 */
	return out;
}

static void cfg_level_pins(struct device *port)
{
    29d0:	b4f0      	push	{r4, r5, r6, r7}
	return port->driver_data;
    29d2:	6885      	ldr	r5, [r0, #8]
	return port->config->config_info;
    29d4:	6803      	ldr	r3, [r0, #0]
    29d6:	689e      	ldr	r6, [r3, #8]
	u32_t out = data->int_en & data->pin_int_en;
    29d8:	68ea      	ldr	r2, [r5, #12]
    29da:	68ab      	ldr	r3, [r5, #8]
    29dc:	4013      	ands	r3, r2
	out &= ~data->trig_edge & ~data->double_edge;
    29de:	696a      	ldr	r2, [r5, #20]
    29e0:	69a9      	ldr	r1, [r5, #24]
    29e2:	430a      	orrs	r2, r1
    29e4:	ea23 0302 	bic.w	r3, r3, r2
	const struct gpio_nrfx_data *data = get_port_data(port);
	const struct gpio_nrfx_cfg *cfg = get_port_cfg(port);
	u32_t pin = 0U;
	u32_t bit = 1U << pin;
    29e8:	2201      	movs	r2, #1
	u32_t pin = 0U;
    29ea:	2000      	movs	r0, #0
	u32_t level_pins = get_level_pins(port);

	/* Configure sense detection on all pins that use it. */
	while (level_pins) {
    29ec:	e00f      	b.n	2a0e <cfg_level_pins+0x3e>
		return NRF_GPIO_PIN_SENSE_HIGH;
    29ee:	f04f 0c02 	mov.w	ip, #2
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    29f2:	4f11      	ldr	r7, [pc, #68]	; (2a38 <cfg_level_pins+0x68>)
    29f4:	3180      	adds	r1, #128	; 0x80
    29f6:	f857 4021 	ldr.w	r4, [r7, r1, lsl #2]
    29fa:	f424 3440 	bic.w	r4, r4, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    29fe:	ea44 440c 	orr.w	r4, r4, ip, lsl #16
    2a02:	f847 4021 	str.w	r4, [r7, r1, lsl #2]
		if (level_pins & bit) {
			u32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
			u32_t sense = sense_for_pin(data, pin);

			nrf_gpio_cfg_sense_set(abs_pin, sense);
			level_pins &= ~bit;
    2a06:	ea23 0302 	bic.w	r3, r3, r2
		}
		++pin;
    2a0a:	3001      	adds	r0, #1
		bit <<= 1;
    2a0c:	0052      	lsls	r2, r2, #1
	while (level_pins) {
    2a0e:	b183      	cbz	r3, 2a32 <cfg_level_pins+0x62>
		if (level_pins & bit) {
    2a10:	421a      	tst	r2, r3
    2a12:	d0fa      	beq.n	2a0a <cfg_level_pins+0x3a>
			u32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    2a14:	7934      	ldrb	r4, [r6, #4]
    2a16:	f000 011f 	and.w	r1, r0, #31
    2a1a:	ea41 1144 	orr.w	r1, r1, r4, lsl #5
	if ((BIT(pin) & (data->active_level ^ data->inverted)) != 0) {
    2a1e:	692c      	ldr	r4, [r5, #16]
    2a20:	69ef      	ldr	r7, [r5, #28]
    2a22:	407c      	eors	r4, r7
    2a24:	40c4      	lsrs	r4, r0
    2a26:	f014 0f01 	tst.w	r4, #1
    2a2a:	d1e0      	bne.n	29ee <cfg_level_pins+0x1e>
	return NRF_GPIO_PIN_SENSE_LOW;
    2a2c:	f04f 0c03 	mov.w	ip, #3
    2a30:	e7df      	b.n	29f2 <cfg_level_pins+0x22>
	}
}
    2a32:	bcf0      	pop	{r4, r5, r6, r7}
    2a34:	4770      	bx	lr
    2a36:	bf00      	nop
    2a38:	50842500 	.word	0x50842500

00002a3c <check_level_trigger_pins>:
 * @param port Pointer to GPIO port device.
 *
 * @return Bitmask where 1 marks pin as trigger source.
 */
static u32_t check_level_trigger_pins(struct device *port)
{
    2a3c:	b4f0      	push	{r4, r5, r6, r7}
	return port->driver_data;
    2a3e:	6881      	ldr	r1, [r0, #8]
	return port->config->config_info;
    2a40:	6803      	ldr	r3, [r0, #0]
    2a42:	689f      	ldr	r7, [r3, #8]
	u32_t out = data->int_en & data->pin_int_en;
    2a44:	68cb      	ldr	r3, [r1, #12]
    2a46:	688a      	ldr	r2, [r1, #8]
    2a48:	4013      	ands	r3, r2
	out &= ~data->trig_edge & ~data->double_edge;
    2a4a:	694a      	ldr	r2, [r1, #20]
    2a4c:	6988      	ldr	r0, [r1, #24]
    2a4e:	4302      	orrs	r2, r0
    2a50:	ea23 0302 	bic.w	r3, r3, r2
	struct gpio_nrfx_data *data = get_port_data(port);
	const struct gpio_nrfx_cfg *cfg = get_port_cfg(port);
	u32_t level_pins = get_level_pins(port);
	u32_t port_in = nrf_gpio_port_in_read(cfg->port);
    2a54:	683a      	ldr	r2, [r7, #0]
}


NRF_STATIC_INLINE uint32_t nrf_gpio_port_in_read(NRF_GPIO_Type const * p_reg)
{
    return p_reg->IN;
    2a56:	6910      	ldr	r0, [r2, #16]

	/* Extract which pins after inversion, have logic level same as
	 * interrupt trigger level.
	 */
	u32_t pin_states = ~(port_in ^ data->inverted ^ data->active_level);
    2a58:	69ca      	ldr	r2, [r1, #28]
    2a5a:	4050      	eors	r0, r2
    2a5c:	690a      	ldr	r2, [r1, #16]
    2a5e:	4050      	eors	r0, r2

	/* Discard pins that aren't configured for level. */
	u32_t out = pin_states & level_pins;
    2a60:	ea23 0000 	bic.w	r0, r3, r0
	/* Disable sense detection on all pins that use it, whether
	 * they appear to have triggered or not.  This ensures
	 * nobody's requesting DETECT.
	 */
	u32_t pin = 0U;
	u32_t bit = 1U << pin;
    2a64:	2201      	movs	r2, #1
	u32_t pin = 0U;
    2a66:	2400      	movs	r4, #0

	while (level_pins) {
    2a68:	e001      	b.n	2a6e <check_level_trigger_pins+0x32>
			u32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);

			nrf_gpio_cfg_sense_set(abs_pin, NRF_GPIO_PIN_NOSENSE);
			level_pins &= ~bit;
		}
		++pin;
    2a6a:	3401      	adds	r4, #1
		bit <<= 1;
    2a6c:	0052      	lsls	r2, r2, #1
	while (level_pins) {
    2a6e:	b18b      	cbz	r3, 2a94 <check_level_trigger_pins+0x58>
		if (level_pins & bit) {
    2a70:	4213      	tst	r3, r2
    2a72:	d0fa      	beq.n	2a6a <check_level_trigger_pins+0x2e>
			u32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    2a74:	793d      	ldrb	r5, [r7, #4]
    2a76:	f004 011f 	and.w	r1, r4, #31
    2a7a:	ea41 1145 	orr.w	r1, r1, r5, lsl #5
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    2a7e:	4e06      	ldr	r6, [pc, #24]	; (2a98 <check_level_trigger_pins+0x5c>)
    2a80:	3180      	adds	r1, #128	; 0x80
    2a82:	f856 5021 	ldr.w	r5, [r6, r1, lsl #2]
    2a86:	f425 3540 	bic.w	r5, r5, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    2a8a:	f846 5021 	str.w	r5, [r6, r1, lsl #2]
			level_pins &= ~bit;
    2a8e:	ea23 0302 	bic.w	r3, r3, r2
    2a92:	e7ea      	b.n	2a6a <check_level_trigger_pins+0x2e>
	}

	return out;
}
    2a94:	bcf0      	pop	{r4, r5, r6, r7}
    2a96:	4770      	bx	lr
    2a98:	50842500 	.word	0x50842500

00002a9c <gpiote_event_handler>:
#ifdef CONFIG_GPIO_NRF_P1
DEVICE_DECLARE(gpio_nrfx_p1);
#endif

static void gpiote_event_handler(void)
{
    2a9c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2a9e:	b083      	sub	sp, #12
	u32_t fired_triggers[GPIO_COUNT] = {0};
    2aa0:	2300      	movs	r3, #0
    2aa2:	9301      	str	r3, [sp, #4]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2aa4:	4b2e      	ldr	r3, [pc, #184]	; (2b60 <gpiote_event_handler+0xc4>)
    2aa6:	681c      	ldr	r4, [r3, #0]
	bool port_event = nrf_gpiote_event_check(NRF_GPIOTE,
						 NRF_GPIOTE_EVENT_PORT);

	if (port_event) {
    2aa8:	b90c      	cbnz	r4, 2aae <gpiote_event_handler+0x12>
{
    2aaa:	2100      	movs	r1, #0
    2aac:	e008      	b.n	2ac0 <gpiote_event_handler+0x24>
#ifdef CONFIG_GPIO_NRF_P0
		fired_triggers[0] =
			check_level_trigger_pins(DEVICE_GET(gpio_nrfx_p0));
    2aae:	482d      	ldr	r0, [pc, #180]	; (2b64 <gpiote_event_handler+0xc8>)
    2ab0:	f7ff ffc4 	bl	2a3c <check_level_trigger_pins>
		fired_triggers[0] =
    2ab4:	9001      	str	r0, [sp, #4]
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    2ab6:	4b2a      	ldr	r3, [pc, #168]	; (2b60 <gpiote_event_handler+0xc4>)
    2ab8:	2200      	movs	r2, #0
    2aba:	601a      	str	r2, [r3, #0]
}
    2abc:	e7f5      	b.n	2aaa <gpiote_event_handler+0xe>
		 */
		nrf_gpiote_event_clear(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT);
	}

	/* Handle interrupt from GPIOTE channels. */
	for (size_t i = 0; i < GPIOTE_CH_NUM; i++) {
    2abe:	3101      	adds	r1, #1
    2ac0:	2907      	cmp	r1, #7
    2ac2:	d825      	bhi.n	2b10 <gpiote_event_handler+0x74>
		nrf_gpiote_event_t evt =
    2ac4:	f101 0340 	add.w	r3, r1, #64	; 0x40
    2ac8:	009b      	lsls	r3, r3, #2
    2aca:	b29a      	uxth	r2, r3
			offsetof(NRF_GPIOTE_Type, EVENTS_IN[i]);

		if (nrf_gpiote_int_enable_check(NRF_GPIOTE, BIT(i)) &&
    2acc:	2301      	movs	r3, #1
    2ace:	408b      	lsls	r3, r1
    return p_reg->INTENSET & mask;
    2ad0:	4825      	ldr	r0, [pc, #148]	; (2b68 <gpiote_event_handler+0xcc>)
    2ad2:	f8d0 0304 	ldr.w	r0, [r0, #772]	; 0x304
    2ad6:	4203      	tst	r3, r0
    2ad8:	d0f1      	beq.n	2abe <gpiote_event_handler+0x22>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2ada:	f102 43a0 	add.w	r3, r2, #1342177280	; 0x50000000
    2ade:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
    2ae2:	681b      	ldr	r3, [r3, #0]
    2ae4:	2b00      	cmp	r3, #0
    2ae6:	d0ea      	beq.n	2abe <gpiote_event_handler+0x22>
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    2ae8:	f501 73a2 	add.w	r3, r1, #324	; 0x144
    2aec:	481e      	ldr	r0, [pc, #120]	; (2b68 <gpiote_event_handler+0xcc>)
    2aee:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
    2af2:	f3c0 2004 	ubfx	r0, r0, #8, #5
		    nrf_gpiote_event_check(NRF_GPIOTE, evt)) {
			u32_t abs_pin = nrf_gpiote_event_pin_get(NRF_GPIOTE, i);
			/* Divide absolute pin number to port and pin parts. */
			fired_triggers[abs_pin / 32U] |= BIT(abs_pin % 32);
    2af6:	2301      	movs	r3, #1
    2af8:	fa03 f000 	lsl.w	r0, r3, r0
    2afc:	9b01      	ldr	r3, [sp, #4]
    2afe:	4303      	orrs	r3, r0
    2b00:	9301      	str	r3, [sp, #4]
    return ((uint32_t)p_reg + event);
    2b02:	f102 43a0 	add.w	r3, r2, #1342177280	; 0x50000000
    2b06:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    2b0a:	2200      	movs	r2, #0
    2b0c:	601a      	str	r2, [r3, #0]
}
    2b0e:	e7d6      	b.n	2abe <gpiote_event_handler+0x22>
			nrf_gpiote_event_clear(NRF_GPIOTE, evt);
		}
	}

#ifdef CONFIG_GPIO_NRF_P0
	if (fired_triggers[0]) {
    2b10:	9e01      	ldr	r6, [sp, #4]
    2b12:	b916      	cbnz	r6, 2b1a <gpiote_event_handler+0x7e>
	if (fired_triggers[1]) {
		fire_callbacks(DEVICE_GET(gpio_nrfx_p1), fired_triggers[1]);
	}
#endif

	if (port_event) {
    2b14:	b9fc      	cbnz	r4, 2b56 <gpiote_event_handler+0xba>
#endif
#ifdef CONFIG_GPIO_NRF_P1
		cfg_level_pins(DEVICE_GET(gpio_nrfx_p1));
#endif
	}
}
    2b16:	b003      	add	sp, #12
    2b18:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return port->driver_data;
    2b1a:	4b12      	ldr	r3, [pc, #72]	; (2b64 <gpiote_event_handler+0xc8>)
    2b1c:	689f      	ldr	r7, [r3, #8]
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
    2b1e:	6839      	ldr	r1, [r7, #0]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    2b20:	b119      	cbz	r1, 2b2a <gpiote_event_handler+0x8e>
    2b22:	460d      	mov	r5, r1
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT(slist, snode)
    2b24:	b149      	cbz	r1, 2b3a <gpiote_event_handler+0x9e>
	return node->next;
    2b26:	680d      	ldr	r5, [r1, #0]
    2b28:	e007      	b.n	2b3a <gpiote_event_handler+0x9e>
    2b2a:	460d      	mov	r5, r1
    2b2c:	e005      	b.n	2b3a <gpiote_event_handler+0x9e>
    2b2e:	b185      	cbz	r5, 2b52 <gpiote_event_handler+0xb6>
    2b30:	462b      	mov	r3, r5
Z_GENLIST_PEEK_NEXT(slist, snode)
    2b32:	b105      	cbz	r5, 2b36 <gpiote_event_handler+0x9a>
	return node->next;
    2b34:	682b      	ldr	r3, [r5, #0]
    2b36:	4629      	mov	r1, r5
    2b38:	461d      	mov	r5, r3
    2b3a:	2900      	cmp	r1, #0
    2b3c:	d0ea      	beq.n	2b14 <gpiote_event_handler+0x78>
		if ((cb->pin_mask & pins) & data->int_en) {
    2b3e:	688b      	ldr	r3, [r1, #8]
    2b40:	4033      	ands	r3, r6
    2b42:	68fa      	ldr	r2, [r7, #12]
    2b44:	4213      	tst	r3, r2
    2b46:	d0f2      	beq.n	2b2e <gpiote_event_handler+0x92>
			cb->handler(port, cb, pins);
    2b48:	684b      	ldr	r3, [r1, #4]
    2b4a:	4632      	mov	r2, r6
    2b4c:	4805      	ldr	r0, [pc, #20]	; (2b64 <gpiote_event_handler+0xc8>)
    2b4e:	4798      	blx	r3
    2b50:	e7ed      	b.n	2b2e <gpiote_event_handler+0x92>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    2b52:	462b      	mov	r3, r5
    2b54:	e7ef      	b.n	2b36 <gpiote_event_handler+0x9a>
		cfg_level_pins(DEVICE_GET(gpio_nrfx_p0));
    2b56:	4803      	ldr	r0, [pc, #12]	; (2b64 <gpiote_event_handler+0xc8>)
    2b58:	f7ff ff3a 	bl	29d0 <cfg_level_pins>
}
    2b5c:	e7db      	b.n	2b16 <gpiote_event_handler+0x7a>
    2b5e:	bf00      	nop
    2b60:	5000d17c 	.word	0x5000d17c
    2b64:	200057f8 	.word	0x200057f8
    2b68:	5000d000 	.word	0x5000d000

00002b6c <gpio_nrfx_init>:

static int gpio_nrfx_init(struct device *port)
{
    2b6c:	b508      	push	{r3, lr}
	static bool gpio_initialized;

	if (!gpio_initialized) {
    2b6e:	4b0b      	ldr	r3, [pc, #44]	; (2b9c <gpio_nrfx_init+0x30>)
    2b70:	781b      	ldrb	r3, [r3, #0]
    2b72:	b10b      	cbz	r3, 2b78 <gpio_nrfx_init+0xc>
		irq_enable(DT_NORDIC_NRF_GPIOTE_GPIOTE_0_IRQ_0);
		nrf_gpiote_int_enable(NRF_GPIOTE, NRF_GPIOTE_INT_PORT_MASK);
	}

	return 0;
}
    2b74:	2000      	movs	r0, #0
    2b76:	bd08      	pop	{r3, pc}
		gpio_initialized = true;
    2b78:	4b08      	ldr	r3, [pc, #32]	; (2b9c <gpio_nrfx_init+0x30>)
    2b7a:	2201      	movs	r2, #1
    2b7c:	701a      	strb	r2, [r3, #0]
		IRQ_CONNECT(DT_NORDIC_NRF_GPIOTE_GPIOTE_0_IRQ_0,
    2b7e:	2200      	movs	r2, #0
    2b80:	2105      	movs	r1, #5
    2b82:	200d      	movs	r0, #13
    2b84:	f7ff fa66 	bl	2054 <z_arm_irq_priority_set>
		irq_enable(DT_NORDIC_NRF_GPIOTE_GPIOTE_0_IRQ_0);
    2b88:	200d      	movs	r0, #13
    2b8a:	f7ff fa53 	bl	2034 <arch_irq_enable>
    p_reg->INTENSET = mask;
    2b8e:	4b04      	ldr	r3, [pc, #16]	; (2ba0 <gpio_nrfx_init+0x34>)
    2b90:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    2b94:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    2b98:	e7ec      	b.n	2b74 <gpio_nrfx_init+0x8>
    2b9a:	bf00      	nop
    2b9c:	20002728 	.word	0x20002728
    2ba0:	5000d000 	.word	0x5000d000

00002ba4 <nvmc_wait_ready>:

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE bool nrf_nvmc_ready_check(NRF_NVMC_Type const * p_reg)
{
    return (bool)(p_reg->READY & NVMC_READY_READY_Msk);
    2ba4:	4b03      	ldr	r3, [pc, #12]	; (2bb4 <nvmc_wait_ready+0x10>)
    2ba6:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
#endif /* CONFIG_SOC_FLASH_NRF_UICR */
}

static void nvmc_wait_ready(void)
{
	while (!nrfx_nvmc_write_done_check()) {
    2baa:	f013 0f01 	tst.w	r3, #1
    2bae:	d0f9      	beq.n	2ba4 <nvmc_wait_ready>
	}
}
    2bb0:	4770      	bx	lr
    2bb2:	bf00      	nop
    2bb4:	50039000 	.word	0x50039000

00002bb8 <flash_nrf_pages_layout>:

static void flash_nrf_pages_layout(struct device *dev,
				     const struct flash_pages_layout **layout,
				     size_t *layout_size)
{
	*layout = &dev_layout;
    2bb8:	4b02      	ldr	r3, [pc, #8]	; (2bc4 <flash_nrf_pages_layout+0xc>)
    2bba:	600b      	str	r3, [r1, #0]
	*layout_size = 1;
    2bbc:	2301      	movs	r3, #1
    2bbe:	6013      	str	r3, [r2, #0]
}
    2bc0:	4770      	bx	lr
    2bc2:	bf00      	nop
    2bc4:	200025e4 	.word	0x200025e4

00002bc8 <nrf_flash_init>:
	.write_block_size = 4,
#endif
};

static int nrf_flash_init(struct device *dev)
{
    2bc8:	b510      	push	{r4, lr}
#if defined(CONFIG_SOC_FLASH_NRF_RADIO_SYNC)
	k_sem_init(&sem_sync, 0, 1);
#endif /* CONFIG_SOC_FLASH_NRF_RADIO_SYNC */

#if defined(CONFIG_FLASH_PAGE_LAYOUT)
	dev_layout.pages_count = nrfx_nvmc_flash_page_count_get();
    2bca:	f003 fa59 	bl	6080 <nrfx_nvmc_flash_page_count_get>
    2bce:	4c03      	ldr	r4, [pc, #12]	; (2bdc <nrf_flash_init+0x14>)
    2bd0:	6020      	str	r0, [r4, #0]
	dev_layout.pages_size = nrfx_nvmc_flash_page_size_get();
    2bd2:	f003 fa51 	bl	6078 <nrfx_nvmc_flash_page_size_get>
    2bd6:	6060      	str	r0, [r4, #4]
#endif

	return 0;
}
    2bd8:	2000      	movs	r0, #0
    2bda:	bd10      	pop	{r4, pc}
    2bdc:	200025e4 	.word	0x200025e4

00002be0 <baudrate_set>:
	return dev->driver_data;
}

static inline const struct uarte_nrfx_config *get_dev_config(struct device *dev)
{
	return dev->config->config_info;
    2be0:	6803      	ldr	r3, [r0, #0]
    2be2:	689b      	ldr	r3, [r3, #8]

static inline NRF_UARTE_Type *get_uarte_instance(struct device *dev)
{
	const struct uarte_nrfx_config *config = get_dev_config(dev);

	return config->uarte_regs;
    2be4:	681a      	ldr	r2, [r3, #0]
static int baudrate_set(struct device *dev, u32_t baudrate)
{
	nrf_uarte_baudrate_t nrf_baudrate; /* calculated baudrate divisor */
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);

	switch (baudrate) {
    2be6:	f5b1 4f16 	cmp.w	r1, #38400	; 0x9600
    2bea:	d06f      	beq.n	2ccc <baudrate_set+0xec>
    2bec:	d83a      	bhi.n	2c64 <baudrate_set+0x84>
    2bee:	f5b1 5f16 	cmp.w	r1, #9600	; 0x2580
    2bf2:	d06e      	beq.n	2cd2 <baudrate_set+0xf2>
    2bf4:	d90a      	bls.n	2c0c <baudrate_set+0x2c>
    2bf6:	f5b1 4fe1 	cmp.w	r1, #28800	; 0x7080
    2bfa:	d075      	beq.n	2ce8 <baudrate_set+0x108>
    2bfc:	d924      	bls.n	2c48 <baudrate_set+0x68>
    2bfe:	f647 2312 	movw	r3, #31250	; 0x7a12
    2c02:	4299      	cmp	r1, r3
    2c04:	d12b      	bne.n	2c5e <baudrate_set+0x7e>
		break;
	case 28800:
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
		break;
	case 31250:
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    2c06:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    2c0a:	e013      	b.n	2c34 <baudrate_set+0x54>
	switch (baudrate) {
    2c0c:	f5b1 6f96 	cmp.w	r1, #1200	; 0x4b0
    2c10:	d061      	beq.n	2cd6 <baudrate_set+0xf6>
    2c12:	d907      	bls.n	2c24 <baudrate_set+0x44>
    2c14:	f5b1 6f16 	cmp.w	r1, #2400	; 0x960
    2c18:	d063      	beq.n	2ce2 <baudrate_set+0x102>
    2c1a:	f5b1 5f96 	cmp.w	r1, #4800	; 0x12c0
    2c1e:	d110      	bne.n	2c42 <baudrate_set+0x62>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    2c20:	4b3c      	ldr	r3, [pc, #240]	; (2d14 <baudrate_set+0x134>)
    2c22:	e007      	b.n	2c34 <baudrate_set+0x54>
	switch (baudrate) {
    2c24:	f5b1 7f96 	cmp.w	r1, #300	; 0x12c
    2c28:	d058      	beq.n	2cdc <baudrate_set+0xfc>
    2c2a:	f5b1 7f16 	cmp.w	r1, #600	; 0x258
    2c2e:	d105      	bne.n	2c3c <baudrate_set+0x5c>
		nrf_baudrate = 0x00027000;
    2c30:	f44f 331c 	mov.w	r3, #159744	; 0x27000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    2c34:	f8c2 3524 	str.w	r3, [r2, #1316]	; 0x524
		return -EINVAL;
	}

	nrf_uarte_baudrate_set(uarte, nrf_baudrate);

	return 0;
    2c38:	2000      	movs	r0, #0
    2c3a:	4770      	bx	lr
	switch (baudrate) {
    2c3c:	f06f 0015 	mvn.w	r0, #21
    2c40:	4770      	bx	lr
    2c42:	f06f 0015 	mvn.w	r0, #21
    2c46:	4770      	bx	lr
    2c48:	f5b1 5f61 	cmp.w	r1, #14400	; 0x3840
    2c4c:	d04e      	beq.n	2cec <baudrate_set+0x10c>
    2c4e:	f5b1 4f96 	cmp.w	r1, #19200	; 0x4b00
    2c52:	d101      	bne.n	2c58 <baudrate_set+0x78>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    2c54:	4b30      	ldr	r3, [pc, #192]	; (2d18 <baudrate_set+0x138>)
    2c56:	e7ed      	b.n	2c34 <baudrate_set+0x54>
	switch (baudrate) {
    2c58:	f06f 0015 	mvn.w	r0, #21
    2c5c:	4770      	bx	lr
    2c5e:	f06f 0015 	mvn.w	r0, #21
    2c62:	4770      	bx	lr
    2c64:	f5b1 3f61 	cmp.w	r1, #230400	; 0x38400
    2c68:	d042      	beq.n	2cf0 <baudrate_set+0x110>
    2c6a:	d909      	bls.n	2c80 <baudrate_set+0xa0>
    2c6c:	f5b1 2f61 	cmp.w	r1, #921600	; 0xe1000
    2c70:	d046      	beq.n	2d00 <baudrate_set+0x120>
    2c72:	d91f      	bls.n	2cb4 <baudrate_set+0xd4>
    2c74:	4b29      	ldr	r3, [pc, #164]	; (2d1c <baudrate_set+0x13c>)
    2c76:	4299      	cmp	r1, r3
    2c78:	d148      	bne.n	2d0c <baudrate_set+0x12c>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    2c7a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    2c7e:	e7d9      	b.n	2c34 <baudrate_set+0x54>
	switch (baudrate) {
    2c80:	f5b1 3f96 	cmp.w	r1, #76800	; 0x12c00
    2c84:	d037      	beq.n	2cf6 <baudrate_set+0x116>
    2c86:	d905      	bls.n	2c94 <baudrate_set+0xb4>
    2c88:	f5b1 3fe1 	cmp.w	r1, #115200	; 0x1c200
    2c8c:	d10f      	bne.n	2cae <baudrate_set+0xce>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    2c8e:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    2c92:	e7cf      	b.n	2c34 <baudrate_set+0x54>
	switch (baudrate) {
    2c94:	f64d 23c0 	movw	r3, #56000	; 0xdac0
    2c98:	4299      	cmp	r1, r3
    2c9a:	d02e      	beq.n	2cfa <baudrate_set+0x11a>
    2c9c:	f5b1 4f61 	cmp.w	r1, #57600	; 0xe100
    2ca0:	d102      	bne.n	2ca8 <baudrate_set+0xc8>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    2ca2:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    2ca6:	e7c5      	b.n	2c34 <baudrate_set+0x54>
	switch (baudrate) {
    2ca8:	f06f 0015 	mvn.w	r0, #21
    2cac:	4770      	bx	lr
    2cae:	f06f 0015 	mvn.w	r0, #21
    2cb2:	4770      	bx	lr
    2cb4:	4b1a      	ldr	r3, [pc, #104]	; (2d20 <baudrate_set+0x140>)
    2cb6:	4299      	cmp	r1, r3
    2cb8:	d025      	beq.n	2d06 <baudrate_set+0x126>
    2cba:	f5b1 2fe1 	cmp.w	r1, #460800	; 0x70800
    2cbe:	d102      	bne.n	2cc6 <baudrate_set+0xe6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    2cc0:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    2cc4:	e7b6      	b.n	2c34 <baudrate_set+0x54>
	switch (baudrate) {
    2cc6:	f06f 0015 	mvn.w	r0, #21
    2cca:	4770      	bx	lr
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    2ccc:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    2cd0:	e7b0      	b.n	2c34 <baudrate_set+0x54>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    2cd2:	4b14      	ldr	r3, [pc, #80]	; (2d24 <baudrate_set+0x144>)
    2cd4:	e7ae      	b.n	2c34 <baudrate_set+0x54>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    2cd6:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    2cda:	e7ab      	b.n	2c34 <baudrate_set+0x54>
	switch (baudrate) {
    2cdc:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    2ce0:	e7a8      	b.n	2c34 <baudrate_set+0x54>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    2ce2:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    2ce6:	e7a5      	b.n	2c34 <baudrate_set+0x54>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    2ce8:	4b0f      	ldr	r3, [pc, #60]	; (2d28 <baudrate_set+0x148>)
    2cea:	e7a3      	b.n	2c34 <baudrate_set+0x54>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    2cec:	4b0f      	ldr	r3, [pc, #60]	; (2d2c <baudrate_set+0x14c>)
    2cee:	e7a1      	b.n	2c34 <baudrate_set+0x54>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    2cf0:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    2cf4:	e79e      	b.n	2c34 <baudrate_set+0x54>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    2cf6:	4b0e      	ldr	r3, [pc, #56]	; (2d30 <baudrate_set+0x150>)
    2cf8:	e79c      	b.n	2c34 <baudrate_set+0x54>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    2cfa:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    2cfe:	e799      	b.n	2c34 <baudrate_set+0x54>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    2d00:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    2d04:	e796      	b.n	2c34 <baudrate_set+0x54>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    2d06:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    2d0a:	e793      	b.n	2c34 <baudrate_set+0x54>
	switch (baudrate) {
    2d0c:	f06f 0015 	mvn.w	r0, #21
}
    2d10:	4770      	bx	lr
    2d12:	bf00      	nop
    2d14:	0013b000 	.word	0x0013b000
    2d18:	004ea000 	.word	0x004ea000
    2d1c:	000f4240 	.word	0x000f4240
    2d20:	0003d090 	.word	0x0003d090
    2d24:	00275000 	.word	0x00275000
    2d28:	0075c000 	.word	0x0075c000
    2d2c:	003af000 	.word	0x003af000
    2d30:	013a9000 	.word	0x013a9000

00002d34 <uarte_instance_init>:
};

static int uarte_instance_init(struct device *dev,
			       const struct uarte_init_config *config,
			       u8_t interrupts_active)
{
    2d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2d36:	460c      	mov	r4, r1
    2d38:	4616      	mov	r6, r2
	return dev->config->config_info;
    2d3a:	6803      	ldr	r3, [r0, #0]
    2d3c:	689b      	ldr	r3, [r3, #8]
	return config->uarte_regs;
    2d3e:	681d      	ldr	r5, [r3, #0]
	return dev->driver_data;
    2d40:	6887      	ldr	r7, [r0, #8]
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = get_dev_data(dev);

	nrf_gpio_pin_write(config->pseltxd, 1);
    2d42:	680a      	ldr	r2, [r1, #0]
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    2d44:	2301      	movs	r3, #1
    2d46:	4093      	lsls	r3, r2
}


NRF_STATIC_INLINE void nrf_gpio_port_out_set(NRF_GPIO_Type * p_reg, uint32_t set_mask)
{
    p_reg->OUTSET = set_mask;
    2d48:	4a29      	ldr	r2, [pc, #164]	; (2df0 <uarte_instance_init+0xbc>)
    2d4a:	6093      	str	r3, [r2, #8]
	nrf_gpio_cfg_output(config->pseltxd);
    2d4c:	680b      	ldr	r3, [r1, #0]
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    2d4e:	3380      	adds	r3, #128	; 0x80
    2d50:	2103      	movs	r1, #3
    2d52:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

	if (config->pselrxd !=  NRF_UARTE_PSEL_DISCONNECTED) {
    2d56:	6863      	ldr	r3, [r4, #4]
    2d58:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    2d5c:	d003      	beq.n	2d66 <uarte_instance_init+0x32>
    2d5e:	3380      	adds	r3, #128	; 0x80
    2d60:	2100      	movs	r1, #0
    2d62:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		nrf_gpio_cfg_input(config->pselrxd, NRF_GPIO_PIN_NOPULL);
	}

	nrf_uarte_txrx_pins_set(uarte, config->pseltxd, config->pselrxd);
    2d66:	6822      	ldr	r2, [r4, #0]
    2d68:	6863      	ldr	r3, [r4, #4]
    p_reg->PSEL.TXD = pseltxd;
    2d6a:	f8c5 250c 	str.w	r2, [r5, #1292]	; 0x50c
    p_reg->PSEL.RXD = pselrxd;
    2d6e:	f8c5 3514 	str.w	r3, [r5, #1300]	; 0x514

	if (config->pselcts != NRF_UARTE_PSEL_DISCONNECTED &&
    2d72:	68a3      	ldr	r3, [r4, #8]
    2d74:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    2d78:	d018      	beq.n	2dac <uarte_instance_init+0x78>
	    config->pselrts != NRF_UARTE_PSEL_DISCONNECTED) {
    2d7a:	68e3      	ldr	r3, [r4, #12]
	if (config->pselcts != NRF_UARTE_PSEL_DISCONNECTED &&
    2d7c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    2d80:	d014      	beq.n	2dac <uarte_instance_init+0x78>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    2d82:	2201      	movs	r2, #1
    2d84:	fa02 f303 	lsl.w	r3, r2, r3
    p_reg->OUTSET = set_mask;
    2d88:	4a19      	ldr	r2, [pc, #100]	; (2df0 <uarte_instance_init+0xbc>)
    2d8a:	6093      	str	r3, [r2, #8]
		nrf_gpio_pin_write(config->pselrts, 1);
		nrf_gpio_cfg_output(config->pselrts);
    2d8c:	68e3      	ldr	r3, [r4, #12]
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    2d8e:	3380      	adds	r3, #128	; 0x80
    2d90:	2103      	movs	r1, #3
    2d92:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		nrf_gpio_cfg_input(config->pselcts, NRF_GPIO_PIN_NOPULL);
    2d96:	68a3      	ldr	r3, [r4, #8]
    2d98:	3380      	adds	r3, #128	; 0x80
    2d9a:	2100      	movs	r1, #0
    2d9c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		nrf_uarte_hwfc_pins_set(uarte,
    2da0:	68e2      	ldr	r2, [r4, #12]
    2da2:	68a3      	ldr	r3, [r4, #8]
    p_reg->PSEL.RTS = pselrts;
    2da4:	f8c5 2508 	str.w	r2, [r5, #1288]	; 0x508
    p_reg->PSEL.CTS = pselcts;
    2da8:	f8c5 3510 	str.w	r3, [r5, #1296]	; 0x510
					config->pselrts,
					config->pselcts);
	}

	err = uarte_nrfx_configure(dev, &get_dev_data(dev)->uart_config);
    2dac:	6881      	ldr	r1, [r0, #8]
    2dae:	f002 fffd 	bl	5dac <uarte_nrfx_configure>
	if (err) {
    2db2:	b9e0      	cbnz	r0, 2dee <uarte_instance_init+0xba>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    2db4:	2308      	movs	r3, #8
    2db6:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500
	}
#endif
	/* Enable receiver and transmitter */
	nrf_uarte_enable(uarte);

	if (config->pselrxd != NRF_UARTE_PSEL_DISCONNECTED) {
    2dba:	6863      	ldr	r3, [r4, #4]
    2dbc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    2dc0:	d00a      	beq.n	2dd8 <uarte_instance_init+0xa4>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2dc2:	2300      	movs	r3, #0
    2dc4:	f8c5 3110 	str.w	r3, [r5, #272]	; 0x110
		nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

		nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    2dc8:	f107 030c 	add.w	r3, r7, #12

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    2dcc:	f8c5 3534 	str.w	r3, [r5, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    2dd0:	2301      	movs	r3, #1
    2dd2:	f8c5 3538 	str.w	r3, [r5, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2dd6:	602b      	str	r3, [r5, #0]
		nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
	}

#ifdef UARTE_INTERRUPT_DRIVEN
	if (interrupts_active) {
    2dd8:	b14e      	cbz	r6, 2dee <uarte_instance_init+0xba>
		/* Set ENDTX event by requesting fake (zero-length) transfer.
		 * Pointer to RAM variable (data->tx_buffer) is set because
		 * otherwise such operation may result in HardFault or RAM
		 * corruption.
		 */
		nrf_uarte_tx_buffer_set(uarte, data->int_driven->tx_buffer, 0);
    2dda:	68bb      	ldr	r3, [r7, #8]
    2ddc:	689b      	ldr	r3, [r3, #8]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    2dde:	f8c5 3544 	str.w	r3, [r5, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    2de2:	2300      	movs	r3, #0
    2de4:	f8c5 3548 	str.w	r3, [r5, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2de8:	2301      	movs	r3, #1
    2dea:	60ab      	str	r3, [r5, #8]
    2dec:	60eb      	str	r3, [r5, #12]
		/* switch off transmitter to save an energy */
		nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);
	}
#endif
	return 0;
}
    2dee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2df0:	50842500 	.word	0x50842500

00002df4 <uarte_0_init>:
	#endif
	#if !defined(DT_NORDIC_NRF_UARTE_UART_0_RX_PIN)
	#define DT_NORDIC_NRF_UARTE_UART_0_RX_PIN NRF_UARTE_PSEL_DISCONNECTED
	#endif

	UART_NRF_UARTE_DEVICE(0);
    2df4:	b530      	push	{r4, r5, lr}
    2df6:	b085      	sub	sp, #20
    2df8:	4605      	mov	r5, r0
    2dfa:	4b0a      	ldr	r3, [pc, #40]	; (2e24 <uarte_0_init+0x30>)
    2dfc:	466c      	mov	r4, sp
    2dfe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    2e00:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    2e04:	2200      	movs	r2, #0
    2e06:	2101      	movs	r1, #1
    2e08:	2008      	movs	r0, #8
    2e0a:	f7ff f923 	bl	2054 <z_arm_irq_priority_set>
    2e0e:	2008      	movs	r0, #8
    2e10:	f7ff f910 	bl	2034 <arch_irq_enable>
    2e14:	2201      	movs	r2, #1
    2e16:	4621      	mov	r1, r4
    2e18:	4628      	mov	r0, r5
    2e1a:	f7ff ff8b 	bl	2d34 <uarte_instance_init>
    2e1e:	b005      	add	sp, #20
    2e20:	bd30      	pop	{r4, r5, pc}
    2e22:	bf00      	nop
    2e24:	00007e84 	.word	0x00007e84

00002e28 <fprotect_area>:
#define SPU_BLOCK_SIZE CONFIG_FPROTECT_BLOCK_SIZE
#endif

int fprotect_area(u32_t start, size_t length)
{
	if (start % SPU_BLOCK_SIZE != 0 ||
    2e28:	f3c0 030e 	ubfx	r3, r0, #0, #15
    2e2c:	b9bb      	cbnz	r3, 2e5e <fprotect_area+0x36>
		length % SPU_BLOCK_SIZE != 0) {
    2e2e:	f3c1 020e 	ubfx	r2, r1, #0, #15
	if (start % SPU_BLOCK_SIZE != 0 ||
    2e32:	b9ba      	cbnz	r2, 2e64 <fprotect_area+0x3c>
		return -EINVAL;
	}

	for (u32_t i = 0; i < length / SPU_BLOCK_SIZE; i++) {
    2e34:	ebb2 3fd1 	cmp.w	r2, r1, lsr #15
    2e38:	d217      	bcs.n	2e6a <fprotect_area+0x42>
{
    2e3a:	b430      	push	{r4, r5}
		nrf_spu_flashregion_set(NRF_SPU_S,
    2e3c:	eb02 33d0 	add.w	r3, r2, r0, lsr #15
    2e40:	b2db      	uxtb	r3, r3
                                               uint32_t       permissions,
                                               bool           lock_conf)
{
    NRFX_ASSERT(!(p_reg->FLASHREGION[region_id].PERM & SPU_FLASHREGION_PERM_LOCK_Msk));

    p_reg->FLASHREGION[region_id].PERM = permissions         |
    2e42:	f503 73c0 	add.w	r3, r3, #384	; 0x180
    2e46:	4c0a      	ldr	r4, [pc, #40]	; (2e70 <fprotect_area+0x48>)
    2e48:	f240 1515 	movw	r5, #277	; 0x115
    2e4c:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
	for (u32_t i = 0; i < length / SPU_BLOCK_SIZE; i++) {
    2e50:	3201      	adds	r2, #1
    2e52:	ebb2 3fd1 	cmp.w	r2, r1, lsr #15
    2e56:	d3f1      	bcc.n	2e3c <fprotect_area+0x14>
				NRF_SPU_MEM_PERM_EXECUTE |
				NRF_SPU_MEM_PERM_READ,
				true);
	}

	return 0;
    2e58:	2000      	movs	r0, #0
}
    2e5a:	bc30      	pop	{r4, r5}
    2e5c:	4770      	bx	lr
		return -EINVAL;
    2e5e:	f06f 0015 	mvn.w	r0, #21
    2e62:	4770      	bx	lr
    2e64:	f06f 0015 	mvn.w	r0, #21
    2e68:	4770      	bx	lr
	return 0;
    2e6a:	2000      	movs	r0, #0
}
    2e6c:	4770      	bx	lr
    2e6e:	bf00      	nop
    2e70:	50003000 	.word	0x50003000

00002e74 <nrf91_errata_6>:
{
    #ifndef NRF91_SERIES
        return false;
    #else
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    2e74:	4b08      	ldr	r3, [pc, #32]	; (2e98 <nrf91_errata_6+0x24>)
    2e76:	681b      	ldr	r3, [r3, #0]
            uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    2e78:	4a08      	ldr	r2, [pc, #32]	; (2e9c <nrf91_errata_6+0x28>)
    2e7a:	6812      	ldr	r2, [r2, #0]
        #endif
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            if (var1 == 0x09)
    2e7c:	2b09      	cmp	r3, #9
    2e7e:	d001      	beq.n	2e84 <nrf91_errata_6+0x10>
                    case 0x02ul:
                        return true;
                }
            }
        #endif
        return false;
    2e80:	2000      	movs	r0, #0
    2e82:	4770      	bx	lr
                switch(var2)
    2e84:	2a01      	cmp	r2, #1
    2e86:	d003      	beq.n	2e90 <nrf91_errata_6+0x1c>
    2e88:	2a02      	cmp	r2, #2
    2e8a:	d103      	bne.n	2e94 <nrf91_errata_6+0x20>
                        return true;
    2e8c:	2001      	movs	r0, #1
    2e8e:	4770      	bx	lr
                        return true;
    2e90:	2001      	movs	r0, #1
    2e92:	4770      	bx	lr
                switch(var2)
    2e94:	2000      	movs	r0, #0
    #endif
}
    2e96:	4770      	bx	lr
    2e98:	00ff0130 	.word	0x00ff0130
    2e9c:	00ff0134 	.word	0x00ff0134

00002ea0 <nrf91_errata_14>:
{
    #ifndef NRF91_SERIES
        return false;
    #else
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    2ea0:	4b06      	ldr	r3, [pc, #24]	; (2ebc <nrf91_errata_14+0x1c>)
    2ea2:	681b      	ldr	r3, [r3, #0]
            uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    2ea4:	4a06      	ldr	r2, [pc, #24]	; (2ec0 <nrf91_errata_14+0x20>)
    2ea6:	6812      	ldr	r2, [r2, #0]
        #endif
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            if (var1 == 0x09)
    2ea8:	2b09      	cmp	r3, #9
    2eaa:	d001      	beq.n	2eb0 <nrf91_errata_14+0x10>
                    case 0x02ul:
                        return false;
                }
            }
        #endif
        return false;
    2eac:	2000      	movs	r0, #0
    2eae:	4770      	bx	lr
                switch(var2)
    2eb0:	2a01      	cmp	r2, #1
    2eb2:	d001      	beq.n	2eb8 <nrf91_errata_14+0x18>
        return false;
    2eb4:	2000      	movs	r0, #0
    2eb6:	4770      	bx	lr
                        return true;
    2eb8:	2001      	movs	r0, #1
    #endif
}
    2eba:	4770      	bx	lr
    2ebc:	00ff0130 	.word	0x00ff0130
    2ec0:	00ff0134 	.word	0x00ff0134

00002ec4 <nrf91_errata_15>:
{
    #ifndef NRF91_SERIES
        return false;
    #else
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    2ec4:	4b06      	ldr	r3, [pc, #24]	; (2ee0 <nrf91_errata_15+0x1c>)
    2ec6:	681b      	ldr	r3, [r3, #0]
            uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    2ec8:	4a06      	ldr	r2, [pc, #24]	; (2ee4 <nrf91_errata_15+0x20>)
    2eca:	6812      	ldr	r2, [r2, #0]
        #endif
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            if (var1 == 0x09)
    2ecc:	2b09      	cmp	r3, #9
    2ece:	d001      	beq.n	2ed4 <nrf91_errata_15+0x10>
                    case 0x02ul:
                        return true;
                }
            }
        #endif
        return false;
    2ed0:	2000      	movs	r0, #0
    2ed2:	4770      	bx	lr
                switch(var2)
    2ed4:	2a02      	cmp	r2, #2
    2ed6:	d001      	beq.n	2edc <nrf91_errata_15+0x18>
        return false;
    2ed8:	2000      	movs	r0, #0
    2eda:	4770      	bx	lr
                        return true;
    2edc:	2001      	movs	r0, #1
    #endif
}
    2ede:	4770      	bx	lr
    2ee0:	00ff0130 	.word	0x00ff0130
    2ee4:	00ff0134 	.word	0x00ff0134

00002ee8 <nrf91_errata_20>:
{
    #ifndef NRF91_SERIES
        return false;
    #else
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    2ee8:	4b06      	ldr	r3, [pc, #24]	; (2f04 <nrf91_errata_20+0x1c>)
    2eea:	681b      	ldr	r3, [r3, #0]
            uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    2eec:	4a06      	ldr	r2, [pc, #24]	; (2f08 <nrf91_errata_20+0x20>)
    2eee:	6812      	ldr	r2, [r2, #0]
        #endif
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            if (var1 == 0x09)
    2ef0:	2b09      	cmp	r3, #9
    2ef2:	d001      	beq.n	2ef8 <nrf91_errata_20+0x10>
                    case 0x02ul:
                        return false;
                }
            }
        #endif
        return false;
    2ef4:	2000      	movs	r0, #0
    2ef6:	4770      	bx	lr
                switch(var2)
    2ef8:	2a01      	cmp	r2, #1
    2efa:	d001      	beq.n	2f00 <nrf91_errata_20+0x18>
        return false;
    2efc:	2000      	movs	r0, #0
    2efe:	4770      	bx	lr
                        return true;
    2f00:	2001      	movs	r0, #1
    #endif
}
    2f02:	4770      	bx	lr
    2f04:	00ff0130 	.word	0x00ff0130
    2f08:	00ff0134 	.word	0x00ff0134

00002f0c <nrf91_errata_31>:
{
    #ifndef NRF91_SERIES
        return false;
    #else
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    2f0c:	4b08      	ldr	r3, [pc, #32]	; (2f30 <nrf91_errata_31+0x24>)
    2f0e:	681b      	ldr	r3, [r3, #0]
            uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    2f10:	4a08      	ldr	r2, [pc, #32]	; (2f34 <nrf91_errata_31+0x28>)
    2f12:	6812      	ldr	r2, [r2, #0]
        #endif
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            if (var1 == 0x09)
    2f14:	2b09      	cmp	r3, #9
    2f16:	d001      	beq.n	2f1c <nrf91_errata_31+0x10>
                    case 0x02ul:
                        return true;
                }
            }
        #endif
        return false;
    2f18:	2000      	movs	r0, #0
    2f1a:	4770      	bx	lr
                switch(var2)
    2f1c:	2a01      	cmp	r2, #1
    2f1e:	d003      	beq.n	2f28 <nrf91_errata_31+0x1c>
    2f20:	2a02      	cmp	r2, #2
    2f22:	d103      	bne.n	2f2c <nrf91_errata_31+0x20>
                        return true;
    2f24:	2001      	movs	r0, #1
    2f26:	4770      	bx	lr
                        return true;
    2f28:	2001      	movs	r0, #1
    2f2a:	4770      	bx	lr
                switch(var2)
    2f2c:	2000      	movs	r0, #0
    #endif
}
    2f2e:	4770      	bx	lr
    2f30:	00ff0130 	.word	0x00ff0130
    2f34:	00ff0134 	.word	0x00ff0134

00002f38 <uicr_HFXOCNT_erased>:

#if !defined(NRF_TRUSTZONE_NONSECURE)

    bool uicr_HFXOCNT_erased()
    {
        if (NRF_UICR_S->HFXOCNT == 0xFFFFFFFFul) {
    2f38:	4b04      	ldr	r3, [pc, #16]	; (2f4c <uicr_HFXOCNT_erased+0x14>)
    2f3a:	6a1b      	ldr	r3, [r3, #32]
    2f3c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    2f40:	d001      	beq.n	2f46 <uicr_HFXOCNT_erased+0xe>
            return true;
        }
        return false;
    2f42:	2000      	movs	r0, #0
    2f44:	4770      	bx	lr
            return true;
    2f46:	2001      	movs	r0, #1
    }
    2f48:	4770      	bx	lr
    2f4a:	bf00      	nop
    2f4c:	00ff8000 	.word	0x00ff8000

00002f50 <uicr_HFXOSRC_erased>:
    
    
    bool uicr_HFXOSRC_erased()
    {
        if ((NRF_UICR_S->HFXOSRC & UICR_HFXOSRC_HFXOSRC_Msk) != UICR_HFXOSRC_HFXOSRC_TCXO) {
    2f50:	4b04      	ldr	r3, [pc, #16]	; (2f64 <uicr_HFXOSRC_erased+0x14>)
    2f52:	69db      	ldr	r3, [r3, #28]
    2f54:	f013 0f01 	tst.w	r3, #1
    2f58:	d101      	bne.n	2f5e <uicr_HFXOSRC_erased+0xe>
            return true;
        }
        return false;
    2f5a:	2000      	movs	r0, #0
    2f5c:	4770      	bx	lr
            return true;
    2f5e:	2001      	movs	r0, #1
    }
    2f60:	4770      	bx	lr
    2f62:	bf00      	nop
    2f64:	00ff8000 	.word	0x00ff8000

00002f68 <SystemCoreClockUpdate>:
    SystemCoreClock = __SYSTEM_CLOCK;
    2f68:	4b01      	ldr	r3, [pc, #4]	; (2f70 <SystemCoreClockUpdate+0x8>)
    2f6a:	4a02      	ldr	r2, [pc, #8]	; (2f74 <SystemCoreClockUpdate+0xc>)
    2f6c:	601a      	str	r2, [r3, #0]
}
    2f6e:	4770      	bx	lr
    2f70:	20005764 	.word	0x20005764
    2f74:	03d09000 	.word	0x03d09000

00002f78 <SystemInit>:
{
    2f78:	b508      	push	{r3, lr}
        if (nrf91_errata_6()){
    2f7a:	f7ff ff7b 	bl	2e74 <nrf91_errata_6>
    2f7e:	b130      	cbz	r0, 2f8e <SystemInit+0x16>
            NRF_POWER_S->EVENTS_SLEEPENTER = (POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_NotGenerated << POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_Pos);
    2f80:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2f84:	2200      	movs	r2, #0
    2f86:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
            NRF_POWER_S->EVENTS_SLEEPEXIT = (POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_NotGenerated << POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_Pos);
    2f8a:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
        if (nrf91_errata_14()){
    2f8e:	f7ff ff87 	bl	2ea0 <nrf91_errata_14>
    2f92:	b130      	cbz	r0, 2fa2 <SystemInit+0x2a>
            *((volatile uint32_t *)0x50004A38) = 0x01ul;
    2f94:	2301      	movs	r3, #1
    2f96:	4a42      	ldr	r2, [pc, #264]	; (30a0 <SystemInit+0x128>)
    2f98:	6013      	str	r3, [r2, #0]
            NRF_REGULATORS_S->DCDCEN = REGULATORS_DCDCEN_DCDCEN_Enabled << REGULATORS_DCDCEN_DCDCEN_Pos;
    2f9a:	f6a2 2238 	subw	r2, r2, #2616	; 0xa38
    2f9e:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
        if (nrf91_errata_15()){
    2fa2:	f7ff ff8f 	bl	2ec4 <nrf91_errata_15>
    2fa6:	b118      	cbz	r0, 2fb0 <SystemInit+0x38>
            NRF_REGULATORS_S->DCDCEN = REGULATORS_DCDCEN_DCDCEN_Enabled << REGULATORS_DCDCEN_DCDCEN_Pos;
    2fa8:	4b3e      	ldr	r3, [pc, #248]	; (30a4 <SystemInit+0x12c>)
    2faa:	2201      	movs	r2, #1
    2fac:	f8c3 2578 	str.w	r2, [r3, #1400]	; 0x578
        if (nrf91_errata_20()){
    2fb0:	f7ff ff9a 	bl	2ee8 <nrf91_errata_20>
    2fb4:	b110      	cbz	r0, 2fbc <SystemInit+0x44>
            *((volatile uint32_t *)0x5003AEE4) = 0xE;
    2fb6:	4b3c      	ldr	r3, [pc, #240]	; (30a8 <SystemInit+0x130>)
    2fb8:	220e      	movs	r2, #14
    2fba:	601a      	str	r2, [r3, #0]
        if (nrf91_errata_31()){
    2fbc:	f7ff ffa6 	bl	2f0c <nrf91_errata_31>
    2fc0:	b128      	cbz	r0, 2fce <SystemInit+0x56>
            *((volatile uint32_t *)0x5000470Cul) = 0x0;
    2fc2:	4b3a      	ldr	r3, [pc, #232]	; (30ac <SystemInit+0x134>)
    2fc4:	2200      	movs	r2, #0
    2fc6:	601a      	str	r2, [r3, #0]
            *((volatile uint32_t *)0x50004710ul) = 0x1;
    2fc8:	3304      	adds	r3, #4
    2fca:	2201      	movs	r2, #1
    2fcc:	601a      	str	r2, [r3, #0]
{
    2fce:	2200      	movs	r2, #0
    2fd0:	e00b      	b.n	2fea <SystemInit+0x72>
          *(volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR = NRF_FICR_S->TRIMCNF[index].DATA;
    2fd2:	f102 0360 	add.w	r3, r2, #96	; 0x60
    2fd6:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
    2fda:	f851 1033 	ldr.w	r1, [r1, r3, lsl #3]
    2fde:	00db      	lsls	r3, r3, #3
    2fe0:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
    2fe4:	685b      	ldr	r3, [r3, #4]
    2fe6:	600b      	str	r3, [r1, #0]
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    2fe8:	3201      	adds	r2, #1
    2fea:	2aff      	cmp	r2, #255	; 0xff
    2fec:	d808      	bhi.n	3000 <SystemInit+0x88>
    2fee:	f102 0360 	add.w	r3, r2, #96	; 0x60
    2ff2:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
    2ff6:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
    2ffa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    2ffe:	d1e8      	bne.n	2fd2 <SystemInit+0x5a>
        if (uicr_HFXOSRC_erased() || uicr_HFXOCNT_erased()) {
    3000:	f7ff ffa6 	bl	2f50 <uicr_HFXOSRC_erased>
    3004:	b960      	cbnz	r0, 3020 <SystemInit+0xa8>
    3006:	f7ff ff97 	bl	2f38 <uicr_HFXOCNT_erased>
    300a:	b948      	cbnz	r0, 3020 <SystemInit+0xa8>
        SCB->NSACR |= (3UL << 10);
    300c:	4a28      	ldr	r2, [pc, #160]	; (30b0 <SystemInit+0x138>)
    300e:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
    3012:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
    3016:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    SystemCoreClockUpdate();
    301a:	f7ff ffa5 	bl	2f68 <SystemCoreClockUpdate>
}
    301e:	bd08      	pop	{r3, pc}
          while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    3020:	4b24      	ldr	r3, [pc, #144]	; (30b4 <SystemInit+0x13c>)
    3022:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    3026:	2b01      	cmp	r3, #1
    3028:	d1fa      	bne.n	3020 <SystemInit+0xa8>
          NRF_NVMC_S->CONFIG = NVMC_CONFIG_WEN_Wen;
    302a:	4b22      	ldr	r3, [pc, #136]	; (30b4 <SystemInit+0x13c>)
    302c:	2201      	movs	r2, #1
    302e:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
          while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    3032:	4b20      	ldr	r3, [pc, #128]	; (30b4 <SystemInit+0x13c>)
    3034:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    3038:	2b01      	cmp	r3, #1
    303a:	d1fa      	bne.n	3032 <SystemInit+0xba>
          if (uicr_HFXOSRC_erased()){
    303c:	f7ff ff88 	bl	2f50 <uicr_HFXOSRC_erased>
    3040:	b148      	cbz	r0, 3056 <SystemInit+0xde>
            uicr_erased_value = NRF_UICR_S->HFXOSRC;
    3042:	4a1d      	ldr	r2, [pc, #116]	; (30b8 <SystemInit+0x140>)
    3044:	69d3      	ldr	r3, [r2, #28]
            uicr_new_value = (uicr_erased_value & ~UICR_HFXOSRC_HFXOSRC_Msk) | UICR_HFXOSRC_HFXOSRC_TCXO;
    3046:	f023 0301 	bic.w	r3, r3, #1
            NRF_UICR_S->HFXOSRC = uicr_new_value;
    304a:	61d3      	str	r3, [r2, #28]
            while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    304c:	4b19      	ldr	r3, [pc, #100]	; (30b4 <SystemInit+0x13c>)
    304e:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    3052:	2b01      	cmp	r3, #1
    3054:	d1fa      	bne.n	304c <SystemInit+0xd4>
          if (uicr_HFXOCNT_erased()){
    3056:	f7ff ff6f 	bl	2f38 <uicr_HFXOCNT_erased>
    305a:	b158      	cbz	r0, 3074 <SystemInit+0xfc>
            uicr_erased_value = NRF_UICR_S->HFXOCNT;
    305c:	4a16      	ldr	r2, [pc, #88]	; (30b8 <SystemInit+0x140>)
    305e:	6a13      	ldr	r3, [r2, #32]
            uicr_new_value = (uicr_erased_value & ~UICR_HFXOCNT_HFXOCNT_Msk) | 0x20;
    3060:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
    3064:	f043 0320 	orr.w	r3, r3, #32
            NRF_UICR_S->HFXOCNT = uicr_new_value;
    3068:	6213      	str	r3, [r2, #32]
            while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    306a:	4b12      	ldr	r3, [pc, #72]	; (30b4 <SystemInit+0x13c>)
    306c:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    3070:	2b01      	cmp	r3, #1
    3072:	d1fa      	bne.n	306a <SystemInit+0xf2>
          NRF_NVMC_S->CONFIG = NVMC_CONFIG_WEN_Ren;
    3074:	4b0f      	ldr	r3, [pc, #60]	; (30b4 <SystemInit+0x13c>)
    3076:	2200      	movs	r2, #0
    3078:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
          while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    307c:	4b0d      	ldr	r3, [pc, #52]	; (30b4 <SystemInit+0x13c>)
    307e:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    3082:	2b01      	cmp	r3, #1
    3084:	d1fa      	bne.n	307c <SystemInit+0x104>
  __ASM volatile ("dsb 0xF":::"memory");
    3086:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    308a:	4909      	ldr	r1, [pc, #36]	; (30b0 <SystemInit+0x138>)
    308c:	68ca      	ldr	r2, [r1, #12]
    308e:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    3092:	4b0a      	ldr	r3, [pc, #40]	; (30bc <SystemInit+0x144>)
    3094:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    3096:	60cb      	str	r3, [r1, #12]
    3098:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    309c:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    309e:	e7fd      	b.n	309c <SystemInit+0x124>
    30a0:	50004a38 	.word	0x50004a38
    30a4:	50004000 	.word	0x50004000
    30a8:	5003aee4 	.word	0x5003aee4
    30ac:	5000470c 	.word	0x5000470c
    30b0:	e000ed00 	.word	0xe000ed00
    30b4:	50039000 	.word	0x50039000
    30b8:	00ff8000 	.word	0x00ff8000
    30bc:	05fa0004 	.word	0x05fa0004

000030c0 <nvmc_readonly_mode_set>:
#endif

NRF_STATIC_INLINE void nrf_nvmc_mode_set(NRF_NVMC_Type * p_reg,
                                         nrf_nvmc_mode_t mode)
{
    p_reg->CONFIG = (uint32_t)mode;
    30c0:	4b02      	ldr	r3, [pc, #8]	; (30cc <nvmc_readonly_mode_set+0xc>)
    30c2:	2200      	movs	r2, #0
    30c4:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
#if defined(NRF_TRUSTZONE_NONSECURE)
    nrf_nvmc_nonsecure_mode_set(NRF_NVMC, NRF_NVMC_NS_MODE_READONLY);
#else
    nrf_nvmc_mode_set(NRF_NVMC, NRF_NVMC_MODE_READONLY);
#endif
}
    30c8:	4770      	bx	lr
    30ca:	bf00      	nop
    30cc:	50039000 	.word	0x50039000

000030d0 <nvmc_write_mode_set>:
    30d0:	4b02      	ldr	r3, [pc, #8]	; (30dc <nvmc_write_mode_set+0xc>)
    30d2:	2201      	movs	r2, #1
    30d4:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
#if defined(NRF_TRUSTZONE_NONSECURE)
    nrf_nvmc_nonsecure_mode_set(NRF_NVMC, NRF_NVMC_NS_MODE_WRITE);
#else
    nrf_nvmc_mode_set(NRF_NVMC, NRF_NVMC_MODE_WRITE);
#endif
}
    30d8:	4770      	bx	lr
    30da:	bf00      	nop
    30dc:	50039000 	.word	0x50039000

000030e0 <nvmc_erase_mode_set>:
    30e0:	4b02      	ldr	r3, [pc, #8]	; (30ec <nvmc_erase_mode_set+0xc>)
    30e2:	2202      	movs	r2, #2
    30e4:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
#if defined(NRF_TRUSTZONE_NONSECURE)
    nrf_nvmc_nonsecure_mode_set(NRF_NVMC, NRF_NVMC_NS_MODE_ERASE);
#else
    nrf_nvmc_mode_set(NRF_NVMC, NRF_NVMC_MODE_ERASE);
#endif
}
    30e8:	4770      	bx	lr
    30ea:	bf00      	nop
    30ec:	50039000 	.word	0x50039000

000030f0 <nvmc_word_write>:
    return (bool)(p_reg->READYNEXT & NVMC_READYNEXT_READYNEXT_Msk);
    30f0:	4b04      	ldr	r3, [pc, #16]	; (3104 <nvmc_word_write+0x14>)
    30f2:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408

static void nvmc_word_write(uint32_t addr, uint32_t value)
{
#if defined(NRF9160_XXAA)
    while (!nrf_nvmc_write_ready_check(NRF_NVMC))
    30f6:	f013 0f01 	tst.w	r3, #1
    30fa:	d0f9      	beq.n	30f0 <nvmc_word_write>
#else
    while (!nrf_nvmc_ready_check(NRF_NVMC))
    {}
#endif

    *(volatile uint32_t *)addr = value;
    30fc:	6001      	str	r1, [r0, #0]
  __ASM volatile ("dmb 0xF":::"memory");
    30fe:	f3bf 8f5f 	dmb	sy
    __DMB();
}
    3102:	4770      	bx	lr
    3104:	50039000 	.word	0x50039000

00003108 <nrfx_nvmc_page_erase>:
        nvmc_word_write(addr + (NVMC_BYTES_IN_WORD * i), ((uint32_t const *)src)[i]);
    }
}

nrfx_err_t nrfx_nvmc_page_erase(uint32_t addr)
{
    3108:	b510      	push	{r4, lr}
    310a:	4604      	mov	r4, r0
    NRFX_ASSERT((addr - NVMC_FLASH_BASE_ADDRESS) < flash_total_size_get());

    if (!is_page_aligned_check(addr))
    310c:	f002 ff98 	bl	6040 <is_page_aligned_check>
    3110:	b908      	cbnz	r0, 3116 <nrfx_nvmc_page_erase+0xe>
    {
        return NRFX_ERROR_INVALID_ADDR;
    3112:	4808      	ldr	r0, [pc, #32]	; (3134 <nrfx_nvmc_page_erase+0x2c>)
    while (!nrf_nvmc_ready_check(NRF_NVMC))
    {}
    nvmc_readonly_mode_set();

    return NRFX_SUCCESS;
}
    3114:	bd10      	pop	{r4, pc}
    nvmc_erase_mode_set();
    3116:	f7ff ffe3 	bl	30e0 <nvmc_erase_mode_set>
        p_reg->ERASEPCR1 = page_addr;
    }
#elif defined(NRF52_SERIES)
    p_reg->ERASEPAGE = page_addr;
#elif defined(NRF9160_XXAA) || defined(NRF5340_XXAA_APPLICATION) || defined(NRF5340_XXAA_NETWORK)
    *(volatile uint32_t *)page_addr = 0xFFFFFFFF;
    311a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    311e:	6023      	str	r3, [r4, #0]
    return (bool)(p_reg->READY & NVMC_READY_READY_Msk);
    3120:	4b05      	ldr	r3, [pc, #20]	; (3138 <nrfx_nvmc_page_erase+0x30>)
    3122:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    while (!nrf_nvmc_ready_check(NRF_NVMC))
    3126:	f013 0f01 	tst.w	r3, #1
    312a:	d0f9      	beq.n	3120 <nrfx_nvmc_page_erase+0x18>
    nvmc_readonly_mode_set();
    312c:	f7ff ffc8 	bl	30c0 <nvmc_readonly_mode_set>
    return NRFX_SUCCESS;
    3130:	4802      	ldr	r0, [pc, #8]	; (313c <nrfx_nvmc_page_erase+0x34>)
    3132:	e7ef      	b.n	3114 <nrfx_nvmc_page_erase+0xc>
    3134:	0bad000a 	.word	0x0bad000a
    3138:	50039000 	.word	0x50039000
    313c:	0bad0000 	.word	0x0bad0000

00003140 <verify_header>:
}
#endif /* MBEDTLS_MEMORY_DEBUG */

static int verify_header( memory_header *hdr )
{
    if( hdr->magic1 != MAGIC1 )
    3140:	6802      	ldr	r2, [r0, #0]
    3142:	4b12      	ldr	r3, [pc, #72]	; (318c <verify_header+0x4c>)
    3144:	429a      	cmp	r2, r3
    3146:	d115      	bne.n	3174 <verify_header+0x34>
        mbedtls_fprintf( stderr, "FATAL: MAGIC1 mismatch\n" );
#endif
        return( 1 );
    }

    if( hdr->magic2 != MAGIC2 )
    3148:	69c2      	ldr	r2, [r0, #28]
    314a:	f1a3 2310 	sub.w	r3, r3, #268439552	; 0x10001000
    314e:	f1a3 13ef 	sub.w	r3, r3, #15663343	; 0xef00ef
    3152:	429a      	cmp	r2, r3
    3154:	d110      	bne.n	3178 <verify_header+0x38>
        mbedtls_fprintf( stderr, "FATAL: MAGIC2 mismatch\n" );
#endif
        return( 1 );
    }

    if( hdr->alloc > 1 )
    3156:	6883      	ldr	r3, [r0, #8]
    3158:	2b01      	cmp	r3, #1
    315a:	d80f      	bhi.n	317c <verify_header+0x3c>
        mbedtls_fprintf( stderr, "FATAL: alloc has illegal value\n" );
#endif
        return( 1 );
    }

    if( hdr->prev != NULL && hdr->prev == hdr->next )
    315c:	68c3      	ldr	r3, [r0, #12]
    315e:	b113      	cbz	r3, 3166 <verify_header+0x26>
    3160:	6902      	ldr	r2, [r0, #16]
    3162:	4293      	cmp	r3, r2
    3164:	d00c      	beq.n	3180 <verify_header+0x40>
        mbedtls_fprintf( stderr, "FATAL: prev == next\n" );
#endif
        return( 1 );
    }

    if( hdr->prev_free != NULL && hdr->prev_free == hdr->next_free )
    3166:	6943      	ldr	r3, [r0, #20]
    3168:	b163      	cbz	r3, 3184 <verify_header+0x44>
    316a:	6982      	ldr	r2, [r0, #24]
    316c:	4293      	cmp	r3, r2
    316e:	d00b      	beq.n	3188 <verify_header+0x48>
        mbedtls_fprintf( stderr, "FATAL: prev_free == next_free\n" );
#endif
        return( 1 );
    }

    return( 0 );
    3170:	2000      	movs	r0, #0
    3172:	4770      	bx	lr
        return( 1 );
    3174:	2001      	movs	r0, #1
    3176:	4770      	bx	lr
        return( 1 );
    3178:	2001      	movs	r0, #1
    317a:	4770      	bx	lr
        return( 1 );
    317c:	2001      	movs	r0, #1
    317e:	4770      	bx	lr
        return( 1 );
    3180:	2001      	movs	r0, #1
    3182:	4770      	bx	lr
    return( 0 );
    3184:	2000      	movs	r0, #0
    3186:	4770      	bx	lr
        return( 1 );
    3188:	2001      	movs	r0, #1
}
    318a:	4770      	bx	lr
    318c:	ff00aa55 	.word	0xff00aa55

00003190 <verify_chain>:

static int verify_chain( void )
{
    3190:	b570      	push	{r4, r5, r6, lr}
    memory_header *prv = heap.first, *cur;
    3192:	4b11      	ldr	r3, [pc, #68]	; (31d8 <verify_chain+0x48>)
    3194:	689d      	ldr	r5, [r3, #8]

    if( prv == NULL || verify_header( prv ) != 0 )
    3196:	b1b5      	cbz	r5, 31c6 <verify_chain+0x36>
    3198:	4628      	mov	r0, r5
    319a:	f7ff ffd1 	bl	3140 <verify_header>
    319e:	4606      	mov	r6, r0
    31a0:	b998      	cbnz	r0, 31ca <verify_chain+0x3a>
                                  "failed\n" );
#endif
        return( 1 );
    }

    if( heap.first->prev != NULL )
    31a2:	68eb      	ldr	r3, [r5, #12]
    31a4:	b113      	cbz	r3, 31ac <verify_chain+0x1c>
    {
#if defined(MBEDTLS_MEMORY_DEBUG)
        mbedtls_fprintf( stderr, "FATAL: verification failed: "
                                  "first->prev != NULL\n" );
#endif
        return( 1 );
    31a6:	2601      	movs	r6, #1
        prv = cur;
        cur = cur->next;
    }

    return( 0 );
}
    31a8:	4630      	mov	r0, r6
    31aa:	bd70      	pop	{r4, r5, r6, pc}
    cur = heap.first->next;
    31ac:	692c      	ldr	r4, [r5, #16]
    while( cur != NULL )
    31ae:	2c00      	cmp	r4, #0
    31b0:	d0fa      	beq.n	31a8 <verify_chain+0x18>
        if( verify_header( cur ) != 0 )
    31b2:	4620      	mov	r0, r4
    31b4:	f7ff ffc4 	bl	3140 <verify_header>
    31b8:	b948      	cbnz	r0, 31ce <verify_chain+0x3e>
        if( cur->prev != prv )
    31ba:	68e3      	ldr	r3, [r4, #12]
    31bc:	42ab      	cmp	r3, r5
    31be:	d108      	bne.n	31d2 <verify_chain+0x42>
        prv = cur;
    31c0:	4625      	mov	r5, r4
        cur = cur->next;
    31c2:	6924      	ldr	r4, [r4, #16]
    31c4:	e7f3      	b.n	31ae <verify_chain+0x1e>
        return( 1 );
    31c6:	2601      	movs	r6, #1
    31c8:	e7ee      	b.n	31a8 <verify_chain+0x18>
    31ca:	2601      	movs	r6, #1
    31cc:	e7ec      	b.n	31a8 <verify_chain+0x18>
            return( 1 );
    31ce:	2601      	movs	r6, #1
    31d0:	e7ea      	b.n	31a8 <verify_chain+0x18>
            return( 1 );
    31d2:	2601      	movs	r6, #1
    31d4:	e7e8      	b.n	31a8 <verify_chain+0x18>
    31d6:	bf00      	nop
    31d8:	2000260c 	.word	0x2000260c

000031dc <buffer_alloc_free>:
static void buffer_alloc_free( void *ptr )
{
    memory_header *hdr, *old = NULL;
    unsigned char *p = (unsigned char *) ptr;

    if( ptr == NULL || heap.buf == NULL || heap.first == NULL )
    31dc:	2800      	cmp	r0, #0
    31de:	f000 8092 	beq.w	3306 <buffer_alloc_free+0x12a>
{
    31e2:	b538      	push	{r3, r4, r5, lr}
    31e4:	4605      	mov	r5, r0
    if( ptr == NULL || heap.buf == NULL || heap.first == NULL )
    31e6:	4b48      	ldr	r3, [pc, #288]	; (3308 <buffer_alloc_free+0x12c>)
    31e8:	681b      	ldr	r3, [r3, #0]
    31ea:	2b00      	cmp	r3, #0
    31ec:	d06c      	beq.n	32c8 <buffer_alloc_free+0xec>
    31ee:	4a46      	ldr	r2, [pc, #280]	; (3308 <buffer_alloc_free+0x12c>)
    31f0:	6892      	ldr	r2, [r2, #8]
    31f2:	2a00      	cmp	r2, #0
    31f4:	d068      	beq.n	32c8 <buffer_alloc_free+0xec>
        return;

    if( p < heap.buf || p >= heap.buf + heap.len )
    31f6:	4283      	cmp	r3, r0
    31f8:	d804      	bhi.n	3204 <buffer_alloc_free+0x28>
    31fa:	4a43      	ldr	r2, [pc, #268]	; (3308 <buffer_alloc_free+0x12c>)
    31fc:	6852      	ldr	r2, [r2, #4]
    31fe:	4413      	add	r3, r2
    3200:	4283      	cmp	r3, r0
    3202:	d803      	bhi.n	320c <buffer_alloc_free+0x30>
    {
#if defined(MBEDTLS_MEMORY_DEBUG)
        mbedtls_fprintf( stderr, "FATAL: mbedtls_free() outside of managed "
                                  "space\n" );
#endif
        mbedtls_exit( 1 );
    3204:	4b41      	ldr	r3, [pc, #260]	; (330c <buffer_alloc_free+0x130>)
    3206:	681b      	ldr	r3, [r3, #0]
    3208:	2001      	movs	r0, #1
    320a:	4798      	blx	r3
    }

    p -= sizeof(memory_header);
    320c:	f1a5 0420 	sub.w	r4, r5, #32
    hdr = (memory_header *) p;

    if( verify_header( hdr ) != 0 )
    3210:	4620      	mov	r0, r4
    3212:	f7ff ff95 	bl	3140 <verify_header>
    3216:	b118      	cbz	r0, 3220 <buffer_alloc_free+0x44>
        mbedtls_exit( 1 );
    3218:	4b3c      	ldr	r3, [pc, #240]	; (330c <buffer_alloc_free+0x130>)
    321a:	681b      	ldr	r3, [r3, #0]
    321c:	2001      	movs	r0, #1
    321e:	4798      	blx	r3

    if( hdr->alloc != 1 )
    3220:	f855 3c18 	ldr.w	r3, [r5, #-24]
    3224:	2b01      	cmp	r3, #1
    3226:	d003      	beq.n	3230 <buffer_alloc_free+0x54>
    {
#if defined(MBEDTLS_MEMORY_DEBUG)
        mbedtls_fprintf( stderr, "FATAL: mbedtls_free() on unallocated "
                                  "data\n" );
#endif
        mbedtls_exit( 1 );
    3228:	4b38      	ldr	r3, [pc, #224]	; (330c <buffer_alloc_free+0x130>)
    322a:	681b      	ldr	r3, [r3, #0]
    322c:	2001      	movs	r0, #1
    322e:	4798      	blx	r3
    }

    hdr->alloc = 0;
    3230:	2300      	movs	r3, #0
    3232:	f845 3c18 	str.w	r3, [r5, #-24]
    hdr->trace_count = 0;
#endif

    // Regroup with block before
    //
    if( hdr->prev != NULL && hdr->prev->alloc == 0 )
    3236:	f855 3c14 	ldr.w	r3, [r5, #-20]
    323a:	b1cb      	cbz	r3, 3270 <buffer_alloc_free+0x94>
    323c:	689a      	ldr	r2, [r3, #8]
    323e:	2a00      	cmp	r2, #0
    3240:	d143      	bne.n	32ca <buffer_alloc_free+0xee>
    {
#if defined(MBEDTLS_MEMORY_DEBUG)
        heap.header_count--;
#endif
        hdr->prev->size += sizeof(memory_header) + hdr->size;
    3242:	f855 2c1c 	ldr.w	r2, [r5, #-28]
    3246:	6859      	ldr	r1, [r3, #4]
    3248:	440a      	add	r2, r1
    324a:	3220      	adds	r2, #32
    324c:	605a      	str	r2, [r3, #4]
        hdr->prev->next = hdr->next;
    324e:	f855 3c14 	ldr.w	r3, [r5, #-20]
    3252:	f855 2c10 	ldr.w	r2, [r5, #-16]
    3256:	611a      	str	r2, [r3, #16]
        old = hdr;
        hdr = hdr->prev;
    3258:	f855 5c14 	ldr.w	r5, [r5, #-20]

        if( hdr->next != NULL )
    325c:	692b      	ldr	r3, [r5, #16]
    325e:	b103      	cbz	r3, 3262 <buffer_alloc_free+0x86>
            hdr->next->prev = hdr;
    3260:	60dd      	str	r5, [r3, #12]

        memset( old, 0, sizeof(memory_header) );
    3262:	2220      	movs	r2, #32
    3264:	2100      	movs	r1, #0
    3266:	4620      	mov	r0, r4
    3268:	f002 fbc5 	bl	59f6 <memset>
        old = hdr;
    326c:	4623      	mov	r3, r4
        hdr = hdr->prev;
    326e:	462c      	mov	r4, r5
    }

    // Regroup with block after
    //
    if( hdr->next != NULL && hdr->next->alloc == 0 )
    3270:	6925      	ldr	r5, [r4, #16]
    3272:	b31d      	cbz	r5, 32bc <buffer_alloc_free+0xe0>
    3274:	68aa      	ldr	r2, [r5, #8]
    3276:	bb0a      	cbnz	r2, 32bc <buffer_alloc_free+0xe0>
    {
#if defined(MBEDTLS_MEMORY_DEBUG)
        heap.header_count--;
#endif
        hdr->size += sizeof(memory_header) + hdr->next->size;
    3278:	686b      	ldr	r3, [r5, #4]
    327a:	6862      	ldr	r2, [r4, #4]
    327c:	4413      	add	r3, r2
    327e:	3320      	adds	r3, #32
    3280:	6063      	str	r3, [r4, #4]
        old = hdr->next;
        hdr->next = hdr->next->next;
    3282:	692b      	ldr	r3, [r5, #16]
    3284:	6123      	str	r3, [r4, #16]

        if( hdr->prev_free != NULL || hdr->next_free != NULL )
    3286:	6963      	ldr	r3, [r4, #20]
    3288:	b30b      	cbz	r3, 32ce <buffer_alloc_free+0xf2>
        {
            if( hdr->prev_free != NULL )
    328a:	b323      	cbz	r3, 32d6 <buffer_alloc_free+0xfa>
                hdr->prev_free->next_free = hdr->next_free;
    328c:	69a2      	ldr	r2, [r4, #24]
    328e:	619a      	str	r2, [r3, #24]
            else
                heap.first_free = hdr->next_free;

            if( hdr->next_free != NULL )
    3290:	69a3      	ldr	r3, [r4, #24]
    3292:	b10b      	cbz	r3, 3298 <buffer_alloc_free+0xbc>
                hdr->next_free->prev_free = hdr->prev_free;
    3294:	6962      	ldr	r2, [r4, #20]
    3296:	615a      	str	r2, [r3, #20]
        }

        hdr->prev_free = old->prev_free;
    3298:	696b      	ldr	r3, [r5, #20]
    329a:	6163      	str	r3, [r4, #20]
        hdr->next_free = old->next_free;
    329c:	69aa      	ldr	r2, [r5, #24]
    329e:	61a2      	str	r2, [r4, #24]

        if( hdr->prev_free != NULL )
    32a0:	b1eb      	cbz	r3, 32de <buffer_alloc_free+0x102>
            hdr->prev_free->next_free = hdr;
    32a2:	619c      	str	r4, [r3, #24]
        else
            heap.first_free = hdr;

        if( hdr->next_free != NULL )
    32a4:	69a3      	ldr	r3, [r4, #24]
    32a6:	b103      	cbz	r3, 32aa <buffer_alloc_free+0xce>
            hdr->next_free->prev_free = hdr;
    32a8:	615c      	str	r4, [r3, #20]

        if( hdr->next != NULL )
    32aa:	6923      	ldr	r3, [r4, #16]
    32ac:	b103      	cbz	r3, 32b0 <buffer_alloc_free+0xd4>
            hdr->next->prev = hdr;
    32ae:	60dc      	str	r4, [r3, #12]

        memset( old, 0, sizeof(memory_header) );
    32b0:	2220      	movs	r2, #32
    32b2:	2100      	movs	r1, #0
    32b4:	4628      	mov	r0, r5
    32b6:	f002 fb9e 	bl	59f6 <memset>
        old = hdr->next;
    32ba:	462b      	mov	r3, r5
    }

    // Prepend to free_list if we have not merged
    // (Does not have to stay in same order as prev / next list)
    //
    if( old == NULL )
    32bc:	b193      	cbz	r3, 32e4 <buffer_alloc_free+0x108>
        if( heap.first_free != NULL )
            heap.first_free->prev_free = hdr;
        heap.first_free = hdr;
    }

    if( ( heap.verify & MBEDTLS_MEMORY_VERIFY_FREE ) && verify_chain() != 0 )
    32be:	4b12      	ldr	r3, [pc, #72]	; (3308 <buffer_alloc_free+0x12c>)
    32c0:	691b      	ldr	r3, [r3, #16]
    32c2:	f013 0f02 	tst.w	r3, #2
    32c6:	d115      	bne.n	32f4 <buffer_alloc_free+0x118>
        mbedtls_exit( 1 );
}
    32c8:	bd38      	pop	{r3, r4, r5, pc}
    memory_header *hdr, *old = NULL;
    32ca:	2300      	movs	r3, #0
    32cc:	e7d0      	b.n	3270 <buffer_alloc_free+0x94>
        if( hdr->prev_free != NULL || hdr->next_free != NULL )
    32ce:	69a2      	ldr	r2, [r4, #24]
    32d0:	2a00      	cmp	r2, #0
    32d2:	d1da      	bne.n	328a <buffer_alloc_free+0xae>
    32d4:	e7e0      	b.n	3298 <buffer_alloc_free+0xbc>
                heap.first_free = hdr->next_free;
    32d6:	69a2      	ldr	r2, [r4, #24]
    32d8:	4b0b      	ldr	r3, [pc, #44]	; (3308 <buffer_alloc_free+0x12c>)
    32da:	60da      	str	r2, [r3, #12]
    32dc:	e7d8      	b.n	3290 <buffer_alloc_free+0xb4>
            heap.first_free = hdr;
    32de:	4b0a      	ldr	r3, [pc, #40]	; (3308 <buffer_alloc_free+0x12c>)
    32e0:	60dc      	str	r4, [r3, #12]
    32e2:	e7df      	b.n	32a4 <buffer_alloc_free+0xc8>
        hdr->next_free = heap.first_free;
    32e4:	4b08      	ldr	r3, [pc, #32]	; (3308 <buffer_alloc_free+0x12c>)
    32e6:	68db      	ldr	r3, [r3, #12]
    32e8:	61a3      	str	r3, [r4, #24]
        if( heap.first_free != NULL )
    32ea:	b103      	cbz	r3, 32ee <buffer_alloc_free+0x112>
            heap.first_free->prev_free = hdr;
    32ec:	615c      	str	r4, [r3, #20]
        heap.first_free = hdr;
    32ee:	4b06      	ldr	r3, [pc, #24]	; (3308 <buffer_alloc_free+0x12c>)
    32f0:	60dc      	str	r4, [r3, #12]
    32f2:	e7e4      	b.n	32be <buffer_alloc_free+0xe2>
    if( ( heap.verify & MBEDTLS_MEMORY_VERIFY_FREE ) && verify_chain() != 0 )
    32f4:	f7ff ff4c 	bl	3190 <verify_chain>
    32f8:	2800      	cmp	r0, #0
    32fa:	d0e5      	beq.n	32c8 <buffer_alloc_free+0xec>
        mbedtls_exit( 1 );
    32fc:	4b03      	ldr	r3, [pc, #12]	; (330c <buffer_alloc_free+0x130>)
    32fe:	681b      	ldr	r3, [r3, #0]
    3300:	2001      	movs	r0, #1
    3302:	4798      	blx	r3
    3304:	e7e0      	b.n	32c8 <buffer_alloc_free+0xec>
    3306:	4770      	bx	lr
    3308:	2000260c 	.word	0x2000260c
    330c:	2000576c 	.word	0x2000576c

00003310 <buffer_alloc_calloc>:
{
    3310:	b570      	push	{r4, r5, r6, lr}
    memory_header *new, *cur = heap.first_free;
    3312:	4b4f      	ldr	r3, [pc, #316]	; (3450 <buffer_alloc_calloc+0x140>)
    3314:	68dc      	ldr	r4, [r3, #12]
    if( heap.buf == NULL || heap.first == NULL )
    3316:	681d      	ldr	r5, [r3, #0]
    3318:	2d00      	cmp	r5, #0
    331a:	d05a      	beq.n	33d2 <buffer_alloc_calloc+0xc2>
    331c:	689d      	ldr	r5, [r3, #8]
    331e:	2d00      	cmp	r5, #0
    3320:	d057      	beq.n	33d2 <buffer_alloc_calloc+0xc2>
    original_len = len = n * size;
    3322:	fb01 f600 	mul.w	r6, r1, r0
    if( n == 0 || size == 0 || len / n != size )
    3326:	2800      	cmp	r0, #0
    3328:	f000 8088 	beq.w	343c <buffer_alloc_calloc+0x12c>
    332c:	2900      	cmp	r1, #0
    332e:	f000 8087 	beq.w	3440 <buffer_alloc_calloc+0x130>
    3332:	fbb6 f0f0 	udiv	r0, r6, r0
    3336:	4288      	cmp	r0, r1
    3338:	f040 8084 	bne.w	3444 <buffer_alloc_calloc+0x134>
    else if( len > (size_t)-MBEDTLS_MEMORY_ALIGN_MULTIPLE )
    333c:	f116 0f04 	cmn.w	r6, #4
    3340:	f200 8082 	bhi.w	3448 <buffer_alloc_calloc+0x138>
    if( len % MBEDTLS_MEMORY_ALIGN_MULTIPLE )
    3344:	f016 0f03 	tst.w	r6, #3
    3348:	d008      	beq.n	335c <buffer_alloc_calloc+0x4c>
        len -= len % MBEDTLS_MEMORY_ALIGN_MULTIPLE;
    334a:	f026 0503 	bic.w	r5, r6, #3
        len += MBEDTLS_MEMORY_ALIGN_MULTIPLE;
    334e:	3504      	adds	r5, #4
    while( cur != NULL )
    3350:	b134      	cbz	r4, 3360 <buffer_alloc_calloc+0x50>
        if( cur->size >= len )
    3352:	6863      	ldr	r3, [r4, #4]
    3354:	42ab      	cmp	r3, r5
    3356:	d203      	bcs.n	3360 <buffer_alloc_calloc+0x50>
        cur = cur->next_free;
    3358:	69a4      	ldr	r4, [r4, #24]
    335a:	e7f9      	b.n	3350 <buffer_alloc_calloc+0x40>
    original_len = len = n * size;
    335c:	4635      	mov	r5, r6
    335e:	e7f7      	b.n	3350 <buffer_alloc_calloc+0x40>
    if( cur == NULL )
    3360:	2c00      	cmp	r4, #0
    3362:	d073      	beq.n	344c <buffer_alloc_calloc+0x13c>
    if( cur->alloc != 0 )
    3364:	68a3      	ldr	r3, [r4, #8]
    3366:	b11b      	cbz	r3, 3370 <buffer_alloc_calloc+0x60>
        mbedtls_exit( 1 );
    3368:	4b3a      	ldr	r3, [pc, #232]	; (3454 <buffer_alloc_calloc+0x144>)
    336a:	681b      	ldr	r3, [r3, #0]
    336c:	2001      	movs	r0, #1
    336e:	4798      	blx	r3
    if( cur->size - len < sizeof(memory_header) +
    3370:	6862      	ldr	r2, [r4, #4]
    3372:	1b52      	subs	r2, r2, r5
    3374:	2a23      	cmp	r2, #35	; 0x23
    3376:	d92e      	bls.n	33d6 <buffer_alloc_calloc+0xc6>
    p = ( (unsigned char *) cur ) + sizeof(memory_header) + len;
    3378:	f105 0120 	add.w	r1, r5, #32
    337c:	1863      	adds	r3, r4, r1
    new->size = cur->size - len - sizeof(memory_header);
    337e:	3a20      	subs	r2, #32
    3380:	605a      	str	r2, [r3, #4]
    new->alloc = 0;
    3382:	2200      	movs	r2, #0
    3384:	609a      	str	r2, [r3, #8]
    new->prev = cur;
    3386:	60dc      	str	r4, [r3, #12]
    new->next = cur->next;
    3388:	6922      	ldr	r2, [r4, #16]
    338a:	611a      	str	r2, [r3, #16]
    new->magic1 = MAGIC1;
    338c:	4832      	ldr	r0, [pc, #200]	; (3458 <buffer_alloc_calloc+0x148>)
    338e:	5060      	str	r0, [r4, r1]
    new->magic2 = MAGIC2;
    3390:	4932      	ldr	r1, [pc, #200]	; (345c <buffer_alloc_calloc+0x14c>)
    3392:	61d9      	str	r1, [r3, #28]
    if( new->next != NULL )
    3394:	b102      	cbz	r2, 3398 <buffer_alloc_calloc+0x88>
        new->next->prev = new;
    3396:	60d3      	str	r3, [r2, #12]
    new->prev_free = cur->prev_free;
    3398:	6962      	ldr	r2, [r4, #20]
    339a:	615a      	str	r2, [r3, #20]
    new->next_free = cur->next_free;
    339c:	69a1      	ldr	r1, [r4, #24]
    339e:	6199      	str	r1, [r3, #24]
    if( new->prev_free != NULL )
    33a0:	2a00      	cmp	r2, #0
    33a2:	d03f      	beq.n	3424 <buffer_alloc_calloc+0x114>
        new->prev_free->next_free = new;
    33a4:	6193      	str	r3, [r2, #24]
    if( new->next_free != NULL )
    33a6:	699a      	ldr	r2, [r3, #24]
    33a8:	b102      	cbz	r2, 33ac <buffer_alloc_calloc+0x9c>
        new->next_free->prev_free = new;
    33aa:	6153      	str	r3, [r2, #20]
    cur->alloc = 1;
    33ac:	2201      	movs	r2, #1
    33ae:	60a2      	str	r2, [r4, #8]
    cur->size = len;
    33b0:	6065      	str	r5, [r4, #4]
    cur->next = new;
    33b2:	6123      	str	r3, [r4, #16]
    cur->prev_free = NULL;
    33b4:	2300      	movs	r3, #0
    33b6:	6163      	str	r3, [r4, #20]
    cur->next_free = NULL;
    33b8:	61a3      	str	r3, [r4, #24]
    if( ( heap.verify & MBEDTLS_MEMORY_VERIFY_ALLOC ) && verify_chain() != 0 )
    33ba:	4b25      	ldr	r3, [pc, #148]	; (3450 <buffer_alloc_calloc+0x140>)
    33bc:	691b      	ldr	r3, [r3, #16]
    33be:	f013 0f01 	tst.w	r3, #1
    33c2:	d132      	bne.n	342a <buffer_alloc_calloc+0x11a>
    ret = (unsigned char *) cur + sizeof( memory_header );
    33c4:	f104 0520 	add.w	r5, r4, #32
    memset( ret, 0, original_len );
    33c8:	4632      	mov	r2, r6
    33ca:	2100      	movs	r1, #0
    33cc:	4628      	mov	r0, r5
    33ce:	f002 fb12 	bl	59f6 <memset>
}
    33d2:	4628      	mov	r0, r5
    33d4:	bd70      	pop	{r4, r5, r6, pc}
        cur->alloc = 1;
    33d6:	2301      	movs	r3, #1
    33d8:	60a3      	str	r3, [r4, #8]
        if( cur->prev_free != NULL )
    33da:	6963      	ldr	r3, [r4, #20]
    33dc:	b1ab      	cbz	r3, 340a <buffer_alloc_calloc+0xfa>
            cur->prev_free->next_free = cur->next_free;
    33de:	69a2      	ldr	r2, [r4, #24]
    33e0:	619a      	str	r2, [r3, #24]
        if( cur->next_free != NULL )
    33e2:	69a3      	ldr	r3, [r4, #24]
    33e4:	b10b      	cbz	r3, 33ea <buffer_alloc_calloc+0xda>
            cur->next_free->prev_free = cur->prev_free;
    33e6:	6962      	ldr	r2, [r4, #20]
    33e8:	615a      	str	r2, [r3, #20]
        cur->prev_free = NULL;
    33ea:	2300      	movs	r3, #0
    33ec:	6163      	str	r3, [r4, #20]
        cur->next_free = NULL;
    33ee:	61a3      	str	r3, [r4, #24]
        if( ( heap.verify & MBEDTLS_MEMORY_VERIFY_ALLOC ) && verify_chain() != 0 )
    33f0:	4b17      	ldr	r3, [pc, #92]	; (3450 <buffer_alloc_calloc+0x140>)
    33f2:	691b      	ldr	r3, [r3, #16]
    33f4:	f013 0f01 	tst.w	r3, #1
    33f8:	d10b      	bne.n	3412 <buffer_alloc_calloc+0x102>
        ret = (unsigned char *) cur + sizeof( memory_header );
    33fa:	f104 0520 	add.w	r5, r4, #32
        memset( ret, 0, original_len );
    33fe:	4632      	mov	r2, r6
    3400:	2100      	movs	r1, #0
    3402:	4628      	mov	r0, r5
    3404:	f002 faf7 	bl	59f6 <memset>
        return( ret );
    3408:	e7e3      	b.n	33d2 <buffer_alloc_calloc+0xc2>
            heap.first_free = cur->next_free;
    340a:	69a2      	ldr	r2, [r4, #24]
    340c:	4b10      	ldr	r3, [pc, #64]	; (3450 <buffer_alloc_calloc+0x140>)
    340e:	60da      	str	r2, [r3, #12]
    3410:	e7e7      	b.n	33e2 <buffer_alloc_calloc+0xd2>
        if( ( heap.verify & MBEDTLS_MEMORY_VERIFY_ALLOC ) && verify_chain() != 0 )
    3412:	f7ff febd 	bl	3190 <verify_chain>
    3416:	2800      	cmp	r0, #0
    3418:	d0ef      	beq.n	33fa <buffer_alloc_calloc+0xea>
            mbedtls_exit( 1 );
    341a:	4b0e      	ldr	r3, [pc, #56]	; (3454 <buffer_alloc_calloc+0x144>)
    341c:	681b      	ldr	r3, [r3, #0]
    341e:	2001      	movs	r0, #1
    3420:	4798      	blx	r3
    3422:	e7ea      	b.n	33fa <buffer_alloc_calloc+0xea>
        heap.first_free = new;
    3424:	4a0a      	ldr	r2, [pc, #40]	; (3450 <buffer_alloc_calloc+0x140>)
    3426:	60d3      	str	r3, [r2, #12]
    3428:	e7bd      	b.n	33a6 <buffer_alloc_calloc+0x96>
    if( ( heap.verify & MBEDTLS_MEMORY_VERIFY_ALLOC ) && verify_chain() != 0 )
    342a:	f7ff feb1 	bl	3190 <verify_chain>
    342e:	2800      	cmp	r0, #0
    3430:	d0c8      	beq.n	33c4 <buffer_alloc_calloc+0xb4>
        mbedtls_exit( 1 );
    3432:	4b08      	ldr	r3, [pc, #32]	; (3454 <buffer_alloc_calloc+0x144>)
    3434:	681b      	ldr	r3, [r3, #0]
    3436:	2001      	movs	r0, #1
    3438:	4798      	blx	r3
    343a:	e7c3      	b.n	33c4 <buffer_alloc_calloc+0xb4>
        return( NULL );
    343c:	2500      	movs	r5, #0
    343e:	e7c8      	b.n	33d2 <buffer_alloc_calloc+0xc2>
    3440:	2500      	movs	r5, #0
    3442:	e7c6      	b.n	33d2 <buffer_alloc_calloc+0xc2>
    3444:	2500      	movs	r5, #0
    3446:	e7c4      	b.n	33d2 <buffer_alloc_calloc+0xc2>
        return( NULL );
    3448:	2500      	movs	r5, #0
    344a:	e7c2      	b.n	33d2 <buffer_alloc_calloc+0xc2>
        return( NULL );
    344c:	4625      	mov	r5, r4
    344e:	e7c0      	b.n	33d2 <buffer_alloc_calloc+0xc2>
    3450:	2000260c 	.word	0x2000260c
    3454:	2000576c 	.word	0x2000576c
    3458:	ff00aa55 	.word	0xff00aa55
    345c:	ee119966 	.word	0xee119966

00003460 <mbedtls_memory_buffer_alloc_init>:
    (void) mbedtls_mutex_unlock( &heap.mutex );
}
#endif /* MBEDTLS_THREADING_C */

void mbedtls_memory_buffer_alloc_init( unsigned char *buf, size_t len )
{
    3460:	b538      	push	{r3, r4, r5, lr}
    3462:	4605      	mov	r5, r0
    3464:	460c      	mov	r4, r1
    memset( &heap, 0, sizeof( buffer_alloc_ctx ) );
    3466:	2214      	movs	r2, #20
    3468:	2100      	movs	r1, #0
    346a:	4813      	ldr	r0, [pc, #76]	; (34b8 <mbedtls_memory_buffer_alloc_init+0x58>)
    346c:	f002 fac3 	bl	59f6 <memset>
#if defined(MBEDTLS_THREADING_C)
    mbedtls_mutex_init( &heap.mutex );
    mbedtls_platform_set_calloc_free( buffer_alloc_calloc_mutexed,
                              buffer_alloc_free_mutexed );
#else
    mbedtls_platform_set_calloc_free( buffer_alloc_calloc, buffer_alloc_free );
    3470:	4912      	ldr	r1, [pc, #72]	; (34bc <mbedtls_memory_buffer_alloc_init+0x5c>)
    3472:	4813      	ldr	r0, [pc, #76]	; (34c0 <mbedtls_memory_buffer_alloc_init+0x60>)
    3474:	f000 f838 	bl	34e8 <mbedtls_platform_set_calloc_free>
#endif

    if( len < sizeof( memory_header ) + MBEDTLS_MEMORY_ALIGN_MULTIPLE )
    3478:	2c23      	cmp	r4, #35	; 0x23
    347a:	d91c      	bls.n	34b6 <mbedtls_memory_buffer_alloc_init+0x56>
        return;
    else if( (size_t)buf % MBEDTLS_MEMORY_ALIGN_MULTIPLE )
    347c:	f015 0303 	ands.w	r3, r5, #3
    3480:	d004      	beq.n	348c <mbedtls_memory_buffer_alloc_init+0x2c>
    {
        /* Adjust len first since buf is used in the computation */
        len -= MBEDTLS_MEMORY_ALIGN_MULTIPLE
    3482:	441c      	add	r4, r3
    3484:	3c04      	subs	r4, #4
             - (size_t)buf % MBEDTLS_MEMORY_ALIGN_MULTIPLE;
        buf += MBEDTLS_MEMORY_ALIGN_MULTIPLE
             - (size_t)buf % MBEDTLS_MEMORY_ALIGN_MULTIPLE;
    3486:	f1c3 0304 	rsb	r3, r3, #4
        buf += MBEDTLS_MEMORY_ALIGN_MULTIPLE
    348a:	441d      	add	r5, r3
    }

    memset( buf, 0, len );
    348c:	4622      	mov	r2, r4
    348e:	2100      	movs	r1, #0
    3490:	4628      	mov	r0, r5
    3492:	f002 fab0 	bl	59f6 <memset>

    heap.buf = buf;
    3496:	4b08      	ldr	r3, [pc, #32]	; (34b8 <mbedtls_memory_buffer_alloc_init+0x58>)
    3498:	601d      	str	r5, [r3, #0]
    heap.len = len;
    349a:	605c      	str	r4, [r3, #4]

    heap.first = (memory_header *)buf;
    349c:	609d      	str	r5, [r3, #8]
    heap.first->size = len - sizeof( memory_header );
    349e:	3c20      	subs	r4, #32
    34a0:	606c      	str	r4, [r5, #4]
    heap.first->magic1 = MAGIC1;
    34a2:	689a      	ldr	r2, [r3, #8]
    34a4:	4907      	ldr	r1, [pc, #28]	; (34c4 <mbedtls_memory_buffer_alloc_init+0x64>)
    34a6:	6011      	str	r1, [r2, #0]
    heap.first->magic2 = MAGIC2;
    34a8:	689a      	ldr	r2, [r3, #8]
    34aa:	f1a1 2110 	sub.w	r1, r1, #268439552	; 0x10001000
    34ae:	f1a1 11ef 	sub.w	r1, r1, #15663343	; 0xef00ef
    34b2:	61d1      	str	r1, [r2, #28]
    heap.first_free = heap.first;
    34b4:	60da      	str	r2, [r3, #12]
}
    34b6:	bd38      	pop	{r3, r4, r5, pc}
    34b8:	2000260c 	.word	0x2000260c
    34bc:	000031dd 	.word	0x000031dd
    34c0:	00003311 	.word	0x00003311
    34c4:	ff00aa55 	.word	0xff00aa55

000034c8 <mbedtls_calloc>:

static void * (*mbedtls_calloc_func)( size_t, size_t ) = MBEDTLS_PLATFORM_STD_CALLOC;
static void (*mbedtls_free_func)( void * ) = MBEDTLS_PLATFORM_STD_FREE;

void * mbedtls_calloc( size_t nmemb, size_t size )
{
    34c8:	b508      	push	{r3, lr}
    return (*mbedtls_calloc_func)( nmemb, size );
    34ca:	4b02      	ldr	r3, [pc, #8]	; (34d4 <mbedtls_calloc+0xc>)
    34cc:	681b      	ldr	r3, [r3, #0]
    34ce:	4798      	blx	r3
}
    34d0:	bd08      	pop	{r3, pc}
    34d2:	bf00      	nop
    34d4:	20005768 	.word	0x20005768

000034d8 <mbedtls_free>:

void mbedtls_free( void * ptr )
{
    34d8:	b508      	push	{r3, lr}
    (*mbedtls_free_func)( ptr );
    34da:	4b02      	ldr	r3, [pc, #8]	; (34e4 <mbedtls_free+0xc>)
    34dc:	681b      	ldr	r3, [r3, #0]
    34de:	4798      	blx	r3
}
    34e0:	bd08      	pop	{r3, pc}
    34e2:	bf00      	nop
    34e4:	20005770 	.word	0x20005770

000034e8 <mbedtls_platform_set_calloc_free>:

int mbedtls_platform_set_calloc_free( void * (*calloc_func)( size_t, size_t ),
                              void (*free_func)( void * ) )
{
    mbedtls_calloc_func = calloc_func;
    34e8:	4b02      	ldr	r3, [pc, #8]	; (34f4 <mbedtls_platform_set_calloc_free+0xc>)
    34ea:	6018      	str	r0, [r3, #0]
    mbedtls_free_func = free_func;
    34ec:	4b02      	ldr	r3, [pc, #8]	; (34f8 <mbedtls_platform_set_calloc_free+0x10>)
    34ee:	6019      	str	r1, [r3, #0]
    return( 0 );
}
    34f0:	2000      	movs	r0, #0
    34f2:	4770      	bx	lr
    34f4:	20005768 	.word	0x20005768
    34f8:	20005770 	.word	0x20005770

000034fc <mbedtls_platform_zeroize>:
 * platform and needs.
 */
static void * (* const volatile memset_func)( void *, int, size_t ) = memset;

void mbedtls_platform_zeroize( void *buf, size_t len )
{
    34fc:	b508      	push	{r3, lr}
    34fe:	460a      	mov	r2, r1
    memset_func( buf, 0, len );
    3500:	4b02      	ldr	r3, [pc, #8]	; (350c <mbedtls_platform_zeroize+0x10>)
    3502:	681b      	ldr	r3, [r3, #0]
    3504:	2100      	movs	r1, #0
    3506:	4798      	blx	r3
}
    3508:	bd08      	pop	{r3, pc}
    350a:	bf00      	nop
    350c:	20005774 	.word	0x20005774

00003510 <rsa_check_context>:
 * that the RSA primitives will be able to execute without error.
 * It does *not* make guarantees for consistency of the parameters.
 */
static int rsa_check_context( mbedtls_rsa_context const *ctx, int is_priv,
                              int blinding_needed )
{
    3510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3512:	4604      	mov	r4, r0
    3514:	460d      	mov	r5, r1
    /* blinding_needed is only used for NO_CRT to decide whether
     * P,Q need to be present or not. */
    ((void) blinding_needed);
#endif

    if( ctx->len != mbedtls_mpi_size( &ctx->N ) ||
    3516:	6847      	ldr	r7, [r0, #4]
    3518:	f100 0608 	add.w	r6, r0, #8
    351c:	4630      	mov	r0, r6
    351e:	f003 f938 	bl	6792 <mbedtls_mpi_size>
    3522:	4287      	cmp	r7, r0
    3524:	d151      	bne.n	35ca <rsa_check_context+0xba>
        ctx->len > MBEDTLS_MPI_MAX_SIZE )
    3526:	6863      	ldr	r3, [r4, #4]
    if( ctx->len != mbedtls_mpi_size( &ctx->N ) ||
    3528:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    352c:	d84f      	bhi.n	35ce <rsa_check_context+0xbe>
     * 1. Modular exponentiation needs positive, odd moduli.
     */

    /* Modular exponentiation wrt. N is always used for
     * RSA public key operations. */
    if( mbedtls_mpi_cmp_int( &ctx->N, 0 ) <= 0 ||
    352e:	2100      	movs	r1, #0
    3530:	4630      	mov	r0, r6
    3532:	f003 fb2e 	bl	6b92 <mbedtls_mpi_cmp_int>
    3536:	2800      	cmp	r0, #0
    3538:	dd2a      	ble.n	3590 <rsa_check_context+0x80>
        mbedtls_mpi_get_bit( &ctx->N, 0 ) == 0  )
    353a:	2100      	movs	r1, #0
    353c:	4630      	mov	r0, r6
    353e:	f003 f900 	bl	6742 <mbedtls_mpi_get_bit>
    if( mbedtls_mpi_cmp_int( &ctx->N, 0 ) <= 0 ||
    3542:	b328      	cbz	r0, 3590 <rsa_check_context+0x80>

#if !defined(MBEDTLS_RSA_NO_CRT)
    /* Modular exponentiation for P and Q is only
     * used for private key operations and if CRT
     * is used. */
    if( is_priv &&
    3544:	b1cd      	cbz	r5, 357a <rsa_check_context+0x6a>
        ( mbedtls_mpi_cmp_int( &ctx->P, 0 ) <= 0 ||
    3546:	f104 062c 	add.w	r6, r4, #44	; 0x2c
    354a:	2100      	movs	r1, #0
    354c:	4630      	mov	r0, r6
    354e:	f003 fb20 	bl	6b92 <mbedtls_mpi_cmp_int>
    if( is_priv &&
    3552:	2800      	cmp	r0, #0
    3554:	dd1e      	ble.n	3594 <rsa_check_context+0x84>
          mbedtls_mpi_get_bit( &ctx->P, 0 ) == 0 ||
    3556:	2100      	movs	r1, #0
    3558:	4630      	mov	r0, r6
    355a:	f003 f8f2 	bl	6742 <mbedtls_mpi_get_bit>
        ( mbedtls_mpi_cmp_int( &ctx->P, 0 ) <= 0 ||
    355e:	b1c8      	cbz	r0, 3594 <rsa_check_context+0x84>
          mbedtls_mpi_cmp_int( &ctx->Q, 0 ) <= 0 ||
    3560:	f104 0638 	add.w	r6, r4, #56	; 0x38
    3564:	2100      	movs	r1, #0
    3566:	4630      	mov	r0, r6
    3568:	f003 fb13 	bl	6b92 <mbedtls_mpi_cmp_int>
          mbedtls_mpi_get_bit( &ctx->P, 0 ) == 0 ||
    356c:	2800      	cmp	r0, #0
    356e:	dd11      	ble.n	3594 <rsa_check_context+0x84>
          mbedtls_mpi_get_bit( &ctx->Q, 0 ) == 0  ) )
    3570:	2100      	movs	r1, #0
    3572:	4630      	mov	r0, r6
    3574:	f003 f8e5 	bl	6742 <mbedtls_mpi_get_bit>
          mbedtls_mpi_cmp_int( &ctx->Q, 0 ) <= 0 ||
    3578:	b160      	cbz	r0, 3594 <rsa_check_context+0x84>
    /*
     * 2. Exponents must be positive
     */

    /* Always need E for public key operations */
    if( mbedtls_mpi_cmp_int( &ctx->E, 0 ) <= 0 )
    357a:	2100      	movs	r1, #0
    357c:	f104 0014 	add.w	r0, r4, #20
    3580:	f003 fb07 	bl	6b92 <mbedtls_mpi_cmp_int>
    3584:	2800      	cmp	r0, #0
    3586:	dd24      	ble.n	35d2 <rsa_check_context+0xc2>
    /* For private key operations, use D or DP & DQ
     * as (unblinded) exponents. */
    if( is_priv && mbedtls_mpi_cmp_int( &ctx->D, 0 ) <= 0 )
        return( MBEDTLS_ERR_RSA_BAD_INPUT_DATA );
#else
    if( is_priv &&
    3588:	b935      	cbnz	r5, 3598 <rsa_check_context+0x88>
#endif

    /* It wouldn't lead to an error if it wasn't satisfied,
     * but check for QP >= 1 nonetheless. */
#if !defined(MBEDTLS_RSA_NO_CRT)
    if( is_priv &&
    358a:	b9ad      	cbnz	r5, 35b8 <rsa_check_context+0xa8>
        return( MBEDTLS_ERR_RSA_BAD_INPUT_DATA );
    }
#endif

    return( 0 );
}
    358c:	4628      	mov	r0, r5
    358e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return( MBEDTLS_ERR_RSA_BAD_INPUT_DATA );
    3590:	4d12      	ldr	r5, [pc, #72]	; (35dc <rsa_check_context+0xcc>)
    3592:	e7fb      	b.n	358c <rsa_check_context+0x7c>
        return( MBEDTLS_ERR_RSA_BAD_INPUT_DATA );
    3594:	4d11      	ldr	r5, [pc, #68]	; (35dc <rsa_check_context+0xcc>)
    3596:	e7f9      	b.n	358c <rsa_check_context+0x7c>
        ( mbedtls_mpi_cmp_int( &ctx->DP, 0 ) <= 0 ||
    3598:	2100      	movs	r1, #0
    359a:	f104 0044 	add.w	r0, r4, #68	; 0x44
    359e:	f003 faf8 	bl	6b92 <mbedtls_mpi_cmp_int>
    if( is_priv &&
    35a2:	2800      	cmp	r0, #0
    35a4:	dd06      	ble.n	35b4 <rsa_check_context+0xa4>
          mbedtls_mpi_cmp_int( &ctx->DQ, 0 ) <= 0  ) )
    35a6:	2100      	movs	r1, #0
    35a8:	f104 0050 	add.w	r0, r4, #80	; 0x50
    35ac:	f003 faf1 	bl	6b92 <mbedtls_mpi_cmp_int>
        ( mbedtls_mpi_cmp_int( &ctx->DP, 0 ) <= 0 ||
    35b0:	2800      	cmp	r0, #0
    35b2:	dcea      	bgt.n	358a <rsa_check_context+0x7a>
        return( MBEDTLS_ERR_RSA_BAD_INPUT_DATA );
    35b4:	4d09      	ldr	r5, [pc, #36]	; (35dc <rsa_check_context+0xcc>)
    35b6:	e7e9      	b.n	358c <rsa_check_context+0x7c>
        mbedtls_mpi_cmp_int( &ctx->QP, 0 ) <= 0 )
    35b8:	2100      	movs	r1, #0
    35ba:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    35be:	f003 fae8 	bl	6b92 <mbedtls_mpi_cmp_int>
    if( is_priv &&
    35c2:	2800      	cmp	r0, #0
    35c4:	dd07      	ble.n	35d6 <rsa_check_context+0xc6>
    return( 0 );
    35c6:	2500      	movs	r5, #0
    35c8:	e7e0      	b.n	358c <rsa_check_context+0x7c>
        return( MBEDTLS_ERR_RSA_BAD_INPUT_DATA );
    35ca:	4d04      	ldr	r5, [pc, #16]	; (35dc <rsa_check_context+0xcc>)
    35cc:	e7de      	b.n	358c <rsa_check_context+0x7c>
    35ce:	4d03      	ldr	r5, [pc, #12]	; (35dc <rsa_check_context+0xcc>)
    35d0:	e7dc      	b.n	358c <rsa_check_context+0x7c>
        return( MBEDTLS_ERR_RSA_BAD_INPUT_DATA );
    35d2:	4d02      	ldr	r5, [pc, #8]	; (35dc <rsa_check_context+0xcc>)
    35d4:	e7da      	b.n	358c <rsa_check_context+0x7c>
        return( MBEDTLS_ERR_RSA_BAD_INPUT_DATA );
    35d6:	4d01      	ldr	r5, [pc, #4]	; (35dc <rsa_check_context+0xcc>)
    35d8:	e7d8      	b.n	358c <rsa_check_context+0x7c>
    35da:	bf00      	nop
    35dc:	ffffbf80 	.word	0xffffbf80

000035e0 <mbedtls_rsa_check_pubkey>:

/*
 * Check a public RSA key
 */
int mbedtls_rsa_check_pubkey( const mbedtls_rsa_context *ctx )
{
    35e0:	b570      	push	{r4, r5, r6, lr}
    35e2:	4604      	mov	r4, r0
    RSA_VALIDATE_RET( ctx != NULL );

    if( rsa_check_context( ctx, 0 /* public */, 0 /* no blinding */ ) != 0 )
    35e4:	2200      	movs	r2, #0
    35e6:	4611      	mov	r1, r2
    35e8:	f7ff ff92 	bl	3510 <rsa_check_context>
    35ec:	b9e0      	cbnz	r0, 3628 <mbedtls_rsa_check_pubkey+0x48>
    35ee:	4606      	mov	r6, r0
        return( MBEDTLS_ERR_RSA_KEY_CHECK_FAILED );

    if( mbedtls_mpi_bitlen( &ctx->N ) < 128 )
    35f0:	f104 0508 	add.w	r5, r4, #8
    35f4:	4628      	mov	r0, r5
    35f6:	f003 f8b5 	bl	6764 <mbedtls_mpi_bitlen>
    35fa:	287f      	cmp	r0, #127	; 0x7f
    35fc:	d916      	bls.n	362c <mbedtls_rsa_check_pubkey+0x4c>
    {
        return( MBEDTLS_ERR_RSA_KEY_CHECK_FAILED );
    }

    if( mbedtls_mpi_get_bit( &ctx->E, 0 ) == 0 ||
    35fe:	3414      	adds	r4, #20
    3600:	2100      	movs	r1, #0
    3602:	4620      	mov	r0, r4
    3604:	f003 f89d 	bl	6742 <mbedtls_mpi_get_bit>
    3608:	b160      	cbz	r0, 3624 <mbedtls_rsa_check_pubkey+0x44>
        mbedtls_mpi_bitlen( &ctx->E )     < 2  ||
    360a:	4620      	mov	r0, r4
    360c:	f003 f8aa 	bl	6764 <mbedtls_mpi_bitlen>
    if( mbedtls_mpi_get_bit( &ctx->E, 0 ) == 0 ||
    3610:	2801      	cmp	r0, #1
    3612:	d907      	bls.n	3624 <mbedtls_rsa_check_pubkey+0x44>
        mbedtls_mpi_cmp_mpi( &ctx->E, &ctx->N ) >= 0 )
    3614:	4629      	mov	r1, r5
    3616:	4620      	mov	r0, r4
    3618:	f003 fa73 	bl	6b02 <mbedtls_mpi_cmp_mpi>
        mbedtls_mpi_bitlen( &ctx->E )     < 2  ||
    361c:	2800      	cmp	r0, #0
    361e:	da01      	bge.n	3624 <mbedtls_rsa_check_pubkey+0x44>
    {
        return( MBEDTLS_ERR_RSA_KEY_CHECK_FAILED );
    }

    return( 0 );
}
    3620:	4630      	mov	r0, r6
    3622:	bd70      	pop	{r4, r5, r6, pc}
        return( MBEDTLS_ERR_RSA_KEY_CHECK_FAILED );
    3624:	4e02      	ldr	r6, [pc, #8]	; (3630 <mbedtls_rsa_check_pubkey+0x50>)
    3626:	e7fb      	b.n	3620 <mbedtls_rsa_check_pubkey+0x40>
        return( MBEDTLS_ERR_RSA_KEY_CHECK_FAILED );
    3628:	4e01      	ldr	r6, [pc, #4]	; (3630 <mbedtls_rsa_check_pubkey+0x50>)
    362a:	e7f9      	b.n	3620 <mbedtls_rsa_check_pubkey+0x40>
        return( MBEDTLS_ERR_RSA_KEY_CHECK_FAILED );
    362c:	4e00      	ldr	r6, [pc, #0]	; (3630 <mbedtls_rsa_check_pubkey+0x50>)
    362e:	e7f7      	b.n	3620 <mbedtls_rsa_check_pubkey+0x40>
    3630:	ffffbe00 	.word	0xffffbe00

00003634 <mbedtls_rsa_public>:
 * Do an RSA public key operation
 */
int mbedtls_rsa_public( mbedtls_rsa_context *ctx,
                const unsigned char *input,
                unsigned char *output )
{
    3634:	b5f0      	push	{r4, r5, r6, r7, lr}
    3636:	b087      	sub	sp, #28
    3638:	4604      	mov	r4, r0
    363a:	460d      	mov	r5, r1
    363c:	4616      	mov	r6, r2
    mbedtls_mpi T;
    RSA_VALIDATE_RET( ctx != NULL );
    RSA_VALIDATE_RET( input != NULL );
    RSA_VALIDATE_RET( output != NULL );

    if( rsa_check_context( ctx, 0 /* public */, 0 /* no blinding */ ) )
    363e:	2200      	movs	r2, #0
    3640:	4611      	mov	r1, r2
    3642:	f7ff ff65 	bl	3510 <rsa_check_context>
    3646:	bb98      	cbnz	r0, 36b0 <mbedtls_rsa_public+0x7c>
        return( MBEDTLS_ERR_RSA_BAD_INPUT_DATA );

    mbedtls_mpi_init( &T );
    3648:	a803      	add	r0, sp, #12
    364a:	f002 ffe9 	bl	6620 <mbedtls_mpi_init>
#if defined(MBEDTLS_THREADING_C)
    if( ( ret = mbedtls_mutex_lock( &ctx->mutex ) ) != 0 )
        return( ret );
#endif

    MBEDTLS_MPI_CHK( mbedtls_mpi_read_binary( &T, input, ctx->len ) );
    364e:	6862      	ldr	r2, [r4, #4]
    3650:	4629      	mov	r1, r5
    3652:	a803      	add	r0, sp, #12
    3654:	f003 f8a3 	bl	679e <mbedtls_mpi_read_binary>
    3658:	4605      	mov	r5, r0
    365a:	b130      	cbz	r0, 366a <mbedtls_rsa_public+0x36>
#if defined(MBEDTLS_THREADING_C)
    if( mbedtls_mutex_unlock( &ctx->mutex ) != 0 )
        return( MBEDTLS_ERR_THREADING_MUTEX_ERROR );
#endif

    mbedtls_mpi_free( &T );
    365c:	a803      	add	r0, sp, #12
    365e:	f002 ffe5 	bl	662c <mbedtls_mpi_free>

    if( ret != 0 )
    3662:	bb15      	cbnz	r5, 36aa <mbedtls_rsa_public+0x76>
        return( MBEDTLS_ERR_RSA_PUBLIC_FAILED + ret );

    return( 0 );
}
    3664:	4628      	mov	r0, r5
    3666:	b007      	add	sp, #28
    3668:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if( mbedtls_mpi_cmp_mpi( &T, &ctx->N ) >= 0 )
    366a:	f104 0508 	add.w	r5, r4, #8
    366e:	4629      	mov	r1, r5
    3670:	a803      	add	r0, sp, #12
    3672:	f003 fa46 	bl	6b02 <mbedtls_mpi_cmp_mpi>
    3676:	2800      	cmp	r0, #0
    3678:	db02      	blt.n	3680 <mbedtls_rsa_public+0x4c>
        ret = MBEDTLS_ERR_MPI_BAD_INPUT_DATA;
    367a:	f06f 0503 	mvn.w	r5, #3
    367e:	e7ed      	b.n	365c <mbedtls_rsa_public+0x28>
    olen = ctx->len;
    3680:	6867      	ldr	r7, [r4, #4]
    MBEDTLS_MPI_CHK( mbedtls_mpi_exp_mod( &T, &T, &ctx->E, &ctx->N, &ctx->RN ) );
    3682:	f104 0368 	add.w	r3, r4, #104	; 0x68
    3686:	9300      	str	r3, [sp, #0]
    3688:	462b      	mov	r3, r5
    368a:	f104 0214 	add.w	r2, r4, #20
    368e:	a903      	add	r1, sp, #12
    3690:	4608      	mov	r0, r1
    3692:	f003 fde1 	bl	7258 <mbedtls_mpi_exp_mod>
    3696:	4605      	mov	r5, r0
    3698:	2800      	cmp	r0, #0
    369a:	d1df      	bne.n	365c <mbedtls_rsa_public+0x28>
    MBEDTLS_MPI_CHK( mbedtls_mpi_write_binary( &T, output, olen ) );
    369c:	463a      	mov	r2, r7
    369e:	4631      	mov	r1, r6
    36a0:	a803      	add	r0, sp, #12
    36a2:	f003 f8ab 	bl	67fc <mbedtls_mpi_write_binary>
    36a6:	4605      	mov	r5, r0
cleanup:
    36a8:	e7d8      	b.n	365c <mbedtls_rsa_public+0x28>
        return( MBEDTLS_ERR_RSA_PUBLIC_FAILED + ret );
    36aa:	f5a5 4585 	sub.w	r5, r5, #17024	; 0x4280
    36ae:	e7d9      	b.n	3664 <mbedtls_rsa_public+0x30>
        return( MBEDTLS_ERR_RSA_BAD_INPUT_DATA );
    36b0:	4d00      	ldr	r5, [pc, #0]	; (36b4 <mbedtls_rsa_public+0x80>)
    36b2:	e7d7      	b.n	3664 <mbedtls_rsa_public+0x30>
    36b4:	ffffbf80 	.word	0xffffbf80

000036b8 <mbedtls_sha256_starts_ret>:
int mbedtls_sha256_starts_ret( mbedtls_sha256_context *ctx, int is224 )
{
    SHA256_VALIDATE_RET( ctx != NULL );
    SHA256_VALIDATE_RET( is224 == 0 || is224 == 1 );

    ctx->total[0] = 0;
    36b8:	2300      	movs	r3, #0
    36ba:	6003      	str	r3, [r0, #0]
    ctx->total[1] = 0;
    36bc:	6043      	str	r3, [r0, #4]

    if( is224 == 0 )
    36be:	460b      	mov	r3, r1
    36c0:	b9b9      	cbnz	r1, 36f2 <mbedtls_sha256_starts_ret+0x3a>
    {
        /* SHA-256 */
        ctx->state[0] = 0x6A09E667;
    36c2:	4a19      	ldr	r2, [pc, #100]	; (3728 <mbedtls_sha256_starts_ret+0x70>)
    36c4:	6082      	str	r2, [r0, #8]
        ctx->state[1] = 0xBB67AE85;
    36c6:	4a19      	ldr	r2, [pc, #100]	; (372c <mbedtls_sha256_starts_ret+0x74>)
    36c8:	60c2      	str	r2, [r0, #12]
        ctx->state[2] = 0x3C6EF372;
    36ca:	4a19      	ldr	r2, [pc, #100]	; (3730 <mbedtls_sha256_starts_ret+0x78>)
    36cc:	6102      	str	r2, [r0, #16]
        ctx->state[3] = 0xA54FF53A;
    36ce:	4a19      	ldr	r2, [pc, #100]	; (3734 <mbedtls_sha256_starts_ret+0x7c>)
    36d0:	6142      	str	r2, [r0, #20]
        ctx->state[4] = 0x510E527F;
    36d2:	4a19      	ldr	r2, [pc, #100]	; (3738 <mbedtls_sha256_starts_ret+0x80>)
    36d4:	6182      	str	r2, [r0, #24]
        ctx->state[5] = 0x9B05688C;
    36d6:	4a19      	ldr	r2, [pc, #100]	; (373c <mbedtls_sha256_starts_ret+0x84>)
    36d8:	61c2      	str	r2, [r0, #28]
        ctx->state[6] = 0x1F83D9AB;
    36da:	4a19      	ldr	r2, [pc, #100]	; (3740 <mbedtls_sha256_starts_ret+0x88>)
    36dc:	6202      	str	r2, [r0, #32]
        ctx->state[7] = 0x5BE0CD19;
    36de:	f102 5274 	add.w	r2, r2, #1023410176	; 0x3d000000
    36e2:	f5a2 0223 	sub.w	r2, r2, #10682368	; 0xa30000
    36e6:	f6a2 4292 	subw	r2, r2, #3218	; 0xc92
    36ea:	6242      	str	r2, [r0, #36]	; 0x24
        ctx->state[5] = 0x68581511;
        ctx->state[6] = 0x64F98FA7;
        ctx->state[7] = 0xBEFA4FA4;
    }

    ctx->is224 = is224;
    36ec:	6683      	str	r3, [r0, #104]	; 0x68

    return( 0 );
}
    36ee:	2000      	movs	r0, #0
    36f0:	4770      	bx	lr
        ctx->state[0] = 0xC1059ED8;
    36f2:	4a14      	ldr	r2, [pc, #80]	; (3744 <mbedtls_sha256_starts_ret+0x8c>)
    36f4:	6082      	str	r2, [r0, #8]
        ctx->state[1] = 0x367CD507;
    36f6:	4a14      	ldr	r2, [pc, #80]	; (3748 <mbedtls_sha256_starts_ret+0x90>)
    36f8:	60c2      	str	r2, [r0, #12]
        ctx->state[2] = 0x3070DD17;
    36fa:	f102 4279 	add.w	r2, r2, #4177526784	; 0xf9000000
    36fe:	f502 0274 	add.w	r2, r2, #15990784	; 0xf40000
    3702:	f502 6201 	add.w	r2, r2, #2064	; 0x810
    3706:	6102      	str	r2, [r0, #16]
        ctx->state[3] = 0xF70E5939;
    3708:	4a10      	ldr	r2, [pc, #64]	; (374c <mbedtls_sha256_starts_ret+0x94>)
    370a:	6142      	str	r2, [r0, #20]
        ctx->state[4] = 0xFFC00B31;
    370c:	4a10      	ldr	r2, [pc, #64]	; (3750 <mbedtls_sha256_starts_ret+0x98>)
    370e:	6182      	str	r2, [r0, #24]
        ctx->state[5] = 0x68581511;
    3710:	f102 42d1 	add.w	r2, r2, #1753219072	; 0x68800000
    3714:	f502 12c0 	add.w	r2, r2, #1572864	; 0x180000
    3718:	f502 621e 	add.w	r2, r2, #2528	; 0x9e0
    371c:	61c2      	str	r2, [r0, #28]
        ctx->state[6] = 0x64F98FA7;
    371e:	4a0d      	ldr	r2, [pc, #52]	; (3754 <mbedtls_sha256_starts_ret+0x9c>)
    3720:	6202      	str	r2, [r0, #32]
        ctx->state[7] = 0xBEFA4FA4;
    3722:	4a0d      	ldr	r2, [pc, #52]	; (3758 <mbedtls_sha256_starts_ret+0xa0>)
    3724:	6242      	str	r2, [r0, #36]	; 0x24
    3726:	e7e1      	b.n	36ec <mbedtls_sha256_starts_ret+0x34>
    3728:	6a09e667 	.word	0x6a09e667
    372c:	bb67ae85 	.word	0xbb67ae85
    3730:	3c6ef372 	.word	0x3c6ef372
    3734:	a54ff53a 	.word	0xa54ff53a
    3738:	510e527f 	.word	0x510e527f
    373c:	9b05688c 	.word	0x9b05688c
    3740:	1f83d9ab 	.word	0x1f83d9ab
    3744:	c1059ed8 	.word	0xc1059ed8
    3748:	367cd507 	.word	0x367cd507
    374c:	f70e5939 	.word	0xf70e5939
    3750:	ffc00b31 	.word	0xffc00b31
    3754:	64f98fa7 	.word	0x64f98fa7
    3758:	befa4fa4 	.word	0xbefa4fa4

0000375c <mbedtls_internal_sha256_process>:
        (d) += temp1; (h) = temp1 + temp2;              \
    } while( 0 )

int mbedtls_internal_sha256_process( mbedtls_sha256_context *ctx,
                                const unsigned char data[64] )
{
    375c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3760:	b0d1      	sub	sp, #324	; 0x144
    3762:	9007      	str	r0, [sp, #28]
    unsigned int i;

    SHA256_VALIDATE_RET( ctx != NULL );
    SHA256_VALIDATE_RET( (const unsigned char *)data != NULL );

    for( i = 0; i < 8; i++ )
    3764:	2300      	movs	r3, #0
    3766:	e006      	b.n	3776 <mbedtls_internal_sha256_process+0x1a>
        A[i] = ctx->state[i];
    3768:	1c9a      	adds	r2, r3, #2
    376a:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    376e:	ac08      	add	r4, sp, #32
    3770:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
    for( i = 0; i < 8; i++ )
    3774:	3301      	adds	r3, #1
    3776:	2b07      	cmp	r3, #7
    3778:	d9f6      	bls.n	3768 <mbedtls_internal_sha256_process+0xc>

        temp1 = A[7]; A[7] = A[6]; A[6] = A[5]; A[5] = A[4]; A[4] = A[3];
        A[3] = A[2]; A[2] = A[1]; A[1] = A[0]; A[0] = temp1;
    }
#else /* MBEDTLS_SHA256_SMALLER */
    for( i = 0; i < 16; i++ )
    377a:	2200      	movs	r2, #0
    377c:	2a0f      	cmp	r2, #15
    377e:	d811      	bhi.n	37a4 <mbedtls_internal_sha256_process+0x48>
        GET_UINT32_BE( W[i], data, 4 * i );
    3780:	f811 4022 	ldrb.w	r4, [r1, r2, lsl #2]
    3784:	eb01 0082 	add.w	r0, r1, r2, lsl #2
    3788:	7843      	ldrb	r3, [r0, #1]
    378a:	041b      	lsls	r3, r3, #16
    378c:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
    3790:	7884      	ldrb	r4, [r0, #2]
    3792:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    3796:	78c0      	ldrb	r0, [r0, #3]
    3798:	4303      	orrs	r3, r0
    379a:	a810      	add	r0, sp, #64	; 0x40
    379c:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
    for( i = 0; i < 16; i++ )
    37a0:	3201      	adds	r2, #1
    37a2:	e7eb      	b.n	377c <mbedtls_internal_sha256_process+0x20>

    for( i = 0; i < 16; i += 8 )
    37a4:	f04f 0e00 	mov.w	lr, #0
    37a8:	e142      	b.n	3a30 <mbedtls_internal_sha256_process+0x2d4>
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], W[i+0], K[i+0] );
    37aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    37ac:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    37ae:	ea4f 21f6 	mov.w	r1, r6, ror #11
    37b2:	ea81 11b6 	eor.w	r1, r1, r6, ror #6
    37b6:	ea81 6176 	eor.w	r1, r1, r6, ror #25
    37ba:	4419      	add	r1, r3
    37bc:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    37be:	980d      	ldr	r0, [sp, #52]	; 0x34
    37c0:	ea84 0300 	eor.w	r3, r4, r0
    37c4:	4033      	ands	r3, r6
    37c6:	4063      	eors	r3, r4
    37c8:	4419      	add	r1, r3
    37ca:	f8df 8734 	ldr.w	r8, [pc, #1844]	; 3f00 <mbedtls_internal_sha256_process+0x7a4>
    37ce:	f858 302e 	ldr.w	r3, [r8, lr, lsl #2]
    37d2:	4419      	add	r1, r3
    37d4:	f10d 0c40 	add.w	ip, sp, #64	; 0x40
    37d8:	f85c 302e 	ldr.w	r3, [ip, lr, lsl #2]
    37dc:	4419      	add	r1, r3
    37de:	9d08      	ldr	r5, [sp, #32]
    37e0:	ea4f 3a75 	mov.w	sl, r5, ror #13
    37e4:	ea8a 0ab5 	eor.w	sl, sl, r5, ror #2
    37e8:	ea8a 5ab5 	eor.w	sl, sl, r5, ror #22
    37ec:	9f09      	ldr	r7, [sp, #36]	; 0x24
    37ee:	ea05 0307 	and.w	r3, r5, r7
    37f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    37f4:	ea45 0907 	orr.w	r9, r5, r7
    37f8:	ea02 0909 	and.w	r9, r2, r9
    37fc:	ea43 0309 	orr.w	r3, r3, r9
    3800:	449a      	add	sl, r3
    3802:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    3804:	eb01 0903 	add.w	r9, r1, r3
    3808:	4451      	add	r1, sl
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], W[i+1], K[i+1] );
    380a:	ea4f 23f9 	mov.w	r3, r9, ror #11
    380e:	ea83 13b9 	eor.w	r3, r3, r9, ror #6
    3812:	ea83 6379 	eor.w	r3, r3, r9, ror #25
    3816:	441c      	add	r4, r3
    3818:	ea86 0300 	eor.w	r3, r6, r0
    381c:	ea09 0303 	and.w	r3, r9, r3
    3820:	4043      	eors	r3, r0
    3822:	441c      	add	r4, r3
    3824:	f10e 0a01 	add.w	sl, lr, #1
    3828:	f858 302a 	ldr.w	r3, [r8, sl, lsl #2]
    382c:	441c      	add	r4, r3
    382e:	f85c 302a 	ldr.w	r3, [ip, sl, lsl #2]
    3832:	441c      	add	r4, r3
    3834:	ea4f 3371 	mov.w	r3, r1, ror #13
    3838:	ea83 03b1 	eor.w	r3, r3, r1, ror #2
    383c:	ea83 53b1 	eor.w	r3, r3, r1, ror #22
    3840:	ea05 0a01 	and.w	sl, r5, r1
    3844:	ea45 0b01 	orr.w	fp, r5, r1
    3848:	ea07 0b0b 	and.w	fp, r7, fp
    384c:	ea4a 0a0b 	orr.w	sl, sl, fp
    3850:	4453      	add	r3, sl
    3852:	4422      	add	r2, r4
    3854:	441c      	add	r4, r3
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], W[i+2], K[i+2] );
    3856:	ea4f 23f2 	mov.w	r3, r2, ror #11
    385a:	ea83 13b2 	eor.w	r3, r3, r2, ror #6
    385e:	ea83 6372 	eor.w	r3, r3, r2, ror #25
    3862:	4418      	add	r0, r3
    3864:	ea86 0309 	eor.w	r3, r6, r9
    3868:	4013      	ands	r3, r2
    386a:	4073      	eors	r3, r6
    386c:	4418      	add	r0, r3
    386e:	f10e 0a02 	add.w	sl, lr, #2
    3872:	f858 302a 	ldr.w	r3, [r8, sl, lsl #2]
    3876:	4418      	add	r0, r3
    3878:	f85c 302a 	ldr.w	r3, [ip, sl, lsl #2]
    387c:	4418      	add	r0, r3
    387e:	ea4f 3374 	mov.w	r3, r4, ror #13
    3882:	ea83 03b4 	eor.w	r3, r3, r4, ror #2
    3886:	ea83 53b4 	eor.w	r3, r3, r4, ror #22
    388a:	ea01 0a04 	and.w	sl, r1, r4
    388e:	ea41 0b04 	orr.w	fp, r1, r4
    3892:	ea05 0b0b 	and.w	fp, r5, fp
    3896:	ea4a 0a0b 	orr.w	sl, sl, fp
    389a:	4453      	add	r3, sl
    389c:	4407      	add	r7, r0
    389e:	4418      	add	r0, r3
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], W[i+3], K[i+3] );
    38a0:	ea4f 23f7 	mov.w	r3, r7, ror #11
    38a4:	ea83 13b7 	eor.w	r3, r3, r7, ror #6
    38a8:	ea83 6377 	eor.w	r3, r3, r7, ror #25
    38ac:	441e      	add	r6, r3
    38ae:	ea89 0302 	eor.w	r3, r9, r2
    38b2:	403b      	ands	r3, r7
    38b4:	ea89 0303 	eor.w	r3, r9, r3
    38b8:	441e      	add	r6, r3
    38ba:	f10e 0a03 	add.w	sl, lr, #3
    38be:	f858 302a 	ldr.w	r3, [r8, sl, lsl #2]
    38c2:	441e      	add	r6, r3
    38c4:	f85c 302a 	ldr.w	r3, [ip, sl, lsl #2]
    38c8:	441e      	add	r6, r3
    38ca:	ea4f 3370 	mov.w	r3, r0, ror #13
    38ce:	ea83 03b0 	eor.w	r3, r3, r0, ror #2
    38d2:	ea83 53b0 	eor.w	r3, r3, r0, ror #22
    38d6:	ea04 0a00 	and.w	sl, r4, r0
    38da:	ea44 0b00 	orr.w	fp, r4, r0
    38de:	ea01 0b0b 	and.w	fp, r1, fp
    38e2:	ea4a 0a0b 	orr.w	sl, sl, fp
    38e6:	4453      	add	r3, sl
    38e8:	4435      	add	r5, r6
    38ea:	441e      	add	r6, r3
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], W[i+4], K[i+4] );
    38ec:	ea4f 23f5 	mov.w	r3, r5, ror #11
    38f0:	ea83 13b5 	eor.w	r3, r3, r5, ror #6
    38f4:	ea83 6375 	eor.w	r3, r3, r5, ror #25
    38f8:	4499      	add	r9, r3
    38fa:	ea82 0307 	eor.w	r3, r2, r7
    38fe:	402b      	ands	r3, r5
    3900:	4053      	eors	r3, r2
    3902:	4499      	add	r9, r3
    3904:	f10e 0a04 	add.w	sl, lr, #4
    3908:	f858 302a 	ldr.w	r3, [r8, sl, lsl #2]
    390c:	444b      	add	r3, r9
    390e:	f85c 902a 	ldr.w	r9, [ip, sl, lsl #2]
    3912:	444b      	add	r3, r9
    3914:	ea4f 3976 	mov.w	r9, r6, ror #13
    3918:	ea89 09b6 	eor.w	r9, r9, r6, ror #2
    391c:	ea89 59b6 	eor.w	r9, r9, r6, ror #22
    3920:	ea00 0a06 	and.w	sl, r0, r6
    3924:	ea40 0b06 	orr.w	fp, r0, r6
    3928:	ea04 0b0b 	and.w	fp, r4, fp
    392c:	ea4a 0a0b 	orr.w	sl, sl, fp
    3930:	44d1      	add	r9, sl
    3932:	4419      	add	r1, r3
    3934:	910f      	str	r1, [sp, #60]	; 0x3c
    3936:	444b      	add	r3, r9
    3938:	930b      	str	r3, [sp, #44]	; 0x2c
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], W[i+5], K[i+5] );
    393a:	ea4f 29f1 	mov.w	r9, r1, ror #11
    393e:	ea89 19b1 	eor.w	r9, r9, r1, ror #6
    3942:	ea89 6971 	eor.w	r9, r9, r1, ror #25
    3946:	444a      	add	r2, r9
    3948:	ea87 0905 	eor.w	r9, r7, r5
    394c:	ea01 0909 	and.w	r9, r1, r9
    3950:	ea87 0909 	eor.w	r9, r7, r9
    3954:	4491      	add	r9, r2
    3956:	f10e 0a05 	add.w	sl, lr, #5
    395a:	f858 202a 	ldr.w	r2, [r8, sl, lsl #2]
    395e:	444a      	add	r2, r9
    3960:	f85c 902a 	ldr.w	r9, [ip, sl, lsl #2]
    3964:	444a      	add	r2, r9
    3966:	ea4f 3a73 	mov.w	sl, r3, ror #13
    396a:	ea8a 0ab3 	eor.w	sl, sl, r3, ror #2
    396e:	ea8a 5ab3 	eor.w	sl, sl, r3, ror #22
    3972:	ea06 0903 	and.w	r9, r6, r3
    3976:	ea46 0b03 	orr.w	fp, r6, r3
    397a:	ea00 0b0b 	and.w	fp, r0, fp
    397e:	ea49 090b 	orr.w	r9, r9, fp
    3982:	44ca      	add	sl, r9
    3984:	eb04 0902 	add.w	r9, r4, r2
    3988:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
    398c:	4452      	add	r2, sl
    398e:	920a      	str	r2, [sp, #40]	; 0x28
        P( A[2], A[3], A[4], A[5], A[6], A[7], A[0], A[1], W[i+6], K[i+6] );
    3990:	ea4f 24f9 	mov.w	r4, r9, ror #11
    3994:	ea84 14b9 	eor.w	r4, r4, r9, ror #6
    3998:	ea84 6479 	eor.w	r4, r4, r9, ror #25
    399c:	4427      	add	r7, r4
    399e:	ea85 0401 	eor.w	r4, r5, r1
    39a2:	ea09 0404 	and.w	r4, r9, r4
    39a6:	406c      	eors	r4, r5
    39a8:	443c      	add	r4, r7
    39aa:	f10e 0a06 	add.w	sl, lr, #6
    39ae:	f858 702a 	ldr.w	r7, [r8, sl, lsl #2]
    39b2:	443c      	add	r4, r7
    39b4:	f85c 702a 	ldr.w	r7, [ip, sl, lsl #2]
    39b8:	443c      	add	r4, r7
    39ba:	ea4f 3772 	mov.w	r7, r2, ror #13
    39be:	ea87 07b2 	eor.w	r7, r7, r2, ror #2
    39c2:	ea87 57b2 	eor.w	r7, r7, r2, ror #22
    39c6:	ea03 0a02 	and.w	sl, r3, r2
    39ca:	ea43 0b02 	orr.w	fp, r3, r2
    39ce:	ea06 0b0b 	and.w	fp, r6, fp
    39d2:	ea4a 0a0b 	orr.w	sl, sl, fp
    39d6:	4457      	add	r7, sl
    39d8:	4420      	add	r0, r4
    39da:	900d      	str	r0, [sp, #52]	; 0x34
    39dc:	443c      	add	r4, r7
    39de:	9409      	str	r4, [sp, #36]	; 0x24
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], W[i+7], K[i+7] );
    39e0:	ea4f 27f0 	mov.w	r7, r0, ror #11
    39e4:	ea87 17b0 	eor.w	r7, r7, r0, ror #6
    39e8:	ea87 6770 	eor.w	r7, r7, r0, ror #25
    39ec:	443d      	add	r5, r7
    39ee:	ea81 0909 	eor.w	r9, r1, r9
    39f2:	ea00 0909 	and.w	r9, r0, r9
    39f6:	ea81 0109 	eor.w	r1, r1, r9
    39fa:	4429      	add	r1, r5
    39fc:	f10e 0007 	add.w	r0, lr, #7
    3a00:	f858 5020 	ldr.w	r5, [r8, r0, lsl #2]
    3a04:	4429      	add	r1, r5
    3a06:	f85c 0020 	ldr.w	r0, [ip, r0, lsl #2]
    3a0a:	4401      	add	r1, r0
    3a0c:	ea4f 3074 	mov.w	r0, r4, ror #13
    3a10:	ea80 00b4 	eor.w	r0, r0, r4, ror #2
    3a14:	ea80 50b4 	eor.w	r0, r0, r4, ror #22
    3a18:	ea02 0504 	and.w	r5, r2, r4
    3a1c:	4322      	orrs	r2, r4
    3a1e:	4013      	ands	r3, r2
    3a20:	432b      	orrs	r3, r5
    3a22:	4403      	add	r3, r0
    3a24:	440e      	add	r6, r1
    3a26:	960c      	str	r6, [sp, #48]	; 0x30
    3a28:	440b      	add	r3, r1
    3a2a:	9308      	str	r3, [sp, #32]
    for( i = 0; i < 16; i += 8 )
    3a2c:	f10e 0e08 	add.w	lr, lr, #8
    3a30:	f1be 0f0f 	cmp.w	lr, #15
    3a34:	f67f aeb9 	bls.w	37aa <mbedtls_internal_sha256_process+0x4e>
    }

    for( i = 16; i < 64; i += 8 )
    3a38:	2610      	movs	r6, #16
    3a3a:	2e3f      	cmp	r6, #63	; 0x3f
    3a3c:	f200 824d 	bhi.w	3eda <mbedtls_internal_sha256_process+0x77e>
    {
        P( A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], R(i+0), K[i+0] );
    3a40:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    3a42:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    3a44:	ea4f 27f3 	mov.w	r7, r3, ror #11
    3a48:	ea87 17b3 	eor.w	r7, r7, r3, ror #6
    3a4c:	ea87 6773 	eor.w	r7, r7, r3, ror #25
    3a50:	443a      	add	r2, r7
    3a52:	980e      	ldr	r0, [sp, #56]	; 0x38
    3a54:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    3a56:	ea80 0705 	eor.w	r7, r0, r5
    3a5a:	401f      	ands	r7, r3
    3a5c:	4047      	eors	r7, r0
    3a5e:	443a      	add	r2, r7
    3a60:	f8df b49c 	ldr.w	fp, [pc, #1180]	; 3f00 <mbedtls_internal_sha256_process+0x7a4>
    3a64:	f85b 7026 	ldr.w	r7, [fp, r6, lsl #2]
    3a68:	4417      	add	r7, r2
    3a6a:	1eb3      	subs	r3, r6, #2
    3a6c:	461a      	mov	r2, r3
    3a6e:	ab10      	add	r3, sp, #64	; 0x40
    3a70:	9204      	str	r2, [sp, #16]
    3a72:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    3a76:	ea4f 44f2 	mov.w	r4, r2, ror #19
    3a7a:	ea84 4472 	eor.w	r4, r4, r2, ror #17
    3a7e:	ea84 2492 	eor.w	r4, r4, r2, lsr #10
    3a82:	1ff2      	subs	r2, r6, #7
    3a84:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    3a88:	4414      	add	r4, r2
    3a8a:	f1a6 0a0f 	sub.w	sl, r6, #15
    3a8e:	f853 c02a 	ldr.w	ip, [r3, sl, lsl #2]
    3a92:	ea4f 42bc 	mov.w	r2, ip, ror #18
    3a96:	ea82 12fc 	eor.w	r2, r2, ip, ror #7
    3a9a:	ea82 02dc 	eor.w	r2, r2, ip, lsr #3
    3a9e:	4414      	add	r4, r2
    3aa0:	f1a6 0210 	sub.w	r2, r6, #16
    3aa4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    3aa8:	4422      	add	r2, r4
    3aaa:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
    3aae:	443a      	add	r2, r7
    3ab0:	9908      	ldr	r1, [sp, #32]
    3ab2:	ea4f 3c71 	mov.w	ip, r1, ror #13
    3ab6:	ea8c 0cb1 	eor.w	ip, ip, r1, ror #2
    3aba:	ea8c 5eb1 	eor.w	lr, ip, r1, ror #22
    3abe:	9f09      	ldr	r7, [sp, #36]	; 0x24
    3ac0:	463c      	mov	r4, r7
    3ac2:	400c      	ands	r4, r1
    3ac4:	990a      	ldr	r1, [sp, #40]	; 0x28
    3ac6:	9100      	str	r1, [sp, #0]
    3ac8:	9908      	ldr	r1, [sp, #32]
    3aca:	ea41 0c07 	orr.w	ip, r1, r7
    3ace:	9900      	ldr	r1, [sp, #0]
    3ad0:	ea01 0c0c 	and.w	ip, r1, ip
    3ad4:	ea44 0c0c 	orr.w	ip, r4, ip
    3ad8:	44f4      	add	ip, lr
    3ada:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    3adc:	4414      	add	r4, r2
    3ade:	4462      	add	r2, ip
        P( A[7], A[0], A[1], A[2], A[3], A[4], A[5], A[6], R(i+1), K[i+1] );
    3ae0:	ea4f 28f4 	mov.w	r8, r4, ror #11
    3ae4:	ea88 18b4 	eor.w	r8, r8, r4, ror #6
    3ae8:	ea88 6874 	eor.w	r8, r8, r4, ror #25
    3aec:	4480      	add	r8, r0
    3aee:	990c      	ldr	r1, [sp, #48]	; 0x30
    3af0:	ea81 0905 	eor.w	r9, r1, r5
    3af4:	ea04 0909 	and.w	r9, r4, r9
    3af8:	ea85 0909 	eor.w	r9, r5, r9
    3afc:	44c8      	add	r8, r9
    3afe:	1c71      	adds	r1, r6, #1
    3b00:	f85b 0021 	ldr.w	r0, [fp, r1, lsl #2]
    3b04:	4480      	add	r8, r0
    3b06:	1e70      	subs	r0, r6, #1
    3b08:	9005      	str	r0, [sp, #20]
    3b0a:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    3b0e:	ea4f 4cf0 	mov.w	ip, r0, ror #19
    3b12:	ea8c 4c70 	eor.w	ip, ip, r0, ror #17
    3b16:	ea8c 2c90 	eor.w	ip, ip, r0, lsr #10
    3b1a:	1fb0      	subs	r0, r6, #6
    3b1c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    3b20:	4484      	add	ip, r0
    3b22:	f1a6 0e0e 	sub.w	lr, r6, #14
    3b26:	f853 902e 	ldr.w	r9, [r3, lr, lsl #2]
    3b2a:	ea4f 40b9 	mov.w	r0, r9, ror #18
    3b2e:	ea80 10f9 	eor.w	r0, r0, r9, ror #7
    3b32:	ea80 00d9 	eor.w	r0, r0, r9, lsr #3
    3b36:	4460      	add	r0, ip
    3b38:	f853 902a 	ldr.w	r9, [r3, sl, lsl #2]
    3b3c:	4448      	add	r0, r9
    3b3e:	9102      	str	r1, [sp, #8]
    3b40:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
    3b44:	eb08 0900 	add.w	r9, r8, r0
    3b48:	ea4f 3872 	mov.w	r8, r2, ror #13
    3b4c:	ea88 08b2 	eor.w	r8, r8, r2, ror #2
    3b50:	ea88 58b2 	eor.w	r8, r8, r2, ror #22
    3b54:	9908      	ldr	r1, [sp, #32]
    3b56:	ea01 0002 	and.w	r0, r1, r2
    3b5a:	ea41 0c02 	orr.w	ip, r1, r2
    3b5e:	9701      	str	r7, [sp, #4]
    3b60:	ea07 0c0c 	and.w	ip, r7, ip
    3b64:	ea40 0c0c 	orr.w	ip, r0, ip
    3b68:	44c4      	add	ip, r8
    3b6a:	9800      	ldr	r0, [sp, #0]
    3b6c:	eb00 0809 	add.w	r8, r0, r9
    3b70:	44e1      	add	r9, ip
        P( A[6], A[7], A[0], A[1], A[2], A[3], A[4], A[5], R(i+2), K[i+2] );
    3b72:	ea4f 20f8 	mov.w	r0, r8, ror #11
    3b76:	ea80 10b8 	eor.w	r0, r0, r8, ror #6
    3b7a:	ea80 6078 	eor.w	r0, r0, r8, ror #25
    3b7e:	4405      	add	r5, r0
    3b80:	990c      	ldr	r1, [sp, #48]	; 0x30
    3b82:	ea81 0004 	eor.w	r0, r1, r4
    3b86:	ea08 0000 	and.w	r0, r8, r0
    3b8a:	4048      	eors	r0, r1
    3b8c:	4405      	add	r5, r0
    3b8e:	1cb0      	adds	r0, r6, #2
    3b90:	4601      	mov	r1, r0
    3b92:	f85b 0020 	ldr.w	r0, [fp, r0, lsl #2]
    3b96:	4405      	add	r5, r0
    3b98:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
    3b9c:	ea4f 4cf0 	mov.w	ip, r0, ror #19
    3ba0:	ea8c 4c70 	eor.w	ip, ip, r0, ror #17
    3ba4:	ea8c 2c90 	eor.w	ip, ip, r0, lsr #10
    3ba8:	1f70      	subs	r0, r6, #5
    3baa:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    3bae:	4484      	add	ip, r0
    3bb0:	f1a6 0a0d 	sub.w	sl, r6, #13
    3bb4:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
    3bb8:	ea4f 40b0 	mov.w	r0, r0, ror #18
    3bbc:	f853 702a 	ldr.w	r7, [r3, sl, lsl #2]
    3bc0:	ea80 10f7 	eor.w	r0, r0, r7, ror #7
    3bc4:	ea80 00d7 	eor.w	r0, r0, r7, lsr #3
    3bc8:	4460      	add	r0, ip
    3bca:	f853 c02e 	ldr.w	ip, [r3, lr, lsl #2]
    3bce:	4460      	add	r0, ip
    3bd0:	9103      	str	r1, [sp, #12]
    3bd2:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
    3bd6:	4405      	add	r5, r0
    3bd8:	ea4f 3c79 	mov.w	ip, r9, ror #13
    3bdc:	ea8c 0cb9 	eor.w	ip, ip, r9, ror #2
    3be0:	ea8c 5cb9 	eor.w	ip, ip, r9, ror #22
    3be4:	ea02 0009 	and.w	r0, r2, r9
    3be8:	ea42 0e09 	orr.w	lr, r2, r9
    3bec:	9908      	ldr	r1, [sp, #32]
    3bee:	ea01 0e0e 	and.w	lr, r1, lr
    3bf2:	ea40 000e 	orr.w	r0, r0, lr
    3bf6:	4484      	add	ip, r0
    3bf8:	9f01      	ldr	r7, [sp, #4]
    3bfa:	eb07 0e05 	add.w	lr, r7, r5
    3bfe:	eb05 070c 	add.w	r7, r5, ip
    3c02:	9700      	str	r7, [sp, #0]
        P( A[5], A[6], A[7], A[0], A[1], A[2], A[3], A[4], R(i+3), K[i+3] );
    3c04:	ea4f 20fe 	mov.w	r0, lr, ror #11
    3c08:	ea80 10be 	eor.w	r0, r0, lr, ror #6
    3c0c:	ea80 607e 	eor.w	r0, r0, lr, ror #25
    3c10:	990c      	ldr	r1, [sp, #48]	; 0x30
    3c12:	180d      	adds	r5, r1, r0
    3c14:	ea84 0108 	eor.w	r1, r4, r8
    3c18:	ea0e 0101 	and.w	r1, lr, r1
    3c1c:	4061      	eors	r1, r4
    3c1e:	1868      	adds	r0, r5, r1
    3c20:	1cf7      	adds	r7, r6, #3
    3c22:	f85b 1027 	ldr.w	r1, [fp, r7, lsl #2]
    3c26:	4401      	add	r1, r0
    3c28:	9d02      	ldr	r5, [sp, #8]
    3c2a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
    3c2e:	ea4f 45f0 	mov.w	r5, r0, ror #19
    3c32:	ea85 4570 	eor.w	r5, r5, r0, ror #17
    3c36:	ea85 2590 	eor.w	r5, r5, r0, lsr #10
    3c3a:	1f30      	subs	r0, r6, #4
    3c3c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    3c40:	4405      	add	r5, r0
    3c42:	9501      	str	r5, [sp, #4]
    3c44:	f1a6 0c0c 	sub.w	ip, r6, #12
    3c48:	f853 002c 	ldr.w	r0, [r3, ip, lsl #2]
    3c4c:	ea4f 40b0 	mov.w	r0, r0, ror #18
    3c50:	f853 502c 	ldr.w	r5, [r3, ip, lsl #2]
    3c54:	ea80 10f5 	eor.w	r0, r0, r5, ror #7
    3c58:	ea80 00d5 	eor.w	r0, r0, r5, lsr #3
    3c5c:	9d01      	ldr	r5, [sp, #4]
    3c5e:	4428      	add	r0, r5
    3c60:	f853 502a 	ldr.w	r5, [r3, sl, lsl #2]
    3c64:	4428      	add	r0, r5
    3c66:	9706      	str	r7, [sp, #24]
    3c68:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
    3c6c:	4401      	add	r1, r0
    3c6e:	9800      	ldr	r0, [sp, #0]
    3c70:	ea4f 3570 	mov.w	r5, r0, ror #13
    3c74:	4607      	mov	r7, r0
    3c76:	ea85 05b0 	eor.w	r5, r5, r0, ror #2
    3c7a:	ea85 55b0 	eor.w	r5, r5, r0, ror #22
    3c7e:	ea09 0000 	and.w	r0, r9, r0
    3c82:	ea49 0a07 	orr.w	sl, r9, r7
    3c86:	ea02 0a0a 	and.w	sl, r2, sl
    3c8a:	ea40 000a 	orr.w	r0, r0, sl
    3c8e:	4405      	add	r5, r0
    3c90:	9808      	ldr	r0, [sp, #32]
    3c92:	eb00 0a01 	add.w	sl, r0, r1
    3c96:	4429      	add	r1, r5
    3c98:	9101      	str	r1, [sp, #4]
        P( A[4], A[5], A[6], A[7], A[0], A[1], A[2], A[3], R(i+4), K[i+4] );
    3c9a:	ea4f 25fa 	mov.w	r5, sl, ror #11
    3c9e:	ea85 15ba 	eor.w	r5, r5, sl, ror #6
    3ca2:	ea85 657a 	eor.w	r5, r5, sl, ror #25
    3ca6:	442c      	add	r4, r5
    3ca8:	ea88 050e 	eor.w	r5, r8, lr
    3cac:	ea0a 0505 	and.w	r5, sl, r5
    3cb0:	ea88 0505 	eor.w	r5, r8, r5
    3cb4:	4425      	add	r5, r4
    3cb6:	1d34      	adds	r4, r6, #4
    3cb8:	9402      	str	r4, [sp, #8]
    3cba:	f85b 0024 	ldr.w	r0, [fp, r4, lsl #2]
    3cbe:	4405      	add	r5, r0
    3cc0:	9903      	ldr	r1, [sp, #12]
    3cc2:	f853 4021 	ldr.w	r4, [r3, r1, lsl #2]
    3cc6:	ea4f 40f4 	mov.w	r0, r4, ror #19
    3cca:	ea80 4074 	eor.w	r0, r0, r4, ror #17
    3cce:	ea80 2094 	eor.w	r0, r0, r4, lsr #10
    3cd2:	1ef4      	subs	r4, r6, #3
    3cd4:	f853 4024 	ldr.w	r4, [r3, r4, lsl #2]
    3cd8:	4420      	add	r0, r4
    3cda:	f1a6 070b 	sub.w	r7, r6, #11
    3cde:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
    3ce2:	ea4f 44b1 	mov.w	r4, r1, ror #18
    3ce6:	ea84 14f1 	eor.w	r4, r4, r1, ror #7
    3cea:	ea84 04d1 	eor.w	r4, r4, r1, lsr #3
    3cee:	4404      	add	r4, r0
    3cf0:	f853 002c 	ldr.w	r0, [r3, ip, lsl #2]
    3cf4:	4420      	add	r0, r4
    3cf6:	9902      	ldr	r1, [sp, #8]
    3cf8:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
    3cfc:	4405      	add	r5, r0
    3cfe:	9901      	ldr	r1, [sp, #4]
    3d00:	ea4f 3c71 	mov.w	ip, r1, ror #13
    3d04:	ea8c 0cb1 	eor.w	ip, ip, r1, ror #2
    3d08:	ea8c 5cb1 	eor.w	ip, ip, r1, ror #22
    3d0c:	9800      	ldr	r0, [sp, #0]
    3d0e:	4604      	mov	r4, r0
    3d10:	400c      	ands	r4, r1
    3d12:	4601      	mov	r1, r0
    3d14:	9801      	ldr	r0, [sp, #4]
    3d16:	4308      	orrs	r0, r1
    3d18:	ea09 0000 	and.w	r0, r9, r0
    3d1c:	4320      	orrs	r0, r4
    3d1e:	4460      	add	r0, ip
    3d20:	442a      	add	r2, r5
    3d22:	920f      	str	r2, [sp, #60]	; 0x3c
    3d24:	4428      	add	r0, r5
    3d26:	900b      	str	r0, [sp, #44]	; 0x2c
        P( A[3], A[4], A[5], A[6], A[7], A[0], A[1], A[2], R(i+5), K[i+5] );
    3d28:	ea4f 2cf2 	mov.w	ip, r2, ror #11
    3d2c:	ea8c 1cb2 	eor.w	ip, ip, r2, ror #6
    3d30:	ea8c 6c72 	eor.w	ip, ip, r2, ror #25
    3d34:	44c4      	add	ip, r8
    3d36:	ea8e 080a 	eor.w	r8, lr, sl
    3d3a:	9203      	str	r2, [sp, #12]
    3d3c:	ea02 0808 	and.w	r8, r2, r8
    3d40:	ea8e 0808 	eor.w	r8, lr, r8
    3d44:	44c4      	add	ip, r8
    3d46:	1d74      	adds	r4, r6, #5
    3d48:	4621      	mov	r1, r4
    3d4a:	f85b 4024 	ldr.w	r4, [fp, r4, lsl #2]
    3d4e:	44a4      	add	ip, r4
    3d50:	9d06      	ldr	r5, [sp, #24]
    3d52:	f853 5025 	ldr.w	r5, [r3, r5, lsl #2]
    3d56:	ea4f 44f5 	mov.w	r4, r5, ror #19
    3d5a:	ea84 4475 	eor.w	r4, r4, r5, ror #17
    3d5e:	ea84 2495 	eor.w	r4, r4, r5, lsr #10
    3d62:	9a04      	ldr	r2, [sp, #16]
    3d64:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
    3d68:	442c      	add	r4, r5
    3d6a:	f1a6 080a 	sub.w	r8, r6, #10
    3d6e:	f853 2028 	ldr.w	r2, [r3, r8, lsl #2]
    3d72:	ea4f 45b2 	mov.w	r5, r2, ror #18
    3d76:	ea85 15f2 	eor.w	r5, r5, r2, ror #7
    3d7a:	ea85 05d2 	eor.w	r5, r5, r2, lsr #3
    3d7e:	4425      	add	r5, r4
    3d80:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
    3d84:	442c      	add	r4, r5
    3d86:	9104      	str	r1, [sp, #16]
    3d88:	f843 4021 	str.w	r4, [r3, r1, lsl #2]
    3d8c:	4464      	add	r4, ip
    3d8e:	ea4f 3770 	mov.w	r7, r0, ror #13
    3d92:	ea87 07b0 	eor.w	r7, r7, r0, ror #2
    3d96:	ea87 57b0 	eor.w	r7, r7, r0, ror #22
    3d9a:	9901      	ldr	r1, [sp, #4]
    3d9c:	ea01 0500 	and.w	r5, r1, r0
    3da0:	ea41 0c00 	orr.w	ip, r1, r0
    3da4:	9900      	ldr	r1, [sp, #0]
    3da6:	ea01 0c0c 	and.w	ip, r1, ip
    3daa:	ea45 050c 	orr.w	r5, r5, ip
    3dae:	442f      	add	r7, r5
    3db0:	eb09 0c04 	add.w	ip, r9, r4
    3db4:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
    3db8:	443c      	add	r4, r7
    3dba:	940a      	str	r4, [sp, #40]	; 0x28
        P( A[2], A[3], A[4], A[5], A[6], A[7], A[0], A[1], R(i+6), K[i+6] );
    3dbc:	ea4f 27fc 	mov.w	r7, ip, ror #11
    3dc0:	ea87 17bc 	eor.w	r7, r7, ip, ror #6
    3dc4:	ea87 677c 	eor.w	r7, r7, ip, ror #25
    3dc8:	4477      	add	r7, lr
    3dca:	9d03      	ldr	r5, [sp, #12]
    3dcc:	ea8a 0e05 	eor.w	lr, sl, r5
    3dd0:	ea0c 0e0e 	and.w	lr, ip, lr
    3dd4:	ea8a 0e0e 	eor.w	lr, sl, lr
    3dd8:	4477      	add	r7, lr
    3dda:	f106 0906 	add.w	r9, r6, #6
    3dde:	f85b 5029 	ldr.w	r5, [fp, r9, lsl #2]
    3de2:	442f      	add	r7, r5
    3de4:	9d02      	ldr	r5, [sp, #8]
    3de6:	f853 5025 	ldr.w	r5, [r3, r5, lsl #2]
    3dea:	ea4f 4ef5 	mov.w	lr, r5, ror #19
    3dee:	ea8e 4e75 	eor.w	lr, lr, r5, ror #17
    3df2:	ea8e 2e95 	eor.w	lr, lr, r5, lsr #10
    3df6:	9a05      	ldr	r2, [sp, #20]
    3df8:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
    3dfc:	44ae      	add	lr, r5
    3dfe:	f1a6 0209 	sub.w	r2, r6, #9
    3e02:	9202      	str	r2, [sp, #8]
    3e04:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
    3e08:	4629      	mov	r1, r5
    3e0a:	ea4f 45b5 	mov.w	r5, r5, ror #18
    3e0e:	ea85 15f1 	eor.w	r5, r5, r1, ror #7
    3e12:	ea85 05d1 	eor.w	r5, r5, r1, lsr #3
    3e16:	4475      	add	r5, lr
    3e18:	f853 e028 	ldr.w	lr, [r3, r8, lsl #2]
    3e1c:	4475      	add	r5, lr
    3e1e:	f843 5029 	str.w	r5, [r3, r9, lsl #2]
    3e22:	442f      	add	r7, r5
    3e24:	ea4f 3574 	mov.w	r5, r4, ror #13
    3e28:	ea85 05b4 	eor.w	r5, r5, r4, ror #2
    3e2c:	ea85 55b4 	eor.w	r5, r5, r4, ror #22
    3e30:	ea00 0904 	and.w	r9, r0, r4
    3e34:	ea40 0e04 	orr.w	lr, r0, r4
    3e38:	9a01      	ldr	r2, [sp, #4]
    3e3a:	ea02 0e0e 	and.w	lr, r2, lr
    3e3e:	ea49 090e 	orr.w	r9, r9, lr
    3e42:	44a9      	add	r9, r5
    3e44:	9900      	ldr	r1, [sp, #0]
    3e46:	19cd      	adds	r5, r1, r7
    3e48:	950d      	str	r5, [sp, #52]	; 0x34
    3e4a:	444f      	add	r7, r9
    3e4c:	9709      	str	r7, [sp, #36]	; 0x24
        P( A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[0], R(i+7), K[i+7] );
    3e4e:	ea4f 2ef5 	mov.w	lr, r5, ror #11
    3e52:	ea8e 1eb5 	eor.w	lr, lr, r5, ror #6
    3e56:	ea8e 6e75 	eor.w	lr, lr, r5, ror #25
    3e5a:	44d6      	add	lr, sl
    3e5c:	9a03      	ldr	r2, [sp, #12]
    3e5e:	ea82 0c0c 	eor.w	ip, r2, ip
    3e62:	ea05 0c0c 	and.w	ip, r5, ip
    3e66:	ea82 020c 	eor.w	r2, r2, ip
    3e6a:	4472      	add	r2, lr
    3e6c:	f106 0807 	add.w	r8, r6, #7
    3e70:	f85b 5028 	ldr.w	r5, [fp, r8, lsl #2]
    3e74:	eb02 0e05 	add.w	lr, r2, r5
    3e78:	9904      	ldr	r1, [sp, #16]
    3e7a:	f853 5021 	ldr.w	r5, [r3, r1, lsl #2]
    3e7e:	ea4f 42f5 	mov.w	r2, r5, ror #19
    3e82:	ea82 4275 	eor.w	r2, r2, r5, ror #17
    3e86:	ea82 2295 	eor.w	r2, r2, r5, lsr #10
    3e8a:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
    3e8e:	440a      	add	r2, r1
    3e90:	f1a6 0508 	sub.w	r5, r6, #8
    3e94:	f853 c025 	ldr.w	ip, [r3, r5, lsl #2]
    3e98:	ea4f 45bc 	mov.w	r5, ip, ror #18
    3e9c:	ea85 15fc 	eor.w	r5, r5, ip, ror #7
    3ea0:	ea85 05dc 	eor.w	r5, r5, ip, lsr #3
    3ea4:	442a      	add	r2, r5
    3ea6:	9d02      	ldr	r5, [sp, #8]
    3ea8:	f853 5025 	ldr.w	r5, [r3, r5, lsl #2]
    3eac:	442a      	add	r2, r5
    3eae:	f843 2028 	str.w	r2, [r3, r8, lsl #2]
    3eb2:	4472      	add	r2, lr
    3eb4:	ea4f 3377 	mov.w	r3, r7, ror #13
    3eb8:	ea83 03b7 	eor.w	r3, r3, r7, ror #2
    3ebc:	ea83 53b7 	eor.w	r3, r3, r7, ror #22
    3ec0:	ea04 0507 	and.w	r5, r4, r7
    3ec4:	4327      	orrs	r7, r4
    3ec6:	4038      	ands	r0, r7
    3ec8:	4328      	orrs	r0, r5
    3eca:	4418      	add	r0, r3
    3ecc:	9901      	ldr	r1, [sp, #4]
    3ece:	4411      	add	r1, r2
    3ed0:	910c      	str	r1, [sp, #48]	; 0x30
    3ed2:	4410      	add	r0, r2
    3ed4:	9008      	str	r0, [sp, #32]
    for( i = 16; i < 64; i += 8 )
    3ed6:	3608      	adds	r6, #8
    3ed8:	e5af      	b.n	3a3a <mbedtls_internal_sha256_process+0x2de>
    }
#endif /* MBEDTLS_SHA256_SMALLER */

    for( i = 0; i < 8; i++ )
    3eda:	2300      	movs	r3, #0
    3edc:	9807      	ldr	r0, [sp, #28]
    3ede:	e009      	b.n	3ef4 <mbedtls_internal_sha256_process+0x798>
        ctx->state[i] += A[i];
    3ee0:	aa08      	add	r2, sp, #32
    3ee2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
    3ee6:	1c99      	adds	r1, r3, #2
    3ee8:	f850 2021 	ldr.w	r2, [r0, r1, lsl #2]
    3eec:	4422      	add	r2, r4
    3eee:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
    for( i = 0; i < 8; i++ )
    3ef2:	3301      	adds	r3, #1
    3ef4:	2b07      	cmp	r3, #7
    3ef6:	d9f3      	bls.n	3ee0 <mbedtls_internal_sha256_process+0x784>

    return( 0 );
}
    3ef8:	2000      	movs	r0, #0
    3efa:	b051      	add	sp, #324	; 0x144
    3efc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3f00:	000086f8 	.word	0x000086f8

00003f04 <z_sys_device_do_config_level>:
 * off and the next one begins.
 *
 * @param level init level to run.
 */
void z_sys_device_do_config_level(s32_t level)
{
    3f04:	b538      	push	{r3, r4, r5, lr}
    3f06:	4605      	mov	r5, r0
		__device_APPLICATION_start,
		/* End marker */
		__device_init_end,
	};

	for (info = config_levels[level]; info < config_levels[level+1];
    3f08:	4b0a      	ldr	r3, [pc, #40]	; (3f34 <z_sys_device_do_config_level+0x30>)
    3f0a:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    3f0e:	e000      	b.n	3f12 <z_sys_device_do_config_level+0xe>
								info++) {
    3f10:	340c      	adds	r4, #12
	for (info = config_levels[level]; info < config_levels[level+1];
    3f12:	1c6b      	adds	r3, r5, #1
    3f14:	4a07      	ldr	r2, [pc, #28]	; (3f34 <z_sys_device_do_config_level+0x30>)
    3f16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    3f1a:	42a3      	cmp	r3, r4
    3f1c:	d908      	bls.n	3f30 <z_sys_device_do_config_level+0x2c>
		int retval;
		const struct device_config *device_conf = info->config;
    3f1e:	6823      	ldr	r3, [r4, #0]

		retval = device_conf->init(info);
    3f20:	685b      	ldr	r3, [r3, #4]
    3f22:	4620      	mov	r0, r4
    3f24:	4798      	blx	r3
		if (retval != 0) {
    3f26:	2800      	cmp	r0, #0
    3f28:	d0f2      	beq.n	3f10 <z_sys_device_do_config_level+0xc>
			/* Initialization failed. Clear the API struct so that
			 * device_get_binding() will not succeed for it.
			 */
			info->driver_api = NULL;
    3f2a:	2300      	movs	r3, #0
    3f2c:	6063      	str	r3, [r4, #4]
    3f2e:	e7ef      	b.n	3f10 <z_sys_device_do_config_level+0xc>
		} else {
			z_object_init(info);
		}
	}
}
    3f30:	bd38      	pop	{r3, r4, r5, pc}
    3f32:	bf00      	nop
    3f34:	000087f8 	.word	0x000087f8

00003f38 <z_impl_device_get_binding>:

struct device *z_impl_device_get_binding(const char *name)
{
    3f38:	b538      	push	{r3, r4, r5, lr}
    3f3a:	4605      	mov	r5, r0
	/* Split the search into two loops: in the common scenario, where
	 * device names are stored in ROM (and are referenced by the user
	 * with CONFIG_* macros), only cheap pointer comparisons will be
	 * performed.  Reserve string comparisons for a fallback.
	 */
	for (info = __device_init_start; info != __device_init_end; info++) {
    3f3c:	4c10      	ldr	r4, [pc, #64]	; (3f80 <z_impl_device_get_binding+0x48>)
    3f3e:	e000      	b.n	3f42 <z_impl_device_get_binding+0xa>
    3f40:	340c      	adds	r4, #12
    3f42:	4b10      	ldr	r3, [pc, #64]	; (3f84 <z_impl_device_get_binding+0x4c>)
    3f44:	429c      	cmp	r4, r3
    3f46:	d008      	beq.n	3f5a <z_impl_device_get_binding+0x22>
		if ((info->driver_api != NULL) &&
    3f48:	6863      	ldr	r3, [r4, #4]
    3f4a:	2b00      	cmp	r3, #0
    3f4c:	d0f8      	beq.n	3f40 <z_impl_device_get_binding+0x8>
		    (info->config->name == name)) {
    3f4e:	6823      	ldr	r3, [r4, #0]
    3f50:	681b      	ldr	r3, [r3, #0]
		if ((info->driver_api != NULL) &&
    3f52:	42ab      	cmp	r3, r5
    3f54:	d1f4      	bne.n	3f40 <z_impl_device_get_binding+0x8>
			return info;
		}
	}

	return NULL;
}
    3f56:	4620      	mov	r0, r4
    3f58:	bd38      	pop	{r3, r4, r5, pc}
	for (info = __device_init_start; info != __device_init_end; info++) {
    3f5a:	4c09      	ldr	r4, [pc, #36]	; (3f80 <z_impl_device_get_binding+0x48>)
    3f5c:	e000      	b.n	3f60 <z_impl_device_get_binding+0x28>
    3f5e:	340c      	adds	r4, #12
    3f60:	4b08      	ldr	r3, [pc, #32]	; (3f84 <z_impl_device_get_binding+0x4c>)
    3f62:	429c      	cmp	r4, r3
    3f64:	d00a      	beq.n	3f7c <z_impl_device_get_binding+0x44>
		if (info->driver_api == NULL) {
    3f66:	6863      	ldr	r3, [r4, #4]
    3f68:	2b00      	cmp	r3, #0
    3f6a:	d0f8      	beq.n	3f5e <z_impl_device_get_binding+0x26>
		if (strcmp(name, info->config->name) == 0) {
    3f6c:	6823      	ldr	r3, [r4, #0]
    3f6e:	6819      	ldr	r1, [r3, #0]
    3f70:	4628      	mov	r0, r5
    3f72:	f001 fcfb 	bl	596c <strcmp>
    3f76:	2800      	cmp	r0, #0
    3f78:	d1f1      	bne.n	3f5e <z_impl_device_get_binding+0x26>
    3f7a:	e7ec      	b.n	3f56 <z_impl_device_get_binding+0x1e>
	return NULL;
    3f7c:	2400      	movs	r4, #0
    3f7e:	e7ea      	b.n	3f56 <z_impl_device_get_binding+0x1e>
    3f80:	20005780 	.word	0x20005780
    3f84:	20005810 	.word	0x20005810

00003f88 <z_bss_zero>:
 * This routine clears the BSS region, so all bytes are 0.
 *
 * @return N/A
 */
void z_bss_zero(void)
{
    3f88:	b508      	push	{r3, lr}
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    3f8a:	4803      	ldr	r0, [pc, #12]	; (3f98 <z_bss_zero+0x10>)
    3f8c:	4a03      	ldr	r2, [pc, #12]	; (3f9c <z_bss_zero+0x14>)
    3f8e:	1a12      	subs	r2, r2, r0
    3f90:	2100      	movs	r1, #0
    3f92:	f001 fd30 	bl	59f6 <memset>
#endif	/* CONFIG_CODE_DATA_RELOCATION */
#ifdef CONFIG_COVERAGE_GCOV
	(void)memset(&__gcov_bss_start, 0,
		 ((u32_t) &__gcov_bss_end - (u32_t) &__gcov_bss_start));
#endif
}
    3f96:	bd08      	pop	{r3, pc}
    3f98:	20000000 	.word	0x20000000
    3f9c:	2000272c 	.word	0x2000272c

00003fa0 <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
    3fa0:	b508      	push	{r3, lr}
	(void)memcpy(&__data_ram_start, &__data_rom_start,
		 __data_ram_end - __data_ram_start);
    3fa2:	4806      	ldr	r0, [pc, #24]	; (3fbc <z_data_copy+0x1c>)
	(void)memcpy(&__data_ram_start, &__data_rom_start,
    3fa4:	4a06      	ldr	r2, [pc, #24]	; (3fc0 <z_data_copy+0x20>)
    3fa6:	1a12      	subs	r2, r2, r0
    3fa8:	4906      	ldr	r1, [pc, #24]	; (3fc4 <z_data_copy+0x24>)
    3faa:	f001 fd00 	bl	59ae <memcpy>
#ifdef CONFIG_ARCH_HAS_RAMFUNC_SUPPORT
	(void)memcpy(&_ramfunc_ram_start, &_ramfunc_rom_start,
    3fae:	4a06      	ldr	r2, [pc, #24]	; (3fc8 <z_data_copy+0x28>)
    3fb0:	4906      	ldr	r1, [pc, #24]	; (3fcc <z_data_copy+0x2c>)
    3fb2:	4807      	ldr	r0, [pc, #28]	; (3fd0 <z_data_copy+0x30>)
    3fb4:	f001 fcfb 	bl	59ae <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    3fb8:	bd08      	pop	{r3, pc}
    3fba:	bf00      	nop
    3fbc:	20005730 	.word	0x20005730
    3fc0:	20005834 	.word	0x20005834
    3fc4:	0000885c 	.word	0x0000885c
    3fc8:	00000000 	.word	0x00000000
    3fcc:	0000885c 	.word	0x0000885c
    3fd0:	20000000 	.word	0x20000000

00003fd4 <bg_thread_main>:
 * init functions, then invokes application's main() routine.
 *
 * @return N/A
 */
static void bg_thread_main(void *unused1, void *unused2, void *unused3)
{
    3fd4:	b508      	push	{r3, lr}
	static const unsigned int boot_delay = CONFIG_BOOT_DELAY;
#else
	static const unsigned int boot_delay;
#endif

	z_sys_post_kernel = true;
    3fd6:	4b0b      	ldr	r3, [pc, #44]	; (4004 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_STORAGE+0x4>)
    3fd8:	2201      	movs	r2, #1
    3fda:	701a      	strb	r2, [r3, #0]

	z_sys_device_do_config_level(_SYS_INIT_LEVEL_POST_KERNEL);
    3fdc:	2002      	movs	r0, #2
    3fde:	f7ff ff91 	bl	3f04 <z_sys_device_do_config_level>
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    3fe2:	4a09      	ldr	r2, [pc, #36]	; (4008 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_STORAGE+0x8>)
    3fe4:	4909      	ldr	r1, [pc, #36]	; (400c <CONFIG_PM_PARTITION_SIZE_MCUBOOT_STORAGE+0xc>)
    3fe6:	480a      	ldr	r0, [pc, #40]	; (4010 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_STORAGE+0x10>)
    3fe8:	f001 f975 	bl	52d6 <printk>
			KERNEL_VERSION_STRING, BOOT_DELAY_BANNER);
#endif
#endif

	/* Final init level before app starts */
	z_sys_device_do_config_level(_SYS_INIT_LEVEL_APPLICATION);
    3fec:	2003      	movs	r0, #3
    3fee:	f7ff ff89 	bl	3f04 <z_sys_device_do_config_level>
	z_timestamp_main = k_cycle_get_32();
#endif

	extern void main(void);

	main();
    3ff2:	f7fc fa25 	bl	440 <main>

	/* Mark nonessenrial since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    3ff6:	4a07      	ldr	r2, [pc, #28]	; (4014 <CONFIG_PM_PARTITION_SIZE_MCUBOOT_STORAGE+0x14>)
    3ff8:	7b13      	ldrb	r3, [r2, #12]
    3ffa:	f023 0301 	bic.w	r3, r3, #1
    3ffe:	7313      	strb	r3, [r2, #12]

	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    4000:	bd08      	pop	{r3, pc}
    4002:	bf00      	nop
    4004:	20002729 	.word	0x20002729
    4008:	00008418 	.word	0x00008418
    400c:	00008810 	.word	0x00008810
    4010:	00008830 	.word	0x00008830
    4014:	2000268c 	.word	0x2000268c

00004018 <z_cstart>:
 * cleared/zeroed.
 *
 * @return Does not return
 */
FUNC_NORETURN void z_cstart(void)
{
    4018:	b508      	push	{r3, lr}
#endif	/* CONFIG_STACK_CANARIES */

	/* gcov hook needed to get the coverage report.*/
	gcov_static_init();

	LOG_CORE_INIT();
    401a:	f7fd fbdf 	bl	17dc <log_core_init>
 *
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	u32_t msp = (u32_t)(Z_THREAD_STACK_BUFFER(_interrupt_stack)) +
    401e:	4b16      	ldr	r3, [pc, #88]	; (4078 <z_cstart+0x60>)
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    4020:	f383 8808 	msr	MSP, r3
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    4024:	4c15      	ldr	r4, [pc, #84]	; (407c <z_cstart+0x64>)
    4026:	23e0      	movs	r3, #224	; 0xe0
    4028:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
    402c:	2500      	movs	r5, #0
    402e:	77e5      	strb	r5, [r4, #31]
    4030:	7625      	strb	r5, [r4, #24]
    4032:	7665      	strb	r5, [r4, #25]
    4034:	76a5      	strb	r5, [r4, #26]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    4036:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4038:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    403c:	6263      	str	r3, [r4, #36]	; 0x24

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    403e:	f7fe f951 	bl	22e4 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    4042:	f7fe f81d 	bl	2080 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    4046:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    404a:	62a3      	str	r3, [r4, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    404c:	62e3      	str	r3, [r4, #44]	; 0x2c
#ifdef CONFIG_USERSPACE
	z_app_shmem_bss_zero();
#endif

	/* perform basic hardware initialization */
	z_sys_device_do_config_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    404e:	4628      	mov	r0, r5
    4050:	f7ff ff58 	bl	3f04 <z_sys_device_do_config_level>
	z_sys_device_do_config_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    4054:	2001      	movs	r0, #1
    4056:	f7ff ff55 	bl	3f04 <z_sys_device_do_config_level>

#ifdef CONFIG_MULTITHREADING
	prepare_multithreading(&dummy_thread);
	switch_to_main_thread();
#else
	bg_thread_main(NULL, NULL, NULL);
    405a:	462a      	mov	r2, r5
    405c:	4629      	mov	r1, r5
    405e:	4628      	mov	r0, r5
    4060:	f7ff ffb8 	bl	3fd4 <bg_thread_main>
    4064:	f04f 0220 	mov.w	r2, #32
    4068:	f3ef 8311 	mrs	r3, BASEPRI
    406c:	f382 8811 	msr	BASEPRI, r2
    4070:	f3bf 8f6f 	isb	sy

	/* LCOV_EXCL_START
	 * We've already dumped coverage data at this point.
	 */
	irq_lock();
	while (true) {
    4074:	e7fe      	b.n	4074 <z_cstart+0x5c>
    4076:	bf00      	nop
    4078:	20005730 	.word	0x20005730
    407c:	e000ed00 	.word	0xe000ed00

00004080 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return N/A
 */
static int init_mem_slab_module(struct device *dev)
{
    4080:	b510      	push	{r4, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	Z_STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    4082:	4c06      	ldr	r4, [pc, #24]	; (409c <init_mem_slab_module+0x1c>)
	int rc = 0;
    4084:	2000      	movs	r0, #0
	Z_STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    4086:	4b06      	ldr	r3, [pc, #24]	; (40a0 <init_mem_slab_module+0x20>)
    4088:	429c      	cmp	r4, r3
    408a:	d206      	bcs.n	409a <init_mem_slab_module+0x1a>
		rc = create_free_list(slab);
    408c:	4620      	mov	r0, r4
    408e:	f003 fcba 	bl	7a06 <create_free_list>
		if (rc < 0) {
    4092:	2800      	cmp	r0, #0
    4094:	db01      	blt.n	409a <init_mem_slab_module+0x1a>
	Z_STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    4096:	341c      	adds	r4, #28
    4098:	e7f5      	b.n	4086 <init_mem_slab_module+0x6>
		z_object_init(slab);
	}

out:
	return rc;
}
    409a:	bd10      	pop	{r4, pc}
    409c:	20005810 	.word	0x20005810
    40a0:	20005810 	.word	0x20005810

000040a4 <z_priq_dumb_remove>:
}

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
#if defined(CONFIG_SWAP_NONATOMIC) && defined(CONFIG_SCHED_DUMB)
	if (pq == &_kernel.ready_q.runq && thread == _current &&
    40a4:	4b0a      	ldr	r3, [pc, #40]	; (40d0 <z_priq_dumb_remove+0x2c>)
    40a6:	4283      	cmp	r3, r0
    40a8:	d008      	beq.n	40bc <z_priq_dumb_remove+0x18>
 * @return N/A
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	node->prev->next = node->next;
    40aa:	684a      	ldr	r2, [r1, #4]
    40ac:	680b      	ldr	r3, [r1, #0]
    40ae:	6013      	str	r3, [r2, #0]
	node->next->prev = node->prev;
    40b0:	684a      	ldr	r2, [r1, #4]
    40b2:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    40b4:	2300      	movs	r3, #0
    40b6:	600b      	str	r3, [r1, #0]
	node->prev = NULL;
    40b8:	604b      	str	r3, [r1, #4]
#endif

	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
}
    40ba:	4770      	bx	lr
	if (pq == &_kernel.ready_q.runq && thread == _current &&
    40bc:	3b20      	subs	r3, #32
    40be:	689b      	ldr	r3, [r3, #8]
    40c0:	428b      	cmp	r3, r1
    40c2:	d1f2      	bne.n	40aa <z_priq_dumb_remove+0x6>
	return (thread->base.thread_state & _THREAD_PENDING) != 0U;
}

static inline bool z_is_thread_prevented_from_running(struct k_thread *thread)
{
	u8_t state = thread->base.thread_state;
    40c4:	7b4b      	ldrb	r3, [r1, #13]
    40c6:	f013 0f1f 	tst.w	r3, #31
    40ca:	d0ee      	beq.n	40aa <z_priq_dumb_remove+0x6>
    40cc:	e7f5      	b.n	40ba <z_priq_dumb_remove+0x16>
    40ce:	bf00      	nop
    40d0:	20002718 	.word	0x20002718

000040d4 <update_cache>:
{
    40d4:	b510      	push	{r4, lr}
    40d6:	4604      	mov	r4, r0
	struct k_thread *thread = _priq_run_best(&_kernel.ready_q.runq);
    40d8:	480c      	ldr	r0, [pc, #48]	; (410c <update_cache+0x38>)
    40da:	f003 fcd8 	bl	7a8e <z_priq_dumb_best>
	return thread ? thread : _current_cpu->idle_thread;
    40de:	4603      	mov	r3, r0
    40e0:	b170      	cbz	r0, 4100 <update_cache+0x2c>
	if (preempt_ok != 0) {
    40e2:	b984      	cbnz	r4, 4106 <update_cache+0x32>
	if (z_is_thread_prevented_from_running(_current)) {
    40e4:	4a0a      	ldr	r2, [pc, #40]	; (4110 <update_cache+0x3c>)
    40e6:	6892      	ldr	r2, [r2, #8]
    40e8:	7b51      	ldrb	r1, [r2, #13]
    40ea:	f011 0f1f 	tst.w	r1, #31
    40ee:	d10a      	bne.n	4106 <update_cache+0x32>
	return node->next != NULL;
    40f0:	6999      	ldr	r1, [r3, #24]
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    40f2:	b941      	cbnz	r1, 4106 <update_cache+0x32>
	if (!IS_ENABLED(CONFIG_PREEMPT_ENABLED) &&
    40f4:	4907      	ldr	r1, [pc, #28]	; (4114 <update_cache+0x40>)
    40f6:	428a      	cmp	r2, r1
    40f8:	d005      	beq.n	4106 <update_cache+0x32>
		_kernel.ready_q.cache = _current;
    40fa:	4b05      	ldr	r3, [pc, #20]	; (4110 <update_cache+0x3c>)
    40fc:	61da      	str	r2, [r3, #28]
    40fe:	e004      	b.n	410a <update_cache+0x36>
	return thread ? thread : _current_cpu->idle_thread;
    4100:	4b03      	ldr	r3, [pc, #12]	; (4110 <update_cache+0x3c>)
    4102:	68db      	ldr	r3, [r3, #12]
    4104:	e7ed      	b.n	40e2 <update_cache+0xe>
		_kernel.ready_q.cache = thread;
    4106:	4a02      	ldr	r2, [pc, #8]	; (4110 <update_cache+0x3c>)
    4108:	61d3      	str	r3, [r2, #28]
}
    410a:	bd10      	pop	{r4, pc}
    410c:	20002718 	.word	0x20002718
    4110:	200026f8 	.word	0x200026f8
    4114:	20002620 	.word	0x20002620

00004118 <z_add_thread_to_ready_q>:
{
    4118:	b570      	push	{r4, r5, r6, lr}
    411a:	4605      	mov	r5, r0
	LOCKED(&sched_spinlock) {
    411c:	2300      	movs	r3, #0
    411e:	f04f 0220 	mov.w	r2, #32
    4122:	f3ef 8611 	mrs	r6, BASEPRI
    4126:	f382 8811 	msr	BASEPRI, r2
    412a:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
    412e:	e01c      	b.n	416a <z_add_thread_to_ready_q+0x52>
	node->prev = successor->prev;
    4130:	6863      	ldr	r3, [r4, #4]
    4132:	606b      	str	r3, [r5, #4]
	node->next = successor;
    4134:	602c      	str	r4, [r5, #0]
	successor->prev->next = node;
    4136:	6863      	ldr	r3, [r4, #4]
    4138:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    413a:	6065      	str	r5, [r4, #4]
}
    413c:	e009      	b.n	4152 <z_add_thread_to_ready_q+0x3a>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    413e:	2400      	movs	r4, #0
    4140:	e019      	b.n	4176 <z_add_thread_to_ready_q+0x5e>
	node->next = list;
    4142:	4b16      	ldr	r3, [pc, #88]	; (419c <z_add_thread_to_ready_q+0x84>)
    4144:	f103 0220 	add.w	r2, r3, #32
    4148:	602a      	str	r2, [r5, #0]
	node->prev = list->tail;
    414a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    414c:	606a      	str	r2, [r5, #4]
	list->tail->next = node;
    414e:	6015      	str	r5, [r2, #0]
	list->tail = node;
    4150:	625d      	str	r5, [r3, #36]	; 0x24
	thread->base.thread_state &= ~_THREAD_PENDING;
}

static inline void z_set_thread_states(struct k_thread *thread, u32_t states)
{
	thread->base.thread_state |= states;
    4152:	7b6b      	ldrb	r3, [r5, #13]
    4154:	f063 037f 	orn	r3, r3, #127	; 0x7f
    4158:	736b      	strb	r3, [r5, #13]
		update_cache(0);
    415a:	2000      	movs	r0, #0
    415c:	f7ff ffba 	bl	40d4 <update_cache>
	__asm__ volatile(
    4160:	f386 8811 	msr	BASEPRI, r6
    4164:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    4168:	2301      	movs	r3, #1
    416a:	b9b3      	cbnz	r3, 419a <z_add_thread_to_ready_q+0x82>
	return list->head == list;
    416c:	4b0b      	ldr	r3, [pc, #44]	; (419c <z_add_thread_to_ready_q+0x84>)
    416e:	f853 4f20 	ldr.w	r4, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4172:	429c      	cmp	r4, r3
    4174:	d0e3      	beq.n	413e <z_add_thread_to_ready_q+0x26>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4176:	2c00      	cmp	r4, #0
    4178:	d0e3      	beq.n	4142 <z_add_thread_to_ready_q+0x2a>
		if (z_is_t1_higher_prio_than_t2(thread, t)) {
    417a:	4621      	mov	r1, r4
    417c:	4628      	mov	r0, r5
    417e:	f003 fc5b 	bl	7a38 <z_is_t1_higher_prio_than_t2>
    4182:	2800      	cmp	r0, #0
    4184:	d1d4      	bne.n	4130 <z_add_thread_to_ready_q+0x18>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    4186:	2c00      	cmp	r4, #0
    4188:	d0db      	beq.n	4142 <z_add_thread_to_ready_q+0x2a>
	return (node == list->tail) ? NULL : node->next;
    418a:	4b04      	ldr	r3, [pc, #16]	; (419c <z_add_thread_to_ready_q+0x84>)
    418c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    418e:	429c      	cmp	r4, r3
    4190:	d0d7      	beq.n	4142 <z_add_thread_to_ready_q+0x2a>
    4192:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4194:	2c00      	cmp	r4, #0
    4196:	d1ee      	bne.n	4176 <z_add_thread_to_ready_q+0x5e>
    4198:	e7d3      	b.n	4142 <z_add_thread_to_ready_q+0x2a>
}
    419a:	bd70      	pop	{r4, r5, r6, pc}
    419c:	200026f8 	.word	0x200026f8

000041a0 <z_thread_single_abort>:
{
    41a0:	b538      	push	{r3, r4, r5, lr}
    41a2:	4604      	mov	r4, r0
	if (thread->fn_abort != NULL) {
    41a4:	6d03      	ldr	r3, [r0, #80]	; 0x50
    41a6:	b103      	cbz	r3, 41aa <z_thread_single_abort+0xa>
		thread->fn_abort();
    41a8:	4798      	blx	r3
	z_add_timeout(&th->base.timeout, z_thread_timeout, ticks);
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    41aa:	f104 0018 	add.w	r0, r4, #24
    41ae:	f003 fcd1 	bl	7b54 <z_abort_timeout>
	LOCKED(&sched_spinlock) {
    41b2:	2300      	movs	r3, #0
	__asm__ volatile(
    41b4:	f04f 0220 	mov.w	r2, #32
    41b8:	f3ef 8511 	mrs	r5, BASEPRI
    41bc:	f382 8811 	msr	BASEPRI, r2
    41c0:	f3bf 8f6f 	isb	sy
    41c4:	e016      	b.n	41f4 <z_thread_single_abort+0x54>
		if (z_is_thread_ready(thread)) {
    41c6:	f012 0f01 	tst.w	r2, #1
    41ca:	d027      	beq.n	421c <z_thread_single_abort+0x7c>
			if (z_is_thread_queued(thread)) {
    41cc:	f013 0f80 	tst.w	r3, #128	; 0x80
    41d0:	d11b      	bne.n	420a <z_thread_single_abort+0x6a>
			update_cache(thread == _current);
    41d2:	4b1b      	ldr	r3, [pc, #108]	; (4240 <z_thread_single_abort+0xa0>)
    41d4:	6898      	ldr	r0, [r3, #8]
    41d6:	42a0      	cmp	r0, r4
    41d8:	bf14      	ite	ne
    41da:	2000      	movne	r0, #0
    41dc:	2001      	moveq	r0, #1
    41de:	f7ff ff79 	bl	40d4 <update_cache>
		thread->base.thread_state |= mask;
    41e2:	7b63      	ldrb	r3, [r4, #13]
    41e4:	f043 0308 	orr.w	r3, r3, #8
    41e8:	7363      	strb	r3, [r4, #13]
	__asm__ volatile(
    41ea:	f385 8811 	msr	BASEPRI, r5
    41ee:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    41f2:	2301      	movs	r3, #1
    41f4:	461a      	mov	r2, r3
    41f6:	bb0b      	cbnz	r3, 423c <z_thread_single_abort+0x9c>
	u8_t state = thread->base.thread_state;
    41f8:	7b63      	ldrb	r3, [r4, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    41fa:	f013 0f1f 	tst.w	r3, #31
    41fe:	d1e2      	bne.n	41c6 <z_thread_single_abort+0x26>
	return node->next != NULL;
    4200:	69a1      	ldr	r1, [r4, #24]
    4202:	2900      	cmp	r1, #0
    4204:	d1df      	bne.n	41c6 <z_thread_single_abort+0x26>
    4206:	2201      	movs	r2, #1
    4208:	e7dd      	b.n	41c6 <z_thread_single_abort+0x26>
				_priq_run_remove(&_kernel.ready_q.runq,
    420a:	4621      	mov	r1, r4
    420c:	480d      	ldr	r0, [pc, #52]	; (4244 <z_thread_single_abort+0xa4>)
    420e:	f7ff ff49 	bl	40a4 <z_priq_dumb_remove>
}

static inline void z_reset_thread_states(struct k_thread *thread,
					u32_t states)
{
	thread->base.thread_state &= ~states;
    4212:	7b63      	ldrb	r3, [r4, #13]
    4214:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    4218:	7363      	strb	r3, [r4, #13]
}

static inline void z_mark_thread_as_not_queued(struct k_thread *thread)
{
	z_reset_thread_states(thread, _THREAD_QUEUED);
}
    421a:	e7da      	b.n	41d2 <z_thread_single_abort+0x32>
			if (z_is_thread_pending(thread)) {
    421c:	f013 0f02 	tst.w	r3, #2
    4220:	d0df      	beq.n	41e2 <z_thread_single_abort+0x42>
				_priq_wait_remove(&pended_on(thread)->waitq,
    4222:	4620      	mov	r0, r4
    4224:	f003 fc06 	bl	7a34 <pended_on>
    4228:	4621      	mov	r1, r4
    422a:	f7ff ff3b 	bl	40a4 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    422e:	7b63      	ldrb	r3, [r4, #13]
    4230:	f023 0302 	bic.w	r3, r3, #2
    4234:	7363      	strb	r3, [r4, #13]
				thread->base.pended_on = NULL;
    4236:	2300      	movs	r3, #0
    4238:	60a3      	str	r3, [r4, #8]
    423a:	e7d2      	b.n	41e2 <z_thread_single_abort+0x42>
}
    423c:	bd38      	pop	{r3, r4, r5, pc}
    423e:	bf00      	nop
    4240:	200026f8 	.word	0x200026f8
    4244:	20002718 	.word	0x20002718

00004248 <z_impl_k_current_get>:
#endif

k_tid_t z_impl_k_current_get(void)
{
	return _current;
}
    4248:	4b01      	ldr	r3, [pc, #4]	; (4250 <z_impl_k_current_get+0x8>)
    424a:	6898      	ldr	r0, [r3, #8]
    424c:	4770      	bx	lr
    424e:	bf00      	nop
    4250:	200026f8 	.word	0x200026f8

00004254 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    4254:	b570      	push	{r4, r5, r6, lr}
    4256:	4605      	mov	r5, r0
	__asm__ volatile(
    4258:	f04f 0320 	mov.w	r3, #32
    425c:	f3ef 8611 	mrs	r6, BASEPRI
    4260:	f383 8811 	msr	BASEPRI, r3
    4264:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread = z_unpend_first_thread(&sem->wait_q);
    4268:	f003 fc18 	bl	7a9c <z_unpend_first_thread>

	sys_trace_void(SYS_TRACE_ID_SEMA_GIVE);

	if (thread != NULL) {
    426c:	b1b8      	cbz	r0, 429e <z_impl_k_sem_give+0x4a>
    426e:	4604      	mov	r4, r0
	u8_t state = thread->base.thread_state;
    4270:	7b43      	ldrb	r3, [r0, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    4272:	f013 0f1f 	tst.w	r3, #31
    4276:	d105      	bne.n	4284 <z_impl_k_sem_give+0x30>
    4278:	6983      	ldr	r3, [r0, #24]
    427a:	b10b      	cbz	r3, 4280 <z_impl_k_sem_give+0x2c>
    427c:	2300      	movs	r3, #0
    427e:	e002      	b.n	4286 <z_impl_k_sem_give+0x32>
    4280:	2301      	movs	r3, #1
    4282:	e000      	b.n	4286 <z_impl_k_sem_give+0x32>
    4284:	2300      	movs	r3, #0
	return true;
}

static ALWAYS_INLINE void z_ready_thread(struct k_thread *thread)
{
	if (z_is_thread_ready(thread)) {
    4286:	b933      	cbnz	r3, 4296 <z_impl_k_sem_give+0x42>
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    4288:	2300      	movs	r3, #0
    428a:	66a3      	str	r3, [r4, #104]	; 0x68
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	sys_trace_end_call(SYS_TRACE_ID_SEMA_GIVE);
	z_reschedule(&lock, key);
    428c:	4631      	mov	r1, r6
    428e:	4809      	ldr	r0, [pc, #36]	; (42b4 <z_impl_k_sem_give+0x60>)
    4290:	f003 fbdc 	bl	7a4c <z_reschedule>
}
    4294:	bd70      	pop	{r4, r5, r6, pc}
		z_add_thread_to_ready_q(thread);
    4296:	4620      	mov	r0, r4
    4298:	f7ff ff3e 	bl	4118 <z_add_thread_to_ready_q>
    429c:	e7f4      	b.n	4288 <z_impl_k_sem_give+0x34>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    429e:	68ab      	ldr	r3, [r5, #8]
    42a0:	68ea      	ldr	r2, [r5, #12]
    42a2:	4293      	cmp	r3, r2
    42a4:	d003      	beq.n	42ae <z_impl_k_sem_give+0x5a>
    42a6:	2201      	movs	r2, #1
    42a8:	4413      	add	r3, r2
    42aa:	60ab      	str	r3, [r5, #8]
}
    42ac:	e7ee      	b.n	428c <z_impl_k_sem_give+0x38>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    42ae:	2200      	movs	r2, #0
    42b0:	e7fa      	b.n	42a8 <z_impl_k_sem_give+0x54>
    42b2:	bf00      	nop
    42b4:	20002720 	.word	0x20002720

000042b8 <first>:
	return list->head == list;
    42b8:	4b03      	ldr	r3, [pc, #12]	; (42c8 <first+0x10>)
    42ba:	6818      	ldr	r0, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    42bc:	4298      	cmp	r0, r3
    42be:	d000      	beq.n	42c2 <first+0xa>
static struct _timeout *first(void)
{
	sys_dnode_t *t = sys_dlist_peek_head(&timeout_list);

	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
}
    42c0:	4770      	bx	lr
    42c2:	2000      	movs	r0, #0
	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
    42c4:	e7fc      	b.n	42c0 <first+0x8>
    42c6:	bf00      	nop
    42c8:	20005778 	.word	0x20005778

000042cc <next>:
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    42cc:	b130      	cbz	r0, 42dc <next+0x10>
	return (node == list->tail) ? NULL : node->next;
    42ce:	4a04      	ldr	r2, [pc, #16]	; (42e0 <next+0x14>)
    42d0:	6852      	ldr	r2, [r2, #4]
    42d2:	4290      	cmp	r0, r2
    42d4:	d001      	beq.n	42da <next+0xe>
    42d6:	6800      	ldr	r0, [r0, #0]
    42d8:	4770      	bx	lr
    42da:	2000      	movs	r0, #0
static struct _timeout *next(struct _timeout *t)
{
	sys_dnode_t *n = sys_dlist_peek_next(&timeout_list, &t->node);

	return n == NULL ? NULL : CONTAINER_OF(n, struct _timeout, node);
}
    42dc:	4770      	bx	lr
    42de:	bf00      	nop
    42e0:	20005778 	.word	0x20005778

000042e4 <elapsed>:

	sys_dlist_remove(&t->node);
}

static s32_t elapsed(void)
{
    42e4:	b508      	push	{r3, lr}
	return announce_remaining == 0 ? z_clock_elapsed() : 0;
    42e6:	4b04      	ldr	r3, [pc, #16]	; (42f8 <elapsed+0x14>)
    42e8:	681b      	ldr	r3, [r3, #0]
    42ea:	b10b      	cbz	r3, 42f0 <elapsed+0xc>
    42ec:	2000      	movs	r0, #0
}
    42ee:	bd08      	pop	{r3, pc}
	return announce_remaining == 0 ? z_clock_elapsed() : 0;
    42f0:	f7fd fe1c 	bl	1f2c <z_clock_elapsed>
    42f4:	e7fb      	b.n	42ee <elapsed+0xa>
    42f6:	bf00      	nop
    42f8:	20002720 	.word	0x20002720

000042fc <z_clock_announce>:
		}
	}
}

void z_clock_announce(s32_t ticks)
{
    42fc:	b570      	push	{r4, r5, r6, lr}
    42fe:	f04f 0320 	mov.w	r3, #32
    4302:	f3ef 8511 	mrs	r5, BASEPRI
    4306:	f383 8811 	msr	BASEPRI, r3
    430a:	f3bf 8f6f 	isb	sy
	z_time_slice(ticks);
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    430e:	4b23      	ldr	r3, [pc, #140]	; (439c <z_clock_announce+0xa0>)
    4310:	6018      	str	r0, [r3, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
    4312:	f7ff ffd1 	bl	42b8 <first>
    4316:	4604      	mov	r4, r0
    4318:	b320      	cbz	r0, 4364 <z_clock_announce+0x68>
    431a:	6882      	ldr	r2, [r0, #8]
    431c:	4b1f      	ldr	r3, [pc, #124]	; (439c <z_clock_announce+0xa0>)
    431e:	681b      	ldr	r3, [r3, #0]
    4320:	429a      	cmp	r2, r3
    4322:	dc1f      	bgt.n	4364 <z_clock_announce+0x68>
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
    4324:	4e1e      	ldr	r6, [pc, #120]	; (43a0 <z_clock_announce+0xa4>)
    4326:	e9d6 0100 	ldrd	r0, r1, [r6]
    432a:	1880      	adds	r0, r0, r2
    432c:	eb41 71e2 	adc.w	r1, r1, r2, asr #31
    4330:	e9c6 0100 	strd	r0, r1, [r6]
		announce_remaining -= dt;
    4334:	1a9b      	subs	r3, r3, r2
    4336:	4a19      	ldr	r2, [pc, #100]	; (439c <z_clock_announce+0xa0>)
    4338:	6013      	str	r3, [r2, #0]
		t->dticks = 0;
    433a:	2300      	movs	r3, #0
    433c:	60a3      	str	r3, [r4, #8]
		remove_timeout(t);
    433e:	4620      	mov	r0, r4
    4340:	f003 fbe7 	bl	7b12 <remove_timeout>
	__asm__ volatile(
    4344:	f385 8811 	msr	BASEPRI, r5
    4348:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&timeout_lock, key);
		t->fn(t);
    434c:	68e3      	ldr	r3, [r4, #12]
    434e:	4620      	mov	r0, r4
    4350:	4798      	blx	r3
	__asm__ volatile(
    4352:	f04f 0320 	mov.w	r3, #32
    4356:	f3ef 8511 	mrs	r5, BASEPRI
    435a:	f383 8811 	msr	BASEPRI, r3
    435e:	f3bf 8f6f 	isb	sy
    4362:	e7d6      	b.n	4312 <z_clock_announce+0x16>
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
    4364:	b124      	cbz	r4, 4370 <z_clock_announce+0x74>
		first()->dticks -= announce_remaining;
    4366:	68a3      	ldr	r3, [r4, #8]
    4368:	4a0c      	ldr	r2, [pc, #48]	; (439c <z_clock_announce+0xa0>)
    436a:	6812      	ldr	r2, [r2, #0]
    436c:	1a9b      	subs	r3, r3, r2
    436e:	60a3      	str	r3, [r4, #8]
	}

	curr_tick += announce_remaining;
    4370:	480b      	ldr	r0, [pc, #44]	; (43a0 <z_clock_announce+0xa4>)
    4372:	490a      	ldr	r1, [pc, #40]	; (439c <z_clock_announce+0xa0>)
    4374:	680c      	ldr	r4, [r1, #0]
    4376:	e9d0 2300 	ldrd	r2, r3, [r0]
    437a:	1912      	adds	r2, r2, r4
    437c:	eb43 73e4 	adc.w	r3, r3, r4, asr #31
    4380:	e9c0 2300 	strd	r2, r3, [r0]
	announce_remaining = 0;
    4384:	2400      	movs	r4, #0
    4386:	600c      	str	r4, [r1, #0]

	z_clock_set_timeout(next_timeout(), false);
    4388:	f003 fbd5 	bl	7b36 <next_timeout>
    438c:	4621      	mov	r1, r4
    438e:	f7fd fd6d 	bl	1e6c <z_clock_set_timeout>
	__asm__ volatile(
    4392:	f385 8811 	msr	BASEPRI, r5
    4396:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    439a:	bd70      	pop	{r4, r5, r6, pc}
    439c:	20002720 	.word	0x20002720
    43a0:	20000000 	.word	0x20000000

000043a4 <init_static_pools>:
	z_waitq_init(&p->wait_q);
	z_sys_mem_pool_base_init(&p->base);
}

int init_static_pools(struct device *unused)
{
    43a4:	b510      	push	{r4, lr}
	ARG_UNUSED(unused);

	Z_STRUCT_SECTION_FOREACH(k_mem_pool, p) {
    43a6:	4c05      	ldr	r4, [pc, #20]	; (43bc <init_static_pools+0x18>)
    43a8:	4b05      	ldr	r3, [pc, #20]	; (43c0 <init_static_pools+0x1c>)
    43aa:	429c      	cmp	r4, r3
    43ac:	d204      	bcs.n	43b8 <init_static_pools+0x14>
		k_mem_pool_init(p);
    43ae:	4620      	mov	r0, r4
    43b0:	f003 fbee 	bl	7b90 <k_mem_pool_init>
	Z_STRUCT_SECTION_FOREACH(k_mem_pool, p) {
    43b4:	341c      	adds	r4, #28
    43b6:	e7f7      	b.n	43a8 <init_static_pools+0x4>
	}

	return 0;
}
    43b8:	2000      	movs	r0, #0
    43ba:	bd10      	pop	{r4, pc}
    43bc:	20005810 	.word	0x20005810
    43c0:	20005810 	.word	0x20005810

000043c4 <do_boot>:
{
    43c4:	b570      	push	{r4, r5, r6, lr}
    43c6:	b082      	sub	sp, #8
    43c8:	4604      	mov	r4, r0
    rc = flash_device_base(rsp->br_flash_dev_id, &flash_base);
    43ca:	a901      	add	r1, sp, #4
    43cc:	7900      	ldrb	r0, [r0, #4]
    43ce:	f7fc f8df 	bl	590 <flash_device_base>
                                     rsp->br_image_off +
    43d2:	68a5      	ldr	r5, [r4, #8]
    vt = (struct arm_vector_table *)(flash_base +
    43d4:	9b01      	ldr	r3, [sp, #4]
    43d6:	441d      	add	r5, r3
                                     rsp->br_hdr->ih_hdr_size);
    43d8:	6823      	ldr	r3, [r4, #0]
    43da:	891c      	ldrh	r4, [r3, #8]
                                     rsp->br_image_off +
    43dc:	192e      	adds	r6, r5, r4
	__asm__ volatile(
    43de:	f04f 0220 	mov.w	r2, #32
    43e2:	f3ef 8311 	mrs	r3, BASEPRI
    43e6:	f382 8811 	msr	BASEPRI, r2
    43ea:	f3bf 8f6f 	isb	sy
    sys_clock_disable();
    43ee:	f001 fa46 	bl	587e <sys_clock_disable>
    __set_MSP(vt->msp);
    43f2:	592b      	ldr	r3, [r5, r4]
    43f4:	f383 8808 	msr	MSP, r3
    ((void (*)(void))vt->reset)();
    43f8:	6873      	ldr	r3, [r6, #4]
    43fa:	4798      	blx	r3
}
    43fc:	b002      	add	sp, #8
    43fe:	bd70      	pop	{r4, r5, r6, pc}

00004400 <flash_area_id_from_multi_image_slot>:
 * MCUBoot uses continuous numbering for the primary slot, the secondary slot,
 * and the scratch while zephyr might number it differently.
 */
int flash_area_id_from_multi_image_slot(int image_index, int slot)
{
    switch (slot) {
    4400:	b119      	cbz	r1, 440a <flash_area_id_from_multi_image_slot+0xa>
    4402:	2901      	cmp	r1, #1
    4404:	d103      	bne.n	440e <flash_area_id_from_multi_image_slot+0xe>
    case 0: return FLASH_AREA_IMAGE_PRIMARY(image_index);
    case 1: return FLASH_AREA_IMAGE_SECONDARY(image_index);
    4406:	2006      	movs	r0, #6
    4408:	4770      	bx	lr
    switch (slot) {
    440a:	2002      	movs	r0, #2
    440c:	4770      	bx	lr
#if !defined(CONFIG_BOOT_SWAP_USING_MOVE)
    case 2: return FLASH_AREA_IMAGE_SCRATCH;
#endif
    }

    return -EINVAL; /* flash_area_open will fail on that */
    440e:	f06f 0015 	mvn.w	r0, #21
}
    4412:	4770      	bx	lr

00004414 <flash_area_erased_val>:
#define ERASED_VAL 0xff
uint8_t flash_area_erased_val(const struct flash_area *fap)
{
    (void)fap;
    return ERASED_VAL;
}
    4414:	20ff      	movs	r0, #255	; 0xff
    4416:	4770      	bx	lr

00004418 <flash_area_read_is_empty>:

int flash_area_read_is_empty(const struct flash_area *fa, uint32_t off,
        void *dst, uint32_t len)
{
    4418:	b570      	push	{r4, r5, r6, lr}
    441a:	4616      	mov	r6, r2
    441c:	461d      	mov	r5, r3
    uint8_t i;
    uint8_t *u8dst;
    int rc;

    rc = flash_area_read(fa, off, dst, len);
    441e:	f001 f86b 	bl	54f8 <flash_area_read>
    if (rc) {
    4422:	b950      	cbnz	r0, 443a <flash_area_read_is_empty+0x22>
        return -1;
    }

    for (i = 0, u8dst = (uint8_t *)dst; i < len; i++) {
    4424:	2100      	movs	r1, #0
    4426:	42a9      	cmp	r1, r5
    4428:	d205      	bcs.n	4436 <flash_area_read_is_empty+0x1e>
        if (u8dst[i] != ERASED_VAL) {
    442a:	5c74      	ldrb	r4, [r6, r1]
    442c:	2cff      	cmp	r4, #255	; 0xff
    442e:	d106      	bne.n	443e <flash_area_read_is_empty+0x26>
    for (i = 0, u8dst = (uint8_t *)dst; i < len; i++) {
    4430:	3101      	adds	r1, #1
    4432:	b2c9      	uxtb	r1, r1
    4434:	e7f7      	b.n	4426 <flash_area_read_is_empty+0xe>
            return 0;
        }
    }

    return 1;
    4436:	2001      	movs	r0, #1
    4438:	e001      	b.n	443e <flash_area_read_is_empty+0x26>
        return -1;
    443a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    443e:	bd70      	pop	{r4, r5, r6, pc}

00004440 <boot_write_sz>:
{
    4440:	b508      	push	{r3, lr}
    elem_sz = flash_area_align(BOOT_IMG_AREA(state, BOOT_PRIMARY_SLOT));
    4442:	6a00      	ldr	r0, [r0, #32]
    4444:	f001 f8d5 	bl	55f2 <flash_area_align>
}
    4448:	bd08      	pop	{r3, pc}

0000444a <boot_read_image_size>:
{
    444a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    444e:	b082      	sub	sp, #8
    4450:	4606      	mov	r6, r0
    4452:	460c      	mov	r4, r1
    4454:	4617      	mov	r7, r2
    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
    4456:	2000      	movs	r0, #0
    4458:	f7ff ffd2 	bl	4400 <flash_area_id_from_multi_image_slot>
    rc = flash_area_open(area_id, &fap);
    445c:	a901      	add	r1, sp, #4
    445e:	b2c0      	uxtb	r0, r0
    4460:	f7fd fc2e 	bl	1cc0 <flash_area_open>
    if (rc != 0) {
    4464:	b140      	cbz	r0, 4478 <boot_read_image_size+0x2e>
        rc = BOOT_EFLASH;
    4466:	f04f 0801 	mov.w	r8, #1
    flash_area_close(fap);
    446a:	9801      	ldr	r0, [sp, #4]
    446c:	f001 f843 	bl	54f6 <flash_area_close>
}
    4470:	4640      	mov	r0, r8
    4472:	b002      	add	sp, #8
    4474:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    off = BOOT_TLV_OFF(boot_img_hdr(state, slot));
    4478:	232c      	movs	r3, #44	; 0x2c
    447a:	fb03 6304 	mla	r3, r3, r4, r6
    447e:	891d      	ldrh	r5, [r3, #8]
    4480:	68db      	ldr	r3, [r3, #12]
    4482:	441d      	add	r5, r3
    if (flash_area_read(fap, off, &info, sizeof(info))) {
    4484:	2304      	movs	r3, #4
    4486:	466a      	mov	r2, sp
    4488:	4629      	mov	r1, r5
    448a:	9801      	ldr	r0, [sp, #4]
    448c:	f001 f834 	bl	54f8 <flash_area_read>
    4490:	4680      	mov	r8, r0
    4492:	bb40      	cbnz	r0, 44e6 <boot_read_image_size+0x9c>
    protect_tlv_size = boot_img_hdr(state, slot)->ih_protect_tlv_size;
    4494:	212c      	movs	r1, #44	; 0x2c
    4496:	fb01 6404 	mla	r4, r1, r4, r6
    449a:	8964      	ldrh	r4, [r4, #10]
    if (info.it_magic == IMAGE_TLV_PROT_INFO_MAGIC) {
    449c:	f8bd 2000 	ldrh.w	r2, [sp]
    44a0:	f646 1308 	movw	r3, #26888	; 0x6908
    44a4:	429a      	cmp	r2, r3
    44a6:	d00c      	beq.n	44c2 <boot_read_image_size+0x78>
    } else if (protect_tlv_size != 0) {
    44a8:	bb04      	cbnz	r4, 44ec <boot_read_image_size+0xa2>
    if (info.it_magic != IMAGE_TLV_INFO_MAGIC) {
    44aa:	f8bd 2000 	ldrh.w	r2, [sp]
    44ae:	f646 1307 	movw	r3, #26887	; 0x6907
    44b2:	429a      	cmp	r2, r3
    44b4:	d11d      	bne.n	44f2 <boot_read_image_size+0xa8>
    *size = off + protect_tlv_size + info.it_tlv_tot;
    44b6:	4425      	add	r5, r4
    44b8:	f8bd 3002 	ldrh.w	r3, [sp, #2]
    44bc:	441d      	add	r5, r3
    44be:	603d      	str	r5, [r7, #0]
    rc = 0;
    44c0:	e7d3      	b.n	446a <boot_read_image_size+0x20>
        if (protect_tlv_size != info.it_tlv_tot) {
    44c2:	f8bd 1002 	ldrh.w	r1, [sp, #2]
    44c6:	428c      	cmp	r4, r1
    44c8:	d002      	beq.n	44d0 <boot_read_image_size+0x86>
            rc = BOOT_EBADIMAGE;
    44ca:	f04f 0803 	mov.w	r8, #3
    44ce:	e7cc      	b.n	446a <boot_read_image_size+0x20>
        if (flash_area_read(fap, off + info.it_tlv_tot, &info, sizeof(info))) {
    44d0:	2304      	movs	r3, #4
    44d2:	466a      	mov	r2, sp
    44d4:	4429      	add	r1, r5
    44d6:	9801      	ldr	r0, [sp, #4]
    44d8:	f001 f80e 	bl	54f8 <flash_area_read>
    44dc:	2800      	cmp	r0, #0
    44de:	d0e4      	beq.n	44aa <boot_read_image_size+0x60>
            rc = BOOT_EFLASH;
    44e0:	f04f 0801 	mov.w	r8, #1
    44e4:	e7c1      	b.n	446a <boot_read_image_size+0x20>
        rc = BOOT_EFLASH;
    44e6:	f04f 0801 	mov.w	r8, #1
    44ea:	e7be      	b.n	446a <boot_read_image_size+0x20>
        rc = BOOT_EBADIMAGE;
    44ec:	f04f 0803 	mov.w	r8, #3
    44f0:	e7bb      	b.n	446a <boot_read_image_size+0x20>
        rc = BOOT_EBADIMAGE;
    44f2:	f04f 0803 	mov.w	r8, #3
    44f6:	e7b8      	b.n	446a <boot_read_image_size+0x20>

000044f8 <boot_check_header_erased>:
{
    44f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    44fa:	b083      	sub	sp, #12
    44fc:	4607      	mov	r7, r0
    44fe:	460c      	mov	r4, r1
    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
    4500:	2000      	movs	r0, #0
    4502:	f7ff ff7d 	bl	4400 <flash_area_id_from_multi_image_slot>
    rc = flash_area_open(area_id, &fap);
    4506:	a901      	add	r1, sp, #4
    4508:	b2c0      	uxtb	r0, r0
    450a:	f7fd fbd9 	bl	1cc0 <flash_area_open>
    if (rc != 0) {
    450e:	b9d0      	cbnz	r0, 4546 <boot_check_header_erased+0x4e>
    4510:	4606      	mov	r6, r0
    erased_val = flash_area_erased_val(fap);
    4512:	9801      	ldr	r0, [sp, #4]
    4514:	f7ff ff7e 	bl	4414 <flash_area_erased_val>
    4518:	4605      	mov	r5, r0
    flash_area_close(fap);
    451a:	9801      	ldr	r0, [sp, #4]
    451c:	f000 ffeb 	bl	54f6 <flash_area_close>
    if (!boot_data_is_set_to(erased_val, &hdr->ih_magic, sizeof(hdr->ih_magic))) {
    4520:	212c      	movs	r1, #44	; 0x2c
    4522:	fb01 7104 	mla	r1, r1, r4, r7
    for (i = 0; i < len; i++) {
    4526:	2300      	movs	r3, #0
    4528:	2b03      	cmp	r3, #3
    452a:	d805      	bhi.n	4538 <boot_check_header_erased+0x40>
        if (val != p[i]) {
    452c:	5cca      	ldrb	r2, [r1, r3]
    452e:	4295      	cmp	r5, r2
    4530:	d107      	bne.n	4542 <boot_check_header_erased+0x4a>
    for (i = 0; i < len; i++) {
    4532:	3301      	adds	r3, #1
    4534:	b2db      	uxtb	r3, r3
    4536:	e7f7      	b.n	4528 <boot_check_header_erased+0x30>
    return true;
    4538:	2301      	movs	r3, #1
    if (!boot_data_is_set_to(erased_val, &hdr->ih_magic, sizeof(hdr->ih_magic))) {
    453a:	b13b      	cbz	r3, 454c <boot_check_header_erased+0x54>
}
    453c:	4630      	mov	r0, r6
    453e:	b003      	add	sp, #12
    4540:	bdf0      	pop	{r4, r5, r6, r7, pc}
            return false;
    4542:	2300      	movs	r3, #0
    4544:	e7f9      	b.n	453a <boot_check_header_erased+0x42>
        return -1;
    4546:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
    454a:	e7f7      	b.n	453c <boot_check_header_erased+0x44>
        return -1;
    454c:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
    4550:	e7f4      	b.n	453c <boot_check_header_erased+0x44>

00004552 <boot_initialize_area>:
{
    4552:	b510      	push	{r4, lr}
    4554:	b082      	sub	sp, #8
    4556:	4603      	mov	r3, r0
    4558:	4608      	mov	r0, r1
    num_sectors = BOOT_MAX_IMG_SECTORS;
    455a:	2280      	movs	r2, #128	; 0x80
    455c:	9201      	str	r2, [sp, #4]
    if (flash_area == FLASH_AREA_IMAGE_PRIMARY(BOOT_CURR_IMG(state))) {
    455e:	2902      	cmp	r1, #2
    4560:	d005      	beq.n	456e <boot_initialize_area+0x1c>
    } else if (flash_area == FLASH_AREA_IMAGE_SECONDARY(BOOT_CURR_IMG(state))) {
    4562:	2906      	cmp	r1, #6
    4564:	d10e      	bne.n	4584 <boot_initialize_area+0x32>
        out_sectors = BOOT_IMG(state, BOOT_SECONDARY_SLOT).sectors;
    4566:	6d1a      	ldr	r2, [r3, #80]	; 0x50
        out_num_sectors = &BOOT_IMG(state, BOOT_SECONDARY_SLOT).num_sectors;
    4568:	f103 0454 	add.w	r4, r3, #84	; 0x54
    456c:	e002      	b.n	4574 <boot_initialize_area+0x22>
        out_sectors = BOOT_IMG(state, BOOT_PRIMARY_SLOT).sectors;
    456e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
        out_num_sectors = &BOOT_IMG(state, BOOT_PRIMARY_SLOT).num_sectors;
    4570:	f103 0428 	add.w	r4, r3, #40	; 0x28
    rc = flash_area_get_sectors(flash_area, &num_sectors, out_sectors);
    4574:	a901      	add	r1, sp, #4
    4576:	f7fd fbb7 	bl	1ce8 <flash_area_get_sectors>
    if (rc != 0) {
    457a:	b908      	cbnz	r0, 4580 <boot_initialize_area+0x2e>
    *out_num_sectors = num_sectors;
    457c:	9b01      	ldr	r3, [sp, #4]
    457e:	6023      	str	r3, [r4, #0]
}
    4580:	b002      	add	sp, #8
    4582:	bd10      	pop	{r4, pc}
        return BOOT_EFLASH;
    4584:	2001      	movs	r0, #1
    4586:	e7fb      	b.n	4580 <boot_initialize_area+0x2e>

00004588 <boot_read_sectors>:
{
    4588:	b538      	push	{r3, r4, r5, lr}
    458a:	4604      	mov	r4, r0
    rc = boot_initialize_area(state, FLASH_AREA_IMAGE_PRIMARY(image_index));
    458c:	2102      	movs	r1, #2
    458e:	f7ff ffe0 	bl	4552 <boot_initialize_area>
    if (rc != 0) {
    4592:	b110      	cbz	r0, 459a <boot_read_sectors+0x12>
        return BOOT_EFLASH;
    4594:	2501      	movs	r5, #1
}
    4596:	4628      	mov	r0, r5
    4598:	bd38      	pop	{r3, r4, r5, pc}
    rc = boot_initialize_area(state, FLASH_AREA_IMAGE_SECONDARY(image_index));
    459a:	2106      	movs	r1, #6
    459c:	4620      	mov	r0, r4
    459e:	f7ff ffd8 	bl	4552 <boot_initialize_area>
    if (rc != 0) {
    45a2:	4605      	mov	r5, r0
    45a4:	b108      	cbz	r0, 45aa <boot_read_sectors+0x22>
        return BOOT_EFLASH;
    45a6:	2501      	movs	r5, #1
    45a8:	e7f5      	b.n	4596 <boot_read_sectors+0xe>
    BOOT_WRITE_SZ(state) = boot_write_sz(state);
    45aa:	4620      	mov	r0, r4
    45ac:	f7ff ff48 	bl	4440 <boot_write_sz>
    45b0:	65e0      	str	r0, [r4, #92]	; 0x5c
    return 0;
    45b2:	e7f0      	b.n	4596 <boot_read_sectors+0xe>

000045b4 <boot_read_image_headers>:
{
    45b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    45b6:	4605      	mov	r5, r0
    45b8:	460f      	mov	r7, r1
    45ba:	4616      	mov	r6, r2
    for (i = 0; i < BOOT_NUM_SLOTS; i++) {
    45bc:	2400      	movs	r4, #0
    45be:	2c01      	cmp	r4, #1
    45c0:	dc10      	bgt.n	45e4 <boot_read_image_headers+0x30>
        rc = boot_read_image_header(state, i, boot_img_hdr(state, i), bs);
    45c2:	4633      	mov	r3, r6
    45c4:	222c      	movs	r2, #44	; 0x2c
    45c6:	fb02 5204 	mla	r2, r2, r4, r5
    45ca:	4621      	mov	r1, r4
    45cc:	4628      	mov	r0, r5
    45ce:	f7fc fb55 	bl	c7c <boot_read_image_header>
        if (rc != 0) {
    45d2:	4603      	mov	r3, r0
    45d4:	b908      	cbnz	r0, 45da <boot_read_image_headers+0x26>
    for (i = 0; i < BOOT_NUM_SLOTS; i++) {
    45d6:	3401      	adds	r4, #1
    45d8:	e7f1      	b.n	45be <boot_read_image_headers+0xa>
            if (i > 0 && !require_all) {
    45da:	2c00      	cmp	r4, #0
    45dc:	dd03      	ble.n	45e6 <boot_read_image_headers+0x32>
    45de:	b917      	cbnz	r7, 45e6 <boot_read_image_headers+0x32>
                return 0;
    45e0:	2300      	movs	r3, #0
    45e2:	e000      	b.n	45e6 <boot_read_image_headers+0x32>
    return 0;
    45e4:	2300      	movs	r3, #0
}
    45e6:	4618      	mov	r0, r3
    45e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000045ea <boot_validated_swap_type>:
{
    45ea:	b570      	push	{r4, r5, r6, lr}
    45ec:	4605      	mov	r5, r0
    45ee:	460e      	mov	r6, r1
    swap_type = boot_swap_type_multi(BOOT_CURR_IMG(state));
    45f0:	2000      	movs	r0, #0
    45f2:	f7fc fe1d 	bl	1230 <boot_swap_type_multi>
    45f6:	4604      	mov	r4, r0
    if (BOOT_IS_UPGRADE(swap_type)) {
    45f8:	2802      	cmp	r0, #2
    45fa:	d005      	beq.n	4608 <boot_validated_swap_type+0x1e>
    45fc:	2804      	cmp	r0, #4
    45fe:	d003      	beq.n	4608 <boot_validated_swap_type+0x1e>
    4600:	2803      	cmp	r0, #3
    4602:	d001      	beq.n	4608 <boot_validated_swap_type+0x1e>
}
    4604:	4620      	mov	r0, r4
    4606:	bd70      	pop	{r4, r5, r6, pc}
        rc = boot_validate_slot(state, BOOT_SECONDARY_SLOT, bs);
    4608:	4632      	mov	r2, r6
    460a:	2101      	movs	r1, #1
    460c:	4628      	mov	r0, r5
    460e:	f7fc f823 	bl	658 <boot_validate_slot>
        if (rc == 1) {
    4612:	2801      	cmp	r0, #1
    4614:	d003      	beq.n	461e <boot_validated_swap_type+0x34>
        } else if (rc != 0) {
    4616:	2800      	cmp	r0, #0
    4618:	d0f4      	beq.n	4604 <boot_validated_swap_type+0x1a>
            swap_type = BOOT_SWAP_TYPE_FAIL;
    461a:	2405      	movs	r4, #5
    return swap_type;
    461c:	e7f2      	b.n	4604 <boot_validated_swap_type+0x1a>
            swap_type = BOOT_SWAP_TYPE_NONE;
    461e:	4604      	mov	r4, r0
    4620:	e7f0      	b.n	4604 <boot_validated_swap_type+0x1a>

00004622 <boot_status_reset>:
    bs->use_scratch = 0;
    4622:	2300      	movs	r3, #0
    4624:	7183      	strb	r3, [r0, #6]
    bs->swap_size = 0;
    4626:	6083      	str	r3, [r0, #8]
    bs->source = 0;
    4628:	60c3      	str	r3, [r0, #12]
    bs->op = BOOT_STATUS_OP_MOVE;
    462a:	2301      	movs	r3, #1
    462c:	7143      	strb	r3, [r0, #5]
    bs->idx = BOOT_STATUS_IDX_0;
    462e:	6003      	str	r3, [r0, #0]
    bs->state = BOOT_STATUS_STATE_0;
    4630:	7103      	strb	r3, [r0, #4]
    bs->swap_type = BOOT_SWAP_TYPE_NONE;
    4632:	71c3      	strb	r3, [r0, #7]
}
    4634:	4770      	bx	lr

00004636 <boot_status_is_reset>:
    return (bs->op == BOOT_STATUS_OP_MOVE &&
    4636:	7943      	ldrb	r3, [r0, #5]
            bs->idx == BOOT_STATUS_IDX_0 &&
    4638:	2b01      	cmp	r3, #1
    463a:	d001      	beq.n	4640 <boot_status_is_reset+0xa>
    463c:	2000      	movs	r0, #0
    463e:	4770      	bx	lr
    4640:	6803      	ldr	r3, [r0, #0]
    return (bs->op == BOOT_STATUS_OP_MOVE &&
    4642:	2b01      	cmp	r3, #1
    4644:	d001      	beq.n	464a <boot_status_is_reset+0x14>
            bs->idx == BOOT_STATUS_IDX_0 &&
    4646:	2000      	movs	r0, #0
    4648:	4770      	bx	lr
            bs->state == BOOT_STATUS_STATE_0);
    464a:	7903      	ldrb	r3, [r0, #4]
            bs->idx == BOOT_STATUS_IDX_0 &&
    464c:	2b01      	cmp	r3, #1
    464e:	d001      	beq.n	4654 <boot_status_is_reset+0x1e>
    4650:	2000      	movs	r0, #0
    4652:	4770      	bx	lr
    4654:	2001      	movs	r0, #1
}
    4656:	4770      	bx	lr

00004658 <boot_perform_update>:
{
    4658:	b538      	push	{r3, r4, r5, lr}
    465a:	4605      	mov	r5, r0
        rc = boot_swap_image(state, bs);
    465c:	f7fc f85c 	bl	718 <boot_swap_image>
    swap_type = BOOT_SWAP_TYPE(state);
    4660:	f895 4058 	ldrb.w	r4, [r5, #88]	; 0x58
    if (swap_type == BOOT_SWAP_TYPE_REVERT ||
    4664:	1ee3      	subs	r3, r4, #3
    4666:	b2db      	uxtb	r3, r3
    4668:	2b01      	cmp	r3, #1
    466a:	d90d      	bls.n	4688 <boot_perform_update+0x30>
    if (BOOT_IS_UPGRADE(swap_type)) {
    466c:	2c02      	cmp	r4, #2
    466e:	d003      	beq.n	4678 <boot_perform_update+0x20>
    4670:	2c04      	cmp	r4, #4
    4672:	d001      	beq.n	4678 <boot_perform_update+0x20>
    4674:	2c03      	cmp	r4, #3
    4676:	d106      	bne.n	4686 <boot_perform_update+0x2e>
        rc = swap_set_copy_done(BOOT_CURR_IMG(state));
    4678:	2000      	movs	r0, #0
    467a:	f000 f8d8 	bl	482e <swap_set_copy_done>
        if (rc != 0) {
    467e:	b110      	cbz	r0, 4686 <boot_perform_update+0x2e>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
    4680:	23ff      	movs	r3, #255	; 0xff
    4682:	f885 3058 	strb.w	r3, [r5, #88]	; 0x58
}
    4686:	bd38      	pop	{r3, r4, r5, pc}
        rc = swap_set_image_ok(BOOT_CURR_IMG(state));
    4688:	2000      	movs	r0, #0
    468a:	f000 f8e3 	bl	4854 <swap_set_image_ok>
        if (rc != 0) {
    468e:	2800      	cmp	r0, #0
    4690:	d0ec      	beq.n	466c <boot_perform_update+0x14>
            BOOT_SWAP_TYPE(state) = swap_type = BOOT_SWAP_TYPE_PANIC;
    4692:	24ff      	movs	r4, #255	; 0xff
    4694:	f885 4058 	strb.w	r4, [r5, #88]	; 0x58
    if (BOOT_IS_UPGRADE(swap_type)) {
    4698:	e7ea      	b.n	4670 <boot_perform_update+0x18>

0000469a <boot_write_status>:
{
    469a:	b570      	push	{r4, r5, r6, lr}
    469c:	b084      	sub	sp, #16
    469e:	4604      	mov	r4, r0
    46a0:	460e      	mov	r6, r1
    rc = flash_area_open(area_id, &fap);
    46a2:	a903      	add	r1, sp, #12
    46a4:	2002      	movs	r0, #2
    46a6:	f7fd fb0b 	bl	1cc0 <flash_area_open>
    if (rc != 0) {
    46aa:	b130      	cbz	r0, 46ba <boot_write_status+0x20>
        rc = BOOT_EFLASH;
    46ac:	2401      	movs	r4, #1
    flash_area_close(fap);
    46ae:	9803      	ldr	r0, [sp, #12]
    46b0:	f000 ff21 	bl	54f6 <flash_area_close>
}
    46b4:	4620      	mov	r0, r4
    46b6:	b004      	add	sp, #16
    46b8:	bd70      	pop	{r4, r5, r6, pc}
    off = boot_status_off(fap) +
    46ba:	9803      	ldr	r0, [sp, #12]
    46bc:	f000 f96a 	bl	4994 <boot_status_off>
    46c0:	4605      	mov	r5, r0
          boot_status_internal_off(bs, BOOT_WRITE_SZ(state));
    46c2:	6de1      	ldr	r1, [r4, #92]	; 0x5c
    46c4:	4630      	mov	r0, r6
    46c6:	f000 f8e5 	bl	4894 <boot_status_internal_off>
    off = boot_status_off(fap) +
    46ca:	182c      	adds	r4, r5, r0
    align = flash_area_align(fap);
    46cc:	9803      	ldr	r0, [sp, #12]
    46ce:	f000 ff90 	bl	55f2 <flash_area_align>
    46d2:	4605      	mov	r5, r0
    erased_val = flash_area_erased_val(fap);
    46d4:	9803      	ldr	r0, [sp, #12]
    46d6:	f7ff fe9d 	bl	4414 <flash_area_erased_val>
    46da:	4601      	mov	r1, r0
    memset(buf, erased_val, BOOT_MAX_ALIGN);
    46dc:	2208      	movs	r2, #8
    46de:	a801      	add	r0, sp, #4
    46e0:	f001 f989 	bl	59f6 <memset>
    buf[0] = bs->state;
    46e4:	7933      	ldrb	r3, [r6, #4]
    46e6:	f88d 3004 	strb.w	r3, [sp, #4]
    rc = flash_area_write(fap, off, buf, align);
    46ea:	462b      	mov	r3, r5
    46ec:	aa01      	add	r2, sp, #4
    46ee:	4621      	mov	r1, r4
    46f0:	9803      	ldr	r0, [sp, #12]
    46f2:	f000 ff20 	bl	5536 <flash_area_write>
    if (rc != 0) {
    46f6:	4604      	mov	r4, r0
    46f8:	2800      	cmp	r0, #0
    46fa:	d0d8      	beq.n	46ae <boot_write_status+0x14>
        rc = BOOT_EFLASH;
    46fc:	2401      	movs	r4, #1
    46fe:	e7d6      	b.n	46ae <boot_write_status+0x14>

00004700 <boot_erase_region>:
{
    4700:	b508      	push	{r3, lr}
    return flash_area_erase(fap, off, sz);
    4702:	f000 ff48 	bl	5596 <flash_area_erase>
}
    4706:	bd08      	pop	{r3, pc}

00004708 <swap_erase_trailer_sectors>:
#if defined(MCUBOOT_SWAP_USING_SCRATCH) || defined(MCUBOOT_SWAP_USING_MOVE)

int
swap_erase_trailer_sectors(const struct boot_loader_state *state,
                           const struct flash_area *fap)
{
    4708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    470c:	4606      	mov	r6, r0
    470e:	460f      	mov	r7, r1
    int rc;

    BOOT_LOG_DBG("erasing trailer; fa_id=%d", fap->fa_id);

    image_index = BOOT_CURR_IMG(state);
    fa_id_primary = flash_area_id_from_multi_image_slot(image_index,
    4710:	2100      	movs	r1, #0
    4712:	4608      	mov	r0, r1
    4714:	f7ff fe74 	bl	4400 <flash_area_id_from_multi_image_slot>
    4718:	4604      	mov	r4, r0
            BOOT_PRIMARY_SLOT);
    fa_id_secondary = flash_area_id_from_multi_image_slot(image_index,
    471a:	2101      	movs	r1, #1
    471c:	2000      	movs	r0, #0
    471e:	f7ff fe6f 	bl	4400 <flash_area_id_from_multi_image_slot>
            BOOT_SECONDARY_SLOT);

    if (fap->fa_id == fa_id_primary) {
    4722:	783b      	ldrb	r3, [r7, #0]
    4724:	429c      	cmp	r4, r3
    4726:	d023      	beq.n	4770 <swap_erase_trailer_sectors+0x68>
        slot = BOOT_PRIMARY_SLOT;
    } else if (fap->fa_id == fa_id_secondary) {
    4728:	4298      	cmp	r0, r3
    472a:	d123      	bne.n	4774 <swap_erase_trailer_sectors+0x6c>
        slot = BOOT_SECONDARY_SLOT;
    472c:	2301      	movs	r3, #1
    } else {
        return BOOT_EFLASH;
    }

    /* delete starting from last sector and moving to beginning */
    sector = boot_img_num_sectors(state, slot) - 1;
    472e:	4699      	mov	r9, r3
    4730:	222c      	movs	r2, #44	; 0x2c
    4732:	fb02 6303 	mla	r3, r2, r3, r6
    4736:	6a9c      	ldr	r4, [r3, #40]	; 0x28
    4738:	3c01      	subs	r4, #1
    trailer_sz = boot_trailer_sz(BOOT_WRITE_SZ(state));
    473a:	6df0      	ldr	r0, [r6, #92]	; 0x5c
    473c:	f000 f917 	bl	496e <boot_trailer_sz>
    4740:	4680      	mov	r8, r0
    total_sz = 0;
    4742:	2500      	movs	r5, #0
    return BOOT_IMG(state, slot).sectors[sector].fs_size;
    4744:	232c      	movs	r3, #44	; 0x2c
    4746:	fb03 6309 	mla	r3, r3, r9, r6
    474a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    474c:	eb03 02c4 	add.w	r2, r3, r4, lsl #3
    4750:	f8d2 a004 	ldr.w	sl, [r2, #4]
    return BOOT_IMG(state, slot).sectors[sector].fs_off -
    4754:	f853 1034 	ldr.w	r1, [r3, r4, lsl #3]
           BOOT_IMG(state, slot).sectors[0].fs_off;
    4758:	681b      	ldr	r3, [r3, #0]
    do {
        sz = boot_img_sector_size(state, slot, sector);
        off = boot_img_sector_off(state, slot, sector);
        rc = boot_erase_region(fap, off, sz);
    475a:	4652      	mov	r2, sl
    475c:	1ac9      	subs	r1, r1, r3
    475e:	4638      	mov	r0, r7
    4760:	f7ff ffce 	bl	4700 <boot_erase_region>
        assert(rc == 0);

        sector--;
    4764:	3c01      	subs	r4, #1
        total_sz += sz;
    4766:	4455      	add	r5, sl
    } while (total_sz < trailer_sz);
    4768:	45a8      	cmp	r8, r5
    476a:	d8eb      	bhi.n	4744 <swap_erase_trailer_sectors+0x3c>

    return rc;
}
    476c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        slot = BOOT_PRIMARY_SLOT;
    4770:	2300      	movs	r3, #0
    4772:	e7dc      	b.n	472e <swap_erase_trailer_sectors+0x26>
        return BOOT_EFLASH;
    4774:	2001      	movs	r0, #1
    4776:	e7f9      	b.n	476c <swap_erase_trailer_sectors+0x64>

00004778 <swap_status_init>:

int
swap_status_init(const struct boot_loader_state *state,
                 const struct flash_area *fap,
                 const struct boot_status *bs)
{
    4778:	b530      	push	{r4, r5, lr}
    477a:	b083      	sub	sp, #12
    477c:	460c      	mov	r4, r1
    477e:	4615      	mov	r5, r2

    image_index = BOOT_CURR_IMG(state);

    BOOT_LOG_DBG("initializing status; fa_id=%d", fap->fa_id);

    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_SECONDARY(image_index),
    4780:	4669      	mov	r1, sp
    4782:	2006      	movs	r0, #6
    4784:	f000 f972 	bl	4a6c <boot_read_swap_state_by_id>
            &swap_state);
    assert(rc == 0);

    if (bs->swap_type != BOOT_SWAP_TYPE_NONE) {
    4788:	79e9      	ldrb	r1, [r5, #7]
    478a:	2901      	cmp	r1, #1
    478c:	d10d      	bne.n	47aa <swap_status_init+0x32>
        rc = boot_write_swap_info(fap, bs->swap_type, image_index);
        assert(rc == 0);
    }

    if (swap_state.image_ok == BOOT_FLAG_SET) {
    478e:	f89d 3003 	ldrb.w	r3, [sp, #3]
    4792:	2b01      	cmp	r3, #1
    4794:	d00e      	beq.n	47b4 <swap_status_init+0x3c>
        rc = boot_write_image_ok(fap);
        assert(rc == 0);
    }

    rc = boot_write_swap_size(fap, bs->swap_size);
    4796:	68a9      	ldr	r1, [r5, #8]
    4798:	4620      	mov	r0, r4
    479a:	f000 f9b7 	bl	4b0c <boot_write_swap_size>

    rc = boot_write_enc_key(fap, 1, bs);
    assert(rc == 0);
#endif

    rc = boot_write_magic(fap);
    479e:	4620      	mov	r0, r4
    47a0:	f7fc fd38 	bl	1214 <boot_write_magic>
    assert(rc == 0);

    return 0;
}
    47a4:	2000      	movs	r0, #0
    47a6:	b003      	add	sp, #12
    47a8:	bd30      	pop	{r4, r5, pc}
        rc = boot_write_swap_info(fap, bs->swap_type, image_index);
    47aa:	2200      	movs	r2, #0
    47ac:	4620      	mov	r0, r4
    47ae:	f000 f99b 	bl	4ae8 <boot_write_swap_info>
    47b2:	e7ec      	b.n	478e <swap_status_init+0x16>
        rc = boot_write_image_ok(fap);
    47b4:	4620      	mov	r0, r4
    47b6:	f000 f990 	bl	4ada <boot_write_image_ok>
    47ba:	e7ec      	b.n	4796 <swap_status_init+0x1e>

000047bc <swap_read_status>:

int
swap_read_status(struct boot_loader_state *state, struct boot_status *bs)
{
    47bc:	b570      	push	{r4, r5, r6, lr}
    47be:	b082      	sub	sp, #8
    47c0:	4606      	mov	r6, r0
    47c2:	460d      	mov	r5, r1
    uint32_t off;
    uint8_t swap_info;
    int area_id;
    int rc;

    bs->source = swap_status_source(state);
    47c4:	f7fc fb90 	bl	ee8 <swap_status_source>
    47c8:	4604      	mov	r4, r0
    47ca:	60e8      	str	r0, [r5, #12]
    switch (bs->source) {
    47cc:	b360      	cbz	r0, 4828 <swap_read_status+0x6c>
    47ce:	2802      	cmp	r0, #2
    47d0:	d129      	bne.n	4826 <swap_read_status+0x6a>
    default:
        assert(0);
        return BOOT_EBADARGS;
    }

    rc = flash_area_open(area_id, &fap);
    47d2:	a901      	add	r1, sp, #4
    47d4:	2002      	movs	r0, #2
    47d6:	f7fd fa73 	bl	1cc0 <flash_area_open>
    if (rc != 0) {
    47da:	b108      	cbz	r0, 47e0 <swap_read_status+0x24>
        return BOOT_EFLASH;
    47dc:	2401      	movs	r4, #1
    47de:	e023      	b.n	4828 <swap_read_status+0x6c>
    }

    rc = swap_read_status_bytes(fap, state, bs);
    47e0:	462a      	mov	r2, r5
    47e2:	4631      	mov	r1, r6
    47e4:	9801      	ldr	r0, [sp, #4]
    47e6:	f7fc faa5 	bl	d34 <swap_read_status_bytes>
    if (rc == 0) {
    47ea:	4604      	mov	r4, r0
    47ec:	b118      	cbz	r0, 47f6 <swap_read_status+0x3a>

        /* Extract the swap type info */
        bs->swap_type = BOOT_GET_SWAP_TYPE(swap_info);
    }

    flash_area_close(fap);
    47ee:	9801      	ldr	r0, [sp, #4]
    47f0:	f000 fe81 	bl	54f6 <flash_area_close>

    return rc;
    47f4:	e018      	b.n	4828 <swap_read_status+0x6c>
        off = boot_swap_info_off(fap);
    47f6:	9801      	ldr	r0, [sp, #4]
    47f8:	f000 f8d5 	bl	49a6 <boot_swap_info_off>
    47fc:	4601      	mov	r1, r0
        rc = flash_area_read_is_empty(fap, off, &swap_info, sizeof swap_info);
    47fe:	2301      	movs	r3, #1
    4800:	f10d 0203 	add.w	r2, sp, #3
    4804:	9801      	ldr	r0, [sp, #4]
    4806:	f7ff fe07 	bl	4418 <flash_area_read_is_empty>
        if (rc == 1) {
    480a:	2801      	cmp	r0, #1
    480c:	d006      	beq.n	481c <swap_read_status+0x60>
        bs->swap_type = BOOT_GET_SWAP_TYPE(swap_info);
    480e:	f89d 3003 	ldrb.w	r3, [sp, #3]
    4812:	f003 030f 	and.w	r3, r3, #15
    4816:	71eb      	strb	r3, [r5, #7]
    4818:	4604      	mov	r4, r0
    481a:	e7e8      	b.n	47ee <swap_read_status+0x32>
            BOOT_SET_SWAP_INFO(swap_info, 0, BOOT_SWAP_TYPE_NONE);
    481c:	2301      	movs	r3, #1
    481e:	f88d 3003 	strb.w	r3, [sp, #3]
            rc = 0;
    4822:	4620      	mov	r0, r4
    4824:	e7f3      	b.n	480e <swap_read_status+0x52>
        return BOOT_EBADARGS;
    4826:	2407      	movs	r4, #7
}
    4828:	4620      	mov	r0, r4
    482a:	b002      	add	sp, #8
    482c:	bd70      	pop	{r4, r5, r6, pc}

0000482e <swap_set_copy_done>:

int
swap_set_copy_done(uint8_t image_index)
{
    482e:	b510      	push	{r4, lr}
    4830:	b082      	sub	sp, #8
    const struct flash_area *fap;
    int rc;

    rc = flash_area_open(FLASH_AREA_IMAGE_PRIMARY(image_index),
    4832:	a901      	add	r1, sp, #4
    4834:	2002      	movs	r0, #2
    4836:	f7fd fa43 	bl	1cc0 <flash_area_open>
            &fap);
    if (rc != 0) {
    483a:	b118      	cbz	r0, 4844 <swap_set_copy_done+0x16>
        return BOOT_EFLASH;
    483c:	2401      	movs	r4, #1
    }

    rc = boot_write_copy_done(fap);
    flash_area_close(fap);
    return rc;
}
    483e:	4620      	mov	r0, r4
    4840:	b002      	add	sp, #8
    4842:	bd10      	pop	{r4, pc}
    rc = boot_write_copy_done(fap);
    4844:	9801      	ldr	r0, [sp, #4]
    4846:	f000 f941 	bl	4acc <boot_write_copy_done>
    484a:	4604      	mov	r4, r0
    flash_area_close(fap);
    484c:	9801      	ldr	r0, [sp, #4]
    484e:	f000 fe52 	bl	54f6 <flash_area_close>
    return rc;
    4852:	e7f4      	b.n	483e <swap_set_copy_done+0x10>

00004854 <swap_set_image_ok>:

int
swap_set_image_ok(uint8_t image_index)
{
    4854:	b510      	push	{r4, lr}
    4856:	b084      	sub	sp, #16
    const struct flash_area *fap;
    struct boot_swap_state state;
    int rc;

    rc = flash_area_open(FLASH_AREA_IMAGE_PRIMARY(image_index),
    4858:	a903      	add	r1, sp, #12
    485a:	2002      	movs	r0, #2
    485c:	f7fd fa30 	bl	1cc0 <flash_area_open>
            &fap);
    if (rc != 0) {
    4860:	b118      	cbz	r0, 486a <swap_set_image_ok+0x16>
        return BOOT_EFLASH;
    4862:	2401      	movs	r4, #1
    }

out:
    flash_area_close(fap);
    return rc;
}
    4864:	4620      	mov	r0, r4
    4866:	b004      	add	sp, #16
    4868:	bd10      	pop	{r4, pc}
    rc = boot_read_swap_state(fap, &state);
    486a:	a901      	add	r1, sp, #4
    486c:	9803      	ldr	r0, [sp, #12]
    486e:	f000 f89d 	bl	49ac <boot_read_swap_state>
    if (rc != 0) {
    4872:	4604      	mov	r4, r0
    4874:	b960      	cbnz	r0, 4890 <swap_set_image_ok+0x3c>
    if (state.image_ok == BOOT_FLAG_UNSET) {
    4876:	f89d 3007 	ldrb.w	r3, [sp, #7]
    487a:	2b03      	cmp	r3, #3
    487c:	d003      	beq.n	4886 <swap_set_image_ok+0x32>
    flash_area_close(fap);
    487e:	9803      	ldr	r0, [sp, #12]
    4880:	f000 fe39 	bl	54f6 <flash_area_close>
    return rc;
    4884:	e7ee      	b.n	4864 <swap_set_image_ok+0x10>
        rc = boot_write_image_ok(fap);
    4886:	9803      	ldr	r0, [sp, #12]
    4888:	f000 f927 	bl	4ada <boot_write_image_ok>
    488c:	4604      	mov	r4, r0
    488e:	e7f6      	b.n	487e <swap_set_image_ok+0x2a>
        rc = BOOT_EFLASH;
    4890:	2401      	movs	r4, #1
    4892:	e7f4      	b.n	487e <swap_set_image_ok+0x2a>

00004894 <boot_status_internal_off>:
{
    4894:	b430      	push	{r4, r5}
    idx_sz = elem_sz * ((bs->op == BOOT_STATUS_OP_MOVE) ?
    4896:	7943      	ldrb	r3, [r0, #5]
            BOOT_STATUS_MOVE_STATE_COUNT : BOOT_STATUS_SWAP_STATE_COUNT);
    4898:	2b01      	cmp	r3, #1
    489a:	d010      	beq.n	48be <boot_status_internal_off+0x2a>
    489c:	2202      	movs	r2, #2
    idx_sz = elem_sz * ((bs->op == BOOT_STATUS_OP_MOVE) ?
    489e:	fb01 f402 	mul.w	r4, r1, r2
               0 : (BOOT_MAX_IMG_SECTORS * BOOT_STATUS_MOVE_STATE_COUNT * elem_sz)) +
    48a2:	2b01      	cmp	r3, #1
    48a4:	d00d      	beq.n	48c2 <boot_status_internal_off+0x2e>
    48a6:	01cd      	lsls	r5, r1, #7
           (bs->state - BOOT_STATUS_STATE_0) * elem_sz;
    48a8:	7903      	ldrb	r3, [r0, #4]
    48aa:	3b01      	subs	r3, #1
           (bs->idx - BOOT_STATUS_IDX_0) * idx_sz +
    48ac:	6802      	ldr	r2, [r0, #0]
    48ae:	3a01      	subs	r2, #1
    48b0:	fb02 f204 	mul.w	r2, r2, r4
    48b4:	fb01 2103 	mla	r1, r1, r3, r2
}
    48b8:	1948      	adds	r0, r1, r5
    48ba:	bc30      	pop	{r4, r5}
    48bc:	4770      	bx	lr
            BOOT_STATUS_MOVE_STATE_COUNT : BOOT_STATUS_SWAP_STATE_COUNT);
    48be:	2201      	movs	r2, #1
    48c0:	e7ed      	b.n	489e <boot_status_internal_off+0xa>
               0 : (BOOT_MAX_IMG_SECTORS * BOOT_STATUS_MOVE_STATE_COUNT * elem_sz)) +
    48c2:	2500      	movs	r5, #0
    48c4:	e7f0      	b.n	48a8 <boot_status_internal_off+0x14>

000048c6 <boot_flag_decode>:
    if (flag != BOOT_FLAG_SET) {
    48c6:	2801      	cmp	r0, #1
    48c8:	d100      	bne.n	48cc <boot_flag_decode+0x6>
}
    48ca:	4770      	bx	lr
        return BOOT_FLAG_BAD;
    48cc:	2002      	movs	r0, #2
    48ce:	e7fc      	b.n	48ca <boot_flag_decode+0x4>

000048d0 <boot_write_trailer>:
{
    48d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    48d4:	b083      	sub	sp, #12
    48d6:	4606      	mov	r6, r0
    48d8:	4688      	mov	r8, r1
    48da:	4617      	mov	r7, r2
    48dc:	461c      	mov	r4, r3
    align = flash_area_align(fap);
    48de:	f000 fe88 	bl	55f2 <flash_area_align>
    if (inlen > BOOT_MAX_ALIGN || align > BOOT_MAX_ALIGN) {
    48e2:	2c08      	cmp	r4, #8
    48e4:	d820      	bhi.n	4928 <boot_write_trailer+0x58>
    48e6:	4605      	mov	r5, r0
    48e8:	2808      	cmp	r0, #8
    48ea:	d902      	bls.n	48f2 <boot_write_trailer+0x22>
        return -1;
    48ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    48f0:	e01c      	b.n	492c <boot_write_trailer+0x5c>
    erased_val = flash_area_erased_val(fap);
    48f2:	4630      	mov	r0, r6
    48f4:	f7ff fd8e 	bl	4414 <flash_area_erased_val>
    48f8:	4681      	mov	r9, r0
    if (align < inlen) {
    48fa:	42a5      	cmp	r5, r4
    48fc:	d200      	bcs.n	4900 <boot_write_trailer+0x30>
        align = inlen;
    48fe:	4625      	mov	r5, r4
    memcpy(buf, inbuf, inlen);
    4900:	4622      	mov	r2, r4
    4902:	4639      	mov	r1, r7
    4904:	4668      	mov	r0, sp
    4906:	f001 f852 	bl	59ae <memcpy>
    memset(&buf[inlen], erased_val, align - inlen);
    490a:	1b2a      	subs	r2, r5, r4
    490c:	4649      	mov	r1, r9
    490e:	eb0d 0004 	add.w	r0, sp, r4
    4912:	f001 f870 	bl	59f6 <memset>
    rc = flash_area_write(fap, off, buf, align);
    4916:	462b      	mov	r3, r5
    4918:	466a      	mov	r2, sp
    491a:	4641      	mov	r1, r8
    491c:	4630      	mov	r0, r6
    491e:	f000 fe0a 	bl	5536 <flash_area_write>
    if (rc != 0) {
    4922:	b118      	cbz	r0, 492c <boot_write_trailer+0x5c>
        return BOOT_EFLASH;
    4924:	2001      	movs	r0, #1
    4926:	e001      	b.n	492c <boot_write_trailer+0x5c>
        return -1;
    4928:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    492c:	b003      	add	sp, #12
    492e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00004932 <boot_write_trailer_flag>:
{
    4932:	b500      	push	{lr}
    4934:	b083      	sub	sp, #12
    const uint8_t buf[1] = { flag_val };
    4936:	f88d 2004 	strb.w	r2, [sp, #4]
    return boot_write_trailer(fap, off, buf, 1);
    493a:	2301      	movs	r3, #1
    493c:	aa01      	add	r2, sp, #4
    493e:	f7ff ffc7 	bl	48d0 <boot_write_trailer>
}
    4942:	b003      	add	sp, #12
    4944:	f85d fb04 	ldr.w	pc, [sp], #4

00004948 <boot_magic_compatible_check>:
    switch (tbl_val) {
    4948:	2804      	cmp	r0, #4
    494a:	d00a      	beq.n	4962 <boot_magic_compatible_check+0x1a>
    494c:	2805      	cmp	r0, #5
    494e:	d103      	bne.n	4958 <boot_magic_compatible_check+0x10>
        return val != BOOT_MAGIC_GOOD;
    4950:	1e48      	subs	r0, r1, #1
    4952:	bf18      	it	ne
    4954:	2001      	movne	r0, #1
    4956:	4770      	bx	lr
        return tbl_val == val;
    4958:	4288      	cmp	r0, r1
    495a:	bf14      	ite	ne
    495c:	2000      	movne	r0, #0
    495e:	2001      	moveq	r0, #1
    4960:	4770      	bx	lr
    switch (tbl_val) {
    4962:	2001      	movs	r0, #1
}
    4964:	4770      	bx	lr

00004966 <boot_status_sz>:
           BOOT_STATUS_MAX_ENTRIES * BOOT_STATUS_STATE_COUNT * min_write_sz;
    4966:	eb00 0040 	add.w	r0, r0, r0, lsl #1
}
    496a:	01c0      	lsls	r0, r0, #7
    496c:	4770      	bx	lr

0000496e <boot_trailer_sz>:
{
    496e:	b508      	push	{r3, lr}
           boot_status_sz(min_write_sz)           +
    4970:	f7ff fff9 	bl	4966 <boot_status_sz>
}
    4974:	3030      	adds	r0, #48	; 0x30
    4976:	bd08      	pop	{r3, pc}

00004978 <boot_status_entries>:
    if (fap->fa_id == FLASH_AREA_IMAGE_PRIMARY(image_index) ||
    4978:	780b      	ldrb	r3, [r1, #0]
    497a:	2b02      	cmp	r3, #2
    497c:	d007      	beq.n	498e <boot_status_entries+0x16>
    497e:	2b06      	cmp	r3, #6
    4980:	d102      	bne.n	4988 <boot_status_entries+0x10>
        return BOOT_STATUS_STATE_COUNT * BOOT_STATUS_MAX_ENTRIES;
    4982:	f44f 70c0 	mov.w	r0, #384	; 0x180
}
    4986:	4770      	bx	lr
    return -1;
    4988:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    498c:	4770      	bx	lr
        return BOOT_STATUS_STATE_COUNT * BOOT_STATUS_MAX_ENTRIES;
    498e:	f44f 70c0 	mov.w	r0, #384	; 0x180
    4992:	4770      	bx	lr

00004994 <boot_status_off>:
{
    4994:	b510      	push	{r4, lr}
    4996:	4604      	mov	r4, r0
    elem_sz = flash_area_align(fap);
    4998:	f000 fe2b 	bl	55f2 <flash_area_align>
    off_from_end = boot_trailer_sz(elem_sz);
    499c:	f7ff ffe7 	bl	496e <boot_trailer_sz>
    return fap->fa_size - off_from_end;
    49a0:	68a3      	ldr	r3, [r4, #8]
}
    49a2:	1a18      	subs	r0, r3, r0
    49a4:	bd10      	pop	{r4, pc}

000049a6 <boot_swap_info_off>:
    return fap->fa_size - BOOT_MAGIC_SZ;
    49a6:	6880      	ldr	r0, [r0, #8]
}
    49a8:	3828      	subs	r0, #40	; 0x28
    49aa:	4770      	bx	lr

000049ac <boot_read_swap_state>:
{
    49ac:	b530      	push	{r4, r5, lr}
    49ae:	b087      	sub	sp, #28
    49b0:	4605      	mov	r5, r0
    49b2:	460c      	mov	r4, r1
    return fap->fa_size - BOOT_MAGIC_SZ;
    49b4:	6881      	ldr	r1, [r0, #8]
    rc = flash_area_read_is_empty(fap, off, magic, BOOT_MAGIC_SZ);
    49b6:	2310      	movs	r3, #16
    49b8:	aa02      	add	r2, sp, #8
    49ba:	3910      	subs	r1, #16
    49bc:	f7ff fd2c 	bl	4418 <flash_area_read_is_empty>
    if (rc < 0) {
    49c0:	2800      	cmp	r0, #0
    49c2:	db4a      	blt.n	4a5a <boot_read_swap_state+0xae>
    if (rc == 1) {
    49c4:	2801      	cmp	r0, #1
    49c6:	d13c      	bne.n	4a42 <boot_read_swap_state+0x96>
        state->magic = BOOT_MAGIC_UNSET;
    49c8:	2303      	movs	r3, #3
    49ca:	7023      	strb	r3, [r4, #0]
    off = boot_swap_info_off(fap);
    49cc:	4628      	mov	r0, r5
    49ce:	f7ff ffea 	bl	49a6 <boot_swap_info_off>
    49d2:	4601      	mov	r1, r0
    rc = flash_area_read_is_empty(fap, off, &swap_info, sizeof swap_info);
    49d4:	2301      	movs	r3, #1
    49d6:	f10d 0207 	add.w	r2, sp, #7
    49da:	4628      	mov	r0, r5
    49dc:	f7ff fd1c 	bl	4418 <flash_area_read_is_empty>
    if (rc < 0) {
    49e0:	2800      	cmp	r0, #0
    49e2:	db3d      	blt.n	4a60 <boot_read_swap_state+0xb4>
    state->swap_type = BOOT_GET_SWAP_TYPE(swap_info);
    49e4:	f89d 3007 	ldrb.w	r3, [sp, #7]
    49e8:	f003 020f 	and.w	r2, r3, #15
    49ec:	7062      	strb	r2, [r4, #1]
    state->image_num = BOOT_GET_IMAGE_NUM(swap_info);
    49ee:	091b      	lsrs	r3, r3, #4
    49f0:	7123      	strb	r3, [r4, #4]
    if (rc == 1 || state->swap_type > BOOT_SWAP_TYPE_REVERT) {
    49f2:	2801      	cmp	r0, #1
    49f4:	d001      	beq.n	49fa <boot_read_swap_state+0x4e>
    49f6:	2a04      	cmp	r2, #4
    49f8:	d903      	bls.n	4a02 <boot_read_swap_state+0x56>
        state->swap_type = BOOT_SWAP_TYPE_NONE;
    49fa:	2301      	movs	r3, #1
    49fc:	7063      	strb	r3, [r4, #1]
        state->image_num = 0;
    49fe:	2300      	movs	r3, #0
    4a00:	7123      	strb	r3, [r4, #4]
    return fap->fa_size - BOOT_MAGIC_SZ;
    4a02:	68a9      	ldr	r1, [r5, #8]
    rc = flash_area_read_is_empty(fap, off, &state->copy_done,
    4a04:	2301      	movs	r3, #1
    4a06:	1ca2      	adds	r2, r4, #2
    4a08:	3920      	subs	r1, #32
    4a0a:	4628      	mov	r0, r5
    4a0c:	f7ff fd04 	bl	4418 <flash_area_read_is_empty>
    if (rc < 0) {
    4a10:	2800      	cmp	r0, #0
    4a12:	db27      	blt.n	4a64 <boot_read_swap_state+0xb8>
    if (rc == 1) {
    4a14:	2801      	cmp	r0, #1
    4a16:	d019      	beq.n	4a4c <boot_read_swap_state+0xa0>
        state->copy_done = boot_flag_decode(state->copy_done);
    4a18:	78a0      	ldrb	r0, [r4, #2]
    4a1a:	f7ff ff54 	bl	48c6 <boot_flag_decode>
    4a1e:	70a0      	strb	r0, [r4, #2]
    return fap->fa_size - BOOT_MAGIC_SZ;
    4a20:	68a9      	ldr	r1, [r5, #8]
    rc = flash_area_read_is_empty(fap, off, &state->image_ok,
    4a22:	2301      	movs	r3, #1
    4a24:	1ce2      	adds	r2, r4, #3
    4a26:	3918      	subs	r1, #24
    4a28:	4628      	mov	r0, r5
    4a2a:	f7ff fcf5 	bl	4418 <flash_area_read_is_empty>
    if (rc < 0) {
    4a2e:	2800      	cmp	r0, #0
    4a30:	db1a      	blt.n	4a68 <boot_read_swap_state+0xbc>
    if (rc == 1) {
    4a32:	2801      	cmp	r0, #1
    4a34:	d00d      	beq.n	4a52 <boot_read_swap_state+0xa6>
        state->image_ok = boot_flag_decode(state->image_ok);
    4a36:	78e0      	ldrb	r0, [r4, #3]
    4a38:	f7ff ff45 	bl	48c6 <boot_flag_decode>
    4a3c:	70e0      	strb	r0, [r4, #3]
    return 0;
    4a3e:	2000      	movs	r0, #0
    4a40:	e00c      	b.n	4a5c <boot_read_swap_state+0xb0>
        state->magic = boot_magic_decode(magic);
    4a42:	a802      	add	r0, sp, #8
    4a44:	f7fc fba4 	bl	1190 <boot_magic_decode>
    4a48:	7020      	strb	r0, [r4, #0]
    4a4a:	e7bf      	b.n	49cc <boot_read_swap_state+0x20>
        state->copy_done = BOOT_FLAG_UNSET;
    4a4c:	2303      	movs	r3, #3
    4a4e:	70a3      	strb	r3, [r4, #2]
    4a50:	e7e6      	b.n	4a20 <boot_read_swap_state+0x74>
        state->image_ok = BOOT_FLAG_UNSET;
    4a52:	2303      	movs	r3, #3
    4a54:	70e3      	strb	r3, [r4, #3]
    return 0;
    4a56:	2000      	movs	r0, #0
    4a58:	e000      	b.n	4a5c <boot_read_swap_state+0xb0>
        return BOOT_EFLASH;
    4a5a:	2001      	movs	r0, #1
}
    4a5c:	b007      	add	sp, #28
    4a5e:	bd30      	pop	{r4, r5, pc}
        return BOOT_EFLASH;
    4a60:	2001      	movs	r0, #1
    4a62:	e7fb      	b.n	4a5c <boot_read_swap_state+0xb0>
        return BOOT_EFLASH;
    4a64:	2001      	movs	r0, #1
    4a66:	e7f9      	b.n	4a5c <boot_read_swap_state+0xb0>
        return BOOT_EFLASH;
    4a68:	2001      	movs	r0, #1
    4a6a:	e7f7      	b.n	4a5c <boot_read_swap_state+0xb0>

00004a6c <boot_read_swap_state_by_id>:
{
    4a6c:	b510      	push	{r4, lr}
    4a6e:	b082      	sub	sp, #8
    4a70:	460c      	mov	r4, r1
    rc = flash_area_open(flash_area_id, &fap);
    4a72:	a901      	add	r1, sp, #4
    4a74:	b2c0      	uxtb	r0, r0
    4a76:	f7fd f923 	bl	1cc0 <flash_area_open>
    if (rc != 0) {
    4a7a:	b118      	cbz	r0, 4a84 <boot_read_swap_state_by_id+0x18>
        return BOOT_EFLASH;
    4a7c:	2401      	movs	r4, #1
}
    4a7e:	4620      	mov	r0, r4
    4a80:	b002      	add	sp, #8
    4a82:	bd10      	pop	{r4, pc}
    rc = boot_read_swap_state(fap, state);
    4a84:	4621      	mov	r1, r4
    4a86:	9801      	ldr	r0, [sp, #4]
    4a88:	f7ff ff90 	bl	49ac <boot_read_swap_state>
    4a8c:	4604      	mov	r4, r0
    flash_area_close(fap);
    4a8e:	9801      	ldr	r0, [sp, #4]
    4a90:	f000 fd31 	bl	54f6 <flash_area_close>
    return rc;
    4a94:	e7f3      	b.n	4a7e <boot_read_swap_state_by_id+0x12>

00004a96 <boot_read_swap_size>:
{
    4a96:	b530      	push	{r4, r5, lr}
    4a98:	b083      	sub	sp, #12
    4a9a:	460c      	mov	r4, r1
    rc = boot_find_status(image_index, &fap);
    4a9c:	a901      	add	r1, sp, #4
    4a9e:	f7fc fb83 	bl	11a8 <boot_find_status>
    if (rc == 0) {
    4aa2:	4605      	mov	r5, r0
    4aa4:	b110      	cbz	r0, 4aac <boot_read_swap_size+0x16>
}
    4aa6:	4628      	mov	r0, r5
    4aa8:	b003      	add	sp, #12
    4aaa:	bd30      	pop	{r4, r5, pc}
        off = boot_swap_size_off(fap);
    4aac:	9d01      	ldr	r5, [sp, #4]
    return boot_swap_info_off(fap) - BOOT_MAX_ALIGN;
    4aae:	4628      	mov	r0, r5
    4ab0:	f7ff ff79 	bl	49a6 <boot_swap_info_off>
        rc = flash_area_read(fap, off, swap_size, sizeof *swap_size);
    4ab4:	2304      	movs	r3, #4
    4ab6:	4622      	mov	r2, r4
    4ab8:	f1a0 0108 	sub.w	r1, r0, #8
    4abc:	4628      	mov	r0, r5
    4abe:	f000 fd1b 	bl	54f8 <flash_area_read>
    4ac2:	4605      	mov	r5, r0
        flash_area_close(fap);
    4ac4:	9801      	ldr	r0, [sp, #4]
    4ac6:	f000 fd16 	bl	54f6 <flash_area_close>
    return rc;
    4aca:	e7ec      	b.n	4aa6 <boot_read_swap_size+0x10>

00004acc <boot_write_copy_done>:
{
    4acc:	b508      	push	{r3, lr}
    return fap->fa_size - BOOT_MAGIC_SZ;
    4ace:	6881      	ldr	r1, [r0, #8]
    return boot_write_trailer_flag(fap, off, BOOT_FLAG_SET);
    4ad0:	2201      	movs	r2, #1
    4ad2:	3920      	subs	r1, #32
    4ad4:	f7ff ff2d 	bl	4932 <boot_write_trailer_flag>
}
    4ad8:	bd08      	pop	{r3, pc}

00004ada <boot_write_image_ok>:
{
    4ada:	b508      	push	{r3, lr}
    return fap->fa_size - BOOT_MAGIC_SZ;
    4adc:	6881      	ldr	r1, [r0, #8]
    return boot_write_trailer_flag(fap, off, BOOT_FLAG_SET);
    4ade:	2201      	movs	r2, #1
    4ae0:	3918      	subs	r1, #24
    4ae2:	f7ff ff26 	bl	4932 <boot_write_trailer_flag>
}
    4ae6:	bd08      	pop	{r3, pc}

00004ae8 <boot_write_swap_info>:
{
    4ae8:	b510      	push	{r4, lr}
    4aea:	b082      	sub	sp, #8
    4aec:	4604      	mov	r4, r0
    BOOT_SET_SWAP_INFO(swap_info, image_num, swap_type);
    4aee:	ea41 1102 	orr.w	r1, r1, r2, lsl #4
    4af2:	f88d 1007 	strb.w	r1, [sp, #7]
    off = boot_swap_info_off(fap);
    4af6:	f7ff ff56 	bl	49a6 <boot_swap_info_off>
    4afa:	4601      	mov	r1, r0
    return boot_write_trailer(fap, off, (const uint8_t *) &swap_info, 1);
    4afc:	2301      	movs	r3, #1
    4afe:	f10d 0207 	add.w	r2, sp, #7
    4b02:	4620      	mov	r0, r4
    4b04:	f7ff fee4 	bl	48d0 <boot_write_trailer>
}
    4b08:	b002      	add	sp, #8
    4b0a:	bd10      	pop	{r4, pc}

00004b0c <boot_write_swap_size>:
{
    4b0c:	b510      	push	{r4, lr}
    4b0e:	b082      	sub	sp, #8
    4b10:	4604      	mov	r4, r0
    4b12:	9101      	str	r1, [sp, #4]
    return boot_swap_info_off(fap) - BOOT_MAX_ALIGN;
    4b14:	f7ff ff47 	bl	49a6 <boot_swap_info_off>
    return boot_write_trailer(fap, off, (const uint8_t *) &swap_size, 4);
    4b18:	2304      	movs	r3, #4
    4b1a:	eb0d 0203 	add.w	r2, sp, r3
    4b1e:	f1a0 0108 	sub.w	r1, r0, #8
    4b22:	4620      	mov	r0, r4
    4b24:	f7ff fed4 	bl	48d0 <boot_write_trailer>
}
    4b28:	b002      	add	sp, #8
    4b2a:	bd10      	pop	{r4, pc}

00004b2c <bootutil_img_hash>:
{
    4b2c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    4b30:	b09d      	sub	sp, #116	; 0x74
    4b32:	4615      	mov	r5, r2
    4b34:	4699      	mov	r9, r3
    4b36:	9f24      	ldr	r7, [sp, #144]	; 0x90
    4b38:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
    4b3c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    mbedtls_sha256_init(ctx);
    4b3e:	a801      	add	r0, sp, #4
    4b40:	f002 fe5a 	bl	77f8 <mbedtls_sha256_init>
    (void)mbedtls_sha256_starts_ret(ctx, 0);
    4b44:	2100      	movs	r1, #0
    4b46:	a801      	add	r0, sp, #4
    4b48:	f7fe fdb6 	bl	36b8 <mbedtls_sha256_starts_ret>
    if (seed && (seed_len > 0)) {
    4b4c:	b114      	cbz	r4, 4b54 <bootutil_img_hash+0x28>
    4b4e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
    4b50:	2b00      	cmp	r3, #0
    4b52:	dc06      	bgt.n	4b62 <bootutil_img_hash+0x36>
    size = hdr_size = hdr->ih_hdr_size;
    4b54:	892b      	ldrh	r3, [r5, #8]
    size += hdr->ih_img_size;
    4b56:	68ee      	ldr	r6, [r5, #12]
    4b58:	4433      	add	r3, r6
    size += hdr->ih_protect_tlv_size;
    4b5a:	896e      	ldrh	r6, [r5, #10]
    4b5c:	441e      	add	r6, r3
    for (off = 0; off < size; off += blk_sz) {
    4b5e:	2500      	movs	r5, #0
    4b60:	e013      	b.n	4b8a <bootutil_img_hash+0x5e>
    (void)mbedtls_sha256_update_ret(ctx, data, data_len);
    4b62:	461a      	mov	r2, r3
    4b64:	4621      	mov	r1, r4
    4b66:	a801      	add	r0, sp, #4
    4b68:	f002 fe4c 	bl	7804 <mbedtls_sha256_update_ret>
}
    4b6c:	e7f2      	b.n	4b54 <bootutil_img_hash+0x28>
        rc = flash_area_read(fap, off, tmp_buf, blk_sz);
    4b6e:	4623      	mov	r3, r4
    4b70:	463a      	mov	r2, r7
    4b72:	4629      	mov	r1, r5
    4b74:	4648      	mov	r0, r9
    4b76:	f000 fcbf 	bl	54f8 <flash_area_read>
        if (rc) {
    4b7a:	4603      	mov	r3, r0
    4b7c:	b988      	cbnz	r0, 4ba2 <bootutil_img_hash+0x76>
    (void)mbedtls_sha256_update_ret(ctx, data, data_len);
    4b7e:	4622      	mov	r2, r4
    4b80:	4639      	mov	r1, r7
    4b82:	a801      	add	r0, sp, #4
    4b84:	f002 fe3e 	bl	7804 <mbedtls_sha256_update_ret>
    for (off = 0; off < size; off += blk_sz) {
    4b88:	4425      	add	r5, r4
    4b8a:	42b5      	cmp	r5, r6
    4b8c:	d204      	bcs.n	4b98 <bootutil_img_hash+0x6c>
        blk_sz = size - off;
    4b8e:	1b74      	subs	r4, r6, r5
        if (blk_sz > tmp_buf_sz) {
    4b90:	4544      	cmp	r4, r8
    4b92:	d9ec      	bls.n	4b6e <bootutil_img_hash+0x42>
            blk_sz = tmp_buf_sz;
    4b94:	4644      	mov	r4, r8
    4b96:	e7ea      	b.n	4b6e <bootutil_img_hash+0x42>
    (void)mbedtls_sha256_finish_ret(ctx, output);
    4b98:	9926      	ldr	r1, [sp, #152]	; 0x98
    4b9a:	a801      	add	r0, sp, #4
    4b9c:	f002 fe75 	bl	788a <mbedtls_sha256_finish_ret>
    return 0;
    4ba0:	2300      	movs	r3, #0
}
    4ba2:	4618      	mov	r0, r3
    4ba4:	b01d      	add	sp, #116	; 0x74
    4ba6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00004baa <bootutil_parse_rsakey>:
{
    4baa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4bae:	b084      	sub	sp, #16
    4bb0:	4604      	mov	r4, r0
    4bb2:	460e      	mov	r6, r1
    4bb4:	4615      	mov	r5, r2
    if ((rc = mbedtls_asn1_get_tag(p, end, &len,
    4bb6:	2330      	movs	r3, #48	; 0x30
    4bb8:	aa03      	add	r2, sp, #12
    4bba:	4629      	mov	r1, r5
    4bbc:	4630      	mov	r0, r6
    4bbe:	f001 facb 	bl	6158 <mbedtls_asn1_get_tag>
    4bc2:	bba8      	cbnz	r0, 4c30 <bootutil_parse_rsakey+0x86>
    if (*p + len != end) {
    4bc4:	6833      	ldr	r3, [r6, #0]
    4bc6:	9a03      	ldr	r2, [sp, #12]
    4bc8:	4413      	add	r3, r2
    4bca:	42ab      	cmp	r3, r5
    4bcc:	d133      	bne.n	4c36 <bootutil_parse_rsakey+0x8c>
    if ((rc = mbedtls_asn1_get_mpi(p, end, &ctx->N)) != 0 ||
    4bce:	f104 0708 	add.w	r7, r4, #8
    4bd2:	463a      	mov	r2, r7
    4bd4:	4629      	mov	r1, r5
    4bd6:	4630      	mov	r0, r6
    4bd8:	f001 fad1 	bl	617e <mbedtls_asn1_get_mpi>
    4bdc:	bb28      	cbnz	r0, 4c2a <bootutil_parse_rsakey+0x80>
      (rc = mbedtls_asn1_get_mpi(p, end, &ctx->E)) != 0) {
    4bde:	f104 0814 	add.w	r8, r4, #20
    4be2:	4642      	mov	r2, r8
    4be4:	4629      	mov	r1, r5
    4be6:	4630      	mov	r0, r6
    4be8:	f001 fac9 	bl	617e <mbedtls_asn1_get_mpi>
    if ((rc = mbedtls_asn1_get_mpi(p, end, &ctx->N)) != 0 ||
    4bec:	b9e8      	cbnz	r0, 4c2a <bootutil_parse_rsakey+0x80>
    ctx->len = mbedtls_mpi_size(&ctx->N);
    4bee:	4638      	mov	r0, r7
    4bf0:	f001 fdcf 	bl	6792 <mbedtls_mpi_size>
    4bf4:	6060      	str	r0, [r4, #4]
    if (*p != end) {
    4bf6:	6833      	ldr	r3, [r6, #0]
    4bf8:	42ab      	cmp	r3, r5
    4bfa:	d11f      	bne.n	4c3c <bootutil_parse_rsakey+0x92>
    rc = mbedtls_rsa_import(ctx, &ctx->N, NULL, NULL, NULL, &ctx->E);
    4bfc:	f8cd 8004 	str.w	r8, [sp, #4]
    4c00:	2200      	movs	r2, #0
    4c02:	9200      	str	r2, [sp, #0]
    4c04:	4613      	mov	r3, r2
    4c06:	4639      	mov	r1, r7
    4c08:	4620      	mov	r0, r4
    4c0a:	f002 fd70 	bl	76ee <mbedtls_rsa_import>
    if (rc != 0) {
    4c0e:	b9c0      	cbnz	r0, 4c42 <bootutil_parse_rsakey+0x98>
    rc = mbedtls_rsa_check_pubkey(ctx);
    4c10:	4620      	mov	r0, r4
    4c12:	f7fe fce5 	bl	35e0 <mbedtls_rsa_check_pubkey>
    if (rc != 0) {
    4c16:	4605      	mov	r5, r0
    4c18:	b9b0      	cbnz	r0, 4c48 <bootutil_parse_rsakey+0x9e>
    ctx->len = mbedtls_mpi_size(&ctx->N);
    4c1a:	4638      	mov	r0, r7
    4c1c:	f001 fdb9 	bl	6792 <mbedtls_mpi_size>
    4c20:	6060      	str	r0, [r4, #4]
}
    4c22:	4628      	mov	r0, r5
    4c24:	b004      	add	sp, #16
    4c26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return -3;
    4c2a:	f06f 0502 	mvn.w	r5, #2
    4c2e:	e7f8      	b.n	4c22 <bootutil_parse_rsakey+0x78>
        return -1;
    4c30:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
    4c34:	e7f5      	b.n	4c22 <bootutil_parse_rsakey+0x78>
        return -2;
    4c36:	f06f 0501 	mvn.w	r5, #1
    4c3a:	e7f2      	b.n	4c22 <bootutil_parse_rsakey+0x78>
        return -4;
    4c3c:	f06f 0503 	mvn.w	r5, #3
    4c40:	e7ef      	b.n	4c22 <bootutil_parse_rsakey+0x78>
        return -5;
    4c42:	f06f 0504 	mvn.w	r5, #4
    4c46:	e7ec      	b.n	4c22 <bootutil_parse_rsakey+0x78>
        return -6;
    4c48:	f06f 0505 	mvn.w	r5, #5
    4c4c:	e7e9      	b.n	4c22 <bootutil_parse_rsakey+0x78>

00004c4e <pss_mgf1>:
{
    4c4e:	b5f0      	push	{r4, r5, r6, r7, lr}
    4c50:	b0a5      	sub	sp, #148	; 0x94
    4c52:	4606      	mov	r6, r0
    4c54:	460f      	mov	r7, r1
    uint8_t counter[4] = { 0, 0, 0, 0 };
    4c56:	2300      	movs	r3, #0
    4c58:	9308      	str	r3, [sp, #32]
    int count = PSS_MASK_LEN;
    4c5a:	24df      	movs	r4, #223	; 0xdf
    while (count > 0) {
    4c5c:	e007      	b.n	4c6e <pss_mgf1+0x20>
            bytes = count;
    4c5e:	4625      	mov	r5, r4
        memcpy(mask, htmp, bytes);
    4c60:	462a      	mov	r2, r5
    4c62:	4669      	mov	r1, sp
    4c64:	4630      	mov	r0, r6
    4c66:	f000 fea2 	bl	59ae <memcpy>
        mask += bytes;
    4c6a:	442e      	add	r6, r5
        count -= bytes;
    4c6c:	1b64      	subs	r4, r4, r5
    while (count > 0) {
    4c6e:	2c00      	cmp	r4, #0
    4c70:	dd1d      	ble.n	4cae <pss_mgf1+0x60>
    mbedtls_sha256_init(ctx);
    4c72:	a809      	add	r0, sp, #36	; 0x24
    4c74:	f002 fdc0 	bl	77f8 <mbedtls_sha256_init>
    (void)mbedtls_sha256_starts_ret(ctx, 0);
    4c78:	2100      	movs	r1, #0
    4c7a:	a809      	add	r0, sp, #36	; 0x24
    4c7c:	f7fe fd1c 	bl	36b8 <mbedtls_sha256_starts_ret>
    (void)mbedtls_sha256_update_ret(ctx, data, data_len);
    4c80:	2220      	movs	r2, #32
    4c82:	4639      	mov	r1, r7
    4c84:	a809      	add	r0, sp, #36	; 0x24
    4c86:	f002 fdbd 	bl	7804 <mbedtls_sha256_update_ret>
    4c8a:	2204      	movs	r2, #4
    4c8c:	a908      	add	r1, sp, #32
    4c8e:	a809      	add	r0, sp, #36	; 0x24
    4c90:	f002 fdb8 	bl	7804 <mbedtls_sha256_update_ret>
    (void)mbedtls_sha256_finish_ret(ctx, output);
    4c94:	4669      	mov	r1, sp
    4c96:	a809      	add	r0, sp, #36	; 0x24
    4c98:	f002 fdf7 	bl	788a <mbedtls_sha256_finish_ret>
        counter[3]++;
    4c9c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
    4ca0:	3301      	adds	r3, #1
    4ca2:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
        if (bytes > count)
    4ca6:	2c1f      	cmp	r4, #31
    4ca8:	ddd9      	ble.n	4c5e <pss_mgf1+0x10>
        bytes = PSS_HLEN;
    4caa:	2520      	movs	r5, #32
    4cac:	e7d8      	b.n	4c60 <pss_mgf1+0x12>
}
    4cae:	b025      	add	sp, #148	; 0x94
    4cb0:	bdf0      	pop	{r4, r5, r6, r7, pc}

00004cb2 <bootutil_tlv_iter_begin>:
 *          -1 on errors
 */
int
bootutil_tlv_iter_begin(struct image_tlv_iter *it, const struct image_header *hdr,
                        const struct flash_area *fap, uint16_t type, bool prot)
{
    4cb2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    4cb6:	b083      	sub	sp, #12
    uint32_t off_;
    struct image_tlv_info info;

    if (it == NULL || hdr == NULL || fap == NULL) {
    4cb8:	2800      	cmp	r0, #0
    4cba:	d04a      	beq.n	4d52 <bootutil_tlv_iter_begin+0xa0>
    4cbc:	460c      	mov	r4, r1
    4cbe:	4617      	mov	r7, r2
    4cc0:	4699      	mov	r9, r3
    4cc2:	4606      	mov	r6, r0
    4cc4:	2900      	cmp	r1, #0
    4cc6:	d047      	beq.n	4d58 <bootutil_tlv_iter_begin+0xa6>
    4cc8:	2a00      	cmp	r2, #0
    4cca:	d048      	beq.n	4d5e <bootutil_tlv_iter_begin+0xac>
        return -1;
    }

    off_ = BOOT_TLV_OFF(hdr);
    4ccc:	890d      	ldrh	r5, [r1, #8]
    4cce:	68cb      	ldr	r3, [r1, #12]
    4cd0:	441d      	add	r5, r3
    if (flash_area_read(fap, off_, &info, sizeof(info))) {
    4cd2:	2304      	movs	r3, #4
    4cd4:	eb0d 0203 	add.w	r2, sp, r3
    4cd8:	4629      	mov	r1, r5
    4cda:	4638      	mov	r0, r7
    4cdc:	f000 fc0c 	bl	54f8 <flash_area_read>
    4ce0:	4680      	mov	r8, r0
    4ce2:	2800      	cmp	r0, #0
    4ce4:	d13e      	bne.n	4d64 <bootutil_tlv_iter_begin+0xb2>
        return -1;
    }

    if (info.it_magic == IMAGE_TLV_PROT_INFO_MAGIC) {
    4ce6:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    4cea:	f646 1308 	movw	r3, #26888	; 0x6908
    4cee:	429a      	cmp	r2, r3
    4cf0:	d01e      	beq.n	4d30 <bootutil_tlv_iter_begin+0x7e>
        }

        if (flash_area_read(fap, off_ + info.it_tlv_tot, &info, sizeof(info))) {
            return -1;
        }
    } else if (hdr->ih_protect_tlv_size != 0) {
    4cf2:	8963      	ldrh	r3, [r4, #10]
    4cf4:	2b00      	cmp	r3, #0
    4cf6:	d13b      	bne.n	4d70 <bootutil_tlv_iter_begin+0xbe>
        return -1;
    }

    if (info.it_magic != IMAGE_TLV_INFO_MAGIC) {
    4cf8:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    4cfc:	f646 1307 	movw	r3, #26887	; 0x6907
    4d00:	429a      	cmp	r2, r3
    4d02:	d138      	bne.n	4d76 <bootutil_tlv_iter_begin+0xc4>
        return -1;
    }

    it->hdr = hdr;
    4d04:	6034      	str	r4, [r6, #0]
    it->fap = fap;
    4d06:	6077      	str	r7, [r6, #4]
    it->type = type;
    4d08:	f8a6 9008 	strh.w	r9, [r6, #8]
    it->prot = prot;
    4d0c:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
    4d10:	72b3      	strb	r3, [r6, #10]
    it->prot_end = off_ + it->hdr->ih_protect_tlv_size;
    4d12:	8963      	ldrh	r3, [r4, #10]
    4d14:	442b      	add	r3, r5
    4d16:	60f3      	str	r3, [r6, #12]
    it->tlv_end = off_ + it->hdr->ih_protect_tlv_size + info.it_tlv_tot;
    4d18:	8963      	ldrh	r3, [r4, #10]
    4d1a:	442b      	add	r3, r5
    4d1c:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    4d20:	4413      	add	r3, r2
    4d22:	6173      	str	r3, [r6, #20]
    // position on first TLV
    it->tlv_off = off_ + sizeof(info);
    4d24:	3504      	adds	r5, #4
    4d26:	6135      	str	r5, [r6, #16]
    return 0;
}
    4d28:	4640      	mov	r0, r8
    4d2a:	b003      	add	sp, #12
    4d2c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        if (hdr->ih_protect_tlv_size != info.it_tlv_tot) {
    4d30:	8963      	ldrh	r3, [r4, #10]
    4d32:	f8bd 1006 	ldrh.w	r1, [sp, #6]
    4d36:	428b      	cmp	r3, r1
    4d38:	d117      	bne.n	4d6a <bootutil_tlv_iter_begin+0xb8>
        if (flash_area_read(fap, off_ + info.it_tlv_tot, &info, sizeof(info))) {
    4d3a:	2304      	movs	r3, #4
    4d3c:	eb0d 0203 	add.w	r2, sp, r3
    4d40:	4429      	add	r1, r5
    4d42:	4638      	mov	r0, r7
    4d44:	f000 fbd8 	bl	54f8 <flash_area_read>
    4d48:	2800      	cmp	r0, #0
    4d4a:	d0d5      	beq.n	4cf8 <bootutil_tlv_iter_begin+0x46>
            return -1;
    4d4c:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    4d50:	e7ea      	b.n	4d28 <bootutil_tlv_iter_begin+0x76>
        return -1;
    4d52:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    4d56:	e7e7      	b.n	4d28 <bootutil_tlv_iter_begin+0x76>
    4d58:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    4d5c:	e7e4      	b.n	4d28 <bootutil_tlv_iter_begin+0x76>
    4d5e:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    4d62:	e7e1      	b.n	4d28 <bootutil_tlv_iter_begin+0x76>
        return -1;
    4d64:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    4d68:	e7de      	b.n	4d28 <bootutil_tlv_iter_begin+0x76>
            return -1;
    4d6a:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    4d6e:	e7db      	b.n	4d28 <bootutil_tlv_iter_begin+0x76>
        return -1;
    4d70:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    4d74:	e7d8      	b.n	4d28 <bootutil_tlv_iter_begin+0x76>
        return -1;
    4d76:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    4d7a:	e7d5      	b.n	4d28 <bootutil_tlv_iter_begin+0x76>

00004d7c <bootutil_tlv_iter_next>:
                       uint16_t *type)
{
    struct image_tlv tlv;
    int rc;

    if (it == NULL || it->hdr == NULL || it->fap == NULL) {
    4d7c:	2800      	cmp	r0, #0
    4d7e:	d04d      	beq.n	4e1c <bootutil_tlv_iter_next+0xa0>
{
    4d80:	b5f0      	push	{r4, r5, r6, r7, lr}
    4d82:	b083      	sub	sp, #12
    4d84:	460f      	mov	r7, r1
    4d86:	4616      	mov	r6, r2
    4d88:	461d      	mov	r5, r3
    4d8a:	4604      	mov	r4, r0
    if (it == NULL || it->hdr == NULL || it->fap == NULL) {
    4d8c:	6803      	ldr	r3, [r0, #0]
    4d8e:	2b00      	cmp	r3, #0
    4d90:	d048      	beq.n	4e24 <bootutil_tlv_iter_next+0xa8>
    4d92:	6843      	ldr	r3, [r0, #4]
    4d94:	bb0b      	cbnz	r3, 4dda <bootutil_tlv_iter_next+0x5e>
        return -1;
    4d96:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    4d9a:	e03a      	b.n	4e12 <bootutil_tlv_iter_next+0x96>
    while (it->tlv_off < it->tlv_end) {
        if (it->hdr->ih_protect_tlv_size > 0 && it->tlv_off == it->prot_end) {
            it->tlv_off += sizeof(struct image_tlv_info);
        }

        rc = flash_area_read(it->fap, it->tlv_off, &tlv, sizeof tlv);
    4d9c:	2304      	movs	r3, #4
    4d9e:	eb0d 0203 	add.w	r2, sp, r3
    4da2:	6921      	ldr	r1, [r4, #16]
    4da4:	6860      	ldr	r0, [r4, #4]
    4da6:	f000 fba7 	bl	54f8 <flash_area_read>
        if (rc) {
    4daa:	4601      	mov	r1, r0
    4dac:	2800      	cmp	r0, #0
    4dae:	d13c      	bne.n	4e2a <bootutil_tlv_iter_next+0xae>
            return -1;
        }

        /* No more TLVs in the protected area */
        if (it->prot && it->tlv_off >= it->prot_end) {
    4db0:	7aa3      	ldrb	r3, [r4, #10]
    4db2:	b11b      	cbz	r3, 4dbc <bootutil_tlv_iter_next+0x40>
    4db4:	6922      	ldr	r2, [r4, #16]
    4db6:	68e3      	ldr	r3, [r4, #12]
    4db8:	429a      	cmp	r2, r3
    4dba:	d239      	bcs.n	4e30 <bootutil_tlv_iter_next+0xb4>
            return 1;
        }

        if (it->type == IMAGE_TLV_ANY || tlv.it_type == it->type) {
    4dbc:	8923      	ldrh	r3, [r4, #8]
    4dbe:	f64f 72ff 	movw	r2, #65535	; 0xffff
    4dc2:	4293      	cmp	r3, r2
    4dc4:	d017      	beq.n	4df6 <bootutil_tlv_iter_next+0x7a>
    4dc6:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    4dca:	4293      	cmp	r3, r2
    4dcc:	d013      	beq.n	4df6 <bootutil_tlv_iter_next+0x7a>
            *len = tlv.it_len;
            it->tlv_off += sizeof(tlv) + tlv.it_len;
            return 0;
        }

        it->tlv_off += sizeof(tlv) + tlv.it_len;
    4dce:	f8bd 0006 	ldrh.w	r0, [sp, #6]
    4dd2:	6923      	ldr	r3, [r4, #16]
    4dd4:	4418      	add	r0, r3
    4dd6:	3004      	adds	r0, #4
    4dd8:	6120      	str	r0, [r4, #16]
    while (it->tlv_off < it->tlv_end) {
    4dda:	6920      	ldr	r0, [r4, #16]
    4ddc:	6963      	ldr	r3, [r4, #20]
    4dde:	4298      	cmp	r0, r3
    4de0:	d21a      	bcs.n	4e18 <bootutil_tlv_iter_next+0x9c>
        if (it->hdr->ih_protect_tlv_size > 0 && it->tlv_off == it->prot_end) {
    4de2:	6823      	ldr	r3, [r4, #0]
    4de4:	895b      	ldrh	r3, [r3, #10]
    4de6:	2b00      	cmp	r3, #0
    4de8:	d0d8      	beq.n	4d9c <bootutil_tlv_iter_next+0x20>
    4dea:	68e3      	ldr	r3, [r4, #12]
    4dec:	4283      	cmp	r3, r0
    4dee:	d1d5      	bne.n	4d9c <bootutil_tlv_iter_next+0x20>
            it->tlv_off += sizeof(struct image_tlv_info);
    4df0:	3004      	adds	r0, #4
    4df2:	6120      	str	r0, [r4, #16]
    4df4:	e7d2      	b.n	4d9c <bootutil_tlv_iter_next+0x20>
            if (type != NULL) {
    4df6:	b115      	cbz	r5, 4dfe <bootutil_tlv_iter_next+0x82>
                *type = tlv.it_type;
    4df8:	f8bd 3004 	ldrh.w	r3, [sp, #4]
    4dfc:	802b      	strh	r3, [r5, #0]
            *off = it->tlv_off + sizeof(tlv);
    4dfe:	6923      	ldr	r3, [r4, #16]
    4e00:	3304      	adds	r3, #4
    4e02:	603b      	str	r3, [r7, #0]
            *len = tlv.it_len;
    4e04:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    4e08:	8033      	strh	r3, [r6, #0]
            it->tlv_off += sizeof(tlv) + tlv.it_len;
    4e0a:	6922      	ldr	r2, [r4, #16]
    4e0c:	4413      	add	r3, r2
    4e0e:	3304      	adds	r3, #4
    4e10:	6123      	str	r3, [r4, #16]
    }

    return 1;
}
    4e12:	4608      	mov	r0, r1
    4e14:	b003      	add	sp, #12
    4e16:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return 1;
    4e18:	2101      	movs	r1, #1
    4e1a:	e7fa      	b.n	4e12 <bootutil_tlv_iter_next+0x96>
        return -1;
    4e1c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
}
    4e20:	4608      	mov	r0, r1
    4e22:	4770      	bx	lr
        return -1;
    4e24:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    4e28:	e7f3      	b.n	4e12 <bootutil_tlv_iter_next+0x96>
            return -1;
    4e2a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    4e2e:	e7f0      	b.n	4e12 <bootutil_tlv_iter_next+0x96>
            return 1;
    4e30:	2101      	movs	r1, #1
    4e32:	e7ee      	b.n	4e12 <bootutil_tlv_iter_next+0x96>

00004e34 <block_ptr>:
#define LVL_ARRAY_SZ(n) (n)
#endif

static void *block_ptr(struct sys_mem_pool_base *p, size_t lsz, int block)
{
	return (u8_t *)p->buf + lsz * block;
    4e34:	6800      	ldr	r0, [r0, #0]
}
    4e36:	fb01 0002 	mla	r0, r1, r2, r0
    4e3a:	4770      	bx	lr

00004e3c <z_sys_mem_pool_base_init>:

	return (*word >> (4*(bit / 4))) & 0xf;
}

void z_sys_mem_pool_base_init(struct sys_mem_pool_base *p)
{
    4e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4e3e:	4604      	mov	r4, r0
	int i;
	size_t buflen = p->n_max * p->max_sz, sz = p->max_sz;
    4e40:	8907      	ldrh	r7, [r0, #8]
    4e42:	6840      	ldr	r0, [r0, #4]
    4e44:	fb00 f707 	mul.w	r7, r0, r7
	u32_t *bits = (u32_t *)((u8_t *)p->buf + buflen);
    4e48:	6826      	ldr	r6, [r4, #0]
    4e4a:	443e      	add	r6, r7

	p->max_inline_level = -1;
    4e4c:	23ff      	movs	r3, #255	; 0xff
    4e4e:	72e3      	strb	r3, [r4, #11]

	for (i = 0; i < p->n_levels; i++) {
    4e50:	2200      	movs	r2, #0
    4e52:	e00b      	b.n	4e6c <z_sys_mem_pool_base_init+0x30>
		sys_dlist_init(&p->levels[i].free_list);

		if (nblocks <= sizeof(p->levels[i].bits)*8) {
			p->max_inline_level = i;
		} else {
			p->levels[i].bits_p = bits;
    4e54:	68e3      	ldr	r3, [r4, #12]
    4e56:	f843 600c 	str.w	r6, [r3, ip]
			bits += (nblocks + 31)/32;
    4e5a:	311f      	adds	r1, #31
    4e5c:	d419      	bmi.n	4e92 <z_sys_mem_pool_base_init+0x56>
    4e5e:	1149      	asrs	r1, r1, #5
    4e60:	eb06 0681 	add.w	r6, r6, r1, lsl #2
		}

		sz = WB_DN(sz / 4);
    4e64:	0880      	lsrs	r0, r0, #2
    4e66:	f020 0003 	bic.w	r0, r0, #3
	for (i = 0; i < p->n_levels; i++) {
    4e6a:	3201      	adds	r2, #1
    4e6c:	7aa3      	ldrb	r3, [r4, #10]
    4e6e:	4293      	cmp	r3, r2
    4e70:	dd11      	ble.n	4e96 <z_sys_mem_pool_base_init+0x5a>
		int nblocks = buflen / sz;
    4e72:	fbb7 f1f0 	udiv	r1, r7, r0
		sys_dlist_init(&p->levels[i].free_list);
    4e76:	68e3      	ldr	r3, [r4, #12]
    4e78:	eb02 0542 	add.w	r5, r2, r2, lsl #1
    4e7c:	ea4f 0c85 	mov.w	ip, r5, lsl #2
    4e80:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    4e84:	1d1d      	adds	r5, r3, #4
	list->head = (sys_dnode_t *)list;
    4e86:	605d      	str	r5, [r3, #4]
	list->tail = (sys_dnode_t *)list;
    4e88:	609d      	str	r5, [r3, #8]
		if (nblocks <= sizeof(p->levels[i].bits)*8) {
    4e8a:	2920      	cmp	r1, #32
    4e8c:	d8e2      	bhi.n	4e54 <z_sys_mem_pool_base_init+0x18>
			p->max_inline_level = i;
    4e8e:	72e2      	strb	r2, [r4, #11]
    4e90:	e7e8      	b.n	4e64 <z_sys_mem_pool_base_init+0x28>
			bits += (nblocks + 31)/32;
    4e92:	311f      	adds	r1, #31
    4e94:	e7e3      	b.n	4e5e <z_sys_mem_pool_base_init+0x22>
	}

	for (i = 0; i < p->n_max; i++) {
    4e96:	2500      	movs	r5, #0
    4e98:	e00c      	b.n	4eb4 <z_sys_mem_pool_base_init+0x78>
		void *block = block_ptr(p, p->max_sz, i);
    4e9a:	462a      	mov	r2, r5
    4e9c:	6861      	ldr	r1, [r4, #4]
    4e9e:	4620      	mov	r0, r4
    4ea0:	f7ff ffc8 	bl	4e34 <block_ptr>

		sys_dlist_append(&p->levels[0].free_list, block);
    4ea4:	68e3      	ldr	r3, [r4, #12]
    4ea6:	1d1a      	adds	r2, r3, #4
	node->next = list;
    4ea8:	6002      	str	r2, [r0, #0]
	node->prev = list->tail;
    4eaa:	689a      	ldr	r2, [r3, #8]
    4eac:	6042      	str	r2, [r0, #4]
	list->tail->next = node;
    4eae:	6010      	str	r0, [r2, #0]
	list->tail = node;
    4eb0:	6098      	str	r0, [r3, #8]
	for (i = 0; i < p->n_max; i++) {
    4eb2:	3501      	adds	r5, #1
    4eb4:	8923      	ldrh	r3, [r4, #8]
    4eb6:	42ab      	cmp	r3, r5
    4eb8:	dcef      	bgt.n	4e9a <z_sys_mem_pool_base_init+0x5e>
	}
}
    4eba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00004ebc <arch_printk_char_out>:
}
    4ebc:	2000      	movs	r0, #0
    4ebe:	4770      	bx	lr

00004ec0 <print_err>:
{
    4ec0:	b538      	push	{r3, r4, r5, lr}
    4ec2:	4604      	mov	r4, r0
    4ec4:	460d      	mov	r5, r1
	out('E', ctx);
    4ec6:	2045      	movs	r0, #69	; 0x45
    4ec8:	47a0      	blx	r4
	out('R', ctx);
    4eca:	4629      	mov	r1, r5
    4ecc:	2052      	movs	r0, #82	; 0x52
    4ece:	47a0      	blx	r4
	out('R', ctx);
    4ed0:	4629      	mov	r1, r5
    4ed2:	2052      	movs	r0, #82	; 0x52
    4ed4:	47a0      	blx	r4
}
    4ed6:	bd38      	pop	{r3, r4, r5, pc}

00004ed8 <_printk_hex_ulong>:
{
    4ed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4edc:	b083      	sub	sp, #12
    4ede:	4681      	mov	r9, r0
    4ee0:	468a      	mov	sl, r1
    4ee2:	4690      	mov	r8, r2
    4ee4:	461d      	mov	r5, r3
    4ee6:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
    4eea:	9301      	str	r3, [sp, #4]
	int digits = 0;
    4eec:	2600      	movs	r6, #0
	int remaining = 16; /* 16 digits max */
    4eee:	f04f 0b10 	mov.w	fp, #16
	int found_largest_digit = 0;
    4ef2:	4637      	mov	r7, r6
	int shift = sizeof(num) * 8;
    4ef4:	2440      	movs	r4, #64	; 0x40
	while (shift >= 4) {
    4ef6:	e007      	b.n	4f08 <_printk_hex_ulong+0x30>
			nibble += nibble > 9 ? 87 : 48;
    4ef8:	2809      	cmp	r0, #9
    4efa:	d92a      	bls.n	4f52 <_printk_hex_ulong+0x7a>
    4efc:	2357      	movs	r3, #87	; 0x57
			out((int)nibble, ctx);
    4efe:	4651      	mov	r1, sl
    4f00:	4418      	add	r0, r3
    4f02:	47c8      	blx	r9
			digits++;
    4f04:	3601      	adds	r6, #1
			found_largest_digit = 1;
    4f06:	2701      	movs	r7, #1
	while (shift >= 4) {
    4f08:	2c03      	cmp	r4, #3
    4f0a:	dd33      	ble.n	4f74 <_printk_hex_ulong+0x9c>
		shift -= 4;
    4f0c:	3c04      	subs	r4, #4
		nibble = (num >> shift) & 0xf;
    4f0e:	f1c4 0220 	rsb	r2, r4, #32
    4f12:	f1a4 0320 	sub.w	r3, r4, #32
    4f16:	fa28 f004 	lsr.w	r0, r8, r4
    4f1a:	fa05 f202 	lsl.w	r2, r5, r2
    4f1e:	4310      	orrs	r0, r2
    4f20:	fa25 f303 	lsr.w	r3, r5, r3
    4f24:	4318      	orrs	r0, r3
		if (nibble != 0 || found_largest_digit != 0 || shift == 0) {
    4f26:	f010 000f 	ands.w	r0, r0, #15
    4f2a:	d1e5      	bne.n	4ef8 <_printk_hex_ulong+0x20>
    4f2c:	2f00      	cmp	r7, #0
    4f2e:	d1e3      	bne.n	4ef8 <_printk_hex_ulong+0x20>
    4f30:	2c00      	cmp	r4, #0
    4f32:	d0e1      	beq.n	4ef8 <_printk_hex_ulong+0x20>
		if (remaining-- <= min_width) {
    4f34:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
    4f38:	9300      	str	r3, [sp, #0]
    4f3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    4f3c:	459b      	cmp	fp, r3
    4f3e:	dc16      	bgt.n	4f6e <_printk_hex_ulong+0x96>
			if (padding == PAD_ZERO_BEFORE) {
    4f40:	9b01      	ldr	r3, [sp, #4]
    4f42:	2b01      	cmp	r3, #1
    4f44:	d007      	beq.n	4f56 <_printk_hex_ulong+0x7e>
			} else if (padding == PAD_SPACE_BEFORE) {
    4f46:	9b01      	ldr	r3, [sp, #4]
    4f48:	2b02      	cmp	r3, #2
    4f4a:	d00a      	beq.n	4f62 <_printk_hex_ulong+0x8a>
		if (remaining-- <= min_width) {
    4f4c:	f8dd b000 	ldr.w	fp, [sp]
    4f50:	e7da      	b.n	4f08 <_printk_hex_ulong+0x30>
			nibble += nibble > 9 ? 87 : 48;
    4f52:	2330      	movs	r3, #48	; 0x30
    4f54:	e7d3      	b.n	4efe <_printk_hex_ulong+0x26>
				out('0', ctx);
    4f56:	4651      	mov	r1, sl
    4f58:	2030      	movs	r0, #48	; 0x30
    4f5a:	47c8      	blx	r9
		if (remaining-- <= min_width) {
    4f5c:	f8dd b000 	ldr.w	fp, [sp]
    4f60:	e7d2      	b.n	4f08 <_printk_hex_ulong+0x30>
				out(' ', ctx);
    4f62:	4651      	mov	r1, sl
    4f64:	2020      	movs	r0, #32
    4f66:	47c8      	blx	r9
		if (remaining-- <= min_width) {
    4f68:	f8dd b000 	ldr.w	fp, [sp]
    4f6c:	e7cc      	b.n	4f08 <_printk_hex_ulong+0x30>
    4f6e:	f8dd b000 	ldr.w	fp, [sp]
    4f72:	e7c9      	b.n	4f08 <_printk_hex_ulong+0x30>
	if (padding == PAD_SPACE_AFTER) {
    4f74:	9b01      	ldr	r3, [sp, #4]
    4f76:	2b03      	cmp	r3, #3
    4f78:	d002      	beq.n	4f80 <_printk_hex_ulong+0xa8>
}
    4f7a:	b003      	add	sp, #12
    4f7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		remaining = min_width * 2 - digits;
    4f80:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    4f82:	ebc6 0643 	rsb	r6, r6, r3, lsl #1
		while (remaining-- > 0) {
    4f86:	e003      	b.n	4f90 <_printk_hex_ulong+0xb8>
			out(' ', ctx);
    4f88:	4651      	mov	r1, sl
    4f8a:	2020      	movs	r0, #32
    4f8c:	47c8      	blx	r9
		while (remaining-- > 0) {
    4f8e:	4626      	mov	r6, r4
    4f90:	1e74      	subs	r4, r6, #1
    4f92:	2e00      	cmp	r6, #0
    4f94:	dcf8      	bgt.n	4f88 <_printk_hex_ulong+0xb0>
    4f96:	e7f0      	b.n	4f7a <_printk_hex_ulong+0xa2>

00004f98 <z_vprintk>:
{
    4f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4f9c:	b087      	sub	sp, #28
    4f9e:	4607      	mov	r7, r0
    4fa0:	460e      	mov	r6, r1
    4fa2:	4614      	mov	r4, r2
    4fa4:	9305      	str	r3, [sp, #20]
	char length_mod = 0;
    4fa6:	f04f 0800 	mov.w	r8, #0
	int min_width = -1;
    4faa:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
	enum pad_type padding = PAD_NONE;
    4fae:	46c2      	mov	sl, r8
	int might_format = 0; /* 1 if encountered a '%' */
    4fb0:	4645      	mov	r5, r8
	while (*fmt) {
    4fb2:	e002      	b.n	4fba <z_vprintk+0x22>
				out((int)*fmt, ctx);
    4fb4:	4631      	mov	r1, r6
    4fb6:	47b8      	blx	r7
		++fmt;
    4fb8:	3401      	adds	r4, #1
	while (*fmt) {
    4fba:	7820      	ldrb	r0, [r4, #0]
    4fbc:	2800      	cmp	r0, #0
    4fbe:	f000 8187 	beq.w	52d0 <z_vprintk+0x338>
		if (!might_format) {
    4fc2:	b945      	cbnz	r5, 4fd6 <z_vprintk+0x3e>
			if (*fmt != '%') {
    4fc4:	2825      	cmp	r0, #37	; 0x25
    4fc6:	d1f5      	bne.n	4fb4 <z_vprintk+0x1c>
				length_mod = 0;
    4fc8:	f04f 0800 	mov.w	r8, #0
				min_width = -1;
    4fcc:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
				padding = PAD_NONE;
    4fd0:	46c2      	mov	sl, r8
				might_format = 1;
    4fd2:	2501      	movs	r5, #1
    4fd4:	e7f0      	b.n	4fb8 <z_vprintk+0x20>
			switch (*fmt) {
    4fd6:	4602      	mov	r2, r0
    4fd8:	f1a0 0325 	sub.w	r3, r0, #37	; 0x25
    4fdc:	2b55      	cmp	r3, #85	; 0x55
    4fde:	f200 8169 	bhi.w	52b4 <z_vprintk+0x31c>
    4fe2:	e8df f013 	tbh	[pc, r3, lsl #1]
    4fe6:	0162      	.short	0x0162
    4fe8:	01670167 	.word	0x01670167
    4fec:	01670167 	.word	0x01670167
    4ff0:	01670167 	.word	0x01670167
    4ff4:	016f0167 	.word	0x016f0167
    4ff8:	01670167 	.word	0x01670167
    4ffc:	005d0056 	.word	0x005d0056
    5000:	005d005d 	.word	0x005d005d
    5004:	005d005d 	.word	0x005d005d
    5008:	005d005d 	.word	0x005d005d
    500c:	005d005d 	.word	0x005d005d
    5010:	01670167 	.word	0x01670167
    5014:	01670167 	.word	0x01670167
    5018:	01670167 	.word	0x01670167
    501c:	01670167 	.word	0x01670167
    5020:	01670167 	.word	0x01670167
    5024:	01670167 	.word	0x01670167
    5028:	01670167 	.word	0x01670167
    502c:	01670167 	.word	0x01670167
    5030:	01670167 	.word	0x01670167
    5034:	01670167 	.word	0x01670167
    5038:	01670167 	.word	0x01670167
    503c:	01670167 	.word	0x01670167
    5040:	01670167 	.word	0x01670167
    5044:	01670167 	.word	0x01670167
    5048:	01670167 	.word	0x01670167
    504c:	0167010c 	.word	0x0167010c
    5050:	01670167 	.word	0x01670167
    5054:	01670167 	.word	0x01670167
    5058:	01670167 	.word	0x01670167
    505c:	01670167 	.word	0x01670167
    5060:	015a0167 	.word	0x015a0167
    5064:	0167008a 	.word	0x0167008a
    5068:	01670167 	.word	0x01670167
    506c:	008a0070 	.word	0x008a0070
    5070:	01670167 	.word	0x01670167
    5074:	01670070 	.word	0x01670070
    5078:	01670167 	.word	0x01670167
    507c:	01670102 	.word	0x01670102
    5080:	013a0167 	.word	0x013a0167
    5084:	00cf0167 	.word	0x00cf0167
    5088:	01670167 	.word	0x01670167
    508c:	0167010c 	.word	0x0167010c
    5090:	0070      	.short	0x0070
				if (min_width < 0 && padding == PAD_NONE) {
    5092:	f1b9 0f00 	cmp.w	r9, #0
    5096:	da03      	bge.n	50a0 <z_vprintk+0x108>
    5098:	f1ba 0f00 	cmp.w	sl, #0
    509c:	f000 8115 	beq.w	52ca <z_vprintk+0x332>
				if (min_width < 0) {
    50a0:	f1b9 0f00 	cmp.w	r9, #0
    50a4:	db0c      	blt.n	50c0 <z_vprintk+0x128>
					min_width = 10 * min_width + *fmt - '0';
    50a6:	eb09 0989 	add.w	r9, r9, r9, lsl #2
    50aa:	eb02 0949 	add.w	r9, r2, r9, lsl #1
    50ae:	f1a9 0930 	sub.w	r9, r9, #48	; 0x30
				if (padding == PAD_NONE) {
    50b2:	f1ba 0f00 	cmp.w	sl, #0
    50b6:	f47f af7f 	bne.w	4fb8 <z_vprintk+0x20>
					padding = PAD_SPACE_BEFORE;
    50ba:	f04f 0a02 	mov.w	sl, #2
				goto still_might_format;
    50be:	e77b      	b.n	4fb8 <z_vprintk+0x20>
					min_width = *fmt - '0';
    50c0:	f1a2 0930 	sub.w	r9, r2, #48	; 0x30
    50c4:	e7f5      	b.n	50b2 <z_vprintk+0x11a>
				if (*fmt == 'h' && length_mod == 'h') {
    50c6:	2868      	cmp	r0, #104	; 0x68
    50c8:	d00c      	beq.n	50e4 <z_vprintk+0x14c>
				} else if (*fmt == 'l' && length_mod == 'l') {
    50ca:	286c      	cmp	r0, #108	; 0x6c
    50cc:	d010      	beq.n	50f0 <z_vprintk+0x158>
				} else if (length_mod == 0) {
    50ce:	f1b8 0f00 	cmp.w	r8, #0
    50d2:	d00b      	beq.n	50ec <z_vprintk+0x154>
					out((int)'%', ctx);
    50d4:	4631      	mov	r1, r6
    50d6:	2025      	movs	r0, #37	; 0x25
    50d8:	47b8      	blx	r7
					out((int)*fmt, ctx);
    50da:	4631      	mov	r1, r6
    50dc:	7820      	ldrb	r0, [r4, #0]
    50de:	47b8      	blx	r7
			might_format = 0;
    50e0:	2500      	movs	r5, #0
					break;
    50e2:	e769      	b.n	4fb8 <z_vprintk+0x20>
				if (*fmt == 'h' && length_mod == 'h') {
    50e4:	f1b8 0f68 	cmp.w	r8, #104	; 0x68
    50e8:	d1ef      	bne.n	50ca <z_vprintk+0x132>
					length_mod = 'H';
    50ea:	2048      	movs	r0, #72	; 0x48
				goto still_might_format;
    50ec:	4680      	mov	r8, r0
    50ee:	e763      	b.n	4fb8 <z_vprintk+0x20>
				} else if (*fmt == 'l' && length_mod == 'l') {
    50f0:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
    50f4:	d1eb      	bne.n	50ce <z_vprintk+0x136>
					length_mod = 'L';
    50f6:	204c      	movs	r0, #76	; 0x4c
    50f8:	e7f8      	b.n	50ec <z_vprintk+0x154>
				if (length_mod == 'z') {
    50fa:	f1b8 0f7a 	cmp.w	r8, #122	; 0x7a
    50fe:	d00a      	beq.n	5116 <z_vprintk+0x17e>
				} else if (length_mod == 'l') {
    5100:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
    5104:	d017      	beq.n	5136 <z_vprintk+0x19e>
				} else if (length_mod == 'L') {
    5106:	f1b8 0f4c 	cmp.w	r8, #76	; 0x4c
    510a:	d019      	beq.n	5140 <z_vprintk+0x1a8>
					d = va_arg(ap, int);
    510c:	9b05      	ldr	r3, [sp, #20]
    510e:	1d1a      	adds	r2, r3, #4
    5110:	9205      	str	r2, [sp, #20]
    5112:	681d      	ldr	r5, [r3, #0]
    5114:	e003      	b.n	511e <z_vprintk+0x186>
					d = va_arg(ap, ssize_t);
    5116:	9b05      	ldr	r3, [sp, #20]
    5118:	1d1a      	adds	r2, r3, #4
    511a:	9205      	str	r2, [sp, #20]
    511c:	681d      	ldr	r5, [r3, #0]
				if (d < 0) {
    511e:	2d00      	cmp	r5, #0
    5120:	db29      	blt.n	5176 <z_vprintk+0x1de>
				_printk_dec_ulong(out, ctx, d, padding,
    5122:	f8cd 9000 	str.w	r9, [sp]
    5126:	4653      	mov	r3, sl
    5128:	462a      	mov	r2, r5
    512a:	4631      	mov	r1, r6
    512c:	4638      	mov	r0, r7
    512e:	f7fc faa5 	bl	167c <_printk_dec_ulong>
			might_format = 0;
    5132:	2500      	movs	r5, #0
				break;
    5134:	e740      	b.n	4fb8 <z_vprintk+0x20>
					d = va_arg(ap, long);
    5136:	9b05      	ldr	r3, [sp, #20]
    5138:	1d1a      	adds	r2, r3, #4
    513a:	9205      	str	r2, [sp, #20]
    513c:	681d      	ldr	r5, [r3, #0]
    513e:	e7ee      	b.n	511e <z_vprintk+0x186>
					long long lld = va_arg(ap, long long);
    5140:	9b05      	ldr	r3, [sp, #20]
    5142:	3307      	adds	r3, #7
    5144:	f023 0307 	bic.w	r3, r3, #7
    5148:	f103 0208 	add.w	r2, r3, #8
    514c:	9205      	str	r2, [sp, #20]
    514e:	681d      	ldr	r5, [r3, #0]
    5150:	685b      	ldr	r3, [r3, #4]
					if (lld > __LONG_MAX__ ||
    5152:	f115 4200 	adds.w	r2, r5, #2147483648	; 0x80000000
    5156:	9202      	str	r2, [sp, #8]
    5158:	f143 0300 	adc.w	r3, r3, #0
    515c:	9303      	str	r3, [sp, #12]
    515e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    5162:	2b01      	cmp	r3, #1
    5164:	bf08      	it	eq
    5166:	2a00      	cmpeq	r2, #0
    5168:	d3d9      	bcc.n	511e <z_vprintk+0x186>
						print_err(out, ctx);
    516a:	4631      	mov	r1, r6
    516c:	4638      	mov	r0, r7
    516e:	f7ff fea7 	bl	4ec0 <print_err>
			might_format = 0;
    5172:	2500      	movs	r5, #0
						break;
    5174:	e720      	b.n	4fb8 <z_vprintk+0x20>
					out((int)'-', ctx);
    5176:	4631      	mov	r1, r6
    5178:	202d      	movs	r0, #45	; 0x2d
    517a:	47b8      	blx	r7
					d = -d;
    517c:	426d      	negs	r5, r5
					min_width--;
    517e:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
    5182:	e7ce      	b.n	5122 <z_vprintk+0x18a>
				if (length_mod == 'z') {
    5184:	f1b8 0f7a 	cmp.w	r8, #122	; 0x7a
    5188:	d00a      	beq.n	51a0 <z_vprintk+0x208>
				} else if (length_mod == 'l') {
    518a:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
    518e:	d014      	beq.n	51ba <z_vprintk+0x222>
				} else if (length_mod == 'L') {
    5190:	f1b8 0f4c 	cmp.w	r8, #76	; 0x4c
    5194:	d016      	beq.n	51c4 <z_vprintk+0x22c>
					u = va_arg(ap, unsigned int);
    5196:	9b05      	ldr	r3, [sp, #20]
    5198:	1d1a      	adds	r2, r3, #4
    519a:	9205      	str	r2, [sp, #20]
    519c:	681a      	ldr	r2, [r3, #0]
    519e:	e003      	b.n	51a8 <z_vprintk+0x210>
					u = va_arg(ap, size_t);
    51a0:	9b05      	ldr	r3, [sp, #20]
    51a2:	1d1a      	adds	r2, r3, #4
    51a4:	9205      	str	r2, [sp, #20]
    51a6:	681a      	ldr	r2, [r3, #0]
				_printk_dec_ulong(out, ctx, u, padding,
    51a8:	f8cd 9000 	str.w	r9, [sp]
    51ac:	4653      	mov	r3, sl
    51ae:	4631      	mov	r1, r6
    51b0:	4638      	mov	r0, r7
    51b2:	f7fc fa63 	bl	167c <_printk_dec_ulong>
			might_format = 0;
    51b6:	2500      	movs	r5, #0
				break;
    51b8:	e6fe      	b.n	4fb8 <z_vprintk+0x20>
					u = va_arg(ap, unsigned long);
    51ba:	9b05      	ldr	r3, [sp, #20]
    51bc:	1d1a      	adds	r2, r3, #4
    51be:	9205      	str	r2, [sp, #20]
    51c0:	681a      	ldr	r2, [r3, #0]
    51c2:	e7f1      	b.n	51a8 <z_vprintk+0x210>
					unsigned long long llu =
    51c4:	9b05      	ldr	r3, [sp, #20]
    51c6:	3307      	adds	r3, #7
    51c8:	f023 0307 	bic.w	r3, r3, #7
    51cc:	f103 0208 	add.w	r2, r3, #8
    51d0:	9205      	str	r2, [sp, #20]
    51d2:	e9d3 2300 	ldrd	r2, r3, [r3]
					if (llu > ~0UL) {
    51d6:	2b01      	cmp	r3, #1
    51d8:	bf08      	it	eq
    51da:	2a00      	cmpeq	r2, #0
    51dc:	d3e4      	bcc.n	51a8 <z_vprintk+0x210>
						print_err(out, ctx);
    51de:	4631      	mov	r1, r6
    51e0:	4638      	mov	r0, r7
    51e2:	f7ff fe6d 	bl	4ec0 <print_err>
			might_format = 0;
    51e6:	2500      	movs	r5, #0
						break;
    51e8:	e6e6      	b.n	4fb8 <z_vprintk+0x20>
				out('0', ctx);
    51ea:	4631      	mov	r1, r6
    51ec:	2030      	movs	r0, #48	; 0x30
    51ee:	47b8      	blx	r7
				out('x', ctx);
    51f0:	4631      	mov	r1, r6
    51f2:	2078      	movs	r0, #120	; 0x78
    51f4:	47b8      	blx	r7
					min_width = 8;
    51f6:	f04f 0908 	mov.w	r9, #8
				padding = PAD_ZERO_BEFORE;
    51fa:	f04f 0a01 	mov.w	sl, #1
				if (*fmt == 'p') {
    51fe:	7823      	ldrb	r3, [r4, #0]
    5200:	2b70      	cmp	r3, #112	; 0x70
    5202:	d00b      	beq.n	521c <z_vprintk+0x284>
				} else if (length_mod == 'l') {
    5204:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
    5208:	d017      	beq.n	523a <z_vprintk+0x2a2>
				} else if (length_mod == 'L') {
    520a:	f1b8 0f4c 	cmp.w	r8, #76	; 0x4c
    520e:	d01a      	beq.n	5246 <z_vprintk+0x2ae>
					x = va_arg(ap, unsigned int);
    5210:	9b05      	ldr	r3, [sp, #20]
    5212:	1d1a      	adds	r2, r3, #4
    5214:	9205      	str	r2, [sp, #20]
    5216:	681a      	ldr	r2, [r3, #0]
    5218:	2300      	movs	r3, #0
    521a:	e004      	b.n	5226 <z_vprintk+0x28e>
					x = (uintptr_t)va_arg(ap, void *);
    521c:	9b05      	ldr	r3, [sp, #20]
    521e:	1d1a      	adds	r2, r3, #4
    5220:	9205      	str	r2, [sp, #20]
    5222:	681a      	ldr	r2, [r3, #0]
    5224:	2300      	movs	r3, #0
				_printk_hex_ulong(out, ctx, x, padding,
    5226:	f8cd 9004 	str.w	r9, [sp, #4]
    522a:	f8cd a000 	str.w	sl, [sp]
    522e:	4631      	mov	r1, r6
    5230:	4638      	mov	r0, r7
    5232:	f7ff fe51 	bl	4ed8 <_printk_hex_ulong>
			might_format = 0;
    5236:	2500      	movs	r5, #0
				break;
    5238:	e6be      	b.n	4fb8 <z_vprintk+0x20>
					x = va_arg(ap, unsigned long);
    523a:	9b05      	ldr	r3, [sp, #20]
    523c:	1d1a      	adds	r2, r3, #4
    523e:	9205      	str	r2, [sp, #20]
    5240:	681a      	ldr	r2, [r3, #0]
    5242:	2300      	movs	r3, #0
    5244:	e7ef      	b.n	5226 <z_vprintk+0x28e>
					x = va_arg(ap, unsigned long long);
    5246:	9b05      	ldr	r3, [sp, #20]
    5248:	3307      	adds	r3, #7
    524a:	f023 0307 	bic.w	r3, r3, #7
    524e:	f103 0208 	add.w	r2, r3, #8
    5252:	9205      	str	r2, [sp, #20]
    5254:	681a      	ldr	r2, [r3, #0]
    5256:	685b      	ldr	r3, [r3, #4]
    5258:	e7e5      	b.n	5226 <z_vprintk+0x28e>
				char *s = va_arg(ap, char *);
    525a:	9b05      	ldr	r3, [sp, #20]
    525c:	1d1a      	adds	r2, r3, #4
    525e:	9205      	str	r2, [sp, #20]
    5260:	f8d3 b000 	ldr.w	fp, [r3]
    5264:	465d      	mov	r5, fp
				while (*s) {
    5266:	e002      	b.n	526e <z_vprintk+0x2d6>
					out((int)(*s++), ctx);
    5268:	3501      	adds	r5, #1
    526a:	4631      	mov	r1, r6
    526c:	47b8      	blx	r7
				while (*s) {
    526e:	7828      	ldrb	r0, [r5, #0]
    5270:	2800      	cmp	r0, #0
    5272:	d1f9      	bne.n	5268 <z_vprintk+0x2d0>
				if (padding == PAD_SPACE_AFTER) {
    5274:	f1ba 0f03 	cmp.w	sl, #3
    5278:	d001      	beq.n	527e <z_vprintk+0x2e6>
			might_format = 0;
    527a:	2500      	movs	r5, #0
    527c:	e69c      	b.n	4fb8 <z_vprintk+0x20>
					int remaining = min_width - (s - start);
    527e:	eba5 030b 	sub.w	r3, r5, fp
    5282:	eba9 0303 	sub.w	r3, r9, r3
					while (remaining-- > 0) {
    5286:	e003      	b.n	5290 <z_vprintk+0x2f8>
						out(' ', ctx);
    5288:	4631      	mov	r1, r6
    528a:	2020      	movs	r0, #32
    528c:	47b8      	blx	r7
					while (remaining-- > 0) {
    528e:	462b      	mov	r3, r5
    5290:	1e5d      	subs	r5, r3, #1
    5292:	2b00      	cmp	r3, #0
    5294:	dcf8      	bgt.n	5288 <z_vprintk+0x2f0>
			might_format = 0;
    5296:	2500      	movs	r5, #0
    5298:	e68e      	b.n	4fb8 <z_vprintk+0x20>
				int c = va_arg(ap, int);
    529a:	9b05      	ldr	r3, [sp, #20]
    529c:	1d1a      	adds	r2, r3, #4
    529e:	9205      	str	r2, [sp, #20]
				out(c, ctx);
    52a0:	4631      	mov	r1, r6
    52a2:	6818      	ldr	r0, [r3, #0]
    52a4:	47b8      	blx	r7
			might_format = 0;
    52a6:	2500      	movs	r5, #0
				break;
    52a8:	e686      	b.n	4fb8 <z_vprintk+0x20>
				out((int)'%', ctx);
    52aa:	4631      	mov	r1, r6
    52ac:	2025      	movs	r0, #37	; 0x25
    52ae:	47b8      	blx	r7
			might_format = 0;
    52b0:	2500      	movs	r5, #0
				break;
    52b2:	e681      	b.n	4fb8 <z_vprintk+0x20>
				out((int)'%', ctx);
    52b4:	4631      	mov	r1, r6
    52b6:	2025      	movs	r0, #37	; 0x25
    52b8:	47b8      	blx	r7
				out((int)*fmt, ctx);
    52ba:	4631      	mov	r1, r6
    52bc:	7820      	ldrb	r0, [r4, #0]
    52be:	47b8      	blx	r7
			might_format = 0;
    52c0:	2500      	movs	r5, #0
				break;
    52c2:	e679      	b.n	4fb8 <z_vprintk+0x20>
			switch (*fmt) {
    52c4:	f04f 0a03 	mov.w	sl, #3
    52c8:	e676      	b.n	4fb8 <z_vprintk+0x20>
					padding = PAD_ZERO_BEFORE;
    52ca:	f04f 0a01 	mov.w	sl, #1
    52ce:	e673      	b.n	4fb8 <z_vprintk+0x20>
}
    52d0:	b007      	add	sp, #28
    52d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

000052d6 <printk>:
{
    52d6:	b40f      	push	{r0, r1, r2, r3}
    52d8:	b500      	push	{lr}
    52da:	b083      	sub	sp, #12
    52dc:	a904      	add	r1, sp, #16
    52de:	f851 0b04 	ldr.w	r0, [r1], #4
	va_start(ap, fmt);
    52e2:	9101      	str	r1, [sp, #4]
		vprintk(fmt, ap);
    52e4:	f7fc fa24 	bl	1730 <vprintk>
}
    52e8:	b003      	add	sp, #12
    52ea:	f85d eb04 	ldr.w	lr, [sp], #4
    52ee:	b004      	add	sp, #16
    52f0:	4770      	bx	lr

000052f2 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    52f2:	4770      	bx	lr

000052f4 <z_platform_init>:
{
	nrfx_coredep_delay_us(time_us);
}

void z_platform_init(void)
{
    52f4:	b508      	push	{r3, lr}
	SystemInit();
    52f6:	f7fd fe3f 	bl	2f78 <SystemInit>
}
    52fa:	bd08      	pop	{r3, pc}

000052fc <dummy_timestamp>:
}
    52fc:	2000      	movs	r0, #0
    52fe:	4770      	bx	lr

00005300 <k_cycle_get_32_wrapper>:
{
    5300:	b508      	push	{r3, lr}
#ifndef _ASMLANGUAGE
extern u32_t z_timer_cycle_get_32(void);

static inline u32_t arch_k_cycle_get_32(void)
{
	return z_timer_cycle_get_32();
    5302:	f7fc fe29 	bl	1f58 <z_timer_cycle_get_32>
}
    5306:	bd08      	pop	{r3, pc}

00005308 <log_string_sync>:
{
    5308:	b40e      	push	{r1, r2, r3}
    530a:	b500      	push	{lr}
    530c:	b082      	sub	sp, #8
    530e:	aa03      	add	r2, sp, #12
    5310:	f852 1b04 	ldr.w	r1, [r2], #4
	va_start(ap, fmt);
    5314:	9201      	str	r2, [sp, #4]
	log_generic(src_level, fmt, ap);
    5316:	f7fc fa2f 	bl	1778 <log_generic>
}
    531a:	b002      	add	sp, #8
    531c:	f85d eb04 	ldr.w	lr, [sp], #4
    5320:	b003      	add	sp, #12
    5322:	4770      	bx	lr

00005324 <enable_logger>:

K_THREAD_STACK_DEFINE(logging_stack, CONFIG_LOG_PROCESS_THREAD_STACK_SIZE);
struct k_thread logging_thread;

static int enable_logger(struct device *arg)
{
    5324:	b508      	push	{r3, lr}
				K_THREAD_STACK_SIZEOF(logging_stack),
				log_process_thread_func, NULL, NULL, NULL,
				K_LOWEST_APPLICATION_THREAD_PRIO, 0, K_NO_WAIT);
		k_thread_name_set(&logging_thread, "logging");
	} else {
		log_init();
    5326:	f7fc fa95 	bl	1854 <log_init>
	}

	return 0;
}
    532a:	2000      	movs	r0, #0
    532c:	bd08      	pop	{r3, pc}

0000532e <out_func>:
{
    532e:	b500      	push	{lr}
    5330:	b083      	sub	sp, #12
    5332:	9001      	str	r0, [sp, #4]
		out_ctx->func((u8_t *)&c, 1, out_ctx->control_block->ctx);
    5334:	680b      	ldr	r3, [r1, #0]
    5336:	684a      	ldr	r2, [r1, #4]
    5338:	6852      	ldr	r2, [r2, #4]
    533a:	2101      	movs	r1, #1
    533c:	a801      	add	r0, sp, #4
    533e:	4798      	blx	r3
}
    5340:	2000      	movs	r0, #0
    5342:	b003      	add	sp, #12
    5344:	f85d fb04 	ldr.w	pc, [sp], #4

00005348 <buffer_write>:
{
    5348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    534a:	4607      	mov	r7, r0
    534c:	460d      	mov	r5, r1
    534e:	4614      	mov	r4, r2
    5350:	461e      	mov	r6, r3
		processed = outf(buf, len, ctx);
    5352:	4632      	mov	r2, r6
    5354:	4621      	mov	r1, r4
    5356:	4628      	mov	r0, r5
    5358:	47b8      	blx	r7
		buf += processed;
    535a:	4405      	add	r5, r0
	} while (len != 0);
    535c:	1a24      	subs	r4, r4, r0
    535e:	d1f8      	bne.n	5352 <buffer_write+0xa>
}
    5360:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00005362 <ends_with_newline>:
	char c = '\0';
    5362:	2200      	movs	r2, #0
	while (*fmt != '\0') {
    5364:	7803      	ldrb	r3, [r0, #0]
    5366:	b113      	cbz	r3, 536e <ends_with_newline+0xc>
		fmt++;
    5368:	3001      	adds	r0, #1
		c = *fmt;
    536a:	461a      	mov	r2, r3
    536c:	e7fa      	b.n	5364 <ends_with_newline+0x2>
}
    536e:	2a0a      	cmp	r2, #10
    5370:	bf14      	ite	ne
    5372:	2000      	movne	r0, #0
    5374:	2001      	moveq	r0, #1
    5376:	4770      	bx	lr

00005378 <color_prefix>:
{
    5378:	b508      	push	{r3, lr}
    537a:	4613      	mov	r3, r2
	color_print(log_output, color, true, level);
    537c:	2201      	movs	r2, #1
    537e:	f7fc fb19 	bl	19b4 <color_print>
}
    5382:	bd08      	pop	{r3, pc}

00005384 <color_postfix>:
{
    5384:	b508      	push	{r3, lr}
    5386:	4613      	mov	r3, r2
	color_print(log_output, color, false, level);
    5388:	2200      	movs	r2, #0
    538a:	f7fc fb13 	bl	19b4 <color_print>
}
    538e:	bd08      	pop	{r3, pc}

00005390 <postfix_print>:
{
    5390:	b538      	push	{r3, r4, r5, lr}
    5392:	4605      	mov	r5, r0
    5394:	460c      	mov	r4, r1
	color_postfix(log_output, (flags & LOG_OUTPUT_FLAG_COLORS),
    5396:	f001 0101 	and.w	r1, r1, #1
    539a:	f7ff fff3 	bl	5384 <color_postfix>
	newline_print(log_output, flags);
    539e:	4621      	mov	r1, r4
    53a0:	4628      	mov	r0, r5
    53a2:	f7fc fb1d 	bl	19e0 <newline_print>
}
    53a6:	bd38      	pop	{r3, r4, r5, pc}

000053a8 <prefix_print>:
{
    53a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    53ac:	b083      	sub	sp, #12
    53ae:	4604      	mov	r4, r0
    53b0:	4615      	mov	r5, r2
    53b2:	f89d 6028 	ldrb.w	r6, [sp, #40]	; 0x28
	bool colors_on = flags & LOG_OUTPUT_FLAG_COLORS;
    53b6:	f001 0901 	and.w	r9, r1, #1
	bool level_on = flags & LOG_OUTPUT_FLAG_LEVEL;
    53ba:	f3c1 08c0 	ubfx	r8, r1, #3, #1
	if (stamp) {
    53be:	f011 0702 	ands.w	r7, r1, #2
    53c2:	d113      	bne.n	53ec <prefix_print+0x44>
		color_prefix(log_output, colors_on, level);
    53c4:	4632      	mov	r2, r6
    53c6:	4649      	mov	r1, r9
    53c8:	4620      	mov	r0, r4
    53ca:	f7ff ffd5 	bl	5378 <color_prefix>
		length += ids_print(log_output, level_on, func_on,
    53ce:	9601      	str	r6, [sp, #4]
    53d0:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
    53d4:	9300      	str	r3, [sp, #0]
    53d6:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
    53da:	462a      	mov	r2, r5
    53dc:	4641      	mov	r1, r8
    53de:	4620      	mov	r0, r4
    53e0:	f7fc fb70 	bl	1ac4 <ids_print>
}
    53e4:	4438      	add	r0, r7
    53e6:	b003      	add	sp, #12
    53e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		length += timestamp_print(log_output, flags, timestamp);
    53ec:	461a      	mov	r2, r3
    53ee:	f7fc fa9b 	bl	1928 <timestamp_print>
    53f2:	4607      	mov	r7, r0
    53f4:	e7e6      	b.n	53c4 <prefix_print+0x1c>

000053f6 <log_output_flush>:
{
    53f6:	b510      	push	{r4, lr}
    53f8:	4604      	mov	r4, r0
		     log_output->control_block->offset,
    53fa:	6842      	ldr	r2, [r0, #4]
	buffer_write(log_output->func, log_output->buf,
    53fc:	6853      	ldr	r3, [r2, #4]
    53fe:	6812      	ldr	r2, [r2, #0]
    5400:	6881      	ldr	r1, [r0, #8]
    5402:	6800      	ldr	r0, [r0, #0]
    5404:	f7ff ffa0 	bl	5348 <buffer_write>
	log_output->control_block->offset = 0;
    5408:	6863      	ldr	r3, [r4, #4]
    540a:	2200      	movs	r2, #0
    540c:	601a      	str	r2, [r3, #0]
}
    540e:	bd10      	pop	{r4, pc}

00005410 <char_out>:
{
    5410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5412:	4607      	mov	r7, r0
    5414:	460e      	mov	r6, r1
    5416:	4615      	mov	r5, r2
	for (size_t i = 0; i < length; i++) {
    5418:	2400      	movs	r4, #0
    541a:	42b4      	cmp	r4, r6
    541c:	d206      	bcs.n	542c <char_out+0x1c>
		uart_poll_out(dev, data[i]);
    541e:	5d39      	ldrb	r1, [r7, r4]
	const struct uart_driver_api *api =
    5420:	686b      	ldr	r3, [r5, #4]
	api->poll_out(dev, out_char);
    5422:	685b      	ldr	r3, [r3, #4]
    5424:	4628      	mov	r0, r5
    5426:	4798      	blx	r3
	for (size_t i = 0; i < length; i++) {
    5428:	3401      	adds	r4, #1
    542a:	e7f6      	b.n	541a <char_out+0xa>
}
    542c:	4630      	mov	r0, r6
    542e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00005430 <should_bail>:
	if (info->start_offset < data->area_off) {
    5430:	6800      	ldr	r0, [r0, #0]
    5432:	684b      	ldr	r3, [r1, #4]
    5434:	4298      	cmp	r0, r3
    5436:	d30b      	bcc.n	5450 <should_bail+0x20>
{
    5438:	b410      	push	{r4}
	} else if (info->start_offset >= data->area_off + data->area_len) {
    543a:	688c      	ldr	r4, [r1, #8]
    543c:	4423      	add	r3, r4
    543e:	4298      	cmp	r0, r3
    5440:	d209      	bcs.n	5456 <should_bail+0x26>
	} else if (data->ret_idx >= data->ret_len) {
    5442:	6908      	ldr	r0, [r1, #16]
    5444:	694b      	ldr	r3, [r1, #20]
    5446:	4298      	cmp	r0, r3
    5448:	d209      	bcs.n	545e <should_bail+0x2e>
	return false;
    544a:	2000      	movs	r0, #0
}
    544c:	bc10      	pop	{r4}
    544e:	4770      	bx	lr
		*bail_value = true;
    5450:	2001      	movs	r0, #1
    5452:	7010      	strb	r0, [r2, #0]
}
    5454:	4770      	bx	lr
		*bail_value = false;
    5456:	2300      	movs	r3, #0
    5458:	7013      	strb	r3, [r2, #0]
		return true;
    545a:	2001      	movs	r0, #1
    545c:	e7f6      	b.n	544c <should_bail+0x1c>
		data->status = -ENOMEM;
    545e:	f06f 030b 	mvn.w	r3, #11
    5462:	618b      	str	r3, [r1, #24]
		*bail_value = false;
    5464:	2300      	movs	r3, #0
    5466:	7013      	strb	r3, [r2, #0]
		return true;
    5468:	2001      	movs	r0, #1
    546a:	e7ef      	b.n	544c <should_bail+0x1c>

0000546c <get_sectors_cb>:
{
    546c:	b570      	push	{r4, r5, r6, lr}
    546e:	b082      	sub	sp, #8
    5470:	4605      	mov	r5, r0
    5472:	460c      	mov	r4, r1
	struct flash_sector *ret = data->ret;
    5474:	68ce      	ldr	r6, [r1, #12]
	if (should_bail(info, data, &bail)) {
    5476:	f10d 0207 	add.w	r2, sp, #7
    547a:	f7ff ffd9 	bl	5430 <should_bail>
    547e:	b980      	cbnz	r0, 54a2 <get_sectors_cb+0x36>
	ret[data->ret_idx].fs_off = info->start_offset - data->area_off;
    5480:	682b      	ldr	r3, [r5, #0]
    5482:	6861      	ldr	r1, [r4, #4]
    5484:	6922      	ldr	r2, [r4, #16]
    5486:	1a5b      	subs	r3, r3, r1
    5488:	f846 3032 	str.w	r3, [r6, r2, lsl #3]
	ret[data->ret_idx].fs_size = info->size;
    548c:	6923      	ldr	r3, [r4, #16]
    548e:	eb06 06c3 	add.w	r6, r6, r3, lsl #3
    5492:	686b      	ldr	r3, [r5, #4]
    5494:	6073      	str	r3, [r6, #4]
	data->ret_idx++;
    5496:	6923      	ldr	r3, [r4, #16]
    5498:	3301      	adds	r3, #1
    549a:	6123      	str	r3, [r4, #16]
	return true;
    549c:	2001      	movs	r0, #1
}
    549e:	b002      	add	sp, #8
    54a0:	bd70      	pop	{r4, r5, r6, pc}
		return bail;
    54a2:	f89d 0007 	ldrb.w	r0, [sp, #7]
    54a6:	e7fa      	b.n	549e <get_sectors_cb+0x32>

000054a8 <flash_area_layout>:
{
    54a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    54aa:	460d      	mov	r5, r1
    54ac:	4617      	mov	r7, r2
    54ae:	461e      	mov	r6, r3
    54b0:	9c06      	ldr	r4, [sp, #24]
	cb_data->area_idx = idx;
    54b2:	6020      	str	r0, [r4, #0]
	fa = get_flash_area_from_id(idx);
    54b4:	f7fc fbec 	bl	1c90 <get_flash_area_from_id>
	if (fa == NULL) {
    54b8:	b1b8      	cbz	r0, 54ea <flash_area_layout+0x42>
	cb_data->area_off = fa->fa_off;
    54ba:	6843      	ldr	r3, [r0, #4]
    54bc:	6063      	str	r3, [r4, #4]
	cb_data->area_len = fa->fa_size;
    54be:	6883      	ldr	r3, [r0, #8]
    54c0:	60a3      	str	r3, [r4, #8]
	cb_data->ret = ret;
    54c2:	60e7      	str	r7, [r4, #12]
	cb_data->ret_idx = 0U;
    54c4:	2200      	movs	r2, #0
    54c6:	6122      	str	r2, [r4, #16]
	cb_data->ret_len = *cnt;
    54c8:	682b      	ldr	r3, [r5, #0]
    54ca:	6163      	str	r3, [r4, #20]
	cb_data->status = 0;
    54cc:	61a2      	str	r2, [r4, #24]
	flash_dev = device_get_binding(fa->fa_dev_name);
    54ce:	68c0      	ldr	r0, [r0, #12]
    54d0:	f7fe fd32 	bl	3f38 <z_impl_device_get_binding>
	if (flash_dev == NULL) {
    54d4:	b160      	cbz	r0, 54f0 <flash_area_layout+0x48>
	flash_page_foreach(flash_dev, cb, cb_data);
    54d6:	4622      	mov	r2, r4
    54d8:	4631      	mov	r1, r6
    54da:	f000 fc1c 	bl	5d16 <flash_page_foreach>
	if (cb_data->status == 0) {
    54de:	69a3      	ldr	r3, [r4, #24]
    54e0:	b90b      	cbnz	r3, 54e6 <flash_area_layout+0x3e>
		*cnt = cb_data->ret_idx;
    54e2:	6923      	ldr	r3, [r4, #16]
    54e4:	602b      	str	r3, [r5, #0]
	return cb_data->status;
    54e6:	69a0      	ldr	r0, [r4, #24]
}
    54e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -EINVAL;
    54ea:	f06f 0015 	mvn.w	r0, #21
    54ee:	e7fb      	b.n	54e8 <flash_area_layout+0x40>
		return -ENODEV;
    54f0:	f06f 0012 	mvn.w	r0, #18
    54f4:	e7f8      	b.n	54e8 <flash_area_layout+0x40>

000054f6 <flash_area_close>:
}
    54f6:	4770      	bx	lr

000054f8 <flash_area_read>:
#endif /* CONFIG_FLASH_PAGE_LAYOUT */

int flash_area_read(const struct flash_area *fa, off_t off, void *dst,
		    size_t len)
{
    54f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    54fa:	4604      	mov	r4, r0
    54fc:	460d      	mov	r5, r1
    54fe:	4617      	mov	r7, r2
    5500:	461e      	mov	r6, r3
	return (off <= fa->fa_size && off + len <= fa->fa_size);
    5502:	6883      	ldr	r3, [r0, #8]
    5504:	428b      	cmp	r3, r1
    5506:	d304      	bcc.n	5512 <flash_area_read+0x1a>
    5508:	1872      	adds	r2, r6, r1
    550a:	4293      	cmp	r3, r2
    550c:	d20e      	bcs.n	552c <flash_area_read+0x34>
    550e:	2300      	movs	r3, #0
    5510:	e000      	b.n	5514 <flash_area_read+0x1c>
    5512:	2300      	movs	r3, #0
	struct device *dev;

	if (!is_in_flash_area_bounds(fa, off, len)) {
    5514:	b163      	cbz	r3, 5530 <flash_area_read+0x38>
		return -EINVAL;
	}

	dev = device_get_binding(fa->fa_dev_name);
    5516:	68e0      	ldr	r0, [r4, #12]
    5518:	f7fe fd0e 	bl	3f38 <z_impl_device_get_binding>

	return flash_read(dev, fa->fa_off + off, dst, len);
    551c:	6861      	ldr	r1, [r4, #4]
    551e:	4429      	add	r1, r5
			 size_t len);

static inline int z_impl_flash_read(struct device *dev, off_t offset, void *data,
			     size_t len)
{
	const struct flash_driver_api *api =
    5520:	6843      	ldr	r3, [r0, #4]
		(const struct flash_driver_api *)dev->driver_api;

	return api->read(dev, offset, data, len);
    5522:	681c      	ldr	r4, [r3, #0]
    5524:	4633      	mov	r3, r6
    5526:	463a      	mov	r2, r7
    5528:	47a0      	blx	r4
}
    552a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (off <= fa->fa_size && off + len <= fa->fa_size);
    552c:	2301      	movs	r3, #1
    552e:	e7f1      	b.n	5514 <flash_area_read+0x1c>
		return -EINVAL;
    5530:	f06f 0015 	mvn.w	r0, #21
    5534:	e7f9      	b.n	552a <flash_area_read+0x32>

00005536 <flash_area_write>:

int flash_area_write(const struct flash_area *fa, off_t off, const void *src,
		     size_t len)
{
    5536:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    553a:	4605      	mov	r5, r0
    553c:	460e      	mov	r6, r1
    553e:	4691      	mov	r9, r2
    5540:	461f      	mov	r7, r3
	return (off <= fa->fa_size && off + len <= fa->fa_size);
    5542:	6883      	ldr	r3, [r0, #8]
    5544:	428b      	cmp	r3, r1
    5546:	d304      	bcc.n	5552 <flash_area_write+0x1c>
    5548:	187a      	adds	r2, r7, r1
    554a:	4293      	cmp	r3, r2
    554c:	d21e      	bcs.n	558c <flash_area_write+0x56>
    554e:	2300      	movs	r3, #0
    5550:	e000      	b.n	5554 <flash_area_write+0x1e>
    5552:	2300      	movs	r3, #0
	struct device *flash_dev;
	int rc;

	if (!is_in_flash_area_bounds(fa, off, len)) {
    5554:	b1e3      	cbz	r3, 5590 <flash_area_write+0x5a>
		return -EINVAL;
	}

	flash_dev = device_get_binding(fa->fa_dev_name);
    5556:	68e8      	ldr	r0, [r5, #12]
    5558:	f7fe fcee 	bl	3f38 <z_impl_device_get_binding>
    555c:	4604      	mov	r4, r0
__syscall int flash_write_protection_set(struct device *dev, bool enable);

static inline int z_impl_flash_write_protection_set(struct device *dev,
						   bool enable)
{
	const struct flash_driver_api *api =
    555e:	6843      	ldr	r3, [r0, #4]
		(const struct flash_driver_api *)dev->driver_api;

	return api->write_protection(dev, enable);
    5560:	68db      	ldr	r3, [r3, #12]
    5562:	2100      	movs	r1, #0
    5564:	4798      	blx	r3

	rc = flash_write_protection_set(flash_dev, false);
	if (rc) {
    5566:	4680      	mov	r8, r0
    5568:	b968      	cbnz	r0, 5586 <flash_area_write+0x50>
		return rc;
	}

	rc = flash_write(flash_dev, fa->fa_off + off, (void *)src, len);
    556a:	6869      	ldr	r1, [r5, #4]
    556c:	4431      	add	r1, r6
	const struct flash_driver_api *api =
    556e:	6863      	ldr	r3, [r4, #4]
	return api->write(dev, offset, data, len);
    5570:	685d      	ldr	r5, [r3, #4]
    5572:	463b      	mov	r3, r7
    5574:	464a      	mov	r2, r9
    5576:	4620      	mov	r0, r4
    5578:	47a8      	blx	r5
    557a:	4680      	mov	r8, r0
	const struct flash_driver_api *api =
    557c:	6863      	ldr	r3, [r4, #4]
	return api->write_protection(dev, enable);
    557e:	68db      	ldr	r3, [r3, #12]
    5580:	2101      	movs	r1, #1
    5582:	4620      	mov	r0, r4
    5584:	4798      	blx	r3

	/* Ignore errors here - this does not affect write operation */
	(void) flash_write_protection_set(flash_dev, true);

	return rc;
}
    5586:	4640      	mov	r0, r8
    5588:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	return (off <= fa->fa_size && off + len <= fa->fa_size);
    558c:	2301      	movs	r3, #1
    558e:	e7e1      	b.n	5554 <flash_area_write+0x1e>
		return -EINVAL;
    5590:	f06f 0815 	mvn.w	r8, #21
    5594:	e7f7      	b.n	5586 <flash_area_write+0x50>

00005596 <flash_area_erase>:

int flash_area_erase(const struct flash_area *fa, off_t off, size_t len)
{
    5596:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    559a:	4605      	mov	r5, r0
    559c:	460e      	mov	r6, r1
    559e:	4617      	mov	r7, r2
	return (off <= fa->fa_size && off + len <= fa->fa_size);
    55a0:	6883      	ldr	r3, [r0, #8]
    55a2:	428b      	cmp	r3, r1
    55a4:	d304      	bcc.n	55b0 <flash_area_erase+0x1a>
    55a6:	440a      	add	r2, r1
    55a8:	4293      	cmp	r3, r2
    55aa:	d21d      	bcs.n	55e8 <flash_area_erase+0x52>
    55ac:	2300      	movs	r3, #0
    55ae:	e000      	b.n	55b2 <flash_area_erase+0x1c>
    55b0:	2300      	movs	r3, #0
	struct device *flash_dev;
	int rc;

	if (!is_in_flash_area_bounds(fa, off, len)) {
    55b2:	b1db      	cbz	r3, 55ec <flash_area_erase+0x56>
		return -EINVAL;
	}

	flash_dev = device_get_binding(fa->fa_dev_name);
    55b4:	68e8      	ldr	r0, [r5, #12]
    55b6:	f7fe fcbf 	bl	3f38 <z_impl_device_get_binding>
    55ba:	4604      	mov	r4, r0
	const struct flash_driver_api *api =
    55bc:	6843      	ldr	r3, [r0, #4]
	return api->write_protection(dev, enable);
    55be:	68db      	ldr	r3, [r3, #12]
    55c0:	2100      	movs	r1, #0
    55c2:	4798      	blx	r3

	rc = flash_write_protection_set(flash_dev, false);
	if (rc) {
    55c4:	4680      	mov	r8, r0
    55c6:	b960      	cbnz	r0, 55e2 <flash_area_erase+0x4c>
		return rc;
	}

	rc = flash_erase(flash_dev, fa->fa_off + off, len);
    55c8:	6869      	ldr	r1, [r5, #4]
    55ca:	4431      	add	r1, r6
	const struct flash_driver_api *api =
    55cc:	6863      	ldr	r3, [r4, #4]
	return api->erase(dev, offset, size);
    55ce:	689b      	ldr	r3, [r3, #8]
    55d0:	463a      	mov	r2, r7
    55d2:	4620      	mov	r0, r4
    55d4:	4798      	blx	r3
    55d6:	4680      	mov	r8, r0
	const struct flash_driver_api *api =
    55d8:	6863      	ldr	r3, [r4, #4]
	return api->write_protection(dev, enable);
    55da:	68db      	ldr	r3, [r3, #12]
    55dc:	2101      	movs	r1, #1
    55de:	4620      	mov	r0, r4
    55e0:	4798      	blx	r3

	/* Ignore errors here - this does not affect write operation */
	(void) flash_write_protection_set(flash_dev, true);

	return rc;
}
    55e2:	4640      	mov	r0, r8
    55e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	return (off <= fa->fa_size && off + len <= fa->fa_size);
    55e8:	2301      	movs	r3, #1
    55ea:	e7e2      	b.n	55b2 <flash_area_erase+0x1c>
		return -EINVAL;
    55ec:	f06f 0815 	mvn.w	r8, #21
    55f0:	e7f7      	b.n	55e2 <flash_area_erase+0x4c>

000055f2 <flash_area_align>:

u8_t flash_area_align(const struct flash_area *fa)
{
    55f2:	b508      	push	{r3, lr}
	struct device *dev;

	dev = device_get_binding(fa->fa_dev_name);
    55f4:	68c0      	ldr	r0, [r0, #12]
    55f6:	f7fe fc9f 	bl	3f38 <z_impl_device_get_binding>
 */
__syscall size_t flash_get_write_block_size(struct device *dev);

static inline size_t z_impl_flash_get_write_block_size(struct device *dev)
{
	const struct flash_driver_api *api =
    55fa:	6843      	ldr	r3, [r0, #4]

	return flash_get_write_block_size(dev);
}
    55fc:	7d18      	ldrb	r0, [r3, #20]
    55fe:	bd08      	pop	{r3, pc}

00005600 <clock_event_check_and_clean>:
#endif
}

NRF_STATIC_INLINE bool nrf_clock_event_check(NRF_CLOCK_Type const * p_reg, nrf_clock_event_t event)
{
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    5600:	f100 2350 	add.w	r3, r0, #1342197760	; 0x50005000
    5604:	681a      	ldr	r2, [r3, #0]
	bool ret = nrf_clock_event_check(NRF_CLOCK, evt) &&
    5606:	b13a      	cbz	r2, 5618 <clock_event_check_and_clean+0x18>
    return p_reg->INTENSET & mask;
    5608:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    560c:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
    5610:	4211      	tst	r1, r2
    5612:	d007      	beq.n	5624 <clock_event_check_and_clean+0x24>
    5614:	2201      	movs	r2, #1
    5616:	e000      	b.n	561a <clock_event_check_and_clean+0x1a>
    5618:	2200      	movs	r2, #0
	if (ret) {
    561a:	4610      	mov	r0, r2
    561c:	b10a      	cbz	r2, 5622 <clock_event_check_and_clean+0x22>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    561e:	2200      	movs	r2, #0
    5620:	601a      	str	r2, [r3, #0]
}
    5622:	4770      	bx	lr
	bool ret = nrf_clock_event_check(NRF_CLOCK, evt) &&
    5624:	2200      	movs	r2, #0
    5626:	e7f8      	b.n	561a <clock_event_check_and_clean+0x1a>

00005628 <clock_irqs_disable>:
    p_reg->INTENCLR = mask;
    5628:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    562c:	2203      	movs	r2, #3
    562e:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
    5632:	4770      	bx	lr

00005634 <clock_irqs_enable>:
    p_reg->INTENSET = mask;
    5634:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5638:	2203      	movs	r2, #3
    563a:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    563e:	4770      	bx	lr

00005640 <get_sub_data>:
	struct nrf_clock_control_data *data = dev->driver_data;
    5640:	6880      	ldr	r0, [r0, #8]
	return &data->subsys[type];
    5642:	eb01 0141 	add.w	r1, r1, r1, lsl #1
}
    5646:	eb00 0081 	add.w	r0, r0, r1, lsl #2
    564a:	4770      	bx	lr

0000564c <get_sub_config>:
						dev->config->config_info;
    564c:	6803      	ldr	r3, [r0, #0]
	const struct nrf_clock_control_config *config =
    564e:	6898      	ldr	r0, [r3, #8]
}
    5650:	eb00 1001 	add.w	r0, r0, r1, lsl #4
    5654:	4770      	bx	lr

00005656 <get_status>:
{
    5656:	b508      	push	{r3, lr}
	data = get_sub_data(dev, type);
    5658:	b2c9      	uxtb	r1, r1
    565a:	f7ff fff1 	bl	5640 <get_sub_data>
	if (data->started) {
    565e:	7a43      	ldrb	r3, [r0, #9]
    5660:	b91b      	cbnz	r3, 566a <get_status+0x14>
	if (data->ref > 0) {
    5662:	7a03      	ldrb	r3, [r0, #8]
    5664:	b91b      	cbnz	r3, 566e <get_status+0x18>
	return CLOCK_CONTROL_STATUS_OFF;
    5666:	2001      	movs	r0, #1
}
    5668:	bd08      	pop	{r3, pc}
		return CLOCK_CONTROL_STATUS_ON;
    566a:	2002      	movs	r0, #2
    566c:	e7fc      	b.n	5668 <get_status+0x12>
		return CLOCK_CONTROL_STATUS_STARTING;
    566e:	2000      	movs	r0, #0
    5670:	e7fa      	b.n	5668 <get_status+0x12>

00005672 <clock_stop>:
{
    5672:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5674:	4605      	mov	r5, r0
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
    5676:	b2cc      	uxtb	r4, r1
	config = get_sub_config(dev, type);
    5678:	4621      	mov	r1, r4
    567a:	f7ff ffe7 	bl	564c <get_sub_config>
    567e:	4606      	mov	r6, r0
	data = get_sub_data(dev, type);
    5680:	4621      	mov	r1, r4
    5682:	4628      	mov	r0, r5
    5684:	f7ff ffdc 	bl	5640 <get_sub_data>
    5688:	f04f 0320 	mov.w	r3, #32
    568c:	f3ef 8711 	mrs	r7, BASEPRI
    5690:	f383 8811 	msr	BASEPRI, r3
    5694:	f3bf 8f6f 	isb	sy
	if (data->ref == 0) {
    5698:	7a03      	ldrb	r3, [r0, #8]
    569a:	b1e3      	cbz	r3, 56d6 <clock_stop+0x64>
    569c:	4604      	mov	r4, r0
	data->ref--;
    569e:	3b01      	subs	r3, #1
    56a0:	b2db      	uxtb	r3, r3
    56a2:	7203      	strb	r3, [r0, #8]
	if (data->ref == 0) {
    56a4:	b9d3      	cbnz	r3, 56dc <clock_stop+0x6a>
	list->head = NULL;
    56a6:	6003      	str	r3, [r0, #0]
	list->tail = NULL;
    56a8:	6043      	str	r3, [r0, #4]
		do_stop =  (config->stop_handler) ?
    56aa:	6873      	ldr	r3, [r6, #4]
				config->stop_handler(dev) : true;
    56ac:	b113      	cbz	r3, 56b4 <clock_stop+0x42>
    56ae:	4628      	mov	r0, r5
    56b0:	4798      	blx	r3
    56b2:	b148      	cbz	r0, 56c8 <clock_stop+0x56>
			nrf_clock_task_trigger(NRF_CLOCK, config->stop_tsk);
    56b4:	7af3      	ldrb	r3, [r6, #11]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    56b6:	f103 2350 	add.w	r3, r3, #1342197760	; 0x50005000
    56ba:	2201      	movs	r2, #1
    56bc:	601a      	str	r2, [r3, #0]
			nrf_clock_event_clear(NRF_CLOCK, config->started_evt);
    56be:	8933      	ldrh	r3, [r6, #8]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    56c0:	f103 2350 	add.w	r3, r3, #1342197760	; 0x50005000
    56c4:	2200      	movs	r2, #0
    56c6:	601a      	str	r2, [r3, #0]
		data->started = false;
    56c8:	2000      	movs	r0, #0
    56ca:	7260      	strb	r0, [r4, #9]
	__asm__ volatile(
    56cc:	f387 8811 	msr	BASEPRI, r7
    56d0:	f3bf 8f6f 	isb	sy
}
    56d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		err = -EALREADY;
    56d6:	f06f 0044 	mvn.w	r0, #68	; 0x44
    56da:	e7f7      	b.n	56cc <clock_stop+0x5a>
	int err = 0;
    56dc:	2000      	movs	r0, #0
    56de:	e7f5      	b.n	56cc <clock_stop+0x5a>

000056e0 <is_in_list>:
	return list->head;
    56e0:	6803      	ldr	r3, [r0, #0]
		if (item == node) {
    56e2:	428b      	cmp	r3, r1
    56e4:	d005      	beq.n	56f2 <is_in_list+0x12>
Z_GENLIST_PEEK_NEXT(slist, snode)
    56e6:	b133      	cbz	r3, 56f6 <is_in_list+0x16>
	return node->next;
    56e8:	681b      	ldr	r3, [r3, #0]
	} while (item);
    56ea:	2b00      	cmp	r3, #0
    56ec:	d1f9      	bne.n	56e2 <is_in_list+0x2>
	return false;
    56ee:	2000      	movs	r0, #0
    56f0:	4770      	bx	lr
			return true;
    56f2:	2001      	movs	r0, #1
    56f4:	4770      	bx	lr
	return false;
    56f6:	2000      	movs	r0, #0
}
    56f8:	4770      	bx	lr

000056fa <list_append>:
	__asm__ volatile(
    56fa:	f04f 0320 	mov.w	r3, #32
    56fe:	f3ef 8211 	mrs	r2, BASEPRI
    5702:	f383 8811 	msr	BASEPRI, r3
    5706:	f3bf 8f6f 	isb	sy
	parent->next = child;
    570a:	2300      	movs	r3, #0
    570c:	600b      	str	r3, [r1, #0]
	return list->tail;
    570e:	6843      	ldr	r3, [r0, #4]
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
    5710:	b133      	cbz	r3, 5720 <list_append+0x26>
	parent->next = child;
    5712:	6019      	str	r1, [r3, #0]
	list->tail = node;
    5714:	6041      	str	r1, [r0, #4]
	__asm__ volatile(
    5716:	f382 8811 	msr	BASEPRI, r2
    571a:	f3bf 8f6f 	isb	sy
}
    571e:	4770      	bx	lr
    5720:	6041      	str	r1, [r0, #4]
	list->head = node;
    5722:	6001      	str	r1, [r0, #0]
}
    5724:	e7f7      	b.n	5716 <list_append+0x1c>

00005726 <list_get>:
{
    5726:	4603      	mov	r3, r0
	__asm__ volatile(
    5728:	f04f 0120 	mov.w	r1, #32
    572c:	f3ef 8211 	mrs	r2, BASEPRI
    5730:	f381 8811 	msr	BASEPRI, r1
    5734:	f3bf 8f6f 	isb	sy
	return list->head;
    5738:	6800      	ldr	r0, [r0, #0]
 *
 * @return A pointer to the first node of the list (or NULL if empty)
 */
static inline sys_snode_t *sys_slist_get(sys_slist_t *list);

Z_GENLIST_GET(slist, snode)
    573a:	b168      	cbz	r0, 5758 <list_get+0x32>
    573c:	b410      	push	{r4}
	return node->next;
    573e:	6801      	ldr	r1, [r0, #0]
	list->head = node;
    5740:	6019      	str	r1, [r3, #0]
	return list->tail;
    5742:	685c      	ldr	r4, [r3, #4]
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    5744:	42a0      	cmp	r0, r4
    5746:	d005      	beq.n	5754 <list_get+0x2e>
	__asm__ volatile(
    5748:	f382 8811 	msr	BASEPRI, r2
    574c:	f3bf 8f6f 	isb	sy
}
    5750:	bc10      	pop	{r4}
    5752:	4770      	bx	lr
	list->tail = node;
    5754:	6059      	str	r1, [r3, #4]
}
    5756:	e7f7      	b.n	5748 <list_get+0x22>
    5758:	f382 8811 	msr	BASEPRI, r2
    575c:	f3bf 8f6f 	isb	sy
    5760:	4770      	bx	lr

00005762 <clkstarted_handle>:
{
    5762:	b538      	push	{r3, r4, r5, lr}
    5764:	4605      	mov	r5, r0
	struct nrf_clock_control_sub_data *sub_data = get_sub_data(dev, type);
    5766:	f7ff ff6b 	bl	5640 <get_sub_data>
    576a:	4604      	mov	r4, r0
	sub_data->started = true;
    576c:	2301      	movs	r3, #1
    576e:	7243      	strb	r3, [r0, #9]
	while ((async_data = list_get(&sub_data->list)) != NULL) {
    5770:	4620      	mov	r0, r4
    5772:	f7ff ffd8 	bl	5726 <list_get>
    5776:	4603      	mov	r3, r0
    5778:	b120      	cbz	r0, 5784 <clkstarted_handle+0x22>
		async_data->cb(dev, async_data->user_data);
    577a:	685a      	ldr	r2, [r3, #4]
    577c:	6899      	ldr	r1, [r3, #8]
    577e:	4628      	mov	r0, r5
    5780:	4790      	blx	r2
    5782:	e7f5      	b.n	5770 <clkstarted_handle+0xe>
}
    5784:	bd38      	pop	{r3, r4, r5, pc}

00005786 <clock_async_start>:
{
    5786:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    578a:	4680      	mov	r8, r0
    578c:	4615      	mov	r5, r2
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
    578e:	b2cf      	uxtb	r7, r1
	config = get_sub_config(dev, type);
    5790:	4639      	mov	r1, r7
    5792:	f7ff ff5b 	bl	564c <get_sub_config>
    5796:	4681      	mov	r9, r0
	clk_data = get_sub_data(dev, type);
    5798:	4639      	mov	r1, r7
    579a:	4640      	mov	r0, r8
    579c:	f7ff ff50 	bl	5640 <get_sub_data>
    57a0:	4606      	mov	r6, r0
	if ((data != NULL)
    57a2:	b125      	cbz	r5, 57ae <clock_async_start+0x28>
	    && is_in_list(&clk_data->list, &data->node)) {
    57a4:	4629      	mov	r1, r5
    57a6:	f7ff ff9b 	bl	56e0 <is_in_list>
    57aa:	2800      	cmp	r0, #0
    57ac:	d13e      	bne.n	582c <clock_async_start+0xa6>
	__asm__ volatile(
    57ae:	f04f 0220 	mov.w	r2, #32
    57b2:	f3ef 8311 	mrs	r3, BASEPRI
    57b6:	f382 8811 	msr	BASEPRI, r2
    57ba:	f3bf 8f6f 	isb	sy
	ref = ++clk_data->ref;
    57be:	7a34      	ldrb	r4, [r6, #8]
    57c0:	3401      	adds	r4, #1
    57c2:	b2e4      	uxtb	r4, r4
    57c4:	7234      	strb	r4, [r6, #8]
	__asm__ volatile(
    57c6:	f383 8811 	msr	BASEPRI, r3
    57ca:	f3bf 8f6f 	isb	sy
	if (data) {
    57ce:	b17d      	cbz	r5, 57f0 <clock_async_start+0x6a>
		clock_irqs_disable();
    57d0:	f7ff ff2a 	bl	5628 <clock_irqs_disable>
		already_started = clk_data->started;
    57d4:	f896 a009 	ldrb.w	sl, [r6, #9]
		if (!already_started) {
    57d8:	f1ba 0f00 	cmp.w	sl, #0
    57dc:	d00d      	beq.n	57fa <clock_async_start+0x74>
		clock_irqs_enable();
    57de:	f7ff ff29 	bl	5634 <clock_irqs_enable>
		if (already_started) {
    57e2:	f1ba 0f00 	cmp.w	sl, #0
    57e6:	d003      	beq.n	57f0 <clock_async_start+0x6a>
			data->cb(dev, data->user_data);
    57e8:	686b      	ldr	r3, [r5, #4]
    57ea:	68a9      	ldr	r1, [r5, #8]
    57ec:	4640      	mov	r0, r8
    57ee:	4798      	blx	r3
	if (ref == 1) {
    57f0:	2c01      	cmp	r4, #1
    57f2:	d007      	beq.n	5804 <clock_async_start+0x7e>
	return 0;
    57f4:	2000      	movs	r0, #0
}
    57f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			list_append(&clk_data->list, &data->node);
    57fa:	4629      	mov	r1, r5
    57fc:	4630      	mov	r0, r6
    57fe:	f7ff ff7c 	bl	56fa <list_append>
    5802:	e7ec      	b.n	57de <clock_async_start+0x58>
		do_start =  (config->start_handler) ?
    5804:	f8d9 3000 	ldr.w	r3, [r9]
				config->start_handler(dev) : true;
    5808:	b113      	cbz	r3, 5810 <clock_async_start+0x8a>
    580a:	4640      	mov	r0, r8
    580c:	4798      	blx	r3
    580e:	b138      	cbz	r0, 5820 <clock_async_start+0x9a>
			nrf_clock_task_trigger(NRF_CLOCK,
    5810:	f899 300a 	ldrb.w	r3, [r9, #10]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5814:	f103 2350 	add.w	r3, r3, #1342197760	; 0x50005000
    5818:	2201      	movs	r2, #1
    581a:	601a      	str	r2, [r3, #0]
	return 0;
    581c:	2000      	movs	r0, #0
}
    581e:	e7ea      	b.n	57f6 <clock_async_start+0x70>
			clkstarted_handle(dev, type);
    5820:	4639      	mov	r1, r7
    5822:	4640      	mov	r0, r8
    5824:	f7ff ff9d 	bl	5762 <clkstarted_handle>
	return 0;
    5828:	2000      	movs	r0, #0
    582a:	e7e4      	b.n	57f6 <clock_async_start+0x70>
		return -EBUSY;
    582c:	f06f 000f 	mvn.w	r0, #15
    5830:	e7e1      	b.n	57f6 <clock_async_start+0x70>

00005832 <clock_start>:
{
    5832:	b508      	push	{r3, lr}
	return clock_async_start(dev, sub_system, NULL);
    5834:	2200      	movs	r2, #0
    5836:	f7ff ffa6 	bl	5786 <clock_async_start>
}
    583a:	bd08      	pop	{r3, pc}

0000583c <clk_init>:
{
    583c:	b538      	push	{r3, r4, r5, lr}
    583e:	4605      	mov	r5, r0
	IRQ_CONNECT(DT_INST_0_NORDIC_NRF_CLOCK_IRQ_0,
    5840:	2200      	movs	r2, #0
    5842:	2101      	movs	r1, #1
    5844:	2005      	movs	r0, #5
    5846:	f7fc fc05 	bl	2054 <z_arm_irq_priority_set>
	irq_enable(DT_INST_0_NORDIC_NRF_CLOCK_IRQ_0);
    584a:	2005      	movs	r0, #5
    584c:	f7fc fbf2 	bl	2034 <arch_irq_enable>
    return false;
}

NRF_STATIC_INLINE void nrf_clock_lf_src_set(NRF_CLOCK_Type * p_reg, nrf_clock_lfclk_t source)
{
    p_reg->LFCLKSRC = (uint32_t)(source);
    5850:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5854:	2202      	movs	r2, #2
    5856:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
	clock_irqs_enable();
    585a:	f7ff feeb 	bl	5634 <clock_irqs_enable>
	for (enum clock_control_nrf_type i = 0;
    585e:	2400      	movs	r4, #0
    5860:	e008      	b.n	5874 <clk_init+0x38>
		sys_slist_init(&(get_sub_data(dev, i)->list));
    5862:	4621      	mov	r1, r4
    5864:	4628      	mov	r0, r5
    5866:	f7ff feeb 	bl	5640 <get_sub_data>
	list->head = NULL;
    586a:	2300      	movs	r3, #0
    586c:	6003      	str	r3, [r0, #0]
	list->tail = NULL;
    586e:	6043      	str	r3, [r0, #4]
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
    5870:	3401      	adds	r4, #1
    5872:	b2e4      	uxtb	r4, r4
	for (enum clock_control_nrf_type i = 0;
    5874:	2c01      	cmp	r4, #1
    5876:	d9f4      	bls.n	5862 <clk_init+0x26>
}
    5878:	2000      	movs	r0, #0
    587a:	bd38      	pop	{r3, r4, r5, pc}

0000587c <z_clock_isr>:
/* Weak-linked noop defaults for optional driver interfaces: */

void __weak z_clock_isr(void *arg)
{
	__ASSERT_NO_MSG(false);
}
    587c:	4770      	bx	lr

0000587e <sys_clock_disable>:
{
}

void __weak sys_clock_disable(void)
{
}
    587e:	4770      	bx	lr

00005880 <counter_sub>:
	return (a - b) & COUNTER_MAX;
    5880:	1a40      	subs	r0, r0, r1
}
    5882:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    5886:	4770      	bx	lr

00005888 <z_irq_spurious>:
 * See z_arm_reserved().
 *
 * @return N/A
 */
void z_irq_spurious(void *unused)
{
    5888:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);
	z_arm_reserved();
    588a:	f7fc fbff 	bl	208c <z_arm_bus_fault>
}
    588e:	bd08      	pop	{r3, pc}

00005890 <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    5890:	b508      	push	{r3, lr}

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    5892:	f002 f8aa 	bl	79ea <z_fatal_error>
}
    5896:	bd08      	pop	{r3, pc}

00005898 <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    5898:	b508      	push	{r3, lr}
    589a:	4601      	mov	r1, r0
			reason = K_ERR_KERNEL_OOPS;
		}
	}

#endif /* CONFIG_USERSPACE */
	z_arm_fatal_error(reason, esf);
    589c:	6800      	ldr	r0, [r0, #0]
    589e:	f7ff fff7 	bl	5890 <z_arm_fatal_error>
}
    58a2:	bd08      	pop	{r3, pc}

000058a4 <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
    58a4:	b508      	push	{r3, lr}
	handler();
    58a6:	f7fc fbfb 	bl	20a0 <z_SysNmiOnReset>
	z_arm_exc_exit();
    58aa:	f7fc fb6d 	bl	1f88 <z_arm_exc_exit>
}
    58ae:	bd08      	pop	{r3, pc}

000058b0 <memory_fault_recoverable>:
}
    58b0:	2000      	movs	r0, #0
    58b2:	4770      	bx	lr

000058b4 <fault_handle>:
{
    58b4:	b508      	push	{r3, lr}
	*recoverable = false;
    58b6:	2300      	movs	r3, #0
    58b8:	7013      	strb	r3, [r2, #0]
	switch (fault) {
    58ba:	1ecb      	subs	r3, r1, #3
    58bc:	2b03      	cmp	r3, #3
    58be:	d812      	bhi.n	58e6 <fault_handle+0x32>
    58c0:	e8df f003 	tbb	[pc, r3]
    58c4:	0e0a0602 	.word	0x0e0a0602
		reason = hard_fault(esf, recoverable);
    58c8:	4611      	mov	r1, r2
    58ca:	f7fc fc8f 	bl	21ec <hard_fault>
}
    58ce:	bd08      	pop	{r3, pc}
		reason = mem_manage_fault(esf, 0, recoverable);
    58d0:	2100      	movs	r1, #0
    58d2:	f7fc fc2b 	bl	212c <mem_manage_fault>
		break;
    58d6:	e7fa      	b.n	58ce <fault_handle+0x1a>
		reason = bus_fault(esf, 0, recoverable);
    58d8:	2100      	movs	r1, #0
    58da:	f7fc fc4b 	bl	2174 <bus_fault>
		break;
    58de:	e7f6      	b.n	58ce <fault_handle+0x1a>
		reason = usage_fault(esf);
    58e0:	f7fc fc72 	bl	21c8 <usage_fault>
		break;
    58e4:	e7f3      	b.n	58ce <fault_handle+0x1a>
	*recoverable = false;
    58e6:	2000      	movs	r0, #0
	return reason;
    58e8:	e7f1      	b.n	58ce <fault_handle+0x1a>

000058ea <z_arm_configure_dynamic_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_dynamic_mpu_regions(struct k_thread *thread)
{
    58ea:	b508      	push	{r3, lr}

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(
    58ec:	2100      	movs	r1, #0
    58ee:	4668      	mov	r0, sp
    58f0:	f000 f82e 	bl	5950 <arm_core_mpu_configure_dynamic_mpu_regions>
		(const struct k_mem_partition **)dynamic_regions,
		region_num);
}
    58f4:	bd08      	pop	{r3, pc}

000058f6 <mpu_partition_is_valid>:
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
    58f6:	6843      	ldr	r3, [r0, #4]
		&&
    58f8:	2b1f      	cmp	r3, #31
    58fa:	d90a      	bls.n	5912 <mpu_partition_is_valid+0x1c>
		&&
    58fc:	f013 0f1f 	tst.w	r3, #31
    5900:	d001      	beq.n	5906 <mpu_partition_is_valid+0x10>
		&&
    5902:	2000      	movs	r0, #0
    5904:	4770      	bx	lr
		((part->start &
    5906:	6803      	ldr	r3, [r0, #0]
		&&
    5908:	f013 0f1f 	tst.w	r3, #31
    590c:	d003      	beq.n	5916 <mpu_partition_is_valid+0x20>
    590e:	2000      	movs	r0, #0
    5910:	4770      	bx	lr
    5912:	2000      	movs	r0, #0
    5914:	4770      	bx	lr
    5916:	2001      	movs	r0, #1
}
    5918:	4770      	bx	lr

0000591a <mpu_configure_region>:
{
    591a:	b530      	push	{r4, r5, lr}
    591c:	b085      	sub	sp, #20
	region_conf.base = new_region->start;
    591e:	680b      	ldr	r3, [r1, #0]
    5920:	9300      	str	r3, [sp, #0]
	get_region_attr_from_k_mem_partition_info(&region_conf.attr,
    5922:	684c      	ldr	r4, [r1, #4]
	p_attr->rbar = attr->rbar &
    5924:	890d      	ldrh	r5, [r1, #8]
    5926:	f89d 2008 	ldrb.w	r2, [sp, #8]
    592a:	f365 0204 	bfi	r2, r5, #0, #5
	p_attr->mair_idx = attr->mair_idx;
    592e:	7a89      	ldrb	r1, [r1, #10]
    5930:	f361 1247 	bfi	r2, r1, #5, #3
    5934:	f88d 2008 	strb.w	r2, [sp, #8]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    5938:	f023 031f 	bic.w	r3, r3, #31
    593c:	4423      	add	r3, r4
    593e:	3b01      	subs	r3, #1
    5940:	f023 031f 	bic.w	r3, r3, #31
    5944:	9303      	str	r3, [sp, #12]
	return region_allocate_and_init(index,
    5946:	4669      	mov	r1, sp
    5948:	f7fc fd34 	bl	23b4 <region_allocate_and_init>
}
    594c:	b005      	add	sp, #20
    594e:	bd30      	pop	{r4, r5, pc}

00005950 <arm_core_mpu_configure_dynamic_mpu_regions>:
{
    5950:	b508      	push	{r3, lr}
	if (mpu_configure_dynamic_mpu_regions(dynamic_regions, regions_num)
    5952:	f7fc fe43 	bl	25dc <mpu_configure_dynamic_mpu_regions>
}
    5956:	bd08      	pop	{r3, pc}

00005958 <arm_cmse_mpu_region_get>:
__CMSE_TT_ASM ()

__extension__ static __inline __attribute__ ((__always_inline__))
cmse_address_info_t
cmse_TT (void *__p)
__CMSE_TT_ASM ()
    5958:	e840 f000 	tt	r0, r0

int arm_cmse_mpu_region_get(u32_t addr)
{
	cmse_address_info_t addr_info =	cmse_TT((void *)addr);

	if (addr_info.flags.mpu_region_valid) {
    595c:	f410 3f80 	tst.w	r0, #65536	; 0x10000
    5960:	d001      	beq.n	5966 <arm_cmse_mpu_region_get+0xe>
		return addr_info.flags.mpu_region;
    5962:	b2c0      	uxtb	r0, r0
    5964:	4770      	bx	lr
	}

	return -EINVAL;
    5966:	f06f 0015 	mvn.w	r0, #21
}
    596a:	4770      	bx	lr

0000596c <strcmp>:
 * @return negative # if <s1> < <s2>, 0 if <s1> == <s2>, else positive #
 */

int strcmp(const char *s1, const char *s2)
{
	while ((*s1 == *s2) && (*s1 != '\0')) {
    596c:	7803      	ldrb	r3, [r0, #0]
    596e:	780a      	ldrb	r2, [r1, #0]
    5970:	4293      	cmp	r3, r2
    5972:	d103      	bne.n	597c <strcmp+0x10>
    5974:	b113      	cbz	r3, 597c <strcmp+0x10>
		s1++;
    5976:	3001      	adds	r0, #1
		s2++;
    5978:	3101      	adds	r1, #1
    597a:	e7f7      	b.n	596c <strcmp>
	}

	return *s1 - *s2;
}
    597c:	1a98      	subs	r0, r3, r2
    597e:	4770      	bx	lr

00005980 <memcmp>:
int memcmp(const void *m1, const void *m2, size_t n)
{
	const char *c1 = m1;
	const char *c2 = m2;

	if (!n) {
    5980:	b17a      	cbz	r2, 59a2 <memcmp+0x22>
		return 0;
	}

	while ((--n > 0) && (*c1 == *c2)) {
    5982:	1e53      	subs	r3, r2, #1
    5984:	d00f      	beq.n	59a6 <memcmp+0x26>
{
    5986:	b410      	push	{r4}
	while ((--n > 0) && (*c1 == *c2)) {
    5988:	7804      	ldrb	r4, [r0, #0]
    598a:	780a      	ldrb	r2, [r1, #0]
    598c:	4294      	cmp	r4, r2
    598e:	d103      	bne.n	5998 <memcmp+0x18>
		c1++;
    5990:	3001      	adds	r0, #1
		c2++;
    5992:	3101      	adds	r1, #1
	while ((--n > 0) && (*c1 == *c2)) {
    5994:	3b01      	subs	r3, #1
    5996:	d1f7      	bne.n	5988 <memcmp+0x8>
	}

	return *c1 - *c2;
    5998:	7800      	ldrb	r0, [r0, #0]
    599a:	780b      	ldrb	r3, [r1, #0]
    599c:	1ac0      	subs	r0, r0, r3
}
    599e:	bc10      	pop	{r4}
    59a0:	4770      	bx	lr
		return 0;
    59a2:	2000      	movs	r0, #0
    59a4:	4770      	bx	lr
	return *c1 - *c2;
    59a6:	7800      	ldrb	r0, [r0, #0]
    59a8:	780b      	ldrb	r3, [r1, #0]
    59aa:	1ac0      	subs	r0, r0, r3
}
    59ac:	4770      	bx	lr

000059ae <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *_MLIBC_RESTRICT d, const void *_MLIBC_RESTRICT s, size_t n)
{
    59ae:	b410      	push	{r4}

	unsigned char *d_byte = (unsigned char *)d;
	const unsigned char *s_byte = (const unsigned char *)s;
	const uintptr_t mask = sizeof(mem_word_t) - 1;

	if ((((uintptr_t)d ^ (uintptr_t)s_byte) & mask) == 0) {
    59b0:	ea80 0301 	eor.w	r3, r0, r1
    59b4:	f013 0f03 	tst.w	r3, #3
    59b8:	d001      	beq.n	59be <memcpy+0x10>
	unsigned char *d_byte = (unsigned char *)d;
    59ba:	4603      	mov	r3, r0
    59bc:	e017      	b.n	59ee <memcpy+0x40>
    59be:	4603      	mov	r3, r0

		/* do byte-sized copying until word-aligned or finished */

		while (((uintptr_t)d_byte) & mask) {
    59c0:	f013 0f03 	tst.w	r3, #3
    59c4:	d00b      	beq.n	59de <memcpy+0x30>
			if (n == 0) {
    59c6:	b1a2      	cbz	r2, 59f2 <memcpy+0x44>
				return d;
			}
			*(d_byte++) = *(s_byte++);
    59c8:	f811 4b01 	ldrb.w	r4, [r1], #1
    59cc:	f803 4b01 	strb.w	r4, [r3], #1
			n--;
    59d0:	3a01      	subs	r2, #1
    59d2:	e7f5      	b.n	59c0 <memcpy+0x12>

		mem_word_t *d_word = (mem_word_t *)d_byte;
		const mem_word_t *s_word = (const mem_word_t *)s_byte;

		while (n >= sizeof(mem_word_t)) {
			*(d_word++) = *(s_word++);
    59d4:	f851 4b04 	ldr.w	r4, [r1], #4
    59d8:	f843 4b04 	str.w	r4, [r3], #4
			n -= sizeof(mem_word_t);
    59dc:	3a04      	subs	r2, #4
		while (n >= sizeof(mem_word_t)) {
    59de:	2a03      	cmp	r2, #3
    59e0:	d8f8      	bhi.n	59d4 <memcpy+0x26>
    59e2:	e004      	b.n	59ee <memcpy+0x40>
	}

	/* do byte-sized copying until finished */

	while (n > 0) {
		*(d_byte++) = *(s_byte++);
    59e4:	f811 4b01 	ldrb.w	r4, [r1], #1
    59e8:	f803 4b01 	strb.w	r4, [r3], #1
		n--;
    59ec:	3a01      	subs	r2, #1
	while (n > 0) {
    59ee:	2a00      	cmp	r2, #0
    59f0:	d1f8      	bne.n	59e4 <memcpy+0x36>
	}

	return d;
}
    59f2:	bc10      	pop	{r4}
    59f4:	4770      	bx	lr

000059f6 <memset>:
 *
 * @return pointer to start of buffer
 */

void *memset(void *buf, int c, size_t n)
{
    59f6:	b410      	push	{r4}
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    59f8:	b2cc      	uxtb	r4, r1
	unsigned char *d_byte = (unsigned char *)buf;
    59fa:	4603      	mov	r3, r0

	while (((uintptr_t)d_byte) & (sizeof(mem_word_t) - 1)) {
    59fc:	f013 0f03 	tst.w	r3, #3
    5a00:	d004      	beq.n	5a0c <memset+0x16>
		if (n == 0) {
    5a02:	b19a      	cbz	r2, 5a2c <memset+0x36>
			return buf;
		}
		*(d_byte++) = c_byte;
    5a04:	f803 4b01 	strb.w	r4, [r3], #1
		n--;
    5a08:	3a01      	subs	r2, #1
    5a0a:	e7f7      	b.n	59fc <memset+0x6>
	};

	/* do word-sized initialization as long as possible */

	mem_word_t *d_word = (mem_word_t *)d_byte;
	mem_word_t c_word = (mem_word_t)c_byte;
    5a0c:	b2c9      	uxtb	r1, r1

	c_word |= c_word << 8;
    5a0e:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
	c_word |= c_word << 16;
    5a12:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
#if Z_MEM_WORD_T_WIDTH > 32
	c_word |= c_word << 32;
#endif

	while (n >= sizeof(mem_word_t)) {
    5a16:	2a03      	cmp	r2, #3
    5a18:	d906      	bls.n	5a28 <memset+0x32>
		*(d_word++) = c_word;
    5a1a:	f843 1b04 	str.w	r1, [r3], #4
		n -= sizeof(mem_word_t);
    5a1e:	3a04      	subs	r2, #4
    5a20:	e7f9      	b.n	5a16 <memset+0x20>
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;

	while (n > 0) {
		*(d_byte++) = c_byte;
    5a22:	f803 4b01 	strb.w	r4, [r3], #1
		n--;
    5a26:	3a01      	subs	r2, #1
	while (n > 0) {
    5a28:	2a00      	cmp	r2, #0
    5a2a:	d1fa      	bne.n	5a22 <memset+0x2c>
	}

	return buf;
}
    5a2c:	bc10      	pop	{r4}
    5a2e:	4770      	bx	lr

00005a30 <_stdout_hook_default>:
}
    5a30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    5a34:	4770      	bx	lr

00005a36 <gpio_nrfx_write>:
{
    5a36:	b410      	push	{r4}
	return port->config->config_info;
    5a38:	6804      	ldr	r4, [r0, #0]
    5a3a:	68a4      	ldr	r4, [r4, #8]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    5a3c:	6824      	ldr	r4, [r4, #0]
	return port->driver_data;
    5a3e:	6880      	ldr	r0, [r0, #8]
	if (access_op == GPIO_ACCESS_BY_PORT) {
    5a40:	2901      	cmp	r1, #1
    5a42:	d00f      	beq.n	5a64 <gpio_nrfx_write+0x2e>
		if ((value > 0) ^ ((BIT(pin) & data->inverted) != 0)) {
    5a44:	3b00      	subs	r3, #0
    5a46:	bf18      	it	ne
    5a48:	2301      	movne	r3, #1
    5a4a:	69c1      	ldr	r1, [r0, #28]
    5a4c:	40d1      	lsrs	r1, r2
    5a4e:	f001 0101 	and.w	r1, r1, #1
    5a52:	428b      	cmp	r3, r1
    5a54:	d00a      	beq.n	5a6c <gpio_nrfx_write+0x36>
			nrf_gpio_port_out_set(reg, BIT(pin));
    5a56:	2301      	movs	r3, #1
    5a58:	fa03 f202 	lsl.w	r2, r3, r2
    p_reg->OUTSET = set_mask;
    5a5c:	60a2      	str	r2, [r4, #8]
}
    5a5e:	2000      	movs	r0, #0
    5a60:	bc10      	pop	{r4}
    5a62:	4770      	bx	lr
		nrf_gpio_port_out_write(reg, value ^ data->inverted);
    5a64:	69c2      	ldr	r2, [r0, #28]
    5a66:	4053      	eors	r3, r2
    p_reg->OUT = value;
    5a68:	6063      	str	r3, [r4, #4]
}
    5a6a:	e7f8      	b.n	5a5e <gpio_nrfx_write+0x28>
			nrf_gpio_port_out_clear(reg, BIT(pin));
    5a6c:	2301      	movs	r3, #1
    5a6e:	fa03 f202 	lsl.w	r2, r3, r2
}


NRF_STATIC_INLINE void nrf_gpio_port_out_clear(NRF_GPIO_Type * p_reg, uint32_t clr_mask)
{
    p_reg->OUTCLR = clr_mask;
    5a72:	60e2      	str	r2, [r4, #12]
}
    5a74:	e7f3      	b.n	5a5e <gpio_nrfx_write+0x28>

00005a76 <gpio_nrfx_read>:
{
    5a76:	b4f0      	push	{r4, r5, r6, r7}
    5a78:	4604      	mov	r4, r0
	return port->config->config_info;
    5a7a:	6800      	ldr	r0, [r0, #0]
    5a7c:	6880      	ldr	r0, [r0, #8]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    5a7e:	6805      	ldr	r5, [r0, #0]
	return port->driver_data;
    5a80:	68a6      	ldr	r6, [r4, #8]
    return p_reg->DIR;
    5a82:	696f      	ldr	r7, [r5, #20]
    return p_reg->IN;
    5a84:	692c      	ldr	r4, [r5, #16]
    return p_reg->OUT;
    5a86:	6868      	ldr	r0, [r5, #4]
	u32_t port_val = (port_in | port_out) ^ data->inverted;
    5a88:	4060      	eors	r0, r4
    5a8a:	4038      	ands	r0, r7
    5a8c:	4060      	eors	r0, r4
    5a8e:	69f4      	ldr	r4, [r6, #28]
    5a90:	4060      	eors	r0, r4
	if (access_op == GPIO_ACCESS_BY_PORT) {
    5a92:	2901      	cmp	r1, #1
    5a94:	d006      	beq.n	5aa4 <gpio_nrfx_read+0x2e>
		*value = (port_val & BIT(pin)) ? 1 : 0;
    5a96:	40d0      	lsrs	r0, r2
    5a98:	f000 0001 	and.w	r0, r0, #1
    5a9c:	6018      	str	r0, [r3, #0]
}
    5a9e:	2000      	movs	r0, #0
    5aa0:	bcf0      	pop	{r4, r5, r6, r7}
    5aa2:	4770      	bx	lr
		*value = port_val;
    5aa4:	6018      	str	r0, [r3, #0]
    5aa6:	e7fa      	b.n	5a9e <gpio_nrfx_read+0x28>

00005aa8 <gpio_nrfx_manage_callback>:
{
    5aa8:	b430      	push	{r4, r5}
	return port->driver_data;
    5aaa:	6880      	ldr	r0, [r0, #8]
	return list->head;
    5aac:	6803      	ldr	r3, [r0, #0]
					bool set)
{
	__ASSERT(callback, "No callback!");
	__ASSERT(callback->handler, "No callback handler!");

	if (!sys_slist_is_empty(callbacks)) {
    5aae:	b1db      	cbz	r3, 5ae8 <gpio_nrfx_manage_callback+0x40>
		if (!sys_slist_find_and_remove(callbacks, &callback->node)) {
    5ab0:	460d      	mov	r5, r1
 * @return true if node was removed
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    5ab2:	2400      	movs	r4, #0
    5ab4:	e00a      	b.n	5acc <gpio_nrfx_manage_callback+0x24>
	return node->next;
    5ab6:	680b      	ldr	r3, [r1, #0]
	list->head = node;
    5ab8:	6003      	str	r3, [r0, #0]
	return list->tail;
    5aba:	6844      	ldr	r4, [r0, #4]
Z_GENLIST_REMOVE(slist, snode)
    5abc:	42a1      	cmp	r1, r4
    5abe:	d10f      	bne.n	5ae0 <gpio_nrfx_manage_callback+0x38>
	list->tail = node;
    5ac0:	6043      	str	r3, [r0, #4]
}
    5ac2:	e00d      	b.n	5ae0 <gpio_nrfx_manage_callback+0x38>
	list->tail = node;
    5ac4:	6044      	str	r4, [r0, #4]
}
    5ac6:	e00b      	b.n	5ae0 <gpio_nrfx_manage_callback+0x38>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    5ac8:	461c      	mov	r4, r3
    5aca:	681b      	ldr	r3, [r3, #0]
    5acc:	b15b      	cbz	r3, 5ae6 <gpio_nrfx_manage_callback+0x3e>
    5ace:	429d      	cmp	r5, r3
    5ad0:	d1fa      	bne.n	5ac8 <gpio_nrfx_manage_callback+0x20>
Z_GENLIST_REMOVE(slist, snode)
    5ad2:	2c00      	cmp	r4, #0
    5ad4:	d0ef      	beq.n	5ab6 <gpio_nrfx_manage_callback+0xe>
	return node->next;
    5ad6:	680b      	ldr	r3, [r1, #0]
	parent->next = child;
    5ad8:	6023      	str	r3, [r4, #0]
	return list->tail;
    5ada:	6843      	ldr	r3, [r0, #4]
Z_GENLIST_REMOVE(slist, snode)
    5adc:	4299      	cmp	r1, r3
    5ade:	d0f1      	beq.n	5ac4 <gpio_nrfx_manage_callback+0x1c>
	parent->next = child;
    5ae0:	2300      	movs	r3, #0
    5ae2:	600b      	str	r3, [r1, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    5ae4:	e000      	b.n	5ae8 <gpio_nrfx_manage_callback+0x40>
			if (!set) {
    5ae6:	b152      	cbz	r2, 5afe <gpio_nrfx_manage_callback+0x56>
				return -EINVAL;
			}
		}
	}

	if (set) {
    5ae8:	b162      	cbz	r2, 5b04 <gpio_nrfx_manage_callback+0x5c>
	return list->head;
    5aea:	6803      	ldr	r3, [r0, #0]
	parent->next = child;
    5aec:	600b      	str	r3, [r1, #0]
	list->head = node;
    5aee:	6001      	str	r1, [r0, #0]
	return list->tail;
    5af0:	6843      	ldr	r3, [r0, #4]
Z_GENLIST_PREPEND(slist, snode)
    5af2:	b10b      	cbz	r3, 5af8 <gpio_nrfx_manage_callback+0x50>
		sys_slist_prepend(callbacks, &callback->node);
	}

	return 0;
    5af4:	2000      	movs	r0, #0
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    5af6:	e006      	b.n	5b06 <gpio_nrfx_manage_callback+0x5e>
	list->tail = node;
    5af8:	6041      	str	r1, [r0, #4]
    5afa:	2000      	movs	r0, #0
}
    5afc:	e003      	b.n	5b06 <gpio_nrfx_manage_callback+0x5e>
				return -EINVAL;
    5afe:	f06f 0015 	mvn.w	r0, #21
    5b02:	e000      	b.n	5b06 <gpio_nrfx_manage_callback+0x5e>
	return 0;
    5b04:	2000      	movs	r0, #0
}
    5b06:	bc30      	pop	{r4, r5}
    5b08:	4770      	bx	lr

00005b0a <gpio_nrfx_pin_manage_callback>:
{
    5b0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5b0e:	4606      	mov	r6, r0
    5b10:	461f      	mov	r7, r3
	return port->driver_data;
    5b12:	6885      	ldr	r5, [r0, #8]
	if (access_op == GPIO_ACCESS_BY_PORT) {
    5b14:	2901      	cmp	r1, #1
    5b16:	d003      	beq.n	5b20 <gpio_nrfx_pin_manage_callback+0x16>
		from_pin = pin;
    5b18:	b2d4      	uxtb	r4, r2
		to_pin   = pin;
    5b1a:	46a0      	mov	r8, r4
	int res = 0;
    5b1c:	2300      	movs	r3, #0
	for (u8_t curr_pin = from_pin; curr_pin <= to_pin; ++curr_pin) {
    5b1e:	e011      	b.n	5b44 <gpio_nrfx_pin_manage_callback+0x3a>
		to_pin   = 31U;
    5b20:	f04f 081f 	mov.w	r8, #31
		from_pin = 0U;
    5b24:	2400      	movs	r4, #0
    5b26:	e7f9      	b.n	5b1c <gpio_nrfx_pin_manage_callback+0x12>
		WRITE_BIT(data->int_en, curr_pin, enable);
    5b28:	68ea      	ldr	r2, [r5, #12]
    5b2a:	2301      	movs	r3, #1
    5b2c:	40a3      	lsls	r3, r4
    5b2e:	ea22 0203 	bic.w	r2, r2, r3
    5b32:	60ea      	str	r2, [r5, #12]
		res = gpiote_pin_int_cfg(port, curr_pin);
    5b34:	4621      	mov	r1, r4
    5b36:	4630      	mov	r0, r6
    5b38:	f7fc fe24 	bl	2784 <gpiote_pin_int_cfg>
		if (res != 0) {
    5b3c:	4603      	mov	r3, r0
    5b3e:	b950      	cbnz	r0, 5b56 <gpio_nrfx_pin_manage_callback+0x4c>
	for (u8_t curr_pin = from_pin; curr_pin <= to_pin; ++curr_pin) {
    5b40:	3401      	adds	r4, #1
    5b42:	b2e4      	uxtb	r4, r4
    5b44:	45a0      	cmp	r8, r4
    5b46:	d306      	bcc.n	5b56 <gpio_nrfx_pin_manage_callback+0x4c>
		WRITE_BIT(data->int_en, curr_pin, enable);
    5b48:	2f00      	cmp	r7, #0
    5b4a:	d0ed      	beq.n	5b28 <gpio_nrfx_pin_manage_callback+0x1e>
    5b4c:	68ea      	ldr	r2, [r5, #12]
    5b4e:	2301      	movs	r3, #1
    5b50:	40a3      	lsls	r3, r4
    5b52:	431a      	orrs	r2, r3
    5b54:	e7ed      	b.n	5b32 <gpio_nrfx_pin_manage_callback+0x28>
}
    5b56:	4618      	mov	r0, r3
    5b58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00005b5c <gpio_nrfx_pin_enable_callback>:
{
    5b5c:	b508      	push	{r3, lr}
	return gpio_nrfx_pin_manage_callback(port, access_op, pin, true);
    5b5e:	2301      	movs	r3, #1
    5b60:	f7ff ffd3 	bl	5b0a <gpio_nrfx_pin_manage_callback>
}
    5b64:	bd08      	pop	{r3, pc}

00005b66 <gpio_nrfx_pin_disable_callback>:
{
    5b66:	b508      	push	{r3, lr}
	return gpio_nrfx_pin_manage_callback(port, access_op, pin, false);
    5b68:	2300      	movs	r3, #0
    5b6a:	f7ff ffce 	bl	5b0a <gpio_nrfx_pin_manage_callback>
}
    5b6e:	bd08      	pop	{r3, pc}

00005b70 <flash_nrf_write_protection>:
}
    5b70:	2000      	movs	r0, #0
    5b72:	4770      	bx	lr

00005b74 <shift_write_context>:
	return (e_ctx->len > 0) ? FLASH_OP_ONGOING : FLASH_OP_DONE;
}

static void shift_write_context(u32_t shift, struct flash_context *w_ctx)
{
	w_ctx->flash_addr += shift;
    5b74:	684b      	ldr	r3, [r1, #4]
    5b76:	4403      	add	r3, r0
    5b78:	604b      	str	r3, [r1, #4]
	w_ctx->data_addr += shift;
    5b7a:	680b      	ldr	r3, [r1, #0]
    5b7c:	4403      	add	r3, r0
    5b7e:	600b      	str	r3, [r1, #0]
	w_ctx->len -= shift;
    5b80:	688b      	ldr	r3, [r1, #8]
    5b82:	1a18      	subs	r0, r3, r0
    5b84:	6088      	str	r0, [r1, #8]
}
    5b86:	4770      	bx	lr

00005b88 <erase_op>:
{
    5b88:	b538      	push	{r3, r4, r5, lr}
    5b8a:	4604      	mov	r4, r0
	u32_t pg_size = nrfx_nvmc_flash_page_size_get();
    5b8c:	f000 fa74 	bl	6078 <nrfx_nvmc_flash_page_size_get>
    5b90:	4605      	mov	r5, r0
		(void)nrfx_nvmc_page_erase(e_ctx->flash_addr);
    5b92:	6860      	ldr	r0, [r4, #4]
    5b94:	f7fd fab8 	bl	3108 <nrfx_nvmc_page_erase>
		e_ctx->len -= pg_size;
    5b98:	68a3      	ldr	r3, [r4, #8]
    5b9a:	1b5b      	subs	r3, r3, r5
    5b9c:	60a3      	str	r3, [r4, #8]
		e_ctx->flash_addr += pg_size;
    5b9e:	6862      	ldr	r2, [r4, #4]
    5ba0:	442a      	add	r2, r5
    5ba2:	6062      	str	r2, [r4, #4]
	} while (e_ctx->len > 0);
    5ba4:	2b00      	cmp	r3, #0
    5ba6:	d1f4      	bne.n	5b92 <erase_op+0xa>
}
    5ba8:	2000      	movs	r0, #0
    5baa:	bd38      	pop	{r3, r4, r5, pc}

00005bac <erase>:

	return FLASH_OP_DONE;
}

static int erase(u32_t addr, u32_t size)
{
    5bac:	b500      	push	{lr}
    5bae:	b085      	sub	sp, #20
	struct flash_context context = {
    5bb0:	2300      	movs	r3, #0
    5bb2:	9301      	str	r3, [sp, #4]
    5bb4:	9002      	str	r0, [sp, #8]
    5bb6:	9103      	str	r1, [sp, #12]
#if defined(CONFIG_SOC_FLASH_NRF_RADIO_SYNC)
		.enable_time_limit = 0 /* disable time limit */
#endif /* CONFIG_SOC_FLASH_NRF_RADIO_SYNC */
	};

	return	erase_op(&context);
    5bb8:	a801      	add	r0, sp, #4
    5bba:	f7ff ffe5 	bl	5b88 <erase_op>
}
    5bbe:	b005      	add	sp, #20
    5bc0:	f85d fb04 	ldr.w	pc, [sp], #4

00005bc4 <flash_nrf_erase>:
{
    5bc4:	b570      	push	{r4, r5, r6, lr}
    5bc6:	460c      	mov	r4, r1
    5bc8:	4615      	mov	r5, r2
	u32_t pg_size = nrfx_nvmc_flash_page_size_get();
    5bca:	f000 fa55 	bl	6078 <nrfx_nvmc_flash_page_size_get>
    5bce:	4606      	mov	r6, r0
	size_t flash_size = nrfx_nvmc_flash_size_get();
    5bd0:	f000 fa4e 	bl	6070 <nrfx_nvmc_flash_size_get>
	if (addr >= flash_size ||
    5bd4:	42a0      	cmp	r0, r4
    5bd6:	d919      	bls.n	5c0c <flash_nrf_erase+0x48>
    5bd8:	2c00      	cmp	r4, #0
    5bda:	db1a      	blt.n	5c12 <flash_nrf_erase+0x4e>
	    addr < 0 ||
    5bdc:	4285      	cmp	r5, r0
    5bde:	d81b      	bhi.n	5c18 <flash_nrf_erase+0x54>
	    (addr) + len > flash_size) {
    5be0:	192b      	adds	r3, r5, r4
	    len > flash_size ||
    5be2:	4298      	cmp	r0, r3
    5be4:	d31b      	bcc.n	5c1e <flash_nrf_erase+0x5a>
		if (((addr % pg_size) != 0) || ((size % pg_size) != 0)) {
    5be6:	fbb4 f3f6 	udiv	r3, r4, r6
    5bea:	fb06 4313 	mls	r3, r6, r3, r4
    5bee:	b9cb      	cbnz	r3, 5c24 <flash_nrf_erase+0x60>
    5bf0:	fbb5 f3f6 	udiv	r3, r5, r6
    5bf4:	fb06 5313 	mls	r3, r6, r3, r5
    5bf8:	b9bb      	cbnz	r3, 5c2a <flash_nrf_erase+0x66>
		if (!n_pages) {
    5bfa:	42ae      	cmp	r6, r5
    5bfc:	d901      	bls.n	5c02 <flash_nrf_erase+0x3e>
			return 0;
    5bfe:	2000      	movs	r0, #0
    5c00:	e006      	b.n	5c10 <flash_nrf_erase+0x4c>
		ret = erase(addr, size);
    5c02:	4629      	mov	r1, r5
    5c04:	4620      	mov	r0, r4
    5c06:	f7ff ffd1 	bl	5bac <erase>
	return ret;
    5c0a:	e001      	b.n	5c10 <flash_nrf_erase+0x4c>
		return -EINVAL;
    5c0c:	f06f 0015 	mvn.w	r0, #21
}
    5c10:	bd70      	pop	{r4, r5, r6, pc}
		return -EINVAL;
    5c12:	f06f 0015 	mvn.w	r0, #21
    5c16:	e7fb      	b.n	5c10 <flash_nrf_erase+0x4c>
    5c18:	f06f 0015 	mvn.w	r0, #21
    5c1c:	e7f8      	b.n	5c10 <flash_nrf_erase+0x4c>
    5c1e:	f06f 0015 	mvn.w	r0, #21
    5c22:	e7f5      	b.n	5c10 <flash_nrf_erase+0x4c>
			return -EINVAL;
    5c24:	f06f 0015 	mvn.w	r0, #21
    5c28:	e7f2      	b.n	5c10 <flash_nrf_erase+0x4c>
    5c2a:	f06f 0015 	mvn.w	r0, #21
    5c2e:	e7ef      	b.n	5c10 <flash_nrf_erase+0x4c>

00005c30 <write_op>:
{
    5c30:	b510      	push	{r4, lr}
    5c32:	4604      	mov	r4, r0
	while (w_ctx->len >= sizeof(u32_t)) {
    5c34:	68a3      	ldr	r3, [r4, #8]
    5c36:	2b03      	cmp	r3, #3
    5c38:	d909      	bls.n	5c4e <write_op+0x1e>
				     UNALIGNED_GET((u32_t *)w_ctx->data_addr));
    5c3a:	6823      	ldr	r3, [r4, #0]
		nrfx_nvmc_word_write(w_ctx->flash_addr,
    5c3c:	6819      	ldr	r1, [r3, #0]
    5c3e:	6860      	ldr	r0, [r4, #4]
    5c40:	f000 fa0a 	bl	6058 <nrfx_nvmc_word_write>
		shift_write_context(sizeof(u32_t), w_ctx);
    5c44:	4621      	mov	r1, r4
    5c46:	2004      	movs	r0, #4
    5c48:	f7ff ff94 	bl	5b74 <shift_write_context>
    5c4c:	e7f2      	b.n	5c34 <write_op+0x4>
	nvmc_wait_ready();
    5c4e:	f7fc ffa9 	bl	2ba4 <nvmc_wait_ready>
}
    5c52:	2000      	movs	r0, #0
    5c54:	bd10      	pop	{r4, pc}

00005c56 <write>:

static int write(off_t addr, const void *data, size_t len)
{
    5c56:	b500      	push	{lr}
    5c58:	b085      	sub	sp, #20
	struct flash_context context = {
    5c5a:	9101      	str	r1, [sp, #4]
    5c5c:	9002      	str	r0, [sp, #8]
    5c5e:	9203      	str	r2, [sp, #12]
#if defined(CONFIG_SOC_FLASH_NRF_RADIO_SYNC)
		.enable_time_limit = 0 /* disable time limit */
#endif /* CONFIG_SOC_FLASH_NRF_RADIO_SYNC */
	};

	return write_op(&context);
    5c60:	a801      	add	r0, sp, #4
    5c62:	f7ff ffe5 	bl	5c30 <write_op>
}
    5c66:	b005      	add	sp, #20
    5c68:	f85d fb04 	ldr.w	pc, [sp], #4

00005c6c <flash_nrf_write>:
{
    5c6c:	b570      	push	{r4, r5, r6, lr}
    5c6e:	460c      	mov	r4, r1
    5c70:	4616      	mov	r6, r2
    5c72:	461d      	mov	r5, r3
	size_t flash_size = nrfx_nvmc_flash_size_get();
    5c74:	f000 f9fc 	bl	6070 <nrfx_nvmc_flash_size_get>
	if (addr >= flash_size ||
    5c78:	4284      	cmp	r4, r0
    5c7a:	d215      	bcs.n	5ca8 <flash_nrf_write+0x3c>
    5c7c:	2c00      	cmp	r4, #0
    5c7e:	db16      	blt.n	5cae <flash_nrf_write+0x42>
	    addr < 0 ||
    5c80:	4285      	cmp	r5, r0
    5c82:	d817      	bhi.n	5cb4 <flash_nrf_write+0x48>
	    (addr) + len > flash_size) {
    5c84:	192b      	adds	r3, r5, r4
	    len > flash_size ||
    5c86:	4298      	cmp	r0, r3
    5c88:	d317      	bcc.n	5cba <flash_nrf_write+0x4e>
	if (!is_aligned_32(addr) || (len % sizeof(u32_t))) {
    5c8a:	f014 0f03 	tst.w	r4, #3
    5c8e:	d117      	bne.n	5cc0 <flash_nrf_write+0x54>
    5c90:	f015 0f03 	tst.w	r5, #3
    5c94:	d117      	bne.n	5cc6 <flash_nrf_write+0x5a>
	if (!len) {
    5c96:	b90d      	cbnz	r5, 5c9c <flash_nrf_write+0x30>
		return 0;
    5c98:	2000      	movs	r0, #0
    5c9a:	e007      	b.n	5cac <flash_nrf_write+0x40>
		ret = write(addr, data, len);
    5c9c:	462a      	mov	r2, r5
    5c9e:	4631      	mov	r1, r6
    5ca0:	4620      	mov	r0, r4
    5ca2:	f7ff ffd8 	bl	5c56 <write>
	return ret;
    5ca6:	e001      	b.n	5cac <flash_nrf_write+0x40>
		return -EINVAL;
    5ca8:	f06f 0015 	mvn.w	r0, #21
}
    5cac:	bd70      	pop	{r4, r5, r6, pc}
		return -EINVAL;
    5cae:	f06f 0015 	mvn.w	r0, #21
    5cb2:	e7fb      	b.n	5cac <flash_nrf_write+0x40>
    5cb4:	f06f 0015 	mvn.w	r0, #21
    5cb8:	e7f8      	b.n	5cac <flash_nrf_write+0x40>
    5cba:	f06f 0015 	mvn.w	r0, #21
    5cbe:	e7f5      	b.n	5cac <flash_nrf_write+0x40>
		return -EINVAL;
    5cc0:	f06f 0015 	mvn.w	r0, #21
    5cc4:	e7f2      	b.n	5cac <flash_nrf_write+0x40>
    5cc6:	f06f 0015 	mvn.w	r0, #21
    5cca:	e7ef      	b.n	5cac <flash_nrf_write+0x40>

00005ccc <flash_nrf_read>:
{
    5ccc:	b570      	push	{r4, r5, r6, lr}
    5cce:	460c      	mov	r4, r1
    5cd0:	4616      	mov	r6, r2
    5cd2:	461d      	mov	r5, r3
	size_t flash_size = nrfx_nvmc_flash_size_get();
    5cd4:	f000 f9cc 	bl	6070 <nrfx_nvmc_flash_size_get>
	if (addr >= flash_size ||
    5cd8:	42a0      	cmp	r0, r4
    5cda:	d910      	bls.n	5cfe <flash_nrf_read+0x32>
    5cdc:	2c00      	cmp	r4, #0
    5cde:	db11      	blt.n	5d04 <flash_nrf_read+0x38>
	    addr < 0 ||
    5ce0:	4285      	cmp	r5, r0
    5ce2:	d812      	bhi.n	5d0a <flash_nrf_read+0x3e>
	    (addr) + len > flash_size) {
    5ce4:	192b      	adds	r3, r5, r4
	    len > flash_size ||
    5ce6:	4298      	cmp	r0, r3
    5ce8:	d312      	bcc.n	5d10 <flash_nrf_read+0x44>
	if (!len) {
    5cea:	b90d      	cbnz	r5, 5cf0 <flash_nrf_read+0x24>
		return 0;
    5cec:	2000      	movs	r0, #0
    5cee:	e008      	b.n	5d02 <flash_nrf_read+0x36>
	memcpy(data, (void *)addr, len);
    5cf0:	462a      	mov	r2, r5
    5cf2:	4621      	mov	r1, r4
    5cf4:	4630      	mov	r0, r6
    5cf6:	f7ff fe5a 	bl	59ae <memcpy>
	return 0;
    5cfa:	2000      	movs	r0, #0
    5cfc:	e001      	b.n	5d02 <flash_nrf_read+0x36>
		return -EINVAL;
    5cfe:	f06f 0015 	mvn.w	r0, #21
}
    5d02:	bd70      	pop	{r4, r5, r6, pc}
		return -EINVAL;
    5d04:	f06f 0015 	mvn.w	r0, #21
    5d08:	e7fb      	b.n	5d02 <flash_nrf_read+0x36>
    5d0a:	f06f 0015 	mvn.w	r0, #21
    5d0e:	e7f8      	b.n	5d02 <flash_nrf_read+0x36>
    5d10:	f06f 0015 	mvn.w	r0, #21
    5d14:	e7f5      	b.n	5d02 <flash_nrf_read+0x36>

00005d16 <flash_page_foreach>:

	return count;
}

void flash_page_foreach(struct device *dev, flash_page_cb cb, void *data)
{
    5d16:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    5d1a:	b086      	sub	sp, #24
    5d1c:	4689      	mov	r9, r1
    5d1e:	4690      	mov	r8, r2
	const struct flash_driver_api *api = dev->driver_api;
    5d20:	6843      	ldr	r3, [r0, #4]
	const struct flash_pages_layout *layout;
	struct flash_pages_info page_info;
	size_t block, num_blocks, page = 0, i;
	off_t off = 0;

	api->page_layout(dev, &layout, &num_blocks);
    5d22:	691b      	ldr	r3, [r3, #16]
    5d24:	aa01      	add	r2, sp, #4
    5d26:	a905      	add	r1, sp, #20
    5d28:	4798      	blx	r3
	off_t off = 0;
    5d2a:	2400      	movs	r4, #0
	size_t block, num_blocks, page = 0, i;
    5d2c:	4626      	mov	r6, r4

	for (block = 0; block < num_blocks; block++) {
    5d2e:	46a2      	mov	sl, r4
    5d30:	9b01      	ldr	r3, [sp, #4]
    5d32:	4553      	cmp	r3, sl
    5d34:	d916      	bls.n	5d64 <flash_page_foreach+0x4e>
		const struct flash_pages_layout *l = &layout[block];
    5d36:	9f05      	ldr	r7, [sp, #20]
    5d38:	eb07 07ca 	add.w	r7, r7, sl, lsl #3
		page_info.size = l->pages_size;
    5d3c:	687b      	ldr	r3, [r7, #4]
    5d3e:	9303      	str	r3, [sp, #12]

		for (i = 0; i < l->pages_count; i++) {
    5d40:	2500      	movs	r5, #0
    5d42:	683b      	ldr	r3, [r7, #0]
    5d44:	42ab      	cmp	r3, r5
    5d46:	d90a      	bls.n	5d5e <flash_page_foreach+0x48>
			page_info.start_offset = off;
    5d48:	9402      	str	r4, [sp, #8]
			page_info.index = page;
    5d4a:	9604      	str	r6, [sp, #16]

			if (!cb(&page_info, data)) {
    5d4c:	4641      	mov	r1, r8
    5d4e:	a802      	add	r0, sp, #8
    5d50:	47c8      	blx	r9
    5d52:	b138      	cbz	r0, 5d64 <flash_page_foreach+0x4e>
				return;
			}

			off += page_info.size;
    5d54:	9b03      	ldr	r3, [sp, #12]
    5d56:	441c      	add	r4, r3
			page++;
    5d58:	3601      	adds	r6, #1
		for (i = 0; i < l->pages_count; i++) {
    5d5a:	3501      	adds	r5, #1
    5d5c:	e7f1      	b.n	5d42 <flash_page_foreach+0x2c>
	for (block = 0; block < num_blocks; block++) {
    5d5e:	f10a 0a01 	add.w	sl, sl, #1
    5d62:	e7e5      	b.n	5d30 <flash_page_foreach+0x1a>
		}
	}
}
    5d64:	b006      	add	sp, #24
    5d66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00005d6a <uarte_nrfx_isr_int>:
{
    5d6a:	b508      	push	{r3, lr}
	return dev->driver_data;
    5d6c:	6882      	ldr	r2, [r0, #8]
	return dev->config->config_info;
    5d6e:	6803      	ldr	r3, [r0, #0]
    5d70:	689b      	ldr	r3, [r3, #8]
	return config->uarte_regs;
    5d72:	681b      	ldr	r3, [r3, #0]
	if (data->int_driven->disable_tx_irq &&
    5d74:	6891      	ldr	r1, [r2, #8]
    5d76:	7b89      	ldrb	r1, [r1, #14]
    5d78:	b111      	cbz	r1, 5d80 <uarte_nrfx_isr_int+0x16>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5d7a:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    5d7e:	b959      	cbnz	r1, 5d98 <uarte_nrfx_isr_int+0x2e>
    5d80:	f8d3 1124 	ldr.w	r1, [r3, #292]	; 0x124
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ERROR)) {
    5d84:	b111      	cbz	r1, 5d8c <uarte_nrfx_isr_int+0x22>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5d86:	2100      	movs	r1, #0
    5d88:	f8c3 1124 	str.w	r1, [r3, #292]	; 0x124
	if (data->int_driven->cb) {
    5d8c:	6892      	ldr	r2, [r2, #8]
    5d8e:	6813      	ldr	r3, [r2, #0]
    5d90:	b10b      	cbz	r3, 5d96 <uarte_nrfx_isr_int+0x2c>
		data->int_driven->cb(data->int_driven->cb_data);
    5d92:	6850      	ldr	r0, [r2, #4]
    5d94:	4798      	blx	r3
}
    5d96:	bd08      	pop	{r3, pc}
    p_reg->INTENCLR = mask;
    5d98:	f44f 7180 	mov.w	r1, #256	; 0x100
    5d9c:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5da0:	2101      	movs	r1, #1
    5da2:	60d9      	str	r1, [r3, #12]
		data->int_driven->disable_tx_irq = false;
    5da4:	6893      	ldr	r3, [r2, #8]
    5da6:	2200      	movs	r2, #0
    5da8:	739a      	strb	r2, [r3, #14]
		return;
    5daa:	e7f4      	b.n	5d96 <uarte_nrfx_isr_int+0x2c>

00005dac <uarte_nrfx_configure>:
{
    5dac:	b570      	push	{r4, r5, r6, lr}
    5dae:	b082      	sub	sp, #8
    5db0:	4605      	mov	r5, r0
    5db2:	460c      	mov	r4, r1
	switch (cfg->stop_bits) {
    5db4:	794b      	ldrb	r3, [r1, #5]
    5db6:	2b01      	cmp	r3, #1
    5db8:	d006      	beq.n	5dc8 <uarte_nrfx_configure+0x1c>
    5dba:	2b03      	cmp	r3, #3
    5dbc:	d011      	beq.n	5de2 <uarte_nrfx_configure+0x36>
    5dbe:	f06f 0322 	mvn.w	r3, #34	; 0x22
}
    5dc2:	4618      	mov	r0, r3
    5dc4:	b002      	add	sp, #8
    5dc6:	bd70      	pop	{r4, r5, r6, pc}
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
    5dc8:	2300      	movs	r3, #0
    5dca:	f88d 3006 	strb.w	r3, [sp, #6]
	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    5dce:	79a3      	ldrb	r3, [r4, #6]
    5dd0:	2b03      	cmp	r3, #3
    5dd2:	d13c      	bne.n	5e4e <uarte_nrfx_configure+0xa2>
	switch (cfg->flow_ctrl) {
    5dd4:	79e3      	ldrb	r3, [r4, #7]
    5dd6:	b143      	cbz	r3, 5dea <uarte_nrfx_configure+0x3e>
    5dd8:	2b01      	cmp	r3, #1
    5dda:	d010      	beq.n	5dfe <uarte_nrfx_configure+0x52>
    5ddc:	f06f 0322 	mvn.w	r3, #34	; 0x22
    5de0:	e7ef      	b.n	5dc2 <uarte_nrfx_configure+0x16>
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    5de2:	2310      	movs	r3, #16
    5de4:	f88d 3006 	strb.w	r3, [sp, #6]
		break;
    5de8:	e7f1      	b.n	5dce <uarte_nrfx_configure+0x22>
		uarte_cfg.hwfc = NRF_UARTE_HWFC_DISABLED;
    5dea:	2300      	movs	r3, #0
    5dec:	f88d 3004 	strb.w	r3, [sp, #4]
	switch (cfg->parity) {
    5df0:	7923      	ldrb	r3, [r4, #4]
    5df2:	b163      	cbz	r3, 5e0e <uarte_nrfx_configure+0x62>
    5df4:	2b02      	cmp	r3, #2
    5df6:	d026      	beq.n	5e46 <uarte_nrfx_configure+0x9a>
    5df8:	f06f 0322 	mvn.w	r3, #34	; 0x22
    5dfc:	e7e1      	b.n	5dc2 <uarte_nrfx_configure+0x16>
	return dev->config->config_info;
    5dfe:	682b      	ldr	r3, [r5, #0]
    5e00:	689b      	ldr	r3, [r3, #8]
		if (get_dev_config(dev)->rts_cts_pins_set) {
    5e02:	791b      	ldrb	r3, [r3, #4]
    5e04:	b333      	cbz	r3, 5e54 <uarte_nrfx_configure+0xa8>
			uarte_cfg.hwfc = NRF_UARTE_HWFC_ENABLED;
    5e06:	2301      	movs	r3, #1
    5e08:	f88d 3004 	strb.w	r3, [sp, #4]
		break;
    5e0c:	e7f0      	b.n	5df0 <uarte_nrfx_configure+0x44>
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
    5e0e:	2300      	movs	r3, #0
    5e10:	f88d 3005 	strb.w	r3, [sp, #5]
	if (baudrate_set(dev, cfg->baudrate) != 0) {
    5e14:	6821      	ldr	r1, [r4, #0]
    5e16:	4628      	mov	r0, r5
    5e18:	f7fc fee2 	bl	2be0 <baudrate_set>
    5e1c:	4603      	mov	r3, r0
    5e1e:	b9e0      	cbnz	r0, 5e5a <uarte_nrfx_configure+0xae>
	return dev->config->config_info;
    5e20:	682a      	ldr	r2, [r5, #0]
    5e22:	6892      	ldr	r2, [r2, #8]
	return config->uarte_regs;
    5e24:	6810      	ldr	r0, [r2, #0]
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    5e26:	f89d 1005 	ldrb.w	r1, [sp, #5]
                    | (uint32_t)p_cfg->stop
    5e2a:	f89d 6006 	ldrb.w	r6, [sp, #6]
                    | (uint32_t)p_cfg->hwfc;
    5e2e:	f89d 2004 	ldrb.w	r2, [sp, #4]
    5e32:	4331      	orrs	r1, r6
    5e34:	430a      	orrs	r2, r1
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    5e36:	f8c0 256c 	str.w	r2, [r0, #1388]	; 0x56c
	return dev->driver_data;
    5e3a:	68aa      	ldr	r2, [r5, #8]
	get_dev_data(dev)->uart_config = *cfg;
    5e3c:	e894 0003 	ldmia.w	r4, {r0, r1}
    5e40:	e882 0003 	stmia.w	r2, {r0, r1}
	return 0;
    5e44:	e7bd      	b.n	5dc2 <uarte_nrfx_configure+0x16>
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    5e46:	230e      	movs	r3, #14
    5e48:	f88d 3005 	strb.w	r3, [sp, #5]
		break;
    5e4c:	e7e2      	b.n	5e14 <uarte_nrfx_configure+0x68>
		return -ENOTSUP;
    5e4e:	f06f 0322 	mvn.w	r3, #34	; 0x22
    5e52:	e7b6      	b.n	5dc2 <uarte_nrfx_configure+0x16>
			return -ENOTSUP;
    5e54:	f06f 0322 	mvn.w	r3, #34	; 0x22
    5e58:	e7b3      	b.n	5dc2 <uarte_nrfx_configure+0x16>
		return -ENOTSUP;
    5e5a:	f06f 0322 	mvn.w	r3, #34	; 0x22
    5e5e:	e7b0      	b.n	5dc2 <uarte_nrfx_configure+0x16>

00005e60 <uarte_nrfx_config_get>:
{
    5e60:	460b      	mov	r3, r1
	return dev->driver_data;
    5e62:	6882      	ldr	r2, [r0, #8]
	*cfg = get_dev_data(dev)->uart_config;
    5e64:	e892 0003 	ldmia.w	r2, {r0, r1}
    5e68:	e883 0003 	stmia.w	r3, {r0, r1}
}
    5e6c:	2000      	movs	r0, #0
    5e6e:	4770      	bx	lr

00005e70 <uarte_nrfx_err_check>:
	return dev->config->config_info;
    5e70:	6803      	ldr	r3, [r0, #0]
    5e72:	689b      	ldr	r3, [r3, #8]
	return config->uarte_regs;
    5e74:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    5e76:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    5e7a:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    5e7e:	4770      	bx	lr

00005e80 <uarte_nrfx_poll_in>:
{
    5e80:	b410      	push	{r4}
	return dev->driver_data;
    5e82:	6884      	ldr	r4, [r0, #8]
	return dev->config->config_info;
    5e84:	6803      	ldr	r3, [r0, #0]
    5e86:	689b      	ldr	r3, [r3, #8]
	return config->uarte_regs;
    5e88:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5e8a:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    5e8e:	b142      	cbz	r2, 5ea2 <uarte_nrfx_poll_in+0x22>
	*c = data->rx_data;
    5e90:	7b22      	ldrb	r2, [r4, #12]
    5e92:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5e94:	2000      	movs	r0, #0
    5e96:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5e9a:	2201      	movs	r2, #1
    5e9c:	601a      	str	r2, [r3, #0]
}
    5e9e:	bc10      	pop	{r4}
    5ea0:	4770      	bx	lr
		return -1;
    5ea2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    5ea6:	e7fa      	b.n	5e9e <uarte_nrfx_poll_in+0x1e>

00005ea8 <uarte_nrfx_poll_out>:
{
    5ea8:	b082      	sub	sp, #8
    5eaa:	f88d 1007 	strb.w	r1, [sp, #7]
	return dev->config->config_info;
    5eae:	6803      	ldr	r3, [r0, #0]
    5eb0:	689b      	ldr	r3, [r3, #8]
	return config->uarte_regs;
    5eb2:	681a      	ldr	r2, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5eb4:	2300      	movs	r3, #0
    5eb6:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    5eba:	f10d 0307 	add.w	r3, sp, #7
    5ebe:	f8c2 3544 	str.w	r3, [r2, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    5ec2:	2301      	movs	r3, #1
    5ec4:	f8c2 3548 	str.w	r3, [r2, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5ec8:	6093      	str	r3, [r2, #8]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5eca:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
	while (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    5ece:	2b00      	cmp	r3, #0
    5ed0:	d0fb      	beq.n	5eca <uarte_nrfx_poll_out+0x22>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5ed2:	2301      	movs	r3, #1
    5ed4:	60d3      	str	r3, [r2, #12]
}
    5ed6:	b002      	add	sp, #8
    5ed8:	4770      	bx	lr

00005eda <uarte_nrfx_fifo_fill>:
{
    5eda:	b470      	push	{r4, r5, r6}
	return dev->config->config_info;
    5edc:	6803      	ldr	r3, [r0, #0]
    5ede:	689b      	ldr	r3, [r3, #8]
	return config->uarte_regs;
    5ee0:	681e      	ldr	r6, [r3, #0]
	return dev->driver_data;
    5ee2:	6885      	ldr	r5, [r0, #8]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5ee4:	f8d6 3120 	ldr.w	r3, [r6, #288]	; 0x120
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    5ee8:	b1cb      	cbz	r3, 5f1e <uarte_nrfx_fifo_fill+0x44>
	if (len > data->int_driven->tx_buff_size) {
    5eea:	68ab      	ldr	r3, [r5, #8]
    5eec:	8998      	ldrh	r0, [r3, #12]
    5eee:	4290      	cmp	r0, r2
    5ef0:	db00      	blt.n	5ef4 <uarte_nrfx_fifo_fill+0x1a>
    5ef2:	4610      	mov	r0, r2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5ef4:	2300      	movs	r3, #0
    5ef6:	f8c6 3120 	str.w	r3, [r6, #288]	; 0x120
	for (int i = 0; i < len; i++) {
    5efa:	4298      	cmp	r0, r3
    5efc:	dd05      	ble.n	5f0a <uarte_nrfx_fifo_fill+0x30>
		data->int_driven->tx_buffer[i] = tx_data[i];
    5efe:	68aa      	ldr	r2, [r5, #8]
    5f00:	6892      	ldr	r2, [r2, #8]
    5f02:	5ccc      	ldrb	r4, [r1, r3]
    5f04:	54d4      	strb	r4, [r2, r3]
	for (int i = 0; i < len; i++) {
    5f06:	3301      	adds	r3, #1
    5f08:	e7f7      	b.n	5efa <uarte_nrfx_fifo_fill+0x20>
	nrf_uarte_tx_buffer_set(uarte, data->int_driven->tx_buffer, len);
    5f0a:	68ab      	ldr	r3, [r5, #8]
    5f0c:	689b      	ldr	r3, [r3, #8]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    5f0e:	f8c6 3544 	str.w	r3, [r6, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    5f12:	f8c6 0548 	str.w	r0, [r6, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5f16:	2301      	movs	r3, #1
    5f18:	60b3      	str	r3, [r6, #8]
}
    5f1a:	bc70      	pop	{r4, r5, r6}
    5f1c:	4770      	bx	lr
		return 0;
    5f1e:	2000      	movs	r0, #0
    5f20:	e7fb      	b.n	5f1a <uarte_nrfx_fifo_fill+0x40>

00005f22 <uarte_nrfx_fifo_read>:
	return dev->config->config_info;
    5f22:	6803      	ldr	r3, [r0, #0]
    5f24:	689b      	ldr	r3, [r3, #8]
	return config->uarte_regs;
    5f26:	681b      	ldr	r3, [r3, #0]
	return dev->driver_data;
    5f28:	6880      	ldr	r0, [r0, #8]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5f2a:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    5f2e:	b13a      	cbz	r2, 5f40 <uarte_nrfx_fifo_read+0x1e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5f30:	2200      	movs	r2, #0
    5f32:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
		rx_data[num_rx++] = (u8_t)data->rx_data;
    5f36:	7b02      	ldrb	r2, [r0, #12]
    5f38:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5f3a:	2001      	movs	r0, #1
    5f3c:	6018      	str	r0, [r3, #0]
}
    5f3e:	4770      	bx	lr
	int num_rx = 0;
    5f40:	2000      	movs	r0, #0
}
    5f42:	4770      	bx	lr

00005f44 <uarte_nrfx_irq_tx_enable>:
	return dev->config->config_info;
    5f44:	6803      	ldr	r3, [r0, #0]
    5f46:	689b      	ldr	r3, [r3, #8]
	return config->uarte_regs;
    5f48:	681b      	ldr	r3, [r3, #0]
	return dev->driver_data;
    5f4a:	6882      	ldr	r2, [r0, #8]
	data->int_driven->disable_tx_irq = false;
    5f4c:	6892      	ldr	r2, [r2, #8]
    5f4e:	2100      	movs	r1, #0
    5f50:	7391      	strb	r1, [r2, #14]
    p_reg->INTENSET = mask;
    5f52:	f44f 7280 	mov.w	r2, #256	; 0x100
    5f56:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    5f5a:	4770      	bx	lr

00005f5c <uarte_nrfx_irq_tx_disable>:
	return dev->driver_data;
    5f5c:	6883      	ldr	r3, [r0, #8]
	data->int_driven->disable_tx_irq = true;
    5f5e:	689b      	ldr	r3, [r3, #8]
    5f60:	2201      	movs	r2, #1
    5f62:	739a      	strb	r2, [r3, #14]
}
    5f64:	4770      	bx	lr

00005f66 <uarte_nrfx_irq_tx_ready_complete>:
	return dev->config->config_info;
    5f66:	6803      	ldr	r3, [r0, #0]
    5f68:	689b      	ldr	r3, [r3, #8]
	return config->uarte_regs;
    5f6a:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5f6c:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX) &&
    5f70:	b132      	cbz	r2, 5f80 <uarte_nrfx_irq_tx_ready_complete+0x1a>
    return p_reg->INTENSET & mask;
    5f72:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
    5f76:	f413 7f80 	tst.w	r3, #256	; 0x100
    5f7a:	d003      	beq.n	5f84 <uarte_nrfx_irq_tx_ready_complete+0x1e>
    5f7c:	2001      	movs	r0, #1
    5f7e:	4770      	bx	lr
    5f80:	2000      	movs	r0, #0
    5f82:	4770      	bx	lr
    5f84:	2000      	movs	r0, #0
}
    5f86:	4770      	bx	lr

00005f88 <uarte_nrfx_irq_rx_ready>:
	return dev->config->config_info;
    5f88:	6803      	ldr	r3, [r0, #0]
    5f8a:	689b      	ldr	r3, [r3, #8]
	return config->uarte_regs;
    5f8c:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5f8e:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
}
    5f92:	3800      	subs	r0, #0
    5f94:	bf18      	it	ne
    5f96:	2001      	movne	r0, #1
    5f98:	4770      	bx	lr

00005f9a <uarte_nrfx_irq_rx_enable>:
	return dev->config->config_info;
    5f9a:	6803      	ldr	r3, [r0, #0]
    5f9c:	689b      	ldr	r3, [r3, #8]
	return config->uarte_regs;
    5f9e:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    5fa0:	2210      	movs	r2, #16
    5fa2:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    5fa6:	4770      	bx	lr

00005fa8 <uarte_nrfx_irq_rx_disable>:
	return dev->config->config_info;
    5fa8:	6803      	ldr	r3, [r0, #0]
    5faa:	689b      	ldr	r3, [r3, #8]
	return config->uarte_regs;
    5fac:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    5fae:	2210      	movs	r2, #16
    5fb0:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
    5fb4:	4770      	bx	lr

00005fb6 <uarte_nrfx_irq_err_enable>:
	return dev->config->config_info;
    5fb6:	6803      	ldr	r3, [r0, #0]
    5fb8:	689b      	ldr	r3, [r3, #8]
	return config->uarte_regs;
    5fba:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    5fbc:	f44f 7200 	mov.w	r2, #512	; 0x200
    5fc0:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    5fc4:	4770      	bx	lr

00005fc6 <uarte_nrfx_irq_err_disable>:
	return dev->config->config_info;
    5fc6:	6803      	ldr	r3, [r0, #0]
    5fc8:	689b      	ldr	r3, [r3, #8]
	return config->uarte_regs;
    5fca:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    5fcc:	f44f 7200 	mov.w	r2, #512	; 0x200
    5fd0:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
    5fd4:	4770      	bx	lr

00005fd6 <uarte_nrfx_irq_is_pending>:
{
    5fd6:	b538      	push	{r3, r4, r5, lr}
    5fd8:	4604      	mov	r4, r0
	return dev->config->config_info;
    5fda:	6803      	ldr	r3, [r0, #0]
    5fdc:	689b      	ldr	r3, [r3, #8]
	return config->uarte_regs;
    5fde:	681d      	ldr	r5, [r3, #0]
    return p_reg->INTENSET & mask;
    5fe0:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
		||
    5fe4:	f413 7f80 	tst.w	r3, #256	; 0x100
    5fe8:	d106      	bne.n	5ff8 <uarte_nrfx_irq_is_pending+0x22>
    5fea:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
    5fee:	f013 0f10 	tst.w	r3, #16
    5ff2:	d107      	bne.n	6004 <uarte_nrfx_irq_is_pending+0x2e>
    5ff4:	2000      	movs	r0, #0
}
    5ff6:	bd38      	pop	{r3, r4, r5, pc}
		 uarte_nrfx_irq_tx_ready_complete(dev))
    5ff8:	f7ff ffb5 	bl	5f66 <uarte_nrfx_irq_tx_ready_complete>
					    NRF_UARTE_INT_ENDTX_MASK) &&
    5ffc:	2800      	cmp	r0, #0
    5ffe:	d0f4      	beq.n	5fea <uarte_nrfx_irq_is_pending+0x14>
		||
    6000:	2001      	movs	r0, #1
    6002:	e7f8      	b.n	5ff6 <uarte_nrfx_irq_is_pending+0x20>
		 uarte_nrfx_irq_rx_ready(dev)));
    6004:	4620      	mov	r0, r4
    6006:	f7ff ffbf 	bl	5f88 <uarte_nrfx_irq_rx_ready>
					    NRF_UARTE_INT_ENDRX_MASK) &&
    600a:	2800      	cmp	r0, #0
    600c:	d0f3      	beq.n	5ff6 <uarte_nrfx_irq_is_pending+0x20>
		||
    600e:	2001      	movs	r0, #1
    6010:	e7f1      	b.n	5ff6 <uarte_nrfx_irq_is_pending+0x20>

00006012 <uarte_nrfx_irq_update>:
}
    6012:	2001      	movs	r0, #1
    6014:	4770      	bx	lr

00006016 <uarte_nrfx_irq_callback_set>:
	return dev->driver_data;
    6016:	6883      	ldr	r3, [r0, #8]
	data->int_driven->cb = cb;
    6018:	6898      	ldr	r0, [r3, #8]
    601a:	6001      	str	r1, [r0, #0]
	data->int_driven->cb_data = cb_data;
    601c:	689b      	ldr	r3, [r3, #8]
    601e:	605a      	str	r2, [r3, #4]
}
    6020:	4770      	bx	lr

00006022 <flash_page_size_get>:
}
    6022:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    6026:	4770      	bx	lr

00006028 <flash_page_count_get>:
}
    6028:	f44f 7080 	mov.w	r0, #256	; 0x100
    602c:	4770      	bx	lr

0000602e <flash_total_size_get>:
{
    602e:	b510      	push	{r4, lr}
    return flash_page_size_get() * flash_page_count_get();
    6030:	f7ff fff7 	bl	6022 <flash_page_size_get>
    6034:	4604      	mov	r4, r0
    6036:	f7ff fff7 	bl	6028 <flash_page_count_get>
}
    603a:	fb00 f004 	mul.w	r0, r0, r4
    603e:	bd10      	pop	{r4, pc}

00006040 <is_page_aligned_check>:
{
    6040:	b510      	push	{r4, lr}
    6042:	4604      	mov	r4, r0
    return !(addr % flash_page_size_get());
    6044:	f7ff ffed 	bl	6022 <flash_page_size_get>
    6048:	fbb4 f3f0 	udiv	r3, r4, r0
    604c:	fb00 4013 	mls	r0, r0, r3, r4
}
    6050:	fab0 f080 	clz	r0, r0
    6054:	0940      	lsrs	r0, r0, #5
    6056:	bd10      	pop	{r4, pc}

00006058 <nrfx_nvmc_word_write>:

    nrfx_nvmc_word_write(aligned_addr, partial_word_create(addr, &value, 1));
}

void nrfx_nvmc_word_write(uint32_t addr, uint32_t value)
{
    6058:	b538      	push	{r3, r4, r5, lr}
    605a:	4604      	mov	r4, r0
    605c:	460d      	mov	r5, r1
    NRFX_ASSERT((addr - NVMC_FLASH_BASE_ADDRESS) < flash_total_size_get());
    NRFX_ASSERT(nrfx_is_word_aligned((void const *)addr));

    nvmc_write_mode_set();
    605e:	f7fd f837 	bl	30d0 <nvmc_write_mode_set>

    nvmc_word_write(addr, value);
    6062:	4629      	mov	r1, r5
    6064:	4620      	mov	r0, r4
    6066:	f7fd f843 	bl	30f0 <nvmc_word_write>

    nvmc_readonly_mode_set();
    606a:	f7fd f829 	bl	30c0 <nvmc_readonly_mode_set>
}
    606e:	bd38      	pop	{r3, r4, r5, pc}

00006070 <nrfx_nvmc_flash_size_get>:

    nvmc_readonly_mode_set();
}

uint32_t nrfx_nvmc_flash_size_get(void)
{
    6070:	b508      	push	{r3, lr}
    return flash_total_size_get();
    6072:	f7ff ffdc 	bl	602e <flash_total_size_get>
}
    6076:	bd08      	pop	{r3, pc}

00006078 <nrfx_nvmc_flash_page_size_get>:

uint32_t nrfx_nvmc_flash_page_size_get(void)
{
    6078:	b508      	push	{r3, lr}
    return flash_page_size_get();
    607a:	f7ff ffd2 	bl	6022 <flash_page_size_get>
}
    607e:	bd08      	pop	{r3, pc}

00006080 <nrfx_nvmc_flash_page_count_get>:

uint32_t nrfx_nvmc_flash_page_count_get(void)
{
    6080:	b508      	push	{r3, lr}
    return flash_page_count_get();
    6082:	f7ff ffd1 	bl	6028 <flash_page_count_get>
}
    6086:	bd08      	pop	{r3, pc}

00006088 <_mbedtls_init>:
	ARG_UNUSED(device);

	init_heap();

	return 0;
}
    6088:	2000      	movs	r0, #0
    608a:	4770      	bx	lr

0000608c <mbedtls_asn1_get_len>:
 * ASN.1 DER decoding routines
 */
int mbedtls_asn1_get_len( unsigned char **p,
                  const unsigned char *end,
                  size_t *len )
{
    608c:	b470      	push	{r4, r5, r6}
    if( ( end - *p ) < 1 )
    608e:	6803      	ldr	r3, [r0, #0]
    6090:	1acd      	subs	r5, r1, r3
    6092:	2d00      	cmp	r5, #0
    6094:	dd4b      	ble.n	612e <mbedtls_asn1_get_len+0xa2>
        return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );

    if( ( **p & 0x80 ) == 0 )
    6096:	781c      	ldrb	r4, [r3, #0]
    6098:	f993 6000 	ldrsb.w	r6, [r3]
    609c:	2e00      	cmp	r6, #0
    609e:	db0b      	blt.n	60b8 <mbedtls_asn1_get_len+0x2c>
        *len = *(*p)++;
    60a0:	1c5c      	adds	r4, r3, #1
    60a2:	6004      	str	r4, [r0, #0]
    60a4:	781b      	ldrb	r3, [r3, #0]
    60a6:	6013      	str	r3, [r2, #0]
        default:
            return( MBEDTLS_ERR_ASN1_INVALID_LENGTH );
        }
    }

    if( *len > (size_t) ( end - *p ) )
    60a8:	6813      	ldr	r3, [r2, #0]
    60aa:	6802      	ldr	r2, [r0, #0]
    60ac:	1a89      	subs	r1, r1, r2
    60ae:	428b      	cmp	r3, r1
    60b0:	d84f      	bhi.n	6152 <mbedtls_asn1_get_len+0xc6>
        return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );

    return( 0 );
    60b2:	2000      	movs	r0, #0
}
    60b4:	bc70      	pop	{r4, r5, r6}
    60b6:	4770      	bx	lr
        switch( **p & 0x7F )
    60b8:	f004 047f 	and.w	r4, r4, #127	; 0x7f
    60bc:	3c01      	subs	r4, #1
    60be:	2c03      	cmp	r4, #3
    60c0:	d838      	bhi.n	6134 <mbedtls_asn1_get_len+0xa8>
    60c2:	e8df f004 	tbb	[pc, r4]
    60c6:	0a02      	.short	0x0a02
    60c8:	2315      	.short	0x2315
            if( ( end - *p ) < 2 )
    60ca:	2d01      	cmp	r5, #1
    60cc:	dd35      	ble.n	613a <mbedtls_asn1_get_len+0xae>
            *len = (*p)[1];
    60ce:	785b      	ldrb	r3, [r3, #1]
    60d0:	6013      	str	r3, [r2, #0]
            (*p) += 2;
    60d2:	6803      	ldr	r3, [r0, #0]
    60d4:	3302      	adds	r3, #2
    60d6:	6003      	str	r3, [r0, #0]
            break;
    60d8:	e7e6      	b.n	60a8 <mbedtls_asn1_get_len+0x1c>
            if( ( end - *p ) < 3 )
    60da:	2d02      	cmp	r5, #2
    60dc:	dd30      	ble.n	6140 <mbedtls_asn1_get_len+0xb4>
            *len = ( (size_t)(*p)[1] << 8 ) | (*p)[2];
    60de:	785c      	ldrb	r4, [r3, #1]
    60e0:	789b      	ldrb	r3, [r3, #2]
    60e2:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    60e6:	6013      	str	r3, [r2, #0]
            (*p) += 3;
    60e8:	6803      	ldr	r3, [r0, #0]
    60ea:	3303      	adds	r3, #3
    60ec:	6003      	str	r3, [r0, #0]
            break;
    60ee:	e7db      	b.n	60a8 <mbedtls_asn1_get_len+0x1c>
            if( ( end - *p ) < 4 )
    60f0:	2d03      	cmp	r5, #3
    60f2:	dd28      	ble.n	6146 <mbedtls_asn1_get_len+0xba>
            *len = ( (size_t)(*p)[1] << 16 ) |
    60f4:	785d      	ldrb	r5, [r3, #1]
                   ( (size_t)(*p)[2] << 8  ) | (*p)[3];
    60f6:	789c      	ldrb	r4, [r3, #2]
    60f8:	0224      	lsls	r4, r4, #8
            *len = ( (size_t)(*p)[1] << 16 ) |
    60fa:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
                   ( (size_t)(*p)[2] << 8  ) | (*p)[3];
    60fe:	78db      	ldrb	r3, [r3, #3]
    6100:	4323      	orrs	r3, r4
            *len = ( (size_t)(*p)[1] << 16 ) |
    6102:	6013      	str	r3, [r2, #0]
            (*p) += 4;
    6104:	6803      	ldr	r3, [r0, #0]
    6106:	3304      	adds	r3, #4
    6108:	6003      	str	r3, [r0, #0]
            break;
    610a:	e7cd      	b.n	60a8 <mbedtls_asn1_get_len+0x1c>
            if( ( end - *p ) < 5 )
    610c:	2d04      	cmp	r5, #4
    610e:	dd1d      	ble.n	614c <mbedtls_asn1_get_len+0xc0>
            *len = ( (size_t)(*p)[1] << 24 ) | ( (size_t)(*p)[2] << 16 ) |
    6110:	785d      	ldrb	r5, [r3, #1]
    6112:	789c      	ldrb	r4, [r3, #2]
    6114:	0424      	lsls	r4, r4, #16
    6116:	ea44 6405 	orr.w	r4, r4, r5, lsl #24
                   ( (size_t)(*p)[3] << 8  ) |           (*p)[4];
    611a:	78dd      	ldrb	r5, [r3, #3]
            *len = ( (size_t)(*p)[1] << 24 ) | ( (size_t)(*p)[2] << 16 ) |
    611c:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
                   ( (size_t)(*p)[3] << 8  ) |           (*p)[4];
    6120:	791b      	ldrb	r3, [r3, #4]
    6122:	4323      	orrs	r3, r4
            *len = ( (size_t)(*p)[1] << 24 ) | ( (size_t)(*p)[2] << 16 ) |
    6124:	6013      	str	r3, [r2, #0]
            (*p) += 5;
    6126:	6803      	ldr	r3, [r0, #0]
    6128:	3305      	adds	r3, #5
    612a:	6003      	str	r3, [r0, #0]
            break;
    612c:	e7bc      	b.n	60a8 <mbedtls_asn1_get_len+0x1c>
        return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );
    612e:	f06f 005f 	mvn.w	r0, #95	; 0x5f
    6132:	e7bf      	b.n	60b4 <mbedtls_asn1_get_len+0x28>
    if( ( **p & 0x80 ) == 0 )
    6134:	f06f 0063 	mvn.w	r0, #99	; 0x63
    6138:	e7bc      	b.n	60b4 <mbedtls_asn1_get_len+0x28>
                return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );
    613a:	f06f 005f 	mvn.w	r0, #95	; 0x5f
    613e:	e7b9      	b.n	60b4 <mbedtls_asn1_get_len+0x28>
                return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );
    6140:	f06f 005f 	mvn.w	r0, #95	; 0x5f
    6144:	e7b6      	b.n	60b4 <mbedtls_asn1_get_len+0x28>
                return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );
    6146:	f06f 005f 	mvn.w	r0, #95	; 0x5f
    614a:	e7b3      	b.n	60b4 <mbedtls_asn1_get_len+0x28>
                return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );
    614c:	f06f 005f 	mvn.w	r0, #95	; 0x5f
    6150:	e7b0      	b.n	60b4 <mbedtls_asn1_get_len+0x28>
        return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );
    6152:	f06f 005f 	mvn.w	r0, #95	; 0x5f
    6156:	e7ad      	b.n	60b4 <mbedtls_asn1_get_len+0x28>

00006158 <mbedtls_asn1_get_tag>:

int mbedtls_asn1_get_tag( unsigned char **p,
                  const unsigned char *end,
                  size_t *len, int tag )
{
    6158:	b538      	push	{r3, r4, r5, lr}
    if( ( end - *p ) < 1 )
    615a:	6804      	ldr	r4, [r0, #0]
    615c:	1b0d      	subs	r5, r1, r4
    615e:	2d00      	cmp	r5, #0
    6160:	dd07      	ble.n	6172 <mbedtls_asn1_get_tag+0x1a>
        return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );

    if( **p != tag )
    6162:	7825      	ldrb	r5, [r4, #0]
    6164:	429d      	cmp	r5, r3
    6166:	d107      	bne.n	6178 <mbedtls_asn1_get_tag+0x20>
        return( MBEDTLS_ERR_ASN1_UNEXPECTED_TAG );

    (*p)++;
    6168:	3401      	adds	r4, #1
    616a:	6004      	str	r4, [r0, #0]

    return( mbedtls_asn1_get_len( p, end, len ) );
    616c:	f7ff ff8e 	bl	608c <mbedtls_asn1_get_len>
}
    6170:	bd38      	pop	{r3, r4, r5, pc}
        return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );
    6172:	f06f 005f 	mvn.w	r0, #95	; 0x5f
    6176:	e7fb      	b.n	6170 <mbedtls_asn1_get_tag+0x18>
        return( MBEDTLS_ERR_ASN1_UNEXPECTED_TAG );
    6178:	f06f 0061 	mvn.w	r0, #97	; 0x61
    617c:	e7f8      	b.n	6170 <mbedtls_asn1_get_tag+0x18>

0000617e <mbedtls_asn1_get_mpi>:

#if defined(MBEDTLS_BIGNUM_C)
int mbedtls_asn1_get_mpi( unsigned char **p,
                  const unsigned char *end,
                  mbedtls_mpi *X )
{
    617e:	b530      	push	{r4, r5, lr}
    6180:	b083      	sub	sp, #12
    6182:	4604      	mov	r4, r0
    6184:	4615      	mov	r5, r2
    int ret;
    size_t len;

    if( ( ret = mbedtls_asn1_get_tag( p, end, &len, MBEDTLS_ASN1_INTEGER ) ) != 0 )
    6186:	2302      	movs	r3, #2
    6188:	aa01      	add	r2, sp, #4
    618a:	f7ff ffe5 	bl	6158 <mbedtls_asn1_get_tag>
    618e:	b108      	cbz	r0, 6194 <mbedtls_asn1_get_mpi+0x16>
    ret = mbedtls_mpi_read_binary( X, *p, len );

    *p += len;

    return( ret );
}
    6190:	b003      	add	sp, #12
    6192:	bd30      	pop	{r4, r5, pc}
    ret = mbedtls_mpi_read_binary( X, *p, len );
    6194:	9a01      	ldr	r2, [sp, #4]
    6196:	6821      	ldr	r1, [r4, #0]
    6198:	4628      	mov	r0, r5
    619a:	f000 fb00 	bl	679e <mbedtls_mpi_read_binary>
    *p += len;
    619e:	6823      	ldr	r3, [r4, #0]
    61a0:	9a01      	ldr	r2, [sp, #4]
    61a2:	4413      	add	r3, r2
    61a4:	6023      	str	r3, [r4, #0]
    return( ret );
    61a6:	e7f3      	b.n	6190 <mbedtls_asn1_get_mpi+0x12>

000061a8 <mbedtls_clz>:

/*
 * Count leading zero bits in a given integer
 */
static size_t mbedtls_clz( const mbedtls_mpi_uint x )
{
    61a8:	4602      	mov	r2, r0
    size_t j;
    mbedtls_mpi_uint mask = (mbedtls_mpi_uint) 1 << (biL - 1);
    61aa:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000

    for( j = 0; j < biL; j++ )
    61ae:	2000      	movs	r0, #0
    61b0:	281f      	cmp	r0, #31
    61b2:	d804      	bhi.n	61be <mbedtls_clz+0x16>
    {
        if( x & mask ) break;
    61b4:	4213      	tst	r3, r2
    61b6:	d102      	bne.n	61be <mbedtls_clz+0x16>

        mask >>= 1;
    61b8:	085b      	lsrs	r3, r3, #1
    for( j = 0; j < biL; j++ )
    61ba:	3001      	adds	r0, #1
    61bc:	e7f8      	b.n	61b0 <mbedtls_clz+0x8>
    }

    return j;
}
    61be:	4770      	bx	lr

000061c0 <mpi_uint_bigendian_to_host_c>:

/* Convert a big-endian byte array aligned to the size of mbedtls_mpi_uint
 * into the storage form used by mbedtls_mpi. */

static mbedtls_mpi_uint mpi_uint_bigendian_to_host_c( mbedtls_mpi_uint x )
{
    61c0:	b410      	push	{r4}
    61c2:	4604      	mov	r4, r0
    uint8_t i;
    mbedtls_mpi_uint tmp = 0;
    61c4:	2000      	movs	r0, #0
    /* This works regardless of the endianness. */
    for( i = 0; i < ciL; i++, x >>= 8 )
    61c6:	4603      	mov	r3, r0
    61c8:	e008      	b.n	61dc <mpi_uint_bigendian_to_host_c+0x1c>
        tmp |= ( x & 0xFF ) << ( ( ciL - 1 - i ) << 3 );
    61ca:	b2e2      	uxtb	r2, r4
    61cc:	f1c3 0103 	rsb	r1, r3, #3
    61d0:	00c9      	lsls	r1, r1, #3
    61d2:	408a      	lsls	r2, r1
    61d4:	4310      	orrs	r0, r2
    for( i = 0; i < ciL; i++, x >>= 8 )
    61d6:	3301      	adds	r3, #1
    61d8:	b2db      	uxtb	r3, r3
    61da:	0a24      	lsrs	r4, r4, #8
    61dc:	2b03      	cmp	r3, #3
    61de:	d9f4      	bls.n	61ca <mpi_uint_bigendian_to_host_c+0xa>
    return( tmp );
}
    61e0:	bc10      	pop	{r4}
    61e2:	4770      	bx	lr

000061e4 <mpi_uint_bigendian_to_host>:

static mbedtls_mpi_uint mpi_uint_bigendian_to_host( mbedtls_mpi_uint x )
{
    61e4:	b508      	push	{r3, lr}
#endif /* __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__ */
#endif /* __BYTE_ORDER__ */

    /* Fall back to C-based reordering if we don't know the byte order
     * or we couldn't use a compiler-specific builtin. */
    return( mpi_uint_bigendian_to_host_c( x ) );
    61e6:	f7ff ffeb 	bl	61c0 <mpi_uint_bigendian_to_host_c>
}
    61ea:	bd08      	pop	{r3, pc}

000061ec <mpi_bigendian_to_host>:

static void mpi_bigendian_to_host( mbedtls_mpi_uint * const p, size_t limbs )
{
    mbedtls_mpi_uint *cur_limb_left;
    mbedtls_mpi_uint *cur_limb_right;
    if( limbs == 0 )
    61ec:	b1a9      	cbz	r1, 621a <mpi_bigendian_to_host+0x2e>
{
    61ee:	b570      	push	{r4, r5, r6, lr}
    61f0:	4605      	mov	r5, r0
     * For that, simultaneously traverse the limbs from left to right
     * and from right to left, as long as the left index is not bigger
     * than the right index (it's not a problem if limbs is odd and the
     * indices coincide in the last iteration).
     */
    for( cur_limb_left = p, cur_limb_right = p + ( limbs - 1 );
    61f2:	f101 4480 	add.w	r4, r1, #1073741824	; 0x40000000
    61f6:	3c01      	subs	r4, #1
    61f8:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    61fc:	42a5      	cmp	r5, r4
    61fe:	d80b      	bhi.n	6218 <mpi_bigendian_to_host+0x2c>
         cur_limb_left++, cur_limb_right-- )
    {
        mbedtls_mpi_uint tmp;
        /* Note that if cur_limb_left == cur_limb_right,
         * this code effectively swaps the bytes only once. */
        tmp             = mpi_uint_bigendian_to_host( *cur_limb_left  );
    6200:	6828      	ldr	r0, [r5, #0]
    6202:	f7ff ffef 	bl	61e4 <mpi_uint_bigendian_to_host>
    6206:	4606      	mov	r6, r0
        *cur_limb_left  = mpi_uint_bigendian_to_host( *cur_limb_right );
    6208:	6820      	ldr	r0, [r4, #0]
    620a:	f7ff ffeb 	bl	61e4 <mpi_uint_bigendian_to_host>
    620e:	f845 0b04 	str.w	r0, [r5], #4
        *cur_limb_right = tmp;
    6212:	f844 6904 	str.w	r6, [r4], #-4
         cur_limb_left++, cur_limb_right-- )
    6216:	e7f1      	b.n	61fc <mpi_bigendian_to_host+0x10>
    }
}
    6218:	bd70      	pop	{r4, r5, r6, pc}
    621a:	4770      	bx	lr

0000621c <mpi_sub_hlp>:

/*
 * Helper for mbedtls_mpi subtraction
 */
static void mpi_sub_hlp( size_t n, mbedtls_mpi_uint *s, mbedtls_mpi_uint *d )
{
    621c:	b4f0      	push	{r4, r5, r6, r7}
    size_t i;
    mbedtls_mpi_uint c, z;

    for( i = c = 0; i < n; i++, s++, d++ )
    621e:	2300      	movs	r3, #0
    6220:	461d      	mov	r5, r3
    6222:	4285      	cmp	r5, r0
    6224:	d21c      	bcs.n	6260 <mpi_sub_hlp+0x44>
    {
        z = ( *d <  c );     *d -=  c;
    6226:	6817      	ldr	r7, [r2, #0]
    6228:	1afc      	subs	r4, r7, r3
    622a:	6014      	str	r4, [r2, #0]
        c = ( *d < *s ) + z; *d -= *s;
    622c:	f851 6b04 	ldr.w	r6, [r1], #4
    6230:	42b4      	cmp	r4, r6
    6232:	bf2c      	ite	cs
    6234:	f04f 0c00 	movcs.w	ip, #0
    6238:	f04f 0c01 	movcc.w	ip, #1
    623c:	429f      	cmp	r7, r3
    623e:	bf2c      	ite	cs
    6240:	4663      	movcs	r3, ip
    6242:	f10c 0301 	addcc.w	r3, ip, #1
    6246:	1ba4      	subs	r4, r4, r6
    6248:	f842 4b04 	str.w	r4, [r2], #4
    for( i = c = 0; i < n; i++, s++, d++ )
    624c:	3501      	adds	r5, #1
    624e:	e7e8      	b.n	6222 <mpi_sub_hlp+0x6>
    }

    while( c != 0 )
    {
        z = ( *d < c ); *d -= c;
    6250:	6811      	ldr	r1, [r2, #0]
    6252:	1ac8      	subs	r0, r1, r3
    6254:	f842 0b04 	str.w	r0, [r2], #4
        c = z; d++;
    6258:	4299      	cmp	r1, r3
    625a:	bf2c      	ite	cs
    625c:	2300      	movcs	r3, #0
    625e:	2301      	movcc	r3, #1
    while( c != 0 )
    6260:	2b00      	cmp	r3, #0
    6262:	d1f5      	bne.n	6250 <mpi_sub_hlp+0x34>
    }
}
    6264:	bcf0      	pop	{r4, r5, r6, r7}
    6266:	4770      	bx	lr

00006268 <mpi_mul_hlp>:
 * appears to need this to prevent bad ARM code generation at -O3.
 */
__attribute__ ((noinline))
#endif
void mpi_mul_hlp( size_t i, mbedtls_mpi_uint *s, mbedtls_mpi_uint *d, mbedtls_mpi_uint b )
{
    6268:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
    mbedtls_mpi_uint c = 0, t = 0;
    626c:	2400      	movs	r4, #0
        MULADDC_INIT
        MULADDC_CORE
        MULADDC_STOP
    }
#else /* MULADDC_HUIT */
    for( ; i >= 16; i -= 16 )
    626e:	280f      	cmp	r0, #15
    6270:	f240 8173 	bls.w	655a <mpi_mul_hlp+0x2f2>
    {
        MULADDC_INIT
        MULADDC_CORE   MULADDC_CORE
    6274:	680d      	ldr	r5, [r1, #0]
    6276:	fba5 8903 	umull	r8, r9, r5, r3
    627a:	eb14 0408 	adds.w	r4, r4, r8
    627e:	bf2c      	ite	cs
    6280:	2501      	movcs	r5, #1
    6282:	2500      	movcc	r5, #0
    6284:	eb05 0709 	add.w	r7, r5, r9
    6288:	6816      	ldr	r6, [r2, #0]
    628a:	1936      	adds	r6, r6, r4
    628c:	bf2c      	ite	cs
    628e:	2501      	movcs	r5, #1
    6290:	2500      	movcc	r5, #0
    6292:	443d      	add	r5, r7
    6294:	6016      	str	r6, [r2, #0]
    6296:	684e      	ldr	r6, [r1, #4]
    6298:	fba3 6706 	umull	r6, r7, r3, r6
    629c:	19ad      	adds	r5, r5, r6
    629e:	bf2c      	ite	cs
    62a0:	2401      	movcs	r4, #1
    62a2:	2400      	movcc	r4, #0
    62a4:	4427      	add	r7, r4
    62a6:	6856      	ldr	r6, [r2, #4]
    62a8:	1975      	adds	r5, r6, r5
    62aa:	bf2c      	ite	cs
    62ac:	2401      	movcs	r4, #1
    62ae:	2400      	movcc	r4, #0
    62b0:	443c      	add	r4, r7
    62b2:	6055      	str	r5, [r2, #4]
        MULADDC_CORE   MULADDC_CORE
    62b4:	688e      	ldr	r6, [r1, #8]
    62b6:	fba3 7806 	umull	r7, r8, r3, r6
    62ba:	19e4      	adds	r4, r4, r7
    62bc:	bf2c      	ite	cs
    62be:	2601      	movcs	r6, #1
    62c0:	2600      	movcc	r6, #0
    62c2:	4446      	add	r6, r8
    62c4:	6895      	ldr	r5, [r2, #8]
    62c6:	192d      	adds	r5, r5, r4
    62c8:	bf2c      	ite	cs
    62ca:	2401      	movcs	r4, #1
    62cc:	2400      	movcc	r4, #0
    62ce:	4434      	add	r4, r6
    62d0:	6095      	str	r5, [r2, #8]
    62d2:	68ce      	ldr	r6, [r1, #12]
    62d4:	fba3 7806 	umull	r7, r8, r3, r6
    62d8:	19e4      	adds	r4, r4, r7
    62da:	bf2c      	ite	cs
    62dc:	2601      	movcs	r6, #1
    62de:	2600      	movcc	r6, #0
    62e0:	4446      	add	r6, r8
    62e2:	68d5      	ldr	r5, [r2, #12]
    62e4:	192d      	adds	r5, r5, r4
    62e6:	bf2c      	ite	cs
    62e8:	2401      	movcs	r4, #1
    62ea:	2400      	movcc	r4, #0
    62ec:	4434      	add	r4, r6
    62ee:	60d5      	str	r5, [r2, #12]
        MULADDC_CORE   MULADDC_CORE
    62f0:	690e      	ldr	r6, [r1, #16]
    62f2:	fba3 7806 	umull	r7, r8, r3, r6
    62f6:	19e4      	adds	r4, r4, r7
    62f8:	bf2c      	ite	cs
    62fa:	2601      	movcs	r6, #1
    62fc:	2600      	movcc	r6, #0
    62fe:	4446      	add	r6, r8
    6300:	6915      	ldr	r5, [r2, #16]
    6302:	192d      	adds	r5, r5, r4
    6304:	bf2c      	ite	cs
    6306:	2401      	movcs	r4, #1
    6308:	2400      	movcc	r4, #0
    630a:	4434      	add	r4, r6
    630c:	6115      	str	r5, [r2, #16]
    630e:	694e      	ldr	r6, [r1, #20]
    6310:	fba3 7806 	umull	r7, r8, r3, r6
    6314:	19e4      	adds	r4, r4, r7
    6316:	bf2c      	ite	cs
    6318:	2601      	movcs	r6, #1
    631a:	2600      	movcc	r6, #0
    631c:	4446      	add	r6, r8
    631e:	6955      	ldr	r5, [r2, #20]
    6320:	192d      	adds	r5, r5, r4
    6322:	bf2c      	ite	cs
    6324:	2401      	movcs	r4, #1
    6326:	2400      	movcc	r4, #0
    6328:	4434      	add	r4, r6
    632a:	6155      	str	r5, [r2, #20]
        MULADDC_CORE   MULADDC_CORE
    632c:	698e      	ldr	r6, [r1, #24]
    632e:	fba3 7806 	umull	r7, r8, r3, r6
    6332:	19e4      	adds	r4, r4, r7
    6334:	bf2c      	ite	cs
    6336:	2601      	movcs	r6, #1
    6338:	2600      	movcc	r6, #0
    633a:	4446      	add	r6, r8
    633c:	6995      	ldr	r5, [r2, #24]
    633e:	192d      	adds	r5, r5, r4
    6340:	bf2c      	ite	cs
    6342:	2401      	movcs	r4, #1
    6344:	2400      	movcc	r4, #0
    6346:	4434      	add	r4, r6
    6348:	6195      	str	r5, [r2, #24]
    634a:	69ce      	ldr	r6, [r1, #28]
    634c:	fba3 7806 	umull	r7, r8, r3, r6
    6350:	19e4      	adds	r4, r4, r7
    6352:	bf2c      	ite	cs
    6354:	2601      	movcs	r6, #1
    6356:	2600      	movcc	r6, #0
    6358:	4446      	add	r6, r8
    635a:	69d5      	ldr	r5, [r2, #28]
    635c:	192d      	adds	r5, r5, r4
    635e:	bf2c      	ite	cs
    6360:	2401      	movcs	r4, #1
    6362:	2400      	movcc	r4, #0
    6364:	4434      	add	r4, r6
    6366:	61d5      	str	r5, [r2, #28]

        MULADDC_CORE   MULADDC_CORE
    6368:	6a0e      	ldr	r6, [r1, #32]
    636a:	fba3 7806 	umull	r7, r8, r3, r6
    636e:	19e4      	adds	r4, r4, r7
    6370:	bf2c      	ite	cs
    6372:	2601      	movcs	r6, #1
    6374:	2600      	movcc	r6, #0
    6376:	4446      	add	r6, r8
    6378:	6a15      	ldr	r5, [r2, #32]
    637a:	192d      	adds	r5, r5, r4
    637c:	bf2c      	ite	cs
    637e:	2401      	movcs	r4, #1
    6380:	2400      	movcc	r4, #0
    6382:	4434      	add	r4, r6
    6384:	6215      	str	r5, [r2, #32]
    6386:	6a4e      	ldr	r6, [r1, #36]	; 0x24
    6388:	fba3 7806 	umull	r7, r8, r3, r6
    638c:	19e4      	adds	r4, r4, r7
    638e:	bf2c      	ite	cs
    6390:	2601      	movcs	r6, #1
    6392:	2600      	movcc	r6, #0
    6394:	4446      	add	r6, r8
    6396:	6a55      	ldr	r5, [r2, #36]	; 0x24
    6398:	192d      	adds	r5, r5, r4
    639a:	bf2c      	ite	cs
    639c:	2401      	movcs	r4, #1
    639e:	2400      	movcc	r4, #0
    63a0:	4434      	add	r4, r6
    63a2:	6255      	str	r5, [r2, #36]	; 0x24
        MULADDC_CORE   MULADDC_CORE
    63a4:	6a8e      	ldr	r6, [r1, #40]	; 0x28
    63a6:	fba3 7806 	umull	r7, r8, r3, r6
    63aa:	19e4      	adds	r4, r4, r7
    63ac:	bf2c      	ite	cs
    63ae:	2601      	movcs	r6, #1
    63b0:	2600      	movcc	r6, #0
    63b2:	4446      	add	r6, r8
    63b4:	6a95      	ldr	r5, [r2, #40]	; 0x28
    63b6:	192d      	adds	r5, r5, r4
    63b8:	bf2c      	ite	cs
    63ba:	2401      	movcs	r4, #1
    63bc:	2400      	movcc	r4, #0
    63be:	4434      	add	r4, r6
    63c0:	6295      	str	r5, [r2, #40]	; 0x28
    63c2:	6ace      	ldr	r6, [r1, #44]	; 0x2c
    63c4:	fba3 7806 	umull	r7, r8, r3, r6
    63c8:	19e4      	adds	r4, r4, r7
    63ca:	bf2c      	ite	cs
    63cc:	2601      	movcs	r6, #1
    63ce:	2600      	movcc	r6, #0
    63d0:	4446      	add	r6, r8
    63d2:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
    63d4:	192d      	adds	r5, r5, r4
    63d6:	bf2c      	ite	cs
    63d8:	2401      	movcs	r4, #1
    63da:	2400      	movcc	r4, #0
    63dc:	4434      	add	r4, r6
    63de:	62d5      	str	r5, [r2, #44]	; 0x2c
        MULADDC_CORE   MULADDC_CORE
    63e0:	6b0e      	ldr	r6, [r1, #48]	; 0x30
    63e2:	fba3 7806 	umull	r7, r8, r3, r6
    63e6:	19e4      	adds	r4, r4, r7
    63e8:	bf2c      	ite	cs
    63ea:	2601      	movcs	r6, #1
    63ec:	2600      	movcc	r6, #0
    63ee:	4446      	add	r6, r8
    63f0:	6b15      	ldr	r5, [r2, #48]	; 0x30
    63f2:	192d      	adds	r5, r5, r4
    63f4:	bf2c      	ite	cs
    63f6:	2401      	movcs	r4, #1
    63f8:	2400      	movcc	r4, #0
    63fa:	4434      	add	r4, r6
    63fc:	6315      	str	r5, [r2, #48]	; 0x30
    63fe:	6b4e      	ldr	r6, [r1, #52]	; 0x34
    6400:	fba3 7806 	umull	r7, r8, r3, r6
    6404:	19e4      	adds	r4, r4, r7
    6406:	bf2c      	ite	cs
    6408:	2601      	movcs	r6, #1
    640a:	2600      	movcc	r6, #0
    640c:	4446      	add	r6, r8
    640e:	6b55      	ldr	r5, [r2, #52]	; 0x34
    6410:	192d      	adds	r5, r5, r4
    6412:	bf2c      	ite	cs
    6414:	2401      	movcs	r4, #1
    6416:	2400      	movcc	r4, #0
    6418:	4434      	add	r4, r6
    641a:	6355      	str	r5, [r2, #52]	; 0x34
        MULADDC_CORE   MULADDC_CORE
    641c:	6b8e      	ldr	r6, [r1, #56]	; 0x38
    641e:	fba3 7806 	umull	r7, r8, r3, r6
    6422:	19e4      	adds	r4, r4, r7
    6424:	bf2c      	ite	cs
    6426:	2601      	movcs	r6, #1
    6428:	2600      	movcc	r6, #0
    642a:	4446      	add	r6, r8
    642c:	6b95      	ldr	r5, [r2, #56]	; 0x38
    642e:	192d      	adds	r5, r5, r4
    6430:	bf2c      	ite	cs
    6432:	2401      	movcs	r4, #1
    6434:	2400      	movcc	r4, #0
    6436:	4434      	add	r4, r6
    6438:	6395      	str	r5, [r2, #56]	; 0x38
    643a:	6bce      	ldr	r6, [r1, #60]	; 0x3c
    643c:	fba3 7806 	umull	r7, r8, r3, r6
    6440:	19e4      	adds	r4, r4, r7
    6442:	bf2c      	ite	cs
    6444:	2601      	movcs	r6, #1
    6446:	2600      	movcc	r6, #0
    6448:	4446      	add	r6, r8
    644a:	6bd5      	ldr	r5, [r2, #60]	; 0x3c
    644c:	192d      	adds	r5, r5, r4
    644e:	bf2c      	ite	cs
    6450:	2401      	movcs	r4, #1
    6452:	2400      	movcc	r4, #0
    6454:	4434      	add	r4, r6
    6456:	63d5      	str	r5, [r2, #60]	; 0x3c
    for( ; i >= 16; i -= 16 )
    6458:	3810      	subs	r0, #16
        MULADDC_CORE   MULADDC_CORE
    645a:	3240      	adds	r2, #64	; 0x40
    645c:	3140      	adds	r1, #64	; 0x40
    645e:	e706      	b.n	626e <mpi_mul_hlp+0x6>
    }

    for( ; i >= 8; i -= 8 )
    {
        MULADDC_INIT
        MULADDC_CORE   MULADDC_CORE
    6460:	680d      	ldr	r5, [r1, #0]
    6462:	fba5 8903 	umull	r8, r9, r5, r3
    6466:	eb14 0408 	adds.w	r4, r4, r8
    646a:	bf2c      	ite	cs
    646c:	2501      	movcs	r5, #1
    646e:	2500      	movcc	r5, #0
    6470:	eb05 0709 	add.w	r7, r5, r9
    6474:	6816      	ldr	r6, [r2, #0]
    6476:	1936      	adds	r6, r6, r4
    6478:	bf2c      	ite	cs
    647a:	2501      	movcs	r5, #1
    647c:	2500      	movcc	r5, #0
    647e:	443d      	add	r5, r7
    6480:	6016      	str	r6, [r2, #0]
    6482:	684e      	ldr	r6, [r1, #4]
    6484:	fba3 6706 	umull	r6, r7, r3, r6
    6488:	19ad      	adds	r5, r5, r6
    648a:	bf2c      	ite	cs
    648c:	2401      	movcs	r4, #1
    648e:	2400      	movcc	r4, #0
    6490:	4427      	add	r7, r4
    6492:	6856      	ldr	r6, [r2, #4]
    6494:	1975      	adds	r5, r6, r5
    6496:	bf2c      	ite	cs
    6498:	2401      	movcs	r4, #1
    649a:	2400      	movcc	r4, #0
    649c:	443c      	add	r4, r7
    649e:	6055      	str	r5, [r2, #4]
        MULADDC_CORE   MULADDC_CORE
    64a0:	688e      	ldr	r6, [r1, #8]
    64a2:	fba3 7806 	umull	r7, r8, r3, r6
    64a6:	19e4      	adds	r4, r4, r7
    64a8:	bf2c      	ite	cs
    64aa:	2601      	movcs	r6, #1
    64ac:	2600      	movcc	r6, #0
    64ae:	4446      	add	r6, r8
    64b0:	6895      	ldr	r5, [r2, #8]
    64b2:	192d      	adds	r5, r5, r4
    64b4:	bf2c      	ite	cs
    64b6:	2401      	movcs	r4, #1
    64b8:	2400      	movcc	r4, #0
    64ba:	4434      	add	r4, r6
    64bc:	6095      	str	r5, [r2, #8]
    64be:	68ce      	ldr	r6, [r1, #12]
    64c0:	fba3 7806 	umull	r7, r8, r3, r6
    64c4:	19e4      	adds	r4, r4, r7
    64c6:	bf2c      	ite	cs
    64c8:	2601      	movcs	r6, #1
    64ca:	2600      	movcc	r6, #0
    64cc:	4446      	add	r6, r8
    64ce:	68d5      	ldr	r5, [r2, #12]
    64d0:	192d      	adds	r5, r5, r4
    64d2:	bf2c      	ite	cs
    64d4:	2401      	movcs	r4, #1
    64d6:	2400      	movcc	r4, #0
    64d8:	4434      	add	r4, r6
    64da:	60d5      	str	r5, [r2, #12]

        MULADDC_CORE   MULADDC_CORE
    64dc:	690e      	ldr	r6, [r1, #16]
    64de:	fba3 7806 	umull	r7, r8, r3, r6
    64e2:	19e4      	adds	r4, r4, r7
    64e4:	bf2c      	ite	cs
    64e6:	2601      	movcs	r6, #1
    64e8:	2600      	movcc	r6, #0
    64ea:	4446      	add	r6, r8
    64ec:	6915      	ldr	r5, [r2, #16]
    64ee:	192d      	adds	r5, r5, r4
    64f0:	bf2c      	ite	cs
    64f2:	2401      	movcs	r4, #1
    64f4:	2400      	movcc	r4, #0
    64f6:	4434      	add	r4, r6
    64f8:	6115      	str	r5, [r2, #16]
    64fa:	694e      	ldr	r6, [r1, #20]
    64fc:	fba3 7806 	umull	r7, r8, r3, r6
    6500:	19e4      	adds	r4, r4, r7
    6502:	bf2c      	ite	cs
    6504:	2601      	movcs	r6, #1
    6506:	2600      	movcc	r6, #0
    6508:	4446      	add	r6, r8
    650a:	6955      	ldr	r5, [r2, #20]
    650c:	192d      	adds	r5, r5, r4
    650e:	bf2c      	ite	cs
    6510:	2401      	movcs	r4, #1
    6512:	2400      	movcc	r4, #0
    6514:	4434      	add	r4, r6
    6516:	6155      	str	r5, [r2, #20]
        MULADDC_CORE   MULADDC_CORE
    6518:	698e      	ldr	r6, [r1, #24]
    651a:	fba3 7806 	umull	r7, r8, r3, r6
    651e:	19e4      	adds	r4, r4, r7
    6520:	bf2c      	ite	cs
    6522:	2601      	movcs	r6, #1
    6524:	2600      	movcc	r6, #0
    6526:	4446      	add	r6, r8
    6528:	6995      	ldr	r5, [r2, #24]
    652a:	192d      	adds	r5, r5, r4
    652c:	bf2c      	ite	cs
    652e:	2401      	movcs	r4, #1
    6530:	2400      	movcc	r4, #0
    6532:	4434      	add	r4, r6
    6534:	6195      	str	r5, [r2, #24]
    6536:	69ce      	ldr	r6, [r1, #28]
    6538:	fba3 7806 	umull	r7, r8, r3, r6
    653c:	19e4      	adds	r4, r4, r7
    653e:	bf2c      	ite	cs
    6540:	2601      	movcs	r6, #1
    6542:	2600      	movcc	r6, #0
    6544:	4446      	add	r6, r8
    6546:	69d5      	ldr	r5, [r2, #28]
    6548:	192d      	adds	r5, r5, r4
    654a:	bf2c      	ite	cs
    654c:	2401      	movcs	r4, #1
    654e:	2400      	movcc	r4, #0
    6550:	4434      	add	r4, r6
    6552:	61d5      	str	r5, [r2, #28]
    for( ; i >= 8; i -= 8 )
    6554:	3808      	subs	r0, #8
        MULADDC_CORE   MULADDC_CORE
    6556:	3220      	adds	r2, #32
    6558:	3120      	adds	r1, #32
    for( ; i >= 8; i -= 8 )
    655a:	2807      	cmp	r0, #7
    655c:	d880      	bhi.n	6460 <mpi_mul_hlp+0x1f8>
        MULADDC_STOP
    }

    for( ; i > 0; i-- )
    655e:	b190      	cbz	r0, 6586 <mpi_mul_hlp+0x31e>
    {
        MULADDC_INIT
        MULADDC_CORE
    6560:	f851 6b04 	ldr.w	r6, [r1], #4
    6564:	fba6 7803 	umull	r7, r8, r6, r3
    6568:	19e4      	adds	r4, r4, r7
    656a:	bf2c      	ite	cs
    656c:	2601      	movcs	r6, #1
    656e:	2600      	movcc	r6, #0
    6570:	4446      	add	r6, r8
    6572:	6815      	ldr	r5, [r2, #0]
    6574:	192d      	adds	r5, r5, r4
    6576:	bf2c      	ite	cs
    6578:	2401      	movcs	r4, #1
    657a:	2400      	movcc	r4, #0
    657c:	4434      	add	r4, r6
    657e:	f842 5b04 	str.w	r5, [r2], #4
    for( ; i > 0; i-- )
    6582:	3801      	subs	r0, #1
    6584:	e7eb      	b.n	655e <mpi_mul_hlp+0x2f6>
#endif /* MULADDC_HUIT */

    t++;

    do {
        *d += c; c = ( *d < c ); d++;
    6586:	6813      	ldr	r3, [r2, #0]
    6588:	4423      	add	r3, r4
    658a:	f842 3b04 	str.w	r3, [r2], #4
    658e:	4621      	mov	r1, r4
    6590:	42a3      	cmp	r3, r4
    6592:	bf2c      	ite	cs
    6594:	2400      	movcs	r4, #0
    6596:	2401      	movcc	r4, #1
    }
    while( c != 0 );
    6598:	428b      	cmp	r3, r1
    659a:	d3f4      	bcc.n	6586 <mpi_mul_hlp+0x31e>
}
    659c:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
    65a0:	4770      	bx	lr

000065a2 <mbedtls_int_div_int>:
 * Unsigned integer divide - double mbedtls_mpi_uint dividend, u1/u0, and
 * mbedtls_mpi_uint divisor, d
 */
static mbedtls_mpi_uint mbedtls_int_div_int( mbedtls_mpi_uint u1,
            mbedtls_mpi_uint u0, mbedtls_mpi_uint d, mbedtls_mpi_uint *r )
{
    65a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    65a6:	461e      	mov	r6, r3
#endif

    /*
     * Check for overflow
     */
    if( 0 == d || u1 >= d )
    65a8:	b1ba      	cbz	r2, 65da <mbedtls_int_div_int+0x38>
    65aa:	4604      	mov	r4, r0
    65ac:	4688      	mov	r8, r1
    65ae:	4617      	mov	r7, r2
    65b0:	4282      	cmp	r2, r0
    65b2:	d912      	bls.n	65da <mbedtls_int_div_int+0x38>
    }

#if defined(MBEDTLS_HAVE_UDBL)
    dividend  = (mbedtls_t_udbl) u1 << biL;
    dividend |= (mbedtls_t_udbl) u0;
    quotient = dividend / d;
    65b4:	2300      	movs	r3, #0
    65b6:	4608      	mov	r0, r1
    65b8:	4621      	mov	r1, r4
    65ba:	f7f9 fdc3 	bl	144 <__aeabi_uldivmod>
    65be:	4604      	mov	r4, r0
    if( quotient > ( (mbedtls_t_udbl) 1 << biL ) - 1 )
    65c0:	2901      	cmp	r1, #1
    65c2:	bf08      	it	eq
    65c4:	2800      	cmpeq	r0, #0
    65c6:	d301      	bcc.n	65cc <mbedtls_int_div_int+0x2a>
        quotient = ( (mbedtls_t_udbl) 1 << biL ) - 1;
    65c8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff

    if( r != NULL )
    65cc:	b116      	cbz	r6, 65d4 <mbedtls_int_div_int+0x32>
        *r = (mbedtls_mpi_uint)( dividend - (quotient * d ) );
    65ce:	fb07 8714 	mls	r7, r7, r4, r8
    65d2:	6037      	str	r7, [r6, #0]

    return (mbedtls_mpi_uint) quotient;
    65d4:	4620      	mov	r0, r4

    quotient = q1 * radix + q0;

    return quotient;
#endif
}
    65d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if (r != NULL) *r = ~0;
    65da:	b116      	cbz	r6, 65e2 <mbedtls_int_div_int+0x40>
    65dc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    65e0:	6033      	str	r3, [r6, #0]
        return ( ~0 );
    65e2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    65e6:	e7f6      	b.n	65d6 <mbedtls_int_div_int+0x34>

000065e8 <mpi_montg_init>:

/*
 * Fast Montgomery initialization (thanks to Tom St Denis)
 */
static void mpi_montg_init( mbedtls_mpi_uint *mm, const mbedtls_mpi *N )
{
    65e8:	b410      	push	{r4}
    mbedtls_mpi_uint x, m0 = N->p[0];
    65ea:	688b      	ldr	r3, [r1, #8]
    65ec:	681c      	ldr	r4, [r3, #0]
    unsigned int i;

    x  = m0;
    x += ( ( m0 + 2 ) & 4 ) << 1;
    65ee:	1ca3      	adds	r3, r4, #2
    65f0:	005b      	lsls	r3, r3, #1
    65f2:	f003 0308 	and.w	r3, r3, #8
    65f6:	4423      	add	r3, r4

    for( i = biL; i >= 8; i /= 2 )
    65f8:	2120      	movs	r1, #32
    65fa:	e006      	b.n	660a <mpi_montg_init+0x22>
        x *= ( 2 - ( m0 * x ) );
    65fc:	fb04 f203 	mul.w	r2, r4, r3
    6600:	f1c2 0202 	rsb	r2, r2, #2
    6604:	fb02 f303 	mul.w	r3, r2, r3
    for( i = biL; i >= 8; i /= 2 )
    6608:	0849      	lsrs	r1, r1, #1
    660a:	2907      	cmp	r1, #7
    660c:	d8f6      	bhi.n	65fc <mpi_montg_init+0x14>

    *mm = ~x + 1;
    660e:	425b      	negs	r3, r3
    6610:	6003      	str	r3, [r0, #0]
}
    6612:	bc10      	pop	{r4}
    6614:	4770      	bx	lr

00006616 <mbedtls_mpi_zeroize>:
{
    6616:	b508      	push	{r3, lr}
    mbedtls_platform_zeroize( v, ciL * n );
    6618:	0089      	lsls	r1, r1, #2
    661a:	f7fc ff6f 	bl	34fc <mbedtls_platform_zeroize>
}
    661e:	bd08      	pop	{r3, pc}

00006620 <mbedtls_mpi_init>:
    X->s = 1;
    6620:	2301      	movs	r3, #1
    6622:	6003      	str	r3, [r0, #0]
    X->n = 0;
    6624:	2300      	movs	r3, #0
    6626:	6043      	str	r3, [r0, #4]
    X->p = NULL;
    6628:	6083      	str	r3, [r0, #8]
}
    662a:	4770      	bx	lr

0000662c <mbedtls_mpi_free>:
    if( X == NULL )
    662c:	b178      	cbz	r0, 664e <mbedtls_mpi_free+0x22>
{
    662e:	b510      	push	{r4, lr}
    6630:	4604      	mov	r4, r0
    if( X->p != NULL )
    6632:	6880      	ldr	r0, [r0, #8]
    6634:	b128      	cbz	r0, 6642 <mbedtls_mpi_free+0x16>
        mbedtls_mpi_zeroize( X->p, X->n );
    6636:	6861      	ldr	r1, [r4, #4]
    6638:	f7ff ffed 	bl	6616 <mbedtls_mpi_zeroize>
        mbedtls_free( X->p );
    663c:	68a0      	ldr	r0, [r4, #8]
    663e:	f7fc ff4b 	bl	34d8 <mbedtls_free>
    X->s = 1;
    6642:	2301      	movs	r3, #1
    6644:	6023      	str	r3, [r4, #0]
    X->n = 0;
    6646:	2300      	movs	r3, #0
    6648:	6063      	str	r3, [r4, #4]
    X->p = NULL;
    664a:	60a3      	str	r3, [r4, #8]
}
    664c:	bd10      	pop	{r4, pc}
    664e:	4770      	bx	lr

00006650 <mbedtls_mpi_grow>:
    if( nblimbs > MBEDTLS_MPI_MAX_LIMBS )
    6650:	f242 7310 	movw	r3, #10000	; 0x2710
    6654:	4299      	cmp	r1, r3
    6656:	d81e      	bhi.n	6696 <mbedtls_mpi_grow+0x46>
{
    6658:	b570      	push	{r4, r5, r6, lr}
    665a:	4604      	mov	r4, r0
    665c:	460d      	mov	r5, r1
    if( X->n < nblimbs )
    665e:	6843      	ldr	r3, [r0, #4]
    6660:	428b      	cmp	r3, r1
    6662:	d301      	bcc.n	6668 <mbedtls_mpi_grow+0x18>
    return( 0 );
    6664:	2000      	movs	r0, #0
}
    6666:	bd70      	pop	{r4, r5, r6, pc}
        if( ( p = (mbedtls_mpi_uint*)mbedtls_calloc( nblimbs, ciL ) ) == NULL )
    6668:	2104      	movs	r1, #4
    666a:	4628      	mov	r0, r5
    666c:	f7fc ff2c 	bl	34c8 <mbedtls_calloc>
    6670:	4606      	mov	r6, r0
    6672:	b198      	cbz	r0, 669c <mbedtls_mpi_grow+0x4c>
        if( X->p != NULL )
    6674:	68a1      	ldr	r1, [r4, #8]
    6676:	b151      	cbz	r1, 668e <mbedtls_mpi_grow+0x3e>
            memcpy( p, X->p, X->n * ciL );
    6678:	6862      	ldr	r2, [r4, #4]
    667a:	0092      	lsls	r2, r2, #2
    667c:	f7ff f997 	bl	59ae <memcpy>
            mbedtls_mpi_zeroize( X->p, X->n );
    6680:	6861      	ldr	r1, [r4, #4]
    6682:	68a0      	ldr	r0, [r4, #8]
    6684:	f7ff ffc7 	bl	6616 <mbedtls_mpi_zeroize>
            mbedtls_free( X->p );
    6688:	68a0      	ldr	r0, [r4, #8]
    668a:	f7fc ff25 	bl	34d8 <mbedtls_free>
        X->n = nblimbs;
    668e:	6065      	str	r5, [r4, #4]
        X->p = p;
    6690:	60a6      	str	r6, [r4, #8]
    return( 0 );
    6692:	2000      	movs	r0, #0
    6694:	e7e7      	b.n	6666 <mbedtls_mpi_grow+0x16>
        return( MBEDTLS_ERR_MPI_ALLOC_FAILED );
    6696:	f06f 000f 	mvn.w	r0, #15
}
    669a:	4770      	bx	lr
            return( MBEDTLS_ERR_MPI_ALLOC_FAILED );
    669c:	f06f 000f 	mvn.w	r0, #15
    66a0:	e7e1      	b.n	6666 <mbedtls_mpi_grow+0x16>

000066a2 <mbedtls_mpi_copy>:
{
    66a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if( X == Y )
    66a4:	4288      	cmp	r0, r1
    66a6:	d02c      	beq.n	6702 <mbedtls_mpi_copy+0x60>
    66a8:	4606      	mov	r6, r0
    66aa:	460d      	mov	r5, r1
    if( Y->p == NULL )
    66ac:	688c      	ldr	r4, [r1, #8]
    66ae:	b13c      	cbz	r4, 66c0 <mbedtls_mpi_copy+0x1e>
    for( i = Y->n - 1; i > 0; i-- )
    66b0:	684b      	ldr	r3, [r1, #4]
    66b2:	3b01      	subs	r3, #1
    66b4:	b143      	cbz	r3, 66c8 <mbedtls_mpi_copy+0x26>
        if( Y->p[i] != 0 )
    66b6:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
    66ba:	b92a      	cbnz	r2, 66c8 <mbedtls_mpi_copy+0x26>
    for( i = Y->n - 1; i > 0; i-- )
    66bc:	3b01      	subs	r3, #1
    66be:	e7f9      	b.n	66b4 <mbedtls_mpi_copy+0x12>
        mbedtls_mpi_free( X );
    66c0:	f7ff ffb4 	bl	662c <mbedtls_mpi_free>
        return( 0 );
    66c4:	2700      	movs	r7, #0
    66c6:	e01a      	b.n	66fe <mbedtls_mpi_copy+0x5c>
    i++;
    66c8:	1c5c      	adds	r4, r3, #1
    X->s = Y->s;
    66ca:	682b      	ldr	r3, [r5, #0]
    66cc:	6033      	str	r3, [r6, #0]
    if( X->n < i )
    66ce:	6872      	ldr	r2, [r6, #4]
    66d0:	42a2      	cmp	r2, r4
    66d2:	d206      	bcs.n	66e2 <mbedtls_mpi_copy+0x40>
        MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, i ) );
    66d4:	4621      	mov	r1, r4
    66d6:	4630      	mov	r0, r6
    66d8:	f7ff ffba 	bl	6650 <mbedtls_mpi_grow>
    66dc:	4607      	mov	r7, r0
    66de:	b148      	cbz	r0, 66f4 <mbedtls_mpi_copy+0x52>
    66e0:	e00d      	b.n	66fe <mbedtls_mpi_copy+0x5c>
        memset( X->p + i, 0, ( X->n - i ) * ciL );
    66e2:	68b0      	ldr	r0, [r6, #8]
    66e4:	1b12      	subs	r2, r2, r4
    66e6:	0092      	lsls	r2, r2, #2
    66e8:	2100      	movs	r1, #0
    66ea:	eb00 0084 	add.w	r0, r0, r4, lsl #2
    66ee:	f7ff f982 	bl	59f6 <memset>
    int ret = 0;
    66f2:	2700      	movs	r7, #0
    memcpy( X->p, Y->p, i * ciL );
    66f4:	00a2      	lsls	r2, r4, #2
    66f6:	68a9      	ldr	r1, [r5, #8]
    66f8:	68b0      	ldr	r0, [r6, #8]
    66fa:	f7ff f958 	bl	59ae <memcpy>
}
    66fe:	4638      	mov	r0, r7
    6700:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return( 0 );
    6702:	2700      	movs	r7, #0
    6704:	e7fb      	b.n	66fe <mbedtls_mpi_copy+0x5c>

00006706 <mbedtls_mpi_lset>:
{
    6706:	b570      	push	{r4, r5, r6, lr}
    6708:	4604      	mov	r4, r0
    670a:	460d      	mov	r5, r1
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, 1 ) );
    670c:	2101      	movs	r1, #1
    670e:	f7ff ff9f 	bl	6650 <mbedtls_mpi_grow>
    6712:	4606      	mov	r6, r0
    6714:	b108      	cbz	r0, 671a <mbedtls_mpi_lset+0x14>
}
    6716:	4630      	mov	r0, r6
    6718:	bd70      	pop	{r4, r5, r6, pc}
    memset( X->p, 0, X->n * ciL );
    671a:	6862      	ldr	r2, [r4, #4]
    671c:	0092      	lsls	r2, r2, #2
    671e:	2100      	movs	r1, #0
    6720:	68a0      	ldr	r0, [r4, #8]
    6722:	f7ff f968 	bl	59f6 <memset>
    X->p[0] = ( z < 0 ) ? -z : z;
    6726:	68a3      	ldr	r3, [r4, #8]
    6728:	ea85 72e5 	eor.w	r2, r5, r5, asr #31
    672c:	eba2 72e5 	sub.w	r2, r2, r5, asr #31
    6730:	601a      	str	r2, [r3, #0]
    X->s    = ( z < 0 ) ? -1 : 1;
    6732:	2d00      	cmp	r5, #0
    6734:	db02      	blt.n	673c <mbedtls_mpi_lset+0x36>
    6736:	2301      	movs	r3, #1
    6738:	6023      	str	r3, [r4, #0]
    return( ret );
    673a:	e7ec      	b.n	6716 <mbedtls_mpi_lset+0x10>
    X->s    = ( z < 0 ) ? -1 : 1;
    673c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    6740:	e7fa      	b.n	6738 <mbedtls_mpi_lset+0x32>

00006742 <mbedtls_mpi_get_bit>:
    if( X->n * biL <= pos )
    6742:	6843      	ldr	r3, [r0, #4]
    6744:	ebb1 1f43 	cmp.w	r1, r3, lsl #5
    6748:	d20a      	bcs.n	6760 <mbedtls_mpi_get_bit+0x1e>
    return( ( X->p[pos / biL] >> ( pos % biL ) ) & 0x01 );
    674a:	6883      	ldr	r3, [r0, #8]
    674c:	094a      	lsrs	r2, r1, #5
    674e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    6752:	f001 011f 	and.w	r1, r1, #31
    6756:	fa20 f101 	lsr.w	r1, r0, r1
    675a:	f001 0001 	and.w	r0, r1, #1
    675e:	4770      	bx	lr
        return( 0 );
    6760:	2000      	movs	r0, #0
}
    6762:	4770      	bx	lr

00006764 <mbedtls_mpi_bitlen>:
{
    6764:	4602      	mov	r2, r0
    if( X->n == 0 )
    6766:	6840      	ldr	r0, [r0, #4]
    6768:	b190      	cbz	r0, 6790 <mbedtls_mpi_bitlen+0x2c>
{
    676a:	b510      	push	{r4, lr}
    for( i = X->n - 1; i > 0; i-- )
    676c:	1e44      	subs	r4, r0, #1
    676e:	b12c      	cbz	r4, 677c <mbedtls_mpi_bitlen+0x18>
        if( X->p[i] != 0 )
    6770:	6893      	ldr	r3, [r2, #8]
    6772:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
    6776:	b90b      	cbnz	r3, 677c <mbedtls_mpi_bitlen+0x18>
    for( i = X->n - 1; i > 0; i-- )
    6778:	3c01      	subs	r4, #1
    677a:	e7f8      	b.n	676e <mbedtls_mpi_bitlen+0xa>
    j = biL - mbedtls_clz( X->p[i] );
    677c:	6893      	ldr	r3, [r2, #8]
    677e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
    6782:	f7ff fd11 	bl	61a8 <mbedtls_clz>
    6786:	f1c0 0020 	rsb	r0, r0, #32
    return( ( i * biL ) + j );
    678a:	eb00 1044 	add.w	r0, r0, r4, lsl #5
}
    678e:	bd10      	pop	{r4, pc}
    6790:	4770      	bx	lr

00006792 <mbedtls_mpi_size>:
{
    6792:	b508      	push	{r3, lr}
    return( ( mbedtls_mpi_bitlen( X ) + 7 ) >> 3 );
    6794:	f7ff ffe6 	bl	6764 <mbedtls_mpi_bitlen>
    6798:	3007      	adds	r0, #7
}
    679a:	08c0      	lsrs	r0, r0, #3
    679c:	bd08      	pop	{r3, pc}

0000679e <mbedtls_mpi_read_binary>:
{
    679e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    67a2:	4605      	mov	r5, r0
    67a4:	460f      	mov	r7, r1
    67a6:	4616      	mov	r6, r2
    size_t const limbs    = CHARS_TO_LIMBS( buflen );
    67a8:	f012 0303 	ands.w	r3, r2, #3
    67ac:	bf18      	it	ne
    67ae:	2301      	movne	r3, #1
    67b0:	eb03 0492 	add.w	r4, r3, r2, lsr #2
    size_t const overhead = ( limbs * ciL ) - buflen;
    67b4:	ebc2 0984 	rsb	r9, r2, r4, lsl #2
    if( X->n != limbs )
    67b8:	6843      	ldr	r3, [r0, #4]
    67ba:	42a3      	cmp	r3, r4
    67bc:	d00a      	beq.n	67d4 <mbedtls_mpi_read_binary+0x36>
        mbedtls_mpi_free( X );
    67be:	f7ff ff35 	bl	662c <mbedtls_mpi_free>
        mbedtls_mpi_init( X );
    67c2:	4628      	mov	r0, r5
    67c4:	f7ff ff2c 	bl	6620 <mbedtls_mpi_init>
        MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, limbs ) );
    67c8:	4621      	mov	r1, r4
    67ca:	4628      	mov	r0, r5
    67cc:	f7ff ff40 	bl	6650 <mbedtls_mpi_grow>
    67d0:	4680      	mov	r8, r0
    67d2:	b980      	cbnz	r0, 67f6 <mbedtls_mpi_read_binary+0x58>
    MBEDTLS_MPI_CHK( mbedtls_mpi_lset( X, 0 ) );
    67d4:	2100      	movs	r1, #0
    67d6:	4628      	mov	r0, r5
    67d8:	f7ff ff95 	bl	6706 <mbedtls_mpi_lset>
    67dc:	4680      	mov	r8, r0
    67de:	b950      	cbnz	r0, 67f6 <mbedtls_mpi_read_binary+0x58>
    if( buf != NULL )
    67e0:	b14f      	cbz	r7, 67f6 <mbedtls_mpi_read_binary+0x58>
        Xp = (unsigned char*) X->p;
    67e2:	68a8      	ldr	r0, [r5, #8]
        memcpy( Xp + overhead, buf, buflen );
    67e4:	4632      	mov	r2, r6
    67e6:	4639      	mov	r1, r7
    67e8:	4448      	add	r0, r9
    67ea:	f7ff f8e0 	bl	59ae <memcpy>
        mpi_bigendian_to_host( X->p, limbs );
    67ee:	4621      	mov	r1, r4
    67f0:	68a8      	ldr	r0, [r5, #8]
    67f2:	f7ff fcfb 	bl	61ec <mpi_bigendian_to_host>
}
    67f6:	4640      	mov	r0, r8
    67f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

000067fc <mbedtls_mpi_write_binary>:
{
    67fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    67fe:	4606      	mov	r6, r0
    6800:	4608      	mov	r0, r1
    stored_bytes = X->n * ciL;
    6802:	6873      	ldr	r3, [r6, #4]
    6804:	009f      	lsls	r7, r3, #2
    if( stored_bytes < buflen )
    6806:	ebb2 0f83 	cmp.w	r2, r3, lsl #2
    680a:	d80f      	bhi.n	682c <mbedtls_mpi_write_binary+0x30>
        for( i = bytes_to_copy; i < stored_bytes; i++ )
    680c:	4613      	mov	r3, r2
    680e:	42bb      	cmp	r3, r7
    6810:	d213      	bcs.n	683a <mbedtls_mpi_write_binary+0x3e>
            if( GET_BYTE( X, i ) != 0 )
    6812:	68b4      	ldr	r4, [r6, #8]
    6814:	f023 0103 	bic.w	r1, r3, #3
    6818:	5864      	ldr	r4, [r4, r1]
    681a:	f003 0503 	and.w	r5, r3, #3
    681e:	00ed      	lsls	r5, r5, #3
    6820:	40ec      	lsrs	r4, r5
    6822:	f014 0fff 	tst.w	r4, #255	; 0xff
    6826:	d11a      	bne.n	685e <mbedtls_mpi_write_binary+0x62>
        for( i = bytes_to_copy; i < stored_bytes; i++ )
    6828:	3301      	adds	r3, #1
    682a:	e7f0      	b.n	680e <mbedtls_mpi_write_binary+0x12>
        p = buf + buflen - stored_bytes;
    682c:	1bd2      	subs	r2, r2, r7
    682e:	188c      	adds	r4, r1, r2
        memset( buf, 0, buflen - stored_bytes );
    6830:	2100      	movs	r1, #0
    6832:	f7ff f8e0 	bl	59f6 <memset>
        p = buf + buflen - stored_bytes;
    6836:	4620      	mov	r0, r4
        bytes_to_copy = stored_bytes;
    6838:	463a      	mov	r2, r7
    for( i = 0; i < bytes_to_copy; i++ )
    683a:	2300      	movs	r3, #0
    683c:	e00b      	b.n	6856 <mbedtls_mpi_write_binary+0x5a>
        p[bytes_to_copy - i - 1] = GET_BYTE( X, i );
    683e:	68b4      	ldr	r4, [r6, #8]
    6840:	f023 0103 	bic.w	r1, r3, #3
    6844:	5865      	ldr	r5, [r4, r1]
    6846:	f003 0103 	and.w	r1, r3, #3
    684a:	00c9      	lsls	r1, r1, #3
    684c:	40cd      	lsrs	r5, r1
    684e:	1ad4      	subs	r4, r2, r3
    6850:	3c01      	subs	r4, #1
    6852:	5505      	strb	r5, [r0, r4]
    for( i = 0; i < bytes_to_copy; i++ )
    6854:	3301      	adds	r3, #1
    6856:	429a      	cmp	r2, r3
    6858:	d8f1      	bhi.n	683e <mbedtls_mpi_write_binary+0x42>
    return( 0 );
    685a:	2000      	movs	r0, #0
}
    685c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                return( MBEDTLS_ERR_MPI_BUFFER_TOO_SMALL );
    685e:	f06f 0007 	mvn.w	r0, #7
    6862:	e7fb      	b.n	685c <mbedtls_mpi_write_binary+0x60>

00006864 <mbedtls_mpi_shift_l>:
{
    6864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6866:	4605      	mov	r5, r0
    6868:	460f      	mov	r7, r1
    v0 = count / (biL    );
    686a:	094c      	lsrs	r4, r1, #5
    t1 = count & (biL - 1);
    686c:	f001 061f 	and.w	r6, r1, #31
    i = mbedtls_mpi_bitlen( X ) + count;
    6870:	f7ff ff78 	bl	6764 <mbedtls_mpi_bitlen>
    6874:	4438      	add	r0, r7
    if( X->n * biL < i )
    6876:	686b      	ldr	r3, [r5, #4]
    6878:	ebb0 1f43 	cmp.w	r0, r3, lsl #5
    687c:	d810      	bhi.n	68a0 <mbedtls_mpi_shift_l+0x3c>
    if( v0 > 0 )
    687e:	2f1f      	cmp	r7, #31
    6880:	d924      	bls.n	68cc <mbedtls_mpi_shift_l+0x68>
        for( i = X->n; i > v0; i-- )
    6882:	686b      	ldr	r3, [r5, #4]
    6884:	42a3      	cmp	r3, r4
    6886:	d91f      	bls.n	68c8 <mbedtls_mpi_shift_l+0x64>
            X->p[i - 1] = X->p[i - v0 - 1];
    6888:	68a9      	ldr	r1, [r5, #8]
    688a:	1b1a      	subs	r2, r3, r4
    688c:	f06f 4040 	mvn.w	r0, #3221225472	; 0xc0000000
    6890:	181f      	adds	r7, r3, r0
    6892:	4402      	add	r2, r0
    6894:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
    6898:	f841 2027 	str.w	r2, [r1, r7, lsl #2]
        for( i = X->n; i > v0; i-- )
    689c:	3b01      	subs	r3, #1
    689e:	e7f1      	b.n	6884 <mbedtls_mpi_shift_l+0x20>
        MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, BITS_TO_LIMBS( i ) ) );
    68a0:	f010 011f 	ands.w	r1, r0, #31
    68a4:	bf18      	it	ne
    68a6:	2101      	movne	r1, #1
    68a8:	eb01 1150 	add.w	r1, r1, r0, lsr #5
    68ac:	4628      	mov	r0, r5
    68ae:	f7ff fecf 	bl	6650 <mbedtls_mpi_grow>
    68b2:	2800      	cmp	r0, #0
    68b4:	d0e3      	beq.n	687e <mbedtls_mpi_shift_l+0x1a>
    68b6:	e00b      	b.n	68d0 <mbedtls_mpi_shift_l+0x6c>
            X->p[i - 1] = 0;
    68b8:	68a9      	ldr	r1, [r5, #8]
    68ba:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
    68be:	3a01      	subs	r2, #1
    68c0:	2000      	movs	r0, #0
    68c2:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
        for( ; i > 0; i-- )
    68c6:	3b01      	subs	r3, #1
    68c8:	2b00      	cmp	r3, #0
    68ca:	d1f5      	bne.n	68b8 <mbedtls_mpi_shift_l+0x54>
    if( t1 > 0 )
    68cc:	b9c6      	cbnz	r6, 6900 <mbedtls_mpi_shift_l+0x9c>
    ret = 0;
    68ce:	2000      	movs	r0, #0
}
    68d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            r1 = X->p[i] >> (biL - t1);
    68d2:	68a8      	ldr	r0, [r5, #8]
    68d4:	f850 1024 	ldr.w	r1, [r0, r4, lsl #2]
    68d8:	f1c6 0320 	rsb	r3, r6, #32
            X->p[i] <<= t1;
    68dc:	fa01 f206 	lsl.w	r2, r1, r6
    68e0:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
            X->p[i] |= r0;
    68e4:	68a8      	ldr	r0, [r5, #8]
    68e6:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
    68ea:	433a      	orrs	r2, r7
    68ec:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
        for( i = v0; i < X->n; i++ )
    68f0:	3401      	adds	r4, #1
            r0 = r1;
    68f2:	fa21 f703 	lsr.w	r7, r1, r3
        for( i = v0; i < X->n; i++ )
    68f6:	6869      	ldr	r1, [r5, #4]
    68f8:	42a1      	cmp	r1, r4
    68fa:	d8ea      	bhi.n	68d2 <mbedtls_mpi_shift_l+0x6e>
    ret = 0;
    68fc:	2000      	movs	r0, #0
    return( ret );
    68fe:	e7e7      	b.n	68d0 <mbedtls_mpi_shift_l+0x6c>
    mbedtls_mpi_uint r0 = 0, r1;
    6900:	2700      	movs	r7, #0
    6902:	e7f8      	b.n	68f6 <mbedtls_mpi_shift_l+0x92>

00006904 <mbedtls_mpi_shift_r>:
{
    6904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if( v0 > X->n || ( v0 == X->n && v1 > 0 ) )
    6906:	6843      	ldr	r3, [r0, #4]
    6908:	ebb3 1f51 	cmp.w	r3, r1, lsr #5
    690c:	d325      	bcc.n	695a <mbedtls_mpi_shift_r+0x56>
    690e:	094c      	lsrs	r4, r1, #5
    6910:	f001 071f 	and.w	r7, r1, #31
    6914:	42a3      	cmp	r3, r4
    6916:	d01e      	beq.n	6956 <mbedtls_mpi_shift_r+0x52>
    if( v0 > 0 )
    6918:	291f      	cmp	r1, #31
    691a:	d836      	bhi.n	698a <mbedtls_mpi_shift_r+0x86>
    if( v1 > 0 )
    691c:	2f00      	cmp	r7, #0
    691e:	d038      	beq.n	6992 <mbedtls_mpi_shift_r+0x8e>
        for( i = X->n; i > 0; i-- )
    6920:	6842      	ldr	r2, [r0, #4]
    mbedtls_mpi_uint r0 = 0, r1;
    6922:	f04f 0c00 	mov.w	ip, #0
        for( i = X->n; i > 0; i-- )
    6926:	b392      	cbz	r2, 698e <mbedtls_mpi_shift_r+0x8a>
            r1 = X->p[i - 1] << (biL - v1);
    6928:	6886      	ldr	r6, [r0, #8]
    692a:	f102 4380 	add.w	r3, r2, #1073741824	; 0x40000000
    692e:	3b01      	subs	r3, #1
    6930:	f856 5023 	ldr.w	r5, [r6, r3, lsl #2]
    6934:	f1c7 0120 	rsb	r1, r7, #32
            X->p[i - 1] >>= v1;
    6938:	fa25 f407 	lsr.w	r4, r5, r7
    693c:	f846 4023 	str.w	r4, [r6, r3, lsl #2]
            X->p[i - 1] |= r0;
    6940:	6886      	ldr	r6, [r0, #8]
    6942:	f856 4023 	ldr.w	r4, [r6, r3, lsl #2]
    6946:	ea44 040c 	orr.w	r4, r4, ip
    694a:	f846 4023 	str.w	r4, [r6, r3, lsl #2]
        for( i = X->n; i > 0; i-- )
    694e:	3a01      	subs	r2, #1
            r0 = r1;
    6950:	fa05 fc01 	lsl.w	ip, r5, r1
    6954:	e7e7      	b.n	6926 <mbedtls_mpi_shift_r+0x22>
    if( v0 > X->n || ( v0 == X->n && v1 > 0 ) )
    6956:	2f00      	cmp	r7, #0
    6958:	d0de      	beq.n	6918 <mbedtls_mpi_shift_r+0x14>
        return mbedtls_mpi_lset( X, 0 );
    695a:	2100      	movs	r1, #0
    695c:	f7ff fed3 	bl	6706 <mbedtls_mpi_lset>
    6960:	e016      	b.n	6990 <mbedtls_mpi_shift_r+0x8c>
            X->p[i] = X->p[i + v0];
    6962:	6882      	ldr	r2, [r0, #8]
    6964:	1919      	adds	r1, r3, r4
    6966:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    696a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for( i = 0; i < X->n - v0; i++ )
    696e:	3301      	adds	r3, #1
    6970:	6842      	ldr	r2, [r0, #4]
    6972:	1b12      	subs	r2, r2, r4
    6974:	429a      	cmp	r2, r3
    6976:	d8f4      	bhi.n	6962 <mbedtls_mpi_shift_r+0x5e>
        for( ; i < X->n; i++ )
    6978:	6842      	ldr	r2, [r0, #4]
    697a:	429a      	cmp	r2, r3
    697c:	d9ce      	bls.n	691c <mbedtls_mpi_shift_r+0x18>
            X->p[i] = 0;
    697e:	6882      	ldr	r2, [r0, #8]
    6980:	2100      	movs	r1, #0
    6982:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for( ; i < X->n; i++ )
    6986:	3301      	adds	r3, #1
    6988:	e7f6      	b.n	6978 <mbedtls_mpi_shift_r+0x74>
        for( i = 0; i < X->n - v0; i++ )
    698a:	2300      	movs	r3, #0
    698c:	e7f0      	b.n	6970 <mbedtls_mpi_shift_r+0x6c>
    return( 0 );
    698e:	2000      	movs	r0, #0
}
    6990:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return( 0 );
    6992:	2000      	movs	r0, #0
    6994:	e7fc      	b.n	6990 <mbedtls_mpi_shift_r+0x8c>

00006996 <mbedtls_mpi_cmp_abs>:
{
    6996:	b430      	push	{r4, r5}
    for( i = X->n; i > 0; i-- )
    6998:	6843      	ldr	r3, [r0, #4]
    699a:	b143      	cbz	r3, 69ae <mbedtls_mpi_cmp_abs+0x18>
        if( X->p[i - 1] != 0 )
    699c:	6884      	ldr	r4, [r0, #8]
    699e:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
    69a2:	3a01      	subs	r2, #1
    69a4:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
    69a8:	b90a      	cbnz	r2, 69ae <mbedtls_mpi_cmp_abs+0x18>
    for( i = X->n; i > 0; i-- )
    69aa:	3b01      	subs	r3, #1
    69ac:	e7f5      	b.n	699a <mbedtls_mpi_cmp_abs+0x4>
    for( j = Y->n; j > 0; j-- )
    69ae:	684a      	ldr	r2, [r1, #4]
    69b0:	b142      	cbz	r2, 69c4 <mbedtls_mpi_cmp_abs+0x2e>
        if( Y->p[j - 1] != 0 )
    69b2:	688d      	ldr	r5, [r1, #8]
    69b4:	f102 4480 	add.w	r4, r2, #1073741824	; 0x40000000
    69b8:	3c01      	subs	r4, #1
    69ba:	f855 4024 	ldr.w	r4, [r5, r4, lsl #2]
    69be:	b90c      	cbnz	r4, 69c4 <mbedtls_mpi_cmp_abs+0x2e>
    for( j = Y->n; j > 0; j-- )
    69c0:	3a01      	subs	r2, #1
    69c2:	e7f5      	b.n	69b0 <mbedtls_mpi_cmp_abs+0x1a>
    if( i == 0 && j == 0 )
    69c4:	b903      	cbnz	r3, 69c8 <mbedtls_mpi_cmp_abs+0x32>
    69c6:	b1c2      	cbz	r2, 69fa <mbedtls_mpi_cmp_abs+0x64>
    if( i > j ) return(  1 );
    69c8:	4293      	cmp	r3, r2
    69ca:	d818      	bhi.n	69fe <mbedtls_mpi_cmp_abs+0x68>
    if( j > i ) return( -1 );
    69cc:	d203      	bcs.n	69d6 <mbedtls_mpi_cmp_abs+0x40>
    69ce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    69d2:	e015      	b.n	6a00 <mbedtls_mpi_cmp_abs+0x6a>
    for( ; i > 0; i-- )
    69d4:	3b01      	subs	r3, #1
    69d6:	b173      	cbz	r3, 69f6 <mbedtls_mpi_cmp_abs+0x60>
        if( X->p[i - 1] > Y->p[i - 1] ) return(  1 );
    69d8:	6884      	ldr	r4, [r0, #8]
    69da:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
    69de:	3a01      	subs	r2, #1
    69e0:	f854 4022 	ldr.w	r4, [r4, r2, lsl #2]
    69e4:	688d      	ldr	r5, [r1, #8]
    69e6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
    69ea:	4294      	cmp	r4, r2
    69ec:	d80a      	bhi.n	6a04 <mbedtls_mpi_cmp_abs+0x6e>
        if( X->p[i - 1] < Y->p[i - 1] ) return( -1 );
    69ee:	d2f1      	bcs.n	69d4 <mbedtls_mpi_cmp_abs+0x3e>
    69f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    69f4:	e004      	b.n	6a00 <mbedtls_mpi_cmp_abs+0x6a>
    return( 0 );
    69f6:	2000      	movs	r0, #0
    69f8:	e002      	b.n	6a00 <mbedtls_mpi_cmp_abs+0x6a>
        return( 0 );
    69fa:	2000      	movs	r0, #0
    69fc:	e000      	b.n	6a00 <mbedtls_mpi_cmp_abs+0x6a>
    if( i > j ) return(  1 );
    69fe:	2001      	movs	r0, #1
}
    6a00:	bc30      	pop	{r4, r5}
    6a02:	4770      	bx	lr
        if( X->p[i - 1] > Y->p[i - 1] ) return(  1 );
    6a04:	2001      	movs	r0, #1
    6a06:	e7fb      	b.n	6a00 <mbedtls_mpi_cmp_abs+0x6a>

00006a08 <mpi_montmul>:
/*
 * Montgomery multiplication: A = A * B * R^-1 mod N  (HAC 14.36)
 */
static int mpi_montmul( mbedtls_mpi *A, const mbedtls_mpi *B, const mbedtls_mpi *N, mbedtls_mpi_uint mm,
                         const mbedtls_mpi *T )
{
    6a08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6a0c:	b083      	sub	sp, #12
    6a0e:	4691      	mov	r9, r2
    6a10:	9300      	str	r3, [sp, #0]
    size_t i, n, m;
    mbedtls_mpi_uint u0, u1, *d;

    if( T->n < N->n + 1 || T->p == NULL )
    6a12:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6a14:	685a      	ldr	r2, [r3, #4]
    6a16:	f8d9 3004 	ldr.w	r3, [r9, #4]
    6a1a:	3301      	adds	r3, #1
    6a1c:	429a      	cmp	r2, r3
    6a1e:	d35a      	bcc.n	6ad6 <mpi_montmul+0xce>
    6a20:	4682      	mov	sl, r0
    6a22:	468b      	mov	fp, r1
    6a24:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6a26:	6898      	ldr	r0, [r3, #8]
    6a28:	2800      	cmp	r0, #0
    6a2a:	d057      	beq.n	6adc <mpi_montmul+0xd4>
        return( MBEDTLS_ERR_MPI_BAD_INPUT_DATA );

    memset( T->p, 0, T->n * ciL );
    6a2c:	0092      	lsls	r2, r2, #2
    6a2e:	2100      	movs	r1, #0
    6a30:	f7fe ffe1 	bl	59f6 <memset>

    d = T->p;
    6a34:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6a36:	689c      	ldr	r4, [r3, #8]
    n = N->n;
    6a38:	f8d9 8004 	ldr.w	r8, [r9, #4]
    m = ( B->n < n ) ? B->n : n;
    6a3c:	f8db 3004 	ldr.w	r3, [fp, #4]
    6a40:	4543      	cmp	r3, r8
    6a42:	bf28      	it	cs
    6a44:	4643      	movcs	r3, r8
    6a46:	9301      	str	r3, [sp, #4]

    for( i = 0; i < n; i++ )
    6a48:	2600      	movs	r6, #0
    6a4a:	e020      	b.n	6a8e <mpi_montmul+0x86>
    {
        /*
         * T = (T + u0*B + u1*N) / 2^biL
         */
        u0 = A->p[i];
    6a4c:	f8da 3008 	ldr.w	r3, [sl, #8]
    6a50:	f853 7026 	ldr.w	r7, [r3, r6, lsl #2]
        u1 = ( d[0] + u0 * B->p[0] ) * mm;
    6a54:	6823      	ldr	r3, [r4, #0]
    6a56:	f8db 1008 	ldr.w	r1, [fp, #8]
    6a5a:	680d      	ldr	r5, [r1, #0]
    6a5c:	fb07 3505 	mla	r5, r7, r5, r3
    6a60:	9b00      	ldr	r3, [sp, #0]
    6a62:	fb03 f505 	mul.w	r5, r3, r5

        mpi_mul_hlp( m, B->p, d, u0 );
    6a66:	463b      	mov	r3, r7
    6a68:	4622      	mov	r2, r4
    6a6a:	9801      	ldr	r0, [sp, #4]
    6a6c:	f7ff fbfc 	bl	6268 <mpi_mul_hlp>
        mpi_mul_hlp( n, N->p, d, u1 );
    6a70:	462b      	mov	r3, r5
    6a72:	4622      	mov	r2, r4
    6a74:	f8d9 1008 	ldr.w	r1, [r9, #8]
    6a78:	4640      	mov	r0, r8
    6a7a:	f7ff fbf5 	bl	6268 <mpi_mul_hlp>

        *d++ = u0; d[n + 1] = 0;
    6a7e:	f844 7b04 	str.w	r7, [r4], #4
    6a82:	f108 0301 	add.w	r3, r8, #1
    6a86:	2200      	movs	r2, #0
    6a88:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
    for( i = 0; i < n; i++ )
    6a8c:	3601      	adds	r6, #1
    6a8e:	4546      	cmp	r6, r8
    6a90:	d3dc      	bcc.n	6a4c <mpi_montmul+0x44>
    }

    memcpy( A->p, d, ( n + 1 ) * ciL );
    6a92:	f108 0201 	add.w	r2, r8, #1
    6a96:	0092      	lsls	r2, r2, #2
    6a98:	4621      	mov	r1, r4
    6a9a:	f8da 0008 	ldr.w	r0, [sl, #8]
    6a9e:	f7fe ff86 	bl	59ae <memcpy>

    if( mbedtls_mpi_cmp_abs( A, N ) >= 0 )
    6aa2:	4649      	mov	r1, r9
    6aa4:	4650      	mov	r0, sl
    6aa6:	f7ff ff76 	bl	6996 <mbedtls_mpi_cmp_abs>
    6aaa:	2800      	cmp	r0, #0
    6aac:	db0a      	blt.n	6ac4 <mpi_montmul+0xbc>
        mpi_sub_hlp( n, N->p, A->p );
    6aae:	f8da 2008 	ldr.w	r2, [sl, #8]
    6ab2:	f8d9 1008 	ldr.w	r1, [r9, #8]
    6ab6:	4640      	mov	r0, r8
    6ab8:	f7ff fbb0 	bl	621c <mpi_sub_hlp>
    else
        /* prevent timing attacks */
        mpi_sub_hlp( n, A->p, T->p );

    return( 0 );
    6abc:	2000      	movs	r0, #0
}
    6abe:	b003      	add	sp, #12
    6ac0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        mpi_sub_hlp( n, A->p, T->p );
    6ac4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6ac6:	689a      	ldr	r2, [r3, #8]
    6ac8:	f8da 1008 	ldr.w	r1, [sl, #8]
    6acc:	4640      	mov	r0, r8
    6ace:	f7ff fba5 	bl	621c <mpi_sub_hlp>
    return( 0 );
    6ad2:	2000      	movs	r0, #0
    6ad4:	e7f3      	b.n	6abe <mpi_montmul+0xb6>
        return( MBEDTLS_ERR_MPI_BAD_INPUT_DATA );
    6ad6:	f06f 0003 	mvn.w	r0, #3
    6ada:	e7f0      	b.n	6abe <mpi_montmul+0xb6>
    6adc:	f06f 0003 	mvn.w	r0, #3
    6ae0:	e7ed      	b.n	6abe <mpi_montmul+0xb6>

00006ae2 <mpi_montred>:
/*
 * Montgomery reduction: A = A * R^-1 mod N
 */
static int mpi_montred( mbedtls_mpi *A, const mbedtls_mpi *N,
                        mbedtls_mpi_uint mm, const mbedtls_mpi *T )
{
    6ae2:	b510      	push	{r4, lr}
    6ae4:	b086      	sub	sp, #24
    mbedtls_mpi_uint z = 1;
    6ae6:	2401      	movs	r4, #1
    6ae8:	9405      	str	r4, [sp, #20]
    mbedtls_mpi U;

    U.n = U.s = (int) z;
    6aea:	9402      	str	r4, [sp, #8]
    6aec:	9403      	str	r4, [sp, #12]
    U.p = &z;
    6aee:	ac05      	add	r4, sp, #20
    6af0:	9404      	str	r4, [sp, #16]

    return( mpi_montmul( A, &U, N, mm, T ) );
    6af2:	9300      	str	r3, [sp, #0]
    6af4:	4613      	mov	r3, r2
    6af6:	460a      	mov	r2, r1
    6af8:	a902      	add	r1, sp, #8
    6afa:	f7ff ff85 	bl	6a08 <mpi_montmul>
}
    6afe:	b006      	add	sp, #24
    6b00:	bd10      	pop	{r4, pc}

00006b02 <mbedtls_mpi_cmp_mpi>:
{
    6b02:	b470      	push	{r4, r5, r6}
    6b04:	4606      	mov	r6, r0
    for( i = X->n; i > 0; i-- )
    6b06:	6843      	ldr	r3, [r0, #4]
    6b08:	b143      	cbz	r3, 6b1c <mbedtls_mpi_cmp_mpi+0x1a>
        if( X->p[i - 1] != 0 )
    6b0a:	68b4      	ldr	r4, [r6, #8]
    6b0c:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
    6b10:	3a01      	subs	r2, #1
    6b12:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
    6b16:	b90a      	cbnz	r2, 6b1c <mbedtls_mpi_cmp_mpi+0x1a>
    for( i = X->n; i > 0; i-- )
    6b18:	3b01      	subs	r3, #1
    6b1a:	e7f5      	b.n	6b08 <mbedtls_mpi_cmp_mpi+0x6>
    for( j = Y->n; j > 0; j-- )
    6b1c:	684a      	ldr	r2, [r1, #4]
    6b1e:	b142      	cbz	r2, 6b32 <mbedtls_mpi_cmp_mpi+0x30>
        if( Y->p[j - 1] != 0 )
    6b20:	688d      	ldr	r5, [r1, #8]
    6b22:	f102 4480 	add.w	r4, r2, #1073741824	; 0x40000000
    6b26:	3c01      	subs	r4, #1
    6b28:	f855 4024 	ldr.w	r4, [r5, r4, lsl #2]
    6b2c:	b90c      	cbnz	r4, 6b32 <mbedtls_mpi_cmp_mpi+0x30>
    for( j = Y->n; j > 0; j-- )
    6b2e:	3a01      	subs	r2, #1
    6b30:	e7f5      	b.n	6b1e <mbedtls_mpi_cmp_mpi+0x1c>
    if( i == 0 && j == 0 )
    6b32:	b903      	cbnz	r3, 6b36 <mbedtls_mpi_cmp_mpi+0x34>
    6b34:	b34a      	cbz	r2, 6b8a <mbedtls_mpi_cmp_mpi+0x88>
    if( i > j ) return(  X->s );
    6b36:	4293      	cmp	r3, r2
    6b38:	d80f      	bhi.n	6b5a <mbedtls_mpi_cmp_mpi+0x58>
    if( j > i ) return( -Y->s );
    6b3a:	4293      	cmp	r3, r2
    6b3c:	d310      	bcc.n	6b60 <mbedtls_mpi_cmp_mpi+0x5e>
    if( X->s > 0 && Y->s < 0 ) return(  1 );
    6b3e:	6830      	ldr	r0, [r6, #0]
    6b40:	2800      	cmp	r0, #0
    6b42:	dd02      	ble.n	6b4a <mbedtls_mpi_cmp_mpi+0x48>
    6b44:	680a      	ldr	r2, [r1, #0]
    6b46:	2a00      	cmp	r2, #0
    6b48:	db21      	blt.n	6b8e <mbedtls_mpi_cmp_mpi+0x8c>
    if( Y->s > 0 && X->s < 0 ) return( -1 );
    6b4a:	680a      	ldr	r2, [r1, #0]
    6b4c:	2a00      	cmp	r2, #0
    6b4e:	dd0b      	ble.n	6b68 <mbedtls_mpi_cmp_mpi+0x66>
    6b50:	2800      	cmp	r0, #0
    6b52:	da09      	bge.n	6b68 <mbedtls_mpi_cmp_mpi+0x66>
    6b54:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    6b58:	e000      	b.n	6b5c <mbedtls_mpi_cmp_mpi+0x5a>
    if( i > j ) return(  X->s );
    6b5a:	6830      	ldr	r0, [r6, #0]
}
    6b5c:	bc70      	pop	{r4, r5, r6}
    6b5e:	4770      	bx	lr
    if( j > i ) return( -Y->s );
    6b60:	6808      	ldr	r0, [r1, #0]
    6b62:	4240      	negs	r0, r0
    6b64:	e7fa      	b.n	6b5c <mbedtls_mpi_cmp_mpi+0x5a>
    for( ; i > 0; i-- )
    6b66:	3b01      	subs	r3, #1
    6b68:	b16b      	cbz	r3, 6b86 <mbedtls_mpi_cmp_mpi+0x84>
        if( X->p[i - 1] > Y->p[i - 1] ) return(  X->s );
    6b6a:	68b4      	ldr	r4, [r6, #8]
    6b6c:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
    6b70:	3a01      	subs	r2, #1
    6b72:	f854 4022 	ldr.w	r4, [r4, r2, lsl #2]
    6b76:	688d      	ldr	r5, [r1, #8]
    6b78:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
    6b7c:	4294      	cmp	r4, r2
    6b7e:	d8ed      	bhi.n	6b5c <mbedtls_mpi_cmp_mpi+0x5a>
        if( X->p[i - 1] < Y->p[i - 1] ) return( -X->s );
    6b80:	d2f1      	bcs.n	6b66 <mbedtls_mpi_cmp_mpi+0x64>
    6b82:	4240      	negs	r0, r0
    6b84:	e7ea      	b.n	6b5c <mbedtls_mpi_cmp_mpi+0x5a>
    return( 0 );
    6b86:	2000      	movs	r0, #0
    6b88:	e7e8      	b.n	6b5c <mbedtls_mpi_cmp_mpi+0x5a>
        return( 0 );
    6b8a:	2000      	movs	r0, #0
    6b8c:	e7e6      	b.n	6b5c <mbedtls_mpi_cmp_mpi+0x5a>
    if( X->s > 0 && Y->s < 0 ) return(  1 );
    6b8e:	2001      	movs	r0, #1
    6b90:	e7e4      	b.n	6b5c <mbedtls_mpi_cmp_mpi+0x5a>

00006b92 <mbedtls_mpi_cmp_int>:
{
    6b92:	b500      	push	{lr}
    6b94:	b085      	sub	sp, #20
    *p  = ( z < 0 ) ? -z : z;
    6b96:	ea81 73e1 	eor.w	r3, r1, r1, asr #31
    6b9a:	eba3 73e1 	sub.w	r3, r3, r1, asr #31
    6b9e:	9300      	str	r3, [sp, #0]
    Y.s = ( z < 0 ) ? -1 : 1;
    6ba0:	2900      	cmp	r1, #0
    6ba2:	db0b      	blt.n	6bbc <mbedtls_mpi_cmp_int+0x2a>
    6ba4:	2301      	movs	r3, #1
    6ba6:	9301      	str	r3, [sp, #4]
    Y.n = 1;
    6ba8:	2301      	movs	r3, #1
    6baa:	9302      	str	r3, [sp, #8]
    Y.p = p;
    6bac:	f8cd d00c 	str.w	sp, [sp, #12]
    return( mbedtls_mpi_cmp_mpi( X, &Y ) );
    6bb0:	a901      	add	r1, sp, #4
    6bb2:	f7ff ffa6 	bl	6b02 <mbedtls_mpi_cmp_mpi>
}
    6bb6:	b005      	add	sp, #20
    6bb8:	f85d fb04 	ldr.w	pc, [sp], #4
    Y.s = ( z < 0 ) ? -1 : 1;
    6bbc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    6bc0:	e7f1      	b.n	6ba6 <mbedtls_mpi_cmp_int+0x14>

00006bc2 <mbedtls_mpi_add_abs>:
{
    6bc2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6bc4:	4607      	mov	r7, r0
    6bc6:	4614      	mov	r4, r2
    if( X == B )
    6bc8:	4290      	cmp	r0, r2
    6bca:	d014      	beq.n	6bf6 <mbedtls_mpi_add_abs+0x34>
    if( X != A )
    6bcc:	42b9      	cmp	r1, r7
    6bce:	d005      	beq.n	6bdc <mbedtls_mpi_add_abs+0x1a>
        MBEDTLS_MPI_CHK( mbedtls_mpi_copy( X, A ) );
    6bd0:	4638      	mov	r0, r7
    6bd2:	f7ff fd66 	bl	66a2 <mbedtls_mpi_copy>
    6bd6:	4684      	mov	ip, r0
    6bd8:	2800      	cmp	r0, #0
    6bda:	d143      	bne.n	6c64 <mbedtls_mpi_add_abs+0xa2>
    X->s = 1;
    6bdc:	2301      	movs	r3, #1
    6bde:	603b      	str	r3, [r7, #0]
    for( j = B->n; j > 0; j-- )
    6be0:	6866      	ldr	r6, [r4, #4]
    6be2:	b15e      	cbz	r6, 6bfc <mbedtls_mpi_add_abs+0x3a>
        if( B->p[j - 1] != 0 )
    6be4:	68a1      	ldr	r1, [r4, #8]
    6be6:	f106 4380 	add.w	r3, r6, #1073741824	; 0x40000000
    6bea:	3b01      	subs	r3, #1
    6bec:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
    6bf0:	b923      	cbnz	r3, 6bfc <mbedtls_mpi_add_abs+0x3a>
    for( j = B->n; j > 0; j-- )
    6bf2:	3e01      	subs	r6, #1
    6bf4:	e7f5      	b.n	6be2 <mbedtls_mpi_add_abs+0x20>
        const mbedtls_mpi *T = A; A = X; B = T;
    6bf6:	460c      	mov	r4, r1
    6bf8:	4601      	mov	r1, r0
    6bfa:	e7e7      	b.n	6bcc <mbedtls_mpi_add_abs+0xa>
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, j ) );
    6bfc:	4631      	mov	r1, r6
    6bfe:	4638      	mov	r0, r7
    6c00:	f7ff fd26 	bl	6650 <mbedtls_mpi_grow>
    6c04:	4684      	mov	ip, r0
    6c06:	bb68      	cbnz	r0, 6c64 <mbedtls_mpi_add_abs+0xa2>
    o = B->p; p = X->p; c = 0;
    6c08:	68a0      	ldr	r0, [r4, #8]
    6c0a:	68bb      	ldr	r3, [r7, #8]
    6c0c:	2400      	movs	r4, #0
    for( i = 0; i < j; i++, o++, p++ )
    6c0e:	4625      	mov	r5, r4
    6c10:	e00e      	b.n	6c30 <mbedtls_mpi_add_abs+0x6e>
        tmp= *o;
    6c12:	f850 1b04 	ldr.w	r1, [r0], #4
        *p +=  c; c  = ( *p <  c );
    6c16:	681a      	ldr	r2, [r3, #0]
    6c18:	18a4      	adds	r4, r4, r2
    6c1a:	bf2c      	ite	cs
    6c1c:	2201      	movcs	r2, #1
    6c1e:	2200      	movcc	r2, #0
        *p += tmp; c += ( *p < tmp );
    6c20:	440c      	add	r4, r1
    6c22:	f843 4b04 	str.w	r4, [r3], #4
    6c26:	428c      	cmp	r4, r1
    6c28:	bf2c      	ite	cs
    6c2a:	4614      	movcs	r4, r2
    6c2c:	1c54      	addcc	r4, r2, #1
    for( i = 0; i < j; i++, o++, p++ )
    6c2e:	3501      	adds	r5, #1
    6c30:	42b5      	cmp	r5, r6
    6c32:	d3ee      	bcc.n	6c12 <mbedtls_mpi_add_abs+0x50>
    6c34:	e008      	b.n	6c48 <mbedtls_mpi_add_abs+0x86>
        *p += c; c = ( *p < c ); i++; p++;
    6c36:	681a      	ldr	r2, [r3, #0]
    6c38:	4422      	add	r2, r4
    6c3a:	f843 2b04 	str.w	r2, [r3], #4
    6c3e:	42a2      	cmp	r2, r4
    6c40:	bf2c      	ite	cs
    6c42:	2400      	movcs	r4, #0
    6c44:	2401      	movcc	r4, #1
    6c46:	3501      	adds	r5, #1
    while( c != 0 )
    6c48:	b164      	cbz	r4, 6c64 <mbedtls_mpi_add_abs+0xa2>
        if( i >= X->n )
    6c4a:	687a      	ldr	r2, [r7, #4]
    6c4c:	42aa      	cmp	r2, r5
    6c4e:	d8f2      	bhi.n	6c36 <mbedtls_mpi_add_abs+0x74>
            MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, i + 1 ) );
    6c50:	1c69      	adds	r1, r5, #1
    6c52:	4638      	mov	r0, r7
    6c54:	f7ff fcfc 	bl	6650 <mbedtls_mpi_grow>
    6c58:	4684      	mov	ip, r0
    6c5a:	b918      	cbnz	r0, 6c64 <mbedtls_mpi_add_abs+0xa2>
            p = X->p + i;
    6c5c:	68bb      	ldr	r3, [r7, #8]
    6c5e:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    6c62:	e7e8      	b.n	6c36 <mbedtls_mpi_add_abs+0x74>
}
    6c64:	4660      	mov	r0, ip
    6c66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00006c68 <mbedtls_mpi_sub_abs>:
{
    6c68:	b5f0      	push	{r4, r5, r6, r7, lr}
    6c6a:	b085      	sub	sp, #20
    6c6c:	4605      	mov	r5, r0
    6c6e:	460e      	mov	r6, r1
    6c70:	4614      	mov	r4, r2
    if( mbedtls_mpi_cmp_abs( A, B ) < 0 )
    6c72:	4611      	mov	r1, r2
    6c74:	4630      	mov	r0, r6
    6c76:	f7ff fe8e 	bl	6996 <mbedtls_mpi_cmp_abs>
    6c7a:	2800      	cmp	r0, #0
    6c7c:	db2c      	blt.n	6cd8 <mbedtls_mpi_sub_abs+0x70>
    mbedtls_mpi_init( &TB );
    6c7e:	a801      	add	r0, sp, #4
    6c80:	f7ff fcce 	bl	6620 <mbedtls_mpi_init>
    if( X == B )
    6c84:	42ac      	cmp	r4, r5
    6c86:	d014      	beq.n	6cb2 <mbedtls_mpi_sub_abs+0x4a>
    if( X != A )
    6c88:	42ae      	cmp	r6, r5
    6c8a:	d005      	beq.n	6c98 <mbedtls_mpi_sub_abs+0x30>
        MBEDTLS_MPI_CHK( mbedtls_mpi_copy( X, A ) );
    6c8c:	4631      	mov	r1, r6
    6c8e:	4628      	mov	r0, r5
    6c90:	f7ff fd07 	bl	66a2 <mbedtls_mpi_copy>
    6c94:	4607      	mov	r7, r0
    6c96:	b9c8      	cbnz	r0, 6ccc <mbedtls_mpi_sub_abs+0x64>
    X->s = 1;
    6c98:	2301      	movs	r3, #1
    6c9a:	602b      	str	r3, [r5, #0]
    for( n = B->n; n > 0; n-- )
    6c9c:	6860      	ldr	r0, [r4, #4]
    6c9e:	b180      	cbz	r0, 6cc2 <mbedtls_mpi_sub_abs+0x5a>
        if( B->p[n - 1] != 0 )
    6ca0:	68a2      	ldr	r2, [r4, #8]
    6ca2:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
    6ca6:	3b01      	subs	r3, #1
    6ca8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    6cac:	b94b      	cbnz	r3, 6cc2 <mbedtls_mpi_sub_abs+0x5a>
    for( n = B->n; n > 0; n-- )
    6cae:	3801      	subs	r0, #1
    6cb0:	e7f5      	b.n	6c9e <mbedtls_mpi_sub_abs+0x36>
        MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &TB, B ) );
    6cb2:	4621      	mov	r1, r4
    6cb4:	a801      	add	r0, sp, #4
    6cb6:	f7ff fcf4 	bl	66a2 <mbedtls_mpi_copy>
    6cba:	4607      	mov	r7, r0
    6cbc:	b930      	cbnz	r0, 6ccc <mbedtls_mpi_sub_abs+0x64>
        B = &TB;
    6cbe:	ac01      	add	r4, sp, #4
    6cc0:	e7e2      	b.n	6c88 <mbedtls_mpi_sub_abs+0x20>
    mpi_sub_hlp( n, B->p, X->p );
    6cc2:	68aa      	ldr	r2, [r5, #8]
    6cc4:	68a1      	ldr	r1, [r4, #8]
    6cc6:	f7ff faa9 	bl	621c <mpi_sub_hlp>
    ret = 0;
    6cca:	2700      	movs	r7, #0
    mbedtls_mpi_free( &TB );
    6ccc:	a801      	add	r0, sp, #4
    6cce:	f7ff fcad 	bl	662c <mbedtls_mpi_free>
}
    6cd2:	4638      	mov	r0, r7
    6cd4:	b005      	add	sp, #20
    6cd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return( MBEDTLS_ERR_MPI_NEGATIVE_VALUE );
    6cd8:	f06f 0709 	mvn.w	r7, #9
    6cdc:	e7f9      	b.n	6cd2 <mbedtls_mpi_sub_abs+0x6a>

00006cde <mbedtls_mpi_add_mpi>:
{
    6cde:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6ce0:	4606      	mov	r6, r0
    6ce2:	460c      	mov	r4, r1
    6ce4:	4615      	mov	r5, r2
    s = A->s;
    6ce6:	680f      	ldr	r7, [r1, #0]
    if( A->s * B->s < 0 )
    6ce8:	6813      	ldr	r3, [r2, #0]
    6cea:	fb07 f303 	mul.w	r3, r7, r3
    6cee:	2b00      	cmp	r3, #0
    6cf0:	da16      	bge.n	6d20 <mbedtls_mpi_add_mpi+0x42>
        if( mbedtls_mpi_cmp_abs( A, B ) >= 0 )
    6cf2:	4611      	mov	r1, r2
    6cf4:	4620      	mov	r0, r4
    6cf6:	f7ff fe4e 	bl	6996 <mbedtls_mpi_cmp_abs>
    6cfa:	2800      	cmp	r0, #0
    6cfc:	db07      	blt.n	6d0e <mbedtls_mpi_add_mpi+0x30>
            MBEDTLS_MPI_CHK( mbedtls_mpi_sub_abs( X, A, B ) );
    6cfe:	462a      	mov	r2, r5
    6d00:	4621      	mov	r1, r4
    6d02:	4630      	mov	r0, r6
    6d04:	f7ff ffb0 	bl	6c68 <mbedtls_mpi_sub_abs>
    6d08:	b970      	cbnz	r0, 6d28 <mbedtls_mpi_add_mpi+0x4a>
            X->s =  s;
    6d0a:	6037      	str	r7, [r6, #0]
    6d0c:	e00c      	b.n	6d28 <mbedtls_mpi_add_mpi+0x4a>
            MBEDTLS_MPI_CHK( mbedtls_mpi_sub_abs( X, B, A ) );
    6d0e:	4622      	mov	r2, r4
    6d10:	4629      	mov	r1, r5
    6d12:	4630      	mov	r0, r6
    6d14:	f7ff ffa8 	bl	6c68 <mbedtls_mpi_sub_abs>
    6d18:	b930      	cbnz	r0, 6d28 <mbedtls_mpi_add_mpi+0x4a>
            X->s = -s;
    6d1a:	427f      	negs	r7, r7
    6d1c:	6037      	str	r7, [r6, #0]
    6d1e:	e003      	b.n	6d28 <mbedtls_mpi_add_mpi+0x4a>
        MBEDTLS_MPI_CHK( mbedtls_mpi_add_abs( X, A, B ) );
    6d20:	f7ff ff4f 	bl	6bc2 <mbedtls_mpi_add_abs>
    6d24:	b900      	cbnz	r0, 6d28 <mbedtls_mpi_add_mpi+0x4a>
        X->s = s;
    6d26:	6037      	str	r7, [r6, #0]
}
    6d28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00006d2a <mbedtls_mpi_sub_mpi>:
{
    6d2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6d2c:	4606      	mov	r6, r0
    6d2e:	460c      	mov	r4, r1
    6d30:	4615      	mov	r5, r2
    s = A->s;
    6d32:	680f      	ldr	r7, [r1, #0]
    if( A->s * B->s > 0 )
    6d34:	6813      	ldr	r3, [r2, #0]
    6d36:	fb07 f303 	mul.w	r3, r7, r3
    6d3a:	2b00      	cmp	r3, #0
    6d3c:	dd17      	ble.n	6d6e <mbedtls_mpi_sub_mpi+0x44>
        if( mbedtls_mpi_cmp_abs( A, B ) >= 0 )
    6d3e:	4611      	mov	r1, r2
    6d40:	4620      	mov	r0, r4
    6d42:	f7ff fe28 	bl	6996 <mbedtls_mpi_cmp_abs>
    6d46:	2800      	cmp	r0, #0
    6d48:	db07      	blt.n	6d5a <mbedtls_mpi_sub_mpi+0x30>
            MBEDTLS_MPI_CHK( mbedtls_mpi_sub_abs( X, A, B ) );
    6d4a:	462a      	mov	r2, r5
    6d4c:	4621      	mov	r1, r4
    6d4e:	4630      	mov	r0, r6
    6d50:	f7ff ff8a 	bl	6c68 <mbedtls_mpi_sub_abs>
    6d54:	b900      	cbnz	r0, 6d58 <mbedtls_mpi_sub_mpi+0x2e>
            X->s =  s;
    6d56:	6037      	str	r7, [r6, #0]
}
    6d58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            MBEDTLS_MPI_CHK( mbedtls_mpi_sub_abs( X, B, A ) );
    6d5a:	4622      	mov	r2, r4
    6d5c:	4629      	mov	r1, r5
    6d5e:	4630      	mov	r0, r6
    6d60:	f7ff ff82 	bl	6c68 <mbedtls_mpi_sub_abs>
    6d64:	2800      	cmp	r0, #0
    6d66:	d1f7      	bne.n	6d58 <mbedtls_mpi_sub_mpi+0x2e>
            X->s = -s;
    6d68:	427f      	negs	r7, r7
    6d6a:	6037      	str	r7, [r6, #0]
    6d6c:	e7f4      	b.n	6d58 <mbedtls_mpi_sub_mpi+0x2e>
        MBEDTLS_MPI_CHK( mbedtls_mpi_add_abs( X, A, B ) );
    6d6e:	f7ff ff28 	bl	6bc2 <mbedtls_mpi_add_abs>
    6d72:	2800      	cmp	r0, #0
    6d74:	d1f0      	bne.n	6d58 <mbedtls_mpi_sub_mpi+0x2e>
        X->s = s;
    6d76:	6037      	str	r7, [r6, #0]
    return( ret );
    6d78:	e7ee      	b.n	6d58 <mbedtls_mpi_sub_mpi+0x2e>

00006d7a <mbedtls_mpi_mul_mpi>:
{
    6d7a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    6d7e:	b087      	sub	sp, #28
    6d80:	4680      	mov	r8, r0
    6d82:	460e      	mov	r6, r1
    6d84:	4617      	mov	r7, r2
    mbedtls_mpi_init( &TA ); mbedtls_mpi_init( &TB );
    6d86:	a803      	add	r0, sp, #12
    6d88:	f7ff fc4a 	bl	6620 <mbedtls_mpi_init>
    6d8c:	4668      	mov	r0, sp
    6d8e:	f7ff fc47 	bl	6620 <mbedtls_mpi_init>
    if( X == A ) { MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &TA, A ) ); A = &TA; }
    6d92:	45b0      	cmp	r8, r6
    6d94:	d00c      	beq.n	6db0 <mbedtls_mpi_mul_mpi+0x36>
    if( X == B ) { MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &TB, B ) ); B = &TB; }
    6d96:	45b8      	cmp	r8, r7
    6d98:	d012      	beq.n	6dc0 <mbedtls_mpi_mul_mpi+0x46>
    for( i = A->n; i > 0; i-- )
    6d9a:	6875      	ldr	r5, [r6, #4]
    6d9c:	b1c5      	cbz	r5, 6dd0 <mbedtls_mpi_mul_mpi+0x56>
        if( A->p[i - 1] != 0 )
    6d9e:	68b2      	ldr	r2, [r6, #8]
    6da0:	f105 4380 	add.w	r3, r5, #1073741824	; 0x40000000
    6da4:	3b01      	subs	r3, #1
    6da6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    6daa:	b98b      	cbnz	r3, 6dd0 <mbedtls_mpi_mul_mpi+0x56>
    for( i = A->n; i > 0; i-- )
    6dac:	3d01      	subs	r5, #1
    6dae:	e7f5      	b.n	6d9c <mbedtls_mpi_mul_mpi+0x22>
    if( X == A ) { MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &TA, A ) ); A = &TA; }
    6db0:	4631      	mov	r1, r6
    6db2:	a803      	add	r0, sp, #12
    6db4:	f7ff fc75 	bl	66a2 <mbedtls_mpi_copy>
    6db8:	4681      	mov	r9, r0
    6dba:	b9d0      	cbnz	r0, 6df2 <mbedtls_mpi_mul_mpi+0x78>
    6dbc:	ae03      	add	r6, sp, #12
    6dbe:	e7ea      	b.n	6d96 <mbedtls_mpi_mul_mpi+0x1c>
    if( X == B ) { MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &TB, B ) ); B = &TB; }
    6dc0:	4639      	mov	r1, r7
    6dc2:	4668      	mov	r0, sp
    6dc4:	f7ff fc6d 	bl	66a2 <mbedtls_mpi_copy>
    6dc8:	4681      	mov	r9, r0
    6dca:	b990      	cbnz	r0, 6df2 <mbedtls_mpi_mul_mpi+0x78>
    6dcc:	466f      	mov	r7, sp
    6dce:	e7e4      	b.n	6d9a <mbedtls_mpi_mul_mpi+0x20>
    for( j = B->n; j > 0; j-- )
    6dd0:	687c      	ldr	r4, [r7, #4]
    6dd2:	b144      	cbz	r4, 6de6 <mbedtls_mpi_mul_mpi+0x6c>
        if( B->p[j - 1] != 0 )
    6dd4:	68ba      	ldr	r2, [r7, #8]
    6dd6:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
    6dda:	3b01      	subs	r3, #1
    6ddc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    6de0:	b90b      	cbnz	r3, 6de6 <mbedtls_mpi_mul_mpi+0x6c>
    for( j = B->n; j > 0; j-- )
    6de2:	3c01      	subs	r4, #1
    6de4:	e7f5      	b.n	6dd2 <mbedtls_mpi_mul_mpi+0x58>
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, i + j ) );
    6de6:	1929      	adds	r1, r5, r4
    6de8:	4640      	mov	r0, r8
    6dea:	f7ff fc31 	bl	6650 <mbedtls_mpi_grow>
    6dee:	4681      	mov	r9, r0
    6df0:	b148      	cbz	r0, 6e06 <mbedtls_mpi_mul_mpi+0x8c>
    mbedtls_mpi_free( &TB ); mbedtls_mpi_free( &TA );
    6df2:	4668      	mov	r0, sp
    6df4:	f7ff fc1a 	bl	662c <mbedtls_mpi_free>
    6df8:	a803      	add	r0, sp, #12
    6dfa:	f7ff fc17 	bl	662c <mbedtls_mpi_free>
}
    6dfe:	4648      	mov	r0, r9
    6e00:	b007      	add	sp, #28
    6e02:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    MBEDTLS_MPI_CHK( mbedtls_mpi_lset( X, 0 ) );
    6e06:	2100      	movs	r1, #0
    6e08:	4640      	mov	r0, r8
    6e0a:	f7ff fc7c 	bl	6706 <mbedtls_mpi_lset>
    6e0e:	4681      	mov	r9, r0
    6e10:	2800      	cmp	r0, #0
    6e12:	d1ee      	bne.n	6df2 <mbedtls_mpi_mul_mpi+0x78>
    for( ; j > 0; j-- )
    6e14:	b17c      	cbz	r4, 6e36 <mbedtls_mpi_mul_mpi+0xbc>
        mpi_mul_hlp( i, A->p, X->p + j - 1, B->p[j - 1] );
    6e16:	f8d8 1008 	ldr.w	r1, [r8, #8]
    6e1a:	f104 4280 	add.w	r2, r4, #1073741824	; 0x40000000
    6e1e:	3a01      	subs	r2, #1
    6e20:	68bb      	ldr	r3, [r7, #8]
    6e22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    6e26:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    6e2a:	68b1      	ldr	r1, [r6, #8]
    6e2c:	4628      	mov	r0, r5
    6e2e:	f7ff fa1b 	bl	6268 <mpi_mul_hlp>
    for( ; j > 0; j-- )
    6e32:	3c01      	subs	r4, #1
    6e34:	e7ee      	b.n	6e14 <mbedtls_mpi_mul_mpi+0x9a>
    X->s = A->s * B->s;
    6e36:	6832      	ldr	r2, [r6, #0]
    6e38:	683b      	ldr	r3, [r7, #0]
    6e3a:	fb03 f302 	mul.w	r3, r3, r2
    6e3e:	f8c8 3000 	str.w	r3, [r8]
    6e42:	e7d6      	b.n	6df2 <mbedtls_mpi_mul_mpi+0x78>

00006e44 <mbedtls_mpi_mul_int>:
{
    6e44:	b500      	push	{lr}
    6e46:	b085      	sub	sp, #20
    _B.s = 1;
    6e48:	2301      	movs	r3, #1
    6e4a:	9301      	str	r3, [sp, #4]
    _B.n = 1;
    6e4c:	9302      	str	r3, [sp, #8]
    _B.p = p;
    6e4e:	f8cd d00c 	str.w	sp, [sp, #12]
    p[0] = b;
    6e52:	9200      	str	r2, [sp, #0]
    return( mbedtls_mpi_mul_mpi( X, A, &_B ) );
    6e54:	aa01      	add	r2, sp, #4
    6e56:	f7ff ff90 	bl	6d7a <mbedtls_mpi_mul_mpi>
}
    6e5a:	b005      	add	sp, #20
    6e5c:	f85d fb04 	ldr.w	pc, [sp], #4

00006e60 <mbedtls_mpi_div_mpi>:
{
    6e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6e64:	b097      	sub	sp, #92	; 0x5c
    6e66:	4606      	mov	r6, r0
    6e68:	460f      	mov	r7, r1
    6e6a:	4615      	mov	r5, r2
    6e6c:	461c      	mov	r4, r3
    if( mbedtls_mpi_cmp_int( B, 0 ) == 0 )
    6e6e:	2100      	movs	r1, #0
    6e70:	4618      	mov	r0, r3
    6e72:	f7ff fe8e 	bl	6b92 <mbedtls_mpi_cmp_int>
    6e76:	2800      	cmp	r0, #0
    6e78:	f000 81b7 	beq.w	71ea <mbedtls_mpi_div_mpi+0x38a>
    mbedtls_mpi_init( &X ); mbedtls_mpi_init( &Y ); mbedtls_mpi_init( &Z );
    6e7c:	a813      	add	r0, sp, #76	; 0x4c
    6e7e:	f7ff fbcf 	bl	6620 <mbedtls_mpi_init>
    6e82:	a810      	add	r0, sp, #64	; 0x40
    6e84:	f7ff fbcc 	bl	6620 <mbedtls_mpi_init>
    6e88:	a80d      	add	r0, sp, #52	; 0x34
    6e8a:	f7ff fbc9 	bl	6620 <mbedtls_mpi_init>
    mbedtls_mpi_init( &T1 ); mbedtls_mpi_init( &T2 );
    6e8e:	a80a      	add	r0, sp, #40	; 0x28
    6e90:	f7ff fbc6 	bl	6620 <mbedtls_mpi_init>
    6e94:	a807      	add	r0, sp, #28
    6e96:	f7ff fbc3 	bl	6620 <mbedtls_mpi_init>
    if( mbedtls_mpi_cmp_abs( A, B ) < 0 )
    6e9a:	4621      	mov	r1, r4
    6e9c:	4628      	mov	r0, r5
    6e9e:	f7ff fd7a 	bl	6996 <mbedtls_mpi_cmp_abs>
    6ea2:	2800      	cmp	r0, #0
    6ea4:	da10      	bge.n	6ec8 <mbedtls_mpi_div_mpi+0x68>
        if( Q != NULL ) MBEDTLS_MPI_CHK( mbedtls_mpi_lset( Q, 0 ) );
    6ea6:	b12e      	cbz	r6, 6eb4 <mbedtls_mpi_div_mpi+0x54>
    6ea8:	2100      	movs	r1, #0
    6eaa:	4630      	mov	r0, r6
    6eac:	f7ff fc2b 	bl	6706 <mbedtls_mpi_lset>
    6eb0:	4680      	mov	r8, r0
    6eb2:	b978      	cbnz	r0, 6ed4 <mbedtls_mpi_div_mpi+0x74>
        if( R != NULL ) MBEDTLS_MPI_CHK( mbedtls_mpi_copy( R, A ) );
    6eb4:	b12f      	cbz	r7, 6ec2 <mbedtls_mpi_div_mpi+0x62>
    6eb6:	4629      	mov	r1, r5
    6eb8:	4638      	mov	r0, r7
    6eba:	f7ff fbf2 	bl	66a2 <mbedtls_mpi_copy>
    6ebe:	4680      	mov	r8, r0
    6ec0:	b940      	cbnz	r0, 6ed4 <mbedtls_mpi_div_mpi+0x74>
        return( 0 );
    6ec2:	f04f 0800 	mov.w	r8, #0
    6ec6:	e014      	b.n	6ef2 <mbedtls_mpi_div_mpi+0x92>
    MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &X, A ) );
    6ec8:	4629      	mov	r1, r5
    6eca:	a813      	add	r0, sp, #76	; 0x4c
    6ecc:	f7ff fbe9 	bl	66a2 <mbedtls_mpi_copy>
    6ed0:	4680      	mov	r8, r0
    6ed2:	b190      	cbz	r0, 6efa <mbedtls_mpi_div_mpi+0x9a>
    mbedtls_mpi_free( &X ); mbedtls_mpi_free( &Y ); mbedtls_mpi_free( &Z );
    6ed4:	a813      	add	r0, sp, #76	; 0x4c
    6ed6:	f7ff fba9 	bl	662c <mbedtls_mpi_free>
    6eda:	a810      	add	r0, sp, #64	; 0x40
    6edc:	f7ff fba6 	bl	662c <mbedtls_mpi_free>
    6ee0:	a80d      	add	r0, sp, #52	; 0x34
    6ee2:	f7ff fba3 	bl	662c <mbedtls_mpi_free>
    mbedtls_mpi_free( &T1 ); mbedtls_mpi_free( &T2 );
    6ee6:	a80a      	add	r0, sp, #40	; 0x28
    6ee8:	f7ff fba0 	bl	662c <mbedtls_mpi_free>
    6eec:	a807      	add	r0, sp, #28
    6eee:	f7ff fb9d 	bl	662c <mbedtls_mpi_free>
}
    6ef2:	4640      	mov	r0, r8
    6ef4:	b017      	add	sp, #92	; 0x5c
    6ef6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &Y, B ) );
    6efa:	4621      	mov	r1, r4
    6efc:	a810      	add	r0, sp, #64	; 0x40
    6efe:	f7ff fbd0 	bl	66a2 <mbedtls_mpi_copy>
    6f02:	4680      	mov	r8, r0
    6f04:	2800      	cmp	r0, #0
    6f06:	d1e5      	bne.n	6ed4 <mbedtls_mpi_div_mpi+0x74>
    X.s = Y.s = 1;
    6f08:	2301      	movs	r3, #1
    6f0a:	9310      	str	r3, [sp, #64]	; 0x40
    6f0c:	9313      	str	r3, [sp, #76]	; 0x4c
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( &Z, A->n + 2 ) );
    6f0e:	6869      	ldr	r1, [r5, #4]
    6f10:	3102      	adds	r1, #2
    6f12:	a80d      	add	r0, sp, #52	; 0x34
    6f14:	f7ff fb9c 	bl	6650 <mbedtls_mpi_grow>
    6f18:	4680      	mov	r8, r0
    6f1a:	2800      	cmp	r0, #0
    6f1c:	d1da      	bne.n	6ed4 <mbedtls_mpi_div_mpi+0x74>
    MBEDTLS_MPI_CHK( mbedtls_mpi_lset( &Z,  0 ) );
    6f1e:	2100      	movs	r1, #0
    6f20:	a80d      	add	r0, sp, #52	; 0x34
    6f22:	f7ff fbf0 	bl	6706 <mbedtls_mpi_lset>
    6f26:	4680      	mov	r8, r0
    6f28:	2800      	cmp	r0, #0
    6f2a:	d1d3      	bne.n	6ed4 <mbedtls_mpi_div_mpi+0x74>
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( &T1, 2 ) );
    6f2c:	2102      	movs	r1, #2
    6f2e:	a80a      	add	r0, sp, #40	; 0x28
    6f30:	f7ff fb8e 	bl	6650 <mbedtls_mpi_grow>
    6f34:	4680      	mov	r8, r0
    6f36:	2800      	cmp	r0, #0
    6f38:	d1cc      	bne.n	6ed4 <mbedtls_mpi_div_mpi+0x74>
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( &T2, 3 ) );
    6f3a:	2103      	movs	r1, #3
    6f3c:	a807      	add	r0, sp, #28
    6f3e:	f7ff fb87 	bl	6650 <mbedtls_mpi_grow>
    6f42:	4680      	mov	r8, r0
    6f44:	2800      	cmp	r0, #0
    6f46:	d1c5      	bne.n	6ed4 <mbedtls_mpi_div_mpi+0x74>
    k = mbedtls_mpi_bitlen( &Y ) % biL;
    6f48:	a810      	add	r0, sp, #64	; 0x40
    6f4a:	f7ff fc0b 	bl	6764 <mbedtls_mpi_bitlen>
    6f4e:	f000 031f 	and.w	r3, r0, #31
    if( k < biL - 1 )
    6f52:	2b1e      	cmp	r3, #30
    6f54:	d811      	bhi.n	6f7a <mbedtls_mpi_div_mpi+0x11a>
        k = biL - 1 - k;
    6f56:	f1c3 031f 	rsb	r3, r3, #31
    6f5a:	9300      	str	r3, [sp, #0]
        MBEDTLS_MPI_CHK( mbedtls_mpi_shift_l( &X, k ) );
    6f5c:	4699      	mov	r9, r3
    6f5e:	4619      	mov	r1, r3
    6f60:	a813      	add	r0, sp, #76	; 0x4c
    6f62:	f7ff fc7f 	bl	6864 <mbedtls_mpi_shift_l>
    6f66:	4680      	mov	r8, r0
    6f68:	2800      	cmp	r0, #0
    6f6a:	d1b3      	bne.n	6ed4 <mbedtls_mpi_div_mpi+0x74>
        MBEDTLS_MPI_CHK( mbedtls_mpi_shift_l( &Y, k ) );
    6f6c:	4649      	mov	r1, r9
    6f6e:	a810      	add	r0, sp, #64	; 0x40
    6f70:	f7ff fc78 	bl	6864 <mbedtls_mpi_shift_l>
    6f74:	4680      	mov	r8, r0
    6f76:	b110      	cbz	r0, 6f7e <mbedtls_mpi_div_mpi+0x11e>
    6f78:	e7ac      	b.n	6ed4 <mbedtls_mpi_div_mpi+0x74>
    else k = 0;
    6f7a:	2300      	movs	r3, #0
    6f7c:	9300      	str	r3, [sp, #0]
    n = X.n - 1;
    6f7e:	9b14      	ldr	r3, [sp, #80]	; 0x50
    6f80:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
    t = Y.n - 1;
    6f84:	9a11      	ldr	r2, [sp, #68]	; 0x44
    6f86:	9201      	str	r2, [sp, #4]
    6f88:	1e51      	subs	r1, r2, #1
    6f8a:	9102      	str	r1, [sp, #8]
    MBEDTLS_MPI_CHK( mbedtls_mpi_shift_l( &Y, biL * ( n - t ) ) );
    6f8c:	eba3 0902 	sub.w	r9, r3, r2
    6f90:	ea4f 1a49 	mov.w	sl, r9, lsl #5
    6f94:	4651      	mov	r1, sl
    6f96:	a810      	add	r0, sp, #64	; 0x40
    6f98:	f7ff fc64 	bl	6864 <mbedtls_mpi_shift_l>
    6f9c:	4680      	mov	r8, r0
    6f9e:	2800      	cmp	r0, #0
    6fa0:	d198      	bne.n	6ed4 <mbedtls_mpi_div_mpi+0x74>
    while( mbedtls_mpi_cmp_mpi( &X, &Y ) >= 0 )
    6fa2:	a910      	add	r1, sp, #64	; 0x40
    6fa4:	a813      	add	r0, sp, #76	; 0x4c
    6fa6:	f7ff fdac 	bl	6b02 <mbedtls_mpi_cmp_mpi>
    6faa:	2800      	cmp	r0, #0
    6fac:	db0e      	blt.n	6fcc <mbedtls_mpi_div_mpi+0x16c>
        Z.p[n - t]++;
    6fae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    6fb0:	f852 3029 	ldr.w	r3, [r2, r9, lsl #2]
    6fb4:	3301      	adds	r3, #1
    6fb6:	f842 3029 	str.w	r3, [r2, r9, lsl #2]
        MBEDTLS_MPI_CHK( mbedtls_mpi_sub_mpi( &X, &X, &Y ) );
    6fba:	aa10      	add	r2, sp, #64	; 0x40
    6fbc:	a913      	add	r1, sp, #76	; 0x4c
    6fbe:	4608      	mov	r0, r1
    6fc0:	f7ff feb3 	bl	6d2a <mbedtls_mpi_sub_mpi>
    6fc4:	4680      	mov	r8, r0
    6fc6:	2800      	cmp	r0, #0
    6fc8:	d0eb      	beq.n	6fa2 <mbedtls_mpi_div_mpi+0x142>
    6fca:	e783      	b.n	6ed4 <mbedtls_mpi_div_mpi+0x74>
    MBEDTLS_MPI_CHK( mbedtls_mpi_shift_r( &Y, biL * ( n - t ) ) );
    6fcc:	4651      	mov	r1, sl
    6fce:	a810      	add	r0, sp, #64	; 0x40
    6fd0:	f7ff fc98 	bl	6904 <mbedtls_mpi_shift_r>
    6fd4:	4680      	mov	r8, r0
    6fd6:	2800      	cmp	r0, #0
    6fd8:	f47f af7c 	bne.w	6ed4 <mbedtls_mpi_div_mpi+0x74>
    6fdc:	9603      	str	r6, [sp, #12]
    6fde:	9704      	str	r7, [sp, #16]
    6fe0:	9f02      	ldr	r7, [sp, #8]
    6fe2:	9502      	str	r5, [sp, #8]
    6fe4:	465d      	mov	r5, fp
    6fe6:	9405      	str	r4, [sp, #20]
    6fe8:	9c01      	ldr	r4, [sp, #4]
    for( i = n; i > t ; i-- )
    6fea:	42bd      	cmp	r5, r7
    6fec:	f240 80cc 	bls.w	7188 <mbedtls_mpi_div_mpi+0x328>
        if( X.p[i] >= Y.p[t] )
    6ff0:	9915      	ldr	r1, [sp, #84]	; 0x54
    6ff2:	ea4f 0985 	mov.w	r9, r5, lsl #2
    6ff6:	f851 0025 	ldr.w	r0, [r1, r5, lsl #2]
    6ffa:	ea4f 0a87 	mov.w	sl, r7, lsl #2
    6ffe:	9b12      	ldr	r3, [sp, #72]	; 0x48
    7000:	f853 2027 	ldr.w	r2, [r3, r7, lsl #2]
    7004:	4290      	cmp	r0, r2
    7006:	d317      	bcc.n	7038 <mbedtls_mpi_div_mpi+0x1d8>
            Z.p[i - t - 1] = ~0;
    7008:	1beb      	subs	r3, r5, r7
    700a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    700e:	3b01      	subs	r3, #1
    7010:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    7012:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    7016:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        Z.p[i - t - 1]++;
    701a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    701c:	1beb      	subs	r3, r5, r7
    701e:	9301      	str	r3, [sp, #4]
    7020:	f103 4b80 	add.w	fp, r3, #1073741824	; 0x40000000
    7024:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
    7028:	ea4f 068b 	mov.w	r6, fp, lsl #2
    702c:	f852 302b 	ldr.w	r3, [r2, fp, lsl #2]
    7030:	3301      	adds	r3, #1
    7032:	f842 302b 	str.w	r3, [r2, fp, lsl #2]
    7036:	e047      	b.n	70c8 <mbedtls_mpi_div_mpi+0x268>
            Z.p[i - t - 1] = mbedtls_int_div_int( X.p[i], X.p[i - 1],
    7038:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
    703c:	eb05 0c03 	add.w	ip, r5, r3
    7040:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
    7044:	1bee      	subs	r6, r5, r7
    7046:	441e      	add	r6, r3
    7048:	2300      	movs	r3, #0
    704a:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
    704e:	f7ff faa8 	bl	65a2 <mbedtls_int_div_int>
    7052:	f848 0026 	str.w	r0, [r8, r6, lsl #2]
    7056:	e7e0      	b.n	701a <mbedtls_mpi_div_mpi+0x1ba>
            T1.p[0] = ( t < 1 ) ? 0 : Y.p[t - 1];
    7058:	463a      	mov	r2, r7
    705a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    705c:	601a      	str	r2, [r3, #0]
            T1.p[1] = Y.p[t];
    705e:	9b12      	ldr	r3, [sp, #72]	; 0x48
    7060:	f853 200a 	ldr.w	r2, [r3, sl]
    7064:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    7066:	605a      	str	r2, [r3, #4]
            MBEDTLS_MPI_CHK( mbedtls_mpi_mul_int( &T1, &T1, Z.p[i - t - 1] ) );
    7068:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    706a:	599a      	ldr	r2, [r3, r6]
    706c:	a90a      	add	r1, sp, #40	; 0x28
    706e:	4608      	mov	r0, r1
    7070:	f7ff fee8 	bl	6e44 <mbedtls_mpi_mul_int>
    7074:	4680      	mov	r8, r0
    7076:	2800      	cmp	r0, #0
    7078:	f47f af2c 	bne.w	6ed4 <mbedtls_mpi_div_mpi+0x74>
            MBEDTLS_MPI_CHK( mbedtls_mpi_lset( &T2, 0 ) );
    707c:	2100      	movs	r1, #0
    707e:	a807      	add	r0, sp, #28
    7080:	f7ff fb41 	bl	6706 <mbedtls_mpi_lset>
    7084:	4680      	mov	r8, r0
    7086:	2800      	cmp	r0, #0
    7088:	f47f af24 	bne.w	6ed4 <mbedtls_mpi_div_mpi+0x74>
            T2.p[0] = ( i < 2 ) ? 0 : X.p[i - 2];
    708c:	2d01      	cmp	r5, #1
    708e:	d930      	bls.n	70f2 <mbedtls_mpi_div_mpi+0x292>
    7090:	f105 4380 	add.w	r3, r5, #1073741824	; 0x40000000
    7094:	3b02      	subs	r3, #2
    7096:	9a15      	ldr	r2, [sp, #84]	; 0x54
    7098:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    709c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    709e:	601a      	str	r2, [r3, #0]
            T2.p[1] = ( i < 1 ) ? 0 : X.p[i - 1];
    70a0:	b34d      	cbz	r5, 70f6 <mbedtls_mpi_div_mpi+0x296>
    70a2:	f105 4380 	add.w	r3, r5, #1073741824	; 0x40000000
    70a6:	3b01      	subs	r3, #1
    70a8:	9a15      	ldr	r2, [sp, #84]	; 0x54
    70aa:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    70ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
    70b0:	605a      	str	r2, [r3, #4]
            T2.p[2] = X.p[i];
    70b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
    70b4:	f853 2009 	ldr.w	r2, [r3, r9]
    70b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
    70ba:	609a      	str	r2, [r3, #8]
        while( mbedtls_mpi_cmp_mpi( &T1, &T2 ) > 0 );
    70bc:	a907      	add	r1, sp, #28
    70be:	a80a      	add	r0, sp, #40	; 0x28
    70c0:	f7ff fd1f 	bl	6b02 <mbedtls_mpi_cmp_mpi>
    70c4:	2800      	cmp	r0, #0
    70c6:	dd18      	ble.n	70fa <mbedtls_mpi_div_mpi+0x29a>
            Z.p[i - t - 1]--;
    70c8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    70ca:	5993      	ldr	r3, [r2, r6]
    70cc:	3b01      	subs	r3, #1
    70ce:	5193      	str	r3, [r2, r6]
            MBEDTLS_MPI_CHK( mbedtls_mpi_lset( &T1, 0 ) );
    70d0:	2100      	movs	r1, #0
    70d2:	a80a      	add	r0, sp, #40	; 0x28
    70d4:	f7ff fb17 	bl	6706 <mbedtls_mpi_lset>
    70d8:	4680      	mov	r8, r0
    70da:	2800      	cmp	r0, #0
    70dc:	f47f aefa 	bne.w	6ed4 <mbedtls_mpi_div_mpi+0x74>
            T1.p[0] = ( t < 1 ) ? 0 : Y.p[t - 1];
    70e0:	2f00      	cmp	r7, #0
    70e2:	d0b9      	beq.n	7058 <mbedtls_mpi_div_mpi+0x1f8>
    70e4:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
    70e8:	3b02      	subs	r3, #2
    70ea:	9a12      	ldr	r2, [sp, #72]	; 0x48
    70ec:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    70f0:	e7b3      	b.n	705a <mbedtls_mpi_div_mpi+0x1fa>
            T2.p[0] = ( i < 2 ) ? 0 : X.p[i - 2];
    70f2:	2200      	movs	r2, #0
    70f4:	e7d2      	b.n	709c <mbedtls_mpi_div_mpi+0x23c>
            T2.p[1] = ( i < 1 ) ? 0 : X.p[i - 1];
    70f6:	462a      	mov	r2, r5
    70f8:	e7d9      	b.n	70ae <mbedtls_mpi_div_mpi+0x24e>
        MBEDTLS_MPI_CHK( mbedtls_mpi_mul_int( &T1, &Y, Z.p[i - t - 1] ) );
    70fa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    70fc:	f853 202b 	ldr.w	r2, [r3, fp, lsl #2]
    7100:	a910      	add	r1, sp, #64	; 0x40
    7102:	a80a      	add	r0, sp, #40	; 0x28
    7104:	f7ff fe9e 	bl	6e44 <mbedtls_mpi_mul_int>
    7108:	4680      	mov	r8, r0
    710a:	2800      	cmp	r0, #0
    710c:	f47f aee2 	bne.w	6ed4 <mbedtls_mpi_div_mpi+0x74>
        MBEDTLS_MPI_CHK( mbedtls_mpi_shift_l( &T1,  biL * ( i - t - 1 ) ) );
    7110:	9b01      	ldr	r3, [sp, #4]
    7112:	1e5e      	subs	r6, r3, #1
    7114:	0176      	lsls	r6, r6, #5
    7116:	4631      	mov	r1, r6
    7118:	a80a      	add	r0, sp, #40	; 0x28
    711a:	f7ff fba3 	bl	6864 <mbedtls_mpi_shift_l>
    711e:	4680      	mov	r8, r0
    7120:	2800      	cmp	r0, #0
    7122:	f47f aed7 	bne.w	6ed4 <mbedtls_mpi_div_mpi+0x74>
        MBEDTLS_MPI_CHK( mbedtls_mpi_sub_mpi( &X, &X, &T1 ) );
    7126:	aa0a      	add	r2, sp, #40	; 0x28
    7128:	a913      	add	r1, sp, #76	; 0x4c
    712a:	4608      	mov	r0, r1
    712c:	f7ff fdfd 	bl	6d2a <mbedtls_mpi_sub_mpi>
    7130:	4680      	mov	r8, r0
    7132:	2800      	cmp	r0, #0
    7134:	f47f aece 	bne.w	6ed4 <mbedtls_mpi_div_mpi+0x74>
        if( mbedtls_mpi_cmp_int( &X, 0 ) < 0 )
    7138:	2100      	movs	r1, #0
    713a:	a813      	add	r0, sp, #76	; 0x4c
    713c:	f7ff fd29 	bl	6b92 <mbedtls_mpi_cmp_int>
    7140:	2800      	cmp	r0, #0
    7142:	db01      	blt.n	7148 <mbedtls_mpi_div_mpi+0x2e8>
    for( i = n; i > t ; i-- )
    7144:	3d01      	subs	r5, #1
    7146:	e750      	b.n	6fea <mbedtls_mpi_div_mpi+0x18a>
            MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &T1, &Y ) );
    7148:	a910      	add	r1, sp, #64	; 0x40
    714a:	a80a      	add	r0, sp, #40	; 0x28
    714c:	f7ff faa9 	bl	66a2 <mbedtls_mpi_copy>
    7150:	4680      	mov	r8, r0
    7152:	2800      	cmp	r0, #0
    7154:	f47f aebe 	bne.w	6ed4 <mbedtls_mpi_div_mpi+0x74>
            MBEDTLS_MPI_CHK( mbedtls_mpi_shift_l( &T1, biL * ( i - t - 1 ) ) );
    7158:	4631      	mov	r1, r6
    715a:	a80a      	add	r0, sp, #40	; 0x28
    715c:	f7ff fb82 	bl	6864 <mbedtls_mpi_shift_l>
    7160:	4680      	mov	r8, r0
    7162:	2800      	cmp	r0, #0
    7164:	f47f aeb6 	bne.w	6ed4 <mbedtls_mpi_div_mpi+0x74>
            MBEDTLS_MPI_CHK( mbedtls_mpi_add_mpi( &X, &X, &T1 ) );
    7168:	aa0a      	add	r2, sp, #40	; 0x28
    716a:	a913      	add	r1, sp, #76	; 0x4c
    716c:	4608      	mov	r0, r1
    716e:	f7ff fdb6 	bl	6cde <mbedtls_mpi_add_mpi>
    7172:	4680      	mov	r8, r0
    7174:	2800      	cmp	r0, #0
    7176:	f47f aead 	bne.w	6ed4 <mbedtls_mpi_div_mpi+0x74>
            Z.p[i - t - 1]--;
    717a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    717c:	f852 302b 	ldr.w	r3, [r2, fp, lsl #2]
    7180:	3b01      	subs	r3, #1
    7182:	f842 302b 	str.w	r3, [r2, fp, lsl #2]
    7186:	e7dd      	b.n	7144 <mbedtls_mpi_div_mpi+0x2e4>
    7188:	9e03      	ldr	r6, [sp, #12]
    718a:	9f04      	ldr	r7, [sp, #16]
    718c:	9d02      	ldr	r5, [sp, #8]
    718e:	9c05      	ldr	r4, [sp, #20]
    if( Q != NULL )
    7190:	b166      	cbz	r6, 71ac <mbedtls_mpi_div_mpi+0x34c>
        MBEDTLS_MPI_CHK( mbedtls_mpi_copy( Q, &Z ) );
    7192:	a90d      	add	r1, sp, #52	; 0x34
    7194:	4630      	mov	r0, r6
    7196:	f7ff fa84 	bl	66a2 <mbedtls_mpi_copy>
    719a:	4680      	mov	r8, r0
    719c:	2800      	cmp	r0, #0
    719e:	f47f ae99 	bne.w	6ed4 <mbedtls_mpi_div_mpi+0x74>
        Q->s = A->s * B->s;
    71a2:	682a      	ldr	r2, [r5, #0]
    71a4:	6823      	ldr	r3, [r4, #0]
    71a6:	fb03 f302 	mul.w	r3, r3, r2
    71aa:	6033      	str	r3, [r6, #0]
    if( R != NULL )
    71ac:	2f00      	cmp	r7, #0
    71ae:	f43f ae91 	beq.w	6ed4 <mbedtls_mpi_div_mpi+0x74>
        MBEDTLS_MPI_CHK( mbedtls_mpi_shift_r( &X, k ) );
    71b2:	9900      	ldr	r1, [sp, #0]
    71b4:	a813      	add	r0, sp, #76	; 0x4c
    71b6:	f7ff fba5 	bl	6904 <mbedtls_mpi_shift_r>
    71ba:	4680      	mov	r8, r0
    71bc:	2800      	cmp	r0, #0
    71be:	f47f ae89 	bne.w	6ed4 <mbedtls_mpi_div_mpi+0x74>
        X.s = A->s;
    71c2:	682b      	ldr	r3, [r5, #0]
    71c4:	9313      	str	r3, [sp, #76]	; 0x4c
        MBEDTLS_MPI_CHK( mbedtls_mpi_copy( R, &X ) );
    71c6:	a913      	add	r1, sp, #76	; 0x4c
    71c8:	4638      	mov	r0, r7
    71ca:	f7ff fa6a 	bl	66a2 <mbedtls_mpi_copy>
    71ce:	4680      	mov	r8, r0
    71d0:	2800      	cmp	r0, #0
    71d2:	f47f ae7f 	bne.w	6ed4 <mbedtls_mpi_div_mpi+0x74>
        if( mbedtls_mpi_cmp_int( R, 0 ) == 0 )
    71d6:	2100      	movs	r1, #0
    71d8:	4638      	mov	r0, r7
    71da:	f7ff fcda 	bl	6b92 <mbedtls_mpi_cmp_int>
    71de:	2800      	cmp	r0, #0
    71e0:	f47f ae78 	bne.w	6ed4 <mbedtls_mpi_div_mpi+0x74>
            R->s = 1;
    71e4:	2301      	movs	r3, #1
    71e6:	603b      	str	r3, [r7, #0]
    71e8:	e674      	b.n	6ed4 <mbedtls_mpi_div_mpi+0x74>
        return( MBEDTLS_ERR_MPI_DIVISION_BY_ZERO );
    71ea:	f06f 080b 	mvn.w	r8, #11
    71ee:	e680      	b.n	6ef2 <mbedtls_mpi_div_mpi+0x92>

000071f0 <mbedtls_mpi_mod_mpi>:
{
    71f0:	b570      	push	{r4, r5, r6, lr}
    71f2:	4604      	mov	r4, r0
    71f4:	460e      	mov	r6, r1
    71f6:	4615      	mov	r5, r2
    if( mbedtls_mpi_cmp_int( B, 0 ) < 0 )
    71f8:	2100      	movs	r1, #0
    71fa:	4610      	mov	r0, r2
    71fc:	f7ff fcc9 	bl	6b92 <mbedtls_mpi_cmp_int>
    7200:	2800      	cmp	r0, #0
    7202:	db26      	blt.n	7252 <mbedtls_mpi_mod_mpi+0x62>
    MBEDTLS_MPI_CHK( mbedtls_mpi_div_mpi( NULL, R, A, B ) );
    7204:	462b      	mov	r3, r5
    7206:	4632      	mov	r2, r6
    7208:	4621      	mov	r1, r4
    720a:	2000      	movs	r0, #0
    720c:	f7ff fe28 	bl	6e60 <mbedtls_mpi_div_mpi>
    7210:	4606      	mov	r6, r0
    7212:	b968      	cbnz	r0, 7230 <mbedtls_mpi_mod_mpi+0x40>
    while( mbedtls_mpi_cmp_int( R, 0 ) < 0 )
    7214:	2100      	movs	r1, #0
    7216:	4620      	mov	r0, r4
    7218:	f7ff fcbb 	bl	6b92 <mbedtls_mpi_cmp_int>
    721c:	2800      	cmp	r0, #0
    721e:	da09      	bge.n	7234 <mbedtls_mpi_mod_mpi+0x44>
      MBEDTLS_MPI_CHK( mbedtls_mpi_add_mpi( R, R, B ) );
    7220:	462a      	mov	r2, r5
    7222:	4621      	mov	r1, r4
    7224:	4620      	mov	r0, r4
    7226:	f7ff fd5a 	bl	6cde <mbedtls_mpi_add_mpi>
    722a:	4606      	mov	r6, r0
    722c:	2800      	cmp	r0, #0
    722e:	d0f1      	beq.n	7214 <mbedtls_mpi_mod_mpi+0x24>
}
    7230:	4630      	mov	r0, r6
    7232:	bd70      	pop	{r4, r5, r6, pc}
    while( mbedtls_mpi_cmp_mpi( R, B ) >= 0 )
    7234:	4629      	mov	r1, r5
    7236:	4620      	mov	r0, r4
    7238:	f7ff fc63 	bl	6b02 <mbedtls_mpi_cmp_mpi>
    723c:	2800      	cmp	r0, #0
    723e:	dbf7      	blt.n	7230 <mbedtls_mpi_mod_mpi+0x40>
      MBEDTLS_MPI_CHK( mbedtls_mpi_sub_mpi( R, R, B ) );
    7240:	462a      	mov	r2, r5
    7242:	4621      	mov	r1, r4
    7244:	4620      	mov	r0, r4
    7246:	f7ff fd70 	bl	6d2a <mbedtls_mpi_sub_mpi>
    724a:	4606      	mov	r6, r0
    724c:	2800      	cmp	r0, #0
    724e:	d0f1      	beq.n	7234 <mbedtls_mpi_mod_mpi+0x44>
    7250:	e7ee      	b.n	7230 <mbedtls_mpi_mod_mpi+0x40>
        return( MBEDTLS_ERR_MPI_NEGATIVE_VALUE );
    7252:	f06f 0609 	mvn.w	r6, #9
    7256:	e7eb      	b.n	7230 <mbedtls_mpi_mod_mpi+0x40>

00007258 <mbedtls_mpi_exp_mod>:
 * Sliding-window exponentiation: X = A^E mod N  (HAC 14.85)
 */
int mbedtls_mpi_exp_mod( mbedtls_mpi *X, const mbedtls_mpi *A,
                         const mbedtls_mpi *E, const mbedtls_mpi *N,
                         mbedtls_mpi *_RR )
{
    7258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    725c:	f2ad 6d44 	subw	sp, sp, #1604	; 0x644
    7260:	4607      	mov	r7, r0
    7262:	468b      	mov	fp, r1
    7264:	4616      	mov	r6, r2
    7266:	461d      	mov	r5, r3
    7268:	f8dd 9668 	ldr.w	r9, [sp, #1640]	; 0x668
    MPI_VALIDATE_RET( X != NULL );
    MPI_VALIDATE_RET( A != NULL );
    MPI_VALIDATE_RET( E != NULL );
    MPI_VALIDATE_RET( N != NULL );

    if( mbedtls_mpi_cmp_int( N, 0 ) <= 0 || ( N->p[0] & 1 ) == 0 )
    726c:	2100      	movs	r1, #0
    726e:	4618      	mov	r0, r3
    7270:	f7ff fc8f 	bl	6b92 <mbedtls_mpi_cmp_int>
    7274:	2800      	cmp	r0, #0
    7276:	f340 822d 	ble.w	76d4 <mbedtls_mpi_exp_mod+0x47c>
    727a:	68ab      	ldr	r3, [r5, #8]
    727c:	681b      	ldr	r3, [r3, #0]
    727e:	f013 0f01 	tst.w	r3, #1
    7282:	f000 822a 	beq.w	76da <mbedtls_mpi_exp_mod+0x482>
        return( MBEDTLS_ERR_MPI_BAD_INPUT_DATA );

    if( mbedtls_mpi_cmp_int( E, 0 ) < 0 )
    7286:	2100      	movs	r1, #0
    7288:	4630      	mov	r0, r6
    728a:	f7ff fc82 	bl	6b92 <mbedtls_mpi_cmp_int>
    728e:	2800      	cmp	r0, #0
    7290:	f2c0 8226 	blt.w	76e0 <mbedtls_mpi_exp_mod+0x488>
        return( MBEDTLS_ERR_MPI_BAD_INPUT_DATA );

    /*
     * Init temps and window size
     */
    mpi_montg_init( &mm, N );
    7294:	4629      	mov	r1, r5
    7296:	f20d 603c 	addw	r0, sp, #1596	; 0x63c
    729a:	f7ff f9a5 	bl	65e8 <mpi_montg_init>
    mbedtls_mpi_init( &RR ); mbedtls_mpi_init( &T );
    729e:	f50d 60c6 	add.w	r0, sp, #1584	; 0x630
    72a2:	f7ff f9bd 	bl	6620 <mbedtls_mpi_init>
    72a6:	f20d 6024 	addw	r0, sp, #1572	; 0x624
    72aa:	f7ff f9b9 	bl	6620 <mbedtls_mpi_init>
    mbedtls_mpi_init( &Apos );
    72ae:	a806      	add	r0, sp, #24
    72b0:	f7ff f9b6 	bl	6620 <mbedtls_mpi_init>
    memset( W, 0, sizeof( W ) );
    72b4:	f44f 62c0 	mov.w	r2, #1536	; 0x600
    72b8:	2100      	movs	r1, #0
    72ba:	a809      	add	r0, sp, #36	; 0x24
    72bc:	f7fe fb9b 	bl	59f6 <memset>

    i = mbedtls_mpi_bitlen( E );
    72c0:	4630      	mov	r0, r6
    72c2:	f7ff fa4f 	bl	6764 <mbedtls_mpi_bitlen>

    wsize = ( i > 671 ) ? 6 : ( i > 239 ) ? 5 :
    72c6:	f5b0 7f28 	cmp.w	r0, #672	; 0x2a0
    72ca:	d207      	bcs.n	72dc <mbedtls_mpi_exp_mod+0x84>
    72cc:	28ef      	cmp	r0, #239	; 0xef
    72ce:	d820      	bhi.n	7312 <mbedtls_mpi_exp_mod+0xba>
    72d0:	284f      	cmp	r0, #79	; 0x4f
    72d2:	d820      	bhi.n	7316 <mbedtls_mpi_exp_mod+0xbe>
    72d4:	2817      	cmp	r0, #23
    72d6:	d920      	bls.n	731a <mbedtls_mpi_exp_mod+0xc2>
    72d8:	2403      	movs	r4, #3
    72da:	e000      	b.n	72de <mbedtls_mpi_exp_mod+0x86>
    72dc:	2406      	movs	r4, #6
#if( MBEDTLS_MPI_WINDOW_SIZE < 6 )
    if( wsize > MBEDTLS_MPI_WINDOW_SIZE )
        wsize = MBEDTLS_MPI_WINDOW_SIZE;
#endif

    j = N->n + 1;
    72de:	686b      	ldr	r3, [r5, #4]
    72e0:	f103 0a01 	add.w	sl, r3, #1
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, j ) );
    72e4:	4651      	mov	r1, sl
    72e6:	4638      	mov	r0, r7
    72e8:	f7ff f9b2 	bl	6650 <mbedtls_mpi_grow>
    72ec:	4680      	mov	r8, r0
    72ee:	b1b0      	cbz	r0, 731e <mbedtls_mpi_exp_mod+0xc6>
        MBEDTLS_MPI_CHK( mbedtls_mpi_add_mpi( X, N, X ) );
    }

cleanup:

    for( i = ( one << ( wsize - 1 ) ); i < ( one << wsize ); i++ )
    72f0:	1e63      	subs	r3, r4, #1
    72f2:	2501      	movs	r5, #1
    72f4:	409d      	lsls	r5, r3
    72f6:	2301      	movs	r3, #1
    72f8:	40a3      	lsls	r3, r4
    72fa:	42ab      	cmp	r3, r5
    72fc:	f240 81d0 	bls.w	76a0 <mbedtls_mpi_exp_mod+0x448>
        mbedtls_mpi_free( &W[i] );
    7300:	eb05 0045 	add.w	r0, r5, r5, lsl #1
    7304:	ab09      	add	r3, sp, #36	; 0x24
    7306:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    730a:	f7ff f98f 	bl	662c <mbedtls_mpi_free>
    for( i = ( one << ( wsize - 1 ) ); i < ( one << wsize ); i++ )
    730e:	3501      	adds	r5, #1
    7310:	e7f1      	b.n	72f6 <mbedtls_mpi_exp_mod+0x9e>
    wsize = ( i > 671 ) ? 6 : ( i > 239 ) ? 5 :
    7312:	2405      	movs	r4, #5
    7314:	e7e3      	b.n	72de <mbedtls_mpi_exp_mod+0x86>
    7316:	2404      	movs	r4, #4
    7318:	e7e1      	b.n	72de <mbedtls_mpi_exp_mod+0x86>
    731a:	2401      	movs	r4, #1
    731c:	e7df      	b.n	72de <mbedtls_mpi_exp_mod+0x86>
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( &W[1],  j ) );
    731e:	4651      	mov	r1, sl
    7320:	a80c      	add	r0, sp, #48	; 0x30
    7322:	f7ff f995 	bl	6650 <mbedtls_mpi_grow>
    7326:	4680      	mov	r8, r0
    7328:	2800      	cmp	r0, #0
    732a:	d1e1      	bne.n	72f0 <mbedtls_mpi_exp_mod+0x98>
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( &T, j * 2 ) );
    732c:	ea4f 014a 	mov.w	r1, sl, lsl #1
    7330:	f20d 6024 	addw	r0, sp, #1572	; 0x624
    7334:	f7ff f98c 	bl	6650 <mbedtls_mpi_grow>
    7338:	4680      	mov	r8, r0
    733a:	2800      	cmp	r0, #0
    733c:	d1d8      	bne.n	72f0 <mbedtls_mpi_exp_mod+0x98>
    neg = ( A->s == -1 );
    733e:	f8db a000 	ldr.w	sl, [fp]
    if( neg )
    7342:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
    7346:	d046      	beq.n	73d6 <mbedtls_mpi_exp_mod+0x17e>
    if( _RR == NULL || _RR->p == NULL )
    7348:	f1b9 0f00 	cmp.w	r9, #0
    734c:	d04f      	beq.n	73ee <mbedtls_mpi_exp_mod+0x196>
    734e:	f8d9 3008 	ldr.w	r3, [r9, #8]
    7352:	2b00      	cmp	r3, #0
    7354:	d04b      	beq.n	73ee <mbedtls_mpi_exp_mod+0x196>
        memcpy( &RR, _RR, sizeof( mbedtls_mpi ) );
    7356:	220c      	movs	r2, #12
    7358:	4649      	mov	r1, r9
    735a:	f50d 60c6 	add.w	r0, sp, #1584	; 0x630
    735e:	f7fe fb26 	bl	59ae <memcpy>
    if( mbedtls_mpi_cmp_mpi( A, N ) >= 0 )
    7362:	4629      	mov	r1, r5
    7364:	4658      	mov	r0, fp
    7366:	f7ff fbcc 	bl	6b02 <mbedtls_mpi_cmp_mpi>
    736a:	2800      	cmp	r0, #0
    736c:	db66      	blt.n	743c <mbedtls_mpi_exp_mod+0x1e4>
        MBEDTLS_MPI_CHK( mbedtls_mpi_mod_mpi( &W[1], A, N ) );
    736e:	462a      	mov	r2, r5
    7370:	4659      	mov	r1, fp
    7372:	a80c      	add	r0, sp, #48	; 0x30
    7374:	f7ff ff3c 	bl	71f0 <mbedtls_mpi_mod_mpi>
    7378:	4680      	mov	r8, r0
    737a:	2800      	cmp	r0, #0
    737c:	d1b8      	bne.n	72f0 <mbedtls_mpi_exp_mod+0x98>
    MBEDTLS_MPI_CHK( mpi_montmul( &W[1], &RR, N, mm, &T ) );
    737e:	f20d 6324 	addw	r3, sp, #1572	; 0x624
    7382:	9300      	str	r3, [sp, #0]
    7384:	f8dd 363c 	ldr.w	r3, [sp, #1596]	; 0x63c
    7388:	462a      	mov	r2, r5
    738a:	f50d 61c6 	add.w	r1, sp, #1584	; 0x630
    738e:	a80c      	add	r0, sp, #48	; 0x30
    7390:	f7ff fb3a 	bl	6a08 <mpi_montmul>
    7394:	4680      	mov	r8, r0
    7396:	2800      	cmp	r0, #0
    7398:	d1aa      	bne.n	72f0 <mbedtls_mpi_exp_mod+0x98>
    MBEDTLS_MPI_CHK( mbedtls_mpi_copy( X, &RR ) );
    739a:	f50d 61c6 	add.w	r1, sp, #1584	; 0x630
    739e:	4638      	mov	r0, r7
    73a0:	f7ff f97f 	bl	66a2 <mbedtls_mpi_copy>
    73a4:	4680      	mov	r8, r0
    73a6:	2800      	cmp	r0, #0
    73a8:	d1a2      	bne.n	72f0 <mbedtls_mpi_exp_mod+0x98>
    MBEDTLS_MPI_CHK( mpi_montred( X, N, mm, &T ) );
    73aa:	f20d 6324 	addw	r3, sp, #1572	; 0x624
    73ae:	f8dd 263c 	ldr.w	r2, [sp, #1596]	; 0x63c
    73b2:	4629      	mov	r1, r5
    73b4:	4638      	mov	r0, r7
    73b6:	f7ff fb94 	bl	6ae2 <mpi_montred>
    73ba:	4680      	mov	r8, r0
    73bc:	2800      	cmp	r0, #0
    73be:	d197      	bne.n	72f0 <mbedtls_mpi_exp_mod+0x98>
    if( wsize > 1 )
    73c0:	2c01      	cmp	r4, #1
    73c2:	d843      	bhi.n	744c <mbedtls_mpi_exp_mod+0x1f4>
    nblimbs = E->n;
    73c4:	6873      	ldr	r3, [r6, #4]
    73c6:	9304      	str	r3, [sp, #16]
    state   = 0;
    73c8:	2300      	movs	r3, #0
    73ca:	9305      	str	r3, [sp, #20]
    nbits   = 0;
    73cc:	469b      	mov	fp, r3
    wbits   = 0;
    73ce:	9303      	str	r3, [sp, #12]
    73d0:	46a0      	mov	r8, r4
    73d2:	461c      	mov	r4, r3
    73d4:	e0ad      	b.n	7532 <mbedtls_mpi_exp_mod+0x2da>
        MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &Apos, A ) );
    73d6:	4659      	mov	r1, fp
    73d8:	a806      	add	r0, sp, #24
    73da:	f7ff f962 	bl	66a2 <mbedtls_mpi_copy>
    73de:	4680      	mov	r8, r0
    73e0:	2800      	cmp	r0, #0
    73e2:	d185      	bne.n	72f0 <mbedtls_mpi_exp_mod+0x98>
        Apos.s = 1;
    73e4:	2301      	movs	r3, #1
    73e6:	9306      	str	r3, [sp, #24]
        A = &Apos;
    73e8:	f10d 0b18 	add.w	fp, sp, #24
    73ec:	e7ac      	b.n	7348 <mbedtls_mpi_exp_mod+0xf0>
        MBEDTLS_MPI_CHK( mbedtls_mpi_lset( &RR, 1 ) );
    73ee:	2101      	movs	r1, #1
    73f0:	f50d 60c6 	add.w	r0, sp, #1584	; 0x630
    73f4:	f7ff f987 	bl	6706 <mbedtls_mpi_lset>
    73f8:	4680      	mov	r8, r0
    73fa:	2800      	cmp	r0, #0
    73fc:	f47f af78 	bne.w	72f0 <mbedtls_mpi_exp_mod+0x98>
        MBEDTLS_MPI_CHK( mbedtls_mpi_shift_l( &RR, N->n * 2 * biL ) );
    7400:	6869      	ldr	r1, [r5, #4]
    7402:	0189      	lsls	r1, r1, #6
    7404:	f50d 60c6 	add.w	r0, sp, #1584	; 0x630
    7408:	f7ff fa2c 	bl	6864 <mbedtls_mpi_shift_l>
    740c:	4680      	mov	r8, r0
    740e:	2800      	cmp	r0, #0
    7410:	f47f af6e 	bne.w	72f0 <mbedtls_mpi_exp_mod+0x98>
        MBEDTLS_MPI_CHK( mbedtls_mpi_mod_mpi( &RR, &RR, N ) );
    7414:	462a      	mov	r2, r5
    7416:	f50d 61c6 	add.w	r1, sp, #1584	; 0x630
    741a:	4608      	mov	r0, r1
    741c:	f7ff fee8 	bl	71f0 <mbedtls_mpi_mod_mpi>
    7420:	4680      	mov	r8, r0
    7422:	2800      	cmp	r0, #0
    7424:	f47f af64 	bne.w	72f0 <mbedtls_mpi_exp_mod+0x98>
        if( _RR != NULL )
    7428:	f1b9 0f00 	cmp.w	r9, #0
    742c:	d099      	beq.n	7362 <mbedtls_mpi_exp_mod+0x10a>
            memcpy( _RR, &RR, sizeof( mbedtls_mpi ) );
    742e:	220c      	movs	r2, #12
    7430:	f50d 61c6 	add.w	r1, sp, #1584	; 0x630
    7434:	4648      	mov	r0, r9
    7436:	f7fe faba 	bl	59ae <memcpy>
    743a:	e792      	b.n	7362 <mbedtls_mpi_exp_mod+0x10a>
        MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &W[1], A ) );
    743c:	4659      	mov	r1, fp
    743e:	a80c      	add	r0, sp, #48	; 0x30
    7440:	f7ff f92f 	bl	66a2 <mbedtls_mpi_copy>
    7444:	4680      	mov	r8, r0
    7446:	2800      	cmp	r0, #0
    7448:	d099      	beq.n	737e <mbedtls_mpi_exp_mod+0x126>
    744a:	e751      	b.n	72f0 <mbedtls_mpi_exp_mod+0x98>
        j =  one << ( wsize - 1 );
    744c:	1e63      	subs	r3, r4, #1
    744e:	9303      	str	r3, [sp, #12]
    7450:	f04f 0b01 	mov.w	fp, #1
    7454:	fa0b f303 	lsl.w	r3, fp, r3
    7458:	9304      	str	r3, [sp, #16]
        MBEDTLS_MPI_CHK( mbedtls_mpi_grow( &W[j], N->n + 1 ) );
    745a:	eb03 0b43 	add.w	fp, r3, r3, lsl #1
    745e:	ab09      	add	r3, sp, #36	; 0x24
    7460:	eb03 0b8b 	add.w	fp, r3, fp, lsl #2
    7464:	6869      	ldr	r1, [r5, #4]
    7466:	3101      	adds	r1, #1
    7468:	4658      	mov	r0, fp
    746a:	f7ff f8f1 	bl	6650 <mbedtls_mpi_grow>
    746e:	4680      	mov	r8, r0
    7470:	2800      	cmp	r0, #0
    7472:	f47f af3d 	bne.w	72f0 <mbedtls_mpi_exp_mod+0x98>
        MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &W[j], &W[1]    ) );
    7476:	a90c      	add	r1, sp, #48	; 0x30
    7478:	4658      	mov	r0, fp
    747a:	f7ff f912 	bl	66a2 <mbedtls_mpi_copy>
    747e:	4680      	mov	r8, r0
    7480:	2800      	cmp	r0, #0
    7482:	f47f af35 	bne.w	72f0 <mbedtls_mpi_exp_mod+0x98>
        for( i = 0; i < wsize - 1; i++ )
    7486:	2300      	movs	r3, #0
    7488:	46b0      	mov	r8, r6
    748a:	4626      	mov	r6, r4
    748c:	461c      	mov	r4, r3
    748e:	9b03      	ldr	r3, [sp, #12]
    7490:	42a3      	cmp	r3, r4
    7492:	d90e      	bls.n	74b2 <mbedtls_mpi_exp_mod+0x25a>
            MBEDTLS_MPI_CHK( mpi_montmul( &W[j], &W[j], N, mm, &T ) );
    7494:	f20d 6324 	addw	r3, sp, #1572	; 0x624
    7498:	9300      	str	r3, [sp, #0]
    749a:	f8dd 363c 	ldr.w	r3, [sp, #1596]	; 0x63c
    749e:	462a      	mov	r2, r5
    74a0:	4659      	mov	r1, fp
    74a2:	4658      	mov	r0, fp
    74a4:	f7ff fab0 	bl	6a08 <mpi_montmul>
    74a8:	2800      	cmp	r0, #0
    74aa:	f040 80e4 	bne.w	7676 <mbedtls_mpi_exp_mod+0x41e>
        for( i = 0; i < wsize - 1; i++ )
    74ae:	3401      	adds	r4, #1
    74b0:	e7ed      	b.n	748e <mbedtls_mpi_exp_mod+0x236>
        for( i = j + 1; i < ( one << wsize ); i++ )
    74b2:	9b04      	ldr	r3, [sp, #16]
    74b4:	f103 0b01 	add.w	fp, r3, #1
    74b8:	2301      	movs	r3, #1
    74ba:	40b3      	lsls	r3, r6
    74bc:	455b      	cmp	r3, fp
    74be:	d929      	bls.n	7514 <mbedtls_mpi_exp_mod+0x2bc>
            MBEDTLS_MPI_CHK( mbedtls_mpi_grow( &W[i], N->n + 1 ) );
    74c0:	eb0b 044b 	add.w	r4, fp, fp, lsl #1
    74c4:	ab09      	add	r3, sp, #36	; 0x24
    74c6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
    74ca:	6869      	ldr	r1, [r5, #4]
    74cc:	3101      	adds	r1, #1
    74ce:	4620      	mov	r0, r4
    74d0:	f7ff f8be 	bl	6650 <mbedtls_mpi_grow>
    74d4:	2800      	cmp	r0, #0
    74d6:	f040 80d1 	bne.w	767c <mbedtls_mpi_exp_mod+0x424>
            MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &W[i], &W[i - 1] ) );
    74da:	f10b 31ff 	add.w	r1, fp, #4294967295	; 0xffffffff
    74de:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    74e2:	ab09      	add	r3, sp, #36	; 0x24
    74e4:	eb03 0181 	add.w	r1, r3, r1, lsl #2
    74e8:	4620      	mov	r0, r4
    74ea:	f7ff f8da 	bl	66a2 <mbedtls_mpi_copy>
    74ee:	2800      	cmp	r0, #0
    74f0:	f040 80c7 	bne.w	7682 <mbedtls_mpi_exp_mod+0x42a>
            MBEDTLS_MPI_CHK( mpi_montmul( &W[i], &W[1], N, mm, &T ) );
    74f4:	f20d 6324 	addw	r3, sp, #1572	; 0x624
    74f8:	9300      	str	r3, [sp, #0]
    74fa:	f8dd 363c 	ldr.w	r3, [sp, #1596]	; 0x63c
    74fe:	462a      	mov	r2, r5
    7500:	a90c      	add	r1, sp, #48	; 0x30
    7502:	4620      	mov	r0, r4
    7504:	f7ff fa80 	bl	6a08 <mpi_montmul>
    7508:	2800      	cmp	r0, #0
    750a:	f040 80bd 	bne.w	7688 <mbedtls_mpi_exp_mod+0x430>
        for( i = j + 1; i < ( one << wsize ); i++ )
    750e:	f10b 0b01 	add.w	fp, fp, #1
    7512:	e7d1      	b.n	74b8 <mbedtls_mpi_exp_mod+0x260>
    7514:	4634      	mov	r4, r6
    7516:	4646      	mov	r6, r8
    7518:	e754      	b.n	73c4 <mbedtls_mpi_exp_mod+0x16c>
        nbits++;
    751a:	f10b 0b01 	add.w	fp, fp, #1
        wbits |= ( ei << ( wsize - nbits ) );
    751e:	eba8 020b 	sub.w	r2, r8, fp
    7522:	4093      	lsls	r3, r2
    7524:	9a03      	ldr	r2, [sp, #12]
    7526:	431a      	orrs	r2, r3
    7528:	9203      	str	r2, [sp, #12]
        if( nbits == wsize )
    752a:	45d8      	cmp	r8, fp
    752c:	d028      	beq.n	7580 <mbedtls_mpi_exp_mod+0x328>
        state = 2;
    752e:	2302      	movs	r3, #2
    7530:	9305      	str	r3, [sp, #20]
        if( bufsize == 0 )
    7532:	b92c      	cbnz	r4, 7540 <mbedtls_mpi_exp_mod+0x2e8>
            if( nblimbs == 0 )
    7534:	9b04      	ldr	r3, [sp, #16]
    7536:	2b00      	cmp	r3, #0
    7538:	d072      	beq.n	7620 <mbedtls_mpi_exp_mod+0x3c8>
            nblimbs--;
    753a:	3b01      	subs	r3, #1
    753c:	9304      	str	r3, [sp, #16]
            bufsize = sizeof( mbedtls_mpi_uint ) << 3;
    753e:	2420      	movs	r4, #32
        bufsize--;
    7540:	3c01      	subs	r4, #1
        ei = (E->p[nblimbs] >> bufsize) & 1;
    7542:	68b3      	ldr	r3, [r6, #8]
    7544:	9a04      	ldr	r2, [sp, #16]
    7546:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    754a:	40e3      	lsrs	r3, r4
        if( ei == 0 && state == 0 )
    754c:	f013 0301 	ands.w	r3, r3, #1
    7550:	d102      	bne.n	7558 <mbedtls_mpi_exp_mod+0x300>
    7552:	9a05      	ldr	r2, [sp, #20]
    7554:	2a00      	cmp	r2, #0
    7556:	d0ec      	beq.n	7532 <mbedtls_mpi_exp_mod+0x2da>
        if( ei == 0 && state == 1 )
    7558:	2b00      	cmp	r3, #0
    755a:	d1de      	bne.n	751a <mbedtls_mpi_exp_mod+0x2c2>
    755c:	9a05      	ldr	r2, [sp, #20]
    755e:	2a01      	cmp	r2, #1
    7560:	d1db      	bne.n	751a <mbedtls_mpi_exp_mod+0x2c2>
            MBEDTLS_MPI_CHK( mpi_montmul( X, X, N, mm, &T ) );
    7562:	f20d 6324 	addw	r3, sp, #1572	; 0x624
    7566:	9300      	str	r3, [sp, #0]
    7568:	f8dd 363c 	ldr.w	r3, [sp, #1596]	; 0x63c
    756c:	462a      	mov	r2, r5
    756e:	4639      	mov	r1, r7
    7570:	4638      	mov	r0, r7
    7572:	f7ff fa49 	bl	6a08 <mpi_montmul>
    7576:	2800      	cmp	r0, #0
    7578:	d0db      	beq.n	7532 <mbedtls_mpi_exp_mod+0x2da>
    757a:	4644      	mov	r4, r8
    757c:	4680      	mov	r8, r0
    757e:	e6b7      	b.n	72f0 <mbedtls_mpi_exp_mod+0x98>
            for( i = 0; i < wsize; i++ )
    7580:	f04f 0b00 	mov.w	fp, #0
    7584:	45c3      	cmp	fp, r8
    7586:	d20e      	bcs.n	75a6 <mbedtls_mpi_exp_mod+0x34e>
                MBEDTLS_MPI_CHK( mpi_montmul( X, X, N, mm, &T ) );
    7588:	f20d 6324 	addw	r3, sp, #1572	; 0x624
    758c:	9300      	str	r3, [sp, #0]
    758e:	f8dd 363c 	ldr.w	r3, [sp, #1596]	; 0x63c
    7592:	462a      	mov	r2, r5
    7594:	4639      	mov	r1, r7
    7596:	4638      	mov	r0, r7
    7598:	f7ff fa36 	bl	6a08 <mpi_montmul>
    759c:	2800      	cmp	r0, #0
    759e:	d176      	bne.n	768e <mbedtls_mpi_exp_mod+0x436>
            for( i = 0; i < wsize; i++ )
    75a0:	f10b 0b01 	add.w	fp, fp, #1
    75a4:	e7ee      	b.n	7584 <mbedtls_mpi_exp_mod+0x32c>
            MBEDTLS_MPI_CHK( mpi_montmul( X, &W[wbits], N, mm, &T ) );
    75a6:	9b03      	ldr	r3, [sp, #12]
    75a8:	eb03 0143 	add.w	r1, r3, r3, lsl #1
    75ac:	f20d 6324 	addw	r3, sp, #1572	; 0x624
    75b0:	9300      	str	r3, [sp, #0]
    75b2:	f8dd 363c 	ldr.w	r3, [sp, #1596]	; 0x63c
    75b6:	462a      	mov	r2, r5
    75b8:	a809      	add	r0, sp, #36	; 0x24
    75ba:	eb00 0181 	add.w	r1, r0, r1, lsl #2
    75be:	4638      	mov	r0, r7
    75c0:	f7ff fa22 	bl	6a08 <mpi_montmul>
    75c4:	2800      	cmp	r0, #0
    75c6:	d165      	bne.n	7694 <mbedtls_mpi_exp_mod+0x43c>
            state--;
    75c8:	2301      	movs	r3, #1
    75ca:	9305      	str	r3, [sp, #20]
            nbits = 0;
    75cc:	f04f 0b00 	mov.w	fp, #0
            wbits = 0;
    75d0:	f8cd b00c 	str.w	fp, [sp, #12]
    75d4:	e7ad      	b.n	7532 <mbedtls_mpi_exp_mod+0x2da>
    for( i = 0; i < nbits; i++ )
    75d6:	3401      	adds	r4, #1
    75d8:	455c      	cmp	r4, fp
    75da:	d226      	bcs.n	762a <mbedtls_mpi_exp_mod+0x3d2>
        MBEDTLS_MPI_CHK( mpi_montmul( X, X, N, mm, &T ) );
    75dc:	f20d 6324 	addw	r3, sp, #1572	; 0x624
    75e0:	9300      	str	r3, [sp, #0]
    75e2:	f8dd 363c 	ldr.w	r3, [sp, #1596]	; 0x63c
    75e6:	462a      	mov	r2, r5
    75e8:	4639      	mov	r1, r7
    75ea:	4638      	mov	r0, r7
    75ec:	f7ff fa0c 	bl	6a08 <mpi_montmul>
    75f0:	2800      	cmp	r0, #0
    75f2:	d152      	bne.n	769a <mbedtls_mpi_exp_mod+0x442>
        wbits <<= 1;
    75f4:	9b03      	ldr	r3, [sp, #12]
    75f6:	005a      	lsls	r2, r3, #1
    75f8:	9203      	str	r2, [sp, #12]
        if( ( wbits & ( one << wsize ) ) != 0 )
    75fa:	2301      	movs	r3, #1
    75fc:	40b3      	lsls	r3, r6
    75fe:	4213      	tst	r3, r2
    7600:	d0e9      	beq.n	75d6 <mbedtls_mpi_exp_mod+0x37e>
            MBEDTLS_MPI_CHK( mpi_montmul( X, &W[1], N, mm, &T ) );
    7602:	f20d 6324 	addw	r3, sp, #1572	; 0x624
    7606:	9300      	str	r3, [sp, #0]
    7608:	f8dd 363c 	ldr.w	r3, [sp, #1596]	; 0x63c
    760c:	462a      	mov	r2, r5
    760e:	a90c      	add	r1, sp, #48	; 0x30
    7610:	4638      	mov	r0, r7
    7612:	f7ff f9f9 	bl	6a08 <mpi_montmul>
    7616:	2800      	cmp	r0, #0
    7618:	d0dd      	beq.n	75d6 <mbedtls_mpi_exp_mod+0x37e>
    761a:	4634      	mov	r4, r6
    761c:	4680      	mov	r8, r0
    761e:	e667      	b.n	72f0 <mbedtls_mpi_exp_mod+0x98>
    7620:	9c04      	ldr	r4, [sp, #16]
    7622:	4633      	mov	r3, r6
    7624:	4646      	mov	r6, r8
    7626:	4698      	mov	r8, r3
    7628:	e7d6      	b.n	75d8 <mbedtls_mpi_exp_mod+0x380>
    762a:	4634      	mov	r4, r6
    762c:	4646      	mov	r6, r8
    MBEDTLS_MPI_CHK( mpi_montred( X, N, mm, &T ) );
    762e:	f20d 6324 	addw	r3, sp, #1572	; 0x624
    7632:	f8dd 263c 	ldr.w	r2, [sp, #1596]	; 0x63c
    7636:	4629      	mov	r1, r5
    7638:	4638      	mov	r0, r7
    763a:	f7ff fa52 	bl	6ae2 <mpi_montred>
    763e:	4680      	mov	r8, r0
    7640:	2800      	cmp	r0, #0
    7642:	f47f ae55 	bne.w	72f0 <mbedtls_mpi_exp_mod+0x98>
    if( neg && E->n != 0 && ( E->p[0] & 1 ) != 0 )
    7646:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
    764a:	f47f ae51 	bne.w	72f0 <mbedtls_mpi_exp_mod+0x98>
    764e:	6873      	ldr	r3, [r6, #4]
    7650:	2b00      	cmp	r3, #0
    7652:	f43f ae4d 	beq.w	72f0 <mbedtls_mpi_exp_mod+0x98>
    7656:	68b3      	ldr	r3, [r6, #8]
    7658:	681b      	ldr	r3, [r3, #0]
    765a:	f013 0f01 	tst.w	r3, #1
    765e:	f43f ae47 	beq.w	72f0 <mbedtls_mpi_exp_mod+0x98>
        X->s = -1;
    7662:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    7666:	603b      	str	r3, [r7, #0]
        MBEDTLS_MPI_CHK( mbedtls_mpi_add_mpi( X, N, X ) );
    7668:	463a      	mov	r2, r7
    766a:	4629      	mov	r1, r5
    766c:	4638      	mov	r0, r7
    766e:	f7ff fb36 	bl	6cde <mbedtls_mpi_add_mpi>
    7672:	4680      	mov	r8, r0
cleanup:
    7674:	e63c      	b.n	72f0 <mbedtls_mpi_exp_mod+0x98>
    7676:	4634      	mov	r4, r6
    7678:	4680      	mov	r8, r0
    767a:	e639      	b.n	72f0 <mbedtls_mpi_exp_mod+0x98>
    767c:	4634      	mov	r4, r6
    767e:	4680      	mov	r8, r0
    7680:	e636      	b.n	72f0 <mbedtls_mpi_exp_mod+0x98>
    7682:	4634      	mov	r4, r6
    7684:	4680      	mov	r8, r0
    7686:	e633      	b.n	72f0 <mbedtls_mpi_exp_mod+0x98>
    7688:	4634      	mov	r4, r6
    768a:	4680      	mov	r8, r0
    768c:	e630      	b.n	72f0 <mbedtls_mpi_exp_mod+0x98>
    768e:	4644      	mov	r4, r8
    7690:	4680      	mov	r8, r0
    7692:	e62d      	b.n	72f0 <mbedtls_mpi_exp_mod+0x98>
    7694:	4644      	mov	r4, r8
    7696:	4680      	mov	r8, r0
    7698:	e62a      	b.n	72f0 <mbedtls_mpi_exp_mod+0x98>
    769a:	4634      	mov	r4, r6
    769c:	4680      	mov	r8, r0
    769e:	e627      	b.n	72f0 <mbedtls_mpi_exp_mod+0x98>

    mbedtls_mpi_free( &W[1] ); mbedtls_mpi_free( &T ); mbedtls_mpi_free( &Apos );
    76a0:	a80c      	add	r0, sp, #48	; 0x30
    76a2:	f7fe ffc3 	bl	662c <mbedtls_mpi_free>
    76a6:	f20d 6024 	addw	r0, sp, #1572	; 0x624
    76aa:	f7fe ffbf 	bl	662c <mbedtls_mpi_free>
    76ae:	a806      	add	r0, sp, #24
    76b0:	f7fe ffbc 	bl	662c <mbedtls_mpi_free>

    if( _RR == NULL || _RR->p == NULL )
    76b4:	f1b9 0f00 	cmp.w	r9, #0
    76b8:	d007      	beq.n	76ca <mbedtls_mpi_exp_mod+0x472>
    76ba:	f8d9 3008 	ldr.w	r3, [r9, #8]
    76be:	b123      	cbz	r3, 76ca <mbedtls_mpi_exp_mod+0x472>
        mbedtls_mpi_free( &RR );

    return( ret );
}
    76c0:	4640      	mov	r0, r8
    76c2:	f20d 6d44 	addw	sp, sp, #1604	; 0x644
    76c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        mbedtls_mpi_free( &RR );
    76ca:	f50d 60c6 	add.w	r0, sp, #1584	; 0x630
    76ce:	f7fe ffad 	bl	662c <mbedtls_mpi_free>
    76d2:	e7f5      	b.n	76c0 <mbedtls_mpi_exp_mod+0x468>
        return( MBEDTLS_ERR_MPI_BAD_INPUT_DATA );
    76d4:	f06f 0803 	mvn.w	r8, #3
    76d8:	e7f2      	b.n	76c0 <mbedtls_mpi_exp_mod+0x468>
    76da:	f06f 0803 	mvn.w	r8, #3
    76de:	e7ef      	b.n	76c0 <mbedtls_mpi_exp_mod+0x468>
        return( MBEDTLS_ERR_MPI_BAD_INPUT_DATA );
    76e0:	f06f 0803 	mvn.w	r8, #3
    76e4:	e7ec      	b.n	76c0 <mbedtls_mpi_exp_mod+0x468>

000076e6 <platform_calloc_uninit>:
}
    76e6:	2000      	movs	r0, #0
    76e8:	4770      	bx	lr

000076ea <platform_free_uninit>:
}
    76ea:	4770      	bx	lr

000076ec <platform_exit_uninit>:
 * Make dummy function to prevent NULL pointer dereferences
 */
static void platform_exit_uninit( int status )
{
    ((void) status);
}
    76ec:	4770      	bx	lr

000076ee <mbedtls_rsa_import>:
{
    76ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    76f0:	4604      	mov	r4, r0
    76f2:	4615      	mov	r5, r2
    76f4:	461e      	mov	r6, r3
    if( ( N != NULL && ( ret = mbedtls_mpi_copy( &ctx->N, N ) ) != 0 ) ||
    76f6:	460f      	mov	r7, r1
    76f8:	b121      	cbz	r1, 7704 <mbedtls_rsa_import+0x16>
    76fa:	3008      	adds	r0, #8
    76fc:	f7fe ffd1 	bl	66a2 <mbedtls_mpi_copy>
    7700:	4601      	mov	r1, r0
    7702:	bb48      	cbnz	r0, 7758 <mbedtls_rsa_import+0x6a>
    7704:	b135      	cbz	r5, 7714 <mbedtls_rsa_import+0x26>
        ( P != NULL && ( ret = mbedtls_mpi_copy( &ctx->P, P ) ) != 0 ) ||
    7706:	4629      	mov	r1, r5
    7708:	f104 002c 	add.w	r0, r4, #44	; 0x2c
    770c:	f7fe ffc9 	bl	66a2 <mbedtls_mpi_copy>
    7710:	4601      	mov	r1, r0
    7712:	bb08      	cbnz	r0, 7758 <mbedtls_rsa_import+0x6a>
    7714:	b136      	cbz	r6, 7724 <mbedtls_rsa_import+0x36>
        ( Q != NULL && ( ret = mbedtls_mpi_copy( &ctx->Q, Q ) ) != 0 ) ||
    7716:	4631      	mov	r1, r6
    7718:	f104 0038 	add.w	r0, r4, #56	; 0x38
    771c:	f7fe ffc1 	bl	66a2 <mbedtls_mpi_copy>
    7720:	4601      	mov	r1, r0
    7722:	b9c8      	cbnz	r0, 7758 <mbedtls_rsa_import+0x6a>
    7724:	9b06      	ldr	r3, [sp, #24]
    7726:	b133      	cbz	r3, 7736 <mbedtls_rsa_import+0x48>
        ( D != NULL && ( ret = mbedtls_mpi_copy( &ctx->D, D ) ) != 0 ) ||
    7728:	4619      	mov	r1, r3
    772a:	f104 0020 	add.w	r0, r4, #32
    772e:	f7fe ffb8 	bl	66a2 <mbedtls_mpi_copy>
    7732:	4601      	mov	r1, r0
    7734:	b980      	cbnz	r0, 7758 <mbedtls_rsa_import+0x6a>
    7736:	9b07      	ldr	r3, [sp, #28]
    7738:	b133      	cbz	r3, 7748 <mbedtls_rsa_import+0x5a>
        ( E != NULL && ( ret = mbedtls_mpi_copy( &ctx->E, E ) ) != 0 ) )
    773a:	4619      	mov	r1, r3
    773c:	f104 0014 	add.w	r0, r4, #20
    7740:	f7fe ffaf 	bl	66a2 <mbedtls_mpi_copy>
    7744:	4601      	mov	r1, r0
    7746:	b938      	cbnz	r0, 7758 <mbedtls_rsa_import+0x6a>
    if( N != NULL )
    7748:	b14f      	cbz	r7, 775e <mbedtls_rsa_import+0x70>
        ctx->len = mbedtls_mpi_size( &ctx->N );
    774a:	f104 0008 	add.w	r0, r4, #8
    774e:	f7ff f820 	bl	6792 <mbedtls_mpi_size>
    7752:	6060      	str	r0, [r4, #4]
    return( 0 );
    7754:	2000      	movs	r0, #0
    7756:	e001      	b.n	775c <mbedtls_rsa_import+0x6e>
        return( MBEDTLS_ERR_RSA_BAD_INPUT_DATA + ret );
    7758:	f5a1 4081 	sub.w	r0, r1, #16512	; 0x4080
}
    775c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return( 0 );
    775e:	2000      	movs	r0, #0
    7760:	e7fc      	b.n	775c <mbedtls_rsa_import+0x6e>

00007762 <mbedtls_rsa_set_padding>:
    ctx->padding = padding;
    7762:	f8c0 10a4 	str.w	r1, [r0, #164]	; 0xa4
    ctx->hash_id = hash_id;
    7766:	f8c0 20a8 	str.w	r2, [r0, #168]	; 0xa8
}
    776a:	4770      	bx	lr

0000776c <mbedtls_rsa_init>:
{
    776c:	b570      	push	{r4, r5, r6, lr}
    776e:	4604      	mov	r4, r0
    7770:	460d      	mov	r5, r1
    7772:	4616      	mov	r6, r2
    memset( ctx, 0, sizeof( mbedtls_rsa_context ) );
    7774:	22ac      	movs	r2, #172	; 0xac
    7776:	2100      	movs	r1, #0
    7778:	f7fe f93d 	bl	59f6 <memset>
    mbedtls_rsa_set_padding( ctx, padding, hash_id );
    777c:	4632      	mov	r2, r6
    777e:	4629      	mov	r1, r5
    7780:	4620      	mov	r0, r4
    7782:	f7ff ffee 	bl	7762 <mbedtls_rsa_set_padding>
}
    7786:	bd70      	pop	{r4, r5, r6, pc}

00007788 <mbedtls_rsa_free>:
/*
 * Free the components of an RSA key
 */
void mbedtls_rsa_free( mbedtls_rsa_context *ctx )
{
    if( ctx == NULL )
    7788:	b3a8      	cbz	r0, 77f6 <mbedtls_rsa_free+0x6e>
{
    778a:	b510      	push	{r4, lr}
    778c:	4604      	mov	r4, r0
        return;

    mbedtls_mpi_free( &ctx->Vi );
    778e:	308c      	adds	r0, #140	; 0x8c
    7790:	f7fe ff4c 	bl	662c <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->Vf );
    7794:	f104 0098 	add.w	r0, r4, #152	; 0x98
    7798:	f7fe ff48 	bl	662c <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->RN );
    779c:	f104 0068 	add.w	r0, r4, #104	; 0x68
    77a0:	f7fe ff44 	bl	662c <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->D  );
    77a4:	f104 0020 	add.w	r0, r4, #32
    77a8:	f7fe ff40 	bl	662c <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->Q  );
    77ac:	f104 0038 	add.w	r0, r4, #56	; 0x38
    77b0:	f7fe ff3c 	bl	662c <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->P  );
    77b4:	f104 002c 	add.w	r0, r4, #44	; 0x2c
    77b8:	f7fe ff38 	bl	662c <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->E  );
    77bc:	f104 0014 	add.w	r0, r4, #20
    77c0:	f7fe ff34 	bl	662c <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->N  );
    77c4:	f104 0008 	add.w	r0, r4, #8
    77c8:	f7fe ff30 	bl	662c <mbedtls_mpi_free>

#if !defined(MBEDTLS_RSA_NO_CRT)
    mbedtls_mpi_free( &ctx->RQ );
    77cc:	f104 0080 	add.w	r0, r4, #128	; 0x80
    77d0:	f7fe ff2c 	bl	662c <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->RP );
    77d4:	f104 0074 	add.w	r0, r4, #116	; 0x74
    77d8:	f7fe ff28 	bl	662c <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->QP );
    77dc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    77e0:	f7fe ff24 	bl	662c <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->DQ );
    77e4:	f104 0050 	add.w	r0, r4, #80	; 0x50
    77e8:	f7fe ff20 	bl	662c <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->DP );
    77ec:	f104 0044 	add.w	r0, r4, #68	; 0x44
    77f0:	f7fe ff1c 	bl	662c <mbedtls_mpi_free>
#endif /* MBEDTLS_RSA_NO_CRT */

#if defined(MBEDTLS_THREADING_C)
    mbedtls_mutex_free( &ctx->mutex );
#endif
}
    77f4:	bd10      	pop	{r4, pc}
    77f6:	4770      	bx	lr

000077f8 <mbedtls_sha256_init>:
{
    77f8:	b508      	push	{r3, lr}
    memset( ctx, 0, sizeof( mbedtls_sha256_context ) );
    77fa:	226c      	movs	r2, #108	; 0x6c
    77fc:	2100      	movs	r1, #0
    77fe:	f7fe f8fa 	bl	59f6 <memset>
}
    7802:	bd08      	pop	{r3, pc}

00007804 <mbedtls_sha256_update_ret>:
 * SHA-256 process buffer
 */
int mbedtls_sha256_update_ret( mbedtls_sha256_context *ctx,
                               const unsigned char *input,
                               size_t ilen )
{
    7804:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    uint32_t left;

    SHA256_VALIDATE_RET( ctx != NULL );
    SHA256_VALIDATE_RET( ilen == 0 || input != NULL );

    if( ilen == 0 )
    7808:	b3da      	cbz	r2, 7882 <mbedtls_sha256_update_ret+0x7e>
    780a:	4606      	mov	r6, r0
    780c:	460d      	mov	r5, r1
    780e:	4614      	mov	r4, r2
        return( 0 );

    left = ctx->total[0] & 0x3F;
    7810:	6803      	ldr	r3, [r0, #0]
    7812:	f003 073f 	and.w	r7, r3, #63	; 0x3f
    fill = 64 - left;
    7816:	f1c7 0840 	rsb	r8, r7, #64	; 0x40

    ctx->total[0] += (uint32_t) ilen;
    781a:	4413      	add	r3, r2
    781c:	6003      	str	r3, [r0, #0]
    ctx->total[0] &= 0xFFFFFFFF;

    if( ctx->total[0] < (uint32_t) ilen )
    781e:	4293      	cmp	r3, r2
    7820:	d202      	bcs.n	7828 <mbedtls_sha256_update_ret+0x24>
        ctx->total[1]++;
    7822:	6843      	ldr	r3, [r0, #4]
    7824:	3301      	adds	r3, #1
    7826:	6043      	str	r3, [r0, #4]

    if( left && ilen >= fill )
    7828:	b10f      	cbz	r7, 782e <mbedtls_sha256_update_ret+0x2a>
    782a:	4544      	cmp	r4, r8
    782c:	d20a      	bcs.n	7844 <mbedtls_sha256_update_ret+0x40>
        input += fill;
        ilen  -= fill;
        left = 0;
    }

    while( ilen >= 64 )
    782e:	2c3f      	cmp	r4, #63	; 0x3f
    7830:	d91b      	bls.n	786a <mbedtls_sha256_update_ret+0x66>
    {
        if( ( ret = mbedtls_internal_sha256_process( ctx, input ) ) != 0 )
    7832:	4629      	mov	r1, r5
    7834:	4630      	mov	r0, r6
    7836:	f7fb ff91 	bl	375c <mbedtls_internal_sha256_process>
    783a:	4603      	mov	r3, r0
    783c:	bb10      	cbnz	r0, 7884 <mbedtls_sha256_update_ret+0x80>
            return( ret );

        input += 64;
    783e:	3540      	adds	r5, #64	; 0x40
        ilen  -= 64;
    7840:	3c40      	subs	r4, #64	; 0x40
    7842:	e7f4      	b.n	782e <mbedtls_sha256_update_ret+0x2a>
        memcpy( (void *) (ctx->buffer + left), input, fill );
    7844:	f106 0928 	add.w	r9, r6, #40	; 0x28
    7848:	4642      	mov	r2, r8
    784a:	4629      	mov	r1, r5
    784c:	eb09 0007 	add.w	r0, r9, r7
    7850:	f7fe f8ad 	bl	59ae <memcpy>
        if( ( ret = mbedtls_internal_sha256_process( ctx, ctx->buffer ) ) != 0 )
    7854:	4649      	mov	r1, r9
    7856:	4630      	mov	r0, r6
    7858:	f7fb ff80 	bl	375c <mbedtls_internal_sha256_process>
    785c:	4603      	mov	r3, r0
    785e:	b988      	cbnz	r0, 7884 <mbedtls_sha256_update_ret+0x80>
        input += fill;
    7860:	4445      	add	r5, r8
        ilen  -= fill;
    7862:	3f40      	subs	r7, #64	; 0x40
    7864:	443c      	add	r4, r7
        left = 0;
    7866:	2700      	movs	r7, #0
    7868:	e7e1      	b.n	782e <mbedtls_sha256_update_ret+0x2a>
    }

    if( ilen > 0 )
    786a:	b90c      	cbnz	r4, 7870 <mbedtls_sha256_update_ret+0x6c>
        memcpy( (void *) (ctx->buffer + left), input, ilen );

    return( 0 );
    786c:	2300      	movs	r3, #0
    786e:	e009      	b.n	7884 <mbedtls_sha256_update_ret+0x80>
        memcpy( (void *) (ctx->buffer + left), input, ilen );
    7870:	f106 0028 	add.w	r0, r6, #40	; 0x28
    7874:	4622      	mov	r2, r4
    7876:	4629      	mov	r1, r5
    7878:	4438      	add	r0, r7
    787a:	f7fe f898 	bl	59ae <memcpy>
    return( 0 );
    787e:	2300      	movs	r3, #0
    7880:	e000      	b.n	7884 <mbedtls_sha256_update_ret+0x80>
        return( 0 );
    7882:	2300      	movs	r3, #0
}
    7884:	4618      	mov	r0, r3
    7886:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0000788a <mbedtls_sha256_finish_ret>:
/*
 * SHA-256 final digest
 */
int mbedtls_sha256_finish_ret( mbedtls_sha256_context *ctx,
                               unsigned char output[32] )
{
    788a:	b570      	push	{r4, r5, r6, lr}
    788c:	4604      	mov	r4, r0
    788e:	460d      	mov	r5, r1
    SHA256_VALIDATE_RET( (unsigned char *)output != NULL );

    /*
     * Add padding: 0x80 then 0x00 until 8 bytes remain for the length
     */
    used = ctx->total[0] & 0x3F;
    7890:	6803      	ldr	r3, [r0, #0]
    7892:	f003 033f 	and.w	r3, r3, #63	; 0x3f

    ctx->buffer[used++] = 0x80;
    7896:	1c58      	adds	r0, r3, #1
    7898:	4423      	add	r3, r4
    789a:	2280      	movs	r2, #128	; 0x80
    789c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

    if( used <= 56 )
    78a0:	2838      	cmp	r0, #56	; 0x38
    78a2:	d87c      	bhi.n	799e <mbedtls_sha256_finish_ret+0x114>
    {
        /* Enough room for padding + length in current block */
        memset( ctx->buffer + used, 0, 56 - used );
    78a4:	f104 0328 	add.w	r3, r4, #40	; 0x28
    78a8:	f1c0 0238 	rsb	r2, r0, #56	; 0x38
    78ac:	2100      	movs	r1, #0
    78ae:	4418      	add	r0, r3
    78b0:	f7fe f8a1 	bl	59f6 <memset>
    }

    /*
     * Add message length
     */
    high = ( ctx->total[0] >> 29 )
    78b4:	6822      	ldr	r2, [r4, #0]
         | ( ctx->total[1] <<  3 );
    78b6:	6863      	ldr	r3, [r4, #4]
    78b8:	00db      	lsls	r3, r3, #3
    high = ( ctx->total[0] >> 29 )
    78ba:	ea43 7052 	orr.w	r0, r3, r2, lsr #29
    low  = ( ctx->total[0] <<  3 );
    78be:	00d1      	lsls	r1, r2, #3

    PUT_UINT32_BE( high, ctx->buffer, 56 );
    78c0:	0e1e      	lsrs	r6, r3, #24
    78c2:	f884 6060 	strb.w	r6, [r4, #96]	; 0x60
    78c6:	f3c3 4607 	ubfx	r6, r3, #16, #8
    78ca:	f884 6061 	strb.w	r6, [r4, #97]	; 0x61
    78ce:	f3c3 2307 	ubfx	r3, r3, #8, #8
    78d2:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
    78d6:	f884 0063 	strb.w	r0, [r4, #99]	; 0x63
    PUT_UINT32_BE( low,  ctx->buffer, 60 );
    78da:	f3c2 5347 	ubfx	r3, r2, #21, #8
    78de:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
    78e2:	f3c2 3347 	ubfx	r3, r2, #13, #8
    78e6:	f884 3065 	strb.w	r3, [r4, #101]	; 0x65
    78ea:	f3c2 1247 	ubfx	r2, r2, #5, #8
    78ee:	f884 2066 	strb.w	r2, [r4, #102]	; 0x66
    78f2:	f884 1067 	strb.w	r1, [r4, #103]	; 0x67

    if( ( ret = mbedtls_internal_sha256_process( ctx, ctx->buffer ) ) != 0 )
    78f6:	f104 0128 	add.w	r1, r4, #40	; 0x28
    78fa:	4620      	mov	r0, r4
    78fc:	f7fb ff2e 	bl	375c <mbedtls_internal_sha256_process>
    7900:	4603      	mov	r3, r0
    7902:	2800      	cmp	r0, #0
    7904:	d159      	bne.n	79ba <mbedtls_sha256_finish_ret+0x130>
        return( ret );

    /*
     * Output final state
     */
    PUT_UINT32_BE( ctx->state[0], output,  0 );
    7906:	7ae2      	ldrb	r2, [r4, #11]
    7908:	702a      	strb	r2, [r5, #0]
    790a:	7aa2      	ldrb	r2, [r4, #10]
    790c:	706a      	strb	r2, [r5, #1]
    790e:	7a62      	ldrb	r2, [r4, #9]
    7910:	70aa      	strb	r2, [r5, #2]
    7912:	7a22      	ldrb	r2, [r4, #8]
    7914:	70ea      	strb	r2, [r5, #3]
    PUT_UINT32_BE( ctx->state[1], output,  4 );
    7916:	7be2      	ldrb	r2, [r4, #15]
    7918:	712a      	strb	r2, [r5, #4]
    791a:	7ba2      	ldrb	r2, [r4, #14]
    791c:	716a      	strb	r2, [r5, #5]
    791e:	7b62      	ldrb	r2, [r4, #13]
    7920:	71aa      	strb	r2, [r5, #6]
    7922:	7b22      	ldrb	r2, [r4, #12]
    7924:	71ea      	strb	r2, [r5, #7]
    PUT_UINT32_BE( ctx->state[2], output,  8 );
    7926:	7ce2      	ldrb	r2, [r4, #19]
    7928:	722a      	strb	r2, [r5, #8]
    792a:	7ca2      	ldrb	r2, [r4, #18]
    792c:	726a      	strb	r2, [r5, #9]
    792e:	7c62      	ldrb	r2, [r4, #17]
    7930:	72aa      	strb	r2, [r5, #10]
    7932:	7c22      	ldrb	r2, [r4, #16]
    7934:	72ea      	strb	r2, [r5, #11]
    PUT_UINT32_BE( ctx->state[3], output, 12 );
    7936:	7de2      	ldrb	r2, [r4, #23]
    7938:	732a      	strb	r2, [r5, #12]
    793a:	7da2      	ldrb	r2, [r4, #22]
    793c:	736a      	strb	r2, [r5, #13]
    793e:	7d62      	ldrb	r2, [r4, #21]
    7940:	73aa      	strb	r2, [r5, #14]
    7942:	7d22      	ldrb	r2, [r4, #20]
    7944:	73ea      	strb	r2, [r5, #15]
    PUT_UINT32_BE( ctx->state[4], output, 16 );
    7946:	7ee2      	ldrb	r2, [r4, #27]
    7948:	742a      	strb	r2, [r5, #16]
    794a:	7ea2      	ldrb	r2, [r4, #26]
    794c:	746a      	strb	r2, [r5, #17]
    794e:	7e62      	ldrb	r2, [r4, #25]
    7950:	74aa      	strb	r2, [r5, #18]
    7952:	7e22      	ldrb	r2, [r4, #24]
    7954:	74ea      	strb	r2, [r5, #19]
    PUT_UINT32_BE( ctx->state[5], output, 20 );
    7956:	7fe2      	ldrb	r2, [r4, #31]
    7958:	752a      	strb	r2, [r5, #20]
    795a:	7fa2      	ldrb	r2, [r4, #30]
    795c:	756a      	strb	r2, [r5, #21]
    795e:	7f62      	ldrb	r2, [r4, #29]
    7960:	75aa      	strb	r2, [r5, #22]
    7962:	7f22      	ldrb	r2, [r4, #28]
    7964:	75ea      	strb	r2, [r5, #23]
    PUT_UINT32_BE( ctx->state[6], output, 24 );
    7966:	f894 2023 	ldrb.w	r2, [r4, #35]	; 0x23
    796a:	762a      	strb	r2, [r5, #24]
    796c:	f894 2022 	ldrb.w	r2, [r4, #34]	; 0x22
    7970:	766a      	strb	r2, [r5, #25]
    7972:	f894 2021 	ldrb.w	r2, [r4, #33]	; 0x21
    7976:	76aa      	strb	r2, [r5, #26]
    7978:	f894 2020 	ldrb.w	r2, [r4, #32]
    797c:	76ea      	strb	r2, [r5, #27]

    if( ctx->is224 == 0 )
    797e:	6ea2      	ldr	r2, [r4, #104]	; 0x68
    7980:	b9da      	cbnz	r2, 79ba <mbedtls_sha256_finish_ret+0x130>
        PUT_UINT32_BE( ctx->state[7], output, 28 );
    7982:	f894 3027 	ldrb.w	r3, [r4, #39]	; 0x27
    7986:	772b      	strb	r3, [r5, #28]
    7988:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
    798c:	776b      	strb	r3, [r5, #29]
    798e:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
    7992:	77ab      	strb	r3, [r5, #30]
    7994:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
    7998:	77eb      	strb	r3, [r5, #31]

    return( 0 );
    799a:	4613      	mov	r3, r2
    799c:	e00d      	b.n	79ba <mbedtls_sha256_finish_ret+0x130>
        memset( ctx->buffer + used, 0, 64 - used );
    799e:	f104 0628 	add.w	r6, r4, #40	; 0x28
    79a2:	f1c0 0240 	rsb	r2, r0, #64	; 0x40
    79a6:	2100      	movs	r1, #0
    79a8:	4430      	add	r0, r6
    79aa:	f7fe f824 	bl	59f6 <memset>
        if( ( ret = mbedtls_internal_sha256_process( ctx, ctx->buffer ) ) != 0 )
    79ae:	4631      	mov	r1, r6
    79b0:	4620      	mov	r0, r4
    79b2:	f7fb fed3 	bl	375c <mbedtls_internal_sha256_process>
    79b6:	4603      	mov	r3, r0
    79b8:	b108      	cbz	r0, 79be <mbedtls_sha256_finish_ret+0x134>
}
    79ba:	4618      	mov	r0, r3
    79bc:	bd70      	pop	{r4, r5, r6, pc}
        memset( ctx->buffer, 0, 56 );
    79be:	2238      	movs	r2, #56	; 0x38
    79c0:	2100      	movs	r1, #0
    79c2:	4630      	mov	r0, r6
    79c4:	f7fe f817 	bl	59f6 <memset>
    79c8:	e774      	b.n	78b4 <mbedtls_sha256_finish_ret+0x2a>

000079ca <arch_system_halt>:
	__asm__ volatile(
    79ca:	f04f 0220 	mov.w	r2, #32
    79ce:	f3ef 8311 	mrs	r3, BASEPRI
    79d2:	f382 8811 	msr	BASEPRI, r2
    79d6:	f3bf 8f6f 	isb	sy
	/* TODO: What's the best way to totally halt the system if SMP
	 * is enabled?
	 */

	(void)arch_irq_lock();
	for (;;) {
    79da:	e7fe      	b.n	79da <arch_system_halt+0x10>

000079dc <k_sys_fatal_error_handler>:
/* LCOV_EXCL_STOP */

/* LCOV_EXCL_START */
__weak void k_sys_fatal_error_handler(unsigned int reason,
				      const z_arch_esf_t *esf)
{
    79dc:	b510      	push	{r4, lr}
    79de:	4604      	mov	r4, r0
		arch_syscall_invoke0(K_SYSCALL_LOG_PANIC);
		return;
	}
#endif
	compiler_barrier();
	z_impl_log_panic();
    79e0:	f7f9 ff66 	bl	18b0 <z_impl_log_panic>
	ARG_UNUSED(esf);

	LOG_PANIC();
	LOG_ERR("Halting system");
	arch_system_halt(reason);
    79e4:	4620      	mov	r0, r4
    79e6:	f7ff fff0 	bl	79ca <arch_system_halt>

000079ea <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    79ea:	b570      	push	{r4, r5, r6, lr}
    79ec:	4605      	mov	r5, r0
    79ee:	460e      	mov	r6, r1
	return z_impl_k_current_get();
    79f0:	f7fc fc2a 	bl	4248 <z_impl_k_current_get>
    79f4:	4604      	mov	r4, r0
#endif

	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	k_sys_fatal_error_handler(reason, esf);
    79f6:	4631      	mov	r1, r6
    79f8:	4628      	mov	r0, r5
    79fa:	f7ff ffef 	bl	79dc <k_sys_fatal_error_handler>
	z_impl_k_thread_abort(thread);
    79fe:	4620      	mov	r0, r4
    7a00:	f7fa fc92 	bl	2328 <z_impl_k_thread_abort>
			}
#endif /*CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION */
	}

	k_thread_abort(thread);
}
    7a04:	bd70      	pop	{r4, r5, r6, pc}

00007a06 <create_free_list>:
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    7a06:	68c2      	ldr	r2, [r0, #12]
    7a08:	6903      	ldr	r3, [r0, #16]
    7a0a:	431a      	orrs	r2, r3
    7a0c:	f012 0203 	ands.w	r2, r2, #3
    7a10:	d10d      	bne.n	7a2e <create_free_list+0x28>
	slab->free_list = NULL;
    7a12:	2100      	movs	r1, #0
    7a14:	6141      	str	r1, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    7a16:	e005      	b.n	7a24 <create_free_list+0x1e>
		*(char **)p = slab->free_list;
    7a18:	6941      	ldr	r1, [r0, #20]
    7a1a:	6019      	str	r1, [r3, #0]
		slab->free_list = p;
    7a1c:	6143      	str	r3, [r0, #20]
		p += slab->block_size;
    7a1e:	68c1      	ldr	r1, [r0, #12]
    7a20:	440b      	add	r3, r1
	for (j = 0U; j < slab->num_blocks; j++) {
    7a22:	3201      	adds	r2, #1
    7a24:	6881      	ldr	r1, [r0, #8]
    7a26:	4291      	cmp	r1, r2
    7a28:	d8f6      	bhi.n	7a18 <create_free_list+0x12>
	return 0;
    7a2a:	2000      	movs	r0, #0
    7a2c:	4770      	bx	lr
		return -EINVAL;
    7a2e:	f06f 0015 	mvn.w	r0, #21
}
    7a32:	4770      	bx	lr

00007a34 <pended_on>:
}
    7a34:	6880      	ldr	r0, [r0, #8]
    7a36:	4770      	bx	lr

00007a38 <z_is_t1_higher_prio_than_t2>:
	if (thread_1->base.prio < thread_2->base.prio) {
    7a38:	f990 200e 	ldrsb.w	r2, [r0, #14]
    7a3c:	f991 300e 	ldrsb.w	r3, [r1, #14]
    7a40:	429a      	cmp	r2, r3
    7a42:	db01      	blt.n	7a48 <z_is_t1_higher_prio_than_t2+0x10>
	return false;
    7a44:	2000      	movs	r0, #0
    7a46:	4770      	bx	lr
		return true;
    7a48:	2001      	movs	r0, #1
}
    7a4a:	4770      	bx	lr

00007a4c <z_reschedule>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    7a4c:	4608      	mov	r0, r1
    7a4e:	b959      	cbnz	r1, 7a68 <z_reschedule+0x1c>
{
    7a50:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    7a52:	f3ef 8305 	mrs	r3, IPSR
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    7a56:	b913      	cbnz	r3, 7a5e <z_reschedule+0x12>
    7a58:	f7fa fa98 	bl	1f8c <arch_swap>
#ifndef CONFIG_ARM
	sys_trace_thread_switched_in();
#endif
	return ret;
    7a5c:	e003      	b.n	7a66 <z_reschedule+0x1a>
	__asm__ volatile(
    7a5e:	f381 8811 	msr	BASEPRI, r1
    7a62:	f3bf 8f6f 	isb	sy
}
    7a66:	bd08      	pop	{r3, pc}
    7a68:	f381 8811 	msr	BASEPRI, r1
    7a6c:	f3bf 8f6f 	isb	sy
    7a70:	4770      	bx	lr

00007a72 <z_reschedule_irqlock>:
{
    7a72:	b508      	push	{r3, lr}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    7a74:	4603      	mov	r3, r0
    7a76:	b928      	cbnz	r0, 7a84 <z_reschedule_irqlock+0x12>
    7a78:	f3ef 8205 	mrs	r2, IPSR
    7a7c:	b912      	cbnz	r2, 7a84 <z_reschedule_irqlock+0x12>
	ret = arch_swap(key);
    7a7e:	f7fa fa85 	bl	1f8c <arch_swap>
	return ret;
    7a82:	e003      	b.n	7a8c <z_reschedule_irqlock+0x1a>
    7a84:	f383 8811 	msr	BASEPRI, r3
    7a88:	f3bf 8f6f 	isb	sy
}
    7a8c:	bd08      	pop	{r3, pc}

00007a8e <z_priq_dumb_best>:
{
    7a8e:	4603      	mov	r3, r0
	return list->head == list;
    7a90:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7a92:	4283      	cmp	r3, r0
    7a94:	d000      	beq.n	7a98 <z_priq_dumb_best+0xa>
}
    7a96:	4770      	bx	lr
	struct k_thread *thread = NULL;
    7a98:	2000      	movs	r0, #0
	return thread;
    7a9a:	e7fc      	b.n	7a96 <z_priq_dumb_best+0x8>

00007a9c <z_unpend_first_thread>:
{
    7a9c:	b570      	push	{r4, r5, r6, lr}
    7a9e:	4606      	mov	r6, r0
	LOCKED(&sched_spinlock) {
    7aa0:	2300      	movs	r3, #0
	__asm__ volatile(
    7aa2:	f04f 0220 	mov.w	r2, #32
    7aa6:	f3ef 8511 	mrs	r5, BASEPRI
    7aaa:	f382 8811 	msr	BASEPRI, r2
    7aae:	f3bf 8f6f 	isb	sy
	struct k_thread *ret = NULL;
    7ab2:	461c      	mov	r4, r3
	LOCKED(&sched_spinlock) {
    7ab4:	b94b      	cbnz	r3, 7aca <z_unpend_first_thread+0x2e>
		ret = _priq_wait_best(&wait_q->waitq);
    7ab6:	4630      	mov	r0, r6
    7ab8:	f7ff ffe9 	bl	7a8e <z_priq_dumb_best>
    7abc:	4604      	mov	r4, r0
	__asm__ volatile(
    7abe:	f385 8811 	msr	BASEPRI, r5
    7ac2:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    7ac6:	2301      	movs	r3, #1
    7ac8:	e7f4      	b.n	7ab4 <z_unpend_first_thread+0x18>

static inline struct k_thread *z_unpend1_no_timeout(_wait_q_t *wait_q)
{
	struct k_thread *thread = z_find_first_thread_to_unpend(wait_q, NULL);

	if (thread != NULL) {
    7aca:	b1dc      	cbz	r4, 7b04 <z_unpend_first_thread+0x68>
	LOCKED(&sched_spinlock) {
    7acc:	2300      	movs	r3, #0
	__asm__ volatile(
    7ace:	f04f 0220 	mov.w	r2, #32
    7ad2:	f3ef 8511 	mrs	r5, BASEPRI
    7ad6:	f382 8811 	msr	BASEPRI, r2
    7ada:	f3bf 8f6f 	isb	sy
    7ade:	b97b      	cbnz	r3, 7b00 <z_unpend_first_thread+0x64>
		_priq_wait_remove(&pended_on(thread)->waitq, thread);
    7ae0:	4620      	mov	r0, r4
    7ae2:	f7ff ffa7 	bl	7a34 <pended_on>
    7ae6:	4621      	mov	r1, r4
    7ae8:	f7fc fadc 	bl	40a4 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    7aec:	7b63      	ldrb	r3, [r4, #13]
    7aee:	f023 0302 	bic.w	r3, r3, #2
    7af2:	7363      	strb	r3, [r4, #13]
	__asm__ volatile(
    7af4:	f385 8811 	msr	BASEPRI, r5
    7af8:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    7afc:	2301      	movs	r3, #1
    7afe:	e7ee      	b.n	7ade <z_unpend_first_thread+0x42>
	thread->base.pended_on = NULL;
    7b00:	2300      	movs	r3, #0
    7b02:	60a3      	str	r3, [r4, #8]
	if (thread != NULL) {
    7b04:	b11c      	cbz	r4, 7b0e <z_unpend_first_thread+0x72>
    7b06:	f104 0018 	add.w	r0, r4, #24
    7b0a:	f000 f823 	bl	7b54 <z_abort_timeout>
}
    7b0e:	4620      	mov	r0, r4
    7b10:	bd70      	pop	{r4, r5, r6, pc}

00007b12 <remove_timeout>:
{
    7b12:	b510      	push	{r4, lr}
    7b14:	4604      	mov	r4, r0
	if (next(t) != NULL) {
    7b16:	f7fc fbd9 	bl	42cc <next>
    7b1a:	b118      	cbz	r0, 7b24 <remove_timeout+0x12>
		next(t)->dticks += t->dticks;
    7b1c:	68a1      	ldr	r1, [r4, #8]
    7b1e:	6883      	ldr	r3, [r0, #8]
    7b20:	440b      	add	r3, r1
    7b22:	6083      	str	r3, [r0, #8]
	node->prev->next = node->next;
    7b24:	6862      	ldr	r2, [r4, #4]
    7b26:	6823      	ldr	r3, [r4, #0]
    7b28:	6013      	str	r3, [r2, #0]
	node->next->prev = node->prev;
    7b2a:	6862      	ldr	r2, [r4, #4]
    7b2c:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    7b2e:	2300      	movs	r3, #0
    7b30:	6023      	str	r3, [r4, #0]
	node->prev = NULL;
    7b32:	6063      	str	r3, [r4, #4]
}
    7b34:	bd10      	pop	{r4, pc}

00007b36 <next_timeout>:
{
    7b36:	b510      	push	{r4, lr}
	struct _timeout *to = first();
    7b38:	f7fc fbbe 	bl	42b8 <first>
    7b3c:	4604      	mov	r4, r0
	s32_t ticks_elapsed = elapsed();
    7b3e:	f7fc fbd1 	bl	42e4 <elapsed>
	s32_t ret = to == NULL ? MAX_WAIT : MAX(0, to->dticks - ticks_elapsed);
    7b42:	b124      	cbz	r4, 7b4e <next_timeout+0x18>
    7b44:	68a3      	ldr	r3, [r4, #8]
    7b46:	1a18      	subs	r0, r3, r0
    7b48:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
}
    7b4c:	bd10      	pop	{r4, pc}
	s32_t ret = to == NULL ? MAX_WAIT : MAX(0, to->dticks - ticks_elapsed);
    7b4e:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
	return ret;
    7b52:	e7fb      	b.n	7b4c <next_timeout+0x16>

00007b54 <z_abort_timeout>:
{
    7b54:	b570      	push	{r4, r5, r6, lr}
    7b56:	4604      	mov	r4, r0
	LOCKED(&timeout_lock) {
    7b58:	2300      	movs	r3, #0
	__asm__ volatile(
    7b5a:	f04f 0220 	mov.w	r2, #32
    7b5e:	f3ef 8611 	mrs	r6, BASEPRI
    7b62:	f382 8811 	msr	BASEPRI, r2
    7b66:	f3bf 8f6f 	isb	sy
	int ret = -EINVAL;
    7b6a:	f06f 0015 	mvn.w	r0, #21
    7b6e:	e008      	b.n	7b82 <z_abort_timeout+0x2e>
			remove_timeout(to);
    7b70:	4620      	mov	r0, r4
    7b72:	f7ff ffce 	bl	7b12 <remove_timeout>
			ret = 0;
    7b76:	4628      	mov	r0, r5
	__asm__ volatile(
    7b78:	f386 8811 	msr	BASEPRI, r6
    7b7c:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    7b80:	2301      	movs	r3, #1
    7b82:	461d      	mov	r5, r3
    7b84:	b91b      	cbnz	r3, 7b8e <z_abort_timeout+0x3a>
	return node->next != NULL;
    7b86:	6823      	ldr	r3, [r4, #0]
		if (sys_dnode_is_linked(&to->node)) {
    7b88:	2b00      	cmp	r3, #0
    7b8a:	d1f1      	bne.n	7b70 <z_abort_timeout+0x1c>
    7b8c:	e7f4      	b.n	7b78 <z_abort_timeout+0x24>
}
    7b8e:	bd70      	pop	{r4, r5, r6, pc}

00007b90 <k_mem_pool_init>:
{
    7b90:	b508      	push	{r3, lr}
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    7b92:	f100 0214 	add.w	r2, r0, #20
	list->head = (sys_dnode_t *)list;
    7b96:	6142      	str	r2, [r0, #20]
	list->tail = (sys_dnode_t *)list;
    7b98:	6182      	str	r2, [r0, #24]
	z_sys_mem_pool_base_init(&p->base);
    7b9a:	f7fd f94f 	bl	4e3c <z_sys_mem_pool_base_init>
}
    7b9e:	bd08      	pop	{r3, pc}

00007ba0 <_OffsetAbsSyms>:
					    sizeof(struct _preempt_float));
#else
GEN_ABSOLUTE_SYM(_K_THREAD_NO_FLOAT_SIZEOF, sizeof(struct k_thread));
#endif

GEN_ABS_SYM_END
    7ba0:	4770      	bx	lr
