{
  "module_name": "qcom_scm.h",
  "hash_id": "8ba81308018ce5f152ee4ce746022576511f025f991b87c26aa967397eb7b930",
  "original_prompt": "Ingested from linux-6.6.14/drivers/firmware/qcom_scm.h",
  "human_readable_source": " \n \n#ifndef __QCOM_SCM_INT_H\n#define __QCOM_SCM_INT_H\n\nenum qcom_scm_convention {\n\tSMC_CONVENTION_UNKNOWN,\n\tSMC_CONVENTION_LEGACY,\n\tSMC_CONVENTION_ARM_32,\n\tSMC_CONVENTION_ARM_64,\n};\n\nextern enum qcom_scm_convention qcom_scm_convention;\n\n#define MAX_QCOM_SCM_ARGS 10\n#define MAX_QCOM_SCM_RETS 3\n\nenum qcom_scm_arg_types {\n\tQCOM_SCM_VAL,\n\tQCOM_SCM_RO,\n\tQCOM_SCM_RW,\n\tQCOM_SCM_BUFVAL,\n};\n\n#define QCOM_SCM_ARGS_IMPL(num, a, b, c, d, e, f, g, h, i, j, ...) (\\\n\t\t\t   (((a) & 0x3) << 4) | \\\n\t\t\t   (((b) & 0x3) << 6) | \\\n\t\t\t   (((c) & 0x3) << 8) | \\\n\t\t\t   (((d) & 0x3) << 10) | \\\n\t\t\t   (((e) & 0x3) << 12) | \\\n\t\t\t   (((f) & 0x3) << 14) | \\\n\t\t\t   (((g) & 0x3) << 16) | \\\n\t\t\t   (((h) & 0x3) << 18) | \\\n\t\t\t   (((i) & 0x3) << 20) | \\\n\t\t\t   (((j) & 0x3) << 22) | \\\n\t\t\t   ((num) & 0xf))\n\n#define QCOM_SCM_ARGS(...) QCOM_SCM_ARGS_IMPL(__VA_ARGS__, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0)\n\n\n \nstruct qcom_scm_desc {\n\tu32 svc;\n\tu32 cmd;\n\tu32 arginfo;\n\tu64 args[MAX_QCOM_SCM_ARGS];\n\tu32 owner;\n};\n\n \nstruct qcom_scm_res {\n\tu64 result[MAX_QCOM_SCM_RETS];\n};\n\nint qcom_scm_wait_for_wq_completion(u32 wq_ctx);\nint scm_get_wq_ctx(u32 *wq_ctx, u32 *flags, u32 *more_pending);\n\n#define SCM_SMC_FNID(s, c)\t((((s) & 0xFF) << 8) | ((c) & 0xFF))\nextern int __scm_smc_call(struct device *dev, const struct qcom_scm_desc *desc,\n\t\t\t  enum qcom_scm_convention qcom_convention,\n\t\t\t  struct qcom_scm_res *res, bool atomic);\n#define scm_smc_call(dev, desc, res, atomic) \\\n\t__scm_smc_call((dev), (desc), qcom_scm_convention, (res), (atomic))\n\n#define SCM_LEGACY_FNID(s, c)\t(((s) << 10) | ((c) & 0x3ff))\nextern int scm_legacy_call_atomic(struct device *dev,\n\t\t\t\t  const struct qcom_scm_desc *desc,\n\t\t\t\t  struct qcom_scm_res *res);\nextern int scm_legacy_call(struct device *dev, const struct qcom_scm_desc *desc,\n\t\t\t   struct qcom_scm_res *res);\n\n#define QCOM_SCM_SVC_BOOT\t\t0x01\n#define QCOM_SCM_BOOT_SET_ADDR\t\t0x01\n#define QCOM_SCM_BOOT_TERMINATE_PC\t0x02\n#define QCOM_SCM_BOOT_SET_DLOAD_MODE\t0x10\n#define QCOM_SCM_BOOT_SET_ADDR_MC\t0x11\n#define QCOM_SCM_BOOT_SET_REMOTE_STATE\t0x0a\n#define QCOM_SCM_FLUSH_FLAG_MASK\t0x3\n#define QCOM_SCM_BOOT_MAX_CPUS\t\t4\n#define QCOM_SCM_BOOT_MC_FLAG_AARCH64\tBIT(0)\n#define QCOM_SCM_BOOT_MC_FLAG_COLDBOOT\tBIT(1)\n#define QCOM_SCM_BOOT_MC_FLAG_WARMBOOT\tBIT(2)\n\n#define QCOM_SCM_SVC_PIL\t\t0x02\n#define QCOM_SCM_PIL_PAS_INIT_IMAGE\t0x01\n#define QCOM_SCM_PIL_PAS_MEM_SETUP\t0x02\n#define QCOM_SCM_PIL_PAS_AUTH_AND_RESET\t0x05\n#define QCOM_SCM_PIL_PAS_SHUTDOWN\t0x06\n#define QCOM_SCM_PIL_PAS_IS_SUPPORTED\t0x07\n#define QCOM_SCM_PIL_PAS_MSS_RESET\t0x0a\n\n#define QCOM_SCM_SVC_IO\t\t\t0x05\n#define QCOM_SCM_IO_READ\t\t0x01\n#define QCOM_SCM_IO_WRITE\t\t0x02\n\n#define QCOM_SCM_SVC_INFO\t\t0x06\n#define QCOM_SCM_INFO_IS_CALL_AVAIL\t0x01\n\n#define QCOM_SCM_SVC_MP\t\t\t\t0x0c\n#define QCOM_SCM_MP_RESTORE_SEC_CFG\t\t0x02\n#define QCOM_SCM_MP_IOMMU_SECURE_PTBL_SIZE\t0x03\n#define QCOM_SCM_MP_IOMMU_SECURE_PTBL_INIT\t0x04\n#define QCOM_SCM_MP_IOMMU_SET_CP_POOL_SIZE\t0x05\n#define QCOM_SCM_MP_VIDEO_VAR\t\t\t0x08\n#define QCOM_SCM_MP_ASSIGN\t\t\t0x16\n\n#define QCOM_SCM_SVC_OCMEM\t\t0x0f\n#define QCOM_SCM_OCMEM_LOCK_CMD\t\t0x01\n#define QCOM_SCM_OCMEM_UNLOCK_CMD\t0x02\n\n#define QCOM_SCM_SVC_ES\t\t\t0x10\t \n#define QCOM_SCM_ES_INVALIDATE_ICE_KEY\t0x03\n#define QCOM_SCM_ES_CONFIG_SET_ICE_KEY\t0x04\n\n#define QCOM_SCM_SVC_HDCP\t\t0x11\n#define QCOM_SCM_HDCP_INVOKE\t\t0x01\n\n#define QCOM_SCM_SVC_LMH\t\t\t0x13\n#define QCOM_SCM_LMH_LIMIT_PROFILE_CHANGE\t0x01\n#define QCOM_SCM_LMH_LIMIT_DCVSH\t\t0x10\n\n#define QCOM_SCM_SVC_SMMU_PROGRAM\t\t0x15\n#define QCOM_SCM_SMMU_PT_FORMAT\t\t\t0x01\n#define QCOM_SCM_SMMU_CONFIG_ERRATA1\t\t0x03\n#define QCOM_SCM_SMMU_CONFIG_ERRATA1_CLIENT_ALL\t0x02\n\n#define QCOM_SCM_SVC_WAITQ\t\t\t0x24\n#define QCOM_SCM_WAITQ_RESUME\t\t\t0x02\n#define QCOM_SCM_WAITQ_GET_WQ_CTX\t\t0x03\n\n \n#define QCOM_SCM_V2_EBUSY\t-12\n#define QCOM_SCM_ENOMEM\t\t-5\n#define QCOM_SCM_EOPNOTSUPP\t-4\n#define QCOM_SCM_EINVAL_ADDR\t-3\n#define QCOM_SCM_EINVAL_ARG\t-2\n#define QCOM_SCM_ERROR\t\t-1\n#define QCOM_SCM_INTERRUPTED\t1\n#define QCOM_SCM_WAITQ_SLEEP\t2\n\nstatic inline int qcom_scm_remap_error(int err)\n{\n\tswitch (err) {\n\tcase QCOM_SCM_ERROR:\n\t\treturn -EIO;\n\tcase QCOM_SCM_EINVAL_ADDR:\n\tcase QCOM_SCM_EINVAL_ARG:\n\t\treturn -EINVAL;\n\tcase QCOM_SCM_EOPNOTSUPP:\n\t\treturn -EOPNOTSUPP;\n\tcase QCOM_SCM_ENOMEM:\n\t\treturn -ENOMEM;\n\tcase QCOM_SCM_V2_EBUSY:\n\t\treturn -EBUSY;\n\t}\n\treturn -EINVAL;\n}\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}