Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Feb 10 20:36:54 2022
| Host         : LAPTOP-2MDBV9LF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file combination_lock_timing_summary_placed.rpt
| Design       : combination_lock
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: U1/FSM_onehot_stan_obecny_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/FSM_onehot_stan_obecny_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/FSM_onehot_stan_obecny_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/FSM_onehot_stan_obecny_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/FSM_onehot_stan_obecny_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/Q0_temp_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/Q0_temp_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/Q0_temp_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/Q0_temp_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/Q1_temp_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/Q1_temp_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/Q1_temp_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/Q1_temp_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/Q2_temp_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/Q2_temp_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/Q2_temp_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/Q2_temp_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/Q3_temp_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/Q3_temp_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/Q3_temp_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/Q3_temp_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.276        0.000                      0                   61        0.255        0.000                      0                   61        4.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        15.276        0.000                      0                   61        0.255        0.000                      0                   61        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       15.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.276ns  (required time - arrival time)
  Source:                 U6/DIVIDER_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U6/DIVIDER_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 2.153ns (45.585%)  route 2.570ns (54.415%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 25.018 - 20.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, estimated)       1.716     5.319    U6/CLK
    SLICE_X5Y66          FDCE                                         r  U6/DIVIDER_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  U6/DIVIDER_reg[11]/Q
                         net (fo=2, estimated)        0.999     6.774    U6/DIVIDER_reg[11]
    SLICE_X4Y67          LUT6 (Prop_lut6_I1_O)        0.124     6.898 r  U6/FSM_onehot_stan_obecny[4]_i_6/O
                         net (fo=1, estimated)        0.805     7.703    U6/FSM_onehot_stan_obecny[4]_i_6_n_0
    SLICE_X4Y67          LUT5 (Prop_lut5_I0_O)        0.124     7.827 f  U6/FSM_onehot_stan_obecny[4]_i_3/O
                         net (fo=31, estimated)       0.766     8.593    U6/eqOp__23
    SLICE_X5Y64          LUT2 (Prop_lut2_I1_O)        0.124     8.717 r  U6/DIVIDER[0]_i_6/O
                         net (fo=1, routed)           0.000     8.717    U6/DIVIDER[0]_i_6_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.249 r  U6/DIVIDER_reg[0]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     9.249    U6/DIVIDER_reg[0]_i_1_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.363 r  U6/DIVIDER_reg[4]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     9.363    U6/DIVIDER_reg[4]_i_1_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.477 r  U6/DIVIDER_reg[8]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     9.477    U6/DIVIDER_reg[8]_i_1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.591 r  U6/DIVIDER_reg[12]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     9.591    U6/DIVIDER_reg[12]_i_1_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.705 r  U6/DIVIDER_reg[16]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     9.705    U6/DIVIDER_reg[16]_i_1_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.819 r  U6/DIVIDER_reg[20]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     9.819    U6/DIVIDER_reg[20]_i_1_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.042 r  U6/DIVIDER_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.042    U6/DIVIDER_reg[24]_i_1_n_7
    SLICE_X5Y70          FDCE                                         r  U6/DIVIDER_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.924    23.335    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.426 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, estimated)       1.592    25.018    U6/CLK
    SLICE_X5Y70          FDCE                                         r  U6/DIVIDER_reg[24]/C
                         clock pessimism              0.273    25.291    
                         clock uncertainty           -0.035    25.255    
    SLICE_X5Y70          FDCE (Setup_fdce_C_D)        0.062    25.317    U6/DIVIDER_reg[24]
  -------------------------------------------------------------------
                         required time                         25.317    
                         arrival time                         -10.042    
  -------------------------------------------------------------------
                         slack                                 15.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 U9/DELAY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U9/DELAY_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.370%)  route 0.168ns (50.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, estimated)       0.595     1.724    U9/CLK
    SLICE_X2Y69          FDCE                                         r  U9/DELAY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.164     1.888 r  U9/DELAY_reg[1]/Q
                         net (fo=3, estimated)        0.168     2.056    U9/DELAY[1]
    SLICE_X2Y69          FDCE                                         r  U9/DELAY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, estimated)       0.866     2.231    U9/CLK
    SLICE_X2Y69          FDCE                                         r  U9/DELAY_reg[2]/C
                         clock pessimism             -0.493     1.738    
    SLICE_X2Y69          FDCE (Hold_fdce_C_D)         0.063     1.801    U9/DELAY_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X5Y68     U6/DIVIDER_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68     U1/FSM_onehot_stan_obecny_reg[4]/C



