<?xml version="1.0" encoding="UTF-8"?>
<probeData version="1" minor="1">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWBURST[1]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWBURST[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWSIZE[2]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWSIZE[1]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWSIZE[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARPROT[2]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARPROT[1]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARPROT[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWLEN[7]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWLEN[6]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWLEN[5]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWLEN[4]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWLEN[3]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWLEN[2]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWLEN[1]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWLEN[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARBURST[1]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARBURST[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARSIZE[2]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARSIZE[1]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARSIZE[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARLEN[7]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARLEN[6]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARLEN[5]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARLEN[4]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARLEN[3]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARLEN[2]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARLEN[1]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARLEN[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWCACHE[3]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWCACHE[2]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWCACHE[1]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWCACHE[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[31]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[30]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[29]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[28]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[27]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[26]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[25]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[24]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[23]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[22]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[21]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[20]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[19]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[18]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[17]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[16]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[15]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[14]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[13]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[12]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[11]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[10]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[9]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[8]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[7]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[6]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[5]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[4]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[3]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[2]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[1]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_addr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[31]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[30]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[29]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[28]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[27]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[26]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[25]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[24]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[23]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[22]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[21]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[20]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[19]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[18]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[17]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[16]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[15]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[14]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[13]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[12]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[11]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[10]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[9]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[8]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[7]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[6]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[5]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[4]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[3]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[2]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[1]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[31]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[30]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[29]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[28]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[27]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[26]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[25]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[24]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[23]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[22]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[21]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[20]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[19]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[18]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[17]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[16]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[15]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[14]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[13]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[12]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[11]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[10]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[9]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[8]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[7]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[6]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[5]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[4]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[3]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[2]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[1]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_0_axis_rd_data_count[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[31]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[30]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[29]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[28]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[27]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[26]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[25]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[24]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[23]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[22]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[21]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[20]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[19]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[18]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[17]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[16]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[15]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[14]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[13]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[12]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[11]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[10]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[9]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[8]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[7]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[6]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[5]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[4]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[3]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[2]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[1]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[31]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[30]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[29]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[28]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[27]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[26]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[25]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[24]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[23]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[22]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[21]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[20]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[19]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[18]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[17]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[16]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[15]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[14]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[13]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[12]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[11]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[10]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[9]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[8]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[7]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[6]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[5]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[4]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[3]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[2]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[1]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq26&apos;hXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="26"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[25]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[24]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[23]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[22]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[21]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[20]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[19]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[18]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[17]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[16]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[15]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[14]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[13]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[12]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[11]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[10]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[9]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[8]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[7]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[6]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[5]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[4]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[3]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[2]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[1]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_len[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARQOS[3]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARQOS[2]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARQOS[1]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARQOS[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/s_axis_1_TDATA[31]"/>
        <net name="template_design_wrapper_i/template_design_i/s_axis_1_TDATA[30]"/>
        <net name="template_design_wrapper_i/template_design_i/s_axis_1_TDATA[29]"/>
        <net name="template_design_wrapper_i/template_design_i/s_axis_1_TDATA[28]"/>
        <net name="template_design_wrapper_i/template_design_i/s_axis_1_TDATA[27]"/>
        <net name="template_design_wrapper_i/template_design_i/s_axis_1_TDATA[26]"/>
        <net name="template_design_wrapper_i/template_design_i/s_axis_1_TDATA[25]"/>
        <net name="template_design_wrapper_i/template_design_i/s_axis_1_TDATA[24]"/>
        <net name="template_design_wrapper_i/template_design_i/s_axis_1_TDATA[23]"/>
        <net name="template_design_wrapper_i/template_design_i/s_axis_1_TDATA[22]"/>
        <net name="template_design_wrapper_i/template_design_i/s_axis_1_TDATA[21]"/>
        <net name="template_design_wrapper_i/template_design_i/s_axis_1_TDATA[20]"/>
        <net name="template_design_wrapper_i/template_design_i/s_axis_1_TDATA[19]"/>
        <net name="template_design_wrapper_i/template_design_i/s_axis_1_TDATA[18]"/>
        <net name="template_design_wrapper_i/template_design_i/s_axis_1_TDATA[17]"/>
        <net name="template_design_wrapper_i/template_design_i/s_axis_1_TDATA[16]"/>
        <net name="template_design_wrapper_i/template_design_i/s_axis_1_TDATA[15]"/>
        <net name="template_design_wrapper_i/template_design_i/s_axis_1_TDATA[14]"/>
        <net name="template_design_wrapper_i/template_design_i/s_axis_1_TDATA[13]"/>
        <net name="template_design_wrapper_i/template_design_i/s_axis_1_TDATA[12]"/>
        <net name="template_design_wrapper_i/template_design_i/s_axis_1_TDATA[11]"/>
        <net name="template_design_wrapper_i/template_design_i/s_axis_1_TDATA[10]"/>
        <net name="template_design_wrapper_i/template_design_i/s_axis_1_TDATA[9]"/>
        <net name="template_design_wrapper_i/template_design_i/s_axis_1_TDATA[8]"/>
        <net name="template_design_wrapper_i/template_design_i/s_axis_1_TDATA[7]"/>
        <net name="template_design_wrapper_i/template_design_i/s_axis_1_TDATA[6]"/>
        <net name="template_design_wrapper_i/template_design_i/s_axis_1_TDATA[5]"/>
        <net name="template_design_wrapper_i/template_design_i/s_axis_1_TDATA[4]"/>
        <net name="template_design_wrapper_i/template_design_i/s_axis_1_TDATA[3]"/>
        <net name="template_design_wrapper_i/template_design_i/s_axis_1_TDATA[2]"/>
        <net name="template_design_wrapper_i/template_design_i/s_axis_1_TDATA[1]"/>
        <net name="template_design_wrapper_i/template_design_i/s_axis_1_TDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="16"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[31]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[30]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[29]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[28]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[27]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[26]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[25]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[24]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[23]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[22]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[21]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[20]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[19]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[18]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[17]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[16]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[15]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[14]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[13]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[12]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[11]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[10]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[9]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[8]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[7]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[6]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[5]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[4]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[3]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[2]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[1]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="17"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[31]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[30]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[29]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[28]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[27]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[26]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[25]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[24]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[23]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[22]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[21]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[20]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[19]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[18]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[17]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[16]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[15]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[14]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[13]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[12]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[11]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[10]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[9]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[8]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[7]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[6]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[5]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[4]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[3]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[2]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[1]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWADDR[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="18"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WSTRB[3]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WSTRB[2]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WSTRB[1]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WSTRB[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="19"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[31]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[30]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[29]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[28]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[27]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[26]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[25]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[24]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[23]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[22]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[21]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[20]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[19]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[18]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[17]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[16]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[15]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[14]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[13]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[12]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[11]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[10]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[9]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[8]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[7]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[6]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[5]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[4]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[3]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[2]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[1]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_addr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="20"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARCACHE[3]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARCACHE[2]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARCACHE[1]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARCACHE[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="21"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_BRESP[1]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_BRESP[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="22"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWPROT[2]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWPROT[1]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWPROT[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="23"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RRESP[1]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RRESP[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq26&apos;hXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="24"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="26"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[25]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[24]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[23]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[22]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[21]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[20]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[19]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[18]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[17]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[16]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[15]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[14]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[13]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[12]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[11]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[10]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[9]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[8]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[7]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[6]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[5]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[4]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[3]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[2]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[1]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_len[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="25"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWQOS[3]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWQOS[2]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWQOS[1]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWQOS[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="26"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[31]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[30]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[29]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[28]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[27]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[26]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[25]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[24]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[23]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[22]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[21]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[20]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[19]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[18]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[17]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[16]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[15]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[14]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[13]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[12]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[11]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[10]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[9]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[8]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[7]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[6]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[5]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[4]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[3]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[2]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[1]"/>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARADDR[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="27"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[31]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[30]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[29]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[28]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[27]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[26]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[25]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[24]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[23]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[22]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[21]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[20]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[19]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[18]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[17]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[16]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[15]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[14]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[13]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[12]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[11]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[10]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[9]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[8]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[7]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[6]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[5]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[4]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[3]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[2]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[1]"/>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/c_addsub_0_S[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="28"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/axis_data_fifo_1_m_axis_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="29"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TLAST"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="30"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="31"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/Conn1_TVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="32"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TLAST"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="33"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="34"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0_M_AXIS1_TVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="35"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="36"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARLOCK"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="37"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="38"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARUSER"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="39"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_ARVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="40"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="41"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWLOCK"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="42"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="43"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWUSER"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="44"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_AWVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="45"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_BID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="46"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_BREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="47"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_BVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="48"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="49"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RLAST"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="50"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="51"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RUSER"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="52"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_RVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="53"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WLAST"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="54"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="55"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WUSER"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="56"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_0_M_AXI_WVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="57"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_compl"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="58"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_ready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="59"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_r_valid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="60"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_rst"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="61"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_compl"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="62"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_ready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="63"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0_dma_control_w_valid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="64"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/s_axis_1_TLAST"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="65"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/s_axis_1_TREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="66"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/s_axis_1_TVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="67"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/util_vector_logic_1_Res"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="68"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/util_vector_logic_3_Res"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="69"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="template_design_wrapper_i/template_design_i/dma_stuff_0/xlslice_0_Dout"/>
      </nets>
    </probe>
  </probeset>
</probeData>
