
*** Running vivado
    with args -log design_1_clk_wiz_1_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_clk_wiz_1_1.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_clk_wiz_1_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 354.211 ; gain = 88.043
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_1' [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1.v:70]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_1_clk_wiz' [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20759]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20759]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1_1_clk_wiz' (4#1) [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1_1' (5#1) [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1.v:70]
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 404.000 ; gain = 137.832
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 404.000 ; gain = 137.832
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.736 . Memory (MB): peak = 643.512 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:01:08 . Memory (MB): peak = 643.512 ; gain = 377.344
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:01:08 . Memory (MB): peak = 643.512 ; gain = 377.344
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:01:08 . Memory (MB): peak = 643.512 ; gain = 377.344
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:01:09 . Memory (MB): peak = 643.512 ; gain = 377.344
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:10 . Memory (MB): peak = 643.512 ; gain = 377.344
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:31 ; elapsed = 00:02:01 . Memory (MB): peak = 722.863 ; gain = 456.695
Finished Timing Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:02:01 . Memory (MB): peak = 722.863 ; gain = 456.695
Finished Technology Mapping : Time (s): cpu = 00:01:31 ; elapsed = 00:02:01 . Memory (MB): peak = 732.391 ; gain = 466.223
Finished IO Insertion : Time (s): cpu = 00:01:34 ; elapsed = 00:02:04 . Memory (MB): peak = 732.391 ; gain = 466.223
Finished Renaming Generated Instances : Time (s): cpu = 00:01:34 ; elapsed = 00:02:04 . Memory (MB): peak = 732.391 ; gain = 466.223
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:34 ; elapsed = 00:02:04 . Memory (MB): peak = 732.391 ; gain = 466.223
Finished Renaming Generated Ports : Time (s): cpu = 00:01:34 ; elapsed = 00:02:04 . Memory (MB): peak = 732.391 ; gain = 466.223
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:02:04 . Memory (MB): peak = 732.391 ; gain = 466.223
Finished Renaming Generated Nets : Time (s): cpu = 00:01:34 ; elapsed = 00:02:04 . Memory (MB): peak = 732.391 ; gain = 466.223

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |LUT1       |     1|
|3     |MMCME2_ADV |     1|
|4     |IBUF       |     1|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:02:04 . Memory (MB): peak = 732.391 ; gain = 466.223
synth_design: Time (s): cpu = 00:01:40 ; elapsed = 00:02:13 . Memory (MB): peak = 747.770 ; gain = 484.902
