// Seed: 3778050193
module module_0;
  wire id_1;
  assign module_1.type_4 = 0;
  assign id_2[-1 : 1][-1 :-1'b0] = id_2;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    input tri1 id_2,
    input uwire id_3,
    output uwire id_4,
    input tri id_5,
    id_27,
    input supply1 id_6,
    output tri1 id_7,
    input tri1 id_8,
    output uwire id_9,
    input tri0 id_10,
    output tri id_11,
    input wor id_12,
    input tri id_13,
    output supply0 id_14,
    inout wor id_15,
    input tri id_16,
    output tri id_17,
    input wor id_18,
    input tri0 id_19,
    output tri id_20,
    input tri1 id_21,
    input tri1 id_22,
    input wire id_23,
    output wor id_24,
    input wor id_25,
    id_28
);
  assign id_20 = 1;
  and primCall (
      id_1,
      id_10,
      id_12,
      id_13,
      id_15,
      id_16,
      id_18,
      id_19,
      id_2,
      id_21,
      id_22,
      id_23,
      id_25,
      id_27,
      id_28,
      id_29,
      id_3,
      id_30,
      id_5,
      id_6,
      id_8
  );
  parameter id_29 = -1;
  wire id_30;
  module_0 modCall_1 ();
  initial assign id_17 = -1;
  supply0 id_31 = 1 == id_0 != 1, id_32;
  assign id_27[1] = -1;
  wire id_33;
endmodule
