<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/impl/gwsynthesis/project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Nov 11 04:20:32 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>28117</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>14205</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>178</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>47</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>62</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk27</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk27 </td>
</tr>
<tr>
<td>dat_valid_status</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>DES_top/mux_inst/dat_valid_status_s/F </td>
</tr>
<tr>
<td>CLKDIV_1/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500
<td>0.000</td>
<td>37.037</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>CLKDIV_1/CLKOUT </td>
</tr>
<tr>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.417</td>
<td>96.000
<td>0.000</td>
<td>5.208</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>rPLL/CLKOUT </td>
</tr>
<tr>
<td>rPLL/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>10.417</td>
<td>96.000
<td>0.000</td>
<td>5.208</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>rPLL/CLKOUTP </td>
</tr>
<tr>
<td>rPLL/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>20.833</td>
<td>48.000
<td>0.000</td>
<td>10.417</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>rPLL/CLKOUTD </td>
</tr>
<tr>
<td>rPLL/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>31.250</td>
<td>32.000
<td>0.000</td>
<td>15.625</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>rPLL/CLKOUTD3 </td>
</tr>
<tr>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.833</td>
<td>48.000
<td>0.000</td>
<td>10.417</td>
<td>rPLL/CLKOUT</td>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>CLKDIV/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk27</td>
<td>27.000(MHz)</td>
<td>217.270(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>CLKDIV_1/CLKOUT.default_gen_clk</td>
<td>13.500(MHz)</td>
<td>97.079(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>96.000(MHz)</td>
<td>2016.132(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>48.000(MHz)</td>
<td>56.226(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of dat_valid_status!</h4>
<h4>No timing paths to get frequency of rPLL/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rPLL/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rPLL/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk27</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk27</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dat_valid_status</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dat_valid_status</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLKDIV_1/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLKDIV_1/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.088</td>
<td>DES_top/dout_15_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_15_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.885</td>
<td>2.966</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.957</td>
<td>gw2ddrphy_pause1_s0/Q</td>
<td>DQS_1/HOLD</td>
<td>clk27:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
<td>0.579</td>
<td>0.210</td>
<td>2.804</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.955</td>
<td>DES_top/dout_58_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_26_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.885</td>
<td>2.833</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.880</td>
<td>gw2ddrphy_pause1_s0/Q</td>
<td>DQS/HOLD</td>
<td>clk27:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
<td>0.579</td>
<td>0.210</td>
<td>2.727</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.842</td>
<td>DES_top/dout_29_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_29_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.885</td>
<td>2.720</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.830</td>
<td>DES_top/dout_30_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_30_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.885</td>
<td>2.708</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.671</td>
<td>DES_top/dout_39_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_7_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.885</td>
<td>2.549</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.659</td>
<td>DES_top/dout_5_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_5_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.885</td>
<td>2.537</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.645</td>
<td>DES_top/dout_2_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_2_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.885</td>
<td>2.523</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.638</td>
<td>DES_top/dout_46_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_14_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.885</td>
<td>2.516</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.565</td>
<td>DES_top/dout_43_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_11_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.885</td>
<td>2.443</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.548</td>
<td>DES_top/dout_54_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_22_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.885</td>
<td>2.426</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.540</td>
<td>DES_top/dout_16_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_16_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.885</td>
<td>2.418</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.452</td>
<td>DES_top/dout_18_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_18_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.885</td>
<td>2.330</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.447</td>
<td>DES_top/dout_10_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_10_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.885</td>
<td>2.325</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.440</td>
<td>DES_top/dout_12_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_12_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.885</td>
<td>2.318</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-2.436</td>
<td>DES_top/dout_13_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_13_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.885</td>
<td>2.314</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.429</td>
<td>DES_top/dout_55_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_23_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.885</td>
<td>2.307</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-2.401</td>
<td>DES_top/dout_60_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_28_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.885</td>
<td>2.279</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-2.395</td>
<td>DES_top/dout_53_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_21_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.885</td>
<td>2.273</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-2.370</td>
<td>DES_top/dout_32_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_0_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.885</td>
<td>2.248</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-2.335</td>
<td>DES_top/dout_24_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_24_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.885</td>
<td>2.213</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-2.316</td>
<td>DES_top/dout_19_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_19_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.885</td>
<td>2.194</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-2.308</td>
<td>gw2ddrphy_pause1_s0/Q</td>
<td>DQS_1/HOLD</td>
<td>clk27:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>1.749</td>
<td>2.804</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-2.231</td>
<td>gw2ddrphy_pause1_s0/Q</td>
<td>DQS/HOLD</td>
<td>clk27:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>1.749</td>
<td>2.727</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.072</td>
<td>DES_top/mux_inst/L_dat_20_s1/Q</td>
<td>DES_top/dout_29_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.490</td>
<td>0.464</td>
</tr>
<tr>
<td>2</td>
<td>0.050</td>
<td>DES_top/mux_inst/R_dat_1_s1/Q</td>
<td>DES_top/dout_48_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.490</td>
<td>0.586</td>
</tr>
<tr>
<td>3</td>
<td>0.055</td>
<td>DES_top/mux_inst/R_dat_5_s1/Q</td>
<td>DES_top/dout_16_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.490</td>
<td>0.591</td>
</tr>
<tr>
<td>4</td>
<td>0.069</td>
<td>DES_top/mux_inst/R_dat_17_s1/Q</td>
<td>DES_top/dout_52_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.490</td>
<td>0.605</td>
</tr>
<tr>
<td>5</td>
<td>0.146</td>
<td>DES_top/mux_inst/L_dat_6_s1/Q</td>
<td>DES_top/dout_9_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.490</td>
<td>0.682</td>
</tr>
<tr>
<td>6</td>
<td>0.147</td>
<td>DES_top/mux_inst/L_dat_2_s1/Q</td>
<td>DES_top/dout_41_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.490</td>
<td>0.683</td>
</tr>
<tr>
<td>7</td>
<td>0.163</td>
<td>DES_top/mux_inst/L_dat_22_s1/Q</td>
<td>DES_top/dout_13_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.490</td>
<td>0.699</td>
</tr>
<tr>
<td>8</td>
<td>0.163</td>
<td>DES_top/mux_inst/L_dat_21_s1/Q</td>
<td>DES_top/dout_21_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.490</td>
<td>0.699</td>
</tr>
<tr>
<td>9</td>
<td>0.163</td>
<td>DES_top/mux_inst/L_dat_26_s1/Q</td>
<td>DES_top/dout_47_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.490</td>
<td>0.699</td>
</tr>
<tr>
<td>10</td>
<td>0.164</td>
<td>DES_top/mux_inst/R_dat_9_s1/Q</td>
<td>DES_top/dout_50_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.490</td>
<td>0.700</td>
</tr>
<tr>
<td>11</td>
<td>0.165</td>
<td>DES_top/mux_inst/R_dat_3_s1/Q</td>
<td>DES_top/dout_32_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.490</td>
<td>0.701</td>
</tr>
<tr>
<td>12</td>
<td>0.175</td>
<td>DES_top/mux_inst/L_dat_28_s1/Q</td>
<td>DES_top/dout_31_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.490</td>
<td>0.711</td>
</tr>
<tr>
<td>13</td>
<td>0.176</td>
<td>DES_top/mux_inst/L_dat_16_s1/Q</td>
<td>DES_top/dout_61_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.490</td>
<td>0.712</td>
</tr>
<tr>
<td>14</td>
<td>0.176</td>
<td>DES_top/mux_inst/R_dat_4_s1/Q</td>
<td>DES_top/dout_24_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.490</td>
<td>0.712</td>
</tr>
<tr>
<td>15</td>
<td>0.177</td>
<td>DES_top/mux_inst/R_dat_6_s1/Q</td>
<td>DES_top/dout_8_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.490</td>
<td>0.713</td>
</tr>
<tr>
<td>16</td>
<td>0.178</td>
<td>DES_top/mux_inst/R_dat_27_s1/Q</td>
<td>DES_top/dout_38_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.490</td>
<td>0.714</td>
</tr>
<tr>
<td>17</td>
<td>0.190</td>
<td>DES_top/mux_inst/L_dat_15_s1/Q</td>
<td>DES_top/dout_3_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.490</td>
<td>0.726</td>
</tr>
<tr>
<td>18</td>
<td>0.191</td>
<td>DES_top/mux_inst/R_dat_14_s1/Q</td>
<td>DES_top/dout_10_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.490</td>
<td>0.727</td>
</tr>
<tr>
<td>19</td>
<td>0.278</td>
<td>DES_top/mux_inst/R_dat_26_s1/Q</td>
<td>DES_top/dout_46_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.490</td>
<td>0.814</td>
</tr>
<tr>
<td>20</td>
<td>0.285</td>
<td>DES_top/mux_inst/L_dat_5_s1/Q</td>
<td>DES_top/dout_17_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.490</td>
<td>0.821</td>
</tr>
<tr>
<td>21</td>
<td>0.285</td>
<td>DES_top/mux_inst/L_dat_27_s1/Q</td>
<td>DES_top/dout_39_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.490</td>
<td>0.821</td>
</tr>
<tr>
<td>22</td>
<td>0.285</td>
<td>DES_top/mux_inst/L_dat_18_s1/Q</td>
<td>DES_top/dout_45_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.490</td>
<td>0.821</td>
</tr>
<tr>
<td>23</td>
<td>0.285</td>
<td>DES_top/mux_inst/L_dat_17_s1/Q</td>
<td>DES_top/dout_53_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.490</td>
<td>0.821</td>
</tr>
<tr>
<td>24</td>
<td>0.285</td>
<td>DES_top/mux_inst/L_dat_30_s1/Q</td>
<td>DES_top/dout_15_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.490</td>
<td>0.821</td>
</tr>
<tr>
<td>25</td>
<td>0.286</td>
<td>DES_top/mux_inst/R_dat_30_s1/Q</td>
<td>DES_top/dout_14_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.490</td>
<td>0.822</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.747</td>
<td>gw2ddrphy_reset1_s0/Q</td>
<td>DFFP_3/PRESET</td>
<td>clk27:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>1.749</td>
<td>4.243</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.747</td>
<td>gw2ddrphy_reset1_s0/Q</td>
<td>DFFP_2/PRESET</td>
<td>clk27:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>1.749</td>
<td>4.243</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.031</td>
<td>gw2ddrphy_reset1_s0/Q</td>
<td>CLKDIV/RESETN</td>
<td>clk27:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>1.157</td>
<td>-0.041</td>
<td>2.165</td>
</tr>
<tr>
<td>4</td>
<td>0.089</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_0_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.885</td>
<td>1.559</td>
</tr>
<tr>
<td>5</td>
<td>0.089</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_1_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.885</td>
<td>1.559</td>
</tr>
<tr>
<td>6</td>
<td>0.089</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_2_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.885</td>
<td>1.559</td>
</tr>
<tr>
<td>7</td>
<td>0.089</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_3_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.885</td>
<td>1.559</td>
</tr>
<tr>
<td>8</td>
<td>0.089</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_4_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.885</td>
<td>1.559</td>
</tr>
<tr>
<td>9</td>
<td>0.089</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_5_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.885</td>
<td>1.559</td>
</tr>
<tr>
<td>10</td>
<td>0.089</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_6_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.885</td>
<td>1.559</td>
</tr>
<tr>
<td>11</td>
<td>0.089</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_7_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.885</td>
<td>1.559</td>
</tr>
<tr>
<td>12</td>
<td>0.089</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_8_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.885</td>
<td>1.559</td>
</tr>
<tr>
<td>13</td>
<td>0.089</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_9_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.885</td>
<td>1.559</td>
</tr>
<tr>
<td>14</td>
<td>0.089</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_10_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.885</td>
<td>1.559</td>
</tr>
<tr>
<td>15</td>
<td>0.089</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_11_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.885</td>
<td>1.559</td>
</tr>
<tr>
<td>16</td>
<td>0.089</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_12_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.885</td>
<td>1.559</td>
</tr>
<tr>
<td>17</td>
<td>0.089</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_13_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.885</td>
<td>1.559</td>
</tr>
<tr>
<td>18</td>
<td>0.089</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_14_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.885</td>
<td>1.559</td>
</tr>
<tr>
<td>19</td>
<td>0.089</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_15_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.885</td>
<td>1.559</td>
</tr>
<tr>
<td>20</td>
<td>0.089</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_16_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.885</td>
<td>1.559</td>
</tr>
<tr>
<td>21</td>
<td>0.089</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_17_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.885</td>
<td>1.559</td>
</tr>
<tr>
<td>22</td>
<td>0.089</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_18_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.885</td>
<td>1.559</td>
</tr>
<tr>
<td>23</td>
<td>0.089</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_19_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.885</td>
<td>1.559</td>
</tr>
<tr>
<td>24</td>
<td>0.089</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_20_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.885</td>
<td>1.559</td>
</tr>
<tr>
<td>25</td>
<td>0.089</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_21_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.885</td>
<td>1.559</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.426</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_19/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.426</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_18/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.426</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_17/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.426</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_16/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.426</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_15/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.426</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_14/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.426</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_13/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.058</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_19/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.058</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_18/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.058</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_17/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.058</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_16/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.058</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_15/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.058</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_14/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>1.360</td>
</tr>
<tr>
<td>14</td>
<td>1.207</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_19/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.360</td>
</tr>
<tr>
<td>15</td>
<td>1.207</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_18/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.360</td>
</tr>
<tr>
<td>16</td>
<td>1.207</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_17/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.360</td>
</tr>
<tr>
<td>17</td>
<td>1.207</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_16/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.360</td>
</tr>
<tr>
<td>18</td>
<td>1.207</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_15/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.360</td>
</tr>
<tr>
<td>19</td>
<td>1.207</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_14/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.360</td>
</tr>
<tr>
<td>20</td>
<td>3.752</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_19/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
<td>-5.208</td>
<td>-2.631</td>
<td>1.360</td>
</tr>
<tr>
<td>21</td>
<td>3.752</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_18/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
<td>-5.208</td>
<td>-2.631</td>
<td>1.360</td>
</tr>
<tr>
<td>22</td>
<td>3.752</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_17/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
<td>-5.208</td>
<td>-2.631</td>
<td>1.360</td>
</tr>
<tr>
<td>23</td>
<td>3.752</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_16/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
<td>-5.208</td>
<td>-2.631</td>
<td>1.360</td>
</tr>
<tr>
<td>24</td>
<td>3.752</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_15/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
<td>-5.208</td>
<td>-2.631</td>
<td>1.360</td>
</tr>
<tr>
<td>25</td>
<td>3.752</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_14/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
<td>-5.208</td>
<td>-2.631</td>
<td>1.360</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>DFFP_2</td>
</tr>
<tr>
<td>2</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>count_9_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>count_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>basesoc_bus_errors_29_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>basesoc_bus_errors_27_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>basesoc_bus_errors_26_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>basesoc_rx_phase_27_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>gw2ddrphy_dq_o_data_d1_7_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>gw2ddrphy_bitslip9_r_4_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>new_master_rdata_valid6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[0][A]</td>
<td>DES_top/dout_15_s0/G</td>
</tr>
<tr>
<td>148.728</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R12C7[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_15_s0/Q</td>
</tr>
<tr>
<td>149.973</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[3][B]</td>
<td>n19235_s10/I0</td>
</tr>
<tr>
<td>150.528</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[3][B]</td>
<td style=" background: #97FFFF;">n19235_s10/F</td>
</tr>
<tr>
<td>151.091</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>n19235_s8/I1</td>
</tr>
<tr>
<td>151.462</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td style=" background: #97FFFF;">n19235_s8/F</td>
</tr>
<tr>
<td>151.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_15_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_15_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 31.219%; route: 1.808, 60.959%; tC2Q: 0.232, 7.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>303.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>300.502</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_pause1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.296</td>
<td>296.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>298.384</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>300.655</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C26[1][B]</td>
<td>gw2ddrphy_pause1_s0/CLK</td>
</tr>
<tr>
<td>300.887</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R32C26[1][B]</td>
<td style=" font-weight:bold;">gw2ddrphy_pause1_s0/Q</td>
</tr>
<tr>
<td>301.137</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[3][B]</td>
<td>n24927_s0/I1</td>
</tr>
<tr>
<td>301.692</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[3][B]</td>
<td style=" background: #97FFFF;">n24927_s0/F</td>
</tr>
<tr>
<td>303.459</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.875</td>
<td>296.875</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.875</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>300.707</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>300.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>300.893</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>301.024</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>300.989</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS_1</td>
</tr>
<tr>
<td>300.502</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.210</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.579</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 19.794%; route: 2.017, 71.932%; tC2Q: 0.232, 8.274%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_58_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td>DES_top/dout_58_s0/G</td>
</tr>
<tr>
<td>148.728</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td style=" font-weight:bold;">DES_top/dout_58_s0/Q</td>
</tr>
<tr>
<td>149.124</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>n19213_s10/I2</td>
</tr>
<tr>
<td>149.641</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">n19213_s10/F</td>
</tr>
<tr>
<td>150.867</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20[1][B]</td>
<td>n19213_s8/I1</td>
</tr>
<tr>
<td>151.329</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C20[1][B]</td>
<td style=" background: #97FFFF;">n19213_s8/F</td>
</tr>
<tr>
<td>151.329</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[1][B]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[1][B]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_26_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_26_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C20[1][B]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.979, 34.561%; route: 1.622, 57.249%; tC2Q: 0.232, 8.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.880</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>303.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>300.502</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_pause1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.296</td>
<td>296.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>298.384</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>300.655</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C26[1][B]</td>
<td>gw2ddrphy_pause1_s0/CLK</td>
</tr>
<tr>
<td>300.887</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R32C26[1][B]</td>
<td style=" font-weight:bold;">gw2ddrphy_pause1_s0/Q</td>
</tr>
<tr>
<td>301.137</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][A]</td>
<td>n24832_s0/I1</td>
</tr>
<tr>
<td>301.692</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][A]</td>
<td style=" background: #97FFFF;">n24832_s0/F</td>
</tr>
<tr>
<td>303.383</td>
<td>1.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C12</td>
<td style=" font-weight:bold;">DQS/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.875</td>
<td>296.875</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.875</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>300.707</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>300.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>300.893</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>301.024</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C12</td>
<td>DQS/FCLK</td>
</tr>
<tr>
<td>300.989</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS</td>
</tr>
<tr>
<td>300.502</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C12</td>
<td>DQS</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.210</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.579</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 20.350%; route: 1.940, 71.143%; tC2Q: 0.232, 8.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td>DES_top/dout_29_s0/G</td>
</tr>
<tr>
<td>148.728</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_29_s0/Q</td>
</tr>
<tr>
<td>149.924</td>
<td>1.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C11[1][B]</td>
<td>n19207_s10/I0</td>
</tr>
<tr>
<td>150.473</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C11[1][B]</td>
<td style=" background: #97FFFF;">n19207_s10/F</td>
</tr>
<tr>
<td>150.646</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C12[2][A]</td>
<td>n19207_s8/I1</td>
</tr>
<tr>
<td>151.216</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C12[2][A]</td>
<td style=" background: #97FFFF;">n19207_s8/F</td>
</tr>
<tr>
<td>151.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C12[2][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C12[2][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_29_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_29_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C12[2][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 41.139%; route: 1.369, 50.332%; tC2Q: 0.232, 8.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.830</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>DES_top/dout_30_s0/G</td>
</tr>
<tr>
<td>148.727</td>
<td>0.231</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" font-weight:bold;">DES_top/dout_30_s0/Q</td>
</tr>
<tr>
<td>148.899</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td>n19205_s10/I2</td>
</tr>
<tr>
<td>149.270</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">n19205_s10/F</td>
</tr>
<tr>
<td>150.634</td>
<td>1.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][B]</td>
<td>n19205_s8/I1</td>
</tr>
<tr>
<td>151.204</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C23[1][B]</td>
<td style=" background: #97FFFF;">n19205_s8/F</td>
</tr>
<tr>
<td>151.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[1][B]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[1][B]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_30_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_30_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C23[1][B]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.941, 34.747%; route: 1.536, 56.723%; tC2Q: 0.231, 8.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_39_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>DES_top/dout_39_s0/G</td>
</tr>
<tr>
<td>148.728</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" font-weight:bold;">DES_top/dout_39_s0/Q</td>
</tr>
<tr>
<td>148.881</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[3][B]</td>
<td>n19251_s9/I1</td>
</tr>
<tr>
<td>149.436</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[3][B]</td>
<td style=" background: #97FFFF;">n19251_s9/F</td>
</tr>
<tr>
<td>150.496</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C13[1][A]</td>
<td>n19251_s8/I0</td>
</tr>
<tr>
<td>151.045</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C13[1][A]</td>
<td style=" background: #97FFFF;">n19251_s8/F</td>
</tr>
<tr>
<td>151.045</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[1][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_7_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_7_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C13[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 43.313%; route: 1.213, 47.585%; tC2Q: 0.232, 9.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>DES_top/dout_5_s0/G</td>
</tr>
<tr>
<td>148.728</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_5_s0/Q</td>
</tr>
<tr>
<td>148.881</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[3][A]</td>
<td>n19255_s9/I2</td>
</tr>
<tr>
<td>149.436</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[3][A]</td>
<td style=" background: #97FFFF;">n19255_s9/F</td>
</tr>
<tr>
<td>150.662</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][A]</td>
<td>n19255_s8/I0</td>
</tr>
<tr>
<td>151.033</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][A]</td>
<td style=" background: #97FFFF;">n19255_s8/F</td>
</tr>
<tr>
<td>151.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C13[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_5_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_5_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C13[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 36.500%; route: 1.379, 54.355%; tC2Q: 0.232, 9.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.645</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>DES_top/dout_2_s0/G</td>
</tr>
<tr>
<td>148.728</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td style=" font-weight:bold;">DES_top/dout_2_s0/Q</td>
</tr>
<tr>
<td>149.702</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[1][B]</td>
<td>n19261_s9/I0</td>
</tr>
<tr>
<td>150.073</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C13[1][B]</td>
<td style=" background: #97FFFF;">n19261_s9/F</td>
</tr>
<tr>
<td>150.470</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>n19261_s8/I0</td>
</tr>
<tr>
<td>151.019</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td style=" background: #97FFFF;">n19261_s8/F</td>
</tr>
<tr>
<td>151.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_2_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_2_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.920, 36.462%; route: 1.371, 54.343%; tC2Q: 0.232, 9.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.638</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_46_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>DES_top/dout_46_s0/G</td>
</tr>
<tr>
<td>148.728</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_46_s0/Q</td>
</tr>
<tr>
<td>149.124</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>n19237_s9/I1</td>
</tr>
<tr>
<td>149.641</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">n19237_s9/F</td>
</tr>
<tr>
<td>150.641</td>
<td>1.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C11[1][A]</td>
<td>n19237_s8/I0</td>
</tr>
<tr>
<td>151.012</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C11[1][A]</td>
<td style=" background: #97FFFF;">n19237_s8/F</td>
</tr>
<tr>
<td>151.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C11[1][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_14_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_14_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C11[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.888, 35.297%; route: 1.396, 55.481%; tC2Q: 0.232, 9.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_43_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td>DES_top/dout_43_s0/G</td>
</tr>
<tr>
<td>148.728</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td style=" font-weight:bold;">DES_top/dout_43_s0/Q</td>
</tr>
<tr>
<td>149.366</td>
<td>0.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>n19243_s9/I1</td>
</tr>
<tr>
<td>149.883</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">n19243_s9/F</td>
</tr>
<tr>
<td>150.567</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>n19243_s8/I0</td>
</tr>
<tr>
<td>150.938</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">n19243_s8/F</td>
</tr>
<tr>
<td>150.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_11_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_11_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.888, 36.354%; route: 1.323, 54.148%; tC2Q: 0.232, 9.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_54_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td>DES_top/dout_54_s0/G</td>
</tr>
<tr>
<td>148.728</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" font-weight:bold;">DES_top/dout_54_s0/Q</td>
</tr>
<tr>
<td>149.245</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>n19221_s10/I2</td>
</tr>
<tr>
<td>149.762</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">n19221_s10/F</td>
</tr>
<tr>
<td>150.551</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[2][B]</td>
<td>n19221_s8/I1</td>
</tr>
<tr>
<td>150.922</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C15[2][B]</td>
<td style=" background: #97FFFF;">n19221_s8/F</td>
</tr>
<tr>
<td>150.922</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[2][B]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C15[2][B]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_22_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_22_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C15[2][B]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.888, 36.607%; route: 1.306, 53.829%; tC2Q: 0.232, 9.564%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>DES_top/dout_16_s0/G</td>
</tr>
<tr>
<td>148.727</td>
<td>0.231</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_16_s0/Q</td>
</tr>
<tr>
<td>148.899</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[3][B]</td>
<td>n19233_s11/I0</td>
</tr>
<tr>
<td>149.270</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C10[3][B]</td>
<td style=" background: #97FFFF;">n19233_s11/F</td>
</tr>
<tr>
<td>150.452</td>
<td>1.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20[1][A]</td>
<td>n19233_s8/I2</td>
</tr>
<tr>
<td>150.914</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C20[1][A]</td>
<td style=" background: #97FFFF;">n19233_s8/F</td>
</tr>
<tr>
<td>150.914</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[1][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_16_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_16_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C20[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.833, 34.452%; route: 1.354, 55.995%; tC2Q: 0.231, 9.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>DES_top/dout_18_s0/G</td>
</tr>
<tr>
<td>148.728</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" font-weight:bold;">DES_top/dout_18_s0/Q</td>
</tr>
<tr>
<td>148.881</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>n19229_s10/I2</td>
</tr>
<tr>
<td>149.334</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">n19229_s10/F</td>
</tr>
<tr>
<td>150.455</td>
<td>1.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C13[1][B]</td>
<td>n19229_s8/I1</td>
</tr>
<tr>
<td>150.826</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C13[1][B]</td>
<td style=" background: #97FFFF;">n19229_s8/F</td>
</tr>
<tr>
<td>150.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C13[1][B]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[1][B]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_18_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_18_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C13[1][B]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.824, 35.363%; route: 1.274, 54.680%; tC2Q: 0.232, 9.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[1][B]</td>
<td>DES_top/dout_10_s0/G</td>
</tr>
<tr>
<td>148.728</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R11C5[1][B]</td>
<td style=" font-weight:bold;">DES_top/dout_10_s0/Q</td>
</tr>
<tr>
<td>149.245</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>n19245_s9/I2</td>
</tr>
<tr>
<td>149.616</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">n19245_s9/F</td>
</tr>
<tr>
<td>150.450</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>n19245_s8/I2</td>
</tr>
<tr>
<td>150.821</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td style=" background: #97FFFF;">n19245_s8/F</td>
</tr>
<tr>
<td>150.821</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_10_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_10_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 31.917%; route: 1.351, 58.104%; tC2Q: 0.232, 9.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>DES_top/dout_12_s0/G</td>
</tr>
<tr>
<td>148.727</td>
<td>0.231</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_12_s0/Q</td>
</tr>
<tr>
<td>148.899</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>n19241_s10/I0</td>
</tr>
<tr>
<td>149.352</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" background: #97FFFF;">n19241_s10/F</td>
</tr>
<tr>
<td>150.352</td>
<td>1.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[1][A]</td>
<td>n19241_s8/I1</td>
</tr>
<tr>
<td>150.814</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C23[1][A]</td>
<td style=" background: #97FFFF;">n19241_s8/F</td>
</tr>
<tr>
<td>150.814</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23[1][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_12_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_12_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C23[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.915, 39.467%; route: 1.172, 50.569%; tC2Q: 0.231, 9.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>DES_top/dout_13_s0/G</td>
</tr>
<tr>
<td>148.728</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_13_s0/Q</td>
</tr>
<tr>
<td>149.140</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>n19239_s11/I2</td>
</tr>
<tr>
<td>149.593</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">n19239_s11/F</td>
</tr>
<tr>
<td>150.261</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td>n19239_s8/I2</td>
</tr>
<tr>
<td>150.810</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" background: #97FFFF;">n19239_s8/F</td>
</tr>
<tr>
<td>150.810</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_13_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_13_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C11[0][B]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.002, 43.303%; route: 1.080, 46.670%; tC2Q: 0.232, 10.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_55_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td>DES_top/dout_55_s0/G</td>
</tr>
<tr>
<td>148.728</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][B]</td>
<td style=" font-weight:bold;">DES_top/dout_55_s0/Q</td>
</tr>
<tr>
<td>149.140</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>n19219_s9/I2</td>
</tr>
<tr>
<td>149.657</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td style=" background: #97FFFF;">n19219_s9/F</td>
</tr>
<tr>
<td>150.341</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>n19219_s8/I0</td>
</tr>
<tr>
<td>150.803</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">n19219_s8/F</td>
</tr>
<tr>
<td>150.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_23_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_23_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.979, 42.434%; route: 1.096, 47.510%; tC2Q: 0.232, 10.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_60_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[1][B]</td>
<td>DES_top/dout_60_s0/G</td>
</tr>
<tr>
<td>148.727</td>
<td>0.231</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R11C12[1][B]</td>
<td style=" font-weight:bold;">DES_top/dout_60_s0/Q</td>
</tr>
<tr>
<td>148.899</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>n19209_s9/I1</td>
</tr>
<tr>
<td>149.416</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" background: #97FFFF;">n19209_s9/F</td>
</tr>
<tr>
<td>150.205</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C23[2][A]</td>
<td>n19209_s8/I0</td>
</tr>
<tr>
<td>150.775</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C23[2][A]</td>
<td style=" background: #97FFFF;">n19209_s8/F</td>
</tr>
<tr>
<td>150.775</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_28_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_28_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C23[2][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.087, 47.690%; route: 0.961, 42.175%; tC2Q: 0.231, 10.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_53_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td>DES_top/dout_53_s0/G</td>
</tr>
<tr>
<td>148.728</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" font-weight:bold;">DES_top/dout_53_s0/Q</td>
</tr>
<tr>
<td>149.140</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>n19223_s9/I2</td>
</tr>
<tr>
<td>149.657</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td style=" background: #97FFFF;">n19223_s9/F</td>
</tr>
<tr>
<td>150.220</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>n19223_s8/I0</td>
</tr>
<tr>
<td>150.769</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">n19223_s8/F</td>
</tr>
<tr>
<td>150.769</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_21_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_21_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.066, 46.897%; route: 0.975, 42.897%; tC2Q: 0.232, 10.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_32_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C11[0][A]</td>
<td>DES_top/dout_32_s0/G</td>
</tr>
<tr>
<td>148.728</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R21C11[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_32_s0/Q</td>
</tr>
<tr>
<td>149.820</td>
<td>1.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C13[3][B]</td>
<td>n19264_s13/I1</td>
</tr>
<tr>
<td>150.191</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C13[3][B]</td>
<td style=" background: #97FFFF;">n19264_s13/F</td>
</tr>
<tr>
<td>150.195</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C13[2][A]</td>
<td>n19264_s12/I2</td>
</tr>
<tr>
<td>150.744</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C13[2][A]</td>
<td style=" background: #97FFFF;">n19264_s12/F</td>
</tr>
<tr>
<td>150.744</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C13[2][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C13[2][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_0_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_0_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C13[2][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.920, 40.923%; route: 1.096, 48.757%; tC2Q: 0.232, 10.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td>DES_top/dout_24_s0/G</td>
</tr>
<tr>
<td>148.728</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" font-weight:bold;">DES_top/dout_24_s0/Q</td>
</tr>
<tr>
<td>149.366</td>
<td>0.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[2][A]</td>
<td>n19217_s11/I0</td>
</tr>
<tr>
<td>149.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[2][A]</td>
<td style=" background: #97FFFF;">n19217_s11/F</td>
</tr>
<tr>
<td>150.337</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>n19217_s8/I2</td>
</tr>
<tr>
<td>150.708</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">n19217_s8/F</td>
</tr>
<tr>
<td>150.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_24_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_24_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.824, 37.241%; route: 1.157, 52.273%; tC2Q: 0.232, 10.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>DES_top/dout_19_s0/G</td>
</tr>
<tr>
<td>148.728</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">DES_top/dout_19_s0/Q</td>
</tr>
<tr>
<td>148.881</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>n19227_s9/I2</td>
</tr>
<tr>
<td>149.436</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">n19227_s9/F</td>
</tr>
<tr>
<td>150.120</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>n19227_s8/I0</td>
</tr>
<tr>
<td>150.690</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">n19227_s8/F</td>
</tr>
<tr>
<td>150.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_19_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_19_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 51.272%; route: 0.837, 38.155%; tC2Q: 0.232, 10.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.348</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_pause1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>189.544</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C26[1][B]</td>
<td>gw2ddrphy_pause1_s0/CLK</td>
</tr>
<tr>
<td>189.776</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R32C26[1][B]</td>
<td style=" font-weight:bold;">gw2ddrphy_pause1_s0/Q</td>
</tr>
<tr>
<td>190.026</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[3][B]</td>
<td>n24927_s0/I1</td>
</tr>
<tr>
<td>190.581</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[3][B]</td>
<td style=" background: #97FFFF;">n24927_s0/F</td>
</tr>
<tr>
<td>192.348</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>187.839</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>190.111</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/PCLK</td>
</tr>
<tr>
<td>190.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS_1</td>
</tr>
<tr>
<td>190.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.749</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 19.794%; route: 2.017, 71.932%; tC2Q: 0.232, 8.274%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.272</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_pause1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>189.544</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C26[1][B]</td>
<td>gw2ddrphy_pause1_s0/CLK</td>
</tr>
<tr>
<td>189.776</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R32C26[1][B]</td>
<td style=" font-weight:bold;">gw2ddrphy_pause1_s0/Q</td>
</tr>
<tr>
<td>190.026</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][A]</td>
<td>n24832_s0/I1</td>
</tr>
<tr>
<td>190.581</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][A]</td>
<td style=" background: #97FFFF;">n24832_s0/F</td>
</tr>
<tr>
<td>192.272</td>
<td>1.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C12</td>
<td style=" font-weight:bold;">DQS/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>187.839</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>190.111</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C12</td>
<td>DQS/PCLK</td>
</tr>
<tr>
<td>190.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS</td>
</tr>
<tr>
<td>190.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C12</td>
<td>DQS</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.749</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 20.350%; route: 1.940, 71.143%; tC2Q: 0.232, 8.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/L_dat_20_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][B]</td>
<td>DES_top/mux_inst/L_dat_20_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C5[0][B]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/L_dat_20_s1/Q</td>
</tr>
<tr>
<td>127.314</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.341</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td>DES_top/dout_29_s0/G</td>
</tr>
<tr>
<td>127.376</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_29_s0</td>
</tr>
<tr>
<td>127.387</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C4[0][A]</td>
<td>DES_top/dout_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.050</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/R_dat_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_48_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C3[0][A]</td>
<td>DES_top/mux_inst/R_dat_1_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R25C3[0][A]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/R_dat_1_s1/Q</td>
</tr>
<tr>
<td>127.436</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_48_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.341</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[0][A]</td>
<td>DES_top/dout_48_s0/G</td>
</tr>
<tr>
<td>127.376</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_48_s0</td>
</tr>
<tr>
<td>127.387</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C7[0][A]</td>
<td>DES_top/dout_48_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.384, 65.506%; tC2Q: 0.202, 34.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/R_dat_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>DES_top/mux_inst/R_dat_5_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C10[2][B]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/R_dat_5_s1/Q</td>
</tr>
<tr>
<td>127.441</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.341</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>DES_top/dout_16_s0/G</td>
</tr>
<tr>
<td>127.376</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_16_s0</td>
</tr>
<tr>
<td>127.387</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>DES_top/dout_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 65.809%; tC2Q: 0.202, 34.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/R_dat_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_52_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C4[0][B]</td>
<td>DES_top/mux_inst/R_dat_17_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R12C4[0][B]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/R_dat_17_s1/Q</td>
</tr>
<tr>
<td>127.456</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][B]</td>
<td style=" font-weight:bold;">DES_top/dout_52_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.341</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[0][B]</td>
<td>DES_top/dout_52_s0/G</td>
</tr>
<tr>
<td>127.376</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_52_s0</td>
</tr>
<tr>
<td>127.387</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C11[0][B]</td>
<td>DES_top/dout_52_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.403, 66.630%; tC2Q: 0.202, 33.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/L_dat_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C4[1][A]</td>
<td>DES_top/mux_inst/L_dat_6_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C4[1][A]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/L_dat_6_s1/Q</td>
</tr>
<tr>
<td>127.533</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.341</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[0][A]</td>
<td>DES_top/dout_9_s0/G</td>
</tr>
<tr>
<td>127.376</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_9_s0</td>
</tr>
<tr>
<td>127.387</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C6[0][A]</td>
<td>DES_top/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.480, 70.391%; tC2Q: 0.202, 29.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.534</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/L_dat_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_41_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>DES_top/mux_inst/L_dat_2_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C13[0][A]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/L_dat_2_s1/Q</td>
</tr>
<tr>
<td>127.534</td>
<td>0.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" font-weight:bold;">DES_top/dout_41_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.341</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>DES_top/dout_41_s0/G</td>
</tr>
<tr>
<td>127.376</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_41_s0</td>
</tr>
<tr>
<td>127.387</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>DES_top/dout_41_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.481, 70.444%; tC2Q: 0.202, 29.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/L_dat_22_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>DES_top/mux_inst/L_dat_22_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C10[1][B]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/L_dat_22_s1/Q</td>
</tr>
<tr>
<td>127.549</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.341</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>DES_top/dout_13_s0/G</td>
</tr>
<tr>
<td>127.376</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_13_s0</td>
</tr>
<tr>
<td>127.387</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>DES_top/dout_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.497, 71.085%; tC2Q: 0.202, 28.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/L_dat_21_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td>DES_top/mux_inst/L_dat_21_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C10[1][B]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/L_dat_21_s1/Q</td>
</tr>
<tr>
<td>127.549</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.341</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>DES_top/dout_21_s0/G</td>
</tr>
<tr>
<td>127.376</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_21_s0</td>
</tr>
<tr>
<td>127.387</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>DES_top/dout_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.497, 71.085%; tC2Q: 0.202, 28.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/L_dat_26_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_47_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[0][B]</td>
<td>DES_top/mux_inst/L_dat_26_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C6[0][B]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/L_dat_26_s1/Q</td>
</tr>
<tr>
<td>127.549</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[0][B]</td>
<td style=" font-weight:bold;">DES_top/dout_47_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.341</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[0][B]</td>
<td>DES_top/dout_47_s0/G</td>
</tr>
<tr>
<td>127.376</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_47_s0</td>
</tr>
<tr>
<td>127.387</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C6[0][B]</td>
<td>DES_top/dout_47_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.497, 71.085%; tC2Q: 0.202, 28.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/R_dat_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_50_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C8[0][A]</td>
<td>DES_top/mux_inst/R_dat_9_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C8[0][A]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/R_dat_9_s1/Q</td>
</tr>
<tr>
<td>127.550</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[0][B]</td>
<td style=" font-weight:bold;">DES_top/dout_50_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.341</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[0][B]</td>
<td>DES_top/dout_50_s0/G</td>
</tr>
<tr>
<td>127.376</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_50_s0</td>
</tr>
<tr>
<td>127.387</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C7[0][B]</td>
<td>DES_top/dout_50_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.498, 71.136%; tC2Q: 0.202, 28.864%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.552</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/R_dat_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_32_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C12[0][A]</td>
<td>DES_top/mux_inst/R_dat_3_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R20C12[0][A]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/R_dat_3_s1/Q</td>
</tr>
<tr>
<td>127.552</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C11[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_32_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.341</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C11[0][A]</td>
<td>DES_top/dout_32_s0/G</td>
</tr>
<tr>
<td>127.376</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_32_s0</td>
</tr>
<tr>
<td>127.387</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C11[0][A]</td>
<td>DES_top/dout_32_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.499, 71.186%; tC2Q: 0.202, 28.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.175</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/L_dat_28_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>DES_top/mux_inst/L_dat_28_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C9[0][A]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/L_dat_28_s1/Q</td>
</tr>
<tr>
<td>127.561</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" font-weight:bold;">DES_top/dout_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.341</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>DES_top/dout_31_s0/G</td>
</tr>
<tr>
<td>127.376</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_31_s0</td>
</tr>
<tr>
<td>127.387</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>DES_top/dout_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.509, 71.577%; tC2Q: 0.202, 28.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/L_dat_16_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_61_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>DES_top/mux_inst/L_dat_16_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/L_dat_16_s1/Q</td>
</tr>
<tr>
<td>127.562</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C12[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_61_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.341</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[0][A]</td>
<td>DES_top/dout_61_s0/G</td>
</tr>
<tr>
<td>127.376</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_61_s0</td>
</tr>
<tr>
<td>127.387</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C12[0][A]</td>
<td>DES_top/dout_61_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.510, 71.618%; tC2Q: 0.202, 28.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/R_dat_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>DES_top/mux_inst/R_dat_4_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C5[0][A]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/R_dat_4_s1/Q</td>
</tr>
<tr>
<td>127.562</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" font-weight:bold;">DES_top/dout_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.341</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td>DES_top/dout_24_s0/G</td>
</tr>
<tr>
<td>127.376</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_24_s0</td>
</tr>
<tr>
<td>127.387</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C11[2][B]</td>
<td>DES_top/dout_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.510, 71.626%; tC2Q: 0.202, 28.374%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/R_dat_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>DES_top/mux_inst/R_dat_6_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R12C5[0][A]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/R_dat_6_s1/Q</td>
</tr>
<tr>
<td>127.564</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][B]</td>
<td style=" font-weight:bold;">DES_top/dout_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.341</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][B]</td>
<td>DES_top/dout_8_s0/G</td>
</tr>
<tr>
<td>127.376</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_8_s0</td>
</tr>
<tr>
<td>127.387</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C6[1][B]</td>
<td>DES_top/dout_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.511, 71.675%; tC2Q: 0.202, 28.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/R_dat_27_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_38_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>DES_top/mux_inst/R_dat_27_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/R_dat_27_s1/Q</td>
</tr>
<tr>
<td>127.565</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">DES_top/dout_38_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.341</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>DES_top/dout_38_s0/G</td>
</tr>
<tr>
<td>127.376</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_38_s0</td>
</tr>
<tr>
<td>127.387</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>DES_top/dout_38_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.512, 71.723%; tC2Q: 0.202, 28.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/L_dat_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C5[0][A]</td>
<td>DES_top/mux_inst/L_dat_15_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C5[0][A]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/L_dat_15_s1/Q</td>
</tr>
<tr>
<td>127.576</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td style=" font-weight:bold;">DES_top/dout_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.341</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>DES_top/dout_3_s0/G</td>
</tr>
<tr>
<td>127.376</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_3_s0</td>
</tr>
<tr>
<td>127.387</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>DES_top/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.524, 72.171%; tC2Q: 0.202, 27.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/R_dat_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td>DES_top/mux_inst/R_dat_14_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C5[0][B]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/R_dat_14_s1/Q</td>
</tr>
<tr>
<td>127.578</td>
<td>0.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[1][B]</td>
<td style=" font-weight:bold;">DES_top/dout_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.341</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[1][B]</td>
<td>DES_top/dout_10_s0/G</td>
</tr>
<tr>
<td>127.376</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_10_s0</td>
</tr>
<tr>
<td>127.387</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C5[1][B]</td>
<td>DES_top/dout_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.525, 72.218%; tC2Q: 0.202, 27.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.664</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/R_dat_26_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_46_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td>DES_top/mux_inst/R_dat_26_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R13C6[1][B]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/R_dat_26_s1/Q</td>
</tr>
<tr>
<td>127.664</td>
<td>0.612</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_46_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.341</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>DES_top/dout_46_s0/G</td>
</tr>
<tr>
<td>127.376</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_46_s0</td>
</tr>
<tr>
<td>127.387</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>DES_top/dout_46_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.612, 75.173%; tC2Q: 0.202, 24.827%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/L_dat_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>DES_top/mux_inst/L_dat_5_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C10[1][A]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/L_dat_5_s1/Q</td>
</tr>
<tr>
<td>127.671</td>
<td>0.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.341</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>DES_top/dout_17_s0/G</td>
</tr>
<tr>
<td>127.376</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_17_s0</td>
</tr>
<tr>
<td>127.387</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>DES_top/dout_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.619, 75.384%; tC2Q: 0.202, 24.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/L_dat_27_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_39_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>DES_top/mux_inst/L_dat_27_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/L_dat_27_s1/Q</td>
</tr>
<tr>
<td>127.671</td>
<td>0.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" font-weight:bold;">DES_top/dout_39_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.341</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>DES_top/dout_39_s0/G</td>
</tr>
<tr>
<td>127.376</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_39_s0</td>
</tr>
<tr>
<td>127.387</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C9[2][A]</td>
<td>DES_top/dout_39_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.619, 75.384%; tC2Q: 0.202, 24.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/L_dat_18_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_45_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[0][B]</td>
<td>DES_top/mux_inst/L_dat_18_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C6[0][B]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/L_dat_18_s1/Q</td>
</tr>
<tr>
<td>127.671</td>
<td>0.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" font-weight:bold;">DES_top/dout_45_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.341</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>DES_top/dout_45_s0/G</td>
</tr>
<tr>
<td>127.376</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_45_s0</td>
</tr>
<tr>
<td>127.387</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>DES_top/dout_45_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.619, 75.384%; tC2Q: 0.202, 24.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/L_dat_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_53_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[2][A]</td>
<td>DES_top/mux_inst/L_dat_17_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C4[2][A]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/L_dat_17_s1/Q</td>
</tr>
<tr>
<td>127.671</td>
<td>0.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" font-weight:bold;">DES_top/dout_53_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.341</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td>DES_top/dout_53_s0/G</td>
</tr>
<tr>
<td>127.376</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_53_s0</td>
</tr>
<tr>
<td>127.387</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C7[1][B]</td>
<td>DES_top/dout_53_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.619, 75.384%; tC2Q: 0.202, 24.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/L_dat_30_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[2][A]</td>
<td>DES_top/mux_inst/L_dat_30_s1/CLK</td>
</tr>
<tr>
<td>127.051</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C7[2][A]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/L_dat_30_s1/Q</td>
</tr>
<tr>
<td>127.671</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.341</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[0][A]</td>
<td>DES_top/dout_15_s0/G</td>
</tr>
<tr>
<td>127.376</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_15_s0</td>
</tr>
<tr>
<td>127.387</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C7[0][A]</td>
<td>DES_top/dout_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.620, 75.513%; tC2Q: 0.201, 24.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/R_dat_30_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>DES_top/mux_inst/R_dat_30_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C7[0][A]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/R_dat_30_s1/Q</td>
</tr>
<tr>
<td>127.672</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" font-weight:bold;">DES_top/dout_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.341</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td>DES_top/dout_14_s0/G</td>
</tr>
<tr>
<td>127.376</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_14_s0</td>
</tr>
<tr>
<td>127.387</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C9[1][B]</td>
<td>DES_top/dout_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.620, 75.421%; tC2Q: 0.202, 24.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_reset1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>189.544</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][A]</td>
<td>gw2ddrphy_reset1_s0/CLK</td>
</tr>
<tr>
<td>189.776</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C24[1][A]</td>
<td style=" font-weight:bold;">gw2ddrphy_reset1_s0/Q</td>
</tr>
<tr>
<td>191.465</td>
<td>1.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>n26516_s0/I2</td>
</tr>
<tr>
<td>192.020</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">n26516_s0/F</td>
</tr>
<tr>
<td>193.788</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C43[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>187.839</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>190.111</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>190.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFP_3</td>
</tr>
<tr>
<td>190.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C43[1][A]</td>
<td>DFFP_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.749</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.080%; route: 3.456, 81.453%; tC2Q: 0.232, 5.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_reset1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFP_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>189.544</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][A]</td>
<td>gw2ddrphy_reset1_s0/CLK</td>
</tr>
<tr>
<td>189.776</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C24[1][A]</td>
<td style=" font-weight:bold;">gw2ddrphy_reset1_s0/Q</td>
</tr>
<tr>
<td>191.465</td>
<td>1.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>n26516_s0/I2</td>
</tr>
<tr>
<td>192.020</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">n26516_s0/F</td>
</tr>
<tr>
<td>193.788</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C43[1][B]</td>
<td style=" font-weight:bold;">DFFP_2/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>187.839</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>190.111</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[1][B]</td>
<td>DFFP_2/CLK</td>
</tr>
<tr>
<td>190.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFP_2</td>
</tr>
<tr>
<td>190.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C43[1][B]</td>
<td>DFFP_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.749</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.080%; route: 3.456, 81.453%; tC2Q: 0.232, 5.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>265.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>264.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_reset1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLKDIV</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>261.347</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>263.618</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][A]</td>
<td>gw2ddrphy_reset1_s0/CLK</td>
</tr>
<tr>
<td>263.850</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C24[1][A]</td>
<td style=" font-weight:bold;">gw2ddrphy_reset1_s0/Q</td>
</tr>
<tr>
<td>264.026</td>
<td>0.176</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>n24341_s2/I0</td>
</tr>
<tr>
<td>264.596</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" background: #97FFFF;">n24341_s2/F</td>
</tr>
<tr>
<td>265.783</td>
<td>1.187</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BOTTOMSIDE[0]</td>
<td style=" font-weight:bold;">CLKDIV/RESETN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.416</td>
<td>260.416</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.416</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>264.248</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>264.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>264.430</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>264.817</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/HCLKIN</td>
</tr>
<tr>
<td>264.782</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV</td>
</tr>
<tr>
<td>264.752</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.157</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 26.329%; route: 1.363, 62.954%; tC2Q: 0.232, 10.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 32.023%; route: 0.386, 67.977%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R27C24[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.337</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C8[2][A]</td>
<td style=" font-weight:bold;">DES_top/dout_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C8[2][A]</td>
<td>DES_top/dout_0_s0/G</td>
</tr>
<tr>
<td>108.461</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_0_s0</td>
</tr>
<tr>
<td>108.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C8[2][A]</td>
<td>DES_top/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R27C24[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.337</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" font-weight:bold;">DES_top/dout_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>DES_top/dout_1_s0/G</td>
</tr>
<tr>
<td>108.461</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_1_s0</td>
</tr>
<tr>
<td>108.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>DES_top/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R27C24[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.337</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td style=" font-weight:bold;">DES_top/dout_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>DES_top/dout_2_s0/G</td>
</tr>
<tr>
<td>108.461</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_2_s0</td>
</tr>
<tr>
<td>108.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>DES_top/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R27C24[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.337</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td style=" font-weight:bold;">DES_top/dout_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>DES_top/dout_3_s0/G</td>
</tr>
<tr>
<td>108.461</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_3_s0</td>
</tr>
<tr>
<td>108.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>DES_top/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R27C24[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.337</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td style=" font-weight:bold;">DES_top/dout_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>DES_top/dout_4_s0/G</td>
</tr>
<tr>
<td>108.461</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_4_s0</td>
</tr>
<tr>
<td>108.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>DES_top/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R27C24[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.337</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>DES_top/dout_5_s0/G</td>
</tr>
<tr>
<td>108.461</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_5_s0</td>
</tr>
<tr>
<td>108.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>DES_top/dout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R27C24[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.337</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" font-weight:bold;">DES_top/dout_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td>DES_top/dout_6_s0/G</td>
</tr>
<tr>
<td>108.461</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_6_s0</td>
</tr>
<tr>
<td>108.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C9[0][B]</td>
<td>DES_top/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R27C24[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.337</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">DES_top/dout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>DES_top/dout_7_s0/G</td>
</tr>
<tr>
<td>108.461</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_7_s0</td>
</tr>
<tr>
<td>108.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>DES_top/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R27C24[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.337</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][B]</td>
<td style=" font-weight:bold;">DES_top/dout_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][B]</td>
<td>DES_top/dout_8_s0/G</td>
</tr>
<tr>
<td>108.461</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_8_s0</td>
</tr>
<tr>
<td>108.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C6[1][B]</td>
<td>DES_top/dout_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R27C24[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.337</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[0][A]</td>
<td>DES_top/dout_9_s0/G</td>
</tr>
<tr>
<td>108.461</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_9_s0</td>
</tr>
<tr>
<td>108.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C6[0][A]</td>
<td>DES_top/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R27C24[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.337</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[1][B]</td>
<td style=" font-weight:bold;">DES_top/dout_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[1][B]</td>
<td>DES_top/dout_10_s0/G</td>
</tr>
<tr>
<td>108.461</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_10_s0</td>
</tr>
<tr>
<td>108.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C5[1][B]</td>
<td>DES_top/dout_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R27C24[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.337</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>DES_top/dout_11_s0/G</td>
</tr>
<tr>
<td>108.461</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_11_s0</td>
</tr>
<tr>
<td>108.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>DES_top/dout_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R27C24[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.337</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>DES_top/dout_12_s0/G</td>
</tr>
<tr>
<td>108.461</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_12_s0</td>
</tr>
<tr>
<td>108.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>DES_top/dout_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R27C24[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.337</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>DES_top/dout_13_s0/G</td>
</tr>
<tr>
<td>108.461</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_13_s0</td>
</tr>
<tr>
<td>108.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>DES_top/dout_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R27C24[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.337</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" font-weight:bold;">DES_top/dout_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td>DES_top/dout_14_s0/G</td>
</tr>
<tr>
<td>108.461</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_14_s0</td>
</tr>
<tr>
<td>108.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C9[1][B]</td>
<td>DES_top/dout_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R27C24[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.337</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[0][A]</td>
<td>DES_top/dout_15_s0/G</td>
</tr>
<tr>
<td>108.461</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_15_s0</td>
</tr>
<tr>
<td>108.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C7[0][A]</td>
<td>DES_top/dout_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R27C24[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.337</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>DES_top/dout_16_s0/G</td>
</tr>
<tr>
<td>108.461</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_16_s0</td>
</tr>
<tr>
<td>108.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>DES_top/dout_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R27C24[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.337</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>DES_top/dout_17_s0/G</td>
</tr>
<tr>
<td>108.461</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_17_s0</td>
</tr>
<tr>
<td>108.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>DES_top/dout_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R27C24[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.337</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" font-weight:bold;">DES_top/dout_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>DES_top/dout_18_s0/G</td>
</tr>
<tr>
<td>108.461</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_18_s0</td>
</tr>
<tr>
<td>108.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>DES_top/dout_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R27C24[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.337</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">DES_top/dout_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>DES_top/dout_19_s0/G</td>
</tr>
<tr>
<td>108.461</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_19_s0</td>
</tr>
<tr>
<td>108.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>DES_top/dout_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R27C24[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.337</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>DES_top/dout_20_s0/G</td>
</tr>
<tr>
<td>108.461</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_20_s0</td>
</tr>
<tr>
<td>108.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>DES_top/dout_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R27C24[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.337</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R11C7[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>DES_top/dout_21_s0/G</td>
</tr>
<tr>
<td>108.461</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_21_s0</td>
</tr>
<tr>
<td>108.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>DES_top/dout_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.885</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1486</td>
<td>R30C43[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_19/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1486</td>
<td>R30C43[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB44[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_18/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1486</td>
<td>R30C43[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB32[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_17/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1486</td>
<td>R30C43[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB45[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_16/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1486</td>
<td>R30C43[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB38[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1486</td>
<td>R30C43[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB41[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_14/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1486</td>
<td>R30C43[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB39[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_13/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB39[A]</td>
<td>OSER4_MEM_13/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_13</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB39[A]</td>
<td>OSER4_MEM_13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1486</td>
<td>R30C43[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_19/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td>4.269</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1486</td>
<td>R30C43[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB44[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_18/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td>4.269</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1486</td>
<td>R30C43[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB32[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_17/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td>4.269</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1486</td>
<td>R30C43[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB45[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_16/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td>4.269</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1486</td>
<td>R30C43[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB38[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td>4.269</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1486</td>
<td>R30C43[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB41[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_14/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td>4.269</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1486</td>
<td>R30C43[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_19/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19/PCLK</td>
</tr>
<tr>
<td>2.004</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1486</td>
<td>R30C43[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB44[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_18/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18/PCLK</td>
</tr>
<tr>
<td>2.004</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1486</td>
<td>R30C43[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB32[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_17/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17/PCLK</td>
</tr>
<tr>
<td>2.004</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1486</td>
<td>R30C43[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB45[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_16/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16/PCLK</td>
</tr>
<tr>
<td>2.004</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1486</td>
<td>R30C43[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB38[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15/PCLK</td>
</tr>
<tr>
<td>2.004</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1486</td>
<td>R30C43[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB41[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_14/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14/PCLK</td>
</tr>
<tr>
<td>2.004</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1486</td>
<td>R30C43[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_19/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.208</td>
<td>-5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.376</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>-1.376</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>-1.214</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>-1.116</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>-0.727</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>-0.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19/TCLK</td>
</tr>
<tr>
<td>-0.692</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td>-0.541</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1486</td>
<td>R30C43[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB44[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_18/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.208</td>
<td>-5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.376</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>-1.376</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>-1.214</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>-1.116</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>-0.727</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>-0.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18/TCLK</td>
</tr>
<tr>
<td>-0.692</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td>-0.541</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1486</td>
<td>R30C43[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB32[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_17/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.208</td>
<td>-5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.376</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>-1.376</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>-1.214</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>-1.116</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>-0.727</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>-0.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17/TCLK</td>
</tr>
<tr>
<td>-0.692</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td>-0.541</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1486</td>
<td>R30C43[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB45[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_16/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.208</td>
<td>-5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.376</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>-1.376</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>-1.214</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>-1.116</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>-0.727</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>-0.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16/TCLK</td>
</tr>
<tr>
<td>-0.692</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td>-0.541</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1486</td>
<td>R30C43[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB38[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.208</td>
<td>-5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.376</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>-1.376</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>-1.214</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>-1.116</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>-0.727</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>-0.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15/TCLK</td>
</tr>
<tr>
<td>-0.692</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td>-0.541</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4102</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1486</td>
<td>R30C43[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB41[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_14/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.208</td>
<td>-5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.376</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>-1.376</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>-1.214</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>-1.116</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>-0.727</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>-0.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14/TCLK</td>
</tr>
<tr>
<td>-0.692</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td>-0.541</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DFFP_2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>13.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>DFFP_2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>22.684</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>DFFP_2/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>13.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>count_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>22.684</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>count_9_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>13.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>count_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>22.684</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>count_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>basesoc_bus_errors_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>13.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>basesoc_bus_errors_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>22.684</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>basesoc_bus_errors_29_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>basesoc_bus_errors_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>13.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>basesoc_bus_errors_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>22.684</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>basesoc_bus_errors_27_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>basesoc_bus_errors_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>13.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>basesoc_bus_errors_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>22.684</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>basesoc_bus_errors_26_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>basesoc_rx_phase_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>13.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>basesoc_rx_phase_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>22.684</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>basesoc_rx_phase_27_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw2ddrphy_dq_o_data_d1_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>13.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>gw2ddrphy_dq_o_data_d1_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>22.684</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>gw2ddrphy_dq_o_data_d1_7_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw2ddrphy_bitslip9_r_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>13.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>gw2ddrphy_bitslip9_r_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>22.684</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>gw2ddrphy_bitslip9_r_4_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>new_master_rdata_valid6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>13.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>new_master_rdata_valid6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>22.684</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>new_master_rdata_valid6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>4102</td>
<td>sys_clk</td>
<td>-0.610</td>
<td>2.274</td>
</tr>
<tr>
<td>1486</td>
<td>sys_rst</td>
<td>1.742</td>
<td>4.251</td>
</tr>
<tr>
<td>384</td>
<td>sram_adr0[10]</td>
<td>14.754</td>
<td>1.506</td>
</tr>
<tr>
<td>305</td>
<td>sdram_storage[0]</td>
<td>13.952</td>
<td>2.662</td>
</tr>
<tr>
<td>293</td>
<td>n19216_6</td>
<td>3.048</td>
<td>1.773</td>
</tr>
<tr>
<td>236</td>
<td>comb_rhs_array_muxed0[3]</td>
<td>11.502</td>
<td>6.468</td>
</tr>
<tr>
<td>236</td>
<td>comb_rhs_array_muxed0[4]</td>
<td>11.519</td>
<td>5.700</td>
</tr>
<tr>
<td>236</td>
<td>comb_rhs_array_muxed0[5]</td>
<td>9.041</td>
<td>8.172</td>
</tr>
<tr>
<td>236</td>
<td>comb_rhs_array_muxed0[2]</td>
<td>12.500</td>
<td>5.077</td>
</tr>
<tr>
<td>192</td>
<td>sram_adr0[2]</td>
<td>9.098</td>
<td>5.780</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R11C47</td>
<td>93.06%</td>
</tr>
<tr>
<td>R21C19</td>
<td>93.06%</td>
</tr>
<tr>
<td>R5C17</td>
<td>91.67%</td>
</tr>
<tr>
<td>R22C19</td>
<td>91.67%</td>
</tr>
<tr>
<td>R20C27</td>
<td>91.67%</td>
</tr>
<tr>
<td>R17C10</td>
<td>90.28%</td>
</tr>
<tr>
<td>R30C21</td>
<td>90.28%</td>
</tr>
<tr>
<td>R30C28</td>
<td>90.28%</td>
</tr>
<tr>
<td>R17C19</td>
<td>88.89%</td>
</tr>
<tr>
<td>R18C29</td>
<td>88.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk27 -period 37.037 [get_ports {clk27}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
