
---------- Begin Simulation Statistics ----------
final_tick                                 7907118500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 101225                       # Simulator instruction rate (inst/s)
host_mem_usage                                 880652                       # Number of bytes of host memory used
host_op_rate                                   213128                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    98.79                       # Real time elapsed on the host
host_tick_rate                               80039439                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      21054980                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007907                       # Number of seconds simulated
sim_ticks                                  7907118500                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           7                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  47                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 13                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          7                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemWrite                       7     33.33%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                    65                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        43740                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         87785                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           41                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       147735                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      3137748                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1729843                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1954150                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       224307                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         3453481                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          158257                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        68474                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          12664710                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          6413649                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       149046                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2422129                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1192917                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          365                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      5614421                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       21054959                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     13826816                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.522763                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.479671                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      8326772     60.22%     60.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1283874      9.29%     69.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       823871      5.96%     75.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1010701      7.31%     82.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       730356      5.28%     88.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       238462      1.72%     89.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       104871      0.76%     90.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       114992      0.83%     91.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1192917      8.63%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     13826816                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4621439                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       112444                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16966305                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2194240                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       559512      2.66%      2.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     14146925     67.19%     69.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        48504      0.23%     70.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv         2246      0.01%     70.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       628858      2.99%     73.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     73.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          480      0.00%     73.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     73.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     73.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     73.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     73.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     73.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           54      0.00%     73.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     73.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       235759      1.12%     74.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp         4992      0.02%     74.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt        21640      0.10%     74.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       254845      1.21%     75.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           22      0.00%     75.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       656958      3.12%     78.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       476252      2.26%     80.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        45450      0.22%     81.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     81.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       444463      2.11%     83.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     83.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     83.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     83.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     83.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     83.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     83.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     83.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     83.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     83.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     83.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1394522      6.62%     89.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1143487      5.43%     95.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       799718      3.80%     99.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       190272      0.90%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     21054959                       # Class of committed instruction
system.switch_cpus.commit.refs                3527999                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              21054959                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.581422                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.581422                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       3553908                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       28177630                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          6708071                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           3731128                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         149483                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        478654                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             2594464                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  2363                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1403234                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1618                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             3453481                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1920174                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               7293439                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         73015                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          318                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               13918092                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles         1483                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles         8865                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          298966                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.218378                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      7167651                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1888100                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.880100                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     14621246                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.030679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.250108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          9982627     68.27%     68.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           258739      1.77%     70.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           206029      1.41%     71.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           360741      2.47%     73.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           179333      1.23%     75.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           353372      2.42%     77.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           300983      2.06%     79.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           187422      1.28%     80.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2792000     19.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     14621246                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8356508                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4863676                       # number of floating regfile writes
system.switch_cpus.idleCycles                 1192970                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       177750                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2640702                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.532330                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4011762                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1401696                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1579672                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       2885915                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1334                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        10034                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1615245                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     26670212                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       2610066                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       259144                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      24232600                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          25246                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         15978                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         149483                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         53442                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         5925                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       188604                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          350                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          318                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1765                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       691668                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       281474                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          318                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       133511                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        44239                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28283329                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              24086493                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.587015                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          16602749                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.523091                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               24133993                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         27528067                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        14905296                       # number of integer regfile writes
system.switch_cpus.ipc                       0.632342                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.632342                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       633493      2.59%      2.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16546914     67.56%     70.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        50646      0.21%     70.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          2420      0.01%     70.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       788832      3.22%     73.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     73.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          848      0.00%     73.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     73.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     73.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     73.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     73.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     73.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           67      0.00%     73.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     73.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       294887      1.20%     74.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp         4994      0.02%     74.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        24000      0.10%     74.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       281800      1.15%     76.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     76.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     76.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           52      0.00%     76.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     76.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     76.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       740344      3.02%     79.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       539266      2.20%     81.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        49056      0.20%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       468909      1.91%     83.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     83.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     83.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     83.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     83.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     83.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     83.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     83.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     83.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     83.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     83.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1685417      6.88%     90.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1214113      4.96%     95.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       964397      3.94%     99.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       201294      0.82%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       24491749                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         5495490                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     10977430                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      5377047                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      7485764                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              200805                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.008199                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          180508     89.89%     89.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     89.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     89.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd            37      0.02%     89.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     89.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     89.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     89.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     89.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     89.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     89.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     89.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     89.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     89.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu           3313      1.65%     91.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     91.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3967      1.98%     93.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          2670      1.33%     94.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     94.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     94.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            6      0.00%     94.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     94.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     94.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     94.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd          601      0.30%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     95.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt         1192      0.59%     95.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv          154      0.08%     95.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     95.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult           37      0.02%     95.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead           3875      1.93%     97.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          2437      1.21%     99.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         1966      0.98%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           42      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       18563571                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     52847257                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     18709446                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     24799878                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           26667023                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          24491749                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3189                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      5615154                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        19143                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         2824                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      8304080                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     14621246                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.675079                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.171482                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      7326474     50.11%     50.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1585592     10.84%     60.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1386527      9.48%     70.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1067439      7.30%     77.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1352335      9.25%     86.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       654453      4.48%     91.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       703246      4.81%     96.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       331735      2.27%     98.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       213445      1.46%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     14621246                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.548717                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1921584                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                  1609                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       181772                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        41076                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      2885915                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1615245                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         9185275                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            271                       # number of misc regfile writes
system.switch_cpus.numCycles                 15814216                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         2520499                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      22939769                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         522477                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          6898135                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents           8994                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         64751                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      68019256                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       27594896                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     29928097                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           3978903                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         393984                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         149483                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       1061737                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          6988214                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     10134804                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     32277931                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        12488                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          440                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           2108668                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts          389                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             39300718                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            54136439                       # The number of ROB writes
system.switch_cpus.timesIdled                  114044                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       462550                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        12445                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       925228                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          12445                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              37808                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         7516                       # Transaction distribution
system.membus.trans_dist::CleanEvict            36224                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6237                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6237                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         37808                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       131830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       131830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 131830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3299904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      3299904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3299904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             44045                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   44045    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               44045                       # Request fanout histogram
system.membus.reqLayer2.occupancy           129283500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          233861250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7907118500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7907118500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7907118500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   7907118500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            440717                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        41512                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       260917                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          212484                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            21961                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           21961                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        260981                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       179736                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       782878                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       605027                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1387905                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     33401408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     15084352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               48485760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           52364                       # Total snoops (count)
system.tol2bus.snoopTraffic                    481088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           515041                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.024171                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.153580                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 502592     97.58%     97.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12449      2.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             515041                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          757525500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         302646794                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         391906123                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7907118500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst       252481                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       166149                       # number of demand (read+write) hits
system.l2.demand_hits::total                   418630                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst       252481                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       166149                       # number of overall hits
system.l2.overall_hits::total                  418630                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         8497                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        35547                       # number of demand (read+write) misses
system.l2.demand_misses::total                  44047                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         8497                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        35547                       # number of overall misses
system.l2.overall_misses::total                 44047                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    705581000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   2755697500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3461278500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    705581000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   2755697500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3461278500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst       260978                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       201696                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               462677                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       260978                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       201696                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              462677                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.032558                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.176240                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.095200                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.032558                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.176240                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.095200                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83038.837237                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 77522.646074                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78581.481145                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83038.837237                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 77522.646074                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78581.481145                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                7516                       # number of writebacks
system.l2.writebacks::total                      7516                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         8496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        35546                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             44042                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         8496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        35546                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            44042                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    620524500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   2400177000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3020701500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    620524500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   2400177000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3020701500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.032554                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.176236                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.095190                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.032554                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.176236                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.095190                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73037.252825                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 67523.124965                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68586.837564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73037.252825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 67523.124965                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68586.837564                       # average overall mshr miss latency
system.l2.replacements                          52363                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        33996                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            33996                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        33996                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        33996                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       260915                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           260915                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       260915                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       260915                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3821                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3821                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        15724                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 15724                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         6236                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6237                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    377807000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     377807000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        21960                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             21961                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.283971                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.284003                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 60584.830019                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 60575.116242                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         6236                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6236                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    315447000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    315447000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.283971                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.283958                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 50584.830019                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 50584.830019                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       252481                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             252481                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         8497                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             8499                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    705581000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    705581000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       260978                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         260980                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.032558                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.032566                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83038.837237                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83019.296388                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         8496                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         8496                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    620524500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    620524500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.032554                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.032554                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73037.252825                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73037.252825                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       150425                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            150425                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        29311                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           29311                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   2377890500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2377890500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       179736                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        179736                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.163078                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.163078                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81126.215414                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81126.215414                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        29310                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        29310                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   2084730000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2084730000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.163073                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.163073                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71126.919140                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71126.919140                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7907118500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   255.836697                       # Cycle average of tags in use
system.l2.tags.total_refs                      840204                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     52363                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.045758                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                       500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      44.396345                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.002859                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000871                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    35.345177                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   176.091445                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.173423                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.138067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.687857                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999362                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7454403                       # Number of tag accesses
system.l2.tags.data_accesses                  7454403                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7907118500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       543744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      2274944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2818880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       543744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        543872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       481024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          481024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         8496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        35546                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               44045                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         7516                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               7516                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             16188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              8094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     68766391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    287708348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             356499020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        16188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     68766391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         68782579                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       60834298                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             60834298                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       60834298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            16188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             8094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     68766391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    287708348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            417333318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4939.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      8496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     31802.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001339039500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          284                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          284                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               89114                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4647                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       44042                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       7516                       # Number of write requests accepted
system.mem_ctrls.readBursts                     44042                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     7516                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3744                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2577                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              314                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    490305000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  201490000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1245892500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12166.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30916.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    26240                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4217                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 44042                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 7516                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   30776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14756                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    196.037951                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   129.288485                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   222.290389                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7210     48.86%     48.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3835     25.99%     74.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1545     10.47%     85.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          742      5.03%     90.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          374      2.53%     92.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          272      1.84%     94.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          225      1.52%     96.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          150      1.02%     97.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          403      2.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14756                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          284                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     141.880282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     90.621824                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    133.554689                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             89     31.34%     31.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           92     32.39%     63.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           31     10.92%     74.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           14      4.93%     79.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           23      8.10%     87.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           21      7.39%     95.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            8      2.82%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            4      1.41%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.35%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           284                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          284                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.330986                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.298497                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.058179                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              101     35.56%     35.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      3.87%     39.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              152     53.52%     92.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               17      5.99%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      1.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           284                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2579072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  239616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  315008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2818688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               481024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       326.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        39.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    356.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     60.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7906202000                       # Total gap between requests
system.mem_ctrls.avgGap                     153345.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       543744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      2035328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       315008                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 68766390.689604565501                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 257404514.678767025471                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 39838532.835950292647                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         8496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        35546                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         7516                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst    270439750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    975452750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 191411436000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31831.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     27441.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25467194.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             56441700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             29984295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           183683640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            7130520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     623859600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3488622300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         98542080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4488264135                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        567.623229                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    228165500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    263900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7415042500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             48966120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             26014725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           104044080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           18562320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     623859600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3197339190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        343833120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4362619155                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        551.733119                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    866753750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    263900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6776454250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7907118500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1644588                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1644596                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1644588                       # number of overall hits
system.cpu.icache.overall_hits::total         1644596                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       275584                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         275586                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       275584                       # number of overall misses
system.cpu.icache.overall_misses::total        275586                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   4376961491                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4376961491                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   4376961491                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4376961491                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1920172                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1920182                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1920172                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1920182                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.143520                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.143521                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.143520                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.143521                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 15882.494960                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15882.379696                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 15882.494960                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15882.379696                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2886                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               165                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.490909                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       260917                       # number of writebacks
system.cpu.icache.writebacks::total            260917                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst        14605                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        14605                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst        14605                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        14605                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       260979                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       260979                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       260979                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       260979                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   3867575493                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3867575493                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   3867575493                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3867575493                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.135914                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.135914                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.135914                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.135914                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 14819.489281                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14819.489281                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 14819.489281                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14819.489281                       # average overall mshr miss latency
system.cpu.icache.replacements                 260917                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1644588                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1644596                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       275584                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        275586                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   4376961491                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4376961491                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1920172                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1920182                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.143520                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.143521                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 15882.494960                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15882.379696                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst        14605                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        14605                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       260979                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       260979                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   3867575493                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3867575493                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.135914                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.135914                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 14819.489281                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14819.489281                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7907118500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.973417                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1673299                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            260917                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.413147                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000999                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.972418                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999569                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999585                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4101345                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4101345                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7907118500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7907118500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7907118500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7907118500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7907118500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7907118500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7907118500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            6                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3423908                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3423914                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            6                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3423908                       # number of overall hits
system.cpu.dcache.overall_hits::total         3423914                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       312503                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         312504                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       312503                       # number of overall misses
system.cpu.dcache.overall_misses::total        312504                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   9257625926                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9257625926                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   9257625926                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9257625926                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3736411                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3736418                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3736411                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3736418                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.142857                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.083637                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.083637                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.142857                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.083637                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.083637                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 29624.118572                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29624.023776                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 29624.118572                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29624.023776                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       109191                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1945                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7051                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              28                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.485889                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    69.464286                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        33996                       # number of writebacks
system.cpu.dcache.writebacks::total             33996                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       110807                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       110807                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       110807                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       110807                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       201696                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       201696                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       201696                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       201696                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   4882752927                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4882752927                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   4882752927                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4882752927                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.053981                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.053981                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.053981                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.053981                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 24208.476752                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24208.476752                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 24208.476752                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24208.476752                       # average overall mshr miss latency
system.cpu.dcache.replacements                 201633                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2110775                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2110775                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       290355                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        290355                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   8626798000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8626798000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2401130                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2401130                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.120924                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.120924                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 29711.208693                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29711.208693                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       110613                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       110613                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       179742                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       179742                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4279881500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4279881500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.074857                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.074857                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 23811.248901                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23811.248901                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            6                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1313133                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1313139                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        22148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22149                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    630827926                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    630827926                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1335281                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1335288                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.142857                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.016587                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016587                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 28482.387845                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28481.101901                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          194                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          194                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        21954                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21954                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    602871427                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    602871427                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.016441                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016441                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 27460.664435                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27460.664435                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7907118500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.978908                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3622180                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            201633                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.964222                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000302                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.978606                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000005                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999666                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999670                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7674533                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7674533                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7907118500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   7907108000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 8621184000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1079085                       # Simulator instruction rate (inst/s)
host_mem_usage                                 881676                       # Number of bytes of host memory used
host_op_rate                                  2256612                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.20                       # Real time elapsed on the host
host_tick_rate                               70038271                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000013                       # Number of instructions simulated
sim_ops                                      23005839                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000714                       # Number of seconds simulated
sim_ticks                                   714065500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4113                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8228                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        14662                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       220199                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       124633                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       145619                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        20986                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          246699                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           13999                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         6798                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            798032                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           460634                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        14662                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             164460                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        134016                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts       726083                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts      1000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1950859                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      1274708                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.530436                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.608847                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       798056     62.61%     62.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       116235      9.12%     71.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        63409      4.97%     76.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        85078      6.67%     83.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        40953      3.21%     86.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        14865      1.17%     87.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        12365      0.97%     88.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         9731      0.76%     89.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       134016     10.51%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1274708                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts             800504                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         9409                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           1330054                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                233668                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          421      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      1156993     59.31%     59.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     59.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     59.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       105174      5.39%     64.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        51394      2.63%     67.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     67.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     67.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        42602      2.18%     69.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     69.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     69.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     69.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     69.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     69.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     69.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       119159      6.11%     75.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     75.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     75.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       102606      5.26%     80.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         5169      0.26%     81.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     81.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        64522      3.31%     84.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead        96512      4.95%     89.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        47095      2.41%     91.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       137156      7.03%     98.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        22056      1.13%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1950859                       # Class of committed instruction
system.switch_cpus.commit.refs                 302819                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts             1000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1950859                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.428127                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.428127                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles        444609                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts        2841197                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           488625                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles            368008                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          14662                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles         57098                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses              293054                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses               73277                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              246699                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            257390                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                772835                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          7246                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts                1558120                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles           29324                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.172743                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       585502                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       138632                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.091020                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      1373002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.175905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.253755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           889531     64.79%     64.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            25054      1.82%     66.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            21030      1.53%     68.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            50761      3.70%     71.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            22603      1.65%     73.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            41845      3.05%     76.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            38634      2.81%     79.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            31668      2.31%     81.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           251876     18.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1373002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           1551341                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           896479                       # number of floating regfile writes
system.switch_cpus.idleCycles                   55129                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        18682                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           192079                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.689861                       # Inst execution rate
system.switch_cpus.iew.exec_refs               370129                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores              73277                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          184932                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        312941                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1121                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts        79696                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      2676963                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        296852                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        29208                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       2413343                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           5620                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          14662                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          7074                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         1352                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        23418                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          186                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads        79266                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        10546                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        14280                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         4402                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           2687425                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               2396961                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.622904                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           1674007                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.678390                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                2400734                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          2019512                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1163901                       # number of integer regfile writes
system.switch_cpus.ipc                       0.700218                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.700218                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         5232      0.21%      0.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       1469883     60.18%     60.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     60.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     60.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       141540      5.79%     66.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     66.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     66.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     66.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     66.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     66.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     66.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        62548      2.56%     68.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     68.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     68.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        48639      1.99%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     70.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       142581      5.84%     76.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       119754      4.90%     81.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         6077      0.25%     81.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        71213      2.92%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       121954      4.99%     89.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        49806      2.04%     91.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       178853      7.32%     99.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        24469      1.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        2442549                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1018512                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      2034886                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       993547                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1533589                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                6408                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.002623                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            4078     63.64%     63.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     63.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     63.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             7      0.11%     63.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     63.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     63.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     63.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     63.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     63.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     63.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     63.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     63.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     63.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            984     15.36%     79.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           280      4.37%     83.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     83.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     83.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     83.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     83.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     83.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     83.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd          178      2.78%     86.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     86.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     86.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt          357      5.57%     91.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv           53      0.83%     92.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     92.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult           11      0.17%     92.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     92.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     92.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     92.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     92.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     92.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     92.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     92.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     92.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     92.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     92.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     92.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     92.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     92.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead            212      3.31%     96.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            34      0.53%     96.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          210      3.28%     99.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            4      0.06%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1425213                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      4231741                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1403414                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1869449                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            2676963                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           2442549                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       726075                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         2117                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined       820247                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      1373002                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.778984                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.203741                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       623274     45.39%     45.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       184010     13.40%     58.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       147313     10.73%     69.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       117000      8.52%     78.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       112763      8.21%     86.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        67537      4.92%     91.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        56772      4.13%     95.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        31120      2.27%     97.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        33213      2.42%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1373002                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.710312                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              257390                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        24138                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           83                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       312941                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores        79696                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads          928702                       # number of misc regfile reads
system.switch_cpus.numCycles                  1428131                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          347753                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps       2069898                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          82140                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           511095                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents              8                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          7825                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups       6336549                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts        2784938                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands      2936846                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles            398620                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles          14662                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        100872                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           866914                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      2020060                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups      2309240                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts            249686                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads              3817634                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             5452288                       # The number of ROB writes
system.switch_cpus.timesIdled                    6496                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        49589                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1066                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        99180                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1066                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2921                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1234                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2879                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1194                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1194                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2921                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        12343                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        12343                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12343                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       342336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       342336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  342336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4115                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4115    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4115                       # Request fanout histogram
system.membus.reqLayer2.occupancy            14270500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           21680750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    714065500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    714065500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    714065500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    714065500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             46444                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         5339                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        16177                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           33006                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3146                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3145                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         16177                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        30268                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        48531                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       100238                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                148769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2070656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2401088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4471744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            4933                       # Total snoops (count)
system.tol2bus.snoopTraffic                     78976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            54524                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.019551                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.138453                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  53458     98.04%     98.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1066      1.96%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              54524                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           69872000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          50132471                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             7.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          24312905                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    714065500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst        15813                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        29663                       # number of demand (read+write) hits
system.l2.demand_hits::total                    45476                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        15813                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        29663                       # number of overall hits
system.l2.overall_hits::total                   45476                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          364                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         3751                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4115                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          364                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         3751                       # number of overall misses
system.l2.overall_misses::total                  4115                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     32245500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    264618000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        296863500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     32245500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    264618000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       296863500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst        16177                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        33414                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                49591                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        16177                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        33414                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               49591                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.022501                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.112258                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.082979                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.022501                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.112258                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.082979                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88586.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 70545.987737                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72141.798299                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88586.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 70545.987737                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72141.798299                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1234                       # number of writebacks
system.l2.writebacks::total                      1234                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          364                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         3751                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4115                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          364                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         3751                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4115                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     28605500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    227118000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    255723500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     28605500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    227118000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    255723500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.022501                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.112258                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.082979                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.022501                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.112258                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.082979                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 78586.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 60548.653692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62144.228433                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 78586.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 60548.653692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62144.228433                       # average overall mshr miss latency
system.l2.replacements                           4933                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         4105                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             4105                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         4105                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         4105                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        16177                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            16177                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        16177                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        16177                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          246                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           246                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1952                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1952                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1194                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1194                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     61826500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      61826500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         3146                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3146                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.379530                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.379530                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 51780.988275                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 51780.988275                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1194                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1194                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     49896500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     49896500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.379530                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.379530                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 41789.363484                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 41789.363484                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        15813                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              15813                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          364                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              364                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     32245500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32245500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        16177                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          16177                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.022501                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.022501                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88586.538462                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88586.538462                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          364                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          364                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     28605500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28605500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.022501                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.022501                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 78586.538462                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78586.538462                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        27711                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             27711                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         2557                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2557                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    202791500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    202791500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        30268                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         30268                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.084479                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.084479                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 79308.369183                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79308.369183                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         2557                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2557                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    177221500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    177221500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.084479                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.084479                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 69308.369183                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69308.369183                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    714065500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                      180129                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5189                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     34.713625                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.113940                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    12.281013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   217.605047                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.102008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.047973                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.850020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    798373                       # Number of tag accesses
system.l2.tags.data_accesses                   798373                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    714065500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus.inst        23296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       240064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             263360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        23296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        78976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           78976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          364                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         3751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1234                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1234                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst     32624458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    336193248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             368817706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     32624458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         32624458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      110600498                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            110600498                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      110600498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     32624458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    336193248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            479418205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      2807.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000204292750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           34                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           34                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7704                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                563                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4115                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1234                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4115                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1234                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    944                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   633                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               61                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     36615000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   15855000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                96071250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11546.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30296.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2012                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     463                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4115                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1234                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1296                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    186.864198                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   123.315568                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   218.205684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          674     52.01%     52.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          326     25.15%     77.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          130     10.03%     87.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           58      4.48%     91.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           19      1.47%     93.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           16      1.23%     94.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           22      1.70%     96.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           25      1.93%     97.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           26      2.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1296                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           34                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      92.235294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     85.661224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     36.905332                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39             1      2.94%      2.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47             2      5.88%      8.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             1      2.94%     11.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             2      5.88%     17.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             5     14.71%     32.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             3      8.82%     41.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             5     14.71%     55.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             2      5.88%     61.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      5.88%     67.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      5.88%     73.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      5.88%     79.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            3      8.82%     88.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      2.94%     91.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      2.94%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      2.94%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            1      2.94%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            34                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           34                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.558824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.532678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.959519                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                8     23.53%     23.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      5.88%     29.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               21     61.76%     91.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      8.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            34                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 202944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   60416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   38208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  263360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                78976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       284.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        53.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    368.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    110.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     714895000                       # Total gap between requests
system.mem_ctrls.avgGap                     133650.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        23296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       179648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        38208                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 32624458.120438531041                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 251584763.582612514496                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 53507696.422807149589                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          364                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         3751                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1234                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     13583000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     82488250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  17759624500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37315.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     21991.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14391916.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5626320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2998050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            18963840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             318420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     56546880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        320268750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          4501440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          409223700                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        573.089864                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      9173000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     23920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    680972500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3605700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1920270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3677100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2797920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     56546880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        264493680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         51469920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          384511470                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        538.482072                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    131367000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     23920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    558778500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    714065500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1884985                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1884993                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1884985                       # number of overall hits
system.cpu.icache.overall_hits::total         1884993                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       292577                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         292579                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       292577                       # number of overall misses
system.cpu.icache.overall_misses::total        292579                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   4637735991                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4637735991                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   4637735991                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4637735991                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2177562                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2177572                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2177562                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2177572                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.134360                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.134360                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.134360                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.134360                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 15851.334832                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15851.226476                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 15851.334832                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15851.226476                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2993                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               175                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.102857                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       277094                       # number of writebacks
system.cpu.icache.writebacks::total            277094                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst        15421                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        15421                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst        15421                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        15421                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       277156                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       277156                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       277156                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       277156                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   4103781993                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4103781993                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   4103781993                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4103781993                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.127278                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.127278                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.127278                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.127278                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 14806.758623                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14806.758623                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 14806.758623                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14806.758623                       # average overall mshr miss latency
system.cpu.icache.replacements                 277094                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1884985                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1884993                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       292577                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        292579                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   4637735991                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4637735991                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2177562                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2177572                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.134360                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.134360                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 15851.334832                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15851.226476                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst        15421                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        15421                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       277156                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       277156                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   4103781993                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4103781993                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.127278                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.127278                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 14806.758623                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14806.758623                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8621184000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.975619                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2162151                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            277158                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.801150                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000916                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.974702                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000014                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999605                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999619                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4632302                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4632302                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8621184000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8621184000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8621184000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8621184000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8621184000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8621184000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8621184000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            6                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3714436                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3714442                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            6                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3714436                       # number of overall hits
system.cpu.dcache.overall_hits::total         3714442                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       360443                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         360444                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       360443                       # number of overall misses
system.cpu.dcache.overall_misses::total        360444                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  10210039915                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10210039915                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  10210039915                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10210039915                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4074879                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4074886                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4074879                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4074886                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.142857                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.088455                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.088455                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.142857                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.088455                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.088455                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 28326.364821                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28326.286233                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 28326.364821                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28326.286233                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       127654                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1945                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8679                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              28                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.708377                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    69.464286                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        38101                       # number of writebacks
system.cpu.dcache.writebacks::total             38101                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       125333                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       125333                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       125333                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       125333                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       235110                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       235110                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       235110                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       235110                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   5523917917                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5523917917                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   5523917917                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5523917917                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.057697                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.057697                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.057697                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.057697                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 23495.036013                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23495.036013                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 23495.036013                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23495.036013                       # average overall mshr miss latency
system.cpu.dcache.replacements                 235045                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2335357                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2335357                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       335099                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        335099                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   9483250500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9483250500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2670456                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2670456                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.125484                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.125484                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 28299.847209                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28299.847209                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       125089                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       125089                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       210010                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       210010                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4830206500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4830206500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.078642                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.078642                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 22999.888101                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22999.888101                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            6                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1379079                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1379085                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        25344                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        25345                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    726789415                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    726789415                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1404423                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1404430                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.142857                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.018046                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018046                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 28676.981337                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28675.849872                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          244                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          244                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        25100                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        25100                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    693711417                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    693711417                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.017872                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017872                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 27637.905060                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27637.905060                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8621184000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.980655                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3949551                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            235109                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.798808                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000277                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.980378                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000004                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999693                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999698                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8384881                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8384881                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8621184000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   8621173500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
