
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max 12.12

==========================================================================
cts final report_clock_min_period
--------------------------------------------------------------------------
ring_clk period_min = 7.88 fmax = 126.91

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock ring_clk
   0.58 source latency count0[1]$_DFFE_PP0P_/CLK ^
  -0.51 target latency tval[6]$_DFFE_PP0P_/CLK ^
  -0.02 CRPR
--------------
   0.05 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: oscbuf[0]$_DFF_PP0_
            (rising edge-triggered flip-flop clocked by ring_clk)
Endpoint: oscbuf[1]$_DFF_PP0_
          (rising edge-triggered flip-flop clocked by ring_clk)
Path Group: ring_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock ring_clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clock/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.02    0.11    0.19    0.19 ^ clkbuf_0_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         clknet_0_clock (net)
                  0.11    0.00    0.19 ^ clkbuf_1_0__f_clock/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    14    0.08    0.31    0.34    0.53 ^ clkbuf_1_0__f_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         clknet_1_0__leaf_clock (net)
                  0.31    0.00    0.53 ^ oscbuf[0]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     1    0.01    0.08    0.61    1.14 v oscbuf[0]$_DFF_PP0_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         oscbuf[0] (net)
                  0.08    0.00    1.14 v oscbuf[1]$_DFF_PP0_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.14   data arrival time

                          0.00    0.00   clock ring_clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clock/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.02    0.11    0.21    0.21 ^ clkbuf_0_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         clknet_0_clock (net)
                  0.11    0.00    0.21 ^ clkbuf_1_0__f_clock/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    14    0.08    0.31    0.37    0.58 ^ clkbuf_1_0__f_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         clknet_1_0__leaf_clock (net)
                  0.31    0.00    0.58 ^ oscbuf[1]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.06    0.53   clock reconvergence pessimism
                          0.14    0.66   library hold time
                                  0.66   data required time
-----------------------------------------------------------------------------
                                  0.66   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: count0[0]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by ring_clk)
Endpoint: tval[6]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by ring_clk)
Path Group: ring_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock ring_clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clock/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.02    0.11    0.21    0.21 ^ clkbuf_0_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         clknet_0_clock (net)
                  0.11    0.00    0.21 ^ clkbuf_1_0__f_clock/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    14    0.08    0.31    0.37    0.58 ^ clkbuf_1_0__f_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         clknet_1_0__leaf_clock (net)
                  0.31    0.00    0.58 ^ count0[0]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     5    0.03    0.17    0.76    1.34 v count0[0]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         count0[0] (net)
                  0.17    0.00    1.34 v _304_/A (gf180mcu_fd_sc_mcu7t5v0__addh_1)
     2    0.02    0.23    0.44    1.78 v _304_/CO (gf180mcu_fd_sc_mcu7t5v0__addh_1)
                                         _000_ (net)
                  0.23    0.00    1.78 v _294_/CI (gf180mcu_fd_sc_mcu7t5v0__addf_1)
     2    0.01    0.24    0.54    2.32 v _294_/CO (gf180mcu_fd_sc_mcu7t5v0__addf_1)
                                         _001_ (net)
                  0.24    0.00    2.32 v _157_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_2)
     1    0.01    0.08    0.24    2.57 v _157_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_2)
                                         _069_ (net)
                  0.08    0.00    2.57 v _158_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     1    0.01    0.11    0.30    2.86 v _158_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _070_ (net)
                  0.11    0.00    2.86 v _159_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     1    0.01    0.28    0.20    3.06 ^ _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _071_ (net)
                  0.28    0.00    3.07 ^ _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
     1    0.01    0.11    0.41    3.48 v _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
                                         _014_ (net)
                  0.11    0.00    3.48 v _300_/B (gf180mcu_fd_sc_mcu7t5v0__addh_1)
     2    0.02    0.27    0.59    4.06 ^ _300_/S (gf180mcu_fd_sc_mcu7t5v0__addh_1)
                                         _016_ (net)
                  0.27    0.00    4.06 ^ _172_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_2)
     2    0.01    0.16    0.33    4.39 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_2)
                                         _078_ (net)
                  0.16    0.00    4.39 ^ _176_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.02    0.33    0.25    4.64 v _176_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                         _082_ (net)
                  0.33    0.00    4.64 v _182_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.04    0.68    0.52    5.17 ^ _182_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                         _088_ (net)
                  0.68    0.00    5.17 ^ _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     6    0.04    0.39    0.34    5.50 v _183_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         _002_ (net)
                  0.39    0.00    5.50 v _310_/B (gf180mcu_fd_sc_mcu7t5v0__addh_1)
     4    0.04    0.58    0.86    6.37 ^ _310_/S (gf180mcu_fd_sc_mcu7t5v0__addh_1)
                                         _042_ (net)
                  0.58    0.00    6.37 ^ _237_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     1    0.01    0.22    0.13    6.50 v _237_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _127_ (net)
                  0.22    0.00    6.50 v _238_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     1    0.01    0.48    0.39    6.89 ^ _238_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                         _128_ (net)
                  0.48    0.00    6.89 ^ _239_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     2    0.02    0.23    0.18    7.06 v _239_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _129_ (net)
                  0.23    0.00    7.06 v _240_/B (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     1    0.01    0.51    0.41    7.47 ^ _240_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         _130_ (net)
                  0.51    0.00    7.47 ^ _241_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_2)
     1    0.01    0.28    0.20    7.67 v _241_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_2)
                                         _131_ (net)
                  0.28    0.00    7.67 v _242_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
     1    0.00    0.09    0.53    8.20 ^ _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
                                         _067_ (net)
                  0.09    0.00    8.20 ^ tval[6]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  8.20   data arrival time

                         20.00   20.00   clock ring_clk (rise edge)
                          0.00   20.00   clock source latency
     1    0.02    0.00    0.00   20.00 ^ clock (in)
                                         clock (net)
                  0.00    0.00   20.00 ^ clkbuf_0_clock/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.02    0.11    0.19   20.19 ^ clkbuf_0_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         clknet_0_clock (net)
                  0.11    0.00   20.19 ^ clkbuf_1_1__f_clock/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.07    0.29    0.32   20.51 ^ clkbuf_1_1__f_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         clknet_1_1__leaf_clock (net)
                  0.29    0.00   20.51 ^ tval[6]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.02   20.53   clock reconvergence pessimism
                         -0.21   20.32   library setup time
                                 20.32   data required time
-----------------------------------------------------------------------------
                                 20.32   data required time
                                 -8.20   data arrival time
-----------------------------------------------------------------------------
                                 12.12   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: count0[0]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by ring_clk)
Endpoint: tval[6]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by ring_clk)
Path Group: ring_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock ring_clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clock/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.02    0.11    0.21    0.21 ^ clkbuf_0_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         clknet_0_clock (net)
                  0.11    0.00    0.21 ^ clkbuf_1_0__f_clock/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    14    0.08    0.31    0.37    0.58 ^ clkbuf_1_0__f_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         clknet_1_0__leaf_clock (net)
                  0.31    0.00    0.58 ^ count0[0]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     5    0.03    0.17    0.76    1.34 v count0[0]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         count0[0] (net)
                  0.17    0.00    1.34 v _304_/A (gf180mcu_fd_sc_mcu7t5v0__addh_1)
     2    0.02    0.23    0.44    1.78 v _304_/CO (gf180mcu_fd_sc_mcu7t5v0__addh_1)
                                         _000_ (net)
                  0.23    0.00    1.78 v _294_/CI (gf180mcu_fd_sc_mcu7t5v0__addf_1)
     2    0.01    0.24    0.54    2.32 v _294_/CO (gf180mcu_fd_sc_mcu7t5v0__addf_1)
                                         _001_ (net)
                  0.24    0.00    2.32 v _157_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_2)
     1    0.01    0.08    0.24    2.57 v _157_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_2)
                                         _069_ (net)
                  0.08    0.00    2.57 v _158_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     1    0.01    0.11    0.30    2.86 v _158_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _070_ (net)
                  0.11    0.00    2.86 v _159_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     1    0.01    0.28    0.20    3.06 ^ _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _071_ (net)
                  0.28    0.00    3.07 ^ _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
     1    0.01    0.11    0.41    3.48 v _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
                                         _014_ (net)
                  0.11    0.00    3.48 v _300_/B (gf180mcu_fd_sc_mcu7t5v0__addh_1)
     2    0.02    0.27    0.59    4.06 ^ _300_/S (gf180mcu_fd_sc_mcu7t5v0__addh_1)
                                         _016_ (net)
                  0.27    0.00    4.06 ^ _172_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_2)
     2    0.01    0.16    0.33    4.39 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_2)
                                         _078_ (net)
                  0.16    0.00    4.39 ^ _176_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.02    0.33    0.25    4.64 v _176_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                         _082_ (net)
                  0.33    0.00    4.64 v _182_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.04    0.68    0.52    5.17 ^ _182_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                         _088_ (net)
                  0.68    0.00    5.17 ^ _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     6    0.04    0.39    0.34    5.50 v _183_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         _002_ (net)
                  0.39    0.00    5.50 v _310_/B (gf180mcu_fd_sc_mcu7t5v0__addh_1)
     4    0.04    0.58    0.86    6.37 ^ _310_/S (gf180mcu_fd_sc_mcu7t5v0__addh_1)
                                         _042_ (net)
                  0.58    0.00    6.37 ^ _237_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     1    0.01    0.22    0.13    6.50 v _237_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _127_ (net)
                  0.22    0.00    6.50 v _238_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     1    0.01    0.48    0.39    6.89 ^ _238_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                         _128_ (net)
                  0.48    0.00    6.89 ^ _239_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     2    0.02    0.23    0.18    7.06 v _239_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _129_ (net)
                  0.23    0.00    7.06 v _240_/B (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     1    0.01    0.51    0.41    7.47 ^ _240_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         _130_ (net)
                  0.51    0.00    7.47 ^ _241_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_2)
     1    0.01    0.28    0.20    7.67 v _241_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_2)
                                         _131_ (net)
                  0.28    0.00    7.67 v _242_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
     1    0.00    0.09    0.53    8.20 ^ _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
                                         _067_ (net)
                  0.09    0.00    8.20 ^ tval[6]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  8.20   data arrival time

                         20.00   20.00   clock ring_clk (rise edge)
                          0.00   20.00   clock source latency
     1    0.02    0.00    0.00   20.00 ^ clock (in)
                                         clock (net)
                  0.00    0.00   20.00 ^ clkbuf_0_clock/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.02    0.11    0.19   20.19 ^ clkbuf_0_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         clknet_0_clock (net)
                  0.11    0.00   20.19 ^ clkbuf_1_1__f_clock/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.07    0.29    0.32   20.51 ^ clkbuf_1_1__f_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         clknet_1_1__leaf_clock (net)
                  0.29    0.00   20.51 ^ tval[6]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.02   20.53   clock reconvergence pessimism
                         -0.21   20.32   library setup time
                                 20.32   data required time
-----------------------------------------------------------------------------
                                 20.32   data required time
                                 -8.20   data arrival time
-----------------------------------------------------------------------------
                                 12.12   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
3.5585744380950928

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
5.199999809265137

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6843

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.2224116325378418

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.23350001871585846

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9525

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: count0[0]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by ring_clk)
Endpoint: tval[6]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by ring_clk)
Path Group: ring_clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock ring_clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clock (in)
   0.21    0.21 ^ clkbuf_0_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
   0.37    0.58 ^ clkbuf_1_0__f_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
   0.00    0.58 ^ count0[0]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
   0.76    1.34 v count0[0]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
   0.44    1.78 v _304_/CO (gf180mcu_fd_sc_mcu7t5v0__addh_1)
   0.54    2.32 v _294_/CO (gf180mcu_fd_sc_mcu7t5v0__addf_1)
   0.24    2.57 v _157_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_2)
   0.30    2.86 v _158_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
   0.20    3.06 ^ _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
   0.41    3.48 v _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
   0.59    4.06 ^ _300_/S (gf180mcu_fd_sc_mcu7t5v0__addh_1)
   0.33    4.39 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_2)
   0.25    4.64 v _176_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
   0.53    5.17 ^ _182_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
   0.34    5.50 v _183_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
   0.86    6.37 ^ _310_/S (gf180mcu_fd_sc_mcu7t5v0__addh_1)
   0.13    6.50 v _237_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
   0.39    6.89 ^ _238_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
   0.18    7.06 v _239_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
   0.41    7.47 ^ _240_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
   0.20    7.67 v _241_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_2)
   0.53    8.20 ^ _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
   0.00    8.20 ^ tval[6]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
           8.20   data arrival time

  20.00   20.00   clock ring_clk (rise edge)
   0.00   20.00   clock source latency
   0.00   20.00 ^ clock (in)
   0.19   20.19 ^ clkbuf_0_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
   0.32   20.51 ^ clkbuf_1_1__f_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
   0.00   20.51 ^ tval[6]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
   0.02   20.53   clock reconvergence pessimism
  -0.21   20.32   library setup time
          20.32   data required time
---------------------------------------------------------
          20.32   data required time
          -8.20   data arrival time
---------------------------------------------------------
          12.12   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: oscbuf[0]$_DFF_PP0_
            (rising edge-triggered flip-flop clocked by ring_clk)
Endpoint: oscbuf[1]$_DFF_PP0_
          (rising edge-triggered flip-flop clocked by ring_clk)
Path Group: ring_clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock ring_clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clock (in)
   0.19    0.19 ^ clkbuf_0_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
   0.34    0.53 ^ clkbuf_1_0__f_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
   0.00    0.53 ^ oscbuf[0]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
   0.61    1.14 v oscbuf[0]$_DFF_PP0_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
   0.00    1.14 v oscbuf[1]$_DFF_PP0_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
           1.14   data arrival time

   0.00    0.00   clock ring_clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clock (in)
   0.21    0.21 ^ clkbuf_0_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
   0.37    0.58 ^ clkbuf_1_0__f_clock/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
   0.00    0.58 ^ oscbuf[1]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
  -0.06    0.53   clock reconvergence pessimism
   0.14    0.66   library hold time
           0.66   data required time
---------------------------------------------------------
           0.66   data required time
          -1.14   data arrival time
---------------------------------------------------------
           0.47   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
8.2019

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
12.1205

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
147.776735

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.27e-04   2.05e-04   5.54e-09   8.33e-04  21.7%
Combinational          2.01e-03   7.57e-04   1.91e-08   2.77e-03  72.3%
Clock                  1.23e-04   1.08e-04   3.18e-09   2.31e-04   6.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.76e-03   1.07e-03   2.78e-08   3.83e-03 100.0%
                          72.1%      27.9%       0.0%
