
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 13.1 Build EDK_O.40d
# Wed Apr  6 17:20:36 2011
# Target Board:  xilinx.com ml605 Rev D
# Family:    virtex6
# Device:    xc6vlx240t
# Package:   ff1156
# Speed Grade:  -1
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT fpga_0_rst_1_sys_rst_pin = sys_rst_s, DIR = I, SIGIS = RST, RST_POLARITY = 1
 PORT fpga_0_clk_1_sys_clk_p_pin = dcm_clk_s, DIR = I, DIFFERENTIAL_POLARITY = P, SIGIS = CLK, CLK_FREQ = 200000000
 PORT fpga_0_clk_1_sys_clk_n_pin = dcm_clk_s, DIR = I, DIFFERENTIAL_POLARITY = N, SIGIS = CLK, CLK_FREQ = 200000000
 PORT fpga_0_axi_uart_0_TX_pin = fpga_0_axi_uart_0_TX_pin, DIR = O
 PORT fpga_0_axi_uart_0_RX_pin = fpga_0_axi_uart_0_RX_pin, DIR = I
 PORT fpga_0_axi_gpio_2_GPIO_IO_pin = fpga_0_axi_gpio_2_GPIO_IO_pin, DIR = I, VEC = [0:7]
 PORT fpga_0_axi_gpio_3_GPIO_IO_pin = fpga_0_axi_gpio_3_GPIO_IO_pin, DIR = O, VEC = [0:7]
 PORT fpga_0_axi_gpio_4_GPIO_IO_pin = fpga_0_axi_gpio_4_GPIO_IO_pin, DIR = O, VEC = [0:4]
 PORT fpga_0_axi_gpio_1_GPIO_IO_pin = fpga_0_axi_gpio_1_GPIO_IO_pin, DIR = I, VEC = [0:4]
 PORT fpga_0_axi_ether_0_PHY_MDIO = fpga_0_axi_ether_0_PHY_MDIO, DIR = IO
 PORT fpga_0_axi_ether_0_PHY_MDC = fpga_0_axi_ether_0_PHY_MDC, DIR = O
 PORT fpga_0_axi_ether_0_PHY_tx_data = fpga_0_axi_ether_0_PHY_tx_data, DIR = O, VEC = [3:0]
 PORT fpga_0_axi_ether_0_PHY_tx_en = fpga_0_axi_ether_0_PHY_tx_en, DIR = O
 PORT fpga_0_axi_ether_0_PHY_tx_clk = fpga_0_axi_ether_0_PHY_tx_clk, DIR = I
 PORT fpga_0_axi_ether_0_PHY_col = fpga_0_axi_ether_0_PHY_col, DIR = I
 PORT fpga_0_axi_ether_0_PHY_rx_data = fpga_0_axi_ether_0_PHY_rx_data, DIR = I, VEC = [3:0]
 PORT fpga_0_axi_ether_0_PHY_rx_er = fpga_0_axi_ether_0_PHY_rx_er, DIR = I
 PORT fpga_0_axi_ether_0_PHY_rx_clk = fpga_0_axi_ether_0_PHY_rx_clk, DIR = I
 PORT fpga_0_axi_ether_0_PHY_crs = fpga_0_axi_ether_0_PHY_crs, DIR = I
 PORT fpga_0_axi_ether_0_PHY_dv = fpga_0_axi_ether_0_PHY_dv, DIR = I
 PORT fpga_0_axi_ether_0_PHY_rst_n = fpga_0_axi_ether_0_PHY_rst_n, DIR = O
 PORT fpga_0_axi_emc_0_Mem_A_pin = fpga_0_axi_emc_0_Mem_A_pin_vslice_0_23_concat, DIR = O, VEC = [0:23]
 PORT fpga_0_axi_emc_0_Mem_DQ_pin = fpga_0_axi_emc_0_Mem_DQ_pin, DIR = IO, VEC = [0:15]
 PORT fpga_0_axi_emc_0_Mem_OEN_pin = fpga_0_axi_emc_0_Mem_OEN_pin, DIR = O
 PORT fpga_0_axi_emc_0_Mem_WEN_pin = fpga_0_axi_emc_0_Mem_WEN_pin, DIR = O
 PORT fpga_0_axi_emc_0_CE_inverter_Res_pin = fpga_0_axi_emc_0_CE_inverter_Res_pin, DIR = O
 PORT fpga_0_axi_v6_ddrx_0_ddr_clk_p_pin = fpga_0_axi_v6_ddrx_0_ddr_clk_p_pin, DIR = O
 PORT fpga_0_axi_v6_ddrx_0_ddr_clk_n_pin = fpga_0_axi_v6_ddrx_0_ddr_clk_n_pin, DIR = O
 PORT fpga_0_axi_v6_ddrx_0_ddr_cke_pin = fpga_0_axi_v6_ddrx_0_ddr_cke_pin, DIR = O
 PORT fpga_0_axi_v6_ddrx_0_ddr_cs_n_pin = fpga_0_axi_v6_ddrx_0_ddr_cs_n_pin, DIR = O
 PORT fpga_0_axi_v6_ddrx_0_ddr_odt_pin = fpga_0_axi_v6_ddrx_0_ddr_odt_pin, DIR = O
 PORT fpga_0_axi_v6_ddrx_0_ddr_ras_n_pin = fpga_0_axi_v6_ddrx_0_ddr_ras_n_pin, DIR = O
 PORT fpga_0_axi_v6_ddrx_0_ddr_cas_n_pin = fpga_0_axi_v6_ddrx_0_ddr_cas_n_pin, DIR = O
 PORT fpga_0_axi_v6_ddrx_0_ddr_we_n_pin = fpga_0_axi_v6_ddrx_0_ddr_we_n_pin, DIR = O
 PORT fpga_0_axi_v6_ddrx_0_ddr_dm_pin = fpga_0_axi_v6_ddrx_0_ddr_dm_pin, DIR = O, VEC = [7:0]
 PORT fpga_0_axi_v6_ddrx_0_ddr_ba_pin = fpga_0_axi_v6_ddrx_0_ddr_ba_pin, DIR = O, VEC = [2:0]
 PORT fpga_0_axi_v6_ddrx_0_ddr_addr_pin = fpga_0_axi_v6_ddrx_0_ddr_addr_pin, DIR = O, VEC = [12:0]
 PORT fpga_0_axi_v6_ddrx_0_ddr_reset_n_pin = fpga_0_axi_v6_ddrx_0_ddr_reset_n_pin, DIR = O
 PORT fpga_0_axi_v6_ddrx_0_ddr_dq_pin = fpga_0_axi_v6_ddrx_0_ddr_dq_pin, DIR = IO, VEC = [63:0]
 PORT fpga_0_axi_v6_ddrx_0_ddr_dqs_p_pin = fpga_0_axi_v6_ddrx_0_ddr_dqs_p_pin, DIR = IO, VEC = [7:0]
 PORT fpga_0_axi_v6_ddrx_0_ddr_dqs_n_pin = fpga_0_axi_v6_ddrx_0_ddr_dqs_n_pin, DIR = IO, VEC = [7:0]
 PORT fpga_0_axi_iic_0_Sda_pin = fpga_0_axi_iic_0_Sda_pin, DIR = IO
 PORT fpga_0_axi_iic_0_Scl_pin = fpga_0_axi_iic_0_Scl_pin, DIR = IO
 PORT fpga_0_axi_sysace_0_SysACE_CLK_pin = fpga_0_axi_sysace_0_SysACE_CLK_pin, DIR = I
 PORT fpga_0_axi_sysace_0_SysACE_MPIRQ_pin = fpga_0_axi_sysace_0_SysACE_MPIRQ_pin, DIR = I, SIGIS = INTERRUPT, SENSITIVITY = LEVEL_HIGH
 PORT fpga_0_axi_sysace_0_SysACE_MPA_pin = fpga_0_axi_sysace_0_SysACE_MPA_pin, DIR = O, VEC = [6:0]
 PORT fpga_0_axi_sysace_0_SysACE_CEN_pin = fpga_0_axi_sysace_0_SysACE_CEN_pin, DIR = O
 PORT fpga_0_axi_sysace_0_SysACE_OEN_pin = fpga_0_axi_sysace_0_SysACE_OEN_pin, DIR = O
 PORT fpga_0_axi_sysace_0_SysACE_WEN_pin = fpga_0_axi_sysace_0_SysACE_WEN_pin, DIR = O
 PORT fpga_0_axi_sysace_0_SysACE_MPD_pin = fpga_0_axi_sysace_0_SysACE_MPD_pin, DIR = IO, VEC = [15:0]


BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 1
 PORT Ext_Reset_In = sys_rst_s
 PORT MB_Reset = proc_sys_reset_0_MB_Reset
 PORT Slowest_sync_clk = clk_50_0000MHzMMCM0
 PORT Interconnect_aresetn = proc_sys_reset_0_Interconnect_aresetn
 PORT Dcm_locked = proc_sys_reset_0_Dcm_locked
 PORT MB_Debug_Sys_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT BUS_STRUCT_RESET = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT Aux_Reset_In = internal_reset_request
END

BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER HW_VER = 8.20.b
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_FPU = 0
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_USE_DCACHE = 1
 PARAMETER C_DCACHE_ALWAYS_USED = 1
 PARAMETER C_INTERCONNECT_M_AXI_DC_AW_REGISTER = 0
 PARAMETER C_INTERCONNECT_M_AXI_DC_W_REGISTER = 0
 PARAMETER C_AREA_OPTIMIZED = 0
 PARAMETER C_USE_MMU = 3
 PARAMETER C_MMU_ZONES = 2
 PARAMETER C_MMU_DTLB_SIZE = 4
 PARAMETER C_MMU_ITLB_SIZE = 2
 PARAMETER C_MMU_TLB_ACCESS = 3
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_USE_DIV = 0
 PARAMETER C_PVR = 2
 PARAMETER C_ILL_OPCODE_EXCEPTION = 0
 PARAMETER C_ICACHE_BASEADDR = 0x20000000
 PARAMETER C_ICACHE_HIGHADDR = 0x2fffffff
 PARAMETER C_DCACHE_BASEADDR = 0x20000000
 PARAMETER C_DCACHE_HIGHADDR = 0x2fffffff
 PARAMETER C_CACHE_BYTE_SIZE = 2048
 PARAMETER C_DCACHE_BYTE_SIZE = 2048
 BUS_INTERFACE M_AXI_DP = axi4lite_0
 BUS_INTERFACE M_AXI_IP = axi4lite_0
 BUS_INTERFACE M_AXI_DC = axi4_0
 BUS_INTERFACE M_AXI_IC = axi4_0
 BUS_INTERFACE DEBUG = microblaze_0_debug
 BUS_INTERFACE DLMB = dlmb
 BUS_INTERFACE ILMB = ilmb
 PORT MB_RESET = proc_sys_reset_0_MB_Reset
 PORT CLK = clk_100_0000MHzMMCM0
 PORT INTERRUPT = microblaze_0_interrupt
END

BEGIN mdm
 PARAMETER INSTANCE = mdm_0
 PARAMETER HW_VER = 2.00.b
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_UART = 1
 PARAMETER C_BASEADDR = 0x8fff0000
 PARAMETER C_HIGHADDR = 0x8fffffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_debug
 PORT S_AXI_ACLK = clk_50_0000MHzMMCM0
 PORT Debug_SYS_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
END

BEGIN axi_mbref_reg
 PARAMETER INSTANCE = mbref_reg_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x80800000
 PARAMETER C_HIGHADDR = 0x8080ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_50_0000MHzMMCM0
END

BEGIN bram_block
 PARAMETER INSTANCE = lmb_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
 BUS_INTERFACE PORTB = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = ilmb_cntlr
 PARAMETER HW_VER = 3.00.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00001fff
 BUS_INTERFACE SLMB = ilmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN lmb_v10
 PARAMETER INSTANCE = ilmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzMMCM0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = dlmb_cntlr
 PARAMETER HW_VER = 3.00.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00001fff
 BUS_INTERFACE SLMB = dlmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN lmb_v10
 PARAMETER INSTANCE = dlmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzMMCM0
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_CLKIN_FREQ = 200000000
 PARAMETER C_CLKOUT0_FREQ = 100000000
 PARAMETER C_CLKOUT0_GROUP = MMCM0
 PARAMETER C_CLKOUT1_FREQ = 200000000
 PARAMETER C_CLKOUT1_GROUP = MMCM0
 PARAMETER C_CLKOUT2_FREQ = 400000000
 PARAMETER C_CLKOUT2_GROUP = MMCM0
 PARAMETER C_CLKOUT3_FREQ = 400000000
 PARAMETER C_CLKOUT3_GROUP = MMCM0
 PARAMETER C_CLKOUT3_BUF = FALSE
 PARAMETER C_CLKOUT3_VARIABLE_PHASE = TRUE
 PARAMETER C_CLKOUT4_FREQ = 50000000
 PARAMETER C_CLKOUT4_GROUP = MMCM0
 PORT RST = sys_rst_s
 PORT CLKIN = dcm_clk_s
 PORT CLKOUT0 = clk_100_0000MHzMMCM0
 PORT CLKOUT1 = clk_200_0000MHzMMCM0
 PORT CLKOUT2 = clk_400_0000MHzMMCM0
 PORT CLKOUT3 = clk_400_0000MHzMMCM0_nobuf_varphase
 PORT CLKOUT4 = clk_50_0000MHzMMCM0
 PORT LOCKED = proc_sys_reset_0_Dcm_locked
 PORT PSCLK = clk_100_0000MHzMMCM0
 PORT PSEN = psen
 PORT PSINCDEC = psincdec
 PORT PSDONE = psdone
END

BEGIN axi_v6_ddrx
 PARAMETER INSTANCE = axi_v6_ddrx_0
 PARAMETER HW_VER = 1.05.a
 PARAMETER C_MEM_PARTNO = MT4JSF6464HY-1G1
 PARAMETER C_INTERCONNECT_S_AXI_AR_REGISTER = 1
 PARAMETER C_INTERCONNECT_S_AXI_AW_REGISTER = 1
 PARAMETER C_INTERCONNECT_S_AXI_R_REGISTER = 1
 PARAMETER C_INTERCONNECT_S_AXI_W_REGISTER = 1
 PARAMETER C_INTERCONNECT_S_AXI_B_REGISTER = 1
 PARAMETER C_DM_WIDTH = 8
 PARAMETER C_DQS_WIDTH = 8
 PARAMETER C_DQ_WIDTH = 64
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = microblaze_0.M_AXI_DC & microblaze_0.M_AXI_IC
 PARAMETER C_MMCM_EXT_LOC = MMCM_ADV_X0Y8
 PARAMETER C_S_AXI_BASEADDR = 0x20000000
 PARAMETER C_S_AXI_HIGHADDR = 0x2fffffff
 BUS_INTERFACE S_AXI = axi4_0
 PORT ddr_ck_p = fpga_0_axi_v6_ddrx_0_ddr_clk_p_pin
 PORT ddr_ck_n = fpga_0_axi_v6_ddrx_0_ddr_clk_n_pin
 PORT ddr_cke = fpga_0_axi_v6_ddrx_0_ddr_cke_pin
 PORT ddr_cs_n = fpga_0_axi_v6_ddrx_0_ddr_cs_n_pin
 PORT ddr_odt = fpga_0_axi_v6_ddrx_0_ddr_odt_pin
 PORT ddr_ras_n = fpga_0_axi_v6_ddrx_0_ddr_ras_n_pin
 PORT ddr_cas_n = fpga_0_axi_v6_ddrx_0_ddr_cas_n_pin
 PORT ddr_we_n = fpga_0_axi_v6_ddrx_0_ddr_we_n_pin
 PORT ddr_dm = fpga_0_axi_v6_ddrx_0_ddr_dm_pin
 PORT ddr_ba = fpga_0_axi_v6_ddrx_0_ddr_ba_pin
 PORT ddr_addr = fpga_0_axi_v6_ddrx_0_ddr_addr_pin
 PORT ddr_reset_n = fpga_0_axi_v6_ddrx_0_ddr_reset_n_pin
 PORT ddr_dq = fpga_0_axi_v6_ddrx_0_ddr_dq_pin
 PORT ddr_dqs_p = fpga_0_axi_v6_ddrx_0_ddr_dqs_p_pin
 PORT ddr_dqs_n = fpga_0_axi_v6_ddrx_0_ddr_dqs_n_pin
 PORT clk = clk_200_0000MHzMMCM0
 PORT clk_ref = clk_200_0000MHzMMCM0
 PORT clk_mem = clk_400_0000MHzMMCM0
 PORT clk_rd_base = clk_400_0000MHzMMCM0_nobuf_varphase
 PORT PD_PSEN = psen
 PORT PD_PSINCDEC = psincdec
 PORT PD_PSDONE = psdone
END

BEGIN axi_uartlite
 PARAMETER INSTANCE = axi_uart_0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BAUDRATE = 115200
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 1
 PARAMETER C_BASEADDR = 0x89ff0000
 PARAMETER C_HIGHADDR = 0x89ffffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT TX = fpga_0_axi_uart_0_TX_pin
 PORT RX = fpga_0_axi_uart_0_RX_pin
 PORT S_AXI_ACLK = clk_50_0000MHzMMCM0
 PORT Interrupt = axi_uart_0_Interrupt
END

BEGIN axi_timer
 PARAMETER INSTANCE = axi_timer_0
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_COUNT_WIDTH = 32
 PARAMETER C_ONE_TIMER_ONLY = 0
 PARAMETER C_BASEADDR = 0x8aef0000
 PARAMETER C_HIGHADDR = 0x8aefffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_50_0000MHzMMCM0
 PORT Interrupt = axi_timer_0_Interrupt
END

BEGIN axi_sysace
 PARAMETER INSTANCE = axi_sysace_0
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_BASEADDR = 0x83600000
 PARAMETER C_HIGHADDR = 0x8360ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_50_0000MHzMMCM0
 PORT SysACE_CLK = fpga_0_axi_sysace_0_SysACE_CLK_pin
 PORT SysACE_MPIRQ = fpga_0_axi_sysace_0_SysACE_MPIRQ_pin
 PORT SysACE_MPA = fpga_0_axi_sysace_0_SysACE_MPA_pin
 PORT SysACE_CEN = fpga_0_axi_sysace_0_SysACE_CEN_pin
 PORT SysACE_OEN = fpga_0_axi_sysace_0_SysACE_OEN_pin
 PORT SysACE_WEN = fpga_0_axi_sysace_0_SysACE_WEN_pin
 PORT SysACE_MPD = fpga_0_axi_sysace_0_SysACE_MPD_pin
 PORT SysACE_IRQ = axi_sysace_0_SysACE_IRQ
END

BEGIN axi_intc
 PARAMETER INSTANCE = axi_intc_0
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_BASEADDR = 0x8aff0000
 PARAMETER C_HIGHADDR = 0x8affffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT IRQ = microblaze_0_interrupt
 PORT S_AXI_ACLK = clk_50_0000MHzMMCM0
 PORT INTR = axi_iic_0_IIC2INTC_Irpt & axi_uart_0_Interrupt & axi_ether_0_IP2INTC_Irpt & fpga_0_axi_sysace_0_SysACE_MPIRQ_pin & axi_sysace_0_SysACE_IRQ & axi_timer_0_Interrupt
END

BEGIN axi_iic
 PARAMETER INSTANCE = axi_iic_0
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_BASEADDR = 0x80ef0000
 PARAMETER C_HIGHADDR = 0x80efffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_50_0000MHzMMCM0
 PORT Sda = fpga_0_axi_iic_0_Sda_pin
 PORT Scl = fpga_0_axi_iic_0_Scl_pin
 PORT IIC2INTC_Irpt = axi_iic_0_IIC2INTC_Irpt
END

BEGIN axi_gpio
 PARAMETER INSTANCE = axi_gpio_4
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 5
 PARAMETER C_ALL_INPUTS = 0
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x80fb0000
 PARAMETER C_HIGHADDR = 0x80fbffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT GPIO_IO_O = fpga_0_axi_gpio_4_GPIO_IO_pin
 PORT S_AXI_ACLK = clk_50_0000MHzMMCM0
END

BEGIN axi_gpio
 PARAMETER INSTANCE = axi_gpio_3
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 8
 PARAMETER C_ALL_INPUTS = 0
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x80fc0000
 PARAMETER C_HIGHADDR = 0x80fcffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT GPIO_IO_O = fpga_0_axi_gpio_3_GPIO_IO_pin
 PORT S_AXI_ACLK = clk_50_0000MHzMMCM0
END

BEGIN axi_gpio
 PARAMETER INSTANCE = axi_gpio_2
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 8
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x80fd0000
 PARAMETER C_HIGHADDR = 0x80fdffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT GPIO_IO_I = fpga_0_axi_gpio_2_GPIO_IO_pin
 PORT S_AXI_ACLK = clk_50_0000MHzMMCM0
END

BEGIN axi_gpio
 PARAMETER INSTANCE = axi_gpio_1
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 5
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x80fe0000
 PARAMETER C_HIGHADDR = 0x80feffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT GPIO_IO_I = fpga_0_axi_gpio_1_GPIO_IO_pin
 PORT S_AXI_ACLK = clk_50_0000MHzMMCM0
END

BEGIN axi_gpio
 PARAMETER INSTANCE = axi_gpio_0
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_ALL_INPUTS = 0
 PARAMETER C_GPIO_WIDTH = 1
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x80ff0000
 PARAMETER C_HIGHADDR = 0x80ffffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT GPIO_IO_O = internal_reset_request
 PORT S_AXI_ACLK = clk_50_0000MHzMMCM0
END

BEGIN axi_ethernetlite
 PARAMETER INSTANCE = axi_ether_0
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_BASEADDR = 0x88f00000
 PARAMETER C_HIGHADDR = 0x88f0ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT PHY_MDIO = fpga_0_axi_ether_0_PHY_MDIO
 PORT PHY_MDC = fpga_0_axi_ether_0_PHY_MDC
 PORT PHY_tx_data = fpga_0_axi_ether_0_PHY_tx_data
 PORT PHY_tx_en = fpga_0_axi_ether_0_PHY_tx_en
 PORT PHY_tx_clk = fpga_0_axi_ether_0_PHY_tx_clk
 PORT PHY_col = fpga_0_axi_ether_0_PHY_col
 PORT PHY_rx_data = fpga_0_axi_ether_0_PHY_rx_data
 PORT PHY_rx_er = fpga_0_axi_ether_0_PHY_rx_er
 PORT PHY_rx_clk = fpga_0_axi_ether_0_PHY_rx_clk
 PORT PHY_crs = fpga_0_axi_ether_0_PHY_crs
 PORT PHY_dv = fpga_0_axi_ether_0_PHY_dv
 PORT PHY_rst_n = fpga_0_axi_ether_0_PHY_rst_n
 PORT S_AXI_ACLK = clk_50_0000MHzMMCM0
 PORT IP2INTC_Irpt = axi_ether_0_IP2INTC_Irpt
END

BEGIN util_vector_logic
 PARAMETER INSTANCE = axi_emc_0_CE_inverter
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPERATION = not
 PARAMETER C_SIZE = 1
 PORT Op1 = fpga_0_axi_emc_0_Mem_CEN_invertor_Op1_Adhoc
 PORT Res = fpga_0_axi_emc_0_CE_inverter_Res_pin
END

BEGIN axi_emc
 PARAMETER INSTANCE = axi_emc_0
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_NUM_BANKS_MEM = 1
 PARAMETER C_MEM0_WIDTH = 16
 PARAMETER C_INCLUDE_DATAWIDTH_MATCHING_0 = 1
 PARAMETER C_MEM0_TYPE = 2
 PARAMETER C_TCEDV_PS_MEM_0 = 130000
 PARAMETER C_TAVDV_PS_MEM_0 = 130000
 PARAMETER C_THZCE_PS_MEM_0 = 35000
 PARAMETER C_TWC_PS_MEM_0 = 13000
 PARAMETER C_TWP_PS_MEM_0 = 70000
 PARAMETER C_TLZWE_PS_MEM_0 = 35000
 PARAMETER C_MAX_MEM_WIDTH = 16
 PARAMETER C_S_AXI_MEM0_BASEADDR = 0xae000000
 PARAMETER C_S_AXI_MEM0_HIGHADDR = 0xafffffff
 BUS_INTERFACE S_AXI_MEM = axi4lite_0
 PORT Mem_CEN = fpga_0_axi_emc_0_Mem_CEN_invertor_Op1_Adhoc
 PORT Mem_A = 0b0000000 & fpga_0_axi_emc_0_Mem_A_pin_vslice_0_23_concat & 0b0
 PORT Mem_DQ = fpga_0_axi_emc_0_Mem_DQ_pin
 PORT Mem_OEN = fpga_0_axi_emc_0_Mem_OEN_pin
 PORT Mem_WEN = fpga_0_axi_emc_0_Mem_WEN_pin
 PORT S_AXI_ACLK = clk_50_0000MHzMMCM0
 PORT RdClk = clk_50_0000MHzMMCM0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_0
 PARAMETER HW_VER = 1.05.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
 PORT INTERCONNECT_ACLK = clk_50_0000MHzMMCM0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4_0
 PARAMETER HW_VER = 1.05.a
 PORT interconnect_aclk = clk_100_0000MHzMMCM0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN axi_mbref_mio
 PARAMETER INSTANCE = mbref_mio_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_S_AXI_MEM0_BASEADDR = 0x80410000
 PARAMETER C_S_AXI_MEM0_HIGHADDR = 0x80410FFF
 PARAMETER C_S_AXI_MEM1_BASEADDR = 0x80411000
 PARAMETER C_S_AXI_MEM1_HIGHADDR = 0x80411FFF
 PARAMETER C_S_AXI_MEM2_BASEADDR = 0x80412000
 PARAMETER C_S_AXI_MEM2_HIGHADDR = 0x80412FFF
 PARAMETER C_S_AXI_MEM3_BASEADDR = 0x80413000
 PARAMETER C_S_AXI_MEM3_HIGHADDR = 0x80413FFF
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_50_0000MHzMMCM0
END

