0.6
2019.2
Nov  6 2019
21:57:16
D:/VivadoProject/COD/Lab2/Lab2_double/Lab2_double.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/VivadoProject/COD/Lab2/Lab2_double/Lab2_double.srcs/sim_1/new/fifo_tb.v,1588733921,verilog,,,,fifo_tb,,,,,,,,
D:/VivadoProject/COD/Lab2/Lab2_double/Lab2_double.srcs/sim_1/new/ram_16x8_tb.v,1588731756,verilog,,,,ram_16x8_tb,,,,,,,,
D:/VivadoProject/COD/Lab2/Lab2_double/Lab2_double.srcs/sim_1/new/register_file_tb.v,1588212306,verilog,,,,register_file_tb,,,,,,,,
D:/VivadoProject/COD/Lab2/Lab2_double/Lab2_double.srcs/sources_1/ip/blk_mem_gen_16x8/sim/blk_mem_gen_16x8.v,1588244259,verilog,,D:/VivadoProject/COD/Lab2/Lab2_double/Lab2_double.srcs/sources_1/new/edge_taker.v,,blk_mem_gen_16x8,,,,,,,,
D:/VivadoProject/COD/Lab2/Lab2_double/Lab2_double.srcs/sources_1/ip/dist_mem_gen_16x8/sim/dist_mem_gen_16x8.v,1588244253,verilog,,D:/VivadoProject/COD/Lab2/Lab2_double/Lab2_double.srcs/sources_1/new/ram_16x8.v,,dist_mem_gen_16x8,,,,,,,,
D:/VivadoProject/COD/Lab2/Lab2_double/Lab2_double.srcs/sources_1/new/edge_taker.v,1588574143,verilog,,D:/VivadoProject/COD/Lab2/Lab2_double/Lab2_double.srcs/sources_1/new/fifo.v,,edge_taker,,,,,,,,
D:/VivadoProject/COD/Lab2/Lab2_double/Lab2_double.srcs/sources_1/new/fifo.v,1588731141,verilog,,D:/VivadoProject/COD/Lab2/Lab2_double/Lab2_double.srcs/sim_1/new/fifo_tb.v,,fifo,,,,,,,,
D:/VivadoProject/COD/Lab2/Lab2_double/Lab2_double.srcs/sources_1/new/ram_16x8.v,1588215874,verilog,,D:/VivadoProject/COD/Lab2/Lab2_double/Lab2_double.srcs/sim_1/new/ram_16x8_tb.v,,ram_16x8,,,,,,,,
D:/VivadoProject/COD/Lab2/Lab2_double/Lab2_double.srcs/sources_1/new/register_file.v,1588735107,verilog,,D:/VivadoProject/COD/Lab2/Lab2_double/Lab2_double.srcs/sim_1/new/register_file_tb.v,,register_file,,,,,,,,
