// Seed: 1768855878
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  wire id_5;
  assign module_1.type_1 = 0;
endmodule
module module_1;
  wire id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    input  tri1 id_0,
    output wire id_1,
    input  wor  id_2
);
  specify
    (id_4 => id_5) = (id_4, 1  : 1'h0 : 1);
    (id_6 => id_7) = 1;
  endspecify
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_24;
  inout wire id_23;
  input wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_25;
  wire id_26;
  assign id_25 = id_25;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_5
  );
endmodule
