{COMPONENT C:\USERS\DOM_1\ONEDRIVE\PROJETS\Z80 PROJECT\ZONIX\HARDWARE\SOURCE\GAL\MAINBOARD\MEMORY DECODER AND ADDR LOGIC\MEM_CS-EXT_ADDR_LOGIC.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Sat Jan 29 18:10:42 2022 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P CLK {Pt "INPUT"}{Lq 0}{Ploc 100 320}}
   {P CFG_Q0 {Pt "INPUT"}{Lq 0}{Ploc 100 280}}
   {P CFG_Q1 {Pt "INPUT"}{Lq 0}{Ploc 100 260}}
   {P CFG_Q2 {Pt "INPUT"}{Lq 0}{Ploc 100 240}}
   {P CFG_Q3 {Pt "INPUT"}{Lq 0}{Ploc 100 220}}
   {P CS_CFG {Pt "INPUT"}{Lq 0}{Ploc 100 200}}
   {P A1 {Pt "INPUT"}{Lq 0}{Ploc 100 180}}
   {P A2 {Pt "INPUT"}{Lq 0}{Ploc 100 160}}
   {P A14 {Pt "INPUT"}{Lq 0}{Ploc 100 140}}
   {P A15 {Pt "INPUT"}{Lq 0}{Ploc 100 120}}
   {P ROM_EN {Pt "INPUT"}{Lq 0}{Ploc 100 100}}
   {P MREQ {Pt "INPUT"}{Lq 0}{Ploc 100 80}}
   {P A18_RAM {Pt "INPUT"}{Lq 0}{Ploc 100 60}}
   {P A17_RAM {Pt "INPUT"}{Lq 0}{Ploc 100 40}}
   {P A16_RAM {Pt "INPUT"}{Lq 0}{Ploc 100 20}}
   {P CS_ROM {Pt "I/O"}{Lq 0}{Ploc 340 20}}
   {P CS_RAM {Pt "I/O"}{Lq 0}{Ploc 340 40}}
   {P A15_RAM {Pt "I/O"}{Lq 0}{Ploc 340 60}}
   {P CS_CFG2 {Pt "I/O"}{Lq 0}{Ploc 340 80}}
   {P CS_CFG1 {Pt "I/O"}{Lq 0}{Ploc 340 100}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 220 350}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 330}
   [Ts 15][Tj "RC"]
   {Pnl 120 290}
   {Pnl 120 270}
   {Pnl 120 250}
   {Pnl 120 230}
   {Pnl 120 210}
   {Pnl 120 190}
   {Pnl 120 170}
   {Pnl 120 150}
   {Pnl 120 130}
   {Pnl 120 110}
   {Pnl 120 90}
   {Pnl 120 70}
   {Pnl 120 50}
   {Pnl 120 30}
   [Ts 15][Tj "LC"]
   {Pnl 320 30}
   {Pnl 320 50}
   {Pnl 320 70}
   {Pnl 320 90}
   {Pnl 320 110}

   {Sd A 1 2 3 4 5 6 7 8 9 10 11 13 17 18 19 14 15 20 21 22}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 340 310 0}
   {L 130 320 100 320}
   {L 130 330 140 320 130 310}
   {L 130 280 100 280}
   {L 130 260 100 260}
   {L 130 240 100 240}
   {L 130 220 100 220}
   {L 130 200 100 200}
   {L 130 180 100 180}
   {L 130 160 100 160}
   {L 130 140 100 140}
   {L 130 120 100 120}
   {L 130 100 100 100}
   {L 130 80 100 80}
   {L 130 60 100 60}
   {L 130 40 100 40}
   {L 130 20 100 20}
   {L 310 20 340 20}
   {L 310 40 340 40}
   {L 310 60 340 60}
   {L 310 80 340 80}
   {L 310 100 340 100}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "CLK" 140 320}
   {T "CFG_Q0" 140 280}
   {T "CFG_Q1" 140 260}
   {T "CFG_Q2" 140 240}
   {T "CFG_Q3" 140 220}
   {T "CS_CFG" 140 200}
   {T "A1" 140 180}
   {T "A2" 140 160}
   {T "A14" 140 140}
   {T "A15" 140 120}
   {T "ROM_EN" 140 100}
   {T "MREQ" 140 80}
   {T "A18_RAM" 140 60}
   {T "A17_RAM" 140 40}
   {T "A16_RAM" 140 20}
   [Tj "RC"]
   {T "CS_ROM" 300 20}
   {T "CS_RAM" 300 40}
   {T "A15_RAM" 300 60}
   {T "CS_CFG2" 300 80}
   {T "CS_CFG1" 300 100}
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "G22V10" 220 -10}
  }

  {ATR
   {IN
    {Org 100 20}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD C:\USERS\DOM_1\ONEDRIVE\PROJETS\Z80 PROJECT\ZONIX\HARDWARE\SOURCE\GAL\MAINBOARD\MEMORY DECODER AND ADDR LOGIC\MEM_CS-EXT_ADDR_LOGIC 220 340}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N CLK
   }
   {N CFG_Q0
   }
   {N CFG_Q1
   }
   {N CFG_Q2
   }
   {N CFG_Q3
   }
   {N CS_CFG
   }
   {N A1
   }
   {N A2
   }
   {N A14
   }
   {N A15
   }
   {N ROM_EN
   }
   {N MREQ
   }
   {N A18_RAM
   }
   {N A17_RAM
   }
   {N A16_RAM
   }
   {N CS_ROM
   }
   {N CS_RAM
   }
   {N A15_RAM
   }
   {N CS_CFG2
   }
   {N CS_CFG1
   }
  }

  {SUBCOMP
  }
 }
}
