/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az255-737
+ date
Sun Dec 11 02:00:16 UTC 2022
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1670724016
+ CACTUS_STARTTIME=1670724016
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.13.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.13.0
Compile date:      Dec 11 2022 (01:52:34)
Run date:          Dec 11 2022 (02:00:16+0000)
Run host:          fv-az255-737.sbdzdnwsxtye1lzl1wgdhvzhwg.dx.internal.cloudapp.net (pid=103586)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az255-737
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110656KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=0745fdb0-693e-0a4d-bd4f-e0055f5b8a88, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.15.0-1023-azure, OSVersion="#29~20.04.1-Ubuntu SMP Wed Oct 26 19:18:25 UTC 2022", HostName=fv-az255-737, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110656KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#-1, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00380692 sec
      iterations=10000000... time=0.0291655 sec
      iterations=100000000... time=0.290277 sec
      iterations=400000000... time=1.06448 sec
      iterations=400000000... time=0.803256 sec
      result: 3.06249 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00309659 sec
      iterations=10000000... time=0.0286954 sec
      iterations=100000000... time=0.273209 sec
      iterations=400000000... time=1.13986 sec
      result: 11.2294 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00201299 sec
      iterations=10000000... time=0.0177684 sec
      iterations=100000000... time=0.183727 sec
      iterations=600000000... time=1.11411 sec
      result: 8.61674 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000130401 sec
      iterations=10000... time=0.00139791 sec
      iterations=100000... time=0.0165033 sec
      iterations=1000000... time=0.138868 sec
      iterations=8000000... time=1.10787 sec
      result: 1.38484 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000615303 sec
      iterations=10000... time=0.00516072 sec
      iterations=100000... time=0.0507927 sec
      iterations=1000000... time=0.496928 sec
      iterations=2000000... time=0.976591 sec
      iterations=4000000... time=1.93877 sec
      result: 4.84692 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=4.99999e-07 sec
      iterations=10... time=2.6e-06 sec
      iterations=100... time=2.38e-05 sec
      iterations=1000... time=0.000309802 sec
      iterations=10000... time=0.00284142 sec
      iterations=100000... time=0.028045 sec
      iterations=1000000... time=0.258123 sec
      iterations=4000000... time=1.10871 sec
      result: 88.6654 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=7.1e-06 sec
      iterations=10... time=8.9001e-05 sec
      iterations=100... time=0.000554704 sec
      iterations=1000... time=0.00507023 sec
      iterations=10000... time=0.0496083 sec
      iterations=100000... time=0.492456 sec
      iterations=200000... time=0.970502 sec
      iterations=400000... time=1.96888 sec
      result: 39.9431 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.8e-06 sec
      iterations=10000... time=2.6e-05 sec
      iterations=100000... time=0.000265702 sec
      iterations=1000000... time=0.00258682 sec
      iterations=10000000... time=0.0297388 sec
      iterations=100000000... time=0.27418 sec
      iterations=400000000... time=1.16315 sec
      result: 0.363486 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=1.9501e-05 sec
      iterations=10000... time=0.000160301 sec
      iterations=100000... time=0.00171041 sec
      iterations=1000000... time=0.017991 sec
      iterations=10000000... time=0.177722 sec
      iterations=60000000... time=1.07076 sec
      result: 2.23074 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=5.1e-06 sec
      iterations=100... time=4.9301e-05 sec
      iterations=1000... time=0.00204251 sec
      iterations=10000... time=0.00618074 sec
      iterations=100000... time=0.0575684 sec
      iterations=1000000... time=0.561052 sec
      iterations=2000000... time=1.14527 sec
      result: 42.9175 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.3e-06 sec
      iterations=10... time=8.2801e-05 sec
      iterations=100... time=0.000843807 sec
      iterations=1000... time=0.00910407 sec
      iterations=10000... time=0.0921064 sec
      iterations=100000... time=0.890951 sec
      iterations=200000... time=1.82391 sec
      result: 21.559 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.92e-05 sec
      iterations=10... time=0.000215602 sec
      iterations=100... time=0.00237312 sec
      iterations=1000... time=0.0263111 sec
      iterations=10000... time=0.253751 sec
      iterations=40000... time=0.990865 sec
      iterations=80000... time=1.93664 sec
      result: 0.0713812 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=4.14e-05 sec
      iterations=10... time=0.000415502 sec
      iterations=100... time=0.00397162 sec
      iterations=1000... time=0.039333 sec
      iterations=10000... time=0.405166 sec
      iterations=30000... time=1.19935 sec
      result: 0.30434 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00773254 sec
      iterations=10... time=0.0629076 sec
      iterations=100... time=0.618856 sec
      iterations=200... time=1.16788 sec
      result: 0.421342 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00266712 sec
      iterations=10000000... time=0.0297386 sec
      iterations=100000000... time=0.278594 sec
      iterations=400000000... time=1.15044 sec
      iterations=400000000... time=0.846734 sec
      result: 2.63413 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00278202 sec
      iterations=10000000... time=0.0325249 sec
      iterations=100000000... time=0.31333 sec
      iterations=400000000... time=1.19682 sec
      result: 10.695 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00173161 sec
      iterations=10000000... time=0.0191627 sec
      iterations=100000000... time=0.189209 sec
      iterations=600000000... time=1.13862 sec
      result: 8.43125 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.00012615 sec
      iterations=10000... time=0.00153056 sec
      iterations=100000... time=0.0143884 sec
      iterations=1000000... time=0.135771 sec
      iterations=8000000... time=1.13516 sec
      result: 1.41895 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000545452 sec
      iterations=10000... time=0.00538888 sec
      iterations=100000... time=0.0585987 sec
      iterations=1000000... time=0.524389 sec
      iterations=2000000... time=1.05602 sec
      result: 5.28012 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=6.5e-07 sec
      iterations=10... time=2.951e-06 sec
      iterations=100... time=2.605e-05 sec
      iterations=1000... time=0.000265851 sec
      iterations=10000... time=0.00283611 sec
      iterations=100000... time=0.0323058 sec
      iterations=1000000... time=0.277685 sec
      iterations=4000000... time=1.11298 sec
      result: 88.3254 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=6.25e-06 sec
      iterations=10... time=4.935e-05 sec
      iterations=100... time=0.000534953 sec
      iterations=1000... time=0.00507327 sec
      iterations=10000... time=0.0551288 sec
      iterations=100000... time=0.551633 sec
      iterations=200000... time=1.16482 sec
      result: 33.7577 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.6e-06 sec
      iterations=10000... time=2.4e-05 sec
      iterations=100000... time=0.000279951 sec
      iterations=1000000... time=0.00255511 sec
      iterations=10000000... time=0.0296855 sec
      iterations=100000000... time=0.312025 sec
      iterations=400000000... time=1.16026 sec
      result: 0.362581 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=1.935e-05 sec
      iterations=10000... time=0.000169601 sec
      iterations=100000... time=0.00185526 sec
      iterations=1000000... time=0.0188331 sec
      iterations=10000000... time=0.191266 sec
      iterations=60000000... time=1.07241 sec
      result: 2.23418 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1e-06 sec
      iterations=10... time=4.4e-06 sec
      iterations=100... time=3.84e-05 sec
      iterations=1000... time=0.00118391 sec
      iterations=10000... time=0.00468502 sec
      iterations=100000... time=0.043875 sec
      iterations=1000000... time=0.471466 sec
      iterations=2000000... time=0.888433 sec
      iterations=4000000... time=1.71519 sec
      result: 57.3137 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=9.401e-06 sec
      iterations=10... time=0.00013775 sec
      iterations=100... time=0.00102101 sec
      iterations=1000... time=0.0095264 sec
      iterations=10000... time=0.092591 sec
      iterations=100000... time=0.946389 sec
      iterations=200000... time=1.8578 sec
      result: 21.1657 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=5.5e-06 sec
      iterations=10... time=2.835e-05 sec
      iterations=100... time=0.000289702 sec
      iterations=1000... time=0.00327587 sec
      iterations=10000... time=0.0296232 sec
      iterations=100000... time=0.294926 sec
      iterations=400000... time=1.16537 sec
      result: 0.250221 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=2.355e-05 sec
      iterations=10... time=0.0001334 sec
      iterations=100... time=0.00135566 sec
      iterations=1000... time=0.0136225 sec
      iterations=10000... time=0.144147 sec
      iterations=80000... time=1.15673 sec
      result: 0.403343 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00188246 sec
      iterations=10... time=0.0184996 sec
      iterations=100... time=0.176127 sec
      iterations=600... time=0.973521 sec
      iterations=1200... time=1.96426 sec
      result: 1.50309 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Sun Dec 11 02:01:18 UTC 2022
+ echo Done.
Done.
  Elapsed time: 62.7 s
