[View]
Entity=tb_riscv_adder
Architecture=testbench
TopLevelType=1
[file:.\src\write_b_riscv.vhd]
Enabled=1
[file:.\src\memory_access.vhd]
Enabled=1
[file:.\src\write_back.vhd]
Enabled=1
[file:.\src\execute.vhd]
Enabled=1
[file:.\src\decode.vhd]
Enabled=1
[file:.\src\riscv_pkg.vhd]
Enabled=1
[file:.\src\fetch.vhd]
Enabled=1
[file:.\src\riscv_alu.vhd]
Enabled=1
[file:.\src\riscv_core_tb.vhd]
Enabled=1
[file:.\src\riscv_adder.vhd]
Enabled=1
[file:.\src\tb_riscv_alu.vhd]
Enabled=1
[file:.\src\tb_riscv_rf.vhd]
Enabled=1
[file:.\src\riscv_rf.vhd]
Enabled=1
[file:.\src\riscv_pc.vhd]
Enabled=1
[file:.\src\rf_tb_signals.asdb]
Enabled=1
[file:.\src\rf_tb_signals.awc]
Enabled=1
[file:.\src\tb_riscv_adder.vhd]
Enabled=1
[file:.\src\rf_tb_signal.asdb]
Enabled=1
[file:.\src\rf_tb_signal.awc]
Enabled=1
[file:.\src\alu_tb_signal.asdb]
Enabled=1
[file:.\src\alu_tb_signal.awc]
Enabled=1
[file:.\src\dpm.vhd]
Enabled=1
[file:.\src\riscv_core.vhd]
Enabled=1
[file:.\src\tb_riscv_pc.vhd]
Enabled=1
[file:.\src\tb_pc_signal.asdb]
Enabled=1
[file:.\src\tb_pc_signal.awc]
Enabled=1
[file:.\src\adder_tb_signal.asdb]
Enabled=1
[file:.\src\adder_tb_signal.awc]
Enabled=1
