#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Nov 19 09:06:06 2019
# Process ID: 9992
# Current directory: D:/study/Digital logic experiment/Ex4/hexseg8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14464 D:\study\Digital logic experiment\Ex4\hexseg8\hexseg8.xpr
# Log file: D:/study/Digital logic experiment/Ex4/hexseg8/vivado.log
# Journal file: D:/study/Digital logic experiment/Ex4/hexseg8\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.xpr}
INFO: [Project 1-313] Project file moved from 'E:/hexseg8' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivoda/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 650.434 ; gain = 57.168
update_compile_order -fileset sources_1
close [ open {D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sources_1/new/frequency_1khz.v} w ]
add_files {{D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sources_1/new/frequency_1khz.v}}
update_compile_order -fileset sources_1
set_property top frequency_1khz [current_fileset]
update_compile_order -fileset sources_1
file mkdir D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sim_1/new
file mkdir D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sim_1/new
file mkdir D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sim_1/new
file mkdir D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sim_1/new
file mkdir D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sim_1/new
file mkdir {D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sim_1/new}
close [ open {D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sim_1/new/frequency_1khz_sim.v} w ]
add_files -fileset sim_1 {{D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sim_1/new/frequency_1khz_sim.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'frequency_1khz_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj frequency_1khz_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sources_1/new/frequency_1khz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_1khz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sim_1/new/frequency_1khz_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_1khz_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7a44ef97f703483290bd32b0644c5e1a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot frequency_1khz_sim_behav xil_defaultlib.frequency_1khz_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.frequency_1khz
Compiling module xil_defaultlib.frequency_1khz_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot frequency_1khz_sim_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/study/Digital -notrace
couldn't read file "D:/study/Digital": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 19 09:40:38 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 733.012 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "frequency_1khz_sim_behav -key {Behavioral:sim_1:Functional:frequency_1khz_sim} -tclbatch {frequency_1khz_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source frequency_1khz_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'frequency_1khz_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 749.457 ; gain = 16.445
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'frequency_1khz_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj frequency_1khz_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sources_1/new/frequency_1khz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_1khz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sim_1/new/frequency_1khz_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_1khz_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7a44ef97f703483290bd32b0644c5e1a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot frequency_1khz_sim_behav xil_defaultlib.frequency_1khz_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.frequency_1khz
Compiling module xil_defaultlib.frequency_1khz_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot frequency_1khz_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "frequency_1khz_sim_behav -key {Behavioral:sim_1:Functional:frequency_1khz_sim} -tclbatch {frequency_1khz_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source frequency_1khz_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'frequency_1khz_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'frequency_1khz_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj frequency_1khz_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sources_1/new/frequency_1khz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_1khz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sim_1/new/frequency_1khz_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_1khz_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7a44ef97f703483290bd32b0644c5e1a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot frequency_1khz_sim_behav xil_defaultlib.frequency_1khz_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.frequency_1khz
Compiling module xil_defaultlib.frequency_1khz_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot frequency_1khz_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "frequency_1khz_sim_behav -key {Behavioral:sim_1:Functional:frequency_1khz_sim} -tclbatch {frequency_1khz_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source frequency_1khz_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'frequency_1khz_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'frequency_1khz_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj frequency_1khz_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sources_1/new/frequency_1khz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_1khz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sim_1/new/frequency_1khz_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_1khz_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7a44ef97f703483290bd32b0644c5e1a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot frequency_1khz_sim_behav xil_defaultlib.frequency_1khz_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.frequency_1khz
Compiling module xil_defaultlib.frequency_1khz_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot frequency_1khz_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "frequency_1khz_sim_behav -key {Behavioral:sim_1:Functional:frequency_1khz_sim} -tclbatch {frequency_1khz_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source frequency_1khz_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'frequency_1khz_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sim_1/new/selector.v} w ]
add_files -fileset sim_1 {{D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sim_1/new/selector.v}}
update_compile_order -fileset sim_1
move_files [get_files  {{D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sim_1/new/selector.v}}]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sim_1/new/selector_sim.v} w ]
add_files -fileset sim_1 {{D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sim_1/new/selector_sim.v}}
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sim_1/new/selector.v}}] -no_script -reset -force -quiet
remove_files  {{D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sim_1/new/selector.v}}
close [ open {D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sources_1/new/selector.v} w ]
add_files {{D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sources_1/new/selector.v}}
update_compile_order -fileset sources_1
set_property top selector_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'selector_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj selector_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sources_1/new/frequency_1khz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_1khz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sim_1/new/selector_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7a44ef97f703483290bd32b0644c5e1a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot selector_sim_behav xil_defaultlib.selector_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'divcount' on this module [D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sim_1/new/selector_sim.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top selector [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'selector_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj selector_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sim_1/new/selector_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7a44ef97f703483290bd32b0644c5e1a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot selector_sim_behav xil_defaultlib.selector_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'divcount' on this module [D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sim_1/new/selector_sim.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'selector_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj selector_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sources_1/new/frequency_1khz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_1khz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sim_1/new/selector_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7a44ef97f703483290bd32b0644c5e1a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot selector_sim_behav xil_defaultlib.selector_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.frequency_1khz
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.selector_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot selector_sim_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/study/Digital -notrace
couldn't read file "D:/study/Digital": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 20 00:04:28 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "selector_sim_behav -key {Behavioral:sim_1:Functional:selector_sim} -tclbatch {selector_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source selector_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'selector_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 784.414 ; gain = 4.969
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'selector_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj selector_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sources_1/new/frequency_1khz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_1khz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sim_1/new/selector_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7a44ef97f703483290bd32b0644c5e1a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot selector_sim_behav xil_defaultlib.selector_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.frequency_1khz
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.selector_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot selector_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "selector_sim_behav -key {Behavioral:sim_1:Functional:selector_sim} -tclbatch {selector_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source selector_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'selector_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files {{D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sources_1/new/static_show.v}}] -no_script -reset -force -quiet
remove_files  {{D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sources_1/new/static_show.v}}
file delete -force {D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sources_1/new/static_show.v}
close [ open {D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sources_1/new/transcoding.v} w ]
add_files {{D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sources_1/new/transcoding.v}}
update_compile_order -fileset sources_1
close [ open {D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sources_1/new/counter.v} w ]
add_files {{D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sources_1/new/counter.v}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sim_1/new/counter_sin.v} w ]
add_files -fileset sim_1 {{D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sim_1/new/counter_sin.v}}
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sim_1/new/counter_sin.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sim_1/new/counter_sin.v}}
file delete -force {D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sim_1/new/counter_sin.v}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sim_1/new/counter_sim.v} w ]
add_files -fileset sim_1 {{D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.srcs/sim_1/new/counter_sim.v}}
update_compile_order -fileset sim_1
set_property top counter [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'selector_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj selector_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7a44ef97f703483290bd32b0644c5e1a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot selector_sim_behav xil_defaultlib.selector_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/study/Digital logic experiment/Ex4/hexseg8/hexseg8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "selector_sim_behav -key {Behavioral:sim_1:Functional:selector_sim} -tclbatch {selector_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source selector_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'selector_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 20 01:00:57 2019...
