{
    "large/arm_core/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/arm_core/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "arm_core.blif",
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 179,
        "logic element": 26155,
        "latch": 4692,
        "Adder": 390,
        "Memory": 1192,
        "generic logic size": 4,
        "Longest Path": 5726,
        "Average Path": 6,
        "Estimated LUTs": 26855,
        "Total Node": 32430
    },
    "large/bgm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/bgm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bgm.blif",
        "max_rss(MiB)": 2082.5,
        "exec_time(ms)": 103669.5,
        "techmap_time(ms)": 98891.7,
        "Latch Drivers": 1,
        "Pi": 256,
        "Po": 32,
        "logic element": 110675,
        "latch": 5140,
        "Adder": 2511,
        "Multiplier": 11,
        "generic logic size": 4,
        "Longest Path": 12300,
        "Average Path": 6,
        "Estimated LUTs": 122905,
        "Total Node": 118338
    },
    "large/boundtop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/boundtop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "boundtop.blif",
        "Latch Drivers": 1,
        "Pi": 273,
        "Po": 193,
        "logic element": 7007,
        "latch": 1197,
        "Adder": 200,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 673,
        "Average Path": 6,
        "Estimated LUTs": 7273,
        "Total Node": 8437
    },
    "large/des_area/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/des_area/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "des_area.blif",
        "max_rss(MiB)": 41.5,
        "exec_time(ms)": 251.8,
        "techmap_time(ms)": 171.4,
        "Latch Drivers": 1,
        "Pi": 125,
        "Po": 64,
        "logic element": 5631,
        "latch": 64,
        "generic logic size": 4,
        "Longest Path": 423,
        "Average Path": 7,
        "Estimated LUTs": 6697,
        "Total Node": 5696
    },
    "large/des_perf/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/des_perf/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "des_perf.blif",
        "max_rss(MiB)": 280,
        "exec_time(ms)": 2171.9,
        "techmap_time(ms)": 1500.8,
        "Latch Drivers": 1,
        "Pi": 121,
        "Po": 64,
        "logic element": 65024,
        "latch": 1984,
        "generic logic size": 4,
        "Longest Path": 197,
        "Average Path": 7,
        "Estimated LUTs": 82048,
        "Total Node": 67009
    },
    "large/iir/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/iir/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "iir.blif",
        "max_rss(MiB)": 16.5,
        "exec_time(ms)": 72.3,
        "techmap_time(ms)": 58.4,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 10,
        "logic element": 35,
        "latch": 8,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 19,
        "Average Path": 4,
        "Estimated LUTs": 37,
        "Total Node": 52
    },
    "large/LargeRam/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/LargeRam/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LargeRam.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 127157.7,
        "techmap_time(ms)": 2.1,
        "Latch Drivers": 1,
        "Pi": 36,
        "Po": 2,
        "logic element": 2883579,
        "latch": 2,
        "Memory": 524288,
        "generic logic size": 4,
        "Longest Path": 60,
        "Average Path": 5,
        "Estimated LUTs": 2883579,
        "Total Node": 3407870
    },
    "large/LU32PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/LU32PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LU32PEEng.blif",
        "exec_time(ms)": 179936.1,
        "techmap_time(ms)": 173985,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 182904,
        "latch": 25893,
        "Adder": 13855,
        "Multiplier": 32,
        "Memory": 5251,
        "generic logic size": 4,
        "Longest Path": 7085,
        "Average Path": 5,
        "Estimated LUTs": 193670,
        "Total Node": 227936
    },
    "large/LU64PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/LU64PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LU64PEEng.blif",
        "exec_time(ms)": 136153,
        "techmap_time(ms)": 136058.8,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 355726,
        "latch": 49581,
        "Adder": 25948,
        "Multiplier": 64,
        "Memory": 10372,
        "generic logic size": 4,
        "Longest Path": 7133,
        "Average Path": 5,
        "Estimated LUTs": 376573,
        "Total Node": 441692
    },
    "large/mac1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/mac1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mac1.blif",
        "max_rss(MiB)": 63.3,
        "exec_time(ms)": 626.8,
        "techmap_time(ms)": 491,
        "Latch Drivers": 1,
        "Pi": 139,
        "Po": 71,
        "logic element": 9681,
        "latch": 262,
        "Adder": 146,
        "generic logic size": 4,
        "Longest Path": 755,
        "Average Path": 5,
        "Estimated LUTs": 9741,
        "Total Node": 10090
    },
    "large/mac2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/mac2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mac2.blif",
        "max_rss(MiB)": 189.1,
        "exec_time(ms)": 2064.1,
        "techmap_time(ms)": 1604.6,
        "Latch Drivers": 1,
        "Pi": 273,
        "Po": 141,
        "logic element": 34768,
        "latch": 524,
        "Adder": 286,
        "generic logic size": 4,
        "Longest Path": 1489,
        "Average Path": 5,
        "Estimated LUTs": 34892,
        "Total Node": 35579
    },
    "large/mkDelayWorker32B/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/mkDelayWorker32B/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mkDelayWorker32B.blif",
        "max_rss(MiB)": 144.1,
        "exec_time(ms)": 1996.8,
        "techmap_time(ms)": 1690.1,
        "Latch Drivers": 1,
        "Pi": 510,
        "Po": 553,
        "logic element": 14486,
        "latch": 3645,
        "Adder": 768,
        "Memory": 1336,
        "generic logic size": 4,
        "Longest Path": 353,
        "Average Path": 5,
        "Estimated LUTs": 15252,
        "Total Node": 20236
    },
    "large/mkSMAdapter4B/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/mkSMAdapter4B/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mkSMAdapter4B.blif",
        "max_rss(MiB)": 62.7,
        "exec_time(ms)": 688.8,
        "techmap_time(ms)": 552,
        "Latch Drivers": 1,
        "Pi": 192,
        "Po": 205,
        "logic element": 5966,
        "latch": 1054,
        "Adder": 344,
        "Memory": 153,
        "generic logic size": 4,
        "Longest Path": 381,
        "Average Path": 5,
        "Estimated LUTs": 6097,
        "Total Node": 7518
    },
    "large/or1200/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/or1200/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "or1200.blif",
        "max_rss(MiB)": 93.8,
        "exec_time(ms)": 1104.4,
        "techmap_time(ms)": 835.8,
        "Latch Drivers": 1,
        "Pi": 384,
        "Po": 394,
        "logic element": 7544,
        "latch": 756,
        "Adder": 562,
        "Multiplier": 1,
        "Memory": 64,
        "generic logic size": 4,
        "Longest Path": 1693,
        "Average Path": 6,
        "Estimated LUTs": 7915,
        "Total Node": 8928
    },
    "large/paj_boundtop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/paj_boundtop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "paj_boundtop_hierarchy_no_mem.blif",
        "Latch Drivers": 118,
        "Pi": 263,
        "Po": 193,
        "logic element": 8481,
        "latch": 1119,
        "Adder": 189,
        "generic logic size": 4,
        "Longest Path": 697,
        "Average Path": 7,
        "Estimated LUTs": 8747,
        "Total Node": 9907
    },
    "large/paj_framebuftop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/paj_framebuftop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "paj_framebuftop_hierarchy_no_mem.blif",
        "max_rss(MiB)": 26.6,
        "exec_time(ms)": 133,
        "techmap_time(ms)": 81.2,
        "Latch Drivers": 27,
        "Pi": 67,
        "Po": 35,
        "logic element": 1811,
        "latch": 548,
        "Adder": 142,
        "generic logic size": 4,
        "Longest Path": 90,
        "Average Path": 7,
        "Estimated LUTs": 1858,
        "Total Node": 2528
    },
    "large/paj_raygentop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/paj_raygentop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "paj_raygentop_hierarchy_no_mem.blif",
        "Latch Drivers": 83,
        "Pi": 238,
        "Po": 305,
        "logic element": 6478,
        "latch": 1345,
        "Adder": 413,
        "Multiplier": 18,
        "generic logic size": 4,
        "Longest Path": 334,
        "Average Path": 7,
        "Estimated LUTs": 6507,
        "Total Node": 8337
    },
    "large/paj_top_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/paj_top_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "paj_top_hierarchy_no_mem.blif",
        "max_rss(MiB)": 284.9,
        "exec_time(ms)": 3743.2,
        "techmap_time(ms)": 2662.6,
        "Latch Drivers": 186,
        "Pi": 204,
        "Po": 130,
        "logic element": 39469,
        "latch": 11350,
        "Adder": 5405,
        "Multiplier": 30,
        "generic logic size": 4,
        "Longest Path": 2405,
        "Average Path": 8,
        "Estimated LUTs": 42591,
        "Total Node": 56440
    },
    "large/raygentop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/raygentop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "raygentop.blif",
        "max_rss(MiB)": 57.2,
        "exec_time(ms)": 824.3,
        "techmap_time(ms)": 682.9,
        "Latch Drivers": 1,
        "Pi": 238,
        "Po": 305,
        "logic element": 5603,
        "latch": 1374,
        "Adder": 413,
        "Multiplier": 18,
        "Memory": 21,
        "generic logic size": 4,
        "Longest Path": 333,
        "Average Path": 5,
        "Estimated LUTs": 5632,
        "Total Node": 7430
    },
    "large/spree/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/spree/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "spree.blif",
        "max_rss(MiB)": 34.8,
        "exec_time(ms)": 373.5,
        "techmap_time(ms)": 311.1,
        "Latch Drivers": 1,
        "Pi": 44,
        "Po": 32,
        "logic element": 2704,
        "latch": 352,
        "Adder": 62,
        "Multiplier": 1,
        "Memory": 128,
        "generic logic size": 4,
        "Longest Path": 687,
        "Average Path": 5,
        "Estimated LUTs": 2968,
        "Total Node": 3248
    },
    "large/sv_chip0_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/sv_chip0_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sv_chip0_hierarchy_no_mem.blif",
        "max_rss(MiB)": 146.9,
        "exec_time(ms)": 1703.8,
        "techmap_time(ms)": 1284.2,
        "Latch Drivers": 1,
        "Pi": 168,
        "Po": 198,
        "logic element": 8590,
        "latch": 11621,
        "Adder": 2815,
        "generic logic size": 4,
        "Longest Path": 169,
        "Average Path": 5,
        "Estimated LUTs": 8734,
        "Total Node": 23027
    },
    "large/sv_chip1_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/sv_chip1_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sv_chip1_hierarchy_no_mem.blif",
        "max_rss(MiB)": 164.2,
        "exec_time(ms)": 2868.6,
        "techmap_time(ms)": 2457.3,
        "Latch Drivers": 49,
        "Pi": 67,
        "Po": 145,
        "logic element": 10833,
        "latch": 11448,
        "Adder": 2356,
        "Multiplier": 152,
        "generic logic size": 4,
        "Longest Path": 198,
        "Average Path": 5,
        "Estimated LUTs": 10836,
        "Total Node": 24838
    },
    "large/sv_chip2_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/sv_chip2_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sv_chip2_hierarchy_no_mem.blif",
        "max_rss(MiB)": 220.1,
        "exec_time(ms)": 3539.2,
        "techmap_time(ms)": 2304.8,
        "Latch Drivers": 2,
        "Pi": 148,
        "Po": 182,
        "logic element": 10417,
        "latch": 16281,
        "Adder": 12873,
        "Multiplier": 468,
        "generic logic size": 4,
        "Longest Path": 139,
        "Average Path": 5,
        "Estimated LUTs": 10431,
        "Total Node": 40041
    },
    "large/sv_chip3_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/sv_chip3_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sv_chip3_hierarchy_no_mem.blif",
        "max_rss(MiB)": 19.9,
        "exec_time(ms)": 99.3,
        "techmap_time(ms)": 65.3,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 1242,
        "latch": 99,
        "Adder": 28,
        "generic logic size": 4,
        "Longest Path": 81,
        "Average Path": 5,
        "Estimated LUTs": 1538,
        "Total Node": 1371
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
